<stg><name>Load_Weight</name>


<trans_list>

<trans id="3356" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3357" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3358" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4026" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4027" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4028" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4029" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4030" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4031" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4032" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4033" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4034" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4035" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4036" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4037" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4038" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4039" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4040" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4041" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4042" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4043" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4044" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4045" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4046" from="24" to="25">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4047" from="24" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4021" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4022" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4049" from="27" to="28">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4050" from="27" to="27">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:3 %CHin_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %CHin

]]></Node>
<StgValue><ssdm name="CHin_read"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1437" bw="18" op_0_bw="18" op_1_bw="10" op_2_bw="8">
<![CDATA[
entry:1296 %shl_ln = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i10.i8, i10 %CHin_read, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1438" bw="19" op_0_bw="18">
<![CDATA[
entry:1297 %zext_ln123 = zext i18 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln123"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1439" bw="15" op_0_bw="15" op_1_bw="10" op_2_bw="5">
<![CDATA[
entry:1298 %shl_ln123_1 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %CHin_read, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln123_1"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1440" bw="19" op_0_bw="15">
<![CDATA[
entry:1299 %zext_ln123_1 = zext i15 %shl_ln123_1

]]></Node>
<StgValue><ssdm name="zext_ln123_1"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1441" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
entry:1300 %add_ln123_4 = add i19 %zext_ln123, i19 %zext_ln123_1

]]></Node>
<StgValue><ssdm name="add_ln123_4"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry:0 %Tm_Loops_now_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %Tm_Loops_now

]]></Node>
<StgValue><ssdm name="Tm_Loops_now_read"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1301" bw="32" op_0_bw="31">
<![CDATA[
entry:1160 %Tm_Loops_now_cast = zext i31 %Tm_Loops_now_read

]]></Node>
<StgValue><ssdm name="Tm_Loops_now_cast"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1442" bw="32" op_0_bw="19">
<![CDATA[
entry:1301 %zext_ln123_2 = zext i19 %add_ln123_4

]]></Node>
<StgValue><ssdm name="zext_ln123_2"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1443" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1302 %mul_ln123 = mul i32 %zext_ln123_2, i32 %Tm_Loops_now_cast

]]></Node>
<StgValue><ssdm name="mul_ln123"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
entry:1 %Tn_Loops_now_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %Tn_Loops_now

]]></Node>
<StgValue><ssdm name="Tn_Loops_now_read"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:2 %CHout_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %CHout

]]></Node>
<StgValue><ssdm name="CHout_read"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:4 %Weight4_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %Weight4

]]></Node>
<StgValue><ssdm name="Weight4_read"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:5 %Weight3_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %Weight3

]]></Node>
<StgValue><ssdm name="Weight3_read"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:6 %Weight2_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %Weight2

]]></Node>
<StgValue><ssdm name="Weight2_read"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:7 %Weight1_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %Weight1

]]></Node>
<StgValue><ssdm name="Weight1_read"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:8 %weight_buffer_0_0_addr = getelementptr i16 %weight_buffer_0_0, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="weight_buffer_0_0_addr"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:9 %weight_buffer_0_0_addr_1 = getelementptr i16 %weight_buffer_0_0, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="weight_buffer_0_0_addr_1"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:10 %weight_buffer_0_0_addr_2 = getelementptr i16 %weight_buffer_0_0, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="weight_buffer_0_0_addr_2"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:11 %weight_buffer_0_0_addr_3 = getelementptr i16 %weight_buffer_0_0, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="weight_buffer_0_0_addr_3"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:12 %weight_buffer_0_0_addr_4 = getelementptr i16 %weight_buffer_0_0, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="weight_buffer_0_0_addr_4"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:13 %weight_buffer_0_0_addr_5 = getelementptr i16 %weight_buffer_0_0, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="weight_buffer_0_0_addr_5"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:14 %weight_buffer_0_0_addr_6 = getelementptr i16 %weight_buffer_0_0, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="weight_buffer_0_0_addr_6"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:15 %weight_buffer_0_0_addr_7 = getelementptr i16 %weight_buffer_0_0, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="weight_buffer_0_0_addr_7"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:16 %weight_buffer_0_0_addr_8 = getelementptr i16 %weight_buffer_0_0, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="weight_buffer_0_0_addr_8"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:17 %weight_buffer_0_1_addr = getelementptr i16 %weight_buffer_0_1, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="weight_buffer_0_1_addr"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:18 %weight_buffer_0_1_addr_1 = getelementptr i16 %weight_buffer_0_1, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="weight_buffer_0_1_addr_1"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:19 %weight_buffer_0_1_addr_2 = getelementptr i16 %weight_buffer_0_1, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="weight_buffer_0_1_addr_2"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:20 %weight_buffer_0_1_addr_3 = getelementptr i16 %weight_buffer_0_1, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="weight_buffer_0_1_addr_3"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:21 %weight_buffer_0_1_addr_4 = getelementptr i16 %weight_buffer_0_1, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="weight_buffer_0_1_addr_4"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:22 %weight_buffer_0_1_addr_5 = getelementptr i16 %weight_buffer_0_1, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="weight_buffer_0_1_addr_5"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:23 %weight_buffer_0_1_addr_6 = getelementptr i16 %weight_buffer_0_1, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="weight_buffer_0_1_addr_6"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:24 %weight_buffer_0_1_addr_7 = getelementptr i16 %weight_buffer_0_1, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="weight_buffer_0_1_addr_7"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:25 %weight_buffer_0_1_addr_8 = getelementptr i16 %weight_buffer_0_1, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="weight_buffer_0_1_addr_8"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:26 %weight_buffer_0_2_addr = getelementptr i16 %weight_buffer_0_2, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="weight_buffer_0_2_addr"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:27 %weight_buffer_0_2_addr_1 = getelementptr i16 %weight_buffer_0_2, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="weight_buffer_0_2_addr_1"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:28 %weight_buffer_0_2_addr_2 = getelementptr i16 %weight_buffer_0_2, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="weight_buffer_0_2_addr_2"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:29 %weight_buffer_0_2_addr_3 = getelementptr i16 %weight_buffer_0_2, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="weight_buffer_0_2_addr_3"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:30 %weight_buffer_0_2_addr_4 = getelementptr i16 %weight_buffer_0_2, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="weight_buffer_0_2_addr_4"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:31 %weight_buffer_0_2_addr_5 = getelementptr i16 %weight_buffer_0_2, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="weight_buffer_0_2_addr_5"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:32 %weight_buffer_0_2_addr_6 = getelementptr i16 %weight_buffer_0_2, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="weight_buffer_0_2_addr_6"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:33 %weight_buffer_0_2_addr_7 = getelementptr i16 %weight_buffer_0_2, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="weight_buffer_0_2_addr_7"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:34 %weight_buffer_0_2_addr_8 = getelementptr i16 %weight_buffer_0_2, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="weight_buffer_0_2_addr_8"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:35 %weight_buffer_0_3_addr = getelementptr i16 %weight_buffer_0_3, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="weight_buffer_0_3_addr"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:36 %weight_buffer_0_3_addr_1 = getelementptr i16 %weight_buffer_0_3, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="weight_buffer_0_3_addr_1"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:37 %weight_buffer_0_3_addr_2 = getelementptr i16 %weight_buffer_0_3, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="weight_buffer_0_3_addr_2"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:38 %weight_buffer_0_3_addr_3 = getelementptr i16 %weight_buffer_0_3, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="weight_buffer_0_3_addr_3"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:39 %weight_buffer_0_3_addr_4 = getelementptr i16 %weight_buffer_0_3, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="weight_buffer_0_3_addr_4"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:40 %weight_buffer_0_3_addr_5 = getelementptr i16 %weight_buffer_0_3, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="weight_buffer_0_3_addr_5"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:41 %weight_buffer_0_3_addr_6 = getelementptr i16 %weight_buffer_0_3, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="weight_buffer_0_3_addr_6"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:42 %weight_buffer_0_3_addr_7 = getelementptr i16 %weight_buffer_0_3, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="weight_buffer_0_3_addr_7"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:43 %weight_buffer_0_3_addr_8 = getelementptr i16 %weight_buffer_0_3, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="weight_buffer_0_3_addr_8"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:44 %weight_buffer_1_0_addr = getelementptr i16 %weight_buffer_1_0, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="weight_buffer_1_0_addr"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:45 %weight_buffer_1_0_addr_1 = getelementptr i16 %weight_buffer_1_0, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="weight_buffer_1_0_addr_1"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:46 %weight_buffer_1_0_addr_2 = getelementptr i16 %weight_buffer_1_0, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="weight_buffer_1_0_addr_2"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:47 %weight_buffer_1_0_addr_3 = getelementptr i16 %weight_buffer_1_0, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="weight_buffer_1_0_addr_3"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:48 %weight_buffer_1_0_addr_4 = getelementptr i16 %weight_buffer_1_0, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="weight_buffer_1_0_addr_4"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:49 %weight_buffer_1_0_addr_5 = getelementptr i16 %weight_buffer_1_0, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="weight_buffer_1_0_addr_5"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:50 %weight_buffer_1_0_addr_6 = getelementptr i16 %weight_buffer_1_0, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="weight_buffer_1_0_addr_6"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:51 %weight_buffer_1_0_addr_7 = getelementptr i16 %weight_buffer_1_0, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="weight_buffer_1_0_addr_7"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:52 %weight_buffer_1_0_addr_8 = getelementptr i16 %weight_buffer_1_0, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="weight_buffer_1_0_addr_8"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:53 %weight_buffer_1_1_addr = getelementptr i16 %weight_buffer_1_1, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="weight_buffer_1_1_addr"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:54 %weight_buffer_1_1_addr_1 = getelementptr i16 %weight_buffer_1_1, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="weight_buffer_1_1_addr_1"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:55 %weight_buffer_1_1_addr_2 = getelementptr i16 %weight_buffer_1_1, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="weight_buffer_1_1_addr_2"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:56 %weight_buffer_1_1_addr_3 = getelementptr i16 %weight_buffer_1_1, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="weight_buffer_1_1_addr_3"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:57 %weight_buffer_1_1_addr_4 = getelementptr i16 %weight_buffer_1_1, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="weight_buffer_1_1_addr_4"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:58 %weight_buffer_1_1_addr_5 = getelementptr i16 %weight_buffer_1_1, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="weight_buffer_1_1_addr_5"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:59 %weight_buffer_1_1_addr_6 = getelementptr i16 %weight_buffer_1_1, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="weight_buffer_1_1_addr_6"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:60 %weight_buffer_1_1_addr_7 = getelementptr i16 %weight_buffer_1_1, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="weight_buffer_1_1_addr_7"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:61 %weight_buffer_1_1_addr_8 = getelementptr i16 %weight_buffer_1_1, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="weight_buffer_1_1_addr_8"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:62 %weight_buffer_1_2_addr = getelementptr i16 %weight_buffer_1_2, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="weight_buffer_1_2_addr"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:63 %weight_buffer_1_2_addr_1 = getelementptr i16 %weight_buffer_1_2, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="weight_buffer_1_2_addr_1"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:64 %weight_buffer_1_2_addr_2 = getelementptr i16 %weight_buffer_1_2, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="weight_buffer_1_2_addr_2"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:65 %weight_buffer_1_2_addr_3 = getelementptr i16 %weight_buffer_1_2, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="weight_buffer_1_2_addr_3"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:66 %weight_buffer_1_2_addr_4 = getelementptr i16 %weight_buffer_1_2, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="weight_buffer_1_2_addr_4"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:67 %weight_buffer_1_2_addr_5 = getelementptr i16 %weight_buffer_1_2, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="weight_buffer_1_2_addr_5"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:68 %weight_buffer_1_2_addr_6 = getelementptr i16 %weight_buffer_1_2, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="weight_buffer_1_2_addr_6"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:69 %weight_buffer_1_2_addr_7 = getelementptr i16 %weight_buffer_1_2, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="weight_buffer_1_2_addr_7"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:70 %weight_buffer_1_2_addr_8 = getelementptr i16 %weight_buffer_1_2, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="weight_buffer_1_2_addr_8"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:71 %weight_buffer_1_3_addr = getelementptr i16 %weight_buffer_1_3, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="weight_buffer_1_3_addr"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:72 %weight_buffer_1_3_addr_1 = getelementptr i16 %weight_buffer_1_3, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="weight_buffer_1_3_addr_1"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:73 %weight_buffer_1_3_addr_2 = getelementptr i16 %weight_buffer_1_3, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="weight_buffer_1_3_addr_2"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:74 %weight_buffer_1_3_addr_3 = getelementptr i16 %weight_buffer_1_3, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="weight_buffer_1_3_addr_3"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:75 %weight_buffer_1_3_addr_4 = getelementptr i16 %weight_buffer_1_3, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="weight_buffer_1_3_addr_4"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:76 %weight_buffer_1_3_addr_5 = getelementptr i16 %weight_buffer_1_3, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="weight_buffer_1_3_addr_5"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:77 %weight_buffer_1_3_addr_6 = getelementptr i16 %weight_buffer_1_3, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="weight_buffer_1_3_addr_6"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:78 %weight_buffer_1_3_addr_7 = getelementptr i16 %weight_buffer_1_3, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="weight_buffer_1_3_addr_7"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:79 %weight_buffer_1_3_addr_8 = getelementptr i16 %weight_buffer_1_3, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="weight_buffer_1_3_addr_8"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:80 %weight_buffer_2_0_addr = getelementptr i16 %weight_buffer_2_0, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="weight_buffer_2_0_addr"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:81 %weight_buffer_2_0_addr_1 = getelementptr i16 %weight_buffer_2_0, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="weight_buffer_2_0_addr_1"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:82 %weight_buffer_2_0_addr_2 = getelementptr i16 %weight_buffer_2_0, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="weight_buffer_2_0_addr_2"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:83 %weight_buffer_2_0_addr_3 = getelementptr i16 %weight_buffer_2_0, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="weight_buffer_2_0_addr_3"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:84 %weight_buffer_2_0_addr_4 = getelementptr i16 %weight_buffer_2_0, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="weight_buffer_2_0_addr_4"/></StgValue>
</operation>

<operation id="122" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:85 %weight_buffer_2_0_addr_5 = getelementptr i16 %weight_buffer_2_0, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="weight_buffer_2_0_addr_5"/></StgValue>
</operation>

<operation id="123" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:86 %weight_buffer_2_0_addr_6 = getelementptr i16 %weight_buffer_2_0, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="weight_buffer_2_0_addr_6"/></StgValue>
</operation>

<operation id="124" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:87 %weight_buffer_2_0_addr_7 = getelementptr i16 %weight_buffer_2_0, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="weight_buffer_2_0_addr_7"/></StgValue>
</operation>

<operation id="125" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:88 %weight_buffer_2_0_addr_8 = getelementptr i16 %weight_buffer_2_0, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="weight_buffer_2_0_addr_8"/></StgValue>
</operation>

<operation id="126" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:89 %weight_buffer_2_1_addr = getelementptr i16 %weight_buffer_2_1, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="weight_buffer_2_1_addr"/></StgValue>
</operation>

<operation id="127" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:90 %weight_buffer_2_1_addr_1 = getelementptr i16 %weight_buffer_2_1, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="weight_buffer_2_1_addr_1"/></StgValue>
</operation>

<operation id="128" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:91 %weight_buffer_2_1_addr_2 = getelementptr i16 %weight_buffer_2_1, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="weight_buffer_2_1_addr_2"/></StgValue>
</operation>

<operation id="129" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:92 %weight_buffer_2_1_addr_3 = getelementptr i16 %weight_buffer_2_1, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="weight_buffer_2_1_addr_3"/></StgValue>
</operation>

<operation id="130" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:93 %weight_buffer_2_1_addr_4 = getelementptr i16 %weight_buffer_2_1, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="weight_buffer_2_1_addr_4"/></StgValue>
</operation>

<operation id="131" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:94 %weight_buffer_2_1_addr_5 = getelementptr i16 %weight_buffer_2_1, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="weight_buffer_2_1_addr_5"/></StgValue>
</operation>

<operation id="132" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:95 %weight_buffer_2_1_addr_6 = getelementptr i16 %weight_buffer_2_1, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="weight_buffer_2_1_addr_6"/></StgValue>
</operation>

<operation id="133" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:96 %weight_buffer_2_1_addr_7 = getelementptr i16 %weight_buffer_2_1, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="weight_buffer_2_1_addr_7"/></StgValue>
</operation>

<operation id="134" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:97 %weight_buffer_2_1_addr_8 = getelementptr i16 %weight_buffer_2_1, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="weight_buffer_2_1_addr_8"/></StgValue>
</operation>

<operation id="135" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:98 %weight_buffer_2_2_addr = getelementptr i16 %weight_buffer_2_2, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="weight_buffer_2_2_addr"/></StgValue>
</operation>

<operation id="136" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:99 %weight_buffer_2_2_addr_1 = getelementptr i16 %weight_buffer_2_2, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="weight_buffer_2_2_addr_1"/></StgValue>
</operation>

<operation id="137" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:100 %weight_buffer_2_2_addr_2 = getelementptr i16 %weight_buffer_2_2, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="weight_buffer_2_2_addr_2"/></StgValue>
</operation>

<operation id="138" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:101 %weight_buffer_2_2_addr_3 = getelementptr i16 %weight_buffer_2_2, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="weight_buffer_2_2_addr_3"/></StgValue>
</operation>

<operation id="139" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:102 %weight_buffer_2_2_addr_4 = getelementptr i16 %weight_buffer_2_2, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="weight_buffer_2_2_addr_4"/></StgValue>
</operation>

<operation id="140" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:103 %weight_buffer_2_2_addr_5 = getelementptr i16 %weight_buffer_2_2, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="weight_buffer_2_2_addr_5"/></StgValue>
</operation>

<operation id="141" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:104 %weight_buffer_2_2_addr_6 = getelementptr i16 %weight_buffer_2_2, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="weight_buffer_2_2_addr_6"/></StgValue>
</operation>

<operation id="142" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:105 %weight_buffer_2_2_addr_7 = getelementptr i16 %weight_buffer_2_2, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="weight_buffer_2_2_addr_7"/></StgValue>
</operation>

<operation id="143" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:106 %weight_buffer_2_2_addr_8 = getelementptr i16 %weight_buffer_2_2, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="weight_buffer_2_2_addr_8"/></StgValue>
</operation>

<operation id="144" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:107 %weight_buffer_2_3_addr = getelementptr i16 %weight_buffer_2_3, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="weight_buffer_2_3_addr"/></StgValue>
</operation>

<operation id="145" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:108 %weight_buffer_2_3_addr_1 = getelementptr i16 %weight_buffer_2_3, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="weight_buffer_2_3_addr_1"/></StgValue>
</operation>

<operation id="146" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:109 %weight_buffer_2_3_addr_2 = getelementptr i16 %weight_buffer_2_3, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="weight_buffer_2_3_addr_2"/></StgValue>
</operation>

<operation id="147" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:110 %weight_buffer_2_3_addr_3 = getelementptr i16 %weight_buffer_2_3, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="weight_buffer_2_3_addr_3"/></StgValue>
</operation>

<operation id="148" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:111 %weight_buffer_2_3_addr_4 = getelementptr i16 %weight_buffer_2_3, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="weight_buffer_2_3_addr_4"/></StgValue>
</operation>

<operation id="149" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:112 %weight_buffer_2_3_addr_5 = getelementptr i16 %weight_buffer_2_3, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="weight_buffer_2_3_addr_5"/></StgValue>
</operation>

<operation id="150" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:113 %weight_buffer_2_3_addr_6 = getelementptr i16 %weight_buffer_2_3, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="weight_buffer_2_3_addr_6"/></StgValue>
</operation>

<operation id="151" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:114 %weight_buffer_2_3_addr_7 = getelementptr i16 %weight_buffer_2_3, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="weight_buffer_2_3_addr_7"/></StgValue>
</operation>

<operation id="152" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:115 %weight_buffer_2_3_addr_8 = getelementptr i16 %weight_buffer_2_3, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="weight_buffer_2_3_addr_8"/></StgValue>
</operation>

<operation id="153" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:116 %weight_buffer_3_0_addr = getelementptr i16 %weight_buffer_3_0, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="weight_buffer_3_0_addr"/></StgValue>
</operation>

<operation id="154" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:117 %weight_buffer_3_0_addr_1 = getelementptr i16 %weight_buffer_3_0, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="weight_buffer_3_0_addr_1"/></StgValue>
</operation>

<operation id="155" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:118 %weight_buffer_3_0_addr_2 = getelementptr i16 %weight_buffer_3_0, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="weight_buffer_3_0_addr_2"/></StgValue>
</operation>

<operation id="156" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:119 %weight_buffer_3_0_addr_3 = getelementptr i16 %weight_buffer_3_0, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="weight_buffer_3_0_addr_3"/></StgValue>
</operation>

<operation id="157" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:120 %weight_buffer_3_0_addr_4 = getelementptr i16 %weight_buffer_3_0, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="weight_buffer_3_0_addr_4"/></StgValue>
</operation>

<operation id="158" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:121 %weight_buffer_3_0_addr_5 = getelementptr i16 %weight_buffer_3_0, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="weight_buffer_3_0_addr_5"/></StgValue>
</operation>

<operation id="159" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:122 %weight_buffer_3_0_addr_6 = getelementptr i16 %weight_buffer_3_0, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="weight_buffer_3_0_addr_6"/></StgValue>
</operation>

<operation id="160" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:123 %weight_buffer_3_0_addr_7 = getelementptr i16 %weight_buffer_3_0, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="weight_buffer_3_0_addr_7"/></StgValue>
</operation>

<operation id="161" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:124 %weight_buffer_3_0_addr_8 = getelementptr i16 %weight_buffer_3_0, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="weight_buffer_3_0_addr_8"/></StgValue>
</operation>

<operation id="162" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:125 %weight_buffer_3_1_addr = getelementptr i16 %weight_buffer_3_1, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="weight_buffer_3_1_addr"/></StgValue>
</operation>

<operation id="163" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:126 %weight_buffer_3_1_addr_1 = getelementptr i16 %weight_buffer_3_1, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="weight_buffer_3_1_addr_1"/></StgValue>
</operation>

<operation id="164" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:127 %weight_buffer_3_1_addr_2 = getelementptr i16 %weight_buffer_3_1, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="weight_buffer_3_1_addr_2"/></StgValue>
</operation>

<operation id="165" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:128 %weight_buffer_3_1_addr_3 = getelementptr i16 %weight_buffer_3_1, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="weight_buffer_3_1_addr_3"/></StgValue>
</operation>

<operation id="166" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:129 %weight_buffer_3_1_addr_4 = getelementptr i16 %weight_buffer_3_1, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="weight_buffer_3_1_addr_4"/></StgValue>
</operation>

<operation id="167" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:130 %weight_buffer_3_1_addr_5 = getelementptr i16 %weight_buffer_3_1, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="weight_buffer_3_1_addr_5"/></StgValue>
</operation>

<operation id="168" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:131 %weight_buffer_3_1_addr_6 = getelementptr i16 %weight_buffer_3_1, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="weight_buffer_3_1_addr_6"/></StgValue>
</operation>

<operation id="169" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:132 %weight_buffer_3_1_addr_7 = getelementptr i16 %weight_buffer_3_1, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="weight_buffer_3_1_addr_7"/></StgValue>
</operation>

<operation id="170" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:133 %weight_buffer_3_1_addr_8 = getelementptr i16 %weight_buffer_3_1, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="weight_buffer_3_1_addr_8"/></StgValue>
</operation>

<operation id="171" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:134 %weight_buffer_3_2_addr = getelementptr i16 %weight_buffer_3_2, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="weight_buffer_3_2_addr"/></StgValue>
</operation>

<operation id="172" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:135 %weight_buffer_3_2_addr_1 = getelementptr i16 %weight_buffer_3_2, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="weight_buffer_3_2_addr_1"/></StgValue>
</operation>

<operation id="173" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:136 %weight_buffer_3_2_addr_2 = getelementptr i16 %weight_buffer_3_2, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="weight_buffer_3_2_addr_2"/></StgValue>
</operation>

<operation id="174" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:137 %weight_buffer_3_2_addr_3 = getelementptr i16 %weight_buffer_3_2, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="weight_buffer_3_2_addr_3"/></StgValue>
</operation>

<operation id="175" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:138 %weight_buffer_3_2_addr_4 = getelementptr i16 %weight_buffer_3_2, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="weight_buffer_3_2_addr_4"/></StgValue>
</operation>

<operation id="176" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:139 %weight_buffer_3_2_addr_5 = getelementptr i16 %weight_buffer_3_2, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="weight_buffer_3_2_addr_5"/></StgValue>
</operation>

<operation id="177" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:140 %weight_buffer_3_2_addr_6 = getelementptr i16 %weight_buffer_3_2, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="weight_buffer_3_2_addr_6"/></StgValue>
</operation>

<operation id="178" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:141 %weight_buffer_3_2_addr_7 = getelementptr i16 %weight_buffer_3_2, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="weight_buffer_3_2_addr_7"/></StgValue>
</operation>

<operation id="179" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:142 %weight_buffer_3_2_addr_8 = getelementptr i16 %weight_buffer_3_2, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="weight_buffer_3_2_addr_8"/></StgValue>
</operation>

<operation id="180" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:143 %weight_buffer_3_3_addr = getelementptr i16 %weight_buffer_3_3, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="weight_buffer_3_3_addr"/></StgValue>
</operation>

<operation id="181" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:144 %weight_buffer_3_3_addr_1 = getelementptr i16 %weight_buffer_3_3, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="weight_buffer_3_3_addr_1"/></StgValue>
</operation>

<operation id="182" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:145 %weight_buffer_3_3_addr_2 = getelementptr i16 %weight_buffer_3_3, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="weight_buffer_3_3_addr_2"/></StgValue>
</operation>

<operation id="183" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:146 %weight_buffer_3_3_addr_3 = getelementptr i16 %weight_buffer_3_3, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="weight_buffer_3_3_addr_3"/></StgValue>
</operation>

<operation id="184" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:147 %weight_buffer_3_3_addr_4 = getelementptr i16 %weight_buffer_3_3, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="weight_buffer_3_3_addr_4"/></StgValue>
</operation>

<operation id="185" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:148 %weight_buffer_3_3_addr_5 = getelementptr i16 %weight_buffer_3_3, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="weight_buffer_3_3_addr_5"/></StgValue>
</operation>

<operation id="186" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:149 %weight_buffer_3_3_addr_6 = getelementptr i16 %weight_buffer_3_3, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="weight_buffer_3_3_addr_6"/></StgValue>
</operation>

<operation id="187" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:150 %weight_buffer_3_3_addr_7 = getelementptr i16 %weight_buffer_3_3, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="weight_buffer_3_3_addr_7"/></StgValue>
</operation>

<operation id="188" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:151 %weight_buffer_3_3_addr_8 = getelementptr i16 %weight_buffer_3_3, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="weight_buffer_3_3_addr_8"/></StgValue>
</operation>

<operation id="189" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:152 %weight_buffer_4_0_addr = getelementptr i16 %weight_buffer_4_0, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="weight_buffer_4_0_addr"/></StgValue>
</operation>

<operation id="190" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:153 %weight_buffer_4_0_addr_1 = getelementptr i16 %weight_buffer_4_0, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="weight_buffer_4_0_addr_1"/></StgValue>
</operation>

<operation id="191" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:154 %weight_buffer_4_0_addr_2 = getelementptr i16 %weight_buffer_4_0, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="weight_buffer_4_0_addr_2"/></StgValue>
</operation>

<operation id="192" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:155 %weight_buffer_4_0_addr_3 = getelementptr i16 %weight_buffer_4_0, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="weight_buffer_4_0_addr_3"/></StgValue>
</operation>

<operation id="193" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:156 %weight_buffer_4_0_addr_4 = getelementptr i16 %weight_buffer_4_0, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="weight_buffer_4_0_addr_4"/></StgValue>
</operation>

<operation id="194" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:157 %weight_buffer_4_0_addr_5 = getelementptr i16 %weight_buffer_4_0, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="weight_buffer_4_0_addr_5"/></StgValue>
</operation>

<operation id="195" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:158 %weight_buffer_4_0_addr_6 = getelementptr i16 %weight_buffer_4_0, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="weight_buffer_4_0_addr_6"/></StgValue>
</operation>

<operation id="196" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:159 %weight_buffer_4_0_addr_7 = getelementptr i16 %weight_buffer_4_0, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="weight_buffer_4_0_addr_7"/></StgValue>
</operation>

<operation id="197" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:160 %weight_buffer_4_0_addr_8 = getelementptr i16 %weight_buffer_4_0, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="weight_buffer_4_0_addr_8"/></StgValue>
</operation>

<operation id="198" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:161 %weight_buffer_4_1_addr = getelementptr i16 %weight_buffer_4_1, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="weight_buffer_4_1_addr"/></StgValue>
</operation>

<operation id="199" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:162 %weight_buffer_4_1_addr_1 = getelementptr i16 %weight_buffer_4_1, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="weight_buffer_4_1_addr_1"/></StgValue>
</operation>

<operation id="200" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:163 %weight_buffer_4_1_addr_2 = getelementptr i16 %weight_buffer_4_1, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="weight_buffer_4_1_addr_2"/></StgValue>
</operation>

<operation id="201" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:164 %weight_buffer_4_1_addr_3 = getelementptr i16 %weight_buffer_4_1, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="weight_buffer_4_1_addr_3"/></StgValue>
</operation>

<operation id="202" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:165 %weight_buffer_4_1_addr_4 = getelementptr i16 %weight_buffer_4_1, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="weight_buffer_4_1_addr_4"/></StgValue>
</operation>

<operation id="203" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:166 %weight_buffer_4_1_addr_5 = getelementptr i16 %weight_buffer_4_1, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="weight_buffer_4_1_addr_5"/></StgValue>
</operation>

<operation id="204" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:167 %weight_buffer_4_1_addr_6 = getelementptr i16 %weight_buffer_4_1, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="weight_buffer_4_1_addr_6"/></StgValue>
</operation>

<operation id="205" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:168 %weight_buffer_4_1_addr_7 = getelementptr i16 %weight_buffer_4_1, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="weight_buffer_4_1_addr_7"/></StgValue>
</operation>

<operation id="206" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:169 %weight_buffer_4_1_addr_8 = getelementptr i16 %weight_buffer_4_1, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="weight_buffer_4_1_addr_8"/></StgValue>
</operation>

<operation id="207" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:170 %weight_buffer_4_2_addr = getelementptr i16 %weight_buffer_4_2, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="weight_buffer_4_2_addr"/></StgValue>
</operation>

<operation id="208" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:171 %weight_buffer_4_2_addr_1 = getelementptr i16 %weight_buffer_4_2, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="weight_buffer_4_2_addr_1"/></StgValue>
</operation>

<operation id="209" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:172 %weight_buffer_4_2_addr_2 = getelementptr i16 %weight_buffer_4_2, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="weight_buffer_4_2_addr_2"/></StgValue>
</operation>

<operation id="210" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:173 %weight_buffer_4_2_addr_3 = getelementptr i16 %weight_buffer_4_2, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="weight_buffer_4_2_addr_3"/></StgValue>
</operation>

<operation id="211" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:174 %weight_buffer_4_2_addr_4 = getelementptr i16 %weight_buffer_4_2, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="weight_buffer_4_2_addr_4"/></StgValue>
</operation>

<operation id="212" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:175 %weight_buffer_4_2_addr_5 = getelementptr i16 %weight_buffer_4_2, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="weight_buffer_4_2_addr_5"/></StgValue>
</operation>

<operation id="213" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:176 %weight_buffer_4_2_addr_6 = getelementptr i16 %weight_buffer_4_2, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="weight_buffer_4_2_addr_6"/></StgValue>
</operation>

<operation id="214" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:177 %weight_buffer_4_2_addr_7 = getelementptr i16 %weight_buffer_4_2, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="weight_buffer_4_2_addr_7"/></StgValue>
</operation>

<operation id="215" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:178 %weight_buffer_4_2_addr_8 = getelementptr i16 %weight_buffer_4_2, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="weight_buffer_4_2_addr_8"/></StgValue>
</operation>

<operation id="216" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:179 %weight_buffer_4_3_addr = getelementptr i16 %weight_buffer_4_3, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="weight_buffer_4_3_addr"/></StgValue>
</operation>

<operation id="217" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:180 %weight_buffer_4_3_addr_1 = getelementptr i16 %weight_buffer_4_3, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="weight_buffer_4_3_addr_1"/></StgValue>
</operation>

<operation id="218" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:181 %weight_buffer_4_3_addr_2 = getelementptr i16 %weight_buffer_4_3, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="weight_buffer_4_3_addr_2"/></StgValue>
</operation>

<operation id="219" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:182 %weight_buffer_4_3_addr_3 = getelementptr i16 %weight_buffer_4_3, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="weight_buffer_4_3_addr_3"/></StgValue>
</operation>

<operation id="220" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:183 %weight_buffer_4_3_addr_4 = getelementptr i16 %weight_buffer_4_3, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="weight_buffer_4_3_addr_4"/></StgValue>
</operation>

<operation id="221" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:184 %weight_buffer_4_3_addr_5 = getelementptr i16 %weight_buffer_4_3, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="weight_buffer_4_3_addr_5"/></StgValue>
</operation>

<operation id="222" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:185 %weight_buffer_4_3_addr_6 = getelementptr i16 %weight_buffer_4_3, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="weight_buffer_4_3_addr_6"/></StgValue>
</operation>

<operation id="223" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:186 %weight_buffer_4_3_addr_7 = getelementptr i16 %weight_buffer_4_3, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="weight_buffer_4_3_addr_7"/></StgValue>
</operation>

<operation id="224" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:187 %weight_buffer_4_3_addr_8 = getelementptr i16 %weight_buffer_4_3, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="weight_buffer_4_3_addr_8"/></StgValue>
</operation>

<operation id="225" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:188 %weight_buffer_5_0_addr = getelementptr i16 %weight_buffer_5_0, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="weight_buffer_5_0_addr"/></StgValue>
</operation>

<operation id="226" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:189 %weight_buffer_5_0_addr_1 = getelementptr i16 %weight_buffer_5_0, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="weight_buffer_5_0_addr_1"/></StgValue>
</operation>

<operation id="227" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:190 %weight_buffer_5_0_addr_2 = getelementptr i16 %weight_buffer_5_0, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="weight_buffer_5_0_addr_2"/></StgValue>
</operation>

<operation id="228" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:191 %weight_buffer_5_0_addr_3 = getelementptr i16 %weight_buffer_5_0, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="weight_buffer_5_0_addr_3"/></StgValue>
</operation>

<operation id="229" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:192 %weight_buffer_5_0_addr_4 = getelementptr i16 %weight_buffer_5_0, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="weight_buffer_5_0_addr_4"/></StgValue>
</operation>

<operation id="230" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:193 %weight_buffer_5_0_addr_5 = getelementptr i16 %weight_buffer_5_0, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="weight_buffer_5_0_addr_5"/></StgValue>
</operation>

<operation id="231" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:194 %weight_buffer_5_0_addr_6 = getelementptr i16 %weight_buffer_5_0, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="weight_buffer_5_0_addr_6"/></StgValue>
</operation>

<operation id="232" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:195 %weight_buffer_5_0_addr_7 = getelementptr i16 %weight_buffer_5_0, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="weight_buffer_5_0_addr_7"/></StgValue>
</operation>

<operation id="233" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:196 %weight_buffer_5_0_addr_8 = getelementptr i16 %weight_buffer_5_0, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="weight_buffer_5_0_addr_8"/></StgValue>
</operation>

<operation id="234" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:197 %weight_buffer_5_1_addr = getelementptr i16 %weight_buffer_5_1, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="weight_buffer_5_1_addr"/></StgValue>
</operation>

<operation id="235" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:198 %weight_buffer_5_1_addr_1 = getelementptr i16 %weight_buffer_5_1, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="weight_buffer_5_1_addr_1"/></StgValue>
</operation>

<operation id="236" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:199 %weight_buffer_5_1_addr_2 = getelementptr i16 %weight_buffer_5_1, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="weight_buffer_5_1_addr_2"/></StgValue>
</operation>

<operation id="237" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:200 %weight_buffer_5_1_addr_3 = getelementptr i16 %weight_buffer_5_1, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="weight_buffer_5_1_addr_3"/></StgValue>
</operation>

<operation id="238" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:201 %weight_buffer_5_1_addr_4 = getelementptr i16 %weight_buffer_5_1, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="weight_buffer_5_1_addr_4"/></StgValue>
</operation>

<operation id="239" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:202 %weight_buffer_5_1_addr_5 = getelementptr i16 %weight_buffer_5_1, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="weight_buffer_5_1_addr_5"/></StgValue>
</operation>

<operation id="240" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:203 %weight_buffer_5_1_addr_6 = getelementptr i16 %weight_buffer_5_1, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="weight_buffer_5_1_addr_6"/></StgValue>
</operation>

<operation id="241" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:204 %weight_buffer_5_1_addr_7 = getelementptr i16 %weight_buffer_5_1, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="weight_buffer_5_1_addr_7"/></StgValue>
</operation>

<operation id="242" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:205 %weight_buffer_5_1_addr_8 = getelementptr i16 %weight_buffer_5_1, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="weight_buffer_5_1_addr_8"/></StgValue>
</operation>

<operation id="243" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:206 %weight_buffer_5_2_addr = getelementptr i16 %weight_buffer_5_2, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="weight_buffer_5_2_addr"/></StgValue>
</operation>

<operation id="244" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:207 %weight_buffer_5_2_addr_1 = getelementptr i16 %weight_buffer_5_2, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="weight_buffer_5_2_addr_1"/></StgValue>
</operation>

<operation id="245" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:208 %weight_buffer_5_2_addr_2 = getelementptr i16 %weight_buffer_5_2, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="weight_buffer_5_2_addr_2"/></StgValue>
</operation>

<operation id="246" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:209 %weight_buffer_5_2_addr_3 = getelementptr i16 %weight_buffer_5_2, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="weight_buffer_5_2_addr_3"/></StgValue>
</operation>

<operation id="247" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:210 %weight_buffer_5_2_addr_4 = getelementptr i16 %weight_buffer_5_2, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="weight_buffer_5_2_addr_4"/></StgValue>
</operation>

<operation id="248" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:211 %weight_buffer_5_2_addr_5 = getelementptr i16 %weight_buffer_5_2, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="weight_buffer_5_2_addr_5"/></StgValue>
</operation>

<operation id="249" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:212 %weight_buffer_5_2_addr_6 = getelementptr i16 %weight_buffer_5_2, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="weight_buffer_5_2_addr_6"/></StgValue>
</operation>

<operation id="250" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:213 %weight_buffer_5_2_addr_7 = getelementptr i16 %weight_buffer_5_2, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="weight_buffer_5_2_addr_7"/></StgValue>
</operation>

<operation id="251" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:214 %weight_buffer_5_2_addr_8 = getelementptr i16 %weight_buffer_5_2, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="weight_buffer_5_2_addr_8"/></StgValue>
</operation>

<operation id="252" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:215 %weight_buffer_5_3_addr = getelementptr i16 %weight_buffer_5_3, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="weight_buffer_5_3_addr"/></StgValue>
</operation>

<operation id="253" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:216 %weight_buffer_5_3_addr_1 = getelementptr i16 %weight_buffer_5_3, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="weight_buffer_5_3_addr_1"/></StgValue>
</operation>

<operation id="254" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:217 %weight_buffer_5_3_addr_2 = getelementptr i16 %weight_buffer_5_3, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="weight_buffer_5_3_addr_2"/></StgValue>
</operation>

<operation id="255" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:218 %weight_buffer_5_3_addr_3 = getelementptr i16 %weight_buffer_5_3, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="weight_buffer_5_3_addr_3"/></StgValue>
</operation>

<operation id="256" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:219 %weight_buffer_5_3_addr_4 = getelementptr i16 %weight_buffer_5_3, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="weight_buffer_5_3_addr_4"/></StgValue>
</operation>

<operation id="257" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:220 %weight_buffer_5_3_addr_5 = getelementptr i16 %weight_buffer_5_3, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="weight_buffer_5_3_addr_5"/></StgValue>
</operation>

<operation id="258" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:221 %weight_buffer_5_3_addr_6 = getelementptr i16 %weight_buffer_5_3, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="weight_buffer_5_3_addr_6"/></StgValue>
</operation>

<operation id="259" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:222 %weight_buffer_5_3_addr_7 = getelementptr i16 %weight_buffer_5_3, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="weight_buffer_5_3_addr_7"/></StgValue>
</operation>

<operation id="260" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:223 %weight_buffer_5_3_addr_8 = getelementptr i16 %weight_buffer_5_3, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="weight_buffer_5_3_addr_8"/></StgValue>
</operation>

<operation id="261" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:224 %weight_buffer_6_0_addr = getelementptr i16 %weight_buffer_6_0, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="weight_buffer_6_0_addr"/></StgValue>
</operation>

<operation id="262" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:225 %weight_buffer_6_0_addr_1 = getelementptr i16 %weight_buffer_6_0, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="weight_buffer_6_0_addr_1"/></StgValue>
</operation>

<operation id="263" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:226 %weight_buffer_6_0_addr_2 = getelementptr i16 %weight_buffer_6_0, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="weight_buffer_6_0_addr_2"/></StgValue>
</operation>

<operation id="264" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:227 %weight_buffer_6_0_addr_3 = getelementptr i16 %weight_buffer_6_0, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="weight_buffer_6_0_addr_3"/></StgValue>
</operation>

<operation id="265" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:228 %weight_buffer_6_0_addr_4 = getelementptr i16 %weight_buffer_6_0, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="weight_buffer_6_0_addr_4"/></StgValue>
</operation>

<operation id="266" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:229 %weight_buffer_6_0_addr_5 = getelementptr i16 %weight_buffer_6_0, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="weight_buffer_6_0_addr_5"/></StgValue>
</operation>

<operation id="267" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:230 %weight_buffer_6_0_addr_6 = getelementptr i16 %weight_buffer_6_0, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="weight_buffer_6_0_addr_6"/></StgValue>
</operation>

<operation id="268" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:231 %weight_buffer_6_0_addr_7 = getelementptr i16 %weight_buffer_6_0, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="weight_buffer_6_0_addr_7"/></StgValue>
</operation>

<operation id="269" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:232 %weight_buffer_6_0_addr_8 = getelementptr i16 %weight_buffer_6_0, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="weight_buffer_6_0_addr_8"/></StgValue>
</operation>

<operation id="270" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:233 %weight_buffer_6_1_addr = getelementptr i16 %weight_buffer_6_1, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="weight_buffer_6_1_addr"/></StgValue>
</operation>

<operation id="271" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:234 %weight_buffer_6_1_addr_1 = getelementptr i16 %weight_buffer_6_1, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="weight_buffer_6_1_addr_1"/></StgValue>
</operation>

<operation id="272" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:235 %weight_buffer_6_1_addr_2 = getelementptr i16 %weight_buffer_6_1, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="weight_buffer_6_1_addr_2"/></StgValue>
</operation>

<operation id="273" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:236 %weight_buffer_6_1_addr_3 = getelementptr i16 %weight_buffer_6_1, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="weight_buffer_6_1_addr_3"/></StgValue>
</operation>

<operation id="274" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:237 %weight_buffer_6_1_addr_4 = getelementptr i16 %weight_buffer_6_1, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="weight_buffer_6_1_addr_4"/></StgValue>
</operation>

<operation id="275" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:238 %weight_buffer_6_1_addr_5 = getelementptr i16 %weight_buffer_6_1, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="weight_buffer_6_1_addr_5"/></StgValue>
</operation>

<operation id="276" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:239 %weight_buffer_6_1_addr_6 = getelementptr i16 %weight_buffer_6_1, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="weight_buffer_6_1_addr_6"/></StgValue>
</operation>

<operation id="277" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:240 %weight_buffer_6_1_addr_7 = getelementptr i16 %weight_buffer_6_1, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="weight_buffer_6_1_addr_7"/></StgValue>
</operation>

<operation id="278" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:241 %weight_buffer_6_1_addr_8 = getelementptr i16 %weight_buffer_6_1, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="weight_buffer_6_1_addr_8"/></StgValue>
</operation>

<operation id="279" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:242 %weight_buffer_6_2_addr = getelementptr i16 %weight_buffer_6_2, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="weight_buffer_6_2_addr"/></StgValue>
</operation>

<operation id="280" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:243 %weight_buffer_6_2_addr_1 = getelementptr i16 %weight_buffer_6_2, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="weight_buffer_6_2_addr_1"/></StgValue>
</operation>

<operation id="281" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:244 %weight_buffer_6_2_addr_2 = getelementptr i16 %weight_buffer_6_2, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="weight_buffer_6_2_addr_2"/></StgValue>
</operation>

<operation id="282" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:245 %weight_buffer_6_2_addr_3 = getelementptr i16 %weight_buffer_6_2, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="weight_buffer_6_2_addr_3"/></StgValue>
</operation>

<operation id="283" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:246 %weight_buffer_6_2_addr_4 = getelementptr i16 %weight_buffer_6_2, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="weight_buffer_6_2_addr_4"/></StgValue>
</operation>

<operation id="284" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:247 %weight_buffer_6_2_addr_5 = getelementptr i16 %weight_buffer_6_2, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="weight_buffer_6_2_addr_5"/></StgValue>
</operation>

<operation id="285" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:248 %weight_buffer_6_2_addr_6 = getelementptr i16 %weight_buffer_6_2, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="weight_buffer_6_2_addr_6"/></StgValue>
</operation>

<operation id="286" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:249 %weight_buffer_6_2_addr_7 = getelementptr i16 %weight_buffer_6_2, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="weight_buffer_6_2_addr_7"/></StgValue>
</operation>

<operation id="287" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:250 %weight_buffer_6_2_addr_8 = getelementptr i16 %weight_buffer_6_2, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="weight_buffer_6_2_addr_8"/></StgValue>
</operation>

<operation id="288" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:251 %weight_buffer_6_3_addr = getelementptr i16 %weight_buffer_6_3, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="weight_buffer_6_3_addr"/></StgValue>
</operation>

<operation id="289" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:252 %weight_buffer_6_3_addr_1 = getelementptr i16 %weight_buffer_6_3, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="weight_buffer_6_3_addr_1"/></StgValue>
</operation>

<operation id="290" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:253 %weight_buffer_6_3_addr_2 = getelementptr i16 %weight_buffer_6_3, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="weight_buffer_6_3_addr_2"/></StgValue>
</operation>

<operation id="291" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:254 %weight_buffer_6_3_addr_3 = getelementptr i16 %weight_buffer_6_3, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="weight_buffer_6_3_addr_3"/></StgValue>
</operation>

<operation id="292" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:255 %weight_buffer_6_3_addr_4 = getelementptr i16 %weight_buffer_6_3, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="weight_buffer_6_3_addr_4"/></StgValue>
</operation>

<operation id="293" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:256 %weight_buffer_6_3_addr_5 = getelementptr i16 %weight_buffer_6_3, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="weight_buffer_6_3_addr_5"/></StgValue>
</operation>

<operation id="294" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:257 %weight_buffer_6_3_addr_6 = getelementptr i16 %weight_buffer_6_3, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="weight_buffer_6_3_addr_6"/></StgValue>
</operation>

<operation id="295" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:258 %weight_buffer_6_3_addr_7 = getelementptr i16 %weight_buffer_6_3, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="weight_buffer_6_3_addr_7"/></StgValue>
</operation>

<operation id="296" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:259 %weight_buffer_6_3_addr_8 = getelementptr i16 %weight_buffer_6_3, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="weight_buffer_6_3_addr_8"/></StgValue>
</operation>

<operation id="297" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:260 %weight_buffer_7_0_addr = getelementptr i16 %weight_buffer_7_0, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="weight_buffer_7_0_addr"/></StgValue>
</operation>

<operation id="298" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:261 %weight_buffer_7_0_addr_1 = getelementptr i16 %weight_buffer_7_0, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="weight_buffer_7_0_addr_1"/></StgValue>
</operation>

<operation id="299" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:262 %weight_buffer_7_0_addr_2 = getelementptr i16 %weight_buffer_7_0, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="weight_buffer_7_0_addr_2"/></StgValue>
</operation>

<operation id="300" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:263 %weight_buffer_7_0_addr_3 = getelementptr i16 %weight_buffer_7_0, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="weight_buffer_7_0_addr_3"/></StgValue>
</operation>

<operation id="301" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:264 %weight_buffer_7_0_addr_4 = getelementptr i16 %weight_buffer_7_0, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="weight_buffer_7_0_addr_4"/></StgValue>
</operation>

<operation id="302" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:265 %weight_buffer_7_0_addr_5 = getelementptr i16 %weight_buffer_7_0, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="weight_buffer_7_0_addr_5"/></StgValue>
</operation>

<operation id="303" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:266 %weight_buffer_7_0_addr_6 = getelementptr i16 %weight_buffer_7_0, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="weight_buffer_7_0_addr_6"/></StgValue>
</operation>

<operation id="304" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:267 %weight_buffer_7_0_addr_7 = getelementptr i16 %weight_buffer_7_0, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="weight_buffer_7_0_addr_7"/></StgValue>
</operation>

<operation id="305" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:268 %weight_buffer_7_0_addr_8 = getelementptr i16 %weight_buffer_7_0, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="weight_buffer_7_0_addr_8"/></StgValue>
</operation>

<operation id="306" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:269 %weight_buffer_7_1_addr = getelementptr i16 %weight_buffer_7_1, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="weight_buffer_7_1_addr"/></StgValue>
</operation>

<operation id="307" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:270 %weight_buffer_7_1_addr_1 = getelementptr i16 %weight_buffer_7_1, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="weight_buffer_7_1_addr_1"/></StgValue>
</operation>

<operation id="308" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:271 %weight_buffer_7_1_addr_2 = getelementptr i16 %weight_buffer_7_1, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="weight_buffer_7_1_addr_2"/></StgValue>
</operation>

<operation id="309" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:272 %weight_buffer_7_1_addr_3 = getelementptr i16 %weight_buffer_7_1, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="weight_buffer_7_1_addr_3"/></StgValue>
</operation>

<operation id="310" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:273 %weight_buffer_7_1_addr_4 = getelementptr i16 %weight_buffer_7_1, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="weight_buffer_7_1_addr_4"/></StgValue>
</operation>

<operation id="311" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:274 %weight_buffer_7_1_addr_5 = getelementptr i16 %weight_buffer_7_1, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="weight_buffer_7_1_addr_5"/></StgValue>
</operation>

<operation id="312" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:275 %weight_buffer_7_1_addr_6 = getelementptr i16 %weight_buffer_7_1, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="weight_buffer_7_1_addr_6"/></StgValue>
</operation>

<operation id="313" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:276 %weight_buffer_7_1_addr_7 = getelementptr i16 %weight_buffer_7_1, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="weight_buffer_7_1_addr_7"/></StgValue>
</operation>

<operation id="314" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:277 %weight_buffer_7_1_addr_8 = getelementptr i16 %weight_buffer_7_1, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="weight_buffer_7_1_addr_8"/></StgValue>
</operation>

<operation id="315" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:278 %weight_buffer_7_2_addr = getelementptr i16 %weight_buffer_7_2, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="weight_buffer_7_2_addr"/></StgValue>
</operation>

<operation id="316" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:279 %weight_buffer_7_2_addr_1 = getelementptr i16 %weight_buffer_7_2, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="weight_buffer_7_2_addr_1"/></StgValue>
</operation>

<operation id="317" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:280 %weight_buffer_7_2_addr_2 = getelementptr i16 %weight_buffer_7_2, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="weight_buffer_7_2_addr_2"/></StgValue>
</operation>

<operation id="318" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:281 %weight_buffer_7_2_addr_3 = getelementptr i16 %weight_buffer_7_2, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="weight_buffer_7_2_addr_3"/></StgValue>
</operation>

<operation id="319" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:282 %weight_buffer_7_2_addr_4 = getelementptr i16 %weight_buffer_7_2, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="weight_buffer_7_2_addr_4"/></StgValue>
</operation>

<operation id="320" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:283 %weight_buffer_7_2_addr_5 = getelementptr i16 %weight_buffer_7_2, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="weight_buffer_7_2_addr_5"/></StgValue>
</operation>

<operation id="321" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:284 %weight_buffer_7_2_addr_6 = getelementptr i16 %weight_buffer_7_2, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="weight_buffer_7_2_addr_6"/></StgValue>
</operation>

<operation id="322" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:285 %weight_buffer_7_2_addr_7 = getelementptr i16 %weight_buffer_7_2, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="weight_buffer_7_2_addr_7"/></StgValue>
</operation>

<operation id="323" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:286 %weight_buffer_7_2_addr_8 = getelementptr i16 %weight_buffer_7_2, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="weight_buffer_7_2_addr_8"/></StgValue>
</operation>

<operation id="324" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:287 %weight_buffer_7_3_addr = getelementptr i16 %weight_buffer_7_3, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="weight_buffer_7_3_addr"/></StgValue>
</operation>

<operation id="325" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:288 %weight_buffer_7_3_addr_1 = getelementptr i16 %weight_buffer_7_3, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="weight_buffer_7_3_addr_1"/></StgValue>
</operation>

<operation id="326" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:289 %weight_buffer_7_3_addr_2 = getelementptr i16 %weight_buffer_7_3, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="weight_buffer_7_3_addr_2"/></StgValue>
</operation>

<operation id="327" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:290 %weight_buffer_7_3_addr_3 = getelementptr i16 %weight_buffer_7_3, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="weight_buffer_7_3_addr_3"/></StgValue>
</operation>

<operation id="328" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:291 %weight_buffer_7_3_addr_4 = getelementptr i16 %weight_buffer_7_3, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="weight_buffer_7_3_addr_4"/></StgValue>
</operation>

<operation id="329" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:292 %weight_buffer_7_3_addr_5 = getelementptr i16 %weight_buffer_7_3, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="weight_buffer_7_3_addr_5"/></StgValue>
</operation>

<operation id="330" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:293 %weight_buffer_7_3_addr_6 = getelementptr i16 %weight_buffer_7_3, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="weight_buffer_7_3_addr_6"/></StgValue>
</operation>

<operation id="331" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:294 %weight_buffer_7_3_addr_7 = getelementptr i16 %weight_buffer_7_3, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="weight_buffer_7_3_addr_7"/></StgValue>
</operation>

<operation id="332" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:295 %weight_buffer_7_3_addr_8 = getelementptr i16 %weight_buffer_7_3, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="weight_buffer_7_3_addr_8"/></StgValue>
</operation>

<operation id="333" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:296 %weight_buffer_8_0_addr = getelementptr i16 %weight_buffer_8_0, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="weight_buffer_8_0_addr"/></StgValue>
</operation>

<operation id="334" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:297 %weight_buffer_8_0_addr_1 = getelementptr i16 %weight_buffer_8_0, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="weight_buffer_8_0_addr_1"/></StgValue>
</operation>

<operation id="335" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:298 %weight_buffer_8_0_addr_2 = getelementptr i16 %weight_buffer_8_0, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="weight_buffer_8_0_addr_2"/></StgValue>
</operation>

<operation id="336" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:299 %weight_buffer_8_0_addr_3 = getelementptr i16 %weight_buffer_8_0, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="weight_buffer_8_0_addr_3"/></StgValue>
</operation>

<operation id="337" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:300 %weight_buffer_8_0_addr_4 = getelementptr i16 %weight_buffer_8_0, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="weight_buffer_8_0_addr_4"/></StgValue>
</operation>

<operation id="338" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:301 %weight_buffer_8_0_addr_5 = getelementptr i16 %weight_buffer_8_0, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="weight_buffer_8_0_addr_5"/></StgValue>
</operation>

<operation id="339" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:302 %weight_buffer_8_0_addr_6 = getelementptr i16 %weight_buffer_8_0, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="weight_buffer_8_0_addr_6"/></StgValue>
</operation>

<operation id="340" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:303 %weight_buffer_8_0_addr_7 = getelementptr i16 %weight_buffer_8_0, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="weight_buffer_8_0_addr_7"/></StgValue>
</operation>

<operation id="341" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:304 %weight_buffer_8_0_addr_8 = getelementptr i16 %weight_buffer_8_0, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="weight_buffer_8_0_addr_8"/></StgValue>
</operation>

<operation id="342" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:305 %weight_buffer_8_1_addr = getelementptr i16 %weight_buffer_8_1, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="weight_buffer_8_1_addr"/></StgValue>
</operation>

<operation id="343" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:306 %weight_buffer_8_1_addr_1 = getelementptr i16 %weight_buffer_8_1, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="weight_buffer_8_1_addr_1"/></StgValue>
</operation>

<operation id="344" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:307 %weight_buffer_8_1_addr_2 = getelementptr i16 %weight_buffer_8_1, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="weight_buffer_8_1_addr_2"/></StgValue>
</operation>

<operation id="345" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:308 %weight_buffer_8_1_addr_3 = getelementptr i16 %weight_buffer_8_1, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="weight_buffer_8_1_addr_3"/></StgValue>
</operation>

<operation id="346" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:309 %weight_buffer_8_1_addr_4 = getelementptr i16 %weight_buffer_8_1, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="weight_buffer_8_1_addr_4"/></StgValue>
</operation>

<operation id="347" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:310 %weight_buffer_8_1_addr_5 = getelementptr i16 %weight_buffer_8_1, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="weight_buffer_8_1_addr_5"/></StgValue>
</operation>

<operation id="348" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:311 %weight_buffer_8_1_addr_6 = getelementptr i16 %weight_buffer_8_1, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="weight_buffer_8_1_addr_6"/></StgValue>
</operation>

<operation id="349" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:312 %weight_buffer_8_1_addr_7 = getelementptr i16 %weight_buffer_8_1, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="weight_buffer_8_1_addr_7"/></StgValue>
</operation>

<operation id="350" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:313 %weight_buffer_8_1_addr_8 = getelementptr i16 %weight_buffer_8_1, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="weight_buffer_8_1_addr_8"/></StgValue>
</operation>

<operation id="351" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:314 %weight_buffer_8_2_addr = getelementptr i16 %weight_buffer_8_2, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="weight_buffer_8_2_addr"/></StgValue>
</operation>

<operation id="352" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:315 %weight_buffer_8_2_addr_1 = getelementptr i16 %weight_buffer_8_2, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="weight_buffer_8_2_addr_1"/></StgValue>
</operation>

<operation id="353" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:316 %weight_buffer_8_2_addr_2 = getelementptr i16 %weight_buffer_8_2, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="weight_buffer_8_2_addr_2"/></StgValue>
</operation>

<operation id="354" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:317 %weight_buffer_8_2_addr_3 = getelementptr i16 %weight_buffer_8_2, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="weight_buffer_8_2_addr_3"/></StgValue>
</operation>

<operation id="355" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:318 %weight_buffer_8_2_addr_4 = getelementptr i16 %weight_buffer_8_2, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="weight_buffer_8_2_addr_4"/></StgValue>
</operation>

<operation id="356" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:319 %weight_buffer_8_2_addr_5 = getelementptr i16 %weight_buffer_8_2, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="weight_buffer_8_2_addr_5"/></StgValue>
</operation>

<operation id="357" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:320 %weight_buffer_8_2_addr_6 = getelementptr i16 %weight_buffer_8_2, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="weight_buffer_8_2_addr_6"/></StgValue>
</operation>

<operation id="358" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:321 %weight_buffer_8_2_addr_7 = getelementptr i16 %weight_buffer_8_2, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="weight_buffer_8_2_addr_7"/></StgValue>
</operation>

<operation id="359" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:322 %weight_buffer_8_2_addr_8 = getelementptr i16 %weight_buffer_8_2, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="weight_buffer_8_2_addr_8"/></StgValue>
</operation>

<operation id="360" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:323 %weight_buffer_8_3_addr = getelementptr i16 %weight_buffer_8_3, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="weight_buffer_8_3_addr"/></StgValue>
</operation>

<operation id="361" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:324 %weight_buffer_8_3_addr_1 = getelementptr i16 %weight_buffer_8_3, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="weight_buffer_8_3_addr_1"/></StgValue>
</operation>

<operation id="362" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:325 %weight_buffer_8_3_addr_2 = getelementptr i16 %weight_buffer_8_3, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="weight_buffer_8_3_addr_2"/></StgValue>
</operation>

<operation id="363" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:326 %weight_buffer_8_3_addr_3 = getelementptr i16 %weight_buffer_8_3, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="weight_buffer_8_3_addr_3"/></StgValue>
</operation>

<operation id="364" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:327 %weight_buffer_8_3_addr_4 = getelementptr i16 %weight_buffer_8_3, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="weight_buffer_8_3_addr_4"/></StgValue>
</operation>

<operation id="365" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:328 %weight_buffer_8_3_addr_5 = getelementptr i16 %weight_buffer_8_3, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="weight_buffer_8_3_addr_5"/></StgValue>
</operation>

<operation id="366" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:329 %weight_buffer_8_3_addr_6 = getelementptr i16 %weight_buffer_8_3, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="weight_buffer_8_3_addr_6"/></StgValue>
</operation>

<operation id="367" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:330 %weight_buffer_8_3_addr_7 = getelementptr i16 %weight_buffer_8_3, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="weight_buffer_8_3_addr_7"/></StgValue>
</operation>

<operation id="368" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:331 %weight_buffer_8_3_addr_8 = getelementptr i16 %weight_buffer_8_3, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="weight_buffer_8_3_addr_8"/></StgValue>
</operation>

<operation id="369" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:332 %weight_buffer_9_0_addr = getelementptr i16 %weight_buffer_9_0, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="weight_buffer_9_0_addr"/></StgValue>
</operation>

<operation id="370" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:333 %weight_buffer_9_0_addr_1 = getelementptr i16 %weight_buffer_9_0, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="weight_buffer_9_0_addr_1"/></StgValue>
</operation>

<operation id="371" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:334 %weight_buffer_9_0_addr_2 = getelementptr i16 %weight_buffer_9_0, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="weight_buffer_9_0_addr_2"/></StgValue>
</operation>

<operation id="372" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:335 %weight_buffer_9_0_addr_3 = getelementptr i16 %weight_buffer_9_0, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="weight_buffer_9_0_addr_3"/></StgValue>
</operation>

<operation id="373" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:336 %weight_buffer_9_0_addr_4 = getelementptr i16 %weight_buffer_9_0, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="weight_buffer_9_0_addr_4"/></StgValue>
</operation>

<operation id="374" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:337 %weight_buffer_9_0_addr_5 = getelementptr i16 %weight_buffer_9_0, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="weight_buffer_9_0_addr_5"/></StgValue>
</operation>

<operation id="375" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:338 %weight_buffer_9_0_addr_6 = getelementptr i16 %weight_buffer_9_0, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="weight_buffer_9_0_addr_6"/></StgValue>
</operation>

<operation id="376" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:339 %weight_buffer_9_0_addr_7 = getelementptr i16 %weight_buffer_9_0, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="weight_buffer_9_0_addr_7"/></StgValue>
</operation>

<operation id="377" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:340 %weight_buffer_9_0_addr_8 = getelementptr i16 %weight_buffer_9_0, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="weight_buffer_9_0_addr_8"/></StgValue>
</operation>

<operation id="378" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:341 %weight_buffer_9_1_addr = getelementptr i16 %weight_buffer_9_1, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="weight_buffer_9_1_addr"/></StgValue>
</operation>

<operation id="379" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:342 %weight_buffer_9_1_addr_1 = getelementptr i16 %weight_buffer_9_1, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="weight_buffer_9_1_addr_1"/></StgValue>
</operation>

<operation id="380" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:343 %weight_buffer_9_1_addr_2 = getelementptr i16 %weight_buffer_9_1, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="weight_buffer_9_1_addr_2"/></StgValue>
</operation>

<operation id="381" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:344 %weight_buffer_9_1_addr_3 = getelementptr i16 %weight_buffer_9_1, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="weight_buffer_9_1_addr_3"/></StgValue>
</operation>

<operation id="382" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:345 %weight_buffer_9_1_addr_4 = getelementptr i16 %weight_buffer_9_1, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="weight_buffer_9_1_addr_4"/></StgValue>
</operation>

<operation id="383" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:346 %weight_buffer_9_1_addr_5 = getelementptr i16 %weight_buffer_9_1, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="weight_buffer_9_1_addr_5"/></StgValue>
</operation>

<operation id="384" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:347 %weight_buffer_9_1_addr_6 = getelementptr i16 %weight_buffer_9_1, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="weight_buffer_9_1_addr_6"/></StgValue>
</operation>

<operation id="385" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:348 %weight_buffer_9_1_addr_7 = getelementptr i16 %weight_buffer_9_1, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="weight_buffer_9_1_addr_7"/></StgValue>
</operation>

<operation id="386" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:349 %weight_buffer_9_1_addr_8 = getelementptr i16 %weight_buffer_9_1, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="weight_buffer_9_1_addr_8"/></StgValue>
</operation>

<operation id="387" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:350 %weight_buffer_9_2_addr = getelementptr i16 %weight_buffer_9_2, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="weight_buffer_9_2_addr"/></StgValue>
</operation>

<operation id="388" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:351 %weight_buffer_9_2_addr_1 = getelementptr i16 %weight_buffer_9_2, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="weight_buffer_9_2_addr_1"/></StgValue>
</operation>

<operation id="389" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:352 %weight_buffer_9_2_addr_2 = getelementptr i16 %weight_buffer_9_2, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="weight_buffer_9_2_addr_2"/></StgValue>
</operation>

<operation id="390" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:353 %weight_buffer_9_2_addr_3 = getelementptr i16 %weight_buffer_9_2, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="weight_buffer_9_2_addr_3"/></StgValue>
</operation>

<operation id="391" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:354 %weight_buffer_9_2_addr_4 = getelementptr i16 %weight_buffer_9_2, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="weight_buffer_9_2_addr_4"/></StgValue>
</operation>

<operation id="392" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:355 %weight_buffer_9_2_addr_5 = getelementptr i16 %weight_buffer_9_2, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="weight_buffer_9_2_addr_5"/></StgValue>
</operation>

<operation id="393" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:356 %weight_buffer_9_2_addr_6 = getelementptr i16 %weight_buffer_9_2, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="weight_buffer_9_2_addr_6"/></StgValue>
</operation>

<operation id="394" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:357 %weight_buffer_9_2_addr_7 = getelementptr i16 %weight_buffer_9_2, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="weight_buffer_9_2_addr_7"/></StgValue>
</operation>

<operation id="395" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:358 %weight_buffer_9_2_addr_8 = getelementptr i16 %weight_buffer_9_2, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="weight_buffer_9_2_addr_8"/></StgValue>
</operation>

<operation id="396" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:359 %weight_buffer_9_3_addr = getelementptr i16 %weight_buffer_9_3, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="weight_buffer_9_3_addr"/></StgValue>
</operation>

<operation id="397" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:360 %weight_buffer_9_3_addr_1 = getelementptr i16 %weight_buffer_9_3, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="weight_buffer_9_3_addr_1"/></StgValue>
</operation>

<operation id="398" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:361 %weight_buffer_9_3_addr_2 = getelementptr i16 %weight_buffer_9_3, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="weight_buffer_9_3_addr_2"/></StgValue>
</operation>

<operation id="399" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:362 %weight_buffer_9_3_addr_3 = getelementptr i16 %weight_buffer_9_3, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="weight_buffer_9_3_addr_3"/></StgValue>
</operation>

<operation id="400" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:363 %weight_buffer_9_3_addr_4 = getelementptr i16 %weight_buffer_9_3, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="weight_buffer_9_3_addr_4"/></StgValue>
</operation>

<operation id="401" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:364 %weight_buffer_9_3_addr_5 = getelementptr i16 %weight_buffer_9_3, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="weight_buffer_9_3_addr_5"/></StgValue>
</operation>

<operation id="402" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:365 %weight_buffer_9_3_addr_6 = getelementptr i16 %weight_buffer_9_3, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="weight_buffer_9_3_addr_6"/></StgValue>
</operation>

<operation id="403" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:366 %weight_buffer_9_3_addr_7 = getelementptr i16 %weight_buffer_9_3, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="weight_buffer_9_3_addr_7"/></StgValue>
</operation>

<operation id="404" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:367 %weight_buffer_9_3_addr_8 = getelementptr i16 %weight_buffer_9_3, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="weight_buffer_9_3_addr_8"/></StgValue>
</operation>

<operation id="405" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:368 %weight_buffer_10_0_addr = getelementptr i16 %weight_buffer_10_0, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="weight_buffer_10_0_addr"/></StgValue>
</operation>

<operation id="406" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:369 %weight_buffer_10_0_addr_1 = getelementptr i16 %weight_buffer_10_0, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="weight_buffer_10_0_addr_1"/></StgValue>
</operation>

<operation id="407" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:370 %weight_buffer_10_0_addr_2 = getelementptr i16 %weight_buffer_10_0, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="weight_buffer_10_0_addr_2"/></StgValue>
</operation>

<operation id="408" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:371 %weight_buffer_10_0_addr_3 = getelementptr i16 %weight_buffer_10_0, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="weight_buffer_10_0_addr_3"/></StgValue>
</operation>

<operation id="409" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:372 %weight_buffer_10_0_addr_4 = getelementptr i16 %weight_buffer_10_0, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="weight_buffer_10_0_addr_4"/></StgValue>
</operation>

<operation id="410" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:373 %weight_buffer_10_0_addr_5 = getelementptr i16 %weight_buffer_10_0, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="weight_buffer_10_0_addr_5"/></StgValue>
</operation>

<operation id="411" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:374 %weight_buffer_10_0_addr_6 = getelementptr i16 %weight_buffer_10_0, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="weight_buffer_10_0_addr_6"/></StgValue>
</operation>

<operation id="412" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:375 %weight_buffer_10_0_addr_7 = getelementptr i16 %weight_buffer_10_0, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="weight_buffer_10_0_addr_7"/></StgValue>
</operation>

<operation id="413" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:376 %weight_buffer_10_0_addr_8 = getelementptr i16 %weight_buffer_10_0, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="weight_buffer_10_0_addr_8"/></StgValue>
</operation>

<operation id="414" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:377 %weight_buffer_10_1_addr = getelementptr i16 %weight_buffer_10_1, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="weight_buffer_10_1_addr"/></StgValue>
</operation>

<operation id="415" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:378 %weight_buffer_10_1_addr_1 = getelementptr i16 %weight_buffer_10_1, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="weight_buffer_10_1_addr_1"/></StgValue>
</operation>

<operation id="416" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:379 %weight_buffer_10_1_addr_2 = getelementptr i16 %weight_buffer_10_1, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="weight_buffer_10_1_addr_2"/></StgValue>
</operation>

<operation id="417" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:380 %weight_buffer_10_1_addr_3 = getelementptr i16 %weight_buffer_10_1, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="weight_buffer_10_1_addr_3"/></StgValue>
</operation>

<operation id="418" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:381 %weight_buffer_10_1_addr_4 = getelementptr i16 %weight_buffer_10_1, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="weight_buffer_10_1_addr_4"/></StgValue>
</operation>

<operation id="419" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:382 %weight_buffer_10_1_addr_5 = getelementptr i16 %weight_buffer_10_1, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="weight_buffer_10_1_addr_5"/></StgValue>
</operation>

<operation id="420" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:383 %weight_buffer_10_1_addr_6 = getelementptr i16 %weight_buffer_10_1, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="weight_buffer_10_1_addr_6"/></StgValue>
</operation>

<operation id="421" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:384 %weight_buffer_10_1_addr_7 = getelementptr i16 %weight_buffer_10_1, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="weight_buffer_10_1_addr_7"/></StgValue>
</operation>

<operation id="422" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:385 %weight_buffer_10_1_addr_8 = getelementptr i16 %weight_buffer_10_1, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="weight_buffer_10_1_addr_8"/></StgValue>
</operation>

<operation id="423" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:386 %weight_buffer_10_2_addr = getelementptr i16 %weight_buffer_10_2, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="weight_buffer_10_2_addr"/></StgValue>
</operation>

<operation id="424" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:387 %weight_buffer_10_2_addr_1 = getelementptr i16 %weight_buffer_10_2, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="weight_buffer_10_2_addr_1"/></StgValue>
</operation>

<operation id="425" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:388 %weight_buffer_10_2_addr_2 = getelementptr i16 %weight_buffer_10_2, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="weight_buffer_10_2_addr_2"/></StgValue>
</operation>

<operation id="426" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:389 %weight_buffer_10_2_addr_3 = getelementptr i16 %weight_buffer_10_2, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="weight_buffer_10_2_addr_3"/></StgValue>
</operation>

<operation id="427" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:390 %weight_buffer_10_2_addr_4 = getelementptr i16 %weight_buffer_10_2, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="weight_buffer_10_2_addr_4"/></StgValue>
</operation>

<operation id="428" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:391 %weight_buffer_10_2_addr_5 = getelementptr i16 %weight_buffer_10_2, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="weight_buffer_10_2_addr_5"/></StgValue>
</operation>

<operation id="429" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:392 %weight_buffer_10_2_addr_6 = getelementptr i16 %weight_buffer_10_2, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="weight_buffer_10_2_addr_6"/></StgValue>
</operation>

<operation id="430" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:393 %weight_buffer_10_2_addr_7 = getelementptr i16 %weight_buffer_10_2, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="weight_buffer_10_2_addr_7"/></StgValue>
</operation>

<operation id="431" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:394 %weight_buffer_10_2_addr_8 = getelementptr i16 %weight_buffer_10_2, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="weight_buffer_10_2_addr_8"/></StgValue>
</operation>

<operation id="432" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:395 %weight_buffer_10_3_addr = getelementptr i16 %weight_buffer_10_3, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="weight_buffer_10_3_addr"/></StgValue>
</operation>

<operation id="433" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:396 %weight_buffer_10_3_addr_1 = getelementptr i16 %weight_buffer_10_3, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="weight_buffer_10_3_addr_1"/></StgValue>
</operation>

<operation id="434" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:397 %weight_buffer_10_3_addr_2 = getelementptr i16 %weight_buffer_10_3, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="weight_buffer_10_3_addr_2"/></StgValue>
</operation>

<operation id="435" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:398 %weight_buffer_10_3_addr_3 = getelementptr i16 %weight_buffer_10_3, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="weight_buffer_10_3_addr_3"/></StgValue>
</operation>

<operation id="436" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:399 %weight_buffer_10_3_addr_4 = getelementptr i16 %weight_buffer_10_3, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="weight_buffer_10_3_addr_4"/></StgValue>
</operation>

<operation id="437" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:400 %weight_buffer_10_3_addr_5 = getelementptr i16 %weight_buffer_10_3, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="weight_buffer_10_3_addr_5"/></StgValue>
</operation>

<operation id="438" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:401 %weight_buffer_10_3_addr_6 = getelementptr i16 %weight_buffer_10_3, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="weight_buffer_10_3_addr_6"/></StgValue>
</operation>

<operation id="439" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:402 %weight_buffer_10_3_addr_7 = getelementptr i16 %weight_buffer_10_3, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="weight_buffer_10_3_addr_7"/></StgValue>
</operation>

<operation id="440" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:403 %weight_buffer_10_3_addr_8 = getelementptr i16 %weight_buffer_10_3, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="weight_buffer_10_3_addr_8"/></StgValue>
</operation>

<operation id="441" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:404 %weight_buffer_11_0_addr = getelementptr i16 %weight_buffer_11_0, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="weight_buffer_11_0_addr"/></StgValue>
</operation>

<operation id="442" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:405 %weight_buffer_11_0_addr_1 = getelementptr i16 %weight_buffer_11_0, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="weight_buffer_11_0_addr_1"/></StgValue>
</operation>

<operation id="443" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:406 %weight_buffer_11_0_addr_2 = getelementptr i16 %weight_buffer_11_0, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="weight_buffer_11_0_addr_2"/></StgValue>
</operation>

<operation id="444" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:407 %weight_buffer_11_0_addr_3 = getelementptr i16 %weight_buffer_11_0, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="weight_buffer_11_0_addr_3"/></StgValue>
</operation>

<operation id="445" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:408 %weight_buffer_11_0_addr_4 = getelementptr i16 %weight_buffer_11_0, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="weight_buffer_11_0_addr_4"/></StgValue>
</operation>

<operation id="446" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:409 %weight_buffer_11_0_addr_5 = getelementptr i16 %weight_buffer_11_0, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="weight_buffer_11_0_addr_5"/></StgValue>
</operation>

<operation id="447" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:410 %weight_buffer_11_0_addr_6 = getelementptr i16 %weight_buffer_11_0, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="weight_buffer_11_0_addr_6"/></StgValue>
</operation>

<operation id="448" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:411 %weight_buffer_11_0_addr_7 = getelementptr i16 %weight_buffer_11_0, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="weight_buffer_11_0_addr_7"/></StgValue>
</operation>

<operation id="449" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:412 %weight_buffer_11_0_addr_8 = getelementptr i16 %weight_buffer_11_0, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="weight_buffer_11_0_addr_8"/></StgValue>
</operation>

<operation id="450" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:413 %weight_buffer_11_1_addr = getelementptr i16 %weight_buffer_11_1, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="weight_buffer_11_1_addr"/></StgValue>
</operation>

<operation id="451" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:414 %weight_buffer_11_1_addr_1 = getelementptr i16 %weight_buffer_11_1, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="weight_buffer_11_1_addr_1"/></StgValue>
</operation>

<operation id="452" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:415 %weight_buffer_11_1_addr_2 = getelementptr i16 %weight_buffer_11_1, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="weight_buffer_11_1_addr_2"/></StgValue>
</operation>

<operation id="453" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:416 %weight_buffer_11_1_addr_3 = getelementptr i16 %weight_buffer_11_1, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="weight_buffer_11_1_addr_3"/></StgValue>
</operation>

<operation id="454" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:417 %weight_buffer_11_1_addr_4 = getelementptr i16 %weight_buffer_11_1, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="weight_buffer_11_1_addr_4"/></StgValue>
</operation>

<operation id="455" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:418 %weight_buffer_11_1_addr_5 = getelementptr i16 %weight_buffer_11_1, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="weight_buffer_11_1_addr_5"/></StgValue>
</operation>

<operation id="456" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:419 %weight_buffer_11_1_addr_6 = getelementptr i16 %weight_buffer_11_1, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="weight_buffer_11_1_addr_6"/></StgValue>
</operation>

<operation id="457" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:420 %weight_buffer_11_1_addr_7 = getelementptr i16 %weight_buffer_11_1, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="weight_buffer_11_1_addr_7"/></StgValue>
</operation>

<operation id="458" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:421 %weight_buffer_11_1_addr_8 = getelementptr i16 %weight_buffer_11_1, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="weight_buffer_11_1_addr_8"/></StgValue>
</operation>

<operation id="459" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:422 %weight_buffer_11_2_addr = getelementptr i16 %weight_buffer_11_2, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="weight_buffer_11_2_addr"/></StgValue>
</operation>

<operation id="460" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:423 %weight_buffer_11_2_addr_1 = getelementptr i16 %weight_buffer_11_2, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="weight_buffer_11_2_addr_1"/></StgValue>
</operation>

<operation id="461" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:424 %weight_buffer_11_2_addr_2 = getelementptr i16 %weight_buffer_11_2, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="weight_buffer_11_2_addr_2"/></StgValue>
</operation>

<operation id="462" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:425 %weight_buffer_11_2_addr_3 = getelementptr i16 %weight_buffer_11_2, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="weight_buffer_11_2_addr_3"/></StgValue>
</operation>

<operation id="463" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:426 %weight_buffer_11_2_addr_4 = getelementptr i16 %weight_buffer_11_2, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="weight_buffer_11_2_addr_4"/></StgValue>
</operation>

<operation id="464" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:427 %weight_buffer_11_2_addr_5 = getelementptr i16 %weight_buffer_11_2, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="weight_buffer_11_2_addr_5"/></StgValue>
</operation>

<operation id="465" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:428 %weight_buffer_11_2_addr_6 = getelementptr i16 %weight_buffer_11_2, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="weight_buffer_11_2_addr_6"/></StgValue>
</operation>

<operation id="466" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:429 %weight_buffer_11_2_addr_7 = getelementptr i16 %weight_buffer_11_2, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="weight_buffer_11_2_addr_7"/></StgValue>
</operation>

<operation id="467" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:430 %weight_buffer_11_2_addr_8 = getelementptr i16 %weight_buffer_11_2, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="weight_buffer_11_2_addr_8"/></StgValue>
</operation>

<operation id="468" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:431 %weight_buffer_11_3_addr = getelementptr i16 %weight_buffer_11_3, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="weight_buffer_11_3_addr"/></StgValue>
</operation>

<operation id="469" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:432 %weight_buffer_11_3_addr_1 = getelementptr i16 %weight_buffer_11_3, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="weight_buffer_11_3_addr_1"/></StgValue>
</operation>

<operation id="470" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:433 %weight_buffer_11_3_addr_2 = getelementptr i16 %weight_buffer_11_3, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="weight_buffer_11_3_addr_2"/></StgValue>
</operation>

<operation id="471" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:434 %weight_buffer_11_3_addr_3 = getelementptr i16 %weight_buffer_11_3, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="weight_buffer_11_3_addr_3"/></StgValue>
</operation>

<operation id="472" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:435 %weight_buffer_11_3_addr_4 = getelementptr i16 %weight_buffer_11_3, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="weight_buffer_11_3_addr_4"/></StgValue>
</operation>

<operation id="473" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:436 %weight_buffer_11_3_addr_5 = getelementptr i16 %weight_buffer_11_3, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="weight_buffer_11_3_addr_5"/></StgValue>
</operation>

<operation id="474" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:437 %weight_buffer_11_3_addr_6 = getelementptr i16 %weight_buffer_11_3, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="weight_buffer_11_3_addr_6"/></StgValue>
</operation>

<operation id="475" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:438 %weight_buffer_11_3_addr_7 = getelementptr i16 %weight_buffer_11_3, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="weight_buffer_11_3_addr_7"/></StgValue>
</operation>

<operation id="476" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:439 %weight_buffer_11_3_addr_8 = getelementptr i16 %weight_buffer_11_3, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="weight_buffer_11_3_addr_8"/></StgValue>
</operation>

<operation id="477" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:440 %weight_buffer_12_0_addr = getelementptr i16 %weight_buffer_12_0, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="weight_buffer_12_0_addr"/></StgValue>
</operation>

<operation id="478" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:441 %weight_buffer_12_0_addr_1 = getelementptr i16 %weight_buffer_12_0, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="weight_buffer_12_0_addr_1"/></StgValue>
</operation>

<operation id="479" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:442 %weight_buffer_12_0_addr_2 = getelementptr i16 %weight_buffer_12_0, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="weight_buffer_12_0_addr_2"/></StgValue>
</operation>

<operation id="480" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:443 %weight_buffer_12_0_addr_3 = getelementptr i16 %weight_buffer_12_0, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="weight_buffer_12_0_addr_3"/></StgValue>
</operation>

<operation id="481" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:444 %weight_buffer_12_0_addr_4 = getelementptr i16 %weight_buffer_12_0, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="weight_buffer_12_0_addr_4"/></StgValue>
</operation>

<operation id="482" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:445 %weight_buffer_12_0_addr_5 = getelementptr i16 %weight_buffer_12_0, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="weight_buffer_12_0_addr_5"/></StgValue>
</operation>

<operation id="483" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:446 %weight_buffer_12_0_addr_6 = getelementptr i16 %weight_buffer_12_0, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="weight_buffer_12_0_addr_6"/></StgValue>
</operation>

<operation id="484" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:447 %weight_buffer_12_0_addr_7 = getelementptr i16 %weight_buffer_12_0, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="weight_buffer_12_0_addr_7"/></StgValue>
</operation>

<operation id="485" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:448 %weight_buffer_12_0_addr_8 = getelementptr i16 %weight_buffer_12_0, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="weight_buffer_12_0_addr_8"/></StgValue>
</operation>

<operation id="486" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:449 %weight_buffer_12_1_addr = getelementptr i16 %weight_buffer_12_1, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="weight_buffer_12_1_addr"/></StgValue>
</operation>

<operation id="487" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:450 %weight_buffer_12_1_addr_1 = getelementptr i16 %weight_buffer_12_1, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="weight_buffer_12_1_addr_1"/></StgValue>
</operation>

<operation id="488" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:451 %weight_buffer_12_1_addr_2 = getelementptr i16 %weight_buffer_12_1, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="weight_buffer_12_1_addr_2"/></StgValue>
</operation>

<operation id="489" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:452 %weight_buffer_12_1_addr_3 = getelementptr i16 %weight_buffer_12_1, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="weight_buffer_12_1_addr_3"/></StgValue>
</operation>

<operation id="490" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:453 %weight_buffer_12_1_addr_4 = getelementptr i16 %weight_buffer_12_1, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="weight_buffer_12_1_addr_4"/></StgValue>
</operation>

<operation id="491" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:454 %weight_buffer_12_1_addr_5 = getelementptr i16 %weight_buffer_12_1, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="weight_buffer_12_1_addr_5"/></StgValue>
</operation>

<operation id="492" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:455 %weight_buffer_12_1_addr_6 = getelementptr i16 %weight_buffer_12_1, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="weight_buffer_12_1_addr_6"/></StgValue>
</operation>

<operation id="493" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:456 %weight_buffer_12_1_addr_7 = getelementptr i16 %weight_buffer_12_1, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="weight_buffer_12_1_addr_7"/></StgValue>
</operation>

<operation id="494" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:457 %weight_buffer_12_1_addr_8 = getelementptr i16 %weight_buffer_12_1, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="weight_buffer_12_1_addr_8"/></StgValue>
</operation>

<operation id="495" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:458 %weight_buffer_12_2_addr = getelementptr i16 %weight_buffer_12_2, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="weight_buffer_12_2_addr"/></StgValue>
</operation>

<operation id="496" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:459 %weight_buffer_12_2_addr_1 = getelementptr i16 %weight_buffer_12_2, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="weight_buffer_12_2_addr_1"/></StgValue>
</operation>

<operation id="497" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:460 %weight_buffer_12_2_addr_2 = getelementptr i16 %weight_buffer_12_2, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="weight_buffer_12_2_addr_2"/></StgValue>
</operation>

<operation id="498" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:461 %weight_buffer_12_2_addr_3 = getelementptr i16 %weight_buffer_12_2, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="weight_buffer_12_2_addr_3"/></StgValue>
</operation>

<operation id="499" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:462 %weight_buffer_12_2_addr_4 = getelementptr i16 %weight_buffer_12_2, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="weight_buffer_12_2_addr_4"/></StgValue>
</operation>

<operation id="500" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:463 %weight_buffer_12_2_addr_5 = getelementptr i16 %weight_buffer_12_2, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="weight_buffer_12_2_addr_5"/></StgValue>
</operation>

<operation id="501" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:464 %weight_buffer_12_2_addr_6 = getelementptr i16 %weight_buffer_12_2, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="weight_buffer_12_2_addr_6"/></StgValue>
</operation>

<operation id="502" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:465 %weight_buffer_12_2_addr_7 = getelementptr i16 %weight_buffer_12_2, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="weight_buffer_12_2_addr_7"/></StgValue>
</operation>

<operation id="503" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:466 %weight_buffer_12_2_addr_8 = getelementptr i16 %weight_buffer_12_2, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="weight_buffer_12_2_addr_8"/></StgValue>
</operation>

<operation id="504" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:467 %weight_buffer_12_3_addr = getelementptr i16 %weight_buffer_12_3, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="weight_buffer_12_3_addr"/></StgValue>
</operation>

<operation id="505" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:468 %weight_buffer_12_3_addr_1 = getelementptr i16 %weight_buffer_12_3, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="weight_buffer_12_3_addr_1"/></StgValue>
</operation>

<operation id="506" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:469 %weight_buffer_12_3_addr_2 = getelementptr i16 %weight_buffer_12_3, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="weight_buffer_12_3_addr_2"/></StgValue>
</operation>

<operation id="507" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:470 %weight_buffer_12_3_addr_3 = getelementptr i16 %weight_buffer_12_3, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="weight_buffer_12_3_addr_3"/></StgValue>
</operation>

<operation id="508" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:471 %weight_buffer_12_3_addr_4 = getelementptr i16 %weight_buffer_12_3, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="weight_buffer_12_3_addr_4"/></StgValue>
</operation>

<operation id="509" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:472 %weight_buffer_12_3_addr_5 = getelementptr i16 %weight_buffer_12_3, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="weight_buffer_12_3_addr_5"/></StgValue>
</operation>

<operation id="510" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:473 %weight_buffer_12_3_addr_6 = getelementptr i16 %weight_buffer_12_3, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="weight_buffer_12_3_addr_6"/></StgValue>
</operation>

<operation id="511" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:474 %weight_buffer_12_3_addr_7 = getelementptr i16 %weight_buffer_12_3, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="weight_buffer_12_3_addr_7"/></StgValue>
</operation>

<operation id="512" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:475 %weight_buffer_12_3_addr_8 = getelementptr i16 %weight_buffer_12_3, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="weight_buffer_12_3_addr_8"/></StgValue>
</operation>

<operation id="513" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:476 %weight_buffer_13_0_addr = getelementptr i16 %weight_buffer_13_0, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="weight_buffer_13_0_addr"/></StgValue>
</operation>

<operation id="514" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:477 %weight_buffer_13_0_addr_1 = getelementptr i16 %weight_buffer_13_0, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="weight_buffer_13_0_addr_1"/></StgValue>
</operation>

<operation id="515" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:478 %weight_buffer_13_0_addr_2 = getelementptr i16 %weight_buffer_13_0, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="weight_buffer_13_0_addr_2"/></StgValue>
</operation>

<operation id="516" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:479 %weight_buffer_13_0_addr_3 = getelementptr i16 %weight_buffer_13_0, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="weight_buffer_13_0_addr_3"/></StgValue>
</operation>

<operation id="517" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:480 %weight_buffer_13_0_addr_4 = getelementptr i16 %weight_buffer_13_0, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="weight_buffer_13_0_addr_4"/></StgValue>
</operation>

<operation id="518" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:481 %weight_buffer_13_0_addr_5 = getelementptr i16 %weight_buffer_13_0, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="weight_buffer_13_0_addr_5"/></StgValue>
</operation>

<operation id="519" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:482 %weight_buffer_13_0_addr_6 = getelementptr i16 %weight_buffer_13_0, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="weight_buffer_13_0_addr_6"/></StgValue>
</operation>

<operation id="520" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:483 %weight_buffer_13_0_addr_7 = getelementptr i16 %weight_buffer_13_0, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="weight_buffer_13_0_addr_7"/></StgValue>
</operation>

<operation id="521" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:484 %weight_buffer_13_0_addr_8 = getelementptr i16 %weight_buffer_13_0, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="weight_buffer_13_0_addr_8"/></StgValue>
</operation>

<operation id="522" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:485 %weight_buffer_13_1_addr = getelementptr i16 %weight_buffer_13_1, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="weight_buffer_13_1_addr"/></StgValue>
</operation>

<operation id="523" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:486 %weight_buffer_13_1_addr_1 = getelementptr i16 %weight_buffer_13_1, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="weight_buffer_13_1_addr_1"/></StgValue>
</operation>

<operation id="524" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:487 %weight_buffer_13_1_addr_2 = getelementptr i16 %weight_buffer_13_1, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="weight_buffer_13_1_addr_2"/></StgValue>
</operation>

<operation id="525" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:488 %weight_buffer_13_1_addr_3 = getelementptr i16 %weight_buffer_13_1, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="weight_buffer_13_1_addr_3"/></StgValue>
</operation>

<operation id="526" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:489 %weight_buffer_13_1_addr_4 = getelementptr i16 %weight_buffer_13_1, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="weight_buffer_13_1_addr_4"/></StgValue>
</operation>

<operation id="527" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:490 %weight_buffer_13_1_addr_5 = getelementptr i16 %weight_buffer_13_1, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="weight_buffer_13_1_addr_5"/></StgValue>
</operation>

<operation id="528" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:491 %weight_buffer_13_1_addr_6 = getelementptr i16 %weight_buffer_13_1, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="weight_buffer_13_1_addr_6"/></StgValue>
</operation>

<operation id="529" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:492 %weight_buffer_13_1_addr_7 = getelementptr i16 %weight_buffer_13_1, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="weight_buffer_13_1_addr_7"/></StgValue>
</operation>

<operation id="530" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:493 %weight_buffer_13_1_addr_8 = getelementptr i16 %weight_buffer_13_1, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="weight_buffer_13_1_addr_8"/></StgValue>
</operation>

<operation id="531" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:494 %weight_buffer_13_2_addr = getelementptr i16 %weight_buffer_13_2, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="weight_buffer_13_2_addr"/></StgValue>
</operation>

<operation id="532" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:495 %weight_buffer_13_2_addr_1 = getelementptr i16 %weight_buffer_13_2, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="weight_buffer_13_2_addr_1"/></StgValue>
</operation>

<operation id="533" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:496 %weight_buffer_13_2_addr_2 = getelementptr i16 %weight_buffer_13_2, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="weight_buffer_13_2_addr_2"/></StgValue>
</operation>

<operation id="534" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:497 %weight_buffer_13_2_addr_3 = getelementptr i16 %weight_buffer_13_2, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="weight_buffer_13_2_addr_3"/></StgValue>
</operation>

<operation id="535" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:498 %weight_buffer_13_2_addr_4 = getelementptr i16 %weight_buffer_13_2, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="weight_buffer_13_2_addr_4"/></StgValue>
</operation>

<operation id="536" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:499 %weight_buffer_13_2_addr_5 = getelementptr i16 %weight_buffer_13_2, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="weight_buffer_13_2_addr_5"/></StgValue>
</operation>

<operation id="537" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:500 %weight_buffer_13_2_addr_6 = getelementptr i16 %weight_buffer_13_2, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="weight_buffer_13_2_addr_6"/></StgValue>
</operation>

<operation id="538" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:501 %weight_buffer_13_2_addr_7 = getelementptr i16 %weight_buffer_13_2, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="weight_buffer_13_2_addr_7"/></StgValue>
</operation>

<operation id="539" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:502 %weight_buffer_13_2_addr_8 = getelementptr i16 %weight_buffer_13_2, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="weight_buffer_13_2_addr_8"/></StgValue>
</operation>

<operation id="540" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:503 %weight_buffer_13_3_addr = getelementptr i16 %weight_buffer_13_3, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="weight_buffer_13_3_addr"/></StgValue>
</operation>

<operation id="541" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:504 %weight_buffer_13_3_addr_1 = getelementptr i16 %weight_buffer_13_3, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="weight_buffer_13_3_addr_1"/></StgValue>
</operation>

<operation id="542" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:505 %weight_buffer_13_3_addr_2 = getelementptr i16 %weight_buffer_13_3, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="weight_buffer_13_3_addr_2"/></StgValue>
</operation>

<operation id="543" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:506 %weight_buffer_13_3_addr_3 = getelementptr i16 %weight_buffer_13_3, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="weight_buffer_13_3_addr_3"/></StgValue>
</operation>

<operation id="544" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:507 %weight_buffer_13_3_addr_4 = getelementptr i16 %weight_buffer_13_3, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="weight_buffer_13_3_addr_4"/></StgValue>
</operation>

<operation id="545" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:508 %weight_buffer_13_3_addr_5 = getelementptr i16 %weight_buffer_13_3, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="weight_buffer_13_3_addr_5"/></StgValue>
</operation>

<operation id="546" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:509 %weight_buffer_13_3_addr_6 = getelementptr i16 %weight_buffer_13_3, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="weight_buffer_13_3_addr_6"/></StgValue>
</operation>

<operation id="547" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:510 %weight_buffer_13_3_addr_7 = getelementptr i16 %weight_buffer_13_3, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="weight_buffer_13_3_addr_7"/></StgValue>
</operation>

<operation id="548" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:511 %weight_buffer_13_3_addr_8 = getelementptr i16 %weight_buffer_13_3, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="weight_buffer_13_3_addr_8"/></StgValue>
</operation>

<operation id="549" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:512 %weight_buffer_14_0_addr = getelementptr i16 %weight_buffer_14_0, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="weight_buffer_14_0_addr"/></StgValue>
</operation>

<operation id="550" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:513 %weight_buffer_14_0_addr_1 = getelementptr i16 %weight_buffer_14_0, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="weight_buffer_14_0_addr_1"/></StgValue>
</operation>

<operation id="551" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:514 %weight_buffer_14_0_addr_2 = getelementptr i16 %weight_buffer_14_0, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="weight_buffer_14_0_addr_2"/></StgValue>
</operation>

<operation id="552" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:515 %weight_buffer_14_0_addr_3 = getelementptr i16 %weight_buffer_14_0, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="weight_buffer_14_0_addr_3"/></StgValue>
</operation>

<operation id="553" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:516 %weight_buffer_14_0_addr_4 = getelementptr i16 %weight_buffer_14_0, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="weight_buffer_14_0_addr_4"/></StgValue>
</operation>

<operation id="554" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:517 %weight_buffer_14_0_addr_5 = getelementptr i16 %weight_buffer_14_0, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="weight_buffer_14_0_addr_5"/></StgValue>
</operation>

<operation id="555" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:518 %weight_buffer_14_0_addr_6 = getelementptr i16 %weight_buffer_14_0, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="weight_buffer_14_0_addr_6"/></StgValue>
</operation>

<operation id="556" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:519 %weight_buffer_14_0_addr_7 = getelementptr i16 %weight_buffer_14_0, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="weight_buffer_14_0_addr_7"/></StgValue>
</operation>

<operation id="557" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:520 %weight_buffer_14_0_addr_8 = getelementptr i16 %weight_buffer_14_0, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="weight_buffer_14_0_addr_8"/></StgValue>
</operation>

<operation id="558" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:521 %weight_buffer_14_1_addr = getelementptr i16 %weight_buffer_14_1, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="weight_buffer_14_1_addr"/></StgValue>
</operation>

<operation id="559" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:522 %weight_buffer_14_1_addr_1 = getelementptr i16 %weight_buffer_14_1, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="weight_buffer_14_1_addr_1"/></StgValue>
</operation>

<operation id="560" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:523 %weight_buffer_14_1_addr_2 = getelementptr i16 %weight_buffer_14_1, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="weight_buffer_14_1_addr_2"/></StgValue>
</operation>

<operation id="561" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:524 %weight_buffer_14_1_addr_3 = getelementptr i16 %weight_buffer_14_1, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="weight_buffer_14_1_addr_3"/></StgValue>
</operation>

<operation id="562" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:525 %weight_buffer_14_1_addr_4 = getelementptr i16 %weight_buffer_14_1, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="weight_buffer_14_1_addr_4"/></StgValue>
</operation>

<operation id="563" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:526 %weight_buffer_14_1_addr_5 = getelementptr i16 %weight_buffer_14_1, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="weight_buffer_14_1_addr_5"/></StgValue>
</operation>

<operation id="564" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:527 %weight_buffer_14_1_addr_6 = getelementptr i16 %weight_buffer_14_1, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="weight_buffer_14_1_addr_6"/></StgValue>
</operation>

<operation id="565" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:528 %weight_buffer_14_1_addr_7 = getelementptr i16 %weight_buffer_14_1, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="weight_buffer_14_1_addr_7"/></StgValue>
</operation>

<operation id="566" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:529 %weight_buffer_14_1_addr_8 = getelementptr i16 %weight_buffer_14_1, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="weight_buffer_14_1_addr_8"/></StgValue>
</operation>

<operation id="567" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:530 %weight_buffer_14_2_addr = getelementptr i16 %weight_buffer_14_2, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="weight_buffer_14_2_addr"/></StgValue>
</operation>

<operation id="568" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:531 %weight_buffer_14_2_addr_1 = getelementptr i16 %weight_buffer_14_2, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="weight_buffer_14_2_addr_1"/></StgValue>
</operation>

<operation id="569" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:532 %weight_buffer_14_2_addr_2 = getelementptr i16 %weight_buffer_14_2, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="weight_buffer_14_2_addr_2"/></StgValue>
</operation>

<operation id="570" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:533 %weight_buffer_14_2_addr_3 = getelementptr i16 %weight_buffer_14_2, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="weight_buffer_14_2_addr_3"/></StgValue>
</operation>

<operation id="571" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:534 %weight_buffer_14_2_addr_4 = getelementptr i16 %weight_buffer_14_2, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="weight_buffer_14_2_addr_4"/></StgValue>
</operation>

<operation id="572" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:535 %weight_buffer_14_2_addr_5 = getelementptr i16 %weight_buffer_14_2, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="weight_buffer_14_2_addr_5"/></StgValue>
</operation>

<operation id="573" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:536 %weight_buffer_14_2_addr_6 = getelementptr i16 %weight_buffer_14_2, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="weight_buffer_14_2_addr_6"/></StgValue>
</operation>

<operation id="574" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:537 %weight_buffer_14_2_addr_7 = getelementptr i16 %weight_buffer_14_2, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="weight_buffer_14_2_addr_7"/></StgValue>
</operation>

<operation id="575" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:538 %weight_buffer_14_2_addr_8 = getelementptr i16 %weight_buffer_14_2, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="weight_buffer_14_2_addr_8"/></StgValue>
</operation>

<operation id="576" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:539 %weight_buffer_14_3_addr = getelementptr i16 %weight_buffer_14_3, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="weight_buffer_14_3_addr"/></StgValue>
</operation>

<operation id="577" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:540 %weight_buffer_14_3_addr_1 = getelementptr i16 %weight_buffer_14_3, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="weight_buffer_14_3_addr_1"/></StgValue>
</operation>

<operation id="578" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:541 %weight_buffer_14_3_addr_2 = getelementptr i16 %weight_buffer_14_3, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="weight_buffer_14_3_addr_2"/></StgValue>
</operation>

<operation id="579" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:542 %weight_buffer_14_3_addr_3 = getelementptr i16 %weight_buffer_14_3, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="weight_buffer_14_3_addr_3"/></StgValue>
</operation>

<operation id="580" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:543 %weight_buffer_14_3_addr_4 = getelementptr i16 %weight_buffer_14_3, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="weight_buffer_14_3_addr_4"/></StgValue>
</operation>

<operation id="581" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:544 %weight_buffer_14_3_addr_5 = getelementptr i16 %weight_buffer_14_3, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="weight_buffer_14_3_addr_5"/></StgValue>
</operation>

<operation id="582" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:545 %weight_buffer_14_3_addr_6 = getelementptr i16 %weight_buffer_14_3, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="weight_buffer_14_3_addr_6"/></StgValue>
</operation>

<operation id="583" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:546 %weight_buffer_14_3_addr_7 = getelementptr i16 %weight_buffer_14_3, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="weight_buffer_14_3_addr_7"/></StgValue>
</operation>

<operation id="584" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:547 %weight_buffer_14_3_addr_8 = getelementptr i16 %weight_buffer_14_3, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="weight_buffer_14_3_addr_8"/></StgValue>
</operation>

<operation id="585" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:548 %weight_buffer_15_0_addr = getelementptr i16 %weight_buffer_15_0, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="weight_buffer_15_0_addr"/></StgValue>
</operation>

<operation id="586" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:549 %weight_buffer_15_0_addr_1 = getelementptr i16 %weight_buffer_15_0, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="weight_buffer_15_0_addr_1"/></StgValue>
</operation>

<operation id="587" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:550 %weight_buffer_15_0_addr_2 = getelementptr i16 %weight_buffer_15_0, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="weight_buffer_15_0_addr_2"/></StgValue>
</operation>

<operation id="588" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:551 %weight_buffer_15_0_addr_3 = getelementptr i16 %weight_buffer_15_0, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="weight_buffer_15_0_addr_3"/></StgValue>
</operation>

<operation id="589" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:552 %weight_buffer_15_0_addr_4 = getelementptr i16 %weight_buffer_15_0, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="weight_buffer_15_0_addr_4"/></StgValue>
</operation>

<operation id="590" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:553 %weight_buffer_15_0_addr_5 = getelementptr i16 %weight_buffer_15_0, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="weight_buffer_15_0_addr_5"/></StgValue>
</operation>

<operation id="591" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:554 %weight_buffer_15_0_addr_6 = getelementptr i16 %weight_buffer_15_0, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="weight_buffer_15_0_addr_6"/></StgValue>
</operation>

<operation id="592" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:555 %weight_buffer_15_0_addr_7 = getelementptr i16 %weight_buffer_15_0, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="weight_buffer_15_0_addr_7"/></StgValue>
</operation>

<operation id="593" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:556 %weight_buffer_15_0_addr_8 = getelementptr i16 %weight_buffer_15_0, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="weight_buffer_15_0_addr_8"/></StgValue>
</operation>

<operation id="594" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:557 %weight_buffer_15_1_addr = getelementptr i16 %weight_buffer_15_1, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="weight_buffer_15_1_addr"/></StgValue>
</operation>

<operation id="595" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:558 %weight_buffer_15_1_addr_1 = getelementptr i16 %weight_buffer_15_1, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="weight_buffer_15_1_addr_1"/></StgValue>
</operation>

<operation id="596" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:559 %weight_buffer_15_1_addr_2 = getelementptr i16 %weight_buffer_15_1, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="weight_buffer_15_1_addr_2"/></StgValue>
</operation>

<operation id="597" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:560 %weight_buffer_15_1_addr_3 = getelementptr i16 %weight_buffer_15_1, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="weight_buffer_15_1_addr_3"/></StgValue>
</operation>

<operation id="598" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:561 %weight_buffer_15_1_addr_4 = getelementptr i16 %weight_buffer_15_1, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="weight_buffer_15_1_addr_4"/></StgValue>
</operation>

<operation id="599" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:562 %weight_buffer_15_1_addr_5 = getelementptr i16 %weight_buffer_15_1, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="weight_buffer_15_1_addr_5"/></StgValue>
</operation>

<operation id="600" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:563 %weight_buffer_15_1_addr_6 = getelementptr i16 %weight_buffer_15_1, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="weight_buffer_15_1_addr_6"/></StgValue>
</operation>

<operation id="601" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:564 %weight_buffer_15_1_addr_7 = getelementptr i16 %weight_buffer_15_1, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="weight_buffer_15_1_addr_7"/></StgValue>
</operation>

<operation id="602" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:565 %weight_buffer_15_1_addr_8 = getelementptr i16 %weight_buffer_15_1, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="weight_buffer_15_1_addr_8"/></StgValue>
</operation>

<operation id="603" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:566 %weight_buffer_15_2_addr = getelementptr i16 %weight_buffer_15_2, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="weight_buffer_15_2_addr"/></StgValue>
</operation>

<operation id="604" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:567 %weight_buffer_15_2_addr_1 = getelementptr i16 %weight_buffer_15_2, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="weight_buffer_15_2_addr_1"/></StgValue>
</operation>

<operation id="605" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:568 %weight_buffer_15_2_addr_2 = getelementptr i16 %weight_buffer_15_2, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="weight_buffer_15_2_addr_2"/></StgValue>
</operation>

<operation id="606" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:569 %weight_buffer_15_2_addr_3 = getelementptr i16 %weight_buffer_15_2, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="weight_buffer_15_2_addr_3"/></StgValue>
</operation>

<operation id="607" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:570 %weight_buffer_15_2_addr_4 = getelementptr i16 %weight_buffer_15_2, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="weight_buffer_15_2_addr_4"/></StgValue>
</operation>

<operation id="608" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:571 %weight_buffer_15_2_addr_5 = getelementptr i16 %weight_buffer_15_2, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="weight_buffer_15_2_addr_5"/></StgValue>
</operation>

<operation id="609" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:572 %weight_buffer_15_2_addr_6 = getelementptr i16 %weight_buffer_15_2, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="weight_buffer_15_2_addr_6"/></StgValue>
</operation>

<operation id="610" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:573 %weight_buffer_15_2_addr_7 = getelementptr i16 %weight_buffer_15_2, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="weight_buffer_15_2_addr_7"/></StgValue>
</operation>

<operation id="611" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:574 %weight_buffer_15_2_addr_8 = getelementptr i16 %weight_buffer_15_2, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="weight_buffer_15_2_addr_8"/></StgValue>
</operation>

<operation id="612" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:575 %weight_buffer_15_3_addr = getelementptr i16 %weight_buffer_15_3, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="weight_buffer_15_3_addr"/></StgValue>
</operation>

<operation id="613" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:576 %weight_buffer_15_3_addr_1 = getelementptr i16 %weight_buffer_15_3, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="weight_buffer_15_3_addr_1"/></StgValue>
</operation>

<operation id="614" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:577 %weight_buffer_15_3_addr_2 = getelementptr i16 %weight_buffer_15_3, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="weight_buffer_15_3_addr_2"/></StgValue>
</operation>

<operation id="615" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:578 %weight_buffer_15_3_addr_3 = getelementptr i16 %weight_buffer_15_3, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="weight_buffer_15_3_addr_3"/></StgValue>
</operation>

<operation id="616" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:579 %weight_buffer_15_3_addr_4 = getelementptr i16 %weight_buffer_15_3, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="weight_buffer_15_3_addr_4"/></StgValue>
</operation>

<operation id="617" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:580 %weight_buffer_15_3_addr_5 = getelementptr i16 %weight_buffer_15_3, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="weight_buffer_15_3_addr_5"/></StgValue>
</operation>

<operation id="618" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:581 %weight_buffer_15_3_addr_6 = getelementptr i16 %weight_buffer_15_3, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="weight_buffer_15_3_addr_6"/></StgValue>
</operation>

<operation id="619" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:582 %weight_buffer_15_3_addr_7 = getelementptr i16 %weight_buffer_15_3, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="weight_buffer_15_3_addr_7"/></StgValue>
</operation>

<operation id="620" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:583 %weight_buffer_15_3_addr_8 = getelementptr i16 %weight_buffer_15_3, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="weight_buffer_15_3_addr_8"/></StgValue>
</operation>

<operation id="621" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:584 %weight_buffer_16_0_addr = getelementptr i16 %weight_buffer_16_0, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="weight_buffer_16_0_addr"/></StgValue>
</operation>

<operation id="622" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:585 %weight_buffer_16_0_addr_1 = getelementptr i16 %weight_buffer_16_0, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="weight_buffer_16_0_addr_1"/></StgValue>
</operation>

<operation id="623" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:586 %weight_buffer_16_0_addr_2 = getelementptr i16 %weight_buffer_16_0, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="weight_buffer_16_0_addr_2"/></StgValue>
</operation>

<operation id="624" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:587 %weight_buffer_16_0_addr_3 = getelementptr i16 %weight_buffer_16_0, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="weight_buffer_16_0_addr_3"/></StgValue>
</operation>

<operation id="625" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:588 %weight_buffer_16_0_addr_4 = getelementptr i16 %weight_buffer_16_0, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="weight_buffer_16_0_addr_4"/></StgValue>
</operation>

<operation id="626" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:589 %weight_buffer_16_0_addr_5 = getelementptr i16 %weight_buffer_16_0, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="weight_buffer_16_0_addr_5"/></StgValue>
</operation>

<operation id="627" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:590 %weight_buffer_16_0_addr_6 = getelementptr i16 %weight_buffer_16_0, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="weight_buffer_16_0_addr_6"/></StgValue>
</operation>

<operation id="628" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:591 %weight_buffer_16_0_addr_7 = getelementptr i16 %weight_buffer_16_0, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="weight_buffer_16_0_addr_7"/></StgValue>
</operation>

<operation id="629" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:592 %weight_buffer_16_0_addr_8 = getelementptr i16 %weight_buffer_16_0, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="weight_buffer_16_0_addr_8"/></StgValue>
</operation>

<operation id="630" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:593 %weight_buffer_16_1_addr = getelementptr i16 %weight_buffer_16_1, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="weight_buffer_16_1_addr"/></StgValue>
</operation>

<operation id="631" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:594 %weight_buffer_16_1_addr_1 = getelementptr i16 %weight_buffer_16_1, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="weight_buffer_16_1_addr_1"/></StgValue>
</operation>

<operation id="632" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:595 %weight_buffer_16_1_addr_2 = getelementptr i16 %weight_buffer_16_1, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="weight_buffer_16_1_addr_2"/></StgValue>
</operation>

<operation id="633" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:596 %weight_buffer_16_1_addr_3 = getelementptr i16 %weight_buffer_16_1, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="weight_buffer_16_1_addr_3"/></StgValue>
</operation>

<operation id="634" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:597 %weight_buffer_16_1_addr_4 = getelementptr i16 %weight_buffer_16_1, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="weight_buffer_16_1_addr_4"/></StgValue>
</operation>

<operation id="635" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:598 %weight_buffer_16_1_addr_5 = getelementptr i16 %weight_buffer_16_1, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="weight_buffer_16_1_addr_5"/></StgValue>
</operation>

<operation id="636" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:599 %weight_buffer_16_1_addr_6 = getelementptr i16 %weight_buffer_16_1, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="weight_buffer_16_1_addr_6"/></StgValue>
</operation>

<operation id="637" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:600 %weight_buffer_16_1_addr_7 = getelementptr i16 %weight_buffer_16_1, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="weight_buffer_16_1_addr_7"/></StgValue>
</operation>

<operation id="638" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:601 %weight_buffer_16_1_addr_8 = getelementptr i16 %weight_buffer_16_1, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="weight_buffer_16_1_addr_8"/></StgValue>
</operation>

<operation id="639" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:602 %weight_buffer_16_2_addr = getelementptr i16 %weight_buffer_16_2, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="weight_buffer_16_2_addr"/></StgValue>
</operation>

<operation id="640" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:603 %weight_buffer_16_2_addr_1 = getelementptr i16 %weight_buffer_16_2, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="weight_buffer_16_2_addr_1"/></StgValue>
</operation>

<operation id="641" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:604 %weight_buffer_16_2_addr_2 = getelementptr i16 %weight_buffer_16_2, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="weight_buffer_16_2_addr_2"/></StgValue>
</operation>

<operation id="642" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:605 %weight_buffer_16_2_addr_3 = getelementptr i16 %weight_buffer_16_2, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="weight_buffer_16_2_addr_3"/></StgValue>
</operation>

<operation id="643" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:606 %weight_buffer_16_2_addr_4 = getelementptr i16 %weight_buffer_16_2, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="weight_buffer_16_2_addr_4"/></StgValue>
</operation>

<operation id="644" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:607 %weight_buffer_16_2_addr_5 = getelementptr i16 %weight_buffer_16_2, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="weight_buffer_16_2_addr_5"/></StgValue>
</operation>

<operation id="645" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:608 %weight_buffer_16_2_addr_6 = getelementptr i16 %weight_buffer_16_2, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="weight_buffer_16_2_addr_6"/></StgValue>
</operation>

<operation id="646" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:609 %weight_buffer_16_2_addr_7 = getelementptr i16 %weight_buffer_16_2, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="weight_buffer_16_2_addr_7"/></StgValue>
</operation>

<operation id="647" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:610 %weight_buffer_16_2_addr_8 = getelementptr i16 %weight_buffer_16_2, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="weight_buffer_16_2_addr_8"/></StgValue>
</operation>

<operation id="648" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:611 %weight_buffer_16_3_addr = getelementptr i16 %weight_buffer_16_3, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="weight_buffer_16_3_addr"/></StgValue>
</operation>

<operation id="649" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:612 %weight_buffer_16_3_addr_1 = getelementptr i16 %weight_buffer_16_3, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="weight_buffer_16_3_addr_1"/></StgValue>
</operation>

<operation id="650" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:613 %weight_buffer_16_3_addr_2 = getelementptr i16 %weight_buffer_16_3, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="weight_buffer_16_3_addr_2"/></StgValue>
</operation>

<operation id="651" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:614 %weight_buffer_16_3_addr_3 = getelementptr i16 %weight_buffer_16_3, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="weight_buffer_16_3_addr_3"/></StgValue>
</operation>

<operation id="652" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:615 %weight_buffer_16_3_addr_4 = getelementptr i16 %weight_buffer_16_3, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="weight_buffer_16_3_addr_4"/></StgValue>
</operation>

<operation id="653" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:616 %weight_buffer_16_3_addr_5 = getelementptr i16 %weight_buffer_16_3, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="weight_buffer_16_3_addr_5"/></StgValue>
</operation>

<operation id="654" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:617 %weight_buffer_16_3_addr_6 = getelementptr i16 %weight_buffer_16_3, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="weight_buffer_16_3_addr_6"/></StgValue>
</operation>

<operation id="655" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:618 %weight_buffer_16_3_addr_7 = getelementptr i16 %weight_buffer_16_3, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="weight_buffer_16_3_addr_7"/></StgValue>
</operation>

<operation id="656" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:619 %weight_buffer_16_3_addr_8 = getelementptr i16 %weight_buffer_16_3, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="weight_buffer_16_3_addr_8"/></StgValue>
</operation>

<operation id="657" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:620 %weight_buffer_17_0_addr = getelementptr i16 %weight_buffer_17_0, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="weight_buffer_17_0_addr"/></StgValue>
</operation>

<operation id="658" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:621 %weight_buffer_17_0_addr_1 = getelementptr i16 %weight_buffer_17_0, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="weight_buffer_17_0_addr_1"/></StgValue>
</operation>

<operation id="659" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:622 %weight_buffer_17_0_addr_2 = getelementptr i16 %weight_buffer_17_0, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="weight_buffer_17_0_addr_2"/></StgValue>
</operation>

<operation id="660" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:623 %weight_buffer_17_0_addr_3 = getelementptr i16 %weight_buffer_17_0, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="weight_buffer_17_0_addr_3"/></StgValue>
</operation>

<operation id="661" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:624 %weight_buffer_17_0_addr_4 = getelementptr i16 %weight_buffer_17_0, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="weight_buffer_17_0_addr_4"/></StgValue>
</operation>

<operation id="662" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:625 %weight_buffer_17_0_addr_5 = getelementptr i16 %weight_buffer_17_0, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="weight_buffer_17_0_addr_5"/></StgValue>
</operation>

<operation id="663" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:626 %weight_buffer_17_0_addr_6 = getelementptr i16 %weight_buffer_17_0, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="weight_buffer_17_0_addr_6"/></StgValue>
</operation>

<operation id="664" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:627 %weight_buffer_17_0_addr_7 = getelementptr i16 %weight_buffer_17_0, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="weight_buffer_17_0_addr_7"/></StgValue>
</operation>

<operation id="665" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:628 %weight_buffer_17_0_addr_8 = getelementptr i16 %weight_buffer_17_0, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="weight_buffer_17_0_addr_8"/></StgValue>
</operation>

<operation id="666" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:629 %weight_buffer_17_1_addr = getelementptr i16 %weight_buffer_17_1, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="weight_buffer_17_1_addr"/></StgValue>
</operation>

<operation id="667" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:630 %weight_buffer_17_1_addr_1 = getelementptr i16 %weight_buffer_17_1, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="weight_buffer_17_1_addr_1"/></StgValue>
</operation>

<operation id="668" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:631 %weight_buffer_17_1_addr_2 = getelementptr i16 %weight_buffer_17_1, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="weight_buffer_17_1_addr_2"/></StgValue>
</operation>

<operation id="669" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:632 %weight_buffer_17_1_addr_3 = getelementptr i16 %weight_buffer_17_1, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="weight_buffer_17_1_addr_3"/></StgValue>
</operation>

<operation id="670" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:633 %weight_buffer_17_1_addr_4 = getelementptr i16 %weight_buffer_17_1, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="weight_buffer_17_1_addr_4"/></StgValue>
</operation>

<operation id="671" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:634 %weight_buffer_17_1_addr_5 = getelementptr i16 %weight_buffer_17_1, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="weight_buffer_17_1_addr_5"/></StgValue>
</operation>

<operation id="672" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:635 %weight_buffer_17_1_addr_6 = getelementptr i16 %weight_buffer_17_1, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="weight_buffer_17_1_addr_6"/></StgValue>
</operation>

<operation id="673" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:636 %weight_buffer_17_1_addr_7 = getelementptr i16 %weight_buffer_17_1, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="weight_buffer_17_1_addr_7"/></StgValue>
</operation>

<operation id="674" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:637 %weight_buffer_17_1_addr_8 = getelementptr i16 %weight_buffer_17_1, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="weight_buffer_17_1_addr_8"/></StgValue>
</operation>

<operation id="675" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:638 %weight_buffer_17_2_addr = getelementptr i16 %weight_buffer_17_2, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="weight_buffer_17_2_addr"/></StgValue>
</operation>

<operation id="676" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:639 %weight_buffer_17_2_addr_1 = getelementptr i16 %weight_buffer_17_2, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="weight_buffer_17_2_addr_1"/></StgValue>
</operation>

<operation id="677" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:640 %weight_buffer_17_2_addr_2 = getelementptr i16 %weight_buffer_17_2, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="weight_buffer_17_2_addr_2"/></StgValue>
</operation>

<operation id="678" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:641 %weight_buffer_17_2_addr_3 = getelementptr i16 %weight_buffer_17_2, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="weight_buffer_17_2_addr_3"/></StgValue>
</operation>

<operation id="679" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:642 %weight_buffer_17_2_addr_4 = getelementptr i16 %weight_buffer_17_2, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="weight_buffer_17_2_addr_4"/></StgValue>
</operation>

<operation id="680" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:643 %weight_buffer_17_2_addr_5 = getelementptr i16 %weight_buffer_17_2, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="weight_buffer_17_2_addr_5"/></StgValue>
</operation>

<operation id="681" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="785" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:644 %weight_buffer_17_2_addr_6 = getelementptr i16 %weight_buffer_17_2, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="weight_buffer_17_2_addr_6"/></StgValue>
</operation>

<operation id="682" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:645 %weight_buffer_17_2_addr_7 = getelementptr i16 %weight_buffer_17_2, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="weight_buffer_17_2_addr_7"/></StgValue>
</operation>

<operation id="683" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:646 %weight_buffer_17_2_addr_8 = getelementptr i16 %weight_buffer_17_2, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="weight_buffer_17_2_addr_8"/></StgValue>
</operation>

<operation id="684" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:647 %weight_buffer_17_3_addr = getelementptr i16 %weight_buffer_17_3, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="weight_buffer_17_3_addr"/></StgValue>
</operation>

<operation id="685" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:648 %weight_buffer_17_3_addr_1 = getelementptr i16 %weight_buffer_17_3, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="weight_buffer_17_3_addr_1"/></StgValue>
</operation>

<operation id="686" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:649 %weight_buffer_17_3_addr_2 = getelementptr i16 %weight_buffer_17_3, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="weight_buffer_17_3_addr_2"/></StgValue>
</operation>

<operation id="687" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:650 %weight_buffer_17_3_addr_3 = getelementptr i16 %weight_buffer_17_3, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="weight_buffer_17_3_addr_3"/></StgValue>
</operation>

<operation id="688" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="792" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:651 %weight_buffer_17_3_addr_4 = getelementptr i16 %weight_buffer_17_3, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="weight_buffer_17_3_addr_4"/></StgValue>
</operation>

<operation id="689" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="793" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:652 %weight_buffer_17_3_addr_5 = getelementptr i16 %weight_buffer_17_3, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="weight_buffer_17_3_addr_5"/></StgValue>
</operation>

<operation id="690" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="794" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:653 %weight_buffer_17_3_addr_6 = getelementptr i16 %weight_buffer_17_3, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="weight_buffer_17_3_addr_6"/></StgValue>
</operation>

<operation id="691" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="795" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:654 %weight_buffer_17_3_addr_7 = getelementptr i16 %weight_buffer_17_3, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="weight_buffer_17_3_addr_7"/></StgValue>
</operation>

<operation id="692" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="796" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:655 %weight_buffer_17_3_addr_8 = getelementptr i16 %weight_buffer_17_3, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="weight_buffer_17_3_addr_8"/></StgValue>
</operation>

<operation id="693" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="797" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:656 %weight_buffer_18_0_addr = getelementptr i16 %weight_buffer_18_0, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="weight_buffer_18_0_addr"/></StgValue>
</operation>

<operation id="694" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:657 %weight_buffer_18_0_addr_1 = getelementptr i16 %weight_buffer_18_0, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="weight_buffer_18_0_addr_1"/></StgValue>
</operation>

<operation id="695" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:658 %weight_buffer_18_0_addr_2 = getelementptr i16 %weight_buffer_18_0, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="weight_buffer_18_0_addr_2"/></StgValue>
</operation>

<operation id="696" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="800" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:659 %weight_buffer_18_0_addr_3 = getelementptr i16 %weight_buffer_18_0, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="weight_buffer_18_0_addr_3"/></StgValue>
</operation>

<operation id="697" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:660 %weight_buffer_18_0_addr_4 = getelementptr i16 %weight_buffer_18_0, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="weight_buffer_18_0_addr_4"/></StgValue>
</operation>

<operation id="698" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:661 %weight_buffer_18_0_addr_5 = getelementptr i16 %weight_buffer_18_0, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="weight_buffer_18_0_addr_5"/></StgValue>
</operation>

<operation id="699" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="803" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:662 %weight_buffer_18_0_addr_6 = getelementptr i16 %weight_buffer_18_0, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="weight_buffer_18_0_addr_6"/></StgValue>
</operation>

<operation id="700" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="804" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:663 %weight_buffer_18_0_addr_7 = getelementptr i16 %weight_buffer_18_0, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="weight_buffer_18_0_addr_7"/></StgValue>
</operation>

<operation id="701" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="805" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:664 %weight_buffer_18_0_addr_8 = getelementptr i16 %weight_buffer_18_0, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="weight_buffer_18_0_addr_8"/></StgValue>
</operation>

<operation id="702" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:665 %weight_buffer_18_1_addr = getelementptr i16 %weight_buffer_18_1, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="weight_buffer_18_1_addr"/></StgValue>
</operation>

<operation id="703" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="807" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:666 %weight_buffer_18_1_addr_1 = getelementptr i16 %weight_buffer_18_1, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="weight_buffer_18_1_addr_1"/></StgValue>
</operation>

<operation id="704" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:667 %weight_buffer_18_1_addr_2 = getelementptr i16 %weight_buffer_18_1, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="weight_buffer_18_1_addr_2"/></StgValue>
</operation>

<operation id="705" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:668 %weight_buffer_18_1_addr_3 = getelementptr i16 %weight_buffer_18_1, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="weight_buffer_18_1_addr_3"/></StgValue>
</operation>

<operation id="706" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:669 %weight_buffer_18_1_addr_4 = getelementptr i16 %weight_buffer_18_1, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="weight_buffer_18_1_addr_4"/></StgValue>
</operation>

<operation id="707" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="811" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:670 %weight_buffer_18_1_addr_5 = getelementptr i16 %weight_buffer_18_1, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="weight_buffer_18_1_addr_5"/></StgValue>
</operation>

<operation id="708" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="812" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:671 %weight_buffer_18_1_addr_6 = getelementptr i16 %weight_buffer_18_1, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="weight_buffer_18_1_addr_6"/></StgValue>
</operation>

<operation id="709" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:672 %weight_buffer_18_1_addr_7 = getelementptr i16 %weight_buffer_18_1, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="weight_buffer_18_1_addr_7"/></StgValue>
</operation>

<operation id="710" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:673 %weight_buffer_18_1_addr_8 = getelementptr i16 %weight_buffer_18_1, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="weight_buffer_18_1_addr_8"/></StgValue>
</operation>

<operation id="711" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="815" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:674 %weight_buffer_18_2_addr = getelementptr i16 %weight_buffer_18_2, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="weight_buffer_18_2_addr"/></StgValue>
</operation>

<operation id="712" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="816" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:675 %weight_buffer_18_2_addr_1 = getelementptr i16 %weight_buffer_18_2, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="weight_buffer_18_2_addr_1"/></StgValue>
</operation>

<operation id="713" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="817" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:676 %weight_buffer_18_2_addr_2 = getelementptr i16 %weight_buffer_18_2, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="weight_buffer_18_2_addr_2"/></StgValue>
</operation>

<operation id="714" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="818" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:677 %weight_buffer_18_2_addr_3 = getelementptr i16 %weight_buffer_18_2, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="weight_buffer_18_2_addr_3"/></StgValue>
</operation>

<operation id="715" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:678 %weight_buffer_18_2_addr_4 = getelementptr i16 %weight_buffer_18_2, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="weight_buffer_18_2_addr_4"/></StgValue>
</operation>

<operation id="716" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="820" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:679 %weight_buffer_18_2_addr_5 = getelementptr i16 %weight_buffer_18_2, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="weight_buffer_18_2_addr_5"/></StgValue>
</operation>

<operation id="717" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="821" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:680 %weight_buffer_18_2_addr_6 = getelementptr i16 %weight_buffer_18_2, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="weight_buffer_18_2_addr_6"/></StgValue>
</operation>

<operation id="718" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="822" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:681 %weight_buffer_18_2_addr_7 = getelementptr i16 %weight_buffer_18_2, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="weight_buffer_18_2_addr_7"/></StgValue>
</operation>

<operation id="719" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="823" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:682 %weight_buffer_18_2_addr_8 = getelementptr i16 %weight_buffer_18_2, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="weight_buffer_18_2_addr_8"/></StgValue>
</operation>

<operation id="720" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:683 %weight_buffer_18_3_addr = getelementptr i16 %weight_buffer_18_3, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="weight_buffer_18_3_addr"/></StgValue>
</operation>

<operation id="721" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="825" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:684 %weight_buffer_18_3_addr_1 = getelementptr i16 %weight_buffer_18_3, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="weight_buffer_18_3_addr_1"/></StgValue>
</operation>

<operation id="722" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="826" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:685 %weight_buffer_18_3_addr_2 = getelementptr i16 %weight_buffer_18_3, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="weight_buffer_18_3_addr_2"/></StgValue>
</operation>

<operation id="723" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="827" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:686 %weight_buffer_18_3_addr_3 = getelementptr i16 %weight_buffer_18_3, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="weight_buffer_18_3_addr_3"/></StgValue>
</operation>

<operation id="724" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:687 %weight_buffer_18_3_addr_4 = getelementptr i16 %weight_buffer_18_3, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="weight_buffer_18_3_addr_4"/></StgValue>
</operation>

<operation id="725" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="829" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:688 %weight_buffer_18_3_addr_5 = getelementptr i16 %weight_buffer_18_3, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="weight_buffer_18_3_addr_5"/></StgValue>
</operation>

<operation id="726" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="830" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:689 %weight_buffer_18_3_addr_6 = getelementptr i16 %weight_buffer_18_3, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="weight_buffer_18_3_addr_6"/></StgValue>
</operation>

<operation id="727" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="831" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:690 %weight_buffer_18_3_addr_7 = getelementptr i16 %weight_buffer_18_3, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="weight_buffer_18_3_addr_7"/></StgValue>
</operation>

<operation id="728" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:691 %weight_buffer_18_3_addr_8 = getelementptr i16 %weight_buffer_18_3, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="weight_buffer_18_3_addr_8"/></StgValue>
</operation>

<operation id="729" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="833" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:692 %weight_buffer_19_0_addr = getelementptr i16 %weight_buffer_19_0, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="weight_buffer_19_0_addr"/></StgValue>
</operation>

<operation id="730" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="834" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:693 %weight_buffer_19_0_addr_1 = getelementptr i16 %weight_buffer_19_0, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="weight_buffer_19_0_addr_1"/></StgValue>
</operation>

<operation id="731" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="835" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:694 %weight_buffer_19_0_addr_2 = getelementptr i16 %weight_buffer_19_0, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="weight_buffer_19_0_addr_2"/></StgValue>
</operation>

<operation id="732" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="836" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:695 %weight_buffer_19_0_addr_3 = getelementptr i16 %weight_buffer_19_0, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="weight_buffer_19_0_addr_3"/></StgValue>
</operation>

<operation id="733" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="837" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:696 %weight_buffer_19_0_addr_4 = getelementptr i16 %weight_buffer_19_0, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="weight_buffer_19_0_addr_4"/></StgValue>
</operation>

<operation id="734" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="838" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:697 %weight_buffer_19_0_addr_5 = getelementptr i16 %weight_buffer_19_0, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="weight_buffer_19_0_addr_5"/></StgValue>
</operation>

<operation id="735" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:698 %weight_buffer_19_0_addr_6 = getelementptr i16 %weight_buffer_19_0, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="weight_buffer_19_0_addr_6"/></StgValue>
</operation>

<operation id="736" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="840" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:699 %weight_buffer_19_0_addr_7 = getelementptr i16 %weight_buffer_19_0, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="weight_buffer_19_0_addr_7"/></StgValue>
</operation>

<operation id="737" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="841" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:700 %weight_buffer_19_0_addr_8 = getelementptr i16 %weight_buffer_19_0, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="weight_buffer_19_0_addr_8"/></StgValue>
</operation>

<operation id="738" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="842" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:701 %weight_buffer_19_1_addr = getelementptr i16 %weight_buffer_19_1, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="weight_buffer_19_1_addr"/></StgValue>
</operation>

<operation id="739" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:702 %weight_buffer_19_1_addr_1 = getelementptr i16 %weight_buffer_19_1, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="weight_buffer_19_1_addr_1"/></StgValue>
</operation>

<operation id="740" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="844" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:703 %weight_buffer_19_1_addr_2 = getelementptr i16 %weight_buffer_19_1, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="weight_buffer_19_1_addr_2"/></StgValue>
</operation>

<operation id="741" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="845" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:704 %weight_buffer_19_1_addr_3 = getelementptr i16 %weight_buffer_19_1, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="weight_buffer_19_1_addr_3"/></StgValue>
</operation>

<operation id="742" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="846" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:705 %weight_buffer_19_1_addr_4 = getelementptr i16 %weight_buffer_19_1, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="weight_buffer_19_1_addr_4"/></StgValue>
</operation>

<operation id="743" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:706 %weight_buffer_19_1_addr_5 = getelementptr i16 %weight_buffer_19_1, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="weight_buffer_19_1_addr_5"/></StgValue>
</operation>

<operation id="744" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="848" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:707 %weight_buffer_19_1_addr_6 = getelementptr i16 %weight_buffer_19_1, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="weight_buffer_19_1_addr_6"/></StgValue>
</operation>

<operation id="745" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="849" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:708 %weight_buffer_19_1_addr_7 = getelementptr i16 %weight_buffer_19_1, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="weight_buffer_19_1_addr_7"/></StgValue>
</operation>

<operation id="746" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="850" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:709 %weight_buffer_19_1_addr_8 = getelementptr i16 %weight_buffer_19_1, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="weight_buffer_19_1_addr_8"/></StgValue>
</operation>

<operation id="747" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="851" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:710 %weight_buffer_19_2_addr = getelementptr i16 %weight_buffer_19_2, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="weight_buffer_19_2_addr"/></StgValue>
</operation>

<operation id="748" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="852" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:711 %weight_buffer_19_2_addr_1 = getelementptr i16 %weight_buffer_19_2, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="weight_buffer_19_2_addr_1"/></StgValue>
</operation>

<operation id="749" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="853" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:712 %weight_buffer_19_2_addr_2 = getelementptr i16 %weight_buffer_19_2, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="weight_buffer_19_2_addr_2"/></StgValue>
</operation>

<operation id="750" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="854" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:713 %weight_buffer_19_2_addr_3 = getelementptr i16 %weight_buffer_19_2, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="weight_buffer_19_2_addr_3"/></StgValue>
</operation>

<operation id="751" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="855" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:714 %weight_buffer_19_2_addr_4 = getelementptr i16 %weight_buffer_19_2, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="weight_buffer_19_2_addr_4"/></StgValue>
</operation>

<operation id="752" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="856" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:715 %weight_buffer_19_2_addr_5 = getelementptr i16 %weight_buffer_19_2, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="weight_buffer_19_2_addr_5"/></StgValue>
</operation>

<operation id="753" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="857" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:716 %weight_buffer_19_2_addr_6 = getelementptr i16 %weight_buffer_19_2, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="weight_buffer_19_2_addr_6"/></StgValue>
</operation>

<operation id="754" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="858" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:717 %weight_buffer_19_2_addr_7 = getelementptr i16 %weight_buffer_19_2, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="weight_buffer_19_2_addr_7"/></StgValue>
</operation>

<operation id="755" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="859" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:718 %weight_buffer_19_2_addr_8 = getelementptr i16 %weight_buffer_19_2, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="weight_buffer_19_2_addr_8"/></StgValue>
</operation>

<operation id="756" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="860" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:719 %weight_buffer_19_3_addr = getelementptr i16 %weight_buffer_19_3, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="weight_buffer_19_3_addr"/></StgValue>
</operation>

<operation id="757" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:720 %weight_buffer_19_3_addr_1 = getelementptr i16 %weight_buffer_19_3, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="weight_buffer_19_3_addr_1"/></StgValue>
</operation>

<operation id="758" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="862" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:721 %weight_buffer_19_3_addr_2 = getelementptr i16 %weight_buffer_19_3, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="weight_buffer_19_3_addr_2"/></StgValue>
</operation>

<operation id="759" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="863" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:722 %weight_buffer_19_3_addr_3 = getelementptr i16 %weight_buffer_19_3, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="weight_buffer_19_3_addr_3"/></StgValue>
</operation>

<operation id="760" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="864" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:723 %weight_buffer_19_3_addr_4 = getelementptr i16 %weight_buffer_19_3, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="weight_buffer_19_3_addr_4"/></StgValue>
</operation>

<operation id="761" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="865" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:724 %weight_buffer_19_3_addr_5 = getelementptr i16 %weight_buffer_19_3, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="weight_buffer_19_3_addr_5"/></StgValue>
</operation>

<operation id="762" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:725 %weight_buffer_19_3_addr_6 = getelementptr i16 %weight_buffer_19_3, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="weight_buffer_19_3_addr_6"/></StgValue>
</operation>

<operation id="763" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="867" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:726 %weight_buffer_19_3_addr_7 = getelementptr i16 %weight_buffer_19_3, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="weight_buffer_19_3_addr_7"/></StgValue>
</operation>

<operation id="764" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="868" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:727 %weight_buffer_19_3_addr_8 = getelementptr i16 %weight_buffer_19_3, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="weight_buffer_19_3_addr_8"/></StgValue>
</operation>

<operation id="765" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="869" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:728 %weight_buffer_20_0_addr = getelementptr i16 %weight_buffer_20_0, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="weight_buffer_20_0_addr"/></StgValue>
</operation>

<operation id="766" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="870" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:729 %weight_buffer_20_0_addr_1 = getelementptr i16 %weight_buffer_20_0, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="weight_buffer_20_0_addr_1"/></StgValue>
</operation>

<operation id="767" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="871" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:730 %weight_buffer_20_0_addr_2 = getelementptr i16 %weight_buffer_20_0, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="weight_buffer_20_0_addr_2"/></StgValue>
</operation>

<operation id="768" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="872" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:731 %weight_buffer_20_0_addr_3 = getelementptr i16 %weight_buffer_20_0, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="weight_buffer_20_0_addr_3"/></StgValue>
</operation>

<operation id="769" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="873" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:732 %weight_buffer_20_0_addr_4 = getelementptr i16 %weight_buffer_20_0, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="weight_buffer_20_0_addr_4"/></StgValue>
</operation>

<operation id="770" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="874" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:733 %weight_buffer_20_0_addr_5 = getelementptr i16 %weight_buffer_20_0, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="weight_buffer_20_0_addr_5"/></StgValue>
</operation>

<operation id="771" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="875" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:734 %weight_buffer_20_0_addr_6 = getelementptr i16 %weight_buffer_20_0, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="weight_buffer_20_0_addr_6"/></StgValue>
</operation>

<operation id="772" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="876" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:735 %weight_buffer_20_0_addr_7 = getelementptr i16 %weight_buffer_20_0, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="weight_buffer_20_0_addr_7"/></StgValue>
</operation>

<operation id="773" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="877" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:736 %weight_buffer_20_0_addr_8 = getelementptr i16 %weight_buffer_20_0, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="weight_buffer_20_0_addr_8"/></StgValue>
</operation>

<operation id="774" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="878" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:737 %weight_buffer_20_1_addr = getelementptr i16 %weight_buffer_20_1, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="weight_buffer_20_1_addr"/></StgValue>
</operation>

<operation id="775" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="879" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:738 %weight_buffer_20_1_addr_1 = getelementptr i16 %weight_buffer_20_1, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="weight_buffer_20_1_addr_1"/></StgValue>
</operation>

<operation id="776" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="880" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:739 %weight_buffer_20_1_addr_2 = getelementptr i16 %weight_buffer_20_1, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="weight_buffer_20_1_addr_2"/></StgValue>
</operation>

<operation id="777" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="881" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:740 %weight_buffer_20_1_addr_3 = getelementptr i16 %weight_buffer_20_1, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="weight_buffer_20_1_addr_3"/></StgValue>
</operation>

<operation id="778" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="882" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:741 %weight_buffer_20_1_addr_4 = getelementptr i16 %weight_buffer_20_1, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="weight_buffer_20_1_addr_4"/></StgValue>
</operation>

<operation id="779" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="883" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:742 %weight_buffer_20_1_addr_5 = getelementptr i16 %weight_buffer_20_1, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="weight_buffer_20_1_addr_5"/></StgValue>
</operation>

<operation id="780" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="884" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:743 %weight_buffer_20_1_addr_6 = getelementptr i16 %weight_buffer_20_1, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="weight_buffer_20_1_addr_6"/></StgValue>
</operation>

<operation id="781" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:744 %weight_buffer_20_1_addr_7 = getelementptr i16 %weight_buffer_20_1, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="weight_buffer_20_1_addr_7"/></StgValue>
</operation>

<operation id="782" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:745 %weight_buffer_20_1_addr_8 = getelementptr i16 %weight_buffer_20_1, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="weight_buffer_20_1_addr_8"/></StgValue>
</operation>

<operation id="783" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="887" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:746 %weight_buffer_20_2_addr = getelementptr i16 %weight_buffer_20_2, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="weight_buffer_20_2_addr"/></StgValue>
</operation>

<operation id="784" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="888" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:747 %weight_buffer_20_2_addr_1 = getelementptr i16 %weight_buffer_20_2, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="weight_buffer_20_2_addr_1"/></StgValue>
</operation>

<operation id="785" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="889" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:748 %weight_buffer_20_2_addr_2 = getelementptr i16 %weight_buffer_20_2, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="weight_buffer_20_2_addr_2"/></StgValue>
</operation>

<operation id="786" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="890" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:749 %weight_buffer_20_2_addr_3 = getelementptr i16 %weight_buffer_20_2, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="weight_buffer_20_2_addr_3"/></StgValue>
</operation>

<operation id="787" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="891" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:750 %weight_buffer_20_2_addr_4 = getelementptr i16 %weight_buffer_20_2, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="weight_buffer_20_2_addr_4"/></StgValue>
</operation>

<operation id="788" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="892" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:751 %weight_buffer_20_2_addr_5 = getelementptr i16 %weight_buffer_20_2, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="weight_buffer_20_2_addr_5"/></StgValue>
</operation>

<operation id="789" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="893" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:752 %weight_buffer_20_2_addr_6 = getelementptr i16 %weight_buffer_20_2, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="weight_buffer_20_2_addr_6"/></StgValue>
</operation>

<operation id="790" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="894" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:753 %weight_buffer_20_2_addr_7 = getelementptr i16 %weight_buffer_20_2, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="weight_buffer_20_2_addr_7"/></StgValue>
</operation>

<operation id="791" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="895" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:754 %weight_buffer_20_2_addr_8 = getelementptr i16 %weight_buffer_20_2, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="weight_buffer_20_2_addr_8"/></StgValue>
</operation>

<operation id="792" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="896" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:755 %weight_buffer_20_3_addr = getelementptr i16 %weight_buffer_20_3, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="weight_buffer_20_3_addr"/></StgValue>
</operation>

<operation id="793" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="897" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:756 %weight_buffer_20_3_addr_1 = getelementptr i16 %weight_buffer_20_3, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="weight_buffer_20_3_addr_1"/></StgValue>
</operation>

<operation id="794" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="898" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:757 %weight_buffer_20_3_addr_2 = getelementptr i16 %weight_buffer_20_3, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="weight_buffer_20_3_addr_2"/></StgValue>
</operation>

<operation id="795" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="899" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:758 %weight_buffer_20_3_addr_3 = getelementptr i16 %weight_buffer_20_3, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="weight_buffer_20_3_addr_3"/></StgValue>
</operation>

<operation id="796" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="900" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:759 %weight_buffer_20_3_addr_4 = getelementptr i16 %weight_buffer_20_3, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="weight_buffer_20_3_addr_4"/></StgValue>
</operation>

<operation id="797" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="901" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:760 %weight_buffer_20_3_addr_5 = getelementptr i16 %weight_buffer_20_3, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="weight_buffer_20_3_addr_5"/></StgValue>
</operation>

<operation id="798" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="902" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:761 %weight_buffer_20_3_addr_6 = getelementptr i16 %weight_buffer_20_3, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="weight_buffer_20_3_addr_6"/></StgValue>
</operation>

<operation id="799" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="903" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:762 %weight_buffer_20_3_addr_7 = getelementptr i16 %weight_buffer_20_3, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="weight_buffer_20_3_addr_7"/></StgValue>
</operation>

<operation id="800" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:763 %weight_buffer_20_3_addr_8 = getelementptr i16 %weight_buffer_20_3, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="weight_buffer_20_3_addr_8"/></StgValue>
</operation>

<operation id="801" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="905" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:764 %weight_buffer_21_0_addr = getelementptr i16 %weight_buffer_21_0, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="weight_buffer_21_0_addr"/></StgValue>
</operation>

<operation id="802" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="906" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:765 %weight_buffer_21_0_addr_1 = getelementptr i16 %weight_buffer_21_0, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="weight_buffer_21_0_addr_1"/></StgValue>
</operation>

<operation id="803" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="907" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:766 %weight_buffer_21_0_addr_2 = getelementptr i16 %weight_buffer_21_0, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="weight_buffer_21_0_addr_2"/></StgValue>
</operation>

<operation id="804" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="908" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:767 %weight_buffer_21_0_addr_3 = getelementptr i16 %weight_buffer_21_0, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="weight_buffer_21_0_addr_3"/></StgValue>
</operation>

<operation id="805" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="909" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:768 %weight_buffer_21_0_addr_4 = getelementptr i16 %weight_buffer_21_0, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="weight_buffer_21_0_addr_4"/></StgValue>
</operation>

<operation id="806" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="910" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:769 %weight_buffer_21_0_addr_5 = getelementptr i16 %weight_buffer_21_0, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="weight_buffer_21_0_addr_5"/></StgValue>
</operation>

<operation id="807" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="911" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:770 %weight_buffer_21_0_addr_6 = getelementptr i16 %weight_buffer_21_0, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="weight_buffer_21_0_addr_6"/></StgValue>
</operation>

<operation id="808" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="912" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:771 %weight_buffer_21_0_addr_7 = getelementptr i16 %weight_buffer_21_0, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="weight_buffer_21_0_addr_7"/></StgValue>
</operation>

<operation id="809" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="913" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:772 %weight_buffer_21_0_addr_8 = getelementptr i16 %weight_buffer_21_0, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="weight_buffer_21_0_addr_8"/></StgValue>
</operation>

<operation id="810" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="914" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:773 %weight_buffer_21_1_addr = getelementptr i16 %weight_buffer_21_1, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="weight_buffer_21_1_addr"/></StgValue>
</operation>

<operation id="811" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="915" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:774 %weight_buffer_21_1_addr_1 = getelementptr i16 %weight_buffer_21_1, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="weight_buffer_21_1_addr_1"/></StgValue>
</operation>

<operation id="812" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="916" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:775 %weight_buffer_21_1_addr_2 = getelementptr i16 %weight_buffer_21_1, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="weight_buffer_21_1_addr_2"/></StgValue>
</operation>

<operation id="813" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="917" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:776 %weight_buffer_21_1_addr_3 = getelementptr i16 %weight_buffer_21_1, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="weight_buffer_21_1_addr_3"/></StgValue>
</operation>

<operation id="814" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="918" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:777 %weight_buffer_21_1_addr_4 = getelementptr i16 %weight_buffer_21_1, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="weight_buffer_21_1_addr_4"/></StgValue>
</operation>

<operation id="815" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="919" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:778 %weight_buffer_21_1_addr_5 = getelementptr i16 %weight_buffer_21_1, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="weight_buffer_21_1_addr_5"/></StgValue>
</operation>

<operation id="816" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="920" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:779 %weight_buffer_21_1_addr_6 = getelementptr i16 %weight_buffer_21_1, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="weight_buffer_21_1_addr_6"/></StgValue>
</operation>

<operation id="817" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="921" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:780 %weight_buffer_21_1_addr_7 = getelementptr i16 %weight_buffer_21_1, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="weight_buffer_21_1_addr_7"/></StgValue>
</operation>

<operation id="818" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="922" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:781 %weight_buffer_21_1_addr_8 = getelementptr i16 %weight_buffer_21_1, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="weight_buffer_21_1_addr_8"/></StgValue>
</operation>

<operation id="819" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:782 %weight_buffer_21_2_addr = getelementptr i16 %weight_buffer_21_2, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="weight_buffer_21_2_addr"/></StgValue>
</operation>

<operation id="820" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="924" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:783 %weight_buffer_21_2_addr_1 = getelementptr i16 %weight_buffer_21_2, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="weight_buffer_21_2_addr_1"/></StgValue>
</operation>

<operation id="821" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="925" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:784 %weight_buffer_21_2_addr_2 = getelementptr i16 %weight_buffer_21_2, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="weight_buffer_21_2_addr_2"/></StgValue>
</operation>

<operation id="822" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="926" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:785 %weight_buffer_21_2_addr_3 = getelementptr i16 %weight_buffer_21_2, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="weight_buffer_21_2_addr_3"/></StgValue>
</operation>

<operation id="823" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="927" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:786 %weight_buffer_21_2_addr_4 = getelementptr i16 %weight_buffer_21_2, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="weight_buffer_21_2_addr_4"/></StgValue>
</operation>

<operation id="824" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="928" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:787 %weight_buffer_21_2_addr_5 = getelementptr i16 %weight_buffer_21_2, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="weight_buffer_21_2_addr_5"/></StgValue>
</operation>

<operation id="825" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="929" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:788 %weight_buffer_21_2_addr_6 = getelementptr i16 %weight_buffer_21_2, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="weight_buffer_21_2_addr_6"/></StgValue>
</operation>

<operation id="826" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="930" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:789 %weight_buffer_21_2_addr_7 = getelementptr i16 %weight_buffer_21_2, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="weight_buffer_21_2_addr_7"/></StgValue>
</operation>

<operation id="827" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="931" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:790 %weight_buffer_21_2_addr_8 = getelementptr i16 %weight_buffer_21_2, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="weight_buffer_21_2_addr_8"/></StgValue>
</operation>

<operation id="828" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="932" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:791 %weight_buffer_21_3_addr = getelementptr i16 %weight_buffer_21_3, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="weight_buffer_21_3_addr"/></StgValue>
</operation>

<operation id="829" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="933" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:792 %weight_buffer_21_3_addr_1 = getelementptr i16 %weight_buffer_21_3, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="weight_buffer_21_3_addr_1"/></StgValue>
</operation>

<operation id="830" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="934" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:793 %weight_buffer_21_3_addr_2 = getelementptr i16 %weight_buffer_21_3, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="weight_buffer_21_3_addr_2"/></StgValue>
</operation>

<operation id="831" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="935" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:794 %weight_buffer_21_3_addr_3 = getelementptr i16 %weight_buffer_21_3, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="weight_buffer_21_3_addr_3"/></StgValue>
</operation>

<operation id="832" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="936" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:795 %weight_buffer_21_3_addr_4 = getelementptr i16 %weight_buffer_21_3, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="weight_buffer_21_3_addr_4"/></StgValue>
</operation>

<operation id="833" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="937" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:796 %weight_buffer_21_3_addr_5 = getelementptr i16 %weight_buffer_21_3, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="weight_buffer_21_3_addr_5"/></StgValue>
</operation>

<operation id="834" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="938" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:797 %weight_buffer_21_3_addr_6 = getelementptr i16 %weight_buffer_21_3, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="weight_buffer_21_3_addr_6"/></StgValue>
</operation>

<operation id="835" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="939" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:798 %weight_buffer_21_3_addr_7 = getelementptr i16 %weight_buffer_21_3, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="weight_buffer_21_3_addr_7"/></StgValue>
</operation>

<operation id="836" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="940" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:799 %weight_buffer_21_3_addr_8 = getelementptr i16 %weight_buffer_21_3, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="weight_buffer_21_3_addr_8"/></StgValue>
</operation>

<operation id="837" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="941" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:800 %weight_buffer_22_0_addr = getelementptr i16 %weight_buffer_22_0, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="weight_buffer_22_0_addr"/></StgValue>
</operation>

<operation id="838" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:801 %weight_buffer_22_0_addr_1 = getelementptr i16 %weight_buffer_22_0, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="weight_buffer_22_0_addr_1"/></StgValue>
</operation>

<operation id="839" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="943" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:802 %weight_buffer_22_0_addr_2 = getelementptr i16 %weight_buffer_22_0, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="weight_buffer_22_0_addr_2"/></StgValue>
</operation>

<operation id="840" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="944" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:803 %weight_buffer_22_0_addr_3 = getelementptr i16 %weight_buffer_22_0, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="weight_buffer_22_0_addr_3"/></StgValue>
</operation>

<operation id="841" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="945" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:804 %weight_buffer_22_0_addr_4 = getelementptr i16 %weight_buffer_22_0, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="weight_buffer_22_0_addr_4"/></StgValue>
</operation>

<operation id="842" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="946" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:805 %weight_buffer_22_0_addr_5 = getelementptr i16 %weight_buffer_22_0, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="weight_buffer_22_0_addr_5"/></StgValue>
</operation>

<operation id="843" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="947" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:806 %weight_buffer_22_0_addr_6 = getelementptr i16 %weight_buffer_22_0, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="weight_buffer_22_0_addr_6"/></StgValue>
</operation>

<operation id="844" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="948" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:807 %weight_buffer_22_0_addr_7 = getelementptr i16 %weight_buffer_22_0, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="weight_buffer_22_0_addr_7"/></StgValue>
</operation>

<operation id="845" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="949" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:808 %weight_buffer_22_0_addr_8 = getelementptr i16 %weight_buffer_22_0, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="weight_buffer_22_0_addr_8"/></StgValue>
</operation>

<operation id="846" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="950" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:809 %weight_buffer_22_1_addr = getelementptr i16 %weight_buffer_22_1, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="weight_buffer_22_1_addr"/></StgValue>
</operation>

<operation id="847" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="951" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:810 %weight_buffer_22_1_addr_1 = getelementptr i16 %weight_buffer_22_1, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="weight_buffer_22_1_addr_1"/></StgValue>
</operation>

<operation id="848" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="952" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:811 %weight_buffer_22_1_addr_2 = getelementptr i16 %weight_buffer_22_1, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="weight_buffer_22_1_addr_2"/></StgValue>
</operation>

<operation id="849" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="953" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:812 %weight_buffer_22_1_addr_3 = getelementptr i16 %weight_buffer_22_1, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="weight_buffer_22_1_addr_3"/></StgValue>
</operation>

<operation id="850" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="954" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:813 %weight_buffer_22_1_addr_4 = getelementptr i16 %weight_buffer_22_1, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="weight_buffer_22_1_addr_4"/></StgValue>
</operation>

<operation id="851" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="955" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:814 %weight_buffer_22_1_addr_5 = getelementptr i16 %weight_buffer_22_1, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="weight_buffer_22_1_addr_5"/></StgValue>
</operation>

<operation id="852" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="956" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:815 %weight_buffer_22_1_addr_6 = getelementptr i16 %weight_buffer_22_1, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="weight_buffer_22_1_addr_6"/></StgValue>
</operation>

<operation id="853" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="957" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:816 %weight_buffer_22_1_addr_7 = getelementptr i16 %weight_buffer_22_1, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="weight_buffer_22_1_addr_7"/></StgValue>
</operation>

<operation id="854" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="958" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:817 %weight_buffer_22_1_addr_8 = getelementptr i16 %weight_buffer_22_1, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="weight_buffer_22_1_addr_8"/></StgValue>
</operation>

<operation id="855" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="959" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:818 %weight_buffer_22_2_addr = getelementptr i16 %weight_buffer_22_2, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="weight_buffer_22_2_addr"/></StgValue>
</operation>

<operation id="856" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="960" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:819 %weight_buffer_22_2_addr_1 = getelementptr i16 %weight_buffer_22_2, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="weight_buffer_22_2_addr_1"/></StgValue>
</operation>

<operation id="857" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:820 %weight_buffer_22_2_addr_2 = getelementptr i16 %weight_buffer_22_2, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="weight_buffer_22_2_addr_2"/></StgValue>
</operation>

<operation id="858" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="962" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:821 %weight_buffer_22_2_addr_3 = getelementptr i16 %weight_buffer_22_2, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="weight_buffer_22_2_addr_3"/></StgValue>
</operation>

<operation id="859" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="963" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:822 %weight_buffer_22_2_addr_4 = getelementptr i16 %weight_buffer_22_2, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="weight_buffer_22_2_addr_4"/></StgValue>
</operation>

<operation id="860" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="964" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:823 %weight_buffer_22_2_addr_5 = getelementptr i16 %weight_buffer_22_2, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="weight_buffer_22_2_addr_5"/></StgValue>
</operation>

<operation id="861" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="965" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:824 %weight_buffer_22_2_addr_6 = getelementptr i16 %weight_buffer_22_2, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="weight_buffer_22_2_addr_6"/></StgValue>
</operation>

<operation id="862" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="966" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:825 %weight_buffer_22_2_addr_7 = getelementptr i16 %weight_buffer_22_2, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="weight_buffer_22_2_addr_7"/></StgValue>
</operation>

<operation id="863" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="967" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:826 %weight_buffer_22_2_addr_8 = getelementptr i16 %weight_buffer_22_2, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="weight_buffer_22_2_addr_8"/></StgValue>
</operation>

<operation id="864" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="968" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:827 %weight_buffer_22_3_addr = getelementptr i16 %weight_buffer_22_3, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="weight_buffer_22_3_addr"/></StgValue>
</operation>

<operation id="865" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="969" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:828 %weight_buffer_22_3_addr_1 = getelementptr i16 %weight_buffer_22_3, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="weight_buffer_22_3_addr_1"/></StgValue>
</operation>

<operation id="866" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="970" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:829 %weight_buffer_22_3_addr_2 = getelementptr i16 %weight_buffer_22_3, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="weight_buffer_22_3_addr_2"/></StgValue>
</operation>

<operation id="867" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="971" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:830 %weight_buffer_22_3_addr_3 = getelementptr i16 %weight_buffer_22_3, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="weight_buffer_22_3_addr_3"/></StgValue>
</operation>

<operation id="868" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="972" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:831 %weight_buffer_22_3_addr_4 = getelementptr i16 %weight_buffer_22_3, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="weight_buffer_22_3_addr_4"/></StgValue>
</operation>

<operation id="869" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="973" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:832 %weight_buffer_22_3_addr_5 = getelementptr i16 %weight_buffer_22_3, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="weight_buffer_22_3_addr_5"/></StgValue>
</operation>

<operation id="870" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="974" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:833 %weight_buffer_22_3_addr_6 = getelementptr i16 %weight_buffer_22_3, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="weight_buffer_22_3_addr_6"/></StgValue>
</operation>

<operation id="871" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="975" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:834 %weight_buffer_22_3_addr_7 = getelementptr i16 %weight_buffer_22_3, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="weight_buffer_22_3_addr_7"/></StgValue>
</operation>

<operation id="872" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="976" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:835 %weight_buffer_22_3_addr_8 = getelementptr i16 %weight_buffer_22_3, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="weight_buffer_22_3_addr_8"/></StgValue>
</operation>

<operation id="873" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="977" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:836 %weight_buffer_23_0_addr = getelementptr i16 %weight_buffer_23_0, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="weight_buffer_23_0_addr"/></StgValue>
</operation>

<operation id="874" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="978" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:837 %weight_buffer_23_0_addr_1 = getelementptr i16 %weight_buffer_23_0, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="weight_buffer_23_0_addr_1"/></StgValue>
</operation>

<operation id="875" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="979" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:838 %weight_buffer_23_0_addr_2 = getelementptr i16 %weight_buffer_23_0, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="weight_buffer_23_0_addr_2"/></StgValue>
</operation>

<operation id="876" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="980" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:839 %weight_buffer_23_0_addr_3 = getelementptr i16 %weight_buffer_23_0, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="weight_buffer_23_0_addr_3"/></StgValue>
</operation>

<operation id="877" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:840 %weight_buffer_23_0_addr_4 = getelementptr i16 %weight_buffer_23_0, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="weight_buffer_23_0_addr_4"/></StgValue>
</operation>

<operation id="878" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="982" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:841 %weight_buffer_23_0_addr_5 = getelementptr i16 %weight_buffer_23_0, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="weight_buffer_23_0_addr_5"/></StgValue>
</operation>

<operation id="879" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="983" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:842 %weight_buffer_23_0_addr_6 = getelementptr i16 %weight_buffer_23_0, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="weight_buffer_23_0_addr_6"/></StgValue>
</operation>

<operation id="880" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="984" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:843 %weight_buffer_23_0_addr_7 = getelementptr i16 %weight_buffer_23_0, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="weight_buffer_23_0_addr_7"/></StgValue>
</operation>

<operation id="881" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="985" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:844 %weight_buffer_23_0_addr_8 = getelementptr i16 %weight_buffer_23_0, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="weight_buffer_23_0_addr_8"/></StgValue>
</operation>

<operation id="882" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="986" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:845 %weight_buffer_23_1_addr = getelementptr i16 %weight_buffer_23_1, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="weight_buffer_23_1_addr"/></StgValue>
</operation>

<operation id="883" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="987" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:846 %weight_buffer_23_1_addr_1 = getelementptr i16 %weight_buffer_23_1, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="weight_buffer_23_1_addr_1"/></StgValue>
</operation>

<operation id="884" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="988" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:847 %weight_buffer_23_1_addr_2 = getelementptr i16 %weight_buffer_23_1, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="weight_buffer_23_1_addr_2"/></StgValue>
</operation>

<operation id="885" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="989" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:848 %weight_buffer_23_1_addr_3 = getelementptr i16 %weight_buffer_23_1, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="weight_buffer_23_1_addr_3"/></StgValue>
</operation>

<operation id="886" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="990" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:849 %weight_buffer_23_1_addr_4 = getelementptr i16 %weight_buffer_23_1, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="weight_buffer_23_1_addr_4"/></StgValue>
</operation>

<operation id="887" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="991" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:850 %weight_buffer_23_1_addr_5 = getelementptr i16 %weight_buffer_23_1, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="weight_buffer_23_1_addr_5"/></StgValue>
</operation>

<operation id="888" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="992" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:851 %weight_buffer_23_1_addr_6 = getelementptr i16 %weight_buffer_23_1, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="weight_buffer_23_1_addr_6"/></StgValue>
</operation>

<operation id="889" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="993" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:852 %weight_buffer_23_1_addr_7 = getelementptr i16 %weight_buffer_23_1, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="weight_buffer_23_1_addr_7"/></StgValue>
</operation>

<operation id="890" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="994" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:853 %weight_buffer_23_1_addr_8 = getelementptr i16 %weight_buffer_23_1, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="weight_buffer_23_1_addr_8"/></StgValue>
</operation>

<operation id="891" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="995" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:854 %weight_buffer_23_2_addr = getelementptr i16 %weight_buffer_23_2, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="weight_buffer_23_2_addr"/></StgValue>
</operation>

<operation id="892" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="996" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:855 %weight_buffer_23_2_addr_1 = getelementptr i16 %weight_buffer_23_2, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="weight_buffer_23_2_addr_1"/></StgValue>
</operation>

<operation id="893" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="997" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:856 %weight_buffer_23_2_addr_2 = getelementptr i16 %weight_buffer_23_2, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="weight_buffer_23_2_addr_2"/></StgValue>
</operation>

<operation id="894" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="998" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:857 %weight_buffer_23_2_addr_3 = getelementptr i16 %weight_buffer_23_2, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="weight_buffer_23_2_addr_3"/></StgValue>
</operation>

<operation id="895" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="999" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:858 %weight_buffer_23_2_addr_4 = getelementptr i16 %weight_buffer_23_2, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="weight_buffer_23_2_addr_4"/></StgValue>
</operation>

<operation id="896" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1000" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:859 %weight_buffer_23_2_addr_5 = getelementptr i16 %weight_buffer_23_2, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="weight_buffer_23_2_addr_5"/></StgValue>
</operation>

<operation id="897" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1001" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:860 %weight_buffer_23_2_addr_6 = getelementptr i16 %weight_buffer_23_2, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="weight_buffer_23_2_addr_6"/></StgValue>
</operation>

<operation id="898" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1002" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:861 %weight_buffer_23_2_addr_7 = getelementptr i16 %weight_buffer_23_2, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="weight_buffer_23_2_addr_7"/></StgValue>
</operation>

<operation id="899" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1003" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:862 %weight_buffer_23_2_addr_8 = getelementptr i16 %weight_buffer_23_2, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="weight_buffer_23_2_addr_8"/></StgValue>
</operation>

<operation id="900" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1004" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:863 %weight_buffer_23_3_addr = getelementptr i16 %weight_buffer_23_3, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="weight_buffer_23_3_addr"/></StgValue>
</operation>

<operation id="901" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1005" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:864 %weight_buffer_23_3_addr_1 = getelementptr i16 %weight_buffer_23_3, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="weight_buffer_23_3_addr_1"/></StgValue>
</operation>

<operation id="902" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1006" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:865 %weight_buffer_23_3_addr_2 = getelementptr i16 %weight_buffer_23_3, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="weight_buffer_23_3_addr_2"/></StgValue>
</operation>

<operation id="903" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1007" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:866 %weight_buffer_23_3_addr_3 = getelementptr i16 %weight_buffer_23_3, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="weight_buffer_23_3_addr_3"/></StgValue>
</operation>

<operation id="904" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1008" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:867 %weight_buffer_23_3_addr_4 = getelementptr i16 %weight_buffer_23_3, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="weight_buffer_23_3_addr_4"/></StgValue>
</operation>

<operation id="905" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1009" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:868 %weight_buffer_23_3_addr_5 = getelementptr i16 %weight_buffer_23_3, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="weight_buffer_23_3_addr_5"/></StgValue>
</operation>

<operation id="906" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1010" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:869 %weight_buffer_23_3_addr_6 = getelementptr i16 %weight_buffer_23_3, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="weight_buffer_23_3_addr_6"/></StgValue>
</operation>

<operation id="907" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1011" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:870 %weight_buffer_23_3_addr_7 = getelementptr i16 %weight_buffer_23_3, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="weight_buffer_23_3_addr_7"/></StgValue>
</operation>

<operation id="908" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1012" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:871 %weight_buffer_23_3_addr_8 = getelementptr i16 %weight_buffer_23_3, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="weight_buffer_23_3_addr_8"/></StgValue>
</operation>

<operation id="909" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1013" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:872 %weight_buffer_24_0_addr = getelementptr i16 %weight_buffer_24_0, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="weight_buffer_24_0_addr"/></StgValue>
</operation>

<operation id="910" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1014" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:873 %weight_buffer_24_0_addr_1 = getelementptr i16 %weight_buffer_24_0, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="weight_buffer_24_0_addr_1"/></StgValue>
</operation>

<operation id="911" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1015" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:874 %weight_buffer_24_0_addr_2 = getelementptr i16 %weight_buffer_24_0, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="weight_buffer_24_0_addr_2"/></StgValue>
</operation>

<operation id="912" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1016" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:875 %weight_buffer_24_0_addr_3 = getelementptr i16 %weight_buffer_24_0, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="weight_buffer_24_0_addr_3"/></StgValue>
</operation>

<operation id="913" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1017" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:876 %weight_buffer_24_0_addr_4 = getelementptr i16 %weight_buffer_24_0, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="weight_buffer_24_0_addr_4"/></StgValue>
</operation>

<operation id="914" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1018" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:877 %weight_buffer_24_0_addr_5 = getelementptr i16 %weight_buffer_24_0, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="weight_buffer_24_0_addr_5"/></StgValue>
</operation>

<operation id="915" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1019" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:878 %weight_buffer_24_0_addr_6 = getelementptr i16 %weight_buffer_24_0, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="weight_buffer_24_0_addr_6"/></StgValue>
</operation>

<operation id="916" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1020" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:879 %weight_buffer_24_0_addr_7 = getelementptr i16 %weight_buffer_24_0, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="weight_buffer_24_0_addr_7"/></StgValue>
</operation>

<operation id="917" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1021" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:880 %weight_buffer_24_0_addr_8 = getelementptr i16 %weight_buffer_24_0, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="weight_buffer_24_0_addr_8"/></StgValue>
</operation>

<operation id="918" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1022" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:881 %weight_buffer_24_1_addr = getelementptr i16 %weight_buffer_24_1, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="weight_buffer_24_1_addr"/></StgValue>
</operation>

<operation id="919" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1023" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:882 %weight_buffer_24_1_addr_1 = getelementptr i16 %weight_buffer_24_1, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="weight_buffer_24_1_addr_1"/></StgValue>
</operation>

<operation id="920" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1024" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:883 %weight_buffer_24_1_addr_2 = getelementptr i16 %weight_buffer_24_1, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="weight_buffer_24_1_addr_2"/></StgValue>
</operation>

<operation id="921" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1025" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:884 %weight_buffer_24_1_addr_3 = getelementptr i16 %weight_buffer_24_1, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="weight_buffer_24_1_addr_3"/></StgValue>
</operation>

<operation id="922" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1026" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:885 %weight_buffer_24_1_addr_4 = getelementptr i16 %weight_buffer_24_1, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="weight_buffer_24_1_addr_4"/></StgValue>
</operation>

<operation id="923" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1027" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:886 %weight_buffer_24_1_addr_5 = getelementptr i16 %weight_buffer_24_1, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="weight_buffer_24_1_addr_5"/></StgValue>
</operation>

<operation id="924" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1028" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:887 %weight_buffer_24_1_addr_6 = getelementptr i16 %weight_buffer_24_1, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="weight_buffer_24_1_addr_6"/></StgValue>
</operation>

<operation id="925" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1029" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:888 %weight_buffer_24_1_addr_7 = getelementptr i16 %weight_buffer_24_1, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="weight_buffer_24_1_addr_7"/></StgValue>
</operation>

<operation id="926" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1030" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:889 %weight_buffer_24_1_addr_8 = getelementptr i16 %weight_buffer_24_1, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="weight_buffer_24_1_addr_8"/></StgValue>
</operation>

<operation id="927" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1031" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:890 %weight_buffer_24_2_addr = getelementptr i16 %weight_buffer_24_2, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="weight_buffer_24_2_addr"/></StgValue>
</operation>

<operation id="928" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1032" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:891 %weight_buffer_24_2_addr_1 = getelementptr i16 %weight_buffer_24_2, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="weight_buffer_24_2_addr_1"/></StgValue>
</operation>

<operation id="929" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1033" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:892 %weight_buffer_24_2_addr_2 = getelementptr i16 %weight_buffer_24_2, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="weight_buffer_24_2_addr_2"/></StgValue>
</operation>

<operation id="930" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1034" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:893 %weight_buffer_24_2_addr_3 = getelementptr i16 %weight_buffer_24_2, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="weight_buffer_24_2_addr_3"/></StgValue>
</operation>

<operation id="931" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1035" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:894 %weight_buffer_24_2_addr_4 = getelementptr i16 %weight_buffer_24_2, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="weight_buffer_24_2_addr_4"/></StgValue>
</operation>

<operation id="932" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1036" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:895 %weight_buffer_24_2_addr_5 = getelementptr i16 %weight_buffer_24_2, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="weight_buffer_24_2_addr_5"/></StgValue>
</operation>

<operation id="933" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1037" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:896 %weight_buffer_24_2_addr_6 = getelementptr i16 %weight_buffer_24_2, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="weight_buffer_24_2_addr_6"/></StgValue>
</operation>

<operation id="934" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1038" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:897 %weight_buffer_24_2_addr_7 = getelementptr i16 %weight_buffer_24_2, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="weight_buffer_24_2_addr_7"/></StgValue>
</operation>

<operation id="935" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1039" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:898 %weight_buffer_24_2_addr_8 = getelementptr i16 %weight_buffer_24_2, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="weight_buffer_24_2_addr_8"/></StgValue>
</operation>

<operation id="936" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1040" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:899 %weight_buffer_24_3_addr = getelementptr i16 %weight_buffer_24_3, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="weight_buffer_24_3_addr"/></StgValue>
</operation>

<operation id="937" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1041" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:900 %weight_buffer_24_3_addr_1 = getelementptr i16 %weight_buffer_24_3, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="weight_buffer_24_3_addr_1"/></StgValue>
</operation>

<operation id="938" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1042" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:901 %weight_buffer_24_3_addr_2 = getelementptr i16 %weight_buffer_24_3, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="weight_buffer_24_3_addr_2"/></StgValue>
</operation>

<operation id="939" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1043" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:902 %weight_buffer_24_3_addr_3 = getelementptr i16 %weight_buffer_24_3, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="weight_buffer_24_3_addr_3"/></StgValue>
</operation>

<operation id="940" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1044" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:903 %weight_buffer_24_3_addr_4 = getelementptr i16 %weight_buffer_24_3, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="weight_buffer_24_3_addr_4"/></StgValue>
</operation>

<operation id="941" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1045" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:904 %weight_buffer_24_3_addr_5 = getelementptr i16 %weight_buffer_24_3, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="weight_buffer_24_3_addr_5"/></StgValue>
</operation>

<operation id="942" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1046" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:905 %weight_buffer_24_3_addr_6 = getelementptr i16 %weight_buffer_24_3, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="weight_buffer_24_3_addr_6"/></StgValue>
</operation>

<operation id="943" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1047" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:906 %weight_buffer_24_3_addr_7 = getelementptr i16 %weight_buffer_24_3, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="weight_buffer_24_3_addr_7"/></StgValue>
</operation>

<operation id="944" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1048" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:907 %weight_buffer_24_3_addr_8 = getelementptr i16 %weight_buffer_24_3, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="weight_buffer_24_3_addr_8"/></StgValue>
</operation>

<operation id="945" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1049" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:908 %weight_buffer_25_0_addr = getelementptr i16 %weight_buffer_25_0, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="weight_buffer_25_0_addr"/></StgValue>
</operation>

<operation id="946" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1050" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:909 %weight_buffer_25_0_addr_1 = getelementptr i16 %weight_buffer_25_0, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="weight_buffer_25_0_addr_1"/></StgValue>
</operation>

<operation id="947" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1051" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:910 %weight_buffer_25_0_addr_2 = getelementptr i16 %weight_buffer_25_0, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="weight_buffer_25_0_addr_2"/></StgValue>
</operation>

<operation id="948" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1052" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:911 %weight_buffer_25_0_addr_3 = getelementptr i16 %weight_buffer_25_0, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="weight_buffer_25_0_addr_3"/></StgValue>
</operation>

<operation id="949" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1053" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:912 %weight_buffer_25_0_addr_4 = getelementptr i16 %weight_buffer_25_0, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="weight_buffer_25_0_addr_4"/></StgValue>
</operation>

<operation id="950" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1054" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:913 %weight_buffer_25_0_addr_5 = getelementptr i16 %weight_buffer_25_0, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="weight_buffer_25_0_addr_5"/></StgValue>
</operation>

<operation id="951" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1055" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:914 %weight_buffer_25_0_addr_6 = getelementptr i16 %weight_buffer_25_0, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="weight_buffer_25_0_addr_6"/></StgValue>
</operation>

<operation id="952" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1056" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:915 %weight_buffer_25_0_addr_7 = getelementptr i16 %weight_buffer_25_0, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="weight_buffer_25_0_addr_7"/></StgValue>
</operation>

<operation id="953" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1057" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:916 %weight_buffer_25_0_addr_8 = getelementptr i16 %weight_buffer_25_0, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="weight_buffer_25_0_addr_8"/></StgValue>
</operation>

<operation id="954" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1058" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:917 %weight_buffer_25_1_addr = getelementptr i16 %weight_buffer_25_1, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="weight_buffer_25_1_addr"/></StgValue>
</operation>

<operation id="955" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1059" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:918 %weight_buffer_25_1_addr_1 = getelementptr i16 %weight_buffer_25_1, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="weight_buffer_25_1_addr_1"/></StgValue>
</operation>

<operation id="956" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1060" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:919 %weight_buffer_25_1_addr_2 = getelementptr i16 %weight_buffer_25_1, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="weight_buffer_25_1_addr_2"/></StgValue>
</operation>

<operation id="957" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1061" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:920 %weight_buffer_25_1_addr_3 = getelementptr i16 %weight_buffer_25_1, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="weight_buffer_25_1_addr_3"/></StgValue>
</operation>

<operation id="958" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1062" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:921 %weight_buffer_25_1_addr_4 = getelementptr i16 %weight_buffer_25_1, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="weight_buffer_25_1_addr_4"/></StgValue>
</operation>

<operation id="959" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1063" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:922 %weight_buffer_25_1_addr_5 = getelementptr i16 %weight_buffer_25_1, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="weight_buffer_25_1_addr_5"/></StgValue>
</operation>

<operation id="960" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1064" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:923 %weight_buffer_25_1_addr_6 = getelementptr i16 %weight_buffer_25_1, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="weight_buffer_25_1_addr_6"/></StgValue>
</operation>

<operation id="961" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1065" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:924 %weight_buffer_25_1_addr_7 = getelementptr i16 %weight_buffer_25_1, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="weight_buffer_25_1_addr_7"/></StgValue>
</operation>

<operation id="962" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1066" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:925 %weight_buffer_25_1_addr_8 = getelementptr i16 %weight_buffer_25_1, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="weight_buffer_25_1_addr_8"/></StgValue>
</operation>

<operation id="963" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1067" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:926 %weight_buffer_25_2_addr = getelementptr i16 %weight_buffer_25_2, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="weight_buffer_25_2_addr"/></StgValue>
</operation>

<operation id="964" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1068" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:927 %weight_buffer_25_2_addr_1 = getelementptr i16 %weight_buffer_25_2, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="weight_buffer_25_2_addr_1"/></StgValue>
</operation>

<operation id="965" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1069" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:928 %weight_buffer_25_2_addr_2 = getelementptr i16 %weight_buffer_25_2, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="weight_buffer_25_2_addr_2"/></StgValue>
</operation>

<operation id="966" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1070" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:929 %weight_buffer_25_2_addr_3 = getelementptr i16 %weight_buffer_25_2, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="weight_buffer_25_2_addr_3"/></StgValue>
</operation>

<operation id="967" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1071" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:930 %weight_buffer_25_2_addr_4 = getelementptr i16 %weight_buffer_25_2, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="weight_buffer_25_2_addr_4"/></StgValue>
</operation>

<operation id="968" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1072" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:931 %weight_buffer_25_2_addr_5 = getelementptr i16 %weight_buffer_25_2, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="weight_buffer_25_2_addr_5"/></StgValue>
</operation>

<operation id="969" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1073" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:932 %weight_buffer_25_2_addr_6 = getelementptr i16 %weight_buffer_25_2, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="weight_buffer_25_2_addr_6"/></StgValue>
</operation>

<operation id="970" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1074" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:933 %weight_buffer_25_2_addr_7 = getelementptr i16 %weight_buffer_25_2, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="weight_buffer_25_2_addr_7"/></StgValue>
</operation>

<operation id="971" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1075" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:934 %weight_buffer_25_2_addr_8 = getelementptr i16 %weight_buffer_25_2, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="weight_buffer_25_2_addr_8"/></StgValue>
</operation>

<operation id="972" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1076" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:935 %weight_buffer_25_3_addr = getelementptr i16 %weight_buffer_25_3, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="weight_buffer_25_3_addr"/></StgValue>
</operation>

<operation id="973" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1077" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:936 %weight_buffer_25_3_addr_1 = getelementptr i16 %weight_buffer_25_3, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="weight_buffer_25_3_addr_1"/></StgValue>
</operation>

<operation id="974" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1078" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:937 %weight_buffer_25_3_addr_2 = getelementptr i16 %weight_buffer_25_3, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="weight_buffer_25_3_addr_2"/></StgValue>
</operation>

<operation id="975" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1079" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:938 %weight_buffer_25_3_addr_3 = getelementptr i16 %weight_buffer_25_3, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="weight_buffer_25_3_addr_3"/></StgValue>
</operation>

<operation id="976" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1080" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:939 %weight_buffer_25_3_addr_4 = getelementptr i16 %weight_buffer_25_3, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="weight_buffer_25_3_addr_4"/></StgValue>
</operation>

<operation id="977" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1081" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:940 %weight_buffer_25_3_addr_5 = getelementptr i16 %weight_buffer_25_3, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="weight_buffer_25_3_addr_5"/></StgValue>
</operation>

<operation id="978" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1082" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:941 %weight_buffer_25_3_addr_6 = getelementptr i16 %weight_buffer_25_3, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="weight_buffer_25_3_addr_6"/></StgValue>
</operation>

<operation id="979" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1083" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:942 %weight_buffer_25_3_addr_7 = getelementptr i16 %weight_buffer_25_3, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="weight_buffer_25_3_addr_7"/></StgValue>
</operation>

<operation id="980" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1084" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:943 %weight_buffer_25_3_addr_8 = getelementptr i16 %weight_buffer_25_3, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="weight_buffer_25_3_addr_8"/></StgValue>
</operation>

<operation id="981" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1085" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:944 %weight_buffer_26_0_addr = getelementptr i16 %weight_buffer_26_0, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="weight_buffer_26_0_addr"/></StgValue>
</operation>

<operation id="982" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1086" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:945 %weight_buffer_26_0_addr_1 = getelementptr i16 %weight_buffer_26_0, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="weight_buffer_26_0_addr_1"/></StgValue>
</operation>

<operation id="983" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1087" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:946 %weight_buffer_26_0_addr_2 = getelementptr i16 %weight_buffer_26_0, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="weight_buffer_26_0_addr_2"/></StgValue>
</operation>

<operation id="984" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1088" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:947 %weight_buffer_26_0_addr_3 = getelementptr i16 %weight_buffer_26_0, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="weight_buffer_26_0_addr_3"/></StgValue>
</operation>

<operation id="985" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1089" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:948 %weight_buffer_26_0_addr_4 = getelementptr i16 %weight_buffer_26_0, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="weight_buffer_26_0_addr_4"/></StgValue>
</operation>

<operation id="986" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1090" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:949 %weight_buffer_26_0_addr_5 = getelementptr i16 %weight_buffer_26_0, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="weight_buffer_26_0_addr_5"/></StgValue>
</operation>

<operation id="987" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1091" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:950 %weight_buffer_26_0_addr_6 = getelementptr i16 %weight_buffer_26_0, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="weight_buffer_26_0_addr_6"/></StgValue>
</operation>

<operation id="988" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1092" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:951 %weight_buffer_26_0_addr_7 = getelementptr i16 %weight_buffer_26_0, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="weight_buffer_26_0_addr_7"/></StgValue>
</operation>

<operation id="989" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1093" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:952 %weight_buffer_26_0_addr_8 = getelementptr i16 %weight_buffer_26_0, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="weight_buffer_26_0_addr_8"/></StgValue>
</operation>

<operation id="990" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1094" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:953 %weight_buffer_26_1_addr = getelementptr i16 %weight_buffer_26_1, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="weight_buffer_26_1_addr"/></StgValue>
</operation>

<operation id="991" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1095" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:954 %weight_buffer_26_1_addr_1 = getelementptr i16 %weight_buffer_26_1, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="weight_buffer_26_1_addr_1"/></StgValue>
</operation>

<operation id="992" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1096" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:955 %weight_buffer_26_1_addr_2 = getelementptr i16 %weight_buffer_26_1, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="weight_buffer_26_1_addr_2"/></StgValue>
</operation>

<operation id="993" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1097" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:956 %weight_buffer_26_1_addr_3 = getelementptr i16 %weight_buffer_26_1, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="weight_buffer_26_1_addr_3"/></StgValue>
</operation>

<operation id="994" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1098" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:957 %weight_buffer_26_1_addr_4 = getelementptr i16 %weight_buffer_26_1, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="weight_buffer_26_1_addr_4"/></StgValue>
</operation>

<operation id="995" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1099" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:958 %weight_buffer_26_1_addr_5 = getelementptr i16 %weight_buffer_26_1, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="weight_buffer_26_1_addr_5"/></StgValue>
</operation>

<operation id="996" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1100" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:959 %weight_buffer_26_1_addr_6 = getelementptr i16 %weight_buffer_26_1, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="weight_buffer_26_1_addr_6"/></StgValue>
</operation>

<operation id="997" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1101" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:960 %weight_buffer_26_1_addr_7 = getelementptr i16 %weight_buffer_26_1, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="weight_buffer_26_1_addr_7"/></StgValue>
</operation>

<operation id="998" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1102" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:961 %weight_buffer_26_1_addr_8 = getelementptr i16 %weight_buffer_26_1, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="weight_buffer_26_1_addr_8"/></StgValue>
</operation>

<operation id="999" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1103" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:962 %weight_buffer_26_2_addr = getelementptr i16 %weight_buffer_26_2, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="weight_buffer_26_2_addr"/></StgValue>
</operation>

<operation id="1000" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1104" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:963 %weight_buffer_26_2_addr_1 = getelementptr i16 %weight_buffer_26_2, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="weight_buffer_26_2_addr_1"/></StgValue>
</operation>

<operation id="1001" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1105" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:964 %weight_buffer_26_2_addr_2 = getelementptr i16 %weight_buffer_26_2, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="weight_buffer_26_2_addr_2"/></StgValue>
</operation>

<operation id="1002" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1106" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:965 %weight_buffer_26_2_addr_3 = getelementptr i16 %weight_buffer_26_2, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="weight_buffer_26_2_addr_3"/></StgValue>
</operation>

<operation id="1003" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1107" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:966 %weight_buffer_26_2_addr_4 = getelementptr i16 %weight_buffer_26_2, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="weight_buffer_26_2_addr_4"/></StgValue>
</operation>

<operation id="1004" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1108" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:967 %weight_buffer_26_2_addr_5 = getelementptr i16 %weight_buffer_26_2, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="weight_buffer_26_2_addr_5"/></StgValue>
</operation>

<operation id="1005" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1109" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:968 %weight_buffer_26_2_addr_6 = getelementptr i16 %weight_buffer_26_2, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="weight_buffer_26_2_addr_6"/></StgValue>
</operation>

<operation id="1006" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1110" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:969 %weight_buffer_26_2_addr_7 = getelementptr i16 %weight_buffer_26_2, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="weight_buffer_26_2_addr_7"/></StgValue>
</operation>

<operation id="1007" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1111" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:970 %weight_buffer_26_2_addr_8 = getelementptr i16 %weight_buffer_26_2, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="weight_buffer_26_2_addr_8"/></StgValue>
</operation>

<operation id="1008" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1112" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:971 %weight_buffer_26_3_addr = getelementptr i16 %weight_buffer_26_3, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="weight_buffer_26_3_addr"/></StgValue>
</operation>

<operation id="1009" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1113" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:972 %weight_buffer_26_3_addr_1 = getelementptr i16 %weight_buffer_26_3, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="weight_buffer_26_3_addr_1"/></StgValue>
</operation>

<operation id="1010" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1114" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:973 %weight_buffer_26_3_addr_2 = getelementptr i16 %weight_buffer_26_3, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="weight_buffer_26_3_addr_2"/></StgValue>
</operation>

<operation id="1011" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1115" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:974 %weight_buffer_26_3_addr_3 = getelementptr i16 %weight_buffer_26_3, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="weight_buffer_26_3_addr_3"/></StgValue>
</operation>

<operation id="1012" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1116" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:975 %weight_buffer_26_3_addr_4 = getelementptr i16 %weight_buffer_26_3, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="weight_buffer_26_3_addr_4"/></StgValue>
</operation>

<operation id="1013" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1117" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:976 %weight_buffer_26_3_addr_5 = getelementptr i16 %weight_buffer_26_3, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="weight_buffer_26_3_addr_5"/></StgValue>
</operation>

<operation id="1014" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1118" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:977 %weight_buffer_26_3_addr_6 = getelementptr i16 %weight_buffer_26_3, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="weight_buffer_26_3_addr_6"/></StgValue>
</operation>

<operation id="1015" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1119" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:978 %weight_buffer_26_3_addr_7 = getelementptr i16 %weight_buffer_26_3, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="weight_buffer_26_3_addr_7"/></StgValue>
</operation>

<operation id="1016" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1120" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:979 %weight_buffer_26_3_addr_8 = getelementptr i16 %weight_buffer_26_3, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="weight_buffer_26_3_addr_8"/></StgValue>
</operation>

<operation id="1017" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1121" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:980 %weight_buffer_27_0_addr = getelementptr i16 %weight_buffer_27_0, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="weight_buffer_27_0_addr"/></StgValue>
</operation>

<operation id="1018" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1122" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:981 %weight_buffer_27_0_addr_1 = getelementptr i16 %weight_buffer_27_0, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="weight_buffer_27_0_addr_1"/></StgValue>
</operation>

<operation id="1019" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1123" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:982 %weight_buffer_27_0_addr_2 = getelementptr i16 %weight_buffer_27_0, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="weight_buffer_27_0_addr_2"/></StgValue>
</operation>

<operation id="1020" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1124" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:983 %weight_buffer_27_0_addr_3 = getelementptr i16 %weight_buffer_27_0, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="weight_buffer_27_0_addr_3"/></StgValue>
</operation>

<operation id="1021" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1125" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:984 %weight_buffer_27_0_addr_4 = getelementptr i16 %weight_buffer_27_0, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="weight_buffer_27_0_addr_4"/></StgValue>
</operation>

<operation id="1022" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1126" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:985 %weight_buffer_27_0_addr_5 = getelementptr i16 %weight_buffer_27_0, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="weight_buffer_27_0_addr_5"/></StgValue>
</operation>

<operation id="1023" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1127" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:986 %weight_buffer_27_0_addr_6 = getelementptr i16 %weight_buffer_27_0, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="weight_buffer_27_0_addr_6"/></StgValue>
</operation>

<operation id="1024" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1128" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:987 %weight_buffer_27_0_addr_7 = getelementptr i16 %weight_buffer_27_0, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="weight_buffer_27_0_addr_7"/></StgValue>
</operation>

<operation id="1025" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1129" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:988 %weight_buffer_27_0_addr_8 = getelementptr i16 %weight_buffer_27_0, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="weight_buffer_27_0_addr_8"/></StgValue>
</operation>

<operation id="1026" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1130" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:989 %weight_buffer_27_1_addr = getelementptr i16 %weight_buffer_27_1, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="weight_buffer_27_1_addr"/></StgValue>
</operation>

<operation id="1027" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1131" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:990 %weight_buffer_27_1_addr_1 = getelementptr i16 %weight_buffer_27_1, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="weight_buffer_27_1_addr_1"/></StgValue>
</operation>

<operation id="1028" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1132" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:991 %weight_buffer_27_1_addr_2 = getelementptr i16 %weight_buffer_27_1, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="weight_buffer_27_1_addr_2"/></StgValue>
</operation>

<operation id="1029" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1133" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:992 %weight_buffer_27_1_addr_3 = getelementptr i16 %weight_buffer_27_1, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="weight_buffer_27_1_addr_3"/></StgValue>
</operation>

<operation id="1030" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1134" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:993 %weight_buffer_27_1_addr_4 = getelementptr i16 %weight_buffer_27_1, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="weight_buffer_27_1_addr_4"/></StgValue>
</operation>

<operation id="1031" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1135" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:994 %weight_buffer_27_1_addr_5 = getelementptr i16 %weight_buffer_27_1, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="weight_buffer_27_1_addr_5"/></StgValue>
</operation>

<operation id="1032" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1136" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:995 %weight_buffer_27_1_addr_6 = getelementptr i16 %weight_buffer_27_1, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="weight_buffer_27_1_addr_6"/></StgValue>
</operation>

<operation id="1033" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1137" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:996 %weight_buffer_27_1_addr_7 = getelementptr i16 %weight_buffer_27_1, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="weight_buffer_27_1_addr_7"/></StgValue>
</operation>

<operation id="1034" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1138" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:997 %weight_buffer_27_1_addr_8 = getelementptr i16 %weight_buffer_27_1, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="weight_buffer_27_1_addr_8"/></StgValue>
</operation>

<operation id="1035" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1139" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:998 %weight_buffer_27_2_addr = getelementptr i16 %weight_buffer_27_2, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="weight_buffer_27_2_addr"/></StgValue>
</operation>

<operation id="1036" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1140" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:999 %weight_buffer_27_2_addr_1 = getelementptr i16 %weight_buffer_27_2, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="weight_buffer_27_2_addr_1"/></StgValue>
</operation>

<operation id="1037" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1141" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1000 %weight_buffer_27_2_addr_2 = getelementptr i16 %weight_buffer_27_2, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="weight_buffer_27_2_addr_2"/></StgValue>
</operation>

<operation id="1038" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1142" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1001 %weight_buffer_27_2_addr_3 = getelementptr i16 %weight_buffer_27_2, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="weight_buffer_27_2_addr_3"/></StgValue>
</operation>

<operation id="1039" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1143" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1002 %weight_buffer_27_2_addr_4 = getelementptr i16 %weight_buffer_27_2, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="weight_buffer_27_2_addr_4"/></StgValue>
</operation>

<operation id="1040" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1144" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1003 %weight_buffer_27_2_addr_5 = getelementptr i16 %weight_buffer_27_2, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="weight_buffer_27_2_addr_5"/></StgValue>
</operation>

<operation id="1041" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1145" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1004 %weight_buffer_27_2_addr_6 = getelementptr i16 %weight_buffer_27_2, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="weight_buffer_27_2_addr_6"/></StgValue>
</operation>

<operation id="1042" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1146" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1005 %weight_buffer_27_2_addr_7 = getelementptr i16 %weight_buffer_27_2, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="weight_buffer_27_2_addr_7"/></StgValue>
</operation>

<operation id="1043" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1147" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1006 %weight_buffer_27_2_addr_8 = getelementptr i16 %weight_buffer_27_2, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="weight_buffer_27_2_addr_8"/></StgValue>
</operation>

<operation id="1044" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1148" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1007 %weight_buffer_27_3_addr = getelementptr i16 %weight_buffer_27_3, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="weight_buffer_27_3_addr"/></StgValue>
</operation>

<operation id="1045" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1149" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1008 %weight_buffer_27_3_addr_1 = getelementptr i16 %weight_buffer_27_3, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="weight_buffer_27_3_addr_1"/></StgValue>
</operation>

<operation id="1046" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1150" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1009 %weight_buffer_27_3_addr_2 = getelementptr i16 %weight_buffer_27_3, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="weight_buffer_27_3_addr_2"/></StgValue>
</operation>

<operation id="1047" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1151" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1010 %weight_buffer_27_3_addr_3 = getelementptr i16 %weight_buffer_27_3, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="weight_buffer_27_3_addr_3"/></StgValue>
</operation>

<operation id="1048" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1152" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1011 %weight_buffer_27_3_addr_4 = getelementptr i16 %weight_buffer_27_3, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="weight_buffer_27_3_addr_4"/></StgValue>
</operation>

<operation id="1049" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1153" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1012 %weight_buffer_27_3_addr_5 = getelementptr i16 %weight_buffer_27_3, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="weight_buffer_27_3_addr_5"/></StgValue>
</operation>

<operation id="1050" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1154" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1013 %weight_buffer_27_3_addr_6 = getelementptr i16 %weight_buffer_27_3, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="weight_buffer_27_3_addr_6"/></StgValue>
</operation>

<operation id="1051" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1155" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1014 %weight_buffer_27_3_addr_7 = getelementptr i16 %weight_buffer_27_3, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="weight_buffer_27_3_addr_7"/></StgValue>
</operation>

<operation id="1052" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1156" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1015 %weight_buffer_27_3_addr_8 = getelementptr i16 %weight_buffer_27_3, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="weight_buffer_27_3_addr_8"/></StgValue>
</operation>

<operation id="1053" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1157" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1016 %weight_buffer_28_0_addr = getelementptr i16 %weight_buffer_28_0, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="weight_buffer_28_0_addr"/></StgValue>
</operation>

<operation id="1054" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1158" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1017 %weight_buffer_28_0_addr_1 = getelementptr i16 %weight_buffer_28_0, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="weight_buffer_28_0_addr_1"/></StgValue>
</operation>

<operation id="1055" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1159" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1018 %weight_buffer_28_0_addr_2 = getelementptr i16 %weight_buffer_28_0, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="weight_buffer_28_0_addr_2"/></StgValue>
</operation>

<operation id="1056" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1160" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1019 %weight_buffer_28_0_addr_3 = getelementptr i16 %weight_buffer_28_0, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="weight_buffer_28_0_addr_3"/></StgValue>
</operation>

<operation id="1057" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1161" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1020 %weight_buffer_28_0_addr_4 = getelementptr i16 %weight_buffer_28_0, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="weight_buffer_28_0_addr_4"/></StgValue>
</operation>

<operation id="1058" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1162" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1021 %weight_buffer_28_0_addr_5 = getelementptr i16 %weight_buffer_28_0, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="weight_buffer_28_0_addr_5"/></StgValue>
</operation>

<operation id="1059" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1163" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1022 %weight_buffer_28_0_addr_6 = getelementptr i16 %weight_buffer_28_0, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="weight_buffer_28_0_addr_6"/></StgValue>
</operation>

<operation id="1060" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1164" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1023 %weight_buffer_28_0_addr_7 = getelementptr i16 %weight_buffer_28_0, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="weight_buffer_28_0_addr_7"/></StgValue>
</operation>

<operation id="1061" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1165" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1024 %weight_buffer_28_0_addr_8 = getelementptr i16 %weight_buffer_28_0, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="weight_buffer_28_0_addr_8"/></StgValue>
</operation>

<operation id="1062" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1166" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1025 %weight_buffer_28_1_addr = getelementptr i16 %weight_buffer_28_1, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="weight_buffer_28_1_addr"/></StgValue>
</operation>

<operation id="1063" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1167" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1026 %weight_buffer_28_1_addr_1 = getelementptr i16 %weight_buffer_28_1, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="weight_buffer_28_1_addr_1"/></StgValue>
</operation>

<operation id="1064" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1168" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1027 %weight_buffer_28_1_addr_2 = getelementptr i16 %weight_buffer_28_1, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="weight_buffer_28_1_addr_2"/></StgValue>
</operation>

<operation id="1065" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1169" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1028 %weight_buffer_28_1_addr_3 = getelementptr i16 %weight_buffer_28_1, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="weight_buffer_28_1_addr_3"/></StgValue>
</operation>

<operation id="1066" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1170" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1029 %weight_buffer_28_1_addr_4 = getelementptr i16 %weight_buffer_28_1, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="weight_buffer_28_1_addr_4"/></StgValue>
</operation>

<operation id="1067" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1171" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1030 %weight_buffer_28_1_addr_5 = getelementptr i16 %weight_buffer_28_1, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="weight_buffer_28_1_addr_5"/></StgValue>
</operation>

<operation id="1068" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1172" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1031 %weight_buffer_28_1_addr_6 = getelementptr i16 %weight_buffer_28_1, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="weight_buffer_28_1_addr_6"/></StgValue>
</operation>

<operation id="1069" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1173" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1032 %weight_buffer_28_1_addr_7 = getelementptr i16 %weight_buffer_28_1, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="weight_buffer_28_1_addr_7"/></StgValue>
</operation>

<operation id="1070" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1174" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1033 %weight_buffer_28_1_addr_8 = getelementptr i16 %weight_buffer_28_1, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="weight_buffer_28_1_addr_8"/></StgValue>
</operation>

<operation id="1071" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1175" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1034 %weight_buffer_28_2_addr = getelementptr i16 %weight_buffer_28_2, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="weight_buffer_28_2_addr"/></StgValue>
</operation>

<operation id="1072" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1176" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1035 %weight_buffer_28_2_addr_1 = getelementptr i16 %weight_buffer_28_2, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="weight_buffer_28_2_addr_1"/></StgValue>
</operation>

<operation id="1073" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1177" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1036 %weight_buffer_28_2_addr_2 = getelementptr i16 %weight_buffer_28_2, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="weight_buffer_28_2_addr_2"/></StgValue>
</operation>

<operation id="1074" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1178" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1037 %weight_buffer_28_2_addr_3 = getelementptr i16 %weight_buffer_28_2, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="weight_buffer_28_2_addr_3"/></StgValue>
</operation>

<operation id="1075" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1179" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1038 %weight_buffer_28_2_addr_4 = getelementptr i16 %weight_buffer_28_2, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="weight_buffer_28_2_addr_4"/></StgValue>
</operation>

<operation id="1076" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1180" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1039 %weight_buffer_28_2_addr_5 = getelementptr i16 %weight_buffer_28_2, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="weight_buffer_28_2_addr_5"/></StgValue>
</operation>

<operation id="1077" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1181" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1040 %weight_buffer_28_2_addr_6 = getelementptr i16 %weight_buffer_28_2, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="weight_buffer_28_2_addr_6"/></StgValue>
</operation>

<operation id="1078" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1182" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1041 %weight_buffer_28_2_addr_7 = getelementptr i16 %weight_buffer_28_2, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="weight_buffer_28_2_addr_7"/></StgValue>
</operation>

<operation id="1079" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1183" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1042 %weight_buffer_28_2_addr_8 = getelementptr i16 %weight_buffer_28_2, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="weight_buffer_28_2_addr_8"/></StgValue>
</operation>

<operation id="1080" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1184" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1043 %weight_buffer_28_3_addr = getelementptr i16 %weight_buffer_28_3, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="weight_buffer_28_3_addr"/></StgValue>
</operation>

<operation id="1081" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1185" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1044 %weight_buffer_28_3_addr_1 = getelementptr i16 %weight_buffer_28_3, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="weight_buffer_28_3_addr_1"/></StgValue>
</operation>

<operation id="1082" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1186" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1045 %weight_buffer_28_3_addr_2 = getelementptr i16 %weight_buffer_28_3, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="weight_buffer_28_3_addr_2"/></StgValue>
</operation>

<operation id="1083" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1187" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1046 %weight_buffer_28_3_addr_3 = getelementptr i16 %weight_buffer_28_3, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="weight_buffer_28_3_addr_3"/></StgValue>
</operation>

<operation id="1084" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1188" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1047 %weight_buffer_28_3_addr_4 = getelementptr i16 %weight_buffer_28_3, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="weight_buffer_28_3_addr_4"/></StgValue>
</operation>

<operation id="1085" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1189" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1048 %weight_buffer_28_3_addr_5 = getelementptr i16 %weight_buffer_28_3, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="weight_buffer_28_3_addr_5"/></StgValue>
</operation>

<operation id="1086" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1190" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1049 %weight_buffer_28_3_addr_6 = getelementptr i16 %weight_buffer_28_3, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="weight_buffer_28_3_addr_6"/></StgValue>
</operation>

<operation id="1087" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1191" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1050 %weight_buffer_28_3_addr_7 = getelementptr i16 %weight_buffer_28_3, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="weight_buffer_28_3_addr_7"/></StgValue>
</operation>

<operation id="1088" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1192" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1051 %weight_buffer_28_3_addr_8 = getelementptr i16 %weight_buffer_28_3, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="weight_buffer_28_3_addr_8"/></StgValue>
</operation>

<operation id="1089" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1193" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1052 %weight_buffer_29_0_addr = getelementptr i16 %weight_buffer_29_0, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="weight_buffer_29_0_addr"/></StgValue>
</operation>

<operation id="1090" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1194" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1053 %weight_buffer_29_0_addr_1 = getelementptr i16 %weight_buffer_29_0, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="weight_buffer_29_0_addr_1"/></StgValue>
</operation>

<operation id="1091" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1195" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1054 %weight_buffer_29_0_addr_2 = getelementptr i16 %weight_buffer_29_0, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="weight_buffer_29_0_addr_2"/></StgValue>
</operation>

<operation id="1092" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1196" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1055 %weight_buffer_29_0_addr_3 = getelementptr i16 %weight_buffer_29_0, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="weight_buffer_29_0_addr_3"/></StgValue>
</operation>

<operation id="1093" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1197" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1056 %weight_buffer_29_0_addr_4 = getelementptr i16 %weight_buffer_29_0, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="weight_buffer_29_0_addr_4"/></StgValue>
</operation>

<operation id="1094" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1198" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1057 %weight_buffer_29_0_addr_5 = getelementptr i16 %weight_buffer_29_0, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="weight_buffer_29_0_addr_5"/></StgValue>
</operation>

<operation id="1095" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1199" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1058 %weight_buffer_29_0_addr_6 = getelementptr i16 %weight_buffer_29_0, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="weight_buffer_29_0_addr_6"/></StgValue>
</operation>

<operation id="1096" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1200" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1059 %weight_buffer_29_0_addr_7 = getelementptr i16 %weight_buffer_29_0, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="weight_buffer_29_0_addr_7"/></StgValue>
</operation>

<operation id="1097" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1201" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1060 %weight_buffer_29_0_addr_8 = getelementptr i16 %weight_buffer_29_0, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="weight_buffer_29_0_addr_8"/></StgValue>
</operation>

<operation id="1098" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1202" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1061 %weight_buffer_29_1_addr = getelementptr i16 %weight_buffer_29_1, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="weight_buffer_29_1_addr"/></StgValue>
</operation>

<operation id="1099" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1203" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1062 %weight_buffer_29_1_addr_1 = getelementptr i16 %weight_buffer_29_1, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="weight_buffer_29_1_addr_1"/></StgValue>
</operation>

<operation id="1100" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1204" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1063 %weight_buffer_29_1_addr_2 = getelementptr i16 %weight_buffer_29_1, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="weight_buffer_29_1_addr_2"/></StgValue>
</operation>

<operation id="1101" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1205" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1064 %weight_buffer_29_1_addr_3 = getelementptr i16 %weight_buffer_29_1, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="weight_buffer_29_1_addr_3"/></StgValue>
</operation>

<operation id="1102" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1206" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1065 %weight_buffer_29_1_addr_4 = getelementptr i16 %weight_buffer_29_1, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="weight_buffer_29_1_addr_4"/></StgValue>
</operation>

<operation id="1103" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1207" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1066 %weight_buffer_29_1_addr_5 = getelementptr i16 %weight_buffer_29_1, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="weight_buffer_29_1_addr_5"/></StgValue>
</operation>

<operation id="1104" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1208" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1067 %weight_buffer_29_1_addr_6 = getelementptr i16 %weight_buffer_29_1, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="weight_buffer_29_1_addr_6"/></StgValue>
</operation>

<operation id="1105" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1209" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1068 %weight_buffer_29_1_addr_7 = getelementptr i16 %weight_buffer_29_1, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="weight_buffer_29_1_addr_7"/></StgValue>
</operation>

<operation id="1106" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1210" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1069 %weight_buffer_29_1_addr_8 = getelementptr i16 %weight_buffer_29_1, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="weight_buffer_29_1_addr_8"/></StgValue>
</operation>

<operation id="1107" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1211" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1070 %weight_buffer_29_2_addr = getelementptr i16 %weight_buffer_29_2, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="weight_buffer_29_2_addr"/></StgValue>
</operation>

<operation id="1108" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1212" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1071 %weight_buffer_29_2_addr_1 = getelementptr i16 %weight_buffer_29_2, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="weight_buffer_29_2_addr_1"/></StgValue>
</operation>

<operation id="1109" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1213" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1072 %weight_buffer_29_2_addr_2 = getelementptr i16 %weight_buffer_29_2, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="weight_buffer_29_2_addr_2"/></StgValue>
</operation>

<operation id="1110" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1214" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1073 %weight_buffer_29_2_addr_3 = getelementptr i16 %weight_buffer_29_2, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="weight_buffer_29_2_addr_3"/></StgValue>
</operation>

<operation id="1111" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1215" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1074 %weight_buffer_29_2_addr_4 = getelementptr i16 %weight_buffer_29_2, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="weight_buffer_29_2_addr_4"/></StgValue>
</operation>

<operation id="1112" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1216" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1075 %weight_buffer_29_2_addr_5 = getelementptr i16 %weight_buffer_29_2, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="weight_buffer_29_2_addr_5"/></StgValue>
</operation>

<operation id="1113" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1217" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1076 %weight_buffer_29_2_addr_6 = getelementptr i16 %weight_buffer_29_2, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="weight_buffer_29_2_addr_6"/></StgValue>
</operation>

<operation id="1114" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1218" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1077 %weight_buffer_29_2_addr_7 = getelementptr i16 %weight_buffer_29_2, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="weight_buffer_29_2_addr_7"/></StgValue>
</operation>

<operation id="1115" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1219" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1078 %weight_buffer_29_2_addr_8 = getelementptr i16 %weight_buffer_29_2, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="weight_buffer_29_2_addr_8"/></StgValue>
</operation>

<operation id="1116" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1220" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1079 %weight_buffer_29_3_addr = getelementptr i16 %weight_buffer_29_3, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="weight_buffer_29_3_addr"/></StgValue>
</operation>

<operation id="1117" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1221" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1080 %weight_buffer_29_3_addr_1 = getelementptr i16 %weight_buffer_29_3, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="weight_buffer_29_3_addr_1"/></StgValue>
</operation>

<operation id="1118" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1222" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1081 %weight_buffer_29_3_addr_2 = getelementptr i16 %weight_buffer_29_3, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="weight_buffer_29_3_addr_2"/></StgValue>
</operation>

<operation id="1119" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1223" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1082 %weight_buffer_29_3_addr_3 = getelementptr i16 %weight_buffer_29_3, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="weight_buffer_29_3_addr_3"/></StgValue>
</operation>

<operation id="1120" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1224" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1083 %weight_buffer_29_3_addr_4 = getelementptr i16 %weight_buffer_29_3, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="weight_buffer_29_3_addr_4"/></StgValue>
</operation>

<operation id="1121" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1225" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1084 %weight_buffer_29_3_addr_5 = getelementptr i16 %weight_buffer_29_3, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="weight_buffer_29_3_addr_5"/></StgValue>
</operation>

<operation id="1122" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1226" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1085 %weight_buffer_29_3_addr_6 = getelementptr i16 %weight_buffer_29_3, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="weight_buffer_29_3_addr_6"/></StgValue>
</operation>

<operation id="1123" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1227" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1086 %weight_buffer_29_3_addr_7 = getelementptr i16 %weight_buffer_29_3, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="weight_buffer_29_3_addr_7"/></StgValue>
</operation>

<operation id="1124" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1228" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1087 %weight_buffer_29_3_addr_8 = getelementptr i16 %weight_buffer_29_3, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="weight_buffer_29_3_addr_8"/></StgValue>
</operation>

<operation id="1125" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1229" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1088 %weight_buffer_30_0_addr = getelementptr i16 %weight_buffer_30_0, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="weight_buffer_30_0_addr"/></StgValue>
</operation>

<operation id="1126" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1230" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1089 %weight_buffer_30_0_addr_1 = getelementptr i16 %weight_buffer_30_0, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="weight_buffer_30_0_addr_1"/></StgValue>
</operation>

<operation id="1127" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1231" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1090 %weight_buffer_30_0_addr_2 = getelementptr i16 %weight_buffer_30_0, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="weight_buffer_30_0_addr_2"/></StgValue>
</operation>

<operation id="1128" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1232" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1091 %weight_buffer_30_0_addr_3 = getelementptr i16 %weight_buffer_30_0, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="weight_buffer_30_0_addr_3"/></StgValue>
</operation>

<operation id="1129" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1233" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1092 %weight_buffer_30_0_addr_4 = getelementptr i16 %weight_buffer_30_0, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="weight_buffer_30_0_addr_4"/></StgValue>
</operation>

<operation id="1130" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1234" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1093 %weight_buffer_30_0_addr_5 = getelementptr i16 %weight_buffer_30_0, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="weight_buffer_30_0_addr_5"/></StgValue>
</operation>

<operation id="1131" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1235" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1094 %weight_buffer_30_0_addr_6 = getelementptr i16 %weight_buffer_30_0, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="weight_buffer_30_0_addr_6"/></StgValue>
</operation>

<operation id="1132" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1236" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1095 %weight_buffer_30_0_addr_7 = getelementptr i16 %weight_buffer_30_0, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="weight_buffer_30_0_addr_7"/></StgValue>
</operation>

<operation id="1133" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1237" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1096 %weight_buffer_30_0_addr_8 = getelementptr i16 %weight_buffer_30_0, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="weight_buffer_30_0_addr_8"/></StgValue>
</operation>

<operation id="1134" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1238" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1097 %weight_buffer_30_1_addr = getelementptr i16 %weight_buffer_30_1, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="weight_buffer_30_1_addr"/></StgValue>
</operation>

<operation id="1135" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1239" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1098 %weight_buffer_30_1_addr_1 = getelementptr i16 %weight_buffer_30_1, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="weight_buffer_30_1_addr_1"/></StgValue>
</operation>

<operation id="1136" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1240" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1099 %weight_buffer_30_1_addr_2 = getelementptr i16 %weight_buffer_30_1, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="weight_buffer_30_1_addr_2"/></StgValue>
</operation>

<operation id="1137" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1241" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1100 %weight_buffer_30_1_addr_3 = getelementptr i16 %weight_buffer_30_1, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="weight_buffer_30_1_addr_3"/></StgValue>
</operation>

<operation id="1138" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1242" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1101 %weight_buffer_30_1_addr_4 = getelementptr i16 %weight_buffer_30_1, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="weight_buffer_30_1_addr_4"/></StgValue>
</operation>

<operation id="1139" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1243" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1102 %weight_buffer_30_1_addr_5 = getelementptr i16 %weight_buffer_30_1, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="weight_buffer_30_1_addr_5"/></StgValue>
</operation>

<operation id="1140" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1244" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1103 %weight_buffer_30_1_addr_6 = getelementptr i16 %weight_buffer_30_1, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="weight_buffer_30_1_addr_6"/></StgValue>
</operation>

<operation id="1141" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1245" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1104 %weight_buffer_30_1_addr_7 = getelementptr i16 %weight_buffer_30_1, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="weight_buffer_30_1_addr_7"/></StgValue>
</operation>

<operation id="1142" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1246" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1105 %weight_buffer_30_1_addr_8 = getelementptr i16 %weight_buffer_30_1, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="weight_buffer_30_1_addr_8"/></StgValue>
</operation>

<operation id="1143" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1247" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1106 %weight_buffer_30_2_addr = getelementptr i16 %weight_buffer_30_2, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="weight_buffer_30_2_addr"/></StgValue>
</operation>

<operation id="1144" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1248" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1107 %weight_buffer_30_2_addr_1 = getelementptr i16 %weight_buffer_30_2, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="weight_buffer_30_2_addr_1"/></StgValue>
</operation>

<operation id="1145" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1249" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1108 %weight_buffer_30_2_addr_2 = getelementptr i16 %weight_buffer_30_2, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="weight_buffer_30_2_addr_2"/></StgValue>
</operation>

<operation id="1146" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1250" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1109 %weight_buffer_30_2_addr_3 = getelementptr i16 %weight_buffer_30_2, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="weight_buffer_30_2_addr_3"/></StgValue>
</operation>

<operation id="1147" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1251" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1110 %weight_buffer_30_2_addr_4 = getelementptr i16 %weight_buffer_30_2, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="weight_buffer_30_2_addr_4"/></StgValue>
</operation>

<operation id="1148" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1252" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1111 %weight_buffer_30_2_addr_5 = getelementptr i16 %weight_buffer_30_2, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="weight_buffer_30_2_addr_5"/></StgValue>
</operation>

<operation id="1149" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1253" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1112 %weight_buffer_30_2_addr_6 = getelementptr i16 %weight_buffer_30_2, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="weight_buffer_30_2_addr_6"/></StgValue>
</operation>

<operation id="1150" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1254" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1113 %weight_buffer_30_2_addr_7 = getelementptr i16 %weight_buffer_30_2, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="weight_buffer_30_2_addr_7"/></StgValue>
</operation>

<operation id="1151" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1255" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1114 %weight_buffer_30_2_addr_8 = getelementptr i16 %weight_buffer_30_2, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="weight_buffer_30_2_addr_8"/></StgValue>
</operation>

<operation id="1152" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1256" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1115 %weight_buffer_30_3_addr = getelementptr i16 %weight_buffer_30_3, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="weight_buffer_30_3_addr"/></StgValue>
</operation>

<operation id="1153" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1257" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1116 %weight_buffer_30_3_addr_1 = getelementptr i16 %weight_buffer_30_3, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="weight_buffer_30_3_addr_1"/></StgValue>
</operation>

<operation id="1154" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1258" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1117 %weight_buffer_30_3_addr_2 = getelementptr i16 %weight_buffer_30_3, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="weight_buffer_30_3_addr_2"/></StgValue>
</operation>

<operation id="1155" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1259" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1118 %weight_buffer_30_3_addr_3 = getelementptr i16 %weight_buffer_30_3, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="weight_buffer_30_3_addr_3"/></StgValue>
</operation>

<operation id="1156" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1260" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1119 %weight_buffer_30_3_addr_4 = getelementptr i16 %weight_buffer_30_3, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="weight_buffer_30_3_addr_4"/></StgValue>
</operation>

<operation id="1157" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1261" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1120 %weight_buffer_30_3_addr_5 = getelementptr i16 %weight_buffer_30_3, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="weight_buffer_30_3_addr_5"/></StgValue>
</operation>

<operation id="1158" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1262" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1121 %weight_buffer_30_3_addr_6 = getelementptr i16 %weight_buffer_30_3, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="weight_buffer_30_3_addr_6"/></StgValue>
</operation>

<operation id="1159" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1263" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1122 %weight_buffer_30_3_addr_7 = getelementptr i16 %weight_buffer_30_3, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="weight_buffer_30_3_addr_7"/></StgValue>
</operation>

<operation id="1160" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1264" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1123 %weight_buffer_30_3_addr_8 = getelementptr i16 %weight_buffer_30_3, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="weight_buffer_30_3_addr_8"/></StgValue>
</operation>

<operation id="1161" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1265" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1124 %weight_buffer_31_0_addr = getelementptr i16 %weight_buffer_31_0, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="weight_buffer_31_0_addr"/></StgValue>
</operation>

<operation id="1162" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1266" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1125 %weight_buffer_31_0_addr_1 = getelementptr i16 %weight_buffer_31_0, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="weight_buffer_31_0_addr_1"/></StgValue>
</operation>

<operation id="1163" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1267" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1126 %weight_buffer_31_0_addr_2 = getelementptr i16 %weight_buffer_31_0, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="weight_buffer_31_0_addr_2"/></StgValue>
</operation>

<operation id="1164" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1268" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1127 %weight_buffer_31_0_addr_3 = getelementptr i16 %weight_buffer_31_0, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="weight_buffer_31_0_addr_3"/></StgValue>
</operation>

<operation id="1165" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1269" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1128 %weight_buffer_31_0_addr_4 = getelementptr i16 %weight_buffer_31_0, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="weight_buffer_31_0_addr_4"/></StgValue>
</operation>

<operation id="1166" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1270" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1129 %weight_buffer_31_0_addr_5 = getelementptr i16 %weight_buffer_31_0, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="weight_buffer_31_0_addr_5"/></StgValue>
</operation>

<operation id="1167" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1271" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1130 %weight_buffer_31_0_addr_6 = getelementptr i16 %weight_buffer_31_0, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="weight_buffer_31_0_addr_6"/></StgValue>
</operation>

<operation id="1168" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1272" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1131 %weight_buffer_31_0_addr_7 = getelementptr i16 %weight_buffer_31_0, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="weight_buffer_31_0_addr_7"/></StgValue>
</operation>

<operation id="1169" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1273" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1132 %weight_buffer_31_0_addr_8 = getelementptr i16 %weight_buffer_31_0, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="weight_buffer_31_0_addr_8"/></StgValue>
</operation>

<operation id="1170" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1274" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1133 %weight_buffer_31_1_addr = getelementptr i16 %weight_buffer_31_1, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="weight_buffer_31_1_addr"/></StgValue>
</operation>

<operation id="1171" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1275" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1134 %weight_buffer_31_1_addr_1 = getelementptr i16 %weight_buffer_31_1, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="weight_buffer_31_1_addr_1"/></StgValue>
</operation>

<operation id="1172" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1276" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1135 %weight_buffer_31_1_addr_2 = getelementptr i16 %weight_buffer_31_1, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="weight_buffer_31_1_addr_2"/></StgValue>
</operation>

<operation id="1173" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1277" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1136 %weight_buffer_31_1_addr_3 = getelementptr i16 %weight_buffer_31_1, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="weight_buffer_31_1_addr_3"/></StgValue>
</operation>

<operation id="1174" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1278" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1137 %weight_buffer_31_1_addr_4 = getelementptr i16 %weight_buffer_31_1, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="weight_buffer_31_1_addr_4"/></StgValue>
</operation>

<operation id="1175" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1279" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1138 %weight_buffer_31_1_addr_5 = getelementptr i16 %weight_buffer_31_1, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="weight_buffer_31_1_addr_5"/></StgValue>
</operation>

<operation id="1176" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1280" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1139 %weight_buffer_31_1_addr_6 = getelementptr i16 %weight_buffer_31_1, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="weight_buffer_31_1_addr_6"/></StgValue>
</operation>

<operation id="1177" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1281" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1140 %weight_buffer_31_1_addr_7 = getelementptr i16 %weight_buffer_31_1, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="weight_buffer_31_1_addr_7"/></StgValue>
</operation>

<operation id="1178" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1282" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1141 %weight_buffer_31_1_addr_8 = getelementptr i16 %weight_buffer_31_1, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="weight_buffer_31_1_addr_8"/></StgValue>
</operation>

<operation id="1179" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1283" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1142 %weight_buffer_31_2_addr = getelementptr i16 %weight_buffer_31_2, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="weight_buffer_31_2_addr"/></StgValue>
</operation>

<operation id="1180" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1284" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1143 %weight_buffer_31_2_addr_1 = getelementptr i16 %weight_buffer_31_2, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="weight_buffer_31_2_addr_1"/></StgValue>
</operation>

<operation id="1181" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1285" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1144 %weight_buffer_31_2_addr_2 = getelementptr i16 %weight_buffer_31_2, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="weight_buffer_31_2_addr_2"/></StgValue>
</operation>

<operation id="1182" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1286" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1145 %weight_buffer_31_2_addr_3 = getelementptr i16 %weight_buffer_31_2, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="weight_buffer_31_2_addr_3"/></StgValue>
</operation>

<operation id="1183" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1287" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1146 %weight_buffer_31_2_addr_4 = getelementptr i16 %weight_buffer_31_2, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="weight_buffer_31_2_addr_4"/></StgValue>
</operation>

<operation id="1184" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1288" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1147 %weight_buffer_31_2_addr_5 = getelementptr i16 %weight_buffer_31_2, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="weight_buffer_31_2_addr_5"/></StgValue>
</operation>

<operation id="1185" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1289" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1148 %weight_buffer_31_2_addr_6 = getelementptr i16 %weight_buffer_31_2, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="weight_buffer_31_2_addr_6"/></StgValue>
</operation>

<operation id="1186" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1290" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1149 %weight_buffer_31_2_addr_7 = getelementptr i16 %weight_buffer_31_2, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="weight_buffer_31_2_addr_7"/></StgValue>
</operation>

<operation id="1187" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1291" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1150 %weight_buffer_31_2_addr_8 = getelementptr i16 %weight_buffer_31_2, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="weight_buffer_31_2_addr_8"/></StgValue>
</operation>

<operation id="1188" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1292" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1151 %weight_buffer_31_3_addr = getelementptr i16 %weight_buffer_31_3, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="weight_buffer_31_3_addr"/></StgValue>
</operation>

<operation id="1189" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1293" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1152 %weight_buffer_31_3_addr_1 = getelementptr i16 %weight_buffer_31_3, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="weight_buffer_31_3_addr_1"/></StgValue>
</operation>

<operation id="1190" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1294" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1153 %weight_buffer_31_3_addr_2 = getelementptr i16 %weight_buffer_31_3, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="weight_buffer_31_3_addr_2"/></StgValue>
</operation>

<operation id="1191" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1295" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1154 %weight_buffer_31_3_addr_3 = getelementptr i16 %weight_buffer_31_3, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="weight_buffer_31_3_addr_3"/></StgValue>
</operation>

<operation id="1192" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1296" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1155 %weight_buffer_31_3_addr_4 = getelementptr i16 %weight_buffer_31_3, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="weight_buffer_31_3_addr_4"/></StgValue>
</operation>

<operation id="1193" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1297" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1156 %weight_buffer_31_3_addr_5 = getelementptr i16 %weight_buffer_31_3, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="weight_buffer_31_3_addr_5"/></StgValue>
</operation>

<operation id="1194" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1298" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1157 %weight_buffer_31_3_addr_6 = getelementptr i16 %weight_buffer_31_3, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="weight_buffer_31_3_addr_6"/></StgValue>
</operation>

<operation id="1195" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1299" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1158 %weight_buffer_31_3_addr_7 = getelementptr i16 %weight_buffer_31_3, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="weight_buffer_31_3_addr_7"/></StgValue>
</operation>

<operation id="1196" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1300" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1159 %weight_buffer_31_3_addr_8 = getelementptr i16 %weight_buffer_31_3, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="weight_buffer_31_3_addr_8"/></StgValue>
</operation>

<operation id="1197" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1302" bw="32" op_0_bw="10">
<![CDATA[
entry:1161 %CHout_cast = zext i10 %CHout_read

]]></Node>
<StgValue><ssdm name="CHout_cast"/></StgValue>
</operation>

<operation id="1198" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1303" bw="32" op_0_bw="10">
<![CDATA[
entry:1162 %CHin_cast9 = zext i10 %CHin_read

]]></Node>
<StgValue><ssdm name="CHin_cast9"/></StgValue>
</operation>

<operation id="1199" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1304" bw="14" op_0_bw="10">
<![CDATA[
entry:1163 %CHin_cast3 = zext i10 %CHin_read

]]></Node>
<StgValue><ssdm name="CHin_cast3"/></StgValue>
</operation>

<operation id="1200" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1305" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:1164 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_0_0, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1201" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1306" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:1165 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_0_1, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1202" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1307" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:1166 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_0_2, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1203" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1308" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:1167 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_0_3, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1204" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1309" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:1168 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_1_0, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1205" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1310" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:1169 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_1_1, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1206" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1311" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:1170 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_1_2, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1207" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1312" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:1171 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_1_3, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1208" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1313" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:1172 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_2_0, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1209" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1314" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:1173 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_2_1, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1210" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1315" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:1174 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_2_2, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1211" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1316" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:1175 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_2_3, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1212" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1317" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:1176 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_3_0, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1213" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1318" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:1177 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_3_1, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1214" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1319" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:1178 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_3_2, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1215" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1320" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:1179 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_3_3, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1216" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1321" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:1180 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_4_0, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1217" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1322" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:1181 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_4_1, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1218" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1323" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:1182 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_4_2, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1219" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1324" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:1183 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_4_3, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1220" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1325" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:1184 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_5_0, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1221" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1326" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:1185 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_5_1, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1222" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1327" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:1186 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_5_2, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1223" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1328" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:1187 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_5_3, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1224" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1329" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:1188 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_6_0, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1225" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1330" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:1189 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_6_1, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1226" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1331" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:1190 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_6_2, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1227" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1332" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:1191 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_6_3, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1228" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1333" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:1192 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_7_0, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1229" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1334" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:1193 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_7_1, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1230" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1335" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:1194 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_7_2, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1231" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1336" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:1195 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_7_3, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1232" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1337" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:1196 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_8_0, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1233" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1338" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:1197 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_8_1, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1234" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1339" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:1198 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_8_2, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1235" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1340" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:1199 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_8_3, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1236" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1341" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:1200 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_9_0, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1237" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1342" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:1201 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_9_1, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1238" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1343" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:1202 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_9_2, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1239" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1344" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:1203 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_9_3, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1240" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1345" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:1204 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_10_0, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1241" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1346" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:1205 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_10_1, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1242" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1347" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:1206 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_10_2, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1243" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1348" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:1207 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_10_3, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1244" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1349" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:1208 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_11_0, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1245" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1350" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:1209 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_11_1, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1246" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1351" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:1210 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_11_2, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1247" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1352" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:1211 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_11_3, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1248" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1353" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:1212 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_12_0, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1249" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1354" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:1213 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_12_1, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1250" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1355" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:1214 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_12_2, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1251" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1356" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:1215 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_12_3, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1252" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1357" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:1216 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_13_0, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1253" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1358" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:1217 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_13_1, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1254" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1359" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:1218 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_13_2, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1255" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1360" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:1219 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_13_3, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1256" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1361" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:1220 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_14_0, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1257" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1362" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:1221 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_14_1, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1258" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1363" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:1222 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_14_2, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1259" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1364" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:1223 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_14_3, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1260" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1365" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:1224 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_15_0, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1261" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1366" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:1225 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_15_1, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1262" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1367" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:1226 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_15_2, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1263" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1368" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:1227 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_15_3, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1264" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1369" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:1228 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_16_0, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1265" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1370" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:1229 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_16_1, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1266" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1371" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:1230 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_16_2, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1267" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1372" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:1231 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_16_3, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1268" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1373" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:1232 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_17_0, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1269" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1374" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:1233 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_17_1, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1270" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1375" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:1234 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_17_2, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1271" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1376" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:1235 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_17_3, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1272" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1377" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:1236 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_18_0, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1273" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1378" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:1237 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_18_1, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1274" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1379" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:1238 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_18_2, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1275" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1380" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:1239 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_18_3, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1276" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1381" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:1240 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_19_0, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1277" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1382" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:1241 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_19_1, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1278" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1383" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:1242 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_19_2, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1279" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1384" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:1243 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_19_3, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1280" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1385" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:1244 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_20_0, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1281" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1386" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:1245 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_20_1, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1282" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1387" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:1246 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_20_2, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1283" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1388" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:1247 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_20_3, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1284" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1389" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:1248 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_21_0, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1285" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1390" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:1249 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_21_1, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1286" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1391" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:1250 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_21_2, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1287" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1392" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:1251 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_21_3, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1288" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1393" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:1252 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_22_0, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1289" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1394" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:1253 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_22_1, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1290" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1395" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:1254 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_22_2, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1291" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1396" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:1255 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_22_3, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1292" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1397" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:1256 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_23_0, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1293" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1398" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:1257 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_23_1, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1294" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1399" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:1258 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_23_2, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1295" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1400" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:1259 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_23_3, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1296" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1401" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:1260 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_24_0, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1297" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1402" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:1261 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_24_1, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1298" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1403" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:1262 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_24_2, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1299" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1404" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:1263 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_24_3, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1300" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1405" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:1264 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_25_0, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1301" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1406" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:1265 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_25_1, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1302" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1407" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:1266 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_25_2, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1303" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1408" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:1267 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_25_3, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1304" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1409" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:1268 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_26_0, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1305" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1410" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:1269 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_26_1, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1306" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1411" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:1270 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_26_2, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1307" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1412" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:1271 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_26_3, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1308" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1413" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:1272 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_27_0, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1309" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1414" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:1273 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_27_1, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1310" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1415" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:1274 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_27_2, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1311" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1416" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:1275 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_27_3, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1312" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1417" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:1276 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_28_0, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1313" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1418" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:1277 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_28_1, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1314" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1419" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:1278 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_28_2, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1315" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1420" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:1279 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_28_3, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1316" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1421" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:1280 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_29_0, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1317" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1422" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:1281 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_29_1, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1318" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1423" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:1282 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_29_2, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1319" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1424" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:1283 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_29_3, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1320" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1425" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:1284 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_30_0, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1321" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1426" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:1285 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_30_1, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1322" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1427" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:1286 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_30_2, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1323" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1428" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:1287 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_30_3, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1324" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1429" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:1288 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_31_0, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1325" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1430" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:1289 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_31_1, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1326" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1431" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:1290 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_31_2, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1327" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1432" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:1291 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_31_3, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1328" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1433" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:1292 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %W1, void @empty_36, i32 0, i32 0, void @empty_39, i32 0, i32 512, void @empty_45, void @empty_37, void @empty_39, i32 16, i32 16, i32 256, i32 16, void @empty_39, void @empty_39, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1329" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1434" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:1293 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %W2, void @empty_36, i32 0, i32 0, void @empty_39, i32 0, i32 512, void @empty_34, void @empty_37, void @empty_39, i32 16, i32 16, i32 256, i32 16, void @empty_39, void @empty_39, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1330" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1435" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:1294 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %W3, void @empty_36, i32 0, i32 0, void @empty_39, i32 0, i32 512, void @empty_32, void @empty_37, void @empty_39, i32 16, i32 16, i32 256, i32 16, void @empty_39, void @empty_39, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1331" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1436" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:1295 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %W4, void @empty_36, i32 0, i32 0, void @empty_39, i32 0, i32 512, void @empty_56, void @empty_37, void @empty_39, i32 16, i32 16, i32 256, i32 16, void @empty_39, void @empty_39, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1332" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1444" bw="27" op_0_bw="30">
<![CDATA[
entry:1303 %trunc_ln123 = trunc i30 %Tn_Loops_now_read

]]></Node>
<StgValue><ssdm name="trunc_ln123"/></StgValue>
</operation>

<operation id="1333" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1445" bw="32" op_0_bw="32" op_1_bw="27" op_2_bw="5">
<![CDATA[
entry:1304 %shl_ln123_2 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i27.i5, i27 %trunc_ln123, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln123_2"/></StgValue>
</operation>

<operation id="1334" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1446" bw="32" op_0_bw="32" op_1_bw="30" op_2_bw="2">
<![CDATA[
entry:1305 %shl_ln123_3 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i30.i2, i30 %Tn_Loops_now_read, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln123_3"/></StgValue>
</operation>

<operation id="1335" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1447" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1306 %add_ln123_6 = add i32 %shl_ln123_2, i32 %shl_ln123_3

]]></Node>
<StgValue><ssdm name="add_ln123_6"/></StgValue>
</operation>

<operation id="1336" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1448" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
entry:1307 %shl_ln123_4 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %CHin_read, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln123_4"/></StgValue>
</operation>

<operation id="1337" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1449" bw="14" op_0_bw="13">
<![CDATA[
entry:1308 %zext_ln123_3 = zext i13 %shl_ln123_4

]]></Node>
<StgValue><ssdm name="zext_ln123_3"/></StgValue>
</operation>

<operation id="1338" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1450" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:1309 %add_ln123_8 = add i14 %zext_ln123_3, i14 %CHin_cast3

]]></Node>
<StgValue><ssdm name="add_ln123_8"/></StgValue>
</operation>

<operation id="1339" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1451" bw="19" op_0_bw="14">
<![CDATA[
entry:1310 %zext_ln123_4 = zext i14 %add_ln123_8

]]></Node>
<StgValue><ssdm name="zext_ln123_4"/></StgValue>
</operation>

<operation id="1340" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1452" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1311 %add_ln123 = add i32 %mul_ln123, i32 %add_ln123_6

]]></Node>
<StgValue><ssdm name="add_ln123"/></StgValue>
</operation>

<operation id="1341" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1453" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1312 %add_ln123_1 = add i32 %add_ln123, i32 9

]]></Node>
<StgValue><ssdm name="add_ln123_1"/></StgValue>
</operation>

<operation id="1342" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1454" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1313 %add_ln123_2 = add i32 %add_ln123, i32 18

]]></Node>
<StgValue><ssdm name="add_ln123_2"/></StgValue>
</operation>

<operation id="1343" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1455" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1314 %add_ln123_3 = add i32 %add_ln123, i32 27

]]></Node>
<StgValue><ssdm name="add_ln123_3"/></StgValue>
</operation>

<operation id="1344" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1456" bw="0" op_0_bw="0">
<![CDATA[
entry:1315 %br_ln123 = br void %load-store-loop.split

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="1345" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1458" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
load-store-loop.split:0 %Tm_cnt7693 = phi i5 0, void %entry, i5 %Tm_cnt, void %.0.0.038120.271.exit

]]></Node>
<StgValue><ssdm name="Tm_cnt7693"/></StgValue>
</operation>

<operation id="1346" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1459" bw="19" op_0_bw="19" op_1_bw="0" op_2_bw="19" op_3_bw="0">
<![CDATA[
load-store-loop.split:1 %phi_mul = phi i19 0, void %entry, i19 %add_ln123_16, void %.0.0.038120.271.exit

]]></Node>
<StgValue><ssdm name="phi_mul"/></StgValue>
</operation>

<operation id="1347" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1463" bw="19" op_0_bw="5">
<![CDATA[
load-store-loop.split:5 %zext_ln123_5 = zext i5 %Tm_cnt7693

]]></Node>
<StgValue><ssdm name="zext_ln123_5"/></StgValue>
</operation>

<operation id="1348" st_id="4" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1464" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
load-store-loop.split:6 %mul_ln123_1 = mul i19 %zext_ln123_5, i19 %zext_ln123_4

]]></Node>
<StgValue><ssdm name="mul_ln123_1"/></StgValue>
</operation>

<operation id="1349" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1481" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
load-store-loop.split:23 %add_ln123_16 = add i19 %phi_mul, i19 %zext_ln123_4

]]></Node>
<StgValue><ssdm name="add_ln123_16"/></StgValue>
</operation>

<operation id="1350" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1482" bw="32" op_0_bw="19">
<![CDATA[
load-store-loop.split:24 %zext_ln123_7 = zext i19 %phi_mul

]]></Node>
<StgValue><ssdm name="zext_ln123_7"/></StgValue>
</operation>

<operation id="1351" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1483" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
load-store-loop.split:25 %add_ln123_15 = add i32 %add_ln123, i32 %zext_ln123_7

]]></Node>
<StgValue><ssdm name="add_ln123_15"/></StgValue>
</operation>

<operation id="1352" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1484" bw="33" op_0_bw="33" op_1_bw="32" op_2_bw="1">
<![CDATA[
load-store-loop.split:26 %shl_ln123_8 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i32.i1, i32 %add_ln123_15, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln123_8"/></StgValue>
</operation>

<operation id="1353" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1485" bw="64" op_0_bw="33">
<![CDATA[
load-store-loop.split:27 %sext_ln123_6 = sext i33 %shl_ln123_8

]]></Node>
<StgValue><ssdm name="sext_ln123_6"/></StgValue>
</operation>

<operation id="1354" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1486" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
load-store-loop.split:28 %add_ln123_12 = add i64 %sext_ln123_6, i64 %Weight1_read

]]></Node>
<StgValue><ssdm name="add_ln123_12"/></StgValue>
</operation>

<operation id="1355" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1487" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
load-store-loop.split:29 %p_cast = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln123_12, i32 1, i32 63

]]></Node>
<StgValue><ssdm name="p_cast"/></StgValue>
</operation>

<operation id="1356" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1488" bw="64" op_0_bw="63">
<![CDATA[
load-store-loop.split:30 %p_cast_cast = sext i63 %p_cast

]]></Node>
<StgValue><ssdm name="p_cast_cast"/></StgValue>
</operation>

<operation id="1357" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1489" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
load-store-loop.split:31 %W1_addr = getelementptr i16 %W1, i64 %p_cast_cast

]]></Node>
<StgValue><ssdm name="W1_addr"/></StgValue>
</operation>

<operation id="1358" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1540" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5" op_17_bw="0" op_18_bw="5" op_19_bw="0" op_20_bw="5" op_21_bw="0" op_22_bw="5" op_23_bw="0" op_24_bw="5" op_25_bw="0" op_26_bw="5" op_27_bw="0" op_28_bw="5" op_29_bw="0" op_30_bw="5" op_31_bw="0" op_32_bw="5" op_33_bw="0" op_34_bw="5" op_35_bw="0" op_36_bw="5" op_37_bw="0" op_38_bw="5" op_39_bw="0" op_40_bw="5" op_41_bw="0" op_42_bw="5" op_43_bw="0" op_44_bw="5" op_45_bw="0" op_46_bw="5" op_47_bw="0" op_48_bw="5" op_49_bw="0" op_50_bw="5" op_51_bw="0" op_52_bw="5" op_53_bw="0" op_54_bw="5" op_55_bw="0" op_56_bw="5" op_57_bw="0" op_58_bw="5" op_59_bw="0" op_60_bw="5" op_61_bw="0" op_62_bw="5" op_63_bw="0">
<![CDATA[
load-store-loop.split:82 %switch_ln123 = switch i5 %Tm_cnt7693, void %.0.0.038120.271.case.31, i5 0, void %.0.0.038120.271.case.0, i5 1, void %.0.0.038120.271.case.1, i5 2, void %.0.0.038120.271.case.2, i5 3, void %.0.0.038120.271.case.3, i5 4, void %.0.0.038120.271.case.4, i5 5, void %.0.0.038120.271.case.5, i5 6, void %.0.0.038120.271.case.6, i5 7, void %.0.0.038120.271.case.7, i5 8, void %.0.0.038120.271.case.8, i5 9, void %.0.0.038120.271.case.9, i5 10, void %.0.0.038120.271.case.10, i5 11, void %.0.0.038120.271.case.11, i5 12, void %.0.0.038120.271.case.12, i5 13, void %.0.0.038120.271.case.13, i5 14, void %.0.0.038120.271.case.14, i5 15, void %.0.0.038120.271.case.15, i5 16, void %.0.0.038120.271.case.16, i5 17, void %.0.0.038120.271.case.17, i5 18, void %.0.0.038120.271.case.18, i5 19, void %.0.0.038120.271.case.19, i5 20, void %.0.0.038120.271.case.20, i5 21, void %.0.0.038120.271.case.21, i5 22, void %.0.0.038120.271.case.22, i5 23, void %.0.0.038120.271.case.23, i5 24, void %.0.0.038120.271.case.24, i5 25, void %.0.0.038120.271.case.25, i5 26, void %.0.0.038120.271.case.26, i5 27, void %.0.0.038120.271.case.27, i5 28, void %.0.0.038120.271.case.28, i5 29, void %.0.0.038120.271.case.29, i5 30, void %.0.0.038120.271.case.30

]]></Node>
<StgValue><ssdm name="switch_ln123"/></StgValue>
</operation>

<operation id="1359" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1578" bw="0" op_0_bw="0">
<![CDATA[
.0.0.038120.271.case.30:36 %br_ln0 = br void %.0.0.038120.271.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="1360" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="1616" bw="0" op_0_bw="0">
<![CDATA[
.0.0.038120.271.case.29:36 %br_ln0 = br void %.0.0.038120.271.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="1361" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1654" bw="0" op_0_bw="0">
<![CDATA[
.0.0.038120.271.case.28:36 %br_ln0 = br void %.0.0.038120.271.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="1362" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1692" bw="0" op_0_bw="0">
<![CDATA[
.0.0.038120.271.case.27:36 %br_ln0 = br void %.0.0.038120.271.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="1363" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1730" bw="0" op_0_bw="0">
<![CDATA[
.0.0.038120.271.case.26:36 %br_ln0 = br void %.0.0.038120.271.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="1364" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1768" bw="0" op_0_bw="0">
<![CDATA[
.0.0.038120.271.case.25:36 %br_ln0 = br void %.0.0.038120.271.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="1365" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1806" bw="0" op_0_bw="0">
<![CDATA[
.0.0.038120.271.case.24:36 %br_ln0 = br void %.0.0.038120.271.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="1366" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="1844" bw="0" op_0_bw="0">
<![CDATA[
.0.0.038120.271.case.23:36 %br_ln0 = br void %.0.0.038120.271.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="1367" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="1882" bw="0" op_0_bw="0">
<![CDATA[
.0.0.038120.271.case.22:36 %br_ln0 = br void %.0.0.038120.271.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="1368" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="1920" bw="0" op_0_bw="0">
<![CDATA[
.0.0.038120.271.case.21:36 %br_ln0 = br void %.0.0.038120.271.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="1369" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="1958" bw="0" op_0_bw="0">
<![CDATA[
.0.0.038120.271.case.20:36 %br_ln0 = br void %.0.0.038120.271.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="1370" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="1996" bw="0" op_0_bw="0">
<![CDATA[
.0.0.038120.271.case.19:36 %br_ln0 = br void %.0.0.038120.271.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="1371" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="2034" bw="0" op_0_bw="0">
<![CDATA[
.0.0.038120.271.case.18:36 %br_ln0 = br void %.0.0.038120.271.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="1372" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="2072" bw="0" op_0_bw="0">
<![CDATA[
.0.0.038120.271.case.17:36 %br_ln0 = br void %.0.0.038120.271.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="1373" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="2110" bw="0" op_0_bw="0">
<![CDATA[
.0.0.038120.271.case.16:36 %br_ln0 = br void %.0.0.038120.271.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="1374" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="2148" bw="0" op_0_bw="0">
<![CDATA[
.0.0.038120.271.case.15:36 %br_ln0 = br void %.0.0.038120.271.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="1375" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="2186" bw="0" op_0_bw="0">
<![CDATA[
.0.0.038120.271.case.14:36 %br_ln0 = br void %.0.0.038120.271.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="1376" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="2224" bw="0" op_0_bw="0">
<![CDATA[
.0.0.038120.271.case.13:36 %br_ln0 = br void %.0.0.038120.271.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="1377" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="2262" bw="0" op_0_bw="0">
<![CDATA[
.0.0.038120.271.case.12:36 %br_ln0 = br void %.0.0.038120.271.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="1378" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="2300" bw="0" op_0_bw="0">
<![CDATA[
.0.0.038120.271.case.11:36 %br_ln0 = br void %.0.0.038120.271.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="1379" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="2338" bw="0" op_0_bw="0">
<![CDATA[
.0.0.038120.271.case.10:36 %br_ln0 = br void %.0.0.038120.271.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="1380" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="2376" bw="0" op_0_bw="0">
<![CDATA[
.0.0.038120.271.case.9:36 %br_ln0 = br void %.0.0.038120.271.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="1381" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="2414" bw="0" op_0_bw="0">
<![CDATA[
.0.0.038120.271.case.8:36 %br_ln0 = br void %.0.0.038120.271.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="1382" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2452" bw="0" op_0_bw="0">
<![CDATA[
.0.0.038120.271.case.7:36 %br_ln0 = br void %.0.0.038120.271.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="1383" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2490" bw="0" op_0_bw="0">
<![CDATA[
.0.0.038120.271.case.6:36 %br_ln0 = br void %.0.0.038120.271.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="1384" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2528" bw="0" op_0_bw="0">
<![CDATA[
.0.0.038120.271.case.5:36 %br_ln0 = br void %.0.0.038120.271.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="1385" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2566" bw="0" op_0_bw="0">
<![CDATA[
.0.0.038120.271.case.4:36 %br_ln0 = br void %.0.0.038120.271.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="1386" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2604" bw="0" op_0_bw="0">
<![CDATA[
.0.0.038120.271.case.3:36 %br_ln0 = br void %.0.0.038120.271.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="1387" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2642" bw="0" op_0_bw="0">
<![CDATA[
.0.0.038120.271.case.2:36 %br_ln0 = br void %.0.0.038120.271.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="1388" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2680" bw="0" op_0_bw="0">
<![CDATA[
.0.0.038120.271.case.1:36 %br_ln0 = br void %.0.0.038120.271.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="1389" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2718" bw="0" op_0_bw="0">
<![CDATA[
.0.0.038120.271.case.0:36 %br_ln0 = br void %.0.0.038120.271.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="1390" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="2756" bw="0" op_0_bw="0">
<![CDATA[
.0.0.038120.271.case.31:36 %br_ln0 = br void %.0.0.038120.271.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="1391" st_id="5" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1464" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
load-store-loop.split:6 %mul_ln123_1 = mul i19 %zext_ln123_5, i19 %zext_ln123_4

]]></Node>
<StgValue><ssdm name="mul_ln123_1"/></StgValue>
</operation>

<operation id="1392" st_id="5" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1490" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
load-store-loop.split:32 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %W1_addr, i32 9

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="1393" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2758" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.0.0.038120.271.exit:0 %icmp_ln123 = icmp_eq  i5 %Tm_cnt7693, i5 31

]]></Node>
<StgValue><ssdm name="icmp_ln123"/></StgValue>
</operation>

<operation id="1394" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2759" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.0.0.038120.271.exit:1 %br_ln123 = br i1 %icmp_ln123, void %load-store-loop.split, void %zero_Load_Ky

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="1395" st_id="6" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1464" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
load-store-loop.split:6 %mul_ln123_1 = mul i19 %zext_ln123_5, i19 %zext_ln123_4

]]></Node>
<StgValue><ssdm name="mul_ln123_1"/></StgValue>
</operation>

<operation id="1396" st_id="6" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1490" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
load-store-loop.split:32 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %W1_addr, i32 9

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="1397" st_id="7" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1464" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
load-store-loop.split:6 %mul_ln123_1 = mul i19 %zext_ln123_5, i19 %zext_ln123_4

]]></Node>
<StgValue><ssdm name="mul_ln123_1"/></StgValue>
</operation>

<operation id="1398" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1465" bw="33" op_0_bw="19">
<![CDATA[
load-store-loop.split:7 %zext_ln123_6 = zext i19 %mul_ln123_1

]]></Node>
<StgValue><ssdm name="zext_ln123_6"/></StgValue>
</operation>

<operation id="1399" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1466" bw="33" op_0_bw="32">
<![CDATA[
load-store-loop.split:8 %sext_ln123 = sext i32 %add_ln123_3

]]></Node>
<StgValue><ssdm name="sext_ln123"/></StgValue>
</operation>

<operation id="1400" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1467" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
load-store-loop.split:9 %add_ln123_10 = add i33 %zext_ln123_6, i33 %sext_ln123

]]></Node>
<StgValue><ssdm name="add_ln123_10"/></StgValue>
</operation>

<operation id="1401" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1468" bw="34" op_0_bw="34" op_1_bw="33" op_2_bw="1">
<![CDATA[
load-store-loop.split:10 %tmp_s = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i33.i1, i33 %add_ln123_10, i1 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="1402" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1469" bw="64" op_0_bw="34">
<![CDATA[
load-store-loop.split:11 %sext_ln123_1 = sext i34 %tmp_s

]]></Node>
<StgValue><ssdm name="sext_ln123_1"/></StgValue>
</operation>

<operation id="1403" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1470" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
load-store-loop.split:12 %add_ln123_5 = add i64 %sext_ln123_1, i64 %Weight4_read

]]></Node>
<StgValue><ssdm name="add_ln123_5"/></StgValue>
</operation>

<operation id="1404" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1471" bw="33" op_0_bw="32">
<![CDATA[
load-store-loop.split:13 %sext_ln123_2 = sext i32 %add_ln123_2

]]></Node>
<StgValue><ssdm name="sext_ln123_2"/></StgValue>
</operation>

<operation id="1405" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1472" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
load-store-loop.split:14 %add_ln123_11 = add i33 %zext_ln123_6, i33 %sext_ln123_2

]]></Node>
<StgValue><ssdm name="add_ln123_11"/></StgValue>
</operation>

<operation id="1406" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1473" bw="34" op_0_bw="34" op_1_bw="33" op_2_bw="1">
<![CDATA[
load-store-loop.split:15 %tmp_32 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i33.i1, i33 %add_ln123_11, i1 0

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="1407" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1474" bw="64" op_0_bw="34">
<![CDATA[
load-store-loop.split:16 %sext_ln123_3 = sext i34 %tmp_32

]]></Node>
<StgValue><ssdm name="sext_ln123_3"/></StgValue>
</operation>

<operation id="1408" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1475" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
load-store-loop.split:17 %add_ln123_7 = add i64 %sext_ln123_3, i64 %Weight3_read

]]></Node>
<StgValue><ssdm name="add_ln123_7"/></StgValue>
</operation>

<operation id="1409" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1476" bw="33" op_0_bw="32">
<![CDATA[
load-store-loop.split:18 %sext_ln123_4 = sext i32 %add_ln123_1

]]></Node>
<StgValue><ssdm name="sext_ln123_4"/></StgValue>
</operation>

<operation id="1410" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1477" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
load-store-loop.split:19 %add_ln123_14 = add i33 %zext_ln123_6, i33 %sext_ln123_4

]]></Node>
<StgValue><ssdm name="add_ln123_14"/></StgValue>
</operation>

<operation id="1411" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1478" bw="34" op_0_bw="34" op_1_bw="33" op_2_bw="1">
<![CDATA[
load-store-loop.split:20 %tmp_33 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i33.i1, i33 %add_ln123_14, i1 0

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="1412" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1479" bw="64" op_0_bw="34">
<![CDATA[
load-store-loop.split:21 %sext_ln123_5 = sext i34 %tmp_33

]]></Node>
<StgValue><ssdm name="sext_ln123_5"/></StgValue>
</operation>

<operation id="1413" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1480" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
load-store-loop.split:22 %add_ln123_9 = add i64 %sext_ln123_5, i64 %Weight2_read

]]></Node>
<StgValue><ssdm name="add_ln123_9"/></StgValue>
</operation>

<operation id="1414" st_id="7" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1490" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
load-store-loop.split:32 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %W1_addr, i32 9

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="1415" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1500" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
load-store-loop.split:42 %p_cast5 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln123_9, i32 1, i32 63

]]></Node>
<StgValue><ssdm name="p_cast5"/></StgValue>
</operation>

<operation id="1416" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1501" bw="64" op_0_bw="63">
<![CDATA[
load-store-loop.split:43 %p_cast5_cast = sext i63 %p_cast5

]]></Node>
<StgValue><ssdm name="p_cast5_cast"/></StgValue>
</operation>

<operation id="1417" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1502" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
load-store-loop.split:44 %W2_addr = getelementptr i16 %W2, i64 %p_cast5_cast

]]></Node>
<StgValue><ssdm name="W2_addr"/></StgValue>
</operation>

<operation id="1418" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1513" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
load-store-loop.split:55 %p_cast6 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln123_7, i32 1, i32 63

]]></Node>
<StgValue><ssdm name="p_cast6"/></StgValue>
</operation>

<operation id="1419" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1514" bw="64" op_0_bw="63">
<![CDATA[
load-store-loop.split:56 %p_cast6_cast = sext i63 %p_cast6

]]></Node>
<StgValue><ssdm name="p_cast6_cast"/></StgValue>
</operation>

<operation id="1420" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1515" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
load-store-loop.split:57 %W3_addr = getelementptr i16 %W3, i64 %p_cast6_cast

]]></Node>
<StgValue><ssdm name="W3_addr"/></StgValue>
</operation>

<operation id="1421" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1526" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
load-store-loop.split:68 %p_cast7 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln123_5, i32 1, i32 63

]]></Node>
<StgValue><ssdm name="p_cast7"/></StgValue>
</operation>

<operation id="1422" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1527" bw="64" op_0_bw="63">
<![CDATA[
load-store-loop.split:69 %p_cast7_cast = sext i63 %p_cast7

]]></Node>
<StgValue><ssdm name="p_cast7_cast"/></StgValue>
</operation>

<operation id="1423" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1528" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
load-store-loop.split:70 %W4_addr = getelementptr i16 %W4, i64 %p_cast7_cast

]]></Node>
<StgValue><ssdm name="W4_addr"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="1424" st_id="8" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1490" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
load-store-loop.split:32 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %W1_addr, i32 9

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="1425" st_id="8" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1503" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
load-store-loop.split:45 %empty_393 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %W2_addr, i32 9

]]></Node>
<StgValue><ssdm name="empty_393"/></StgValue>
</operation>

<operation id="1426" st_id="8" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1516" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
load-store-loop.split:58 %empty_394 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %W3_addr, i32 9

]]></Node>
<StgValue><ssdm name="empty_394"/></StgValue>
</operation>

<operation id="1427" st_id="8" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1529" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
load-store-loop.split:71 %empty_395 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %W4_addr, i32 9

]]></Node>
<StgValue><ssdm name="empty_395"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="1428" st_id="9" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1490" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
load-store-loop.split:32 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %W1_addr, i32 9

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="1429" st_id="9" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1503" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
load-store-loop.split:45 %empty_393 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %W2_addr, i32 9

]]></Node>
<StgValue><ssdm name="empty_393"/></StgValue>
</operation>

<operation id="1430" st_id="9" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1516" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
load-store-loop.split:58 %empty_394 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %W3_addr, i32 9

]]></Node>
<StgValue><ssdm name="empty_394"/></StgValue>
</operation>

<operation id="1431" st_id="9" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1529" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
load-store-loop.split:71 %empty_395 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %W4_addr, i32 9

]]></Node>
<StgValue><ssdm name="empty_395"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="1432" st_id="10" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1490" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
load-store-loop.split:32 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %W1_addr, i32 9

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="1433" st_id="10" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1503" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
load-store-loop.split:45 %empty_393 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %W2_addr, i32 9

]]></Node>
<StgValue><ssdm name="empty_393"/></StgValue>
</operation>

<operation id="1434" st_id="10" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1516" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
load-store-loop.split:58 %empty_394 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %W3_addr, i32 9

]]></Node>
<StgValue><ssdm name="empty_394"/></StgValue>
</operation>

<operation id="1435" st_id="10" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1529" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
load-store-loop.split:71 %empty_395 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %W4_addr, i32 9

]]></Node>
<StgValue><ssdm name="empty_395"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="1436" st_id="11" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1490" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
load-store-loop.split:32 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %W1_addr, i32 9

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="1437" st_id="11" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1503" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
load-store-loop.split:45 %empty_393 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %W2_addr, i32 9

]]></Node>
<StgValue><ssdm name="empty_393"/></StgValue>
</operation>

<operation id="1438" st_id="11" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1516" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
load-store-loop.split:58 %empty_394 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %W3_addr, i32 9

]]></Node>
<StgValue><ssdm name="empty_394"/></StgValue>
</operation>

<operation id="1439" st_id="11" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1529" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
load-store-loop.split:71 %empty_395 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %W4_addr, i32 9

]]></Node>
<StgValue><ssdm name="empty_395"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="1440" st_id="12" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1491" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:33 %line_buf1_V = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W1_addr

]]></Node>
<StgValue><ssdm name="line_buf1_V"/></StgValue>
</operation>

<operation id="1441" st_id="12" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1503" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
load-store-loop.split:45 %empty_393 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %W2_addr, i32 9

]]></Node>
<StgValue><ssdm name="empty_393"/></StgValue>
</operation>

<operation id="1442" st_id="12" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1516" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
load-store-loop.split:58 %empty_394 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %W3_addr, i32 9

]]></Node>
<StgValue><ssdm name="empty_394"/></StgValue>
</operation>

<operation id="1443" st_id="12" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1529" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
load-store-loop.split:71 %empty_395 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %W4_addr, i32 9

]]></Node>
<StgValue><ssdm name="empty_395"/></StgValue>
</operation>

<operation id="1444" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1539" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
load-store-loop.split:81 %Tm_cnt = add i5 %Tm_cnt7693, i5 1

]]></Node>
<StgValue><ssdm name="Tm_cnt"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="1445" st_id="13" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1492" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:34 %line_buf1_V_1 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W1_addr

]]></Node>
<StgValue><ssdm name="line_buf1_V_1"/></StgValue>
</operation>

<operation id="1446" st_id="13" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1503" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
load-store-loop.split:45 %empty_393 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %W2_addr, i32 9

]]></Node>
<StgValue><ssdm name="empty_393"/></StgValue>
</operation>

<operation id="1447" st_id="13" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1516" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
load-store-loop.split:58 %empty_394 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %W3_addr, i32 9

]]></Node>
<StgValue><ssdm name="empty_394"/></StgValue>
</operation>

<operation id="1448" st_id="13" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1529" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
load-store-loop.split:71 %empty_395 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %W4_addr, i32 9

]]></Node>
<StgValue><ssdm name="empty_395"/></StgValue>
</operation>

<operation id="1449" st_id="13" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1542" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.30:0 %store_ln123 = store i16 %line_buf1_V, i4 %weight_buffer_30_0_addr

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1450" st_id="13" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="1580" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.29:0 %store_ln123 = store i16 %line_buf1_V, i4 %weight_buffer_29_0_addr

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1451" st_id="13" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1618" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.28:0 %store_ln123 = store i16 %line_buf1_V, i4 %weight_buffer_28_0_addr

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1452" st_id="13" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1656" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.27:0 %store_ln123 = store i16 %line_buf1_V, i4 %weight_buffer_27_0_addr

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1453" st_id="13" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1694" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.26:0 %store_ln123 = store i16 %line_buf1_V, i4 %weight_buffer_26_0_addr

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1454" st_id="13" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1732" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.25:0 %store_ln123 = store i16 %line_buf1_V, i4 %weight_buffer_25_0_addr

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1455" st_id="13" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1770" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.24:0 %store_ln123 = store i16 %line_buf1_V, i4 %weight_buffer_24_0_addr

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1456" st_id="13" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="1808" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.23:0 %store_ln123 = store i16 %line_buf1_V, i4 %weight_buffer_23_0_addr

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1457" st_id="13" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="1846" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.22:0 %store_ln123 = store i16 %line_buf1_V, i4 %weight_buffer_22_0_addr

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1458" st_id="13" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="1884" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.21:0 %store_ln123 = store i16 %line_buf1_V, i4 %weight_buffer_21_0_addr

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1459" st_id="13" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="1922" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.20:0 %store_ln123 = store i16 %line_buf1_V, i4 %weight_buffer_20_0_addr

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1460" st_id="13" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="1960" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.19:0 %store_ln123 = store i16 %line_buf1_V, i4 %weight_buffer_19_0_addr

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1461" st_id="13" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="1998" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.18:0 %store_ln123 = store i16 %line_buf1_V, i4 %weight_buffer_18_0_addr

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1462" st_id="13" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="2036" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.17:0 %store_ln123 = store i16 %line_buf1_V, i4 %weight_buffer_17_0_addr

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1463" st_id="13" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="2074" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.16:0 %store_ln123 = store i16 %line_buf1_V, i4 %weight_buffer_16_0_addr

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1464" st_id="13" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="2112" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.15:0 %store_ln123 = store i16 %line_buf1_V, i4 %weight_buffer_15_0_addr

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1465" st_id="13" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="2150" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.14:0 %store_ln123 = store i16 %line_buf1_V, i4 %weight_buffer_14_0_addr

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1466" st_id="13" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="2188" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.13:0 %store_ln123 = store i16 %line_buf1_V, i4 %weight_buffer_13_0_addr

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1467" st_id="13" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="2226" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.12:0 %store_ln123 = store i16 %line_buf1_V, i4 %weight_buffer_12_0_addr

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1468" st_id="13" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="2264" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.11:0 %store_ln123 = store i16 %line_buf1_V, i4 %weight_buffer_11_0_addr

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1469" st_id="13" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="2302" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.10:0 %store_ln123 = store i16 %line_buf1_V, i4 %weight_buffer_10_0_addr

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1470" st_id="13" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="2340" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.9:0 %store_ln123 = store i16 %line_buf1_V, i4 %weight_buffer_9_0_addr

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1471" st_id="13" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="2378" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.8:0 %store_ln123 = store i16 %line_buf1_V, i4 %weight_buffer_8_0_addr

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1472" st_id="13" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2416" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.7:0 %store_ln123 = store i16 %line_buf1_V, i4 %weight_buffer_7_0_addr

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1473" st_id="13" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2454" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.6:0 %store_ln123 = store i16 %line_buf1_V, i4 %weight_buffer_6_0_addr

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1474" st_id="13" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2492" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.5:0 %store_ln123 = store i16 %line_buf1_V, i4 %weight_buffer_5_0_addr

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1475" st_id="13" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2530" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.4:0 %store_ln123 = store i16 %line_buf1_V, i4 %weight_buffer_4_0_addr

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1476" st_id="13" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2568" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.3:0 %store_ln123 = store i16 %line_buf1_V, i4 %weight_buffer_3_0_addr

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1477" st_id="13" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2606" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.2:0 %store_ln123 = store i16 %line_buf1_V, i4 %weight_buffer_2_0_addr

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1478" st_id="13" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2644" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.1:0 %store_ln123 = store i16 %line_buf1_V, i4 %weight_buffer_1_0_addr

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1479" st_id="13" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2682" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.0:0 %store_ln123 = store i16 %line_buf1_V, i4 %weight_buffer_0_0_addr

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1480" st_id="13" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="2720" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.31:0 %store_ln123 = store i16 %line_buf1_V, i4 %weight_buffer_31_0_addr

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="1481" st_id="14" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1493" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:35 %line_buf1_V_2 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W1_addr

]]></Node>
<StgValue><ssdm name="line_buf1_V_2"/></StgValue>
</operation>

<operation id="1482" st_id="14" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1503" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
load-store-loop.split:45 %empty_393 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %W2_addr, i32 9

]]></Node>
<StgValue><ssdm name="empty_393"/></StgValue>
</operation>

<operation id="1483" st_id="14" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1516" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
load-store-loop.split:58 %empty_394 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %W3_addr, i32 9

]]></Node>
<StgValue><ssdm name="empty_394"/></StgValue>
</operation>

<operation id="1484" st_id="14" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1529" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
load-store-loop.split:71 %empty_395 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %W4_addr, i32 9

]]></Node>
<StgValue><ssdm name="empty_395"/></StgValue>
</operation>

<operation id="1485" st_id="14" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1543" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.30:1 %store_ln123 = store i16 %line_buf1_V_1, i4 %weight_buffer_30_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1486" st_id="14" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="1581" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.29:1 %store_ln123 = store i16 %line_buf1_V_1, i4 %weight_buffer_29_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1487" st_id="14" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1619" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.28:1 %store_ln123 = store i16 %line_buf1_V_1, i4 %weight_buffer_28_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1488" st_id="14" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1657" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.27:1 %store_ln123 = store i16 %line_buf1_V_1, i4 %weight_buffer_27_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1489" st_id="14" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1695" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.26:1 %store_ln123 = store i16 %line_buf1_V_1, i4 %weight_buffer_26_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1490" st_id="14" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1733" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.25:1 %store_ln123 = store i16 %line_buf1_V_1, i4 %weight_buffer_25_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1491" st_id="14" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1771" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.24:1 %store_ln123 = store i16 %line_buf1_V_1, i4 %weight_buffer_24_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1492" st_id="14" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="1809" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.23:1 %store_ln123 = store i16 %line_buf1_V_1, i4 %weight_buffer_23_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1493" st_id="14" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="1847" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.22:1 %store_ln123 = store i16 %line_buf1_V_1, i4 %weight_buffer_22_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1494" st_id="14" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="1885" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.21:1 %store_ln123 = store i16 %line_buf1_V_1, i4 %weight_buffer_21_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1495" st_id="14" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="1923" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.20:1 %store_ln123 = store i16 %line_buf1_V_1, i4 %weight_buffer_20_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1496" st_id="14" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="1961" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.19:1 %store_ln123 = store i16 %line_buf1_V_1, i4 %weight_buffer_19_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1497" st_id="14" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="1999" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.18:1 %store_ln123 = store i16 %line_buf1_V_1, i4 %weight_buffer_18_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1498" st_id="14" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="2037" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.17:1 %store_ln123 = store i16 %line_buf1_V_1, i4 %weight_buffer_17_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1499" st_id="14" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="2075" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.16:1 %store_ln123 = store i16 %line_buf1_V_1, i4 %weight_buffer_16_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1500" st_id="14" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="2113" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.15:1 %store_ln123 = store i16 %line_buf1_V_1, i4 %weight_buffer_15_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1501" st_id="14" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="2151" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.14:1 %store_ln123 = store i16 %line_buf1_V_1, i4 %weight_buffer_14_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1502" st_id="14" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="2189" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.13:1 %store_ln123 = store i16 %line_buf1_V_1, i4 %weight_buffer_13_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1503" st_id="14" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="2227" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.12:1 %store_ln123 = store i16 %line_buf1_V_1, i4 %weight_buffer_12_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1504" st_id="14" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="2265" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.11:1 %store_ln123 = store i16 %line_buf1_V_1, i4 %weight_buffer_11_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1505" st_id="14" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="2303" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.10:1 %store_ln123 = store i16 %line_buf1_V_1, i4 %weight_buffer_10_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1506" st_id="14" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="2341" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.9:1 %store_ln123 = store i16 %line_buf1_V_1, i4 %weight_buffer_9_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1507" st_id="14" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="2379" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.8:1 %store_ln123 = store i16 %line_buf1_V_1, i4 %weight_buffer_8_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1508" st_id="14" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2417" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.7:1 %store_ln123 = store i16 %line_buf1_V_1, i4 %weight_buffer_7_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1509" st_id="14" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2455" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.6:1 %store_ln123 = store i16 %line_buf1_V_1, i4 %weight_buffer_6_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1510" st_id="14" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2493" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.5:1 %store_ln123 = store i16 %line_buf1_V_1, i4 %weight_buffer_5_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1511" st_id="14" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2531" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.4:1 %store_ln123 = store i16 %line_buf1_V_1, i4 %weight_buffer_4_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1512" st_id="14" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2569" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.3:1 %store_ln123 = store i16 %line_buf1_V_1, i4 %weight_buffer_3_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1513" st_id="14" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2607" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.2:1 %store_ln123 = store i16 %line_buf1_V_1, i4 %weight_buffer_2_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1514" st_id="14" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2645" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.1:1 %store_ln123 = store i16 %line_buf1_V_1, i4 %weight_buffer_1_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1515" st_id="14" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2683" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.0:1 %store_ln123 = store i16 %line_buf1_V_1, i4 %weight_buffer_0_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1516" st_id="14" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="2721" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.31:1 %store_ln123 = store i16 %line_buf1_V_1, i4 %weight_buffer_31_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="1517" st_id="15" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1494" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:36 %line_buf1_V_3 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W1_addr

]]></Node>
<StgValue><ssdm name="line_buf1_V_3"/></StgValue>
</operation>

<operation id="1518" st_id="15" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1504" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:46 %line_buf2_V = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W2_addr

]]></Node>
<StgValue><ssdm name="line_buf2_V"/></StgValue>
</operation>

<operation id="1519" st_id="15" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1517" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:59 %line_buf3_V = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W3_addr

]]></Node>
<StgValue><ssdm name="line_buf3_V"/></StgValue>
</operation>

<operation id="1520" st_id="15" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1530" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:72 %line_buf4_V = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W4_addr

]]></Node>
<StgValue><ssdm name="line_buf4_V"/></StgValue>
</operation>

<operation id="1521" st_id="15" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1544" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.30:2 %store_ln123 = store i16 %line_buf1_V_2, i4 %weight_buffer_30_0_addr_2

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1522" st_id="15" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="1582" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.29:2 %store_ln123 = store i16 %line_buf1_V_2, i4 %weight_buffer_29_0_addr_2

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1523" st_id="15" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1620" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.28:2 %store_ln123 = store i16 %line_buf1_V_2, i4 %weight_buffer_28_0_addr_2

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1524" st_id="15" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1658" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.27:2 %store_ln123 = store i16 %line_buf1_V_2, i4 %weight_buffer_27_0_addr_2

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1525" st_id="15" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1696" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.26:2 %store_ln123 = store i16 %line_buf1_V_2, i4 %weight_buffer_26_0_addr_2

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1526" st_id="15" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1734" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.25:2 %store_ln123 = store i16 %line_buf1_V_2, i4 %weight_buffer_25_0_addr_2

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1527" st_id="15" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1772" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.24:2 %store_ln123 = store i16 %line_buf1_V_2, i4 %weight_buffer_24_0_addr_2

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1528" st_id="15" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="1810" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.23:2 %store_ln123 = store i16 %line_buf1_V_2, i4 %weight_buffer_23_0_addr_2

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1529" st_id="15" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="1848" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.22:2 %store_ln123 = store i16 %line_buf1_V_2, i4 %weight_buffer_22_0_addr_2

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1530" st_id="15" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="1886" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.21:2 %store_ln123 = store i16 %line_buf1_V_2, i4 %weight_buffer_21_0_addr_2

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1531" st_id="15" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="1924" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.20:2 %store_ln123 = store i16 %line_buf1_V_2, i4 %weight_buffer_20_0_addr_2

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1532" st_id="15" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="1962" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.19:2 %store_ln123 = store i16 %line_buf1_V_2, i4 %weight_buffer_19_0_addr_2

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1533" st_id="15" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="2000" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.18:2 %store_ln123 = store i16 %line_buf1_V_2, i4 %weight_buffer_18_0_addr_2

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1534" st_id="15" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="2038" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.17:2 %store_ln123 = store i16 %line_buf1_V_2, i4 %weight_buffer_17_0_addr_2

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1535" st_id="15" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="2076" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.16:2 %store_ln123 = store i16 %line_buf1_V_2, i4 %weight_buffer_16_0_addr_2

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1536" st_id="15" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="2114" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.15:2 %store_ln123 = store i16 %line_buf1_V_2, i4 %weight_buffer_15_0_addr_2

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1537" st_id="15" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="2152" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.14:2 %store_ln123 = store i16 %line_buf1_V_2, i4 %weight_buffer_14_0_addr_2

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1538" st_id="15" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="2190" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.13:2 %store_ln123 = store i16 %line_buf1_V_2, i4 %weight_buffer_13_0_addr_2

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1539" st_id="15" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="2228" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.12:2 %store_ln123 = store i16 %line_buf1_V_2, i4 %weight_buffer_12_0_addr_2

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1540" st_id="15" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="2266" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.11:2 %store_ln123 = store i16 %line_buf1_V_2, i4 %weight_buffer_11_0_addr_2

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1541" st_id="15" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="2304" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.10:2 %store_ln123 = store i16 %line_buf1_V_2, i4 %weight_buffer_10_0_addr_2

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1542" st_id="15" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="2342" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.9:2 %store_ln123 = store i16 %line_buf1_V_2, i4 %weight_buffer_9_0_addr_2

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1543" st_id="15" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="2380" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.8:2 %store_ln123 = store i16 %line_buf1_V_2, i4 %weight_buffer_8_0_addr_2

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1544" st_id="15" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2418" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.7:2 %store_ln123 = store i16 %line_buf1_V_2, i4 %weight_buffer_7_0_addr_2

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1545" st_id="15" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2456" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.6:2 %store_ln123 = store i16 %line_buf1_V_2, i4 %weight_buffer_6_0_addr_2

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1546" st_id="15" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2494" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.5:2 %store_ln123 = store i16 %line_buf1_V_2, i4 %weight_buffer_5_0_addr_2

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1547" st_id="15" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2532" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.4:2 %store_ln123 = store i16 %line_buf1_V_2, i4 %weight_buffer_4_0_addr_2

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1548" st_id="15" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2570" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.3:2 %store_ln123 = store i16 %line_buf1_V_2, i4 %weight_buffer_3_0_addr_2

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1549" st_id="15" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2608" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.2:2 %store_ln123 = store i16 %line_buf1_V_2, i4 %weight_buffer_2_0_addr_2

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1550" st_id="15" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2646" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.1:2 %store_ln123 = store i16 %line_buf1_V_2, i4 %weight_buffer_1_0_addr_2

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1551" st_id="15" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2684" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.0:2 %store_ln123 = store i16 %line_buf1_V_2, i4 %weight_buffer_0_0_addr_2

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1552" st_id="15" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="2722" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.31:2 %store_ln123 = store i16 %line_buf1_V_2, i4 %weight_buffer_31_0_addr_2

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="1553" st_id="16" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1495" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:37 %line_buf1_V_4 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W1_addr

]]></Node>
<StgValue><ssdm name="line_buf1_V_4"/></StgValue>
</operation>

<operation id="1554" st_id="16" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1505" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:47 %line_buf2_V_1 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W2_addr

]]></Node>
<StgValue><ssdm name="line_buf2_V_1"/></StgValue>
</operation>

<operation id="1555" st_id="16" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1518" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:60 %line_buf3_V_1 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W3_addr

]]></Node>
<StgValue><ssdm name="line_buf3_V_1"/></StgValue>
</operation>

<operation id="1556" st_id="16" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1531" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:73 %line_buf4_V_1 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W4_addr

]]></Node>
<StgValue><ssdm name="line_buf4_V_1"/></StgValue>
</operation>

<operation id="1557" st_id="16" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1545" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.30:3 %store_ln123 = store i16 %line_buf1_V_3, i4 %weight_buffer_30_0_addr_3

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1558" st_id="16" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1551" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.30:9 %store_ln123 = store i16 %line_buf2_V, i4 %weight_buffer_30_1_addr

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1559" st_id="16" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1560" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.30:18 %store_ln123 = store i16 %line_buf3_V, i4 %weight_buffer_30_2_addr

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1560" st_id="16" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1569" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.30:27 %store_ln123 = store i16 %line_buf4_V, i4 %weight_buffer_30_3_addr

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1561" st_id="16" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="1583" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.29:3 %store_ln123 = store i16 %line_buf1_V_3, i4 %weight_buffer_29_0_addr_3

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1562" st_id="16" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="1589" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.29:9 %store_ln123 = store i16 %line_buf2_V, i4 %weight_buffer_29_1_addr

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1563" st_id="16" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="1598" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.29:18 %store_ln123 = store i16 %line_buf3_V, i4 %weight_buffer_29_2_addr

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1564" st_id="16" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="1607" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.29:27 %store_ln123 = store i16 %line_buf4_V, i4 %weight_buffer_29_3_addr

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1565" st_id="16" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1621" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.28:3 %store_ln123 = store i16 %line_buf1_V_3, i4 %weight_buffer_28_0_addr_3

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1566" st_id="16" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1627" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.28:9 %store_ln123 = store i16 %line_buf2_V, i4 %weight_buffer_28_1_addr

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1567" st_id="16" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1636" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.28:18 %store_ln123 = store i16 %line_buf3_V, i4 %weight_buffer_28_2_addr

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1568" st_id="16" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1645" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.28:27 %store_ln123 = store i16 %line_buf4_V, i4 %weight_buffer_28_3_addr

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1569" st_id="16" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1659" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.27:3 %store_ln123 = store i16 %line_buf1_V_3, i4 %weight_buffer_27_0_addr_3

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1570" st_id="16" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1665" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.27:9 %store_ln123 = store i16 %line_buf2_V, i4 %weight_buffer_27_1_addr

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1571" st_id="16" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1674" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.27:18 %store_ln123 = store i16 %line_buf3_V, i4 %weight_buffer_27_2_addr

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1572" st_id="16" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1683" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.27:27 %store_ln123 = store i16 %line_buf4_V, i4 %weight_buffer_27_3_addr

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1573" st_id="16" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1697" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.26:3 %store_ln123 = store i16 %line_buf1_V_3, i4 %weight_buffer_26_0_addr_3

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1574" st_id="16" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1703" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.26:9 %store_ln123 = store i16 %line_buf2_V, i4 %weight_buffer_26_1_addr

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1575" st_id="16" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1712" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.26:18 %store_ln123 = store i16 %line_buf3_V, i4 %weight_buffer_26_2_addr

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1576" st_id="16" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1721" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.26:27 %store_ln123 = store i16 %line_buf4_V, i4 %weight_buffer_26_3_addr

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1577" st_id="16" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1735" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.25:3 %store_ln123 = store i16 %line_buf1_V_3, i4 %weight_buffer_25_0_addr_3

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1578" st_id="16" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1741" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.25:9 %store_ln123 = store i16 %line_buf2_V, i4 %weight_buffer_25_1_addr

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1579" st_id="16" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1750" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.25:18 %store_ln123 = store i16 %line_buf3_V, i4 %weight_buffer_25_2_addr

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1580" st_id="16" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1759" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.25:27 %store_ln123 = store i16 %line_buf4_V, i4 %weight_buffer_25_3_addr

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1581" st_id="16" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1773" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.24:3 %store_ln123 = store i16 %line_buf1_V_3, i4 %weight_buffer_24_0_addr_3

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1582" st_id="16" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1779" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.24:9 %store_ln123 = store i16 %line_buf2_V, i4 %weight_buffer_24_1_addr

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1583" st_id="16" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1788" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.24:18 %store_ln123 = store i16 %line_buf3_V, i4 %weight_buffer_24_2_addr

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1584" st_id="16" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1797" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.24:27 %store_ln123 = store i16 %line_buf4_V, i4 %weight_buffer_24_3_addr

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1585" st_id="16" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="1811" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.23:3 %store_ln123 = store i16 %line_buf1_V_3, i4 %weight_buffer_23_0_addr_3

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1586" st_id="16" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="1817" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.23:9 %store_ln123 = store i16 %line_buf2_V, i4 %weight_buffer_23_1_addr

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1587" st_id="16" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="1826" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.23:18 %store_ln123 = store i16 %line_buf3_V, i4 %weight_buffer_23_2_addr

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1588" st_id="16" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="1835" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.23:27 %store_ln123 = store i16 %line_buf4_V, i4 %weight_buffer_23_3_addr

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1589" st_id="16" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="1849" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.22:3 %store_ln123 = store i16 %line_buf1_V_3, i4 %weight_buffer_22_0_addr_3

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1590" st_id="16" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="1855" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.22:9 %store_ln123 = store i16 %line_buf2_V, i4 %weight_buffer_22_1_addr

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1591" st_id="16" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="1864" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.22:18 %store_ln123 = store i16 %line_buf3_V, i4 %weight_buffer_22_2_addr

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1592" st_id="16" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="1873" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.22:27 %store_ln123 = store i16 %line_buf4_V, i4 %weight_buffer_22_3_addr

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1593" st_id="16" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="1887" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.21:3 %store_ln123 = store i16 %line_buf1_V_3, i4 %weight_buffer_21_0_addr_3

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1594" st_id="16" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="1893" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.21:9 %store_ln123 = store i16 %line_buf2_V, i4 %weight_buffer_21_1_addr

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1595" st_id="16" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="1902" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.21:18 %store_ln123 = store i16 %line_buf3_V, i4 %weight_buffer_21_2_addr

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1596" st_id="16" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="1911" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.21:27 %store_ln123 = store i16 %line_buf4_V, i4 %weight_buffer_21_3_addr

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1597" st_id="16" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="1925" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.20:3 %store_ln123 = store i16 %line_buf1_V_3, i4 %weight_buffer_20_0_addr_3

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1598" st_id="16" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="1931" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.20:9 %store_ln123 = store i16 %line_buf2_V, i4 %weight_buffer_20_1_addr

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1599" st_id="16" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="1940" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.20:18 %store_ln123 = store i16 %line_buf3_V, i4 %weight_buffer_20_2_addr

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1600" st_id="16" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="1949" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.20:27 %store_ln123 = store i16 %line_buf4_V, i4 %weight_buffer_20_3_addr

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1601" st_id="16" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="1963" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.19:3 %store_ln123 = store i16 %line_buf1_V_3, i4 %weight_buffer_19_0_addr_3

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1602" st_id="16" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="1969" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.19:9 %store_ln123 = store i16 %line_buf2_V, i4 %weight_buffer_19_1_addr

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1603" st_id="16" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="1978" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.19:18 %store_ln123 = store i16 %line_buf3_V, i4 %weight_buffer_19_2_addr

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1604" st_id="16" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="1987" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.19:27 %store_ln123 = store i16 %line_buf4_V, i4 %weight_buffer_19_3_addr

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1605" st_id="16" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="2001" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.18:3 %store_ln123 = store i16 %line_buf1_V_3, i4 %weight_buffer_18_0_addr_3

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1606" st_id="16" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="2007" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.18:9 %store_ln123 = store i16 %line_buf2_V, i4 %weight_buffer_18_1_addr

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1607" st_id="16" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="2016" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.18:18 %store_ln123 = store i16 %line_buf3_V, i4 %weight_buffer_18_2_addr

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1608" st_id="16" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="2025" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.18:27 %store_ln123 = store i16 %line_buf4_V, i4 %weight_buffer_18_3_addr

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1609" st_id="16" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="2039" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.17:3 %store_ln123 = store i16 %line_buf1_V_3, i4 %weight_buffer_17_0_addr_3

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1610" st_id="16" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="2045" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.17:9 %store_ln123 = store i16 %line_buf2_V, i4 %weight_buffer_17_1_addr

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1611" st_id="16" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="2054" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.17:18 %store_ln123 = store i16 %line_buf3_V, i4 %weight_buffer_17_2_addr

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1612" st_id="16" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="2063" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.17:27 %store_ln123 = store i16 %line_buf4_V, i4 %weight_buffer_17_3_addr

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1613" st_id="16" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="2077" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.16:3 %store_ln123 = store i16 %line_buf1_V_3, i4 %weight_buffer_16_0_addr_3

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1614" st_id="16" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="2083" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.16:9 %store_ln123 = store i16 %line_buf2_V, i4 %weight_buffer_16_1_addr

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1615" st_id="16" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="2092" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.16:18 %store_ln123 = store i16 %line_buf3_V, i4 %weight_buffer_16_2_addr

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1616" st_id="16" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="2101" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.16:27 %store_ln123 = store i16 %line_buf4_V, i4 %weight_buffer_16_3_addr

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1617" st_id="16" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="2115" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.15:3 %store_ln123 = store i16 %line_buf1_V_3, i4 %weight_buffer_15_0_addr_3

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1618" st_id="16" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="2121" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.15:9 %store_ln123 = store i16 %line_buf2_V, i4 %weight_buffer_15_1_addr

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1619" st_id="16" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="2130" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.15:18 %store_ln123 = store i16 %line_buf3_V, i4 %weight_buffer_15_2_addr

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1620" st_id="16" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="2139" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.15:27 %store_ln123 = store i16 %line_buf4_V, i4 %weight_buffer_15_3_addr

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1621" st_id="16" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="2153" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.14:3 %store_ln123 = store i16 %line_buf1_V_3, i4 %weight_buffer_14_0_addr_3

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1622" st_id="16" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="2159" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.14:9 %store_ln123 = store i16 %line_buf2_V, i4 %weight_buffer_14_1_addr

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1623" st_id="16" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="2168" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.14:18 %store_ln123 = store i16 %line_buf3_V, i4 %weight_buffer_14_2_addr

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1624" st_id="16" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="2177" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.14:27 %store_ln123 = store i16 %line_buf4_V, i4 %weight_buffer_14_3_addr

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1625" st_id="16" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="2191" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.13:3 %store_ln123 = store i16 %line_buf1_V_3, i4 %weight_buffer_13_0_addr_3

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1626" st_id="16" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="2197" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.13:9 %store_ln123 = store i16 %line_buf2_V, i4 %weight_buffer_13_1_addr

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1627" st_id="16" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="2206" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.13:18 %store_ln123 = store i16 %line_buf3_V, i4 %weight_buffer_13_2_addr

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1628" st_id="16" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="2215" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.13:27 %store_ln123 = store i16 %line_buf4_V, i4 %weight_buffer_13_3_addr

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1629" st_id="16" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="2229" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.12:3 %store_ln123 = store i16 %line_buf1_V_3, i4 %weight_buffer_12_0_addr_3

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1630" st_id="16" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="2235" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.12:9 %store_ln123 = store i16 %line_buf2_V, i4 %weight_buffer_12_1_addr

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1631" st_id="16" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="2244" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.12:18 %store_ln123 = store i16 %line_buf3_V, i4 %weight_buffer_12_2_addr

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1632" st_id="16" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="2253" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.12:27 %store_ln123 = store i16 %line_buf4_V, i4 %weight_buffer_12_3_addr

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1633" st_id="16" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="2267" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.11:3 %store_ln123 = store i16 %line_buf1_V_3, i4 %weight_buffer_11_0_addr_3

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1634" st_id="16" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="2273" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.11:9 %store_ln123 = store i16 %line_buf2_V, i4 %weight_buffer_11_1_addr

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1635" st_id="16" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="2282" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.11:18 %store_ln123 = store i16 %line_buf3_V, i4 %weight_buffer_11_2_addr

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1636" st_id="16" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="2291" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.11:27 %store_ln123 = store i16 %line_buf4_V, i4 %weight_buffer_11_3_addr

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1637" st_id="16" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="2305" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.10:3 %store_ln123 = store i16 %line_buf1_V_3, i4 %weight_buffer_10_0_addr_3

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1638" st_id="16" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="2311" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.10:9 %store_ln123 = store i16 %line_buf2_V, i4 %weight_buffer_10_1_addr

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1639" st_id="16" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="2320" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.10:18 %store_ln123 = store i16 %line_buf3_V, i4 %weight_buffer_10_2_addr

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1640" st_id="16" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="2329" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.10:27 %store_ln123 = store i16 %line_buf4_V, i4 %weight_buffer_10_3_addr

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1641" st_id="16" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="2343" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.9:3 %store_ln123 = store i16 %line_buf1_V_3, i4 %weight_buffer_9_0_addr_3

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1642" st_id="16" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="2349" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.9:9 %store_ln123 = store i16 %line_buf2_V, i4 %weight_buffer_9_1_addr

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1643" st_id="16" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="2358" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.9:18 %store_ln123 = store i16 %line_buf3_V, i4 %weight_buffer_9_2_addr

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1644" st_id="16" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="2367" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.9:27 %store_ln123 = store i16 %line_buf4_V, i4 %weight_buffer_9_3_addr

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1645" st_id="16" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="2381" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.8:3 %store_ln123 = store i16 %line_buf1_V_3, i4 %weight_buffer_8_0_addr_3

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1646" st_id="16" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="2387" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.8:9 %store_ln123 = store i16 %line_buf2_V, i4 %weight_buffer_8_1_addr

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1647" st_id="16" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="2396" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.8:18 %store_ln123 = store i16 %line_buf3_V, i4 %weight_buffer_8_2_addr

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1648" st_id="16" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="2405" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.8:27 %store_ln123 = store i16 %line_buf4_V, i4 %weight_buffer_8_3_addr

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1649" st_id="16" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2419" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.7:3 %store_ln123 = store i16 %line_buf1_V_3, i4 %weight_buffer_7_0_addr_3

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1650" st_id="16" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2425" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.7:9 %store_ln123 = store i16 %line_buf2_V, i4 %weight_buffer_7_1_addr

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1651" st_id="16" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2434" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.7:18 %store_ln123 = store i16 %line_buf3_V, i4 %weight_buffer_7_2_addr

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1652" st_id="16" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2443" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.7:27 %store_ln123 = store i16 %line_buf4_V, i4 %weight_buffer_7_3_addr

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1653" st_id="16" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2457" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.6:3 %store_ln123 = store i16 %line_buf1_V_3, i4 %weight_buffer_6_0_addr_3

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1654" st_id="16" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2463" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.6:9 %store_ln123 = store i16 %line_buf2_V, i4 %weight_buffer_6_1_addr

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1655" st_id="16" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2472" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.6:18 %store_ln123 = store i16 %line_buf3_V, i4 %weight_buffer_6_2_addr

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1656" st_id="16" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2481" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.6:27 %store_ln123 = store i16 %line_buf4_V, i4 %weight_buffer_6_3_addr

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1657" st_id="16" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2495" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.5:3 %store_ln123 = store i16 %line_buf1_V_3, i4 %weight_buffer_5_0_addr_3

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1658" st_id="16" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2501" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.5:9 %store_ln123 = store i16 %line_buf2_V, i4 %weight_buffer_5_1_addr

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1659" st_id="16" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2510" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.5:18 %store_ln123 = store i16 %line_buf3_V, i4 %weight_buffer_5_2_addr

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1660" st_id="16" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2519" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.5:27 %store_ln123 = store i16 %line_buf4_V, i4 %weight_buffer_5_3_addr

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1661" st_id="16" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2533" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.4:3 %store_ln123 = store i16 %line_buf1_V_3, i4 %weight_buffer_4_0_addr_3

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1662" st_id="16" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2539" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.4:9 %store_ln123 = store i16 %line_buf2_V, i4 %weight_buffer_4_1_addr

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1663" st_id="16" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2548" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.4:18 %store_ln123 = store i16 %line_buf3_V, i4 %weight_buffer_4_2_addr

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1664" st_id="16" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2557" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.4:27 %store_ln123 = store i16 %line_buf4_V, i4 %weight_buffer_4_3_addr

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1665" st_id="16" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2571" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.3:3 %store_ln123 = store i16 %line_buf1_V_3, i4 %weight_buffer_3_0_addr_3

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1666" st_id="16" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2577" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.3:9 %store_ln123 = store i16 %line_buf2_V, i4 %weight_buffer_3_1_addr

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1667" st_id="16" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2586" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.3:18 %store_ln123 = store i16 %line_buf3_V, i4 %weight_buffer_3_2_addr

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1668" st_id="16" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2595" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.3:27 %store_ln123 = store i16 %line_buf4_V, i4 %weight_buffer_3_3_addr

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1669" st_id="16" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2609" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.2:3 %store_ln123 = store i16 %line_buf1_V_3, i4 %weight_buffer_2_0_addr_3

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1670" st_id="16" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2615" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.2:9 %store_ln123 = store i16 %line_buf2_V, i4 %weight_buffer_2_1_addr

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1671" st_id="16" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2624" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.2:18 %store_ln123 = store i16 %line_buf3_V, i4 %weight_buffer_2_2_addr

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1672" st_id="16" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2633" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.2:27 %store_ln123 = store i16 %line_buf4_V, i4 %weight_buffer_2_3_addr

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1673" st_id="16" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2647" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.1:3 %store_ln123 = store i16 %line_buf1_V_3, i4 %weight_buffer_1_0_addr_3

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1674" st_id="16" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2653" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.1:9 %store_ln123 = store i16 %line_buf2_V, i4 %weight_buffer_1_1_addr

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1675" st_id="16" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2662" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.1:18 %store_ln123 = store i16 %line_buf3_V, i4 %weight_buffer_1_2_addr

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1676" st_id="16" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2671" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.1:27 %store_ln123 = store i16 %line_buf4_V, i4 %weight_buffer_1_3_addr

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1677" st_id="16" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2685" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.0:3 %store_ln123 = store i16 %line_buf1_V_3, i4 %weight_buffer_0_0_addr_3

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1678" st_id="16" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2691" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.0:9 %store_ln123 = store i16 %line_buf2_V, i4 %weight_buffer_0_1_addr

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1679" st_id="16" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2700" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.0:18 %store_ln123 = store i16 %line_buf3_V, i4 %weight_buffer_0_2_addr

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1680" st_id="16" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2709" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.0:27 %store_ln123 = store i16 %line_buf4_V, i4 %weight_buffer_0_3_addr

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1681" st_id="16" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="2723" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.31:3 %store_ln123 = store i16 %line_buf1_V_3, i4 %weight_buffer_31_0_addr_3

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1682" st_id="16" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="2729" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.31:9 %store_ln123 = store i16 %line_buf2_V, i4 %weight_buffer_31_1_addr

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1683" st_id="16" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="2738" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.31:18 %store_ln123 = store i16 %line_buf3_V, i4 %weight_buffer_31_2_addr

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1684" st_id="16" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="2747" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.31:27 %store_ln123 = store i16 %line_buf4_V, i4 %weight_buffer_31_3_addr

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="1685" st_id="17" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1496" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:38 %line_buf1_V_5 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W1_addr

]]></Node>
<StgValue><ssdm name="line_buf1_V_5"/></StgValue>
</operation>

<operation id="1686" st_id="17" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1506" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:48 %line_buf2_V_2 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W2_addr

]]></Node>
<StgValue><ssdm name="line_buf2_V_2"/></StgValue>
</operation>

<operation id="1687" st_id="17" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1519" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:61 %line_buf3_V_2 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W3_addr

]]></Node>
<StgValue><ssdm name="line_buf3_V_2"/></StgValue>
</operation>

<operation id="1688" st_id="17" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1532" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:74 %line_buf4_V_2 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W4_addr

]]></Node>
<StgValue><ssdm name="line_buf4_V_2"/></StgValue>
</operation>

<operation id="1689" st_id="17" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1546" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.30:4 %store_ln123 = store i16 %line_buf1_V_4, i4 %weight_buffer_30_0_addr_4

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1690" st_id="17" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1552" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.30:10 %store_ln123 = store i16 %line_buf2_V_1, i4 %weight_buffer_30_1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1691" st_id="17" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1561" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.30:19 %store_ln123 = store i16 %line_buf3_V_1, i4 %weight_buffer_30_2_addr_1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1692" st_id="17" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1570" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.30:28 %store_ln123 = store i16 %line_buf4_V_1, i4 %weight_buffer_30_3_addr_1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1693" st_id="17" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="1584" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.29:4 %store_ln123 = store i16 %line_buf1_V_4, i4 %weight_buffer_29_0_addr_4

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1694" st_id="17" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="1590" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.29:10 %store_ln123 = store i16 %line_buf2_V_1, i4 %weight_buffer_29_1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1695" st_id="17" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="1599" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.29:19 %store_ln123 = store i16 %line_buf3_V_1, i4 %weight_buffer_29_2_addr_1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1696" st_id="17" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="1608" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.29:28 %store_ln123 = store i16 %line_buf4_V_1, i4 %weight_buffer_29_3_addr_1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1697" st_id="17" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1622" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.28:4 %store_ln123 = store i16 %line_buf1_V_4, i4 %weight_buffer_28_0_addr_4

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1698" st_id="17" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1628" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.28:10 %store_ln123 = store i16 %line_buf2_V_1, i4 %weight_buffer_28_1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1699" st_id="17" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1637" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.28:19 %store_ln123 = store i16 %line_buf3_V_1, i4 %weight_buffer_28_2_addr_1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1700" st_id="17" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1646" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.28:28 %store_ln123 = store i16 %line_buf4_V_1, i4 %weight_buffer_28_3_addr_1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1701" st_id="17" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1660" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.27:4 %store_ln123 = store i16 %line_buf1_V_4, i4 %weight_buffer_27_0_addr_4

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1702" st_id="17" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1666" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.27:10 %store_ln123 = store i16 %line_buf2_V_1, i4 %weight_buffer_27_1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1703" st_id="17" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1675" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.27:19 %store_ln123 = store i16 %line_buf3_V_1, i4 %weight_buffer_27_2_addr_1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1704" st_id="17" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1684" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.27:28 %store_ln123 = store i16 %line_buf4_V_1, i4 %weight_buffer_27_3_addr_1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1705" st_id="17" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1698" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.26:4 %store_ln123 = store i16 %line_buf1_V_4, i4 %weight_buffer_26_0_addr_4

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1706" st_id="17" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1704" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.26:10 %store_ln123 = store i16 %line_buf2_V_1, i4 %weight_buffer_26_1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1707" st_id="17" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1713" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.26:19 %store_ln123 = store i16 %line_buf3_V_1, i4 %weight_buffer_26_2_addr_1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1708" st_id="17" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1722" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.26:28 %store_ln123 = store i16 %line_buf4_V_1, i4 %weight_buffer_26_3_addr_1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1709" st_id="17" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1736" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.25:4 %store_ln123 = store i16 %line_buf1_V_4, i4 %weight_buffer_25_0_addr_4

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1710" st_id="17" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1742" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.25:10 %store_ln123 = store i16 %line_buf2_V_1, i4 %weight_buffer_25_1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1711" st_id="17" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1751" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.25:19 %store_ln123 = store i16 %line_buf3_V_1, i4 %weight_buffer_25_2_addr_1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1712" st_id="17" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1760" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.25:28 %store_ln123 = store i16 %line_buf4_V_1, i4 %weight_buffer_25_3_addr_1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1713" st_id="17" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1774" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.24:4 %store_ln123 = store i16 %line_buf1_V_4, i4 %weight_buffer_24_0_addr_4

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1714" st_id="17" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1780" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.24:10 %store_ln123 = store i16 %line_buf2_V_1, i4 %weight_buffer_24_1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1715" st_id="17" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1789" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.24:19 %store_ln123 = store i16 %line_buf3_V_1, i4 %weight_buffer_24_2_addr_1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1716" st_id="17" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1798" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.24:28 %store_ln123 = store i16 %line_buf4_V_1, i4 %weight_buffer_24_3_addr_1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1717" st_id="17" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="1812" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.23:4 %store_ln123 = store i16 %line_buf1_V_4, i4 %weight_buffer_23_0_addr_4

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1718" st_id="17" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="1818" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.23:10 %store_ln123 = store i16 %line_buf2_V_1, i4 %weight_buffer_23_1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1719" st_id="17" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="1827" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.23:19 %store_ln123 = store i16 %line_buf3_V_1, i4 %weight_buffer_23_2_addr_1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1720" st_id="17" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="1836" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.23:28 %store_ln123 = store i16 %line_buf4_V_1, i4 %weight_buffer_23_3_addr_1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1721" st_id="17" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="1850" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.22:4 %store_ln123 = store i16 %line_buf1_V_4, i4 %weight_buffer_22_0_addr_4

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1722" st_id="17" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="1856" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.22:10 %store_ln123 = store i16 %line_buf2_V_1, i4 %weight_buffer_22_1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1723" st_id="17" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="1865" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.22:19 %store_ln123 = store i16 %line_buf3_V_1, i4 %weight_buffer_22_2_addr_1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1724" st_id="17" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="1874" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.22:28 %store_ln123 = store i16 %line_buf4_V_1, i4 %weight_buffer_22_3_addr_1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1725" st_id="17" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="1888" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.21:4 %store_ln123 = store i16 %line_buf1_V_4, i4 %weight_buffer_21_0_addr_4

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1726" st_id="17" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="1894" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.21:10 %store_ln123 = store i16 %line_buf2_V_1, i4 %weight_buffer_21_1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1727" st_id="17" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="1903" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.21:19 %store_ln123 = store i16 %line_buf3_V_1, i4 %weight_buffer_21_2_addr_1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1728" st_id="17" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="1912" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.21:28 %store_ln123 = store i16 %line_buf4_V_1, i4 %weight_buffer_21_3_addr_1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1729" st_id="17" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="1926" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.20:4 %store_ln123 = store i16 %line_buf1_V_4, i4 %weight_buffer_20_0_addr_4

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1730" st_id="17" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="1932" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.20:10 %store_ln123 = store i16 %line_buf2_V_1, i4 %weight_buffer_20_1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1731" st_id="17" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="1941" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.20:19 %store_ln123 = store i16 %line_buf3_V_1, i4 %weight_buffer_20_2_addr_1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1732" st_id="17" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="1950" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.20:28 %store_ln123 = store i16 %line_buf4_V_1, i4 %weight_buffer_20_3_addr_1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1733" st_id="17" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="1964" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.19:4 %store_ln123 = store i16 %line_buf1_V_4, i4 %weight_buffer_19_0_addr_4

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1734" st_id="17" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="1970" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.19:10 %store_ln123 = store i16 %line_buf2_V_1, i4 %weight_buffer_19_1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1735" st_id="17" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="1979" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.19:19 %store_ln123 = store i16 %line_buf3_V_1, i4 %weight_buffer_19_2_addr_1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1736" st_id="17" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="1988" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.19:28 %store_ln123 = store i16 %line_buf4_V_1, i4 %weight_buffer_19_3_addr_1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1737" st_id="17" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="2002" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.18:4 %store_ln123 = store i16 %line_buf1_V_4, i4 %weight_buffer_18_0_addr_4

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1738" st_id="17" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="2008" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.18:10 %store_ln123 = store i16 %line_buf2_V_1, i4 %weight_buffer_18_1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1739" st_id="17" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="2017" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.18:19 %store_ln123 = store i16 %line_buf3_V_1, i4 %weight_buffer_18_2_addr_1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1740" st_id="17" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="2026" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.18:28 %store_ln123 = store i16 %line_buf4_V_1, i4 %weight_buffer_18_3_addr_1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1741" st_id="17" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="2040" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.17:4 %store_ln123 = store i16 %line_buf1_V_4, i4 %weight_buffer_17_0_addr_4

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1742" st_id="17" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="2046" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.17:10 %store_ln123 = store i16 %line_buf2_V_1, i4 %weight_buffer_17_1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1743" st_id="17" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="2055" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.17:19 %store_ln123 = store i16 %line_buf3_V_1, i4 %weight_buffer_17_2_addr_1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1744" st_id="17" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="2064" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.17:28 %store_ln123 = store i16 %line_buf4_V_1, i4 %weight_buffer_17_3_addr_1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1745" st_id="17" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="2078" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.16:4 %store_ln123 = store i16 %line_buf1_V_4, i4 %weight_buffer_16_0_addr_4

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1746" st_id="17" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="2084" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.16:10 %store_ln123 = store i16 %line_buf2_V_1, i4 %weight_buffer_16_1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1747" st_id="17" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="2093" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.16:19 %store_ln123 = store i16 %line_buf3_V_1, i4 %weight_buffer_16_2_addr_1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1748" st_id="17" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="2102" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.16:28 %store_ln123 = store i16 %line_buf4_V_1, i4 %weight_buffer_16_3_addr_1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1749" st_id="17" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="2116" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.15:4 %store_ln123 = store i16 %line_buf1_V_4, i4 %weight_buffer_15_0_addr_4

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1750" st_id="17" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="2122" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.15:10 %store_ln123 = store i16 %line_buf2_V_1, i4 %weight_buffer_15_1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1751" st_id="17" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="2131" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.15:19 %store_ln123 = store i16 %line_buf3_V_1, i4 %weight_buffer_15_2_addr_1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1752" st_id="17" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="2140" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.15:28 %store_ln123 = store i16 %line_buf4_V_1, i4 %weight_buffer_15_3_addr_1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1753" st_id="17" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="2154" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.14:4 %store_ln123 = store i16 %line_buf1_V_4, i4 %weight_buffer_14_0_addr_4

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1754" st_id="17" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="2160" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.14:10 %store_ln123 = store i16 %line_buf2_V_1, i4 %weight_buffer_14_1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1755" st_id="17" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="2169" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.14:19 %store_ln123 = store i16 %line_buf3_V_1, i4 %weight_buffer_14_2_addr_1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1756" st_id="17" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="2178" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.14:28 %store_ln123 = store i16 %line_buf4_V_1, i4 %weight_buffer_14_3_addr_1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1757" st_id="17" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="2192" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.13:4 %store_ln123 = store i16 %line_buf1_V_4, i4 %weight_buffer_13_0_addr_4

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1758" st_id="17" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="2198" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.13:10 %store_ln123 = store i16 %line_buf2_V_1, i4 %weight_buffer_13_1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1759" st_id="17" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="2207" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.13:19 %store_ln123 = store i16 %line_buf3_V_1, i4 %weight_buffer_13_2_addr_1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1760" st_id="17" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="2216" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.13:28 %store_ln123 = store i16 %line_buf4_V_1, i4 %weight_buffer_13_3_addr_1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1761" st_id="17" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="2230" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.12:4 %store_ln123 = store i16 %line_buf1_V_4, i4 %weight_buffer_12_0_addr_4

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1762" st_id="17" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="2236" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.12:10 %store_ln123 = store i16 %line_buf2_V_1, i4 %weight_buffer_12_1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1763" st_id="17" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="2245" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.12:19 %store_ln123 = store i16 %line_buf3_V_1, i4 %weight_buffer_12_2_addr_1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1764" st_id="17" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="2254" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.12:28 %store_ln123 = store i16 %line_buf4_V_1, i4 %weight_buffer_12_3_addr_1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1765" st_id="17" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="2268" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.11:4 %store_ln123 = store i16 %line_buf1_V_4, i4 %weight_buffer_11_0_addr_4

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1766" st_id="17" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="2274" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.11:10 %store_ln123 = store i16 %line_buf2_V_1, i4 %weight_buffer_11_1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1767" st_id="17" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="2283" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.11:19 %store_ln123 = store i16 %line_buf3_V_1, i4 %weight_buffer_11_2_addr_1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1768" st_id="17" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="2292" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.11:28 %store_ln123 = store i16 %line_buf4_V_1, i4 %weight_buffer_11_3_addr_1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1769" st_id="17" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="2306" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.10:4 %store_ln123 = store i16 %line_buf1_V_4, i4 %weight_buffer_10_0_addr_4

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1770" st_id="17" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="2312" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.10:10 %store_ln123 = store i16 %line_buf2_V_1, i4 %weight_buffer_10_1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1771" st_id="17" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="2321" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.10:19 %store_ln123 = store i16 %line_buf3_V_1, i4 %weight_buffer_10_2_addr_1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1772" st_id="17" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="2330" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.10:28 %store_ln123 = store i16 %line_buf4_V_1, i4 %weight_buffer_10_3_addr_1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1773" st_id="17" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="2344" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.9:4 %store_ln123 = store i16 %line_buf1_V_4, i4 %weight_buffer_9_0_addr_4

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1774" st_id="17" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="2350" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.9:10 %store_ln123 = store i16 %line_buf2_V_1, i4 %weight_buffer_9_1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1775" st_id="17" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="2359" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.9:19 %store_ln123 = store i16 %line_buf3_V_1, i4 %weight_buffer_9_2_addr_1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1776" st_id="17" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="2368" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.9:28 %store_ln123 = store i16 %line_buf4_V_1, i4 %weight_buffer_9_3_addr_1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1777" st_id="17" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="2382" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.8:4 %store_ln123 = store i16 %line_buf1_V_4, i4 %weight_buffer_8_0_addr_4

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1778" st_id="17" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="2388" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.8:10 %store_ln123 = store i16 %line_buf2_V_1, i4 %weight_buffer_8_1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1779" st_id="17" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="2397" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.8:19 %store_ln123 = store i16 %line_buf3_V_1, i4 %weight_buffer_8_2_addr_1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1780" st_id="17" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="2406" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.8:28 %store_ln123 = store i16 %line_buf4_V_1, i4 %weight_buffer_8_3_addr_1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1781" st_id="17" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2420" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.7:4 %store_ln123 = store i16 %line_buf1_V_4, i4 %weight_buffer_7_0_addr_4

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1782" st_id="17" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2426" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.7:10 %store_ln123 = store i16 %line_buf2_V_1, i4 %weight_buffer_7_1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1783" st_id="17" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2435" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.7:19 %store_ln123 = store i16 %line_buf3_V_1, i4 %weight_buffer_7_2_addr_1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1784" st_id="17" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2444" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.7:28 %store_ln123 = store i16 %line_buf4_V_1, i4 %weight_buffer_7_3_addr_1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1785" st_id="17" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2458" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.6:4 %store_ln123 = store i16 %line_buf1_V_4, i4 %weight_buffer_6_0_addr_4

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1786" st_id="17" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2464" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.6:10 %store_ln123 = store i16 %line_buf2_V_1, i4 %weight_buffer_6_1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1787" st_id="17" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2473" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.6:19 %store_ln123 = store i16 %line_buf3_V_1, i4 %weight_buffer_6_2_addr_1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1788" st_id="17" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2482" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.6:28 %store_ln123 = store i16 %line_buf4_V_1, i4 %weight_buffer_6_3_addr_1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1789" st_id="17" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2496" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.5:4 %store_ln123 = store i16 %line_buf1_V_4, i4 %weight_buffer_5_0_addr_4

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1790" st_id="17" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2502" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.5:10 %store_ln123 = store i16 %line_buf2_V_1, i4 %weight_buffer_5_1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1791" st_id="17" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2511" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.5:19 %store_ln123 = store i16 %line_buf3_V_1, i4 %weight_buffer_5_2_addr_1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1792" st_id="17" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2520" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.5:28 %store_ln123 = store i16 %line_buf4_V_1, i4 %weight_buffer_5_3_addr_1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1793" st_id="17" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2534" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.4:4 %store_ln123 = store i16 %line_buf1_V_4, i4 %weight_buffer_4_0_addr_4

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1794" st_id="17" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2540" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.4:10 %store_ln123 = store i16 %line_buf2_V_1, i4 %weight_buffer_4_1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1795" st_id="17" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2549" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.4:19 %store_ln123 = store i16 %line_buf3_V_1, i4 %weight_buffer_4_2_addr_1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1796" st_id="17" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2558" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.4:28 %store_ln123 = store i16 %line_buf4_V_1, i4 %weight_buffer_4_3_addr_1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1797" st_id="17" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2572" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.3:4 %store_ln123 = store i16 %line_buf1_V_4, i4 %weight_buffer_3_0_addr_4

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1798" st_id="17" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2578" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.3:10 %store_ln123 = store i16 %line_buf2_V_1, i4 %weight_buffer_3_1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1799" st_id="17" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2587" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.3:19 %store_ln123 = store i16 %line_buf3_V_1, i4 %weight_buffer_3_2_addr_1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1800" st_id="17" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2596" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.3:28 %store_ln123 = store i16 %line_buf4_V_1, i4 %weight_buffer_3_3_addr_1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1801" st_id="17" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2610" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.2:4 %store_ln123 = store i16 %line_buf1_V_4, i4 %weight_buffer_2_0_addr_4

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1802" st_id="17" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2616" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.2:10 %store_ln123 = store i16 %line_buf2_V_1, i4 %weight_buffer_2_1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1803" st_id="17" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2625" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.2:19 %store_ln123 = store i16 %line_buf3_V_1, i4 %weight_buffer_2_2_addr_1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1804" st_id="17" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2634" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.2:28 %store_ln123 = store i16 %line_buf4_V_1, i4 %weight_buffer_2_3_addr_1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1805" st_id="17" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2648" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.1:4 %store_ln123 = store i16 %line_buf1_V_4, i4 %weight_buffer_1_0_addr_4

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1806" st_id="17" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2654" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.1:10 %store_ln123 = store i16 %line_buf2_V_1, i4 %weight_buffer_1_1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1807" st_id="17" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2663" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.1:19 %store_ln123 = store i16 %line_buf3_V_1, i4 %weight_buffer_1_2_addr_1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1808" st_id="17" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2672" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.1:28 %store_ln123 = store i16 %line_buf4_V_1, i4 %weight_buffer_1_3_addr_1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1809" st_id="17" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2686" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.0:4 %store_ln123 = store i16 %line_buf1_V_4, i4 %weight_buffer_0_0_addr_4

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1810" st_id="17" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2692" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.0:10 %store_ln123 = store i16 %line_buf2_V_1, i4 %weight_buffer_0_1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1811" st_id="17" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2701" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.0:19 %store_ln123 = store i16 %line_buf3_V_1, i4 %weight_buffer_0_2_addr_1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1812" st_id="17" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2710" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.0:28 %store_ln123 = store i16 %line_buf4_V_1, i4 %weight_buffer_0_3_addr_1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1813" st_id="17" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="2724" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.31:4 %store_ln123 = store i16 %line_buf1_V_4, i4 %weight_buffer_31_0_addr_4

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1814" st_id="17" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="2730" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.31:10 %store_ln123 = store i16 %line_buf2_V_1, i4 %weight_buffer_31_1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1815" st_id="17" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="2739" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.31:19 %store_ln123 = store i16 %line_buf3_V_1, i4 %weight_buffer_31_2_addr_1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1816" st_id="17" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="2748" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.31:28 %store_ln123 = store i16 %line_buf4_V_1, i4 %weight_buffer_31_3_addr_1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="1817" st_id="18" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1497" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:39 %line_buf1_V_6 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W1_addr

]]></Node>
<StgValue><ssdm name="line_buf1_V_6"/></StgValue>
</operation>

<operation id="1818" st_id="18" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1507" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:49 %line_buf2_V_3 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W2_addr

]]></Node>
<StgValue><ssdm name="line_buf2_V_3"/></StgValue>
</operation>

<operation id="1819" st_id="18" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1520" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:62 %line_buf3_V_3 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W3_addr

]]></Node>
<StgValue><ssdm name="line_buf3_V_3"/></StgValue>
</operation>

<operation id="1820" st_id="18" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1533" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:75 %line_buf4_V_3 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W4_addr

]]></Node>
<StgValue><ssdm name="line_buf4_V_3"/></StgValue>
</operation>

<operation id="1821" st_id="18" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1547" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.30:5 %store_ln123 = store i16 %line_buf1_V_5, i4 %weight_buffer_30_0_addr_5

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1822" st_id="18" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1553" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.30:11 %store_ln123 = store i16 %line_buf2_V_2, i4 %weight_buffer_30_1_addr_2

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1823" st_id="18" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1562" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.30:20 %store_ln123 = store i16 %line_buf3_V_2, i4 %weight_buffer_30_2_addr_2

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1824" st_id="18" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1571" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.30:29 %store_ln123 = store i16 %line_buf4_V_2, i4 %weight_buffer_30_3_addr_2

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1825" st_id="18" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="1585" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.29:5 %store_ln123 = store i16 %line_buf1_V_5, i4 %weight_buffer_29_0_addr_5

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1826" st_id="18" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="1591" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.29:11 %store_ln123 = store i16 %line_buf2_V_2, i4 %weight_buffer_29_1_addr_2

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1827" st_id="18" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="1600" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.29:20 %store_ln123 = store i16 %line_buf3_V_2, i4 %weight_buffer_29_2_addr_2

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1828" st_id="18" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="1609" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.29:29 %store_ln123 = store i16 %line_buf4_V_2, i4 %weight_buffer_29_3_addr_2

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1829" st_id="18" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1623" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.28:5 %store_ln123 = store i16 %line_buf1_V_5, i4 %weight_buffer_28_0_addr_5

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1830" st_id="18" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1629" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.28:11 %store_ln123 = store i16 %line_buf2_V_2, i4 %weight_buffer_28_1_addr_2

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1831" st_id="18" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1638" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.28:20 %store_ln123 = store i16 %line_buf3_V_2, i4 %weight_buffer_28_2_addr_2

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1832" st_id="18" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1647" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.28:29 %store_ln123 = store i16 %line_buf4_V_2, i4 %weight_buffer_28_3_addr_2

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1833" st_id="18" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1661" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.27:5 %store_ln123 = store i16 %line_buf1_V_5, i4 %weight_buffer_27_0_addr_5

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1834" st_id="18" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1667" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.27:11 %store_ln123 = store i16 %line_buf2_V_2, i4 %weight_buffer_27_1_addr_2

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1835" st_id="18" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1676" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.27:20 %store_ln123 = store i16 %line_buf3_V_2, i4 %weight_buffer_27_2_addr_2

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1836" st_id="18" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1685" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.27:29 %store_ln123 = store i16 %line_buf4_V_2, i4 %weight_buffer_27_3_addr_2

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1837" st_id="18" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1699" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.26:5 %store_ln123 = store i16 %line_buf1_V_5, i4 %weight_buffer_26_0_addr_5

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1838" st_id="18" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1705" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.26:11 %store_ln123 = store i16 %line_buf2_V_2, i4 %weight_buffer_26_1_addr_2

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1839" st_id="18" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1714" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.26:20 %store_ln123 = store i16 %line_buf3_V_2, i4 %weight_buffer_26_2_addr_2

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1840" st_id="18" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1723" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.26:29 %store_ln123 = store i16 %line_buf4_V_2, i4 %weight_buffer_26_3_addr_2

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1841" st_id="18" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1737" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.25:5 %store_ln123 = store i16 %line_buf1_V_5, i4 %weight_buffer_25_0_addr_5

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1842" st_id="18" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1743" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.25:11 %store_ln123 = store i16 %line_buf2_V_2, i4 %weight_buffer_25_1_addr_2

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1843" st_id="18" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1752" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.25:20 %store_ln123 = store i16 %line_buf3_V_2, i4 %weight_buffer_25_2_addr_2

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1844" st_id="18" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1761" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.25:29 %store_ln123 = store i16 %line_buf4_V_2, i4 %weight_buffer_25_3_addr_2

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1845" st_id="18" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1775" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.24:5 %store_ln123 = store i16 %line_buf1_V_5, i4 %weight_buffer_24_0_addr_5

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1846" st_id="18" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1781" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.24:11 %store_ln123 = store i16 %line_buf2_V_2, i4 %weight_buffer_24_1_addr_2

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1847" st_id="18" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1790" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.24:20 %store_ln123 = store i16 %line_buf3_V_2, i4 %weight_buffer_24_2_addr_2

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1848" st_id="18" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1799" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.24:29 %store_ln123 = store i16 %line_buf4_V_2, i4 %weight_buffer_24_3_addr_2

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1849" st_id="18" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="1813" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.23:5 %store_ln123 = store i16 %line_buf1_V_5, i4 %weight_buffer_23_0_addr_5

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1850" st_id="18" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="1819" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.23:11 %store_ln123 = store i16 %line_buf2_V_2, i4 %weight_buffer_23_1_addr_2

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1851" st_id="18" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="1828" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.23:20 %store_ln123 = store i16 %line_buf3_V_2, i4 %weight_buffer_23_2_addr_2

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1852" st_id="18" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="1837" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.23:29 %store_ln123 = store i16 %line_buf4_V_2, i4 %weight_buffer_23_3_addr_2

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1853" st_id="18" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="1851" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.22:5 %store_ln123 = store i16 %line_buf1_V_5, i4 %weight_buffer_22_0_addr_5

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1854" st_id="18" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="1857" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.22:11 %store_ln123 = store i16 %line_buf2_V_2, i4 %weight_buffer_22_1_addr_2

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1855" st_id="18" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="1866" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.22:20 %store_ln123 = store i16 %line_buf3_V_2, i4 %weight_buffer_22_2_addr_2

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1856" st_id="18" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="1875" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.22:29 %store_ln123 = store i16 %line_buf4_V_2, i4 %weight_buffer_22_3_addr_2

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1857" st_id="18" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="1889" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.21:5 %store_ln123 = store i16 %line_buf1_V_5, i4 %weight_buffer_21_0_addr_5

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1858" st_id="18" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="1895" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.21:11 %store_ln123 = store i16 %line_buf2_V_2, i4 %weight_buffer_21_1_addr_2

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1859" st_id="18" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="1904" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.21:20 %store_ln123 = store i16 %line_buf3_V_2, i4 %weight_buffer_21_2_addr_2

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1860" st_id="18" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="1913" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.21:29 %store_ln123 = store i16 %line_buf4_V_2, i4 %weight_buffer_21_3_addr_2

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1861" st_id="18" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="1927" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.20:5 %store_ln123 = store i16 %line_buf1_V_5, i4 %weight_buffer_20_0_addr_5

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1862" st_id="18" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="1933" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.20:11 %store_ln123 = store i16 %line_buf2_V_2, i4 %weight_buffer_20_1_addr_2

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1863" st_id="18" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="1942" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.20:20 %store_ln123 = store i16 %line_buf3_V_2, i4 %weight_buffer_20_2_addr_2

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1864" st_id="18" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="1951" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.20:29 %store_ln123 = store i16 %line_buf4_V_2, i4 %weight_buffer_20_3_addr_2

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1865" st_id="18" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="1965" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.19:5 %store_ln123 = store i16 %line_buf1_V_5, i4 %weight_buffer_19_0_addr_5

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1866" st_id="18" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="1971" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.19:11 %store_ln123 = store i16 %line_buf2_V_2, i4 %weight_buffer_19_1_addr_2

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1867" st_id="18" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="1980" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.19:20 %store_ln123 = store i16 %line_buf3_V_2, i4 %weight_buffer_19_2_addr_2

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1868" st_id="18" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="1989" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.19:29 %store_ln123 = store i16 %line_buf4_V_2, i4 %weight_buffer_19_3_addr_2

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1869" st_id="18" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="2003" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.18:5 %store_ln123 = store i16 %line_buf1_V_5, i4 %weight_buffer_18_0_addr_5

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1870" st_id="18" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="2009" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.18:11 %store_ln123 = store i16 %line_buf2_V_2, i4 %weight_buffer_18_1_addr_2

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1871" st_id="18" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="2018" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.18:20 %store_ln123 = store i16 %line_buf3_V_2, i4 %weight_buffer_18_2_addr_2

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1872" st_id="18" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="2027" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.18:29 %store_ln123 = store i16 %line_buf4_V_2, i4 %weight_buffer_18_3_addr_2

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1873" st_id="18" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="2041" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.17:5 %store_ln123 = store i16 %line_buf1_V_5, i4 %weight_buffer_17_0_addr_5

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1874" st_id="18" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="2047" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.17:11 %store_ln123 = store i16 %line_buf2_V_2, i4 %weight_buffer_17_1_addr_2

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1875" st_id="18" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="2056" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.17:20 %store_ln123 = store i16 %line_buf3_V_2, i4 %weight_buffer_17_2_addr_2

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1876" st_id="18" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="2065" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.17:29 %store_ln123 = store i16 %line_buf4_V_2, i4 %weight_buffer_17_3_addr_2

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1877" st_id="18" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="2079" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.16:5 %store_ln123 = store i16 %line_buf1_V_5, i4 %weight_buffer_16_0_addr_5

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1878" st_id="18" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="2085" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.16:11 %store_ln123 = store i16 %line_buf2_V_2, i4 %weight_buffer_16_1_addr_2

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1879" st_id="18" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="2094" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.16:20 %store_ln123 = store i16 %line_buf3_V_2, i4 %weight_buffer_16_2_addr_2

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1880" st_id="18" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="2103" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.16:29 %store_ln123 = store i16 %line_buf4_V_2, i4 %weight_buffer_16_3_addr_2

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1881" st_id="18" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="2117" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.15:5 %store_ln123 = store i16 %line_buf1_V_5, i4 %weight_buffer_15_0_addr_5

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1882" st_id="18" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="2123" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.15:11 %store_ln123 = store i16 %line_buf2_V_2, i4 %weight_buffer_15_1_addr_2

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1883" st_id="18" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="2132" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.15:20 %store_ln123 = store i16 %line_buf3_V_2, i4 %weight_buffer_15_2_addr_2

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1884" st_id="18" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="2141" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.15:29 %store_ln123 = store i16 %line_buf4_V_2, i4 %weight_buffer_15_3_addr_2

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1885" st_id="18" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="2155" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.14:5 %store_ln123 = store i16 %line_buf1_V_5, i4 %weight_buffer_14_0_addr_5

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1886" st_id="18" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="2161" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.14:11 %store_ln123 = store i16 %line_buf2_V_2, i4 %weight_buffer_14_1_addr_2

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1887" st_id="18" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="2170" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.14:20 %store_ln123 = store i16 %line_buf3_V_2, i4 %weight_buffer_14_2_addr_2

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1888" st_id="18" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="2179" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.14:29 %store_ln123 = store i16 %line_buf4_V_2, i4 %weight_buffer_14_3_addr_2

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1889" st_id="18" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="2193" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.13:5 %store_ln123 = store i16 %line_buf1_V_5, i4 %weight_buffer_13_0_addr_5

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1890" st_id="18" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="2199" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.13:11 %store_ln123 = store i16 %line_buf2_V_2, i4 %weight_buffer_13_1_addr_2

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1891" st_id="18" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="2208" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.13:20 %store_ln123 = store i16 %line_buf3_V_2, i4 %weight_buffer_13_2_addr_2

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1892" st_id="18" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="2217" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.13:29 %store_ln123 = store i16 %line_buf4_V_2, i4 %weight_buffer_13_3_addr_2

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1893" st_id="18" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="2231" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.12:5 %store_ln123 = store i16 %line_buf1_V_5, i4 %weight_buffer_12_0_addr_5

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1894" st_id="18" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="2237" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.12:11 %store_ln123 = store i16 %line_buf2_V_2, i4 %weight_buffer_12_1_addr_2

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1895" st_id="18" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="2246" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.12:20 %store_ln123 = store i16 %line_buf3_V_2, i4 %weight_buffer_12_2_addr_2

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1896" st_id="18" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="2255" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.12:29 %store_ln123 = store i16 %line_buf4_V_2, i4 %weight_buffer_12_3_addr_2

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1897" st_id="18" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="2269" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.11:5 %store_ln123 = store i16 %line_buf1_V_5, i4 %weight_buffer_11_0_addr_5

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1898" st_id="18" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="2275" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.11:11 %store_ln123 = store i16 %line_buf2_V_2, i4 %weight_buffer_11_1_addr_2

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1899" st_id="18" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="2284" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.11:20 %store_ln123 = store i16 %line_buf3_V_2, i4 %weight_buffer_11_2_addr_2

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1900" st_id="18" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="2293" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.11:29 %store_ln123 = store i16 %line_buf4_V_2, i4 %weight_buffer_11_3_addr_2

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1901" st_id="18" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="2307" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.10:5 %store_ln123 = store i16 %line_buf1_V_5, i4 %weight_buffer_10_0_addr_5

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1902" st_id="18" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="2313" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.10:11 %store_ln123 = store i16 %line_buf2_V_2, i4 %weight_buffer_10_1_addr_2

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1903" st_id="18" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="2322" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.10:20 %store_ln123 = store i16 %line_buf3_V_2, i4 %weight_buffer_10_2_addr_2

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1904" st_id="18" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="2331" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.10:29 %store_ln123 = store i16 %line_buf4_V_2, i4 %weight_buffer_10_3_addr_2

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1905" st_id="18" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="2345" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.9:5 %store_ln123 = store i16 %line_buf1_V_5, i4 %weight_buffer_9_0_addr_5

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1906" st_id="18" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="2351" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.9:11 %store_ln123 = store i16 %line_buf2_V_2, i4 %weight_buffer_9_1_addr_2

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1907" st_id="18" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="2360" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.9:20 %store_ln123 = store i16 %line_buf3_V_2, i4 %weight_buffer_9_2_addr_2

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1908" st_id="18" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="2369" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.9:29 %store_ln123 = store i16 %line_buf4_V_2, i4 %weight_buffer_9_3_addr_2

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1909" st_id="18" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="2383" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.8:5 %store_ln123 = store i16 %line_buf1_V_5, i4 %weight_buffer_8_0_addr_5

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1910" st_id="18" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="2389" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.8:11 %store_ln123 = store i16 %line_buf2_V_2, i4 %weight_buffer_8_1_addr_2

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1911" st_id="18" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="2398" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.8:20 %store_ln123 = store i16 %line_buf3_V_2, i4 %weight_buffer_8_2_addr_2

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1912" st_id="18" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="2407" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.8:29 %store_ln123 = store i16 %line_buf4_V_2, i4 %weight_buffer_8_3_addr_2

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1913" st_id="18" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2421" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.7:5 %store_ln123 = store i16 %line_buf1_V_5, i4 %weight_buffer_7_0_addr_5

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1914" st_id="18" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2427" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.7:11 %store_ln123 = store i16 %line_buf2_V_2, i4 %weight_buffer_7_1_addr_2

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1915" st_id="18" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2436" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.7:20 %store_ln123 = store i16 %line_buf3_V_2, i4 %weight_buffer_7_2_addr_2

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1916" st_id="18" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2445" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.7:29 %store_ln123 = store i16 %line_buf4_V_2, i4 %weight_buffer_7_3_addr_2

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1917" st_id="18" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2459" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.6:5 %store_ln123 = store i16 %line_buf1_V_5, i4 %weight_buffer_6_0_addr_5

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1918" st_id="18" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2465" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.6:11 %store_ln123 = store i16 %line_buf2_V_2, i4 %weight_buffer_6_1_addr_2

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1919" st_id="18" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2474" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.6:20 %store_ln123 = store i16 %line_buf3_V_2, i4 %weight_buffer_6_2_addr_2

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1920" st_id="18" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2483" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.6:29 %store_ln123 = store i16 %line_buf4_V_2, i4 %weight_buffer_6_3_addr_2

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1921" st_id="18" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2497" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.5:5 %store_ln123 = store i16 %line_buf1_V_5, i4 %weight_buffer_5_0_addr_5

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1922" st_id="18" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2503" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.5:11 %store_ln123 = store i16 %line_buf2_V_2, i4 %weight_buffer_5_1_addr_2

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1923" st_id="18" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2512" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.5:20 %store_ln123 = store i16 %line_buf3_V_2, i4 %weight_buffer_5_2_addr_2

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1924" st_id="18" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2521" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.5:29 %store_ln123 = store i16 %line_buf4_V_2, i4 %weight_buffer_5_3_addr_2

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1925" st_id="18" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2535" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.4:5 %store_ln123 = store i16 %line_buf1_V_5, i4 %weight_buffer_4_0_addr_5

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1926" st_id="18" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2541" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.4:11 %store_ln123 = store i16 %line_buf2_V_2, i4 %weight_buffer_4_1_addr_2

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1927" st_id="18" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2550" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.4:20 %store_ln123 = store i16 %line_buf3_V_2, i4 %weight_buffer_4_2_addr_2

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1928" st_id="18" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2559" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.4:29 %store_ln123 = store i16 %line_buf4_V_2, i4 %weight_buffer_4_3_addr_2

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1929" st_id="18" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2573" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.3:5 %store_ln123 = store i16 %line_buf1_V_5, i4 %weight_buffer_3_0_addr_5

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1930" st_id="18" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2579" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.3:11 %store_ln123 = store i16 %line_buf2_V_2, i4 %weight_buffer_3_1_addr_2

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1931" st_id="18" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2588" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.3:20 %store_ln123 = store i16 %line_buf3_V_2, i4 %weight_buffer_3_2_addr_2

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1932" st_id="18" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2597" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.3:29 %store_ln123 = store i16 %line_buf4_V_2, i4 %weight_buffer_3_3_addr_2

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1933" st_id="18" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2611" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.2:5 %store_ln123 = store i16 %line_buf1_V_5, i4 %weight_buffer_2_0_addr_5

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1934" st_id="18" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2617" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.2:11 %store_ln123 = store i16 %line_buf2_V_2, i4 %weight_buffer_2_1_addr_2

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1935" st_id="18" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2626" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.2:20 %store_ln123 = store i16 %line_buf3_V_2, i4 %weight_buffer_2_2_addr_2

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1936" st_id="18" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2635" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.2:29 %store_ln123 = store i16 %line_buf4_V_2, i4 %weight_buffer_2_3_addr_2

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1937" st_id="18" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2649" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.1:5 %store_ln123 = store i16 %line_buf1_V_5, i4 %weight_buffer_1_0_addr_5

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1938" st_id="18" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2655" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.1:11 %store_ln123 = store i16 %line_buf2_V_2, i4 %weight_buffer_1_1_addr_2

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1939" st_id="18" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2664" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.1:20 %store_ln123 = store i16 %line_buf3_V_2, i4 %weight_buffer_1_2_addr_2

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1940" st_id="18" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2673" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.1:29 %store_ln123 = store i16 %line_buf4_V_2, i4 %weight_buffer_1_3_addr_2

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1941" st_id="18" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2687" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.0:5 %store_ln123 = store i16 %line_buf1_V_5, i4 %weight_buffer_0_0_addr_5

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1942" st_id="18" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2693" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.0:11 %store_ln123 = store i16 %line_buf2_V_2, i4 %weight_buffer_0_1_addr_2

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1943" st_id="18" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2702" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.0:20 %store_ln123 = store i16 %line_buf3_V_2, i4 %weight_buffer_0_2_addr_2

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1944" st_id="18" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2711" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.0:29 %store_ln123 = store i16 %line_buf4_V_2, i4 %weight_buffer_0_3_addr_2

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1945" st_id="18" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="2725" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.31:5 %store_ln123 = store i16 %line_buf1_V_5, i4 %weight_buffer_31_0_addr_5

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1946" st_id="18" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="2731" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.31:11 %store_ln123 = store i16 %line_buf2_V_2, i4 %weight_buffer_31_1_addr_2

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1947" st_id="18" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="2740" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.31:20 %store_ln123 = store i16 %line_buf3_V_2, i4 %weight_buffer_31_2_addr_2

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1948" st_id="18" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="2749" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.31:29 %store_ln123 = store i16 %line_buf4_V_2, i4 %weight_buffer_31_3_addr_2

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="1949" st_id="19" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1498" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:40 %line_buf1_V_7 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W1_addr

]]></Node>
<StgValue><ssdm name="line_buf1_V_7"/></StgValue>
</operation>

<operation id="1950" st_id="19" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1508" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:50 %line_buf2_V_4 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W2_addr

]]></Node>
<StgValue><ssdm name="line_buf2_V_4"/></StgValue>
</operation>

<operation id="1951" st_id="19" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1521" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:63 %line_buf3_V_4 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W3_addr

]]></Node>
<StgValue><ssdm name="line_buf3_V_4"/></StgValue>
</operation>

<operation id="1952" st_id="19" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1534" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:76 %line_buf4_V_4 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W4_addr

]]></Node>
<StgValue><ssdm name="line_buf4_V_4"/></StgValue>
</operation>

<operation id="1953" st_id="19" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1548" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.30:6 %store_ln123 = store i16 %line_buf1_V_6, i4 %weight_buffer_30_0_addr_6

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1954" st_id="19" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1554" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.30:12 %store_ln123 = store i16 %line_buf2_V_3, i4 %weight_buffer_30_1_addr_3

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1955" st_id="19" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1563" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.30:21 %store_ln123 = store i16 %line_buf3_V_3, i4 %weight_buffer_30_2_addr_3

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1956" st_id="19" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1572" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.30:30 %store_ln123 = store i16 %line_buf4_V_3, i4 %weight_buffer_30_3_addr_3

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1957" st_id="19" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="1586" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.29:6 %store_ln123 = store i16 %line_buf1_V_6, i4 %weight_buffer_29_0_addr_6

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1958" st_id="19" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="1592" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.29:12 %store_ln123 = store i16 %line_buf2_V_3, i4 %weight_buffer_29_1_addr_3

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1959" st_id="19" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="1601" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.29:21 %store_ln123 = store i16 %line_buf3_V_3, i4 %weight_buffer_29_2_addr_3

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1960" st_id="19" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="1610" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.29:30 %store_ln123 = store i16 %line_buf4_V_3, i4 %weight_buffer_29_3_addr_3

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1961" st_id="19" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1624" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.28:6 %store_ln123 = store i16 %line_buf1_V_6, i4 %weight_buffer_28_0_addr_6

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1962" st_id="19" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1630" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.28:12 %store_ln123 = store i16 %line_buf2_V_3, i4 %weight_buffer_28_1_addr_3

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1963" st_id="19" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1639" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.28:21 %store_ln123 = store i16 %line_buf3_V_3, i4 %weight_buffer_28_2_addr_3

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1964" st_id="19" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1648" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.28:30 %store_ln123 = store i16 %line_buf4_V_3, i4 %weight_buffer_28_3_addr_3

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1965" st_id="19" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1662" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.27:6 %store_ln123 = store i16 %line_buf1_V_6, i4 %weight_buffer_27_0_addr_6

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1966" st_id="19" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1668" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.27:12 %store_ln123 = store i16 %line_buf2_V_3, i4 %weight_buffer_27_1_addr_3

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1967" st_id="19" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1677" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.27:21 %store_ln123 = store i16 %line_buf3_V_3, i4 %weight_buffer_27_2_addr_3

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1968" st_id="19" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1686" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.27:30 %store_ln123 = store i16 %line_buf4_V_3, i4 %weight_buffer_27_3_addr_3

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1969" st_id="19" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1700" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.26:6 %store_ln123 = store i16 %line_buf1_V_6, i4 %weight_buffer_26_0_addr_6

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1970" st_id="19" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1706" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.26:12 %store_ln123 = store i16 %line_buf2_V_3, i4 %weight_buffer_26_1_addr_3

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1971" st_id="19" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1715" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.26:21 %store_ln123 = store i16 %line_buf3_V_3, i4 %weight_buffer_26_2_addr_3

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1972" st_id="19" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1724" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.26:30 %store_ln123 = store i16 %line_buf4_V_3, i4 %weight_buffer_26_3_addr_3

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1973" st_id="19" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1738" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.25:6 %store_ln123 = store i16 %line_buf1_V_6, i4 %weight_buffer_25_0_addr_6

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1974" st_id="19" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1744" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.25:12 %store_ln123 = store i16 %line_buf2_V_3, i4 %weight_buffer_25_1_addr_3

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1975" st_id="19" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1753" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.25:21 %store_ln123 = store i16 %line_buf3_V_3, i4 %weight_buffer_25_2_addr_3

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1976" st_id="19" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1762" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.25:30 %store_ln123 = store i16 %line_buf4_V_3, i4 %weight_buffer_25_3_addr_3

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1977" st_id="19" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1776" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.24:6 %store_ln123 = store i16 %line_buf1_V_6, i4 %weight_buffer_24_0_addr_6

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1978" st_id="19" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1782" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.24:12 %store_ln123 = store i16 %line_buf2_V_3, i4 %weight_buffer_24_1_addr_3

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1979" st_id="19" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1791" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.24:21 %store_ln123 = store i16 %line_buf3_V_3, i4 %weight_buffer_24_2_addr_3

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1980" st_id="19" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1800" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.24:30 %store_ln123 = store i16 %line_buf4_V_3, i4 %weight_buffer_24_3_addr_3

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1981" st_id="19" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="1814" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.23:6 %store_ln123 = store i16 %line_buf1_V_6, i4 %weight_buffer_23_0_addr_6

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1982" st_id="19" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="1820" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.23:12 %store_ln123 = store i16 %line_buf2_V_3, i4 %weight_buffer_23_1_addr_3

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1983" st_id="19" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="1829" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.23:21 %store_ln123 = store i16 %line_buf3_V_3, i4 %weight_buffer_23_2_addr_3

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1984" st_id="19" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="1838" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.23:30 %store_ln123 = store i16 %line_buf4_V_3, i4 %weight_buffer_23_3_addr_3

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1985" st_id="19" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="1852" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.22:6 %store_ln123 = store i16 %line_buf1_V_6, i4 %weight_buffer_22_0_addr_6

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1986" st_id="19" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="1858" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.22:12 %store_ln123 = store i16 %line_buf2_V_3, i4 %weight_buffer_22_1_addr_3

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1987" st_id="19" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="1867" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.22:21 %store_ln123 = store i16 %line_buf3_V_3, i4 %weight_buffer_22_2_addr_3

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1988" st_id="19" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="1876" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.22:30 %store_ln123 = store i16 %line_buf4_V_3, i4 %weight_buffer_22_3_addr_3

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1989" st_id="19" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="1890" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.21:6 %store_ln123 = store i16 %line_buf1_V_6, i4 %weight_buffer_21_0_addr_6

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1990" st_id="19" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="1896" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.21:12 %store_ln123 = store i16 %line_buf2_V_3, i4 %weight_buffer_21_1_addr_3

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1991" st_id="19" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="1905" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.21:21 %store_ln123 = store i16 %line_buf3_V_3, i4 %weight_buffer_21_2_addr_3

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1992" st_id="19" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="1914" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.21:30 %store_ln123 = store i16 %line_buf4_V_3, i4 %weight_buffer_21_3_addr_3

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1993" st_id="19" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="1928" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.20:6 %store_ln123 = store i16 %line_buf1_V_6, i4 %weight_buffer_20_0_addr_6

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1994" st_id="19" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="1934" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.20:12 %store_ln123 = store i16 %line_buf2_V_3, i4 %weight_buffer_20_1_addr_3

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1995" st_id="19" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="1943" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.20:21 %store_ln123 = store i16 %line_buf3_V_3, i4 %weight_buffer_20_2_addr_3

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1996" st_id="19" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="1952" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.20:30 %store_ln123 = store i16 %line_buf4_V_3, i4 %weight_buffer_20_3_addr_3

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1997" st_id="19" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="1966" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.19:6 %store_ln123 = store i16 %line_buf1_V_6, i4 %weight_buffer_19_0_addr_6

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1998" st_id="19" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="1972" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.19:12 %store_ln123 = store i16 %line_buf2_V_3, i4 %weight_buffer_19_1_addr_3

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1999" st_id="19" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="1981" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.19:21 %store_ln123 = store i16 %line_buf3_V_3, i4 %weight_buffer_19_2_addr_3

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2000" st_id="19" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="1990" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.19:30 %store_ln123 = store i16 %line_buf4_V_3, i4 %weight_buffer_19_3_addr_3

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2001" st_id="19" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="2004" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.18:6 %store_ln123 = store i16 %line_buf1_V_6, i4 %weight_buffer_18_0_addr_6

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2002" st_id="19" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="2010" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.18:12 %store_ln123 = store i16 %line_buf2_V_3, i4 %weight_buffer_18_1_addr_3

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2003" st_id="19" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="2019" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.18:21 %store_ln123 = store i16 %line_buf3_V_3, i4 %weight_buffer_18_2_addr_3

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2004" st_id="19" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="2028" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.18:30 %store_ln123 = store i16 %line_buf4_V_3, i4 %weight_buffer_18_3_addr_3

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2005" st_id="19" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="2042" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.17:6 %store_ln123 = store i16 %line_buf1_V_6, i4 %weight_buffer_17_0_addr_6

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2006" st_id="19" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="2048" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.17:12 %store_ln123 = store i16 %line_buf2_V_3, i4 %weight_buffer_17_1_addr_3

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2007" st_id="19" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="2057" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.17:21 %store_ln123 = store i16 %line_buf3_V_3, i4 %weight_buffer_17_2_addr_3

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2008" st_id="19" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="2066" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.17:30 %store_ln123 = store i16 %line_buf4_V_3, i4 %weight_buffer_17_3_addr_3

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2009" st_id="19" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="2080" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.16:6 %store_ln123 = store i16 %line_buf1_V_6, i4 %weight_buffer_16_0_addr_6

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2010" st_id="19" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="2086" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.16:12 %store_ln123 = store i16 %line_buf2_V_3, i4 %weight_buffer_16_1_addr_3

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2011" st_id="19" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="2095" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.16:21 %store_ln123 = store i16 %line_buf3_V_3, i4 %weight_buffer_16_2_addr_3

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2012" st_id="19" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="2104" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.16:30 %store_ln123 = store i16 %line_buf4_V_3, i4 %weight_buffer_16_3_addr_3

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2013" st_id="19" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="2118" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.15:6 %store_ln123 = store i16 %line_buf1_V_6, i4 %weight_buffer_15_0_addr_6

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2014" st_id="19" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="2124" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.15:12 %store_ln123 = store i16 %line_buf2_V_3, i4 %weight_buffer_15_1_addr_3

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2015" st_id="19" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="2133" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.15:21 %store_ln123 = store i16 %line_buf3_V_3, i4 %weight_buffer_15_2_addr_3

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2016" st_id="19" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="2142" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.15:30 %store_ln123 = store i16 %line_buf4_V_3, i4 %weight_buffer_15_3_addr_3

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2017" st_id="19" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="2156" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.14:6 %store_ln123 = store i16 %line_buf1_V_6, i4 %weight_buffer_14_0_addr_6

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2018" st_id="19" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="2162" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.14:12 %store_ln123 = store i16 %line_buf2_V_3, i4 %weight_buffer_14_1_addr_3

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2019" st_id="19" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="2171" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.14:21 %store_ln123 = store i16 %line_buf3_V_3, i4 %weight_buffer_14_2_addr_3

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2020" st_id="19" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="2180" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.14:30 %store_ln123 = store i16 %line_buf4_V_3, i4 %weight_buffer_14_3_addr_3

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2021" st_id="19" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="2194" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.13:6 %store_ln123 = store i16 %line_buf1_V_6, i4 %weight_buffer_13_0_addr_6

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2022" st_id="19" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="2200" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.13:12 %store_ln123 = store i16 %line_buf2_V_3, i4 %weight_buffer_13_1_addr_3

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2023" st_id="19" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="2209" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.13:21 %store_ln123 = store i16 %line_buf3_V_3, i4 %weight_buffer_13_2_addr_3

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2024" st_id="19" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="2218" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.13:30 %store_ln123 = store i16 %line_buf4_V_3, i4 %weight_buffer_13_3_addr_3

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2025" st_id="19" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="2232" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.12:6 %store_ln123 = store i16 %line_buf1_V_6, i4 %weight_buffer_12_0_addr_6

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2026" st_id="19" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="2238" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.12:12 %store_ln123 = store i16 %line_buf2_V_3, i4 %weight_buffer_12_1_addr_3

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2027" st_id="19" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="2247" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.12:21 %store_ln123 = store i16 %line_buf3_V_3, i4 %weight_buffer_12_2_addr_3

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2028" st_id="19" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="2256" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.12:30 %store_ln123 = store i16 %line_buf4_V_3, i4 %weight_buffer_12_3_addr_3

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2029" st_id="19" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="2270" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.11:6 %store_ln123 = store i16 %line_buf1_V_6, i4 %weight_buffer_11_0_addr_6

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2030" st_id="19" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="2276" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.11:12 %store_ln123 = store i16 %line_buf2_V_3, i4 %weight_buffer_11_1_addr_3

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2031" st_id="19" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="2285" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.11:21 %store_ln123 = store i16 %line_buf3_V_3, i4 %weight_buffer_11_2_addr_3

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2032" st_id="19" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="2294" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.11:30 %store_ln123 = store i16 %line_buf4_V_3, i4 %weight_buffer_11_3_addr_3

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2033" st_id="19" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="2308" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.10:6 %store_ln123 = store i16 %line_buf1_V_6, i4 %weight_buffer_10_0_addr_6

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2034" st_id="19" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="2314" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.10:12 %store_ln123 = store i16 %line_buf2_V_3, i4 %weight_buffer_10_1_addr_3

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2035" st_id="19" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="2323" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.10:21 %store_ln123 = store i16 %line_buf3_V_3, i4 %weight_buffer_10_2_addr_3

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2036" st_id="19" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="2332" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.10:30 %store_ln123 = store i16 %line_buf4_V_3, i4 %weight_buffer_10_3_addr_3

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2037" st_id="19" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="2346" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.9:6 %store_ln123 = store i16 %line_buf1_V_6, i4 %weight_buffer_9_0_addr_6

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2038" st_id="19" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="2352" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.9:12 %store_ln123 = store i16 %line_buf2_V_3, i4 %weight_buffer_9_1_addr_3

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2039" st_id="19" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="2361" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.9:21 %store_ln123 = store i16 %line_buf3_V_3, i4 %weight_buffer_9_2_addr_3

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2040" st_id="19" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="2370" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.9:30 %store_ln123 = store i16 %line_buf4_V_3, i4 %weight_buffer_9_3_addr_3

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2041" st_id="19" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="2384" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.8:6 %store_ln123 = store i16 %line_buf1_V_6, i4 %weight_buffer_8_0_addr_6

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2042" st_id="19" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="2390" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.8:12 %store_ln123 = store i16 %line_buf2_V_3, i4 %weight_buffer_8_1_addr_3

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2043" st_id="19" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="2399" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.8:21 %store_ln123 = store i16 %line_buf3_V_3, i4 %weight_buffer_8_2_addr_3

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2044" st_id="19" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="2408" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.8:30 %store_ln123 = store i16 %line_buf4_V_3, i4 %weight_buffer_8_3_addr_3

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2045" st_id="19" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2422" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.7:6 %store_ln123 = store i16 %line_buf1_V_6, i4 %weight_buffer_7_0_addr_6

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2046" st_id="19" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2428" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.7:12 %store_ln123 = store i16 %line_buf2_V_3, i4 %weight_buffer_7_1_addr_3

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2047" st_id="19" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2437" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.7:21 %store_ln123 = store i16 %line_buf3_V_3, i4 %weight_buffer_7_2_addr_3

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2048" st_id="19" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2446" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.7:30 %store_ln123 = store i16 %line_buf4_V_3, i4 %weight_buffer_7_3_addr_3

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2049" st_id="19" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2460" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.6:6 %store_ln123 = store i16 %line_buf1_V_6, i4 %weight_buffer_6_0_addr_6

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2050" st_id="19" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2466" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.6:12 %store_ln123 = store i16 %line_buf2_V_3, i4 %weight_buffer_6_1_addr_3

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2051" st_id="19" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2475" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.6:21 %store_ln123 = store i16 %line_buf3_V_3, i4 %weight_buffer_6_2_addr_3

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2052" st_id="19" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2484" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.6:30 %store_ln123 = store i16 %line_buf4_V_3, i4 %weight_buffer_6_3_addr_3

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2053" st_id="19" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2498" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.5:6 %store_ln123 = store i16 %line_buf1_V_6, i4 %weight_buffer_5_0_addr_6

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2054" st_id="19" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2504" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.5:12 %store_ln123 = store i16 %line_buf2_V_3, i4 %weight_buffer_5_1_addr_3

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2055" st_id="19" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2513" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.5:21 %store_ln123 = store i16 %line_buf3_V_3, i4 %weight_buffer_5_2_addr_3

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2056" st_id="19" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2522" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.5:30 %store_ln123 = store i16 %line_buf4_V_3, i4 %weight_buffer_5_3_addr_3

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2057" st_id="19" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2536" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.4:6 %store_ln123 = store i16 %line_buf1_V_6, i4 %weight_buffer_4_0_addr_6

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2058" st_id="19" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2542" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.4:12 %store_ln123 = store i16 %line_buf2_V_3, i4 %weight_buffer_4_1_addr_3

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2059" st_id="19" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2551" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.4:21 %store_ln123 = store i16 %line_buf3_V_3, i4 %weight_buffer_4_2_addr_3

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2060" st_id="19" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2560" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.4:30 %store_ln123 = store i16 %line_buf4_V_3, i4 %weight_buffer_4_3_addr_3

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2061" st_id="19" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2574" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.3:6 %store_ln123 = store i16 %line_buf1_V_6, i4 %weight_buffer_3_0_addr_6

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2062" st_id="19" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2580" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.3:12 %store_ln123 = store i16 %line_buf2_V_3, i4 %weight_buffer_3_1_addr_3

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2063" st_id="19" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2589" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.3:21 %store_ln123 = store i16 %line_buf3_V_3, i4 %weight_buffer_3_2_addr_3

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2064" st_id="19" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2598" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.3:30 %store_ln123 = store i16 %line_buf4_V_3, i4 %weight_buffer_3_3_addr_3

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2065" st_id="19" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2612" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.2:6 %store_ln123 = store i16 %line_buf1_V_6, i4 %weight_buffer_2_0_addr_6

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2066" st_id="19" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2618" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.2:12 %store_ln123 = store i16 %line_buf2_V_3, i4 %weight_buffer_2_1_addr_3

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2067" st_id="19" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2627" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.2:21 %store_ln123 = store i16 %line_buf3_V_3, i4 %weight_buffer_2_2_addr_3

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2068" st_id="19" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2636" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.2:30 %store_ln123 = store i16 %line_buf4_V_3, i4 %weight_buffer_2_3_addr_3

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2069" st_id="19" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2650" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.1:6 %store_ln123 = store i16 %line_buf1_V_6, i4 %weight_buffer_1_0_addr_6

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2070" st_id="19" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2656" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.1:12 %store_ln123 = store i16 %line_buf2_V_3, i4 %weight_buffer_1_1_addr_3

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2071" st_id="19" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2665" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.1:21 %store_ln123 = store i16 %line_buf3_V_3, i4 %weight_buffer_1_2_addr_3

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2072" st_id="19" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2674" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.1:30 %store_ln123 = store i16 %line_buf4_V_3, i4 %weight_buffer_1_3_addr_3

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2073" st_id="19" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2688" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.0:6 %store_ln123 = store i16 %line_buf1_V_6, i4 %weight_buffer_0_0_addr_6

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2074" st_id="19" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2694" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.0:12 %store_ln123 = store i16 %line_buf2_V_3, i4 %weight_buffer_0_1_addr_3

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2075" st_id="19" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2703" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.0:21 %store_ln123 = store i16 %line_buf3_V_3, i4 %weight_buffer_0_2_addr_3

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2076" st_id="19" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2712" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.0:30 %store_ln123 = store i16 %line_buf4_V_3, i4 %weight_buffer_0_3_addr_3

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2077" st_id="19" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="2726" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.31:6 %store_ln123 = store i16 %line_buf1_V_6, i4 %weight_buffer_31_0_addr_6

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2078" st_id="19" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="2732" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.31:12 %store_ln123 = store i16 %line_buf2_V_3, i4 %weight_buffer_31_1_addr_3

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2079" st_id="19" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="2741" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.31:21 %store_ln123 = store i16 %line_buf3_V_3, i4 %weight_buffer_31_2_addr_3

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2080" st_id="19" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="2750" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.31:30 %store_ln123 = store i16 %line_buf4_V_3, i4 %weight_buffer_31_3_addr_3

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="2081" st_id="20" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1499" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:41 %line_buf1_V_8 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W1_addr

]]></Node>
<StgValue><ssdm name="line_buf1_V_8"/></StgValue>
</operation>

<operation id="2082" st_id="20" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1509" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:51 %line_buf2_V_5 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W2_addr

]]></Node>
<StgValue><ssdm name="line_buf2_V_5"/></StgValue>
</operation>

<operation id="2083" st_id="20" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1522" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:64 %line_buf3_V_5 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W3_addr

]]></Node>
<StgValue><ssdm name="line_buf3_V_5"/></StgValue>
</operation>

<operation id="2084" st_id="20" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1535" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:77 %line_buf4_V_5 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W4_addr

]]></Node>
<StgValue><ssdm name="line_buf4_V_5"/></StgValue>
</operation>

<operation id="2085" st_id="20" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1549" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.30:7 %store_ln123 = store i16 %line_buf1_V_7, i4 %weight_buffer_30_0_addr_7

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2086" st_id="20" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1555" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.30:13 %store_ln123 = store i16 %line_buf2_V_4, i4 %weight_buffer_30_1_addr_4

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2087" st_id="20" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1564" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.30:22 %store_ln123 = store i16 %line_buf3_V_4, i4 %weight_buffer_30_2_addr_4

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2088" st_id="20" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1573" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.30:31 %store_ln123 = store i16 %line_buf4_V_4, i4 %weight_buffer_30_3_addr_4

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2089" st_id="20" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="1587" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.29:7 %store_ln123 = store i16 %line_buf1_V_7, i4 %weight_buffer_29_0_addr_7

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2090" st_id="20" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="1593" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.29:13 %store_ln123 = store i16 %line_buf2_V_4, i4 %weight_buffer_29_1_addr_4

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2091" st_id="20" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="1602" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.29:22 %store_ln123 = store i16 %line_buf3_V_4, i4 %weight_buffer_29_2_addr_4

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2092" st_id="20" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="1611" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.29:31 %store_ln123 = store i16 %line_buf4_V_4, i4 %weight_buffer_29_3_addr_4

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2093" st_id="20" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1625" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.28:7 %store_ln123 = store i16 %line_buf1_V_7, i4 %weight_buffer_28_0_addr_7

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2094" st_id="20" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1631" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.28:13 %store_ln123 = store i16 %line_buf2_V_4, i4 %weight_buffer_28_1_addr_4

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2095" st_id="20" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1640" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.28:22 %store_ln123 = store i16 %line_buf3_V_4, i4 %weight_buffer_28_2_addr_4

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2096" st_id="20" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1649" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.28:31 %store_ln123 = store i16 %line_buf4_V_4, i4 %weight_buffer_28_3_addr_4

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2097" st_id="20" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1663" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.27:7 %store_ln123 = store i16 %line_buf1_V_7, i4 %weight_buffer_27_0_addr_7

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2098" st_id="20" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1669" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.27:13 %store_ln123 = store i16 %line_buf2_V_4, i4 %weight_buffer_27_1_addr_4

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2099" st_id="20" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1678" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.27:22 %store_ln123 = store i16 %line_buf3_V_4, i4 %weight_buffer_27_2_addr_4

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2100" st_id="20" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1687" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.27:31 %store_ln123 = store i16 %line_buf4_V_4, i4 %weight_buffer_27_3_addr_4

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2101" st_id="20" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1701" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.26:7 %store_ln123 = store i16 %line_buf1_V_7, i4 %weight_buffer_26_0_addr_7

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2102" st_id="20" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1707" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.26:13 %store_ln123 = store i16 %line_buf2_V_4, i4 %weight_buffer_26_1_addr_4

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2103" st_id="20" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1716" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.26:22 %store_ln123 = store i16 %line_buf3_V_4, i4 %weight_buffer_26_2_addr_4

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2104" st_id="20" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1725" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.26:31 %store_ln123 = store i16 %line_buf4_V_4, i4 %weight_buffer_26_3_addr_4

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2105" st_id="20" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1739" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.25:7 %store_ln123 = store i16 %line_buf1_V_7, i4 %weight_buffer_25_0_addr_7

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2106" st_id="20" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1745" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.25:13 %store_ln123 = store i16 %line_buf2_V_4, i4 %weight_buffer_25_1_addr_4

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2107" st_id="20" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1754" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.25:22 %store_ln123 = store i16 %line_buf3_V_4, i4 %weight_buffer_25_2_addr_4

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2108" st_id="20" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1763" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.25:31 %store_ln123 = store i16 %line_buf4_V_4, i4 %weight_buffer_25_3_addr_4

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2109" st_id="20" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1777" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.24:7 %store_ln123 = store i16 %line_buf1_V_7, i4 %weight_buffer_24_0_addr_7

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2110" st_id="20" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1783" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.24:13 %store_ln123 = store i16 %line_buf2_V_4, i4 %weight_buffer_24_1_addr_4

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2111" st_id="20" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1792" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.24:22 %store_ln123 = store i16 %line_buf3_V_4, i4 %weight_buffer_24_2_addr_4

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2112" st_id="20" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1801" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.24:31 %store_ln123 = store i16 %line_buf4_V_4, i4 %weight_buffer_24_3_addr_4

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2113" st_id="20" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="1815" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.23:7 %store_ln123 = store i16 %line_buf1_V_7, i4 %weight_buffer_23_0_addr_7

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2114" st_id="20" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="1821" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.23:13 %store_ln123 = store i16 %line_buf2_V_4, i4 %weight_buffer_23_1_addr_4

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2115" st_id="20" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="1830" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.23:22 %store_ln123 = store i16 %line_buf3_V_4, i4 %weight_buffer_23_2_addr_4

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2116" st_id="20" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="1839" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.23:31 %store_ln123 = store i16 %line_buf4_V_4, i4 %weight_buffer_23_3_addr_4

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2117" st_id="20" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="1853" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.22:7 %store_ln123 = store i16 %line_buf1_V_7, i4 %weight_buffer_22_0_addr_7

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2118" st_id="20" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="1859" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.22:13 %store_ln123 = store i16 %line_buf2_V_4, i4 %weight_buffer_22_1_addr_4

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2119" st_id="20" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="1868" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.22:22 %store_ln123 = store i16 %line_buf3_V_4, i4 %weight_buffer_22_2_addr_4

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2120" st_id="20" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="1877" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.22:31 %store_ln123 = store i16 %line_buf4_V_4, i4 %weight_buffer_22_3_addr_4

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2121" st_id="20" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="1891" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.21:7 %store_ln123 = store i16 %line_buf1_V_7, i4 %weight_buffer_21_0_addr_7

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2122" st_id="20" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="1897" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.21:13 %store_ln123 = store i16 %line_buf2_V_4, i4 %weight_buffer_21_1_addr_4

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2123" st_id="20" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="1906" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.21:22 %store_ln123 = store i16 %line_buf3_V_4, i4 %weight_buffer_21_2_addr_4

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2124" st_id="20" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="1915" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.21:31 %store_ln123 = store i16 %line_buf4_V_4, i4 %weight_buffer_21_3_addr_4

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2125" st_id="20" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="1929" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.20:7 %store_ln123 = store i16 %line_buf1_V_7, i4 %weight_buffer_20_0_addr_7

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2126" st_id="20" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="1935" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.20:13 %store_ln123 = store i16 %line_buf2_V_4, i4 %weight_buffer_20_1_addr_4

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2127" st_id="20" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="1944" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.20:22 %store_ln123 = store i16 %line_buf3_V_4, i4 %weight_buffer_20_2_addr_4

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2128" st_id="20" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="1953" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.20:31 %store_ln123 = store i16 %line_buf4_V_4, i4 %weight_buffer_20_3_addr_4

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2129" st_id="20" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="1967" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.19:7 %store_ln123 = store i16 %line_buf1_V_7, i4 %weight_buffer_19_0_addr_7

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2130" st_id="20" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="1973" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.19:13 %store_ln123 = store i16 %line_buf2_V_4, i4 %weight_buffer_19_1_addr_4

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2131" st_id="20" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="1982" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.19:22 %store_ln123 = store i16 %line_buf3_V_4, i4 %weight_buffer_19_2_addr_4

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2132" st_id="20" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="1991" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.19:31 %store_ln123 = store i16 %line_buf4_V_4, i4 %weight_buffer_19_3_addr_4

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2133" st_id="20" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="2005" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.18:7 %store_ln123 = store i16 %line_buf1_V_7, i4 %weight_buffer_18_0_addr_7

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2134" st_id="20" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="2011" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.18:13 %store_ln123 = store i16 %line_buf2_V_4, i4 %weight_buffer_18_1_addr_4

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2135" st_id="20" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="2020" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.18:22 %store_ln123 = store i16 %line_buf3_V_4, i4 %weight_buffer_18_2_addr_4

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2136" st_id="20" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="2029" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.18:31 %store_ln123 = store i16 %line_buf4_V_4, i4 %weight_buffer_18_3_addr_4

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2137" st_id="20" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="2043" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.17:7 %store_ln123 = store i16 %line_buf1_V_7, i4 %weight_buffer_17_0_addr_7

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2138" st_id="20" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="2049" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.17:13 %store_ln123 = store i16 %line_buf2_V_4, i4 %weight_buffer_17_1_addr_4

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2139" st_id="20" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="2058" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.17:22 %store_ln123 = store i16 %line_buf3_V_4, i4 %weight_buffer_17_2_addr_4

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2140" st_id="20" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="2067" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.17:31 %store_ln123 = store i16 %line_buf4_V_4, i4 %weight_buffer_17_3_addr_4

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2141" st_id="20" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="2081" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.16:7 %store_ln123 = store i16 %line_buf1_V_7, i4 %weight_buffer_16_0_addr_7

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2142" st_id="20" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="2087" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.16:13 %store_ln123 = store i16 %line_buf2_V_4, i4 %weight_buffer_16_1_addr_4

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2143" st_id="20" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="2096" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.16:22 %store_ln123 = store i16 %line_buf3_V_4, i4 %weight_buffer_16_2_addr_4

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2144" st_id="20" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="2105" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.16:31 %store_ln123 = store i16 %line_buf4_V_4, i4 %weight_buffer_16_3_addr_4

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2145" st_id="20" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="2119" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.15:7 %store_ln123 = store i16 %line_buf1_V_7, i4 %weight_buffer_15_0_addr_7

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2146" st_id="20" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="2125" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.15:13 %store_ln123 = store i16 %line_buf2_V_4, i4 %weight_buffer_15_1_addr_4

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2147" st_id="20" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="2134" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.15:22 %store_ln123 = store i16 %line_buf3_V_4, i4 %weight_buffer_15_2_addr_4

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2148" st_id="20" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="2143" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.15:31 %store_ln123 = store i16 %line_buf4_V_4, i4 %weight_buffer_15_3_addr_4

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2149" st_id="20" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="2157" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.14:7 %store_ln123 = store i16 %line_buf1_V_7, i4 %weight_buffer_14_0_addr_7

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2150" st_id="20" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="2163" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.14:13 %store_ln123 = store i16 %line_buf2_V_4, i4 %weight_buffer_14_1_addr_4

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2151" st_id="20" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="2172" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.14:22 %store_ln123 = store i16 %line_buf3_V_4, i4 %weight_buffer_14_2_addr_4

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2152" st_id="20" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="2181" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.14:31 %store_ln123 = store i16 %line_buf4_V_4, i4 %weight_buffer_14_3_addr_4

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2153" st_id="20" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="2195" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.13:7 %store_ln123 = store i16 %line_buf1_V_7, i4 %weight_buffer_13_0_addr_7

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2154" st_id="20" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="2201" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.13:13 %store_ln123 = store i16 %line_buf2_V_4, i4 %weight_buffer_13_1_addr_4

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2155" st_id="20" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="2210" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.13:22 %store_ln123 = store i16 %line_buf3_V_4, i4 %weight_buffer_13_2_addr_4

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2156" st_id="20" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="2219" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.13:31 %store_ln123 = store i16 %line_buf4_V_4, i4 %weight_buffer_13_3_addr_4

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2157" st_id="20" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="2233" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.12:7 %store_ln123 = store i16 %line_buf1_V_7, i4 %weight_buffer_12_0_addr_7

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2158" st_id="20" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="2239" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.12:13 %store_ln123 = store i16 %line_buf2_V_4, i4 %weight_buffer_12_1_addr_4

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2159" st_id="20" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="2248" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.12:22 %store_ln123 = store i16 %line_buf3_V_4, i4 %weight_buffer_12_2_addr_4

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2160" st_id="20" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="2257" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.12:31 %store_ln123 = store i16 %line_buf4_V_4, i4 %weight_buffer_12_3_addr_4

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2161" st_id="20" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="2271" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.11:7 %store_ln123 = store i16 %line_buf1_V_7, i4 %weight_buffer_11_0_addr_7

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2162" st_id="20" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="2277" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.11:13 %store_ln123 = store i16 %line_buf2_V_4, i4 %weight_buffer_11_1_addr_4

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2163" st_id="20" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="2286" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.11:22 %store_ln123 = store i16 %line_buf3_V_4, i4 %weight_buffer_11_2_addr_4

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2164" st_id="20" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="2295" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.11:31 %store_ln123 = store i16 %line_buf4_V_4, i4 %weight_buffer_11_3_addr_4

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2165" st_id="20" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="2309" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.10:7 %store_ln123 = store i16 %line_buf1_V_7, i4 %weight_buffer_10_0_addr_7

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2166" st_id="20" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="2315" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.10:13 %store_ln123 = store i16 %line_buf2_V_4, i4 %weight_buffer_10_1_addr_4

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2167" st_id="20" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="2324" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.10:22 %store_ln123 = store i16 %line_buf3_V_4, i4 %weight_buffer_10_2_addr_4

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2168" st_id="20" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="2333" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.10:31 %store_ln123 = store i16 %line_buf4_V_4, i4 %weight_buffer_10_3_addr_4

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2169" st_id="20" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="2347" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.9:7 %store_ln123 = store i16 %line_buf1_V_7, i4 %weight_buffer_9_0_addr_7

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2170" st_id="20" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="2353" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.9:13 %store_ln123 = store i16 %line_buf2_V_4, i4 %weight_buffer_9_1_addr_4

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2171" st_id="20" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="2362" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.9:22 %store_ln123 = store i16 %line_buf3_V_4, i4 %weight_buffer_9_2_addr_4

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2172" st_id="20" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="2371" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.9:31 %store_ln123 = store i16 %line_buf4_V_4, i4 %weight_buffer_9_3_addr_4

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2173" st_id="20" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="2385" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.8:7 %store_ln123 = store i16 %line_buf1_V_7, i4 %weight_buffer_8_0_addr_7

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2174" st_id="20" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="2391" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.8:13 %store_ln123 = store i16 %line_buf2_V_4, i4 %weight_buffer_8_1_addr_4

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2175" st_id="20" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="2400" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.8:22 %store_ln123 = store i16 %line_buf3_V_4, i4 %weight_buffer_8_2_addr_4

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2176" st_id="20" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="2409" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.8:31 %store_ln123 = store i16 %line_buf4_V_4, i4 %weight_buffer_8_3_addr_4

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2177" st_id="20" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2423" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.7:7 %store_ln123 = store i16 %line_buf1_V_7, i4 %weight_buffer_7_0_addr_7

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2178" st_id="20" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2429" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.7:13 %store_ln123 = store i16 %line_buf2_V_4, i4 %weight_buffer_7_1_addr_4

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2179" st_id="20" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2438" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.7:22 %store_ln123 = store i16 %line_buf3_V_4, i4 %weight_buffer_7_2_addr_4

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2180" st_id="20" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2447" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.7:31 %store_ln123 = store i16 %line_buf4_V_4, i4 %weight_buffer_7_3_addr_4

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2181" st_id="20" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2461" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.6:7 %store_ln123 = store i16 %line_buf1_V_7, i4 %weight_buffer_6_0_addr_7

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2182" st_id="20" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2467" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.6:13 %store_ln123 = store i16 %line_buf2_V_4, i4 %weight_buffer_6_1_addr_4

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2183" st_id="20" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2476" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.6:22 %store_ln123 = store i16 %line_buf3_V_4, i4 %weight_buffer_6_2_addr_4

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2184" st_id="20" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2485" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.6:31 %store_ln123 = store i16 %line_buf4_V_4, i4 %weight_buffer_6_3_addr_4

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2185" st_id="20" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2499" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.5:7 %store_ln123 = store i16 %line_buf1_V_7, i4 %weight_buffer_5_0_addr_7

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2186" st_id="20" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2505" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.5:13 %store_ln123 = store i16 %line_buf2_V_4, i4 %weight_buffer_5_1_addr_4

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2187" st_id="20" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2514" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.5:22 %store_ln123 = store i16 %line_buf3_V_4, i4 %weight_buffer_5_2_addr_4

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2188" st_id="20" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2523" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.5:31 %store_ln123 = store i16 %line_buf4_V_4, i4 %weight_buffer_5_3_addr_4

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2189" st_id="20" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2537" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.4:7 %store_ln123 = store i16 %line_buf1_V_7, i4 %weight_buffer_4_0_addr_7

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2190" st_id="20" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2543" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.4:13 %store_ln123 = store i16 %line_buf2_V_4, i4 %weight_buffer_4_1_addr_4

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2191" st_id="20" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2552" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.4:22 %store_ln123 = store i16 %line_buf3_V_4, i4 %weight_buffer_4_2_addr_4

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2192" st_id="20" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2561" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.4:31 %store_ln123 = store i16 %line_buf4_V_4, i4 %weight_buffer_4_3_addr_4

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2193" st_id="20" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2575" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.3:7 %store_ln123 = store i16 %line_buf1_V_7, i4 %weight_buffer_3_0_addr_7

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2194" st_id="20" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2581" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.3:13 %store_ln123 = store i16 %line_buf2_V_4, i4 %weight_buffer_3_1_addr_4

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2195" st_id="20" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2590" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.3:22 %store_ln123 = store i16 %line_buf3_V_4, i4 %weight_buffer_3_2_addr_4

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2196" st_id="20" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2599" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.3:31 %store_ln123 = store i16 %line_buf4_V_4, i4 %weight_buffer_3_3_addr_4

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2197" st_id="20" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2613" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.2:7 %store_ln123 = store i16 %line_buf1_V_7, i4 %weight_buffer_2_0_addr_7

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2198" st_id="20" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2619" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.2:13 %store_ln123 = store i16 %line_buf2_V_4, i4 %weight_buffer_2_1_addr_4

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2199" st_id="20" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2628" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.2:22 %store_ln123 = store i16 %line_buf3_V_4, i4 %weight_buffer_2_2_addr_4

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2200" st_id="20" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2637" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.2:31 %store_ln123 = store i16 %line_buf4_V_4, i4 %weight_buffer_2_3_addr_4

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2201" st_id="20" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2651" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.1:7 %store_ln123 = store i16 %line_buf1_V_7, i4 %weight_buffer_1_0_addr_7

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2202" st_id="20" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2657" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.1:13 %store_ln123 = store i16 %line_buf2_V_4, i4 %weight_buffer_1_1_addr_4

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2203" st_id="20" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2666" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.1:22 %store_ln123 = store i16 %line_buf3_V_4, i4 %weight_buffer_1_2_addr_4

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2204" st_id="20" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2675" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.1:31 %store_ln123 = store i16 %line_buf4_V_4, i4 %weight_buffer_1_3_addr_4

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2205" st_id="20" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2689" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.0:7 %store_ln123 = store i16 %line_buf1_V_7, i4 %weight_buffer_0_0_addr_7

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2206" st_id="20" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2695" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.0:13 %store_ln123 = store i16 %line_buf2_V_4, i4 %weight_buffer_0_1_addr_4

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2207" st_id="20" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2704" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.0:22 %store_ln123 = store i16 %line_buf3_V_4, i4 %weight_buffer_0_2_addr_4

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2208" st_id="20" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2713" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.0:31 %store_ln123 = store i16 %line_buf4_V_4, i4 %weight_buffer_0_3_addr_4

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2209" st_id="20" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="2727" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.31:7 %store_ln123 = store i16 %line_buf1_V_7, i4 %weight_buffer_31_0_addr_7

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2210" st_id="20" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="2733" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.31:13 %store_ln123 = store i16 %line_buf2_V_4, i4 %weight_buffer_31_1_addr_4

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2211" st_id="20" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="2742" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.31:22 %store_ln123 = store i16 %line_buf3_V_4, i4 %weight_buffer_31_2_addr_4

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2212" st_id="20" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="2751" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.31:31 %store_ln123 = store i16 %line_buf4_V_4, i4 %weight_buffer_31_3_addr_4

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="2213" st_id="21" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1510" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:52 %line_buf2_V_6 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W2_addr

]]></Node>
<StgValue><ssdm name="line_buf2_V_6"/></StgValue>
</operation>

<operation id="2214" st_id="21" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1523" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:65 %line_buf3_V_6 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W3_addr

]]></Node>
<StgValue><ssdm name="line_buf3_V_6"/></StgValue>
</operation>

<operation id="2215" st_id="21" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1536" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:78 %line_buf4_V_6 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W4_addr

]]></Node>
<StgValue><ssdm name="line_buf4_V_6"/></StgValue>
</operation>

<operation id="2216" st_id="21" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1550" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.30:8 %store_ln123 = store i16 %line_buf1_V_8, i4 %weight_buffer_30_0_addr_8

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2217" st_id="21" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1556" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.30:14 %store_ln123 = store i16 %line_buf2_V_5, i4 %weight_buffer_30_1_addr_5

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2218" st_id="21" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1565" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.30:23 %store_ln123 = store i16 %line_buf3_V_5, i4 %weight_buffer_30_2_addr_5

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2219" st_id="21" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1574" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.30:32 %store_ln123 = store i16 %line_buf4_V_5, i4 %weight_buffer_30_3_addr_5

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2220" st_id="21" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="1588" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.29:8 %store_ln123 = store i16 %line_buf1_V_8, i4 %weight_buffer_29_0_addr_8

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2221" st_id="21" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="1594" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.29:14 %store_ln123 = store i16 %line_buf2_V_5, i4 %weight_buffer_29_1_addr_5

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2222" st_id="21" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="1603" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.29:23 %store_ln123 = store i16 %line_buf3_V_5, i4 %weight_buffer_29_2_addr_5

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2223" st_id="21" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="1612" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.29:32 %store_ln123 = store i16 %line_buf4_V_5, i4 %weight_buffer_29_3_addr_5

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2224" st_id="21" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1626" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.28:8 %store_ln123 = store i16 %line_buf1_V_8, i4 %weight_buffer_28_0_addr_8

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2225" st_id="21" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1632" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.28:14 %store_ln123 = store i16 %line_buf2_V_5, i4 %weight_buffer_28_1_addr_5

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2226" st_id="21" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1641" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.28:23 %store_ln123 = store i16 %line_buf3_V_5, i4 %weight_buffer_28_2_addr_5

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2227" st_id="21" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1650" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.28:32 %store_ln123 = store i16 %line_buf4_V_5, i4 %weight_buffer_28_3_addr_5

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2228" st_id="21" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1664" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.27:8 %store_ln123 = store i16 %line_buf1_V_8, i4 %weight_buffer_27_0_addr_8

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2229" st_id="21" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1670" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.27:14 %store_ln123 = store i16 %line_buf2_V_5, i4 %weight_buffer_27_1_addr_5

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2230" st_id="21" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1679" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.27:23 %store_ln123 = store i16 %line_buf3_V_5, i4 %weight_buffer_27_2_addr_5

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2231" st_id="21" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1688" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.27:32 %store_ln123 = store i16 %line_buf4_V_5, i4 %weight_buffer_27_3_addr_5

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2232" st_id="21" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1702" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.26:8 %store_ln123 = store i16 %line_buf1_V_8, i4 %weight_buffer_26_0_addr_8

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2233" st_id="21" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1708" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.26:14 %store_ln123 = store i16 %line_buf2_V_5, i4 %weight_buffer_26_1_addr_5

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2234" st_id="21" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1717" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.26:23 %store_ln123 = store i16 %line_buf3_V_5, i4 %weight_buffer_26_2_addr_5

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2235" st_id="21" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1726" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.26:32 %store_ln123 = store i16 %line_buf4_V_5, i4 %weight_buffer_26_3_addr_5

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2236" st_id="21" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1740" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.25:8 %store_ln123 = store i16 %line_buf1_V_8, i4 %weight_buffer_25_0_addr_8

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2237" st_id="21" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1746" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.25:14 %store_ln123 = store i16 %line_buf2_V_5, i4 %weight_buffer_25_1_addr_5

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2238" st_id="21" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1755" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.25:23 %store_ln123 = store i16 %line_buf3_V_5, i4 %weight_buffer_25_2_addr_5

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2239" st_id="21" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1764" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.25:32 %store_ln123 = store i16 %line_buf4_V_5, i4 %weight_buffer_25_3_addr_5

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2240" st_id="21" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1778" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.24:8 %store_ln123 = store i16 %line_buf1_V_8, i4 %weight_buffer_24_0_addr_8

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2241" st_id="21" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1784" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.24:14 %store_ln123 = store i16 %line_buf2_V_5, i4 %weight_buffer_24_1_addr_5

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2242" st_id="21" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1793" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.24:23 %store_ln123 = store i16 %line_buf3_V_5, i4 %weight_buffer_24_2_addr_5

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2243" st_id="21" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1802" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.24:32 %store_ln123 = store i16 %line_buf4_V_5, i4 %weight_buffer_24_3_addr_5

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2244" st_id="21" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="1816" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.23:8 %store_ln123 = store i16 %line_buf1_V_8, i4 %weight_buffer_23_0_addr_8

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2245" st_id="21" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="1822" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.23:14 %store_ln123 = store i16 %line_buf2_V_5, i4 %weight_buffer_23_1_addr_5

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2246" st_id="21" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="1831" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.23:23 %store_ln123 = store i16 %line_buf3_V_5, i4 %weight_buffer_23_2_addr_5

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2247" st_id="21" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="1840" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.23:32 %store_ln123 = store i16 %line_buf4_V_5, i4 %weight_buffer_23_3_addr_5

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2248" st_id="21" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="1854" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.22:8 %store_ln123 = store i16 %line_buf1_V_8, i4 %weight_buffer_22_0_addr_8

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2249" st_id="21" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="1860" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.22:14 %store_ln123 = store i16 %line_buf2_V_5, i4 %weight_buffer_22_1_addr_5

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2250" st_id="21" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="1869" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.22:23 %store_ln123 = store i16 %line_buf3_V_5, i4 %weight_buffer_22_2_addr_5

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2251" st_id="21" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="1878" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.22:32 %store_ln123 = store i16 %line_buf4_V_5, i4 %weight_buffer_22_3_addr_5

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2252" st_id="21" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="1892" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.21:8 %store_ln123 = store i16 %line_buf1_V_8, i4 %weight_buffer_21_0_addr_8

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2253" st_id="21" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="1898" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.21:14 %store_ln123 = store i16 %line_buf2_V_5, i4 %weight_buffer_21_1_addr_5

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2254" st_id="21" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="1907" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.21:23 %store_ln123 = store i16 %line_buf3_V_5, i4 %weight_buffer_21_2_addr_5

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2255" st_id="21" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="1916" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.21:32 %store_ln123 = store i16 %line_buf4_V_5, i4 %weight_buffer_21_3_addr_5

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2256" st_id="21" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="1930" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.20:8 %store_ln123 = store i16 %line_buf1_V_8, i4 %weight_buffer_20_0_addr_8

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2257" st_id="21" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="1936" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.20:14 %store_ln123 = store i16 %line_buf2_V_5, i4 %weight_buffer_20_1_addr_5

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2258" st_id="21" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="1945" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.20:23 %store_ln123 = store i16 %line_buf3_V_5, i4 %weight_buffer_20_2_addr_5

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2259" st_id="21" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="1954" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.20:32 %store_ln123 = store i16 %line_buf4_V_5, i4 %weight_buffer_20_3_addr_5

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2260" st_id="21" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="1968" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.19:8 %store_ln123 = store i16 %line_buf1_V_8, i4 %weight_buffer_19_0_addr_8

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2261" st_id="21" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="1974" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.19:14 %store_ln123 = store i16 %line_buf2_V_5, i4 %weight_buffer_19_1_addr_5

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2262" st_id="21" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="1983" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.19:23 %store_ln123 = store i16 %line_buf3_V_5, i4 %weight_buffer_19_2_addr_5

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2263" st_id="21" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="1992" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.19:32 %store_ln123 = store i16 %line_buf4_V_5, i4 %weight_buffer_19_3_addr_5

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2264" st_id="21" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="2006" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.18:8 %store_ln123 = store i16 %line_buf1_V_8, i4 %weight_buffer_18_0_addr_8

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2265" st_id="21" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="2012" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.18:14 %store_ln123 = store i16 %line_buf2_V_5, i4 %weight_buffer_18_1_addr_5

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2266" st_id="21" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="2021" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.18:23 %store_ln123 = store i16 %line_buf3_V_5, i4 %weight_buffer_18_2_addr_5

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2267" st_id="21" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="2030" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.18:32 %store_ln123 = store i16 %line_buf4_V_5, i4 %weight_buffer_18_3_addr_5

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2268" st_id="21" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="2044" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.17:8 %store_ln123 = store i16 %line_buf1_V_8, i4 %weight_buffer_17_0_addr_8

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2269" st_id="21" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="2050" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.17:14 %store_ln123 = store i16 %line_buf2_V_5, i4 %weight_buffer_17_1_addr_5

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2270" st_id="21" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="2059" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.17:23 %store_ln123 = store i16 %line_buf3_V_5, i4 %weight_buffer_17_2_addr_5

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2271" st_id="21" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="2068" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.17:32 %store_ln123 = store i16 %line_buf4_V_5, i4 %weight_buffer_17_3_addr_5

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2272" st_id="21" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="2082" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.16:8 %store_ln123 = store i16 %line_buf1_V_8, i4 %weight_buffer_16_0_addr_8

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2273" st_id="21" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="2088" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.16:14 %store_ln123 = store i16 %line_buf2_V_5, i4 %weight_buffer_16_1_addr_5

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2274" st_id="21" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="2097" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.16:23 %store_ln123 = store i16 %line_buf3_V_5, i4 %weight_buffer_16_2_addr_5

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2275" st_id="21" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="2106" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.16:32 %store_ln123 = store i16 %line_buf4_V_5, i4 %weight_buffer_16_3_addr_5

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2276" st_id="21" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="2120" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.15:8 %store_ln123 = store i16 %line_buf1_V_8, i4 %weight_buffer_15_0_addr_8

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2277" st_id="21" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="2126" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.15:14 %store_ln123 = store i16 %line_buf2_V_5, i4 %weight_buffer_15_1_addr_5

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2278" st_id="21" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="2135" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.15:23 %store_ln123 = store i16 %line_buf3_V_5, i4 %weight_buffer_15_2_addr_5

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2279" st_id="21" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="2144" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.15:32 %store_ln123 = store i16 %line_buf4_V_5, i4 %weight_buffer_15_3_addr_5

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2280" st_id="21" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="2158" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.14:8 %store_ln123 = store i16 %line_buf1_V_8, i4 %weight_buffer_14_0_addr_8

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2281" st_id="21" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="2164" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.14:14 %store_ln123 = store i16 %line_buf2_V_5, i4 %weight_buffer_14_1_addr_5

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2282" st_id="21" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="2173" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.14:23 %store_ln123 = store i16 %line_buf3_V_5, i4 %weight_buffer_14_2_addr_5

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2283" st_id="21" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="2182" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.14:32 %store_ln123 = store i16 %line_buf4_V_5, i4 %weight_buffer_14_3_addr_5

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2284" st_id="21" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="2196" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.13:8 %store_ln123 = store i16 %line_buf1_V_8, i4 %weight_buffer_13_0_addr_8

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2285" st_id="21" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="2202" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.13:14 %store_ln123 = store i16 %line_buf2_V_5, i4 %weight_buffer_13_1_addr_5

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2286" st_id="21" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="2211" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.13:23 %store_ln123 = store i16 %line_buf3_V_5, i4 %weight_buffer_13_2_addr_5

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2287" st_id="21" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="2220" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.13:32 %store_ln123 = store i16 %line_buf4_V_5, i4 %weight_buffer_13_3_addr_5

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2288" st_id="21" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="2234" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.12:8 %store_ln123 = store i16 %line_buf1_V_8, i4 %weight_buffer_12_0_addr_8

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2289" st_id="21" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="2240" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.12:14 %store_ln123 = store i16 %line_buf2_V_5, i4 %weight_buffer_12_1_addr_5

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2290" st_id="21" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="2249" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.12:23 %store_ln123 = store i16 %line_buf3_V_5, i4 %weight_buffer_12_2_addr_5

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2291" st_id="21" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="2258" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.12:32 %store_ln123 = store i16 %line_buf4_V_5, i4 %weight_buffer_12_3_addr_5

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2292" st_id="21" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="2272" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.11:8 %store_ln123 = store i16 %line_buf1_V_8, i4 %weight_buffer_11_0_addr_8

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2293" st_id="21" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="2278" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.11:14 %store_ln123 = store i16 %line_buf2_V_5, i4 %weight_buffer_11_1_addr_5

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2294" st_id="21" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="2287" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.11:23 %store_ln123 = store i16 %line_buf3_V_5, i4 %weight_buffer_11_2_addr_5

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2295" st_id="21" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="2296" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.11:32 %store_ln123 = store i16 %line_buf4_V_5, i4 %weight_buffer_11_3_addr_5

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2296" st_id="21" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="2310" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.10:8 %store_ln123 = store i16 %line_buf1_V_8, i4 %weight_buffer_10_0_addr_8

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2297" st_id="21" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="2316" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.10:14 %store_ln123 = store i16 %line_buf2_V_5, i4 %weight_buffer_10_1_addr_5

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2298" st_id="21" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="2325" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.10:23 %store_ln123 = store i16 %line_buf3_V_5, i4 %weight_buffer_10_2_addr_5

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2299" st_id="21" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="2334" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.10:32 %store_ln123 = store i16 %line_buf4_V_5, i4 %weight_buffer_10_3_addr_5

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2300" st_id="21" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="2348" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.9:8 %store_ln123 = store i16 %line_buf1_V_8, i4 %weight_buffer_9_0_addr_8

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2301" st_id="21" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="2354" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.9:14 %store_ln123 = store i16 %line_buf2_V_5, i4 %weight_buffer_9_1_addr_5

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2302" st_id="21" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="2363" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.9:23 %store_ln123 = store i16 %line_buf3_V_5, i4 %weight_buffer_9_2_addr_5

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2303" st_id="21" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="2372" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.9:32 %store_ln123 = store i16 %line_buf4_V_5, i4 %weight_buffer_9_3_addr_5

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2304" st_id="21" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="2386" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.8:8 %store_ln123 = store i16 %line_buf1_V_8, i4 %weight_buffer_8_0_addr_8

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2305" st_id="21" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="2392" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.8:14 %store_ln123 = store i16 %line_buf2_V_5, i4 %weight_buffer_8_1_addr_5

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2306" st_id="21" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="2401" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.8:23 %store_ln123 = store i16 %line_buf3_V_5, i4 %weight_buffer_8_2_addr_5

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2307" st_id="21" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="2410" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.8:32 %store_ln123 = store i16 %line_buf4_V_5, i4 %weight_buffer_8_3_addr_5

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2308" st_id="21" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2424" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.7:8 %store_ln123 = store i16 %line_buf1_V_8, i4 %weight_buffer_7_0_addr_8

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2309" st_id="21" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2430" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.7:14 %store_ln123 = store i16 %line_buf2_V_5, i4 %weight_buffer_7_1_addr_5

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2310" st_id="21" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2439" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.7:23 %store_ln123 = store i16 %line_buf3_V_5, i4 %weight_buffer_7_2_addr_5

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2311" st_id="21" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2448" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.7:32 %store_ln123 = store i16 %line_buf4_V_5, i4 %weight_buffer_7_3_addr_5

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2312" st_id="21" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2462" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.6:8 %store_ln123 = store i16 %line_buf1_V_8, i4 %weight_buffer_6_0_addr_8

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2313" st_id="21" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2468" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.6:14 %store_ln123 = store i16 %line_buf2_V_5, i4 %weight_buffer_6_1_addr_5

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2314" st_id="21" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2477" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.6:23 %store_ln123 = store i16 %line_buf3_V_5, i4 %weight_buffer_6_2_addr_5

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2315" st_id="21" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2486" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.6:32 %store_ln123 = store i16 %line_buf4_V_5, i4 %weight_buffer_6_3_addr_5

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2316" st_id="21" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2500" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.5:8 %store_ln123 = store i16 %line_buf1_V_8, i4 %weight_buffer_5_0_addr_8

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2317" st_id="21" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2506" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.5:14 %store_ln123 = store i16 %line_buf2_V_5, i4 %weight_buffer_5_1_addr_5

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2318" st_id="21" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2515" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.5:23 %store_ln123 = store i16 %line_buf3_V_5, i4 %weight_buffer_5_2_addr_5

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2319" st_id="21" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2524" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.5:32 %store_ln123 = store i16 %line_buf4_V_5, i4 %weight_buffer_5_3_addr_5

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2320" st_id="21" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2538" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.4:8 %store_ln123 = store i16 %line_buf1_V_8, i4 %weight_buffer_4_0_addr_8

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2321" st_id="21" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2544" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.4:14 %store_ln123 = store i16 %line_buf2_V_5, i4 %weight_buffer_4_1_addr_5

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2322" st_id="21" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2553" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.4:23 %store_ln123 = store i16 %line_buf3_V_5, i4 %weight_buffer_4_2_addr_5

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2323" st_id="21" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2562" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.4:32 %store_ln123 = store i16 %line_buf4_V_5, i4 %weight_buffer_4_3_addr_5

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2324" st_id="21" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2576" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.3:8 %store_ln123 = store i16 %line_buf1_V_8, i4 %weight_buffer_3_0_addr_8

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2325" st_id="21" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2582" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.3:14 %store_ln123 = store i16 %line_buf2_V_5, i4 %weight_buffer_3_1_addr_5

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2326" st_id="21" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2591" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.3:23 %store_ln123 = store i16 %line_buf3_V_5, i4 %weight_buffer_3_2_addr_5

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2327" st_id="21" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2600" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.3:32 %store_ln123 = store i16 %line_buf4_V_5, i4 %weight_buffer_3_3_addr_5

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2328" st_id="21" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2614" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.2:8 %store_ln123 = store i16 %line_buf1_V_8, i4 %weight_buffer_2_0_addr_8

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2329" st_id="21" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2620" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.2:14 %store_ln123 = store i16 %line_buf2_V_5, i4 %weight_buffer_2_1_addr_5

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2330" st_id="21" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2629" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.2:23 %store_ln123 = store i16 %line_buf3_V_5, i4 %weight_buffer_2_2_addr_5

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2331" st_id="21" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2638" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.2:32 %store_ln123 = store i16 %line_buf4_V_5, i4 %weight_buffer_2_3_addr_5

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2332" st_id="21" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2652" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.1:8 %store_ln123 = store i16 %line_buf1_V_8, i4 %weight_buffer_1_0_addr_8

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2333" st_id="21" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2658" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.1:14 %store_ln123 = store i16 %line_buf2_V_5, i4 %weight_buffer_1_1_addr_5

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2334" st_id="21" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2667" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.1:23 %store_ln123 = store i16 %line_buf3_V_5, i4 %weight_buffer_1_2_addr_5

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2335" st_id="21" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2676" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.1:32 %store_ln123 = store i16 %line_buf4_V_5, i4 %weight_buffer_1_3_addr_5

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2336" st_id="21" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2690" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.0:8 %store_ln123 = store i16 %line_buf1_V_8, i4 %weight_buffer_0_0_addr_8

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2337" st_id="21" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2696" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.0:14 %store_ln123 = store i16 %line_buf2_V_5, i4 %weight_buffer_0_1_addr_5

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2338" st_id="21" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2705" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.0:23 %store_ln123 = store i16 %line_buf3_V_5, i4 %weight_buffer_0_2_addr_5

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2339" st_id="21" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2714" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.0:32 %store_ln123 = store i16 %line_buf4_V_5, i4 %weight_buffer_0_3_addr_5

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2340" st_id="21" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="2728" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.31:8 %store_ln123 = store i16 %line_buf1_V_8, i4 %weight_buffer_31_0_addr_8

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2341" st_id="21" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="2734" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.31:14 %store_ln123 = store i16 %line_buf2_V_5, i4 %weight_buffer_31_1_addr_5

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2342" st_id="21" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="2743" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.31:23 %store_ln123 = store i16 %line_buf3_V_5, i4 %weight_buffer_31_2_addr_5

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2343" st_id="21" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="2752" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.31:32 %store_ln123 = store i16 %line_buf4_V_5, i4 %weight_buffer_31_3_addr_5

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="2344" st_id="22" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1511" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:53 %line_buf2_V_7 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W2_addr

]]></Node>
<StgValue><ssdm name="line_buf2_V_7"/></StgValue>
</operation>

<operation id="2345" st_id="22" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1524" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:66 %line_buf3_V_7 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W3_addr

]]></Node>
<StgValue><ssdm name="line_buf3_V_7"/></StgValue>
</operation>

<operation id="2346" st_id="22" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1537" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:79 %line_buf4_V_7 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W4_addr

]]></Node>
<StgValue><ssdm name="line_buf4_V_7"/></StgValue>
</operation>

<operation id="2347" st_id="22" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1557" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.30:15 %store_ln123 = store i16 %line_buf2_V_6, i4 %weight_buffer_30_1_addr_6

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2348" st_id="22" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1566" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.30:24 %store_ln123 = store i16 %line_buf3_V_6, i4 %weight_buffer_30_2_addr_6

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2349" st_id="22" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1575" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.30:33 %store_ln123 = store i16 %line_buf4_V_6, i4 %weight_buffer_30_3_addr_6

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2350" st_id="22" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="1595" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.29:15 %store_ln123 = store i16 %line_buf2_V_6, i4 %weight_buffer_29_1_addr_6

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2351" st_id="22" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="1604" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.29:24 %store_ln123 = store i16 %line_buf3_V_6, i4 %weight_buffer_29_2_addr_6

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2352" st_id="22" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="1613" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.29:33 %store_ln123 = store i16 %line_buf4_V_6, i4 %weight_buffer_29_3_addr_6

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2353" st_id="22" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1633" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.28:15 %store_ln123 = store i16 %line_buf2_V_6, i4 %weight_buffer_28_1_addr_6

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2354" st_id="22" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1642" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.28:24 %store_ln123 = store i16 %line_buf3_V_6, i4 %weight_buffer_28_2_addr_6

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2355" st_id="22" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1651" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.28:33 %store_ln123 = store i16 %line_buf4_V_6, i4 %weight_buffer_28_3_addr_6

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2356" st_id="22" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1671" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.27:15 %store_ln123 = store i16 %line_buf2_V_6, i4 %weight_buffer_27_1_addr_6

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2357" st_id="22" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1680" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.27:24 %store_ln123 = store i16 %line_buf3_V_6, i4 %weight_buffer_27_2_addr_6

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2358" st_id="22" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1689" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.27:33 %store_ln123 = store i16 %line_buf4_V_6, i4 %weight_buffer_27_3_addr_6

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2359" st_id="22" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1709" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.26:15 %store_ln123 = store i16 %line_buf2_V_6, i4 %weight_buffer_26_1_addr_6

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2360" st_id="22" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1718" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.26:24 %store_ln123 = store i16 %line_buf3_V_6, i4 %weight_buffer_26_2_addr_6

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2361" st_id="22" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1727" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.26:33 %store_ln123 = store i16 %line_buf4_V_6, i4 %weight_buffer_26_3_addr_6

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2362" st_id="22" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1747" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.25:15 %store_ln123 = store i16 %line_buf2_V_6, i4 %weight_buffer_25_1_addr_6

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2363" st_id="22" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1756" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.25:24 %store_ln123 = store i16 %line_buf3_V_6, i4 %weight_buffer_25_2_addr_6

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2364" st_id="22" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1765" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.25:33 %store_ln123 = store i16 %line_buf4_V_6, i4 %weight_buffer_25_3_addr_6

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2365" st_id="22" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1785" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.24:15 %store_ln123 = store i16 %line_buf2_V_6, i4 %weight_buffer_24_1_addr_6

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2366" st_id="22" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1794" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.24:24 %store_ln123 = store i16 %line_buf3_V_6, i4 %weight_buffer_24_2_addr_6

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2367" st_id="22" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1803" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.24:33 %store_ln123 = store i16 %line_buf4_V_6, i4 %weight_buffer_24_3_addr_6

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2368" st_id="22" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="1823" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.23:15 %store_ln123 = store i16 %line_buf2_V_6, i4 %weight_buffer_23_1_addr_6

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2369" st_id="22" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="1832" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.23:24 %store_ln123 = store i16 %line_buf3_V_6, i4 %weight_buffer_23_2_addr_6

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2370" st_id="22" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="1841" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.23:33 %store_ln123 = store i16 %line_buf4_V_6, i4 %weight_buffer_23_3_addr_6

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2371" st_id="22" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="1861" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.22:15 %store_ln123 = store i16 %line_buf2_V_6, i4 %weight_buffer_22_1_addr_6

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2372" st_id="22" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="1870" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.22:24 %store_ln123 = store i16 %line_buf3_V_6, i4 %weight_buffer_22_2_addr_6

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2373" st_id="22" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="1879" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.22:33 %store_ln123 = store i16 %line_buf4_V_6, i4 %weight_buffer_22_3_addr_6

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2374" st_id="22" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="1899" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.21:15 %store_ln123 = store i16 %line_buf2_V_6, i4 %weight_buffer_21_1_addr_6

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2375" st_id="22" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="1908" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.21:24 %store_ln123 = store i16 %line_buf3_V_6, i4 %weight_buffer_21_2_addr_6

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2376" st_id="22" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="1917" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.21:33 %store_ln123 = store i16 %line_buf4_V_6, i4 %weight_buffer_21_3_addr_6

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2377" st_id="22" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="1937" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.20:15 %store_ln123 = store i16 %line_buf2_V_6, i4 %weight_buffer_20_1_addr_6

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2378" st_id="22" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="1946" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.20:24 %store_ln123 = store i16 %line_buf3_V_6, i4 %weight_buffer_20_2_addr_6

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2379" st_id="22" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="1955" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.20:33 %store_ln123 = store i16 %line_buf4_V_6, i4 %weight_buffer_20_3_addr_6

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2380" st_id="22" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="1975" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.19:15 %store_ln123 = store i16 %line_buf2_V_6, i4 %weight_buffer_19_1_addr_6

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2381" st_id="22" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="1984" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.19:24 %store_ln123 = store i16 %line_buf3_V_6, i4 %weight_buffer_19_2_addr_6

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2382" st_id="22" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="1993" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.19:33 %store_ln123 = store i16 %line_buf4_V_6, i4 %weight_buffer_19_3_addr_6

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2383" st_id="22" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="2013" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.18:15 %store_ln123 = store i16 %line_buf2_V_6, i4 %weight_buffer_18_1_addr_6

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2384" st_id="22" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="2022" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.18:24 %store_ln123 = store i16 %line_buf3_V_6, i4 %weight_buffer_18_2_addr_6

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2385" st_id="22" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="2031" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.18:33 %store_ln123 = store i16 %line_buf4_V_6, i4 %weight_buffer_18_3_addr_6

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2386" st_id="22" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="2051" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.17:15 %store_ln123 = store i16 %line_buf2_V_6, i4 %weight_buffer_17_1_addr_6

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2387" st_id="22" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="2060" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.17:24 %store_ln123 = store i16 %line_buf3_V_6, i4 %weight_buffer_17_2_addr_6

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2388" st_id="22" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="2069" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.17:33 %store_ln123 = store i16 %line_buf4_V_6, i4 %weight_buffer_17_3_addr_6

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2389" st_id="22" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="2089" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.16:15 %store_ln123 = store i16 %line_buf2_V_6, i4 %weight_buffer_16_1_addr_6

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2390" st_id="22" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="2098" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.16:24 %store_ln123 = store i16 %line_buf3_V_6, i4 %weight_buffer_16_2_addr_6

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2391" st_id="22" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="2107" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.16:33 %store_ln123 = store i16 %line_buf4_V_6, i4 %weight_buffer_16_3_addr_6

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2392" st_id="22" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="2127" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.15:15 %store_ln123 = store i16 %line_buf2_V_6, i4 %weight_buffer_15_1_addr_6

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2393" st_id="22" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="2136" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.15:24 %store_ln123 = store i16 %line_buf3_V_6, i4 %weight_buffer_15_2_addr_6

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2394" st_id="22" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="2145" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.15:33 %store_ln123 = store i16 %line_buf4_V_6, i4 %weight_buffer_15_3_addr_6

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2395" st_id="22" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="2165" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.14:15 %store_ln123 = store i16 %line_buf2_V_6, i4 %weight_buffer_14_1_addr_6

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2396" st_id="22" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="2174" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.14:24 %store_ln123 = store i16 %line_buf3_V_6, i4 %weight_buffer_14_2_addr_6

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2397" st_id="22" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="2183" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.14:33 %store_ln123 = store i16 %line_buf4_V_6, i4 %weight_buffer_14_3_addr_6

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2398" st_id="22" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="2203" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.13:15 %store_ln123 = store i16 %line_buf2_V_6, i4 %weight_buffer_13_1_addr_6

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2399" st_id="22" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="2212" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.13:24 %store_ln123 = store i16 %line_buf3_V_6, i4 %weight_buffer_13_2_addr_6

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2400" st_id="22" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="2221" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.13:33 %store_ln123 = store i16 %line_buf4_V_6, i4 %weight_buffer_13_3_addr_6

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2401" st_id="22" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="2241" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.12:15 %store_ln123 = store i16 %line_buf2_V_6, i4 %weight_buffer_12_1_addr_6

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2402" st_id="22" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="2250" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.12:24 %store_ln123 = store i16 %line_buf3_V_6, i4 %weight_buffer_12_2_addr_6

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2403" st_id="22" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="2259" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.12:33 %store_ln123 = store i16 %line_buf4_V_6, i4 %weight_buffer_12_3_addr_6

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2404" st_id="22" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="2279" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.11:15 %store_ln123 = store i16 %line_buf2_V_6, i4 %weight_buffer_11_1_addr_6

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2405" st_id="22" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="2288" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.11:24 %store_ln123 = store i16 %line_buf3_V_6, i4 %weight_buffer_11_2_addr_6

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2406" st_id="22" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="2297" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.11:33 %store_ln123 = store i16 %line_buf4_V_6, i4 %weight_buffer_11_3_addr_6

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2407" st_id="22" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="2317" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.10:15 %store_ln123 = store i16 %line_buf2_V_6, i4 %weight_buffer_10_1_addr_6

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2408" st_id="22" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="2326" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.10:24 %store_ln123 = store i16 %line_buf3_V_6, i4 %weight_buffer_10_2_addr_6

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2409" st_id="22" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="2335" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.10:33 %store_ln123 = store i16 %line_buf4_V_6, i4 %weight_buffer_10_3_addr_6

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2410" st_id="22" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="2355" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.9:15 %store_ln123 = store i16 %line_buf2_V_6, i4 %weight_buffer_9_1_addr_6

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2411" st_id="22" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="2364" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.9:24 %store_ln123 = store i16 %line_buf3_V_6, i4 %weight_buffer_9_2_addr_6

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2412" st_id="22" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="2373" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.9:33 %store_ln123 = store i16 %line_buf4_V_6, i4 %weight_buffer_9_3_addr_6

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2413" st_id="22" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="2393" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.8:15 %store_ln123 = store i16 %line_buf2_V_6, i4 %weight_buffer_8_1_addr_6

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2414" st_id="22" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="2402" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.8:24 %store_ln123 = store i16 %line_buf3_V_6, i4 %weight_buffer_8_2_addr_6

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2415" st_id="22" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="2411" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.8:33 %store_ln123 = store i16 %line_buf4_V_6, i4 %weight_buffer_8_3_addr_6

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2416" st_id="22" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2431" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.7:15 %store_ln123 = store i16 %line_buf2_V_6, i4 %weight_buffer_7_1_addr_6

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2417" st_id="22" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2440" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.7:24 %store_ln123 = store i16 %line_buf3_V_6, i4 %weight_buffer_7_2_addr_6

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2418" st_id="22" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2449" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.7:33 %store_ln123 = store i16 %line_buf4_V_6, i4 %weight_buffer_7_3_addr_6

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2419" st_id="22" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2469" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.6:15 %store_ln123 = store i16 %line_buf2_V_6, i4 %weight_buffer_6_1_addr_6

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2420" st_id="22" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2478" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.6:24 %store_ln123 = store i16 %line_buf3_V_6, i4 %weight_buffer_6_2_addr_6

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2421" st_id="22" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2487" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.6:33 %store_ln123 = store i16 %line_buf4_V_6, i4 %weight_buffer_6_3_addr_6

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2422" st_id="22" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2507" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.5:15 %store_ln123 = store i16 %line_buf2_V_6, i4 %weight_buffer_5_1_addr_6

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2423" st_id="22" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2516" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.5:24 %store_ln123 = store i16 %line_buf3_V_6, i4 %weight_buffer_5_2_addr_6

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2424" st_id="22" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2525" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.5:33 %store_ln123 = store i16 %line_buf4_V_6, i4 %weight_buffer_5_3_addr_6

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2425" st_id="22" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2545" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.4:15 %store_ln123 = store i16 %line_buf2_V_6, i4 %weight_buffer_4_1_addr_6

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2426" st_id="22" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2554" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.4:24 %store_ln123 = store i16 %line_buf3_V_6, i4 %weight_buffer_4_2_addr_6

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2427" st_id="22" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2563" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.4:33 %store_ln123 = store i16 %line_buf4_V_6, i4 %weight_buffer_4_3_addr_6

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2428" st_id="22" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2583" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.3:15 %store_ln123 = store i16 %line_buf2_V_6, i4 %weight_buffer_3_1_addr_6

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2429" st_id="22" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2592" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.3:24 %store_ln123 = store i16 %line_buf3_V_6, i4 %weight_buffer_3_2_addr_6

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2430" st_id="22" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2601" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.3:33 %store_ln123 = store i16 %line_buf4_V_6, i4 %weight_buffer_3_3_addr_6

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2431" st_id="22" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2621" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.2:15 %store_ln123 = store i16 %line_buf2_V_6, i4 %weight_buffer_2_1_addr_6

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2432" st_id="22" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2630" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.2:24 %store_ln123 = store i16 %line_buf3_V_6, i4 %weight_buffer_2_2_addr_6

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2433" st_id="22" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2639" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.2:33 %store_ln123 = store i16 %line_buf4_V_6, i4 %weight_buffer_2_3_addr_6

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2434" st_id="22" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2659" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.1:15 %store_ln123 = store i16 %line_buf2_V_6, i4 %weight_buffer_1_1_addr_6

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2435" st_id="22" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2668" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.1:24 %store_ln123 = store i16 %line_buf3_V_6, i4 %weight_buffer_1_2_addr_6

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2436" st_id="22" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2677" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.1:33 %store_ln123 = store i16 %line_buf4_V_6, i4 %weight_buffer_1_3_addr_6

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2437" st_id="22" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2697" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.0:15 %store_ln123 = store i16 %line_buf2_V_6, i4 %weight_buffer_0_1_addr_6

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2438" st_id="22" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2706" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.0:24 %store_ln123 = store i16 %line_buf3_V_6, i4 %weight_buffer_0_2_addr_6

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2439" st_id="22" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2715" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.0:33 %store_ln123 = store i16 %line_buf4_V_6, i4 %weight_buffer_0_3_addr_6

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2440" st_id="22" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="2735" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.31:15 %store_ln123 = store i16 %line_buf2_V_6, i4 %weight_buffer_31_1_addr_6

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2441" st_id="22" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="2744" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.31:24 %store_ln123 = store i16 %line_buf3_V_6, i4 %weight_buffer_31_2_addr_6

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2442" st_id="22" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="2753" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.31:33 %store_ln123 = store i16 %line_buf4_V_6, i4 %weight_buffer_31_3_addr_6

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="2443" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1460" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
load-store-loop.split:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="2444" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1461" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
load-store-loop.split:3 %specpipeline_ln124 = specpipeline void @_ssdm_op_SpecPipeline, i32 9, i32 0, i32 0, i32 0, void @empty_39

]]></Node>
<StgValue><ssdm name="specpipeline_ln124"/></StgValue>
</operation>

<operation id="2445" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1462" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
load-store-loop.split:4 %specloopname_ln123 = specloopname void @_ssdm_op_SpecLoopName, void @empty_25

]]></Node>
<StgValue><ssdm name="specloopname_ln123"/></StgValue>
</operation>

<operation id="2446" st_id="23" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1512" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:54 %line_buf2_V_8 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W2_addr

]]></Node>
<StgValue><ssdm name="line_buf2_V_8"/></StgValue>
</operation>

<operation id="2447" st_id="23" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1525" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:67 %line_buf3_V_8 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W3_addr

]]></Node>
<StgValue><ssdm name="line_buf3_V_8"/></StgValue>
</operation>

<operation id="2448" st_id="23" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1538" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:80 %line_buf4_V_8 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %W4_addr

]]></Node>
<StgValue><ssdm name="line_buf4_V_8"/></StgValue>
</operation>

<operation id="2449" st_id="23" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1558" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.30:16 %store_ln123 = store i16 %line_buf2_V_7, i4 %weight_buffer_30_1_addr_7

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2450" st_id="23" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1567" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.30:25 %store_ln123 = store i16 %line_buf3_V_7, i4 %weight_buffer_30_2_addr_7

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2451" st_id="23" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1576" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.30:34 %store_ln123 = store i16 %line_buf4_V_7, i4 %weight_buffer_30_3_addr_7

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2452" st_id="23" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="1596" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.29:16 %store_ln123 = store i16 %line_buf2_V_7, i4 %weight_buffer_29_1_addr_7

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2453" st_id="23" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="1605" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.29:25 %store_ln123 = store i16 %line_buf3_V_7, i4 %weight_buffer_29_2_addr_7

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2454" st_id="23" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="1614" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.29:34 %store_ln123 = store i16 %line_buf4_V_7, i4 %weight_buffer_29_3_addr_7

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2455" st_id="23" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1634" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.28:16 %store_ln123 = store i16 %line_buf2_V_7, i4 %weight_buffer_28_1_addr_7

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2456" st_id="23" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1643" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.28:25 %store_ln123 = store i16 %line_buf3_V_7, i4 %weight_buffer_28_2_addr_7

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2457" st_id="23" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1652" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.28:34 %store_ln123 = store i16 %line_buf4_V_7, i4 %weight_buffer_28_3_addr_7

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2458" st_id="23" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1672" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.27:16 %store_ln123 = store i16 %line_buf2_V_7, i4 %weight_buffer_27_1_addr_7

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2459" st_id="23" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1681" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.27:25 %store_ln123 = store i16 %line_buf3_V_7, i4 %weight_buffer_27_2_addr_7

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2460" st_id="23" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1690" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.27:34 %store_ln123 = store i16 %line_buf4_V_7, i4 %weight_buffer_27_3_addr_7

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2461" st_id="23" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1710" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.26:16 %store_ln123 = store i16 %line_buf2_V_7, i4 %weight_buffer_26_1_addr_7

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2462" st_id="23" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1719" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.26:25 %store_ln123 = store i16 %line_buf3_V_7, i4 %weight_buffer_26_2_addr_7

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2463" st_id="23" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1728" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.26:34 %store_ln123 = store i16 %line_buf4_V_7, i4 %weight_buffer_26_3_addr_7

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2464" st_id="23" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1748" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.25:16 %store_ln123 = store i16 %line_buf2_V_7, i4 %weight_buffer_25_1_addr_7

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2465" st_id="23" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1757" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.25:25 %store_ln123 = store i16 %line_buf3_V_7, i4 %weight_buffer_25_2_addr_7

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2466" st_id="23" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1766" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.25:34 %store_ln123 = store i16 %line_buf4_V_7, i4 %weight_buffer_25_3_addr_7

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2467" st_id="23" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1786" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.24:16 %store_ln123 = store i16 %line_buf2_V_7, i4 %weight_buffer_24_1_addr_7

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2468" st_id="23" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1795" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.24:25 %store_ln123 = store i16 %line_buf3_V_7, i4 %weight_buffer_24_2_addr_7

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2469" st_id="23" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1804" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.24:34 %store_ln123 = store i16 %line_buf4_V_7, i4 %weight_buffer_24_3_addr_7

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2470" st_id="23" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="1824" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.23:16 %store_ln123 = store i16 %line_buf2_V_7, i4 %weight_buffer_23_1_addr_7

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2471" st_id="23" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="1833" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.23:25 %store_ln123 = store i16 %line_buf3_V_7, i4 %weight_buffer_23_2_addr_7

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2472" st_id="23" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="1842" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.23:34 %store_ln123 = store i16 %line_buf4_V_7, i4 %weight_buffer_23_3_addr_7

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2473" st_id="23" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="1862" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.22:16 %store_ln123 = store i16 %line_buf2_V_7, i4 %weight_buffer_22_1_addr_7

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2474" st_id="23" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="1871" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.22:25 %store_ln123 = store i16 %line_buf3_V_7, i4 %weight_buffer_22_2_addr_7

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2475" st_id="23" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="1880" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.22:34 %store_ln123 = store i16 %line_buf4_V_7, i4 %weight_buffer_22_3_addr_7

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2476" st_id="23" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="1900" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.21:16 %store_ln123 = store i16 %line_buf2_V_7, i4 %weight_buffer_21_1_addr_7

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2477" st_id="23" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="1909" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.21:25 %store_ln123 = store i16 %line_buf3_V_7, i4 %weight_buffer_21_2_addr_7

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2478" st_id="23" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="1918" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.21:34 %store_ln123 = store i16 %line_buf4_V_7, i4 %weight_buffer_21_3_addr_7

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2479" st_id="23" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="1938" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.20:16 %store_ln123 = store i16 %line_buf2_V_7, i4 %weight_buffer_20_1_addr_7

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2480" st_id="23" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="1947" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.20:25 %store_ln123 = store i16 %line_buf3_V_7, i4 %weight_buffer_20_2_addr_7

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2481" st_id="23" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="1956" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.20:34 %store_ln123 = store i16 %line_buf4_V_7, i4 %weight_buffer_20_3_addr_7

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2482" st_id="23" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="1976" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.19:16 %store_ln123 = store i16 %line_buf2_V_7, i4 %weight_buffer_19_1_addr_7

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2483" st_id="23" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="1985" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.19:25 %store_ln123 = store i16 %line_buf3_V_7, i4 %weight_buffer_19_2_addr_7

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2484" st_id="23" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="1994" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.19:34 %store_ln123 = store i16 %line_buf4_V_7, i4 %weight_buffer_19_3_addr_7

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2485" st_id="23" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="2014" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.18:16 %store_ln123 = store i16 %line_buf2_V_7, i4 %weight_buffer_18_1_addr_7

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2486" st_id="23" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="2023" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.18:25 %store_ln123 = store i16 %line_buf3_V_7, i4 %weight_buffer_18_2_addr_7

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2487" st_id="23" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="2032" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.18:34 %store_ln123 = store i16 %line_buf4_V_7, i4 %weight_buffer_18_3_addr_7

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2488" st_id="23" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="2052" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.17:16 %store_ln123 = store i16 %line_buf2_V_7, i4 %weight_buffer_17_1_addr_7

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2489" st_id="23" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="2061" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.17:25 %store_ln123 = store i16 %line_buf3_V_7, i4 %weight_buffer_17_2_addr_7

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2490" st_id="23" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="2070" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.17:34 %store_ln123 = store i16 %line_buf4_V_7, i4 %weight_buffer_17_3_addr_7

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2491" st_id="23" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="2090" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.16:16 %store_ln123 = store i16 %line_buf2_V_7, i4 %weight_buffer_16_1_addr_7

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2492" st_id="23" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="2099" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.16:25 %store_ln123 = store i16 %line_buf3_V_7, i4 %weight_buffer_16_2_addr_7

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2493" st_id="23" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="2108" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.16:34 %store_ln123 = store i16 %line_buf4_V_7, i4 %weight_buffer_16_3_addr_7

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2494" st_id="23" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="2128" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.15:16 %store_ln123 = store i16 %line_buf2_V_7, i4 %weight_buffer_15_1_addr_7

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2495" st_id="23" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="2137" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.15:25 %store_ln123 = store i16 %line_buf3_V_7, i4 %weight_buffer_15_2_addr_7

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2496" st_id="23" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="2146" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.15:34 %store_ln123 = store i16 %line_buf4_V_7, i4 %weight_buffer_15_3_addr_7

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2497" st_id="23" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="2166" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.14:16 %store_ln123 = store i16 %line_buf2_V_7, i4 %weight_buffer_14_1_addr_7

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2498" st_id="23" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="2175" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.14:25 %store_ln123 = store i16 %line_buf3_V_7, i4 %weight_buffer_14_2_addr_7

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2499" st_id="23" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="2184" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.14:34 %store_ln123 = store i16 %line_buf4_V_7, i4 %weight_buffer_14_3_addr_7

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2500" st_id="23" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="2204" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.13:16 %store_ln123 = store i16 %line_buf2_V_7, i4 %weight_buffer_13_1_addr_7

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2501" st_id="23" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="2213" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.13:25 %store_ln123 = store i16 %line_buf3_V_7, i4 %weight_buffer_13_2_addr_7

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2502" st_id="23" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="2222" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.13:34 %store_ln123 = store i16 %line_buf4_V_7, i4 %weight_buffer_13_3_addr_7

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2503" st_id="23" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="2242" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.12:16 %store_ln123 = store i16 %line_buf2_V_7, i4 %weight_buffer_12_1_addr_7

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2504" st_id="23" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="2251" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.12:25 %store_ln123 = store i16 %line_buf3_V_7, i4 %weight_buffer_12_2_addr_7

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2505" st_id="23" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="2260" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.12:34 %store_ln123 = store i16 %line_buf4_V_7, i4 %weight_buffer_12_3_addr_7

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2506" st_id="23" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="2280" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.11:16 %store_ln123 = store i16 %line_buf2_V_7, i4 %weight_buffer_11_1_addr_7

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2507" st_id="23" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="2289" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.11:25 %store_ln123 = store i16 %line_buf3_V_7, i4 %weight_buffer_11_2_addr_7

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2508" st_id="23" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="2298" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.11:34 %store_ln123 = store i16 %line_buf4_V_7, i4 %weight_buffer_11_3_addr_7

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2509" st_id="23" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="2318" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.10:16 %store_ln123 = store i16 %line_buf2_V_7, i4 %weight_buffer_10_1_addr_7

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2510" st_id="23" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="2327" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.10:25 %store_ln123 = store i16 %line_buf3_V_7, i4 %weight_buffer_10_2_addr_7

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2511" st_id="23" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="2336" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.10:34 %store_ln123 = store i16 %line_buf4_V_7, i4 %weight_buffer_10_3_addr_7

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2512" st_id="23" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="2356" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.9:16 %store_ln123 = store i16 %line_buf2_V_7, i4 %weight_buffer_9_1_addr_7

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2513" st_id="23" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="2365" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.9:25 %store_ln123 = store i16 %line_buf3_V_7, i4 %weight_buffer_9_2_addr_7

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2514" st_id="23" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="2374" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.9:34 %store_ln123 = store i16 %line_buf4_V_7, i4 %weight_buffer_9_3_addr_7

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2515" st_id="23" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="2394" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.8:16 %store_ln123 = store i16 %line_buf2_V_7, i4 %weight_buffer_8_1_addr_7

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2516" st_id="23" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="2403" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.8:25 %store_ln123 = store i16 %line_buf3_V_7, i4 %weight_buffer_8_2_addr_7

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2517" st_id="23" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="2412" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.8:34 %store_ln123 = store i16 %line_buf4_V_7, i4 %weight_buffer_8_3_addr_7

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2518" st_id="23" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2432" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.7:16 %store_ln123 = store i16 %line_buf2_V_7, i4 %weight_buffer_7_1_addr_7

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2519" st_id="23" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2441" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.7:25 %store_ln123 = store i16 %line_buf3_V_7, i4 %weight_buffer_7_2_addr_7

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2520" st_id="23" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2450" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.7:34 %store_ln123 = store i16 %line_buf4_V_7, i4 %weight_buffer_7_3_addr_7

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2521" st_id="23" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2470" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.6:16 %store_ln123 = store i16 %line_buf2_V_7, i4 %weight_buffer_6_1_addr_7

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2522" st_id="23" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2479" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.6:25 %store_ln123 = store i16 %line_buf3_V_7, i4 %weight_buffer_6_2_addr_7

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2523" st_id="23" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2488" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.6:34 %store_ln123 = store i16 %line_buf4_V_7, i4 %weight_buffer_6_3_addr_7

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2524" st_id="23" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2508" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.5:16 %store_ln123 = store i16 %line_buf2_V_7, i4 %weight_buffer_5_1_addr_7

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2525" st_id="23" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2517" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.5:25 %store_ln123 = store i16 %line_buf3_V_7, i4 %weight_buffer_5_2_addr_7

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2526" st_id="23" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2526" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.5:34 %store_ln123 = store i16 %line_buf4_V_7, i4 %weight_buffer_5_3_addr_7

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2527" st_id="23" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2546" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.4:16 %store_ln123 = store i16 %line_buf2_V_7, i4 %weight_buffer_4_1_addr_7

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2528" st_id="23" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2555" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.4:25 %store_ln123 = store i16 %line_buf3_V_7, i4 %weight_buffer_4_2_addr_7

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2529" st_id="23" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2564" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.4:34 %store_ln123 = store i16 %line_buf4_V_7, i4 %weight_buffer_4_3_addr_7

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2530" st_id="23" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2584" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.3:16 %store_ln123 = store i16 %line_buf2_V_7, i4 %weight_buffer_3_1_addr_7

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2531" st_id="23" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2593" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.3:25 %store_ln123 = store i16 %line_buf3_V_7, i4 %weight_buffer_3_2_addr_7

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2532" st_id="23" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2602" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.3:34 %store_ln123 = store i16 %line_buf4_V_7, i4 %weight_buffer_3_3_addr_7

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2533" st_id="23" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2622" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.2:16 %store_ln123 = store i16 %line_buf2_V_7, i4 %weight_buffer_2_1_addr_7

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2534" st_id="23" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2631" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.2:25 %store_ln123 = store i16 %line_buf3_V_7, i4 %weight_buffer_2_2_addr_7

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2535" st_id="23" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2640" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.2:34 %store_ln123 = store i16 %line_buf4_V_7, i4 %weight_buffer_2_3_addr_7

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2536" st_id="23" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2660" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.1:16 %store_ln123 = store i16 %line_buf2_V_7, i4 %weight_buffer_1_1_addr_7

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2537" st_id="23" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2669" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.1:25 %store_ln123 = store i16 %line_buf3_V_7, i4 %weight_buffer_1_2_addr_7

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2538" st_id="23" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2678" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.1:34 %store_ln123 = store i16 %line_buf4_V_7, i4 %weight_buffer_1_3_addr_7

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2539" st_id="23" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2698" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.0:16 %store_ln123 = store i16 %line_buf2_V_7, i4 %weight_buffer_0_1_addr_7

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2540" st_id="23" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2707" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.0:25 %store_ln123 = store i16 %line_buf3_V_7, i4 %weight_buffer_0_2_addr_7

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2541" st_id="23" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2716" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.0:34 %store_ln123 = store i16 %line_buf4_V_7, i4 %weight_buffer_0_3_addr_7

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2542" st_id="23" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="2736" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.31:16 %store_ln123 = store i16 %line_buf2_V_7, i4 %weight_buffer_31_1_addr_7

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2543" st_id="23" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="2745" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.31:25 %store_ln123 = store i16 %line_buf3_V_7, i4 %weight_buffer_31_2_addr_7

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2544" st_id="23" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="2754" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.31:34 %store_ln123 = store i16 %line_buf4_V_7, i4 %weight_buffer_31_3_addr_7

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="2545" st_id="24" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1559" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.30:17 %store_ln123 = store i16 %line_buf2_V_8, i4 %weight_buffer_30_1_addr_8

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2546" st_id="24" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1568" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.30:26 %store_ln123 = store i16 %line_buf3_V_8, i4 %weight_buffer_30_2_addr_8

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2547" st_id="24" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1577" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.30:35 %store_ln123 = store i16 %line_buf4_V_8, i4 %weight_buffer_30_3_addr_8

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2548" st_id="24" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="1597" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.29:17 %store_ln123 = store i16 %line_buf2_V_8, i4 %weight_buffer_29_1_addr_8

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2549" st_id="24" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="1606" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.29:26 %store_ln123 = store i16 %line_buf3_V_8, i4 %weight_buffer_29_2_addr_8

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2550" st_id="24" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="1615" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.29:35 %store_ln123 = store i16 %line_buf4_V_8, i4 %weight_buffer_29_3_addr_8

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2551" st_id="24" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1635" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.28:17 %store_ln123 = store i16 %line_buf2_V_8, i4 %weight_buffer_28_1_addr_8

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2552" st_id="24" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1644" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.28:26 %store_ln123 = store i16 %line_buf3_V_8, i4 %weight_buffer_28_2_addr_8

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2553" st_id="24" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1653" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.28:35 %store_ln123 = store i16 %line_buf4_V_8, i4 %weight_buffer_28_3_addr_8

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2554" st_id="24" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1673" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.27:17 %store_ln123 = store i16 %line_buf2_V_8, i4 %weight_buffer_27_1_addr_8

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2555" st_id="24" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1682" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.27:26 %store_ln123 = store i16 %line_buf3_V_8, i4 %weight_buffer_27_2_addr_8

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2556" st_id="24" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1691" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.27:35 %store_ln123 = store i16 %line_buf4_V_8, i4 %weight_buffer_27_3_addr_8

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2557" st_id="24" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1711" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.26:17 %store_ln123 = store i16 %line_buf2_V_8, i4 %weight_buffer_26_1_addr_8

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2558" st_id="24" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1720" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.26:26 %store_ln123 = store i16 %line_buf3_V_8, i4 %weight_buffer_26_2_addr_8

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2559" st_id="24" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1729" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.26:35 %store_ln123 = store i16 %line_buf4_V_8, i4 %weight_buffer_26_3_addr_8

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2560" st_id="24" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1749" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.25:17 %store_ln123 = store i16 %line_buf2_V_8, i4 %weight_buffer_25_1_addr_8

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2561" st_id="24" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1758" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.25:26 %store_ln123 = store i16 %line_buf3_V_8, i4 %weight_buffer_25_2_addr_8

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2562" st_id="24" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1767" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.25:35 %store_ln123 = store i16 %line_buf4_V_8, i4 %weight_buffer_25_3_addr_8

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2563" st_id="24" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1787" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.24:17 %store_ln123 = store i16 %line_buf2_V_8, i4 %weight_buffer_24_1_addr_8

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2564" st_id="24" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1796" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.24:26 %store_ln123 = store i16 %line_buf3_V_8, i4 %weight_buffer_24_2_addr_8

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2565" st_id="24" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1805" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.24:35 %store_ln123 = store i16 %line_buf4_V_8, i4 %weight_buffer_24_3_addr_8

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2566" st_id="24" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="1825" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.23:17 %store_ln123 = store i16 %line_buf2_V_8, i4 %weight_buffer_23_1_addr_8

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2567" st_id="24" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="1834" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.23:26 %store_ln123 = store i16 %line_buf3_V_8, i4 %weight_buffer_23_2_addr_8

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2568" st_id="24" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="1843" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.23:35 %store_ln123 = store i16 %line_buf4_V_8, i4 %weight_buffer_23_3_addr_8

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2569" st_id="24" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="1863" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.22:17 %store_ln123 = store i16 %line_buf2_V_8, i4 %weight_buffer_22_1_addr_8

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2570" st_id="24" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="1872" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.22:26 %store_ln123 = store i16 %line_buf3_V_8, i4 %weight_buffer_22_2_addr_8

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2571" st_id="24" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="1881" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.22:35 %store_ln123 = store i16 %line_buf4_V_8, i4 %weight_buffer_22_3_addr_8

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2572" st_id="24" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="1901" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.21:17 %store_ln123 = store i16 %line_buf2_V_8, i4 %weight_buffer_21_1_addr_8

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2573" st_id="24" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="1910" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.21:26 %store_ln123 = store i16 %line_buf3_V_8, i4 %weight_buffer_21_2_addr_8

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2574" st_id="24" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="1919" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.21:35 %store_ln123 = store i16 %line_buf4_V_8, i4 %weight_buffer_21_3_addr_8

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2575" st_id="24" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="1939" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.20:17 %store_ln123 = store i16 %line_buf2_V_8, i4 %weight_buffer_20_1_addr_8

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2576" st_id="24" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="1948" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.20:26 %store_ln123 = store i16 %line_buf3_V_8, i4 %weight_buffer_20_2_addr_8

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2577" st_id="24" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="1957" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.20:35 %store_ln123 = store i16 %line_buf4_V_8, i4 %weight_buffer_20_3_addr_8

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2578" st_id="24" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="1977" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.19:17 %store_ln123 = store i16 %line_buf2_V_8, i4 %weight_buffer_19_1_addr_8

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2579" st_id="24" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="1986" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.19:26 %store_ln123 = store i16 %line_buf3_V_8, i4 %weight_buffer_19_2_addr_8

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2580" st_id="24" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="1995" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.19:35 %store_ln123 = store i16 %line_buf4_V_8, i4 %weight_buffer_19_3_addr_8

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2581" st_id="24" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="2015" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.18:17 %store_ln123 = store i16 %line_buf2_V_8, i4 %weight_buffer_18_1_addr_8

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2582" st_id="24" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="2024" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.18:26 %store_ln123 = store i16 %line_buf3_V_8, i4 %weight_buffer_18_2_addr_8

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2583" st_id="24" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="2033" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.18:35 %store_ln123 = store i16 %line_buf4_V_8, i4 %weight_buffer_18_3_addr_8

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2584" st_id="24" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="2053" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.17:17 %store_ln123 = store i16 %line_buf2_V_8, i4 %weight_buffer_17_1_addr_8

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2585" st_id="24" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="2062" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.17:26 %store_ln123 = store i16 %line_buf3_V_8, i4 %weight_buffer_17_2_addr_8

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2586" st_id="24" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="2071" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.17:35 %store_ln123 = store i16 %line_buf4_V_8, i4 %weight_buffer_17_3_addr_8

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2587" st_id="24" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="2091" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.16:17 %store_ln123 = store i16 %line_buf2_V_8, i4 %weight_buffer_16_1_addr_8

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2588" st_id="24" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="2100" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.16:26 %store_ln123 = store i16 %line_buf3_V_8, i4 %weight_buffer_16_2_addr_8

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2589" st_id="24" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="2109" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.16:35 %store_ln123 = store i16 %line_buf4_V_8, i4 %weight_buffer_16_3_addr_8

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2590" st_id="24" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="2129" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.15:17 %store_ln123 = store i16 %line_buf2_V_8, i4 %weight_buffer_15_1_addr_8

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2591" st_id="24" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="2138" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.15:26 %store_ln123 = store i16 %line_buf3_V_8, i4 %weight_buffer_15_2_addr_8

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2592" st_id="24" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="2147" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.15:35 %store_ln123 = store i16 %line_buf4_V_8, i4 %weight_buffer_15_3_addr_8

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2593" st_id="24" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="2167" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.14:17 %store_ln123 = store i16 %line_buf2_V_8, i4 %weight_buffer_14_1_addr_8

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2594" st_id="24" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="2176" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.14:26 %store_ln123 = store i16 %line_buf3_V_8, i4 %weight_buffer_14_2_addr_8

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2595" st_id="24" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="2185" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.14:35 %store_ln123 = store i16 %line_buf4_V_8, i4 %weight_buffer_14_3_addr_8

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2596" st_id="24" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="2205" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.13:17 %store_ln123 = store i16 %line_buf2_V_8, i4 %weight_buffer_13_1_addr_8

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2597" st_id="24" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="2214" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.13:26 %store_ln123 = store i16 %line_buf3_V_8, i4 %weight_buffer_13_2_addr_8

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2598" st_id="24" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="2223" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.13:35 %store_ln123 = store i16 %line_buf4_V_8, i4 %weight_buffer_13_3_addr_8

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2599" st_id="24" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="2243" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.12:17 %store_ln123 = store i16 %line_buf2_V_8, i4 %weight_buffer_12_1_addr_8

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2600" st_id="24" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="2252" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.12:26 %store_ln123 = store i16 %line_buf3_V_8, i4 %weight_buffer_12_2_addr_8

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2601" st_id="24" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="2261" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.12:35 %store_ln123 = store i16 %line_buf4_V_8, i4 %weight_buffer_12_3_addr_8

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2602" st_id="24" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="2281" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.11:17 %store_ln123 = store i16 %line_buf2_V_8, i4 %weight_buffer_11_1_addr_8

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2603" st_id="24" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="2290" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.11:26 %store_ln123 = store i16 %line_buf3_V_8, i4 %weight_buffer_11_2_addr_8

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2604" st_id="24" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="2299" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.11:35 %store_ln123 = store i16 %line_buf4_V_8, i4 %weight_buffer_11_3_addr_8

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2605" st_id="24" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="2319" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.10:17 %store_ln123 = store i16 %line_buf2_V_8, i4 %weight_buffer_10_1_addr_8

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2606" st_id="24" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="2328" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.10:26 %store_ln123 = store i16 %line_buf3_V_8, i4 %weight_buffer_10_2_addr_8

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2607" st_id="24" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="2337" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.10:35 %store_ln123 = store i16 %line_buf4_V_8, i4 %weight_buffer_10_3_addr_8

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2608" st_id="24" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="2357" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.9:17 %store_ln123 = store i16 %line_buf2_V_8, i4 %weight_buffer_9_1_addr_8

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2609" st_id="24" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="2366" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.9:26 %store_ln123 = store i16 %line_buf3_V_8, i4 %weight_buffer_9_2_addr_8

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2610" st_id="24" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="2375" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.9:35 %store_ln123 = store i16 %line_buf4_V_8, i4 %weight_buffer_9_3_addr_8

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2611" st_id="24" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="2395" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.8:17 %store_ln123 = store i16 %line_buf2_V_8, i4 %weight_buffer_8_1_addr_8

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2612" st_id="24" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="2404" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.8:26 %store_ln123 = store i16 %line_buf3_V_8, i4 %weight_buffer_8_2_addr_8

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2613" st_id="24" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="2413" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.8:35 %store_ln123 = store i16 %line_buf4_V_8, i4 %weight_buffer_8_3_addr_8

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2614" st_id="24" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2433" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.7:17 %store_ln123 = store i16 %line_buf2_V_8, i4 %weight_buffer_7_1_addr_8

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2615" st_id="24" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2442" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.7:26 %store_ln123 = store i16 %line_buf3_V_8, i4 %weight_buffer_7_2_addr_8

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2616" st_id="24" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2451" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.7:35 %store_ln123 = store i16 %line_buf4_V_8, i4 %weight_buffer_7_3_addr_8

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2617" st_id="24" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2471" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.6:17 %store_ln123 = store i16 %line_buf2_V_8, i4 %weight_buffer_6_1_addr_8

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2618" st_id="24" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2480" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.6:26 %store_ln123 = store i16 %line_buf3_V_8, i4 %weight_buffer_6_2_addr_8

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2619" st_id="24" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2489" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.6:35 %store_ln123 = store i16 %line_buf4_V_8, i4 %weight_buffer_6_3_addr_8

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2620" st_id="24" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2509" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.5:17 %store_ln123 = store i16 %line_buf2_V_8, i4 %weight_buffer_5_1_addr_8

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2621" st_id="24" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2518" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.5:26 %store_ln123 = store i16 %line_buf3_V_8, i4 %weight_buffer_5_2_addr_8

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2622" st_id="24" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2527" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.5:35 %store_ln123 = store i16 %line_buf4_V_8, i4 %weight_buffer_5_3_addr_8

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2623" st_id="24" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2547" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.4:17 %store_ln123 = store i16 %line_buf2_V_8, i4 %weight_buffer_4_1_addr_8

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2624" st_id="24" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2556" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.4:26 %store_ln123 = store i16 %line_buf3_V_8, i4 %weight_buffer_4_2_addr_8

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2625" st_id="24" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2565" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.4:35 %store_ln123 = store i16 %line_buf4_V_8, i4 %weight_buffer_4_3_addr_8

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2626" st_id="24" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2585" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.3:17 %store_ln123 = store i16 %line_buf2_V_8, i4 %weight_buffer_3_1_addr_8

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2627" st_id="24" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2594" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.3:26 %store_ln123 = store i16 %line_buf3_V_8, i4 %weight_buffer_3_2_addr_8

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2628" st_id="24" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2603" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.3:35 %store_ln123 = store i16 %line_buf4_V_8, i4 %weight_buffer_3_3_addr_8

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2629" st_id="24" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2623" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.2:17 %store_ln123 = store i16 %line_buf2_V_8, i4 %weight_buffer_2_1_addr_8

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2630" st_id="24" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2632" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.2:26 %store_ln123 = store i16 %line_buf3_V_8, i4 %weight_buffer_2_2_addr_8

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2631" st_id="24" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2641" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.2:35 %store_ln123 = store i16 %line_buf4_V_8, i4 %weight_buffer_2_3_addr_8

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2632" st_id="24" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2661" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.1:17 %store_ln123 = store i16 %line_buf2_V_8, i4 %weight_buffer_1_1_addr_8

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2633" st_id="24" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2670" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.1:26 %store_ln123 = store i16 %line_buf3_V_8, i4 %weight_buffer_1_2_addr_8

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2634" st_id="24" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2679" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.1:35 %store_ln123 = store i16 %line_buf4_V_8, i4 %weight_buffer_1_3_addr_8

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2635" st_id="24" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2699" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.0:17 %store_ln123 = store i16 %line_buf2_V_8, i4 %weight_buffer_0_1_addr_8

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2636" st_id="24" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2708" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.0:26 %store_ln123 = store i16 %line_buf3_V_8, i4 %weight_buffer_0_2_addr_8

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2637" st_id="24" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2717" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.0:35 %store_ln123 = store i16 %line_buf4_V_8, i4 %weight_buffer_0_3_addr_8

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2638" st_id="24" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="2737" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.31:17 %store_ln123 = store i16 %line_buf2_V_8, i4 %weight_buffer_31_1_addr_8

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2639" st_id="24" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="2746" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.31:26 %store_ln123 = store i16 %line_buf3_V_8, i4 %weight_buffer_31_2_addr_8

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="2640" st_id="24" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Tm_cnt7693" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="2755" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.0.0.038120.271.case.31:35 %store_ln123 = store i16 %line_buf4_V_8, i4 %weight_buffer_31_3_addr_8

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="2641" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2761" bw="27" op_0_bw="31">
<![CDATA[
zero_Load_Ky:0 %trunc_ln108 = trunc i31 %Tm_Loops_now_read

]]></Node>
<StgValue><ssdm name="trunc_ln108"/></StgValue>
</operation>

<operation id="2642" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2762" bw="32" op_0_bw="32" op_1_bw="27" op_2_bw="5">
<![CDATA[
zero_Load_Ky:1 %shl_ln4 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i27.i5, i27 %trunc_ln108, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln4"/></StgValue>
</operation>

<operation id="2643" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2763" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
zero_Load_Ky:2 %sub_ln107 = sub i32 %CHin_cast9, i32 %shl_ln123_3

]]></Node>
<StgValue><ssdm name="sub_ln107"/></StgValue>
</operation>

<operation id="2644" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2764" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
zero_Load_Ky:3 %sub_ln108 = sub i32 %CHout_cast, i32 %shl_ln4

]]></Node>
<StgValue><ssdm name="sub_ln108"/></StgValue>
</operation>

<operation id="2645" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2765" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
zero_Load_Ky:4 %icmp_ln107 = icmp_sgt  i32 %sub_ln107, i32 4

]]></Node>
<StgValue><ssdm name="icmp_ln107"/></StgValue>
</operation>

<operation id="2646" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2767" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
zero_Load_Ky:6 %In_Tn_Min = select i1 %icmp_ln107, i32 4, i32 %sub_ln107

]]></Node>
<StgValue><ssdm name="In_Tn_Min"/></StgValue>
</operation>

<operation id="2647" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2770" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
zero_Load_Ky:9 %cmp196_not = icmp_slt  i32 %In_Tn_Min, i32 1

]]></Node>
<StgValue><ssdm name="cmp196_not"/></StgValue>
</operation>

<operation id="2648" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2772" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
zero_Load_Ky:11 %tmp = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %In_Tn_Min, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="2649" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2773" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
zero_Load_Ky:12 %icmp = icmp_slt  i31 %tmp, i31 1

]]></Node>
<StgValue><ssdm name="icmp"/></StgValue>
</operation>

<operation id="2650" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2775" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
zero_Load_Ky:14 %cmp229_not = icmp_slt  i32 %In_Tn_Min, i32 3

]]></Node>
<StgValue><ssdm name="cmp229_not"/></StgValue>
</operation>

<operation id="2651" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2777" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
zero_Load_Ky:16 %tmp_9 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %In_Tn_Min, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="2652" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2778" bw="1" op_0_bw="30" op_1_bw="30">
<![CDATA[
zero_Load_Ky:17 %icmp7723 = icmp_slt  i30 %tmp_9, i30 1

]]></Node>
<StgValue><ssdm name="icmp7723"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="2653" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2766" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
zero_Load_Ky:5 %icmp_ln108 = icmp_sgt  i32 %sub_ln108, i32 32

]]></Node>
<StgValue><ssdm name="icmp_ln108"/></StgValue>
</operation>

<operation id="2654" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2768" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
zero_Load_Ky:7 %Out_Tm_Min = select i1 %icmp_ln108, i32 32, i32 %sub_ln108

]]></Node>
<StgValue><ssdm name="Out_Tm_Min"/></StgValue>
</operation>

<operation id="2655" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2769" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
zero_Load_Ky:8 %cmp193_not = icmp_slt  i32 %Out_Tm_Min, i32 1

]]></Node>
<StgValue><ssdm name="cmp193_not"/></StgValue>
</operation>

<operation id="2656" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2771" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
zero_Load_Ky:10 %brmerge = or i1 %cmp193_not, i1 %cmp196_not

]]></Node>
<StgValue><ssdm name="brmerge"/></StgValue>
</operation>

<operation id="2657" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2774" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
zero_Load_Ky:13 %brmerge61 = or i1 %cmp193_not, i1 %icmp

]]></Node>
<StgValue><ssdm name="brmerge61"/></StgValue>
</operation>

<operation id="2658" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2776" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
zero_Load_Ky:15 %brmerge62 = or i1 %cmp193_not, i1 %cmp229_not

]]></Node>
<StgValue><ssdm name="brmerge62"/></StgValue>
</operation>

<operation id="2659" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2779" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
zero_Load_Ky:18 %brmerge63 = or i1 %cmp193_not, i1 %icmp7723

]]></Node>
<StgValue><ssdm name="brmerge63"/></StgValue>
</operation>

<operation id="2660" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2780" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
zero_Load_Ky:19 %tmp_10 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %Out_Tm_Min, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="2661" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2781" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
zero_Load_Ky:20 %icmp7726 = icmp_slt  i31 %tmp_10, i31 1

]]></Node>
<StgValue><ssdm name="icmp7726"/></StgValue>
</operation>

<operation id="2662" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2782" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
zero_Load_Ky:21 %brmerge65 = or i1 %icmp7726, i1 %cmp196_not

]]></Node>
<StgValue><ssdm name="brmerge65"/></StgValue>
</operation>

<operation id="2663" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2783" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
zero_Load_Ky:22 %brmerge67 = or i1 %icmp7726, i1 %icmp

]]></Node>
<StgValue><ssdm name="brmerge67"/></StgValue>
</operation>

<operation id="2664" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2784" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
zero_Load_Ky:23 %brmerge69 = or i1 %icmp7726, i1 %cmp229_not

]]></Node>
<StgValue><ssdm name="brmerge69"/></StgValue>
</operation>

<operation id="2665" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2785" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
zero_Load_Ky:24 %brmerge71 = or i1 %icmp7726, i1 %icmp7723

]]></Node>
<StgValue><ssdm name="brmerge71"/></StgValue>
</operation>

<operation id="2666" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2786" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
zero_Load_Ky:25 %cmp193_2_not = icmp_slt  i32 %Out_Tm_Min, i32 3

]]></Node>
<StgValue><ssdm name="cmp193_2_not"/></StgValue>
</operation>

<operation id="2667" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2787" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
zero_Load_Ky:26 %brmerge73 = or i1 %cmp193_2_not, i1 %cmp196_not

]]></Node>
<StgValue><ssdm name="brmerge73"/></StgValue>
</operation>

<operation id="2668" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2788" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
zero_Load_Ky:27 %brmerge75 = or i1 %cmp193_2_not, i1 %icmp

]]></Node>
<StgValue><ssdm name="brmerge75"/></StgValue>
</operation>

<operation id="2669" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2789" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
zero_Load_Ky:28 %brmerge77 = or i1 %cmp193_2_not, i1 %cmp229_not

]]></Node>
<StgValue><ssdm name="brmerge77"/></StgValue>
</operation>

<operation id="2670" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2790" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
zero_Load_Ky:29 %brmerge79 = or i1 %cmp193_2_not, i1 %icmp7723

]]></Node>
<StgValue><ssdm name="brmerge79"/></StgValue>
</operation>

<operation id="2671" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2791" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
zero_Load_Ky:30 %tmp_11 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %Out_Tm_Min, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="2672" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2792" bw="1" op_0_bw="30" op_1_bw="30">
<![CDATA[
zero_Load_Ky:31 %icmp7729 = icmp_slt  i30 %tmp_11, i30 1

]]></Node>
<StgValue><ssdm name="icmp7729"/></StgValue>
</operation>

<operation id="2673" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2793" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
zero_Load_Ky:32 %brmerge81 = or i1 %icmp7729, i1 %cmp196_not

]]></Node>
<StgValue><ssdm name="brmerge81"/></StgValue>
</operation>

<operation id="2674" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2794" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
zero_Load_Ky:33 %brmerge83 = or i1 %icmp7729, i1 %icmp

]]></Node>
<StgValue><ssdm name="brmerge83"/></StgValue>
</operation>

<operation id="2675" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2795" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
zero_Load_Ky:34 %brmerge85 = or i1 %icmp7729, i1 %cmp229_not

]]></Node>
<StgValue><ssdm name="brmerge85"/></StgValue>
</operation>

<operation id="2676" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2796" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
zero_Load_Ky:35 %brmerge87 = or i1 %icmp7729, i1 %icmp7723

]]></Node>
<StgValue><ssdm name="brmerge87"/></StgValue>
</operation>

<operation id="2677" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2797" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
zero_Load_Ky:36 %cmp193_4_not = icmp_slt  i32 %Out_Tm_Min, i32 5

]]></Node>
<StgValue><ssdm name="cmp193_4_not"/></StgValue>
</operation>

<operation id="2678" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2798" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
zero_Load_Ky:37 %brmerge89 = or i1 %cmp193_4_not, i1 %cmp196_not

]]></Node>
<StgValue><ssdm name="brmerge89"/></StgValue>
</operation>

<operation id="2679" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2799" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
zero_Load_Ky:38 %brmerge91 = or i1 %cmp193_4_not, i1 %icmp

]]></Node>
<StgValue><ssdm name="brmerge91"/></StgValue>
</operation>

<operation id="2680" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2800" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
zero_Load_Ky:39 %brmerge93 = or i1 %cmp193_4_not, i1 %cmp229_not

]]></Node>
<StgValue><ssdm name="brmerge93"/></StgValue>
</operation>

<operation id="2681" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2801" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
zero_Load_Ky:40 %brmerge95 = or i1 %cmp193_4_not, i1 %icmp7723

]]></Node>
<StgValue><ssdm name="brmerge95"/></StgValue>
</operation>

<operation id="2682" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2802" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
zero_Load_Ky:41 %cmp193_5_not = icmp_slt  i32 %Out_Tm_Min, i32 6

]]></Node>
<StgValue><ssdm name="cmp193_5_not"/></StgValue>
</operation>

<operation id="2683" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2803" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
zero_Load_Ky:42 %brmerge97 = or i1 %cmp193_5_not, i1 %cmp196_not

]]></Node>
<StgValue><ssdm name="brmerge97"/></StgValue>
</operation>

<operation id="2684" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2804" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
zero_Load_Ky:43 %brmerge99 = or i1 %cmp193_5_not, i1 %icmp

]]></Node>
<StgValue><ssdm name="brmerge99"/></StgValue>
</operation>

<operation id="2685" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2805" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
zero_Load_Ky:44 %brmerge101 = or i1 %cmp193_5_not, i1 %cmp229_not

]]></Node>
<StgValue><ssdm name="brmerge101"/></StgValue>
</operation>

<operation id="2686" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2806" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
zero_Load_Ky:45 %brmerge103 = or i1 %cmp193_5_not, i1 %icmp7723

]]></Node>
<StgValue><ssdm name="brmerge103"/></StgValue>
</operation>

<operation id="2687" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2807" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
zero_Load_Ky:46 %cmp193_6_not = icmp_slt  i32 %Out_Tm_Min, i32 7

]]></Node>
<StgValue><ssdm name="cmp193_6_not"/></StgValue>
</operation>

<operation id="2688" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2808" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
zero_Load_Ky:47 %brmerge105 = or i1 %cmp193_6_not, i1 %cmp196_not

]]></Node>
<StgValue><ssdm name="brmerge105"/></StgValue>
</operation>

<operation id="2689" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2809" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
zero_Load_Ky:48 %brmerge107 = or i1 %cmp193_6_not, i1 %icmp

]]></Node>
<StgValue><ssdm name="brmerge107"/></StgValue>
</operation>

<operation id="2690" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2810" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
zero_Load_Ky:49 %brmerge109 = or i1 %cmp193_6_not, i1 %cmp229_not

]]></Node>
<StgValue><ssdm name="brmerge109"/></StgValue>
</operation>

<operation id="2691" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2811" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
zero_Load_Ky:50 %brmerge111 = or i1 %cmp193_6_not, i1 %icmp7723

]]></Node>
<StgValue><ssdm name="brmerge111"/></StgValue>
</operation>

<operation id="2692" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2812" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
zero_Load_Ky:51 %tmp_12 = partselect i29 @_ssdm_op_PartSelect.i29.i32.i32.i32, i32 %Out_Tm_Min, i32 3, i32 31

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="2693" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2813" bw="1" op_0_bw="29" op_1_bw="29">
<![CDATA[
zero_Load_Ky:52 %icmp7732 = icmp_slt  i29 %tmp_12, i29 1

]]></Node>
<StgValue><ssdm name="icmp7732"/></StgValue>
</operation>

<operation id="2694" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2814" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
zero_Load_Ky:53 %brmerge113 = or i1 %icmp7732, i1 %cmp196_not

]]></Node>
<StgValue><ssdm name="brmerge113"/></StgValue>
</operation>

<operation id="2695" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2815" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
zero_Load_Ky:54 %brmerge115 = or i1 %icmp7732, i1 %icmp

]]></Node>
<StgValue><ssdm name="brmerge115"/></StgValue>
</operation>

<operation id="2696" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2816" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
zero_Load_Ky:55 %brmerge117 = or i1 %icmp7732, i1 %cmp229_not

]]></Node>
<StgValue><ssdm name="brmerge117"/></StgValue>
</operation>

<operation id="2697" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2817" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
zero_Load_Ky:56 %brmerge119 = or i1 %icmp7732, i1 %icmp7723

]]></Node>
<StgValue><ssdm name="brmerge119"/></StgValue>
</operation>

<operation id="2698" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2818" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
zero_Load_Ky:57 %cmp193_8_not = icmp_slt  i32 %Out_Tm_Min, i32 9

]]></Node>
<StgValue><ssdm name="cmp193_8_not"/></StgValue>
</operation>

<operation id="2699" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2819" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
zero_Load_Ky:58 %brmerge121 = or i1 %cmp193_8_not, i1 %cmp196_not

]]></Node>
<StgValue><ssdm name="brmerge121"/></StgValue>
</operation>

<operation id="2700" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2820" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
zero_Load_Ky:59 %brmerge123 = or i1 %cmp193_8_not, i1 %icmp

]]></Node>
<StgValue><ssdm name="brmerge123"/></StgValue>
</operation>

<operation id="2701" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2821" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
zero_Load_Ky:60 %brmerge125 = or i1 %cmp193_8_not, i1 %cmp229_not

]]></Node>
<StgValue><ssdm name="brmerge125"/></StgValue>
</operation>

<operation id="2702" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2822" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
zero_Load_Ky:61 %brmerge127 = or i1 %cmp193_8_not, i1 %icmp7723

]]></Node>
<StgValue><ssdm name="brmerge127"/></StgValue>
</operation>

<operation id="2703" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2823" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
zero_Load_Ky:62 %cmp193_9_not = icmp_slt  i32 %Out_Tm_Min, i32 10

]]></Node>
<StgValue><ssdm name="cmp193_9_not"/></StgValue>
</operation>

<operation id="2704" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2824" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
zero_Load_Ky:63 %brmerge129 = or i1 %cmp193_9_not, i1 %cmp196_not

]]></Node>
<StgValue><ssdm name="brmerge129"/></StgValue>
</operation>

<operation id="2705" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2825" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
zero_Load_Ky:64 %brmerge131 = or i1 %cmp193_9_not, i1 %icmp

]]></Node>
<StgValue><ssdm name="brmerge131"/></StgValue>
</operation>

<operation id="2706" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2826" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
zero_Load_Ky:65 %brmerge133 = or i1 %cmp193_9_not, i1 %cmp229_not

]]></Node>
<StgValue><ssdm name="brmerge133"/></StgValue>
</operation>

<operation id="2707" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2827" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
zero_Load_Ky:66 %brmerge135 = or i1 %cmp193_9_not, i1 %icmp7723

]]></Node>
<StgValue><ssdm name="brmerge135"/></StgValue>
</operation>

<operation id="2708" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2828" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
zero_Load_Ky:67 %cmp193_10_not = icmp_slt  i32 %Out_Tm_Min, i32 11

]]></Node>
<StgValue><ssdm name="cmp193_10_not"/></StgValue>
</operation>

<operation id="2709" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2829" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
zero_Load_Ky:68 %brmerge137 = or i1 %cmp193_10_not, i1 %cmp196_not

]]></Node>
<StgValue><ssdm name="brmerge137"/></StgValue>
</operation>

<operation id="2710" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2830" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
zero_Load_Ky:69 %brmerge139 = or i1 %cmp193_10_not, i1 %icmp

]]></Node>
<StgValue><ssdm name="brmerge139"/></StgValue>
</operation>

<operation id="2711" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2831" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
zero_Load_Ky:70 %brmerge141 = or i1 %cmp193_10_not, i1 %cmp229_not

]]></Node>
<StgValue><ssdm name="brmerge141"/></StgValue>
</operation>

<operation id="2712" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2832" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
zero_Load_Ky:71 %brmerge143 = or i1 %cmp193_10_not, i1 %icmp7723

]]></Node>
<StgValue><ssdm name="brmerge143"/></StgValue>
</operation>

<operation id="2713" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2833" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
zero_Load_Ky:72 %cmp193_11_not = icmp_slt  i32 %Out_Tm_Min, i32 12

]]></Node>
<StgValue><ssdm name="cmp193_11_not"/></StgValue>
</operation>

<operation id="2714" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2834" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
zero_Load_Ky:73 %brmerge145 = or i1 %cmp193_11_not, i1 %cmp196_not

]]></Node>
<StgValue><ssdm name="brmerge145"/></StgValue>
</operation>

<operation id="2715" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2835" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
zero_Load_Ky:74 %brmerge147 = or i1 %cmp193_11_not, i1 %icmp

]]></Node>
<StgValue><ssdm name="brmerge147"/></StgValue>
</operation>

<operation id="2716" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2836" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
zero_Load_Ky:75 %brmerge149 = or i1 %cmp193_11_not, i1 %cmp229_not

]]></Node>
<StgValue><ssdm name="brmerge149"/></StgValue>
</operation>

<operation id="2717" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2837" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
zero_Load_Ky:76 %brmerge151 = or i1 %cmp193_11_not, i1 %icmp7723

]]></Node>
<StgValue><ssdm name="brmerge151"/></StgValue>
</operation>

<operation id="2718" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2838" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
zero_Load_Ky:77 %cmp193_12_not = icmp_slt  i32 %Out_Tm_Min, i32 13

]]></Node>
<StgValue><ssdm name="cmp193_12_not"/></StgValue>
</operation>

<operation id="2719" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2839" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
zero_Load_Ky:78 %brmerge153 = or i1 %cmp193_12_not, i1 %cmp196_not

]]></Node>
<StgValue><ssdm name="brmerge153"/></StgValue>
</operation>

<operation id="2720" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2840" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
zero_Load_Ky:79 %brmerge155 = or i1 %cmp193_12_not, i1 %icmp

]]></Node>
<StgValue><ssdm name="brmerge155"/></StgValue>
</operation>

<operation id="2721" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2841" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
zero_Load_Ky:80 %brmerge157 = or i1 %cmp193_12_not, i1 %cmp229_not

]]></Node>
<StgValue><ssdm name="brmerge157"/></StgValue>
</operation>

<operation id="2722" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2842" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
zero_Load_Ky:81 %brmerge159 = or i1 %cmp193_12_not, i1 %icmp7723

]]></Node>
<StgValue><ssdm name="brmerge159"/></StgValue>
</operation>

<operation id="2723" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2843" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
zero_Load_Ky:82 %cmp193_13_not = icmp_slt  i32 %Out_Tm_Min, i32 14

]]></Node>
<StgValue><ssdm name="cmp193_13_not"/></StgValue>
</operation>

<operation id="2724" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2844" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
zero_Load_Ky:83 %brmerge161 = or i1 %cmp193_13_not, i1 %cmp196_not

]]></Node>
<StgValue><ssdm name="brmerge161"/></StgValue>
</operation>

<operation id="2725" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2845" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
zero_Load_Ky:84 %brmerge163 = or i1 %cmp193_13_not, i1 %icmp

]]></Node>
<StgValue><ssdm name="brmerge163"/></StgValue>
</operation>

<operation id="2726" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2846" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
zero_Load_Ky:85 %brmerge165 = or i1 %cmp193_13_not, i1 %cmp229_not

]]></Node>
<StgValue><ssdm name="brmerge165"/></StgValue>
</operation>

<operation id="2727" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2847" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
zero_Load_Ky:86 %brmerge167 = or i1 %cmp193_13_not, i1 %icmp7723

]]></Node>
<StgValue><ssdm name="brmerge167"/></StgValue>
</operation>

<operation id="2728" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2848" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
zero_Load_Ky:87 %cmp193_14_not = icmp_slt  i32 %Out_Tm_Min, i32 15

]]></Node>
<StgValue><ssdm name="cmp193_14_not"/></StgValue>
</operation>

<operation id="2729" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2849" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
zero_Load_Ky:88 %brmerge169 = or i1 %cmp193_14_not, i1 %cmp196_not

]]></Node>
<StgValue><ssdm name="brmerge169"/></StgValue>
</operation>

<operation id="2730" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2850" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
zero_Load_Ky:89 %brmerge171 = or i1 %cmp193_14_not, i1 %icmp

]]></Node>
<StgValue><ssdm name="brmerge171"/></StgValue>
</operation>

<operation id="2731" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2851" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
zero_Load_Ky:90 %brmerge173 = or i1 %cmp193_14_not, i1 %cmp229_not

]]></Node>
<StgValue><ssdm name="brmerge173"/></StgValue>
</operation>

<operation id="2732" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2852" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
zero_Load_Ky:91 %brmerge175 = or i1 %cmp193_14_not, i1 %icmp7723

]]></Node>
<StgValue><ssdm name="brmerge175"/></StgValue>
</operation>

<operation id="2733" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2853" bw="28" op_0_bw="28" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
zero_Load_Ky:92 %tmp_13 = partselect i28 @_ssdm_op_PartSelect.i28.i32.i32.i32, i32 %Out_Tm_Min, i32 4, i32 31

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="2734" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2854" bw="1" op_0_bw="28" op_1_bw="28">
<![CDATA[
zero_Load_Ky:93 %icmp7735 = icmp_slt  i28 %tmp_13, i28 1

]]></Node>
<StgValue><ssdm name="icmp7735"/></StgValue>
</operation>

<operation id="2735" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2855" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
zero_Load_Ky:94 %brmerge177 = or i1 %icmp7735, i1 %cmp196_not

]]></Node>
<StgValue><ssdm name="brmerge177"/></StgValue>
</operation>

<operation id="2736" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2856" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
zero_Load_Ky:95 %brmerge179 = or i1 %icmp7735, i1 %icmp

]]></Node>
<StgValue><ssdm name="brmerge179"/></StgValue>
</operation>

<operation id="2737" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2857" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
zero_Load_Ky:96 %brmerge181 = or i1 %icmp7735, i1 %cmp229_not

]]></Node>
<StgValue><ssdm name="brmerge181"/></StgValue>
</operation>

<operation id="2738" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2858" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
zero_Load_Ky:97 %brmerge183 = or i1 %icmp7735, i1 %icmp7723

]]></Node>
<StgValue><ssdm name="brmerge183"/></StgValue>
</operation>

<operation id="2739" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2859" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
zero_Load_Ky:98 %cmp193_16_not = icmp_slt  i32 %Out_Tm_Min, i32 17

]]></Node>
<StgValue><ssdm name="cmp193_16_not"/></StgValue>
</operation>

<operation id="2740" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2860" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
zero_Load_Ky:99 %brmerge185 = or i1 %cmp193_16_not, i1 %cmp196_not

]]></Node>
<StgValue><ssdm name="brmerge185"/></StgValue>
</operation>

<operation id="2741" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2861" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
zero_Load_Ky:100 %brmerge187 = or i1 %cmp193_16_not, i1 %icmp

]]></Node>
<StgValue><ssdm name="brmerge187"/></StgValue>
</operation>

<operation id="2742" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2862" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
zero_Load_Ky:101 %brmerge189 = or i1 %cmp193_16_not, i1 %cmp229_not

]]></Node>
<StgValue><ssdm name="brmerge189"/></StgValue>
</operation>

<operation id="2743" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2863" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
zero_Load_Ky:102 %brmerge191 = or i1 %cmp193_16_not, i1 %icmp7723

]]></Node>
<StgValue><ssdm name="brmerge191"/></StgValue>
</operation>

<operation id="2744" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2864" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
zero_Load_Ky:103 %cmp193_17_not = icmp_slt  i32 %Out_Tm_Min, i32 18

]]></Node>
<StgValue><ssdm name="cmp193_17_not"/></StgValue>
</operation>

<operation id="2745" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2865" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
zero_Load_Ky:104 %brmerge193 = or i1 %cmp193_17_not, i1 %cmp196_not

]]></Node>
<StgValue><ssdm name="brmerge193"/></StgValue>
</operation>

<operation id="2746" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2866" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
zero_Load_Ky:105 %brmerge195 = or i1 %cmp193_17_not, i1 %icmp

]]></Node>
<StgValue><ssdm name="brmerge195"/></StgValue>
</operation>

<operation id="2747" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2867" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
zero_Load_Ky:106 %brmerge197 = or i1 %cmp193_17_not, i1 %cmp229_not

]]></Node>
<StgValue><ssdm name="brmerge197"/></StgValue>
</operation>

<operation id="2748" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2868" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
zero_Load_Ky:107 %brmerge199 = or i1 %cmp193_17_not, i1 %icmp7723

]]></Node>
<StgValue><ssdm name="brmerge199"/></StgValue>
</operation>

<operation id="2749" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2869" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
zero_Load_Ky:108 %cmp193_18_not = icmp_slt  i32 %Out_Tm_Min, i32 19

]]></Node>
<StgValue><ssdm name="cmp193_18_not"/></StgValue>
</operation>

<operation id="2750" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2870" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
zero_Load_Ky:109 %brmerge201 = or i1 %cmp193_18_not, i1 %cmp196_not

]]></Node>
<StgValue><ssdm name="brmerge201"/></StgValue>
</operation>

<operation id="2751" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2871" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
zero_Load_Ky:110 %brmerge203 = or i1 %cmp193_18_not, i1 %icmp

]]></Node>
<StgValue><ssdm name="brmerge203"/></StgValue>
</operation>

<operation id="2752" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2872" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
zero_Load_Ky:111 %brmerge205 = or i1 %cmp193_18_not, i1 %cmp229_not

]]></Node>
<StgValue><ssdm name="brmerge205"/></StgValue>
</operation>

<operation id="2753" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2873" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
zero_Load_Ky:112 %brmerge207 = or i1 %cmp193_18_not, i1 %icmp7723

]]></Node>
<StgValue><ssdm name="brmerge207"/></StgValue>
</operation>

<operation id="2754" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2874" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
zero_Load_Ky:113 %cmp193_19_not = icmp_slt  i32 %Out_Tm_Min, i32 20

]]></Node>
<StgValue><ssdm name="cmp193_19_not"/></StgValue>
</operation>

<operation id="2755" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2875" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
zero_Load_Ky:114 %brmerge209 = or i1 %cmp193_19_not, i1 %cmp196_not

]]></Node>
<StgValue><ssdm name="brmerge209"/></StgValue>
</operation>

<operation id="2756" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2876" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
zero_Load_Ky:115 %brmerge211 = or i1 %cmp193_19_not, i1 %icmp

]]></Node>
<StgValue><ssdm name="brmerge211"/></StgValue>
</operation>

<operation id="2757" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2877" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
zero_Load_Ky:116 %brmerge213 = or i1 %cmp193_19_not, i1 %cmp229_not

]]></Node>
<StgValue><ssdm name="brmerge213"/></StgValue>
</operation>

<operation id="2758" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2878" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
zero_Load_Ky:117 %brmerge215 = or i1 %cmp193_19_not, i1 %icmp7723

]]></Node>
<StgValue><ssdm name="brmerge215"/></StgValue>
</operation>

<operation id="2759" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2879" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
zero_Load_Ky:118 %cmp193_20_not = icmp_slt  i32 %Out_Tm_Min, i32 21

]]></Node>
<StgValue><ssdm name="cmp193_20_not"/></StgValue>
</operation>

<operation id="2760" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2880" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
zero_Load_Ky:119 %brmerge217 = or i1 %cmp193_20_not, i1 %cmp196_not

]]></Node>
<StgValue><ssdm name="brmerge217"/></StgValue>
</operation>

<operation id="2761" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2881" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
zero_Load_Ky:120 %brmerge219 = or i1 %cmp193_20_not, i1 %icmp

]]></Node>
<StgValue><ssdm name="brmerge219"/></StgValue>
</operation>

<operation id="2762" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2882" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
zero_Load_Ky:121 %brmerge221 = or i1 %cmp193_20_not, i1 %cmp229_not

]]></Node>
<StgValue><ssdm name="brmerge221"/></StgValue>
</operation>

<operation id="2763" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2883" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
zero_Load_Ky:122 %brmerge223 = or i1 %cmp193_20_not, i1 %icmp7723

]]></Node>
<StgValue><ssdm name="brmerge223"/></StgValue>
</operation>

<operation id="2764" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2884" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
zero_Load_Ky:123 %cmp193_21_not = icmp_slt  i32 %Out_Tm_Min, i32 22

]]></Node>
<StgValue><ssdm name="cmp193_21_not"/></StgValue>
</operation>

<operation id="2765" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2885" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
zero_Load_Ky:124 %brmerge225 = or i1 %cmp193_21_not, i1 %cmp196_not

]]></Node>
<StgValue><ssdm name="brmerge225"/></StgValue>
</operation>

<operation id="2766" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2886" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
zero_Load_Ky:125 %brmerge227 = or i1 %cmp193_21_not, i1 %icmp

]]></Node>
<StgValue><ssdm name="brmerge227"/></StgValue>
</operation>

<operation id="2767" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2887" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
zero_Load_Ky:126 %brmerge229 = or i1 %cmp193_21_not, i1 %cmp229_not

]]></Node>
<StgValue><ssdm name="brmerge229"/></StgValue>
</operation>

<operation id="2768" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2888" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
zero_Load_Ky:127 %brmerge231 = or i1 %cmp193_21_not, i1 %icmp7723

]]></Node>
<StgValue><ssdm name="brmerge231"/></StgValue>
</operation>

<operation id="2769" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2889" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
zero_Load_Ky:128 %cmp193_22_not = icmp_slt  i32 %Out_Tm_Min, i32 23

]]></Node>
<StgValue><ssdm name="cmp193_22_not"/></StgValue>
</operation>

<operation id="2770" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2890" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
zero_Load_Ky:129 %brmerge233 = or i1 %cmp193_22_not, i1 %cmp196_not

]]></Node>
<StgValue><ssdm name="brmerge233"/></StgValue>
</operation>

<operation id="2771" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2891" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
zero_Load_Ky:130 %brmerge235 = or i1 %cmp193_22_not, i1 %icmp

]]></Node>
<StgValue><ssdm name="brmerge235"/></StgValue>
</operation>

<operation id="2772" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2892" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
zero_Load_Ky:131 %brmerge237 = or i1 %cmp193_22_not, i1 %cmp229_not

]]></Node>
<StgValue><ssdm name="brmerge237"/></StgValue>
</operation>

<operation id="2773" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2893" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
zero_Load_Ky:132 %brmerge239 = or i1 %cmp193_22_not, i1 %icmp7723

]]></Node>
<StgValue><ssdm name="brmerge239"/></StgValue>
</operation>

<operation id="2774" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2894" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
zero_Load_Ky:133 %cmp193_23_not = icmp_slt  i32 %Out_Tm_Min, i32 24

]]></Node>
<StgValue><ssdm name="cmp193_23_not"/></StgValue>
</operation>

<operation id="2775" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2895" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
zero_Load_Ky:134 %brmerge241 = or i1 %cmp193_23_not, i1 %cmp196_not

]]></Node>
<StgValue><ssdm name="brmerge241"/></StgValue>
</operation>

<operation id="2776" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2896" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
zero_Load_Ky:135 %brmerge243 = or i1 %cmp193_23_not, i1 %icmp

]]></Node>
<StgValue><ssdm name="brmerge243"/></StgValue>
</operation>

<operation id="2777" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2897" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
zero_Load_Ky:136 %brmerge245 = or i1 %cmp193_23_not, i1 %cmp229_not

]]></Node>
<StgValue><ssdm name="brmerge245"/></StgValue>
</operation>

<operation id="2778" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2898" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
zero_Load_Ky:137 %brmerge247 = or i1 %cmp193_23_not, i1 %icmp7723

]]></Node>
<StgValue><ssdm name="brmerge247"/></StgValue>
</operation>

<operation id="2779" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2899" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
zero_Load_Ky:138 %cmp193_24_not = icmp_slt  i32 %Out_Tm_Min, i32 25

]]></Node>
<StgValue><ssdm name="cmp193_24_not"/></StgValue>
</operation>

<operation id="2780" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2900" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
zero_Load_Ky:139 %brmerge249 = or i1 %cmp193_24_not, i1 %cmp196_not

]]></Node>
<StgValue><ssdm name="brmerge249"/></StgValue>
</operation>

<operation id="2781" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2901" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
zero_Load_Ky:140 %brmerge251 = or i1 %cmp193_24_not, i1 %icmp

]]></Node>
<StgValue><ssdm name="brmerge251"/></StgValue>
</operation>

<operation id="2782" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2902" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
zero_Load_Ky:141 %brmerge253 = or i1 %cmp193_24_not, i1 %cmp229_not

]]></Node>
<StgValue><ssdm name="brmerge253"/></StgValue>
</operation>

<operation id="2783" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2903" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
zero_Load_Ky:142 %brmerge255 = or i1 %cmp193_24_not, i1 %icmp7723

]]></Node>
<StgValue><ssdm name="brmerge255"/></StgValue>
</operation>

<operation id="2784" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2904" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
zero_Load_Ky:143 %cmp193_25_not = icmp_slt  i32 %Out_Tm_Min, i32 26

]]></Node>
<StgValue><ssdm name="cmp193_25_not"/></StgValue>
</operation>

<operation id="2785" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2905" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
zero_Load_Ky:144 %brmerge257 = or i1 %cmp193_25_not, i1 %cmp196_not

]]></Node>
<StgValue><ssdm name="brmerge257"/></StgValue>
</operation>

<operation id="2786" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2906" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
zero_Load_Ky:145 %brmerge259 = or i1 %cmp193_25_not, i1 %icmp

]]></Node>
<StgValue><ssdm name="brmerge259"/></StgValue>
</operation>

<operation id="2787" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2907" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
zero_Load_Ky:146 %brmerge261 = or i1 %cmp193_25_not, i1 %cmp229_not

]]></Node>
<StgValue><ssdm name="brmerge261"/></StgValue>
</operation>

<operation id="2788" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2908" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
zero_Load_Ky:147 %brmerge263 = or i1 %cmp193_25_not, i1 %icmp7723

]]></Node>
<StgValue><ssdm name="brmerge263"/></StgValue>
</operation>

<operation id="2789" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2909" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
zero_Load_Ky:148 %cmp193_26_not = icmp_slt  i32 %Out_Tm_Min, i32 27

]]></Node>
<StgValue><ssdm name="cmp193_26_not"/></StgValue>
</operation>

<operation id="2790" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2910" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
zero_Load_Ky:149 %brmerge265 = or i1 %cmp193_26_not, i1 %cmp196_not

]]></Node>
<StgValue><ssdm name="brmerge265"/></StgValue>
</operation>

<operation id="2791" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2911" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
zero_Load_Ky:150 %brmerge267 = or i1 %cmp193_26_not, i1 %icmp

]]></Node>
<StgValue><ssdm name="brmerge267"/></StgValue>
</operation>

<operation id="2792" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2912" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
zero_Load_Ky:151 %brmerge269 = or i1 %cmp193_26_not, i1 %cmp229_not

]]></Node>
<StgValue><ssdm name="brmerge269"/></StgValue>
</operation>

<operation id="2793" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2913" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
zero_Load_Ky:152 %brmerge271 = or i1 %cmp193_26_not, i1 %icmp7723

]]></Node>
<StgValue><ssdm name="brmerge271"/></StgValue>
</operation>

<operation id="2794" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2914" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
zero_Load_Ky:153 %cmp193_27_not = icmp_slt  i32 %Out_Tm_Min, i32 28

]]></Node>
<StgValue><ssdm name="cmp193_27_not"/></StgValue>
</operation>

<operation id="2795" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2915" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
zero_Load_Ky:154 %brmerge273 = or i1 %cmp193_27_not, i1 %cmp196_not

]]></Node>
<StgValue><ssdm name="brmerge273"/></StgValue>
</operation>

<operation id="2796" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2916" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
zero_Load_Ky:155 %brmerge275 = or i1 %cmp193_27_not, i1 %icmp

]]></Node>
<StgValue><ssdm name="brmerge275"/></StgValue>
</operation>

<operation id="2797" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2917" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
zero_Load_Ky:156 %brmerge277 = or i1 %cmp193_27_not, i1 %cmp229_not

]]></Node>
<StgValue><ssdm name="brmerge277"/></StgValue>
</operation>

<operation id="2798" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2918" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
zero_Load_Ky:157 %brmerge279 = or i1 %cmp193_27_not, i1 %icmp7723

]]></Node>
<StgValue><ssdm name="brmerge279"/></StgValue>
</operation>

<operation id="2799" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2919" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
zero_Load_Ky:158 %cmp193_28_not = icmp_slt  i32 %Out_Tm_Min, i32 29

]]></Node>
<StgValue><ssdm name="cmp193_28_not"/></StgValue>
</operation>

<operation id="2800" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2920" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
zero_Load_Ky:159 %brmerge281 = or i1 %cmp193_28_not, i1 %cmp196_not

]]></Node>
<StgValue><ssdm name="brmerge281"/></StgValue>
</operation>

<operation id="2801" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2921" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
zero_Load_Ky:160 %brmerge283 = or i1 %cmp193_28_not, i1 %icmp

]]></Node>
<StgValue><ssdm name="brmerge283"/></StgValue>
</operation>

<operation id="2802" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2922" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
zero_Load_Ky:161 %brmerge285 = or i1 %cmp193_28_not, i1 %cmp229_not

]]></Node>
<StgValue><ssdm name="brmerge285"/></StgValue>
</operation>

<operation id="2803" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2923" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
zero_Load_Ky:162 %brmerge287 = or i1 %cmp193_28_not, i1 %icmp7723

]]></Node>
<StgValue><ssdm name="brmerge287"/></StgValue>
</operation>

<operation id="2804" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2924" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
zero_Load_Ky:163 %cmp193_29_not = icmp_slt  i32 %Out_Tm_Min, i32 30

]]></Node>
<StgValue><ssdm name="cmp193_29_not"/></StgValue>
</operation>

<operation id="2805" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2925" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
zero_Load_Ky:164 %brmerge289 = or i1 %cmp193_29_not, i1 %cmp196_not

]]></Node>
<StgValue><ssdm name="brmerge289"/></StgValue>
</operation>

<operation id="2806" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2926" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
zero_Load_Ky:165 %brmerge291 = or i1 %cmp193_29_not, i1 %icmp

]]></Node>
<StgValue><ssdm name="brmerge291"/></StgValue>
</operation>

<operation id="2807" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2927" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
zero_Load_Ky:166 %brmerge293 = or i1 %cmp193_29_not, i1 %cmp229_not

]]></Node>
<StgValue><ssdm name="brmerge293"/></StgValue>
</operation>

<operation id="2808" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2928" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
zero_Load_Ky:167 %brmerge295 = or i1 %cmp193_29_not, i1 %icmp7723

]]></Node>
<StgValue><ssdm name="brmerge295"/></StgValue>
</operation>

<operation id="2809" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2929" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
zero_Load_Ky:168 %cmp193_30_not = icmp_slt  i32 %Out_Tm_Min, i32 31

]]></Node>
<StgValue><ssdm name="cmp193_30_not"/></StgValue>
</operation>

<operation id="2810" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2930" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
zero_Load_Ky:169 %brmerge297 = or i1 %cmp193_30_not, i1 %cmp196_not

]]></Node>
<StgValue><ssdm name="brmerge297"/></StgValue>
</operation>

<operation id="2811" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2931" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
zero_Load_Ky:170 %brmerge299 = or i1 %cmp193_30_not, i1 %icmp

]]></Node>
<StgValue><ssdm name="brmerge299"/></StgValue>
</operation>

<operation id="2812" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2932" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
zero_Load_Ky:171 %brmerge301 = or i1 %cmp193_30_not, i1 %cmp229_not

]]></Node>
<StgValue><ssdm name="brmerge301"/></StgValue>
</operation>

<operation id="2813" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2933" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
zero_Load_Ky:172 %brmerge303 = or i1 %cmp193_30_not, i1 %icmp7723

]]></Node>
<StgValue><ssdm name="brmerge303"/></StgValue>
</operation>

<operation id="2814" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2934" bw="27" op_0_bw="27" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
zero_Load_Ky:173 %tmp_14 = partselect i27 @_ssdm_op_PartSelect.i27.i32.i32.i32, i32 %Out_Tm_Min, i32 5, i32 31

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="2815" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2935" bw="1" op_0_bw="27" op_1_bw="27">
<![CDATA[
zero_Load_Ky:174 %icmp7738 = icmp_slt  i27 %tmp_14, i27 1

]]></Node>
<StgValue><ssdm name="icmp7738"/></StgValue>
</operation>

<operation id="2816" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2936" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
zero_Load_Ky:175 %brmerge305 = or i1 %icmp7738, i1 %cmp196_not

]]></Node>
<StgValue><ssdm name="brmerge305"/></StgValue>
</operation>

<operation id="2817" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2937" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
zero_Load_Ky:176 %brmerge307 = or i1 %icmp7738, i1 %icmp

]]></Node>
<StgValue><ssdm name="brmerge307"/></StgValue>
</operation>

<operation id="2818" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2938" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
zero_Load_Ky:177 %brmerge309 = or i1 %icmp7738, i1 %cmp229_not

]]></Node>
<StgValue><ssdm name="brmerge309"/></StgValue>
</operation>

<operation id="2819" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2939" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
zero_Load_Ky:178 %brmerge311 = or i1 %icmp7738, i1 %icmp7723

]]></Node>
<StgValue><ssdm name="brmerge311"/></StgValue>
</operation>

<operation id="2820" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2940" bw="0" op_0_bw="0">
<![CDATA[
zero_Load_Ky:179 %br_ln0 = br void %for.inc269

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="2821" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2942" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.inc269:0 %icmp_ln1557692 = phi i1 0, void %zero_Load_Ky, i1 %icmp_ln155, void %for.inc263.31

]]></Node>
<StgValue><ssdm name="icmp_ln1557692"/></StgValue>
</operation>

<operation id="2822" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2943" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
for.inc269:1 %Kx_cnt7691 = phi i2 0, void %zero_Load_Ky, i2 %Kx_cnt, void %for.inc263.31

]]></Node>
<StgValue><ssdm name="Kx_cnt7691"/></StgValue>
</operation>

<operation id="2823" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2944" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
for.inc269:2 %Ky_cnt7690 = phi i2 0, void %zero_Load_Ky, i2 %Ky_cnt, void %for.inc263.31

]]></Node>
<StgValue><ssdm name="Ky_cnt7690"/></StgValue>
</operation>

<operation id="2824" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2945" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
for.inc269:3 %indvar_flatten7689 = phi i4 0, void %zero_Load_Ky, i4 %add_ln153_1, void %for.inc263.31

]]></Node>
<StgValue><ssdm name="indvar_flatten7689"/></StgValue>
</operation>

<operation id="2825" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2946" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc269:4 %add_ln153 = add i2 %Ky_cnt7690, i2 1

]]></Node>
<StgValue><ssdm name="add_ln153"/></StgValue>
</operation>

<operation id="2826" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2947" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc269:5 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @zero_Load_Ky_zero_Load_Kx_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="2827" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2948" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc269:6 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="2828" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2949" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
for.inc269:7 %select_ln153 = select i1 %icmp_ln1557692, i2 0, i2 %Kx_cnt7691

]]></Node>
<StgValue><ssdm name="select_ln153"/></StgValue>
</operation>

<operation id="2829" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2950" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
for.inc269:8 %Ky_cnt = select i1 %icmp_ln1557692, i2 %add_ln153, i2 %Ky_cnt7690

]]></Node>
<StgValue><ssdm name="Ky_cnt"/></StgValue>
</operation>

<operation id="2830" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2951" bw="4" op_0_bw="2">
<![CDATA[
for.inc269:9 %zext_ln162 = zext i2 %Ky_cnt

]]></Node>
<StgValue><ssdm name="zext_ln162"/></StgValue>
</operation>

<operation id="2831" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2952" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
for.inc269:10 %tmp_34 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %Ky_cnt, i2 0

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="2832" st_id="27" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2953" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc269:11 %sub_ln162 = sub i4 %tmp_34, i4 %zext_ln162

]]></Node>
<StgValue><ssdm name="sub_ln162"/></StgValue>
</operation>

<operation id="2833" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2954" bw="4" op_0_bw="2">
<![CDATA[
for.inc269:12 %zext_ln162_1 = zext i2 %select_ln153

]]></Node>
<StgValue><ssdm name="zext_ln162_1"/></StgValue>
</operation>

<operation id="2834" st_id="27" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2955" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc269:13 %add_ln162 = add i4 %sub_ln162, i4 %zext_ln162_1

]]></Node>
<StgValue><ssdm name="add_ln162"/></StgValue>
</operation>

<operation id="2835" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2956" bw="64" op_0_bw="4">
<![CDATA[
for.inc269:14 %zext_ln162_2 = zext i4 %add_ln162

]]></Node>
<StgValue><ssdm name="zext_ln162_2"/></StgValue>
</operation>

<operation id="2836" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2957" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc269:15 %weight_buffer_0_0_addr_9 = getelementptr i16 %weight_buffer_0_0, i64 0, i64 %zext_ln162_2

]]></Node>
<StgValue><ssdm name="weight_buffer_0_0_addr_9"/></StgValue>
</operation>

<operation id="2837" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2958" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc269:16 %weight_buffer_0_1_addr_9 = getelementptr i16 %weight_buffer_0_1, i64 0, i64 %zext_ln162_2

]]></Node>
<StgValue><ssdm name="weight_buffer_0_1_addr_9"/></StgValue>
</operation>

<operation id="2838" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2959" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc269:17 %weight_buffer_0_2_addr_9 = getelementptr i16 %weight_buffer_0_2, i64 0, i64 %zext_ln162_2

]]></Node>
<StgValue><ssdm name="weight_buffer_0_2_addr_9"/></StgValue>
</operation>

<operation id="2839" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2960" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc269:18 %weight_buffer_0_3_addr_9 = getelementptr i16 %weight_buffer_0_3, i64 0, i64 %zext_ln162_2

]]></Node>
<StgValue><ssdm name="weight_buffer_0_3_addr_9"/></StgValue>
</operation>

<operation id="2840" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2961" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc269:19 %weight_buffer_1_0_addr_9 = getelementptr i16 %weight_buffer_1_0, i64 0, i64 %zext_ln162_2

]]></Node>
<StgValue><ssdm name="weight_buffer_1_0_addr_9"/></StgValue>
</operation>

<operation id="2841" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2962" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc269:20 %weight_buffer_1_1_addr_9 = getelementptr i16 %weight_buffer_1_1, i64 0, i64 %zext_ln162_2

]]></Node>
<StgValue><ssdm name="weight_buffer_1_1_addr_9"/></StgValue>
</operation>

<operation id="2842" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2963" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc269:21 %weight_buffer_1_2_addr_9 = getelementptr i16 %weight_buffer_1_2, i64 0, i64 %zext_ln162_2

]]></Node>
<StgValue><ssdm name="weight_buffer_1_2_addr_9"/></StgValue>
</operation>

<operation id="2843" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2964" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc269:22 %weight_buffer_1_3_addr_9 = getelementptr i16 %weight_buffer_1_3, i64 0, i64 %zext_ln162_2

]]></Node>
<StgValue><ssdm name="weight_buffer_1_3_addr_9"/></StgValue>
</operation>

<operation id="2844" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2965" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc269:23 %weight_buffer_2_0_addr_9 = getelementptr i16 %weight_buffer_2_0, i64 0, i64 %zext_ln162_2

]]></Node>
<StgValue><ssdm name="weight_buffer_2_0_addr_9"/></StgValue>
</operation>

<operation id="2845" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2966" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc269:24 %weight_buffer_2_1_addr_9 = getelementptr i16 %weight_buffer_2_1, i64 0, i64 %zext_ln162_2

]]></Node>
<StgValue><ssdm name="weight_buffer_2_1_addr_9"/></StgValue>
</operation>

<operation id="2846" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2967" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc269:25 %weight_buffer_2_2_addr_9 = getelementptr i16 %weight_buffer_2_2, i64 0, i64 %zext_ln162_2

]]></Node>
<StgValue><ssdm name="weight_buffer_2_2_addr_9"/></StgValue>
</operation>

<operation id="2847" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2968" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc269:26 %weight_buffer_2_3_addr_9 = getelementptr i16 %weight_buffer_2_3, i64 0, i64 %zext_ln162_2

]]></Node>
<StgValue><ssdm name="weight_buffer_2_3_addr_9"/></StgValue>
</operation>

<operation id="2848" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2969" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc269:27 %weight_buffer_3_0_addr_9 = getelementptr i16 %weight_buffer_3_0, i64 0, i64 %zext_ln162_2

]]></Node>
<StgValue><ssdm name="weight_buffer_3_0_addr_9"/></StgValue>
</operation>

<operation id="2849" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2970" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc269:28 %weight_buffer_3_1_addr_9 = getelementptr i16 %weight_buffer_3_1, i64 0, i64 %zext_ln162_2

]]></Node>
<StgValue><ssdm name="weight_buffer_3_1_addr_9"/></StgValue>
</operation>

<operation id="2850" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2971" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc269:29 %weight_buffer_3_2_addr_9 = getelementptr i16 %weight_buffer_3_2, i64 0, i64 %zext_ln162_2

]]></Node>
<StgValue><ssdm name="weight_buffer_3_2_addr_9"/></StgValue>
</operation>

<operation id="2851" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2972" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc269:30 %weight_buffer_3_3_addr_9 = getelementptr i16 %weight_buffer_3_3, i64 0, i64 %zext_ln162_2

]]></Node>
<StgValue><ssdm name="weight_buffer_3_3_addr_9"/></StgValue>
</operation>

<operation id="2852" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2973" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc269:31 %weight_buffer_4_0_addr_9 = getelementptr i16 %weight_buffer_4_0, i64 0, i64 %zext_ln162_2

]]></Node>
<StgValue><ssdm name="weight_buffer_4_0_addr_9"/></StgValue>
</operation>

<operation id="2853" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2974" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc269:32 %weight_buffer_4_1_addr_9 = getelementptr i16 %weight_buffer_4_1, i64 0, i64 %zext_ln162_2

]]></Node>
<StgValue><ssdm name="weight_buffer_4_1_addr_9"/></StgValue>
</operation>

<operation id="2854" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2975" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc269:33 %weight_buffer_4_2_addr_9 = getelementptr i16 %weight_buffer_4_2, i64 0, i64 %zext_ln162_2

]]></Node>
<StgValue><ssdm name="weight_buffer_4_2_addr_9"/></StgValue>
</operation>

<operation id="2855" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2976" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc269:34 %weight_buffer_4_3_addr_9 = getelementptr i16 %weight_buffer_4_3, i64 0, i64 %zext_ln162_2

]]></Node>
<StgValue><ssdm name="weight_buffer_4_3_addr_9"/></StgValue>
</operation>

<operation id="2856" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2977" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc269:35 %weight_buffer_5_0_addr_9 = getelementptr i16 %weight_buffer_5_0, i64 0, i64 %zext_ln162_2

]]></Node>
<StgValue><ssdm name="weight_buffer_5_0_addr_9"/></StgValue>
</operation>

<operation id="2857" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2978" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc269:36 %weight_buffer_5_1_addr_9 = getelementptr i16 %weight_buffer_5_1, i64 0, i64 %zext_ln162_2

]]></Node>
<StgValue><ssdm name="weight_buffer_5_1_addr_9"/></StgValue>
</operation>

<operation id="2858" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2979" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc269:37 %weight_buffer_5_2_addr_9 = getelementptr i16 %weight_buffer_5_2, i64 0, i64 %zext_ln162_2

]]></Node>
<StgValue><ssdm name="weight_buffer_5_2_addr_9"/></StgValue>
</operation>

<operation id="2859" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2980" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc269:38 %weight_buffer_5_3_addr_9 = getelementptr i16 %weight_buffer_5_3, i64 0, i64 %zext_ln162_2

]]></Node>
<StgValue><ssdm name="weight_buffer_5_3_addr_9"/></StgValue>
</operation>

<operation id="2860" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2981" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc269:39 %weight_buffer_6_0_addr_9 = getelementptr i16 %weight_buffer_6_0, i64 0, i64 %zext_ln162_2

]]></Node>
<StgValue><ssdm name="weight_buffer_6_0_addr_9"/></StgValue>
</operation>

<operation id="2861" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2982" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc269:40 %weight_buffer_6_1_addr_9 = getelementptr i16 %weight_buffer_6_1, i64 0, i64 %zext_ln162_2

]]></Node>
<StgValue><ssdm name="weight_buffer_6_1_addr_9"/></StgValue>
</operation>

<operation id="2862" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2983" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc269:41 %weight_buffer_6_2_addr_9 = getelementptr i16 %weight_buffer_6_2, i64 0, i64 %zext_ln162_2

]]></Node>
<StgValue><ssdm name="weight_buffer_6_2_addr_9"/></StgValue>
</operation>

<operation id="2863" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2984" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc269:42 %weight_buffer_6_3_addr_9 = getelementptr i16 %weight_buffer_6_3, i64 0, i64 %zext_ln162_2

]]></Node>
<StgValue><ssdm name="weight_buffer_6_3_addr_9"/></StgValue>
</operation>

<operation id="2864" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2985" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc269:43 %weight_buffer_7_0_addr_9 = getelementptr i16 %weight_buffer_7_0, i64 0, i64 %zext_ln162_2

]]></Node>
<StgValue><ssdm name="weight_buffer_7_0_addr_9"/></StgValue>
</operation>

<operation id="2865" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2986" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc269:44 %weight_buffer_7_1_addr_9 = getelementptr i16 %weight_buffer_7_1, i64 0, i64 %zext_ln162_2

]]></Node>
<StgValue><ssdm name="weight_buffer_7_1_addr_9"/></StgValue>
</operation>

<operation id="2866" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2987" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc269:45 %weight_buffer_7_2_addr_9 = getelementptr i16 %weight_buffer_7_2, i64 0, i64 %zext_ln162_2

]]></Node>
<StgValue><ssdm name="weight_buffer_7_2_addr_9"/></StgValue>
</operation>

<operation id="2867" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2988" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc269:46 %weight_buffer_7_3_addr_9 = getelementptr i16 %weight_buffer_7_3, i64 0, i64 %zext_ln162_2

]]></Node>
<StgValue><ssdm name="weight_buffer_7_3_addr_9"/></StgValue>
</operation>

<operation id="2868" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2989" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc269:47 %weight_buffer_8_0_addr_9 = getelementptr i16 %weight_buffer_8_0, i64 0, i64 %zext_ln162_2

]]></Node>
<StgValue><ssdm name="weight_buffer_8_0_addr_9"/></StgValue>
</operation>

<operation id="2869" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2990" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc269:48 %weight_buffer_8_1_addr_9 = getelementptr i16 %weight_buffer_8_1, i64 0, i64 %zext_ln162_2

]]></Node>
<StgValue><ssdm name="weight_buffer_8_1_addr_9"/></StgValue>
</operation>

<operation id="2870" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2991" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc269:49 %weight_buffer_8_2_addr_9 = getelementptr i16 %weight_buffer_8_2, i64 0, i64 %zext_ln162_2

]]></Node>
<StgValue><ssdm name="weight_buffer_8_2_addr_9"/></StgValue>
</operation>

<operation id="2871" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2992" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc269:50 %weight_buffer_8_3_addr_9 = getelementptr i16 %weight_buffer_8_3, i64 0, i64 %zext_ln162_2

]]></Node>
<StgValue><ssdm name="weight_buffer_8_3_addr_9"/></StgValue>
</operation>

<operation id="2872" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2993" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc269:51 %weight_buffer_9_0_addr_9 = getelementptr i16 %weight_buffer_9_0, i64 0, i64 %zext_ln162_2

]]></Node>
<StgValue><ssdm name="weight_buffer_9_0_addr_9"/></StgValue>
</operation>

<operation id="2873" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2994" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc269:52 %weight_buffer_9_1_addr_9 = getelementptr i16 %weight_buffer_9_1, i64 0, i64 %zext_ln162_2

]]></Node>
<StgValue><ssdm name="weight_buffer_9_1_addr_9"/></StgValue>
</operation>

<operation id="2874" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2995" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc269:53 %weight_buffer_9_2_addr_9 = getelementptr i16 %weight_buffer_9_2, i64 0, i64 %zext_ln162_2

]]></Node>
<StgValue><ssdm name="weight_buffer_9_2_addr_9"/></StgValue>
</operation>

<operation id="2875" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2996" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc269:54 %weight_buffer_9_3_addr_9 = getelementptr i16 %weight_buffer_9_3, i64 0, i64 %zext_ln162_2

]]></Node>
<StgValue><ssdm name="weight_buffer_9_3_addr_9"/></StgValue>
</operation>

<operation id="2876" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2997" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc269:55 %weight_buffer_10_0_addr_9 = getelementptr i16 %weight_buffer_10_0, i64 0, i64 %zext_ln162_2

]]></Node>
<StgValue><ssdm name="weight_buffer_10_0_addr_9"/></StgValue>
</operation>

<operation id="2877" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2998" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc269:56 %weight_buffer_10_1_addr_9 = getelementptr i16 %weight_buffer_10_1, i64 0, i64 %zext_ln162_2

]]></Node>
<StgValue><ssdm name="weight_buffer_10_1_addr_9"/></StgValue>
</operation>

<operation id="2878" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2999" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc269:57 %weight_buffer_10_2_addr_9 = getelementptr i16 %weight_buffer_10_2, i64 0, i64 %zext_ln162_2

]]></Node>
<StgValue><ssdm name="weight_buffer_10_2_addr_9"/></StgValue>
</operation>

<operation id="2879" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3000" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc269:58 %weight_buffer_10_3_addr_9 = getelementptr i16 %weight_buffer_10_3, i64 0, i64 %zext_ln162_2

]]></Node>
<StgValue><ssdm name="weight_buffer_10_3_addr_9"/></StgValue>
</operation>

<operation id="2880" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3001" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc269:59 %weight_buffer_11_0_addr_9 = getelementptr i16 %weight_buffer_11_0, i64 0, i64 %zext_ln162_2

]]></Node>
<StgValue><ssdm name="weight_buffer_11_0_addr_9"/></StgValue>
</operation>

<operation id="2881" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3002" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc269:60 %weight_buffer_11_1_addr_9 = getelementptr i16 %weight_buffer_11_1, i64 0, i64 %zext_ln162_2

]]></Node>
<StgValue><ssdm name="weight_buffer_11_1_addr_9"/></StgValue>
</operation>

<operation id="2882" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3003" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc269:61 %weight_buffer_11_2_addr_9 = getelementptr i16 %weight_buffer_11_2, i64 0, i64 %zext_ln162_2

]]></Node>
<StgValue><ssdm name="weight_buffer_11_2_addr_9"/></StgValue>
</operation>

<operation id="2883" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3004" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc269:62 %weight_buffer_11_3_addr_9 = getelementptr i16 %weight_buffer_11_3, i64 0, i64 %zext_ln162_2

]]></Node>
<StgValue><ssdm name="weight_buffer_11_3_addr_9"/></StgValue>
</operation>

<operation id="2884" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3005" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc269:63 %weight_buffer_12_0_addr_9 = getelementptr i16 %weight_buffer_12_0, i64 0, i64 %zext_ln162_2

]]></Node>
<StgValue><ssdm name="weight_buffer_12_0_addr_9"/></StgValue>
</operation>

<operation id="2885" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3006" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc269:64 %weight_buffer_12_1_addr_9 = getelementptr i16 %weight_buffer_12_1, i64 0, i64 %zext_ln162_2

]]></Node>
<StgValue><ssdm name="weight_buffer_12_1_addr_9"/></StgValue>
</operation>

<operation id="2886" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3007" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc269:65 %weight_buffer_12_2_addr_9 = getelementptr i16 %weight_buffer_12_2, i64 0, i64 %zext_ln162_2

]]></Node>
<StgValue><ssdm name="weight_buffer_12_2_addr_9"/></StgValue>
</operation>

<operation id="2887" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3008" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc269:66 %weight_buffer_12_3_addr_9 = getelementptr i16 %weight_buffer_12_3, i64 0, i64 %zext_ln162_2

]]></Node>
<StgValue><ssdm name="weight_buffer_12_3_addr_9"/></StgValue>
</operation>

<operation id="2888" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3009" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc269:67 %weight_buffer_13_0_addr_9 = getelementptr i16 %weight_buffer_13_0, i64 0, i64 %zext_ln162_2

]]></Node>
<StgValue><ssdm name="weight_buffer_13_0_addr_9"/></StgValue>
</operation>

<operation id="2889" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3010" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc269:68 %weight_buffer_13_1_addr_9 = getelementptr i16 %weight_buffer_13_1, i64 0, i64 %zext_ln162_2

]]></Node>
<StgValue><ssdm name="weight_buffer_13_1_addr_9"/></StgValue>
</operation>

<operation id="2890" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3011" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc269:69 %weight_buffer_13_2_addr_9 = getelementptr i16 %weight_buffer_13_2, i64 0, i64 %zext_ln162_2

]]></Node>
<StgValue><ssdm name="weight_buffer_13_2_addr_9"/></StgValue>
</operation>

<operation id="2891" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3012" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc269:70 %weight_buffer_13_3_addr_9 = getelementptr i16 %weight_buffer_13_3, i64 0, i64 %zext_ln162_2

]]></Node>
<StgValue><ssdm name="weight_buffer_13_3_addr_9"/></StgValue>
</operation>

<operation id="2892" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3013" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc269:71 %weight_buffer_14_0_addr_9 = getelementptr i16 %weight_buffer_14_0, i64 0, i64 %zext_ln162_2

]]></Node>
<StgValue><ssdm name="weight_buffer_14_0_addr_9"/></StgValue>
</operation>

<operation id="2893" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3014" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc269:72 %weight_buffer_14_1_addr_9 = getelementptr i16 %weight_buffer_14_1, i64 0, i64 %zext_ln162_2

]]></Node>
<StgValue><ssdm name="weight_buffer_14_1_addr_9"/></StgValue>
</operation>

<operation id="2894" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3015" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc269:73 %weight_buffer_14_2_addr_9 = getelementptr i16 %weight_buffer_14_2, i64 0, i64 %zext_ln162_2

]]></Node>
<StgValue><ssdm name="weight_buffer_14_2_addr_9"/></StgValue>
</operation>

<operation id="2895" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3016" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc269:74 %weight_buffer_14_3_addr_9 = getelementptr i16 %weight_buffer_14_3, i64 0, i64 %zext_ln162_2

]]></Node>
<StgValue><ssdm name="weight_buffer_14_3_addr_9"/></StgValue>
</operation>

<operation id="2896" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3017" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc269:75 %weight_buffer_15_0_addr_9 = getelementptr i16 %weight_buffer_15_0, i64 0, i64 %zext_ln162_2

]]></Node>
<StgValue><ssdm name="weight_buffer_15_0_addr_9"/></StgValue>
</operation>

<operation id="2897" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3018" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc269:76 %weight_buffer_15_1_addr_9 = getelementptr i16 %weight_buffer_15_1, i64 0, i64 %zext_ln162_2

]]></Node>
<StgValue><ssdm name="weight_buffer_15_1_addr_9"/></StgValue>
</operation>

<operation id="2898" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3019" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc269:77 %weight_buffer_15_2_addr_9 = getelementptr i16 %weight_buffer_15_2, i64 0, i64 %zext_ln162_2

]]></Node>
<StgValue><ssdm name="weight_buffer_15_2_addr_9"/></StgValue>
</operation>

<operation id="2899" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3020" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc269:78 %weight_buffer_15_3_addr_9 = getelementptr i16 %weight_buffer_15_3, i64 0, i64 %zext_ln162_2

]]></Node>
<StgValue><ssdm name="weight_buffer_15_3_addr_9"/></StgValue>
</operation>

<operation id="2900" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3021" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc269:79 %weight_buffer_16_0_addr_9 = getelementptr i16 %weight_buffer_16_0, i64 0, i64 %zext_ln162_2

]]></Node>
<StgValue><ssdm name="weight_buffer_16_0_addr_9"/></StgValue>
</operation>

<operation id="2901" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3022" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc269:80 %weight_buffer_16_1_addr_9 = getelementptr i16 %weight_buffer_16_1, i64 0, i64 %zext_ln162_2

]]></Node>
<StgValue><ssdm name="weight_buffer_16_1_addr_9"/></StgValue>
</operation>

<operation id="2902" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3023" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc269:81 %weight_buffer_16_2_addr_9 = getelementptr i16 %weight_buffer_16_2, i64 0, i64 %zext_ln162_2

]]></Node>
<StgValue><ssdm name="weight_buffer_16_2_addr_9"/></StgValue>
</operation>

<operation id="2903" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3024" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc269:82 %weight_buffer_16_3_addr_9 = getelementptr i16 %weight_buffer_16_3, i64 0, i64 %zext_ln162_2

]]></Node>
<StgValue><ssdm name="weight_buffer_16_3_addr_9"/></StgValue>
</operation>

<operation id="2904" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3025" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc269:83 %weight_buffer_17_0_addr_9 = getelementptr i16 %weight_buffer_17_0, i64 0, i64 %zext_ln162_2

]]></Node>
<StgValue><ssdm name="weight_buffer_17_0_addr_9"/></StgValue>
</operation>

<operation id="2905" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3026" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc269:84 %weight_buffer_17_1_addr_9 = getelementptr i16 %weight_buffer_17_1, i64 0, i64 %zext_ln162_2

]]></Node>
<StgValue><ssdm name="weight_buffer_17_1_addr_9"/></StgValue>
</operation>

<operation id="2906" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3027" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc269:85 %weight_buffer_17_2_addr_9 = getelementptr i16 %weight_buffer_17_2, i64 0, i64 %zext_ln162_2

]]></Node>
<StgValue><ssdm name="weight_buffer_17_2_addr_9"/></StgValue>
</operation>

<operation id="2907" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3028" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc269:86 %weight_buffer_17_3_addr_9 = getelementptr i16 %weight_buffer_17_3, i64 0, i64 %zext_ln162_2

]]></Node>
<StgValue><ssdm name="weight_buffer_17_3_addr_9"/></StgValue>
</operation>

<operation id="2908" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3029" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc269:87 %weight_buffer_18_0_addr_9 = getelementptr i16 %weight_buffer_18_0, i64 0, i64 %zext_ln162_2

]]></Node>
<StgValue><ssdm name="weight_buffer_18_0_addr_9"/></StgValue>
</operation>

<operation id="2909" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3030" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc269:88 %weight_buffer_18_1_addr_9 = getelementptr i16 %weight_buffer_18_1, i64 0, i64 %zext_ln162_2

]]></Node>
<StgValue><ssdm name="weight_buffer_18_1_addr_9"/></StgValue>
</operation>

<operation id="2910" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3031" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc269:89 %weight_buffer_18_2_addr_9 = getelementptr i16 %weight_buffer_18_2, i64 0, i64 %zext_ln162_2

]]></Node>
<StgValue><ssdm name="weight_buffer_18_2_addr_9"/></StgValue>
</operation>

<operation id="2911" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3032" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc269:90 %weight_buffer_18_3_addr_9 = getelementptr i16 %weight_buffer_18_3, i64 0, i64 %zext_ln162_2

]]></Node>
<StgValue><ssdm name="weight_buffer_18_3_addr_9"/></StgValue>
</operation>

<operation id="2912" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3033" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc269:91 %weight_buffer_19_0_addr_9 = getelementptr i16 %weight_buffer_19_0, i64 0, i64 %zext_ln162_2

]]></Node>
<StgValue><ssdm name="weight_buffer_19_0_addr_9"/></StgValue>
</operation>

<operation id="2913" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3034" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc269:92 %weight_buffer_19_1_addr_9 = getelementptr i16 %weight_buffer_19_1, i64 0, i64 %zext_ln162_2

]]></Node>
<StgValue><ssdm name="weight_buffer_19_1_addr_9"/></StgValue>
</operation>

<operation id="2914" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3035" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc269:93 %weight_buffer_19_2_addr_9 = getelementptr i16 %weight_buffer_19_2, i64 0, i64 %zext_ln162_2

]]></Node>
<StgValue><ssdm name="weight_buffer_19_2_addr_9"/></StgValue>
</operation>

<operation id="2915" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3036" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc269:94 %weight_buffer_19_3_addr_9 = getelementptr i16 %weight_buffer_19_3, i64 0, i64 %zext_ln162_2

]]></Node>
<StgValue><ssdm name="weight_buffer_19_3_addr_9"/></StgValue>
</operation>

<operation id="2916" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3037" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc269:95 %weight_buffer_20_0_addr_9 = getelementptr i16 %weight_buffer_20_0, i64 0, i64 %zext_ln162_2

]]></Node>
<StgValue><ssdm name="weight_buffer_20_0_addr_9"/></StgValue>
</operation>

<operation id="2917" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3038" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc269:96 %weight_buffer_20_1_addr_9 = getelementptr i16 %weight_buffer_20_1, i64 0, i64 %zext_ln162_2

]]></Node>
<StgValue><ssdm name="weight_buffer_20_1_addr_9"/></StgValue>
</operation>

<operation id="2918" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3039" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc269:97 %weight_buffer_20_2_addr_9 = getelementptr i16 %weight_buffer_20_2, i64 0, i64 %zext_ln162_2

]]></Node>
<StgValue><ssdm name="weight_buffer_20_2_addr_9"/></StgValue>
</operation>

<operation id="2919" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3040" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc269:98 %weight_buffer_20_3_addr_9 = getelementptr i16 %weight_buffer_20_3, i64 0, i64 %zext_ln162_2

]]></Node>
<StgValue><ssdm name="weight_buffer_20_3_addr_9"/></StgValue>
</operation>

<operation id="2920" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3041" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc269:99 %weight_buffer_21_0_addr_9 = getelementptr i16 %weight_buffer_21_0, i64 0, i64 %zext_ln162_2

]]></Node>
<StgValue><ssdm name="weight_buffer_21_0_addr_9"/></StgValue>
</operation>

<operation id="2921" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3042" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc269:100 %weight_buffer_21_1_addr_9 = getelementptr i16 %weight_buffer_21_1, i64 0, i64 %zext_ln162_2

]]></Node>
<StgValue><ssdm name="weight_buffer_21_1_addr_9"/></StgValue>
</operation>

<operation id="2922" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3043" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc269:101 %weight_buffer_21_2_addr_9 = getelementptr i16 %weight_buffer_21_2, i64 0, i64 %zext_ln162_2

]]></Node>
<StgValue><ssdm name="weight_buffer_21_2_addr_9"/></StgValue>
</operation>

<operation id="2923" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3044" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc269:102 %weight_buffer_21_3_addr_9 = getelementptr i16 %weight_buffer_21_3, i64 0, i64 %zext_ln162_2

]]></Node>
<StgValue><ssdm name="weight_buffer_21_3_addr_9"/></StgValue>
</operation>

<operation id="2924" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3045" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc269:103 %weight_buffer_22_0_addr_9 = getelementptr i16 %weight_buffer_22_0, i64 0, i64 %zext_ln162_2

]]></Node>
<StgValue><ssdm name="weight_buffer_22_0_addr_9"/></StgValue>
</operation>

<operation id="2925" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3046" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc269:104 %weight_buffer_22_1_addr_9 = getelementptr i16 %weight_buffer_22_1, i64 0, i64 %zext_ln162_2

]]></Node>
<StgValue><ssdm name="weight_buffer_22_1_addr_9"/></StgValue>
</operation>

<operation id="2926" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3047" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc269:105 %weight_buffer_22_2_addr_9 = getelementptr i16 %weight_buffer_22_2, i64 0, i64 %zext_ln162_2

]]></Node>
<StgValue><ssdm name="weight_buffer_22_2_addr_9"/></StgValue>
</operation>

<operation id="2927" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3048" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc269:106 %weight_buffer_22_3_addr_9 = getelementptr i16 %weight_buffer_22_3, i64 0, i64 %zext_ln162_2

]]></Node>
<StgValue><ssdm name="weight_buffer_22_3_addr_9"/></StgValue>
</operation>

<operation id="2928" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3049" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc269:107 %weight_buffer_23_0_addr_9 = getelementptr i16 %weight_buffer_23_0, i64 0, i64 %zext_ln162_2

]]></Node>
<StgValue><ssdm name="weight_buffer_23_0_addr_9"/></StgValue>
</operation>

<operation id="2929" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3050" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc269:108 %weight_buffer_23_1_addr_9 = getelementptr i16 %weight_buffer_23_1, i64 0, i64 %zext_ln162_2

]]></Node>
<StgValue><ssdm name="weight_buffer_23_1_addr_9"/></StgValue>
</operation>

<operation id="2930" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3051" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc269:109 %weight_buffer_23_2_addr_9 = getelementptr i16 %weight_buffer_23_2, i64 0, i64 %zext_ln162_2

]]></Node>
<StgValue><ssdm name="weight_buffer_23_2_addr_9"/></StgValue>
</operation>

<operation id="2931" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3052" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc269:110 %weight_buffer_23_3_addr_9 = getelementptr i16 %weight_buffer_23_3, i64 0, i64 %zext_ln162_2

]]></Node>
<StgValue><ssdm name="weight_buffer_23_3_addr_9"/></StgValue>
</operation>

<operation id="2932" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3053" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc269:111 %weight_buffer_24_0_addr_9 = getelementptr i16 %weight_buffer_24_0, i64 0, i64 %zext_ln162_2

]]></Node>
<StgValue><ssdm name="weight_buffer_24_0_addr_9"/></StgValue>
</operation>

<operation id="2933" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3054" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc269:112 %weight_buffer_24_1_addr_9 = getelementptr i16 %weight_buffer_24_1, i64 0, i64 %zext_ln162_2

]]></Node>
<StgValue><ssdm name="weight_buffer_24_1_addr_9"/></StgValue>
</operation>

<operation id="2934" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3055" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc269:113 %weight_buffer_24_2_addr_9 = getelementptr i16 %weight_buffer_24_2, i64 0, i64 %zext_ln162_2

]]></Node>
<StgValue><ssdm name="weight_buffer_24_2_addr_9"/></StgValue>
</operation>

<operation id="2935" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3056" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc269:114 %weight_buffer_24_3_addr_9 = getelementptr i16 %weight_buffer_24_3, i64 0, i64 %zext_ln162_2

]]></Node>
<StgValue><ssdm name="weight_buffer_24_3_addr_9"/></StgValue>
</operation>

<operation id="2936" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3057" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc269:115 %weight_buffer_25_0_addr_9 = getelementptr i16 %weight_buffer_25_0, i64 0, i64 %zext_ln162_2

]]></Node>
<StgValue><ssdm name="weight_buffer_25_0_addr_9"/></StgValue>
</operation>

<operation id="2937" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3058" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc269:116 %weight_buffer_25_1_addr_9 = getelementptr i16 %weight_buffer_25_1, i64 0, i64 %zext_ln162_2

]]></Node>
<StgValue><ssdm name="weight_buffer_25_1_addr_9"/></StgValue>
</operation>

<operation id="2938" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3059" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc269:117 %weight_buffer_25_2_addr_9 = getelementptr i16 %weight_buffer_25_2, i64 0, i64 %zext_ln162_2

]]></Node>
<StgValue><ssdm name="weight_buffer_25_2_addr_9"/></StgValue>
</operation>

<operation id="2939" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3060" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc269:118 %weight_buffer_25_3_addr_9 = getelementptr i16 %weight_buffer_25_3, i64 0, i64 %zext_ln162_2

]]></Node>
<StgValue><ssdm name="weight_buffer_25_3_addr_9"/></StgValue>
</operation>

<operation id="2940" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3061" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc269:119 %weight_buffer_26_0_addr_9 = getelementptr i16 %weight_buffer_26_0, i64 0, i64 %zext_ln162_2

]]></Node>
<StgValue><ssdm name="weight_buffer_26_0_addr_9"/></StgValue>
</operation>

<operation id="2941" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3062" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc269:120 %weight_buffer_26_1_addr_9 = getelementptr i16 %weight_buffer_26_1, i64 0, i64 %zext_ln162_2

]]></Node>
<StgValue><ssdm name="weight_buffer_26_1_addr_9"/></StgValue>
</operation>

<operation id="2942" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3063" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc269:121 %weight_buffer_26_2_addr_9 = getelementptr i16 %weight_buffer_26_2, i64 0, i64 %zext_ln162_2

]]></Node>
<StgValue><ssdm name="weight_buffer_26_2_addr_9"/></StgValue>
</operation>

<operation id="2943" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3064" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc269:122 %weight_buffer_26_3_addr_9 = getelementptr i16 %weight_buffer_26_3, i64 0, i64 %zext_ln162_2

]]></Node>
<StgValue><ssdm name="weight_buffer_26_3_addr_9"/></StgValue>
</operation>

<operation id="2944" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3065" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc269:123 %weight_buffer_27_0_addr_9 = getelementptr i16 %weight_buffer_27_0, i64 0, i64 %zext_ln162_2

]]></Node>
<StgValue><ssdm name="weight_buffer_27_0_addr_9"/></StgValue>
</operation>

<operation id="2945" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3066" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc269:124 %weight_buffer_27_1_addr_9 = getelementptr i16 %weight_buffer_27_1, i64 0, i64 %zext_ln162_2

]]></Node>
<StgValue><ssdm name="weight_buffer_27_1_addr_9"/></StgValue>
</operation>

<operation id="2946" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3067" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc269:125 %weight_buffer_27_2_addr_9 = getelementptr i16 %weight_buffer_27_2, i64 0, i64 %zext_ln162_2

]]></Node>
<StgValue><ssdm name="weight_buffer_27_2_addr_9"/></StgValue>
</operation>

<operation id="2947" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3068" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc269:126 %weight_buffer_27_3_addr_9 = getelementptr i16 %weight_buffer_27_3, i64 0, i64 %zext_ln162_2

]]></Node>
<StgValue><ssdm name="weight_buffer_27_3_addr_9"/></StgValue>
</operation>

<operation id="2948" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3069" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc269:127 %weight_buffer_28_0_addr_9 = getelementptr i16 %weight_buffer_28_0, i64 0, i64 %zext_ln162_2

]]></Node>
<StgValue><ssdm name="weight_buffer_28_0_addr_9"/></StgValue>
</operation>

<operation id="2949" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3070" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc269:128 %weight_buffer_28_1_addr_9 = getelementptr i16 %weight_buffer_28_1, i64 0, i64 %zext_ln162_2

]]></Node>
<StgValue><ssdm name="weight_buffer_28_1_addr_9"/></StgValue>
</operation>

<operation id="2950" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3071" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc269:129 %weight_buffer_28_2_addr_9 = getelementptr i16 %weight_buffer_28_2, i64 0, i64 %zext_ln162_2

]]></Node>
<StgValue><ssdm name="weight_buffer_28_2_addr_9"/></StgValue>
</operation>

<operation id="2951" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3072" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc269:130 %weight_buffer_28_3_addr_9 = getelementptr i16 %weight_buffer_28_3, i64 0, i64 %zext_ln162_2

]]></Node>
<StgValue><ssdm name="weight_buffer_28_3_addr_9"/></StgValue>
</operation>

<operation id="2952" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3073" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc269:131 %weight_buffer_29_0_addr_9 = getelementptr i16 %weight_buffer_29_0, i64 0, i64 %zext_ln162_2

]]></Node>
<StgValue><ssdm name="weight_buffer_29_0_addr_9"/></StgValue>
</operation>

<operation id="2953" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3074" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc269:132 %weight_buffer_29_1_addr_9 = getelementptr i16 %weight_buffer_29_1, i64 0, i64 %zext_ln162_2

]]></Node>
<StgValue><ssdm name="weight_buffer_29_1_addr_9"/></StgValue>
</operation>

<operation id="2954" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3075" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc269:133 %weight_buffer_29_2_addr_9 = getelementptr i16 %weight_buffer_29_2, i64 0, i64 %zext_ln162_2

]]></Node>
<StgValue><ssdm name="weight_buffer_29_2_addr_9"/></StgValue>
</operation>

<operation id="2955" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3076" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc269:134 %weight_buffer_29_3_addr_9 = getelementptr i16 %weight_buffer_29_3, i64 0, i64 %zext_ln162_2

]]></Node>
<StgValue><ssdm name="weight_buffer_29_3_addr_9"/></StgValue>
</operation>

<operation id="2956" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3077" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc269:135 %weight_buffer_30_0_addr_9 = getelementptr i16 %weight_buffer_30_0, i64 0, i64 %zext_ln162_2

]]></Node>
<StgValue><ssdm name="weight_buffer_30_0_addr_9"/></StgValue>
</operation>

<operation id="2957" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3078" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc269:136 %weight_buffer_30_1_addr_9 = getelementptr i16 %weight_buffer_30_1, i64 0, i64 %zext_ln162_2

]]></Node>
<StgValue><ssdm name="weight_buffer_30_1_addr_9"/></StgValue>
</operation>

<operation id="2958" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3079" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc269:137 %weight_buffer_30_2_addr_9 = getelementptr i16 %weight_buffer_30_2, i64 0, i64 %zext_ln162_2

]]></Node>
<StgValue><ssdm name="weight_buffer_30_2_addr_9"/></StgValue>
</operation>

<operation id="2959" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3080" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc269:138 %weight_buffer_30_3_addr_9 = getelementptr i16 %weight_buffer_30_3, i64 0, i64 %zext_ln162_2

]]></Node>
<StgValue><ssdm name="weight_buffer_30_3_addr_9"/></StgValue>
</operation>

<operation id="2960" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3081" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc269:139 %weight_buffer_31_0_addr_9 = getelementptr i16 %weight_buffer_31_0, i64 0, i64 %zext_ln162_2

]]></Node>
<StgValue><ssdm name="weight_buffer_31_0_addr_9"/></StgValue>
</operation>

<operation id="2961" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3082" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc269:140 %weight_buffer_31_1_addr_9 = getelementptr i16 %weight_buffer_31_1, i64 0, i64 %zext_ln162_2

]]></Node>
<StgValue><ssdm name="weight_buffer_31_1_addr_9"/></StgValue>
</operation>

<operation id="2962" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3083" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc269:141 %weight_buffer_31_2_addr_9 = getelementptr i16 %weight_buffer_31_2, i64 0, i64 %zext_ln162_2

]]></Node>
<StgValue><ssdm name="weight_buffer_31_2_addr_9"/></StgValue>
</operation>

<operation id="2963" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3084" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc269:142 %weight_buffer_31_3_addr_9 = getelementptr i16 %weight_buffer_31_3, i64 0, i64 %zext_ln162_2

]]></Node>
<StgValue><ssdm name="weight_buffer_31_3_addr_9"/></StgValue>
</operation>

<operation id="2964" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3085" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc269:143 %specpipeline_ln156 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_39

]]></Node>
<StgValue><ssdm name="specpipeline_ln156"/></StgValue>
</operation>

<operation id="2965" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3086" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc269:144 %specloopname_ln155 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9

]]></Node>
<StgValue><ssdm name="specloopname_ln155"/></StgValue>
</operation>

<operation id="2966" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3087" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc269:145 %add_ln153_1 = add i4 %indvar_flatten7689, i4 1

]]></Node>
<StgValue><ssdm name="add_ln153_1"/></StgValue>
</operation>

<operation id="2967" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3088" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc269:146 %br_ln160 = br i1 %brmerge, void %if.end, void %_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit

]]></Node>
<StgValue><ssdm name="br_ln160"/></StgValue>
</operation>

<operation id="2968" st_id="27" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3090" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit:0 %store_ln162 = store i16 0, i4 %weight_buffer_0_0_addr_9

]]></Node>
<StgValue><ssdm name="store_ln162"/></StgValue>
</operation>

<operation id="2969" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3091" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit:1 %br_ln0 = br void %if.end

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="2970" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3093" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end:0 %br_ln163 = br i1 %brmerge61, void %if.end224, void %_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit314

]]></Node>
<StgValue><ssdm name="br_ln163"/></StgValue>
</operation>

<operation id="2971" st_id="27" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3095" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit314:0 %store_ln165 = store i16 0, i4 %weight_buffer_0_1_addr_9

]]></Node>
<StgValue><ssdm name="store_ln165"/></StgValue>
</operation>

<operation id="2972" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3096" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit314:1 %br_ln0 = br void %if.end224

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="2973" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3098" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end224:0 %br_ln166 = br i1 %brmerge62, void %if.end243, void %_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit228

]]></Node>
<StgValue><ssdm name="br_ln166"/></StgValue>
</operation>

<operation id="2974" st_id="27" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3100" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit228:0 %store_ln168 = store i16 0, i4 %weight_buffer_0_2_addr_9

]]></Node>
<StgValue><ssdm name="store_ln168"/></StgValue>
</operation>

<operation id="2975" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3101" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit228:1 %br_ln0 = br void %if.end243

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="2976" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3103" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end243:0 %br_ln169 = br i1 %brmerge63, void %for.inc263, void %_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit142

]]></Node>
<StgValue><ssdm name="br_ln169"/></StgValue>
</operation>

<operation id="2977" st_id="27" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge63" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3105" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit142:0 %store_ln171 = store i16 0, i4 %weight_buffer_0_3_addr_9

]]></Node>
<StgValue><ssdm name="store_ln171"/></StgValue>
</operation>

<operation id="2978" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge63" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3106" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit142:1 %br_ln0 = br void %for.inc263

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="2979" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3108" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc263:0 %br_ln160 = br i1 %brmerge65, void %if.end.1, void %_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit.1

]]></Node>
<StgValue><ssdm name="br_ln160"/></StgValue>
</operation>

<operation id="2980" st_id="27" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3110" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit.1:0 %store_ln162 = store i16 0, i4 %weight_buffer_1_0_addr_9

]]></Node>
<StgValue><ssdm name="store_ln162"/></StgValue>
</operation>

<operation id="2981" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3111" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit.1:1 %br_ln0 = br void %if.end.1

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="2982" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3113" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.1:0 %br_ln163 = br i1 %brmerge67, void %if.end224.1, void %_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit314.1

]]></Node>
<StgValue><ssdm name="br_ln163"/></StgValue>
</operation>

<operation id="2983" st_id="27" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge67" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3115" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit314.1:0 %store_ln165 = store i16 0, i4 %weight_buffer_1_1_addr_9

]]></Node>
<StgValue><ssdm name="store_ln165"/></StgValue>
</operation>

<operation id="2984" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge67" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3116" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit314.1:1 %br_ln0 = br void %if.end224.1

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="2985" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3118" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end224.1:0 %br_ln166 = br i1 %brmerge69, void %if.end243.1, void %_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit228.1

]]></Node>
<StgValue><ssdm name="br_ln166"/></StgValue>
</operation>

<operation id="2986" st_id="27" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3120" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit228.1:0 %store_ln168 = store i16 0, i4 %weight_buffer_1_2_addr_9

]]></Node>
<StgValue><ssdm name="store_ln168"/></StgValue>
</operation>

<operation id="2987" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3121" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit228.1:1 %br_ln0 = br void %if.end243.1

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="2988" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3123" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end243.1:0 %br_ln169 = br i1 %brmerge71, void %for.inc263.1, void %_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit142.1

]]></Node>
<StgValue><ssdm name="br_ln169"/></StgValue>
</operation>

<operation id="2989" st_id="27" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3125" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit142.1:0 %store_ln171 = store i16 0, i4 %weight_buffer_1_3_addr_9

]]></Node>
<StgValue><ssdm name="store_ln171"/></StgValue>
</operation>

<operation id="2990" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3126" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit142.1:1 %br_ln0 = br void %for.inc263.1

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="2991" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3128" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc263.1:0 %br_ln160 = br i1 %brmerge73, void %if.end.2, void %_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit.2

]]></Node>
<StgValue><ssdm name="br_ln160"/></StgValue>
</operation>

<operation id="2992" st_id="27" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge73" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3130" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit.2:0 %store_ln162 = store i16 0, i4 %weight_buffer_2_0_addr_9

]]></Node>
<StgValue><ssdm name="store_ln162"/></StgValue>
</operation>

<operation id="2993" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge73" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3131" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit.2:1 %br_ln0 = br void %if.end.2

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="2994" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3133" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.2:0 %br_ln163 = br i1 %brmerge75, void %if.end224.2, void %_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit314.2

]]></Node>
<StgValue><ssdm name="br_ln163"/></StgValue>
</operation>

<operation id="2995" st_id="27" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3135" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit314.2:0 %store_ln165 = store i16 0, i4 %weight_buffer_2_1_addr_9

]]></Node>
<StgValue><ssdm name="store_ln165"/></StgValue>
</operation>

<operation id="2996" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3136" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit314.2:1 %br_ln0 = br void %if.end224.2

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="2997" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3138" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end224.2:0 %br_ln166 = br i1 %brmerge77, void %if.end243.2, void %_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit228.2

]]></Node>
<StgValue><ssdm name="br_ln166"/></StgValue>
</operation>

<operation id="2998" st_id="27" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge77" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3140" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit228.2:0 %store_ln168 = store i16 0, i4 %weight_buffer_2_2_addr_9

]]></Node>
<StgValue><ssdm name="store_ln168"/></StgValue>
</operation>

<operation id="2999" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge77" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3141" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit228.2:1 %br_ln0 = br void %if.end243.2

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="3000" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3143" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end243.2:0 %br_ln169 = br i1 %brmerge79, void %for.inc263.2, void %_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit142.2

]]></Node>
<StgValue><ssdm name="br_ln169"/></StgValue>
</operation>

<operation id="3001" st_id="27" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge79" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3145" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit142.2:0 %store_ln171 = store i16 0, i4 %weight_buffer_2_3_addr_9

]]></Node>
<StgValue><ssdm name="store_ln171"/></StgValue>
</operation>

<operation id="3002" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge79" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3146" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit142.2:1 %br_ln0 = br void %for.inc263.2

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="3003" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3148" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc263.2:0 %br_ln160 = br i1 %brmerge81, void %if.end.3, void %_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit.3

]]></Node>
<StgValue><ssdm name="br_ln160"/></StgValue>
</operation>

<operation id="3004" st_id="27" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3150" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit.3:0 %store_ln162 = store i16 0, i4 %weight_buffer_3_0_addr_9

]]></Node>
<StgValue><ssdm name="store_ln162"/></StgValue>
</operation>

<operation id="3005" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3151" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit.3:1 %br_ln0 = br void %if.end.3

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="3006" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3153" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.3:0 %br_ln163 = br i1 %brmerge83, void %if.end224.3, void %_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit314.3

]]></Node>
<StgValue><ssdm name="br_ln163"/></StgValue>
</operation>

<operation id="3007" st_id="27" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3155" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit314.3:0 %store_ln165 = store i16 0, i4 %weight_buffer_3_1_addr_9

]]></Node>
<StgValue><ssdm name="store_ln165"/></StgValue>
</operation>

<operation id="3008" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3156" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit314.3:1 %br_ln0 = br void %if.end224.3

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="3009" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3158" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end224.3:0 %br_ln166 = br i1 %brmerge85, void %if.end243.3, void %_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit228.3

]]></Node>
<StgValue><ssdm name="br_ln166"/></StgValue>
</operation>

<operation id="3010" st_id="27" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3160" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit228.3:0 %store_ln168 = store i16 0, i4 %weight_buffer_3_2_addr_9

]]></Node>
<StgValue><ssdm name="store_ln168"/></StgValue>
</operation>

<operation id="3011" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3161" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit228.3:1 %br_ln0 = br void %if.end243.3

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="3012" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3163" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end243.3:0 %br_ln169 = br i1 %brmerge87, void %for.inc263.3, void %_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit142.3

]]></Node>
<StgValue><ssdm name="br_ln169"/></StgValue>
</operation>

<operation id="3013" st_id="27" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3165" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit142.3:0 %store_ln171 = store i16 0, i4 %weight_buffer_3_3_addr_9

]]></Node>
<StgValue><ssdm name="store_ln171"/></StgValue>
</operation>

<operation id="3014" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3166" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit142.3:1 %br_ln0 = br void %for.inc263.3

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="3015" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3168" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc263.3:0 %br_ln160 = br i1 %brmerge89, void %if.end.4, void %_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit.4

]]></Node>
<StgValue><ssdm name="br_ln160"/></StgValue>
</operation>

<operation id="3016" st_id="27" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge89" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3170" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit.4:0 %store_ln162 = store i16 0, i4 %weight_buffer_4_0_addr_9

]]></Node>
<StgValue><ssdm name="store_ln162"/></StgValue>
</operation>

<operation id="3017" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge89" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3171" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit.4:1 %br_ln0 = br void %if.end.4

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="3018" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3173" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.4:0 %br_ln163 = br i1 %brmerge91, void %if.end224.4, void %_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit314.4

]]></Node>
<StgValue><ssdm name="br_ln163"/></StgValue>
</operation>

<operation id="3019" st_id="27" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3175" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit314.4:0 %store_ln165 = store i16 0, i4 %weight_buffer_4_1_addr_9

]]></Node>
<StgValue><ssdm name="store_ln165"/></StgValue>
</operation>

<operation id="3020" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3176" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit314.4:1 %br_ln0 = br void %if.end224.4

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="3021" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3178" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end224.4:0 %br_ln166 = br i1 %brmerge93, void %if.end243.4, void %_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit228.4

]]></Node>
<StgValue><ssdm name="br_ln166"/></StgValue>
</operation>

<operation id="3022" st_id="27" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3180" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit228.4:0 %store_ln168 = store i16 0, i4 %weight_buffer_4_2_addr_9

]]></Node>
<StgValue><ssdm name="store_ln168"/></StgValue>
</operation>

<operation id="3023" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3181" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit228.4:1 %br_ln0 = br void %if.end243.4

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="3024" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3183" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end243.4:0 %br_ln169 = br i1 %brmerge95, void %for.inc263.4, void %_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit142.4

]]></Node>
<StgValue><ssdm name="br_ln169"/></StgValue>
</operation>

<operation id="3025" st_id="27" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge95" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3185" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit142.4:0 %store_ln171 = store i16 0, i4 %weight_buffer_4_3_addr_9

]]></Node>
<StgValue><ssdm name="store_ln171"/></StgValue>
</operation>

<operation id="3026" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge95" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3186" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit142.4:1 %br_ln0 = br void %for.inc263.4

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="3027" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3188" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc263.4:0 %br_ln160 = br i1 %brmerge97, void %if.end.5, void %_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit.5

]]></Node>
<StgValue><ssdm name="br_ln160"/></StgValue>
</operation>

<operation id="3028" st_id="27" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge97" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3190" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit.5:0 %store_ln162 = store i16 0, i4 %weight_buffer_5_0_addr_9

]]></Node>
<StgValue><ssdm name="store_ln162"/></StgValue>
</operation>

<operation id="3029" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge97" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3191" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit.5:1 %br_ln0 = br void %if.end.5

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="3030" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3193" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.5:0 %br_ln163 = br i1 %brmerge99, void %if.end224.5, void %_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit314.5

]]></Node>
<StgValue><ssdm name="br_ln163"/></StgValue>
</operation>

<operation id="3031" st_id="27" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge99" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3195" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit314.5:0 %store_ln165 = store i16 0, i4 %weight_buffer_5_1_addr_9

]]></Node>
<StgValue><ssdm name="store_ln165"/></StgValue>
</operation>

<operation id="3032" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge99" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3196" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit314.5:1 %br_ln0 = br void %if.end224.5

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="3033" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3198" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end224.5:0 %br_ln166 = br i1 %brmerge101, void %if.end243.5, void %_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit228.5

]]></Node>
<StgValue><ssdm name="br_ln166"/></StgValue>
</operation>

<operation id="3034" st_id="27" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge101" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3200" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit228.5:0 %store_ln168 = store i16 0, i4 %weight_buffer_5_2_addr_9

]]></Node>
<StgValue><ssdm name="store_ln168"/></StgValue>
</operation>

<operation id="3035" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge101" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3201" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit228.5:1 %br_ln0 = br void %if.end243.5

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="3036" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3203" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end243.5:0 %br_ln169 = br i1 %brmerge103, void %for.inc263.5, void %_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit142.5

]]></Node>
<StgValue><ssdm name="br_ln169"/></StgValue>
</operation>

<operation id="3037" st_id="27" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge103" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3205" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit142.5:0 %store_ln171 = store i16 0, i4 %weight_buffer_5_3_addr_9

]]></Node>
<StgValue><ssdm name="store_ln171"/></StgValue>
</operation>

<operation id="3038" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge103" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3206" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit142.5:1 %br_ln0 = br void %for.inc263.5

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="3039" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3208" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc263.5:0 %br_ln160 = br i1 %brmerge105, void %if.end.6, void %_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit.6

]]></Node>
<StgValue><ssdm name="br_ln160"/></StgValue>
</operation>

<operation id="3040" st_id="27" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge105" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3210" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit.6:0 %store_ln162 = store i16 0, i4 %weight_buffer_6_0_addr_9

]]></Node>
<StgValue><ssdm name="store_ln162"/></StgValue>
</operation>

<operation id="3041" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge105" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3211" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit.6:1 %br_ln0 = br void %if.end.6

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="3042" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3213" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.6:0 %br_ln163 = br i1 %brmerge107, void %if.end224.6, void %_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit314.6

]]></Node>
<StgValue><ssdm name="br_ln163"/></StgValue>
</operation>

<operation id="3043" st_id="27" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge107" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3215" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit314.6:0 %store_ln165 = store i16 0, i4 %weight_buffer_6_1_addr_9

]]></Node>
<StgValue><ssdm name="store_ln165"/></StgValue>
</operation>

<operation id="3044" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge107" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3216" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit314.6:1 %br_ln0 = br void %if.end224.6

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="3045" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3218" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end224.6:0 %br_ln166 = br i1 %brmerge109, void %if.end243.6, void %_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit228.6

]]></Node>
<StgValue><ssdm name="br_ln166"/></StgValue>
</operation>

<operation id="3046" st_id="27" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3220" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit228.6:0 %store_ln168 = store i16 0, i4 %weight_buffer_6_2_addr_9

]]></Node>
<StgValue><ssdm name="store_ln168"/></StgValue>
</operation>

<operation id="3047" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3221" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit228.6:1 %br_ln0 = br void %if.end243.6

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="3048" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3223" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end243.6:0 %br_ln169 = br i1 %brmerge111, void %for.inc263.6, void %_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit142.6

]]></Node>
<StgValue><ssdm name="br_ln169"/></StgValue>
</operation>

<operation id="3049" st_id="27" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge111" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3225" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit142.6:0 %store_ln171 = store i16 0, i4 %weight_buffer_6_3_addr_9

]]></Node>
<StgValue><ssdm name="store_ln171"/></StgValue>
</operation>

<operation id="3050" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge111" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3226" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit142.6:1 %br_ln0 = br void %for.inc263.6

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="3051" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3228" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc263.6:0 %br_ln160 = br i1 %brmerge113, void %if.end.7, void %_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit.7

]]></Node>
<StgValue><ssdm name="br_ln160"/></StgValue>
</operation>

<operation id="3052" st_id="27" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge113" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3230" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit.7:0 %store_ln162 = store i16 0, i4 %weight_buffer_7_0_addr_9

]]></Node>
<StgValue><ssdm name="store_ln162"/></StgValue>
</operation>

<operation id="3053" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge113" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3231" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit.7:1 %br_ln0 = br void %if.end.7

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="3054" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3233" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.7:0 %br_ln163 = br i1 %brmerge115, void %if.end224.7, void %_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit314.7

]]></Node>
<StgValue><ssdm name="br_ln163"/></StgValue>
</operation>

<operation id="3055" st_id="27" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3235" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit314.7:0 %store_ln165 = store i16 0, i4 %weight_buffer_7_1_addr_9

]]></Node>
<StgValue><ssdm name="store_ln165"/></StgValue>
</operation>

<operation id="3056" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3236" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit314.7:1 %br_ln0 = br void %if.end224.7

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="3057" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3238" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end224.7:0 %br_ln166 = br i1 %brmerge117, void %if.end243.7, void %_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit228.7

]]></Node>
<StgValue><ssdm name="br_ln166"/></StgValue>
</operation>

<operation id="3058" st_id="27" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge117" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3240" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit228.7:0 %store_ln168 = store i16 0, i4 %weight_buffer_7_2_addr_9

]]></Node>
<StgValue><ssdm name="store_ln168"/></StgValue>
</operation>

<operation id="3059" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge117" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3241" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit228.7:1 %br_ln0 = br void %if.end243.7

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="3060" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3243" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end243.7:0 %br_ln169 = br i1 %brmerge119, void %for.inc263.7, void %_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit142.7

]]></Node>
<StgValue><ssdm name="br_ln169"/></StgValue>
</operation>

<operation id="3061" st_id="27" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge119" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3245" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit142.7:0 %store_ln171 = store i16 0, i4 %weight_buffer_7_3_addr_9

]]></Node>
<StgValue><ssdm name="store_ln171"/></StgValue>
</operation>

<operation id="3062" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge119" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3246" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit142.7:1 %br_ln0 = br void %for.inc263.7

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="3063" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3248" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc263.7:0 %br_ln160 = br i1 %brmerge121, void %if.end.8, void %_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit.8

]]></Node>
<StgValue><ssdm name="br_ln160"/></StgValue>
</operation>

<operation id="3064" st_id="27" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3250" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit.8:0 %store_ln162 = store i16 0, i4 %weight_buffer_8_0_addr_9

]]></Node>
<StgValue><ssdm name="store_ln162"/></StgValue>
</operation>

<operation id="3065" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3251" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit.8:1 %br_ln0 = br void %if.end.8

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="3066" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3253" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.8:0 %br_ln163 = br i1 %brmerge123, void %if.end224.8, void %_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit314.8

]]></Node>
<StgValue><ssdm name="br_ln163"/></StgValue>
</operation>

<operation id="3067" st_id="27" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3255" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit314.8:0 %store_ln165 = store i16 0, i4 %weight_buffer_8_1_addr_9

]]></Node>
<StgValue><ssdm name="store_ln165"/></StgValue>
</operation>

<operation id="3068" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3256" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit314.8:1 %br_ln0 = br void %if.end224.8

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="3069" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3258" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end224.8:0 %br_ln166 = br i1 %brmerge125, void %if.end243.8, void %_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit228.8

]]></Node>
<StgValue><ssdm name="br_ln166"/></StgValue>
</operation>

<operation id="3070" st_id="27" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge125" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3260" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit228.8:0 %store_ln168 = store i16 0, i4 %weight_buffer_8_2_addr_9

]]></Node>
<StgValue><ssdm name="store_ln168"/></StgValue>
</operation>

<operation id="3071" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge125" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3261" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit228.8:1 %br_ln0 = br void %if.end243.8

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="3072" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3263" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end243.8:0 %br_ln169 = br i1 %brmerge127, void %for.inc263.8, void %_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit142.8

]]></Node>
<StgValue><ssdm name="br_ln169"/></StgValue>
</operation>

<operation id="3073" st_id="27" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge127" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3265" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit142.8:0 %store_ln171 = store i16 0, i4 %weight_buffer_8_3_addr_9

]]></Node>
<StgValue><ssdm name="store_ln171"/></StgValue>
</operation>

<operation id="3074" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge127" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3266" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit142.8:1 %br_ln0 = br void %for.inc263.8

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="3075" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3268" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc263.8:0 %br_ln160 = br i1 %brmerge129, void %if.end.9, void %_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit.9

]]></Node>
<StgValue><ssdm name="br_ln160"/></StgValue>
</operation>

<operation id="3076" st_id="27" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3270" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit.9:0 %store_ln162 = store i16 0, i4 %weight_buffer_9_0_addr_9

]]></Node>
<StgValue><ssdm name="store_ln162"/></StgValue>
</operation>

<operation id="3077" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3271" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit.9:1 %br_ln0 = br void %if.end.9

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="3078" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3273" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.9:0 %br_ln163 = br i1 %brmerge131, void %if.end224.9, void %_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit314.9

]]></Node>
<StgValue><ssdm name="br_ln163"/></StgValue>
</operation>

<operation id="3079" st_id="27" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge131" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3275" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit314.9:0 %store_ln165 = store i16 0, i4 %weight_buffer_9_1_addr_9

]]></Node>
<StgValue><ssdm name="store_ln165"/></StgValue>
</operation>

<operation id="3080" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge131" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3276" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit314.9:1 %br_ln0 = br void %if.end224.9

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="3081" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3278" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end224.9:0 %br_ln166 = br i1 %brmerge133, void %if.end243.9, void %_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit228.9

]]></Node>
<StgValue><ssdm name="br_ln166"/></StgValue>
</operation>

<operation id="3082" st_id="27" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge133" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3280" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit228.9:0 %store_ln168 = store i16 0, i4 %weight_buffer_9_2_addr_9

]]></Node>
<StgValue><ssdm name="store_ln168"/></StgValue>
</operation>

<operation id="3083" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge133" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3281" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit228.9:1 %br_ln0 = br void %if.end243.9

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="3084" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3283" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end243.9:0 %br_ln169 = br i1 %brmerge135, void %for.inc263.9, void %_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit142.9

]]></Node>
<StgValue><ssdm name="br_ln169"/></StgValue>
</operation>

<operation id="3085" st_id="27" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3285" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit142.9:0 %store_ln171 = store i16 0, i4 %weight_buffer_9_3_addr_9

]]></Node>
<StgValue><ssdm name="store_ln171"/></StgValue>
</operation>

<operation id="3086" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3286" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit142.9:1 %br_ln0 = br void %for.inc263.9

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="3087" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3288" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc263.9:0 %br_ln160 = br i1 %brmerge137, void %if.end.10, void %_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit.10

]]></Node>
<StgValue><ssdm name="br_ln160"/></StgValue>
</operation>

<operation id="3088" st_id="27" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge137" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3290" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit.10:0 %store_ln162 = store i16 0, i4 %weight_buffer_10_0_addr_9

]]></Node>
<StgValue><ssdm name="store_ln162"/></StgValue>
</operation>

<operation id="3089" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge137" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3291" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit.10:1 %br_ln0 = br void %if.end.10

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="3090" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3293" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.10:0 %br_ln163 = br i1 %brmerge139, void %if.end224.10, void %_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit314.10

]]></Node>
<StgValue><ssdm name="br_ln163"/></StgValue>
</operation>

<operation id="3091" st_id="27" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge139" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3295" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit314.10:0 %store_ln165 = store i16 0, i4 %weight_buffer_10_1_addr_9

]]></Node>
<StgValue><ssdm name="store_ln165"/></StgValue>
</operation>

<operation id="3092" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge139" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3296" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit314.10:1 %br_ln0 = br void %if.end224.10

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="3093" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3298" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end224.10:0 %br_ln166 = br i1 %brmerge141, void %if.end243.10, void %_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit228.10

]]></Node>
<StgValue><ssdm name="br_ln166"/></StgValue>
</operation>

<operation id="3094" st_id="27" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge141" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3300" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit228.10:0 %store_ln168 = store i16 0, i4 %weight_buffer_10_2_addr_9

]]></Node>
<StgValue><ssdm name="store_ln168"/></StgValue>
</operation>

<operation id="3095" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge141" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3301" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit228.10:1 %br_ln0 = br void %if.end243.10

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="3096" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3303" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end243.10:0 %br_ln169 = br i1 %brmerge143, void %for.inc263.10, void %_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit142.10

]]></Node>
<StgValue><ssdm name="br_ln169"/></StgValue>
</operation>

<operation id="3097" st_id="27" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge143" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3305" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit142.10:0 %store_ln171 = store i16 0, i4 %weight_buffer_10_3_addr_9

]]></Node>
<StgValue><ssdm name="store_ln171"/></StgValue>
</operation>

<operation id="3098" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge143" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3306" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit142.10:1 %br_ln0 = br void %for.inc263.10

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="3099" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3308" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc263.10:0 %br_ln160 = br i1 %brmerge145, void %if.end.11, void %_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit.11

]]></Node>
<StgValue><ssdm name="br_ln160"/></StgValue>
</operation>

<operation id="3100" st_id="27" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge145" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3310" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit.11:0 %store_ln162 = store i16 0, i4 %weight_buffer_11_0_addr_9

]]></Node>
<StgValue><ssdm name="store_ln162"/></StgValue>
</operation>

<operation id="3101" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge145" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3311" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit.11:1 %br_ln0 = br void %if.end.11

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="3102" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3313" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.11:0 %br_ln163 = br i1 %brmerge147, void %if.end224.11, void %_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit314.11

]]></Node>
<StgValue><ssdm name="br_ln163"/></StgValue>
</operation>

<operation id="3103" st_id="27" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3315" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit314.11:0 %store_ln165 = store i16 0, i4 %weight_buffer_11_1_addr_9

]]></Node>
<StgValue><ssdm name="store_ln165"/></StgValue>
</operation>

<operation id="3104" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3316" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit314.11:1 %br_ln0 = br void %if.end224.11

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="3105" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3318" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end224.11:0 %br_ln166 = br i1 %brmerge149, void %if.end243.11, void %_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit228.11

]]></Node>
<StgValue><ssdm name="br_ln166"/></StgValue>
</operation>

<operation id="3106" st_id="27" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3320" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit228.11:0 %store_ln168 = store i16 0, i4 %weight_buffer_11_2_addr_9

]]></Node>
<StgValue><ssdm name="store_ln168"/></StgValue>
</operation>

<operation id="3107" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3321" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit228.11:1 %br_ln0 = br void %if.end243.11

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="3108" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3323" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end243.11:0 %br_ln169 = br i1 %brmerge151, void %for.inc263.11, void %_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit142.11

]]></Node>
<StgValue><ssdm name="br_ln169"/></StgValue>
</operation>

<operation id="3109" st_id="27" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3325" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit142.11:0 %store_ln171 = store i16 0, i4 %weight_buffer_11_3_addr_9

]]></Node>
<StgValue><ssdm name="store_ln171"/></StgValue>
</operation>

<operation id="3110" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3326" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit142.11:1 %br_ln0 = br void %for.inc263.11

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="3111" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3328" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc263.11:0 %br_ln160 = br i1 %brmerge153, void %if.end.12, void %_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit.12

]]></Node>
<StgValue><ssdm name="br_ln160"/></StgValue>
</operation>

<operation id="3112" st_id="27" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3330" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit.12:0 %store_ln162 = store i16 0, i4 %weight_buffer_12_0_addr_9

]]></Node>
<StgValue><ssdm name="store_ln162"/></StgValue>
</operation>

<operation id="3113" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3331" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit.12:1 %br_ln0 = br void %if.end.12

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="3114" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3333" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.12:0 %br_ln163 = br i1 %brmerge155, void %if.end224.12, void %_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit314.12

]]></Node>
<StgValue><ssdm name="br_ln163"/></StgValue>
</operation>

<operation id="3115" st_id="27" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge155" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3335" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit314.12:0 %store_ln165 = store i16 0, i4 %weight_buffer_12_1_addr_9

]]></Node>
<StgValue><ssdm name="store_ln165"/></StgValue>
</operation>

<operation id="3116" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge155" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3336" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit314.12:1 %br_ln0 = br void %if.end224.12

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="3117" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3338" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end224.12:0 %br_ln166 = br i1 %brmerge157, void %if.end243.12, void %_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit228.12

]]></Node>
<StgValue><ssdm name="br_ln166"/></StgValue>
</operation>

<operation id="3118" st_id="27" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3340" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit228.12:0 %store_ln168 = store i16 0, i4 %weight_buffer_12_2_addr_9

]]></Node>
<StgValue><ssdm name="store_ln168"/></StgValue>
</operation>

<operation id="3119" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3341" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit228.12:1 %br_ln0 = br void %if.end243.12

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="3120" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3343" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end243.12:0 %br_ln169 = br i1 %brmerge159, void %for.inc263.12, void %_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit142.12

]]></Node>
<StgValue><ssdm name="br_ln169"/></StgValue>
</operation>

<operation id="3121" st_id="27" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3345" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit142.12:0 %store_ln171 = store i16 0, i4 %weight_buffer_12_3_addr_9

]]></Node>
<StgValue><ssdm name="store_ln171"/></StgValue>
</operation>

<operation id="3122" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3346" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit142.12:1 %br_ln0 = br void %for.inc263.12

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="3123" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3348" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc263.12:0 %br_ln160 = br i1 %brmerge161, void %if.end.13, void %_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit.13

]]></Node>
<StgValue><ssdm name="br_ln160"/></StgValue>
</operation>

<operation id="3124" st_id="27" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge161" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3350" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit.13:0 %store_ln162 = store i16 0, i4 %weight_buffer_13_0_addr_9

]]></Node>
<StgValue><ssdm name="store_ln162"/></StgValue>
</operation>

<operation id="3125" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge161" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3351" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit.13:1 %br_ln0 = br void %if.end.13

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="3126" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3353" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.13:0 %br_ln163 = br i1 %brmerge163, void %if.end224.13, void %_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit314.13

]]></Node>
<StgValue><ssdm name="br_ln163"/></StgValue>
</operation>

<operation id="3127" st_id="27" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge163" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3355" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit314.13:0 %store_ln165 = store i16 0, i4 %weight_buffer_13_1_addr_9

]]></Node>
<StgValue><ssdm name="store_ln165"/></StgValue>
</operation>

<operation id="3128" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge163" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3356" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit314.13:1 %br_ln0 = br void %if.end224.13

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="3129" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3358" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end224.13:0 %br_ln166 = br i1 %brmerge165, void %if.end243.13, void %_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit228.13

]]></Node>
<StgValue><ssdm name="br_ln166"/></StgValue>
</operation>

<operation id="3130" st_id="27" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3360" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit228.13:0 %store_ln168 = store i16 0, i4 %weight_buffer_13_2_addr_9

]]></Node>
<StgValue><ssdm name="store_ln168"/></StgValue>
</operation>

<operation id="3131" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3361" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit228.13:1 %br_ln0 = br void %if.end243.13

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="3132" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3363" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end243.13:0 %br_ln169 = br i1 %brmerge167, void %for.inc263.13, void %_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit142.13

]]></Node>
<StgValue><ssdm name="br_ln169"/></StgValue>
</operation>

<operation id="3133" st_id="27" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge167" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3365" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit142.13:0 %store_ln171 = store i16 0, i4 %weight_buffer_13_3_addr_9

]]></Node>
<StgValue><ssdm name="store_ln171"/></StgValue>
</operation>

<operation id="3134" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge167" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3366" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit142.13:1 %br_ln0 = br void %for.inc263.13

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="3135" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3368" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc263.13:0 %br_ln160 = br i1 %brmerge169, void %if.end.14, void %_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit.14

]]></Node>
<StgValue><ssdm name="br_ln160"/></StgValue>
</operation>

<operation id="3136" st_id="27" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge169" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3370" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit.14:0 %store_ln162 = store i16 0, i4 %weight_buffer_14_0_addr_9

]]></Node>
<StgValue><ssdm name="store_ln162"/></StgValue>
</operation>

<operation id="3137" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge169" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3371" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit.14:1 %br_ln0 = br void %if.end.14

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="3138" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3373" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.14:0 %br_ln163 = br i1 %brmerge171, void %if.end224.14, void %_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit314.14

]]></Node>
<StgValue><ssdm name="br_ln163"/></StgValue>
</operation>

<operation id="3139" st_id="27" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge171" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3375" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit314.14:0 %store_ln165 = store i16 0, i4 %weight_buffer_14_1_addr_9

]]></Node>
<StgValue><ssdm name="store_ln165"/></StgValue>
</operation>

<operation id="3140" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge171" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3376" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit314.14:1 %br_ln0 = br void %if.end224.14

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="3141" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3378" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end224.14:0 %br_ln166 = br i1 %brmerge173, void %if.end243.14, void %_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit228.14

]]></Node>
<StgValue><ssdm name="br_ln166"/></StgValue>
</operation>

<operation id="3142" st_id="27" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge173" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3380" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit228.14:0 %store_ln168 = store i16 0, i4 %weight_buffer_14_2_addr_9

]]></Node>
<StgValue><ssdm name="store_ln168"/></StgValue>
</operation>

<operation id="3143" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge173" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3381" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit228.14:1 %br_ln0 = br void %if.end243.14

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="3144" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3383" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end243.14:0 %br_ln169 = br i1 %brmerge175, void %for.inc263.14, void %_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit142.14

]]></Node>
<StgValue><ssdm name="br_ln169"/></StgValue>
</operation>

<operation id="3145" st_id="27" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge175" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3385" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit142.14:0 %store_ln171 = store i16 0, i4 %weight_buffer_14_3_addr_9

]]></Node>
<StgValue><ssdm name="store_ln171"/></StgValue>
</operation>

<operation id="3146" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge175" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3386" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit142.14:1 %br_ln0 = br void %for.inc263.14

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="3147" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3388" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc263.14:0 %br_ln160 = br i1 %brmerge177, void %if.end.15, void %_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit.15

]]></Node>
<StgValue><ssdm name="br_ln160"/></StgValue>
</operation>

<operation id="3148" st_id="27" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge177" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3390" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit.15:0 %store_ln162 = store i16 0, i4 %weight_buffer_15_0_addr_9

]]></Node>
<StgValue><ssdm name="store_ln162"/></StgValue>
</operation>

<operation id="3149" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge177" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3391" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit.15:1 %br_ln0 = br void %if.end.15

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="3150" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3393" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.15:0 %br_ln163 = br i1 %brmerge179, void %if.end224.15, void %_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit314.15

]]></Node>
<StgValue><ssdm name="br_ln163"/></StgValue>
</operation>

<operation id="3151" st_id="27" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge179" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3395" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit314.15:0 %store_ln165 = store i16 0, i4 %weight_buffer_15_1_addr_9

]]></Node>
<StgValue><ssdm name="store_ln165"/></StgValue>
</operation>

<operation id="3152" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge179" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3396" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit314.15:1 %br_ln0 = br void %if.end224.15

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="3153" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3398" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end224.15:0 %br_ln166 = br i1 %brmerge181, void %if.end243.15, void %_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit228.15

]]></Node>
<StgValue><ssdm name="br_ln166"/></StgValue>
</operation>

<operation id="3154" st_id="27" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge181" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3400" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit228.15:0 %store_ln168 = store i16 0, i4 %weight_buffer_15_2_addr_9

]]></Node>
<StgValue><ssdm name="store_ln168"/></StgValue>
</operation>

<operation id="3155" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge181" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3401" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit228.15:1 %br_ln0 = br void %if.end243.15

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="3156" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3403" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end243.15:0 %br_ln169 = br i1 %brmerge183, void %for.inc263.15, void %_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit142.15

]]></Node>
<StgValue><ssdm name="br_ln169"/></StgValue>
</operation>

<operation id="3157" st_id="27" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3405" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit142.15:0 %store_ln171 = store i16 0, i4 %weight_buffer_15_3_addr_9

]]></Node>
<StgValue><ssdm name="store_ln171"/></StgValue>
</operation>

<operation id="3158" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3406" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit142.15:1 %br_ln0 = br void %for.inc263.15

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="3159" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3408" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc263.15:0 %br_ln160 = br i1 %brmerge185, void %if.end.16, void %_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit.16

]]></Node>
<StgValue><ssdm name="br_ln160"/></StgValue>
</operation>

<operation id="3160" st_id="27" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge185" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3410" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit.16:0 %store_ln162 = store i16 0, i4 %weight_buffer_16_0_addr_9

]]></Node>
<StgValue><ssdm name="store_ln162"/></StgValue>
</operation>

<operation id="3161" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge185" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3411" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit.16:1 %br_ln0 = br void %if.end.16

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="3162" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3413" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.16:0 %br_ln163 = br i1 %brmerge187, void %if.end224.16, void %_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit314.16

]]></Node>
<StgValue><ssdm name="br_ln163"/></StgValue>
</operation>

<operation id="3163" st_id="27" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge187" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3415" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit314.16:0 %store_ln165 = store i16 0, i4 %weight_buffer_16_1_addr_9

]]></Node>
<StgValue><ssdm name="store_ln165"/></StgValue>
</operation>

<operation id="3164" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge187" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3416" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit314.16:1 %br_ln0 = br void %if.end224.16

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="3165" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3418" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end224.16:0 %br_ln166 = br i1 %brmerge189, void %if.end243.16, void %_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit228.16

]]></Node>
<StgValue><ssdm name="br_ln166"/></StgValue>
</operation>

<operation id="3166" st_id="27" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge189" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3420" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit228.16:0 %store_ln168 = store i16 0, i4 %weight_buffer_16_2_addr_9

]]></Node>
<StgValue><ssdm name="store_ln168"/></StgValue>
</operation>

<operation id="3167" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge189" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3421" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit228.16:1 %br_ln0 = br void %if.end243.16

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="3168" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3423" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end243.16:0 %br_ln169 = br i1 %brmerge191, void %for.inc263.16, void %_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit142.16

]]></Node>
<StgValue><ssdm name="br_ln169"/></StgValue>
</operation>

<operation id="3169" st_id="27" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge191" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3425" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit142.16:0 %store_ln171 = store i16 0, i4 %weight_buffer_16_3_addr_9

]]></Node>
<StgValue><ssdm name="store_ln171"/></StgValue>
</operation>

<operation id="3170" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge191" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3426" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit142.16:1 %br_ln0 = br void %for.inc263.16

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="3171" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3428" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc263.16:0 %br_ln160 = br i1 %brmerge193, void %if.end.17, void %_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit.17

]]></Node>
<StgValue><ssdm name="br_ln160"/></StgValue>
</operation>

<operation id="3172" st_id="27" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge193" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3430" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit.17:0 %store_ln162 = store i16 0, i4 %weight_buffer_17_0_addr_9

]]></Node>
<StgValue><ssdm name="store_ln162"/></StgValue>
</operation>

<operation id="3173" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge193" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3431" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit.17:1 %br_ln0 = br void %if.end.17

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="3174" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3433" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.17:0 %br_ln163 = br i1 %brmerge195, void %if.end224.17, void %_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit314.17

]]></Node>
<StgValue><ssdm name="br_ln163"/></StgValue>
</operation>

<operation id="3175" st_id="27" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge195" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3435" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit314.17:0 %store_ln165 = store i16 0, i4 %weight_buffer_17_1_addr_9

]]></Node>
<StgValue><ssdm name="store_ln165"/></StgValue>
</operation>

<operation id="3176" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge195" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3436" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit314.17:1 %br_ln0 = br void %if.end224.17

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="3177" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3438" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end224.17:0 %br_ln166 = br i1 %brmerge197, void %if.end243.17, void %_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit228.17

]]></Node>
<StgValue><ssdm name="br_ln166"/></StgValue>
</operation>

<operation id="3178" st_id="27" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge197" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3440" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit228.17:0 %store_ln168 = store i16 0, i4 %weight_buffer_17_2_addr_9

]]></Node>
<StgValue><ssdm name="store_ln168"/></StgValue>
</operation>

<operation id="3179" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge197" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3441" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit228.17:1 %br_ln0 = br void %if.end243.17

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="3180" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3443" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end243.17:0 %br_ln169 = br i1 %brmerge199, void %for.inc263.17, void %_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit142.17

]]></Node>
<StgValue><ssdm name="br_ln169"/></StgValue>
</operation>

<operation id="3181" st_id="27" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge199" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3445" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit142.17:0 %store_ln171 = store i16 0, i4 %weight_buffer_17_3_addr_9

]]></Node>
<StgValue><ssdm name="store_ln171"/></StgValue>
</operation>

<operation id="3182" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge199" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3446" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit142.17:1 %br_ln0 = br void %for.inc263.17

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="3183" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3448" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc263.17:0 %br_ln160 = br i1 %brmerge201, void %if.end.18, void %_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit.18

]]></Node>
<StgValue><ssdm name="br_ln160"/></StgValue>
</operation>

<operation id="3184" st_id="27" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge201" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3450" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit.18:0 %store_ln162 = store i16 0, i4 %weight_buffer_18_0_addr_9

]]></Node>
<StgValue><ssdm name="store_ln162"/></StgValue>
</operation>

<operation id="3185" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge201" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3451" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit.18:1 %br_ln0 = br void %if.end.18

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="3186" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3453" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.18:0 %br_ln163 = br i1 %brmerge203, void %if.end224.18, void %_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit314.18

]]></Node>
<StgValue><ssdm name="br_ln163"/></StgValue>
</operation>

<operation id="3187" st_id="27" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge203" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3455" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit314.18:0 %store_ln165 = store i16 0, i4 %weight_buffer_18_1_addr_9

]]></Node>
<StgValue><ssdm name="store_ln165"/></StgValue>
</operation>

<operation id="3188" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge203" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3456" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit314.18:1 %br_ln0 = br void %if.end224.18

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="3189" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3458" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end224.18:0 %br_ln166 = br i1 %brmerge205, void %if.end243.18, void %_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit228.18

]]></Node>
<StgValue><ssdm name="br_ln166"/></StgValue>
</operation>

<operation id="3190" st_id="27" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge205" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3460" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit228.18:0 %store_ln168 = store i16 0, i4 %weight_buffer_18_2_addr_9

]]></Node>
<StgValue><ssdm name="store_ln168"/></StgValue>
</operation>

<operation id="3191" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge205" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3461" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit228.18:1 %br_ln0 = br void %if.end243.18

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="3192" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3463" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end243.18:0 %br_ln169 = br i1 %brmerge207, void %for.inc263.18, void %_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit142.18

]]></Node>
<StgValue><ssdm name="br_ln169"/></StgValue>
</operation>

<operation id="3193" st_id="27" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge207" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3465" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit142.18:0 %store_ln171 = store i16 0, i4 %weight_buffer_18_3_addr_9

]]></Node>
<StgValue><ssdm name="store_ln171"/></StgValue>
</operation>

<operation id="3194" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge207" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3466" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit142.18:1 %br_ln0 = br void %for.inc263.18

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="3195" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3468" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc263.18:0 %br_ln160 = br i1 %brmerge209, void %if.end.19, void %_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit.19

]]></Node>
<StgValue><ssdm name="br_ln160"/></StgValue>
</operation>

<operation id="3196" st_id="27" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge209" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3470" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit.19:0 %store_ln162 = store i16 0, i4 %weight_buffer_19_0_addr_9

]]></Node>
<StgValue><ssdm name="store_ln162"/></StgValue>
</operation>

<operation id="3197" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge209" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3471" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit.19:1 %br_ln0 = br void %if.end.19

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="3198" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3473" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.19:0 %br_ln163 = br i1 %brmerge211, void %if.end224.19, void %_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit314.19

]]></Node>
<StgValue><ssdm name="br_ln163"/></StgValue>
</operation>

<operation id="3199" st_id="27" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge211" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3475" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit314.19:0 %store_ln165 = store i16 0, i4 %weight_buffer_19_1_addr_9

]]></Node>
<StgValue><ssdm name="store_ln165"/></StgValue>
</operation>

<operation id="3200" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge211" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3476" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit314.19:1 %br_ln0 = br void %if.end224.19

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="3201" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3478" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end224.19:0 %br_ln166 = br i1 %brmerge213, void %if.end243.19, void %_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit228.19

]]></Node>
<StgValue><ssdm name="br_ln166"/></StgValue>
</operation>

<operation id="3202" st_id="27" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge213" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3480" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit228.19:0 %store_ln168 = store i16 0, i4 %weight_buffer_19_2_addr_9

]]></Node>
<StgValue><ssdm name="store_ln168"/></StgValue>
</operation>

<operation id="3203" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge213" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3481" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit228.19:1 %br_ln0 = br void %if.end243.19

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="3204" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3483" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end243.19:0 %br_ln169 = br i1 %brmerge215, void %for.inc263.19, void %_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit142.19

]]></Node>
<StgValue><ssdm name="br_ln169"/></StgValue>
</operation>

<operation id="3205" st_id="27" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge215" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3485" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit142.19:0 %store_ln171 = store i16 0, i4 %weight_buffer_19_3_addr_9

]]></Node>
<StgValue><ssdm name="store_ln171"/></StgValue>
</operation>

<operation id="3206" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge215" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3486" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit142.19:1 %br_ln0 = br void %for.inc263.19

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="3207" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3488" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc263.19:0 %br_ln160 = br i1 %brmerge217, void %if.end.20, void %_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit.20

]]></Node>
<StgValue><ssdm name="br_ln160"/></StgValue>
</operation>

<operation id="3208" st_id="27" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge217" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3490" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit.20:0 %store_ln162 = store i16 0, i4 %weight_buffer_20_0_addr_9

]]></Node>
<StgValue><ssdm name="store_ln162"/></StgValue>
</operation>

<operation id="3209" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge217" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3491" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit.20:1 %br_ln0 = br void %if.end.20

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="3210" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3493" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.20:0 %br_ln163 = br i1 %brmerge219, void %if.end224.20, void %_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit314.20

]]></Node>
<StgValue><ssdm name="br_ln163"/></StgValue>
</operation>

<operation id="3211" st_id="27" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge219" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3495" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit314.20:0 %store_ln165 = store i16 0, i4 %weight_buffer_20_1_addr_9

]]></Node>
<StgValue><ssdm name="store_ln165"/></StgValue>
</operation>

<operation id="3212" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge219" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3496" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit314.20:1 %br_ln0 = br void %if.end224.20

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="3213" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3498" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end224.20:0 %br_ln166 = br i1 %brmerge221, void %if.end243.20, void %_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit228.20

]]></Node>
<StgValue><ssdm name="br_ln166"/></StgValue>
</operation>

<operation id="3214" st_id="27" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge221" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3500" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit228.20:0 %store_ln168 = store i16 0, i4 %weight_buffer_20_2_addr_9

]]></Node>
<StgValue><ssdm name="store_ln168"/></StgValue>
</operation>

<operation id="3215" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge221" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3501" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit228.20:1 %br_ln0 = br void %if.end243.20

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="3216" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3503" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end243.20:0 %br_ln169 = br i1 %brmerge223, void %for.inc263.20, void %_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit142.20

]]></Node>
<StgValue><ssdm name="br_ln169"/></StgValue>
</operation>

<operation id="3217" st_id="27" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge223" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3505" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit142.20:0 %store_ln171 = store i16 0, i4 %weight_buffer_20_3_addr_9

]]></Node>
<StgValue><ssdm name="store_ln171"/></StgValue>
</operation>

<operation id="3218" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge223" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3506" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit142.20:1 %br_ln0 = br void %for.inc263.20

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="3219" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3508" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc263.20:0 %br_ln160 = br i1 %brmerge225, void %if.end.21, void %_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit.21

]]></Node>
<StgValue><ssdm name="br_ln160"/></StgValue>
</operation>

<operation id="3220" st_id="27" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge225" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3510" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit.21:0 %store_ln162 = store i16 0, i4 %weight_buffer_21_0_addr_9

]]></Node>
<StgValue><ssdm name="store_ln162"/></StgValue>
</operation>

<operation id="3221" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge225" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3511" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit.21:1 %br_ln0 = br void %if.end.21

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="3222" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3513" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.21:0 %br_ln163 = br i1 %brmerge227, void %if.end224.21, void %_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit314.21

]]></Node>
<StgValue><ssdm name="br_ln163"/></StgValue>
</operation>

<operation id="3223" st_id="27" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge227" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3515" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit314.21:0 %store_ln165 = store i16 0, i4 %weight_buffer_21_1_addr_9

]]></Node>
<StgValue><ssdm name="store_ln165"/></StgValue>
</operation>

<operation id="3224" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge227" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3516" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit314.21:1 %br_ln0 = br void %if.end224.21

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="3225" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3518" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end224.21:0 %br_ln166 = br i1 %brmerge229, void %if.end243.21, void %_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit228.21

]]></Node>
<StgValue><ssdm name="br_ln166"/></StgValue>
</operation>

<operation id="3226" st_id="27" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge229" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3520" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit228.21:0 %store_ln168 = store i16 0, i4 %weight_buffer_21_2_addr_9

]]></Node>
<StgValue><ssdm name="store_ln168"/></StgValue>
</operation>

<operation id="3227" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge229" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3521" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit228.21:1 %br_ln0 = br void %if.end243.21

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="3228" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3523" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end243.21:0 %br_ln169 = br i1 %brmerge231, void %for.inc263.21, void %_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit142.21

]]></Node>
<StgValue><ssdm name="br_ln169"/></StgValue>
</operation>

<operation id="3229" st_id="27" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge231" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3525" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit142.21:0 %store_ln171 = store i16 0, i4 %weight_buffer_21_3_addr_9

]]></Node>
<StgValue><ssdm name="store_ln171"/></StgValue>
</operation>

<operation id="3230" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge231" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3526" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit142.21:1 %br_ln0 = br void %for.inc263.21

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="3231" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3528" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc263.21:0 %br_ln160 = br i1 %brmerge233, void %if.end.22, void %_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit.22

]]></Node>
<StgValue><ssdm name="br_ln160"/></StgValue>
</operation>

<operation id="3232" st_id="27" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge233" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3530" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit.22:0 %store_ln162 = store i16 0, i4 %weight_buffer_22_0_addr_9

]]></Node>
<StgValue><ssdm name="store_ln162"/></StgValue>
</operation>

<operation id="3233" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge233" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3531" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit.22:1 %br_ln0 = br void %if.end.22

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="3234" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3533" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.22:0 %br_ln163 = br i1 %brmerge235, void %if.end224.22, void %_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit314.22

]]></Node>
<StgValue><ssdm name="br_ln163"/></StgValue>
</operation>

<operation id="3235" st_id="27" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge235" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3535" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit314.22:0 %store_ln165 = store i16 0, i4 %weight_buffer_22_1_addr_9

]]></Node>
<StgValue><ssdm name="store_ln165"/></StgValue>
</operation>

<operation id="3236" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge235" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3536" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit314.22:1 %br_ln0 = br void %if.end224.22

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="3237" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3538" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end224.22:0 %br_ln166 = br i1 %brmerge237, void %if.end243.22, void %_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit228.22

]]></Node>
<StgValue><ssdm name="br_ln166"/></StgValue>
</operation>

<operation id="3238" st_id="27" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge237" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3540" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit228.22:0 %store_ln168 = store i16 0, i4 %weight_buffer_22_2_addr_9

]]></Node>
<StgValue><ssdm name="store_ln168"/></StgValue>
</operation>

<operation id="3239" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge237" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3541" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit228.22:1 %br_ln0 = br void %if.end243.22

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="3240" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3543" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end243.22:0 %br_ln169 = br i1 %brmerge239, void %for.inc263.22, void %_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit142.22

]]></Node>
<StgValue><ssdm name="br_ln169"/></StgValue>
</operation>

<operation id="3241" st_id="27" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge239" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3545" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit142.22:0 %store_ln171 = store i16 0, i4 %weight_buffer_22_3_addr_9

]]></Node>
<StgValue><ssdm name="store_ln171"/></StgValue>
</operation>

<operation id="3242" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge239" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3546" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit142.22:1 %br_ln0 = br void %for.inc263.22

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="3243" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3548" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc263.22:0 %br_ln160 = br i1 %brmerge241, void %if.end.23, void %_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit.23

]]></Node>
<StgValue><ssdm name="br_ln160"/></StgValue>
</operation>

<operation id="3244" st_id="27" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge241" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3550" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit.23:0 %store_ln162 = store i16 0, i4 %weight_buffer_23_0_addr_9

]]></Node>
<StgValue><ssdm name="store_ln162"/></StgValue>
</operation>

<operation id="3245" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge241" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3551" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit.23:1 %br_ln0 = br void %if.end.23

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="3246" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3553" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.23:0 %br_ln163 = br i1 %brmerge243, void %if.end224.23, void %_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit314.23

]]></Node>
<StgValue><ssdm name="br_ln163"/></StgValue>
</operation>

<operation id="3247" st_id="27" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge243" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3555" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit314.23:0 %store_ln165 = store i16 0, i4 %weight_buffer_23_1_addr_9

]]></Node>
<StgValue><ssdm name="store_ln165"/></StgValue>
</operation>

<operation id="3248" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge243" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3556" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit314.23:1 %br_ln0 = br void %if.end224.23

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="3249" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3558" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end224.23:0 %br_ln166 = br i1 %brmerge245, void %if.end243.23, void %_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit228.23

]]></Node>
<StgValue><ssdm name="br_ln166"/></StgValue>
</operation>

<operation id="3250" st_id="27" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge245" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3560" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit228.23:0 %store_ln168 = store i16 0, i4 %weight_buffer_23_2_addr_9

]]></Node>
<StgValue><ssdm name="store_ln168"/></StgValue>
</operation>

<operation id="3251" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge245" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3561" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit228.23:1 %br_ln0 = br void %if.end243.23

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="3252" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3563" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end243.23:0 %br_ln169 = br i1 %brmerge247, void %for.inc263.23, void %_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit142.23

]]></Node>
<StgValue><ssdm name="br_ln169"/></StgValue>
</operation>

<operation id="3253" st_id="27" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge247" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3565" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit142.23:0 %store_ln171 = store i16 0, i4 %weight_buffer_23_3_addr_9

]]></Node>
<StgValue><ssdm name="store_ln171"/></StgValue>
</operation>

<operation id="3254" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge247" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3566" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit142.23:1 %br_ln0 = br void %for.inc263.23

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="3255" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3568" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc263.23:0 %br_ln160 = br i1 %brmerge249, void %if.end.24, void %_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit.24

]]></Node>
<StgValue><ssdm name="br_ln160"/></StgValue>
</operation>

<operation id="3256" st_id="27" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge249" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3570" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit.24:0 %store_ln162 = store i16 0, i4 %weight_buffer_24_0_addr_9

]]></Node>
<StgValue><ssdm name="store_ln162"/></StgValue>
</operation>

<operation id="3257" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge249" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3571" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit.24:1 %br_ln0 = br void %if.end.24

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="3258" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3573" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.24:0 %br_ln163 = br i1 %brmerge251, void %if.end224.24, void %_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit314.24

]]></Node>
<StgValue><ssdm name="br_ln163"/></StgValue>
</operation>

<operation id="3259" st_id="27" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge251" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3575" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit314.24:0 %store_ln165 = store i16 0, i4 %weight_buffer_24_1_addr_9

]]></Node>
<StgValue><ssdm name="store_ln165"/></StgValue>
</operation>

<operation id="3260" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge251" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3576" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit314.24:1 %br_ln0 = br void %if.end224.24

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="3261" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3578" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end224.24:0 %br_ln166 = br i1 %brmerge253, void %if.end243.24, void %_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit228.24

]]></Node>
<StgValue><ssdm name="br_ln166"/></StgValue>
</operation>

<operation id="3262" st_id="27" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge253" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3580" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit228.24:0 %store_ln168 = store i16 0, i4 %weight_buffer_24_2_addr_9

]]></Node>
<StgValue><ssdm name="store_ln168"/></StgValue>
</operation>

<operation id="3263" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge253" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3581" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit228.24:1 %br_ln0 = br void %if.end243.24

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="3264" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3583" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end243.24:0 %br_ln169 = br i1 %brmerge255, void %for.inc263.24, void %_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit142.24

]]></Node>
<StgValue><ssdm name="br_ln169"/></StgValue>
</operation>

<operation id="3265" st_id="27" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge255" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3585" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit142.24:0 %store_ln171 = store i16 0, i4 %weight_buffer_24_3_addr_9

]]></Node>
<StgValue><ssdm name="store_ln171"/></StgValue>
</operation>

<operation id="3266" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge255" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3586" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit142.24:1 %br_ln0 = br void %for.inc263.24

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="3267" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3588" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc263.24:0 %br_ln160 = br i1 %brmerge257, void %if.end.25, void %_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit.25

]]></Node>
<StgValue><ssdm name="br_ln160"/></StgValue>
</operation>

<operation id="3268" st_id="27" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge257" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3590" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit.25:0 %store_ln162 = store i16 0, i4 %weight_buffer_25_0_addr_9

]]></Node>
<StgValue><ssdm name="store_ln162"/></StgValue>
</operation>

<operation id="3269" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge257" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3591" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit.25:1 %br_ln0 = br void %if.end.25

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="3270" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3593" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.25:0 %br_ln163 = br i1 %brmerge259, void %if.end224.25, void %_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit314.25

]]></Node>
<StgValue><ssdm name="br_ln163"/></StgValue>
</operation>

<operation id="3271" st_id="27" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge259" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3595" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit314.25:0 %store_ln165 = store i16 0, i4 %weight_buffer_25_1_addr_9

]]></Node>
<StgValue><ssdm name="store_ln165"/></StgValue>
</operation>

<operation id="3272" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge259" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3596" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit314.25:1 %br_ln0 = br void %if.end224.25

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="3273" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3598" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end224.25:0 %br_ln166 = br i1 %brmerge261, void %if.end243.25, void %_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit228.25

]]></Node>
<StgValue><ssdm name="br_ln166"/></StgValue>
</operation>

<operation id="3274" st_id="27" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge261" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3600" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit228.25:0 %store_ln168 = store i16 0, i4 %weight_buffer_25_2_addr_9

]]></Node>
<StgValue><ssdm name="store_ln168"/></StgValue>
</operation>

<operation id="3275" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge261" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3601" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit228.25:1 %br_ln0 = br void %if.end243.25

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="3276" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3603" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end243.25:0 %br_ln169 = br i1 %brmerge263, void %for.inc263.25, void %_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit142.25

]]></Node>
<StgValue><ssdm name="br_ln169"/></StgValue>
</operation>

<operation id="3277" st_id="27" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge263" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3605" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit142.25:0 %store_ln171 = store i16 0, i4 %weight_buffer_25_3_addr_9

]]></Node>
<StgValue><ssdm name="store_ln171"/></StgValue>
</operation>

<operation id="3278" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge263" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3606" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit142.25:1 %br_ln0 = br void %for.inc263.25

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="3279" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3608" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc263.25:0 %br_ln160 = br i1 %brmerge265, void %if.end.26, void %_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit.26

]]></Node>
<StgValue><ssdm name="br_ln160"/></StgValue>
</operation>

<operation id="3280" st_id="27" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge265" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3610" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit.26:0 %store_ln162 = store i16 0, i4 %weight_buffer_26_0_addr_9

]]></Node>
<StgValue><ssdm name="store_ln162"/></StgValue>
</operation>

<operation id="3281" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge265" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3611" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit.26:1 %br_ln0 = br void %if.end.26

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="3282" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3613" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.26:0 %br_ln163 = br i1 %brmerge267, void %if.end224.26, void %_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit314.26

]]></Node>
<StgValue><ssdm name="br_ln163"/></StgValue>
</operation>

<operation id="3283" st_id="27" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge267" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3615" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit314.26:0 %store_ln165 = store i16 0, i4 %weight_buffer_26_1_addr_9

]]></Node>
<StgValue><ssdm name="store_ln165"/></StgValue>
</operation>

<operation id="3284" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge267" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3616" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit314.26:1 %br_ln0 = br void %if.end224.26

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="3285" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3618" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end224.26:0 %br_ln166 = br i1 %brmerge269, void %if.end243.26, void %_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit228.26

]]></Node>
<StgValue><ssdm name="br_ln166"/></StgValue>
</operation>

<operation id="3286" st_id="27" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3620" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit228.26:0 %store_ln168 = store i16 0, i4 %weight_buffer_26_2_addr_9

]]></Node>
<StgValue><ssdm name="store_ln168"/></StgValue>
</operation>

<operation id="3287" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3621" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit228.26:1 %br_ln0 = br void %if.end243.26

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="3288" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3623" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end243.26:0 %br_ln169 = br i1 %brmerge271, void %for.inc263.26, void %_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit142.26

]]></Node>
<StgValue><ssdm name="br_ln169"/></StgValue>
</operation>

<operation id="3289" st_id="27" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge271" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3625" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit142.26:0 %store_ln171 = store i16 0, i4 %weight_buffer_26_3_addr_9

]]></Node>
<StgValue><ssdm name="store_ln171"/></StgValue>
</operation>

<operation id="3290" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge271" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3626" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit142.26:1 %br_ln0 = br void %for.inc263.26

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="3291" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3628" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc263.26:0 %br_ln160 = br i1 %brmerge273, void %if.end.27, void %_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit.27

]]></Node>
<StgValue><ssdm name="br_ln160"/></StgValue>
</operation>

<operation id="3292" st_id="27" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3630" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit.27:0 %store_ln162 = store i16 0, i4 %weight_buffer_27_0_addr_9

]]></Node>
<StgValue><ssdm name="store_ln162"/></StgValue>
</operation>

<operation id="3293" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3631" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit.27:1 %br_ln0 = br void %if.end.27

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="3294" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3633" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.27:0 %br_ln163 = br i1 %brmerge275, void %if.end224.27, void %_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit314.27

]]></Node>
<StgValue><ssdm name="br_ln163"/></StgValue>
</operation>

<operation id="3295" st_id="27" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge275" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3635" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit314.27:0 %store_ln165 = store i16 0, i4 %weight_buffer_27_1_addr_9

]]></Node>
<StgValue><ssdm name="store_ln165"/></StgValue>
</operation>

<operation id="3296" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge275" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3636" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit314.27:1 %br_ln0 = br void %if.end224.27

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="3297" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3638" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end224.27:0 %br_ln166 = br i1 %brmerge277, void %if.end243.27, void %_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit228.27

]]></Node>
<StgValue><ssdm name="br_ln166"/></StgValue>
</operation>

<operation id="3298" st_id="27" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge277" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3640" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit228.27:0 %store_ln168 = store i16 0, i4 %weight_buffer_27_2_addr_9

]]></Node>
<StgValue><ssdm name="store_ln168"/></StgValue>
</operation>

<operation id="3299" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge277" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3641" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit228.27:1 %br_ln0 = br void %if.end243.27

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="3300" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3643" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end243.27:0 %br_ln169 = br i1 %brmerge279, void %for.inc263.27, void %_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit142.27

]]></Node>
<StgValue><ssdm name="br_ln169"/></StgValue>
</operation>

<operation id="3301" st_id="27" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge279" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3645" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit142.27:0 %store_ln171 = store i16 0, i4 %weight_buffer_27_3_addr_9

]]></Node>
<StgValue><ssdm name="store_ln171"/></StgValue>
</operation>

<operation id="3302" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge279" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3646" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit142.27:1 %br_ln0 = br void %for.inc263.27

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="3303" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3648" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc263.27:0 %br_ln160 = br i1 %brmerge281, void %if.end.28, void %_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit.28

]]></Node>
<StgValue><ssdm name="br_ln160"/></StgValue>
</operation>

<operation id="3304" st_id="27" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge281" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3650" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit.28:0 %store_ln162 = store i16 0, i4 %weight_buffer_28_0_addr_9

]]></Node>
<StgValue><ssdm name="store_ln162"/></StgValue>
</operation>

<operation id="3305" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge281" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3651" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit.28:1 %br_ln0 = br void %if.end.28

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="3306" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3653" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.28:0 %br_ln163 = br i1 %brmerge283, void %if.end224.28, void %_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit314.28

]]></Node>
<StgValue><ssdm name="br_ln163"/></StgValue>
</operation>

<operation id="3307" st_id="27" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge283" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3655" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit314.28:0 %store_ln165 = store i16 0, i4 %weight_buffer_28_1_addr_9

]]></Node>
<StgValue><ssdm name="store_ln165"/></StgValue>
</operation>

<operation id="3308" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge283" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3656" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit314.28:1 %br_ln0 = br void %if.end224.28

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="3309" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3658" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end224.28:0 %br_ln166 = br i1 %brmerge285, void %if.end243.28, void %_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit228.28

]]></Node>
<StgValue><ssdm name="br_ln166"/></StgValue>
</operation>

<operation id="3310" st_id="27" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge285" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3660" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit228.28:0 %store_ln168 = store i16 0, i4 %weight_buffer_28_2_addr_9

]]></Node>
<StgValue><ssdm name="store_ln168"/></StgValue>
</operation>

<operation id="3311" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge285" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3661" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit228.28:1 %br_ln0 = br void %if.end243.28

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="3312" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3663" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end243.28:0 %br_ln169 = br i1 %brmerge287, void %for.inc263.28, void %_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit142.28

]]></Node>
<StgValue><ssdm name="br_ln169"/></StgValue>
</operation>

<operation id="3313" st_id="27" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge287" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3665" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit142.28:0 %store_ln171 = store i16 0, i4 %weight_buffer_28_3_addr_9

]]></Node>
<StgValue><ssdm name="store_ln171"/></StgValue>
</operation>

<operation id="3314" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge287" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3666" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit142.28:1 %br_ln0 = br void %for.inc263.28

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="3315" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3668" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc263.28:0 %br_ln160 = br i1 %brmerge289, void %if.end.29, void %_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit.29

]]></Node>
<StgValue><ssdm name="br_ln160"/></StgValue>
</operation>

<operation id="3316" st_id="27" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3670" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit.29:0 %store_ln162 = store i16 0, i4 %weight_buffer_29_0_addr_9

]]></Node>
<StgValue><ssdm name="store_ln162"/></StgValue>
</operation>

<operation id="3317" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3671" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit.29:1 %br_ln0 = br void %if.end.29

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="3318" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3673" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.29:0 %br_ln163 = br i1 %brmerge291, void %if.end224.29, void %_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit314.29

]]></Node>
<StgValue><ssdm name="br_ln163"/></StgValue>
</operation>

<operation id="3319" st_id="27" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge291" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3675" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit314.29:0 %store_ln165 = store i16 0, i4 %weight_buffer_29_1_addr_9

]]></Node>
<StgValue><ssdm name="store_ln165"/></StgValue>
</operation>

<operation id="3320" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge291" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3676" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit314.29:1 %br_ln0 = br void %if.end224.29

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="3321" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3678" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end224.29:0 %br_ln166 = br i1 %brmerge293, void %if.end243.29, void %_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit228.29

]]></Node>
<StgValue><ssdm name="br_ln166"/></StgValue>
</operation>

<operation id="3322" st_id="27" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge293" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3680" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit228.29:0 %store_ln168 = store i16 0, i4 %weight_buffer_29_2_addr_9

]]></Node>
<StgValue><ssdm name="store_ln168"/></StgValue>
</operation>

<operation id="3323" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge293" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3681" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit228.29:1 %br_ln0 = br void %if.end243.29

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="3324" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3683" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end243.29:0 %br_ln169 = br i1 %brmerge295, void %for.inc263.29, void %_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit142.29

]]></Node>
<StgValue><ssdm name="br_ln169"/></StgValue>
</operation>

<operation id="3325" st_id="27" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge295" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3685" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit142.29:0 %store_ln171 = store i16 0, i4 %weight_buffer_29_3_addr_9

]]></Node>
<StgValue><ssdm name="store_ln171"/></StgValue>
</operation>

<operation id="3326" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge295" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3686" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit142.29:1 %br_ln0 = br void %for.inc263.29

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="3327" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3688" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc263.29:0 %br_ln160 = br i1 %brmerge297, void %if.end.30, void %_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit.30

]]></Node>
<StgValue><ssdm name="br_ln160"/></StgValue>
</operation>

<operation id="3328" st_id="27" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge297" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3690" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit.30:0 %store_ln162 = store i16 0, i4 %weight_buffer_30_0_addr_9

]]></Node>
<StgValue><ssdm name="store_ln162"/></StgValue>
</operation>

<operation id="3329" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge297" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3691" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit.30:1 %br_ln0 = br void %if.end.30

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="3330" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3693" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.30:0 %br_ln163 = br i1 %brmerge299, void %if.end224.30, void %_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit314.30

]]></Node>
<StgValue><ssdm name="br_ln163"/></StgValue>
</operation>

<operation id="3331" st_id="27" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge299" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3695" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit314.30:0 %store_ln165 = store i16 0, i4 %weight_buffer_30_1_addr_9

]]></Node>
<StgValue><ssdm name="store_ln165"/></StgValue>
</operation>

<operation id="3332" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge299" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3696" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit314.30:1 %br_ln0 = br void %if.end224.30

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="3333" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3698" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end224.30:0 %br_ln166 = br i1 %brmerge301, void %if.end243.30, void %_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit228.30

]]></Node>
<StgValue><ssdm name="br_ln166"/></StgValue>
</operation>

<operation id="3334" st_id="27" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge301" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3700" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit228.30:0 %store_ln168 = store i16 0, i4 %weight_buffer_30_2_addr_9

]]></Node>
<StgValue><ssdm name="store_ln168"/></StgValue>
</operation>

<operation id="3335" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge301" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3701" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit228.30:1 %br_ln0 = br void %if.end243.30

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="3336" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3703" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end243.30:0 %br_ln169 = br i1 %brmerge303, void %for.inc263.30, void %_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit142.30

]]></Node>
<StgValue><ssdm name="br_ln169"/></StgValue>
</operation>

<operation id="3337" st_id="27" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge303" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3705" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit142.30:0 %store_ln171 = store i16 0, i4 %weight_buffer_30_3_addr_9

]]></Node>
<StgValue><ssdm name="store_ln171"/></StgValue>
</operation>

<operation id="3338" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge303" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3706" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit142.30:1 %br_ln0 = br void %for.inc263.30

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="3339" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3708" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc263.30:0 %br_ln160 = br i1 %brmerge305, void %if.end.31, void %_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit.31

]]></Node>
<StgValue><ssdm name="br_ln160"/></StgValue>
</operation>

<operation id="3340" st_id="27" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge305" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3710" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit.31:0 %store_ln162 = store i16 0, i4 %weight_buffer_31_0_addr_9

]]></Node>
<StgValue><ssdm name="store_ln162"/></StgValue>
</operation>

<operation id="3341" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge305" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3711" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit.31:1 %br_ln0 = br void %if.end.31

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="3342" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3713" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.31:0 %br_ln163 = br i1 %brmerge307, void %if.end224.31, void %_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit314.31

]]></Node>
<StgValue><ssdm name="br_ln163"/></StgValue>
</operation>

<operation id="3343" st_id="27" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge307" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3715" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit314.31:0 %store_ln165 = store i16 0, i4 %weight_buffer_31_1_addr_9

]]></Node>
<StgValue><ssdm name="store_ln165"/></StgValue>
</operation>

<operation id="3344" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge307" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3716" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit314.31:1 %br_ln0 = br void %if.end224.31

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="3345" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3718" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end224.31:0 %br_ln166 = br i1 %brmerge309, void %if.end243.31, void %_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit228.31

]]></Node>
<StgValue><ssdm name="br_ln166"/></StgValue>
</operation>

<operation id="3346" st_id="27" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge309" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3720" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit228.31:0 %store_ln168 = store i16 0, i4 %weight_buffer_31_2_addr_9

]]></Node>
<StgValue><ssdm name="store_ln168"/></StgValue>
</operation>

<operation id="3347" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge309" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3721" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit228.31:1 %br_ln0 = br void %if.end243.31

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="3348" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3723" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end243.31:0 %br_ln169 = br i1 %brmerge311, void %for.inc263.31, void %_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit142.31

]]></Node>
<StgValue><ssdm name="br_ln169"/></StgValue>
</operation>

<operation id="3349" st_id="27" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge311" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3725" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit142.31:0 %store_ln171 = store i16 0, i4 %weight_buffer_31_3_addr_9

]]></Node>
<StgValue><ssdm name="store_ln171"/></StgValue>
</operation>

<operation id="3350" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge311" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3726" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit142.31:1 %br_ln0 = br void %for.inc263.31

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="3351" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3728" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc263.31:0 %Kx_cnt = add i2 %select_ln153, i2 1

]]></Node>
<StgValue><ssdm name="Kx_cnt"/></StgValue>
</operation>

<operation id="3352" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3729" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc263.31:1 %icmp_ln155 = icmp_eq  i2 %Kx_cnt, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln155"/></StgValue>
</operation>

<operation id="3353" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3730" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc263.31:2 %icmp_ln153 = icmp_eq  i4 %indvar_flatten7689, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln153"/></StgValue>
</operation>

<operation id="3354" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3731" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc263.31:3 %br_ln153 = br i1 %icmp_ln153, void %for.inc269, void %for.end271

]]></Node>
<StgValue><ssdm name="br_ln153"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="3355" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3733" bw="0">
<![CDATA[
for.end271:0 %ret_ln190 = ret

]]></Node>
<StgValue><ssdm name="ret_ln190"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
