===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 2.5913 seconds

  ----User Time----  ----Wall Time----  ----Name----
    0.3019 (  9.3%)    0.3019 ( 11.6%)  FIR Parser
    1.3751 ( 42.3%)    1.1019 ( 42.5%)  'firrtl.circuit' Pipeline
    0.7791 ( 24.0%)    0.7791 ( 30.1%)    LowerFIRRTLTypes
    0.5491 ( 16.9%)    0.2759 ( 10.6%)    'firrtl.module' Pipeline
    0.0999 (  3.1%)    0.0551 (  2.1%)      CSE
    0.0030 (  0.1%)    0.0019 (  0.1%)        (A) DominanceInfo
    0.4088 ( 12.6%)    0.2098 (  8.1%)      SimpleCanonicalizer
    0.0404 (  1.2%)    0.0218 (  0.8%)      CheckWidths
    0.2243 (  6.9%)    0.2243 (  8.7%)  LowerFIRRTLToRTL
    0.0704 (  2.2%)    0.0704 (  2.7%)  RTLMemSimImpl
    0.7303 ( 22.5%)    0.3676 ( 14.2%)  'rtl.module' Pipeline
    0.0690 (  2.1%)    0.0423 (  1.6%)    RTLCleanup
    0.1740 (  5.4%)    0.0906 (  3.5%)    CSE
    0.0067 (  0.2%)    0.0041 (  0.2%)      (A) DominanceInfo
    0.4873 ( 15.0%)    0.2527 (  9.8%)    SimpleCanonicalizer
    0.0919 (  2.8%)    0.0919 (  3.5%)  RTLLegalizeNames
    0.0575 (  1.8%)    0.0336 (  1.3%)  'rtl.module' Pipeline
    0.0575 (  1.8%)    0.0336 (  1.3%)    PrettifyVerilog
    0.2196 (  6.8%)    0.2196 (  8.5%)  Output
    0.0009 (  0.0%)    0.0009 (  0.0%)  Rest
    3.2511 (100.0%)    2.5913 (100.0%)  Total

{
  totalTime: 2.602,
  maxMemory: 88768512
}
