design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v,incdir="$ref_dir/../../../../ultra96.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../ultra96.srcs/sources_1/bd/design_1/ipshared/00a3/hdl"incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ipshared/00a3/hdl"incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim_tlm"incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0"incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ipshared/7d3c/hdl/verilog"incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ipshared/c45e/hdl/verilog"
design_1.v,verilog,xil_defaultlib,../../../bd/design_1/sim/design_1.v,incdir="$ref_dir/../../../../ultra96.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../ultra96.srcs/sources_1/bd/design_1/ipshared/00a3/hdl"incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ipshared/00a3/hdl"incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim_tlm"incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0"incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ipshared/7d3c/hdl/verilog"incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ipshared/c45e/hdl/verilog"
design_1_lepton_if_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_lepton_if_0_0/sim/design_1_lepton_if_0_0.v,incdir="$ref_dir/../../../../ultra96.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../ultra96.srcs/sources_1/bd/design_1/ipshared/00a3/hdl"incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ipshared/00a3/hdl"incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim_tlm"incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0"incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ipshared/7d3c/hdl/verilog"incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ipshared/c45e/hdl/verilog"
design_1_proc_sys_reset_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_proc_sys_reset_0_0/sim/design_1_proc_sys_reset_0_0.vhd,incdir="$ref_dir/../../../../ultra96.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../ultra96.srcs/sources_1/bd/design_1/ipshared/00a3/hdl"incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ipshared/00a3/hdl"incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim_tlm"incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0"incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ipshared/7d3c/hdl/verilog"incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ipshared/c45e/hdl/verilog"
design_1_ila_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_ila_0_0/sim/design_1_ila_0_0.v,incdir="$ref_dir/../../../../ultra96.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../ultra96.srcs/sources_1/bd/design_1/ipshared/00a3/hdl"incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ipshared/00a3/hdl"incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim_tlm"incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0"incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ipshared/7d3c/hdl/verilog"incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ipshared/c45e/hdl/verilog"
glbl.v,Verilog,xil_defaultlib,glbl.v
