and r0, r1, r0, lsr #9 
add r2, r0, #9 
tst r2, r0 
mvnne r2, r0 
add r2, r2, #14 
lsr r3, r2, #13 
add r2, r3, #14 
