

================================================================
== Vivado HLS Report for 'AttentionMatmulArbit'
================================================================
* Date:           Fri Jan 13 09:14:10 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        hls_project
* Solution:       solution_1
* Product family: zynquplus
* Target device:  xczu19eg-ffvc1760-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     1.838|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    9|  263|    9|  263|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+---------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  |   Trip  |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  |  Count  | Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+---------+----------+
        |- Loop 1     |    8|  262|  4 ~ 131 |          -|          -|        2|    no    |
        | + Loop 1.1  |    1|  128|         2|          1|          1| 1 ~ 128 |    yes   |
        +-------------+-----+-----+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+---------+--------+-----+
|       Name      | BRAM_18K| DSP48E|    FF   |   LUT  | URAM|
+-----------------+---------+-------+---------+--------+-----+
|DSP              |        -|      -|        -|       -|    -|
|Expression       |        -|      -|        0|     159|    -|
|FIFO             |        -|      -|        -|       -|    -|
|Instance         |        -|      -|        -|       -|    -|
|Memory           |        -|      -|        -|       -|    -|
|Multiplexer      |        -|      -|        -|     447|    -|
|Register         |        -|      -|     1732|       -|    -|
+-----------------+---------+-------+---------+--------+-----+
|Total            |        0|      0|     1732|     606|    0|
+-----------------+---------+-------+---------+--------+-----+
|Available        |     1968|   1968|  1045440|  522720|  128|
+-----------------+---------+-------+---------+--------+-----+
|Utilization (%)  |        0|      0|    ~0   |   ~0   |    0|
+-----------------+---------+-------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |i_fu_329_p2                       |     +    |      0|  0|  39|          32|           1|
    |iter_fu_306_p2                    |     +    |      0|  0|   9|           2|           1|
    |ap_block_state3_pp0_stage0_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op32_write_state2    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op34_write_state2    |    and   |      0|  0|   2|           1|           1|
    |in_V_data_V_0_load_A              |    and   |      0|  0|   2|           1|           1|
    |in_V_data_V_0_load_B              |    and   |      0|  0|   2|           1|           1|
    |in_V_dest_V_0_load_A              |    and   |      0|  0|   2|           1|           1|
    |in_V_dest_V_0_load_B              |    and   |      0|  0|   2|           1|           1|
    |in_V_id_V_0_load_A                |    and   |      0|  0|   2|           1|           1|
    |in_V_id_V_0_load_B                |    and   |      0|  0|   2|           1|           1|
    |in_V_last_V_0_load_A              |    and   |      0|  0|   2|           1|           1|
    |in_V_last_V_0_load_B              |    and   |      0|  0|   2|           1|           1|
    |in_V_user_V_0_load_A              |    and   |      0|  0|   2|           1|           1|
    |in_V_user_V_0_load_B              |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op32          |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op34          |    and   |      0|  0|   2|           1|           1|
    |icmp_ln796_fu_300_p2              |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln802_fu_324_p2              |   icmp   |      0|  0|  20|          32|          32|
    |in_V_data_V_0_state_cmp_full      |   icmp   |      0|  0|   8|           2|           1|
    |in_V_dest_V_0_state_cmp_full      |   icmp   |      0|  0|   8|           2|           1|
    |in_V_id_V_0_state_cmp_full        |   icmp   |      0|  0|   8|           2|           1|
    |in_V_last_V_0_state_cmp_full      |   icmp   |      0|  0|   8|           2|           1|
    |in_V_user_V_0_state_cmp_full      |   icmp   |      0|  0|   8|           2|           1|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state2                   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter1  |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 159|         100|          64|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  27|          5|    1|          5|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |  15|          3|    1|          3|
    |i_0_reg_259              |   9|          2|   32|         64|
    |in_V_data_V_0_data_out   |   9|          2|  512|       1024|
    |in_V_data_V_0_state      |  15|          3|    2|          6|
    |in_V_dest_V_0_data_out   |   9|          2|    8|         16|
    |in_V_dest_V_0_state      |  15|          3|    2|          6|
    |in_V_id_V_0_data_out     |   9|          2|    8|         16|
    |in_V_id_V_0_state        |  15|          3|    2|          6|
    |in_V_last_V_0_data_out   |   9|          2|    1|          2|
    |in_V_last_V_0_state      |  15|          3|    2|          6|
    |in_V_user_V_0_data_out   |   9|          2|   16|         32|
    |in_V_user_V_0_state      |  15|          3|    2|          6|
    |in_r_TDATA_blk_n         |   9|          2|    1|          2|
    |iter_0_reg_248           |   9|          2|    2|          4|
    |out_0_V_data_V_blk_n     |   9|          2|    1|          2|
    |out_0_V_data_V_din       |  15|          3|  512|       1536|
    |out_0_V_dest_V_blk_n     |   9|          2|    1|          2|
    |out_0_V_dest_V_din       |  15|          3|    8|         24|
    |out_0_V_id_V_blk_n       |   9|          2|    1|          2|
    |out_0_V_id_V_din         |  15|          3|    8|         24|
    |out_0_V_last_V_blk_n     |   9|          2|    1|          2|
    |out_0_V_last_V_din       |  15|          3|    1|          3|
    |out_0_V_user_V_blk_n     |   9|          2|    1|          2|
    |out_0_V_user_V_din       |  15|          3|   16|         48|
    |out_1_V_data_V_blk_n     |   9|          2|    1|          2|
    |out_1_V_data_V_din       |  15|          3|  512|       1536|
    |out_1_V_dest_V_blk_n     |   9|          2|    1|          2|
    |out_1_V_dest_V_din       |  15|          3|    8|         24|
    |out_1_V_id_V_blk_n       |   9|          2|    1|          2|
    |out_1_V_id_V_din         |  15|          3|    8|         24|
    |out_1_V_last_V_blk_n     |   9|          2|    1|          2|
    |out_1_V_last_V_din       |  15|          3|    1|          3|
    |out_1_V_user_V_blk_n     |   9|          2|    1|          2|
    |out_1_V_user_V_din       |  15|          3|   16|         48|
    |real_start               |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 447|         93| 1694|       4492|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+-----+----+-----+-----------+
    |           Name          |  FF | LUT| Bits| Const Bits|
    +-------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                |    4|   0|    4|          0|
    |ap_done_reg              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |    1|   0|    1|          0|
    |i_0_reg_259              |   32|   0|   32|          0|
    |in_V_data_V_0_payload_A  |  512|   0|  512|          0|
    |in_V_data_V_0_payload_B  |  512|   0|  512|          0|
    |in_V_data_V_0_sel_rd     |    1|   0|    1|          0|
    |in_V_data_V_0_sel_wr     |    1|   0|    1|          0|
    |in_V_data_V_0_state      |    2|   0|    2|          0|
    |in_V_dest_V_0_payload_A  |    8|   0|    8|          0|
    |in_V_dest_V_0_payload_B  |    8|   0|    8|          0|
    |in_V_dest_V_0_sel_rd     |    1|   0|    1|          0|
    |in_V_dest_V_0_sel_wr     |    1|   0|    1|          0|
    |in_V_dest_V_0_state      |    2|   0|    2|          0|
    |in_V_id_V_0_payload_A    |    8|   0|    8|          0|
    |in_V_id_V_0_payload_B    |    8|   0|    8|          0|
    |in_V_id_V_0_sel_rd       |    1|   0|    1|          0|
    |in_V_id_V_0_sel_wr       |    1|   0|    1|          0|
    |in_V_id_V_0_state        |    2|   0|    2|          0|
    |in_V_last_V_0_payload_A  |    1|   0|    1|          0|
    |in_V_last_V_0_payload_B  |    1|   0|    1|          0|
    |in_V_last_V_0_sel_rd     |    1|   0|    1|          0|
    |in_V_last_V_0_sel_wr     |    1|   0|    1|          0|
    |in_V_last_V_0_state      |    2|   0|    2|          0|
    |in_V_user_V_0_payload_A  |   16|   0|   16|          0|
    |in_V_user_V_0_payload_B  |   16|   0|   16|          0|
    |in_V_user_V_0_sel_rd     |    1|   0|    1|          0|
    |in_V_user_V_0_sel_wr     |    1|   0|    1|          0|
    |in_V_user_V_0_state      |    2|   0|    2|          0|
    |iter_0_reg_248           |    2|   0|    2|          0|
    |iter_reg_339             |    2|   0|    2|          0|
    |start_once_reg           |    1|   0|    1|          0|
    |tmp_144_reg_349          |    1|   0|    1|          0|
    |tmp_data_V_10_reg_362    |  512|   0|  512|          0|
    |tmp_dest_V_4_reg_374     |    8|   0|    8|          0|
    |tmp_id_V_4_reg_368       |    8|   0|    8|          0|
    |tmp_last_V_4_reg_386     |    1|   0|    1|          0|
    |tmp_user_V_6_reg_380     |   16|   0|   16|          0|
    |trunc_ln681_reg_344      |   32|   0|   32|          0|
    +-------------------------+-----+----+-----+-----------+
    |Total                    | 1732|   0| 1732|          0|
    +-------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+----------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-----------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs | AttentionMatmulArbit | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs | AttentionMatmulArbit | return value |
|ap_start               |  in |    1| ap_ctrl_hs | AttentionMatmulArbit | return value |
|start_full_n           |  in |    1| ap_ctrl_hs | AttentionMatmulArbit | return value |
|ap_done                | out |    1| ap_ctrl_hs | AttentionMatmulArbit | return value |
|ap_continue            |  in |    1| ap_ctrl_hs | AttentionMatmulArbit | return value |
|ap_idle                | out |    1| ap_ctrl_hs | AttentionMatmulArbit | return value |
|ap_ready               | out |    1| ap_ctrl_hs | AttentionMatmulArbit | return value |
|start_out              | out |    1| ap_ctrl_hs | AttentionMatmulArbit | return value |
|start_write            | out |    1| ap_ctrl_hs | AttentionMatmulArbit | return value |
|in_r_TDATA             |  in |  512|    axis    |      in_V_data_V     |    pointer   |
|in_r_TVALID            |  in |    1|    axis    |      in_V_last_V     |    pointer   |
|in_r_TREADY            | out |    1|    axis    |      in_V_last_V     |    pointer   |
|in_r_TLAST             |  in |    1|    axis    |      in_V_last_V     |    pointer   |
|in_r_TID               |  in |    8|    axis    |       in_V_id_V      |    pointer   |
|in_r_TDEST             |  in |    8|    axis    |      in_V_dest_V     |    pointer   |
|in_r_TUSER             |  in |   16|    axis    |      in_V_user_V     |    pointer   |
|out_0_V_data_V_din     | out |  512|   ap_fifo  |    out_0_V_data_V    |    pointer   |
|out_0_V_data_V_full_n  |  in |    1|   ap_fifo  |    out_0_V_data_V    |    pointer   |
|out_0_V_data_V_write   | out |    1|   ap_fifo  |    out_0_V_data_V    |    pointer   |
|out_1_V_data_V_din     | out |  512|   ap_fifo  |    out_1_V_data_V    |    pointer   |
|out_1_V_data_V_full_n  |  in |    1|   ap_fifo  |    out_1_V_data_V    |    pointer   |
|out_1_V_data_V_write   | out |    1|   ap_fifo  |    out_1_V_data_V    |    pointer   |
|out_0_V_id_V_din       | out |    8|   ap_fifo  |     out_0_V_id_V     |    pointer   |
|out_0_V_id_V_full_n    |  in |    1|   ap_fifo  |     out_0_V_id_V     |    pointer   |
|out_0_V_id_V_write     | out |    1|   ap_fifo  |     out_0_V_id_V     |    pointer   |
|out_1_V_id_V_din       | out |    8|   ap_fifo  |     out_1_V_id_V     |    pointer   |
|out_1_V_id_V_full_n    |  in |    1|   ap_fifo  |     out_1_V_id_V     |    pointer   |
|out_1_V_id_V_write     | out |    1|   ap_fifo  |     out_1_V_id_V     |    pointer   |
|out_0_V_dest_V_din     | out |    8|   ap_fifo  |    out_0_V_dest_V    |    pointer   |
|out_0_V_dest_V_full_n  |  in |    1|   ap_fifo  |    out_0_V_dest_V    |    pointer   |
|out_0_V_dest_V_write   | out |    1|   ap_fifo  |    out_0_V_dest_V    |    pointer   |
|out_1_V_dest_V_din     | out |    8|   ap_fifo  |    out_1_V_dest_V    |    pointer   |
|out_1_V_dest_V_full_n  |  in |    1|   ap_fifo  |    out_1_V_dest_V    |    pointer   |
|out_1_V_dest_V_write   | out |    1|   ap_fifo  |    out_1_V_dest_V    |    pointer   |
|out_0_V_user_V_din     | out |   16|   ap_fifo  |    out_0_V_user_V    |    pointer   |
|out_0_V_user_V_full_n  |  in |    1|   ap_fifo  |    out_0_V_user_V    |    pointer   |
|out_0_V_user_V_write   | out |    1|   ap_fifo  |    out_0_V_user_V    |    pointer   |
|out_1_V_user_V_din     | out |   16|   ap_fifo  |    out_1_V_user_V    |    pointer   |
|out_1_V_user_V_full_n  |  in |    1|   ap_fifo  |    out_1_V_user_V    |    pointer   |
|out_1_V_user_V_write   | out |    1|   ap_fifo  |    out_1_V_user_V    |    pointer   |
|out_0_V_last_V_din     | out |    1|   ap_fifo  |    out_0_V_last_V    |    pointer   |
|out_0_V_last_V_full_n  |  in |    1|   ap_fifo  |    out_0_V_last_V    |    pointer   |
|out_0_V_last_V_write   | out |    1|   ap_fifo  |    out_0_V_last_V    |    pointer   |
|out_1_V_last_V_din     | out |    1|   ap_fifo  |    out_1_V_last_V    |    pointer   |
|out_1_V_last_V_full_n  |  in |    1|   ap_fifo  |    out_1_V_last_V    |    pointer   |
|out_1_V_last_V_write   | out |    1|   ap_fifo  |    out_1_V_last_V    |    pointer   |
+-----------------------+-----+-----+------------+----------------------+--------------+

