;redcode
;assert 1
	SPL 0, <-902
	CMP -7, <-420
	MOV -1, <-22
	MOV -7, <-20
	DJN -1, @-20
	SUB @127, 100
	SLT -130, 9
	ADD -1, <-20
	ADD 240, 0
	SPL -7, @-420
	DAT <-0, #4
	ADD -130, 9
	ADD -130, 9
	ADD 240, 0
	SUB #72, @200
	SUB -7, <-29
	SUB <0, @2
	ADD 210, 60
	DAT <-0, #4
	SLT 210, 30
	DJN -1, @-20
	SLT 210, 60
	SUB @124, 100
	CMP -7, <-420
	SUB @0, @2
	SUB -7, <-29
	SUB @127, 100
	SUB @124, 100
	SUB <0, @2
	ADD 270, 2
	SUB @127, 100
	SUB #72, @200
	SUB @124, 100
	CMP -4, <-20
	SUB @0, @2
	MOV -1, <-22
	ADD #210, 30
	ADD 270, 60
	ADD @121, 106
	SUB 210, 60
	SPL 0, <-902
	SUB <0, @2
	ADD 240, 0
	SPL 300, 90
	SPL 300, 90
	SUB -4, <-20
	SPL 0, <-902
	MOV -7, <-20
	SPL 0, <-902
	SLT 0, @40
