Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Mon Nov  3 23:56:03 2025
| Host         : DESKTOP-92OKADH running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file bd_0_wrapper_control_sets_placed.rpt
| Design       : bd_0_wrapper
| Device       : xck26
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     6 |
|    Minimum number of control sets                        |     6 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |     1 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     6 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     5 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              12 |            3 |
| Yes          | No                    | No                     |            3663 |          548 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+--------------------------------------------------------------------------+------------------+------------------+----------------+--------------+
| Clock Signal |                               Enable Signal                              | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------+--------------------------------------------------------------------------+------------------+------------------+----------------+--------------+
|  ap_clk      |                                                                          | ap_rst_n         |                3 |             12 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/regslice_both_input_r_U/E[0]                        |                  |                2 |             16 |         8.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/regslice_both_output_r_U/load_p1                    |                  |                3 |             16 |         5.33 |
|  ap_clk      | bd_0_i/hls_inst/inst/regslice_both_input_r_U/load_p2                     |                  |               10 |             16 |         1.60 |
|  ap_clk      | bd_0_i/hls_inst/inst/regslice_both_input_r_U/load_p1                     |                  |                6 |             36 |         6.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/regslice_both_input_r_U/input_r_TREADY_int_regslice |                  |              537 |           3603 |         6.71 |
+--------------+--------------------------------------------------------------------------+------------------+------------------+----------------+--------------+


