;
; File Name: cyfitteriar.inc
; 
; PSoC Creator  4.4
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar.inc
    INCLUDE cydeviceiar_trm.inc

/* EOC */
EOC__0__INTTYPE EQU CYREG_PICU4_INTTYPE0
EOC__0__MASK EQU 0x01
EOC__0__PC EQU CYREG_PRT4_PC0
EOC__0__PORT EQU 4
EOC__0__SHIFT EQU 0
EOC__AG EQU CYREG_PRT4_AG
EOC__AMUX EQU CYREG_PRT4_AMUX
EOC__BIE EQU CYREG_PRT4_BIE
EOC__BIT_MASK EQU CYREG_PRT4_BIT_MASK
EOC__BYP EQU CYREG_PRT4_BYP
EOC__CTL EQU CYREG_PRT4_CTL
EOC__DM0 EQU CYREG_PRT4_DM0
EOC__DM1 EQU CYREG_PRT4_DM1
EOC__DM2 EQU CYREG_PRT4_DM2
EOC__DR EQU CYREG_PRT4_DR
EOC__INP_DIS EQU CYREG_PRT4_INP_DIS
EOC__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
EOC__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
EOC__LCD_EN EQU CYREG_PRT4_LCD_EN
EOC__MASK EQU 0x01
EOC__PORT EQU 4
EOC__PRT EQU CYREG_PRT4_PRT
EOC__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
EOC__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
EOC__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
EOC__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
EOC__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
EOC__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
EOC__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
EOC__PS EQU CYREG_PRT4_PS
EOC__SHIFT EQU 0
EOC__SLW EQU CYREG_PRT4_SLW

/* LCD */
LCD_LCDPort__0__INTTYPE EQU CYREG_PICU2_INTTYPE0
LCD_LCDPort__0__MASK EQU 0x01
LCD_LCDPort__0__PC EQU CYREG_PRT2_PC0
LCD_LCDPort__0__PORT EQU 2
LCD_LCDPort__0__SHIFT EQU 0
LCD_LCDPort__1__INTTYPE EQU CYREG_PICU2_INTTYPE1
LCD_LCDPort__1__MASK EQU 0x02
LCD_LCDPort__1__PC EQU CYREG_PRT2_PC1
LCD_LCDPort__1__PORT EQU 2
LCD_LCDPort__1__SHIFT EQU 1
LCD_LCDPort__2__INTTYPE EQU CYREG_PICU2_INTTYPE2
LCD_LCDPort__2__MASK EQU 0x04
LCD_LCDPort__2__PC EQU CYREG_PRT2_PC2
LCD_LCDPort__2__PORT EQU 2
LCD_LCDPort__2__SHIFT EQU 2
LCD_LCDPort__3__INTTYPE EQU CYREG_PICU2_INTTYPE3
LCD_LCDPort__3__MASK EQU 0x08
LCD_LCDPort__3__PC EQU CYREG_PRT2_PC3
LCD_LCDPort__3__PORT EQU 2
LCD_LCDPort__3__SHIFT EQU 3
LCD_LCDPort__4__INTTYPE EQU CYREG_PICU2_INTTYPE4
LCD_LCDPort__4__MASK EQU 0x10
LCD_LCDPort__4__PC EQU CYREG_PRT2_PC4
LCD_LCDPort__4__PORT EQU 2
LCD_LCDPort__4__SHIFT EQU 4
LCD_LCDPort__5__INTTYPE EQU CYREG_PICU2_INTTYPE5
LCD_LCDPort__5__MASK EQU 0x20
LCD_LCDPort__5__PC EQU CYREG_PRT2_PC5
LCD_LCDPort__5__PORT EQU 2
LCD_LCDPort__5__SHIFT EQU 5
LCD_LCDPort__6__INTTYPE EQU CYREG_PICU2_INTTYPE6
LCD_LCDPort__6__MASK EQU 0x40
LCD_LCDPort__6__PC EQU CYREG_PRT2_PC6
LCD_LCDPort__6__PORT EQU 2
LCD_LCDPort__6__SHIFT EQU 6
LCD_LCDPort__AG EQU CYREG_PRT2_AG
LCD_LCDPort__AMUX EQU CYREG_PRT2_AMUX
LCD_LCDPort__BIE EQU CYREG_PRT2_BIE
LCD_LCDPort__BIT_MASK EQU CYREG_PRT2_BIT_MASK
LCD_LCDPort__BYP EQU CYREG_PRT2_BYP
LCD_LCDPort__CTL EQU CYREG_PRT2_CTL
LCD_LCDPort__DM0 EQU CYREG_PRT2_DM0
LCD_LCDPort__DM1 EQU CYREG_PRT2_DM1
LCD_LCDPort__DM2 EQU CYREG_PRT2_DM2
LCD_LCDPort__DR EQU CYREG_PRT2_DR
LCD_LCDPort__INP_DIS EQU CYREG_PRT2_INP_DIS
LCD_LCDPort__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
LCD_LCDPort__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
LCD_LCDPort__LCD_EN EQU CYREG_PRT2_LCD_EN
LCD_LCDPort__MASK EQU 0x7F
LCD_LCDPort__PORT EQU 2
LCD_LCDPort__PRT EQU CYREG_PRT2_PRT
LCD_LCDPort__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
LCD_LCDPort__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
LCD_LCDPort__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
LCD_LCDPort__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
LCD_LCDPort__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
LCD_LCDPort__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
LCD_LCDPort__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
LCD_LCDPort__PS EQU CYREG_PRT2_PS
LCD_LCDPort__SHIFT EQU 0
LCD_LCDPort__SLW EQU CYREG_PRT2_SLW

/* Clock */
Clock__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
Clock__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
Clock__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
Clock__CFG2_SRC_SEL_MASK EQU 0x07
Clock__INDEX EQU 0x00
Clock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock__PM_ACT_MSK EQU 0x01
Clock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock__PM_STBY_MSK EQU 0x01

/* Pin_1 */
Pin_1__0__INTTYPE EQU CYREG_PICU3_INTTYPE0
Pin_1__0__MASK EQU 0x01
Pin_1__0__PC EQU CYREG_PRT3_PC0
Pin_1__0__PORT EQU 3
Pin_1__0__SHIFT EQU 0
Pin_1__AG EQU CYREG_PRT3_AG
Pin_1__AMUX EQU CYREG_PRT3_AMUX
Pin_1__BIE EQU CYREG_PRT3_BIE
Pin_1__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Pin_1__BYP EQU CYREG_PRT3_BYP
Pin_1__CTL EQU CYREG_PRT3_CTL
Pin_1__DM0 EQU CYREG_PRT3_DM0
Pin_1__DM1 EQU CYREG_PRT3_DM1
Pin_1__DM2 EQU CYREG_PRT3_DM2
Pin_1__DR EQU CYREG_PRT3_DR
Pin_1__INP_DIS EQU CYREG_PRT3_INP_DIS
Pin_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Pin_1__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Pin_1__LCD_EN EQU CYREG_PRT3_LCD_EN
Pin_1__MASK EQU 0x01
Pin_1__PORT EQU 3
Pin_1__PRT EQU CYREG_PRT3_PRT
Pin_1__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Pin_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Pin_1__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Pin_1__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Pin_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Pin_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Pin_1__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Pin_1__PS EQU CYREG_PRT3_PS
Pin_1__SHIFT EQU 0
Pin_1__SLW EQU CYREG_PRT3_SLW

/* Pin_2 */
Pin_2__0__INTTYPE EQU CYREG_PICU3_INTTYPE1
Pin_2__0__MASK EQU 0x02
Pin_2__0__PC EQU CYREG_PRT3_PC1
Pin_2__0__PORT EQU 3
Pin_2__0__SHIFT EQU 1
Pin_2__AG EQU CYREG_PRT3_AG
Pin_2__AMUX EQU CYREG_PRT3_AMUX
Pin_2__BIE EQU CYREG_PRT3_BIE
Pin_2__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Pin_2__BYP EQU CYREG_PRT3_BYP
Pin_2__CTL EQU CYREG_PRT3_CTL
Pin_2__DM0 EQU CYREG_PRT3_DM0
Pin_2__DM1 EQU CYREG_PRT3_DM1
Pin_2__DM2 EQU CYREG_PRT3_DM2
Pin_2__DR EQU CYREG_PRT3_DR
Pin_2__INP_DIS EQU CYREG_PRT3_INP_DIS
Pin_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Pin_2__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Pin_2__LCD_EN EQU CYREG_PRT3_LCD_EN
Pin_2__MASK EQU 0x02
Pin_2__PORT EQU 3
Pin_2__PRT EQU CYREG_PRT3_PRT
Pin_2__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Pin_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Pin_2__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Pin_2__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Pin_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Pin_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Pin_2__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Pin_2__PS EQU CYREG_PRT3_PS
Pin_2__SHIFT EQU 1
Pin_2__SLW EQU CYREG_PRT3_SLW

/* Pin_3 */
Pin_3__0__INTTYPE EQU CYREG_PICU3_INTTYPE2
Pin_3__0__MASK EQU 0x04
Pin_3__0__PC EQU CYREG_PRT3_PC2
Pin_3__0__PORT EQU 3
Pin_3__0__SHIFT EQU 2
Pin_3__AG EQU CYREG_PRT3_AG
Pin_3__AMUX EQU CYREG_PRT3_AMUX
Pin_3__BIE EQU CYREG_PRT3_BIE
Pin_3__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Pin_3__BYP EQU CYREG_PRT3_BYP
Pin_3__CTL EQU CYREG_PRT3_CTL
Pin_3__DM0 EQU CYREG_PRT3_DM0
Pin_3__DM1 EQU CYREG_PRT3_DM1
Pin_3__DM2 EQU CYREG_PRT3_DM2
Pin_3__DR EQU CYREG_PRT3_DR
Pin_3__INP_DIS EQU CYREG_PRT3_INP_DIS
Pin_3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Pin_3__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Pin_3__LCD_EN EQU CYREG_PRT3_LCD_EN
Pin_3__MASK EQU 0x04
Pin_3__PORT EQU 3
Pin_3__PRT EQU CYREG_PRT3_PRT
Pin_3__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Pin_3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Pin_3__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Pin_3__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Pin_3__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Pin_3__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Pin_3__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Pin_3__PS EQU CYREG_PRT3_PS
Pin_3__SHIFT EQU 2
Pin_3__SLW EQU CYREG_PRT3_SLW

/* Pin_4 */
Pin_4__0__INTTYPE EQU CYREG_PICU3_INTTYPE3
Pin_4__0__MASK EQU 0x08
Pin_4__0__PC EQU CYREG_PRT3_PC3
Pin_4__0__PORT EQU 3
Pin_4__0__SHIFT EQU 3
Pin_4__AG EQU CYREG_PRT3_AG
Pin_4__AMUX EQU CYREG_PRT3_AMUX
Pin_4__BIE EQU CYREG_PRT3_BIE
Pin_4__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Pin_4__BYP EQU CYREG_PRT3_BYP
Pin_4__CTL EQU CYREG_PRT3_CTL
Pin_4__DM0 EQU CYREG_PRT3_DM0
Pin_4__DM1 EQU CYREG_PRT3_DM1
Pin_4__DM2 EQU CYREG_PRT3_DM2
Pin_4__DR EQU CYREG_PRT3_DR
Pin_4__INP_DIS EQU CYREG_PRT3_INP_DIS
Pin_4__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Pin_4__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Pin_4__LCD_EN EQU CYREG_PRT3_LCD_EN
Pin_4__MASK EQU 0x08
Pin_4__PORT EQU 3
Pin_4__PRT EQU CYREG_PRT3_PRT
Pin_4__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Pin_4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Pin_4__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Pin_4__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Pin_4__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Pin_4__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Pin_4__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Pin_4__PS EQU CYREG_PRT3_PS
Pin_4__SHIFT EQU 3
Pin_4__SLW EQU CYREG_PRT3_SLW

/* VDAC8_1 */
VDAC8_1_viDAC8__CR0 EQU CYREG_DAC2_CR0
VDAC8_1_viDAC8__CR1 EQU CYREG_DAC2_CR1
VDAC8_1_viDAC8__D EQU CYREG_DAC2_D
VDAC8_1_viDAC8__PM_ACT_CFG EQU CYREG_PM_ACT_CFG8
VDAC8_1_viDAC8__PM_ACT_MSK EQU 0x04
VDAC8_1_viDAC8__PM_STBY_CFG EQU CYREG_PM_STBY_CFG8
VDAC8_1_viDAC8__PM_STBY_MSK EQU 0x04
VDAC8_1_viDAC8__STROBE EQU CYREG_DAC2_STROBE
VDAC8_1_viDAC8__SW0 EQU CYREG_DAC2_SW0
VDAC8_1_viDAC8__SW2 EQU CYREG_DAC2_SW2
VDAC8_1_viDAC8__SW3 EQU CYREG_DAC2_SW3
VDAC8_1_viDAC8__SW4 EQU CYREG_DAC2_SW4
VDAC8_1_viDAC8__TR EQU CYREG_DAC2_TR
VDAC8_1_viDAC8__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M1
VDAC8_1_viDAC8__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M2
VDAC8_1_viDAC8__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M3
VDAC8_1_viDAC8__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M4
VDAC8_1_viDAC8__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M5
VDAC8_1_viDAC8__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M6
VDAC8_1_viDAC8__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M7
VDAC8_1_viDAC8__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M8
VDAC8_1_viDAC8__TST EQU CYREG_DAC2_TST

/* VDAC8_2 */
VDAC8_2_viDAC8__CR0 EQU CYREG_DAC1_CR0
VDAC8_2_viDAC8__CR1 EQU CYREG_DAC1_CR1
VDAC8_2_viDAC8__D EQU CYREG_DAC1_D
VDAC8_2_viDAC8__PM_ACT_CFG EQU CYREG_PM_ACT_CFG8
VDAC8_2_viDAC8__PM_ACT_MSK EQU 0x02
VDAC8_2_viDAC8__PM_STBY_CFG EQU CYREG_PM_STBY_CFG8
VDAC8_2_viDAC8__PM_STBY_MSK EQU 0x02
VDAC8_2_viDAC8__STROBE EQU CYREG_DAC1_STROBE
VDAC8_2_viDAC8__SW0 EQU CYREG_DAC1_SW0
VDAC8_2_viDAC8__SW2 EQU CYREG_DAC1_SW2
VDAC8_2_viDAC8__SW3 EQU CYREG_DAC1_SW3
VDAC8_2_viDAC8__SW4 EQU CYREG_DAC1_SW4
VDAC8_2_viDAC8__TR EQU CYREG_DAC1_TR
VDAC8_2_viDAC8__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M1
VDAC8_2_viDAC8__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M2
VDAC8_2_viDAC8__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M3
VDAC8_2_viDAC8__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M4
VDAC8_2_viDAC8__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M5
VDAC8_2_viDAC8__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M6
VDAC8_2_viDAC8__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M7
VDAC8_2_viDAC8__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M8
VDAC8_2_viDAC8__TST EQU CYREG_DAC1_TST

/* VDAC8_3 */
VDAC8_3_viDAC8__CR0 EQU CYREG_DAC3_CR0
VDAC8_3_viDAC8__CR1 EQU CYREG_DAC3_CR1
VDAC8_3_viDAC8__D EQU CYREG_DAC3_D
VDAC8_3_viDAC8__PM_ACT_CFG EQU CYREG_PM_ACT_CFG8
VDAC8_3_viDAC8__PM_ACT_MSK EQU 0x08
VDAC8_3_viDAC8__PM_STBY_CFG EQU CYREG_PM_STBY_CFG8
VDAC8_3_viDAC8__PM_STBY_MSK EQU 0x08
VDAC8_3_viDAC8__STROBE EQU CYREG_DAC3_STROBE
VDAC8_3_viDAC8__SW0 EQU CYREG_DAC3_SW0
VDAC8_3_viDAC8__SW2 EQU CYREG_DAC3_SW2
VDAC8_3_viDAC8__SW3 EQU CYREG_DAC3_SW3
VDAC8_3_viDAC8__SW4 EQU CYREG_DAC3_SW4
VDAC8_3_viDAC8__TR EQU CYREG_DAC3_TR
VDAC8_3_viDAC8__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M1
VDAC8_3_viDAC8__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M2
VDAC8_3_viDAC8__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M3
VDAC8_3_viDAC8__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M4
VDAC8_3_viDAC8__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M5
VDAC8_3_viDAC8__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M6
VDAC8_3_viDAC8__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M7
VDAC8_3_viDAC8__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M8
VDAC8_3_viDAC8__TST EQU CYREG_DAC3_TST

/* VDAC8_4 */
VDAC8_4_viDAC8__CR0 EQU CYREG_DAC0_CR0
VDAC8_4_viDAC8__CR1 EQU CYREG_DAC0_CR1
VDAC8_4_viDAC8__D EQU CYREG_DAC0_D
VDAC8_4_viDAC8__PM_ACT_CFG EQU CYREG_PM_ACT_CFG8
VDAC8_4_viDAC8__PM_ACT_MSK EQU 0x01
VDAC8_4_viDAC8__PM_STBY_CFG EQU CYREG_PM_STBY_CFG8
VDAC8_4_viDAC8__PM_STBY_MSK EQU 0x01
VDAC8_4_viDAC8__STROBE EQU CYREG_DAC0_STROBE
VDAC8_4_viDAC8__SW0 EQU CYREG_DAC0_SW0
VDAC8_4_viDAC8__SW2 EQU CYREG_DAC0_SW2
VDAC8_4_viDAC8__SW3 EQU CYREG_DAC0_SW3
VDAC8_4_viDAC8__SW4 EQU CYREG_DAC0_SW4
VDAC8_4_viDAC8__TR EQU CYREG_DAC0_TR
VDAC8_4_viDAC8__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M1
VDAC8_4_viDAC8__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M2
VDAC8_4_viDAC8__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M3
VDAC8_4_viDAC8__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M4
VDAC8_4_viDAC8__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M5
VDAC8_4_viDAC8__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M6
VDAC8_4_viDAC8__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M7
VDAC8_4_viDAC8__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M8
VDAC8_4_viDAC8__TST EQU CYREG_DAC0_TST

/* vdac_pin_1 */
vdac_pin_1__0__INTTYPE EQU CYREG_PICU3_INTTYPE4
vdac_pin_1__0__MASK EQU 0x10
vdac_pin_1__0__PC EQU CYREG_PRT3_PC4
vdac_pin_1__0__PORT EQU 3
vdac_pin_1__0__SHIFT EQU 4
vdac_pin_1__AG EQU CYREG_PRT3_AG
vdac_pin_1__AMUX EQU CYREG_PRT3_AMUX
vdac_pin_1__BIE EQU CYREG_PRT3_BIE
vdac_pin_1__BIT_MASK EQU CYREG_PRT3_BIT_MASK
vdac_pin_1__BYP EQU CYREG_PRT3_BYP
vdac_pin_1__CTL EQU CYREG_PRT3_CTL
vdac_pin_1__DM0 EQU CYREG_PRT3_DM0
vdac_pin_1__DM1 EQU CYREG_PRT3_DM1
vdac_pin_1__DM2 EQU CYREG_PRT3_DM2
vdac_pin_1__DR EQU CYREG_PRT3_DR
vdac_pin_1__INP_DIS EQU CYREG_PRT3_INP_DIS
vdac_pin_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
vdac_pin_1__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
vdac_pin_1__LCD_EN EQU CYREG_PRT3_LCD_EN
vdac_pin_1__MASK EQU 0x10
vdac_pin_1__PORT EQU 3
vdac_pin_1__PRT EQU CYREG_PRT3_PRT
vdac_pin_1__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
vdac_pin_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
vdac_pin_1__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
vdac_pin_1__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
vdac_pin_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
vdac_pin_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
vdac_pin_1__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
vdac_pin_1__PS EQU CYREG_PRT3_PS
vdac_pin_1__SHIFT EQU 4
vdac_pin_1__SLW EQU CYREG_PRT3_SLW

/* vdac_pin_2 */
vdac_pin_2__0__INTTYPE EQU CYREG_PICU3_INTTYPE5
vdac_pin_2__0__MASK EQU 0x20
vdac_pin_2__0__PC EQU CYREG_PRT3_PC5
vdac_pin_2__0__PORT EQU 3
vdac_pin_2__0__SHIFT EQU 5
vdac_pin_2__AG EQU CYREG_PRT3_AG
vdac_pin_2__AMUX EQU CYREG_PRT3_AMUX
vdac_pin_2__BIE EQU CYREG_PRT3_BIE
vdac_pin_2__BIT_MASK EQU CYREG_PRT3_BIT_MASK
vdac_pin_2__BYP EQU CYREG_PRT3_BYP
vdac_pin_2__CTL EQU CYREG_PRT3_CTL
vdac_pin_2__DM0 EQU CYREG_PRT3_DM0
vdac_pin_2__DM1 EQU CYREG_PRT3_DM1
vdac_pin_2__DM2 EQU CYREG_PRT3_DM2
vdac_pin_2__DR EQU CYREG_PRT3_DR
vdac_pin_2__INP_DIS EQU CYREG_PRT3_INP_DIS
vdac_pin_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
vdac_pin_2__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
vdac_pin_2__LCD_EN EQU CYREG_PRT3_LCD_EN
vdac_pin_2__MASK EQU 0x20
vdac_pin_2__PORT EQU 3
vdac_pin_2__PRT EQU CYREG_PRT3_PRT
vdac_pin_2__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
vdac_pin_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
vdac_pin_2__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
vdac_pin_2__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
vdac_pin_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
vdac_pin_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
vdac_pin_2__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
vdac_pin_2__PS EQU CYREG_PRT3_PS
vdac_pin_2__SHIFT EQU 5
vdac_pin_2__SLW EQU CYREG_PRT3_SLW

/* vdac_pin_3 */
vdac_pin_3__0__INTTYPE EQU CYREG_PICU3_INTTYPE6
vdac_pin_3__0__MASK EQU 0x40
vdac_pin_3__0__PC EQU CYREG_PRT3_PC6
vdac_pin_3__0__PORT EQU 3
vdac_pin_3__0__SHIFT EQU 6
vdac_pin_3__AG EQU CYREG_PRT3_AG
vdac_pin_3__AMUX EQU CYREG_PRT3_AMUX
vdac_pin_3__BIE EQU CYREG_PRT3_BIE
vdac_pin_3__BIT_MASK EQU CYREG_PRT3_BIT_MASK
vdac_pin_3__BYP EQU CYREG_PRT3_BYP
vdac_pin_3__CTL EQU CYREG_PRT3_CTL
vdac_pin_3__DM0 EQU CYREG_PRT3_DM0
vdac_pin_3__DM1 EQU CYREG_PRT3_DM1
vdac_pin_3__DM2 EQU CYREG_PRT3_DM2
vdac_pin_3__DR EQU CYREG_PRT3_DR
vdac_pin_3__INP_DIS EQU CYREG_PRT3_INP_DIS
vdac_pin_3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
vdac_pin_3__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
vdac_pin_3__LCD_EN EQU CYREG_PRT3_LCD_EN
vdac_pin_3__MASK EQU 0x40
vdac_pin_3__PORT EQU 3
vdac_pin_3__PRT EQU CYREG_PRT3_PRT
vdac_pin_3__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
vdac_pin_3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
vdac_pin_3__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
vdac_pin_3__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
vdac_pin_3__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
vdac_pin_3__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
vdac_pin_3__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
vdac_pin_3__PS EQU CYREG_PRT3_PS
vdac_pin_3__SHIFT EQU 6
vdac_pin_3__SLW EQU CYREG_PRT3_SLW

/* vdac_pin_4 */
vdac_pin_4__0__INTTYPE EQU CYREG_PICU3_INTTYPE7
vdac_pin_4__0__MASK EQU 0x80
vdac_pin_4__0__PC EQU CYREG_PRT3_PC7
vdac_pin_4__0__PORT EQU 3
vdac_pin_4__0__SHIFT EQU 7
vdac_pin_4__AG EQU CYREG_PRT3_AG
vdac_pin_4__AMUX EQU CYREG_PRT3_AMUX
vdac_pin_4__BIE EQU CYREG_PRT3_BIE
vdac_pin_4__BIT_MASK EQU CYREG_PRT3_BIT_MASK
vdac_pin_4__BYP EQU CYREG_PRT3_BYP
vdac_pin_4__CTL EQU CYREG_PRT3_CTL
vdac_pin_4__DM0 EQU CYREG_PRT3_DM0
vdac_pin_4__DM1 EQU CYREG_PRT3_DM1
vdac_pin_4__DM2 EQU CYREG_PRT3_DM2
vdac_pin_4__DR EQU CYREG_PRT3_DR
vdac_pin_4__INP_DIS EQU CYREG_PRT3_INP_DIS
vdac_pin_4__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
vdac_pin_4__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
vdac_pin_4__LCD_EN EQU CYREG_PRT3_LCD_EN
vdac_pin_4__MASK EQU 0x80
vdac_pin_4__PORT EQU 3
vdac_pin_4__PRT EQU CYREG_PRT3_PRT
vdac_pin_4__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
vdac_pin_4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
vdac_pin_4__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
vdac_pin_4__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
vdac_pin_4__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
vdac_pin_4__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
vdac_pin_4__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
vdac_pin_4__PS EQU CYREG_PRT3_PS
vdac_pin_4__SHIFT EQU 7
vdac_pin_4__SLW EQU CYREG_PRT3_SLW

/* ADC_SAR_Seq */
ADC_SAR_Seq_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
ADC_SAR_Seq_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB05_06_CTL
ADC_SAR_Seq_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB05_06_CTL
ADC_SAR_Seq_bSAR_SEQ_ChannelCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB05_06_CTL
ADC_SAR_Seq_bSAR_SEQ_ChannelCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB05_06_CTL
ADC_SAR_Seq_bSAR_SEQ_ChannelCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB05_06_MSK
ADC_SAR_Seq_bSAR_SEQ_ChannelCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB05_06_MSK
ADC_SAR_Seq_bSAR_SEQ_ChannelCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB05_06_MSK
ADC_SAR_Seq_bSAR_SEQ_ChannelCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB05_06_MSK
ADC_SAR_Seq_bSAR_SEQ_ChannelCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
ADC_SAR_Seq_bSAR_SEQ_ChannelCounter__CONTROL_REG EQU CYREG_B0_UDB05_CTL
ADC_SAR_Seq_bSAR_SEQ_ChannelCounter__CONTROL_ST_REG EQU CYREG_B0_UDB05_ST_CTL
ADC_SAR_Seq_bSAR_SEQ_ChannelCounter__COUNT_REG EQU CYREG_B0_UDB05_CTL
ADC_SAR_Seq_bSAR_SEQ_ChannelCounter__COUNT_ST_REG EQU CYREG_B0_UDB05_ST_CTL
ADC_SAR_Seq_bSAR_SEQ_ChannelCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
ADC_SAR_Seq_bSAR_SEQ_ChannelCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
ADC_SAR_Seq_bSAR_SEQ_ChannelCounter__PERIOD_REG EQU CYREG_B0_UDB05_MSK
ADC_SAR_Seq_bSAR_SEQ_ChannelCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
ADC_SAR_Seq_bSAR_SEQ_ChannelCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB05_06_ST
ADC_SAR_Seq_bSAR_SEQ_ChannelCounter_ST__MASK_REG EQU CYREG_B0_UDB05_MSK
ADC_SAR_Seq_bSAR_SEQ_ChannelCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
ADC_SAR_Seq_bSAR_SEQ_ChannelCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
ADC_SAR_Seq_bSAR_SEQ_ChannelCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
ADC_SAR_Seq_bSAR_SEQ_ChannelCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB05_ST_CTL
ADC_SAR_Seq_bSAR_SEQ_ChannelCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB05_ST_CTL
ADC_SAR_Seq_bSAR_SEQ_ChannelCounter_ST__STATUS_REG EQU CYREG_B0_UDB05_ST
ADC_SAR_Seq_bSAR_SEQ_CtrlReg__0__MASK EQU 0x01
ADC_SAR_Seq_bSAR_SEQ_CtrlReg__0__POS EQU 0
ADC_SAR_Seq_bSAR_SEQ_CtrlReg__1__MASK EQU 0x02
ADC_SAR_Seq_bSAR_SEQ_CtrlReg__1__POS EQU 1
ADC_SAR_Seq_bSAR_SEQ_CtrlReg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
ADC_SAR_Seq_bSAR_SEQ_CtrlReg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB04_05_CTL
ADC_SAR_Seq_bSAR_SEQ_CtrlReg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB04_05_CTL
ADC_SAR_Seq_bSAR_SEQ_CtrlReg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB04_05_CTL
ADC_SAR_Seq_bSAR_SEQ_CtrlReg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB04_05_CTL
ADC_SAR_Seq_bSAR_SEQ_CtrlReg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB04_05_MSK
ADC_SAR_Seq_bSAR_SEQ_CtrlReg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB04_05_MSK
ADC_SAR_Seq_bSAR_SEQ_CtrlReg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB04_05_MSK
ADC_SAR_Seq_bSAR_SEQ_CtrlReg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB04_05_MSK
ADC_SAR_Seq_bSAR_SEQ_CtrlReg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
ADC_SAR_Seq_bSAR_SEQ_CtrlReg__CONTROL_REG EQU CYREG_B0_UDB04_CTL
ADC_SAR_Seq_bSAR_SEQ_CtrlReg__CONTROL_ST_REG EQU CYREG_B0_UDB04_ST_CTL
ADC_SAR_Seq_bSAR_SEQ_CtrlReg__COUNT_REG EQU CYREG_B0_UDB04_CTL
ADC_SAR_Seq_bSAR_SEQ_CtrlReg__COUNT_ST_REG EQU CYREG_B0_UDB04_ST_CTL
ADC_SAR_Seq_bSAR_SEQ_CtrlReg__MASK EQU 0x03
ADC_SAR_Seq_bSAR_SEQ_CtrlReg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
ADC_SAR_Seq_bSAR_SEQ_CtrlReg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
ADC_SAR_Seq_bSAR_SEQ_CtrlReg__PERIOD_REG EQU CYREG_B0_UDB04_MSK
ADC_SAR_Seq_bSAR_SEQ_EOCSts__0__MASK EQU 0x01
ADC_SAR_Seq_bSAR_SEQ_EOCSts__0__POS EQU 0
ADC_SAR_Seq_bSAR_SEQ_EOCSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
ADC_SAR_Seq_bSAR_SEQ_EOCSts__16BIT_STATUS_REG EQU CYREG_B0_UDB06_07_ST
ADC_SAR_Seq_bSAR_SEQ_EOCSts__MASK EQU 0x01
ADC_SAR_Seq_bSAR_SEQ_EOCSts__MASK_REG EQU CYREG_B0_UDB06_MSK
ADC_SAR_Seq_bSAR_SEQ_EOCSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
ADC_SAR_Seq_bSAR_SEQ_EOCSts__STATUS_REG EQU CYREG_B0_UDB06_ST
ADC_SAR_Seq_FinalBuf__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
ADC_SAR_Seq_FinalBuf__DRQ_NUMBER EQU 0
ADC_SAR_Seq_FinalBuf__NUMBEROF_TDS EQU 0
ADC_SAR_Seq_FinalBuf__PRIORITY EQU 2
ADC_SAR_Seq_FinalBuf__TERMIN_EN EQU 0
ADC_SAR_Seq_FinalBuf__TERMIN_SEL EQU 0
ADC_SAR_Seq_FinalBuf__TERMOUT0_EN EQU 1
ADC_SAR_Seq_FinalBuf__TERMOUT0_SEL EQU 0
ADC_SAR_Seq_FinalBuf__TERMOUT1_EN EQU 0
ADC_SAR_Seq_FinalBuf__TERMOUT1_SEL EQU 0
ADC_SAR_Seq_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ADC_SAR_Seq_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ADC_SAR_Seq_IRQ__INTC_MASK EQU 0x01
ADC_SAR_Seq_IRQ__INTC_NUMBER EQU 0
ADC_SAR_Seq_IRQ__INTC_PRIOR_NUM EQU 7
ADC_SAR_Seq_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
ADC_SAR_Seq_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ADC_SAR_Seq_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
ADC_SAR_Seq_SAR_ADC_SAR__CLK EQU CYREG_SAR1_CLK
ADC_SAR_Seq_SAR_ADC_SAR__CSR0 EQU CYREG_SAR1_CSR0
ADC_SAR_Seq_SAR_ADC_SAR__CSR1 EQU CYREG_SAR1_CSR1
ADC_SAR_Seq_SAR_ADC_SAR__CSR2 EQU CYREG_SAR1_CSR2
ADC_SAR_Seq_SAR_ADC_SAR__CSR3 EQU CYREG_SAR1_CSR3
ADC_SAR_Seq_SAR_ADC_SAR__CSR4 EQU CYREG_SAR1_CSR4
ADC_SAR_Seq_SAR_ADC_SAR__CSR5 EQU CYREG_SAR1_CSR5
ADC_SAR_Seq_SAR_ADC_SAR__CSR6 EQU CYREG_SAR1_CSR6
ADC_SAR_Seq_SAR_ADC_SAR__PM_ACT_CFG EQU CYREG_PM_ACT_CFG11
ADC_SAR_Seq_SAR_ADC_SAR__PM_ACT_MSK EQU 0x02
ADC_SAR_Seq_SAR_ADC_SAR__PM_STBY_CFG EQU CYREG_PM_STBY_CFG11
ADC_SAR_Seq_SAR_ADC_SAR__PM_STBY_MSK EQU 0x02
ADC_SAR_Seq_SAR_ADC_SAR__SW0 EQU CYREG_SAR1_SW0
ADC_SAR_Seq_SAR_ADC_SAR__SW2 EQU CYREG_SAR1_SW2
ADC_SAR_Seq_SAR_ADC_SAR__SW3 EQU CYREG_SAR1_SW3
ADC_SAR_Seq_SAR_ADC_SAR__SW4 EQU CYREG_SAR1_SW4
ADC_SAR_Seq_SAR_ADC_SAR__SW6 EQU CYREG_SAR1_SW6
ADC_SAR_Seq_SAR_ADC_SAR__TR0 EQU CYREG_SAR1_TR0
ADC_SAR_Seq_SAR_ADC_SAR__WRK0 EQU CYREG_SAR1_WRK0
ADC_SAR_Seq_SAR_ADC_SAR__WRK1 EQU CYREG_SAR1_WRK1
ADC_SAR_Seq_SAR_Bypass__0__INTTYPE EQU CYREG_PICU0_INTTYPE2
ADC_SAR_Seq_SAR_Bypass__0__MASK EQU 0x04
ADC_SAR_Seq_SAR_Bypass__0__PC EQU CYREG_PRT0_PC2
ADC_SAR_Seq_SAR_Bypass__0__PORT EQU 0
ADC_SAR_Seq_SAR_Bypass__0__SHIFT EQU 2
ADC_SAR_Seq_SAR_Bypass__AG EQU CYREG_PRT0_AG
ADC_SAR_Seq_SAR_Bypass__AMUX EQU CYREG_PRT0_AMUX
ADC_SAR_Seq_SAR_Bypass__BIE EQU CYREG_PRT0_BIE
ADC_SAR_Seq_SAR_Bypass__BIT_MASK EQU CYREG_PRT0_BIT_MASK
ADC_SAR_Seq_SAR_Bypass__BYP EQU CYREG_PRT0_BYP
ADC_SAR_Seq_SAR_Bypass__CTL EQU CYREG_PRT0_CTL
ADC_SAR_Seq_SAR_Bypass__DM0 EQU CYREG_PRT0_DM0
ADC_SAR_Seq_SAR_Bypass__DM1 EQU CYREG_PRT0_DM1
ADC_SAR_Seq_SAR_Bypass__DM2 EQU CYREG_PRT0_DM2
ADC_SAR_Seq_SAR_Bypass__DR EQU CYREG_PRT0_DR
ADC_SAR_Seq_SAR_Bypass__INP_DIS EQU CYREG_PRT0_INP_DIS
ADC_SAR_Seq_SAR_Bypass__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
ADC_SAR_Seq_SAR_Bypass__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
ADC_SAR_Seq_SAR_Bypass__LCD_EN EQU CYREG_PRT0_LCD_EN
ADC_SAR_Seq_SAR_Bypass__MASK EQU 0x04
ADC_SAR_Seq_SAR_Bypass__PORT EQU 0
ADC_SAR_Seq_SAR_Bypass__PRT EQU CYREG_PRT0_PRT
ADC_SAR_Seq_SAR_Bypass__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
ADC_SAR_Seq_SAR_Bypass__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
ADC_SAR_Seq_SAR_Bypass__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
ADC_SAR_Seq_SAR_Bypass__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
ADC_SAR_Seq_SAR_Bypass__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
ADC_SAR_Seq_SAR_Bypass__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
ADC_SAR_Seq_SAR_Bypass__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
ADC_SAR_Seq_SAR_Bypass__PS EQU CYREG_PRT0_PS
ADC_SAR_Seq_SAR_Bypass__SHIFT EQU 2
ADC_SAR_Seq_SAR_Bypass__SLW EQU CYREG_PRT0_SLW
ADC_SAR_Seq_TempBuf__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
ADC_SAR_Seq_TempBuf__DRQ_NUMBER EQU 1
ADC_SAR_Seq_TempBuf__NUMBEROF_TDS EQU 0
ADC_SAR_Seq_TempBuf__PRIORITY EQU 2
ADC_SAR_Seq_TempBuf__TERMIN_EN EQU 0
ADC_SAR_Seq_TempBuf__TERMIN_SEL EQU 0
ADC_SAR_Seq_TempBuf__TERMOUT0_EN EQU 1
ADC_SAR_Seq_TempBuf__TERMOUT0_SEL EQU 1
ADC_SAR_Seq_TempBuf__TERMOUT1_EN EQU 0
ADC_SAR_Seq_TempBuf__TERMOUT1_SEL EQU 0

/* Miscellaneous */
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 26
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E123069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 26
CYDEV_CHIP_MEMBER_4AA EQU 25
CYDEV_CHIP_MEMBER_4AB EQU 30
CYDEV_CHIP_MEMBER_4AC EQU 14
CYDEV_CHIP_MEMBER_4AD EQU 15
CYDEV_CHIP_MEMBER_4AE EQU 16
CYDEV_CHIP_MEMBER_4D EQU 20
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 27
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 24
CYDEV_CHIP_MEMBER_4I EQU 32
CYDEV_CHIP_MEMBER_4J EQU 21
CYDEV_CHIP_MEMBER_4K EQU 22
CYDEV_CHIP_MEMBER_4L EQU 31
CYDEV_CHIP_MEMBER_4M EQU 29
CYDEV_CHIP_MEMBER_4N EQU 11
CYDEV_CHIP_MEMBER_4O EQU 8
CYDEV_CHIP_MEMBER_4P EQU 28
CYDEV_CHIP_MEMBER_4Q EQU 17
CYDEV_CHIP_MEMBER_4R EQU 9
CYDEV_CHIP_MEMBER_4S EQU 12
CYDEV_CHIP_MEMBER_4T EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 23
CYDEV_CHIP_MEMBER_4W EQU 13
CYDEV_CHIP_MEMBER_4X EQU 7
CYDEV_CHIP_MEMBER_4Y EQU 18
CYDEV_CHIP_MEMBER_4Z EQU 19
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 33
CYDEV_CHIP_MEMBER_FM3 EQU 37
CYDEV_CHIP_MEMBER_FM4 EQU 38
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 34
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 35
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 36
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4AA_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AB_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AC_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AD_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AE_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4W_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4X_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Y_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Z_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x1000
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000001
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x4000
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000003
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
