# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1610 0.000256 1024 250 490 71424 3.09818 3.52886 50.5073 104.774 161.992 162.071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1410 0.000512 512 340 260 32768 1.15661 0.82944 5.15386 26.2835 33.5236 33.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1070 6.4e-05 2048 260 1140 247808 53.6414 28.2952 691.363 849.315 1622.78 1622.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 630 0.001024 1024 150 660 12800 1.34163 0.763168 9.49782 51.3164 63.0211 63.1149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1310 0.000256 4096 60 350 75520 13.9916 97.629 418.993 530.659 530.718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 570 0.001024 1024 205 2340 7936 1.29882 0.696896 19.6676 42.8001 64.5845 64.6676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 590 0.000256 2048 175 4720 42496 13.6823 7.01645 449.059 209.033 679.096 679.226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1760 3.2e-05 1024 140 1510 600576 41.9644 26.8809 1129.27 837.765 2036.02 2036.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 470 3.2e-05 1024 50 1010 499712 64.316 26.8267 607.526 835.124 1534.01 1534.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1380 3.2e-05 2048 400 5690 505856 161.903 67.3076 7055.1 1994.27 9278.99 9279.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1610 0.000256 1024 250 490 71424 3.11827 3.54685 57.9263 104.923 169.599 169.683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1410 0.000512 512 340 260 32832 1.15235 0.830144 5.8729 26.2705 34.2269 34.3183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1070 6.4e-05 2048 260 1140 247680 53.7909 28.4345 785.13 837.557 1705.08 1705.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 630 0.001024 1024 150 660 12672 1.33642 0.755712 10.7438 50.0631 62.9987 63.0907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1310 0.000256 4096 60 350 75528 13.9907 110.765 419.088 543.888 543.942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 570 0.001024 1024 205 2340 7776 1.29165 0.694272 23.3297 42.3222 67.7566 67.8397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 590 0.000256 2048 175 4720 42048 13.4649 7.0199 532.918 208.895 762.428 762.543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1760 3.2e-05 1024 140 1510 600192 42.0194 26.9435 1306.11 838.07 2213.28 2213.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 470 3.2e-05 1024 50 1010 497664 64.6214 26.8677 695.834 834.409 1621.96 1622.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1380 3.2e-05 2048 400 5690 504576 162.661 67.3779 8492.1 1998.3 10720.8 10721.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1610 0.000256 1024 250 490 71360 3.08758 3.7769 60.4425 105.158 173.229 173.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1410 0.000512 512 340 260 32640 1.15014 0.827392 6.11315 26.1644 34.3543 34.4474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1070 6.4e-05 2048 260 1140 247040 53.7555 28.3094 819.275 837.913 1739.41 1739.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 630 0.001024 1024 150 660 12480 1.33203 0.75536 11.2391 49.9906 63.4182 63.5105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1310 0.000256 4096 60 350 75520 13.994 115.796 419.092 548.925 548.981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 570 0.001024 1024 205 2340 7680 1.28634 0.688416 24.2201 42.1297 68.44 68.524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 590 0.000256 2048 175 4720 42240 13.3712 6.97574 557.653 208.05 786.183 786.297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1760 3.2e-05 1024 140 1510 600320 41.9638 26.919 1364.1 837.79 2270.91 2271.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 470 3.2e-05 1024 50 1010 501760 64.3429 26.9226 732.332 837.828 1661.64 1661.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1380 3.2e-05 2048 400 5690 506880 161.243 67.4427 8880.01 1993.59 11102.7 11103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1610 0.000256 1024 250 490 71424 3.08707 3.52874 56.5673 104.929 168.194 168.274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1410 0.000512 512 340 260 32640 1.15053 0.827616 5.72144 26.2442 34.0444 34.1356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1070 6.4e-05 2048 260 1140 247296 53.5745 28.3304 766.839 837.369 1686.28 1686.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 630 0.001024 1024 150 660 12288 1.33674 0.753984 10.2206 49.9851 62.3993 62.4906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1310 0.000256 4096 60 350 75456 13.982 108.087 419.222 541.337 541.394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 570 0.001024 1024 205 2340 7680 1.28442 0.689984 22.5248 43.3174 67.9395 68.0202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 590 0.000256 2048 175 4720 42240 13.3883 6.99747 520.155 208.624 749.297 749.409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1760 3.2e-05 1024 140 1510 599808 41.9159 26.882 1272.01 838.253 2179.2 2179.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 470 3.2e-05 1024 50 1010 497664 63.953 26.7205 677.482 833.144 1601.52 1601.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1380 3.2e-05 2048 400 5690 503808 162.025 67.1434 8221.74 1996.48 10447.8 10448.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1610 0.000256 1024 250 490 71400 3.12038 3.54867 57.5495 104.984 169.284 169.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1410 0.000512 512 340 260 32800 1.15952 0.829952 5.78925 26.2531 34.1323 34.2258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1070 6.4e-05 2048 260 1140 246400 53.966 28.4631 772.325 837.823 1692.74 1692.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 630 0.001024 1024 150 660 12400 1.34138 0.7536 10.3458 49.9893 62.5285 62.6231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1310 0.000256 4096 60 350 75500 13.996 109.641 419.446 543.126 543.183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 570 0.001024 1024 205 2340 7600 1.29514 0.690176 22.6766 42.2149 66.9945 67.0757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 590 0.000256 2048 175 4720 42400 13.4726 7.0703 528.978 208.713 758.368 758.487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1760 3.2e-05 1024 140 1510 600800 42.1514 26.9722 1283.84 838.75 2191.85 2191.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 470 3.2e-05 1024 50 1010 492800 65.034 26.8227 678.606 834.035 1604.72 1604.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1380 3.2e-05 2048 400 5690 505600 161.723 67.2175 8359.76 1993.45 10582.6 10582.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1610 0.000256 1024 250 490 71232 3.08899 3.52867 58.5907 104.854 170.151 170.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1410 0.000512 512 340 260 32256 1.14566 0.819904 5.89482 26.0623 34.0236 34.1147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1070 6.4e-05 2048 260 1140 247296 53.6635 28.3452 795.768 836.734 1714.67 1714.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 630 0.001024 1024 150 660 12544 1.33722 0.755904 10.9167 50.0694 63.1808 63.2668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1310 0.000256 4096 60 350 75488 13.9938 112.484 419.146 545.666 545.722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 570 0.001024 1024 205 2340 7616 1.29318 0.694272 23.4394 41.2454 66.7929 66.8745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 590 0.000256 2048 175 4720 42112 13.4781 7.04349 538.696 209.533 768.883 768.994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1760 3.2e-05 1024 140 1510 600320 41.8899 26.9108 1317.7 838.077 2224.71 2224.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 470 3.2e-05 1024 50 1010 494592 65.3363 26.8984 699.803 836.617 1628.87 1629.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1380 3.2e-05 2048 400 5690 505344 161.196 67.3786 8535.4 1992.24 10756.6 10756.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1610 0.000256 1024 250 490 71280 3.112 3.54141 59.507 104.885 171.128 171.205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1410 0.000512 512 340 260 32640 1.16067 0.833536 5.97658 26.2941 34.3642 34.4596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1070 6.4e-05 2048 260 1140 245760 53.8377 28.3116 795.181 834.351 1711.85 1711.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 630 0.001024 1024 150 660 12480 1.34038 0.74224 10.9379 49.9845 63.1101 63.2054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1310 0.000256 4096 60 350 75480 13.9962 112.703 418.978 545.723 545.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 570 0.001024 1024 205 2340 7680 1.29389 0.690496 23.6215 42.1254 67.8487 67.9332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 590 0.000256 2048 175 4720 42240 13.4795 7.04262 544.211 208.955 773.823 773.937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1760 3.2e-05 1024 140 1510 600000 41.9885 26.9332 1325.13 836.759 2230.95 2231.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 470 3.2e-05 1024 50 1010 499200 64.4149 26.874 711.448 834.228 1637.19 1637.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1380 3.2e-05 2048 400 5690 503040 161.85 67.1223 8576.47 1987.92 10793.8 10794.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1610 0.000256 1024 250 490 71168 3.09411 3.5288 58.1625 104.796 169.663 169.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1410 0.000512 512 340 260 32768 1.15536 0.83232 5.85331 26.3503 34.2957 34.388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1070 6.4e-05 2048 260 1140 245760 53.6865 28.3935 769.373 836.064 1687.68 1687.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 630 0.001024 1024 150 660 12288 1.32115 0.739328 10.4991 49.6894 62.3509 62.4468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1310 0.000256 4096 60 350 75392 13.9821 109.418 419.103 542.549 542.609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 570 0.001024 1024 205 2340 7168 1.28275 0.684576 21.1689 41.8388 65.0925 65.1752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 590 0.000256 2048 175 4720 41984 13.4555 7.02669 523.13 209.4 753.146 753.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1760 3.2e-05 1024 140 1510 600064 41.9005 27.0465 1280.09 838.638 2187.8 2187.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 470 3.2e-05 1024 50 1010 499712 64.29 26.8287 687.473 835.936 1614.75 1614.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1380 3.2e-05 2048 400 5690 503808 161.321 66.9821 8301.16 1991.04 10520.9 10521.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1610 0.000256 1024 250 490 71040 3.09248 3.52461 57.7385 104.43 168.872 168.949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1410 0.000512 512 340 260 32256 1.15098 0.819872 5.82973 26.0268 33.9298 34.0296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1070 6.4e-05 2048 260 1140 245760 53.3689 28.1533 774.596 832.706 1688.99 1689.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 630 0.001024 1024 150 660 12288 1.34064 0.751616 10.4734 50.0884 62.754 62.8479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1310 0.000256 4096 60 350 75264 13.9837 110.124 418.309 542.463 542.522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 570 0.001024 1024 205 2340 7680 1.29718 0.693952 22.8428 42.2031 67.1532 67.2347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 590 0.000256 2048 175 4720 41472 13.3032 6.93667 520.533 206.625 747.531 747.644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1760 3.2e-05 1024 140 1510 599040 41.9065 26.8759 1287.47 837.178 2193.57 2193.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 470 3.2e-05 1024 50 1010 491520 63.5149 26.5192 678.915 824.25 1593.43 1593.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1380 3.2e-05 2048 400 5690 497664 163.528 67.0945 8278.98 1996.85 10506.9 10507.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1610 0.000256 1024 250 490 70800 3.09654 3.53123 61.2145 104.572 172.497 172.573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1410 0.000512 512 340 260 32000 1.15712 0.819072 6.16592 26.0508 34.294 34.3842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1070 6.4e-05 2048 260 1140 243200 54.0693 28.2459 817.835 833.774 1734.08 1734.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 630 0.001024 1024 150 660 12000 1.34918 0.744544 11.0021 50.1208 63.3178 63.4081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1310 0.000256 4096 60 350 75400 13.9899 117.213 419.428 550.673 550.732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 570 0.001024 1024 205 2340 7200 1.30144 0.691872 23.1837 42.1596 67.4559 67.5389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 590 0.000256 2048 175 4720 41600 13.3405 6.95232 559.864 206.82 787.108 787.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1760 3.2e-05 1024 140 1510 600000 41.9776 26.9336 1389.29 837.782 2296.12 2296.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 470 3.2e-05 1024 50 1010 486400 64.4647 26.4909 720.597 824.949 1636.71 1636.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1380 3.2e-05 2048 400 5690 499200 163.182 67.0748 8878.08 1994.16 11102.9 11103.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1610 0.000256 1024 250 490 71168 2.91168 3.53075 68.6773 104.838 180.037 180.121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1410 0.000512 512 340 260 31744 1.14278 0.808416 7.24406 25.7188 35.017 35.1092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1070 6.4e-05 2048 260 1140 245760 53.634 28.3482 974.487 835.44 1892.07 1892.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 630 0.001024 1024 150 660 11264 1.30918 0.722944 12.1293 49.1472 63.4086 63.5012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1310 0.000256 4096 60 350 75264 13.9814 138.388 418.552 570.963 571.021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 570 0.001024 1024 205 2340 6144 1.27475 0.668352 22.2659 42.1736 66.5006 66.5855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 590 0.000256 2048 175 4720 40960 13.5725 7.03027 643.037 209.493 873.261 873.372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1760 3.2e-05 1024 140 1510 600064 41.7915 26.8882 1612 837.813 2518.62 2518.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 470 3.2e-05 1024 50 1010 491520 65.5659 26.8294 852.853 835.106 1780.58 1780.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1380 3.2e-05 2048 400 5690 499712 163.6 67.1873 10302.2 2000.31 12533.6 12533.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1610 0.000256 1024 250 495 71424 2.91674 3.53376 80.9611 104.89 192.384 192.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1410 0.000512 512 340 270 32896 1.15053 0.831424 9.15456 26.2567 37.4941 37.5869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1070 6.4e-05 2048 260 1140 247296 53.6861 28.3078 742.454 837.655 1662.27 1662.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 630 0.001024 1024 150 660 12800 1.33773 0.762016 9.17661 51.2709 62.6495 62.7405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1310 0.000256 4096 60 345 75584 13.9504 177.575 418.916 610.483 610.539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 570 0.001024 1024 205 2340 8064 1.2904 0.698208 20.398 44.5691 67.0541 67.1447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 590 0.000256 2048 175 4725 42752 13.446 7.04288 463.968 209.603 694.193 694.301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1760 3.2e-05 1024 140 1515 600832 41.9719 26.8881 1118.66 837.945 2025.59 2025.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 470 3.2e-05 1024 50 1005 497664 65.0307 26.8943 601.238 837.633 1531.01 1531.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1380 3.2e-05 2048 400 5685 506880 161.245 67.2372 7268.35 1991.14 9488.36 9488.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 1610 0.000256 1024 250 495 71360 2.94544 3.54346 85.7011 104.928 197.201 197.279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1410 0.000512 512 340 270 32800 1.15507 0.830944 5.20154 26.251 33.539 33.6396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1070 6.4e-05 2048 260 1140 247680 53.8779 28.3505 732.822 837.899 1653.11 1653.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 630 0.001024 1024 150 660 12640 1.33997 0.763904 9.24586 50.0983 61.5506 61.6463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1310 0.000256 4096 60 345 75600 13.9674 94.4321 419.16 527.602 527.659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 570 0.001024 1024 205 2340 8000 1.2905 0.7168 20.5068 44.1244 66.7412 66.8233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 590 0.000256 2048 175 4725 42560 13.509 7.05536 466.022 209.678 696.391 696.503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1760 3.2e-05 1024 140 1515 600640 42.0964 27.0187 1131.87 838.352 2039.47 2039.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 470 3.2e-05 1024 50 1005 496640 65.3609 26.9409 599.365 837.877 1529.76 1529.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1380 3.2e-05 2048 400 5685 506880 161.788 67.3999 7351 1991.67 9572.24 9572.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1610 0.000256 1024 250 495 71328 3.08224 3.53293 50.234 104.882 161.813 161.889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1410 0.000512 512 340 270 32832 1.1536 0.83088 5.13658 26.3172 33.5401 33.634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1070 6.4e-05 2048 260 1140 246528 53.8081 28.4937 674.598 836.429 1593.49 1593.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 630 0.001024 1024 150 660 12672 1.33782 0.755968 9.26586 51.2077 62.6698 62.763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1310 0.000256 4096 60 345 75552 13.9443 94.224 418.893 527.105 527.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 570 0.001024 1024 205 2340 8064 1.28864 0.69424 20.5811 42.8345 65.5188 65.6015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 590 0.000256 2048 175 4725 42624 13.4466 7.04928 463.943 209.327 693.898 694.002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1760 3.2e-05 1024 140 1515 600576 41.9785 26.9151 1125.84 837.904 2032.78 2032.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 470 3.2e-05 1024 50 1005 497664 64.874 26.8956 597.528 837.064 1526.58 1526.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1380 3.2e-05 2048 400 5685 505344 161.452 67.2976 7288.3 1990.07 9507.53 9507.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1610 0.000256 1024 250 495 71344 3.11501 3.54362 50.986 104.917 162.649 162.729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1410 0.000512 512 340 270 32928 1.16198 0.833536 5.42243 26.3226 33.841 33.9374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1070 6.4e-05 2048 260 1140 246400 53.9739 28.457 693.385 836.463 1612.45 1612.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 630 0.001024 1024 150 660 12544 1.33379 0.752384 9.43072 49.9938 61.6113 61.7066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1310 0.000256 4096 60 345 75544 13.9346 96.9873 418.976 529.941 529.998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 570 0.001024 1024 205 2340 7840 1.28934 0.692224 20.5847 43.7845 66.4689 66.5502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 590 0.000256 2048 175 4725 42560 13.4952 7.04349 476.369 209.35 706.387 706.489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1760 3.2e-05 1024 140 1515 600320 42.136 26.9516 1154.03 837.649 2060.91 2061.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 470 3.2e-05 1024 50 1005 494592 65.549 26.9221 610.395 836.429 1539.51 1539.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1380 3.2e-05 2048 400 5685 505344 161.776 67.4591 7470.07 1990.25 9689.94 9690.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1610 0.000256 1024 250 495 71296 3.0952 3.52842 54.1149 104.88 165.702 165.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1410 0.000512 512 340 270 32768 1.15456 0.830048 5.41885 26.3076 33.811 33.9038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1070 6.4e-05 2048 260 1140 246784 53.7769 28.3668 712.046 838.678 1633.02 1633.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 630 0.001024 1024 150 660 12800 1.34077 0.763904 9.85907 51.3379 63.4031 63.4967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1310 0.000256 4096 60 345 75520 13.955 99.2251 419.222 532.445 532.502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 570 0.001024 1024 205 2340 7936 1.29558 0.698592 20.6498 43.7368 66.5004 66.586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 590 0.000256 2048 175 4725 42496 13.4351 7.02294 465.099 209.234 694.924 695.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1760 3.2e-05 1024 140 1515 600576 41.9073 26.8861 1167.83 838.582 2075.34 2075.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 470 3.2e-05 1024 50 1005 495616 64.8876 26.8218 620.363 835.888 1548.18 1548.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1380 3.2e-05 2048 400 5685 505856 161.753 67.2446 7263.99 1996.24 9489.62 9489.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1610 0.000256 1024 250 495 71280 3.11504 3.54576 59.4515 105.015 171.206 171.283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1410 0.000512 512 340 270 32832 1.15363 0.833248 6.16723 26.2923 34.5459 34.6337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1070 6.4e-05 2048 260 1140 246528 53.9346 28.4611 802.212 838.322 1723.09 1723.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 630 0.001024 1024 150 660 12672 1.3359 0.759296 10.9878 50.0808 63.272 63.3615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1310 0.000256 4096 60 345 75528 13.9366 0 419.289 433.236 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1610 0.000256 1024 250 495 71200 3.08742 3.53008 57.6811 104.855 169.237 169.321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1410 0.000512 512 340 270 32640 1.15098 0.825152 5.98051 26.1913 34.2464 34.3422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1070 6.4e-05 2048 260 1140 247040 53.7146 28.609 784.607 838.703 1705.8 1705.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 630 0.001024 1024 150 660 12480 1.32771 0.752416 10.5287 49.9679 62.6789 62.7716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1310 0.000256 4096 60 345 75520 13.9448 0 419.283 433.236 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1610 0.000256 1024 250 495 71232 3.07702 3.5287 61.2269 104.815 172.732 172.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1410 0.000512 512 340 270 32640 1.15334 0.827808 6.42608 26.2164 34.7252 34.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1070 6.4e-05 2048 260 1140 245760 53.7881 28.3019 832.124 836.594 1750.97 1751.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 630 0.001024 1024 150 660 12288 1.33408 0.751904 11.1836 49.958 63.3325 63.4235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1310 0.000256 4096 60 345 75456 13.9469 116.008 418.706 548.705 548.762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 570 0.001024 1024 205 2340 7680 1.28826 0.687392 24.6134 41.7094 68.4156 68.4984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 590 0.000256 2048 175 4725 42240 13.3742 7.01398 568.184 208.431 797.134 797.244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1760 3.2e-05 1024 140 1515 599808 41.7861 26.8779 1388.21 837.454 2294.46 2294.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 470 3.2e-05 1024 50 1005 491520 64.7749 26.7232 729.233 832.344 1653.3 1653.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1380 3.2e-05 2048 400 5685 503808 161.805 67.0962 8901.22 1998.45 11129 11129.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1610 0.000256 1024 250 495 71200 3.12502 3.54714 62.1594 104.974 173.887 173.963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1410 0.000512 512 340 270 32400 1.1607 0.827328 6.33651 26.2511 34.6755 34.7648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1070 6.4e-05 2048 260 1140 246400 53.9323 28.4313 827.967 837.804 1748.29 1748.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 630 0.001024 1024 150 660 12400 1.33619 0.749568 11.2144 49.9874 63.3894 63.478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1310 0.000256 4096 60 345 75500 13.9346 0 419.246 433.188 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1610 0.000256 1024 250 495 71232 3.08368 3.53331 60.7304 104.942 172.372 172.448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1410 0.000512 512 340 270 32256 1.1513 0.821248 6.34544 26.0798 34.4955 34.5886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1070 6.4e-05 2048 260 1140 245504 53.9126 28.4802 830.773 837.441 1750.77 1750.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 630 0.001024 1024 150 660 12544 1.33501 0.753664 11.3531 50.0913 63.6335 63.7278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1310 0.000256 4096 60 345 75488 13.9362 0 419.285 433.229 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1610 0.000256 1024 250 495 71280 3.11341 3.5471 61.0757 104.888 172.708 172.784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1410 0.000512 512 340 270 32640 1.16195 0.83216 6.30099 26.2917 34.6882 34.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1070 6.4e-05 2048 260 1140 245760 53.8219 28.328 816.356 834.412 1733.08 1733.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 630 0.001024 1024 150 660 12480 1.33955 0.743424 11.2033 49.986 63.3725 63.4634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1310 0.000256 4096 60 345 75480 13.9346 0 418.789 432.732 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1610 0.000256 1024 250 495 71168 3.09235 3.53011 58.8083 104.707 170.222 170.298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1410 0.000512 512 340 270 32768 1.15594 0.836672 6.11114 26.3304 34.5364 34.6272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1070 6.4e-05 2048 260 1140 245760 53.662 28.5713 779.541 835.441 1697.38 1697.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 630 0.001024 1024 150 660 12288 1.31789 0.738752 10.5761 49.6643 62.3974 62.4881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1310 0.000256 4096 60 345 75392 13.9564 108.856 418.525 541.38 541.437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 570 0.001024 1024 205 2340 7168 1.28291 0.680576 21.6858 41.3613 65.1257 65.2068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 590 0.000256 2048 175 4725 41984 13.4438 7.07962 530.551 209.232 760.442 760.556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1760 3.2e-05 1024 140 1515 600064 41.8201 26.8804 1299.46 837.951 2206.25 2206.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 470 3.2e-05 1024 50 1005 491520 65.4914 26.8248 683.751 835.321 1611.61 1611.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1380 3.2e-05 2048 400 5685 503808 161.175 67.0238 8400.42 1992.96 10622 10622.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1610 0.000256 1024 250 495 70656 3.08899 3.51971 63.3446 104.405 174.444 174.522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1410 0.000512 512 340 270 32256 1.15453 0.821248 7.12253 26.0179 35.2157 35.3124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1070 6.4e-05 2048 260 1140 242688 53.9474 28.2072 903.238 832.5 1818.06 1818.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 630 0.001024 1024 150 660 12288 1.34266 0.74752 12.5651 50.0878 64.8442 64.9382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1310 0.000256 4096 60 345 75264 13.951 127.283 418.003 559.281 559.342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 570 0.001024 1024 205 2340 7680 1.29379 0.690176 26.9984 42.7902 71.8913 71.9862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 590 0.000256 2048 175 4725 41472 13.2924 6.92816 612.42 206.583 839.356 839.465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1760 3.2e-05 1024 140 1515 599040 41.8196 26.8676 1516.9 836.348 2422.07 2422.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 470 3.2e-05 1024 50 1005 479232 65.4962 26.4332 780.126 824.041 1696.32 1696.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1380 3.2e-05 2048 400 5685 497664 163.381 67.2325 9638.52 1994.45 11864 11864.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1610 0.000256 1024 250 495 70800 3.09421 3.53283 66.2747 104.483 177.469 177.549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1410 0.000512 512 340 270 32000 1.15453 0.821088 7.16854 26.026 35.2698 35.3628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1070 6.4e-05 2048 260 1140 243200 54.066 28.2562 907.205 833.045 1822.73 1822.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 630 0.001024 1024 150 660 12000 1.35248 0.745984 12.2021 50.1021 64.5052 64.5955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1310 0.000256 4096 60 345 75400 13.9419 0 418.881 432.831 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1610 0.000256 1024 250 495 71168 3.09843 3.5287 62.336 104.951 174 174.079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1410 0.000512 512 340 270 31744 1.14598 0.811424 6.44064 25.7475 34.2477 34.3428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1070 6.4e-05 2048 260 1140 245760 53.6468 28.2545 837.114 836.52 1755.7 1755.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 630 0.001024 1024 150 660 11264 1.31395 0.722944 10.4095 49.1769 61.7259 61.8245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1310 0.000256 4096 60 345 75264 13.9505 116.309 418.819 549.124 549.183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 570 0.001024 1024 205 2340 6144 1.27606 0.667808 19.7634 40.8709 62.7002 62.7835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 590 0.000256 2048 175 4725 40960 13.5703 7.06765 552.544 209.724 783.04 783.161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1760 3.2e-05 1024 140 1515 600064 41.7681 26.8905 1383.17 838.736 2290.71 2290.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 470 3.2e-05 1024 50 1005 491520 65.5367 26.8227 729.388 836.023 1658 1658.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1380 3.2e-05 2048 400 5685 499712 163.589 67.3894 8871.89 2002.5 11105.8 11106.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 1610 0.000256 1024 250 500 71424 2.9153 3.53475 78.6161 104.99 190.14 190.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1410 0.000512 512 340 260 32768 1.15389 0.832704 8.52979 26.2844 36.9007 36.9967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 1070 6.4e-05 2048 260 1140 247296 53.7123 28.3046 708.036 838.463 1628.69 1628.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 630 0.001024 1024 150 660 12672 1.34141 0.759808 8.64736 51.3023 62.1543 62.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 1310 0.000256 4096 60 360 75488 13.9875 185.627 419.389 619.05 619.112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 570 0.001024 1024 205 2340 8064 1.29059 0.698752 19.2503 44.0132 65.3534 65.4499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 590 0.000256 2048 175 4720 42496 13.4574 7.04083 434.642 209.804 665.087 665.203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1760 3.2e-05 1024 140 1520 600832 41.8698 26.8861 1057.43 839.402 1965.73 1965.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 470 3.2e-05 1024 50 1020 497664 64.9406 26.8792 566.79 838.465 1497.3 1497.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1380 3.2e-05 2048 400 5700 505856 161.664 67.1484 6861.84 1999.33 9090.39 9090.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1610 0.000256 1024 250 500 71440 3.10506 3.54179 53.3924 104.891 165.019 165.095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1410 0.000512 512 340 260 32800 1.15635 0.829856 5.4848 26.2433 33.8121 33.9044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1070 6.4e-05 2048 260 1140 247680 53.8344 28.444 769.496 837.689 1689.63 1689.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 630 0.001024 1024 150 660 12640 1.3383 0.76112 9.89936 50.0971 62.1935 62.2901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1310 0.000256 4096 60 360 75480 13.9858 104.526 418.939 537.498 537.555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 570 0.001024 1024 205 2340 8000 1.29155 0.714752 21.8821 43.7103 67.694 67.7784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 590 0.000256 2048 175 4720 42560 13.5004 7.05466 489.678 209.605 719.972 720.083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1760 3.2e-05 1024 140 1520 600960 42.1238 26.9496 1191.16 838.229 2098.6 2098.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 470 3.2e-05 1024 50 1020 499200 64.87 27.0848 640.537 837.664 1570.38 1570.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1380 3.2e-05 2048 400 5700 505600 162.438 67.2205 7738.17 1995.99 9964.22 9964.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1610 0.000256 1024 250 500 71424 3.08954 3.53075 50.0136 104.982 161.7 161.777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1410 0.000512 512 340 260 32832 1.15427 0.831648 5.07066 26.3395 33.4954 33.5882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1070 6.4e-05 2048 260 1140 246528 53.7976 28.3116 668.361 837.227 1587.85 1587.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 630 0.001024 1024 150 660 12672 1.3391 0.75584 9.15488 51.2325 62.5826 62.6747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1310 0.000256 4096 60 360 75456 13.9776 96.7263 419.347 530.092 530.149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 570 0.001024 1024 205 2340 7872 1.29315 0.694624 20.1282 43.9605 66.1927 66.2752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 590 0.000256 2048 175 4720 42240 13.4639 7.04954 454.151 209.527 684.319 684.427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1760 3.2e-05 1024 140 1520 600576 41.959 26.9236 1109.16 838.708 2016.89 2017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 470 3.2e-05 1024 50 1020 497664 64.8163 26.8979 595.128 837.18 1524.23 1524.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1380 3.2e-05 2048 400 5700 505344 161.329 67.2664 7189.13 1992.19 9410.3 9410.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1610 0.000256 1024 250 500 71456 3.11846 3.54224 51.7287 104.913 163.389 163.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1410 0.000512 512 340 260 32704 1.16362 0.833312 5.19251 26.3222 33.6096 33.7012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1070 6.4e-05 2048 260 1140 246400 53.9495 28.3941 682.37 836.449 1601.32 1601.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 630 0.001024 1024 150 660 12544 1.33101 0.751904 9.37722 49.9938 61.5576 61.6492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1310 0.000256 4096 60 360 75432 13.981 99.2313 418.864 532.119 532.175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 570 0.001024 1024 205 2340 7840 1.29091 0.69344 20.4779 42.4494 65.0256 65.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 590 0.000256 2048 175 4720 42560 13.4882 7.04189 463.894 209.349 693.902 694.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1760 3.2e-05 1024 140 1520 600320 42.0721 26.9517 1126.61 837.563 2033.33 2033.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 470 3.2e-05 1024 50 1020 498176 64.7959 26.9202 606.187 836.391 1534.51 1534.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1380 3.2e-05 2048 400 5700 505344 161.74 67.2468 7281.69 1990.09 9501.15 9501.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1610 0.000256 1024 250 500 71296 3.09517 3.53075 51.765 104.776 163.247 163.322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1410 0.000512 512 340 260 32768 1.15754 0.831648 5.2288 26.2844 33.5997 33.6912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1070 6.4e-05 2048 260 1140 246784 53.7577 28.3336 691.551 837.853 1611.66 1611.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 630 0.001024 1024 150 660 12544 1.3456 0.765952 9.44554 51.316 62.973 63.063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1310 0.000256 4096 60 360 75456 13.9858 100.444 419.039 533.511 533.568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 570 0.001024 1024 205 2340 7936 1.29808 0.698368 20.1049 42.6883 64.9102 64.9908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 590 0.000256 2048 175 4720 41984 13.4395 7.01981 442.664 209.03 672.282 672.393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1760 3.2e-05 1024 140 1520 600576 41.8553 26.9025 1130.29 837.762 2036.94 2037.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 470 3.2e-05 1024 50 1020 495616 64.8271 26.8195 605.247 835.045 1532.16 1532.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1380 3.2e-05 2048 400 5700 505856 161.753 66.9487 7020.55 1994.29 9243.93 9244.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1610 0.000256 1024 250 500 71424 3.10883 3.54563 63.0357 104.915 174.687 174.767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1410 0.000512 512 340 260 32544 1.1607 0.83168 6.42218 26.2713 34.7855 34.8792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1070 6.4e-05 2048 260 1140 246528 53.9299 28.362 846.06 837.531 1766.04 1766.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 630 0.001024 1024 150 660 12384 1.34166 0.75776 11.4386 50.0538 63.696 63.7916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1310 0.000256 4096 60 360 75456 13.996 122.6 419.084 555.723 555.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 570 0.001024 1024 205 2340 7776 1.29117 0.69104 25.3415 43.1579 70.6026 70.6881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 590 0.000256 2048 175 4720 42048 13.4499 7.02643 571.092 208.884 800.586 800.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1760 3.2e-05 1024 140 1520 600192 41.9374 26.9436 1401.5 837.424 2307.94 2308.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 470 3.2e-05 1024 50 1020 493056 65.2038 26.8697 746.531 835.059 1673.88 1674.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1380 3.2e-05 2048 400 5700 504576 162.398 67.3886 9022.32 1996.4 11248.9 11249.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1610 0.000256 1024 250 500 71136 3.09043 3.52573 45.4164 104.631 156.746 156.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1410 0.000512 512 340 260 32256 1.15507 0.821952 4.52637 26.1212 32.7248 32.8192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1070 6.4e-05 2048 260 1140 244224 53.9638 28.2993 583.476 834.665 1500.57 1500.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 630 0.001024 1024 150 660 12096 1.32749 0.741312 8.01242 49.7724 59.957 60.0511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1310 0.000256 4096 60 360 75312 13.9814 85.4118 418.704 518.143 518.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 570 0.001024 1024 205 2340 7488 1.28141 0.683232 17.2747 42.7924 62.1446 62.2292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 590 0.000256 2048 175 4720 41472 13.36 6.96298 392.959 207.53 620.941 621.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1760 3.2e-05 1024 140 1520 600192 41.8355 26.9188 977.909 837.554 1884.35 1884.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 470 3.2e-05 1024 50 1020 488448 64.7152 26.581 515.881 828.322 1435.72 1435.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1380 3.2e-05 2048 400 5700 502272 161.838 66.8024 6232.27 1990.63 8451.93 8452.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1610 0.000256 1024 250 500 71200 3.09043 3.5328 61.2086 104.855 172.77 172.849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1410 0.000512 512 340 260 32640 1.15059 0.82464 6.14394 26.1864 34.4028 34.4968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1070 6.4e-05 2048 260 1140 247040 53.705 28.3566 815.746 838.684 1736.65 1736.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 630 0.001024 1024 150 660 12480 1.33018 0.751872 11.1619 49.9636 63.3046 63.3995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1310 0.000256 4096 60 360 75440 13.9874 117.867 419.437 551.334 551.389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 570 0.001024 1024 205 2340 7680 1.2879 0.688128 24.2138 42.0054 68.3163 68.4012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 590 0.000256 2048 175 4720 41600 13.3988 6.98083 543.214 208.239 771.961 772.074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1760 3.2e-05 1024 140 1520 600320 41.8759 26.9251 1350.34 838.566 2257.85 2257.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 470 3.2e-05 1024 50 1020 496640 65.0785 26.915 722.277 838.613 1653.1 1653.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1380 3.2e-05 2048 400 5700 504320 162.496 67.1894 8733.96 2004.04 10968.1 10968.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1610 0.000256 1024 250 500 71040 3.07859 3.5297 43.8874 104.651 155.231 155.308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1410 0.000512 512 340 260 32000 1.14717 0.820032 4.34637 26.0081 32.4216 32.513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1070 6.4e-05 2048 260 1140 245760 53.8287 28.3385 569.102 838.14 1489.57 1489.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 630 0.001024 1024 150 660 12160 1.34243 0.759008 7.76854 50.0472 60.0247 60.1149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1310 0.000256 4096 60 360 75360 13.9878 83.1412 419.045 516.217 516.274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 570 0.001024 1024 205 2340 7680 1.2912 0.69184 16.9624 43.1393 62.202 62.2847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 590 0.000256 2048 175 4720 40960 13.3049 7.01891 375.871 206.543 602.867 602.974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1760 3.2e-05 1024 140 1520 600320 41.7817 26.8827 949.537 837.9 1856.23 1856.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 470 3.2e-05 1024 50 1020 491520 65.8713 26.9512 503.945 838.01 1435 1435.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1380 3.2e-05 2048 400 5700 501760 163.757 67.2057 6037.35 2010.94 8279.63 8279.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1610 0.000256 1024 250 500 71232 3.08224 3.53091 58.7407 104.835 170.272 170.351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1410 0.000512 512 340 260 32640 1.15226 0.830784 5.79491 26.2223 34.0998 34.1944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1070 6.4e-05 2048 260 1140 245760 53.8095 28.3135 760.354 836.698 1679.34 1679.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 630 0.001024 1024 150 660 12288 1.33578 0.753664 10.3455 49.9653 62.5023 62.5959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1310 0.000256 4096 60 360 75360 13.9796 110.447 418.758 543.228 543.284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 570 0.001024 1024 205 2340 7680 1.28784 0.69008 22.6238 41.9313 66.648 66.7346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 590 0.000256 2048 175 4720 41472 13.4166 6.99392 507.483 208.465 736.485 736.598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1760 3.2e-05 1024 140 1520 599808 41.8384 26.8829 1267.18 837.727 2173.76 2173.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 470 3.2e-05 1024 50 1020 491520 64.7896 26.7325 670.292 832.481 1594.51 1594.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1380 3.2e-05 2048 400 5700 503808 161.912 67.1913 8186.41 1995.92 10411.8 10412.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1610 0.000256 1024 250 500 70656 3.08806 3.52256 41.358 104.427 152.481 152.561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1410 0.000512 512 340 260 32256 1.14966 0.821216 4.2544 26.0276 32.3563 32.4482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1070 6.4e-05 2048 260 1140 242688 53.9355 28.2252 538.232 832.654 1453.21 1453.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 630 0.001024 1024 150 660 12288 1.34352 0.745952 7.60586 50.0852 59.8822 59.9781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1310 0.000256 4096 60 360 75264 13.9878 79.7245 418.67 512.425 512.483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 570 0.001024 1024 205 2340 7680 1.2945 0.692352 16.1173 42.053 60.2799 60.3628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 590 0.000256 2048 175 4720 39936 13.4148 6.93446 351.038 206.613 578.132 578.247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1760 3.2e-05 1024 140 1520 599040 41.8678 27.7685 910.334 836.503 1816.61 1816.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 470 3.2e-05 1024 50 1020 479232 65.5371 26.4376 469.817 824.247 1386.26 1386.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1380 3.2e-05 2048 400 5700 497664 163.396 67.2136 5732.84 1998.78 7962.63 7962.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1610 0.000256 1024 250 500 71200 3.13338 3.54237 60.0452 104.975 171.781 171.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1410 0.000512 512 340 260 32400 1.16541 0.827456 6.0104 26.2531 34.3557 34.4502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1070 6.4e-05 2048 260 1140 246400 53.9037 28.416 797.248 837.8 1717.53 1717.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 630 0.001024 1024 150 660 12400 1.33939 0.751616 10.7255 49.9886 62.9065 62.9963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1310 0.000256 4096 60 360 75400 13.9794 115.601 419.285 548.908 548.966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 570 0.001024 1024 205 2340 7600 1.29405 0.688896 23.6127 42.0312 67.7453 67.8283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 590 0.000256 2048 175 4720 41600 13.4895 7.0569 533.153 208.702 762.531 762.644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1760 3.2e-05 1024 140 1520 600800 42.0199 26.9658 1322.66 838.753 2230.54 2230.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 470 3.2e-05 1024 50 1020 492800 64.9268 26.8172 703.011 833.393 1628.37 1628.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1380 3.2e-05 2048 400 5700 505600 161.543 67.3464 8549.79 1994.61 10773.7 10774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1610 0.000256 1024 250 500 70800 3.09866 3.52826 42.7009 104.582 153.996 154.073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1410 0.000512 512 340 260 32000 1.15821 0.817472 4.31798 26.0578 32.4503 32.5406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1070 6.4e-05 2048 260 1140 243200 54.0603 28.3197 555.272 833.869 1471.68 1471.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 630 0.001024 1024 150 660 12000 1.34963 0.74544 7.70986 50.127 60.0311 60.1243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1310 0.000256 4096 60 360 75200 13.9782 81.58 418.794 514.396 514.455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 570 0.001024 1024 205 2340 7200 1.30458 0.692224 15.6988 42.0911 59.9012 59.9839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 590 0.000256 2048 175 4720 40000 13.4601 7.06278 362.037 206.846 589.531 589.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1760 3.2e-05 1024 140 1520 600000 41.9422 26.9406 933.281 837.983 1840.28 1840.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 470 3.2e-05 1024 50 1020 486400 64.4454 26.5011 490.785 825.035 1406.97 1407.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1380 3.2e-05 2048 400 5700 499200 163.09 66.9466 5915.87 1994.23 8140.53 8140.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1610 0.000256 1024 250 500 71232 2.91875 3.53165 72.1315 104.915 183.582 183.659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1410 0.000512 512 340 260 32256 1.14563 0.82144 7.75427 26.0696 35.8933 35.9834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1070 6.4e-05 2048 260 1140 245504 53.9029 28.3484 1012.44 837.245 1932.09 1932.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 630 0.001024 1024 150 660 12544 1.33328 0.756064 14.2498 50.0874 66.5277 66.6181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1310 0.000256 4096 60 360 75376 13.9881 146.658 419.168 579.859 579.914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 570 0.001024 1024 205 2340 7616 1.29392 0.68864 30.1197 41.816 74.0363 74.1187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 590 0.000256 2048 175 4720 42112 13.458 7.03971 685.753 209.656 916.04 916.146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1760 3.2e-05 1024 140 1520 600320 41.8308 26.9195 1673.94 838.282 2581.11 2581.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 470 3.2e-05 1024 50 1020 494592 65.2765 26.8961 895.958 837.179 1825.52 1825.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1380 3.2e-05 2048 400 5700 505344 161.048 67.1319 10790.3 1991.95 13010.9 13011.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1610 0.000256 1024 250 500 70784 3.0761 3.52253 48.6553 104.386 159.73 159.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1410 0.000512 512 340 260 32256 1.1511 0.82448 5.17754 26.1315 33.3807 33.4758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1070 6.4e-05 2048 260 1140 243712 54.0956 28.2748 656.567 836.915 1576.01 1576.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 630 0.001024 1024 150 660 11648 1.32899 0.742016 8.95498 49.6191 60.7495 60.8461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1310 0.000256 4096 60 360 75264 14.0022 96.7695 418.861 529.677 529.738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 570 0.001024 1024 205 2340 7168 1.28646 0.679936 18.0195 41.3546 61.4565 61.5392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 590 0.000256 2048 175 4720 41216 13.3581 7.06355 439.842 207.393 667.787 667.904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1760 3.2e-05 1024 140 1520 598528 41.8222 26.8698 1097.73 836.69 2003.24 2003.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 470 3.2e-05 1024 50 1020 487424 64.586 26.5073 579.776 827.681 1498.76 1498.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1380 3.2e-05 2048 400 5700 501760 163.218 67.0925 7045.12 2000.63 9276.47 9276.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1610 0.000256 1024 250 500 71280 2.93811 3.53955 68.6926 104.992 180.243 180.324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1410 0.000512 512 340 260 32640 1.15971 0.83104 7.4441 26.3144 35.8532 35.9489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1070 6.4e-05 2048 260 1140 245760 53.7572 28.3364 970.258 835.17 1887.69 1887.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 630 0.001024 1024 150 660 12480 1.33904 0.745152 13.8786 50.0105 66.0736 66.1688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1310 0.000256 4096 60 360 75360 13.9864 140.894 419.114 574.041 574.099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 570 0.001024 1024 205 2340 7680 1.29274 0.68656 28.9592 41.7292 72.7852 72.8698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 590 0.000256 2048 175 4720 42240 13.4683 7.0217 658.321 209.158 888.104 888.224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1760 3.2e-05 1024 140 1520 600000 41.9151 26.9364 1605.59 837.569 2512.16 2512.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 470 3.2e-05 1024 50 1020 491520 65.552 26.8723 853.489 835.035 1781.18 1781.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1380 3.2e-05 2048 400 5700 503040 161.706 67.1066 10309.5 1989.81 12528.5 12528.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1610 0.000256 1024 250 500 71040 3.08982 3.53072 49.6384 104.755 161.101 161.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1410 0.000512 512 340 260 31680 1.15302 0.823104 5.06634 26.0567 33.1999 33.2943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1070 6.4e-05 2048 260 1140 245760 53.6622 28.4474 658.691 834.896 1575.87 1576.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 630 0.001024 1024 150 660 12480 1.34269 0.751488 9.16864 51.2046 62.5731 62.6673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1310 0.000256 4096 60 360 75120 13.971 95.9791 418.178 528.173 528.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 570 0.001024 1024 205 2340 7680 1.29779 0.694272 19.609 41.8431 63.5588 63.6446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 590 0.000256 2048 175 4720 40320 13.3885 6.94682 426.834 206.754 654.057 654.181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1760 3.2e-05 1024 140 1520 599040 41.8493 26.9137 1086.31 837.14 1992.35 1992.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 470 3.2e-05 1024 50 1020 476160 65.9884 26.5421 561.053 824.301 1478.11 1478.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1380 3.2e-05 2048 400 5700 499200 163.881 67.0836 6937.43 1999.34 9168.14 9168.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1610 0.000256 1024 250 500 71168 2.9432 3.5287 68.9018 104.776 180.233 180.312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1410 0.000512 512 340 260 32768 1.1593 0.831488 7.33334 26.3438 35.7652 35.856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1070 6.4e-05 2048 260 1140 245760 53.6374 28.316 941.52 835.982 1859.62 1859.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 630 0.001024 1024 150 660 11776 1.33293 0.737952 12.7683 49.6867 64.6279 64.7217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1310 0.000256 4096 60 360 75392 13.9949 137.681 419.388 571.108 571.166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 570 0.001024 1024 205 2340 7168 1.2832 0.679936 26.1663 41.5049 69.7537 69.8361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 590 0.000256 2048 175 4720 41984 13.4435 7.0615 636.34 209.376 866.35 866.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1760 3.2e-05 1024 140 1520 600064 41.7763 26.92 1555.08 838.548 2462.46 2462.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 470 3.2e-05 1024 50 1020 491520 65.4946 26.8244 827.342 835.838 1755.72 1755.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1380 3.2e-05 2048 400 5700 503808 161.13 66.9101 10055.2 1990.8 12274.4 12274.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1610 0.000256 1024 250 500 71168 3.08826 3.5287 48.8964 104.927 160.525 160.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1410 0.000512 512 340 260 31744 1.14294 0.80992 4.92806 25.7419 32.7249 32.8172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1070 6.4e-05 2048 260 1140 245760 53.6655 28.3081 636.153 836.163 1554.46 1554.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 630 0.001024 1024 150 660 11264 1.31277 0.72704 8.0017 49.1718 59.3132 59.4043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1310 0.000256 4096 60 360 75264 13.9906 93.4666 419.301 526.803 526.861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 570 0.001024 1024 205 2340 6144 1.27683 0.673792 14.9591 42.2758 59.3032 59.387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 590 0.000256 2048 175 4720 40960 13.5755 7.04355 418.632 209.678 649.064 649.182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1760 3.2e-05 1024 140 1520 600064 41.7929 26.8882 1050.29 838.556 1957.66 1957.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 470 3.2e-05 1024 50 1020 491520 65.5919 26.8253 559.049 835.842 1487.53 1487.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1380 3.2e-05 2048 400 5700 499712 163.655 67.3964 6699.04 2002.08 8932.57 8932.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1610 0.000256 1024 250 500 70656 3.08618 3.52294 61.4676 104.416 172.577 172.655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1410 0.000512 512 340 260 32256 1.14947 0.8176 6.41818 26.0203 34.51 34.601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1070 6.4e-05 2048 260 1140 242688 53.9517 28.214 815.893 832.578 1730.8 1730.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 630 0.001024 1024 150 660 12288 1.34301 0.755712 11.579 50.091 63.8737 63.9642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1310 0.000256 4096 60 360 75264 13.9858 120.492 418.632 553.153 553.208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 570 0.001024 1024 205 2340 7680 1.29245 0.691808 24.2108 43.1003 69.4079 69.4915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 590 0.000256 2048 175 4720 39936 13.4077 6.99578 530.783 206.951 758.267 758.381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1760 3.2e-05 1024 140 1520 599040 41.8452 26.8677 1361.66 836.429 2266.94 2267.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 470 3.2e-05 1024 50 1020 479232 65.5339 26.434 705.46 824.124 1621.78 1621.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1380 3.2e-05 2048 400 5700 497664 163.394 67.1262 8721.75 1994.7 10947.4 10947.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1610 0.000256 1024 250 500 70656 3.09277 3.52797 43.404 104.789 154.899 154.976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1410 0.000512 512 340 260 32256 1.15667 0.8272 4.59968 26.1816 32.8638 32.9563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1070 6.4e-05 2048 260 1140 239616 53.5886 27.9224 565.091 825.766 1472.53 1472.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 630 0.001024 1024 150 660 10752 1.33776 0.728256 7.17661 49.3426 58.6822 58.7779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1310 0.000256 4096 60 360 74880 13.9621 83.8918 418.059 515.957 516.014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 570 0.001024 1024 205 2340 6144 1.28538 0.673792 14.1274 41.278 57.479 57.5623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 590 0.000256 2048 175 4720 39936 13.4655 6.96602 372.793 207.344 600.703 600.819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1760 3.2e-05 1024 140 1520 599040 41.8607 26.9465 961.823 837.625 1868.39 1868.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 470 3.2e-05 1024 50 1020 466944 67.2808 26.4404 487.019 825.809 1406.77 1406.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1380 3.2e-05 2048 400 5700 491520 162.558 66.8973 6020.96 1981.5 8232.31 8232.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1610 0.000256 1024 250 500 70800 3.10922 3.53165 63.37 104.47 174.567 174.648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1410 0.000512 512 340 260 32000 1.15738 0.82128 6.5199 26.0281 34.6233 34.7151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1070 6.4e-05 2048 260 1140 243200 54.0833 28.2597 844.41 832.956 1759.87 1760.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 630 0.001024 1024 150 660 12000 1.35389 0.745568 11.5675 50.1026 63.8673 63.9609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1310 0.000256 4096 60 360 75200 13.9756 123.692 418.339 556.049 556.108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 570 0.001024 1024 205 2340 7200 1.30787 0.69328 23.9758 42.0586 68.1461 68.2312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 590 0.000256 2048 175 4720 40000 13.4656 6.95187 552.049 206.624 779.224 779.336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1760 3.2e-05 1024 140 1520 600000 41.9519 26.9373 1422.94 836.959 2328.93 2329.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 470 3.2e-05 1024 50 1020 486400 64.4405 26.5041 745.054 824.131 1660.36 1660.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1380 3.2e-05 2048 400 5700 499200 163.113 67.0285 9005.27 1991.98 11227.8 11228.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1610 0.000256 1024 250 500 70400 3.08224 3.52957 47.5378 104.77 159.006 159.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1410 0.000512 512 340 260 32000 1.16125 0.827392 4.80058 26.1716 33.0614 33.1512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1070 6.4e-05 2048 260 1140 236800 54.0501 27.9746 584.332 825.167 1491.68 1491.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 630 0.001024 1024 150 660 9600 1.2896 0.692896 6.89357 47.1919 56.1703 56.2607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1310 0.000256 4096 60 360 74800 13.9633 87.5136 417.392 518.913 518.971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 570 0.001024 1024 205 2340 4800 1.2497 0.64656 11.5608 41.1574 54.7302 54.8123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 590 0.000256 2048 175 4720 38400 13.5788 6.94947 381.543 207.218 609.422 609.529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1760 3.2e-05 1024 140 1520 598400 41.9409 26.91 1031.3 837.49 1937.77 1937.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 470 3.2e-05 1024 50 1020 486400 64.3855 26.4778 536.607 824.719 1452.4 1452.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1380 3.2e-05 2048 400 5700 486400 165.297 66.5997 6348.87 1993.66 8574.81 8575.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 1610 0.000256 1024 250 504 71296 2.91882 3.536 78.2462 104.903 189.687 189.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1410 0.000512 512 340 264 32256 1.15789 0.831488 8.42765 26.2611 36.7789 36.8725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 1070 6.4e-05 2048 260 1152 248320 53.5012 28.3427 702.378 837.743 1622.13 1622.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 630 0.001024 1024 150 672 12544 1.34144 0.763904 8.6919 51.2733 62.1688 62.2631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 1310 0.000256 4096 60 360 75488 13.9858 178.91 419.03 611.969 612.025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 570 0.001024 1024 205 2352 8064 1.29072 0.696736 19.2796 44.0756 65.4456 65.536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 590 0.000256 2048 175 4728 42496 13.4361 7.12768 429.785 209.622 660.103 660.216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1760 3.2e-05 1024 140 1512 600576 41.8602 26.8882 1046.14 838.034 1953.06 1953.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 470 3.2e-05 1024 50 1008 497664 64.9336 26.8759 552.805 837.75 1482.58 1482.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1380 3.2e-05 2048 400 5688 505856 161.565 67.3687 6792.35 1994.09 9015.78 9016.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1610 0.000256 1024 250 504 71280 3.11501 3.54595 50.8714 104.918 162.537 162.616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1410 0.000512 512 340 264 32320 1.16115 0.827904 5.08816 26.2475 33.4276 33.5348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1070 6.4e-05 2048 260 1152 248320 53.7425 28.3804 715.974 838.011 1636.27 1636.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 630 0.001024 1024 150 672 12320 1.34438 0.764512 9.00858 50.1019 61.3199 61.4143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1310 0.000256 4096 60 360 75480 13.9837 96.7896 419.046 529.864 529.921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 570 0.001024 1024 205 2352 7840 1.29398 0.714752 20.0628 43.6589 65.8302 65.9148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 590 0.000256 2048 175 4728 42240 13.5243 7.05136 454.041 209.659 684.409 684.524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1760 3.2e-05 1024 140 1512 600640 42.0778 26.9539 1109.52 838.169 2016.86 2016.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 470 3.2e-05 1024 50 1008 499200 64.8692 26.9423 588.399 837.787 1518.22 1518.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1380 3.2e-05 2048 400 5688 505600 162.388 67.3088 7178.46 1994.95 9403.5 9403.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1610 0.000256 1024 250 504 71232 3.08784 3.5328 49.9238 104.885 161.513 161.589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1410 0.000512 512 340 264 32256 1.1639 0.831488 5.09197 26.316 33.5057 33.6015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1070 6.4e-05 2048 260 1152 247296 53.6457 28.4364 663.44 836.485 1582.17 1582.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 630 0.001024 1024 150 672 12480 1.34154 0.75744 9.23363 51.2049 62.6406 62.7343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1310 0.000256 4096 60 360 75456 13.983 95.6307 418.978 528.635 528.696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 570 0.001024 1024 205 2352 7872 1.29133 0.694496 20.0044 42.5909 64.697 64.7816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 590 0.000256 2048 175 4728 42240 13.4596 7.03424 447.807 209.338 677.769 677.879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1760 3.2e-05 1024 140 1512 600192 41.9446 26.9172 1094.13 838.038 2001.17 2001.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 470 3.2e-05 1024 50 1008 497664 64.7772 26.8942 579.762 836.44 1508.09 1508.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1380 3.2e-05 2048 400 5688 503808 162.105 67.2399 7039.61 1994.35 9263.68 9263.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1610 0.000256 1024 250 504 71040 3.08829 3.52666 33.3351 104.818 144.852 144.929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1410 0.000512 512 340 264 31872 1.16659 0.830752 3.37987 26.2208 31.696 31.7873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1070 6.4e-05 2048 260 1152 247296 53.6183 28.4388 487.49 836.56 1406.28 1406.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 630 0.001024 1024 150 672 12288 1.33571 0.753664 6.07645 49.962 58.2285 58.3194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1310 0.000256 4096 60 360 75360 13.9838 61.4195 418.69 494.137 494.192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 570 0.001024 1024 205 2352 7680 1.28819 0.712704 12.7691 43.1768 58.0487 58.1323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 590 0.000256 2048 175 4728 41472 13.42 7.00416 283.716 208.426 512.697 512.809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1760 3.2e-05 1024 140 1512 599808 41.8451 26.8763 707 837.457 1613.31 1613.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 470 3.2e-05 1024 50 1008 491520 64.8164 26.7182 370.991 832.427 1295.17 1295.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1380 3.2e-05 2048 400 5688 503808 161.984 67.1153 4548.23 2011.34 6789.06 6789.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1610 0.000256 1024 250 504 71232 3.11178 3.54304 57.1822 104.934 168.855 168.938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1410 0.000512 512 340 264 32256 1.16602 0.8296 5.91059 26.3288 34.3356 34.4255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1070 6.4e-05 2048 260 1152 247296 53.7778 28.326 767.139 836.609 1686.01 1686.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 630 0.001024 1024 150 672 12320 1.3409 0.751616 10.6681 49.9986 62.8543 62.9439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1310 0.000256 4096 60 360 75432 13.9817 110.68 418.937 543.641 543.695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 570 0.001024 1024 205 2352 7840 1.28928 0.6864 23.1152 43.0169 68.223 68.3087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 590 0.000256 2048 175 4728 42112 13.4857 7.09469 515.053 209.388 745.145 745.251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1760 3.2e-05 1024 140 1512 599872 42.0028 26.9435 1259.29 837.716 2166.09 2166.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 470 3.2e-05 1024 50 1008 498176 64.722 26.9151 668.154 837.273 1597.27 1597.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1380 3.2e-05 2048 400 5688 503552 162.517 67.293 8177.92 1995.26 10403.4 10403.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1610 0.000256 1024 250 504 71008 3.08448 3.52813 38.021 104.854 149.57 149.647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1410 0.000512 512 340 264 31808 1.15274 0.819744 3.79702 26.0646 31.9347 32.0231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1070 6.4e-05 2048 260 1152 247296 53.6382 28.3391 488.901 836.735 1407.77 1407.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 630 0.001024 1024 150 672 12096 1.34592 0.74992 6.64691 50.0718 58.9162 59.0096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1310 0.000256 4096 60 360 75376 13.9899 70.8236 418.931 503.786 503.845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 570 0.001024 1024 205 2352 7616 1.29056 0.690176 14.4578 43.0882 59.6437 59.7238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 590 0.000256 2048 175 4728 42112 13.4703 7.05693 327.234 209.536 557.424 557.533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1760 3.2e-05 1024 140 1512 599424 41.8738 26.9937 800.239 837.781 1707.02 1707.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 470 3.2e-05 1024 50 1008 494592 65.2283 26.8969 423.007 836.708 1352.06 1352.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1380 3.2e-05 2048 400 5688 501760 163.202 67.4889 5124.82 2000.46 7356.36 7356.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1610 0.000256 1024 250 504 71168 3.09459 3.53238 56.3452 104.793 167.849 167.926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1410 0.000512 512 340 264 32256 1.16304 0.830048 5.6913 26.2861 34.0668 34.1567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1070 6.4e-05 2048 260 1152 247808 53.5775 28.2779 748.926 837.98 1668.92 1669.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 630 0.001024 1024 150 672 12544 1.34864 0.761856 10.3947 51.32 63.9248 64.0178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1310 0.000256 4096 60 360 75456 13.9878 107.858 419.099 540.987 541.044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 570 0.001024 1024 205 2352 7936 1.29619 0.69632 21.6159 42.3015 66.0274 66.1077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 590 0.000256 2048 175 4728 41984 13.4285 7.01235 474.876 209.345 704.796 704.901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1760 3.2e-05 1024 140 1512 600064 41.8573 26.914 1209.66 837.863 2116.42 2116.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 470 3.2e-05 1024 50 1008 495616 64.7392 26.8227 637.168 835.177 1564.12 1564.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1380 3.2e-05 2048 400 5688 505856 161.56 67.391 7506.79 1994.55 9730.67 9730.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1610 0.000256 1024 250 504 70912 3.09827 3.52573 38.4838 104.676 149.868 149.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1410 0.000512 512 340 264 32256 1.16547 0.834464 3.91478 26.3274 32.3442 32.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1070 6.4e-05 2048 260 1152 245760 53.6704 28.3894 494.513 835.157 1411.89 1412.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 630 0.001024 1024 150 672 11776 1.3303 0.742944 6.56982 49.6605 58.4093 58.505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1310 0.000256 4096 60 360 75392 13.9911 72.642 418.976 505.652 505.709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 570 0.001024 1024 205 2352 7168 1.2839 0.681984 12.9009 41.7071 56.6927 56.7744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 590 0.000256 2048 175 4728 41984 13.445 7.02483 307.224 209.168 536.992 537.102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1760 3.2e-05 1024 140 1512 600064 41.7952 26.8858 801.41 837.727 1707.95 1708.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 470 3.2e-05 1024 50 1008 491520 65.5467 26.8257 420.852 835.095 1348.54 1348.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1380 3.2e-05 2048 400 5688 503808 161.166 66.943 4800.22 1988.95 7017.68 7018.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1610 0.000256 1024 250 504 71280 2.98659 3.55533 59.9581 104.916 171.498 171.577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1410 0.000512 512 340 264 32256 1.16371 0.831488 6.24429 26.2637 34.6028 34.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1070 6.4e-05 2048 260 1152 247680 53.7139 28.4258 815.555 837.524 1735.38 1735.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 630 0.001024 1024 150 672 12384 1.34179 0.753664 11.1018 50.0555 63.3542 63.4473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1310 0.000256 4096 60 360 75456 13.992 117.662 419.075 550.772 550.829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 570 0.001024 1024 205 2352 7776 1.29392 0.693344 24.4779 42.1005 68.681 68.7634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 590 0.000256 2048 175 4728 42048 13.4535 7.01962 548.356 208.884 777.851 777.967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1760 3.2e-05 1024 140 1512 599616 41.9758 26.9463 1342.85 837.436 2249.35 2249.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 470 3.2e-05 1024 50 1008 493056 65.187 26.8657 704.531 834.386 1631.18 1631.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1380 3.2e-05 2048 400 5688 504576 162.425 67.3879 8669.74 1996.98 10896.9 10897.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1610 0.000256 1024 250 504 70848 3.08029 3.53149 44.6401 105.631 156.968 157.047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1410 0.000512 512 340 264 31680 1.16259 0.825344 4.44278 26.3681 32.8979 32.9902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1070 6.4e-05 2048 260 1152 246528 53.5176 28.3484 570.188 842.656 1494.87 1495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 630 0.001024 1024 150 672 12096 1.33126 0.739264 7.83693 50.0075 60.0161 60.1095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1310 0.000256 4096 60 360 75312 13.9816 82.6018 422.709 519.334 519.392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 570 0.001024 1024 205 2352 7488 1.28224 0.68432 16.6703 41.9773 60.7313 60.8156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 590 0.000256 2048 175 4728 41472 13.3555 6.96781 380.605 209.518 610.576 610.689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1760 3.2e-05 1024 140 1512 599040 41.9078 26.9168 943.358 845.558 1857.87 1857.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 470 3.2e-05 1024 50 1008 488448 64.6772 26.5871 491.014 836.26 1418.76 1418.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1380 3.2e-05 2048 400 5688 502272 161.612 67.2686 6030.28 2009.72 8269.26 8269.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1610 0.000256 1024 250 504 71040 3.09248 3.5359 58.0239 104.846 169.583 169.661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1410 0.000512 512 340 264 32000 1.16026 0.825568 5.85901 26.1841 34.1272 34.2224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1070 6.4e-05 2048 260 1152 248320 53.4927 28.3287 776.022 838.909 1696.92 1697.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 630 0.001024 1024 150 672 12160 1.33914 0.755712 10.4904 49.9678 62.6582 62.7548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1310 0.000256 4096 60 360 75440 13.9805 111.385 419.394 544.805 544.864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 570 0.001024 1024 205 2352 7680 1.28819 0.690304 22.9576 42.0013 67.0577 67.1396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 590 0.000256 2048 175 4728 41600 13.3899 7.02067 513.212 208.223 741.983 742.094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1760 3.2e-05 1024 140 1512 600320 41.9422 26.9206 1276.69 838.499 2184.19 2184.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 470 3.2e-05 1024 50 1008 496640 65.0901 26.9199 672.033 838.54 1602.8 1602.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1380 3.2e-05 2048 400 5688 504320 162.546 67.4142 8254.2 2000.21 10484.8 10485.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1610 0.000256 1024 250 504 70720 3.08611 3.52678 42.2582 104.646 153.601 153.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1410 0.000512 512 340 264 31360 1.15926 0.818976 4.24314 26.0034 32.3227 32.4156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1070 6.4e-05 2048 260 1152 248320 53.4276 28.3746 558.04 838.107 1478.11 1478.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 630 0.001024 1024 150 672 12160 1.34224 0.75936 7.6745 50.0477 59.924 60.0185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1310 0.000256 4096 60 360 75360 13.9887 80.4291 419.035 513.497 513.554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 570 0.001024 1024 205 2352 7680 1.28957 0.692096 16.5689 42.084 60.7504 60.8336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 590 0.000256 2048 175 4728 40960 13.3044 6.9384 364.553 206.535 591.46 591.572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1760 3.2e-05 1024 140 1512 600320 41.7694 26.886 918.624 837.868 1825.29 1825.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 470 3.2e-05 1024 50 1008 491520 65.852 26.882 480.077 838.442 1411.48 1411.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1380 3.2e-05 2048 400 5688 501760 163.64 67.5324 5841.24 2005.76 8078.59 8078.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1610 0.000256 1024 250 504 71040 2.90819 3.53302 70.1069 104.903 181.533 181.615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1410 0.000512 512 340 264 31872 1.16266 0.830944 7.62726 26.235 35.9566 36.0481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1070 6.4e-05 2048 260 1152 247296 53.5443 28.2756 992.111 837.631 1911.73 1911.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 630 0.001024 1024 150 672 12288 1.3367 0.75296 13.7603 49.9831 65.9346 66.0274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1310 0.000256 4096 60 360 75360 13.9809 142.465 419.045 575.535 575.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 570 0.001024 1024 205 2352 7680 1.28518 0.688128 29.4223 42.762 74.2769 74.3549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 590 0.000256 2048 175 4728 41472 13.412 6.99072 655.653 208.601 884.787 884.895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1760 3.2e-05 1024 140 1512 599808 41.7671 26.8759 1624.71 838.15 2531.63 2531.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 470 3.2e-05 1024 50 1008 491520 64.7518 26.7198 850.951 833.796 1776.43 1776.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1380 3.2e-05 2048 400 5688 503808 161.766 67.1813 10435.7 1998.1 12663.1 12663.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1610 0.000256 1024 250 504 70656 3.08554 3.52666 47.454 104.408 158.556 158.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1410 0.000512 512 340 264 31488 1.15731 0.818464 5.03312 26.0202 33.1276 33.2223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1070 6.4e-05 2048 260 1152 245760 53.3408 28.158 631.106 832.503 1545.26 1545.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 630 0.001024 1024 150 672 12288 1.33754 0.749568 9.10371 50.0854 61.3797 61.475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1310 0.000256 4096 60 360 75264 13.9776 91.2086 418.588 523.817 523.873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 570 0.001024 1024 205 2352 7680 1.29418 0.691168 18.4959 42.8913 63.4907 63.5742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 590 0.000256 2048 175 4728 39936 13.4186 6.93792 404.213 206.58 631.276 631.386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1760 3.2e-05 1024 140 1512 599040 41.8291 26.8621 1049.2 836.366 1954.38 1954.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 470 3.2e-05 1024 50 1008 479232 65.5057 26.4527 535.573 824.029 1451.77 1451.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1380 3.2e-05 2048 400 5688 497664 163.35 67.2528 6632.49 1994.49 8857.97 8858.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1610 0.000256 1024 250 504 71200 2.93328 3.54259 70.4683 104.9 181.929 182.006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1410 0.000512 512 340 264 32000 1.16835 0.829088 7.47139 26.2287 35.8017 35.8955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1070 6.4e-05 2048 260 1152 248000 53.7002 28.3614 977.017 837.206 1896.45 1896.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 630 0.001024 1024 150 672 12000 1.34272 0.749536 13.3881 49.9672 65.5474 65.6445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1310 0.000256 4096 60 360 75400 13.9886 139.896 418.986 572.913 572.969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 570 0.001024 1024 205 2352 7600 1.29386 0.690144 28.6163 42.8383 73.5556 73.6403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 590 0.000256 2048 175 4728 41600 13.4803 7.08669 646.358 208.562 875.62 875.727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1760 3.2e-05 1024 140 1512 600000 42.01 26.964 1599.99 838.131 2507.23 2507.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 470 3.2e-05 1024 50 1008 492800 64.9175 26.82 840.849 832.81 1765.61 1765.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1380 3.2e-05 2048 400 5688 502400 163.429 67.3966 10241 2000.57 12472.7 12473.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1610 0.000256 1024 250 504 70800 3.09862 3.5287 49.802 104.572 161.087 161.167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1410 0.000512 512 340 264 31200 1.16518 0.821024 5.01603 26.0555 33.1599 33.2537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1070 6.4e-05 2048 260 1152 246400 53.4127 28.3587 660.429 833.776 1576.14 1576.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 630 0.001024 1024 150 672 12000 1.35306 0.751616 8.87283 50.1207 61.2028 61.2969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1310 0.000256 4096 60 360 75200 13.9777 95.4609 418.744 528.227 528.284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 570 0.001024 1024 205 2352 7200 1.30621 0.692224 18.2891 42.9019 63.3075 63.3938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 590 0.000256 2048 175 4728 40000 13.4631 6.95386 423.088 206.822 650.451 650.559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1760 3.2e-05 1024 140 1512 598400 42.0022 26.9361 1081.93 837.791 1988.79 1988.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 470 3.2e-05 1024 50 1008 486400 64.4162 26.5708 563.359 824.941 1479.51 1479.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1380 3.2e-05 2048 400 5688 499200 163.119 66.9689 6906.31 1993.93 9130.73 9131.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1610 0.000256 1024 250 504 71008 2.92317 3.53315 67.6149 104.939 179.089 179.168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1410 0.000512 512 340 264 31808 1.15744 0.821248 7.32877 26.0758 35.4814 35.576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1070 6.4e-05 2048 260 1152 247296 53.6182 28.4119 957.839 837.392 1877.42 1877.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 630 0.001024 1024 150 672 12096 1.34845 0.754208 12.9834 50.0901 65.2773 65.366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1310 0.000256 4096 60 360 75376 13.9878 137.886 419.261 571.18 571.236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 570 0.001024 1024 205 2352 7616 1.29091 0.690976 28.3498 41.8137 72.2604 72.3455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 590 0.000256 2048 175 4728 42112 13.4716 7.0712 642.653 209.701 873.03 873.147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1760 3.2e-05 1024 140 1512 599424 41.8611 26.9271 1562.5 838.437 2469.85 2469.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 470 3.2e-05 1024 50 1008 494592 65.2635 26.8902 825.856 838.274 1756.5 1756.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1380 3.2e-05 2048 400 5688 501760 163.147 67.4222 10058.9 2001.92 12291.8 12292.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1610 0.000256 1024 250 504 70336 3.07638 3.51866 47.1721 104.49 158.34 158.417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1410 0.000512 512 340 264 31360 1.16746 0.827936 4.93158 26.1603 33.1895 33.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1070 6.4e-05 2048 260 1152 247296 53.5283 28.2849 634.907 837.714 1554.59 1554.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 630 0.001024 1024 150 672 11648 1.32992 0.739488 8.29283 49.6449 60.1076 60.1989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1310 0.000256 4096 60 360 75264 13.9812 91.6092 419.268 524.9 524.954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 570 0.001024 1024 205 2352 7168 1.28 0.683456 17.5863 41.6119 61.2807 61.3642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 590 0.000256 2048 175 4728 41216 13.3604 6.95296 417.642 207.593 645.676 645.784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1760 3.2e-05 1024 140 1512 598528 41.8324 26.8701 1040.13 837.405 1946.37 1946.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 470 3.2e-05 1024 50 1008 487424 64.6138 26.5155 541.773 827.818 1460.94 1461.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1380 3.2e-05 2048 400 5688 501760 163.223 67.2729 6644.08 2006.89 8881.85 8882.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1610 0.000256 1024 250 504 71040 3.11091 3.53949 65.2538 104.912 176.902 176.982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1410 0.000512 512 340 264 32160 1.16742 0.83008 7.12394 26.2989 35.5229 35.6137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1070 6.4e-05 2048 260 1152 245760 53.7955 28.3551 924.697 834.57 1841.58 1841.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 630 0.001024 1024 150 672 12000 1.34669 0.742016 12.579 49.9936 64.7631 64.8523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1310 0.000256 4096 60 360 75360 13.9842 133.289 418.827 566.144 566.201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 570 0.001024 1024 205 2352 7680 1.29488 0.688608 27.617 43.0075 72.7214 72.8044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 590 0.000256 2048 175 4728 41280 13.5694 7.02608 611.777 209.009 841.512 841.617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1760 3.2e-05 1024 140 1512 599040 41.9858 26.9294 1529.23 837.028 2435.31 2435.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 470 3.2e-05 1024 50 1008 491520 65.5504 26.8652 803.215 834.44 1730.29 1730.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1380 3.2e-05 2048 400 5688 503040 161.648 67.1396 9763.49 1989.46 11982.1 11982.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1610 0.000256 1024 250 504 70560 3.08224 3.52758 46.4755 104.826 157.992 158.073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1410 0.000512 512 340 264 31680 1.1593 0.822752 4.71408 26.0705 32.8648 32.9532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1070 6.4e-05 2048 260 1152 245760 53.6937 28.3159 596.487 835.448 1514.11 1514.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 630 0.001024 1024 150 672 11520 1.36064 0.748192 7.8704 51.2246 61.3048 61.3974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1310 0.000256 4096 60 360 75120 13.9673 86.3724 418.448 518.83 518.889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 570 0.001024 1024 205 2352 7680 1.29638 0.696448 17.9601 42.0919 62.1607 62.2411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 590 0.000256 2048 175 4728 40320 13.3916 6.94477 386.155 206.894 613.51 613.617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1760 3.2e-05 1024 140 1512 599040 41.8776 26.9163 985.854 837.684 1892.46 1892.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 470 3.2e-05 1024 50 1008 476160 66.0265 26.5439 501.609 824.845 1419.23 1419.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1380 3.2e-05 2048 400 5688 499200 163.904 67.0925 6241.18 2000.66 8473.22 8473.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1610 0.000256 1024 250 504 70912 3.09805 3.52448 63.1359 104.694 174.534 174.612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1410 0.000512 512 340 264 32256 1.16499 0.830176 6.89686 26.3272 35.3173 35.4101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1070 6.4e-05 2048 260 1152 245760 53.6395 28.2601 881.843 835.296 1799.2 1799.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 630 0.001024 1024 150 672 11776 1.33254 0.73824 11.5854 49.664 63.4224 63.516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1310 0.000256 4096 60 360 75392 13.987 127.627 419.042 560.698 560.755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 570 0.001024 1024 205 2352 7168 1.28483 0.681984 24.686 41.4635 68.2346 68.3181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 590 0.000256 2048 175 4728 41984 13.4432 7.02464 594.154 209.205 823.953 824.061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1760 3.2e-05 1024 140 1512 600064 41.785 26.882 1461 837.856 2367.66 2367.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 470 3.2e-05 1024 50 1008 491520 65.4957 26.8285 764.056 835.159 1691.76 1691.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1380 3.2e-05 2048 400 5688 503808 161.043 66.8789 9343.57 1992.41 11564.3 11564.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1610 0.000256 1024 250 504 70656 3.09923 3.53408 45.5858 105.891 158.192 158.267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1410 0.000512 512 340 264 30720 1.14998 0.8096 4.60739 25.973 32.6371 32.7264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1070 6.4e-05 2048 260 1152 245760 53.6549 28.3646 594.471 843.911 1520.56 1520.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 630 0.001024 1024 150 672 11264 1.30762 0.7216 7.92429 49.3841 59.4387 59.5292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1310 0.000256 4096 60 360 75264 13.9856 85.985 423.141 523.155 523.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 570 0.001024 1024 205 2352 6144 1.27373 0.668384 14.2276 42.2525 58.5391 58.6233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 590 0.000256 2048 175 4728 40960 13.5703 7.03216 390.945 211.592 623.269 623.378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1760 3.2e-05 1024 140 1512 600064 41.7705 26.8855 985.065 846.232 1900.08 1900.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 470 3.2e-05 1024 50 1008 491520 65.5247 26.8206 516.724 844.071 1453.36 1453.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1380 3.2e-05 2048 400 5688 499712 163.546 67.181 6271.4 2020.43 8522.94 8523.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 1610 0.000256 1024 250 500 71232 2.92195 3.53677 87.4108 104.979 198.928 199.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1410 0.000512 512 340 275 32640 1.15549 0.833088 10.0313 26.2774 38.3987 38.4922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 1070 6.4e-05 2048 260 1150 247296 53.6479 28.3423 799.068 838.37 1719.59 1719.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 630 0.001024 1024 150 675 12544 1.34419 0.765664 9.85334 51.2939 63.362 63.4579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 1310 0.000256 4096 60 350 75552 13.9865 194.221 419.299 627.55 627.601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 570 0.001024 1024 205 2350 8064 1.29424 0.69632 22.0127 44.8327 68.9329 69.0278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 590 0.000256 2048 175 4725 42496 13.4364 7.04461 487.368 209.784 717.761 717.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1760 3.2e-05 1024 140 1525 600320 41.9123 27.2344 1193.67 838.66 2101.61 2101.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 470 3.2e-05 1024 50 1025 493568 65.6467 26.9271 635.871 838.371 1567.03 1567.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1380 3.2e-05 2048 400 5700 505856 161.556 67.1927 7703.16 1995.59 9927.88 9928.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1610 0.000256 1024 250 500 71200 3.11091 3.5472 48.844 104.907 160.495 160.578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1410 0.000512 512 340 275 32480 1.1593 0.831488 5.0367 26.2422 33.3695 33.4628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1070 6.4e-05 2048 260 1150 247040 53.9674 28.3526 690.821 837.809 1611.11 1611.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 630 0.001024 1024 150 675 12480 1.34202 0.76176 8.7279 50.096 61.0286 61.1224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1310 0.000256 4096 60 350 75560 13.996 90.809 419.044 523.893 523.953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 570 0.001024 1024 205 2350 7840 1.29536 0.71376 19.2627 42.7396 64.1098 64.1942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 590 0.000256 2048 175 4725 42560 13.5034 7.0615 440.597 209.634 670.928 671.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1760 3.2e-05 1024 140 1525 600320 42.0528 26.9545 1073.64 838.078 1980.86 1980.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 470 3.2e-05 1024 50 1025 494080 65.7845 26.9372 572.459 838.344 1503.75 1503.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1380 3.2e-05 2048 400 5700 505600 162.423 67.2503 6909.48 1994.67 9134.22 9134.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 1610 0.000256 1024 250 500 71040 2.92246 3.5328 77.3126 104.825 188.679 188.757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1410 0.000512 512 340 275 32320 1.15376 0.82576 8.49347 26.1802 36.7548 36.8528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 1070 6.4e-05 2048 260 1150 247040 53.8181 28.4388 504.275 838.472 1425.17 1425.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 630 0.001024 1024 150 675 12160 1.33571 0.759808 5.78765 49.9592 57.9431 58.0376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 1310 0.000256 4096 60 350 75520 13.9954 169.759 419.363 603.163 603.222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 570 0.001024 1024 205 2350 7680 1.28646 0.691712 12.4945 43.4527 58.0297 58.1244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 590 0.000256 2048 175 4725 41600 13.4069 6.98211 278.901 208.185 507.609 507.726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1760 3.2e-05 1024 140 1525 599680 41.9522 26.9185 693.63 838.36 1601 1601.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 470 3.2e-05 1024 50 1025 491520 66.0193 26.9274 369.479 838.404 1301.05 1301.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1380 3.2e-05 2048 400 5700 504320 162.669 67.1887 4444.85 2003.09 6678.2 6678.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1610 0.000256 1024 250 500 71136 3.09066 3.53683 51.9881 104.884 163.584 163.665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1410 0.000512 512 340 275 32640 1.16134 0.833696 5.40592 26.3173 33.8207 33.9156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1070 6.4e-05 2048 260 1150 246528 53.7539 28.3249 689.451 836.43 1608.13 1608.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 630 0.001024 1024 150 675 12480 1.34144 0.755456 9.49056 51.2056 62.8936 62.9903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1310 0.000256 4096 60 350 75552 13.9895 96.2925 419.166 529.494 529.551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 570 0.001024 1024 205 2350 7872 1.29562 0.696064 20.711 42.4089 65.2267 65.3128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 590 0.000256 2048 175 4725 42240 13.4598 7.0312 464.042 209.326 694.004 694.122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1760 3.2e-05 1024 140 1525 600192 41.9656 26.9681 1141.77 837.902 2048.75 2048.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 470 3.2e-05 1024 50 1025 491520 65.897 26.8923 606.483 836.397 1535.93 1536.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1380 3.2e-05 2048 400 5700 505344 161.254 67.2365 7344.52 1990.05 9563.47 9563.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1610 0.000256 1024 250 500 71040 3.08371 3.52832 34.5928 104.91 146.198 146.277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1410 0.000512 512 340 275 32256 1.16326 0.827392 3.59936 26.2451 31.9351 32.0299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1070 6.4e-05 2048 260 1150 245760 53.865 28.4604 504.815 837.28 1424.58 1424.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 630 0.001024 1024 150 675 12288 1.33555 0.755712 6.16637 49.9862 58.3467 58.4433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1310 0.000256 4096 60 350 75456 13.9838 62.0278 419.183 495.238 495.297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 570 0.001024 1024 205 2350 7680 1.28704 0.713216 13.3188 42.0917 57.5098 57.5942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 590 0.000256 2048 175 4725 41472 13.4093 6.99213 294.776 208.608 523.916 524.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1760 3.2e-05 1024 140 1525 599808 41.8353 26.8811 738.794 838.189 1645.84 1645.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 470 3.2e-05 1024 50 1025 485376 65.9468 26.7241 388.539 833.171 1314.61 1314.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1380 3.2e-05 2048 400 5700 503808 162.007 67.0575 4739.12 1999.64 6968.22 6968.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1610 0.000256 1024 250 500 71120 3.11478 3.54269 55.0515 104.921 166.715 166.795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1410 0.000512 512 340 275 32704 1.15958 0.833536 5.9223 26.3207 34.3366 34.4283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1070 6.4e-05 2048 260 1150 246400 53.8783 28.4488 740.595 836.456 1659.54 1659.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 630 0.001024 1024 150 675 12320 1.3409 0.754464 10.2116 49.9959 62.4019 62.4965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1310 0.000256 4096 60 350 75544 13.9936 103.952 419.081 537.07 537.127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 570 0.001024 1024 205 2350 7840 1.2905 0.690144 22.1942 42.0322 66.3291 66.4147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 590 0.000256 2048 175 4725 42112 13.5066 7.03731 497.312 209.354 727.349 727.482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1760 3.2e-05 1024 140 1525 599872 41.994 26.9455 1217.78 837.592 2124.44 2124.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 470 3.2e-05 1024 50 1025 491008 66.0639 26.9656 646.925 836.428 1576.6 1576.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1380 3.2e-05 2048 400 5700 505344 161.445 67.3169 7873.86 1990.14 10093.2 10093.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1610 0.000256 1024 250 500 71008 3.0865 3.53274 36.6431 104.921 148.267 148.345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1410 0.000512 512 340 275 32256 1.14909 0.822304 3.82307 26.079 31.9711 32.064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1070 6.4e-05 2048 260 1150 245504 53.9383 28.3054 471.682 837.191 1391.28 1391.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 630 0.001024 1024 150 675 12096 1.34384 0.755648 6.41341 50.0875 58.6973 58.793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1310 0.000256 4096 60 350 75488 13.994 66.5249 419.373 499.933 499.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 570 0.001024 1024 205 2350 7616 1.29258 0.691968 13.7559 43.1779 59.0388 59.1196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 590 0.000256 2048 175 4725 42112 13.4701 7.03907 315.016 209.645 545.298 545.403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1760 3.2e-05 1024 140 1525 599424 41.8861 26.9913 775.024 838.266 1682.3 1682.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 470 3.2e-05 1024 50 1025 487424 66.3714 26.8937 409.894 837.157 1340.54 1340.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1380 3.2e-05 2048 400 5700 505344 161.014 67.412 4962.52 1991.99 7183.33 7183.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1610 0.000256 1024 250 500 71040 3.09658 3.53347 57.7855 104.877 169.376 169.457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1410 0.000512 512 340 275 32512 1.15978 0.830272 6.04666 26.3082 34.4464 34.5375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1070 6.4e-05 2048 260 1150 246784 53.7266 28.2841 773.673 838.977 1694.82 1694.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 630 0.001024 1024 150 675 12544 1.34854 0.763968 10.4932 51.3346 64.0418 64.1359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1310 0.000256 4096 60 350 75520 13.9857 107.71 419.389 541.128 541.186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 570 0.001024 1024 205 2350 7936 1.29594 0.698368 22.636 42.3243 67.0678 67.153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 590 0.000256 2048 175 4725 41984 13.4246 7.01386 500.857 209.231 730.661 730.769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1760 3.2e-05 1024 140 1525 600064 41.8448 26.8841 1268.87 838.549 2176.28 2176.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 470 3.2e-05 1024 50 1025 491520 65.5451 26.8286 676.346 835.853 1604.8 1604.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1380 3.2e-05 2048 400 5700 505856 161.575 67.1931 7945.28 2000.47 10174.9 10175.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1610 0.000256 1024 250 500 70912 3.09376 3.53078 39.5396 104.779 151.029 151.108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1410 0.000512 512 340 275 32256 1.16736 0.830944 4.11258 26.3581 32.5688 32.6635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1070 6.4e-05 2048 260 1150 245760 53.6643 28.2583 513.773 836.009 1431.87 1432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 630 0.001024 1024 150 675 11776 1.33219 0.74064 6.90771 49.6866 58.7691 58.8646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1310 0.000256 4096 60 350 75392 13.9845 72.4036 419.002 505.434 505.492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 570 0.001024 1024 205 2350 7168 1.28442 0.679936 13.4726 42.7069 58.2638 58.3459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 590 0.000256 2048 175 4725 41984 13.4467 7.0528 320.293 209.382 550.304 550.413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1760 3.2e-05 1024 140 1525 600064 41.8062 26.8833 837.514 838.559 1744.9 1745.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 470 3.2e-05 1024 50 1025 491520 65.5118 26.8213 445.68 835.84 1374.08 1374.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1380 3.2e-05 2048 400 5700 503808 161.212 67.0433 5019.37 1990.99 7239.02 7239.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1610 0.000256 1024 250 500 71136 3.11725 3.54419 62.0391 105 173.784 173.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1410 0.000512 512 340 275 32544 1.16077 0.82944 6.43514 26.292 34.8153 34.9147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1070 6.4e-05 2048 260 1150 246528 53.9364 28.3448 815.369 838.24 1736.05 1736.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 630 0.001024 1024 150 675 12384 1.34256 0.753408 11.1541 50.0818 63.4316 63.5211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1310 0.000256 4096 60 350 75528 14.0025 113.949 419.432 547.429 547.482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 570 0.001024 1024 205 2350 7776 1.29318 0.692704 24.5569 43.1706 69.8325 69.9194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 590 0.000256 2048 175 4725 42048 13.4604 7.02621 547.685 209.056 777.366 777.492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1760 3.2e-05 1024 140 1525 599616 42.0044 26.9435 1353.4 838.133 2260.62 2260.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 470 3.2e-05 1024 50 1025 488448 66.0593 26.9947 712.766 835.798 1641.84 1642.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1380 3.2e-05 2048 400 5700 504576 162.522 67.4154 8686.68 1998.05 10915.1 10915.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1610 0.000256 1024 250 500 70848 3.07667 3.52874 44.8033 104.723 156.217 156.293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1410 0.000512 512 340 275 32256 1.15648 0.827392 4.72102 26.1484 32.9518 33.0424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1070 6.4e-05 2048 260 1150 244224 53.9471 28.3978 581.634 835.411 1499.55 1499.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 630 0.001024 1024 150 675 12096 1.32931 0.743424 7.98515 49.7922 59.9531 60.0433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1310 0.000256 4096 60 350 75456 13.9958 82.3951 419.467 515.9 515.955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 570 0.001024 1024 205 2350 7488 1.28365 0.6848 16.9951 41.8385 60.916 60.999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 590 0.000256 2048 175 4725 41472 13.3803 6.9631 390.897 207.73 619.101 619.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1760 3.2e-05 1024 140 1525 599040 41.8934 26.917 974.574 838.304 1881.82 1881.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 470 3.2e-05 1024 50 1025 479232 66.1335 26.5851 504.51 829.061 1426.51 1426.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1380 3.2e-05 2048 400 5700 502272 161.848 66.9858 6181.65 1992.47 8403.33 8403.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1610 0.000256 1024 250 500 71040 3.09248 3.53146 59.8453 104.856 171.408 171.484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1410 0.000512 512 340 275 32320 1.15478 0.82704 6.17286 26.1868 34.4412 34.5313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1070 6.4e-05 2048 260 1150 247040 53.724 28.3545 795.681 838.7 1716.62 1716.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 630 0.001024 1024 150 675 12160 1.33302 0.75312 10.6456 49.9849 62.8153 62.9084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1310 0.000256 4096 60 350 75520 13.9943 111.161 419.482 544.682 544.738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 570 0.001024 1024 205 2350 7680 1.28614 0.689344 23.5862 43.0567 68.7331 68.8173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 590 0.000256 2048 175 4725 41600 13.4053 6.9769 527.341 208.241 756.095 756.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1760 3.2e-05 1024 140 1525 599680 41.8786 26.9165 1312.3 838.6 2219.83 2219.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 470 3.2e-05 1024 50 1025 491520 65.9201 26.9189 696.855 838.714 1628.63 1628.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1380 3.2e-05 2048 400 5700 504320 162.441 67.1478 8415.24 2000.74 10646 10646.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1610 0.000256 1024 250 500 70720 3.08429 3.52739 42.5935 104.73 154.018 154.095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1410 0.000512 512 340 275 32000 1.15117 0.820288 4.43453 26.0232 32.5289 32.6212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1070 6.4e-05 2048 260 1150 245760 53.8343 28.2978 558.715 838.738 1479.75 1479.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 630 0.001024 1024 150 675 12160 1.34102 0.75776 7.82355 50.0697 60.0881 60.1805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1310 0.000256 4096 60 350 75360 13.9839 78.508 418.959 511.494 511.548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 570 0.001024 1024 205 2350 7680 1.29107 0.690048 16.6862 42.0284 60.8093 60.8927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 590 0.000256 2048 175 4725 40960 13.3103 6.93546 366.003 206.698 593.073 593.186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1760 3.2e-05 1024 140 1525 599040 41.8121 26.8856 925.746 838.512 1833.09 1833.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 470 3.2e-05 1024 50 1025 491520 65.8406 26.8875 492.974 838.623 1424.54 1424.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1380 3.2e-05 2048 400 5700 501760 163.767 67.1586 5858.22 2007.32 8096.85 8097.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1610 0.000256 1024 250 500 71040 2.912 3.52701 67.8492 104.835 179.2 179.284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1410 0.000512 512 340 275 32256 1.15696 0.827392 7.65066 26.2185 35.9522 36.038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1070 6.4e-05 2048 260 1150 245760 53.7751 28.2767 963.881 836.856 1882.95 1883.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 630 0.001024 1024 150 675 12288 1.33402 0.753696 13.4763 49.9647 65.6267 65.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1310 0.000256 4096 60 350 75456 13.9896 134.838 418.882 567.754 567.812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 570 0.001024 1024 205 2350 7680 1.28749 0.688288 28.7034 42.7456 73.5388 73.6197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 590 0.000256 2048 175 4725 41472 13.4139 6.99187 637.692 208.476 866.701 866.812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1760 3.2e-05 1024 140 1525 599808 41.77 26.8798 1594.81 837.586 2501.18 2501.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 470 3.2e-05 1024 50 1025 485376 65.8638 26.7213 837.637 832.553 1762.99 1763.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1380 3.2e-05 2048 400 5700 503808 161.839 67.1675 10152.9 1994.78 12377.1 12377.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1610 0.000256 1024 250 500 70656 3.08627 3.52374 47.5588 104.427 158.681 158.761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1410 0.000512 512 340 275 31488 1.15798 0.8192 5.14662 26.0228 33.2456 33.3427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1070 6.4e-05 2048 260 1150 242688 53.9257 28.3179 639.67 832.658 1554.73 1554.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 630 0.001024 1024 150 675 12288 1.33968 0.747456 9.06109 50.0874 61.3379 61.4298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1310 0.000256 4096 60 350 75264 13.9863 90.8145 418.288 523.132 523.188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 570 0.001024 1024 205 2350 7680 1.2935 0.688384 18.8924 41.8135 62.8096 62.8941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 590 0.000256 2048 175 4725 39936 13.409 7.04278 412.762 206.616 639.958 640.066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1760 3.2e-05 1024 140 1525 599040 41.8135 27.0116 1071.62 836.504 1977.08 1977.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 470 3.2e-05 1024 50 1025 479232 65.5301 26.4397 555.894 825.368 1473.45 1473.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1380 3.2e-05 2048 400 5700 497664 163.414 67.0319 6753.08 1995.38 8979.3 8979.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1610 0.000256 1024 250 500 71000 2.93245 3.54307 69.3157 104.888 180.762 180.842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1410 0.000512 512 340 275 32400 1.16266 0.82976 7.67958 26.2273 35.9981 36.0952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1070 6.4e-05 2048 260 1150 246400 53.8975 28.3944 967.147 837.076 1886.68 1886.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 630 0.001024 1024 150 675 12400 1.33699 0.750912 13.8352 49.9658 65.9869 66.0804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1310 0.000256 4096 60 350 75500 13.9928 135.512 419.074 568.622 568.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 570 0.001024 1024 205 2350 7600 1.29366 0.688512 28.503 41.7794 72.3838 72.4685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 590 0.000256 2048 175 4725 41600 13.4893 7.07088 640.085 208.524 869.301 869.417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1760 3.2e-05 1024 140 1525 600000 41.9911 26.9683 1590.22 838.002 2497.32 2497.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 470 3.2e-05 1024 50 1025 486400 66.0036 26.8158 837.983 832.684 1763.71 1763.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1380 3.2e-05 2048 400 5700 505600 161.495 67.1967 10220.8 1991.68 12441.6 12441.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1610 0.000256 1024 250 500 70400 3.09632 3.53485 49.969 104.472 161.156 161.232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1410 0.000512 512 340 275 32000 1.15405 0.820224 5.22733 26.0282 33.3271 33.4232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1070 6.4e-05 2048 260 1150 243200 54.0279 28.2494 643.454 832.976 1558.87 1559.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 630 0.001024 1024 150 675 12000 1.34944 0.74656 8.5833 50.0992 60.8745 60.9645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1310 0.000256 4096 60 350 75400 13.9876 91.8913 419.029 524.949 525.005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 570 0.001024 1024 205 2350 7200 1.30467 0.689152 18.1216 42.9639 63.2004 63.2812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 590 0.000256 2048 175 4725 40000 13.4535 6.94797 414.124 206.623 641.276 641.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1760 3.2e-05 1024 140 1525 598400 42.0136 26.9329 1060.84 836.983 1966.9 1967.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 470 3.2e-05 1024 50 1025 473600 66.3875 26.4982 546.74 824.151 1464 1464.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1380 3.2e-05 2048 400 5700 499200 163.116 66.9948 6755.51 1992.01 8978.02 8978.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1610 0.000256 1024 250 500 71008 3.09658 3.53466 65.7551 104.915 177.387 177.465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1410 0.000512 512 340 275 32256 1.15107 0.82144 7.46646 26.0701 35.6087 35.6973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1070 6.4e-05 2048 260 1150 245504 53.9229 28.3227 937.554 837.209 1857.17 1857.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 630 0.001024 1024 150 675 12096 1.34557 0.753856 12.6619 50.086 64.9483 65.0404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1310 0.000256 4096 60 350 75488 13.9995 131.061 419.371 564.472 564.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 570 0.001024 1024 205 2350 7616 1.29693 0.688832 27.5508 41.8964 71.5498 71.6309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 590 0.000256 2048 175 4725 42112 13.47 7.04922 629.498 209.65 859.797 859.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1760 3.2e-05 1024 140 1525 599424 41.8555 26.9248 1553.06 838.227 2460.2 2460.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 470 3.2e-05 1024 50 1025 487424 66.3318 26.8995 821.254 837.686 1752.39 1752.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1380 3.2e-05 2048 400 5700 505344 161.003 67.2302 9909.98 1991.8 12130.4 12130.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1610 0.000256 1024 250 500 70336 3.07203 3.52051 45.7869 104.458 156.922 157.004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1410 0.000512 512 340 275 32256 1.15507 0.829216 5.09309 26.1485 33.3242 33.4195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1070 6.4e-05 2048 260 1150 243712 54.0969 28.3092 610.09 837.448 1530.11 1530.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 630 0.001024 1024 150 675 11648 1.32742 0.74032 8.05981 49.6381 59.8687 59.9654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1310 0.000256 4096 60 350 75264 13.9835 86.2106 418.748 518.987 519.047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 570 0.001024 1024 205 2350 7168 1.28 0.68208 17.2538 41.6021 60.9365 61.0229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 590 0.000256 2048 175 4725 41216 13.3529 6.95722 405.424 207.535 633.399 633.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1760 3.2e-05 1024 140 1525 598528 41.8184 26.8636 1016.15 837.156 1922.13 1922.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 470 3.2e-05 1024 50 1025 473088 66.5725 26.5134 522.313 827.562 1443.18 1443.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1380 3.2e-05 2048 400 5700 501760 163.225 67.0709 6441.5 2003.02 8675.21 8675.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1610 0.000256 1024 250 500 71040 2.93018 3.5449 63.3375 104.915 174.811 174.893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1410 0.000512 512 340 275 32160 1.16224 0.827968 7.15011 26.2947 35.5362 35.6296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1070 6.4e-05 2048 260 1150 245760 53.8069 28.351 908.087 834.565 1824.97 1825.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 630 0.001024 1024 150 675 12000 1.34582 0.742464 11.9997 49.9902 64.1786 64.2746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1310 0.000256 4096 60 350 75480 13.9925 126.543 419.076 559.655 559.712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 570 0.001024 1024 205 2350 7680 1.29357 0.68944 26.8994 42.8564 71.8565 71.9401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 590 0.000256 2048 175 4725 42240 13.4707 7.0255 611.156 209.007 840.79 840.904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1760 3.2e-05 1024 140 1525 599040 41.9832 26.9373 1501.31 837.368 2407.74 2407.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 470 3.2e-05 1024 50 1025 491520 65.5469 26.8704 800.27 834.425 1727.34 1727.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1380 3.2e-05 2048 400 5700 503040 161.648 67.2973 9544.59 1989.79 11763.7 11764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1610 0.000256 1024 250 500 70560 3.09178 3.53043 46.1598 104.844 157.71 157.785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1410 0.000512 512 340 275 31680 1.15821 0.823296 4.72253 26.0796 32.8836 32.9755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1070 6.4e-05 2048 260 1150 245760 53.6827 28.332 604.126 835.593 1521.9 1522.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 630 0.001024 1024 150 675 11520 1.36342 0.747456 8.17043 51.2266 61.6079 61.6999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1310 0.000256 4096 60 350 75360 14.0001 84.4081 419.432 517.885 517.942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 570 0.001024 1024 205 2350 7680 1.29725 0.69216 17.949 42.2098 62.265 62.3475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 590 0.000256 2048 175 4725 40320 13.398 6.97293 389.509 206.934 616.941 617.049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1760 3.2e-05 1024 140 1525 599040 41.8756 26.9113 1002.73 837.925 1909.58 1909.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 470 3.2e-05 1024 50 1025 476160 66.0285 26.4724 517.566 825.637 1435.93 1436.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1380 3.2e-05 2048 400 5700 499200 163.862 67.1216 6314.78 2001.03 8547.19 8547.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1610 0.000256 1024 250 500 70912 3.09658 3.52666 64.4835 104.687 175.882 175.972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1410 0.000512 512 340 275 32256 1.16714 0.833152 6.9473 26.3269 35.3756 35.4656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1070 6.4e-05 2048 260 1150 245760 53.6657 28.3464 867.726 835.255 1785.15 1785.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 630 0.001024 1024 150 675 11776 1.32912 0.7408 11.8067 49.664 63.6468 63.7393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1310 0.000256 4096 60 350 75392 13.9878 120.885 418.643 553.561 553.617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 570 0.001024 1024 205 2350 7168 1.28576 0.679456 24.2399 41.627 67.9472 68.0285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 590 0.000256 2048 175 4725 41984 13.4467 7.04512 580.921 209.192 810.736 810.842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1760 3.2e-05 1024 140 1525 600064 41.7967 26.8823 1432.48 837.823 2339.11 2339.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 470 3.2e-05 1024 50 1025 491520 65.5423 26.8288 762.956 835.765 1691.32 1691.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1380 3.2e-05 2048 400 5700 503808 161.097 67.0761 9117.21 1989.08 11334.9 11335.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1610 0.000256 1024 250 500 70656 3.09696 3.53235 45.7007 104.958 157.371 157.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1410 0.000512 512 340 275 30720 1.14816 0.80896 4.71542 25.7501 32.5226 32.6175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1070 6.4e-05 2048 260 1150 245760 53.6594 28.2653 613.239 836.394 1531.72 1531.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 630 0.001024 1024 150 675 11264 1.31114 0.721536 7.75126 49.1718 59.0592 59.1483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1310 0.000256 4096 60 350 75264 13.9858 85.8709 419.12 519.022 519.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 570 0.001024 1024 205 2350 6144 1.27181 0.665664 14.6114 40.9331 57.6012 57.683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 590 0.000256 2048 175 4725 40960 13.5635 7.03859 401.064 209.734 631.531 631.642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1760 3.2e-05 1024 140 1525 600064 41.7622 26.8828 1012.85 838.801 1920.43 1920.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 470 3.2e-05 1024 50 1025 491520 65.5479 26.8269 539.631 836.264 1468.49 1468.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1380 3.2e-05 2048 400 5700 499712 163.611 67.095 6438.06 2002.65 8671.81 8672.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 1610 0.000256 1024 250 512 71360 2.9225 3.5328 75.2126 104.992 186.747 186.828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1410 0.000512 512 340 288 31872 1.16365 0.830208 8.52262 26.284 36.8982 36.993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 1070 6.4e-05 2048 260 1152 247296 53.69 28.3541 694.801 838.481 1615.5 1615.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 630 0.001024 1024 150 672 12416 1.34387 0.763936 8.42112 51.2983 61.9286 62.0251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1310 0.000256 4096 60 352 75552 13.9956 89.7648 419.428 523.232 523.291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 570 0.001024 1024 205 2336 7936 1.29587 0.695936 18.9541 42.7707 63.8138 63.9115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 590 0.000256 2048 175 4736 42240 13.469 7.06742 426.648 209.809 657.124 657.237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1760 3.2e-05 1024 140 1504 600576 41.8564 26.8857 1037.73 838.771 1945.38 1945.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 470 3.2e-05 1024 50 1024 491520 65.9819 26.8791 552.448 838.465 1483.99 1484.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1380 3.2e-05 2048 400 5696 505856 161.621 67.1041 6739.64 1995.81 8964.57 8964.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1610 0.000256 1024 250 512 71168 2.92765 3.5287 75.3303 104.775 186.642 186.717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1410 0.000512 512 340 288 31744 1.16848 0.82944 8.37094 26.281 36.75 36.8394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1070 6.4e-05 2048 260 1152 246784 53.9705 28.5182 1034.5 837.859 1955.01 1955.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 630 0.001024 1024 150 672 12288 1.35168 0.765952 5.58323 51.3245 59.1265 59.2184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1310 0.000256 4096 60 352 75520 13.9878 165.409 419.066 598.505 598.561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 570 0.001024 1024 205 2336 7936 1.29706 0.696896 12.5093 44.299 58.903 58.9926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 590 0.000256 2048 175 4736 41984 13.4471 7.02054 273.756 209.03 503.382 503.489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1760 3.2e-05 1024 140 1504 600064 41.8992 26.8757 668.65 837.736 1575.3 1575.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 470 3.2e-05 1024 50 1024 487424 66.1768 26.8548 363.65 835.051 1291.95 1292.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1380 3.2e-05 2048 400 5696 505856 161.725 67.0314 4333.25 1994.24 6556.62 6556.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1610 0.000256 1024 250 512 71360 3.10886 3.54845 49.4564 104.913 161.11 161.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1410 0.000512 512 340 288 31840 1.16531 0.831296 5.24582 26.2484 33.5926 33.6837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1070 6.4e-05 2048 260 1152 247040 53.9457 28.3481 689.713 837.791 1609.96 1610.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 630 0.001024 1024 150 672 12320 1.34166 0.7584 8.77456 50.1005 61.0759 61.1678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1310 0.000256 4096 60 352 75520 13.9742 90.9087 418.951 523.878 523.938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 570 0.001024 1024 205 2336 7840 1.29168 0.713472 19.2718 42.6015 63.9851 64.0672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 590 0.000256 2048 175 4736 42240 13.5335 7.0656 436.618 209.653 666.997 667.105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1760 3.2e-05 1024 140 1504 600640 42.0468 26.9578 1062.16 838.234 1969.53 1969.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 470 3.2e-05 1024 50 1024 491520 66.1352 26.9526 565.277 837.767 1496.35 1496.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1380 3.2e-05 2048 400 5696 505600 162.42 67.2812 6886.46 1996.04 9112.59 9112.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 1610 0.000256 1024 250 512 71200 2.91773 3.53254 77.5679 104.753 188.852 188.931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1410 0.000512 512 340 288 31680 1.16893 0.825344 3.46877 26.1614 31.7264 31.8286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1070 6.4e-05 2048 260 1152 247040 53.7836 28.3796 497.83 837.91 1418.07 1418.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 630 0.001024 1024 150 672 12160 1.33734 0.7544 5.68509 49.9412 57.822 57.9157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1310 0.000256 4096 60 352 75440 13.9844 58.8448 419.09 491.963 492.022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 570 0.001024 1024 205 2336 7680 1.28842 0.691328 12.426 42.0171 56.5229 56.6181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 590 0.000256 2048 175 4736 41600 13.412 7.03066 276.937 208.044 505.552 505.659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1760 3.2e-05 1024 140 1504 600320 41.8657 26.9222 685.039 837.799 1591.76 1591.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 470 3.2e-05 1024 50 1024 491520 66.0413 26.9251 365.271 837.816 1296.27 1296.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1380 3.2e-05 2048 400 5696 504320 162.572 67.1947 4429.23 1998.59 6657.98 6658.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1610 0.000256 1024 250 512 71328 3.08838 3.53776 54.6875 104.982 166.378 166.457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1410 0.000512 512 340 288 31872 1.16595 0.831232 5.7137 26.3405 34.152 34.2448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1070 6.4e-05 2048 260 1152 246528 53.7454 28.3217 701.416 837.21 1620.85 1621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 630 0.001024 1024 150 672 12288 1.34512 0.757472 9.64406 51.2254 63.073 63.168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1310 0.000256 4096 60 352 75504 13.976 97.8964 419.296 531.214 531.274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 570 0.001024 1024 205 2336 7872 1.29254 0.694016 20.9657 42.4135 65.485 65.5667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 590 0.000256 2048 175 4736 41856 13.4881 7.06771 468.069 209.523 698.28 698.392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1760 3.2e-05 1024 140 1504 600192 41.865 26.9188 1142.84 838.688 2050.45 2050.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 470 3.2e-05 1024 50 1024 491520 65.8473 26.8923 609.736 837.182 1539.88 1540.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1380 3.2e-05 2048 400 5696 503808 162.014 67.4569 7422.43 1996.07 9648.39 9648.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1610 0.000256 1024 250 512 71232 3.09043 3.5287 34.3631 104.918 145.987 146.066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1410 0.000512 512 340 288 31488 1.16778 0.825536 3.74765 26.2473 32.0844 32.1786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1070 6.4e-05 2048 260 1152 245760 53.788 28.3136 449.424 837.357 1369.04 1369.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 630 0.001024 1024 150 672 11904 1.34608 0.755712 6.1839 49.9817 58.3704 58.466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1310 0.000256 4096 60 352 75456 13.9739 63.2971 419.297 496.613 496.675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 570 0.001024 1024 205 2336 7680 1.28995 0.688512 13.3831 42.0271 57.5073 57.5877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 590 0.000256 2048 175 4736 41472 13.4162 6.98982 298.292 208.628 527.457 527.568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1760 3.2e-05 1024 140 1504 599808 41.7966 26.8856 737.927 838.257 1645 1645.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 470 3.2e-05 1024 50 1024 485376 65.8885 26.7244 391.446 833.193 1317.48 1317.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1380 3.2e-05 2048 400 5696 503808 161.888 67.1433 4739.46 1996.63 6965.52 6965.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1610 0.000256 1024 250 512 71344 2.92794 3.54304 48.1967 104.92 159.669 159.747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1410 0.000512 512 340 288 31808 1.17203 0.830432 5.67827 26.3171 34.0964 34.1875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1070 6.4e-05 2048 260 1152 246400 53.8979 28.3709 692.242 836.506 1611.19 1611.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 630 0.001024 1024 150 672 12096 1.34198 0.755712 9.09485 49.9914 61.2843 61.3712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1310 0.000256 4096 60 352 75488 13.9817 97.366 418.885 530.277 530.336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 570 0.001024 1024 205 2336 7616 1.29363 0.689888 20.0942 43.1816 65.3758 65.4579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 590 0.000256 2048 175 4736 42112 13.4952 7.04512 463.792 209.366 693.832 693.943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1760 3.2e-05 1024 140 1504 599872 42 26.9527 1132.09 837.612 2038.79 2038.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 470 3.2e-05 1024 50 1024 491008 66.0478 26.9389 604.527 836.452 1534.18 1534.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1380 3.2e-05 2048 400 5696 503552 162.67 67.2764 7275.01 1995.02 9500.38 9500.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1610 0.000256 1024 250 512 71232 3.08634 3.53075 34.3078 104.824 145.836 145.914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1410 0.000512 512 340 288 31360 1.16326 0.823296 3.80141 26.0571 31.9456 32.0389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1070 6.4e-05 2048 260 1152 245504 53.9505 28.3238 443.656 836.467 1362.56 1362.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 630 0.001024 1024 150 672 12096 1.34717 0.753056 6.07306 50.0608 58.3357 58.4293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1310 0.000256 4096 60 352 75376 13.9799 62.8514 418.485 495.361 495.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 570 0.001024 1024 205 2336 7616 1.29498 0.693088 13.0798 43.0755 58.259 58.3414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 590 0.000256 2048 175 4736 42112 13.4645 7.05962 297.184 209.462 527.299 527.413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1760 3.2e-05 1024 140 1504 599424 41.902 26.9212 724.122 837.52 1630.6 1630.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 470 3.2e-05 1024 50 1024 487424 66.3728 26.9018 384.629 836.76 1314.88 1315.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1380 3.2e-05 2048 400 5696 501760 163.199 67.4162 4653.75 2000.53 6885.28 6885.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1610 0.000256 1024 250 512 71232 3.1103 3.54157 29.2606 104.89 140.886 140.966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1410 0.000512 512 340 288 30912 1.16714 0.816736 3.14141 25.9401 31.1656 31.2607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1070 6.4e-05 2048 260 1152 244608 54.2501 28.4158 427.896 836.54 1347.27 1347.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 630 0.001024 1024 150 672 11424 1.33466 0.742624 4.86032 49.5421 56.5806 56.6752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1310 0.000256 4096 60 352 75264 13.9716 52.3835 418.154 484.555 484.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 570 0.001024 1024 205 2336 6720 1.29411 0.697952 9.51808 41.5147 53.1242 53.2076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 590 0.000256 2048 175 4736 41664 13.575 7.05536 242.167 209.6 472.524 472.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1760 3.2e-05 1024 140 1504 598080 41.9904 26.9292 594.908 836.332 1500.29 1500.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 470 3.2e-05 1024 50 1024 483840 66.8917 26.9239 314.516 836.367 1244.92 1245.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1380 3.2e-05 2048 400 5696 499968 164.549 67.6987 3793.4 2004.77 6030.81 6031.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1610 0.000256 1024 250 512 71168 3.10022 3.52912 54.7465 104.874 166.334 166.413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1410 0.000512 512 340 288 31744 1.16941 0.82944 5.7535 26.3089 34.1632 34.2544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1070 6.4e-05 2048 260 1152 246784 53.7354 28.3118 704.119 838.652 1624.99 1625.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 630 0.001024 1024 150 672 12288 1.35011 0.766688 9.49667 51.3368 63.0563 63.1512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1310 0.000256 4096 60 352 75520 13.9895 99.1534 419.474 532.664 532.722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 570 0.001024 1024 205 2336 7936 1.29798 0.697056 20.5242 42.164 64.802 64.8833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 590 0.000256 2048 175 4736 41984 13.4293 7.01811 450.707 209.234 680.529 680.645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1760 3.2e-05 1024 140 1504 600064 41.8411 26.881 1137.58 838.559 2045 2045.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 470 3.2e-05 1024 50 1024 487424 66.1458 26.8984 603.797 835.847 1532.91 1533.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1380 3.2e-05 2048 400 5696 505856 161.617 67.0001 7127.27 1996.18 9352.47 9352.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1610 0.000256 1024 250 512 70912 3.09453 3.52669 37.0547 104.696 148.464 148.552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1410 0.000512 512 340 288 31744 1.17274 0.832992 3.99088 26.3309 32.4289 32.5211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1070 6.4e-05 2048 260 1152 245760 53.6622 28.2866 475.129 835.297 1392.54 1392.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 630 0.001024 1024 150 672 11776 1.33018 0.73776 6.33046 49.6655 58.1618 58.2574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1310 0.000256 4096 60 352 75392 13.9772 67.5183 418.822 500.361 500.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 570 0.001024 1024 205 2336 7168 1.28205 0.680928 12.3214 41.6336 56.0358 56.1161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 590 0.000256 2048 175 4736 41984 13.4524 7.02435 291.579 209.203 521.389 521.501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1760 3.2e-05 1024 140 1504 600064 41.8054 26.8817 761.356 837.868 1668.05 1668.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 470 3.2e-05 1024 50 1024 483328 66.6107 26.8225 402.215 835.203 1331.07 1331.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1380 3.2e-05 2048 400 5696 503808 161.241 66.9045 4547.43 1989.28 6765.26 6765.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1610 0.000256 1024 250 512 70656 3.08842 3.52422 31.3668 104.519 142.58 142.659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1410 0.000512 512 340 288 30720 1.16755 0.820352 3.36368 26.0499 31.4978 31.5912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1070 6.4e-05 2048 260 1152 242688 53.968 28.1847 389.129 833.399 1304.84 1304.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 630 0.001024 1024 150 672 11520 1.35757 0.74752 5.3729 50.1105 57.6918 57.8061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1310 0.000256 4096 60 352 75264 13.9763 56.4708 418.736 489.225 489.281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 570 0.001024 1024 205 2336 7680 1.29418 0.691808 10.9917 42.072 55.1657 55.2471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 590 0.000256 2048 175 4736 39936 13.4021 6.9673 233.06 206.8 460.367 460.475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1760 3.2e-05 1024 140 1504 599040 41.8522 26.8636 634.182 837.258 1540.29 1540.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 470 3.2e-05 1024 50 1024 479232 65.5401 26.4621 331.885 824.944 1249.04 1249.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1380 3.2e-05 2048 400 5696 497664 163.46 67.032 3753.1 1996.73 5980.71 5981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1610 0.000256 1024 250 512 71280 2.92845 3.54509 70.6968 104.891 182.146 182.221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1410 0.000512 512 340 288 31680 1.1713 0.829792 8.11866 26.2598 36.4764 36.5679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1070 6.4e-05 2048 260 1152 246528 53.9073 28.3832 998.496 837.327 1918.28 1918.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 630 0.001024 1024 150 672 12096 1.34765 0.75776 13.4295 50.0478 65.6815 65.7736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1310 0.000256 4096 60 352 75456 13.9832 139.457 418.666 572.148 572.205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 570 0.001024 1024 205 2336 7776 1.29024 0.694656 29.8349 41.7437 73.6775 73.7603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 590 0.000256 2048 175 4736 41472 13.5124 7.08547 658.662 208.827 888.215 888.327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1760 3.2e-05 1024 140 1504 599616 41.9225 26.9445 1633.8 837.316 2540.11 2540.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 470 3.2e-05 1024 50 1024 488448 65.9956 26.8723 868.122 834.161 1795.37 1795.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1380 3.2e-05 2048 400 5696 504576 162.386 67.5444 10479.9 1996.07 12706.2 12706.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1610 0.000256 1024 250 512 70848 3.07808 3.5287 48.0183 104.598 159.307 159.384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1410 0.000512 512 340 288 31104 1.1649 0.825152 5.30682 26.1122 33.5096 33.6043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1070 6.4e-05 2048 260 1152 244224 53.9247 28.4502 624.526 834.422 1541.48 1541.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 630 0.001024 1024 150 672 11520 1.33955 0.736512 8.55994 49.7666 60.5031 60.5985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1310 0.000256 4096 60 352 75312 13.9837 88.9201 418.275 521.224 521.282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 570 0.001024 1024 205 2336 7488 1.28218 0.681984 18.1872 42.5642 62.8311 62.9181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 590 0.000256 2048 175 4736 40320 13.471 6.96387 408.213 207.477 636.257 636.365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1760 3.2e-05 1024 140 1504 599040 41.8716 26.9189 1037.47 837.306 1943.7 1943.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 470 3.2e-05 1024 50 1024 479232 66.1362 26.5787 540.94 828.08 1461.96 1462.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1380 3.2e-05 2048 400 5696 502272 161.62 67.3911 6673.79 1990.09 8893.29 8893.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1610 0.000256 1024 250 512 70848 3.10067 3.53552 40.485 104.727 151.932 152.013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1410 0.000512 512 340 288 30240 1.16576 0.81104 4.40842 25.7901 32.2739 32.3639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1070 6.4e-05 2048 260 1152 245376 53.8632 28.3771 515.786 834.829 1433.01 1433.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 630 0.001024 1024 150 672 11232 1.35491 0.738688 6.98214 49.8655 59.0416 59.134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1310 0.000256 4096 60 352 75168 13.9771 72.4167 418 504.436 504.492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 570 0.001024 1024 205 2336 6912 1.3023 0.684672 14.1026 42.5739 58.7779 58.8605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 590 0.000256 2048 175 4736 41472 13.5596 7.03898 344.788 209.266 574.785 574.894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1760 3.2e-05 1024 140 1504 597888 42.026 26.9256 855.773 837.053 1761.92 1762.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 470 3.2e-05 1024 50 1024 483840 66.6268 26.8977 450.877 834.639 1379.26 1379.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1380 3.2e-05 2048 400 5696 497664 165.161 67.3651 5448.66 2004.83 7686.39 7686.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1610 0.000256 1024 250 512 71200 2.9167 3.5287 67.8143 104.756 179.097 179.171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1410 0.000512 512 340 288 31680 1.1671 0.827264 7.68029 26.1594 35.9317 36.024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1070 6.4e-05 2048 260 1152 247040 53.7201 28.3519 930.296 837.903 1850.43 1850.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 630 0.001024 1024 150 672 12160 1.33859 0.751936 13.0824 49.944 65.218 65.3096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1310 0.000256 4096 60 352 75440 13.9837 129.98 418.73 562.738 562.795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 570 0.001024 1024 205 2336 7680 1.28579 0.687776 27.4418 42.7236 72.2526 72.3374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 590 0.000256 2048 175 4736 41600 13.3966 6.98368 615.811 208.04 844.362 844.474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1760 3.2e-05 1024 140 1504 600320 41.8199 26.9243 1516.99 837.779 2423.65 2423.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 470 3.2e-05 1024 50 1024 491520 65.9195 26.9189 809.456 837.824 1740.34 1740.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1380 3.2e-05 2048 400 5696 504320 162.382 67.2374 9765.29 1998.55 11993.8 11994.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1610 0.000256 1024 250 512 71040 3.08813 3.52909 48.9595 104.746 160.411 160.494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1410 0.000512 512 340 288 31360 1.15971 0.820704 5.17469 26.0272 33.2831 33.3783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1070 6.4e-05 2048 260 1152 245760 53.8348 28.3013 626.106 838.89 1547.29 1547.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 630 0.001024 1024 150 672 12160 1.34323 0.758176 8.5311 50.0721 60.8058 60.9044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1310 0.000256 4096 60 352 75360 13.9839 88.7687 419.14 521.94 521.994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 570 0.001024 1024 205 2336 7680 1.29229 0.690272 18.591 41.81 62.5004 62.5829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 590 0.000256 2048 175 4736 40960 13.3041 6.93062 409.748 206.74 636.857 636.973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1760 3.2e-05 1024 140 1504 600320 41.7211 26.8839 1014.56 838.665 1921.97 1922.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 470 3.2e-05 1024 50 1024 491520 65.8203 26.8918 542.501 838.731 1474.17 1474.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1380 3.2e-05 2048 400 5696 501760 163.819 67.2576 6535.55 2007.67 8774.7 8775.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1610 0.000256 1024 250 512 71040 3.08838 3.53046 38.912 104.842 150.458 150.534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1410 0.000512 512 340 288 30720 1.17126 0.819936 4.26947 26.0835 32.446 32.5387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1070 6.4e-05 2048 260 1152 245760 53.6788 28.3547 523.37 835.596 1441.16 1441.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 630 0.001024 1024 150 672 11520 1.36288 0.746688 6.90205 51.226 60.341 60.4303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1310 0.000256 4096 60 352 75120 13.9715 74.3692 418.221 506.607 506.661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 570 0.001024 1024 205 2336 7680 1.29878 0.690656 15.3545 41.8283 59.2894 59.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 590 0.000256 2048 175 4736 40320 13.391 6.95296 337.164 206.932 564.564 564.677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1760 3.2e-05 1024 140 1504 599040 41.8756 26.9154 852.643 837.857 1759.43 1759.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 470 3.2e-05 1024 50 1024 476160 65.9831 26.626 442.481 825 1360.31 1360.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1380 3.2e-05 2048 400 5696 499200 163.895 67.0765 5451.41 2004.5 7687.27 7687.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1610 0.000256 1024 250 512 71232 3.08243 3.53037 62.4625 104.835 173.999 174.079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1410 0.000512 512 340 288 31488 1.1712 0.82944 7.20736 26.2191 35.5262 35.6188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1070 6.4e-05 2048 260 1152 245760 53.7718 28.3799 881.285 836.683 1800.29 1800.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 630 0.001024 1024 150 672 11904 1.34634 0.750272 11.657 49.9604 63.8159 63.912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1310 0.000256 4096 60 352 75456 13.9796 123.581 418.965 556.571 556.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 570 0.001024 1024 205 2336 7680 1.28486 0.690176 26.0054 42.8394 70.938 71.0246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 590 0.000256 2048 175 4736 41472 13.8107 6.98211 582.763 208.462 812.151 812.278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1760 3.2e-05 1024 140 1504 599808 41.778 26.8791 1449.93 837.582 2356.3 2356.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 470 3.2e-05 1024 50 1024 485376 65.8376 26.7247 763.937 832.467 1689.19 1689.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1380 3.2e-05 2048 400 5696 503808 161.812 67.106 9264.15 1995.89 11489.4 11489.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1610 0.000256 1024 250 512 70656 3.08912 3.52358 44.5165 104.435 155.651 155.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1410 0.000512 512 340 288 30720 1.16883 0.8192 4.74752 26.0278 32.8647 32.9583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1070 6.4e-05 2048 260 1152 242688 53.919 28.2439 567.006 832.696 1482.03 1482.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 630 0.001024 1024 150 672 11520 1.35763 0.74944 7.77024 50.0891 60.0682 60.1631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1310 0.000256 4096 60 352 75264 13.9872 80.7049 418.388 513.124 513.182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 570 0.001024 1024 205 2336 7680 1.29555 0.694496 17.0734 42.0583 61.2426 61.3272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 590 0.000256 2048 175 4736 39936 13.4225 6.92838 367.378 206.626 594.491 594.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1760 3.2e-05 1024 140 1504 599040 41.8474 26.8629 949.299 836.552 1854.7 1854.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 470 3.2e-05 1024 50 1024 479232 65.5165 26.4417 493.913 824.914 1411.01 1411.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1380 3.2e-05 2048 400 5696 497664 163.387 67.0942 5966.62 1994.96 8192.47 8192.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1610 0.000256 1024 250 512 70848 3.08861 3.53136 40.5952 104.825 152.126 152.202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1410 0.000512 512 340 288 29952 1.16595 0.816576 4.11226 25.8379 32.0324 32.1263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1070 6.4e-05 2048 260 1152 239616 53.9443 28.0149 486.466 828.851 1397.44 1397.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 630 0.001024 1024 150 672 10368 1.33078 0.721792 6.09075 49.1926 57.4388 57.5326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1310 0.000256 4096 60 352 75168 13.982 70.6286 418.393 503.046 503.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 570 0.001024 1024 205 2336 6912 1.26685 0.668 13.549 40.9844 56.5827 56.667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 590 0.000256 2048 175 4736 39168 13.3132 6.8959 312.101 204.823 537.266 537.373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1760 3.2e-05 1024 140 1504 599040 41.785 26.8759 815.546 837.739 1722.08 1722.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 470 3.2e-05 1024 50 1024 460800 66.7248 26.2275 409.524 816.149 1318.84 1319.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1380 3.2e-05 2048 400 5696 497664 160.892 66.6107 5164.97 1982.55 7375.4 7375.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1610 0.000256 1024 250 512 71200 3.12893 3.54611 64.4098 104.975 176.145 176.226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1410 0.000512 512 340 288 31600 1.17677 0.831488 7.18666 26.6974 36.3395 36.4418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1070 6.4e-05 2048 260 1152 246400 53.9276 28.3771 868.513 837.796 1788.77 1788.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 630 0.001024 1024 150 672 12000 1.34742 0.749568 11.9404 49.9898 64.1247 64.2171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1310 0.000256 4096 60 352 75400 13.9857 121.768 418.971 554.768 554.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 570 0.001024 1024 205 2336 7600 1.29459 0.689696 25.4874 41.7215 69.3114 69.3914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 590 0.000256 2048 175 4736 41600 13.4857 7.03283 575.788 208.698 805.133 805.239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1760 3.2e-05 1024 140 1504 600000 41.9831 26.962 1419.76 838.972 2327.81 2327.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 470 3.2e-05 1024 50 1024 486400 65.9938 26.8165 751.004 833.382 1677.41 1677.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1380 3.2e-05 2048 400 5696 505600 161.493 67.3273 9135.52 1994.97 11359.7 11360
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1610 0.000256 1024 250 512 70800 3.09485 3.52989 45.9735 104.579 157.26 157.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1410 0.000512 512 340 288 31200 1.16554 0.817152 5.03629 26.0361 33.1535 33.2418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1070 6.4e-05 2048 260 1152 243200 54.0603 28.3538 600.14 833.186 1515.9 1516.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 630 0.001024 1024 150 672 12000 1.35338 0.744256 8.50502 50.1012 60.8018 60.893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1310 0.000256 4096 60 352 75200 13.9776 85.1596 418.143 517.323 517.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 570 0.001024 1024 205 2336 7200 1.3039 0.693696 16.7806 42.0376 60.9301 61.0105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 590 0.000256 2048 175 4736 40000 13.4539 6.98707 388.635 206.678 615.88 615.987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1760 3.2e-05 1024 140 1504 598400 42.0265 26.9338 992.914 837.204 1899.21 1899.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 470 3.2e-05 1024 50 1024 473600 66.3998 26.5011 512.753 824.37 1430.24 1430.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1380 3.2e-05 2048 400 5696 499200 163.116 67.0359 6340.53 1992.56 8563.63 8563.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1610 0.000256 1024 250 512 70200 3.12189 3.53123 40.1556 104.44 151.33 151.409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1410 0.000512 512 340 288 31200 1.1729 0.823776 4.35891 26.1248 32.5805 32.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1070 6.4e-05 2048 260 1152 244800 54.2721 28.4218 500.404 838.316 1421.57 1421.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 630 0.001024 1024 150 672 12000 1.36243 0.759712 7.35782 51.3087 60.8876 60.9865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1310 0.000256 4096 60 352 75000 13.9633 70.5931 417.89 502.488 502.544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 570 0.001024 1024 205 2336 7200 1.31843 0.693376 14.1954 41.9571 58.2825 58.368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 590 0.000256 2048 175 4736 40800 13.4135 6.95363 329.384 207.094 556.973 557.079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1760 3.2e-05 1024 140 1504 597600 42.1092 26.9559 821.682 837.925 1728.81 1728.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 470 3.2e-05 1024 50 1024 480000 65.5836 26.5216 431.091 825.743 1349.16 1349.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1380 3.2e-05 2048 400 5696 499200 165.706 67.4641 5244.77 2011.69 7490.01 7490.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1610 0.000256 1024 250 512 71232 3.09062 3.53123 62.1876 104.838 173.729 173.809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1410 0.000512 512 340 288 31360 1.1615 0.820704 7.03936 26.0564 35.1771 35.2689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1070 6.4e-05 2048 260 1152 245504 53.9197 28.4488 842.116 836.604 1761.25 1761.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 630 0.001024 1024 150 672 12096 1.3479 0.756224 11.4755 50.1186 63.7993 63.8931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1310 0.000256 4096 60 352 75376 13.9734 119.007 418.574 551.598 551.655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 570 0.001024 1024 205 2336 7616 1.29277 0.688128 24.8372 41.81 68.743 68.8272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 590 0.000256 2048 175 4736 42112 13.4662 7.04086 568.435 209.507 798.582 798.692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1760 3.2e-05 1024 140 1504 599424 41.8537 26.9844 1380.86 837.65 2287.48 2287.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 470 3.2e-05 1024 50 1024 487424 66.2976 26.8943 731.862 836.494 1661.77 1661.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1380 3.2e-05 2048 400 5696 501760 163.105 67.5004 8886.56 2000.05 11117.6 11117.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1610 0.000256 1024 250 512 70784 3.07552 3.51667 44.7042 104.389 155.767 155.845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1410 0.000512 512 340 288 31360 1.16842 0.823744 5.0792 26.135 33.3054 33.3988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1070 6.4e-05 2048 260 1152 243712 54.1087 28.2753 587.219 836.911 1506.67 1506.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 630 0.001024 1024 150 672 11648 1.32762 0.74128 7.91555 49.6211 59.7079 59.8023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1310 0.000256 4096 60 352 75264 13.9766 83.4062 418.56 515.984 516.041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 570 0.001024 1024 205 2336 7168 1.28294 0.68064 16.3423 42.6416 61.0626 61.1492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 590 0.000256 2048 175 4736 41216 13.3625 6.94992 391.16 207.4 619.001 619.112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1760 3.2e-05 1024 140 1504 598528 41.8314 26.8653 971.534 836.606 1876.97 1877.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 470 3.2e-05 1024 50 1024 473088 66.5824 26.5134 500.121 827.02 1420.46 1420.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1380 3.2e-05 2048 400 5696 501760 163.189 67.0538 6220.25 2000.63 8451.51 8451.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1610 0.000256 1024 250 512 70560 3.06973 3.51562 38.0672 104.238 148.975 149.054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1410 0.000512 512 340 288 29568 1.15507 0.801024 3.98144 25.6141 31.65 31.7422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1070 6.4e-05 2048 260 1152 241920 54.424 28.345 477.149 837.236 1397.31 1397.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 630 0.001024 1024 150 672 10752 1.35894 0.741248 6.11539 49.7704 58.0856 58.1767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1310 0.000256 4096 60 352 74928 13.9652 68.8011 417.36 500.167 500.221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 570 0.001024 1024 205 2336 6720 1.29328 0.684032 13.0385 42.4535 57.5854 57.6688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 590 0.000256 2048 175 4736 37632 13.289 6.94707 293.086 202.902 516.351 516.465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1760 3.2e-05 1024 140 1504 596736 42.0278 26.9047 793.462 836.768 1699.3 1699.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 470 3.2e-05 1024 50 1024 473088 68.372 27.169 410.336 836.863 1342.96 1343.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1380 3.2e-05 2048 400 5696 494592 167.616 68.544 5018.7 2020.49 7275.73 7276.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1610 0.000256 1024 250 512 71280 2.92598 3.54371 62.3306 104.931 173.81 173.889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1410 0.000512 512 340 288 31680 1.17021 0.831456 6.79584 26.3013 35.194 35.2873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1070 6.4e-05 2048 260 1152 245760 53.8254 28.3397 830.834 834.701 1747.86 1747.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 630 0.001024 1024 150 672 12000 1.34656 0.743424 11.358 49.9995 63.547 63.6388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1310 0.000256 4096 60 352 75360 13.9773 116.982 418.583 549.587 549.642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 570 0.001024 1024 205 2336 7680 1.29254 0.689888 24.7435 43.0178 69.8587 69.9412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 590 0.000256 2048 175 4736 41280 13.5619 7.05296 548.418 209.041 778.205 778.318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1760 3.2e-05 1024 140 1504 599040 41.9641 26.9332 1343.65 837.093 2249.77 2249.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 470 3.2e-05 1024 50 1024 483840 66.6378 26.8759 708.474 834.577 1636.79 1636.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1380 3.2e-05 2048 400 5696 503040 161.667 67.2077 8722.99 1990.66 10942.9 10943.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1610 0.000256 1024 250 512 71040 3.08454 3.5295 45.4647 104.734 156.898 156.975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1410 0.000512 512 340 288 30720 1.1711 0.821952 4.73107 26.0547 32.8781 32.9691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1070 6.4e-05 2048 260 1152 245760 53.6872 28.3419 592.602 834.733 1509.53 1509.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 630 0.001024 1024 150 672 11520 1.36394 0.749472 7.72077 51.2009 61.136 61.2273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1310 0.000256 4096 60 352 75120 13.9796 83.2526 417.784 515.06 515.119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 570 0.001024 1024 205 2336 7680 1.29766 0.690688 17.8627 41.8357 61.8051 61.8885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 590 0.000256 2048 175 4736 40320 13.3898 6.93885 382.617 206.727 609.804 609.913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1760 3.2e-05 1024 140 1504 599040 41.8745 26.9046 969.409 836.968 1875.29 1875.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 470 3.2e-05 1024 50 1024 476160 66.0122 26.4657 503.385 824.14 1420.22 1420.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1380 3.2e-05 2048 400 5696 499200 163.875 67.2182 6177.86 1998.95 8408.29 8408.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1610 0.000256 1024 250 512 70560 3.11638 3.54602 39.1666 105.001 150.917 150.995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1410 0.000512 512 340 288 30240 1.14525 0.800768 4.25869 25.5203 31.8251 31.9139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1070 6.4e-05 2048 260 1152 241920 54.428 28.3292 481.729 835.913 1400.6 1400.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 630 0.001024 1024 150 672 11520 1.34182 0.7384 6.59094 49.7039 58.4728 58.5667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1310 0.000256 4096 60 352 74880 13.9626 68.8129 417.589 500.406 500.464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 570 0.001024 1024 205 2336 7200 1.28794 0.681984 14.0661 42.3809 58.5375 58.6187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 590 0.000256 2048 175 4736 40320 13.6749 7.05587 317.963 209.83 548.652 548.759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1760 3.2e-05 1024 140 1504 596160 41.9552 26.88 801.568 835.433 1705.97 1706.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 470 3.2e-05 1024 50 1024 483840 66.6651 27.0008 424.643 835.534 1354.06 1354.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1380 3.2e-05 2048 400 5696 495360 166.35 67.4791 5096.66 2016.07 7346.96 7347.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1610 0.000256 1024 250 512 70912 3.09997 3.5287 60.5311 104.667 171.914 171.993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1410 0.000512 512 340 288 31744 1.16736 0.83344 6.88253 26.3149 35.3018 35.3938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1070 6.4e-05 2048 260 1152 245760 53.6343 28.3945 831.741 835.066 1749.01 1749.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 630 0.001024 1024 150 672 11776 1.33101 0.74144 10.7928 49.659 62.6263 62.7244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1310 0.000256 4096 60 352 75392 13.9878 116.944 418.624 549.599 549.659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 570 0.001024 1024 205 2336 7168 1.28506 0.684032 23.1279 41.4182 66.6395 66.7238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 590 0.000256 2048 175 4736 41984 13.4435 7.02061 558.12 209.164 787.886 788.007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1760 3.2e-05 1024 140 1504 600064 41.7879 26.8861 1364.38 837.628 2270.83 2270.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 470 3.2e-05 1024 50 1024 483328 66.5886 26.8204 716.826 834.95 1645.4 1645.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1380 3.2e-05 2048 400 5696 503808 161.077 66.9655 8762.16 1988.62 10979.2 10979.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1610 0.000256 1024 250 512 70656 3.09891 3.53024 46.5127 104.96 158.185 158.264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1410 0.000512 512 340 288 30720 1.15507 0.80896 4.60614 25.7524 32.4216 32.512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1070 6.4e-05 2048 260 1152 245760 53.6623 28.2506 566.121 836.414 1484.61 1484.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 630 0.001024 1024 150 672 11264 1.31014 0.72704 7.41677 49.179 58.734 58.8266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1310 0.000256 4096 60 352 75264 13.9756 79.4568 419.122 512.6 512.658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 570 0.001024 1024 205 2336 6144 1.28147 0.667968 13.6151 41.1457 56.8276 56.906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 590 0.000256 2048 175 4736 40960 13.5849 7.03693 371.232 209.743 601.729 601.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1760 3.2e-05 1024 140 1504 600064 41.7956 26.886 931.431 838.817 1839.06 1839.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 470 3.2e-05 1024 50 1024 475136 67.9254 26.825 480.975 836.702 1412.64 1412.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1380 3.2e-05 2048 400 5696 499712 163.646 67.3684 5905.99 2002.69 8140.08 8140.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1610 0.000256 1024 250 512 70656 3.09718 3.52621 38.6777 104.792 150.179 150.257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1410 0.000512 512 340 288 30720 1.17018 0.82784 4.44019 26.1813 32.7212 32.811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1070 6.4e-05 2048 260 1152 239616 53.6068 27.8855 498.001 825.794 1405.45 1405.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 630 0.001024 1024 150 672 10752 1.33443 0.724736 6.54086 49.3483 58.0498 58.1407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1310 0.000256 4096 60 352 74880 13.9554 72.7218 417.759 504.48 504.536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 570 0.001024 1024 205 2336 6144 1.28368 0.675808 12.4295 42.0371 56.5442 56.6272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 590 0.000256 2048 175 4736 39936 13.4644 6.9479 327.968 207.349 555.857 555.969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1760 3.2e-05 1024 140 1504 599040 41.8456 26.8724 832.811 837.639 1739.31 1739.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 470 3.2e-05 1024 50 1024 466944 67.2499 26.4812 424.681 825.296 1343.93 1344.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1380 3.2e-05 2048 400 5696 491520 162.597 66.7949 5275.53 1985.37 7490.67 7490.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 1610 0.000256 1024 250 520 71296 2.91923 3.5369 77.3459 104.891 188.777 188.855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1410 0.000512 512 340 280 32256 1.15734 0.833312 8.50218 26.2604 36.855 36.9481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 1070 6.4e-05 2048 260 1160 243712 54.2676 28.2954 699.175 837.675 1619.58 1619.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 630 0.001024 1024 150 680 12672 1.34093 0.767968 9.08445 51.2691 62.5609 62.6524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1310 0.000256 4096 60 360 75488 13.981 93.4744 418.986 526.484 526.547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 570 0.001024 1024 205 2360 7936 1.29536 0.698368 19.6433 43.6759 65.4145 65.5091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 590 0.000256 2048 175 4720 42496 13.4374 7.04518 434.962 209.608 665.186 665.301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1760 3.2e-05 1024 140 1520 600064 41.8539 26.9361 1064.98 837.959 1971.87 1972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 470 3.2e-05 1024 50 1040 491520 65.9388 26.8742 575.783 837.646 1506.46 1506.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1380 3.2e-05 2048 400 5720 505856 161.572 67.0617 6873.75 1993.87 9096.66 9096.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1610 0.000256 1024 250 520 71168 2.91789 3.52806 77.208 104.78 188.518 188.597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1410 0.000512 512 340 280 32256 1.16122 0.831328 8.32304 26.2912 36.7058 36.8012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1070 6.4e-05 2048 260 1160 243712 54.3 28.3547 496.862 837.953 1417.63 1417.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 630 0.001024 1024 150 680 12544 1.34678 0.768 5.91219 51.3147 59.441 59.5394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1310 0.000256 4096 60 360 75456 13.9819 173.871 419.042 606.941 606.999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 570 0.001024 1024 205 2360 7936 1.29862 0.698944 12.857 44.2782 59.2324 59.3292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 590 0.000256 2048 175 4720 41984 13.4192 7.0185 275.872 209.028 505.471 505.589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1760 3.2e-05 1024 140 1520 599552 41.9021 26.886 685.603 837.767 1592.3 1592.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 470 3.2e-05 1024 50 1040 487424 66.169 26.815 367.395 835.506 1296.1 1296.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1380 3.2e-05 2048 400 5720 505856 161.57 67.2278 4430.49 1994.39 6654.07 6654.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1610 0.000256 1024 250 520 71280 3.11597 3.5495 55.2751 105.017 167.044 167.123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1410 0.000512 512 340 280 32160 1.16477 0.82944 5.7807 26.2671 34.1376 34.2303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1070 6.4e-05 2048 260 1160 243840 54.4049 28.3836 723.134 838.571 1644.66 1644.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 630 0.001024 1024 150 680 12480 1.34243 0.757376 10.1887 50.1271 62.5168 62.6123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1310 0.000256 4096 60 360 75480 13.987 105.347 419.434 538.816 538.874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 570 0.001024 1024 205 2360 7840 1.29555 0.692864 22.1522 42.1622 66.4242 66.5085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 590 0.000256 2048 175 4720 42560 13.4849 7.05578 497.697 209.85 728.222 728.335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1760 3.2e-05 1024 140 1520 600320 41.965 26.9605 1192.93 838.954 2100.95 2101.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 470 3.2e-05 1024 50 1040 491520 66.0744 26.9574 646.142 838.553 1577.95 1578.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1380 3.2e-05 2048 400 5720 505600 162.233 67.2115 7825.99 1997.95 10053.8 10054.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1610 0.000256 1024 250 520 71040 3.08224 3.53443 36.8565 104.838 148.398 148.476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1410 0.000512 512 340 280 32000 1.16544 0.8256 3.86762 26.1901 32.1505 32.2475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1070 6.4e-05 2048 260 1160 243200 54.386 28.334 524.138 838.708 1445.74 1445.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 630 0.001024 1024 150 680 12160 1.33552 0.752032 6.53008 49.9638 58.684 58.7813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1310 0.000256 4096 60 360 75440 13.9829 67.4458 419.389 500.862 500.922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 570 0.001024 1024 205 2360 7680 1.28819 0.711904 14.1916 42.0014 58.2939 58.3803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 590 0.000256 2048 175 4720 41600 13.4155 6.98346 309.141 208.221 537.892 538.006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1760 3.2e-05 1024 140 1520 599680 41.8691 26.9211 772.201 838.497 1679.63 1679.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 470 3.2e-05 1024 50 1040 491520 65.9587 26.921 419.527 839.274 1351.91 1352.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1380 3.2e-05 2048 400 5720 504320 162.467 67.1193 4955.48 2000.29 7185.76 7186.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 1610 0.000256 1024 250 520 71040 2.92643 3.54371 87.7759 104.908 199.233 199.311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1410 0.000512 512 340 280 32160 1.1665 0.82944 9.49312 26.2942 37.8847 37.9756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 1070 6.4e-05 2048 260 1160 241920 54.4909 28.347 472.32 834.505 1389.82 1389.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 630 0.001024 1024 150 680 12000 1.34461 0.745216 5.51648 49.996 57.7032 57.7935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 1310 0.000256 4096 60 360 75360 13.9813 193.234 418.781 626.038 626.096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 570 0.001024 1024 205 2360 7680 1.29517 0.68992 11.7982 42.8827 56.7662 56.8566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 590 0.000256 2048 175 4720 42240 13.4872 7.05126 257.605 208.988 487.261 487.382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1760 3.2e-05 1024 140 1520 599040 41.9771 26.9292 632.448 836.93 1538.42 1538.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 470 3.2e-05 1024 50 1040 483840 66.6544 26.8712 338.285 834.382 1266.41 1266.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1380 3.2e-05 2048 400 5720 503040 161.885 66.9012 4027.8 1988.46 6245.42 6245.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1610 0.000256 1024 250 520 71232 3.08829 3.5328 52.1644 104.97 163.837 163.914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1410 0.000512 512 340 280 32256 1.16326 0.833312 5.34528 26.3425 33.7861 33.8765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1070 6.4e-05 2048 260 1160 243456 54.199 28.3464 667.488 837.142 1587.33 1587.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 630 0.001024 1024 150 680 12480 1.34144 0.755712 9.3105 51.2296 62.7386 62.8297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1310 0.000256 4096 60 360 75456 13.9819 96.9646 419.441 530.432 530.493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 570 0.001024 1024 205 2360 7872 1.29114 0.692224 20.6399 43.4088 66.1469 66.2295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 590 0.000256 2048 175 4720 42240 13.4444 7.03296 452.933 209.503 683.042 683.153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1760 3.2e-05 1024 140 1520 599808 41.898 26.9174 1116.72 838.605 2024.28 2024.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 470 3.2e-05 1024 50 1040 491520 65.8733 26.8858 603.808 837.101 1533.88 1534.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1380 3.2e-05 2048 400 5720 503808 162.208 67.15 7175.79 1995.85 9401.39 9401.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1610 0.000256 1024 250 520 71040 3.08211 3.53005 33.9748 104.835 145.505 145.583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1410 0.000512 512 340 280 31872 1.16912 0.82944 3.63181 26.2247 31.9552 32.0459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1070 6.4e-05 2048 260 1160 242688 54.244 28.2829 437.629 836.693 1357.01 1357.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 630 0.001024 1024 150 680 12288 1.33427 0.753664 6.19494 49.9652 58.3483 58.4427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1310 0.000256 4096 60 360 75360 13.9839 63.4339 418.758 496.218 496.277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 570 0.001024 1024 205 2360 7680 1.28701 0.687744 13.3522 42.9843 58.4264 58.5112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 590 0.000256 2048 175 4720 41472 13.41 7.02874 292.22 208.463 521.25 521.359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1760 3.2e-05 1024 140 1520 599040 41.8101 26.8853 729.18 837.595 1635.61 1635.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 470 3.2e-05 1024 50 1040 485376 65.8767 26.7283 391.016 832.553 1316.39 1316.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1380 3.2e-05 2048 400 5720 503808 161.877 67.3205 4678.09 1998.27 6905.93 6906.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1610 0.000256 1024 250 520 70848 3.08288 3.53085 28.2545 104.704 139.653 139.732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1410 0.000512 512 340 280 31680 1.16198 0.82752 2.99318 26.1418 31.2252 31.318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1070 6.4e-05 2048 260 1160 241920 54.3441 28.4305 415.314 835.221 1333.46 1333.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 630 0.001024 1024 150 680 12096 1.33133 0.743328 5.20659 49.79 57.1744 57.2662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1310 0.000256 4096 60 360 75312 13.9874 52.7136 418.986 485.73 485.786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 570 0.001024 1024 205 2360 7488 1.28736 0.702464 10.6968 41.7505 54.5386 54.6187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 590 0.000256 2048 175 4720 41472 13.3718 6.97866 241.507 207.671 469.655 469.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1760 3.2e-05 1024 140 1520 599040 41.8992 26.9148 604.063 838.112 1511.12 1511.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 470 3.2e-05 1024 50 1040 479232 66.157 26.5851 320.042 829.564 1242.57 1242.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1380 3.2e-05 2048 400 5720 502272 161.847 66.8373 3843.51 1992.09 6064.68 6064.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1610 0.000256 1024 250 520 71232 2.93069 3.54893 68.2661 105.003 179.832 179.909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1410 0.000512 512 340 280 32256 1.16989 0.836736 7.74506 26.3367 36.1842 36.2782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1070 6.4e-05 2048 260 1160 242816 54.4704 28.361 961.755 837.162 1881.92 1882.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 630 0.001024 1024 150 680 12320 1.33866 0.751456 13.6466 50.0155 65.8524 65.9442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1310 0.000256 4096 60 360 75432 13.9829 138.461 419.213 571.702 571.759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 570 0.001024 1024 205 2360 7616 1.29574 0.688128 28.5508 41.7357 72.3887 72.4738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 590 0.000256 2048 175 4720 42112 13.4972 7.18698 645.581 209.528 875.928 876.047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1760 3.2e-05 1024 140 1520 599872 41.9536 26.9473 1612.55 838.658 2520.25 2520.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 470 3.2e-05 1024 50 1040 491008 65.9998 26.9271 873.618 837.115 1803.89 1804.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1380 3.2e-05 2048 400 5720 503552 162.635 67.1892 10218.9 1996.6 12445.7 12446.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1610 0.000256 1024 250 520 71008 3.08467 3.5313 45.2117 104.843 156.754 156.834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1410 0.000512 512 340 280 31808 1.15923 0.821248 5.06304 26.0588 33.2079 33.3046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1070 6.4e-05 2048 260 1160 241920 54.4158 28.4058 601.486 836.622 1521.09 1521.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 630 0.001024 1024 150 680 12096 1.34714 0.75728 8.31142 50.0692 60.5842 60.6763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1310 0.000256 4096 60 360 75376 13.9872 87.9022 418.861 520.795 520.854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 570 0.001024 1024 205 2360 7616 1.2935 0.689664 18.1599 42.8514 63.1066 63.1915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 590 0.000256 2048 175 4720 42112 13.4748 7.04365 407.555 209.501 637.705 637.816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1760 3.2e-05 1024 140 1520 599424 41.8827 26.9208 1006.84 838.05 1913.84 1913.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 470 3.2e-05 1024 50 1040 487424 66.3143 26.8945 541.293 836.494 1471.21 1471.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1380 3.2e-05 2048 400 5720 501760 163.373 67.2512 6399.38 2000.04 8630.44 8630.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1610 0.000256 1024 250 520 70896 3.11501 3.54102 38.591 105.016 150.349 150.426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1410 0.000512 512 340 280 31584 1.15654 0.81888 4.2263 25.9681 32.2692 32.3625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1070 6.4e-05 2048 260 1160 241920 54.5939 28.3467 490.759 837.562 1411.42 1411.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 630 0.001024 1024 150 680 11424 1.33725 0.736608 6.51683 49.5717 58.2639 58.3575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1310 0.000256 4096 60 360 75264 13.9694 71.7109 418.96 504.686 504.741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 570 0.001024 1024 205 2360 6720 1.29379 0.67584 13.002 41.3102 56.3963 56.4803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 590 0.000256 2048 175 4720 41664 13.587 7.07766 328.349 209.851 558.992 559.102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1760 3.2e-05 1024 140 1520 598080 41.9919 26.9215 819.246 837.729 1726.02 1726.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 470 3.2e-05 1024 50 1040 483840 66.8772 26.9288 438.623 837.364 1370.01 1370.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1380 3.2e-05 2048 400 5720 499968 164.656 67.3174 5190.92 2008.71 7431.98 7432.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1610 0.000256 1024 250 520 71168 3.10128 3.5281 65.7176 104.789 177.219 177.299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1410 0.000512 512 340 280 32256 1.16218 0.83328 7.32624 26.2856 35.7082 35.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1070 6.4e-05 2048 260 1160 243712 54.2099 28.3165 894.768 837.961 1815.42 1815.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 630 0.001024 1024 150 680 12544 1.34979 0.76368 12.9171 51.3176 66.4507 66.5402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1310 0.000256 4096 60 360 75456 13.9818 129.162 419.096 562.282 562.342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 570 0.001024 1024 205 2360 7936 1.29706 0.694432 27.4972 42.0864 71.6922 71.7763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 590 0.000256 2048 175 4720 41984 13.4255 7.00957 593.972 209.058 823.594 823.703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1760 3.2e-05 1024 140 1520 599552 41.7909 26.8788 1488.38 837.883 2395.07 2395.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 470 3.2e-05 1024 50 1040 487424 66.0935 26.8206 805.669 835.164 1733.97 1734.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1380 3.2e-05 2048 400 5720 505856 161.4 67.1554 9425.29 1994.58 11648.8 11649.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1610 0.000256 1024 250 520 70912 3.09248 3.52778 44.6005 104.692 155.996 156.074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1410 0.000512 512 340 280 32256 1.16586 0.833152 4.75357 26.3267 33.1796 33.2718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1070 6.4e-05 2048 260 1160 241664 54.2585 28.2563 569.514 835.289 1487.48 1487.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 630 0.001024 1024 150 680 11776 1.33146 0.739968 8.02749 49.6657 59.8657 59.9535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1310 0.000256 4096 60 360 75392 13.9891 83.2507 419.037 516.317 516.375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 570 0.001024 1024 205 2360 7168 1.28614 0.68016 15.7777 41.7062 59.5677 59.6498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 590 0.000256 2048 175 4720 41984 13.4523 7.02086 365.653 209.198 595.456 595.562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1760 3.2e-05 1024 140 1520 599040 41.8562 26.8788 946.551 837.843 1853.26 1853.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 470 3.2e-05 1024 50 1040 483328 66.6159 26.829 504.285 835.137 1433.09 1433.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1380 3.2e-05 2048 400 5720 503808 161.06 67.2412 5733.17 1992.45 7954.29 7954.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1610 0.000256 1024 250 520 70656 3.08416 3.52461 36.1383 104.45 147.278 147.356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1410 0.000512 512 340 280 31488 1.1585 0.8192 3.78419 26.0328 31.8921 31.9869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1070 6.4e-05 2048 260 1160 239616 54.3149 28.1928 455.757 832.839 1371.26 1371.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 630 0.001024 1024 150 680 12288 1.34141 0.746304 6.62413 50.0941 58.9089 59.0023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1310 0.000256 4096 60 360 75264 13.985 67.1031 418.755 499.886 499.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 570 0.001024 1024 205 2360 7680 1.29526 0.690784 13.6653 42.8943 58.6625 58.7465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 590 0.000256 2048 175 4720 39936 13.4084 6.93795 286.858 206.662 514 514.109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1760 3.2e-05 1024 140 1520 597504 41.9048 26.8595 764.89 836.692 1670.48 1670.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 470 3.2e-05 1024 50 1040 479232 65.5144 26.4304 405.857 824.368 1322.39 1322.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1380 3.2e-05 2048 400 5720 497664 163.37 67.2188 4669.57 1995.53 6896.07 6896.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1610 0.000256 1024 250 520 71280 3.03645 3.54349 65.9336 105.002 177.602 177.685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1410 0.000512 512 340 280 31968 1.16941 0.830368 7.34035 26.2883 35.7297 35.8219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1070 6.4e-05 2048 260 1160 243072 54.4495 28.34 913.356 838.242 1834.56 1834.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 630 0.001024 1024 150 680 12384 1.34179 0.754656 12.7836 50.082 65.0648 65.1567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1310 0.000256 4096 60 360 75456 13.9885 132.056 419.439 565.529 565.588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 570 0.001024 1024 205 2360 7776 1.29024 0.692544 27.9204 42.9487 72.972 73.0561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 590 0.000256 2048 175 4720 42048 13.4465 7.02867 615.066 209.052 844.729 844.841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1760 3.2e-05 1024 140 1520 599616 41.9311 26.9459 1530.05 838.128 2437.2 2437.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 470 3.2e-05 1024 50 1040 488448 66.0587 26.88 823.09 835.088 1751.35 1751.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1380 3.2e-05 2048 400 5720 504576 162.434 67.2895 9763.5 1998.11 11991.7 11992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1610 0.000256 1024 250 520 70848 3.08784 3.52912 47.0883 104.619 158.408 158.486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1410 0.000512 512 340 280 31680 1.16502 0.825888 4.82477 26.1199 33.0335 33.1304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1070 6.4e-05 2048 260 1160 241920 54.2736 28.2765 591.668 834.537 1508.91 1509.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 630 0.001024 1024 150 680 12096 1.32986 0.73936 8.17872 49.7629 60.1164 60.2097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1310 0.000256 4096 60 360 75312 13.9776 86.2451 418.737 519.003 519.062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 570 0.001024 1024 205 2360 7488 1.28358 0.681984 17.6439 42.7805 62.5104 62.5957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 590 0.000256 2048 175 4720 41472 13.3601 6.9673 395.758 207.505 623.718 623.828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1760 3.2e-05 1024 140 1520 599040 41.9034 26.9317 989.274 837.429 1895.67 1895.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 470 3.2e-05 1024 50 1040 479232 66.1583 26.5912 523.837 828.207 1445.02 1445.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1380 3.2e-05 2048 400 5720 502272 161.836 66.767 6294.11 1995 8518.1 8518.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1610 0.000256 1024 250 520 70848 3.10474 3.5369 41.2353 104.821 152.782 152.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1410 0.000512 512 340 280 31104 1.16048 0.811488 4.31347 25.8097 32.1967 32.2867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1070 6.4e-05 2048 260 1160 241920 54.4205 28.3499 522.552 835.628 1441.11 1441.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 630 0.001024 1024 150 680 12096 1.34013 0.739328 7.2823 49.8853 59.3512 59.4447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1310 0.000256 4096 60 360 75168 13.9736 76.5891 418.706 509.313 509.368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 570 0.001024 1024 205 2360 6912 1.30141 0.684384 14.6128 42.6851 59.4028 59.4842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 590 0.000256 2048 175 4720 41472 13.5674 7.03533 350.222 209.463 580.412 580.521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1760 3.2e-05 1024 140 1520 597888 42.0409 26.9312 869.41 837.669 1776.18 1776.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 470 3.2e-05 1024 50 1040 483840 66.6295 26.8715 465.999 835.371 1395.09 1395.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1380 3.2e-05 2048 400 5720 497664 165.176 67.3489 5511.04 2005.25 7749.2 7749.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1610 0.000256 1024 250 520 70848 3.08771 3.52742 37.481 104.899 149.078 149.157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1410 0.000512 512 340 280 31104 1.15107 0.815008 4.0713 25.854 31.9898 32.078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1070 6.4e-05 2048 260 1160 239616 53.9176 28.023 459.941 829.452 1371.49 1371.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 630 0.001024 1024 150 680 11520 1.30781 0.7168 6.32966 49.2116 57.6664 57.7593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1310 0.000256 4096 60 360 75168 13.9771 67.738 418.993 500.752 500.808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 570 0.001024 1024 205 2360 6912 1.26758 0.667808 13.0126 40.9658 56.0305 56.1093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 590 0.000256 2048 175 4720 39168 13.3049 6.89539 295.556 204.978 520.862 520.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1760 3.2e-05 1024 140 1520 599040 41.7904 26.8779 780.628 838.341 1687.77 1687.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 470 3.2e-05 1024 50 1040 460800 66.7418 26.2245 397.102 816.723 1307 1307.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1380 3.2e-05 2048 400 5720 497664 160.871 66.7551 4927.33 1980.45 7135.78 7136.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1610 0.000256 1024 250 520 71040 2.93229 3.53357 64.1499 104.757 175.459 175.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1410 0.000512 512 340 280 32000 1.15987 0.82688 7.00995 26.1585 35.2535 35.3494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1070 6.4e-05 2048 260 1160 243200 54.3186 28.3522 858.056 837.908 1778.8 1778.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 630 0.001024 1024 150 680 12160 1.3408 0.752128 11.9747 49.9344 64.1065 64.2016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1310 0.000256 4096 60 360 75440 13.9799 123.821 419.043 556.889 556.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 570 0.001024 1024 205 2360 7680 1.28714 0.688128 26.1095 41.9774 70.1802 70.2626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 590 0.000256 2048 175 4720 41600 13.4076 6.98122 572.512 208.048 801.088 801.204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1760 3.2e-05 1024 140 1520 599680 41.8449 26.9192 1426.79 837.782 2333.47 2333.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 470 3.2e-05 1024 50 1040 491520 65.9441 26.9183 773.309 837.834 1704.23 1704.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1380 3.2e-05 2048 400 5720 504320 162.381 67.2471 9116.34 1998.49 11344.9 11345.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1610 0.000256 1024 250 520 70720 3.08608 3.5256 45.8031 104.737 157.24 157.319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1410 0.000512 512 340 280 31360 1.1576 0.820736 4.89165 26.0236 32.9955 33.0884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1070 6.4e-05 2048 260 1160 243200 54.2426 28.301 585.058 838.825 1506.59 1506.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 630 0.001024 1024 150 680 12160 1.34416 0.764096 8.46822 50.0686 60.75 60.8445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1310 0.000256 4096 60 360 75360 13.982 84.5562 419.385 517.969 518.029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 570 0.001024 1024 205 2360 7680 1.29082 0.690752 17.8765 43.1536 63.1288 63.2125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 590 0.000256 2048 175 4720 40960 13.3168 6.93338 385.289 206.724 612.395 612.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1760 3.2e-05 1024 140 1520 599040 41.8099 26.8839 976.889 838.593 1884.32 1884.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 470 3.2e-05 1024 50 1040 491520 65.8339 27.2918 529.193 838.625 1461.17 1461.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1380 3.2e-05 2048 400 5720 501760 163.783 67.2456 6202.93 2013.32 8447.67 8447.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1610 0.000256 1024 250 520 70560 3.0889 3.5287 40.6508 104.755 152.114 152.191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1410 0.000512 512 340 280 31680 1.15952 0.820416 4.07066 26.0605 32.2099 32.3072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1070 6.4e-05 2048 260 1160 241920 54.2809 28.3019 486.694 834.917 1404.36 1404.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 630 0.001024 1024 150 680 11520 1.36528 0.749472 7.01363 51.2095 60.4392 60.5349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1310 0.000256 4096 60 360 75120 13.9686 70.9914 418.186 503.188 503.245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 570 0.001024 1024 205 2360 7680 1.30003 0.690912 15.235 42.912 60.2589 60.347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 590 0.000256 2048 175 4720 40320 13.3895 6.95706 318.339 206.756 545.567 545.675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1760 3.2e-05 1024 140 1520 599040 41.8744 26.9087 818.867 837.159 1724.94 1725.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 470 3.2e-05 1024 50 1040 476160 65.9973 26.47 430.197 824.335 1347.22 1347.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1380 3.2e-05 2048 400 5720 499200 163.856 67.1121 5174.13 1999.39 7404.87 7405.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1610 0.000256 1024 250 520 70400 3.08832 3.52205 36.5526 104.439 147.686 147.764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1410 0.000512 512 340 280 30720 1.17178 0.825344 4.16544 26.1144 32.3773 32.4674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1070 6.4e-05 2048 260 1160 235520 54.129 27.9017 468.921 824.834 1375.95 1376.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 630 0.001024 1024 150 680 11520 1.37219 0.751008 6.82198 51.3166 60.3626 60.4538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1310 0.000256 4096 60 360 75200 13.9923 71.553 419.045 504.634 504.691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 570 0.001024 1024 205 2360 7680 1.30259 0.69632 14.0966 43.0811 59.2934 59.3745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 590 0.000256 2048 175 4720 40960 13.3588 6.9648 317.691 206.971 545.114 545.223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1760 3.2e-05 1024 140 1520 599040 41.8468 26.8946 791.289 838.128 1698.29 1698.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 470 3.2e-05 1024 50 1040 471040 66.4738 26.4417 410.347 824.434 1327.91 1328.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1380 3.2e-05 2048 400 5720 501760 163.971 67.1474 5116.48 2006.88 7354.88 7355.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1610 0.000256 1024 250 520 71040 3.0887 3.52666 61.7779 104.819 173.297 173.381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1410 0.000512 512 340 280 31872 1.16736 0.82944 6.64886 26.2127 34.9594 35.0538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1070 6.4e-05 2048 260 1160 242688 54.2327 28.3075 808.368 836.578 1727.65 1727.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 630 0.001024 1024 150 680 12288 1.33693 0.749568 11.6626 49.9631 63.8134 63.9017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1310 0.000256 4096 60 360 75360 13.9815 117.701 418.698 550.425 550.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 570 0.001024 1024 205 2360 7680 1.28538 0.688128 24.4933 41.9264 68.5089 68.5936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 590 0.000256 2048 175 4720 41472 13.4196 7.03658 537.992 208.428 767.01 767.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1760 3.2e-05 1024 140 1520 599040 41.8131 26.8818 1326.91 837.476 2233.21 2233.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 470 3.2e-05 1024 50 1040 485376 65.8922 26.7252 712.815 832.365 1638.03 1638.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1380 3.2e-05 2048 400 5720 503808 161.762 67.0844 8608.93 1998.67 10836.8 10837.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1610 0.000256 1024 250 520 70656 3.07456 3.52336 44.5318 104.429 155.645 155.723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1410 0.000512 512 340 280 31488 1.15869 0.819712 4.63174 26.0229 32.7348 32.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1070 6.4e-05 2048 260 1160 239616 54.3502 28.2271 569.334 832.707 1484.77 1484.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 630 0.001024 1024 150 680 12288 1.34176 0.744928 8.02643 50.0889 60.3038 60.3969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1310 0.000256 4096 60 360 75264 13.979 83.247 418.694 515.963 516.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 570 0.001024 1024 205 2360 7680 1.29638 0.689088 17.3266 44.1544 63.5838 63.6648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 590 0.000256 2048 175 4720 39936 13.4076 6.92429 370.392 206.628 597.485 597.596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1760 3.2e-05 1024 140 1520 597504 41.9313 27.0474 959.219 836.554 1864.88 1864.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 470 3.2e-05 1024 50 1040 479232 65.5089 26.4356 508.528 824.236 1424.93 1425.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1380 3.2e-05 2048 400 5720 497664 163.391 67.1068 6069 1994.97 8294.87 8295.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1610 0.000256 1024 250 520 70848 3.08637 3.52864 38.7315 104.818 150.244 150.322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1410 0.000512 512 340 280 31104 1.15338 0.813568 4.18125 25.8361 32.0848 32.1773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1070 6.4e-05 2048 260 1160 239616 53.9207 28.0125 468.839 828.845 1379.78 1379.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 630 0.001024 1024 150 680 11520 1.30851 0.721152 6.4439 49.1928 57.767 57.8621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1310 0.000256 4096 60 360 75168 13.9858 68.8763 418.693 501.598 501.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 570 0.001024 1024 205 2360 6912 1.26787 0.671264 13.2492 42.006 57.3075 57.3928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 590 0.000256 2048 175 4720 39168 13.3165 6.89357 300.151 204.822 525.317 525.424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1760 3.2e-05 1024 140 1520 599040 41.7952 26.8738 792.332 837.724 1698.86 1698.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 470 3.2e-05 1024 50 1040 460800 66.7276 26.2251 403.099 816.186 1312.45 1312.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1380 3.2e-05 2048 400 5720 497664 160.897 66.6533 4997.58 1983.61 7209.13 7209.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1610 0.000256 1024 250 520 70656 3.09702 3.5287 35.5758 104.767 147.052 147.129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1410 0.000512 512 340 280 30720 1.17574 0.827392 3.78074 26.1756 32.0553 32.1454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1070 6.4e-05 2048 260 1160 233472 54.581 27.9204 430.862 825.571 1339.1 1339.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 630 0.001024 1024 150 680 10752 1.33626 0.722944 5.96752 49.343 57.4731 57.5678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1310 0.000256 4096 60 360 74880 13.9667 64.2481 417.96 496.217 496.274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 570 0.001024 1024 205 2360 6144 1.28682 0.67456 11.1598 40.9964 54.235 54.3172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 590 0.000256 2048 175 4720 39936 13.4716 6.9431 286.869 207.286 514.702 514.813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1760 3.2e-05 1024 140 1520 595968 42.0561 26.9877 738.195 837.4 1644.77 1644.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 470 3.2e-05 1024 50 1040 466944 67.2466 26.4438 383.507 825.087 1302.5 1302.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1380 3.2e-05 2048 400 5720 491520 162.574 66.9369 4623.47 1980.91 6834.28 6834.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1610 0.000256 1024 250 520 71200 3.11997 3.54528 63.4386 104.963 175.152 175.232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1410 0.000512 512 340 280 32000 1.16941 0.827392 6.83366 26.2446 35.1765 35.2662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1070 6.4e-05 2048 260 1160 243200 54.4485 28.375 838.259 837.784 1759.03 1759.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 630 0.001024 1024 150 680 12400 1.34221 0.750976 11.7018 49.9858 63.8828 63.9757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1310 0.000256 4096 60 360 75400 13.9851 121.149 419.221 554.399 554.457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 570 0.001024 1024 205 2360 7600 1.29648 0.689088 25.1453 41.7911 69.0404 69.1225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 590 0.000256 2048 175 4720 41600 13.4819 7.05126 559.613 208.668 788.946 789.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1760 3.2e-05 1024 140 1520 600000 41.9835 26.976 1397.97 839.224 2306.3 2306.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 470 3.2e-05 1024 50 1040 486400 65.9989 26.8211 750.192 833.286 1676.52 1676.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1380 3.2e-05 2048 400 5720 502400 163.774 67.3132 8917.45 2003.67 11152.6 11152.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1610 0.000256 1024 250 520 70800 3.09469 3.5335 48.0087 104.464 159.184 159.265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1410 0.000512 512 340 280 31200 1.16864 0.8192 4.75123 26.02 32.8603 32.955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1070 6.4e-05 2048 260 1160 240000 54.5708 28.3034 566.535 832.878 1482.45 1482.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 630 0.001024 1024 150 680 12000 1.35469 0.746976 7.87341 50.0981 60.1725 60.2693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1310 0.000256 4096 60 360 75200 13.9864 82.3977 418.294 514.722 514.781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 570 0.001024 1024 205 2360 7200 1.30614 0.690624 16.76 42.0568 60.9338 61.0194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 590 0.000256 2048 175 4720 40000 13.4542 6.96672 367.401 206.601 594.557 594.675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1760 3.2e-05 1024 140 1520 598400 42.0557 26.9928 952.039 836.887 1858.11 1858.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 470 3.2e-05 1024 50 1040 473600 66.4082 26.5257 498.644 824.05 1415.86 1416.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1380 3.2e-05 2048 400 5720 499200 163.104 67.0208 6023.48 1992.09 8246.09 8246.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1610 0.000256 1024 250 520 70200 3.12934 3.53485 39.18 104.352 150.279 150.354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1410 0.000512 512 340 280 31200 1.16989 0.823296 4.27734 26.1 32.4669 32.5591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1070 6.4e-05 2048 260 1160 240000 55.0419 28.3867 492.625 837.729 1413.94 1414.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 630 0.001024 1024 150 680 12000 1.36202 0.763904 7.04387 51.2867 60.5605 60.654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1310 0.000256 4096 60 360 75000 13.9756 73.1041 417.858 504.983 505.041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 570 0.001024 1024 205 2360 7200 1.31782 0.69632 14.3819 43.2087 59.7219 59.8037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 590 0.000256 2048 175 4720 40800 13.4082 6.9591 328.263 206.916 555.678 555.788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1760 3.2e-05 1024 140 1520 597600 42.1345 26.9599 826.639 837.229 1733.09 1733.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 470 3.2e-05 1024 50 1040 480000 65.5699 26.519 439.832 824.384 1356.52 1356.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1380 3.2e-05 2048 400 5720 499200 165.734 67.4548 5280.99 2010.8 7525.36 7525.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1610 0.000256 1024 250 520 70400 3.08838 3.53306 37.6655 104.758 149.134 149.212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1410 0.000512 512 340 280 30400 1.17965 0.825408 3.68134 26.1656 31.9491 32.0412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1070 6.4e-05 2048 260 1160 236800 54.0384 27.9798 443.216 825.045 1350.44 1350.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 630 0.001024 1024 150 680 9600 1.28915 0.692224 5.82861 47.1862 55.0949 55.1861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1310 0.000256 4096 60 360 74800 13.953 65.9255 417.323 497.246 497.304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 570 0.001024 1024 205 2360 4800 1.25277 0.643296 9.64374 39.8569 51.5142 51.5946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 590 0.000256 2048 175 4720 38400 13.5881 6.9528 282.912 207.185 510.764 510.871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1760 3.2e-05 1024 140 1520 598400 41.9208 26.9068 757.601 837.368 1663.92 1664.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 470 3.2e-05 1024 50 1040 460800 68.2772 26.4742 387.463 825.153 1307.58 1307.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1380 3.2e-05 2048 400 5720 486400 165.282 66.8029 4684.26 1993.46 6910.19 6910.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 1610 0.000256 1024 250 528 70720 2.91699 3.53584 85.26 104.994 196.791 196.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1410 0.000512 512 340 288 31232 1.16528 0.830304 9.68867 26.2824 38.0691 38.1632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 1070 6.4e-05 2048 260 1152 248320 53.433 28.3402 761.118 838.475 1681.53 1681.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 630 0.001024 1024 150 672 12544 1.34522 0.761856 9.74611 51.2964 63.2546 63.3446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1310 0.000256 4096 60 384 75328 13.978 107.665 419.457 541.146 541.204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 570 0.001024 1024 205 2352 7680 1.29776 0.69504 20.351 43.2788 65.7212 65.8137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 590 0.000256 2048 175 4752 41728 13.5003 7.04064 464.788 209.806 695.269 695.385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1760 3.2e-05 1024 140 1536 600064 41.7895 26.8938 1151.73 838.756 2059.31 2059.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 470 3.2e-05 1024 50 1008 497664 64.7896 27.0336 600.318 838.448 1530.82 1531.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1380 3.2e-05 2048 400 5712 505856 161.302 67.3228 7387.28 1995.79 9612.1 9612.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 1610 0.000256 1024 250 528 70528 2.91133 3.52816 85.471 104.858 196.851 196.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1410 0.000512 512 340 288 31232 1.1735 0.830816 9.36163 26.3047 37.7697 37.8608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 1070 6.4e-05 2048 260 1152 247808 53.6165 28.2747 538.164 838.552 1458.77 1458.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 630 0.001024 1024 150 672 12544 1.34554 0.768 6.51184 51.3354 60.0588 60.1539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 1310 0.000256 4096 60 384 75264 13.9602 211.62 419.284 644.907 644.967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 570 0.001024 1024 205 2352 7680 1.30096 0.697056 13.5092 43.0143 58.6189 58.7129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 590 0.000256 2048 175 4752 41472 13.4903 7.01357 297.343 209.204 527.18 527.291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1760 3.2e-05 1024 140 1536 599552 41.8185 26.8804 749.792 838.456 1657.08 1657.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 470 3.2e-05 1024 50 1008 495616 64.7035 26.8186 391.164 835.744 1318.64 1318.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1380 3.2e-05 2048 400 5712 505856 161.459 66.9631 4743.75 1996.04 6968.6 6968.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1610 0.000256 1024 250 528 70464 2.91014 3.5287 85.6435 104.915 197.081 197.159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1410 0.000512 512 340 288 31104 1.17165 0.827136 9.37437 26.2416 37.7129 37.8043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1070 6.4e-05 2048 260 1152 247296 53.6535 28.268 1120.4 837.365 2039.85 2039.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 630 0.001024 1024 150 672 12288 1.3353 0.751616 5.29846 50.0048 57.49 57.5836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1310 0.000256 4096 60 384 75264 13.9612 207.213 419.499 640.719 640.776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 570 0.001024 1024 205 2352 7296 1.29555 0.692224 10.7292 43.8849 56.7011 56.7951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 590 0.000256 2048 175 4752 40704 13.5011 6.98742 241.903 208.636 471.156 471.266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1760 3.2e-05 1024 140 1536 599040 41.8263 26.885 617.914 838.252 1525.01 1525.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 470 3.2e-05 1024 50 1008 491520 64.7984 26.7304 331.624 833.148 1256.51 1256.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1380 3.2e-05 2048 400 5712 503808 161.745 67.1315 3904.46 1996.45 6130.16 6130.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1610 0.000256 1024 250 528 70720 3.11456 3.54099 54.1744 104.928 165.841 165.922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1410 0.000512 512 340 288 31200 1.1703 0.8288 5.55706 26.2516 33.9085 34.005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1070 6.4e-05 2048 260 1152 248320 53.635 28.443 671.607 837.935 1591.79 1591.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 630 0.001024 1024 150 672 12320 1.34717 0.75696 9.21386 50.1063 61.5236 61.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1310 0.000256 4096 60 384 75320 13.9653 102.889 419.181 536.079 536.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 570 0.001024 1024 205 2352 7520 1.29987 0.694272 19.6697 43.4058 65.1836 65.2719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 590 0.000256 2048 175 4752 41600 13.5954 7.0615 447.674 209.683 678.15 678.266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1760 3.2e-05 1024 140 1536 600320 41.9635 26.9553 1128.55 838.306 2035.91 2036.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 470 3.2e-05 1024 50 1008 496640 65.1963 26.9397 585.745 837.904 1516.01 1516.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1380 3.2e-05 2048 400 5712 505600 162.28 67.3266 7174.08 1999.76 9403.85 9404.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1610 0.000256 1024 250 528 70560 3.08694 3.53437 35.313 104.752 146.769 146.844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1410 0.000512 512 340 288 31040 1.17302 0.827392 3.7985 26.1673 32.062 32.1539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1070 6.4e-05 2048 260 1152 248320 53.5411 28.4283 494.792 837.892 1414.81 1414.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 630 0.001024 1024 150 672 12160 1.33507 0.75552 6.15302 49.944 58.2878 58.3814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1310 0.000256 4096 60 384 75280 13.9728 67.7433 419.103 500.86 500.916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 570 0.001024 1024 205 2352 7360 1.29315 0.712704 12.8329 43.0344 57.973 58.0533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 590 0.000256 2048 175 4752 40960 13.4531 6.97565 290.077 208.045 518.678 518.785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1760 3.2e-05 1024 140 1536 599680 41.8576 26.9148 736.429 837.779 1643.11 1643.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 470 3.2e-05 1024 50 1008 496640 65.1076 26.9225 383.752 837.878 1313.88 1314.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1380 3.2e-05 2048 400 5712 504320 162.522 67.175 4668.05 1998.8 6896.93 6897.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 1610 0.000256 1024 250 528 70560 2.93808 3.54419 82.1927 105.013 193.769 193.847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1410 0.000512 512 340 288 31200 1.17389 0.82944 8.75149 26.3278 37.1841 37.2794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1070 6.4e-05 2048 260 1152 245760 53.8563 28.4938 434.305 835.372 1352.19 1352.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 630 0.001024 1024 150 672 12000 1.34349 0.747968 5.17402 50.0211 57.3868 57.4809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1310 0.000256 4096 60 384 75240 13.9674 55.7957 419.501 489.307 489.363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 570 0.001024 1024 205 2352 7200 1.30253 0.690176 10.3321 42.058 54.4845 54.5758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 590 0.000256 2048 175 4752 41280 13.561 7.02522 239.867 209.212 469.794 469.898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1760 3.2e-05 1024 140 1536 599040 41.9671 26.9368 608.142 837.789 1514.97 1515.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 470 3.2e-05 1024 50 1008 491520 65.5615 27.009 314.165 835.445 1242.4 1242.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1380 3.2e-05 2048 400 5712 503040 161.683 67.154 3818.23 1990.38 6037.83 6038.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1610 0.000256 1024 250 528 70656 2.91283 3.53341 68.3453 104.898 179.772 179.851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1410 0.000512 512 340 288 31296 1.17216 0.835488 7.75373 26.3173 36.1818 36.2721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1070 6.4e-05 2048 260 1152 247296 53.5674 28.3964 935.509 836.579 1854.22 1854.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 630 0.001024 1024 150 672 12480 1.34896 0.75712 13.4182 51.2072 66.8338 66.931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1310 0.000256 4096 60 384 75312 13.9741 142.006 419.169 575.194 575.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 570 0.001024 1024 205 2352 7680 1.29578 0.693792 28.2905 41.9294 72.3286 72.4104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 590 0.000256 2048 175 4752 41472 13.5261 7.0649 619.82 209.368 849.908 850.021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1760 3.2e-05 1024 140 1536 599808 41.8223 26.9233 1586.39 838.029 2493.3 2493.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 470 3.2e-05 1024 50 1008 497664 64.6561 26.8923 827.705 836.558 1756.04 1756.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1380 3.2e-05 2048 400 5712 503808 162.061 67.0884 9923.54 1994.87 12148 12148.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1610 0.000256 1024 250 528 70464 3.08634 3.52877 45.0142 104.835 156.547 156.628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1410 0.000512 512 340 288 31104 1.1721 0.826304 5.06352 26.224 33.3871 33.481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1070 6.4e-05 2048 260 1152 247296 53.5211 28.2704 589.547 836.665 1508.17 1508.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 630 0.001024 1024 150 672 12288 1.33597 0.750592 8.28826 49.9599 60.4331 60.5245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1310 0.000256 4096 60 384 75264 13.9735 90.3989 419.154 523.572 523.632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 570 0.001024 1024 205 2352 7296 1.29376 0.690336 16.9058 41.7631 60.7719 60.8543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 590 0.000256 2048 175 4752 40704 13.4958 7.06512 384.909 208.457 614.055 614.166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1760 3.2e-05 1024 140 1536 599040 41.7945 26.882 990.559 837.56 1896.93 1897.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 470 3.2e-05 1024 50 1008 491520 64.7567 26.7341 511.186 832.452 1435.34 1435.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1380 3.2e-05 2048 400 5712 503808 161.781 67.1621 6237.11 1994.68 8461.13 8461.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1610 0.000256 1024 250 528 70272 3.09248 3.52992 38.5475 104.729 149.983 150.059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1410 0.000512 512 340 288 30528 1.17059 0.826464 4.06464 26.149 32.3098 32.4063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1070 6.4e-05 2048 260 1152 246528 53.4818 28.3341 563.539 835.471 1480.99 1481.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 630 0.001024 1024 150 672 12096 1.32947 0.740352 7.10832 49.7956 59.0711 59.1667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1310 0.000256 4096 60 384 75168 13.97 72.7794 419.257 506.05 506.108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 570 0.001024 1024 205 2352 6912 1.29373 0.705568 13.0077 41.5392 56.6419 56.7276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 590 0.000256 2048 175 4752 40320 13.4611 6.99802 308.555 207.731 536.873 536.985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1760 3.2e-05 1024 140 1536 599040 41.8943 26.9118 803.87 838.347 1711.15 1711.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 470 3.2e-05 1024 50 1008 488448 64.6963 26.583 412.339 829.164 1333 1333.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1380 3.2e-05 2048 400 5712 502272 161.829 66.74 5037.02 1992.55 7258.51 7258.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1610 0.000256 1024 250 528 69888 3.08301 3.52666 32.2889 104.518 143.498 143.575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1410 0.000512 512 340 288 30720 1.17059 0.820544 3.55693 26.0471 31.6913 31.7842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1070 6.4e-05 2048 260 1152 245760 53.3513 28.277 488.061 833.402 1403.25 1403.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 630 0.001024 1024 150 672 12288 1.33901 0.745728 6.2745 50.1136 58.5717 58.665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1310 0.000256 4096 60 384 75072 13.9612 61.5938 418.942 494.541 494.596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 570 0.001024 1024 205 2352 6912 1.31187 0.714752 11.3691 41.8658 55.3613 55.4398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 590 0.000256 2048 175 4752 39936 13.4056 6.93056 258.619 206.805 485.888 485.997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1760 3.2e-05 1024 140 1536 597504 41.9159 26.9091 677.696 837.26 1583.91 1584.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 470 3.2e-05 1024 50 1008 479232 65.5174 26.4355 342.044 824.932 1259.14 1259.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1380 3.2e-05 2048 400 5712 497664 163.407 67.3172 4211.67 1996.75 6439.52 6439.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1610 0.000256 1024 250 528 70672 2.93069 3.54694 66.6317 104.913 178.105 178.183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1410 0.000512 512 340 288 31360 1.17782 0.832416 7.404 26.3157 35.8295 35.9215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1070 6.4e-05 2048 260 1152 247296 53.7118 28.3445 868.369 836.439 1787.02 1787.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 630 0.001024 1024 150 672 12320 1.34042 0.751552 12.6406 49.9915 64.8266 64.9201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1310 0.000256 4096 60 384 75264 13.9338 0 418.884 432.825 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1610 0.000256 1024 250 528 70560 3.08787 3.53075 44.3135 104.84 155.856 155.934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1410 0.000512 512 340 288 30912 1.16534 0.819136 4.91139 26.0567 33.0547 33.145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1070 6.4e-05 2048 260 1152 247296 53.5836 28.3092 550.489 836.584 1469.12 1469.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 630 0.001024 1024 150 672 12096 1.35117 0.753024 7.82365 50.0697 60.0963 60.1948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1310 0.000256 4096 60 384 75152 13.9652 83.568 418.584 516.16 516.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 570 0.001024 1024 205 2352 7168 1.30243 0.689888 15.6608 41.7565 59.5267 59.6094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 590 0.000256 2048 175 4752 41216 13.5799 7.11322 361.129 209.499 591.454 591.561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1760 3.2e-05 1024 140 1536 599424 41.8625 26.923 923.294 837.628 1829.84 1829.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 470 3.2e-05 1024 50 1008 494592 65.2173 26.8984 479.693 836.458 1408.48 1408.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1380 3.2e-05 2048 400 5712 501760 163.38 67.0536 5775.6 1999.99 8006.41 8006.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1610 0.000256 1024 250 528 70560 3.11021 3.54486 37.146 104.913 148.798 148.877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1410 0.000512 512 340 288 30240 1.17142 0.817824 3.70384 25.9501 31.7399 31.8323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1070 6.4e-05 2048 260 1152 247296 53.78 28.5712 451.348 836.761 1370.62 1370.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 630 0.001024 1024 150 672 11424 1.33722 0.736832 6.15299 49.5432 57.8732 57.9646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1310 0.000256 4096 60 384 75096 13.9715 69.1425 418.592 501.749 501.805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 570 0.001024 1024 205 2352 6720 1.29117 0.676 12.0327 42.2947 56.4113 56.4939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 590 0.000256 2048 175 4752 41664 13.5654 7.0615 301.115 209.647 531.516 531.628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1760 3.2e-05 1024 140 1536 598080 41.9796 26.9228 755.58 836.627 1661.24 1661.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 470 3.2e-05 1024 50 1008 494592 65.3668 26.9309 393.328 836.639 1322.48 1322.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1380 3.2e-05 2048 400 5712 499968 164.659 67.4377 4728.52 2005.25 6966.25 6966.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1610 0.000256 1024 250 528 69888 3.07533 3.52486 32.834 104.387 143.906 143.986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1410 0.000512 512 340 288 30464 1.17341 0.825344 3.45459 26.1362 31.6915 31.7858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1070 6.4e-05 2048 260 1152 247296 53.5486 28.3095 409.084 836.906 1328.01 1328.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 630 0.001024 1024 150 672 11648 1.3351 0.739168 5.70714 49.6213 57.5058 57.5993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1310 0.000256 4096 60 384 75040 13.9651 62.9384 418.595 495.543 495.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 570 0.001024 1024 205 2352 6272 1.30061 0.678656 10.1731 41.3091 53.5814 53.6681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 590 0.000256 2048 175 4752 39424 13.5199 6.95037 256.554 207.397 484.553 484.671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1760 3.2e-05 1024 140 1536 598528 41.7966 26.8659 682.016 836.61 1587.43 1587.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 470 3.2e-05 1024 50 1008 487424 64.5898 26.5266 348.883 827.021 1267.24 1267.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1380 3.2e-05 2048 400 5712 501760 163.243 67.0506 4269.43 2001.37 6501.49 6501.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1610 0.000256 1024 250 528 70528 3.09555 3.53002 63.2975 104.875 174.881 174.963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1410 0.000512 512 340 288 31232 1.16976 0.830848 7.17763 26.3063 35.5853 35.6778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1070 6.4e-05 2048 260 1152 247808 53.552 28.2912 843.095 838.657 1763.76 1763.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 630 0.001024 1024 150 672 12544 1.34864 0.76256 12.1629 51.3376 65.7156 65.8125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1310 0.000256 4096 60 384 75264 13.9699 127.832 419.338 561.184 561.242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 570 0.001024 1024 205 2352 7680 1.30048 0.695392 24.6003 43.1049 69.8195 69.9044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 590 0.000256 2048 175 4752 41472 13.4825 7.02621 540.371 209.229 770.242 770.353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1760 3.2e-05 1024 140 1536 599552 41.8096 26.8753 1413.04 838.552 2320.42 2320.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 470 3.2e-05 1024 50 1008 495616 64.7008 26.8206 732.384 835.864 1659.99 1660.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1380 3.2e-05 2048 400 5712 505856 161.447 67.1203 8673.52 1999.69 10902.2 10902.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1610 0.000256 1024 250 528 70400 3.09622 3.5287 43.9298 104.79 155.433 155.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1410 0.000512 512 340 288 31232 1.17258 0.832064 4.69606 26.3512 33.1525 33.2437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1070 6.4e-05 2048 260 1152 245760 53.642 28.2542 544.673 836.066 1462.8 1462.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 630 0.001024 1024 150 672 11776 1.32922 0.741536 7.45408 49.6884 59.3123 59.4058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1310 0.000256 4096 60 384 75136 13.9589 84.1977 418.982 517.183 517.239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 570 0.001024 1024 205 2352 7168 1.2888 0.679968 14.9298 41.6566 58.6725 58.757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 590 0.000256 2048 175 4752 40960 13.5714 7.04179 344.205 209.404 574.348 574.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1760 3.2e-05 1024 140 1536 599040 41.8823 26.8869 915.452 838.637 1823 1823.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 470 3.2e-05 1024 50 1008 491520 65.5615 26.8254 473.499 835.987 1402.09 1402.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1380 3.2e-05 2048 400 5712 503808 161.056 66.8731 5516.37 1991.08 7735.77 7736.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1610 0.000256 1024 250 528 69888 3.08406 3.52592 37.0745 104.432 148.2 148.278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1410 0.000512 512 340 288 30720 1.16736 0.8192 3.99344 26.0274 32.1071 32.204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1070 6.4e-05 2048 260 1152 245760 53.3448 28.2144 455.271 832.703 1369.69 1369.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 630 0.001024 1024 150 672 12288 1.33939 0.753664 6.91078 50.0876 59.1961 59.2916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1310 0.000256 4096 60 384 75072 13.9643 70.8454 418.588 503.44 503.497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 570 0.001024 1024 205 2352 6912 1.31178 0.693888 12.0961 42.8722 57.0897 57.1736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 590 0.000256 2048 175 4752 39936 13.4104 6.92429 274.758 206.624 501.848 501.957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1760 3.2e-05 1024 140 1536 597504 41.9176 26.8616 757.365 836.564 1662.84 1662.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 470 3.2e-05 1024 50 1008 479232 65.5268 26.4397 382.437 824.413 1299.04 1299.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1380 3.2e-05 2048 400 5712 497664 163.412 67.12 4441.08 1995.11 6667.11 6667.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1610 0.000256 1024 250 528 70144 3.10067 3.53046 33.8982 104.956 145.571 145.654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1410 0.000512 512 340 288 29696 1.16432 0.809056 3.55811 25.7308 31.3615 31.4573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1070 6.4e-05 2048 260 1152 245760 53.6615 28.2563 401.153 835.641 1318.88 1319.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 630 0.001024 1024 150 672 11264 1.31389 0.72496 5.78522 49.1516 57.0745 57.1679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1310 0.000256 4096 60 384 75008 13.9698 62.4169 418.594 495.024 495.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 570 0.001024 1024 205 2352 6144 1.27357 0.669952 9.68963 41.9523 53.7029 53.787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 590 0.000256 2048 175 4752 40960 13.5788 7.03174 248.935 209.548 479.223 479.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1760 3.2e-05 1024 140 1536 598016 41.9127 26.882 665.612 838.042 1572.58 1572.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 470 3.2e-05 1024 50 1008 491520 65.5461 26.9517 345.067 835.313 1273.1 1273.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1380 3.2e-05 2048 400 5712 499712 163.55 67.2285 3931.16 2000.92 6163.23 6163.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1610 0.000256 1024 250 528 70704 3.11526 3.54438 64.4603 105.004 176.206 176.284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1410 0.000512 512 340 288 31104 1.17354 0.832768 7.00797 26.2863 35.3979 35.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1070 6.4e-05 2048 260 1152 247680 53.6919 28.4275 821.145 838.245 1741.67 1741.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 630 0.001024 1024 150 672 12384 1.34272 0.75712 11.9148 50.0796 64.194 64.2855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1310 0.000256 4096 60 384 75240 13.9715 125.548 419.208 558.77 558.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 570 0.001024 1024 205 2352 7488 1.29667 0.694272 24.3271 41.8225 68.259 68.3414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 590 0.000256 2048 175 4752 41472 13.5126 7.02464 546.787 209.056 776.506 776.616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1760 3.2e-05 1024 140 1536 599616 41.9371 26.9414 1368.39 838.383 2275.78 2275.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 470 3.2e-05 1024 50 1008 493056 65.1876 26.8683 707.911 835.093 1635.27 1635.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1380 3.2e-05 2048 400 5712 504576 162.392 67.1673 8743.86 1999.52 10973.3 10973.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1610 0.000256 1024 250 528 70272 3.08208 3.53027 47.0059 104.717 158.418 158.497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1410 0.000512 512 340 288 30528 1.1711 0.825344 4.85744 26.1445 33.0953 33.189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1070 6.4e-05 2048 260 1152 246528 53.4887 28.3332 570.21 835.443 1487.63 1487.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 630 0.001024 1024 150 672 12096 1.3327 0.73728 8.17555 49.7892 60.1345 60.2255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1310 0.000256 4096 60 384 75168 13.9697 87.5351 419.194 520.745 520.802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 570 0.001024 1024 205 2352 6912 1.29434 0.680992 15.7306 42.5992 60.4217 60.5059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 590 0.000256 2048 175 4752 40320 13.467 7.00797 370.3 207.706 598.614 598.729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1760 3.2e-05 1024 140 1536 599040 41.8945 26.9537 958.028 838.236 1865.24 1865.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 470 3.2e-05 1024 50 1008 488448 64.7308 26.5784 490.693 829.678 1411.9 1412.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1380 3.2e-05 2048 400 5712 502272 161.878 66.8367 6028.37 1992.27 8249.74 8250.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1610 0.000256 1024 250 528 70416 3.1023 3.53578 39.9773 104.815 151.516 151.593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1410 0.000512 512 340 288 30240 1.16736 0.809408 4.32797 25.8088 32.216 32.3071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1070 6.4e-05 2048 260 1152 245376 53.8897 28.4657 480.635 835.539 1398.7 1398.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 630 0.001024 1024 150 672 12096 1.33856 0.738944 7.22582 49.89 59.2941 59.3879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1310 0.000256 4096 60 384 74952 13.9705 73.9308 418.427 506.37 506.429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 570 0.001024 1024 205 2352 6912 1.30301 0.685152 13.9891 41.6011 57.6923 57.7781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 590 0.000256 2048 175 4752 41472 13.5644 7.03446 324.537 209.445 554.713 554.829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1760 3.2e-05 1024 140 1536 597888 42.0522 26.929 813.31 837.568 1720 1720.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 470 3.2e-05 1024 50 1008 483840 66.6674 26.8787 413.5 835.284 1342.55 1342.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1380 3.2e-05 2048 400 5712 497664 165.165 67.2061 5078.48 2005.09 7316.34 7316.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1610 0.000256 1024 250 528 70272 3.08528 3.5328 38.296 104.922 149.919 150
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1410 0.000512 512 340 288 29952 1.16643 0.813184 4.51917 25.8583 32.4565 32.5468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1070 6.4e-05 2048 260 1152 244224 53.1321 28.1586 479.422 829.63 1390.5 1390.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 630 0.001024 1024 150 672 11520 1.30621 0.717856 6.96611 49.222 58.3134 58.4028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1310 0.000256 4096 60 384 74880 13.973 74.7098 418.468 507.195 507.253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 570 0.001024 1024 205 2352 5760 1.28618 0.673792 11.3067 40.8742 54.2576 54.3383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 590 0.000256 2048 175 4752 39168 13.3148 6.89363 307.976 205.02 533.334 533.443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1760 3.2e-05 1024 140 1536 599040 41.7766 26.8861 812.381 838.519 1719.7 1719.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 470 3.2e-05 1024 50 1008 479232 63.9889 26.2282 409.177 816.928 1316.54 1316.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1380 3.2e-05 2048 400 5712 497664 160.86 66.6188 5091.58 1980.9 7300.34 7300.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1610 0.000256 1024 250 528 70560 2.9143 3.53683 63.2538 104.757 174.541 174.617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1410 0.000512 512 340 288 31040 1.16998 0.826592 6.96035 26.158 35.2185 35.3109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1070 6.4e-05 2048 260 1152 248320 53.4838 28.4448 816.816 837.915 1736.82 1736.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 630 0.001024 1024 150 672 12160 1.33853 0.75392 11.472 49.9436 63.6083 63.6989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1310 0.000256 4096 60 384 75280 13.9774 125.346 419.115 558.481 558.539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 570 0.001024 1024 205 2352 7360 1.29354 0.687168 23.6373 42.8064 68.54 68.6231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 590 0.000256 2048 175 4752 40960 13.455 6.98064 533.899 208.041 762.506 762.618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1760 3.2e-05 1024 140 1536 599680 41.847 26.9251 1343.72 837.811 2250.44 2250.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 470 3.2e-05 1024 50 1008 496640 65.0477 26.9253 701.059 837.827 1631.08 1631.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1380 3.2e-05 2048 400 5712 504320 162.394 67.1167 8614.42 1998.54 10842.9 10843.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1610 0.000256 1024 250 528 70400 3.08442 3.5287 46.5989 104.647 157.944 158.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1410 0.000512 512 340 288 30720 1.16909 0.819136 4.96957 26.0035 33.0651 33.1575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1070 6.4e-05 2048 260 1152 248320 53.426 28.3379 585.263 838.092 1505.27 1505.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 630 0.001024 1024 150 672 12160 1.33949 0.758176 8.08976 50.0441 60.3344 60.426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1310 0.000256 4096 60 384 75200 13.9694 89.6278 419.102 522.741 522.799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 570 0.001024 1024 205 2352 7040 1.30416 0.688992 16.302 42.9306 61.3429 61.4257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 590 0.000256 2048 175 4752 39680 13.4245 6.93728 372.234 206.535 599.26 599.368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1760 3.2e-05 1024 140 1536 599040 41.7971 26.8851 977.593 837.879 1884.29 1884.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 470 3.2e-05 1024 50 1008 491520 65.8145 26.8841 503.999 837.896 1434.81 1434.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1380 3.2e-05 2048 400 5712 501760 163.802 67.1793 6157.72 2005.74 8394.82 8395.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1610 0.000256 1024 250 528 70080 3.08742 3.53075 39.9236 104.851 151.475 151.556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1410 0.000512 512 340 288 30720 1.17315 0.819296 4.2528 26.085 32.4268 32.5202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1070 6.4e-05 2048 260 1152 245760 53.6866 28.2952 478.106 835.681 1395.92 1396.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 630 0.001024 1024 150 672 11520 1.36797 0.749568 6.48342 51.2295 59.9297 60.0234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1310 0.000256 4096 60 384 75120 13.9745 73.5991 419.501 507.119 507.178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 570 0.001024 1024 205 2352 6720 1.31741 0.692224 12.9841 42.0086 57.1172 57.2014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 590 0.000256 2048 175 4752 40320 13.3874 6.94886 312.863 206.95 540.278 540.388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1760 3.2e-05 1024 140 1536 599040 41.8744 26.9066 809.056 837.933 1715.9 1716.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 470 3.2e-05 1024 50 1008 476160 66.0321 26.54 404.423 825.083 1322.3 1322.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1380 3.2e-05 2048 400 5712 499200 163.902 67.2052 5049.78 2001.21 7282.47 7282.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1610 0.000256 1024 250 528 69760 3.09571 3.52666 36.9141 104.507 148.131 148.208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1410 0.000512 512 340 288 30720 1.17152 0.824064 4.24442 26.1322 32.472 32.5669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1070 6.4e-05 2048 260 1152 240640 53.377 27.8951 438.699 825.416 1345.54 1345.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 630 0.001024 1024 150 672 11520 1.37213 0.749408 6.72342 51.3346 60.2791 60.371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1310 0.000256 4096 60 384 74880 13.9628 69.1507 418.553 501.71 501.764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 570 0.001024 1024 205 2352 6400 1.32886 0.696288 11.8252 41.9704 55.9399 56.0208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 590 0.000256 2048 175 4752 38400 13.5564 6.93533 278.668 207.125 506.419 506.528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1760 3.2e-05 1024 140 1536 599040 41.8382 26.8852 753.144 838.717 1660.72 1660.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 470 3.2e-05 1024 50 1008 471040 66.4372 26.4412 372.682 825.029 1290.81 1290.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1380 3.2e-05 2048 400 5712 501760 163.974 67.0207 4723.4 2009.1 6963.87 6964.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 1610 0.000256 1024 250 500 70784 2.91827 3.5369 85.5009 104.991 197.034 197.112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1410 0.000512 512 340 300 32000 1.16125 0.829632 10.1802 26.2822 38.5529 38.6453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 1070 6.4e-05 2048 260 1150 245760 53.9013 28.5102 796.738 838.47 1717.78 1717.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 630 0.001024 1024 150 700 12160 1.3536 0.759808 10.1914 51.2973 63.707 63.7932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1310 0.000256 4096 60 350 75552 13.9878 103.158 419.347 536.536 536.589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 570 0.001024 1024 205 2350 8064 1.2904 0.693408 22.3871 43.2754 67.7434 67.834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 590 0.000256 2048 175 4750 42496 13.4247 7.03808 488.752 209.804 719.144 719.253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1760 3.2e-05 1024 140 1550 599808 41.8211 26.8812 1199.48 838.753 2107.07 2107.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 470 3.2e-05 1024 50 1050 491520 65.8195 26.8783 643.882 838.458 1575.25 1575.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1380 3.2e-05 2048 400 5700 505856 161.349 67.2044 7677.51 1995.78 9902.23 9902.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 1610 0.000256 1024 250 500 70656 2.91814 3.52842 84.4239 104.848 195.8 195.877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1410 0.000512 512 340 300 32000 1.16422 0.82944 9.97693 26.3027 38.3698 38.4638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 1070 6.4e-05 2048 260 1150 245760 53.9586 28.2964 559.319 838.459 1480.2 1480.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 630 0.001024 1024 150 700 12032 1.35814 0.766368 6.62285 51.3349 60.1825 60.2758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 1310 0.000256 4096 60 350 75520 13.9965 187.719 419.305 621.064 621.122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 570 0.001024 1024 205 2350 7936 1.2991 0.69632 14.4556 43.1896 59.7423 59.8322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 590 0.000256 2048 175 4750 41984 13.4303 7.01309 311.661 209.584 541.819 541.932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1760 3.2e-05 1024 140 1550 599552 41.821 26.8779 776.374 838.362 1683.57 1683.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 470 3.2e-05 1024 50 1050 487424 66.1267 26.8201 413.536 835.658 1342.36 1342.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1380 3.2e-05 2048 400 5700 505856 161.502 67.4565 4919.6 1997.17 7146.13 7146.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1610 0.000256 1024 250 500 70656 2.91021 3.52733 84.2135 104.917 195.653 195.732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1410 0.000512 512 340 300 31872 1.16394 0.827392 10.0085 26.2421 38.3408 38.4287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1070 6.4e-05 2048 260 1150 244224 54.1188 28.282 1126.95 837.361 2046.88 2047.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 630 0.001024 1024 150 700 11904 1.34653 0.751616 5.59338 49.9842 57.7749 57.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1310 0.000256 4096 60 350 75456 13.9815 187.132 419.216 620.374 620.431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 570 0.001024 1024 205 2350 7680 1.28957 0.689184 11.6701 42.8317 56.5727 56.6646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 590 0.000256 2048 175 4750 41472 13.4211 7.01347 252.509 208.636 481.71 481.822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1760 3.2e-05 1024 140 1550 599040 41.7915 26.8838 636.409 838.251 1543.47 1543.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 470 3.2e-05 1024 50 1050 485376 65.8429 26.7229 350.025 833.135 1275.94 1276.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1380 3.2e-05 2048 400 5700 503808 161.79 67.3018 4007.37 1996.33 6233.18 6233.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1610 0.000256 1024 250 500 70800 3.11859 3.54662 51.7318 105.016 163.499 163.581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1410 0.000512 512 340 300 32000 1.16688 0.831168 5.76022 26.272 34.1271 34.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1070 6.4e-05 2048 260 1150 245760 54.0515 28.3668 675.953 838.594 1597.13 1597.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 630 0.001024 1024 150 700 12160 1.34854 0.759744 9.6232 50.121 61.955 62.0518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1310 0.000256 4096 60 350 75560 13.9922 94.6475 419.482 528.167 528.226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 570 0.001024 1024 205 2350 7840 1.29562 0.696352 20.4224 42.3823 64.914 64.9976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 590 0.000256 2048 175 4750 42240 13.5094 7.05174 457.3 209.854 687.849 687.967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1760 3.2e-05 1024 140 1550 600000 41.9897 26.9517 1135.85 838.96 2043.89 2044.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 470 3.2e-05 1024 50 1050 491520 66.0286 27.138 608.378 838.557 1540.32 1540.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1380 3.2e-05 2048 400 5700 505600 162.26 67.2225 7203.59 1997.12 9430.6 9430.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1610 0.000256 1024 250 500 70560 3.08893 3.53587 33.9827 104.854 145.542 145.619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1410 0.000512 512 340 300 31680 1.1719 0.827552 3.7871 26.192 32.0846 32.1765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1070 6.4e-05 2048 260 1150 245760 54.0037 28.3724 490.878 838.701 1412.13 1412.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 630 0.001024 1024 150 700 11840 1.34378 0.754304 6.21514 49.9621 58.3772 58.4723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1310 0.000256 4096 60 350 75520 13.9936 61.4932 419.475 495.008 495.066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 570 0.001024 1024 205 2350 7680 1.28835 0.710656 13.1052 42.0067 57.2109 57.2943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 590 0.000256 2048 175 4750 41600 13.3994 6.98573 290.373 208.24 519.134 519.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1760 3.2e-05 1024 140 1550 599680 41.8581 26.9167 729.796 838.589 1637.29 1637.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 470 3.2e-05 1024 50 1050 491520 65.943 26.9228 391.568 838.677 1323.33 1323.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1380 3.2e-05 2048 400 5700 504320 162.49 67.1626 4607.63 2001.25 6838.95 6839.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 1610 0.000256 1024 250 500 70560 2.93379 3.53869 78.5664 104.928 190.05 190.118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1410 0.000512 512 340 300 31680 1.17427 0.82944 3.23181 26.3012 31.6366 31.7338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1070 6.4e-05 2048 260 1150 243840 54.2075 28.3076 438.431 834.699 1355.81 1355.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 630 0.001024 1024 150 700 12000 1.34493 0.747712 5.40262 49.9992 57.5944 57.6848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1310 0.000256 4096 60 350 75480 13.9922 51.3393 419.14 484.514 484.571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 570 0.001024 1024 205 2350 7680 1.29827 0.688128 11.0829 42.0393 55.2113 55.2985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 590 0.000256 2048 175 4750 41280 13.5574 7.08893 242.073 209.04 471.887 471.994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1760 3.2e-05 1024 140 1550 599040 42.0052 26.9259 611.483 837.11 1517.66 1517.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 470 3.2e-05 1024 50 1050 483840 66.6589 26.8659 323.798 834.572 1252.11 1252.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1380 3.2e-05 2048 400 5700 503040 161.624 67.2258 3838.17 1989.48 6056.88 6057.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 1610 0.000256 1024 250 500 70400 2.91453 3.52682 76.7852 104.736 188.044 188.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1410 0.000512 512 340 300 31360 1.15517 0.825152 8.79738 26.0223 36.9021 36.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 1070 6.4e-05 2048 260 1150 245760 53.9311 28.3287 404.479 838.819 1325.72 1325.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 630 0.001024 1024 150 700 11520 1.35613 0.759744 4.5865 50.0763 56.8782 56.9692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 1310 0.000256 4096 60 350 75360 13.9796 167.033 419.002 600.059 600.116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 570 0.001024 1024 205 2350 7680 1.29296 0.692192 9.88509 43.5101 55.4793 55.5706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 590 0.000256 2048 175 4750 40960 13.3099 6.9295 206.089 206.883 433.342 433.453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1760 3.2e-05 1024 140 1550 599040 41.7952 26.8797 524.848 838.6 1432.25 1432.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 470 3.2e-05 1024 50 1050 491520 65.8516 26.8819 282.597 838.625 1214.17 1214.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1380 3.2e-05 2048 400 5700 501760 163.804 67.2188 3286.92 2007.69 5526.02 5526.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1610 0.000256 1024 250 500 70752 3.08528 3.53459 65.49 104.865 177.058 177.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1410 0.000512 512 340 300 32064 1.16922 0.832928 7.79949 26.3076 36.2092 36.2967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1070 6.4e-05 2048 260 1150 244992 53.9581 28.3066 920.639 836.297 1839.36 1839.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 630 0.001024 1024 150 700 12096 1.35187 0.75776 13.1208 51.197 66.5298 66.6214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1310 0.000256 4096 60 350 75552 13.9975 128.304 419.062 561.408 561.467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 570 0.001024 1024 205 2350 7872 1.29232 0.690336 28.1743 42.9671 73.2362 73.3184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 590 0.000256 2048 175 4750 42240 13.4356 7.0631 621.882 209.299 851.811 851.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1760 3.2e-05 1024 140 1550 599808 41.8223 26.9189 1559.61 837.767 2466.25 2466.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 470 3.2e-05 1024 50 1050 491520 65.7481 26.8923 837.154 837.154 1767.16 1767.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1380 3.2e-05 2048 400 5700 503808 161.832 67.4067 9755.02 1993.86 11978.5 11978.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1610 0.000256 1024 250 500 70656 3.08608 3.5287 42.7666 104.895 154.362 154.438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1410 0.000512 512 340 300 31872 1.16646 0.828416 5.1416 26.2382 33.4722 33.5651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1070 6.4e-05 2048 260 1150 244224 53.9559 28.3382 572.402 837.168 1492.02 1492.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 630 0.001024 1024 150 700 11904 1.34502 0.753088 8.1735 49.983 60.3556 60.4485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1310 0.000256 4096 60 350 75456 13.9875 79.954 419.113 513.099 513.155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 570 0.001024 1024 205 2350 7680 1.2847 0.686624 17.4384 41.7207 61.247 61.3312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 590 0.000256 2048 175 4750 41472 13.4289 6.98806 381.96 208.576 611.083 611.189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1760 3.2e-05 1024 140 1550 599040 41.8081 26.8821 963.964 838.279 1871.07 1871.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 470 3.2e-05 1024 50 1050 485376 65.8504 26.7424 511.666 837.634 1442.1 1442.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1380 3.2e-05 2048 400 5700 503808 161.808 67.1348 6052.46 1996.76 8278.55 8278.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1610 0.000256 1024 250 500 70272 3.08755 3.52666 35.8644 104.725 147.292 147.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1410 0.000512 512 340 300 31680 1.16413 0.823296 4.15318 26.1534 32.3913 32.4853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1070 6.4e-05 2048 260 1150 244224 53.9272 28.4655 467.278 835.413 1385.25 1385.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 630 0.001024 1024 150 700 11520 1.34131 0.739008 6.53965 49.7915 58.5148 58.6087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1310 0.000256 4096 60 350 75456 13.9919 65.5428 419.474 499.052 499.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 570 0.001024 1024 205 2350 7488 1.28262 0.68272 13.6431 41.6063 57.3357 57.4206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 590 0.000256 2048 175 4750 41472 13.3602 6.96557 312.686 207.721 540.862 540.972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1760 3.2e-05 1024 140 1550 599040 41.882 26.9213 788.18 838.301 1695.42 1695.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 470 3.2e-05 1024 50 1050 479232 66.1412 26.5735 413.218 829.08 1335.23 1335.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1380 3.2e-05 2048 400 5700 502272 161.846 66.8818 4935.85 1992.54 7157.52 7157.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1610 0.000256 1024 250 500 70272 3.08429 3.52566 30.8137 104.439 141.946 142.025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1410 0.000512 512 340 300 31488 1.15725 0.82096 3.66758 26.0299 31.7763 31.8669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1070 6.4e-05 2048 260 1150 242688 53.9578 28.3726 482.215 832.763 1397.47 1397.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 630 0.001024 1024 150 700 11520 1.36058 0.74752 6.05814 50.0887 58.3549 58.4503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1310 0.000256 4096 60 350 75264 13.9837 56.016 418.335 488.379 488.438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 570 0.001024 1024 205 2350 7680 1.2953 0.716832 12.3588 42.8652 57.3393 57.4218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 590 0.000256 2048 175 4750 39936 13.4185 6.93158 256.686 206.638 483.809 483.926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1760 3.2e-05 1024 140 1550 597504 41.8974 26.8698 671.083 836.619 1576.61 1576.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 470 3.2e-05 1024 50 1050 479232 65.4915 26.5216 352.842 824.3 1269.38 1269.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1380 3.2e-05 2048 400 5700 497664 163.419 67.1753 4166.24 1995.21 6392.44 6392.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1610 0.000256 1024 250 500 70784 3.09002 3.54221 62.7154 104.993 174.423 174.503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1410 0.000512 512 340 300 32032 1.17437 0.832864 7.44976 26.3353 35.8917 35.9875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1070 6.4e-05 2048 260 1150 244608 54.1583 28.332 848.707 837.079 1768.44 1768.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 630 0.001024 1024 150 700 11872 1.3511 0.75408 12.1468 50.0107 64.3657 64.4626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1310 0.000256 4096 60 350 75544 13.9977 117.566 419.388 550.995 551.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 570 0.001024 1024 205 2350 7840 1.28954 0.688608 26.0732 41.8284 69.9999 70.0844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 590 0.000256 2048 175 4750 42112 13.4978 7.06643 569.564 209.506 799.762 799.875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1760 3.2e-05 1024 140 1550 599424 41.9976 26.9493 1439.75 838.199 2347.04 2347.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 470 3.2e-05 1024 50 1050 491008 65.9769 26.9239 773.412 837.033 1703.58 1703.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1380 3.2e-05 2048 400 5700 503552 162.452 67.4053 8958.47 1996.39 11185.1 11185.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1610 0.000256 1024 250 500 70560 3.08429 3.53485 42.0249 104.822 153.552 153.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1410 0.000512 512 340 300 31360 1.16349 0.821632 4.9 26.0564 33.0428 33.1339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1070 6.4e-05 2048 260 1150 243712 54.1906 28.3704 536.308 836.485 1455.52 1455.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 630 0.001024 1024 150 700 11648 1.35805 0.759808 7.73213 50.058 60.0094 60.1047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1310 0.000256 4096 60 350 75488 13.9949 75.6285 419.021 508.688 508.746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 570 0.001024 1024 205 2350 7616 1.29536 0.690176 15.9078 42.9082 60.9182 61.0009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 590 0.000256 2048 175 4750 42112 13.464 7.0417 363.491 209.469 593.595 593.701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1760 3.2e-05 1024 140 1550 599424 41.8639 26.9186 910.522 837.531 1816.97 1817.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 470 3.2e-05 1024 50 1050 487424 66.3327 26.8931 484.866 836.424 1414.73 1414.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1380 3.2e-05 2048 400 5700 501760 163.148 67.4964 5670.16 1999.81 7901 7901.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1610 0.000256 1024 250 500 70560 3.10896 3.54509 34.8722 105.006 146.612 146.692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1410 0.000512 512 340 300 30912 1.16899 0.818784 4.07594 25.9707 32.1383 32.2317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1070 6.4e-05 2048 260 1150 244608 54.1723 28.3364 442.062 837.492 1362.22 1362.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 630 0.001024 1024 150 700 11424 1.33558 0.739328 6.28486 49.5686 58.0318 58.1255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1310 0.000256 4096 60 350 75432 13.998 62.6586 419.439 496.139 496.194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 570 0.001024 1024 205 2350 7392 1.28038 0.676224 12.9553 41.364 56.3918 56.4756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 590 0.000256 2048 175 4750 41664 13.5725 7.05331 294.916 209.839 525.509 525.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1760 3.2e-05 1024 140 1550 598080 41.984 26.9292 742.41 837.273 1648.73 1648.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 470 3.2e-05 1024 50 1050 483840 66.882 26.9301 393.694 837.277 1325.01 1325.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1380 3.2e-05 2048 400 5700 499968 164.661 67.3772 4630.32 2020.06 6888.89 6889.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1610 0.000256 1024 250 500 69888 3.0696 3.52461 31.1752 104.466 142.318 142.397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1410 0.000512 512 340 300 31360 1.16384 0.825344 3.85526 26.1528 32.0966 32.1899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1070 6.4e-05 2048 260 1150 243712 54.0921 28.4484 395.731 837.521 1315.96 1316.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 630 0.001024 1024 150 700 10752 1.35584 0.739328 5.35219 49.6418 57.1916 57.2832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1310 0.000256 4096 60 350 75264 13.9776 55.9957 418.783 488.799 488.856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 570 0.001024 1024 205 2350 7168 1.28083 0.679008 11.5188 41.336 54.9317 55.0154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 590 0.000256 2048 175 4750 41216 13.35 6.95091 263.363 207.552 491.343 491.454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1760 3.2e-05 1024 140 1550 598528 41.811 26.8669 667.496 837.221 1573.53 1573.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 470 3.2e-05 1024 50 1050 473088 66.5722 26.5158 346.212 827.642 1267.16 1267.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1380 3.2e-05 2048 400 5700 501760 163.204 67.2256 4176.7 2005.52 6413.04 6413.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1610 0.000256 1024 250 500 70656 3.09488 3.52675 60.6932 104.861 172.263 172.338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1410 0.000512 512 340 300 32000 1.16406 0.830432 7.44915 26.3014 35.8464 35.9342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1070 6.4e-05 2048 260 1150 245760 53.8923 28.3048 841.314 838.674 1762.35 1762.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 630 0.001024 1024 150 700 12032 1.35968 0.763584 11.6909 51.3343 65.2502 65.3396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1310 0.000256 4096 60 350 75520 14.0116 117.117 419.347 550.52 550.578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 570 0.001024 1024 205 2350 7936 1.29882 0.694272 25.4779 43.0987 70.685 70.7668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 590 0.000256 2048 175 4750 41984 13.4285 7.01866 548.843 209.208 778.625 778.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1760 3.2e-05 1024 140 1550 599552 41.7894 26.8834 1407.1 838.464 2314.37 2314.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 470 3.2e-05 1024 50 1050 487424 66.0943 26.8233 744.794 835.755 1673.69 1673.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1380 3.2e-05 2048 400 5700 505856 161.416 67.0075 8673.01 1997.8 10899.6 10900
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1610 0.000256 1024 250 500 70400 3.09005 3.5287 42.6137 104.768 154.084 154.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1410 0.000512 512 340 300 31744 1.17146 0.832128 4.78989 26.3446 33.2391 33.331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1070 6.4e-05 2048 260 1150 243712 53.9564 28.3809 541.482 835.9 1459.88 1460.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 630 0.001024 1024 150 700 11264 1.3417 0.740384 7.69696 49.6849 59.5633 59.6577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1310 0.000256 4096 60 350 75392 13.9825 76.4764 418.947 509.449 509.508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 570 0.001024 1024 205 2350 7168 1.2841 0.682912 15.0496 41.4363 58.5739 58.6547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 590 0.000256 2048 175 4750 41984 13.448 7.02637 358.616 209.358 588.574 588.685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1760 3.2e-05 1024 140 1550 599040 41.8294 26.8796 910.821 838.459 1818.12 1818.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 470 3.2e-05 1024 50 1050 483328 66.5721 26.8197 480.06 835.747 1409.42 1409.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1380 3.2e-05 2048 400 5700 503808 161.121 67.0589 5609.81 1993.95 7832.33 7832.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1610 0.000256 1024 250 500 70272 3.08634 3.52259 36.8188 104.437 147.951 148.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1410 0.000512 512 340 300 31488 1.15805 0.820224 4.2161 26.0273 32.3234 32.4187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1070 6.4e-05 2048 260 1150 242688 53.9322 28.1907 459.241 832.729 1374.26 1374.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 630 0.001024 1024 150 700 11520 1.35536 0.745472 6.87914 50.0909 59.1683 59.263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1310 0.000256 4096 60 350 75264 13.9796 65.566 418.317 497.903 497.963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 570 0.001024 1024 205 2350 7680 1.29299 0.690304 13.7682 41.8376 57.7083 57.7924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 590 0.000256 2048 175 4750 39936 13.4099 7.00211 283.653 206.628 510.821 510.933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1760 3.2e-05 1024 140 1550 597504 41.9012 26.8636 766.967 836.885 1672.75 1672.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 470 3.2e-05 1024 50 1050 479232 65.4862 26.4397 403.92 824.26 1320.32 1320.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1380 3.2e-05 2048 400 5700 497664 163.39 67.1913 4577.32 1995.02 6803.31 6803.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1610 0.000256 1024 250 500 70144 3.09453 3.5328 32.998 104.866 144.575 144.657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1410 0.000512 512 340 300 30720 1.15651 0.809024 3.57354 25.7336 31.3696 31.4657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1070 6.4e-05 2048 260 1150 241664 54.3059 28.2688 404.901 835.649 1323.29 1323.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 630 0.001024 1024 150 700 10240 1.33098 0.721024 5.67334 49.1493 56.9762 57.0676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1310 0.000256 4096 60 350 75264 13.9856 58.5656 418.654 491.249 491.306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 570 0.001024 1024 205 2350 6144 1.27606 0.668736 9.76566 41.9249 53.7498 53.8347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 590 0.000256 2048 175 4750 40960 13.5745 7.03162 253.522 209.547 483.803 483.912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1760 3.2e-05 1024 140 1550 598016 41.9035 26.878 678.944 838.049 1585.91 1586.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 470 3.2e-05 1024 50 1050 475136 67.9105 26.8256 354.336 835.317 1284.61 1284.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1380 3.2e-05 2048 400 5700 499712 163.631 67.2826 4006.78 2000.95 6239.02 6239.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1610 0.000256 1024 250 500 70704 3.11936 3.54202 63.8569 104.93 175.534 175.612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1410 0.000512 512 340 300 31968 1.16656 0.828544 7.55997 26.2674 35.9215 36.017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1070 6.4e-05 2048 260 1150 245376 54.0831 28.3437 858.331 837.663 1778.58 1778.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 630 0.001024 1024 150 700 12096 1.34534 0.75872 12.3699 50.0578 64.6317 64.7266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1310 0.000256 4096 60 350 75528 13.9926 119.947 419.14 553.124 553.181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 570 0.001024 1024 205 2350 7776 1.29216 0.692672 26.1707 41.8612 70.1374 70.2193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 590 0.000256 2048 175 4750 42048 13.45 7.13898 577.827 208.91 807.453 807.566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1760 3.2e-05 1024 140 1550 599040 41.9906 26.9444 1428.22 837.552 2334.84 2334.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 470 3.2e-05 1024 50 1050 488448 66.0648 26.865 763.315 834.502 1690.96 1691.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1380 3.2e-05 2048 400 5700 504576 162.416 67.4442 9068.49 1998.81 11297.6 11297.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1610 0.000256 1024 250 500 70272 3.08621 3.53197 46.4865 104.621 157.812 157.889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1410 0.000512 512 340 300 31680 1.16096 0.827392 5.36941 26.1182 33.5752 33.6691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1070 6.4e-05 2048 260 1150 244224 53.9516 28.3218 609.48 834.568 1526.48 1526.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 630 0.001024 1024 150 700 11520 1.34397 0.739264 8.3465 49.7695 60.2987 60.3915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1310 0.000256 4096 60 350 75456 13.9899 86.0733 419.039 519.144 519.201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 570 0.001024 1024 205 2350 7488 1.28723 0.681568 17.6753 41.5868 61.3481 61.4281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 590 0.000256 2048 175 4750 41472 13.36 6.95869 408.074 207.507 636.028 636.135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1760 3.2e-05 1024 140 1550 599040 41.8851 26.9076 1021.02 837.457 1927.4 1927.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 470 3.2e-05 1024 50 1050 479232 66.1276 26.6652 535.279 828.231 1456.53 1456.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1380 3.2e-05 2048 400 5700 502272 161.824 66.8037 6446.73 1990.43 8666.18 8666.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1610 0.000256 1024 250 500 70416 3.10477 3.53485 40.1798 104.724 151.628 151.705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1410 0.000512 512 340 300 31104 1.15539 0.808928 4.59162 25.7866 32.444 32.5358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1070 6.4e-05 2048 260 1150 241920 54.4022 28.3771 496.968 834.83 1414.74 1414.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 630 0.001024 1024 150 700 11232 1.36 0.7392 6.83427 49.8674 58.9066 58.9983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1310 0.000256 4096 60 350 75384 14.0007 70.9018 419.078 504.025 504.082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 570 0.001024 1024 205 2350 6912 1.30128 0.684256 14.2144 41.6691 57.9877 58.0749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 590 0.000256 2048 175 4750 41472 13.558 7.05126 337.182 209.266 567.182 567.294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1760 3.2e-05 1024 140 1550 597888 42.0385 26.9329 846.042 836.861 1752.01 1752.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 470 3.2e-05 1024 50 1050 483840 66.6349 26.9742 447.743 834.606 1376.18 1376.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1380 3.2e-05 2048 400 5700 497664 165.168 67.5309 5273.93 2003.33 7510.35 7510.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1610 0.000256 1024 250 500 70272 3.09043 3.53082 37.4356 104.919 149.061 149.141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1410 0.000512 512 340 300 31104 1.15536 0.814848 4.37808 25.8581 32.3056 32.3993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1070 6.4e-05 2048 260 1150 239616 53.9256 28.1627 470.003 829.628 1381.88 1382.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 630 0.001024 1024 150 700 10368 1.33546 0.720544 6.69549 49.2175 58.0726 58.1633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1310 0.000256 4096 60 350 75168 13.9851 66.6398 418.708 499.375 499.431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 570 0.001024 1024 205 2350 6912 1.26477 0.668608 13.5018 40.9142 56.4692 56.5537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 590 0.000256 2048 175 4750 39168 13.335 6.92733 300.256 205.017 525.664 525.775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1760 3.2e-05 1024 140 1550 599040 41.7763 26.9159 799.609 838.526 1706.97 1707.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 470 3.2e-05 1024 50 1050 460800 66.721 26.2364 404.536 817.557 1315.27 1315.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1380 3.2e-05 2048 400 5700 497664 160.922 66.6013 4969.51 1980.87 7178.29 7178.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1610 0.000256 1024 250 500 69840 3.11306 3.54227 35.1331 105.006 146.881 146.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1410 0.000512 512 340 300 30240 1.14848 0.801824 3.93786 25.5196 31.5053 31.6006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1070 6.4e-05 2048 260 1150 241920 54.4106 28.3443 433.212 835.929 1352.06 1352.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 630 0.001024 1024 150 700 11520 1.33926 0.7368 7.01261 49.6932 58.8835 58.9804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1310 0.000256 4096 60 350 75240 13.9969 61.9274 419.44 495.413 495.473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 570 0.001024 1024 205 2350 7200 1.29459 0.681984 12.8216 42.5197 57.4364 57.5202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 590 0.000256 2048 175 4750 40320 13.6731 7.09766 285.531 209.831 516.266 516.376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1760 3.2e-05 1024 140 1550 596160 41.9485 26.8882 731.142 835.452 1635.57 1635.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 470 3.2e-05 1024 50 1050 483840 66.6562 26.9906 388.605 835.484 1317.96 1318.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1380 3.2e-05 2048 400 5700 495360 166.304 67.5187 4544.51 2012.09 6790.82 6791.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1610 0.000256 1024 250 500 70560 3.08778 3.53344 62.1742 104.855 173.734 173.815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1410 0.000512 512 340 300 31680 1.16838 0.828608 7.09843 26.1839 35.3829 35.4696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1070 6.4e-05 2048 260 1150 245760 53.9226 28.3316 834.378 838.703 1755.5 1755.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 630 0.001024 1024 150 700 11840 1.34518 0.7512 11.6603 49.9577 63.8166 63.911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1310 0.000256 4096 60 350 75520 13.9949 116.578 419.578 550.193 550.251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 570 0.001024 1024 205 2350 7680 1.28822 0.687552 24.8757 41.7674 68.735 68.8148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 590 0.000256 2048 175 4750 41600 13.4052 6.97754 554.574 208.248 783.333 783.446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1760 3.2e-05 1024 140 1550 599680 41.8186 27.4186 1402.23 838.588 2310.2 2310.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 470 3.2e-05 1024 50 1050 491520 65.911 26.9133 750.978 838.632 1682.65 1682.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1380 3.2e-05 2048 400 5700 504320 162.373 67.2061 8814.36 2000.39 11044.7 11045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1610 0.000256 1024 250 500 70400 3.08506 3.53024 46.1124 104.653 157.465 157.542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1410 0.000512 512 340 300 31360 1.15942 0.821024 5.15834 26.0029 33.2396 33.3312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1070 6.4e-05 2048 260 1150 245760 53.8718 28.3219 575.206 838.129 1495.69 1495.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 630 0.001024 1024 150 700 11520 1.3575 0.761408 7.85459 50.0488 60.1217 60.2169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1310 0.000256 4096 60 350 75360 13.9919 80.542 418.656 513.234 513.294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 570 0.001024 1024 205 2350 7680 1.29037 0.688128 17.6634 41.7883 61.5439 61.6266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 590 0.000256 2048 175 4750 40960 13.2983 6.93264 377.006 206.543 603.908 604.021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1760 3.2e-05 1024 140 1550 599040 41.8007 26.9971 959.969 837.907 1866.81 1866.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 470 3.2e-05 1024 50 1050 491520 65.7988 26.8859 515.637 837.944 1446.48 1446.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1380 3.2e-05 2048 400 5700 501760 163.836 67.3839 6015.99 2005.83 8253.43 8253.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1610 0.000256 1024 250 500 70080 3.08602 3.52979 38.87 104.756 150.326 150.404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1410 0.000512 512 340 300 30720 1.17136 0.821312 4.19789 26.0591 32.3513 32.4438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1070 6.4e-05 2048 260 1150 241920 54.2681 28.3157 480.033 834.879 1397.66 1397.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 630 0.001024 1024 150 700 11520 1.3648 0.745536 6.83347 51.2054 60.2492 60.3423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1310 0.000256 4096 60 350 75360 13.996 68.8374 419.197 502.073 502.138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 570 0.001024 1024 205 2350 7680 1.29738 0.692384 15.2223 41.9554 59.2872 59.3718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 590 0.000256 2048 175 4750 40320 13.3815 6.94944 316.181 206.753 543.391 543.498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1760 3.2e-05 1024 140 1550 599040 41.8753 26.9088 817.416 837.129 1723.46 1723.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 470 3.2e-05 1024 50 1050 476160 65.9784 26.474 424.859 824.29 1341.82 1341.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1380 3.2e-05 2048 400 5700 499200 163.891 67.085 5103.63 1999.34 7334.35 7334.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1610 0.000256 1024 250 500 69760 3.08653 3.52262 36.3559 104.515 147.562 147.644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1410 0.000512 512 340 300 30720 1.17187 0.825792 4.22714 26.1327 32.4569 32.5478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1070 6.4e-05 2048 260 1150 240640 53.3506 27.9197 441.52 825.418 1348.37 1348.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 630 0.001024 1024 150 700 11520 1.37258 0.748608 7.03206 51.3331 60.5876 60.6811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1310 0.000256 4096 60 350 75200 13.9837 64.1556 418.957 497.141 497.199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 570 0.001024 1024 205 2350 7680 1.30355 0.697248 14.2785 42.0199 58.4171 58.501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 590 0.000256 2048 175 4750 40960 13.3622 7.02054 297.155 207.121 524.784 524.895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1760 3.2e-05 1024 140 1550 599040 41.8549 26.8821 756.016 838.718 1663.61 1663.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 470 3.2e-05 1024 50 1050 471040 66.4827 26.4384 389.171 825.025 1307.34 1307.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1380 3.2e-05 2048 400 5700 501760 164.006 67.0147 4733.59 2019.65 6984.64 6984.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1610 0.000256 1024 250 500 69600 3.08634 3.52957 36.7321 104.856 148.291 148.367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1410 0.000512 512 340 300 30400 1.1807 0.826464 3.88266 26.1961 32.182 32.2761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1070 6.4e-05 2048 260 1150 236800 54.0608 27.9342 416.773 825.805 1324.73 1324.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 630 0.001024 1024 150 700 9600 1.29571 0.690176 5.2817 47.2023 54.5727 54.6682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1310 0.000256 4096 60 350 75200 13.994 61.5753 419.469 495.082 495.143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 570 0.001024 1024 205 2350 4800 1.25392 0.641024 9.04371 40.0444 51.0964 51.1803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 590 0.000256 2048 175 4750 38400 13.5815 6.9543 267.582 207.383 495.628 495.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1760 3.2e-05 1024 140 1550 598400 41.9262 26.9147 721.851 838.303 1629.12 1629.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 470 3.2e-05 1024 50 1050 460800 68.2876 26.4937 364.016 825.315 1284.33 1284.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1380 3.2e-05 2048 400 5700 486400 165.331 66.7075 4397.71 1995.34 6625.47 6625.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 1610 0.000256 1024 250 540 70784 2.91584 3.53472 80.0598 104.979 191.574 191.655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1410 0.000512 512 340 300 32000 1.16122 0.830848 8.80374 26.309 37.201 37.2974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 1070 6.4e-05 2048 260 1140 240640 54.6736 28.3769 721.688 838.401 1643.3 1643.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 630 0.001024 1024 150 660 12288 1.35062 0.759808 8.95059 51.2976 62.4607 62.5554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1310 0.000256 4096 60 360 75488 13.9862 97.3169 419.35 530.697 530.753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 570 0.001024 1024 205 2340 7936 1.2935 0.697824 20.3312 42.1263 64.5491 64.6397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 590 0.000256 2048 175 4740 41984 13.4836 7.03306 448.783 209.789 679.223 679.329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1760 3.2e-05 1024 140 1560 600320 41.783 26.8861 1127.83 838.691 2035.33 2035.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 470 3.2e-05 1024 50 1020 489472 66.0985 26.882 585.073 838.379 1516.76 1516.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1380 3.2e-05 2048 400 5700 504832 161.999 67.3063 7092.45 2000.04 9322.17 9322.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 1610 0.000256 1024 250 540 70656 2.91443 3.5287 79.4255 104.79 190.741 190.822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1410 0.000512 512 340 300 32000 1.16381 0.82944 8.60198 26.2887 36.9808 37.077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 1070 6.4e-05 2048 260 1140 240640 54.7376 28.3095 520.644 837.979 1441.84 1441.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 630 0.001024 1024 150 660 12288 1.35123 0.763488 6.10451 51.3243 59.6448 59.739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 1310 0.000256 4096 60 360 75456 13.9837 172.167 419.104 605.3 605.358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 570 0.001024 1024 205 2340 7936 1.29994 0.699296 13.7249 44.8891 60.7145 60.8072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 590 0.000256 2048 175 4740 41472 13.4807 7.01235 292.024 209.064 521.709 521.818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1760 3.2e-05 1024 140 1560 600064 41.8095 26.8862 737.567 837.882 1644.28 1644.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 470 3.2e-05 1024 50 1020 487424 66.1043 26.8221 382.221 835.171 1310.54 1310.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1380 3.2e-05 2048 400 5700 503808 162.715 67.2051 4618.71 2000.43 6849.46 6849.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1610 0.000256 1024 250 540 70656 2.91395 3.5287 79.8198 104.815 191.163 191.248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1410 0.000512 512 340 300 31872 1.16838 0.828192 8.59136 26.2144 36.9045 36.9978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1070 6.4e-05 2048 260 1140 239616 54.7813 28.37 444.774 836.489 1364.58 1364.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 630 0.001024 1024 150 660 11904 1.34406 0.75408 5.09834 49.9637 57.2588 57.3542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1310 0.000256 4096 60 360 75360 13.9737 171.74 418.657 604.418 604.477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 570 0.001024 1024 205 2340 7680 1.28883 0.687968 10.8672 43.6508 56.5941 56.6864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 590 0.000256 2048 175 4740 41472 13.4084 6.98778 236.855 208.411 465.791 465.901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1760 3.2e-05 1024 140 1560 599808 41.762 26.8808 602.308 837.39 1508.47 1508.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 470 3.2e-05 1024 50 1020 485376 65.819 26.726 311.334 832.277 1236.37 1236.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1380 3.2e-05 2048 400 5700 503808 161.787 67.0213 3749.91 1994.43 5973.53 5973.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1610 0.000256 1024 250 540 70400 2.91155 3.5287 79.1004 104.791 190.413 190.491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1410 0.000512 512 340 300 31744 1.16982 0.833888 8.46208 26.3517 36.9207 37.012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1070 6.4e-05 2048 260 1140 239616 54.8584 28.2572 1120.28 836.067 2039.64 2039.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 630 0.001024 1024 150 660 11776 1.33549 0.743424 4.35571 49.6947 56.2319 56.3261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1310 0.000256 4096 60 360 75392 13.988 171.868 419.437 605.339 605.398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 570 0.001024 1024 205 2340 7168 1.29146 0.678912 9.06045 43.2697 54.4007 54.4932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 590 0.000256 2048 175 4740 40960 13.5612 7.02858 203.076 209.409 433.203 433.312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1760 3.2e-05 1024 140 1560 600064 41.7977 26.8848 519.764 838.647 1427.23 1427.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 470 3.2e-05 1024 50 1020 483328 66.6183 26.9148 279.041 835.919 1208.71 1208.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1380 3.2e-05 2048 400 5700 499712 163.487 67.3976 3224.17 2002.19 5457.63 5457.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1610 0.000256 1024 250 540 70800 2.92909 3.54714 68.5104 105.013 180.08 180.157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1410 0.000512 512 340 300 32000 1.16397 0.829088 7.56374 26.2677 35.9243 36.021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1070 6.4e-05 2048 260 1140 240640 54.825 28.3712 914.303 838.577 1836.24 1836.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 630 0.001024 1024 150 660 12160 1.35251 0.757888 12.7067 50.1192 65.0391 65.1339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1310 0.000256 4096 60 360 75480 13.9877 131.478 419.435 564.943 565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 570 0.001024 1024 205 2340 7840 1.29315 0.69008 28.1822 41.8916 72.1731 72.2578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 590 0.000256 2048 175 4740 41920 13.5532 7.09898 618.549 209.847 849.174 849.287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1760 3.2e-05 1024 140 1560 600320 41.8967 26.959 1568.98 838.947 2476.92 2477.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 470 3.2e-05 1024 50 1020 488960 66.314 26.9479 814.628 838.565 1746.67 1746.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1380 3.2e-05 2048 400 5700 504320 162.847 67.4313 9751.54 2000.2 11982.4 11982.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1610 0.000256 1024 250 540 70560 3.07853 3.52877 45.044 104.845 156.578 156.656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1410 0.000512 512 340 300 31680 1.16592 0.823712 4.91738 26.185 33.1908 33.2842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1070 6.4e-05 2048 260 1140 240640 54.7224 28.3353 651.759 838.585 1573.57 1573.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 630 0.001024 1024 150 660 11840 1.3455 0.75488 7.66045 49.9653 59.8251 59.9163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1310 0.000256 4096 60 360 75440 13.9876 82.7945 419.393 516.218 516.275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 570 0.001024 1024 205 2340 7680 1.28794 0.708256 17.4481 41.7826 61.3278 61.4111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 590 0.000256 2048 175 4740 40960 13.4528 6.97754 377.554 208.212 606.328 606.436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1760 3.2e-05 1024 140 1560 599680 41.8545 26.918 969.775 838.5 1877.18 1877.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 470 3.2e-05 1024 50 1020 486400 66.5874 26.9213 501.685 838.503 1433.91 1434.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1380 3.2e-05 2048 400 5700 504320 162.384 67.0909 6046.95 2000.16 8276.97 8277.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1610 0.000256 1024 250 540 70560 3.11091 3.54333 37.5807 104.896 149.216 149.291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1410 0.000512 512 340 300 31680 1.17366 0.82944 4.02384 26.297 32.4241 32.512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1070 6.4e-05 2048 260 1140 238080 55.0774 28.3357 534.272 834.428 1452.27 1452.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 630 0.001024 1024 150 660 12000 1.34618 0.74336 6.54291 49.9915 58.7228 58.8124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1310 0.000256 4096 60 360 75360 13.9878 67.7929 418.748 500.571 500.628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 570 0.001024 1024 205 2340 7680 1.2936 0.704736 14.2692 41.7496 58.1179 58.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 590 0.000256 2048 175 4740 41280 13.5537 7.03738 311.188 208.974 540.882 540.989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1760 3.2e-05 1024 140 1560 599040 41.9639 26.9312 791.885 836.833 1697.74 1697.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 470 3.2e-05 1024 50 1020 483840 66.6302 26.9451 408.616 834.296 1336.7 1336.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1380 3.2e-05 2048 400 5700 499200 163.99 67.4027 4898.23 1998.43 7128.42 7128.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 1610 0.000256 1024 250 540 70400 2.90778 3.52461 102.67 104.663 213.847 213.924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1410 0.000512 512 340 300 31360 1.15504 0.819328 11.7066 26.0055 39.7859 39.8787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 1070 6.4e-05 2048 260 1140 240640 54.6304 28.3819 535.903 838.263 1457.34 1457.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 630 0.001024 1024 150 660 11520 1.35734 0.757152 5.72285 50.0468 57.984 58.0751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1310 0.000256 4096 60 360 75360 13.9865 57.1407 419.102 490.274 490.334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 570 0.001024 1024 205 2340 7680 1.29024 0.690176 12.3708 41.8164 56.2678 56.3569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 590 0.000256 2048 175 4740 39680 13.4195 6.93542 253.083 206.571 480.141 480.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1760 3.2e-05 1024 140 1560 599040 41.7833 26.8754 670.893 838.028 1577.71 1577.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 470 3.2e-05 1024 50 1020 481280 67.1437 26.8884 344.163 838.067 1276.48 1276.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1380 3.2e-05 2048 400 5700 501760 163.814 67.2145 4172.18 2021.69 6425.29 6425.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1610 0.000256 1024 250 540 70752 2.9489 3.53494 65.9804 104.972 177.517 177.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1410 0.000512 512 340 300 32064 1.16742 0.82912 7.04717 26.3334 35.4772 35.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1070 6.4e-05 2048 260 1140 240384 54.6484 28.3068 838.053 837.133 1758.31 1758.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 630 0.001024 1024 150 660 12288 1.35379 0.759008 11.877 51.2252 65.3181 65.4152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1310 0.000256 4096 60 360 75456 13.9863 120.134 419.31 553.474 553.533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 570 0.001024 1024 205 2340 7872 1.29514 0.694336 26.199 43.0012 71.3089 71.3935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 590 0.000256 2048 175 4740 41856 13.474 7.03261 565.736 209.501 795.872 795.988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1760 3.2e-05 1024 140 1560 600192 41.8099 26.9275 1442.18 838.623 2349.67 2349.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 470 3.2e-05 1024 50 1020 488448 66.1641 26.8961 750.058 838.919 1682.26 1682.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1380 3.2e-05 2048 400 5700 503808 161.835 67.5007 8946.1 1995.88 11171.7 11172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1610 0.000256 1024 250 540 70656 3.08262 3.52669 43.4102 104.917 155.02 155.097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1410 0.000512 512 340 300 31872 1.16464 0.827392 4.69744 26.2498 33.037 33.1268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1070 6.4e-05 2048 260 1140 239616 54.7113 28.2749 525.881 837.358 1446.38 1446.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 630 0.001024 1024 150 660 11904 1.34704 0.755712 7.56877 49.9855 59.7579 59.8511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1310 0.000256 4096 60 360 75360 13.9878 76.5291 419.09 509.649 509.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 570 0.001024 1024 205 2340 7680 1.29066 0.687552 16.1682 41.7155 59.9764 60.0619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 590 0.000256 2048 175 4740 41472 13.4121 7.03504 354.484 208.625 583.686 583.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1760 3.2e-05 1024 140 1560 599808 41.7795 26.9094 907.353 838.249 1814.42 1814.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 470 3.2e-05 1024 50 1020 485376 65.8341 26.725 468.037 833.145 1393.96 1394.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1380 3.2e-05 2048 400 5700 503808 161.74 67.1457 5614.57 1996.34 7840.17 7840.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1610 0.000256 1024 250 540 70272 3.08752 3.5264 35.6452 104.726 147.068 147.146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1410 0.000512 512 340 300 31680 1.16611 0.823296 3.95904 26.1514 32.1974 32.2861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1070 6.4e-05 2048 260 1140 239616 54.5833 28.3399 430.968 835.437 1349.49 1349.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 630 0.001024 1024 150 660 11520 1.34282 0.73696 6.01379 49.7961 57.9885 58.0813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1310 0.000256 4096 60 360 75312 13.9874 63.2314 419.092 496.353 496.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 570 0.001024 1024 205 2340 7488 1.28608 0.681984 12.8766 41.5215 56.4817 56.5637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 590 0.000256 2048 175 4740 40320 13.4631 6.95936 283.205 207.726 511.479 511.589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1760 3.2e-05 1024 140 1560 599040 41.8887 27.4842 739.838 838.34 1647.69 1647.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 470 3.2e-05 1024 50 1020 479232 66.1295 26.5814 378 829.097 1300.02 1300.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1380 3.2e-05 2048 400 5700 502272 161.824 66.8016 4597.93 1996.02 6822.95 6823.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1610 0.000256 1024 250 540 70272 3.08029 3.52317 31.9841 104.529 143.199 143.278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1410 0.000512 512 340 300 31488 1.16358 0.819424 3.69043 26.053 31.8246 31.9178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1070 6.4e-05 2048 260 1140 236544 54.8943 28.2071 462.232 833.494 1378.99 1379.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 630 0.001024 1024 150 660 11520 1.36022 0.748704 5.38547 50.1147 57.7074 57.8015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1310 0.000256 4096 60 360 75264 13.9837 56.8323 419.089 489.951 490.013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 570 0.001024 1024 205 2340 7680 1.2975 0.71248 12.1716 42.8526 57.1353 57.2179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 590 0.000256 2048 175 4740 39936 13.4118 6.93139 252.975 206.819 480.265 480.371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1760 3.2e-05 1024 140 1560 599040 41.8234 26.8655 664.167 837.353 1570.34 1570.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 470 3.2e-05 1024 50 1020 479232 65.4536 27.0314 339.299 825.034 1257.04 1257.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1380 3.2e-05 2048 400 5700 497664 163.375 67.0455 4099.03 1996.96 6326.8 6327.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1610 0.000256 1024 250 540 70080 3.08666 3.53123 28.5064 104.759 139.966 140.044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1410 0.000512 512 340 300 30720 1.16778 0.821248 2.90214 26.0594 31.0501 31.1409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1070 6.4e-05 2048 260 1140 238080 54.9023 28.3119 415.914 834.905 1334.2 1334.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 630 0.001024 1024 150 660 11520 1.36486 0.745248 4.96499 51.2059 58.3857 58.4782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1310 0.000256 4096 60 360 75120 13.976 49.0828 418.181 481.284 481.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 570 0.001024 1024 205 2340 7680 1.29763 0.710304 10.5049 42.892 55.507 55.5868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 590 0.000256 2048 175 4740 40320 13.3908 6.94272 222.879 206.758 450.096 450.204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1760 3.2e-05 1024 140 1560 599040 41.8682 26.9128 579.903 837.153 1485.97 1486.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 470 3.2e-05 1024 50 1020 476160 66.0251 26.4723 294.103 824.313 1211.13 1211.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1380 3.2e-05 2048 400 5700 499200 163.86 67.0285 3574.85 1999.37 5805.49 5805.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1610 0.000256 1024 250 540 70784 3.12115 3.54163 61.7937 104.993 173.535 173.617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1410 0.000512 512 340 300 32032 1.17046 0.835776 7.01222 26.3417 35.4584 35.5509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1070 6.4e-05 2048 260 1140 240128 54.8982 28.3337 802.332 837.083 1722.81 1722.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 630 0.001024 1024 150 660 12096 1.34301 0.747936 10.8246 50.0115 63.0259 63.1161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1310 0.000256 4096 60 360 75432 13.9793 115.937 419.176 549.138 549.194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 570 0.001024 1024 205 2340 7616 1.29446 0.688128 23.7908 42.8003 68.6866 68.7721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 590 0.000256 2048 175 4740 41664 13.5602 7.10874 539.253 209.505 769.561 769.669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1760 3.2e-05 1024 140 1560 599872 41.9719 26.9517 1368.94 838.22 2276.22 2276.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 470 3.2e-05 1024 50 1020 487424 66.4172 26.9228 709.327 837.039 1639.92 1640.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1380 3.2e-05 2048 400 5700 503552 162.435 67.3425 8518.78 1996.4 10745.3 10745.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1610 0.000256 1024 250 540 70560 3.07613 3.53606 42.2092 104.849 153.757 153.836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1410 0.000512 512 340 300 31360 1.16419 0.822496 4.60458 26.0628 32.7531 32.848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1070 6.4e-05 2048 260 1140 240128 54.765 28.3292 511.341 836.691 1431.29 1431.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 630 0.001024 1024 150 660 12096 1.34419 0.753664 7.41514 50.0695 59.6849 59.7793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1310 0.000256 4096 60 360 75376 13.9858 74.659 418.916 507.607 507.664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 570 0.001024 1024 205 2340 7616 1.29594 0.691232 15.3661 43.0912 60.5598 60.6434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 590 0.000256 2048 175 4740 41216 13.5634 7.03776 340.282 209.519 570.531 570.641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1760 3.2e-05 1024 140 1560 599424 41.8897 26.9175 866.56 837.743 1773.25 1773.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 470 3.2e-05 1024 50 1020 487424 66.3492 26.8919 449.493 836.577 1379.53 1379.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1380 3.2e-05 2048 400 5700 501760 163.127 67.3897 5377.36 2000.24 7608.51 7608.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1610 0.000256 1024 250 540 70560 3.11405 3.54304 35.8506 104.989 147.582 147.662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1410 0.000512 512 340 300 30912 1.16906 0.820256 3.83222 25.9666 31.8857 31.9801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1070 6.4e-05 2048 260 1140 239232 55.0807 28.3436 428.047 837.42 1349.05 1349.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 630 0.001024 1024 150 660 11424 1.33555 0.738048 5.72934 49.5661 57.4702 57.5672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1310 0.000256 4096 60 360 75264 13.9799 62.9245 418.969 495.914 495.972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 570 0.001024 1024 205 2340 6720 1.29162 0.678848 11.7087 42.3341 56.1291 56.2138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 590 0.000256 2048 175 4740 41664 13.5827 7.05741 289.739 209.797 520.305 520.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1760 3.2e-05 1024 140 1560 598080 41.9875 26.923 729.84 837.107 1635.99 1636.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 470 3.2e-05 1024 50 1020 483840 66.8548 26.923 377.182 837.161 1308.34 1308.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1380 3.2e-05 2048 400 5700 499968 164.665 67.3785 4517.28 2006.61 6756.33 6756.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1610 0.000256 1024 250 540 69888 3.0761 3.52182 31.1726 104.464 142.32 142.397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1410 0.000512 512 340 300 31360 1.16576 0.824352 3.70074 26.1538 31.942 32.0368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1070 6.4e-05 2048 260 1140 240128 54.6724 28.3002 376.658 837.514 1297.31 1297.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 630 0.001024 1024 150 660 11648 1.33485 0.742432 5.56221 49.6401 57.3781 57.473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1310 0.000256 4096 60 360 75264 13.9788 55.1872 419.166 488.375 488.429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 570 0.001024 1024 205 2340 7168 1.28355 0.679936 10.8014 41.3799 54.2612 54.3461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 590 0.000256 2048 175 4740 39424 13.5194 6.95843 240.891 207.55 469.05 469.158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1760 3.2e-05 1024 140 1560 598528 41.8225 26.886 640.883 837.21 1546.94 1547.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 470 3.2e-05 1024 50 1020 473088 66.5854 26.5318 323.572 827.63 1244.54 1244.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1380 3.2e-05 2048 400 5700 501760 163.206 67.1691 3982.64 2002.17 6215.57 6215.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1610 0.000256 1024 250 540 70560 3.11254 3.5511 28.7212 104.918 140.386 140.466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1410 0.000512 512 340 300 30240 1.17283 0.813056 2.86586 25.8747 30.8293 30.9187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1070 6.4e-05 2048 260 1140 237440 54.5699 28.1764 331.88 829.867 1244.65 1244.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 630 0.001024 1024 150 660 11200 1.36438 0.739712 5.112 49.9941 57.3118 57.4034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1310 0.000256 4096 60 360 75040 13.9813 48.982 417.968 480.976 481.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 570 0.001024 1024 205 2340 6720 1.31667 0.688128 9.05245 42.7022 53.8765 53.9591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 590 0.000256 2048 175 4740 38080 13.5228 6.95386 204.396 205.152 430.153 430.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1760 3.2e-05 1024 140 1560 598080 41.8774 26.8987 564.95 835.49 1469.34 1469.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 470 3.2e-05 1024 50 1020 465920 66.4604 26.4177 281.538 817.511 1192.15 1192.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1380 3.2e-05 2048 400 5700 492800 164.833 66.8713 3460.74 1996.16 5688.99 5689.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1610 0.000256 1024 250 540 70656 3.09712 3.53066 61.3663 104.866 172.943 173.018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1410 0.000512 512 340 300 32000 1.16627 0.829536 6.65226 26.3012 35.0505 35.1416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1070 6.4e-05 2048 260 1140 240640 54.6685 28.3195 763.479 838.561 1685.18 1685.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 630 0.001024 1024 150 660 12288 1.35226 0.761216 10.8347 51.3369 64.3841 64.4736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1310 0.000256 4096 60 360 75456 13.9897 110.928 419.392 544.354 544.409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 570 0.001024 1024 205 2340 7936 1.29968 0.69632 23.5261 42.0891 67.7304 67.8133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 590 0.000256 2048 175 4740 41472 13.487 7.01274 491.606 209.203 721.436 721.545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1760 3.2e-05 1024 140 1560 600064 41.7974 26.882 1303.25 838.539 2210.6 2210.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 470 3.2e-05 1024 50 1020 487424 66.0995 26.822 674.49 835.76 1603.39 1603.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1380 3.2e-05 2048 400 5700 503808 162.741 67.1769 7811.68 2001.45 10043.4 10043.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1610 0.000256 1024 250 540 70400 3.10317 3.5288 43.2921 104.775 154.784 154.862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1410 0.000512 512 340 300 31744 1.16944 0.833536 4.57069 26.3563 33.0302 33.1206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1070 6.4e-05 2048 260 1140 239616 54.598 28.2522 521.585 835.972 1440.57 1440.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 630 0.001024 1024 150 660 11776 1.33094 0.740608 7.08608 49.6858 58.9426 59.0335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1310 0.000256 4096 60 360 75392 13.9862 76.2144 419.382 509.628 509.685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 570 0.001024 1024 205 2340 7168 1.28778 0.682848 14.4997 41.7299 58.3145 58.3966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 590 0.000256 2048 175 4740 40960 13.5858 7.04723 328.692 209.373 558.829 558.936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1760 3.2e-05 1024 140 1560 600064 41.8024 26.8724 880.951 838.542 1788.3 1788.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 470 3.2e-05 1024 50 1020 483328 66.6003 26.8292 453.194 835.826 1382.66 1382.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1380 3.2e-05 2048 400 5700 499712 163.464 67.2097 5167.97 2001.83 7400.86 7401.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1610 0.000256 1024 250 540 70272 3.08861 3.52054 36.8558 104.434 147.984 148.062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1410 0.000512 512 340 300 31488 1.16493 0.8192 4.04208 26.0264 32.1536 32.247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1070 6.4e-05 2048 260 1140 236544 54.8668 28.1549 426.525 832.712 1342.42 1342.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 630 0.001024 1024 150 660 11520 1.35606 0.743456 5.93757 50.09 58.2294 58.3241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1310 0.000256 4096 60 360 75264 13.9776 63.3414 418.695 496.057 496.112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 570 0.001024 1024 205 2340 7680 1.29754 0.69216 12.7928 41.8086 56.7076 56.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 590 0.000256 2048 175 4740 39936 13.4092 6.9305 264.505 206.623 491.596 491.708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1760 3.2e-05 1024 140 1560 599040 41.8319 26.862 727.15 836.568 1632.54 1632.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 470 3.2e-05 1024 50 1020 479232 65.5291 26.4404 372.394 824.235 1288.82 1288.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1380 3.2e-05 2048 400 5700 497664 163.367 67.0862 4257.48 2007.89 6496.21 6496.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1610 0.000256 1024 250 540 70144 3.0952 3.52669 33.8146 104.951 145.475 145.554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1410 0.000512 512 340 300 30720 1.15542 0.80896 3.39808 25.7514 31.2129 31.3072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1070 6.4e-05 2048 260 1140 237568 54.9357 28.2563 397.28 836.321 1316.97 1317.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 630 0.001024 1024 150 660 11264 1.31456 0.719552 5.9631 49.1692 57.2732 57.3727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1310 0.000256 4096 60 360 75264 13.9906 58.2845 419.383 491.702 491.759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 570 0.001024 1024 205 2340 6144 1.27741 0.667648 9.19894 42.0007 53.262 53.3451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 590 0.000256 2048 175 4740 40960 13.5878 7.03283 243.388 209.725 473.861 473.972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1760 3.2e-05 1024 140 1560 600064 41.7476 26.8841 667.063 838.715 1574.54 1574.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 470 3.2e-05 1024 50 1020 475136 67.9171 26.8279 340.209 836.006 1271.18 1271.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1380 3.2e-05 2048 400 5700 499712 163.602 67.1609 3811.09 2004.71 6046.96 6047.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1610 0.000256 1024 250 540 69760 3.08957 3.53187 30.5404 104.436 141.688 141.764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1410 0.000512 512 340 300 30720 1.17744 0.824288 3.48339 26.1151 31.6991 31.793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1070 6.4e-05 2048 260 1140 235520 54.1576 28.1514 360.109 824.821 1267.4 1267.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 630 0.001024 1024 150 660 11520 1.3729 0.751616 5.61677 51.3106 59.1538 59.2451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1310 0.000256 4096 60 360 75200 13.9878 53.7864 419.037 486.855 486.914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 570 0.001024 1024 205 2340 7680 1.30826 0.694272 10.4933 42.0268 54.6384 54.7206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 590 0.000256 2048 175 4740 38400 13.5727 6.93875 208.821 206.977 436.436 436.544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1760 3.2e-05 1024 140 1560 599040 41.8501 26.888 610.5 838.126 1517.49 1517.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 470 3.2e-05 1024 50 1020 471040 66.4913 26.4408 308.82 824.426 1226.39 1226.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1380 3.2e-05 2048 400 5700 501760 163.961 67.2007 3522.55 2008.38 5762.47 5762.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 1610 0.000256 1024 250 512 70848 2.9273 3.53485 75.7773 104.992 187.316 187.399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1410 0.000512 512 340 320 31616 1.16704 0.8304 9.04842 26.2881 37.4333 37.5297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1070 6.4e-05 2048 260 1152 243200 54.2833 28.4105 703.205 838.489 1624.55 1624.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 630 0.001024 1024 150 704 11904 1.36022 0.76208 9.24704 51.2964 62.7683 62.8639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1310 0.000256 4096 60 384 75328 13.9761 101.556 419.458 535.036 535.093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 570 0.001024 1024 205 2368 7552 1.30154 0.695232 19.542 42.3641 64.0059 64.0982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 590 0.000256 2048 175 4736 41728 13.5134 7.0423 439.465 209.902 670.054 670.167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1760 3.2e-05 1024 140 1536 599552 41.8656 26.8858 1109 838.783 2016.67 2016.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 470 3.2e-05 1024 50 1024 481280 67.1948 26.878 578.169 838.485 1510.96 1511.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1380 3.2e-05 2048 400 5696 503808 162.56 67.4787 6990.29 2001.33 9222.05 9222.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 1610 0.000256 1024 250 512 70656 2.9263 3.53075 75.2115 104.763 186.516 186.592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1410 0.000512 512 340 320 31488 1.16858 0.831648 8.8247 26.2812 37.2094 37.3011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 1070 6.4e-05 2048 260 1152 242688 54.4413 28.3049 496.887 837.741 1417.54 1417.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 630 0.001024 1024 150 704 11776 1.36176 0.764704 6.04042 51.312 59.5757 59.6705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 1310 0.000256 4096 60 384 75264 13.9691 175.143 418.878 608.035 608.092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 570 0.001024 1024 205 2368 7424 1.30627 0.69632 12.4913 44.3611 58.9523 59.0459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 590 0.000256 2048 175 4736 41472 13.4745 7.02054 282.357 209.004 511.983 512.093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1760 3.2e-05 1024 140 1536 599040 41.8466 26.8841 711.7 837.655 1618.21 1618.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 470 3.2e-05 1024 50 1024 479232 67.1005 26.8226 370.862 834.944 1299.94 1300.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1380 3.2e-05 2048 400 5696 503808 162.776 67.0884 4481.85 1999.73 6711.83 6712.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1610 0.000256 1024 250 512 70656 2.9143 3.5328 69.9021 104.919 181.351 181.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1410 0.000512 512 340 320 31488 1.17274 0.829344 8.88429 26.2422 37.2291 37.3248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1070 6.4e-05 2048 260 1152 242688 54.3116 28.2744 431.325 837.364 1351.44 1351.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 630 0.001024 1024 150 704 11520 1.35098 0.753664 5.12227 49.9895 57.316 57.4109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1310 0.000256 4096 60 384 75264 13.9734 178.081 419.51 611.608 611.665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 570 0.001024 1024 205 2368 7296 1.29629 0.687776 10.1901 43.3405 55.6121 55.7067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 590 0.000256 2048 175 4736 40704 13.5041 7.00627 228.359 208.629 457.631 457.741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1760 3.2e-05 1024 140 1536 599040 41.7787 26.8862 591.109 838.372 1498.28 1498.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 470 3.2e-05 1024 50 1024 473088 67.5491 26.7237 304.576 833.147 1232.21 1232.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1380 3.2e-05 2048 400 5696 500736 163.546 67.2365 3676.91 2008.28 5916.35 5916.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1610 0.000256 1024 250 512 70400 2.91814 3.52829 76.2795 104.704 187.511 187.587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1410 0.000512 512 340 320 31232 1.17466 0.831488 8.76902 26.3288 37.203 37.2951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1070 6.4e-05 2048 260 1152 241664 54.4548 28.2732 968.642 835.4 1886.92 1887.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 630 0.001024 1024 150 704 11264 1.34006 0.743424 4.54614 49.6709 56.4021 56.4931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1310 0.000256 4096 60 384 75136 13.9603 175.328 418.65 607.982 608.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 570 0.001024 1024 205 2368 6656 1.29504 0.683424 8.47622 43.6468 54.1987 54.2904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 590 0.000256 2048 175 4736 40960 13.5664 7.03488 199.937 209.229 429.897 430.003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1760 3.2e-05 1024 140 1536 599040 41.8383 26.8778 510.237 837.97 1417.05 1417.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 470 3.2e-05 1024 50 1024 475136 67.9232 26.985 275.546 835.242 1205.91 1206.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1380 3.2e-05 2048 400 5696 499712 163.466 67.3143 3169.94 2000.56 5401.65 5401.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1610 0.000256 1024 250 512 70800 3.10461 3.55261 64.7491 104.917 176.407 176.484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1410 0.000512 512 340 320 31520 1.17146 0.830784 7.6649 26.2418 36.0073 36.098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1070 6.4e-05 2048 260 1152 243200 54.416 28.3493 880.329 837.79 1801.05 1801.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 630 0.001024 1024 150 704 11840 1.3592 0.758528 12.5955 50.1028 64.9174 65.0134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1310 0.000256 4096 60 384 75320 13.9744 135.441 419.107 568.565 568.623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 570 0.001024 1024 205 2368 7520 1.29706 0.688832 26.2448 41.8611 70.21 70.2954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 590 0.000256 2048 175 4736 41600 13.5817 7.06202 589.817 209.653 820.247 820.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1760 3.2e-05 1024 140 1536 599680 41.9209 26.948 1498.59 838.155 2405.76 2405.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 470 3.2e-05 1024 50 1024 481280 67.3134 26.9474 782.699 837.787 1714.96 1715.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1380 3.2e-05 2048 400 5696 504320 162.802 67.359 9389.05 1998.32 11617.9 11618.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1610 0.000256 1024 250 512 70560 3.08582 3.5328 42.1578 104.754 153.615 153.694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1410 0.000512 512 340 320 31360 1.17053 0.824128 4.90083 26.1673 33.1603 33.254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1070 6.4e-05 2048 260 1152 243200 54.3231 28.4095 613.582 837.9 1534.38 1534.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 630 0.001024 1024 150 704 11520 1.34538 0.75408 7.85613 49.9374 59.9974 60.0866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1310 0.000256 4096 60 384 75280 13.9807 83.2983 419.102 516.424 516.485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 570 0.001024 1024 205 2368 7360 1.29066 0.70656 16.158 42.7784 61.0347 61.1144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 590 0.000256 2048 175 4736 40960 13.4447 6.99018 356.266 208.044 584.878 584.985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1760 3.2e-05 1024 140 1536 599040 41.8626 26.9171 918.391 837.775 1825.08 1825.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 470 3.2e-05 1024 50 1024 481280 67.2286 26.9234 480.677 837.818 1412.87 1413.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1380 3.2e-05 2048 400 5696 504320 162.381 67.2187 5718.1 2001.77 7949.85 7950.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1610 0.000256 1024 250 512 70560 3.11261 3.54464 34.5626 104.905 146.209 146.287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1410 0.000512 512 340 320 31200 1.17821 0.830592 4.0679 26.303 32.4753 32.5695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1070 6.4e-05 2048 260 1152 241920 54.4346 28.416 510.335 834.481 1427.83 1427.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 630 0.001024 1024 150 704 11520 1.35907 0.745408 6.28941 49.9882 58.485 58.581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1310 0.000256 4096 60 384 75240 13.9772 68.9836 419.062 502.069 502.125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 570 0.001024 1024 205 2368 7200 1.3031 0.708 13.0609 42.8483 58.0248 58.1084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 590 0.000256 2048 175 4736 41280 13.5601 7.05946 297.282 208.99 527.022 527.133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1760 3.2e-05 1024 140 1536 598080 42.0233 26.936 754.122 836.874 1660.09 1660.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 470 3.2e-05 1024 50 1024 476160 67.7312 26.8677 391.038 834.364 1320.22 1320.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1380 3.2e-05 2048 400 5696 499200 163.968 67.5022 4682.5 1998.48 6912.84 6913.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 1610 0.000256 1024 250 512 70400 2.90941 3.52941 95.7754 104.629 206.935 207.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1410 0.000512 512 340 320 30720 1.16672 0.821536 11.7419 25.999 39.8319 39.9267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1070 6.4e-05 2048 260 1152 243200 54.2442 28.3853 504.154 837.949 1424.89 1425.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 630 0.001024 1024 150 704 11520 1.35635 0.757152 5.91005 50.0428 58.167 58.2595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1310 0.000256 4096 60 384 75200 13.9756 59.4548 419.01 492.484 492.542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 570 0.001024 1024 205 2368 7040 1.30573 0.6912 11.0249 41.8061 54.93 55.0259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 590 0.000256 2048 175 4736 39680 13.4245 6.93414 245.241 206.5 472.232 472.358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1760 3.2e-05 1024 140 1536 599040 41.7853 26.9403 649.148 837.724 1555.73 1555.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 470 3.2e-05 1024 50 1024 481280 67.1207 26.884 339.971 837.775 1271.97 1272.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1380 3.2e-05 2048 400 5696 501760 163.761 67.2524 4041.97 2006.28 6279.67 6280
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 1610 0.000256 1024 250 512 70000 2.91747 3.53645 103.023 104.49 214.047 214.123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1410 0.000512 512 340 320 30400 1.1697 0.821248 12.6219 26.0273 40.741 40.831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 1070 6.4e-05 2048 260 1152 240000 54.5441 28.2588 473.604 833.301 1389.87 1390.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 630 0.001024 1024 150 704 11200 1.36864 0.747872 5.3889 50.1014 57.7058 57.8007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 1310 0.000256 4096 60 384 75000 13.9591 241.96 418.256 674.218 674.278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 570 0.001024 1024 205 2368 7200 1.30662 0.692224 10.1084 42.0144 54.2253 54.3191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 590 0.000256 2048 175 4736 40000 13.4687 6.95437 225.276 206.65 452.474 452.585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1760 3.2e-05 1024 140 1536 598400 42.0065 26.9408 591.061 837.108 1497.25 1497.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 470 3.2e-05 1024 50 1024 460800 68.3598 26.4999 297.631 824.28 1216.98 1217.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1380 3.2e-05 2048 400 5696 499200 163.141 66.986 3675.14 1992.3 5897.95 5898.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1610 0.000256 1024 250 512 70752 3.0833 3.53894 62.3428 104.898 173.948 174.027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1410 0.000512 512 340 320 31680 1.1705 0.831488 7.11114 26.317 35.5316 35.6275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1070 6.4e-05 2048 260 1152 242688 54.3174 28.3116 811.528 836.739 1731.06 1731.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 630 0.001024 1024 150 704 11712 1.35981 0.756032 11.7483 51.207 65.1746 65.2653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1310 0.000256 4096 60 384 75312 13.9761 124.479 419.167 557.668 557.726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 570 0.001024 1024 205 2368 7488 1.29974 0.69232 24.3889 41.9677 68.4676 68.5552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 590 0.000256 2048 175 4736 41472 13.5379 7.05686 542.848 209.36 772.936 773.055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1760 3.2e-05 1024 140 1536 599424 41.8604 27.0765 1393.99 838.097 2301.16 2301.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 470 3.2e-05 1024 50 1024 479232 67.4086 26.8908 725.436 836.538 1656.5 1656.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1380 3.2e-05 2048 400 5696 502272 162.768 67.3608 8632.16 1999.98 10862.7 10863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1610 0.000256 1024 250 512 70656 3.08429 3.53075 40.5418 104.897 152.137 152.216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1410 0.000512 512 340 320 31488 1.17104 0.828 4.81562 26.2413 33.1564 33.2494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1070 6.4e-05 2048 260 1152 242688 54.2382 28.3335 509.091 837.156 1428.98 1429.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 630 0.001024 1024 150 704 11520 1.35251 0.753152 7.50906 49.9819 59.6986 59.791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1310 0.000256 4096 60 384 75264 13.9704 78.7311 419.402 512.146 512.207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 570 0.001024 1024 205 2368 7296 1.29434 0.68976 14.9638 42.0159 59.0843 59.1689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 590 0.000256 2048 175 4736 40704 13.5064 6.9889 335.184 208.581 564.384 564.494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1760 3.2e-05 1024 140 1536 599040 41.8066 26.8828 877.453 838.054 1784.33 1784.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 470 3.2e-05 1024 50 1024 473088 67.5768 26.7264 452.022 833.664 1380.21 1380.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1380 3.2e-05 2048 400 5696 500736 163.505 67.3651 5400.85 2004.13 7636.24 7636.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1610 0.000256 1024 250 512 70272 3.08378 3.5287 33.2636 104.63 144.588 144.665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1410 0.000512 512 340 320 31104 1.17107 0.82336 3.90432 26.1255 32.1222 32.2154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1070 6.4e-05 2048 260 1152 241920 54.2336 28.3628 415.459 834.63 1332.85 1332.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 630 0.001024 1024 150 704 10944 1.35373 0.739456 6.14045 49.7685 58.1032 58.1932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1310 0.000256 4096 60 384 75168 13.9615 65.0813 418.844 497.932 497.988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 570 0.001024 1024 205 2368 6912 1.29277 0.6856 11.8112 42.5683 56.475 56.5621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 590 0.000256 2048 175 4736 40320 13.4644 7.04451 272.64 207.525 500.8 500.907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1760 3.2e-05 1024 140 1536 599040 41.8913 26.9271 711.797 837.532 1618.28 1618.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 470 3.2e-05 1024 50 1024 470016 67.4708 26.5713 363.589 828.296 1286.14 1286.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1380 3.2e-05 2048 400 5696 497664 164.328 67.392 4399.3 2003.8 6635.21 6635.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1610 0.000256 1024 250 512 70272 3.0841 3.52272 30.2643 104.451 141.406 141.486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1410 0.000512 512 340 320 30720 1.16848 0.818048 3.55715 26.0327 31.6791 31.7691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1070 6.4e-05 2048 260 1152 239616 54.3921 28.1866 437.439 832.84 1353.03 1353.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 630 0.001024 1024 150 704 11520 1.36413 0.745536 5.41632 50.0945 57.7232 57.8205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1310 0.000256 4096 60 384 75072 13.9714 57.6123 418.664 490.292 490.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 570 0.001024 1024 205 2368 6912 1.30922 0.714432 10.3559 42.8308 55.31 55.3925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 590 0.000256 2048 175 4736 39936 13.4049 6.97085 240.548 206.662 467.718 467.829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1760 3.2e-05 1024 140 1536 597504 41.9067 26.8662 626.272 836.699 1531.88 1531.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 470 3.2e-05 1024 50 1024 466944 67.1693 26.434 319.589 824.394 1237.81 1237.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1380 3.2e-05 2048 400 5696 497664 163.323 67.2543 3887.75 1995.41 6114.12 6114.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1610 0.000256 1024 250 512 70080 3.09043 3.53133 26.1338 104.857 137.697 137.777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1410 0.000512 512 340 320 30720 1.16938 0.823648 2.97946 26.0855 31.1589 31.2529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1070 6.4e-05 2048 260 1152 241920 54.2638 28.3281 398.422 835.701 1316.88 1317.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 630 0.001024 1024 150 704 11520 1.36602 0.745984 5.08938 51.2309 58.5391 58.6404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1310 0.000256 4096 60 384 75120 13.9778 50.4785 419.508 484.007 484.068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 570 0.001024 1024 205 2368 6720 1.3143 0.712704 9.01696 43.042 54.1879 54.272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 590 0.000256 2048 175 4736 40320 13.398 6.94736 213.063 206.953 440.494 440.609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1760 3.2e-05 1024 140 1536 597120 41.9878 26.9117 555.552 837.952 1462.54 1462.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 470 3.2e-05 1024 50 1024 460800 68.2266 26.472 280.174 825.724 1200.82 1201.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1380 3.2e-05 2048 400 5696 499200 163.89 67.0409 3448.32 2001.26 5680.91 5681.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1610 0.000256 1024 250 512 70784 3.11091 3.54413 58.7175 104.922 170.38 170.457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1410 0.000512 512 340 320 31584 1.17168 0.831872 7.02022 26.3232 35.4469 35.5366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1070 6.4e-05 2048 260 1152 242816 54.4786 28.3425 762.888 836.478 1682.35 1682.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 630 0.001024 1024 150 704 11648 1.35456 0.751744 10.8425 49.9938 63.0447 63.1388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1310 0.000256 4096 60 384 75264 13.9477 0 418.902 432.859 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1610 0.000256 1024 250 512 70560 3.0887 3.5328 39.1463 104.857 150.71 150.788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1410 0.000512 512 340 320 30912 1.16899 0.820256 4.6999 26.0655 32.8517 32.9436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1070 6.4e-05 2048 260 1152 241920 54.4462 28.3136 482.405 836.738 1402.06 1402.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 630 0.001024 1024 150 704 11648 1.35741 0.756032 7.21104 50.0737 59.4972 59.5895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1310 0.000256 4096 60 384 75152 13.9633 75.4314 418.66 508.098 508.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 570 0.001024 1024 205 2368 7168 1.30266 0.690176 13.885 42.8116 58.8033 58.886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 590 0.000256 2048 175 4736 41216 13.5609 7.04285 321.926 209.531 552.191 552.297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1760 3.2e-05 1024 140 1536 598528 41.9392 26.9264 819.475 838.308 1726.78 1726.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 470 3.2e-05 1024 50 1024 480256 67.2384 26.901 428.459 836.616 1359.44 1359.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1380 3.2e-05 2048 400 5696 501760 163.097 67.328 5136.68 2000.34 7367.84 7368.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1610 0.000256 1024 250 512 70560 3.10723 3.54467 33.2971 105.015 145.048 145.129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1410 0.000512 512 340 320 30912 1.16867 0.816352 3.89424 25.9716 31.9483 32.041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1070 6.4e-05 2048 260 1152 241920 54.6106 28.3812 410.211 837.564 1330.93 1331.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 630 0.001024 1024 150 704 10752 1.35194 0.73728 5.77322 49.5705 57.5366 57.6303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1310 0.000256 4096 60 384 75096 13.9699 64.018 418.994 497.028 497.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 570 0.001024 1024 205 2368 6720 1.29034 0.67856 11.5087 41.2611 54.8628 54.9486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 590 0.000256 2048 175 4736 40320 13.6967 7.05126 267.838 209.859 498.579 498.695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1760 3.2e-05 1024 140 1536 598080 41.9788 26.9274 696.549 837.339 1602.94 1603.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 470 3.2e-05 1024 50 1024 473088 68.3708 26.9287 359.693 837.371 1292.59 1292.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1380 3.2e-05 2048 400 5696 499968 164.496 67.7456 4335.67 2010.13 6578.43 6578.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1610 0.000256 1024 250 512 69888 3.07363 3.51846 28.7472 104.382 139.802 139.881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1410 0.000512 512 340 320 30464 1.17536 0.825056 3.12253 26.1352 31.3581 31.4493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1070 6.4e-05 2048 260 1152 240128 54.6696 28.2969 357.808 836.846 1277.78 1277.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 630 0.001024 1024 150 704 10752 1.35549 0.741376 5.20211 49.6765 57.0777 57.172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1310 0.000256 4096 60 384 75040 13.9645 56.3117 418.555 488.875 488.933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 570 0.001024 1024 205 2368 6272 1.29878 0.679168 9.21597 42.3663 53.6857 53.7708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 590 0.000256 2048 175 4736 39424 13.5222 6.95501 229.529 207.385 457.524 457.641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1760 3.2e-05 1024 140 1536 596736 41.9439 26.8618 610.165 836.536 1515.65 1515.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 470 3.2e-05 1024 50 1024 473088 66.5577 26.5134 315.783 827.368 1236.44 1236.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1380 3.2e-05 2048 400 5696 501760 163.217 67.1987 3816.93 2002.25 6049.98 6050.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1610 0.000256 1024 250 512 70560 3.10886 3.54509 26.4315 104.916 138.084 138.164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1410 0.000512 512 340 320 30240 1.17494 0.815008 2.9432 25.8774 30.9093 30.9985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1070 6.4e-05 2048 260 1152 237440 54.5574 28.1104 317.439 829.872 1230.14 1230.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 630 0.001024 1024 150 704 11200 1.36163 0.738016 5.22534 49.9897 57.4164 57.5096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1310 0.000256 4096 60 384 75040 13.9425 50.3685 418.894 483.248 483.304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 570 0.001024 1024 205 2368 6720 1.31408 0.687552 9.16685 41.6794 52.9672 53.0473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 590 0.000256 2048 175 4736 38080 13.5354 6.91802 195.881 205.147 421.613 421.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1760 3.2e-05 1024 140 1536 595840 42.0082 26.8931 540.792 835.492 1445.32 1445.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 470 3.2e-05 1024 50 1024 465920 66.4544 26.3188 276.047 817.5 1186.54 1186.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1380 3.2e-05 2048 400 5696 492800 164.884 66.9324 3334.43 1996.15 5562.79 5563.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1610 0.000256 1024 250 512 70656 3.09248 3.53485 58.0705 104.779 169.564 169.642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1410 0.000512 512 340 320 31488 1.17341 0.829792 6.99859 26.2778 35.3796 35.4716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1070 6.4e-05 2048 260 1152 242688 54.3654 28.3447 754.932 837.871 1675.67 1675.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 630 0.001024 1024 150 704 11776 1.36499 0.762272 10.8489 51.3145 64.3938 64.4902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1310 0.000256 4096 60 384 75264 13.9663 117.115 418.938 550.065 550.121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 570 0.001024 1024 205 2368 7424 1.30886 0.69632 21.747 43.1386 67.008 67.0919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 590 0.000256 2048 175 4736 41472 13.479 7.01069 490.093 209.032 719.744 719.858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1760 3.2e-05 1024 140 1536 599040 41.8321 26.899 1284.7 837.774 2191.34 2191.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 470 3.2e-05 1024 50 1024 479232 67.0917 26.8206 670.713 835.066 1599.92 1600.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1380 3.2e-05 2048 400 5696 503808 162.647 67.1498 7769.3 1999.81 9999.3 9999.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1610 0.000256 1024 250 512 70400 3.09686 3.52832 40.8755 104.692 152.275 152.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1410 0.000512 512 340 320 31232 1.17565 0.833472 4.60589 26.3298 33.0442 33.1362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1070 6.4e-05 2048 260 1152 241664 54.2882 28.3183 508.726 835.29 1426.78 1426.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 630 0.001024 1024 150 704 11264 1.34086 0.739328 7.32234 49.6644 59.165 59.2568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1310 0.000256 4096 60 384 75136 13.9603 79.5612 418.585 512.147 512.205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 570 0.001024 1024 205 2368 6656 1.29158 0.680864 13.2651 42.6778 58.036 58.1161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 590 0.000256 2048 175 4736 40960 13.5637 7.02259 318.709 209.199 548.623 548.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1760 3.2e-05 1024 140 1536 599040 41.8575 26.8902 858.534 837.867 1765.28 1765.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 470 3.2e-05 1024 50 1024 475136 67.8793 26.8329 444.242 835.131 1374.3 1374.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1380 3.2e-05 2048 400 5696 499712 163.438 67.3284 5030.34 2000.21 7261.7 7261.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1610 0.000256 1024 250 512 70272 3.09024 3.52502 34.9347 104.509 146.142 146.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1410 0.000512 512 340 320 30720 1.16835 0.819264 4.00656 26.0458 32.1404 32.2315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1070 6.4e-05 2048 260 1152 239616 54.3335 28.2195 417.799 833.329 1333.84 1333.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 630 0.001024 1024 150 704 11520 1.36144 0.747872 6.14163 50.1103 58.4622 58.5566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1310 0.000256 4096 60 384 75072 13.9692 66.0875 418.892 498.991 499.047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 570 0.001024 1024 205 2368 6912 1.31027 0.69424 10.9419 41.8703 54.9397 55.0235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 590 0.000256 2048 175 4736 39936 13.4012 6.93699 256.308 206.776 483.55 483.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1760 3.2e-05 1024 140 1536 597504 41.9258 26.9691 706.187 837.194 1612.41 1612.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 470 3.2e-05 1024 50 1024 466944 67.1874 26.4384 361.017 824.832 1279.69 1279.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1380 3.2e-05 2048 400 5696 497664 163.372 67.2098 4129.5 1999.18 6359.65 6359.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1610 0.000256 1024 250 512 70144 3.09517 3.53754 32.0028 104.953 143.67 143.746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1410 0.000512 512 340 320 29696 1.16605 0.811232 3.48461 25.751 31.3121 31.4003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1070 6.4e-05 2048 260 1152 241664 54.3088 28.3172 388.907 836.327 1308.02 1308.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 630 0.001024 1024 150 704 10240 1.33248 0.724992 5.67174 49.1735 57.0035 57.0962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1310 0.000256 4096 60 384 75008 13.9735 60.4703 419.115 493.6 493.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 570 0.001024 1024 205 2368 6144 1.27808 0.669568 9.49686 41.964 53.5231 53.6053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 590 0.000256 2048 175 4736 40960 13.5631 7.05376 237.918 209.72 468.383 468.492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1760 3.2e-05 1024 140 1536 598016 41.9322 26.9674 645.782 838.731 1553.54 1553.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 470 3.2e-05 1024 50 1024 475136 67.9026 26.8238 337.713 836.019 1268.67 1268.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1380 3.2e-05 2048 400 5696 499712 163.61 67.1454 3725.34 2004.33 5960.78 5961.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1610 0.000256 1024 250 512 69760 3.09123 3.52256 29.121 104.531 140.35 140.429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1410 0.000512 512 340 320 30720 1.17421 0.823648 3.63053 26.1384 31.8689 31.9663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1070 6.4e-05 2048 260 1152 235520 54.1394 27.9083 348.671 825.601 1256.49 1256.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 630 0.001024 1024 150 704 11520 1.3736 0.745696 5.86246 51.3365 59.4227 59.5175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1310 0.000256 4096 60 384 74880 13.9653 56.1679 418.638 488.813 488.872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 570 0.001024 1024 205 2368 6400 1.32771 0.695872 9.12547 41.9751 53.2389 53.3238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 590 0.000256 2048 175 4736 38400 13.5529 6.94528 203.843 207.166 431.643 431.761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1760 3.2e-05 1024 140 1536 599040 41.858 26.8902 597.439 838.91 1505.24 1505.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 470 3.2e-05 1024 50 1024 471040 66.4876 26.5734 307.919 825.65 1226.86 1227.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1380 3.2e-05 2048 400 5696 501760 163.982 67.0216 3422.98 2010.07 5664.45 5664.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1610 0.000256 1024 250 512 69888 3.08864 3.52653 29.0034 104.706 140.408 140.497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1410 0.000512 512 340 320 30720 1.17405 0.823712 3.39504 26.162 31.6548 31.7501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1070 6.4e-05 2048 260 1152 233472 54.5684 28.0008 330.342 825.112 1238.19 1238.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 630 0.001024 1024 150 704 10752 1.34211 0.733184 5.20538 49.3255 56.7064 56.8021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1310 0.000256 4096 60 384 74880 13.9653 54.6718 418.655 487.337 487.397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 570 0.001024 1024 205 2368 6144 1.28883 0.669792 8.09066 42.0701 52.2374 52.3243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 590 0.000256 2048 175 4736 39936 13.4662 6.94422 197.571 207.173 425.285 425.394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1760 3.2e-05 1024 140 1536 595968 42.067 26.8756 559.532 836.945 1465.55 1465.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 470 3.2e-05 1024 50 1024 466944 67.2345 26.4417 287.786 824.606 1206.29 1206.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1380 3.2e-05 2048 400 5696 491520 162.603 66.7755 3105.59 1981.68 5317.04 5317.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1610 0.000256 1024 250 512 69824 2.92864 3.5367 78.0724 104.974 189.595 189.674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1410 0.000512 512 340 384 31232 1.17344 0.83296 10.5058 26.3618 38.9741 39.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1070 6.4e-05 2048 260 1152 240384 55.0526 28.3187 1152.01 838.437 2073.98 2074.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 630 0.001024 1024 150 768 10368 1.38832 0.7656 14.0988 51.2768 67.6309 67.7242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1310 0.000256 4096 60 384 75344 13.9715 197.505 419.459 630.979 631.037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 570 0.001024 1024 205 2432 6976 1.31264 0.6928 18.2957 43.5283 63.932 64.026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 590 0.000256 2048 175 4736 39936 13.6599 7.12701 422.941 209.779 653.638 653.759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1760 3.2e-05 1024 140 1536 598016 42.0176 26.9251 1106.43 838.762 2014.28 2014.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 470 3.2e-05 1024 50 1024 447488 72.5753 26.9134 633.303 838.592 1571.61 1571.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1380 3.2e-05 2048 400 5760 501248 164.335 67.3875 7008.16 2008.09 9248.38 9248.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 128 1610 0.000256 1024 250 512 69824 2.91635 3.53626 80.9787 104.904 192.415 192.494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1410 0.000512 512 340 384 31104 1.16794 0.82912 7.37213 26.2625 35.7316 35.8303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1070 6.4e-05 2048 260 1152 240128 54.7078 28.3574 784.17 837.757 1705.15 1705.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 630 0.001024 1024 150 768 10368 1.39421 0.759424 10.1857 51.274 63.7135 63.7989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1310 0.000256 4096 60 384 75328 13.9673 112.945 419.109 546.063 546.122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 570 0.001024 1024 205 2432 6912 1.31757 0.713504 20.999 43.0768 66.2085 66.2912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 590 0.000256 2048 175 4736 39936 13.638 7.10589 475.054 209.63 705.56 705.668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1760 3.2e-05 1024 140 1536 598016 41.8909 26.8948 1259.11 838.037 2166.06 2166.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 470 3.2e-05 1024 50 1024 446464 72.2673 26.9169 613.249 837.742 1550.38 1550.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1380 3.2e-05 2048 400 5760 500736 164.313 67.277 7848.74 2007.89 10088.6 10088.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 1610 0.000256 1024 250 512 69632 2.91226 3.52666 80.9368 104.779 192.236 192.311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1410 0.000512 512 340 384 30976 1.17344 0.829952 10.5037 26.2863 38.8915 38.9841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 1070 6.4e-05 2048 260 1152 239616 54.907 28.3341 562.404 837.85 1483.65 1483.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 630 0.001024 1024 150 768 10240 1.39674 0.769376 6.92221 51.3155 60.5037 60.5942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1310 0.000256 4096 60 384 75264 13.9735 73.5152 418.929 506.458 506.518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 570 0.001024 1024 205 2432 6912 1.31712 0.698368 13.8332 42.2845 58.2331 58.3258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 590 0.000256 2048 175 4736 39424 13.6446 7.01235 304.946 209.03 534.76 534.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1760 3.2e-05 1024 140 1536 597504 41.9804 26.8883 816.255 837.854 1723.11 1723.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 470 3.2e-05 1024 50 1024 442368 72.6118 26.839 395.996 835.054 1330.71 1330.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1380 3.2e-05 2048 400 5760 499712 165.182 67.4596 5076.6 2014.07 7323.7 7324.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 1610 0.000256 1024 250 512 69696 2.91648 3.52979 81.7038 104.908 193.142 193.223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1410 0.000512 512 340 384 30720 1.17274 0.829728 10.5167 26.2397 38.8608 38.9562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 1070 6.4e-05 2048 260 1152 239616 54.7693 28.2911 485.69 837.28 1406.18 1406.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 630 0.001024 1024 150 768 9984 1.38608 0.752992 5.72499 49.9854 57.9499 58.0444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1310 0.000256 4096 60 384 75264 13.9713 61.0038 419.469 494.489 494.543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 570 0.001024 1024 205 2432 6528 1.31178 0.689824 10.3771 42.8264 55.3036 55.3984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 590 0.000256 2048 175 4736 39168 13.6124 6.99187 246.042 208.64 475.419 475.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1760 3.2e-05 1024 140 1536 597504 41.8972 26.8783 660.958 838.178 1568.05 1568.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 470 3.2e-05 1024 50 1024 442368 71.9784 26.7182 320.247 833.064 1252.22 1252.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1380 3.2e-05 2048 400 5760 497664 165.541 67.5853 4118.93 2012.76 6365.2 6365.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 1610 0.000256 1024 250 512 69376 2.90819 3.52896 79.9952 104.794 191.309 191.384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1410 0.000512 512 340 384 30720 1.17651 0.833152 10.3306 26.35 38.7915 38.8813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 1070 6.4e-05 2048 260 1152 237568 54.9653 28.2697 445.541 836.078 1365.01 1365.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 630 0.001024 1024 150 768 9728 1.37488 0.739296 5.20749 49.6915 57.1149 57.2082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 1310 0.000256 4096 60 384 75136 13.9647 187.338 418.986 620.33 620.387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 570 0.001024 1024 205 2432 6144 1.30582 0.6824 9.12538 43.7623 54.9729 55.0654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 590 0.000256 2048 175 4736 38912 13.7218 7.04643 219.859 209.394 450.146 450.253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1760 3.2e-05 1024 140 1536 596992 41.9952 26.878 590.927 838.651 1498.58 1498.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 470 3.2e-05 1024 50 1024 442368 72.6009 26.8203 287.083 836.091 1222.81 1222.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1380 3.2e-05 2048 400 5760 495616 165.91 67.499 3665 2013.32 5912.1 5912.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 1610 0.000256 1024 250 512 69440 2.91488 3.5287 82.4319 104.746 193.704 193.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1410 0.000512 512 340 384 30080 1.1655 0.817664 10.1743 26.0273 38.2842 38.3756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 1070 6.4e-05 2048 260 1152 238080 55.0389 28.3791 421.98 838.987 1344.54 1344.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 630 0.001024 1024 150 768 9600 1.39917 0.756704 4.7775 50.0716 57.1045 57.1984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 1310 0.000256 4096 60 384 75200 13.9755 187.595 419.512 621.127 621.187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 570 0.001024 1024 205 2432 6400 1.31398 0.689056 9.35795 43.2311 54.6888 54.7819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 590 0.000256 2048 175 4736 38400 13.5148 7.05126 197.954 206.739 425.386 425.497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1760 3.2e-05 1024 140 1536 597760 41.8853 26.8777 542.136 838.716 1449.74 1449.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 470 3.2e-05 1024 50 1024 440320 73.2572 26.8809 261.496 838.717 1200.56 1200.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1380 3.2e-05 2048 400 5760 496640 166.931 67.8535 3362.99 2021.53 5619.69 5619.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 1610 0.000256 1024 250 512 69120 2.90816 3.52256 80.2311 104.514 191.26 191.336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1410 0.000512 512 340 384 29952 1.17091 0.821248 10.1447 26.0443 38.2817 38.3719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 1070 6.4e-05 2048 260 1152 236544 54.9538 28.4221 397.369 833.395 1314.31 1314.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 630 0.001024 1024 150 768 9984 1.39245 0.743424 4.58909 50.1143 56.9389 57.0303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 1310 0.000256 4096 60 384 75072 13.9562 187.129 418.939 620.065 620.121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 570 0.001024 1024 205 2432 6144 1.3271 0.6928 7.74832 42.2122 52.0793 52.1702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 590 0.000256 2048 175 4736 38400 13.5362 6.92982 184.224 206.795 411.617 411.726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1760 3.2e-05 1024 140 1536 595968 42.0485 26.865 498.718 837.257 1405.01 1405.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 470 3.2e-05 1024 50 1024 430080 72.6963 26.4339 236.501 824.92 1160.77 1160.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1380 3.2e-05 2048 400 5760 491520 166.92 67.5556 3072.5 2013.2 5320.55 5320.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1610 0.000256 1024 250 512 68992 2.91546 3.52067 81.0505 104.473 192.043 192.117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1410 0.000512 512 340 384 30464 1.17101 0.825824 10.3708 26.1576 38.6237 38.7174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1070 6.4e-05 2048 260 1152 236544 55.2297 28.3361 383 837.625 1304.35 1304.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 630 0.001024 1024 150 768 8960 1.39005 0.741376 4.31405 49.6437 56.1917 56.2854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1310 0.000256 4096 60 384 75040 13.9674 186.919 418.939 619.867 619.924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 570 0.001024 1024 205 2432 6272 1.30285 0.681216 7.83818 43.8255 53.7466 53.8396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 590 0.000256 2048 175 4736 37632 13.6596 6.97139 171.139 207.575 399.472 399.584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1760 3.2e-05 1024 140 1536 596736 41.9023 26.87 469.148 837.301 1375.36 1375.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 470 3.2e-05 1024 50 1024 430080 73.0434 26.5093 232.962 827.891 1160.62 1160.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1380 3.2e-05 2048 400 5760 494592 166.998 67.6222 2905.41 2021.71 5162.12 5162.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1610 0.000256 1024 250 512 69120 2.91702 3.52746 80.4181 104.833 191.779 191.862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1410 0.000512 512 340 384 29696 1.1591 0.815104 10.1228 25.7209 37.9161 38.0111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1070 6.4e-05 2048 260 1152 237568 55.0956 28.3225 1153.07 835.508 2072.17 2072.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 630 0.001024 1024 150 768 9216 1.35424 0.728608 4.70995 49.1519 56.0468 56.1444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1310 0.000256 4096 60 384 75008 13.9669 188.357 418.496 620.866 620.925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 570 0.001024 1024 205 2432 5120 1.29843 0.671744 6.97101 42.3757 51.415 51.511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 590 0.000256 2048 175 4736 38912 13.7549 7.05123 168.541 209.506 398.981 399.094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1760 3.2e-05 1024 140 1536 595968 42.002 26.886 448.214 838.187 1355.42 1355.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 470 3.2e-05 1024 50 1024 442368 72.6676 26.8247 231.76 835.117 1166.59 1166.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1380 3.2e-05 2048 400 5760 491520 168.209 67.5116 2757.4 2022.31 5015.81 5016.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1610 0.000256 1024 250 540 69888 2.90365 3.52051 78.85 104.397 189.757 189.835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1410 0.000512 512 340 300 31360 1.16838 0.825344 8.86496 26.1331 37.0892 37.1835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1070 6.4e-05 2048 260 1140 240128 54.917 28.2899 1129.67 836.918 2049.96 2050.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 630 0.001024 1024 150 660 11648 1.32893 0.741376 14.9756 49.6229 66.7667 66.8588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1310 0.000256 4096 60 360 75264 13.9878 171.557 418.866 604.455 604.514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 570 0.001024 1024 205 2340 7168 1.28205 0.684032 7.6865 43.4031 53.1581 53.2487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 590 0.000256 2048 175 4740 39424 13.5117 6.9529 163.644 207.406 391.642 391.758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1760 3.2e-05 1024 140 1560 598528 41.831 26.8716 432.421 836.608 1337.86 1337.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 470 3.2e-05 1024 50 1020 473088 66.746 26.5196 380.084 827.027 1300.59 1300.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1380 3.2e-05 2048 400 5700 501760 163.237 67.0596 2687.05 2000.79 4918.53 4918.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1610 0.000256 1024 250 512 69888 2.91472 3.51635 75.0256 104.472 186.011 186.089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1410 0.000512 512 340 320 30464 1.17008 0.824096 8.97491 26.1523 37.2219 37.3166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1070 6.4e-05 2048 260 1152 240128 54.8734 28.3279 1080.46 837.628 2001.46 2001.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 630 0.001024 1024 150 704 10752 1.34886 0.7416 14.1625 49.6459 66.0004 66.0918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1310 0.000256 4096 60 384 75040 13.9615 174.991 418.945 607.944 608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 570 0.001024 1024 205 2368 6272 1.2992 0.683392 6.70976 43.4715 52.263 52.353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 590 0.000256 2048 175 4736 39424 13.5194 7.01072 159.685 207.58 387.926 388.041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1760 3.2e-05 1024 140 1536 596736 41.9234 26.8645 420.529 837.301 1326.75 1326.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 470 3.2e-05 1024 50 1024 473088 66.7406 26.5209 341.778 827.725 1262.99 1263.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1380 3.2e-05 2048 400 5696 501760 163.273 67.0941 2636.69 2007.62 4875.06 4875.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1610 0.000256 1024 250 500 70560 2.9281 3.54077 77.7707 104.915 189.237 189.317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1410 0.000512 512 340 300 30240 1.16525 0.815104 8.99635 25.8703 36.9448 37.039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1070 6.4e-05 2048 260 1150 241920 54.175 28.1716 1155.97 829.861 2068.36 2068.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 630 0.001024 1024 150 700 11200 1.36122 0.743424 15.0617 49.9995 67.2661 67.3605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1310 0.000256 4096 60 350 75320 13.9878 167.666 419.071 600.771 600.831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 570 0.001024 1024 205 2350 6720 1.3128 0.690176 7.43142 44.5155 54.0465 54.138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 590 0.000256 2048 175 4750 40320 13.3241 6.93453 168.612 205.156 394.154 394.271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1760 3.2e-05 1024 140 1550 595840 41.9927 26.8968 432.105 835.478 1336.61 1336.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 470 3.2e-05 1024 50 1050 465920 66.6223 26.3134 335.105 817.495 1245.76 1245.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1380 3.2e-05 2048 400 5700 492800 164.872 66.8508 2665.59 1996.25 4893.95 4894.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1610 0.000256 1024 250 528 70000 2.93478 3.54442 80.1461 104.891 191.6 191.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1410 0.000512 512 340 288 30240 1.16531 0.817312 8.95283 25.8634 36.8984 36.9918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1070 6.4e-05 2048 260 1152 241920 54.233 28.1135 1151.87 829.647 2064.03 2064.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 630 0.001024 1024 150 672 11200 1.36192 0.740768 14.5546 49.9958 66.7527 66.8461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1310 0.000256 4096 60 384 75040 13.9465 182.678 418.786 615.458 615.515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 570 0.001024 1024 205 2352 6720 1.31296 0.686112 7.35142 43.2051 52.6579 52.7503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 590 0.000256 2048 175 4752 38080 13.53 6.92454 157.765 205.102 383.453 383.572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1760 3.2e-05 1024 140 1536 598080 41.8683 26.8984 429.519 835.265 1333.68 1333.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 470 3.2e-05 1024 50 1008 465920 66.6214 26.3269 359.227 817.906 1270.31 1270.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1380 3.2e-05 2048 400 5712 492800 164.879 66.802 2652.03 1999.12 4883.22 4883.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1610 0.000256 1024 250 512 70912 2.92726 3.52544 75.4414 104.69 186.667 186.741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1410 0.000512 512 340 288 31744 1.16941 0.831584 8.85027 26.3285 37.2775 37.3664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1070 6.4e-05 2048 260 1152 245760 53.9096 28.3122 1132 835.299 2049.68 2049.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 630 0.001024 1024 150 672 11776 1.33104 0.739328 14.8362 49.6667 66.6746 66.7637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1310 0.000256 4096 60 352 75392 13.9897 164.555 418.734 597.321 597.376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 570 0.001024 1024 205 2336 7168 1.28525 0.683744 8.35882 44.4796 54.9074 54.9958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 590 0.000256 2048 175 4736 41984 13.4557 7.02464 197.841 209.212 427.66 427.776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1760 3.2e-05 1024 140 1504 600064 41.7937 26.8809 483.254 837.854 1389.91 1390.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 470 3.2e-05 1024 50 1024 483328 66.8667 26.8189 426.61 835.144 1355.66 1355.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1380 3.2e-05 2048 400 5696 503808 161.178 66.9642 3112.6 1989.26 5330.38 5330.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1610 0.000256 1024 250 512 70080 2.87901 3.49238 97.3183 103.884 207.655 207.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1410 0.000512 512 340 288 30720 1.17069 0.825888 12.1679 26.2423 40.5091 40.6015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1070 6.4e-05 2048 260 1152 238080 53.7692 27.9595 1594.9 826.024 2502.81 2502.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 630 0.001024 1024 150 672 9600 1.27488 0.68208 17.4301 46.8839 66.3729 66.4641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1310 0.000256 4096 60 352 74880 13.9756 229.985 418.275 662.277 662.334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 570 0.001024 1024 205 2336 5760 1.21741 0.636864 10.3684 40.8308 53.1536 53.2439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 590 0.000256 2048 175 4736 38400 13.5915 6.96656 276.017 207.596 504.3 504.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1760 3.2e-05 1024 140 1504 595200 41.8646 26.8288 726.276 835.983 1631.08 1631.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 470 3.2e-05 1024 50 1024 460800 68.2092 26.4454 387.643 825.401 1307.92 1308.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1380 3.2e-05 2048 400 5696 491520 162.531 66.5483 4577 1981.91 6788.36 6788.67
