
******************************
Appendix A : Schematics
******************************

The following are the schematic used in the design 
of the Acquisition Board, generated via Altium Designer. 

.. _overview_schematic:
.. figure:: schematicdir/overview.*
   :latexangle: 90
   :latexwidth: 8.5in
      
   Integrated master schematic of all subsheets.    

.. _input_schematic:

.. figure:: schematicdir/input.*
   :latexangle: 90
   :latexwidth: 8.5in
      
   Input stage schematic. 

.. _pga_schematic:

.. figure:: schematicdir/pga.*
   :latexangle: 90
   :latexwidth: 8.5in

   High-pass filter and programmable gain amplifier.   

.. _aafilter_schematic:

.. figure:: schematicdir/aafilter.*
   :latexangle: 90
   :latexwidth: 8.5in

   Anti-aliasing filter. 
      

.. _inmux_schematic:

.. figure:: schematicdir/inmux.*
   :latexangle: 90
   :latexwidth: 8.5in
      		
   Input channel selection multiplexer. 

.. _shiftreg_schematic:

.. figure:: schematicdir/shiftreg.*
   :latexangle: 90
   :latexwidth: 8.5in
      
   Shift register for amplifier state control. 

.. _adc_schematic:

.. figure:: schematicdir/adc.*
   :latexangle: 90
   :latexwidth: 8.5in
      
   Analog-to-Digital Converter. 

.. _isolation_schematic:

.. figure:: schematicdir/isolation.*
   :latexangle: 90
   :latexwidth: 8.5in
      
   Galvanic isolation separating analog and digital subsystems. 


.. _power_schematic:

.. figure:: schematicdir/power.*
   :latexangle: 90
   :latexwidth: 8.5in
      
   Analog power, digital power, and reference voltage generation. 

.. _fpga_schematic:

.. figure:: schematicdir/fpga.*
   :latexangle: 90
   :latexwidth: 8.5in
      
   FPGA IO. 

.. _fpgapower_schematic:

.. figure:: schematicdir/fpgapower.*
   :latexangle: 90
   :latexwidth: 8.5in
      
   FPGA booting, JTAG. 
