// Seed: 1997070878
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  output wire id_11;
  input wire id_10;
  inout wire id_9;
  output wire id_8;
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  initial assume (-1 | id_7) $clog2(85);
  ;
endmodule
module module_1 (
    input wire id_0
    , id_23,
    output tri1 id_1,
    input supply1 id_2,
    input wire id_3,
    input supply1 id_4,
    input tri id_5,
    output tri id_6,
    output supply0 id_7,
    output tri1 id_8,
    output tri id_9,
    output wand id_10,
    input supply0 id_11,
    output wand id_12,
    output wor id_13,
    input wire id_14,
    input wire id_15,
    input tri0 id_16,
    output supply1 id_17,
    output uwire id_18,
    input uwire id_19,
    output uwire id_20,
    output wor id_21
);
  assign id_18 = id_3;
  nor primCall (id_7, id_3, id_2, id_5, id_16, id_15, id_23, id_19, id_0, id_4);
  module_0 modCall_1 (
      id_23,
      id_23,
      id_23,
      id_23,
      id_23,
      id_23,
      id_23,
      id_23,
      id_23,
      id_23,
      id_23
  );
endmodule
