============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.22-s017_1
  Generated on:           Nov 19 2018  02:06:58 pm
  Module:                 permut_sel_aio
    Operating conditions: typical 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (45408 ps) Setup Check with Pin array_reg[2][1]/C->D
           View: slow_ss
          Group: SYSCLK
     Startpoint: (R) swp_cnt_reg[1]/C
          Clock: (R) SYSCLK
       Endpoint: (F) array_reg[2][1]/D
          Clock: (R) SYSCLK

                     Capture       Launch     
        Clock Edge:+   66000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   66000            0     
                                              
             Setup:-    1315                  
       Uncertainty:-    5000                  
     Required Time:=   59685                  
      Launch Clock:-       0                  
         Data Path:-   14277                  
             Slack:=   45408                  

#-------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  swp_cnt_reg[1]/C  -       -     R     (arrival)     87     -     0     -       0    (-,-) 
  swp_cnt_reg[1]/Q  -       C->Q  F     DFSH           3  67.7   651   733     733    (-,-) 
  g14635__2900/C    -       A->C  F     HADD           1  30.5   429   848    1581    (-,-) 
  g14587__5953/C    -       B->C  F     HADD           1  30.5   429   688    2268    (-,-) 
  g14524__2900/C    -       B->C  F     HADD           1  30.5   431   688    2956    (-,-) 
  g14474__2683/C    -       B->C  F     HADD           1  30.5   432   689    3644    (-,-) 
  g14439__7344/C    -       B->C  F     HADD           1  30.5   432   689    4334    (-,-) 
  g14426__9906/C    -       B->C  F     HADD           2  46.6   546   738    5071    (-,-) 
  g14422__2703/O    -       A->O  F     OR2            2  42.5   459   640    5711    (-,-) 
  g14420__7114/O    -       A->O  R     AND21OXL       1  26.6  1221   529    6240    (-,-) 
  g14418__5953/O    -       B->O  F     NOR3ANXL       1  26.6   859   678    6917    (-,-) 
  g14415__8757/O    -       A->O  R     OR31AXL        1  28.2  1580   654    7571    (-,-) 
  g14414__7675/O    -       C->O  F     OR2N1A         1  26.9   556   533    8104    (-,-) 
  g14412__2900/O    -       D->O  R     AND211OXL      2  45.1  1963   624    8728    (-,-) 
  g14410__1309/O    -       B->O  F     NAND2AN        3  68.4   880   729    9457    (-,-) 
  g14401__4547/O    -       B->O  R     NOR2           5 101.3  1614   710   10168    (-,-) 
  g14385__6083/O    -       A->O  F     NOR2XL         2  44.5  1105   808   10975    (-,-) 
  g14370__4296/O    -       C->O  R     AND21OXL       2  40.5  1663   821   11797    (-,-) 
  g14333__5266/O    -       C->O  F     OR21AXL        3  58.7  1526   942   12739    (-,-) 
  g14254__1474/O    -       A->O  R     AND22OXL       1  24.3  1268   911   13650    (-,-) 
  g14207__2900/O    -       C->O  F     OR211AXL       1  24.0  1143   627   14277    (-,-) 
  array_reg[2][1]/D -       -     F     DFSH           1     -     -     0   14277    (-,-) 
#-------------------------------------------------------------------------------------------



Path 2: MET (45429 ps) Setup Check with Pin array_reg[2][1]/C->D
           View: slow_ss
          Group: SYSCLK
     Startpoint: (R) swp_cnt_reg[0]/C
          Clock: (R) SYSCLK
       Endpoint: (F) array_reg[2][1]/D
          Clock: (R) SYSCLK

                     Capture       Launch     
        Clock Edge:+   66000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   66000            0     
                                              
             Setup:-    1315                  
       Uncertainty:-    5000                  
     Required Time:=   59685                  
      Launch Clock:-       0                  
         Data Path:-   14256                  
             Slack:=   45429                  

#-------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  swp_cnt_reg[0]/C  -       -     R     (arrival)     87     -     0     -       0    (-,-) 
  swp_cnt_reg[0]/Q  -       C->Q  F     DFSH           3  73.7   690   748     748    (-,-) 
  g14635__2900/C    -       B->C  F     HADD           1  30.5   429   812    1559    (-,-) 
  g14587__5953/C    -       B->C  F     HADD           1  30.5   429   688    2247    (-,-) 
  g14524__2900/C    -       B->C  F     HADD           1  30.5   431   688    2934    (-,-) 
  g14474__2683/C    -       B->C  F     HADD           1  30.5   432   689    3623    (-,-) 
  g14439__7344/C    -       B->C  F     HADD           1  30.5   432   689    4312    (-,-) 
  g14426__9906/C    -       B->C  F     HADD           2  46.6   546   738    5050    (-,-) 
  g14422__2703/O    -       A->O  F     OR2            2  42.5   459   640    5689    (-,-) 
  g14420__7114/O    -       A->O  R     AND21OXL       1  26.6  1221   529    6218    (-,-) 
  g14418__5953/O    -       B->O  F     NOR3ANXL       1  26.6   859   678    6896    (-,-) 
  g14415__8757/O    -       A->O  R     OR31AXL        1  28.2  1580   654    7550    (-,-) 
  g14414__7675/O    -       C->O  F     OR2N1A         1  26.9   556   533    8082    (-,-) 
  g14412__2900/O    -       D->O  R     AND211OXL      2  45.1  1963   624    8707    (-,-) 
  g14410__1309/O    -       B->O  F     NAND2AN        3  68.4   880   729    9436    (-,-) 
  g14401__4547/O    -       B->O  R     NOR2           5 101.3  1614   710   10146    (-,-) 
  g14385__6083/O    -       A->O  F     NOR2XL         2  44.5  1105   808   10954    (-,-) 
  g14370__4296/O    -       C->O  R     AND21OXL       2  40.5  1663   821   11775    (-,-) 
  g14333__5266/O    -       C->O  F     OR21AXL        3  58.7  1526   942   12718    (-,-) 
  g14254__1474/O    -       A->O  R     AND22OXL       1  24.3  1268   911   13629    (-,-) 
  g14207__2900/O    -       C->O  F     OR211AXL       1  24.0  1143   627   14256    (-,-) 
  array_reg[2][1]/D -       -     F     DFSH           1     -     -     0   14256    (-,-) 
#-------------------------------------------------------------------------------------------



Path 3: MET (45487 ps) Setup Check with Pin array_reg[2][0]/C->D
           View: slow_ss
          Group: SYSCLK
     Startpoint: (R) swp_cnt_reg[1]/C
          Clock: (R) SYSCLK
       Endpoint: (F) array_reg[2][0]/D
          Clock: (R) SYSCLK

                     Capture       Launch     
        Clock Edge:+   66000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   66000            0     
                                              
             Setup:-    1214                  
       Uncertainty:-    5000                  
     Required Time:=   59786                  
      Launch Clock:-       0                  
         Data Path:-   14298                  
             Slack:=   45487                  

#-------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  swp_cnt_reg[1]/C  -       -     R     (arrival)     87     -     0     -       0    (-,-) 
  swp_cnt_reg[1]/Q  -       C->Q  F     DFSH           3  67.7   651   733     733    (-,-) 
  g14635__2900/C    -       A->C  F     HADD           1  30.5   429   848    1581    (-,-) 
  g14587__5953/C    -       B->C  F     HADD           1  30.5   429   688    2268    (-,-) 
  g14524__2900/C    -       B->C  F     HADD           1  30.5   431   688    2956    (-,-) 
  g14474__2683/C    -       B->C  F     HADD           1  30.5   432   689    3644    (-,-) 
  g14439__7344/C    -       B->C  F     HADD           1  30.5   432   689    4334    (-,-) 
  g14426__9906/C    -       B->C  F     HADD           2  46.6   546   738    5071    (-,-) 
  g14422__2703/O    -       A->O  F     OR2            2  42.5   459   640    5711    (-,-) 
  g14420__7114/O    -       A->O  R     AND21OXL       1  26.6  1221   529    6240    (-,-) 
  g14418__5953/O    -       B->O  F     NOR3ANXL       1  26.6   859   678    6917    (-,-) 
  g14415__8757/O    -       A->O  R     OR31AXL        1  28.2  1580   654    7571    (-,-) 
  g14414__7675/O    -       C->O  F     OR2N1A         1  26.9   556   533    8104    (-,-) 
  g14412__2900/O    -       D->O  R     AND211OXL      2  45.1  1963   624    8728    (-,-) 
  g14410__1309/O    -       B->O  F     NAND2AN        3  68.4   880   729    9457    (-,-) 
  g14401__4547/O    -       B->O  R     NOR2           5 101.3  1614   710   10168    (-,-) 
  g14385__6083/O    -       A->O  F     NOR2XL         2  44.5  1105   808   10975    (-,-) 
  g14370__4296/O    -       C->O  R     AND21OXL       2  40.5  1663   821   11797    (-,-) 
  g14333__5266/O    -       C->O  F     OR21AXL        3  58.7  1526   942   12739    (-,-) 
  g14260__7118/O    -       A->O  R     AND22OXL       1  24.6  1276   913   13652    (-,-) 
  g14229__5703/O    -       C->O  F     OR21AXL        1  24.0   867   646   14298    (-,-) 
  array_reg[2][0]/D -       -     F     DFSH           1     -     -     0   14298    (-,-) 
#-------------------------------------------------------------------------------------------



Path 4: MET (45487 ps) Setup Check with Pin array_reg[2][2]/C->D
           View: slow_ss
          Group: SYSCLK
     Startpoint: (R) swp_cnt_reg[1]/C
          Clock: (R) SYSCLK
       Endpoint: (F) array_reg[2][2]/D
          Clock: (R) SYSCLK

                     Capture       Launch     
        Clock Edge:+   66000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   66000            0     
                                              
             Setup:-    1214                  
       Uncertainty:-    5000                  
     Required Time:=   59786                  
      Launch Clock:-       0                  
         Data Path:-   14298                  
             Slack:=   45487                  

#-------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  swp_cnt_reg[1]/C  -       -     R     (arrival)     87     -     0     -       0    (-,-) 
  swp_cnt_reg[1]/Q  -       C->Q  F     DFSH           3  67.7   651   733     733    (-,-) 
  g14635__2900/C    -       A->C  F     HADD           1  30.5   429   848    1581    (-,-) 
  g14587__5953/C    -       B->C  F     HADD           1  30.5   429   688    2268    (-,-) 
  g14524__2900/C    -       B->C  F     HADD           1  30.5   431   688    2956    (-,-) 
  g14474__2683/C    -       B->C  F     HADD           1  30.5   432   689    3644    (-,-) 
  g14439__7344/C    -       B->C  F     HADD           1  30.5   432   689    4334    (-,-) 
  g14426__9906/C    -       B->C  F     HADD           2  46.6   546   738    5071    (-,-) 
  g14422__2703/O    -       A->O  F     OR2            2  42.5   459   640    5711    (-,-) 
  g14420__7114/O    -       A->O  R     AND21OXL       1  26.6  1221   529    6240    (-,-) 
  g14418__5953/O    -       B->O  F     NOR3ANXL       1  26.6   859   678    6917    (-,-) 
  g14415__8757/O    -       A->O  R     OR31AXL        1  28.2  1580   654    7571    (-,-) 
  g14414__7675/O    -       C->O  F     OR2N1A         1  26.9   556   533    8104    (-,-) 
  g14412__2900/O    -       D->O  R     AND211OXL      2  45.1  1963   624    8728    (-,-) 
  g14410__1309/O    -       B->O  F     NAND2AN        3  68.4   880   729    9457    (-,-) 
  g14401__4547/O    -       B->O  R     NOR2           5 101.3  1614   710   10168    (-,-) 
  g14385__6083/O    -       A->O  F     NOR2XL         2  44.5  1105   808   10975    (-,-) 
  g14370__4296/O    -       C->O  R     AND21OXL       2  40.5  1663   821   11797    (-,-) 
  g14333__5266/O    -       C->O  F     OR21AXL        3  58.7  1526   942   12739    (-,-) 
  g14262__1786/O    -       A->O  R     AND22OXL       1  24.6  1276   913   13652    (-,-) 
  g14230__7114/O    -       C->O  F     OR21AXL        1  24.0   867   646   14298    (-,-) 
  array_reg[2][2]/D -       -     F     DFSH           1     -     -     0   14298    (-,-) 
#-------------------------------------------------------------------------------------------



Path 5: MET (45509 ps) Setup Check with Pin array_reg[2][0]/C->D
           View: slow_ss
          Group: SYSCLK
     Startpoint: (R) swp_cnt_reg[0]/C
          Clock: (R) SYSCLK
       Endpoint: (F) array_reg[2][0]/D
          Clock: (R) SYSCLK

                     Capture       Launch     
        Clock Edge:+   66000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   66000            0     
                                              
             Setup:-    1214                  
       Uncertainty:-    5000                  
     Required Time:=   59786                  
      Launch Clock:-       0                  
         Data Path:-   14277                  
             Slack:=   45509                  

#-------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  swp_cnt_reg[0]/C  -       -     R     (arrival)     87     -     0     -       0    (-,-) 
  swp_cnt_reg[0]/Q  -       C->Q  F     DFSH           3  73.7   690   748     748    (-,-) 
  g14635__2900/C    -       B->C  F     HADD           1  30.5   429   812    1559    (-,-) 
  g14587__5953/C    -       B->C  F     HADD           1  30.5   429   688    2247    (-,-) 
  g14524__2900/C    -       B->C  F     HADD           1  30.5   431   688    2934    (-,-) 
  g14474__2683/C    -       B->C  F     HADD           1  30.5   432   689    3623    (-,-) 
  g14439__7344/C    -       B->C  F     HADD           1  30.5   432   689    4312    (-,-) 
  g14426__9906/C    -       B->C  F     HADD           2  46.6   546   738    5050    (-,-) 
  g14422__2703/O    -       A->O  F     OR2            2  42.5   459   640    5689    (-,-) 
  g14420__7114/O    -       A->O  R     AND21OXL       1  26.6  1221   529    6218    (-,-) 
  g14418__5953/O    -       B->O  F     NOR3ANXL       1  26.6   859   678    6896    (-,-) 
  g14415__8757/O    -       A->O  R     OR31AXL        1  28.2  1580   654    7550    (-,-) 
  g14414__7675/O    -       C->O  F     OR2N1A         1  26.9   556   533    8082    (-,-) 
  g14412__2900/O    -       D->O  R     AND211OXL      2  45.1  1963   624    8707    (-,-) 
  g14410__1309/O    -       B->O  F     NAND2AN        3  68.4   880   729    9436    (-,-) 
  g14401__4547/O    -       B->O  R     NOR2           5 101.3  1614   710   10146    (-,-) 
  g14385__6083/O    -       A->O  F     NOR2XL         2  44.5  1105   808   10954    (-,-) 
  g14370__4296/O    -       C->O  R     AND21OXL       2  40.5  1663   821   11775    (-,-) 
  g14333__5266/O    -       C->O  F     OR21AXL        3  58.7  1526   942   12718    (-,-) 
  g14260__7118/O    -       A->O  R     AND22OXL       1  24.6  1276   913   13631    (-,-) 
  g14229__5703/O    -       C->O  F     OR21AXL        1  24.0   867   646   14277    (-,-) 
  array_reg[2][0]/D -       -     F     DFSH           1     -     -     0   14277    (-,-) 
#-------------------------------------------------------------------------------------------



Path 6: MET (45509 ps) Setup Check with Pin array_reg[2][2]/C->D
           View: slow_ss
          Group: SYSCLK
     Startpoint: (R) swp_cnt_reg[0]/C
          Clock: (R) SYSCLK
       Endpoint: (F) array_reg[2][2]/D
          Clock: (R) SYSCLK

                     Capture       Launch     
        Clock Edge:+   66000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   66000            0     
                                              
             Setup:-    1214                  
       Uncertainty:-    5000                  
     Required Time:=   59786                  
      Launch Clock:-       0                  
         Data Path:-   14277                  
             Slack:=   45509                  

#-------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  swp_cnt_reg[0]/C  -       -     R     (arrival)     87     -     0     -       0    (-,-) 
  swp_cnt_reg[0]/Q  -       C->Q  F     DFSH           3  73.7   690   748     748    (-,-) 
  g14635__2900/C    -       B->C  F     HADD           1  30.5   429   812    1559    (-,-) 
  g14587__5953/C    -       B->C  F     HADD           1  30.5   429   688    2247    (-,-) 
  g14524__2900/C    -       B->C  F     HADD           1  30.5   431   688    2934    (-,-) 
  g14474__2683/C    -       B->C  F     HADD           1  30.5   432   689    3623    (-,-) 
  g14439__7344/C    -       B->C  F     HADD           1  30.5   432   689    4312    (-,-) 
  g14426__9906/C    -       B->C  F     HADD           2  46.6   546   738    5050    (-,-) 
  g14422__2703/O    -       A->O  F     OR2            2  42.5   459   640    5689    (-,-) 
  g14420__7114/O    -       A->O  R     AND21OXL       1  26.6  1221   529    6218    (-,-) 
  g14418__5953/O    -       B->O  F     NOR3ANXL       1  26.6   859   678    6896    (-,-) 
  g14415__8757/O    -       A->O  R     OR31AXL        1  28.2  1580   654    7550    (-,-) 
  g14414__7675/O    -       C->O  F     OR2N1A         1  26.9   556   533    8082    (-,-) 
  g14412__2900/O    -       D->O  R     AND211OXL      2  45.1  1963   624    8707    (-,-) 
  g14410__1309/O    -       B->O  F     NAND2AN        3  68.4   880   729    9436    (-,-) 
  g14401__4547/O    -       B->O  R     NOR2           5 101.3  1614   710   10146    (-,-) 
  g14385__6083/O    -       A->O  F     NOR2XL         2  44.5  1105   808   10954    (-,-) 
  g14370__4296/O    -       C->O  R     AND21OXL       2  40.5  1663   821   11775    (-,-) 
  g14333__5266/O    -       C->O  F     OR21AXL        3  58.7  1526   942   12718    (-,-) 
  g14262__1786/O    -       A->O  R     AND22OXL       1  24.6  1276   913   13631    (-,-) 
  g14230__7114/O    -       C->O  F     OR21AXL        1  24.0   867   646   14277    (-,-) 
  array_reg[2][2]/D -       -     F     DFSH           1     -     -     0   14277    (-,-) 
#-------------------------------------------------------------------------------------------



Path 7: MET (45514 ps) Setup Check with Pin array_reg[2][1]/C->D
           View: slow_ss
          Group: SYSCLK
     Startpoint: (R) swp_cnt_reg[1]/C
          Clock: (R) SYSCLK
       Endpoint: (F) array_reg[2][1]/D
          Clock: (R) SYSCLK

                     Capture       Launch     
        Clock Edge:+   66000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   66000            0     
                                              
             Setup:-    1315                  
       Uncertainty:-    5000                  
     Required Time:=   59685                  
      Launch Clock:-       0                  
         Data Path:-   14171                  
             Slack:=   45514                  

#-------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  swp_cnt_reg[1]/C  -       -     R     (arrival)     87     -     0     -       0    (-,-) 
  swp_cnt_reg[1]/Q  -       C->Q  F     DFSH           3  67.7   651   733     733    (-,-) 
  g14716/O          -       A->O  R     INV            2  43.5   700   436    1169    (-,-) 
  g14659__8757/O    -       A->O  F     OR21AXL        1  27.7  1152   469    1638    (-,-) 
  g14654/O          -       A->O  R     INV            1  26.6   583   557    2195    (-,-) 
  g14616__1786/O    -       D->O  F     AND222OXL      1  25.8  1448   571    2766    (-,-) 
  g14589__1309/O    -       A->O  R     OR222AXL       1  32.3  2138  1035    3802    (-,-) 
  g14537__9682/O    -       B->O  F     OR221A         1  27.6   938   777    4578    (-,-) 
  g14479__6083/O    -       E->O  R     AND222OXL      1  26.9  1694   642    5220    (-,-) 
  g14455__1474/O    -       D->O  F     AND211OXL      1  26.6  1264   769    5989    (-,-) 
  g14435__6083/O    -       C->O  R     AND221OXL      1  26.9  1595   888    6878    (-,-) 
  g14429__5703/O    -       D->O  F     AND211OXL      1  26.4  1260   740    7618    (-,-) 
  g14412__2900/O    -       A->O  R     AND211OXL      2  45.1  1963  1004    8622    (-,-) 
  g14410__1309/O    -       B->O  F     NAND2AN        3  68.4   880   729    9351    (-,-) 
  g14401__4547/O    -       B->O  R     NOR2           5 101.3  1614   710   10061    (-,-) 
  g14385__6083/O    -       A->O  F     NOR2XL         2  44.5  1105   808   10869    (-,-) 
  g14370__4296/O    -       C->O  R     AND21OXL       2  40.5  1663   821   11690    (-,-) 
  g14333__5266/O    -       C->O  F     OR21AXL        3  58.7  1526   942   12633    (-,-) 
  g14254__1474/O    -       A->O  R     AND22OXL       1  24.3  1268   911   13544    (-,-) 
  g14207__2900/O    -       C->O  F     OR211AXL       1  24.0  1143   627   14171    (-,-) 
  array_reg[2][1]/D -       -     F     DFSH           1     -     -     0   14171    (-,-) 
#-------------------------------------------------------------------------------------------



Path 8: MET (45552 ps) Setup Check with Pin swp_cnt_reg[11]/C->D
           View: slow_ss
          Group: SYSCLK
     Startpoint: (R) swp_cnt_reg[1]/C
          Clock: (R) SYSCLK
       Endpoint: (F) swp_cnt_reg[11]/D
          Clock: (R) SYSCLK

                     Capture       Launch     
        Clock Edge:+   66000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   66000            0     
                                              
             Setup:-    1197                  
       Uncertainty:-    5000                  
     Required Time:=   59803                  
      Launch Clock:-       0                  
         Data Path:-   14251                  
             Slack:=   45552                  

#-------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  swp_cnt_reg[1]/C  -       -     R     (arrival)     87     -     0     -       0    (-,-) 
  swp_cnt_reg[1]/Q  -       C->Q  F     DFSH           3  67.7   651   733     733    (-,-) 
  g14635__2900/C    -       A->C  F     HADD           1  30.5   429   848    1581    (-,-) 
  g14587__5953/C    -       B->C  F     HADD           1  30.5   429   688    2268    (-,-) 
  g14524__2900/C    -       B->C  F     HADD           1  30.5   431   688    2956    (-,-) 
  g14474__2683/C    -       B->C  F     HADD           1  30.5   432   689    3644    (-,-) 
  g14439__7344/C    -       B->C  F     HADD           1  30.5   432   689    4334    (-,-) 
  g14426__9906/C    -       B->C  F     HADD           2  46.6   546   738    5071    (-,-) 
  g14422__2703/O    -       A->O  F     OR2            2  42.5   459   640    5711    (-,-) 
  g14420__7114/O    -       A->O  R     AND21OXL       1  26.6  1221   529    6240    (-,-) 
  g14418__5953/O    -       B->O  F     NOR3ANXL       1  26.6   859   678    6917    (-,-) 
  g14415__8757/O    -       A->O  R     OR31AXL        1  28.2  1580   654    7571    (-,-) 
  g14414__7675/O    -       C->O  F     OR2N1A         1  26.9   556   533    8104    (-,-) 
  g14412__2900/O    -       D->O  R     AND211OXL      2  45.1  1963   624    8728    (-,-) 
  g14410__1309/O    -       B->O  F     NAND2AN        3  68.4   880   729    9457    (-,-) 
  g14401__4547/O    -       B->O  R     NOR2           5 101.3  1614   710   10168    (-,-) 
  g14854/O          -       A->O  F     INV            7 163.7  1420   916   11084    (-,-) 
  g14377/O          -       A->O  R     INV2          11 252.0  1737   977   12061    (-,-) 
  g14856/O          -       B->O  R     AND2           1  33.0   555   878   12939    (-,-) 
  g14855/O          -       A->O  R     EXNORXL        1  25.7  1152   746   13686    (-,-) 
  g14301__1840/O    -       A->O  F     NOR2XL         1  24.0   820   565   14251    (-,-) 
  swp_cnt_reg[11]/D -       -     F     DFSH           1     -     -     0   14251    (-,-) 
#-------------------------------------------------------------------------------------------



Path 9: MET (45574 ps) Setup Check with Pin swp_cnt_reg[11]/C->D
           View: slow_ss
          Group: SYSCLK
     Startpoint: (R) swp_cnt_reg[0]/C
          Clock: (R) SYSCLK
       Endpoint: (F) swp_cnt_reg[11]/D
          Clock: (R) SYSCLK

                     Capture       Launch     
        Clock Edge:+   66000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   66000            0     
                                              
             Setup:-    1197                  
       Uncertainty:-    5000                  
     Required Time:=   59803                  
      Launch Clock:-       0                  
         Data Path:-   14229                  
             Slack:=   45574                  

#-------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  swp_cnt_reg[0]/C  -       -     R     (arrival)     87     -     0     -       0    (-,-) 
  swp_cnt_reg[0]/Q  -       C->Q  F     DFSH           3  73.7   690   748     748    (-,-) 
  g14635__2900/C    -       B->C  F     HADD           1  30.5   429   812    1559    (-,-) 
  g14587__5953/C    -       B->C  F     HADD           1  30.5   429   688    2247    (-,-) 
  g14524__2900/C    -       B->C  F     HADD           1  30.5   431   688    2934    (-,-) 
  g14474__2683/C    -       B->C  F     HADD           1  30.5   432   689    3623    (-,-) 
  g14439__7344/C    -       B->C  F     HADD           1  30.5   432   689    4312    (-,-) 
  g14426__9906/C    -       B->C  F     HADD           2  46.6   546   738    5050    (-,-) 
  g14422__2703/O    -       A->O  F     OR2            2  42.5   459   640    5689    (-,-) 
  g14420__7114/O    -       A->O  R     AND21OXL       1  26.6  1221   529    6218    (-,-) 
  g14418__5953/O    -       B->O  F     NOR3ANXL       1  26.6   859   678    6896    (-,-) 
  g14415__8757/O    -       A->O  R     OR31AXL        1  28.2  1580   654    7550    (-,-) 
  g14414__7675/O    -       C->O  F     OR2N1A         1  26.9   556   533    8082    (-,-) 
  g14412__2900/O    -       D->O  R     AND211OXL      2  45.1  1963   624    8707    (-,-) 
  g14410__1309/O    -       B->O  F     NAND2AN        3  68.4   880   729    9436    (-,-) 
  g14401__4547/O    -       B->O  R     NOR2           5 101.3  1614   710   10146    (-,-) 
  g14854/O          -       A->O  F     INV            7 163.7  1420   916   11062    (-,-) 
  g14377/O          -       A->O  R     INV2          11 252.0  1737   977   12039    (-,-) 
  g14856/O          -       B->O  R     AND2           1  33.0   555   878   12918    (-,-) 
  g14855/O          -       A->O  R     EXNORXL        1  25.7  1152   746   13664    (-,-) 
  g14301__1840/O    -       A->O  F     NOR2XL         1  24.0   820   565   14229    (-,-) 
  swp_cnt_reg[11]/D -       -     F     DFSH           1     -     -     0   14229    (-,-) 
#-------------------------------------------------------------------------------------------



Path 10: MET (45588 ps) Setup Check with Pin swp_cnt_reg[11]/C->D
           View: slow_ss
          Group: SYSCLK
     Startpoint: (R) swp_cnt_reg[1]/C
          Clock: (R) SYSCLK
       Endpoint: (F) swp_cnt_reg[11]/D
          Clock: (R) SYSCLK

                     Capture       Launch     
        Clock Edge:+   66000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   66000            0     
                                              
             Setup:-    1197                  
       Uncertainty:-    5000                  
     Required Time:=   59803                  
      Launch Clock:-       0                  
         Data Path:-   14215                  
             Slack:=   45588                  

#-------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  swp_cnt_reg[1]/C  -       -     R     (arrival)     87     -     0     -       0    (-,-) 
  swp_cnt_reg[1]/Q  -       C->Q  R     DFSH           3  67.7   763   727     727    (-,-) 
  g14716/O          -       A->O  F     INV            2  43.5   482   380    1107    (-,-) 
  g14659__8757/O    -       A->O  R     OR21AXL        1  27.7  1589   505    1613    (-,-) 
  g14654/O          -       A->O  F     INV            1  26.6   504   522    2135    (-,-) 
  g14616__1786/O    -       D->O  R     AND222OXL      1  25.8  1780   743    2878    (-,-) 
  g14589__1309/O    -       A->O  F     OR222AXL       1  32.3  1307   927    3805    (-,-) 
  g14537__9682/O    -       B->O  R     OR221A         1  27.6  1177   744    4549    (-,-) 
  g14479__6083/O    -       E->O  F     AND222OXL      1  26.9  1356   654    5203    (-,-) 
  g14455__1474/O    -       D->O  R     AND211OXL      1  26.6  1495   810    6012    (-,-) 
  g14435__6083/O    -       C->O  F     AND221OXL      1  26.9  1472   813    6825    (-,-) 
  g14429__5703/O    -       D->O  R     AND211OXL      1  26.4  1489   849    7674    (-,-) 
  g14412__2900/O    -       A->O  F     AND211OXL      2  45.1  1471   919    8593    (-,-) 
  g14410__1309/O    -       B->O  R     NAND2AN        3  68.4   974   785    9378    (-,-) 
  g14401__4547/O    -       B->O  F     NOR2           5 101.3  1141   651   10029    (-,-) 
  g14854/O          -       A->O  R     INV            7 163.7  2135   980   11010    (-,-) 
  g14377/O          -       A->O  F     INV2          11 252.0  1274   969   11979    (-,-) 
  g14856/O          -       B->O  F     AND2           1  33.0   401   983   12962    (-,-) 
  g14855/O          -       A->O  R     EXNORXL        1  25.7  1152   687   13649    (-,-) 
  g14301__1840/O    -       A->O  F     NOR2XL         1  24.0   820   565   14215    (-,-) 
  swp_cnt_reg[11]/D -       -     F     DFSH           1     -     -     0   14215    (-,-) 
#-------------------------------------------------------------------------------------------



Path 11: MET (45589 ps) Setup Check with Pin array_reg[2][1]/C->D
           View: slow_ss
          Group: SYSCLK
     Startpoint: (R) swp_cnt_reg[1]/C
          Clock: (R) SYSCLK
       Endpoint: (R) array_reg[2][1]/D
          Clock: (R) SYSCLK

                     Capture       Launch     
        Clock Edge:+   66000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   66000            0     
                                              
             Setup:-     938                  
       Uncertainty:-    5000                  
     Required Time:=   60062                  
      Launch Clock:-       0                  
         Data Path:-   14473                  
             Slack:=   45589                  

#-------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  swp_cnt_reg[1]/C  -       -     R     (arrival)     87     -     0     -       0    (-,-) 
  swp_cnt_reg[1]/Q  -       C->Q  R     DFSH           3  67.7   763   727     727    (-,-) 
  g14716/O          -       A->O  F     INV            2  43.5   482   380    1107    (-,-) 
  g14659__8757/O    -       A->O  R     OR21AXL        1  27.7  1589   505    1613    (-,-) 
  g14654/O          -       A->O  F     INV            1  26.6   504   522    2135    (-,-) 
  g14616__1786/O    -       D->O  R     AND222OXL      1  25.8  1780   743    2878    (-,-) 
  g14589__1309/O    -       A->O  F     OR222AXL       1  32.3  1307   927    3805    (-,-) 
  g14537__9682/O    -       B->O  R     OR221A         1  27.6  1177   744    4549    (-,-) 
  g14479__6083/O    -       E->O  F     AND222OXL      1  26.9  1356   654    5203    (-,-) 
  g14455__1474/O    -       D->O  R     AND211OXL      1  26.6  1495   810    6012    (-,-) 
  g14435__6083/O    -       C->O  F     AND221OXL      1  26.9  1472   813    6825    (-,-) 
  g14429__5703/O    -       D->O  R     AND211OXL      1  26.4  1489   849    7674    (-,-) 
  g14412__2900/O    -       A->O  F     AND211OXL      2  45.1  1471   919    8593    (-,-) 
  g14410__1309/O    -       B->O  R     NAND2AN        3  68.4   974   785    9378    (-,-) 
  g14401__4547/O    -       B->O  F     NOR2           5 101.3  1141   651   10029    (-,-) 
  g14385__6083/O    -       A->O  R     NOR2XL         2  44.5  1618   827   10856    (-,-) 
  g14370__4296/O    -       C->O  F     AND21OXL       2  40.5  1315   798   11654    (-,-) 
  g14333__5266/O    -       C->O  R     OR21AXL        3  58.7  2183  1033   12686    (-,-) 
  g14254__1474/O    -       A->O  F     AND22OXL       1  24.3  1160  1009   13695    (-,-) 
  g14207__2900/O    -       C->O  R     OR211AXL       1  24.0  1368   778   14473    (-,-) 
  array_reg[2][1]/D -       -     R     DFSH           1     -     -     0   14473    (-,-) 
#-------------------------------------------------------------------------------------------



Path 12: MET (45594 ps) Setup Check with Pin array_reg[2][0]/C->D
           View: slow_ss
          Group: SYSCLK
     Startpoint: (R) swp_cnt_reg[1]/C
          Clock: (R) SYSCLK
       Endpoint: (F) array_reg[2][0]/D
          Clock: (R) SYSCLK

                     Capture       Launch     
        Clock Edge:+   66000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   66000            0     
                                              
             Setup:-    1214                  
       Uncertainty:-    5000                  
     Required Time:=   59786                  
      Launch Clock:-       0                  
         Data Path:-   14192                  
             Slack:=   45594                  

#-------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  swp_cnt_reg[1]/C  -       -     R     (arrival)     87     -     0     -       0    (-,-) 
  swp_cnt_reg[1]/Q  -       C->Q  F     DFSH           3  67.7   651   733     733    (-,-) 
  g14716/O          -       A->O  R     INV            2  43.5   700   436    1169    (-,-) 
  g14659__8757/O    -       A->O  F     OR21AXL        1  27.7  1152   469    1638    (-,-) 
  g14654/O          -       A->O  R     INV            1  26.6   583   557    2195    (-,-) 
  g14616__1786/O    -       D->O  F     AND222OXL      1  25.8  1448   571    2766    (-,-) 
  g14589__1309/O    -       A->O  R     OR222AXL       1  32.3  2138  1035    3802    (-,-) 
  g14537__9682/O    -       B->O  F     OR221A         1  27.6   938   777    4578    (-,-) 
  g14479__6083/O    -       E->O  R     AND222OXL      1  26.9  1694   642    5220    (-,-) 
  g14455__1474/O    -       D->O  F     AND211OXL      1  26.6  1264   769    5989    (-,-) 
  g14435__6083/O    -       C->O  R     AND221OXL      1  26.9  1595   888    6878    (-,-) 
  g14429__5703/O    -       D->O  F     AND211OXL      1  26.4  1260   740    7618    (-,-) 
  g14412__2900/O    -       A->O  R     AND211OXL      2  45.1  1963  1004    8622    (-,-) 
  g14410__1309/O    -       B->O  F     NAND2AN        3  68.4   880   729    9351    (-,-) 
  g14401__4547/O    -       B->O  R     NOR2           5 101.3  1614   710   10061    (-,-) 
  g14385__6083/O    -       A->O  F     NOR2XL         2  44.5  1105   808   10869    (-,-) 
  g14370__4296/O    -       C->O  R     AND21OXL       2  40.5  1663   821   11690    (-,-) 
  g14333__5266/O    -       C->O  F     OR21AXL        3  58.7  1526   942   12633    (-,-) 
  g14260__7118/O    -       A->O  R     AND22OXL       1  24.6  1276   913   13546    (-,-) 
  g14229__5703/O    -       C->O  F     OR21AXL        1  24.0   867   646   14192    (-,-) 
  array_reg[2][0]/D -       -     F     DFSH           1     -     -     0   14192    (-,-) 
#-------------------------------------------------------------------------------------------



Path 13: MET (45594 ps) Setup Check with Pin array_reg[2][2]/C->D
           View: slow_ss
          Group: SYSCLK
     Startpoint: (R) swp_cnt_reg[1]/C
          Clock: (R) SYSCLK
       Endpoint: (F) array_reg[2][2]/D
          Clock: (R) SYSCLK

                     Capture       Launch     
        Clock Edge:+   66000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   66000            0     
                                              
             Setup:-    1214                  
       Uncertainty:-    5000                  
     Required Time:=   59786                  
      Launch Clock:-       0                  
         Data Path:-   14192                  
             Slack:=   45594                  

#-------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  swp_cnt_reg[1]/C  -       -     R     (arrival)     87     -     0     -       0    (-,-) 
  swp_cnt_reg[1]/Q  -       C->Q  F     DFSH           3  67.7   651   733     733    (-,-) 
  g14716/O          -       A->O  R     INV            2  43.5   700   436    1169    (-,-) 
  g14659__8757/O    -       A->O  F     OR21AXL        1  27.7  1152   469    1638    (-,-) 
  g14654/O          -       A->O  R     INV            1  26.6   583   557    2195    (-,-) 
  g14616__1786/O    -       D->O  F     AND222OXL      1  25.8  1448   571    2766    (-,-) 
  g14589__1309/O    -       A->O  R     OR222AXL       1  32.3  2138  1035    3802    (-,-) 
  g14537__9682/O    -       B->O  F     OR221A         1  27.6   938   777    4578    (-,-) 
  g14479__6083/O    -       E->O  R     AND222OXL      1  26.9  1694   642    5220    (-,-) 
  g14455__1474/O    -       D->O  F     AND211OXL      1  26.6  1264   769    5989    (-,-) 
  g14435__6083/O    -       C->O  R     AND221OXL      1  26.9  1595   888    6878    (-,-) 
  g14429__5703/O    -       D->O  F     AND211OXL      1  26.4  1260   740    7618    (-,-) 
  g14412__2900/O    -       A->O  R     AND211OXL      2  45.1  1963  1004    8622    (-,-) 
  g14410__1309/O    -       B->O  F     NAND2AN        3  68.4   880   729    9351    (-,-) 
  g14401__4547/O    -       B->O  R     NOR2           5 101.3  1614   710   10061    (-,-) 
  g14385__6083/O    -       A->O  F     NOR2XL         2  44.5  1105   808   10869    (-,-) 
  g14370__4296/O    -       C->O  R     AND21OXL       2  40.5  1663   821   11690    (-,-) 
  g14333__5266/O    -       C->O  F     OR21AXL        3  58.7  1526   942   12633    (-,-) 
  g14262__1786/O    -       A->O  R     AND22OXL       1  24.6  1276   913   13546    (-,-) 
  g14230__7114/O    -       C->O  F     OR21AXL        1  24.0   867   646   14192    (-,-) 
  array_reg[2][2]/D -       -     F     DFSH           1     -     -     0   14192    (-,-) 
#-------------------------------------------------------------------------------------------



Path 14: MET (45646 ps) Setup Check with Pin array_reg[6][1]/C->D
           View: slow_ss
          Group: SYSCLK
     Startpoint: (R) swp_cnt_reg[1]/C
          Clock: (R) SYSCLK
       Endpoint: (F) array_reg[6][1]/D
          Clock: (R) SYSCLK

                     Capture       Launch     
        Clock Edge:+   66000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   66000            0     
                                              
             Setup:-    1120                  
       Uncertainty:-    5000                  
     Required Time:=   59880                  
      Launch Clock:-       0                  
         Data Path:-   14234                  
             Slack:=   45646                  

#-------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  swp_cnt_reg[1]/C  -       -     R     (arrival)     87     -     0     -       0    (-,-) 
  swp_cnt_reg[1]/Q  -       C->Q  F     DFSH           3  67.7   651   733     733    (-,-) 
  g14635__2900/C    -       A->C  F     HADD           1  30.5   429   848    1581    (-,-) 
  g14587__5953/C    -       B->C  F     HADD           1  30.5   429   688    2268    (-,-) 
  g14524__2900/C    -       B->C  F     HADD           1  30.5   431   688    2956    (-,-) 
  g14474__2683/C    -       B->C  F     HADD           1  30.5   432   689    3644    (-,-) 
  g14439__7344/C    -       B->C  F     HADD           1  30.5   432   689    4334    (-,-) 
  g14426__9906/C    -       B->C  F     HADD           2  46.6   546   738    5071    (-,-) 
  g14422__2703/O    -       A->O  F     OR2            2  42.5   459   640    5711    (-,-) 
  g14420__7114/O    -       A->O  R     AND21OXL       1  26.6  1221   529    6240    (-,-) 
  g14418__5953/O    -       B->O  F     NOR3ANXL       1  26.6   859   678    6917    (-,-) 
  g14415__8757/O    -       A->O  R     OR31AXL        1  28.2  1580   654    7571    (-,-) 
  g14414__7675/O    -       C->O  F     OR2N1A         1  26.9   556   533    8104    (-,-) 
  g14412__2900/O    -       D->O  R     AND211OXL      2  45.1  1963   624    8728    (-,-) 
  g14410__1309/O    -       B->O  F     NAND2AN        3  68.4   880   729    9457    (-,-) 
  g14401__4547/O    -       B->O  R     NOR2           5 101.3  1614   710   10168    (-,-) 
  g14385__6083/O    -       A->O  F     NOR2XL         2  44.5  1105   808   10975    (-,-) 
  g14370__4296/O    -       C->O  R     AND21OXL       2  40.5  1663   821   11797    (-,-) 
  g14322__2250/O    -       C->O  F     OR21AXL        3  65.3  1638   977   12774    (-,-) 
  g14233__5795/O    -       E->O  R     AND222OXL      1  28.7  1775   912   13686    (-,-) 
  g14205__8757/O    -       A->O  F     NAND2          1  24.0   608   548   14234    (-,-) 
  array_reg[6][1]/D -       -     F     DFSH           1     -     -     0   14234    (-,-) 
#-------------------------------------------------------------------------------------------



Path 15: MET (45653 ps) Setup Check with Pin array_reg[6][2]/C->D
           View: slow_ss
          Group: SYSCLK
     Startpoint: (R) swp_cnt_reg[1]/C
          Clock: (R) SYSCLK
       Endpoint: (F) array_reg[6][2]/D
          Clock: (R) SYSCLK

                     Capture       Launch     
        Clock Edge:+   66000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   66000            0     
                                              
             Setup:-    1120                  
       Uncertainty:-    5000                  
     Required Time:=   59880                  
      Launch Clock:-       0                  
         Data Path:-   14227                  
             Slack:=   45653                  

#-------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  swp_cnt_reg[1]/C  -       -     R     (arrival)     87     -     0     -       0    (-,-) 
  swp_cnt_reg[1]/Q  -       C->Q  F     DFSH           3  67.7   651   733     733    (-,-) 
  g14635__2900/C    -       A->C  F     HADD           1  30.5   429   848    1581    (-,-) 
  g14587__5953/C    -       B->C  F     HADD           1  30.5   429   688    2268    (-,-) 
  g14524__2900/C    -       B->C  F     HADD           1  30.5   431   688    2956    (-,-) 
  g14474__2683/C    -       B->C  F     HADD           1  30.5   432   689    3644    (-,-) 
  g14439__7344/C    -       B->C  F     HADD           1  30.5   432   689    4334    (-,-) 
  g14426__9906/C    -       B->C  F     HADD           2  46.6   546   738    5071    (-,-) 
  g14422__2703/O    -       A->O  F     OR2            2  42.5   459   640    5711    (-,-) 
  g14420__7114/O    -       A->O  R     AND21OXL       1  26.6  1221   529    6240    (-,-) 
  g14418__5953/O    -       B->O  F     NOR3ANXL       1  26.6   859   678    6917    (-,-) 
  g14415__8757/O    -       A->O  R     OR31AXL        1  28.2  1580   654    7571    (-,-) 
  g14414__7675/O    -       C->O  F     OR2N1A         1  26.9   556   533    8104    (-,-) 
  g14412__2900/O    -       D->O  R     AND211OXL      2  45.1  1963   624    8728    (-,-) 
  g14410__1309/O    -       B->O  F     NAND2AN        3  68.4   880   729    9457    (-,-) 
  g14401__4547/O    -       B->O  R     NOR2           5 101.3  1614   710   10168    (-,-) 
  g14385__6083/O    -       A->O  F     NOR2XL         2  44.5  1105   808   10975    (-,-) 
  g14370__4296/O    -       C->O  R     AND21OXL       2  40.5  1663   821   11797    (-,-) 
  g14322__2250/O    -       C->O  F     OR21AXL        3  65.3  1638   977   12774    (-,-) 
  g14228__8780/O    -       E->O  R     AND222OXL      1  28.7  1744   912   13686    (-,-) 
  g14206__7118/O    -       A->O  F     NAND2          1  24.0   608   541   14227    (-,-) 
  array_reg[6][2]/D -       -     F     DFSH           1     -     -     0   14227    (-,-) 
#-------------------------------------------------------------------------------------------



Path 16: MET (45658 ps) Setup Check with Pin swp_cnt_reg[11]/C->D
           View: slow_ss
          Group: SYSCLK
     Startpoint: (R) swp_cnt_reg[1]/C
          Clock: (R) SYSCLK
       Endpoint: (F) swp_cnt_reg[11]/D
          Clock: (R) SYSCLK

                     Capture       Launch     
        Clock Edge:+   66000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   66000            0     
                                              
             Setup:-    1197                  
       Uncertainty:-    5000                  
     Required Time:=   59803                  
      Launch Clock:-       0                  
         Data Path:-   14144                  
             Slack:=   45658                  

#-------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  swp_cnt_reg[1]/C  -       -     R     (arrival)     87     -     0     -       0    (-,-) 
  swp_cnt_reg[1]/Q  -       C->Q  F     DFSH           3  67.7   651   733     733    (-,-) 
  g14716/O          -       A->O  R     INV            2  43.5   700   436    1169    (-,-) 
  g14659__8757/O    -       A->O  F     OR21AXL        1  27.7  1152   469    1638    (-,-) 
  g14654/O          -       A->O  R     INV            1  26.6   583   557    2195    (-,-) 
  g14616__1786/O    -       D->O  F     AND222OXL      1  25.8  1448   571    2766    (-,-) 
  g14589__1309/O    -       A->O  R     OR222AXL       1  32.3  2138  1035    3802    (-,-) 
  g14537__9682/O    -       B->O  F     OR221A         1  27.6   938   777    4578    (-,-) 
  g14479__6083/O    -       E->O  R     AND222OXL      1  26.9  1694   642    5220    (-,-) 
  g14455__1474/O    -       D->O  F     AND211OXL      1  26.6  1264   769    5989    (-,-) 
  g14435__6083/O    -       C->O  R     AND221OXL      1  26.9  1595   888    6878    (-,-) 
  g14429__5703/O    -       D->O  F     AND211OXL      1  26.4  1260   740    7618    (-,-) 
  g14412__2900/O    -       A->O  R     AND211OXL      2  45.1  1963  1004    8622    (-,-) 
  g14410__1309/O    -       B->O  F     NAND2AN        3  68.4   880   729    9351    (-,-) 
  g14401__4547/O    -       B->O  R     NOR2           5 101.3  1614   710   10061    (-,-) 
  g14854/O          -       A->O  F     INV            7 163.7  1420   916   10977    (-,-) 
  g14377/O          -       A->O  R     INV2          11 252.0  1737   977   11954    (-,-) 
  g14856/O          -       B->O  R     AND2           1  33.0   555   878   12833    (-,-) 
  g14855/O          -       A->O  R     EXNORXL        1  25.7  1152   746   13579    (-,-) 
  g14301__1840/O    -       A->O  F     NOR2XL         1  24.0   820   565   14144    (-,-) 
  swp_cnt_reg[11]/D -       -     F     DFSH           1     -     -     0   14144    (-,-) 
#-------------------------------------------------------------------------------------------



Path 17: MET (45659 ps) Setup Check with Pin array_reg[2][0]/C->D
           View: slow_ss
          Group: SYSCLK
     Startpoint: (R) swp_cnt_reg[1]/C
          Clock: (R) SYSCLK
       Endpoint: (R) array_reg[2][0]/D
          Clock: (R) SYSCLK

                     Capture       Launch     
        Clock Edge:+   66000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   66000            0     
                                              
             Setup:-     904                  
       Uncertainty:-    5000                  
     Required Time:=   60096                  
      Launch Clock:-       0                  
         Data Path:-   14437                  
             Slack:=   45659                  

#-------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  swp_cnt_reg[1]/C  -       -     R     (arrival)     87     -     0     -       0    (-,-) 
  swp_cnt_reg[1]/Q  -       C->Q  R     DFSH           3  67.7   763   727     727    (-,-) 
  g14716/O          -       A->O  F     INV            2  43.5   482   380    1107    (-,-) 
  g14659__8757/O    -       A->O  R     OR21AXL        1  27.7  1589   505    1613    (-,-) 
  g14654/O          -       A->O  F     INV            1  26.6   504   522    2135    (-,-) 
  g14616__1786/O    -       D->O  R     AND222OXL      1  25.8  1780   743    2878    (-,-) 
  g14589__1309/O    -       A->O  F     OR222AXL       1  32.3  1307   927    3805    (-,-) 
  g14537__9682/O    -       B->O  R     OR221A         1  27.6  1177   744    4549    (-,-) 
  g14479__6083/O    -       E->O  F     AND222OXL      1  26.9  1356   654    5203    (-,-) 
  g14455__1474/O    -       D->O  R     AND211OXL      1  26.6  1495   810    6012    (-,-) 
  g14435__6083/O    -       C->O  F     AND221OXL      1  26.9  1472   813    6825    (-,-) 
  g14429__5703/O    -       D->O  R     AND211OXL      1  26.4  1489   849    7674    (-,-) 
  g14412__2900/O    -       A->O  F     AND211OXL      2  45.1  1471   919    8593    (-,-) 
  g14410__1309/O    -       B->O  R     NAND2AN        3  68.4   974   785    9378    (-,-) 
  g14401__4547/O    -       B->O  F     NOR2           5 101.3  1141   651   10029    (-,-) 
  g14385__6083/O    -       A->O  R     NOR2XL         2  44.5  1618   827   10856    (-,-) 
  g14370__4296/O    -       C->O  F     AND21OXL       2  40.5  1315   798   11654    (-,-) 
  g14333__5266/O    -       C->O  R     OR21AXL        3  58.7  2183  1033   12686    (-,-) 
  g14260__7118/O    -       A->O  F     AND22OXL       1  24.6  1165  1010   13697    (-,-) 
  g14229__5703/O    -       C->O  R     OR21AXL        1  24.0  1256   740   14437    (-,-) 
  array_reg[2][0]/D -       -     R     DFSH           1     -     -     0   14437    (-,-) 
#-------------------------------------------------------------------------------------------



Path 18: MET (45659 ps) Setup Check with Pin array_reg[2][2]/C->D
           View: slow_ss
          Group: SYSCLK
     Startpoint: (R) swp_cnt_reg[1]/C
          Clock: (R) SYSCLK
       Endpoint: (R) array_reg[2][2]/D
          Clock: (R) SYSCLK

                     Capture       Launch     
        Clock Edge:+   66000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   66000            0     
                                              
             Setup:-     904                  
       Uncertainty:-    5000                  
     Required Time:=   60096                  
      Launch Clock:-       0                  
         Data Path:-   14437                  
             Slack:=   45659                  

#-------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  swp_cnt_reg[1]/C  -       -     R     (arrival)     87     -     0     -       0    (-,-) 
  swp_cnt_reg[1]/Q  -       C->Q  R     DFSH           3  67.7   763   727     727    (-,-) 
  g14716/O          -       A->O  F     INV            2  43.5   482   380    1107    (-,-) 
  g14659__8757/O    -       A->O  R     OR21AXL        1  27.7  1589   505    1613    (-,-) 
  g14654/O          -       A->O  F     INV            1  26.6   504   522    2135    (-,-) 
  g14616__1786/O    -       D->O  R     AND222OXL      1  25.8  1780   743    2878    (-,-) 
  g14589__1309/O    -       A->O  F     OR222AXL       1  32.3  1307   927    3805    (-,-) 
  g14537__9682/O    -       B->O  R     OR221A         1  27.6  1177   744    4549    (-,-) 
  g14479__6083/O    -       E->O  F     AND222OXL      1  26.9  1356   654    5203    (-,-) 
  g14455__1474/O    -       D->O  R     AND211OXL      1  26.6  1495   810    6012    (-,-) 
  g14435__6083/O    -       C->O  F     AND221OXL      1  26.9  1472   813    6825    (-,-) 
  g14429__5703/O    -       D->O  R     AND211OXL      1  26.4  1489   849    7674    (-,-) 
  g14412__2900/O    -       A->O  F     AND211OXL      2  45.1  1471   919    8593    (-,-) 
  g14410__1309/O    -       B->O  R     NAND2AN        3  68.4   974   785    9378    (-,-) 
  g14401__4547/O    -       B->O  F     NOR2           5 101.3  1141   651   10029    (-,-) 
  g14385__6083/O    -       A->O  R     NOR2XL         2  44.5  1618   827   10856    (-,-) 
  g14370__4296/O    -       C->O  F     AND21OXL       2  40.5  1315   798   11654    (-,-) 
  g14333__5266/O    -       C->O  R     OR21AXL        3  58.7  2183  1033   12686    (-,-) 
  g14262__1786/O    -       A->O  F     AND22OXL       1  24.6  1165  1010   13697    (-,-) 
  g14230__7114/O    -       C->O  R     OR21AXL        1  24.0  1256   740   14437    (-,-) 
  array_reg[2][2]/D -       -     R     DFSH           1     -     -     0   14437    (-,-) 
#-------------------------------------------------------------------------------------------



Path 19: MET (45668 ps) Setup Check with Pin array_reg[6][1]/C->D
           View: slow_ss
          Group: SYSCLK
     Startpoint: (R) swp_cnt_reg[0]/C
          Clock: (R) SYSCLK
       Endpoint: (F) array_reg[6][1]/D
          Clock: (R) SYSCLK

                     Capture       Launch     
        Clock Edge:+   66000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   66000            0     
                                              
             Setup:-    1120                  
       Uncertainty:-    5000                  
     Required Time:=   59880                  
      Launch Clock:-       0                  
         Data Path:-   14213                  
             Slack:=   45668                  

#-------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  swp_cnt_reg[0]/C  -       -     R     (arrival)     87     -     0     -       0    (-,-) 
  swp_cnt_reg[0]/Q  -       C->Q  F     DFSH           3  73.7   690   748     748    (-,-) 
  g14635__2900/C    -       B->C  F     HADD           1  30.5   429   812    1559    (-,-) 
  g14587__5953/C    -       B->C  F     HADD           1  30.5   429   688    2247    (-,-) 
  g14524__2900/C    -       B->C  F     HADD           1  30.5   431   688    2934    (-,-) 
  g14474__2683/C    -       B->C  F     HADD           1  30.5   432   689    3623    (-,-) 
  g14439__7344/C    -       B->C  F     HADD           1  30.5   432   689    4312    (-,-) 
  g14426__9906/C    -       B->C  F     HADD           2  46.6   546   738    5050    (-,-) 
  g14422__2703/O    -       A->O  F     OR2            2  42.5   459   640    5689    (-,-) 
  g14420__7114/O    -       A->O  R     AND21OXL       1  26.6  1221   529    6218    (-,-) 
  g14418__5953/O    -       B->O  F     NOR3ANXL       1  26.6   859   678    6896    (-,-) 
  g14415__8757/O    -       A->O  R     OR31AXL        1  28.2  1580   654    7550    (-,-) 
  g14414__7675/O    -       C->O  F     OR2N1A         1  26.9   556   533    8082    (-,-) 
  g14412__2900/O    -       D->O  R     AND211OXL      2  45.1  1963   624    8707    (-,-) 
  g14410__1309/O    -       B->O  F     NAND2AN        3  68.4   880   729    9436    (-,-) 
  g14401__4547/O    -       B->O  R     NOR2           5 101.3  1614   710   10146    (-,-) 
  g14385__6083/O    -       A->O  F     NOR2XL         2  44.5  1105   808   10954    (-,-) 
  g14370__4296/O    -       C->O  R     AND21OXL       2  40.5  1663   821   11775    (-,-) 
  g14322__2250/O    -       C->O  F     OR21AXL        3  65.3  1638   977   12752    (-,-) 
  g14233__5795/O    -       E->O  R     AND222OXL      1  28.7  1775   912   13664    (-,-) 
  g14205__8757/O    -       A->O  F     NAND2          1  24.0   608   548   14212    (-,-) 
  array_reg[6][1]/D -       -     F     DFSH           1     -     -     0   14213    (-,-) 
#-------------------------------------------------------------------------------------------



Path 20: MET (45674 ps) Setup Check with Pin array_reg[6][2]/C->D
           View: slow_ss
          Group: SYSCLK
     Startpoint: (R) swp_cnt_reg[0]/C
          Clock: (R) SYSCLK
       Endpoint: (F) array_reg[6][2]/D
          Clock: (R) SYSCLK

                     Capture       Launch     
        Clock Edge:+   66000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   66000            0     
                                              
             Setup:-    1120                  
       Uncertainty:-    5000                  
     Required Time:=   59880                  
      Launch Clock:-       0                  
         Data Path:-   14206                  
             Slack:=   45674                  

#-------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  swp_cnt_reg[0]/C  -       -     R     (arrival)     87     -     0     -       0    (-,-) 
  swp_cnt_reg[0]/Q  -       C->Q  F     DFSH           3  73.7   690   748     748    (-,-) 
  g14635__2900/C    -       B->C  F     HADD           1  30.5   429   812    1559    (-,-) 
  g14587__5953/C    -       B->C  F     HADD           1  30.5   429   688    2247    (-,-) 
  g14524__2900/C    -       B->C  F     HADD           1  30.5   431   688    2934    (-,-) 
  g14474__2683/C    -       B->C  F     HADD           1  30.5   432   689    3623    (-,-) 
  g14439__7344/C    -       B->C  F     HADD           1  30.5   432   689    4312    (-,-) 
  g14426__9906/C    -       B->C  F     HADD           2  46.6   546   738    5050    (-,-) 
  g14422__2703/O    -       A->O  F     OR2            2  42.5   459   640    5689    (-,-) 
  g14420__7114/O    -       A->O  R     AND21OXL       1  26.6  1221   529    6218    (-,-) 
  g14418__5953/O    -       B->O  F     NOR3ANXL       1  26.6   859   678    6896    (-,-) 
  g14415__8757/O    -       A->O  R     OR31AXL        1  28.2  1580   654    7550    (-,-) 
  g14414__7675/O    -       C->O  F     OR2N1A         1  26.9   556   533    8082    (-,-) 
  g14412__2900/O    -       D->O  R     AND211OXL      2  45.1  1963   624    8707    (-,-) 
  g14410__1309/O    -       B->O  F     NAND2AN        3  68.4   880   729    9436    (-,-) 
  g14401__4547/O    -       B->O  R     NOR2           5 101.3  1614   710   10146    (-,-) 
  g14385__6083/O    -       A->O  F     NOR2XL         2  44.5  1105   808   10954    (-,-) 
  g14370__4296/O    -       C->O  R     AND21OXL       2  40.5  1663   821   11775    (-,-) 
  g14322__2250/O    -       C->O  F     OR21AXL        3  65.3  1638   977   12752    (-,-) 
  g14228__8780/O    -       E->O  R     AND222OXL      1  28.7  1744   912   13664    (-,-) 
  g14206__7118/O    -       A->O  F     NAND2          1  24.0   608   541   14206    (-,-) 
  array_reg[6][2]/D -       -     F     DFSH           1     -     -     0   14206    (-,-) 
#-------------------------------------------------------------------------------------------



Path 21: MET (45693 ps) Setup Check with Pin array_reg[6][0]/C->D
           View: slow_ss
          Group: SYSCLK
     Startpoint: (R) swp_cnt_reg[1]/C
          Clock: (R) SYSCLK
       Endpoint: (F) array_reg[6][0]/D
          Clock: (R) SYSCLK

                     Capture       Launch     
        Clock Edge:+   66000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   66000            0     
                                              
             Setup:-    1083                  
       Uncertainty:-    5000                  
     Required Time:=   59917                  
      Launch Clock:-       0                  
         Data Path:-   14224                  
             Slack:=   45693                  

#-------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  swp_cnt_reg[1]/C  -       -     R     (arrival)     87     -     0     -       0    (-,-) 
  swp_cnt_reg[1]/Q  -       C->Q  F     DFSH           3  67.7   651   733     733    (-,-) 
  g14635__2900/C    -       A->C  F     HADD           1  30.5   429   848    1581    (-,-) 
  g14587__5953/C    -       B->C  F     HADD           1  30.5   429   688    2268    (-,-) 
  g14524__2900/C    -       B->C  F     HADD           1  30.5   431   688    2956    (-,-) 
  g14474__2683/C    -       B->C  F     HADD           1  30.5   432   689    3644    (-,-) 
  g14439__7344/C    -       B->C  F     HADD           1  30.5   432   689    4334    (-,-) 
  g14426__9906/C    -       B->C  F     HADD           2  46.6   546   738    5071    (-,-) 
  g14422__2703/O    -       A->O  F     OR2            2  42.5   459   640    5711    (-,-) 
  g14420__7114/O    -       A->O  R     AND21OXL       1  26.6  1221   529    6240    (-,-) 
  g14418__5953/O    -       B->O  F     NOR3ANXL       1  26.6   859   678    6917    (-,-) 
  g14415__8757/O    -       A->O  R     OR31AXL        1  28.2  1580   654    7571    (-,-) 
  g14414__7675/O    -       C->O  F     OR2N1A         1  26.9   556   533    8104    (-,-) 
  g14412__2900/O    -       D->O  R     AND211OXL      2  45.1  1963   624    8728    (-,-) 
  g14410__1309/O    -       B->O  F     NAND2AN        3  68.4   880   729    9457    (-,-) 
  g14401__4547/O    -       B->O  R     NOR2           5 101.3  1614   710   10168    (-,-) 
  g14385__6083/O    -       A->O  F     NOR2XL         2  44.5  1105   808   10975    (-,-) 
  g14370__4296/O    -       C->O  R     AND21OXL       2  40.5  1663   821   11797    (-,-) 
  g14322__2250/O    -       C->O  F     OR21AXL        3  65.3  1638   977   12774    (-,-) 
  g14236__2703/O    -       E->O  R     AND222OXL      1  27.7  1746   905   13679    (-,-) 
  g14226/O          -       A->O  F     INV            1  24.0   507   545   14224    (-,-) 
  array_reg[6][0]/D -       -     F     DFSH           1     -     -     0   14224    (-,-) 
#-------------------------------------------------------------------------------------------



Path 22: MET (45714 ps) Setup Check with Pin array_reg[6][0]/C->D
           View: slow_ss
          Group: SYSCLK
     Startpoint: (R) swp_cnt_reg[0]/C
          Clock: (R) SYSCLK
       Endpoint: (F) array_reg[6][0]/D
          Clock: (R) SYSCLK

                     Capture       Launch     
        Clock Edge:+   66000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   66000            0     
                                              
             Setup:-    1083                  
       Uncertainty:-    5000                  
     Required Time:=   59917                  
      Launch Clock:-       0                  
         Data Path:-   14203                  
             Slack:=   45714                  

#-------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  swp_cnt_reg[0]/C  -       -     R     (arrival)     87     -     0     -       0    (-,-) 
  swp_cnt_reg[0]/Q  -       C->Q  F     DFSH           3  73.7   690   748     748    (-,-) 
  g14635__2900/C    -       B->C  F     HADD           1  30.5   429   812    1559    (-,-) 
  g14587__5953/C    -       B->C  F     HADD           1  30.5   429   688    2247    (-,-) 
  g14524__2900/C    -       B->C  F     HADD           1  30.5   431   688    2934    (-,-) 
  g14474__2683/C    -       B->C  F     HADD           1  30.5   432   689    3623    (-,-) 
  g14439__7344/C    -       B->C  F     HADD           1  30.5   432   689    4312    (-,-) 
  g14426__9906/C    -       B->C  F     HADD           2  46.6   546   738    5050    (-,-) 
  g14422__2703/O    -       A->O  F     OR2            2  42.5   459   640    5689    (-,-) 
  g14420__7114/O    -       A->O  R     AND21OXL       1  26.6  1221   529    6218    (-,-) 
  g14418__5953/O    -       B->O  F     NOR3ANXL       1  26.6   859   678    6896    (-,-) 
  g14415__8757/O    -       A->O  R     OR31AXL        1  28.2  1580   654    7550    (-,-) 
  g14414__7675/O    -       C->O  F     OR2N1A         1  26.9   556   533    8082    (-,-) 
  g14412__2900/O    -       D->O  R     AND211OXL      2  45.1  1963   624    8707    (-,-) 
  g14410__1309/O    -       B->O  F     NAND2AN        3  68.4   880   729    9436    (-,-) 
  g14401__4547/O    -       B->O  R     NOR2           5 101.3  1614   710   10146    (-,-) 
  g14385__6083/O    -       A->O  F     NOR2XL         2  44.5  1105   808   10954    (-,-) 
  g14370__4296/O    -       C->O  R     AND21OXL       2  40.5  1663   821   11775    (-,-) 
  g14322__2250/O    -       C->O  F     OR21AXL        3  65.3  1638   977   12752    (-,-) 
  g14236__2703/O    -       E->O  R     AND222OXL      1  27.7  1746   905   13657    (-,-) 
  g14226/O          -       A->O  F     INV            1  24.0   507   545   14203    (-,-) 
  array_reg[6][0]/D -       -     F     DFSH           1     -     -     0   14203    (-,-) 
#-------------------------------------------------------------------------------------------



Path 23: MET (45720 ps) Setup Check with Pin array_reg[3][0]/C->D
           View: slow_ss
          Group: SYSCLK
     Startpoint: (R) swp_cnt_reg[1]/C
          Clock: (R) SYSCLK
       Endpoint: (F) array_reg[3][0]/D
          Clock: (R) SYSCLK

                     Capture       Launch     
        Clock Edge:+   66000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   66000            0     
                                              
             Setup:-    1120                  
       Uncertainty:-    5000                  
     Required Time:=   59880                  
      Launch Clock:-       0                  
         Data Path:-   14160                  
             Slack:=   45720                  

#-------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  swp_cnt_reg[1]/C  -       -     R     (arrival)     87     -     0     -       0    (-,-) 
  swp_cnt_reg[1]/Q  -       C->Q  F     DFSH           3  67.7   651   733     733    (-,-) 
  g14635__2900/C    -       A->C  F     HADD           1  30.5   429   848    1581    (-,-) 
  g14587__5953/C    -       B->C  F     HADD           1  30.5   429   688    2268    (-,-) 
  g14524__2900/C    -       B->C  F     HADD           1  30.5   431   688    2956    (-,-) 
  g14474__2683/C    -       B->C  F     HADD           1  30.5   432   689    3644    (-,-) 
  g14439__7344/C    -       B->C  F     HADD           1  30.5   432   689    4334    (-,-) 
  g14426__9906/C    -       B->C  F     HADD           2  46.6   546   738    5071    (-,-) 
  g14422__2703/O    -       A->O  F     OR2            2  42.5   459   640    5711    (-,-) 
  g14420__7114/O    -       A->O  R     AND21OXL       1  26.6  1221   529    6240    (-,-) 
  g14418__5953/O    -       B->O  F     NOR3ANXL       1  26.6   859   678    6917    (-,-) 
  g14415__8757/O    -       A->O  R     OR31AXL        1  28.2  1580   654    7571    (-,-) 
  g14414__7675/O    -       C->O  F     OR2N1A         1  26.9   556   533    8104    (-,-) 
  g14412__2900/O    -       D->O  R     AND211OXL      2  45.1  1963   624    8728    (-,-) 
  g14410__1309/O    -       B->O  F     NAND2AN        3  68.4   880   729    9457    (-,-) 
  g14401__4547/O    -       B->O  R     NOR2           5 101.3  1614   710   10168    (-,-) 
  g14372__2683/O    -       A->O  F     AND21OXL       3  61.2  1609   969   11136    (-,-) 
  g14321__2250/O    -       C->O  R     AND21OXL       2  44.8  1835  1038   12174    (-,-) 
  g14308/O          -       A->O  F     INV            2  44.7   691   656   12830    (-,-) 
  g14215__7675/O    -       C->O  R     AND222OXL      1  28.7  1729   792   13622    (-,-) 
  g14208__4296/O    -       A->O  F     NAND2          1  24.0   608   538   14160    (-,-) 
  array_reg[3][0]/D -       -     F     DFSH           1     -     -     0   14160    (-,-) 
#-------------------------------------------------------------------------------------------



Path 24: MET (45720 ps) Setup Check with Pin array_reg[3][1]/C->D
           View: slow_ss
          Group: SYSCLK
     Startpoint: (R) swp_cnt_reg[1]/C
          Clock: (R) SYSCLK
       Endpoint: (F) array_reg[3][1]/D
          Clock: (R) SYSCLK

                     Capture       Launch     
        Clock Edge:+   66000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   66000            0     
                                              
             Setup:-    1120                  
       Uncertainty:-    5000                  
     Required Time:=   59880                  
      Launch Clock:-       0                  
         Data Path:-   14160                  
             Slack:=   45720                  

#-------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  swp_cnt_reg[1]/C  -       -     R     (arrival)     87     -     0     -       0    (-,-) 
  swp_cnt_reg[1]/Q  -       C->Q  F     DFSH           3  67.7   651   733     733    (-,-) 
  g14635__2900/C    -       A->C  F     HADD           1  30.5   429   848    1581    (-,-) 
  g14587__5953/C    -       B->C  F     HADD           1  30.5   429   688    2268    (-,-) 
  g14524__2900/C    -       B->C  F     HADD           1  30.5   431   688    2956    (-,-) 
  g14474__2683/C    -       B->C  F     HADD           1  30.5   432   689    3644    (-,-) 
  g14439__7344/C    -       B->C  F     HADD           1  30.5   432   689    4334    (-,-) 
  g14426__9906/C    -       B->C  F     HADD           2  46.6   546   738    5071    (-,-) 
  g14422__2703/O    -       A->O  F     OR2            2  42.5   459   640    5711    (-,-) 
  g14420__7114/O    -       A->O  R     AND21OXL       1  26.6  1221   529    6240    (-,-) 
  g14418__5953/O    -       B->O  F     NOR3ANXL       1  26.6   859   678    6917    (-,-) 
  g14415__8757/O    -       A->O  R     OR31AXL        1  28.2  1580   654    7571    (-,-) 
  g14414__7675/O    -       C->O  F     OR2N1A         1  26.9   556   533    8104    (-,-) 
  g14412__2900/O    -       D->O  R     AND211OXL      2  45.1  1963   624    8728    (-,-) 
  g14410__1309/O    -       B->O  F     NAND2AN        3  68.4   880   729    9457    (-,-) 
  g14401__4547/O    -       B->O  R     NOR2           5 101.3  1614   710   10168    (-,-) 
  g14372__2683/O    -       A->O  F     AND21OXL       3  61.2  1609   969   11136    (-,-) 
  g14321__2250/O    -       C->O  R     AND21OXL       2  44.8  1835  1038   12174    (-,-) 
  g14308/O          -       A->O  F     INV            2  44.7   691   656   12830    (-,-) 
  g14214__2391/O    -       C->O  R     AND222OXL      1  28.7  1729   792   13622    (-,-) 
  g14209__3772/O    -       A->O  F     NAND2          1  24.0   608   538   14160    (-,-) 
  array_reg[3][1]/D -       -     F     DFSH           1     -     -     0   14160    (-,-) 
#-------------------------------------------------------------------------------------------



Path 25: MET (45720 ps) Setup Check with Pin array_reg[4][2]/C->D
           View: slow_ss
          Group: SYSCLK
     Startpoint: (R) swp_cnt_reg[1]/C
          Clock: (R) SYSCLK
       Endpoint: (F) array_reg[4][2]/D
          Clock: (R) SYSCLK

                     Capture       Launch     
        Clock Edge:+   66000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   66000            0     
                                              
             Setup:-    1315                  
       Uncertainty:-    5000                  
     Required Time:=   59685                  
      Launch Clock:-       0                  
         Data Path:-   13965                  
             Slack:=   45720                  

#-------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  swp_cnt_reg[1]/C  -       -     R     (arrival)     87     -     0     -       0    (-,-) 
  swp_cnt_reg[1]/Q  -       C->Q  R     DFSH           3  67.7   763   727     727    (-,-) 
  g14716/O          -       A->O  F     INV            2  43.5   482   380    1107    (-,-) 
  g14659__8757/O    -       A->O  R     OR21AXL        1  27.7  1589   505    1613    (-,-) 
  g14654/O          -       A->O  F     INV            1  26.6   504   522    2135    (-,-) 
  g14616__1786/O    -       D->O  R     AND222OXL      1  25.8  1780   743    2878    (-,-) 
  g14589__1309/O    -       A->O  F     OR222AXL       1  32.3  1307   927    3805    (-,-) 
  g14537__9682/O    -       B->O  R     OR221A         1  27.6  1177   744    4549    (-,-) 
  g14479__6083/O    -       E->O  F     AND222OXL      1  26.9  1356   654    5203    (-,-) 
  g14455__1474/O    -       D->O  R     AND211OXL      1  26.6  1495   810    6012    (-,-) 
  g14435__6083/O    -       C->O  F     AND221OXL      1  26.9  1472   813    6825    (-,-) 
  g14429__5703/O    -       D->O  R     AND211OXL      1  26.4  1489   849    7674    (-,-) 
  g14412__2900/O    -       A->O  F     AND211OXL      2  45.1  1471   919    8593    (-,-) 
  g14410__1309/O    -       B->O  R     NAND2AN        3  68.4   974   785    9378    (-,-) 
  g14401__4547/O    -       B->O  F     NOR2           5 101.3  1141   651   10029    (-,-) 
  g14384__7114/O    -       A->O  R     NAND2          2  42.1  1025   633   10662    (-,-) 
  g14367__9906/O    -       A->O  R     NAND2AN        4  78.6  1241   840   11502    (-,-) 
  g14362/O          -       A->O  F     INV            3  64.1   708   567   12069    (-,-) 
  g14328__2683/O    -       A->O  F     AND2           3  60.5   578   759   12829    (-,-) 
  g14265__7344/O    -       C->O  R     AND22OXL       1  24.3  1268   509   13337    (-,-) 
  g14210__1474/O    -       C->O  F     OR211AXL       1  24.0  1143   627   13964    (-,-) 
  array_reg[4][2]/D -       -     F     DFSH           1     -     -     0   13965    (-,-) 
#-------------------------------------------------------------------------------------------



Path 26: MET (45742 ps) Setup Check with Pin array_reg[3][0]/C->D
           View: slow_ss
          Group: SYSCLK
     Startpoint: (R) swp_cnt_reg[0]/C
          Clock: (R) SYSCLK
       Endpoint: (F) array_reg[3][0]/D
          Clock: (R) SYSCLK

                     Capture       Launch     
        Clock Edge:+   66000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   66000            0     
                                              
             Setup:-    1120                  
       Uncertainty:-    5000                  
     Required Time:=   59880                  
      Launch Clock:-       0                  
         Data Path:-   14139                  
             Slack:=   45742                  

#-------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  swp_cnt_reg[0]/C  -       -     R     (arrival)     87     -     0     -       0    (-,-) 
  swp_cnt_reg[0]/Q  -       C->Q  F     DFSH           3  73.7   690   748     748    (-,-) 
  g14635__2900/C    -       B->C  F     HADD           1  30.5   429   812    1559    (-,-) 
  g14587__5953/C    -       B->C  F     HADD           1  30.5   429   688    2247    (-,-) 
  g14524__2900/C    -       B->C  F     HADD           1  30.5   431   688    2934    (-,-) 
  g14474__2683/C    -       B->C  F     HADD           1  30.5   432   689    3623    (-,-) 
  g14439__7344/C    -       B->C  F     HADD           1  30.5   432   689    4312    (-,-) 
  g14426__9906/C    -       B->C  F     HADD           2  46.6   546   738    5050    (-,-) 
  g14422__2703/O    -       A->O  F     OR2            2  42.5   459   640    5689    (-,-) 
  g14420__7114/O    -       A->O  R     AND21OXL       1  26.6  1221   529    6218    (-,-) 
  g14418__5953/O    -       B->O  F     NOR3ANXL       1  26.6   859   678    6896    (-,-) 
  g14415__8757/O    -       A->O  R     OR31AXL        1  28.2  1580   654    7550    (-,-) 
  g14414__7675/O    -       C->O  F     OR2N1A         1  26.9   556   533    8082    (-,-) 
  g14412__2900/O    -       D->O  R     AND211OXL      2  45.1  1963   624    8707    (-,-) 
  g14410__1309/O    -       B->O  F     NAND2AN        3  68.4   880   729    9436    (-,-) 
  g14401__4547/O    -       B->O  R     NOR2           5 101.3  1614   710   10146    (-,-) 
  g14372__2683/O    -       A->O  F     AND21OXL       3  61.2  1609   969   11115    (-,-) 
  g14321__2250/O    -       C->O  R     AND21OXL       2  44.8  1835  1038   12152    (-,-) 
  g14308/O          -       A->O  F     INV            2  44.7   691   656   12809    (-,-) 
  g14215__7675/O    -       C->O  R     AND222OXL      1  28.7  1729   792   13600    (-,-) 
  g14208__4296/O    -       A->O  F     NAND2          1  24.0   608   538   14139    (-,-) 
  array_reg[3][0]/D -       -     F     DFSH           1     -     -     0   14139    (-,-) 
#-------------------------------------------------------------------------------------------



Path 27: MET (45742 ps) Setup Check with Pin array_reg[3][1]/C->D
           View: slow_ss
          Group: SYSCLK
     Startpoint: (R) swp_cnt_reg[0]/C
          Clock: (R) SYSCLK
       Endpoint: (F) array_reg[3][1]/D
          Clock: (R) SYSCLK

                     Capture       Launch     
        Clock Edge:+   66000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   66000            0     
                                              
             Setup:-    1120                  
       Uncertainty:-    5000                  
     Required Time:=   59880                  
      Launch Clock:-       0                  
         Data Path:-   14139                  
             Slack:=   45742                  

#-------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  swp_cnt_reg[0]/C  -       -     R     (arrival)     87     -     0     -       0    (-,-) 
  swp_cnt_reg[0]/Q  -       C->Q  F     DFSH           3  73.7   690   748     748    (-,-) 
  g14635__2900/C    -       B->C  F     HADD           1  30.5   429   812    1559    (-,-) 
  g14587__5953/C    -       B->C  F     HADD           1  30.5   429   688    2247    (-,-) 
  g14524__2900/C    -       B->C  F     HADD           1  30.5   431   688    2934    (-,-) 
  g14474__2683/C    -       B->C  F     HADD           1  30.5   432   689    3623    (-,-) 
  g14439__7344/C    -       B->C  F     HADD           1  30.5   432   689    4312    (-,-) 
  g14426__9906/C    -       B->C  F     HADD           2  46.6   546   738    5050    (-,-) 
  g14422__2703/O    -       A->O  F     OR2            2  42.5   459   640    5689    (-,-) 
  g14420__7114/O    -       A->O  R     AND21OXL       1  26.6  1221   529    6218    (-,-) 
  g14418__5953/O    -       B->O  F     NOR3ANXL       1  26.6   859   678    6896    (-,-) 
  g14415__8757/O    -       A->O  R     OR31AXL        1  28.2  1580   654    7550    (-,-) 
  g14414__7675/O    -       C->O  F     OR2N1A         1  26.9   556   533    8082    (-,-) 
  g14412__2900/O    -       D->O  R     AND211OXL      2  45.1  1963   624    8707    (-,-) 
  g14410__1309/O    -       B->O  F     NAND2AN        3  68.4   880   729    9436    (-,-) 
  g14401__4547/O    -       B->O  R     NOR2           5 101.3  1614   710   10146    (-,-) 
  g14372__2683/O    -       A->O  F     AND21OXL       3  61.2  1609   969   11115    (-,-) 
  g14321__2250/O    -       C->O  R     AND21OXL       2  44.8  1835  1038   12152    (-,-) 
  g14308/O          -       A->O  F     INV            2  44.7   691   656   12809    (-,-) 
  g14214__2391/O    -       C->O  R     AND222OXL      1  28.7  1729   792   13600    (-,-) 
  g14209__3772/O    -       A->O  F     NAND2          1  24.0   608   538   14139    (-,-) 
  array_reg[3][1]/D -       -     F     DFSH           1     -     -     0   14139    (-,-) 
#-------------------------------------------------------------------------------------------



Path 28: MET (45753 ps) Setup Check with Pin array_reg[6][1]/C->D
           View: slow_ss
          Group: SYSCLK
     Startpoint: (R) swp_cnt_reg[1]/C
          Clock: (R) SYSCLK
       Endpoint: (F) array_reg[6][1]/D
          Clock: (R) SYSCLK

                     Capture       Launch     
        Clock Edge:+   66000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   66000            0     
                                              
             Setup:-    1120                  
       Uncertainty:-    5000                  
     Required Time:=   59880                  
      Launch Clock:-       0                  
         Data Path:-   14128                  
             Slack:=   45753                  

#-------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  swp_cnt_reg[1]/C  -       -     R     (arrival)     87     -     0     -       0    (-,-) 
  swp_cnt_reg[1]/Q  -       C->Q  F     DFSH           3  67.7   651   733     733    (-,-) 
  g14716/O          -       A->O  R     INV            2  43.5   700   436    1169    (-,-) 
  g14659__8757/O    -       A->O  F     OR21AXL        1  27.7  1152   469    1638    (-,-) 
  g14654/O          -       A->O  R     INV            1  26.6   583   557    2195    (-,-) 
  g14616__1786/O    -       D->O  F     AND222OXL      1  25.8  1448   571    2766    (-,-) 
  g14589__1309/O    -       A->O  R     OR222AXL       1  32.3  2138  1035    3802    (-,-) 
  g14537__9682/O    -       B->O  F     OR221A         1  27.6   938   777    4578    (-,-) 
  g14479__6083/O    -       E->O  R     AND222OXL      1  26.9  1694   642    5220    (-,-) 
  g14455__1474/O    -       D->O  F     AND211OXL      1  26.6  1264   769    5989    (-,-) 
  g14435__6083/O    -       C->O  R     AND221OXL      1  26.9  1595   888    6878    (-,-) 
  g14429__5703/O    -       D->O  F     AND211OXL      1  26.4  1260   740    7618    (-,-) 
  g14412__2900/O    -       A->O  R     AND211OXL      2  45.1  1963  1004    8622    (-,-) 
  g14410__1309/O    -       B->O  F     NAND2AN        3  68.4   880   729    9351    (-,-) 
  g14401__4547/O    -       B->O  R     NOR2           5 101.3  1614   710   10061    (-,-) 
  g14385__6083/O    -       A->O  F     NOR2XL         2  44.5  1105   808   10869    (-,-) 
  g14370__4296/O    -       C->O  R     AND21OXL       2  40.5  1663   821   11690    (-,-) 
  g14322__2250/O    -       C->O  F     OR21AXL        3  65.3  1638   977   12667    (-,-) 
  g14233__5795/O    -       E->O  R     AND222OXL      1  28.7  1775   912   13579    (-,-) 
  g14205__8757/O    -       A->O  F     NAND2          1  24.0   608   548   14128    (-,-) 
  array_reg[6][1]/D -       -     F     DFSH           1     -     -     0   14128    (-,-) 
#-------------------------------------------------------------------------------------------



Path 29: MET (45760 ps) Setup Check with Pin array_reg[6][2]/C->D
           View: slow_ss
          Group: SYSCLK
     Startpoint: (R) swp_cnt_reg[1]/C
          Clock: (R) SYSCLK
       Endpoint: (F) array_reg[6][2]/D
          Clock: (R) SYSCLK

                     Capture       Launch     
        Clock Edge:+   66000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   66000            0     
                                              
             Setup:-    1120                  
       Uncertainty:-    5000                  
     Required Time:=   59880                  
      Launch Clock:-       0                  
         Data Path:-   14121                  
             Slack:=   45760                  

#-------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  swp_cnt_reg[1]/C  -       -     R     (arrival)     87     -     0     -       0    (-,-) 
  swp_cnt_reg[1]/Q  -       C->Q  F     DFSH           3  67.7   651   733     733    (-,-) 
  g14716/O          -       A->O  R     INV            2  43.5   700   436    1169    (-,-) 
  g14659__8757/O    -       A->O  F     OR21AXL        1  27.7  1152   469    1638    (-,-) 
  g14654/O          -       A->O  R     INV            1  26.6   583   557    2195    (-,-) 
  g14616__1786/O    -       D->O  F     AND222OXL      1  25.8  1448   571    2766    (-,-) 
  g14589__1309/O    -       A->O  R     OR222AXL       1  32.3  2138  1035    3802    (-,-) 
  g14537__9682/O    -       B->O  F     OR221A         1  27.6   938   777    4578    (-,-) 
  g14479__6083/O    -       E->O  R     AND222OXL      1  26.9  1694   642    5220    (-,-) 
  g14455__1474/O    -       D->O  F     AND211OXL      1  26.6  1264   769    5989    (-,-) 
  g14435__6083/O    -       C->O  R     AND221OXL      1  26.9  1595   888    6878    (-,-) 
  g14429__5703/O    -       D->O  F     AND211OXL      1  26.4  1260   740    7618    (-,-) 
  g14412__2900/O    -       A->O  R     AND211OXL      2  45.1  1963  1004    8622    (-,-) 
  g14410__1309/O    -       B->O  F     NAND2AN        3  68.4   880   729    9351    (-,-) 
  g14401__4547/O    -       B->O  R     NOR2           5 101.3  1614   710   10061    (-,-) 
  g14385__6083/O    -       A->O  F     NOR2XL         2  44.5  1105   808   10869    (-,-) 
  g14370__4296/O    -       C->O  R     AND21OXL       2  40.5  1663   821   11690    (-,-) 
  g14322__2250/O    -       C->O  F     OR21AXL        3  65.3  1638   977   12667    (-,-) 
  g14228__8780/O    -       E->O  R     AND222OXL      1  28.7  1744   912   13579    (-,-) 
  g14206__7118/O    -       A->O  F     NAND2          1  24.0   608   541   14121    (-,-) 
  array_reg[6][2]/D -       -     F     DFSH           1     -     -     0   14121    (-,-) 
#-------------------------------------------------------------------------------------------



Path 30: MET (45778 ps) Setup Check with Pin array_reg[4][2]/C->D
           View: slow_ss
          Group: SYSCLK
     Startpoint: (R) swp_cnt_reg[1]/C
          Clock: (R) SYSCLK
       Endpoint: (R) array_reg[4][2]/D
          Clock: (R) SYSCLK

                     Capture       Launch     
        Clock Edge:+   66000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   66000            0     
                                              
             Setup:-     938                  
       Uncertainty:-    5000                  
     Required Time:=   60062                  
      Launch Clock:-       0                  
         Data Path:-   14284                  
             Slack:=   45778                  

#-------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  swp_cnt_reg[1]/C  -       -     R     (arrival)     87     -     0     -       0    (-,-) 
  swp_cnt_reg[1]/Q  -       C->Q  F     DFSH           3  67.7   651   733     733    (-,-) 
  g14635__2900/C    -       A->C  F     HADD           1  30.5   429   848    1581    (-,-) 
  g14587__5953/C    -       B->C  F     HADD           1  30.5   429   688    2268    (-,-) 
  g14524__2900/C    -       B->C  F     HADD           1  30.5   431   688    2956    (-,-) 
  g14474__2683/C    -       B->C  F     HADD           1  30.5   432   689    3644    (-,-) 
  g14439__7344/C    -       B->C  F     HADD           1  30.5   432   689    4334    (-,-) 
  g14426__9906/C    -       B->C  F     HADD           2  46.6   546   738    5071    (-,-) 
  g14422__2703/O    -       A->O  F     OR2            2  42.5   459   640    5711    (-,-) 
  g14420__7114/O    -       A->O  R     AND21OXL       1  26.6  1221   529    6240    (-,-) 
  g14418__5953/O    -       B->O  F     NOR3ANXL       1  26.6   859   678    6917    (-,-) 
  g14415__8757/O    -       A->O  R     OR31AXL        1  28.2  1580   654    7571    (-,-) 
  g14414__7675/O    -       C->O  F     OR2N1A         1  26.9   556   533    8104    (-,-) 
  g14412__2900/O    -       D->O  R     AND211OXL      2  45.1  1963   624    8728    (-,-) 
  g14410__1309/O    -       B->O  F     NAND2AN        3  68.4   880   729    9457    (-,-) 
  g14401__4547/O    -       B->O  R     NOR2           5 101.3  1614   710   10168    (-,-) 
  g14384__7114/O    -       A->O  F     NAND2          2  42.1   766   587   10755    (-,-) 
  g14367__9906/O    -       A->O  F     NAND2AN        4  78.6  1036   801   11555    (-,-) 
  g14362/O          -       A->O  R     INV            3  64.1   998   654   12209    (-,-) 
  g14328__2683/O    -       A->O  R     AND2           3  60.5   869   791   13000    (-,-) 
  g14265__7344/O    -       C->O  F     AND22OXL       1  24.3  1145   512   13512    (-,-) 
  g14210__1474/O    -       C->O  R     OR211AXL       1  24.0  1368   772   14284    (-,-) 
  array_reg[4][2]/D -       -     R     DFSH           1     -     -     0   14284    (-,-) 
#-------------------------------------------------------------------------------------------



Path 31: MET (45799 ps) Setup Check with Pin array_reg[6][0]/C->D
           View: slow_ss
          Group: SYSCLK
     Startpoint: (R) swp_cnt_reg[1]/C
          Clock: (R) SYSCLK
       Endpoint: (F) array_reg[6][0]/D
          Clock: (R) SYSCLK

                     Capture       Launch     
        Clock Edge:+   66000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   66000            0     
                                              
             Setup:-    1083                  
       Uncertainty:-    5000                  
     Required Time:=   59917                  
      Launch Clock:-       0                  
         Data Path:-   14118                  
             Slack:=   45799                  

#-------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  swp_cnt_reg[1]/C  -       -     R     (arrival)     87     -     0     -       0    (-,-) 
  swp_cnt_reg[1]/Q  -       C->Q  F     DFSH           3  67.7   651   733     733    (-,-) 
  g14716/O          -       A->O  R     INV            2  43.5   700   436    1169    (-,-) 
  g14659__8757/O    -       A->O  F     OR21AXL        1  27.7  1152   469    1638    (-,-) 
  g14654/O          -       A->O  R     INV            1  26.6   583   557    2195    (-,-) 
  g14616__1786/O    -       D->O  F     AND222OXL      1  25.8  1448   571    2766    (-,-) 
  g14589__1309/O    -       A->O  R     OR222AXL       1  32.3  2138  1035    3802    (-,-) 
  g14537__9682/O    -       B->O  F     OR221A         1  27.6   938   777    4578    (-,-) 
  g14479__6083/O    -       E->O  R     AND222OXL      1  26.9  1694   642    5220    (-,-) 
  g14455__1474/O    -       D->O  F     AND211OXL      1  26.6  1264   769    5989    (-,-) 
  g14435__6083/O    -       C->O  R     AND221OXL      1  26.9  1595   888    6878    (-,-) 
  g14429__5703/O    -       D->O  F     AND211OXL      1  26.4  1260   740    7618    (-,-) 
  g14412__2900/O    -       A->O  R     AND211OXL      2  45.1  1963  1004    8622    (-,-) 
  g14410__1309/O    -       B->O  F     NAND2AN        3  68.4   880   729    9351    (-,-) 
  g14401__4547/O    -       B->O  R     NOR2           5 101.3  1614   710   10061    (-,-) 
  g14385__6083/O    -       A->O  F     NOR2XL         2  44.5  1105   808   10869    (-,-) 
  g14370__4296/O    -       C->O  R     AND21OXL       2  40.5  1663   821   11690    (-,-) 
  g14322__2250/O    -       C->O  F     OR21AXL        3  65.3  1638   977   12667    (-,-) 
  g14236__2703/O    -       E->O  R     AND222OXL      1  27.7  1746   905   13572    (-,-) 
  g14226/O          -       A->O  F     INV            1  24.0   507   545   14118    (-,-) 
  array_reg[6][0]/D -       -     F     DFSH           1     -     -     0   14118    (-,-) 
#-------------------------------------------------------------------------------------------



Path 32: MET (45799 ps) Setup Check with Pin array_reg[4][2]/C->D
           View: slow_ss
          Group: SYSCLK
     Startpoint: (R) swp_cnt_reg[0]/C
          Clock: (R) SYSCLK
       Endpoint: (R) array_reg[4][2]/D
          Clock: (R) SYSCLK

                     Capture       Launch     
        Clock Edge:+   66000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   66000            0     
                                              
             Setup:-     938                  
       Uncertainty:-    5000                  
     Required Time:=   60062                  
      Launch Clock:-       0                  
         Data Path:-   14262                  
             Slack:=   45799                  

#-------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  swp_cnt_reg[0]/C  -       -     R     (arrival)     87     -     0     -       0    (-,-) 
  swp_cnt_reg[0]/Q  -       C->Q  F     DFSH           3  73.7   690   748     748    (-,-) 
  g14635__2900/C    -       B->C  F     HADD           1  30.5   429   812    1559    (-,-) 
  g14587__5953/C    -       B->C  F     HADD           1  30.5   429   688    2247    (-,-) 
  g14524__2900/C    -       B->C  F     HADD           1  30.5   431   688    2934    (-,-) 
  g14474__2683/C    -       B->C  F     HADD           1  30.5   432   689    3623    (-,-) 
  g14439__7344/C    -       B->C  F     HADD           1  30.5   432   689    4312    (-,-) 
  g14426__9906/C    -       B->C  F     HADD           2  46.6   546   738    5050    (-,-) 
  g14422__2703/O    -       A->O  F     OR2            2  42.5   459   640    5689    (-,-) 
  g14420__7114/O    -       A->O  R     AND21OXL       1  26.6  1221   529    6218    (-,-) 
  g14418__5953/O    -       B->O  F     NOR3ANXL       1  26.6   859   678    6896    (-,-) 
  g14415__8757/O    -       A->O  R     OR31AXL        1  28.2  1580   654    7550    (-,-) 
  g14414__7675/O    -       C->O  F     OR2N1A         1  26.9   556   533    8082    (-,-) 
  g14412__2900/O    -       D->O  R     AND211OXL      2  45.1  1963   624    8707    (-,-) 
  g14410__1309/O    -       B->O  F     NAND2AN        3  68.4   880   729    9436    (-,-) 
  g14401__4547/O    -       B->O  R     NOR2           5 101.3  1614   710   10146    (-,-) 
  g14384__7114/O    -       A->O  F     NAND2          2  42.1   766   587   10733    (-,-) 
  g14367__9906/O    -       A->O  F     NAND2AN        4  78.6  1036   801   11534    (-,-) 
  g14362/O          -       A->O  R     INV            3  64.1   998   654   12188    (-,-) 
  g14328__2683/O    -       A->O  R     AND2           3  60.5   869   791   12978    (-,-) 
  g14265__7344/O    -       C->O  F     AND22OXL       1  24.3  1145   512   13490    (-,-) 
  g14210__1474/O    -       C->O  R     OR211AXL       1  24.0  1368   772   14262    (-,-) 
  array_reg[4][2]/D -       -     R     DFSH           1     -     -     0   14262    (-,-) 
#-------------------------------------------------------------------------------------------



Path 33: MET (45800 ps) Setup Check with Pin array_reg[4][1]/C->D
           View: slow_ss
          Group: SYSCLK
     Startpoint: (R) swp_cnt_reg[1]/C
          Clock: (R) SYSCLK
       Endpoint: (F) array_reg[4][1]/D
          Clock: (R) SYSCLK

                     Capture       Launch     
        Clock Edge:+   66000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   66000            0     
                                              
             Setup:-    1214                  
       Uncertainty:-    5000                  
     Required Time:=   59786                  
      Launch Clock:-       0                  
         Data Path:-   13985                  
             Slack:=   45800                  

#-------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  swp_cnt_reg[1]/C  -       -     R     (arrival)     87     -     0     -       0    (-,-) 
  swp_cnt_reg[1]/Q  -       C->Q  R     DFSH           3  67.7   763   727     727    (-,-) 
  g14716/O          -       A->O  F     INV            2  43.5   482   380    1107    (-,-) 
  g14659__8757/O    -       A->O  R     OR21AXL        1  27.7  1589   505    1613    (-,-) 
  g14654/O          -       A->O  F     INV            1  26.6   504   522    2135    (-,-) 
  g14616__1786/O    -       D->O  R     AND222OXL      1  25.8  1780   743    2878    (-,-) 
  g14589__1309/O    -       A->O  F     OR222AXL       1  32.3  1307   927    3805    (-,-) 
  g14537__9682/O    -       B->O  R     OR221A         1  27.6  1177   744    4549    (-,-) 
  g14479__6083/O    -       E->O  F     AND222OXL      1  26.9  1356   654    5203    (-,-) 
  g14455__1474/O    -       D->O  R     AND211OXL      1  26.6  1495   810    6012    (-,-) 
  g14435__6083/O    -       C->O  F     AND221OXL      1  26.9  1472   813    6825    (-,-) 
  g14429__5703/O    -       D->O  R     AND211OXL      1  26.4  1489   849    7674    (-,-) 
  g14412__2900/O    -       A->O  F     AND211OXL      2  45.1  1471   919    8593    (-,-) 
  g14410__1309/O    -       B->O  R     NAND2AN        3  68.4   974   785    9378    (-,-) 
  g14401__4547/O    -       B->O  F     NOR2           5 101.3  1141   651   10029    (-,-) 
  g14384__7114/O    -       A->O  R     NAND2          2  42.1  1025   633   10662    (-,-) 
  g14367__9906/O    -       A->O  R     NAND2AN        4  78.6  1241   840   11502    (-,-) 
  g14362/O          -       A->O  F     INV            3  64.1   708   567   12069    (-,-) 
  g14328__2683/O    -       A->O  F     AND2           3  60.5   578   759   12829    (-,-) 
  g14264__9906/O    -       C->O  R     AND22OXL       1  24.6  1276   511   13339    (-,-) 
  g14232__4547/O    -       C->O  F     OR21AXL        1  24.0   867   646   13985    (-,-) 
  array_reg[4][1]/D -       -     F     DFSH           1     -     -     0   13985    (-,-) 
#-------------------------------------------------------------------------------------------



Path 34: MET (45800 ps) Setup Check with Pin array_reg[4][0]/C->D
           View: slow_ss
          Group: SYSCLK
     Startpoint: (R) swp_cnt_reg[1]/C
          Clock: (R) SYSCLK
       Endpoint: (F) array_reg[4][0]/D
          Clock: (R) SYSCLK

                     Capture       Launch     
        Clock Edge:+   66000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   66000            0     
                                              
             Setup:-    1214                  
       Uncertainty:-    5000                  
     Required Time:=   59786                  
      Launch Clock:-       0                  
         Data Path:-   13985                  
             Slack:=   45800                  

#-------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  swp_cnt_reg[1]/C  -       -     R     (arrival)     87     -     0     -       0    (-,-) 
  swp_cnt_reg[1]/Q  -       C->Q  R     DFSH           3  67.7   763   727     727    (-,-) 
  g14716/O          -       A->O  F     INV            2  43.5   482   380    1107    (-,-) 
  g14659__8757/O    -       A->O  R     OR21AXL        1  27.7  1589   505    1613    (-,-) 
  g14654/O          -       A->O  F     INV            1  26.6   504   522    2135    (-,-) 
  g14616__1786/O    -       D->O  R     AND222OXL      1  25.8  1780   743    2878    (-,-) 
  g14589__1309/O    -       A->O  F     OR222AXL       1  32.3  1307   927    3805    (-,-) 
  g14537__9682/O    -       B->O  R     OR221A         1  27.6  1177   744    4549    (-,-) 
  g14479__6083/O    -       E->O  F     AND222OXL      1  26.9  1356   654    5203    (-,-) 
  g14455__1474/O    -       D->O  R     AND211OXL      1  26.6  1495   810    6012    (-,-) 
  g14435__6083/O    -       C->O  F     AND221OXL      1  26.9  1472   813    6825    (-,-) 
  g14429__5703/O    -       D->O  R     AND211OXL      1  26.4  1489   849    7674    (-,-) 
  g14412__2900/O    -       A->O  F     AND211OXL      2  45.1  1471   919    8593    (-,-) 
  g14410__1309/O    -       B->O  R     NAND2AN        3  68.4   974   785    9378    (-,-) 
  g14401__4547/O    -       B->O  F     NOR2           5 101.3  1141   651   10029    (-,-) 
  g14384__7114/O    -       A->O  R     NAND2          2  42.1  1025   633   10662    (-,-) 
  g14367__9906/O    -       A->O  R     NAND2AN        4  78.6  1241   840   11502    (-,-) 
  g14362/O          -       A->O  F     INV            3  64.1   708   567   12069    (-,-) 
  g14328__2683/O    -       A->O  F     AND2           3  60.5   578   759   12829    (-,-) 
  g14263__5019/O    -       C->O  R     AND22OXL       1  24.6  1276   511   13339    (-,-) 
  g14231__1309/O    -       C->O  F     OR21AXL        1  24.0   867   646   13985    (-,-) 
  array_reg[4][0]/D -       -     F     DFSH           1     -     -     0   13985    (-,-) 
#-------------------------------------------------------------------------------------------



Path 35: MET (45821 ps) Setup Check with Pin array_reg[5][0]/C->D
           View: slow_ss
          Group: SYSCLK
     Startpoint: (R) swp_cnt_reg[1]/C
          Clock: (R) SYSCLK
       Endpoint: (F) array_reg[5][0]/D
          Clock: (R) SYSCLK

                     Capture       Launch     
        Clock Edge:+   66000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   66000            0     
                                              
             Setup:-    1120                  
       Uncertainty:-    5000                  
     Required Time:=   59880                  
      Launch Clock:-       0                  
         Data Path:-   14060                  
             Slack:=   45821                  

#-------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  swp_cnt_reg[1]/C  -       -     R     (arrival)     87     -     0     -       0    (-,-) 
  swp_cnt_reg[1]/Q  -       C->Q  F     DFSH           3  67.7   651   733     733    (-,-) 
  g14635__2900/C    -       A->C  F     HADD           1  30.5   429   848    1581    (-,-) 
  g14587__5953/C    -       B->C  F     HADD           1  30.5   429   688    2268    (-,-) 
  g14524__2900/C    -       B->C  F     HADD           1  30.5   431   688    2956    (-,-) 
  g14474__2683/C    -       B->C  F     HADD           1  30.5   432   689    3644    (-,-) 
  g14439__7344/C    -       B->C  F     HADD           1  30.5   432   689    4334    (-,-) 
  g14426__9906/C    -       B->C  F     HADD           2  46.6   546   738    5071    (-,-) 
  g14422__2703/O    -       A->O  F     OR2            2  42.5   459   640    5711    (-,-) 
  g14420__7114/O    -       A->O  R     AND21OXL       1  26.6  1221   529    6240    (-,-) 
  g14418__5953/O    -       B->O  F     NOR3ANXL       1  26.6   859   678    6917    (-,-) 
  g14415__8757/O    -       A->O  R     OR31AXL        1  28.2  1580   654    7571    (-,-) 
  g14414__7675/O    -       C->O  F     OR2N1A         1  26.9   556   533    8104    (-,-) 
  g14412__2900/O    -       D->O  R     AND211OXL      2  45.1  1963   624    8728    (-,-) 
  g14410__1309/O    -       B->O  F     NAND2AN        3  68.4   880   729    9457    (-,-) 
  g14401__4547/O    -       B->O  R     NOR2           5 101.3  1614   710   10168    (-,-) 
  g14372__2683/O    -       A->O  F     AND21OXL       3  61.2  1609   969   11136    (-,-) 
  g14368/O          -       A->O  R     INV            1  24.6   620   701   11838    (-,-) 
  g14334__7344/O    -       C->O  F     OR21AXL        3  62.6  1528   618   12455    (-,-) 
  g14227__1857/O    -       C->O  R     AND222OXL      1  28.7  1728  1066   13521    (-,-) 
  g14211__2683/O    -       A->O  F     NAND2          1  24.0   608   538   14060    (-,-) 
  array_reg[5][0]/D -       -     F     DFSH           1     -     -     0   14060    (-,-) 
#-------------------------------------------------------------------------------------------



Path 36: MET (45821 ps) Setup Check with Pin array_reg[5][2]/C->D
           View: slow_ss
          Group: SYSCLK
     Startpoint: (R) swp_cnt_reg[1]/C
          Clock: (R) SYSCLK
       Endpoint: (F) array_reg[5][2]/D
          Clock: (R) SYSCLK

                     Capture       Launch     
        Clock Edge:+   66000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   66000            0     
                                              
             Setup:-    1120                  
       Uncertainty:-    5000                  
     Required Time:=   59880                  
      Launch Clock:-       0                  
         Data Path:-   14060                  
             Slack:=   45821                  

#-------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  swp_cnt_reg[1]/C  -       -     R     (arrival)     87     -     0     -       0    (-,-) 
  swp_cnt_reg[1]/Q  -       C->Q  F     DFSH           3  67.7   651   733     733    (-,-) 
  g14635__2900/C    -       A->C  F     HADD           1  30.5   429   848    1581    (-,-) 
  g14587__5953/C    -       B->C  F     HADD           1  30.5   429   688    2268    (-,-) 
  g14524__2900/C    -       B->C  F     HADD           1  30.5   431   688    2956    (-,-) 
  g14474__2683/C    -       B->C  F     HADD           1  30.5   432   689    3644    (-,-) 
  g14439__7344/C    -       B->C  F     HADD           1  30.5   432   689    4334    (-,-) 
  g14426__9906/C    -       B->C  F     HADD           2  46.6   546   738    5071    (-,-) 
  g14422__2703/O    -       A->O  F     OR2            2  42.5   459   640    5711    (-,-) 
  g14420__7114/O    -       A->O  R     AND21OXL       1  26.6  1221   529    6240    (-,-) 
  g14418__5953/O    -       B->O  F     NOR3ANXL       1  26.6   859   678    6917    (-,-) 
  g14415__8757/O    -       A->O  R     OR31AXL        1  28.2  1580   654    7571    (-,-) 
  g14414__7675/O    -       C->O  F     OR2N1A         1  26.9   556   533    8104    (-,-) 
  g14412__2900/O    -       D->O  R     AND211OXL      2  45.1  1963   624    8728    (-,-) 
  g14410__1309/O    -       B->O  F     NAND2AN        3  68.4   880   729    9457    (-,-) 
  g14401__4547/O    -       B->O  R     NOR2           5 101.3  1614   710   10168    (-,-) 
  g14372__2683/O    -       A->O  F     AND21OXL       3  61.2  1609   969   11136    (-,-) 
  g14368/O          -       A->O  R     INV            1  24.6   620   701   11838    (-,-) 
  g14334__7344/O    -       C->O  F     OR21AXL        3  62.6  1528   618   12455    (-,-) 
  g14235__6083/O    -       C->O  R     AND222OXL      1  28.7  1728  1066   13521    (-,-) 
  g14204__6877/O    -       A->O  F     NAND2          1  24.0   608   538   14060    (-,-) 
  array_reg[5][2]/D -       -     F     DFSH           1     -     -     0   14060    (-,-) 
#-------------------------------------------------------------------------------------------



Path 37: MET (45827 ps) Setup Check with Pin array_reg[3][0]/C->D
           View: slow_ss
          Group: SYSCLK
     Startpoint: (R) swp_cnt_reg[1]/C
          Clock: (R) SYSCLK
       Endpoint: (F) array_reg[3][0]/D
          Clock: (R) SYSCLK

                     Capture       Launch     
        Clock Edge:+   66000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   66000            0     
                                              
             Setup:-    1120                  
       Uncertainty:-    5000                  
     Required Time:=   59880                  
      Launch Clock:-       0                  
         Data Path:-   14054                  
             Slack:=   45827                  

#-------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  swp_cnt_reg[1]/C  -       -     R     (arrival)     87     -     0     -       0    (-,-) 
  swp_cnt_reg[1]/Q  -       C->Q  F     DFSH           3  67.7   651   733     733    (-,-) 
  g14716/O          -       A->O  R     INV            2  43.5   700   436    1169    (-,-) 
  g14659__8757/O    -       A->O  F     OR21AXL        1  27.7  1152   469    1638    (-,-) 
  g14654/O          -       A->O  R     INV            1  26.6   583   557    2195    (-,-) 
  g14616__1786/O    -       D->O  F     AND222OXL      1  25.8  1448   571    2766    (-,-) 
  g14589__1309/O    -       A->O  R     OR222AXL       1  32.3  2138  1035    3802    (-,-) 
  g14537__9682/O    -       B->O  F     OR221A         1  27.6   938   777    4578    (-,-) 
  g14479__6083/O    -       E->O  R     AND222OXL      1  26.9  1694   642    5220    (-,-) 
  g14455__1474/O    -       D->O  F     AND211OXL      1  26.6  1264   769    5989    (-,-) 
  g14435__6083/O    -       C->O  R     AND221OXL      1  26.9  1595   888    6878    (-,-) 
  g14429__5703/O    -       D->O  F     AND211OXL      1  26.4  1260   740    7618    (-,-) 
  g14412__2900/O    -       A->O  R     AND211OXL      2  45.1  1963  1004    8622    (-,-) 
  g14410__1309/O    -       B->O  F     NAND2AN        3  68.4   880   729    9351    (-,-) 
  g14401__4547/O    -       B->O  R     NOR2           5 101.3  1614   710   10061    (-,-) 
  g14372__2683/O    -       A->O  F     AND21OXL       3  61.2  1609   969   11030    (-,-) 
  g14321__2250/O    -       C->O  R     AND21OXL       2  44.8  1835  1038   12067    (-,-) 
  g14308/O          -       A->O  F     INV            2  44.7   691   656   12724    (-,-) 
  g14215__7675/O    -       C->O  R     AND222OXL      1  28.7  1729   792   13515    (-,-) 
  g14208__4296/O    -       A->O  F     NAND2          1  24.0   608   538   14054    (-,-) 
  array_reg[3][0]/D -       -     F     DFSH           1     -     -     0   14054    (-,-) 
#-------------------------------------------------------------------------------------------



Path 38: MET (45827 ps) Setup Check with Pin array_reg[3][1]/C->D
           View: slow_ss
          Group: SYSCLK
     Startpoint: (R) swp_cnt_reg[1]/C
          Clock: (R) SYSCLK
       Endpoint: (F) array_reg[3][1]/D
          Clock: (R) SYSCLK

                     Capture       Launch     
        Clock Edge:+   66000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   66000            0     
                                              
             Setup:-    1120                  
       Uncertainty:-    5000                  
     Required Time:=   59880                  
      Launch Clock:-       0                  
         Data Path:-   14054                  
             Slack:=   45827                  

#-------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  swp_cnt_reg[1]/C  -       -     R     (arrival)     87     -     0     -       0    (-,-) 
  swp_cnt_reg[1]/Q  -       C->Q  F     DFSH           3  67.7   651   733     733    (-,-) 
  g14716/O          -       A->O  R     INV            2  43.5   700   436    1169    (-,-) 
  g14659__8757/O    -       A->O  F     OR21AXL        1  27.7  1152   469    1638    (-,-) 
  g14654/O          -       A->O  R     INV            1  26.6   583   557    2195    (-,-) 
  g14616__1786/O    -       D->O  F     AND222OXL      1  25.8  1448   571    2766    (-,-) 
  g14589__1309/O    -       A->O  R     OR222AXL       1  32.3  2138  1035    3802    (-,-) 
  g14537__9682/O    -       B->O  F     OR221A         1  27.6   938   777    4578    (-,-) 
  g14479__6083/O    -       E->O  R     AND222OXL      1  26.9  1694   642    5220    (-,-) 
  g14455__1474/O    -       D->O  F     AND211OXL      1  26.6  1264   769    5989    (-,-) 
  g14435__6083/O    -       C->O  R     AND221OXL      1  26.9  1595   888    6878    (-,-) 
  g14429__5703/O    -       D->O  F     AND211OXL      1  26.4  1260   740    7618    (-,-) 
  g14412__2900/O    -       A->O  R     AND211OXL      2  45.1  1963  1004    8622    (-,-) 
  g14410__1309/O    -       B->O  F     NAND2AN        3  68.4   880   729    9351    (-,-) 
  g14401__4547/O    -       B->O  R     NOR2           5 101.3  1614   710   10061    (-,-) 
  g14372__2683/O    -       A->O  F     AND21OXL       3  61.2  1609   969   11030    (-,-) 
  g14321__2250/O    -       C->O  R     AND21OXL       2  44.8  1835  1038   12067    (-,-) 
  g14308/O          -       A->O  F     INV            2  44.7   691   656   12724    (-,-) 
  g14214__2391/O    -       C->O  R     AND222OXL      1  28.7  1729   792   13515    (-,-) 
  g14209__3772/O    -       A->O  F     NAND2          1  24.0   608   538   14054    (-,-) 
  array_reg[3][1]/D -       -     F     DFSH           1     -     -     0   14054    (-,-) 
#-------------------------------------------------------------------------------------------



Path 39: MET (45832 ps) Setup Check with Pin swp_cnt_reg[11]/C->D
           View: slow_ss
          Group: SYSCLK
     Startpoint: (R) i_reg[2]/C
          Clock: (R) SYSCLK
       Endpoint: (F) swp_cnt_reg[11]/D
          Clock: (R) SYSCLK

                     Capture       Launch     
        Clock Edge:+   66000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   66000            0     
                                              
             Setup:-    1197                  
       Uncertainty:-    5000                  
     Required Time:=   59803                  
      Launch Clock:-       0                  
         Data Path:-   13971                  
             Slack:=   45832                  

#-------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  i_reg[2]/C        -       -     R     (arrival)     87     -     0     -       0    (-,-) 
  i_reg[2]/Q        -       C->Q  R     DFSH          10 175.9  1756   940     940    (-,-) 
  g14752/O          -       A->O  F     INV            7 135.6  1270   891    1831    (-,-) 
  g14700__1840/O    -       A->O  R     NOR2XL         3  61.7  2102   986    2817    (-,-) 
  g14641__7675/O    -       C->O  F     AND22OXL       1  26.8  1297   864    3681    (-,-) 
  g14597__2900/O    -       A->O  F     AND2N2OXL      1  28.2  1032   986    4667    (-,-) 
  g14586__2703/O    -       B->O  R     NAND2         11 191.8  2434  1015    5682    (-,-) 
  g14553__6083/O    -       A->O  R     NAND2AN        2  46.3   808  1217    6899    (-,-) 
  g14527__6877/O    -       A->O  F     NAND2          1  24.5   513   334    7233    (-,-) 
  g14501__6877/O    -       B->O  F     OR2N2AXL       1  25.5   951   694    7927    (-,-) 
  g14483__5795/O    -       C->O  R     AND2N1OXL      4  91.9  2221   879    8806    (-,-) 
  g14401__4547/O    -       A->O  F     NOR2           5 101.3  1141   980    9786    (-,-) 
  g14854/O          -       A->O  R     INV            7 163.7  2135   980   10766    (-,-) 
  g14377/O          -       A->O  F     INV2          11 252.0  1274   969   11736    (-,-) 
  g14856/O          -       B->O  F     AND2           1  33.0   401   983   12719    (-,-) 
  g14855/O          -       A->O  R     EXNORXL        1  25.7  1152   687   13406    (-,-) 
  g14301__1840/O    -       A->O  F     NOR2XL         1  24.0   820   565   13971    (-,-) 
  swp_cnt_reg[11]/D -       -     F     DFSH           1     -     -     0   13971    (-,-) 
#-------------------------------------------------------------------------------------------



Path 40: MET (45832 ps) Setup Check with Pin array_reg[2][1]/C->D
           View: slow_ss
          Group: SYSCLK
     Startpoint: (R) i_reg[2]/C
          Clock: (R) SYSCLK
       Endpoint: (R) array_reg[2][1]/D
          Clock: (R) SYSCLK

                     Capture       Launch     
        Clock Edge:+   66000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   66000            0     
                                              
             Setup:-     938                  
       Uncertainty:-    5000                  
     Required Time:=   60062                  
      Launch Clock:-       0                  
         Data Path:-   14229                  
             Slack:=   45832                  

#-------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  i_reg[2]/C        -       -     R     (arrival)     87     -     0     -       0    (-,-) 
  i_reg[2]/Q        -       C->Q  R     DFSH          10 175.9  1756   940     940    (-,-) 
  g14752/O          -       A->O  F     INV            7 135.6  1270   891    1831    (-,-) 
  g14700__1840/O    -       A->O  R     NOR2XL         3  61.7  2102   986    2817    (-,-) 
  g14641__7675/O    -       C->O  F     AND22OXL       1  26.8  1297   864    3681    (-,-) 
  g14597__2900/O    -       A->O  F     AND2N2OXL      1  28.2  1032   986    4667    (-,-) 
  g14586__2703/O    -       B->O  R     NAND2         11 191.8  2434  1015    5682    (-,-) 
  g14553__6083/O    -       A->O  R     NAND2AN        2  46.3   808  1217    6899    (-,-) 
  g14527__6877/O    -       A->O  F     NAND2          1  24.5   513   334    7233    (-,-) 
  g14501__6877/O    -       B->O  F     OR2N2AXL       1  25.5   951   694    7927    (-,-) 
  g14483__5795/O    -       C->O  R     AND2N1OXL      4  91.9  2221   879    8806    (-,-) 
  g14401__4547/O    -       A->O  F     NOR2           5 101.3  1141   980    9786    (-,-) 
  g14385__6083/O    -       A->O  R     NOR2XL         2  44.5  1618   827   10612    (-,-) 
  g14370__4296/O    -       C->O  F     AND21OXL       2  40.5  1315   798   11410    (-,-) 
  g14333__5266/O    -       C->O  R     OR21AXL        3  58.7  2183  1033   12443    (-,-) 
  g14254__1474/O    -       A->O  F     AND22OXL       1  24.3  1160  1009   13452    (-,-) 
  g14207__2900/O    -       C->O  R     OR211AXL       1  24.0  1368   778   14229    (-,-) 
  array_reg[2][1]/D -       -     R     DFSH           1     -     -     0   14229    (-,-) 
#-------------------------------------------------------------------------------------------



Path 41: MET (45842 ps) Setup Check with Pin array_reg[5][0]/C->D
           View: slow_ss
          Group: SYSCLK
     Startpoint: (R) swp_cnt_reg[0]/C
          Clock: (R) SYSCLK
       Endpoint: (F) array_reg[5][0]/D
          Clock: (R) SYSCLK

                     Capture       Launch     
        Clock Edge:+   66000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   66000            0     
                                              
             Setup:-    1120                  
       Uncertainty:-    5000                  
     Required Time:=   59880                  
      Launch Clock:-       0                  
         Data Path:-   14038                  
             Slack:=   45842                  

#-------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  swp_cnt_reg[0]/C  -       -     R     (arrival)     87     -     0     -       0    (-,-) 
  swp_cnt_reg[0]/Q  -       C->Q  F     DFSH           3  73.7   690   748     748    (-,-) 
  g14635__2900/C    -       B->C  F     HADD           1  30.5   429   812    1559    (-,-) 
  g14587__5953/C    -       B->C  F     HADD           1  30.5   429   688    2247    (-,-) 
  g14524__2900/C    -       B->C  F     HADD           1  30.5   431   688    2934    (-,-) 
  g14474__2683/C    -       B->C  F     HADD           1  30.5   432   689    3623    (-,-) 
  g14439__7344/C    -       B->C  F     HADD           1  30.5   432   689    4312    (-,-) 
  g14426__9906/C    -       B->C  F     HADD           2  46.6   546   738    5050    (-,-) 
  g14422__2703/O    -       A->O  F     OR2            2  42.5   459   640    5689    (-,-) 
  g14420__7114/O    -       A->O  R     AND21OXL       1  26.6  1221   529    6218    (-,-) 
  g14418__5953/O    -       B->O  F     NOR3ANXL       1  26.6   859   678    6896    (-,-) 
  g14415__8757/O    -       A->O  R     OR31AXL        1  28.2  1580   654    7550    (-,-) 
  g14414__7675/O    -       C->O  F     OR2N1A         1  26.9   556   533    8082    (-,-) 
  g14412__2900/O    -       D->O  R     AND211OXL      2  45.1  1963   624    8707    (-,-) 
  g14410__1309/O    -       B->O  F     NAND2AN        3  68.4   880   729    9436    (-,-) 
  g14401__4547/O    -       B->O  R     NOR2           5 101.3  1614   710   10146    (-,-) 
  g14372__2683/O    -       A->O  F     AND21OXL       3  61.2  1609   969   11115    (-,-) 
  g14368/O          -       A->O  R     INV            1  24.6   620   701   11816    (-,-) 
  g14334__7344/O    -       C->O  F     OR21AXL        3  62.6  1528   618   12434    (-,-) 
  g14227__1857/O    -       C->O  R     AND222OXL      1  28.7  1728  1066   13500    (-,-) 
  g14211__2683/O    -       A->O  F     NAND2          1  24.0   608   538   14038    (-,-) 
  array_reg[5][0]/D -       -     F     DFSH           1     -     -     0   14038    (-,-) 
#-------------------------------------------------------------------------------------------



Path 42: MET (45842 ps) Setup Check with Pin array_reg[5][2]/C->D
           View: slow_ss
          Group: SYSCLK
     Startpoint: (R) swp_cnt_reg[0]/C
          Clock: (R) SYSCLK
       Endpoint: (F) array_reg[5][2]/D
          Clock: (R) SYSCLK

                     Capture       Launch     
        Clock Edge:+   66000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   66000            0     
                                              
             Setup:-    1120                  
       Uncertainty:-    5000                  
     Required Time:=   59880                  
      Launch Clock:-       0                  
         Data Path:-   14038                  
             Slack:=   45842                  

#-------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  swp_cnt_reg[0]/C  -       -     R     (arrival)     87     -     0     -       0    (-,-) 
  swp_cnt_reg[0]/Q  -       C->Q  F     DFSH           3  73.7   690   748     748    (-,-) 
  g14635__2900/C    -       B->C  F     HADD           1  30.5   429   812    1559    (-,-) 
  g14587__5953/C    -       B->C  F     HADD           1  30.5   429   688    2247    (-,-) 
  g14524__2900/C    -       B->C  F     HADD           1  30.5   431   688    2934    (-,-) 
  g14474__2683/C    -       B->C  F     HADD           1  30.5   432   689    3623    (-,-) 
  g14439__7344/C    -       B->C  F     HADD           1  30.5   432   689    4312    (-,-) 
  g14426__9906/C    -       B->C  F     HADD           2  46.6   546   738    5050    (-,-) 
  g14422__2703/O    -       A->O  F     OR2            2  42.5   459   640    5689    (-,-) 
  g14420__7114/O    -       A->O  R     AND21OXL       1  26.6  1221   529    6218    (-,-) 
  g14418__5953/O    -       B->O  F     NOR3ANXL       1  26.6   859   678    6896    (-,-) 
  g14415__8757/O    -       A->O  R     OR31AXL        1  28.2  1580   654    7550    (-,-) 
  g14414__7675/O    -       C->O  F     OR2N1A         1  26.9   556   533    8082    (-,-) 
  g14412__2900/O    -       D->O  R     AND211OXL      2  45.1  1963   624    8707    (-,-) 
  g14410__1309/O    -       B->O  F     NAND2AN        3  68.4   880   729    9436    (-,-) 
  g14401__4547/O    -       B->O  R     NOR2           5 101.3  1614   710   10146    (-,-) 
  g14372__2683/O    -       A->O  F     AND21OXL       3  61.2  1609   969   11115    (-,-) 
  g14368/O          -       A->O  R     INV            1  24.6   620   701   11816    (-,-) 
  g14334__7344/O    -       C->O  F     OR21AXL        3  62.6  1528   618   12434    (-,-) 
  g14235__6083/O    -       C->O  R     AND222OXL      1  28.7  1728  1066   13500    (-,-) 
  g14204__6877/O    -       A->O  F     NAND2          1  24.0   608   538   14038    (-,-) 
  array_reg[5][2]/D -       -     F     DFSH           1     -     -     0   14038    (-,-) 
#-------------------------------------------------------------------------------------------



Path 43: MET (45848 ps) Setup Check with Pin swp_cnt_reg[11]/C->D
           View: slow_ss
          Group: SYSCLK
     Startpoint: (R) i_reg[0]/C
          Clock: (R) SYSCLK
       Endpoint: (F) swp_cnt_reg[11]/D
          Clock: (R) SYSCLK

                     Capture       Launch     
        Clock Edge:+   66000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   66000            0     
                                              
             Setup:-    1197                  
       Uncertainty:-    5000                  
     Required Time:=   59803                  
      Launch Clock:-       0                  
         Data Path:-   13954                  
             Slack:=   45848                  

#-------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  i_reg[0]/C        -       -     R     (arrival)     87     -     0     -       0    (-,-) 
  i_reg[0]/Q        -       C->Q  R     DFMH          11 213.0  2101  1014    1014    (-,-) 
  g14751/O          -       A->O  F     INV            4  77.4   965   834    1847    (-,-) 
  g14680__8780/O    -       A->O  R     NOR2XL         2  46.5  1645   773    2620    (-,-) 
  g14614__8780/C    -       B->C  R     HADD           7 134.1  1721  1252    3872    (-,-) 
  g14596__4547/O    -       C->O  F     AND22OXL       1  28.7  1067   774    4646    (-,-) 
  g14586__2703/O    -       A->O  R     NAND2         11 191.8  2434  1019    5665    (-,-) 
  g14553__6083/O    -       A->O  R     NAND2AN        2  46.3   808  1217    6882    (-,-) 
  g14527__6877/O    -       A->O  F     NAND2          1  24.5   513   334    7216    (-,-) 
  g14501__6877/O    -       B->O  F     OR2N2AXL       1  25.5   951   694    7910    (-,-) 
  g14483__5795/O    -       C->O  R     AND2N1OXL      4  91.9  2221   879    8789    (-,-) 
  g14401__4547/O    -       A->O  F     NOR2           5 101.3  1141   980    9769    (-,-) 
  g14854/O          -       A->O  R     INV            7 163.7  2135   980   10749    (-,-) 
  g14377/O          -       A->O  F     INV2          11 252.0  1274   969   11719    (-,-) 
  g14856/O          -       B->O  F     AND2           1  33.0   401   983   12702    (-,-) 
  g14855/O          -       A->O  R     EXNORXL        1  25.7  1152   687   13389    (-,-) 
  g14301__1840/O    -       A->O  F     NOR2XL         1  24.0   820   565   13954    (-,-) 
  swp_cnt_reg[11]/D -       -     F     DFSH           1     -     -     0   13954    (-,-) 
#-------------------------------------------------------------------------------------------



Path 44: MET (45849 ps) Setup Check with Pin array_reg[4][1]/C->D
           View: slow_ss
          Group: SYSCLK
     Startpoint: (R) swp_cnt_reg[1]/C
          Clock: (R) SYSCLK
       Endpoint: (R) array_reg[4][1]/D
          Clock: (R) SYSCLK

                     Capture       Launch     
        Clock Edge:+   66000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   66000            0     
                                              
             Setup:-     903                  
       Uncertainty:-    5000                  
     Required Time:=   60097                  
      Launch Clock:-       0                  
         Data Path:-   14249                  
             Slack:=   45849                  

#-------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  swp_cnt_reg[1]/C  -       -     R     (arrival)     87     -     0     -       0    (-,-) 
  swp_cnt_reg[1]/Q  -       C->Q  F     DFSH           3  67.7   651   733     733    (-,-) 
  g14635__2900/C    -       A->C  F     HADD           1  30.5   429   848    1581    (-,-) 
  g14587__5953/C    -       B->C  F     HADD           1  30.5   429   688    2268    (-,-) 
  g14524__2900/C    -       B->C  F     HADD           1  30.5   431   688    2956    (-,-) 
  g14474__2683/C    -       B->C  F     HADD           1  30.5   432   689    3644    (-,-) 
  g14439__7344/C    -       B->C  F     HADD           1  30.5   432   689    4334    (-,-) 
  g14426__9906/C    -       B->C  F     HADD           2  46.6   546   738    5071    (-,-) 
  g14422__2703/O    -       A->O  F     OR2            2  42.5   459   640    5711    (-,-) 
  g14420__7114/O    -       A->O  R     AND21OXL       1  26.6  1221   529    6240    (-,-) 
  g14418__5953/O    -       B->O  F     NOR3ANXL       1  26.6   859   678    6917    (-,-) 
  g14415__8757/O    -       A->O  R     OR31AXL        1  28.2  1580   654    7571    (-,-) 
  g14414__7675/O    -       C->O  F     OR2N1A         1  26.9   556   533    8104    (-,-) 
  g14412__2900/O    -       D->O  R     AND211OXL      2  45.1  1963   624    8728    (-,-) 
  g14410__1309/O    -       B->O  F     NAND2AN        3  68.4   880   729    9457    (-,-) 
  g14401__4547/O    -       B->O  R     NOR2           5 101.3  1614   710   10168    (-,-) 
  g14384__7114/O    -       A->O  F     NAND2          2  42.1   766   587   10755    (-,-) 
  g14367__9906/O    -       A->O  F     NAND2AN        4  78.6  1036   801   11555    (-,-) 
  g14362/O          -       A->O  R     INV            3  64.1   998   654   12209    (-,-) 
  g14328__2683/O    -       A->O  R     AND2           3  60.5   869   791   13000    (-,-) 
  g14264__9906/O    -       C->O  F     AND22OXL       1  24.6  1150   514   13514    (-,-) 
  g14232__4547/O    -       C->O  R     OR21AXL        1  24.0  1254   735   14249    (-,-) 
  array_reg[4][1]/D -       -     R     DFSH           1     -     -     0   14249    (-,-) 
#-------------------------------------------------------------------------------------------



Path 45: MET (45849 ps) Setup Check with Pin array_reg[4][0]/C->D
           View: slow_ss
          Group: SYSCLK
     Startpoint: (R) swp_cnt_reg[1]/C
          Clock: (R) SYSCLK
       Endpoint: (R) array_reg[4][0]/D
          Clock: (R) SYSCLK

                     Capture       Launch     
        Clock Edge:+   66000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   66000            0     
                                              
             Setup:-     903                  
       Uncertainty:-    5000                  
     Required Time:=   60097                  
      Launch Clock:-       0                  
         Data Path:-   14249                  
             Slack:=   45849                  

#-------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  swp_cnt_reg[1]/C  -       -     R     (arrival)     87     -     0     -       0    (-,-) 
  swp_cnt_reg[1]/Q  -       C->Q  F     DFSH           3  67.7   651   733     733    (-,-) 
  g14635__2900/C    -       A->C  F     HADD           1  30.5   429   848    1581    (-,-) 
  g14587__5953/C    -       B->C  F     HADD           1  30.5   429   688    2268    (-,-) 
  g14524__2900/C    -       B->C  F     HADD           1  30.5   431   688    2956    (-,-) 
  g14474__2683/C    -       B->C  F     HADD           1  30.5   432   689    3644    (-,-) 
  g14439__7344/C    -       B->C  F     HADD           1  30.5   432   689    4334    (-,-) 
  g14426__9906/C    -       B->C  F     HADD           2  46.6   546   738    5071    (-,-) 
  g14422__2703/O    -       A->O  F     OR2            2  42.5   459   640    5711    (-,-) 
  g14420__7114/O    -       A->O  R     AND21OXL       1  26.6  1221   529    6240    (-,-) 
  g14418__5953/O    -       B->O  F     NOR3ANXL       1  26.6   859   678    6917    (-,-) 
  g14415__8757/O    -       A->O  R     OR31AXL        1  28.2  1580   654    7571    (-,-) 
  g14414__7675/O    -       C->O  F     OR2N1A         1  26.9   556   533    8104    (-,-) 
  g14412__2900/O    -       D->O  R     AND211OXL      2  45.1  1963   624    8728    (-,-) 
  g14410__1309/O    -       B->O  F     NAND2AN        3  68.4   880   729    9457    (-,-) 
  g14401__4547/O    -       B->O  R     NOR2           5 101.3  1614   710   10168    (-,-) 
  g14384__7114/O    -       A->O  F     NAND2          2  42.1   766   587   10755    (-,-) 
  g14367__9906/O    -       A->O  F     NAND2AN        4  78.6  1036   801   11555    (-,-) 
  g14362/O          -       A->O  R     INV            3  64.1   998   654   12209    (-,-) 
  g14328__2683/O    -       A->O  R     AND2           3  60.5   869   791   13000    (-,-) 
  g14263__5019/O    -       C->O  F     AND22OXL       1  24.6  1150   514   13514    (-,-) 
  g14231__1309/O    -       C->O  R     OR21AXL        1  24.0  1254   735   14249    (-,-) 
  array_reg[4][0]/D -       -     R     DFSH           1     -     -     0   14249    (-,-) 
#-------------------------------------------------------------------------------------------



Path 46: MET (45849 ps) Setup Check with Pin array_reg[2][1]/C->D
           View: slow_ss
          Group: SYSCLK
     Startpoint: (R) i_reg[0]/C
          Clock: (R) SYSCLK
       Endpoint: (R) array_reg[2][1]/D
          Clock: (R) SYSCLK

                     Capture       Launch     
        Clock Edge:+   66000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   66000            0     
                                              
             Setup:-     938                  
       Uncertainty:-    5000                  
     Required Time:=   60062                  
      Launch Clock:-       0                  
         Data Path:-   14212                  
             Slack:=   45849                  

#-------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  i_reg[0]/C        -       -     R     (arrival)     87     -     0     -       0    (-,-) 
  i_reg[0]/Q        -       C->Q  R     DFMH          11 213.0  2101  1014    1014    (-,-) 
  g14751/O          -       A->O  F     INV            4  77.4   965   834    1847    (-,-) 
  g14680__8780/O    -       A->O  R     NOR2XL         2  46.5  1645   773    2620    (-,-) 
  g14614__8780/C    -       B->C  R     HADD           7 134.1  1721  1252    3872    (-,-) 
  g14596__4547/O    -       C->O  F     AND22OXL       1  28.7  1067   774    4646    (-,-) 
  g14586__2703/O    -       A->O  R     NAND2         11 191.8  2434  1019    5665    (-,-) 
  g14553__6083/O    -       A->O  R     NAND2AN        2  46.3   808  1217    6882    (-,-) 
  g14527__6877/O    -       A->O  F     NAND2          1  24.5   513   334    7216    (-,-) 
  g14501__6877/O    -       B->O  F     OR2N2AXL       1  25.5   951   694    7910    (-,-) 
  g14483__5795/O    -       C->O  R     AND2N1OXL      4  91.9  2221   879    8789    (-,-) 
  g14401__4547/O    -       A->O  F     NOR2           5 101.3  1141   980    9769    (-,-) 
  g14385__6083/O    -       A->O  R     NOR2XL         2  44.5  1618   827   10596    (-,-) 
  g14370__4296/O    -       C->O  F     AND21OXL       2  40.5  1315   798   11393    (-,-) 
  g14333__5266/O    -       C->O  R     OR21AXL        3  58.7  2183  1033   12426    (-,-) 
  g14254__1474/O    -       A->O  F     AND22OXL       1  24.3  1160  1009   13435    (-,-) 
  g14207__2900/O    -       C->O  R     OR211AXL       1  24.0  1368   778   14212    (-,-) 
  array_reg[2][1]/D -       -     R     DFSH           1     -     -     0   14212    (-,-) 
#-------------------------------------------------------------------------------------------



Path 47: MET (45859 ps) Setup Check with Pin array_reg[6][1]/C->D
           View: slow_ss
          Group: SYSCLK
     Startpoint: (R) swp_cnt_reg[1]/C
          Clock: (R) SYSCLK
       Endpoint: (R) array_reg[6][1]/D
          Clock: (R) SYSCLK

                     Capture       Launch     
        Clock Edge:+   66000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   66000            0     
                                              
             Setup:-     724                  
       Uncertainty:-    5000                  
     Required Time:=   60276                  
      Launch Clock:-       0                  
         Data Path:-   14416                  
             Slack:=   45859                  

#-------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  swp_cnt_reg[1]/C  -       -     R     (arrival)     87     -     0     -       0    (-,-) 
  swp_cnt_reg[1]/Q  -       C->Q  R     DFSH           3  67.7   763   727     727    (-,-) 
  g14716/O          -       A->O  F     INV            2  43.5   482   380    1107    (-,-) 
  g14659__8757/O    -       A->O  R     OR21AXL        1  27.7  1589   505    1613    (-,-) 
  g14654/O          -       A->O  F     INV            1  26.6   504   522    2135    (-,-) 
  g14616__1786/O    -       D->O  R     AND222OXL      1  25.8  1780   743    2878    (-,-) 
  g14589__1309/O    -       A->O  F     OR222AXL       1  32.3  1307   927    3805    (-,-) 
  g14537__9682/O    -       B->O  R     OR221A         1  27.6  1177   744    4549    (-,-) 
  g14479__6083/O    -       E->O  F     AND222OXL      1  26.9  1356   654    5203    (-,-) 
  g14455__1474/O    -       D->O  R     AND211OXL      1  26.6  1495   810    6012    (-,-) 
  g14435__6083/O    -       C->O  F     AND221OXL      1  26.9  1472   813    6825    (-,-) 
  g14429__5703/O    -       D->O  R     AND211OXL      1  26.4  1489   849    7674    (-,-) 
  g14412__2900/O    -       A->O  F     AND211OXL      2  45.1  1471   919    8593    (-,-) 
  g14410__1309/O    -       B->O  R     NAND2AN        3  68.4   974   785    9378    (-,-) 
  g14401__4547/O    -       B->O  F     NOR2           5 101.3  1141   651   10029    (-,-) 
  g14385__6083/O    -       A->O  R     NOR2XL         2  44.5  1618   827   10856    (-,-) 
  g14370__4296/O    -       C->O  F     AND21OXL       2  40.5  1315   798   11654    (-,-) 
  g14322__2250/O    -       C->O  R     OR21AXL        3  65.3  2355  1075   12728    (-,-) 
  g14233__5795/O    -       E->O  F     AND222OXL      1  28.7  1514   997   13725    (-,-) 
  g14205__8757/O    -       A->O  R     NAND2          1  24.0   681   691   14416    (-,-) 
  array_reg[6][1]/D -       -     R     DFSH           1     -     -     0   14416    (-,-) 
#-------------------------------------------------------------------------------------------



Path 48: MET (45859 ps) Setup Check with Pin array_reg[6][2]/C->D
           View: slow_ss
          Group: SYSCLK
     Startpoint: (R) swp_cnt_reg[1]/C
          Clock: (R) SYSCLK
       Endpoint: (R) array_reg[6][2]/D
          Clock: (R) SYSCLK

                     Capture       Launch     
        Clock Edge:+   66000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   66000            0     
                                              
             Setup:-     724                  
       Uncertainty:-    5000                  
     Required Time:=   60276                  
      Launch Clock:-       0                  
         Data Path:-   14416                  
             Slack:=   45859                  

#-------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  swp_cnt_reg[1]/C  -       -     R     (arrival)     87     -     0     -       0    (-,-) 
  swp_cnt_reg[1]/Q  -       C->Q  R     DFSH           3  67.7   763   727     727    (-,-) 
  g14716/O          -       A->O  F     INV            2  43.5   482   380    1107    (-,-) 
  g14659__8757/O    -       A->O  R     OR21AXL        1  27.7  1589   505    1613    (-,-) 
  g14654/O          -       A->O  F     INV            1  26.6   504   522    2135    (-,-) 
  g14616__1786/O    -       D->O  R     AND222OXL      1  25.8  1780   743    2878    (-,-) 
  g14589__1309/O    -       A->O  F     OR222AXL       1  32.3  1307   927    3805    (-,-) 
  g14537__9682/O    -       B->O  R     OR221A         1  27.6  1177   744    4549    (-,-) 
  g14479__6083/O    -       E->O  F     AND222OXL      1  26.9  1356   654    5203    (-,-) 
  g14455__1474/O    -       D->O  R     AND211OXL      1  26.6  1495   810    6012    (-,-) 
  g14435__6083/O    -       C->O  F     AND221OXL      1  26.9  1472   813    6825    (-,-) 
  g14429__5703/O    -       D->O  R     AND211OXL      1  26.4  1489   849    7674    (-,-) 
  g14412__2900/O    -       A->O  F     AND211OXL      2  45.1  1471   919    8593    (-,-) 
  g14410__1309/O    -       B->O  R     NAND2AN        3  68.4   974   785    9378    (-,-) 
  g14401__4547/O    -       B->O  F     NOR2           5 101.3  1141   651   10029    (-,-) 
  g14385__6083/O    -       A->O  R     NOR2XL         2  44.5  1618   827   10856    (-,-) 
  g14370__4296/O    -       C->O  F     AND21OXL       2  40.5  1315   798   11654    (-,-) 
  g14322__2250/O    -       C->O  R     OR21AXL        3  65.3  2355  1075   12728    (-,-) 
  g14228__8780/O    -       E->O  F     AND222OXL      1  28.7  1514   997   13725    (-,-) 
  g14206__7118/O    -       A->O  R     NAND2          1  24.0   681   691   14416    (-,-) 
  array_reg[6][2]/D -       -     R     DFSH           1     -     -     0   14416    (-,-) 
#-------------------------------------------------------------------------------------------



Path 49: MET (45870 ps) Setup Check with Pin array_reg[4][1]/C->D
           View: slow_ss
          Group: SYSCLK
     Startpoint: (R) swp_cnt_reg[0]/C
          Clock: (R) SYSCLK
       Endpoint: (R) array_reg[4][1]/D
          Clock: (R) SYSCLK

                     Capture       Launch     
        Clock Edge:+   66000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   66000            0     
                                              
             Setup:-     903                  
       Uncertainty:-    5000                  
     Required Time:=   60097                  
      Launch Clock:-       0                  
         Data Path:-   14227                  
             Slack:=   45870                  

#-------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  swp_cnt_reg[0]/C  -       -     R     (arrival)     87     -     0     -       0    (-,-) 
  swp_cnt_reg[0]/Q  -       C->Q  F     DFSH           3  73.7   690   748     748    (-,-) 
  g14635__2900/C    -       B->C  F     HADD           1  30.5   429   812    1559    (-,-) 
  g14587__5953/C    -       B->C  F     HADD           1  30.5   429   688    2247    (-,-) 
  g14524__2900/C    -       B->C  F     HADD           1  30.5   431   688    2934    (-,-) 
  g14474__2683/C    -       B->C  F     HADD           1  30.5   432   689    3623    (-,-) 
  g14439__7344/C    -       B->C  F     HADD           1  30.5   432   689    4312    (-,-) 
  g14426__9906/C    -       B->C  F     HADD           2  46.6   546   738    5050    (-,-) 
  g14422__2703/O    -       A->O  F     OR2            2  42.5   459   640    5689    (-,-) 
  g14420__7114/O    -       A->O  R     AND21OXL       1  26.6  1221   529    6218    (-,-) 
  g14418__5953/O    -       B->O  F     NOR3ANXL       1  26.6   859   678    6896    (-,-) 
  g14415__8757/O    -       A->O  R     OR31AXL        1  28.2  1580   654    7550    (-,-) 
  g14414__7675/O    -       C->O  F     OR2N1A         1  26.9   556   533    8082    (-,-) 
  g14412__2900/O    -       D->O  R     AND211OXL      2  45.1  1963   624    8707    (-,-) 
  g14410__1309/O    -       B->O  F     NAND2AN        3  68.4   880   729    9436    (-,-) 
  g14401__4547/O    -       B->O  R     NOR2           5 101.3  1614   710   10146    (-,-) 
  g14384__7114/O    -       A->O  F     NAND2          2  42.1   766   587   10733    (-,-) 
  g14367__9906/O    -       A->O  F     NAND2AN        4  78.6  1036   801   11534    (-,-) 
  g14362/O          -       A->O  R     INV            3  64.1   998   654   12188    (-,-) 
  g14328__2683/O    -       A->O  R     AND2           3  60.5   869   791   12978    (-,-) 
  g14264__9906/O    -       C->O  F     AND22OXL       1  24.6  1150   514   13492    (-,-) 
  g14232__4547/O    -       C->O  R     OR21AXL        1  24.0  1254   735   14227    (-,-) 
  array_reg[4][1]/D -       -     R     DFSH           1     -     -     0   14227    (-,-) 
#-------------------------------------------------------------------------------------------



Path 50: MET (45870 ps) Setup Check with Pin array_reg[4][0]/C->D
           View: slow_ss
          Group: SYSCLK
     Startpoint: (R) swp_cnt_reg[0]/C
          Clock: (R) SYSCLK
       Endpoint: (R) array_reg[4][0]/D
          Clock: (R) SYSCLK

                     Capture       Launch     
        Clock Edge:+   66000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   66000            0     
                                              
             Setup:-     903                  
       Uncertainty:-    5000                  
     Required Time:=   60097                  
      Launch Clock:-       0                  
         Data Path:-   14227                  
             Slack:=   45870                  

#-------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  swp_cnt_reg[0]/C  -       -     R     (arrival)     87     -     0     -       0    (-,-) 
  swp_cnt_reg[0]/Q  -       C->Q  F     DFSH           3  73.7   690   748     748    (-,-) 
  g14635__2900/C    -       B->C  F     HADD           1  30.5   429   812    1559    (-,-) 
  g14587__5953/C    -       B->C  F     HADD           1  30.5   429   688    2247    (-,-) 
  g14524__2900/C    -       B->C  F     HADD           1  30.5   431   688    2934    (-,-) 
  g14474__2683/C    -       B->C  F     HADD           1  30.5   432   689    3623    (-,-) 
  g14439__7344/C    -       B->C  F     HADD           1  30.5   432   689    4312    (-,-) 
  g14426__9906/C    -       B->C  F     HADD           2  46.6   546   738    5050    (-,-) 
  g14422__2703/O    -       A->O  F     OR2            2  42.5   459   640    5689    (-,-) 
  g14420__7114/O    -       A->O  R     AND21OXL       1  26.6  1221   529    6218    (-,-) 
  g14418__5953/O    -       B->O  F     NOR3ANXL       1  26.6   859   678    6896    (-,-) 
  g14415__8757/O    -       A->O  R     OR31AXL        1  28.2  1580   654    7550    (-,-) 
  g14414__7675/O    -       C->O  F     OR2N1A         1  26.9   556   533    8082    (-,-) 
  g14412__2900/O    -       D->O  R     AND211OXL      2  45.1  1963   624    8707    (-,-) 
  g14410__1309/O    -       B->O  F     NAND2AN        3  68.4   880   729    9436    (-,-) 
  g14401__4547/O    -       B->O  R     NOR2           5 101.3  1614   710   10146    (-,-) 
  g14384__7114/O    -       A->O  F     NAND2          2  42.1   766   587   10733    (-,-) 
  g14367__9906/O    -       A->O  F     NAND2AN        4  78.6  1036   801   11534    (-,-) 
  g14362/O          -       A->O  R     INV            3  64.1   998   654   12188    (-,-) 
  g14328__2683/O    -       A->O  R     AND2           3  60.5   869   791   12978    (-,-) 
  g14263__5019/O    -       C->O  F     AND22OXL       1  24.6  1150   514   13492    (-,-) 
  g14231__1309/O    -       C->O  R     OR21AXL        1  24.0  1254   735   14227    (-,-) 
  array_reg[4][0]/D -       -     R     DFSH           1     -     -     0   14227    (-,-) 
#-------------------------------------------------------------------------------------------

