# RISC-V-MicroArchitecture-Using-TL-Verilog
This repo contains five stage pipeline from TL-Verilog on Makerchip IDE.
# PC COUNTER
