applied. The circuit analysis required to use this approach amounts to performing simulation in reverse time
ï¬‚ow  to  determine  what  state  the  device  under  test  should  be  placed  in  (using  scan)  so  that  its  next  state
corresponds to the desired test pattern.