// Seed: 3027609943
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_4;
  assign module_1.id_8 = 0;
endmodule
module module_1 (
    output tri0 id_0,
    input supply0 id_1,
    input tri1 id_2,
    input logic id_3,
    input wire id_4,
    input wire id_5,
    output wire id_6,
    output wand id_7,
    output uwire id_8,
    output logic id_9,
    input tri0 id_10,
    input wor id_11,
    output supply1 id_12,
    input wire id_13,
    input wor id_14
);
  always_comb @(*)
    if (1'b0) id_9 <= id_3;
    else id_6 = id_4;
  wire id_16;
  module_0 modCall_1 (
      id_16,
      id_16,
      id_16
  );
endmodule
