==20764== Cachegrind, a cache and branch-prediction profiler
==20764== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==20764== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==20764== Command: ./srr-large
==20764== 
--20764-- warning: L3 cache found, using its data for the LL simulation.
--20764-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--20764-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
BIP cache replacement will be used
BIP Throttle parameter is set to 0.015625
==20764== brk segment overflow in thread #1: can't grow to 0x4a4b000
==20764== (see section Limitations in user manual)
==20764== NOTE: further instances of this message will not be shown
==20764== 
==20764== I   refs:      919,217,731,571
==20764== I1  misses:             11,519
==20764== LLi misses:              2,251
==20764== I1  miss rate:            0.00%
==20764== LLi miss rate:            0.00%
==20764== 
==20764== D   refs:      356,699,040,286  (240,279,389,405 rd   + 116,419,650,881 wr)
==20764== D1  misses:     33,801,134,810  ( 31,555,940,305 rd   +   2,245,194,505 wr)
==20764== LLd misses:            800,197  (        245,024 rd   +         555,173 wr)
==20764== D1  miss rate:             9.5% (           13.1%     +             1.9%  )
==20764== LLd miss rate:             0.0% (            0.0%     +             0.0%  )
==20764== 
==20764== LL refs:        33,801,146,329  ( 31,555,951,824 rd   +   2,245,194,505 wr)
==20764== LL misses:             802,448  (        247,275 rd   +         555,173 wr)
==20764== LL miss rate:              0.0% (            0.0%     +             0.0%  )
