Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Wed Feb 10 11:28:20 2021
| Host         : ylxiao-OptiPlex-7050 running 64-bit Ubuntu 18.04.2 LTS
| Command      : report_utilization -hierarchical
| Design       : leaf
| Device       : xczu3egsbva484-1
| Design State : Synthesized
------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+--------------------------------------------------------+-------------------------------------------+------------+------------+---------+------+------+--------+--------+------+--------------+
|                        Instance                        |                   Module                  | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs | RAMB36 | RAMB18 | URAM | DSP48 Blocks |
+--------------------------------------------------------+-------------------------------------------+------------+------------+---------+------+------+--------+--------+------+--------------+
| leaf                                                   |                                     (top) |       4436 |       4324 |     112 |    0 | 4100 |     26 |     11 |    0 |            0 |
|   leaf_interface_inst                                  |                            leaf_interface |       1932 |       1900 |      32 |    0 | 2653 |     10 |     11 |    0 |            0 |
|     ConCtrl                                            |                           Config_Controls |         44 |         44 |       0 |    0 |  160 |      0 |      0 |    0 |            0 |
|     ExCtrl                                             |                           Extract_Control |        180 |        180 |       0 |    0 |  109 |      0 |      0 |    0 |            0 |
|     riscv_config                                       |                              instr_config |        138 |        138 |       0 |    0 |  210 |      0 |      1 |    0 |            0 |
|       (riscv_config)                                   |                              instr_config |          0 |          0 |       0 |    0 |    1 |      0 |      0 |    0 |            0 |
|       xpm_fifo_async_inst                              |                 xpm_fifo_async__xdcDup__1 |        138 |        138 |       0 |    0 |  209 |      0 |      1 |    0 |            0 |
|         (xpm_fifo_async_inst)                          |                 xpm_fifo_async__xdcDup__1 |          1 |          1 |       0 |    0 |    0 |      0 |      0 |    0 |            0 |
|         gnuram_async_fifo.xpm_fifo_base_inst           |                  xpm_fifo_base__xdcDup__1 |        137 |        137 |       0 |    0 |  209 |      0 |      1 |    0 |            0 |
|           (gnuram_async_fifo.xpm_fifo_base_inst)       |                  xpm_fifo_base__xdcDup__1 |          5 |          5 |       0 |    0 |   34 |      0 |      0 |    0 |            0 |
|           gen_cdc_pntr.rd_pntr_cdc_dc_inst             |           xpm_cdc_gray__parameterized0__7 |         11 |         11 |       0 |    0 |   24 |      0 |      0 |    0 |            0 |
|           gen_cdc_pntr.rd_pntr_cdc_inst                |                           xpm_cdc_gray__7 |          9 |          9 |       0 |    0 |   21 |      0 |      0 |    0 |            0 |
|           gen_cdc_pntr.rpw_gray_reg                    |                       xpm_fifo_reg_vec_99 |          6 |          6 |       0 |    0 |    7 |      0 |      0 |    0 |            0 |
|           gen_cdc_pntr.rpw_gray_reg_dc                 |      xpm_fifo_reg_vec__parameterized0_100 |          0 |          0 |       0 |    0 |    8 |      0 |      0 |    0 |            0 |
|           gen_cdc_pntr.wpr_gray_reg                    |                      xpm_fifo_reg_vec_101 |          1 |          1 |       0 |    0 |    7 |      0 |      0 |    0 |            0 |
|           gen_cdc_pntr.wpr_gray_reg_dc                 |      xpm_fifo_reg_vec__parameterized0_102 |          8 |          8 |       0 |    0 |    8 |      0 |      0 |    0 |            0 |
|           gen_cdc_pntr.wr_pntr_cdc_dc_inst             |           xpm_cdc_gray__parameterized0__6 |         11 |         11 |       0 |    0 |   24 |      0 |      0 |    0 |            0 |
|           gen_cdc_pntr.wr_pntr_cdc_inst                |                           xpm_cdc_gray__6 |          9 |          9 |       0 |    0 |   21 |      0 |      0 |    0 |            0 |
|           gen_sdpram.xpm_memory_base_inst              |                        xpm_memory_base__6 |          1 |          1 |       0 |    0 |    0 |      0 |      1 |    0 |            0 |
|           rdp_inst                                     |                      xpm_counter_updn_103 |         16 |         16 |       0 |    0 |    8 |      0 |      0 |    0 |            0 |
|           rdpp1_inst                                   |      xpm_counter_updn__parameterized0_104 |          8 |          8 |       0 |    0 |    7 |      0 |      0 |    0 |            0 |
|           rst_d1_inst                                  |                      xpm_fifo_reg_bit_105 |          2 |          2 |       0 |    0 |    1 |      0 |      0 |    0 |            0 |
|           wrp_inst                                     |                      xpm_counter_updn_106 |         16 |         16 |       0 |    0 |    8 |      0 |      0 |    0 |            0 |
|           wrpp1_inst                                   |      xpm_counter_updn__parameterized0_107 |         13 |         13 |       0 |    0 |    7 |      0 |      0 |    0 |            0 |
|           wrpp2_inst                                   |      xpm_counter_updn__parameterized1_108 |          6 |          6 |       0 |    0 |    7 |      0 |      0 |    0 |            0 |
|           xpm_fifo_rst_inst                            |                   xpm_fifo_rst__xdcDup__1 |         16 |         16 |       0 |    0 |   17 |      0 |      0 |    0 |            0 |
|             (xpm_fifo_rst_inst)                        |                   xpm_fifo_rst__xdcDup__1 |         16 |         16 |       0 |    0 |   13 |      0 |      0 |    0 |            0 |
|             gen_rst_ic.rrst_wr_inst                    |                      xpm_cdc_sync_rst__12 |          0 |          0 |       0 |    0 |    2 |      0 |      0 |    0 |            0 |
|             gen_rst_ic.wrst_rd_inst                    |                      xpm_cdc_sync_rst__11 |          0 |          0 |       0 |    0 |    2 |      0 |      0 |    0 |            0 |
|     sfc                                                |                       Stream_Flow_Control |       1570 |       1538 |      32 |    0 | 2174 |     10 |     10 |    0 |            0 |
|       ConCtrl                                          |                             converge_ctrl |        326 |        294 |      32 |    0 |  266 |      0 |      0 |    0 |            0 |
|         (ConCtrl)                                      |                             converge_ctrl |         43 |         43 |       0 |    0 |  157 |      0 |      0 |    0 |            0 |
|         rise_detect_u                                  |                               rise_detect |         30 |         30 |       0 |    0 |   15 |      0 |      0 |    0 |            0 |
|         xpm_fifo_sync_inst                             |                             xpm_fifo_sync |        253 |        221 |      32 |    0 |   94 |      0 |      0 |    0 |            0 |
|           (xpm_fifo_sync_inst)                         |                             xpm_fifo_sync |        177 |        177 |       0 |    0 |    0 |      0 |      0 |    0 |            0 |
|           xpm_fifo_base_inst                           |             xpm_fifo_base__parameterized0 |         76 |         44 |      32 |    0 |   94 |      0 |      0 |    0 |            0 |
|             (xpm_fifo_base_inst)                       |             xpm_fifo_base__parameterized0 |          2 |          2 |       0 |    0 |   21 |      0 |      0 |    0 |            0 |
|             gen_sdpram.xpm_memory_base_inst            |           xpm_memory_base__parameterized0 |         32 |          0 |      32 |    0 |   49 |      0 |      0 |    0 |            0 |
|             rdp_inst                                   |       xpm_counter_updn__parameterized2_94 |         18 |         18 |       0 |    0 |    5 |      0 |      0 |    0 |            0 |
|             rdpp1_inst                                 |       xpm_counter_updn__parameterized3_95 |          3 |          3 |       0 |    0 |    4 |      0 |      0 |    0 |            0 |
|             rst_d1_inst                                |                       xpm_fifo_reg_bit_96 |          2 |          2 |       0 |    0 |    1 |      0 |      0 |    0 |            0 |
|             wrp_inst                                   |       xpm_counter_updn__parameterized2_97 |          7 |          7 |       0 |    0 |    5 |      0 |      0 |    0 |            0 |
|             wrpp1_inst                                 |       xpm_counter_updn__parameterized3_98 |          5 |          5 |       0 |    0 |    4 |      0 |      0 |    0 |            0 |
|             xpm_fifo_rst_inst                          |              xpm_fifo_rst__parameterized0 |          7 |          7 |       0 |    0 |    5 |      0 |      0 |    0 |            0 |
|       ipc                                              |                        Input_Port_Cluster |        591 |        591 |       0 |    0 |  980 |     10 |      5 |    0 |            0 |
|         input_port_inst[0].IPort                       |                                Input_Port |        118 |        118 |       0 |    0 |  196 |      2 |      1 |    0 |            0 |
|           (input_port_inst[0].IPort)                   |                                Input_Port |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |            0 |
|           data_converter_inst                          |                 data_converter__xdcDup__1 |         82 |         82 |       0 |    0 |  135 |      0 |      1 |    0 |            0 |
|             (data_converter_inst)                      |                 data_converter__xdcDup__1 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |    0 |            0 |
|             xpm_fifo_async2user                        | xpm_fifo_async__parameterized0__xdcDup__1 |         82 |         82 |       0 |    0 |  134 |      0 |      1 |    0 |            0 |
|               (xpm_fifo_async2user)                    | xpm_fifo_async__parameterized0__xdcDup__1 |          2 |          2 |       0 |    0 |    0 |      0 |      0 |    0 |            0 |
|               gnuram_async_fifo.xpm_fifo_base_inst     |  xpm_fifo_base__parameterized1__xdcDup__1 |         80 |         80 |       0 |    0 |  134 |      0 |      1 |    0 |            0 |
|                 (gnuram_async_fifo.xpm_fifo_base_inst) |  xpm_fifo_base__parameterized1__xdcDup__1 |          2 |          2 |       0 |    0 |   22 |      0 |      0 |    0 |            0 |
|                 gen_cdc_pntr.rd_pntr_cdc_dc_inst       |           xpm_cdc_gray__parameterized2__6 |          6 |          6 |       0 |    0 |   15 |      0 |      0 |    0 |            0 |
|                 gen_cdc_pntr.rd_pntr_cdc_inst          |           xpm_cdc_gray__parameterized1__6 |          5 |          5 |       0 |    0 |   12 |      0 |      0 |    0 |            0 |
|                 gen_cdc_pntr.rpw_gray_reg              |       xpm_fifo_reg_vec__parameterized1_84 |          7 |          7 |       0 |    0 |    4 |      0 |      0 |    0 |            0 |
|                 gen_cdc_pntr.rpw_gray_reg_dc           |       xpm_fifo_reg_vec__parameterized2_85 |          3 |          3 |       0 |    0 |    5 |      0 |      0 |    0 |            0 |
|                 gen_cdc_pntr.wpr_gray_reg              |       xpm_fifo_reg_vec__parameterized1_86 |          5 |          5 |       0 |    0 |    4 |      0 |      0 |    0 |            0 |
|                 gen_cdc_pntr.wpr_gray_reg_dc           |       xpm_fifo_reg_vec__parameterized2_87 |          1 |          1 |       0 |    0 |    5 |      0 |      0 |    0 |            0 |
|                 gen_cdc_pntr.wr_pntr_cdc_dc_inst       |           xpm_cdc_gray__parameterized2__5 |          6 |          6 |       0 |    0 |   15 |      0 |      0 |    0 |            0 |
|                 gen_cdc_pntr.wr_pntr_cdc_inst          |           xpm_cdc_gray__parameterized1__5 |          5 |          5 |       0 |    0 |   12 |      0 |      0 |    0 |            0 |
|                 gen_sdpram.xpm_memory_base_inst        |        xpm_memory_base__parameterized2__5 |          1 |          1 |       0 |    0 |    0 |      0 |      1 |    0 |            0 |
|                 rdp_inst                               |       xpm_counter_updn__parameterized2_88 |          8 |          8 |       0 |    0 |    5 |      0 |      0 |    0 |            0 |
|                 rdpp1_inst                             |       xpm_counter_updn__parameterized3_89 |          3 |          3 |       0 |    0 |    4 |      0 |      0 |    0 |            0 |
|                 rst_d1_inst                            |                       xpm_fifo_reg_bit_90 |          2 |          2 |       0 |    0 |    1 |      0 |      0 |    0 |            0 |
|                 wrp_inst                               |       xpm_counter_updn__parameterized2_91 |          4 |          4 |       0 |    0 |    5 |      0 |      0 |    0 |            0 |
|                 wrpp1_inst                             |       xpm_counter_updn__parameterized3_92 |          4 |          4 |       0 |    0 |    4 |      0 |      0 |    0 |            0 |
|                 wrpp2_inst                             |       xpm_counter_updn__parameterized4_93 |          3 |          3 |       0 |    0 |    4 |      0 |      0 |    0 |            0 |
|                 xpm_fifo_rst_inst                      |                   xpm_fifo_rst__xdcDup__2 |         15 |         15 |       0 |    0 |   17 |      0 |      0 |    0 |            0 |
|                   (xpm_fifo_rst_inst)                  |                   xpm_fifo_rst__xdcDup__2 |         15 |         15 |       0 |    0 |   13 |      0 |      0 |    0 |            0 |
|                   gen_rst_ic.rrst_wr_inst              |                      xpm_cdc_sync_rst__14 |          0 |          0 |       0 |    0 |    2 |      0 |      0 |    0 |            0 |
|                   gen_rst_ic.wrst_rd_inst              |                      xpm_cdc_sync_rst__13 |          0 |          0 |       0 |    0 |    2 |      0 |      0 |    0 |            0 |
|           rbi                                          |                              read_b_in_83 |         31 |         31 |       0 |    0 |   20 |      0 |      0 |    0 |            0 |
|           wbi                                          |                                write_b_in |          1 |          1 |       0 |    0 |   41 |      0 |      0 |    0 |            0 |
|           xpm_memory_tdpram_inst_0                     |                      xpm_memory_tdpram__1 |          2 |          2 |       0 |    0 |    0 |      1 |      0 |    0 |            0 |
|             (xpm_memory_tdpram_inst_0)                 |                      xpm_memory_tdpram__1 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |            0 |
|             xpm_memory_base_inst                       |        xpm_memory_base__parameterized1__1 |          2 |          2 |       0 |    0 |    0 |      1 |      0 |    0 |            0 |
|           xpm_memory_tdpram_inst_1                     |                      xpm_memory_tdpram__2 |          2 |          2 |       0 |    0 |    0 |      1 |      0 |    0 |            0 |
|             (xpm_memory_tdpram_inst_1)                 |                      xpm_memory_tdpram__2 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |            0 |
|             xpm_memory_base_inst                       |        xpm_memory_base__parameterized1__2 |          2 |          2 |       0 |    0 |    0 |      1 |      0 |    0 |            0 |
|         input_port_inst[1].IPort                       |                Input_Port__parameterized0 |        119 |        119 |       0 |    0 |  196 |      2 |      1 |    0 |            0 |
|           (input_port_inst[1].IPort)                   |                Input_Port__parameterized0 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |            0 |
|           data_converter_inst                          |                 data_converter__xdcDup__2 |         83 |         83 |       0 |    0 |  135 |      0 |      1 |    0 |            0 |
|             (data_converter_inst)                      |                 data_converter__xdcDup__2 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |    0 |            0 |
|             xpm_fifo_async2user                        | xpm_fifo_async__parameterized0__xdcDup__2 |         82 |         82 |       0 |    0 |  134 |      0 |      1 |    0 |            0 |
|               (xpm_fifo_async2user)                    | xpm_fifo_async__parameterized0__xdcDup__2 |          2 |          2 |       0 |    0 |    0 |      0 |      0 |    0 |            0 |
|               gnuram_async_fifo.xpm_fifo_base_inst     |  xpm_fifo_base__parameterized1__xdcDup__2 |         80 |         80 |       0 |    0 |  134 |      0 |      1 |    0 |            0 |
|                 (gnuram_async_fifo.xpm_fifo_base_inst) |  xpm_fifo_base__parameterized1__xdcDup__2 |          2 |          2 |       0 |    0 |   22 |      0 |      0 |    0 |            0 |
|                 gen_cdc_pntr.rd_pntr_cdc_dc_inst       |           xpm_cdc_gray__parameterized2__8 |          6 |          6 |       0 |    0 |   15 |      0 |      0 |    0 |            0 |
|                 gen_cdc_pntr.rd_pntr_cdc_inst          |           xpm_cdc_gray__parameterized1__8 |          5 |          5 |       0 |    0 |   12 |      0 |      0 |    0 |            0 |
|                 gen_cdc_pntr.rpw_gray_reg              |       xpm_fifo_reg_vec__parameterized1_73 |          7 |          7 |       0 |    0 |    4 |      0 |      0 |    0 |            0 |
|                 gen_cdc_pntr.rpw_gray_reg_dc           |       xpm_fifo_reg_vec__parameterized2_74 |          3 |          3 |       0 |    0 |    5 |      0 |      0 |    0 |            0 |
|                 gen_cdc_pntr.wpr_gray_reg              |       xpm_fifo_reg_vec__parameterized1_75 |          5 |          5 |       0 |    0 |    4 |      0 |      0 |    0 |            0 |
|                 gen_cdc_pntr.wpr_gray_reg_dc           |       xpm_fifo_reg_vec__parameterized2_76 |          1 |          1 |       0 |    0 |    5 |      0 |      0 |    0 |            0 |
|                 gen_cdc_pntr.wr_pntr_cdc_dc_inst       |           xpm_cdc_gray__parameterized2__7 |          6 |          6 |       0 |    0 |   15 |      0 |      0 |    0 |            0 |
|                 gen_cdc_pntr.wr_pntr_cdc_inst          |           xpm_cdc_gray__parameterized1__7 |          5 |          5 |       0 |    0 |   12 |      0 |      0 |    0 |            0 |
|                 gen_sdpram.xpm_memory_base_inst        |        xpm_memory_base__parameterized2__6 |          1 |          1 |       0 |    0 |    0 |      0 |      1 |    0 |            0 |
|                 rdp_inst                               |       xpm_counter_updn__parameterized2_77 |          8 |          8 |       0 |    0 |    5 |      0 |      0 |    0 |            0 |
|                 rdpp1_inst                             |       xpm_counter_updn__parameterized3_78 |          3 |          3 |       0 |    0 |    4 |      0 |      0 |    0 |            0 |
|                 rst_d1_inst                            |                       xpm_fifo_reg_bit_79 |          2 |          2 |       0 |    0 |    1 |      0 |      0 |    0 |            0 |
|                 wrp_inst                               |       xpm_counter_updn__parameterized2_80 |          4 |          4 |       0 |    0 |    5 |      0 |      0 |    0 |            0 |
|                 wrpp1_inst                             |       xpm_counter_updn__parameterized3_81 |          4 |          4 |       0 |    0 |    4 |      0 |      0 |    0 |            0 |
|                 wrpp2_inst                             |       xpm_counter_updn__parameterized4_82 |          3 |          3 |       0 |    0 |    4 |      0 |      0 |    0 |            0 |
|                 xpm_fifo_rst_inst                      |                   xpm_fifo_rst__xdcDup__3 |         15 |         15 |       0 |    0 |   17 |      0 |      0 |    0 |            0 |
|                   (xpm_fifo_rst_inst)                  |                   xpm_fifo_rst__xdcDup__3 |         15 |         15 |       0 |    0 |   13 |      0 |      0 |    0 |            0 |
|                   gen_rst_ic.rrst_wr_inst              |                      xpm_cdc_sync_rst__16 |          0 |          0 |       0 |    0 |    2 |      0 |      0 |    0 |            0 |
|                   gen_rst_ic.wrst_rd_inst              |                      xpm_cdc_sync_rst__15 |          0 |          0 |       0 |    0 |    2 |      0 |      0 |    0 |            0 |
|           rbi                                          |                              read_b_in_72 |         31 |         31 |       0 |    0 |   20 |      0 |      0 |    0 |            0 |
|           wbi                                          |                write_b_in__parameterized0 |          1 |          1 |       0 |    0 |   41 |      0 |      0 |    0 |            0 |
|           xpm_memory_tdpram_inst_0                     |                      xpm_memory_tdpram__3 |          2 |          2 |       0 |    0 |    0 |      1 |      0 |    0 |            0 |
|             (xpm_memory_tdpram_inst_0)                 |                      xpm_memory_tdpram__3 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |            0 |
|             xpm_memory_base_inst                       |        xpm_memory_base__parameterized1__3 |          2 |          2 |       0 |    0 |    0 |      1 |      0 |    0 |            0 |
|           xpm_memory_tdpram_inst_1                     |                      xpm_memory_tdpram__4 |          2 |          2 |       0 |    0 |    0 |      1 |      0 |    0 |            0 |
|             (xpm_memory_tdpram_inst_1)                 |                      xpm_memory_tdpram__4 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |            0 |
|             xpm_memory_base_inst                       |        xpm_memory_base__parameterized1__4 |          2 |          2 |       0 |    0 |    0 |      1 |      0 |    0 |            0 |
|         input_port_inst[2].IPort                       |                Input_Port__parameterized1 |        118 |        118 |       0 |    0 |  196 |      2 |      1 |    0 |            0 |
|           (input_port_inst[2].IPort)                   |                Input_Port__parameterized1 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |            0 |
|           data_converter_inst                          |                 data_converter__xdcDup__3 |         82 |         82 |       0 |    0 |  135 |      0 |      1 |    0 |            0 |
|             (data_converter_inst)                      |                 data_converter__xdcDup__3 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |    0 |            0 |
|             xpm_fifo_async2user                        | xpm_fifo_async__parameterized0__xdcDup__3 |         82 |         82 |       0 |    0 |  134 |      0 |      1 |    0 |            0 |
|               (xpm_fifo_async2user)                    | xpm_fifo_async__parameterized0__xdcDup__3 |          2 |          2 |       0 |    0 |    0 |      0 |      0 |    0 |            0 |
|               gnuram_async_fifo.xpm_fifo_base_inst     |  xpm_fifo_base__parameterized1__xdcDup__3 |         80 |         80 |       0 |    0 |  134 |      0 |      1 |    0 |            0 |
|                 (gnuram_async_fifo.xpm_fifo_base_inst) |  xpm_fifo_base__parameterized1__xdcDup__3 |          2 |          2 |       0 |    0 |   22 |      0 |      0 |    0 |            0 |
|                 gen_cdc_pntr.rd_pntr_cdc_dc_inst       |          xpm_cdc_gray__parameterized2__10 |          6 |          6 |       0 |    0 |   15 |      0 |      0 |    0 |            0 |
|                 gen_cdc_pntr.rd_pntr_cdc_inst          |          xpm_cdc_gray__parameterized1__10 |          5 |          5 |       0 |    0 |   12 |      0 |      0 |    0 |            0 |
|                 gen_cdc_pntr.rpw_gray_reg              |       xpm_fifo_reg_vec__parameterized1_62 |          7 |          7 |       0 |    0 |    4 |      0 |      0 |    0 |            0 |
|                 gen_cdc_pntr.rpw_gray_reg_dc           |       xpm_fifo_reg_vec__parameterized2_63 |          3 |          3 |       0 |    0 |    5 |      0 |      0 |    0 |            0 |
|                 gen_cdc_pntr.wpr_gray_reg              |       xpm_fifo_reg_vec__parameterized1_64 |          5 |          5 |       0 |    0 |    4 |      0 |      0 |    0 |            0 |
|                 gen_cdc_pntr.wpr_gray_reg_dc           |       xpm_fifo_reg_vec__parameterized2_65 |          1 |          1 |       0 |    0 |    5 |      0 |      0 |    0 |            0 |
|                 gen_cdc_pntr.wr_pntr_cdc_dc_inst       |           xpm_cdc_gray__parameterized2__9 |          6 |          6 |       0 |    0 |   15 |      0 |      0 |    0 |            0 |
|                 gen_cdc_pntr.wr_pntr_cdc_inst          |           xpm_cdc_gray__parameterized1__9 |          5 |          5 |       0 |    0 |   12 |      0 |      0 |    0 |            0 |
|                 gen_sdpram.xpm_memory_base_inst        |        xpm_memory_base__parameterized2__7 |          1 |          1 |       0 |    0 |    0 |      0 |      1 |    0 |            0 |
|                 rdp_inst                               |       xpm_counter_updn__parameterized2_66 |          8 |          8 |       0 |    0 |    5 |      0 |      0 |    0 |            0 |
|                 rdpp1_inst                             |       xpm_counter_updn__parameterized3_67 |          3 |          3 |       0 |    0 |    4 |      0 |      0 |    0 |            0 |
|                 rst_d1_inst                            |                       xpm_fifo_reg_bit_68 |          2 |          2 |       0 |    0 |    1 |      0 |      0 |    0 |            0 |
|                 wrp_inst                               |       xpm_counter_updn__parameterized2_69 |          4 |          4 |       0 |    0 |    5 |      0 |      0 |    0 |            0 |
|                 wrpp1_inst                             |       xpm_counter_updn__parameterized3_70 |          4 |          4 |       0 |    0 |    4 |      0 |      0 |    0 |            0 |
|                 wrpp2_inst                             |       xpm_counter_updn__parameterized4_71 |          3 |          3 |       0 |    0 |    4 |      0 |      0 |    0 |            0 |
|                 xpm_fifo_rst_inst                      |                   xpm_fifo_rst__xdcDup__4 |         15 |         15 |       0 |    0 |   17 |      0 |      0 |    0 |            0 |
|                   (xpm_fifo_rst_inst)                  |                   xpm_fifo_rst__xdcDup__4 |         15 |         15 |       0 |    0 |   13 |      0 |      0 |    0 |            0 |
|                   gen_rst_ic.rrst_wr_inst              |                      xpm_cdc_sync_rst__18 |          0 |          0 |       0 |    0 |    2 |      0 |      0 |    0 |            0 |
|                   gen_rst_ic.wrst_rd_inst              |                      xpm_cdc_sync_rst__17 |          0 |          0 |       0 |    0 |    2 |      0 |      0 |    0 |            0 |
|           rbi                                          |                              read_b_in_61 |         31 |         31 |       0 |    0 |   20 |      0 |      0 |    0 |            0 |
|           wbi                                          |                write_b_in__parameterized1 |          1 |          1 |       0 |    0 |   41 |      0 |      0 |    0 |            0 |
|           xpm_memory_tdpram_inst_0                     |                      xpm_memory_tdpram__5 |          2 |          2 |       0 |    0 |    0 |      1 |      0 |    0 |            0 |
|             (xpm_memory_tdpram_inst_0)                 |                      xpm_memory_tdpram__5 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |            0 |
|             xpm_memory_base_inst                       |        xpm_memory_base__parameterized1__5 |          2 |          2 |       0 |    0 |    0 |      1 |      0 |    0 |            0 |
|           xpm_memory_tdpram_inst_1                     |                      xpm_memory_tdpram__6 |          2 |          2 |       0 |    0 |    0 |      1 |      0 |    0 |            0 |
|             (xpm_memory_tdpram_inst_1)                 |                      xpm_memory_tdpram__6 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |            0 |
|             xpm_memory_base_inst                       |        xpm_memory_base__parameterized1__6 |          2 |          2 |       0 |    0 |    0 |      1 |      0 |    0 |            0 |
|         input_port_inst[3].IPort                       |                Input_Port__parameterized2 |        118 |        118 |       0 |    0 |  196 |      2 |      1 |    0 |            0 |
|           (input_port_inst[3].IPort)                   |                Input_Port__parameterized2 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |            0 |
|           data_converter_inst                          |                 data_converter__xdcDup__4 |         82 |         82 |       0 |    0 |  135 |      0 |      1 |    0 |            0 |
|             (data_converter_inst)                      |                 data_converter__xdcDup__4 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |    0 |            0 |
|             xpm_fifo_async2user                        | xpm_fifo_async__parameterized0__xdcDup__4 |         82 |         82 |       0 |    0 |  134 |      0 |      1 |    0 |            0 |
|               (xpm_fifo_async2user)                    | xpm_fifo_async__parameterized0__xdcDup__4 |          2 |          2 |       0 |    0 |    0 |      0 |      0 |    0 |            0 |
|               gnuram_async_fifo.xpm_fifo_base_inst     |  xpm_fifo_base__parameterized1__xdcDup__4 |         80 |         80 |       0 |    0 |  134 |      0 |      1 |    0 |            0 |
|                 (gnuram_async_fifo.xpm_fifo_base_inst) |  xpm_fifo_base__parameterized1__xdcDup__4 |          2 |          2 |       0 |    0 |   22 |      0 |      0 |    0 |            0 |
|                 gen_cdc_pntr.rd_pntr_cdc_dc_inst       |          xpm_cdc_gray__parameterized2__12 |          6 |          6 |       0 |    0 |   15 |      0 |      0 |    0 |            0 |
|                 gen_cdc_pntr.rd_pntr_cdc_inst          |          xpm_cdc_gray__parameterized1__12 |          5 |          5 |       0 |    0 |   12 |      0 |      0 |    0 |            0 |
|                 gen_cdc_pntr.rpw_gray_reg              |       xpm_fifo_reg_vec__parameterized1_51 |          7 |          7 |       0 |    0 |    4 |      0 |      0 |    0 |            0 |
|                 gen_cdc_pntr.rpw_gray_reg_dc           |       xpm_fifo_reg_vec__parameterized2_52 |          3 |          3 |       0 |    0 |    5 |      0 |      0 |    0 |            0 |
|                 gen_cdc_pntr.wpr_gray_reg              |       xpm_fifo_reg_vec__parameterized1_53 |          5 |          5 |       0 |    0 |    4 |      0 |      0 |    0 |            0 |
|                 gen_cdc_pntr.wpr_gray_reg_dc           |       xpm_fifo_reg_vec__parameterized2_54 |          1 |          1 |       0 |    0 |    5 |      0 |      0 |    0 |            0 |
|                 gen_cdc_pntr.wr_pntr_cdc_dc_inst       |          xpm_cdc_gray__parameterized2__11 |          6 |          6 |       0 |    0 |   15 |      0 |      0 |    0 |            0 |
|                 gen_cdc_pntr.wr_pntr_cdc_inst          |          xpm_cdc_gray__parameterized1__11 |          5 |          5 |       0 |    0 |   12 |      0 |      0 |    0 |            0 |
|                 gen_sdpram.xpm_memory_base_inst        |        xpm_memory_base__parameterized2__8 |          1 |          1 |       0 |    0 |    0 |      0 |      1 |    0 |            0 |
|                 rdp_inst                               |       xpm_counter_updn__parameterized2_55 |          8 |          8 |       0 |    0 |    5 |      0 |      0 |    0 |            0 |
|                 rdpp1_inst                             |       xpm_counter_updn__parameterized3_56 |          3 |          3 |       0 |    0 |    4 |      0 |      0 |    0 |            0 |
|                 rst_d1_inst                            |                       xpm_fifo_reg_bit_57 |          2 |          2 |       0 |    0 |    1 |      0 |      0 |    0 |            0 |
|                 wrp_inst                               |       xpm_counter_updn__parameterized2_58 |          4 |          4 |       0 |    0 |    5 |      0 |      0 |    0 |            0 |
|                 wrpp1_inst                             |       xpm_counter_updn__parameterized3_59 |          4 |          4 |       0 |    0 |    4 |      0 |      0 |    0 |            0 |
|                 wrpp2_inst                             |       xpm_counter_updn__parameterized4_60 |          3 |          3 |       0 |    0 |    4 |      0 |      0 |    0 |            0 |
|                 xpm_fifo_rst_inst                      |                   xpm_fifo_rst__xdcDup__5 |         15 |         15 |       0 |    0 |   17 |      0 |      0 |    0 |            0 |
|                   (xpm_fifo_rst_inst)                  |                   xpm_fifo_rst__xdcDup__5 |         15 |         15 |       0 |    0 |   13 |      0 |      0 |    0 |            0 |
|                   gen_rst_ic.rrst_wr_inst              |                      xpm_cdc_sync_rst__20 |          0 |          0 |       0 |    0 |    2 |      0 |      0 |    0 |            0 |
|                   gen_rst_ic.wrst_rd_inst              |                      xpm_cdc_sync_rst__19 |          0 |          0 |       0 |    0 |    2 |      0 |      0 |    0 |            0 |
|           rbi                                          |                              read_b_in_50 |         31 |         31 |       0 |    0 |   20 |      0 |      0 |    0 |            0 |
|           wbi                                          |                write_b_in__parameterized2 |          1 |          1 |       0 |    0 |   41 |      0 |      0 |    0 |            0 |
|           xpm_memory_tdpram_inst_0                     |                      xpm_memory_tdpram__7 |          2 |          2 |       0 |    0 |    0 |      1 |      0 |    0 |            0 |
|             (xpm_memory_tdpram_inst_0)                 |                      xpm_memory_tdpram__7 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |            0 |
|             xpm_memory_base_inst                       |        xpm_memory_base__parameterized1__7 |          2 |          2 |       0 |    0 |    0 |      1 |      0 |    0 |            0 |
|           xpm_memory_tdpram_inst_1                     |                      xpm_memory_tdpram__8 |          2 |          2 |       0 |    0 |    0 |      1 |      0 |    0 |            0 |
|             (xpm_memory_tdpram_inst_1)                 |                      xpm_memory_tdpram__8 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |            0 |
|             xpm_memory_base_inst                       |        xpm_memory_base__parameterized1__8 |          2 |          2 |       0 |    0 |    0 |      1 |      0 |    0 |            0 |
|         input_port_inst[4].IPort                       |                Input_Port__parameterized3 |        118 |        118 |       0 |    0 |  196 |      2 |      1 |    0 |            0 |
|           (input_port_inst[4].IPort)                   |                Input_Port__parameterized3 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |            0 |
|           data_converter_inst                          |                            data_converter |         82 |         82 |       0 |    0 |  135 |      0 |      1 |    0 |            0 |
|             (data_converter_inst)                      |                            data_converter |          0 |          0 |       0 |    0 |    1 |      0 |      0 |    0 |            0 |
|             xpm_fifo_async2user                        |            xpm_fifo_async__parameterized0 |         82 |         82 |       0 |    0 |  134 |      0 |      1 |    0 |            0 |
|               (xpm_fifo_async2user)                    |            xpm_fifo_async__parameterized0 |          2 |          2 |       0 |    0 |    0 |      0 |      0 |    0 |            0 |
|               gnuram_async_fifo.xpm_fifo_base_inst     |             xpm_fifo_base__parameterized1 |         80 |         80 |       0 |    0 |  134 |      0 |      1 |    0 |            0 |
|                 (gnuram_async_fifo.xpm_fifo_base_inst) |             xpm_fifo_base__parameterized1 |          2 |          2 |       0 |    0 |   22 |      0 |      0 |    0 |            0 |
|                 gen_cdc_pntr.rd_pntr_cdc_dc_inst       |              xpm_cdc_gray__parameterized2 |          6 |          6 |       0 |    0 |   15 |      0 |      0 |    0 |            0 |
|                 gen_cdc_pntr.rd_pntr_cdc_inst          |              xpm_cdc_gray__parameterized1 |          5 |          5 |       0 |    0 |   12 |      0 |      0 |    0 |            0 |
|                 gen_cdc_pntr.rpw_gray_reg              |          xpm_fifo_reg_vec__parameterized1 |          7 |          7 |       0 |    0 |    4 |      0 |      0 |    0 |            0 |
|                 gen_cdc_pntr.rpw_gray_reg_dc           |          xpm_fifo_reg_vec__parameterized2 |          3 |          3 |       0 |    0 |    5 |      0 |      0 |    0 |            0 |
|                 gen_cdc_pntr.wpr_gray_reg              |       xpm_fifo_reg_vec__parameterized1_45 |          5 |          5 |       0 |    0 |    4 |      0 |      0 |    0 |            0 |
|                 gen_cdc_pntr.wpr_gray_reg_dc           |       xpm_fifo_reg_vec__parameterized2_46 |          1 |          1 |       0 |    0 |    5 |      0 |      0 |    0 |            0 |
|                 gen_cdc_pntr.wr_pntr_cdc_dc_inst       |          xpm_cdc_gray__parameterized2__13 |          6 |          6 |       0 |    0 |   15 |      0 |      0 |    0 |            0 |
|                 gen_cdc_pntr.wr_pntr_cdc_inst          |          xpm_cdc_gray__parameterized1__13 |          5 |          5 |       0 |    0 |   12 |      0 |      0 |    0 |            0 |
|                 gen_sdpram.xpm_memory_base_inst        |           xpm_memory_base__parameterized2 |          1 |          1 |       0 |    0 |    0 |      0 |      1 |    0 |            0 |
|                 rdp_inst                               |          xpm_counter_updn__parameterized2 |          8 |          8 |       0 |    0 |    5 |      0 |      0 |    0 |            0 |
|                 rdpp1_inst                             |          xpm_counter_updn__parameterized3 |          3 |          3 |       0 |    0 |    4 |      0 |      0 |    0 |            0 |
|                 rst_d1_inst                            |                       xpm_fifo_reg_bit_47 |          2 |          2 |       0 |    0 |    1 |      0 |      0 |    0 |            0 |
|                 wrp_inst                               |       xpm_counter_updn__parameterized2_48 |          4 |          4 |       0 |    0 |    5 |      0 |      0 |    0 |            0 |
|                 wrpp1_inst                             |       xpm_counter_updn__parameterized3_49 |          4 |          4 |       0 |    0 |    4 |      0 |      0 |    0 |            0 |
|                 wrpp2_inst                             |          xpm_counter_updn__parameterized4 |          3 |          3 |       0 |    0 |    4 |      0 |      0 |    0 |            0 |
|                 xpm_fifo_rst_inst                      |                   xpm_fifo_rst__xdcDup__6 |         15 |         15 |       0 |    0 |   17 |      0 |      0 |    0 |            0 |
|                   (xpm_fifo_rst_inst)                  |                   xpm_fifo_rst__xdcDup__6 |         15 |         15 |       0 |    0 |   13 |      0 |      0 |    0 |            0 |
|                   gen_rst_ic.rrst_wr_inst              |                      xpm_cdc_sync_rst__22 |          0 |          0 |       0 |    0 |    2 |      0 |      0 |    0 |            0 |
|                   gen_rst_ic.wrst_rd_inst              |                      xpm_cdc_sync_rst__21 |          0 |          0 |       0 |    0 |    2 |      0 |      0 |    0 |            0 |
|           rbi                                          |                                 read_b_in |         31 |         31 |       0 |    0 |   20 |      0 |      0 |    0 |            0 |
|           wbi                                          |                write_b_in__parameterized3 |          1 |          1 |       0 |    0 |   41 |      0 |      0 |    0 |            0 |
|           xpm_memory_tdpram_inst_0                     |                      xpm_memory_tdpram__9 |          2 |          2 |       0 |    0 |    0 |      1 |      0 |    0 |            0 |
|             (xpm_memory_tdpram_inst_0)                 |                      xpm_memory_tdpram__9 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |            0 |
|             xpm_memory_base_inst                       |        xpm_memory_base__parameterized1__9 |          2 |          2 |       0 |    0 |    0 |      1 |      0 |    0 |            0 |
|           xpm_memory_tdpram_inst_1                     |                         xpm_memory_tdpram |          2 |          2 |       0 |    0 |    0 |      1 |      0 |    0 |            0 |
|             (xpm_memory_tdpram_inst_1)                 |                         xpm_memory_tdpram |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |            0 |
|             xpm_memory_base_inst                       |           xpm_memory_base__parameterized1 |          2 |          2 |       0 |    0 |    0 |      1 |      0 |    0 |            0 |
|       opc                                              |                       Output_Port_Cluster |        653 |        653 |       0 |    0 |  928 |      0 |      5 |    0 |            0 |
|         output_port_cluster[0].OPort                   |                    Output_Port__xdcDup__1 |        174 |        174 |       0 |    0 |  224 |      0 |      1 |    0 |            0 |
|           (output_port_cluster[0].OPort)               |                    Output_Port__xdcDup__1 |         14 |         14 |       0 |    0 |   15 |      0 |      0 |    0 |            0 |
|           xpm_fifo_async_inst                          |                 xpm_fifo_async__xdcDup__2 |        160 |        160 |       0 |    0 |  209 |      0 |      1 |    0 |            0 |
|             (xpm_fifo_async_inst)                      |                 xpm_fifo_async__xdcDup__2 |         23 |         23 |       0 |    0 |    0 |      0 |      0 |    0 |            0 |
|             gnuram_async_fifo.xpm_fifo_base_inst       |                  xpm_fifo_base__xdcDup__2 |        137 |        137 |       0 |    0 |  209 |      0 |      1 |    0 |            0 |
|               (gnuram_async_fifo.xpm_fifo_base_inst)   |                  xpm_fifo_base__xdcDup__2 |          5 |          5 |       0 |    0 |   34 |      0 |      0 |    0 |            0 |
|               gen_cdc_pntr.rd_pntr_cdc_dc_inst         |           xpm_cdc_gray__parameterized0__9 |         11 |         11 |       0 |    0 |   24 |      0 |      0 |    0 |            0 |
|               gen_cdc_pntr.rd_pntr_cdc_inst            |                           xpm_cdc_gray__9 |          9 |          9 |       0 |    0 |   21 |      0 |      0 |    0 |            0 |
|               gen_cdc_pntr.rpw_gray_reg                |                       xpm_fifo_reg_vec_36 |          6 |          6 |       0 |    0 |    7 |      0 |      0 |    0 |            0 |
|               gen_cdc_pntr.rpw_gray_reg_dc             |          xpm_fifo_reg_vec__parameterized0 |          0 |          0 |       0 |    0 |    8 |      0 |      0 |    0 |            0 |
|               gen_cdc_pntr.wpr_gray_reg                |                       xpm_fifo_reg_vec_37 |          1 |          1 |       0 |    0 |    7 |      0 |      0 |    0 |            0 |
|               gen_cdc_pntr.wpr_gray_reg_dc             |       xpm_fifo_reg_vec__parameterized0_38 |          8 |          8 |       0 |    0 |    8 |      0 |      0 |    0 |            0 |
|               gen_cdc_pntr.wr_pntr_cdc_dc_inst         |           xpm_cdc_gray__parameterized0__8 |         11 |         11 |       0 |    0 |   24 |      0 |      0 |    0 |            0 |
|               gen_cdc_pntr.wr_pntr_cdc_inst            |                           xpm_cdc_gray__8 |          9 |          9 |       0 |    0 |   21 |      0 |      0 |    0 |            0 |
|               gen_sdpram.xpm_memory_base_inst          |                        xpm_memory_base__7 |          1 |          1 |       0 |    0 |    0 |      0 |      1 |    0 |            0 |
|               rdp_inst                                 |                       xpm_counter_updn_39 |         16 |         16 |       0 |    0 |    8 |      0 |      0 |    0 |            0 |
|               rdpp1_inst                               |       xpm_counter_updn__parameterized0_40 |          8 |          8 |       0 |    0 |    7 |      0 |      0 |    0 |            0 |
|               rst_d1_inst                              |                       xpm_fifo_reg_bit_41 |          2 |          2 |       0 |    0 |    1 |      0 |      0 |    0 |            0 |
|               wrp_inst                                 |                       xpm_counter_updn_42 |         16 |         16 |       0 |    0 |    8 |      0 |      0 |    0 |            0 |
|               wrpp1_inst                               |       xpm_counter_updn__parameterized0_43 |         13 |         13 |       0 |    0 |    7 |      0 |      0 |    0 |            0 |
|               wrpp2_inst                               |       xpm_counter_updn__parameterized1_44 |          6 |          6 |       0 |    0 |    7 |      0 |      0 |    0 |            0 |
|               xpm_fifo_rst_inst                        |                   xpm_fifo_rst__xdcDup__7 |         16 |         16 |       0 |    0 |   17 |      0 |      0 |    0 |            0 |
|                 (xpm_fifo_rst_inst)                    |                   xpm_fifo_rst__xdcDup__7 |         16 |         16 |       0 |    0 |   13 |      0 |      0 |    0 |            0 |
|                 gen_rst_ic.rrst_wr_inst                |                      xpm_cdc_sync_rst__24 |          0 |          0 |       0 |    0 |    2 |      0 |      0 |    0 |            0 |
|                 gen_rst_ic.wrst_rd_inst                |                      xpm_cdc_sync_rst__23 |          0 |          0 |       0 |    0 |    2 |      0 |      0 |    0 |            0 |
|         output_port_cluster[1].OPort                   |                    Output_Port__xdcDup__2 |        109 |        109 |       0 |    0 |  176 |      0 |      1 |    0 |            0 |
|           (output_port_cluster[1].OPort)               |                    Output_Port__xdcDup__2 |          7 |          7 |       0 |    0 |   15 |      0 |      0 |    0 |            0 |
|           xpm_fifo_async_inst                          |                 xpm_fifo_async__xdcDup__3 |        102 |        102 |       0 |    0 |  161 |      0 |      1 |    0 |            0 |
|             (xpm_fifo_async_inst)                      |                 xpm_fifo_async__xdcDup__3 |          3 |          3 |       0 |    0 |    0 |      0 |      0 |    0 |            0 |
|             gnuram_async_fifo.xpm_fifo_base_inst       |                  xpm_fifo_base__xdcDup__3 |         99 |         99 |       0 |    0 |  161 |      0 |      1 |    0 |            0 |
|               (gnuram_async_fifo.xpm_fifo_base_inst)   |                  xpm_fifo_base__xdcDup__3 |          0 |          0 |       0 |    0 |    2 |      0 |      0 |    0 |            0 |
|               gen_cdc_pntr.rd_pntr_cdc_dc_inst         |          xpm_cdc_gray__parameterized0__11 |         11 |         11 |       0 |    0 |   24 |      0 |      0 |    0 |            0 |
|               gen_cdc_pntr.rd_pntr_cdc_inst            |                          xpm_cdc_gray__11 |          9 |          9 |       0 |    0 |   21 |      0 |      0 |    0 |            0 |
|               gen_cdc_pntr.rpw_gray_reg                |                       xpm_fifo_reg_vec_28 |          6 |          6 |       0 |    0 |    7 |      0 |      0 |    0 |            0 |
|               gen_cdc_pntr.wpr_gray_reg                |                       xpm_fifo_reg_vec_29 |          2 |          2 |       0 |    0 |    7 |      0 |      0 |    0 |            0 |
|               gen_cdc_pntr.wr_pntr_cdc_dc_inst         |          xpm_cdc_gray__parameterized0__10 |         11 |         11 |       0 |    0 |   24 |      0 |      0 |    0 |            0 |
|               gen_cdc_pntr.wr_pntr_cdc_inst            |                          xpm_cdc_gray__10 |          9 |          9 |       0 |    0 |   21 |      0 |      0 |    0 |            0 |
|               gen_sdpram.xpm_memory_base_inst          |                        xpm_memory_base__8 |          1 |          1 |       0 |    0 |    0 |      0 |      1 |    0 |            0 |
|               rdp_inst                                 |                       xpm_counter_updn_30 |          8 |          8 |       0 |    0 |    8 |      0 |      0 |    0 |            0 |
|               rdpp1_inst                               |       xpm_counter_updn__parameterized0_31 |          8 |          8 |       0 |    0 |    7 |      0 |      0 |    0 |            0 |
|               rst_d1_inst                              |                       xpm_fifo_reg_bit_32 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |    0 |            0 |
|               wrp_inst                                 |                       xpm_counter_updn_33 |          8 |          8 |       0 |    0 |    8 |      0 |      0 |    0 |            0 |
|               wrpp1_inst                               |       xpm_counter_updn__parameterized0_34 |          6 |          6 |       0 |    0 |    7 |      0 |      0 |    0 |            0 |
|               wrpp2_inst                               |       xpm_counter_updn__parameterized1_35 |          6 |          6 |       0 |    0 |    7 |      0 |      0 |    0 |            0 |
|               xpm_fifo_rst_inst                        |                   xpm_fifo_rst__xdcDup__8 |         14 |         14 |       0 |    0 |   17 |      0 |      0 |    0 |            0 |
|                 (xpm_fifo_rst_inst)                    |                   xpm_fifo_rst__xdcDup__8 |         14 |         14 |       0 |    0 |   13 |      0 |      0 |    0 |            0 |
|                 gen_rst_ic.rrst_wr_inst                |                      xpm_cdc_sync_rst__26 |          0 |          0 |       0 |    0 |    2 |      0 |      0 |    0 |            0 |
|                 gen_rst_ic.wrst_rd_inst                |                      xpm_cdc_sync_rst__25 |          0 |          0 |       0 |    0 |    2 |      0 |      0 |    0 |            0 |
|         output_port_cluster[2].OPort                   |                    Output_Port__xdcDup__3 |        109 |        109 |       0 |    0 |  176 |      0 |      1 |    0 |            0 |
|           (output_port_cluster[2].OPort)               |                    Output_Port__xdcDup__3 |          7 |          7 |       0 |    0 |   15 |      0 |      0 |    0 |            0 |
|           xpm_fifo_async_inst                          |                 xpm_fifo_async__xdcDup__4 |        102 |        102 |       0 |    0 |  161 |      0 |      1 |    0 |            0 |
|             (xpm_fifo_async_inst)                      |                 xpm_fifo_async__xdcDup__4 |          3 |          3 |       0 |    0 |    0 |      0 |      0 |    0 |            0 |
|             gnuram_async_fifo.xpm_fifo_base_inst       |                  xpm_fifo_base__xdcDup__4 |         99 |         99 |       0 |    0 |  161 |      0 |      1 |    0 |            0 |
|               (gnuram_async_fifo.xpm_fifo_base_inst)   |                  xpm_fifo_base__xdcDup__4 |          0 |          0 |       0 |    0 |    2 |      0 |      0 |    0 |            0 |
|               gen_cdc_pntr.rd_pntr_cdc_dc_inst         |          xpm_cdc_gray__parameterized0__13 |         11 |         11 |       0 |    0 |   24 |      0 |      0 |    0 |            0 |
|               gen_cdc_pntr.rd_pntr_cdc_inst            |                          xpm_cdc_gray__13 |          9 |          9 |       0 |    0 |   21 |      0 |      0 |    0 |            0 |
|               gen_cdc_pntr.rpw_gray_reg                |                       xpm_fifo_reg_vec_20 |          6 |          6 |       0 |    0 |    7 |      0 |      0 |    0 |            0 |
|               gen_cdc_pntr.wpr_gray_reg                |                       xpm_fifo_reg_vec_21 |          2 |          2 |       0 |    0 |    7 |      0 |      0 |    0 |            0 |
|               gen_cdc_pntr.wr_pntr_cdc_dc_inst         |          xpm_cdc_gray__parameterized0__12 |         11 |         11 |       0 |    0 |   24 |      0 |      0 |    0 |            0 |
|               gen_cdc_pntr.wr_pntr_cdc_inst            |                          xpm_cdc_gray__12 |          9 |          9 |       0 |    0 |   21 |      0 |      0 |    0 |            0 |
|               gen_sdpram.xpm_memory_base_inst          |                        xpm_memory_base__9 |          1 |          1 |       0 |    0 |    0 |      0 |      1 |    0 |            0 |
|               rdp_inst                                 |                       xpm_counter_updn_22 |          8 |          8 |       0 |    0 |    8 |      0 |      0 |    0 |            0 |
|               rdpp1_inst                               |       xpm_counter_updn__parameterized0_23 |          8 |          8 |       0 |    0 |    7 |      0 |      0 |    0 |            0 |
|               rst_d1_inst                              |                       xpm_fifo_reg_bit_24 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |    0 |            0 |
|               wrp_inst                                 |                       xpm_counter_updn_25 |          8 |          8 |       0 |    0 |    8 |      0 |      0 |    0 |            0 |
|               wrpp1_inst                               |       xpm_counter_updn__parameterized0_26 |          6 |          6 |       0 |    0 |    7 |      0 |      0 |    0 |            0 |
|               wrpp2_inst                               |       xpm_counter_updn__parameterized1_27 |          6 |          6 |       0 |    0 |    7 |      0 |      0 |    0 |            0 |
|               xpm_fifo_rst_inst                        |                   xpm_fifo_rst__xdcDup__9 |         14 |         14 |       0 |    0 |   17 |      0 |      0 |    0 |            0 |
|                 (xpm_fifo_rst_inst)                    |                   xpm_fifo_rst__xdcDup__9 |         14 |         14 |       0 |    0 |   13 |      0 |      0 |    0 |            0 |
|                 gen_rst_ic.rrst_wr_inst                |                      xpm_cdc_sync_rst__28 |          0 |          0 |       0 |    0 |    2 |      0 |      0 |    0 |            0 |
|                 gen_rst_ic.wrst_rd_inst                |                      xpm_cdc_sync_rst__27 |          0 |          0 |       0 |    0 |    2 |      0 |      0 |    0 |            0 |
|         output_port_cluster[3].OPort                   |                    Output_Port__xdcDup__4 |        154 |        154 |       0 |    0 |  176 |      0 |      1 |    0 |            0 |
|           (output_port_cluster[3].OPort)               |                    Output_Port__xdcDup__4 |         20 |         20 |       0 |    0 |   15 |      0 |      0 |    0 |            0 |
|           xpm_fifo_async_inst                          |                 xpm_fifo_async__xdcDup__5 |        134 |        134 |       0 |    0 |  161 |      0 |      1 |    0 |            0 |
|             (xpm_fifo_async_inst)                      |                 xpm_fifo_async__xdcDup__5 |         35 |         35 |       0 |    0 |    0 |      0 |      0 |    0 |            0 |
|             gnuram_async_fifo.xpm_fifo_base_inst       |                  xpm_fifo_base__xdcDup__5 |         99 |         99 |       0 |    0 |  161 |      0 |      1 |    0 |            0 |
|               (gnuram_async_fifo.xpm_fifo_base_inst)   |                  xpm_fifo_base__xdcDup__5 |          0 |          0 |       0 |    0 |    2 |      0 |      0 |    0 |            0 |
|               gen_cdc_pntr.rd_pntr_cdc_dc_inst         |          xpm_cdc_gray__parameterized0__15 |         11 |         11 |       0 |    0 |   24 |      0 |      0 |    0 |            0 |
|               gen_cdc_pntr.rd_pntr_cdc_inst            |                          xpm_cdc_gray__15 |          9 |          9 |       0 |    0 |   21 |      0 |      0 |    0 |            0 |
|               gen_cdc_pntr.rpw_gray_reg                |                       xpm_fifo_reg_vec_12 |          6 |          6 |       0 |    0 |    7 |      0 |      0 |    0 |            0 |
|               gen_cdc_pntr.wpr_gray_reg                |                       xpm_fifo_reg_vec_13 |          2 |          2 |       0 |    0 |    7 |      0 |      0 |    0 |            0 |
|               gen_cdc_pntr.wr_pntr_cdc_dc_inst         |          xpm_cdc_gray__parameterized0__14 |         11 |         11 |       0 |    0 |   24 |      0 |      0 |    0 |            0 |
|               gen_cdc_pntr.wr_pntr_cdc_inst            |                          xpm_cdc_gray__14 |          9 |          9 |       0 |    0 |   21 |      0 |      0 |    0 |            0 |
|               gen_sdpram.xpm_memory_base_inst          |                       xpm_memory_base__10 |          1 |          1 |       0 |    0 |    0 |      0 |      1 |    0 |            0 |
|               rdp_inst                                 |                       xpm_counter_updn_14 |          8 |          8 |       0 |    0 |    8 |      0 |      0 |    0 |            0 |
|               rdpp1_inst                               |       xpm_counter_updn__parameterized0_15 |          8 |          8 |       0 |    0 |    7 |      0 |      0 |    0 |            0 |
|               rst_d1_inst                              |                       xpm_fifo_reg_bit_16 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |    0 |            0 |
|               wrp_inst                                 |                       xpm_counter_updn_17 |          8 |          8 |       0 |    0 |    8 |      0 |      0 |    0 |            0 |
|               wrpp1_inst                               |       xpm_counter_updn__parameterized0_18 |          6 |          6 |       0 |    0 |    7 |      0 |      0 |    0 |            0 |
|               wrpp2_inst                               |       xpm_counter_updn__parameterized1_19 |          6 |          6 |       0 |    0 |    7 |      0 |      0 |    0 |            0 |
|               xpm_fifo_rst_inst                        |                  xpm_fifo_rst__xdcDup__10 |         14 |         14 |       0 |    0 |   17 |      0 |      0 |    0 |            0 |
|                 (xpm_fifo_rst_inst)                    |                  xpm_fifo_rst__xdcDup__10 |         14 |         14 |       0 |    0 |   13 |      0 |      0 |    0 |            0 |
|                 gen_rst_ic.rrst_wr_inst                |                      xpm_cdc_sync_rst__30 |          0 |          0 |       0 |    0 |    2 |      0 |      0 |    0 |            0 |
|                 gen_rst_ic.wrst_rd_inst                |                      xpm_cdc_sync_rst__29 |          0 |          0 |       0 |    0 |    2 |      0 |      0 |    0 |            0 |
|         output_port_cluster[4].OPort                   |                               Output_Port |        107 |        107 |       0 |    0 |  176 |      0 |      1 |    0 |            0 |
|           (output_port_cluster[4].OPort)               |                               Output_Port |          6 |          6 |       0 |    0 |   15 |      0 |      0 |    0 |            0 |
|           xpm_fifo_async_inst                          |                            xpm_fifo_async |        101 |        101 |       0 |    0 |  161 |      0 |      1 |    0 |            0 |
|             (xpm_fifo_async_inst)                      |                            xpm_fifo_async |          2 |          2 |       0 |    0 |    0 |      0 |      0 |    0 |            0 |
|             gnuram_async_fifo.xpm_fifo_base_inst       |                             xpm_fifo_base |         99 |         99 |       0 |    0 |  161 |      0 |      1 |    0 |            0 |
|               (gnuram_async_fifo.xpm_fifo_base_inst)   |                             xpm_fifo_base |          0 |          0 |       0 |    0 |    2 |      0 |      0 |    0 |            0 |
|               gen_cdc_pntr.rd_pntr_cdc_dc_inst         |              xpm_cdc_gray__parameterized0 |         11 |         11 |       0 |    0 |   24 |      0 |      0 |    0 |            0 |
|               gen_cdc_pntr.rd_pntr_cdc_inst            |                              xpm_cdc_gray |          9 |          9 |       0 |    0 |   21 |      0 |      0 |    0 |            0 |
|               gen_cdc_pntr.rpw_gray_reg                |                          xpm_fifo_reg_vec |          6 |          6 |       0 |    0 |    7 |      0 |      0 |    0 |            0 |
|               gen_cdc_pntr.wpr_gray_reg                |                        xpm_fifo_reg_vec_9 |          2 |          2 |       0 |    0 |    7 |      0 |      0 |    0 |            0 |
|               gen_cdc_pntr.wr_pntr_cdc_dc_inst         |          xpm_cdc_gray__parameterized0__16 |         11 |         11 |       0 |    0 |   24 |      0 |      0 |    0 |            0 |
|               gen_cdc_pntr.wr_pntr_cdc_inst            |                          xpm_cdc_gray__16 |          9 |          9 |       0 |    0 |   21 |      0 |      0 |    0 |            0 |
|               gen_sdpram.xpm_memory_base_inst          |                           xpm_memory_base |          1 |          1 |       0 |    0 |    0 |      0 |      1 |    0 |            0 |
|               rdp_inst                                 |                          xpm_counter_updn |          8 |          8 |       0 |    0 |    8 |      0 |      0 |    0 |            0 |
|               rdpp1_inst                               |          xpm_counter_updn__parameterized0 |          8 |          8 |       0 |    0 |    7 |      0 |      0 |    0 |            0 |
|               rst_d1_inst                              |                          xpm_fifo_reg_bit |          0 |          0 |       0 |    0 |    1 |      0 |      0 |    0 |            0 |
|               wrp_inst                                 |                       xpm_counter_updn_10 |          8 |          8 |       0 |    0 |    8 |      0 |      0 |    0 |            0 |
|               wrpp1_inst                               |       xpm_counter_updn__parameterized0_11 |          6 |          6 |       0 |    0 |    7 |      0 |      0 |    0 |            0 |
|               wrpp2_inst                               |          xpm_counter_updn__parameterized1 |          6 |          6 |       0 |    0 |    7 |      0 |      0 |    0 |            0 |
|               xpm_fifo_rst_inst                        |                              xpm_fifo_rst |         14 |         14 |       0 |    0 |   17 |      0 |      0 |    0 |            0 |
|                 (xpm_fifo_rst_inst)                    |                              xpm_fifo_rst |         14 |         14 |       0 |    0 |   13 |      0 |      0 |    0 |            0 |
|                 gen_rst_ic.rrst_wr_inst                |                          xpm_cdc_sync_rst |          0 |          0 |       0 |    0 |    2 |      0 |      0 |    0 |            0 |
|                 gen_rst_ic.wrst_rd_inst                |                      xpm_cdc_sync_rst__31 |          0 |          0 |       0 |    0 |    2 |      0 |      0 |    0 |            0 |
|   picorv32_wrapper_inst                                |                          picorv32_wrapper |       2504 |       2424 |      80 |    0 | 1447 |     16 |      0 |    0 |            0 |
|     (picorv32_wrapper_inst)                            |                          picorv32_wrapper |         12 |         12 |       0 |    0 |    0 |      0 |      0 |    0 |            0 |
|     picorv_mem_inst                                    |                                picorv_mem |        176 |        176 |       0 |    0 |  123 |     16 |      0 |    0 |            0 |
|       (picorv_mem_inst)                                |                                picorv_mem |        152 |        152 |       0 |    0 |  105 |      0 |      0 |    0 |            0 |
|       i1                                               |               rise_detect__parameterized0 |          1 |          1 |       0 |    0 |    3 |      0 |      0 |    0 |            0 |
|       ram_inst_0                                       |                                     xram2 |          2 |          2 |       0 |    0 |    0 |      4 |      0 |    0 |            0 |
|       ram_inst_1                                       |                     xram2__parameterized0 |         14 |         14 |       0 |    0 |    0 |      4 |      0 |    0 |            0 |
|       ram_inst_2                                       |                     xram2__parameterized1 |          2 |          2 |       0 |    0 |    0 |      4 |      0 |    0 |            0 |
|       ram_inst_3                                       |                     xram2__parameterized2 |          0 |          0 |       0 |    0 |    0 |      4 |      0 |    0 |            0 |
|       rise1                                            |             rise_detect__parameterized0_4 |          1 |          1 |       0 |    0 |    3 |      0 |      0 |    0 |            0 |
|       rise2                                            |             rise_detect__parameterized0_5 |          1 |          1 |       0 |    0 |    3 |      0 |      0 |    0 |            0 |
|       rise3                                            |             rise_detect__parameterized0_6 |          1 |          1 |       0 |    0 |    3 |      0 |      0 |    0 |            0 |
|       rise4                                            |             rise_detect__parameterized0_7 |          1 |          1 |       0 |    0 |    3 |      0 |      0 |    0 |            0 |
|       rise5                                            |             rise_detect__parameterized0_8 |          1 |          1 |       0 |    0 |    3 |      0 |      0 |    0 |            0 |
|     port1                                              |                            riscv2consumer |          1 |          1 |       0 |    0 |   33 |      0 |      0 |    0 |            0 |
|     port2                                              |                          riscv2consumer_0 |          1 |          1 |       0 |    0 |   33 |      0 |      0 |    0 |            0 |
|     port3                                              |                          riscv2consumer_1 |          1 |          1 |       0 |    0 |   33 |      0 |      0 |    0 |            0 |
|     port4                                              |                          riscv2consumer_2 |          1 |          1 |       0 |    0 |   33 |      0 |      0 |    0 |            0 |
|     port5                                              |                          riscv2consumer_3 |          1 |          1 |       0 |    0 |   33 |      0 |      0 |    0 |            0 |
|     uut                                                |                                  picorv32 |       2311 |       2231 |      80 |    0 | 1159 |      0 |      0 |    0 |            0 |
|       (uut)                                            |                                  picorv32 |       1669 |       1589 |      80 |    0 |  704 |      0 |      0 |    0 |            0 |
|       pcpi_div                                         |                         picorv32_pcpi_div |        428 |        428 |       0 |    0 |  200 |      0 |      0 |    0 |            0 |
|       pcpi_mul                                         |                         picorv32_pcpi_mul |        214 |        214 |       0 |    0 |  255 |      0 |      0 |    0 |            0 |
+--------------------------------------------------------+-------------------------------------------+------------+------------+---------+------+------+--------+--------+------+--------------+


report_utilization: Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2882.629 ; gain = 0.000 ; free physical = 18584 ; free virtual = 26923
