# UART Processor Project Contents
There were not many new files introduced in this project just the TSI file.</br>
Project Contents:</br>
TSI.v - A instantiation of buffers between the I/O signals of a chip and its core logic.</br>
