#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Fri Nov  8 13:05:06 2019
# Process ID: 7344
# Current directory: C:/Users/Owner/Desktop/camera_test/camera
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7776 C:\Users\Owner\Desktop\camera_test\camera\camera.xpr
# Log file: C:/Users/Owner/Desktop/camera_test/camera/vivado.log
# Journal file: C:/Users/Owner/Desktop/camera_test/camera\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Owner/Desktop/camera_test/camera/camera.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:34 ; elapsed = 00:00:24 . Memory (MB): peak = 845.504 ; gain = 212.957
update_compile_order -fileset sources_1
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
export_ip_user_files -of_objects  [get_files C:/Users/Owner/Desktop/camera_test/camera/camera.srcs/sources_1/ip/div_gen_0/div_gen_0.xci] -no_script -reset -force -quiet
remove_files  -fileset div_gen_0 C:/Users/Owner/Desktop/camera_test/camera/camera.srcs/sources_1/ip/div_gen_0/div_gen_0.xci
INFO: [Project 1-386] Moving file 'C:/Users/Owner/Desktop/camera_test/camera/camera.srcs/sources_1/ip/div_gen_0/div_gen_0.xci' from fileset 'div_gen_0' to fileset 'sources_1'.
create_ip -name div_gen -vendor xilinx.com -library ip -version 5.1 -module_name divider -dir c:/Users/Owner/Desktop/camera_test/camera/camera.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {divider} CONFIG.operand_sign {Unsigned} CONFIG.latency {18}] [get_ips divider]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'divider' to 'divider' is not allowed and is ignored.
generate_target {instantiation_template} [get_files c:/Users/Owner/Desktop/camera_test/camera/camera.srcs/sources_1/ip/divider/divider.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'divider'...
generate_target all [get_files  c:/Users/Owner/Desktop/camera_test/camera/camera.srcs/sources_1/ip/divider/divider.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'divider'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'divider'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'divider'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'divider'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'divider'...
catch { config_ip_cache -export [get_ips -all divider] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP divider, cache-ID = 0edac56e1b44b141; cache size = 3.546 MB.
export_ip_user_files -of_objects [get_files c:/Users/Owner/Desktop/camera_test/camera/camera.srcs/sources_1/ip/divider/divider.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/Owner/Desktop/camera_test/camera/camera.srcs/sources_1/ip/divider/divider.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'c:/Users/Owner/Desktop/camera_test/camera/camera.srcs/sources_1/ip/divider/divider.xci'
export_simulation -of_objects [get_files c:/Users/Owner/Desktop/camera_test/camera/camera.srcs/sources_1/ip/divider/divider.xci] -directory C:/Users/Owner/Desktop/camera_test/camera/camera.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Owner/Desktop/camera_test/camera/camera.ip_user_files -ipstatic_source_dir C:/Users/Owner/Desktop/camera_test/camera/camera.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Owner/Desktop/camera_test/camera/camera.cache/compile_simlib/modelsim} {questa=C:/Users/Owner/Desktop/camera_test/camera/camera.cache/compile_simlib/questa} {riviera=C:/Users/Owner/Desktop/camera_test/camera/camera.cache/compile_simlib/riviera} {activehdl=C:/Users/Owner/Desktop/camera_test/camera/camera.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292645849A
ERROR: [Labtools 27-2269] No devices detected on target localhost:3121/xilinx_tcf/Digilent/210292645849A.
Check cable connectivity and that the target board is powered up then
use the disconnect_hw_server and connect_hw_server to re-register this hardware target.
ERROR: [Common 17-39] 'open_hw_target' failed due to earlier errors.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Owner/Desktop/camera_test/camera/camera.runs/impl_1/top_level.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
file mkdir C:/Users/Owner/Desktop/camera_test/camera/camera.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/Owner/Desktop/camera_test/camera/camera.srcs/sim_1/new/rgb2hsv_tb.sv w ]
add_files -fileset sim_1 C:/Users/Owner/Desktop/camera_test/camera/camera.srcs/sim_1/new/rgb2hsv_tb.sv
update_compile_order -fileset sim_1
set_property top rgb2hsv_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Owner/Desktop/camera_test/rgb2hsv.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Owner/Desktop/camera_test/top_level.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Owner/Desktop/camera_test/camera/camera.srcs/sim_1/new/rgb2hsv_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Owner/Desktop/camera_test/rgb2hsv.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Owner/Desktop/camera_test/top_level.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Owner/Desktop/camera_test/camera/camera.srcs/sim_1/new/rgb2hsv_tb.sv:]
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Owner/Desktop/camera_test/camera/camera.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/Owner/Desktop/camera_test/camera/camera.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'rgb2hsv_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Owner/Desktop/camera_test/camera/camera.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj rgb2hsv_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Owner/Desktop/camera_test/rgb2hsv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgb2hsv
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Desktop/camera_test/camera/camera.srcs/sim_1/new/rgb2hsv_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgb2hsv_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Owner/Desktop/camera_test/camera/camera.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj rgb2hsv_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Owner/Desktop/camera_test/camera/camera.srcs/sources_1/ip/divider/sim/divider.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'divider'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Owner/Desktop/camera_test/camera/camera.sim/sim_1/behav/xsim'
"xelab -wto 0ccf8957c4ee434381cc0d15f5574ec9 --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_15 -L floating_point_v7_0_16 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_15 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot rgb2hsv_tb_behav xil_defaultlib.rgb2hsv_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 0ccf8957c4ee434381cc0d15f5574ec9 --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_15 -L floating_point_v7_0_16 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_15 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot rgb2hsv_tb_behav xil_defaultlib.rgb2hsv_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2538] module instantiation should have an instance name [C:/Users/Owner/Desktop/camera_test/camera/camera.srcs/sim_1/new/rgb2hsv_tb.sv:7]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Owner/Desktop/camera_test/camera/camera.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Owner/Desktop/camera_test/camera/camera.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2270.543 ; gain = 36.703
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_compile_order -fileset sim_1
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Owner/Desktop/camera_test/camera/camera.runs/impl_1/top_level.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Owner/Desktop/camera_test/camera/camera.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/Owner/Desktop/camera_test/camera/camera.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'rgb2hsv_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Owner/Desktop/camera_test/camera/camera.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj rgb2hsv_tb_vlog.prj"
"xvhdl --incr --relax -prj rgb2hsv_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Owner/Desktop/camera_test/camera/camera.sim/sim_1/behav/xsim'
"xelab -wto 0ccf8957c4ee434381cc0d15f5574ec9 --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_15 -L floating_point_v7_0_16 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_15 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot rgb2hsv_tb_behav xil_defaultlib.rgb2hsv_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 0ccf8957c4ee434381cc0d15f5574ec9 --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_15 -L floating_point_v7_0_16 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_15 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot rgb2hsv_tb_behav xil_defaultlib.rgb2hsv_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2538] module instantiation should have an instance name [C:/Users/Owner/Desktop/camera_test/camera/camera.srcs/sim_1/new/rgb2hsv_tb.sv:7]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Owner/Desktop/camera_test/camera/camera.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Owner/Desktop/camera_test/camera/camera.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Owner/Desktop/camera_test/camera/camera.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/Owner/Desktop/camera_test/camera/camera.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'rgb2hsv_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Owner/Desktop/camera_test/camera/camera.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj rgb2hsv_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Desktop/camera_test/camera/camera.srcs/sim_1/new/rgb2hsv_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgb2hsv_tb
"xvhdl --incr --relax -prj rgb2hsv_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Owner/Desktop/camera_test/camera/camera.sim/sim_1/behav/xsim'
"xelab -wto 0ccf8957c4ee434381cc0d15f5574ec9 --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_15 -L floating_point_v7_0_16 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_15 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot rgb2hsv_tb_behav xil_defaultlib.rgb2hsv_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 0ccf8957c4ee434381cc0d15f5574ec9 --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_15 -L floating_point_v7_0_16 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_15 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot rgb2hsv_tb_behav xil_defaultlib.rgb2hsv_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3148] binding vhdl entity 'divider_default' does not have port 'clk' [C:/Users/Owner/Desktop/camera_test/rgb2hsv.v:53]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Owner/Desktop/camera_test/camera/camera.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Owner/Desktop/camera_test/camera/camera.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2270.543 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292645849A
exit
INFO: [Common 17-206] Exiting Vivado at Fri Nov  8 13:47:16 2019...
