
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003564                       # Number of seconds simulated
sim_ticks                                  3563852553                       # Number of ticks simulated
final_tick                               533128232490                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 294944                       # Simulator instruction rate (inst/s)
host_op_rate                                   381828                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 265309                       # Simulator tick rate (ticks/s)
host_mem_usage                               16953792                       # Number of bytes of host memory used
host_seconds                                 13432.85                       # Real time elapsed on the host
sim_insts                                  3961945170                       # Number of instructions simulated
sim_ops                                    5129037299                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data        81408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       141184                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data        24960                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data        41856                       # Number of bytes read from this memory
system.physmem.bytes_read::total               296320                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1408                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            6912                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       171904                       # Number of bytes written to this memory
system.physmem.bytes_written::total            171904                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           11                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data          636                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1103                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data          195                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data          327                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  2315                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            1343                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 1343                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       395078                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     22842696                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       538743                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     39615556                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst       538743                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data      7003657                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst       466910                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     11744594                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                83145976                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       395078                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       538743                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst       538743                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst       466910                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            1939474                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          48235441                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               48235441                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          48235441                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       395078                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     22842696                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       538743                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     39615556                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst       538743                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data      7003657                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst       466910                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     11744594                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              131381417                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                 8546410                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3108945                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2551379                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       202589                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1261100                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1204551                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          314629                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         8889                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3201525                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              17052645                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3108945                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1519180                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3661143                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1083161                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        666546                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1565435                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        80382                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8406740                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.493829                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.338063                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4745597     56.45%     56.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          366193      4.36%     60.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          317886      3.78%     64.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          342392      4.07%     68.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          300870      3.58%     72.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          154753      1.84%     74.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          101232      1.20%     75.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          271339      3.23%     78.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1806478     21.49%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8406740                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.363772                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.995299                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3370204                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       622963                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3480770                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        56112                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        876682                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       507894                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          954                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      20228752                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         6345                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        876682                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3537645                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         274836                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        71920                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3365539                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       280110                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19539258                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          404                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        176920                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        76088                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents            1                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands     27129464                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     91092381                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     91092381                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     16806914                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10322497                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3325                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1727                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           738119                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1938145                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      1009251                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        25758                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       333713                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18413897                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3320                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14768535                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        29051                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      6140873                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     18776091                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          124                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8406740                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.756749                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.908197                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2986532     35.53%     35.53% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1781039     21.19%     56.71% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1204274     14.33%     71.04% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       765860      9.11%     80.15% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       747988      8.90%     89.04% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       443315      5.27%     94.32% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       337093      4.01%     98.33% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        74829      0.89%     99.22% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        65810      0.78%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8406740                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         108461     68.98%     68.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             4      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         22025     14.01%     82.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        26751     17.01%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12138580     82.19%     82.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       200764      1.36%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1597      0.01%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1578755     10.69%     94.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       848839      5.75%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14768535                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.728040                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             157241                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.010647                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     38130099                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     24558225                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14354244                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      14925776                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        26006                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       708942                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           41                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          135                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       229351                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads           66                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        876682                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         201832                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        16003                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18417217                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        29399                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1938145                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      1009251                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1722                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         11253                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          747                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          135                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       122362                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       114689                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       237051                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14510338                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1484932                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       258194                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2310000                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2057462                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            825068                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.697828                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14368759                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14354244                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9360315                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         26131290                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.679564                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.358203                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12239327                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      6178262                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3196                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       204698                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7530058                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.625396                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.172660                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3003459     39.89%     39.89% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2042418     27.12%     67.01% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       837041     11.12%     78.13% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       427550      5.68%     83.80% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       367591      4.88%     88.69% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       179792      2.39%     91.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       202511      2.69%     93.76% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       101781      1.35%     95.11% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       367915      4.89%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7530058                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12239327                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2009100                       # Number of memory references committed
system.switch_cpus0.commit.loads              1229200                       # Number of loads committed
system.switch_cpus0.commit.membars               1598                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1755939                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11011698                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       240662                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       367915                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25579732                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           37712794                       # The number of ROB writes
system.switch_cpus0.timesIdled                   3619                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 139670                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12239327                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.854641                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.854641                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.170082                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.170082                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        65521015                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       19679640                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18977070                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3196                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 8546410                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3070564                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2680855                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       196109                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1522766                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1468566                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          221215                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         6260                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3600742                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17058218                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3070564                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1689781                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3517133                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles         962161                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        404700                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           30                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1774975                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        78255                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8287546                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.373048                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.175497                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4770413     57.56%     57.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          175966      2.12%     59.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          321796      3.88%     63.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          301468      3.64%     67.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          488050      5.89%     73.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          504076      6.08%     79.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          121668      1.47%     80.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           92677      1.12%     81.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1511432     18.24%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8287546                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.359281                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.995951                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3715787                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       392233                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3401605                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        13731                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        764189                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       338393                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          762                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      19101701                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1325                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        764189                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3875011                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         134377                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        45366                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3254188                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       214414                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      18585276                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            4                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         73603                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        85087                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     24714558                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     84621137                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     84621137                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     16021473                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         8693045                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         2225                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1076                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           583393                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      2832982                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       624955                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        10304                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       208528                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          17581962                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         2152                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         14809096                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        20077                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      5317292                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     14621629                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples      8287546                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.786910                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.841879                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2872304     34.66%     34.66% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1547719     18.68%     53.33% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1343561     16.21%     69.55% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       827723      9.99%     79.53% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       861295     10.39%     89.93% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       507009      6.12%     96.04% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       226090      2.73%     98.77% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        60439      0.73%     99.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        41406      0.50%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8287546                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          59134     66.51%     66.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     66.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     66.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     66.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     66.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     66.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     66.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     66.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     66.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     66.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     66.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     66.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     66.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     66.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     66.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     66.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     66.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     66.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     66.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     66.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     66.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     66.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     66.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     66.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     66.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     66.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     66.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     66.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         18779     21.12%     87.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        10999     12.37%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11632848     78.55%     78.55% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       117818      0.80%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1078      0.01%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      2526156     17.06%     96.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       531196      3.59%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      14809096                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.732786                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt              88912                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.006004                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     38014723                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     22901456                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14326766                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      14898008                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        36516                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       815922                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           96                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           51                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       153506                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        764189                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          76711                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         5581                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     17584118                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        21362                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      2832982                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       624955                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1076                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          3166                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           19                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           51                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       104431                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       115850                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       220281                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14532130                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      2427274                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       276962                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2945254                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2195480                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            517980                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.700378                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14342859                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14326766                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          8805954                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         21565551                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.676349                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.408334                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10730381                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12209283                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      5374884                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         2152                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       196433                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7523357                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.622850                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.315813                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      3449762     45.85%     45.85% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      1606037     21.35%     67.20% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       890613     11.84%     79.04% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       304729      4.05%     83.09% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       291822      3.88%     86.97% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       122048      1.62%     88.59% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       321457      4.27%     92.86% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        93549      1.24%     94.11% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       443340      5.89%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7523357                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10730381                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12209283                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               2488504                       # Number of memory references committed
system.switch_cpus1.commit.loads              2017055                       # Number of loads committed
system.switch_cpus1.commit.membars               1076                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1909347                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10663693                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       166418                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       443340                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            24664184                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           35933198                       # The number of ROB writes
system.switch_cpus1.timesIdled                   2778                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 258864                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10730381                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12209283                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10730381                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.796468                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.796468                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.255543                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.255543                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        67175597                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       18803936                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       19646442                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          2152                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                 8546410                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         3216703                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      2625625                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       216031                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1363321                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1264621                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          332362                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         9581                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      3333953                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              17479602                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            3216703                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1596983                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              3788312                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        1125080                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        488683                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles            8                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines          1623479                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        83999                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      8518234                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.538221                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.339466                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         4729922     55.53%     55.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          311440      3.66%     59.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          462664      5.43%     64.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          322356      3.78%     68.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          225367      2.65%     71.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          220106      2.58%     73.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          135197      1.59%     75.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          285310      3.35%     78.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1825872     21.43%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      8518234                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.376381                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.045257                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         3428073                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       513162                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          3617131                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        52756                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        907106                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       540606                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          203                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      20938916                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1012                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        907106                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         3621844                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles          49619                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       186393                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          3472243                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       281024                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      20309134                       # Number of instructions processed by rename
system.switch_cpus2.rename.IQFullEvents        116534                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        95921                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     28490610                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     94544781                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     94544781                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     17488128                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        11002479                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         3627                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         1743                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           839063                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1863919                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       951147                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        11272                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       292784                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          18916934                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3481                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         15095388                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        30241                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      6334338                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     19392618                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved            5                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      8518234                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.772126                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.916350                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      3052514     35.84%     35.84% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1698004     19.93%     55.77% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1236173     14.51%     70.28% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       817592      9.60%     79.88% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       821353      9.64%     89.52% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       394991      4.64%     94.16% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       351698      4.13%     98.29% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        65565      0.77%     99.06% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        80344      0.94%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      8518234                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          82205     71.17%     71.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         16271     14.09%     85.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        17023     14.74%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     12625713     83.64%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       190184      1.26%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1737      0.01%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1485691      9.84%     94.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       792063      5.25%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      15095388                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.766284                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             115499                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.007651                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     38854750                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     25254797                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     14673877                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      15210887                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        46859                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       727433                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          635                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           44                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       228445                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        907106                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          25701                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         4916                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     18920417                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        65834                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1863919                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       951147                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         1743                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          4104                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           44                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       131267                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       117417                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       248684                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     14815091                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1386869                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       280297                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2159461                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         2104050                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            772592                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.733487                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              14680300                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             14673877                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          9505959                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         27014802                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.716964                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.351880                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     10168136                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     12533864                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      6386584                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3476                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       217602                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      7611128                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.646781                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.173727                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      2918991     38.35%     38.35% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2176440     28.60%     66.95% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       823044     10.81%     77.76% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       459464      6.04%     83.80% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       390271      5.13%     88.93% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       174655      2.29%     91.22% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       166618      2.19%     93.41% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       114283      1.50%     94.91% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       387362      5.09%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      7611128                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     10168136                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      12533864                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1859188                       # Number of memory references committed
system.switch_cpus2.commit.loads              1136486                       # Number of loads committed
system.switch_cpus2.commit.membars               1738                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1818568                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         11283682                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       259241                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       387362                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            26144214                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           38748573                       # The number of ROB writes
system.switch_cpus2.timesIdled                   1709                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                  28176                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           10168136                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             12533864                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     10168136                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.840509                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.840509                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.189755                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.189755                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        66538812                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       20414855                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       19238028                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3476                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                 8546410                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         3131605                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      2549609                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       210262                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1333692                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         1232087                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          321589                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         9333                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      3458208                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              17098487                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            3131605                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1553676                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              3591708                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        1076964                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        512857                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           31                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines          1690337                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        84492                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      8425988                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.499546                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.302354                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         4834280     57.37%     57.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          193086      2.29%     59.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          253180      3.00%     62.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          380237      4.51%     67.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          368461      4.37%     71.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          281166      3.34%     74.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          166746      1.98%     76.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          249821      2.96%     79.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1699011     20.16%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      8425988                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.366423                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               2.000663                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         3573098                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       501228                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          3461372                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        27283                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        863006                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       529147                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          195                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      20452001                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1069                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        863006                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         3763553                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles          98422                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       127098                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          3293860                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       280043                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      19851873                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents           67                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        120809                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        88274                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands     27667769                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     92443164                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     92443164                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     17167338                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        10500396                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         4167                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         2349                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           793397                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1839837                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       972323                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        19125                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       371521                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          18445953                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         3973                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         14840794                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        27772                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      6016674                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     18313919                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          621                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      8425988                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.761312                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.894061                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      2900801     34.43%     34.43% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1862033     22.10%     56.53% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1216605     14.44%     70.96% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       814126      9.66%     80.63% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       761365      9.04%     89.66% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       407567      4.84%     94.50% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       298972      3.55%     98.05% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        90106      1.07%     99.12% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        74413      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      8425988                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          72436     69.42%     69.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     69.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     69.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     69.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     69.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     69.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     69.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     69.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     69.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     69.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     69.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     69.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     69.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     69.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     69.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     69.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     69.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     69.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     69.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     69.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     69.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     69.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     69.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     69.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     69.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     69.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     69.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         14926     14.30%     83.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        16988     16.28%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     12352328     83.23%     83.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       209589      1.41%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1676      0.01%     84.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1465380      9.87%     94.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       811821      5.47%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      14840794                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.736495                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             104350                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.007031                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     38239696                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     24466690                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     14424311                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      14945144                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        50546                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       706743                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          256                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           94                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       246063                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked           19                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        863006                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          56554                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         9798                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     18449931                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts       127082                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1839837                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       972323                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         2297                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          7437                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           94                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       128199                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       118895                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       247094                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     14556802                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1379560                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       283990                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2174361                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         2039313                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            794801                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.703265                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              14428349                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             14424311                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          9265939                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         26014410                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.687763                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.356185                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     10054056                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     12357660                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      6092298                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3352                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       213515                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      7562982                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.633967                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.149852                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      2894050     38.27%     38.27% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2186678     28.91%     67.18% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       800931     10.59%     77.77% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       459901      6.08%     83.85% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       385008      5.09%     88.94% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       198252      2.62%     91.56% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       183163      2.42%     93.98% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        80845      1.07%     95.05% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       374154      4.95%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      7562982                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     10054056                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      12357660                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1859354                       # Number of memory references committed
system.switch_cpus3.commit.loads              1133094                       # Number of loads committed
system.switch_cpus3.commit.membars               1676                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1772564                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         11138687                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       252199                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       374154                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            25638786                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           37763407                       # The number of ROB writes
system.switch_cpus3.timesIdled                   2983                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 120422                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           10054056                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             12357660                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     10054056                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.850046                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.850046                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.176407                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.176407                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        65504844                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       19926928                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       18888273                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3352                       # number of misc regfile writes
system.l20.replacements                           647                       # number of replacements
system.l20.tagsinuse                            32768                       # Cycle average of tags in use
system.l20.total_refs                          959743                       # Total number of references to valid blocks.
system.l20.sampled_refs                         33415                       # Sample count of references to valid blocks.
system.l20.avg_refs                         28.721921                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks        12575.415160                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    10.967312                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   341.584934                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.inst             4.881419                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data         19835.151175                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.383771                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000335                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.010424                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.inst            0.000149                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.605321                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data         9169                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   9169                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            3785                       # number of Writeback hits
system.l20.Writeback_hits::total                 3785                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data         9169                       # number of demand (read+write) hits
system.l20.demand_hits::total                    9169                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data         9169                       # number of overall hits
system.l20.overall_hits::total                   9169                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data          636                       # number of ReadReq misses
system.l20.ReadReq_misses::total                  647                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data          636                       # number of demand (read+write) misses
system.l20.demand_misses::total                   647                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data          636                       # number of overall misses
system.l20.overall_misses::total                  647                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      1234763                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    102563750                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      103798513                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      1234763                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    102563750                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       103798513                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      1234763                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    102563750                       # number of overall miss cycles
system.l20.overall_miss_latency::total      103798513                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           11                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data         9805                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total               9816                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         3785                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             3785                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           11                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data         9805                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                9816                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           11                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data         9805                       # number of overall (read+write) accesses
system.l20.overall_accesses::total               9816                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.064865                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.065913                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.064865                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.065913                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.064865                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.065913                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 112251.181818                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 161263.757862                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 160430.468315                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 112251.181818                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 161263.757862                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 160430.468315                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 112251.181818                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 161263.757862                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 160430.468315                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 490                       # number of writebacks
system.l20.writebacks::total                      490                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data          636                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total             647                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data          636                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total              647                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data          636                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total             647                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1110133                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data     95318432                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total     96428565                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1110133                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data     95318432                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total     96428565                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1110133                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data     95318432                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total     96428565                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.064865                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.065913                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.064865                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.065913                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.064865                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.065913                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 100921.181818                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 149871.748428                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 149039.513138                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 100921.181818                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 149871.748428                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 149039.513138                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 100921.181818                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 149871.748428                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 149039.513138                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          1118                       # number of replacements
system.l21.tagsinuse                            32768                       # Cycle average of tags in use
system.l21.total_refs                          219549                       # Total number of references to valid blocks.
system.l21.sampled_refs                         33886                       # Sample count of references to valid blocks.
system.l21.avg_refs                          6.479047                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks         7056.219574                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    14.934906                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   589.760629                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.inst             4.542289                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data         25102.542603                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.215339                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000456                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.017998                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.inst            0.000139                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.766069                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data         4201                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   4201                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            1577                       # number of Writeback hits
system.l21.Writeback_hits::total                 1577                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data         4201                       # number of demand (read+write) hits
system.l21.demand_hits::total                    4201                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data         4201                       # number of overall hits
system.l21.overall_hits::total                   4201                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         1103                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 1118                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         1103                       # number of demand (read+write) misses
system.l21.demand_misses::total                  1118                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         1103                       # number of overall misses
system.l21.overall_misses::total                 1118                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      2504234                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    151326987                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      153831221                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      2504234                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    151326987                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       153831221                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      2504234                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    151326987                       # number of overall miss cycles
system.l21.overall_miss_latency::total      153831221                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           15                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         5304                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               5319                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         1577                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             1577                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           15                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         5304                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                5319                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           15                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         5304                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               5319                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.207956                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.210190                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.207956                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.210190                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.207956                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.210190                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 166948.933333                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 137195.817770                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 137595.009839                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 166948.933333                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 137195.817770                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 137595.009839                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 166948.933333                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 137195.817770                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 137595.009839                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 381                       # number of writebacks
system.l21.writebacks::total                      381                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         1103                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            1118                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         1103                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             1118                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         1103                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            1118                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      2329034                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    138209441                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    140538475                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      2329034                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    138209441                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    140538475                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      2329034                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    138209441                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    140538475                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.207956                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.210190                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.207956                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.210190                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.207956                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.210190                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 155268.933333                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 125303.210335                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 125705.254919                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 155268.933333                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 125303.210335                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 125705.254919                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 155268.933333                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 125303.210335                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 125705.254919                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                           210                       # number of replacements
system.l22.tagsinuse                            32768                       # Cycle average of tags in use
system.l22.total_refs                          357345                       # Total number of references to valid blocks.
system.l22.sampled_refs                         32978                       # Sample count of references to valid blocks.
system.l22.avg_refs                         10.835860                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks        10175.663446                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    14.962409                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data    99.228478                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.inst           164.724769                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data         22313.420899                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.310537                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.000457                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.003028                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.inst            0.005027                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.680952                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l22.ReadReq_hits::switch_cpus2.data         3203                       # number of ReadReq hits
system.l22.ReadReq_hits::total                   3204                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks            1115                       # number of Writeback hits
system.l22.Writeback_hits::total                 1115                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l22.demand_hits::switch_cpus2.data         3203                       # number of demand (read+write) hits
system.l22.demand_hits::total                    3204                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l22.overall_hits::switch_cpus2.data         3203                       # number of overall hits
system.l22.overall_hits::total                   3204                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           15                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data          195                       # number of ReadReq misses
system.l22.ReadReq_misses::total                  210                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           15                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data          195                       # number of demand (read+write) misses
system.l22.demand_misses::total                   210                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           15                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data          195                       # number of overall misses
system.l22.overall_misses::total                  210                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      3273893                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data     29797416                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total       33071309                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      3273893                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data     29797416                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total        33071309                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      3273893                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data     29797416                       # number of overall miss cycles
system.l22.overall_miss_latency::total       33071309                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           16                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data         3398                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total               3414                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks         1115                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total             1115                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           16                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data         3398                       # number of demand (read+write) accesses
system.l22.demand_accesses::total                3414                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           16                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data         3398                       # number of overall (read+write) accesses
system.l22.overall_accesses::total               3414                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst     0.937500                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.057387                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.061511                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst     0.937500                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.057387                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.061511                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst     0.937500                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.057387                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.061511                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 218259.533333                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 152807.261538                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 157482.423810                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 218259.533333                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 152807.261538                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 157482.423810                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 218259.533333                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 152807.261538                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 157482.423810                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                 196                       # number of writebacks
system.l22.writebacks::total                      196                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           15                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data          195                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total             210                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           15                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data          195                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total              210                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           15                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data          195                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total             210                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      3102710                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data     27577351                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total     30680061                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      3102710                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data     27577351                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total     30680061                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      3102710                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data     27577351                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total     30680061                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.937500                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.057387                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.061511                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst     0.937500                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.057387                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.061511                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst     0.937500                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.057387                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.061511                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 206847.333333                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 141422.312821                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 146095.528571                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 206847.333333                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 141422.312821                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 146095.528571                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 206847.333333                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 141422.312821                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 146095.528571                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                           340                       # number of replacements
system.l23.tagsinuse                     32767.919829                       # Cycle average of tags in use
system.l23.total_refs                          676207                       # Total number of references to valid blocks.
system.l23.sampled_refs                         33108                       # Sample count of references to valid blocks.
system.l23.avg_refs                         20.424278                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks        13438.723217                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    12.969977                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data   173.045968                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.inst                    7                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data         19136.180667                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.410117                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.000396                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.005281                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.inst            0.000214                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.583990                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999998                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.data         4798                       # number of ReadReq hits
system.l23.ReadReq_hits::total                   4798                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks            2714                       # number of Writeback hits
system.l23.Writeback_hits::total                 2714                       # number of Writeback hits
system.l23.demand_hits::switch_cpus3.data         4798                       # number of demand (read+write) hits
system.l23.demand_hits::total                    4798                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.data         4798                       # number of overall hits
system.l23.overall_hits::total                   4798                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           13                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data          326                       # number of ReadReq misses
system.l23.ReadReq_misses::total                  339                       # number of ReadReq misses
system.l23.ReadExReq_misses::switch_cpus3.data            1                       # number of ReadExReq misses
system.l23.ReadExReq_misses::total                  1                       # number of ReadExReq misses
system.l23.demand_misses::switch_cpus3.inst           13                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data          327                       # number of demand (read+write) misses
system.l23.demand_misses::total                   340                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           13                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data          327                       # number of overall misses
system.l23.overall_misses::total                  340                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst      3100473                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data     46398541                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total       49499014                       # number of ReadReq miss cycles
system.l23.ReadExReq_miss_latency::switch_cpus3.data        67529                       # number of ReadExReq miss cycles
system.l23.ReadExReq_miss_latency::total        67529                       # number of ReadExReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst      3100473                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data     46466070                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total        49566543                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst      3100473                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data     46466070                       # number of overall miss cycles
system.l23.overall_miss_latency::total       49566543                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           13                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data         5124                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total               5137                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks         2714                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total             2714                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data            1                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total                1                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           13                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data         5125                       # number of demand (read+write) accesses
system.l23.demand_accesses::total                5138                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           13                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data         5125                       # number of overall (read+write) accesses
system.l23.overall_accesses::total               5138                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.063622                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.065992                       # miss rate for ReadReq accesses
system.l23.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.l23.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.063805                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.066174                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.063805                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.066174                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 238497.923077                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 142326.812883                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 146014.790560                       # average ReadReq miss latency
system.l23.ReadExReq_avg_miss_latency::switch_cpus3.data        67529                       # average ReadExReq miss latency
system.l23.ReadExReq_avg_miss_latency::total        67529                       # average ReadExReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 238497.923077                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 142098.073394                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 145783.950000                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 238497.923077                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 142098.073394                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 145783.950000                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                 276                       # number of writebacks
system.l23.writebacks::total                      276                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data          326                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total             339                       # number of ReadReq MSHR misses
system.l23.ReadExReq_mshr_misses::switch_cpus3.data            1                       # number of ReadExReq MSHR misses
system.l23.ReadExReq_mshr_misses::total             1                       # number of ReadExReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data          327                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total              340                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data          327                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total             340                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst      2952382                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data     42674523                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total     45626905                       # number of ReadReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::switch_cpus3.data        55713                       # number of ReadExReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::total        55713                       # number of ReadExReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst      2952382                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data     42730236                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total     45682618                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst      2952382                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data     42730236                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total     45682618                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.063622                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.065992                       # mshr miss rate for ReadReq accesses
system.l23.ReadExReq_mshr_miss_rate::switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.l23.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.063805                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.066174                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.063805                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.066174                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 227106.307692                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 130903.444785                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 134592.640118                       # average ReadReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data        55713                       # average ReadExReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::total        55713                       # average ReadExReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 227106.307692                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 130673.504587                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 134360.641176                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 227106.307692                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 130673.504587                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 134360.641176                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               550.967277                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001573085                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   551                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1817736.996370                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    10.967277                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.017576                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.882960                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1565424                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1565424                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1565424                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1565424                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1565424                       # number of overall hits
system.cpu0.icache.overall_hits::total        1565424                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1286133                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1286133                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1286133                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1286133                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1286133                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1286133                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1565435                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1565435                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1565435                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1565435                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1565435                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1565435                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000007                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000007                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000007                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000007                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000007                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000007                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 116921.181818                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 116921.181818                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 116921.181818                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 116921.181818                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 116921.181818                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 116921.181818                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           11                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           11                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1245763                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1245763                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1245763                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1245763                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1245763                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1245763                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000007                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000007                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000007                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000007                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 113251.181818                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 113251.181818                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 113251.181818                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 113251.181818                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 113251.181818                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 113251.181818                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  9805                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               174469727                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 10061                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              17341.191432                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   229.882780                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    26.117220                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.897980                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.102020                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1167981                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1167981                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       776677                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        776677                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1649                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1649                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1598                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1598                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1944658                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1944658                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1944658                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1944658                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        37285                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        37285                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           15                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           15                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        37300                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         37300                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        37300                       # number of overall misses
system.cpu0.dcache.overall_misses::total        37300                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1163705925                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1163705925                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      1647273                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      1647273                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1165353198                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1165353198                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1165353198                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1165353198                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1205266                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1205266                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       776692                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       776692                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1649                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1649                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1598                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1598                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1981958                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1981958                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1981958                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1981958                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.030935                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.030935                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000019                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000019                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.018820                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.018820                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.018820                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.018820                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 31211.101649                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 31211.101649                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 109818.200000                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 109818.200000                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 31242.713083                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 31242.713083                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 31242.713083                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 31242.713083                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         3785                       # number of writebacks
system.cpu0.dcache.writebacks::total             3785                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        27480                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        27480                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           15                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           15                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        27495                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        27495                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        27495                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        27495                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         9805                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         9805                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         9805                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         9805                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         9805                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         9805                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    191633304                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    191633304                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    191633304                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    191633304                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    191633304                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    191633304                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008135                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008135                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004947                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004947                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004947                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004947                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 19544.447119                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 19544.447119                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 19544.447119                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 19544.447119                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 19544.447119                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 19544.447119                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               541.934851                       # Cycle average of tags in use
system.cpu1.icache.total_refs               913240949                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1684946.400369                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    14.934851                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          527                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.023934                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.844551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.868485                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1774959                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1774959                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1774959                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1774959                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1774959                       # number of overall hits
system.cpu1.icache.overall_hits::total        1774959                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2688833                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2688833                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2688833                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2688833                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2688833                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2688833                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1774975                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1774975                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1774975                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1774975                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1774975                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1774975                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000009                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000009                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000009                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000009                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000009                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000009                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 168052.062500                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 168052.062500                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 168052.062500                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 168052.062500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 168052.062500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 168052.062500                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2538248                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2538248                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2538248                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2538248                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2538248                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2538248                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000008                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000008                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000008                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000008                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 169216.533333                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 169216.533333                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 169216.533333                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 169216.533333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 169216.533333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 169216.533333                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  5304                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               207641959                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  5560                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              37345.676079                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   201.044532                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    54.955468                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.785330                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.214670                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      2201308                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        2201308                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       469295                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        469295                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1076                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1076                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1076                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1076                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      2670603                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         2670603                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      2670603                       # number of overall hits
system.cpu1.dcache.overall_hits::total        2670603                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        15225                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        15225                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        15225                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         15225                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        15225                       # number of overall misses
system.cpu1.dcache.overall_misses::total        15225                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   1060369965                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   1060369965                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   1060369965                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   1060369965                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   1060369965                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   1060369965                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      2216533                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      2216533                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       469295                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       469295                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1076                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1076                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1076                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1076                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      2685828                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      2685828                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      2685828                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      2685828                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.006869                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.006869                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005669                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005669                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005669                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005669                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 69646.631527                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 69646.631527                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 69646.631527                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 69646.631527                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 69646.631527                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 69646.631527                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1577                       # number of writebacks
system.cpu1.dcache.writebacks::total             1577                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         9921                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         9921                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         9921                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         9921                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         9921                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         9921                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         5304                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         5304                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         5304                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         5304                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         5304                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         5304                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    180927518                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    180927518                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    180927518                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    180927518                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    180927518                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    180927518                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002393                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002393                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001975                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001975                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001975                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001975                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 34111.523002                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 34111.523002                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 34111.523002                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 34111.523002                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 34111.523002                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 34111.523002                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               461.961573                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1007974026                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2181761.961039                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    15.961573                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          446                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.025579                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.714744                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.740323                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1623461                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1623461                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1623461                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1623461                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1623461                       # number of overall hits
system.cpu2.icache.overall_hits::total        1623461                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           18                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           18                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           18                       # number of overall misses
system.cpu2.icache.overall_misses::total           18                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      3640542                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      3640542                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      3640542                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      3640542                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      3640542                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      3640542                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1623479                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1623479                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1623479                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1623479                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1623479                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1623479                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000011                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000011                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 202252.333333                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 202252.333333                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 202252.333333                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 202252.333333                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 202252.333333                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 202252.333333                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            2                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            2                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           16                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           16                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           16                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      3293544                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      3293544                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      3293544                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      3293544                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      3293544                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      3293544                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000010                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000010                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000010                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000010                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 205846.500000                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 205846.500000                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 205846.500000                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 205846.500000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 205846.500000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 205846.500000                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  3398                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               148919882                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  3654                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              40755.304324                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   214.448135                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    41.551865                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.837688                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.162312                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      1056475                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1056475                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       719227                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        719227                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         1740                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1740                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1738                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1738                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1775702                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1775702                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1775702                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1775702                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         6852                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         6852                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data         6852                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          6852                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data         6852                       # number of overall misses
system.cpu2.dcache.overall_misses::total         6852                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    201875376                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    201875376                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    201875376                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    201875376                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    201875376                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    201875376                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      1063327                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1063327                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       719227                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       719227                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         1740                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1740                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1738                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1738                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1782554                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1782554                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1782554                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1782554                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.006444                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.006444                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.003844                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.003844                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.003844                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.003844                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 29462.255692                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 29462.255692                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 29462.255692                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 29462.255692                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 29462.255692                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 29462.255692                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         1115                       # number of writebacks
system.cpu2.dcache.writebacks::total             1115                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         3454                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         3454                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         3454                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         3454                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         3454                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         3454                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         3398                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         3398                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         3398                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         3398                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         3398                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         3398                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data     56401430                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total     56401430                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data     56401430                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total     56401430                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data     56401430                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total     56401430                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003196                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003196                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.001906                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.001906                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.001906                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.001906                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 16598.419659                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 16598.419659                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 16598.419659                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 16598.419659                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 16598.419659                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 16598.419659                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               495.969935                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1004913741                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2026035.768145                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    12.969935                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          483                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.020785                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.774038                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.794824                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1690320                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1690320                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1690320                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1690320                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1690320                       # number of overall hits
system.cpu3.icache.overall_hits::total        1690320                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           17                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           17                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           17                       # number of overall misses
system.cpu3.icache.overall_misses::total           17                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      4207472                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      4207472                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      4207472                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      4207472                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      4207472                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      4207472                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1690337                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1690337                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1690337                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1690337                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1690337                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1690337                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000010                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000010                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000010                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000010                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000010                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000010                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 247498.352941                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 247498.352941                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 247498.352941                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 247498.352941                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 247498.352941                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 247498.352941                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            4                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            4                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            4                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      3113949                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      3113949                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      3113949                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      3113949                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      3113949                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      3113949                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000008                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000008                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000008                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000008                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 239534.538462                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 239534.538462                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 239534.538462                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 239534.538462                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 239534.538462                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 239534.538462                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  5125                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               158244873                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  5381                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              29408.078982                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   226.218855                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    29.781145                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.883667                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.116333                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      1049868                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        1049868                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       722397                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        722397                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1771                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1771                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1676                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1676                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1772265                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1772265                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1772265                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1772265                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        12893                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        12893                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          407                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          407                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        13300                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         13300                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        13300                       # number of overall misses
system.cpu3.dcache.overall_misses::total        13300                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    401568973                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    401568973                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     64658855                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     64658855                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    466227828                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    466227828                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    466227828                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    466227828                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      1062761                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1062761                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       722804                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       722804                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1771                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1771                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1676                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1676                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1785565                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1785565                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1785565                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1785565                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.012132                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.012132                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000563                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000563                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.007449                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.007449                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.007449                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.007449                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 31146.278833                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 31146.278833                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 158866.965602                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 158866.965602                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 35054.723910                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 35054.723910                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 35054.723910                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 35054.723910                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        86735                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets        86735                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         2714                       # number of writebacks
system.cpu3.dcache.writebacks::total             2714                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         7769                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         7769                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          406                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          406                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         8175                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         8175                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         8175                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         8175                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         5124                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         5124                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            1                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            1                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         5125                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         5125                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         5125                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         5125                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data     85813094                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     85813094                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data        68529                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total        68529                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data     85881623                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total     85881623                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data     85881623                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total     85881623                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.004821                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.004821                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002870                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002870                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002870                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002870                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 16747.286105                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 16747.286105                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data        68529                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total        68529                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 16757.389854                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 16757.389854                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 16757.389854                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 16757.389854                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
