$date
	Fri Oct 20 13:16:19 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module microprocessor_tb $end
$var reg 1 ! clk $end
$var reg 1 " enable $end
$var reg 32 # instruction [31:0] $end
$var reg 1 $ rst $end
$scope module u_microprocessor0 $end
$var wire 1 ! clk $end
$var wire 1 " enable $end
$var wire 4 % instruc_mask_singal [3:0] $end
$var wire 32 & instruction [31:0] $end
$var wire 1 ' instruction_mem_request $end
$var wire 1 ( instruction_mem_we_re $end
$var wire 1 $ rst $end
$var wire 32 ) store_data [31:0] $end
$var wire 32 * pc_address [31:0] $end
$var wire 4 + mask [3:0] $end
$var wire 32 , load_data_out [31:0] $end
$var wire 32 - instruction_data [31:0] $end
$var wire 1 . instruc_mem_valid $end
$var wire 1 / data_mem_we_re $end
$var wire 1 0 data_mem_valid $end
$var wire 1 1 data_mem_request $end
$var wire 32 2 alu_out_address [31:0] $end
$scope module u_core $end
$var wire 32 3 alu_out_address [31:0] $end
$var wire 1 ! clk $end
$var wire 4 4 instruc_mask_singal [3:0] $end
$var wire 1 ' instruction_mem_request $end
$var wire 1 ( instruction_mem_we_re $end
$var wire 4 5 mask_singal [3:0] $end
$var wire 32 6 pc_address [31:0] $end
$var wire 1 $ rst $end
$var wire 32 7 wrap_load_out [31:0] $end
$var wire 32 8 store_data_out [31:0] $end
$var wire 1 9 store $end
$var wire 32 : rd_wb_data [31:0] $end
$var wire 32 ; pc_address_out [31:0] $end
$var wire 32 < opb_mux_out [31:0] $end
$var wire 32 = opa_mux_out [31:0] $end
$var wire 32 > op_b [31:0] $end
$var wire 32 ? next_sel_address [31:0] $end
$var wire 1 @ next_sel $end
$var wire 2 A mem_to_reg [1:0] $end
$var wire 4 B mask [3:0] $end
$var wire 32 C load_data_in [31:0] $end
$var wire 1 D load $end
$var wire 32 E instruction [31:0] $end
$var wire 1 . instruc_mem_valid $end
$var wire 32 F instruc_data_out [31:0] $end
$var wire 1 / data_mem_we_re $end
$var wire 1 0 data_mem_valid $end
$var wire 1 1 data_mem_request $end
$var wire 1 G branch_result $end
$var wire 32 H alu_res_out [31:0] $end
$var wire 4 I alu_control [3:0] $end
$scope module u_decodestage $end
$var wire 1 ! clk $end
$var wire 32 J opb_data [31:0] $end
$var wire 1 $ rst $end
$var wire 32 K uj_immo [31:0] $end
$var wire 32 L u_immo [31:0] $end
$var wire 1 9 store $end
$var wire 32 M sb_immo [31:0] $end
$var wire 32 N s_immo [31:0] $end
$var wire 1 O reg_write $end
$var wire 32 P rd_wb_data [31:0] $end
$var wire 32 Q pc_address [31:0] $end
$var wire 1 R operand_b $end
$var wire 1 S operand_a $end
$var wire 32 T opb_mux_out [31:0] $end
$var wire 32 U opa_mux_out [31:0] $end
$var wire 32 V op_b [31:0] $end
$var wire 32 W op_a [31:0] $end
$var wire 1 @ next_sel $end
$var wire 2 X mem_to_reg [1:0] $end
$var wire 1 D load $end
$var wire 32 Y instruction [31:0] $end
$var wire 3 Z imm_sel [2:0] $end
$var wire 32 [ imm_mux_out [31:0] $end
$var wire 32 \ i_immo [31:0] $end
$var wire 1 G branch_result $end
$var wire 1 ] branch $end
$var wire 4 ^ alu_control [3:0] $end
$scope module u_branch0 $end
$var wire 3 _ fun3 [2:0] $end
$var wire 32 ` op_b [31:0] $end
$var wire 32 a op_a [31:0] $end
$var wire 1 ] en $end
$var reg 1 G result $end
$upscope $end
$scope module u_cu0 $end
$var wire 3 b fun3 [2:0] $end
$var wire 1 c fun7 $end
$var wire 7 d opcode [6:0] $end
$var wire 1 e store $end
$var wire 1 O reg_write $end
$var wire 1 f r_type $end
$var wire 1 R operand_b $end
$var wire 1 S operand_a $end
$var wire 1 @ next_sel $end
$var wire 2 g mem_to_reg [1:0] $end
$var wire 1 h mem_en $end
$var wire 1 i lui $end
$var wire 1 j load $end
$var wire 1 k jalr $end
$var wire 1 l jal $end
$var wire 3 m imm_sel [2:0] $end
$var wire 1 n i_type $end
$var wire 1 o branch $end
$var wire 1 p auipc $end
$var wire 4 q alu_control [3:0] $end
$var wire 1 9 Store $end
$var wire 1 D Load $end
$var wire 1 ] Branch $end
$scope module u_controldec0 $end
$var wire 3 r fun3 [2:0] $end
$var wire 1 c fun7 $end
$var wire 1 e store $end
$var wire 1 f r_type $end
$var wire 1 i lui $end
$var wire 1 j load $end
$var wire 1 k jalr $end
$var wire 1 l jal $end
$var wire 1 n i_type $end
$var wire 1 o branch $end
$var wire 1 p auipc $end
$var reg 1 ] Branch $end
$var reg 1 D Load $end
$var reg 1 9 Store $end
$var reg 4 s alu_control [3:0] $end
$var reg 3 t imm_sel [2:0] $end
$var reg 1 h mem_en $end
$var reg 2 u mem_to_reg [1:0] $end
$var reg 1 @ next_sel $end
$var reg 1 S operand_a $end
$var reg 1 R operand_b $end
$var reg 1 O reg_write $end
$upscope $end
$scope module u_typedec0 $end
$var wire 7 v opcode [6:0] $end
$var reg 1 p auipc $end
$var reg 1 o branch $end
$var reg 1 n i_type $end
$var reg 1 l jal $end
$var reg 1 k jalr $end
$var reg 1 j load $end
$var reg 1 i lui $end
$var reg 1 f r_type $end
$var reg 1 e store $end
$upscope $end
$upscope $end
$scope module u_imm_gen0 $end
$var wire 32 w instr [31:0] $end
$var reg 32 x i_imme [31:0] $end
$var reg 32 y s_imme [31:0] $end
$var reg 32 z sb_imme [31:0] $end
$var reg 32 { u_imme [31:0] $end
$var reg 32 | uj_imme [31:0] $end
$upscope $end
$scope module u_mux0 $end
$var wire 32 } a [31:0] $end
$var wire 32 ~ b [31:0] $end
$var wire 32 !" c [31:0] $end
$var wire 32 "" d [31:0] $end
$var wire 32 #" e [31:0] $end
$var wire 32 $" f [31:0] $end
$var wire 32 %" g [31:0] $end
$var wire 32 &" h [31:0] $end
$var wire 3 '" sel [2:0] $end
$var reg 32 (" out [31:0] $end
$upscope $end
$scope module u_mux1 $end
$var wire 1 S sel $end
$var wire 32 )" out [31:0] $end
$var wire 32 *" b [31:0] $end
$var wire 32 +" a [31:0] $end
$upscope $end
$scope module u_mux2 $end
$var wire 32 ," b [31:0] $end
$var wire 1 R sel $end
$var wire 32 -" out [31:0] $end
$var wire 32 ." a [31:0] $end
$upscope $end
$scope module u_regfile0 $end
$var wire 1 ! clk $end
$var wire 1 O en $end
$var wire 5 /" rd [4:0] $end
$var wire 5 0" rs1 [4:0] $end
$var wire 5 1" rs2 [4:0] $end
$var wire 1 $ rst $end
$var wire 32 2" op_b [31:0] $end
$var wire 32 3" op_a [31:0] $end
$var wire 32 4" data [31:0] $end
$var integer 32 5" i [31:0] $end
$upscope $end
$upscope $end
$scope module u_executestage $end
$var wire 32 6" a_i [31:0] $end
$var wire 4 7" alu_control [3:0] $end
$var wire 32 8" b_i [31:0] $end
$var wire 32 9" pc_address [31:0] $end
$var wire 32 :" next_sel_address [31:0] $end
$var wire 32 ;" alu_res_out [31:0] $end
$scope module u_adder0 $end
$var wire 32 <" a [31:0] $end
$var reg 32 =" adder_out [31:0] $end
$upscope $end
$scope module u_alu0 $end
$var wire 32 >" a_i [31:0] $end
$var wire 32 ?" b_i [31:0] $end
$var wire 4 @" op_i [3:0] $end
$var reg 32 A" res_o [31:0] $end
$upscope $end
$upscope $end
$scope module u_fetchstage $end
$var wire 32 B" address_in [31:0] $end
$var wire 1 G branch_reselt $end
$var wire 1 ! clk $end
$var wire 4 C" mask [3:0] $end
$var wire 32 D" next_address [31:0] $end
$var wire 1 @ next_sel $end
$var wire 1 ' request $end
$var wire 1 $ rst $end
$var wire 1 ( we_re $end
$var wire 1 . valid $end
$var wire 32 E" instruction_fetch [31:0] $end
$var wire 32 F" address_out [31:0] $end
$var reg 32 G" instruction [31:0] $end
$scope module u_pc0 $end
$var wire 32 H" address_in [31:0] $end
$var wire 1 G branch_reselt $end
$var wire 1 ! clk $end
$var wire 32 I" next_address [31:0] $end
$var wire 1 @ next_sel $end
$var wire 1 $ rst $end
$var reg 32 J" address_out [31:0] $end
$upscope $end
$upscope $end
$scope module u_memorystage $end
$var wire 32 K" alu_out_address [31:0] $end
$var wire 32 L" instruction [31:0] $end
$var wire 1 D load $end
$var wire 32 M" op_b [31:0] $end
$var wire 1 9 store $end
$var wire 32 N" wrap_load_out [31:0] $end
$var wire 32 O" wrap_load_in [31:0] $end
$var wire 1 0 valid $end
$var wire 32 P" store_data_out [31:0] $end
$var wire 4 Q" mask [3:0] $end
$var reg 1 1 request $end
$var reg 1 / we_re $end
$scope module u_wrap_mem0 $end
$var wire 1 D Load $end
$var wire 2 R" byteadd [1:0] $end
$var wire 32 S" data_i [31:0] $end
$var wire 3 T" fun3 [2:0] $end
$var wire 1 9 mem_en $end
$var wire 32 U" wrap_load_in [31:0] $end
$var reg 32 V" data_o [31:0] $end
$var reg 4 W" masking [3:0] $end
$var reg 32 X" wrap_load_out [31:0] $end
$upscope $end
$upscope $end
$scope module u_wbstage $end
$var wire 32 Y" alu_out [31:0] $end
$var wire 32 Z" data_mem_out [31:0] $end
$var wire 2 [" mem_to_reg [1:0] $end
$var wire 32 \" next_sel_address [31:0] $end
$var wire 32 ]" rd_sel_mux_out [31:0] $end
$scope module u_mux2 $end
$var wire 32 ^" a [31:0] $end
$var wire 32 _" b [31:0] $end
$var wire 32 `" c [31:0] $end
$var wire 32 a" d [31:0] $end
$var wire 2 b" sel [1:0] $end
$var reg 32 c" out [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module u_data_memory $end
$var wire 8 d" address [7:0] $end
$var wire 1 ! clk $end
$var wire 32 e" data_in [31:0] $end
$var wire 4 f" mask [3:0] $end
$var wire 1 1 request $end
$var wire 1 / we_re $end
$var reg 32 g" data_out [31:0] $end
$var reg 1 0 valid $end
$upscope $end
$scope module u_instruction_memory $end
$var wire 8 h" address [7:0] $end
$var wire 1 ! clk $end
$var wire 32 i" data_in [31:0] $end
$var wire 4 j" mask [3:0] $end
$var wire 1 ' request $end
$var wire 1 ( we_re $end
$var reg 32 k" data_out [31:0] $end
$var reg 1 . valid $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx k"
b1111 j"
bx i"
bx h"
bx g"
bx f"
bx e"
bx d"
bx c"
bx b"
bz a"
bx `"
bx _"
bx ^"
bx ]"
bx \"
bx ["
bx Z"
bx Y"
bx X"
bx W"
bx V"
bx U"
bx T"
bx S"
bx R"
bx Q"
bx P"
bx O"
bx N"
bx M"
bx L"
bx K"
bx J"
bx I"
b0 H"
bx G"
bx F"
bx E"
bx D"
b1111 C"
b0 B"
bx A"
bx @"
bx ?"
bx >"
bx ="
bx <"
bx ;"
bx :"
bx 9"
bx 8"
bx 7"
bx 6"
bx 5"
bx 4"
bx 3"
bx 2"
bx 1"
bx 0"
bx /"
bx ."
bx -"
bx ,"
bx +"
bx *"
bx )"
bx ("
bx '"
bz &"
bz %"
bz $"
bx #"
bx ""
bx !"
bx ~
bx }
bx |
bx {
bx z
bx y
bx x
bx w
bx v
bx u
bx t
bx s
bx r
bx q
xp
xo
xn
bx m
xl
xk
xj
xi
xh
bx g
xf
xe
bx d
xc
bx b
bx a
bx `
bx _
bx ^
x]
bx \
bx [
bx Z
bx Y
bx X
bx W
bx V
bx U
bx T
xS
xR
bx Q
bx P
xO
bx N
bx M
bx L
bx K
bx J
bx I
bx H
xG
bx F
bx E
xD
bx C
bx B
bx A
x@
bx ?
bx >
bx =
bx <
bx ;
bx :
x9
bx 8
bx 7
bx 6
bx 5
b1111 4
bx 3
bx 2
x1
x0
x/
x.
bx -
bx ,
bx +
bx *
bx )
0(
1'
bx &
b1111 %
1$
bx #
0"
0!
$end
#5000
1.
1!
#10000
b0 h"
b100 ?
b100 :"
b100 ="
b100 \"
b100 `"
b0 *
b0 6
b0 ;
b0 Q
b0 *"
b0 9"
b0 <"
b0 F"
b0 J"
b100000 5"
0!
0$
#15000
b10 R"
b10 :
b10 P
b10 4"
b10 ]"
b10 c"
b0 d"
b10 2
b10 3
b10 H
b10 ;"
b10 A"
b10 D"
b10 I"
b10 K"
b10 Y"
b10 ^"
b10 <
b10 T
b10 -"
b10 8"
b10 ?"
b10 [
b10 ("
b10 ,"
0/
01
b0 =
b0 U
b0 )"
b0 6"
b0 >"
0G
b0 >
b0 J
b0 M"
b0 S"
b0 V
b0 `
b0 ."
b0 2"
b0 W
b0 a
b0 +"
b0 3"
b0 I
b0 ^
b0 q
b0 s
b0 7"
b0 @"
b0 Z
b0 m
b0 t
b0 '"
0h
0@
0]
b0 A
b0 X
b0 g
b0 u
b0 ["
b0 b"
09
0D
1R
0S
1O
0i
0k
0l
0p
0o
0j
0e
1n
0f
b0 T"
b0 _
b1010 /"
b10 1"
b0 0"
0c
b0 b
b0 r
b10011 d
b10011 v
b1000000000000000000000 L
b1000000000000000000000 {
b1000000000000000000000 #"
b10 K
b10 |
b10 ""
b1010 M
b1010 z
b1010 !"
b1010 N
b1010 y
b1010 ~
b10 \
b10 x
b10 }
b1000000000010100010011 F
b1000000000010100010011 Y
b1000000000010100010011 w
b1000000000010100010011 G"
b1000000000010100010011 L"
b1000000000010100010011 -
b1000000000010100010011 E
b1000000000010100010011 E"
b1000000000010100010011 k"
b100000 5"
1!
#20000
0!
1$
#25000
b1 h"
b1000 ?
b1000 :"
b1000 ="
b1000 \"
b1000 `"
b100 *
b100 6
b100 ;
b100 Q
b100 *"
b100 9"
b100 <"
b100 F"
b100 J"
1!
#30000
0!
#35000
b1 R"
b1 :
b1 P
b1 4"
b1 ]"
b1 c"
b1 2
b1 3
b1 H
b1 ;"
b1 A"
b1 D"
b1 I"
b1 K"
b1 Y"
b1 ^"
b1 <
b1 T
b1 -"
b1 8"
b1 ?"
b1 [
b1 ("
b1 ,"
b10 /"
b1 1"
b100000000000000000000 L
b100000000000000000000 {
b100000000000000000000 #"
b100000000000 K
b100000000000 |
b100000000000 ""
b10 M
b10 z
b10 !"
b10 N
b10 y
b10 ~
b1 \
b1 x
b1 }
b10 h"
b1100 ?
b1100 :"
b1100 ="
b1100 \"
b1100 `"
b100000000000100010011 F
b100000000000100010011 Y
b100000000000100010011 w
b100000000000100010011 G"
b100000000000100010011 L"
b1000 *
b1000 6
b1000 ;
b1000 Q
b1000 *"
b1000 9"
b1000 <"
b1000 F"
b1000 J"
b100000000000100010011 -
b100000000000100010011 E
b100000000000100010011 E"
b100000000000100010011 k"
1!
#40000
0!
#45000
b0 R"
b1000 d"
b10000 :
b10000 P
b10000 4"
b10000 ]"
b10000 c"
b1100 =
b1100 U
b1100 )"
b1100 6"
b1100 >"
b100000 2
b100000 3
b100000 H
b100000 ;"
b100000 A"
b100000 D"
b100000 I"
b100000 K"
b100000 Y"
b100000 ^"
b11 Z
b11 m
b11 t
b11 '"
b10 A
b10 X
b10 g
b10 u
b10 ["
b10 b"
1@
1S
b10100 <
b10100 T
b10100 -"
b10100 8"
b10100 ?"
1l
0n
b10100 [
b10100 ("
b10100 ,"
b1 /"
b10100 1"
b1101111 d
b1101111 v
b1010000000000000000000000 L
b1010000000000000000000000 {
b1010000000000000000000000 #"
b10100 K
b10100 |
b10100 ""
b100000000000 M
b100000000000 z
b100000000000 !"
b1 N
b1 y
b1 ~
b10100 \
b10100 x
b10100 }
b11 h"
b10000 ?
b10000 :"
b10000 ="
b10000 \"
b10000 `"
b1010000000000000011101111 F
b1010000000000000011101111 Y
b1010000000000000011101111 w
b1010000000000000011101111 G"
b1010000000000000011101111 L"
b1100 *
b1100 6
b1100 ;
b1100 Q
b1100 *"
b1100 9"
b1100 <"
b1100 F"
b1100 J"
b1010000000000000011101111 -
b1010000000000000011101111 E
b1010000000000000011101111 E"
b1010000000000000011101111 k"
1!
#50000
0!
#55000
b1 R"
b0 Z
b0 m
b0 t
b0 '"
0@
b0 A
b0 X
b0 g
b0 u
b0 ["
b0 b"
0S
b1000 <
b1000 T
b1000 -"
b1000 8"
b1000 ?"
b10 d"
b1 W
b1 a
b1 +"
b1 3"
1n
0l
b1000 [
b1000 ("
b1000 ,"
b1001 2
b1001 3
b1001 H
b1001 ;"
b1001 A"
b1001 D"
b1001 I"
b1001 K"
b1001 Y"
b1001 ^"
b1001 :
b1001 P
b1001 4"
b1001 ]"
b1001 c"
b11 /"
b1000 1"
b10 0"
b10011 d
b10011 v
b100000010000000000000000 L
b100000010000000000000000 {
b100000010000000000000000 #"
b10000000000001000 K
b10000000000001000 |
b10000000000001000 ""
b100000000010 M
b100000000010 z
b100000000010 !"
b11 N
b11 y
b11 ~
b1000 \
b1000 x
b1000 }
b1 =
b1 U
b1 )"
b1 6"
b1 >"
b1000 h"
b100100 ?
b100100 :"
b100100 ="
b100100 \"
b100100 `"
b100000010000000110010011 F
b100000010000000110010011 Y
b100000010000000110010011 w
b100000010000000110010011 G"
b100000010000000110010011 L"
b100000 *
b100000 6
b100000 ;
b100000 Q
b100000 *"
b100000 9"
b100000 <"
b100000 F"
b100000 J"
b100000010000000110010011 -
b100000010000000110010011 E
b100000010000000110010011 E"
b100000010000000110010011 k"
1!
#60000
0!
#65000
b0 R"
b10000 :
b10000 P
b10000 4"
b10000 ]"
b10000 c"
b100 d"
b10000 2
b10000 3
b10000 H
b10000 ;"
b10000 A"
b10000 D"
b10000 I"
b10000 K"
b10000 Y"
b10000 ^"
b10000 =
b10000 U
b10000 )"
b10000 6"
b10000 >"
1@
0O
b0 <
b0 T
b0 -"
b0 8"
b0 ?"
b10000 W
b10000 a
b10000 +"
b10000 3"
1k
0n
b0 [
b0 ("
b0 ,"
b0 /"
b0 1"
b1 0"
b1100111 d
b1100111 v
b1000000000000000 L
b1000000000000000 {
b1000000000000000 #"
b1000000000000000 K
b1000000000000000 |
b1000000000000000 ""
b0 M
b0 z
b0 !"
b0 N
b0 y
b0 ~
b0 \
b0 x
b0 }
b1001 h"
b101000 ?
b101000 :"
b101000 ="
b101000 \"
b101000 `"
b1000000001100111 F
b1000000001100111 Y
b1000000001100111 w
b1000000001100111 G"
b1000000001100111 L"
b100100 *
b100100 6
b100100 ;
b100100 Q
b100100 *"
b100100 9"
b100100 <"
b100100 F"
b100100 J"
b1000000001100111 -
b1000000001100111 E
b1000000001100111 E"
b1000000001100111 k"
1!
#70000
0!
#75000
b0 R"
b1000 :
b1000 P
b1000 4"
b1000 ]"
b1000 c"
b10 d"
b1000 2
b1000 3
b1000 H
b1000 ;"
b1000 A"
b1000 D"
b1000 I"
b1000 K"
b1000 Y"
b1000 ^"
b10 =
b10 U
b10 )"
b10 6"
b10 >"
1/
11
b110 <
b110 T
b110 -"
b110 8"
b110 ?"
b1001 )
b1001 8
b1001 P"
b1001 V"
b1001 e"
b1111 +
b1111 5
b1111 f"
b1111 B
b1111 Q"
b1111 W"
b1001 >
b1001 J
b1001 M"
b1001 S"
b1001 V
b1001 `
b1001 ."
b1001 2"
b10 W
b10 a
b10 +"
b10 3"
b1 Z
b1 m
b1 t
b1 '"
1h
0@
19
1e
0k
b110 [
b110 ("
b110 ,"
b10 T"
b10 _
b110 /"
b11 1"
b1010 0"
b10 b
b10 r
b100011 d
b100011 v
b1101010010000000000000 L
b1101010010000000000000 {
b1101010010000000000000 #"
b1010010100000000010 K
b1010010100000000010 |
b1010010100000000010 ""
b110 M
b110 z
b110 !"
b110 N
b110 y
b110 ~
b11 \
b11 x
b11 }
b100 h"
b10100 ?
b10100 :"
b10100 ="
b10100 \"
b10100 `"
b1101010010001100100011 F
b1101010010001100100011 Y
b1101010010001100100011 w
b1101010010001100100011 G"
b1101010010001100100011 L"
b10000 *
b10000 6
b10000 ;
b10000 Q
b10000 *"
b10000 9"
b10000 <"
b10000 F"
b10000 J"
b1101010010001100100011 -
b1101010010001100100011 E
b1101010010001100100011 E"
b1101010010001100100011 k"
1!
#80000
0!
#85000
b0 R"
b1000000000000 :
b1000000000000 P
b1000000000000 4"
b1000000000000 ]"
b1000000000000 c"
b0 d"
b0 =
b0 U
b0 )"
b0 6"
b0 >"
b1000000000000 2
b1000000000000 3
b1000000000000 H
b1000000000000 ;"
b1000000000000 A"
b1000000000000 D"
b1000000000000 I"
b1000000000000 K"
b1000000000000 Y"
b1000000000000 ^"
0/
01
b1000000000000 <
b1000000000000 T
b1000000000000 -"
b1000000000000 8"
b1000000000000 ?"
b0 >
b0 J
b0 M"
b0 S"
b0 V
b0 `
b0 ."
b0 2"
b0 W
b0 a
b0 +"
b0 3"
b1111 I
b1111 ^
b1111 q
b1111 s
b1111 7"
b1111 @"
b100 Z
b100 m
b100 t
b100 '"
0h
09
1i
0e
b1000000000000 [
b1000000000000 ("
b1000000000000 ,"
b1 T"
b1 _
b101 /"
b0 1"
b0 0"
b1 b
b1 r
b110111 d
b110111 v
b1000000000000 L
b1000000000000 {
b1000000000000 #"
b1000000000000 K
b1000000000000 |
b1000000000000 ""
b100000000100 M
b100000000100 z
b100000000100 !"
b101 N
b101 y
b101 ~
b0 \
b0 x
b0 }
b101 h"
b11000 ?
b11000 :"
b11000 ="
b11000 \"
b11000 `"
b1001010110111 F
b1001010110111 Y
b1001010110111 w
b1001010110111 G"
b1001010110111 L"
b10100 *
b10100 6
b10100 ;
b10100 Q
b10100 *"
b10100 9"
b10100 <"
b10100 F"
b10100 J"
b1001010110111 -
b1001010110111 E
b1001010110111 E"
b1001010110111 k"
00
1!
#90000
0!
#95000
b11000000000000000000011000 :
b11000000000000000000011000 P
b11000000000000000000011000 4"
b11000000000000000000011000 ]"
b11000000000000000000011000 c"
b110 d"
b11000000000000000000011000 2
b11000000000000000000011000 3
b11000000000000000000011000 H
b11000000000000000000011000 ;"
b11000000000000000000011000 A"
b11000000000000000000011000 D"
b11000000000000000000011000 I"
b11000000000000000000011000 K"
b11000000000000000000011000 Y"
b11000000000000000000011000 ^"
b11000 =
b11000 U
b11000 )"
b11000 6"
b11000 >"
b11000000000000000000000000 <
b11000000000000000000000000 T
b11000000000000000000000000 -"
b11000000000000000000000000 8"
b11000000000000000000000000 ?"
b0 I
b0 ^
b0 q
b0 s
b0 7"
b0 @"
1S
1p
0i
b11000000000000000000000000 [
b11000000000000000000000000 ("
b11000000000000000000000000 ,"
b0 T"
b0 _
b110 /"
b10000 1"
b0 b
b0 r
b10111 d
b10111 v
b11000000000000000000000000 L
b11000000000000000000000000 {
b11000000000000000000000000 #"
b110000 K
b110000 |
b110000 ""
b100110 M
b100110 z
b100110 !"
b100110 N
b100110 y
b100110 ~
b110000 \
b110000 x
b110000 }
b110 h"
b11100 ?
b11100 :"
b11100 ="
b11100 \"
b11100 `"
b11000000000000001100010111 F
b11000000000000001100010111 Y
b11000000000000001100010111 w
b11000000000000001100010111 G"
b11000000000000001100010111 L"
b11000 *
b11000 6
b11000 ;
b11000 Q
b11000 *"
b11000 9"
b11000 <"
b11000 F"
b11000 J"
b11000000000000001100010111 -
b11000000000000001100010111 E
b11000000000000001100010111 E"
b11000000000000001100010111 k"
1!
#100000
0!
#105000
b1100 <
b1100 T
b1100 -"
b1100 8"
b1100 ?"
b101000 :
b101000 P
b101000 4"
b101000 ]"
b101000 c"
b1010 d"
1G
b10 >
b10 J
b10 M"
b10 S"
b10 V
b10 `
b10 ."
b10 2"
b1001 W
b1001 a
b1001 +"
b1001 3"
b10 Z
b10 m
b10 t
b10 '"
1]
1o
0p
b1100 [
b1100 ("
b1100 ,"
b101000 2
b101000 3
b101000 H
b101000 ;"
b101000 A"
b101000 D"
b101000 I"
b101000 K"
b101000 Y"
b101000 ^"
b1 T"
b1 _
b1100 /"
b1010 1"
b11 0"
b1 b
b1 r
b1100011 d
b1100011 v
b101000011001000000000000 L
b101000011001000000000000 {
b101000011001000000000000 #"
b11001000000001010 K
b11001000000001010 |
b11001000000001010 ""
b1100 M
b1100 z
b1100 !"
b1100 N
b1100 y
b1100 ~
b1010 \
b1010 x
b1010 }
b11100 =
b11100 U
b11100 )"
b11100 6"
b11100 >"
b111 h"
b100000 ?
b100000 :"
b100000 ="
b100000 \"
b100000 `"
b101000011001011001100011 F
b101000011001011001100011 Y
b101000011001011001100011 w
b101000011001011001100011 G"
b101000011001011001100011 L"
b11100 *
b11100 6
b11100 ;
b11100 Q
b11100 *"
b11100 9"
b11100 <"
b11100 F"
b11100 J"
b101000011001011001100011 -
b101000011001011001100011 E
b101000011001011001100011 E"
b101000011001011001100011 k"
1!
#110000
0!
#115000
b10 R"
b1 <
b1 T
b1 -"
b1 8"
b1 ?"
b10 :
b10 P
b10 4"
b10 ]"
b10 c"
b0 d"
0G
b1 >
b1 J
b1 M"
b1 S"
b1 V
b1 `
b1 ."
b1 2"
b1 W
b1 a
b1 +"
b1 3"
0]
0R
0S
1O
1f
0o
b100 [
b100 ("
b100 ,"
b10 2
b10 3
b10 H
b10 ;"
b10 A"
b10 D"
b10 I"
b10 K"
b10 Y"
b10 ^"
b0 T"
b0 _
b100 /"
b10 1"
b10 0"
b0 b
b0 r
b110011 d
b110011 v
b1000010000000000000000 L
b1000010000000000000000 {
b1000010000000000000000 #"
b10000000000000010 K
b10000000000000010 |
b10000000000000010 ""
b100 M
b100 z
b100 !"
b100 N
b100 y
b100 ~
b10 \
b10 x
b10 }
b1 =
b1 U
b1 )"
b1 6"
b1 >"
b1010 h"
b101100 ?
b101100 :"
b101100 ="
b101100 \"
b101100 `"
b1000010000001000110011 F
b1000010000001000110011 Y
b1000010000001000110011 w
b1000010000001000110011 G"
b1000010000001000110011 L"
b101000 *
b101000 6
b101000 ;
b101000 Q
b101000 *"
b101000 9"
b101000 <"
b101000 F"
b101000 J"
b1000010000001000110011 -
b1000010000001000110011 E
b1000010000001000110011 E"
b1000010000001000110011 k"
1!
#120000
0!
#125000
b0 R"
b10 d"
b1000 2
b1000 3
b1000 H
b1000 ;"
b1000 A"
b1000 D"
b1000 I"
b1000 K"
b1000 Y"
b1000 ^"
b10 =
b10 U
b10 )"
b10 6"
b10 >"
bx :
bx P
bx 4"
bx ]"
bx c"
11
b110 <
b110 T
b110 -"
b110 8"
b110 ?"
b0 >
b0 J
b0 M"
b0 S"
b0 V
b0 `
b0 ."
b0 2"
b10 W
b10 a
b10 +"
b10 3"
b0 Z
b0 m
b0 t
b0 '"
b1 A
b1 X
b1 g
b1 u
b1 ["
b1 b"
1D
1R
1j
0f
b110 [
b110 ("
b110 ,"
b10 T"
b10 _
b111 /"
b110 1"
b1010 0"
b10 b
b10 r
b11 d
b11 v
b11001010010000000000000 L
b11001010010000000000000 {
b11001010010000000000000 #"
b1010010000000000110 K
b1010010000000000110 |
b1010010000000000110 ""
b100000000110 M
b100000000110 z
b100000000110 !"
b111 N
b111 y
b111 ~
b110 \
b110 x
b110 }
b1011 h"
b110000 ?
b110000 :"
b110000 ="
b110000 \"
b110000 `"
b11001010010001110000011 F
b11001010010001110000011 Y
b11001010010001110000011 w
b11001010010001110000011 G"
b11001010010001110000011 L"
b101100 *
b101100 6
b101100 ;
b101100 Q
b101100 *"
b101100 9"
b101100 <"
b101100 F"
b101100 J"
b11001010010001110000011 -
b11001010010001110000011 E
b11001010010001110000011 E"
b11001010010001110000011 k"
1!
#130000
0!
#135000
b0 R"
b1 d"
b100 2
b100 3
b100 H
b100 ;"
b100 A"
b100 D"
b100 I"
b100 K"
b100 Y"
b100 ^"
01
b110000 =
b110000 U
b110000 )"
b110000 6"
b110000 >"
b11111111111111111111111111010100 <
b11111111111111111111111111010100 T
b11111111111111111111111111010100 -"
b11111111111111111111111111010100 8"
b11111111111111111111111111010100 ?"
b0 W
b0 a
b0 +"
b0 3"
b11 Z
b11 m
b11 t
b11 '"
1@
b10 A
b10 X
b10 g
b10 u
b10 ["
b10 b"
0D
1S
1l
0j
b11111111111111111111111111010100 [
b11111111111111111111111111010100 ("
b11111111111111111111111111010100 ,"
b110100 :
b110100 P
b110100 4"
b110100 ]"
b110100 c"
b111 T"
b111 _
b1 /"
b10101 1"
b11111 0"
1c
b111 b
b111 r
b1101111 d
b1101111 v
b11111101010111111111000000000000 L
b11111101010111111111000000000000 {
b11111101010111111111000000000000 #"
b11111111111111111111111111010100 K
b11111111111111111111111111010100 |
b11111111111111111111111111010100 ""
b11111111111111111111111111000000 M
b11111111111111111111111111000000 z
b11111111111111111111111111000000 !"
b11111111111111111111111111000001 N
b11111111111111111111111111000001 y
b11111111111111111111111111000001 ~
b11111111111111111111111111010101 \
b11111111111111111111111111010101 x
b11111111111111111111111111010101 }
b1100 h"
b110100 ?
b110100 :"
b110100 ="
b110100 \"
b110100 `"
b1001 7
b1001 N"
b1001 X"
b1001 Z"
b1001 _"
b11111101010111111111000011101111 F
b11111101010111111111000011101111 Y
b11111101010111111111000011101111 w
b11111101010111111111000011101111 G"
b11111101010111111111000011101111 L"
b110000 *
b110000 6
b110000 ;
b110000 Q
b110000 *"
b110000 9"
b110000 <"
b110000 F"
b110000 J"
b1001 ,
b1001 C
b1001 O"
b1001 U"
b1001 g"
10
b11111101010111111111000011101111 -
b11111101010111111111000011101111 E
b11111101010111111111000011101111 E"
b11111101010111111111000011101111 k"
1!
#140000
0!
#145000
bx R"
bx <
bx T
bx -"
bx 8"
bx ?"
bx d"
bx >
bx J
bx M"
bx S"
bx V
bx `
bx ."
bx 2"
bx W
bx a
bx +"
bx 3"
0@
b0 A
b0 X
b0 g
b0 u
b0 ["
b0 b"
0R
0S
0O
0l
bx0 [
bx0 ("
bx0 ,"
bx 2
bx 3
bx H
bx ;"
bx A"
bx D"
bx I"
bx K"
bx Y"
bx ^"
bx :
bx P
bx 4"
bx ]"
bx c"
bx T"
bx _
bx /"
bx 1"
bx 0"
xc
bx b
bx r
bx d
bx v
bx000000000000 L
bx000000000000 {
bx000000000000 #"
bx0 K
bx0 |
bx0 ""
bx0 M
bx0 z
bx0 !"
bx N
bx y
bx ~
bx \
bx x
bx }
bx =
bx U
bx )"
bx 6"
bx >"
b1 h"
b1000 ?
b1000 :"
b1000 ="
b1000 \"
b1000 `"
bx F
bx Y
bx w
bx G"
bx L"
b100 *
b100 6
b100 ;
b100 Q
b100 *"
b100 9"
b100 <"
b100 F"
b100 J"
bx -
bx E
bx E"
bx k"
1!
#150000
0!
#155000
b1 R"
b1 :
b1 P
b1 4"
b1 ]"
b1 c"
b0 d"
b1 2
b1 3
b1 H
b1 ;"
b1 A"
b1 D"
b1 I"
b1 K"
b1 Y"
b1 ^"
b0 =
b0 U
b0 )"
b0 6"
b0 >"
b1 <
b1 T
b1 -"
b1 8"
b1 ?"
b110100 >
b110100 J
b110100 M"
b110100 S"
b110100 V
b110100 `
b110100 ."
b110100 2"
b0 W
b0 a
b0 +"
b0 3"
b0 Z
b0 m
b0 t
b0 '"
1R
1O
1n
b1 [
b1 ("
b1 ,"
b0 T"
b0 _
b10 /"
b1 1"
b0 0"
0c
b0 b
b0 r
b10011 d
b10011 v
b100000000000000000000 L
b100000000000000000000 {
b100000000000000000000 #"
b100000000000 K
b100000000000 |
b100000000000 ""
b10 M
b10 z
b10 !"
b10 N
b10 y
b10 ~
b1 \
b1 x
b1 }
b10 h"
b1100 ?
b1100 :"
b1100 ="
b1100 \"
b1100 `"
b100000000000100010011 F
b100000000000100010011 Y
b100000000000100010011 w
b100000000000100010011 G"
b100000000000100010011 L"
b1000 *
b1000 6
b1000 ;
b1000 Q
b1000 *"
b1000 9"
b1000 <"
b1000 F"
b1000 J"
b100000000000100010011 -
b100000000000100010011 E
b100000000000100010011 E"
b100000000000100010011 k"
1!
#160000
0!
#165000
b0 R"
b1000 d"
b10000 :
b10000 P
b10000 4"
b10000 ]"
b10000 c"
b1100 =
b1100 U
b1100 )"
b1100 6"
b1100 >"
b100000 2
b100000 3
b100000 H
b100000 ;"
b100000 A"
b100000 D"
b100000 I"
b100000 K"
b100000 Y"
b100000 ^"
b11 Z
b11 m
b11 t
b11 '"
b10 A
b10 X
b10 g
b10 u
b10 ["
b10 b"
1@
1S
b10100 <
b10100 T
b10100 -"
b10100 8"
b10100 ?"
b0 >
b0 J
b0 M"
b0 S"
b0 V
b0 `
b0 ."
b0 2"
1l
0n
b10100 [
b10100 ("
b10100 ,"
b1 /"
b10100 1"
b1101111 d
b1101111 v
b1010000000000000000000000 L
b1010000000000000000000000 {
b1010000000000000000000000 #"
b10100 K
b10100 |
b10100 ""
b100000000000 M
b100000000000 z
b100000000000 !"
b1 N
b1 y
b1 ~
b10100 \
b10100 x
b10100 }
b11 h"
b10000 ?
b10000 :"
b10000 ="
b10000 \"
b10000 `"
b1010000000000000011101111 F
b1010000000000000011101111 Y
b1010000000000000011101111 w
b1010000000000000011101111 G"
b1010000000000000011101111 L"
b1100 *
b1100 6
b1100 ;
b1100 Q
b1100 *"
b1100 9"
b1100 <"
b1100 F"
b1100 J"
b1010000000000000011101111 -
b1010000000000000011101111 E
b1010000000000000011101111 E"
b1010000000000000011101111 k"
1!
#170000
0!
#175000
b1 R"
b0 Z
b0 m
b0 t
b0 '"
0@
b0 A
b0 X
b0 g
b0 u
b0 ["
b0 b"
0S
b1000 <
b1000 T
b1000 -"
b1000 8"
b1000 ?"
b10 d"
b1 W
b1 a
b1 +"
b1 3"
1n
0l
b1000 [
b1000 ("
b1000 ,"
b1001 2
b1001 3
b1001 H
b1001 ;"
b1001 A"
b1001 D"
b1001 I"
b1001 K"
b1001 Y"
b1001 ^"
b1001 :
b1001 P
b1001 4"
b1001 ]"
b1001 c"
b11 /"
b1000 1"
b10 0"
b10011 d
b10011 v
b100000010000000000000000 L
b100000010000000000000000 {
b100000010000000000000000 #"
b10000000000001000 K
b10000000000001000 |
b10000000000001000 ""
b100000000010 M
b100000000010 z
b100000000010 !"
b11 N
b11 y
b11 ~
b1000 \
b1000 x
b1000 }
b1 =
b1 U
b1 )"
b1 6"
b1 >"
b1000 h"
b100100 ?
b100100 :"
b100100 ="
b100100 \"
b100100 `"
b100000010000000110010011 F
b100000010000000110010011 Y
b100000010000000110010011 w
b100000010000000110010011 G"
b100000010000000110010011 L"
b100000 *
b100000 6
b100000 ;
b100000 Q
b100000 *"
b100000 9"
b100000 <"
b100000 F"
b100000 J"
b100000010000000110010011 -
b100000010000000110010011 E
b100000010000000110010011 E"
b100000010000000110010011 k"
1!
#180000
0!
