/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.
*/
(header "symbol" (version "1.1"))
(symbol
	(rect 16 16 200 192)
	(text "NSCPU" (rect 5 0 38 12)(font "Arial" ))
	(text "inst" (rect 8 160 20 172)(font "Arial" ))
	(port
		(pt 0 32)
		(input)
		(text "nRST" (rect 0 0 24 12)(font "Arial" ))
		(text "nRST" (rect 21 27 45 39)(font "Arial" ))
		(line (pt 0 32)(pt 16 32)(line_width 1))
	)
	(port
		(pt 0 48)
		(input)
		(text "CLK" (rect 0 0 20 12)(font "Arial" ))
		(text "CLK" (rect 21 43 41 55)(font "Arial" ))
		(line (pt 0 48)(pt 16 48)(line_width 1))
	)
	(port
		(pt 184 32)
		(output)
		(text "nHLT" (rect 0 0 23 12)(font "Arial" ))
		(text "nHLT" (rect 140 27 163 39)(font "Arial" ))
		(line (pt 184 32)(pt 168 32)(line_width 1))
	)
	(port
		(pt 184 48)
		(output)
		(text "nWR" (rect 0 0 23 12)(font "Arial" ))
		(text "nWR" (rect 140 43 163 55)(font "Arial" ))
		(line (pt 184 48)(pt 168 48)(line_width 1))
	)
	(port
		(pt 184 64)
		(output)
		(text "nRD" (rect 0 0 20 12)(font "Arial" ))
		(text "nRD" (rect 143 59 163 71)(font "Arial" ))
		(line (pt 184 64)(pt 168 64)(line_width 1))
	)
	(port
		(pt 184 80)
		(output)
		(text "ADDR[23..0]" (rect 0 0 55 12)(font "Arial" ))
		(text "ADDR[23..0]" (rect 108 75 163 87)(font "Arial" ))
		(line (pt 184 80)(pt 168 80)(line_width 3))
	)
	(port
		(pt 184 112)
		(output)
		(text "nINT" (rect 0 0 20 12)(font "Arial" ))
		(text "nINT" (rect 143 107 163 119)(font "Arial" ))
		(line (pt 184 112)(pt 168 112)(line_width 1))
	)
	(port
		(pt 184 128)
		(output)
		(text "nIOE" (rect 0 0 21 12)(font "Arial" ))
		(text "nIOE" (rect 142 123 163 135)(font "Arial" ))
		(line (pt 184 128)(pt 168 128)(line_width 1))
	)
	(port
		(pt 184 96)
		(bidir)
		(text "DATA[23..0]" (rect 0 0 54 12)(font "Arial" ))
		(text "DATA[23..0]" (rect 109 91 163 103)(font "Arial" ))
		(line (pt 184 96)(pt 168 96)(line_width 3))
	)
	(drawing
		(rectangle (rect 16 16 168 160)(line_width 1))
	)
)
