{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1632909365303 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1632909365309 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 29 12:56:05 2021 " "Processing started: Wed Sep 29 12:56:05 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1632909365309 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632909365309 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off space_invaders_lite -c space_invaders_lite " "Command: quartus_map --read_settings_files=on --write_settings_files=off space_invaders_lite -c space_invaders_lite" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632909365309 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1632909365936 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "my_ROM.qsys " "Elaborating Qsys system entity \"my_ROM.qsys\"" {  } {  } 0 12248 "Elaborating Qsys system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632909372879 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.09.29.12:56:15 Progress: Loading my_ROM/my_ROM.qsys " "2021.09.29.12:56:15 Progress: Loading my_ROM/my_ROM.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632909375519 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.09.29.12:56:16 Progress: Reading input file " "2021.09.29.12:56:16 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632909376127 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.09.29.12:56:16 Progress: Adding onchip_flash_0 \[altera_onchip_flash 17.0\] " "2021.09.29.12:56:16 Progress: Adding onchip_flash_0 \[altera_onchip_flash 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632909376240 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.09.29.12:56:17 Progress: Parameterizing module onchip_flash_0 " "2021.09.29.12:56:17 Progress: Parameterizing module onchip_flash_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632909377171 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.09.29.12:56:17 Progress: Building connections " "2021.09.29.12:56:17 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632909377173 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.09.29.12:56:17 Progress: Parameterizing connections " "2021.09.29.12:56:17 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632909377174 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.09.29.12:56:17 Progress: Validating " "2021.09.29.12:56:17 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632909377187 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.09.29.12:56:17 Progress: Done reading input file " "2021.09.29.12:56:17 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632909377265 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "My_ROM: Generating my_ROM \"my_ROM\" for QUARTUS_SYNTH " "My_ROM: Generating my_ROM \"my_ROM\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632909378322 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_flash_0: Generating top-level entity altera_onchip_flash " "Onchip_flash_0: Generating top-level entity altera_onchip_flash" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632909379390 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_flash_0: \"my_ROM\" instantiated altera_onchip_flash \"onchip_flash_0\" " "Onchip_flash_0: \"my_ROM\" instantiated altera_onchip_flash \"onchip_flash_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632909379397 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "My_ROM: Done \"my_ROM\" with 2 modules, 5 files " "My_ROM: Done \"my_ROM\" with 2 modules, 5 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632909379403 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "my_ROM.qsys " "Finished elaborating Qsys system entity \"my_ROM.qsys\"" {  } {  } 0 12249 "Finished elaborating Qsys system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632909380106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv_files/audio/semi_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv_files/audio/semi_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 semi_ROM " "Found entity 1: semi_ROM" {  } { { "sv_files/audio/semi_ROM.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/audio/semi_ROM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632909380149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632909380149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv_files/audio/i2s_transmitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv_files/audio/i2s_transmitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 I2S_Transmitter " "Found entity 1: I2S_Transmitter" {  } { { "sv_files/audio/I2S_Transmitter.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/audio/I2S_Transmitter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632909380151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632909380151 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "I2S.sv(68) " "Verilog HDL information at I2S.sv(68): always construct contains both blocking and non-blocking assignments" {  } { { "sv_files/audio/I2S.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/audio/I2S.sv" 68 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1632909380153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv_files/audio/i2s.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv_files/audio/i2s.sv" { { "Info" "ISGN_ENTITY_NAME" "1 I2S " "Found entity 1: I2S" {  } { { "sv_files/audio/I2S.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/audio/I2S.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632909380153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632909380153 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "back_ground_draw.sv(53) " "Verilog HDL information at back_ground_draw.sv(53): always construct contains both blocking and non-blocking assignments" {  } { { "back_ground_draw.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/back_ground_draw.sv" 53 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1632909380154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "back_ground_draw.sv 1 1 " "Found 1 design units, including 1 entities, in source file back_ground_draw.sv" { { "Info" "ISGN_ENTITY_NAME" "1 back_ground_draw " "Found entity 1: back_ground_draw" {  } { { "back_ground_draw.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/back_ground_draw.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632909380154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632909380154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "objects_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file objects_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 objects_mux " "Found entity 1: objects_mux" {  } { { "objects_mux.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/objects_mux.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632909380156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632909380156 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "vga_controller.sv(64) " "Verilog HDL information at vga_controller.sv(64): always construct contains both blocking and non-blocking assignments" {  } { { "vga_controller.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/vga_controller.sv" 64 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1632909380157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_controller.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/vga_controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632909380158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632909380158 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "video_sync_generator.sv(72) " "Verilog HDL information at video_sync_generator.sv(72): always construct contains both blocking and non-blocking assignments" {  } { { "video_sync_generator.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/video_sync_generator.sv" 72 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1632909380159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_sync_generator.sv 1 1 " "Found 1 design units, including 1 entities, in source file video_sync_generator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 video_sync_generator " "Found entity 1: video_sync_generator" {  } { { "video_sync_generator.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/video_sync_generator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632909380159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632909380159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "vga_pll.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/vga_pll.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632909380161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632909380161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "square_object.sv 1 1 " "Found 1 design units, including 1 entities, in source file square_object.sv" { { "Info" "ISGN_ENTITY_NAME" "1 square_object " "Found entity 1: square_object" {  } { { "square_object.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/square_object.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632909380163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632909380163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "smileyface_movecollision.sv 1 1 " "Found 1 design units, including 1 entities, in source file smileyface_movecollision.sv" { { "Info" "ISGN_ENTITY_NAME" "1 smileyface_moveCollision " "Found entity 1: smileyface_moveCollision" {  } { { "smileyface_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/smileyface_moveCollision.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632909380164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632909380164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "smileybitmap.sv 1 1 " "Found 1 design units, including 1 entities, in source file smileybitmap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 smileyBitMap " "Found entity 1: smileyBitMap" {  } { { "smileyBitMap.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/smileyBitMap.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632909380168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632909380168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "smiley_block.sv 1 1 " "Found 1 design units, including 1 entities, in source file smiley_block.sv" { { "Info" "ISGN_ENTITY_NAME" "1 smiley_block " "Found entity 1: smiley_block" {  } { { "smiley_block.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/smiley_block.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632909380169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632909380169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rgb_to_bgr.sv 1 1 " "Found 1 design units, including 1 entities, in source file rgb_to_bgr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RGB_to_BGR " "Found entity 1: RGB_to_BGR" {  } { { "RGB_to_BGR.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/RGB_to_BGR.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632909380170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632909380170 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "game_controller.sv(70) " "Verilog HDL information at game_controller.sv(70): always construct contains both blocking and non-blocking assignments" {  } { { "game_controller.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/game_controller.sv" 70 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1632909380172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "game_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file game_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 game_controller " "Found entity 1: game_controller" {  } { { "game_controller.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/game_controller.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632909380172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632909380172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_golden_top.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_lite_golden_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Golden_Top " "Found entity 1: DE10_LITE_Golden_Top" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632909380174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632909380174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "player.sv 1 1 " "Found 1 design units, including 1 entities, in source file player.sv" { { "Info" "ISGN_ENTITY_NAME" "1 player " "Found entity 1: player" {  } { { "player.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/player.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632909380177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632909380177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "player_movecollision.sv 1 1 " "Found 1 design units, including 1 entities, in source file player_movecollision.sv" { { "Info" "ISGN_ENTITY_NAME" "1 player_moveCollision " "Found entity 1: player_moveCollision" {  } { { "player_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/player_moveCollision.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632909380178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632909380178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "playerbitmap.sv 1 1 " "Found 1 design units, including 1 entities, in source file playerbitmap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 playerBitMap " "Found entity 1: playerBitMap" {  } { { "playerBitMap.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/playerBitMap.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632909380180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632909380180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alien_matrix_block.sv 1 1 " "Found 1 design units, including 1 entities, in source file alien_matrix_block.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alien_matrix_block " "Found entity 1: alien_matrix_block" {  } { { "alien_matrix_block.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/alien_matrix_block.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632909380182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632909380182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alien_matrix_movecollision.sv 1 1 " "Found 1 design units, including 1 entities, in source file alien_matrix_movecollision.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alien_matrix_moveCollision " "Found entity 1: alien_matrix_moveCollision" {  } { { "alien_matrix_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/alien_matrix_moveCollision.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632909380184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632909380184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alien_matrixbitmap.sv 1 1 " "Found 1 design units, including 1 entities, in source file alien_matrixbitmap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alien_matrixBitMap " "Found entity 1: alien_matrixBitMap" {  } { { "alien_matrixBitMap.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/alien_matrixBitMap.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632909380188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632909380188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alienmiddle.sv 1 1 " "Found 1 design units, including 1 entities, in source file alienmiddle.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alienMiddle " "Found entity 1: alienMiddle" {  } { { "alienMiddle.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/alienMiddle.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632909380190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632909380190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/alien_shot_block.sv 1 1 " "Found 1 design units, including 1 entities, in source file output_files/alien_shot_block.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alien_shot_block " "Found entity 1: alien_shot_block" {  } { { "output_files/alien_shot_block.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/output_files/alien_shot_block.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632909380191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632909380191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/random.sv 1 1 " "Found 1 design units, including 1 entities, in source file output_files/random.sv" { { "Info" "ISGN_ENTITY_NAME" "1 random " "Found entity 1: random" {  } { { "output_files/random.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/output_files/random.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632909380194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632909380194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/alien_shot_movecollision.sv 1 1 " "Found 1 design units, including 1 entities, in source file output_files/alien_shot_movecollision.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alien_shot_moveCollision " "Found entity 1: alien_shot_moveCollision" {  } { { "output_files/alien_shot_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/output_files/alien_shot_moveCollision.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632909380195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632909380195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv_files/player/player_shots_block.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv_files/player/player_shots_block.sv" { { "Info" "ISGN_ENTITY_NAME" "1 player_shots_block " "Found entity 1: player_shots_block" {  } { { "sv_files/player/player_shots_block.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/player/player_shots_block.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632909380197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632909380197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv_files/player/player_shot_movecollision.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv_files/player/player_shot_movecollision.sv" { { "Info" "ISGN_ENTITY_NAME" "1 player_shot_moveCollision " "Found entity 1: player_shot_moveCollision" {  } { { "sv_files/player/player_shot_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/player/player_shot_moveCollision.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632909380199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632909380199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv_files/score/score_block.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv_files/score/score_block.sv" { { "Info" "ISGN_ENTITY_NAME" "1 score_block " "Found entity 1: score_block" {  } { { "sv_files/score/score_block.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/score/score_block.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632909380201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632909380201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/scorebitmap.sv 1 1 " "Found 1 design units, including 1 entities, in source file output_files/scorebitmap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 scoreBitMap " "Found entity 1: scoreBitMap" {  } { { "output_files/scoreBitMap.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/output_files/scoreBitMap.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632909380203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632909380203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "player_life_block.sv 1 1 " "Found 1 design units, including 1 entities, in source file player_life_block.sv" { { "Info" "ISGN_ENTITY_NAME" "1 player_life_block " "Found entity 1: player_life_block" {  } { { "player_life_block.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/player_life_block.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632909380205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632909380205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "playerlifebitmap.sv 1 1 " "Found 1 design units, including 1 entities, in source file playerlifebitmap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 playerLifeBitMap " "Found entity 1: playerLifeBitMap" {  } { { "playerLifeBitMap.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/playerLifeBitMap.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632909380207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632909380207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv_files/start_screen/start_screen.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv_files/start_screen/start_screen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 start_screen " "Found entity 1: start_screen" {  } { { "sv_files/start_screen/start_screen.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/start_screen/start_screen.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632909380209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632909380209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv_files/start_screen/keystartbitmap.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv_files/start_screen/keystartbitmap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 keyStartBitMap " "Found entity 1: keyStartBitMap" {  } { { "sv_files/start_screen/keyStartBitMap.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/start_screen/keyStartBitMap.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632909380211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632909380211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/spaceinvadersbitmap.sv 1 1 " "Found 1 design units, including 1 entities, in source file output_files/spaceinvadersbitmap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 spaceInvadersBitMap " "Found entity 1: spaceInvadersBitMap" {  } { { "output_files/spaceInvadersBitMap.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/output_files/spaceInvadersBitMap.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632909380227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632909380227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/keycreditbitmap.sv 1 1 " "Found 1 design units, including 1 entities, in source file output_files/keycreditbitmap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 keyCreditBitMap " "Found entity 1: keyCreditBitMap" {  } { { "output_files/keyCreditBitMap.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/output_files/keyCreditBitMap.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632909380229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632909380229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv_files/start_screen/start_screen_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv_files/start_screen/start_screen_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 start_screen_mux " "Found entity 1: start_screen_mux" {  } { { "sv_files/start_screen/start_screen_mux.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/start_screen/start_screen_mux.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632909380231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632909380231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv_files/life_credits/creditbitmap.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv_files/life_credits/creditbitmap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 creditBitMap " "Found entity 1: creditBitMap" {  } { { "sv_files/life_credits/creditBitMap.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/life_credits/creditBitMap.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632909380234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632909380234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv_files/start_screen/credit_block.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv_files/start_screen/credit_block.sv" { { "Info" "ISGN_ENTITY_NAME" "1 credit_block " "Found entity 1: credit_block" {  } { { "sv_files/start_screen/credit_block.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/start_screen/credit_block.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632909380235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632909380235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv_files/one_sec_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv_files/one_sec_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 one_sec_counter " "Found entity 1: one_sec_counter" {  } { { "sv_files/one_sec_counter.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/one_sec_counter.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632909380237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632909380237 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "credit_shmidth.sv(22) " "Verilog HDL information at credit_shmidth.sv(22): always construct contains both blocking and non-blocking assignments" {  } { { "credit_shmidth.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/credit_shmidth.sv" 22 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1632909380238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "credit_shmidth.sv 1 1 " "Found 1 design units, including 1 entities, in source file credit_shmidth.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shmidth " "Found entity 1: shmidth" {  } { { "credit_shmidth.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/credit_shmidth.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632909380238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632909380238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv_files/end_screen/end_screen.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv_files/end_screen/end_screen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 end_screen " "Found entity 1: end_screen" {  } { { "sv_files/end_screen/end_screen.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/end_screen/end_screen.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632909380240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632909380240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv_files/end_screen/gameoverbitmap.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv_files/end_screen/gameoverbitmap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 gameOverBitMap " "Found entity 1: gameOverBitMap" {  } { { "sv_files/end_screen/gameOverBitMap.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/end_screen/gameOverBitMap.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632909380269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632909380269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv_files/score/highscorebitmap.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv_files/score/highscorebitmap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 highScoreBitMap " "Found entity 1: highScoreBitMap" {  } { { "sv_files/score/highScoreBitMap.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/score/highScoreBitMap.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632909380271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632909380271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv_files/score/high_score.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv_files/score/high_score.sv" { { "Info" "ISGN_ENTITY_NAME" "1 high_score " "Found entity 1: high_score" {  } { { "sv_files/score/high_score.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/score/high_score.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632909380273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632909380273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv_files/titles/titles_block.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv_files/titles/titles_block.sv" { { "Info" "ISGN_ENTITY_NAME" "1 titles_block " "Found entity 1: titles_block" {  } { { "sv_files/titles/titles_block.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/titles/titles_block.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632909380275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632909380275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv_files/titles/highscoretitlebitmap.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv_files/titles/highscoretitlebitmap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 highScoreTitleBitMap " "Found entity 1: highScoreTitleBitMap" {  } { { "sv_files/titles/highScoreTitleBitMap.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/titles/highScoreTitleBitMap.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632909380276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632909380276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv_files/score/scoretitlebitmap.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv_files/score/scoretitlebitmap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 scoreTitleBitMap " "Found entity 1: scoreTitleBitMap" {  } { { "sv_files/score/scoreTitleBitMap.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/score/scoreTitleBitMap.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632909380278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632909380278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv_files/titles/creditstitlebitmap.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv_files/titles/creditstitlebitmap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 creditsTitleBitMap " "Found entity 1: creditsTitleBitMap" {  } { { "sv_files/titles/creditsTitleBitMap.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/titles/creditsTitleBitMap.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632909380280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632909380280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv_files/titles/livestitlebitmap.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv_files/titles/livestitlebitmap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 livesTitleBitMap " "Found entity 1: livesTitleBitMap" {  } { { "sv_files/titles/livesTitleBitMap.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/titles/livesTitleBitMap.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632909380282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632909380282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv_files/titles/titles_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv_files/titles/titles_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 titles_mux " "Found entity 1: titles_mux" {  } { { "sv_files/titles/titles_mux.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/titles/titles_mux.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632909380283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632909380283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv_files/bonus_ship/bonus_ship.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv_files/bonus_ship/bonus_ship.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bonus_ship " "Found entity 1: bonus_ship" {  } { { "sv_files/bonus_ship/bonus_ship.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/bonus_ship/bonus_ship.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632909380285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632909380285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv_files/bonus_ship/bonusship_movecollision.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv_files/bonus_ship/bonusship_movecollision.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bonusShip_moveCollision " "Found entity 1: bonusShip_moveCollision" {  } { { "sv_files/bonus_ship/bonusShip_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/bonus_ship/bonusShip_moveCollision.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632909380287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632909380287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/bonusshipbitmap.sv 1 1 " "Found 1 design units, including 1 entities, in source file output_files/bonusshipbitmap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bonusShipBitMap " "Found entity 1: bonusShipBitMap" {  } { { "output_files/bonusShipBitMap.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/output_files/bonusShipBitMap.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632909380289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632909380289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv_files/audio/clock_divide_n.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv_files/audio/clock_divide_n.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divide_N " "Found entity 1: clock_divide_N" {  } { { "sv_files/audio/clock_divide_N.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/audio/clock_divide_N.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632909380290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632909380290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv_files/audio/audio.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv_files/audio/audio.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audio " "Found entity 1: audio" {  } { { "sv_files/audio/audio.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/audio/audio.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632909380292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632909380292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv_files/audio/shot_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv_files/audio/shot_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shot_ROM " "Found entity 1: shot_ROM" {  } { { "sv_files/audio/shot_ROM.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/audio/shot_ROM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632909380296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632909380296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv_files/audio/player_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv_files/audio/player_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 player_ROM " "Found entity 1: player_ROM" {  } { { "sv_files/audio/player_ROM.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/audio/player_ROM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632909380303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632909380303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv_files/audio/invader_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv_files/audio/invader_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 invader_ROM " "Found entity 1: invader_ROM" {  } { { "sv_files/audio/invader_ROM.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/audio/invader_ROM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632909380307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632909380307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv_files/audio/ufo_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv_files/audio/ufo_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ufo_ROM " "Found entity 1: ufo_ROM" {  } { { "sv_files/audio/ufo_ROM.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/audio/ufo_ROM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632909380309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632909380309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv_files/audio/soundtrack_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv_files/audio/soundtrack_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soundtrack_ROM " "Found entity 1: soundtrack_ROM" {  } { { "sv_files/audio/soundtrack_ROM.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/audio/soundtrack_ROM.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632909380311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632909380311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv_files/seg_display.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv_files/seg_display.sv" { { "Info" "ISGN_ENTITY_NAME" "1 seg_display " "Found entity 1: seg_display" {  } { { "sv_files/seg_display.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/seg_display.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632909380312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632909380312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv_files/audio/rom_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv_files/audio/rom_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ROM_mux " "Found entity 1: ROM_mux" {  } { { "sv_files/audio/ROM_mux.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/audio/ROM_mux.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632909380314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632909380314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv_files/audio/volumetitlebitmap.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv_files/audio/volumetitlebitmap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 volumeTitleBitMap " "Found entity 1: volumeTitleBitMap" {  } { { "sv_files/audio/volumeTitleBitMap.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/audio/volumeTitleBitMap.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632909380316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632909380316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sound_files/volumeonbitmap.sv 1 1 " "Found 1 design units, including 1 entities, in source file sound_files/volumeonbitmap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 volumeOnBitMap " "Found entity 1: volumeOnBitMap" {  } { { "sound_files/volumeOnBitMap.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sound_files/volumeOnBitMap.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632909380318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632909380318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv_files/audio/volumeoffbitmap.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv_files/audio/volumeoffbitmap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 volumeOffBitMap " "Found entity 1: volumeOffBitMap" {  } { { "sv_files/audio/volumeOffBitMap.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/audio/volumeOffBitMap.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632909380319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632909380319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv_files/audio/volume_display.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv_files/audio/volume_display.sv" { { "Info" "ISGN_ENTITY_NAME" "1 volume_display " "Found entity 1: volume_display" {  } { { "sv_files/audio/volume_display.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/audio/volume_display.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632909380321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632909380321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv_files/audio/volumeonoffbitmap.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv_files/audio/volumeonoffbitmap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 volumeOnOffBitMap " "Found entity 1: volumeOnOffBitMap" {  } { { "sv_files/audio/volumeOnOffBitMap.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/audio/volumeOnOffBitMap.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632909380323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632909380323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "namesbitmap.sv 1 1 " "Found 1 design units, including 1 entities, in source file namesbitmap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 namesBitMap " "Found entity 1: namesBitMap" {  } { { "namesBitMap.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/namesBitMap.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632909380324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632909380324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/my_rom/my_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/my_rom/my_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_ROM " "Found entity 1: my_ROM" {  } { { "db/ip/my_rom/my_rom.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/db/ip/my_rom/my_rom.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632909380326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632909380326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/my_rom/submodules/altera_onchip_flash.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/my_rom/submodules/altera_onchip_flash.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_onchip_flash " "Found entity 1: altera_onchip_flash" {  } { { "db/ip/my_rom/submodules/altera_onchip_flash.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/db/ip/my_rom/submodules/altera_onchip_flash.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632909380327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632909380327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/my_rom/submodules/altera_onchip_flash_avmm_data_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/my_rom/submodules/altera_onchip_flash_avmm_data_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_onchip_flash_avmm_data_controller " "Found entity 1: altera_onchip_flash_avmm_data_controller" {  } { { "db/ip/my_rom/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/db/ip/my_rom/submodules/altera_onchip_flash_avmm_data_controller.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632909380330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632909380330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/my_rom/submodules/altera_onchip_flash_util.v 7 7 " "Found 7 design units, including 7 entities, in source file db/ip/my_rom/submodules/altera_onchip_flash_util.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_onchip_flash_address_range_check " "Found entity 1: altera_onchip_flash_address_range_check" {  } { { "db/ip/my_rom/submodules/altera_onchip_flash_util.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/db/ip/my_rom/submodules/altera_onchip_flash_util.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632909380333 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_onchip_flash_address_write_protection_check " "Found entity 2: altera_onchip_flash_address_write_protection_check" {  } { { "db/ip/my_rom/submodules/altera_onchip_flash_util.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/db/ip/my_rom/submodules/altera_onchip_flash_util.v" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632909380333 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_onchip_flash_s_address_write_protection_check " "Found entity 3: altera_onchip_flash_s_address_write_protection_check" {  } { { "db/ip/my_rom/submodules/altera_onchip_flash_util.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/db/ip/my_rom/submodules/altera_onchip_flash_util.v" 109 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632909380333 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_onchip_flash_a_address_write_protection_check " "Found entity 4: altera_onchip_flash_a_address_write_protection_check" {  } { { "db/ip/my_rom/submodules/altera_onchip_flash_util.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/db/ip/my_rom/submodules/altera_onchip_flash_util.v" 147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632909380333 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_onchip_flash_convert_address " "Found entity 5: altera_onchip_flash_convert_address" {  } { { "db/ip/my_rom/submodules/altera_onchip_flash_util.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/db/ip/my_rom/submodules/altera_onchip_flash_util.v" 197 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632909380333 ""} { "Info" "ISGN_ENTITY_NAME" "6 altera_onchip_flash_convert_sector " "Found entity 6: altera_onchip_flash_convert_sector" {  } { { "db/ip/my_rom/submodules/altera_onchip_flash_util.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/db/ip/my_rom/submodules/altera_onchip_flash_util.v" 217 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632909380333 ""} { "Info" "ISGN_ENTITY_NAME" "7 altera_onchip_flash_counter " "Found entity 7: altera_onchip_flash_counter" {  } { { "db/ip/my_rom/submodules/altera_onchip_flash_util.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/db/ip/my_rom/submodules/altera_onchip_flash_util.v" 242 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632909380333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632909380333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/my_rom/submodules/rtl/altera_onchip_flash_block.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/my_rom/submodules/rtl/altera_onchip_flash_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_onchip_flash_block " "Found entity 1: altera_onchip_flash_block" {  } { { "db/ip/my_rom/submodules/rtl/altera_onchip_flash_block.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/db/ip/my_rom/submodules/rtl/altera_onchip_flash_block.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632909380384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632909380384 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE10_LITE_Golden_Top " "Elaborating entity \"DE10_LITE_Golden_Top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1632909380689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll vga_pll:u1 " "Elaborating entity \"vga_pll\" for hierarchy \"vga_pll:u1\"" {  } { { "DE10_LITE_Golden_Top.v" "u1" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632909380764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll vga_pll:u1\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"vga_pll:u1\|altpll:altpll_component\"" {  } { { "vga_pll.sv" "altpll_component" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/vga_pll.sv" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632909380891 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_pll:u1\|altpll:altpll_component " "Elaborated megafunction instantiation \"vga_pll:u1\|altpll:altpll_component\"" {  } { { "vga_pll.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/vga_pll.sv" 104 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632909380903 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_pll:u1\|altpll:altpll_component " "Instantiated megafunction \"vga_pll:u1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632909380905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632909380905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632909380905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632909380905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632909380905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632909380905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632909380905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632909380905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=vga_pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=vga_pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632909380905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632909380905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632909380905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632909380905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632909380905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632909380905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632909380905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632909380905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632909380905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632909380905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632909380905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632909380905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632909380905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632909380905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632909380905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632909380905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632909380905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632909380905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632909380905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632909380905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632909380905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632909380905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632909380905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632909380905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632909380905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632909380905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632909380905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632909380905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632909380905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632909380905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632909380905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632909380905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632909380905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632909380905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632909380905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632909380905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632909380905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632909380905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632909380905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632909380905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632909380905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632909380905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632909380905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632909380905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632909380905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632909380905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632909380905 ""}  } { { "vga_pll.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/vga_pll.sv" 104 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1632909380905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/vga_pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/vga_pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll_altpll " "Found entity 1: vga_pll_altpll" {  } { { "db/vga_pll_altpll.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/db/vga_pll_altpll.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632909380947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632909380947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll_altpll vga_pll:u1\|altpll:altpll_component\|vga_pll_altpll:auto_generated " "Elaborating entity \"vga_pll_altpll\" for hierarchy \"vga_pll:u1\|altpll:altpll_component\|vga_pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632909380947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio audio:audio_inst " "Elaborating entity \"audio\" for hierarchy \"audio:audio_inst\"" {  } { { "DE10_LITE_Golden_Top.v" "audio_inst" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632909380975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2S audio:audio_inst\|I2S:I2S_inst " "Elaborating entity \"I2S\" for hierarchy \"audio:audio_inst\|I2S:I2S_inst\"" {  } { { "sv_files/audio/audio.sv" "I2S_inst" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/audio/audio.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632909380984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divide_N audio:audio_inst\|I2S:I2S_inst\|clock_divide_N:clock_divide_19 " "Elaborating entity \"clock_divide_N\" for hierarchy \"audio:audio_inst\|I2S:I2S_inst\|clock_divide_N:clock_divide_19\"" {  } { { "sv_files/audio/I2S.sv" "clock_divide_19" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/audio/I2S.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632909381001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2S_Transmitter audio:audio_inst\|I2S:I2S_inst\|I2S_Transmitter:I2S_Transmitter_inst " "Elaborating entity \"I2S_Transmitter\" for hierarchy \"audio:audio_inst\|I2S:I2S_inst\|I2S_Transmitter:I2S_Transmitter_inst\"" {  } { { "sv_files/audio/I2S.sv" "I2S_Transmitter_inst" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/audio/I2S.sv" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632909381009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "semi_ROM audio:audio_inst\|I2S:I2S_inst\|semi_ROM:semi_ROM_inst " "Elaborating entity \"semi_ROM\" for hierarchy \"audio:audio_inst\|I2S:I2S_inst\|semi_ROM:semi_ROM_inst\"" {  } { { "sv_files/audio/I2S.sv" "semi_ROM_inst" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/audio/I2S.sv" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632909381022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "player_ROM audio:audio_inst\|I2S:I2S_inst\|semi_ROM:semi_ROM_inst\|player_ROM:player_ROM_inst " "Elaborating entity \"player_ROM\" for hierarchy \"audio:audio_inst\|I2S:I2S_inst\|semi_ROM:semi_ROM_inst\|player_ROM:player_ROM_inst\"" {  } { { "sv_files/audio/semi_ROM.sv" "player_ROM_inst" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/audio/semi_ROM.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632909381046 ""}
{ "Warning" "WVRFX_VERI_LONG_VEC_WARNING" "16 player_ROM.sv(13) " "Verilog HDL Declaration warning at player_ROM.sv(13): vector has more than 2**16 bits" {  } { { "sv_files/audio/player_ROM.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/audio/player_ROM.sv" 13 0 0 } }  } 0 10202 "Verilog HDL Declaration warning at %2!s!: vector has more than 2**%1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1632909381048 "|DE10_LITE_Golden_Top|audio:audio_inst|I2S:I2S_inst|semi_ROM:semi_ROM_inst|player_ROM:player_ROM_inst"}
{ "Warning" "WVRFX_VERI_LONG_VEC_WARNING" "16 player_ROM.sv(14) " "Verilog HDL Declaration warning at player_ROM.sv(14): vector has more than 2**16 bits" {  } { { "sv_files/audio/player_ROM.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/audio/player_ROM.sv" 14 0 0 } }  } 0 10202 "Verilog HDL Declaration warning at %2!s!: vector has more than 2**%1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1632909381117 "|DE10_LITE_Golden_Top|audio:audio_inst|I2S:I2S_inst|semi_ROM:semi_ROM_inst|player_ROM:player_ROM_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shot_ROM audio:audio_inst\|I2S:I2S_inst\|semi_ROM:semi_ROM_inst\|shot_ROM:shot_ROM_inst " "Elaborating entity \"shot_ROM\" for hierarchy \"audio:audio_inst\|I2S:I2S_inst\|semi_ROM:semi_ROM_inst\|shot_ROM:shot_ROM_inst\"" {  } { { "sv_files/audio/semi_ROM.sv" "shot_ROM_inst" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/audio/semi_ROM.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632909412644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "invader_ROM audio:audio_inst\|I2S:I2S_inst\|semi_ROM:semi_ROM_inst\|invader_ROM:invader_ROM_inst " "Elaborating entity \"invader_ROM\" for hierarchy \"audio:audio_inst\|I2S:I2S_inst\|semi_ROM:semi_ROM_inst\|invader_ROM:invader_ROM_inst\"" {  } { { "sv_files/audio/semi_ROM.sv" "invader_ROM_inst" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/audio/semi_ROM.sv" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632909419395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM_mux audio:audio_inst\|I2S:I2S_inst\|semi_ROM:semi_ROM_inst\|ROM_mux:aud_mux_inst " "Elaborating entity \"ROM_mux\" for hierarchy \"audio:audio_inst\|I2S:I2S_inst\|semi_ROM:semi_ROM_inst\|ROM_mux:aud_mux_inst\"" {  } { { "sv_files/audio/semi_ROM.sv" "aud_mux_inst" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/audio/semi_ROM.sv" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632909424958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_ROM audio:audio_inst\|I2S:I2S_inst\|semi_ROM:semi_ROM_inst\|ROM_mux:aud_mux_inst\|my_ROM:u0 " "Elaborating entity \"my_ROM\" for hierarchy \"audio:audio_inst\|I2S:I2S_inst\|semi_ROM:semi_ROM_inst\|ROM_mux:aud_mux_inst\|my_ROM:u0\"" {  } { { "sv_files/audio/ROM_mux.sv" "u0" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/audio/ROM_mux.sv" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632909424972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_onchip_flash audio:audio_inst\|I2S:I2S_inst\|semi_ROM:semi_ROM_inst\|ROM_mux:aud_mux_inst\|my_ROM:u0\|altera_onchip_flash:onchip_flash_0 " "Elaborating entity \"altera_onchip_flash\" for hierarchy \"audio:audio_inst\|I2S:I2S_inst\|semi_ROM:semi_ROM_inst\|ROM_mux:aud_mux_inst\|my_ROM:u0\|altera_onchip_flash:onchip_flash_0\"" {  } { { "db/ip/my_rom/my_rom.v" "onchip_flash_0" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/db/ip/my_rom/my_rom.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632909424982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_onchip_flash_avmm_data_controller audio:audio_inst\|I2S:I2S_inst\|semi_ROM:semi_ROM_inst\|ROM_mux:aud_mux_inst\|my_ROM:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller " "Elaborating entity \"altera_onchip_flash_avmm_data_controller\" for hierarchy \"audio:audio_inst\|I2S:I2S_inst\|semi_ROM:semi_ROM_inst\|ROM_mux:aud_mux_inst\|my_ROM:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\"" {  } { { "db/ip/my_rom/submodules/altera_onchip_flash.v" "avmm_data_controller" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/db/ip/my_rom/submodules/altera_onchip_flash.v" 279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632909424995 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flash_sector_addr altera_onchip_flash_avmm_data_controller.v(197) " "Verilog HDL or VHDL warning at altera_onchip_flash_avmm_data_controller.v(197): object \"flash_sector_addr\" assigned a value but never read" {  } { { "db/ip/my_rom/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/db/ip/my_rom/submodules/altera_onchip_flash_avmm_data_controller.v" 197 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1632909424996 "|DE10_LITE_Golden_Top|audio:audio_inst|I2S:I2S_inst|semi_ROM:semi_ROM_inst|ROM_mux:aud_mux_inst|my_ROM:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flash_drdin_neg_reg altera_onchip_flash_avmm_data_controller.v(213) " "Verilog HDL or VHDL warning at altera_onchip_flash_avmm_data_controller.v(213): object \"flash_drdin_neg_reg\" assigned a value but never read" {  } { { "db/ip/my_rom/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/db/ip/my_rom/submodules/altera_onchip_flash_avmm_data_controller.v" 213 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1632909424997 "|DE10_LITE_Golden_Top|audio:audio_inst|I2S:I2S_inst|semi_ROM:semi_ROM_inst|ROM_mux:aud_mux_inst|my_ROM:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "write_count altera_onchip_flash_avmm_data_controller.v(214) " "Verilog HDL or VHDL warning at altera_onchip_flash_avmm_data_controller.v(214): object \"write_count\" assigned a value but never read" {  } { { "db/ip/my_rom/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/db/ip/my_rom/submodules/altera_onchip_flash_avmm_data_controller.v" 214 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1632909424997 "|DE10_LITE_Golden_Top|audio:audio_inst|I2S:I2S_inst|semi_ROM:semi_ROM_inst|ROM_mux:aud_mux_inst|my_ROM:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "erase_count altera_onchip_flash_avmm_data_controller.v(215) " "Verilog HDL or VHDL warning at altera_onchip_flash_avmm_data_controller.v(215): object \"erase_count\" assigned a value but never read" {  } { { "db/ip/my_rom/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/db/ip/my_rom/submodules/altera_onchip_flash_avmm_data_controller.v" 215 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1632909424997 "|DE10_LITE_Golden_Top|audio:audio_inst|I2S:I2S_inst|semi_ROM:semi_ROM_inst|ROM_mux:aud_mux_inst|my_ROM:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "read_count altera_onchip_flash_avmm_data_controller.v(216) " "Verilog HDL or VHDL warning at altera_onchip_flash_avmm_data_controller.v(216): object \"read_count\" assigned a value but never read" {  } { { "db/ip/my_rom/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/db/ip/my_rom/submodules/altera_onchip_flash_avmm_data_controller.v" 216 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1632909424997 "|DE10_LITE_Golden_Top|audio:audio_inst|I2S:I2S_inst|semi_ROM:semi_ROM_inst|ROM_mux:aud_mux_inst|my_ROM:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "write_timeout altera_onchip_flash_avmm_data_controller.v(219) " "Verilog HDL or VHDL warning at altera_onchip_flash_avmm_data_controller.v(219): object \"write_timeout\" assigned a value but never read" {  } { { "db/ip/my_rom/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/db/ip/my_rom/submodules/altera_onchip_flash_avmm_data_controller.v" 219 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1632909424997 "|DE10_LITE_Golden_Top|audio:audio_inst|I2S:I2S_inst|semi_ROM:semi_ROM_inst|ROM_mux:aud_mux_inst|my_ROM:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "write_wait_neg altera_onchip_flash_avmm_data_controller.v(221) " "Verilog HDL or VHDL warning at altera_onchip_flash_avmm_data_controller.v(221): object \"write_wait_neg\" assigned a value but never read" {  } { { "db/ip/my_rom/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/db/ip/my_rom/submodules/altera_onchip_flash_avmm_data_controller.v" 221 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1632909424997 "|DE10_LITE_Golden_Top|audio:audio_inst|I2S:I2S_inst|semi_ROM:semi_ROM_inst|ROM_mux:aud_mux_inst|my_ROM:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "erase_timeout altera_onchip_flash_avmm_data_controller.v(222) " "Verilog HDL or VHDL warning at altera_onchip_flash_avmm_data_controller.v(222): object \"erase_timeout\" assigned a value but never read" {  } { { "db/ip/my_rom/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/db/ip/my_rom/submodules/altera_onchip_flash_avmm_data_controller.v" 222 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1632909424997 "|DE10_LITE_Golden_Top|audio:audio_inst|I2S:I2S_inst|semi_ROM:semi_ROM_inst|ROM_mux:aud_mux_inst|my_ROM:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flash_se_pass_reg altera_onchip_flash_avmm_data_controller.v(228) " "Verilog HDL or VHDL warning at altera_onchip_flash_avmm_data_controller.v(228): object \"flash_se_pass_reg\" assigned a value but never read" {  } { { "db/ip/my_rom/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/db/ip/my_rom/submodules/altera_onchip_flash_avmm_data_controller.v" 228 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1632909424997 "|DE10_LITE_Golden_Top|audio:audio_inst|I2S:I2S_inst|semi_ROM:semi_ROM_inst|ROM_mux:aud_mux_inst|my_ROM:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flash_sp_pass_reg altera_onchip_flash_avmm_data_controller.v(229) " "Verilog HDL or VHDL warning at altera_onchip_flash_avmm_data_controller.v(229): object \"flash_sp_pass_reg\" assigned a value but never read" {  } { { "db/ip/my_rom/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/db/ip/my_rom/submodules/altera_onchip_flash_avmm_data_controller.v" 229 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1632909424997 "|DE10_LITE_Golden_Top|audio:audio_inst|I2S:I2S_inst|semi_ROM:semi_ROM_inst|ROM_mux:aud_mux_inst|my_ROM:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flash_busy_reg altera_onchip_flash_avmm_data_controller.v(230) " "Verilog HDL or VHDL warning at altera_onchip_flash_avmm_data_controller.v(230): object \"flash_busy_reg\" assigned a value but never read" {  } { { "db/ip/my_rom/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/db/ip/my_rom/submodules/altera_onchip_flash_avmm_data_controller.v" 230 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1632909424997 "|DE10_LITE_Golden_Top|audio:audio_inst|I2S:I2S_inst|semi_ROM:semi_ROM_inst|ROM_mux:aud_mux_inst|my_ROM:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flash_busy_clear_reg altera_onchip_flash_avmm_data_controller.v(231) " "Verilog HDL or VHDL warning at altera_onchip_flash_avmm_data_controller.v(231): object \"flash_busy_clear_reg\" assigned a value but never read" {  } { { "db/ip/my_rom/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/db/ip/my_rom/submodules/altera_onchip_flash_avmm_data_controller.v" 231 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1632909424997 "|DE10_LITE_Golden_Top|audio:audio_inst|I2S:I2S_inst|semi_ROM:semi_ROM_inst|ROM_mux:aud_mux_inst|my_ROM:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "erase_busy_scan altera_onchip_flash_avmm_data_controller.v(232) " "Verilog HDL or VHDL warning at altera_onchip_flash_avmm_data_controller.v(232): object \"erase_busy_scan\" assigned a value but never read" {  } { { "db/ip/my_rom/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/db/ip/my_rom/submodules/altera_onchip_flash_avmm_data_controller.v" 232 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1632909424997 "|DE10_LITE_Golden_Top|audio:audio_inst|I2S:I2S_inst|semi_ROM:semi_ROM_inst|ROM_mux:aud_mux_inst|my_ROM:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "write_busy_scan altera_onchip_flash_avmm_data_controller.v(233) " "Verilog HDL or VHDL warning at altera_onchip_flash_avmm_data_controller.v(233): object \"write_busy_scan\" assigned a value but never read" {  } { { "db/ip/my_rom/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/db/ip/my_rom/submodules/altera_onchip_flash_avmm_data_controller.v" 233 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1632909424997 "|DE10_LITE_Golden_Top|audio:audio_inst|I2S:I2S_inst|semi_ROM:semi_ROM_inst|ROM_mux:aud_mux_inst|my_ROM:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "is_sector1_writable_reg altera_onchip_flash_avmm_data_controller.v(234) " "Verilog HDL or VHDL warning at altera_onchip_flash_avmm_data_controller.v(234): object \"is_sector1_writable_reg\" assigned a value but never read" {  } { { "db/ip/my_rom/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/db/ip/my_rom/submodules/altera_onchip_flash_avmm_data_controller.v" 234 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1632909424997 "|DE10_LITE_Golden_Top|audio:audio_inst|I2S:I2S_inst|semi_ROM:semi_ROM_inst|ROM_mux:aud_mux_inst|my_ROM:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "is_sector2_writable_reg altera_onchip_flash_avmm_data_controller.v(235) " "Verilog HDL or VHDL warning at altera_onchip_flash_avmm_data_controller.v(235): object \"is_sector2_writable_reg\" assigned a value but never read" {  } { { "db/ip/my_rom/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/db/ip/my_rom/submodules/altera_onchip_flash_avmm_data_controller.v" 235 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1632909424997 "|DE10_LITE_Golden_Top|audio:audio_inst|I2S:I2S_inst|semi_ROM:semi_ROM_inst|ROM_mux:aud_mux_inst|my_ROM:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "is_sector3_writable_reg altera_onchip_flash_avmm_data_controller.v(236) " "Verilog HDL or VHDL warning at altera_onchip_flash_avmm_data_controller.v(236): object \"is_sector3_writable_reg\" assigned a value but never read" {  } { { "db/ip/my_rom/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/db/ip/my_rom/submodules/altera_onchip_flash_avmm_data_controller.v" 236 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1632909424997 "|DE10_LITE_Golden_Top|audio:audio_inst|I2S:I2S_inst|semi_ROM:semi_ROM_inst|ROM_mux:aud_mux_inst|my_ROM:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "is_sector4_writable_reg altera_onchip_flash_avmm_data_controller.v(237) " "Verilog HDL or VHDL warning at altera_onchip_flash_avmm_data_controller.v(237): object \"is_sector4_writable_reg\" assigned a value but never read" {  } { { "db/ip/my_rom/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/db/ip/my_rom/submodules/altera_onchip_flash_avmm_data_controller.v" 237 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1632909424997 "|DE10_LITE_Golden_Top|audio:audio_inst|I2S:I2S_inst|semi_ROM:semi_ROM_inst|ROM_mux:aud_mux_inst|my_ROM:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "is_sector5_writable_reg altera_onchip_flash_avmm_data_controller.v(238) " "Verilog HDL or VHDL warning at altera_onchip_flash_avmm_data_controller.v(238): object \"is_sector5_writable_reg\" assigned a value but never read" {  } { { "db/ip/my_rom/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/db/ip/my_rom/submodules/altera_onchip_flash_avmm_data_controller.v" 238 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1632909424998 "|DE10_LITE_Golden_Top|audio:audio_inst|I2S:I2S_inst|semi_ROM:semi_ROM_inst|ROM_mux:aud_mux_inst|my_ROM:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cur_e_addr altera_onchip_flash_avmm_data_controller.v(245) " "Verilog HDL or VHDL warning at altera_onchip_flash_avmm_data_controller.v(245): object \"cur_e_addr\" assigned a value but never read" {  } { { "db/ip/my_rom/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/db/ip/my_rom/submodules/altera_onchip_flash_avmm_data_controller.v" 245 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1632909424998 "|DE10_LITE_Golden_Top|audio:audio_inst|I2S:I2S_inst|semi_ROM:semi_ROM_inst|ROM_mux:aud_mux_inst|my_ROM:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "valid_csr_sector_erase_addr altera_onchip_flash_avmm_data_controller.v(259) " "Verilog HDL or VHDL warning at altera_onchip_flash_avmm_data_controller.v(259): object \"valid_csr_sector_erase_addr\" assigned a value but never read" {  } { { "db/ip/my_rom/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/db/ip/my_rom/submodules/altera_onchip_flash_avmm_data_controller.v" 259 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1632909424998 "|DE10_LITE_Golden_Top|audio:audio_inst|I2S:I2S_inst|semi_ROM:semi_ROM_inst|ROM_mux:aud_mux_inst|my_ROM:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_onchip_flash_address_range_check audio:audio_inst\|I2S:I2S_inst\|semi_ROM:semi_ROM_inst\|ROM_mux:aud_mux_inst\|my_ROM:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_onchip_flash_address_range_check:address_range_checker " "Elaborating entity \"altera_onchip_flash_address_range_check\" for hierarchy \"audio:audio_inst\|I2S:I2S_inst\|semi_ROM:semi_ROM_inst\|ROM_mux:aud_mux_inst\|my_ROM:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_onchip_flash_address_range_check:address_range_checker\"" {  } { { "db/ip/my_rom/submodules/altera_onchip_flash_avmm_data_controller.v" "address_range_checker" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/db/ip/my_rom/submodules/altera_onchip_flash_avmm_data_controller.v" 1171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632909425047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_onchip_flash_convert_address audio:audio_inst\|I2S:I2S_inst\|semi_ROM:semi_ROM_inst\|ROM_mux:aud_mux_inst\|my_ROM:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_onchip_flash_convert_address:address_convertor " "Elaborating entity \"altera_onchip_flash_convert_address\" for hierarchy \"audio:audio_inst\|I2S:I2S_inst\|semi_ROM:semi_ROM_inst\|ROM_mux:aud_mux_inst\|my_ROM:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_onchip_flash_convert_address:address_convertor\"" {  } { { "db/ip/my_rom/submodules/altera_onchip_flash_avmm_data_controller.v" "address_convertor" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/db/ip/my_rom/submodules/altera_onchip_flash_avmm_data_controller.v" 1180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632909425055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_onchip_flash_block audio:audio_inst\|I2S:I2S_inst\|semi_ROM:semi_ROM_inst\|ROM_mux:aud_mux_inst\|my_ROM:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_block:altera_onchip_flash_block " "Elaborating entity \"altera_onchip_flash_block\" for hierarchy \"audio:audio_inst\|I2S:I2S_inst\|semi_ROM:semi_ROM_inst\|ROM_mux:aud_mux_inst\|my_ROM:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_block:altera_onchip_flash_block\"" {  } { { "db/ip/my_rom/submodules/altera_onchip_flash.v" "altera_onchip_flash_block" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/db/ip/my_rom/submodules/altera_onchip_flash.v" 323 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632909425086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_controller:vga_ins " "Elaborating entity \"vga_controller\" for hierarchy \"vga_controller:vga_ins\"" {  } { { "DE10_LITE_Golden_Top.v" "vga_ins" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632909425406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "video_sync_generator vga_controller:vga_ins\|video_sync_generator:LTM_ins " "Elaborating entity \"video_sync_generator\" for hierarchy \"vga_controller:vga_ins\|video_sync_generator:LTM_ins\"" {  } { { "vga_controller.sv" "LTM_ins" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/vga_controller.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632909425417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RGB_to_BGR RGB_to_BGR:cnvt_rgb " "Elaborating entity \"RGB_to_BGR\" for hierarchy \"RGB_to_BGR:cnvt_rgb\"" {  } { { "DE10_LITE_Golden_Top.v" "cnvt_rgb" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632909425430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "objects_mux objects_mux:mux_inst " "Elaborating entity \"objects_mux\" for hierarchy \"objects_mux:mux_inst\"" {  } { { "DE10_LITE_Golden_Top.v" "mux_inst" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 347 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632909425437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "game_controller game_controller:game_cnt_inst " "Elaborating entity \"game_controller\" for hierarchy \"game_controller:game_cnt_inst\"" {  } { { "DE10_LITE_Golden_Top.v" "game_cnt_inst" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 381 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632909425446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "one_sec_counter game_controller:game_cnt_inst\|one_sec_counter:one_sec_counter " "Elaborating entity \"one_sec_counter\" for hierarchy \"game_controller:game_cnt_inst\|one_sec_counter:one_sec_counter\"" {  } { { "game_controller.sv" "one_sec_counter" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/game_controller.sv" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632909425457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alien_matrix_block alien_matrix_block:alien_block_inst " "Elaborating entity \"alien_matrix_block\" for hierarchy \"alien_matrix_block:alien_block_inst\"" {  } { { "DE10_LITE_Golden_Top.v" "alien_block_inst" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 401 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632909425466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alien_matrix_moveCollision alien_matrix_block:alien_block_inst\|alien_matrix_moveCollision:alien_mov_inst " "Elaborating entity \"alien_matrix_moveCollision\" for hierarchy \"alien_matrix_block:alien_block_inst\|alien_matrix_moveCollision:alien_mov_inst\"" {  } { { "alien_matrix_block.sv" "alien_mov_inst" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/alien_matrix_block.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632909425478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "square_object alien_matrix_block:alien_block_inst\|square_object:alien_sq " "Elaborating entity \"square_object\" for hierarchy \"alien_matrix_block:alien_block_inst\|square_object:alien_sq\"" {  } { { "alien_matrix_block.sv" "alien_sq" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/alien_matrix_block.sv" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632909425501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alien_matrixBitMap alien_matrix_block:alien_block_inst\|alien_matrixBitMap:alien_bit_inst " "Elaborating entity \"alien_matrixBitMap\" for hierarchy \"alien_matrix_block:alien_block_inst\|alien_matrixBitMap:alien_bit_inst\"" {  } { { "alien_matrix_block.sv" "alien_bit_inst" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/alien_matrix_block.sv" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632909425510 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "initial_game " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"initial_game\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1632909425598 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "MazeBiMapMask " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"MazeBiMapMask\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1632909425598 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1632909425598 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "hit_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"hit_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1632909425598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alienMiddle alien_matrix_block:alien_block_inst\|alienMiddle:alien_middle_inst " "Elaborating entity \"alienMiddle\" for hierarchy \"alien_matrix_block:alien_block_inst\|alienMiddle:alien_middle_inst\"" {  } { { "alien_matrix_block.sv" "alien_middle_inst" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/alien_matrix_block.sv" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632909425613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "player player:player_inst " "Elaborating entity \"player\" for hierarchy \"player:player_inst\"" {  } { { "DE10_LITE_Golden_Top.v" "player_inst" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 424 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632909425621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "player_moveCollision player:player_inst\|player_moveCollision:player_mov_inst " "Elaborating entity \"player_moveCollision\" for hierarchy \"player:player_inst\|player_moveCollision:player_mov_inst\"" {  } { { "player.sv" "player_mov_inst" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/player.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632909425630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "square_object player:player_inst\|square_object:player_sq " "Elaborating entity \"square_object\" for hierarchy \"player:player_inst\|square_object:player_sq\"" {  } { { "player.sv" "player_sq" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/player.sv" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632909425647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "playerBitMap player:player_inst\|playerBitMap:player_bit_inst " "Elaborating entity \"playerBitMap\" for hierarchy \"player:player_inst\|playerBitMap:player_bit_inst\"" {  } { { "player.sv" "player_bit_inst" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/player.sv" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632909425658 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1632909425702 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "hit_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"hit_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1632909425702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alien_shot_block alien_shot_block:alien_shot_inst " "Elaborating entity \"alien_shot_block\" for hierarchy \"alien_shot_block:alien_shot_inst\"" {  } { { "DE10_LITE_Golden_Top.v" "alien_shot_inst" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 440 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632909425712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random alien_shot_block:alien_shot_inst\|random:rnd_inst " "Elaborating entity \"random\" for hierarchy \"alien_shot_block:alien_shot_inst\|random:rnd_inst\"" {  } { { "output_files/alien_shot_block.sv" "rnd_inst" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/output_files/alien_shot_block.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632909425720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alien_shot_moveCollision alien_shot_block:alien_shot_inst\|alien_shot_moveCollision:alien_shot_mv_inst " "Elaborating entity \"alien_shot_moveCollision\" for hierarchy \"alien_shot_block:alien_shot_inst\|alien_shot_moveCollision:alien_shot_mv_inst\"" {  } { { "output_files/alien_shot_block.sv" "alien_shot_mv_inst" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/output_files/alien_shot_block.sv" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632909425782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "square_object alien_shot_block:alien_shot_inst\|square_object:alien_shot_sq " "Elaborating entity \"square_object\" for hierarchy \"alien_shot_block:alien_shot_inst\|square_object:alien_shot_sq\"" {  } { { "output_files/alien_shot_block.sv" "alien_shot_sq" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/output_files/alien_shot_block.sv" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632909425801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "player_shots_block player_shots_block:player_shot_inst " "Elaborating entity \"player_shots_block\" for hierarchy \"player_shots_block:player_shot_inst\"" {  } { { "DE10_LITE_Golden_Top.v" "player_shot_inst" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 459 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632909425811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "player_shot_moveCollision player_shots_block:player_shot_inst\|player_shot_moveCollision:player_shot_mv_inst " "Elaborating entity \"player_shot_moveCollision\" for hierarchy \"player_shots_block:player_shot_inst\|player_shot_moveCollision:player_shot_mv_inst\"" {  } { { "sv_files/player/player_shots_block.sv" "player_shot_mv_inst" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/player/player_shots_block.sv" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632909425843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "square_object player_shots_block:player_shot_inst\|square_object:player_shot_sq " "Elaborating entity \"square_object\" for hierarchy \"player_shots_block:player_shot_inst\|square_object:player_shot_sq\"" {  } { { "sv_files/player/player_shots_block.sv" "player_shot_sq" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/player/player_shots_block.sv" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632909425855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "score_block score_block:score_inst " "Elaborating entity \"score_block\" for hierarchy \"score_block:score_inst\"" {  } { { "DE10_LITE_Golden_Top.v" "score_inst" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 472 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632909425864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "square_object score_block:score_inst\|square_object:score_sq_inst " "Elaborating entity \"square_object\" for hierarchy \"score_block:score_inst\|square_object:score_sq_inst\"" {  } { { "sv_files/score/score_block.sv" "score_sq_inst" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/score/score_block.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632909425873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scoreBitMap score_block:score_inst\|scoreBitMap:score_map_inst " "Elaborating entity \"scoreBitMap\" for hierarchy \"score_block:score_inst\|scoreBitMap:score_map_inst\"" {  } { { "sv_files/score/score_block.sv" "score_map_inst" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/score/score_block.sv" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632909425882 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "number_bitmap " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"number_bitmap\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1632909425894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "player_life_block player_life_block:life_inst " "Elaborating entity \"player_life_block\" for hierarchy \"player_life_block:life_inst\"" {  } { { "DE10_LITE_Golden_Top.v" "life_inst" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 486 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632909425902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "square_object player_life_block:life_inst\|square_object:player_life_sq " "Elaborating entity \"square_object\" for hierarchy \"player_life_block:life_inst\|square_object:player_life_sq\"" {  } { { "player_life_block.sv" "player_life_sq" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/player_life_block.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632909425911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "playerLifeBitMap player_life_block:life_inst\|playerLifeBitMap:life_map_inst " "Elaborating entity \"playerLifeBitMap\" for hierarchy \"player_life_block:life_inst\|playerLifeBitMap:life_map_inst\"" {  } { { "player_life_block.sv" "life_map_inst" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/player_life_block.sv" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632909425920 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1632909425965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "start_screen start_screen:start_screen_inst " "Elaborating entity \"start_screen\" for hierarchy \"start_screen:start_screen_inst\"" {  } { { "DE10_LITE_Golden_Top.v" "start_screen_inst" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 499 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632909425975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "square_object start_screen:start_screen_inst\|square_object:keyStart_sq_inst " "Elaborating entity \"square_object\" for hierarchy \"start_screen:start_screen_inst\|square_object:keyStart_sq_inst\"" {  } { { "sv_files/start_screen/start_screen.sv" "keyStart_sq_inst" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/start_screen/start_screen.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632909426058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyStartBitMap start_screen:start_screen_inst\|keyStartBitMap:key_map_inst " "Elaborating entity \"keyStartBitMap\" for hierarchy \"start_screen:start_screen_inst\|keyStartBitMap:key_map_inst\"" {  } { { "sv_files/start_screen/start_screen.sv" "key_map_inst" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/start_screen/start_screen.sv" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632909426067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "square_object start_screen:start_screen_inst\|square_object:space_sq_inst " "Elaborating entity \"square_object\" for hierarchy \"start_screen:start_screen_inst\|square_object:space_sq_inst\"" {  } { { "sv_files/start_screen/start_screen.sv" "space_sq_inst" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/start_screen/start_screen.sv" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632909426106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spaceInvadersBitMap start_screen:start_screen_inst\|spaceInvadersBitMap:space_map_inst " "Elaborating entity \"spaceInvadersBitMap\" for hierarchy \"start_screen:start_screen_inst\|spaceInvadersBitMap:space_map_inst\"" {  } { { "sv_files/start_screen/start_screen.sv" "space_map_inst" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/start_screen/start_screen.sv" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632909426116 ""}
{ "Warning" "WVRFX_VERI_LONG_VEC_WARNING" "16 spaceInvadersBitMap.sv(24) " "Verilog HDL Declaration warning at spaceInvadersBitMap.sv(24): vector has more than 2**16 bits" {  } { { "output_files/spaceInvadersBitMap.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/output_files/spaceInvadersBitMap.sv" 24 0 0 } }  } 0 10202 "Verilog HDL Declaration warning at %2!s!: vector has more than 2**%1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1632909426123 "|DE10_LITE_Golden_Top|start_screen:start_screen_inst|spaceInvadersBitMap:space_map_inst"}
{ "Warning" "WVRFX_VERI_LONG_VEC_WARNING" "16 spaceInvadersBitMap.sv(25) " "Verilog HDL Declaration warning at spaceInvadersBitMap.sv(25): vector has more than 2**16 bits" {  } { { "output_files/spaceInvadersBitMap.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/output_files/spaceInvadersBitMap.sv" 25 0 0 } }  } 0 10202 "Verilog HDL Declaration warning at %2!s!: vector has more than 2**%1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1632909426285 "|DE10_LITE_Golden_Top|start_screen:start_screen_inst|spaceInvadersBitMap:space_map_inst"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1632909433202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "square_object start_screen:start_screen_inst\|square_object:credit_sq_inst " "Elaborating entity \"square_object\" for hierarchy \"start_screen:start_screen_inst\|square_object:credit_sq_inst\"" {  } { { "sv_files/start_screen/start_screen.sv" "credit_sq_inst" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/start_screen/start_screen.sv" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632909433276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyCreditBitMap start_screen:start_screen_inst\|keyCreditBitMap:credit_map_inst " "Elaborating entity \"keyCreditBitMap\" for hierarchy \"start_screen:start_screen_inst\|keyCreditBitMap:credit_map_inst\"" {  } { { "sv_files/start_screen/start_screen.sv" "credit_map_inst" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/start_screen/start_screen.sv" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632909433289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "square_object start_screen:start_screen_inst\|square_object:names_sq_inst " "Elaborating entity \"square_object\" for hierarchy \"start_screen:start_screen_inst\|square_object:names_sq_inst\"" {  } { { "sv_files/start_screen/start_screen.sv" "names_sq_inst" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/start_screen/start_screen.sv" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632909433329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "namesBitMap start_screen:start_screen_inst\|namesBitMap:names_map_inst " "Elaborating entity \"namesBitMap\" for hierarchy \"start_screen:start_screen_inst\|namesBitMap:names_map_inst\"" {  } { { "sv_files/start_screen/start_screen.sv" "names_map_inst" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/start_screen/start_screen.sv" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632909433339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "start_screen_mux start_screen:start_screen_inst\|start_screen_mux:start_mux_inst " "Elaborating entity \"start_screen_mux\" for hierarchy \"start_screen:start_screen_inst\|start_screen_mux:start_mux_inst\"" {  } { { "sv_files/start_screen/start_screen.sv" "start_mux_inst" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/start_screen/start_screen.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632909433359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "end_screen end_screen:end_screen_inst " "Elaborating entity \"end_screen\" for hierarchy \"end_screen:end_screen_inst\"" {  } { { "DE10_LITE_Golden_Top.v" "end_screen_inst" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 512 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632909433367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gameOverBitMap end_screen:end_screen_inst\|gameOverBitMap:gameOver_map_inst " "Elaborating entity \"gameOverBitMap\" for hierarchy \"end_screen:end_screen_inst\|gameOverBitMap:gameOver_map_inst\"" {  } { { "sv_files/end_screen/end_screen.sv" "gameOver_map_inst" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/end_screen/end_screen.sv" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632909433425 ""}
{ "Warning" "WVRFX_VERI_LONG_VEC_WARNING" "16 gameOverBitMap.sv(25) " "Verilog HDL Declaration warning at gameOverBitMap.sv(25): vector has more than 2**16 bits" {  } { { "sv_files/end_screen/gameOverBitMap.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/end_screen/gameOverBitMap.sv" 25 0 0 } }  } 0 10202 "Verilog HDL Declaration warning at %2!s!: vector has more than 2**%1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1632909433436 "|DE10_LITE_Golden_Top|end_screen:end_screen_inst|gameOverBitMap:gameOver_map_inst"}
{ "Warning" "WVRFX_VERI_LONG_VEC_WARNING" "16 gameOverBitMap.sv(26) " "Verilog HDL Declaration warning at gameOverBitMap.sv(26): vector has more than 2**16 bits" {  } { { "sv_files/end_screen/gameOverBitMap.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/end_screen/gameOverBitMap.sv" 26 0 0 } }  } 0 10202 "Verilog HDL Declaration warning at %2!s!: vector has more than 2**%1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1632909433772 "|DE10_LITE_Golden_Top|end_screen:end_screen_inst|gameOverBitMap:gameOver_map_inst"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1632909452333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "credit_block credit_block:credit_inst " "Elaborating entity \"credit_block\" for hierarchy \"credit_block:credit_inst\"" {  } { { "DE10_LITE_Golden_Top.v" "credit_inst" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 526 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632909452447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "square_object credit_block:credit_inst\|square_object:credit_sq " "Elaborating entity \"square_object\" for hierarchy \"credit_block:credit_inst\|square_object:credit_sq\"" {  } { { "sv_files/start_screen/credit_block.sv" "credit_sq" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/start_screen/credit_block.sv" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632909452462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shmidth credit_block:credit_inst\|shmidth:smidth_inst " "Elaborating entity \"shmidth\" for hierarchy \"credit_block:credit_inst\|shmidth:smidth_inst\"" {  } { { "sv_files/start_screen/credit_block.sv" "smidth_inst" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/start_screen/credit_block.sv" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632909452473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "creditBitMap credit_block:credit_inst\|creditBitMap:credit_map_inst " "Elaborating entity \"creditBitMap\" for hierarchy \"credit_block:credit_inst\|creditBitMap:credit_map_inst\"" {  } { { "sv_files/start_screen/credit_block.sv" "credit_map_inst" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/start_screen/credit_block.sv" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632909452487 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1632909452501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "high_score high_score:high_score_inst " "Elaborating entity \"high_score\" for hierarchy \"high_score:high_score_inst\"" {  } { { "DE10_LITE_Golden_Top.v" "high_score_inst" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 540 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632909452511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "highScoreBitMap high_score:high_score_inst\|highScoreBitMap:highScore_map_inst " "Elaborating entity \"highScoreBitMap\" for hierarchy \"high_score:high_score_inst\|highScoreBitMap:highScore_map_inst\"" {  } { { "sv_files/score/high_score.sv" "highScore_map_inst" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/score/high_score.sv" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632909452519 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "number_bitmap " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"number_bitmap\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1632909452530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "titles_block titles_block:titles_inst " "Elaborating entity \"titles_block\" for hierarchy \"titles_block:titles_inst\"" {  } { { "DE10_LITE_Golden_Top.v" "titles_inst" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 552 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632909452539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "square_object titles_block:titles_inst\|square_object:high_score_sq_inst " "Elaborating entity \"square_object\" for hierarchy \"titles_block:titles_inst\|square_object:high_score_sq_inst\"" {  } { { "sv_files/titles/titles_block.sv" "high_score_sq_inst" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/titles/titles_block.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632909452549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "highScoreTitleBitMap titles_block:titles_inst\|highScoreTitleBitMap:highScore_map_inst " "Elaborating entity \"highScoreTitleBitMap\" for hierarchy \"titles_block:titles_inst\|highScoreTitleBitMap:highScore_map_inst\"" {  } { { "sv_files/titles/titles_block.sv" "highScore_map_inst" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/titles/titles_block.sv" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632909452559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "square_object titles_block:titles_inst\|square_object:score_sq_inst " "Elaborating entity \"square_object\" for hierarchy \"titles_block:titles_inst\|square_object:score_sq_inst\"" {  } { { "sv_files/titles/titles_block.sv" "score_sq_inst" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/titles/titles_block.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632909452576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scoreTitleBitMap titles_block:titles_inst\|scoreTitleBitMap:scorecore_map_inst " "Elaborating entity \"scoreTitleBitMap\" for hierarchy \"titles_block:titles_inst\|scoreTitleBitMap:scorecore_map_inst\"" {  } { { "sv_files/titles/titles_block.sv" "scorecore_map_inst" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/titles/titles_block.sv" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632909452586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "creditsTitleBitMap titles_block:titles_inst\|creditsTitleBitMap:credit_map_inst " "Elaborating entity \"creditsTitleBitMap\" for hierarchy \"titles_block:titles_inst\|creditsTitleBitMap:credit_map_inst\"" {  } { { "sv_files/titles/titles_block.sv" "credit_map_inst" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/titles/titles_block.sv" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632909452645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "livesTitleBitMap titles_block:titles_inst\|livesTitleBitMap:lives_map_inst " "Elaborating entity \"livesTitleBitMap\" for hierarchy \"titles_block:titles_inst\|livesTitleBitMap:lives_map_inst\"" {  } { { "sv_files/titles/titles_block.sv" "lives_map_inst" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/titles/titles_block.sv" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632909452658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "titles_mux titles_block:titles_inst\|titles_mux:title_mux_inst " "Elaborating entity \"titles_mux\" for hierarchy \"titles_block:titles_inst\|titles_mux:title_mux_inst\"" {  } { { "sv_files/titles/titles_block.sv" "title_mux_inst" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/titles/titles_block.sv" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632909452671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bonus_ship bonus_ship:bonus_ship_inst " "Elaborating entity \"bonus_ship\" for hierarchy \"bonus_ship:bonus_ship_inst\"" {  } { { "DE10_LITE_Golden_Top.v" "bonus_ship_inst" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632909452680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random bonus_ship:bonus_ship_inst\|random:rnd_inst " "Elaborating entity \"random\" for hierarchy \"bonus_ship:bonus_ship_inst\|random:rnd_inst\"" {  } { { "sv_files/bonus_ship/bonus_ship.sv" "rnd_inst" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/bonus_ship/bonus_ship.sv" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632909452689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bonusShip_moveCollision bonus_ship:bonus_ship_inst\|bonusShip_moveCollision:bonus_mov_inst " "Elaborating entity \"bonusShip_moveCollision\" for hierarchy \"bonus_ship:bonus_ship_inst\|bonusShip_moveCollision:bonus_mov_inst\"" {  } { { "sv_files/bonus_ship/bonus_ship.sv" "bonus_mov_inst" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/bonus_ship/bonus_ship.sv" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632909452730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "square_object bonus_ship:bonus_ship_inst\|square_object:bonus_ship_sq " "Elaborating entity \"square_object\" for hierarchy \"bonus_ship:bonus_ship_inst\|square_object:bonus_ship_sq\"" {  } { { "sv_files/bonus_ship/bonus_ship.sv" "bonus_ship_sq" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/bonus_ship/bonus_ship.sv" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632909452749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bonusShipBitMap bonus_ship:bonus_ship_inst\|bonusShipBitMap:bonus_ship_map_inst " "Elaborating entity \"bonusShipBitMap\" for hierarchy \"bonus_ship:bonus_ship_inst\|bonusShipBitMap:bonus_ship_map_inst\"" {  } { { "sv_files/bonus_ship/bonus_ship.sv" "bonus_ship_map_inst" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/bonus_ship/bonus_ship.sv" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632909452759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "volume_display volume_display:vol_dis_inst " "Elaborating entity \"volume_display\" for hierarchy \"volume_display:vol_dis_inst\"" {  } { { "DE10_LITE_Golden_Top.v" "vol_dis_inst" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 581 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632909452773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "volumeTitleBitMap volume_display:vol_dis_inst\|volumeTitleBitMap:volBitMap_inst " "Elaborating entity \"volumeTitleBitMap\" for hierarchy \"volume_display:vol_dis_inst\|volumeTitleBitMap:volBitMap_inst\"" {  } { { "sv_files/audio/volume_display.sv" "volBitMap_inst" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/audio/volume_display.sv" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632909452787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "volumeOnOffBitMap volume_display:vol_dis_inst\|volumeOnOffBitMap:onOffBitMap_inst " "Elaborating entity \"volumeOnOffBitMap\" for hierarchy \"volume_display:vol_dis_inst\|volumeOnOffBitMap:onOffBitMap_inst\"" {  } { { "sv_files/audio/volume_display.sv" "onOffBitMap_inst" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/audio/volume_display.sv" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632909452803 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1632909452808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "back_ground_draw back_ground_draw:back_inst " "Elaborating entity \"back_ground_draw\" for hierarchy \"back_ground_draw:back_inst\"" {  } { { "DE10_LITE_Golden_Top.v" "back_inst" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 591 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632909452817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_up14.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_up14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_up14 " "Found entity 1: altsyncram_up14" {  } { { "db/altsyncram_up14.tdf" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/db/altsyncram_up14.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632909455230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632909455230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_97a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_97a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_97a " "Found entity 1: decode_97a" {  } { { "db/decode_97a.tdf" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/db/decode_97a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632909455327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632909455327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_h3b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_h3b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_h3b " "Found entity 1: mux_h3b" {  } { { "db/mux_h3b.tdf" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/db/mux_h3b.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632909455367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632909455367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_n7c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_n7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_n7c " "Found entity 1: mux_n7c" {  } { { "db/mux_n7c.tdf" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/db/mux_n7c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632909455513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632909455513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_3af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_3af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_3af " "Found entity 1: decode_3af" {  } { { "db/decode_3af.tdf" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/db/decode_3af.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632909455584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632909455584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_srh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_srh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_srh " "Found entity 1: cntr_srh" {  } { { "db/cntr_srh.tdf" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/db/cntr_srh.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632909455694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632909455694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_jrb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_jrb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_jrb " "Found entity 1: cmpr_jrb" {  } { { "db/cmpr_jrb.tdf" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/db/cmpr_jrb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632909455734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632909455734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1mi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1mi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1mi " "Found entity 1: cntr_1mi" {  } { { "db/cntr_1mi.tdf" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/db/cntr_1mi.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632909455794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632909455794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_nrh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_nrh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_nrh " "Found entity 1: cntr_nrh" {  } { { "db/cntr_nrh.tdf" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/db/cntr_nrh.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632909455885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632909455885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_hrb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_hrb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_hrb " "Found entity 1: cmpr_hrb" {  } { { "db/cmpr_hrb.tdf" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/db/cmpr_hrb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632909455924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632909455924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_odi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_odi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_odi " "Found entity 1: cntr_odi" {  } { { "db/cntr_odi.tdf" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/db/cntr_odi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632909455978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632909455978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_drb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_drb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_drb " "Found entity 1: cmpr_drb" {  } { { "db/cmpr_drb.tdf" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/db/cmpr_drb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632909456035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632909456035 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632909456414 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1632909456517 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2021.09.29.12:57:39 Progress: Loading sld0478a87f/alt_sld_fab_wrapper_hw.tcl " "2021.09.29.12:57:39 Progress: Loading sld0478a87f/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632909459175 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632909461337 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632909461432 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632909464235 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632909464311 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632909464385 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632909464475 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632909464486 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632909464488 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1632909465166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0478a87f/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld0478a87f/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld0478a87f/alt_sld_fab.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/db/ip/sld0478a87f/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632909465349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632909465349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0478a87f/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld0478a87f/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld0478a87f/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/db/ip/sld0478a87f/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632909465412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632909465412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0478a87f/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld0478a87f/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld0478a87f/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/db/ip/sld0478a87f/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632909465414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632909465414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0478a87f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld0478a87f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld0478a87f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/db/ip/sld0478a87f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632909465460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632909465460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0478a87f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld0478a87f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld0478a87f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/db/ip/sld0478a87f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632909465520 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld0478a87f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/db/ip/sld0478a87f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632909465520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632909465520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0478a87f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld0478a87f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld0478a87f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/db/ip/sld0478a87f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632909465566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632909465566 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "14 " "Inferred 14 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "score_block:score_inst\|scoreBitMap:score_map_inst\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"score_block:score_inst\|scoreBitMap:score_map_inst\|Div0\"" {  } { { "output_files/scoreBitMap.sv" "Div0" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/output_files/scoreBitMap.sv" 240 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1632909604176 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "score_block:score_inst\|scoreBitMap:score_map_inst\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"score_block:score_inst\|scoreBitMap:score_map_inst\|Mod1\"" {  } { { "output_files/scoreBitMap.sv" "Mod1" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/output_files/scoreBitMap.sv" 240 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1632909604176 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "score_block:score_inst\|scoreBitMap:score_map_inst\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"score_block:score_inst\|scoreBitMap:score_map_inst\|Div1\"" {  } { { "output_files/scoreBitMap.sv" "Div1" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/output_files/scoreBitMap.sv" 241 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1632909604176 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "score_block:score_inst\|scoreBitMap:score_map_inst\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"score_block:score_inst\|scoreBitMap:score_map_inst\|Mod2\"" {  } { { "output_files/scoreBitMap.sv" "Mod2" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/output_files/scoreBitMap.sv" 241 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1632909604176 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "score_block:score_inst\|scoreBitMap:score_map_inst\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"score_block:score_inst\|scoreBitMap:score_map_inst\|Div2\"" {  } { { "output_files/scoreBitMap.sv" "Div2" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/output_files/scoreBitMap.sv" 242 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1632909604176 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "score_block:score_inst\|scoreBitMap:score_map_inst\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"score_block:score_inst\|scoreBitMap:score_map_inst\|Mod3\"" {  } { { "output_files/scoreBitMap.sv" "Mod3" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/output_files/scoreBitMap.sv" 242 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1632909604176 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "score_block:score_inst\|scoreBitMap:score_map_inst\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"score_block:score_inst\|scoreBitMap:score_map_inst\|Mod0\"" {  } { { "output_files/scoreBitMap.sv" "Mod0" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/output_files/scoreBitMap.sv" 239 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1632909604176 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "high_score:high_score_inst\|highScoreBitMap:highScore_map_inst\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"high_score:high_score_inst\|highScoreBitMap:highScore_map_inst\|Div0\"" {  } { { "sv_files/score/highScoreBitMap.sv" "Div0" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/score/highScoreBitMap.sv" 241 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1632909604176 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "high_score:high_score_inst\|highScoreBitMap:highScore_map_inst\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"high_score:high_score_inst\|highScoreBitMap:highScore_map_inst\|Mod1\"" {  } { { "sv_files/score/highScoreBitMap.sv" "Mod1" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/score/highScoreBitMap.sv" 241 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1632909604176 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "high_score:high_score_inst\|highScoreBitMap:highScore_map_inst\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"high_score:high_score_inst\|highScoreBitMap:highScore_map_inst\|Div1\"" {  } { { "sv_files/score/highScoreBitMap.sv" "Div1" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/score/highScoreBitMap.sv" 242 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1632909604176 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "high_score:high_score_inst\|highScoreBitMap:highScore_map_inst\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"high_score:high_score_inst\|highScoreBitMap:highScore_map_inst\|Mod2\"" {  } { { "sv_files/score/highScoreBitMap.sv" "Mod2" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/score/highScoreBitMap.sv" 242 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1632909604176 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "high_score:high_score_inst\|highScoreBitMap:highScore_map_inst\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"high_score:high_score_inst\|highScoreBitMap:highScore_map_inst\|Div2\"" {  } { { "sv_files/score/highScoreBitMap.sv" "Div2" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/score/highScoreBitMap.sv" 243 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1632909604176 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "high_score:high_score_inst\|highScoreBitMap:highScore_map_inst\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"high_score:high_score_inst\|highScoreBitMap:highScore_map_inst\|Mod3\"" {  } { { "sv_files/score/highScoreBitMap.sv" "Mod3" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/score/highScoreBitMap.sv" 243 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1632909604176 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "high_score:high_score_inst\|highScoreBitMap:highScore_map_inst\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"high_score:high_score_inst\|highScoreBitMap:highScore_map_inst\|Mod0\"" {  } { { "sv_files/score/highScoreBitMap.sv" "Mod0" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/score/highScoreBitMap.sv" 240 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1632909604176 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1632909604176 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "score_block:score_inst\|scoreBitMap:score_map_inst\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"score_block:score_inst\|scoreBitMap:score_map_inst\|lpm_divide:Div0\"" {  } { { "output_files/scoreBitMap.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/output_files/scoreBitMap.sv" 240 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632909604221 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "score_block:score_inst\|scoreBitMap:score_map_inst\|lpm_divide:Div0 " "Instantiated megafunction \"score_block:score_inst\|scoreBitMap:score_map_inst\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632909604221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632909604221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632909604221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632909604221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632909604221 ""}  } { { "output_files/scoreBitMap.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/output_files/scoreBitMap.sv" 240 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1632909604221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_fbo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_fbo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_fbo " "Found entity 1: lpm_divide_fbo" {  } { { "db/lpm_divide_fbo.tdf" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/db/lpm_divide_fbo.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632909604254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632909604254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_kbg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_kbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_kbg " "Found entity 1: abs_divider_kbg" {  } { { "db/abs_divider_kbg.tdf" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/db/abs_divider_kbg.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632909604272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632909604272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_she.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_she.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_she " "Found entity 1: alt_u_div_she" {  } { { "db/alt_u_div_she.tdf" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/db/alt_u_div_she.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632909604310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632909604310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t3c " "Found entity 1: add_sub_t3c" {  } { { "db/add_sub_t3c.tdf" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/db/add_sub_t3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632909604387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632909604387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/db/add_sub_u3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632909604425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632909604425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_o99.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_o99.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_o99 " "Found entity 1: lpm_abs_o99" {  } { { "db/lpm_abs_o99.tdf" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/db/lpm_abs_o99.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632909604441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632909604441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_8b9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_8b9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_8b9 " "Found entity 1: lpm_abs_8b9" {  } { { "db/lpm_abs_8b9.tdf" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/db/lpm_abs_8b9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632909604458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632909604458 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "score_block:score_inst\|scoreBitMap:score_map_inst\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"score_block:score_inst\|scoreBitMap:score_map_inst\|lpm_divide:Mod1\"" {  } { { "output_files/scoreBitMap.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/output_files/scoreBitMap.sv" 240 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632909604480 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "score_block:score_inst\|scoreBitMap:score_map_inst\|lpm_divide:Mod1 " "Instantiated megafunction \"score_block:score_inst\|scoreBitMap:score_map_inst\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632909604480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632909604480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632909604480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632909604480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632909604480 ""}  } { { "output_files/scoreBitMap.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/output_files/scoreBitMap.sv" 240 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1632909604480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_i3o.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_i3o.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_i3o " "Found entity 1: lpm_divide_i3o" {  } { { "db/lpm_divide_i3o.tdf" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/db/lpm_divide_i3o.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632909604512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632909604512 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "score_block:score_inst\|scoreBitMap:score_map_inst\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"score_block:score_inst\|scoreBitMap:score_map_inst\|lpm_divide:Div1\"" {  } { { "output_files/scoreBitMap.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/output_files/scoreBitMap.sv" 241 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632909604535 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "score_block:score_inst\|scoreBitMap:score_map_inst\|lpm_divide:Div1 " "Instantiated megafunction \"score_block:score_inst\|scoreBitMap:score_map_inst\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632909604535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632909604535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632909604535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632909604535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632909604535 ""}  } { { "output_files/scoreBitMap.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/output_files/scoreBitMap.sv" 241 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1632909604535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ibo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ibo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ibo " "Found entity 1: lpm_divide_ibo" {  } { { "db/lpm_divide_ibo.tdf" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/db/lpm_divide_ibo.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632909604565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632909604565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_nbg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_nbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_nbg " "Found entity 1: abs_divider_nbg" {  } { { "db/abs_divider_nbg.tdf" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/db/abs_divider_nbg.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632909604582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632909604582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_2ie.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_2ie.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_2ie " "Found entity 1: alt_u_div_2ie" {  } { { "db/alt_u_div_2ie.tdf" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/db/alt_u_div_2ie.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632909604621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632909604621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_r99.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_r99.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_r99 " "Found entity 1: lpm_abs_r99" {  } { { "db/lpm_abs_r99.tdf" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/db/lpm_abs_r99.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632909604684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632909604684 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "score_block:score_inst\|scoreBitMap:score_map_inst\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"score_block:score_inst\|scoreBitMap:score_map_inst\|lpm_divide:Div2\"" {  } { { "output_files/scoreBitMap.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/output_files/scoreBitMap.sv" 242 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632909604712 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "score_block:score_inst\|scoreBitMap:score_map_inst\|lpm_divide:Div2 " "Instantiated megafunction \"score_block:score_inst\|scoreBitMap:score_map_inst\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632909604712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 11 " "Parameter \"LPM_WIDTHD\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632909604712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632909604712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632909604712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632909604712 ""}  } { { "output_files/scoreBitMap.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/output_files/scoreBitMap.sv" 242 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1632909604712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_sco.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_sco.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_sco " "Found entity 1: lpm_divide_sco" {  } { { "db/lpm_divide_sco.tdf" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/db/lpm_divide_sco.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632909604744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632909604744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_1dg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_1dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_1dg " "Found entity 1: abs_divider_1dg" {  } { { "db/abs_divider_1dg.tdf" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/db/abs_divider_1dg.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632909604761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632909604761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_mke.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_mke.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_mke " "Found entity 1: alt_u_div_mke" {  } { { "db/alt_u_div_mke.tdf" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/db/alt_u_div_mke.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632909604803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632909604803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_5b9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_5b9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_5b9 " "Found entity 1: lpm_abs_5b9" {  } { { "db/lpm_abs_5b9.tdf" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/db/lpm_abs_5b9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632909604873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632909604873 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "score_block:score_inst\|scoreBitMap:score_map_inst\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"score_block:score_inst\|scoreBitMap:score_map_inst\|lpm_divide:Mod0\"" {  } { { "output_files/scoreBitMap.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/output_files/scoreBitMap.sv" 239 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632909604900 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "score_block:score_inst\|scoreBitMap:score_map_inst\|lpm_divide:Mod0 " "Instantiated megafunction \"score_block:score_inst\|scoreBitMap:score_map_inst\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632909604900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632909604900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632909604900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632909604900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632909604900 ""}  } { { "output_files/scoreBitMap.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/output_files/scoreBitMap.sv" 239 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1632909604900 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "13 " "13 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1632909608028 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "416 " "Ignored 416 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "416 " "Ignored 416 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Design Software" 0 -1 1632909608218 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1632909608218 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[9\] " "Inserted always-enabled tri-state buffer between \"GPIO\[9\]\" and its non-tri-state driver." {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 128 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1632909608314 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[31\] " "Inserted always-enabled tri-state buffer between \"GPIO\[31\]\" and its non-tri-state driver." {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 128 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1632909608314 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[35\] " "Inserted always-enabled tri-state buffer between \"GPIO\[35\]\" and its non-tri-state driver." {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 128 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1632909608314 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1632909608314 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[11\] " "bidirectional pin \"GPIO\[11\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 128 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1632909608314 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[13\] " "bidirectional pin \"GPIO\[13\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 128 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1632909608314 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[15\] " "bidirectional pin \"GPIO\[15\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 128 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1632909608314 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[25\] " "bidirectional pin \"GPIO\[25\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 128 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1632909608314 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[29\] " "bidirectional pin \"GPIO\[29\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 128 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1632909608314 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[33\] " "bidirectional pin \"GPIO\[33\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 128 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1632909608314 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[0\] " "bidirectional pin \"ARDUINO_IO\[0\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 116 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1632909608314 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[1\] " "bidirectional pin \"ARDUINO_IO\[1\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 116 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1632909608314 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[2\] " "bidirectional pin \"ARDUINO_IO\[2\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 116 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1632909608314 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[3\] " "bidirectional pin \"ARDUINO_IO\[3\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 116 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1632909608314 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[4\] " "bidirectional pin \"ARDUINO_IO\[4\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 116 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1632909608314 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[5\] " "bidirectional pin \"ARDUINO_IO\[5\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 116 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1632909608314 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[6\] " "bidirectional pin \"ARDUINO_IO\[6\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 116 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1632909608314 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[7\] " "bidirectional pin \"ARDUINO_IO\[7\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 116 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1632909608314 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[8\] " "bidirectional pin \"ARDUINO_IO\[8\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 116 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1632909608314 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[9\] " "bidirectional pin \"ARDUINO_IO\[9\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 116 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1632909608314 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[10\] " "bidirectional pin \"ARDUINO_IO\[10\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 116 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1632909608314 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[11\] " "bidirectional pin \"ARDUINO_IO\[11\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 116 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1632909608314 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[12\] " "bidirectional pin \"ARDUINO_IO\[12\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 116 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1632909608314 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[13\] " "bidirectional pin \"ARDUINO_IO\[13\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 116 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1632909608314 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[14\] " "bidirectional pin \"ARDUINO_IO\[14\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 116 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1632909608314 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[15\] " "bidirectional pin \"ARDUINO_IO\[15\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 116 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1632909608314 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_RESET_N " "bidirectional pin \"ARDUINO_RESET_N\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1632909608314 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[0\] " "bidirectional pin \"GPIO\[0\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 128 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1632909608314 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[1\] " "bidirectional pin \"GPIO\[1\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 128 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1632909608314 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[2\] " "bidirectional pin \"GPIO\[2\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 128 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1632909608314 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[3\] " "bidirectional pin \"GPIO\[3\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 128 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1632909608314 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[4\] " "bidirectional pin \"GPIO\[4\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 128 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1632909608314 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[5\] " "bidirectional pin \"GPIO\[5\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 128 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1632909608314 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[6\] " "bidirectional pin \"GPIO\[6\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 128 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1632909608314 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[7\] " "bidirectional pin \"GPIO\[7\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 128 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1632909608314 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[8\] " "bidirectional pin \"GPIO\[8\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 128 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1632909608314 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[10\] " "bidirectional pin \"GPIO\[10\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 128 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1632909608314 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[12\] " "bidirectional pin \"GPIO\[12\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 128 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1632909608314 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[14\] " "bidirectional pin \"GPIO\[14\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 128 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1632909608314 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[16\] " "bidirectional pin \"GPIO\[16\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 128 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1632909608314 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[17\] " "bidirectional pin \"GPIO\[17\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 128 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1632909608314 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[18\] " "bidirectional pin \"GPIO\[18\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 128 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1632909608314 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[19\] " "bidirectional pin \"GPIO\[19\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 128 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1632909608314 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[20\] " "bidirectional pin \"GPIO\[20\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 128 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1632909608314 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[21\] " "bidirectional pin \"GPIO\[21\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 128 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1632909608314 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[22\] " "bidirectional pin \"GPIO\[22\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 128 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1632909608314 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[23\] " "bidirectional pin \"GPIO\[23\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 128 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1632909608314 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[24\] " "bidirectional pin \"GPIO\[24\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 128 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1632909608314 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[26\] " "bidirectional pin \"GPIO\[26\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 128 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1632909608314 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[27\] " "bidirectional pin \"GPIO\[27\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 128 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1632909608314 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[28\] " "bidirectional pin \"GPIO\[28\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 128 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1632909608314 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[30\] " "bidirectional pin \"GPIO\[30\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 128 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1632909608314 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[32\] " "bidirectional pin \"GPIO\[32\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 128 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1632909608314 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[34\] " "bidirectional pin \"GPIO\[34\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 128 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1632909608314 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1632909608314 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "output_files/alien_shot_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/output_files/alien_shot_moveCollision.sv" 86 -1 0 } } { "sv_files/audio/I2S_Transmitter.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/audio/I2S_Transmitter.sv" 102 -1 0 } } { "output_files/random.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/output_files/random.sv" 31 -1 0 } } { "sv_files/bonus_ship/bonusShip_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/bonus_ship/bonusShip_moveCollision.sv" 95 -1 0 } } { "alien_matrixBitMap.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/alien_matrixBitMap.sv" 58 -1 0 } } { "credit_shmidth.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/credit_shmidth.sv" 14 -1 0 } } { "playerLifeBitMap.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/playerLifeBitMap.sv" 87 -1 0 } } { "game_controller.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/game_controller.sv" 125 -1 0 } } { "sv_files/bonus_ship/bonusShip_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/bonus_ship/bonusShip_moveCollision.sv" 69 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1632909608487 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1632909608487 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[9\]~synth " "Node \"GPIO\[9\]~synth\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 128 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1632909633066 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[31\]~synth " "Node \"GPIO\[31\]~synth\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 128 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1632909633066 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[35\]~synth " "Node \"GPIO\[35\]~synth\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 128 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1632909633066 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1632909633066 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632909633832 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "LEDR\[3\] GPIO\[11\] " "Output pin \"LEDR\[3\]\" driven by bidirectional pin \"GPIO\[11\]\" cannot be tri-stated" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 87 -1 0 } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 128 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1632909635788 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.vol_dis_inst_vol_btn GPIO\[13\] " "Output pin \"pre_syn.bp.vol_dis_inst_vol_btn\" driven by bidirectional pin \"GPIO\[13\]\" cannot be tri-stated" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 128 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1632909635788 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.vol_dis_inst_smidth_inst_pos_in GPIO\[13\] " "Output pin \"pre_syn.bp.vol_dis_inst_smidth_inst_pos_in\" driven by bidirectional pin \"GPIO\[13\]\" cannot be tri-stated" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 128 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1632909635788 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "LEDR\[0\] GPIO\[15\] " "Output pin \"LEDR\[0\]\" driven by bidirectional pin \"GPIO\[15\]\" cannot be tri-stated" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 87 -1 0 } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 128 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1632909635788 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.player_shot_inst_keyRisingEdge GPIO\[25\] " "Output pin \"pre_syn.bp.player_shot_inst_keyRisingEdge\" driven by bidirectional pin \"GPIO\[25\]\" cannot be tri-stated" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 128 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1632909635788 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "LEDR\[1\] GPIO\[29\] " "Output pin \"LEDR\[1\]\" driven by bidirectional pin \"GPIO\[29\]\" cannot be tri-stated" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 87 -1 0 } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 128 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1632909635788 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "LEDR\[2\] GPIO\[33\] " "Output pin \"LEDR\[2\]\" driven by bidirectional pin \"GPIO\[33\]\" cannot be tri-stated" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 87 -1 0 } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 128 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1632909635788 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "157 " "157 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1632909763853 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/output_files/space_invaders_lite.map.smsg " "Generated suppressed messages file C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/output_files/space_invaders_lite.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632909764486 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 191 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 191 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1632909765922 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1632909766218 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632909766218 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "13 " "Design contains 13 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_CLK_10 " "No output dependent on input pin \"ADC_CLK_10\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1632909767625 "|DE10_LITE_Golden_Top|ADC_CLK_10"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MAX10_CLK2_50 " "No output dependent on input pin \"MAX10_CLK2_50\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1632909767625 "|DE10_LITE_Golden_Top|MAX10_CLK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 81 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1632909767625 "|DE10_LITE_Golden_Top|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 93 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1632909767625 "|DE10_LITE_Golden_Top|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 93 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1632909767625 "|DE10_LITE_Golden_Top|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 93 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1632909767625 "|DE10_LITE_Golden_Top|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 93 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1632909767625 "|DE10_LITE_Golden_Top|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 93 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1632909767625 "|DE10_LITE_Golden_Top|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 93 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1632909767625 "|DE10_LITE_Golden_Top|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 93 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1632909767625 "|DE10_LITE_Golden_Top|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 93 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1632909767625 "|DE10_LITE_Golden_Top|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 93 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1632909767625 "|DE10_LITE_Golden_Top|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 93 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1632909767625 "|DE10_LITE_Golden_Top|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1632909767625 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "40720 " "Implemented 40720 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1632909767626 ""} { "Info" "ICUT_CUT_TM_OPINS" "19 " "Implemented 19 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1632909767626 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "53 " "Implemented 53 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1632909767626 ""} { "Info" "ICUT_CUT_TM_LCELLS" "40469 " "Implemented 40469 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1632909767626 ""} { "Info" "ICUT_CUT_TM_RAMS" "158 " "Implemented 158 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1632909767626 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1632909767626 ""} { "Info" "ICUT_CUT_TM_UFMS" "1 " "Implemented 1 User Flash Memory blocks" {  } {  } 0 21070 "Implemented %1!d! User Flash Memory blocks" 0 0 "Design Software" 0 -1 1632909767626 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1632909767626 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 108 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 108 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5181 " "Peak virtual memory: 5181 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1632909767701 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 29 13:02:47 2021 " "Processing ended: Wed Sep 29 13:02:47 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1632909767701 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:06:42 " "Elapsed time: 00:06:42" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1632909767701 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:07:03 " "Total CPU time (on all processors): 00:07:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1632909767701 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1632909767701 ""}
