Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Wed Feb 14 16:57:04 2024
| Host         : cachy-framework running 64-bit CachyOS
| Command      : report_control_sets -verbose -file sseg_x4_top_control_sets_placed.rpt
| Design       : sseg_x4_top
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    15 |
|    Minimum number of control sets                        |    15 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    95 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    15 |
| >= 0 to < 4        |    13 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              20 |            5 |
| No           | No                    | Yes                    |              10 |            9 |
| No           | Yes                   | No                     |               4 |            4 |
| Yes          | No                    | No                     |               7 |            2 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------+---------------+---------------------------------+------------------+----------------+--------------+
|           Clock Signal           | Enable Signal |         Set/Reset Signal        | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------+---------------+---------------------------------+------------------+----------------+--------------+
|  switch_cycle_reg[1]_LDC_i_1_n_0 |               | switch_cycle_reg[1]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  switch_cycle_reg[2]_LDC_i_1_n_0 |               | switch_cycle_reg[2]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  switch_cycle_reg[3]_LDC_i_1_n_0 |               | switch_cycle_reg[3]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  nolabel_line46/out[0]           |               | switch_cycle_reg[0]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  nolabel_line46/out[0]           |               | switch_cycle_reg[1]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  nolabel_line46/out[0]           |               | switch_cycle_reg[1]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  nolabel_line46/out[0]           |               | switch_cycle_reg[2]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  nolabel_line46/out[0]           |               | switch_cycle_reg[2]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  nolabel_line46/out[0]           |               | switch_cycle_reg[3]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  nolabel_line46/out[0]           |               | switch_cycle_reg[3]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  nolabel_line46/out[0]           |               | switch_cycle_reg[0]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  switch_cycle_reg[0]_LDC_i_1_n_0 |               | switch_cycle_reg[0]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  nolabel_line46/out[0]           |               | btnC_IBUF                       |                1 |              2 |         2.00 |
|  nolabel_line46/out[0]           | p_0_in        |                                 |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG                   |               |                                 |                5 |             20 |         4.00 |
+----------------------------------+---------------+---------------------------------+------------------+----------------+--------------+


