<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
<title>Page 342</title>

<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
<style type="text/css">
<!--
	p {margin: 0; padding: 0;}	.ft00{font-size:9px;font-family:Times;color:#000000;}
	.ft01{font-size:11px;font-family:Times;color:#0860a8;}
	.ft02{font-size:12px;font-family:Times;color:#0860a8;}
	.ft03{font-size:11px;font-family:Times;color:#000000;}
	.ft04{font-size:11px;font-family:Times;color:#000000;}
	.ft05{font-size:11px;line-height:16px;font-family:Times;color:#000000;}
	.ft06{font-size:11px;line-height:23px;font-family:Times;color:#000000;}
	.ft07{font-size:11px;line-height:16px;font-family:Times;color:#000000;}
	.ft08{font-size:11px;line-height:24px;font-family:Times;color:#000000;}
-->
</style>
</head>
<body bgcolor="#A0A0A0" vlink="blue" link="blue">
<div id="page342-div" style="position:relative;width:918px;height:1188px;">
<img width="918" height="1188" src="o_b5573232dd8f1481342.png" alt="background image"/>
<p style="position:absolute;top:1103px;left:706px;white-space:nowrap" class="ft00">CPUID‚ÄîCPU&#160;Identification</p>
<p style="position:absolute;top:47px;left:68px;white-space:nowrap" class="ft01">INSTRUCTION SET REFERENCE, A-L</p>
<p style="position:absolute;top:1103px;left:68px;white-space:nowrap" class="ft00">3-214&#160;Vol. 2A</p>
<p style="position:absolute;top:100px;left:68px;white-space:nowrap" class="ft02">leaf 7 sub-leaf,&#160;and EBX, ECX &amp; EDX contain information&#160;of&#160;extended&#160;feature&#160;flags.</p>
<p style="position:absolute;top:134px;left:68px;white-space:nowrap" class="ft02">INPUT EAX =&#160;09H: Returns Direct Cache&#160;Access Information</p>
<p style="position:absolute;top:159px;left:68px;white-space:nowrap" class="ft05">When CPUID&#160;executes&#160;with&#160;EAX set&#160;to 09H, the&#160;processor returns&#160;information about&#160;Direct Cache Access&#160;capabili-<br/>ties.&#160;S<a href="o_b5573232dd8f1481-318.html">ee Table 3-8.</a>&#160;</p>
<p style="position:absolute;top:209px;left:68px;white-space:nowrap" class="ft02">INPUT&#160;EAX =&#160;0AH: Returns&#160;Architectural&#160;Performance Monitoring&#160;Features</p>
<p style="position:absolute;top:234px;left:68px;white-space:nowrap" class="ft07">When CPUID&#160;executes with&#160;EAX set&#160;to 0AH,&#160;the processor returns information&#160;about&#160;support for architectural&#160;<br/>performance monitoring capabilities. Architectural performance monitoring is supported&#160;if the versio<a href="o_b5573232dd8f1481-318.html">n ID (see Table&#160;<br/>3-8)&#160;</a>is greater&#160;than&#160;Pn&#160;0.&#160;Se<a href="o_b5573232dd8f1481-318.html">e Table 3-8.<br/></a>For&#160;each version&#160;of&#160;architectural performance&#160;monitoring capability,&#160;software&#160;must&#160;enumerate&#160;this leaf to&#160;discover&#160;<br/>the programming facilities and&#160;the architectural performance events&#160;available in&#160;the processor.&#160;The details&#160;are&#160;<br/>descri<a href="˛ˇ">bed in&#160;Chapter 23,&#160;‚ÄúIntroduction&#160;to Virtual-Machine Extensions,‚Äù</a>&#160;<a href="˛ˇ">in the&#160;<i>Intel¬Æ 64 and&#160;IA-32 Architectures&#160;<br/>Software Developer‚Äôs Manual, Volume&#160;3C</i></a>.</p>
<p style="position:absolute;top:374px;left:68px;white-space:nowrap" class="ft02">INPUT&#160;EAX =&#160;0BH: Returns Extended&#160;Topology Information</p>
<p style="position:absolute;top:399px;left:68px;white-space:nowrap" class="ft05">When CPUID&#160;executes&#160;with&#160;EAX set&#160;to 0BH,&#160;the processor returns&#160;information about&#160;extended topology&#160;enumera-<br/>tion data. Software must detect&#160;the presence of CPUID&#160;leaf 0BH by verifying&#160;(a)&#160;the highest leaf&#160;index supported&#160;<br/>by&#160;CPUID is&#160;&gt;= 0BH,&#160;and (b) CPUID.0BH:EBX[15:0]&#160;reports&#160;a&#160;non-zero&#160;value.&#160;Se<a href="o_b5573232dd8f1481-318.html">e Table 3-8.</a></p>
<p style="position:absolute;top:466px;left:68px;white-space:nowrap" class="ft02">INPUT EAX =&#160;0DH:&#160;Returns&#160;Processor Extended States Enumeration Information</p>
<p style="position:absolute;top:490px;left:68px;white-space:nowrap" class="ft05">When&#160;CPUID executes&#160;with EAX&#160;set to&#160;0DH&#160;and ECX = 0,&#160;the processor returns&#160;information about&#160;the bit-vector&#160;<br/>representation of&#160;all processor state extensions that are&#160;supported in the processor&#160;and storage size&#160;requirements&#160;<br/>of the XSAVE/XRSTOR area. See&#160;<a href="o_b5573232dd8f1481-318.html">Table&#160;3-8.&#160;<br/></a>When CPUID&#160;executes with&#160;EAX set to 0DH and ECX = n (n&#160;&gt;&#160;1,&#160;and&#160;is a valid sub-leaf index), the processor returns&#160;<br/>information about the size&#160;and offset of each processor&#160;extended&#160;state save&#160;area&#160;within the XSAVE/XRSTOR area.&#160;<br/>Se<a href="o_b5573232dd8f1481-318.html">e Table&#160;3-8.</a>&#160;Software&#160;can use&#160;the&#160;forward-extendable&#160;technique depicted below&#160;to query&#160;the valid&#160;sub-leaves&#160;<br/>and obtain size&#160;and offset information for&#160;each processor extended&#160;state&#160;save&#160;area:</p>
<p style="position:absolute;top:627px;left:68px;white-space:nowrap" class="ft03">For i&#160;= 2 to 62&#160;// sub-leaf&#160;1 is&#160;reserved</p>
<p style="position:absolute;top:643px;left:88px;white-space:nowrap" class="ft03">IF (CPUID.(EAX=0DH, ECX=0):VECTOR[i] = 1&#160;) //&#160;VECTOR is&#160;the&#160;64-bit&#160;value&#160;of&#160;EDX:EAX</p>
<p style="position:absolute;top:660px;left:115px;white-space:nowrap" class="ft03">Execute CPUID.(EAX=0DH,&#160;ECX = i)&#160;to examine size&#160;and&#160;offset for&#160;sub-leaf&#160;i;&#160;</p>
<p style="position:absolute;top:676px;left:88px;white-space:nowrap" class="ft03">FI;</p>
<p style="position:absolute;top:710px;left:68px;white-space:nowrap" class="ft02">INPUT&#160;EAX =&#160;0FH:&#160;Returns&#160;Intel Resource&#160;Director&#160;Technology&#160;(Intel RDT)&#160;Monitoring&#160;Enumeration&#160;Information</p>
<p style="position:absolute;top:735px;left:68px;white-space:nowrap" class="ft05">When&#160;CPUID executes&#160;with EAX&#160;set to&#160;0FH and&#160;ECX = 0,&#160;the processor returns&#160;information about&#160;the bit-vector&#160;<br/>representation of QoS&#160;monitoring&#160;resource types that are supported&#160;in&#160;the processor&#160;and&#160;maximum range&#160;of&#160;RMID&#160;<br/>values&#160;the&#160;processor can use&#160;to&#160;monitor of any supported resource types. Each&#160;bit, starting from&#160;bit 1, corresponds&#160;<br/>to&#160;a specific resource type if the&#160;bit&#160;is set.&#160;The bit position corresponds to&#160;the sub-leaf index&#160;(or ResID)&#160;that soft-<br/>ware&#160;must&#160;use to&#160;query QoS&#160;monitoring capability available&#160;for that&#160;type. See&#160;<a href="o_b5573232dd8f1481-318.html">Table 3-8.<br/></a>When CPUID&#160;executes&#160;with EAX&#160;set to 0FH&#160;and ECX = n (n&#160;&gt;= 1, and&#160;is a valid ResID), the&#160;processor&#160;returns&#160;infor-<br/>mation software can use to program IA32_PQR_ASSOC,&#160;IA32_QM_EVTSEL&#160;MSRs before&#160;reading QoS&#160;data from the&#160;<br/>IA32_QM_CTR&#160;MSR.</p>
<p style="position:absolute;top:892px;left:68px;white-space:nowrap" class="ft02">INPUT&#160;EAX =&#160;10H: Returns Intel Resource&#160;Director&#160;Technology (Intel RDT)&#160;Allocation&#160;Enumeration Information</p>
<p style="position:absolute;top:916px;left:68px;white-space:nowrap" class="ft05">When&#160;CPUID executes&#160;with EAX&#160;set to&#160;10H and&#160;ECX = 0,&#160;the&#160;processor returns&#160;information about&#160;the&#160;bit-vector&#160;<br/>representation&#160;of&#160;QoS Enforcement resource&#160;types that are&#160;supported in the processor.&#160;Each bit,&#160;starting from bit&#160;<br/>1, corresponds to&#160;a specific resource&#160;type&#160;if the&#160;bit&#160;is&#160;set. The bit position&#160;corresponds&#160;to the&#160;sub-leaf index (or&#160;<br/>ResID) that&#160;software must use&#160;to query&#160;QoS enforcement&#160;capability available&#160;for&#160;that type.&#160;<a href="o_b5573232dd8f1481-318.html">See Table 3-8.<br/></a>When CPUID&#160;executes&#160;with EAX set to 10H and ECX = n (n&#160;&gt;= 1, and&#160;is&#160;a&#160;valid ResID), the&#160;processor returns infor-<br/>mation&#160;about available&#160;classes of service&#160;and&#160;range&#160;of QoS mask MSRs&#160;that&#160;software can&#160;use to&#160;configure each&#160;<br/>class&#160;of&#160;services using&#160;capability bit masks in&#160;the&#160;QoS&#160;Mask registers, IA32_resourceType_Mask_n.</p>
</div>
</body>
</html>
