{
    "id": "1588945132",
    "title": "DRAC: Adaptive Control System with Hardware Performance Counters",
    "venue": "european conference on parallel processing",
    "year": 2004,
    "authors": [
        {
            "name": "Mauricio Pillon",
            "id": "2029386084",
            "org": "ID-IMAG Laboratory / Project APACHE"
        },
        {
            "name": "Olivier Richard",
            "id": "2315557814",
            "org": "ID-IMAG Laboratory / Project APACHE"
        },
        {
            "name": "Georges Da Costa",
            "id": "2612867653",
            "org": "ID-IMAG Laboratory / Project APACHE"
        }
    ],
    "fields_of_study": [
        "Bottleneck",
        "Computer hardware",
        "Parallel computing",
        "Memory hierarchy",
        "Computer science",
        "Scheduling (computing)",
        "Multiprocessing",
        "Adaptive control",
        "Real-time computing",
        "Memory bus",
        "Adaptive system",
        "Load balancing (computing)"
    ],
    "references": [
        "73255814",
        "153274108",
        "1515668834",
        "1518911419",
        "1900747454",
        "1981809523",
        "2028246064",
        "2098984303",
        "2207050101"
    ]
}