read -sv run_verilog_mid/adder_32b_10_71_97b6289811a5772746ef754bb4011d80.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_10_71_97b6289811a5772746ef754bb4011d80_yosys.v
