// Seed: 1426562486
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input id_4;
  inout id_3;
  inout id_2;
  inout id_1;
  logic id_4;
  initial begin
    force id_3 = 1;
  end
  assign id_1 = 1;
  logic id_5 = id_1;
endmodule
