{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1496714668171 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1496714668171 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 06 10:04:27 2017 " "Processing started: Tue Jun 06 10:04:27 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1496714668171 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1496714668171 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off vga -c vga " "Command: quartus_map --read_settings_files=on --write_settings_files=off vga -c vga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1496714668172 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1496714669823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file digit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 digit-SYN " "Found design unit 1: digit-SYN" {  } { { "digit.vhd" "" { Text "C:/Users/sam/Documents/vhdl/vga/digit.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496714672371 ""} { "Info" "ISGN_ENTITY_NAME" "1 digit " "Found entity 1: digit" {  } { { "digit.vhd" "" { Text "C:/Users/sam/Documents/vhdl/vga/digit.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496714672371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496714672371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rip.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rip.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rip-SYN " "Found design unit 1: rip-SYN" {  } { { "rip.vhd" "" { Text "C:/Users/sam/Documents/vhdl/vga/rip.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496714672399 ""} { "Info" "ISGN_ENTITY_NAME" "1 rip " "Found entity 1: rip" {  } { { "rip.vhd" "" { Text "C:/Users/sam/Documents/vhdl/vga/rip.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496714672399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496714672399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trunk.vhd 2 1 " "Found 2 design units, including 1 entities, in source file trunk.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 trunk-SYN " "Found design unit 1: trunk-SYN" {  } { { "trunk.vhd" "" { Text "C:/Users/sam/Documents/vhdl/vga/trunk.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496714672402 ""} { "Info" "ISGN_ENTITY_NAME" "1 trunk " "Found entity 1: trunk" {  } { { "trunk.vhd" "" { Text "C:/Users/sam/Documents/vhdl/vga/trunk.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496714672402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496714672402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "man_cutting.vhd 2 1 " "Found 2 design units, including 1 entities, in source file man_cutting.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 man_cutting-SYN " "Found design unit 1: man_cutting-SYN" {  } { { "man_cutting.vhd" "" { Text "C:/Users/sam/Documents/vhdl/vga/man_cutting.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496714672405 ""} { "Info" "ISGN_ENTITY_NAME" "1 man_cutting " "Found entity 1: man_cutting" {  } { { "man_cutting.vhd" "" { Text "C:/Users/sam/Documents/vhdl/vga/man_cutting.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496714672405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496714672405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "man.vhd 2 1 " "Found 2 design units, including 1 entities, in source file man.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 man-SYN " "Found design unit 1: man-SYN" {  } { { "man.vhd" "" { Text "C:/Users/sam/Documents/vhdl/vga/man.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496714672407 ""} { "Info" "ISGN_ENTITY_NAME" "1 man " "Found entity 1: man" {  } { { "man.vhd" "" { Text "C:/Users/sam/Documents/vhdl/vga/man.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496714672407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496714672407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "left_tree.vhd 2 1 " "Found 2 design units, including 1 entities, in source file left_tree.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 left_tree-SYN " "Found design unit 1: left_tree-SYN" {  } { { "left_tree.vhd" "" { Text "C:/Users/sam/Documents/vhdl/vga/left_tree.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496714672410 ""} { "Info" "ISGN_ENTITY_NAME" "1 left_tree " "Found entity 1: left_tree" {  } { { "left_tree.vhd" "" { Text "C:/Users/sam/Documents/vhdl/vga/left_tree.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496714672410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496714672410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trunk_test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file trunk_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 trunk_test-SYN " "Found design unit 1: trunk_test-SYN" {  } { { "trunk_test.vhd" "" { Text "C:/Users/sam/Documents/vhdl/vga/trunk_test.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496714672443 ""} { "Info" "ISGN_ENTITY_NAME" "1 trunk_test " "Found entity 1: trunk_test" {  } { { "trunk_test.vhd" "" { Text "C:/Users/sam/Documents/vhdl/vga/trunk_test.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496714672443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496714672443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tree_root.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tree_root.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tree_root-SYN " "Found design unit 1: tree_root-SYN" {  } { { "tree_root.vhd" "" { Text "C:/Users/sam/Documents/vhdl/vga/tree_root.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496714672445 ""} { "Info" "ISGN_ENTITY_NAME" "1 tree_root " "Found entity 1: tree_root" {  } { { "tree_root.vhd" "" { Text "C:/Users/sam/Documents/vhdl/vga/tree_root.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496714672445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496714672445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "background.vhd 2 1 " "Found 2 design units, including 1 entities, in source file background.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 background-SYN " "Found design unit 1: background-SYN" {  } { { "background.vhd" "" { Text "C:/Users/sam/Documents/vhdl/vga/background.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496714672448 ""} { "Info" "ISGN_ENTITY_NAME" "1 background " "Found entity 1: background" {  } { { "background.vhd" "" { Text "C:/Users/sam/Documents/vhdl/vga/background.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496714672448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496714672448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_rom-behavior " "Found design unit 1: vga_rom-behavior" {  } { { "vga_rom.vhd" "" { Text "C:/Users/sam/Documents/vhdl/vga/vga_rom.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496714672451 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_rom " "Found entity 1: vga_rom" {  } { { "vga_rom.vhd" "" { Text "C:/Users/sam/Documents/vhdl/vga/vga_rom.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496714672451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496714672451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga-vga " "Found design unit 1: vga-vga" {  } { { "vga.vhd" "" { Text "C:/Users/sam/Documents/vhdl/vga/vga.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496714672453 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga " "Found entity 1: vga" {  } { { "vga.vhd" "" { Text "C:/Users/sam/Documents/vhdl/vga/vga.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496714672453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496714672453 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "ITrunkList vga_rom.vhd(10) " "VHDL error at vga_rom.vhd(10): object \"ITrunkList\" is used but not declared" {  } { { "vga_rom.vhd" "" { Text "C:/Users/sam/Documents/vhdl/vga/vga_rom.vhd" 10 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Quartus II" 0 -1 1496714672496 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "524 " "Peak virtual memory: 524 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1496714672959 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Jun 06 10:04:32 2017 " "Processing ended: Tue Jun 06 10:04:32 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1496714672959 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1496714672959 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1496714672959 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1496714672959 ""}
