// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
/*
 * Copyright (c) 2019 Fuzhou Rockchip Electronics Co., Ltd.
 */

#include "rv1126-firefly-nrk809.dtsi"
#include <dt-bindings/display/media-bus-format.h>

/ {
	model = "Firefly CAM-CRV1109S2U Board";
	compatible = "rockchip,rv1109-ai-cam-ddr3L-v1", "rockchip,rv1109";
	
	chosen {
		bootargs = "earlycon=uart8250,mmio32,0xff570000 console=ttyFIQ0 ro root=PARTLABEL=rootfs rootfstype=ext4 rootwait overlayroot=device:dev=PARTLABEL=userdata,fstype=ext4,mkfs=1 cgroup_enable=memory swapaccount=1 snd_aloop.index=7";
	};
	
	dummy_codec: dummy-codec {
		compatible = "rockchip,dummy-codec";
		#sound-dai-cells = <0>;
	};

	pdm_mic_array: pdm-mic_array {
		status = "okay";
		compatible = "simple-audio-card";
		simple-audio-card,name = "rockchip,pdm-mic-array";
		simple-audio-card,cpu {
			sound-dai = <&pdm>;
		};
		simple-audio-card,codec {
			sound-dai = <&dummy_codec>;
		};
	};


        adc_key: adc-keys {
                
		compatible = "adc-keys";
                autorepeat;
                io-channels = <&saradc 0>;
                io-channel-names = "buttons";
                keyup-threshold-microvolt = <1800000>;
                poll-interval = <100>;
                    
                recovery-key {
                        linux,code = <KEY_KP9>;
                        label = "recovery down";
                        press-threshold-microvolt = <300000>;
                };  

        };

	vcc2v8_avdd: vcc-avdd {
		compatible = "regulator-fixed";
		gpio = <&gpio3 RK_PD1 GPIO_ACTIVE_HIGH>;
		pinctrl-0 = <&vcc2v8_avdd_ctl>;
		pinctrl-names = "default";
		regulator-name = "vcc_avdd";
		vin-supply = <&vcc3v3_sys>;
		enable-active-high;
                regulator-always-on;
	};
	
	vcc1v2_dvdd: vcc1v2-dvdd {
		compatible = "regulator-fixed";
		gpio = <&gpio3 RK_PD4 GPIO_ACTIVE_HIGH>;
		pinctrl-0 = <&vcc1v2_dvdd_ctl>;
		pinctrl-names = "default";
		regulator-name = "vcc1v2_dvdd";
		vin-supply = <&vcc3v3_sys>;
		enable-active-high;
                regulator-always-on;
	};

	vcc1v3_dvdd: vcc1v3-dvdd {
		compatible = "regulator-fixed";
		gpio = <&gpio3 RK_PD7 GPIO_ACTIVE_HIGH>;
		pinctrl-0 = <&vcc1v3_dvdd_ctl>;
		pinctrl-names = "default";
		regulator-name = "vcc1v3_dvdd";
		vin-supply = <&vcc3v3_sys>;
		enable-active-high;
                regulator-always-on;
	};

	lcd_n: lcd-n {
		compatible = "regulator-fixed";
		gpio = <&gpio0 RK_PC3 GPIO_ACTIVE_HIGH>;
		pinctrl-0 = <&lcd_ctl>;
		pinctrl-names = "default";
		regulator-name = "lcd_n";
		enable-active-high;
                regulator-always-on;
	};

	backlight: backlight {
		status = "okay";
		compatible = "pwm-backlight";
		enable-gpios = <&gpio2 RK_PC0 GPIO_ACTIVE_HIGH>;
		pinctrl-0 = <&bl_ctl>;
		pinctrl-names = "default";
		pwms = <&pwm6 0 50000 1>;
    		polarity = <1>;
		brightness-levels = <
			  0   1   2   3   4   5   6   7
			  8   9  10  11  12  13  14  15
			 16  17  18  19  20  21  22  23
			 24  25  26  27  28  29  30  31
			 32  33  34  35  36  37  38  39
			 40  41  42  43  44  45  46  47
			 48  49  50  51  52  53  54  55
			 56  57  58  59  60  61  62  63
			 64  65  66  67  68  69  70  71
			 72  73  74  75  76  77  78  79
			 80  81  82  83  84  85  86  87
			 88  89  90  91  92  93  94  95
			 96  97  98  99 100 101 102 103
			104 105 106 107 108 109 110 111
			112 113 114 115 116 117 118 119
			120 121 122 123 124 125 126 127
			128 129 130 131 132 133 134 135
			136 137 138 139 140 141 142 143
			144 145 146 147 148 149 150 151
			152 153 154 155 156 157 158 159
			160 161 162 163 164 165 166 167
			168 169 170 171 172 173 174 175
			176 177 178 179 180 181 182 183
			184 185 186 187 188 189 190 191
			192 193 194 195 196 197 198 199
			200 201 202 203 204 205 206 207
			208 209 210 211 212 213 214 215
			216 217 218 219 220 221 222 223
			224 225 226 227 228 229 230 231
			232 233 234 235 236 237 238 239
			240 241 242 243 244 245 246 247
			248 249 250 251 252 253 254 255>;
		default-brightness-level = <200>;
	};

};

&display_subsystem {
	status = "okay";
};

&dsi {
	status = "okay";

	rockchip,lane-rate = <500>;
	panel@0 {
		compatible = "simple-panel-dsi";

		reg = <0>;
		backlight = <&backlight>;
		power-supply = <&lcd_n>;
		reset-gpios = <&gpio2 RK_PD7 GPIO_ACTIVE_LOW>; 

		dsi,flags = <(MIPI_DSI_MODE_VIDEO_BURST | MIPI_DSI_MODE_VIDEO |
				MIPI_DSI_MODE_LPM )>;
		dsi,format = <MIPI_DSI_FMT_RGB888>;
		bus-format = <MEDIA_BUS_FMT_RGB666_1X18>;
		dsi,lanes = <4>;

		prepare-delay-ms = <120>;
        	reset-delay-ms = <120>;
        	init-delay-ms = <120>;
        	enable-delay-ms = <120>;
        	unprepare-delay-ms = <120>;
        	disable-delay-ms = <120>;

		size,width = <120>;
		size,height = <170>;

		status = "okay";
		
		width-mm = <135>;
		height-mm = <217>;



		panel-init-sequence = [
			15 00 02 E0 00
				15 00 02 E1 93
				15 00 02 E2 65
				15 00 02 E3 F8

				15 00 02 E0 04
				15 00 02 2D 03

				15 00 02 E0 00
				15 00 02 80 03


				15 00 02 E0 01
				15 00 02 00 00

				15 00 02 E0 01
				15 00 02 4B 04

				15 00 02 00 00
				15 00 02 01 66

				15 00 02 17 00

				15 00 02 18 AF
				15 00 02 19 01
				15 00 02 1A 00
				15 00 02 1B AF

				15 00 02 1C 01
				15 00 02 1F 3E

				15 00 02 20 28
				15 00 02 21 28
				15 00 02 22 7E
				15 00 02 35 05

				15 00 02 37 09

				15 00 02 38 04
				15 00 02 39 00
				15 00 02 3A 01
				15 00 02 3C 76
				15 00 02 3D FF
				15 00 02 3E FF
				15 00 02 3F 7F

				15 00 02 40 06
				15 00 02 41 A0
				15 00 02 42 81
				15 00 02 43 08
				15 00 02 44 0B
				15 00 02 45 28

				15 00 02 55 0F
				15 00 02 56 01
				15 00 02 57 69
				15 00 02 58 0A
				15 00 02 59 0A
				15 00 02 5A 29
				15 00 02 5B 15
				
				15 00 02 5D 7C
				15 00 02 5E 66
				15 00 02 5F 57
				15 00 02 60 4A
				15 00 02 61 46
				15 00 02 62 36
				15 00 02 63 3A
				15 00 02 64 23
				15 00 02 65 3A
				15 00 02 66 38
				15 00 02 67 38
				15 00 02 68 55
				15 00 02 69 43
				15 00 02 6A 4A
				15 00 02 6B 3B
				15 00 02 6C 36
				15 00 02 6D 28
				15 00 02 6E 15
				15 00 02 6F 00
				15 00 02 70 7C
				15 00 02 71 66
				15 00 02 72 57
				15 00 02 73 4A
				15 00 02 74 46

				15 00 02 75 36
				15 00 02 76 3A
				15 00 02 77 23
				15 00 02 78 3A
				15 00 02 79 38
				15 00 02 7A 38
				15 00 02 7B 55
				15 00 02 7C 43
				15 00 02 7D 4A
				15 00 02 7E 3B
				15 00 02 7F 36
				15 00 02 80 28
				15 00 02 81 15
				15 00 02 82 00

				15 00 02 E0 02

				15 00 02 00 1E
				15 00 02 01 1E
				15 00 02 02 41
				15 00 02 03 41
				15 00 02 04 43
				15 00 02 05 43
				15 00 02 06 1F
				15 00 02 07 1F
				15 00 02 08 35
				15 00 02 09 1F
				15 00 02 0A 15
				15 00 02 0B 15
				15 00 02 0C 1F
				15 00 02 0D 47
				15 00 02 0E 47
				15 00 02 0F 45
				15 00 02 10 45
				15 00 02 11 4B
				15 00 02 12 4B
				15 00 02 13 49
				15 00 02 14 49
				15 00 02 15 1F

				15 00 02 16 1E
				15 00 02 17 1E
				15 00 02 18 40
				15 00 02 19 40
				15 00 02 1A 42
				15 00 02 1B 42
				15 00 02 1C 1F
				15 00 02 1D 1F
				15 00 02 1E 35
				15 00 02 1F 1F
				15 00 02 20 15
				15 00 02 21 15
				15 00 02 22 1F
				15 00 02 23 46
				15 00 02 24 46
				15 00 02 25 44
				15 00 02 26 44
				15 00 02 27 4A
				15 00 02 28 4A
				15 00 02 29 48
				15 00 02 2A 48
				15 00 02 2B 1F

				15 00 02 2C 1F
				15 00 02 2D 1F
				15 00 02 2E 42
				15 00 02 2F 42

				15 00 02 30 40
				15 00 02 31 40
				15 00 02 32 1E
				15 00 02 33 1E
				15 00 02 34 1F
				15 00 02 35 1F
				15 00 02 36 1E
				15 00 02 37 1E
				15 00 02 38 1F
				15 00 02 39 48
				15 00 02 3A 48
				15 00 02 3B 4A
				15 00 02 3C 4A
				15 00 02 3D 44
				15 00 02 3E 44
				15 00 02 3F 46
				15 00 02 40 46
				15 00 02 41 1F

				15 00 02 42 1F
				15 00 02 43 1F
				15 00 02 44 43
				15 00 02 45 43
				15 00 02 46 41
				15 00 02 47 41
				15 00 02 48 1E
				15 00 02 49 1E
				15 00 02 4A 1E
				15 00 02 4B 1F
				15 00 02 4C 1E
				15 00 02 4D 1E
				15 00 02 4E 1F
				15 00 02 4F 49
				15 00 02 50 49
				15 00 02 51 4B
				15 00 02 52 4B
				15 00 02 53 45
				15 00 02 54 45
				15 00 02 55 47
				15 00 02 56 47
				15 00 02 57 1F

				15 00 02 58 40
				15 00 02 59 00
				15 00 02 5A 00
				15 00 02 5B 30
				15 00 02 5C 03
				15 00 02 5D 30
				15 00 02 5E 01
				15 00 02 5F 02
				15 00 02 60 30

				15 00 02 61 01
				15 00 02 62 02
				15 00 02 63 14
				15 00 02 64 6A
				15 00 02 65 05
				15 00 02 66 12
				15 00 02 67 73
				15 00 02 68 05
				15 00 02 69 14
				15 00 02 6A 6A
				15 00 02 6B 08
				15 00 02 6C 00
				15 00 02 6D 00
				15 00 02 6E 00
				15 00 02 6F 88
				15 00 02 70 00
				15 00 02 71 00
				15 00 02 72 06
				15 00 02 73 7B
				15 00 02 74 00
				15 00 02 75 07
				15 00 02 76 00
				15 00 02 77 DD
				15 00 02 78 17
				15 00 02 79 0E
				15 00 02 7A 03
				15 00 02 7B 00
				15 00 02 7C 00
				15 00 02 7D 14
				15 00 02 7E 6A

				15 00 02 E0 04
				15 00 02 2B 2B
				15 00 02 2E 44
				15 00 02 09 11
				15 00 02 2D 03
				15 00 02 0E 48

				15 00 02 E0 00
				15 00 02 E6 02
				15 00 02 E7 02

				05 78 01 11
				05 05 01 29
				15 00 02 35 00
		];

		panel-exit-sequence = [
				05 05 01 28
				05 78 01 10
		];

		display-timings {
			native-mode = <&timing0>;
			timing0: timing0 {
		 		clock-frequency = <70000000>;//<80000000>;
		 		hactive = <800>;//<768>;
				vactive = <1280>;
		 		hsync-len = <10>;   //20, 50,10
		 		hback-porch = <10>; //50, 56,10
		 		hfront-porch = <180>;//50, 30,180
		 		vsync-len = <4>;//4
		 		vback-porch = <4>;//4
		 		vfront-porch = <8>;//8
		 		hsync-active = <0>;
		 		vsync-active = <0>;
		 		de-active = <0>;
		 		pixelclk-active = <0>;
	 		};
		};

		ports {
			#address-cells = <1>;
			#size-cells = <0>;

			port@0 {
				reg = <0>;
				panel_in_dsi: endpoint {
		      			remote-endpoint = <&dsi_out_panel>;
	      			};
			};
		};
	};

	ports {
		#address-cells = <1>;
		#size-cells = <0>;

		port@1 {
			reg = <1>;
			dsi_out_panel: endpoint {
		       		remote-endpoint = <&panel_in_dsi>;
	       		};
		};
	};
};

&route_dsi {
	status = "okay";
	logo,uboot = "logo.bmp";
	logo,kernel = "logo_kernel.bmp";

};

&pwm6 {
	status = "okay";
	pinctrl-names = "active";
	pinctrl-0 = <&pwm6m0_pins>;
};

&pwm2 {
	status = "okay";
	pinctrl-names = "active";
	pinctrl-0 = <&pwm2m0_pins>;
};

&pwm7 {
	status = "okay";
	pinctrl-names = "active";
	pinctrl-0 = <&pwm7m0_pins>;
};

&i2c0 {
	status = "okay";
	hym8563: hym8563@51 {
		 compatible = "haoyu,hym8563";
		 reg = <0x51>;
                 #clock-cells = <0>;
		 clock-frequency = <32768>;
		 clock-output-names = "rtc_32k";
	};

};

&i2c3 {
	status = "okay";
	pinctrl-0 = <&i2c3m1_xfer>;
	gsl3680: gsl3680@40 {
             status = "okay";
              compatible = "gslX680";
              reg = <0x41>;
              screen_max_x = <800>;
              screen_max_y = <1280>;
              touch-gpio = <&gpio2 RK_PD6 IRQ_TYPE_EDGE_RISING>;
              reset-gpio = <&gpio0 RK_PC2 GPIO_ACTIVE_HIGH>;
              flip-x = <1>;
              flip-y = <0>;
              swap-xy = <0>;
              gsl,fw = <1>;
     };

};

&i2c1 {
	status = "okay";
	clock-frequency = <400000>;

	/delete-node/ ar0230@10;
	/delete-node/ ov4689@36;
	/delete-node/ os04a10@36;

        gc2093: gc2093@7e {

		compatible = "galaxycore,gc2093";
                reg = <0x7e>;
                clocks = <&cru CLK_MIPICSI_OUT>;
                clock-names = "xvclk";
                power-domains = <&power RV1126_PD_VI>;
                pinctrl-names = "default";
                pinctrl-0 = <&mipicsi_clk1>;
                avdd-supply = <&vcc3v3_sys>;
		dovdd-supply = <&vcc_1v8>;
		dvdd-supply = <&vcc1v3_dvdd>;

		pwdn-gpios = <&gpio1 RK_PD4 GPIO_ACTIVE_HIGH>;
		reset-gpios = <&gpio1 RK_PD5 GPIO_ACTIVE_LOW>;

		rockchip,camera-module-index = <1>;
                rockchip,camera-module-facing = "front";
                rockchip,camera-module-name = "FF-RV1109-2-V1";
                rockchip,camera-module-lens-name = "40IR-2MP-F20";
                port {
                        ucam_out1: endpoint {
                                remote-endpoint = <&csi_dphy1_input>;
                                data-lanes = <1 2>;
                        };
                };
        };
};

&mipi_dphy {
	status = "okay";
};

&mpp_srv {
	status = "okay";
};

&csi_dphy1 {
	status = "okay";
	ports {
		port@0 {
			csi_dphy1_input: endpoint@1 {
				remote-endpoint = <&ucam_out1>;
				data-lanes = <1 2>;
			};
		};
		port@1 {
			csi_dphy1_output: endpoint@0 {
				remote-endpoint = <&isp_in>;
				data-lanes = <1 2>;
			};
		};
	};
};

&rkisp_vir0 {
	ports {
		port@0 {
			isp_in: endpoint@0 {
				remote-endpoint = <&csi_dphy1_output>;
			};
		};
		port@1 {
			isp0_out: endpoint@1 {
				remote-endpoint = <&ispp0_in>;
			};
		};
	};
};

&rkispp_vir0 {
	status = "okay";
	port {
		ispp0_in: endpoint@0 {
			remote-endpoint = <&isp0_out>;
		};
	};
};

&rkispp {
	status = "okay";
};

&pdm {
	status = "okay";
	#sound-dai-cells = <0>;
	pinctrl-names = "default";
	pinctrl-0 = <&pdmm1_clk
		     &pdmm1_clk1
		     &pdmm1_sdi1>;
};

&pinctrl {
	csi_ctl {
		vcc2v8_avdd_ctl: vcc2v8-avdd-ctl {
			rockchip,pins =
				<3 RK_PD1 RK_FUNC_GPIO &pcfg_pull_up>;
		};

		vcc1v2_dvdd_ctl: vcc1v2-dvdd-ctl {
			rockchip,pins =
				<3 RK_PD4 RK_FUNC_GPIO &pcfg_pull_up>;
		};

		vcc1v3_dvdd_ctl: vcc1v3-dvdd-ctl {
			rockchip,pins =
				<3 RK_PD7 RK_FUNC_GPIO &pcfg_pull_up>;
		};

		bl_ctl: bl-ctl {
			rockchip,pins =
				<2 RK_PC0 RK_FUNC_GPIO &pcfg_pull_up>;
		};
		
		lcd_ctl: lcd-ctl {
			rockchip,pins =
				<0 RK_PC3 RK_FUNC_GPIO &pcfg_pull_up>;
		};

		lcd_rst_ctl: lcd-rst-ctl {
			rockchip,pins =
				<2 RK_PD7 RK_FUNC_GPIO &pcfg_pull_up>;
		};


		bl_pwm_ctl: bl-pwm-ctl {
			rockchip,pins =
				<0 RK_PB2 RK_FUNC_GPIO &pcfg_pull_up>;
		};



	};
};


