Analysis & Synthesis report for RCB_FPGA_3_1
Mon Mar 11 17:26:28 2024
Quartus Prime Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |RCB_TOP|rcb_spi:rcb_spi_inst|spi_mode
 11. State Machine - |RCB_TOP|rcb_spi:rcb_spi_inst|state
 12. State Machine - |RCB_TOP|UART_TOP:R_UART_TOP_inst|UART:TEENSY_TX_UART|UART_TX:uart_tx_i|tx_pstate
 13. State Machine - |RCB_TOP|UART_TOP:R_UART_TOP_inst|UART:TEENSY_TX_UART|UART_RX:uart_rx_i|fsm_pstate
 14. State Machine - |RCB_TOP|UART_TOP:R_UART_TOP_inst|TX_Master:TX_Master_inst|state
 15. State Machine - |RCB_TOP|UART_TOP:R_UART_TOP_inst|RX_Slave:RX_Slave2|state
 16. State Machine - |RCB_TOP|UART_TOP:R_UART_TOP_inst|RX_Slave:RX_Slave1|state
 17. State Machine - |RCB_TOP|UART_TOP:R_UART_TOP_inst|RX_Slave:RX_Slave0|state
 18. State Machine - |RCB_TOP|UART_TOP:R_UART_TOP_inst|UART:RX_UART2|UART_TX:uart_tx_i|tx_pstate
 19. State Machine - |RCB_TOP|UART_TOP:R_UART_TOP_inst|UART:RX_UART2|UART_RX:uart_rx_i|fsm_pstate
 20. State Machine - |RCB_TOP|UART_TOP:R_UART_TOP_inst|UART:RX_UART1|UART_TX:uart_tx_i|tx_pstate
 21. State Machine - |RCB_TOP|UART_TOP:R_UART_TOP_inst|UART:RX_UART1|UART_RX:uart_rx_i|fsm_pstate
 22. State Machine - |RCB_TOP|UART_TOP:R_UART_TOP_inst|UART:RX_UART0|UART_TX:uart_tx_i|tx_pstate
 23. State Machine - |RCB_TOP|UART_TOP:R_UART_TOP_inst|UART:RX_UART0|UART_RX:uart_rx_i|fsm_pstate
 24. State Machine - |RCB_TOP|UART_TOP:L_UART_TOP_inst|UART:TEENSY_TX_UART|UART_TX:uart_tx_i|tx_pstate
 25. State Machine - |RCB_TOP|UART_TOP:L_UART_TOP_inst|UART:TEENSY_TX_UART|UART_RX:uart_rx_i|fsm_pstate
 26. State Machine - |RCB_TOP|UART_TOP:L_UART_TOP_inst|TX_Master:TX_Master_inst|state
 27. State Machine - |RCB_TOP|UART_TOP:L_UART_TOP_inst|RX_Slave:RX_Slave2|state
 28. State Machine - |RCB_TOP|UART_TOP:L_UART_TOP_inst|RX_Slave:RX_Slave1|state
 29. State Machine - |RCB_TOP|UART_TOP:L_UART_TOP_inst|RX_Slave:RX_Slave0|state
 30. State Machine - |RCB_TOP|UART_TOP:L_UART_TOP_inst|UART:RX_UART2|UART_TX:uart_tx_i|tx_pstate
 31. State Machine - |RCB_TOP|UART_TOP:L_UART_TOP_inst|UART:RX_UART2|UART_RX:uart_rx_i|fsm_pstate
 32. State Machine - |RCB_TOP|UART_TOP:L_UART_TOP_inst|UART:RX_UART1|UART_TX:uart_tx_i|tx_pstate
 33. State Machine - |RCB_TOP|UART_TOP:L_UART_TOP_inst|UART:RX_UART1|UART_RX:uart_rx_i|fsm_pstate
 34. State Machine - |RCB_TOP|UART_TOP:L_UART_TOP_inst|UART:RX_UART0|UART_TX:uart_tx_i|tx_pstate
 35. State Machine - |RCB_TOP|UART_TOP:L_UART_TOP_inst|UART:RX_UART0|UART_RX:uart_rx_i|fsm_pstate
 36. State Machine - |RCB_TOP|ADC_Master:ADC_Master_inst|state
 37. State Machine - |RCB_TOP|ADC_Master:ADC_Master_inst|i2c_master:i2c_comm|state
 38. User-Specified and Inferred Latches
 39. Registers Removed During Synthesis
 40. Removed Registers Triggering Further Register Optimizations
 41. General Register Statistics
 42. Inverted Register Statistics
 43. Multiplexer Restructuring Statistics (Restructuring Performed)
 44. Source assignments for UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst0|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|altsyncram_llg1:FIFOram
 45. Source assignments for UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst1|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|altsyncram_llg1:FIFOram
 46. Source assignments for UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst2|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|altsyncram_llg1:FIFOram
 47. Source assignments for UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst0|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|altsyncram_llg1:FIFOram
 48. Source assignments for UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst1|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|altsyncram_llg1:FIFOram
 49. Source assignments for UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst2|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|altsyncram_llg1:FIFOram
 50. Parameter Settings for User Entity Instance: ADC_Master:ADC_Master_inst
 51. Parameter Settings for User Entity Instance: ADC_Master:ADC_Master_inst|i2c_master:i2c_comm
 52. Parameter Settings for User Entity Instance: UART_TOP:L_UART_TOP_inst|UART:RX_UART0
 53. Parameter Settings for User Entity Instance: UART_TOP:L_UART_TOP_inst|UART:RX_UART0|UART_CLK_DIV:os_clk_divider_i
 54. Parameter Settings for User Entity Instance: UART_TOP:L_UART_TOP_inst|UART:RX_UART0|UART_DEBOUNCER:\use_debouncer_g:debouncer_i
 55. Parameter Settings for User Entity Instance: UART_TOP:L_UART_TOP_inst|UART:RX_UART0|UART_RX:uart_rx_i
 56. Parameter Settings for User Entity Instance: UART_TOP:L_UART_TOP_inst|UART:RX_UART0|UART_RX:uart_rx_i|UART_CLK_DIV:rx_clk_divider_i
 57. Parameter Settings for User Entity Instance: UART_TOP:L_UART_TOP_inst|UART:RX_UART0|UART_TX:uart_tx_i
 58. Parameter Settings for User Entity Instance: UART_TOP:L_UART_TOP_inst|UART:RX_UART0|UART_TX:uart_tx_i|UART_CLK_DIV:tx_clk_divider_i
 59. Parameter Settings for User Entity Instance: UART_TOP:L_UART_TOP_inst|UART:RX_UART1
 60. Parameter Settings for User Entity Instance: UART_TOP:L_UART_TOP_inst|UART:RX_UART1|UART_CLK_DIV:os_clk_divider_i
 61. Parameter Settings for User Entity Instance: UART_TOP:L_UART_TOP_inst|UART:RX_UART1|UART_DEBOUNCER:\use_debouncer_g:debouncer_i
 62. Parameter Settings for User Entity Instance: UART_TOP:L_UART_TOP_inst|UART:RX_UART1|UART_RX:uart_rx_i
 63. Parameter Settings for User Entity Instance: UART_TOP:L_UART_TOP_inst|UART:RX_UART1|UART_RX:uart_rx_i|UART_CLK_DIV:rx_clk_divider_i
 64. Parameter Settings for User Entity Instance: UART_TOP:L_UART_TOP_inst|UART:RX_UART1|UART_TX:uart_tx_i
 65. Parameter Settings for User Entity Instance: UART_TOP:L_UART_TOP_inst|UART:RX_UART1|UART_TX:uart_tx_i|UART_CLK_DIV:tx_clk_divider_i
 66. Parameter Settings for User Entity Instance: UART_TOP:L_UART_TOP_inst|UART:RX_UART2
 67. Parameter Settings for User Entity Instance: UART_TOP:L_UART_TOP_inst|UART:RX_UART2|UART_CLK_DIV:os_clk_divider_i
 68. Parameter Settings for User Entity Instance: UART_TOP:L_UART_TOP_inst|UART:RX_UART2|UART_DEBOUNCER:\use_debouncer_g:debouncer_i
 69. Parameter Settings for User Entity Instance: UART_TOP:L_UART_TOP_inst|UART:RX_UART2|UART_RX:uart_rx_i
 70. Parameter Settings for User Entity Instance: UART_TOP:L_UART_TOP_inst|UART:RX_UART2|UART_RX:uart_rx_i|UART_CLK_DIV:rx_clk_divider_i
 71. Parameter Settings for User Entity Instance: UART_TOP:L_UART_TOP_inst|UART:RX_UART2|UART_TX:uart_tx_i
 72. Parameter Settings for User Entity Instance: UART_TOP:L_UART_TOP_inst|UART:RX_UART2|UART_TX:uart_tx_i|UART_CLK_DIV:tx_clk_divider_i
 73. Parameter Settings for User Entity Instance: UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst0|scfifo:scfifo_component
 74. Parameter Settings for User Entity Instance: UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst1|scfifo:scfifo_component
 75. Parameter Settings for User Entity Instance: UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst2|scfifo:scfifo_component
 76. Parameter Settings for User Entity Instance: UART_TOP:L_UART_TOP_inst|UART:TEENSY_TX_UART
 77. Parameter Settings for User Entity Instance: UART_TOP:L_UART_TOP_inst|UART:TEENSY_TX_UART|UART_CLK_DIV:os_clk_divider_i
 78. Parameter Settings for User Entity Instance: UART_TOP:L_UART_TOP_inst|UART:TEENSY_TX_UART|UART_DEBOUNCER:\use_debouncer_g:debouncer_i
 79. Parameter Settings for User Entity Instance: UART_TOP:L_UART_TOP_inst|UART:TEENSY_TX_UART|UART_RX:uart_rx_i
 80. Parameter Settings for User Entity Instance: UART_TOP:L_UART_TOP_inst|UART:TEENSY_TX_UART|UART_RX:uart_rx_i|UART_CLK_DIV:rx_clk_divider_i
 81. Parameter Settings for User Entity Instance: UART_TOP:L_UART_TOP_inst|UART:TEENSY_TX_UART|UART_TX:uart_tx_i
 82. Parameter Settings for User Entity Instance: UART_TOP:L_UART_TOP_inst|UART:TEENSY_TX_UART|UART_TX:uart_tx_i|UART_CLK_DIV:tx_clk_divider_i
 83. Parameter Settings for User Entity Instance: UART_TOP:R_UART_TOP_inst|UART:RX_UART0
 84. Parameter Settings for User Entity Instance: UART_TOP:R_UART_TOP_inst|UART:RX_UART0|UART_CLK_DIV:os_clk_divider_i
 85. Parameter Settings for User Entity Instance: UART_TOP:R_UART_TOP_inst|UART:RX_UART0|UART_DEBOUNCER:\use_debouncer_g:debouncer_i
 86. Parameter Settings for User Entity Instance: UART_TOP:R_UART_TOP_inst|UART:RX_UART0|UART_RX:uart_rx_i
 87. Parameter Settings for User Entity Instance: UART_TOP:R_UART_TOP_inst|UART:RX_UART0|UART_RX:uart_rx_i|UART_CLK_DIV:rx_clk_divider_i
 88. Parameter Settings for User Entity Instance: UART_TOP:R_UART_TOP_inst|UART:RX_UART0|UART_TX:uart_tx_i
 89. Parameter Settings for User Entity Instance: UART_TOP:R_UART_TOP_inst|UART:RX_UART0|UART_TX:uart_tx_i|UART_CLK_DIV:tx_clk_divider_i
 90. Parameter Settings for User Entity Instance: UART_TOP:R_UART_TOP_inst|UART:RX_UART1
 91. Parameter Settings for User Entity Instance: UART_TOP:R_UART_TOP_inst|UART:RX_UART1|UART_CLK_DIV:os_clk_divider_i
 92. Parameter Settings for User Entity Instance: UART_TOP:R_UART_TOP_inst|UART:RX_UART1|UART_DEBOUNCER:\use_debouncer_g:debouncer_i
 93. Parameter Settings for User Entity Instance: UART_TOP:R_UART_TOP_inst|UART:RX_UART1|UART_RX:uart_rx_i
 94. Parameter Settings for User Entity Instance: UART_TOP:R_UART_TOP_inst|UART:RX_UART1|UART_RX:uart_rx_i|UART_CLK_DIV:rx_clk_divider_i
 95. Parameter Settings for User Entity Instance: UART_TOP:R_UART_TOP_inst|UART:RX_UART1|UART_TX:uart_tx_i
 96. Parameter Settings for User Entity Instance: UART_TOP:R_UART_TOP_inst|UART:RX_UART1|UART_TX:uart_tx_i|UART_CLK_DIV:tx_clk_divider_i
 97. Parameter Settings for User Entity Instance: UART_TOP:R_UART_TOP_inst|UART:RX_UART2
 98. Parameter Settings for User Entity Instance: UART_TOP:R_UART_TOP_inst|UART:RX_UART2|UART_CLK_DIV:os_clk_divider_i
 99. Parameter Settings for User Entity Instance: UART_TOP:R_UART_TOP_inst|UART:RX_UART2|UART_DEBOUNCER:\use_debouncer_g:debouncer_i
100. Parameter Settings for User Entity Instance: UART_TOP:R_UART_TOP_inst|UART:RX_UART2|UART_RX:uart_rx_i
101. Parameter Settings for User Entity Instance: UART_TOP:R_UART_TOP_inst|UART:RX_UART2|UART_RX:uart_rx_i|UART_CLK_DIV:rx_clk_divider_i
102. Parameter Settings for User Entity Instance: UART_TOP:R_UART_TOP_inst|UART:RX_UART2|UART_TX:uart_tx_i
103. Parameter Settings for User Entity Instance: UART_TOP:R_UART_TOP_inst|UART:RX_UART2|UART_TX:uart_tx_i|UART_CLK_DIV:tx_clk_divider_i
104. Parameter Settings for User Entity Instance: UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst0|scfifo:scfifo_component
105. Parameter Settings for User Entity Instance: UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst1|scfifo:scfifo_component
106. Parameter Settings for User Entity Instance: UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst2|scfifo:scfifo_component
107. Parameter Settings for User Entity Instance: UART_TOP:R_UART_TOP_inst|UART:TEENSY_TX_UART
108. Parameter Settings for User Entity Instance: UART_TOP:R_UART_TOP_inst|UART:TEENSY_TX_UART|UART_CLK_DIV:os_clk_divider_i
109. Parameter Settings for User Entity Instance: UART_TOP:R_UART_TOP_inst|UART:TEENSY_TX_UART|UART_DEBOUNCER:\use_debouncer_g:debouncer_i
110. Parameter Settings for User Entity Instance: UART_TOP:R_UART_TOP_inst|UART:TEENSY_TX_UART|UART_RX:uart_rx_i
111. Parameter Settings for User Entity Instance: UART_TOP:R_UART_TOP_inst|UART:TEENSY_TX_UART|UART_RX:uart_rx_i|UART_CLK_DIV:rx_clk_divider_i
112. Parameter Settings for User Entity Instance: UART_TOP:R_UART_TOP_inst|UART:TEENSY_TX_UART|UART_TX:uart_tx_i
113. Parameter Settings for User Entity Instance: UART_TOP:R_UART_TOP_inst|UART:TEENSY_TX_UART|UART_TX:uart_tx_i|UART_CLK_DIV:tx_clk_divider_i
114. Parameter Settings for User Entity Instance: rcb_spi:rcb_spi_inst
115. Parameter Settings for Inferred Entity Instance: ADC_Master:ADC_Master_inst|lpm_divide:Mod0
116. scfifo Parameter Settings by Entity Instance
117. Port Connectivity Checks: "rcb_spi:rcb_spi_inst"
118. Port Connectivity Checks: "FAN:FAN2_inst"
119. Port Connectivity Checks: "FAN:FAN1_inst"
120. Port Connectivity Checks: "UART_TOP:R_UART_TOP_inst"
121. Port Connectivity Checks: "UART_TOP:L_UART_TOP_inst|UART:TEENSY_TX_UART|UART_CLK_DIV:os_clk_divider_i"
122. Port Connectivity Checks: "UART_TOP:L_UART_TOP_inst|UART:TEENSY_TX_UART"
123. Port Connectivity Checks: "UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst2"
124. Port Connectivity Checks: "UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst1"
125. Port Connectivity Checks: "UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst0"
126. Port Connectivity Checks: "UART_TOP:L_UART_TOP_inst|TX_Master:TX_Master_inst"
127. Port Connectivity Checks: "UART_TOP:L_UART_TOP_inst|RX_Slave:RX_Slave2"
128. Port Connectivity Checks: "UART_TOP:L_UART_TOP_inst|RX_Slave:RX_Slave1"
129. Port Connectivity Checks: "UART_TOP:L_UART_TOP_inst|RX_Slave:RX_Slave0"
130. Port Connectivity Checks: "UART_TOP:L_UART_TOP_inst|UART:RX_UART2"
131. Port Connectivity Checks: "UART_TOP:L_UART_TOP_inst|UART:RX_UART1"
132. Port Connectivity Checks: "UART_TOP:L_UART_TOP_inst|UART:RX_UART0|UART_CLK_DIV:os_clk_divider_i"
133. Port Connectivity Checks: "UART_TOP:L_UART_TOP_inst|UART:RX_UART0"
134. Port Connectivity Checks: "UART_TOP:L_UART_TOP_inst"
135. Port Connectivity Checks: "rcb_registers:i_rcb_registers"
136. Port Connectivity Checks: "ADC_Master:ADC_Master_inst|i2c_master:i2c_comm"
137. Port Connectivity Checks: "ADC_Master:ADC_Master_inst"
138. Post-Synthesis Netlist Statistics for Top Partition
139. Elapsed Time Per Partition
140. Analysis & Synthesis Messages
141. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                        ;
+------------------------------------+------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Mar 11 17:26:28 2024          ;
; Quartus Prime Version              ; 22.1std.2 Build 922 07/20/2023 SC Lite Edition ;
; Revision Name                      ; RCB_FPGA_3_1                                   ;
; Top-level Entity Name              ; RCB_TOP                                        ;
; Family                             ; MAX 10                                         ;
; Total logic elements               ; 1,762                                          ;
;     Total combinational functions  ; 1,468                                          ;
;     Dedicated logic registers      ; 985                                            ;
; Total registers                    ; 985                                            ;
; Total pins                         ; 156                                            ;
; Total virtual pins                 ; 0                                              ;
; Total memory bits                  ; 24,576                                         ;
; Embedded Multiplier 9-bit elements ; 0                                              ;
; Total PLLs                         ; 0                                              ;
; UFM blocks                         ; 0                                              ;
; ADC blocks                         ; 0                                              ;
+------------------------------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M40DCF256I7G     ;                    ;
; Top-level entity name                                            ; RCB_TOP            ; RCB_FPGA_3_1       ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 10          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 10          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
;     Processors 9-10        ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                      ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                  ; Library ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------+---------+
; uart/uart.vhd                    ; yes             ; User VHDL File               ; G:/My Drive/FPGA/git/RCB_Rev_B/uart/uart.vhd                                  ;         ;
; uart/comp/uart_tx.vhd            ; yes             ; User VHDL File               ; G:/My Drive/FPGA/git/RCB_Rev_B/uart/comp/uart_tx.vhd                          ;         ;
; uart/comp/uart_rx.vhd            ; yes             ; User VHDL File               ; G:/My Drive/FPGA/git/RCB_Rev_B/uart/comp/uart_rx.vhd                          ;         ;
; uart/comp/uart_parity.vhd        ; yes             ; User VHDL File               ; G:/My Drive/FPGA/git/RCB_Rev_B/uart/comp/uart_parity.vhd                      ;         ;
; uart/comp/uart_debouncer.vhd     ; yes             ; User VHDL File               ; G:/My Drive/FPGA/git/RCB_Rev_B/uart/comp/uart_debouncer.vhd                   ;         ;
; uart/comp/uart_clk_div.vhd       ; yes             ; User VHDL File               ; G:/My Drive/FPGA/git/RCB_Rev_B/uart/comp/uart_clk_div.vhd                     ;         ;
; UART_TOP.vhd                     ; yes             ; User VHDL File               ; G:/My Drive/FPGA/git/RCB_Rev_B/UART_TOP.vhd                                   ;         ;
; i2c_master.vhd                   ; yes             ; User VHDL File               ; G:/My Drive/FPGA/git/RCB_Rev_B/i2c_master.vhd                                 ;         ;
; ADC_Master.vhd                   ; yes             ; User VHDL File               ; G:/My Drive/FPGA/git/RCB_Rev_B/ADC_Master.vhd                                 ;         ;
; rcb_registers.vhd                ; yes             ; User VHDL File               ; G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd                              ;         ;
; Fan.vhd                          ; yes             ; User VHDL File               ; G:/My Drive/FPGA/git/RCB_Rev_B/Fan.vhd                                        ;         ;
; RCB_TOP.vhd                      ; yes             ; User VHDL File               ; G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd                                    ;         ;
; source/rcb_spi.v                 ; yes             ; User Verilog HDL File        ; G:/My Drive/FPGA/git/RCB_Rev_B/source/rcb_spi.v                               ;         ;
; RX_FIFO.vhd                      ; yes             ; User Wizard-Generated File   ; G:/My Drive/FPGA/git/RCB_Rev_B/RX_FIFO.vhd                                    ;         ;
; source/rcb_parameters.v          ; yes             ; Auto-Found Verilog HDL File  ; G:/My Drive/FPGA/git/RCB_Rev_B/source/rcb_parameters.v                        ;         ;
; rx_slave.vhd                     ; yes             ; Auto-Found VHDL File         ; G:/My Drive/FPGA/git/RCB_Rev_B/rx_slave.vhd                                   ;         ;
; tx_master.vhd                    ; yes             ; Auto-Found VHDL File         ; G:/My Drive/FPGA/git/RCB_Rev_B/tx_master.vhd                                  ;         ;
; scfifo.tdf                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/scfifo.tdf          ;         ;
; a_regfifo.inc                    ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/a_regfifo.inc       ;         ;
; a_dpfifo.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/a_dpfifo.inc        ;         ;
; a_i2fifo.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/a_i2fifo.inc        ;         ;
; a_fffifo.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/a_fffifo.inc        ;         ;
; a_f2fifo.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/a_f2fifo.inc        ;         ;
; aglobal221.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/aglobal221.inc      ;         ;
; db/scfifo_bn21.tdf               ; yes             ; Auto-Generated Megafunction  ; G:/My Drive/FPGA/git/RCB_Rev_B/db/scfifo_bn21.tdf                             ;         ;
; db/a_dpfifo_ue21.tdf             ; yes             ; Auto-Generated Megafunction  ; G:/My Drive/FPGA/git/RCB_Rev_B/db/a_dpfifo_ue21.tdf                           ;         ;
; db/altsyncram_llg1.tdf           ; yes             ; Auto-Generated Megafunction  ; G:/My Drive/FPGA/git/RCB_Rev_B/db/altsyncram_llg1.tdf                         ;         ;
; db/cmpr_c78.tdf                  ; yes             ; Auto-Generated Megafunction  ; G:/My Drive/FPGA/git/RCB_Rev_B/db/cmpr_c78.tdf                                ;         ;
; db/cntr_nka.tdf                  ; yes             ; Auto-Generated Megafunction  ; G:/My Drive/FPGA/git/RCB_Rev_B/db/cntr_nka.tdf                                ;         ;
; db/cntr_4l6.tdf                  ; yes             ; Auto-Generated Megafunction  ; G:/My Drive/FPGA/git/RCB_Rev_B/db/cntr_4l6.tdf                                ;         ;
; db/cntr_oka.tdf                  ; yes             ; Auto-Generated Megafunction  ; G:/My Drive/FPGA/git/RCB_Rev_B/db/cntr_oka.tdf                                ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_divide.tdf      ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/abs_divider.inc     ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sign_div_unsign.inc ;         ;
; db/lpm_divide_ckl.tdf            ; yes             ; Auto-Generated Megafunction  ; G:/My Drive/FPGA/git/RCB_Rev_B/db/lpm_divide_ckl.tdf                          ;         ;
; db/sign_div_unsign_bkh.tdf       ; yes             ; Auto-Generated Megafunction  ; G:/My Drive/FPGA/git/RCB_Rev_B/db/sign_div_unsign_bkh.tdf                     ;         ;
; db/alt_u_div_0fe.tdf             ; yes             ; Auto-Generated Megafunction  ; G:/My Drive/FPGA/git/RCB_Rev_B/db/alt_u_div_0fe.tdf                           ;         ;
; db/add_sub_t3c.tdf               ; yes             ; Auto-Generated Megafunction  ; G:/My Drive/FPGA/git/RCB_Rev_B/db/add_sub_t3c.tdf                             ;         ;
; db/add_sub_u3c.tdf               ; yes             ; Auto-Generated Megafunction  ; G:/My Drive/FPGA/git/RCB_Rev_B/db/add_sub_u3c.tdf                             ;         ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimated Total logic elements              ; 1,762          ;
;                                             ;                ;
; Total combinational functions               ; 1468           ;
; Logic element usage by number of LUT inputs ;                ;
;     -- 4 input functions                    ; 769            ;
;     -- 3 input functions                    ; 245            ;
;     -- <=2 input functions                  ; 454            ;
;                                             ;                ;
; Logic elements by mode                      ;                ;
;     -- normal mode                          ; 1170           ;
;     -- arithmetic mode                      ; 298            ;
;                                             ;                ;
; Total registers                             ; 985            ;
;     -- Dedicated logic registers            ; 985            ;
;     -- I/O registers                        ; 0              ;
;                                             ;                ;
; I/O pins                                    ; 156            ;
; Total memory bits                           ; 24576          ;
;                                             ;                ;
; Embedded Multiplier 9-bit elements          ; 0              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLK_100M~input ;
; Maximum fan-out                             ; 1033           ;
; Total fan-out                               ; 8857           ;
; Average fan-out                             ; 3.15           ;
+---------------------------------------------+----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                        ;
+--------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node                             ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                                                     ; Entity Name         ; Library Name ;
+--------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; |RCB_TOP                                               ; 1468 (13)           ; 985 (0)                   ; 24576       ; 0          ; 0            ; 0       ; 0         ; 156  ; 0            ; 0          ; |RCB_TOP                                                                                                                                                ; RCB_TOP             ; work         ;
;    |ADC_Master:ADC_Master_inst|                        ; 222 (85)            ; 75 (40)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RCB_TOP|ADC_Master:ADC_Master_inst                                                                                                                     ; ADC_Master          ; work         ;
;       |i2c_master:i2c_comm|                            ; 83 (83)             ; 35 (35)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RCB_TOP|ADC_Master:ADC_Master_inst|i2c_master:i2c_comm                                                                                                 ; i2c_master          ; work         ;
;       |lpm_divide:Mod0|                                ; 54 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RCB_TOP|ADC_Master:ADC_Master_inst|lpm_divide:Mod0                                                                                                     ; lpm_divide          ; work         ;
;          |lpm_divide_ckl:auto_generated|               ; 54 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RCB_TOP|ADC_Master:ADC_Master_inst|lpm_divide:Mod0|lpm_divide_ckl:auto_generated                                                                       ; lpm_divide_ckl      ; work         ;
;             |sign_div_unsign_bkh:divider|              ; 54 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RCB_TOP|ADC_Master:ADC_Master_inst|lpm_divide:Mod0|lpm_divide_ckl:auto_generated|sign_div_unsign_bkh:divider                                           ; sign_div_unsign_bkh ; work         ;
;                |alt_u_div_0fe:divider|                 ; 54 (54)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RCB_TOP|ADC_Master:ADC_Master_inst|lpm_divide:Mod0|lpm_divide_ckl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_0fe:divider                     ; alt_u_div_0fe       ; work         ;
;    |UART_TOP:L_UART_TOP_inst|                          ; 513 (0)             ; 330 (0)                   ; 12288       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RCB_TOP|UART_TOP:L_UART_TOP_inst                                                                                                                       ; UART_TOP            ; work         ;
;       |RX_FIFO:RX_FIFO_inst0|                          ; 64 (0)              ; 40 (0)                    ; 4096        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RCB_TOP|UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst0                                                                                                 ; RX_FIFO             ; work         ;
;          |scfifo:scfifo_component|                     ; 64 (0)              ; 40 (0)                    ; 4096        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RCB_TOP|UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst0|scfifo:scfifo_component                                                                         ; scfifo              ; work         ;
;             |scfifo_bn21:auto_generated|               ; 64 (0)              ; 40 (0)                    ; 4096        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RCB_TOP|UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst0|scfifo:scfifo_component|scfifo_bn21:auto_generated                                              ; scfifo_bn21         ; work         ;
;                |a_dpfifo_ue21:dpfifo|                  ; 64 (35)             ; 40 (14)                   ; 4096        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RCB_TOP|UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst0|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo                         ; a_dpfifo_ue21       ; work         ;
;                   |altsyncram_llg1:FIFOram|            ; 0 (0)               ; 0 (0)                     ; 4096        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RCB_TOP|UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst0|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|altsyncram_llg1:FIFOram ; altsyncram_llg1     ; work         ;
;                   |cntr_4l6:usedw_counter|             ; 10 (10)             ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RCB_TOP|UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst0|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|cntr_4l6:usedw_counter  ; cntr_4l6            ; work         ;
;                   |cntr_nka:rd_ptr_msb|                ; 9 (9)               ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RCB_TOP|UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst0|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|cntr_nka:rd_ptr_msb     ; cntr_nka            ; work         ;
;                   |cntr_oka:wr_ptr|                    ; 10 (10)             ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RCB_TOP|UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst0|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|cntr_oka:wr_ptr         ; cntr_oka            ; work         ;
;       |RX_FIFO:RX_FIFO_inst1|                          ; 64 (0)              ; 40 (0)                    ; 4096        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RCB_TOP|UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst1                                                                                                 ; RX_FIFO             ; work         ;
;          |scfifo:scfifo_component|                     ; 64 (0)              ; 40 (0)                    ; 4096        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RCB_TOP|UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst1|scfifo:scfifo_component                                                                         ; scfifo              ; work         ;
;             |scfifo_bn21:auto_generated|               ; 64 (0)              ; 40 (0)                    ; 4096        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RCB_TOP|UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst1|scfifo:scfifo_component|scfifo_bn21:auto_generated                                              ; scfifo_bn21         ; work         ;
;                |a_dpfifo_ue21:dpfifo|                  ; 64 (35)             ; 40 (14)                   ; 4096        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RCB_TOP|UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst1|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo                         ; a_dpfifo_ue21       ; work         ;
;                   |altsyncram_llg1:FIFOram|            ; 0 (0)               ; 0 (0)                     ; 4096        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RCB_TOP|UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst1|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|altsyncram_llg1:FIFOram ; altsyncram_llg1     ; work         ;
;                   |cntr_4l6:usedw_counter|             ; 10 (10)             ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RCB_TOP|UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst1|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|cntr_4l6:usedw_counter  ; cntr_4l6            ; work         ;
;                   |cntr_nka:rd_ptr_msb|                ; 9 (9)               ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RCB_TOP|UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst1|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|cntr_nka:rd_ptr_msb     ; cntr_nka            ; work         ;
;                   |cntr_oka:wr_ptr|                    ; 10 (10)             ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RCB_TOP|UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst1|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|cntr_oka:wr_ptr         ; cntr_oka            ; work         ;
;       |RX_FIFO:RX_FIFO_inst2|                          ; 64 (0)              ; 40 (0)                    ; 4096        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RCB_TOP|UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst2                                                                                                 ; RX_FIFO             ; work         ;
;          |scfifo:scfifo_component|                     ; 64 (0)              ; 40 (0)                    ; 4096        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RCB_TOP|UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst2|scfifo:scfifo_component                                                                         ; scfifo              ; work         ;
;             |scfifo_bn21:auto_generated|               ; 64 (0)              ; 40 (0)                    ; 4096        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RCB_TOP|UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst2|scfifo:scfifo_component|scfifo_bn21:auto_generated                                              ; scfifo_bn21         ; work         ;
;                |a_dpfifo_ue21:dpfifo|                  ; 64 (35)             ; 40 (14)                   ; 4096        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RCB_TOP|UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst2|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo                         ; a_dpfifo_ue21       ; work         ;
;                   |altsyncram_llg1:FIFOram|            ; 0 (0)               ; 0 (0)                     ; 4096        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RCB_TOP|UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst2|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|altsyncram_llg1:FIFOram ; altsyncram_llg1     ; work         ;
;                   |cntr_4l6:usedw_counter|             ; 10 (10)             ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RCB_TOP|UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst2|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|cntr_4l6:usedw_counter  ; cntr_4l6            ; work         ;
;                   |cntr_nka:rd_ptr_msb|                ; 9 (9)               ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RCB_TOP|UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst2|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|cntr_nka:rd_ptr_msb     ; cntr_nka            ; work         ;
;                   |cntr_oka:wr_ptr|                    ; 10 (10)             ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RCB_TOP|UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst2|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|cntr_oka:wr_ptr         ; cntr_oka            ; work         ;
;       |RX_Slave:RX_Slave0|                             ; 46 (46)             ; 21 (21)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RCB_TOP|UART_TOP:L_UART_TOP_inst|RX_Slave:RX_Slave0                                                                                                    ; RX_Slave            ; work         ;
;       |RX_Slave:RX_Slave1|                             ; 46 (46)             ; 21 (21)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RCB_TOP|UART_TOP:L_UART_TOP_inst|RX_Slave:RX_Slave1                                                                                                    ; RX_Slave            ; work         ;
;       |RX_Slave:RX_Slave2|                             ; 46 (46)             ; 21 (21)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RCB_TOP|UART_TOP:L_UART_TOP_inst|RX_Slave:RX_Slave2                                                                                                    ; RX_Slave            ; work         ;
;       |TX_Master:TX_Master_inst|                       ; 84 (84)             ; 38 (38)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RCB_TOP|UART_TOP:L_UART_TOP_inst|TX_Master:TX_Master_inst                                                                                              ; TX_Master           ; work         ;
;       |UART:RX_UART0|                                  ; 24 (1)              ; 29 (2)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RCB_TOP|UART_TOP:L_UART_TOP_inst|UART:RX_UART0                                                                                                         ; UART                ; work         ;
;          |UART_DEBOUNCER:\use_debouncer_g:debouncer_i| ; 2 (2)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RCB_TOP|UART_TOP:L_UART_TOP_inst|UART:RX_UART0|UART_DEBOUNCER:\use_debouncer_g:debouncer_i                                                             ; UART_DEBOUNCER      ; work         ;
;          |UART_RX:uart_rx_i|                           ; 21 (12)             ; 23 (17)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RCB_TOP|UART_TOP:L_UART_TOP_inst|UART:RX_UART0|UART_RX:uart_rx_i                                                                                       ; UART_RX             ; work         ;
;             |UART_CLK_DIV:rx_clk_divider_i|            ; 9 (9)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RCB_TOP|UART_TOP:L_UART_TOP_inst|UART:RX_UART0|UART_RX:uart_rx_i|UART_CLK_DIV:rx_clk_divider_i                                                         ; UART_CLK_DIV        ; work         ;
;       |UART:RX_UART1|                                  ; 24 (1)              ; 29 (2)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RCB_TOP|UART_TOP:L_UART_TOP_inst|UART:RX_UART1                                                                                                         ; UART                ; work         ;
;          |UART_DEBOUNCER:\use_debouncer_g:debouncer_i| ; 2 (2)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RCB_TOP|UART_TOP:L_UART_TOP_inst|UART:RX_UART1|UART_DEBOUNCER:\use_debouncer_g:debouncer_i                                                             ; UART_DEBOUNCER      ; work         ;
;          |UART_RX:uart_rx_i|                           ; 21 (12)             ; 23 (17)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RCB_TOP|UART_TOP:L_UART_TOP_inst|UART:RX_UART1|UART_RX:uart_rx_i                                                                                       ; UART_RX             ; work         ;
;             |UART_CLK_DIV:rx_clk_divider_i|            ; 9 (9)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RCB_TOP|UART_TOP:L_UART_TOP_inst|UART:RX_UART1|UART_RX:uart_rx_i|UART_CLK_DIV:rx_clk_divider_i                                                         ; UART_CLK_DIV        ; work         ;
;       |UART:RX_UART2|                                  ; 24 (1)              ; 29 (2)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RCB_TOP|UART_TOP:L_UART_TOP_inst|UART:RX_UART2                                                                                                         ; UART                ; work         ;
;          |UART_DEBOUNCER:\use_debouncer_g:debouncer_i| ; 2 (2)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RCB_TOP|UART_TOP:L_UART_TOP_inst|UART:RX_UART2|UART_DEBOUNCER:\use_debouncer_g:debouncer_i                                                             ; UART_DEBOUNCER      ; work         ;
;          |UART_RX:uart_rx_i|                           ; 21 (12)             ; 23 (17)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RCB_TOP|UART_TOP:L_UART_TOP_inst|UART:RX_UART2|UART_RX:uart_rx_i                                                                                       ; UART_RX             ; work         ;
;             |UART_CLK_DIV:rx_clk_divider_i|            ; 9 (9)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RCB_TOP|UART_TOP:L_UART_TOP_inst|UART:RX_UART2|UART_RX:uart_rx_i|UART_CLK_DIV:rx_clk_divider_i                                                         ; UART_CLK_DIV        ; work         ;
;       |UART:TEENSY_TX_UART|                            ; 27 (0)              ; 22 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RCB_TOP|UART_TOP:L_UART_TOP_inst|UART:TEENSY_TX_UART                                                                                                   ; UART                ; work         ;
;          |UART_TX:uart_tx_i|                           ; 27 (19)             ; 22 (17)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RCB_TOP|UART_TOP:L_UART_TOP_inst|UART:TEENSY_TX_UART|UART_TX:uart_tx_i                                                                                 ; UART_TX             ; work         ;
;             |UART_CLK_DIV:tx_clk_divider_i|            ; 8 (8)               ; 5 (5)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RCB_TOP|UART_TOP:L_UART_TOP_inst|UART:TEENSY_TX_UART|UART_TX:uart_tx_i|UART_CLK_DIV:tx_clk_divider_i                                                   ; UART_CLK_DIV        ; work         ;
;    |UART_TOP:R_UART_TOP_inst|                          ; 513 (0)             ; 330 (0)                   ; 12288       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RCB_TOP|UART_TOP:R_UART_TOP_inst                                                                                                                       ; UART_TOP            ; work         ;
;       |RX_FIFO:RX_FIFO_inst0|                          ; 64 (0)              ; 40 (0)                    ; 4096        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RCB_TOP|UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst0                                                                                                 ; RX_FIFO             ; work         ;
;          |scfifo:scfifo_component|                     ; 64 (0)              ; 40 (0)                    ; 4096        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RCB_TOP|UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst0|scfifo:scfifo_component                                                                         ; scfifo              ; work         ;
;             |scfifo_bn21:auto_generated|               ; 64 (0)              ; 40 (0)                    ; 4096        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RCB_TOP|UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst0|scfifo:scfifo_component|scfifo_bn21:auto_generated                                              ; scfifo_bn21         ; work         ;
;                |a_dpfifo_ue21:dpfifo|                  ; 64 (35)             ; 40 (14)                   ; 4096        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RCB_TOP|UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst0|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo                         ; a_dpfifo_ue21       ; work         ;
;                   |altsyncram_llg1:FIFOram|            ; 0 (0)               ; 0 (0)                     ; 4096        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RCB_TOP|UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst0|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|altsyncram_llg1:FIFOram ; altsyncram_llg1     ; work         ;
;                   |cntr_4l6:usedw_counter|             ; 10 (10)             ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RCB_TOP|UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst0|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|cntr_4l6:usedw_counter  ; cntr_4l6            ; work         ;
;                   |cntr_nka:rd_ptr_msb|                ; 9 (9)               ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RCB_TOP|UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst0|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|cntr_nka:rd_ptr_msb     ; cntr_nka            ; work         ;
;                   |cntr_oka:wr_ptr|                    ; 10 (10)             ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RCB_TOP|UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst0|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|cntr_oka:wr_ptr         ; cntr_oka            ; work         ;
;       |RX_FIFO:RX_FIFO_inst1|                          ; 64 (0)              ; 40 (0)                    ; 4096        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RCB_TOP|UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst1                                                                                                 ; RX_FIFO             ; work         ;
;          |scfifo:scfifo_component|                     ; 64 (0)              ; 40 (0)                    ; 4096        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RCB_TOP|UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst1|scfifo:scfifo_component                                                                         ; scfifo              ; work         ;
;             |scfifo_bn21:auto_generated|               ; 64 (0)              ; 40 (0)                    ; 4096        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RCB_TOP|UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst1|scfifo:scfifo_component|scfifo_bn21:auto_generated                                              ; scfifo_bn21         ; work         ;
;                |a_dpfifo_ue21:dpfifo|                  ; 64 (35)             ; 40 (14)                   ; 4096        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RCB_TOP|UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst1|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo                         ; a_dpfifo_ue21       ; work         ;
;                   |altsyncram_llg1:FIFOram|            ; 0 (0)               ; 0 (0)                     ; 4096        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RCB_TOP|UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst1|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|altsyncram_llg1:FIFOram ; altsyncram_llg1     ; work         ;
;                   |cntr_4l6:usedw_counter|             ; 10 (10)             ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RCB_TOP|UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst1|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|cntr_4l6:usedw_counter  ; cntr_4l6            ; work         ;
;                   |cntr_nka:rd_ptr_msb|                ; 9 (9)               ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RCB_TOP|UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst1|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|cntr_nka:rd_ptr_msb     ; cntr_nka            ; work         ;
;                   |cntr_oka:wr_ptr|                    ; 10 (10)             ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RCB_TOP|UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst1|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|cntr_oka:wr_ptr         ; cntr_oka            ; work         ;
;       |RX_FIFO:RX_FIFO_inst2|                          ; 64 (0)              ; 40 (0)                    ; 4096        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RCB_TOP|UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst2                                                                                                 ; RX_FIFO             ; work         ;
;          |scfifo:scfifo_component|                     ; 64 (0)              ; 40 (0)                    ; 4096        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RCB_TOP|UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst2|scfifo:scfifo_component                                                                         ; scfifo              ; work         ;
;             |scfifo_bn21:auto_generated|               ; 64 (0)              ; 40 (0)                    ; 4096        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RCB_TOP|UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst2|scfifo:scfifo_component|scfifo_bn21:auto_generated                                              ; scfifo_bn21         ; work         ;
;                |a_dpfifo_ue21:dpfifo|                  ; 64 (35)             ; 40 (14)                   ; 4096        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RCB_TOP|UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst2|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo                         ; a_dpfifo_ue21       ; work         ;
;                   |altsyncram_llg1:FIFOram|            ; 0 (0)               ; 0 (0)                     ; 4096        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RCB_TOP|UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst2|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|altsyncram_llg1:FIFOram ; altsyncram_llg1     ; work         ;
;                   |cntr_4l6:usedw_counter|             ; 10 (10)             ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RCB_TOP|UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst2|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|cntr_4l6:usedw_counter  ; cntr_4l6            ; work         ;
;                   |cntr_nka:rd_ptr_msb|                ; 9 (9)               ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RCB_TOP|UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst2|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|cntr_nka:rd_ptr_msb     ; cntr_nka            ; work         ;
;                   |cntr_oka:wr_ptr|                    ; 10 (10)             ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RCB_TOP|UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst2|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|cntr_oka:wr_ptr         ; cntr_oka            ; work         ;
;       |RX_Slave:RX_Slave0|                             ; 46 (46)             ; 21 (21)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RCB_TOP|UART_TOP:R_UART_TOP_inst|RX_Slave:RX_Slave0                                                                                                    ; RX_Slave            ; work         ;
;       |RX_Slave:RX_Slave1|                             ; 46 (46)             ; 21 (21)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RCB_TOP|UART_TOP:R_UART_TOP_inst|RX_Slave:RX_Slave1                                                                                                    ; RX_Slave            ; work         ;
;       |RX_Slave:RX_Slave2|                             ; 46 (46)             ; 21 (21)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RCB_TOP|UART_TOP:R_UART_TOP_inst|RX_Slave:RX_Slave2                                                                                                    ; RX_Slave            ; work         ;
;       |TX_Master:TX_Master_inst|                       ; 84 (84)             ; 38 (38)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RCB_TOP|UART_TOP:R_UART_TOP_inst|TX_Master:TX_Master_inst                                                                                              ; TX_Master           ; work         ;
;       |UART:RX_UART0|                                  ; 24 (1)              ; 29 (2)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RCB_TOP|UART_TOP:R_UART_TOP_inst|UART:RX_UART0                                                                                                         ; UART                ; work         ;
;          |UART_DEBOUNCER:\use_debouncer_g:debouncer_i| ; 2 (2)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RCB_TOP|UART_TOP:R_UART_TOP_inst|UART:RX_UART0|UART_DEBOUNCER:\use_debouncer_g:debouncer_i                                                             ; UART_DEBOUNCER      ; work         ;
;          |UART_RX:uart_rx_i|                           ; 21 (12)             ; 23 (17)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RCB_TOP|UART_TOP:R_UART_TOP_inst|UART:RX_UART0|UART_RX:uart_rx_i                                                                                       ; UART_RX             ; work         ;
;             |UART_CLK_DIV:rx_clk_divider_i|            ; 9 (9)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RCB_TOP|UART_TOP:R_UART_TOP_inst|UART:RX_UART0|UART_RX:uart_rx_i|UART_CLK_DIV:rx_clk_divider_i                                                         ; UART_CLK_DIV        ; work         ;
;       |UART:RX_UART1|                                  ; 24 (1)              ; 29 (2)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RCB_TOP|UART_TOP:R_UART_TOP_inst|UART:RX_UART1                                                                                                         ; UART                ; work         ;
;          |UART_DEBOUNCER:\use_debouncer_g:debouncer_i| ; 2 (2)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RCB_TOP|UART_TOP:R_UART_TOP_inst|UART:RX_UART1|UART_DEBOUNCER:\use_debouncer_g:debouncer_i                                                             ; UART_DEBOUNCER      ; work         ;
;          |UART_RX:uart_rx_i|                           ; 21 (12)             ; 23 (17)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RCB_TOP|UART_TOP:R_UART_TOP_inst|UART:RX_UART1|UART_RX:uart_rx_i                                                                                       ; UART_RX             ; work         ;
;             |UART_CLK_DIV:rx_clk_divider_i|            ; 9 (9)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RCB_TOP|UART_TOP:R_UART_TOP_inst|UART:RX_UART1|UART_RX:uart_rx_i|UART_CLK_DIV:rx_clk_divider_i                                                         ; UART_CLK_DIV        ; work         ;
;       |UART:RX_UART2|                                  ; 24 (1)              ; 29 (2)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RCB_TOP|UART_TOP:R_UART_TOP_inst|UART:RX_UART2                                                                                                         ; UART                ; work         ;
;          |UART_DEBOUNCER:\use_debouncer_g:debouncer_i| ; 2 (2)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RCB_TOP|UART_TOP:R_UART_TOP_inst|UART:RX_UART2|UART_DEBOUNCER:\use_debouncer_g:debouncer_i                                                             ; UART_DEBOUNCER      ; work         ;
;          |UART_RX:uart_rx_i|                           ; 21 (12)             ; 23 (17)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RCB_TOP|UART_TOP:R_UART_TOP_inst|UART:RX_UART2|UART_RX:uart_rx_i                                                                                       ; UART_RX             ; work         ;
;             |UART_CLK_DIV:rx_clk_divider_i|            ; 9 (9)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RCB_TOP|UART_TOP:R_UART_TOP_inst|UART:RX_UART2|UART_RX:uart_rx_i|UART_CLK_DIV:rx_clk_divider_i                                                         ; UART_CLK_DIV        ; work         ;
;       |UART:TEENSY_TX_UART|                            ; 27 (0)              ; 22 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RCB_TOP|UART_TOP:R_UART_TOP_inst|UART:TEENSY_TX_UART                                                                                                   ; UART                ; work         ;
;          |UART_TX:uart_tx_i|                           ; 27 (19)             ; 22 (17)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RCB_TOP|UART_TOP:R_UART_TOP_inst|UART:TEENSY_TX_UART|UART_TX:uart_tx_i                                                                                 ; UART_TX             ; work         ;
;             |UART_CLK_DIV:tx_clk_divider_i|            ; 8 (8)               ; 5 (5)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RCB_TOP|UART_TOP:R_UART_TOP_inst|UART:TEENSY_TX_UART|UART_TX:uart_tx_i|UART_CLK_DIV:tx_clk_divider_i                                                   ; UART_CLK_DIV        ; work         ;
;    |rcb_registers:i_rcb_registers|                     ; 36 (36)             ; 144 (144)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RCB_TOP|rcb_registers:i_rcb_registers                                                                                                                  ; rcb_registers       ; work         ;
;    |rcb_spi:rcb_spi_inst|                              ; 171 (171)           ; 106 (106)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RCB_TOP|rcb_spi:rcb_spi_inst                                                                                                                           ; rcb_spi             ; work         ;
+--------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                                                      ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst0|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|altsyncram_llg1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 512          ; 8            ; 512          ; 8            ; 4096 ; None ;
; UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst1|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|altsyncram_llg1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 512          ; 8            ; 512          ; 8            ; 4096 ; None ;
; UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst2|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|altsyncram_llg1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 512          ; 8            ; 512          ; 8            ; 4096 ; None ;
; UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst0|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|altsyncram_llg1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 512          ; 8            ; 512          ; 8            ; 4096 ; None ;
; UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst1|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|altsyncram_llg1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 512          ; 8            ; 512          ; 8            ; 4096 ; None ;
; UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst2|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|altsyncram_llg1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 512          ; 8            ; 512          ; 8            ; 4096 ; None ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                     ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                         ; IP Include File ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------+-----------------+
; Altera ; FIFO         ; 22.1    ; N/A          ; N/A          ; |RCB_TOP|UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst0 ; RX_FIFO.vhd     ;
; Altera ; FIFO         ; 22.1    ; N/A          ; N/A          ; |RCB_TOP|UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst1 ; RX_FIFO.vhd     ;
; Altera ; FIFO         ; 22.1    ; N/A          ; N/A          ; |RCB_TOP|UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst2 ; RX_FIFO.vhd     ;
; Altera ; FIFO         ; 22.1    ; N/A          ; N/A          ; |RCB_TOP|UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst0 ; RX_FIFO.vhd     ;
; Altera ; FIFO         ; 22.1    ; N/A          ; N/A          ; |RCB_TOP|UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst1 ; RX_FIFO.vhd     ;
; Altera ; FIFO         ; 22.1    ; N/A          ; N/A          ; |RCB_TOP|UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst2 ; RX_FIFO.vhd     ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------+
; State Machine - |RCB_TOP|rcb_spi:rcb_spi_inst|spi_mode                               ;
+---------------------+--------------------+---------------------+---------------------+
; Name                ; spi_mode.READ_MODE ; spi_mode.UNDEF_MODE ; spi_mode.WRITE_MODE ;
+---------------------+--------------------+---------------------+---------------------+
; spi_mode.UNDEF_MODE ; 0                  ; 0                   ; 0                   ;
; spi_mode.READ_MODE  ; 1                  ; 1                   ; 0                   ;
; spi_mode.WRITE_MODE ; 0                  ; 1                   ; 1                   ;
+---------------------+--------------------+---------------------+---------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------+
; State Machine - |RCB_TOP|rcb_spi:rcb_spi_inst|state                                       ;
+-----------------+-----------------+------------+-----------+------------+-----------------+
; Name            ; state.MOSI_DATA ; state.ADDR ; state.CMD ; state.IDLE ; state.MISO_DATA ;
+-----------------+-----------------+------------+-----------+------------+-----------------+
; state.IDLE      ; 0               ; 0          ; 0         ; 0          ; 0               ;
; state.CMD       ; 0               ; 0          ; 1         ; 1          ; 0               ;
; state.ADDR      ; 0               ; 1          ; 0         ; 1          ; 0               ;
; state.MOSI_DATA ; 1               ; 0          ; 0         ; 1          ; 0               ;
; state.MISO_DATA ; 0               ; 0          ; 0         ; 1          ; 1               ;
+-----------------+-----------------+------------+-----------+------------+-----------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |RCB_TOP|UART_TOP:R_UART_TOP_inst|UART:TEENSY_TX_UART|UART_TX:uart_tx_i|tx_pstate                                           ;
+---------------------+-------------------+---------------------+--------------------+--------------------+------------------+----------------+
; Name                ; tx_pstate.stopbit ; tx_pstate.paritybit ; tx_pstate.databits ; tx_pstate.startbit ; tx_pstate.txsync ; tx_pstate.idle ;
+---------------------+-------------------+---------------------+--------------------+--------------------+------------------+----------------+
; tx_pstate.idle      ; 0                 ; 0                   ; 0                  ; 0                  ; 0                ; 0              ;
; tx_pstate.txsync    ; 0                 ; 0                   ; 0                  ; 0                  ; 1                ; 1              ;
; tx_pstate.startbit  ; 0                 ; 0                   ; 0                  ; 1                  ; 0                ; 1              ;
; tx_pstate.databits  ; 0                 ; 0                   ; 1                  ; 0                  ; 0                ; 1              ;
; tx_pstate.paritybit ; 0                 ; 1                   ; 0                  ; 0                  ; 0                ; 1              ;
; tx_pstate.stopbit   ; 1                 ; 0                   ; 0                  ; 0                  ; 0                ; 1              ;
+---------------------+-------------------+---------------------+--------------------+--------------------+------------------+----------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |RCB_TOP|UART_TOP:R_UART_TOP_inst|UART:TEENSY_TX_UART|UART_RX:uart_rx_i|fsm_pstate                             ;
+----------------------+--------------------+----------------------+---------------------+---------------------+-----------------+
; Name                 ; fsm_pstate.stopbit ; fsm_pstate.paritybit ; fsm_pstate.databits ; fsm_pstate.startbit ; fsm_pstate.idle ;
+----------------------+--------------------+----------------------+---------------------+---------------------+-----------------+
; fsm_pstate.idle      ; 0                  ; 0                    ; 0                   ; 0                   ; 0               ;
; fsm_pstate.startbit  ; 0                  ; 0                    ; 0                   ; 1                   ; 1               ;
; fsm_pstate.databits  ; 0                  ; 0                    ; 1                   ; 0                   ; 1               ;
; fsm_pstate.paritybit ; 0                  ; 1                    ; 0                   ; 0                   ; 1               ;
; fsm_pstate.stopbit   ; 1                  ; 0                    ; 0                   ; 0                   ; 1               ;
+----------------------+--------------------+----------------------+---------------------+---------------------+-----------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |RCB_TOP|UART_TOP:R_UART_TOP_inst|TX_Master:TX_Master_inst|state                                                                                ;
+----------------------+----------------------+---------------------+-----------------+--------------------+---------------------+-----------------+--------------+
; Name                 ; state.S_WRITE_UART_D ; state.S_VAL_TX_UART ; state.S_CLR_RDY ; state.S_WRITE_UART ; state.S_ERROR_STATE ; state.S_TX_DATA ; state.S_IDLE ;
+----------------------+----------------------+---------------------+-----------------+--------------------+---------------------+-----------------+--------------+
; state.S_IDLE         ; 0                    ; 0                   ; 0               ; 0                  ; 0                   ; 0               ; 0            ;
; state.S_TX_DATA      ; 0                    ; 0                   ; 0               ; 0                  ; 0                   ; 1               ; 1            ;
; state.S_ERROR_STATE  ; 0                    ; 0                   ; 0               ; 0                  ; 1                   ; 0               ; 1            ;
; state.S_WRITE_UART   ; 0                    ; 0                   ; 0               ; 1                  ; 0                   ; 0               ; 1            ;
; state.S_CLR_RDY      ; 0                    ; 0                   ; 1               ; 0                  ; 0                   ; 0               ; 1            ;
; state.S_VAL_TX_UART  ; 0                    ; 1                   ; 0               ; 0                  ; 0                   ; 0               ; 1            ;
; state.S_WRITE_UART_D ; 1                    ; 0                   ; 0               ; 0                  ; 0                   ; 0               ; 1            ;
+----------------------+----------------------+---------------------+-----------------+--------------------+---------------------+-----------------+--------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------+
; State Machine - |RCB_TOP|UART_TOP:R_UART_TOP_inst|RX_Slave:RX_Slave2|state ;
+--------------------+--------------------+-------------------+--------------+
; Name               ; state.S_FIFO_WRITE ; state.S_DATA_WAIT ; state.S_IDLE ;
+--------------------+--------------------+-------------------+--------------+
; state.S_IDLE       ; 0                  ; 0                 ; 0            ;
; state.S_DATA_WAIT  ; 0                  ; 1                 ; 1            ;
; state.S_FIFO_WRITE ; 1                  ; 0                 ; 1            ;
+--------------------+--------------------+-------------------+--------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------+
; State Machine - |RCB_TOP|UART_TOP:R_UART_TOP_inst|RX_Slave:RX_Slave1|state ;
+--------------------+--------------------+-------------------+--------------+
; Name               ; state.S_FIFO_WRITE ; state.S_DATA_WAIT ; state.S_IDLE ;
+--------------------+--------------------+-------------------+--------------+
; state.S_IDLE       ; 0                  ; 0                 ; 0            ;
; state.S_DATA_WAIT  ; 0                  ; 1                 ; 1            ;
; state.S_FIFO_WRITE ; 1                  ; 0                 ; 1            ;
+--------------------+--------------------+-------------------+--------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------+
; State Machine - |RCB_TOP|UART_TOP:R_UART_TOP_inst|RX_Slave:RX_Slave0|state ;
+--------------------+--------------------+-------------------+--------------+
; Name               ; state.S_FIFO_WRITE ; state.S_DATA_WAIT ; state.S_IDLE ;
+--------------------+--------------------+-------------------+--------------+
; state.S_IDLE       ; 0                  ; 0                 ; 0            ;
; state.S_DATA_WAIT  ; 0                  ; 1                 ; 1            ;
; state.S_FIFO_WRITE ; 1                  ; 0                 ; 1            ;
+--------------------+--------------------+-------------------+--------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |RCB_TOP|UART_TOP:R_UART_TOP_inst|UART:RX_UART2|UART_TX:uart_tx_i|tx_pstate                                                 ;
+---------------------+-------------------+---------------------+--------------------+--------------------+------------------+----------------+
; Name                ; tx_pstate.stopbit ; tx_pstate.paritybit ; tx_pstate.databits ; tx_pstate.startbit ; tx_pstate.txsync ; tx_pstate.idle ;
+---------------------+-------------------+---------------------+--------------------+--------------------+------------------+----------------+
; tx_pstate.idle      ; 0                 ; 0                   ; 0                  ; 0                  ; 0                ; 0              ;
; tx_pstate.txsync    ; 0                 ; 0                   ; 0                  ; 0                  ; 1                ; 1              ;
; tx_pstate.startbit  ; 0                 ; 0                   ; 0                  ; 1                  ; 0                ; 1              ;
; tx_pstate.databits  ; 0                 ; 0                   ; 1                  ; 0                  ; 0                ; 1              ;
; tx_pstate.paritybit ; 0                 ; 1                   ; 0                  ; 0                  ; 0                ; 1              ;
; tx_pstate.stopbit   ; 1                 ; 0                   ; 0                  ; 0                  ; 0                ; 1              ;
+---------------------+-------------------+---------------------+--------------------+--------------------+------------------+----------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |RCB_TOP|UART_TOP:R_UART_TOP_inst|UART:RX_UART2|UART_RX:uart_rx_i|fsm_pstate                                   ;
+----------------------+--------------------+----------------------+---------------------+---------------------+-----------------+
; Name                 ; fsm_pstate.stopbit ; fsm_pstate.paritybit ; fsm_pstate.databits ; fsm_pstate.startbit ; fsm_pstate.idle ;
+----------------------+--------------------+----------------------+---------------------+---------------------+-----------------+
; fsm_pstate.idle      ; 0                  ; 0                    ; 0                   ; 0                   ; 0               ;
; fsm_pstate.startbit  ; 0                  ; 0                    ; 0                   ; 1                   ; 1               ;
; fsm_pstate.databits  ; 0                  ; 0                    ; 1                   ; 0                   ; 1               ;
; fsm_pstate.paritybit ; 0                  ; 1                    ; 0                   ; 0                   ; 1               ;
; fsm_pstate.stopbit   ; 1                  ; 0                    ; 0                   ; 0                   ; 1               ;
+----------------------+--------------------+----------------------+---------------------+---------------------+-----------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |RCB_TOP|UART_TOP:R_UART_TOP_inst|UART:RX_UART1|UART_TX:uart_tx_i|tx_pstate                                                 ;
+---------------------+-------------------+---------------------+--------------------+--------------------+------------------+----------------+
; Name                ; tx_pstate.stopbit ; tx_pstate.paritybit ; tx_pstate.databits ; tx_pstate.startbit ; tx_pstate.txsync ; tx_pstate.idle ;
+---------------------+-------------------+---------------------+--------------------+--------------------+------------------+----------------+
; tx_pstate.idle      ; 0                 ; 0                   ; 0                  ; 0                  ; 0                ; 0              ;
; tx_pstate.txsync    ; 0                 ; 0                   ; 0                  ; 0                  ; 1                ; 1              ;
; tx_pstate.startbit  ; 0                 ; 0                   ; 0                  ; 1                  ; 0                ; 1              ;
; tx_pstate.databits  ; 0                 ; 0                   ; 1                  ; 0                  ; 0                ; 1              ;
; tx_pstate.paritybit ; 0                 ; 1                   ; 0                  ; 0                  ; 0                ; 1              ;
; tx_pstate.stopbit   ; 1                 ; 0                   ; 0                  ; 0                  ; 0                ; 1              ;
+---------------------+-------------------+---------------------+--------------------+--------------------+------------------+----------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |RCB_TOP|UART_TOP:R_UART_TOP_inst|UART:RX_UART1|UART_RX:uart_rx_i|fsm_pstate                                   ;
+----------------------+--------------------+----------------------+---------------------+---------------------+-----------------+
; Name                 ; fsm_pstate.stopbit ; fsm_pstate.paritybit ; fsm_pstate.databits ; fsm_pstate.startbit ; fsm_pstate.idle ;
+----------------------+--------------------+----------------------+---------------------+---------------------+-----------------+
; fsm_pstate.idle      ; 0                  ; 0                    ; 0                   ; 0                   ; 0               ;
; fsm_pstate.startbit  ; 0                  ; 0                    ; 0                   ; 1                   ; 1               ;
; fsm_pstate.databits  ; 0                  ; 0                    ; 1                   ; 0                   ; 1               ;
; fsm_pstate.paritybit ; 0                  ; 1                    ; 0                   ; 0                   ; 1               ;
; fsm_pstate.stopbit   ; 1                  ; 0                    ; 0                   ; 0                   ; 1               ;
+----------------------+--------------------+----------------------+---------------------+---------------------+-----------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |RCB_TOP|UART_TOP:R_UART_TOP_inst|UART:RX_UART0|UART_TX:uart_tx_i|tx_pstate                                                 ;
+---------------------+-------------------+---------------------+--------------------+--------------------+------------------+----------------+
; Name                ; tx_pstate.stopbit ; tx_pstate.paritybit ; tx_pstate.databits ; tx_pstate.startbit ; tx_pstate.txsync ; tx_pstate.idle ;
+---------------------+-------------------+---------------------+--------------------+--------------------+------------------+----------------+
; tx_pstate.idle      ; 0                 ; 0                   ; 0                  ; 0                  ; 0                ; 0              ;
; tx_pstate.txsync    ; 0                 ; 0                   ; 0                  ; 0                  ; 1                ; 1              ;
; tx_pstate.startbit  ; 0                 ; 0                   ; 0                  ; 1                  ; 0                ; 1              ;
; tx_pstate.databits  ; 0                 ; 0                   ; 1                  ; 0                  ; 0                ; 1              ;
; tx_pstate.paritybit ; 0                 ; 1                   ; 0                  ; 0                  ; 0                ; 1              ;
; tx_pstate.stopbit   ; 1                 ; 0                   ; 0                  ; 0                  ; 0                ; 1              ;
+---------------------+-------------------+---------------------+--------------------+--------------------+------------------+----------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |RCB_TOP|UART_TOP:R_UART_TOP_inst|UART:RX_UART0|UART_RX:uart_rx_i|fsm_pstate                                   ;
+----------------------+--------------------+----------------------+---------------------+---------------------+-----------------+
; Name                 ; fsm_pstate.stopbit ; fsm_pstate.paritybit ; fsm_pstate.databits ; fsm_pstate.startbit ; fsm_pstate.idle ;
+----------------------+--------------------+----------------------+---------------------+---------------------+-----------------+
; fsm_pstate.idle      ; 0                  ; 0                    ; 0                   ; 0                   ; 0               ;
; fsm_pstate.startbit  ; 0                  ; 0                    ; 0                   ; 1                   ; 1               ;
; fsm_pstate.databits  ; 0                  ; 0                    ; 1                   ; 0                   ; 1               ;
; fsm_pstate.paritybit ; 0                  ; 1                    ; 0                   ; 0                   ; 1               ;
; fsm_pstate.stopbit   ; 1                  ; 0                    ; 0                   ; 0                   ; 1               ;
+----------------------+--------------------+----------------------+---------------------+---------------------+-----------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |RCB_TOP|UART_TOP:L_UART_TOP_inst|UART:TEENSY_TX_UART|UART_TX:uart_tx_i|tx_pstate                                           ;
+---------------------+-------------------+---------------------+--------------------+--------------------+------------------+----------------+
; Name                ; tx_pstate.stopbit ; tx_pstate.paritybit ; tx_pstate.databits ; tx_pstate.startbit ; tx_pstate.txsync ; tx_pstate.idle ;
+---------------------+-------------------+---------------------+--------------------+--------------------+------------------+----------------+
; tx_pstate.idle      ; 0                 ; 0                   ; 0                  ; 0                  ; 0                ; 0              ;
; tx_pstate.txsync    ; 0                 ; 0                   ; 0                  ; 0                  ; 1                ; 1              ;
; tx_pstate.startbit  ; 0                 ; 0                   ; 0                  ; 1                  ; 0                ; 1              ;
; tx_pstate.databits  ; 0                 ; 0                   ; 1                  ; 0                  ; 0                ; 1              ;
; tx_pstate.paritybit ; 0                 ; 1                   ; 0                  ; 0                  ; 0                ; 1              ;
; tx_pstate.stopbit   ; 1                 ; 0                   ; 0                  ; 0                  ; 0                ; 1              ;
+---------------------+-------------------+---------------------+--------------------+--------------------+------------------+----------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |RCB_TOP|UART_TOP:L_UART_TOP_inst|UART:TEENSY_TX_UART|UART_RX:uart_rx_i|fsm_pstate                             ;
+----------------------+--------------------+----------------------+---------------------+---------------------+-----------------+
; Name                 ; fsm_pstate.stopbit ; fsm_pstate.paritybit ; fsm_pstate.databits ; fsm_pstate.startbit ; fsm_pstate.idle ;
+----------------------+--------------------+----------------------+---------------------+---------------------+-----------------+
; fsm_pstate.idle      ; 0                  ; 0                    ; 0                   ; 0                   ; 0               ;
; fsm_pstate.startbit  ; 0                  ; 0                    ; 0                   ; 1                   ; 1               ;
; fsm_pstate.databits  ; 0                  ; 0                    ; 1                   ; 0                   ; 1               ;
; fsm_pstate.paritybit ; 0                  ; 1                    ; 0                   ; 0                   ; 1               ;
; fsm_pstate.stopbit   ; 1                  ; 0                    ; 0                   ; 0                   ; 1               ;
+----------------------+--------------------+----------------------+---------------------+---------------------+-----------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |RCB_TOP|UART_TOP:L_UART_TOP_inst|TX_Master:TX_Master_inst|state                                                                                ;
+----------------------+----------------------+---------------------+-----------------+--------------------+---------------------+-----------------+--------------+
; Name                 ; state.S_WRITE_UART_D ; state.S_VAL_TX_UART ; state.S_CLR_RDY ; state.S_WRITE_UART ; state.S_ERROR_STATE ; state.S_TX_DATA ; state.S_IDLE ;
+----------------------+----------------------+---------------------+-----------------+--------------------+---------------------+-----------------+--------------+
; state.S_IDLE         ; 0                    ; 0                   ; 0               ; 0                  ; 0                   ; 0               ; 0            ;
; state.S_TX_DATA      ; 0                    ; 0                   ; 0               ; 0                  ; 0                   ; 1               ; 1            ;
; state.S_ERROR_STATE  ; 0                    ; 0                   ; 0               ; 0                  ; 1                   ; 0               ; 1            ;
; state.S_WRITE_UART   ; 0                    ; 0                   ; 0               ; 1                  ; 0                   ; 0               ; 1            ;
; state.S_CLR_RDY      ; 0                    ; 0                   ; 1               ; 0                  ; 0                   ; 0               ; 1            ;
; state.S_VAL_TX_UART  ; 0                    ; 1                   ; 0               ; 0                  ; 0                   ; 0               ; 1            ;
; state.S_WRITE_UART_D ; 1                    ; 0                   ; 0               ; 0                  ; 0                   ; 0               ; 1            ;
+----------------------+----------------------+---------------------+-----------------+--------------------+---------------------+-----------------+--------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------+
; State Machine - |RCB_TOP|UART_TOP:L_UART_TOP_inst|RX_Slave:RX_Slave2|state ;
+--------------------+--------------------+-------------------+--------------+
; Name               ; state.S_FIFO_WRITE ; state.S_DATA_WAIT ; state.S_IDLE ;
+--------------------+--------------------+-------------------+--------------+
; state.S_IDLE       ; 0                  ; 0                 ; 0            ;
; state.S_DATA_WAIT  ; 0                  ; 1                 ; 1            ;
; state.S_FIFO_WRITE ; 1                  ; 0                 ; 1            ;
+--------------------+--------------------+-------------------+--------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------+
; State Machine - |RCB_TOP|UART_TOP:L_UART_TOP_inst|RX_Slave:RX_Slave1|state ;
+--------------------+--------------------+-------------------+--------------+
; Name               ; state.S_FIFO_WRITE ; state.S_DATA_WAIT ; state.S_IDLE ;
+--------------------+--------------------+-------------------+--------------+
; state.S_IDLE       ; 0                  ; 0                 ; 0            ;
; state.S_DATA_WAIT  ; 0                  ; 1                 ; 1            ;
; state.S_FIFO_WRITE ; 1                  ; 0                 ; 1            ;
+--------------------+--------------------+-------------------+--------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------+
; State Machine - |RCB_TOP|UART_TOP:L_UART_TOP_inst|RX_Slave:RX_Slave0|state ;
+--------------------+--------------------+-------------------+--------------+
; Name               ; state.S_FIFO_WRITE ; state.S_DATA_WAIT ; state.S_IDLE ;
+--------------------+--------------------+-------------------+--------------+
; state.S_IDLE       ; 0                  ; 0                 ; 0            ;
; state.S_DATA_WAIT  ; 0                  ; 1                 ; 1            ;
; state.S_FIFO_WRITE ; 1                  ; 0                 ; 1            ;
+--------------------+--------------------+-------------------+--------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |RCB_TOP|UART_TOP:L_UART_TOP_inst|UART:RX_UART2|UART_TX:uart_tx_i|tx_pstate                                                 ;
+---------------------+-------------------+---------------------+--------------------+--------------------+------------------+----------------+
; Name                ; tx_pstate.stopbit ; tx_pstate.paritybit ; tx_pstate.databits ; tx_pstate.startbit ; tx_pstate.txsync ; tx_pstate.idle ;
+---------------------+-------------------+---------------------+--------------------+--------------------+------------------+----------------+
; tx_pstate.idle      ; 0                 ; 0                   ; 0                  ; 0                  ; 0                ; 0              ;
; tx_pstate.txsync    ; 0                 ; 0                   ; 0                  ; 0                  ; 1                ; 1              ;
; tx_pstate.startbit  ; 0                 ; 0                   ; 0                  ; 1                  ; 0                ; 1              ;
; tx_pstate.databits  ; 0                 ; 0                   ; 1                  ; 0                  ; 0                ; 1              ;
; tx_pstate.paritybit ; 0                 ; 1                   ; 0                  ; 0                  ; 0                ; 1              ;
; tx_pstate.stopbit   ; 1                 ; 0                   ; 0                  ; 0                  ; 0                ; 1              ;
+---------------------+-------------------+---------------------+--------------------+--------------------+------------------+----------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |RCB_TOP|UART_TOP:L_UART_TOP_inst|UART:RX_UART2|UART_RX:uart_rx_i|fsm_pstate                                   ;
+----------------------+--------------------+----------------------+---------------------+---------------------+-----------------+
; Name                 ; fsm_pstate.stopbit ; fsm_pstate.paritybit ; fsm_pstate.databits ; fsm_pstate.startbit ; fsm_pstate.idle ;
+----------------------+--------------------+----------------------+---------------------+---------------------+-----------------+
; fsm_pstate.idle      ; 0                  ; 0                    ; 0                   ; 0                   ; 0               ;
; fsm_pstate.startbit  ; 0                  ; 0                    ; 0                   ; 1                   ; 1               ;
; fsm_pstate.databits  ; 0                  ; 0                    ; 1                   ; 0                   ; 1               ;
; fsm_pstate.paritybit ; 0                  ; 1                    ; 0                   ; 0                   ; 1               ;
; fsm_pstate.stopbit   ; 1                  ; 0                    ; 0                   ; 0                   ; 1               ;
+----------------------+--------------------+----------------------+---------------------+---------------------+-----------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |RCB_TOP|UART_TOP:L_UART_TOP_inst|UART:RX_UART1|UART_TX:uart_tx_i|tx_pstate                                                 ;
+---------------------+-------------------+---------------------+--------------------+--------------------+------------------+----------------+
; Name                ; tx_pstate.stopbit ; tx_pstate.paritybit ; tx_pstate.databits ; tx_pstate.startbit ; tx_pstate.txsync ; tx_pstate.idle ;
+---------------------+-------------------+---------------------+--------------------+--------------------+------------------+----------------+
; tx_pstate.idle      ; 0                 ; 0                   ; 0                  ; 0                  ; 0                ; 0              ;
; tx_pstate.txsync    ; 0                 ; 0                   ; 0                  ; 0                  ; 1                ; 1              ;
; tx_pstate.startbit  ; 0                 ; 0                   ; 0                  ; 1                  ; 0                ; 1              ;
; tx_pstate.databits  ; 0                 ; 0                   ; 1                  ; 0                  ; 0                ; 1              ;
; tx_pstate.paritybit ; 0                 ; 1                   ; 0                  ; 0                  ; 0                ; 1              ;
; tx_pstate.stopbit   ; 1                 ; 0                   ; 0                  ; 0                  ; 0                ; 1              ;
+---------------------+-------------------+---------------------+--------------------+--------------------+------------------+----------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |RCB_TOP|UART_TOP:L_UART_TOP_inst|UART:RX_UART1|UART_RX:uart_rx_i|fsm_pstate                                   ;
+----------------------+--------------------+----------------------+---------------------+---------------------+-----------------+
; Name                 ; fsm_pstate.stopbit ; fsm_pstate.paritybit ; fsm_pstate.databits ; fsm_pstate.startbit ; fsm_pstate.idle ;
+----------------------+--------------------+----------------------+---------------------+---------------------+-----------------+
; fsm_pstate.idle      ; 0                  ; 0                    ; 0                   ; 0                   ; 0               ;
; fsm_pstate.startbit  ; 0                  ; 0                    ; 0                   ; 1                   ; 1               ;
; fsm_pstate.databits  ; 0                  ; 0                    ; 1                   ; 0                   ; 1               ;
; fsm_pstate.paritybit ; 0                  ; 1                    ; 0                   ; 0                   ; 1               ;
; fsm_pstate.stopbit   ; 1                  ; 0                    ; 0                   ; 0                   ; 1               ;
+----------------------+--------------------+----------------------+---------------------+---------------------+-----------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |RCB_TOP|UART_TOP:L_UART_TOP_inst|UART:RX_UART0|UART_TX:uart_tx_i|tx_pstate                                                 ;
+---------------------+-------------------+---------------------+--------------------+--------------------+------------------+----------------+
; Name                ; tx_pstate.stopbit ; tx_pstate.paritybit ; tx_pstate.databits ; tx_pstate.startbit ; tx_pstate.txsync ; tx_pstate.idle ;
+---------------------+-------------------+---------------------+--------------------+--------------------+------------------+----------------+
; tx_pstate.idle      ; 0                 ; 0                   ; 0                  ; 0                  ; 0                ; 0              ;
; tx_pstate.txsync    ; 0                 ; 0                   ; 0                  ; 0                  ; 1                ; 1              ;
; tx_pstate.startbit  ; 0                 ; 0                   ; 0                  ; 1                  ; 0                ; 1              ;
; tx_pstate.databits  ; 0                 ; 0                   ; 1                  ; 0                  ; 0                ; 1              ;
; tx_pstate.paritybit ; 0                 ; 1                   ; 0                  ; 0                  ; 0                ; 1              ;
; tx_pstate.stopbit   ; 1                 ; 0                   ; 0                  ; 0                  ; 0                ; 1              ;
+---------------------+-------------------+---------------------+--------------------+--------------------+------------------+----------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |RCB_TOP|UART_TOP:L_UART_TOP_inst|UART:RX_UART0|UART_RX:uart_rx_i|fsm_pstate                                   ;
+----------------------+--------------------+----------------------+---------------------+---------------------+-----------------+
; Name                 ; fsm_pstate.stopbit ; fsm_pstate.paritybit ; fsm_pstate.databits ; fsm_pstate.startbit ; fsm_pstate.idle ;
+----------------------+--------------------+----------------------+---------------------+---------------------+-----------------+
; fsm_pstate.idle      ; 0                  ; 0                    ; 0                   ; 0                   ; 0               ;
; fsm_pstate.startbit  ; 0                  ; 0                    ; 0                   ; 1                   ; 1               ;
; fsm_pstate.databits  ; 0                  ; 0                    ; 1                   ; 0                   ; 1               ;
; fsm_pstate.paritybit ; 0                  ; 1                    ; 0                   ; 0                   ; 1               ;
; fsm_pstate.stopbit   ; 1                  ; 0                    ; 0                   ; 0                   ; 1               ;
+----------------------+--------------------+----------------------+---------------------+---------------------+-----------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |RCB_TOP|ADC_Master:ADC_Master_inst|state                                                                                                       ;
+----------------------+-------------------+---------------------+------------------+----------------------+------------------+--------------------+--------------+
; Name                 ; state.S_PUSH_DATA ; state.S_UPDATE_DATA ; state.S_GET_DATA ; state.S_WAIT_WR_DONE ; state.S_DATA_REQ ; state.S_CONFIG_ADC ; state.S_IDLE ;
+----------------------+-------------------+---------------------+------------------+----------------------+------------------+--------------------+--------------+
; state.S_IDLE         ; 0                 ; 0                   ; 0                ; 0                    ; 0                ; 0                  ; 0            ;
; state.S_CONFIG_ADC   ; 0                 ; 0                   ; 0                ; 0                    ; 0                ; 1                  ; 1            ;
; state.S_DATA_REQ     ; 0                 ; 0                   ; 0                ; 0                    ; 1                ; 0                  ; 1            ;
; state.S_WAIT_WR_DONE ; 0                 ; 0                   ; 0                ; 1                    ; 0                ; 0                  ; 1            ;
; state.S_GET_DATA     ; 0                 ; 0                   ; 1                ; 0                    ; 0                ; 0                  ; 1            ;
; state.S_UPDATE_DATA  ; 0                 ; 1                   ; 0                ; 0                    ; 0                ; 0                  ; 1            ;
; state.S_PUSH_DATA    ; 1                 ; 0                   ; 0                ; 0                    ; 0                ; 0                  ; 1            ;
+----------------------+-------------------+---------------------+------------------+----------------------+------------------+--------------------+--------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |RCB_TOP|ADC_Master:ADC_Master_inst|i2c_master:i2c_comm|state                                                                    ;
+----------------+------------+----------------+----------------+----------+----------+----------------+---------------+-------------+-------------+
; Name           ; state.stop ; state.mstr_ack ; state.slv_ack2 ; state.rd ; state.wr ; state.slv_ack1 ; state.command ; state.start ; state.ready ;
+----------------+------------+----------------+----------------+----------+----------+----------------+---------------+-------------+-------------+
; state.ready    ; 0          ; 0              ; 0              ; 0        ; 0        ; 0              ; 0             ; 0           ; 0           ;
; state.start    ; 0          ; 0              ; 0              ; 0        ; 0        ; 0              ; 0             ; 1           ; 1           ;
; state.command  ; 0          ; 0              ; 0              ; 0        ; 0        ; 0              ; 1             ; 0           ; 1           ;
; state.slv_ack1 ; 0          ; 0              ; 0              ; 0        ; 0        ; 1              ; 0             ; 0           ; 1           ;
; state.wr       ; 0          ; 0              ; 0              ; 0        ; 1        ; 0              ; 0             ; 0           ; 1           ;
; state.rd       ; 0          ; 0              ; 0              ; 1        ; 0        ; 0              ; 0             ; 0           ; 1           ;
; state.slv_ack2 ; 0          ; 0              ; 1              ; 0        ; 0        ; 0              ; 0             ; 0           ; 1           ;
; state.mstr_ack ; 0          ; 1              ; 0              ; 0        ; 0        ; 0              ; 0             ; 0           ; 1           ;
; state.stop     ; 1          ; 0              ; 0              ; 0        ; 0        ; 0              ; 0             ; 0           ; 1           ;
+----------------+------------+----------------+----------------+----------+----------+----------------+---------------+-------------+-------------+


+---------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                               ;
+----------------------------------------------------+---------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal ; Free of Timing Hazards ;
+----------------------------------------------------+---------------------+------------------------+
; L_TOOL_EX_LED_DIN$latch                            ; Mux0                ; yes                    ;
; L_LED_DIN$latch                                    ; Mux0                ; yes                    ;
; R_TOOL_EX_LED_DIN$latch                            ; Mux0                ; yes                    ;
; R_LED_DIN$latch                                    ; Mux0                ; yes                    ;
; ROBOT_ESTOP_LED_DIN$latch                          ; Mux0                ; yes                    ;
; S_LED_DIN$latch                                    ; Mux0                ; yes                    ;
; Number of user-specified and inferred latches = 6  ;                     ;                        ;
+----------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                     ;
+----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+
; Register name                                                                                                  ; Reason for Removal                                                    ;
+----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+
; UART_TOP:R_UART_TOP_inst|UART:TEENSY_TX_UART|uart_rxd_meta_n                                                   ; Stuck at VCC due to stuck port data_in                                ;
; UART_TOP:R_UART_TOP_inst|UART:TEENSY_TX_UART|UART_CLK_DIV:os_clk_divider_i|DIV_MARK                            ; Stuck at VCC due to stuck port data_in                                ;
; UART_TOP:R_UART_TOP_inst|UART:RX_UART2|UART_CLK_DIV:os_clk_divider_i|DIV_MARK                                  ; Stuck at VCC due to stuck port data_in                                ;
; UART_TOP:R_UART_TOP_inst|UART:RX_UART1|UART_CLK_DIV:os_clk_divider_i|DIV_MARK                                  ; Stuck at VCC due to stuck port data_in                                ;
; UART_TOP:R_UART_TOP_inst|UART:RX_UART0|UART_CLK_DIV:os_clk_divider_i|DIV_MARK                                  ; Stuck at VCC due to stuck port data_in                                ;
; UART_TOP:L_UART_TOP_inst|UART:TEENSY_TX_UART|uart_rxd_meta_n                                                   ; Stuck at VCC due to stuck port data_in                                ;
; UART_TOP:L_UART_TOP_inst|UART:TEENSY_TX_UART|UART_CLK_DIV:os_clk_divider_i|DIV_MARK                            ; Stuck at VCC due to stuck port data_in                                ;
; UART_TOP:L_UART_TOP_inst|UART:RX_UART2|UART_CLK_DIV:os_clk_divider_i|DIV_MARK                                  ; Stuck at VCC due to stuck port data_in                                ;
; UART_TOP:L_UART_TOP_inst|UART:RX_UART1|UART_CLK_DIV:os_clk_divider_i|DIV_MARK                                  ; Stuck at VCC due to stuck port data_in                                ;
; UART_TOP:L_UART_TOP_inst|UART:RX_UART0|UART_CLK_DIV:os_clk_divider_i|DIV_MARK                                  ; Stuck at VCC due to stuck port data_in                                ;
; rcb_registers:i_rcb_registers|FPGA_Version_reg[25..31]                                                         ; Stuck at GND due to stuck port data_in                                ;
; rcb_registers:i_rcb_registers|FPGA_Version_reg[24]                                                             ; Stuck at VCC due to stuck port data_in                                ;
; rcb_registers:i_rcb_registers|FPGA_Version_reg[18..23]                                                         ; Stuck at GND due to stuck port data_in                                ;
; rcb_registers:i_rcb_registers|FPGA_Version_reg[16,17]                                                          ; Stuck at VCC due to stuck port data_in                                ;
; rcb_registers:i_rcb_registers|FPGA_Version_reg[0..15]                                                          ; Stuck at GND due to stuck port data_in                                ;
; rcb_registers:i_rcb_registers|FPGA_Date_reg[28..31]                                                            ; Stuck at GND due to stuck port data_in                                ;
; rcb_registers:i_rcb_registers|FPGA_Date_reg[27]                                                                ; Stuck at VCC due to stuck port data_in                                ;
; rcb_registers:i_rcb_registers|FPGA_Date_reg[19..26]                                                            ; Stuck at GND due to stuck port data_in                                ;
; rcb_registers:i_rcb_registers|FPGA_Date_reg[16..18]                                                            ; Stuck at VCC due to stuck port data_in                                ;
; rcb_registers:i_rcb_registers|FPGA_Date_reg[10..15]                                                            ; Stuck at GND due to stuck port data_in                                ;
; rcb_registers:i_rcb_registers|FPGA_Date_reg[8,9]                                                               ; Stuck at VCC due to stuck port data_in                                ;
; rcb_registers:i_rcb_registers|FPGA_Date_reg[5..7]                                                              ; Stuck at GND due to stuck port data_in                                ;
; rcb_registers:i_rcb_registers|FPGA_Date_reg[3,4]                                                               ; Stuck at VCC due to stuck port data_in                                ;
; rcb_registers:i_rcb_registers|FPGA_Date_reg[0..2]                                                              ; Stuck at GND due to stuck port data_in                                ;
; UART_TOP:R_UART_TOP_inst|UART:TEENSY_TX_UART|uart_rxd_synced_n                                                 ; Stuck at VCC due to stuck port data_in                                ;
; UART_TOP:R_UART_TOP_inst|UART:TEENSY_TX_UART|UART_DEBOUNCER:\use_debouncer_g:debouncer_i|input_shreg[0..2]     ; Stuck at VCC due to stuck port data_in                                ;
; UART_TOP:L_UART_TOP_inst|UART:TEENSY_TX_UART|uart_rxd_synced_n                                                 ; Stuck at VCC due to stuck port data_in                                ;
; UART_TOP:L_UART_TOP_inst|UART:TEENSY_TX_UART|UART_DEBOUNCER:\use_debouncer_g:debouncer_i|input_shreg[0..2]     ; Stuck at VCC due to stuck port data_in                                ;
; UART_TOP:R_UART_TOP_inst|UART:TEENSY_TX_UART|UART_DEBOUNCER:\use_debouncer_g:debouncer_i|DEB_OUT               ; Stuck at VCC due to stuck port data_in                                ;
; UART_TOP:L_UART_TOP_inst|UART:TEENSY_TX_UART|UART_DEBOUNCER:\use_debouncer_g:debouncer_i|DEB_OUT               ; Stuck at VCC due to stuck port data_in                                ;
; rcb_spi:rcb_spi_inst|miso_shift[0]                                                                             ; Stuck at GND due to stuck port data_in                                ;
; ADC_Master:ADC_Master_inst|i2c_addr[1..3,5,6]                                                                  ; Merged with ADC_Master:ADC_Master_inst|i2c_addr[0]                    ;
; ADC_Master:ADC_Master_inst|i2c_master:i2c_comm|addr_rw[2..4,6,7]                                               ; Merged with ADC_Master:ADC_Master_inst|i2c_master:i2c_comm|addr_rw[1] ;
; ADC_Master:ADC_Master_inst|reg_addr[5..7]                                                                      ; Merged with ADC_Master:ADC_Master_inst|reg_addr[3]                    ;
; ADC_Master:ADC_Master_inst|reg_data[1..3,5..7]                                                                 ; Merged with ADC_Master:ADC_Master_inst|reg_addr[1]                    ;
; ADC_Master:ADC_Master_inst|i2c_addr[0]                                                                         ; Stuck at GND due to stuck port data_in                                ;
; ADC_Master:ADC_Master_inst|i2c_master:i2c_comm|addr_rw[1]                                                      ; Stuck at GND due to stuck port data_in                                ;
; ADC_Master:ADC_Master_inst|i2c_addr[4]                                                                         ; Stuck at VCC due to stuck port data_in                                ;
; ADC_Master:ADC_Master_inst|i2c_master:i2c_comm|addr_rw[5]                                                      ; Stuck at VCC due to stuck port data_in                                ;
; ADC_Master:ADC_Master_inst|reg_addr[3]                                                                         ; Stuck at GND due to stuck port data_in                                ;
; rcb_spi:rcb_spi_inst|state~9                                                                                   ; Lost fanout                                                           ;
; rcb_spi:rcb_spi_inst|state~10                                                                                  ; Lost fanout                                                           ;
; UART_TOP:R_UART_TOP_inst|UART:TEENSY_TX_UART|UART_RX:uart_rx_i|UART_CLK_DIV:rx_clk_divider_i|DIV_MARK          ; Lost fanout                                                           ;
; UART_TOP:R_UART_TOP_inst|UART:TEENSY_TX_UART|UART_RX:uart_rx_i|rx_bit_count[0..2]                              ; Lost fanout                                                           ;
; UART_TOP:R_UART_TOP_inst|UART:RX_UART2|UART_TX:uart_tx_i|UART_CLK_DIV:tx_clk_divider_i|DIV_MARK                ; Lost fanout                                                           ;
; UART_TOP:R_UART_TOP_inst|UART:RX_UART2|UART_TX:uart_tx_i|tx_bit_count[0..2]                                    ; Lost fanout                                                           ;
; UART_TOP:R_UART_TOP_inst|UART:RX_UART1|UART_TX:uart_tx_i|UART_CLK_DIV:tx_clk_divider_i|DIV_MARK                ; Lost fanout                                                           ;
; UART_TOP:R_UART_TOP_inst|UART:RX_UART1|UART_TX:uart_tx_i|tx_bit_count[0..2]                                    ; Lost fanout                                                           ;
; UART_TOP:R_UART_TOP_inst|UART:RX_UART0|UART_TX:uart_tx_i|UART_CLK_DIV:tx_clk_divider_i|DIV_MARK                ; Lost fanout                                                           ;
; UART_TOP:R_UART_TOP_inst|UART:RX_UART0|UART_TX:uart_tx_i|tx_bit_count[0..2]                                    ; Lost fanout                                                           ;
; UART_TOP:L_UART_TOP_inst|UART:TEENSY_TX_UART|UART_RX:uart_rx_i|UART_CLK_DIV:rx_clk_divider_i|DIV_MARK          ; Lost fanout                                                           ;
; UART_TOP:L_UART_TOP_inst|UART:TEENSY_TX_UART|UART_RX:uart_rx_i|rx_bit_count[0..2]                              ; Lost fanout                                                           ;
; UART_TOP:L_UART_TOP_inst|UART:RX_UART2|UART_TX:uart_tx_i|UART_CLK_DIV:tx_clk_divider_i|DIV_MARK                ; Lost fanout                                                           ;
; UART_TOP:L_UART_TOP_inst|UART:RX_UART2|UART_TX:uart_tx_i|tx_bit_count[0..2]                                    ; Lost fanout                                                           ;
; UART_TOP:L_UART_TOP_inst|UART:RX_UART1|UART_TX:uart_tx_i|UART_CLK_DIV:tx_clk_divider_i|DIV_MARK                ; Lost fanout                                                           ;
; UART_TOP:L_UART_TOP_inst|UART:RX_UART1|UART_TX:uart_tx_i|tx_bit_count[0..2]                                    ; Lost fanout                                                           ;
; UART_TOP:L_UART_TOP_inst|UART:RX_UART0|UART_TX:uart_tx_i|UART_CLK_DIV:tx_clk_divider_i|DIV_MARK                ; Lost fanout                                                           ;
; UART_TOP:L_UART_TOP_inst|UART:RX_UART0|UART_TX:uart_tx_i|tx_bit_count[0..2]                                    ; Lost fanout                                                           ;
; UART_TOP:R_UART_TOP_inst|UART:TEENSY_TX_UART|UART_RX:uart_rx_i|UART_CLK_DIV:rx_clk_divider_i|clk_div_cnt[0..3] ; Lost fanout                                                           ;
; UART_TOP:R_UART_TOP_inst|UART:RX_UART2|UART_TX:uart_tx_i|UART_CLK_DIV:tx_clk_divider_i|clk_div_cnt[0..4]       ; Lost fanout                                                           ;
; UART_TOP:R_UART_TOP_inst|UART:RX_UART1|UART_TX:uart_tx_i|UART_CLK_DIV:tx_clk_divider_i|clk_div_cnt[0..4]       ; Lost fanout                                                           ;
; UART_TOP:R_UART_TOP_inst|UART:RX_UART0|UART_TX:uart_tx_i|UART_CLK_DIV:tx_clk_divider_i|clk_div_cnt[0..4]       ; Lost fanout                                                           ;
; UART_TOP:L_UART_TOP_inst|UART:TEENSY_TX_UART|UART_RX:uart_rx_i|UART_CLK_DIV:rx_clk_divider_i|clk_div_cnt[0..3] ; Lost fanout                                                           ;
; UART_TOP:L_UART_TOP_inst|UART:RX_UART2|UART_TX:uart_tx_i|UART_CLK_DIV:tx_clk_divider_i|clk_div_cnt[0..4]       ; Lost fanout                                                           ;
; UART_TOP:L_UART_TOP_inst|UART:RX_UART1|UART_TX:uart_tx_i|UART_CLK_DIV:tx_clk_divider_i|clk_div_cnt[0..4]       ; Lost fanout                                                           ;
; UART_TOP:L_UART_TOP_inst|UART:RX_UART0|UART_TX:uart_tx_i|UART_CLK_DIV:tx_clk_divider_i|clk_div_cnt[0..4]       ; Lost fanout                                                           ;
; UART_TOP:R_UART_TOP_inst|UART:TEENSY_TX_UART|UART_RX:uart_rx_i|fsm_pstate.idle                                 ; Lost fanout                                                           ;
; UART_TOP:R_UART_TOP_inst|UART:TEENSY_TX_UART|UART_RX:uart_rx_i|fsm_pstate.startbit                             ; Lost fanout                                                           ;
; UART_TOP:R_UART_TOP_inst|UART:TEENSY_TX_UART|UART_RX:uart_rx_i|fsm_pstate.databits                             ; Lost fanout                                                           ;
; UART_TOP:R_UART_TOP_inst|UART:TEENSY_TX_UART|UART_RX:uart_rx_i|fsm_pstate.paritybit                            ; Lost fanout                                                           ;
; UART_TOP:R_UART_TOP_inst|UART:TEENSY_TX_UART|UART_RX:uart_rx_i|fsm_pstate.stopbit                              ; Lost fanout                                                           ;
; UART_TOP:R_UART_TOP_inst|UART:RX_UART2|UART_TX:uart_tx_i|tx_pstate.idle                                        ; Lost fanout                                                           ;
; UART_TOP:R_UART_TOP_inst|UART:RX_UART2|UART_TX:uart_tx_i|tx_pstate.txsync                                      ; Lost fanout                                                           ;
; UART_TOP:R_UART_TOP_inst|UART:RX_UART2|UART_TX:uart_tx_i|tx_pstate.startbit                                    ; Lost fanout                                                           ;
; UART_TOP:R_UART_TOP_inst|UART:RX_UART2|UART_TX:uart_tx_i|tx_pstate.databits                                    ; Lost fanout                                                           ;
; UART_TOP:R_UART_TOP_inst|UART:RX_UART2|UART_TX:uart_tx_i|tx_pstate.paritybit                                   ; Lost fanout                                                           ;
; UART_TOP:R_UART_TOP_inst|UART:RX_UART2|UART_TX:uart_tx_i|tx_pstate.stopbit                                     ; Lost fanout                                                           ;
; UART_TOP:R_UART_TOP_inst|UART:RX_UART1|UART_TX:uart_tx_i|tx_pstate.idle                                        ; Lost fanout                                                           ;
; UART_TOP:R_UART_TOP_inst|UART:RX_UART1|UART_TX:uart_tx_i|tx_pstate.txsync                                      ; Lost fanout                                                           ;
; UART_TOP:R_UART_TOP_inst|UART:RX_UART1|UART_TX:uart_tx_i|tx_pstate.startbit                                    ; Lost fanout                                                           ;
; UART_TOP:R_UART_TOP_inst|UART:RX_UART1|UART_TX:uart_tx_i|tx_pstate.databits                                    ; Lost fanout                                                           ;
; UART_TOP:R_UART_TOP_inst|UART:RX_UART1|UART_TX:uart_tx_i|tx_pstate.paritybit                                   ; Lost fanout                                                           ;
; UART_TOP:R_UART_TOP_inst|UART:RX_UART1|UART_TX:uart_tx_i|tx_pstate.stopbit                                     ; Lost fanout                                                           ;
; UART_TOP:R_UART_TOP_inst|UART:RX_UART0|UART_TX:uart_tx_i|tx_pstate.idle                                        ; Lost fanout                                                           ;
; UART_TOP:R_UART_TOP_inst|UART:RX_UART0|UART_TX:uart_tx_i|tx_pstate.txsync                                      ; Lost fanout                                                           ;
; UART_TOP:R_UART_TOP_inst|UART:RX_UART0|UART_TX:uart_tx_i|tx_pstate.startbit                                    ; Lost fanout                                                           ;
; UART_TOP:R_UART_TOP_inst|UART:RX_UART0|UART_TX:uart_tx_i|tx_pstate.databits                                    ; Lost fanout                                                           ;
; UART_TOP:R_UART_TOP_inst|UART:RX_UART0|UART_TX:uart_tx_i|tx_pstate.paritybit                                   ; Lost fanout                                                           ;
; UART_TOP:R_UART_TOP_inst|UART:RX_UART0|UART_TX:uart_tx_i|tx_pstate.stopbit                                     ; Lost fanout                                                           ;
; UART_TOP:L_UART_TOP_inst|UART:TEENSY_TX_UART|UART_RX:uart_rx_i|fsm_pstate.idle                                 ; Lost fanout                                                           ;
; UART_TOP:L_UART_TOP_inst|UART:TEENSY_TX_UART|UART_RX:uart_rx_i|fsm_pstate.startbit                             ; Lost fanout                                                           ;
; UART_TOP:L_UART_TOP_inst|UART:TEENSY_TX_UART|UART_RX:uart_rx_i|fsm_pstate.databits                             ; Lost fanout                                                           ;
; UART_TOP:L_UART_TOP_inst|UART:TEENSY_TX_UART|UART_RX:uart_rx_i|fsm_pstate.paritybit                            ; Lost fanout                                                           ;
; UART_TOP:L_UART_TOP_inst|UART:TEENSY_TX_UART|UART_RX:uart_rx_i|fsm_pstate.stopbit                              ; Lost fanout                                                           ;
; UART_TOP:L_UART_TOP_inst|UART:RX_UART2|UART_TX:uart_tx_i|tx_pstate.idle                                        ; Lost fanout                                                           ;
; UART_TOP:L_UART_TOP_inst|UART:RX_UART2|UART_TX:uart_tx_i|tx_pstate.txsync                                      ; Lost fanout                                                           ;
; UART_TOP:L_UART_TOP_inst|UART:RX_UART2|UART_TX:uart_tx_i|tx_pstate.startbit                                    ; Lost fanout                                                           ;
; UART_TOP:L_UART_TOP_inst|UART:RX_UART2|UART_TX:uart_tx_i|tx_pstate.databits                                    ; Lost fanout                                                           ;
; UART_TOP:L_UART_TOP_inst|UART:RX_UART2|UART_TX:uart_tx_i|tx_pstate.paritybit                                   ; Lost fanout                                                           ;
; UART_TOP:L_UART_TOP_inst|UART:RX_UART2|UART_TX:uart_tx_i|tx_pstate.stopbit                                     ; Lost fanout                                                           ;
; UART_TOP:L_UART_TOP_inst|UART:RX_UART1|UART_TX:uart_tx_i|tx_pstate.idle                                        ; Lost fanout                                                           ;
; UART_TOP:L_UART_TOP_inst|UART:RX_UART1|UART_TX:uart_tx_i|tx_pstate.txsync                                      ; Lost fanout                                                           ;
; UART_TOP:L_UART_TOP_inst|UART:RX_UART1|UART_TX:uart_tx_i|tx_pstate.startbit                                    ; Lost fanout                                                           ;
; UART_TOP:L_UART_TOP_inst|UART:RX_UART1|UART_TX:uart_tx_i|tx_pstate.databits                                    ; Lost fanout                                                           ;
; UART_TOP:L_UART_TOP_inst|UART:RX_UART1|UART_TX:uart_tx_i|tx_pstate.paritybit                                   ; Lost fanout                                                           ;
; UART_TOP:L_UART_TOP_inst|UART:RX_UART1|UART_TX:uart_tx_i|tx_pstate.stopbit                                     ; Lost fanout                                                           ;
; UART_TOP:L_UART_TOP_inst|UART:RX_UART0|UART_TX:uart_tx_i|tx_pstate.idle                                        ; Lost fanout                                                           ;
; UART_TOP:L_UART_TOP_inst|UART:RX_UART0|UART_TX:uart_tx_i|tx_pstate.txsync                                      ; Lost fanout                                                           ;
; UART_TOP:L_UART_TOP_inst|UART:RX_UART0|UART_TX:uart_tx_i|tx_pstate.startbit                                    ; Lost fanout                                                           ;
; UART_TOP:L_UART_TOP_inst|UART:RX_UART0|UART_TX:uart_tx_i|tx_pstate.databits                                    ; Lost fanout                                                           ;
; UART_TOP:L_UART_TOP_inst|UART:RX_UART0|UART_TX:uart_tx_i|tx_pstate.paritybit                                   ; Lost fanout                                                           ;
; UART_TOP:L_UART_TOP_inst|UART:RX_UART0|UART_TX:uart_tx_i|tx_pstate.stopbit                                     ; Lost fanout                                                           ;
; UART_TOP:R_UART_TOP_inst|UART:TEENSY_TX_UART|UART_TX:uart_tx_i|tx_pstate.paritybit                             ; Stuck at GND due to stuck port data_in                                ;
; UART_TOP:L_UART_TOP_inst|UART:TEENSY_TX_UART|UART_TX:uart_tx_i|tx_pstate.paritybit                             ; Stuck at GND due to stuck port data_in                                ;
; UART_TOP:R_UART_TOP_inst|UART:RX_UART1|UART_RX:uart_rx_i|fsm_pstate.paritybit                                  ; Stuck at GND due to stuck port data_in                                ;
; UART_TOP:R_UART_TOP_inst|UART:RX_UART2|UART_RX:uart_rx_i|fsm_pstate.paritybit                                  ; Stuck at GND due to stuck port data_in                                ;
; UART_TOP:R_UART_TOP_inst|UART:RX_UART0|UART_RX:uart_rx_i|fsm_pstate.paritybit                                  ; Stuck at GND due to stuck port data_in                                ;
; UART_TOP:L_UART_TOP_inst|UART:RX_UART1|UART_RX:uart_rx_i|fsm_pstate.paritybit                                  ; Stuck at GND due to stuck port data_in                                ;
; UART_TOP:L_UART_TOP_inst|UART:RX_UART2|UART_RX:uart_rx_i|fsm_pstate.paritybit                                  ; Stuck at GND due to stuck port data_in                                ;
; UART_TOP:L_UART_TOP_inst|UART:RX_UART0|UART_RX:uart_rx_i|fsm_pstate.paritybit                                  ; Stuck at GND due to stuck port data_in                                ;
; ADC_Master:ADC_Master_inst|reg_addr[4]                                                                         ; Merged with ADC_Master:ADC_Master_inst|reg_addr[2]                    ;
; Total Number of Removed Registers = 236                                                                        ;                                                                       ;
+----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------+
; Register name                                                                                           ; Reason for Removal        ; Registers Removed due to This Register                                                                       ;
+---------------------------------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------+
; UART_TOP:R_UART_TOP_inst|UART:TEENSY_TX_UART|uart_rxd_meta_n                                            ; Stuck at VCC              ; UART_TOP:R_UART_TOP_inst|UART:TEENSY_TX_UART|uart_rxd_synced_n,                                              ;
;                                                                                                         ; due to stuck port data_in ; UART_TOP:R_UART_TOP_inst|UART:TEENSY_TX_UART|UART_DEBOUNCER:\use_debouncer_g:debouncer_i|DEB_OUT,            ;
;                                                                                                         ;                           ; UART_TOP:R_UART_TOP_inst|UART:TEENSY_TX_UART|UART_RX:uart_rx_i|UART_CLK_DIV:rx_clk_divider_i|DIV_MARK,       ;
;                                                                                                         ;                           ; UART_TOP:R_UART_TOP_inst|UART:TEENSY_TX_UART|UART_RX:uart_rx_i|UART_CLK_DIV:rx_clk_divider_i|clk_div_cnt[0], ;
;                                                                                                         ;                           ; UART_TOP:R_UART_TOP_inst|UART:TEENSY_TX_UART|UART_RX:uart_rx_i|UART_CLK_DIV:rx_clk_divider_i|clk_div_cnt[1], ;
;                                                                                                         ;                           ; UART_TOP:R_UART_TOP_inst|UART:TEENSY_TX_UART|UART_RX:uart_rx_i|UART_CLK_DIV:rx_clk_divider_i|clk_div_cnt[2], ;
;                                                                                                         ;                           ; UART_TOP:R_UART_TOP_inst|UART:TEENSY_TX_UART|UART_RX:uart_rx_i|UART_CLK_DIV:rx_clk_divider_i|clk_div_cnt[3], ;
;                                                                                                         ;                           ; UART_TOP:R_UART_TOP_inst|UART:TEENSY_TX_UART|UART_RX:uart_rx_i|fsm_pstate.idle                               ;
; UART_TOP:L_UART_TOP_inst|UART:TEENSY_TX_UART|uart_rxd_meta_n                                            ; Stuck at VCC              ; UART_TOP:L_UART_TOP_inst|UART:TEENSY_TX_UART|uart_rxd_synced_n,                                              ;
;                                                                                                         ; due to stuck port data_in ; UART_TOP:L_UART_TOP_inst|UART:TEENSY_TX_UART|UART_DEBOUNCER:\use_debouncer_g:debouncer_i|DEB_OUT,            ;
;                                                                                                         ;                           ; UART_TOP:L_UART_TOP_inst|UART:TEENSY_TX_UART|UART_RX:uart_rx_i|UART_CLK_DIV:rx_clk_divider_i|DIV_MARK,       ;
;                                                                                                         ;                           ; UART_TOP:L_UART_TOP_inst|UART:TEENSY_TX_UART|UART_RX:uart_rx_i|UART_CLK_DIV:rx_clk_divider_i|clk_div_cnt[0], ;
;                                                                                                         ;                           ; UART_TOP:L_UART_TOP_inst|UART:TEENSY_TX_UART|UART_RX:uart_rx_i|UART_CLK_DIV:rx_clk_divider_i|clk_div_cnt[1], ;
;                                                                                                         ;                           ; UART_TOP:L_UART_TOP_inst|UART:TEENSY_TX_UART|UART_RX:uart_rx_i|UART_CLK_DIV:rx_clk_divider_i|clk_div_cnt[2], ;
;                                                                                                         ;                           ; UART_TOP:L_UART_TOP_inst|UART:TEENSY_TX_UART|UART_RX:uart_rx_i|UART_CLK_DIV:rx_clk_divider_i|clk_div_cnt[3], ;
;                                                                                                         ;                           ; UART_TOP:L_UART_TOP_inst|UART:TEENSY_TX_UART|UART_RX:uart_rx_i|fsm_pstate.idle                               ;
; UART_TOP:R_UART_TOP_inst|UART:RX_UART2|UART_TX:uart_tx_i|UART_CLK_DIV:tx_clk_divider_i|DIV_MARK         ; Lost Fanouts              ; UART_TOP:R_UART_TOP_inst|UART:RX_UART2|UART_TX:uart_tx_i|UART_CLK_DIV:tx_clk_divider_i|clk_div_cnt[0],       ;
;                                                                                                         ;                           ; UART_TOP:R_UART_TOP_inst|UART:RX_UART2|UART_TX:uart_tx_i|UART_CLK_DIV:tx_clk_divider_i|clk_div_cnt[1],       ;
;                                                                                                         ;                           ; UART_TOP:R_UART_TOP_inst|UART:RX_UART2|UART_TX:uart_tx_i|UART_CLK_DIV:tx_clk_divider_i|clk_div_cnt[2],       ;
;                                                                                                         ;                           ; UART_TOP:R_UART_TOP_inst|UART:RX_UART2|UART_TX:uart_tx_i|UART_CLK_DIV:tx_clk_divider_i|clk_div_cnt[3],       ;
;                                                                                                         ;                           ; UART_TOP:R_UART_TOP_inst|UART:RX_UART2|UART_TX:uart_tx_i|UART_CLK_DIV:tx_clk_divider_i|clk_div_cnt[4],       ;
;                                                                                                         ;                           ; UART_TOP:R_UART_TOP_inst|UART:RX_UART2|UART_TX:uart_tx_i|tx_pstate.idle                                      ;
; UART_TOP:R_UART_TOP_inst|UART:RX_UART1|UART_TX:uart_tx_i|UART_CLK_DIV:tx_clk_divider_i|DIV_MARK         ; Lost Fanouts              ; UART_TOP:R_UART_TOP_inst|UART:RX_UART1|UART_TX:uart_tx_i|UART_CLK_DIV:tx_clk_divider_i|clk_div_cnt[0],       ;
;                                                                                                         ;                           ; UART_TOP:R_UART_TOP_inst|UART:RX_UART1|UART_TX:uart_tx_i|UART_CLK_DIV:tx_clk_divider_i|clk_div_cnt[1],       ;
;                                                                                                         ;                           ; UART_TOP:R_UART_TOP_inst|UART:RX_UART1|UART_TX:uart_tx_i|UART_CLK_DIV:tx_clk_divider_i|clk_div_cnt[2],       ;
;                                                                                                         ;                           ; UART_TOP:R_UART_TOP_inst|UART:RX_UART1|UART_TX:uart_tx_i|UART_CLK_DIV:tx_clk_divider_i|clk_div_cnt[3],       ;
;                                                                                                         ;                           ; UART_TOP:R_UART_TOP_inst|UART:RX_UART1|UART_TX:uart_tx_i|UART_CLK_DIV:tx_clk_divider_i|clk_div_cnt[4],       ;
;                                                                                                         ;                           ; UART_TOP:R_UART_TOP_inst|UART:RX_UART1|UART_TX:uart_tx_i|tx_pstate.idle                                      ;
; UART_TOP:R_UART_TOP_inst|UART:RX_UART0|UART_TX:uart_tx_i|UART_CLK_DIV:tx_clk_divider_i|DIV_MARK         ; Lost Fanouts              ; UART_TOP:R_UART_TOP_inst|UART:RX_UART0|UART_TX:uart_tx_i|UART_CLK_DIV:tx_clk_divider_i|clk_div_cnt[0],       ;
;                                                                                                         ;                           ; UART_TOP:R_UART_TOP_inst|UART:RX_UART0|UART_TX:uart_tx_i|UART_CLK_DIV:tx_clk_divider_i|clk_div_cnt[1],       ;
;                                                                                                         ;                           ; UART_TOP:R_UART_TOP_inst|UART:RX_UART0|UART_TX:uart_tx_i|UART_CLK_DIV:tx_clk_divider_i|clk_div_cnt[2],       ;
;                                                                                                         ;                           ; UART_TOP:R_UART_TOP_inst|UART:RX_UART0|UART_TX:uart_tx_i|UART_CLK_DIV:tx_clk_divider_i|clk_div_cnt[3],       ;
;                                                                                                         ;                           ; UART_TOP:R_UART_TOP_inst|UART:RX_UART0|UART_TX:uart_tx_i|UART_CLK_DIV:tx_clk_divider_i|clk_div_cnt[4],       ;
;                                                                                                         ;                           ; UART_TOP:R_UART_TOP_inst|UART:RX_UART0|UART_TX:uart_tx_i|tx_pstate.idle                                      ;
; UART_TOP:L_UART_TOP_inst|UART:RX_UART2|UART_TX:uart_tx_i|UART_CLK_DIV:tx_clk_divider_i|DIV_MARK         ; Lost Fanouts              ; UART_TOP:L_UART_TOP_inst|UART:RX_UART2|UART_TX:uart_tx_i|UART_CLK_DIV:tx_clk_divider_i|clk_div_cnt[0],       ;
;                                                                                                         ;                           ; UART_TOP:L_UART_TOP_inst|UART:RX_UART2|UART_TX:uart_tx_i|UART_CLK_DIV:tx_clk_divider_i|clk_div_cnt[1],       ;
;                                                                                                         ;                           ; UART_TOP:L_UART_TOP_inst|UART:RX_UART2|UART_TX:uart_tx_i|UART_CLK_DIV:tx_clk_divider_i|clk_div_cnt[2],       ;
;                                                                                                         ;                           ; UART_TOP:L_UART_TOP_inst|UART:RX_UART2|UART_TX:uart_tx_i|UART_CLK_DIV:tx_clk_divider_i|clk_div_cnt[3],       ;
;                                                                                                         ;                           ; UART_TOP:L_UART_TOP_inst|UART:RX_UART2|UART_TX:uart_tx_i|UART_CLK_DIV:tx_clk_divider_i|clk_div_cnt[4],       ;
;                                                                                                         ;                           ; UART_TOP:L_UART_TOP_inst|UART:RX_UART2|UART_TX:uart_tx_i|tx_pstate.idle                                      ;
; UART_TOP:L_UART_TOP_inst|UART:RX_UART1|UART_TX:uart_tx_i|UART_CLK_DIV:tx_clk_divider_i|DIV_MARK         ; Lost Fanouts              ; UART_TOP:L_UART_TOP_inst|UART:RX_UART1|UART_TX:uart_tx_i|UART_CLK_DIV:tx_clk_divider_i|clk_div_cnt[0],       ;
;                                                                                                         ;                           ; UART_TOP:L_UART_TOP_inst|UART:RX_UART1|UART_TX:uart_tx_i|UART_CLK_DIV:tx_clk_divider_i|clk_div_cnt[1],       ;
;                                                                                                         ;                           ; UART_TOP:L_UART_TOP_inst|UART:RX_UART1|UART_TX:uart_tx_i|UART_CLK_DIV:tx_clk_divider_i|clk_div_cnt[2],       ;
;                                                                                                         ;                           ; UART_TOP:L_UART_TOP_inst|UART:RX_UART1|UART_TX:uart_tx_i|UART_CLK_DIV:tx_clk_divider_i|clk_div_cnt[3],       ;
;                                                                                                         ;                           ; UART_TOP:L_UART_TOP_inst|UART:RX_UART1|UART_TX:uart_tx_i|UART_CLK_DIV:tx_clk_divider_i|clk_div_cnt[4],       ;
;                                                                                                         ;                           ; UART_TOP:L_UART_TOP_inst|UART:RX_UART1|UART_TX:uart_tx_i|tx_pstate.idle                                      ;
; UART_TOP:L_UART_TOP_inst|UART:RX_UART0|UART_TX:uart_tx_i|UART_CLK_DIV:tx_clk_divider_i|DIV_MARK         ; Lost Fanouts              ; UART_TOP:L_UART_TOP_inst|UART:RX_UART0|UART_TX:uart_tx_i|UART_CLK_DIV:tx_clk_divider_i|clk_div_cnt[0],       ;
;                                                                                                         ;                           ; UART_TOP:L_UART_TOP_inst|UART:RX_UART0|UART_TX:uart_tx_i|UART_CLK_DIV:tx_clk_divider_i|clk_div_cnt[1],       ;
;                                                                                                         ;                           ; UART_TOP:L_UART_TOP_inst|UART:RX_UART0|UART_TX:uart_tx_i|UART_CLK_DIV:tx_clk_divider_i|clk_div_cnt[2],       ;
;                                                                                                         ;                           ; UART_TOP:L_UART_TOP_inst|UART:RX_UART0|UART_TX:uart_tx_i|UART_CLK_DIV:tx_clk_divider_i|clk_div_cnt[3],       ;
;                                                                                                         ;                           ; UART_TOP:L_UART_TOP_inst|UART:RX_UART0|UART_TX:uart_tx_i|UART_CLK_DIV:tx_clk_divider_i|clk_div_cnt[4],       ;
;                                                                                                         ;                           ; UART_TOP:L_UART_TOP_inst|UART:RX_UART0|UART_TX:uart_tx_i|tx_pstate.idle                                      ;
; UART_TOP:R_UART_TOP_inst|UART:RX_UART2|UART_TX:uart_tx_i|tx_bit_count[2]                                ; Lost Fanouts              ; UART_TOP:R_UART_TOP_inst|UART:RX_UART2|UART_TX:uart_tx_i|tx_bit_count[0],                                    ;
;                                                                                                         ;                           ; UART_TOP:R_UART_TOP_inst|UART:RX_UART2|UART_TX:uart_tx_i|tx_bit_count[1],                                    ;
;                                                                                                         ;                           ; UART_TOP:R_UART_TOP_inst|UART:RX_UART2|UART_TX:uart_tx_i|tx_pstate.databits                                  ;
; UART_TOP:R_UART_TOP_inst|UART:RX_UART1|UART_TX:uart_tx_i|tx_bit_count[2]                                ; Lost Fanouts              ; UART_TOP:R_UART_TOP_inst|UART:RX_UART1|UART_TX:uart_tx_i|tx_bit_count[0],                                    ;
;                                                                                                         ;                           ; UART_TOP:R_UART_TOP_inst|UART:RX_UART1|UART_TX:uart_tx_i|tx_bit_count[1],                                    ;
;                                                                                                         ;                           ; UART_TOP:R_UART_TOP_inst|UART:RX_UART1|UART_TX:uart_tx_i|tx_pstate.databits                                  ;
; UART_TOP:R_UART_TOP_inst|UART:RX_UART0|UART_TX:uart_tx_i|tx_bit_count[2]                                ; Lost Fanouts              ; UART_TOP:R_UART_TOP_inst|UART:RX_UART0|UART_TX:uart_tx_i|tx_bit_count[0],                                    ;
;                                                                                                         ;                           ; UART_TOP:R_UART_TOP_inst|UART:RX_UART0|UART_TX:uart_tx_i|tx_bit_count[1],                                    ;
;                                                                                                         ;                           ; UART_TOP:R_UART_TOP_inst|UART:RX_UART0|UART_TX:uart_tx_i|tx_pstate.databits                                  ;
; UART_TOP:L_UART_TOP_inst|UART:RX_UART2|UART_TX:uart_tx_i|tx_bit_count[2]                                ; Lost Fanouts              ; UART_TOP:L_UART_TOP_inst|UART:RX_UART2|UART_TX:uart_tx_i|tx_bit_count[0],                                    ;
;                                                                                                         ;                           ; UART_TOP:L_UART_TOP_inst|UART:RX_UART2|UART_TX:uart_tx_i|tx_bit_count[1],                                    ;
;                                                                                                         ;                           ; UART_TOP:L_UART_TOP_inst|UART:RX_UART2|UART_TX:uart_tx_i|tx_pstate.databits                                  ;
; UART_TOP:L_UART_TOP_inst|UART:RX_UART1|UART_TX:uart_tx_i|tx_bit_count[2]                                ; Lost Fanouts              ; UART_TOP:L_UART_TOP_inst|UART:RX_UART1|UART_TX:uart_tx_i|tx_bit_count[0],                                    ;
;                                                                                                         ;                           ; UART_TOP:L_UART_TOP_inst|UART:RX_UART1|UART_TX:uart_tx_i|tx_bit_count[1],                                    ;
;                                                                                                         ;                           ; UART_TOP:L_UART_TOP_inst|UART:RX_UART1|UART_TX:uart_tx_i|tx_pstate.databits                                  ;
; UART_TOP:L_UART_TOP_inst|UART:RX_UART0|UART_TX:uart_tx_i|tx_bit_count[2]                                ; Lost Fanouts              ; UART_TOP:L_UART_TOP_inst|UART:RX_UART0|UART_TX:uart_tx_i|tx_bit_count[0],                                    ;
;                                                                                                         ;                           ; UART_TOP:L_UART_TOP_inst|UART:RX_UART0|UART_TX:uart_tx_i|tx_bit_count[1],                                    ;
;                                                                                                         ;                           ; UART_TOP:L_UART_TOP_inst|UART:RX_UART0|UART_TX:uart_tx_i|tx_pstate.databits                                  ;
; UART_TOP:R_UART_TOP_inst|UART:TEENSY_TX_UART|UART_DEBOUNCER:\use_debouncer_g:debouncer_i|input_shreg[0] ; Stuck at VCC              ; UART_TOP:R_UART_TOP_inst|UART:TEENSY_TX_UART|UART_DEBOUNCER:\use_debouncer_g:debouncer_i|input_shreg[1]      ;
;                                                                                                         ; due to stuck port data_in ;                                                                                                              ;
; UART_TOP:L_UART_TOP_inst|UART:TEENSY_TX_UART|UART_DEBOUNCER:\use_debouncer_g:debouncer_i|input_shreg[0] ; Stuck at VCC              ; UART_TOP:L_UART_TOP_inst|UART:TEENSY_TX_UART|UART_DEBOUNCER:\use_debouncer_g:debouncer_i|input_shreg[1]      ;
;                                                                                                         ; due to stuck port data_in ;                                                                                                              ;
; UART_TOP:R_UART_TOP_inst|UART:TEENSY_TX_UART|UART_RX:uart_rx_i|rx_bit_count[0]                          ; Lost Fanouts              ; UART_TOP:R_UART_TOP_inst|UART:TEENSY_TX_UART|UART_RX:uart_rx_i|fsm_pstate.databits                           ;
; UART_TOP:L_UART_TOP_inst|UART:TEENSY_TX_UART|UART_RX:uart_rx_i|rx_bit_count[0]                          ; Lost Fanouts              ; UART_TOP:L_UART_TOP_inst|UART:TEENSY_TX_UART|UART_RX:uart_rx_i|fsm_pstate.databits                           ;
+---------------------------------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 985   ;
; Number of registers using Synchronous Clear  ; 60    ;
; Number of registers using Synchronous Load   ; 201   ;
; Number of registers using Asynchronous Clear ; 12    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 519   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------+
; Inverted Register Statistics                                        ;
+-----------------------------------------------------------+---------+
; Inverted Register                                         ; Fan out ;
+-----------------------------------------------------------+---------+
; ADC_Master:ADC_Master_inst|i2c_master:i2c_comm|sda_int    ; 2       ;
; ADC_Master:ADC_Master_inst|i2c_master:i2c_comm|bit_cnt[1] ; 18      ;
; ADC_Master:ADC_Master_inst|i2c_master:i2c_comm|bit_cnt[2] ; 9       ;
; ADC_Master:ADC_Master_inst|i2c_master:i2c_comm|bit_cnt[0] ; 15      ;
; Total number of inverted registers = 4                    ;         ;
+-----------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |RCB_TOP|ADC_Master:ADC_Master_inst|i2c_master:i2c_comm|addr_rw[0]                                                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |RCB_TOP|UART_TOP:R_UART_TOP_inst|TX_Master:TX_Master_inst|rs232_0_to_uart_data[7]                                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |RCB_TOP|UART_TOP:L_UART_TOP_inst|TX_Master:TX_Master_inst|rs232_0_to_uart_data[5]                                   ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |RCB_TOP|UART_TOP:R_UART_TOP_inst|UART:TEENSY_TX_UART|UART_TX:uart_tx_i|UART_CLK_DIV:tx_clk_divider_i|clk_div_cnt[3] ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |RCB_TOP|UART_TOP:R_UART_TOP_inst|UART:TEENSY_TX_UART|UART_RX:uart_rx_i|UART_CLK_DIV:rx_clk_divider_i|clk_div_cnt[3] ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |RCB_TOP|UART_TOP:R_UART_TOP_inst|UART:RX_UART2|UART_TX:uart_tx_i|UART_CLK_DIV:tx_clk_divider_i|clk_div_cnt[0]       ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |RCB_TOP|UART_TOP:R_UART_TOP_inst|UART:RX_UART2|UART_RX:uart_rx_i|UART_CLK_DIV:rx_clk_divider_i|clk_div_cnt[1]       ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |RCB_TOP|UART_TOP:R_UART_TOP_inst|UART:RX_UART1|UART_TX:uart_tx_i|UART_CLK_DIV:tx_clk_divider_i|clk_div_cnt[3]       ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |RCB_TOP|UART_TOP:R_UART_TOP_inst|UART:RX_UART1|UART_RX:uart_rx_i|UART_CLK_DIV:rx_clk_divider_i|clk_div_cnt[4]       ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |RCB_TOP|UART_TOP:R_UART_TOP_inst|UART:RX_UART0|UART_TX:uart_tx_i|UART_CLK_DIV:tx_clk_divider_i|clk_div_cnt[0]       ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |RCB_TOP|UART_TOP:R_UART_TOP_inst|UART:RX_UART0|UART_RX:uart_rx_i|UART_CLK_DIV:rx_clk_divider_i|clk_div_cnt[0]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |RCB_TOP|UART_TOP:L_UART_TOP_inst|UART:TEENSY_TX_UART|UART_TX:uart_tx_i|UART_CLK_DIV:tx_clk_divider_i|clk_div_cnt[0] ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |RCB_TOP|UART_TOP:L_UART_TOP_inst|UART:TEENSY_TX_UART|UART_RX:uart_rx_i|UART_CLK_DIV:rx_clk_divider_i|clk_div_cnt[0] ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |RCB_TOP|UART_TOP:L_UART_TOP_inst|UART:RX_UART2|UART_TX:uart_tx_i|UART_CLK_DIV:tx_clk_divider_i|clk_div_cnt[0]       ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |RCB_TOP|UART_TOP:L_UART_TOP_inst|UART:RX_UART2|UART_RX:uart_rx_i|UART_CLK_DIV:rx_clk_divider_i|clk_div_cnt[4]       ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |RCB_TOP|UART_TOP:L_UART_TOP_inst|UART:RX_UART1|UART_TX:uart_tx_i|UART_CLK_DIV:tx_clk_divider_i|clk_div_cnt[4]       ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |RCB_TOP|UART_TOP:L_UART_TOP_inst|UART:RX_UART1|UART_RX:uart_rx_i|UART_CLK_DIV:rx_clk_divider_i|clk_div_cnt[2]       ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |RCB_TOP|UART_TOP:L_UART_TOP_inst|UART:RX_UART0|UART_TX:uart_tx_i|UART_CLK_DIV:tx_clk_divider_i|clk_div_cnt[3]       ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |RCB_TOP|UART_TOP:L_UART_TOP_inst|UART:RX_UART0|UART_RX:uart_rx_i|UART_CLK_DIV:rx_clk_divider_i|clk_div_cnt[0]       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |RCB_TOP|UART_TOP:R_UART_TOP_inst|TX_Master:TX_Master_inst|data_pointer[1]                                           ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |RCB_TOP|UART_TOP:L_UART_TOP_inst|TX_Master:TX_Master_inst|data_pointer[0]                                           ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |RCB_TOP|ADC_Master:ADC_Master_inst|data_req[0]                                                                      ;
; 32:1               ; 6 bits    ; 126 LEs       ; 24 LEs               ; 102 LEs                ; Yes        ; |RCB_TOP|ADC_Master:ADC_Master_inst|reg_addr[2]                                                                      ;
; 6:1                ; 6 bits    ; 24 LEs        ; 6 LEs                ; 18 LEs                 ; Yes        ; |RCB_TOP|rcb_spi:rcb_spi_inst|data_cnt[4]                                                                            ;
; 8:1                ; 5 bits    ; 25 LEs        ; 20 LEs               ; 5 LEs                  ; Yes        ; |RCB_TOP|UART_TOP:R_UART_TOP_inst|TX_Master:TX_Master_inst|tx_cnt[6]                                                 ;
; 8:1                ; 5 bits    ; 25 LEs        ; 20 LEs               ; 5 LEs                  ; Yes        ; |RCB_TOP|UART_TOP:L_UART_TOP_inst|TX_Master:TX_Master_inst|tx_cnt[5]                                                 ;
; 21:1               ; 4 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |RCB_TOP|ADC_Master:ADC_Master_inst|i2c_data_wr[2]                                                                   ;
; 9:1                ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |RCB_TOP|UART_TOP:R_UART_TOP_inst|TX_Master:TX_Master_inst|tx_cnt[8]                                                 ;
; 9:1                ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |RCB_TOP|UART_TOP:R_UART_TOP_inst|TX_Master:TX_Master_inst|tx_cnt[1]                                                 ;
; 9:1                ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |RCB_TOP|UART_TOP:L_UART_TOP_inst|TX_Master:TX_Master_inst|tx_cnt[8]                                                 ;
; 9:1                ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |RCB_TOP|UART_TOP:L_UART_TOP_inst|TX_Master:TX_Master_inst|tx_cnt[1]                                                 ;
; 68:1               ; 3 bits    ; 135 LEs       ; 3 LEs                ; 132 LEs                ; Yes        ; |RCB_TOP|ADC_Master:ADC_Master_inst|i2c_addr[4]                                                                      ;
; 12:1               ; 19 bits   ; 152 LEs       ; 133 LEs              ; 19 LEs                 ; Yes        ; |RCB_TOP|rcb_spi:rcb_spi_inst|miso_shift[22]                                                                         ;
; 12:1               ; 4 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |RCB_TOP|rcb_spi:rcb_spi_inst|miso_shift[12]                                                                         ;
; 12:1               ; 4 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |RCB_TOP|rcb_spi:rcb_spi_inst|miso_shift[5]                                                                          ;
; 12:1               ; 3 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |RCB_TOP|rcb_spi:rcb_spi_inst|miso_shift[2]                                                                          ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |RCB_TOP|ADC_Master:ADC_Master_inst|i2c_master:i2c_comm|bit_cnt[0]                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |RCB_TOP|rcb_spi:rcb_spi_inst|next_state                                                                             ;
; 3:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; No         ; |RCB_TOP|UART_TOP:R_UART_TOP_inst|RX_Slave:RX_Slave2|counter                                                         ;
; 3:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; No         ; |RCB_TOP|UART_TOP:R_UART_TOP_inst|RX_Slave:RX_Slave1|counter                                                         ;
; 3:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; No         ; |RCB_TOP|UART_TOP:R_UART_TOP_inst|RX_Slave:RX_Slave0|counter                                                         ;
; 3:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; No         ; |RCB_TOP|UART_TOP:L_UART_TOP_inst|RX_Slave:RX_Slave2|counter                                                         ;
; 3:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; No         ; |RCB_TOP|UART_TOP:L_UART_TOP_inst|RX_Slave:RX_Slave1|counter                                                         ;
; 3:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; No         ; |RCB_TOP|UART_TOP:L_UART_TOP_inst|RX_Slave:RX_Slave0|counter                                                         ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |RCB_TOP|ADC_Master:ADC_Master_inst|data_pointer                                                                     ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |RCB_TOP|UART_TOP:R_UART_TOP_inst|TX_Master:TX_Master_inst|state                                                     ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |RCB_TOP|UART_TOP:L_UART_TOP_inst|TX_Master:TX_Master_inst|state                                                     ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |RCB_TOP|UART_TOP:R_UART_TOP_inst|RX_Slave:RX_Slave2|Selector25                                                      ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |RCB_TOP|UART_TOP:R_UART_TOP_inst|RX_Slave:RX_Slave1|Selector25                                                      ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |RCB_TOP|UART_TOP:R_UART_TOP_inst|RX_Slave:RX_Slave0|Selector25                                                      ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |RCB_TOP|UART_TOP:L_UART_TOP_inst|RX_Slave:RX_Slave2|Selector24                                                      ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |RCB_TOP|UART_TOP:L_UART_TOP_inst|RX_Slave:RX_Slave1|Selector25                                                      ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |RCB_TOP|UART_TOP:L_UART_TOP_inst|RX_Slave:RX_Slave0|Selector25                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst0|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|altsyncram_llg1:FIFOram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst1|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|altsyncram_llg1:FIFOram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst2|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|altsyncram_llg1:FIFOram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst0|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|altsyncram_llg1:FIFOram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst1|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|altsyncram_llg1:FIFOram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst2|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|altsyncram_llg1:FIFOram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADC_Master:ADC_Master_inst ;
+----------------+-----------+--------------------------------------------+
; Parameter Name ; Value     ; Type                                       ;
+----------------+-----------+--------------------------------------------+
; input_clk      ; 100000000 ; Signed Integer                             ;
; bus_clk        ; 400000    ; Signed Integer                             ;
+----------------+-----------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADC_Master:ADC_Master_inst|i2c_master:i2c_comm ;
+----------------+----------+-----------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                            ;
+----------------+----------+-----------------------------------------------------------------+
; input_clk      ; 50000000 ; Signed Integer                                                  ;
; bus_clk        ; 400000   ; Signed Integer                                                  ;
+----------------+----------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_TOP:L_UART_TOP_inst|UART:RX_UART0 ;
+----------------+-----------+--------------------------------------------------------+
; Parameter Name ; Value     ; Type                                                   ;
+----------------+-----------+--------------------------------------------------------+
; clk_freq       ; 200000000 ; Signed Integer                                         ;
; baud_rate      ; 12000000  ; Signed Integer                                         ;
; parity_bit     ; none      ; String                                                 ;
; use_debouncer  ; true      ; Enumerated                                             ;
+----------------+-----------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_TOP:L_UART_TOP_inst|UART:RX_UART0|UART_CLK_DIV:os_clk_divider_i ;
+----------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------+
; div_max_val    ; 1     ; Signed Integer                                                                           ;
; div_mark_pos   ; 0     ; Signed Integer                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_TOP:L_UART_TOP_inst|UART:RX_UART0|UART_DEBOUNCER:\use_debouncer_g:debouncer_i ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; latency        ; 4     ; Signed Integer                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_TOP:L_UART_TOP_inst|UART:RX_UART0|UART_RX:uart_rx_i ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; clk_div_val    ; 17    ; Signed Integer                                                               ;
; parity_bit     ; none  ; String                                                                       ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_TOP:L_UART_TOP_inst|UART:RX_UART0|UART_RX:uart_rx_i|UART_CLK_DIV:rx_clk_divider_i ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; div_max_val    ; 17    ; Signed Integer                                                                                             ;
; div_mark_pos   ; 3     ; Signed Integer                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_TOP:L_UART_TOP_inst|UART:RX_UART0|UART_TX:uart_tx_i ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; clk_div_val    ; 17    ; Signed Integer                                                               ;
; parity_bit     ; none  ; String                                                                       ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_TOP:L_UART_TOP_inst|UART:RX_UART0|UART_TX:uart_tx_i|UART_CLK_DIV:tx_clk_divider_i ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; div_max_val    ; 17    ; Signed Integer                                                                                             ;
; div_mark_pos   ; 1     ; Signed Integer                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_TOP:L_UART_TOP_inst|UART:RX_UART1 ;
+----------------+-----------+--------------------------------------------------------+
; Parameter Name ; Value     ; Type                                                   ;
+----------------+-----------+--------------------------------------------------------+
; clk_freq       ; 200000000 ; Signed Integer                                         ;
; baud_rate      ; 12000000  ; Signed Integer                                         ;
; parity_bit     ; none      ; String                                                 ;
; use_debouncer  ; true      ; Enumerated                                             ;
+----------------+-----------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_TOP:L_UART_TOP_inst|UART:RX_UART1|UART_CLK_DIV:os_clk_divider_i ;
+----------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------+
; div_max_val    ; 1     ; Signed Integer                                                                           ;
; div_mark_pos   ; 0     ; Signed Integer                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_TOP:L_UART_TOP_inst|UART:RX_UART1|UART_DEBOUNCER:\use_debouncer_g:debouncer_i ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; latency        ; 4     ; Signed Integer                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_TOP:L_UART_TOP_inst|UART:RX_UART1|UART_RX:uart_rx_i ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; clk_div_val    ; 17    ; Signed Integer                                                               ;
; parity_bit     ; none  ; String                                                                       ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_TOP:L_UART_TOP_inst|UART:RX_UART1|UART_RX:uart_rx_i|UART_CLK_DIV:rx_clk_divider_i ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; div_max_val    ; 17    ; Signed Integer                                                                                             ;
; div_mark_pos   ; 3     ; Signed Integer                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_TOP:L_UART_TOP_inst|UART:RX_UART1|UART_TX:uart_tx_i ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; clk_div_val    ; 17    ; Signed Integer                                                               ;
; parity_bit     ; none  ; String                                                                       ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_TOP:L_UART_TOP_inst|UART:RX_UART1|UART_TX:uart_tx_i|UART_CLK_DIV:tx_clk_divider_i ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; div_max_val    ; 17    ; Signed Integer                                                                                             ;
; div_mark_pos   ; 1     ; Signed Integer                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_TOP:L_UART_TOP_inst|UART:RX_UART2 ;
+----------------+-----------+--------------------------------------------------------+
; Parameter Name ; Value     ; Type                                                   ;
+----------------+-----------+--------------------------------------------------------+
; clk_freq       ; 200000000 ; Signed Integer                                         ;
; baud_rate      ; 12000000  ; Signed Integer                                         ;
; parity_bit     ; none      ; String                                                 ;
; use_debouncer  ; true      ; Enumerated                                             ;
+----------------+-----------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_TOP:L_UART_TOP_inst|UART:RX_UART2|UART_CLK_DIV:os_clk_divider_i ;
+----------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------+
; div_max_val    ; 1     ; Signed Integer                                                                           ;
; div_mark_pos   ; 0     ; Signed Integer                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_TOP:L_UART_TOP_inst|UART:RX_UART2|UART_DEBOUNCER:\use_debouncer_g:debouncer_i ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; latency        ; 4     ; Signed Integer                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_TOP:L_UART_TOP_inst|UART:RX_UART2|UART_RX:uart_rx_i ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; clk_div_val    ; 17    ; Signed Integer                                                               ;
; parity_bit     ; none  ; String                                                                       ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_TOP:L_UART_TOP_inst|UART:RX_UART2|UART_RX:uart_rx_i|UART_CLK_DIV:rx_clk_divider_i ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; div_max_val    ; 17    ; Signed Integer                                                                                             ;
; div_mark_pos   ; 3     ; Signed Integer                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_TOP:L_UART_TOP_inst|UART:RX_UART2|UART_TX:uart_tx_i ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; clk_div_val    ; 17    ; Signed Integer                                                               ;
; parity_bit     ; none  ; String                                                                       ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_TOP:L_UART_TOP_inst|UART:RX_UART2|UART_TX:uart_tx_i|UART_CLK_DIV:tx_clk_divider_i ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; div_max_val    ; 17    ; Signed Integer                                                                                             ;
; div_mark_pos   ; 1     ; Signed Integer                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst0|scfifo:scfifo_component ;
+-------------------------+-------------+-----------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                        ;
+-------------------------+-------------+-----------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                  ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                              ;
; lpm_width               ; 8           ; Signed Integer                                                              ;
; LPM_NUMWORDS            ; 512         ; Signed Integer                                                              ;
; LPM_WIDTHU              ; 9           ; Signed Integer                                                              ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                     ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                     ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                     ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                     ;
; ADD_RAM_OUTPUT_REGISTER ; ON          ; Untyped                                                                     ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                     ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                     ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                     ;
; USE_EAB                 ; ON          ; Untyped                                                                     ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                     ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                                     ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                     ;
; CBXI_PARAMETER          ; scfifo_bn21 ; Untyped                                                                     ;
+-------------------------+-------------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst1|scfifo:scfifo_component ;
+-------------------------+-------------+-----------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                        ;
+-------------------------+-------------+-----------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                  ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                              ;
; lpm_width               ; 8           ; Signed Integer                                                              ;
; LPM_NUMWORDS            ; 512         ; Signed Integer                                                              ;
; LPM_WIDTHU              ; 9           ; Signed Integer                                                              ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                     ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                     ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                     ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                     ;
; ADD_RAM_OUTPUT_REGISTER ; ON          ; Untyped                                                                     ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                     ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                     ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                     ;
; USE_EAB                 ; ON          ; Untyped                                                                     ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                     ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                                     ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                     ;
; CBXI_PARAMETER          ; scfifo_bn21 ; Untyped                                                                     ;
+-------------------------+-------------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst2|scfifo:scfifo_component ;
+-------------------------+-------------+-----------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                        ;
+-------------------------+-------------+-----------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                  ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                              ;
; lpm_width               ; 8           ; Signed Integer                                                              ;
; LPM_NUMWORDS            ; 512         ; Signed Integer                                                              ;
; LPM_WIDTHU              ; 9           ; Signed Integer                                                              ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                     ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                     ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                     ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                     ;
; ADD_RAM_OUTPUT_REGISTER ; ON          ; Untyped                                                                     ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                     ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                     ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                     ;
; USE_EAB                 ; ON          ; Untyped                                                                     ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                     ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                                     ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                     ;
; CBXI_PARAMETER          ; scfifo_bn21 ; Untyped                                                                     ;
+-------------------------+-------------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_TOP:L_UART_TOP_inst|UART:TEENSY_TX_UART ;
+----------------+-----------+--------------------------------------------------------------+
; Parameter Name ; Value     ; Type                                                         ;
+----------------+-----------+--------------------------------------------------------------+
; clk_freq       ; 200000000 ; Signed Integer                                               ;
; baud_rate      ; 20000000  ; Signed Integer                                               ;
; parity_bit     ; none      ; String                                                       ;
; use_debouncer  ; true      ; Enumerated                                                   ;
+----------------+-----------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_TOP:L_UART_TOP_inst|UART:TEENSY_TX_UART|UART_CLK_DIV:os_clk_divider_i ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; div_max_val    ; 1     ; Signed Integer                                                                                 ;
; div_mark_pos   ; 0     ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_TOP:L_UART_TOP_inst|UART:TEENSY_TX_UART|UART_DEBOUNCER:\use_debouncer_g:debouncer_i ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; latency        ; 4     ; Signed Integer                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_TOP:L_UART_TOP_inst|UART:TEENSY_TX_UART|UART_RX:uart_rx_i ;
+----------------+-------+------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------+
; clk_div_val    ; 10    ; Signed Integer                                                                     ;
; parity_bit     ; none  ; String                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_TOP:L_UART_TOP_inst|UART:TEENSY_TX_UART|UART_RX:uart_rx_i|UART_CLK_DIV:rx_clk_divider_i ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; div_max_val    ; 10    ; Signed Integer                                                                                                   ;
; div_mark_pos   ; 3     ; Signed Integer                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_TOP:L_UART_TOP_inst|UART:TEENSY_TX_UART|UART_TX:uart_tx_i ;
+----------------+-------+------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------+
; clk_div_val    ; 10    ; Signed Integer                                                                     ;
; parity_bit     ; none  ; String                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_TOP:L_UART_TOP_inst|UART:TEENSY_TX_UART|UART_TX:uart_tx_i|UART_CLK_DIV:tx_clk_divider_i ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; div_max_val    ; 10    ; Signed Integer                                                                                                   ;
; div_mark_pos   ; 1     ; Signed Integer                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_TOP:R_UART_TOP_inst|UART:RX_UART0 ;
+----------------+-----------+--------------------------------------------------------+
; Parameter Name ; Value     ; Type                                                   ;
+----------------+-----------+--------------------------------------------------------+
; clk_freq       ; 200000000 ; Signed Integer                                         ;
; baud_rate      ; 12000000  ; Signed Integer                                         ;
; parity_bit     ; none      ; String                                                 ;
; use_debouncer  ; true      ; Enumerated                                             ;
+----------------+-----------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_TOP:R_UART_TOP_inst|UART:RX_UART0|UART_CLK_DIV:os_clk_divider_i ;
+----------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------+
; div_max_val    ; 1     ; Signed Integer                                                                           ;
; div_mark_pos   ; 0     ; Signed Integer                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_TOP:R_UART_TOP_inst|UART:RX_UART0|UART_DEBOUNCER:\use_debouncer_g:debouncer_i ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; latency        ; 4     ; Signed Integer                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_TOP:R_UART_TOP_inst|UART:RX_UART0|UART_RX:uart_rx_i ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; clk_div_val    ; 17    ; Signed Integer                                                               ;
; parity_bit     ; none  ; String                                                                       ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_TOP:R_UART_TOP_inst|UART:RX_UART0|UART_RX:uart_rx_i|UART_CLK_DIV:rx_clk_divider_i ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; div_max_val    ; 17    ; Signed Integer                                                                                             ;
; div_mark_pos   ; 3     ; Signed Integer                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_TOP:R_UART_TOP_inst|UART:RX_UART0|UART_TX:uart_tx_i ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; clk_div_val    ; 17    ; Signed Integer                                                               ;
; parity_bit     ; none  ; String                                                                       ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_TOP:R_UART_TOP_inst|UART:RX_UART0|UART_TX:uart_tx_i|UART_CLK_DIV:tx_clk_divider_i ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; div_max_val    ; 17    ; Signed Integer                                                                                             ;
; div_mark_pos   ; 1     ; Signed Integer                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_TOP:R_UART_TOP_inst|UART:RX_UART1 ;
+----------------+-----------+--------------------------------------------------------+
; Parameter Name ; Value     ; Type                                                   ;
+----------------+-----------+--------------------------------------------------------+
; clk_freq       ; 200000000 ; Signed Integer                                         ;
; baud_rate      ; 12000000  ; Signed Integer                                         ;
; parity_bit     ; none      ; String                                                 ;
; use_debouncer  ; true      ; Enumerated                                             ;
+----------------+-----------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_TOP:R_UART_TOP_inst|UART:RX_UART1|UART_CLK_DIV:os_clk_divider_i ;
+----------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------+
; div_max_val    ; 1     ; Signed Integer                                                                           ;
; div_mark_pos   ; 0     ; Signed Integer                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_TOP:R_UART_TOP_inst|UART:RX_UART1|UART_DEBOUNCER:\use_debouncer_g:debouncer_i ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; latency        ; 4     ; Signed Integer                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_TOP:R_UART_TOP_inst|UART:RX_UART1|UART_RX:uart_rx_i ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; clk_div_val    ; 17    ; Signed Integer                                                               ;
; parity_bit     ; none  ; String                                                                       ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_TOP:R_UART_TOP_inst|UART:RX_UART1|UART_RX:uart_rx_i|UART_CLK_DIV:rx_clk_divider_i ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; div_max_val    ; 17    ; Signed Integer                                                                                             ;
; div_mark_pos   ; 3     ; Signed Integer                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_TOP:R_UART_TOP_inst|UART:RX_UART1|UART_TX:uart_tx_i ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; clk_div_val    ; 17    ; Signed Integer                                                               ;
; parity_bit     ; none  ; String                                                                       ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_TOP:R_UART_TOP_inst|UART:RX_UART1|UART_TX:uart_tx_i|UART_CLK_DIV:tx_clk_divider_i ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; div_max_val    ; 17    ; Signed Integer                                                                                             ;
; div_mark_pos   ; 1     ; Signed Integer                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_TOP:R_UART_TOP_inst|UART:RX_UART2 ;
+----------------+-----------+--------------------------------------------------------+
; Parameter Name ; Value     ; Type                                                   ;
+----------------+-----------+--------------------------------------------------------+
; clk_freq       ; 200000000 ; Signed Integer                                         ;
; baud_rate      ; 12000000  ; Signed Integer                                         ;
; parity_bit     ; none      ; String                                                 ;
; use_debouncer  ; true      ; Enumerated                                             ;
+----------------+-----------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_TOP:R_UART_TOP_inst|UART:RX_UART2|UART_CLK_DIV:os_clk_divider_i ;
+----------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------+
; div_max_val    ; 1     ; Signed Integer                                                                           ;
; div_mark_pos   ; 0     ; Signed Integer                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_TOP:R_UART_TOP_inst|UART:RX_UART2|UART_DEBOUNCER:\use_debouncer_g:debouncer_i ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; latency        ; 4     ; Signed Integer                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_TOP:R_UART_TOP_inst|UART:RX_UART2|UART_RX:uart_rx_i ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; clk_div_val    ; 17    ; Signed Integer                                                               ;
; parity_bit     ; none  ; String                                                                       ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_TOP:R_UART_TOP_inst|UART:RX_UART2|UART_RX:uart_rx_i|UART_CLK_DIV:rx_clk_divider_i ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; div_max_val    ; 17    ; Signed Integer                                                                                             ;
; div_mark_pos   ; 3     ; Signed Integer                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_TOP:R_UART_TOP_inst|UART:RX_UART2|UART_TX:uart_tx_i ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; clk_div_val    ; 17    ; Signed Integer                                                               ;
; parity_bit     ; none  ; String                                                                       ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_TOP:R_UART_TOP_inst|UART:RX_UART2|UART_TX:uart_tx_i|UART_CLK_DIV:tx_clk_divider_i ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; div_max_val    ; 17    ; Signed Integer                                                                                             ;
; div_mark_pos   ; 1     ; Signed Integer                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst0|scfifo:scfifo_component ;
+-------------------------+-------------+-----------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                        ;
+-------------------------+-------------+-----------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                  ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                              ;
; lpm_width               ; 8           ; Signed Integer                                                              ;
; LPM_NUMWORDS            ; 512         ; Signed Integer                                                              ;
; LPM_WIDTHU              ; 9           ; Signed Integer                                                              ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                     ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                     ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                     ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                     ;
; ADD_RAM_OUTPUT_REGISTER ; ON          ; Untyped                                                                     ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                     ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                     ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                     ;
; USE_EAB                 ; ON          ; Untyped                                                                     ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                     ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                                     ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                     ;
; CBXI_PARAMETER          ; scfifo_bn21 ; Untyped                                                                     ;
+-------------------------+-------------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst1|scfifo:scfifo_component ;
+-------------------------+-------------+-----------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                        ;
+-------------------------+-------------+-----------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                  ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                              ;
; lpm_width               ; 8           ; Signed Integer                                                              ;
; LPM_NUMWORDS            ; 512         ; Signed Integer                                                              ;
; LPM_WIDTHU              ; 9           ; Signed Integer                                                              ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                     ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                     ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                     ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                     ;
; ADD_RAM_OUTPUT_REGISTER ; ON          ; Untyped                                                                     ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                     ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                     ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                     ;
; USE_EAB                 ; ON          ; Untyped                                                                     ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                     ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                                     ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                     ;
; CBXI_PARAMETER          ; scfifo_bn21 ; Untyped                                                                     ;
+-------------------------+-------------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst2|scfifo:scfifo_component ;
+-------------------------+-------------+-----------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                        ;
+-------------------------+-------------+-----------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                  ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                              ;
; lpm_width               ; 8           ; Signed Integer                                                              ;
; LPM_NUMWORDS            ; 512         ; Signed Integer                                                              ;
; LPM_WIDTHU              ; 9           ; Signed Integer                                                              ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                     ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                     ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                     ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                     ;
; ADD_RAM_OUTPUT_REGISTER ; ON          ; Untyped                                                                     ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                     ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                     ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                     ;
; USE_EAB                 ; ON          ; Untyped                                                                     ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                     ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                                     ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                     ;
; CBXI_PARAMETER          ; scfifo_bn21 ; Untyped                                                                     ;
+-------------------------+-------------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_TOP:R_UART_TOP_inst|UART:TEENSY_TX_UART ;
+----------------+-----------+--------------------------------------------------------------+
; Parameter Name ; Value     ; Type                                                         ;
+----------------+-----------+--------------------------------------------------------------+
; clk_freq       ; 200000000 ; Signed Integer                                               ;
; baud_rate      ; 20000000  ; Signed Integer                                               ;
; parity_bit     ; none      ; String                                                       ;
; use_debouncer  ; true      ; Enumerated                                                   ;
+----------------+-----------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_TOP:R_UART_TOP_inst|UART:TEENSY_TX_UART|UART_CLK_DIV:os_clk_divider_i ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; div_max_val    ; 1     ; Signed Integer                                                                                 ;
; div_mark_pos   ; 0     ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_TOP:R_UART_TOP_inst|UART:TEENSY_TX_UART|UART_DEBOUNCER:\use_debouncer_g:debouncer_i ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; latency        ; 4     ; Signed Integer                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_TOP:R_UART_TOP_inst|UART:TEENSY_TX_UART|UART_RX:uart_rx_i ;
+----------------+-------+------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------+
; clk_div_val    ; 10    ; Signed Integer                                                                     ;
; parity_bit     ; none  ; String                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_TOP:R_UART_TOP_inst|UART:TEENSY_TX_UART|UART_RX:uart_rx_i|UART_CLK_DIV:rx_clk_divider_i ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; div_max_val    ; 10    ; Signed Integer                                                                                                   ;
; div_mark_pos   ; 3     ; Signed Integer                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_TOP:R_UART_TOP_inst|UART:TEENSY_TX_UART|UART_TX:uart_tx_i ;
+----------------+-------+------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------+
; clk_div_val    ; 10    ; Signed Integer                                                                     ;
; parity_bit     ; none  ; String                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_TOP:R_UART_TOP_inst|UART:TEENSY_TX_UART|UART_TX:uart_tx_i|UART_CLK_DIV:tx_clk_divider_i ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; div_max_val    ; 10    ; Signed Integer                                                                                                   ;
; div_mark_pos   ; 1     ; Signed Integer                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rcb_spi:rcb_spi_inst                ;
+-----------------------------+----------------------------------+-----------------+
; Parameter Name              ; Value                            ; Type            ;
+-----------------------------+----------------------------------+-----------------+
; FPGA_MAJOR_VER              ; 00000011                         ; Unsigned Binary ;
; FPGA_REV                    ; 00000001                         ; Unsigned Binary ;
; FPGA_REV_YEAR               ; 00010111                         ; Unsigned Binary ;
; FPGA_REV_MONTH              ; 00000011                         ; Unsigned Binary ;
; FPGA_REV_DAY                ; 00000111                         ; Unsigned Binary ;
; FPGA_REV_HOUR               ; 00001000                         ; Unsigned Binary ;
; SPI_COM_LEN                 ; 8                                ; Signed Integer  ;
; SPI_ADDR_LEN                ; 24                               ; Signed Integer  ;
; SPI_DATA_LEN                ; 56                               ; Signed Integer  ;
; WRITE_COM                   ; 00001010                         ; Unsigned Binary ;
; READ_COM                    ; 00001111                         ; Unsigned Binary ;
; WRITE_MODE                  ; 00                               ; Unsigned Binary ;
; READ_MODE                   ; 01                               ; Unsigned Binary ;
; UNDEF_MODE                  ; 11                               ; Unsigned Binary ;
; ADDR_FPGA_VER               ; 0000000000000000                 ; Unsigned Binary ;
; ADDR_FPGA_REV_DATA          ; 0000000000000001                 ; Unsigned Binary ;
; ADDR_FPGA_POW_DIAG          ; 0000000000000010                 ; Unsigned Binary ;
; ADDR_FPGA_BUTTONS           ; 0000000000000011                 ; Unsigned Binary ;
; ADDR_FPGA_DRAPE_SW_STATE    ; 0000000000000100                 ; Unsigned Binary ;
; ADDR_FPGA_DRAPE_EM_STATE    ; 0000000000000101                 ; Unsigned Binary ;
; ADDR_FPGA_DRAPE_SW_APPROVAL ; 0000000000000110                 ; Unsigned Binary ;
; ADDR_FPGA_DRAPE_SENSOR      ; 0000000000000111                 ; Unsigned Binary ;
; ADDR_FPGA_WHEEL_DRIVER_OUT  ; 0000000000001000                 ; Unsigned Binary ;
; ADDR_FPGA_WHEEL_DRIVER_ELO  ; 0000000000001001                 ; Unsigned Binary ;
; ADDR_FPGA_WHEEL_DRIVER_IN   ; 0000000000001010                 ; Unsigned Binary ;
; ADDR_FPGA_WHEEL_DRIVER_ABRT ; 0000000000001011                 ; Unsigned Binary ;
; ADDR_FPGA_WHEEL_SENSOR      ; 0000000000001100                 ; Unsigned Binary ;
; ADDR_FPGA_BUTTONS_LED       ; 0000000000001101                 ; Unsigned Binary ;
; ADDR_FPGA_ESTOP_STATUS      ; 0000000000001110                 ; Unsigned Binary ;
; ADDR_FPGA_ESTOP_ACTIVATION  ; 0000000000001111                 ; Unsigned Binary ;
; ADDR_FPGA_ESTOP_DIAGNOSTIC  ; 0000000000010000                 ; Unsigned Binary ;
; ADDR_FPGA_ESTOP_OPEN        ; 0000000000010001                 ; Unsigned Binary ;
; ADDR_FPGA_DIAGNOSTIC_LEDS   ; 0000000000010010                 ; Unsigned Binary ;
; ADDR_FPGA_SPARE_IO          ; 0000000000010011                 ; Unsigned Binary ;
; ADDR_FPGA_SPARE_4MB         ; 0000000000010100                 ; Unsigned Binary ;
; ADDR_FPGA_WHEEL_ROD         ; 0000000000010101                 ; Unsigned Binary ;
; ADDR_FPGA_FAN1_TACHO        ; 0000000000010110                 ; Unsigned Binary ;
; ADDR_FPGA_FAN1_PWM          ; 0000000000010111                 ; Unsigned Binary ;
; ADDR_FPGA_FAN2_TACHO        ; 0000000000011000                 ; Unsigned Binary ;
; ADDR_FPGA_FAN2_PWM          ; 0000000000011001                 ; Unsigned Binary ;
; NUM_REG                     ; 26                               ; Signed Integer  ;
; ESTOP_DIAG_ACTIV            ; 00000000000000001010101111001101 ; Unsigned Binary ;
; ESTOP_ACTIVATION_PULSE      ; 100000                           ; Signed Integer  ;
; FAN_TACHO_MES_PERIOD        ; 00000000110000110101000000       ; Unsigned Binary ;
; DEB_DEEP                    ; 3                                ; Signed Integer  ;
; IDLE                        ; 0                                ; Signed Integer  ;
; CMD                         ; 1                                ; Signed Integer  ;
; ADDR                        ; 2                                ; Signed Integer  ;
; MOSI_DATA                   ; 3                                ; Signed Integer  ;
; MISO_DATA                   ; 4                                ; Signed Integer  ;
+-----------------------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ADC_Master:ADC_Master_inst|lpm_divide:Mod0 ;
+------------------------+----------------+---------------------------------------------------+
; Parameter Name         ; Value          ; Type                                              ;
+------------------------+----------------+---------------------------------------------------+
; LPM_WIDTHN             ; 6              ; Untyped                                           ;
; LPM_WIDTHD             ; 6              ; Untyped                                           ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                           ;
; LPM_PIPELINE           ; 0              ; Untyped                                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                           ;
; CBXI_PARAMETER         ; lpm_divide_ckl ; Untyped                                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                    ;
+------------------------+----------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                        ;
+----------------------------+------------------------------------------------------------------------+
; Name                       ; Value                                                                  ;
+----------------------------+------------------------------------------------------------------------+
; Number of entity instances ; 6                                                                      ;
; Entity Instance            ; UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst0|scfifo:scfifo_component ;
;     -- FIFO Type           ; Single Clock                                                           ;
;     -- lpm_width           ; 8                                                                      ;
;     -- LPM_NUMWORDS        ; 512                                                                    ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                    ;
;     -- USE_EAB             ; ON                                                                     ;
; Entity Instance            ; UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst1|scfifo:scfifo_component ;
;     -- FIFO Type           ; Single Clock                                                           ;
;     -- lpm_width           ; 8                                                                      ;
;     -- LPM_NUMWORDS        ; 512                                                                    ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                    ;
;     -- USE_EAB             ; ON                                                                     ;
; Entity Instance            ; UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst2|scfifo:scfifo_component ;
;     -- FIFO Type           ; Single Clock                                                           ;
;     -- lpm_width           ; 8                                                                      ;
;     -- LPM_NUMWORDS        ; 512                                                                    ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                    ;
;     -- USE_EAB             ; ON                                                                     ;
; Entity Instance            ; UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst0|scfifo:scfifo_component ;
;     -- FIFO Type           ; Single Clock                                                           ;
;     -- lpm_width           ; 8                                                                      ;
;     -- LPM_NUMWORDS        ; 512                                                                    ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                    ;
;     -- USE_EAB             ; ON                                                                     ;
; Entity Instance            ; UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst1|scfifo:scfifo_component ;
;     -- FIFO Type           ; Single Clock                                                           ;
;     -- lpm_width           ; 8                                                                      ;
;     -- LPM_NUMWORDS        ; 512                                                                    ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                    ;
;     -- USE_EAB             ; ON                                                                     ;
; Entity Instance            ; UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst2|scfifo:scfifo_component ;
;     -- FIFO Type           ; Single Clock                                                           ;
;     -- lpm_width           ; 8                                                                      ;
;     -- LPM_NUMWORDS        ; 512                                                                    ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                    ;
;     -- USE_EAB             ; ON                                                                     ;
+----------------------------+------------------------------------------------------------------------+


+--------------------------------------------------+
; Port Connectivity Checks: "rcb_spi:rcb_spi_inst" ;
+-----------+-------+----------+-------------------+
; Port      ; Type  ; Severity ; Details           ;
+-----------+-------+----------+-------------------+
; rst_n_syn ; Input ; Info     ; Stuck at VCC      ;
+-----------+-------+----------+-------------------+


+-------------------------------------------+
; Port Connectivity Checks: "FAN:FAN2_inst" ;
+-------+-------+----------+----------------+
; Port  ; Type  ; Severity ; Details        ;
+-------+-------+----------+----------------+
; rst_n ; Input ; Info     ; Stuck at VCC   ;
+-------+-------+----------+----------------+


+-------------------------------------------+
; Port Connectivity Checks: "FAN:FAN1_inst" ;
+-------+-------+----------+----------------+
; Port  ; Type  ; Severity ; Details        ;
+-------+-------+----------+----------------+
; rst_n ; Input ; Info     ; Stuck at VCC   ;
+-------+-------+----------+----------------+


+------------------------------------------------------+
; Port Connectivity Checks: "UART_TOP:R_UART_TOP_inst" ;
+-------+-------+----------+---------------------------+
; Port  ; Type  ; Severity ; Details                   ;
+-------+-------+----------+---------------------------+
; rst_n ; Input ; Info     ; Stuck at VCC              ;
+-------+-------+----------+---------------------------+


+--------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UART_TOP:L_UART_TOP_inst|UART:TEENSY_TX_UART|UART_CLK_DIV:os_clk_divider_i" ;
+--------+-------+----------+----------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                    ;
+--------+-------+----------+----------------------------------------------------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                                                               ;
+--------+-------+----------+----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UART_TOP:L_UART_TOP_inst|UART:TEENSY_TX_UART"                                               ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; uart_rxd     ; Input  ; Info     ; Stuck at GND                                                                        ;
; dout         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dout_vld     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; frame_error  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; parity_error ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst2"                                      ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst1"                                      ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst0"                                      ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UART_TOP:L_UART_TOP_inst|TX_Master:TX_Master_inst"                                                                        ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                  ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; rs232_0_to_uart_error ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; clr_err0              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; clr_err1              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; clr_err2              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UART_TOP:L_UART_TOP_inst|RX_Slave:RX_Slave2"                                                ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; avalon_data  ; Input  ; Info     ; Stuck at GND                                                                        ;
; avalon_ready ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; data_in      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UART_TOP:L_UART_TOP_inst|RX_Slave:RX_Slave1"                                                ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; avalon_data  ; Input  ; Info     ; Stuck at GND                                                                        ;
; avalon_ready ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; data_in      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UART_TOP:L_UART_TOP_inst|RX_Slave:RX_Slave0"                                                ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; avalon_data  ; Input  ; Info     ; Stuck at GND                                                                        ;
; avalon_ready ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; data_in      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UART_TOP:L_UART_TOP_inst|UART:RX_UART2"                                                     ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; uart_txd     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; din          ; Input  ; Info     ; Stuck at GND                                                                        ;
; din_vld      ; Input  ; Info     ; Stuck at GND                                                                        ;
; din_rdy      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; parity_error ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UART_TOP:L_UART_TOP_inst|UART:RX_UART1"                                                     ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; uart_txd     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; din          ; Input  ; Info     ; Stuck at GND                                                                        ;
; din_vld      ; Input  ; Info     ; Stuck at GND                                                                        ;
; din_rdy      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; parity_error ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UART_TOP:L_UART_TOP_inst|UART:RX_UART0|UART_CLK_DIV:os_clk_divider_i" ;
+--------+-------+----------+----------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                              ;
+--------+-------+----------+----------------------------------------------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                                                         ;
+--------+-------+----------+----------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UART_TOP:L_UART_TOP_inst|UART:RX_UART0"                                                     ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; uart_txd     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; din          ; Input  ; Info     ; Stuck at GND                                                                        ;
; din_vld      ; Input  ; Info     ; Stuck at GND                                                                        ;
; din_rdy      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; parity_error ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------+
; Port Connectivity Checks: "UART_TOP:L_UART_TOP_inst" ;
+-------+-------+----------+---------------------------+
; Port  ; Type  ; Severity ; Details                   ;
+-------+-------+----------+---------------------------+
; rst_n ; Input ; Info     ; Stuck at VCC              ;
+-------+-------+----------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "rcb_registers:i_rcb_registers"                                                                      ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                             ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; rst_n_syn            ; Input  ; Info     ; Stuck at VCC                                                                        ;
; clk_1m               ; Input  ; Info     ; Stuck at GND                                                                        ;
; fpga24v_dis          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; fan1_tacho           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; fan_1_read_number    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; fan_2_tacho          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; fan_2_read_number    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; fpga_sync_delay_time ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; fpga_sync_time       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; cs_error             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; miccb_sync_cnt       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ADC_Master:ADC_Master_inst|i2c_master:i2c_comm"                                          ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; ack_error ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ADC_Master:ADC_Master_inst"                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; reset_n  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; clk_1mhz ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 156                         ;
; cycloneiii_ff         ; 985                         ;
;     CLR               ; 12                          ;
;     ENA               ; 315                         ;
;     ENA SCLR          ; 12                          ;
;     ENA SLD           ; 192                         ;
;     SCLR              ; 48                          ;
;     SLD               ; 9                           ;
;     plain             ; 397                         ;
; cycloneiii_io_obuf    ; 4                           ;
; cycloneiii_lcell_comb ; 1468                        ;
;     arith             ; 298                         ;
;         2 data inputs ; 235                         ;
;         3 data inputs ; 63                          ;
;     normal            ; 1170                        ;
;         0 data inputs ; 5                           ;
;         1 data inputs ; 56                          ;
;         2 data inputs ; 158                         ;
;         3 data inputs ; 182                         ;
;         4 data inputs ; 769                         ;
; cycloneiii_ram_block  ; 48                          ;
;                       ;                             ;
; Max LUT depth         ; 13.70                       ;
; Average LUT depth     ; 3.20                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition
    Info: Processing started: Mon Mar 11 17:26:14 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off RCB_FPGA -c RCB_FPGA_3_1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 10 of the 10 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file uart/uart.vhd
    Info (12022): Found design unit 1: UART-RTL File: G:/My Drive/FPGA/git/RCB_Rev_B/uart/uart.vhd Line: 45
    Info (12023): Found entity 1: UART File: G:/My Drive/FPGA/git/RCB_Rev_B/uart/uart.vhd Line: 19
Info (12021): Found 2 design units, including 1 entities, in source file uart/comp/uart_tx.vhd
    Info (12022): Found design unit 1: UART_TX-RTL File: G:/My Drive/FPGA/git/RCB_Rev_B/uart/comp/uart_tx.vhd Line: 31
    Info (12023): Found entity 1: UART_TX File: G:/My Drive/FPGA/git/RCB_Rev_B/uart/comp/uart_tx.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file uart/comp/uart_rx.vhd
    Info (12022): Found design unit 1: UART_RX-RTL File: G:/My Drive/FPGA/git/RCB_Rev_B/uart/comp/uart_rx.vhd Line: 32
    Info (12023): Found entity 1: UART_RX File: G:/My Drive/FPGA/git/RCB_Rev_B/uart/comp/uart_rx.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file uart/comp/uart_parity.vhd
    Info (12022): Found design unit 1: UART_PARITY-RTL File: G:/My Drive/FPGA/git/RCB_Rev_B/uart/comp/uart_parity.vhd Line: 24
    Info (12023): Found entity 1: UART_PARITY File: G:/My Drive/FPGA/git/RCB_Rev_B/uart/comp/uart_parity.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file uart/comp/uart_debouncer.vhd
    Info (12022): Found design unit 1: UART_DEBOUNCER-RTL File: G:/My Drive/FPGA/git/RCB_Rev_B/uart/comp/uart_debouncer.vhd Line: 26
    Info (12023): Found entity 1: UART_DEBOUNCER File: G:/My Drive/FPGA/git/RCB_Rev_B/uart/comp/uart_debouncer.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file uart/comp/uart_clk_div.vhd
    Info (12022): Found design unit 1: UART_CLK_DIV-RTL File: G:/My Drive/FPGA/git/RCB_Rev_B/uart/comp/uart_clk_div.vhd Line: 29
    Info (12023): Found entity 1: UART_CLK_DIV File: G:/My Drive/FPGA/git/RCB_Rev_B/uart/comp/uart_clk_div.vhd Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file uart_top.vhd
    Info (12022): Found design unit 1: UART_TOP-rtl File: G:/My Drive/FPGA/git/RCB_Rev_B/UART_TOP.vhd Line: 17
    Info (12023): Found entity 1: UART_TOP File: G:/My Drive/FPGA/git/RCB_Rev_B/UART_TOP.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file i2c_master.vhd
    Info (12022): Found design unit 1: i2c_master-logic File: G:/My Drive/FPGA/git/RCB_Rev_B/i2c_master.vhd Line: 54
    Info (12023): Found entity 1: i2c_master File: G:/My Drive/FPGA/git/RCB_Rev_B/i2c_master.vhd Line: 36
Info (12021): Found 2 design units, including 1 entities, in source file adc_master.vhd
    Info (12022): Found design unit 1: ADC_Master-logic File: G:/My Drive/FPGA/git/RCB_Rev_B/ADC_Master.vhd Line: 25
    Info (12023): Found entity 1: ADC_Master File: G:/My Drive/FPGA/git/RCB_Rev_B/ADC_Master.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file rcb_registers.vhd
    Info (12022): Found design unit 1: rcb_registers-Behavioral File: G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd Line: 195
    Info (12023): Found entity 1: rcb_registers File: G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file fan.vhd
    Info (12022): Found design unit 1: FAN-Behavioral File: G:/My Drive/FPGA/git/RCB_Rev_B/Fan.vhd Line: 16
    Info (12023): Found entity 1: FAN File: G:/My Drive/FPGA/git/RCB_Rev_B/Fan.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file rcb_top.vhd
    Info (12022): Found design unit 1: RCB_TOP-Behavioral File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 166
    Info (12023): Found entity 1: RCB_TOP File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file source/estop.v
    Info (12023): Found entity 1: estop File: G:/My Drive/FPGA/git/RCB_Rev_B/source/estop.v Line: 11
Warning (10238): Verilog Module Declaration warning at rcb_top.v(156): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module "rcb_top_old" File: G:/My Drive/FPGA/git/RCB_Rev_B/source/rcb_top.v Line: 156
Info (12021): Found 1 design units, including 1 entities, in source file source/rcb_top.v
    Info (12023): Found entity 1: rcb_top_old File: G:/My Drive/FPGA/git/RCB_Rev_B/source/rcb_top.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file source/rcb_spi.v
    Info (12023): Found entity 1: rcb_spi File: G:/My Drive/FPGA/git/RCB_Rev_B/source/rcb_spi.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file pll1.v
    Info (12023): Found entity 1: PLL1 File: G:/My Drive/FPGA/git/RCB_Rev_B/PLL1.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file pll2.v
    Info (12023): Found entity 1: pll2 File: G:/My Drive/FPGA/git/RCB_Rev_B/pll2.v Line: 40
Info (12021): Found 2 design units, including 1 entities, in source file rx_fifo.vhd
    Info (12022): Found design unit 1: rx_fifo-SYN File: G:/My Drive/FPGA/git/RCB_Rev_B/RX_FIFO.vhd Line: 59
    Info (12023): Found entity 1: RX_FIFO File: G:/My Drive/FPGA/git/RCB_Rev_B/RX_FIFO.vhd Line: 43
Info (12127): Elaborating entity "RCB_TOP" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at RCB_TOP.vhd(30): used implicit default value for signal "FPGA4V_DIS" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 30
Warning (10541): VHDL Signal Declaration warning at RCB_TOP.vhd(32): used implicit default value for signal "FPGA_ESTOP_REQ" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 32
Warning (10541): VHDL Signal Declaration warning at RCB_TOP.vhd(34): used implicit default value for signal "FPGA_INT" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 34
Warning (10541): VHDL Signal Declaration warning at RCB_TOP.vhd(36): used implicit default value for signal "FPGA_L_ROBOT_TX" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 36
Warning (10541): VHDL Signal Declaration warning at RCB_TOP.vhd(37): used implicit default value for signal "FPGA_L_SP_TX" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 37
Warning (10541): VHDL Signal Declaration warning at RCB_TOP.vhd(39): used implicit default value for signal "FPGA_R_ROBOT_TX" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 39
Warning (10541): VHDL Signal Declaration warning at RCB_TOP.vhd(40): used implicit default value for signal "FPGA_R_SP_TX" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 40
Warning (10540): VHDL Signal Declaration warning at RCB_TOP.vhd(432): used explicit default value for signal "rst_n_syn" because signal was never assigned a value File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 432
Warning (10540): VHDL Signal Declaration warning at RCB_TOP.vhd(434): used explicit default value for signal "clk_1m_internal" because signal was never assigned a value File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 434
Warning (10541): VHDL Signal Declaration warning at RCB_TOP.vhd(457): used implicit default value for signal "R_DIAG_PACK_CNT" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 457
Warning (10541): VHDL Signal Declaration warning at RCB_TOP.vhd(458): used implicit default value for signal "R_DIAG_ERR_CNT" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 458
Warning (10541): VHDL Signal Declaration warning at RCB_TOP.vhd(459): used implicit default value for signal "L_DIAG_PACK_CNT" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 459
Warning (10541): VHDL Signal Declaration warning at RCB_TOP.vhd(460): used implicit default value for signal "L_DIAG_ERR_CNT" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 460
Warning (10541): VHDL Signal Declaration warning at RCB_TOP.vhd(462): used implicit default value for signal "P35V_Monitor" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 462
Warning (10541): VHDL Signal Declaration warning at RCB_TOP.vhd(463): used implicit default value for signal "Spare" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 463
Warning (10541): VHDL Signal Declaration warning at RCB_TOP.vhd(464): used implicit default value for signal "P12V_Monitor" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 464
Warning (10541): VHDL Signal Declaration warning at RCB_TOP.vhd(465): used implicit default value for signal "P3_3V_Monitor" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 465
Warning (10541): VHDL Signal Declaration warning at RCB_TOP.vhd(466): used implicit default value for signal "P5V_Monitor" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 466
Warning (10541): VHDL Signal Declaration warning at RCB_TOP.vhd(467): used implicit default value for signal "P2_5V_Monitor" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 467
Warning (10541): VHDL Signal Declaration warning at RCB_TOP.vhd(468): used implicit default value for signal "P24V_Monitor" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 468
Warning (10541): VHDL Signal Declaration warning at RCB_TOP.vhd(469): used implicit default value for signal "P12V_PS_Monitor" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 469
Warning (10036): Verilog HDL or VHDL warning at RCB_TOP.vhd(470): object "FPGA24V_DIS" assigned a value but never read File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 470
Warning (10036): Verilog HDL or VHDL warning at RCB_TOP.vhd(471): object "FAN_1_READ_NUMBER" assigned a value but never read File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 471
Warning (10541): VHDL Signal Declaration warning at RCB_TOP.vhd(472): used implicit default value for signal "FAN_1_PWM" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 472
Warning (10036): Verilog HDL or VHDL warning at RCB_TOP.vhd(474): object "FAN_2_READ_NUMBER" assigned a value but never read File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 474
Warning (10541): VHDL Signal Declaration warning at RCB_TOP.vhd(475): used implicit default value for signal "FAN_2_PWM" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 475
Warning (10036): Verilog HDL or VHDL warning at RCB_TOP.vhd(476): object "FPGA_SYNC_DELAY_TIME" assigned a value but never read File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 476
Warning (10036): Verilog HDL or VHDL warning at RCB_TOP.vhd(477): object "FPGA_SYNC_TIME" assigned a value but never read File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 477
Warning (10036): Verilog HDL or VHDL warning at RCB_TOP.vhd(478): object "CS_ERROR" assigned a value but never read File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 478
Warning (10036): Verilog HDL or VHDL warning at RCB_TOP.vhd(479): object "MicCB_SYNC_CNT" assigned a value but never read File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 479
Warning (10492): VHDL Process Statement warning at RCB_TOP.vhd(717): signal "TEENSY_LEDS_STRIP_DO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 717
Warning (10492): VHDL Process Statement warning at RCB_TOP.vhd(719): signal "TEENSY_LEDS_STRIP_DO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 719
Warning (10492): VHDL Process Statement warning at RCB_TOP.vhd(721): signal "TEENSY_LEDS_STRIP_DO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 721
Warning (10492): VHDL Process Statement warning at RCB_TOP.vhd(723): signal "TEENSY_LEDS_STRIP_DO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 723
Warning (10492): VHDL Process Statement warning at RCB_TOP.vhd(725): signal "TEENSY_LEDS_STRIP_DO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 725
Warning (10492): VHDL Process Statement warning at RCB_TOP.vhd(727): signal "TEENSY_LEDS_STRIP_DO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 727
Warning (10631): VHDL Process Statement warning at RCB_TOP.vhd(713): inferring latch(es) for signal or variable "L_TOOL_EX_LED_DIN", which holds its previous value in one or more paths through the process File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 713
Warning (10631): VHDL Process Statement warning at RCB_TOP.vhd(713): inferring latch(es) for signal or variable "L_LED_DIN", which holds its previous value in one or more paths through the process File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 713
Warning (10631): VHDL Process Statement warning at RCB_TOP.vhd(713): inferring latch(es) for signal or variable "R_TOOL_EX_LED_DIN", which holds its previous value in one or more paths through the process File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 713
Warning (10631): VHDL Process Statement warning at RCB_TOP.vhd(713): inferring latch(es) for signal or variable "R_LED_DIN", which holds its previous value in one or more paths through the process File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 713
Warning (10631): VHDL Process Statement warning at RCB_TOP.vhd(713): inferring latch(es) for signal or variable "S_LED_DIN", which holds its previous value in one or more paths through the process File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 713
Warning (10631): VHDL Process Statement warning at RCB_TOP.vhd(713): inferring latch(es) for signal or variable "ROBOT_ESTOP_LED_DIN", which holds its previous value in one or more paths through the process File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 713
Info (10041): Inferred latch for "ROBOT_ESTOP_LED_DIN" at RCB_TOP.vhd(713) File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 713
Info (10041): Inferred latch for "S_LED_DIN" at RCB_TOP.vhd(713) File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 713
Info (10041): Inferred latch for "R_LED_DIN" at RCB_TOP.vhd(713) File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 713
Info (10041): Inferred latch for "R_TOOL_EX_LED_DIN" at RCB_TOP.vhd(713) File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 713
Info (10041): Inferred latch for "L_LED_DIN" at RCB_TOP.vhd(713) File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 713
Info (10041): Inferred latch for "L_TOOL_EX_LED_DIN" at RCB_TOP.vhd(713) File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 713
Info (12128): Elaborating entity "ADC_Master" for hierarchy "ADC_Master:ADC_Master_inst" File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 486
Warning (10036): Verilog HDL or VHDL warning at ADC_Master.vhd(89): object "ack_error_signal" assigned a value but never read File: G:/My Drive/FPGA/git/RCB_Rev_B/ADC_Master.vhd Line: 89
Info (12128): Elaborating entity "i2c_master" for hierarchy "ADC_Master:ADC_Master_inst|i2c_master:i2c_comm" File: G:/My Drive/FPGA/git/RCB_Rev_B/ADC_Master.vhd Line: 97
Info (12128): Elaborating entity "rcb_registers" for hierarchy "rcb_registers:i_rcb_registers" File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 516
Warning (10541): VHDL Signal Declaration warning at rcb_registers.vhd(112): used implicit default value for signal "FPGA1" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd Line: 112
Warning (10541): VHDL Signal Declaration warning at rcb_registers.vhd(113): used implicit default value for signal "FPGA2" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd Line: 113
Warning (10541): VHDL Signal Declaration warning at rcb_registers.vhd(114): used implicit default value for signal "FPGA3" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd Line: 114
Warning (10541): VHDL Signal Declaration warning at rcb_registers.vhd(115): used implicit default value for signal "FPGA4" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd Line: 115
Warning (10541): VHDL Signal Declaration warning at rcb_registers.vhd(116): used implicit default value for signal "FPGA5" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd Line: 116
Warning (10541): VHDL Signal Declaration warning at rcb_registers.vhd(117): used implicit default value for signal "FPGA6" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd Line: 117
Warning (10541): VHDL Signal Declaration warning at rcb_registers.vhd(118): used implicit default value for signal "FPGA7" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd Line: 118
Warning (10541): VHDL Signal Declaration warning at rcb_registers.vhd(119): used implicit default value for signal "FPGA8" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd Line: 119
Warning (10541): VHDL Signal Declaration warning at rcb_registers.vhd(120): used implicit default value for signal "FPGA9" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd Line: 120
Warning (10541): VHDL Signal Declaration warning at rcb_registers.vhd(121): used implicit default value for signal "FPGA10" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd Line: 121
Warning (10541): VHDL Signal Declaration warning at rcb_registers.vhd(122): used implicit default value for signal "FPGA11" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd Line: 122
Warning (10541): VHDL Signal Declaration warning at rcb_registers.vhd(123): used implicit default value for signal "FPGA12" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd Line: 123
Warning (10541): VHDL Signal Declaration warning at rcb_registers.vhd(124): used implicit default value for signal "FPGA13" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd Line: 124
Warning (10541): VHDL Signal Declaration warning at rcb_registers.vhd(125): used implicit default value for signal "Teensy_FPGA_SP0" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd Line: 125
Warning (10541): VHDL Signal Declaration warning at rcb_registers.vhd(126): used implicit default value for signal "Teensy_FPGA_SP1" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd Line: 126
Warning (10541): VHDL Signal Declaration warning at rcb_registers.vhd(127): used implicit default value for signal "Teensy_FPGA_SP2" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd Line: 127
Warning (10541): VHDL Signal Declaration warning at rcb_registers.vhd(143): used implicit default value for signal "SPARE1_DIFF2" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd Line: 143
Warning (10541): VHDL Signal Declaration warning at rcb_registers.vhd(144): used implicit default value for signal "SPARE1_DIFF3" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd Line: 144
Warning (10541): VHDL Signal Declaration warning at rcb_registers.vhd(145): used implicit default value for signal "SPARE1_ANALOG_SW_0_SEL_FPGA" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd Line: 145
Warning (10541): VHDL Signal Declaration warning at rcb_registers.vhd(146): used implicit default value for signal "SPARE1_ANALOG_SW_1_SEL_FPGA" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd Line: 146
Warning (10541): VHDL Signal Declaration warning at rcb_registers.vhd(147): used implicit default value for signal "SPARE1_ANALOG_SW_SEL_FPGA" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd Line: 147
Warning (10541): VHDL Signal Declaration warning at rcb_registers.vhd(150): used implicit default value for signal "SPARE1_IO2_FPGA" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd Line: 150
Warning (10541): VHDL Signal Declaration warning at rcb_registers.vhd(151): used implicit default value for signal "SPARE1_IO3_FPGA" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd Line: 151
Warning (10541): VHDL Signal Declaration warning at rcb_registers.vhd(154): used implicit default value for signal "SPARE2_DIFF2" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd Line: 154
Warning (10541): VHDL Signal Declaration warning at rcb_registers.vhd(155): used implicit default value for signal "SPARE2_DIFF3" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd Line: 155
Warning (10541): VHDL Signal Declaration warning at rcb_registers.vhd(156): used implicit default value for signal "SPARE2_ANALOG_SW_0_SEL_FPGA" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd Line: 156
Warning (10541): VHDL Signal Declaration warning at rcb_registers.vhd(157): used implicit default value for signal "SPARE2_ANALOG_SW_1_SEL_FPGA" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd Line: 157
Warning (10541): VHDL Signal Declaration warning at rcb_registers.vhd(158): used implicit default value for signal "SPARE2_ANALOG_SW_SEL_FPGA" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd Line: 158
Warning (10541): VHDL Signal Declaration warning at rcb_registers.vhd(161): used implicit default value for signal "SPARE2_IO2_FPGA" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd Line: 161
Warning (10541): VHDL Signal Declaration warning at rcb_registers.vhd(162): used implicit default value for signal "SPARE2_IO3_FPGA" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd Line: 162
Warning (10541): VHDL Signal Declaration warning at rcb_registers.vhd(164): used implicit default value for signal "FPGA_WHEEL_STOP_ELO" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd Line: 164
Warning (10541): VHDL Signal Declaration warning at rcb_registers.vhd(165): used implicit default value for signal "FPGA24V_DIS" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd Line: 165
Warning (10541): VHDL Signal Declaration warning at rcb_registers.vhd(167): used implicit default value for signal "OPEN_ELO_REQUEST" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd Line: 167
Warning (10541): VHDL Signal Declaration warning at rcb_registers.vhd(170): used implicit default value for signal "FAN1_TACHO" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd Line: 170
Warning (10541): VHDL Signal Declaration warning at rcb_registers.vhd(171): used implicit default value for signal "FAN_1_READ_NUMBER" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd Line: 171
Warning (10541): VHDL Signal Declaration warning at rcb_registers.vhd(175): used implicit default value for signal "FAN_2_TACHO" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd Line: 175
Warning (10541): VHDL Signal Declaration warning at rcb_registers.vhd(176): used implicit default value for signal "FAN_2_READ_NUMBER" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd Line: 176
Warning (10541): VHDL Signal Declaration warning at rcb_registers.vhd(180): used implicit default value for signal "FPGA_SYNC_DELAY_TIME" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd Line: 180
Warning (10541): VHDL Signal Declaration warning at rcb_registers.vhd(182): used implicit default value for signal "FPGA_SYNC_TIME" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd Line: 182
Warning (10541): VHDL Signal Declaration warning at rcb_registers.vhd(184): used implicit default value for signal "CS_ERROR" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd Line: 184
Warning (10541): VHDL Signal Declaration warning at rcb_registers.vhd(188): used implicit default value for signal "FPGA_DIAG_ACT" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd Line: 188
Warning (10541): VHDL Signal Declaration warning at rcb_registers.vhd(189): used implicit default value for signal "FPGA_FAULT" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd Line: 189
Warning (10541): VHDL Signal Declaration warning at rcb_registers.vhd(192): used implicit default value for signal "MicCB_SYNC_CNT" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd Line: 192
Warning (10540): VHDL Signal Declaration warning at rcb_registers.vhd(238): used explicit default value for signal "Power_Diagnostic_reg" because signal was never assigned a value File: G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd Line: 238
Warning (10540): VHDL Signal Declaration warning at rcb_registers.vhd(242): used explicit default value for signal "Diagnostic_packed_counter_reg" because signal was never assigned a value File: G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd Line: 242
Warning (10540): VHDL Signal Declaration warning at rcb_registers.vhd(243): used explicit default value for signal "Diagnostic_error_counter_reg" because signal was never assigned a value File: G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd Line: 243
Warning (10540): VHDL Signal Declaration warning at rcb_registers.vhd(244): used explicit default value for signal "Right_Recivers_Error_reg" because signal was never assigned a value File: G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd Line: 244
Warning (10540): VHDL Signal Declaration warning at rcb_registers.vhd(245): used explicit default value for signal "Left_Recivers_Error_reg" because signal was never assigned a value File: G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd Line: 245
Warning (10540): VHDL Signal Declaration warning at rcb_registers.vhd(250): used explicit default value for signal "Mic_C_B_reg" because signal was never assigned a value File: G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd Line: 250
Warning (10540): VHDL Signal Declaration warning at rcb_registers.vhd(251): used explicit default value for signal "FPGA_Spare_out_reg" because signal was never assigned a value File: G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd Line: 251
Warning (10540): VHDL Signal Declaration warning at rcb_registers.vhd(252): used explicit default value for signal "ADC_Voltage_0_reg" because signal was never assigned a value File: G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd Line: 252
Warning (10540): VHDL Signal Declaration warning at rcb_registers.vhd(253): used explicit default value for signal "ADC_Voltage_1_reg" because signal was never assigned a value File: G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd Line: 253
Warning (10540): VHDL Signal Declaration warning at rcb_registers.vhd(254): used explicit default value for signal "ADC_Voltage_2_reg" because signal was never assigned a value File: G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd Line: 254
Warning (10540): VHDL Signal Declaration warning at rcb_registers.vhd(255): used explicit default value for signal "ADC_Voltage_3_reg" because signal was never assigned a value File: G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd Line: 255
Warning (10540): VHDL Signal Declaration warning at rcb_registers.vhd(256): used explicit default value for signal "FPGA_Spare_reg" because signal was never assigned a value File: G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd Line: 256
Warning (10540): VHDL Signal Declaration warning at rcb_registers.vhd(257): used explicit default value for signal "FLA_PS_reg" because signal was never assigned a value File: G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd Line: 257
Warning (10540): VHDL Signal Declaration warning at rcb_registers.vhd(258): used explicit default value for signal "FPGA_FAN_1_Tacho_reg" because signal was never assigned a value File: G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd Line: 258
Warning (10540): VHDL Signal Declaration warning at rcb_registers.vhd(259): used explicit default value for signal "FPGA_FAN_1_PWM_reg" because signal was never assigned a value File: G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd Line: 259
Warning (10540): VHDL Signal Declaration warning at rcb_registers.vhd(260): used explicit default value for signal "FPGA_FAN_2_Tacho_reg" because signal was never assigned a value File: G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd Line: 260
Warning (10540): VHDL Signal Declaration warning at rcb_registers.vhd(261): used explicit default value for signal "FPGA_FAN_2_PWM_reg" because signal was never assigned a value File: G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd Line: 261
Warning (10540): VHDL Signal Declaration warning at rcb_registers.vhd(262): used explicit default value for signal "FPGA_SYNC_DELAY_TIME_reg" because signal was never assigned a value File: G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd Line: 262
Warning (10540): VHDL Signal Declaration warning at rcb_registers.vhd(263): used explicit default value for signal "FPGA_SYNC_TIME_reg" because signal was never assigned a value File: G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd Line: 263
Warning (10540): VHDL Signal Declaration warning at rcb_registers.vhd(264): used explicit default value for signal "Fault_Registers_reg" because signal was never assigned a value File: G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd Line: 264
Warning (10540): VHDL Signal Declaration warning at rcb_registers.vhd(265): used explicit default value for signal "Sync_Timer_reg" because signal was never assigned a value File: G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd Line: 265
Warning (10492): VHDL Process Statement warning at rcb_registers.vhd(321): signal "FPGA_Version_reg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd Line: 321
Warning (10492): VHDL Process Statement warning at rcb_registers.vhd(323): signal "FPGA_Date_reg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd Line: 323
Warning (10492): VHDL Process Statement warning at rcb_registers.vhd(325): signal "Power_Diagnostic_reg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd Line: 325
Warning (10492): VHDL Process Statement warning at rcb_registers.vhd(327): signal "FPGA_buttons_reg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd Line: 327
Warning (10492): VHDL Process Statement warning at rcb_registers.vhd(329): signal "L_Wheels_sensors_reg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd Line: 329
Warning (10492): VHDL Process Statement warning at rcb_registers.vhd(331): signal "R_Wheels_sensors_reg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd Line: 331
Warning (10492): VHDL Process Statement warning at rcb_registers.vhd(333): signal "Diagnostic_packed_counter_reg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd Line: 333
Warning (10492): VHDL Process Statement warning at rcb_registers.vhd(335): signal "Diagnostic_error_counter_reg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd Line: 335
Warning (10492): VHDL Process Statement warning at rcb_registers.vhd(337): signal "Right_Recivers_Error_reg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd Line: 337
Warning (10492): VHDL Process Statement warning at rcb_registers.vhd(339): signal "Left_Recivers_Error_reg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd Line: 339
Warning (10492): VHDL Process Statement warning at rcb_registers.vhd(341): signal "SSRs_Left_reg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd Line: 341
Warning (10492): VHDL Process Statement warning at rcb_registers.vhd(343): signal "SSRs_Right_reg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd Line: 343
Warning (10492): VHDL Process Statement warning at rcb_registers.vhd(345): signal "FPGA_LEDs_reg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd Line: 345
Warning (10492): VHDL Process Statement warning at rcb_registers.vhd(347): signal "LEDs_strip_Mux_reg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd Line: 347
Warning (10492): VHDL Process Statement warning at rcb_registers.vhd(349): signal "Mic_C_B_reg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd Line: 349
Warning (10492): VHDL Process Statement warning at rcb_registers.vhd(351): signal "FPGA_Spare_out_reg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd Line: 351
Warning (10492): VHDL Process Statement warning at rcb_registers.vhd(353): signal "ADC_Voltage_0_reg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd Line: 353
Warning (10492): VHDL Process Statement warning at rcb_registers.vhd(355): signal "ADC_Voltage_1_reg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd Line: 355
Warning (10492): VHDL Process Statement warning at rcb_registers.vhd(357): signal "ADC_Voltage_2_reg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd Line: 357
Warning (10492): VHDL Process Statement warning at rcb_registers.vhd(359): signal "ADC_Voltage_3_reg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd Line: 359
Warning (10492): VHDL Process Statement warning at rcb_registers.vhd(361): signal "FPGA_Spare_reg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd Line: 361
Warning (10492): VHDL Process Statement warning at rcb_registers.vhd(363): signal "FLA_PS_reg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd Line: 363
Warning (10492): VHDL Process Statement warning at rcb_registers.vhd(365): signal "FPGA_FAN_1_Tacho_reg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd Line: 365
Warning (10492): VHDL Process Statement warning at rcb_registers.vhd(367): signal "FPGA_FAN_1_PWM_reg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd Line: 367
Warning (10492): VHDL Process Statement warning at rcb_registers.vhd(369): signal "FPGA_FAN_2_Tacho_reg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd Line: 369
Warning (10492): VHDL Process Statement warning at rcb_registers.vhd(371): signal "FPGA_FAN_2_PWM_reg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd Line: 371
Warning (10492): VHDL Process Statement warning at rcb_registers.vhd(373): signal "FPGA_SYNC_DELAY_TIME_reg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd Line: 373
Warning (10492): VHDL Process Statement warning at rcb_registers.vhd(375): signal "FPGA_SYNC_TIME_reg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd Line: 375
Warning (10492): VHDL Process Statement warning at rcb_registers.vhd(377): signal "Fault_Registers_reg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd Line: 377
Warning (10492): VHDL Process Statement warning at rcb_registers.vhd(379): signal "Sync_Timer_reg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd Line: 379
Warning (10631): VHDL Process Statement warning at rcb_registers.vhd(386): inferring latch(es) for signal or variable "FPGA_LEDs_reg", which holds its previous value in one or more paths through the process File: G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd Line: 386
Info (10041): Inferred latch for "FPGA_LEDs_reg[8]" at rcb_registers.vhd(386) File: G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd Line: 386
Info (10041): Inferred latch for "FPGA_LEDs_reg[9]" at rcb_registers.vhd(386) File: G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd Line: 386
Info (10041): Inferred latch for "FPGA_LEDs_reg[10]" at rcb_registers.vhd(386) File: G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd Line: 386
Info (10041): Inferred latch for "FPGA_LEDs_reg[11]" at rcb_registers.vhd(386) File: G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd Line: 386
Info (10041): Inferred latch for "FPGA_LEDs_reg[12]" at rcb_registers.vhd(386) File: G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd Line: 386
Info (10041): Inferred latch for "FPGA_LEDs_reg[13]" at rcb_registers.vhd(386) File: G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd Line: 386
Info (10041): Inferred latch for "FPGA_LEDs_reg[14]" at rcb_registers.vhd(386) File: G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd Line: 386
Info (10041): Inferred latch for "FPGA_LEDs_reg[15]" at rcb_registers.vhd(386) File: G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd Line: 386
Info (10041): Inferred latch for "FPGA_LEDs_reg[16]" at rcb_registers.vhd(386) File: G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd Line: 386
Info (10041): Inferred latch for "FPGA_LEDs_reg[17]" at rcb_registers.vhd(386) File: G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd Line: 386
Info (10041): Inferred latch for "FPGA_LEDs_reg[18]" at rcb_registers.vhd(386) File: G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd Line: 386
Info (10041): Inferred latch for "FPGA_LEDs_reg[19]" at rcb_registers.vhd(386) File: G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd Line: 386
Info (10041): Inferred latch for "FPGA_LEDs_reg[20]" at rcb_registers.vhd(386) File: G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd Line: 386
Info (10041): Inferred latch for "FPGA_LEDs_reg[21]" at rcb_registers.vhd(386) File: G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd Line: 386
Info (10041): Inferred latch for "FPGA_LEDs_reg[22]" at rcb_registers.vhd(386) File: G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd Line: 386
Info (10041): Inferred latch for "FPGA_LEDs_reg[23]" at rcb_registers.vhd(386) File: G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd Line: 386
Info (10041): Inferred latch for "FPGA_LEDs_reg[24]" at rcb_registers.vhd(386) File: G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd Line: 386
Info (10041): Inferred latch for "FPGA_LEDs_reg[25]" at rcb_registers.vhd(386) File: G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd Line: 386
Info (10041): Inferred latch for "FPGA_LEDs_reg[26]" at rcb_registers.vhd(386) File: G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd Line: 386
Info (10041): Inferred latch for "FPGA_LEDs_reg[27]" at rcb_registers.vhd(386) File: G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd Line: 386
Info (10041): Inferred latch for "FPGA_LEDs_reg[28]" at rcb_registers.vhd(386) File: G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd Line: 386
Info (10041): Inferred latch for "FPGA_LEDs_reg[29]" at rcb_registers.vhd(386) File: G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd Line: 386
Info (10041): Inferred latch for "FPGA_LEDs_reg[30]" at rcb_registers.vhd(386) File: G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd Line: 386
Info (10041): Inferred latch for "FPGA_LEDs_reg[31]" at rcb_registers.vhd(386) File: G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd Line: 386
Info (12128): Elaborating entity "UART_TOP" for hierarchy "UART_TOP:L_UART_TOP_inst" File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 671
Warning (10036): Verilog HDL or VHDL warning at UART_TOP.vhd(153): object "avalon_ready0" assigned a value but never read File: G:/My Drive/FPGA/git/RCB_Rev_B/UART_TOP.vhd Line: 153
Warning (10036): Verilog HDL or VHDL warning at UART_TOP.vhd(153): object "avalon_ready1" assigned a value but never read File: G:/My Drive/FPGA/git/RCB_Rev_B/UART_TOP.vhd Line: 153
Warning (10036): Verilog HDL or VHDL warning at UART_TOP.vhd(153): object "avalon_ready2" assigned a value but never read File: G:/My Drive/FPGA/git/RCB_Rev_B/UART_TOP.vhd Line: 153
Warning (10036): Verilog HDL or VHDL warning at UART_TOP.vhd(161): object "data_in0" assigned a value but never read File: G:/My Drive/FPGA/git/RCB_Rev_B/UART_TOP.vhd Line: 161
Warning (10036): Verilog HDL or VHDL warning at UART_TOP.vhd(161): object "data_in1" assigned a value but never read File: G:/My Drive/FPGA/git/RCB_Rev_B/UART_TOP.vhd Line: 161
Warning (10036): Verilog HDL or VHDL warning at UART_TOP.vhd(161): object "data_in2" assigned a value but never read File: G:/My Drive/FPGA/git/RCB_Rev_B/UART_TOP.vhd Line: 161
Warning (10036): Verilog HDL or VHDL warning at UART_TOP.vhd(174): object "TEENSY_UART_ERROR" assigned a value but never read File: G:/My Drive/FPGA/git/RCB_Rev_B/UART_TOP.vhd Line: 174
Info (12128): Elaborating entity "UART" for hierarchy "UART_TOP:L_UART_TOP_inst|UART:RX_UART0" File: G:/My Drive/FPGA/git/RCB_Rev_B/UART_TOP.vhd Line: 205
Info (12128): Elaborating entity "UART_CLK_DIV" for hierarchy "UART_TOP:L_UART_TOP_inst|UART:RX_UART0|UART_CLK_DIV:os_clk_divider_i" File: G:/My Drive/FPGA/git/RCB_Rev_B/uart/uart.vhd Line: 62
Warning (10445): VHDL Subtype or Type Declaration warning at uart_clk_div.vhd(33): subtype or type has null range File: G:/My Drive/FPGA/git/RCB_Rev_B/uart/comp/uart_clk_div.vhd Line: 33
Warning (10296): VHDL warning at uart_clk_div.vhd(42): ignored assignment of value to null range File: G:/My Drive/FPGA/git/RCB_Rev_B/uart/comp/uart_clk_div.vhd Line: 42
Warning (10296): VHDL warning at uart_clk_div.vhd(45): ignored assignment of value to null range File: G:/My Drive/FPGA/git/RCB_Rev_B/uart/comp/uart_clk_div.vhd Line: 45
Info (12128): Elaborating entity "UART_DEBOUNCER" for hierarchy "UART_TOP:L_UART_TOP_inst|UART:RX_UART0|UART_DEBOUNCER:\use_debouncer_g:debouncer_i" File: G:/My Drive/FPGA/git/RCB_Rev_B/uart/uart.vhd Line: 92
Info (12128): Elaborating entity "UART_RX" for hierarchy "UART_TOP:L_UART_TOP_inst|UART:RX_UART0|UART_RX:uart_rx_i" File: G:/My Drive/FPGA/git/RCB_Rev_B/uart/uart.vhd Line: 113
Info (12128): Elaborating entity "UART_CLK_DIV" for hierarchy "UART_TOP:L_UART_TOP_inst|UART:RX_UART0|UART_RX:uart_rx_i|UART_CLK_DIV:rx_clk_divider_i" File: G:/My Drive/FPGA/git/RCB_Rev_B/uart/comp/uart_rx.vhd Line: 55
Info (12128): Elaborating entity "UART_TX" for hierarchy "UART_TOP:L_UART_TOP_inst|UART:RX_UART0|UART_TX:uart_tx_i" File: G:/My Drive/FPGA/git/RCB_Rev_B/uart/uart.vhd Line: 135
Info (12128): Elaborating entity "UART_CLK_DIV" for hierarchy "UART_TOP:L_UART_TOP_inst|UART:RX_UART0|UART_TX:uart_tx_i|UART_CLK_DIV:tx_clk_divider_i" File: G:/My Drive/FPGA/git/RCB_Rev_B/uart/comp/uart_tx.vhd Line: 54
Warning (12125): Using design file rx_slave.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: RX_Slave-Behavioral File: G:/My Drive/FPGA/git/RCB_Rev_B/rx_slave.vhd Line: 26
    Info (12023): Found entity 1: RX_Slave File: G:/My Drive/FPGA/git/RCB_Rev_B/rx_slave.vhd Line: 5
Info (12128): Elaborating entity "RX_Slave" for hierarchy "UART_TOP:L_UART_TOP_inst|RX_Slave:RX_Slave0" File: G:/My Drive/FPGA/git/RCB_Rev_B/UART_TOP.vhd Line: 270
Warning (10036): Verilog HDL or VHDL warning at rx_slave.vhd(30): object "rx_data" assigned a value but never read File: G:/My Drive/FPGA/git/RCB_Rev_B/rx_slave.vhd Line: 30
Warning (12125): Using design file tx_master.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: TX_Master-Behavioral File: G:/My Drive/FPGA/git/RCB_Rev_B/tx_master.vhd Line: 47
    Info (12023): Found entity 1: TX_Master File: G:/My Drive/FPGA/git/RCB_Rev_B/tx_master.vhd Line: 5
Info (12128): Elaborating entity "TX_Master" for hierarchy "UART_TOP:L_UART_TOP_inst|TX_Master:TX_Master_inst" File: G:/My Drive/FPGA/git/RCB_Rev_B/UART_TOP.vhd Line: 324
Warning (10036): Verilog HDL or VHDL warning at tx_master.vhd(51): object "tx_data" assigned a value but never read File: G:/My Drive/FPGA/git/RCB_Rev_B/tx_master.vhd Line: 51
Warning (10036): Verilog HDL or VHDL warning at tx_master.vhd(52): object "current_fifo" assigned a value but never read File: G:/My Drive/FPGA/git/RCB_Rev_B/tx_master.vhd Line: 52
Info (12128): Elaborating entity "RX_FIFO" for hierarchy "UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst0" File: G:/My Drive/FPGA/git/RCB_Rev_B/UART_TOP.vhd Line: 364
Info (12128): Elaborating entity "scfifo" for hierarchy "UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst0|scfifo:scfifo_component" File: G:/My Drive/FPGA/git/RCB_Rev_B/RX_FIFO.vhd Line: 100
Info (12130): Elaborated megafunction instantiation "UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst0|scfifo:scfifo_component" File: G:/My Drive/FPGA/git/RCB_Rev_B/RX_FIFO.vhd Line: 100
Info (12133): Instantiated megafunction "UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst0|scfifo:scfifo_component" with the following parameter: File: G:/My Drive/FPGA/git/RCB_Rev_B/RX_FIFO.vhd Line: 100
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_numwords" = "512"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "9"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_bn21.tdf
    Info (12023): Found entity 1: scfifo_bn21 File: G:/My Drive/FPGA/git/RCB_Rev_B/db/scfifo_bn21.tdf Line: 25
Info (12128): Elaborating entity "scfifo_bn21" for hierarchy "UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst0|scfifo:scfifo_component|scfifo_bn21:auto_generated" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_ue21.tdf
    Info (12023): Found entity 1: a_dpfifo_ue21 File: G:/My Drive/FPGA/git/RCB_Rev_B/db/a_dpfifo_ue21.tdf Line: 33
Info (12128): Elaborating entity "a_dpfifo_ue21" for hierarchy "UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst0|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo" File: G:/My Drive/FPGA/git/RCB_Rev_B/db/scfifo_bn21.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_llg1.tdf
    Info (12023): Found entity 1: altsyncram_llg1 File: G:/My Drive/FPGA/git/RCB_Rev_B/db/altsyncram_llg1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_llg1" for hierarchy "UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst0|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|altsyncram_llg1:FIFOram" File: G:/My Drive/FPGA/git/RCB_Rev_B/db/a_dpfifo_ue21.tdf Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_c78.tdf
    Info (12023): Found entity 1: cmpr_c78 File: G:/My Drive/FPGA/git/RCB_Rev_B/db/cmpr_c78.tdf Line: 23
Info (12128): Elaborating entity "cmpr_c78" for hierarchy "UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst0|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|cmpr_c78:almost_full_comparer" File: G:/My Drive/FPGA/git/RCB_Rev_B/db/a_dpfifo_ue21.tdf Line: 54
Info (12128): Elaborating entity "cmpr_c78" for hierarchy "UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst0|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|cmpr_c78:two_comparison" File: G:/My Drive/FPGA/git/RCB_Rev_B/db/a_dpfifo_ue21.tdf Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_nka.tdf
    Info (12023): Found entity 1: cntr_nka File: G:/My Drive/FPGA/git/RCB_Rev_B/db/cntr_nka.tdf Line: 26
Info (12128): Elaborating entity "cntr_nka" for hierarchy "UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst0|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|cntr_nka:rd_ptr_msb" File: G:/My Drive/FPGA/git/RCB_Rev_B/db/a_dpfifo_ue21.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_4l6.tdf
    Info (12023): Found entity 1: cntr_4l6 File: G:/My Drive/FPGA/git/RCB_Rev_B/db/cntr_4l6.tdf Line: 26
Info (12128): Elaborating entity "cntr_4l6" for hierarchy "UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst0|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|cntr_4l6:usedw_counter" File: G:/My Drive/FPGA/git/RCB_Rev_B/db/a_dpfifo_ue21.tdf Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_oka.tdf
    Info (12023): Found entity 1: cntr_oka File: G:/My Drive/FPGA/git/RCB_Rev_B/db/cntr_oka.tdf Line: 26
Info (12128): Elaborating entity "cntr_oka" for hierarchy "UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst0|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|cntr_oka:wr_ptr" File: G:/My Drive/FPGA/git/RCB_Rev_B/db/a_dpfifo_ue21.tdf Line: 58
Info (12128): Elaborating entity "UART" for hierarchy "UART_TOP:L_UART_TOP_inst|UART:TEENSY_TX_UART" File: G:/My Drive/FPGA/git/RCB_Rev_B/UART_TOP.vhd Line: 410
Info (12128): Elaborating entity "UART_RX" for hierarchy "UART_TOP:L_UART_TOP_inst|UART:TEENSY_TX_UART|UART_RX:uart_rx_i" File: G:/My Drive/FPGA/git/RCB_Rev_B/uart/uart.vhd Line: 113
Info (12128): Elaborating entity "UART_CLK_DIV" for hierarchy "UART_TOP:L_UART_TOP_inst|UART:TEENSY_TX_UART|UART_RX:uart_rx_i|UART_CLK_DIV:rx_clk_divider_i" File: G:/My Drive/FPGA/git/RCB_Rev_B/uart/comp/uart_rx.vhd Line: 55
Info (12128): Elaborating entity "UART_TX" for hierarchy "UART_TOP:L_UART_TOP_inst|UART:TEENSY_TX_UART|UART_TX:uart_tx_i" File: G:/My Drive/FPGA/git/RCB_Rev_B/uart/uart.vhd Line: 135
Info (12128): Elaborating entity "UART_CLK_DIV" for hierarchy "UART_TOP:L_UART_TOP_inst|UART:TEENSY_TX_UART|UART_TX:uart_tx_i|UART_CLK_DIV:tx_clk_divider_i" File: G:/My Drive/FPGA/git/RCB_Rev_B/uart/comp/uart_tx.vhd Line: 54
Info (12128): Elaborating entity "FAN" for hierarchy "FAN:FAN1_inst" File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 692
Warning (10036): Verilog HDL or VHDL warning at Fan.vhd(48): object "fan_pwm_f" assigned a value but never read File: G:/My Drive/FPGA/git/RCB_Rev_B/Fan.vhd Line: 48
Warning (10631): VHDL Process Statement warning at Fan.vhd(57): inferring latch(es) for signal or variable "clk_1khz", which holds its previous value in one or more paths through the process File: G:/My Drive/FPGA/git/RCB_Rev_B/Fan.vhd Line: 57
Warning (10631): VHDL Process Statement warning at Fan.vhd(72): inferring latch(es) for signal or variable "clk_1khz", which holds its previous value in one or more paths through the process File: G:/My Drive/FPGA/git/RCB_Rev_B/Fan.vhd Line: 72
Warning (10631): VHDL Process Statement warning at Fan.vhd(88): inferring latch(es) for signal or variable "fan_pwm", which holds its previous value in one or more paths through the process File: G:/My Drive/FPGA/git/RCB_Rev_B/Fan.vhd Line: 88
Warning (10492): VHDL Process Statement warning at Fan.vhd(177): signal "fan_tacho_cnt_1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: G:/My Drive/FPGA/git/RCB_Rev_B/Fan.vhd Line: 177
Warning (10492): VHDL Process Statement warning at Fan.vhd(178): signal "fpga_fan_tacho_num" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: G:/My Drive/FPGA/git/RCB_Rev_B/Fan.vhd Line: 178
Warning (10492): VHDL Process Statement warning at Fan.vhd(182): signal "fan_tacho_posedge" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: G:/My Drive/FPGA/git/RCB_Rev_B/Fan.vhd Line: 182
Warning (10492): VHDL Process Statement warning at Fan.vhd(184): signal "fan_tacho_cnt_1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: G:/My Drive/FPGA/git/RCB_Rev_B/Fan.vhd Line: 184
Warning (10631): VHDL Process Statement warning at Fan.vhd(166): inferring latch(es) for signal or variable "fpga_fan_tacho", which holds its previous value in one or more paths through the process File: G:/My Drive/FPGA/git/RCB_Rev_B/Fan.vhd Line: 166
Warning (10631): VHDL Process Statement warning at Fan.vhd(166): inferring latch(es) for signal or variable "fpga_fan_tacho_num", which holds its previous value in one or more paths through the process File: G:/My Drive/FPGA/git/RCB_Rev_B/Fan.vhd Line: 166
Warning (10631): VHDL Process Statement warning at Fan.vhd(166): inferring latch(es) for signal or variable "fan_tacho_cnt_1", which holds its previous value in one or more paths through the process File: G:/My Drive/FPGA/git/RCB_Rev_B/Fan.vhd Line: 166
Info (10041): Inferred latch for "fpga_fan_tacho_num[0]" at Fan.vhd(166) File: G:/My Drive/FPGA/git/RCB_Rev_B/Fan.vhd Line: 166
Info (10041): Inferred latch for "fpga_fan_tacho_num[1]" at Fan.vhd(166) File: G:/My Drive/FPGA/git/RCB_Rev_B/Fan.vhd Line: 166
Info (10041): Inferred latch for "fpga_fan_tacho_num[2]" at Fan.vhd(166) File: G:/My Drive/FPGA/git/RCB_Rev_B/Fan.vhd Line: 166
Info (10041): Inferred latch for "fpga_fan_tacho_num[3]" at Fan.vhd(166) File: G:/My Drive/FPGA/git/RCB_Rev_B/Fan.vhd Line: 166
Info (10041): Inferred latch for "fpga_fan_tacho_num[4]" at Fan.vhd(166) File: G:/My Drive/FPGA/git/RCB_Rev_B/Fan.vhd Line: 166
Info (10041): Inferred latch for "fpga_fan_tacho_num[5]" at Fan.vhd(166) File: G:/My Drive/FPGA/git/RCB_Rev_B/Fan.vhd Line: 166
Info (10041): Inferred latch for "fpga_fan_tacho_num[6]" at Fan.vhd(166) File: G:/My Drive/FPGA/git/RCB_Rev_B/Fan.vhd Line: 166
Info (10041): Inferred latch for "fpga_fan_tacho_num[7]" at Fan.vhd(166) File: G:/My Drive/FPGA/git/RCB_Rev_B/Fan.vhd Line: 166
Info (10041): Inferred latch for "fpga_fan_tacho[0]" at Fan.vhd(166) File: G:/My Drive/FPGA/git/RCB_Rev_B/Fan.vhd Line: 166
Info (10041): Inferred latch for "fpga_fan_tacho[1]" at Fan.vhd(166) File: G:/My Drive/FPGA/git/RCB_Rev_B/Fan.vhd Line: 166
Info (10041): Inferred latch for "fpga_fan_tacho[2]" at Fan.vhd(166) File: G:/My Drive/FPGA/git/RCB_Rev_B/Fan.vhd Line: 166
Info (10041): Inferred latch for "fpga_fan_tacho[3]" at Fan.vhd(166) File: G:/My Drive/FPGA/git/RCB_Rev_B/Fan.vhd Line: 166
Info (10041): Inferred latch for "fpga_fan_tacho[4]" at Fan.vhd(166) File: G:/My Drive/FPGA/git/RCB_Rev_B/Fan.vhd Line: 166
Info (10041): Inferred latch for "fpga_fan_tacho[5]" at Fan.vhd(166) File: G:/My Drive/FPGA/git/RCB_Rev_B/Fan.vhd Line: 166
Info (10041): Inferred latch for "fpga_fan_tacho[6]" at Fan.vhd(166) File: G:/My Drive/FPGA/git/RCB_Rev_B/Fan.vhd Line: 166
Info (10041): Inferred latch for "fpga_fan_tacho[7]" at Fan.vhd(166) File: G:/My Drive/FPGA/git/RCB_Rev_B/Fan.vhd Line: 166
Info (10041): Inferred latch for "fan_pwm" at Fan.vhd(88) File: G:/My Drive/FPGA/git/RCB_Rev_B/Fan.vhd Line: 88
Info (12128): Elaborating entity "rcb_spi" for hierarchy "rcb_spi:rcb_spi_inst" File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 733
Info (10264): Verilog HDL Case Statement information at rcb_spi.v(145): all case item expressions in this case statement are onehot File: G:/My Drive/FPGA/git/RCB_Rev_B/source/rcb_spi.v Line: 145
Info (278001): Inferred 1 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "ADC_Master:ADC_Master_inst|Mod0" File: G:/My Drive/FPGA/git/RCB_Rev_B/ADC_Master.vhd Line: 149
Info (12130): Elaborated megafunction instantiation "ADC_Master:ADC_Master_inst|lpm_divide:Mod0" File: G:/My Drive/FPGA/git/RCB_Rev_B/ADC_Master.vhd Line: 149
Info (12133): Instantiated megafunction "ADC_Master:ADC_Master_inst|lpm_divide:Mod0" with the following parameter: File: G:/My Drive/FPGA/git/RCB_Rev_B/ADC_Master.vhd Line: 149
    Info (12134): Parameter "LPM_WIDTHN" = "6"
    Info (12134): Parameter "LPM_WIDTHD" = "6"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_ckl.tdf
    Info (12023): Found entity 1: lpm_divide_ckl File: G:/My Drive/FPGA/git/RCB_Rev_B/db/lpm_divide_ckl.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf
    Info (12023): Found entity 1: sign_div_unsign_bkh File: G:/My Drive/FPGA/git/RCB_Rev_B/db/sign_div_unsign_bkh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_0fe.tdf
    Info (12023): Found entity 1: alt_u_div_0fe File: G:/My Drive/FPGA/git/RCB_Rev_B/db/alt_u_div_0fe.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf
    Info (12023): Found entity 1: add_sub_t3c File: G:/My Drive/FPGA/git/RCB_Rev_B/db/add_sub_t3c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf
    Info (12023): Found entity 1: add_sub_u3c File: G:/My Drive/FPGA/git/RCB_Rev_B/db/add_sub_u3c.tdf Line: 23
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "FAN1_PWM" is stuck at GND File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 25
    Warning (13410): Pin "FAN2_PWM" is stuck at GND File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 27
    Warning (13410): Pin "FPGA4V_DIS" is stuck at GND File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 30
    Warning (13410): Pin "FPGA_DIAG_ACT" is stuck at GND File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 31
    Warning (13410): Pin "FPGA_ESTOP_REQ" is stuck at GND File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 32
    Warning (13410): Pin "FPGA_FAULT" is stuck at GND File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 33
    Warning (13410): Pin "FPGA_INT" is stuck at GND File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 34
    Warning (13410): Pin "FPGA_L_ROBOT_TX" is stuck at GND File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 36
    Warning (13410): Pin "FPGA_L_SP_TX" is stuck at GND File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 37
    Warning (13410): Pin "FPGA_R_ROBOT_TX" is stuck at GND File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 39
    Warning (13410): Pin "FPGA_R_SP_TX" is stuck at GND File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 40
    Warning (13410): Pin "FPGA_WHEEL_STOP_ELO" is stuck at GND File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 41
    Warning (13410): Pin "FPGA1" is stuck at GND File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 42
    Warning (13410): Pin "FPGA10" is stuck at GND File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 43
    Warning (13410): Pin "FPGA11" is stuck at GND File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 44
    Warning (13410): Pin "FPGA12" is stuck at GND File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 45
    Warning (13410): Pin "FPGA13" is stuck at GND File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 46
    Warning (13410): Pin "FPGA2" is stuck at GND File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 47
    Warning (13410): Pin "FPGA3" is stuck at GND File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 48
    Warning (13410): Pin "FPGA4" is stuck at GND File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 49
    Warning (13410): Pin "FPGA5" is stuck at GND File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 50
    Warning (13410): Pin "FPGA6" is stuck at GND File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 51
    Warning (13410): Pin "FPGA7" is stuck at GND File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 52
    Warning (13410): Pin "FPGA8" is stuck at GND File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 53
    Warning (13410): Pin "FPGA9" is stuck at GND File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 54
    Warning (13410): Pin "OPEN_ELO_REQUEST" is stuck at GND File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 105
    Warning (13410): Pin "SPARE1_ANALOG_SW_0_SEL_FPGA" is stuck at GND File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 136
    Warning (13410): Pin "SPARE1_ANALOG_SW_1_SEL_FPGA" is stuck at GND File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 137
    Warning (13410): Pin "SPARE1_ANALOG_SW_SEL_FPGA" is stuck at GND File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 138
    Warning (13410): Pin "SPARE1_DIFF2" is stuck at GND File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 141
    Warning (13410): Pin "SPARE1_DIFF3" is stuck at GND File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 142
    Warning (13410): Pin "SPARE1_IO2_FPGA" is stuck at GND File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 145
    Warning (13410): Pin "SPARE1_IO3_FPGA" is stuck at GND File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 146
    Warning (13410): Pin "SPARE2_ANALOG_SW_0_SEL_FPGA" is stuck at GND File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 147
    Warning (13410): Pin "SPARE2_ANALOG_SW_1_SEL_FPGA" is stuck at GND File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 148
    Warning (13410): Pin "SPARE2_ANALOG_SW_SEL_FPGA" is stuck at GND File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 149
    Warning (13410): Pin "SPARE2_DIFF2" is stuck at GND File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 152
    Warning (13410): Pin "SPARE2_DIFF3" is stuck at GND File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 153
    Warning (13410): Pin "SPARE2_IO2_FPGA" is stuck at GND File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 156
    Warning (13410): Pin "SPARE2_IO3_FPGA" is stuck at GND File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 157
    Warning (13410): Pin "Teensy_FPGA_SP0" is stuck at GND File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 159
    Warning (13410): Pin "Teensy_FPGA_SP1" is stuck at GND File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 160
    Warning (13410): Pin "Teensy_FPGA_SP2" is stuck at GND File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 161
Info (286030): Timing-Driven Synthesis is running
Info (17049): 118 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file G:/My Drive/FPGA/git/RCB_Rev_B/output_files/RCB_FPGA_3_1.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 45 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "RST_WD" File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 7
    Warning (15610): No output dependent on input pin "CONFIG_SEL" File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 18
    Warning (15610): No output dependent on input pin "CPU_RESETn" File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 19
    Warning (15610): No output dependent on input pin "ESTOP_OPEN_REQUEST" File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 22
    Warning (15610): No output dependent on input pin "ESTOP_STATUS" File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 23
    Warning (15610): No output dependent on input pin "ESTOP_STATUS_FAIL" File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 24
    Warning (15610): No output dependent on input pin "FAN1_TACHO_BUFF" File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 26
    Warning (15610): No output dependent on input pin "FAN2_TACHO_BUFF" File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 28
    Warning (15610): No output dependent on input pin "FLA_PWR_DIS" File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 29
    Warning (15610): No output dependent on input pin "FPGA_L_ROBOT_RX" File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 35
    Warning (15610): No output dependent on input pin "FPGA_R_ROBOT_RX" File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 38
    Warning (15610): No output dependent on input pin "L_4MB_SER_IN_ER" File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 56
    Warning (15610): No output dependent on input pin "L_EEF_SER_IN_ER" File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 58
    Warning (15610): No output dependent on input pin "L_M5B_SER_IN_ER" File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 61
    Warning (15610): No output dependent on input pin "L_ROBOT_DIFF_SP2" File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 71
    Warning (15610): No output dependent on input pin "L_SCU_INVALIDn" File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 72
    Warning (15610): No output dependent on input pin "L_SER_RX_ER" File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 73
    Warning (15610): No output dependent on input pin "MICCB_SP_IN_A_F" File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 88
    Warning (15610): No output dependent on input pin "MICCB_SP_IN_B_F" File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 89
    Warning (15610): No output dependent on input pin "MicCB_ESTOP_OPEN_REQUEST" File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 90
    Warning (15610): No output dependent on input pin "MICCB_GEN_SYNC_FAIL" File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 91
    Warning (15610): No output dependent on input pin "MICCB_GEN_SYNC_FPGA" File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 92
    Warning (15610): No output dependent on input pin "MICCB_SPARE_IO0" File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 93
    Warning (15610): No output dependent on input pin "MICCB_SPARE_IO1" File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 94
    Warning (15610): No output dependent on input pin "MICCB_SPARE_IO2" File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 95
    Warning (15610): No output dependent on input pin "MICCB_SPARE_IO3" File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 96
    Warning (15610): No output dependent on input pin "TEENSY_FPGA_R_TX" File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 102
    Warning (15610): No output dependent on input pin "TEENSY_FPGA_L_TX" File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 104
    Warning (15610): No output dependent on input pin "PS_PG_FPGA" File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 106
    Warning (15610): No output dependent on input pin "R_4MB_SER_IN_ER" File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 108
    Warning (15610): No output dependent on input pin "R_EEF_SER_IN_ER" File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 110
    Warning (15610): No output dependent on input pin "R_M5B_SER_IN_ER" File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 113
    Warning (15610): No output dependent on input pin "R_ROBOT_DIFF_SP1" File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 123
    Warning (15610): No output dependent on input pin "R_ROBOT_DIFF_SP2" File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 124
    Warning (15610): No output dependent on input pin "R_SCU_Invalid_n" File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 125
    Warning (15610): No output dependent on input pin "R_SER_RX_ER" File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 126
    Warning (15610): No output dependent on input pin "SPARE1_DIFF0" File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 139
    Warning (15610): No output dependent on input pin "SPARE1_DIFF1" File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 140
    Warning (15610): No output dependent on input pin "SPARE1_IO0_FPGA" File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 143
    Warning (15610): No output dependent on input pin "SPARE1_IO1_FPGA" File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 144
    Warning (15610): No output dependent on input pin "SPARE2_DIFF0" File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 150
    Warning (15610): No output dependent on input pin "SPARE2_DIFF1" File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 151
    Warning (15610): No output dependent on input pin "SPARE2_IO0_FPGA" File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 154
    Warning (15610): No output dependent on input pin "SPARE2_IO1_FPGA" File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 155
    Warning (15610): No output dependent on input pin "SSR_ON_FPGA" File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 158
Info (21057): Implemented 1989 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 84 input pins
    Info (21059): Implemented 70 output pins
    Info (21060): Implemented 2 bidirectional pins
    Info (21061): Implemented 1785 logic cells
    Info (21064): Implemented 48 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 257 warnings
    Info: Peak virtual memory: 4900 megabytes
    Info: Processing ended: Mon Mar 11 17:26:28 2024
    Info: Elapsed time: 00:00:14
    Info: Total CPU time (on all processors): 00:00:18


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in G:/My Drive/FPGA/git/RCB_Rev_B/output_files/RCB_FPGA_3_1.map.smsg.


