<!DOCTYPE html>
<html class="writer-html5" lang="en" >
<head>
  <meta charset="utf-8" /><meta name="generator" content="Docutils 0.18.1: http://docutils.sourceforge.net/" />

  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
  <title>Verilog-to-PyG - Toy Example 2 &mdash; verilog-to-pyg v0.1 documentation</title>
      <link rel="stylesheet" href="_static/pygments.css" type="text/css" />
      <link rel="stylesheet" href="_static/css/theme.css" type="text/css" />
  <!--[if lt IE 9]>
    <script src="_static/js/html5shiv.min.js"></script>
  <![endif]-->
  
        <script src="_static/jquery.js"></script>
        <script src="_static/_sphinx_javascript_frameworks_compat.js"></script>
        <script data-url_root="./" id="documentation_options" src="_static/documentation_options.js"></script>
        <script src="_static/doctools.js"></script>
        <script src="_static/sphinx_highlight.js"></script>
    <script src="_static/js/theme.js"></script>
    <link rel="index" title="Index" href="genindex.html" />
    <link rel="search" title="Search" href="search.html" />
    <link rel="prev" title="Verilog-to-PyG - Toy Example 1" href="mult-2b-aig.html" /> 
</head>

<body class="wy-body-for-nav"> 
  <div class="wy-grid-for-nav">
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search" >

          
          
          <a href="index.html" class="icon icon-home">
            verilog-to-pyg
          </a>
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="search.html" method="get">
    <input type="text" name="q" placeholder="Search docs" aria-label="Search docs" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>
        </div><div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="Navigation menu">
              <p class="caption" role="heading"><span class="caption-text">Contents:</span></p>
<ul class="current">
<li class="toctree-l1"><a class="reference internal" href="tutorial_toy.html">Verilog-to-PyG - A framework for Graph Learning on RTL Designs</a></li>
<li class="toctree-l1"><a class="reference internal" href="mult-2b-aig.html">Verilog-to-PyG - Toy Example 1</a></li>
<li class="toctree-l1 current"><a class="current reference internal" href="#">Verilog-to-PyG - Toy Example 2</a><ul>
<li class="toctree-l2"><a class="reference internal" href="#bit-multiplier-technology-mapped-netlist-representation">2-bit Multiplier technology mapped netlist representation</a><ul>
<li class="toctree-l3"><a class="reference internal" href="#step-1-process-in-abc">Step 1: Process in ABC</a></li>
<li class="toctree-l3"><a class="reference internal" href="#step-2-check-edgelist-file-written-mult-2b-el">Step 2: Check edgelist file written (mult-2b.el)</a></li>
<li class="toctree-l3"><a class="reference internal" href="#step-3-check-the-topology-of-the-netlist">Step 3: Check the topology of the netlist</a></li>
</ul>
</li>
</ul>
</li>
</ul>

        </div>
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap"><nav class="wy-nav-top" aria-label="Mobile navigation menu" >
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="index.html">verilog-to-pyg</a>
      </nav>

      <div class="wy-nav-content">
        <div class="rst-content">
          <div role="navigation" aria-label="Page navigation">
  <ul class="wy-breadcrumbs">
      <li><a href="index.html" class="icon icon-home" aria-label="Home"></a></li>
      <li class="breadcrumb-item active">Verilog-to-PyG - Toy Example 2</li>
      <li class="wy-breadcrumbs-aside">
            <a href="_sources/mult-2b-mapped.rst.txt" rel="nofollow"> View page source</a>
      </li>
  </ul>
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
             
  <section id="verilog-to-pyg-toy-example-2">
<h1>Verilog-to-PyG - Toy Example 2<a class="headerlink" href="#verilog-to-pyg-toy-example-2" title="Permalink to this heading"></a></h1>
<p>Author: Cunxi Yu</p>
<section id="bit-multiplier-technology-mapped-netlist-representation">
<h2>2-bit Multiplier technology mapped netlist representation<a class="headerlink" href="#bit-multiplier-technology-mapped-netlist-representation" title="Permalink to this heading"></a></h2>
<div class="highlight-markdown notranslate"><div class="highlight"><pre><span></span>This is an example of processing 2-bit Multiplier in
technology mapped netlist representation for intefacing PyG.
</pre></div>
</div>
<section id="step-1-process-in-abc">
<h3>Step 1: Process in ABC<a class="headerlink" href="#step-1-process-in-abc" title="Permalink to this heading"></a></h3>
<div class="highlight-bash notranslate"><div class="highlight"><pre><span></span>./abc
abc<span class="w"> </span><span class="m">01</span>&gt;<span class="w"> </span><span class="nb">read</span><span class="w"> </span>7nm_lvt_ff.lib
Library<span class="w"> </span><span class="s2">&quot;ASAP7_7nm_LVT_FF&quot;</span><span class="w"> </span>from<span class="w"> </span><span class="s2">&quot;7nm_lvt_ff.lib&quot;</span><span class="w"> </span>has<span class="w"> </span><span class="m">159</span><span class="w"> </span>cells<span class="w"> </span><span class="o">(</span><span class="m">26</span><span class="w"> </span>skipped:<span class="w"> </span><span class="m">23</span><span class="w"> </span>seq<span class="p">;</span><span class="w"> </span><span class="m">0</span><span class="w"> </span>tri-state<span class="p">;</span><span class="w"> </span><span class="m">3</span><span class="w"> </span>no<span class="w"> </span>func<span class="p">;</span><span class="w"> </span><span class="m">0</span><span class="w"> </span>dont_use<span class="o">)</span>.<span class="w">  </span><span class="nv">Time</span><span class="w"> </span><span class="o">=</span><span class="w">     </span><span class="m">0</span>.70<span class="w"> </span>sec
Warning:<span class="w"> </span>Detected<span class="w"> </span><span class="m">2</span><span class="w"> </span>multi-output<span class="w"> </span>gates<span class="w"> </span><span class="o">(</span><span class="k">for</span><span class="w"> </span>example,<span class="w"> </span><span class="s2">&quot;FAx1_ASAP7_75t_L&quot;</span><span class="o">)</span>.
abc<span class="w"> </span><span class="m">01</span>&gt;<span class="w"> </span><span class="nb">read</span><span class="w"> </span>-m<span class="w"> </span>mult-2b-mapped.v
abc<span class="w"> </span><span class="m">02</span>&gt;<span class="w"> </span>write_edgelist<span class="w"> </span>mult-2b-mapped.el
WriteEdgelist<span class="w"> </span><span class="o">(</span>Verilog-to-PyG<span class="w"> </span>@<span class="w"> </span>https://github.com/ycunxi/Verilog-to-PyG<span class="o">)</span><span class="w"> </span>starts<span class="w"> </span>writing<span class="w"> </span>to<span class="w"> </span>mult-2b-mapped.el.
abc<span class="w"> </span><span class="m">04</span>&gt;<span class="w"> </span>write_edgelist<span class="w"> </span>-h
usage:<span class="w"> </span>write_edgelist<span class="w"> </span><span class="o">[</span>-N<span class="o">]</span><span class="w"> </span>&lt;file&gt;
<span class="w">             </span>writes<span class="w"> </span>the<span class="w"> </span>network<span class="w"> </span>into<span class="w"> </span>edgelist<span class="w"> </span>file
<span class="w">             </span>part<span class="w"> </span>of<span class="w"> </span>Verilog-2-PyG<span class="w"> </span><span class="o">(</span>PyTorch<span class="w"> </span>Geometric<span class="o">)</span>.<span class="w"> </span>more<span class="w"> </span>details<span class="w"> </span>https://github.com/ycunxi/Verilog-to-PyG
<span class="w">    </span>-N<span class="w">     </span>:<span class="w"> </span>toggle<span class="w"> </span>keeping<span class="w"> </span>original<span class="w"> </span>naming<span class="w"> </span>of<span class="w"> </span>the<span class="w"> </span>netlist<span class="w"> </span><span class="k">in</span><span class="w"> </span>edgelist<span class="w"> </span><span class="o">(</span><span class="nv">default</span><span class="o">=</span>False<span class="o">)</span>
<span class="w">    </span>-h<span class="w">     </span>:<span class="w"> </span>print<span class="w"> </span>the<span class="w"> </span><span class="nb">help</span><span class="w"> </span>massage
<span class="w">    </span>file<span class="w">   </span>:<span class="w"> </span>the<span class="w"> </span>name<span class="w"> </span>of<span class="w"> </span>the<span class="w"> </span>file<span class="w"> </span>to<span class="w"> </span>write<span class="w"> </span><span class="o">(</span>extension<span class="w"> </span>.el<span class="o">)</span>
</pre></div>
</div>
</section>
<section id="step-2-check-edgelist-file-written-mult-2b-el">
<h3>Step 2: Check edgelist file written (mult-2b.el)<a class="headerlink" href="#step-2-check-edgelist-file-written-mult-2b-el" title="Permalink to this heading"></a></h3>
<img alt="multiplier 2bit mapped" class="align-center" src="_images/mult-2b-mapped-plot.jpg" />
<div class="highlight-markdown notranslate"><div class="highlight"><pre><span></span><span class="gh"># Benchmark Edgelist Dumping (beta) &quot;Multi2&quot; written by ABC on Sun Apr 23 19:06:42 2023 (more at https://github.com/ycunxi/Verilog-to-PyG)</span>
9 27 INVx1_ASAP7_75t_L
11 28 INVx1_ASAP7_75t_L
27 28 23 NOR2xp33_ASAP7_75t_L
11 9 10 12 29 AND4x1_ASAP7_75t_L
9 12 10 11 30 AOI22xp33_ASAP7_75t_L
30 29 24 NOR2xp33_ASAP7_75t_L
10 31 INVx1_ASAP7_75t_L
12 32 INVx1_ASAP7_75t_L
11 9 31 32 25 AOI211xp5_ASAP7_75t_L
31 27 32 28 26 NOR4xp25_ASAP7_75t_L
</pre></div>
</div>
</section>
<section id="step-3-check-the-topology-of-the-netlist">
<h3>Step 3: Check the topology of the netlist<a class="headerlink" href="#step-3-check-the-topology-of-the-netlist" title="Permalink to this heading"></a></h3>
</section>
</section>
</section>


           </div>
          </div>
          <footer><div class="rst-footer-buttons" role="navigation" aria-label="Footer">
        <a href="mult-2b-aig.html" class="btn btn-neutral float-left" title="Verilog-to-PyG - Toy Example 1" accesskey="p" rel="prev"><span class="fa fa-arrow-circle-left" aria-hidden="true"></span> Previous</a>
    </div>

  <hr/>

  <div role="contentinfo">
    <p>&#169; Copyright 2023, Cunxi Yu.</p>
  </div>

  Built with <a href="https://www.sphinx-doc.org/">Sphinx</a> using a
    <a href="https://github.com/readthedocs/sphinx_rtd_theme">theme</a>
    provided by <a href="https://readthedocs.org">Read the Docs</a>.
   

</footer>
        </div>
      </div>
    </section>
  </div>
  <script>
      jQuery(function () {
          SphinxRtdTheme.Navigation.enable(true);
      });
  </script> 

</body>
</html>