{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 05 23:13:42 2018 " "Info: Processing started: Fri Jan 05 23:13:42 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU_ORDER -c CPU_ORDER " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off CPU_ORDER -c CPU_ORDER" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU_ORDER.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file CPU_ORDER.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu_order-ip " "Info: Found design unit 1: cpu_order-ip" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 20 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 cpu_order " "Info: Found entity 1: cpu_order" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU_ORDER " "Info: Elaborating entity \"CPU_ORDER\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp CPU_ORDER.vhd(34) " "Warning (10492): VHDL Process Statement warning at CPU_ORDER.vhd(34): signal \"tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp CPU_ORDER.vhd(36) " "Warning (10492): VHDL Process Statement warning at CPU_ORDER.vhd(36): signal \"tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R CPU_ORDER.vhd(39) " "Warning (10492): VHDL Process Statement warning at CPU_ORDER.vhd(39): signal \"R\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R CPU_ORDER.vhd(41) " "Warning (10492): VHDL Process Statement warning at CPU_ORDER.vhd(41): signal \"R\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "W CPU_ORDER.vhd(42) " "Warning (10492): VHDL Process Statement warning at CPU_ORDER.vhd(42): signal \"W\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "W CPU_ORDER.vhd(48) " "Warning (10492): VHDL Process Statement warning at CPU_ORDER.vhd(48): signal \"W\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R CPU_ORDER.vhd(50) " "Warning (10492): VHDL Process Statement warning at CPU_ORDER.vhd(50): signal \"R\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "W CPU_ORDER.vhd(51) " "Warning (10492): VHDL Process Statement warning at CPU_ORDER.vhd(51): signal \"W\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R CPU_ORDER.vhd(58) " "Warning (10492): VHDL Process Statement warning at CPU_ORDER.vhd(58): signal \"R\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "W CPU_ORDER.vhd(59) " "Warning (10492): VHDL Process Statement warning at CPU_ORDER.vhd(59): signal \"W\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp CPU_ORDER.vhd(67) " "Warning (10492): VHDL Process Statement warning at CPU_ORDER.vhd(67): signal \"tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R CPU_ORDER.vhd(70) " "Warning (10492): VHDL Process Statement warning at CPU_ORDER.vhd(70): signal \"R\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "W CPU_ORDER.vhd(71) " "Warning (10492): VHDL Process Statement warning at CPU_ORDER.vhd(71): signal \"W\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp CPU_ORDER.vhd(78) " "Warning (10492): VHDL Process Statement warning at CPU_ORDER.vhd(78): signal \"tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 78 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R CPU_ORDER.vhd(81) " "Warning (10492): VHDL Process Statement warning at CPU_ORDER.vhd(81): signal \"R\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 81 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "W CPU_ORDER.vhd(82) " "Warning (10492): VHDL Process Statement warning at CPU_ORDER.vhd(82): signal \"W\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 82 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp CPU_ORDER.vhd(89) " "Warning (10492): VHDL Process Statement warning at CPU_ORDER.vhd(89): signal \"tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R CPU_ORDER.vhd(92) " "Warning (10492): VHDL Process Statement warning at CPU_ORDER.vhd(92): signal \"R\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 92 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "W CPU_ORDER.vhd(93) " "Warning (10492): VHDL Process Statement warning at CPU_ORDER.vhd(93): signal \"W\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 93 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp CPU_ORDER.vhd(100) " "Warning (10492): VHDL Process Statement warning at CPU_ORDER.vhd(100): signal \"tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 100 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R CPU_ORDER.vhd(103) " "Warning (10492): VHDL Process Statement warning at CPU_ORDER.vhd(103): signal \"R\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 103 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R CPU_ORDER.vhd(104) " "Warning (10492): VHDL Process Statement warning at CPU_ORDER.vhd(104): signal \"R\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 104 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp CPU_ORDER.vhd(111) " "Warning (10492): VHDL Process Statement warning at CPU_ORDER.vhd(111): signal \"tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 111 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "W CPU_ORDER.vhd(113) " "Warning (10492): VHDL Process Statement warning at CPU_ORDER.vhd(113): signal \"W\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 113 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R CPU_ORDER.vhd(118) " "Warning (10492): VHDL Process Statement warning at CPU_ORDER.vhd(118): signal \"R\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 118 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R CPU_ORDER.vhd(119) " "Warning (10492): VHDL Process Statement warning at CPU_ORDER.vhd(119): signal \"R\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 119 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R CPU_ORDER.vhd(129) " "Warning (10492): VHDL Process Statement warning at CPU_ORDER.vhd(129): signal \"R\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 129 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R CPU_ORDER.vhd(130) " "Warning (10492): VHDL Process Statement warning at CPU_ORDER.vhd(130): signal \"R\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 130 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "S CPU_ORDER.vhd(26) " "Warning (10631): VHDL Process Statement warning at CPU_ORDER.vhd(26): inferring latch(es) for signal or variable \"S\", which holds its previous value in one or more paths through the process" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 26 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "M CPU_ORDER.vhd(26) " "Warning (10631): VHDL Process Statement warning at CPU_ORDER.vhd(26): inferring latch(es) for signal or variable \"M\", which holds its previous value in one or more paths through the process" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 26 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "F_BUS CPU_ORDER.vhd(26) " "Warning (10631): VHDL Process Statement warning at CPU_ORDER.vhd(26): inferring latch(es) for signal or variable \"F_BUS\", which holds its previous value in one or more paths through the process" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 26 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "W_n CPU_ORDER.vhd(26) " "Warning (10631): VHDL Process Statement warning at CPU_ORDER.vhd(26): inferring latch(es) for signal or variable \"W_n\", which holds its previous value in one or more paths through the process" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 26 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "R_Add CPU_ORDER.vhd(26) " "Warning (10631): VHDL Process Statement warning at CPU_ORDER.vhd(26): inferring latch(es) for signal or variable \"R_Add\", which holds its previous value in one or more paths through the process" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 26 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "W_Add CPU_ORDER.vhd(26) " "Warning (10631): VHDL Process Statement warning at CPU_ORDER.vhd(26): inferring latch(es) for signal or variable \"W_Add\", which holds its previous value in one or more paths through the process" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 26 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "MADD CPU_ORDER.vhd(26) " "Warning (10631): VHDL Process Statement warning at CPU_ORDER.vhd(26): inferring latch(es) for signal or variable \"MADD\", which holds its previous value in one or more paths through the process" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 26 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "CS_n CPU_ORDER.vhd(26) " "Warning (10631): VHDL Process Statement warning at CPU_ORDER.vhd(26): inferring latch(es) for signal or variable \"CS_n\", which holds its previous value in one or more paths through the process" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 26 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "DL CPU_ORDER.vhd(26) " "Warning (10631): VHDL Process Statement warning at CPU_ORDER.vhd(26): inferring latch(es) for signal or variable \"DL\", which holds its previous value in one or more paths through the process" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 26 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "XL CPU_ORDER.vhd(26) " "Warning (10631): VHDL Process Statement warning at CPU_ORDER.vhd(26): inferring latch(es) for signal or variable \"XL\", which holds its previous value in one or more paths through the process" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 26 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "FR_BUS CPU_ORDER.vhd(26) " "Warning (10631): VHDL Process Statement warning at CPU_ORDER.vhd(26): inferring latch(es) for signal or variable \"FR_BUS\", which holds its previous value in one or more paths through the process" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 26 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "FL_BUS CPU_ORDER.vhd(26) " "Warning (10631): VHDL Process Statement warning at CPU_ORDER.vhd(26): inferring latch(es) for signal or variable \"FL_BUS\", which holds its previous value in one or more paths through the process" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 26 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FL_BUS CPU_ORDER.vhd(26) " "Info (10041): Inferred latch for \"FL_BUS\" at CPU_ORDER.vhd(26)" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FR_BUS CPU_ORDER.vhd(26) " "Info (10041): Inferred latch for \"FR_BUS\" at CPU_ORDER.vhd(26)" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "XL CPU_ORDER.vhd(26) " "Info (10041): Inferred latch for \"XL\" at CPU_ORDER.vhd(26)" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DL CPU_ORDER.vhd(26) " "Info (10041): Inferred latch for \"DL\" at CPU_ORDER.vhd(26)" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CS_n CPU_ORDER.vhd(26) " "Info (10041): Inferred latch for \"CS_n\" at CPU_ORDER.vhd(26)" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MADD\[0\] CPU_ORDER.vhd(26) " "Info (10041): Inferred latch for \"MADD\[0\]\" at CPU_ORDER.vhd(26)" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MADD\[1\] CPU_ORDER.vhd(26) " "Info (10041): Inferred latch for \"MADD\[1\]\" at CPU_ORDER.vhd(26)" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W_Add\[0\] CPU_ORDER.vhd(26) " "Info (10041): Inferred latch for \"W_Add\[0\]\" at CPU_ORDER.vhd(26)" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W_Add\[1\] CPU_ORDER.vhd(26) " "Info (10041): Inferred latch for \"W_Add\[1\]\" at CPU_ORDER.vhd(26)" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R_Add\[0\] CPU_ORDER.vhd(26) " "Info (10041): Inferred latch for \"R_Add\[0\]\" at CPU_ORDER.vhd(26)" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R_Add\[1\] CPU_ORDER.vhd(26) " "Info (10041): Inferred latch for \"R_Add\[1\]\" at CPU_ORDER.vhd(26)" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W_n CPU_ORDER.vhd(26) " "Info (10041): Inferred latch for \"W_n\" at CPU_ORDER.vhd(26)" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F_BUS CPU_ORDER.vhd(26) " "Info (10041): Inferred latch for \"F_BUS\" at CPU_ORDER.vhd(26)" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M CPU_ORDER.vhd(26) " "Info (10041): Inferred latch for \"M\" at CPU_ORDER.vhd(26)" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[0\] CPU_ORDER.vhd(26) " "Info (10041): Inferred latch for \"S\[0\]\" at CPU_ORDER.vhd(26)" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[1\] CPU_ORDER.vhd(26) " "Info (10041): Inferred latch for \"S\[1\]\" at CPU_ORDER.vhd(26)" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[2\] CPU_ORDER.vhd(26) " "Info (10041): Inferred latch for \"S\[2\]\" at CPU_ORDER.vhd(26)" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[3\] CPU_ORDER.vhd(26) " "Info (10041): Inferred latch for \"S\[3\]\" at CPU_ORDER.vhd(26)" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DUP_LATCH_INFO_HDR" "" "Info: Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IOPT_MLS_DUP_LATCH_INFO" "MADD\[1\]\$latch M\$latch " "Info: Duplicate LATCH primitive \"MADD\[1\]\$latch\" merged with LATCH primitive \"M\$latch\"" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 26 0 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "XL\$latch M\$latch " "Info: Duplicate LATCH primitive \"XL\$latch\" merged with LATCH primitive \"M\$latch\"" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 26 0 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "MADD\[0\]\$latch DL\$latch " "Info: Duplicate LATCH primitive \"MADD\[0\]\$latch\" merged with LATCH primitive \"DL\$latch\"" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 26 0 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "F_BUS\$latch " "Warning: Latch F_BUS\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Data_in\[4\] " "Warning: Ports D and ENA on the latch are fed by the same signal Data_in\[4\]" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 8 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 26 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "M\$latch " "Warning: Latch M\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Data_in\[4\] " "Warning: Ports D and ENA on the latch are fed by the same signal Data_in\[4\]" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 8 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 26 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "S\[0\]\$latch " "Warning: Latch S\[0\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Data_in\[4\] " "Warning: Ports D and ENA on the latch are fed by the same signal Data_in\[4\]" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 8 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 26 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "S\[1\]\$latch " "Warning: Latch S\[1\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Data_in\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal Data_in\[5\]" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 8 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 26 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "S\[2\]\$latch " "Warning: Latch S\[2\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Data_in\[6\] " "Warning: Ports D and ENA on the latch are fed by the same signal Data_in\[6\]" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 8 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 26 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "S\[3\]\$latch " "Warning: Latch S\[3\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Data_in\[7\] " "Warning: Ports D and ENA on the latch are fed by the same signal Data_in\[7\]" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 8 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 26 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "W_Add\[0\]\$latch " "Warning: Latch W_Add\[0\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Data_in\[6\] " "Warning: Ports D and ENA on the latch are fed by the same signal Data_in\[6\]" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 8 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 26 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "W_Add\[1\]\$latch " "Warning: Latch W_Add\[1\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Data_in\[6\] " "Warning: Ports D and ENA on the latch are fed by the same signal Data_in\[6\]" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 8 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 26 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "W_n\$latch " "Warning: Latch W_n\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Data_in\[4\] " "Warning: Ports D and ENA on the latch are fed by the same signal Data_in\[4\]" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 8 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 26 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "DL\$latch " "Warning: Latch DL\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Data_in\[4\] " "Warning: Ports D and ENA on the latch are fed by the same signal Data_in\[4\]" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 8 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 26 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CS_n\$latch " "Warning: Latch CS_n\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Data_in\[4\] " "Warning: Ports D and ENA on the latch are fed by the same signal Data_in\[4\]" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 8 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 26 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "IN_PC GND " "Warning (13410): Pin \"IN_PC\" is stuck at GND" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Warning: Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "C " "Warning (15610): No output dependent on input pin \"C\"" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 7 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S0 " "Warning (15610): No output dependent on input pin \"S0\"" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 7 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "55 " "Info: Implemented 55 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Info: Implemented 11 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "20 " "Info: Implemented 20 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "24 " "Info: Implemented 24 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 67 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 67 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "230 " "Info: Peak virtual memory: 230 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 05 23:13:43 2018 " "Info: Processing ended: Fri Jan 05 23:13:43 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
