INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digitlogic/11211125-2/11211125/lab2/lab2-2/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digitlogic/11211125-2/11211125/lab2/lab2-2/ripple_carry_4_bit_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ripple_carry_4_bit_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digitlogic/11211125-2/11211125/lab2/lab2-2/tb_4bit_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_4bit_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digitlogic/11211125-2/11211125/lab2/lab2-2/lab2-2/lab2-2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
