C:/Users/javgg/Documents/GitHub/ADD_Project/sim_scoring/testbench_Scoring.v {2 {vlog -work work -stats=none C:/Users/javgg/Documents/GitHub/ADD_Project/sim_scoring/testbench_Scoring.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
** Warning: C:/Users/javgg/Documents/GitHub/ADD_Project/sim_scoring/testbench_Scoring.v(1): (vlog-2283) Extra semicolon in $unit (global) scope.
** Warning: C:/Users/javgg/Documents/GitHub/ADD_Project/sim_scoring/testbench_Scoring.v(59): (vlog-2284) Empty $unit scope found.
-- Compiling package testbench_Scoring_v_unit
-- Compiling module testbench_Scoring

Top level modules:
	testbench_Scoring

} {} {}} C:/Users/javgg/Documents/GitHub/ADD_Project/sim_scoring/UID_ROM.v {1 {vlog -work work -stats=none C:/Users/javgg/Documents/GitHub/ADD_Project/sim_scoring/UID_ROM.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module UID_ROM

Top level modules:
	UID_ROM

} {} {}}
