# compile verilog/system verilog design source files
sv xil_defaultlib  --include "../../../../SysArray_ex.ip_user_files/ipstatic/hdl" --include "/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/data/xilinx_vip/include" \
"../../../../SysArray_ex.srcs/sources_1/ip/slv_m02_axi_vip/sim/slv_m02_axi_vip_pkg.sv" \
"../../../../SysArray_ex.srcs/sources_1/ip/slv_m02_axi_vip/sim/slv_m02_axi_vip.sv" \
"../../../../SysArray_ex.srcs/sources_1/ip/slv_m01_axi_vip/sim/slv_m01_axi_vip_pkg.sv" \
"../../../../SysArray_ex.srcs/sources_1/ip/slv_m01_axi_vip/sim/slv_m01_axi_vip.sv" \
"../../../../SysArray_ex.srcs/sources_1/ip/slv_m00_axi_vip/sim/slv_m00_axi_vip_pkg.sv" \
"../../../../SysArray_ex.srcs/sources_1/ip/slv_m00_axi_vip/sim/slv_m00_axi_vip.sv" \
"../../../../SysArray_ex.srcs/sources_1/ip/control_SysArray_vip/sim/control_SysArray_vip_pkg.sv" \
"../../../../SysArray_ex.srcs/sources_1/ip/control_SysArray_vip/sim/control_SysArray_vip.sv" \

verilog xil_defaultlib  --include "../../../../SysArray_ex.ip_user_files/ipstatic/hdl" --include "/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/data/xilinx_vip/include" \
"../../../../SysArray_ex.srcs/sources_1/imports/IP/SysArray.v" \
"../../../../SysArray_ex.srcs/sources_1/imports/IP/control_s_axi.v" \

sv xil_defaultlib  --include "../../../../SysArray_ex.ip_user_files/ipstatic/hdl" --include "/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/data/xilinx_vip/include" \
"../../../../SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" \
"../../../../SysArray_ex.srcs/sources_1/imports/IP/SysArrayTop.sv" \
"../../../../SysArray_ex.srcs/sources_1/imports/IP/axi_read_master.sv" \
"../../../../SysArray_ex.srcs/sources_1/imports/IP/axi_write_master.sv" \
"../../../../SysArray_ex.srcs/sources_1/imports/IP/helper_counter.sv" \
"../../../../imports/SysArray_tb.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
