{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 06 18:35:33 2024 " "Info: Processing started: Sat Apr 06 18:35:33 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off laba -c laba --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off laba -c laba --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "babl.bdf" "" { Schematic "C:/Users/Rabogi/Desktop/signal labs/lb3/signal_labs/lab3/babl.bdf" { { 288 56 224 304 "clk" "" } { 280 224 264 296 "clk" "" } { 152 344 384 168 "clk" "" } { 264 344 384 280 "clk" "" } { 376 344 384 392 "clk" "" } { 488 344 384 504 "clk" "" } { 432 632 672 448 "clk" "" } { 208 632 672 224 "clk" "" } { 88 896 936 104 "clk" "" } { -16 896 936 0 "clk" "" } { 88 1112 1152 104 "clk" "" } { -16 1112 1152 0 "clk" "" } { -176 200 240 -160 "clk" "" } { -160 392 432 -144 "clk" "" } { -144 584 624 -128 "clk" "" } { -128 776 816 -112 "clk" "" } { -256 200 240 -240 "clk" "" } { -240 392 432 -224 "clk" "" } { -224 584 624 -208 "clk" "" } { -208 776 816 -192 "clk" "" } } } } { "s:/quartus91/quartus/bin/Assignment Editor.qase" "" { Assignment "s:/quartus91/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register lpm_mult0:inst10\|lpm_mult:lpm_mult_component\|mult_30p:auto_generated\|result\[1\] register lpm_add_sub0:inst7\|lpm_add_sub:lpm_add_sub_component\|add_sub_3cj:auto_generated\|pipeline_dffe\[7\] 396.83 MHz 2.52 ns Internal " "Info: Clock \"clk\" has Internal fmax of 396.83 MHz between source register \"lpm_mult0:inst10\|lpm_mult:lpm_mult_component\|mult_30p:auto_generated\|result\[1\]\" and destination register \"lpm_add_sub0:inst7\|lpm_add_sub:lpm_add_sub_component\|add_sub_3cj:auto_generated\|pipeline_dffe\[7\]\" (period= 2.52 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.248 ns + Longest register register " "Info: + Longest register to register delay is 2.248 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.580 ns) 0.580 ns lpm_mult0:inst10\|lpm_mult:lpm_mult_component\|mult_30p:auto_generated\|result\[1\] 1 REG DSPOUT_X28_Y13_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.580 ns) = 0.580 ns; Loc. = DSPOUT_X28_Y13_N2; Fanout = 2; REG Node = 'lpm_mult0:inst10\|lpm_mult:lpm_mult_component\|mult_30p:auto_generated\|result\[1\]'" {  } { { "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_mult0:inst10|lpm_mult:lpm_mult_component|mult_30p:auto_generated|result[1] } "NODE_NAME" } } { "db/mult_30p.tdf" "" { Text "C:/Users/Rabogi/Desktop/signal labs/lb3/signal_labs/lab3/db/mult_30p.tdf" 33 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.720 ns) + CELL(0.516 ns) 1.816 ns lpm_add_sub0:inst7\|lpm_add_sub:lpm_add_sub_component\|add_sub_3cj:auto_generated\|op_1~2 2 COMB LCCOMB_X29_Y9_N0 2 " "Info: 2: + IC(0.720 ns) + CELL(0.516 ns) = 1.816 ns; Loc. = LCCOMB_X29_Y9_N0; Fanout = 2; COMB Node = 'lpm_add_sub0:inst7\|lpm_add_sub:lpm_add_sub_component\|add_sub_3cj:auto_generated\|op_1~2'" {  } { { "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "1.236 ns" { lpm_mult0:inst10|lpm_mult:lpm_mult_component|mult_30p:auto_generated|result[1] lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_3cj:auto_generated|op_1~2 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.851 ns lpm_add_sub0:inst7\|lpm_add_sub:lpm_add_sub_component\|add_sub_3cj:auto_generated\|op_1~6 3 COMB LCCOMB_X29_Y9_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 1.851 ns; Loc. = LCCOMB_X29_Y9_N2; Fanout = 2; COMB Node = 'lpm_add_sub0:inst7\|lpm_add_sub:lpm_add_sub_component\|add_sub_3cj:auto_generated\|op_1~6'" {  } { { "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_3cj:auto_generated|op_1~2 lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_3cj:auto_generated|op_1~6 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.886 ns lpm_add_sub0:inst7\|lpm_add_sub:lpm_add_sub_component\|add_sub_3cj:auto_generated\|op_1~10 4 COMB LCCOMB_X29_Y9_N4 2 " "Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 1.886 ns; Loc. = LCCOMB_X29_Y9_N4; Fanout = 2; COMB Node = 'lpm_add_sub0:inst7\|lpm_add_sub:lpm_add_sub_component\|add_sub_3cj:auto_generated\|op_1~10'" {  } { { "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_3cj:auto_generated|op_1~6 lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_3cj:auto_generated|op_1~10 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.921 ns lpm_add_sub0:inst7\|lpm_add_sub:lpm_add_sub_component\|add_sub_3cj:auto_generated\|op_1~14 5 COMB LCCOMB_X29_Y9_N6 2 " "Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 1.921 ns; Loc. = LCCOMB_X29_Y9_N6; Fanout = 2; COMB Node = 'lpm_add_sub0:inst7\|lpm_add_sub:lpm_add_sub_component\|add_sub_3cj:auto_generated\|op_1~14'" {  } { { "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_3cj:auto_generated|op_1~10 lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_3cj:auto_generated|op_1~14 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.956 ns lpm_add_sub0:inst7\|lpm_add_sub:lpm_add_sub_component\|add_sub_3cj:auto_generated\|op_1~18 6 COMB LCCOMB_X29_Y9_N8 2 " "Info: 6: + IC(0.000 ns) + CELL(0.035 ns) = 1.956 ns; Loc. = LCCOMB_X29_Y9_N8; Fanout = 2; COMB Node = 'lpm_add_sub0:inst7\|lpm_add_sub:lpm_add_sub_component\|add_sub_3cj:auto_generated\|op_1~18'" {  } { { "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_3cj:auto_generated|op_1~14 lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_3cj:auto_generated|op_1~18 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.991 ns lpm_add_sub0:inst7\|lpm_add_sub:lpm_add_sub_component\|add_sub_3cj:auto_generated\|op_1~22 7 COMB LCCOMB_X29_Y9_N10 2 " "Info: 7: + IC(0.000 ns) + CELL(0.035 ns) = 1.991 ns; Loc. = LCCOMB_X29_Y9_N10; Fanout = 2; COMB Node = 'lpm_add_sub0:inst7\|lpm_add_sub:lpm_add_sub_component\|add_sub_3cj:auto_generated\|op_1~22'" {  } { { "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_3cj:auto_generated|op_1~18 lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_3cj:auto_generated|op_1~22 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.026 ns lpm_add_sub0:inst7\|lpm_add_sub:lpm_add_sub_component\|add_sub_3cj:auto_generated\|op_1~26 8 COMB LCCOMB_X29_Y9_N12 1 " "Info: 8: + IC(0.000 ns) + CELL(0.035 ns) = 2.026 ns; Loc. = LCCOMB_X29_Y9_N12; Fanout = 1; COMB Node = 'lpm_add_sub0:inst7\|lpm_add_sub:lpm_add_sub_component\|add_sub_3cj:auto_generated\|op_1~26'" {  } { { "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_3cj:auto_generated|op_1~22 lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_3cj:auto_generated|op_1~26 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 2.151 ns lpm_add_sub0:inst7\|lpm_add_sub:lpm_add_sub_component\|add_sub_3cj:auto_generated\|op_1~29 9 COMB LCCOMB_X29_Y9_N14 1 " "Info: 9: + IC(0.000 ns) + CELL(0.125 ns) = 2.151 ns; Loc. = LCCOMB_X29_Y9_N14; Fanout = 1; COMB Node = 'lpm_add_sub0:inst7\|lpm_add_sub:lpm_add_sub_component\|add_sub_3cj:auto_generated\|op_1~29'" {  } { { "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_3cj:auto_generated|op_1~26 lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_3cj:auto_generated|op_1~29 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.097 ns) 2.248 ns lpm_add_sub0:inst7\|lpm_add_sub:lpm_add_sub_component\|add_sub_3cj:auto_generated\|pipeline_dffe\[7\] 10 REG LCFF_X29_Y9_N15 1 " "Info: 10: + IC(0.000 ns) + CELL(0.097 ns) = 2.248 ns; Loc. = LCFF_X29_Y9_N15; Fanout = 1; REG Node = 'lpm_add_sub0:inst7\|lpm_add_sub:lpm_add_sub_component\|add_sub_3cj:auto_generated\|pipeline_dffe\[7\]'" {  } { { "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "0.097 ns" { lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_3cj:auto_generated|op_1~29 lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_3cj:auto_generated|pipeline_dffe[7] } "NODE_NAME" } } { "db/add_sub_3cj.tdf" "" { Text "C:/Users/Rabogi/Desktop/signal labs/lb3/signal_labs/lab3/db/add_sub_3cj.tdf" 30 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.528 ns ( 67.97 % ) " "Info: Total cell delay = 1.528 ns ( 67.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.720 ns ( 32.03 % ) " "Info: Total interconnect delay = 0.720 ns ( 32.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "2.248 ns" { lpm_mult0:inst10|lpm_mult:lpm_mult_component|mult_30p:auto_generated|result[1] lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_3cj:auto_generated|op_1~2 lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_3cj:auto_generated|op_1~6 lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_3cj:auto_generated|op_1~10 lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_3cj:auto_generated|op_1~14 lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_3cj:auto_generated|op_1~18 lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_3cj:auto_generated|op_1~22 lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_3cj:auto_generated|op_1~26 lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_3cj:auto_generated|op_1~29 lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_3cj:auto_generated|pipeline_dffe[7] } "NODE_NAME" } } { "s:/quartus91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "s:/quartus91/quartus/bin/Technology_Viewer.qrui" "2.248 ns" { lpm_mult0:inst10|lpm_mult:lpm_mult_component|mult_30p:auto_generated|result[1] {} lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_3cj:auto_generated|op_1~2 {} lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_3cj:auto_generated|op_1~6 {} lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_3cj:auto_generated|op_1~10 {} lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_3cj:auto_generated|op_1~14 {} lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_3cj:auto_generated|op_1~18 {} lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_3cj:auto_generated|op_1~22 {} lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_3cj:auto_generated|op_1~26 {} lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_3cj:auto_generated|op_1~29 {} lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_3cj:auto_generated|pipeline_dffe[7] {} } { 0.000ns 0.720ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.580ns 0.516ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.125ns 0.097ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.182 ns - Smallest " "Info: - Smallest clock skew is -0.182 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.472 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.472 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "babl.bdf" "" { Schematic "C:/Users/Rabogi/Desktop/signal labs/lb3/signal_labs/lab3/babl.bdf" { { 288 56 224 304 "clk" "" } { 280 224 264 296 "clk" "" } { 152 344 384 168 "clk" "" } { 264 344 384 280 "clk" "" } { 376 344 384 392 "clk" "" } { 488 344 384 504 "clk" "" } { 432 632 672 448 "clk" "" } { 208 632 672 224 "clk" "" } { 88 896 936 104 "clk" "" } { -16 896 936 0 "clk" "" } { 88 1112 1152 104 "clk" "" } { -16 1112 1152 0 "clk" "" } { -176 200 240 -160 "clk" "" } { -160 392 432 -144 "clk" "" } { -144 584 624 -128 "clk" "" } { -128 776 816 -112 "clk" "" } { -256 200 240 -240 "clk" "" } { -240 392 432 -224 "clk" "" } { -224 584 624 -208 "clk" "" } { -208 776 816 -192 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 184 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 184; COMB Node = 'clk~clkctrl'" {  } { { "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "babl.bdf" "" { Schematic "C:/Users/Rabogi/Desktop/signal labs/lb3/signal_labs/lab3/babl.bdf" { { 288 56 224 304 "clk" "" } { 280 224 264 296 "clk" "" } { 152 344 384 168 "clk" "" } { 264 344 384 280 "clk" "" } { 376 344 384 392 "clk" "" } { 488 344 384 504 "clk" "" } { 432 632 672 448 "clk" "" } { 208 632 672 224 "clk" "" } { 88 896 936 104 "clk" "" } { -16 896 936 0 "clk" "" } { 88 1112 1152 104 "clk" "" } { -16 1112 1152 0 "clk" "" } { -176 200 240 -160 "clk" "" } { -160 392 432 -144 "clk" "" } { -144 584 624 -128 "clk" "" } { -128 776 816 -112 "clk" "" } { -256 200 240 -240 "clk" "" } { -240 392 432 -224 "clk" "" } { -224 584 624 -208 "clk" "" } { -208 776 816 -192 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.657 ns) + CELL(0.618 ns) 2.472 ns lpm_add_sub0:inst7\|lpm_add_sub:lpm_add_sub_component\|add_sub_3cj:auto_generated\|pipeline_dffe\[7\] 3 REG LCFF_X29_Y9_N15 1 " "Info: 3: + IC(0.657 ns) + CELL(0.618 ns) = 2.472 ns; Loc. = LCFF_X29_Y9_N15; Fanout = 1; REG Node = 'lpm_add_sub0:inst7\|lpm_add_sub:lpm_add_sub_component\|add_sub_3cj:auto_generated\|pipeline_dffe\[7\]'" {  } { { "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "1.275 ns" { clk~clkctrl lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_3cj:auto_generated|pipeline_dffe[7] } "NODE_NAME" } } { "db/add_sub_3cj.tdf" "" { Text "C:/Users/Rabogi/Desktop/signal labs/lb3/signal_labs/lab3/db/add_sub_3cj.tdf" 30 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.55 % ) " "Info: Total cell delay = 1.472 ns ( 59.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.000 ns ( 40.45 % ) " "Info: Total interconnect delay = 1.000 ns ( 40.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "2.472 ns" { clk clk~clkctrl lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_3cj:auto_generated|pipeline_dffe[7] } "NODE_NAME" } } { "s:/quartus91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "s:/quartus91/quartus/bin/Technology_Viewer.qrui" "2.472 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_3cj:auto_generated|pipeline_dffe[7] {} } { 0.000ns 0.000ns 0.343ns 0.657ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.654 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.654 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "babl.bdf" "" { Schematic "C:/Users/Rabogi/Desktop/signal labs/lb3/signal_labs/lab3/babl.bdf" { { 288 56 224 304 "clk" "" } { 280 224 264 296 "clk" "" } { 152 344 384 168 "clk" "" } { 264 344 384 280 "clk" "" } { 376 344 384 392 "clk" "" } { 488 344 384 504 "clk" "" } { 432 632 672 448 "clk" "" } { 208 632 672 224 "clk" "" } { 88 896 936 104 "clk" "" } { -16 896 936 0 "clk" "" } { 88 1112 1152 104 "clk" "" } { -16 1112 1152 0 "clk" "" } { -176 200 240 -160 "clk" "" } { -160 392 432 -144 "clk" "" } { -144 584 624 -128 "clk" "" } { -128 776 816 -112 "clk" "" } { -256 200 240 -240 "clk" "" } { -240 392 432 -224 "clk" "" } { -224 584 624 -208 "clk" "" } { -208 776 816 -192 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 184 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 184; COMB Node = 'clk~clkctrl'" {  } { { "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "babl.bdf" "" { Schematic "C:/Users/Rabogi/Desktop/signal labs/lb3/signal_labs/lab3/babl.bdf" { { 288 56 224 304 "clk" "" } { 280 224 264 296 "clk" "" } { 152 344 384 168 "clk" "" } { 264 344 384 280 "clk" "" } { 376 344 384 392 "clk" "" } { 488 344 384 504 "clk" "" } { 432 632 672 448 "clk" "" } { 208 632 672 224 "clk" "" } { 88 896 936 104 "clk" "" } { -16 896 936 0 "clk" "" } { 88 1112 1152 104 "clk" "" } { -16 1112 1152 0 "clk" "" } { -176 200 240 -160 "clk" "" } { -160 392 432 -144 "clk" "" } { -144 584 624 -128 "clk" "" } { -128 776 816 -112 "clk" "" } { -256 200 240 -240 "clk" "" } { -240 392 432 -224 "clk" "" } { -224 584 624 -208 "clk" "" } { -208 776 816 -192 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.677 ns) + CELL(0.780 ns) 2.654 ns lpm_mult0:inst10\|lpm_mult:lpm_mult_component\|mult_30p:auto_generated\|result\[1\] 3 REG DSPOUT_X28_Y13_N2 2 " "Info: 3: + IC(0.677 ns) + CELL(0.780 ns) = 2.654 ns; Loc. = DSPOUT_X28_Y13_N2; Fanout = 2; REG Node = 'lpm_mult0:inst10\|lpm_mult:lpm_mult_component\|mult_30p:auto_generated\|result\[1\]'" {  } { { "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "1.457 ns" { clk~clkctrl lpm_mult0:inst10|lpm_mult:lpm_mult_component|mult_30p:auto_generated|result[1] } "NODE_NAME" } } { "db/mult_30p.tdf" "" { Text "C:/Users/Rabogi/Desktop/signal labs/lb3/signal_labs/lab3/db/mult_30p.tdf" 33 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.634 ns ( 61.57 % ) " "Info: Total cell delay = 1.634 ns ( 61.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.020 ns ( 38.43 % ) " "Info: Total interconnect delay = 1.020 ns ( 38.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "2.654 ns" { clk clk~clkctrl lpm_mult0:inst10|lpm_mult:lpm_mult_component|mult_30p:auto_generated|result[1] } "NODE_NAME" } } { "s:/quartus91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "s:/quartus91/quartus/bin/Technology_Viewer.qrui" "2.654 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_mult0:inst10|lpm_mult:lpm_mult_component|mult_30p:auto_generated|result[1] {} } { 0.000ns 0.000ns 0.343ns 0.677ns } { 0.000ns 0.854ns 0.000ns 0.780ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "2.472 ns" { clk clk~clkctrl lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_3cj:auto_generated|pipeline_dffe[7] } "NODE_NAME" } } { "s:/quartus91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "s:/quartus91/quartus/bin/Technology_Viewer.qrui" "2.472 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_3cj:auto_generated|pipeline_dffe[7] {} } { 0.000ns 0.000ns 0.343ns 0.657ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "2.654 ns" { clk clk~clkctrl lpm_mult0:inst10|lpm_mult:lpm_mult_component|mult_30p:auto_generated|result[1] } "NODE_NAME" } } { "s:/quartus91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "s:/quartus91/quartus/bin/Technology_Viewer.qrui" "2.654 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_mult0:inst10|lpm_mult:lpm_mult_component|mult_30p:auto_generated|result[1] {} } { 0.000ns 0.000ns 0.343ns 0.677ns } { 0.000ns 0.854ns 0.000ns 0.780ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "db/mult_30p.tdf" "" { Text "C:/Users/Rabogi/Desktop/signal labs/lb3/signal_labs/lab3/db/mult_30p.tdf" 33 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "db/add_sub_3cj.tdf" "" { Text "C:/Users/Rabogi/Desktop/signal labs/lb3/signal_labs/lab3/db/add_sub_3cj.tdf" 30 15 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "2.248 ns" { lpm_mult0:inst10|lpm_mult:lpm_mult_component|mult_30p:auto_generated|result[1] lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_3cj:auto_generated|op_1~2 lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_3cj:auto_generated|op_1~6 lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_3cj:auto_generated|op_1~10 lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_3cj:auto_generated|op_1~14 lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_3cj:auto_generated|op_1~18 lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_3cj:auto_generated|op_1~22 lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_3cj:auto_generated|op_1~26 lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_3cj:auto_generated|op_1~29 lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_3cj:auto_generated|pipeline_dffe[7] } "NODE_NAME" } } { "s:/quartus91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "s:/quartus91/quartus/bin/Technology_Viewer.qrui" "2.248 ns" { lpm_mult0:inst10|lpm_mult:lpm_mult_component|mult_30p:auto_generated|result[1] {} lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_3cj:auto_generated|op_1~2 {} lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_3cj:auto_generated|op_1~6 {} lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_3cj:auto_generated|op_1~10 {} lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_3cj:auto_generated|op_1~14 {} lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_3cj:auto_generated|op_1~18 {} lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_3cj:auto_generated|op_1~22 {} lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_3cj:auto_generated|op_1~26 {} lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_3cj:auto_generated|op_1~29 {} lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_3cj:auto_generated|pipeline_dffe[7] {} } { 0.000ns 0.720ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.580ns 0.516ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.125ns 0.097ns } "" } } { "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "2.472 ns" { clk clk~clkctrl lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_3cj:auto_generated|pipeline_dffe[7] } "NODE_NAME" } } { "s:/quartus91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "s:/quartus91/quartus/bin/Technology_Viewer.qrui" "2.472 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_3cj:auto_generated|pipeline_dffe[7] {} } { 0.000ns 0.000ns 0.343ns 0.657ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "2.654 ns" { clk clk~clkctrl lpm_mult0:inst10|lpm_mult:lpm_mult_component|mult_30p:auto_generated|result[1] } "NODE_NAME" } } { "s:/quartus91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "s:/quartus91/quartus/bin/Technology_Viewer.qrui" "2.654 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_mult0:inst10|lpm_mult:lpm_mult_component|mult_30p:auto_generated|result[1] {} } { 0.000ns 0.000ns 0.343ns 0.677ns } { 0.000ns 0.854ns 0.000ns 0.780ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "lpm_mult0:inst10\|lpm_mult:lpm_mult_component\|mult_30p:auto_generated\|mac_mult2~OBSERVABLEDATAB_REGOUT5 W_Im\[5\] clk 4.011 ns register " "Info: tsu for register \"lpm_mult0:inst10\|lpm_mult:lpm_mult_component\|mult_30p:auto_generated\|mac_mult2~OBSERVABLEDATAB_REGOUT5\" (data pin = \"W_Im\[5\]\", clock pin = \"clk\") is 4.011 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.615 ns + Longest pin register " "Info: + Longest pin to register delay is 6.615 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.847 ns) 0.847 ns W_Im\[5\] 1 PIN PIN_B15 2 " "Info: 1: + IC(0.000 ns) + CELL(0.847 ns) = 0.847 ns; Loc. = PIN_B15; Fanout = 2; PIN Node = 'W_Im\[5\]'" {  } { { "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { W_Im[5] } "NODE_NAME" } } { "babl.bdf" "" { Schematic "C:/Users/Rabogi/Desktop/signal labs/lb3/signal_labs/lab3/babl.bdf" { { 256 56 224 272 "W_Im\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.138 ns) + CELL(0.630 ns) 6.615 ns lpm_mult0:inst10\|lpm_mult:lpm_mult_component\|mult_30p:auto_generated\|mac_mult2~OBSERVABLEDATAB_REGOUT5 2 REG DSPMULT_X28_Y13_N0 11 " "Info: 2: + IC(5.138 ns) + CELL(0.630 ns) = 6.615 ns; Loc. = DSPMULT_X28_Y13_N0; Fanout = 11; REG Node = 'lpm_mult0:inst10\|lpm_mult:lpm_mult_component\|mult_30p:auto_generated\|mac_mult2~OBSERVABLEDATAB_REGOUT5'" {  } { { "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "5.768 ns" { W_Im[5] lpm_mult0:inst10|lpm_mult:lpm_mult_component|mult_30p:auto_generated|mac_mult2~OBSERVABLEDATAB_REGOUT5 } "NODE_NAME" } } { "db/mult_30p.tdf" "" { Text "C:/Users/Rabogi/Desktop/signal labs/lb3/signal_labs/lab3/db/mult_30p.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.477 ns ( 22.33 % ) " "Info: Total cell delay = 1.477 ns ( 22.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.138 ns ( 77.67 % ) " "Info: Total interconnect delay = 5.138 ns ( 77.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "6.615 ns" { W_Im[5] lpm_mult0:inst10|lpm_mult:lpm_mult_component|mult_30p:auto_generated|mac_mult2~OBSERVABLEDATAB_REGOUT5 } "NODE_NAME" } } { "s:/quartus91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "s:/quartus91/quartus/bin/Technology_Viewer.qrui" "6.615 ns" { W_Im[5] {} W_Im[5]~combout {} lpm_mult0:inst10|lpm_mult:lpm_mult_component|mult_30p:auto_generated|mac_mult2~OBSERVABLEDATAB_REGOUT5 {} } { 0.000ns 0.000ns 5.138ns } { 0.000ns 0.847ns 0.630ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.050 ns + " "Info: + Micro setup delay of destination is 0.050 ns" {  } { { "db/mult_30p.tdf" "" { Text "C:/Users/Rabogi/Desktop/signal labs/lb3/signal_labs/lab3/db/mult_30p.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.654 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.654 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "babl.bdf" "" { Schematic "C:/Users/Rabogi/Desktop/signal labs/lb3/signal_labs/lab3/babl.bdf" { { 288 56 224 304 "clk" "" } { 280 224 264 296 "clk" "" } { 152 344 384 168 "clk" "" } { 264 344 384 280 "clk" "" } { 376 344 384 392 "clk" "" } { 488 344 384 504 "clk" "" } { 432 632 672 448 "clk" "" } { 208 632 672 224 "clk" "" } { 88 896 936 104 "clk" "" } { -16 896 936 0 "clk" "" } { 88 1112 1152 104 "clk" "" } { -16 1112 1152 0 "clk" "" } { -176 200 240 -160 "clk" "" } { -160 392 432 -144 "clk" "" } { -144 584 624 -128 "clk" "" } { -128 776 816 -112 "clk" "" } { -256 200 240 -240 "clk" "" } { -240 392 432 -224 "clk" "" } { -224 584 624 -208 "clk" "" } { -208 776 816 -192 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 184 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 184; COMB Node = 'clk~clkctrl'" {  } { { "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "babl.bdf" "" { Schematic "C:/Users/Rabogi/Desktop/signal labs/lb3/signal_labs/lab3/babl.bdf" { { 288 56 224 304 "clk" "" } { 280 224 264 296 "clk" "" } { 152 344 384 168 "clk" "" } { 264 344 384 280 "clk" "" } { 376 344 384 392 "clk" "" } { 488 344 384 504 "clk" "" } { 432 632 672 448 "clk" "" } { 208 632 672 224 "clk" "" } { 88 896 936 104 "clk" "" } { -16 896 936 0 "clk" "" } { 88 1112 1152 104 "clk" "" } { -16 1112 1152 0 "clk" "" } { -176 200 240 -160 "clk" "" } { -160 392 432 -144 "clk" "" } { -144 584 624 -128 "clk" "" } { -128 776 816 -112 "clk" "" } { -256 200 240 -240 "clk" "" } { -240 392 432 -224 "clk" "" } { -224 584 624 -208 "clk" "" } { -208 776 816 -192 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.677 ns) + CELL(0.780 ns) 2.654 ns lpm_mult0:inst10\|lpm_mult:lpm_mult_component\|mult_30p:auto_generated\|mac_mult2~OBSERVABLEDATAB_REGOUT5 3 REG DSPMULT_X28_Y13_N0 11 " "Info: 3: + IC(0.677 ns) + CELL(0.780 ns) = 2.654 ns; Loc. = DSPMULT_X28_Y13_N0; Fanout = 11; REG Node = 'lpm_mult0:inst10\|lpm_mult:lpm_mult_component\|mult_30p:auto_generated\|mac_mult2~OBSERVABLEDATAB_REGOUT5'" {  } { { "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "1.457 ns" { clk~clkctrl lpm_mult0:inst10|lpm_mult:lpm_mult_component|mult_30p:auto_generated|mac_mult2~OBSERVABLEDATAB_REGOUT5 } "NODE_NAME" } } { "db/mult_30p.tdf" "" { Text "C:/Users/Rabogi/Desktop/signal labs/lb3/signal_labs/lab3/db/mult_30p.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.634 ns ( 61.57 % ) " "Info: Total cell delay = 1.634 ns ( 61.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.020 ns ( 38.43 % ) " "Info: Total interconnect delay = 1.020 ns ( 38.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "2.654 ns" { clk clk~clkctrl lpm_mult0:inst10|lpm_mult:lpm_mult_component|mult_30p:auto_generated|mac_mult2~OBSERVABLEDATAB_REGOUT5 } "NODE_NAME" } } { "s:/quartus91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "s:/quartus91/quartus/bin/Technology_Viewer.qrui" "2.654 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_mult0:inst10|lpm_mult:lpm_mult_component|mult_30p:auto_generated|mac_mult2~OBSERVABLEDATAB_REGOUT5 {} } { 0.000ns 0.000ns 0.343ns 0.677ns } { 0.000ns 0.854ns 0.000ns 0.780ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "6.615 ns" { W_Im[5] lpm_mult0:inst10|lpm_mult:lpm_mult_component|mult_30p:auto_generated|mac_mult2~OBSERVABLEDATAB_REGOUT5 } "NODE_NAME" } } { "s:/quartus91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "s:/quartus91/quartus/bin/Technology_Viewer.qrui" "6.615 ns" { W_Im[5] {} W_Im[5]~combout {} lpm_mult0:inst10|lpm_mult:lpm_mult_component|mult_30p:auto_generated|mac_mult2~OBSERVABLEDATAB_REGOUT5 {} } { 0.000ns 0.000ns 5.138ns } { 0.000ns 0.847ns 0.630ns } "" } } { "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "2.654 ns" { clk clk~clkctrl lpm_mult0:inst10|lpm_mult:lpm_mult_component|mult_30p:auto_generated|mac_mult2~OBSERVABLEDATAB_REGOUT5 } "NODE_NAME" } } { "s:/quartus91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "s:/quartus91/quartus/bin/Technology_Viewer.qrui" "2.654 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_mult0:inst10|lpm_mult:lpm_mult_component|mult_30p:auto_generated|mac_mult2~OBSERVABLEDATAB_REGOUT5 {} } { 0.000ns 0.000ns 0.343ns 0.677ns } { 0.000ns 0.854ns 0.000ns 0.780ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk O_A_Im\[3\] lpm_add_sub0:inst7\|lpm_add_sub:lpm_add_sub_component\|add_sub_3cj:auto_generated\|pipeline_dffe\[3\] 7.593 ns register " "Info: tco from clock \"clk\" to destination pin \"O_A_Im\[3\]\" through register \"lpm_add_sub0:inst7\|lpm_add_sub:lpm_add_sub_component\|add_sub_3cj:auto_generated\|pipeline_dffe\[3\]\" is 7.593 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.472 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.472 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "babl.bdf" "" { Schematic "C:/Users/Rabogi/Desktop/signal labs/lb3/signal_labs/lab3/babl.bdf" { { 288 56 224 304 "clk" "" } { 280 224 264 296 "clk" "" } { 152 344 384 168 "clk" "" } { 264 344 384 280 "clk" "" } { 376 344 384 392 "clk" "" } { 488 344 384 504 "clk" "" } { 432 632 672 448 "clk" "" } { 208 632 672 224 "clk" "" } { 88 896 936 104 "clk" "" } { -16 896 936 0 "clk" "" } { 88 1112 1152 104 "clk" "" } { -16 1112 1152 0 "clk" "" } { -176 200 240 -160 "clk" "" } { -160 392 432 -144 "clk" "" } { -144 584 624 -128 "clk" "" } { -128 776 816 -112 "clk" "" } { -256 200 240 -240 "clk" "" } { -240 392 432 -224 "clk" "" } { -224 584 624 -208 "clk" "" } { -208 776 816 -192 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 184 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 184; COMB Node = 'clk~clkctrl'" {  } { { "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "babl.bdf" "" { Schematic "C:/Users/Rabogi/Desktop/signal labs/lb3/signal_labs/lab3/babl.bdf" { { 288 56 224 304 "clk" "" } { 280 224 264 296 "clk" "" } { 152 344 384 168 "clk" "" } { 264 344 384 280 "clk" "" } { 376 344 384 392 "clk" "" } { 488 344 384 504 "clk" "" } { 432 632 672 448 "clk" "" } { 208 632 672 224 "clk" "" } { 88 896 936 104 "clk" "" } { -16 896 936 0 "clk" "" } { 88 1112 1152 104 "clk" "" } { -16 1112 1152 0 "clk" "" } { -176 200 240 -160 "clk" "" } { -160 392 432 -144 "clk" "" } { -144 584 624 -128 "clk" "" } { -128 776 816 -112 "clk" "" } { -256 200 240 -240 "clk" "" } { -240 392 432 -224 "clk" "" } { -224 584 624 -208 "clk" "" } { -208 776 816 -192 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.657 ns) + CELL(0.618 ns) 2.472 ns lpm_add_sub0:inst7\|lpm_add_sub:lpm_add_sub_component\|add_sub_3cj:auto_generated\|pipeline_dffe\[3\] 3 REG LCFF_X29_Y9_N7 1 " "Info: 3: + IC(0.657 ns) + CELL(0.618 ns) = 2.472 ns; Loc. = LCFF_X29_Y9_N7; Fanout = 1; REG Node = 'lpm_add_sub0:inst7\|lpm_add_sub:lpm_add_sub_component\|add_sub_3cj:auto_generated\|pipeline_dffe\[3\]'" {  } { { "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "1.275 ns" { clk~clkctrl lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_3cj:auto_generated|pipeline_dffe[3] } "NODE_NAME" } } { "db/add_sub_3cj.tdf" "" { Text "C:/Users/Rabogi/Desktop/signal labs/lb3/signal_labs/lab3/db/add_sub_3cj.tdf" 30 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.55 % ) " "Info: Total cell delay = 1.472 ns ( 59.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.000 ns ( 40.45 % ) " "Info: Total interconnect delay = 1.000 ns ( 40.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "2.472 ns" { clk clk~clkctrl lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_3cj:auto_generated|pipeline_dffe[3] } "NODE_NAME" } } { "s:/quartus91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "s:/quartus91/quartus/bin/Technology_Viewer.qrui" "2.472 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_3cj:auto_generated|pipeline_dffe[3] {} } { 0.000ns 0.000ns 0.343ns 0.657ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "db/add_sub_3cj.tdf" "" { Text "C:/Users/Rabogi/Desktop/signal labs/lb3/signal_labs/lab3/db/add_sub_3cj.tdf" 30 15 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.027 ns + Longest register pin " "Info: + Longest register to pin delay is 5.027 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_add_sub0:inst7\|lpm_add_sub:lpm_add_sub_component\|add_sub_3cj:auto_generated\|pipeline_dffe\[3\] 1 REG LCFF_X29_Y9_N7 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y9_N7; Fanout = 1; REG Node = 'lpm_add_sub0:inst7\|lpm_add_sub:lpm_add_sub_component\|add_sub_3cj:auto_generated\|pipeline_dffe\[3\]'" {  } { { "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_3cj:auto_generated|pipeline_dffe[3] } "NODE_NAME" } } { "db/add_sub_3cj.tdf" "" { Text "C:/Users/Rabogi/Desktop/signal labs/lb3/signal_labs/lab3/db/add_sub_3cj.tdf" 30 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.095 ns) + CELL(1.932 ns) 5.027 ns O_A_Im\[3\] 2 PIN PIN_G15 0 " "Info: 2: + IC(3.095 ns) + CELL(1.932 ns) = 5.027 ns; Loc. = PIN_G15; Fanout = 0; PIN Node = 'O_A_Im\[3\]'" {  } { { "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "5.027 ns" { lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_3cj:auto_generated|pipeline_dffe[3] O_A_Im[3] } "NODE_NAME" } } { "babl.bdf" "" { Schematic "C:/Users/Rabogi/Desktop/signal labs/lb3/signal_labs/lab3/babl.bdf" { { 440 872 1048 456 "O_A_Im\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.932 ns ( 38.43 % ) " "Info: Total cell delay = 1.932 ns ( 38.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.095 ns ( 61.57 % ) " "Info: Total interconnect delay = 3.095 ns ( 61.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "5.027 ns" { lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_3cj:auto_generated|pipeline_dffe[3] O_A_Im[3] } "NODE_NAME" } } { "s:/quartus91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "s:/quartus91/quartus/bin/Technology_Viewer.qrui" "5.027 ns" { lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_3cj:auto_generated|pipeline_dffe[3] {} O_A_Im[3] {} } { 0.000ns 3.095ns } { 0.000ns 1.932ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "2.472 ns" { clk clk~clkctrl lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_3cj:auto_generated|pipeline_dffe[3] } "NODE_NAME" } } { "s:/quartus91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "s:/quartus91/quartus/bin/Technology_Viewer.qrui" "2.472 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_3cj:auto_generated|pipeline_dffe[3] {} } { 0.000ns 0.000ns 0.343ns 0.657ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "5.027 ns" { lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_3cj:auto_generated|pipeline_dffe[3] O_A_Im[3] } "NODE_NAME" } } { "s:/quartus91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "s:/quartus91/quartus/bin/Technology_Viewer.qrui" "5.027 ns" { lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_3cj:auto_generated|pipeline_dffe[3] {} O_A_Im[3] {} } { 0.000ns 3.095ns } { 0.000ns 1.932ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "lpm_mult0:inst6\|lpm_mult:lpm_mult_component\|mult_30p:auto_generated\|mac_mult2~OBSERVABLEDATAB_REGOUT6 W_Im\[6\] clk -2.633 ns register " "Info: th for register \"lpm_mult0:inst6\|lpm_mult:lpm_mult_component\|mult_30p:auto_generated\|mac_mult2~OBSERVABLEDATAB_REGOUT6\" (data pin = \"W_Im\[6\]\", clock pin = \"clk\") is -2.633 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.654 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.654 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "babl.bdf" "" { Schematic "C:/Users/Rabogi/Desktop/signal labs/lb3/signal_labs/lab3/babl.bdf" { { 288 56 224 304 "clk" "" } { 280 224 264 296 "clk" "" } { 152 344 384 168 "clk" "" } { 264 344 384 280 "clk" "" } { 376 344 384 392 "clk" "" } { 488 344 384 504 "clk" "" } { 432 632 672 448 "clk" "" } { 208 632 672 224 "clk" "" } { 88 896 936 104 "clk" "" } { -16 896 936 0 "clk" "" } { 88 1112 1152 104 "clk" "" } { -16 1112 1152 0 "clk" "" } { -176 200 240 -160 "clk" "" } { -160 392 432 -144 "clk" "" } { -144 584 624 -128 "clk" "" } { -128 776 816 -112 "clk" "" } { -256 200 240 -240 "clk" "" } { -240 392 432 -224 "clk" "" } { -224 584 624 -208 "clk" "" } { -208 776 816 -192 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 184 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 184; COMB Node = 'clk~clkctrl'" {  } { { "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "babl.bdf" "" { Schematic "C:/Users/Rabogi/Desktop/signal labs/lb3/signal_labs/lab3/babl.bdf" { { 288 56 224 304 "clk" "" } { 280 224 264 296 "clk" "" } { 152 344 384 168 "clk" "" } { 264 344 384 280 "clk" "" } { 376 344 384 392 "clk" "" } { 488 344 384 504 "clk" "" } { 432 632 672 448 "clk" "" } { 208 632 672 224 "clk" "" } { 88 896 936 104 "clk" "" } { -16 896 936 0 "clk" "" } { 88 1112 1152 104 "clk" "" } { -16 1112 1152 0 "clk" "" } { -176 200 240 -160 "clk" "" } { -160 392 432 -144 "clk" "" } { -144 584 624 -128 "clk" "" } { -128 776 816 -112 "clk" "" } { -256 200 240 -240 "clk" "" } { -240 392 432 -224 "clk" "" } { -224 584 624 -208 "clk" "" } { -208 776 816 -192 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.677 ns) + CELL(0.780 ns) 2.654 ns lpm_mult0:inst6\|lpm_mult:lpm_mult_component\|mult_30p:auto_generated\|mac_mult2~OBSERVABLEDATAB_REGOUT6 3 REG DSPMULT_X28_Y12_N1 10 " "Info: 3: + IC(0.677 ns) + CELL(0.780 ns) = 2.654 ns; Loc. = DSPMULT_X28_Y12_N1; Fanout = 10; REG Node = 'lpm_mult0:inst6\|lpm_mult:lpm_mult_component\|mult_30p:auto_generated\|mac_mult2~OBSERVABLEDATAB_REGOUT6'" {  } { { "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "1.457 ns" { clk~clkctrl lpm_mult0:inst6|lpm_mult:lpm_mult_component|mult_30p:auto_generated|mac_mult2~OBSERVABLEDATAB_REGOUT6 } "NODE_NAME" } } { "db/mult_30p.tdf" "" { Text "C:/Users/Rabogi/Desktop/signal labs/lb3/signal_labs/lab3/db/mult_30p.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.634 ns ( 61.57 % ) " "Info: Total cell delay = 1.634 ns ( 61.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.020 ns ( 38.43 % ) " "Info: Total interconnect delay = 1.020 ns ( 38.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "2.654 ns" { clk clk~clkctrl lpm_mult0:inst6|lpm_mult:lpm_mult_component|mult_30p:auto_generated|mac_mult2~OBSERVABLEDATAB_REGOUT6 } "NODE_NAME" } } { "s:/quartus91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "s:/quartus91/quartus/bin/Technology_Viewer.qrui" "2.654 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_mult0:inst6|lpm_mult:lpm_mult_component|mult_30p:auto_generated|mac_mult2~OBSERVABLEDATAB_REGOUT6 {} } { 0.000ns 0.000ns 0.343ns 0.677ns } { 0.000ns 0.854ns 0.000ns 0.780ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.180 ns + " "Info: + Micro hold delay of destination is 0.180 ns" {  } { { "db/mult_30p.tdf" "" { Text "C:/Users/Rabogi/Desktop/signal labs/lb3/signal_labs/lab3/db/mult_30p.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.467 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.467 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.790 ns) 0.790 ns W_Im\[6\] 1 PIN PIN_N7 2 " "Info: 1: + IC(0.000 ns) + CELL(0.790 ns) = 0.790 ns; Loc. = PIN_N7; Fanout = 2; PIN Node = 'W_Im\[6\]'" {  } { { "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { W_Im[6] } "NODE_NAME" } } { "babl.bdf" "" { Schematic "C:/Users/Rabogi/Desktop/signal labs/lb3/signal_labs/lab3/babl.bdf" { { 256 56 224 272 "W_Im\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.047 ns) + CELL(0.630 ns) 5.467 ns lpm_mult0:inst6\|lpm_mult:lpm_mult_component\|mult_30p:auto_generated\|mac_mult2~OBSERVABLEDATAB_REGOUT6 2 REG DSPMULT_X28_Y12_N1 10 " "Info: 2: + IC(4.047 ns) + CELL(0.630 ns) = 5.467 ns; Loc. = DSPMULT_X28_Y12_N1; Fanout = 10; REG Node = 'lpm_mult0:inst6\|lpm_mult:lpm_mult_component\|mult_30p:auto_generated\|mac_mult2~OBSERVABLEDATAB_REGOUT6'" {  } { { "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "4.677 ns" { W_Im[6] lpm_mult0:inst6|lpm_mult:lpm_mult_component|mult_30p:auto_generated|mac_mult2~OBSERVABLEDATAB_REGOUT6 } "NODE_NAME" } } { "db/mult_30p.tdf" "" { Text "C:/Users/Rabogi/Desktop/signal labs/lb3/signal_labs/lab3/db/mult_30p.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.420 ns ( 25.97 % ) " "Info: Total cell delay = 1.420 ns ( 25.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.047 ns ( 74.03 % ) " "Info: Total interconnect delay = 4.047 ns ( 74.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "5.467 ns" { W_Im[6] lpm_mult0:inst6|lpm_mult:lpm_mult_component|mult_30p:auto_generated|mac_mult2~OBSERVABLEDATAB_REGOUT6 } "NODE_NAME" } } { "s:/quartus91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "s:/quartus91/quartus/bin/Technology_Viewer.qrui" "5.467 ns" { W_Im[6] {} W_Im[6]~combout {} lpm_mult0:inst6|lpm_mult:lpm_mult_component|mult_30p:auto_generated|mac_mult2~OBSERVABLEDATAB_REGOUT6 {} } { 0.000ns 0.000ns 4.047ns } { 0.000ns 0.790ns 0.630ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "2.654 ns" { clk clk~clkctrl lpm_mult0:inst6|lpm_mult:lpm_mult_component|mult_30p:auto_generated|mac_mult2~OBSERVABLEDATAB_REGOUT6 } "NODE_NAME" } } { "s:/quartus91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "s:/quartus91/quartus/bin/Technology_Viewer.qrui" "2.654 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_mult0:inst6|lpm_mult:lpm_mult_component|mult_30p:auto_generated|mac_mult2~OBSERVABLEDATAB_REGOUT6 {} } { 0.000ns 0.000ns 0.343ns 0.677ns } { 0.000ns 0.854ns 0.000ns 0.780ns } "" } } { "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "5.467 ns" { W_Im[6] lpm_mult0:inst6|lpm_mult:lpm_mult_component|mult_30p:auto_generated|mac_mult2~OBSERVABLEDATAB_REGOUT6 } "NODE_NAME" } } { "s:/quartus91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "s:/quartus91/quartus/bin/Technology_Viewer.qrui" "5.467 ns" { W_Im[6] {} W_Im[6]~combout {} lpm_mult0:inst6|lpm_mult:lpm_mult_component|mult_30p:auto_generated|mac_mult2~OBSERVABLEDATAB_REGOUT6 {} } { 0.000ns 0.000ns 4.047ns } { 0.000ns 0.790ns 0.630ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "175 " "Info: Peak virtual memory: 175 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 06 18:35:33 2024 " "Info: Processing ended: Sat Apr 06 18:35:33 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
