13:47:33 INFO  : Registering command handlers for SDK TCF services
13:47:35 INFO  : Launching XSCT server: xsct -n -interactive /home/twinborn/Data/FPGA/PYNQ/AXIStream/AXIStreamTest.sdk/temp_xsdb_launch_script.tcl
13:47:38 INFO  : XSCT server has started successfully.
13:47:38 INFO  : Successfully done setting XSCT server connection channel  
13:47:43 INFO  : Successfully done setting SDK workspace  
13:47:43 INFO  : Processing command line option -hwspec /home/twinborn/Data/FPGA/PYNQ/AXIStream/AXIStreamTest.sdk/system_top_wrapper.hdf.
13:56:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AC8218A" && level==0} -index 1' command is executed.
13:56:58 INFO  : 'fpga -state' command is executed.
13:56:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:56:59 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AC8218A' is selected.
13:56:59 INFO  : 'jtag frequency' command is executed.
13:56:59 INFO  : Sourcing of '/home/twinborn/Data/FPGA/PYNQ/AXIStream/AXIStreamTest.sdk/system_top_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:56:59 INFO  : Context for 'APU' is selected.
13:56:59 INFO  : Hardware design information is loaded from '/home/twinborn/Data/FPGA/PYNQ/AXIStream/AXIStreamTest.sdk/system_top_wrapper_hw_platform_0/system.hdf'.
13:56:59 INFO  : 'configparams force-mem-access 1' command is executed.
13:56:59 INFO  : Context for 'APU' is selected.
13:57:00 INFO  : 'stop' command is executed.
13:57:00 INFO  : 'ps7_init' command is executed.
13:57:00 INFO  : 'ps7_post_config' command is executed.
13:57:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:57:00 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:57:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:57:00 INFO  : The application '/home/twinborn/Data/FPGA/PYNQ/AXIStream/AXIStreamTest.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:57:00 INFO  : 'configparams force-mem-access 0' command is executed.
13:57:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/twinborn/Data/FPGA/PYNQ/AXIStream/AXIStreamTest.sdk/system_top_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AC8218A"} -index 0
loadhw -hw /home/twinborn/Data/FPGA/PYNQ/AXIStream/AXIStreamTest.sdk/system_top_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AC8218A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AC8218A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AC8218A"} -index 0
dow /home/twinborn/Data/FPGA/PYNQ/AXIStream/AXIStreamTest.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

13:57:01 INFO  : Memory regions updated for context APU
13:57:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:57:01 INFO  : 'con' command is executed.
13:57:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AC8218A"} -index 0
con
----------------End of Script----------------

13:57:01 INFO  : Launch script is exported to file '/home/twinborn/Data/FPGA/PYNQ/AXIStream/AXIStreamTest.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_helloworld.elf_on_local.tcl'
13:57:14 INFO  : Disconnected from the channel tcfchan#1.
13:57:45 INFO  : Registering command handlers for SDK TCF services
13:57:47 INFO  : Launching XSCT server: xsct -n -interactive /home/twinborn/Data/FPGA/PYNQ/AXIStream/AXIStreamTest.sdk/temp_xsdb_launch_script.tcl
13:57:50 INFO  : XSCT server has started successfully.
13:57:50 INFO  : Successfully done setting XSCT server connection channel  
13:57:50 INFO  : Processing command line option -hwspec /home/twinborn/Data/FPGA/PYNQ/AXIStream/AXIStreamTest.sdk/system_top_wrapper.hdf.
13:57:50 INFO  : Successfully done setting SDK workspace  
13:57:50 INFO  : Checking for hwspec changes in the project system_top_wrapper_hw_platform_0.
14:35:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:35:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AC8218A" && level==0} -index 1' command is executed.
14:35:59 INFO  : FPGA configured successfully with bitstream "/home/twinborn/Data/FPGA/PYNQ/AXIStream/AXIStreamTest.sdk/system_top_wrapper_hw_platform_0/system_top_wrapper.bit"
14:36:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AC8218A" && level==0} -index 1' command is executed.
14:36:38 INFO  : 'fpga -state' command is executed.
14:36:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:36:38 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AC8218A' is selected.
14:36:38 INFO  : 'jtag frequency' command is executed.
14:36:38 INFO  : Sourcing of '/home/twinborn/Data/FPGA/PYNQ/AXIStream/AXIStreamTest.sdk/system_top_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:36:38 INFO  : Context for 'APU' is selected.
14:36:38 INFO  : Hardware design information is loaded from '/home/twinborn/Data/FPGA/PYNQ/AXIStream/AXIStreamTest.sdk/system_top_wrapper_hw_platform_0/system.hdf'.
14:36:38 INFO  : 'configparams force-mem-access 1' command is executed.
14:36:38 INFO  : Context for 'APU' is selected.
14:36:38 INFO  : 'stop' command is executed.
14:36:39 INFO  : 'ps7_init' command is executed.
14:36:39 INFO  : 'ps7_post_config' command is executed.
14:36:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:36:39 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:36:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:36:39 INFO  : The application '/home/twinborn/Data/FPGA/PYNQ/AXIStream/AXIStreamTest.sdk/fifo_test/Debug/fifo_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:36:39 INFO  : 'configparams force-mem-access 0' command is executed.
14:36:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/twinborn/Data/FPGA/PYNQ/AXIStream/AXIStreamTest.sdk/system_top_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AC8218A"} -index 0
loadhw -hw /home/twinborn/Data/FPGA/PYNQ/AXIStream/AXIStreamTest.sdk/system_top_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AC8218A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AC8218A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AC8218A"} -index 0
dow /home/twinborn/Data/FPGA/PYNQ/AXIStream/AXIStreamTest.sdk/fifo_test/Debug/fifo_test.elf
configparams force-mem-access 0
----------------End of Script----------------

14:36:39 INFO  : Memory regions updated for context APU
14:36:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:36:39 INFO  : 'con' command is executed.
14:36:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AC8218A"} -index 0
con
----------------End of Script----------------

14:36:39 INFO  : Launch script is exported to file '/home/twinborn/Data/FPGA/PYNQ/AXIStream/AXIStreamTest.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_fifo_test.elf_on_local.tcl'
14:37:32 INFO  : Disconnected from the channel tcfchan#1.
00:36:22 INFO  : Registering command handlers for SDK TCF services
00:36:23 INFO  : Launching XSCT server: xsct -n -interactive /home/twinborn/Data/FPGA/PYNQ/AXIStream/AXIStreamTest.sdk/temp_xsdb_launch_script.tcl
00:36:26 INFO  : XSCT server has started successfully.
00:36:26 INFO  : Successfully done setting XSCT server connection channel  
00:36:28 INFO  : Successfully done setting SDK workspace  
00:36:28 INFO  : Processing command line option -hwspec /home/twinborn/Data/FPGA/PYNQ/AXIStream/AXIStreamTest.sdk/system_top_wrapper.hdf.
00:36:28 INFO  : Checking for hwspec changes in the project system_top_wrapper_hw_platform_0.
16:23:08 INFO  : Launching XSCT server: xsct -n -interactive /home/twinborn/Data/FPGA/PYNQ/AXIStream/AXIStreamTest.sdk/temp_xsdb_launch_script.tcl
16:26:09 ERROR : Timed out. 180 seconds have elapsed while waiting for XSCT server to launch.
16:37:47 INFO  : Launching XSCT server: xsct -n -interactive /home/twinborn/Data/FPGA/PYNQ/AXIStream/AXIStreamTest.sdk/temp_xsdb_launch_script.tcl
16:37:49 INFO  : XSCT server has started successfully.
16:37:49 INFO  : Successfully done setting XSCT server connection channel  
16:37:53 INFO  : Successfully done setting SDK workspace  
16:38:01 INFO  : Registering command handlers for SDK TCF services
16:38:01 INFO  : Processing command line option -hwspec /home/twinborn/Data/FPGA/PYNQ/AXIStream/AXIStreamTest.sdk/system_top_wrapper.hdf.
16:38:01 INFO  : Checking for hwspec changes in the project system_top_wrapper_hw_platform_0.
11:45:59 INFO  : Registering command handlers for SDK TCF services
11:46:00 INFO  : Launching XSCT server: xsct -n -interactive /home/twinborn/Data/FPGA/PYNQ/AXIStream/AXIStreamTest.sdk/temp_xsdb_launch_script.tcl
11:46:02 INFO  : XSCT server has started successfully.
11:46:02 INFO  : Successfully done setting XSCT server connection channel  
11:46:02 INFO  : Successfully done setting SDK workspace  
11:46:02 INFO  : Processing command line option -hwspec /home/twinborn/Data/FPGA/PYNQ/AXIStream/AXIStreamTest.sdk/system_top_wrapper.hdf.
11:46:02 INFO  : Checking for hwspec changes in the project system_top_wrapper_hw_platform_0.
11:46:05 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1589168128000,  Project:1586323531000
11:46:05 INFO  : The hardware specification for project 'system_top_wrapper_hw_platform_0' is different from /home/twinborn/Data/FPGA/PYNQ/AXIStream/AXIStreamTest.sdk/system_top_wrapper.hdf.
11:46:05 INFO  : Copied contents of /home/twinborn/Data/FPGA/PYNQ/AXIStream/AXIStreamTest.sdk/system_top_wrapper.hdf into /system_top_wrapper_hw_platform_0/system.hdf.
11:46:18 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
11:46:30 INFO  : 
11:46:31 INFO  : 
11:46:32 INFO  : Updating hardware inferred compiler options for fifo_test.
11:46:33 INFO  : Updating hardware inferred compiler options for helloworld.
11:46:33 INFO  : Clearing existing target manager status.
11:48:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:48:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AC8218A" && level==0} -index 1' command is executed.
11:48:52 INFO  : FPGA configured successfully with bitstream "/home/twinborn/Data/FPGA/PYNQ/AXIStream/AXIStreamTest.sdk/system_top_wrapper_hw_platform_0/system_top_wrapper.bit"
11:49:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AC8218A" && level==0} -index 1' command is executed.
11:49:35 INFO  : 'fpga -state' command is executed.
11:49:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:49:35 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AC8218A' is selected.
11:49:35 INFO  : 'jtag frequency' command is executed.
11:49:35 INFO  : 'set bp_49_35_0 [bpadd -target-id all -ct-input {0} -ct-output {24 25 26 27}]' command is executed.
11:49:35 INFO  : 'set bp_49_35_1 [bpadd -target-id all -ct-input {24 25 26 27} -ct-output {0}]' command is executed.
11:49:35 INFO  : Sourcing of '/home/twinborn/Data/FPGA/PYNQ/AXIStream/AXIStreamTest.sdk/system_top_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:49:35 INFO  : Context for 'APU' is selected.
11:49:35 INFO  : Hardware design information is loaded from '/home/twinborn/Data/FPGA/PYNQ/AXIStream/AXIStreamTest.sdk/system_top_wrapper_hw_platform_0/system.hdf'.
11:49:35 INFO  : 'configparams force-mem-access 1' command is executed.
11:49:36 INFO  : Context for 'APU' is selected.
11:49:36 INFO  : 'stop' command is executed.
11:49:36 INFO  : 'ps7_init' command is executed.
11:49:36 INFO  : 'ps7_post_config' command is executed.
11:49:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:49:36 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:49:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:49:36 INFO  : The application '/home/twinborn/Data/FPGA/PYNQ/AXIStream/AXIStreamTest.sdk/fifo_test/Debug/fifo_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:49:36 INFO  : 'configparams force-mem-access 0' command is executed.
11:49:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
set bp_49_35_0 [bpadd -target-id all -ct-input {0} -ct-output {24 25 26 27}]
set bp_49_35_1 [bpadd -target-id all -ct-input {24 25 26 27} -ct-output {0}]
source /home/twinborn/Data/FPGA/PYNQ/AXIStream/AXIStreamTest.sdk/system_top_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AC8218A"} -index 0
loadhw -hw /home/twinborn/Data/FPGA/PYNQ/AXIStream/AXIStreamTest.sdk/system_top_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AC8218A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AC8218A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AC8218A"} -index 0
dow /home/twinborn/Data/FPGA/PYNQ/AXIStream/AXIStreamTest.sdk/fifo_test/Debug/fifo_test.elf
configparams force-mem-access 0
----------------End of Script----------------

11:49:36 INFO  : Memory regions updated for context APU
11:49:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:49:37 INFO  : 'con' command is executed.
11:49:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AC8218A"} -index 0
con
----------------End of Script----------------

11:49:37 INFO  : Launch script is exported to file '/home/twinborn/Data/FPGA/PYNQ/AXIStream/AXIStreamTest.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_fifo_test.elf_on_local.tcl'
11:51:32 INFO  : Disconnected from the channel tcfchan#1.
11:51:32 INFO  : 'bpremove $bp_49_35_0' command is executed.
11:51:32 INFO  : 'bpremove $bp_49_35_1' command is executed.
11:51:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AC8218A" && level==0} -index 1' command is executed.
11:51:37 INFO  : 'fpga -state' command is executed.
11:51:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:51:37 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AC8218A' is selected.
11:51:37 INFO  : 'jtag frequency' command is executed.
11:51:38 INFO  : 'set bp_51_37_0 [bpadd -target-id all -ct-input {0} -ct-output {24 25 26 27}]' command is executed.
11:51:38 INFO  : 'set bp_51_37_1 [bpadd -target-id all -ct-input {24 25 26 27} -ct-output {0}]' command is executed.
11:51:38 INFO  : Sourcing of '/home/twinborn/Data/FPGA/PYNQ/AXIStream/AXIStreamTest.sdk/system_top_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:51:38 INFO  : Context for 'APU' is selected.
11:51:41 INFO  : Hardware design information is loaded from '/home/twinborn/Data/FPGA/PYNQ/AXIStream/AXIStreamTest.sdk/system_top_wrapper_hw_platform_0/system.hdf'.
11:51:41 INFO  : 'configparams force-mem-access 1' command is executed.
11:51:41 INFO  : Context for 'APU' is selected.
11:51:41 INFO  : 'stop' command is executed.
11:51:46 INFO  : 'ps7_init' command is executed.
11:51:46 INFO  : 'ps7_post_config' command is executed.
11:51:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:51:47 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:51:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:51:47 ERROR : Memory write error at 0x100000. AP transaction timeout
11:51:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
set bp_51_37_0 [bpadd -target-id all -ct-input {0} -ct-output {24 25 26 27}]
set bp_51_37_1 [bpadd -target-id all -ct-input {24 25 26 27} -ct-output {0}]
source /home/twinborn/Data/FPGA/PYNQ/AXIStream/AXIStreamTest.sdk/system_top_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AC8218A"} -index 0
loadhw -hw /home/twinborn/Data/FPGA/PYNQ/AXIStream/AXIStreamTest.sdk/system_top_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AC8218A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AC8218A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AC8218A"} -index 0
dow /home/twinborn/Data/FPGA/PYNQ/AXIStream/AXIStreamTest.sdk/fifo_test/Debug/fifo_test.elf
----------------End of Script----------------

11:52:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AC8218A" && level==0} -index 1' command is executed.
11:52:00 INFO  : 'fpga -state' command is executed.
11:52:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:52:00 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AC8218A' is selected.
11:52:00 INFO  : 'jtag frequency' command is executed.
11:52:00 INFO  : 'set bp_52_0_0 [bpadd -target-id all -ct-input {0} -ct-output {24 25 26 27}]' command is executed.
11:52:00 INFO  : 'set bp_52_0_1 [bpadd -target-id all -ct-input {24 25 26 27} -ct-output {0}]' command is executed.
11:52:00 INFO  : Sourcing of '/home/twinborn/Data/FPGA/PYNQ/AXIStream/AXIStreamTest.sdk/system_top_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:52:00 INFO  : Context for 'APU' is selected.
11:52:00 INFO  : Hardware design information is loaded from '/home/twinborn/Data/FPGA/PYNQ/AXIStream/AXIStreamTest.sdk/system_top_wrapper_hw_platform_0/system.hdf'.
11:52:00 INFO  : 'configparams force-mem-access 1' command is executed.
11:52:00 INFO  : Context for 'APU' is selected.
11:52:00 INFO  : 'stop' command is executed.
11:52:00 ERROR : AP transaction error, DAP status f0000021
11:52:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
set bp_52_0_0 [bpadd -target-id all -ct-input {0} -ct-output {24 25 26 27}]
set bp_52_0_1 [bpadd -target-id all -ct-input {24 25 26 27} -ct-output {0}]
source /home/twinborn/Data/FPGA/PYNQ/AXIStream/AXIStreamTest.sdk/system_top_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AC8218A"} -index 0
loadhw -hw /home/twinborn/Data/FPGA/PYNQ/AXIStream/AXIStreamTest.sdk/system_top_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AC8218A"} -index 0
stop
ps7_init
----------------End of Script----------------

11:52:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:52:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AC8218A" && level==0} -index 1' command is executed.
11:53:01 ERROR : fpga configuration failed. DONE PIN is not HIGH
11:53:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:53:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AC8218A" && level==0} -index 1' command is executed.
11:53:11 ERROR : fpga configuration failed. DONE PIN is not HIGH
11:53:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:53:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AC8218A" && level==0} -index 1' command is executed.
11:53:55 INFO  : FPGA configured successfully with bitstream "/home/twinborn/Data/FPGA/PYNQ/AXIStream/AXIStreamTest.sdk/system_top_wrapper_hw_platform_0/system_top_wrapper.bit"
11:54:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AC8218A" && level==0} -index 1' command is executed.
11:54:04 INFO  : 'fpga -state' command is executed.
11:54:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:54:05 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AC8218A' is selected.
11:54:05 INFO  : 'jtag frequency' command is executed.
11:54:05 INFO  : 'set bp_54_4_0 [bpadd -target-id all -ct-input {0} -ct-output {24 25 26 27}]' command is executed.
11:54:05 INFO  : 'set bp_54_4_1 [bpadd -target-id all -ct-input {24 25 26 27} -ct-output {0}]' command is executed.
11:54:05 INFO  : Sourcing of '/home/twinborn/Data/FPGA/PYNQ/AXIStream/AXIStreamTest.sdk/system_top_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:54:05 INFO  : Context for 'APU' is selected.
11:54:05 INFO  : Hardware design information is loaded from '/home/twinborn/Data/FPGA/PYNQ/AXIStream/AXIStreamTest.sdk/system_top_wrapper_hw_platform_0/system.hdf'.
11:54:05 INFO  : 'configparams force-mem-access 1' command is executed.
11:54:05 INFO  : Context for 'APU' is selected.
11:54:05 INFO  : 'stop' command is executed.
11:54:05 INFO  : 'ps7_init' command is executed.
11:54:05 INFO  : 'ps7_post_config' command is executed.
11:54:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:54:05 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:54:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:54:06 INFO  : The application '/home/twinborn/Data/FPGA/PYNQ/AXIStream/AXIStreamTest.sdk/fifo_test/Debug/fifo_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:54:06 INFO  : 'configparams force-mem-access 0' command is executed.
11:54:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
set bp_54_4_0 [bpadd -target-id all -ct-input {0} -ct-output {24 25 26 27}]
set bp_54_4_1 [bpadd -target-id all -ct-input {24 25 26 27} -ct-output {0}]
source /home/twinborn/Data/FPGA/PYNQ/AXIStream/AXIStreamTest.sdk/system_top_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AC8218A"} -index 0
loadhw -hw /home/twinborn/Data/FPGA/PYNQ/AXIStream/AXIStreamTest.sdk/system_top_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AC8218A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AC8218A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AC8218A"} -index 0
dow /home/twinborn/Data/FPGA/PYNQ/AXIStream/AXIStreamTest.sdk/fifo_test/Debug/fifo_test.elf
configparams force-mem-access 0
----------------End of Script----------------

11:54:06 INFO  : Memory regions updated for context APU
11:54:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:54:06 INFO  : 'con' command is executed.
11:54:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AC8218A"} -index 0
con
----------------End of Script----------------

11:54:06 INFO  : Launch script is exported to file '/home/twinborn/Data/FPGA/PYNQ/AXIStream/AXIStreamTest.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_fifo_test.elf_on_local.tcl'
11:55:35 INFO  : Disconnected from the channel tcfchan#2.
11:55:35 INFO  : 'bpremove $bp_54_4_0' command is executed.
11:55:35 INFO  : 'bpremove $bp_54_4_1' command is executed.
11:55:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AC8218A" && level==0} -index 1' command is executed.
11:55:39 INFO  : 'fpga -state' command is executed.
11:55:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:55:40 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AC8218A' is selected.
11:55:40 INFO  : 'jtag frequency' command is executed.
11:55:40 INFO  : 'set bp_55_39_0 [bpadd -target-id all -ct-input {0} -ct-output {24 25 26 27}]' command is executed.
11:55:40 INFO  : 'set bp_55_39_1 [bpadd -target-id all -ct-input {24 25 26 27} -ct-output {0}]' command is executed.
11:55:40 INFO  : Sourcing of '/home/twinborn/Data/FPGA/PYNQ/AXIStream/AXIStreamTest.sdk/system_top_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:55:40 INFO  : Context for 'APU' is selected.
11:55:40 INFO  : Hardware design information is loaded from '/home/twinborn/Data/FPGA/PYNQ/AXIStream/AXIStreamTest.sdk/system_top_wrapper_hw_platform_0/system.hdf'.
11:55:40 INFO  : 'configparams force-mem-access 1' command is executed.
11:55:40 INFO  : Context for 'APU' is selected.
11:55:40 INFO  : 'stop' command is executed.
11:55:43 INFO  : 'ps7_init' command is executed.
11:55:43 INFO  : 'ps7_post_config' command is executed.
11:55:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:55:43 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:55:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:55:44 ERROR : Memory write error at 0x100000. AP transaction timeout
11:55:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
set bp_55_39_0 [bpadd -target-id all -ct-input {0} -ct-output {24 25 26 27}]
set bp_55_39_1 [bpadd -target-id all -ct-input {24 25 26 27} -ct-output {0}]
source /home/twinborn/Data/FPGA/PYNQ/AXIStream/AXIStreamTest.sdk/system_top_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AC8218A"} -index 0
loadhw -hw /home/twinborn/Data/FPGA/PYNQ/AXIStream/AXIStreamTest.sdk/system_top_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AC8218A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AC8218A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AC8218A"} -index 0
dow /home/twinborn/Data/FPGA/PYNQ/AXIStream/AXIStreamTest.sdk/fifo_test/Debug/fifo_test.elf
----------------End of Script----------------

11:55:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:55:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AC8218A" && level==0} -index 1' command is executed.
11:55:57 ERROR : fpga configuration failed. DONE PIN is not HIGH
11:56:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:56:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AC8218A" && level==0} -index 1' command is executed.
11:56:20 INFO  : FPGA configured successfully with bitstream "/home/twinborn/Data/FPGA/PYNQ/AXIStream/AXIStreamTest.sdk/system_top_wrapper_hw_platform_0/system_top_wrapper.bit"
11:56:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AC8218A" && level==0} -index 1' command is executed.
11:56:23 INFO  : 'fpga -state' command is executed.
11:56:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:56:23 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AC8218A' is selected.
11:56:23 INFO  : 'jtag frequency' command is executed.
11:56:23 INFO  : 'set bp_56_23_0 [bpadd -target-id all -ct-input {0} -ct-output {24 25 26 27}]' command is executed.
11:56:23 INFO  : 'set bp_56_23_1 [bpadd -target-id all -ct-input {24 25 26 27} -ct-output {0}]' command is executed.
11:56:23 INFO  : Sourcing of '/home/twinborn/Data/FPGA/PYNQ/AXIStream/AXIStreamTest.sdk/system_top_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:56:23 INFO  : Context for 'APU' is selected.
11:56:23 INFO  : Hardware design information is loaded from '/home/twinborn/Data/FPGA/PYNQ/AXIStream/AXIStreamTest.sdk/system_top_wrapper_hw_platform_0/system.hdf'.
11:56:23 INFO  : 'configparams force-mem-access 1' command is executed.
11:56:23 INFO  : Context for 'APU' is selected.
11:56:23 INFO  : 'stop' command is executed.
11:56:24 INFO  : 'ps7_init' command is executed.
11:56:24 INFO  : 'ps7_post_config' command is executed.
11:56:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:56:24 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:56:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:56:24 INFO  : The application '/home/twinborn/Data/FPGA/PYNQ/AXIStream/AXIStreamTest.sdk/fifo_test/Debug/fifo_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:56:24 INFO  : 'configparams force-mem-access 0' command is executed.
11:56:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
set bp_56_23_0 [bpadd -target-id all -ct-input {0} -ct-output {24 25 26 27}]
set bp_56_23_1 [bpadd -target-id all -ct-input {24 25 26 27} -ct-output {0}]
source /home/twinborn/Data/FPGA/PYNQ/AXIStream/AXIStreamTest.sdk/system_top_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AC8218A"} -index 0
loadhw -hw /home/twinborn/Data/FPGA/PYNQ/AXIStream/AXIStreamTest.sdk/system_top_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AC8218A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AC8218A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AC8218A"} -index 0
dow /home/twinborn/Data/FPGA/PYNQ/AXIStream/AXIStreamTest.sdk/fifo_test/Debug/fifo_test.elf
configparams force-mem-access 0
----------------End of Script----------------

11:56:24 INFO  : Memory regions updated for context APU
11:56:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:56:24 INFO  : 'con' command is executed.
11:56:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AC8218A"} -index 0
con
----------------End of Script----------------

11:56:24 INFO  : Launch script is exported to file '/home/twinborn/Data/FPGA/PYNQ/AXIStream/AXIStreamTest.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_fifo_test.elf_on_local.tcl'
11:57:15 INFO  : Disconnected from the channel tcfchan#3.
11:57:15 INFO  : 'bpremove $bp_56_23_0' command is executed.
11:57:15 INFO  : 'bpremove $bp_56_23_1' command is executed.
13:00:58 INFO  : Registering command handlers for SDK TCF services
13:01:00 INFO  : Launching XSCT server: xsct -n -interactive /home/twinborn/Data/FPGA/PYNQ/AXIStream/AXIStreamTest.sdk/temp_xsdb_launch_script.tcl
13:01:02 INFO  : XSCT server has started successfully.
13:01:02 INFO  : Successfully done setting XSCT server connection channel  
13:01:02 INFO  : Successfully done setting SDK workspace  
13:01:02 INFO  : Processing command line option -hwspec /home/twinborn/Data/FPGA/PYNQ/AXIStream/AXIStreamTest.sdk/system_top_wrapper.hdf.
13:01:02 INFO  : Checking for hwspec changes in the project system_top_wrapper_hw_platform_0.
13:01:07 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1589170752000,  Project:1589168128000
13:01:07 INFO  : The hardware specification for project 'system_top_wrapper_hw_platform_0' is different from /home/twinborn/Data/FPGA/PYNQ/AXIStream/AXIStreamTest.sdk/system_top_wrapper.hdf.
13:01:07 INFO  : Copied contents of /home/twinborn/Data/FPGA/PYNQ/AXIStream/AXIStreamTest.sdk/system_top_wrapper.hdf into /system_top_wrapper_hw_platform_0/system.hdf.
13:01:12 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
13:01:13 INFO  : 
13:01:14 INFO  : 
13:01:15 INFO  : Updating hardware inferred compiler options for fifo_test.
13:01:16 INFO  : Updating hardware inferred compiler options for helloworld.
13:01:16 INFO  : Clearing existing target manager status.
13:02:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AC8218A" && level==0} -index 1' command is executed.
13:02:29 INFO  : 'fpga -state' command is executed.
13:02:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:02:29 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AC8218A' is selected.
13:02:29 INFO  : 'jtag frequency' command is executed.
13:02:29 INFO  : 'set bp_2_29_0 [bpadd -target-id all -ct-input {0} -ct-output {24 25 26 27}]' command is executed.
13:02:29 INFO  : 'set bp_2_29_1 [bpadd -target-id all -ct-input {24 25 26 27} -ct-output {0}]' command is executed.
13:02:29 INFO  : Sourcing of '/home/twinborn/Data/FPGA/PYNQ/AXIStream/AXIStreamTest.sdk/system_top_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:02:29 INFO  : Context for 'APU' is selected.
13:02:29 INFO  : Hardware design information is loaded from '/home/twinborn/Data/FPGA/PYNQ/AXIStream/AXIStreamTest.sdk/system_top_wrapper_hw_platform_0/system.hdf'.
13:02:29 INFO  : 'configparams force-mem-access 1' command is executed.
13:02:29 INFO  : Context for 'APU' is selected.
13:02:30 INFO  : 'stop' command is executed.
13:02:33 INFO  : 'ps7_init' command is executed.
13:02:33 INFO  : 'ps7_post_config' command is executed.
13:02:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:02:33 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:02:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:02:33 ERROR : Memory write error at 0x100000. AP transaction timeout
13:02:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
set bp_2_29_0 [bpadd -target-id all -ct-input {0} -ct-output {24 25 26 27}]
set bp_2_29_1 [bpadd -target-id all -ct-input {24 25 26 27} -ct-output {0}]
source /home/twinborn/Data/FPGA/PYNQ/AXIStream/AXIStreamTest.sdk/system_top_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AC8218A"} -index 0
loadhw -hw /home/twinborn/Data/FPGA/PYNQ/AXIStream/AXIStreamTest.sdk/system_top_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AC8218A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AC8218A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AC8218A"} -index 0
dow /home/twinborn/Data/FPGA/PYNQ/AXIStream/AXIStreamTest.sdk/fifo_test/Debug/fifo_test.elf
----------------End of Script----------------

13:02:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:02:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AC8218A" && level==0} -index 1' command is executed.
13:02:42 ERROR : fpga configuration failed. DONE PIN is not HIGH
13:02:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:02:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AC8218A" && level==0} -index 1' command is executed.
13:03:02 ERROR : fpga configuration failed. DONE PIN is not HIGH
13:12:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:12:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AC8218A" && level==0} -index 1' command is executed.
13:12:47 INFO  : FPGA configured successfully with bitstream "/home/twinborn/Data/FPGA/PYNQ/AXIStream/AXIStreamTest.sdk/system_top_wrapper_hw_platform_0/system_top_wrapper.bit"
13:12:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AC8218A" && level==0} -index 1' command is executed.
13:12:56 INFO  : 'fpga -state' command is executed.
13:12:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:12:56 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AC8218A' is selected.
13:12:56 INFO  : 'jtag frequency' command is executed.
13:12:56 INFO  : 'set bp_12_56_0 [bpadd -target-id all -ct-input {0} -ct-output {24 25 26 27}]' command is executed.
13:12:56 INFO  : 'set bp_12_56_1 [bpadd -target-id all -ct-input {24 25 26 27} -ct-output {0}]' command is executed.
13:12:56 INFO  : Sourcing of '/home/twinborn/Data/FPGA/PYNQ/AXIStream/AXIStreamTest.sdk/system_top_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:12:56 INFO  : Context for 'APU' is selected.
13:12:56 INFO  : Hardware design information is loaded from '/home/twinborn/Data/FPGA/PYNQ/AXIStream/AXIStreamTest.sdk/system_top_wrapper_hw_platform_0/system.hdf'.
13:12:56 INFO  : 'configparams force-mem-access 1' command is executed.
13:12:56 INFO  : Context for 'APU' is selected.
13:12:56 INFO  : 'stop' command is executed.
13:12:57 INFO  : 'ps7_init' command is executed.
13:12:57 INFO  : 'ps7_post_config' command is executed.
13:12:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:12:57 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:12:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:12:57 INFO  : The application '/home/twinborn/Data/FPGA/PYNQ/AXIStream/AXIStreamTest.sdk/fifo_test/Debug/fifo_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:12:57 INFO  : 'configparams force-mem-access 0' command is executed.
13:12:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
set bp_12_56_0 [bpadd -target-id all -ct-input {0} -ct-output {24 25 26 27}]
set bp_12_56_1 [bpadd -target-id all -ct-input {24 25 26 27} -ct-output {0}]
source /home/twinborn/Data/FPGA/PYNQ/AXIStream/AXIStreamTest.sdk/system_top_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AC8218A"} -index 0
loadhw -hw /home/twinborn/Data/FPGA/PYNQ/AXIStream/AXIStreamTest.sdk/system_top_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AC8218A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AC8218A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AC8218A"} -index 0
dow /home/twinborn/Data/FPGA/PYNQ/AXIStream/AXIStreamTest.sdk/fifo_test/Debug/fifo_test.elf
configparams force-mem-access 0
----------------End of Script----------------

13:12:57 INFO  : Memory regions updated for context APU
13:12:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:12:57 INFO  : 'con' command is executed.
13:12:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AC8218A"} -index 0
con
----------------End of Script----------------

13:12:58 INFO  : Launch script is exported to file '/home/twinborn/Data/FPGA/PYNQ/AXIStream/AXIStreamTest.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_fifo_test.elf_on_local.tcl'
13:13:16 INFO  : Disconnected from the channel tcfchan#1.
13:13:16 INFO  : 'bpremove $bp_12_56_0' command is executed.
13:13:16 INFO  : 'bpremove $bp_12_56_1' command is executed.
13:32:13 INFO  : Registering command handlers for SDK TCF services
13:32:14 INFO  : Launching XSCT server: xsct -n -interactive /home/twinborn/Data/FPGA/PYNQ/AXIStream/AXIStreamTest.sdk/temp_xsdb_launch_script.tcl
13:32:16 INFO  : XSCT server has started successfully.
13:32:16 INFO  : Successfully done setting XSCT server connection channel  
13:32:16 INFO  : Successfully done setting SDK workspace  
13:32:16 INFO  : Processing command line option -hwspec /home/twinborn/Data/FPGA/PYNQ/AXIStream/AXIStreamTest.sdk/system_top_wrapper.hdf.
13:32:16 INFO  : Checking for hwspec changes in the project system_top_wrapper_hw_platform_0.
13:32:20 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1589174878000,  Project:1589170752000
13:32:20 INFO  : The hardware specification for project 'system_top_wrapper_hw_platform_0' is different from /home/twinborn/Data/FPGA/PYNQ/AXIStream/AXIStreamTest.sdk/system_top_wrapper.hdf.
13:32:22 INFO  : Copied contents of /home/twinborn/Data/FPGA/PYNQ/AXIStream/AXIStreamTest.sdk/system_top_wrapper.hdf into /system_top_wrapper_hw_platform_0/system.hdf.
13:32:43 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
13:32:44 INFO  : 
13:32:45 INFO  : 
13:32:46 INFO  : Updating hardware inferred compiler options for fifo_test.
13:32:47 INFO  : Updating hardware inferred compiler options for helloworld.
13:32:47 INFO  : Clearing existing target manager status.
13:34:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AC8218A" && level==0} -index 1' command is executed.
13:34:42 INFO  : 'fpga -state' command is executed.
13:34:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:34:42 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AC8218A' is selected.
13:34:42 INFO  : 'jtag frequency' command is executed.
13:34:42 INFO  : Sourcing of '/home/twinborn/Data/FPGA/PYNQ/AXIStream/AXIStreamTest.sdk/system_top_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:34:42 INFO  : Context for 'APU' is selected.
13:34:42 INFO  : Hardware design information is loaded from '/home/twinborn/Data/FPGA/PYNQ/AXIStream/AXIStreamTest.sdk/system_top_wrapper_hw_platform_0/system.hdf'.
13:34:42 INFO  : 'configparams force-mem-access 1' command is executed.
13:34:42 INFO  : Context for 'APU' is selected.
13:34:43 INFO  : 'stop' command is executed.
13:34:43 INFO  : 'ps7_init' command is executed.
13:34:43 INFO  : 'ps7_post_config' command is executed.
13:34:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:34:43 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:34:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:34:43 INFO  : The application '/home/twinborn/Data/FPGA/PYNQ/AXIStream/AXIStreamTest.sdk/fifo_test/Debug/fifo_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:34:43 INFO  : 'configparams force-mem-access 0' command is executed.
13:34:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/twinborn/Data/FPGA/PYNQ/AXIStream/AXIStreamTest.sdk/system_top_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AC8218A"} -index 0
loadhw -hw /home/twinborn/Data/FPGA/PYNQ/AXIStream/AXIStreamTest.sdk/system_top_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AC8218A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AC8218A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AC8218A"} -index 0
dow /home/twinborn/Data/FPGA/PYNQ/AXIStream/AXIStreamTest.sdk/fifo_test/Debug/fifo_test.elf
configparams force-mem-access 0
----------------End of Script----------------

13:34:43 INFO  : Memory regions updated for context APU
13:34:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:34:44 INFO  : 'con' command is executed.
13:34:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AC8218A"} -index 0
con
----------------End of Script----------------

13:34:44 INFO  : Launch script is exported to file '/home/twinborn/Data/FPGA/PYNQ/AXIStream/AXIStreamTest.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_fifo_test.elf_on_local.tcl'
13:34:58 INFO  : Disconnected from the channel tcfchan#1.
13:55:07 INFO  : Registering command handlers for SDK TCF services
13:55:09 INFO  : Launching XSCT server: xsct -n -interactive /home/twinborn/Data/FPGA/PYNQ/AXIStream/AXIStreamTest.sdk/temp_xsdb_launch_script.tcl
13:55:11 INFO  : XSCT server has started successfully.
13:55:11 INFO  : Successfully done setting XSCT server connection channel  
13:55:11 INFO  : Successfully done setting SDK workspace  
13:55:11 INFO  : Processing command line option -hwspec /home/twinborn/Data/FPGA/PYNQ/AXIStream/AXIStreamTest.sdk/system_top_wrapper.hdf.
13:55:11 INFO  : Checking for hwspec changes in the project system_top_wrapper_hw_platform_0.
13:55:14 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1589176450000,  Project:1589174878000
13:55:14 INFO  : The hardware specification for project 'system_top_wrapper_hw_platform_0' is different from /home/twinborn/Data/FPGA/PYNQ/AXIStream/AXIStreamTest.sdk/system_top_wrapper.hdf.
13:55:14 INFO  : Copied contents of /home/twinborn/Data/FPGA/PYNQ/AXIStream/AXIStreamTest.sdk/system_top_wrapper.hdf into /system_top_wrapper_hw_platform_0/system.hdf.
13:55:43 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
13:55:44 INFO  : 
13:55:45 INFO  : 
13:55:46 INFO  : Updating hardware inferred compiler options for fifo_test.
13:55:47 INFO  : Updating hardware inferred compiler options for helloworld.
13:55:47 INFO  : Clearing existing target manager status.
13:57:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AC8218A" && level==0} -index 1' command is executed.
13:57:31 INFO  : 'fpga -state' command is executed.
13:57:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:57:32 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AC8218A' is selected.
13:57:32 INFO  : 'jtag frequency' command is executed.
13:57:32 INFO  : 'set bp_57_31_0 [bpadd -target-id all -ct-input {0} -ct-output {24 25 26 27}]' command is executed.
13:57:32 INFO  : 'set bp_57_31_1 [bpadd -target-id all -ct-input {24 25 26 27} -ct-output {0}]' command is executed.
13:57:32 INFO  : Sourcing of '/home/twinborn/Data/FPGA/PYNQ/AXIStream/AXIStreamTest.sdk/system_top_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:57:32 INFO  : Context for 'APU' is selected.
13:57:32 INFO  : Hardware design information is loaded from '/home/twinborn/Data/FPGA/PYNQ/AXIStream/AXIStreamTest.sdk/system_top_wrapper_hw_platform_0/system.hdf'.
13:57:32 INFO  : 'configparams force-mem-access 1' command is executed.
13:57:32 INFO  : Context for 'APU' is selected.
13:57:32 INFO  : 'stop' command is executed.
13:57:32 INFO  : 'ps7_init' command is executed.
13:57:33 INFO  : 'ps7_post_config' command is executed.
13:57:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:57:33 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:57:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:57:33 INFO  : The application '/home/twinborn/Data/FPGA/PYNQ/AXIStream/AXIStreamTest.sdk/fifo_test/Debug/fifo_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:57:33 INFO  : 'configparams force-mem-access 0' command is executed.
13:57:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
set bp_57_31_0 [bpadd -target-id all -ct-input {0} -ct-output {24 25 26 27}]
set bp_57_31_1 [bpadd -target-id all -ct-input {24 25 26 27} -ct-output {0}]
source /home/twinborn/Data/FPGA/PYNQ/AXIStream/AXIStreamTest.sdk/system_top_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AC8218A"} -index 0
loadhw -hw /home/twinborn/Data/FPGA/PYNQ/AXIStream/AXIStreamTest.sdk/system_top_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AC8218A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AC8218A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AC8218A"} -index 0
dow /home/twinborn/Data/FPGA/PYNQ/AXIStream/AXIStreamTest.sdk/fifo_test/Debug/fifo_test.elf
configparams force-mem-access 0
----------------End of Script----------------

13:57:33 INFO  : Memory regions updated for context APU
13:57:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:57:34 INFO  : 'con' command is executed.
13:57:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AC8218A"} -index 0
con
----------------End of Script----------------

13:57:34 INFO  : Launch script is exported to file '/home/twinborn/Data/FPGA/PYNQ/AXIStream/AXIStreamTest.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_fifo_test.elf_on_local.tcl'
13:57:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:57:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AC8218A" && level==0} -index 1' command is executed.
13:57:43 INFO  : FPGA configured successfully with bitstream "/home/twinborn/Data/FPGA/PYNQ/AXIStream/AXIStreamTest.sdk/system_top_wrapper_hw_platform_0/system_top_wrapper.bit"
13:58:01 INFO  : Disconnected from the channel tcfchan#1.
13:58:01 INFO  : 'bpremove $bp_57_31_0' command is executed.
13:58:01 INFO  : 'bpremove $bp_57_31_1' command is executed.
14:25:31 INFO  : Registering command handlers for SDK TCF services
14:25:32 INFO  : Launching XSCT server: xsct -n -interactive /home/twinborn/Data/FPGA/PYNQ/AXIStream/AXIStreamTest.sdk/temp_xsdb_launch_script.tcl
14:25:34 INFO  : XSCT server has started successfully.
14:25:34 INFO  : Successfully done setting XSCT server connection channel  
14:25:34 INFO  : Successfully done setting SDK workspace  
14:25:34 INFO  : Processing command line option -hwspec /home/twinborn/Data/FPGA/PYNQ/AXIStream/AXIStreamTest.sdk/system_top_wrapper.hdf.
14:25:35 INFO  : Checking for hwspec changes in the project system_top_wrapper_hw_platform_0.
14:25:38 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1589178289000,  Project:1589176450000
14:25:38 INFO  : The hardware specification for project 'system_top_wrapper_hw_platform_0' is different from /home/twinborn/Data/FPGA/PYNQ/AXIStream/AXIStreamTest.sdk/system_top_wrapper.hdf.
14:25:39 INFO  : Copied contents of /home/twinborn/Data/FPGA/PYNQ/AXIStream/AXIStreamTest.sdk/system_top_wrapper.hdf into /system_top_wrapper_hw_platform_0/system.hdf.
14:25:55 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
14:25:56 INFO  : 
14:25:57 INFO  : 
14:25:57 INFO  : Updating hardware inferred compiler options for fifo_test.
14:25:58 INFO  : Updating hardware inferred compiler options for helloworld.
14:25:58 INFO  : Clearing existing target manager status.
14:28:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AC8218A" && level==0} -index 1' command is executed.
14:28:10 INFO  : 'fpga -state' command is executed.
14:28:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:28:10 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AC8218A' is selected.
14:28:10 INFO  : 'jtag frequency' command is executed.
14:28:10 INFO  : 'set bp_28_10_0 [bpadd -target-id all -ct-input {0} -ct-output {24 25 26 27}]' command is executed.
14:28:10 INFO  : 'set bp_28_10_1 [bpadd -target-id all -ct-input {24 25 26 27} -ct-output {0}]' command is executed.
14:28:10 INFO  : Sourcing of '/home/twinborn/Data/FPGA/PYNQ/AXIStream/AXIStreamTest.sdk/system_top_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:28:10 INFO  : Context for 'APU' is selected.
14:28:11 INFO  : Hardware design information is loaded from '/home/twinborn/Data/FPGA/PYNQ/AXIStream/AXIStreamTest.sdk/system_top_wrapper_hw_platform_0/system.hdf'.
14:28:11 INFO  : 'configparams force-mem-access 1' command is executed.
14:28:11 INFO  : Context for 'APU' is selected.
14:28:11 INFO  : 'stop' command is executed.
14:28:11 INFO  : 'ps7_init' command is executed.
14:28:11 INFO  : 'ps7_post_config' command is executed.
14:28:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:28:11 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:28:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:28:11 INFO  : The application '/home/twinborn/Data/FPGA/PYNQ/AXIStream/AXIStreamTest.sdk/fifo_test/Debug/fifo_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:28:11 INFO  : 'configparams force-mem-access 0' command is executed.
14:28:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
set bp_28_10_0 [bpadd -target-id all -ct-input {0} -ct-output {24 25 26 27}]
set bp_28_10_1 [bpadd -target-id all -ct-input {24 25 26 27} -ct-output {0}]
source /home/twinborn/Data/FPGA/PYNQ/AXIStream/AXIStreamTest.sdk/system_top_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AC8218A"} -index 0
loadhw -hw /home/twinborn/Data/FPGA/PYNQ/AXIStream/AXIStreamTest.sdk/system_top_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AC8218A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AC8218A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AC8218A"} -index 0
dow /home/twinborn/Data/FPGA/PYNQ/AXIStream/AXIStreamTest.sdk/fifo_test/Debug/fifo_test.elf
configparams force-mem-access 0
----------------End of Script----------------

14:28:12 INFO  : Memory regions updated for context APU
14:28:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:28:12 INFO  : 'con' command is executed.
14:28:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AC8218A"} -index 0
con
----------------End of Script----------------

14:28:12 INFO  : Launch script is exported to file '/home/twinborn/Data/FPGA/PYNQ/AXIStream/AXIStreamTest.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_fifo_test.elf_on_local.tcl'
14:28:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:28:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AC8218A" && level==0} -index 1' command is executed.
14:28:21 INFO  : FPGA configured successfully with bitstream "/home/twinborn/Data/FPGA/PYNQ/AXIStream/AXIStreamTest.sdk/system_top_wrapper_hw_platform_0/system_top_wrapper.bit"
14:28:43 INFO  : Disconnected from the channel tcfchan#1.
14:28:43 INFO  : 'bpremove $bp_28_10_0' command is executed.
14:28:43 INFO  : 'bpremove $bp_28_10_1' command is executed.
14:30:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AC8218A" && level==0} -index 1' command is executed.
14:30:46 INFO  : 'fpga -state' command is executed.
14:30:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:30:46 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AC8218A' is selected.
14:30:46 INFO  : 'jtag frequency' command is executed.
14:30:46 INFO  : 'set bp_30_46_0 [bpadd -target-id all -ct-input {0} -ct-output {24 25 26 27}]' command is executed.
14:30:46 INFO  : 'set bp_30_46_1 [bpadd -target-id all -ct-input {24 25 26 27} -ct-output {0}]' command is executed.
14:30:46 INFO  : Sourcing of '/home/twinborn/Data/FPGA/PYNQ/AXIStream/AXIStreamTest.sdk/system_top_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:30:46 INFO  : Context for 'APU' is selected.
14:30:50 INFO  : Hardware design information is loaded from '/home/twinborn/Data/FPGA/PYNQ/AXIStream/AXIStreamTest.sdk/system_top_wrapper_hw_platform_0/system.hdf'.
14:30:50 INFO  : 'configparams force-mem-access 1' command is executed.
14:30:50 INFO  : Context for 'APU' is selected.
14:30:50 INFO  : 'stop' command is executed.
14:30:51 INFO  : 'ps7_init' command is executed.
14:30:51 INFO  : 'ps7_post_config' command is executed.
14:30:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:30:51 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:30:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:30:52 INFO  : The application '/home/twinborn/Data/FPGA/PYNQ/AXIStream/AXIStreamTest.sdk/fifo_test/Debug/fifo_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:30:52 INFO  : 'configparams force-mem-access 0' command is executed.
14:30:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
set bp_30_46_0 [bpadd -target-id all -ct-input {0} -ct-output {24 25 26 27}]
set bp_30_46_1 [bpadd -target-id all -ct-input {24 25 26 27} -ct-output {0}]
source /home/twinborn/Data/FPGA/PYNQ/AXIStream/AXIStreamTest.sdk/system_top_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AC8218A"} -index 0
loadhw -hw /home/twinborn/Data/FPGA/PYNQ/AXIStream/AXIStreamTest.sdk/system_top_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AC8218A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AC8218A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AC8218A"} -index 0
dow /home/twinborn/Data/FPGA/PYNQ/AXIStream/AXIStreamTest.sdk/fifo_test/Debug/fifo_test.elf
configparams force-mem-access 0
----------------End of Script----------------

14:30:52 INFO  : Memory regions updated for context APU
14:30:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:30:52 INFO  : 'con' command is executed.
14:30:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AC8218A"} -index 0
con
----------------End of Script----------------

14:30:52 INFO  : Launch script is exported to file '/home/twinborn/Data/FPGA/PYNQ/AXIStream/AXIStreamTest.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_fifo_test.elf_on_local.tcl'
14:35:39 INFO  : Disconnected from the channel tcfchan#2.
14:35:39 INFO  : 'bpremove $bp_30_46_0' command is executed.
14:35:39 INFO  : 'bpremove $bp_30_46_1' command is executed.
14:39:34 INFO  : Registering command handlers for SDK TCF services
14:39:35 INFO  : Launching XSCT server: xsct -n -interactive /home/twinborn/Data/FPGA/PYNQ/AXIStream/AXIStreamTest.sdk/temp_xsdb_launch_script.tcl
14:39:37 INFO  : XSCT server has started successfully.
14:39:37 INFO  : Successfully done setting XSCT server connection channel  
14:39:37 INFO  : Successfully done setting SDK workspace  
14:39:37 INFO  : Processing command line option -hwspec /home/twinborn/Data/FPGA/PYNQ/AXIStream/AXIStreamTest.sdk/system_top_wrapper.hdf.
14:39:37 INFO  : Checking for hwspec changes in the project system_top_wrapper_hw_platform_0.
