
---------- Begin Simulation Statistics ----------
host_inst_rate                                 115207                       # Simulator instruction rate (inst/s)
host_mem_usage                                 333788                       # Number of bytes of host memory used
host_seconds                                   173.60                       # Real time elapsed on the host
host_tick_rate                             1707784682                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000003                       # Number of instructions simulated
sim_seconds                                  0.296473                       # Number of seconds simulated
sim_ticks                                296472828000                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            5607480                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 111394.192693                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 108091.369290                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                2082180                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency   392697947500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.628678                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses              3525300                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits              4292                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency 380590576000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.627913                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses         3521008                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses            293301                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 94701.435312                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 95206.530408                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits                285502                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency     738576494                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.026590                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses                7799                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits             2899                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency    466511999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.016706                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses           4900                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs 22142.714286                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 79375.724272                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                   0.672010                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs                 7                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets             515                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs       154999                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets     40878498                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             5900781                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 111357.344924                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 108073.463062                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 2367682                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency    393436523994                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.598751                       # miss rate for demand accesses
system.cpu.dcache.demand_misses               3533099                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits               7191                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency 381057087999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.597532                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses          3525908                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.618235                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0            633.072596                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            5900781                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 111357.344924                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 108073.463062                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                2367682                       # number of overall hits
system.cpu.dcache.overall_miss_latency   393436523994                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.598751                       # miss rate for overall accesses
system.cpu.dcache.overall_misses              3533099                       # number of overall misses
system.cpu.dcache.overall_mshr_hits              7191                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency 381057087999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.597532                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses         3525908                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                3524204                       # number of replacements
system.cpu.dcache.sampled_refs                3525055                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse                633.072596                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  2368871                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                     4506                       # number of writebacks
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           13506730                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency 41003.807546                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency 37214.202786                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               13500952                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency      236920000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.000428                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                 5778                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits               609                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency    192323000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.000383                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses            5168                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs                2611.907913                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            13506730                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency 41003.807546                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 37214.202786                       # average overall mshr miss latency
system.cpu.icache.demand_hits                13500952                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency       236920000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.000428                       # miss rate for demand accesses
system.cpu.icache.demand_misses                  5778                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits                609                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency    192323000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.000383                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses             5168                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.368127                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0            188.481111                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           13506730                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 41003.807546                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 37214.202786                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               13500952                       # number of overall hits
system.cpu.icache.overall_miss_latency      236920000                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.000428                       # miss rate for overall accesses
system.cpu.icache.overall_misses                 5778                       # number of overall misses
system.cpu.icache.overall_mshr_hits               609                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency    192323000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.000383                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses            5168                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                   4957                       # number of replacements
system.cpu.icache.sampled_refs                   5169                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                188.481111                       # Cycle average of tags in use
system.cpu.icache.total_refs                 13500952                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 0                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               3                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 70293.288566                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency    496683660640                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses               7065876                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                     4048                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency     92239.255765                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 77461.274121                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits                          232                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency            351985000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                0.942688                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                       3816                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_hits                      33                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_miss_latency       293036000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate           0.934536                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                  3783                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                    3526177                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       106773.245678                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  91822.904278                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                           3834                       # number of ReadReq hits
system.l2.ReadReq_miss_latency           376091994500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.998913                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                      3522343                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                      2768                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency      323177506500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.998127                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                 3519574                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_accesses                     913                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency    109728.368018                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 94668.127054                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency           100182000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate                      1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses                       913                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency       86432000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate                 1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses                  913                       # number of UpgradeReq MSHR misses
system.l2.Writeback_accesses                     4506                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                         4506                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           0.000554                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                     3530225                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        106757.517032                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   91807.484311                       # average overall mshr miss latency
system.l2.demand_hits                            4066                       # number of demand (read+write) hits
system.l2.demand_miss_latency            376443979500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.998848                       # miss rate for demand accesses
system.l2.demand_misses                       3526159                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                       2801                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency       323470542500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.998055                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                  3523357                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.760980                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.000344                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                  12467.899824                       # Average occupied blocks per context
system.l2.occ_blocks::1                      5.639281                       # Average occupied blocks per context
system.l2.overall_accesses                    3530225                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       106757.517032                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  77451.709972                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                           4066                       # number of overall hits
system.l2.overall_miss_latency           376443979500                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.998848                       # miss rate for overall accesses
system.l2.overall_misses                      3526159                       # number of overall misses
system.l2.overall_mshr_hits                      2801                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency      820154203140                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             2.999592                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                10589233                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.000394                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                          2783                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher      5277566                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted               0                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified     14103352                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued          7069432                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit      1756351                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                       10575224                       # number of replacements
system.l2.sampled_refs                       10587773                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                      12473.539105                       # Cycle average of tags in use
system.l2.total_refs                             5867                       # Total number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                             4495                       # number of writebacks
system.switch_cpus.dtb.data_accesses          2832022                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              2558233                       # DTB hits
system.switch_cpus.dtb.data_misses             273789                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          2682476                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              2409028                       # DTB read hits
system.switch_cpus.dtb.read_misses             273448                       # DTB read misses
system.switch_cpus.dtb.write_accesses          149546                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits              149205                       # DTB write hits
system.switch_cpus.dtb.write_misses               341                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10273803                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10273790                       # ITB hits
system.switch_cpus.itb.fetch_misses                13                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                306826751                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   2837031                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits        4391693                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups      4581309                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect           30                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect        19854                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted      5239157                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups        5384010                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS          53430                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches      1639812                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events        50520                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples     51598061                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     0.199886                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     0.638011                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0     44879209     86.98%     86.98% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1      4286193      8.31%     95.29% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2      2006987      3.89%     99.18% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3       137292      0.27%     99.44% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4        90989      0.18%     99.62% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5        79023      0.15%     99.77% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6        36462      0.07%     99.84% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7        31386      0.06%     99.90% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8        50520      0.10%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total     51598061                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10313748                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         2510912                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          2655008                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts        19516                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10313748                       # The number of committed instructions
system.switch_cpus_1.commit.commitNonSpecStalls            1                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus_1.commit.commitSquashedInsts     21820193                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000000                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                    28.611890                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total              28.611890                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles     36823120                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred          344                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved        89095                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     33908857                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      7676212                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      6422850                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles      2933674                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts         1419                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles       675878                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        3994403                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            3403150                       # DTB hits
system.switch_cpus_1.dtb.data_misses           591253                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        3826987                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            3236391                       # DTB read hits
system.switch_cpus_1.dtb.read_misses           590596                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses        167416                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits            166759                       # DTB write hits
system.switch_cpus_1.dtb.write_misses             657                       # DTB write misses
system.switch_cpus_1.fetch.Branches           5384010                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         3232938                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles            10622846                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes         4460                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             35323580                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles        316116                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.018817                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      3232938                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches      4445123                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              0.123458                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples     54531735                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     0.647762                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     1.840882                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0       47141904     86.45%     86.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1         936260      1.72%     88.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2          74265      0.14%     88.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3          63975      0.12%     88.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4        4027356      7.39%     95.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5          55950      0.10%     95.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6          81706      0.15%     96.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7          35097      0.06%     96.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8        2115222      3.88%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total     54531735                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles             231587169                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches        2325622                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop              361541                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           0.049834                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            4000804                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores           167416                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers        12082578                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            13644287                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.655116                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         7915491                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             0.047687                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             14236092                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts        22734                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles      25991072                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      8756038                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            1                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts        19481                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts       184473                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     32608156                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      3833388                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts        18387                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     14258401                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents       382837                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents          837                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles      2933674                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles      1062293                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked         6726                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads        31728                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses          252                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation          587                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads      6245105                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores        40377                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents          587                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect         6755                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect        15979                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     0.034951                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.034951                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu     10263780     71.89%     71.89% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult         1084      0.01%     71.90% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%     71.90% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd         3744      0.03%     71.93% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp            0      0.00%     71.93% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt         1100      0.01%     71.93% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult          220      0.00%     71.93% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv            0      0.00%     71.93% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt            0      0.00%     71.93% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      3837880     26.88%     98.82% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite       168980      1.18%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     14276788                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt         8674                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.000608                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu           48      0.55%      0.55% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead         4772     55.01%     55.57% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite         3854     44.43%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples     54531735                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     0.261807                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     0.645779                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0     44265436     81.17%     81.17% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1      7818709     14.34%     95.51% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2      1266744      2.32%     97.83% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3       919573      1.69%     99.52% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       160399      0.29%     99.82% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5        85795      0.16%     99.97% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6        10480      0.02%     99.99% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7         4371      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8          228      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total     54531735                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           0.049898                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         32246614                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        14276788                       # Number of instructions issued
system.switch_cpus_1.iq.iqNonSpecInstsAdded            1                       # Number of non-speculative instructions added to the IQ
system.switch_cpus_1.iq.iqSquashedInstsExamined     22227500                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued          530                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined     31595502                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       3233015                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           3232938                       # ITB hits
system.switch_cpus_1.itb.fetch_misses              77                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads        67557                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores         2661                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      8756038                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores       184473                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles              286118904                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles     32819575                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      8255878                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents      4211567                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      8246031                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents        24514                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents          700                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     53292420                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     33069670                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands     27524480                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      6564169                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles      2933674                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles      3968274                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps     19268535                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles           11                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            1                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts      7724204                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            1                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled               1812195                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
