

================================================================
== Vitis HLS Report for 'top_kernel_Pipeline_VITIS_LOOP_54_3'
================================================================
* Date:           Mon Jan 26 22:11:38 2026

* Version:        2025.1.1 (Build 6214317 on Sep 11 2025)
* Project:        project_1
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.319 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       66|       66|  0.660 us|  0.660 us|   65|   65|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_54_3  |       64|       64|         2|          1|          1|    64|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.87>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 5 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [top.cpp:54]   --->   Operation 6 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %A_31, void @empty_21, i32 0, i32 0, void @empty_22, i32 4294967295, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %A_30, void @empty_21, i32 0, i32 0, void @empty_22, i32 4294967295, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %A_29, void @empty_21, i32 0, i32 0, void @empty_22, i32 4294967295, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %A_28, void @empty_21, i32 0, i32 0, void @empty_22, i32 4294967295, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %A_27, void @empty_21, i32 0, i32 0, void @empty_22, i32 4294967295, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %A_26, void @empty_21, i32 0, i32 0, void @empty_22, i32 4294967295, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %A_25, void @empty_21, i32 0, i32 0, void @empty_22, i32 4294967295, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %A_24, void @empty_21, i32 0, i32 0, void @empty_22, i32 4294967295, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %A_23, void @empty_21, i32 0, i32 0, void @empty_22, i32 4294967295, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %A_22, void @empty_21, i32 0, i32 0, void @empty_22, i32 4294967295, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %A_21, void @empty_21, i32 0, i32 0, void @empty_22, i32 4294967295, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %A_20, void @empty_21, i32 0, i32 0, void @empty_22, i32 4294967295, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %A_19, void @empty_21, i32 0, i32 0, void @empty_22, i32 4294967295, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %A_18, void @empty_21, i32 0, i32 0, void @empty_22, i32 4294967295, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %A_17, void @empty_21, i32 0, i32 0, void @empty_22, i32 4294967295, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %A_16, void @empty_21, i32 0, i32 0, void @empty_22, i32 4294967295, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %A_15, void @empty_21, i32 0, i32 0, void @empty_22, i32 4294967295, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %A_14, void @empty_21, i32 0, i32 0, void @empty_22, i32 4294967295, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %A_13, void @empty_21, i32 0, i32 0, void @empty_22, i32 4294967295, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %A_12, void @empty_21, i32 0, i32 0, void @empty_22, i32 4294967295, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %A_11, void @empty_21, i32 0, i32 0, void @empty_22, i32 4294967295, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %A_10, void @empty_21, i32 0, i32 0, void @empty_22, i32 4294967295, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %A_9, void @empty_21, i32 0, i32 0, void @empty_22, i32 4294967295, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %A_8, void @empty_21, i32 0, i32 0, void @empty_22, i32 4294967295, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %A_7, void @empty_21, i32 0, i32 0, void @empty_22, i32 4294967295, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %A_6, void @empty_21, i32 0, i32 0, void @empty_22, i32 4294967295, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %A_5, void @empty_21, i32 0, i32 0, void @empty_22, i32 4294967295, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %A_4, void @empty_21, i32 0, i32 0, void @empty_22, i32 4294967295, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %A_3, void @empty_21, i32 0, i32 0, void @empty_22, i32 4294967295, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0, i32 0"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %A_2, void @empty_21, i32 0, i32 0, void @empty_22, i32 4294967295, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %A_1, void @empty_21, i32 0, i32 0, void @empty_22, i32 4294967295, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0, i32 0"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %A_0, void @empty_21, i32 0, i32 0, void @empty_22, i32 4294967295, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0, i32 0"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%i_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %i"   --->   Operation 39 'read' 'i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.48ns)   --->   "%store_ln54 = store i7 0, i7 %j" [top.cpp:54]   --->   Operation 40 'store' 'store_ln54' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 41 [1/1] (0.48ns)   --->   "%store_ln0 = store i24 0, i24 %empty"   --->   Operation 41 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body9"   --->   Operation 42 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%j_2 = load i7 %j" [top.cpp:54]   --->   Operation 43 'load' 'j_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.89ns)   --->   "%icmp_ln54 = icmp_eq  i7 %j_2, i7 64" [top.cpp:54]   --->   Operation 44 'icmp' 'icmp_ln54' <Predicate = true> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.89ns)   --->   "%add_ln54 = add i7 %j_2, i7 1" [top.cpp:54]   --->   Operation 45 'add' 'add_ln54' <Predicate = true> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln54 = br i1 %icmp_ln54, void %for.body9.split, void %for.end16.exitStub" [top.cpp:54]   --->   Operation 46 'br' 'br_ln54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%trunc_ln54 = trunc i7 %j_2" [top.cpp:54]   --->   Operation 47 'trunc' 'trunc_ln54' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %j_2, i32 5" [top.cpp:54]   --->   Operation 48 'bitselect' 'tmp' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %i_read, i1 %tmp" [top.cpp:57]   --->   Operation 49 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln57 = zext i9 %tmp_s" [top.cpp:57]   --->   Operation 50 'zext' 'zext_ln57' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%A_0_addr = getelementptr i24 %A_0, i64 0, i64 %zext_ln57" [top.cpp:57]   --->   Operation 51 'getelementptr' 'A_0_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%A_1_addr = getelementptr i24 %A_1, i64 0, i64 %zext_ln57" [top.cpp:57]   --->   Operation 52 'getelementptr' 'A_1_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%A_2_addr = getelementptr i24 %A_2, i64 0, i64 %zext_ln57" [top.cpp:57]   --->   Operation 53 'getelementptr' 'A_2_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%A_3_addr = getelementptr i24 %A_3, i64 0, i64 %zext_ln57" [top.cpp:57]   --->   Operation 54 'getelementptr' 'A_3_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%A_4_addr = getelementptr i24 %A_4, i64 0, i64 %zext_ln57" [top.cpp:57]   --->   Operation 55 'getelementptr' 'A_4_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%A_5_addr = getelementptr i24 %A_5, i64 0, i64 %zext_ln57" [top.cpp:57]   --->   Operation 56 'getelementptr' 'A_5_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%A_6_addr = getelementptr i24 %A_6, i64 0, i64 %zext_ln57" [top.cpp:57]   --->   Operation 57 'getelementptr' 'A_6_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%A_7_addr = getelementptr i24 %A_7, i64 0, i64 %zext_ln57" [top.cpp:57]   --->   Operation 58 'getelementptr' 'A_7_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%A_8_addr = getelementptr i24 %A_8, i64 0, i64 %zext_ln57" [top.cpp:57]   --->   Operation 59 'getelementptr' 'A_8_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%A_9_addr = getelementptr i24 %A_9, i64 0, i64 %zext_ln57" [top.cpp:57]   --->   Operation 60 'getelementptr' 'A_9_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%A_10_addr = getelementptr i24 %A_10, i64 0, i64 %zext_ln57" [top.cpp:57]   --->   Operation 61 'getelementptr' 'A_10_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%A_11_addr = getelementptr i24 %A_11, i64 0, i64 %zext_ln57" [top.cpp:57]   --->   Operation 62 'getelementptr' 'A_11_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%A_12_addr = getelementptr i24 %A_12, i64 0, i64 %zext_ln57" [top.cpp:57]   --->   Operation 63 'getelementptr' 'A_12_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%A_13_addr = getelementptr i24 %A_13, i64 0, i64 %zext_ln57" [top.cpp:57]   --->   Operation 64 'getelementptr' 'A_13_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%A_14_addr = getelementptr i24 %A_14, i64 0, i64 %zext_ln57" [top.cpp:57]   --->   Operation 65 'getelementptr' 'A_14_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%A_15_addr = getelementptr i24 %A_15, i64 0, i64 %zext_ln57" [top.cpp:57]   --->   Operation 66 'getelementptr' 'A_15_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%A_16_addr = getelementptr i24 %A_16, i64 0, i64 %zext_ln57" [top.cpp:57]   --->   Operation 67 'getelementptr' 'A_16_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%A_17_addr = getelementptr i24 %A_17, i64 0, i64 %zext_ln57" [top.cpp:57]   --->   Operation 68 'getelementptr' 'A_17_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%A_18_addr = getelementptr i24 %A_18, i64 0, i64 %zext_ln57" [top.cpp:57]   --->   Operation 69 'getelementptr' 'A_18_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%A_19_addr = getelementptr i24 %A_19, i64 0, i64 %zext_ln57" [top.cpp:57]   --->   Operation 70 'getelementptr' 'A_19_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%A_20_addr = getelementptr i24 %A_20, i64 0, i64 %zext_ln57" [top.cpp:57]   --->   Operation 71 'getelementptr' 'A_20_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%A_21_addr = getelementptr i24 %A_21, i64 0, i64 %zext_ln57" [top.cpp:57]   --->   Operation 72 'getelementptr' 'A_21_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%A_22_addr = getelementptr i24 %A_22, i64 0, i64 %zext_ln57" [top.cpp:57]   --->   Operation 73 'getelementptr' 'A_22_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%A_23_addr = getelementptr i24 %A_23, i64 0, i64 %zext_ln57" [top.cpp:57]   --->   Operation 74 'getelementptr' 'A_23_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%A_24_addr = getelementptr i24 %A_24, i64 0, i64 %zext_ln57" [top.cpp:57]   --->   Operation 75 'getelementptr' 'A_24_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%A_25_addr = getelementptr i24 %A_25, i64 0, i64 %zext_ln57" [top.cpp:57]   --->   Operation 76 'getelementptr' 'A_25_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%A_26_addr = getelementptr i24 %A_26, i64 0, i64 %zext_ln57" [top.cpp:57]   --->   Operation 77 'getelementptr' 'A_26_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%A_27_addr = getelementptr i24 %A_27, i64 0, i64 %zext_ln57" [top.cpp:57]   --->   Operation 78 'getelementptr' 'A_27_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%A_28_addr = getelementptr i24 %A_28, i64 0, i64 %zext_ln57" [top.cpp:57]   --->   Operation 79 'getelementptr' 'A_28_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%A_29_addr = getelementptr i24 %A_29, i64 0, i64 %zext_ln57" [top.cpp:57]   --->   Operation 80 'getelementptr' 'A_29_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%A_30_addr = getelementptr i24 %A_30, i64 0, i64 %zext_ln57" [top.cpp:57]   --->   Operation 81 'getelementptr' 'A_30_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%A_31_addr = getelementptr i24 %A_31, i64 0, i64 %zext_ln57" [top.cpp:57]   --->   Operation 82 'getelementptr' 'A_31_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 83 [2/2] (1.35ns)   --->   "%A_0_load = load i9 %A_0_addr" [top.cpp:57]   --->   Operation 83 'load' 'A_0_load' <Predicate = (!icmp_ln54)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_1 : Operation 84 [2/2] (1.35ns)   --->   "%A_1_load = load i9 %A_1_addr" [top.cpp:57]   --->   Operation 84 'load' 'A_1_load' <Predicate = (!icmp_ln54)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_1 : Operation 85 [2/2] (1.35ns)   --->   "%A_2_load = load i9 %A_2_addr" [top.cpp:57]   --->   Operation 85 'load' 'A_2_load' <Predicate = (!icmp_ln54)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_1 : Operation 86 [2/2] (1.35ns)   --->   "%A_3_load = load i9 %A_3_addr" [top.cpp:57]   --->   Operation 86 'load' 'A_3_load' <Predicate = (!icmp_ln54)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_1 : Operation 87 [2/2] (1.35ns)   --->   "%A_4_load = load i9 %A_4_addr" [top.cpp:57]   --->   Operation 87 'load' 'A_4_load' <Predicate = (!icmp_ln54)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_1 : Operation 88 [2/2] (1.35ns)   --->   "%A_5_load = load i9 %A_5_addr" [top.cpp:57]   --->   Operation 88 'load' 'A_5_load' <Predicate = (!icmp_ln54)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_1 : Operation 89 [2/2] (1.35ns)   --->   "%A_6_load = load i9 %A_6_addr" [top.cpp:57]   --->   Operation 89 'load' 'A_6_load' <Predicate = (!icmp_ln54)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_1 : Operation 90 [2/2] (1.35ns)   --->   "%A_7_load = load i9 %A_7_addr" [top.cpp:57]   --->   Operation 90 'load' 'A_7_load' <Predicate = (!icmp_ln54)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_1 : Operation 91 [2/2] (1.35ns)   --->   "%A_8_load = load i9 %A_8_addr" [top.cpp:57]   --->   Operation 91 'load' 'A_8_load' <Predicate = (!icmp_ln54)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_1 : Operation 92 [2/2] (1.35ns)   --->   "%A_9_load = load i9 %A_9_addr" [top.cpp:57]   --->   Operation 92 'load' 'A_9_load' <Predicate = (!icmp_ln54)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_1 : Operation 93 [2/2] (1.35ns)   --->   "%A_10_load = load i9 %A_10_addr" [top.cpp:57]   --->   Operation 93 'load' 'A_10_load' <Predicate = (!icmp_ln54)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_1 : Operation 94 [2/2] (1.35ns)   --->   "%A_11_load = load i9 %A_11_addr" [top.cpp:57]   --->   Operation 94 'load' 'A_11_load' <Predicate = (!icmp_ln54)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_1 : Operation 95 [2/2] (1.35ns)   --->   "%A_12_load = load i9 %A_12_addr" [top.cpp:57]   --->   Operation 95 'load' 'A_12_load' <Predicate = (!icmp_ln54)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_1 : Operation 96 [2/2] (1.35ns)   --->   "%A_13_load = load i9 %A_13_addr" [top.cpp:57]   --->   Operation 96 'load' 'A_13_load' <Predicate = (!icmp_ln54)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_1 : Operation 97 [2/2] (1.35ns)   --->   "%A_14_load = load i9 %A_14_addr" [top.cpp:57]   --->   Operation 97 'load' 'A_14_load' <Predicate = (!icmp_ln54)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_1 : Operation 98 [2/2] (1.35ns)   --->   "%A_15_load = load i9 %A_15_addr" [top.cpp:57]   --->   Operation 98 'load' 'A_15_load' <Predicate = (!icmp_ln54)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_1 : Operation 99 [2/2] (1.35ns)   --->   "%A_16_load = load i9 %A_16_addr" [top.cpp:57]   --->   Operation 99 'load' 'A_16_load' <Predicate = (!icmp_ln54)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_1 : Operation 100 [2/2] (1.35ns)   --->   "%A_17_load = load i9 %A_17_addr" [top.cpp:57]   --->   Operation 100 'load' 'A_17_load' <Predicate = (!icmp_ln54)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_1 : Operation 101 [2/2] (1.35ns)   --->   "%A_18_load = load i9 %A_18_addr" [top.cpp:57]   --->   Operation 101 'load' 'A_18_load' <Predicate = (!icmp_ln54)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_1 : Operation 102 [2/2] (1.35ns)   --->   "%A_19_load = load i9 %A_19_addr" [top.cpp:57]   --->   Operation 102 'load' 'A_19_load' <Predicate = (!icmp_ln54)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_1 : Operation 103 [2/2] (1.35ns)   --->   "%A_20_load = load i9 %A_20_addr" [top.cpp:57]   --->   Operation 103 'load' 'A_20_load' <Predicate = (!icmp_ln54)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_1 : Operation 104 [2/2] (1.35ns)   --->   "%A_21_load = load i9 %A_21_addr" [top.cpp:57]   --->   Operation 104 'load' 'A_21_load' <Predicate = (!icmp_ln54)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_1 : Operation 105 [2/2] (1.35ns)   --->   "%A_22_load = load i9 %A_22_addr" [top.cpp:57]   --->   Operation 105 'load' 'A_22_load' <Predicate = (!icmp_ln54)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_1 : Operation 106 [2/2] (1.35ns)   --->   "%A_23_load = load i9 %A_23_addr" [top.cpp:57]   --->   Operation 106 'load' 'A_23_load' <Predicate = (!icmp_ln54)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_1 : Operation 107 [2/2] (1.35ns)   --->   "%A_24_load = load i9 %A_24_addr" [top.cpp:57]   --->   Operation 107 'load' 'A_24_load' <Predicate = (!icmp_ln54)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_1 : Operation 108 [2/2] (1.35ns)   --->   "%A_25_load = load i9 %A_25_addr" [top.cpp:57]   --->   Operation 108 'load' 'A_25_load' <Predicate = (!icmp_ln54)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_1 : Operation 109 [2/2] (1.35ns)   --->   "%A_26_load = load i9 %A_26_addr" [top.cpp:57]   --->   Operation 109 'load' 'A_26_load' <Predicate = (!icmp_ln54)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_1 : Operation 110 [2/2] (1.35ns)   --->   "%A_27_load = load i9 %A_27_addr" [top.cpp:57]   --->   Operation 110 'load' 'A_27_load' <Predicate = (!icmp_ln54)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_1 : Operation 111 [2/2] (1.35ns)   --->   "%A_28_load = load i9 %A_28_addr" [top.cpp:57]   --->   Operation 111 'load' 'A_28_load' <Predicate = (!icmp_ln54)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_1 : Operation 112 [2/2] (1.35ns)   --->   "%A_29_load = load i9 %A_29_addr" [top.cpp:57]   --->   Operation 112 'load' 'A_29_load' <Predicate = (!icmp_ln54)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_1 : Operation 113 [2/2] (1.35ns)   --->   "%A_30_load = load i9 %A_30_addr" [top.cpp:57]   --->   Operation 113 'load' 'A_30_load' <Predicate = (!icmp_ln54)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_1 : Operation 114 [2/2] (1.35ns)   --->   "%A_31_load = load i9 %A_31_addr" [top.cpp:57]   --->   Operation 114 'load' 'A_31_load' <Predicate = (!icmp_ln54)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_1 : Operation 115 [1/1] (0.48ns)   --->   "%store_ln54 = store i7 %add_ln54, i7 %j" [top.cpp:54]   --->   Operation 115 'store' 'store_ln54' <Predicate = (!icmp_ln54)> <Delay = 0.48>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%p_load3 = load i24 %empty"   --->   Operation 166 'load' 'p_load3' <Predicate = (icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %p_out, i24 %p_load3"   --->   Operation 167 'write' 'write_ln0' <Predicate = (icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 168 [1/1] (0.48ns)   --->   "%ret_ln0 = ret"   --->   Operation 168 'ret' 'ret_ln0' <Predicate = (icmp_ln54)> <Delay = 0.48>

State 2 <SV = 1> <Delay = 4.31>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%p_load = load i24 %empty" [top.cpp:57]   --->   Operation 116 'load' 'p_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%specpipeline_ln56 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_22" [top.cpp:56]   --->   Operation 117 'specpipeline' 'specpipeline_ln56' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%speclooptripcount_ln54 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [top.cpp:54]   --->   Operation 118 'speclooptripcount' 'speclooptripcount_ln54' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%specloopname_ln54 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [top.cpp:54]   --->   Operation 119 'specloopname' 'specloopname_ln54' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%sext_ln57 = sext i24 %p_load" [top.cpp:57]   --->   Operation 120 'sext' 'sext_ln57' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 121 [1/2] ( I:1.35ns O:1.35ns )   --->   "%A_0_load = load i9 %A_0_addr" [top.cpp:57]   --->   Operation 121 'load' 'A_0_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_2 : Operation 122 [1/2] ( I:1.35ns O:1.35ns )   --->   "%A_1_load = load i9 %A_1_addr" [top.cpp:57]   --->   Operation 122 'load' 'A_1_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_2 : Operation 123 [1/2] ( I:1.35ns O:1.35ns )   --->   "%A_2_load = load i9 %A_2_addr" [top.cpp:57]   --->   Operation 123 'load' 'A_2_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_2 : Operation 124 [1/2] ( I:1.35ns O:1.35ns )   --->   "%A_3_load = load i9 %A_3_addr" [top.cpp:57]   --->   Operation 124 'load' 'A_3_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_2 : Operation 125 [1/2] ( I:1.35ns O:1.35ns )   --->   "%A_4_load = load i9 %A_4_addr" [top.cpp:57]   --->   Operation 125 'load' 'A_4_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_2 : Operation 126 [1/2] ( I:1.35ns O:1.35ns )   --->   "%A_5_load = load i9 %A_5_addr" [top.cpp:57]   --->   Operation 126 'load' 'A_5_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_2 : Operation 127 [1/2] ( I:1.35ns O:1.35ns )   --->   "%A_6_load = load i9 %A_6_addr" [top.cpp:57]   --->   Operation 127 'load' 'A_6_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_2 : Operation 128 [1/2] ( I:1.35ns O:1.35ns )   --->   "%A_7_load = load i9 %A_7_addr" [top.cpp:57]   --->   Operation 128 'load' 'A_7_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_2 : Operation 129 [1/2] ( I:1.35ns O:1.35ns )   --->   "%A_8_load = load i9 %A_8_addr" [top.cpp:57]   --->   Operation 129 'load' 'A_8_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_2 : Operation 130 [1/2] ( I:1.35ns O:1.35ns )   --->   "%A_9_load = load i9 %A_9_addr" [top.cpp:57]   --->   Operation 130 'load' 'A_9_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_2 : Operation 131 [1/2] ( I:1.35ns O:1.35ns )   --->   "%A_10_load = load i9 %A_10_addr" [top.cpp:57]   --->   Operation 131 'load' 'A_10_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_2 : Operation 132 [1/2] ( I:1.35ns O:1.35ns )   --->   "%A_11_load = load i9 %A_11_addr" [top.cpp:57]   --->   Operation 132 'load' 'A_11_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_2 : Operation 133 [1/2] ( I:1.35ns O:1.35ns )   --->   "%A_12_load = load i9 %A_12_addr" [top.cpp:57]   --->   Operation 133 'load' 'A_12_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_2 : Operation 134 [1/2] ( I:1.35ns O:1.35ns )   --->   "%A_13_load = load i9 %A_13_addr" [top.cpp:57]   --->   Operation 134 'load' 'A_13_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_2 : Operation 135 [1/2] ( I:1.35ns O:1.35ns )   --->   "%A_14_load = load i9 %A_14_addr" [top.cpp:57]   --->   Operation 135 'load' 'A_14_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_2 : Operation 136 [1/2] ( I:1.35ns O:1.35ns )   --->   "%A_15_load = load i9 %A_15_addr" [top.cpp:57]   --->   Operation 136 'load' 'A_15_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_2 : Operation 137 [1/2] ( I:1.35ns O:1.35ns )   --->   "%A_16_load = load i9 %A_16_addr" [top.cpp:57]   --->   Operation 137 'load' 'A_16_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_2 : Operation 138 [1/2] ( I:1.35ns O:1.35ns )   --->   "%A_17_load = load i9 %A_17_addr" [top.cpp:57]   --->   Operation 138 'load' 'A_17_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_2 : Operation 139 [1/2] ( I:1.35ns O:1.35ns )   --->   "%A_18_load = load i9 %A_18_addr" [top.cpp:57]   --->   Operation 139 'load' 'A_18_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_2 : Operation 140 [1/2] ( I:1.35ns O:1.35ns )   --->   "%A_19_load = load i9 %A_19_addr" [top.cpp:57]   --->   Operation 140 'load' 'A_19_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_2 : Operation 141 [1/2] ( I:1.35ns O:1.35ns )   --->   "%A_20_load = load i9 %A_20_addr" [top.cpp:57]   --->   Operation 141 'load' 'A_20_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_2 : Operation 142 [1/2] ( I:1.35ns O:1.35ns )   --->   "%A_21_load = load i9 %A_21_addr" [top.cpp:57]   --->   Operation 142 'load' 'A_21_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_2 : Operation 143 [1/2] ( I:1.35ns O:1.35ns )   --->   "%A_22_load = load i9 %A_22_addr" [top.cpp:57]   --->   Operation 143 'load' 'A_22_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_2 : Operation 144 [1/2] ( I:1.35ns O:1.35ns )   --->   "%A_23_load = load i9 %A_23_addr" [top.cpp:57]   --->   Operation 144 'load' 'A_23_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_2 : Operation 145 [1/2] ( I:1.35ns O:1.35ns )   --->   "%A_24_load = load i9 %A_24_addr" [top.cpp:57]   --->   Operation 145 'load' 'A_24_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_2 : Operation 146 [1/2] ( I:1.35ns O:1.35ns )   --->   "%A_25_load = load i9 %A_25_addr" [top.cpp:57]   --->   Operation 146 'load' 'A_25_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_2 : Operation 147 [1/2] ( I:1.35ns O:1.35ns )   --->   "%A_26_load = load i9 %A_26_addr" [top.cpp:57]   --->   Operation 147 'load' 'A_26_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_2 : Operation 148 [1/2] ( I:1.35ns O:1.35ns )   --->   "%A_27_load = load i9 %A_27_addr" [top.cpp:57]   --->   Operation 148 'load' 'A_27_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_2 : Operation 149 [1/2] ( I:1.35ns O:1.35ns )   --->   "%A_28_load = load i9 %A_28_addr" [top.cpp:57]   --->   Operation 149 'load' 'A_28_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_2 : Operation 150 [1/2] ( I:1.35ns O:1.35ns )   --->   "%A_29_load = load i9 %A_29_addr" [top.cpp:57]   --->   Operation 150 'load' 'A_29_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_2 : Operation 151 [1/2] ( I:1.35ns O:1.35ns )   --->   "%A_30_load = load i9 %A_30_addr" [top.cpp:57]   --->   Operation 151 'load' 'A_30_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_2 : Operation 152 [1/2] ( I:1.35ns O:1.35ns )   --->   "%A_31_load = load i9 %A_31_addr" [top.cpp:57]   --->   Operation 152 'load' 'A_31_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_2 : Operation 153 [1/1] (0.93ns)   --->   "%tmp_2 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.32i24.i24.i5, i5 0, i24 %A_0_load, i5 1, i24 %A_1_load, i5 2, i24 %A_2_load, i5 3, i24 %A_3_load, i5 4, i24 %A_4_load, i5 5, i24 %A_5_load, i5 6, i24 %A_6_load, i5 7, i24 %A_7_load, i5 8, i24 %A_8_load, i5 9, i24 %A_9_load, i5 10, i24 %A_10_load, i5 11, i24 %A_11_load, i5 12, i24 %A_12_load, i5 13, i24 %A_13_load, i5 14, i24 %A_14_load, i5 15, i24 %A_15_load, i5 16, i24 %A_16_load, i5 17, i24 %A_17_load, i5 18, i24 %A_18_load, i5 19, i24 %A_19_load, i5 20, i24 %A_20_load, i5 21, i24 %A_21_load, i5 22, i24 %A_22_load, i5 23, i24 %A_23_load, i5 24, i24 %A_24_load, i5 25, i24 %A_25_load, i5 26, i24 %A_26_load, i5 27, i24 %A_27_load, i5 28, i24 %A_28_load, i5 29, i24 %A_29_load, i5 30, i24 %A_30_load, i5 31, i24 %A_31_load, i24 0, i5 %trunc_ln54" [top.cpp:57]   --->   Operation 153 'sparsemux' 'tmp_2' <Predicate = true> <Delay = 0.93> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 154 [1/1] (0.00ns)   --->   "%sext_ln57_1 = sext i24 %tmp_2" [top.cpp:57]   --->   Operation 154 'sext' 'sext_ln57_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 155 [1/1] (1.10ns)   --->   "%add_ln57 = add i24 %tmp_2, i24 %p_load" [top.cpp:57]   --->   Operation 155 'add' 'add_ln57' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 156 [1/1] (1.10ns)   --->   "%add_ln57_1 = add i25 %sext_ln57_1, i25 %sext_ln57" [top.cpp:57]   --->   Operation 156 'add' 'add_ln57_1' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 157 [1/1] (0.00ns)   --->   "%tmp_146 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln57_1, i32 24" [top.cpp:57]   --->   Operation 157 'bitselect' 'tmp_146' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 158 [1/1] (0.00ns)   --->   "%tmp_147 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln57, i32 23" [top.cpp:57]   --->   Operation 158 'bitselect' 'tmp_147' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node select_ln57_1)   --->   "%xor_ln57 = xor i1 %tmp_146, i1 1" [top.cpp:57]   --->   Operation 159 'xor' 'xor_ln57' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node select_ln57_1)   --->   "%and_ln57 = and i1 %tmp_147, i1 %xor_ln57" [top.cpp:57]   --->   Operation 160 'and' 'and_ln57' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node select_ln57_1)   --->   "%xor_ln57_1 = xor i1 %tmp_146, i1 %tmp_147" [top.cpp:57]   --->   Operation 161 'xor' 'xor_ln57_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node select_ln57_1)   --->   "%select_ln57 = select i1 %and_ln57, i24 8388607, i24 8388608" [top.cpp:57]   --->   Operation 162 'select' 'select_ln57' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 163 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln57_1 = select i1 %xor_ln57_1, i24 %select_ln57, i24 %add_ln57" [top.cpp:57]   --->   Operation 163 'select' 'select_ln57_1' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 164 [1/1] (0.48ns)   --->   "%store_ln57 = store i24 %select_ln57_1, i24 %empty" [top.cpp:57]   --->   Operation 164 'store' 'store_ln57' <Predicate = true> <Delay = 0.48>
ST_2 : Operation 165 [1/1] (0.00ns)   --->   "%br_ln54 = br void %for.body9" [top.cpp:54]   --->   Operation 165 'br' 'br_ln54' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.875ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln54', top.cpp:54) of constant 0 on local variable 'j', top.cpp:54 [70]  (0.489 ns)
	'load' operation 7 bit ('j', top.cpp:54) on local variable 'j', top.cpp:54 [74]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln54', top.cpp:54) [75]  (0.897 ns)
	'store' operation 0 bit ('store_ln54', top.cpp:54) of variable 'add_ln54', top.cpp:54 on local variable 'j', top.cpp:54 [163]  (0.489 ns)

 <State 2>: 4.319ns
The critical path consists of the following:
	'load' operation 24 bit ('A_0_load', top.cpp:57) on array 'A_0' [120]  (1.352 ns)
	'sparsemux' operation 24 bit ('tmp_2', top.cpp:57) [152]  (0.933 ns)
	'add' operation 24 bit ('add_ln57', top.cpp:57) [154]  (1.110 ns)
	'select' operation 24 bit ('select_ln57_1', top.cpp:57) [162]  (0.435 ns)
	'store' operation 0 bit ('store_ln57', top.cpp:57) of variable 'select_ln57_1', top.cpp:57 on local variable 'empty' [164]  (0.489 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
