<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>F:\hardware_design\gowin_fpga_clock\impl\gwsynthesis\SPIlcd_prj.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>F:\hardware_design\gowin_fpga_clock\src\LCDQig_pre1.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.8.05</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1N-LV1QN48C6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1N-1</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Fri May 26 08:59:20 2023
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2022 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>1163</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>1123</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>2</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>xtal_clk</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>xtal_clk_ibuf/I </td>
</tr>
<tr>
<td>CP_1Hz_Z</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>U0/CP_1Hz_s0/Q </td>
</tr>
<tr>
<td>dht11_inst/clk_1M</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>dht11_inst/clk_1M_s0/Q </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>xtal_clk</td>
<td>50.000(MHz)</td>
<td>90.985(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>CP_1Hz_Z</td>
<td>50.000(MHz)</td>
<td>100.051(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>dht11_inst/clk_1M</td>
<td>50.000(MHz)</td>
<td>87.376(MHz)</td>
<td>7</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>xtal_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>xtal_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>CP_1Hz_Z</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>CP_1Hz_Z</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>dht11_inst/clk_1M</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>dht11_inst/clk_1M</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>8.555</td>
<td>dht11_inst/data_temp_16_s0/Q</td>
<td>dht11_inst/data_valid_8_s0/CE</td>
<td>dht11_inst/clk_1M:[R]</td>
<td>dht11_inst/clk_1M:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>11.401</td>
</tr>
<tr>
<td>2</td>
<td>8.889</td>
<td>dht11_inst/data_temp_16_s0/Q</td>
<td>dht11_inst/data_valid_29_s0/CE</td>
<td>dht11_inst/clk_1M:[R]</td>
<td>dht11_inst/clk_1M:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>11.068</td>
</tr>
<tr>
<td>3</td>
<td>9.009</td>
<td>show_string_number_inst/inner_temp_5_s0/Q</td>
<td>show_string_number_inst/decimal_temp_ones_3_s0/D</td>
<td>xtal_clk:[R]</td>
<td>xtal_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>10.591</td>
</tr>
<tr>
<td>4</td>
<td>9.167</td>
<td>show_string_number_inst/inner_temp_5_s0/Q</td>
<td>show_string_number_inst/decimal_temp_tens_0_s0/D</td>
<td>xtal_clk:[R]</td>
<td>xtal_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>10.433</td>
</tr>
<tr>
<td>5</td>
<td>9.290</td>
<td>dht11_inst/data_temp_16_s0/Q</td>
<td>dht11_inst/data_valid_14_s0/CE</td>
<td>dht11_inst/clk_1M:[R]</td>
<td>dht11_inst/clk_1M:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>10.666</td>
</tr>
<tr>
<td>6</td>
<td>9.290</td>
<td>dht11_inst/data_temp_16_s0/Q</td>
<td>dht11_inst/data_valid_15_s0/CE</td>
<td>dht11_inst/clk_1M:[R]</td>
<td>dht11_inst/clk_1M:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>10.666</td>
</tr>
<tr>
<td>7</td>
<td>9.658</td>
<td>dht11_inst/data_temp_16_s0/Q</td>
<td>dht11_inst/data_valid_9_s0/CE</td>
<td>dht11_inst/clk_1M:[R]</td>
<td>dht11_inst/clk_1M:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>10.299</td>
</tr>
<tr>
<td>8</td>
<td>9.658</td>
<td>dht11_inst/data_temp_16_s0/Q</td>
<td>dht11_inst/data_valid_10_s0/CE</td>
<td>dht11_inst/clk_1M:[R]</td>
<td>dht11_inst/clk_1M:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>10.299</td>
</tr>
<tr>
<td>9</td>
<td>9.658</td>
<td>dht11_inst/data_temp_16_s0/Q</td>
<td>dht11_inst/data_valid_11_s0/CE</td>
<td>dht11_inst/clk_1M:[R]</td>
<td>dht11_inst/clk_1M:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>10.299</td>
</tr>
<tr>
<td>10</td>
<td>9.658</td>
<td>dht11_inst/data_temp_16_s0/Q</td>
<td>dht11_inst/data_valid_12_s0/CE</td>
<td>dht11_inst/clk_1M:[R]</td>
<td>dht11_inst/clk_1M:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>10.299</td>
</tr>
<tr>
<td>11</td>
<td>9.658</td>
<td>dht11_inst/data_temp_16_s0/Q</td>
<td>dht11_inst/data_valid_13_s0/CE</td>
<td>dht11_inst/clk_1M:[R]</td>
<td>dht11_inst/clk_1M:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>10.299</td>
</tr>
<tr>
<td>12</td>
<td>9.658</td>
<td>dht11_inst/data_temp_16_s0/Q</td>
<td>dht11_inst/data_valid_24_s0/CE</td>
<td>dht11_inst/clk_1M:[R]</td>
<td>dht11_inst/clk_1M:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>10.299</td>
</tr>
<tr>
<td>13</td>
<td>9.658</td>
<td>dht11_inst/data_temp_16_s0/Q</td>
<td>dht11_inst/data_valid_25_s0/CE</td>
<td>dht11_inst/clk_1M:[R]</td>
<td>dht11_inst/clk_1M:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>10.299</td>
</tr>
<tr>
<td>14</td>
<td>9.658</td>
<td>dht11_inst/data_temp_16_s0/Q</td>
<td>dht11_inst/data_valid_26_s0/CE</td>
<td>dht11_inst/clk_1M:[R]</td>
<td>dht11_inst/clk_1M:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>10.299</td>
</tr>
<tr>
<td>15</td>
<td>9.658</td>
<td>dht11_inst/data_temp_16_s0/Q</td>
<td>dht11_inst/data_valid_27_s0/CE</td>
<td>dht11_inst/clk_1M:[R]</td>
<td>dht11_inst/clk_1M:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>10.299</td>
</tr>
<tr>
<td>16</td>
<td>9.658</td>
<td>dht11_inst/data_temp_16_s0/Q</td>
<td>dht11_inst/data_valid_28_s0/CE</td>
<td>dht11_inst/clk_1M:[R]</td>
<td>dht11_inst/clk_1M:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>10.299</td>
</tr>
<tr>
<td>17</td>
<td>9.658</td>
<td>dht11_inst/data_temp_16_s0/Q</td>
<td>dht11_inst/data_valid_30_s0/CE</td>
<td>dht11_inst/clk_1M:[R]</td>
<td>dht11_inst/clk_1M:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>10.299</td>
</tr>
<tr>
<td>18</td>
<td>9.658</td>
<td>dht11_inst/data_temp_16_s0/Q</td>
<td>dht11_inst/data_valid_31_s0/CE</td>
<td>dht11_inst/clk_1M:[R]</td>
<td>dht11_inst/clk_1M:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>10.299</td>
</tr>
<tr>
<td>19</td>
<td>9.753</td>
<td>show_string_number_inst/cnt_ascii_num_1_s0/Q</td>
<td>show_string_number_inst/ascii_num_2_s0/D</td>
<td>xtal_clk:[R]</td>
<td>xtal_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>9.847</td>
</tr>
<tr>
<td>20</td>
<td>9.787</td>
<td>show_string_number_inst/cnt_ascii_num_6_s0/Q</td>
<td>show_string_number_inst/ascii_num_4_s0/D</td>
<td>xtal_clk:[R]</td>
<td>xtal_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>9.813</td>
</tr>
<tr>
<td>21</td>
<td>9.966</td>
<td>dht11_inst/n25_s4/I2</td>
<td>dht11_inst/clk_1M_s0/D</td>
<td>dht11_inst/clk_1M:[F]</td>
<td>xtal_clk:[R]</td>
<td>10.000</td>
<td>-1.226</td>
<td>0.830</td>
</tr>
<tr>
<td>22</td>
<td>10.005</td>
<td>S0/Q_0_s0/Q</td>
<td>H0/cntH_1_s0/CE</td>
<td>CP_1Hz_Z:[R]</td>
<td>CP_1Hz_Z:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>9.952</td>
</tr>
<tr>
<td>23</td>
<td>10.162</td>
<td>U0/n60_s0/I0</td>
<td>U0/CP_1Hz_s0/D</td>
<td>CP_1Hz_Z:[F]</td>
<td>xtal_clk:[R]</td>
<td>10.000</td>
<td>-1.226</td>
<td>0.634</td>
</tr>
<tr>
<td>24</td>
<td>10.240</td>
<td>S0/Q_0_s0/Q</td>
<td>H0/cntL_3_s0/RESET</td>
<td>CP_1Hz_Z:[R]</td>
<td>CP_1Hz_Z:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>9.717</td>
</tr>
<tr>
<td>25</td>
<td>10.240</td>
<td>S0/Q_0_s0/Q</td>
<td>H0/cntL_0_s0/RESET</td>
<td>CP_1Hz_Z:[R]</td>
<td>CP_1Hz_Z:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>9.717</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;">
<td>1</td>
<td>-0.685</td>
<td>U0/n60_s0/I0</td>
<td>U0/CP_1Hz_s0/D</td>
<td>CP_1Hz_Z:[R]</td>
<td>xtal_clk:[R]</td>
<td>0.000</td>
<td>-1.029</td>
<td>0.374</td>
</tr>
<tr style="color: #FF0000;">
<td>2</td>
<td>-0.501</td>
<td>dht11_inst/n25_s4/I2</td>
<td>dht11_inst/clk_1M_s0/D</td>
<td>dht11_inst/clk_1M:[R]</td>
<td>xtal_clk:[R]</td>
<td>0.000</td>
<td>-1.029</td>
<td>0.558</td>
</tr>
<tr>
<td>3</td>
<td>0.265</td>
<td>dht11_inst/humi_6_s0/Q</td>
<td>show_string_number_inst/inner_humi_6_s0/D</td>
<td>dht11_inst/clk_1M:[R]</td>
<td>xtal_clk:[R]</td>
<td>0.000</td>
<td>-0.274</td>
<td>0.570</td>
</tr>
<tr>
<td>4</td>
<td>0.265</td>
<td>dht11_inst/temp_1_s0/Q</td>
<td>show_string_number_inst/inner_temp_1_s0/D</td>
<td>dht11_inst/clk_1M:[R]</td>
<td>xtal_clk:[R]</td>
<td>0.000</td>
<td>-0.274</td>
<td>0.570</td>
</tr>
<tr>
<td>5</td>
<td>0.529</td>
<td>dht11_inst/humi_4_s0/Q</td>
<td>show_string_number_inst/inner_humi_4_s0/D</td>
<td>dht11_inst/clk_1M:[R]</td>
<td>xtal_clk:[R]</td>
<td>0.000</td>
<td>-0.274</td>
<td>0.833</td>
</tr>
<tr>
<td>6</td>
<td>0.529</td>
<td>dht11_inst/humi_7_s0/Q</td>
<td>show_string_number_inst/inner_humi_7_s0/D</td>
<td>dht11_inst/clk_1M:[R]</td>
<td>xtal_clk:[R]</td>
<td>0.000</td>
<td>-0.274</td>
<td>0.833</td>
</tr>
<tr>
<td>7</td>
<td>0.529</td>
<td>dht11_inst/temp_2_s0/Q</td>
<td>show_string_number_inst/inner_temp_2_s0/D</td>
<td>dht11_inst/clk_1M:[R]</td>
<td>xtal_clk:[R]</td>
<td>0.000</td>
<td>-0.274</td>
<td>0.833</td>
</tr>
<tr>
<td>8</td>
<td>0.529</td>
<td>dht11_inst/temp_3_s0/Q</td>
<td>show_string_number_inst/inner_temp_3_s0/D</td>
<td>dht11_inst/clk_1M:[R]</td>
<td>xtal_clk:[R]</td>
<td>0.000</td>
<td>-0.274</td>
<td>0.833</td>
</tr>
<tr>
<td>9</td>
<td>0.570</td>
<td>show_string_number_inst/inner_humi_0_s0/Q</td>
<td>show_string_number_inst/decimal_humi_ones_0_s0/D</td>
<td>xtal_clk:[R]</td>
<td>xtal_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.570</td>
</tr>
<tr>
<td>10</td>
<td>0.570</td>
<td>show_string_number_inst/decimal_temp_ones_3_s0/Q</td>
<td>show_string_number_inst/ascii_temp_ones_3_s0/D</td>
<td>xtal_clk:[R]</td>
<td>xtal_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.570</td>
</tr>
<tr>
<td>11</td>
<td>0.570</td>
<td>show_string_number_inst/inner_temp_0_s0/Q</td>
<td>show_string_number_inst/decimal_temp_ones_0_s0/D</td>
<td>xtal_clk:[R]</td>
<td>xtal_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.570</td>
</tr>
<tr>
<td>12</td>
<td>0.570</td>
<td>show_string_number_inst/decimal_second_ones_0_s0/Q</td>
<td>show_string_number_inst/ascii_second_ones_0_s0/D</td>
<td>xtal_clk:[R]</td>
<td>xtal_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.570</td>
</tr>
<tr>
<td>13</td>
<td>0.570</td>
<td>show_string_number_inst/decimal_second_tens_2_s0/Q</td>
<td>show_string_number_inst/ascii_second_tens_2_s0/D</td>
<td>xtal_clk:[R]</td>
<td>xtal_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.570</td>
</tr>
<tr>
<td>14</td>
<td>0.570</td>
<td>show_string_number_inst/inner_second_1_s0/Q</td>
<td>show_string_number_inst/decimal_second_ones_1_s0/D</td>
<td>xtal_clk:[R]</td>
<td>xtal_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.570</td>
</tr>
<tr>
<td>15</td>
<td>0.570</td>
<td>show_string_number_inst/inner_second_4_s0/Q</td>
<td>show_string_number_inst/decimal_second_tens_0_s0/D</td>
<td>xtal_clk:[R]</td>
<td>xtal_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.570</td>
</tr>
<tr>
<td>16</td>
<td>0.599</td>
<td>dht11_inst/temp_4_s0/Q</td>
<td>show_string_number_inst/inner_temp_4_s0/D</td>
<td>dht11_inst/clk_1M:[R]</td>
<td>xtal_clk:[R]</td>
<td>0.000</td>
<td>-0.274</td>
<td>0.904</td>
</tr>
<tr>
<td>17</td>
<td>0.599</td>
<td>dht11_inst/temp_6_s0/Q</td>
<td>show_string_number_inst/inner_temp_6_s0/D</td>
<td>dht11_inst/clk_1M:[R]</td>
<td>xtal_clk:[R]</td>
<td>0.000</td>
<td>-0.274</td>
<td>0.904</td>
</tr>
<tr>
<td>18</td>
<td>0.599</td>
<td>dht11_inst/temp_7_s0/Q</td>
<td>show_string_number_inst/inner_temp_7_s0/D</td>
<td>dht11_inst/clk_1M:[R]</td>
<td>xtal_clk:[R]</td>
<td>0.000</td>
<td>-0.274</td>
<td>0.904</td>
</tr>
<tr>
<td>19</td>
<td>0.681</td>
<td>lcd_show_char_inst/rom_addr_3_s0/Q</td>
<td>lcd_show_char_inst/your_instance_name/prom_inst_0/AD[5]</td>
<td>xtal_clk:[R]</td>
<td>xtal_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.835</td>
</tr>
<tr>
<td>20</td>
<td>0.708</td>
<td>lcd_show_char_inst/data_2_s3/Q</td>
<td>lcd_show_char_inst/data_2_s3/D</td>
<td>xtal_clk:[R]</td>
<td>xtal_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>21</td>
<td>0.708</td>
<td>lcd_show_char_inst/cnt_wr_color_data_4_s1/Q</td>
<td>lcd_show_char_inst/cnt_wr_color_data_4_s1/D</td>
<td>xtal_clk:[R]</td>
<td>xtal_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>22</td>
<td>0.708</td>
<td>show_string_number_inst/cnt1_2_s1/Q</td>
<td>show_string_number_inst/cnt1_2_s1/D</td>
<td>xtal_clk:[R]</td>
<td>xtal_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>23</td>
<td>0.708</td>
<td>show_string_number_inst/cnt1_3_s1/Q</td>
<td>show_string_number_inst/cnt1_3_s1/D</td>
<td>xtal_clk:[R]</td>
<td>xtal_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>24</td>
<td>0.708</td>
<td>lcd_write_inst/sclk_s2/Q</td>
<td>lcd_write_inst/sclk_s2/D</td>
<td>xtal_clk:[R]</td>
<td>xtal_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>25</td>
<td>0.708</td>
<td>lcd_init_inst/cnt_s5_num_9_s1/Q</td>
<td>lcd_init_inst/cnt_s5_num_9_s1/D</td>
<td>xtal_clk:[R]</td>
<td>xtal_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>8.220</td>
<td>9.470</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>CP_1Hz_Z</td>
<td>S0/Q_2_s0</td>
</tr>
<tr>
<td>2</td>
<td>8.220</td>
<td>9.470</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>CP_1Hz_Z</td>
<td>S0/Q_1_s0</td>
</tr>
<tr>
<td>3</td>
<td>8.220</td>
<td>9.470</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>CP_1Hz_Z</td>
<td>S0/Q_0_s0</td>
</tr>
<tr>
<td>4</td>
<td>8.220</td>
<td>9.470</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>CP_1Hz_Z</td>
<td>H0/cntH_3_s0</td>
</tr>
<tr>
<td>5</td>
<td>8.220</td>
<td>9.470</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>CP_1Hz_Z</td>
<td>H0/cntH_2_s0</td>
</tr>
<tr>
<td>6</td>
<td>8.220</td>
<td>9.470</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>CP_1Hz_Z</td>
<td>H0/cntH_1_s0</td>
</tr>
<tr>
<td>7</td>
<td>8.220</td>
<td>9.470</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>CP_1Hz_Z</td>
<td>H0/cntH_0_s2</td>
</tr>
<tr>
<td>8</td>
<td>8.220</td>
<td>9.470</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>CP_1Hz_Z</td>
<td>H0/cntL_3_s0</td>
</tr>
<tr>
<td>9</td>
<td>8.220</td>
<td>9.470</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>CP_1Hz_Z</td>
<td>S0/Q_3_s0</td>
</tr>
<tr>
<td>10</td>
<td>8.220</td>
<td>9.470</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>CP_1Hz_Z</td>
<td>S1/Q_2_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.555</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.431</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.986</td>
</tr>
<tr>
<td class="label">From</td>
<td>dht11_inst/data_temp_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dht11_inst/data_valid_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dht11_inst/clk_1M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dht11_inst/clk_1M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dht11_inst/clk_1M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>111</td>
<td>R7C13[2][A]</td>
<td>dht11_inst/clk_1M_s0/Q</td>
</tr>
<tr>
<td>1.030</td>
<td>1.030</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C11[2][B]</td>
<td>dht11_inst/data_temp_16_s0/CLK</td>
</tr>
<tr>
<td>1.488</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R3C11[2][B]</td>
<td style=" font-weight:bold;">dht11_inst/data_temp_16_s0/Q</td>
</tr>
<tr>
<td>2.791</td>
<td>1.303</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C13[0][A]</td>
<td>dht11_inst/n319_s0/I0</td>
</tr>
<tr>
<td>3.836</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C13[0][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n319_s0/COUT</td>
</tr>
<tr>
<td>3.836</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C13[0][B]</td>
<td>dht11_inst/n318_s0/CIN</td>
</tr>
<tr>
<td>4.399</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C13[0][B]</td>
<td style=" background: #97FFFF;">dht11_inst/n318_s0/SUM</td>
</tr>
<tr>
<td>5.688</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C11[0][B]</td>
<td>dht11_inst/n318_s1/I1</td>
</tr>
<tr>
<td>6.238</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C11[0][B]</td>
<td style=" background: #97FFFF;">dht11_inst/n318_s1/COUT</td>
</tr>
<tr>
<td>6.238</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C11[1][A]</td>
<td>dht11_inst/n317_s1/CIN</td>
</tr>
<tr>
<td>6.295</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C11[1][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n317_s1/COUT</td>
</tr>
<tr>
<td>6.295</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C11[1][B]</td>
<td>dht11_inst/n316_s1/CIN</td>
</tr>
<tr>
<td>6.352</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C11[1][B]</td>
<td style=" background: #97FFFF;">dht11_inst/n316_s1/COUT</td>
</tr>
<tr>
<td>6.352</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C11[2][A]</td>
<td>dht11_inst/n315_s1/CIN</td>
</tr>
<tr>
<td>6.409</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C11[2][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n315_s1/COUT</td>
</tr>
<tr>
<td>6.409</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C11[2][B]</td>
<td>dht11_inst/n314_s1/CIN</td>
</tr>
<tr>
<td>6.466</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C11[2][B]</td>
<td style=" background: #97FFFF;">dht11_inst/n314_s1/COUT</td>
</tr>
<tr>
<td>6.466</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C12[0][A]</td>
<td>dht11_inst/n313_s1/CIN</td>
</tr>
<tr>
<td>7.029</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C12[0][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n313_s1/SUM</td>
</tr>
<tr>
<td>7.850</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C10[0][A]</td>
<td>dht11_inst/n326_s0/I1</td>
</tr>
<tr>
<td>8.895</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C10[0][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n326_s0/COUT</td>
</tr>
<tr>
<td>9.463</td>
<td>0.568</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C10[3][A]</td>
<td>dht11_inst/n601_s3/I2</td>
</tr>
<tr>
<td>10.524</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R5C10[3][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n601_s3/F</td>
</tr>
<tr>
<td>12.431</td>
<td>1.907</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C13[2][A]</td>
<td style=" font-weight:bold;">dht11_inst/data_valid_8_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dht11_inst/clk_1M</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>111</td>
<td>R7C13[2][A]</td>
<td>dht11_inst/clk_1M_s0/Q</td>
</tr>
<tr>
<td>21.030</td>
<td>1.030</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C13[2][A]</td>
<td>dht11_inst/data_valid_8_s0/CLK</td>
</tr>
<tr>
<td>20.986</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C13[2][A]</td>
<td>dht11_inst/data_valid_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.030, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.055, 44.336%; route: 5.888, 51.644%; tC2Q: 0.458, 4.020%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.030, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.889</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.098</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.986</td>
</tr>
<tr>
<td class="label">From</td>
<td>dht11_inst/data_temp_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dht11_inst/data_valid_29_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dht11_inst/clk_1M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dht11_inst/clk_1M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dht11_inst/clk_1M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>111</td>
<td>R7C13[2][A]</td>
<td>dht11_inst/clk_1M_s0/Q</td>
</tr>
<tr>
<td>1.030</td>
<td>1.030</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C11[2][B]</td>
<td>dht11_inst/data_temp_16_s0/CLK</td>
</tr>
<tr>
<td>1.488</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R3C11[2][B]</td>
<td style=" font-weight:bold;">dht11_inst/data_temp_16_s0/Q</td>
</tr>
<tr>
<td>2.791</td>
<td>1.303</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C13[0][A]</td>
<td>dht11_inst/n319_s0/I0</td>
</tr>
<tr>
<td>3.836</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C13[0][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n319_s0/COUT</td>
</tr>
<tr>
<td>3.836</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C13[0][B]</td>
<td>dht11_inst/n318_s0/CIN</td>
</tr>
<tr>
<td>4.399</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C13[0][B]</td>
<td style=" background: #97FFFF;">dht11_inst/n318_s0/SUM</td>
</tr>
<tr>
<td>5.688</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C11[0][B]</td>
<td>dht11_inst/n318_s1/I1</td>
</tr>
<tr>
<td>6.238</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C11[0][B]</td>
<td style=" background: #97FFFF;">dht11_inst/n318_s1/COUT</td>
</tr>
<tr>
<td>6.238</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C11[1][A]</td>
<td>dht11_inst/n317_s1/CIN</td>
</tr>
<tr>
<td>6.295</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C11[1][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n317_s1/COUT</td>
</tr>
<tr>
<td>6.295</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C11[1][B]</td>
<td>dht11_inst/n316_s1/CIN</td>
</tr>
<tr>
<td>6.352</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C11[1][B]</td>
<td style=" background: #97FFFF;">dht11_inst/n316_s1/COUT</td>
</tr>
<tr>
<td>6.352</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C11[2][A]</td>
<td>dht11_inst/n315_s1/CIN</td>
</tr>
<tr>
<td>6.409</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C11[2][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n315_s1/COUT</td>
</tr>
<tr>
<td>6.409</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C11[2][B]</td>
<td>dht11_inst/n314_s1/CIN</td>
</tr>
<tr>
<td>6.466</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C11[2][B]</td>
<td style=" background: #97FFFF;">dht11_inst/n314_s1/COUT</td>
</tr>
<tr>
<td>6.466</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C12[0][A]</td>
<td>dht11_inst/n313_s1/CIN</td>
</tr>
<tr>
<td>7.029</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C12[0][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n313_s1/SUM</td>
</tr>
<tr>
<td>7.850</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C10[0][A]</td>
<td>dht11_inst/n326_s0/I1</td>
</tr>
<tr>
<td>8.895</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C10[0][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n326_s0/COUT</td>
</tr>
<tr>
<td>9.463</td>
<td>0.568</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C10[3][A]</td>
<td>dht11_inst/n601_s3/I2</td>
</tr>
<tr>
<td>10.524</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R5C10[3][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n601_s3/F</td>
</tr>
<tr>
<td>12.098</td>
<td>1.573</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C13[2][A]</td>
<td style=" font-weight:bold;">dht11_inst/data_valid_29_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dht11_inst/clk_1M</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>111</td>
<td>R7C13[2][A]</td>
<td>dht11_inst/clk_1M_s0/Q</td>
</tr>
<tr>
<td>21.030</td>
<td>1.030</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C13[2][A]</td>
<td>dht11_inst/data_valid_29_s0/CLK</td>
</tr>
<tr>
<td>20.986</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C13[2][A]</td>
<td>dht11_inst/data_valid_29_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.030, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.055, 45.672%; route: 5.555, 50.186%; tC2Q: 0.458, 4.141%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.030, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.009</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.817</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>show_string_number_inst/inner_temp_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>show_string_number_inst/decimal_temp_ones_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>332</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C8[1][A]</td>
<td>show_string_number_inst/inner_temp_5_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R9C8[1][A]</td>
<td style=" font-weight:bold;">show_string_number_inst/inner_temp_5_s0/Q</td>
</tr>
<tr>
<td>2.508</td>
<td>0.824</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C8[1][B]</td>
<td>show_string_number_inst/n180_s9/I0</td>
</tr>
<tr>
<td>3.607</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R8C8[1][B]</td>
<td style=" background: #97FFFF;">show_string_number_inst/n180_s9/F</td>
</tr>
<tr>
<td>4.445</td>
<td>0.838</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C9[2][A]</td>
<td>show_string_number_inst/n181_s14/I0</td>
</tr>
<tr>
<td>5.544</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C9[2][A]</td>
<td style=" background: #97FFFF;">show_string_number_inst/n181_s14/F</td>
</tr>
<tr>
<td>6.359</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C8[2][B]</td>
<td>show_string_number_inst/n183_s24/I1</td>
</tr>
<tr>
<td>7.458</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[2][B]</td>
<td style=" background: #97FFFF;">show_string_number_inst/n183_s24/F</td>
</tr>
<tr>
<td>8.928</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C8[0][A]</td>
<td>show_string_number_inst/n183_s22/I3</td>
</tr>
<tr>
<td>10.027</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C8[0][A]</td>
<td style=" background: #97FFFF;">show_string_number_inst/n183_s22/F</td>
</tr>
<tr>
<td>11.817</td>
<td>1.790</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C6[1][B]</td>
<td style=" font-weight:bold;">show_string_number_inst/decimal_temp_ones_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>332</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C6[1][B]</td>
<td>show_string_number_inst/decimal_temp_ones_3_s0/CLK</td>
</tr>
<tr>
<td>20.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C6[1][B]</td>
<td>show_string_number_inst/decimal_temp_ones_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.396, 41.507%; route: 5.737, 54.165%; tC2Q: 0.458, 4.328%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.167</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.659</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>show_string_number_inst/inner_temp_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>show_string_number_inst/decimal_temp_tens_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>332</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C8[1][A]</td>
<td>show_string_number_inst/inner_temp_5_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R9C8[1][A]</td>
<td style=" font-weight:bold;">show_string_number_inst/inner_temp_5_s0/Q</td>
</tr>
<tr>
<td>2.508</td>
<td>0.824</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C8[1][B]</td>
<td>show_string_number_inst/n180_s9/I0</td>
</tr>
<tr>
<td>3.607</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R8C8[1][B]</td>
<td style=" background: #97FFFF;">show_string_number_inst/n180_s9/F</td>
</tr>
<tr>
<td>4.445</td>
<td>0.838</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C9[2][A]</td>
<td>show_string_number_inst/n181_s14/I0</td>
</tr>
<tr>
<td>5.544</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C9[2][A]</td>
<td style=" background: #97FFFF;">show_string_number_inst/n181_s14/F</td>
</tr>
<tr>
<td>6.359</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C8[2][B]</td>
<td>show_string_number_inst/n183_s24/I1</td>
</tr>
<tr>
<td>7.458</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[2][B]</td>
<td style=" background: #97FFFF;">show_string_number_inst/n183_s24/F</td>
</tr>
<tr>
<td>8.928</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C8[0][A]</td>
<td>show_string_number_inst/n183_s22/I3</td>
</tr>
<tr>
<td>10.027</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C8[0][A]</td>
<td style=" background: #97FFFF;">show_string_number_inst/n183_s22/F</td>
</tr>
<tr>
<td>10.837</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C8[0][B]</td>
<td>show_string_number_inst/n182_s18/I0</td>
</tr>
<tr>
<td>11.659</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C8[0][B]</td>
<td style=" background: #97FFFF;">show_string_number_inst/n182_s18/F</td>
</tr>
<tr>
<td>11.659</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C8[0][B]</td>
<td style=" font-weight:bold;">show_string_number_inst/decimal_temp_tens_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>332</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C8[0][B]</td>
<td>show_string_number_inst/decimal_temp_tens_0_s0/CLK</td>
</tr>
<tr>
<td>20.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C8[0][B]</td>
<td>show_string_number_inst/decimal_temp_tens_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.218, 50.015%; route: 4.757, 45.592%; tC2Q: 0.458, 4.393%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.290</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.696</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.986</td>
</tr>
<tr>
<td class="label">From</td>
<td>dht11_inst/data_temp_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dht11_inst/data_valid_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dht11_inst/clk_1M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dht11_inst/clk_1M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dht11_inst/clk_1M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>111</td>
<td>R7C13[2][A]</td>
<td>dht11_inst/clk_1M_s0/Q</td>
</tr>
<tr>
<td>1.030</td>
<td>1.030</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C11[2][B]</td>
<td>dht11_inst/data_temp_16_s0/CLK</td>
</tr>
<tr>
<td>1.488</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R3C11[2][B]</td>
<td style=" font-weight:bold;">dht11_inst/data_temp_16_s0/Q</td>
</tr>
<tr>
<td>2.791</td>
<td>1.303</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C13[0][A]</td>
<td>dht11_inst/n319_s0/I0</td>
</tr>
<tr>
<td>3.836</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C13[0][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n319_s0/COUT</td>
</tr>
<tr>
<td>3.836</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C13[0][B]</td>
<td>dht11_inst/n318_s0/CIN</td>
</tr>
<tr>
<td>4.399</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C13[0][B]</td>
<td style=" background: #97FFFF;">dht11_inst/n318_s0/SUM</td>
</tr>
<tr>
<td>5.688</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C11[0][B]</td>
<td>dht11_inst/n318_s1/I1</td>
</tr>
<tr>
<td>6.238</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C11[0][B]</td>
<td style=" background: #97FFFF;">dht11_inst/n318_s1/COUT</td>
</tr>
<tr>
<td>6.238</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C11[1][A]</td>
<td>dht11_inst/n317_s1/CIN</td>
</tr>
<tr>
<td>6.295</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C11[1][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n317_s1/COUT</td>
</tr>
<tr>
<td>6.295</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C11[1][B]</td>
<td>dht11_inst/n316_s1/CIN</td>
</tr>
<tr>
<td>6.352</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C11[1][B]</td>
<td style=" background: #97FFFF;">dht11_inst/n316_s1/COUT</td>
</tr>
<tr>
<td>6.352</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C11[2][A]</td>
<td>dht11_inst/n315_s1/CIN</td>
</tr>
<tr>
<td>6.409</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C11[2][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n315_s1/COUT</td>
</tr>
<tr>
<td>6.409</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C11[2][B]</td>
<td>dht11_inst/n314_s1/CIN</td>
</tr>
<tr>
<td>6.466</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C11[2][B]</td>
<td style=" background: #97FFFF;">dht11_inst/n314_s1/COUT</td>
</tr>
<tr>
<td>6.466</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C12[0][A]</td>
<td>dht11_inst/n313_s1/CIN</td>
</tr>
<tr>
<td>7.029</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C12[0][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n313_s1/SUM</td>
</tr>
<tr>
<td>7.850</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C10[0][A]</td>
<td>dht11_inst/n326_s0/I1</td>
</tr>
<tr>
<td>8.895</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C10[0][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n326_s0/COUT</td>
</tr>
<tr>
<td>9.463</td>
<td>0.568</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C10[3][A]</td>
<td>dht11_inst/n601_s3/I2</td>
</tr>
<tr>
<td>10.524</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R5C10[3][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n601_s3/F</td>
</tr>
<tr>
<td>11.696</td>
<td>1.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C10[2][B]</td>
<td style=" font-weight:bold;">dht11_inst/data_valid_14_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dht11_inst/clk_1M</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>111</td>
<td>R7C13[2][A]</td>
<td>dht11_inst/clk_1M_s0/Q</td>
</tr>
<tr>
<td>21.030</td>
<td>1.030</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C10[2][B]</td>
<td>dht11_inst/data_valid_14_s0/CLK</td>
</tr>
<tr>
<td>20.986</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C10[2][B]</td>
<td>dht11_inst/data_valid_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.030, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.055, 47.392%; route: 5.153, 48.311%; tC2Q: 0.458, 4.297%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.030, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.290</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.696</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.986</td>
</tr>
<tr>
<td class="label">From</td>
<td>dht11_inst/data_temp_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dht11_inst/data_valid_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dht11_inst/clk_1M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dht11_inst/clk_1M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dht11_inst/clk_1M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>111</td>
<td>R7C13[2][A]</td>
<td>dht11_inst/clk_1M_s0/Q</td>
</tr>
<tr>
<td>1.030</td>
<td>1.030</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C11[2][B]</td>
<td>dht11_inst/data_temp_16_s0/CLK</td>
</tr>
<tr>
<td>1.488</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R3C11[2][B]</td>
<td style=" font-weight:bold;">dht11_inst/data_temp_16_s0/Q</td>
</tr>
<tr>
<td>2.791</td>
<td>1.303</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C13[0][A]</td>
<td>dht11_inst/n319_s0/I0</td>
</tr>
<tr>
<td>3.836</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C13[0][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n319_s0/COUT</td>
</tr>
<tr>
<td>3.836</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C13[0][B]</td>
<td>dht11_inst/n318_s0/CIN</td>
</tr>
<tr>
<td>4.399</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C13[0][B]</td>
<td style=" background: #97FFFF;">dht11_inst/n318_s0/SUM</td>
</tr>
<tr>
<td>5.688</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C11[0][B]</td>
<td>dht11_inst/n318_s1/I1</td>
</tr>
<tr>
<td>6.238</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C11[0][B]</td>
<td style=" background: #97FFFF;">dht11_inst/n318_s1/COUT</td>
</tr>
<tr>
<td>6.238</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C11[1][A]</td>
<td>dht11_inst/n317_s1/CIN</td>
</tr>
<tr>
<td>6.295</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C11[1][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n317_s1/COUT</td>
</tr>
<tr>
<td>6.295</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C11[1][B]</td>
<td>dht11_inst/n316_s1/CIN</td>
</tr>
<tr>
<td>6.352</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C11[1][B]</td>
<td style=" background: #97FFFF;">dht11_inst/n316_s1/COUT</td>
</tr>
<tr>
<td>6.352</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C11[2][A]</td>
<td>dht11_inst/n315_s1/CIN</td>
</tr>
<tr>
<td>6.409</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C11[2][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n315_s1/COUT</td>
</tr>
<tr>
<td>6.409</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C11[2][B]</td>
<td>dht11_inst/n314_s1/CIN</td>
</tr>
<tr>
<td>6.466</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C11[2][B]</td>
<td style=" background: #97FFFF;">dht11_inst/n314_s1/COUT</td>
</tr>
<tr>
<td>6.466</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C12[0][A]</td>
<td>dht11_inst/n313_s1/CIN</td>
</tr>
<tr>
<td>7.029</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C12[0][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n313_s1/SUM</td>
</tr>
<tr>
<td>7.850</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C10[0][A]</td>
<td>dht11_inst/n326_s0/I1</td>
</tr>
<tr>
<td>8.895</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C10[0][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n326_s0/COUT</td>
</tr>
<tr>
<td>9.463</td>
<td>0.568</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C10[3][A]</td>
<td>dht11_inst/n601_s3/I2</td>
</tr>
<tr>
<td>10.524</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R5C10[3][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n601_s3/F</td>
</tr>
<tr>
<td>11.696</td>
<td>1.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C10[2][A]</td>
<td style=" font-weight:bold;">dht11_inst/data_valid_15_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dht11_inst/clk_1M</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>111</td>
<td>R7C13[2][A]</td>
<td>dht11_inst/clk_1M_s0/Q</td>
</tr>
<tr>
<td>21.030</td>
<td>1.030</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C10[2][A]</td>
<td>dht11_inst/data_valid_15_s0/CLK</td>
</tr>
<tr>
<td>20.986</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C10[2][A]</td>
<td>dht11_inst/data_valid_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.030, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.055, 47.392%; route: 5.153, 48.311%; tC2Q: 0.458, 4.297%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.030, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.658</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.328</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.986</td>
</tr>
<tr>
<td class="label">From</td>
<td>dht11_inst/data_temp_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dht11_inst/data_valid_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dht11_inst/clk_1M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dht11_inst/clk_1M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dht11_inst/clk_1M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>111</td>
<td>R7C13[2][A]</td>
<td>dht11_inst/clk_1M_s0/Q</td>
</tr>
<tr>
<td>1.030</td>
<td>1.030</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C11[2][B]</td>
<td>dht11_inst/data_temp_16_s0/CLK</td>
</tr>
<tr>
<td>1.488</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R3C11[2][B]</td>
<td style=" font-weight:bold;">dht11_inst/data_temp_16_s0/Q</td>
</tr>
<tr>
<td>2.791</td>
<td>1.303</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C13[0][A]</td>
<td>dht11_inst/n319_s0/I0</td>
</tr>
<tr>
<td>3.836</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C13[0][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n319_s0/COUT</td>
</tr>
<tr>
<td>3.836</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C13[0][B]</td>
<td>dht11_inst/n318_s0/CIN</td>
</tr>
<tr>
<td>4.399</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C13[0][B]</td>
<td style=" background: #97FFFF;">dht11_inst/n318_s0/SUM</td>
</tr>
<tr>
<td>5.688</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C11[0][B]</td>
<td>dht11_inst/n318_s1/I1</td>
</tr>
<tr>
<td>6.238</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C11[0][B]</td>
<td style=" background: #97FFFF;">dht11_inst/n318_s1/COUT</td>
</tr>
<tr>
<td>6.238</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C11[1][A]</td>
<td>dht11_inst/n317_s1/CIN</td>
</tr>
<tr>
<td>6.295</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C11[1][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n317_s1/COUT</td>
</tr>
<tr>
<td>6.295</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C11[1][B]</td>
<td>dht11_inst/n316_s1/CIN</td>
</tr>
<tr>
<td>6.352</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C11[1][B]</td>
<td style=" background: #97FFFF;">dht11_inst/n316_s1/COUT</td>
</tr>
<tr>
<td>6.352</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C11[2][A]</td>
<td>dht11_inst/n315_s1/CIN</td>
</tr>
<tr>
<td>6.409</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C11[2][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n315_s1/COUT</td>
</tr>
<tr>
<td>6.409</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C11[2][B]</td>
<td>dht11_inst/n314_s1/CIN</td>
</tr>
<tr>
<td>6.466</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C11[2][B]</td>
<td style=" background: #97FFFF;">dht11_inst/n314_s1/COUT</td>
</tr>
<tr>
<td>6.466</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C12[0][A]</td>
<td>dht11_inst/n313_s1/CIN</td>
</tr>
<tr>
<td>7.029</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C12[0][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n313_s1/SUM</td>
</tr>
<tr>
<td>7.850</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C10[0][A]</td>
<td>dht11_inst/n326_s0/I1</td>
</tr>
<tr>
<td>8.895</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C10[0][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n326_s0/COUT</td>
</tr>
<tr>
<td>9.463</td>
<td>0.568</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C10[3][A]</td>
<td>dht11_inst/n601_s3/I2</td>
</tr>
<tr>
<td>10.524</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R5C10[3][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n601_s3/F</td>
</tr>
<tr>
<td>11.328</td>
<td>0.804</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[0][A]</td>
<td style=" font-weight:bold;">dht11_inst/data_valid_9_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dht11_inst/clk_1M</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>111</td>
<td>R7C13[2][A]</td>
<td>dht11_inst/clk_1M_s0/Q</td>
</tr>
<tr>
<td>21.030</td>
<td>1.030</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[0][A]</td>
<td>dht11_inst/data_valid_9_s0/CLK</td>
</tr>
<tr>
<td>20.986</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C10[0][A]</td>
<td>dht11_inst/data_valid_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.030, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.055, 49.084%; route: 4.785, 46.466%; tC2Q: 0.458, 4.450%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.030, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.658</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.328</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.986</td>
</tr>
<tr>
<td class="label">From</td>
<td>dht11_inst/data_temp_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dht11_inst/data_valid_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dht11_inst/clk_1M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dht11_inst/clk_1M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dht11_inst/clk_1M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>111</td>
<td>R7C13[2][A]</td>
<td>dht11_inst/clk_1M_s0/Q</td>
</tr>
<tr>
<td>1.030</td>
<td>1.030</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C11[2][B]</td>
<td>dht11_inst/data_temp_16_s0/CLK</td>
</tr>
<tr>
<td>1.488</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R3C11[2][B]</td>
<td style=" font-weight:bold;">dht11_inst/data_temp_16_s0/Q</td>
</tr>
<tr>
<td>2.791</td>
<td>1.303</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C13[0][A]</td>
<td>dht11_inst/n319_s0/I0</td>
</tr>
<tr>
<td>3.836</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C13[0][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n319_s0/COUT</td>
</tr>
<tr>
<td>3.836</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C13[0][B]</td>
<td>dht11_inst/n318_s0/CIN</td>
</tr>
<tr>
<td>4.399</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C13[0][B]</td>
<td style=" background: #97FFFF;">dht11_inst/n318_s0/SUM</td>
</tr>
<tr>
<td>5.688</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C11[0][B]</td>
<td>dht11_inst/n318_s1/I1</td>
</tr>
<tr>
<td>6.238</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C11[0][B]</td>
<td style=" background: #97FFFF;">dht11_inst/n318_s1/COUT</td>
</tr>
<tr>
<td>6.238</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C11[1][A]</td>
<td>dht11_inst/n317_s1/CIN</td>
</tr>
<tr>
<td>6.295</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C11[1][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n317_s1/COUT</td>
</tr>
<tr>
<td>6.295</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C11[1][B]</td>
<td>dht11_inst/n316_s1/CIN</td>
</tr>
<tr>
<td>6.352</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C11[1][B]</td>
<td style=" background: #97FFFF;">dht11_inst/n316_s1/COUT</td>
</tr>
<tr>
<td>6.352</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C11[2][A]</td>
<td>dht11_inst/n315_s1/CIN</td>
</tr>
<tr>
<td>6.409</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C11[2][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n315_s1/COUT</td>
</tr>
<tr>
<td>6.409</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C11[2][B]</td>
<td>dht11_inst/n314_s1/CIN</td>
</tr>
<tr>
<td>6.466</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C11[2][B]</td>
<td style=" background: #97FFFF;">dht11_inst/n314_s1/COUT</td>
</tr>
<tr>
<td>6.466</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C12[0][A]</td>
<td>dht11_inst/n313_s1/CIN</td>
</tr>
<tr>
<td>7.029</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C12[0][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n313_s1/SUM</td>
</tr>
<tr>
<td>7.850</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C10[0][A]</td>
<td>dht11_inst/n326_s0/I1</td>
</tr>
<tr>
<td>8.895</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C10[0][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n326_s0/COUT</td>
</tr>
<tr>
<td>9.463</td>
<td>0.568</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C10[3][A]</td>
<td>dht11_inst/n601_s3/I2</td>
</tr>
<tr>
<td>10.524</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R5C10[3][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n601_s3/F</td>
</tr>
<tr>
<td>11.328</td>
<td>0.804</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[0][B]</td>
<td style=" font-weight:bold;">dht11_inst/data_valid_10_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dht11_inst/clk_1M</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>111</td>
<td>R7C13[2][A]</td>
<td>dht11_inst/clk_1M_s0/Q</td>
</tr>
<tr>
<td>21.030</td>
<td>1.030</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[0][B]</td>
<td>dht11_inst/data_valid_10_s0/CLK</td>
</tr>
<tr>
<td>20.986</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C10[0][B]</td>
<td>dht11_inst/data_valid_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.030, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.055, 49.084%; route: 4.785, 46.466%; tC2Q: 0.458, 4.450%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.030, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.658</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.328</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.986</td>
</tr>
<tr>
<td class="label">From</td>
<td>dht11_inst/data_temp_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dht11_inst/data_valid_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dht11_inst/clk_1M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dht11_inst/clk_1M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dht11_inst/clk_1M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>111</td>
<td>R7C13[2][A]</td>
<td>dht11_inst/clk_1M_s0/Q</td>
</tr>
<tr>
<td>1.030</td>
<td>1.030</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C11[2][B]</td>
<td>dht11_inst/data_temp_16_s0/CLK</td>
</tr>
<tr>
<td>1.488</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R3C11[2][B]</td>
<td style=" font-weight:bold;">dht11_inst/data_temp_16_s0/Q</td>
</tr>
<tr>
<td>2.791</td>
<td>1.303</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C13[0][A]</td>
<td>dht11_inst/n319_s0/I0</td>
</tr>
<tr>
<td>3.836</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C13[0][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n319_s0/COUT</td>
</tr>
<tr>
<td>3.836</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C13[0][B]</td>
<td>dht11_inst/n318_s0/CIN</td>
</tr>
<tr>
<td>4.399</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C13[0][B]</td>
<td style=" background: #97FFFF;">dht11_inst/n318_s0/SUM</td>
</tr>
<tr>
<td>5.688</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C11[0][B]</td>
<td>dht11_inst/n318_s1/I1</td>
</tr>
<tr>
<td>6.238</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C11[0][B]</td>
<td style=" background: #97FFFF;">dht11_inst/n318_s1/COUT</td>
</tr>
<tr>
<td>6.238</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C11[1][A]</td>
<td>dht11_inst/n317_s1/CIN</td>
</tr>
<tr>
<td>6.295</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C11[1][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n317_s1/COUT</td>
</tr>
<tr>
<td>6.295</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C11[1][B]</td>
<td>dht11_inst/n316_s1/CIN</td>
</tr>
<tr>
<td>6.352</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C11[1][B]</td>
<td style=" background: #97FFFF;">dht11_inst/n316_s1/COUT</td>
</tr>
<tr>
<td>6.352</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C11[2][A]</td>
<td>dht11_inst/n315_s1/CIN</td>
</tr>
<tr>
<td>6.409</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C11[2][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n315_s1/COUT</td>
</tr>
<tr>
<td>6.409</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C11[2][B]</td>
<td>dht11_inst/n314_s1/CIN</td>
</tr>
<tr>
<td>6.466</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C11[2][B]</td>
<td style=" background: #97FFFF;">dht11_inst/n314_s1/COUT</td>
</tr>
<tr>
<td>6.466</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C12[0][A]</td>
<td>dht11_inst/n313_s1/CIN</td>
</tr>
<tr>
<td>7.029</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C12[0][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n313_s1/SUM</td>
</tr>
<tr>
<td>7.850</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C10[0][A]</td>
<td>dht11_inst/n326_s0/I1</td>
</tr>
<tr>
<td>8.895</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C10[0][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n326_s0/COUT</td>
</tr>
<tr>
<td>9.463</td>
<td>0.568</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C10[3][A]</td>
<td>dht11_inst/n601_s3/I2</td>
</tr>
<tr>
<td>10.524</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R5C10[3][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n601_s3/F</td>
</tr>
<tr>
<td>11.328</td>
<td>0.804</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C10[0][A]</td>
<td style=" font-weight:bold;">dht11_inst/data_valid_11_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dht11_inst/clk_1M</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>111</td>
<td>R7C13[2][A]</td>
<td>dht11_inst/clk_1M_s0/Q</td>
</tr>
<tr>
<td>21.030</td>
<td>1.030</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C10[0][A]</td>
<td>dht11_inst/data_valid_11_s0/CLK</td>
</tr>
<tr>
<td>20.986</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C10[0][A]</td>
<td>dht11_inst/data_valid_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.030, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.055, 49.084%; route: 4.785, 46.466%; tC2Q: 0.458, 4.450%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.030, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.658</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.328</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.986</td>
</tr>
<tr>
<td class="label">From</td>
<td>dht11_inst/data_temp_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dht11_inst/data_valid_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dht11_inst/clk_1M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dht11_inst/clk_1M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dht11_inst/clk_1M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>111</td>
<td>R7C13[2][A]</td>
<td>dht11_inst/clk_1M_s0/Q</td>
</tr>
<tr>
<td>1.030</td>
<td>1.030</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C11[2][B]</td>
<td>dht11_inst/data_temp_16_s0/CLK</td>
</tr>
<tr>
<td>1.488</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R3C11[2][B]</td>
<td style=" font-weight:bold;">dht11_inst/data_temp_16_s0/Q</td>
</tr>
<tr>
<td>2.791</td>
<td>1.303</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C13[0][A]</td>
<td>dht11_inst/n319_s0/I0</td>
</tr>
<tr>
<td>3.836</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C13[0][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n319_s0/COUT</td>
</tr>
<tr>
<td>3.836</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C13[0][B]</td>
<td>dht11_inst/n318_s0/CIN</td>
</tr>
<tr>
<td>4.399</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C13[0][B]</td>
<td style=" background: #97FFFF;">dht11_inst/n318_s0/SUM</td>
</tr>
<tr>
<td>5.688</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C11[0][B]</td>
<td>dht11_inst/n318_s1/I1</td>
</tr>
<tr>
<td>6.238</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C11[0][B]</td>
<td style=" background: #97FFFF;">dht11_inst/n318_s1/COUT</td>
</tr>
<tr>
<td>6.238</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C11[1][A]</td>
<td>dht11_inst/n317_s1/CIN</td>
</tr>
<tr>
<td>6.295</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C11[1][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n317_s1/COUT</td>
</tr>
<tr>
<td>6.295</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C11[1][B]</td>
<td>dht11_inst/n316_s1/CIN</td>
</tr>
<tr>
<td>6.352</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C11[1][B]</td>
<td style=" background: #97FFFF;">dht11_inst/n316_s1/COUT</td>
</tr>
<tr>
<td>6.352</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C11[2][A]</td>
<td>dht11_inst/n315_s1/CIN</td>
</tr>
<tr>
<td>6.409</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C11[2][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n315_s1/COUT</td>
</tr>
<tr>
<td>6.409</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C11[2][B]</td>
<td>dht11_inst/n314_s1/CIN</td>
</tr>
<tr>
<td>6.466</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C11[2][B]</td>
<td style=" background: #97FFFF;">dht11_inst/n314_s1/COUT</td>
</tr>
<tr>
<td>6.466</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C12[0][A]</td>
<td>dht11_inst/n313_s1/CIN</td>
</tr>
<tr>
<td>7.029</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C12[0][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n313_s1/SUM</td>
</tr>
<tr>
<td>7.850</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C10[0][A]</td>
<td>dht11_inst/n326_s0/I1</td>
</tr>
<tr>
<td>8.895</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C10[0][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n326_s0/COUT</td>
</tr>
<tr>
<td>9.463</td>
<td>0.568</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C10[3][A]</td>
<td>dht11_inst/n601_s3/I2</td>
</tr>
<tr>
<td>10.524</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R5C10[3][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n601_s3/F</td>
</tr>
<tr>
<td>11.328</td>
<td>0.804</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C10[0][B]</td>
<td style=" font-weight:bold;">dht11_inst/data_valid_12_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dht11_inst/clk_1M</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>111</td>
<td>R7C13[2][A]</td>
<td>dht11_inst/clk_1M_s0/Q</td>
</tr>
<tr>
<td>21.030</td>
<td>1.030</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C10[0][B]</td>
<td>dht11_inst/data_valid_12_s0/CLK</td>
</tr>
<tr>
<td>20.986</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C10[0][B]</td>
<td>dht11_inst/data_valid_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.030, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.055, 49.084%; route: 4.785, 46.466%; tC2Q: 0.458, 4.450%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.030, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.658</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.328</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.986</td>
</tr>
<tr>
<td class="label">From</td>
<td>dht11_inst/data_temp_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dht11_inst/data_valid_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dht11_inst/clk_1M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dht11_inst/clk_1M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dht11_inst/clk_1M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>111</td>
<td>R7C13[2][A]</td>
<td>dht11_inst/clk_1M_s0/Q</td>
</tr>
<tr>
<td>1.030</td>
<td>1.030</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C11[2][B]</td>
<td>dht11_inst/data_temp_16_s0/CLK</td>
</tr>
<tr>
<td>1.488</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R3C11[2][B]</td>
<td style=" font-weight:bold;">dht11_inst/data_temp_16_s0/Q</td>
</tr>
<tr>
<td>2.791</td>
<td>1.303</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C13[0][A]</td>
<td>dht11_inst/n319_s0/I0</td>
</tr>
<tr>
<td>3.836</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C13[0][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n319_s0/COUT</td>
</tr>
<tr>
<td>3.836</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C13[0][B]</td>
<td>dht11_inst/n318_s0/CIN</td>
</tr>
<tr>
<td>4.399</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C13[0][B]</td>
<td style=" background: #97FFFF;">dht11_inst/n318_s0/SUM</td>
</tr>
<tr>
<td>5.688</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C11[0][B]</td>
<td>dht11_inst/n318_s1/I1</td>
</tr>
<tr>
<td>6.238</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C11[0][B]</td>
<td style=" background: #97FFFF;">dht11_inst/n318_s1/COUT</td>
</tr>
<tr>
<td>6.238</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C11[1][A]</td>
<td>dht11_inst/n317_s1/CIN</td>
</tr>
<tr>
<td>6.295</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C11[1][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n317_s1/COUT</td>
</tr>
<tr>
<td>6.295</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C11[1][B]</td>
<td>dht11_inst/n316_s1/CIN</td>
</tr>
<tr>
<td>6.352</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C11[1][B]</td>
<td style=" background: #97FFFF;">dht11_inst/n316_s1/COUT</td>
</tr>
<tr>
<td>6.352</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C11[2][A]</td>
<td>dht11_inst/n315_s1/CIN</td>
</tr>
<tr>
<td>6.409</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C11[2][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n315_s1/COUT</td>
</tr>
<tr>
<td>6.409</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C11[2][B]</td>
<td>dht11_inst/n314_s1/CIN</td>
</tr>
<tr>
<td>6.466</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C11[2][B]</td>
<td style=" background: #97FFFF;">dht11_inst/n314_s1/COUT</td>
</tr>
<tr>
<td>6.466</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C12[0][A]</td>
<td>dht11_inst/n313_s1/CIN</td>
</tr>
<tr>
<td>7.029</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C12[0][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n313_s1/SUM</td>
</tr>
<tr>
<td>7.850</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C10[0][A]</td>
<td>dht11_inst/n326_s0/I1</td>
</tr>
<tr>
<td>8.895</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C10[0][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n326_s0/COUT</td>
</tr>
<tr>
<td>9.463</td>
<td>0.568</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C10[3][A]</td>
<td>dht11_inst/n601_s3/I2</td>
</tr>
<tr>
<td>10.524</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R5C10[3][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n601_s3/F</td>
</tr>
<tr>
<td>11.328</td>
<td>0.804</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C10[2][B]</td>
<td style=" font-weight:bold;">dht11_inst/data_valid_13_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dht11_inst/clk_1M</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>111</td>
<td>R7C13[2][A]</td>
<td>dht11_inst/clk_1M_s0/Q</td>
</tr>
<tr>
<td>21.030</td>
<td>1.030</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C10[2][B]</td>
<td>dht11_inst/data_valid_13_s0/CLK</td>
</tr>
<tr>
<td>20.986</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C10[2][B]</td>
<td>dht11_inst/data_valid_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.030, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.055, 49.084%; route: 4.785, 46.466%; tC2Q: 0.458, 4.450%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.030, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.658</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.328</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.986</td>
</tr>
<tr>
<td class="label">From</td>
<td>dht11_inst/data_temp_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dht11_inst/data_valid_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dht11_inst/clk_1M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dht11_inst/clk_1M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dht11_inst/clk_1M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>111</td>
<td>R7C13[2][A]</td>
<td>dht11_inst/clk_1M_s0/Q</td>
</tr>
<tr>
<td>1.030</td>
<td>1.030</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C11[2][B]</td>
<td>dht11_inst/data_temp_16_s0/CLK</td>
</tr>
<tr>
<td>1.488</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R3C11[2][B]</td>
<td style=" font-weight:bold;">dht11_inst/data_temp_16_s0/Q</td>
</tr>
<tr>
<td>2.791</td>
<td>1.303</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C13[0][A]</td>
<td>dht11_inst/n319_s0/I0</td>
</tr>
<tr>
<td>3.836</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C13[0][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n319_s0/COUT</td>
</tr>
<tr>
<td>3.836</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C13[0][B]</td>
<td>dht11_inst/n318_s0/CIN</td>
</tr>
<tr>
<td>4.399</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C13[0][B]</td>
<td style=" background: #97FFFF;">dht11_inst/n318_s0/SUM</td>
</tr>
<tr>
<td>5.688</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C11[0][B]</td>
<td>dht11_inst/n318_s1/I1</td>
</tr>
<tr>
<td>6.238</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C11[0][B]</td>
<td style=" background: #97FFFF;">dht11_inst/n318_s1/COUT</td>
</tr>
<tr>
<td>6.238</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C11[1][A]</td>
<td>dht11_inst/n317_s1/CIN</td>
</tr>
<tr>
<td>6.295</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C11[1][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n317_s1/COUT</td>
</tr>
<tr>
<td>6.295</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C11[1][B]</td>
<td>dht11_inst/n316_s1/CIN</td>
</tr>
<tr>
<td>6.352</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C11[1][B]</td>
<td style=" background: #97FFFF;">dht11_inst/n316_s1/COUT</td>
</tr>
<tr>
<td>6.352</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C11[2][A]</td>
<td>dht11_inst/n315_s1/CIN</td>
</tr>
<tr>
<td>6.409</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C11[2][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n315_s1/COUT</td>
</tr>
<tr>
<td>6.409</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C11[2][B]</td>
<td>dht11_inst/n314_s1/CIN</td>
</tr>
<tr>
<td>6.466</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C11[2][B]</td>
<td style=" background: #97FFFF;">dht11_inst/n314_s1/COUT</td>
</tr>
<tr>
<td>6.466</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C12[0][A]</td>
<td>dht11_inst/n313_s1/CIN</td>
</tr>
<tr>
<td>7.029</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C12[0][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n313_s1/SUM</td>
</tr>
<tr>
<td>7.850</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C10[0][A]</td>
<td>dht11_inst/n326_s0/I1</td>
</tr>
<tr>
<td>8.895</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C10[0][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n326_s0/COUT</td>
</tr>
<tr>
<td>9.463</td>
<td>0.568</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C10[3][A]</td>
<td>dht11_inst/n601_s3/I2</td>
</tr>
<tr>
<td>10.524</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R5C10[3][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n601_s3/F</td>
</tr>
<tr>
<td>11.328</td>
<td>0.804</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C10[1][A]</td>
<td style=" font-weight:bold;">dht11_inst/data_valid_24_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dht11_inst/clk_1M</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>111</td>
<td>R7C13[2][A]</td>
<td>dht11_inst/clk_1M_s0/Q</td>
</tr>
<tr>
<td>21.030</td>
<td>1.030</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C10[1][A]</td>
<td>dht11_inst/data_valid_24_s0/CLK</td>
</tr>
<tr>
<td>20.986</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C10[1][A]</td>
<td>dht11_inst/data_valid_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.030, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.055, 49.084%; route: 4.785, 46.466%; tC2Q: 0.458, 4.450%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.030, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.658</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.328</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.986</td>
</tr>
<tr>
<td class="label">From</td>
<td>dht11_inst/data_temp_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dht11_inst/data_valid_25_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dht11_inst/clk_1M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dht11_inst/clk_1M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dht11_inst/clk_1M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>111</td>
<td>R7C13[2][A]</td>
<td>dht11_inst/clk_1M_s0/Q</td>
</tr>
<tr>
<td>1.030</td>
<td>1.030</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C11[2][B]</td>
<td>dht11_inst/data_temp_16_s0/CLK</td>
</tr>
<tr>
<td>1.488</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R3C11[2][B]</td>
<td style=" font-weight:bold;">dht11_inst/data_temp_16_s0/Q</td>
</tr>
<tr>
<td>2.791</td>
<td>1.303</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C13[0][A]</td>
<td>dht11_inst/n319_s0/I0</td>
</tr>
<tr>
<td>3.836</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C13[0][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n319_s0/COUT</td>
</tr>
<tr>
<td>3.836</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C13[0][B]</td>
<td>dht11_inst/n318_s0/CIN</td>
</tr>
<tr>
<td>4.399</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C13[0][B]</td>
<td style=" background: #97FFFF;">dht11_inst/n318_s0/SUM</td>
</tr>
<tr>
<td>5.688</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C11[0][B]</td>
<td>dht11_inst/n318_s1/I1</td>
</tr>
<tr>
<td>6.238</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C11[0][B]</td>
<td style=" background: #97FFFF;">dht11_inst/n318_s1/COUT</td>
</tr>
<tr>
<td>6.238</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C11[1][A]</td>
<td>dht11_inst/n317_s1/CIN</td>
</tr>
<tr>
<td>6.295</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C11[1][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n317_s1/COUT</td>
</tr>
<tr>
<td>6.295</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C11[1][B]</td>
<td>dht11_inst/n316_s1/CIN</td>
</tr>
<tr>
<td>6.352</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C11[1][B]</td>
<td style=" background: #97FFFF;">dht11_inst/n316_s1/COUT</td>
</tr>
<tr>
<td>6.352</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C11[2][A]</td>
<td>dht11_inst/n315_s1/CIN</td>
</tr>
<tr>
<td>6.409</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C11[2][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n315_s1/COUT</td>
</tr>
<tr>
<td>6.409</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C11[2][B]</td>
<td>dht11_inst/n314_s1/CIN</td>
</tr>
<tr>
<td>6.466</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C11[2][B]</td>
<td style=" background: #97FFFF;">dht11_inst/n314_s1/COUT</td>
</tr>
<tr>
<td>6.466</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C12[0][A]</td>
<td>dht11_inst/n313_s1/CIN</td>
</tr>
<tr>
<td>7.029</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C12[0][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n313_s1/SUM</td>
</tr>
<tr>
<td>7.850</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C10[0][A]</td>
<td>dht11_inst/n326_s0/I1</td>
</tr>
<tr>
<td>8.895</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C10[0][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n326_s0/COUT</td>
</tr>
<tr>
<td>9.463</td>
<td>0.568</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C10[3][A]</td>
<td>dht11_inst/n601_s3/I2</td>
</tr>
<tr>
<td>10.524</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R5C10[3][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n601_s3/F</td>
</tr>
<tr>
<td>11.328</td>
<td>0.804</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C10[1][B]</td>
<td style=" font-weight:bold;">dht11_inst/data_valid_25_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dht11_inst/clk_1M</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>111</td>
<td>R7C13[2][A]</td>
<td>dht11_inst/clk_1M_s0/Q</td>
</tr>
<tr>
<td>21.030</td>
<td>1.030</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C10[1][B]</td>
<td>dht11_inst/data_valid_25_s0/CLK</td>
</tr>
<tr>
<td>20.986</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C10[1][B]</td>
<td>dht11_inst/data_valid_25_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.030, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.055, 49.084%; route: 4.785, 46.466%; tC2Q: 0.458, 4.450%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.030, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.658</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.328</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.986</td>
</tr>
<tr>
<td class="label">From</td>
<td>dht11_inst/data_temp_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dht11_inst/data_valid_26_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dht11_inst/clk_1M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dht11_inst/clk_1M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dht11_inst/clk_1M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>111</td>
<td>R7C13[2][A]</td>
<td>dht11_inst/clk_1M_s0/Q</td>
</tr>
<tr>
<td>1.030</td>
<td>1.030</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C11[2][B]</td>
<td>dht11_inst/data_temp_16_s0/CLK</td>
</tr>
<tr>
<td>1.488</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R3C11[2][B]</td>
<td style=" font-weight:bold;">dht11_inst/data_temp_16_s0/Q</td>
</tr>
<tr>
<td>2.791</td>
<td>1.303</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C13[0][A]</td>
<td>dht11_inst/n319_s0/I0</td>
</tr>
<tr>
<td>3.836</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C13[0][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n319_s0/COUT</td>
</tr>
<tr>
<td>3.836</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C13[0][B]</td>
<td>dht11_inst/n318_s0/CIN</td>
</tr>
<tr>
<td>4.399</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C13[0][B]</td>
<td style=" background: #97FFFF;">dht11_inst/n318_s0/SUM</td>
</tr>
<tr>
<td>5.688</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C11[0][B]</td>
<td>dht11_inst/n318_s1/I1</td>
</tr>
<tr>
<td>6.238</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C11[0][B]</td>
<td style=" background: #97FFFF;">dht11_inst/n318_s1/COUT</td>
</tr>
<tr>
<td>6.238</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C11[1][A]</td>
<td>dht11_inst/n317_s1/CIN</td>
</tr>
<tr>
<td>6.295</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C11[1][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n317_s1/COUT</td>
</tr>
<tr>
<td>6.295</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C11[1][B]</td>
<td>dht11_inst/n316_s1/CIN</td>
</tr>
<tr>
<td>6.352</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C11[1][B]</td>
<td style=" background: #97FFFF;">dht11_inst/n316_s1/COUT</td>
</tr>
<tr>
<td>6.352</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C11[2][A]</td>
<td>dht11_inst/n315_s1/CIN</td>
</tr>
<tr>
<td>6.409</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C11[2][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n315_s1/COUT</td>
</tr>
<tr>
<td>6.409</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C11[2][B]</td>
<td>dht11_inst/n314_s1/CIN</td>
</tr>
<tr>
<td>6.466</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C11[2][B]</td>
<td style=" background: #97FFFF;">dht11_inst/n314_s1/COUT</td>
</tr>
<tr>
<td>6.466</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C12[0][A]</td>
<td>dht11_inst/n313_s1/CIN</td>
</tr>
<tr>
<td>7.029</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C12[0][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n313_s1/SUM</td>
</tr>
<tr>
<td>7.850</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C10[0][A]</td>
<td>dht11_inst/n326_s0/I1</td>
</tr>
<tr>
<td>8.895</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C10[0][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n326_s0/COUT</td>
</tr>
<tr>
<td>9.463</td>
<td>0.568</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C10[3][A]</td>
<td>dht11_inst/n601_s3/I2</td>
</tr>
<tr>
<td>10.524</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R5C10[3][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n601_s3/F</td>
</tr>
<tr>
<td>11.328</td>
<td>0.804</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C10[2][A]</td>
<td style=" font-weight:bold;">dht11_inst/data_valid_26_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dht11_inst/clk_1M</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>111</td>
<td>R7C13[2][A]</td>
<td>dht11_inst/clk_1M_s0/Q</td>
</tr>
<tr>
<td>21.030</td>
<td>1.030</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C10[2][A]</td>
<td>dht11_inst/data_valid_26_s0/CLK</td>
</tr>
<tr>
<td>20.986</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C10[2][A]</td>
<td>dht11_inst/data_valid_26_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.030, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.055, 49.084%; route: 4.785, 46.466%; tC2Q: 0.458, 4.450%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.030, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.658</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.328</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.986</td>
</tr>
<tr>
<td class="label">From</td>
<td>dht11_inst/data_temp_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dht11_inst/data_valid_27_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dht11_inst/clk_1M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dht11_inst/clk_1M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dht11_inst/clk_1M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>111</td>
<td>R7C13[2][A]</td>
<td>dht11_inst/clk_1M_s0/Q</td>
</tr>
<tr>
<td>1.030</td>
<td>1.030</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C11[2][B]</td>
<td>dht11_inst/data_temp_16_s0/CLK</td>
</tr>
<tr>
<td>1.488</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R3C11[2][B]</td>
<td style=" font-weight:bold;">dht11_inst/data_temp_16_s0/Q</td>
</tr>
<tr>
<td>2.791</td>
<td>1.303</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C13[0][A]</td>
<td>dht11_inst/n319_s0/I0</td>
</tr>
<tr>
<td>3.836</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C13[0][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n319_s0/COUT</td>
</tr>
<tr>
<td>3.836</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C13[0][B]</td>
<td>dht11_inst/n318_s0/CIN</td>
</tr>
<tr>
<td>4.399</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C13[0][B]</td>
<td style=" background: #97FFFF;">dht11_inst/n318_s0/SUM</td>
</tr>
<tr>
<td>5.688</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C11[0][B]</td>
<td>dht11_inst/n318_s1/I1</td>
</tr>
<tr>
<td>6.238</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C11[0][B]</td>
<td style=" background: #97FFFF;">dht11_inst/n318_s1/COUT</td>
</tr>
<tr>
<td>6.238</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C11[1][A]</td>
<td>dht11_inst/n317_s1/CIN</td>
</tr>
<tr>
<td>6.295</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C11[1][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n317_s1/COUT</td>
</tr>
<tr>
<td>6.295</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C11[1][B]</td>
<td>dht11_inst/n316_s1/CIN</td>
</tr>
<tr>
<td>6.352</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C11[1][B]</td>
<td style=" background: #97FFFF;">dht11_inst/n316_s1/COUT</td>
</tr>
<tr>
<td>6.352</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C11[2][A]</td>
<td>dht11_inst/n315_s1/CIN</td>
</tr>
<tr>
<td>6.409</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C11[2][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n315_s1/COUT</td>
</tr>
<tr>
<td>6.409</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C11[2][B]</td>
<td>dht11_inst/n314_s1/CIN</td>
</tr>
<tr>
<td>6.466</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C11[2][B]</td>
<td style=" background: #97FFFF;">dht11_inst/n314_s1/COUT</td>
</tr>
<tr>
<td>6.466</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C12[0][A]</td>
<td>dht11_inst/n313_s1/CIN</td>
</tr>
<tr>
<td>7.029</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C12[0][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n313_s1/SUM</td>
</tr>
<tr>
<td>7.850</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C10[0][A]</td>
<td>dht11_inst/n326_s0/I1</td>
</tr>
<tr>
<td>8.895</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C10[0][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n326_s0/COUT</td>
</tr>
<tr>
<td>9.463</td>
<td>0.568</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C10[3][A]</td>
<td>dht11_inst/n601_s3/I2</td>
</tr>
<tr>
<td>10.524</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R5C10[3][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n601_s3/F</td>
</tr>
<tr>
<td>11.328</td>
<td>0.804</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[2][A]</td>
<td style=" font-weight:bold;">dht11_inst/data_valid_27_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dht11_inst/clk_1M</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>111</td>
<td>R7C13[2][A]</td>
<td>dht11_inst/clk_1M_s0/Q</td>
</tr>
<tr>
<td>21.030</td>
<td>1.030</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[2][A]</td>
<td>dht11_inst/data_valid_27_s0/CLK</td>
</tr>
<tr>
<td>20.986</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C10[2][A]</td>
<td>dht11_inst/data_valid_27_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.030, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.055, 49.084%; route: 4.785, 46.466%; tC2Q: 0.458, 4.450%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.030, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.658</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.328</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.986</td>
</tr>
<tr>
<td class="label">From</td>
<td>dht11_inst/data_temp_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dht11_inst/data_valid_28_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dht11_inst/clk_1M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dht11_inst/clk_1M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dht11_inst/clk_1M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>111</td>
<td>R7C13[2][A]</td>
<td>dht11_inst/clk_1M_s0/Q</td>
</tr>
<tr>
<td>1.030</td>
<td>1.030</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C11[2][B]</td>
<td>dht11_inst/data_temp_16_s0/CLK</td>
</tr>
<tr>
<td>1.488</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R3C11[2][B]</td>
<td style=" font-weight:bold;">dht11_inst/data_temp_16_s0/Q</td>
</tr>
<tr>
<td>2.791</td>
<td>1.303</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C13[0][A]</td>
<td>dht11_inst/n319_s0/I0</td>
</tr>
<tr>
<td>3.836</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C13[0][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n319_s0/COUT</td>
</tr>
<tr>
<td>3.836</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C13[0][B]</td>
<td>dht11_inst/n318_s0/CIN</td>
</tr>
<tr>
<td>4.399</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C13[0][B]</td>
<td style=" background: #97FFFF;">dht11_inst/n318_s0/SUM</td>
</tr>
<tr>
<td>5.688</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C11[0][B]</td>
<td>dht11_inst/n318_s1/I1</td>
</tr>
<tr>
<td>6.238</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C11[0][B]</td>
<td style=" background: #97FFFF;">dht11_inst/n318_s1/COUT</td>
</tr>
<tr>
<td>6.238</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C11[1][A]</td>
<td>dht11_inst/n317_s1/CIN</td>
</tr>
<tr>
<td>6.295</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C11[1][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n317_s1/COUT</td>
</tr>
<tr>
<td>6.295</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C11[1][B]</td>
<td>dht11_inst/n316_s1/CIN</td>
</tr>
<tr>
<td>6.352</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C11[1][B]</td>
<td style=" background: #97FFFF;">dht11_inst/n316_s1/COUT</td>
</tr>
<tr>
<td>6.352</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C11[2][A]</td>
<td>dht11_inst/n315_s1/CIN</td>
</tr>
<tr>
<td>6.409</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C11[2][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n315_s1/COUT</td>
</tr>
<tr>
<td>6.409</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C11[2][B]</td>
<td>dht11_inst/n314_s1/CIN</td>
</tr>
<tr>
<td>6.466</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C11[2][B]</td>
<td style=" background: #97FFFF;">dht11_inst/n314_s1/COUT</td>
</tr>
<tr>
<td>6.466</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C12[0][A]</td>
<td>dht11_inst/n313_s1/CIN</td>
</tr>
<tr>
<td>7.029</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C12[0][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n313_s1/SUM</td>
</tr>
<tr>
<td>7.850</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C10[0][A]</td>
<td>dht11_inst/n326_s0/I1</td>
</tr>
<tr>
<td>8.895</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C10[0][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n326_s0/COUT</td>
</tr>
<tr>
<td>9.463</td>
<td>0.568</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C10[3][A]</td>
<td>dht11_inst/n601_s3/I2</td>
</tr>
<tr>
<td>10.524</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R5C10[3][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n601_s3/F</td>
</tr>
<tr>
<td>11.328</td>
<td>0.804</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[2][B]</td>
<td style=" font-weight:bold;">dht11_inst/data_valid_28_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dht11_inst/clk_1M</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>111</td>
<td>R7C13[2][A]</td>
<td>dht11_inst/clk_1M_s0/Q</td>
</tr>
<tr>
<td>21.030</td>
<td>1.030</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[2][B]</td>
<td>dht11_inst/data_valid_28_s0/CLK</td>
</tr>
<tr>
<td>20.986</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C10[2][B]</td>
<td>dht11_inst/data_valid_28_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.030, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.055, 49.084%; route: 4.785, 46.466%; tC2Q: 0.458, 4.450%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.030, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.658</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.328</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.986</td>
</tr>
<tr>
<td class="label">From</td>
<td>dht11_inst/data_temp_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dht11_inst/data_valid_30_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dht11_inst/clk_1M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dht11_inst/clk_1M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dht11_inst/clk_1M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>111</td>
<td>R7C13[2][A]</td>
<td>dht11_inst/clk_1M_s0/Q</td>
</tr>
<tr>
<td>1.030</td>
<td>1.030</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C11[2][B]</td>
<td>dht11_inst/data_temp_16_s0/CLK</td>
</tr>
<tr>
<td>1.488</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R3C11[2][B]</td>
<td style=" font-weight:bold;">dht11_inst/data_temp_16_s0/Q</td>
</tr>
<tr>
<td>2.791</td>
<td>1.303</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C13[0][A]</td>
<td>dht11_inst/n319_s0/I0</td>
</tr>
<tr>
<td>3.836</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C13[0][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n319_s0/COUT</td>
</tr>
<tr>
<td>3.836</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C13[0][B]</td>
<td>dht11_inst/n318_s0/CIN</td>
</tr>
<tr>
<td>4.399</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C13[0][B]</td>
<td style=" background: #97FFFF;">dht11_inst/n318_s0/SUM</td>
</tr>
<tr>
<td>5.688</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C11[0][B]</td>
<td>dht11_inst/n318_s1/I1</td>
</tr>
<tr>
<td>6.238</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C11[0][B]</td>
<td style=" background: #97FFFF;">dht11_inst/n318_s1/COUT</td>
</tr>
<tr>
<td>6.238</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C11[1][A]</td>
<td>dht11_inst/n317_s1/CIN</td>
</tr>
<tr>
<td>6.295</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C11[1][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n317_s1/COUT</td>
</tr>
<tr>
<td>6.295</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C11[1][B]</td>
<td>dht11_inst/n316_s1/CIN</td>
</tr>
<tr>
<td>6.352</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C11[1][B]</td>
<td style=" background: #97FFFF;">dht11_inst/n316_s1/COUT</td>
</tr>
<tr>
<td>6.352</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C11[2][A]</td>
<td>dht11_inst/n315_s1/CIN</td>
</tr>
<tr>
<td>6.409</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C11[2][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n315_s1/COUT</td>
</tr>
<tr>
<td>6.409</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C11[2][B]</td>
<td>dht11_inst/n314_s1/CIN</td>
</tr>
<tr>
<td>6.466</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C11[2][B]</td>
<td style=" background: #97FFFF;">dht11_inst/n314_s1/COUT</td>
</tr>
<tr>
<td>6.466</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C12[0][A]</td>
<td>dht11_inst/n313_s1/CIN</td>
</tr>
<tr>
<td>7.029</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C12[0][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n313_s1/SUM</td>
</tr>
<tr>
<td>7.850</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C10[0][A]</td>
<td>dht11_inst/n326_s0/I1</td>
</tr>
<tr>
<td>8.895</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C10[0][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n326_s0/COUT</td>
</tr>
<tr>
<td>9.463</td>
<td>0.568</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C10[3][A]</td>
<td>dht11_inst/n601_s3/I2</td>
</tr>
<tr>
<td>10.524</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R5C10[3][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n601_s3/F</td>
</tr>
<tr>
<td>11.328</td>
<td>0.804</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[1][A]</td>
<td style=" font-weight:bold;">dht11_inst/data_valid_30_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dht11_inst/clk_1M</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>111</td>
<td>R7C13[2][A]</td>
<td>dht11_inst/clk_1M_s0/Q</td>
</tr>
<tr>
<td>21.030</td>
<td>1.030</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[1][A]</td>
<td>dht11_inst/data_valid_30_s0/CLK</td>
</tr>
<tr>
<td>20.986</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C10[1][A]</td>
<td>dht11_inst/data_valid_30_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.030, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.055, 49.084%; route: 4.785, 46.466%; tC2Q: 0.458, 4.450%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.030, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.658</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.328</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.986</td>
</tr>
<tr>
<td class="label">From</td>
<td>dht11_inst/data_temp_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dht11_inst/data_valid_31_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dht11_inst/clk_1M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dht11_inst/clk_1M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dht11_inst/clk_1M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>111</td>
<td>R7C13[2][A]</td>
<td>dht11_inst/clk_1M_s0/Q</td>
</tr>
<tr>
<td>1.030</td>
<td>1.030</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C11[2][B]</td>
<td>dht11_inst/data_temp_16_s0/CLK</td>
</tr>
<tr>
<td>1.488</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R3C11[2][B]</td>
<td style=" font-weight:bold;">dht11_inst/data_temp_16_s0/Q</td>
</tr>
<tr>
<td>2.791</td>
<td>1.303</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C13[0][A]</td>
<td>dht11_inst/n319_s0/I0</td>
</tr>
<tr>
<td>3.836</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C13[0][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n319_s0/COUT</td>
</tr>
<tr>
<td>3.836</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C13[0][B]</td>
<td>dht11_inst/n318_s0/CIN</td>
</tr>
<tr>
<td>4.399</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C13[0][B]</td>
<td style=" background: #97FFFF;">dht11_inst/n318_s0/SUM</td>
</tr>
<tr>
<td>5.688</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C11[0][B]</td>
<td>dht11_inst/n318_s1/I1</td>
</tr>
<tr>
<td>6.238</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C11[0][B]</td>
<td style=" background: #97FFFF;">dht11_inst/n318_s1/COUT</td>
</tr>
<tr>
<td>6.238</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C11[1][A]</td>
<td>dht11_inst/n317_s1/CIN</td>
</tr>
<tr>
<td>6.295</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C11[1][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n317_s1/COUT</td>
</tr>
<tr>
<td>6.295</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C11[1][B]</td>
<td>dht11_inst/n316_s1/CIN</td>
</tr>
<tr>
<td>6.352</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C11[1][B]</td>
<td style=" background: #97FFFF;">dht11_inst/n316_s1/COUT</td>
</tr>
<tr>
<td>6.352</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C11[2][A]</td>
<td>dht11_inst/n315_s1/CIN</td>
</tr>
<tr>
<td>6.409</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C11[2][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n315_s1/COUT</td>
</tr>
<tr>
<td>6.409</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C11[2][B]</td>
<td>dht11_inst/n314_s1/CIN</td>
</tr>
<tr>
<td>6.466</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C11[2][B]</td>
<td style=" background: #97FFFF;">dht11_inst/n314_s1/COUT</td>
</tr>
<tr>
<td>6.466</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C12[0][A]</td>
<td>dht11_inst/n313_s1/CIN</td>
</tr>
<tr>
<td>7.029</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C12[0][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n313_s1/SUM</td>
</tr>
<tr>
<td>7.850</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C10[0][A]</td>
<td>dht11_inst/n326_s0/I1</td>
</tr>
<tr>
<td>8.895</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C10[0][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n326_s0/COUT</td>
</tr>
<tr>
<td>9.463</td>
<td>0.568</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C10[3][A]</td>
<td>dht11_inst/n601_s3/I2</td>
</tr>
<tr>
<td>10.524</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R5C10[3][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n601_s3/F</td>
</tr>
<tr>
<td>11.328</td>
<td>0.804</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[1][B]</td>
<td style=" font-weight:bold;">dht11_inst/data_valid_31_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dht11_inst/clk_1M</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>111</td>
<td>R7C13[2][A]</td>
<td>dht11_inst/clk_1M_s0/Q</td>
</tr>
<tr>
<td>21.030</td>
<td>1.030</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[1][B]</td>
<td>dht11_inst/data_valid_31_s0/CLK</td>
</tr>
<tr>
<td>20.986</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C10[1][B]</td>
<td>dht11_inst/data_valid_31_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.030, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.055, 49.084%; route: 4.785, 46.466%; tC2Q: 0.458, 4.450%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.030, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.753</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.073</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>show_string_number_inst/cnt_ascii_num_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>show_string_number_inst/ascii_num_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>332</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C9[0][B]</td>
<td>show_string_number_inst/cnt_ascii_num_1_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>45</td>
<td>R4C9[0][B]</td>
<td style=" font-weight:bold;">show_string_number_inst/cnt_ascii_num_1_s0/Q</td>
</tr>
<tr>
<td>3.679</td>
<td>1.995</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C5[3][B]</td>
<td>show_string_number_inst/n822_s19/I1</td>
</tr>
<tr>
<td>4.305</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R7C5[3][B]</td>
<td style=" background: #97FFFF;">show_string_number_inst/n822_s19/F</td>
</tr>
<tr>
<td>5.631</td>
<td>1.326</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C5[2][A]</td>
<td>show_string_number_inst/n831_s23/I1</td>
</tr>
<tr>
<td>6.257</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C5[2][A]</td>
<td style=" background: #97FFFF;">show_string_number_inst/n831_s23/F</td>
</tr>
<tr>
<td>6.263</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C5[1][A]</td>
<td>show_string_number_inst/n831_s17/I2</td>
</tr>
<tr>
<td>7.085</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C5[1][A]</td>
<td style=" background: #97FFFF;">show_string_number_inst/n831_s17/F</td>
</tr>
<tr>
<td>8.544</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C7[2][B]</td>
<td>show_string_number_inst/n825_s16/I3</td>
</tr>
<tr>
<td>9.170</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C7[2][B]</td>
<td style=" background: #97FFFF;">show_string_number_inst/n825_s16/F</td>
</tr>
<tr>
<td>9.974</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C6[0][B]</td>
<td>show_string_number_inst/n825_s13/I3</td>
</tr>
<tr>
<td>11.073</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C6[0][B]</td>
<td style=" background: #97FFFF;">show_string_number_inst/n825_s13/F</td>
</tr>
<tr>
<td>11.073</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C6[0][B]</td>
<td style=" font-weight:bold;">show_string_number_inst/ascii_num_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>332</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C6[0][B]</td>
<td>show_string_number_inst/ascii_num_2_s0/CLK</td>
</tr>
<tr>
<td>20.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C6[0][B]</td>
<td>show_string_number_inst/ascii_num_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.799, 38.579%; route: 5.590, 56.766%; tC2Q: 0.458, 4.654%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.787</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.039</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>show_string_number_inst/cnt_ascii_num_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>show_string_number_inst/ascii_num_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>332</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C10[0][A]</td>
<td>show_string_number_inst/cnt_ascii_num_6_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R4C10[0][A]</td>
<td style=" font-weight:bold;">show_string_number_inst/cnt_ascii_num_6_s0/Q</td>
</tr>
<tr>
<td>2.522</td>
<td>0.838</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C9[3][A]</td>
<td>show_string_number_inst/n1408_s2/I1</td>
</tr>
<tr>
<td>3.621</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R3C9[3][A]</td>
<td style=" background: #97FFFF;">show_string_number_inst/n1408_s2/F</td>
</tr>
<tr>
<td>5.604</td>
<td>1.982</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C6[0][B]</td>
<td>show_string_number_inst/n819_s22/I2</td>
</tr>
<tr>
<td>6.703</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C6[0][B]</td>
<td style=" background: #97FFFF;">show_string_number_inst/n819_s22/F</td>
</tr>
<tr>
<td>6.708</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C6[1][A]</td>
<td>show_string_number_inst/n819_s20/I0</td>
</tr>
<tr>
<td>7.807</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C6[1][A]</td>
<td style=" background: #97FFFF;">show_string_number_inst/n819_s20/F</td>
</tr>
<tr>
<td>8.297</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C6[3][B]</td>
<td>show_string_number_inst/n819_s17/I2</td>
</tr>
<tr>
<td>9.119</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C6[3][B]</td>
<td style=" background: #97FFFF;">show_string_number_inst/n819_s17/F</td>
</tr>
<tr>
<td>9.940</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C6[0][B]</td>
<td>show_string_number_inst/n819_s14/I3</td>
</tr>
<tr>
<td>11.039</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C6[0][B]</td>
<td style=" background: #97FFFF;">show_string_number_inst/n819_s14/F</td>
</tr>
<tr>
<td>11.039</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C6[0][B]</td>
<td style=" font-weight:bold;">show_string_number_inst/ascii_num_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>332</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C6[0][B]</td>
<td>show_string_number_inst/ascii_num_4_s0/CLK</td>
</tr>
<tr>
<td>20.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C6[0][B]</td>
<td>show_string_number_inst/ascii_num_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.218, 53.173%; route: 4.137, 42.157%; tC2Q: 0.458, 4.671%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.966</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.830</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.796</td>
</tr>
<tr>
<td class="label">From</td>
<td>dht11_inst/n25_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>dht11_inst/clk_1M_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dht11_inst/clk_1M:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dht11_inst/clk_1M</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>111</td>
<td>R7C13[2][A]</td>
<td>dht11_inst/clk_1M_s0/Q</td>
</tr>
<tr>
<td>10.008</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C13[2][A]</td>
<td style=" font-weight:bold;">dht11_inst/n25_s4/I2</td>
</tr>
<tr>
<td>10.830</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C13[2][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n25_s4/F</td>
</tr>
<tr>
<td>10.830</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C13[2][A]</td>
<td style=" font-weight:bold;">dht11_inst/clk_1M_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>332</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C13[2][A]</td>
<td>dht11_inst/clk_1M_s0/CLK</td>
</tr>
<tr>
<td>21.196</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dht11_inst/clk_1M_s0</td>
</tr>
<tr>
<td>20.796</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C13[2][A]</td>
<td>dht11_inst/clk_1M_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.226</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 99.013%; route: 0.000, 0.000%; tC2Q: 0.008, 0.987%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.005</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.349</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.354</td>
</tr>
<tr>
<td class="label">From</td>
<td>S0/Q_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>H0/cntH_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CP_1Hz_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CP_1Hz_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CP_1Hz_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>R2C7[1][A]</td>
<td>U0/CP_1Hz_s0/Q</td>
</tr>
<tr>
<td>1.397</td>
<td>1.397</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[0][A]</td>
<td>S0/Q_0_s0/CLK</td>
</tr>
<tr>
<td>1.856</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R8C9[0][A]</td>
<td style=" font-weight:bold;">S0/Q_0_s0/Q</td>
</tr>
<tr>
<td>3.002</td>
<td>1.146</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[1][B]</td>
<td>n24_s0/I2</td>
</tr>
<tr>
<td>4.034</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R7C9[1][B]</td>
<td style=" background: #97FFFF;">n24_s0/F</td>
</tr>
<tr>
<td>4.056</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[3][A]</td>
<td>n37_s0/I3</td>
</tr>
<tr>
<td>5.155</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R7C9[3][A]</td>
<td style=" background: #97FFFF;">n37_s0/F</td>
</tr>
<tr>
<td>5.177</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[2][B]</td>
<td>MinH_EN_s0/I3</td>
</tr>
<tr>
<td>5.999</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R7C9[2][B]</td>
<td style=" background: #97FFFF;">MinH_EN_s0/F</td>
</tr>
<tr>
<td>7.164</td>
<td>1.166</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C8[2][B]</td>
<td>n63_s0/I3</td>
</tr>
<tr>
<td>7.790</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R7C8[2][B]</td>
<td style=" background: #97FFFF;">n63_s0/F</td>
</tr>
<tr>
<td>9.442</td>
<td>1.652</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C4[0][B]</td>
<td>H0/cntH_1_s2/I3</td>
</tr>
<tr>
<td>10.244</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C4[0][B]</td>
<td style=" background: #97FFFF;">H0/cntH_1_s2/F</td>
</tr>
<tr>
<td>11.349</td>
<td>1.105</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C4[0][A]</td>
<td style=" font-weight:bold;">H0/cntH_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CP_1Hz_Z</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>R2C7[1][A]</td>
<td>U0/CP_1Hz_s0/Q</td>
</tr>
<tr>
<td>21.397</td>
<td>1.397</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C4[0][A]</td>
<td>H0/cntH_1_s0/CLK</td>
</tr>
<tr>
<td>21.354</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C4[0][A]</td>
<td>H0/cntH_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.397, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.381, 44.023%; route: 5.112, 51.371%; tC2Q: 0.458, 4.606%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.397, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.162</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.634</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.796</td>
</tr>
<tr>
<td class="label">From</td>
<td>U0/n60_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>U0/CP_1Hz_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CP_1Hz_Z:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CP_1Hz_Z</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>25</td>
<td>R2C7[1][A]</td>
<td>U0/CP_1Hz_s0/Q</td>
</tr>
<tr>
<td>10.008</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C7[1][A]</td>
<td style=" font-weight:bold;">U0/n60_s0/I0</td>
</tr>
<tr>
<td>10.634</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C7[1][A]</td>
<td style=" background: #97FFFF;">U0/n60_s0/F</td>
</tr>
<tr>
<td>10.634</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C7[1][A]</td>
<td style=" font-weight:bold;">U0/CP_1Hz_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>332</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C7[1][A]</td>
<td>U0/CP_1Hz_s0/CLK</td>
</tr>
<tr>
<td>21.196</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>U0/CP_1Hz_s0</td>
</tr>
<tr>
<td>20.796</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C7[1][A]</td>
<td>U0/CP_1Hz_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.226</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 98.708%; route: 0.000, 0.000%; tC2Q: 0.008, 1.292%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.240</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.114</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.354</td>
</tr>
<tr>
<td class="label">From</td>
<td>S0/Q_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>H0/cntL_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CP_1Hz_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CP_1Hz_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CP_1Hz_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>R2C7[1][A]</td>
<td>U0/CP_1Hz_s0/Q</td>
</tr>
<tr>
<td>1.397</td>
<td>1.397</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[0][A]</td>
<td>S0/Q_0_s0/CLK</td>
</tr>
<tr>
<td>1.856</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R8C9[0][A]</td>
<td style=" font-weight:bold;">S0/Q_0_s0/Q</td>
</tr>
<tr>
<td>3.002</td>
<td>1.146</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[1][B]</td>
<td>n24_s0/I2</td>
</tr>
<tr>
<td>4.034</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R7C9[1][B]</td>
<td style=" background: #97FFFF;">n24_s0/F</td>
</tr>
<tr>
<td>4.056</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[3][A]</td>
<td>n37_s0/I3</td>
</tr>
<tr>
<td>5.155</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R7C9[3][A]</td>
<td style=" background: #97FFFF;">n37_s0/F</td>
</tr>
<tr>
<td>5.177</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[2][B]</td>
<td>MinH_EN_s0/I3</td>
</tr>
<tr>
<td>5.999</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R7C9[2][B]</td>
<td style=" background: #97FFFF;">MinH_EN_s0/F</td>
</tr>
<tr>
<td>7.164</td>
<td>1.166</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C8[2][B]</td>
<td>n63_s0/I3</td>
</tr>
<tr>
<td>7.790</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R7C8[2][B]</td>
<td style=" background: #97FFFF;">n63_s0/F</td>
</tr>
<tr>
<td>9.260</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C4[2][A]</td>
<td>H0/n55_s4/I3</td>
</tr>
<tr>
<td>10.321</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R4C4[2][A]</td>
<td style=" background: #97FFFF;">H0/n55_s4/F</td>
</tr>
<tr>
<td>11.114</td>
<td>0.793</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C4[1][A]</td>
<td style=" font-weight:bold;">H0/cntL_3_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CP_1Hz_Z</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>R2C7[1][A]</td>
<td>U0/CP_1Hz_s0/Q</td>
</tr>
<tr>
<td>21.397</td>
<td>1.397</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C4[1][A]</td>
<td>H0/cntL_3_s0/CLK</td>
</tr>
<tr>
<td>21.354</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C4[1][A]</td>
<td>H0/cntL_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.397, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.640, 47.752%; route: 4.619, 47.531%; tC2Q: 0.458, 4.717%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.397, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.240</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.114</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.354</td>
</tr>
<tr>
<td class="label">From</td>
<td>S0/Q_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>H0/cntL_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CP_1Hz_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CP_1Hz_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CP_1Hz_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>R2C7[1][A]</td>
<td>U0/CP_1Hz_s0/Q</td>
</tr>
<tr>
<td>1.397</td>
<td>1.397</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[0][A]</td>
<td>S0/Q_0_s0/CLK</td>
</tr>
<tr>
<td>1.856</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R8C9[0][A]</td>
<td style=" font-weight:bold;">S0/Q_0_s0/Q</td>
</tr>
<tr>
<td>3.002</td>
<td>1.146</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[1][B]</td>
<td>n24_s0/I2</td>
</tr>
<tr>
<td>4.034</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R7C9[1][B]</td>
<td style=" background: #97FFFF;">n24_s0/F</td>
</tr>
<tr>
<td>4.056</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[3][A]</td>
<td>n37_s0/I3</td>
</tr>
<tr>
<td>5.155</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R7C9[3][A]</td>
<td style=" background: #97FFFF;">n37_s0/F</td>
</tr>
<tr>
<td>5.177</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[2][B]</td>
<td>MinH_EN_s0/I3</td>
</tr>
<tr>
<td>5.999</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R7C9[2][B]</td>
<td style=" background: #97FFFF;">MinH_EN_s0/F</td>
</tr>
<tr>
<td>7.164</td>
<td>1.166</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C8[2][B]</td>
<td>n63_s0/I3</td>
</tr>
<tr>
<td>7.790</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R7C8[2][B]</td>
<td style=" background: #97FFFF;">n63_s0/F</td>
</tr>
<tr>
<td>9.260</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C4[2][A]</td>
<td>H0/n55_s4/I3</td>
</tr>
<tr>
<td>10.321</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R4C4[2][A]</td>
<td style=" background: #97FFFF;">H0/n55_s4/F</td>
</tr>
<tr>
<td>11.114</td>
<td>0.793</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C4[2][A]</td>
<td style=" font-weight:bold;">H0/cntL_0_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CP_1Hz_Z</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>R2C7[1][A]</td>
<td>U0/CP_1Hz_s0/Q</td>
</tr>
<tr>
<td>21.397</td>
<td>1.397</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C4[2][A]</td>
<td>H0/cntL_0_s0/CLK</td>
</tr>
<tr>
<td>21.354</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C4[2][A]</td>
<td>H0/cntL_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.397, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.640, 47.752%; route: 4.619, 47.531%; tC2Q: 0.458, 4.717%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.397, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.685</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.374</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.059</td>
</tr>
<tr>
<td class="label">From</td>
<td>U0/n60_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>U0/CP_1Hz_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CP_1Hz_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CP_1Hz_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>R2C7[1][A]</td>
<td>U0/CP_1Hz_s0/Q</td>
</tr>
<tr>
<td>0.002</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C7[1][A]</td>
<td style=" font-weight:bold;">U0/n60_s0/I0</td>
</tr>
<tr>
<td>0.374</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C7[1][A]</td>
<td style=" background: #97FFFF;">U0/n60_s0/F</td>
</tr>
<tr>
<td>0.374</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C7[1][A]</td>
<td style=" font-weight:bold;">U0/CP_1Hz_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>332</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C7[1][A]</td>
<td>U0/CP_1Hz_s0/CLK</td>
</tr>
<tr>
<td>1.059</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>U0/CP_1Hz_s0</td>
</tr>
<tr>
<td>1.059</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C7[1][A]</td>
<td>U0/CP_1Hz_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 99.369%; route: 0.000, 0.000%; tC2Q: 0.002, 0.631%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.501</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.558</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.059</td>
</tr>
<tr>
<td class="label">From</td>
<td>dht11_inst/n25_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>dht11_inst/clk_1M_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dht11_inst/clk_1M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dht11_inst/clk_1M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>111</td>
<td>R7C13[2][A]</td>
<td>dht11_inst/clk_1M_s0/Q</td>
</tr>
<tr>
<td>0.002</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C13[2][A]</td>
<td style=" font-weight:bold;">dht11_inst/n25_s4/I2</td>
</tr>
<tr>
<td>0.558</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C13[2][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n25_s4/F</td>
</tr>
<tr>
<td>0.558</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C13[2][A]</td>
<td style=" font-weight:bold;">dht11_inst/clk_1M_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>332</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C13[2][A]</td>
<td>dht11_inst/clk_1M_s0/CLK</td>
</tr>
<tr>
<td>1.059</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dht11_inst/clk_1M_s0</td>
</tr>
<tr>
<td>1.059</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C13[2][A]</td>
<td>dht11_inst/clk_1M_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 99.577%; route: 0.000, 0.000%; tC2Q: 0.002, 0.423%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.265</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.324</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.059</td>
</tr>
<tr>
<td class="label">From</td>
<td>dht11_inst/humi_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>show_string_number_inst/inner_humi_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dht11_inst/clk_1M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dht11_inst/clk_1M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>111</td>
<td>R7C13[2][A]</td>
<td>dht11_inst/clk_1M_s0/Q</td>
</tr>
<tr>
<td>0.755</td>
<td>0.755</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C11[1][B]</td>
<td>dht11_inst/humi_6_s0/CLK</td>
</tr>
<tr>
<td>1.088</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R10C11[1][B]</td>
<td style=" font-weight:bold;">dht11_inst/humi_6_s0/Q</td>
</tr>
<tr>
<td>1.324</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C11[2][A]</td>
<td style=" font-weight:bold;">show_string_number_inst/inner_humi_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>332</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C11[2][A]</td>
<td>show_string_number_inst/inner_humi_6_s0/CLK</td>
</tr>
<tr>
<td>1.059</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>show_string_number_inst/inner_humi_6_s0</td>
</tr>
<tr>
<td>1.059</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R10C11[2][A]</td>
<td>show_string_number_inst/inner_humi_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.274</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.755, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.236, 41.492%; tC2Q: 0.333, 58.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.265</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.324</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.059</td>
</tr>
<tr>
<td class="label">From</td>
<td>dht11_inst/temp_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>show_string_number_inst/inner_temp_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dht11_inst/clk_1M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dht11_inst/clk_1M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>111</td>
<td>R7C13[2][A]</td>
<td>dht11_inst/clk_1M_s0/Q</td>
</tr>
<tr>
<td>0.755</td>
<td>0.755</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C11[2][A]</td>
<td>dht11_inst/temp_1_s0/CLK</td>
</tr>
<tr>
<td>1.088</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R7C11[2][A]</td>
<td style=" font-weight:bold;">dht11_inst/temp_1_s0/Q</td>
</tr>
<tr>
<td>1.324</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C11[1][A]</td>
<td style=" font-weight:bold;">show_string_number_inst/inner_temp_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>332</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C11[1][A]</td>
<td>show_string_number_inst/inner_temp_1_s0/CLK</td>
</tr>
<tr>
<td>1.059</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>show_string_number_inst/inner_temp_1_s0</td>
</tr>
<tr>
<td>1.059</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C11[1][A]</td>
<td>show_string_number_inst/inner_temp_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.274</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.755, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.236, 41.492%; tC2Q: 0.333, 58.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.529</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.588</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.059</td>
</tr>
<tr>
<td class="label">From</td>
<td>dht11_inst/humi_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>show_string_number_inst/inner_humi_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dht11_inst/clk_1M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dht11_inst/clk_1M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>111</td>
<td>R7C13[2][A]</td>
<td>dht11_inst/clk_1M_s0/Q</td>
</tr>
<tr>
<td>0.755</td>
<td>0.755</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C10[1][A]</td>
<td>dht11_inst/humi_4_s0/CLK</td>
</tr>
<tr>
<td>1.088</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R9C10[1][A]</td>
<td style=" font-weight:bold;">dht11_inst/humi_4_s0/Q</td>
</tr>
<tr>
<td>1.588</td>
<td>0.500</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C8[2][A]</td>
<td style=" font-weight:bold;">show_string_number_inst/inner_humi_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>332</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C8[2][A]</td>
<td>show_string_number_inst/inner_humi_4_s0/CLK</td>
</tr>
<tr>
<td>1.059</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>show_string_number_inst/inner_humi_4_s0</td>
</tr>
<tr>
<td>1.059</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C8[2][A]</td>
<td>show_string_number_inst/inner_humi_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.274</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.755, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.500, 60.007%; tC2Q: 0.333, 39.993%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.529</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.588</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.059</td>
</tr>
<tr>
<td class="label">From</td>
<td>dht11_inst/humi_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>show_string_number_inst/inner_humi_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dht11_inst/clk_1M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dht11_inst/clk_1M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>111</td>
<td>R7C13[2][A]</td>
<td>dht11_inst/clk_1M_s0/Q</td>
</tr>
<tr>
<td>0.755</td>
<td>0.755</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C10[0][A]</td>
<td>dht11_inst/humi_7_s0/CLK</td>
</tr>
<tr>
<td>1.088</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R9C10[0][A]</td>
<td style=" font-weight:bold;">dht11_inst/humi_7_s0/Q</td>
</tr>
<tr>
<td>1.588</td>
<td>0.500</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C8[1][B]</td>
<td style=" font-weight:bold;">show_string_number_inst/inner_humi_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>332</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C8[1][B]</td>
<td>show_string_number_inst/inner_humi_7_s0/CLK</td>
</tr>
<tr>
<td>1.059</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>show_string_number_inst/inner_humi_7_s0</td>
</tr>
<tr>
<td>1.059</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C8[1][B]</td>
<td>show_string_number_inst/inner_humi_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.274</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.755, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.500, 60.007%; tC2Q: 0.333, 39.993%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.529</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.588</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.059</td>
</tr>
<tr>
<td class="label">From</td>
<td>dht11_inst/temp_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>show_string_number_inst/inner_temp_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dht11_inst/clk_1M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dht11_inst/clk_1M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>111</td>
<td>R7C13[2][A]</td>
<td>dht11_inst/clk_1M_s0/Q</td>
</tr>
<tr>
<td>0.755</td>
<td>0.755</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C10[1][B]</td>
<td>dht11_inst/temp_2_s0/CLK</td>
</tr>
<tr>
<td>1.088</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R9C10[1][B]</td>
<td style=" font-weight:bold;">dht11_inst/temp_2_s0/Q</td>
</tr>
<tr>
<td>1.588</td>
<td>0.500</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C9[2][B]</td>
<td style=" font-weight:bold;">show_string_number_inst/inner_temp_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>332</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C9[2][B]</td>
<td>show_string_number_inst/inner_temp_2_s0/CLK</td>
</tr>
<tr>
<td>1.059</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>show_string_number_inst/inner_temp_2_s0</td>
</tr>
<tr>
<td>1.059</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C9[2][B]</td>
<td>show_string_number_inst/inner_temp_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.274</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.755, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.500, 60.007%; tC2Q: 0.333, 39.993%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.529</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.588</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.059</td>
</tr>
<tr>
<td class="label">From</td>
<td>dht11_inst/temp_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>show_string_number_inst/inner_temp_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dht11_inst/clk_1M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dht11_inst/clk_1M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>111</td>
<td>R7C13[2][A]</td>
<td>dht11_inst/clk_1M_s0/Q</td>
</tr>
<tr>
<td>0.755</td>
<td>0.755</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C12[2][A]</td>
<td>dht11_inst/temp_3_s0/CLK</td>
</tr>
<tr>
<td>1.088</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R8C12[2][A]</td>
<td style=" font-weight:bold;">dht11_inst/temp_3_s0/Q</td>
</tr>
<tr>
<td>1.588</td>
<td>0.500</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C11[2][A]</td>
<td style=" font-weight:bold;">show_string_number_inst/inner_temp_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>332</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C11[2][A]</td>
<td>show_string_number_inst/inner_temp_3_s0/CLK</td>
</tr>
<tr>
<td>1.059</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>show_string_number_inst/inner_temp_3_s0</td>
</tr>
<tr>
<td>1.059</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C11[2][A]</td>
<td>show_string_number_inst/inner_temp_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.274</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.755, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.500, 60.007%; tC2Q: 0.333, 39.993%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.570</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.599</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>show_string_number_inst/inner_humi_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>show_string_number_inst/decimal_humi_ones_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>332</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[0][A]</td>
<td>show_string_number_inst/inner_humi_0_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R5C9[0][A]</td>
<td style=" font-weight:bold;">show_string_number_inst/inner_humi_0_s0/Q</td>
</tr>
<tr>
<td>1.599</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[0][B]</td>
<td style=" font-weight:bold;">show_string_number_inst/decimal_humi_ones_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>332</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[0][B]</td>
<td>show_string_number_inst/decimal_humi_ones_0_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C9[0][B]</td>
<td>show_string_number_inst/decimal_humi_ones_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.236, 41.492%; tC2Q: 0.333, 58.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.570</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.599</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>show_string_number_inst/decimal_temp_ones_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>show_string_number_inst/ascii_temp_ones_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>332</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C6[1][B]</td>
<td>show_string_number_inst/decimal_temp_ones_3_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R3C6[1][B]</td>
<td style=" font-weight:bold;">show_string_number_inst/decimal_temp_ones_3_s0/Q</td>
</tr>
<tr>
<td>1.599</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C6[1][A]</td>
<td style=" font-weight:bold;">show_string_number_inst/ascii_temp_ones_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>332</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C6[1][A]</td>
<td>show_string_number_inst/ascii_temp_ones_3_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C6[1][A]</td>
<td>show_string_number_inst/ascii_temp_ones_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.236, 41.492%; tC2Q: 0.333, 58.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.570</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.599</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>show_string_number_inst/inner_temp_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>show_string_number_inst/decimal_temp_ones_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>332</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[1][A]</td>
<td>show_string_number_inst/inner_temp_0_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R7C9[1][A]</td>
<td style=" font-weight:bold;">show_string_number_inst/inner_temp_0_s0/Q</td>
</tr>
<tr>
<td>1.599</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[1][B]</td>
<td style=" font-weight:bold;">show_string_number_inst/decimal_temp_ones_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>332</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[1][B]</td>
<td>show_string_number_inst/decimal_temp_ones_0_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C9[1][B]</td>
<td>show_string_number_inst/decimal_temp_ones_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.236, 41.492%; tC2Q: 0.333, 58.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.570</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.599</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>show_string_number_inst/decimal_second_ones_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>show_string_number_inst/ascii_second_ones_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>332</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C5[0][A]</td>
<td>show_string_number_inst/decimal_second_ones_0_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R4C5[0][A]</td>
<td style=" font-weight:bold;">show_string_number_inst/decimal_second_ones_0_s0/Q</td>
</tr>
<tr>
<td>1.599</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C5[2][A]</td>
<td style=" font-weight:bold;">show_string_number_inst/ascii_second_ones_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>332</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C5[2][A]</td>
<td>show_string_number_inst/ascii_second_ones_0_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C5[2][A]</td>
<td>show_string_number_inst/ascii_second_ones_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.236, 41.492%; tC2Q: 0.333, 58.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.570</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.599</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>show_string_number_inst/decimal_second_tens_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>show_string_number_inst/ascii_second_tens_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>332</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C7[2][B]</td>
<td>show_string_number_inst/decimal_second_tens_2_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R9C7[2][B]</td>
<td style=" font-weight:bold;">show_string_number_inst/decimal_second_tens_2_s0/Q</td>
</tr>
<tr>
<td>1.599</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C7[1][B]</td>
<td style=" font-weight:bold;">show_string_number_inst/ascii_second_tens_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>332</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C7[1][B]</td>
<td>show_string_number_inst/ascii_second_tens_2_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C7[1][B]</td>
<td>show_string_number_inst/ascii_second_tens_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.236, 41.492%; tC2Q: 0.333, 58.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.570</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.599</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>show_string_number_inst/inner_second_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>show_string_number_inst/decimal_second_ones_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>332</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C7[0][B]</td>
<td>show_string_number_inst/inner_second_1_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R8C7[0][B]</td>
<td style=" font-weight:bold;">show_string_number_inst/inner_second_1_s0/Q</td>
</tr>
<tr>
<td>1.599</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C7[2][A]</td>
<td style=" font-weight:bold;">show_string_number_inst/decimal_second_ones_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>332</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C7[2][A]</td>
<td>show_string_number_inst/decimal_second_ones_1_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C7[2][A]</td>
<td>show_string_number_inst/decimal_second_ones_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.236, 41.492%; tC2Q: 0.333, 58.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.570</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.599</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>show_string_number_inst/inner_second_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>show_string_number_inst/decimal_second_tens_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>332</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[2][A]</td>
<td>show_string_number_inst/inner_second_4_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R7C9[2][A]</td>
<td style=" font-weight:bold;">show_string_number_inst/inner_second_4_s0/Q</td>
</tr>
<tr>
<td>1.599</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[2][B]</td>
<td style=" font-weight:bold;">show_string_number_inst/decimal_second_tens_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>332</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[2][B]</td>
<td>show_string_number_inst/decimal_second_tens_0_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C9[2][B]</td>
<td>show_string_number_inst/decimal_second_tens_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.236, 41.492%; tC2Q: 0.333, 58.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.599</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.658</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.059</td>
</tr>
<tr>
<td class="label">From</td>
<td>dht11_inst/temp_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>show_string_number_inst/inner_temp_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dht11_inst/clk_1M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dht11_inst/clk_1M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>111</td>
<td>R7C13[2][A]</td>
<td>dht11_inst/clk_1M_s0/Q</td>
</tr>
<tr>
<td>0.755</td>
<td>0.755</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C12[2][B]</td>
<td>dht11_inst/temp_4_s0/CLK</td>
</tr>
<tr>
<td>1.088</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R8C12[2][B]</td>
<td style=" font-weight:bold;">dht11_inst/temp_4_s0/Q</td>
</tr>
<tr>
<td>1.658</td>
<td>0.570</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[2][A]</td>
<td style=" font-weight:bold;">show_string_number_inst/inner_temp_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>332</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[2][A]</td>
<td>show_string_number_inst/inner_temp_4_s0/CLK</td>
</tr>
<tr>
<td>1.059</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>show_string_number_inst/inner_temp_4_s0</td>
</tr>
<tr>
<td>1.059</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C9[2][A]</td>
<td>show_string_number_inst/inner_temp_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.274</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.755, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.570, 63.116%; tC2Q: 0.333, 36.884%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.599</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.658</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.059</td>
</tr>
<tr>
<td class="label">From</td>
<td>dht11_inst/temp_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>show_string_number_inst/inner_temp_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dht11_inst/clk_1M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dht11_inst/clk_1M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>111</td>
<td>R7C13[2][A]</td>
<td>dht11_inst/clk_1M_s0/Q</td>
</tr>
<tr>
<td>0.755</td>
<td>0.755</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C10[2][B]</td>
<td>dht11_inst/temp_6_s0/CLK</td>
</tr>
<tr>
<td>1.088</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R10C10[2][B]</td>
<td style=" font-weight:bold;">dht11_inst/temp_6_s0/Q</td>
</tr>
<tr>
<td>1.658</td>
<td>0.570</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C9[2][A]</td>
<td style=" font-weight:bold;">show_string_number_inst/inner_temp_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>332</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C9[2][A]</td>
<td>show_string_number_inst/inner_temp_6_s0/CLK</td>
</tr>
<tr>
<td>1.059</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>show_string_number_inst/inner_temp_6_s0</td>
</tr>
<tr>
<td>1.059</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C9[2][A]</td>
<td>show_string_number_inst/inner_temp_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.274</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.755, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.570, 63.116%; tC2Q: 0.333, 36.884%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.599</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.658</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.059</td>
</tr>
<tr>
<td class="label">From</td>
<td>dht11_inst/temp_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>show_string_number_inst/inner_temp_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dht11_inst/clk_1M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dht11_inst/clk_1M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>111</td>
<td>R7C13[2][A]</td>
<td>dht11_inst/clk_1M_s0/Q</td>
</tr>
<tr>
<td>0.755</td>
<td>0.755</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C10[0][B]</td>
<td>dht11_inst/temp_7_s0/CLK</td>
</tr>
<tr>
<td>1.088</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R10C10[0][B]</td>
<td style=" font-weight:bold;">dht11_inst/temp_7_s0/Q</td>
</tr>
<tr>
<td>1.658</td>
<td>0.570</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C9[1][B]</td>
<td style=" font-weight:bold;">show_string_number_inst/inner_temp_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>332</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C9[1][B]</td>
<td>show_string_number_inst/inner_temp_7_s0/CLK</td>
</tr>
<tr>
<td>1.059</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>show_string_number_inst/inner_temp_7_s0</td>
</tr>
<tr>
<td>1.059</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C9[1][B]</td>
<td>show_string_number_inst/inner_temp_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.274</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.755, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.570, 63.116%; tC2Q: 0.333, 36.884%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.681</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.864</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.183</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_show_char_inst/rom_addr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_show_char_inst/your_instance_name/prom_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>332</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C3[0][B]</td>
<td>lcd_show_char_inst/rom_addr_3_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R7C3[0][B]</td>
<td style=" font-weight:bold;">lcd_show_char_inst/rom_addr_3_s0/Q</td>
</tr>
<tr>
<td>1.864</td>
<td>0.501</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td style=" font-weight:bold;">lcd_show_char_inst/your_instance_name/prom_inst_0/AD[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>332</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td>lcd_show_char_inst/your_instance_name/prom_inst_0/CLK</td>
</tr>
<tr>
<td>1.183</td>
<td>0.154</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td>lcd_show_char_inst/your_instance_name/prom_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.501, 60.063%; tC2Q: 0.333, 39.937%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.737</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_show_char_inst/data_2_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_show_char_inst/data_2_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>332</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C2[0][A]</td>
<td>lcd_show_char_inst/data_2_s3/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C2[0][A]</td>
<td style=" font-weight:bold;">lcd_show_char_inst/data_2_s3/Q</td>
</tr>
<tr>
<td>1.365</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C2[0][A]</td>
<td>lcd_show_char_inst/n530_s3/I2</td>
</tr>
<tr>
<td>1.737</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C2[0][A]</td>
<td style=" background: #97FFFF;">lcd_show_char_inst/n530_s3/F</td>
</tr>
<tr>
<td>1.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C2[0][A]</td>
<td style=" font-weight:bold;">lcd_show_char_inst/data_2_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>332</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C2[0][A]</td>
<td>lcd_show_char_inst/data_2_s3/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C2[0][A]</td>
<td>lcd_show_char_inst/data_2_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.737</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_show_char_inst/cnt_wr_color_data_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_show_char_inst/cnt_wr_color_data_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>332</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C3[1][A]</td>
<td>lcd_show_char_inst/cnt_wr_color_data_4_s1/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R4C3[1][A]</td>
<td style=" font-weight:bold;">lcd_show_char_inst/cnt_wr_color_data_4_s1/Q</td>
</tr>
<tr>
<td>1.365</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C3[1][A]</td>
<td>lcd_show_char_inst/n285_s1/I0</td>
</tr>
<tr>
<td>1.737</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C3[1][A]</td>
<td style=" background: #97FFFF;">lcd_show_char_inst/n285_s1/F</td>
</tr>
<tr>
<td>1.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C3[1][A]</td>
<td style=" font-weight:bold;">lcd_show_char_inst/cnt_wr_color_data_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>332</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C3[1][A]</td>
<td>lcd_show_char_inst/cnt_wr_color_data_4_s1/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C3[1][A]</td>
<td>lcd_show_char_inst/cnt_wr_color_data_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.737</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>show_string_number_inst/cnt1_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>show_string_number_inst/cnt1_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>332</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C5[1][A]</td>
<td>show_string_number_inst/cnt1_2_s1/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R8C5[1][A]</td>
<td style=" font-weight:bold;">show_string_number_inst/cnt1_2_s1/Q</td>
</tr>
<tr>
<td>1.365</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C5[1][A]</td>
<td>show_string_number_inst/n18_s3/I1</td>
</tr>
<tr>
<td>1.737</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C5[1][A]</td>
<td style=" background: #97FFFF;">show_string_number_inst/n18_s3/F</td>
</tr>
<tr>
<td>1.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C5[1][A]</td>
<td style=" font-weight:bold;">show_string_number_inst/cnt1_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>332</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C5[1][A]</td>
<td>show_string_number_inst/cnt1_2_s1/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C5[1][A]</td>
<td>show_string_number_inst/cnt1_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.737</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>show_string_number_inst/cnt1_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>show_string_number_inst/cnt1_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>332</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C5[0][A]</td>
<td>show_string_number_inst/cnt1_3_s1/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R8C5[0][A]</td>
<td style=" font-weight:bold;">show_string_number_inst/cnt1_3_s1/Q</td>
</tr>
<tr>
<td>1.365</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C5[0][A]</td>
<td>show_string_number_inst/n17_s1/I3</td>
</tr>
<tr>
<td>1.737</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C5[0][A]</td>
<td style=" background: #97FFFF;">show_string_number_inst/n17_s1/F</td>
</tr>
<tr>
<td>1.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C5[0][A]</td>
<td style=" font-weight:bold;">show_string_number_inst/cnt1_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>332</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C5[0][A]</td>
<td>show_string_number_inst/cnt1_3_s1/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C5[0][A]</td>
<td>show_string_number_inst/cnt1_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.737</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_write_inst/sclk_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_write_inst/sclk_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>332</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C14[1][A]</td>
<td>lcd_write_inst/sclk_s2/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R3C14[1][A]</td>
<td style=" font-weight:bold;">lcd_write_inst/sclk_s2/Q</td>
</tr>
<tr>
<td>1.365</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C14[1][A]</td>
<td>lcd_write_inst/n137_s5/I0</td>
</tr>
<tr>
<td>1.737</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C14[1][A]</td>
<td style=" background: #97FFFF;">lcd_write_inst/n137_s5/F</td>
</tr>
<tr>
<td>1.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C14[1][A]</td>
<td style=" font-weight:bold;">lcd_write_inst/sclk_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>332</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C14[1][A]</td>
<td>lcd_write_inst/sclk_s2/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C14[1][A]</td>
<td>lcd_write_inst/sclk_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.737</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_init_inst/cnt_s5_num_9_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_init_inst/cnt_s5_num_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>332</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[1][A]</td>
<td>lcd_init_inst/cnt_s5_num_9_s1/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R9C16[1][A]</td>
<td style=" font-weight:bold;">lcd_init_inst/cnt_s5_num_9_s1/Q</td>
</tr>
<tr>
<td>1.365</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[1][A]</td>
<td>lcd_init_inst/n371_s1/I2</td>
</tr>
<tr>
<td>1.737</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C16[1][A]</td>
<td style=" background: #97FFFF;">lcd_init_inst/n371_s1/F</td>
</tr>
<tr>
<td>1.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C16[1][A]</td>
<td style=" font-weight:bold;">lcd_init_inst/cnt_s5_num_9_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>332</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[1][A]</td>
<td>lcd_init_inst/cnt_s5_num_9_s1/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C16[1][A]</td>
<td>lcd_init_inst/cnt_s5_num_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.220</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.470</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CP_1Hz_Z</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>S0/Q_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CP_1Hz_Z</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>U0/CP_1Hz_s0/Q</td>
</tr>
<tr>
<td>11.549</td>
<td>1.549</td>
<td>tNET</td>
<td>FF</td>
<td>S0/Q_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CP_1Hz_Z</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>U0/CP_1Hz_s0/Q</td>
</tr>
<tr>
<td>21.018</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>S0/Q_2_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.220</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.470</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CP_1Hz_Z</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>S0/Q_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CP_1Hz_Z</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>U0/CP_1Hz_s0/Q</td>
</tr>
<tr>
<td>11.549</td>
<td>1.549</td>
<td>tNET</td>
<td>FF</td>
<td>S0/Q_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CP_1Hz_Z</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>U0/CP_1Hz_s0/Q</td>
</tr>
<tr>
<td>21.018</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>S0/Q_1_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.220</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.470</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CP_1Hz_Z</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>S0/Q_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CP_1Hz_Z</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>U0/CP_1Hz_s0/Q</td>
</tr>
<tr>
<td>11.549</td>
<td>1.549</td>
<td>tNET</td>
<td>FF</td>
<td>S0/Q_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CP_1Hz_Z</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>U0/CP_1Hz_s0/Q</td>
</tr>
<tr>
<td>21.018</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>S0/Q_0_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.220</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.470</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CP_1Hz_Z</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>H0/cntH_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CP_1Hz_Z</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>U0/CP_1Hz_s0/Q</td>
</tr>
<tr>
<td>11.549</td>
<td>1.549</td>
<td>tNET</td>
<td>FF</td>
<td>H0/cntH_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CP_1Hz_Z</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>U0/CP_1Hz_s0/Q</td>
</tr>
<tr>
<td>21.018</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>H0/cntH_3_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.220</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.470</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CP_1Hz_Z</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>H0/cntH_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CP_1Hz_Z</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>U0/CP_1Hz_s0/Q</td>
</tr>
<tr>
<td>11.549</td>
<td>1.549</td>
<td>tNET</td>
<td>FF</td>
<td>H0/cntH_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CP_1Hz_Z</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>U0/CP_1Hz_s0/Q</td>
</tr>
<tr>
<td>21.018</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>H0/cntH_2_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.220</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.470</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CP_1Hz_Z</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>H0/cntH_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CP_1Hz_Z</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>U0/CP_1Hz_s0/Q</td>
</tr>
<tr>
<td>11.549</td>
<td>1.549</td>
<td>tNET</td>
<td>FF</td>
<td>H0/cntH_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CP_1Hz_Z</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>U0/CP_1Hz_s0/Q</td>
</tr>
<tr>
<td>21.018</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>H0/cntH_1_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.220</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.470</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CP_1Hz_Z</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>H0/cntH_0_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CP_1Hz_Z</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>U0/CP_1Hz_s0/Q</td>
</tr>
<tr>
<td>11.549</td>
<td>1.549</td>
<td>tNET</td>
<td>FF</td>
<td>H0/cntH_0_s2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CP_1Hz_Z</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>U0/CP_1Hz_s0/Q</td>
</tr>
<tr>
<td>21.018</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>H0/cntH_0_s2/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.220</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.470</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CP_1Hz_Z</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>H0/cntL_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CP_1Hz_Z</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>U0/CP_1Hz_s0/Q</td>
</tr>
<tr>
<td>11.549</td>
<td>1.549</td>
<td>tNET</td>
<td>FF</td>
<td>H0/cntL_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CP_1Hz_Z</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>U0/CP_1Hz_s0/Q</td>
</tr>
<tr>
<td>21.018</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>H0/cntL_3_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.220</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.470</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CP_1Hz_Z</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>S0/Q_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CP_1Hz_Z</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>U0/CP_1Hz_s0/Q</td>
</tr>
<tr>
<td>11.549</td>
<td>1.549</td>
<td>tNET</td>
<td>FF</td>
<td>S0/Q_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CP_1Hz_Z</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>U0/CP_1Hz_s0/Q</td>
</tr>
<tr>
<td>21.018</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>S0/Q_3_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.220</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.470</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CP_1Hz_Z</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>S1/Q_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CP_1Hz_Z</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>U0/CP_1Hz_s0/Q</td>
</tr>
<tr>
<td>11.549</td>
<td>1.549</td>
<td>tNET</td>
<td>FF</td>
<td>S1/Q_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CP_1Hz_Z</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>U0/CP_1Hz_s0/Q</td>
</tr>
<tr>
<td>21.018</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>S1/Q_2_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>332</td>
<td>xtal_clk_d</td>
<td>9.009</td>
<td>0.262</td>
</tr>
<tr>
<td>111</td>
<td>clk_1M</td>
<td>8.555</td>
<td>1.064</td>
</tr>
<tr>
<td>59</td>
<td>cur_state[0]</td>
<td>10.616</td>
<td>1.546</td>
</tr>
<tr>
<td>52</td>
<td>cnt_s4_num[1]</td>
<td>11.073</td>
<td>1.962</td>
</tr>
<tr>
<td>47</td>
<td>cnt_s4_num[4]</td>
<td>11.937</td>
<td>1.668</td>
</tr>
<tr>
<td>46</td>
<td>cnt_s4_num[3]</td>
<td>11.986</td>
<td>1.538</td>
</tr>
<tr>
<td>46</td>
<td>data_temp_39_6</td>
<td>14.010</td>
<td>1.681</td>
</tr>
<tr>
<td>45</td>
<td>cnt_s4_num[2]</td>
<td>11.617</td>
<td>1.549</td>
</tr>
<tr>
<td>45</td>
<td>cnt_ascii_num[1]</td>
<td>9.753</td>
<td>2.153</td>
</tr>
<tr>
<td>44</td>
<td>cnt_ascii_num[0]</td>
<td>10.408</td>
<td>1.367</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R2C2</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C3</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C4</td>
<td>100.00%</td>
</tr>
<tr>
<td>R7C14</td>
<td>100.00%</td>
</tr>
<tr>
<td>R7C17</td>
<td>100.00%</td>
</tr>
<tr>
<td>R7C19</td>
<td>100.00%</td>
</tr>
<tr>
<td>R7C18</td>
<td>100.00%</td>
</tr>
<tr>
<td>R7C15</td>
<td>100.00%</td>
</tr>
<tr>
<td>R7C10</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C13</td>
<td>100.00%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
