// Seed: 2798096880
module module_0 (
    input supply0 id_0,
    input supply1 id_1,
    input wand id_2,
    output wor id_3,
    input wire id_4,
    output wand id_5,
    input tri id_6,
    input uwire id_7,
    output supply1 id_8,
    input supply0 id_9,
    output supply1 id_10,
    output tri id_11,
    input wor id_12,
    input tri1 id_13,
    output tri id_14,
    input wand id_15
);
  assign id_10 = id_7;
endmodule
module module_1 #(
    parameter id_1 = 32'd56
) (
    input wire id_0,
    input supply0 _id_1,
    output supply0 id_2,
    input supply1 id_3,
    input wor id_4,
    input supply1 id_5,
    inout supply1 id_6,
    input wor id_7,
    input tri0 id_8,
    output uwire id_9,
    output wand id_10,
    input tri1 id_11,
    input supply0 id_12,
    output tri0 id_13
);
  localparam id_15 = 1 == 1;
  bit
      id_16 = 1,
      id_17,
      id_18,
      id_19 (
          id_4,
          -1
      ),
      id_20,
      id_21,
      id_22,
      id_23;
  wire id_24;
  always id_21 = #id_25 1 + -1'b0;
  module_0 modCall_1 (
      id_7,
      id_4,
      id_7,
      id_6,
      id_6,
      id_9,
      id_12,
      id_11,
      id_10,
      id_6,
      id_2,
      id_9,
      id_8,
      id_8,
      id_10,
      id_7
  );
  assign modCall_1.id_10 = 0;
  wire [-1 : id_1] id_26;
  xor primCall (
      id_2,
      id_16,
      id_24,
      id_17,
      id_19,
      id_7,
      id_4,
      id_18,
      id_12,
      id_25,
      id_21,
      id_20,
      id_0,
      id_15,
      id_8,
      id_3,
      id_23,
      id_11,
      id_6,
      id_5,
      id_22
  );
  logic id_27, id_28;
  wire id_29;
  assign id_21 = id_24;
  logic id_30;
  wire  id_31;
endmodule
