--------------------------------------------------------------------------------
Release 14.6 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml subsystem2_cw.twx subsystem2_cw.ncd -o subsystem2_cw.twr
subsystem2_cw.pcf -ucf subsystem2_cw.ucf

Design file:              subsystem2_cw.ncd
Physical constraint file: subsystem2_cw.pcf
Device,package,speed:     xc7k325t,ffg900,C,-2 (PRODUCTION 1.09 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk_2e6d98b4 = PERIOD TIMEGRP "clk_2e6d98b4" 20 ns HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 22566717 paths analyzed, 40083 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  11.134ns.
--------------------------------------------------------------------------------

Paths for end point subsystem2_x0/black_box/SYNC_DATAPATH/symAvgSum_247_3421 (SLICE_X50Y312.D1), 5992 paths
--------------------------------------------------------------------------------
Slack (setup path):     8.866ns (requirement - (data path - clock path skew + uncertainty))
  Source:               subsystem2_x0/black_box/SYNC_COUNTER/countsample_1 (FF)
  Destination:          subsystem2_x0/black_box/SYNC_DATAPATH/symAvgSum_247_3421 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.246ns (Levels of Logic = 8)
  Clock Path Skew:      0.147ns (1.224 - 1.077)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: subsystem2_x0/black_box/SYNC_COUNTER/countsample_1 to subsystem2_x0/black_box/SYNC_DATAPATH/symAvgSum_247_3421
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y228.BQ     Tcko                  0.223   subsystem2_x0/black_box/SYNC_COUNTER/countsample[3]
                                                       subsystem2_x0/black_box/SYNC_COUNTER/countsample_1
    SLICE_X120Y181.D4    net (fanout=1193)     3.062   subsystem2_x0/black_box/SYNC_COUNTER/countsample[1]
    SLICE_X120Y181.BMUX  Topdb                 0.286   subsystem2_x0/black_box/SYNC_DATAPATH/Mmux_n1400_12_f853
                                                       subsystem2_x0/black_box/SYNC_DATAPATH/Mmux_n1400_16113
                                                       subsystem2_x0/black_box/SYNC_DATAPATH/Mmux_n1400_14_f7_78
                                                       subsystem2_x0/black_box/SYNC_DATAPATH/Mmux_n1400_12_f8_52
    SLICE_X91Y208.A1     net (fanout=1)        1.451   subsystem2_x0/black_box/SYNC_DATAPATH/Mmux_n1400_12_f853
    SLICE_X91Y208.A      Tilo                  0.043   subsystem2_x0/black_box/SYNC_DATAPATH/Mmux_n1400_8_f78
                                                       subsystem2_x0/black_box/SYNC_DATAPATH/Mmux_n1400_8_f7_7
    SLICE_X72Y234.A2     net (fanout=1)        1.094   subsystem2_x0/black_box/SYNC_DATAPATH/Mmux_n1400_8_f78
    SLICE_X72Y234.A      Tilo                  0.043   subsystem2_x0/black_box/SYNC_DATAPATH/Mmux_n1400_68
                                                       subsystem2_x0/black_box/SYNC_DATAPATH/countsample[7]8
    SLICE_X52Y223.C2     net (fanout=3)        0.959   subsystem2_x0/black_box/SYNC_DATAPATH/n1400[2]
    SLICE_X52Y223.COUT   Topcyc                0.226   subsystem2_x0/black_box/SYNC_DATAPATH/Madd_countsample[7]_GND_261_o_add_36_OUT_cy[3]
                                                       subsystem2_x0/black_box/SYNC_DATAPATH/Madd_countsample[7]_GND_261_o_add_36_OUT_lut[2]
                                                       subsystem2_x0/black_box/SYNC_DATAPATH/Madd_countsample[7]_GND_261_o_add_36_OUT_cy[3]
    SLICE_X52Y224.CIN    net (fanout=1)        0.000   subsystem2_x0/black_box/SYNC_DATAPATH/Madd_countsample[7]_GND_261_o_add_36_OUT_cy[3]
    SLICE_X52Y224.COUT   Tbyp                  0.054   subsystem2_x0/black_box/SYNC_DATAPATH/Madd_countsample[7]_GND_261_o_add_36_OUT_cy[7]
                                                       subsystem2_x0/black_box/SYNC_DATAPATH/Madd_countsample[7]_GND_261_o_add_36_OUT_cy[7]
    SLICE_X52Y225.CIN    net (fanout=1)        0.007   subsystem2_x0/black_box/SYNC_DATAPATH/Madd_countsample[7]_GND_261_o_add_36_OUT_cy[7]
    SLICE_X52Y225.COUT   Tbyp                  0.054   subsystem2_x0/black_box/SYNC_DATAPATH/Madd_countsample[7]_GND_261_o_add_36_OUT_cy[11]
                                                       subsystem2_x0/black_box/SYNC_DATAPATH/Madd_countsample[7]_GND_261_o_add_36_OUT_cy[11]
    SLICE_X52Y226.CIN    net (fanout=1)        0.000   subsystem2_x0/black_box/SYNC_DATAPATH/Madd_countsample[7]_GND_261_o_add_36_OUT_cy[11]
    SLICE_X52Y226.BMUX   Tcinb                 0.247   subsystem2_x0/black_box/SYNC_DATAPATH/countsample[7]_GND_261_o_add_36_OUT[15]
                                                       subsystem2_x0/black_box/SYNC_DATAPATH/Madd_countsample[7]_GND_261_o_add_36_OUT_xor[15]
    SLICE_X50Y312.D1     net (fanout=248)      3.520   subsystem2_x0/black_box/SYNC_DATAPATH/countsample[7]_GND_261_o_add_36_OUT[13]
    SLICE_X50Y312.CLK    Tas                  -0.023   subsystem2_x0/black_box/SYNC_DATAPATH/symAvgSum_247[3421]
                                                       subsystem2_x0/black_box/SYNC_DATAPATH/Mmux_symAvgSum[34][15]_countsample[7]_mux_251_OUT51
                                                       subsystem2_x0/black_box/SYNC_DATAPATH/symAvgSum_247_3421
    -------------------------------------------------  ---------------------------
    Total                                     11.246ns (1.153ns logic, 10.093ns route)
                                                       (10.3% logic, 89.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.893ns (requirement - (data path - clock path skew + uncertainty))
  Source:               subsystem2_x0/black_box/SYNC_COUNTER/countsample_1 (FF)
  Destination:          subsystem2_x0/black_box/SYNC_DATAPATH/symAvgSum_247_3421 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.219ns (Levels of Logic = 8)
  Clock Path Skew:      0.147ns (1.224 - 1.077)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: subsystem2_x0/black_box/SYNC_COUNTER/countsample_1 to subsystem2_x0/black_box/SYNC_DATAPATH/symAvgSum_247_3421
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y228.BQ     Tcko                  0.223   subsystem2_x0/black_box/SYNC_COUNTER/countsample[3]
                                                       subsystem2_x0/black_box/SYNC_COUNTER/countsample_1
    SLICE_X120Y181.B4    net (fanout=1193)     3.052   subsystem2_x0/black_box/SYNC_COUNTER/countsample[1]
    SLICE_X120Y181.BMUX  Topbb                 0.269   subsystem2_x0/black_box/SYNC_DATAPATH/Mmux_n1400_12_f853
                                                       subsystem2_x0/black_box/SYNC_DATAPATH/Mmux_n1400_15176
                                                       subsystem2_x0/black_box/SYNC_DATAPATH/Mmux_n1400_13_f7_96
                                                       subsystem2_x0/black_box/SYNC_DATAPATH/Mmux_n1400_12_f8_52
    SLICE_X91Y208.A1     net (fanout=1)        1.451   subsystem2_x0/black_box/SYNC_DATAPATH/Mmux_n1400_12_f853
    SLICE_X91Y208.A      Tilo                  0.043   subsystem2_x0/black_box/SYNC_DATAPATH/Mmux_n1400_8_f78
                                                       subsystem2_x0/black_box/SYNC_DATAPATH/Mmux_n1400_8_f7_7
    SLICE_X72Y234.A2     net (fanout=1)        1.094   subsystem2_x0/black_box/SYNC_DATAPATH/Mmux_n1400_8_f78
    SLICE_X72Y234.A      Tilo                  0.043   subsystem2_x0/black_box/SYNC_DATAPATH/Mmux_n1400_68
                                                       subsystem2_x0/black_box/SYNC_DATAPATH/countsample[7]8
    SLICE_X52Y223.C2     net (fanout=3)        0.959   subsystem2_x0/black_box/SYNC_DATAPATH/n1400[2]
    SLICE_X52Y223.COUT   Topcyc                0.226   subsystem2_x0/black_box/SYNC_DATAPATH/Madd_countsample[7]_GND_261_o_add_36_OUT_cy[3]
                                                       subsystem2_x0/black_box/SYNC_DATAPATH/Madd_countsample[7]_GND_261_o_add_36_OUT_lut[2]
                                                       subsystem2_x0/black_box/SYNC_DATAPATH/Madd_countsample[7]_GND_261_o_add_36_OUT_cy[3]
    SLICE_X52Y224.CIN    net (fanout=1)        0.000   subsystem2_x0/black_box/SYNC_DATAPATH/Madd_countsample[7]_GND_261_o_add_36_OUT_cy[3]
    SLICE_X52Y224.COUT   Tbyp                  0.054   subsystem2_x0/black_box/SYNC_DATAPATH/Madd_countsample[7]_GND_261_o_add_36_OUT_cy[7]
                                                       subsystem2_x0/black_box/SYNC_DATAPATH/Madd_countsample[7]_GND_261_o_add_36_OUT_cy[7]
    SLICE_X52Y225.CIN    net (fanout=1)        0.007   subsystem2_x0/black_box/SYNC_DATAPATH/Madd_countsample[7]_GND_261_o_add_36_OUT_cy[7]
    SLICE_X52Y225.COUT   Tbyp                  0.054   subsystem2_x0/black_box/SYNC_DATAPATH/Madd_countsample[7]_GND_261_o_add_36_OUT_cy[11]
                                                       subsystem2_x0/black_box/SYNC_DATAPATH/Madd_countsample[7]_GND_261_o_add_36_OUT_cy[11]
    SLICE_X52Y226.CIN    net (fanout=1)        0.000   subsystem2_x0/black_box/SYNC_DATAPATH/Madd_countsample[7]_GND_261_o_add_36_OUT_cy[11]
    SLICE_X52Y226.BMUX   Tcinb                 0.247   subsystem2_x0/black_box/SYNC_DATAPATH/countsample[7]_GND_261_o_add_36_OUT[15]
                                                       subsystem2_x0/black_box/SYNC_DATAPATH/Madd_countsample[7]_GND_261_o_add_36_OUT_xor[15]
    SLICE_X50Y312.D1     net (fanout=248)      3.520   subsystem2_x0/black_box/SYNC_DATAPATH/countsample[7]_GND_261_o_add_36_OUT[13]
    SLICE_X50Y312.CLK    Tas                  -0.023   subsystem2_x0/black_box/SYNC_DATAPATH/symAvgSum_247[3421]
                                                       subsystem2_x0/black_box/SYNC_DATAPATH/Mmux_symAvgSum[34][15]_countsample[7]_mux_251_OUT51
                                                       subsystem2_x0/black_box/SYNC_DATAPATH/symAvgSum_247_3421
    -------------------------------------------------  ---------------------------
    Total                                     11.219ns (1.136ns logic, 10.083ns route)
                                                       (10.1% logic, 89.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.939ns (requirement - (data path - clock path skew + uncertainty))
  Source:               subsystem2_x0/black_box/SYNC_COUNTER/countsample_0 (FF)
  Destination:          subsystem2_x0/black_box/SYNC_DATAPATH/symAvgSum_247_3421 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.173ns (Levels of Logic = 8)
  Clock Path Skew:      0.147ns (1.224 - 1.077)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: subsystem2_x0/black_box/SYNC_COUNTER/countsample_0 to subsystem2_x0/black_box/SYNC_DATAPATH/symAvgSum_247_3421
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y228.AQ     Tcko                  0.223   subsystem2_x0/black_box/SYNC_COUNTER/countsample[3]
                                                       subsystem2_x0/black_box/SYNC_COUNTER/countsample_0
    SLICE_X120Y181.A1    net (fanout=1701)     3.004   subsystem2_x0/black_box/SYNC_COUNTER/countsample[0]
    SLICE_X120Y181.BMUX  Topab                 0.271   subsystem2_x0/black_box/SYNC_DATAPATH/Mmux_n1400_12_f853
                                                       subsystem2_x0/black_box/SYNC_DATAPATH/Mmux_n1400_14142
                                                       subsystem2_x0/black_box/SYNC_DATAPATH/Mmux_n1400_13_f7_96
                                                       subsystem2_x0/black_box/SYNC_DATAPATH/Mmux_n1400_12_f8_52
    SLICE_X91Y208.A1     net (fanout=1)        1.451   subsystem2_x0/black_box/SYNC_DATAPATH/Mmux_n1400_12_f853
    SLICE_X91Y208.A      Tilo                  0.043   subsystem2_x0/black_box/SYNC_DATAPATH/Mmux_n1400_8_f78
                                                       subsystem2_x0/black_box/SYNC_DATAPATH/Mmux_n1400_8_f7_7
    SLICE_X72Y234.A2     net (fanout=1)        1.094   subsystem2_x0/black_box/SYNC_DATAPATH/Mmux_n1400_8_f78
    SLICE_X72Y234.A      Tilo                  0.043   subsystem2_x0/black_box/SYNC_DATAPATH/Mmux_n1400_68
                                                       subsystem2_x0/black_box/SYNC_DATAPATH/countsample[7]8
    SLICE_X52Y223.C2     net (fanout=3)        0.959   subsystem2_x0/black_box/SYNC_DATAPATH/n1400[2]
    SLICE_X52Y223.COUT   Topcyc                0.226   subsystem2_x0/black_box/SYNC_DATAPATH/Madd_countsample[7]_GND_261_o_add_36_OUT_cy[3]
                                                       subsystem2_x0/black_box/SYNC_DATAPATH/Madd_countsample[7]_GND_261_o_add_36_OUT_lut[2]
                                                       subsystem2_x0/black_box/SYNC_DATAPATH/Madd_countsample[7]_GND_261_o_add_36_OUT_cy[3]
    SLICE_X52Y224.CIN    net (fanout=1)        0.000   subsystem2_x0/black_box/SYNC_DATAPATH/Madd_countsample[7]_GND_261_o_add_36_OUT_cy[3]
    SLICE_X52Y224.COUT   Tbyp                  0.054   subsystem2_x0/black_box/SYNC_DATAPATH/Madd_countsample[7]_GND_261_o_add_36_OUT_cy[7]
                                                       subsystem2_x0/black_box/SYNC_DATAPATH/Madd_countsample[7]_GND_261_o_add_36_OUT_cy[7]
    SLICE_X52Y225.CIN    net (fanout=1)        0.007   subsystem2_x0/black_box/SYNC_DATAPATH/Madd_countsample[7]_GND_261_o_add_36_OUT_cy[7]
    SLICE_X52Y225.COUT   Tbyp                  0.054   subsystem2_x0/black_box/SYNC_DATAPATH/Madd_countsample[7]_GND_261_o_add_36_OUT_cy[11]
                                                       subsystem2_x0/black_box/SYNC_DATAPATH/Madd_countsample[7]_GND_261_o_add_36_OUT_cy[11]
    SLICE_X52Y226.CIN    net (fanout=1)        0.000   subsystem2_x0/black_box/SYNC_DATAPATH/Madd_countsample[7]_GND_261_o_add_36_OUT_cy[11]
    SLICE_X52Y226.BMUX   Tcinb                 0.247   subsystem2_x0/black_box/SYNC_DATAPATH/countsample[7]_GND_261_o_add_36_OUT[15]
                                                       subsystem2_x0/black_box/SYNC_DATAPATH/Madd_countsample[7]_GND_261_o_add_36_OUT_xor[15]
    SLICE_X50Y312.D1     net (fanout=248)      3.520   subsystem2_x0/black_box/SYNC_DATAPATH/countsample[7]_GND_261_o_add_36_OUT[13]
    SLICE_X50Y312.CLK    Tas                  -0.023   subsystem2_x0/black_box/SYNC_DATAPATH/symAvgSum_247[3421]
                                                       subsystem2_x0/black_box/SYNC_DATAPATH/Mmux_symAvgSum[34][15]_countsample[7]_mux_251_OUT51
                                                       subsystem2_x0/black_box/SYNC_DATAPATH/symAvgSum_247_3421
    -------------------------------------------------  ---------------------------
    Total                                     11.173ns (1.138ns logic, 10.035ns route)
                                                       (10.2% logic, 89.8% route)

--------------------------------------------------------------------------------

Paths for end point subsystem2_x0/black_box/SYNC_DATAPATH/symAvgSum_247_3341 (SLICE_X52Y310.D1), 5992 paths
--------------------------------------------------------------------------------
Slack (setup path):     8.886ns (requirement - (data path - clock path skew + uncertainty))
  Source:               subsystem2_x0/black_box/SYNC_COUNTER/countsample_1 (FF)
  Destination:          subsystem2_x0/black_box/SYNC_DATAPATH/symAvgSum_247_3341 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.228ns (Levels of Logic = 8)
  Clock Path Skew:      0.149ns (1.226 - 1.077)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: subsystem2_x0/black_box/SYNC_COUNTER/countsample_1 to subsystem2_x0/black_box/SYNC_DATAPATH/symAvgSum_247_3341
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y228.BQ     Tcko                  0.223   subsystem2_x0/black_box/SYNC_COUNTER/countsample[3]
                                                       subsystem2_x0/black_box/SYNC_COUNTER/countsample_1
    SLICE_X120Y181.D4    net (fanout=1193)     3.062   subsystem2_x0/black_box/SYNC_COUNTER/countsample[1]
    SLICE_X120Y181.BMUX  Topdb                 0.286   subsystem2_x0/black_box/SYNC_DATAPATH/Mmux_n1400_12_f853
                                                       subsystem2_x0/black_box/SYNC_DATAPATH/Mmux_n1400_16113
                                                       subsystem2_x0/black_box/SYNC_DATAPATH/Mmux_n1400_14_f7_78
                                                       subsystem2_x0/black_box/SYNC_DATAPATH/Mmux_n1400_12_f8_52
    SLICE_X91Y208.A1     net (fanout=1)        1.451   subsystem2_x0/black_box/SYNC_DATAPATH/Mmux_n1400_12_f853
    SLICE_X91Y208.A      Tilo                  0.043   subsystem2_x0/black_box/SYNC_DATAPATH/Mmux_n1400_8_f78
                                                       subsystem2_x0/black_box/SYNC_DATAPATH/Mmux_n1400_8_f7_7
    SLICE_X72Y234.A2     net (fanout=1)        1.094   subsystem2_x0/black_box/SYNC_DATAPATH/Mmux_n1400_8_f78
    SLICE_X72Y234.A      Tilo                  0.043   subsystem2_x0/black_box/SYNC_DATAPATH/Mmux_n1400_68
                                                       subsystem2_x0/black_box/SYNC_DATAPATH/countsample[7]8
    SLICE_X52Y223.C2     net (fanout=3)        0.959   subsystem2_x0/black_box/SYNC_DATAPATH/n1400[2]
    SLICE_X52Y223.COUT   Topcyc                0.226   subsystem2_x0/black_box/SYNC_DATAPATH/Madd_countsample[7]_GND_261_o_add_36_OUT_cy[3]
                                                       subsystem2_x0/black_box/SYNC_DATAPATH/Madd_countsample[7]_GND_261_o_add_36_OUT_lut[2]
                                                       subsystem2_x0/black_box/SYNC_DATAPATH/Madd_countsample[7]_GND_261_o_add_36_OUT_cy[3]
    SLICE_X52Y224.CIN    net (fanout=1)        0.000   subsystem2_x0/black_box/SYNC_DATAPATH/Madd_countsample[7]_GND_261_o_add_36_OUT_cy[3]
    SLICE_X52Y224.COUT   Tbyp                  0.054   subsystem2_x0/black_box/SYNC_DATAPATH/Madd_countsample[7]_GND_261_o_add_36_OUT_cy[7]
                                                       subsystem2_x0/black_box/SYNC_DATAPATH/Madd_countsample[7]_GND_261_o_add_36_OUT_cy[7]
    SLICE_X52Y225.CIN    net (fanout=1)        0.007   subsystem2_x0/black_box/SYNC_DATAPATH/Madd_countsample[7]_GND_261_o_add_36_OUT_cy[7]
    SLICE_X52Y225.COUT   Tbyp                  0.054   subsystem2_x0/black_box/SYNC_DATAPATH/Madd_countsample[7]_GND_261_o_add_36_OUT_cy[11]
                                                       subsystem2_x0/black_box/SYNC_DATAPATH/Madd_countsample[7]_GND_261_o_add_36_OUT_cy[11]
    SLICE_X52Y226.CIN    net (fanout=1)        0.000   subsystem2_x0/black_box/SYNC_DATAPATH/Madd_countsample[7]_GND_261_o_add_36_OUT_cy[11]
    SLICE_X52Y226.BMUX   Tcinb                 0.247   subsystem2_x0/black_box/SYNC_DATAPATH/countsample[7]_GND_261_o_add_36_OUT[15]
                                                       subsystem2_x0/black_box/SYNC_DATAPATH/Madd_countsample[7]_GND_261_o_add_36_OUT_xor[15]
    SLICE_X52Y310.D1     net (fanout=248)      3.502   subsystem2_x0/black_box/SYNC_DATAPATH/countsample[7]_GND_261_o_add_36_OUT[13]
    SLICE_X52Y310.CLK    Tas                  -0.023   subsystem2_x0/black_box/SYNC_DATAPATH/symAvgSum_247[3341]
                                                       subsystem2_x0/black_box/SYNC_DATAPATH/Mmux_symAvgSum[39][15]_countsample[7]_mux_246_OUT51
                                                       subsystem2_x0/black_box/SYNC_DATAPATH/symAvgSum_247_3341
    -------------------------------------------------  ---------------------------
    Total                                     11.228ns (1.153ns logic, 10.075ns route)
                                                       (10.3% logic, 89.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.913ns (requirement - (data path - clock path skew + uncertainty))
  Source:               subsystem2_x0/black_box/SYNC_COUNTER/countsample_1 (FF)
  Destination:          subsystem2_x0/black_box/SYNC_DATAPATH/symAvgSum_247_3341 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.201ns (Levels of Logic = 8)
  Clock Path Skew:      0.149ns (1.226 - 1.077)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: subsystem2_x0/black_box/SYNC_COUNTER/countsample_1 to subsystem2_x0/black_box/SYNC_DATAPATH/symAvgSum_247_3341
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y228.BQ     Tcko                  0.223   subsystem2_x0/black_box/SYNC_COUNTER/countsample[3]
                                                       subsystem2_x0/black_box/SYNC_COUNTER/countsample_1
    SLICE_X120Y181.B4    net (fanout=1193)     3.052   subsystem2_x0/black_box/SYNC_COUNTER/countsample[1]
    SLICE_X120Y181.BMUX  Topbb                 0.269   subsystem2_x0/black_box/SYNC_DATAPATH/Mmux_n1400_12_f853
                                                       subsystem2_x0/black_box/SYNC_DATAPATH/Mmux_n1400_15176
                                                       subsystem2_x0/black_box/SYNC_DATAPATH/Mmux_n1400_13_f7_96
                                                       subsystem2_x0/black_box/SYNC_DATAPATH/Mmux_n1400_12_f8_52
    SLICE_X91Y208.A1     net (fanout=1)        1.451   subsystem2_x0/black_box/SYNC_DATAPATH/Mmux_n1400_12_f853
    SLICE_X91Y208.A      Tilo                  0.043   subsystem2_x0/black_box/SYNC_DATAPATH/Mmux_n1400_8_f78
                                                       subsystem2_x0/black_box/SYNC_DATAPATH/Mmux_n1400_8_f7_7
    SLICE_X72Y234.A2     net (fanout=1)        1.094   subsystem2_x0/black_box/SYNC_DATAPATH/Mmux_n1400_8_f78
    SLICE_X72Y234.A      Tilo                  0.043   subsystem2_x0/black_box/SYNC_DATAPATH/Mmux_n1400_68
                                                       subsystem2_x0/black_box/SYNC_DATAPATH/countsample[7]8
    SLICE_X52Y223.C2     net (fanout=3)        0.959   subsystem2_x0/black_box/SYNC_DATAPATH/n1400[2]
    SLICE_X52Y223.COUT   Topcyc                0.226   subsystem2_x0/black_box/SYNC_DATAPATH/Madd_countsample[7]_GND_261_o_add_36_OUT_cy[3]
                                                       subsystem2_x0/black_box/SYNC_DATAPATH/Madd_countsample[7]_GND_261_o_add_36_OUT_lut[2]
                                                       subsystem2_x0/black_box/SYNC_DATAPATH/Madd_countsample[7]_GND_261_o_add_36_OUT_cy[3]
    SLICE_X52Y224.CIN    net (fanout=1)        0.000   subsystem2_x0/black_box/SYNC_DATAPATH/Madd_countsample[7]_GND_261_o_add_36_OUT_cy[3]
    SLICE_X52Y224.COUT   Tbyp                  0.054   subsystem2_x0/black_box/SYNC_DATAPATH/Madd_countsample[7]_GND_261_o_add_36_OUT_cy[7]
                                                       subsystem2_x0/black_box/SYNC_DATAPATH/Madd_countsample[7]_GND_261_o_add_36_OUT_cy[7]
    SLICE_X52Y225.CIN    net (fanout=1)        0.007   subsystem2_x0/black_box/SYNC_DATAPATH/Madd_countsample[7]_GND_261_o_add_36_OUT_cy[7]
    SLICE_X52Y225.COUT   Tbyp                  0.054   subsystem2_x0/black_box/SYNC_DATAPATH/Madd_countsample[7]_GND_261_o_add_36_OUT_cy[11]
                                                       subsystem2_x0/black_box/SYNC_DATAPATH/Madd_countsample[7]_GND_261_o_add_36_OUT_cy[11]
    SLICE_X52Y226.CIN    net (fanout=1)        0.000   subsystem2_x0/black_box/SYNC_DATAPATH/Madd_countsample[7]_GND_261_o_add_36_OUT_cy[11]
    SLICE_X52Y226.BMUX   Tcinb                 0.247   subsystem2_x0/black_box/SYNC_DATAPATH/countsample[7]_GND_261_o_add_36_OUT[15]
                                                       subsystem2_x0/black_box/SYNC_DATAPATH/Madd_countsample[7]_GND_261_o_add_36_OUT_xor[15]
    SLICE_X52Y310.D1     net (fanout=248)      3.502   subsystem2_x0/black_box/SYNC_DATAPATH/countsample[7]_GND_261_o_add_36_OUT[13]
    SLICE_X52Y310.CLK    Tas                  -0.023   subsystem2_x0/black_box/SYNC_DATAPATH/symAvgSum_247[3341]
                                                       subsystem2_x0/black_box/SYNC_DATAPATH/Mmux_symAvgSum[39][15]_countsample[7]_mux_246_OUT51
                                                       subsystem2_x0/black_box/SYNC_DATAPATH/symAvgSum_247_3341
    -------------------------------------------------  ---------------------------
    Total                                     11.201ns (1.136ns logic, 10.065ns route)
                                                       (10.1% logic, 89.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.959ns (requirement - (data path - clock path skew + uncertainty))
  Source:               subsystem2_x0/black_box/SYNC_COUNTER/countsample_0 (FF)
  Destination:          subsystem2_x0/black_box/SYNC_DATAPATH/symAvgSum_247_3341 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.155ns (Levels of Logic = 8)
  Clock Path Skew:      0.149ns (1.226 - 1.077)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: subsystem2_x0/black_box/SYNC_COUNTER/countsample_0 to subsystem2_x0/black_box/SYNC_DATAPATH/symAvgSum_247_3341
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y228.AQ     Tcko                  0.223   subsystem2_x0/black_box/SYNC_COUNTER/countsample[3]
                                                       subsystem2_x0/black_box/SYNC_COUNTER/countsample_0
    SLICE_X120Y181.A1    net (fanout=1701)     3.004   subsystem2_x0/black_box/SYNC_COUNTER/countsample[0]
    SLICE_X120Y181.BMUX  Topab                 0.271   subsystem2_x0/black_box/SYNC_DATAPATH/Mmux_n1400_12_f853
                                                       subsystem2_x0/black_box/SYNC_DATAPATH/Mmux_n1400_14142
                                                       subsystem2_x0/black_box/SYNC_DATAPATH/Mmux_n1400_13_f7_96
                                                       subsystem2_x0/black_box/SYNC_DATAPATH/Mmux_n1400_12_f8_52
    SLICE_X91Y208.A1     net (fanout=1)        1.451   subsystem2_x0/black_box/SYNC_DATAPATH/Mmux_n1400_12_f853
    SLICE_X91Y208.A      Tilo                  0.043   subsystem2_x0/black_box/SYNC_DATAPATH/Mmux_n1400_8_f78
                                                       subsystem2_x0/black_box/SYNC_DATAPATH/Mmux_n1400_8_f7_7
    SLICE_X72Y234.A2     net (fanout=1)        1.094   subsystem2_x0/black_box/SYNC_DATAPATH/Mmux_n1400_8_f78
    SLICE_X72Y234.A      Tilo                  0.043   subsystem2_x0/black_box/SYNC_DATAPATH/Mmux_n1400_68
                                                       subsystem2_x0/black_box/SYNC_DATAPATH/countsample[7]8
    SLICE_X52Y223.C2     net (fanout=3)        0.959   subsystem2_x0/black_box/SYNC_DATAPATH/n1400[2]
    SLICE_X52Y223.COUT   Topcyc                0.226   subsystem2_x0/black_box/SYNC_DATAPATH/Madd_countsample[7]_GND_261_o_add_36_OUT_cy[3]
                                                       subsystem2_x0/black_box/SYNC_DATAPATH/Madd_countsample[7]_GND_261_o_add_36_OUT_lut[2]
                                                       subsystem2_x0/black_box/SYNC_DATAPATH/Madd_countsample[7]_GND_261_o_add_36_OUT_cy[3]
    SLICE_X52Y224.CIN    net (fanout=1)        0.000   subsystem2_x0/black_box/SYNC_DATAPATH/Madd_countsample[7]_GND_261_o_add_36_OUT_cy[3]
    SLICE_X52Y224.COUT   Tbyp                  0.054   subsystem2_x0/black_box/SYNC_DATAPATH/Madd_countsample[7]_GND_261_o_add_36_OUT_cy[7]
                                                       subsystem2_x0/black_box/SYNC_DATAPATH/Madd_countsample[7]_GND_261_o_add_36_OUT_cy[7]
    SLICE_X52Y225.CIN    net (fanout=1)        0.007   subsystem2_x0/black_box/SYNC_DATAPATH/Madd_countsample[7]_GND_261_o_add_36_OUT_cy[7]
    SLICE_X52Y225.COUT   Tbyp                  0.054   subsystem2_x0/black_box/SYNC_DATAPATH/Madd_countsample[7]_GND_261_o_add_36_OUT_cy[11]
                                                       subsystem2_x0/black_box/SYNC_DATAPATH/Madd_countsample[7]_GND_261_o_add_36_OUT_cy[11]
    SLICE_X52Y226.CIN    net (fanout=1)        0.000   subsystem2_x0/black_box/SYNC_DATAPATH/Madd_countsample[7]_GND_261_o_add_36_OUT_cy[11]
    SLICE_X52Y226.BMUX   Tcinb                 0.247   subsystem2_x0/black_box/SYNC_DATAPATH/countsample[7]_GND_261_o_add_36_OUT[15]
                                                       subsystem2_x0/black_box/SYNC_DATAPATH/Madd_countsample[7]_GND_261_o_add_36_OUT_xor[15]
    SLICE_X52Y310.D1     net (fanout=248)      3.502   subsystem2_x0/black_box/SYNC_DATAPATH/countsample[7]_GND_261_o_add_36_OUT[13]
    SLICE_X52Y310.CLK    Tas                  -0.023   subsystem2_x0/black_box/SYNC_DATAPATH/symAvgSum_247[3341]
                                                       subsystem2_x0/black_box/SYNC_DATAPATH/Mmux_symAvgSum[39][15]_countsample[7]_mux_246_OUT51
                                                       subsystem2_x0/black_box/SYNC_DATAPATH/symAvgSum_247_3341
    -------------------------------------------------  ---------------------------
    Total                                     11.155ns (1.138ns logic, 10.017ns route)
                                                       (10.2% logic, 89.8% route)

--------------------------------------------------------------------------------

Paths for end point subsystem2_x0/black_box/SYNC_DATAPATH/symAvgSum_247_3405 (SLICE_X48Y312.D2), 5992 paths
--------------------------------------------------------------------------------
Slack (setup path):     8.900ns (requirement - (data path - clock path skew + uncertainty))
  Source:               subsystem2_x0/black_box/SYNC_COUNTER/countsample_1 (FF)
  Destination:          subsystem2_x0/black_box/SYNC_DATAPATH/symAvgSum_247_3405 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.271ns (Levels of Logic = 8)
  Clock Path Skew:      0.206ns (1.283 - 1.077)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: subsystem2_x0/black_box/SYNC_COUNTER/countsample_1 to subsystem2_x0/black_box/SYNC_DATAPATH/symAvgSum_247_3405
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y228.BQ     Tcko                  0.223   subsystem2_x0/black_box/SYNC_COUNTER/countsample[3]
                                                       subsystem2_x0/black_box/SYNC_COUNTER/countsample_1
    SLICE_X120Y181.D4    net (fanout=1193)     3.062   subsystem2_x0/black_box/SYNC_COUNTER/countsample[1]
    SLICE_X120Y181.BMUX  Topdb                 0.286   subsystem2_x0/black_box/SYNC_DATAPATH/Mmux_n1400_12_f853
                                                       subsystem2_x0/black_box/SYNC_DATAPATH/Mmux_n1400_16113
                                                       subsystem2_x0/black_box/SYNC_DATAPATH/Mmux_n1400_14_f7_78
                                                       subsystem2_x0/black_box/SYNC_DATAPATH/Mmux_n1400_12_f8_52
    SLICE_X91Y208.A1     net (fanout=1)        1.451   subsystem2_x0/black_box/SYNC_DATAPATH/Mmux_n1400_12_f853
    SLICE_X91Y208.A      Tilo                  0.043   subsystem2_x0/black_box/SYNC_DATAPATH/Mmux_n1400_8_f78
                                                       subsystem2_x0/black_box/SYNC_DATAPATH/Mmux_n1400_8_f7_7
    SLICE_X72Y234.A2     net (fanout=1)        1.094   subsystem2_x0/black_box/SYNC_DATAPATH/Mmux_n1400_8_f78
    SLICE_X72Y234.A      Tilo                  0.043   subsystem2_x0/black_box/SYNC_DATAPATH/Mmux_n1400_68
                                                       subsystem2_x0/black_box/SYNC_DATAPATH/countsample[7]8
    SLICE_X52Y223.C2     net (fanout=3)        0.959   subsystem2_x0/black_box/SYNC_DATAPATH/n1400[2]
    SLICE_X52Y223.COUT   Topcyc                0.226   subsystem2_x0/black_box/SYNC_DATAPATH/Madd_countsample[7]_GND_261_o_add_36_OUT_cy[3]
                                                       subsystem2_x0/black_box/SYNC_DATAPATH/Madd_countsample[7]_GND_261_o_add_36_OUT_lut[2]
                                                       subsystem2_x0/black_box/SYNC_DATAPATH/Madd_countsample[7]_GND_261_o_add_36_OUT_cy[3]
    SLICE_X52Y224.CIN    net (fanout=1)        0.000   subsystem2_x0/black_box/SYNC_DATAPATH/Madd_countsample[7]_GND_261_o_add_36_OUT_cy[3]
    SLICE_X52Y224.COUT   Tbyp                  0.054   subsystem2_x0/black_box/SYNC_DATAPATH/Madd_countsample[7]_GND_261_o_add_36_OUT_cy[7]
                                                       subsystem2_x0/black_box/SYNC_DATAPATH/Madd_countsample[7]_GND_261_o_add_36_OUT_cy[7]
    SLICE_X52Y225.CIN    net (fanout=1)        0.007   subsystem2_x0/black_box/SYNC_DATAPATH/Madd_countsample[7]_GND_261_o_add_36_OUT_cy[7]
    SLICE_X52Y225.COUT   Tbyp                  0.054   subsystem2_x0/black_box/SYNC_DATAPATH/Madd_countsample[7]_GND_261_o_add_36_OUT_cy[11]
                                                       subsystem2_x0/black_box/SYNC_DATAPATH/Madd_countsample[7]_GND_261_o_add_36_OUT_cy[11]
    SLICE_X52Y226.CIN    net (fanout=1)        0.000   subsystem2_x0/black_box/SYNC_DATAPATH/Madd_countsample[7]_GND_261_o_add_36_OUT_cy[11]
    SLICE_X52Y226.BMUX   Tcinb                 0.247   subsystem2_x0/black_box/SYNC_DATAPATH/countsample[7]_GND_261_o_add_36_OUT[15]
                                                       subsystem2_x0/black_box/SYNC_DATAPATH/Madd_countsample[7]_GND_261_o_add_36_OUT_xor[15]
    SLICE_X48Y312.D2     net (fanout=248)      3.513   subsystem2_x0/black_box/SYNC_DATAPATH/countsample[7]_GND_261_o_add_36_OUT[13]
    SLICE_X48Y312.CLK    Tas                   0.009   subsystem2_x0/black_box/SYNC_DATAPATH/symAvgSum_247[3405]
                                                       subsystem2_x0/black_box/SYNC_DATAPATH/Mmux_symAvgSum[35][15]_countsample[7]_mux_250_OUT51
                                                       subsystem2_x0/black_box/SYNC_DATAPATH/symAvgSum_247_3405
    -------------------------------------------------  ---------------------------
    Total                                     11.271ns (1.185ns logic, 10.086ns route)
                                                       (10.5% logic, 89.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.927ns (requirement - (data path - clock path skew + uncertainty))
  Source:               subsystem2_x0/black_box/SYNC_COUNTER/countsample_1 (FF)
  Destination:          subsystem2_x0/black_box/SYNC_DATAPATH/symAvgSum_247_3405 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.244ns (Levels of Logic = 8)
  Clock Path Skew:      0.206ns (1.283 - 1.077)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: subsystem2_x0/black_box/SYNC_COUNTER/countsample_1 to subsystem2_x0/black_box/SYNC_DATAPATH/symAvgSum_247_3405
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y228.BQ     Tcko                  0.223   subsystem2_x0/black_box/SYNC_COUNTER/countsample[3]
                                                       subsystem2_x0/black_box/SYNC_COUNTER/countsample_1
    SLICE_X120Y181.B4    net (fanout=1193)     3.052   subsystem2_x0/black_box/SYNC_COUNTER/countsample[1]
    SLICE_X120Y181.BMUX  Topbb                 0.269   subsystem2_x0/black_box/SYNC_DATAPATH/Mmux_n1400_12_f853
                                                       subsystem2_x0/black_box/SYNC_DATAPATH/Mmux_n1400_15176
                                                       subsystem2_x0/black_box/SYNC_DATAPATH/Mmux_n1400_13_f7_96
                                                       subsystem2_x0/black_box/SYNC_DATAPATH/Mmux_n1400_12_f8_52
    SLICE_X91Y208.A1     net (fanout=1)        1.451   subsystem2_x0/black_box/SYNC_DATAPATH/Mmux_n1400_12_f853
    SLICE_X91Y208.A      Tilo                  0.043   subsystem2_x0/black_box/SYNC_DATAPATH/Mmux_n1400_8_f78
                                                       subsystem2_x0/black_box/SYNC_DATAPATH/Mmux_n1400_8_f7_7
    SLICE_X72Y234.A2     net (fanout=1)        1.094   subsystem2_x0/black_box/SYNC_DATAPATH/Mmux_n1400_8_f78
    SLICE_X72Y234.A      Tilo                  0.043   subsystem2_x0/black_box/SYNC_DATAPATH/Mmux_n1400_68
                                                       subsystem2_x0/black_box/SYNC_DATAPATH/countsample[7]8
    SLICE_X52Y223.C2     net (fanout=3)        0.959   subsystem2_x0/black_box/SYNC_DATAPATH/n1400[2]
    SLICE_X52Y223.COUT   Topcyc                0.226   subsystem2_x0/black_box/SYNC_DATAPATH/Madd_countsample[7]_GND_261_o_add_36_OUT_cy[3]
                                                       subsystem2_x0/black_box/SYNC_DATAPATH/Madd_countsample[7]_GND_261_o_add_36_OUT_lut[2]
                                                       subsystem2_x0/black_box/SYNC_DATAPATH/Madd_countsample[7]_GND_261_o_add_36_OUT_cy[3]
    SLICE_X52Y224.CIN    net (fanout=1)        0.000   subsystem2_x0/black_box/SYNC_DATAPATH/Madd_countsample[7]_GND_261_o_add_36_OUT_cy[3]
    SLICE_X52Y224.COUT   Tbyp                  0.054   subsystem2_x0/black_box/SYNC_DATAPATH/Madd_countsample[7]_GND_261_o_add_36_OUT_cy[7]
                                                       subsystem2_x0/black_box/SYNC_DATAPATH/Madd_countsample[7]_GND_261_o_add_36_OUT_cy[7]
    SLICE_X52Y225.CIN    net (fanout=1)        0.007   subsystem2_x0/black_box/SYNC_DATAPATH/Madd_countsample[7]_GND_261_o_add_36_OUT_cy[7]
    SLICE_X52Y225.COUT   Tbyp                  0.054   subsystem2_x0/black_box/SYNC_DATAPATH/Madd_countsample[7]_GND_261_o_add_36_OUT_cy[11]
                                                       subsystem2_x0/black_box/SYNC_DATAPATH/Madd_countsample[7]_GND_261_o_add_36_OUT_cy[11]
    SLICE_X52Y226.CIN    net (fanout=1)        0.000   subsystem2_x0/black_box/SYNC_DATAPATH/Madd_countsample[7]_GND_261_o_add_36_OUT_cy[11]
    SLICE_X52Y226.BMUX   Tcinb                 0.247   subsystem2_x0/black_box/SYNC_DATAPATH/countsample[7]_GND_261_o_add_36_OUT[15]
                                                       subsystem2_x0/black_box/SYNC_DATAPATH/Madd_countsample[7]_GND_261_o_add_36_OUT_xor[15]
    SLICE_X48Y312.D2     net (fanout=248)      3.513   subsystem2_x0/black_box/SYNC_DATAPATH/countsample[7]_GND_261_o_add_36_OUT[13]
    SLICE_X48Y312.CLK    Tas                   0.009   subsystem2_x0/black_box/SYNC_DATAPATH/symAvgSum_247[3405]
                                                       subsystem2_x0/black_box/SYNC_DATAPATH/Mmux_symAvgSum[35][15]_countsample[7]_mux_250_OUT51
                                                       subsystem2_x0/black_box/SYNC_DATAPATH/symAvgSum_247_3405
    -------------------------------------------------  ---------------------------
    Total                                     11.244ns (1.168ns logic, 10.076ns route)
                                                       (10.4% logic, 89.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.973ns (requirement - (data path - clock path skew + uncertainty))
  Source:               subsystem2_x0/black_box/SYNC_COUNTER/countsample_0 (FF)
  Destination:          subsystem2_x0/black_box/SYNC_DATAPATH/symAvgSum_247_3405 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.198ns (Levels of Logic = 8)
  Clock Path Skew:      0.206ns (1.283 - 1.077)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: subsystem2_x0/black_box/SYNC_COUNTER/countsample_0 to subsystem2_x0/black_box/SYNC_DATAPATH/symAvgSum_247_3405
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y228.AQ     Tcko                  0.223   subsystem2_x0/black_box/SYNC_COUNTER/countsample[3]
                                                       subsystem2_x0/black_box/SYNC_COUNTER/countsample_0
    SLICE_X120Y181.A1    net (fanout=1701)     3.004   subsystem2_x0/black_box/SYNC_COUNTER/countsample[0]
    SLICE_X120Y181.BMUX  Topab                 0.271   subsystem2_x0/black_box/SYNC_DATAPATH/Mmux_n1400_12_f853
                                                       subsystem2_x0/black_box/SYNC_DATAPATH/Mmux_n1400_14142
                                                       subsystem2_x0/black_box/SYNC_DATAPATH/Mmux_n1400_13_f7_96
                                                       subsystem2_x0/black_box/SYNC_DATAPATH/Mmux_n1400_12_f8_52
    SLICE_X91Y208.A1     net (fanout=1)        1.451   subsystem2_x0/black_box/SYNC_DATAPATH/Mmux_n1400_12_f853
    SLICE_X91Y208.A      Tilo                  0.043   subsystem2_x0/black_box/SYNC_DATAPATH/Mmux_n1400_8_f78
                                                       subsystem2_x0/black_box/SYNC_DATAPATH/Mmux_n1400_8_f7_7
    SLICE_X72Y234.A2     net (fanout=1)        1.094   subsystem2_x0/black_box/SYNC_DATAPATH/Mmux_n1400_8_f78
    SLICE_X72Y234.A      Tilo                  0.043   subsystem2_x0/black_box/SYNC_DATAPATH/Mmux_n1400_68
                                                       subsystem2_x0/black_box/SYNC_DATAPATH/countsample[7]8
    SLICE_X52Y223.C2     net (fanout=3)        0.959   subsystem2_x0/black_box/SYNC_DATAPATH/n1400[2]
    SLICE_X52Y223.COUT   Topcyc                0.226   subsystem2_x0/black_box/SYNC_DATAPATH/Madd_countsample[7]_GND_261_o_add_36_OUT_cy[3]
                                                       subsystem2_x0/black_box/SYNC_DATAPATH/Madd_countsample[7]_GND_261_o_add_36_OUT_lut[2]
                                                       subsystem2_x0/black_box/SYNC_DATAPATH/Madd_countsample[7]_GND_261_o_add_36_OUT_cy[3]
    SLICE_X52Y224.CIN    net (fanout=1)        0.000   subsystem2_x0/black_box/SYNC_DATAPATH/Madd_countsample[7]_GND_261_o_add_36_OUT_cy[3]
    SLICE_X52Y224.COUT   Tbyp                  0.054   subsystem2_x0/black_box/SYNC_DATAPATH/Madd_countsample[7]_GND_261_o_add_36_OUT_cy[7]
                                                       subsystem2_x0/black_box/SYNC_DATAPATH/Madd_countsample[7]_GND_261_o_add_36_OUT_cy[7]
    SLICE_X52Y225.CIN    net (fanout=1)        0.007   subsystem2_x0/black_box/SYNC_DATAPATH/Madd_countsample[7]_GND_261_o_add_36_OUT_cy[7]
    SLICE_X52Y225.COUT   Tbyp                  0.054   subsystem2_x0/black_box/SYNC_DATAPATH/Madd_countsample[7]_GND_261_o_add_36_OUT_cy[11]
                                                       subsystem2_x0/black_box/SYNC_DATAPATH/Madd_countsample[7]_GND_261_o_add_36_OUT_cy[11]
    SLICE_X52Y226.CIN    net (fanout=1)        0.000   subsystem2_x0/black_box/SYNC_DATAPATH/Madd_countsample[7]_GND_261_o_add_36_OUT_cy[11]
    SLICE_X52Y226.BMUX   Tcinb                 0.247   subsystem2_x0/black_box/SYNC_DATAPATH/countsample[7]_GND_261_o_add_36_OUT[15]
                                                       subsystem2_x0/black_box/SYNC_DATAPATH/Madd_countsample[7]_GND_261_o_add_36_OUT_xor[15]
    SLICE_X48Y312.D2     net (fanout=248)      3.513   subsystem2_x0/black_box/SYNC_DATAPATH/countsample[7]_GND_261_o_add_36_OUT[13]
    SLICE_X48Y312.CLK    Tas                   0.009   subsystem2_x0/black_box/SYNC_DATAPATH/symAvgSum_247[3405]
                                                       subsystem2_x0/black_box/SYNC_DATAPATH/Mmux_symAvgSum[35][15]_countsample[7]_mux_250_OUT51
                                                       subsystem2_x0/black_box/SYNC_DATAPATH/symAvgSum_247_3405
    -------------------------------------------------  ---------------------------
    Total                                     11.198ns (1.170ns logic, 10.028ns route)
                                                       (10.4% logic, 89.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk_2e6d98b4 = PERIOD TIMEGRP "clk_2e6d98b4" 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point subsystem2_x0/black_box/SYNC_COARSE/a2_power_28 (SLICE_X20Y198.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.038ns (requirement - (clock path skew + uncertainty - data path))
  Source:               subsystem2_x0/black_box/SYNC_COARSE/sympower1_28 (FF)
  Destination:          subsystem2_x0/black_box/SYNC_COARSE/a2_power_28 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.253ns (Levels of Logic = 1)
  Clock Path Skew:      0.215ns (0.791 - 0.576)
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: subsystem2_x0/black_box/SYNC_COARSE/sympower1_28 to subsystem2_x0/black_box/SYNC_COARSE/a2_power_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y200.AQ     Tcko                  0.100   subsystem2_x0/black_box/SYNC_COARSE/sympower1[31]
                                                       subsystem2_x0/black_box/SYNC_COARSE/sympower1_28
    SLICE_X20Y198.A6     net (fanout=4)        0.167   subsystem2_x0/black_box/SYNC_COARSE/sympower1[28]
    SLICE_X20Y198.CLK    Tah         (-Th)     0.014   subsystem2_x0/black_box/SYNC_COARSE/a2_power[31]
                                                       subsystem2_x0/black_box/SYNC_COARSE/Maccum_a2_power_lut[28]
                                                       subsystem2_x0/black_box/SYNC_COARSE/Maccum_a2_power_xor[31]
                                                       subsystem2_x0/black_box/SYNC_COARSE/a2_power_28
    -------------------------------------------------  ---------------------------
    Total                                      0.253ns (0.086ns logic, 0.167ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------

Paths for end point subsystem2_x0/black_box/SYNC_COARSE/a2_power_30 (SLICE_X20Y198.C6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.054ns (requirement - (clock path skew + uncertainty - data path))
  Source:               subsystem2_x0/black_box/SYNC_COARSE/sympower0_30 (FF)
  Destination:          subsystem2_x0/black_box/SYNC_COARSE/a2_power_30 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.269ns (Levels of Logic = 1)
  Clock Path Skew:      0.215ns (0.791 - 0.576)
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: subsystem2_x0/black_box/SYNC_COARSE/sympower0_30 to subsystem2_x0/black_box/SYNC_COARSE/a2_power_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y200.CQ     Tcko                  0.118   subsystem2_x0/black_box/SYNC_COARSE/sympower0[31]
                                                       subsystem2_x0/black_box/SYNC_COARSE/sympower0_30
    SLICE_X20Y198.C6     net (fanout=4)        0.168   subsystem2_x0/black_box/SYNC_COARSE/sympower0[30]
    SLICE_X20Y198.CLK    Tah         (-Th)     0.017   subsystem2_x0/black_box/SYNC_COARSE/a2_power[31]
                                                       subsystem2_x0/black_box/SYNC_COARSE/Maccum_a2_power_lut[30]
                                                       subsystem2_x0/black_box/SYNC_COARSE/Maccum_a2_power_xor[31]
                                                       subsystem2_x0/black_box/SYNC_COARSE/a2_power_30
    -------------------------------------------------  ---------------------------
    Total                                      0.269ns (0.101ns logic, 0.168ns route)
                                                       (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------

Paths for end point subsystem2_x0/black_box/SYNC_COARSE/a2_power_31 (SLICE_X20Y198.D5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.064ns (requirement - (clock path skew + uncertainty - data path))
  Source:               subsystem2_x0/black_box/SYNC_COARSE/sympower1_31 (FF)
  Destination:          subsystem2_x0/black_box/SYNC_COARSE/a2_power_31 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.279ns (Levels of Logic = 1)
  Clock Path Skew:      0.215ns (0.791 - 0.576)
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: subsystem2_x0/black_box/SYNC_COARSE/sympower1_31 to subsystem2_x0/black_box/SYNC_COARSE/a2_power_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y200.DQ     Tcko                  0.100   subsystem2_x0/black_box/SYNC_COARSE/sympower1[31]
                                                       subsystem2_x0/black_box/SYNC_COARSE/sympower1_31
    SLICE_X20Y198.D5     net (fanout=4)        0.197   subsystem2_x0/black_box/SYNC_COARSE/sympower1[31]
    SLICE_X20Y198.CLK    Tah         (-Th)     0.018   subsystem2_x0/black_box/SYNC_COARSE/a2_power[31]
                                                       subsystem2_x0/black_box/SYNC_COARSE/Maccum_a2_power_lut[31]
                                                       subsystem2_x0/black_box/SYNC_COARSE/Maccum_a2_power_xor[31]
                                                       subsystem2_x0/black_box/SYNC_COARSE/a2_power_31
    -------------------------------------------------  ---------------------------
    Total                                      0.279ns (0.082ns logic, 0.197ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_2e6d98b4 = PERIOD TIMEGRP "clk_2e6d98b4" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.591ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.409ns (709.723MHz) (Tbcper_I(Fmax))
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGCTRL_X0Y0.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.400ns (Trpw)
  Physical resource: subsystem2_x0/black_box/SYNC_COARSE/a1_power[3]/SR
  Logical resource: subsystem2_x0/black_box/SYNC_COARSE/a1_power_0/SR
  Location pin: SLICE_X18Y191.SR
  Clock network: subsystem2_x0/black_box/SYNC_COARSE/count_rst
--------------------------------------------------------------------------------
Slack: 19.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.400ns (Trpw)
  Physical resource: subsystem2_x0/black_box/SYNC_COARSE/a1_power[3]/SR
  Logical resource: subsystem2_x0/black_box/SYNC_COARSE/a1_power_1/SR
  Location pin: SLICE_X18Y191.SR
  Clock network: subsystem2_x0/black_box/SYNC_COARSE/count_rst
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   11.134|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 22566717 paths, 0 nets, and 55275 connections

Design statistics:
   Minimum period:  11.134ns{1}   (Maximum frequency:  89.815MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Jan 13 11:36:44 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 1001 MB



