# //  Questa Sim
# //  Version 2024.3_2 linux Nov 25 2024
# //
# // Unpublished work. Copyright 2024 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //
project open {/filespace/d/dhuppert/RV32I-processor/project5_vsim/project 5}
# Loading project project 5
# Compile of alu.v was successful.
# Compile of alu_control.v was successful.
# Compile of control.v was successful.
# Compile of forwarding_unit.v was successful.
# Compile of hart.v was successful.
# Compile of hazard_unit.v was successful.
# Compile of imm.v was successful.
# Compile of rf.v was successful.
# Compile of tb.v was successful.
# 9 compiles, 0 failed with no errors.
# Optimization canceled
vsim work.hart_tb -voptargs=+acc
# vsim work.hart_tb -voptargs="+acc" 
# Start time: 15:53:36 on Nov 05,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# Support of the MGLS_LICENSE_FILE and LM_LICENSE_FILE licensing environment variables will be discontinued starting with the 2025.1 release. Please update to using the SALT_LICENSE_SERVER variable.
# Please contact Siemens EDA Customer Support (https://support.sw.siemens.com/) for assistance.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.hart_tb(fast)
# Loading work.hart(fast)
# Loading work.ctl(fast)
# Loading work.rf(fast)
# Loading work.imm(fast)
# Loading work.hazard_unit(fast)
# Loading work.forwarding_unit(fast)
# Loading work.alu_ctl(fast)
# Loading work.alu(fast)
run
# Loading program.
# Resetting hart.
# Cycle  PC        Inst     rs1            rs2            [rd, load, store]
# [00000000] xxxxxxxx r[ x]=xxxxxxxx r[ x]=xxxxxxxx 
# [00000004] 00000093 r[ 0]=00000000 r[xx]=xxxxxxxx w[ 1]=xxxxxxxx 
# [00000008] 00000113 r[ 0]=00000000 r[xx]=xxxxxxxx w[ 2]=xxxxxxxx 
# [00000008] 00208f33 r[ 1]=xxxxxxxx r[ 2]=xxxxxxxx w[30]=xxxxxxxx 
# [0000000c] 00208f33 r[ 1]=xxxxxxxx r[ 2]=00000000 w[30]=xxxxxxxx 
add wave -position insertpoint sim:/hart_tb/*
# Unable to lock WLF file "vsim.wlf". Retrying 1 times, errno 11
# Unable to lock WLF file "vsim.wlf". Retrying 2 times, errno 11
# Unable to lock WLF file "vsim.wlf". Retrying 3 times, errno 11
# Cannot lock WLF file: "vsim.wlf"
#           errno 11: Resource temporarily unavailable.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: dhuppert  Hostname: linux-2635  ProcessID: 2052552
#           Attempting to use alternate WLF file "./wlftfWer9B".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftfWer9B
add wave -position insertpoint sim:/hart_tb/dut/*
add wave -position 43  -format Logic -height 19
# Missing signal name or pattern.
add wave -position 21  -format Logic -height 19
# Missing signal name or pattern.
add wave -position 17  -format Logic -height 19
# Missing signal name or pattern.
run
# [00000010] 00000e93 r[ 0]=00000000 r[xx]=xxxxxxxx w[29]=00000000 
# [00000014] 00200193 r[ 0]=00000000 r[xx]=xxxxxxxx w[ 3]=00000002 
# [00000018] 1ddf1863 r[30]=xxxxxxxx r[29]=00000000 
# [0000001c] 00100093 r[ 0]=00000000 r[xx]=xxxxxxxx w[ 1]=00000001 
# [00000020] 00100113 r[ 0]=00000000 r[xx]=xxxxxxxx w[ 2]=00000001 
# [00000024] 00208f33 r[ 1]=xxxxxxxx r[ 2]=xxxxxxxx w[30]=00000002 
# [00000028] 00200e93 r[ 0]=00000000 r[xx]=xxxxxxxx w[29]=00000002 
# [0000002c] 00300193 r[ 0]=00000000 r[xx]=xxxxxxxx w[ 3]=00000003 
# [00000030] 1bdf1c63 r[30]=00000002 r[29]=00000000 
# [00000034] 00300093 r[ 0]=00000000 r[xx]=xxxxxxxx w[ 1]=00000003 
restart
# Closing VCD file "hart.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt2
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.hart_tb(fast)
# Loading work.hart(fast)
# Loading work.ctl(fast)
# Loading work.rf(fast)
# Loading work.imm(fast)
# Loading work.hazard_unit(fast)
# Loading work.forwarding_unit(fast)
# Loading work.alu_ctl(fast)
# Loading work.alu(fast)
run
# Loading program.
# Resetting hart.
# Cycle  PC        Inst     rs1            rs2            [rd, load, store]
# [00000000] xxxxxxxx r[ x]=xxxxxxxx r[ x]=xxxxxxxx 
# [00000004] 00000093 r[ 0]=00000000 r[xx]=xxxxxxxx w[ 1]=xxxxxxxx 
# [00000008] 00000113 r[ 0]=00000000 r[xx]=xxxxxxxx w[ 2]=xxxxxxxx 
# [00000008] 00208f33 r[ 1]=xxxxxxxx r[ 2]=xxxxxxxx w[30]=xxxxxxxx 
# [0000000c] 00208f33 r[ 1]=xxxxxxxx r[ 2]=00000000 w[30]=xxxxxxxx 
# Compile of hart.v failed with 2 errors.
# Compile of alu.v was successful.
# Compile of alu_control.v was successful.
# Compile of control.v was successful.
# Compile of forwarding_unit.v was successful.
# Compile of hart.v failed with 2 errors.
# Compile of hazard_unit.v was successful.
# Compile of imm.v was successful.
# Compile of rf.v was successful.
# Compile of tb.v was successful.
# 9 compiles, 1 failed with 2 errors.
# Compile of alu.v was successful.
# Compile of alu_control.v was successful.
# Compile of control.v was successful.
# Compile of forwarding_unit.v was successful.
# Compile of hart.v was successful.
# Compile of hazard_unit.v was successful.
# Compile of imm.v was successful.
# Compile of rf.v was successful.
# Compile of tb.v was successful.
# 9 compiles, 0 failed with no errors.
restart
# Closing VCD file "hart.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# Support of the MGLS_LICENSE_FILE and LM_LICENSE_FILE licensing environment variables will be discontinued starting with the 2025.1 release. Please update to using the SALT_LICENSE_SERVER variable.
# Please contact Siemens EDA Customer Support (https://support.sw.siemens.com/) for assistance.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.hart_tb(fast)
# Loading work.hart(fast)
# Loading work.ctl(fast)
# Loading work.rf(fast)
# Loading work.imm(fast)
# Loading work.hazard_unit(fast)
# Loading work.forwarding_unit(fast)
# Loading work.alu_ctl(fast)
# Loading work.alu(fast)
run
# Loading program.
# Resetting hart.
# Cycle  PC        Inst     rs1            rs2            [rd, load, store]
# [00000000] xxxxxxxx r[ x]=xxxxxxxx r[ x]=xxxxxxxx 
# [00000004] 00000093 r[ 0]=00000000 r[xx]=xxxxxxxx w[ 1]=xxxxxxxx 
# [00000008] 00000113 r[ 0]=00000000 r[xx]=xxxxxxxx w[ 2]=xxxxxxxx 
# [00000008] 00208f33 r[ 1]=xxxxxxxx r[ 2]=xxxxxxxx w[30]=xxxxxxxx 
# [0000000c] 00208f33 r[ 1]=xxxxxxxx r[ 2]=00000000 w[30]=xxxxxxxx 
# Compile of alu.v was successful.
# Compile of alu_control.v was successful.
# Compile of control.v was successful.
# Compile of forwarding_unit.v was successful.
# Compile of hart.v failed with 1 errors.
# Compile of hazard_unit.v was successful.
# Compile of imm.v was successful.
# Compile of rf.v was successful.
# Compile of tb.v was successful.
# 9 compiles, 1 failed with 1 error.
# Compile of hart.v was successful.
restart
# Closing VCD file "hart.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# Support of the MGLS_LICENSE_FILE and LM_LICENSE_FILE licensing environment variables will be discontinued starting with the 2025.1 release. Please update to using the SALT_LICENSE_SERVER variable.
# Please contact Siemens EDA Customer Support (https://support.sw.siemens.com/) for assistance.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.hart_tb(fast)
# Loading work.hart(fast)
# Loading work.ctl(fast)
# Loading work.rf(fast)
# Loading work.imm(fast)
# Loading work.hazard_unit(fast)
# Loading work.forwarding_unit(fast)
# Loading work.alu_ctl(fast)
# Loading work.alu(fast)
run
# Loading program.
# Resetting hart.
# Cycle  PC        Inst     rs1            rs2            [rd, load, store]
# [00000004] 00000093 r[ 0]=00000000 r[xx]=xxxxxxxx w[ 1]=00000000 
# [00000008] 00000113 r[ 0]=00000000 r[xx]=xxxxxxxx w[ 2]=00000000 
# [00000008] 00208f33 r[ 1]=xxxxxxxx r[ 2]=xxxxxxxx w[30]=00000000 
# [0000000c] 00208f33 r[ 1]=00000000 r[ 2]=00000000 w[30]=00000000 
# A time value could not be extracted from the current line
# A time value could not be extracted from the current line
# A time value could not be extracted from the current line

# Causality operation skipped due to absence of debug database file
# Compile of hart.v was successful.
restart
# Closing VCD file "hart.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# Support of the MGLS_LICENSE_FILE and LM_LICENSE_FILE licensing environment variables will be discontinued starting with the 2025.1 release. Please update to using the SALT_LICENSE_SERVER variable.
# Please contact Siemens EDA Customer Support (https://support.sw.siemens.com/) for assistance.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.hart_tb(fast)
# Loading work.hart(fast)
# Loading work.ctl(fast)
# Loading work.rf(fast)
# Loading work.imm(fast)
# Loading work.hazard_unit(fast)
# Loading work.forwarding_unit(fast)
# Loading work.alu_ctl(fast)
# Loading work.alu(fast)
run
# Loading program.
# Resetting hart.
# Cycle  PC        Inst     rs1            rs2            [rd, load, store]
# [00000008] 00000093 r[ 0]=00000000 r[xx]=xxxxxxxx w[ 1]=00000000 
# [00000008] 00000113 r[ 0]=00000000 r[xx]=xxxxxxxx w[ 2]=00000000 
# [0000000c] 00208f33 r[ 1]=xxxxxxxx r[ 2]=xxxxxxxx w[30]=00000000 
# [00000010] 00208f33 r[ 1]=00000000 r[ 2]=00000000 w[30]=00000000 
# Compile of hart.v was successful.
restart
# Closing VCD file "hart.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# Support of the MGLS_LICENSE_FILE and LM_LICENSE_FILE licensing environment variables will be discontinued starting with the 2025.1 release. Please update to using the SALT_LICENSE_SERVER variable.
# Please contact Siemens EDA Customer Support (https://support.sw.siemens.com/) for assistance.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.hart_tb(fast)
# Loading work.hart(fast)
# Loading work.ctl(fast)
# Loading work.rf(fast)
# Loading work.imm(fast)
# Loading work.hazard_unit(fast)
# Loading work.forwarding_unit(fast)
# Loading work.alu_ctl(fast)
# Loading work.alu(fast)
run
# Loading program.
# Resetting hart.
# Cycle  PC        Inst     rs1            rs2            [rd, load, store]
# [00000000] xxxxxxxx r[ x]=xxxxxxxx r[ x]=xxxxxxxx 
# [00000004] 00000093 r[ 0]=00000000 r[xx]=xxxxxxxx w[ 1]=xxxxxxxx 
# [00000008] 00000113 r[ 0]=00000000 r[xx]=xxxxxxxx w[ 2]=xxxxxxxx 
# [0000000c] 00208f33 r[ 1]=xxxxxxxx r[ 2]=xxxxxxxx w[30]=xxxxxxxx 
# Compile of hart.v failed with 1 errors.
# Compile of alu.v was successful.
# Compile of alu_control.v was successful.
# Compile of control.v was successful.
# Compile of forwarding_unit.v was successful.
# Compile of hart.v failed with 1 errors.
# Compile of hazard_unit.v was successful.
# Compile of imm.v was successful.
# Compile of rf.v was successful.
# Compile of tb.v was successful.
# 9 compiles, 1 failed with 1 error.
# Compile of alu.v was successful.
# Compile of alu_control.v was successful.
# Compile of control.v was successful.
# Compile of forwarding_unit.v was successful.
# Compile of hart.v was successful.
# Compile of hazard_unit.v was successful.
# Compile of imm.v was successful.
# Compile of rf.v was successful.
# Compile of tb.v was successful.
# 9 compiles, 0 failed with no errors.
restart
# Closing VCD file "hart.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# Support of the MGLS_LICENSE_FILE and LM_LICENSE_FILE licensing environment variables will be discontinued starting with the 2025.1 release. Please update to using the SALT_LICENSE_SERVER variable.
# Please contact Siemens EDA Customer Support (https://support.sw.siemens.com/) for assistance.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.hart_tb(fast)
# Loading work.hart(fast)
# Loading work.ctl(fast)
# Loading work.rf(fast)
# Loading work.imm(fast)
# Loading work.hazard_unit(fast)
# Loading work.forwarding_unit(fast)
# Loading work.alu_ctl(fast)
# Loading work.alu(fast)
run
# Loading program.
# Resetting hart.
# Cycle  PC        Inst     rs1            rs2            [rd, load, store]
# Compile of alu.v was successful.
# Compile of alu_control.v was successful.
# Compile of control.v was successful.
# Compile of forwarding_unit.v was successful.
# Compile of hart.v was successful.
# Compile of hazard_unit.v was successful.
# Compile of imm.v was successful.
# Compile of rf.v was successful.
# Compile of tb.v was successful.
# 9 compiles, 0 failed with no errors.
restart
# Closing VCD file "hart.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# Support of the MGLS_LICENSE_FILE and LM_LICENSE_FILE licensing environment variables will be discontinued starting with the 2025.1 release. Please update to using the SALT_LICENSE_SERVER variable.
# Please contact Siemens EDA Customer Support (https://support.sw.siemens.com/) for assistance.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.hart_tb(fast)
# Loading work.hart(fast)
# Loading work.ctl(fast)
# Loading work.rf(fast)
# Loading work.imm(fast)
# Loading work.hazard_unit(fast)
# Loading work.forwarding_unit(fast)
# Loading work.alu_ctl(fast)
# Loading work.alu(fast)
run
# Loading program.
# Resetting hart.
# Cycle  PC        Inst     rs1            rs2            [rd, load, store]
# [00000000] 00000093 r[ 0]=00000000 r[xx]=xxxxxxxx w[ 1]=00000000 
# [00000004] 00000113 r[ 0]=00000000 r[xx]=xxxxxxxx w[ 2]=00000000 
# [00000008] 00208f33 r[ 1]=xxxxxxxx r[ 2]=xxxxxxxx w[30]=00000000 
# [00000008] 00208f33 r[ 1]=00000000 r[ 2]=00000000 w[30]=00000000 
# A time value could not be extracted from the current line
# A time value could not be extracted from the current line
# Compile of alu.v was successful.
# Compile of alu_control.v was successful.
# Compile of control.v was successful.
# Compile of forwarding_unit.v was successful.
# Compile of hart.v was successful.
# Compile of hazard_unit.v was successful.
# Compile of imm.v was successful.
# Compile of rf.v was successful.
# Compile of tb.v was successful.
# 9 compiles, 0 failed with no errors.
restart
# Closing VCD file "hart.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# Support of the MGLS_LICENSE_FILE and LM_LICENSE_FILE licensing environment variables will be discontinued starting with the 2025.1 release. Please update to using the SALT_LICENSE_SERVER variable.
# Please contact Siemens EDA Customer Support (https://support.sw.siemens.com/) for assistance.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.hart_tb(fast)
# Loading work.hart(fast)
# Loading work.ctl(fast)
# Loading work.rf(fast)
# Loading work.imm(fast)
# Loading work.hazard_unit(fast)
# Loading work.forwarding_unit(fast)
# Loading work.alu_ctl(fast)
# Loading work.alu(fast)
run
# Loading program.
# Resetting hart.
# Cycle  PC        Inst     rs1            rs2            [rd, load, store]
# [00000000] 00000093 r[ 0]=00000000 r[xx]=xxxxxxxx w[ 1]=00000000 
# [00000004] 00000113 r[ 0]=00000000 r[xx]=xxxxxxxx w[ 2]=00000000 
# [00000008] 00208f33 r[ 1]=xxxxxxxx r[ 2]=xxxxxxxx w[30]=00000000 
# [00000008] 00208f33 r[ 1]=00000000 r[ 2]=00000000 w[30]=00000000 
add wave -position insertpoint sim:/hart_tb/dut/hazard_detector/*
restart
# Closing VCD file "hart.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt2
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.hart_tb(fast)
# Loading work.hart(fast)
# Loading work.ctl(fast)
# Loading work.rf(fast)
# Loading work.imm(fast)
# Loading work.hazard_unit(fast)
# Loading work.forwarding_unit(fast)
# Loading work.alu_ctl(fast)
# Loading work.alu(fast)
run
# Loading program.
# Resetting hart.
# Cycle  PC        Inst     rs1            rs2            [rd, load, store]
# [00000000] 00000093 r[ 0]=00000000 r[xx]=xxxxxxxx w[ 1]=00000000 
# [00000004] 00000113 r[ 0]=00000000 r[xx]=xxxxxxxx w[ 2]=00000000 
# [00000008] 00208f33 r[ 1]=xxxxxxxx r[ 2]=xxxxxxxx w[30]=00000000 
# [00000008] 00208f33 r[ 1]=00000000 r[ 2]=00000000 w[30]=00000000 
# Compile of hart.v was successful.
restart
# Closing VCD file "hart.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# Support of the MGLS_LICENSE_FILE and LM_LICENSE_FILE licensing environment variables will be discontinued starting with the 2025.1 release. Please update to using the SALT_LICENSE_SERVER variable.
# Please contact Siemens EDA Customer Support (https://support.sw.siemens.com/) for assistance.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.hart_tb(fast)
# Loading work.hart(fast)
# Loading work.ctl(fast)
# Loading work.rf(fast)
# Loading work.imm(fast)
# Loading work.hazard_unit(fast)
# Loading work.forwarding_unit(fast)
# Loading work.alu_ctl(fast)
# Loading work.alu(fast)
run
# Loading program.
# Resetting hart.
# Cycle  PC        Inst     rs1            rs2            [rd, load, store]
# [00000000] xxxxxxxx r[ x]=xxxxxxxx r[ x]=xxxxxxxx 
# [00000004] 00000093 r[ 0]=00000000 r[xx]=xxxxxxxx w[ 1]=xxxxxxxx 
# [00000008] 00000113 r[ 0]=00000000 r[xx]=xxxxxxxx w[ 2]=xxxxxxxx 
# [0000000c] 00208f33 r[ 1]=xxxxxxxx r[ 2]=xxxxxxxx w[30]=xxxxxxxx 
# A time value could not be extracted from the current line
write format wave -window .main_pane.wave.interior.cs.body.pw.wf /filespace/d/dhuppert/RV32I-processor/project5_vsim/wave.do
write format wave -window .main_pane.wave.interior.cs.body.pw.wf /filespace/d/dhuppert/RV32I-processor/project5_vsim/wave.do
# Compile of alu.v was successful.
# Compile of alu_control.v was successful.
# Compile of control.v was successful.
# Compile of forwarding_unit.v was successful.
# Compile of hart.v was successful.
# Compile of hazard_unit.v was successful.
# Compile of imm.v was successful.
# Compile of rf.v was successful.
# Compile of tb.v was successful.
# 9 compiles, 0 failed with no errors.
restart
# Closing VCD file "hart.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# Support of the MGLS_LICENSE_FILE and LM_LICENSE_FILE licensing environment variables will be discontinued starting with the 2025.1 release. Please update to using the SALT_LICENSE_SERVER variable.
# Please contact Siemens EDA Customer Support (https://support.sw.siemens.com/) for assistance.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.hart_tb(fast)
# Loading work.hart(fast)
# Loading work.ctl(fast)
# Loading work.rf(fast)
# Loading work.imm(fast)
# Loading work.hazard_unit(fast)
# Loading work.forwarding_unit(fast)
# Loading work.alu_ctl(fast)
# Loading work.alu(fast)
run
# Loading program.
# Resetting hart.
# Cycle  PC        Inst     rs1            rs2            [rd, load, store]
# [00000000] 00000093 r[ 0]=00000000 r[xx]=xxxxxxxx w[ 1]=00000000 
# [00000004] 00000113 r[ 0]=00000000 r[xx]=xxxxxxxx w[ 2]=00000000 
# [00000008] 00208f33 r[ 1]=xxxxxxxx r[ 2]=xxxxxxxx w[30]=00000000 
# [00000008] 00208f33 r[ 1]=00000000 r[ 2]=00000000 w[30]=00000000 
# Compile of hart.v was successful.
restart
# Closing VCD file "hart.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# Support of the MGLS_LICENSE_FILE and LM_LICENSE_FILE licensing environment variables will be discontinued starting with the 2025.1 release. Please update to using the SALT_LICENSE_SERVER variable.
# Please contact Siemens EDA Customer Support (https://support.sw.siemens.com/) for assistance.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.hart_tb(fast)
# Loading work.hart(fast)
# Loading work.ctl(fast)
# Loading work.rf(fast)
# Loading work.imm(fast)
# Loading work.hazard_unit(fast)
# Loading work.forwarding_unit(fast)
# Loading work.alu_ctl(fast)
# Loading work.alu(fast)
run
# Loading program.
# Resetting hart.
# Cycle  PC        Inst     rs1            rs2            [rd, load, store]
# [00000004] 00000113 r[ 0]=00000000 r[xx]=xxxxxxxx w[ 2]=00000000 
# [00000008] 00208f33 r[ 1]=00000000 r[ 2]=00000000 w[30]=00000000 
# [0000000c] 00000e93 r[ 0]=00000000 r[xx]=xxxxxxxx w[29]=00000000 
# [00000010] 00200193 r[ 0]=00000000 r[xx]=xxxxxxxx w[ 3]=00000002 
# Compile of hart.v was successful.
restart
# Closing VCD file "hart.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# Support of the MGLS_LICENSE_FILE and LM_LICENSE_FILE licensing environment variables will be discontinued starting with the 2025.1 release. Please update to using the SALT_LICENSE_SERVER variable.
# Please contact Siemens EDA Customer Support (https://support.sw.siemens.com/) for assistance.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.hart_tb(fast)
# Loading work.hart(fast)
# Loading work.ctl(fast)
# Loading work.rf(fast)
# Loading work.imm(fast)
# Loading work.hazard_unit(fast)
# Loading work.forwarding_unit(fast)
# Loading work.alu_ctl(fast)
# Loading work.alu(fast)
run
# Loading program.
# Resetting hart.
# Cycle  PC        Inst     rs1            rs2            [rd, load, store]
# [00000004] 00000093 r[ 0]=00000000 r[xx]=xxxxxxxx w[ 1]=00000000 
# [00000008] 00000113 r[ 0]=00000000 r[xx]=xxxxxxxx w[ 2]=00000000 
# [0000000c] 00208f33 r[ 1]=00000000 r[ 2]=00000000 w[30]=00000000 
# [00000010] 00000e93 r[ 0]=00000000 r[xx]=xxxxxxxx w[29]=00000000 
# [00000014] 00200193 r[ 0]=00000000 r[xx]=xxxxxxxx w[ 3]=00000002 
# A time value could not be extracted from the current line
# Compile of hart.v was successful.
restart
# Closing VCD file "hart.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# Support of the MGLS_LICENSE_FILE and LM_LICENSE_FILE licensing environment variables will be discontinued starting with the 2025.1 release. Please update to using the SALT_LICENSE_SERVER variable.
# Please contact Siemens EDA Customer Support (https://support.sw.siemens.com/) for assistance.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.hart_tb(fast)
# Loading work.hart(fast)
# Loading work.ctl(fast)
# Loading work.rf(fast)
# Loading work.imm(fast)
# Loading work.hazard_unit(fast)
# Loading work.forwarding_unit(fast)
# Loading work.alu_ctl(fast)
# Loading work.alu(fast)
run
# Loading program.
# Resetting hart.
# Cycle  PC        Inst     rs1            rs2            [rd, load, store]
# [00000000] 00000093 r[ 0]=00000000 r[xx]=xxxxxxxx w[ 1]=00000000 
# [00000004] 00000113 r[ 0]=00000000 r[xx]=xxxxxxxx w[ 2]=00000000 
# [00000008] 00208f33 r[ 1]=00000000 r[ 2]=00000000 w[30]=00000000 
# [0000000c] 00000e93 r[ 0]=00000000 r[xx]=xxxxxxxx w[29]=00000000 
# [00000010] 00200193 r[ 0]=00000000 r[xx]=xxxxxxxx w[ 3]=00000002 
run
# [00000014] 1ddf1863 r[30]=00000000 r[29]=00000000 
# [00000018] 00100093 r[ 0]=00000000 r[xx]=xxxxxxxx w[ 1]=00000001 
# [0000001c] 00100113 r[ 0]=00000000 r[xx]=xxxxxxxx w[ 2]=00000001 
# [00000020] 00208f33 r[ 1]=00000000 r[ 2]=00000000 w[30]=00000002 
# [00000024] 00200e93 r[ 0]=00000000 r[xx]=xxxxxxxx w[29]=00000002 
# [00000028] 00300193 r[ 0]=00000000 r[xx]=xxxxxxxx w[ 3]=00000003 
# [0000002c] 1bdf1c63 r[30]=00000002 r[29]=00000000 
# [00000030] 00300093 r[ 0]=00000000 r[xx]=xxxxxxxx w[ 1]=00000003 
# [00000034] 00700113 r[ 0]=00000000 r[xx]=xxxxxxxx w[ 2]=00000007 
# [00000038] 00208f33 r[ 1]=00000001 r[ 2]=00000001 w[30]=0000000a 
# Compile of hart.v was successful.
restart
# Closing VCD file "hart.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# Support of the MGLS_LICENSE_FILE and LM_LICENSE_FILE licensing environment variables will be discontinued starting with the 2025.1 release. Please update to using the SALT_LICENSE_SERVER variable.
# Please contact Siemens EDA Customer Support (https://support.sw.siemens.com/) for assistance.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.hart_tb(fast)
# Loading work.hart(fast)
# Loading work.ctl(fast)
# Loading work.rf(fast)
# Loading work.imm(fast)
# Loading work.hazard_unit(fast)
# Loading work.forwarding_unit(fast)
# Loading work.alu_ctl(fast)
# Loading work.alu(fast)
run
# Loading program.
# Resetting hart.
# Cycle  PC        Inst     rs1            rs2            [rd, load, store]
# [00000000] 00000093 r[ 0]=00000000 r[xx]=xxxxxxxx w[ 1]=00000000 
# [00000004] 00000113 r[ 0]=00000000 r[xx]=xxxxxxxx w[ 2]=00000000 
# [00000008] 00208f33 r[ 1]=00000000 r[ 2]=00000000 w[30]=00000000 
# [0000000c] 00000e93 r[ 0]=00000000 r[xx]=xxxxxxxx w[29]=00000000 
# [00000010] 00200193 r[ 0]=00000000 r[xx]=xxxxxxxx w[ 3]=00000002 
run
# [00000014] 1ddf1863 r[30]=00000000 r[29]=00000000 
# [00000018] 00100093 r[ 0]=00000000 r[xx]=xxxxxxxx w[ 1]=00000001 
# [0000001c] 00100113 r[ 0]=00000000 r[xx]=xxxxxxxx w[ 2]=00000001 
# [00000020] 00208f33 r[ 1]=00000000 r[ 2]=00000000 w[30]=00000002 
# [00000024] 00200e93 r[ 0]=00000000 r[xx]=xxxxxxxx w[29]=00000002 
# [00000028] 00300193 r[ 0]=00000000 r[xx]=xxxxxxxx w[ 3]=00000003 
# [0000002c] 1bdf1c63 r[30]=00000002 r[29]=00000000 
# [00000030] 00300093 r[ 0]=00000000 r[xx]=xxxxxxxx w[ 1]=00000003 
# [00000034] 00700113 r[ 0]=00000000 r[xx]=xxxxxxxx w[ 2]=00000007 
# [00000038] 00208f33 r[ 1]=00000001 r[ 2]=00000001 w[30]=0000000a 
