// Seed: 35552363
module module_0 (
    input tri id_0,
    input supply1 id_1
);
  reg id_3;
  id_4(
      .id_0(id_0), .id_1(1), .id_2(1)
  );
  uwire id_5;
  wire  id_6;
  wire  id_7;
  always @(id_6) begin
    id_7 = 1 ? 1 : 1;
    if (1'd0) begin
      id_5 = id_0;
    end
    id_3 <= id_5 ^ 1;
    $display(id_5);
  end
endmodule
module module_1 (
    input tri id_0,
    output wire id_1,
    output wor id_2,
    input wor id_3,
    input supply1 id_4,
    output wor id_5,
    input uwire id_6,
    output wor id_7,
    input wor id_8
);
  assign id_2 = 1;
  module_0(
      id_3, id_8
  );
  always @(negedge id_6 or posedge 1 or posedge id_4 or posedge id_8) begin
    {1, 1, 1 - id_6, 1'b0 == id_3, 1, id_4} = id_0 - id_8 == 1;
  end
endmodule
