
GccApplication1.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         000000b4  00800100  000009e8  00000a7c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         000009e8  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          0000004c  008001b4  008001b4  00000b30  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  00000b30  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00000b60  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000180  00000000  00000000  00000ba0  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00001c5d  00000000  00000000  00000d20  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000c61  00000000  00000000  0000297d  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00000f1d  00000000  00000000  000035de  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000454  00000000  00000000  000044fc  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    000006bd  00000000  00000000  00004950  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00001164  00000000  00000000  0000500d  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000001a8  00000000  00000000  00006171  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 34 00 	jmp	0x68	; 0x68 <__ctors_end>
   4:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
   8:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
   c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  10:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  14:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  18:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  1c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  20:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  24:	0c 94 5a 03 	jmp	0x6b4	; 0x6b4 <__vector_9>
  28:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  2c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  30:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  34:	0c 94 f6 02 	jmp	0x5ec	; 0x5ec <__vector_13>
  38:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  3c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  40:	0c 94 d2 02 	jmp	0x5a4	; 0x5a4 <__vector_16>
  44:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  48:	0c 94 28 04 	jmp	0x850	; 0x850 <__vector_18>
  4c:	0c 94 56 04 	jmp	0x8ac	; 0x8ac <__vector_19>
  50:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  54:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  58:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  5c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  60:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  64:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>

00000068 <__ctors_end>:
  68:	11 24       	eor	r1, r1
  6a:	1f be       	out	0x3f, r1	; 63
  6c:	cf ef       	ldi	r28, 0xFF	; 255
  6e:	d8 e0       	ldi	r29, 0x08	; 8
  70:	de bf       	out	0x3e, r29	; 62
  72:	cd bf       	out	0x3d, r28	; 61

00000074 <__do_copy_data>:
  74:	11 e0       	ldi	r17, 0x01	; 1
  76:	a0 e0       	ldi	r26, 0x00	; 0
  78:	b1 e0       	ldi	r27, 0x01	; 1
  7a:	e8 ee       	ldi	r30, 0xE8	; 232
  7c:	f9 e0       	ldi	r31, 0x09	; 9
  7e:	02 c0       	rjmp	.+4      	; 0x84 <__do_copy_data+0x10>
  80:	05 90       	lpm	r0, Z+
  82:	0d 92       	st	X+, r0
  84:	a4 3b       	cpi	r26, 0xB4	; 180
  86:	b1 07       	cpc	r27, r17
  88:	d9 f7       	brne	.-10     	; 0x80 <__do_copy_data+0xc>

0000008a <__do_clear_bss>:
  8a:	22 e0       	ldi	r18, 0x02	; 2
  8c:	a4 eb       	ldi	r26, 0xB4	; 180
  8e:	b1 e0       	ldi	r27, 0x01	; 1
  90:	01 c0       	rjmp	.+2      	; 0x94 <.do_clear_bss_start>

00000092 <.do_clear_bss_loop>:
  92:	1d 92       	st	X+, r1

00000094 <.do_clear_bss_start>:
  94:	a0 30       	cpi	r26, 0x00	; 0
  96:	b2 07       	cpc	r27, r18
  98:	e1 f7       	brne	.-8      	; 0x92 <.do_clear_bss_loop>
  9a:	0e 94 ab 02 	call	0x556	; 0x556 <main>
  9e:	0c 94 f2 04 	jmp	0x9e4	; 0x9e4 <_exit>

000000a2 <__bad_interrupt>:
  a2:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000a6 <GPIO_read>:
/* GPIO_read */
uint8_t GPIO_read(volatile uint8_t *reg_name, uint8_t pin_num)
{
	// kdyz je dany bit na dane adrese 0
	// tak se vrati 0 jinak 1
	if(bit_is_clear(*reg_name, pin_num))
  a6:	fc 01       	movw	r30, r24
  a8:	80 81       	ld	r24, Z
  aa:	90 e0       	ldi	r25, 0x00	; 0
  ac:	02 c0       	rjmp	.+4      	; 0xb2 <GPIO_read+0xc>
  ae:	95 95       	asr	r25
  b0:	87 95       	ror	r24
  b2:	6a 95       	dec	r22
  b4:	e2 f7       	brpl	.-8      	; 0xae <GPIO_read+0x8>
		return 0;
	else
		return 1;
  b6:	81 70       	andi	r24, 0x01	; 1
  b8:	08 95       	ret

000000ba <toggle_e>:

    while ( (c = pgm_read_byte(progmem_s++)) )
    {
        lcd_putc(c);
    }
}/* lcd_puts_p */
  ba:	29 9a       	sbi	0x05, 1	; 5
  bc:	85 e0       	ldi	r24, 0x05	; 5
  be:	8a 95       	dec	r24
  c0:	f1 f7       	brne	.-4      	; 0xbe <toggle_e+0x4>
  c2:	00 00       	nop
  c4:	29 98       	cbi	0x05, 1	; 5
  c6:	08 95       	ret

000000c8 <lcd_write>:
  c8:	cf 93       	push	r28
  ca:	c8 2f       	mov	r28, r24
  cc:	66 23       	and	r22, r22
  ce:	11 f0       	breq	.+4      	; 0xd4 <lcd_write+0xc>
  d0:	28 9a       	sbi	0x05, 0	; 5
  d2:	01 c0       	rjmp	.+2      	; 0xd6 <lcd_write+0xe>
  d4:	28 98       	cbi	0x05, 0	; 5
  d6:	54 9a       	sbi	0x0a, 4	; 10
  d8:	55 9a       	sbi	0x0a, 5	; 10
  da:	56 9a       	sbi	0x0a, 6	; 10
  dc:	57 9a       	sbi	0x0a, 7	; 10
  de:	5f 98       	cbi	0x0b, 7	; 11
  e0:	5e 98       	cbi	0x0b, 6	; 11
  e2:	5d 98       	cbi	0x0b, 5	; 11
  e4:	5c 98       	cbi	0x0b, 4	; 11
  e6:	cc 23       	and	r28, r28
  e8:	0c f4       	brge	.+2      	; 0xec <lcd_write+0x24>
  ea:	5f 9a       	sbi	0x0b, 7	; 11
  ec:	c6 fd       	sbrc	r28, 6
  ee:	5e 9a       	sbi	0x0b, 6	; 11
  f0:	c5 fd       	sbrc	r28, 5
  f2:	5d 9a       	sbi	0x0b, 5	; 11
  f4:	c4 fd       	sbrc	r28, 4
  f6:	5c 9a       	sbi	0x0b, 4	; 11
  f8:	0e 94 5d 00 	call	0xba	; 0xba <toggle_e>
  fc:	5f 98       	cbi	0x0b, 7	; 11
  fe:	5e 98       	cbi	0x0b, 6	; 11
 100:	5d 98       	cbi	0x0b, 5	; 11
 102:	5c 98       	cbi	0x0b, 4	; 11
 104:	c3 fd       	sbrc	r28, 3
 106:	5f 9a       	sbi	0x0b, 7	; 11
 108:	c2 fd       	sbrc	r28, 2
 10a:	5e 9a       	sbi	0x0b, 6	; 11
 10c:	c1 fd       	sbrc	r28, 1
 10e:	5d 9a       	sbi	0x0b, 5	; 11
 110:	c0 fd       	sbrc	r28, 0
 112:	5c 9a       	sbi	0x0b, 4	; 11
 114:	0e 94 5d 00 	call	0xba	; 0xba <toggle_e>
 118:	5c 9a       	sbi	0x0b, 4	; 11
 11a:	5d 9a       	sbi	0x0b, 5	; 11
 11c:	5e 9a       	sbi	0x0b, 6	; 11
 11e:	5f 9a       	sbi	0x0b, 7	; 11
 120:	87 eb       	ldi	r24, 0xB7	; 183
 122:	9b e0       	ldi	r25, 0x0B	; 11
 124:	01 97       	sbiw	r24, 0x01	; 1
 126:	f1 f7       	brne	.-4      	; 0x124 <lcd_write+0x5c>
 128:	00 c0       	rjmp	.+0      	; 0x12a <lcd_write+0x62>
 12a:	00 00       	nop
 12c:	cf 91       	pop	r28
 12e:	08 95       	ret

00000130 <lcd_command>:
 130:	60 e0       	ldi	r22, 0x00	; 0
 132:	0e 94 64 00 	call	0xc8	; 0xc8 <lcd_write>
 136:	08 95       	ret

00000138 <lcd_data>:
 138:	61 e0       	ldi	r22, 0x01	; 1
 13a:	0e 94 64 00 	call	0xc8	; 0xc8 <lcd_write>
 13e:	08 95       	ret

00000140 <lcd_gotoxy>:
 140:	61 11       	cpse	r22, r1
 142:	04 c0       	rjmp	.+8      	; 0x14c <lcd_gotoxy+0xc>
 144:	80 58       	subi	r24, 0x80	; 128
 146:	0e 94 98 00 	call	0x130	; 0x130 <lcd_command>
 14a:	08 95       	ret
 14c:	80 54       	subi	r24, 0x40	; 64
 14e:	0e 94 98 00 	call	0x130	; 0x130 <lcd_command>
 152:	08 95       	ret

00000154 <lcd_clrscr>:
 154:	81 e0       	ldi	r24, 0x01	; 1
 156:	0e 94 98 00 	call	0x130	; 0x130 <lcd_command>
 15a:	08 95       	ret

0000015c <lcd_putc>:
 15c:	61 e0       	ldi	r22, 0x01	; 1
 15e:	0e 94 64 00 	call	0xc8	; 0xc8 <lcd_write>
 162:	08 95       	ret

00000164 <lcd_puts>:
 164:	cf 93       	push	r28
 166:	df 93       	push	r29
 168:	ec 01       	movw	r28, r24
 16a:	21 96       	adiw	r28, 0x01	; 1
 16c:	fc 01       	movw	r30, r24
 16e:	80 81       	ld	r24, Z
 170:	88 23       	and	r24, r24
 172:	29 f0       	breq	.+10     	; 0x17e <lcd_puts+0x1a>
 174:	0e 94 ae 00 	call	0x15c	; 0x15c <lcd_putc>
 178:	89 91       	ld	r24, Y+
 17a:	81 11       	cpse	r24, r1
 17c:	fb cf       	rjmp	.-10     	; 0x174 <lcd_puts+0x10>
 17e:	df 91       	pop	r29
 180:	cf 91       	pop	r28
 182:	08 95       	ret

00000184 <lcd_init>:
*                  LCD_DISP_ON_CURSOR      display on, cursor on
*                  LCD_DISP_CURSOR_BLINK   display on, cursor on flashing
*  Returns:  none
*************************************************************************/
void lcd_init(uint8_t dispAttr)
{
 184:	cf 93       	push	r28
 186:	c8 2f       	mov	r28, r24
        DDR(LCD_E_PORT)     |= _BV(LCD_E_PIN);
    }
    else
    {
        /* configure all port bits as output (LCD data and control lines on different ports */
        DDR(LCD_RS_PORT)    |= _BV(LCD_RS_PIN);
 188:	20 9a       	sbi	0x04, 0	; 4
        DDR(LCD_RW_PORT)    |= _BV(LCD_RW_PIN);
 18a:	55 9a       	sbi	0x0a, 5	; 10
        DDR(LCD_E_PORT)     |= _BV(LCD_E_PIN);
 18c:	21 9a       	sbi	0x04, 1	; 4
        DDR(LCD_DATA0_PORT) |= _BV(LCD_DATA0_PIN);
 18e:	54 9a       	sbi	0x0a, 4	; 10
        DDR(LCD_DATA1_PORT) |= _BV(LCD_DATA1_PIN);
 190:	55 9a       	sbi	0x0a, 5	; 10
        DDR(LCD_DATA2_PORT) |= _BV(LCD_DATA2_PIN);
 192:	56 9a       	sbi	0x0a, 6	; 10
        DDR(LCD_DATA3_PORT) |= _BV(LCD_DATA3_PIN);
 194:	57 9a       	sbi	0x0a, 7	; 10
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 196:	8f ef       	ldi	r24, 0xFF	; 255
 198:	99 ef       	ldi	r25, 0xF9	; 249
 19a:	01 97       	sbiw	r24, 0x01	; 1
 19c:	f1 f7       	brne	.-4      	; 0x19a <lcd_init+0x16>
 19e:	00 c0       	rjmp	.+0      	; 0x1a0 <lcd_init+0x1c>
 1a0:	00 00       	nop
    }
    delay(LCD_DELAY_BOOTUP); /* wait 16ms or more after power-on       */

    /* initial write to lcd is 8bit */
    LCD_DATA1_PORT |= _BV(LCD_DATA1_PIN); // LCD_FUNCTION>>4;
 1a2:	5d 9a       	sbi	0x0b, 5	; 11
    LCD_DATA0_PORT |= _BV(LCD_DATA0_PIN); // LCD_FUNCTION_8BIT>>4;
 1a4:	5c 9a       	sbi	0x0b, 4	; 11
    lcd_e_toggle();
 1a6:	0e 94 5d 00 	call	0xba	; 0xba <toggle_e>
 1aa:	8f e1       	ldi	r24, 0x1F	; 31
 1ac:	9e e4       	ldi	r25, 0x4E	; 78
 1ae:	01 97       	sbiw	r24, 0x01	; 1
 1b0:	f1 f7       	brne	.-4      	; 0x1ae <lcd_init+0x2a>
 1b2:	00 c0       	rjmp	.+0      	; 0x1b4 <lcd_init+0x30>
 1b4:	00 00       	nop
    delay(LCD_DELAY_INIT); /* delay, busy flag can't be checked here */

    /* repeat last command */
    lcd_e_toggle();
 1b6:	0e 94 5d 00 	call	0xba	; 0xba <toggle_e>
 1ba:	8f ef       	ldi	r24, 0xFF	; 255
 1bc:	90 e0       	ldi	r25, 0x00	; 0
 1be:	01 97       	sbiw	r24, 0x01	; 1
 1c0:	f1 f7       	brne	.-4      	; 0x1be <lcd_init+0x3a>
 1c2:	00 c0       	rjmp	.+0      	; 0x1c4 <lcd_init+0x40>
 1c4:	00 00       	nop
    delay(LCD_DELAY_INIT_REP); /* delay, busy flag can't be checked here */

    /* repeat last command a third time */
    lcd_e_toggle();
 1c6:	0e 94 5d 00 	call	0xba	; 0xba <toggle_e>
 1ca:	8f ef       	ldi	r24, 0xFF	; 255
 1cc:	90 e0       	ldi	r25, 0x00	; 0
 1ce:	01 97       	sbiw	r24, 0x01	; 1
 1d0:	f1 f7       	brne	.-4      	; 0x1ce <lcd_init+0x4a>
 1d2:	00 c0       	rjmp	.+0      	; 0x1d4 <lcd_init+0x50>
 1d4:	00 00       	nop
    delay(LCD_DELAY_INIT_REP); /* delay, busy flag can't be checked here */

    /* now configure for 4bit mode */
    LCD_DATA0_PORT &= ~_BV(LCD_DATA0_PIN); // LCD_FUNCTION_4BIT_1LINE>>4
 1d6:	5c 98       	cbi	0x0b, 4	; 11
    lcd_e_toggle();
 1d8:	0e 94 5d 00 	call	0xba	; 0xba <toggle_e>
 1dc:	8f ef       	ldi	r24, 0xFF	; 255
 1de:	90 e0       	ldi	r25, 0x00	; 0
 1e0:	01 97       	sbiw	r24, 0x01	; 1
 1e2:	f1 f7       	brne	.-4      	; 0x1e0 <lcd_init+0x5c>
 1e4:	00 c0       	rjmp	.+0      	; 0x1e6 <lcd_init+0x62>
 1e6:	00 00       	nop
    /* Display with KS0073 controller requires special commands for enabling 4 line mode */
    lcd_command(KS0073_EXTENDED_FUNCTION_REGISTER_ON);
    lcd_command(KS0073_4LINES_MODE);
    lcd_command(KS0073_EXTENDED_FUNCTION_REGISTER_OFF);
    #else
    lcd_command(LCD_FUNCTION_DEFAULT); /* function set: display lines  */
 1e8:	88 e2       	ldi	r24, 0x28	; 40
 1ea:	0e 94 98 00 	call	0x130	; 0x130 <lcd_command>
    #endif
    lcd_command(LCD_DISP_OFF);     /* display off                  */
 1ee:	88 e0       	ldi	r24, 0x08	; 8
 1f0:	0e 94 98 00 	call	0x130	; 0x130 <lcd_command>
    lcd_clrscr();                  /* display clear                */
 1f4:	0e 94 aa 00 	call	0x154	; 0x154 <lcd_clrscr>
    lcd_command(LCD_MODE_DEFAULT); /* set entry mode               */
 1f8:	86 e0       	ldi	r24, 0x06	; 6
 1fa:	0e 94 98 00 	call	0x130	; 0x130 <lcd_command>
    lcd_command(dispAttr);         /* display/cursor control       */
 1fe:	8c 2f       	mov	r24, r28
 200:	0e 94 98 00 	call	0x130	; 0x130 <lcd_command>
}/* lcd_init */
 204:	cf 91       	pop	r28
 206:	08 95       	ret

00000208 <reset>:
} type_state;

type_state current_state = RESET;

void reset(void)
{
 208:	0f 93       	push	r16
 20a:	1f 93       	push	r17
 20c:	cf 93       	push	r28
 20e:	df 93       	push	r29
	
	
	// Set pointer to beginning of CGRAM memory
	lcd_command(1 << LCD_CGRAM);
 210:	80 e4       	ldi	r24, 0x40	; 64
 212:	0e 94 98 00 	call	0x130	; 0x130 <lcd_command>
 216:	c4 e0       	ldi	r28, 0x04	; 4
 218:	d1 e0       	ldi	r29, 0x01	; 1
 21a:	04 e1       	ldi	r16, 0x14	; 20
 21c:	11 e0       	ldi	r17, 0x01	; 1
	for (uint8_t i = 0; i < 8*2; i++) //0,1,2,3 ,4,5,6,7
	{
		// Store all new chars to memory line by line
		lcd_data(customChar[i]);
 21e:	89 91       	ld	r24, Y+
 220:	0e 94 9c 00 	call	0x138	; 0x138 <lcd_data>
{
	
	
	// Set pointer to beginning of CGRAM memory
	lcd_command(1 << LCD_CGRAM);
	for (uint8_t i = 0; i < 8*2; i++) //0,1,2,3 ,4,5,6,7
 224:	c0 17       	cp	r28, r16
 226:	d1 07       	cpc	r29, r17
 228:	d1 f7       	brne	.-12     	; 0x21e <reset+0x16>
	{
		// Store all new chars to memory line by line
		lcd_data(customChar[i]);
	}
	// Set DDRAM address
	lcd_command(1 << LCD_DDRAM);
 22a:	80 e8       	ldi	r24, 0x80	; 128
 22c:	0e 94 98 00 	call	0x130	; 0x130 <lcd_command>

	// Initialize LCD display
	lcd_clrscr();
 230:	0e 94 aa 00 	call	0x154	; 0x154 <lcd_clrscr>
	// Display custom characters
	lcd_putc(0);
 234:	80 e0       	ldi	r24, 0x00	; 0
 236:	0e 94 ae 00 	call	0x15c	; 0x15c <lcd_putc>
	lcd_gotoxy(15, 0);
 23a:	60 e0       	ldi	r22, 0x00	; 0
 23c:	8f e0       	ldi	r24, 0x0F	; 15
 23e:	0e 94 a0 00 	call	0x140	; 0x140 <lcd_gotoxy>
	lcd_putc(0);
 242:	80 e0       	ldi	r24, 0x00	; 0
 244:	0e 94 ae 00 	call	0x15c	; 0x15c <lcd_putc>
	lcd_gotoxy(0, 1);
 248:	61 e0       	ldi	r22, 0x01	; 1
 24a:	80 e0       	ldi	r24, 0x00	; 0
 24c:	0e 94 a0 00 	call	0x140	; 0x140 <lcd_gotoxy>
	lcd_putc(1);
 250:	81 e0       	ldi	r24, 0x01	; 1
 252:	0e 94 ae 00 	call	0x15c	; 0x15c <lcd_putc>
	lcd_gotoxy(15, 1);
 256:	61 e0       	ldi	r22, 0x01	; 1
 258:	8f e0       	ldi	r24, 0x0F	; 15
 25a:	0e 94 a0 00 	call	0x140	; 0x140 <lcd_gotoxy>
	lcd_putc(1);
 25e:	81 e0       	ldi	r24, 0x01	; 1
 260:	0e 94 ae 00 	call	0x15c	; 0x15c <lcd_putc>
	
	//lcd_gotoxy(1, 1);
	//lcd_puts("Welcome Bachhh");
	

	lcd_gotoxy(1, 0);
 264:	60 e0       	ldi	r22, 0x00	; 0
 266:	81 e0       	ldi	r24, 0x01	; 1
 268:	0e 94 a0 00 	call	0x140	; 0x140 <lcd_gotoxy>
	lcd_puts("Password:____");
 26c:	84 e1       	ldi	r24, 0x14	; 20
 26e:	91 e0       	ldi	r25, 0x01	; 1
 270:	0e 94 b2 00 	call	0x164	; 0x164 <lcd_puts>
	//_delay_ms(2000);
}
 274:	df 91       	pop	r29
 276:	cf 91       	pop	r28
 278:	1f 91       	pop	r17
 27a:	0f 91       	pop	r16
 27c:	08 95       	ret

0000027e <getkey>:

uint8_t getkey()
{
 27e:	cf 92       	push	r12
 280:	df 92       	push	r13
 282:	ef 92       	push	r14
 284:	ff 92       	push	r15
 286:	0f 93       	push	r16
 288:	1f 93       	push	r17
 28a:	cf 93       	push	r28
 28c:	df 93       	push	r29
	uint8_t row, col;
	DDRC&=~(0x7F);
 28e:	87 b1       	in	r24, 0x07	; 7
 290:	80 78       	andi	r24, 0x80	; 128
 292:	87 b9       	out	0x07, r24	; 7
	PORTC|=0x0F;
 294:	88 b1       	in	r24, 0x08	; 8
 296:	8f 60       	ori	r24, 0x0F	; 15
 298:	88 b9       	out	0x08, r24	; 8
 29a:	00 e0       	ldi	r16, 0x00	; 0
 29c:	10 e0       	ldi	r17, 0x00	; 0
	for(col=0;col<3;col++)
	{
		DDRC|=(0x10<<col);
 29e:	68 94       	set
 2a0:	cc 24       	eor	r12, r12
 2a2:	c4 f8       	bld	r12, 4
 2a4:	d1 2c       	mov	r13, r1
 2a6:	d0 2f       	mov	r29, r16
 2a8:	97 b1       	in	r25, 0x07	; 7
 2aa:	76 01       	movw	r14, r12
 2ac:	00 2e       	mov	r0, r16
 2ae:	02 c0       	rjmp	.+4      	; 0x2b4 <getkey+0x36>
 2b0:	ee 0c       	add	r14, r14
 2b2:	ff 1c       	adc	r15, r15
 2b4:	0a 94       	dec	r0
 2b6:	e2 f7       	brpl	.-8      	; 0x2b0 <getkey+0x32>
 2b8:	9e 29       	or	r25, r14
 2ba:	97 b9       	out	0x07, r25	; 7
		if(!GPIO_read(&PINC, 0))
 2bc:	60 e0       	ldi	r22, 0x00	; 0
 2be:	86 e2       	ldi	r24, 0x26	; 38
 2c0:	90 e0       	ldi	r25, 0x00	; 0
 2c2:	0e 94 53 00 	call	0xa6	; 0xa6 <GPIO_read>
 2c6:	88 23       	and	r24, r24
 2c8:	e9 f0       	breq	.+58     	; 0x304 <getkey+0x86>
 2ca:	c0 e0       	ldi	r28, 0x00	; 0
			return(-1);
		for(row=0;row<4;row++)
			if(!GPIO_read(&PINC, row))
 2cc:	6c 2f       	mov	r22, r28
 2ce:	86 e2       	ldi	r24, 0x26	; 38
 2d0:	90 e0       	ldi	r25, 0x00	; 0
 2d2:	0e 94 53 00 	call	0xa6	; 0xa6 <GPIO_read>
 2d6:	81 11       	cpse	r24, r1
 2d8:	07 c0       	rjmp	.+14     	; 0x2e8 <getkey+0x6a>
				return(row*3+col+1);
 2da:	8c 2f       	mov	r24, r28
 2dc:	88 0f       	add	r24, r24
 2de:	c8 0f       	add	r28, r24
 2e0:	81 e0       	ldi	r24, 0x01	; 1
 2e2:	8d 0f       	add	r24, r29
 2e4:	8c 0f       	add	r24, r28
 2e6:	0f c0       	rjmp	.+30     	; 0x306 <getkey+0x88>
	for(col=0;col<3;col++)
	{
		DDRC|=(0x10<<col);
		if(!GPIO_read(&PINC, 0))
			return(-1);
		for(row=0;row<4;row++)
 2e8:	cf 5f       	subi	r28, 0xFF	; 255
 2ea:	c4 30       	cpi	r28, 0x04	; 4
 2ec:	79 f7       	brne	.-34     	; 0x2cc <getkey+0x4e>
			if(!GPIO_read(&PINC, row))
				return(row*3+col+1);
		DDRC&=~(0x10<<col);
 2ee:	87 b1       	in	r24, 0x07	; 7
 2f0:	e0 94       	com	r14
 2f2:	e8 22       	and	r14, r24
 2f4:	e7 b8       	out	0x07, r14	; 7
 2f6:	0f 5f       	subi	r16, 0xFF	; 255
 2f8:	1f 4f       	sbci	r17, 0xFF	; 255
uint8_t getkey()
{
	uint8_t row, col;
	DDRC&=~(0x7F);
	PORTC|=0x0F;
	for(col=0;col<3;col++)
 2fa:	03 30       	cpi	r16, 0x03	; 3
 2fc:	11 05       	cpc	r17, r1
 2fe:	99 f6       	brne	.-90     	; 0x2a6 <getkey+0x28>
		for(row=0;row<4;row++)
			if(!GPIO_read(&PINC, row))
				return(row*3+col+1);
		DDRC&=~(0x10<<col);
	}
	return 0;//Indicate No key pressed
 300:	80 e0       	ldi	r24, 0x00	; 0
 302:	01 c0       	rjmp	.+2      	; 0x306 <getkey+0x88>
	PORTC|=0x0F;
	for(col=0;col<3;col++)
	{
		DDRC|=(0x10<<col);
		if(!GPIO_read(&PINC, 0))
			return(-1);
 304:	8f ef       	ldi	r24, 0xFF	; 255
			if(!GPIO_read(&PINC, row))
				return(row*3+col+1);
		DDRC&=~(0x10<<col);
	}
	return 0;//Indicate No key pressed
}
 306:	df 91       	pop	r29
 308:	cf 91       	pop	r28
 30a:	1f 91       	pop	r17
 30c:	0f 91       	pop	r16
 30e:	ff 90       	pop	r15
 310:	ef 90       	pop	r14
 312:	df 90       	pop	r13
 314:	cf 90       	pop	r12
 316:	08 95       	ret

00000318 <get_code>:

void get_code(uint8_t* code)
{
 318:	0f 93       	push	r16
 31a:	1f 93       	push	r17
 31c:	cf 93       	push	r28
 31e:	df 93       	push	r29
 320:	00 d0       	rcall	.+0      	; 0x322 <get_code+0xa>
 322:	00 d0       	rcall	.+0      	; 0x324 <get_code+0xc>
 324:	1f 92       	push	r1
 326:	cd b7       	in	r28, 0x3d	; 61
 328:	de b7       	in	r29, 0x3e	; 62
 32a:	8c 01       	movw	r16, r24
	TIM2_overflow_16ms()
 32c:	e1 eb       	ldi	r30, 0xB1	; 177
 32e:	f0 e0       	ldi	r31, 0x00	; 0
 330:	80 81       	ld	r24, Z
 332:	87 60       	ori	r24, 0x07	; 7
 334:	80 83       	st	Z, r24
	TIM2_overflow_interrupt_enable();
 336:	e0 e7       	ldi	r30, 0x70	; 112
 338:	f0 e0       	ldi	r31, 0x00	; 0
 33a:	80 81       	ld	r24, Z
 33c:	81 60       	ori	r24, 0x01	; 1
 33e:	80 83       	st	Z, r24
	uint8_t key = getkey();
 340:	0e 94 3f 01 	call	0x27e	; 0x27e <getkey>
	if (key!=0)
 344:	88 23       	and	r24, r24
 346:	09 f4       	brne	.+2      	; 0x34a <get_code+0x32>
 348:	4b c0       	rjmp	.+150    	; 0x3e0 <get_code+0xc8>
	{
		switch(key)
 34a:	8a 30       	cpi	r24, 0x0A	; 10
 34c:	19 f0       	breq	.+6      	; 0x354 <get_code+0x3c>
 34e:	8c 30       	cpi	r24, 0x0C	; 12
 350:	61 f0       	breq	.+24     	; 0x36a <get_code+0x52>
 352:	06 c0       	rjmp	.+12     	; 0x360 <get_code+0x48>
				TIM2_overflow_interrupt_disable();
				current_state = CHECK_CODE; //ma se provest kontrola hesla a pripadne dalsi zmeny
				break;
			case 10:
				for(uint8_t i=3;i>=0;i--)
					if(code[i]!=10)
 354:	f8 01       	movw	r30, r16
 356:	83 81       	ldd	r24, Z+3	; 0x03
 358:	8a 30       	cpi	r24, 0x0A	; 10
 35a:	81 f4       	brne	.+32     	; 0x37c <get_code+0x64>
 35c:	83 e0       	ldi	r24, 0x03	; 3
 35e:	1c c0       	rjmp	.+56     	; 0x398 <get_code+0x80>
					}
				_delay_ms(250);
					break;
			default:
				for(uint8_t j=0;j<4;j++)
					if(code[j]==10)
 360:	f8 01       	movw	r30, r16
 362:	90 81       	ld	r25, Z
 364:	9a 30       	cpi	r25, 0x0A	; 10
 366:	01 f5       	brne	.+64     	; 0x3a8 <get_code+0x90>
 368:	2c c0       	rjmp	.+88     	; 0x3c2 <get_code+0xaa>
	if (key!=0)
	{
		switch(key)
		{
			case 12:
				TIM2_overflow_interrupt_disable();
 36a:	e0 e7       	ldi	r30, 0x70	; 112
 36c:	f0 e0       	ldi	r31, 0x00	; 0
 36e:	80 81       	ld	r24, Z
 370:	8e 7f       	andi	r24, 0xFE	; 254
 372:	80 83       	st	Z, r24
				current_state = CHECK_CODE; //ma se provest kontrola hesla a pripadne dalsi zmeny
 374:	82 e0       	ldi	r24, 0x02	; 2
 376:	80 93 ba 01 	sts	0x01BA, r24	; 0x8001ba <current_state>
				break;
 37a:	32 c0       	rjmp	.+100    	; 0x3e0 <get_code+0xc8>
			case 10:
				for(uint8_t i=3;i>=0;i--)
					if(code[i]!=10)
 37c:	f8 01       	movw	r30, r16
 37e:	33 96       	adiw	r30, 0x03	; 3
					{
						code[i]=10;
 380:	8a e0       	ldi	r24, 0x0A	; 10
 382:	80 83       	st	Z, r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 384:	ff ef       	ldi	r31, 0xFF	; 255
 386:	24 e3       	ldi	r18, 0x34	; 52
 388:	8c e0       	ldi	r24, 0x0C	; 12
 38a:	f1 50       	subi	r31, 0x01	; 1
 38c:	20 40       	sbci	r18, 0x00	; 0
 38e:	80 40       	sbci	r24, 0x00	; 0
 390:	e1 f7       	brne	.-8      	; 0x38a <get_code+0x72>
 392:	00 c0       	rjmp	.+0      	; 0x394 <get_code+0x7c>
 394:	00 00       	nop
 396:	24 c0       	rjmp	.+72     	; 0x3e0 <get_code+0xc8>
			case 12:
				TIM2_overflow_interrupt_disable();
				current_state = CHECK_CODE; //ma se provest kontrola hesla a pripadne dalsi zmeny
				break;
			case 10:
				for(uint8_t i=3;i>=0;i--)
 398:	81 50       	subi	r24, 0x01	; 1
					if(code[i]!=10)
 39a:	f8 01       	movw	r30, r16
 39c:	e8 0f       	add	r30, r24
 39e:	f1 1d       	adc	r31, r1
 3a0:	90 81       	ld	r25, Z
 3a2:	9a 30       	cpi	r25, 0x0A	; 10
 3a4:	c9 f3       	breq	.-14     	; 0x398 <get_code+0x80>
 3a6:	ec cf       	rjmp	.-40     	; 0x380 <get_code+0x68>
 3a8:	98 01       	movw	r18, r16
 3aa:	2f 5f       	subi	r18, 0xFF	; 255
 3ac:	3f 4f       	sbci	r19, 0xFF	; 255
 3ae:	a8 01       	movw	r20, r16
 3b0:	4c 5f       	subi	r20, 0xFC	; 252
 3b2:	5f 4f       	sbci	r21, 0xFF	; 255
					}
				_delay_ms(250);
					break;
			default:
				for(uint8_t j=0;j<4;j++)
					if(code[j]==10)
 3b4:	f9 01       	movw	r30, r18
 3b6:	2f 5f       	subi	r18, 0xFF	; 255
 3b8:	3f 4f       	sbci	r19, 0xFF	; 255
 3ba:	90 81       	ld	r25, Z
 3bc:	9a 30       	cpi	r25, 0x0A	; 10
 3be:	21 f4       	brne	.+8      	; 0x3c8 <get_code+0xb0>
 3c0:	01 c0       	rjmp	.+2      	; 0x3c4 <get_code+0xac>
 3c2:	f8 01       	movw	r30, r16
					{
						code[j]=key;
 3c4:	80 83       	st	Z, r24
						break;
 3c6:	03 c0       	rjmp	.+6      	; 0x3ce <get_code+0xb6>
						break;
					}
				_delay_ms(250);
					break;
			default:
				for(uint8_t j=0;j<4;j++)
 3c8:	42 17       	cp	r20, r18
 3ca:	53 07       	cpc	r21, r19
 3cc:	99 f7       	brne	.-26     	; 0x3b4 <get_code+0x9c>
 3ce:	9f ef       	ldi	r25, 0xFF	; 255
 3d0:	e4 e3       	ldi	r30, 0x34	; 52
 3d2:	fc e0       	ldi	r31, 0x0C	; 12
 3d4:	91 50       	subi	r25, 0x01	; 1
 3d6:	e0 40       	sbci	r30, 0x00	; 0
 3d8:	f0 40       	sbci	r31, 0x00	; 0
 3da:	e1 f7       	brne	.-8      	; 0x3d4 <get_code+0xbc>
 3dc:	00 c0       	rjmp	.+0      	; 0x3de <get_code+0xc6>
 3de:	00 00       	nop
						break;
					}
				_delay_ms(250);
		} //pokud nedochazi ke kontrole hesla, je treba vlozit malou pauzu (cca 0,5s), aby nedochazelo k duplikaci stisknuteho tlacitka
	}
char password[] = "    ";
 3e0:	85 e0       	ldi	r24, 0x05	; 5
 3e2:	e2 e2       	ldi	r30, 0x22	; 34
 3e4:	f1 e0       	ldi	r31, 0x01	; 1
 3e6:	de 01       	movw	r26, r28
 3e8:	11 96       	adiw	r26, 0x01	; 1
 3ea:	01 90       	ld	r0, Z+
 3ec:	0d 92       	st	X+, r0
 3ee:	8a 95       	dec	r24
 3f0:	e1 f7       	brne	.-8      	; 0x3ea <get_code+0xd2>
    lcd_gotoxy(10, 0);
 3f2:	60 e0       	ldi	r22, 0x00	; 0
 3f4:	8a e0       	ldi	r24, 0x0A	; 10
 3f6:	0e 94 a0 00 	call	0x140	; 0x140 <lcd_gotoxy>
 3fa:	d8 01       	movw	r26, r16
 3fc:	fe 01       	movw	r30, r28
 3fe:	31 96       	adiw	r30, 0x01	; 1
 400:	9e 01       	movw	r18, r28
 402:	2b 5f       	subi	r18, 0xFB	; 251
 404:	3f 4f       	sbci	r19, 0xFF	; 255
    for(uint8_t i = 0; i < 4; i++){
        password[i] = (code[i] == 10)? '_': '*';
 406:	8d 91       	ld	r24, X+
 408:	8a 30       	cpi	r24, 0x0A	; 10
 40a:	11 f0       	breq	.+4      	; 0x410 <__LOCK_REGION_LENGTH__+0x10>
 40c:	8a e2       	ldi	r24, 0x2A	; 42
 40e:	01 c0       	rjmp	.+2      	; 0x412 <__LOCK_REGION_LENGTH__+0x12>
 410:	8f e5       	ldi	r24, 0x5F	; 95
 412:	81 93       	st	Z+, r24
				_delay_ms(250);
		} //pokud nedochazi ke kontrole hesla, je treba vlozit malou pauzu (cca 0,5s), aby nedochazelo k duplikaci stisknuteho tlacitka
	}
char password[] = "    ";
    lcd_gotoxy(10, 0);
    for(uint8_t i = 0; i < 4; i++){
 414:	e2 17       	cp	r30, r18
 416:	f3 07       	cpc	r31, r19
 418:	b1 f7       	brne	.-20     	; 0x406 <__LOCK_REGION_LENGTH__+0x6>
        password[i] = (code[i] == 10)? '_': '*';
    }
    lcd_puts(password);   
 41a:	ce 01       	movw	r24, r28
 41c:	01 96       	adiw	r24, 0x01	; 1
 41e:	0e 94 b2 00 	call	0x164	; 0x164 <lcd_puts>
}
 422:	0f 90       	pop	r0
 424:	0f 90       	pop	r0
 426:	0f 90       	pop	r0
 428:	0f 90       	pop	r0
 42a:	0f 90       	pop	r0
 42c:	df 91       	pop	r29
 42e:	cf 91       	pop	r28
 430:	1f 91       	pop	r17
 432:	0f 91       	pop	r16
 434:	08 95       	ret

00000436 <check_code>:

bool check_code(uint8_t* code)
{
 436:	fc 01       	movw	r30, r24
	//codes are 4242, 0123, 9876
	if((code[0]==4)&&(code[1]==2)&&(code[2]==4)&&(code[3]==2))
 438:	80 81       	ld	r24, Z
 43a:	84 30       	cpi	r24, 0x04	; 4
 43c:	99 f4       	brne	.+38     	; 0x464 <check_code+0x2e>
 43e:	81 81       	ldd	r24, Z+1	; 0x01
 440:	82 30       	cpi	r24, 0x02	; 2
 442:	d1 f5       	brne	.+116    	; 0x4b8 <check_code+0x82>
 444:	82 81       	ldd	r24, Z+2	; 0x02
 446:	84 30       	cpi	r24, 0x04	; 4
 448:	c9 f5       	brne	.+114    	; 0x4bc <check_code+0x86>
 44a:	83 81       	ldd	r24, Z+3	; 0x03
 44c:	82 30       	cpi	r24, 0x02	; 2
 44e:	c1 f5       	brne	.+112    	; 0x4c0 <check_code+0x8a>
	{
		lcd_gotoxy(1, 1);
 450:	61 e0       	ldi	r22, 0x01	; 1
 452:	81 e0       	ldi	r24, 0x01	; 1
 454:	0e 94 a0 00 	call	0x140	; 0x140 <lcd_gotoxy>
		lcd_puts("Welcome User1");
 458:	87 e2       	ldi	r24, 0x27	; 39
 45a:	91 e0       	ldi	r25, 0x01	; 1
 45c:	0e 94 b2 00 	call	0x164	; 0x164 <lcd_puts>
		return 1;
 460:	81 e0       	ldi	r24, 0x01	; 1
 462:	08 95       	ret
	}
	else if((code[0]==11)&&(code[1]==1)&&(code[2]==2)&&(code[3]==3))
 464:	8b 30       	cpi	r24, 0x0B	; 11
 466:	99 f4       	brne	.+38     	; 0x48e <check_code+0x58>
 468:	81 81       	ldd	r24, Z+1	; 0x01
 46a:	81 30       	cpi	r24, 0x01	; 1
 46c:	59 f5       	brne	.+86     	; 0x4c4 <check_code+0x8e>
 46e:	82 81       	ldd	r24, Z+2	; 0x02
 470:	82 30       	cpi	r24, 0x02	; 2
 472:	51 f5       	brne	.+84     	; 0x4c8 <check_code+0x92>
 474:	83 81       	ldd	r24, Z+3	; 0x03
 476:	83 30       	cpi	r24, 0x03	; 3
 478:	49 f5       	brne	.+82     	; 0x4cc <check_code+0x96>
	{
		lcd_gotoxy(1, 1);
 47a:	61 e0       	ldi	r22, 0x01	; 1
 47c:	81 e0       	ldi	r24, 0x01	; 1
 47e:	0e 94 a0 00 	call	0x140	; 0x140 <lcd_gotoxy>
		lcd_puts("Welcome User2");
 482:	85 e3       	ldi	r24, 0x35	; 53
 484:	91 e0       	ldi	r25, 0x01	; 1
 486:	0e 94 b2 00 	call	0x164	; 0x164 <lcd_puts>
		return 1;
 48a:	81 e0       	ldi	r24, 0x01	; 1
 48c:	08 95       	ret
	}
	else if((code[0]==9)&&(code[1]==8)&&(code[2]==7)&&(code[3]==4))
 48e:	89 30       	cpi	r24, 0x09	; 9
 490:	f9 f4       	brne	.+62     	; 0x4d0 <check_code+0x9a>
 492:	81 81       	ldd	r24, Z+1	; 0x01
 494:	88 30       	cpi	r24, 0x08	; 8
 496:	f1 f4       	brne	.+60     	; 0x4d4 <check_code+0x9e>
 498:	82 81       	ldd	r24, Z+2	; 0x02
 49a:	87 30       	cpi	r24, 0x07	; 7
 49c:	e9 f4       	brne	.+58     	; 0x4d8 <check_code+0xa2>
 49e:	83 81       	ldd	r24, Z+3	; 0x03
 4a0:	84 30       	cpi	r24, 0x04	; 4
 4a2:	e1 f4       	brne	.+56     	; 0x4dc <check_code+0xa6>
	{
		lcd_gotoxy(1, 1);
 4a4:	61 e0       	ldi	r22, 0x01	; 1
 4a6:	81 e0       	ldi	r24, 0x01	; 1
 4a8:	0e 94 a0 00 	call	0x140	; 0x140 <lcd_gotoxy>
		lcd_puts("Welcome User3");
 4ac:	83 e4       	ldi	r24, 0x43	; 67
 4ae:	91 e0       	ldi	r25, 0x01	; 1
 4b0:	0e 94 b2 00 	call	0x164	; 0x164 <lcd_puts>
		return 1;
 4b4:	81 e0       	ldi	r24, 0x01	; 1
 4b6:	08 95       	ret
	}
	else return 0;
 4b8:	80 e0       	ldi	r24, 0x00	; 0
 4ba:	08 95       	ret
 4bc:	80 e0       	ldi	r24, 0x00	; 0
 4be:	08 95       	ret
 4c0:	80 e0       	ldi	r24, 0x00	; 0
 4c2:	08 95       	ret
 4c4:	80 e0       	ldi	r24, 0x00	; 0
 4c6:	08 95       	ret
 4c8:	80 e0       	ldi	r24, 0x00	; 0
 4ca:	08 95       	ret
 4cc:	80 e0       	ldi	r24, 0x00	; 0
 4ce:	08 95       	ret
 4d0:	80 e0       	ldi	r24, 0x00	; 0
 4d2:	08 95       	ret
 4d4:	80 e0       	ldi	r24, 0x00	; 0
 4d6:	08 95       	ret
 4d8:	80 e0       	ldi	r24, 0x00	; 0
 4da:	08 95       	ret
 4dc:	80 e0       	ldi	r24, 0x00	; 0
	
	
}
 4de:	08 95       	ret

000004e0 <state_machine>:

//funkce a procedury
void state_machine(void)
{
	static uint8_t code[4]={10,10,10,10};
	switch (current_state)
 4e0:	80 91 ba 01 	lds	r24, 0x01BA	; 0x8001ba <current_state>
 4e4:	82 30       	cpi	r24, 0x02	; 2
 4e6:	d9 f0       	breq	.+54     	; 0x51e <state_machine+0x3e>
 4e8:	28 f4       	brcc	.+10     	; 0x4f4 <state_machine+0x14>
 4ea:	88 23       	and	r24, r24
 4ec:	31 f0       	breq	.+12     	; 0x4fa <state_machine+0x1a>
 4ee:	81 30       	cpi	r24, 0x01	; 1
 4f0:	89 f0       	breq	.+34     	; 0x514 <state_machine+0x34>
 4f2:	2e c0       	rjmp	.+92     	; 0x550 <state_machine+0x70>
 4f4:	85 30       	cpi	r24, 0x05	; 5
 4f6:	70 f1       	brcs	.+92     	; 0x554 <state_machine+0x74>
 4f8:	2b c0       	rjmp	.+86     	; 0x550 <state_machine+0x70>
	{
		case RESET:
			reset();
 4fa:	0e 94 04 01 	call	0x208	; 0x208 <reset>
			for(uint8_t i = 0; i < 4; i++)
				code[i]=10;
 4fe:	e0 e0       	ldi	r30, 0x00	; 0
 500:	f1 e0       	ldi	r31, 0x01	; 1
 502:	8a e0       	ldi	r24, 0x0A	; 10
 504:	80 83       	st	Z, r24
 506:	81 83       	std	Z+1, r24	; 0x01
 508:	82 83       	std	Z+2, r24	; 0x02
 50a:	83 83       	std	Z+3, r24	; 0x03
			current_state = GET_CODE;
 50c:	81 e0       	ldi	r24, 0x01	; 1
 50e:	80 93 ba 01 	sts	0x01BA, r24	; 0x8001ba <current_state>
			break;
 512:	08 95       	ret
		case GET_CODE:
			get_code(code);
 514:	80 e0       	ldi	r24, 0x00	; 0
 516:	91 e0       	ldi	r25, 0x01	; 1
 518:	0e 94 8c 01 	call	0x318	; 0x318 <get_code>
			break;
 51c:	08 95       	ret
		case CHECK_CODE:
			current_state = check_code(code)?DOOR_OPEN:WRONG_CODE;
 51e:	80 e0       	ldi	r24, 0x00	; 0
 520:	91 e0       	ldi	r25, 0x01	; 1
 522:	0e 94 1b 02 	call	0x436	; 0x436 <check_code>
 526:	81 11       	cpse	r24, r1
 528:	02 c0       	rjmp	.+4      	; 0x52e <state_machine+0x4e>
 52a:	84 e0       	ldi	r24, 0x04	; 4
 52c:	01 c0       	rjmp	.+2      	; 0x530 <state_machine+0x50>
 52e:	83 e0       	ldi	r24, 0x03	; 3
 530:	80 93 ba 01 	sts	0x01BA, r24	; 0x8001ba <current_state>
			TIM2_overflow_4ms()
 534:	e1 eb       	ldi	r30, 0xB1	; 177
 536:	f0 e0       	ldi	r31, 0x00	; 0
 538:	80 81       	ld	r24, Z
 53a:	8e 7f       	andi	r24, 0xFE	; 254
 53c:	80 83       	st	Z, r24
 53e:	80 81       	ld	r24, Z
 540:	86 60       	ori	r24, 0x06	; 6
 542:	80 83       	st	Z, r24
			TIM2_overflow_interrupt_enable();
 544:	e0 e7       	ldi	r30, 0x70	; 112
 546:	f0 e0       	ldi	r31, 0x00	; 0
 548:	80 81       	ld	r24, Z
 54a:	81 60       	ori	r24, 0x01	; 1
 54c:	80 83       	st	Z, r24
			break;
 54e:	08 95       	ret
		case DOOR_OPEN:		
			break;
		case WRONG_CODE:		
			break;
		default:
			current_state = RESET;
 550:	10 92 ba 01 	sts	0x01BA, r1	; 0x8001ba <current_state>
 554:	08 95       	ret

00000556 <main>:
 * and UART.
 */
int main(void)
{	
	
	DDRB|=(0x0C);
 556:	84 b1       	in	r24, 0x04	; 4
 558:	8c 60       	ori	r24, 0x0C	; 12
 55a:	84 b9       	out	0x04, r24	; 4
	PORTB&=~(0x0C);
 55c:	85 b1       	in	r24, 0x05	; 5
 55e:	83 7f       	andi	r24, 0xF3	; 243
 560:	85 b9       	out	0x05, r24	; 5

    // Configure 16-bit Timer/Counter1 to start ADC conversion
    // Enable interrupt and set the overflow prescaler to 16 ms
	//TIM0_overflow_16us();
	TIM0_overflow_16ms();
 562:	85 b5       	in	r24, 0x25	; 37
 564:	8d 7f       	andi	r24, 0xFD	; 253
 566:	85 bd       	out	0x25, r24	; 37
 568:	85 b5       	in	r24, 0x25	; 37
 56a:	85 60       	ori	r24, 0x05	; 5
 56c:	85 bd       	out	0x25, r24	; 37
	TIM0_overflow_interrupt_enable();
 56e:	ee e6       	ldi	r30, 0x6E	; 110
 570:	f0 e0       	ldi	r31, 0x00	; 0
 572:	80 81       	ld	r24, Z
 574:	81 60       	ori	r24, 0x01	; 1
 576:	80 83       	st	Z, r24
	
	TIM1_overflow_262ms();
 578:	e1 e8       	ldi	r30, 0x81	; 129
 57a:	f0 e0       	ldi	r31, 0x00	; 0
 57c:	80 81       	ld	r24, Z
 57e:	8b 7f       	andi	r24, 0xFB	; 251
 580:	80 83       	st	Z, r24
 582:	80 81       	ld	r24, Z
 584:	83 60       	ori	r24, 0x03	; 3
 586:	80 83       	st	Z, r24
	//TIM1_overflow_4ms();
	TIM1_overflow_interrupt_enable();
 588:	ef e6       	ldi	r30, 0x6F	; 111
 58a:	f0 e0       	ldi	r31, 0x00	; 0
 58c:	80 81       	ld	r24, Z
 58e:	81 60       	ori	r24, 0x01	; 1
 590:	80 83       	st	Z, r24
	
	
	
	lcd_init(LCD_DISP_ON);
 592:	8c e0       	ldi	r24, 0x0C	; 12
 594:	0e 94 c2 00 	call	0x184	; 0x184 <lcd_init>
	
    // Initialize UART to asynchronous, 8N1, 9600
	uart_init(UART_BAUD_SELECT(9600, F_CPU));
 598:	87 e6       	ldi	r24, 0x67	; 103
 59a:	90 e0       	ldi	r25, 0x00	; 0
 59c:	0e 94 80 04 	call	0x900	; 0x900 <uart_init>

    // Enables interrupts by setting the global interrupt mask
    sei();
 5a0:	78 94       	sei
 5a2:	ff cf       	rjmp	.-2      	; 0x5a2 <main+0x4c>

000005a4 <__vector_16>:
/**
 * ISR starts when Timer/Counter1 overflows. Use single conversion mode
 * and start conversion four times per second.
 */
ISR(TIMER0_OVF_vect)
{
 5a4:	1f 92       	push	r1
 5a6:	0f 92       	push	r0
 5a8:	0f b6       	in	r0, 0x3f	; 63
 5aa:	0f 92       	push	r0
 5ac:	11 24       	eor	r1, r1
 5ae:	2f 93       	push	r18
 5b0:	3f 93       	push	r19
 5b2:	4f 93       	push	r20
 5b4:	5f 93       	push	r21
 5b6:	6f 93       	push	r22
 5b8:	7f 93       	push	r23
 5ba:	8f 93       	push	r24
 5bc:	9f 93       	push	r25
 5be:	af 93       	push	r26
 5c0:	bf 93       	push	r27
 5c2:	ef 93       	push	r30
 5c4:	ff 93       	push	r31
	state_machine();
 5c6:	0e 94 70 02 	call	0x4e0	; 0x4e0 <state_machine>
}	
 5ca:	ff 91       	pop	r31
 5cc:	ef 91       	pop	r30
 5ce:	bf 91       	pop	r27
 5d0:	af 91       	pop	r26
 5d2:	9f 91       	pop	r25
 5d4:	8f 91       	pop	r24
 5d6:	7f 91       	pop	r23
 5d8:	6f 91       	pop	r22
 5da:	5f 91       	pop	r21
 5dc:	4f 91       	pop	r20
 5de:	3f 91       	pop	r19
 5e0:	2f 91       	pop	r18
 5e2:	0f 90       	pop	r0
 5e4:	0f be       	out	0x3f, r0	; 63
 5e6:	0f 90       	pop	r0
 5e8:	1f 90       	pop	r1
 5ea:	18 95       	reti

000005ec <__vector_13>:
/* -------------------------------------------------------------------*/
/**
 * UART
 */
ISR(TIMER1_OVF_vect)
{
 5ec:	1f 92       	push	r1
 5ee:	0f 92       	push	r0
 5f0:	0f b6       	in	r0, 0x3f	; 63
 5f2:	0f 92       	push	r0
 5f4:	11 24       	eor	r1, r1
 5f6:	2f 93       	push	r18
 5f8:	3f 93       	push	r19
 5fa:	4f 93       	push	r20
 5fc:	5f 93       	push	r21
 5fe:	6f 93       	push	r22
 600:	7f 93       	push	r23
 602:	8f 93       	push	r24
 604:	9f 93       	push	r25
 606:	af 93       	push	r26
 608:	bf 93       	push	r27
 60a:	ef 93       	push	r30
 60c:	ff 93       	push	r31
	static type_state prev_state = RESET;
	uart_puts("");
 60e:	87 e9       	ldi	r24, 0x97	; 151
 610:	91 e0       	ldi	r25, 0x01	; 1
 612:	0e 94 ae 04 	call	0x95c	; 0x95c <uart_puts>
	if(current_state != prev_state)
 616:	90 91 ba 01 	lds	r25, 0x01BA	; 0x8001ba <current_state>
 61a:	80 91 b9 01 	lds	r24, 0x01B9	; 0x8001b9 <prev_state.2183>
 61e:	98 17       	cp	r25, r24
 620:	a1 f1       	breq	.+104    	; 0x68a <__vector_13+0x9e>
   {
	   // Send to uart
	   uart_puts("Current state: ");
 622:	81 e5       	ldi	r24, 0x51	; 81
 624:	91 e0       	ldi	r25, 0x01	; 1
 626:	0e 94 ae 04 	call	0x95c	; 0x95c <uart_puts>
	   switch(current_state)
 62a:	80 91 ba 01 	lds	r24, 0x01BA	; 0x8001ba <current_state>
 62e:	82 30       	cpi	r24, 0x02	; 2
 630:	a9 f0       	breq	.+42     	; 0x65c <__vector_13+0x70>
 632:	28 f4       	brcc	.+10     	; 0x63e <__vector_13+0x52>
 634:	88 23       	and	r24, r24
 636:	41 f0       	breq	.+16     	; 0x648 <__vector_13+0x5c>
 638:	81 30       	cpi	r24, 0x01	; 1
 63a:	59 f0       	breq	.+22     	; 0x652 <__vector_13+0x66>
 63c:	1e c0       	rjmp	.+60     	; 0x67a <__vector_13+0x8e>
 63e:	83 30       	cpi	r24, 0x03	; 3
 640:	91 f0       	breq	.+36     	; 0x666 <__vector_13+0x7a>
 642:	84 30       	cpi	r24, 0x04	; 4
 644:	a9 f0       	breq	.+42     	; 0x670 <__vector_13+0x84>
 646:	19 c0       	rjmp	.+50     	; 0x67a <__vector_13+0x8e>
	   {
			case RESET:
				uart_puts("RESET");
 648:	81 e6       	ldi	r24, 0x61	; 97
 64a:	91 e0       	ldi	r25, 0x01	; 1
 64c:	0e 94 ae 04 	call	0x95c	; 0x95c <uart_puts>
				break;
 650:	18 c0       	rjmp	.+48     	; 0x682 <__vector_13+0x96>
			case GET_CODE:
				uart_puts("GET_CODE");
 652:	87 e6       	ldi	r24, 0x67	; 103
 654:	91 e0       	ldi	r25, 0x01	; 1
 656:	0e 94 ae 04 	call	0x95c	; 0x95c <uart_puts>
				break;
 65a:	13 c0       	rjmp	.+38     	; 0x682 <__vector_13+0x96>
			case CHECK_CODE:
				uart_puts("CHECK_CODE");
 65c:	80 e7       	ldi	r24, 0x70	; 112
 65e:	91 e0       	ldi	r25, 0x01	; 1
 660:	0e 94 ae 04 	call	0x95c	; 0x95c <uart_puts>
				break;
 664:	0e c0       	rjmp	.+28     	; 0x682 <__vector_13+0x96>
			case DOOR_OPEN:
				uart_puts("DOOR_OPEN");
 666:	8b e7       	ldi	r24, 0x7B	; 123
 668:	91 e0       	ldi	r25, 0x01	; 1
 66a:	0e 94 ae 04 	call	0x95c	; 0x95c <uart_puts>
				break;
 66e:	09 c0       	rjmp	.+18     	; 0x682 <__vector_13+0x96>
			case WRONG_CODE:
				uart_puts("WRONG_CODE");
 670:	85 e8       	ldi	r24, 0x85	; 133
 672:	91 e0       	ldi	r25, 0x01	; 1
 674:	0e 94 ae 04 	call	0x95c	; 0x95c <uart_puts>
				break;
 678:	04 c0       	rjmp	.+8      	; 0x682 <__vector_13+0x96>
			default:
				uart_puts("ERROR");
 67a:	80 e9       	ldi	r24, 0x90	; 144
 67c:	91 e0       	ldi	r25, 0x01	; 1
 67e:	0e 94 ae 04 	call	0x95c	; 0x95c <uart_puts>
	   }
	   uart_puts("\n");
 682:	86 e9       	ldi	r24, 0x96	; 150
 684:	91 e0       	ldi	r25, 0x01	; 1
 686:	0e 94 ae 04 	call	0x95c	; 0x95c <uart_puts>
   }
   
   prev_state = current_state;
 68a:	80 91 ba 01 	lds	r24, 0x01BA	; 0x8001ba <current_state>
 68e:	80 93 b9 01 	sts	0x01B9, r24	; 0x8001b9 <prev_state.2183>
}
 692:	ff 91       	pop	r31
 694:	ef 91       	pop	r30
 696:	bf 91       	pop	r27
 698:	af 91       	pop	r26
 69a:	9f 91       	pop	r25
 69c:	8f 91       	pop	r24
 69e:	7f 91       	pop	r23
 6a0:	6f 91       	pop	r22
 6a2:	5f 91       	pop	r21
 6a4:	4f 91       	pop	r20
 6a6:	3f 91       	pop	r19
 6a8:	2f 91       	pop	r18
 6aa:	0f 90       	pop	r0
 6ac:	0f be       	out	0x3f, r0	; 63
 6ae:	0f 90       	pop	r0
 6b0:	1f 90       	pop	r1
 6b2:	18 95       	reti

000006b4 <__vector_9>:

// 4ms / 16ms counter
ISR(TIMER2_OVF_vect)
{
 6b4:	1f 92       	push	r1
 6b6:	0f 92       	push	r0
 6b8:	0f b6       	in	r0, 0x3f	; 63
 6ba:	0f 92       	push	r0
 6bc:	11 24       	eor	r1, r1
 6be:	2f 93       	push	r18
 6c0:	3f 93       	push	r19
 6c2:	4f 93       	push	r20
 6c4:	5f 93       	push	r21
 6c6:	6f 93       	push	r22
 6c8:	7f 93       	push	r23
 6ca:	8f 93       	push	r24
 6cc:	9f 93       	push	r25
 6ce:	af 93       	push	r26
 6d0:	bf 93       	push	r27
 6d2:	ef 93       	push	r30
 6d4:	ff 93       	push	r31
 6d6:	cf 93       	push	r28
 6d8:	df 93       	push	r29
 6da:	00 d0       	rcall	.+0      	; 0x6dc <__vector_9+0x28>
 6dc:	1f 92       	push	r1
 6de:	cd b7       	in	r28, 0x3d	; 61
 6e0:	de b7       	in	r29, 0x3e	; 62
	char str[] = "  ";
 6e2:	80 e2       	ldi	r24, 0x20	; 32
 6e4:	90 e2       	ldi	r25, 0x20	; 32
 6e6:	9a 83       	std	Y+2, r25	; 0x02
 6e8:	89 83       	std	Y+1, r24	; 0x01
 6ea:	1b 82       	std	Y+3, r1	; 0x03
	static uint8_t wrong_tries = 0;
	static uint32_t count = 0;
	if(count == 1){
 6ec:	80 91 b5 01 	lds	r24, 0x01B5	; 0x8001b5 <count.2198>
 6f0:	90 91 b6 01 	lds	r25, 0x01B6	; 0x8001b6 <count.2198+0x1>
 6f4:	a0 91 b7 01 	lds	r26, 0x01B7	; 0x8001b7 <count.2198+0x2>
 6f8:	b0 91 b8 01 	lds	r27, 0x01B8	; 0x8001b8 <count.2198+0x3>
 6fc:	01 97       	sbiw	r24, 0x01	; 1
 6fe:	a1 05       	cpc	r26, r1
 700:	b1 05       	cpc	r27, r1
 702:	09 f0       	breq	.+2      	; 0x706 <__vector_9+0x52>
 704:	53 c0       	rjmp	.+166    	; 0x7ac <__vector_9+0xf8>
		if(current_state == DOOR_OPEN)
 706:	80 91 ba 01 	lds	r24, 0x01BA	; 0x8001ba <current_state>
 70a:	83 30       	cpi	r24, 0x03	; 3
 70c:	11 f4       	brne	.+4      	; 0x712 <__vector_9+0x5e>
			PORTB|=(0x04);//GPIO_toggle(&PORTB, RELAY);
 70e:	2a 9a       	sbi	0x05, 2	; 5
 710:	4d c0       	rjmp	.+154    	; 0x7ac <__vector_9+0xf8>
		else if(current_state == WRONG_CODE)
 712:	84 30       	cpi	r24, 0x04	; 4
 714:	09 f0       	breq	.+2      	; 0x718 <__vector_9+0x64>
 716:	73 c0       	rjmp	.+230    	; 0x7fe <__vector_9+0x14a>
		{
					wrong_tries++;
 718:	80 91 b4 01 	lds	r24, 0x01B4	; 0x8001b4 <__data_end>
 71c:	8f 5f       	subi	r24, 0xFF	; 255
 71e:	80 93 b4 01 	sts	0x01B4, r24	; 0x8001b4 <__data_end>
					lcd_clrscr();
 722:	0e 94 aa 00 	call	0x154	; 0x154 <lcd_clrscr>
					lcd_putc(0);
 726:	80 e0       	ldi	r24, 0x00	; 0
 728:	0e 94 ae 00 	call	0x15c	; 0x15c <lcd_putc>
					lcd_gotoxy(15, 0);
 72c:	60 e0       	ldi	r22, 0x00	; 0
 72e:	8f e0       	ldi	r24, 0x0F	; 15
 730:	0e 94 a0 00 	call	0x140	; 0x140 <lcd_gotoxy>
					lcd_putc(0);
 734:	80 e0       	ldi	r24, 0x00	; 0
 736:	0e 94 ae 00 	call	0x15c	; 0x15c <lcd_putc>
					lcd_gotoxy(0, 1);
 73a:	61 e0       	ldi	r22, 0x01	; 1
 73c:	80 e0       	ldi	r24, 0x00	; 0
 73e:	0e 94 a0 00 	call	0x140	; 0x140 <lcd_gotoxy>
					lcd_putc(1);
 742:	81 e0       	ldi	r24, 0x01	; 1
 744:	0e 94 ae 00 	call	0x15c	; 0x15c <lcd_putc>
					lcd_gotoxy(15, 1);
 748:	61 e0       	ldi	r22, 0x01	; 1
 74a:	8f e0       	ldi	r24, 0x0F	; 15
 74c:	0e 94 a0 00 	call	0x140	; 0x140 <lcd_gotoxy>
					lcd_putc(1);
 750:	81 e0       	ldi	r24, 0x01	; 1
 752:	0e 94 ae 00 	call	0x15c	; 0x15c <lcd_putc>
					lcd_gotoxy(1, 0);
 756:	60 e0       	ldi	r22, 0x00	; 0
 758:	81 e0       	ldi	r24, 0x01	; 1
 75a:	0e 94 a0 00 	call	0x140	; 0x140 <lcd_gotoxy>
					lcd_puts("ACCESS DENIED");
 75e:	88 e9       	ldi	r24, 0x98	; 152
 760:	91 e0       	ldi	r25, 0x01	; 1
 762:	0e 94 b2 00 	call	0x164	; 0x164 <lcd_puts>
					lcd_gotoxy(1, 1);
 766:	61 e0       	ldi	r22, 0x01	; 1
 768:	81 e0       	ldi	r24, 0x01	; 1
 76a:	0e 94 a0 00 	call	0x140	; 0x140 <lcd_gotoxy>
					lcd_puts("WRONG TRIES:");
 76e:	86 ea       	ldi	r24, 0xA6	; 166
 770:	91 e0       	ldi	r25, 0x01	; 1
 772:	0e 94 b2 00 	call	0x164	; 0x164 <lcd_puts>
					lcd_gotoxy(13, 1);
 776:	61 e0       	ldi	r22, 0x01	; 1
 778:	8d e0       	ldi	r24, 0x0D	; 13
 77a:	0e 94 a0 00 	call	0x140	; 0x140 <lcd_gotoxy>
    } else if (__radix < 2 || __radix > 36) {
	*__s = 0;
	return __s;
    } else {
	extern char *__itoa_ncheck (int, char *, unsigned char);
	return __itoa_ncheck (__val, __s, __radix);
 77e:	80 91 b4 01 	lds	r24, 0x01B4	; 0x8001b4 <__data_end>
 782:	4a e0       	ldi	r20, 0x0A	; 10
 784:	be 01       	movw	r22, r28
 786:	6f 5f       	subi	r22, 0xFF	; 255
 788:	7f 4f       	sbci	r23, 0xFF	; 255
 78a:	90 e0       	ldi	r25, 0x00	; 0
 78c:	0e 94 bd 04 	call	0x97a	; 0x97a <__itoa_ncheck>
					itoa(wrong_tries, str, 10);
					lcd_puts(str);
 790:	ce 01       	movw	r24, r28
 792:	01 96       	adiw	r24, 0x01	; 1
 794:	0e 94 b2 00 	call	0x164	; 0x164 <lcd_puts>
					if(wrong_tries == 100)
 798:	80 91 b4 01 	lds	r24, 0x01B4	; 0x8001b4 <__data_end>
 79c:	84 36       	cpi	r24, 0x64	; 100
 79e:	19 f4       	brne	.+6      	; 0x7a6 <__vector_9+0xf2>
						wrong_tries = 0;
 7a0:	10 92 b4 01 	sts	0x01B4, r1	; 0x8001b4 <__data_end>
 7a4:	03 c0       	rjmp	.+6      	; 0x7ac <__vector_9+0xf8>
					if(wrong_tries > 4)
 7a6:	85 30       	cpi	r24, 0x05	; 5
 7a8:	08 f0       	brcs	.+2      	; 0x7ac <__vector_9+0xf8>
						PORTB|=(0x08);
 7aa:	2b 9a       	sbi	0x05, 3	; 5
						//GPIO_toggle(&PORTB, AUDIO);
		}
	}
	
	if(count == 1250)//1250*16ms=20s //1250*4ms = 5s
 7ac:	80 91 b5 01 	lds	r24, 0x01B5	; 0x8001b5 <count.2198>
 7b0:	90 91 b6 01 	lds	r25, 0x01B6	; 0x8001b6 <count.2198+0x1>
 7b4:	a0 91 b7 01 	lds	r26, 0x01B7	; 0x8001b7 <count.2198+0x2>
 7b8:	b0 91 b8 01 	lds	r27, 0x01B8	; 0x8001b8 <count.2198+0x3>
 7bc:	82 3e       	cpi	r24, 0xE2	; 226
 7be:	94 40       	sbci	r25, 0x04	; 4
 7c0:	a1 05       	cpc	r26, r1
 7c2:	b1 05       	cpc	r27, r1
 7c4:	e1 f4       	brne	.+56     	; 0x7fe <__vector_9+0x14a>
	{
		
		if(current_state == DOOR_OPEN)
 7c6:	80 91 ba 01 	lds	r24, 0x01BA	; 0x8001ba <current_state>
 7ca:	83 30       	cpi	r24, 0x03	; 3
 7cc:	11 f4       	brne	.+4      	; 0x7d2 <__vector_9+0x11e>
			PORTB&=~(0x04);//GPIO_toggle(&PORTB, RELAY);
 7ce:	2a 98       	cbi	0x05, 2	; 5
 7d0:	07 c0       	rjmp	.+14     	; 0x7e0 <__vector_9+0x12c>
		else if(current_state == WRONG_CODE && wrong_tries > 4)
 7d2:	84 30       	cpi	r24, 0x04	; 4
 7d4:	29 f4       	brne	.+10     	; 0x7e0 <__vector_9+0x12c>
 7d6:	80 91 b4 01 	lds	r24, 0x01B4	; 0x8001b4 <__data_end>
 7da:	85 30       	cpi	r24, 0x05	; 5
 7dc:	08 f0       	brcs	.+2      	; 0x7e0 <__vector_9+0x12c>
			PORTB&=~(0x08);//GPIO_toggle(&PORTB, AUDIO);		
 7de:	2b 98       	cbi	0x05, 3	; 5
		count = 0;
 7e0:	10 92 b5 01 	sts	0x01B5, r1	; 0x8001b5 <count.2198>
 7e4:	10 92 b6 01 	sts	0x01B6, r1	; 0x8001b6 <count.2198+0x1>
 7e8:	10 92 b7 01 	sts	0x01B7, r1	; 0x8001b7 <count.2198+0x2>
 7ec:	10 92 b8 01 	sts	0x01B8, r1	; 0x8001b8 <count.2198+0x3>
		current_state = RESET;
 7f0:	10 92 ba 01 	sts	0x01BA, r1	; 0x8001ba <current_state>
		TIM2_overflow_interrupt_disable();
 7f4:	e0 e7       	ldi	r30, 0x70	; 112
 7f6:	f0 e0       	ldi	r31, 0x00	; 0
 7f8:	80 81       	ld	r24, Z
 7fa:	8e 7f       	andi	r24, 0xFE	; 254
 7fc:	80 83       	st	Z, r24
	}
	count++;
 7fe:	80 91 b5 01 	lds	r24, 0x01B5	; 0x8001b5 <count.2198>
 802:	90 91 b6 01 	lds	r25, 0x01B6	; 0x8001b6 <count.2198+0x1>
 806:	a0 91 b7 01 	lds	r26, 0x01B7	; 0x8001b7 <count.2198+0x2>
 80a:	b0 91 b8 01 	lds	r27, 0x01B8	; 0x8001b8 <count.2198+0x3>
 80e:	01 96       	adiw	r24, 0x01	; 1
 810:	a1 1d       	adc	r26, r1
 812:	b1 1d       	adc	r27, r1
 814:	80 93 b5 01 	sts	0x01B5, r24	; 0x8001b5 <count.2198>
 818:	90 93 b6 01 	sts	0x01B6, r25	; 0x8001b6 <count.2198+0x1>
 81c:	a0 93 b7 01 	sts	0x01B7, r26	; 0x8001b7 <count.2198+0x2>
 820:	b0 93 b8 01 	sts	0x01B8, r27	; 0x8001b8 <count.2198+0x3>

 824:	0f 90       	pop	r0
 826:	0f 90       	pop	r0
 828:	0f 90       	pop	r0
 82a:	df 91       	pop	r29
 82c:	cf 91       	pop	r28
 82e:	ff 91       	pop	r31
 830:	ef 91       	pop	r30
 832:	bf 91       	pop	r27
 834:	af 91       	pop	r26
 836:	9f 91       	pop	r25
 838:	8f 91       	pop	r24
 83a:	7f 91       	pop	r23
 83c:	6f 91       	pop	r22
 83e:	5f 91       	pop	r21
 840:	4f 91       	pop	r20
 842:	3f 91       	pop	r19
 844:	2f 91       	pop	r18
 846:	0f 90       	pop	r0
 848:	0f be       	out	0x3f, r0	; 63
 84a:	0f 90       	pop	r0
 84c:	1f 90       	pop	r1
 84e:	18 95       	reti

00000850 <__vector_18>:
    /* store buffer index */
    UART_RxTail = tmptail;

    UART_LastRxError = 0;
    return (lastRxError << 8) + data;
}/* uart_getc */
 850:	1f 92       	push	r1
 852:	0f 92       	push	r0
 854:	0f b6       	in	r0, 0x3f	; 63
 856:	0f 92       	push	r0
 858:	11 24       	eor	r1, r1
 85a:	2f 93       	push	r18
 85c:	8f 93       	push	r24
 85e:	9f 93       	push	r25
 860:	ef 93       	push	r30
 862:	ff 93       	push	r31
 864:	80 91 c0 00 	lds	r24, 0x00C0	; 0x8000c0 <__DATA_REGION_ORIGIN__+0x60>
 868:	20 91 c6 00 	lds	r18, 0x00C6	; 0x8000c6 <__DATA_REGION_ORIGIN__+0x66>
 86c:	8c 71       	andi	r24, 0x1C	; 28
 86e:	e0 91 bd 01 	lds	r30, 0x01BD	; 0x8001bd <UART_RxHead>
 872:	ef 5f       	subi	r30, 0xFF	; 255
 874:	ef 71       	andi	r30, 0x1F	; 31
 876:	90 91 bc 01 	lds	r25, 0x01BC	; 0x8001bc <UART_RxTail>
 87a:	e9 17       	cp	r30, r25
 87c:	39 f0       	breq	.+14     	; 0x88c <__vector_18+0x3c>
 87e:	e0 93 bd 01 	sts	0x01BD, r30	; 0x8001bd <UART_RxHead>
 882:	f0 e0       	ldi	r31, 0x00	; 0
 884:	e0 54       	subi	r30, 0x40	; 64
 886:	fe 4f       	sbci	r31, 0xFE	; 254
 888:	20 83       	st	Z, r18
 88a:	01 c0       	rjmp	.+2      	; 0x88e <__vector_18+0x3e>
 88c:	82 e0       	ldi	r24, 0x02	; 2
 88e:	90 91 bb 01 	lds	r25, 0x01BB	; 0x8001bb <UART_LastRxError>
 892:	89 2b       	or	r24, r25
 894:	80 93 bb 01 	sts	0x01BB, r24	; 0x8001bb <UART_LastRxError>
 898:	ff 91       	pop	r31
 89a:	ef 91       	pop	r30
 89c:	9f 91       	pop	r25
 89e:	8f 91       	pop	r24
 8a0:	2f 91       	pop	r18
 8a2:	0f 90       	pop	r0
 8a4:	0f be       	out	0x3f, r0	; 63
 8a6:	0f 90       	pop	r0
 8a8:	1f 90       	pop	r1
 8aa:	18 95       	reti

000008ac <__vector_19>:
 8ac:	1f 92       	push	r1
 8ae:	0f 92       	push	r0
 8b0:	0f b6       	in	r0, 0x3f	; 63
 8b2:	0f 92       	push	r0
 8b4:	11 24       	eor	r1, r1
 8b6:	8f 93       	push	r24
 8b8:	9f 93       	push	r25
 8ba:	ef 93       	push	r30
 8bc:	ff 93       	push	r31
 8be:	90 91 bf 01 	lds	r25, 0x01BF	; 0x8001bf <UART_TxHead>
 8c2:	80 91 be 01 	lds	r24, 0x01BE	; 0x8001be <UART_TxTail>
 8c6:	98 17       	cp	r25, r24
 8c8:	69 f0       	breq	.+26     	; 0x8e4 <__vector_19+0x38>
 8ca:	e0 91 be 01 	lds	r30, 0x01BE	; 0x8001be <UART_TxTail>
 8ce:	ef 5f       	subi	r30, 0xFF	; 255
 8d0:	ef 71       	andi	r30, 0x1F	; 31
 8d2:	e0 93 be 01 	sts	0x01BE, r30	; 0x8001be <UART_TxTail>
 8d6:	f0 e0       	ldi	r31, 0x00	; 0
 8d8:	e0 52       	subi	r30, 0x20	; 32
 8da:	fe 4f       	sbci	r31, 0xFE	; 254
 8dc:	80 81       	ld	r24, Z
 8de:	80 93 c6 00 	sts	0x00C6, r24	; 0x8000c6 <__DATA_REGION_ORIGIN__+0x66>
 8e2:	05 c0       	rjmp	.+10     	; 0x8ee <__vector_19+0x42>
 8e4:	e1 ec       	ldi	r30, 0xC1	; 193
 8e6:	f0 e0       	ldi	r31, 0x00	; 0
 8e8:	80 81       	ld	r24, Z
 8ea:	8f 7d       	andi	r24, 0xDF	; 223
 8ec:	80 83       	st	Z, r24
 8ee:	ff 91       	pop	r31
 8f0:	ef 91       	pop	r30
 8f2:	9f 91       	pop	r25
 8f4:	8f 91       	pop	r24
 8f6:	0f 90       	pop	r0
 8f8:	0f be       	out	0x3f, r0	; 63
 8fa:	0f 90       	pop	r0
 8fc:	1f 90       	pop	r1
 8fe:	18 95       	reti

00000900 <uart_init>:
 900:	10 92 bf 01 	sts	0x01BF, r1	; 0x8001bf <UART_TxHead>
 904:	10 92 be 01 	sts	0x01BE, r1	; 0x8001be <UART_TxTail>
 908:	10 92 bd 01 	sts	0x01BD, r1	; 0x8001bd <UART_RxHead>
 90c:	10 92 bc 01 	sts	0x01BC, r1	; 0x8001bc <UART_RxTail>
 910:	99 23       	and	r25, r25
 912:	1c f4       	brge	.+6      	; 0x91a <uart_init+0x1a>
 914:	22 e0       	ldi	r18, 0x02	; 2
 916:	20 93 c0 00 	sts	0x00C0, r18	; 0x8000c0 <__DATA_REGION_ORIGIN__+0x60>
 91a:	90 78       	andi	r25, 0x80	; 128
 91c:	90 93 c5 00 	sts	0x00C5, r25	; 0x8000c5 <__DATA_REGION_ORIGIN__+0x65>
 920:	80 93 c4 00 	sts	0x00C4, r24	; 0x8000c4 <__DATA_REGION_ORIGIN__+0x64>
 924:	88 e9       	ldi	r24, 0x98	; 152
 926:	80 93 c1 00 	sts	0x00C1, r24	; 0x8000c1 <__DATA_REGION_ORIGIN__+0x61>
 92a:	86 e0       	ldi	r24, 0x06	; 6
 92c:	80 93 c2 00 	sts	0x00C2, r24	; 0x8000c2 <__DATA_REGION_ORIGIN__+0x62>
 930:	08 95       	ret

00000932 <uart_putc>:
void uart_putc(unsigned char data)
{
    unsigned char tmphead;


    tmphead = (UART_TxHead + 1) & UART_TX_BUFFER_MASK;
 932:	20 91 bf 01 	lds	r18, 0x01BF	; 0x8001bf <UART_TxHead>
 936:	2f 5f       	subi	r18, 0xFF	; 255
 938:	2f 71       	andi	r18, 0x1F	; 31

    while (tmphead == UART_TxTail)
 93a:	90 91 be 01 	lds	r25, 0x01BE	; 0x8001be <UART_TxTail>
 93e:	29 17       	cp	r18, r25
 940:	e1 f3       	breq	.-8      	; 0x93a <uart_putc+0x8>
    {
        ;/* wait for free space in buffer */
    }

    UART_TxBuf[tmphead] = data;
 942:	e2 2f       	mov	r30, r18
 944:	f0 e0       	ldi	r31, 0x00	; 0
 946:	e0 52       	subi	r30, 0x20	; 32
 948:	fe 4f       	sbci	r31, 0xFE	; 254
 94a:	80 83       	st	Z, r24
    UART_TxHead         = tmphead;
 94c:	20 93 bf 01 	sts	0x01BF, r18	; 0x8001bf <UART_TxHead>

    /* enable UDRE interrupt */
    UART0_CONTROL |= _BV(UART0_UDRIE);
 950:	e1 ec       	ldi	r30, 0xC1	; 193
 952:	f0 e0       	ldi	r31, 0x00	; 0
 954:	80 81       	ld	r24, Z
 956:	80 62       	ori	r24, 0x20	; 32
 958:	80 83       	st	Z, r24
 95a:	08 95       	ret

0000095c <uart_puts>:
 * Purpose:  transmit string to UART
 * Input:    string to be transmitted
 * Returns:  none
 **************************************************************************/
void uart_puts(const char *s)
{
 95c:	cf 93       	push	r28
 95e:	df 93       	push	r29
 960:	ec 01       	movw	r28, r24
    while (*s)
 962:	88 81       	ld	r24, Y
 964:	88 23       	and	r24, r24
 966:	31 f0       	breq	.+12     	; 0x974 <uart_puts+0x18>
 968:	21 96       	adiw	r28, 0x01	; 1
        uart_putc(*s++);
 96a:	0e 94 99 04 	call	0x932	; 0x932 <uart_putc>
 * Input:    string to be transmitted
 * Returns:  none
 **************************************************************************/
void uart_puts(const char *s)
{
    while (*s)
 96e:	89 91       	ld	r24, Y+
 970:	81 11       	cpse	r24, r1
 972:	fb cf       	rjmp	.-10     	; 0x96a <uart_puts+0xe>
        uart_putc(*s++);
}/* uart_puts */
 974:	df 91       	pop	r29
 976:	cf 91       	pop	r28
 978:	08 95       	ret

0000097a <__itoa_ncheck>:
 97a:	bb 27       	eor	r27, r27
 97c:	4a 30       	cpi	r20, 0x0A	; 10
 97e:	31 f4       	brne	.+12     	; 0x98c <__itoa_ncheck+0x12>
 980:	99 23       	and	r25, r25
 982:	22 f4       	brpl	.+8      	; 0x98c <__itoa_ncheck+0x12>
 984:	bd e2       	ldi	r27, 0x2D	; 45
 986:	90 95       	com	r25
 988:	81 95       	neg	r24
 98a:	9f 4f       	sbci	r25, 0xFF	; 255
 98c:	0c 94 c9 04 	jmp	0x992	; 0x992 <__utoa_common>

00000990 <__utoa_ncheck>:
 990:	bb 27       	eor	r27, r27

00000992 <__utoa_common>:
 992:	fb 01       	movw	r30, r22
 994:	55 27       	eor	r21, r21
 996:	aa 27       	eor	r26, r26
 998:	88 0f       	add	r24, r24
 99a:	99 1f       	adc	r25, r25
 99c:	aa 1f       	adc	r26, r26
 99e:	a4 17       	cp	r26, r20
 9a0:	10 f0       	brcs	.+4      	; 0x9a6 <__utoa_common+0x14>
 9a2:	a4 1b       	sub	r26, r20
 9a4:	83 95       	inc	r24
 9a6:	50 51       	subi	r21, 0x10	; 16
 9a8:	b9 f7       	brne	.-18     	; 0x998 <__utoa_common+0x6>
 9aa:	a0 5d       	subi	r26, 0xD0	; 208
 9ac:	aa 33       	cpi	r26, 0x3A	; 58
 9ae:	08 f0       	brcs	.+2      	; 0x9b2 <__utoa_common+0x20>
 9b0:	a9 5d       	subi	r26, 0xD9	; 217
 9b2:	a1 93       	st	Z+, r26
 9b4:	00 97       	sbiw	r24, 0x00	; 0
 9b6:	79 f7       	brne	.-34     	; 0x996 <__utoa_common+0x4>
 9b8:	b1 11       	cpse	r27, r1
 9ba:	b1 93       	st	Z+, r27
 9bc:	11 92       	st	Z+, r1
 9be:	cb 01       	movw	r24, r22
 9c0:	0c 94 e2 04 	jmp	0x9c4	; 0x9c4 <strrev>

000009c4 <strrev>:
 9c4:	dc 01       	movw	r26, r24
 9c6:	fc 01       	movw	r30, r24
 9c8:	67 2f       	mov	r22, r23
 9ca:	71 91       	ld	r23, Z+
 9cc:	77 23       	and	r23, r23
 9ce:	e1 f7       	brne	.-8      	; 0x9c8 <strrev+0x4>
 9d0:	32 97       	sbiw	r30, 0x02	; 2
 9d2:	04 c0       	rjmp	.+8      	; 0x9dc <strrev+0x18>
 9d4:	7c 91       	ld	r23, X
 9d6:	6d 93       	st	X+, r22
 9d8:	70 83       	st	Z, r23
 9da:	62 91       	ld	r22, -Z
 9dc:	ae 17       	cp	r26, r30
 9de:	bf 07       	cpc	r27, r31
 9e0:	c8 f3       	brcs	.-14     	; 0x9d4 <strrev+0x10>
 9e2:	08 95       	ret

000009e4 <_exit>:
 9e4:	f8 94       	cli

000009e6 <__stop_program>:
 9e6:	ff cf       	rjmp	.-2      	; 0x9e6 <__stop_program>
