// ==============================================================
// Generated by Vitis HLS v2025.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module GenerateProof_ggm_large (
        root_val1,
        iv_val3,
        keys_address0,
        keys_ce0,
        keys_d0,
        keys_q0,
        keys_we0,
        keys_address1,
        keys_ce1,
        keys_d1,
        keys_q1,
        keys_we1,
        coms_address0,
        coms_ce0,
        coms_d0,
        coms_q0,
        coms_we0,
        coms_address1,
        coms_ce1,
        coms_d1,
        coms_q1,
        coms_we1,
        seed_strm_din,
        seed_strm_full_n,
        seed_strm_write,
        com_strm_din,
        com_strm_full_n,
        com_strm_write,
        ap_clk,
        ap_rst,
        root_val1_ap_vld,
        iv_val3_ap_vld,
        ap_start,
        ap_done,
        ap_ready,
        ap_idle,
        ap_continue
);


input  [127:0] root_val1;
input  [127:0] iv_val3;
output  [1:0] keys_address0;
output   keys_ce0;
output  [127:0] keys_d0;
input  [127:0] keys_q0;
output   keys_we0;
output  [1:0] keys_address1;
output   keys_ce1;
output  [127:0] keys_d1;
input  [127:0] keys_q1;
output   keys_we1;
output  [0:0] coms_address0;
output   coms_ce0;
output  [127:0] coms_d0;
input  [127:0] coms_q0;
output   coms_we0;
output  [0:0] coms_address1;
output   coms_ce1;
output  [127:0] coms_d1;
input  [127:0] coms_q1;
output   coms_we1;
output  [127:0] seed_strm_din;
input   seed_strm_full_n;
output   seed_strm_write;
output  [127:0] com_strm_din;
input   com_strm_full_n;
output   com_strm_write;
input   ap_clk;
input   ap_rst;
input   root_val1_ap_vld;
input   iv_val3_ap_vld;
input   ap_start;
output   ap_done;
output   ap_ready;
output   ap_idle;
input   ap_continue;

wire    tree_expansion_U0_ap_start;
wire    tree_expansion_U0_start_full_n;
wire    tree_expansion_U0_ap_done;
wire    tree_expansion_U0_ap_continue;
wire    tree_expansion_U0_ap_idle;
wire    tree_expansion_U0_ap_ready;
wire    tree_expansion_U0_start_out;
wire    tree_expansion_U0_start_write;
wire   [127:0] tree_expansion_U0_k_strm_din;
wire    tree_expansion_U0_k_strm_write;
wire   [127:0] tree_expansion_U0_leaf_strm_din;
wire    tree_expansion_U0_leaf_strm_write;
wire    seed_gen_U0_ap_start;
wire    seed_gen_U0_ap_done;
wire    seed_gen_U0_ap_continue;
wire    seed_gen_U0_ap_idle;
wire    seed_gen_U0_ap_ready;
wire    seed_gen_U0_start_out;
wire    seed_gen_U0_start_write;
wire   [127:0] seed_gen_U0_com_strm_din;
wire    seed_gen_U0_com_strm_write;
wire    seed_gen_U0_leaf_strm_read;
wire   [127:0] seed_gen_U0_seed_strm_din;
wire    seed_gen_U0_seed_strm_write;
wire   [127:0] seed_gen_U0_com_strm_cp_din;
wire    seed_gen_U0_com_strm_cp_write;
wire    ap_sync_continue;
wire    key_to_mem_U0_ap_start;
wire    key_to_mem_U0_ap_done;
wire    key_to_mem_U0_ap_continue;
wire    key_to_mem_U0_ap_idle;
wire    key_to_mem_U0_ap_ready;
wire    key_to_mem_U0_k_strm_read;
wire   [1:0] key_to_mem_U0_k_address0;
wire    key_to_mem_U0_k_ce0;
wire    key_to_mem_U0_k_we0;
wire   [127:0] key_to_mem_U0_k_d0;
wire    com_to_mem_U0_ap_start;
wire    com_to_mem_U0_ap_done;
wire    com_to_mem_U0_ap_continue;
wire    com_to_mem_U0_ap_idle;
wire    com_to_mem_U0_ap_ready;
wire    com_to_mem_U0_com_strm_cp_read;
wire   [0:0] com_to_mem_U0_coms_address0;
wire    com_to_mem_U0_coms_ce0;
wire    com_to_mem_U0_coms_we0;
wire   [127:0] com_to_mem_U0_coms_d0;
wire    k_strm_full_n;
wire   [127:0] k_strm_dout;
wire    k_strm_empty_n;
wire   [2:0] k_strm_num_data_valid;
wire   [2:0] k_strm_fifo_cap;
wire    leaf_strm_full_n;
wire   [127:0] leaf_strm_dout;
wire    leaf_strm_empty_n;
wire   [2:0] leaf_strm_num_data_valid;
wire   [2:0] leaf_strm_fifo_cap;
wire    com_strm_cp_full_n;
wire   [127:0] com_strm_cp_dout;
wire    com_strm_cp_empty_n;
wire   [2:0] com_strm_cp_num_data_valid;
wire   [2:0] com_strm_cp_fifo_cap;
reg    ap_sync_done;
wire   [0:0] start_for_seed_gen_U0_din;
wire    start_for_seed_gen_U0_full_n;
wire   [0:0] start_for_seed_gen_U0_dout;
wire    start_for_seed_gen_U0_empty_n;
wire   [0:0] start_for_key_to_mem_U0_din;
wire    start_for_key_to_mem_U0_full_n;
wire   [0:0] start_for_key_to_mem_U0_dout;
wire    start_for_key_to_mem_U0_empty_n;
wire   [0:0] start_for_com_to_mem_U0_din;
wire    start_for_com_to_mem_U0_full_n;
wire   [0:0] start_for_com_to_mem_U0_dout;
wire    start_for_com_to_mem_U0_empty_n;

GenerateProof_tree_expansion tree_expansion_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(tree_expansion_U0_ap_start),
    .start_full_n(tree_expansion_U0_start_full_n),
    .ap_done(tree_expansion_U0_ap_done),
    .ap_continue(tree_expansion_U0_ap_continue),
    .ap_idle(tree_expansion_U0_ap_idle),
    .ap_ready(tree_expansion_U0_ap_ready),
    .start_out(tree_expansion_U0_start_out),
    .start_write(tree_expansion_U0_start_write),
    .root_val(root_val1),
    .iv_val1(iv_val3),
    .k_strm_din(tree_expansion_U0_k_strm_din),
    .k_strm_full_n(k_strm_full_n),
    .k_strm_write(tree_expansion_U0_k_strm_write),
    .k_strm_num_data_valid(k_strm_num_data_valid),
    .k_strm_fifo_cap(k_strm_fifo_cap),
    .leaf_strm_din(tree_expansion_U0_leaf_strm_din),
    .leaf_strm_full_n(leaf_strm_full_n),
    .leaf_strm_write(tree_expansion_U0_leaf_strm_write),
    .leaf_strm_num_data_valid(leaf_strm_num_data_valid),
    .leaf_strm_fifo_cap(leaf_strm_fifo_cap)
);

GenerateProof_seed_gen seed_gen_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(seed_gen_U0_ap_start),
    .start_full_n(start_for_com_to_mem_U0_full_n),
    .ap_done(seed_gen_U0_ap_done),
    .ap_continue(seed_gen_U0_ap_continue),
    .ap_idle(seed_gen_U0_ap_idle),
    .ap_ready(seed_gen_U0_ap_ready),
    .start_out(seed_gen_U0_start_out),
    .start_write(seed_gen_U0_start_write),
    .iv_val(iv_val3),
    .com_strm_din(seed_gen_U0_com_strm_din),
    .com_strm_full_n(com_strm_full_n),
    .com_strm_write(seed_gen_U0_com_strm_write),
    .leaf_strm_dout(leaf_strm_dout),
    .leaf_strm_empty_n(leaf_strm_empty_n),
    .leaf_strm_read(seed_gen_U0_leaf_strm_read),
    .leaf_strm_num_data_valid(leaf_strm_num_data_valid),
    .leaf_strm_fifo_cap(leaf_strm_fifo_cap),
    .seed_strm_din(seed_gen_U0_seed_strm_din),
    .seed_strm_full_n(seed_strm_full_n),
    .seed_strm_write(seed_gen_U0_seed_strm_write),
    .com_strm_cp_din(seed_gen_U0_com_strm_cp_din),
    .com_strm_cp_full_n(com_strm_cp_full_n),
    .com_strm_cp_write(seed_gen_U0_com_strm_cp_write),
    .com_strm_cp_num_data_valid(com_strm_cp_num_data_valid),
    .com_strm_cp_fifo_cap(com_strm_cp_fifo_cap)
);

GenerateProof_key_to_mem key_to_mem_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(key_to_mem_U0_ap_start),
    .ap_done(key_to_mem_U0_ap_done),
    .ap_continue(key_to_mem_U0_ap_continue),
    .ap_idle(key_to_mem_U0_ap_idle),
    .ap_ready(key_to_mem_U0_ap_ready),
    .k_strm_dout(k_strm_dout),
    .k_strm_empty_n(k_strm_empty_n),
    .k_strm_read(key_to_mem_U0_k_strm_read),
    .k_strm_num_data_valid(k_strm_num_data_valid),
    .k_strm_fifo_cap(k_strm_fifo_cap),
    .k_address0(key_to_mem_U0_k_address0),
    .k_ce0(key_to_mem_U0_k_ce0),
    .k_we0(key_to_mem_U0_k_we0),
    .k_d0(key_to_mem_U0_k_d0)
);

GenerateProof_com_to_mem com_to_mem_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(com_to_mem_U0_ap_start),
    .ap_done(com_to_mem_U0_ap_done),
    .ap_continue(com_to_mem_U0_ap_continue),
    .ap_idle(com_to_mem_U0_ap_idle),
    .ap_ready(com_to_mem_U0_ap_ready),
    .com_strm_cp_dout(com_strm_cp_dout),
    .com_strm_cp_empty_n(com_strm_cp_empty_n),
    .com_strm_cp_read(com_to_mem_U0_com_strm_cp_read),
    .com_strm_cp_num_data_valid(com_strm_cp_num_data_valid),
    .com_strm_cp_fifo_cap(com_strm_cp_fifo_cap),
    .coms_address0(com_to_mem_U0_coms_address0),
    .coms_ce0(com_to_mem_U0_coms_ce0),
    .coms_we0(com_to_mem_U0_coms_we0),
    .coms_d0(com_to_mem_U0_coms_d0)
);

GenerateProof_fifo_w128_d2_S_x k_strm_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(tree_expansion_U0_k_strm_din),
    .if_full_n(k_strm_full_n),
    .if_write(tree_expansion_U0_k_strm_write),
    .if_dout(k_strm_dout),
    .if_empty_n(k_strm_empty_n),
    .if_read(key_to_mem_U0_k_strm_read),
    .if_num_data_valid(k_strm_num_data_valid),
    .if_fifo_cap(k_strm_fifo_cap)
);

GenerateProof_fifo_w128_d2_S_x leaf_strm_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(tree_expansion_U0_leaf_strm_din),
    .if_full_n(leaf_strm_full_n),
    .if_write(tree_expansion_U0_leaf_strm_write),
    .if_dout(leaf_strm_dout),
    .if_empty_n(leaf_strm_empty_n),
    .if_read(seed_gen_U0_leaf_strm_read),
    .if_num_data_valid(leaf_strm_num_data_valid),
    .if_fifo_cap(leaf_strm_fifo_cap)
);

GenerateProof_fifo_w128_d2_S_x com_strm_cp_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(seed_gen_U0_com_strm_cp_din),
    .if_full_n(com_strm_cp_full_n),
    .if_write(seed_gen_U0_com_strm_cp_write),
    .if_dout(com_strm_cp_dout),
    .if_empty_n(com_strm_cp_empty_n),
    .if_read(com_to_mem_U0_com_strm_cp_read),
    .if_num_data_valid(com_strm_cp_num_data_valid),
    .if_fifo_cap(com_strm_cp_fifo_cap)
);

GenerateProof_start_for_seed_gen_U0 start_for_seed_gen_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_seed_gen_U0_din),
    .if_full_n(start_for_seed_gen_U0_full_n),
    .if_write(tree_expansion_U0_start_write),
    .if_dout(start_for_seed_gen_U0_dout),
    .if_empty_n(start_for_seed_gen_U0_empty_n),
    .if_read(seed_gen_U0_ap_ready)
);

GenerateProof_start_for_key_to_mem_U0 start_for_key_to_mem_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_key_to_mem_U0_din),
    .if_full_n(start_for_key_to_mem_U0_full_n),
    .if_write(tree_expansion_U0_start_write),
    .if_dout(start_for_key_to_mem_U0_dout),
    .if_empty_n(start_for_key_to_mem_U0_empty_n),
    .if_read(key_to_mem_U0_ap_ready)
);

GenerateProof_start_for_com_to_mem_U0 start_for_com_to_mem_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_com_to_mem_U0_din),
    .if_full_n(start_for_com_to_mem_U0_full_n),
    .if_write(seed_gen_U0_start_write),
    .if_dout(start_for_com_to_mem_U0_dout),
    .if_empty_n(start_for_com_to_mem_U0_empty_n),
    .if_read(com_to_mem_U0_ap_ready)
);

always @ (posedge ap_clk) begin
    ap_sync_done <= (seed_gen_U0_ap_done & key_to_mem_U0_ap_done & ~ap_sync_continue & com_to_mem_U0_ap_done);
end

assign ap_done = ap_sync_done;

assign ap_idle = (tree_expansion_U0_ap_idle & seed_gen_U0_ap_idle & key_to_mem_U0_ap_idle & com_to_mem_U0_ap_idle);

assign ap_ready = tree_expansion_U0_ap_ready;

assign ap_sync_continue = (ap_sync_done & ap_continue);

assign com_strm_din = seed_gen_U0_com_strm_din;

assign com_strm_write = seed_gen_U0_com_strm_write;

assign com_to_mem_U0_ap_continue = ap_sync_continue;

assign com_to_mem_U0_ap_start = start_for_com_to_mem_U0_empty_n;

assign coms_address0 = com_to_mem_U0_coms_address0;

assign coms_address1 = 1'd0;

assign coms_ce0 = com_to_mem_U0_coms_ce0;

assign coms_ce1 = 1'b0;

assign coms_d0 = com_to_mem_U0_coms_d0;

assign coms_d1 = 128'd0;

assign coms_we0 = com_to_mem_U0_coms_we0;

assign coms_we1 = 1'b0;

assign key_to_mem_U0_ap_continue = ap_sync_continue;

assign key_to_mem_U0_ap_start = start_for_key_to_mem_U0_empty_n;

assign keys_address0 = key_to_mem_U0_k_address0;

assign keys_address1 = 2'd0;

assign keys_ce0 = key_to_mem_U0_k_ce0;

assign keys_ce1 = 1'b0;

assign keys_d0 = key_to_mem_U0_k_d0;

assign keys_d1 = 128'd0;

assign keys_we0 = key_to_mem_U0_k_we0;

assign keys_we1 = 1'b0;

assign seed_gen_U0_ap_continue = ap_sync_continue;

assign seed_gen_U0_ap_start = start_for_seed_gen_U0_empty_n;

assign seed_strm_din = seed_gen_U0_seed_strm_din;

assign seed_strm_write = seed_gen_U0_seed_strm_write;

assign start_for_com_to_mem_U0_din = 1'b1;

assign start_for_key_to_mem_U0_din = 1'b1;

assign start_for_seed_gen_U0_din = 1'b1;

assign tree_expansion_U0_ap_continue = 1'b1;

assign tree_expansion_U0_ap_start = ap_start;

assign tree_expansion_U0_start_full_n = (start_for_seed_gen_U0_full_n & start_for_key_to_mem_U0_full_n);

endmodule //GenerateProof_ggm_large
