

================================================================
== Vivado HLS Report for 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_s'
================================================================
* Date:           Thu Nov 14 17:11:19 2024

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 3.884 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |        4|        4| 20.000 ns | 20.000 ns |    4|    4| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 4, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.30>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%weights_V_offset_read = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %weights_V_offset)" [firmware/nnet_utils/nnet_dense_latency.h:15]   --->   Operation 6 'read' 'weights_V_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i5 %weights_V_offset_read to i64" [firmware/nnet_utils/nnet_dense_latency.h:15]   --->   Operation 7 'zext' 'zext_ln15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%weights_V_addr = getelementptr [16 x i16]* %weights_V, i64 0, i64 %zext_ln15" [firmware/nnet_utils/nnet_dense_latency.h:14]   --->   Operation 8 'getelementptr' 'weights_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [2/2] (0.59ns)   --->   "%weights_V_load = load i16* %weights_V_addr, align 2" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 9 'load' 'weights_V_load' <Predicate = true> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%trunc_ln42 = trunc i5 %weights_V_offset_read to i4" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 10 'trunc' 'trunc_ln42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.70ns)   --->   "%add_ln42 = add i4 1, %trunc_ln42" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 11 'add' 'add_ln42' <Predicate = true> <Delay = 0.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%zext_ln42 = zext i4 %add_ln42 to i64" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 12 'zext' 'zext_ln42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%weights_V_addr_1 = getelementptr [16 x i16]* %weights_V, i64 0, i64 %zext_ln42" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 13 'getelementptr' 'weights_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [2/2] (0.59ns)   --->   "%weights_V_load_1 = load i16* %weights_V_addr_1, align 2" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 14 'load' 'weights_V_load_1' <Predicate = true> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>

State 2 <SV = 1> <Delay = 2.53>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%data_0_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_0_V_read)" [firmware/nnet_utils/nnet_dense_latency.h:15]   --->   Operation 15 'read' 'data_0_V_read_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/2] (0.59ns)   --->   "%weights_V_load = load i16* %weights_V_addr, align 2" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 16 'load' 'weights_V_load' <Predicate = true> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%sext_ln1116_cast = sext i16 %data_0_V_read_2 to i26" [firmware/nnet_utils/nnet_dense_latency.h:15]   --->   Operation 17 'sext' 'sext_ln1116_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i16 %weights_V_load to i26" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 18 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (1.94ns)   --->   "%mul_ln1118 = mul i26 %sext_ln1116_cast, %sext_ln1118" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 19 'mul' 'mul_ln1118' <Predicate = true> <Delay = 1.94> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%trunc_ln4 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118, i32 10, i32 25)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 20 'partselect' 'trunc_ln4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/2] (0.59ns)   --->   "%weights_V_load_1 = load i16* %weights_V_addr_1, align 2" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 21 'load' 'weights_V_load_1' <Predicate = true> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%sext_ln1118_1856 = sext i16 %weights_V_load_1 to i26" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 22 'sext' 'sext_ln1118_1856' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (1.94ns)   --->   "%mul_ln1118_4016 = mul i26 %sext_ln1116_cast, %sext_ln1118_1856" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 23 'mul' 'mul_ln1118_4016' <Predicate = true> <Delay = 1.94> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln708_s = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_4016, i32 10, i32 25)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 24 'partselect' 'trunc_ln708_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.70ns)   --->   "%add_ln42_1 = add i4 2, %trunc_ln42" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 25 'add' 'add_ln42_1' <Predicate = true> <Delay = 0.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln42_1 = zext i4 %add_ln42_1 to i64" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 26 'zext' 'zext_ln42_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%weights_V_addr_2 = getelementptr [16 x i16]* %weights_V, i64 0, i64 %zext_ln42_1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 27 'getelementptr' 'weights_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [2/2] (0.59ns)   --->   "%weights_V_load_2 = load i16* %weights_V_addr_2, align 2" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 28 'load' 'weights_V_load_2' <Predicate = true> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_2 : Operation 29 [1/1] (0.70ns)   --->   "%add_ln42_2 = add i4 3, %trunc_ln42" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 29 'add' 'add_ln42_2' <Predicate = true> <Delay = 0.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln42_2 = zext i4 %add_ln42_2 to i64" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 30 'zext' 'zext_ln42_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%weights_V_addr_3 = getelementptr [16 x i16]* %weights_V, i64 0, i64 %zext_ln42_2" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 31 'getelementptr' 'weights_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [2/2] (0.59ns)   --->   "%weights_V_load_3 = load i16* %weights_V_addr_3, align 2" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 32 'load' 'weights_V_load_3' <Predicate = true> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>

State 3 <SV = 2> <Delay = 2.53>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%data_1_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_1_V_read)" [firmware/nnet_utils/nnet_dense_latency.h:15]   --->   Operation 33 'read' 'data_1_V_read_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/2] (0.59ns)   --->   "%weights_V_load_2 = load i16* %weights_V_addr_2, align 2" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 34 'load' 'weights_V_load_2' <Predicate = true> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%sext_ln1116_1720_cast = sext i16 %data_1_V_read_2 to i26" [firmware/nnet_utils/nnet_dense_latency.h:15]   --->   Operation 35 'sext' 'sext_ln1116_1720_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%sext_ln1118_1857 = sext i16 %weights_V_load_2 to i26" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 36 'sext' 'sext_ln1118_1857' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (1.94ns)   --->   "%mul_ln1118_4017 = mul i26 %sext_ln1116_1720_cast, %sext_ln1118_1857" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 37 'mul' 'mul_ln1118_4017' <Predicate = true> <Delay = 1.94> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln708_3195 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_4017, i32 10, i32 25)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 38 'partselect' 'trunc_ln708_3195' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/2] (0.59ns)   --->   "%weights_V_load_3 = load i16* %weights_V_addr_3, align 2" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 39 'load' 'weights_V_load_3' <Predicate = true> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%sext_ln1118_1858 = sext i16 %weights_V_load_3 to i26" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 40 'sext' 'sext_ln1118_1858' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (1.94ns)   --->   "%mul_ln1118_4018 = mul i26 %sext_ln1116_1720_cast, %sext_ln1118_1858" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 41 'mul' 'mul_ln1118_4018' <Predicate = true> <Delay = 1.94> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%trunc_ln708_3196 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_4018, i32 10, i32 25)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 42 'partselect' 'trunc_ln708_3196' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.70ns)   --->   "%add_ln42_3 = add i4 4, %trunc_ln42" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 43 'add' 'add_ln42_3' <Predicate = true> <Delay = 0.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln42_3 = zext i4 %add_ln42_3 to i64" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 44 'zext' 'zext_ln42_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%weights_V_addr_4 = getelementptr [16 x i16]* %weights_V, i64 0, i64 %zext_ln42_3" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 45 'getelementptr' 'weights_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [2/2] (0.59ns)   --->   "%weights_V_load_4 = load i16* %weights_V_addr_4, align 2" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 46 'load' 'weights_V_load_4' <Predicate = true> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_3 : Operation 47 [1/1] (0.70ns)   --->   "%add_ln42_4 = add i4 5, %trunc_ln42" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 47 'add' 'add_ln42_4' <Predicate = true> <Delay = 0.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln42_4 = zext i4 %add_ln42_4 to i64" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 48 'zext' 'zext_ln42_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%weights_V_addr_5 = getelementptr [16 x i16]* %weights_V, i64 0, i64 %zext_ln42_4" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 49 'getelementptr' 'weights_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [2/2] (0.59ns)   --->   "%weights_V_load_5 = load i16* %weights_V_addr_5, align 2" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 50 'load' 'weights_V_load_5' <Predicate = true> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>

State 4 <SV = 3> <Delay = 2.53>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%biases_V_offset_read = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %biases_V_offset)" [firmware/nnet_utils/nnet_dense_latency.h:15]   --->   Operation 51 'read' 'biases_V_offset_read' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%data_3_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_3_V_read)" [firmware/nnet_utils/nnet_dense_latency.h:15]   --->   Operation 52 'read' 'data_3_V_read_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%data_2_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_2_V_read)" [firmware/nnet_utils/nnet_dense_latency.h:15]   --->   Operation 53 'read' 'data_2_V_read_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%trunc_ln15 = trunc i3 %biases_V_offset_read to i2" [firmware/nnet_utils/nnet_dense_latency.h:15]   --->   Operation 54 'trunc' 'trunc_ln15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/2] (0.59ns)   --->   "%weights_V_load_4 = load i16* %weights_V_addr_4, align 2" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 55 'load' 'weights_V_load_4' <Predicate = true> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%sext_ln1116_1721_cast = sext i16 %data_2_V_read_2 to i26" [firmware/nnet_utils/nnet_dense_latency.h:15]   --->   Operation 56 'sext' 'sext_ln1116_1721_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%sext_ln1118_1859 = sext i16 %weights_V_load_4 to i26" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 57 'sext' 'sext_ln1118_1859' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (1.94ns)   --->   "%mul_ln1118_4019 = mul i26 %sext_ln1116_1721_cast, %sext_ln1118_1859" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 58 'mul' 'mul_ln1118_4019' <Predicate = true> <Delay = 1.94> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%trunc_ln708_3197 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_4019, i32 10, i32 25)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 59 'partselect' 'trunc_ln708_3197' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/2] (0.59ns)   --->   "%weights_V_load_5 = load i16* %weights_V_addr_5, align 2" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 60 'load' 'weights_V_load_5' <Predicate = true> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%sext_ln1118_1860 = sext i16 %weights_V_load_5 to i26" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 61 'sext' 'sext_ln1118_1860' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (1.94ns)   --->   "%mul_ln1118_4020 = mul i26 %sext_ln1116_1721_cast, %sext_ln1118_1860" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 62 'mul' 'mul_ln1118_4020' <Predicate = true> <Delay = 1.94> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%trunc_ln708_3198 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_4020, i32 10, i32 25)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 63 'partselect' 'trunc_ln708_3198' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.70ns)   --->   "%add_ln42_5 = add i4 6, %trunc_ln42" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 64 'add' 'add_ln42_5' <Predicate = true> <Delay = 0.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln42_5 = zext i4 %add_ln42_5 to i64" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 65 'zext' 'zext_ln42_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%weights_V_addr_6 = getelementptr [16 x i16]* %weights_V, i64 0, i64 %zext_ln42_5" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 66 'getelementptr' 'weights_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [2/2] (0.59ns)   --->   "%weights_V_load_6 = load i16* %weights_V_addr_6, align 2" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 67 'load' 'weights_V_load_6' <Predicate = true> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 68 [1/1] (0.70ns)   --->   "%add_ln42_6 = add i4 7, %trunc_ln42" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 68 'add' 'add_ln42_6' <Predicate = true> <Delay = 0.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln42_6 = zext i4 %add_ln42_6 to i64" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 69 'zext' 'zext_ln42_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%weights_V_addr_7 = getelementptr [16 x i16]* %weights_V, i64 0, i64 %zext_ln42_6" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 70 'getelementptr' 'weights_V_addr_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 71 [2/2] (0.59ns)   --->   "%weights_V_load_7 = load i16* %weights_V_addr_7, align 2" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 71 'load' 'weights_V_load_7' <Predicate = true> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>

State 5 <SV = 4> <Delay = 3.88>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str9) nounwind" [firmware/nnet_utils/nnet_dense_latency.h:26]   --->   Operation 72 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecResourceLimit(i32 8, [4 x i8]* @p_str20, [1 x i8]* @p_str9, [1 x i8]* @p_str9, [1 x i8]* @p_str9) nounwind" [firmware/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 73 'specresourcelimit' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 74 [1/2] (0.59ns)   --->   "%weights_V_load_6 = load i16* %weights_V_addr_6, align 2" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 74 'load' 'weights_V_load_6' <Predicate = true> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%sext_ln1116_1722_cast = sext i16 %data_3_V_read_2 to i26" [firmware/nnet_utils/nnet_dense_latency.h:15]   --->   Operation 75 'sext' 'sext_ln1116_1722_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%sext_ln1118_1861 = sext i16 %weights_V_load_6 to i26" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 76 'sext' 'sext_ln1118_1861' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (1.94ns)   --->   "%mul_ln1118_4021 = mul i26 %sext_ln1116_1722_cast, %sext_ln1118_1861" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 77 'mul' 'mul_ln1118_4021' <Predicate = true> <Delay = 1.94> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%trunc_ln708_3199 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_4021, i32 10, i32 25)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 78 'partselect' 'trunc_ln708_3199' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 79 [1/2] (0.59ns)   --->   "%weights_V_load_7 = load i16* %weights_V_addr_7, align 2" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 79 'load' 'weights_V_load_7' <Predicate = true> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%sext_ln1118_1862 = sext i16 %weights_V_load_7 to i26" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 80 'sext' 'sext_ln1118_1862' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (1.94ns)   --->   "%mul_ln1118_4022 = mul i26 %sext_ln1116_1722_cast, %sext_ln1118_1862" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 81 'mul' 'mul_ln1118_4022' <Predicate = true> <Delay = 1.94> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%trunc_ln708_3200 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_4022, i32 10, i32 25)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 82 'partselect' 'trunc_ln708_3200' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (0.39ns)   --->   "%tmp_42 = call i16 @_ssdm_op_Mux.ap_auto.4i16.i2(i16 0, i16 0, i16 0, i16 0, i2 %trunc_ln15)" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 83 'mux' 'tmp_42' <Predicate = true> <Delay = 0.39> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 84 [1/1] (0.43ns)   --->   "%add_ln49 = add i2 1, %trunc_ln15" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 84 'add' 'add_ln49' <Predicate = true> <Delay = 0.43> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 85 [1/1] (0.39ns)   --->   "%tmp_43 = call i16 @_ssdm_op_Mux.ap_auto.4i16.i2(i16 0, i16 0, i16 0, i16 0, i2 %add_ln49)" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 85 'mux' 'tmp_43' <Predicate = true> <Delay = 0.39> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 86 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703 = add i16 %tmp_42, %trunc_ln4" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 86 'add' 'add_ln703' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 87 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_1519 = add i16 %trunc_ln708_3197, %trunc_ln708_3199" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 87 'add' 'add_ln703_1519' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 88 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln703_1520 = add i16 %add_ln703_1519, %trunc_ln708_3195" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 88 'add' 'add_ln703_1520' <Predicate = true> <Delay = 0.67> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 89 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%p_Val2_s = add i16 %add_ln703_1520, %add_ln703" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 89 'add' 'p_Val2_s' <Predicate = true> <Delay = 0.67> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 90 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_1522 = add i16 %tmp_43, %trunc_ln708_s" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 90 'add' 'add_ln703_1522' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 91 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_1523 = add i16 %trunc_ln708_3198, %trunc_ln708_3200" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 91 'add' 'add_ln703_1523' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 92 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln703_1524 = add i16 %add_ln703_1523, %trunc_ln708_3196" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 92 'add' 'add_ln703_1524' <Predicate = true> <Delay = 0.67> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 93 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%acc_1_V = add i16 %add_ln703_1524, %add_ln703_1522" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 93 'add' 'acc_1_V' <Predicate = true> <Delay = 0.67> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "%shl_ln = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %p_Val2_s, i10 0)" [firmware/nnet_utils/nnet_mult.h:111->firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 94 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "%sext_ln728 = sext i26 %shl_ln to i33" [firmware/nnet_utils/nnet_mult.h:111->firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 95 'sext' 'sext_ln728' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 96 [1/1] (0.00ns)   --->   "%tmp = call i59 @_ssdm_op_BitConcatenate.i59.i16.i10.i33(i16 %acc_1_V, i10 0, i33 %sext_ln728)" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 96 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "ret i59 %tmp" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 97 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_0_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_1_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_2_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_3_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ weights_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ weights_V_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ biases_V_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
weights_V_offset_read  (read             ) [ 000000]
zext_ln15              (zext             ) [ 000000]
weights_V_addr         (getelementptr    ) [ 001000]
trunc_ln42             (trunc            ) [ 001110]
add_ln42               (add              ) [ 000000]
zext_ln42              (zext             ) [ 000000]
weights_V_addr_1       (getelementptr    ) [ 001000]
data_0_V_read_2        (read             ) [ 000000]
weights_V_load         (load             ) [ 000000]
sext_ln1116_cast       (sext             ) [ 000000]
sext_ln1118            (sext             ) [ 000000]
mul_ln1118             (mul              ) [ 000000]
trunc_ln4              (partselect       ) [ 010111]
weights_V_load_1       (load             ) [ 000000]
sext_ln1118_1856       (sext             ) [ 000000]
mul_ln1118_4016        (mul              ) [ 000000]
trunc_ln708_s          (partselect       ) [ 010111]
add_ln42_1             (add              ) [ 000000]
zext_ln42_1            (zext             ) [ 000000]
weights_V_addr_2       (getelementptr    ) [ 000100]
add_ln42_2             (add              ) [ 000000]
zext_ln42_2            (zext             ) [ 000000]
weights_V_addr_3       (getelementptr    ) [ 000100]
data_1_V_read_2        (read             ) [ 000000]
weights_V_load_2       (load             ) [ 000000]
sext_ln1116_1720_cast  (sext             ) [ 000000]
sext_ln1118_1857       (sext             ) [ 000000]
mul_ln1118_4017        (mul              ) [ 000000]
trunc_ln708_3195       (partselect       ) [ 010011]
weights_V_load_3       (load             ) [ 000000]
sext_ln1118_1858       (sext             ) [ 000000]
mul_ln1118_4018        (mul              ) [ 000000]
trunc_ln708_3196       (partselect       ) [ 010011]
add_ln42_3             (add              ) [ 000000]
zext_ln42_3            (zext             ) [ 000000]
weights_V_addr_4       (getelementptr    ) [ 000010]
add_ln42_4             (add              ) [ 000000]
zext_ln42_4            (zext             ) [ 000000]
weights_V_addr_5       (getelementptr    ) [ 000010]
biases_V_offset_read   (read             ) [ 000000]
data_3_V_read_2        (read             ) [ 010001]
data_2_V_read_2        (read             ) [ 000000]
trunc_ln15             (trunc            ) [ 010001]
weights_V_load_4       (load             ) [ 000000]
sext_ln1116_1721_cast  (sext             ) [ 000000]
sext_ln1118_1859       (sext             ) [ 000000]
mul_ln1118_4019        (mul              ) [ 000000]
trunc_ln708_3197       (partselect       ) [ 010001]
weights_V_load_5       (load             ) [ 000000]
sext_ln1118_1860       (sext             ) [ 000000]
mul_ln1118_4020        (mul              ) [ 000000]
trunc_ln708_3198       (partselect       ) [ 010001]
add_ln42_5             (add              ) [ 000000]
zext_ln42_5            (zext             ) [ 000000]
weights_V_addr_6       (getelementptr    ) [ 010001]
add_ln42_6             (add              ) [ 000000]
zext_ln42_6            (zext             ) [ 000000]
weights_V_addr_7       (getelementptr    ) [ 010001]
specpipeline_ln26      (specpipeline     ) [ 000000]
specresourcelimit_ln33 (specresourcelimit) [ 000000]
weights_V_load_6       (load             ) [ 000000]
sext_ln1116_1722_cast  (sext             ) [ 000000]
sext_ln1118_1861       (sext             ) [ 000000]
mul_ln1118_4021        (mul              ) [ 000000]
trunc_ln708_3199       (partselect       ) [ 000000]
weights_V_load_7       (load             ) [ 000000]
sext_ln1118_1862       (sext             ) [ 000000]
mul_ln1118_4022        (mul              ) [ 000000]
trunc_ln708_3200       (partselect       ) [ 000000]
tmp_42                 (mux              ) [ 000000]
add_ln49               (add              ) [ 000000]
tmp_43                 (mux              ) [ 000000]
add_ln703              (add              ) [ 000000]
add_ln703_1519         (add              ) [ 000000]
add_ln703_1520         (add              ) [ 000000]
p_Val2_s               (add              ) [ 000000]
add_ln703_1522         (add              ) [ 000000]
add_ln703_1523         (add              ) [ 000000]
add_ln703_1524         (add              ) [ 000000]
acc_1_V                (add              ) [ 000000]
shl_ln                 (bitconcatenate   ) [ 000000]
sext_ln728             (sext             ) [ 000000]
tmp                    (bitconcatenate   ) [ 000000]
ret_ln68               (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_0_V_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_0_V_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data_1_V_read">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_1_V_read"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="data_2_V_read">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_2_V_read"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="data_3_V_read">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_3_V_read"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="weights_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="weights_V_offset">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_V_offset"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="biases_V_offset">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="biases_V_offset"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i5"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i26.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecResourceLimit"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str20"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4i16.i2"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i26.i16.i10"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i59.i16.i10.i33"/></StgValue>
</bind>
</comp>

<comp id="68" class="1004" name="weights_V_offset_read_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="5" slack="0"/>
<pin id="70" dir="0" index="1" bw="5" slack="0"/>
<pin id="71" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="weights_V_offset_read/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="data_0_V_read_2_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="16" slack="0"/>
<pin id="76" dir="0" index="1" bw="16" slack="0"/>
<pin id="77" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_0_V_read_2/2 "/>
</bind>
</comp>

<comp id="80" class="1004" name="data_1_V_read_2_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="16" slack="0"/>
<pin id="82" dir="0" index="1" bw="16" slack="0"/>
<pin id="83" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_1_V_read_2/3 "/>
</bind>
</comp>

<comp id="86" class="1004" name="biases_V_offset_read_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="3" slack="0"/>
<pin id="88" dir="0" index="1" bw="3" slack="0"/>
<pin id="89" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="biases_V_offset_read/4 "/>
</bind>
</comp>

<comp id="92" class="1004" name="data_3_V_read_2_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="16" slack="0"/>
<pin id="94" dir="0" index="1" bw="16" slack="0"/>
<pin id="95" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_3_V_read_2/4 "/>
</bind>
</comp>

<comp id="98" class="1004" name="data_2_V_read_2_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="16" slack="0"/>
<pin id="100" dir="0" index="1" bw="16" slack="0"/>
<pin id="101" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_2_V_read_2/4 "/>
</bind>
</comp>

<comp id="104" class="1004" name="weights_V_addr_gep_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="16" slack="0"/>
<pin id="106" dir="0" index="1" bw="1" slack="0"/>
<pin id="107" dir="0" index="2" bw="5" slack="0"/>
<pin id="108" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights_V_addr/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="grp_access_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="4" slack="0"/>
<pin id="113" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="114" dir="0" index="2" bw="0" slack="0"/>
<pin id="124" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="125" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="126" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="115" dir="1" index="3" bw="16" slack="0"/>
<pin id="127" dir="1" index="7" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weights_V_load/1 weights_V_load_1/1 weights_V_load_2/2 weights_V_load_3/2 weights_V_load_4/3 weights_V_load_5/3 weights_V_load_6/4 weights_V_load_7/4 "/>
</bind>
</comp>

<comp id="117" class="1004" name="weights_V_addr_1_gep_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="16" slack="0"/>
<pin id="119" dir="0" index="1" bw="1" slack="0"/>
<pin id="120" dir="0" index="2" bw="4" slack="0"/>
<pin id="121" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights_V_addr_1/1 "/>
</bind>
</comp>

<comp id="129" class="1004" name="weights_V_addr_2_gep_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="16" slack="0"/>
<pin id="131" dir="0" index="1" bw="1" slack="0"/>
<pin id="132" dir="0" index="2" bw="4" slack="0"/>
<pin id="133" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights_V_addr_2/2 "/>
</bind>
</comp>

<comp id="137" class="1004" name="weights_V_addr_3_gep_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="16" slack="0"/>
<pin id="139" dir="0" index="1" bw="1" slack="0"/>
<pin id="140" dir="0" index="2" bw="4" slack="0"/>
<pin id="141" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights_V_addr_3/2 "/>
</bind>
</comp>

<comp id="145" class="1004" name="weights_V_addr_4_gep_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="16" slack="0"/>
<pin id="147" dir="0" index="1" bw="1" slack="0"/>
<pin id="148" dir="0" index="2" bw="4" slack="0"/>
<pin id="149" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights_V_addr_4/3 "/>
</bind>
</comp>

<comp id="153" class="1004" name="weights_V_addr_5_gep_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="16" slack="0"/>
<pin id="155" dir="0" index="1" bw="1" slack="0"/>
<pin id="156" dir="0" index="2" bw="4" slack="0"/>
<pin id="157" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights_V_addr_5/3 "/>
</bind>
</comp>

<comp id="161" class="1004" name="weights_V_addr_6_gep_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="16" slack="0"/>
<pin id="163" dir="0" index="1" bw="1" slack="0"/>
<pin id="164" dir="0" index="2" bw="4" slack="0"/>
<pin id="165" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights_V_addr_6/4 "/>
</bind>
</comp>

<comp id="169" class="1004" name="weights_V_addr_7_gep_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="16" slack="0"/>
<pin id="171" dir="0" index="1" bw="1" slack="0"/>
<pin id="172" dir="0" index="2" bw="4" slack="0"/>
<pin id="173" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights_V_addr_7/4 "/>
</bind>
</comp>

<comp id="177" class="1004" name="mul_ln1118_4017_fu_177">
<pin_list>
<pin id="281" dir="0" index="0" bw="16" slack="0"/>
<pin id="282" dir="0" index="1" bw="16" slack="0"/>
<pin id="283" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1118_4017/3 "/>
</bind>
</comp>

<comp id="178" class="1004" name="mul_ln1118_4019_fu_178">
<pin_list>
<pin id="317" dir="0" index="0" bw="16" slack="0"/>
<pin id="318" dir="0" index="1" bw="16" slack="0"/>
<pin id="319" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1118_4019/4 "/>
</bind>
</comp>

<comp id="179" class="1004" name="mul_ln1118_4020_fu_179">
<pin_list>
<pin id="320" dir="0" index="0" bw="16" slack="0"/>
<pin id="321" dir="0" index="1" bw="16" slack="0"/>
<pin id="322" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1118_4020/4 "/>
</bind>
</comp>

<comp id="180" class="1004" name="mul_ln1118_4016_fu_180">
<pin_list>
<pin id="236" dir="0" index="0" bw="16" slack="0"/>
<pin id="237" dir="0" index="1" bw="16" slack="0"/>
<pin id="238" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1118_4016/2 "/>
</bind>
</comp>

<comp id="181" class="1004" name="mul_ln1118_fu_181">
<pin_list>
<pin id="233" dir="0" index="0" bw="16" slack="0"/>
<pin id="234" dir="0" index="1" bw="16" slack="0"/>
<pin id="235" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1118/2 "/>
</bind>
</comp>

<comp id="182" class="1004" name="mul_ln1118_4018_fu_182">
<pin_list>
<pin id="284" dir="0" index="0" bw="16" slack="0"/>
<pin id="285" dir="0" index="1" bw="16" slack="0"/>
<pin id="286" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1118_4018/3 "/>
</bind>
</comp>

<comp id="183" class="1004" name="mul_ln1118_4021_fu_183">
<pin_list>
<pin id="341" dir="0" index="0" bw="16" slack="0"/>
<pin id="342" dir="0" index="1" bw="16" slack="0"/>
<pin id="343" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1118_4021/5 "/>
</bind>
</comp>

<comp id="184" class="1004" name="mul_ln1118_4022_fu_184">
<pin_list>
<pin id="344" dir="0" index="0" bw="16" slack="0"/>
<pin id="345" dir="0" index="1" bw="16" slack="0"/>
<pin id="346" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1118_4022/5 "/>
</bind>
</comp>

<comp id="354" class="1004" name="zext_ln15_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="5" slack="0"/>
<pin id="356" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15/1 "/>
</bind>
</comp>

<comp id="359" class="1004" name="trunc_ln42_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="5" slack="0"/>
<pin id="361" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln42/1 "/>
</bind>
</comp>

<comp id="363" class="1004" name="add_ln42_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="1" slack="0"/>
<pin id="365" dir="0" index="1" bw="4" slack="0"/>
<pin id="366" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln42/1 "/>
</bind>
</comp>

<comp id="369" class="1004" name="zext_ln42_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="4" slack="0"/>
<pin id="371" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln42/1 "/>
</bind>
</comp>

<comp id="374" class="1004" name="sext_ln1116_cast_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="16" slack="0"/>
<pin id="376" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116_cast/2 "/>
</bind>
</comp>

<comp id="380" class="1004" name="sext_ln1118_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="16" slack="0"/>
<pin id="382" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118/2 "/>
</bind>
</comp>

<comp id="385" class="1004" name="trunc_ln4_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="16" slack="0"/>
<pin id="387" dir="0" index="1" bw="26" slack="0"/>
<pin id="388" dir="0" index="2" bw="5" slack="0"/>
<pin id="389" dir="0" index="3" bw="6" slack="0"/>
<pin id="390" dir="1" index="4" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln4/2 "/>
</bind>
</comp>

<comp id="395" class="1004" name="sext_ln1118_1856_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="16" slack="0"/>
<pin id="397" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_1856/2 "/>
</bind>
</comp>

<comp id="400" class="1004" name="trunc_ln708_s_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="16" slack="0"/>
<pin id="402" dir="0" index="1" bw="26" slack="0"/>
<pin id="403" dir="0" index="2" bw="5" slack="0"/>
<pin id="404" dir="0" index="3" bw="6" slack="0"/>
<pin id="405" dir="1" index="4" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_s/2 "/>
</bind>
</comp>

<comp id="410" class="1004" name="add_ln42_1_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="3" slack="0"/>
<pin id="412" dir="0" index="1" bw="4" slack="1"/>
<pin id="413" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln42_1/2 "/>
</bind>
</comp>

<comp id="415" class="1004" name="zext_ln42_1_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="4" slack="0"/>
<pin id="417" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln42_1/2 "/>
</bind>
</comp>

<comp id="420" class="1004" name="add_ln42_2_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="3" slack="0"/>
<pin id="422" dir="0" index="1" bw="4" slack="1"/>
<pin id="423" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln42_2/2 "/>
</bind>
</comp>

<comp id="425" class="1004" name="zext_ln42_2_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="4" slack="0"/>
<pin id="427" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln42_2/2 "/>
</bind>
</comp>

<comp id="430" class="1004" name="sext_ln1116_1720_cast_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="16" slack="0"/>
<pin id="432" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116_1720_cast/3 "/>
</bind>
</comp>

<comp id="436" class="1004" name="sext_ln1118_1857_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="16" slack="0"/>
<pin id="438" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_1857/3 "/>
</bind>
</comp>

<comp id="441" class="1004" name="trunc_ln708_3195_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="16" slack="0"/>
<pin id="443" dir="0" index="1" bw="26" slack="0"/>
<pin id="444" dir="0" index="2" bw="5" slack="0"/>
<pin id="445" dir="0" index="3" bw="6" slack="0"/>
<pin id="446" dir="1" index="4" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_3195/3 "/>
</bind>
</comp>

<comp id="451" class="1004" name="sext_ln1118_1858_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="16" slack="0"/>
<pin id="453" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_1858/3 "/>
</bind>
</comp>

<comp id="456" class="1004" name="trunc_ln708_3196_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="16" slack="0"/>
<pin id="458" dir="0" index="1" bw="26" slack="0"/>
<pin id="459" dir="0" index="2" bw="5" slack="0"/>
<pin id="460" dir="0" index="3" bw="6" slack="0"/>
<pin id="461" dir="1" index="4" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_3196/3 "/>
</bind>
</comp>

<comp id="466" class="1004" name="add_ln42_3_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="4" slack="0"/>
<pin id="468" dir="0" index="1" bw="4" slack="2"/>
<pin id="469" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln42_3/3 "/>
</bind>
</comp>

<comp id="471" class="1004" name="zext_ln42_3_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="4" slack="0"/>
<pin id="473" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln42_3/3 "/>
</bind>
</comp>

<comp id="476" class="1004" name="add_ln42_4_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="4" slack="0"/>
<pin id="478" dir="0" index="1" bw="4" slack="2"/>
<pin id="479" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln42_4/3 "/>
</bind>
</comp>

<comp id="481" class="1004" name="zext_ln42_4_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="4" slack="0"/>
<pin id="483" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln42_4/3 "/>
</bind>
</comp>

<comp id="486" class="1004" name="trunc_ln15_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="3" slack="0"/>
<pin id="488" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln15/4 "/>
</bind>
</comp>

<comp id="490" class="1004" name="sext_ln1116_1721_cast_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="16" slack="0"/>
<pin id="492" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116_1721_cast/4 "/>
</bind>
</comp>

<comp id="496" class="1004" name="sext_ln1118_1859_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="16" slack="0"/>
<pin id="498" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_1859/4 "/>
</bind>
</comp>

<comp id="501" class="1004" name="trunc_ln708_3197_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="16" slack="0"/>
<pin id="503" dir="0" index="1" bw="26" slack="0"/>
<pin id="504" dir="0" index="2" bw="5" slack="0"/>
<pin id="505" dir="0" index="3" bw="6" slack="0"/>
<pin id="506" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_3197/4 "/>
</bind>
</comp>

<comp id="511" class="1004" name="sext_ln1118_1860_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="16" slack="0"/>
<pin id="513" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_1860/4 "/>
</bind>
</comp>

<comp id="516" class="1004" name="trunc_ln708_3198_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="16" slack="0"/>
<pin id="518" dir="0" index="1" bw="26" slack="0"/>
<pin id="519" dir="0" index="2" bw="5" slack="0"/>
<pin id="520" dir="0" index="3" bw="6" slack="0"/>
<pin id="521" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_3198/4 "/>
</bind>
</comp>

<comp id="526" class="1004" name="add_ln42_5_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="4" slack="0"/>
<pin id="528" dir="0" index="1" bw="4" slack="3"/>
<pin id="529" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln42_5/4 "/>
</bind>
</comp>

<comp id="531" class="1004" name="zext_ln42_5_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="4" slack="0"/>
<pin id="533" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln42_5/4 "/>
</bind>
</comp>

<comp id="536" class="1004" name="add_ln42_6_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="4" slack="0"/>
<pin id="538" dir="0" index="1" bw="4" slack="3"/>
<pin id="539" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln42_6/4 "/>
</bind>
</comp>

<comp id="541" class="1004" name="zext_ln42_6_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="4" slack="0"/>
<pin id="543" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln42_6/4 "/>
</bind>
</comp>

<comp id="546" class="1004" name="sext_ln1116_1722_cast_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="16" slack="1"/>
<pin id="548" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116_1722_cast/5 "/>
</bind>
</comp>

<comp id="551" class="1004" name="sext_ln1118_1861_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="16" slack="0"/>
<pin id="553" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_1861/5 "/>
</bind>
</comp>

<comp id="556" class="1004" name="trunc_ln708_3199_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="16" slack="0"/>
<pin id="558" dir="0" index="1" bw="26" slack="0"/>
<pin id="559" dir="0" index="2" bw="5" slack="0"/>
<pin id="560" dir="0" index="3" bw="6" slack="0"/>
<pin id="561" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_3199/5 "/>
</bind>
</comp>

<comp id="566" class="1004" name="sext_ln1118_1862_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="16" slack="0"/>
<pin id="568" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_1862/5 "/>
</bind>
</comp>

<comp id="571" class="1004" name="trunc_ln708_3200_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="16" slack="0"/>
<pin id="573" dir="0" index="1" bw="26" slack="0"/>
<pin id="574" dir="0" index="2" bw="5" slack="0"/>
<pin id="575" dir="0" index="3" bw="6" slack="0"/>
<pin id="576" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_3200/5 "/>
</bind>
</comp>

<comp id="581" class="1004" name="tmp_42_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="16" slack="0"/>
<pin id="583" dir="0" index="1" bw="1" slack="0"/>
<pin id="584" dir="0" index="2" bw="1" slack="0"/>
<pin id="585" dir="0" index="3" bw="1" slack="0"/>
<pin id="586" dir="0" index="4" bw="1" slack="0"/>
<pin id="587" dir="0" index="5" bw="2" slack="1"/>
<pin id="588" dir="1" index="6" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_42/5 "/>
</bind>
</comp>

<comp id="594" class="1004" name="add_ln49_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="1" slack="0"/>
<pin id="596" dir="0" index="1" bw="2" slack="1"/>
<pin id="597" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln49/5 "/>
</bind>
</comp>

<comp id="599" class="1004" name="tmp_43_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="16" slack="0"/>
<pin id="601" dir="0" index="1" bw="1" slack="0"/>
<pin id="602" dir="0" index="2" bw="1" slack="0"/>
<pin id="603" dir="0" index="3" bw="1" slack="0"/>
<pin id="604" dir="0" index="4" bw="1" slack="0"/>
<pin id="605" dir="0" index="5" bw="2" slack="0"/>
<pin id="606" dir="1" index="6" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_43/5 "/>
</bind>
</comp>

<comp id="613" class="1004" name="add_ln703_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="16" slack="0"/>
<pin id="615" dir="0" index="1" bw="16" slack="3"/>
<pin id="616" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703/5 "/>
</bind>
</comp>

<comp id="618" class="1004" name="add_ln703_1519_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="16" slack="1"/>
<pin id="620" dir="0" index="1" bw="16" slack="0"/>
<pin id="621" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_1519/5 "/>
</bind>
</comp>

<comp id="623" class="1004" name="add_ln703_1520_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="16" slack="0"/>
<pin id="625" dir="0" index="1" bw="16" slack="2"/>
<pin id="626" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_1520/5 "/>
</bind>
</comp>

<comp id="628" class="1004" name="p_Val2_s_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="16" slack="0"/>
<pin id="630" dir="0" index="1" bw="16" slack="0"/>
<pin id="631" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_s/5 "/>
</bind>
</comp>

<comp id="634" class="1004" name="add_ln703_1522_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="16" slack="0"/>
<pin id="636" dir="0" index="1" bw="16" slack="3"/>
<pin id="637" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_1522/5 "/>
</bind>
</comp>

<comp id="639" class="1004" name="add_ln703_1523_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="16" slack="1"/>
<pin id="641" dir="0" index="1" bw="16" slack="0"/>
<pin id="642" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_1523/5 "/>
</bind>
</comp>

<comp id="644" class="1004" name="add_ln703_1524_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="16" slack="0"/>
<pin id="646" dir="0" index="1" bw="16" slack="2"/>
<pin id="647" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_1524/5 "/>
</bind>
</comp>

<comp id="649" class="1004" name="acc_1_V_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="16" slack="0"/>
<pin id="651" dir="0" index="1" bw="16" slack="0"/>
<pin id="652" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="acc_1_V/5 "/>
</bind>
</comp>

<comp id="655" class="1004" name="shl_ln_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="26" slack="0"/>
<pin id="657" dir="0" index="1" bw="16" slack="0"/>
<pin id="658" dir="0" index="2" bw="1" slack="0"/>
<pin id="659" dir="1" index="3" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/5 "/>
</bind>
</comp>

<comp id="663" class="1004" name="sext_ln728_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="26" slack="0"/>
<pin id="665" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln728/5 "/>
</bind>
</comp>

<comp id="667" class="1004" name="tmp_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="59" slack="0"/>
<pin id="669" dir="0" index="1" bw="16" slack="0"/>
<pin id="670" dir="0" index="2" bw="1" slack="0"/>
<pin id="671" dir="0" index="3" bw="26" slack="0"/>
<pin id="672" dir="1" index="4" bw="59" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/5 "/>
</bind>
</comp>

<comp id="677" class="1005" name="weights_V_addr_reg_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="4" slack="1"/>
<pin id="679" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="weights_V_addr "/>
</bind>
</comp>

<comp id="682" class="1005" name="trunc_ln42_reg_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="4" slack="1"/>
<pin id="684" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln42 "/>
</bind>
</comp>

<comp id="692" class="1005" name="weights_V_addr_1_reg_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="4" slack="1"/>
<pin id="694" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="weights_V_addr_1 "/>
</bind>
</comp>

<comp id="697" class="1005" name="trunc_ln4_reg_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="16" slack="3"/>
<pin id="699" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln4 "/>
</bind>
</comp>

<comp id="702" class="1005" name="trunc_ln708_s_reg_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="16" slack="3"/>
<pin id="704" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln708_s "/>
</bind>
</comp>

<comp id="707" class="1005" name="weights_V_addr_2_reg_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="4" slack="1"/>
<pin id="709" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="weights_V_addr_2 "/>
</bind>
</comp>

<comp id="712" class="1005" name="weights_V_addr_3_reg_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="4" slack="1"/>
<pin id="714" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="weights_V_addr_3 "/>
</bind>
</comp>

<comp id="717" class="1005" name="trunc_ln708_3195_reg_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="16" slack="2"/>
<pin id="719" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln708_3195 "/>
</bind>
</comp>

<comp id="722" class="1005" name="trunc_ln708_3196_reg_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="16" slack="2"/>
<pin id="724" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln708_3196 "/>
</bind>
</comp>

<comp id="727" class="1005" name="weights_V_addr_4_reg_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="4" slack="1"/>
<pin id="729" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="weights_V_addr_4 "/>
</bind>
</comp>

<comp id="732" class="1005" name="weights_V_addr_5_reg_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="4" slack="1"/>
<pin id="734" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="weights_V_addr_5 "/>
</bind>
</comp>

<comp id="737" class="1005" name="data_3_V_read_2_reg_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="16" slack="1"/>
<pin id="739" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="data_3_V_read_2 "/>
</bind>
</comp>

<comp id="742" class="1005" name="trunc_ln15_reg_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="2" slack="1"/>
<pin id="744" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln15 "/>
</bind>
</comp>

<comp id="748" class="1005" name="trunc_ln708_3197_reg_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="16" slack="1"/>
<pin id="750" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_3197 "/>
</bind>
</comp>

<comp id="753" class="1005" name="trunc_ln708_3198_reg_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="16" slack="1"/>
<pin id="755" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_3198 "/>
</bind>
</comp>

<comp id="758" class="1005" name="weights_V_addr_6_reg_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="4" slack="1"/>
<pin id="760" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="weights_V_addr_6 "/>
</bind>
</comp>

<comp id="763" class="1005" name="weights_V_addr_7_reg_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="4" slack="1"/>
<pin id="765" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="weights_V_addr_7 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="72"><net_src comp="14" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="10" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="20" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="0" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="20" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="2" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="36" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="12" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="20" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="6" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="20" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="4" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="109"><net_src comp="8" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="16" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="116"><net_src comp="104" pin="3"/><net_sink comp="111" pin=0"/></net>

<net id="122"><net_src comp="8" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="123"><net_src comp="16" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="128"><net_src comp="117" pin="3"/><net_sink comp="111" pin=2"/></net>

<net id="134"><net_src comp="8" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="135"><net_src comp="16" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="136"><net_src comp="129" pin="3"/><net_sink comp="111" pin=0"/></net>

<net id="142"><net_src comp="8" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="143"><net_src comp="16" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="144"><net_src comp="137" pin="3"/><net_sink comp="111" pin=2"/></net>

<net id="150"><net_src comp="8" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="151"><net_src comp="16" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="152"><net_src comp="145" pin="3"/><net_sink comp="111" pin=0"/></net>

<net id="158"><net_src comp="8" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="159"><net_src comp="16" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="160"><net_src comp="153" pin="3"/><net_sink comp="111" pin=2"/></net>

<net id="166"><net_src comp="8" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="167"><net_src comp="16" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="168"><net_src comp="161" pin="3"/><net_sink comp="111" pin=0"/></net>

<net id="174"><net_src comp="8" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="175"><net_src comp="16" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="176"><net_src comp="169" pin="3"/><net_sink comp="111" pin=2"/></net>

<net id="357"><net_src comp="68" pin="2"/><net_sink comp="354" pin=0"/></net>

<net id="358"><net_src comp="354" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="362"><net_src comp="68" pin="2"/><net_sink comp="359" pin=0"/></net>

<net id="367"><net_src comp="18" pin="0"/><net_sink comp="363" pin=0"/></net>

<net id="368"><net_src comp="359" pin="1"/><net_sink comp="363" pin=1"/></net>

<net id="372"><net_src comp="363" pin="2"/><net_sink comp="369" pin=0"/></net>

<net id="373"><net_src comp="369" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="377"><net_src comp="74" pin="2"/><net_sink comp="374" pin=0"/></net>

<net id="378"><net_src comp="374" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="379"><net_src comp="374" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="383"><net_src comp="111" pin="3"/><net_sink comp="380" pin=0"/></net>

<net id="384"><net_src comp="380" pin="1"/><net_sink comp="181" pin=1"/></net>

<net id="391"><net_src comp="22" pin="0"/><net_sink comp="385" pin=0"/></net>

<net id="392"><net_src comp="181" pin="2"/><net_sink comp="385" pin=1"/></net>

<net id="393"><net_src comp="24" pin="0"/><net_sink comp="385" pin=2"/></net>

<net id="394"><net_src comp="26" pin="0"/><net_sink comp="385" pin=3"/></net>

<net id="398"><net_src comp="111" pin="7"/><net_sink comp="395" pin=0"/></net>

<net id="399"><net_src comp="395" pin="1"/><net_sink comp="180" pin=1"/></net>

<net id="406"><net_src comp="22" pin="0"/><net_sink comp="400" pin=0"/></net>

<net id="407"><net_src comp="180" pin="2"/><net_sink comp="400" pin=1"/></net>

<net id="408"><net_src comp="24" pin="0"/><net_sink comp="400" pin=2"/></net>

<net id="409"><net_src comp="26" pin="0"/><net_sink comp="400" pin=3"/></net>

<net id="414"><net_src comp="28" pin="0"/><net_sink comp="410" pin=0"/></net>

<net id="418"><net_src comp="410" pin="2"/><net_sink comp="415" pin=0"/></net>

<net id="419"><net_src comp="415" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="424"><net_src comp="30" pin="0"/><net_sink comp="420" pin=0"/></net>

<net id="428"><net_src comp="420" pin="2"/><net_sink comp="425" pin=0"/></net>

<net id="429"><net_src comp="425" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="433"><net_src comp="80" pin="2"/><net_sink comp="430" pin=0"/></net>

<net id="434"><net_src comp="430" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="435"><net_src comp="430" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="439"><net_src comp="111" pin="3"/><net_sink comp="436" pin=0"/></net>

<net id="440"><net_src comp="436" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="447"><net_src comp="22" pin="0"/><net_sink comp="441" pin=0"/></net>

<net id="448"><net_src comp="177" pin="2"/><net_sink comp="441" pin=1"/></net>

<net id="449"><net_src comp="24" pin="0"/><net_sink comp="441" pin=2"/></net>

<net id="450"><net_src comp="26" pin="0"/><net_sink comp="441" pin=3"/></net>

<net id="454"><net_src comp="111" pin="7"/><net_sink comp="451" pin=0"/></net>

<net id="455"><net_src comp="451" pin="1"/><net_sink comp="182" pin=1"/></net>

<net id="462"><net_src comp="22" pin="0"/><net_sink comp="456" pin=0"/></net>

<net id="463"><net_src comp="182" pin="2"/><net_sink comp="456" pin=1"/></net>

<net id="464"><net_src comp="24" pin="0"/><net_sink comp="456" pin=2"/></net>

<net id="465"><net_src comp="26" pin="0"/><net_sink comp="456" pin=3"/></net>

<net id="470"><net_src comp="32" pin="0"/><net_sink comp="466" pin=0"/></net>

<net id="474"><net_src comp="466" pin="2"/><net_sink comp="471" pin=0"/></net>

<net id="475"><net_src comp="471" pin="1"/><net_sink comp="145" pin=2"/></net>

<net id="480"><net_src comp="34" pin="0"/><net_sink comp="476" pin=0"/></net>

<net id="484"><net_src comp="476" pin="2"/><net_sink comp="481" pin=0"/></net>

<net id="485"><net_src comp="481" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="489"><net_src comp="86" pin="2"/><net_sink comp="486" pin=0"/></net>

<net id="493"><net_src comp="98" pin="2"/><net_sink comp="490" pin=0"/></net>

<net id="494"><net_src comp="490" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="495"><net_src comp="490" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="499"><net_src comp="111" pin="3"/><net_sink comp="496" pin=0"/></net>

<net id="500"><net_src comp="496" pin="1"/><net_sink comp="178" pin=1"/></net>

<net id="507"><net_src comp="22" pin="0"/><net_sink comp="501" pin=0"/></net>

<net id="508"><net_src comp="178" pin="2"/><net_sink comp="501" pin=1"/></net>

<net id="509"><net_src comp="24" pin="0"/><net_sink comp="501" pin=2"/></net>

<net id="510"><net_src comp="26" pin="0"/><net_sink comp="501" pin=3"/></net>

<net id="514"><net_src comp="111" pin="7"/><net_sink comp="511" pin=0"/></net>

<net id="515"><net_src comp="511" pin="1"/><net_sink comp="179" pin=1"/></net>

<net id="522"><net_src comp="22" pin="0"/><net_sink comp="516" pin=0"/></net>

<net id="523"><net_src comp="179" pin="2"/><net_sink comp="516" pin=1"/></net>

<net id="524"><net_src comp="24" pin="0"/><net_sink comp="516" pin=2"/></net>

<net id="525"><net_src comp="26" pin="0"/><net_sink comp="516" pin=3"/></net>

<net id="530"><net_src comp="38" pin="0"/><net_sink comp="526" pin=0"/></net>

<net id="534"><net_src comp="526" pin="2"/><net_sink comp="531" pin=0"/></net>

<net id="535"><net_src comp="531" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="540"><net_src comp="40" pin="0"/><net_sink comp="536" pin=0"/></net>

<net id="544"><net_src comp="536" pin="2"/><net_sink comp="541" pin=0"/></net>

<net id="545"><net_src comp="541" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="549"><net_src comp="546" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="550"><net_src comp="546" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="554"><net_src comp="111" pin="3"/><net_sink comp="551" pin=0"/></net>

<net id="555"><net_src comp="551" pin="1"/><net_sink comp="183" pin=1"/></net>

<net id="562"><net_src comp="22" pin="0"/><net_sink comp="556" pin=0"/></net>

<net id="563"><net_src comp="183" pin="2"/><net_sink comp="556" pin=1"/></net>

<net id="564"><net_src comp="24" pin="0"/><net_sink comp="556" pin=2"/></net>

<net id="565"><net_src comp="26" pin="0"/><net_sink comp="556" pin=3"/></net>

<net id="569"><net_src comp="111" pin="7"/><net_sink comp="566" pin=0"/></net>

<net id="570"><net_src comp="566" pin="1"/><net_sink comp="184" pin=1"/></net>

<net id="577"><net_src comp="22" pin="0"/><net_sink comp="571" pin=0"/></net>

<net id="578"><net_src comp="184" pin="2"/><net_sink comp="571" pin=1"/></net>

<net id="579"><net_src comp="24" pin="0"/><net_sink comp="571" pin=2"/></net>

<net id="580"><net_src comp="26" pin="0"/><net_sink comp="571" pin=3"/></net>

<net id="589"><net_src comp="56" pin="0"/><net_sink comp="581" pin=0"/></net>

<net id="590"><net_src comp="58" pin="0"/><net_sink comp="581" pin=1"/></net>

<net id="591"><net_src comp="58" pin="0"/><net_sink comp="581" pin=2"/></net>

<net id="592"><net_src comp="58" pin="0"/><net_sink comp="581" pin=3"/></net>

<net id="593"><net_src comp="58" pin="0"/><net_sink comp="581" pin=4"/></net>

<net id="598"><net_src comp="60" pin="0"/><net_sink comp="594" pin=0"/></net>

<net id="607"><net_src comp="56" pin="0"/><net_sink comp="599" pin=0"/></net>

<net id="608"><net_src comp="58" pin="0"/><net_sink comp="599" pin=1"/></net>

<net id="609"><net_src comp="58" pin="0"/><net_sink comp="599" pin=2"/></net>

<net id="610"><net_src comp="58" pin="0"/><net_sink comp="599" pin=3"/></net>

<net id="611"><net_src comp="58" pin="0"/><net_sink comp="599" pin=4"/></net>

<net id="612"><net_src comp="594" pin="2"/><net_sink comp="599" pin=5"/></net>

<net id="617"><net_src comp="581" pin="6"/><net_sink comp="613" pin=0"/></net>

<net id="622"><net_src comp="556" pin="4"/><net_sink comp="618" pin=1"/></net>

<net id="627"><net_src comp="618" pin="2"/><net_sink comp="623" pin=0"/></net>

<net id="632"><net_src comp="623" pin="2"/><net_sink comp="628" pin=0"/></net>

<net id="633"><net_src comp="613" pin="2"/><net_sink comp="628" pin=1"/></net>

<net id="638"><net_src comp="599" pin="6"/><net_sink comp="634" pin=0"/></net>

<net id="643"><net_src comp="571" pin="4"/><net_sink comp="639" pin=1"/></net>

<net id="648"><net_src comp="639" pin="2"/><net_sink comp="644" pin=0"/></net>

<net id="653"><net_src comp="644" pin="2"/><net_sink comp="649" pin=0"/></net>

<net id="654"><net_src comp="634" pin="2"/><net_sink comp="649" pin=1"/></net>

<net id="660"><net_src comp="62" pin="0"/><net_sink comp="655" pin=0"/></net>

<net id="661"><net_src comp="628" pin="2"/><net_sink comp="655" pin=1"/></net>

<net id="662"><net_src comp="64" pin="0"/><net_sink comp="655" pin=2"/></net>

<net id="666"><net_src comp="655" pin="3"/><net_sink comp="663" pin=0"/></net>

<net id="673"><net_src comp="66" pin="0"/><net_sink comp="667" pin=0"/></net>

<net id="674"><net_src comp="649" pin="2"/><net_sink comp="667" pin=1"/></net>

<net id="675"><net_src comp="64" pin="0"/><net_sink comp="667" pin=2"/></net>

<net id="676"><net_src comp="663" pin="1"/><net_sink comp="667" pin=3"/></net>

<net id="680"><net_src comp="104" pin="3"/><net_sink comp="677" pin=0"/></net>

<net id="681"><net_src comp="677" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="685"><net_src comp="359" pin="1"/><net_sink comp="682" pin=0"/></net>

<net id="686"><net_src comp="682" pin="1"/><net_sink comp="410" pin=1"/></net>

<net id="687"><net_src comp="682" pin="1"/><net_sink comp="420" pin=1"/></net>

<net id="688"><net_src comp="682" pin="1"/><net_sink comp="466" pin=1"/></net>

<net id="689"><net_src comp="682" pin="1"/><net_sink comp="476" pin=1"/></net>

<net id="690"><net_src comp="682" pin="1"/><net_sink comp="526" pin=1"/></net>

<net id="691"><net_src comp="682" pin="1"/><net_sink comp="536" pin=1"/></net>

<net id="695"><net_src comp="117" pin="3"/><net_sink comp="692" pin=0"/></net>

<net id="696"><net_src comp="692" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="700"><net_src comp="385" pin="4"/><net_sink comp="697" pin=0"/></net>

<net id="701"><net_src comp="697" pin="1"/><net_sink comp="613" pin=1"/></net>

<net id="705"><net_src comp="400" pin="4"/><net_sink comp="702" pin=0"/></net>

<net id="706"><net_src comp="702" pin="1"/><net_sink comp="634" pin=1"/></net>

<net id="710"><net_src comp="129" pin="3"/><net_sink comp="707" pin=0"/></net>

<net id="711"><net_src comp="707" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="715"><net_src comp="137" pin="3"/><net_sink comp="712" pin=0"/></net>

<net id="716"><net_src comp="712" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="720"><net_src comp="441" pin="4"/><net_sink comp="717" pin=0"/></net>

<net id="721"><net_src comp="717" pin="1"/><net_sink comp="623" pin=1"/></net>

<net id="725"><net_src comp="456" pin="4"/><net_sink comp="722" pin=0"/></net>

<net id="726"><net_src comp="722" pin="1"/><net_sink comp="644" pin=1"/></net>

<net id="730"><net_src comp="145" pin="3"/><net_sink comp="727" pin=0"/></net>

<net id="731"><net_src comp="727" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="735"><net_src comp="153" pin="3"/><net_sink comp="732" pin=0"/></net>

<net id="736"><net_src comp="732" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="740"><net_src comp="92" pin="2"/><net_sink comp="737" pin=0"/></net>

<net id="741"><net_src comp="737" pin="1"/><net_sink comp="546" pin=0"/></net>

<net id="745"><net_src comp="486" pin="1"/><net_sink comp="742" pin=0"/></net>

<net id="746"><net_src comp="742" pin="1"/><net_sink comp="581" pin=5"/></net>

<net id="747"><net_src comp="742" pin="1"/><net_sink comp="594" pin=1"/></net>

<net id="751"><net_src comp="501" pin="4"/><net_sink comp="748" pin=0"/></net>

<net id="752"><net_src comp="748" pin="1"/><net_sink comp="618" pin=0"/></net>

<net id="756"><net_src comp="516" pin="4"/><net_sink comp="753" pin=0"/></net>

<net id="757"><net_src comp="753" pin="1"/><net_sink comp="639" pin=0"/></net>

<net id="761"><net_src comp="161" pin="3"/><net_sink comp="758" pin=0"/></net>

<net id="762"><net_src comp="758" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="766"><net_src comp="169" pin="3"/><net_sink comp="763" pin=0"/></net>

<net id="767"><net_src comp="763" pin="1"/><net_sink comp="111" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1> : data_0_V_read | {2 }
	Port: dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1> : data_1_V_read | {3 }
	Port: dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1> : data_2_V_read | {4 }
	Port: dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1> : data_3_V_read | {4 }
	Port: dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1> : weights_V | {1 2 3 4 5 }
	Port: dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1> : weights_V_offset | {1 }
	Port: dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1> : biases_V_offset | {4 }
  - Chain level:
	State 1
		weights_V_addr : 1
		weights_V_load : 2
		add_ln42 : 1
		zext_ln42 : 2
		weights_V_addr_1 : 3
		weights_V_load_1 : 4
	State 2
		sext_ln1118 : 1
		mul_ln1118 : 2
		trunc_ln4 : 3
		sext_ln1118_1856 : 1
		mul_ln1118_4016 : 2
		trunc_ln708_s : 3
		zext_ln42_1 : 1
		weights_V_addr_2 : 2
		weights_V_load_2 : 3
		zext_ln42_2 : 1
		weights_V_addr_3 : 2
		weights_V_load_3 : 3
	State 3
		sext_ln1118_1857 : 1
		mul_ln1118_4017 : 2
		trunc_ln708_3195 : 3
		sext_ln1118_1858 : 1
		mul_ln1118_4018 : 2
		trunc_ln708_3196 : 3
		zext_ln42_3 : 1
		weights_V_addr_4 : 2
		weights_V_load_4 : 3
		zext_ln42_4 : 1
		weights_V_addr_5 : 2
		weights_V_load_5 : 3
	State 4
		sext_ln1118_1859 : 1
		mul_ln1118_4019 : 2
		trunc_ln708_3197 : 3
		sext_ln1118_1860 : 1
		mul_ln1118_4020 : 2
		trunc_ln708_3198 : 3
		zext_ln42_5 : 1
		weights_V_addr_6 : 2
		weights_V_load_6 : 3
		zext_ln42_6 : 1
		weights_V_addr_7 : 2
		weights_V_load_7 : 3
	State 5
		sext_ln1118_1861 : 1
		mul_ln1118_4021 : 2
		trunc_ln708_3199 : 3
		sext_ln1118_1862 : 1
		mul_ln1118_4022 : 2
		trunc_ln708_3200 : 3
		tmp_43 : 1
		add_ln703 : 1
		add_ln703_1519 : 4
		add_ln703_1520 : 5
		p_Val2_s : 6
		add_ln703_1522 : 2
		add_ln703_1523 : 4
		add_ln703_1524 : 5
		acc_1_V : 6
		shl_ln : 7
		sext_ln728 : 8
		tmp : 9
		ret_ln68 : 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|---------|
| Operation|          Functional Unit         |  DSP48E |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|---------|
|          |          add_ln42_fu_363         |    0    |    0    |    12   |
|          |         add_ln42_1_fu_410        |    0    |    0    |    12   |
|          |         add_ln42_2_fu_420        |    0    |    0    |    12   |
|          |         add_ln42_3_fu_466        |    0    |    0    |    12   |
|          |         add_ln42_4_fu_476        |    0    |    0    |    12   |
|          |         add_ln42_5_fu_526        |    0    |    0    |    12   |
|          |         add_ln42_6_fu_536        |    0    |    0    |    12   |
|    add   |          add_ln49_fu_594         |    0    |    0    |    9    |
|          |         add_ln703_fu_613         |    0    |    0    |    16   |
|          |       add_ln703_1519_fu_618      |    0    |    0    |    16   |
|          |       add_ln703_1520_fu_623      |    0    |    0    |    16   |
|          |          p_Val2_s_fu_628         |    0    |    0    |    16   |
|          |       add_ln703_1522_fu_634      |    0    |    0    |    16   |
|          |       add_ln703_1523_fu_639      |    0    |    0    |    16   |
|          |       add_ln703_1524_fu_644      |    0    |    0    |    16   |
|          |          acc_1_V_fu_649          |    0    |    0    |    16   |
|----------|----------------------------------|---------|---------|---------|
|          |      mul_ln1118_4017_fu_177      |    1    |    0    |    5    |
|          |      mul_ln1118_4019_fu_178      |    1    |    0    |    5    |
|          |      mul_ln1118_4020_fu_179      |    1    |    0    |    5    |
|    mul   |      mul_ln1118_4016_fu_180      |    1    |    0    |    5    |
|          |         mul_ln1118_fu_181        |    1    |    0    |    5    |
|          |      mul_ln1118_4018_fu_182      |    1    |    0    |    5    |
|          |      mul_ln1118_4021_fu_183      |    1    |    0    |    5    |
|          |      mul_ln1118_4022_fu_184      |    1    |    0    |    5    |
|----------|----------------------------------|---------|---------|---------|
|    mux   |           tmp_42_fu_581          |    0    |    0    |    17   |
|          |           tmp_43_fu_599          |    0    |    0    |    17   |
|----------|----------------------------------|---------|---------|---------|
|          | weights_V_offset_read_read_fu_68 |    0    |    0    |    0    |
|          |    data_0_V_read_2_read_fu_74    |    0    |    0    |    0    |
|   read   |    data_1_V_read_2_read_fu_80    |    0    |    0    |    0    |
|          |  biases_V_offset_read_read_fu_86 |    0    |    0    |    0    |
|          |    data_3_V_read_2_read_fu_92    |    0    |    0    |    0    |
|          |    data_2_V_read_2_read_fu_98    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |         zext_ln15_fu_354         |    0    |    0    |    0    |
|          |         zext_ln42_fu_369         |    0    |    0    |    0    |
|          |        zext_ln42_1_fu_415        |    0    |    0    |    0    |
|   zext   |        zext_ln42_2_fu_425        |    0    |    0    |    0    |
|          |        zext_ln42_3_fu_471        |    0    |    0    |    0    |
|          |        zext_ln42_4_fu_481        |    0    |    0    |    0    |
|          |        zext_ln42_5_fu_531        |    0    |    0    |    0    |
|          |        zext_ln42_6_fu_541        |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   trunc  |         trunc_ln42_fu_359        |    0    |    0    |    0    |
|          |         trunc_ln15_fu_486        |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |      sext_ln1116_cast_fu_374     |    0    |    0    |    0    |
|          |        sext_ln1118_fu_380        |    0    |    0    |    0    |
|          |      sext_ln1118_1856_fu_395     |    0    |    0    |    0    |
|          |   sext_ln1116_1720_cast_fu_430   |    0    |    0    |    0    |
|          |      sext_ln1118_1857_fu_436     |    0    |    0    |    0    |
|          |      sext_ln1118_1858_fu_451     |    0    |    0    |    0    |
|   sext   |   sext_ln1116_1721_cast_fu_490   |    0    |    0    |    0    |
|          |      sext_ln1118_1859_fu_496     |    0    |    0    |    0    |
|          |      sext_ln1118_1860_fu_511     |    0    |    0    |    0    |
|          |   sext_ln1116_1722_cast_fu_546   |    0    |    0    |    0    |
|          |      sext_ln1118_1861_fu_551     |    0    |    0    |    0    |
|          |      sext_ln1118_1862_fu_566     |    0    |    0    |    0    |
|          |         sext_ln728_fu_663        |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |         trunc_ln4_fu_385         |    0    |    0    |    0    |
|          |       trunc_ln708_s_fu_400       |    0    |    0    |    0    |
|          |      trunc_ln708_3195_fu_441     |    0    |    0    |    0    |
|partselect|      trunc_ln708_3196_fu_456     |    0    |    0    |    0    |
|          |      trunc_ln708_3197_fu_501     |    0    |    0    |    0    |
|          |      trunc_ln708_3198_fu_516     |    0    |    0    |    0    |
|          |      trunc_ln708_3199_fu_556     |    0    |    0    |    0    |
|          |      trunc_ln708_3200_fu_571     |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|bitconcatenate|           shl_ln_fu_655          |    0    |    0    |    0    |
|          |            tmp_fu_667            |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   Total  |                                  |    8    |    0    |   295   |
|----------|----------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
| data_3_V_read_2_reg_737|   16   |
|   trunc_ln15_reg_742   |    2   |
|   trunc_ln42_reg_682   |    4   |
|    trunc_ln4_reg_697   |   16   |
|trunc_ln708_3195_reg_717|   16   |
|trunc_ln708_3196_reg_722|   16   |
|trunc_ln708_3197_reg_748|   16   |
|trunc_ln708_3198_reg_753|   16   |
|  trunc_ln708_s_reg_702 |   16   |
|weights_V_addr_1_reg_692|    4   |
|weights_V_addr_2_reg_707|    4   |
|weights_V_addr_3_reg_712|    4   |
|weights_V_addr_4_reg_727|    4   |
|weights_V_addr_5_reg_732|    4   |
|weights_V_addr_6_reg_758|    4   |
|weights_V_addr_7_reg_763|    4   |
| weights_V_addr_reg_677 |    4   |
+------------------------+--------+
|          Total         |   150  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_111 |  p0  |   8  |   4  |   32   ||    41   |
| grp_access_fu_111 |  p2  |   8  |   0  |    0   ||    41   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   32   ||  1.4192 ||    82   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    8   |    -   |    0   |   295  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   82   |
|  Register |    -   |    -   |   150  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    8   |    1   |   150  |   377  |
+-----------+--------+--------+--------+--------+
