// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.4
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="cnn_2d_conv_d8x8_k5x5,hls_ip_2016_4,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020clg484-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=8.520000,HLS_SYN_LAT=109,HLS_SYN_TPT=none,HLS_SYN_MEM=6,HLS_SYN_DSP=100,HLS_SYN_FF=3405,HLS_SYN_LUT=4621}" *)

module cnn_2d_conv_d8x8_k5x5 (
        ap_clk,
        ap_rst_n,
        inStream_TDATA,
        inStream_TVALID,
        inStream_TREADY,
        inStream_TKEEP,
        inStream_TSTRB,
        inStream_TUSER,
        inStream_TLAST,
        inStream_TID,
        inStream_TDEST,
        outStream_TDATA,
        outStream_TVALID,
        outStream_TREADY,
        outStream_TKEEP,
        outStream_TSTRB,
        outStream_TUSER,
        outStream_TLAST,
        outStream_TID,
        outStream_TDEST,
        s_axi_CTRL_AWVALID,
        s_axi_CTRL_AWREADY,
        s_axi_CTRL_AWADDR,
        s_axi_CTRL_WVALID,
        s_axi_CTRL_WREADY,
        s_axi_CTRL_WDATA,
        s_axi_CTRL_WSTRB,
        s_axi_CTRL_ARVALID,
        s_axi_CTRL_ARREADY,
        s_axi_CTRL_ARADDR,
        s_axi_CTRL_RVALID,
        s_axi_CTRL_RREADY,
        s_axi_CTRL_RDATA,
        s_axi_CTRL_RRESP,
        s_axi_CTRL_BVALID,
        s_axi_CTRL_BREADY,
        s_axi_CTRL_BRESP,
        interrupt
);

parameter    ap_ST_fsm_state1 = 9'b1;
parameter    ap_ST_fsm_pp0_stage0 = 9'b10;
parameter    ap_ST_fsm_state4 = 9'b100;
parameter    ap_ST_fsm_pp1_stage0 = 9'b1000;
parameter    ap_ST_fsm_state7 = 9'b10000;
parameter    ap_ST_fsm_pp2_stage0 = 9'b100000;
parameter    ap_ST_fsm_state11 = 9'b1000000;
parameter    ap_ST_fsm_pp3_stage0 = 9'b10000000;
parameter    ap_ST_fsm_state22 = 9'b100000000;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv2_0 = 2'b00;
parameter    ap_const_lv2_2 = 2'b10;
parameter    ap_const_lv2_3 = 2'b11;
parameter    ap_const_lv2_1 = 2'b1;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv32_3 = 32'b11;
parameter    ap_const_lv32_7 = 32'b111;
parameter    C_S_AXI_CTRL_DATA_WIDTH = 32;
parameter    ap_const_int64_8 = 8;
parameter    C_S_AXI_CTRL_ADDR_WIDTH = 8;
parameter    C_S_AXI_DATA_WIDTH = 32;
parameter    ap_const_lv32_5 = 32'b101;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv32_4 = 32'b100;
parameter    ap_const_lv32_6 = 32'b110;
parameter    ap_const_lv4_5 = 4'b101;
parameter    ap_const_lv5_0 = 5'b00000;
parameter    ap_const_lv3_2 = 3'b10;
parameter    ap_const_lv4_0 = 4'b0000;
parameter    ap_const_lv7_0 = 7'b0000000;
parameter    ap_const_lv32_13 = 32'b10011;
parameter    ap_const_lv4_F = 4'b1111;
parameter    ap_const_lv6_0 = 6'b000000;
parameter    ap_const_lv4_8 = 4'b1000;
parameter    ap_const_lv4_1 = 4'b1;
parameter    ap_const_lv5_10 = 5'b10000;
parameter    ap_const_lv5_1 = 5'b1;
parameter    ap_const_lv3_1 = 3'b1;
parameter    ap_const_lv3_3 = 3'b11;
parameter    ap_const_lv4_9 = 4'b1001;
parameter    ap_const_lv3_5 = 3'b101;
parameter    ap_const_lv7_40 = 7'b1000000;
parameter    ap_const_lv7_1 = 7'b1;
parameter    ap_const_lv3_0 = 3'b000;
parameter    ap_const_lv32_1F = 32'b11111;
parameter    ap_const_lv26_1 = 26'b1;
parameter    ap_const_lv32_10 = 32'b10000;
parameter    ap_const_lv32_8 = 32'b1000;

parameter C_S_AXI_CTRL_WSTRB_WIDTH = (C_S_AXI_CTRL_DATA_WIDTH / ap_const_int64_8);
parameter C_S_AXI_WSTRB_WIDTH = (C_S_AXI_DATA_WIDTH / ap_const_int64_8);

input   ap_clk;
input   ap_rst_n;
input  [31:0] inStream_TDATA;
input   inStream_TVALID;
output   inStream_TREADY;
input  [3:0] inStream_TKEEP;
input  [3:0] inStream_TSTRB;
input  [1:0] inStream_TUSER;
input  [0:0] inStream_TLAST;
input  [4:0] inStream_TID;
input  [5:0] inStream_TDEST;
output  [31:0] outStream_TDATA;
output   outStream_TVALID;
input   outStream_TREADY;
output  [3:0] outStream_TKEEP;
output  [3:0] outStream_TSTRB;
output  [1:0] outStream_TUSER;
output  [0:0] outStream_TLAST;
output  [4:0] outStream_TID;
output  [5:0] outStream_TDEST;
input   s_axi_CTRL_AWVALID;
output   s_axi_CTRL_AWREADY;
input  [C_S_AXI_CTRL_ADDR_WIDTH - 1 : 0] s_axi_CTRL_AWADDR;
input   s_axi_CTRL_WVALID;
output   s_axi_CTRL_WREADY;
input  [C_S_AXI_CTRL_DATA_WIDTH - 1 : 0] s_axi_CTRL_WDATA;
input  [C_S_AXI_CTRL_WSTRB_WIDTH - 1 : 0] s_axi_CTRL_WSTRB;
input   s_axi_CTRL_ARVALID;
output   s_axi_CTRL_ARREADY;
input  [C_S_AXI_CTRL_ADDR_WIDTH - 1 : 0] s_axi_CTRL_ARADDR;
output   s_axi_CTRL_RVALID;
input   s_axi_CTRL_RREADY;
output  [C_S_AXI_CTRL_DATA_WIDTH - 1 : 0] s_axi_CTRL_RDATA;
output  [1:0] s_axi_CTRL_RRESP;
output   s_axi_CTRL_BVALID;
input   s_axi_CTRL_BREADY;
output  [1:0] s_axi_CTRL_BRESP;
output   interrupt;

reg    ap_rst_n_inv;
wire    ap_start;
reg    ap_done;
reg    ap_idle;
(* fsm_encoding = "none" *) reg   [8:0] ap_CS_fsm;
wire   [0:0] ap_CS_fsm_state1;
reg    ap_ready;
reg   [31:0] inStream_V_data_V_0_data_out;
wire    inStream_V_data_V_0_vld_in;
wire    inStream_V_data_V_0_vld_out;
wire    inStream_V_data_V_0_ack_in;
reg    inStream_V_data_V_0_ack_out;
reg   [31:0] inStream_V_data_V_0_payload_A;
reg   [31:0] inStream_V_data_V_0_payload_B;
reg    inStream_V_data_V_0_sel_rd;
reg    inStream_V_data_V_0_sel_wr;
wire    inStream_V_data_V_0_sel;
wire    inStream_V_data_V_0_load_A;
wire    inStream_V_data_V_0_load_B;
reg   [1:0] inStream_V_data_V_0_state;
wire    inStream_V_data_V_0_state_cmp_full;
wire    inStream_V_dest_V_0_vld_in;
reg    inStream_V_dest_V_0_ack_out;
reg   [1:0] inStream_V_dest_V_0_state;
reg   [31:0] outStream_V_data_V_1_data_out;
reg    outStream_V_data_V_1_vld_in;
wire    outStream_V_data_V_1_vld_out;
wire    outStream_V_data_V_1_ack_in;
wire    outStream_V_data_V_1_ack_out;
reg   [31:0] outStream_V_data_V_1_payload_A;
reg   [31:0] outStream_V_data_V_1_payload_B;
reg    outStream_V_data_V_1_sel_rd;
reg    outStream_V_data_V_1_sel_wr;
wire    outStream_V_data_V_1_sel;
wire    outStream_V_data_V_1_load_A;
wire    outStream_V_data_V_1_load_B;
reg   [1:0] outStream_V_data_V_1_state;
wire    outStream_V_data_V_1_state_cmp_full;
wire   [3:0] outStream_V_keep_V_1_data_out;
reg    outStream_V_keep_V_1_vld_in;
wire    outStream_V_keep_V_1_vld_out;
wire    outStream_V_keep_V_1_ack_in;
wire    outStream_V_keep_V_1_ack_out;
reg    outStream_V_keep_V_1_sel_rd;
wire    outStream_V_keep_V_1_sel;
reg   [1:0] outStream_V_keep_V_1_state;
wire   [3:0] outStream_V_strb_V_1_data_out;
reg    outStream_V_strb_V_1_vld_in;
wire    outStream_V_strb_V_1_vld_out;
wire    outStream_V_strb_V_1_ack_in;
wire    outStream_V_strb_V_1_ack_out;
reg    outStream_V_strb_V_1_sel_rd;
wire    outStream_V_strb_V_1_sel;
reg   [1:0] outStream_V_strb_V_1_state;
wire   [1:0] outStream_V_user_V_1_data_out;
reg    outStream_V_user_V_1_vld_in;
wire    outStream_V_user_V_1_vld_out;
wire    outStream_V_user_V_1_ack_in;
wire    outStream_V_user_V_1_ack_out;
reg    outStream_V_user_V_1_sel_rd;
wire    outStream_V_user_V_1_sel;
reg   [1:0] outStream_V_user_V_1_state;
reg   [0:0] outStream_V_last_V_1_data_out;
reg    outStream_V_last_V_1_vld_in;
wire    outStream_V_last_V_1_vld_out;
wire    outStream_V_last_V_1_ack_in;
wire    outStream_V_last_V_1_ack_out;
reg   [0:0] outStream_V_last_V_1_payload_A;
reg   [0:0] outStream_V_last_V_1_payload_B;
reg    outStream_V_last_V_1_sel_rd;
reg    outStream_V_last_V_1_sel_wr;
wire    outStream_V_last_V_1_sel;
wire    outStream_V_last_V_1_load_A;
wire    outStream_V_last_V_1_load_B;
reg   [1:0] outStream_V_last_V_1_state;
wire    outStream_V_last_V_1_state_cmp_full;
wire   [4:0] outStream_V_id_V_1_data_out;
reg    outStream_V_id_V_1_vld_in;
wire    outStream_V_id_V_1_vld_out;
wire    outStream_V_id_V_1_ack_in;
wire    outStream_V_id_V_1_ack_out;
reg    outStream_V_id_V_1_sel_rd;
wire    outStream_V_id_V_1_sel;
reg   [1:0] outStream_V_id_V_1_state;
wire   [5:0] outStream_V_dest_V_1_data_out;
reg    outStream_V_dest_V_1_vld_in;
wire    outStream_V_dest_V_1_vld_out;
wire    outStream_V_dest_V_1_ack_in;
wire    outStream_V_dest_V_1_ack_out;
reg    outStream_V_dest_V_1_sel_rd;
wire    outStream_V_dest_V_1_sel;
reg   [1:0] outStream_V_dest_V_1_state;
wire   [31:0] ctrl;
wire  signed [31:0] kernelData_0;
wire  signed [31:0] kernelData_1;
wire  signed [31:0] kernelData_2;
wire  signed [31:0] kernelData_3;
wire  signed [31:0] kernelData_4;
wire  signed [31:0] kernelData_5;
wire  signed [31:0] kernelData_6;
wire  signed [31:0] kernelData_7;
wire  signed [31:0] kernelData_8;
wire  signed [31:0] kernelData_9;
wire  signed [31:0] kernelData_10;
wire  signed [31:0] kernelData_11;
wire  signed [31:0] kernelData_12;
wire  signed [31:0] kernelData_13;
wire  signed [31:0] kernelData_14;
wire  signed [31:0] kernelData_15;
wire  signed [31:0] kernelData_16;
wire  signed [31:0] kernelData_17;
wire  signed [31:0] kernelData_18;
wire  signed [31:0] kernelData_19;
wire  signed [31:0] kernelData_20;
wire  signed [31:0] kernelData_21;
wire  signed [31:0] kernelData_22;
wire  signed [31:0] kernelData_23;
wire  signed [31:0] kernelData_24;
reg    inStream_TDATA_blk_n;
wire   [0:0] ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
reg   [0:0] exitcond1_reg_2183;
wire   [0:0] ap_CS_fsm_pp1_stage0;
reg    ap_enable_reg_pp1_iter1;
reg   [0:0] exitcond_flatten_reg_2192;
wire   [0:0] ap_CS_fsm_pp3_stage0;
reg    ap_enable_reg_pp3_iter1;
reg   [0:0] exitcond_flatten1_reg_2483;
reg   [0:0] icmp_reg_2525;
reg    outStream_TDATA_blk_n;
reg    ap_enable_reg_pp3_iter8;
reg   [0:0] p_i_reg_2497;
reg   [0:0] ap_pipeline_reg_pp3_iter7_p_i_reg_2497;
reg    ap_enable_reg_pp3_iter9;
reg   [0:0] ap_pipeline_reg_pp3_iter8_p_i_reg_2497;
reg   [3:0] x_reg_585;
reg   [4:0] indvar_flatten_reg_597;
reg   [2:0] y_reg_608;
reg   [3:0] x1_reg_619;
reg   [3:0] indvar_flatten6_reg_630;
reg   [2:0] y3_reg_641;
reg   [31:0] window_4_4_32_reg_652;
reg   [31:0] window_4_4_1_reg_664;
reg   [31:0] window_4_4_10_reg_676;
reg   [31:0] window_4_4_15_reg_688;
reg   [31:0] window_4_4_17_reg_700;
reg   [31:0] window_2_4_1_reg_712;
reg   [31:0] window_4_4_24_reg_724;
reg   [31:0] window_4_4_30_reg_736;
reg   [2:0] x4_reg_748;
reg   [6:0] indvar_flatten1_reg_759;
reg   [3:0] y_assign_reg_770;
reg   [3:0] x_assign_reg_781;
reg  signed [31:0] window_4_2_reg_792;
reg    ap_condition_995;
reg  signed [31:0] window_4_1_reg_803;
reg  signed [31:0] window_3_3_1_reg_815;
reg  signed [31:0] window_3_2_reg_826;
reg  signed [31:0] window_3_1_reg_838;
reg  signed [31:0] window_2_3_reg_850;
reg  signed [31:0] window_2_2_reg_861;
reg  signed [31:0] window_2_1_reg_873;
wire   [0:0] exitcond1_fu_895_p2;
wire   [3:0] x_1_fu_901_p2;
reg   [3:0] x_1_reg_2187;
reg    ap_enable_reg_pp0_iter0;
wire   [0:0] exitcond_flatten_fu_912_p2;
wire   [4:0] indvar_flatten_next_fu_918_p2;
reg    ap_enable_reg_pp1_iter0;
wire   [3:0] x1_mid2_fu_930_p3;
reg   [3:0] x1_mid2_reg_2201;
wire   [0:0] cond_mid2_fu_956_p3;
reg   [0:0] cond_mid2_reg_2206;
wire   [2:0] y_mid2_fu_964_p3;
wire   [3:0] x_2_fu_972_p2;
wire   [0:0] exitcond_flatten8_fu_1013_p2;
reg   [0:0] exitcond_flatten8_reg_2226;
wire   [0:0] ap_CS_fsm_pp2_stage0;
reg   [0:0] ap_pipeline_reg_pp2_iter1_exitcond_flatten8_reg_2226;
wire   [3:0] indvar_flatten_next7_fu_1019_p2;
reg    ap_enable_reg_pp2_iter0;
wire   [2:0] x4_mid2_fu_1031_p3;
reg   [2:0] x4_mid2_reg_2235;
wire   [0:0] sel_tmp_mid2_fu_1051_p3;
reg   [0:0] sel_tmp_mid2_reg_2243;
reg   [0:0] ap_pipeline_reg_pp2_iter1_sel_tmp_mid2_reg_2243;
wire   [0:0] sel_tmp2_mid2_fu_1065_p3;
reg   [0:0] sel_tmp2_mid2_reg_2251;
reg   [0:0] ap_pipeline_reg_pp2_iter1_sel_tmp2_mid2_reg_2251;
wire   [0:0] sel_tmp18_mid2_fu_1091_p3;
reg   [0:0] sel_tmp18_mid2_reg_2259;
reg   [0:0] ap_pipeline_reg_pp2_iter1_sel_tmp18_mid2_reg_2259;
wire   [2:0] y3_mid2_fu_1099_p3;
wire   [2:0] x_3_fu_1120_p2;
wire   [31:0] window_4_2_2_fu_1133_p3;
reg   [31:0] window_4_2_2_reg_2290;
wire   [0:0] tmp1_fu_1150_p2;
reg   [0:0] tmp1_reg_2303;
wire   [0:0] sel_tmp6_fu_1156_p2;
reg   [0:0] sel_tmp6_reg_2309;
wire   [0:0] sel_tmp14_fu_1161_p2;
reg   [0:0] sel_tmp14_reg_2316;
wire   [31:0] window_4_4_14_fu_1284_p3;
reg    ap_enable_reg_pp2_iter2;
wire   [31:0] window_4_4_16_fu_1292_p3;
wire   [31:0] window_4_4_23_fu_1338_p3;
wire   [31:0] window_4_4_29_fu_1377_p3;
wire   [31:0] window_4_4_34_fu_1392_p3;
wire   [31:0] window_4_4_42_fu_1455_p3;
wire   [31:0] window_4_4_49_fu_1510_p3;
wire   [31:0] window_4_4_52_fu_1533_p3;
wire   [0:0] exitcond_flatten1_fu_1561_p2;
reg   [0:0] ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483;
wire   [6:0] indvar_flatten_next1_fu_1567_p2;
reg    ap_enable_reg_pp3_iter0;
wire   [3:0] y_assign_mid2_fu_1653_p3;
wire   [0:0] p_i_fu_1703_p2;
reg   [0:0] ap_pipeline_reg_pp3_iter1_p_i_reg_2497;
reg   [0:0] ap_pipeline_reg_pp3_iter2_p_i_reg_2497;
reg   [0:0] ap_pipeline_reg_pp3_iter3_p_i_reg_2497;
reg   [0:0] ap_pipeline_reg_pp3_iter4_p_i_reg_2497;
reg   [0:0] ap_pipeline_reg_pp3_iter5_p_i_reg_2497;
reg   [0:0] ap_pipeline_reg_pp3_iter6_p_i_reg_2497;
reg   [2:0] lineBuffer_0_addr_reg_2501;
reg   [2:0] lineBuffer_1_addr_2_reg_2507;
reg   [2:0] lineBuffer_2_addr_2_reg_2513;
reg   [2:0] lineBuffer_3_addr_2_reg_2519;
reg   [2:0] ap_pipeline_reg_pp3_iter1_lineBuffer_3_addr_2_reg_2519;
wire   [0:0] icmp_fu_1722_p2;
wire   [3:0] x_4_fu_1739_p2;
reg  signed [31:0] window_4_3_2_reg_2604;
wire   [31:0] lineBuffer_2_q0;
reg   [31:0] windowRightCol_2_reg_2745;
wire   [31:0] lineBuffer_3_q0;
reg   [31:0] windowRightCol_3_reg_2750;
wire   [31:0] grp_fu_1878_p2;
reg   [31:0] tmp_9_0_1_i_reg_2755;
wire   [31:0] grp_fu_1890_p2;
reg   [31:0] tmp_9_0_3_i_reg_2760;
wire   [31:0] grp_fu_1896_p2;
reg   [31:0] tmp_9_0_4_i_reg_2765;
wire   [31:0] grp_fu_1902_p2;
reg   [31:0] tmp_9_1_i_reg_2770;
wire   [31:0] grp_fu_1908_p2;
reg   [31:0] tmp_9_1_1_i_reg_2775;
wire   [31:0] grp_fu_1926_p2;
reg   [31:0] tmp_9_1_4_i_reg_2780;
wire   [31:0] grp_fu_1932_p2;
reg   [31:0] tmp_9_2_i_reg_2785;
wire   [31:0] grp_fu_1938_p2;
reg   [31:0] tmp_9_2_1_i_reg_2790;
wire   [31:0] grp_fu_1944_p2;
reg   [31:0] tmp_9_2_2_i_reg_2795;
wire   [31:0] grp_fu_1950_p2;
reg   [31:0] tmp_9_2_3_i_reg_2800;
wire   [31:0] grp_fu_1956_p2;
reg   [31:0] tmp_9_2_4_i_reg_2805;
wire   [31:0] grp_fu_1962_p2;
reg   [31:0] tmp_9_3_i_reg_2810;
wire   [31:0] grp_fu_1968_p2;
reg   [31:0] tmp_9_3_1_i_reg_2815;
wire   [31:0] grp_fu_1974_p2;
reg   [31:0] tmp_9_3_2_i_reg_2820;
wire   [31:0] grp_fu_1980_p2;
reg   [31:0] tmp_9_3_3_i_reg_2825;
wire   [31:0] grp_fu_1998_p2;
reg   [31:0] tmp_9_4_1_i_reg_2830;
wire   [31:0] grp_fu_2004_p2;
reg   [31:0] tmp_9_4_2_i_reg_2835;
wire   [31:0] tmp5_fu_2041_p2;
reg   [31:0] tmp5_reg_2840;
wire   [31:0] tmp2_fu_2047_p2;
reg   [31:0] tmp2_reg_2845;
wire   [31:0] tmp20_fu_2053_p2;
reg   [31:0] tmp20_reg_2850;
wire   [31:0] tmp23_fu_2059_p2;
reg   [31:0] tmp23_reg_2855;
wire   [31:0] tmp9_fu_2078_p2;
reg   [31:0] tmp9_reg_2860;
wire   [31:0] tmp13_fu_2097_p2;
reg   [31:0] tmp13_reg_2865;
wire   [31:0] tmp26_fu_2146_p2;
reg   [31:0] tmp26_reg_2870;
wire   [31:0] tmp_data_V_2_fu_2165_p2;
wire   [0:0] tmp_last_V_fu_2171_p2;
wire   [0:0] ap_CS_fsm_state4;
wire   [0:0] ap_CS_fsm_state7;
reg    ap_enable_reg_pp2_iter1;
wire   [0:0] ap_CS_fsm_state11;
reg    ap_enable_reg_pp3_iter2;
reg    ap_enable_reg_pp3_iter3;
reg    ap_enable_reg_pp3_iter4;
reg    ap_enable_reg_pp3_iter5;
reg    ap_enable_reg_pp3_iter6;
reg    ap_enable_reg_pp3_iter7;
wire   [2:0] lineBuffer_0_address0;
reg    lineBuffer_0_ce0;
wire   [31:0] lineBuffer_0_q0;
reg    lineBuffer_0_ce1;
reg    lineBuffer_0_we1;
reg   [2:0] lineBuffer_1_address0;
reg    lineBuffer_1_ce0;
reg    lineBuffer_1_we0;
wire   [31:0] lineBuffer_1_q0;
reg    lineBuffer_1_ce1;
reg    lineBuffer_1_we1;
reg   [2:0] lineBuffer_2_address0;
reg    lineBuffer_2_ce0;
reg    lineBuffer_2_we0;
reg    lineBuffer_2_ce1;
reg    lineBuffer_2_we1;
reg   [2:0] lineBuffer_3_address0;
reg    lineBuffer_3_ce0;
reg    lineBuffer_3_we0;
reg    lineBuffer_3_ce1;
reg    lineBuffer_3_we1;
reg   [3:0] x_phi_fu_589_p4;
reg  signed [31:0] window_4_2_phi_fu_795_p4;
reg  signed [31:0] window_4_1_phi_fu_806_p4;
reg  signed [31:0] window_3_3_1_phi_fu_818_p4;
reg  signed [31:0] window_3_2_phi_fu_829_p4;
reg  signed [31:0] window_3_1_phi_fu_841_p4;
reg  signed [31:0] window_2_3_phi_fu_853_p4;
reg  signed [31:0] window_2_2_phi_fu_864_p4;
reg  signed [31:0] window_2_1_phi_fu_876_p4;
wire   [31:0] x_cast_fu_907_p1;
wire   [31:0] x1_cast_fu_978_p1;
wire   [31:0] tmp_cast_fu_1113_p1;
wire   [31:0] x_assign_cast_fu_1661_p1;
reg   [31:0] window_4_4_fu_206;
wire   [31:0] window_4_4_9_fu_1253_p3;
reg  signed [31:0] window_0_0_read_as_fu_210;
reg  signed [31:0] window_0_0_fu_214;
reg  signed [31:0] window_0_1_fu_218;
reg  signed [31:0] window_0_2_fu_222;
reg  signed [31:0] window_0_3_fu_226;
reg  signed [31:0] window_1_0_read_as_fu_230;
reg  signed [31:0] window_1_0_fu_234;
reg  signed [31:0] window_1_1_fu_238;
reg  signed [31:0] window_1_2_fu_242;
reg  signed [31:0] window_1_3_fu_246;
reg  signed [31:0] window_2_0_read_as_fu_250;
reg  signed [31:0] window_2_0_fu_254;
reg  signed [31:0] window_3_0_read_as_fu_258;
reg  signed [31:0] window_3_0_fu_262;
reg  signed [31:0] window_4_0_read_as_fu_266;
reg  signed [31:0] window_4_0_fu_270;
reg   [31:0] window_4_3_fu_274;
reg   [31:0] writeCount_1_fu_278;
wire   [31:0] writeCount_fu_2155_p2;
reg   [31:0] readCount_1_fu_282;
wire   [31:0] readCount_fu_1728_p2;
wire   [0:0] exitcond_fu_924_p2;
wire   [2:0] y_s_fu_938_p2;
wire   [0:0] cond_mid1_fu_944_p2;
wire   [0:0] cond_fu_950_p2;
wire   [0:0] sel_tmp4_fu_995_p2;
wire   [0:0] sel_tmp5_fu_1001_p2;
wire   [0:0] exitcond2_fu_1025_p2;
wire   [2:0] y_1_fu_1039_p2;
wire   [0:0] sel_tmp_mid1_fu_1045_p2;
wire   [0:0] sel_tmp_fu_983_p2;
wire   [0:0] sel_tmp2_mid1_fu_1059_p2;
wire   [0:0] sel_tmp2_fu_989_p2;
wire   [0:0] sel_tmp16_mid1_fu_1073_p2;
wire   [0:0] sel_tmp17_mid1_fu_1079_p2;
wire   [0:0] sel_tmp18_mid1_fu_1085_p2;
wire   [0:0] sel_tmp10_fu_1007_p2;
wire   [2:0] tmp_s_fu_1107_p2;
wire   [31:0] sel_tmp1_fu_1126_p3;
wire   [0:0] sel_tmp7_fu_1140_p2;
wire   [0:0] sel_tmp9_fu_1145_p2;
wire   [0:0] sel_tmp3_fu_1166_p2;
wire   [0:0] sel_tmp8_fu_1177_p2;
wire   [31:0] window_4_4_2_fu_1170_p3;
wire   [0:0] sel_tmp11_fu_1189_p2;
wire   [31:0] window_4_4_3_fu_1181_p3;
wire   [0:0] sel_tmp12_fu_1201_p2;
wire   [31:0] window_4_4_4_fu_1193_p3;
wire   [0:0] sel_tmp13_fu_1213_p2;
wire   [31:0] window_4_4_5_fu_1205_p3;
wire   [0:0] sel_tmp15_fu_1225_p2;
wire   [31:0] window_4_4_6_fu_1217_p3;
wire   [0:0] sel_tmp16_fu_1237_p2;
wire   [31:0] window_4_4_7_fu_1229_p3;
wire   [0:0] sel_tmp17_fu_1249_p2;
wire   [31:0] window_4_4_8_fu_1241_p3;
wire   [31:0] window_4_4_11_fu_1261_p3;
wire   [31:0] window_4_4_12_fu_1268_p3;
wire   [31:0] window_4_4_13_fu_1276_p3;
wire   [31:0] window_4_4_18_fu_1299_p3;
wire   [31:0] window_4_4_19_fu_1306_p3;
wire   [31:0] window_4_4_20_fu_1314_p3;
wire   [31:0] window_4_4_21_fu_1322_p3;
wire   [31:0] window_4_4_22_fu_1330_p3;
wire   [31:0] window_4_4_25_fu_1346_p3;
wire   [31:0] window_4_4_26_fu_1353_p3;
wire   [31:0] window_4_4_27_fu_1361_p3;
wire   [31:0] window_4_4_28_fu_1369_p3;
wire   [31:0] window_4_4_33_fu_1385_p3;
wire   [31:0] window_4_4_35_fu_1400_p3;
wire   [31:0] window_4_4_36_fu_1407_p3;
wire   [31:0] window_4_4_37_fu_1415_p3;
wire   [31:0] window_4_4_38_fu_1423_p3;
wire   [31:0] window_4_4_39_fu_1431_p3;
wire   [31:0] window_4_4_40_fu_1439_p3;
wire   [31:0] window_4_4_41_fu_1447_p3;
wire   [31:0] window_4_4_43_fu_1463_p3;
wire   [31:0] window_4_4_44_fu_1470_p3;
wire   [31:0] window_4_4_45_fu_1478_p3;
wire   [31:0] window_4_4_46_fu_1486_p3;
wire   [31:0] window_4_4_47_fu_1494_p3;
wire   [31:0] window_4_4_48_fu_1502_p3;
wire   [31:0] window_4_4_50_fu_1518_p3;
wire   [31:0] window_4_4_51_fu_1525_p3;
wire   [0:0] exitcond3_fu_1573_p2;
wire   [3:0] y_2_fu_1587_p2;
wire   [2:0] tmp_1_fu_1593_p4;
wire   [2:0] tmp_3_fu_1609_p4;
wire   [0:0] icmp1_fu_1603_p2;
wire   [0:0] icmp2_fu_1619_p2;
wire   [0:0] tmp_2_i_mid1_fu_1633_p2;
wire   [0:0] tmp_2_i_fu_1639_p2;
wire   [3:0] x_assign_mid2_fu_1579_p3;
wire   [2:0] tmp_4_fu_1669_p4;
wire   [0:0] icmp3_fu_1679_p2;
wire   [0:0] tmp_i_mid2_fu_1625_p3;
wire   [0:0] tmp_1_i_fu_1685_p2;
wire   [0:0] tmp_2_i_mid2_fu_1645_p3;
wire   [0:0] tmp4_fu_1697_p2;
wire   [0:0] tmp3_fu_1691_p2;
wire   [25:0] tmp_27_fu_1712_p4;
wire   [31:0] grp_fu_1872_p2;
wire   [31:0] grp_fu_1884_p2;
wire   [31:0] grp_fu_1914_p2;
wire   [31:0] grp_fu_1920_p2;
wire   [31:0] grp_fu_1986_p2;
wire   [31:0] grp_fu_1992_p2;
wire   [31:0] grp_fu_2010_p2;
wire   [31:0] grp_fu_2016_p2;
wire   [31:0] tmp7_fu_2069_p2;
wire   [31:0] tmp8_fu_2073_p2;
wire   [31:0] tmp6_fu_2065_p2;
wire   [31:0] tmp11_fu_2088_p2;
wire   [31:0] tmp12_fu_2092_p2;
wire   [31:0] tmp10_fu_2084_p2;
wire   [31:0] tmp15_fu_2103_p2;
wire   [31:0] tmp17_fu_2112_p2;
wire   [31:0] tmp18_fu_2116_p2;
wire   [31:0] tmp16_fu_2107_p2;
wire   [31:0] tmp22_fu_2131_p2;
wire   [31:0] tmp24_fu_2135_p2;
wire   [31:0] tmp21_fu_2127_p2;
wire   [31:0] tmp25_fu_2140_p2;
wire   [31:0] tmp19_fu_2121_p2;
wire   [31:0] tmp14_fu_2161_p2;
reg    grp_fu_1872_ce;
reg    grp_fu_1878_ce;
reg    grp_fu_1884_ce;
reg    grp_fu_1890_ce;
reg    grp_fu_1896_ce;
reg    grp_fu_1902_ce;
reg    grp_fu_1908_ce;
reg    grp_fu_1914_ce;
reg    grp_fu_1920_ce;
reg    grp_fu_1926_ce;
reg    grp_fu_1932_ce;
reg    grp_fu_1938_ce;
reg    grp_fu_1944_ce;
reg    grp_fu_1950_ce;
reg    grp_fu_1956_ce;
reg    grp_fu_1962_ce;
reg    grp_fu_1968_ce;
reg    grp_fu_1974_ce;
reg    grp_fu_1980_ce;
reg    grp_fu_1986_ce;
reg    grp_fu_1992_ce;
reg    grp_fu_1998_ce;
reg    grp_fu_2004_ce;
reg    grp_fu_2010_ce;
reg    grp_fu_2016_ce;
wire   [0:0] ap_CS_fsm_state22;
reg    ap_condition_2592;
reg   [8:0] ap_NS_fsm;
reg    ap_condition_1006;

// power-on initialization
initial begin
#0 ap_CS_fsm = 9'b1;
#0 inStream_V_data_V_0_sel_rd = 1'b0;
#0 inStream_V_data_V_0_sel_wr = 1'b0;
#0 inStream_V_data_V_0_state = 2'b00;
#0 inStream_V_dest_V_0_state = 2'b00;
#0 outStream_V_data_V_1_sel_rd = 1'b0;
#0 outStream_V_data_V_1_sel_wr = 1'b0;
#0 outStream_V_data_V_1_state = 2'b00;
#0 outStream_V_keep_V_1_sel_rd = 1'b0;
#0 outStream_V_keep_V_1_state = 2'b00;
#0 outStream_V_strb_V_1_sel_rd = 1'b0;
#0 outStream_V_strb_V_1_state = 2'b00;
#0 outStream_V_user_V_1_sel_rd = 1'b0;
#0 outStream_V_user_V_1_state = 2'b00;
#0 outStream_V_last_V_1_sel_rd = 1'b0;
#0 outStream_V_last_V_1_sel_wr = 1'b0;
#0 outStream_V_last_V_1_state = 2'b00;
#0 outStream_V_id_V_1_sel_rd = 1'b0;
#0 outStream_V_id_V_1_state = 2'b00;
#0 outStream_V_dest_V_1_sel_rd = 1'b0;
#0 outStream_V_dest_V_1_state = 2'b00;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp1_iter1 = 1'b0;
#0 ap_enable_reg_pp3_iter1 = 1'b0;
#0 ap_enable_reg_pp3_iter8 = 1'b0;
#0 ap_enable_reg_pp3_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp1_iter0 = 1'b0;
#0 ap_enable_reg_pp2_iter0 = 1'b0;
#0 ap_enable_reg_pp2_iter2 = 1'b0;
#0 ap_enable_reg_pp3_iter0 = 1'b0;
#0 ap_enable_reg_pp2_iter1 = 1'b0;
#0 ap_enable_reg_pp3_iter2 = 1'b0;
#0 ap_enable_reg_pp3_iter3 = 1'b0;
#0 ap_enable_reg_pp3_iter4 = 1'b0;
#0 ap_enable_reg_pp3_iter5 = 1'b0;
#0 ap_enable_reg_pp3_iter6 = 1'b0;
#0 ap_enable_reg_pp3_iter7 = 1'b0;
end

cnn_2d_conv_d8x8_k5x5_CTRL_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CTRL_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CTRL_DATA_WIDTH ))
cnn_2d_conv_d8x8_k5x5_CTRL_s_axi_U(
    .AWVALID(s_axi_CTRL_AWVALID),
    .AWREADY(s_axi_CTRL_AWREADY),
    .AWADDR(s_axi_CTRL_AWADDR),
    .WVALID(s_axi_CTRL_WVALID),
    .WREADY(s_axi_CTRL_WREADY),
    .WDATA(s_axi_CTRL_WDATA),
    .WSTRB(s_axi_CTRL_WSTRB),
    .ARVALID(s_axi_CTRL_ARVALID),
    .ARREADY(s_axi_CTRL_ARREADY),
    .ARADDR(s_axi_CTRL_ARADDR),
    .RVALID(s_axi_CTRL_RVALID),
    .RREADY(s_axi_CTRL_RREADY),
    .RDATA(s_axi_CTRL_RDATA),
    .RRESP(s_axi_CTRL_RRESP),
    .BVALID(s_axi_CTRL_BVALID),
    .BREADY(s_axi_CTRL_BREADY),
    .BRESP(s_axi_CTRL_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_idle(ap_idle),
    .ctrl(ctrl),
    .kernelData_0(kernelData_0),
    .kernelData_1(kernelData_1),
    .kernelData_2(kernelData_2),
    .kernelData_3(kernelData_3),
    .kernelData_4(kernelData_4),
    .kernelData_5(kernelData_5),
    .kernelData_6(kernelData_6),
    .kernelData_7(kernelData_7),
    .kernelData_8(kernelData_8),
    .kernelData_9(kernelData_9),
    .kernelData_10(kernelData_10),
    .kernelData_11(kernelData_11),
    .kernelData_12(kernelData_12),
    .kernelData_13(kernelData_13),
    .kernelData_14(kernelData_14),
    .kernelData_15(kernelData_15),
    .kernelData_16(kernelData_16),
    .kernelData_17(kernelData_17),
    .kernelData_18(kernelData_18),
    .kernelData_19(kernelData_19),
    .kernelData_20(kernelData_20),
    .kernelData_21(kernelData_21),
    .kernelData_22(kernelData_22),
    .kernelData_23(kernelData_23),
    .kernelData_24(kernelData_24)
);

cnn_2d_conv_d8x8_bkb #(
    .DataWidth( 32 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
lineBuffer_0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(lineBuffer_0_address0),
    .ce0(lineBuffer_0_ce0),
    .q0(lineBuffer_0_q0),
    .address1(lineBuffer_0_addr_reg_2501),
    .ce1(lineBuffer_0_ce1),
    .we1(lineBuffer_0_we1),
    .d1(lineBuffer_1_q0)
);

cnn_2d_conv_d8x8_cud #(
    .DataWidth( 32 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
lineBuffer_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(lineBuffer_1_address0),
    .ce0(lineBuffer_1_ce0),
    .we0(lineBuffer_1_we0),
    .d0(inStream_V_data_V_0_data_out),
    .q0(lineBuffer_1_q0),
    .address1(lineBuffer_1_addr_2_reg_2507),
    .ce1(lineBuffer_1_ce1),
    .we1(lineBuffer_1_we1),
    .d1(lineBuffer_2_q0)
);

cnn_2d_conv_d8x8_cud #(
    .DataWidth( 32 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
lineBuffer_2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(lineBuffer_2_address0),
    .ce0(lineBuffer_2_ce0),
    .we0(lineBuffer_2_we0),
    .d0(inStream_V_data_V_0_data_out),
    .q0(lineBuffer_2_q0),
    .address1(lineBuffer_2_addr_2_reg_2513),
    .ce1(lineBuffer_2_ce1),
    .we1(lineBuffer_2_we1),
    .d1(lineBuffer_3_q0)
);

cnn_2d_conv_d8x8_cud #(
    .DataWidth( 32 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
lineBuffer_3_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(lineBuffer_3_address0),
    .ce0(lineBuffer_3_ce0),
    .we0(lineBuffer_3_we0),
    .d0(inStream_V_data_V_0_data_out),
    .q0(lineBuffer_3_q0),
    .address1(ap_pipeline_reg_pp3_iter1_lineBuffer_3_addr_2_reg_2519),
    .ce1(lineBuffer_3_ce1),
    .we1(lineBuffer_3_we1),
    .d1(window_4_3_fu_274)
);

cnn_2d_conv_d8x8_fYi #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
cnn_2d_conv_d8x8_fYi_U0(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(kernelData_0),
    .din1(window_0_0_read_as_fu_210),
    .ce(grp_fu_1872_ce),
    .dout(grp_fu_1872_p2)
);

cnn_2d_conv_d8x8_fYi #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
cnn_2d_conv_d8x8_fYi_U1(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(kernelData_1),
    .din1(window_0_0_fu_214),
    .ce(grp_fu_1878_ce),
    .dout(grp_fu_1878_p2)
);

cnn_2d_conv_d8x8_fYi #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
cnn_2d_conv_d8x8_fYi_U2(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(kernelData_2),
    .din1(window_0_1_fu_218),
    .ce(grp_fu_1884_ce),
    .dout(grp_fu_1884_p2)
);

cnn_2d_conv_d8x8_fYi #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
cnn_2d_conv_d8x8_fYi_U3(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(kernelData_3),
    .din1(window_0_2_fu_222),
    .ce(grp_fu_1890_ce),
    .dout(grp_fu_1890_p2)
);

cnn_2d_conv_d8x8_fYi #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
cnn_2d_conv_d8x8_fYi_U4(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(kernelData_4),
    .din1(window_0_3_fu_226),
    .ce(grp_fu_1896_ce),
    .dout(grp_fu_1896_p2)
);

cnn_2d_conv_d8x8_fYi #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
cnn_2d_conv_d8x8_fYi_U5(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(kernelData_5),
    .din1(window_1_0_read_as_fu_230),
    .ce(grp_fu_1902_ce),
    .dout(grp_fu_1902_p2)
);

cnn_2d_conv_d8x8_fYi #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
cnn_2d_conv_d8x8_fYi_U6(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(kernelData_6),
    .din1(window_1_0_fu_234),
    .ce(grp_fu_1908_ce),
    .dout(grp_fu_1908_p2)
);

cnn_2d_conv_d8x8_fYi #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
cnn_2d_conv_d8x8_fYi_U7(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(kernelData_7),
    .din1(window_1_1_fu_238),
    .ce(grp_fu_1914_ce),
    .dout(grp_fu_1914_p2)
);

cnn_2d_conv_d8x8_fYi #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
cnn_2d_conv_d8x8_fYi_U8(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(kernelData_8),
    .din1(window_1_2_fu_242),
    .ce(grp_fu_1920_ce),
    .dout(grp_fu_1920_p2)
);

cnn_2d_conv_d8x8_fYi #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
cnn_2d_conv_d8x8_fYi_U9(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(kernelData_9),
    .din1(window_1_3_fu_246),
    .ce(grp_fu_1926_ce),
    .dout(grp_fu_1926_p2)
);

cnn_2d_conv_d8x8_fYi #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
cnn_2d_conv_d8x8_fYi_U10(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(kernelData_10),
    .din1(window_2_0_read_as_fu_250),
    .ce(grp_fu_1932_ce),
    .dout(grp_fu_1932_p2)
);

cnn_2d_conv_d8x8_fYi #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
cnn_2d_conv_d8x8_fYi_U11(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(kernelData_11),
    .din1(window_2_0_fu_254),
    .ce(grp_fu_1938_ce),
    .dout(grp_fu_1938_p2)
);

cnn_2d_conv_d8x8_fYi #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
cnn_2d_conv_d8x8_fYi_U12(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(kernelData_12),
    .din1(window_2_1_phi_fu_876_p4),
    .ce(grp_fu_1944_ce),
    .dout(grp_fu_1944_p2)
);

cnn_2d_conv_d8x8_fYi #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
cnn_2d_conv_d8x8_fYi_U13(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(kernelData_13),
    .din1(window_2_2_phi_fu_864_p4),
    .ce(grp_fu_1950_ce),
    .dout(grp_fu_1950_p2)
);

cnn_2d_conv_d8x8_fYi #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
cnn_2d_conv_d8x8_fYi_U14(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(kernelData_14),
    .din1(window_2_3_phi_fu_853_p4),
    .ce(grp_fu_1956_ce),
    .dout(grp_fu_1956_p2)
);

cnn_2d_conv_d8x8_fYi #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
cnn_2d_conv_d8x8_fYi_U15(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(kernelData_15),
    .din1(window_3_0_read_as_fu_258),
    .ce(grp_fu_1962_ce),
    .dout(grp_fu_1962_p2)
);

cnn_2d_conv_d8x8_fYi #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
cnn_2d_conv_d8x8_fYi_U16(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(kernelData_16),
    .din1(window_3_0_fu_262),
    .ce(grp_fu_1968_ce),
    .dout(grp_fu_1968_p2)
);

cnn_2d_conv_d8x8_fYi #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
cnn_2d_conv_d8x8_fYi_U17(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(kernelData_17),
    .din1(window_3_1_phi_fu_841_p4),
    .ce(grp_fu_1974_ce),
    .dout(grp_fu_1974_p2)
);

cnn_2d_conv_d8x8_fYi #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
cnn_2d_conv_d8x8_fYi_U18(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(kernelData_18),
    .din1(window_3_2_phi_fu_829_p4),
    .ce(grp_fu_1980_ce),
    .dout(grp_fu_1980_p2)
);

cnn_2d_conv_d8x8_fYi #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
cnn_2d_conv_d8x8_fYi_U19(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(kernelData_19),
    .din1(window_3_3_1_phi_fu_818_p4),
    .ce(grp_fu_1986_ce),
    .dout(grp_fu_1986_p2)
);

cnn_2d_conv_d8x8_fYi #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
cnn_2d_conv_d8x8_fYi_U20(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(kernelData_20),
    .din1(window_4_0_read_as_fu_266),
    .ce(grp_fu_1992_ce),
    .dout(grp_fu_1992_p2)
);

cnn_2d_conv_d8x8_fYi #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
cnn_2d_conv_d8x8_fYi_U21(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(kernelData_21),
    .din1(window_4_0_fu_270),
    .ce(grp_fu_1998_ce),
    .dout(grp_fu_1998_p2)
);

cnn_2d_conv_d8x8_fYi #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
cnn_2d_conv_d8x8_fYi_U22(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(kernelData_22),
    .din1(window_4_1_phi_fu_806_p4),
    .ce(grp_fu_2004_ce),
    .dout(grp_fu_2004_p2)
);

cnn_2d_conv_d8x8_fYi #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
cnn_2d_conv_d8x8_fYi_U23(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(kernelData_23),
    .din1(window_4_2_phi_fu_795_p4),
    .ce(grp_fu_2010_ce),
    .dout(grp_fu_2010_p2)
);

cnn_2d_conv_d8x8_fYi #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
cnn_2d_conv_d8x8_fYi_U24(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(kernelData_24),
    .din1(window_4_3_fu_274),
    .ce(grp_fu_2016_ce),
    .dout(grp_fu_2016_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & ~((1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == exitcond1_reg_2183) & (inStream_V_data_V_0_vld_out == 1'b0)) & ~(1'b0 == exitcond1_fu_895_p2))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & ~((1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == exitcond1_reg_2183) & (inStream_V_data_V_0_vld_out == 1'b0)) & (1'b0 == exitcond1_fu_895_p2))) begin
            ap_enable_reg_pp0_iter1 <= 1'b1;
        end else if ((((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & ~((1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == exitcond1_reg_2183) & (inStream_V_data_V_0_vld_out == 1'b0)) & ~(1'b0 == exitcond1_fu_895_p2)))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp1_stage0) & ~((1'b1 == ap_enable_reg_pp1_iter1) & (1'b0 == exitcond_flatten_reg_2192) & (inStream_V_data_V_0_vld_out == 1'b0)) & ~(1'b0 == exitcond_flatten_fu_912_p2))) begin
            ap_enable_reg_pp1_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state4)) begin
            ap_enable_reg_pp1_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp1_stage0) & ~((1'b1 == ap_enable_reg_pp1_iter1) & (1'b0 == exitcond_flatten_reg_2192) & (inStream_V_data_V_0_vld_out == 1'b0)) & (1'b0 == exitcond_flatten_fu_912_p2))) begin
            ap_enable_reg_pp1_iter1 <= 1'b1;
        end else if (((1'b1 == ap_CS_fsm_state4) | ((1'b1 == ap_CS_fsm_pp1_stage0) & ~((1'b1 == ap_enable_reg_pp1_iter1) & (1'b0 == exitcond_flatten_reg_2192) & (inStream_V_data_V_0_vld_out == 1'b0)) & ~(1'b0 == exitcond_flatten_fu_912_p2)))) begin
            ap_enable_reg_pp1_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp2_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp2_stage0) & ~(1'b0 == exitcond_flatten8_fu_1013_p2))) begin
            ap_enable_reg_pp2_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state7)) begin
            ap_enable_reg_pp2_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp2_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == exitcond_flatten8_fu_1013_p2))) begin
            ap_enable_reg_pp2_iter1 <= 1'b1;
        end else if (((1'b1 == ap_CS_fsm_state7) | ((1'b1 == ap_CS_fsm_pp2_stage0) & ~(1'b0 == exitcond_flatten8_fu_1013_p2)))) begin
            ap_enable_reg_pp2_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp2_iter2 <= 1'b0;
    end else begin
        ap_enable_reg_pp2_iter2 <= ap_enable_reg_pp2_iter1;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp3_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp3_stage0) & ~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_995 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter8) & (1'b0 == ap_pipeline_reg_pp3_iter7_p_i_reg_2497) & (1'b0 == outStream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter9) & (1'b0 == ap_pipeline_reg_pp3_iter8_p_i_reg_2497) & (1'b0 == outStream_V_data_V_1_ack_in))) & ~(1'b0 == exitcond_flatten1_fu_1561_p2))) begin
            ap_enable_reg_pp3_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state11)) begin
            ap_enable_reg_pp3_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp3_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp3_stage0) & ~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_995 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter8) & (1'b0 == ap_pipeline_reg_pp3_iter7_p_i_reg_2497) & (1'b0 == outStream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter9) & (1'b0 == ap_pipeline_reg_pp3_iter8_p_i_reg_2497) & (1'b0 == outStream_V_data_V_1_ack_in))))) begin
            ap_enable_reg_pp3_iter1 <= ap_enable_reg_pp3_iter0;
        end else if ((1'b1 == ap_CS_fsm_state11)) begin
            ap_enable_reg_pp3_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp3_iter2 <= 1'b0;
    end else begin
        if ((ap_condition_1006 == 1'b1)) begin
            if (~(1'b1 == ap_enable_reg_pp3_iter0)) begin
                ap_enable_reg_pp3_iter2 <= 1'b0;
            end else if ((1'b1 == ap_enable_reg_pp3_iter0)) begin
                ap_enable_reg_pp3_iter2 <= ap_enable_reg_pp3_iter1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp3_iter3 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_995 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter8) & (1'b0 == ap_pipeline_reg_pp3_iter7_p_i_reg_2497) & (1'b0 == outStream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter9) & (1'b0 == ap_pipeline_reg_pp3_iter8_p_i_reg_2497) & (1'b0 == outStream_V_data_V_1_ack_in)))) begin
            ap_enable_reg_pp3_iter3 <= ap_enable_reg_pp3_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp3_iter4 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_995 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter8) & (1'b0 == ap_pipeline_reg_pp3_iter7_p_i_reg_2497) & (1'b0 == outStream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter9) & (1'b0 == ap_pipeline_reg_pp3_iter8_p_i_reg_2497) & (1'b0 == outStream_V_data_V_1_ack_in)))) begin
            ap_enable_reg_pp3_iter4 <= ap_enable_reg_pp3_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp3_iter5 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_995 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter8) & (1'b0 == ap_pipeline_reg_pp3_iter7_p_i_reg_2497) & (1'b0 == outStream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter9) & (1'b0 == ap_pipeline_reg_pp3_iter8_p_i_reg_2497) & (1'b0 == outStream_V_data_V_1_ack_in)))) begin
            ap_enable_reg_pp3_iter5 <= ap_enable_reg_pp3_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp3_iter6 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_995 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter8) & (1'b0 == ap_pipeline_reg_pp3_iter7_p_i_reg_2497) & (1'b0 == outStream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter9) & (1'b0 == ap_pipeline_reg_pp3_iter8_p_i_reg_2497) & (1'b0 == outStream_V_data_V_1_ack_in)))) begin
            ap_enable_reg_pp3_iter6 <= ap_enable_reg_pp3_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp3_iter7 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_995 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter8) & (1'b0 == ap_pipeline_reg_pp3_iter7_p_i_reg_2497) & (1'b0 == outStream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter9) & (1'b0 == ap_pipeline_reg_pp3_iter8_p_i_reg_2497) & (1'b0 == outStream_V_data_V_1_ack_in)))) begin
            ap_enable_reg_pp3_iter7 <= ap_enable_reg_pp3_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp3_iter8 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_995 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter8) & (1'b0 == ap_pipeline_reg_pp3_iter7_p_i_reg_2497) & (1'b0 == outStream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter9) & (1'b0 == ap_pipeline_reg_pp3_iter8_p_i_reg_2497) & (1'b0 == outStream_V_data_V_1_ack_in)))) begin
            ap_enable_reg_pp3_iter8 <= ap_enable_reg_pp3_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp3_iter9 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_995 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter8) & (1'b0 == ap_pipeline_reg_pp3_iter7_p_i_reg_2497) & (1'b0 == outStream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter9) & (1'b0 == ap_pipeline_reg_pp3_iter8_p_i_reg_2497) & (1'b0 == outStream_V_data_V_1_ack_in)))) begin
            ap_enable_reg_pp3_iter9 <= ap_enable_reg_pp3_iter8;
        end else if ((1'b1 == ap_CS_fsm_state11)) begin
            ap_enable_reg_pp3_iter9 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        inStream_V_data_V_0_sel_rd <= 1'b0;
    end else begin
        if (((1'b1 == inStream_V_data_V_0_ack_out) & (1'b1 == inStream_V_data_V_0_vld_out))) begin
            inStream_V_data_V_0_sel_rd <= ~inStream_V_data_V_0_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        inStream_V_data_V_0_sel_wr <= 1'b0;
    end else begin
        if (((1'b1 == inStream_V_data_V_0_vld_in) & (1'b1 == inStream_V_data_V_0_ack_in))) begin
            inStream_V_data_V_0_sel_wr <= ~inStream_V_data_V_0_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        inStream_V_data_V_0_state <= ap_const_lv2_0;
    end else begin
        if ((((1'b0 == inStream_V_data_V_0_vld_in) & (1'b1 == inStream_V_data_V_0_ack_out) & (inStream_V_data_V_0_state == ap_const_lv2_3)) | ((1'b0 == inStream_V_data_V_0_vld_in) & (inStream_V_data_V_0_state == ap_const_lv2_2)))) begin
            inStream_V_data_V_0_state <= ap_const_lv2_2;
        end else if ((((1'b1 == inStream_V_data_V_0_vld_in) & (1'b0 == inStream_V_data_V_0_ack_out) & (inStream_V_data_V_0_state == ap_const_lv2_3)) | ((1'b0 == inStream_V_data_V_0_ack_out) & (inStream_V_data_V_0_state == ap_const_lv2_1)))) begin
            inStream_V_data_V_0_state <= ap_const_lv2_1;
        end else if ((((1'b1 == inStream_V_data_V_0_vld_in) & (inStream_V_data_V_0_state == ap_const_lv2_2)) | ((1'b1 == inStream_V_data_V_0_ack_out) & (inStream_V_data_V_0_state == ap_const_lv2_1)) | ((inStream_V_data_V_0_state == ap_const_lv2_3) & ~((1'b1 == inStream_V_data_V_0_vld_in) & (1'b0 == inStream_V_data_V_0_ack_out)) & ~((1'b0 == inStream_V_data_V_0_vld_in) & (1'b1 == inStream_V_data_V_0_ack_out))))) begin
            inStream_V_data_V_0_state <= ap_const_lv2_3;
        end else begin
            inStream_V_data_V_0_state <= ap_const_lv2_2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        inStream_V_dest_V_0_state <= ap_const_lv2_0;
    end else begin
        if ((((1'b0 == inStream_V_dest_V_0_vld_in) & (1'b1 == inStream_V_dest_V_0_ack_out) & (ap_const_lv2_3 == inStream_V_dest_V_0_state)) | ((1'b0 == inStream_V_dest_V_0_vld_in) & (ap_const_lv2_2 == inStream_V_dest_V_0_state)))) begin
            inStream_V_dest_V_0_state <= ap_const_lv2_2;
        end else if ((((1'b1 == inStream_V_dest_V_0_vld_in) & (1'b0 == inStream_V_dest_V_0_ack_out) & (ap_const_lv2_3 == inStream_V_dest_V_0_state)) | ((1'b0 == inStream_V_dest_V_0_ack_out) & (ap_const_lv2_1 == inStream_V_dest_V_0_state)))) begin
            inStream_V_dest_V_0_state <= ap_const_lv2_1;
        end else if ((((1'b1 == inStream_V_dest_V_0_vld_in) & (ap_const_lv2_2 == inStream_V_dest_V_0_state)) | ((1'b1 == inStream_V_dest_V_0_ack_out) & (ap_const_lv2_1 == inStream_V_dest_V_0_state)) | ((ap_const_lv2_3 == inStream_V_dest_V_0_state) & ~((1'b1 == inStream_V_dest_V_0_vld_in) & (1'b0 == inStream_V_dest_V_0_ack_out)) & ~((1'b0 == inStream_V_dest_V_0_vld_in) & (1'b1 == inStream_V_dest_V_0_ack_out))))) begin
            inStream_V_dest_V_0_state <= ap_const_lv2_3;
        end else begin
            inStream_V_dest_V_0_state <= ap_const_lv2_2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        outStream_V_data_V_1_sel_rd <= 1'b0;
    end else begin
        if (((1'b1 == outStream_V_data_V_1_ack_out) & (1'b1 == outStream_V_data_V_1_vld_out))) begin
            outStream_V_data_V_1_sel_rd <= ~outStream_V_data_V_1_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        outStream_V_data_V_1_sel_wr <= 1'b0;
    end else begin
        if (((1'b1 == outStream_V_data_V_1_vld_in) & (1'b1 == outStream_V_data_V_1_ack_in))) begin
            outStream_V_data_V_1_sel_wr <= ~outStream_V_data_V_1_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        outStream_V_data_V_1_state <= ap_const_lv2_0;
    end else begin
        if ((((1'b0 == outStream_V_data_V_1_vld_in) & (1'b1 == outStream_V_data_V_1_ack_out) & (ap_const_lv2_3 == outStream_V_data_V_1_state)) | ((1'b0 == outStream_V_data_V_1_vld_in) & (ap_const_lv2_2 == outStream_V_data_V_1_state)))) begin
            outStream_V_data_V_1_state <= ap_const_lv2_2;
        end else if ((((1'b1 == outStream_V_data_V_1_vld_in) & (1'b0 == outStream_V_data_V_1_ack_out) & (ap_const_lv2_3 == outStream_V_data_V_1_state)) | ((1'b0 == outStream_V_data_V_1_ack_out) & (ap_const_lv2_1 == outStream_V_data_V_1_state)))) begin
            outStream_V_data_V_1_state <= ap_const_lv2_1;
        end else if ((((1'b1 == outStream_V_data_V_1_vld_in) & (ap_const_lv2_2 == outStream_V_data_V_1_state)) | ((1'b1 == outStream_V_data_V_1_ack_out) & (ap_const_lv2_1 == outStream_V_data_V_1_state)) | ((ap_const_lv2_3 == outStream_V_data_V_1_state) & ~((1'b1 == outStream_V_data_V_1_vld_in) & (1'b0 == outStream_V_data_V_1_ack_out)) & ~((1'b0 == outStream_V_data_V_1_vld_in) & (1'b1 == outStream_V_data_V_1_ack_out))))) begin
            outStream_V_data_V_1_state <= ap_const_lv2_3;
        end else begin
            outStream_V_data_V_1_state <= ap_const_lv2_2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        outStream_V_dest_V_1_sel_rd <= 1'b0;
    end else begin
        if (((1'b1 == outStream_V_dest_V_1_ack_out) & (1'b1 == outStream_V_dest_V_1_vld_out))) begin
            outStream_V_dest_V_1_sel_rd <= ~outStream_V_dest_V_1_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        outStream_V_dest_V_1_state <= ap_const_lv2_0;
    end else begin
        if ((((1'b0 == outStream_V_dest_V_1_vld_in) & (1'b1 == outStream_V_dest_V_1_ack_out) & (ap_const_lv2_3 == outStream_V_dest_V_1_state)) | ((1'b0 == outStream_V_dest_V_1_vld_in) & (ap_const_lv2_2 == outStream_V_dest_V_1_state)))) begin
            outStream_V_dest_V_1_state <= ap_const_lv2_2;
        end else if ((((1'b1 == outStream_V_dest_V_1_vld_in) & (1'b0 == outStream_V_dest_V_1_ack_out) & (ap_const_lv2_3 == outStream_V_dest_V_1_state)) | ((1'b0 == outStream_V_dest_V_1_ack_out) & (ap_const_lv2_1 == outStream_V_dest_V_1_state)))) begin
            outStream_V_dest_V_1_state <= ap_const_lv2_1;
        end else if ((((1'b1 == outStream_V_dest_V_1_vld_in) & (ap_const_lv2_2 == outStream_V_dest_V_1_state)) | ((1'b1 == outStream_V_dest_V_1_ack_out) & (ap_const_lv2_1 == outStream_V_dest_V_1_state)) | ((ap_const_lv2_3 == outStream_V_dest_V_1_state) & ~((1'b1 == outStream_V_dest_V_1_vld_in) & (1'b0 == outStream_V_dest_V_1_ack_out)) & ~((1'b0 == outStream_V_dest_V_1_vld_in) & (1'b1 == outStream_V_dest_V_1_ack_out))))) begin
            outStream_V_dest_V_1_state <= ap_const_lv2_3;
        end else begin
            outStream_V_dest_V_1_state <= ap_const_lv2_2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        outStream_V_id_V_1_sel_rd <= 1'b0;
    end else begin
        if (((1'b1 == outStream_V_id_V_1_ack_out) & (1'b1 == outStream_V_id_V_1_vld_out))) begin
            outStream_V_id_V_1_sel_rd <= ~outStream_V_id_V_1_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        outStream_V_id_V_1_state <= ap_const_lv2_0;
    end else begin
        if ((((1'b0 == outStream_V_id_V_1_vld_in) & (1'b1 == outStream_V_id_V_1_ack_out) & (ap_const_lv2_3 == outStream_V_id_V_1_state)) | ((1'b0 == outStream_V_id_V_1_vld_in) & (ap_const_lv2_2 == outStream_V_id_V_1_state)))) begin
            outStream_V_id_V_1_state <= ap_const_lv2_2;
        end else if ((((1'b1 == outStream_V_id_V_1_vld_in) & (1'b0 == outStream_V_id_V_1_ack_out) & (ap_const_lv2_3 == outStream_V_id_V_1_state)) | ((1'b0 == outStream_V_id_V_1_ack_out) & (ap_const_lv2_1 == outStream_V_id_V_1_state)))) begin
            outStream_V_id_V_1_state <= ap_const_lv2_1;
        end else if ((((1'b1 == outStream_V_id_V_1_vld_in) & (ap_const_lv2_2 == outStream_V_id_V_1_state)) | ((1'b1 == outStream_V_id_V_1_ack_out) & (ap_const_lv2_1 == outStream_V_id_V_1_state)) | ((ap_const_lv2_3 == outStream_V_id_V_1_state) & ~((1'b1 == outStream_V_id_V_1_vld_in) & (1'b0 == outStream_V_id_V_1_ack_out)) & ~((1'b0 == outStream_V_id_V_1_vld_in) & (1'b1 == outStream_V_id_V_1_ack_out))))) begin
            outStream_V_id_V_1_state <= ap_const_lv2_3;
        end else begin
            outStream_V_id_V_1_state <= ap_const_lv2_2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        outStream_V_keep_V_1_sel_rd <= 1'b0;
    end else begin
        if (((1'b1 == outStream_V_keep_V_1_ack_out) & (1'b1 == outStream_V_keep_V_1_vld_out))) begin
            outStream_V_keep_V_1_sel_rd <= ~outStream_V_keep_V_1_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        outStream_V_keep_V_1_state <= ap_const_lv2_0;
    end else begin
        if ((((1'b0 == outStream_V_keep_V_1_vld_in) & (1'b1 == outStream_V_keep_V_1_ack_out) & (ap_const_lv2_3 == outStream_V_keep_V_1_state)) | ((1'b0 == outStream_V_keep_V_1_vld_in) & (ap_const_lv2_2 == outStream_V_keep_V_1_state)))) begin
            outStream_V_keep_V_1_state <= ap_const_lv2_2;
        end else if ((((1'b1 == outStream_V_keep_V_1_vld_in) & (1'b0 == outStream_V_keep_V_1_ack_out) & (ap_const_lv2_3 == outStream_V_keep_V_1_state)) | ((1'b0 == outStream_V_keep_V_1_ack_out) & (ap_const_lv2_1 == outStream_V_keep_V_1_state)))) begin
            outStream_V_keep_V_1_state <= ap_const_lv2_1;
        end else if ((((1'b1 == outStream_V_keep_V_1_vld_in) & (ap_const_lv2_2 == outStream_V_keep_V_1_state)) | ((1'b1 == outStream_V_keep_V_1_ack_out) & (ap_const_lv2_1 == outStream_V_keep_V_1_state)) | ((ap_const_lv2_3 == outStream_V_keep_V_1_state) & ~((1'b1 == outStream_V_keep_V_1_vld_in) & (1'b0 == outStream_V_keep_V_1_ack_out)) & ~((1'b0 == outStream_V_keep_V_1_vld_in) & (1'b1 == outStream_V_keep_V_1_ack_out))))) begin
            outStream_V_keep_V_1_state <= ap_const_lv2_3;
        end else begin
            outStream_V_keep_V_1_state <= ap_const_lv2_2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        outStream_V_last_V_1_sel_rd <= 1'b0;
    end else begin
        if (((1'b1 == outStream_V_last_V_1_ack_out) & (1'b1 == outStream_V_last_V_1_vld_out))) begin
            outStream_V_last_V_1_sel_rd <= ~outStream_V_last_V_1_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        outStream_V_last_V_1_sel_wr <= 1'b0;
    end else begin
        if (((1'b1 == outStream_V_last_V_1_vld_in) & (1'b1 == outStream_V_last_V_1_ack_in))) begin
            outStream_V_last_V_1_sel_wr <= ~outStream_V_last_V_1_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        outStream_V_last_V_1_state <= ap_const_lv2_0;
    end else begin
        if ((((1'b0 == outStream_V_last_V_1_vld_in) & (1'b1 == outStream_V_last_V_1_ack_out) & (ap_const_lv2_3 == outStream_V_last_V_1_state)) | ((1'b0 == outStream_V_last_V_1_vld_in) & (ap_const_lv2_2 == outStream_V_last_V_1_state)))) begin
            outStream_V_last_V_1_state <= ap_const_lv2_2;
        end else if ((((1'b1 == outStream_V_last_V_1_vld_in) & (1'b0 == outStream_V_last_V_1_ack_out) & (ap_const_lv2_3 == outStream_V_last_V_1_state)) | ((1'b0 == outStream_V_last_V_1_ack_out) & (ap_const_lv2_1 == outStream_V_last_V_1_state)))) begin
            outStream_V_last_V_1_state <= ap_const_lv2_1;
        end else if ((((1'b1 == outStream_V_last_V_1_vld_in) & (ap_const_lv2_2 == outStream_V_last_V_1_state)) | ((1'b1 == outStream_V_last_V_1_ack_out) & (ap_const_lv2_1 == outStream_V_last_V_1_state)) | ((ap_const_lv2_3 == outStream_V_last_V_1_state) & ~((1'b1 == outStream_V_last_V_1_vld_in) & (1'b0 == outStream_V_last_V_1_ack_out)) & ~((1'b0 == outStream_V_last_V_1_vld_in) & (1'b1 == outStream_V_last_V_1_ack_out))))) begin
            outStream_V_last_V_1_state <= ap_const_lv2_3;
        end else begin
            outStream_V_last_V_1_state <= ap_const_lv2_2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        outStream_V_strb_V_1_sel_rd <= 1'b0;
    end else begin
        if (((1'b1 == outStream_V_strb_V_1_ack_out) & (1'b1 == outStream_V_strb_V_1_vld_out))) begin
            outStream_V_strb_V_1_sel_rd <= ~outStream_V_strb_V_1_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        outStream_V_strb_V_1_state <= ap_const_lv2_0;
    end else begin
        if ((((1'b0 == outStream_V_strb_V_1_vld_in) & (1'b1 == outStream_V_strb_V_1_ack_out) & (ap_const_lv2_3 == outStream_V_strb_V_1_state)) | ((1'b0 == outStream_V_strb_V_1_vld_in) & (ap_const_lv2_2 == outStream_V_strb_V_1_state)))) begin
            outStream_V_strb_V_1_state <= ap_const_lv2_2;
        end else if ((((1'b1 == outStream_V_strb_V_1_vld_in) & (1'b0 == outStream_V_strb_V_1_ack_out) & (ap_const_lv2_3 == outStream_V_strb_V_1_state)) | ((1'b0 == outStream_V_strb_V_1_ack_out) & (ap_const_lv2_1 == outStream_V_strb_V_1_state)))) begin
            outStream_V_strb_V_1_state <= ap_const_lv2_1;
        end else if ((((1'b1 == outStream_V_strb_V_1_vld_in) & (ap_const_lv2_2 == outStream_V_strb_V_1_state)) | ((1'b1 == outStream_V_strb_V_1_ack_out) & (ap_const_lv2_1 == outStream_V_strb_V_1_state)) | ((ap_const_lv2_3 == outStream_V_strb_V_1_state) & ~((1'b1 == outStream_V_strb_V_1_vld_in) & (1'b0 == outStream_V_strb_V_1_ack_out)) & ~((1'b0 == outStream_V_strb_V_1_vld_in) & (1'b1 == outStream_V_strb_V_1_ack_out))))) begin
            outStream_V_strb_V_1_state <= ap_const_lv2_3;
        end else begin
            outStream_V_strb_V_1_state <= ap_const_lv2_2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        outStream_V_user_V_1_sel_rd <= 1'b0;
    end else begin
        if (((1'b1 == outStream_V_user_V_1_ack_out) & (1'b1 == outStream_V_user_V_1_vld_out))) begin
            outStream_V_user_V_1_sel_rd <= ~outStream_V_user_V_1_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        outStream_V_user_V_1_state <= ap_const_lv2_0;
    end else begin
        if ((((1'b0 == outStream_V_user_V_1_vld_in) & (1'b1 == outStream_V_user_V_1_ack_out) & (ap_const_lv2_3 == outStream_V_user_V_1_state)) | ((1'b0 == outStream_V_user_V_1_vld_in) & (ap_const_lv2_2 == outStream_V_user_V_1_state)))) begin
            outStream_V_user_V_1_state <= ap_const_lv2_2;
        end else if ((((1'b1 == outStream_V_user_V_1_vld_in) & (1'b0 == outStream_V_user_V_1_ack_out) & (ap_const_lv2_3 == outStream_V_user_V_1_state)) | ((1'b0 == outStream_V_user_V_1_ack_out) & (ap_const_lv2_1 == outStream_V_user_V_1_state)))) begin
            outStream_V_user_V_1_state <= ap_const_lv2_1;
        end else if ((((1'b1 == outStream_V_user_V_1_vld_in) & (ap_const_lv2_2 == outStream_V_user_V_1_state)) | ((1'b1 == outStream_V_user_V_1_ack_out) & (ap_const_lv2_1 == outStream_V_user_V_1_state)) | ((ap_const_lv2_3 == outStream_V_user_V_1_state) & ~((1'b1 == outStream_V_user_V_1_vld_in) & (1'b0 == outStream_V_user_V_1_ack_out)) & ~((1'b0 == outStream_V_user_V_1_vld_in) & (1'b1 == outStream_V_user_V_1_ack_out))))) begin
            outStream_V_user_V_1_state <= ap_const_lv2_3;
        end else begin
            outStream_V_user_V_1_state <= ap_const_lv2_2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        indvar_flatten1_reg_759 <= ap_const_lv7_0;
    end else if (((1'b1 == ap_CS_fsm_pp3_stage0) & ~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_995 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter8) & (1'b0 == ap_pipeline_reg_pp3_iter7_p_i_reg_2497) & (1'b0 == outStream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter9) & (1'b0 == ap_pipeline_reg_pp3_iter8_p_i_reg_2497) & (1'b0 == outStream_V_data_V_1_ack_in))) & (1'b1 == ap_enable_reg_pp3_iter0) & (1'b0 == exitcond_flatten1_fu_1561_p2))) begin
        indvar_flatten1_reg_759 <= indvar_flatten_next1_fu_1567_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        indvar_flatten6_reg_630 <= ap_const_lv4_0;
    end else if (((1'b1 == ap_CS_fsm_pp2_stage0) & (1'b1 == ap_enable_reg_pp2_iter0) & (1'b0 == exitcond_flatten8_fu_1013_p2))) begin
        indvar_flatten6_reg_630 <= indvar_flatten_next7_fu_1019_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        indvar_flatten_reg_597 <= ap_const_lv5_0;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage0) & ~((1'b1 == ap_enable_reg_pp1_iter1) & (1'b0 == exitcond_flatten_reg_2192) & (inStream_V_data_V_0_vld_out == 1'b0)) & (1'b1 == ap_enable_reg_pp1_iter0) & (1'b0 == exitcond_flatten_fu_912_p2))) begin
        indvar_flatten_reg_597 <= indvar_flatten_next_fu_918_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp3_stage0) & ~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_995 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter8) & (1'b0 == ap_pipeline_reg_pp3_iter7_p_i_reg_2497) & (1'b0 == outStream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter9) & (1'b0 == ap_pipeline_reg_pp3_iter8_p_i_reg_2497) & (1'b0 == outStream_V_data_V_1_ack_in))) & (1'b1 == ap_enable_reg_pp3_iter0) & (1'b0 == exitcond_flatten1_fu_1561_p2) & ~(1'b0 == icmp_fu_1722_p2))) begin
        readCount_1_fu_282 <= readCount_fu_1728_p2;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        readCount_1_fu_282 <= ap_const_lv32_13;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        window_2_1_reg_873 <= window_4_4_30_reg_736;
    end else if ((~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_995 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter8) & (1'b0 == ap_pipeline_reg_pp3_iter7_p_i_reg_2497) & (1'b0 == outStream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter9) & (1'b0 == ap_pipeline_reg_pp3_iter8_p_i_reg_2497) & (1'b0 == outStream_V_data_V_1_ack_in))) & (1'b1 == ap_enable_reg_pp3_iter2) & (1'b0 == ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483))) begin
        window_2_1_reg_873 <= window_2_2_reg_861;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        window_2_2_reg_861 <= window_4_4_24_reg_724;
    end else if ((~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_995 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter8) & (1'b0 == ap_pipeline_reg_pp3_iter7_p_i_reg_2497) & (1'b0 == outStream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter9) & (1'b0 == ap_pipeline_reg_pp3_iter8_p_i_reg_2497) & (1'b0 == outStream_V_data_V_1_ack_in))) & (1'b1 == ap_enable_reg_pp3_iter2) & (1'b0 == ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483))) begin
        window_2_2_reg_861 <= window_2_3_reg_850;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        window_2_3_reg_850 <= window_2_4_1_reg_712;
    end else if ((~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_995 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter8) & (1'b0 == ap_pipeline_reg_pp3_iter7_p_i_reg_2497) & (1'b0 == outStream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter9) & (1'b0 == ap_pipeline_reg_pp3_iter8_p_i_reg_2497) & (1'b0 == outStream_V_data_V_1_ack_in))) & (1'b1 == ap_enable_reg_pp3_iter2) & (1'b0 == ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483))) begin
        window_2_3_reg_850 <= windowRightCol_2_reg_2745;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        window_3_1_reg_838 <= window_4_4_17_reg_700;
    end else if ((~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_995 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter8) & (1'b0 == ap_pipeline_reg_pp3_iter7_p_i_reg_2497) & (1'b0 == outStream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter9) & (1'b0 == ap_pipeline_reg_pp3_iter8_p_i_reg_2497) & (1'b0 == outStream_V_data_V_1_ack_in))) & (1'b1 == ap_enable_reg_pp3_iter2) & (1'b0 == ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483))) begin
        window_3_1_reg_838 <= window_3_2_reg_826;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        window_3_2_reg_826 <= window_4_4_15_reg_688;
    end else if ((~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_995 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter8) & (1'b0 == ap_pipeline_reg_pp3_iter7_p_i_reg_2497) & (1'b0 == outStream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter9) & (1'b0 == ap_pipeline_reg_pp3_iter8_p_i_reg_2497) & (1'b0 == outStream_V_data_V_1_ack_in))) & (1'b1 == ap_enable_reg_pp3_iter2) & (1'b0 == ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483))) begin
        window_3_2_reg_826 <= window_3_3_1_reg_815;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        window_3_3_1_reg_815 <= window_4_4_10_reg_676;
    end else if ((~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_995 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter8) & (1'b0 == ap_pipeline_reg_pp3_iter7_p_i_reg_2497) & (1'b0 == outStream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter9) & (1'b0 == ap_pipeline_reg_pp3_iter8_p_i_reg_2497) & (1'b0 == outStream_V_data_V_1_ack_in))) & (1'b1 == ap_enable_reg_pp3_iter2) & (1'b0 == ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483))) begin
        window_3_3_1_reg_815 <= windowRightCol_3_reg_2750;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        window_4_1_reg_803 <= window_4_4_1_reg_664;
    end else if ((~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_995 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter8) & (1'b0 == ap_pipeline_reg_pp3_iter7_p_i_reg_2497) & (1'b0 == outStream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter9) & (1'b0 == ap_pipeline_reg_pp3_iter8_p_i_reg_2497) & (1'b0 == outStream_V_data_V_1_ack_in))) & (1'b1 == ap_enable_reg_pp3_iter2) & (1'b0 == ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483))) begin
        window_4_1_reg_803 <= window_4_2_reg_792;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        window_4_2_reg_792 <= window_4_4_32_reg_652;
    end else if ((~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_995 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter8) & (1'b0 == ap_pipeline_reg_pp3_iter7_p_i_reg_2497) & (1'b0 == outStream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter9) & (1'b0 == ap_pipeline_reg_pp3_iter8_p_i_reg_2497) & (1'b0 == outStream_V_data_V_1_ack_in))) & (1'b1 == ap_enable_reg_pp3_iter2) & (1'b0 == ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483))) begin
        window_4_2_reg_792 <= window_4_3_2_reg_2604;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp3_stage0) & (1'b1 == ap_enable_reg_pp3_iter1) & (1'b0 == exitcond_flatten1_reg_2483) & ~(1'b0 == icmp_reg_2525) & ~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_995 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter8) & (1'b0 == ap_pipeline_reg_pp3_iter7_p_i_reg_2497) & (1'b0 == outStream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter9) & (1'b0 == ap_pipeline_reg_pp3_iter8_p_i_reg_2497) & (1'b0 == outStream_V_data_V_1_ack_in))))) begin
        window_4_3_fu_274 <= inStream_V_data_V_0_data_out;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        window_4_3_fu_274 <= window_4_4_fu_206;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp3_iter8) & (1'b0 == ap_pipeline_reg_pp3_iter7_p_i_reg_2497) & ~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_995 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter8) & (1'b0 == ap_pipeline_reg_pp3_iter7_p_i_reg_2497) & (1'b0 == outStream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter9) & (1'b0 == ap_pipeline_reg_pp3_iter8_p_i_reg_2497) & (1'b0 == outStream_V_data_V_1_ack_in))))) begin
        writeCount_1_fu_278 <= writeCount_fu_2155_p2;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        writeCount_1_fu_278 <= ap_const_lv32_0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        x1_reg_619 <= ap_const_lv4_0;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage0) & ~((1'b1 == ap_enable_reg_pp1_iter1) & (1'b0 == exitcond_flatten_reg_2192) & (inStream_V_data_V_0_vld_out == 1'b0)) & (1'b1 == ap_enable_reg_pp1_iter0) & (1'b0 == exitcond_flatten_fu_912_p2))) begin
        x1_reg_619 <= x_2_fu_972_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        x4_reg_748 <= ap_const_lv3_2;
    end else if (((1'b1 == ap_CS_fsm_pp2_stage0) & (1'b1 == ap_enable_reg_pp2_iter0) & (1'b0 == exitcond_flatten8_fu_1013_p2))) begin
        x4_reg_748 <= x_3_fu_1120_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        x_assign_reg_781 <= ap_const_lv4_0;
    end else if (((1'b1 == ap_CS_fsm_pp3_stage0) & ~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_995 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter8) & (1'b0 == ap_pipeline_reg_pp3_iter7_p_i_reg_2497) & (1'b0 == outStream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter9) & (1'b0 == ap_pipeline_reg_pp3_iter8_p_i_reg_2497) & (1'b0 == outStream_V_data_V_1_ack_in))) & (1'b1 == ap_enable_reg_pp3_iter0) & (1'b0 == exitcond_flatten1_fu_1561_p2))) begin
        x_assign_reg_781 <= x_4_fu_1739_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == exitcond1_reg_2183) & ~((1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == exitcond1_reg_2183) & (inStream_V_data_V_0_vld_out == 1'b0)))) begin
        x_reg_585 <= x_1_reg_2187;
    end else if (((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0))) begin
        x_reg_585 <= ap_const_lv4_5;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        y3_reg_641 <= ap_const_lv3_2;
    end else if (((1'b1 == ap_CS_fsm_pp2_stage0) & (1'b1 == ap_enable_reg_pp2_iter0) & (1'b0 == exitcond_flatten8_fu_1013_p2))) begin
        y3_reg_641 <= y3_mid2_fu_1099_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        y_assign_reg_770 <= ap_const_lv4_0;
    end else if (((1'b1 == ap_CS_fsm_pp3_stage0) & ~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_995 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter8) & (1'b0 == ap_pipeline_reg_pp3_iter7_p_i_reg_2497) & (1'b0 == outStream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter9) & (1'b0 == ap_pipeline_reg_pp3_iter8_p_i_reg_2497) & (1'b0 == outStream_V_data_V_1_ack_in))) & (1'b1 == ap_enable_reg_pp3_iter0) & (1'b0 == exitcond_flatten1_fu_1561_p2))) begin
        y_assign_reg_770 <= y_assign_mid2_fu_1653_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        y_reg_608 <= ap_const_lv3_2;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage0) & ~((1'b1 == ap_enable_reg_pp1_iter1) & (1'b0 == exitcond_flatten_reg_2192) & (inStream_V_data_V_0_vld_out == 1'b0)) & (1'b1 == ap_enable_reg_pp1_iter0) & (1'b0 == exitcond_flatten_fu_912_p2))) begin
        y_reg_608 <= y_mid2_fu_964_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp2_stage0)) begin
        ap_pipeline_reg_pp2_iter1_exitcond_flatten8_reg_2226 <= exitcond_flatten8_reg_2226;
        ap_pipeline_reg_pp2_iter1_sel_tmp18_mid2_reg_2259 <= sel_tmp18_mid2_reg_2259;
        ap_pipeline_reg_pp2_iter1_sel_tmp2_mid2_reg_2251 <= sel_tmp2_mid2_reg_2251;
        ap_pipeline_reg_pp2_iter1_sel_tmp_mid2_reg_2243 <= sel_tmp_mid2_reg_2243;
        exitcond_flatten8_reg_2226 <= exitcond_flatten8_fu_1013_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp3_stage0) & ~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_995 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter8) & (1'b0 == ap_pipeline_reg_pp3_iter7_p_i_reg_2497) & (1'b0 == outStream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter9) & (1'b0 == ap_pipeline_reg_pp3_iter8_p_i_reg_2497) & (1'b0 == outStream_V_data_V_1_ack_in))))) begin
        ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483 <= exitcond_flatten1_reg_2483;
        ap_pipeline_reg_pp3_iter1_lineBuffer_3_addr_2_reg_2519 <= lineBuffer_3_addr_2_reg_2519;
        ap_pipeline_reg_pp3_iter1_p_i_reg_2497 <= p_i_reg_2497;
        exitcond_flatten1_reg_2483 <= exitcond_flatten1_fu_1561_p2;
    end
end

always @ (posedge ap_clk) begin
    if (~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_995 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter8) & (1'b0 == ap_pipeline_reg_pp3_iter7_p_i_reg_2497) & (1'b0 == outStream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter9) & (1'b0 == ap_pipeline_reg_pp3_iter8_p_i_reg_2497) & (1'b0 == outStream_V_data_V_1_ack_in)))) begin
        ap_pipeline_reg_pp3_iter2_p_i_reg_2497 <= ap_pipeline_reg_pp3_iter1_p_i_reg_2497;
        ap_pipeline_reg_pp3_iter3_p_i_reg_2497 <= ap_pipeline_reg_pp3_iter2_p_i_reg_2497;
        ap_pipeline_reg_pp3_iter4_p_i_reg_2497 <= ap_pipeline_reg_pp3_iter3_p_i_reg_2497;
        ap_pipeline_reg_pp3_iter5_p_i_reg_2497 <= ap_pipeline_reg_pp3_iter4_p_i_reg_2497;
        ap_pipeline_reg_pp3_iter6_p_i_reg_2497 <= ap_pipeline_reg_pp3_iter5_p_i_reg_2497;
        ap_pipeline_reg_pp3_iter7_p_i_reg_2497 <= ap_pipeline_reg_pp3_iter6_p_i_reg_2497;
        ap_pipeline_reg_pp3_iter8_p_i_reg_2497 <= ap_pipeline_reg_pp3_iter7_p_i_reg_2497;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & ~((1'b1 == ap_enable_reg_pp1_iter1) & (1'b0 == exitcond_flatten_reg_2192) & (inStream_V_data_V_0_vld_out == 1'b0)) & (1'b0 == exitcond_flatten_fu_912_p2))) begin
        cond_mid2_reg_2206 <= cond_mid2_fu_956_p3;
        x1_mid2_reg_2201 <= x1_mid2_fu_930_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & ~((1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == exitcond1_reg_2183) & (inStream_V_data_V_0_vld_out == 1'b0)))) begin
        exitcond1_reg_2183 <= exitcond1_fu_895_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & ~((1'b1 == ap_enable_reg_pp1_iter1) & (1'b0 == exitcond_flatten_reg_2192) & (inStream_V_data_V_0_vld_out == 1'b0)))) begin
        exitcond_flatten_reg_2192 <= exitcond_flatten_fu_912_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp3_stage0) & ~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_995 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter8) & (1'b0 == ap_pipeline_reg_pp3_iter7_p_i_reg_2497) & (1'b0 == outStream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter9) & (1'b0 == ap_pipeline_reg_pp3_iter8_p_i_reg_2497) & (1'b0 == outStream_V_data_V_1_ack_in))) & (1'b0 == exitcond_flatten1_fu_1561_p2))) begin
        icmp_reg_2525 <= icmp_fu_1722_p2;
        lineBuffer_0_addr_reg_2501 <= x_assign_cast_fu_1661_p1;
        lineBuffer_1_addr_2_reg_2507 <= x_assign_cast_fu_1661_p1;
        lineBuffer_2_addr_2_reg_2513 <= x_assign_cast_fu_1661_p1;
        lineBuffer_3_addr_2_reg_2519 <= x_assign_cast_fu_1661_p1;
        p_i_reg_2497 <= p_i_fu_1703_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == inStream_V_data_V_0_load_A)) begin
        inStream_V_data_V_0_payload_A <= inStream_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == inStream_V_data_V_0_load_B)) begin
        inStream_V_data_V_0_payload_B <= inStream_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == outStream_V_data_V_1_load_A)) begin
        outStream_V_data_V_1_payload_A <= tmp_data_V_2_fu_2165_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == outStream_V_data_V_1_load_B)) begin
        outStream_V_data_V_1_payload_B <= tmp_data_V_2_fu_2165_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == outStream_V_last_V_1_load_A)) begin
        outStream_V_last_V_1_payload_A <= tmp_last_V_fu_2171_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == outStream_V_last_V_1_load_B)) begin
        outStream_V_last_V_1_payload_B <= tmp_last_V_fu_2171_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == exitcond_flatten8_reg_2226))) begin
        sel_tmp14_reg_2316 <= sel_tmp14_fu_1161_p2;
        sel_tmp6_reg_2309 <= sel_tmp6_fu_1156_p2;
        tmp1_reg_2303 <= tmp1_fu_1150_p2;
        window_4_2_2_reg_2290 <= window_4_2_2_fu_1133_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == exitcond_flatten8_fu_1013_p2))) begin
        sel_tmp18_mid2_reg_2259 <= sel_tmp18_mid2_fu_1091_p3;
        sel_tmp2_mid2_reg_2251 <= sel_tmp2_mid2_fu_1065_p3;
        sel_tmp_mid2_reg_2243 <= sel_tmp_mid2_fu_1051_p3;
        x4_mid2_reg_2235 <= x4_mid2_fu_1031_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_995 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter8) & (1'b0 == ap_pipeline_reg_pp3_iter7_p_i_reg_2497) & (1'b0 == outStream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter9) & (1'b0 == ap_pipeline_reg_pp3_iter8_p_i_reg_2497) & (1'b0 == outStream_V_data_V_1_ack_in))) & (1'b0 == ap_pipeline_reg_pp3_iter6_p_i_reg_2497))) begin
        tmp13_reg_2865 <= tmp13_fu_2097_p2;
        tmp26_reg_2870 <= tmp26_fu_2146_p2;
        tmp9_reg_2860 <= tmp9_fu_2078_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_995 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter8) & (1'b0 == ap_pipeline_reg_pp3_iter7_p_i_reg_2497) & (1'b0 == outStream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter9) & (1'b0 == ap_pipeline_reg_pp3_iter8_p_i_reg_2497) & (1'b0 == outStream_V_data_V_1_ack_in))) & (1'b0 == ap_pipeline_reg_pp3_iter5_p_i_reg_2497))) begin
        tmp20_reg_2850 <= tmp20_fu_2053_p2;
        tmp23_reg_2855 <= tmp23_fu_2059_p2;
        tmp2_reg_2845 <= tmp2_fu_2047_p2;
        tmp5_reg_2840 <= tmp5_fu_2041_p2;
        tmp_9_0_1_i_reg_2755 <= grp_fu_1878_p2;
        tmp_9_0_3_i_reg_2760 <= grp_fu_1890_p2;
        tmp_9_0_4_i_reg_2765 <= grp_fu_1896_p2;
        tmp_9_1_1_i_reg_2775 <= grp_fu_1908_p2;
        tmp_9_1_4_i_reg_2780 <= grp_fu_1926_p2;
        tmp_9_1_i_reg_2770 <= grp_fu_1902_p2;
        tmp_9_2_1_i_reg_2790 <= grp_fu_1938_p2;
        tmp_9_2_2_i_reg_2795 <= grp_fu_1944_p2;
        tmp_9_2_3_i_reg_2800 <= grp_fu_1950_p2;
        tmp_9_2_4_i_reg_2805 <= grp_fu_1956_p2;
        tmp_9_2_i_reg_2785 <= grp_fu_1932_p2;
        tmp_9_3_1_i_reg_2815 <= grp_fu_1968_p2;
        tmp_9_3_2_i_reg_2820 <= grp_fu_1974_p2;
        tmp_9_3_3_i_reg_2825 <= grp_fu_1980_p2;
        tmp_9_3_i_reg_2810 <= grp_fu_1962_p2;
        tmp_9_4_1_i_reg_2830 <= grp_fu_1998_p2;
        tmp_9_4_2_i_reg_2835 <= grp_fu_2004_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp3_stage0) & (1'b1 == ap_enable_reg_pp3_iter1) & (1'b0 == exitcond_flatten1_reg_2483) & ~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_995 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter8) & (1'b0 == ap_pipeline_reg_pp3_iter7_p_i_reg_2497) & (1'b0 == outStream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter9) & (1'b0 == ap_pipeline_reg_pp3_iter8_p_i_reg_2497) & (1'b0 == outStream_V_data_V_1_ack_in))))) begin
        windowRightCol_2_reg_2745 <= lineBuffer_2_q0;
        windowRightCol_3_reg_2750 <= lineBuffer_3_q0;
        window_0_3_fu_226 <= lineBuffer_0_q0;
        window_1_3_fu_246 <= lineBuffer_1_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp3_stage0) & (1'b1 == ap_enable_reg_pp3_iter1) & ~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_995 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter8) & (1'b0 == ap_pipeline_reg_pp3_iter7_p_i_reg_2497) & (1'b0 == outStream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter9) & (1'b0 == ap_pipeline_reg_pp3_iter8_p_i_reg_2497) & (1'b0 == outStream_V_data_V_1_ack_in))))) begin
        window_0_0_fu_214 <= window_0_1_fu_218;
        window_0_0_read_as_fu_210 <= window_0_0_fu_214;
        window_0_1_fu_218 <= window_0_2_fu_222;
        window_0_2_fu_222 <= window_0_3_fu_226;
        window_1_0_fu_234 <= window_1_1_fu_238;
        window_1_0_read_as_fu_230 <= window_1_0_fu_234;
        window_1_1_fu_238 <= window_1_2_fu_242;
        window_1_2_fu_242 <= window_1_3_fu_246;
        window_2_0_fu_254 <= window_2_1_phi_fu_876_p4;
        window_2_0_read_as_fu_250 <= window_2_0_fu_254;
        window_3_0_fu_262 <= window_3_1_phi_fu_841_p4;
        window_3_0_read_as_fu_258 <= window_3_0_fu_262;
        window_4_0_fu_270 <= window_4_1_phi_fu_806_p4;
        window_4_0_read_as_fu_266 <= window_4_0_fu_270;
        window_4_3_2_reg_2604 <= window_4_3_fu_274;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp2_iter2) & (1'b0 == ap_pipeline_reg_pp2_iter1_exitcond_flatten8_reg_2226))) begin
        window_2_4_1_reg_712 <= window_4_4_42_fu_1455_p3;
        window_4_4_10_reg_676 <= window_4_4_23_fu_1338_p3;
        window_4_4_15_reg_688 <= window_4_4_29_fu_1377_p3;
        window_4_4_17_reg_700 <= window_4_4_34_fu_1392_p3;
        window_4_4_1_reg_664 <= window_4_4_16_fu_1292_p3;
        window_4_4_24_reg_724 <= window_4_4_49_fu_1510_p3;
        window_4_4_30_reg_736 <= window_4_4_52_fu_1533_p3;
        window_4_4_32_reg_652 <= window_4_4_14_fu_1284_p3;
        window_4_4_fu_206 <= window_4_4_9_fu_1253_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & ~((1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == exitcond1_reg_2183) & (inStream_V_data_V_0_vld_out == 1'b0)) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'b0 == exitcond1_fu_895_p2))) begin
        x_1_reg_2187 <= x_1_fu_901_p2;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state22) & ~(ap_condition_2592 == 1'b1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_start) & (ap_CS_fsm_state1 == 1'b1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state22) & ~(ap_condition_2592 == 1'b1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp3_stage0) & ~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_995 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter8) & (1'b0 == ap_pipeline_reg_pp3_iter7_p_i_reg_2497) & (1'b0 == outStream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter9) & (1'b0 == ap_pipeline_reg_pp3_iter8_p_i_reg_2497) & (1'b0 == outStream_V_data_V_1_ack_in))))) begin
        grp_fu_1872_ce = 1'b1;
    end else begin
        grp_fu_1872_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp3_stage0) & ~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_995 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter8) & (1'b0 == ap_pipeline_reg_pp3_iter7_p_i_reg_2497) & (1'b0 == outStream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter9) & (1'b0 == ap_pipeline_reg_pp3_iter8_p_i_reg_2497) & (1'b0 == outStream_V_data_V_1_ack_in))))) begin
        grp_fu_1878_ce = 1'b1;
    end else begin
        grp_fu_1878_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp3_stage0) & ~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_995 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter8) & (1'b0 == ap_pipeline_reg_pp3_iter7_p_i_reg_2497) & (1'b0 == outStream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter9) & (1'b0 == ap_pipeline_reg_pp3_iter8_p_i_reg_2497) & (1'b0 == outStream_V_data_V_1_ack_in))))) begin
        grp_fu_1884_ce = 1'b1;
    end else begin
        grp_fu_1884_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp3_stage0) & ~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_995 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter8) & (1'b0 == ap_pipeline_reg_pp3_iter7_p_i_reg_2497) & (1'b0 == outStream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter9) & (1'b0 == ap_pipeline_reg_pp3_iter8_p_i_reg_2497) & (1'b0 == outStream_V_data_V_1_ack_in))))) begin
        grp_fu_1890_ce = 1'b1;
    end else begin
        grp_fu_1890_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp3_stage0) & ~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_995 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter8) & (1'b0 == ap_pipeline_reg_pp3_iter7_p_i_reg_2497) & (1'b0 == outStream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter9) & (1'b0 == ap_pipeline_reg_pp3_iter8_p_i_reg_2497) & (1'b0 == outStream_V_data_V_1_ack_in))))) begin
        grp_fu_1896_ce = 1'b1;
    end else begin
        grp_fu_1896_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp3_stage0) & ~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_995 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter8) & (1'b0 == ap_pipeline_reg_pp3_iter7_p_i_reg_2497) & (1'b0 == outStream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter9) & (1'b0 == ap_pipeline_reg_pp3_iter8_p_i_reg_2497) & (1'b0 == outStream_V_data_V_1_ack_in))))) begin
        grp_fu_1902_ce = 1'b1;
    end else begin
        grp_fu_1902_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp3_stage0) & ~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_995 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter8) & (1'b0 == ap_pipeline_reg_pp3_iter7_p_i_reg_2497) & (1'b0 == outStream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter9) & (1'b0 == ap_pipeline_reg_pp3_iter8_p_i_reg_2497) & (1'b0 == outStream_V_data_V_1_ack_in))))) begin
        grp_fu_1908_ce = 1'b1;
    end else begin
        grp_fu_1908_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp3_stage0) & ~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_995 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter8) & (1'b0 == ap_pipeline_reg_pp3_iter7_p_i_reg_2497) & (1'b0 == outStream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter9) & (1'b0 == ap_pipeline_reg_pp3_iter8_p_i_reg_2497) & (1'b0 == outStream_V_data_V_1_ack_in))))) begin
        grp_fu_1914_ce = 1'b1;
    end else begin
        grp_fu_1914_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp3_stage0) & ~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_995 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter8) & (1'b0 == ap_pipeline_reg_pp3_iter7_p_i_reg_2497) & (1'b0 == outStream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter9) & (1'b0 == ap_pipeline_reg_pp3_iter8_p_i_reg_2497) & (1'b0 == outStream_V_data_V_1_ack_in))))) begin
        grp_fu_1920_ce = 1'b1;
    end else begin
        grp_fu_1920_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp3_stage0) & ~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_995 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter8) & (1'b0 == ap_pipeline_reg_pp3_iter7_p_i_reg_2497) & (1'b0 == outStream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter9) & (1'b0 == ap_pipeline_reg_pp3_iter8_p_i_reg_2497) & (1'b0 == outStream_V_data_V_1_ack_in))))) begin
        grp_fu_1926_ce = 1'b1;
    end else begin
        grp_fu_1926_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp3_stage0) & ~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_995 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter8) & (1'b0 == ap_pipeline_reg_pp3_iter7_p_i_reg_2497) & (1'b0 == outStream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter9) & (1'b0 == ap_pipeline_reg_pp3_iter8_p_i_reg_2497) & (1'b0 == outStream_V_data_V_1_ack_in))))) begin
        grp_fu_1932_ce = 1'b1;
    end else begin
        grp_fu_1932_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp3_stage0) & ~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_995 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter8) & (1'b0 == ap_pipeline_reg_pp3_iter7_p_i_reg_2497) & (1'b0 == outStream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter9) & (1'b0 == ap_pipeline_reg_pp3_iter8_p_i_reg_2497) & (1'b0 == outStream_V_data_V_1_ack_in))))) begin
        grp_fu_1938_ce = 1'b1;
    end else begin
        grp_fu_1938_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp3_stage0) & ~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_995 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter8) & (1'b0 == ap_pipeline_reg_pp3_iter7_p_i_reg_2497) & (1'b0 == outStream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter9) & (1'b0 == ap_pipeline_reg_pp3_iter8_p_i_reg_2497) & (1'b0 == outStream_V_data_V_1_ack_in))))) begin
        grp_fu_1944_ce = 1'b1;
    end else begin
        grp_fu_1944_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp3_stage0) & ~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_995 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter8) & (1'b0 == ap_pipeline_reg_pp3_iter7_p_i_reg_2497) & (1'b0 == outStream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter9) & (1'b0 == ap_pipeline_reg_pp3_iter8_p_i_reg_2497) & (1'b0 == outStream_V_data_V_1_ack_in))))) begin
        grp_fu_1950_ce = 1'b1;
    end else begin
        grp_fu_1950_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp3_stage0) & ~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_995 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter8) & (1'b0 == ap_pipeline_reg_pp3_iter7_p_i_reg_2497) & (1'b0 == outStream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter9) & (1'b0 == ap_pipeline_reg_pp3_iter8_p_i_reg_2497) & (1'b0 == outStream_V_data_V_1_ack_in))))) begin
        grp_fu_1956_ce = 1'b1;
    end else begin
        grp_fu_1956_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp3_stage0) & ~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_995 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter8) & (1'b0 == ap_pipeline_reg_pp3_iter7_p_i_reg_2497) & (1'b0 == outStream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter9) & (1'b0 == ap_pipeline_reg_pp3_iter8_p_i_reg_2497) & (1'b0 == outStream_V_data_V_1_ack_in))))) begin
        grp_fu_1962_ce = 1'b1;
    end else begin
        grp_fu_1962_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp3_stage0) & ~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_995 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter8) & (1'b0 == ap_pipeline_reg_pp3_iter7_p_i_reg_2497) & (1'b0 == outStream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter9) & (1'b0 == ap_pipeline_reg_pp3_iter8_p_i_reg_2497) & (1'b0 == outStream_V_data_V_1_ack_in))))) begin
        grp_fu_1968_ce = 1'b1;
    end else begin
        grp_fu_1968_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp3_stage0) & ~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_995 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter8) & (1'b0 == ap_pipeline_reg_pp3_iter7_p_i_reg_2497) & (1'b0 == outStream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter9) & (1'b0 == ap_pipeline_reg_pp3_iter8_p_i_reg_2497) & (1'b0 == outStream_V_data_V_1_ack_in))))) begin
        grp_fu_1974_ce = 1'b1;
    end else begin
        grp_fu_1974_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp3_stage0) & ~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_995 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter8) & (1'b0 == ap_pipeline_reg_pp3_iter7_p_i_reg_2497) & (1'b0 == outStream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter9) & (1'b0 == ap_pipeline_reg_pp3_iter8_p_i_reg_2497) & (1'b0 == outStream_V_data_V_1_ack_in))))) begin
        grp_fu_1980_ce = 1'b1;
    end else begin
        grp_fu_1980_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp3_stage0) & ~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_995 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter8) & (1'b0 == ap_pipeline_reg_pp3_iter7_p_i_reg_2497) & (1'b0 == outStream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter9) & (1'b0 == ap_pipeline_reg_pp3_iter8_p_i_reg_2497) & (1'b0 == outStream_V_data_V_1_ack_in))))) begin
        grp_fu_1986_ce = 1'b1;
    end else begin
        grp_fu_1986_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp3_stage0) & ~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_995 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter8) & (1'b0 == ap_pipeline_reg_pp3_iter7_p_i_reg_2497) & (1'b0 == outStream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter9) & (1'b0 == ap_pipeline_reg_pp3_iter8_p_i_reg_2497) & (1'b0 == outStream_V_data_V_1_ack_in))))) begin
        grp_fu_1992_ce = 1'b1;
    end else begin
        grp_fu_1992_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp3_stage0) & ~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_995 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter8) & (1'b0 == ap_pipeline_reg_pp3_iter7_p_i_reg_2497) & (1'b0 == outStream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter9) & (1'b0 == ap_pipeline_reg_pp3_iter8_p_i_reg_2497) & (1'b0 == outStream_V_data_V_1_ack_in))))) begin
        grp_fu_1998_ce = 1'b1;
    end else begin
        grp_fu_1998_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp3_stage0) & ~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_995 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter8) & (1'b0 == ap_pipeline_reg_pp3_iter7_p_i_reg_2497) & (1'b0 == outStream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter9) & (1'b0 == ap_pipeline_reg_pp3_iter8_p_i_reg_2497) & (1'b0 == outStream_V_data_V_1_ack_in))))) begin
        grp_fu_2004_ce = 1'b1;
    end else begin
        grp_fu_2004_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp3_stage0) & ~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_995 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter8) & (1'b0 == ap_pipeline_reg_pp3_iter7_p_i_reg_2497) & (1'b0 == outStream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter9) & (1'b0 == ap_pipeline_reg_pp3_iter8_p_i_reg_2497) & (1'b0 == outStream_V_data_V_1_ack_in))))) begin
        grp_fu_2010_ce = 1'b1;
    end else begin
        grp_fu_2010_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp3_stage0) & ~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_995 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter8) & (1'b0 == ap_pipeline_reg_pp3_iter7_p_i_reg_2497) & (1'b0 == outStream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter9) & (1'b0 == ap_pipeline_reg_pp3_iter8_p_i_reg_2497) & (1'b0 == outStream_V_data_V_1_ack_in))))) begin
        grp_fu_2016_ce = 1'b1;
    end else begin
        grp_fu_2016_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == exitcond1_reg_2183)) | ((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b1 == ap_enable_reg_pp1_iter1) & (1'b0 == exitcond_flatten_reg_2192)) | ((1'b1 == ap_CS_fsm_pp3_stage0) & (1'b1 == ap_enable_reg_pp3_iter1) & (1'b0 == exitcond_flatten1_reg_2483) & ~(1'b0 == icmp_reg_2525)))) begin
        inStream_TDATA_blk_n = inStream_V_data_V_0_state[1'b0];
    end else begin
        inStream_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == exitcond1_reg_2183) & ~((1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == exitcond1_reg_2183) & (inStream_V_data_V_0_vld_out == 1'b0))) | ((1'b1 == ap_CS_fsm_pp3_stage0) & (1'b1 == ap_enable_reg_pp3_iter1) & (1'b0 == exitcond_flatten1_reg_2483) & ~(1'b0 == icmp_reg_2525) & ~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_995 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter8) & (1'b0 == ap_pipeline_reg_pp3_iter7_p_i_reg_2497) & (1'b0 == outStream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter9) & (1'b0 == ap_pipeline_reg_pp3_iter8_p_i_reg_2497) & (1'b0 == outStream_V_data_V_1_ack_in)))) | ((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b1 == ap_enable_reg_pp1_iter1) & (1'b0 == exitcond_flatten_reg_2192) & ~((1'b1 == ap_enable_reg_pp1_iter1) & (1'b0 == exitcond_flatten_reg_2192) & (inStream_V_data_V_0_vld_out == 1'b0))))) begin
        inStream_V_data_V_0_ack_out = 1'b1;
    end else begin
        inStream_V_data_V_0_ack_out = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == inStream_V_data_V_0_sel)) begin
        inStream_V_data_V_0_data_out = inStream_V_data_V_0_payload_B;
    end else begin
        inStream_V_data_V_0_data_out = inStream_V_data_V_0_payload_A;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == exitcond1_reg_2183) & ~((1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == exitcond1_reg_2183) & (inStream_V_data_V_0_vld_out == 1'b0))) | ((1'b1 == ap_CS_fsm_pp3_stage0) & (1'b1 == ap_enable_reg_pp3_iter1) & (1'b0 == exitcond_flatten1_reg_2483) & ~(1'b0 == icmp_reg_2525) & ~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_995 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter8) & (1'b0 == ap_pipeline_reg_pp3_iter7_p_i_reg_2497) & (1'b0 == outStream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter9) & (1'b0 == ap_pipeline_reg_pp3_iter8_p_i_reg_2497) & (1'b0 == outStream_V_data_V_1_ack_in)))) | ((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b1 == ap_enable_reg_pp1_iter1) & (1'b0 == exitcond_flatten_reg_2192) & ~((1'b1 == ap_enable_reg_pp1_iter1) & (1'b0 == exitcond_flatten_reg_2192) & (inStream_V_data_V_0_vld_out == 1'b0))))) begin
        inStream_V_dest_V_0_ack_out = 1'b1;
    end else begin
        inStream_V_dest_V_0_ack_out = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp3_stage0) & ~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_995 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter8) & (1'b0 == ap_pipeline_reg_pp3_iter7_p_i_reg_2497) & (1'b0 == outStream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter9) & (1'b0 == ap_pipeline_reg_pp3_iter8_p_i_reg_2497) & (1'b0 == outStream_V_data_V_1_ack_in))) & (1'b1 == ap_enable_reg_pp3_iter0))) begin
        lineBuffer_0_ce0 = 1'b1;
    end else begin
        lineBuffer_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp3_stage0) & (1'b1 == ap_enable_reg_pp3_iter1) & ~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_995 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter8) & (1'b0 == ap_pipeline_reg_pp3_iter7_p_i_reg_2497) & (1'b0 == outStream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter9) & (1'b0 == ap_pipeline_reg_pp3_iter8_p_i_reg_2497) & (1'b0 == outStream_V_data_V_1_ack_in))))) begin
        lineBuffer_0_ce1 = 1'b1;
    end else begin
        lineBuffer_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp3_stage0) & (1'b1 == ap_enable_reg_pp3_iter1) & (1'b0 == exitcond_flatten1_reg_2483) & ~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_995 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter8) & (1'b0 == ap_pipeline_reg_pp3_iter7_p_i_reg_2497) & (1'b0 == outStream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter9) & (1'b0 == ap_pipeline_reg_pp3_iter8_p_i_reg_2497) & (1'b0 == outStream_V_data_V_1_ack_in))))) begin
        lineBuffer_0_we1 = 1'b1;
    end else begin
        lineBuffer_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp3_stage0) & (1'b1 == ap_enable_reg_pp3_iter0))) begin
        lineBuffer_1_address0 = x_assign_cast_fu_1661_p1;
    end else if (((1'b1 == ap_CS_fsm_pp2_stage0) & (1'b1 == ap_enable_reg_pp2_iter0))) begin
        lineBuffer_1_address0 = tmp_cast_fu_1113_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        lineBuffer_1_address0 = x_cast_fu_907_p1;
    end else begin
        lineBuffer_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp2_stage0) & (1'b1 == ap_enable_reg_pp2_iter0)) | ((1'b1 == ap_CS_fsm_pp3_stage0) & ~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_995 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter8) & (1'b0 == ap_pipeline_reg_pp3_iter7_p_i_reg_2497) & (1'b0 == outStream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter9) & (1'b0 == ap_pipeline_reg_pp3_iter8_p_i_reg_2497) & (1'b0 == outStream_V_data_V_1_ack_in))) & (1'b1 == ap_enable_reg_pp3_iter0)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & ~((1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == exitcond1_reg_2183) & (inStream_V_data_V_0_vld_out == 1'b0))))) begin
        lineBuffer_1_ce0 = 1'b1;
    end else begin
        lineBuffer_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp3_stage0) & (1'b1 == ap_enable_reg_pp3_iter1) & ~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_995 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter8) & (1'b0 == ap_pipeline_reg_pp3_iter7_p_i_reg_2497) & (1'b0 == outStream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter9) & (1'b0 == ap_pipeline_reg_pp3_iter8_p_i_reg_2497) & (1'b0 == outStream_V_data_V_1_ack_in))))) begin
        lineBuffer_1_ce1 = 1'b1;
    end else begin
        lineBuffer_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == exitcond1_reg_2183) & ~((1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == exitcond1_reg_2183) & (inStream_V_data_V_0_vld_out == 1'b0)))) begin
        lineBuffer_1_we0 = 1'b1;
    end else begin
        lineBuffer_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp3_stage0) & (1'b1 == ap_enable_reg_pp3_iter1) & (1'b0 == exitcond_flatten1_reg_2483) & ~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_995 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter8) & (1'b0 == ap_pipeline_reg_pp3_iter7_p_i_reg_2497) & (1'b0 == outStream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter9) & (1'b0 == ap_pipeline_reg_pp3_iter8_p_i_reg_2497) & (1'b0 == outStream_V_data_V_1_ack_in))))) begin
        lineBuffer_1_we1 = 1'b1;
    end else begin
        lineBuffer_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp3_stage0) & (1'b1 == ap_enable_reg_pp3_iter0))) begin
        lineBuffer_2_address0 = x_assign_cast_fu_1661_p1;
    end else if (((1'b1 == ap_CS_fsm_pp2_stage0) & (1'b1 == ap_enable_reg_pp2_iter0))) begin
        lineBuffer_2_address0 = tmp_cast_fu_1113_p1;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b1 == ap_enable_reg_pp1_iter1))) begin
        lineBuffer_2_address0 = x1_cast_fu_978_p1;
    end else begin
        lineBuffer_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp2_stage0) & (1'b1 == ap_enable_reg_pp2_iter0)) | ((1'b1 == ap_CS_fsm_pp3_stage0) & ~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_995 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter8) & (1'b0 == ap_pipeline_reg_pp3_iter7_p_i_reg_2497) & (1'b0 == outStream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter9) & (1'b0 == ap_pipeline_reg_pp3_iter8_p_i_reg_2497) & (1'b0 == outStream_V_data_V_1_ack_in))) & (1'b1 == ap_enable_reg_pp3_iter0)) | ((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b1 == ap_enable_reg_pp1_iter1) & ~((1'b1 == ap_enable_reg_pp1_iter1) & (1'b0 == exitcond_flatten_reg_2192) & (inStream_V_data_V_0_vld_out == 1'b0))))) begin
        lineBuffer_2_ce0 = 1'b1;
    end else begin
        lineBuffer_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp3_stage0) & (1'b1 == ap_enable_reg_pp3_iter1) & ~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_995 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter8) & (1'b0 == ap_pipeline_reg_pp3_iter7_p_i_reg_2497) & (1'b0 == outStream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter9) & (1'b0 == ap_pipeline_reg_pp3_iter8_p_i_reg_2497) & (1'b0 == outStream_V_data_V_1_ack_in))))) begin
        lineBuffer_2_ce1 = 1'b1;
    end else begin
        lineBuffer_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b1 == ap_enable_reg_pp1_iter1) & ~((1'b1 == ap_enable_reg_pp1_iter1) & (1'b0 == exitcond_flatten_reg_2192) & (inStream_V_data_V_0_vld_out == 1'b0)) & ~(1'b0 == cond_mid2_reg_2206))) begin
        lineBuffer_2_we0 = 1'b1;
    end else begin
        lineBuffer_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp3_stage0) & (1'b1 == ap_enable_reg_pp3_iter1) & (1'b0 == exitcond_flatten1_reg_2483) & ~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_995 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter8) & (1'b0 == ap_pipeline_reg_pp3_iter7_p_i_reg_2497) & (1'b0 == outStream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter9) & (1'b0 == ap_pipeline_reg_pp3_iter8_p_i_reg_2497) & (1'b0 == outStream_V_data_V_1_ack_in))))) begin
        lineBuffer_2_we1 = 1'b1;
    end else begin
        lineBuffer_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp3_stage0) & (1'b1 == ap_enable_reg_pp3_iter0))) begin
        lineBuffer_3_address0 = x_assign_cast_fu_1661_p1;
    end else if (((1'b1 == ap_CS_fsm_pp2_stage0) & (1'b1 == ap_enable_reg_pp2_iter0))) begin
        lineBuffer_3_address0 = tmp_cast_fu_1113_p1;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b1 == ap_enable_reg_pp1_iter1))) begin
        lineBuffer_3_address0 = x1_cast_fu_978_p1;
    end else begin
        lineBuffer_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp2_stage0) & (1'b1 == ap_enable_reg_pp2_iter0)) | ((1'b1 == ap_CS_fsm_pp3_stage0) & ~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_995 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter8) & (1'b0 == ap_pipeline_reg_pp3_iter7_p_i_reg_2497) & (1'b0 == outStream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter9) & (1'b0 == ap_pipeline_reg_pp3_iter8_p_i_reg_2497) & (1'b0 == outStream_V_data_V_1_ack_in))) & (1'b1 == ap_enable_reg_pp3_iter0)) | ((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b1 == ap_enable_reg_pp1_iter1) & ~((1'b1 == ap_enable_reg_pp1_iter1) & (1'b0 == exitcond_flatten_reg_2192) & (inStream_V_data_V_0_vld_out == 1'b0))))) begin
        lineBuffer_3_ce0 = 1'b1;
    end else begin
        lineBuffer_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_995 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter8) & (1'b0 == ap_pipeline_reg_pp3_iter7_p_i_reg_2497) & (1'b0 == outStream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter9) & (1'b0 == ap_pipeline_reg_pp3_iter8_p_i_reg_2497) & (1'b0 == outStream_V_data_V_1_ack_in))) & (1'b1 == ap_enable_reg_pp3_iter2))) begin
        lineBuffer_3_ce1 = 1'b1;
    end else begin
        lineBuffer_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b1 == ap_enable_reg_pp1_iter1) & ~((1'b1 == ap_enable_reg_pp1_iter1) & (1'b0 == exitcond_flatten_reg_2192) & (inStream_V_data_V_0_vld_out == 1'b0)) & (1'b0 == cond_mid2_reg_2206))) begin
        lineBuffer_3_we0 = 1'b1;
    end else begin
        lineBuffer_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_995 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter8) & (1'b0 == ap_pipeline_reg_pp3_iter7_p_i_reg_2497) & (1'b0 == outStream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter9) & (1'b0 == ap_pipeline_reg_pp3_iter8_p_i_reg_2497) & (1'b0 == outStream_V_data_V_1_ack_in))) & (1'b1 == ap_enable_reg_pp3_iter2) & (1'b0 == ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483))) begin
        lineBuffer_3_we1 = 1'b1;
    end else begin
        lineBuffer_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp3_iter8) & (1'b0 == ap_pipeline_reg_pp3_iter7_p_i_reg_2497)) | ((1'b1 == ap_enable_reg_pp3_iter9) & (1'b0 == ap_pipeline_reg_pp3_iter8_p_i_reg_2497)))) begin
        outStream_TDATA_blk_n = outStream_V_data_V_1_state[1'b1];
    end else begin
        outStream_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == outStream_V_data_V_1_sel)) begin
        outStream_V_data_V_1_data_out = outStream_V_data_V_1_payload_B;
    end else begin
        outStream_V_data_V_1_data_out = outStream_V_data_V_1_payload_A;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp3_iter8) & (1'b0 == ap_pipeline_reg_pp3_iter7_p_i_reg_2497) & ~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_995 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter8) & (1'b0 == ap_pipeline_reg_pp3_iter7_p_i_reg_2497) & (1'b0 == outStream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter9) & (1'b0 == ap_pipeline_reg_pp3_iter8_p_i_reg_2497) & (1'b0 == outStream_V_data_V_1_ack_in))))) begin
        outStream_V_data_V_1_vld_in = 1'b1;
    end else begin
        outStream_V_data_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp3_iter8) & (1'b0 == ap_pipeline_reg_pp3_iter7_p_i_reg_2497) & ~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_995 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter8) & (1'b0 == ap_pipeline_reg_pp3_iter7_p_i_reg_2497) & (1'b0 == outStream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter9) & (1'b0 == ap_pipeline_reg_pp3_iter8_p_i_reg_2497) & (1'b0 == outStream_V_data_V_1_ack_in))))) begin
        outStream_V_dest_V_1_vld_in = 1'b1;
    end else begin
        outStream_V_dest_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp3_iter8) & (1'b0 == ap_pipeline_reg_pp3_iter7_p_i_reg_2497) & ~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_995 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter8) & (1'b0 == ap_pipeline_reg_pp3_iter7_p_i_reg_2497) & (1'b0 == outStream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter9) & (1'b0 == ap_pipeline_reg_pp3_iter8_p_i_reg_2497) & (1'b0 == outStream_V_data_V_1_ack_in))))) begin
        outStream_V_id_V_1_vld_in = 1'b1;
    end else begin
        outStream_V_id_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp3_iter8) & (1'b0 == ap_pipeline_reg_pp3_iter7_p_i_reg_2497) & ~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_995 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter8) & (1'b0 == ap_pipeline_reg_pp3_iter7_p_i_reg_2497) & (1'b0 == outStream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter9) & (1'b0 == ap_pipeline_reg_pp3_iter8_p_i_reg_2497) & (1'b0 == outStream_V_data_V_1_ack_in))))) begin
        outStream_V_keep_V_1_vld_in = 1'b1;
    end else begin
        outStream_V_keep_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == outStream_V_last_V_1_sel)) begin
        outStream_V_last_V_1_data_out = outStream_V_last_V_1_payload_B;
    end else begin
        outStream_V_last_V_1_data_out = outStream_V_last_V_1_payload_A;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp3_iter8) & (1'b0 == ap_pipeline_reg_pp3_iter7_p_i_reg_2497) & ~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_995 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter8) & (1'b0 == ap_pipeline_reg_pp3_iter7_p_i_reg_2497) & (1'b0 == outStream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter9) & (1'b0 == ap_pipeline_reg_pp3_iter8_p_i_reg_2497) & (1'b0 == outStream_V_data_V_1_ack_in))))) begin
        outStream_V_last_V_1_vld_in = 1'b1;
    end else begin
        outStream_V_last_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp3_iter8) & (1'b0 == ap_pipeline_reg_pp3_iter7_p_i_reg_2497) & ~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_995 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter8) & (1'b0 == ap_pipeline_reg_pp3_iter7_p_i_reg_2497) & (1'b0 == outStream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter9) & (1'b0 == ap_pipeline_reg_pp3_iter8_p_i_reg_2497) & (1'b0 == outStream_V_data_V_1_ack_in))))) begin
        outStream_V_strb_V_1_vld_in = 1'b1;
    end else begin
        outStream_V_strb_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp3_iter8) & (1'b0 == ap_pipeline_reg_pp3_iter7_p_i_reg_2497) & ~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_995 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter8) & (1'b0 == ap_pipeline_reg_pp3_iter7_p_i_reg_2497) & (1'b0 == outStream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter9) & (1'b0 == ap_pipeline_reg_pp3_iter8_p_i_reg_2497) & (1'b0 == outStream_V_data_V_1_ack_in))))) begin
        outStream_V_user_V_1_vld_in = 1'b1;
    end else begin
        outStream_V_user_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp3_iter2) & (1'b0 == ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483))) begin
        window_2_1_phi_fu_876_p4 = window_2_2_reg_861;
    end else begin
        window_2_1_phi_fu_876_p4 = window_2_1_reg_873;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp3_iter2) & (1'b0 == ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483))) begin
        window_2_2_phi_fu_864_p4 = window_2_3_reg_850;
    end else begin
        window_2_2_phi_fu_864_p4 = window_2_2_reg_861;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp3_iter2) & (1'b0 == ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483))) begin
        window_2_3_phi_fu_853_p4 = windowRightCol_2_reg_2745;
    end else begin
        window_2_3_phi_fu_853_p4 = window_2_3_reg_850;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp3_iter2) & (1'b0 == ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483))) begin
        window_3_1_phi_fu_841_p4 = window_3_2_reg_826;
    end else begin
        window_3_1_phi_fu_841_p4 = window_3_1_reg_838;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp3_iter2) & (1'b0 == ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483))) begin
        window_3_2_phi_fu_829_p4 = window_3_3_1_reg_815;
    end else begin
        window_3_2_phi_fu_829_p4 = window_3_2_reg_826;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp3_iter2) & (1'b0 == ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483))) begin
        window_3_3_1_phi_fu_818_p4 = windowRightCol_3_reg_2750;
    end else begin
        window_3_3_1_phi_fu_818_p4 = window_3_3_1_reg_815;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp3_iter2) & (1'b0 == ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483))) begin
        window_4_1_phi_fu_806_p4 = window_4_2_reg_792;
    end else begin
        window_4_1_phi_fu_806_p4 = window_4_1_reg_803;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp3_iter2) & (1'b0 == ap_pipeline_reg_pp3_iter1_exitcond_flatten1_reg_2483))) begin
        window_4_2_phi_fu_795_p4 = window_4_3_2_reg_2604;
    end else begin
        window_4_2_phi_fu_795_p4 = window_4_2_reg_792;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == exitcond1_reg_2183))) begin
        x_phi_fu_589_p4 = x_1_reg_2187;
    end else begin
        x_phi_fu_589_p4 = x_reg_585;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (~(ap_start == 1'b0)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if (~(~((1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == exitcond1_reg_2183) & (inStream_V_data_V_0_vld_out == 1'b0)) & (1'b1 == ap_enable_reg_pp0_iter0) & ~(1'b0 == exitcond1_fu_895_p2))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((~((1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == exitcond1_reg_2183) & (inStream_V_data_V_0_vld_out == 1'b0)) & (1'b1 == ap_enable_reg_pp0_iter0) & ~(1'b0 == exitcond1_fu_895_p2))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_pp1_stage0;
        end
        ap_ST_fsm_pp1_stage0 : begin
            if (~(~((1'b1 == ap_enable_reg_pp1_iter1) & (1'b0 == exitcond_flatten_reg_2192) & (inStream_V_data_V_0_vld_out == 1'b0)) & (1'b1 == ap_enable_reg_pp1_iter0) & ~(1'b0 == exitcond_flatten_fu_912_p2))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end else if ((~((1'b1 == ap_enable_reg_pp1_iter1) & (1'b0 == exitcond_flatten_reg_2192) & (inStream_V_data_V_0_vld_out == 1'b0)) & (1'b1 == ap_enable_reg_pp1_iter0) & ~(1'b0 == exitcond_flatten_fu_912_p2))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_pp2_stage0;
        end
        ap_ST_fsm_pp2_stage0 : begin
            if ((~((1'b1 == ap_enable_reg_pp2_iter2) & ~(1'b1 == ap_enable_reg_pp2_iter1)) & ~((1'b1 == ap_enable_reg_pp2_iter0) & ~(1'b0 == exitcond_flatten8_fu_1013_p2) & ~(1'b1 == ap_enable_reg_pp2_iter1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end else if (((1'b1 == ap_enable_reg_pp2_iter0) & ~(1'b0 == exitcond_flatten8_fu_1013_p2) & ~(1'b1 == ap_enable_reg_pp2_iter1))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_pp3_stage0;
        end
        ap_ST_fsm_pp3_stage0 : begin
            if ((~((1'b1 == ap_enable_reg_pp3_iter9) & ~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_995 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter8) & (1'b0 == ap_pipeline_reg_pp3_iter7_p_i_reg_2497) & (1'b0 == outStream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter9) & (1'b0 == ap_pipeline_reg_pp3_iter8_p_i_reg_2497) & (1'b0 == outStream_V_data_V_1_ack_in))) & ~(1'b1 == ap_enable_reg_pp3_iter8)) & ~((1'b1 == ap_CS_fsm_pp3_stage0) & (1'b1 == ap_enable_reg_pp3_iter1) & ~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_995 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter8) & (1'b0 == ap_pipeline_reg_pp3_iter7_p_i_reg_2497) & (1'b0 == outStream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter9) & (1'b0 == ap_pipeline_reg_pp3_iter8_p_i_reg_2497) & (1'b0 == outStream_V_data_V_1_ack_in))) & ~(1'b1 == ap_enable_reg_pp3_iter0) & ~(1'b1 == ap_enable_reg_pp3_iter2)))) begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage0;
            end else if ((((1'b1 == ap_enable_reg_pp3_iter9) & ~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_995 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter8) & (1'b0 == ap_pipeline_reg_pp3_iter7_p_i_reg_2497) & (1'b0 == outStream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter9) & (1'b0 == ap_pipeline_reg_pp3_iter8_p_i_reg_2497) & (1'b0 == outStream_V_data_V_1_ack_in))) & ~(1'b1 == ap_enable_reg_pp3_iter8)) | ((1'b1 == ap_CS_fsm_pp3_stage0) & (1'b1 == ap_enable_reg_pp3_iter1) & ~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_995 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter8) & (1'b0 == ap_pipeline_reg_pp3_iter7_p_i_reg_2497) & (1'b0 == outStream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter9) & (1'b0 == ap_pipeline_reg_pp3_iter8_p_i_reg_2497) & (1'b0 == outStream_V_data_V_1_ack_in))) & ~(1'b1 == ap_enable_reg_pp3_iter0) & ~(1'b1 == ap_enable_reg_pp3_iter2)))) begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage0;
            end
        end
        ap_ST_fsm_state22 : begin
            if (~(ap_condition_2592 == 1'b1)) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[ap_const_lv32_1];

assign ap_CS_fsm_pp1_stage0 = ap_CS_fsm[ap_const_lv32_3];

assign ap_CS_fsm_pp2_stage0 = ap_CS_fsm[ap_const_lv32_5];

assign ap_CS_fsm_pp3_stage0 = ap_CS_fsm[ap_const_lv32_7];

assign ap_CS_fsm_state1 = ap_CS_fsm[ap_const_lv32_0];

assign ap_CS_fsm_state11 = ap_CS_fsm[ap_const_lv32_6];

assign ap_CS_fsm_state22 = ap_CS_fsm[ap_const_lv32_8];

assign ap_CS_fsm_state4 = ap_CS_fsm[ap_const_lv32_2];

assign ap_CS_fsm_state7 = ap_CS_fsm[ap_const_lv32_4];

always @ (*) begin
    ap_condition_1006 = ~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_995 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter8) & (1'b0 == ap_pipeline_reg_pp3_iter7_p_i_reg_2497) & (1'b0 == outStream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter9) & (1'b0 == ap_pipeline_reg_pp3_iter8_p_i_reg_2497) & (1'b0 == outStream_V_data_V_1_ack_in)));
end

always @ (*) begin
    ap_condition_2592 = ((outStream_V_data_V_1_ack_in == 1'b0) | (outStream_V_keep_V_1_ack_in == 1'b0) | (outStream_V_strb_V_1_ack_in == 1'b0) | (outStream_V_user_V_1_ack_in == 1'b0) | (outStream_V_last_V_1_ack_in == 1'b0) | (outStream_V_id_V_1_ack_in == 1'b0) | (outStream_V_dest_V_1_ack_in == 1'b0));
end

always @ (*) begin
    ap_condition_995 = ((1'b0 == exitcond_flatten1_reg_2483) & ~(1'b0 == icmp_reg_2525) & (inStream_V_data_V_0_vld_out == 1'b0));
end

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign cond_fu_950_p2 = ((y_reg_608 == ap_const_lv3_2) ? 1'b1 : 1'b0);

assign cond_mid1_fu_944_p2 = ((y_s_fu_938_p2 == ap_const_lv3_2) ? 1'b1 : 1'b0);

assign cond_mid2_fu_956_p3 = ((exitcond_fu_924_p2[0:0] === 1'b1) ? cond_mid1_fu_944_p2 : cond_fu_950_p2);

assign exitcond1_fu_895_p2 = ((x_phi_fu_589_p4 == ap_const_lv4_8) ? 1'b1 : 1'b0);

assign exitcond2_fu_1025_p2 = ((x4_reg_748 == ap_const_lv3_5) ? 1'b1 : 1'b0);

assign exitcond3_fu_1573_p2 = ((x_assign_reg_781 == ap_const_lv4_8) ? 1'b1 : 1'b0);

assign exitcond_flatten1_fu_1561_p2 = ((indvar_flatten1_reg_759 == ap_const_lv7_40) ? 1'b1 : 1'b0);

assign exitcond_flatten8_fu_1013_p2 = ((indvar_flatten6_reg_630 == ap_const_lv4_9) ? 1'b1 : 1'b0);

assign exitcond_flatten_fu_912_p2 = ((indvar_flatten_reg_597 == ap_const_lv5_10) ? 1'b1 : 1'b0);

assign exitcond_fu_924_p2 = ((x1_reg_619 == ap_const_lv4_8) ? 1'b1 : 1'b0);

assign icmp1_fu_1603_p2 = ((tmp_1_fu_1593_p4 == ap_const_lv3_0) ? 1'b1 : 1'b0);

assign icmp2_fu_1619_p2 = ((tmp_3_fu_1609_p4 == ap_const_lv3_0) ? 1'b1 : 1'b0);

assign icmp3_fu_1679_p2 = ((tmp_4_fu_1669_p4 == ap_const_lv3_0) ? 1'b1 : 1'b0);

assign icmp_fu_1722_p2 = (($signed(tmp_27_fu_1712_p4) < $signed(26'b1)) ? 1'b1 : 1'b0);

assign inStream_TREADY = inStream_V_dest_V_0_state[1'b1];

assign inStream_V_data_V_0_ack_in = inStream_V_data_V_0_state[1'b1];

assign inStream_V_data_V_0_load_A = (inStream_V_data_V_0_state_cmp_full & ~inStream_V_data_V_0_sel_wr);

assign inStream_V_data_V_0_load_B = (inStream_V_data_V_0_sel_wr & inStream_V_data_V_0_state_cmp_full);

assign inStream_V_data_V_0_sel = inStream_V_data_V_0_sel_rd;

assign inStream_V_data_V_0_state_cmp_full = ((inStream_V_data_V_0_state != ap_const_lv2_1) ? 1'b1 : 1'b0);

assign inStream_V_data_V_0_vld_in = inStream_TVALID;

assign inStream_V_data_V_0_vld_out = inStream_V_data_V_0_state[1'b0];

assign inStream_V_dest_V_0_vld_in = inStream_TVALID;

assign indvar_flatten_next1_fu_1567_p2 = (indvar_flatten1_reg_759 + ap_const_lv7_1);

assign indvar_flatten_next7_fu_1019_p2 = (indvar_flatten6_reg_630 + ap_const_lv4_1);

assign indvar_flatten_next_fu_918_p2 = (indvar_flatten_reg_597 + ap_const_lv5_1);

assign lineBuffer_0_address0 = x_assign_cast_fu_1661_p1;

assign outStream_TDATA = outStream_V_data_V_1_data_out;

assign outStream_TDEST = outStream_V_dest_V_1_data_out;

assign outStream_TID = outStream_V_id_V_1_data_out;

assign outStream_TKEEP = outStream_V_keep_V_1_data_out;

assign outStream_TLAST = outStream_V_last_V_1_data_out;

assign outStream_TSTRB = outStream_V_strb_V_1_data_out;

assign outStream_TUSER = outStream_V_user_V_1_data_out;

assign outStream_TVALID = outStream_V_dest_V_1_state[1'b0];

assign outStream_V_data_V_1_ack_in = outStream_V_data_V_1_state[1'b1];

assign outStream_V_data_V_1_ack_out = outStream_TREADY;

assign outStream_V_data_V_1_load_A = (outStream_V_data_V_1_state_cmp_full & ~outStream_V_data_V_1_sel_wr);

assign outStream_V_data_V_1_load_B = (outStream_V_data_V_1_sel_wr & outStream_V_data_V_1_state_cmp_full);

assign outStream_V_data_V_1_sel = outStream_V_data_V_1_sel_rd;

assign outStream_V_data_V_1_state_cmp_full = ((outStream_V_data_V_1_state != ap_const_lv2_1) ? 1'b1 : 1'b0);

assign outStream_V_data_V_1_vld_out = outStream_V_data_V_1_state[1'b0];

assign outStream_V_dest_V_1_ack_in = outStream_V_dest_V_1_state[1'b1];

assign outStream_V_dest_V_1_ack_out = outStream_TREADY;

assign outStream_V_dest_V_1_data_out = ap_const_lv6_0;

assign outStream_V_dest_V_1_sel = outStream_V_dest_V_1_sel_rd;

assign outStream_V_dest_V_1_vld_out = outStream_V_dest_V_1_state[1'b0];

assign outStream_V_id_V_1_ack_in = outStream_V_id_V_1_state[1'b1];

assign outStream_V_id_V_1_ack_out = outStream_TREADY;

assign outStream_V_id_V_1_data_out = ap_const_lv5_0;

assign outStream_V_id_V_1_sel = outStream_V_id_V_1_sel_rd;

assign outStream_V_id_V_1_vld_out = outStream_V_id_V_1_state[1'b0];

assign outStream_V_keep_V_1_ack_in = outStream_V_keep_V_1_state[1'b1];

assign outStream_V_keep_V_1_ack_out = outStream_TREADY;

assign outStream_V_keep_V_1_data_out = ap_const_lv4_F;

assign outStream_V_keep_V_1_sel = outStream_V_keep_V_1_sel_rd;

assign outStream_V_keep_V_1_vld_out = outStream_V_keep_V_1_state[1'b0];

assign outStream_V_last_V_1_ack_in = outStream_V_last_V_1_state[1'b1];

assign outStream_V_last_V_1_ack_out = outStream_TREADY;

assign outStream_V_last_V_1_load_A = (outStream_V_last_V_1_state_cmp_full & ~outStream_V_last_V_1_sel_wr);

assign outStream_V_last_V_1_load_B = (outStream_V_last_V_1_sel_wr & outStream_V_last_V_1_state_cmp_full);

assign outStream_V_last_V_1_sel = outStream_V_last_V_1_sel_rd;

assign outStream_V_last_V_1_state_cmp_full = ((outStream_V_last_V_1_state != ap_const_lv2_1) ? 1'b1 : 1'b0);

assign outStream_V_last_V_1_vld_out = outStream_V_last_V_1_state[1'b0];

assign outStream_V_strb_V_1_ack_in = outStream_V_strb_V_1_state[1'b1];

assign outStream_V_strb_V_1_ack_out = outStream_TREADY;

assign outStream_V_strb_V_1_data_out = ap_const_lv4_0;

assign outStream_V_strb_V_1_sel = outStream_V_strb_V_1_sel_rd;

assign outStream_V_strb_V_1_vld_out = outStream_V_strb_V_1_state[1'b0];

assign outStream_V_user_V_1_ack_in = outStream_V_user_V_1_state[1'b1];

assign outStream_V_user_V_1_ack_out = outStream_TREADY;

assign outStream_V_user_V_1_data_out = ap_const_lv2_0;

assign outStream_V_user_V_1_sel = outStream_V_user_V_1_sel_rd;

assign outStream_V_user_V_1_vld_out = outStream_V_user_V_1_state[1'b0];

assign p_i_fu_1703_p2 = (tmp4_fu_1697_p2 | tmp3_fu_1691_p2);

assign readCount_fu_1728_p2 = (readCount_1_fu_282 + ap_const_lv32_1);

assign sel_tmp10_fu_1007_p2 = (sel_tmp4_fu_995_p2 & sel_tmp5_fu_1001_p2);

assign sel_tmp11_fu_1189_p2 = (tmp1_reg_2303 & ap_pipeline_reg_pp2_iter1_sel_tmp2_mid2_reg_2251);

assign sel_tmp12_fu_1201_p2 = (ap_pipeline_reg_pp2_iter1_sel_tmp2_mid2_reg_2251 & sel_tmp6_reg_2309);

assign sel_tmp13_fu_1213_p2 = (ap_pipeline_reg_pp2_iter1_sel_tmp18_mid2_reg_2259 & sel_tmp6_reg_2309);

assign sel_tmp14_fu_1161_p2 = ((x4_mid2_reg_2235 == ap_const_lv3_2) ? 1'b1 : 1'b0);

assign sel_tmp15_fu_1225_p2 = (ap_pipeline_reg_pp2_iter1_sel_tmp_mid2_reg_2243 & sel_tmp14_reg_2316);

assign sel_tmp16_fu_1237_p2 = (ap_pipeline_reg_pp2_iter1_sel_tmp2_mid2_reg_2251 & sel_tmp14_reg_2316);

assign sel_tmp16_mid1_fu_1073_p2 = ((y_1_fu_1039_p2 != ap_const_lv3_2) ? 1'b1 : 1'b0);

assign sel_tmp17_fu_1249_p2 = (ap_pipeline_reg_pp2_iter1_sel_tmp18_mid2_reg_2259 & sel_tmp14_reg_2316);

assign sel_tmp17_mid1_fu_1079_p2 = ((y_1_fu_1039_p2 != ap_const_lv3_3) ? 1'b1 : 1'b0);

assign sel_tmp18_mid1_fu_1085_p2 = (sel_tmp16_mid1_fu_1073_p2 & sel_tmp17_mid1_fu_1079_p2);

assign sel_tmp18_mid2_fu_1091_p3 = ((exitcond2_fu_1025_p2[0:0] === 1'b1) ? sel_tmp18_mid1_fu_1085_p2 : sel_tmp10_fu_1007_p2);

assign sel_tmp1_fu_1126_p3 = ((sel_tmp_mid2_reg_2243[0:0] === 1'b1) ? lineBuffer_1_q0 : lineBuffer_3_q0);

assign sel_tmp2_fu_989_p2 = ((y3_reg_641 == ap_const_lv3_3) ? 1'b1 : 1'b0);

assign sel_tmp2_mid1_fu_1059_p2 = ((y_1_fu_1039_p2 == ap_const_lv3_3) ? 1'b1 : 1'b0);

assign sel_tmp2_mid2_fu_1065_p3 = ((exitcond2_fu_1025_p2[0:0] === 1'b1) ? sel_tmp2_mid1_fu_1059_p2 : sel_tmp2_fu_989_p2);

assign sel_tmp3_fu_1166_p2 = (tmp1_reg_2303 & ap_pipeline_reg_pp2_iter1_sel_tmp_mid2_reg_2243);

assign sel_tmp4_fu_995_p2 = ((y3_reg_641 != ap_const_lv3_2) ? 1'b1 : 1'b0);

assign sel_tmp5_fu_1001_p2 = ((y3_reg_641 != ap_const_lv3_3) ? 1'b1 : 1'b0);

assign sel_tmp6_fu_1156_p2 = ((x4_mid2_reg_2235 == ap_const_lv3_3) ? 1'b1 : 1'b0);

assign sel_tmp7_fu_1140_p2 = ((x4_mid2_reg_2235 != ap_const_lv3_2) ? 1'b1 : 1'b0);

assign sel_tmp8_fu_1177_p2 = (ap_pipeline_reg_pp2_iter1_sel_tmp_mid2_reg_2243 & sel_tmp6_reg_2309);

assign sel_tmp9_fu_1145_p2 = ((x4_mid2_reg_2235 != ap_const_lv3_3) ? 1'b1 : 1'b0);

assign sel_tmp_fu_983_p2 = ((y3_reg_641 == ap_const_lv3_2) ? 1'b1 : 1'b0);

assign sel_tmp_mid1_fu_1045_p2 = ((y_1_fu_1039_p2 == ap_const_lv3_2) ? 1'b1 : 1'b0);

assign sel_tmp_mid2_fu_1051_p3 = ((exitcond2_fu_1025_p2[0:0] === 1'b1) ? sel_tmp_mid1_fu_1045_p2 : sel_tmp_fu_983_p2);

assign tmp10_fu_2084_p2 = (tmp2_reg_2845 + tmp_9_1_1_i_reg_2775);

assign tmp11_fu_2088_p2 = (tmp_9_2_i_reg_2785 + tmp_9_2_1_i_reg_2790);

assign tmp12_fu_2092_p2 = (tmp11_fu_2088_p2 + tmp_9_1_4_i_reg_2780);

assign tmp13_fu_2097_p2 = (tmp12_fu_2092_p2 + tmp10_fu_2084_p2);

assign tmp14_fu_2161_p2 = (tmp13_reg_2865 + tmp9_reg_2860);

assign tmp15_fu_2103_p2 = (tmp_9_2_3_i_reg_2800 + tmp_9_2_4_i_reg_2805);

assign tmp16_fu_2107_p2 = (tmp15_fu_2103_p2 + tmp_9_2_2_i_reg_2795);

assign tmp17_fu_2112_p2 = (tmp_9_3_1_i_reg_2815 + tmp_9_3_2_i_reg_2820);

assign tmp18_fu_2116_p2 = (tmp17_fu_2112_p2 + tmp_9_3_i_reg_2810);

assign tmp19_fu_2121_p2 = (tmp18_fu_2116_p2 + tmp16_fu_2107_p2);

assign tmp1_fu_1150_p2 = (sel_tmp7_fu_1140_p2 & sel_tmp9_fu_1145_p2);

assign tmp20_fu_2053_p2 = (grp_fu_1986_p2 + grp_fu_1992_p2);

assign tmp21_fu_2127_p2 = (tmp20_reg_2850 + tmp_9_3_3_i_reg_2825);

assign tmp22_fu_2131_p2 = (tmp_9_4_1_i_reg_2830 + tmp_9_4_2_i_reg_2835);

assign tmp23_fu_2059_p2 = (grp_fu_2010_p2 + grp_fu_2016_p2);

assign tmp24_fu_2135_p2 = (tmp23_reg_2855 + tmp22_fu_2131_p2);

assign tmp25_fu_2140_p2 = (tmp24_fu_2135_p2 + tmp21_fu_2127_p2);

assign tmp26_fu_2146_p2 = (tmp25_fu_2140_p2 + tmp19_fu_2121_p2);

assign tmp2_fu_2047_p2 = (grp_fu_1914_p2 + grp_fu_1920_p2);

assign tmp3_fu_1691_p2 = (icmp3_fu_1679_p2 | tmp_i_mid2_fu_1625_p3);

assign tmp4_fu_1697_p2 = (tmp_1_i_fu_1685_p2 | tmp_2_i_mid2_fu_1645_p3);

assign tmp5_fu_2041_p2 = (grp_fu_1872_p2 + grp_fu_1884_p2);

assign tmp6_fu_2065_p2 = (tmp5_reg_2840 + tmp_9_0_1_i_reg_2755);

assign tmp7_fu_2069_p2 = (tmp_9_0_4_i_reg_2765 + tmp_9_1_i_reg_2770);

assign tmp8_fu_2073_p2 = (tmp7_fu_2069_p2 + tmp_9_0_3_i_reg_2760);

assign tmp9_fu_2078_p2 = (tmp8_fu_2073_p2 + tmp6_fu_2065_p2);

assign tmp_1_fu_1593_p4 = {{y_2_fu_1587_p2[ap_const_lv32_3 : ap_const_lv32_1]}};

assign tmp_1_i_fu_1685_p2 = ((x_assign_mid2_fu_1579_p3 > ap_const_lv4_5) ? 1'b1 : 1'b0);

assign tmp_27_fu_1712_p4 = {{readCount_1_fu_282[ap_const_lv32_1F : ap_const_lv32_6]}};

assign tmp_2_i_fu_1639_p2 = ((y_assign_reg_770 > ap_const_lv4_5) ? 1'b1 : 1'b0);

assign tmp_2_i_mid1_fu_1633_p2 = ((y_2_fu_1587_p2 > ap_const_lv4_5) ? 1'b1 : 1'b0);

assign tmp_2_i_mid2_fu_1645_p3 = ((exitcond3_fu_1573_p2[0:0] === 1'b1) ? tmp_2_i_mid1_fu_1633_p2 : tmp_2_i_fu_1639_p2);

assign tmp_3_fu_1609_p4 = {{y_assign_reg_770[ap_const_lv32_3 : ap_const_lv32_1]}};

assign tmp_4_fu_1669_p4 = {{x_assign_mid2_fu_1579_p3[ap_const_lv32_3 : ap_const_lv32_1]}};

assign tmp_cast_fu_1113_p1 = tmp_s_fu_1107_p2;

assign tmp_data_V_2_fu_2165_p2 = (tmp26_reg_2870 + tmp14_fu_2161_p2);

assign tmp_i_mid2_fu_1625_p3 = ((exitcond3_fu_1573_p2[0:0] === 1'b1) ? icmp1_fu_1603_p2 : icmp2_fu_1619_p2);

assign tmp_last_V_fu_2171_p2 = ((writeCount_fu_2155_p2 == ap_const_lv32_10) ? 1'b1 : 1'b0);

assign tmp_s_fu_1107_p2 = (x4_mid2_fu_1031_p3 + ap_const_lv3_3);

assign window_4_2_2_fu_1133_p3 = ((sel_tmp2_mid2_reg_2251[0:0] === 1'b1) ? lineBuffer_2_q0 : sel_tmp1_fu_1126_p3);

assign window_4_4_11_fu_1261_p3 = ((sel_tmp13_fu_1213_p2[0:0] === 1'b1) ? window_4_2_2_reg_2290 : window_4_4_32_reg_652);

assign window_4_4_12_fu_1268_p3 = ((sel_tmp15_fu_1225_p2[0:0] === 1'b1) ? window_4_4_32_reg_652 : window_4_4_11_fu_1261_p3);

assign window_4_4_13_fu_1276_p3 = ((sel_tmp16_fu_1237_p2[0:0] === 1'b1) ? window_4_4_32_reg_652 : window_4_4_12_fu_1268_p3);

assign window_4_4_14_fu_1284_p3 = ((sel_tmp17_fu_1249_p2[0:0] === 1'b1) ? window_4_4_32_reg_652 : window_4_4_13_fu_1276_p3);

assign window_4_4_16_fu_1292_p3 = ((sel_tmp17_fu_1249_p2[0:0] === 1'b1) ? window_4_2_2_reg_2290 : window_4_4_1_reg_664);

assign window_4_4_18_fu_1299_p3 = ((sel_tmp11_fu_1189_p2[0:0] === 1'b1) ? window_4_2_2_reg_2290 : window_4_4_10_reg_676);

assign window_4_4_19_fu_1306_p3 = ((sel_tmp12_fu_1201_p2[0:0] === 1'b1) ? window_4_4_10_reg_676 : window_4_4_18_fu_1299_p3);

assign window_4_4_20_fu_1314_p3 = ((sel_tmp13_fu_1213_p2[0:0] === 1'b1) ? window_4_4_10_reg_676 : window_4_4_19_fu_1306_p3);

assign window_4_4_21_fu_1322_p3 = ((sel_tmp15_fu_1225_p2[0:0] === 1'b1) ? window_4_4_10_reg_676 : window_4_4_20_fu_1314_p3);

assign window_4_4_22_fu_1330_p3 = ((sel_tmp16_fu_1237_p2[0:0] === 1'b1) ? window_4_4_10_reg_676 : window_4_4_21_fu_1322_p3);

assign window_4_4_23_fu_1338_p3 = ((sel_tmp17_fu_1249_p2[0:0] === 1'b1) ? window_4_4_10_reg_676 : window_4_4_22_fu_1330_p3);

assign window_4_4_25_fu_1346_p3 = ((sel_tmp12_fu_1201_p2[0:0] === 1'b1) ? window_4_2_2_reg_2290 : window_4_4_15_reg_688);

assign window_4_4_26_fu_1353_p3 = ((sel_tmp13_fu_1213_p2[0:0] === 1'b1) ? window_4_4_15_reg_688 : window_4_4_25_fu_1346_p3);

assign window_4_4_27_fu_1361_p3 = ((sel_tmp15_fu_1225_p2[0:0] === 1'b1) ? window_4_4_15_reg_688 : window_4_4_26_fu_1353_p3);

assign window_4_4_28_fu_1369_p3 = ((sel_tmp16_fu_1237_p2[0:0] === 1'b1) ? window_4_4_15_reg_688 : window_4_4_27_fu_1361_p3);

assign window_4_4_29_fu_1377_p3 = ((sel_tmp17_fu_1249_p2[0:0] === 1'b1) ? window_4_4_15_reg_688 : window_4_4_28_fu_1369_p3);

assign window_4_4_2_fu_1170_p3 = ((sel_tmp3_fu_1166_p2[0:0] === 1'b1) ? window_4_4_fu_206 : window_4_2_2_reg_2290);

assign window_4_4_33_fu_1385_p3 = ((sel_tmp16_fu_1237_p2[0:0] === 1'b1) ? window_4_2_2_reg_2290 : window_4_4_17_reg_700);

assign window_4_4_34_fu_1392_p3 = ((sel_tmp17_fu_1249_p2[0:0] === 1'b1) ? window_4_4_17_reg_700 : window_4_4_33_fu_1385_p3);

assign window_4_4_35_fu_1400_p3 = ((sel_tmp3_fu_1166_p2[0:0] === 1'b1) ? window_4_2_2_reg_2290 : window_2_4_1_reg_712);

assign window_4_4_36_fu_1407_p3 = ((sel_tmp8_fu_1177_p2[0:0] === 1'b1) ? window_2_4_1_reg_712 : window_4_4_35_fu_1400_p3);

assign window_4_4_37_fu_1415_p3 = ((sel_tmp11_fu_1189_p2[0:0] === 1'b1) ? window_2_4_1_reg_712 : window_4_4_36_fu_1407_p3);

assign window_4_4_38_fu_1423_p3 = ((sel_tmp12_fu_1201_p2[0:0] === 1'b1) ? window_2_4_1_reg_712 : window_4_4_37_fu_1415_p3);

assign window_4_4_39_fu_1431_p3 = ((sel_tmp13_fu_1213_p2[0:0] === 1'b1) ? window_2_4_1_reg_712 : window_4_4_38_fu_1423_p3);

assign window_4_4_3_fu_1181_p3 = ((sel_tmp8_fu_1177_p2[0:0] === 1'b1) ? window_4_4_fu_206 : window_4_4_2_fu_1170_p3);

assign window_4_4_40_fu_1439_p3 = ((sel_tmp15_fu_1225_p2[0:0] === 1'b1) ? window_2_4_1_reg_712 : window_4_4_39_fu_1431_p3);

assign window_4_4_41_fu_1447_p3 = ((sel_tmp16_fu_1237_p2[0:0] === 1'b1) ? window_2_4_1_reg_712 : window_4_4_40_fu_1439_p3);

assign window_4_4_42_fu_1455_p3 = ((sel_tmp17_fu_1249_p2[0:0] === 1'b1) ? window_2_4_1_reg_712 : window_4_4_41_fu_1447_p3);

assign window_4_4_43_fu_1463_p3 = ((sel_tmp8_fu_1177_p2[0:0] === 1'b1) ? window_4_2_2_reg_2290 : window_4_4_24_reg_724);

assign window_4_4_44_fu_1470_p3 = ((sel_tmp11_fu_1189_p2[0:0] === 1'b1) ? window_4_4_24_reg_724 : window_4_4_43_fu_1463_p3);

assign window_4_4_45_fu_1478_p3 = ((sel_tmp12_fu_1201_p2[0:0] === 1'b1) ? window_4_4_24_reg_724 : window_4_4_44_fu_1470_p3);

assign window_4_4_46_fu_1486_p3 = ((sel_tmp13_fu_1213_p2[0:0] === 1'b1) ? window_4_4_24_reg_724 : window_4_4_45_fu_1478_p3);

assign window_4_4_47_fu_1494_p3 = ((sel_tmp15_fu_1225_p2[0:0] === 1'b1) ? window_4_4_24_reg_724 : window_4_4_46_fu_1486_p3);

assign window_4_4_48_fu_1502_p3 = ((sel_tmp16_fu_1237_p2[0:0] === 1'b1) ? window_4_4_24_reg_724 : window_4_4_47_fu_1494_p3);

assign window_4_4_49_fu_1510_p3 = ((sel_tmp17_fu_1249_p2[0:0] === 1'b1) ? window_4_4_24_reg_724 : window_4_4_48_fu_1502_p3);

assign window_4_4_4_fu_1193_p3 = ((sel_tmp11_fu_1189_p2[0:0] === 1'b1) ? window_4_4_fu_206 : window_4_4_3_fu_1181_p3);

assign window_4_4_50_fu_1518_p3 = ((sel_tmp15_fu_1225_p2[0:0] === 1'b1) ? window_4_2_2_reg_2290 : window_4_4_30_reg_736);

assign window_4_4_51_fu_1525_p3 = ((sel_tmp16_fu_1237_p2[0:0] === 1'b1) ? window_4_4_30_reg_736 : window_4_4_50_fu_1518_p3);

assign window_4_4_52_fu_1533_p3 = ((sel_tmp17_fu_1249_p2[0:0] === 1'b1) ? window_4_4_30_reg_736 : window_4_4_51_fu_1525_p3);

assign window_4_4_5_fu_1205_p3 = ((sel_tmp12_fu_1201_p2[0:0] === 1'b1) ? window_4_4_fu_206 : window_4_4_4_fu_1193_p3);

assign window_4_4_6_fu_1217_p3 = ((sel_tmp13_fu_1213_p2[0:0] === 1'b1) ? window_4_4_fu_206 : window_4_4_5_fu_1205_p3);

assign window_4_4_7_fu_1229_p3 = ((sel_tmp15_fu_1225_p2[0:0] === 1'b1) ? window_4_4_fu_206 : window_4_4_6_fu_1217_p3);

assign window_4_4_8_fu_1241_p3 = ((sel_tmp16_fu_1237_p2[0:0] === 1'b1) ? window_4_4_fu_206 : window_4_4_7_fu_1229_p3);

assign window_4_4_9_fu_1253_p3 = ((sel_tmp17_fu_1249_p2[0:0] === 1'b1) ? window_4_4_fu_206 : window_4_4_8_fu_1241_p3);

assign writeCount_fu_2155_p2 = (writeCount_1_fu_278 + ap_const_lv32_1);

assign x1_cast_fu_978_p1 = x1_mid2_reg_2201;

assign x1_mid2_fu_930_p3 = ((exitcond_fu_924_p2[0:0] === 1'b1) ? ap_const_lv4_0 : x1_reg_619);

assign x4_mid2_fu_1031_p3 = ((exitcond2_fu_1025_p2[0:0] === 1'b1) ? ap_const_lv3_2 : x4_reg_748);

assign x_1_fu_901_p2 = (x_phi_fu_589_p4 + ap_const_lv4_1);

assign x_2_fu_972_p2 = (x1_mid2_fu_930_p3 + ap_const_lv4_1);

assign x_3_fu_1120_p2 = (x4_mid2_fu_1031_p3 + ap_const_lv3_1);

assign x_4_fu_1739_p2 = (x_assign_mid2_fu_1579_p3 + ap_const_lv4_1);

assign x_assign_cast_fu_1661_p1 = x_assign_mid2_fu_1579_p3;

assign x_assign_mid2_fu_1579_p3 = ((exitcond3_fu_1573_p2[0:0] === 1'b1) ? ap_const_lv4_0 : x_assign_reg_781);

assign x_cast_fu_907_p1 = x_reg_585;

assign y3_mid2_fu_1099_p3 = ((exitcond2_fu_1025_p2[0:0] === 1'b1) ? y_1_fu_1039_p2 : y3_reg_641);

assign y_1_fu_1039_p2 = (y3_reg_641 + ap_const_lv3_1);

assign y_2_fu_1587_p2 = (y_assign_reg_770 + ap_const_lv4_1);

assign y_assign_mid2_fu_1653_p3 = ((exitcond3_fu_1573_p2[0:0] === 1'b1) ? y_2_fu_1587_p2 : y_assign_reg_770);

assign y_mid2_fu_964_p3 = ((exitcond_fu_924_p2[0:0] === 1'b1) ? y_s_fu_938_p2 : y_reg_608);

assign y_s_fu_938_p2 = (y_reg_608 + ap_const_lv3_1);

endmodule //cnn_2d_conv_d8x8_k5x5
