// Seed: 1695749209
module module_0 (
    output tri   id_0,
    input  tri1  id_1,
    input  uwire id_2
    , id_5,
    output wor   id_3
);
  assign id_5 = 1;
  assign module_1.type_2 = 0;
endmodule
module module_1 (
    output wor id_0,
    output uwire id_1,
    inout tri id_2,
    input tri id_3,
    output wire id_4,
    output wire id_5,
    input supply0 id_6,
    output tri id_7,
    inout tri1 id_8,
    input supply0 id_9
    , id_16,
    output supply1 id_10,
    input tri id_11,
    output wand id_12,
    input tri id_13,
    input wor id_14
);
  initial id_0 = id_16;
  xor primCall (id_5, id_3, id_8, id_13, id_11, id_16, id_9, id_2, id_6, id_14);
  module_0 modCall_1 (
      id_16,
      id_9,
      id_14,
      id_5
  );
endmodule
