module rom(addr,data,rd_en,cs);
input[2:0] addr;
input rd_en,cs;
output reg[7:0]data;
always@(addr or rd_en or cs)
begin
case(addr)
0:data=22;
1:data=45;
.....
7:data=60;
endcase
endmodule
//data can be only be read not changed during execution
