ARM GAS  /tmp/ccP4G5CZ.s 			page 1


   1              		.cpu cortex-m3
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 4
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"gd32f1x0_timer.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.timer_deinit,"ax",%progbits
  16              		.align	1
  17              		.global	timer_deinit
  18              		.arch armv7-m
  19              		.syntax unified
  20              		.thumb
  21              		.thumb_func
  22              		.fpu softvfp
  24              	timer_deinit:
  25              	.LVL0:
  26              	.LFB56:
  27              		.file 1 "Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c"
   1:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** /*!
   2:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \file  gd32f1x0_timer.c
   3:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \brief TIMER driver
   4:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** */
   5:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** 
   6:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** /*
   7:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     Copyright (C) 2017 GigaDevice
   8:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** 
   9:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     2014-12-26, V1.0.0, platform GD32F1x0(x=3,5)
  10:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     2016-01-15, V2.0.0, platform GD32F1x0(x=3,5,7,9)
  11:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     2016-04-30, V3.0.0, firmware update for GD32F1x0(x=3,5,7,9)
  12:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     2017-06-19, V3.1.0, firmware update for GD32F1x0(x=3,5,7,9)
  13:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** */
  14:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** 
  15:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** #include "gd32f1x0_timer.h"
  16:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** 
  17:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** /*!
  18:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \brief      deinit a timer
  19:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \param[in]  timer_periph: TIMERx(x=0,1,2,5,13,14,15,16)
  20:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \param[out] none
  21:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \retval     none
  22:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** */
  23:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** void timer_deinit(uint32_t timer_periph)
  24:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** {
  28              		.loc 1 24 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  25:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     switch(timer_periph){
  32              		.loc 1 25 5 view .LVU1
  24:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     switch(timer_periph){
ARM GAS  /tmp/ccP4G5CZ.s 			page 2


  33              		.loc 1 24 1 is_stmt 0 view .LVU2
  34 0000 08B5     		push	{r3, lr}
  35              	.LCFI0:
  36              		.cfi_def_cfa_offset 8
  37              		.cfi_offset 3, -8
  38              		.cfi_offset 14, -4
  39              		.loc 1 25 5 view .LVU3
  40 0002 2D4B     		ldr	r3, .L14
  41 0004 9842     		cmp	r0, r3
  42 0006 29D0     		beq	.L2
  43 0008 16D8     		bhi	.L3
  44 000a A3F58E33 		sub	r3, r3, #72704
  45 000e 9842     		cmp	r0, r3
  46 0010 3CD0     		beq	.L4
  47 0012 07D8     		bhi	.L5
  48 0014 B0F1804F 		cmp	r0, #1073741824
  49 0018 2AD0     		beq	.L6
  50 001a A3F54063 		sub	r3, r3, #3072
  51 001e 9842     		cmp	r0, r3
  52 0020 2DD0     		beq	.L7
  53              	.L1:
  26:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     case TIMER0:
  27:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         /* reset TIMER0 */
  28:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         rcu_periph_reset_enable(RCU_TIMER0RST);
  29:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         rcu_periph_reset_disable(RCU_TIMER0RST);
  30:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         break;
  31:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     case TIMER1:
  32:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         /* reset TIMER1 */
  33:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         rcu_periph_reset_enable(RCU_TIMER1RST);
  34:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         rcu_periph_reset_disable(RCU_TIMER1RST);
  35:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         break;
  36:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     case TIMER2:
  37:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         /* reset TIMER2 */
  38:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         rcu_periph_reset_enable(RCU_TIMER2RST);
  39:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         rcu_periph_reset_disable(RCU_TIMER2RST);
  40:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         break;
  41:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     case TIMER5:
  42:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         /* reset TIMER5 */
  43:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         rcu_periph_reset_enable(RCU_TIMER5RST);
  44:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         rcu_periph_reset_disable(RCU_TIMER5RST);
  45:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         break;
  46:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     case TIMER13:
  47:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         /* reset TIMER13 */
  48:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         rcu_periph_reset_enable(RCU_TIMER13RST);
  49:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         rcu_periph_reset_disable(RCU_TIMER13RST);
  50:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         break;
  51:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     case TIMER14:
  52:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         /* reset TIMER14 */
  53:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         rcu_periph_reset_enable(RCU_TIMER14RST);
  54:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         rcu_periph_reset_disable(RCU_TIMER14RST);
  55:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         break;
  56:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     case TIMER15:
  57:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         /* reset TIMER15 */
  58:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         rcu_periph_reset_enable(RCU_TIMER15RST);
  59:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         rcu_periph_reset_disable(RCU_TIMER15RST);
  60:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         break;
  61:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     case TIMER16:
ARM GAS  /tmp/ccP4G5CZ.s 			page 3


  62:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         /* reset TIMER16 */
  63:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         rcu_periph_reset_enable(RCU_TIMER16RST);
  64:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         rcu_periph_reset_disable(RCU_TIMER16RST);
  65:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         break;
  66:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     default:
  67:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         break;
  68:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     }
  69:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** }
  54              		.loc 1 69 1 view .LVU4
  55 0022 08BD     		pop	{r3, pc}
  56              	.L5:
  25:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     case TIMER0:
  57              		.loc 1 25 5 view .LVU5
  58 0024 254B     		ldr	r3, .L14+4
  59 0026 9842     		cmp	r0, r3
  60 0028 FBD1     		bne	.L1
  48:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         rcu_periph_reset_disable(RCU_TIMER13RST);
  61              		.loc 1 48 9 is_stmt 1 view .LVU6
  62 002a 4FF48160 		mov	r0, #1032
  63              	.LVL1:
  48:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         rcu_periph_reset_disable(RCU_TIMER13RST);
  64              		.loc 1 48 9 is_stmt 0 view .LVU7
  65 002e FFF7FEFF 		bl	rcu_periph_reset_enable
  66              	.LVL2:
  49:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         break;
  67              		.loc 1 49 9 is_stmt 1 view .LVU8
  68 0032 4FF48160 		mov	r0, #1032
  69 0036 17E0     		b	.L13
  70              	.LVL3:
  71              	.L3:
  25:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     case TIMER0:
  72              		.loc 1 25 5 is_stmt 0 view .LVU9
  73 0038 214B     		ldr	r3, .L14+8
  74 003a 9842     		cmp	r0, r3
  75 003c 2DD0     		beq	.L10
  76 003e 03F58063 		add	r3, r3, #1024
  77 0042 9842     		cmp	r0, r3
  78 0044 30D0     		beq	.L11
  79 0046 A3F50063 		sub	r3, r3, #2048
  80 004a 9842     		cmp	r0, r3
  81 004c E9D1     		bne	.L1
  53:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         rcu_periph_reset_disable(RCU_TIMER14RST);
  82              		.loc 1 53 9 is_stmt 1 view .LVU10
  83 004e 4FF44470 		mov	r0, #784
  84              	.LVL4:
  53:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         rcu_periph_reset_disable(RCU_TIMER14RST);
  85              		.loc 1 53 9 is_stmt 0 view .LVU11
  86 0052 FFF7FEFF 		bl	rcu_periph_reset_enable
  87              	.LVL5:
  54:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         break;
  88              		.loc 1 54 9 is_stmt 1 view .LVU12
  89 0056 4FF44470 		mov	r0, #784
  90 005a 05E0     		b	.L13
  91              	.LVL6:
  92              	.L2:
  28:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         rcu_periph_reset_disable(RCU_TIMER0RST);
  93              		.loc 1 28 9 view .LVU13
ARM GAS  /tmp/ccP4G5CZ.s 			page 4


  94 005c 40F20B30 		movw	r0, #779
  95              	.LVL7:
  28:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         rcu_periph_reset_disable(RCU_TIMER0RST);
  96              		.loc 1 28 9 is_stmt 0 view .LVU14
  97 0060 FFF7FEFF 		bl	rcu_periph_reset_enable
  98              	.LVL8:
  29:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         break;
  99              		.loc 1 29 9 is_stmt 1 view .LVU15
 100 0064 40F20B30 		movw	r0, #779
 101              	.L13:
 102              		.loc 1 69 1 is_stmt 0 view .LVU16
 103 0068 BDE80840 		pop	{r3, lr}
 104              	.LCFI1:
 105              		.cfi_remember_state
 106              		.cfi_restore 14
 107              		.cfi_restore 3
 108              		.cfi_def_cfa_offset 0
  64:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         break;
 109              		.loc 1 64 9 view .LVU17
 110 006c FFF7FEBF 		b	rcu_periph_reset_disable
 111              	.LVL9:
 112              	.L6:
 113              	.LCFI2:
 114              		.cfi_restore_state
  33:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         rcu_periph_reset_disable(RCU_TIMER1RST);
 115              		.loc 1 33 9 is_stmt 1 view .LVU18
 116 0070 4FF48060 		mov	r0, #1024
 117              	.LVL10:
  33:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         rcu_periph_reset_disable(RCU_TIMER1RST);
 118              		.loc 1 33 9 is_stmt 0 view .LVU19
 119 0074 FFF7FEFF 		bl	rcu_periph_reset_enable
 120              	.LVL11:
  34:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         break;
 121              		.loc 1 34 9 is_stmt 1 view .LVU20
 122 0078 4FF48060 		mov	r0, #1024
 123 007c F4E7     		b	.L13
 124              	.LVL12:
 125              	.L7:
  38:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         rcu_periph_reset_disable(RCU_TIMER2RST);
 126              		.loc 1 38 9 view .LVU21
 127 007e 40F20140 		movw	r0, #1025
 128              	.LVL13:
  38:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         rcu_periph_reset_disable(RCU_TIMER2RST);
 129              		.loc 1 38 9 is_stmt 0 view .LVU22
 130 0082 FFF7FEFF 		bl	rcu_periph_reset_enable
 131              	.LVL14:
  39:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         break;
 132              		.loc 1 39 9 is_stmt 1 view .LVU23
 133 0086 40F20140 		movw	r0, #1025
 134 008a EDE7     		b	.L13
 135              	.LVL15:
 136              	.L4:
  43:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         rcu_periph_reset_disable(RCU_TIMER5RST);
 137              		.loc 1 43 9 view .LVU24
 138 008c 40F20440 		movw	r0, #1028
 139              	.LVL16:
  43:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         rcu_periph_reset_disable(RCU_TIMER5RST);
ARM GAS  /tmp/ccP4G5CZ.s 			page 5


 140              		.loc 1 43 9 is_stmt 0 view .LVU25
 141 0090 FFF7FEFF 		bl	rcu_periph_reset_enable
 142              	.LVL17:
  44:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         break;
 143              		.loc 1 44 9 is_stmt 1 view .LVU26
 144 0094 40F20440 		movw	r0, #1028
 145 0098 E6E7     		b	.L13
 146              	.LVL18:
 147              	.L10:
  58:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         rcu_periph_reset_disable(RCU_TIMER15RST);
 148              		.loc 1 58 9 view .LVU27
 149 009a 40F21130 		movw	r0, #785
 150              	.LVL19:
  58:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         rcu_periph_reset_disable(RCU_TIMER15RST);
 151              		.loc 1 58 9 is_stmt 0 view .LVU28
 152 009e FFF7FEFF 		bl	rcu_periph_reset_enable
 153              	.LVL20:
  59:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         break;
 154              		.loc 1 59 9 is_stmt 1 view .LVU29
 155 00a2 40F21130 		movw	r0, #785
 156 00a6 DFE7     		b	.L13
 157              	.LVL21:
 158              	.L11:
  63:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         rcu_periph_reset_disable(RCU_TIMER16RST);
 159              		.loc 1 63 9 view .LVU30
 160 00a8 40F21230 		movw	r0, #786
 161              	.LVL22:
  63:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         rcu_periph_reset_disable(RCU_TIMER16RST);
 162              		.loc 1 63 9 is_stmt 0 view .LVU31
 163 00ac FFF7FEFF 		bl	rcu_periph_reset_enable
 164              	.LVL23:
  64:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         break;
 165              		.loc 1 64 9 is_stmt 1 view .LVU32
 166 00b0 40F21230 		movw	r0, #786
 167 00b4 D8E7     		b	.L13
 168              	.L15:
 169 00b6 00BF     		.align	2
 170              	.L14:
 171 00b8 002C0140 		.word	1073818624
 172 00bc 00200040 		.word	1073750016
 173 00c0 00440140 		.word	1073824768
 174              		.cfi_endproc
 175              	.LFE56:
 177              		.section	.text.timer_init,"ax",%progbits
 178              		.align	1
 179              		.global	timer_init
 180              		.syntax unified
 181              		.thumb
 182              		.thumb_func
 183              		.fpu softvfp
 185              	timer_init:
 186              	.LVL24:
 187              	.LFB57:
  70:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** 
  71:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** /*!
  72:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \brief      initialize TIMER counter
  73:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \param[in]  timer_periph: TIMERx(x=0,1,2,5,13,14,15,16)
ARM GAS  /tmp/ccP4G5CZ.s 			page 6


  74:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \param[in]  initpara: init parameter struct
  75:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****                 prescaler: prescaler value of the counter clock,0~65535
  76:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****                 alignedmode: TIMER_COUNTER_EDGE,TIMER_COUNTER_CENTER_DOWN,TIMER_COUNTER_CENTER_UP,T
  77:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****                 counterdirection: TIMER_COUNTER_UP,TIMER_COUNTER_DOWN
  78:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****                 period: counter auto reload value
  79:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****                 clockdivision: TIMER_CKDIV_DIV1,TIMER_CKDIV_DIV2,TIMER_CKDIV_DIV4
  80:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****                 repetitioncounter: counter repetition value,0~255
  81:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \param[out] none
  82:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \retval     none
  83:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** */
  84:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** void timer_init(uint32_t timer_periph, timer_parameter_struct* initpara)
  85:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** {
 188              		.loc 1 85 1 view -0
 189              		.cfi_startproc
 190              		@ args = 0, pretend = 0, frame = 0
 191              		@ frame_needed = 0, uses_anonymous_args = 0
  86:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     /* configure the counter prescaler value */
  87:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     TIMER_PSC(timer_periph) = (uint16_t)initpara->prescaler;
 192              		.loc 1 87 5 view .LVU34
 193              		.loc 1 87 31 is_stmt 0 view .LVU35
 194 0000 0B88     		ldrh	r3, [r1]
  85:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     /* configure the counter prescaler value */
 195              		.loc 1 85 1 view .LVU36
 196 0002 10B5     		push	{r4, lr}
 197              	.LCFI3:
 198              		.cfi_def_cfa_offset 8
 199              		.cfi_offset 4, -8
 200              		.cfi_offset 14, -4
 201              		.loc 1 87 29 view .LVU37
 202 0004 8362     		str	r3, [r0, #40]
  88:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** 
  89:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     /* configure the counter direction and aligned mode */
  90:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     if((TIMER0 == timer_periph) || (TIMER1 == timer_periph) || (TIMER2 == timer_periph)){
 203              		.loc 1 90 5 is_stmt 1 view .LVU38
  91:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CTL0(timer_periph) &= (uint32_t)(~ TIMER_CTL0_DIR|TIMER_CTL0_CAM);
 204              		.loc 1 91 34 is_stmt 0 view .LVU39
 205 0006 0268     		ldr	r2, [r0]
  90:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CTL0(timer_periph) &= (uint32_t)(~ TIMER_CTL0_DIR|TIMER_CTL0_CAM);
 206              		.loc 1 90 7 view .LVU40
 207 0008 184B     		ldr	r3, .L24
 208              		.loc 1 91 34 view .LVU41
 209 000a 22F01002 		bic	r2, r2, #16
  90:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CTL0(timer_periph) &= (uint32_t)(~ TIMER_CTL0_DIR|TIMER_CTL0_CAM);
 210              		.loc 1 90 7 view .LVU42
 211 000e 9842     		cmp	r0, r3
  92:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CTL0(timer_periph) |= (uint32_t)initpara->alignedmode;
  93:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CTL0(timer_periph) |= (uint32_t)initpara->counterdirection;
  94:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     }else{
  95:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CTL0(timer_periph) &= (uint32_t)(~ TIMER_CTL0_DIR);
  96:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CTL0(timer_periph) |= (uint32_t)initpara->counterdirection;
 212              		.loc 1 96 37 view .LVU43
 213 0010 8C88     		ldrh	r4, [r1, #4]
  91:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CTL0(timer_periph) |= (uint32_t)initpara->alignedmode;
 214              		.loc 1 91 34 view .LVU44
 215 0012 0260     		str	r2, [r0]
  90:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CTL0(timer_periph) &= (uint32_t)(~ TIMER_CTL0_DIR|TIMER_CTL0_CAM);
 216              		.loc 1 90 7 view .LVU45
ARM GAS  /tmp/ccP4G5CZ.s 			page 7


 217 0014 04D0     		beq	.L17
  90:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CTL0(timer_periph) &= (uint32_t)(~ TIMER_CTL0_DIR|TIMER_CTL0_CAM);
 218              		.loc 1 90 33 discriminator 1 view .LVU46
 219 0016 20F48063 		bic	r3, r0, #1024
 220 001a B3F1804F 		cmp	r3, #1073741824
 221 001e 03D1     		bne	.L18
 222              	.L17:
  91:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CTL0(timer_periph) |= (uint32_t)initpara->alignedmode;
 223              		.loc 1 91 9 is_stmt 1 view .LVU47
  92:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CTL0(timer_periph) |= (uint32_t)initpara->alignedmode;
 224              		.loc 1 92 9 view .LVU48
  92:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CTL0(timer_periph) |= (uint32_t)initpara->alignedmode;
 225              		.loc 1 92 34 is_stmt 0 view .LVU49
 226 0020 0368     		ldr	r3, [r0]
  92:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CTL0(timer_periph) |= (uint32_t)initpara->alignedmode;
 227              		.loc 1 92 37 view .LVU50
 228 0022 4A88     		ldrh	r2, [r1, #2]
  92:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CTL0(timer_periph) |= (uint32_t)initpara->alignedmode;
 229              		.loc 1 92 34 view .LVU51
 230 0024 1A43     		orrs	r2, r2, r3
 231 0026 0260     		str	r2, [r0]
  93:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     }else{
 232              		.loc 1 93 9 is_stmt 1 view .LVU52
 233              	.L18:
  95:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CTL0(timer_periph) |= (uint32_t)initpara->counterdirection;
 234              		.loc 1 95 9 view .LVU53
 235              		.loc 1 96 9 view .LVU54
 236              		.loc 1 96 34 is_stmt 0 view .LVU55
 237 0028 0368     		ldr	r3, [r0]
 238 002a 2343     		orrs	r3, r3, r4
 239 002c 0360     		str	r3, [r0]
  97:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     }
  98:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** 
  99:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     /* configure the autoreload value */
 100:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     TIMER_CAR(timer_periph) = (uint32_t)initpara->period;
 240              		.loc 1 100 5 is_stmt 1 view .LVU56
 241              		.loc 1 100 49 is_stmt 0 view .LVU57
 242 002e 8B68     		ldr	r3, [r1, #8]
 243              		.loc 1 100 29 view .LVU58
 244 0030 C362     		str	r3, [r0, #44]
 101:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** 
 102:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     if((TIMER5 != timer_periph)){
 245              		.loc 1 102 5 is_stmt 1 view .LVU59
 246              		.loc 1 102 7 is_stmt 0 view .LVU60
 247 0032 0F4B     		ldr	r3, .L24+4
 248 0034 9842     		cmp	r0, r3
 249 0036 16D0     		beq	.L21
 103:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         /* reset the CKDIV bit */
 104:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CTL0(timer_periph) &= (uint32_t)(~ TIMER_CTL0_CKDIV);
 250              		.loc 1 104 9 is_stmt 1 view .LVU61
 251              		.loc 1 104 34 is_stmt 0 view .LVU62
 252 0038 0368     		ldr	r3, [r0]
 253 003a 23F44073 		bic	r3, r3, #768
 254 003e 0360     		str	r3, [r0]
 105:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CTL0(timer_periph) |= (uint32_t)initpara->clockdivision;
 255              		.loc 1 105 9 is_stmt 1 view .LVU63
 256              		.loc 1 105 34 is_stmt 0 view .LVU64
ARM GAS  /tmp/ccP4G5CZ.s 			page 8


 257 0040 0268     		ldr	r2, [r0]
 258              		.loc 1 105 37 view .LVU65
 259 0042 8B89     		ldrh	r3, [r1, #12]
 260              		.loc 1 105 34 view .LVU66
 261 0044 1343     		orrs	r3, r3, r2
 262 0046 0360     		str	r3, [r0]
 106:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     }
 107:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** 
 108:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     if((TIMER0 == timer_periph) || (TIMER14 == timer_periph) || (TIMER15 == timer_periph)|| (TIMER1
 263              		.loc 1 108 5 is_stmt 1 view .LVU67
 264              		.loc 1 108 7 is_stmt 0 view .LVU68
 265 0048 084B     		ldr	r3, .L24
 266 004a 9842     		cmp	r0, r3
 267 004c 09D0     		beq	.L22
 268              		.loc 1 108 33 discriminator 1 view .LVU69
 269 004e 20F48062 		bic	r2, r0, #1024
 270 0052 03F5A053 		add	r3, r3, #5120
 271 0056 9A42     		cmp	r2, r3
 272 0058 03D0     		beq	.L22
 273              		.loc 1 108 90 discriminator 3 view .LVU70
 274 005a 03F50063 		add	r3, r3, #2048
 275 005e 9842     		cmp	r0, r3
 276 0060 01D1     		bne	.L21
 277              	.L22:
 109:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         /* configure the repetition counter value */
 110:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CREP(timer_periph) = (uint32_t)initpara->repetitioncounter;
 278              		.loc 1 110 9 is_stmt 1 view .LVU71
 279              		.loc 1 110 36 is_stmt 0 view .LVU72
 280 0062 8B7B     		ldrb	r3, [r1, #14]	@ zero_extendqisi2
 281              		.loc 1 110 34 view .LVU73
 282 0064 0363     		str	r3, [r0, #48]
 283              	.L21:
 111:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     }
 112:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** 
 113:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     /* generate an update event */
 114:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     TIMER_SWEVG(timer_periph) |= (uint32_t)TIMER_PSC_RELOAD_NOW;
 284              		.loc 1 114 5 is_stmt 1 view .LVU74
 285              		.loc 1 114 31 is_stmt 0 view .LVU75
 286 0066 4369     		ldr	r3, [r0, #20]
 287 0068 4361     		str	r3, [r0, #20]
 115:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** }
 288              		.loc 1 115 1 view .LVU76
 289 006a 10BD     		pop	{r4, pc}
 290              	.L25:
 291              		.align	2
 292              	.L24:
 293 006c 002C0140 		.word	1073818624
 294 0070 00100040 		.word	1073745920
 295              		.cfi_endproc
 296              	.LFE57:
 298              		.section	.text.timer_enable,"ax",%progbits
 299              		.align	1
 300              		.global	timer_enable
 301              		.syntax unified
 302              		.thumb
 303              		.thumb_func
 304              		.fpu softvfp
ARM GAS  /tmp/ccP4G5CZ.s 			page 9


 306              	timer_enable:
 307              	.LVL25:
 308              	.LFB58:
 116:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** 
 117:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** /*!
 118:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \brief      enable a timer
 119:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \param[in]  timer_periph: TIMERx(x=0,1,2,5,13,14,15,16)
 120:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \param[out] none
 121:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \retval     none
 122:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** */
 123:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** void timer_enable(uint32_t timer_periph)
 124:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** {
 309              		.loc 1 124 1 is_stmt 1 view -0
 310              		.cfi_startproc
 311              		@ args = 0, pretend = 0, frame = 0
 312              		@ frame_needed = 0, uses_anonymous_args = 0
 313              		@ link register save eliminated.
 125:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     TIMER_CTL0(timer_periph) |= (uint32_t)TIMER_COUNTER_ENABLE;
 314              		.loc 1 125 5 view .LVU78
 315              		.loc 1 125 30 is_stmt 0 view .LVU79
 316 0000 0368     		ldr	r3, [r0]
 317 0002 43F00103 		orr	r3, r3, #1
 318 0006 0360     		str	r3, [r0]
 126:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** }
 319              		.loc 1 126 1 view .LVU80
 320 0008 7047     		bx	lr
 321              		.cfi_endproc
 322              	.LFE58:
 324              		.section	.text.timer_disable,"ax",%progbits
 325              		.align	1
 326              		.global	timer_disable
 327              		.syntax unified
 328              		.thumb
 329              		.thumb_func
 330              		.fpu softvfp
 332              	timer_disable:
 333              	.LVL26:
 334              	.LFB59:
 127:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** 
 128:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** /*!
 129:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \brief      disable a timer
 130:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \param[in]  timer_periph: TIMERx(x=0,1,2,5,13,14,15,16)
 131:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \param[out] none
 132:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \retval     none
 133:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** */
 134:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** void timer_disable(uint32_t timer_periph)
 135:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** {
 335              		.loc 1 135 1 is_stmt 1 view -0
 336              		.cfi_startproc
 337              		@ args = 0, pretend = 0, frame = 0
 338              		@ frame_needed = 0, uses_anonymous_args = 0
 339              		@ link register save eliminated.
 136:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     TIMER_CTL0(timer_periph) &= (uint32_t)TIMER_COUNTER_DISABLE;
 340              		.loc 1 136 5 view .LVU82
 341              		.loc 1 136 30 is_stmt 0 view .LVU83
 342 0000 0368     		ldr	r3, [r0]
 343 0002 23F00103 		bic	r3, r3, #1
ARM GAS  /tmp/ccP4G5CZ.s 			page 10


 344 0006 0360     		str	r3, [r0]
 137:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** }
 345              		.loc 1 137 1 view .LVU84
 346 0008 7047     		bx	lr
 347              		.cfi_endproc
 348              	.LFE59:
 350              		.section	.text.timer_auto_reload_shadow_enable,"ax",%progbits
 351              		.align	1
 352              		.global	timer_auto_reload_shadow_enable
 353              		.syntax unified
 354              		.thumb
 355              		.thumb_func
 356              		.fpu softvfp
 358              	timer_auto_reload_shadow_enable:
 359              	.LVL27:
 360              	.LFB60:
 138:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** 
 139:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** /*!
 140:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \brief      enable the auto reload shadow function
 141:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \param[in]  timer_periph: TIMERx(x=0,1,2,5,13,14,15,16)
 142:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \param[out] none
 143:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \retval     none
 144:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** */
 145:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** void timer_auto_reload_shadow_enable(uint32_t timer_periph)
 146:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** {
 361              		.loc 1 146 1 is_stmt 1 view -0
 362              		.cfi_startproc
 363              		@ args = 0, pretend = 0, frame = 0
 364              		@ frame_needed = 0, uses_anonymous_args = 0
 365              		@ link register save eliminated.
 147:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     TIMER_CTL0(timer_periph) |= (uint32_t) TIMER_ARSE_ENABLE;
 366              		.loc 1 147 5 view .LVU86
 367              		.loc 1 147 30 is_stmt 0 view .LVU87
 368 0000 0368     		ldr	r3, [r0]
 369 0002 43F08003 		orr	r3, r3, #128
 370 0006 0360     		str	r3, [r0]
 148:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** }
 371              		.loc 1 148 1 view .LVU88
 372 0008 7047     		bx	lr
 373              		.cfi_endproc
 374              	.LFE60:
 376              		.section	.text.timer_auto_reload_shadow_disable,"ax",%progbits
 377              		.align	1
 378              		.global	timer_auto_reload_shadow_disable
 379              		.syntax unified
 380              		.thumb
 381              		.thumb_func
 382              		.fpu softvfp
 384              	timer_auto_reload_shadow_disable:
 385              	.LVL28:
 386              	.LFB61:
 149:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** 
 150:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** /*!
 151:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \brief      disable the auto reload shadow function
 152:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \param[in]  timer_periph: TIMERx(x=0,1,2,5,13,14,15,16)
 153:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \param[out] none
 154:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \retval     none
ARM GAS  /tmp/ccP4G5CZ.s 			page 11


 155:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** */
 156:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** void timer_auto_reload_shadow_disable(uint32_t timer_periph)
 157:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** {
 387              		.loc 1 157 1 is_stmt 1 view -0
 388              		.cfi_startproc
 389              		@ args = 0, pretend = 0, frame = 0
 390              		@ frame_needed = 0, uses_anonymous_args = 0
 391              		@ link register save eliminated.
 158:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     TIMER_CTL0(timer_periph) &= (uint32_t) TIMER_ARSE_DISABLE;
 392              		.loc 1 158 5 view .LVU90
 393              		.loc 1 158 30 is_stmt 0 view .LVU91
 394 0000 0368     		ldr	r3, [r0]
 395 0002 23F08003 		bic	r3, r3, #128
 396 0006 0360     		str	r3, [r0]
 159:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** }
 397              		.loc 1 159 1 view .LVU92
 398 0008 7047     		bx	lr
 399              		.cfi_endproc
 400              	.LFE61:
 402              		.section	.text.timer_update_event_enable,"ax",%progbits
 403              		.align	1
 404              		.global	timer_update_event_enable
 405              		.syntax unified
 406              		.thumb
 407              		.thumb_func
 408              		.fpu softvfp
 410              	timer_update_event_enable:
 411              	.LVL29:
 412              	.LFB62:
 160:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****  
 161:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** /*!
 162:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \brief      enable the update event
 163:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \param[in]  timer_periph: TIMERx(x=0,1,2,5,13,14,15,16)
 164:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \param[out] none
 165:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \retval     none
 166:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** */
 167:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** void timer_update_event_enable(uint32_t timer_periph)
 168:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** {
 413              		.loc 1 168 1 is_stmt 1 view -0
 414              		.cfi_startproc
 415              		@ args = 0, pretend = 0, frame = 0
 416              		@ frame_needed = 0, uses_anonymous_args = 0
 417              		@ link register save eliminated.
 169:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     TIMER_CTL0(timer_periph) |= (uint32_t) TIMER_UPDIS_ENABLE;
 418              		.loc 1 169 5 view .LVU94
 419              		.loc 1 169 30 is_stmt 0 view .LVU95
 420 0000 0368     		ldr	r3, [r0]
 421 0002 43F00203 		orr	r3, r3, #2
 422 0006 0360     		str	r3, [r0]
 170:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** }
 423              		.loc 1 170 1 view .LVU96
 424 0008 7047     		bx	lr
 425              		.cfi_endproc
 426              	.LFE62:
 428              		.section	.text.timer_update_event_disable,"ax",%progbits
 429              		.align	1
 430              		.global	timer_update_event_disable
ARM GAS  /tmp/ccP4G5CZ.s 			page 12


 431              		.syntax unified
 432              		.thumb
 433              		.thumb_func
 434              		.fpu softvfp
 436              	timer_update_event_disable:
 437              	.LVL30:
 438              	.LFB63:
 171:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** 
 172:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** /*!
 173:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \brief      disable the update event
 174:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \param[in]  timer_periph: TIMERx(x=0,1,2,5,13,14,15,16)
 175:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \param[out] none
 176:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \retval     none
 177:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** */
 178:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** void timer_update_event_disable(uint32_t timer_periph)
 179:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** {
 439              		.loc 1 179 1 is_stmt 1 view -0
 440              		.cfi_startproc
 441              		@ args = 0, pretend = 0, frame = 0
 442              		@ frame_needed = 0, uses_anonymous_args = 0
 443              		@ link register save eliminated.
 180:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     TIMER_CTL0(timer_periph) &= (uint32_t) TIMER_UPDIS_DISABLE;
 444              		.loc 1 180 5 view .LVU98
 445              		.loc 1 180 30 is_stmt 0 view .LVU99
 446 0000 0368     		ldr	r3, [r0]
 447 0002 23F00203 		bic	r3, r3, #2
 448 0006 0360     		str	r3, [r0]
 181:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** }
 449              		.loc 1 181 1 view .LVU100
 450 0008 7047     		bx	lr
 451              		.cfi_endproc
 452              	.LFE63:
 454              		.section	.text.timer_counter_alignment,"ax",%progbits
 455              		.align	1
 456              		.global	timer_counter_alignment
 457              		.syntax unified
 458              		.thumb
 459              		.thumb_func
 460              		.fpu softvfp
 462              	timer_counter_alignment:
 463              	.LVL31:
 464              	.LFB64:
 182:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** 
 183:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** /*!
 184:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \brief      set TIMER counter alignment mode
 185:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \param[in]  timer_periph: TIMERx(x=0,1,2)
 186:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \param[in]  aligned: 
 187:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****       \arg        TIMER_COUNTER_EDGE: edge-aligned mode
 188:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****       \arg        TIMER_COUNTER_CENTER_DOWN: center-aligned and counting down assert mode
 189:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****       \arg        TIMER_COUNTER_CENTER_UP: center-aligned and counting up assert mode
 190:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****       \arg        TIMER_COUNTER_CENTER_BOTH: center-aligned and counting up/down assert mode
 191:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \param[out] none
 192:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \retval     none
 193:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** */
 194:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** void timer_counter_alignment(uint32_t timer_periph, uint16_t aligned)
 195:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** {
 465              		.loc 1 195 1 is_stmt 1 view -0
ARM GAS  /tmp/ccP4G5CZ.s 			page 13


 466              		.cfi_startproc
 467              		@ args = 0, pretend = 0, frame = 0
 468              		@ frame_needed = 0, uses_anonymous_args = 0
 469              		@ link register save eliminated.
 196:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     TIMER_CTL0(timer_periph) &= (uint32_t)(~ TIMER_CTL0_CAM);
 470              		.loc 1 196 5 view .LVU102
 471              		.loc 1 196 30 is_stmt 0 view .LVU103
 472 0000 0368     		ldr	r3, [r0]
 473 0002 23F06003 		bic	r3, r3, #96
 474 0006 0360     		str	r3, [r0]
 197:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     TIMER_CTL0(timer_periph) |= (uint32_t)aligned;
 475              		.loc 1 197 5 is_stmt 1 view .LVU104
 476              		.loc 1 197 30 is_stmt 0 view .LVU105
 477 0008 0368     		ldr	r3, [r0]
 478 000a 1943     		orrs	r1, r1, r3
 479              	.LVL32:
 480              		.loc 1 197 30 view .LVU106
 481 000c 0160     		str	r1, [r0]
 198:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** }
 482              		.loc 1 198 1 view .LVU107
 483 000e 7047     		bx	lr
 484              		.cfi_endproc
 485              	.LFE64:
 487              		.section	.text.timer_counter_up_direction,"ax",%progbits
 488              		.align	1
 489              		.global	timer_counter_up_direction
 490              		.syntax unified
 491              		.thumb
 492              		.thumb_func
 493              		.fpu softvfp
 495              	timer_counter_up_direction:
 496              	.LVL33:
 497              	.LFB65:
 199:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** 
 200:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** /*!
 201:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \brief      set TIMER counter up direction
 202:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \param[in]  timer_periph: TIMERx(x=0,1,2,5,13,14,15,16)
 203:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \param[out] none
 204:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \retval     none
 205:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** */
 206:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** void timer_counter_up_direction(uint32_t timer_periph)
 207:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** {
 498              		.loc 1 207 1 is_stmt 1 view -0
 499              		.cfi_startproc
 500              		@ args = 0, pretend = 0, frame = 0
 501              		@ frame_needed = 0, uses_anonymous_args = 0
 502              		@ link register save eliminated.
 208:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     TIMER_CTL0(timer_periph) &= (uint32_t)(~ TIMER_CTL0_DIR);
 503              		.loc 1 208 5 view .LVU109
 504              		.loc 1 208 30 is_stmt 0 view .LVU110
 505 0000 0368     		ldr	r3, [r0]
 506 0002 23F01003 		bic	r3, r3, #16
 507 0006 0360     		str	r3, [r0]
 209:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     TIMER_CTL0(timer_periph) |= (uint32_t)TIMER_COUNTER_UP;
 508              		.loc 1 209 5 is_stmt 1 view .LVU111
 509              		.loc 1 209 30 is_stmt 0 view .LVU112
 510 0008 0368     		ldr	r3, [r0]
ARM GAS  /tmp/ccP4G5CZ.s 			page 14


 511 000a 0360     		str	r3, [r0]
 210:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** }
 512              		.loc 1 210 1 view .LVU113
 513 000c 7047     		bx	lr
 514              		.cfi_endproc
 515              	.LFE65:
 517              		.section	.text.timer_counter_down_direction,"ax",%progbits
 518              		.align	1
 519              		.global	timer_counter_down_direction
 520              		.syntax unified
 521              		.thumb
 522              		.thumb_func
 523              		.fpu softvfp
 525              	timer_counter_down_direction:
 526              	.LVL34:
 527              	.LFB66:
 211:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** 
 212:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** /*!
 213:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \brief      set TIMER counter down direction
 214:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \param[in]  timer_periph: TIMERx(x=0,1,2)
 215:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \param[out] none
 216:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \retval     none
 217:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** */
 218:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** void timer_counter_down_direction(uint32_t timer_periph)
 219:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** {
 528              		.loc 1 219 1 is_stmt 1 view -0
 529              		.cfi_startproc
 530              		@ args = 0, pretend = 0, frame = 0
 531              		@ frame_needed = 0, uses_anonymous_args = 0
 532              		@ link register save eliminated.
 220:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     TIMER_CTL0(timer_periph) &= (uint32_t)(~ TIMER_CTL0_DIR);
 533              		.loc 1 220 5 view .LVU115
 534              		.loc 1 220 30 is_stmt 0 view .LVU116
 535 0000 0368     		ldr	r3, [r0]
 536 0002 23F01003 		bic	r3, r3, #16
 537 0006 0360     		str	r3, [r0]
 221:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     TIMER_CTL0(timer_periph) |= (uint32_t)TIMER_COUNTER_DOWN;
 538              		.loc 1 221 5 is_stmt 1 view .LVU117
 539              		.loc 1 221 30 is_stmt 0 view .LVU118
 540 0008 0368     		ldr	r3, [r0]
 541 000a 43F01003 		orr	r3, r3, #16
 542 000e 0360     		str	r3, [r0]
 222:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** }
 543              		.loc 1 222 1 view .LVU119
 544 0010 7047     		bx	lr
 545              		.cfi_endproc
 546              	.LFE66:
 548              		.section	.text.timer_prescaler_config,"ax",%progbits
 549              		.align	1
 550              		.global	timer_prescaler_config
 551              		.syntax unified
 552              		.thumb
 553              		.thumb_func
 554              		.fpu softvfp
 556              	timer_prescaler_config:
 557              	.LVL35:
 558              	.LFB67:
ARM GAS  /tmp/ccP4G5CZ.s 			page 15


 223:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** 
 224:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** /*!
 225:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \brief      configure TIMER prescaler
 226:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \param[in]  timer_periph: TIMERx(x=0,1,2,5,13,14,15,16)
 227:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \param[in]  prescaler: prescaler value
 228:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \param[in]  pscreload: prescaler reload mode
 229:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****       \arg        TIMER_PSC_RELOAD_NOW: the prescaler is loaded right now
 230:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****       \arg        TIMER_PSC_RELOAD_UPDATE: the prescaler is loaded at the next update event
 231:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \param[out] none
 232:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \retval     none
 233:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** */
 234:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** void timer_prescaler_config(uint32_t timer_periph, uint16_t prescaler, uint8_t pscreload)
 235:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** {
 559              		.loc 1 235 1 is_stmt 1 view -0
 560              		.cfi_startproc
 561              		@ args = 0, pretend = 0, frame = 0
 562              		@ frame_needed = 0, uses_anonymous_args = 0
 563              		@ link register save eliminated.
 236:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     TIMER_PSC(timer_periph) = (uint32_t)prescaler;
 564              		.loc 1 236 5 view .LVU121
 565              		.loc 1 236 29 is_stmt 0 view .LVU122
 566 0000 8162     		str	r1, [r0, #40]
 237:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     
 238:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     if(TIMER_PSC_RELOAD_NOW == pscreload){
 567              		.loc 1 238 5 is_stmt 1 view .LVU123
 568              		.loc 1 238 7 is_stmt 0 view .LVU124
 569 0002 1AB9     		cbnz	r2, .L35
 239:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_SWEVG(timer_periph) |= (uint32_t)TIMER_SWEVG_UPG;
 570              		.loc 1 239 9 is_stmt 1 view .LVU125
 571              		.loc 1 239 35 is_stmt 0 view .LVU126
 572 0004 4369     		ldr	r3, [r0, #20]
 573 0006 43F00103 		orr	r3, r3, #1
 574 000a 4361     		str	r3, [r0, #20]
 575              	.L35:
 240:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     }    
 241:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** }
 576              		.loc 1 241 1 view .LVU127
 577 000c 7047     		bx	lr
 578              		.cfi_endproc
 579              	.LFE67:
 581              		.section	.text.timer_repetition_value_config,"ax",%progbits
 582              		.align	1
 583              		.global	timer_repetition_value_config
 584              		.syntax unified
 585              		.thumb
 586              		.thumb_func
 587              		.fpu softvfp
 589              	timer_repetition_value_config:
 590              	.LVL36:
 591              	.LFB68:
 242:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** 
 243:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** /*!
 244:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \brief      configure TIMER repetition register value
 245:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \param[in]  timer_periph: TIMERx(x=0,14,15,16)
 246:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \param[in]  repetition: the counter repetition value
 247:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \param[out] none
 248:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \retval     none
ARM GAS  /tmp/ccP4G5CZ.s 			page 16


 249:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** */
 250:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** void timer_repetition_value_config(uint32_t timer_periph, uint16_t repetition)
 251:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** {
 592              		.loc 1 251 1 is_stmt 1 view -0
 593              		.cfi_startproc
 594              		@ args = 0, pretend = 0, frame = 0
 595              		@ frame_needed = 0, uses_anonymous_args = 0
 596              		@ link register save eliminated.
 252:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     TIMER_CREP(timer_periph) = (uint32_t)repetition;
 597              		.loc 1 252 5 view .LVU129
 598              		.loc 1 252 30 is_stmt 0 view .LVU130
 599 0000 0163     		str	r1, [r0, #48]
 253:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** } 
 600              		.loc 1 253 1 view .LVU131
 601 0002 7047     		bx	lr
 602              		.cfi_endproc
 603              	.LFE68:
 605              		.section	.text.timer_autoreload_value_config,"ax",%progbits
 606              		.align	1
 607              		.global	timer_autoreload_value_config
 608              		.syntax unified
 609              		.thumb
 610              		.thumb_func
 611              		.fpu softvfp
 613              	timer_autoreload_value_config:
 614              	.LVL37:
 615              	.LFB69:
 254:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****  
 255:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** /*!
 256:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \brief      configure TIMER autoreload register value
 257:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \param[in]  timer_periph: TIMERx(x=0,1,2,5,13,14,15,16)
 258:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \param[in]  autoreload: the counter auto-reload value
 259:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \param[out] none
 260:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \retval     none
 261:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** */         
 262:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** void timer_autoreload_value_config(uint32_t timer_periph, uint16_t autoreload)
 263:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** {
 616              		.loc 1 263 1 is_stmt 1 view -0
 617              		.cfi_startproc
 618              		@ args = 0, pretend = 0, frame = 0
 619              		@ frame_needed = 0, uses_anonymous_args = 0
 620              		@ link register save eliminated.
 264:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     TIMER_CAR(timer_periph) = (uint32_t)autoreload;
 621              		.loc 1 264 5 view .LVU133
 622              		.loc 1 264 29 is_stmt 0 view .LVU134
 623 0000 C162     		str	r1, [r0, #44]
 265:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** }
 624              		.loc 1 265 1 view .LVU135
 625 0002 7047     		bx	lr
 626              		.cfi_endproc
 627              	.LFE69:
 629              		.section	.text.timer_counter_value_config,"ax",%progbits
 630              		.align	1
 631              		.global	timer_counter_value_config
 632              		.syntax unified
 633              		.thumb
 634              		.thumb_func
ARM GAS  /tmp/ccP4G5CZ.s 			page 17


 635              		.fpu softvfp
 637              	timer_counter_value_config:
 638              	.LVL38:
 639              	.LFB70:
 266:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** 
 267:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** /*!
 268:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \brief      configure TIMER counter register value
 269:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \param[in]  timer_periph: TIMERx(x=0,1,2,5,13,14,15,16)
 270:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \param[in]  counter: the counter value
 271:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \param[out] none
 272:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \retval     none
 273:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** */         
 274:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** void timer_counter_value_config(uint32_t timer_periph, uint16_t counter)
 275:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** {
 640              		.loc 1 275 1 is_stmt 1 view -0
 641              		.cfi_startproc
 642              		@ args = 0, pretend = 0, frame = 0
 643              		@ frame_needed = 0, uses_anonymous_args = 0
 644              		@ link register save eliminated.
 276:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     TIMER_CNT(timer_periph) = (uint32_t)counter;
 645              		.loc 1 276 5 view .LVU137
 646              		.loc 1 276 29 is_stmt 0 view .LVU138
 647 0000 4162     		str	r1, [r0, #36]
 277:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** }
 648              		.loc 1 277 1 view .LVU139
 649 0002 7047     		bx	lr
 650              		.cfi_endproc
 651              	.LFE70:
 653              		.section	.text.timer_counter_read,"ax",%progbits
 654              		.align	1
 655              		.global	timer_counter_read
 656              		.syntax unified
 657              		.thumb
 658              		.thumb_func
 659              		.fpu softvfp
 661              	timer_counter_read:
 662              	.LVL39:
 663              	.LFB71:
 278:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** 
 279:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** /*!
 280:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \brief      read TIMER counter value
 281:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \param[in]  timer_periph: TIMERx(x=0,1,2,5,13,14,15,16)
 282:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \param[out] none
 283:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \retval     counter value
 284:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** */         
 285:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** uint32_t timer_counter_read(uint32_t timer_periph)
 286:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** {
 664              		.loc 1 286 1 is_stmt 1 view -0
 665              		.cfi_startproc
 666              		@ args = 0, pretend = 0, frame = 0
 667              		@ frame_needed = 0, uses_anonymous_args = 0
 668              		@ link register save eliminated.
 287:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     uint32_t count_value = 0U;
 669              		.loc 1 287 5 view .LVU141
 288:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     count_value = TIMER_CNT(timer_periph);
 670              		.loc 1 288 5 view .LVU142
 671              		.loc 1 288 17 is_stmt 0 view .LVU143
ARM GAS  /tmp/ccP4G5CZ.s 			page 18


 672 0000 406A     		ldr	r0, [r0, #36]
 673              	.LVL40:
 289:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     return (count_value);
 674              		.loc 1 289 5 is_stmt 1 view .LVU144
 290:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** }
 675              		.loc 1 290 1 is_stmt 0 view .LVU145
 676 0002 7047     		bx	lr
 677              		.cfi_endproc
 678              	.LFE71:
 680              		.section	.text.timer_prescaler_read,"ax",%progbits
 681              		.align	1
 682              		.global	timer_prescaler_read
 683              		.syntax unified
 684              		.thumb
 685              		.thumb_func
 686              		.fpu softvfp
 688              	timer_prescaler_read:
 689              	.LVL41:
 690              	.LFB72:
 291:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** 
 292:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** /*!
 293:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \brief      read TIMER prescaler value
 294:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \param[in]  timer_periph: TIMERx(x=0,1,2,5,13,14,15,16)
 295:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \param[out] none
 296:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \retval     prescaler register value
 297:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** */         
 298:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** uint16_t timer_prescaler_read(uint32_t timer_periph)
 299:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** {
 691              		.loc 1 299 1 is_stmt 1 view -0
 692              		.cfi_startproc
 693              		@ args = 0, pretend = 0, frame = 0
 694              		@ frame_needed = 0, uses_anonymous_args = 0
 695              		@ link register save eliminated.
 300:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     uint16_t prescaler_value = 0U;
 696              		.loc 1 300 5 view .LVU147
 301:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     prescaler_value = (uint16_t)(TIMER_PSC(timer_periph));
 697              		.loc 1 301 5 view .LVU148
 698              		.loc 1 301 34 is_stmt 0 view .LVU149
 699 0000 806A     		ldr	r0, [r0, #40]
 700              	.LVL42:
 302:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     return (prescaler_value);
 701              		.loc 1 302 5 is_stmt 1 view .LVU150
 303:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** }
 702              		.loc 1 303 1 is_stmt 0 view .LVU151
 703 0002 80B2     		uxth	r0, r0
 704              		.loc 1 303 1 view .LVU152
 705 0004 7047     		bx	lr
 706              		.cfi_endproc
 707              	.LFE72:
 709              		.section	.text.timer_single_pulse_mode_config,"ax",%progbits
 710              		.align	1
 711              		.global	timer_single_pulse_mode_config
 712              		.syntax unified
 713              		.thumb
 714              		.thumb_func
 715              		.fpu softvfp
 717              	timer_single_pulse_mode_config:
ARM GAS  /tmp/ccP4G5CZ.s 			page 19


 718              	.LVL43:
 719              	.LFB73:
 304:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** 
 305:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** /*!
 306:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \brief      configure TIMER single pulse mode
 307:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \param[in]  timer_periph: TIMERx(x=0,1,2,5,13,14,15,16)
 308:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \param[in]  spmode: 
 309:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****       \arg        TIMER_SP_MODE_SINGLE: single pulse mode
 310:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****       \arg        TIMER_SP_MODE_REPETITIVE: repetitive pulse mode
 311:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \param[out] none
 312:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \retval     none
 313:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** */
 314:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** void timer_single_pulse_mode_config(uint32_t timer_periph, uint8_t spmode)
 315:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** {
 720              		.loc 1 315 1 is_stmt 1 view -0
 721              		.cfi_startproc
 722              		@ args = 0, pretend = 0, frame = 0
 723              		@ frame_needed = 0, uses_anonymous_args = 0
 724              		@ link register save eliminated.
 316:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     if(TIMER_SP_MODE_SINGLE == spmode){
 725              		.loc 1 316 5 view .LVU154
 726              		.loc 1 316 7 is_stmt 0 view .LVU155
 727 0000 21B9     		cbnz	r1, .L43
 317:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CTL0(timer_periph) |= (uint32_t)TIMER_CTL0_SPM;
 728              		.loc 1 317 9 is_stmt 1 view .LVU156
 729              		.loc 1 317 34 is_stmt 0 view .LVU157
 730 0002 0368     		ldr	r3, [r0]
 731 0004 43F00803 		orr	r3, r3, #8
 732              	.L45:
 318:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     }else if(TIMER_SP_MODE_REPETITIVE == spmode){
 319:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CTL0(timer_periph) &= ~((uint32_t)TIMER_CTL0_SPM);
 733              		.loc 1 319 34 view .LVU158
 734 0008 0360     		str	r3, [r0]
 320:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     }else{
 321:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     }       
 735              		.loc 1 321 5 is_stmt 1 view .LVU159
 736              	.L42:
 322:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** }
 737              		.loc 1 322 1 is_stmt 0 view .LVU160
 738 000a 7047     		bx	lr
 739              	.L43:
 318:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     }else if(TIMER_SP_MODE_REPETITIVE == spmode){
 740              		.loc 1 318 11 is_stmt 1 view .LVU161
 318:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     }else if(TIMER_SP_MODE_REPETITIVE == spmode){
 741              		.loc 1 318 13 is_stmt 0 view .LVU162
 742 000c 0129     		cmp	r1, #1
 743 000e FCD1     		bne	.L42
 319:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     }else{
 744              		.loc 1 319 9 is_stmt 1 view .LVU163
 319:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     }else{
 745              		.loc 1 319 34 is_stmt 0 view .LVU164
 746 0010 0368     		ldr	r3, [r0]
 747 0012 23F00803 		bic	r3, r3, #8
 748 0016 F7E7     		b	.L45
 749              		.cfi_endproc
 750              	.LFE73:
 752              		.section	.text.timer_update_source_config,"ax",%progbits
ARM GAS  /tmp/ccP4G5CZ.s 			page 20


 753              		.align	1
 754              		.global	timer_update_source_config
 755              		.syntax unified
 756              		.thumb
 757              		.thumb_func
 758              		.fpu softvfp
 760              	timer_update_source_config:
 761              	.LVL44:
 762              	.LFB74:
 323:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** 
 324:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** /*!
 325:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \brief      configure TIMER update source 
 326:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \param[in]  timer_periph: TIMERx(x=0,1,2,5,13,14,15,16)
 327:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \param[in]  update: 
 328:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****       \arg        TIMER_UPDATE_SRC_GLOBAL: update generate by setting of UPG bit or the counter ove
 329:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****       \arg        TIMER_UPDATE_SRC_REGULAR: update generate only by counter overflow/underflow
 330:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \param[out] none
 331:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \retval     none
 332:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** */
 333:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** void timer_update_source_config(uint32_t timer_periph, uint8_t update)
 334:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** {
 763              		.loc 1 334 1 is_stmt 1 view -0
 764              		.cfi_startproc
 765              		@ args = 0, pretend = 0, frame = 0
 766              		@ frame_needed = 0, uses_anonymous_args = 0
 767              		@ link register save eliminated.
 335:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     if(TIMER_UPDATE_SRC_REGULAR == update){
 768              		.loc 1 335 5 view .LVU166
 769              		.loc 1 335 7 is_stmt 0 view .LVU167
 770 0000 21B9     		cbnz	r1, .L47
 336:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CTL0(timer_periph) |= (uint32_t)TIMER_CTL0_UPS;
 771              		.loc 1 336 9 is_stmt 1 view .LVU168
 772              		.loc 1 336 34 is_stmt 0 view .LVU169
 773 0002 0368     		ldr	r3, [r0]
 774 0004 43F00403 		orr	r3, r3, #4
 775              	.L49:
 337:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     }else if(update == TIMER_UPDATE_SRC_GLOBAL){
 338:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CTL0(timer_periph) &= ~(uint32_t)TIMER_CTL0_UPS;
 776              		.loc 1 338 34 view .LVU170
 777 0008 0360     		str	r3, [r0]
 339:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     }else{
 340:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     }
 778              		.loc 1 340 5 is_stmt 1 view .LVU171
 779              	.L46:
 341:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** }
 780              		.loc 1 341 1 is_stmt 0 view .LVU172
 781 000a 7047     		bx	lr
 782              	.L47:
 337:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     }else if(update == TIMER_UPDATE_SRC_GLOBAL){
 783              		.loc 1 337 11 is_stmt 1 view .LVU173
 337:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     }else if(update == TIMER_UPDATE_SRC_GLOBAL){
 784              		.loc 1 337 13 is_stmt 0 view .LVU174
 785 000c 0129     		cmp	r1, #1
 786 000e FCD1     		bne	.L46
 338:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     }else{
 787              		.loc 1 338 9 is_stmt 1 view .LVU175
 338:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     }else{
ARM GAS  /tmp/ccP4G5CZ.s 			page 21


 788              		.loc 1 338 34 is_stmt 0 view .LVU176
 789 0010 0368     		ldr	r3, [r0]
 790 0012 23F00403 		bic	r3, r3, #4
 791 0016 F7E7     		b	.L49
 792              		.cfi_endproc
 793              	.LFE74:
 795              		.section	.text.timer_interrupt_enable,"ax",%progbits
 796              		.align	1
 797              		.global	timer_interrupt_enable
 798              		.syntax unified
 799              		.thumb
 800              		.thumb_func
 801              		.fpu softvfp
 803              	timer_interrupt_enable:
 804              	.LVL45:
 805              	.LFB75:
 342:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** 
 343:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** /*!
 344:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \brief      enable the TIMER interrupt
 345:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \param[in]  timer_periph: TIMERx(x=0,1,2,5,13,14,15,16)
 346:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \param[in]  interrupt: timer interrupt enable source
 347:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****       \arg        TIMER_INT_UP: update interrupt enable
 348:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****       \arg        TIMER_INT_CH0: channel 0 interrupt enable
 349:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****       \arg        TIMER_INT_CH1: channel 1 interrupt enable
 350:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****       \arg        TIMER_INT_CH2: channel 2 interrupt enable
 351:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****       \arg        TIMER_INT_CH3: channel 3 interrupt enable
 352:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****       \arg        TIMER_INT_CMT: commutation interrupt enable
 353:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****       \arg        TIMER_INT_TRG: trigger interrupt enable
 354:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****       \arg        TIMER_INT_BRK: break interrupt enable
 355:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \param[out] none
 356:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \retval     none
 357:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** */
 358:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** void timer_interrupt_enable(uint32_t timer_periph, uint32_t interrupt)
 359:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** {
 806              		.loc 1 359 1 is_stmt 1 view -0
 807              		.cfi_startproc
 808              		@ args = 0, pretend = 0, frame = 0
 809              		@ frame_needed = 0, uses_anonymous_args = 0
 810              		@ link register save eliminated.
 360:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     TIMER_DMAINTEN(timer_periph) |= (uint32_t) interrupt; 
 811              		.loc 1 360 5 view .LVU178
 812              		.loc 1 360 34 is_stmt 0 view .LVU179
 813 0000 C368     		ldr	r3, [r0, #12]
 814 0002 0B43     		orrs	r3, r3, r1
 815 0004 C360     		str	r3, [r0, #12]
 361:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** }
 816              		.loc 1 361 1 view .LVU180
 817 0006 7047     		bx	lr
 818              		.cfi_endproc
 819              	.LFE75:
 821              		.section	.text.timer_interrupt_disable,"ax",%progbits
 822              		.align	1
 823              		.global	timer_interrupt_disable
 824              		.syntax unified
 825              		.thumb
 826              		.thumb_func
 827              		.fpu softvfp
ARM GAS  /tmp/ccP4G5CZ.s 			page 22


 829              	timer_interrupt_disable:
 830              	.LVL46:
 831              	.LFB76:
 362:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** 
 363:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** /*!
 364:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \brief      disable the TIMER interrupt
 365:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \param[in]  timer_periph: TIMERx(x=0,1,2,5,13,14,15,16)
 366:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \param[in]  interrupt: timer interrupt source enable 
 367:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****       \arg        TIMER_INT_UP: update interrupt enable
 368:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****       \arg        TIMER_INT_CH0: channel 0 interrupt enable
 369:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****       \arg        TIMER_INT_CH1: channel 1 interrupt enable
 370:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****       \arg        TIMER_INT_CH2: channel 2 interrupt enable
 371:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****       \arg        TIMER_INT_CH3: channel 3 interrupt enable
 372:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****       \arg        TIMER_INT_CMT: commutation interrupt enable
 373:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****       \arg        TIMER_INT_TRG: trigger interrupt enable
 374:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****       \arg        TIMER_INT_BRK: break interrupt enable
 375:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \param[out] none
 376:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \retval     none
 377:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** */
 378:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** void timer_interrupt_disable(uint32_t timer_periph, uint32_t interrupt)
 379:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** {
 832              		.loc 1 379 1 is_stmt 1 view -0
 833              		.cfi_startproc
 834              		@ args = 0, pretend = 0, frame = 0
 835              		@ frame_needed = 0, uses_anonymous_args = 0
 836              		@ link register save eliminated.
 380:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     TIMER_DMAINTEN(timer_periph) &= (uint32_t)(~ interrupt); 
 837              		.loc 1 380 5 view .LVU182
 838              		.loc 1 380 34 is_stmt 0 view .LVU183
 839 0000 C368     		ldr	r3, [r0, #12]
 840 0002 23EA0103 		bic	r3, r3, r1
 841 0006 C360     		str	r3, [r0, #12]
 381:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** }
 842              		.loc 1 381 1 view .LVU184
 843 0008 7047     		bx	lr
 844              		.cfi_endproc
 845              	.LFE76:
 847              		.section	.text.timer_interrupt_flag_get,"ax",%progbits
 848              		.align	1
 849              		.global	timer_interrupt_flag_get
 850              		.syntax unified
 851              		.thumb
 852              		.thumb_func
 853              		.fpu softvfp
 855              	timer_interrupt_flag_get:
 856              	.LVL47:
 857              	.LFB77:
 382:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** 
 383:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** /*!
 384:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \brief      get timer interrupt flag
 385:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \param[in]  timer_periph: TIMERx(x=0,1,2,5,13,14,15,16)
 386:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \param[in]  interrupt: the timer interrupt bits
 387:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****       \arg        TIMER_INT_FLAG_UP: update interrupt flag 
 388:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****       \arg        TIMER_INT_FLAG_CH0: channel 0 interrupt flag 
 389:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****       \arg        TIMER_INT_FLAG_CH1: channel 1 interrupt flag
 390:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****       \arg        TIMER_INT_FLAG_CH2: channel 2 interrupt flag
 391:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****       \arg        TIMER_INT_FLAG_CH3: channel 3 interrupt flag
ARM GAS  /tmp/ccP4G5CZ.s 			page 23


 392:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****       \arg        TIMER_INT_FLAG_CMT: channel commutation interrupt flag 
 393:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****       \arg        TIMER_INT_FLAG_TRG: trigger interrupt flag
 394:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****       \arg        TIMER_INT_FLAG_BRK:  break interrupt flag
 395:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \param[out] none
 396:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \retval     FlagStatus: SET or RESET
 397:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** */
 398:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** FlagStatus timer_interrupt_flag_get(uint32_t timer_periph, uint32_t interrupt)
 399:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** {
 858              		.loc 1 399 1 is_stmt 1 view -0
 859              		.cfi_startproc
 860              		@ args = 0, pretend = 0, frame = 0
 861              		@ frame_needed = 0, uses_anonymous_args = 0
 862              		@ link register save eliminated.
 400:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     uint16_t intval = 0U, intenable = 0U;
 863              		.loc 1 400 5 view .LVU186
 401:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** 
 402:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     intval = (uint16_t)(TIMER_INTF(timer_periph) & interrupt);
 864              		.loc 1 402 5 view .LVU187
 865              		.loc 1 402 25 is_stmt 0 view .LVU188
 866 0000 0369     		ldr	r3, [r0, #16]
 867              		.loc 1 402 14 view .LVU189
 868 0002 89B2     		uxth	r1, r1
 869              	.LVL48:
 403:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     intenable = (uint16_t)(TIMER_DMAINTEN(timer_periph) & interrupt);
 870              		.loc 1 403 5 is_stmt 1 view .LVU190
 871              		.loc 1 403 28 is_stmt 0 view .LVU191
 872 0004 C268     		ldr	r2, [r0, #12]
 873              	.LVL49:
 404:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     
 405:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     if(((uint16_t)RESET != intval ) && (((uint16_t)RESET) != intenable)){
 874              		.loc 1 405 5 is_stmt 1 view .LVU192
 875              		.loc 1 405 7 is_stmt 0 view .LVU193
 876 0006 11EA0300 		ands	r0, r1, r3
 877              	.LVL50:
 878              		.loc 1 405 7 view .LVU194
 879 000a 03D0     		beq	.L53
 880              		.loc 1 405 37 discriminator 1 view .LVU195
 881 000c 1142     		tst	r1, r2
 406:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         return SET;
 407:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     }else{
 408:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         return RESET;
 882              		.loc 1 408 16 discriminator 1 view .LVU196
 883 000e 14BF     		ite	ne
 884 0010 0120     		movne	r0, #1
 885 0012 0020     		moveq	r0, #0
 886              	.L53:
 409:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     }
 410:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** }
 887              		.loc 1 410 1 view .LVU197
 888 0014 7047     		bx	lr
 889              		.cfi_endproc
 890              	.LFE77:
 892              		.section	.text.timer_interrupt_flag_clear,"ax",%progbits
 893              		.align	1
 894              		.global	timer_interrupt_flag_clear
 895              		.syntax unified
 896              		.thumb
ARM GAS  /tmp/ccP4G5CZ.s 			page 24


 897              		.thumb_func
 898              		.fpu softvfp
 900              	timer_interrupt_flag_clear:
 901              	.LVL51:
 902              	.LFB78:
 411:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** 
 412:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** /*!
 413:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \brief      clear TIMER interrupt flag
 414:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \param[in]  timer_periph: TIMERx(x=0,1,2,5,13,14,15,16)
 415:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \param[in]  interrupt: the timer interrupt bits
 416:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****       \arg        TIMER_INT_FLAG_UP: update interrupt flag 
 417:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****       \arg        TIMER_INT_FLAG_CH0: channel 0 interrupt flag 
 418:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****       \arg        TIMER_INT_FLAG_CH1: channel 1 interrupt flag
 419:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****       \arg        TIMER_INT_FLAG_CH2: channel 2 interrupt flag
 420:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****       \arg        TIMER_INT_FLAG_CH3: channel 3 interrupt flag
 421:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****       \arg        TIMER_INT_FLAG_CMT: channel commutation interrupt flag 
 422:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****       \arg        TIMER_INT_FLAG_TRG: trigger interrupt flag
 423:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****       \arg        TIMER_INT_FLAG_BRK:  break interrupt flag
 424:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \param[out] none
 425:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \retval     none
 426:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** */
 427:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** void timer_interrupt_flag_clear(uint32_t timer_periph, uint32_t interrupt)
 428:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** {
 903              		.loc 1 428 1 is_stmt 1 view -0
 904              		.cfi_startproc
 905              		@ args = 0, pretend = 0, frame = 0
 906              		@ frame_needed = 0, uses_anonymous_args = 0
 907              		@ link register save eliminated.
 429:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     TIMER_INTF(timer_periph) &= (uint32_t)(~(uint32_t)interrupt);
 908              		.loc 1 429 5 view .LVU199
 909              		.loc 1 429 30 is_stmt 0 view .LVU200
 910 0000 0369     		ldr	r3, [r0, #16]
 911 0002 23EA0103 		bic	r3, r3, r1
 912 0006 0361     		str	r3, [r0, #16]
 430:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** }
 913              		.loc 1 430 1 view .LVU201
 914 0008 7047     		bx	lr
 915              		.cfi_endproc
 916              	.LFE78:
 918              		.section	.text.timer_flag_get,"ax",%progbits
 919              		.align	1
 920              		.global	timer_flag_get
 921              		.syntax unified
 922              		.thumb
 923              		.thumb_func
 924              		.fpu softvfp
 926              	timer_flag_get:
 927              	.LVL52:
 928              	.LFB79:
 431:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** 
 432:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** /*!
 433:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \brief      get TIMER flags
 434:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \param[in]  timer_periph: TIMERx(x=0,1,2,5,13,14,15,16)
 435:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \param[in]  flag: the timer interrupt flags
 436:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****       \arg        TIMER_FLAG_UP: update flag
 437:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****       \arg        TIMER_FLAG_CH0: channel 0 flag
 438:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****       \arg        TIMER_FLAG_CH1: channel 1 flag
ARM GAS  /tmp/ccP4G5CZ.s 			page 25


 439:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****       \arg        TIMER_FLAG_CH2: channel 2 flag
 440:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****       \arg        TIMER_FLAG_CH3: channel 3 flag
 441:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****       \arg        TIMER_FLAG_CMT: channel commutation flag 
 442:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****       \arg        TIMER_FLAG_TRG: trigger flag 
 443:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****       \arg        TIMER_FLAG_BRK: break flag
 444:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****       \arg        TIMER_FLAG_CH0O: channel 0 overcapture flag
 445:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****       \arg        TIMER_FLAG_CH1O: channel 1 overcapture flag
 446:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****       \arg        TIMER_FLAG_CH2O: channel 2 overcapture flag
 447:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****       \arg        TIMER_FLAG_CH3O: channel 3 overcapture flag
 448:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \param[out] none
 449:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \retval     FlagStatus: SET or RESET
 450:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** */
 451:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** FlagStatus timer_flag_get(uint32_t timer_periph, uint32_t flag)
 452:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** {
 929              		.loc 1 452 1 is_stmt 1 view -0
 930              		.cfi_startproc
 931              		@ args = 0, pretend = 0, frame = 0
 932              		@ frame_needed = 0, uses_anonymous_args = 0
 933              		@ link register save eliminated.
 453:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     if(((uint16_t)RESET) != ((uint16_t)(TIMER_INTF(timer_periph) & flag))){
 934              		.loc 1 453 5 view .LVU203
 935              		.loc 1 453 41 is_stmt 0 view .LVU204
 936 0000 0069     		ldr	r0, [r0, #16]
 937              	.LVL53:
 938              		.loc 1 453 30 view .LVU205
 939 0002 0840     		ands	r0, r0, r1
 940              		.loc 1 453 7 view .LVU206
 941 0004 80B2     		uxth	r0, r0
 454:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         return SET;
 455:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     }else{
 456:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         return RESET;
 457:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     }
 458:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** }
 942              		.loc 1 458 1 view .LVU207
 943 0006 0038     		subs	r0, r0, #0
 944 0008 18BF     		it	ne
 945 000a 0120     		movne	r0, #1
 946 000c 7047     		bx	lr
 947              		.cfi_endproc
 948              	.LFE79:
 950              		.section	.text.timer_flag_clear,"ax",%progbits
 951              		.align	1
 952              		.global	timer_flag_clear
 953              		.syntax unified
 954              		.thumb
 955              		.thumb_func
 956              		.fpu softvfp
 958              	timer_flag_clear:
 959              	.LFB124:
 960              		.cfi_startproc
 961              		@ args = 0, pretend = 0, frame = 0
 962              		@ frame_needed = 0, uses_anonymous_args = 0
 963              		@ link register save eliminated.
 964 0000 FFF7FEBF 		b	timer_interrupt_flag_clear
 965              		.cfi_endproc
 966              	.LFE124:
 968              		.section	.text.timer_dma_enable,"ax",%progbits
ARM GAS  /tmp/ccP4G5CZ.s 			page 26


 969              		.align	1
 970              		.global	timer_dma_enable
 971              		.syntax unified
 972              		.thumb
 973              		.thumb_func
 974              		.fpu softvfp
 976              	timer_dma_enable:
 977              	.LVL54:
 978              	.LFB81:
 459:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** 
 460:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** /*!
 461:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \brief      clear TIMER flags
 462:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \param[in]  timer_periph: TIMERx(x=0,1,2,5,13,14,15,16)
 463:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \param[in]  flag: the timer interrupt flags
 464:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****       \arg        TIMER_FLAG_UP: update flag
 465:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****       \arg        TIMER_FLAG_CH0: channel 0 flag
 466:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****       \arg        TIMER_FLAG_CH1: channel 1 flag
 467:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****       \arg        TIMER_FLAG_CH2: channel 2 flag
 468:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****       \arg        TIMER_FLAG_CH3: channel 3 flag
 469:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****       \arg        TIMER_FLAG_CMT: channel commutation flag 
 470:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****       \arg        TIMER_FLAG_TRG: trigger flag 
 471:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****       \arg        TIMER_FLAG_BRK: break flag
 472:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****       \arg        TIMER_FLAG_CH0O: channel 0 overcapture flag
 473:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****       \arg        TIMER_FLAG_CH1O: channel 1 overcapture flag
 474:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****       \arg        TIMER_FLAG_CH2O: channel 2 overcapture flag
 475:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****       \arg        TIMER_FLAG_CH3O: channel 3 overcapture flag
 476:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \param[out] none
 477:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \retval     none
 478:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** */
 479:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** void timer_flag_clear(uint32_t timer_periph, uint32_t flag)
 480:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** {
 481:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     TIMER_INTF(timer_periph) &= (uint32_t)(~(uint32_t)flag);
 482:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** }
 483:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** 
 484:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** /*!
 485:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \brief      enable the TIMER DMA
 486:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \param[in]  timer_periph: TIMERx(x=0,1,2,5,14,15,16)
 487:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \param[in]  dma: timer DMA source enable 
 488:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****       \arg        TIMER_DMA_UPD:  update DMA enable
 489:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****       \arg        TIMER_DMA_CH0D: channel 0 DMA enable
 490:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****       \arg        TIMER_DMA_CH1D: channel 1 DMA enable
 491:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****       \arg        TIMER_DMA_CH2D: channel 2 DMA enable
 492:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****       \arg        TIMER_DMA_CH3D: channel 3 DMA enable
 493:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****       \arg        TIMER_DMA_CMTD: channel commutation DMA request enable
 494:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****       \arg        TIMER_DMA_TRGD: trigger DMA enable
 495:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \param[out] none
 496:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \retval     none
 497:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** */
 498:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** void timer_dma_enable(uint32_t timer_periph, uint16_t dma)
 499:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** {
 979              		.loc 1 499 1 is_stmt 1 view -0
 980              		.cfi_startproc
 981              		@ args = 0, pretend = 0, frame = 0
 982              		@ frame_needed = 0, uses_anonymous_args = 0
 983              		@ link register save eliminated.
 500:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     TIMER_DMAINTEN(timer_periph) |= (uint32_t) dma; 
 984              		.loc 1 500 5 view .LVU209
ARM GAS  /tmp/ccP4G5CZ.s 			page 27


 985              		.loc 1 500 34 is_stmt 0 view .LVU210
 986 0000 C368     		ldr	r3, [r0, #12]
 987 0002 1943     		orrs	r1, r1, r3
 988              	.LVL55:
 989              		.loc 1 500 34 view .LVU211
 990 0004 C160     		str	r1, [r0, #12]
 501:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** }
 991              		.loc 1 501 1 view .LVU212
 992 0006 7047     		bx	lr
 993              		.cfi_endproc
 994              	.LFE81:
 996              		.section	.text.timer_dma_disable,"ax",%progbits
 997              		.align	1
 998              		.global	timer_dma_disable
 999              		.syntax unified
 1000              		.thumb
 1001              		.thumb_func
 1002              		.fpu softvfp
 1004              	timer_dma_disable:
 1005              	.LVL56:
 1006              	.LFB82:
 502:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** 
 503:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** /*!
 504:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \brief      disable the TIMER DMA
 505:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \param[in]  timer_periph: TIMERx(x=0,1,2,5,14,15,16)
 506:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \param[in]  dma: timer DMA source enable 
 507:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****       \arg        TIMER_DMA_UPD:  update DMA enable
 508:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****       \arg        TIMER_DMA_CH0D: channel 0 DMA enable
 509:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****       \arg        TIMER_DMA_CH1D: channel 1 DMA enable
 510:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****       \arg        TIMER_DMA_CH2D: channel 2 DMA enable
 511:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****       \arg        TIMER_DMA_CH3D: channel 3 DMA enable
 512:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****       \arg        TIMER_DMA_CMTD: channel commutation DMA request enable
 513:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****       \arg        TIMER_DMA_TRGD: trigger DMA enable
 514:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \param[out] none
 515:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \retval     none
 516:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** */
 517:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** void timer_dma_disable(uint32_t timer_periph, uint16_t dma)
 518:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** {
 1007              		.loc 1 518 1 is_stmt 1 view -0
 1008              		.cfi_startproc
 1009              		@ args = 0, pretend = 0, frame = 0
 1010              		@ frame_needed = 0, uses_anonymous_args = 0
 1011              		@ link register save eliminated.
 519:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     TIMER_DMAINTEN(timer_periph) &= ~(uint32_t)dma; 
 1012              		.loc 1 519 5 view .LVU214
 1013              		.loc 1 519 34 is_stmt 0 view .LVU215
 1014 0000 C368     		ldr	r3, [r0, #12]
 1015 0002 23EA0103 		bic	r3, r3, r1
 1016 0006 C360     		str	r3, [r0, #12]
 520:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** }
 1017              		.loc 1 520 1 view .LVU216
 1018 0008 7047     		bx	lr
 1019              		.cfi_endproc
 1020              	.LFE82:
 1022              		.section	.text.timer_channel_dma_request_source_select,"ax",%progbits
 1023              		.align	1
 1024              		.global	timer_channel_dma_request_source_select
ARM GAS  /tmp/ccP4G5CZ.s 			page 28


 1025              		.syntax unified
 1026              		.thumb
 1027              		.thumb_func
 1028              		.fpu softvfp
 1030              	timer_channel_dma_request_source_select:
 1031              	.LVL57:
 1032              	.LFB83:
 521:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** 
 522:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** /*!
 523:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \brief      channel DMA request source selection
 524:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \param[in]  timer_periph: TIMERx(x=0,1,2,5,14,15,16)
 525:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \param[in]  dma_request: channel DMA request source selection
 526:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****        \arg        TIMER_DMAREQUEST_CHANNELEVENT: DMA request of channel y is sent when channel y e
 527:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****        \arg        TIMER_DMAREQUEST_UPDATEEVENT: DMA request of channel y is sent when update event
 528:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \param[out] none
 529:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \retval     none
 530:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** */
 531:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** void timer_channel_dma_request_source_select(uint32_t timer_periph, uint8_t dma_request)
 532:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** {
 1033              		.loc 1 532 1 is_stmt 1 view -0
 1034              		.cfi_startproc
 1035              		@ args = 0, pretend = 0, frame = 0
 1036              		@ frame_needed = 0, uses_anonymous_args = 0
 1037              		@ link register save eliminated.
 533:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     if(TIMER_DMAREQUEST_UPDATEEVENT == dma_request){
 1038              		.loc 1 533 5 view .LVU218
 1039              		.loc 1 533 7 is_stmt 0 view .LVU219
 1040 0000 21B9     		cbnz	r1, .L61
 534:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CTL1(timer_periph) |= (uint32_t)TIMER_CTL1_DMAS;
 1041              		.loc 1 534 9 is_stmt 1 view .LVU220
 1042              		.loc 1 534 34 is_stmt 0 view .LVU221
 1043 0002 4368     		ldr	r3, [r0, #4]
 1044 0004 43F00803 		orr	r3, r3, #8
 1045              	.L63:
 535:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     }else if(TIMER_DMAREQUEST_CHANNELEVENT == dma_request){
 536:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CTL1(timer_periph) &= ~(uint32_t)TIMER_CTL1_DMAS;
 1046              		.loc 1 536 34 view .LVU222
 1047 0008 4360     		str	r3, [r0, #4]
 537:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     }else{
 538:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     }
 1048              		.loc 1 538 5 is_stmt 1 view .LVU223
 1049              	.L60:
 539:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** }
 1050              		.loc 1 539 1 is_stmt 0 view .LVU224
 1051 000a 7047     		bx	lr
 1052              	.L61:
 535:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     }else if(TIMER_DMAREQUEST_CHANNELEVENT == dma_request){
 1053              		.loc 1 535 11 is_stmt 1 view .LVU225
 535:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     }else if(TIMER_DMAREQUEST_CHANNELEVENT == dma_request){
 1054              		.loc 1 535 13 is_stmt 0 view .LVU226
 1055 000c 0129     		cmp	r1, #1
 1056 000e FCD1     		bne	.L60
 536:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     }else{
 1057              		.loc 1 536 9 is_stmt 1 view .LVU227
 536:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     }else{
 1058              		.loc 1 536 34 is_stmt 0 view .LVU228
 1059 0010 4368     		ldr	r3, [r0, #4]
ARM GAS  /tmp/ccP4G5CZ.s 			page 29


 1060 0012 23F00803 		bic	r3, r3, #8
 1061 0016 F7E7     		b	.L63
 1062              		.cfi_endproc
 1063              	.LFE83:
 1065              		.section	.text.timer_dma_transfer_config,"ax",%progbits
 1066              		.align	1
 1067              		.global	timer_dma_transfer_config
 1068              		.syntax unified
 1069              		.thumb
 1070              		.thumb_func
 1071              		.fpu softvfp
 1073              	timer_dma_transfer_config:
 1074              	.LVL58:
 1075              	.LFB84:
 540:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** 
 541:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** /*!
 542:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \brief      configure the TIMER DMA transfer
 543:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \param[in]  timer_periph: TIMERx(x=0,1,2,5,14,15,16)
 544:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \param[in]  dma_baseaddr: 
 545:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****        \arg        TIMER_DMACFG_DMATA_CTL0: DMA transfer address is TIMER_CTL0
 546:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****        \arg        TIMER_DMACFG_DMATA_CTL1: DMA transfer address is TIMER_CTL1
 547:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****        \arg        TIMER_DMACFG_DMATA_SMCFG: DMA transfer address is TIMER_SMCFG
 548:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****        \arg        TIMER_DMACFG_DMATA_DMAINTEN: DMA transfer address is TIMER_DMAINTEN
 549:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****        \arg        TIMER_DMACFG_DMATA_INTF: DMA transfer address is TIMER_INTF
 550:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****        \arg        TIMER_DMACFG_DMATA_SWEVG: DMA transfer address is TIMER_SWEVG
 551:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****        \arg        TIMER_DMACFG_DMATA_CHCTL0: DMA transfer address is TIMER_CHCTL0
 552:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****        \arg        TIMER_DMACFG_DMATA_CHCTL1: DMA transfer address is TIMER_CHCTL1
 553:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****        \arg        TIMER_DMACFG_DMATA_CHCTL2: DMA transfer address is TIMER_CHCTL2
 554:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****        \arg        TIMER_DMACFG_DMATA_CNT: DMA transfer address is TIMER_CNT
 555:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****        \arg        TIMER_DMACFG_DMATA_PSC: DMA transfer address is TIMER_PSC
 556:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****        \arg        TIMER_DMACFG_DMATA_CAR: DMA transfer address is TIMER_CAR
 557:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****        \arg        TIMER_DMACFG_DMATA_CREP: DMA transfer address is TIMER_CREP
 558:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****        \arg        TIMER_DMACFG_DMATA_CH0CV: DMA transfer address is TIMER_CH0CV
 559:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****        \arg        TIMER_DMACFG_DMATA_CH1CV: DMA transfer address is TIMER_CH1CV
 560:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****        \arg        TIMER_DMACFG_DMATA_CH2CV: DMA transfer address is TIMER_CH2CV
 561:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****        \arg        TIMER_DMACFG_DMATA_CH3CV: DMA transfer address is TIMER_CH3CV
 562:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****        \arg        TIMER_DMACFG_DMATA_CCHP: DMA transfer address is TIMER_CCHP
 563:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****        \arg        TIMER_DMACFG_DMATA_DMACFG: DMA transfer address is TIMER_DMACFG
 564:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****        \arg        TIMER_DMACFG_DMATA_DMATB: DMA transfer address is TIMER_DMATB
 565:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \param[in]  dma_lenth:
 566:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****        \arg        TIMER_DMACFG_DMATC_xTRANSFER(x=1..18): DMA transfer x time
 567:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \param[out] none
 568:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \retval     none
 569:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** */
 570:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** void timer_dma_transfer_config(uint32_t timer_periph, uint32_t dma_baseaddr, uint32_t dma_lenth)
 571:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** {
 1076              		.loc 1 571 1 is_stmt 1 view -0
 1077              		.cfi_startproc
 1078              		@ args = 0, pretend = 0, frame = 0
 1079              		@ frame_needed = 0, uses_anonymous_args = 0
 1080              		@ link register save eliminated.
 572:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     TIMER_DMACFG(timer_periph) &= (uint32_t)(~(TIMER_DMACFG_DMATA | TIMER_DMACFG_DMATC));
 1081              		.loc 1 572 5 view .LVU230
 1082              		.loc 1 572 32 is_stmt 0 view .LVU231
 1083 0000 836C     		ldr	r3, [r0, #72]
 573:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     TIMER_DMACFG(timer_periph) |= (uint32_t)(dma_baseaddr | dma_lenth);
 1084              		.loc 1 573 59 view .LVU232
ARM GAS  /tmp/ccP4G5CZ.s 			page 30


 1085 0002 1143     		orrs	r1, r1, r2
 1086              	.LVL59:
 572:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     TIMER_DMACFG(timer_periph) &= (uint32_t)(~(TIMER_DMACFG_DMATA | TIMER_DMACFG_DMATC));
 1087              		.loc 1 572 32 view .LVU233
 1088 0004 23F4F853 		bic	r3, r3, #7936
 1089 0008 23F01F03 		bic	r3, r3, #31
 1090 000c 8364     		str	r3, [r0, #72]
 1091              		.loc 1 573 5 is_stmt 1 view .LVU234
 1092              		.loc 1 573 32 is_stmt 0 view .LVU235
 1093 000e 836C     		ldr	r3, [r0, #72]
 1094 0010 1943     		orrs	r1, r1, r3
 1095 0012 8164     		str	r1, [r0, #72]
 574:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** }
 1096              		.loc 1 574 1 view .LVU236
 1097 0014 7047     		bx	lr
 1098              		.cfi_endproc
 1099              	.LFE84:
 1101              		.section	.text.timer_event_software_generate,"ax",%progbits
 1102              		.align	1
 1103              		.global	timer_event_software_generate
 1104              		.syntax unified
 1105              		.thumb
 1106              		.thumb_func
 1107              		.fpu softvfp
 1109              	timer_event_software_generate:
 1110              	.LVL60:
 1111              	.LFB85:
 575:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** 
 576:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** /*!
 577:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \brief      software generate events 
 578:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \param[in]  timer_periph: TIMERx(x=0,1,2,5,13,14,15,16)
 579:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \param[in]  event: the timer software event generation sources
 580:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****       \arg        TIMER_EVENT_SRC_UPG: update event generation 
 581:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****       \arg        TIMER_EVENT_SRC_CH0G: channel 0 capture or compare event generation 
 582:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****       \arg        TIMER_EVENT_SRC_CH1G: channel 1 capture or compare event generation 
 583:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****       \arg        TIMER_EVENT_SRC_CH2G: channel 2 capture or compare event generation 
 584:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****       \arg        TIMER_EVENT_SRC_CH3G: channel 3 capture or compare event generation 
 585:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****       \arg        TIMER_EVENT_SRC_CMTG: channel commutation event generation 
 586:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****       \arg        TIMER_EVENT_SRC_TRGG: trigger event generation 
 587:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****       \arg        TIMER_EVENT_SRC_BRKG:  break event generation 
 588:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \param[out] none
 589:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \retval     none
 590:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** */
 591:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** void timer_event_software_generate(uint32_t timer_periph, uint16_t event)
 592:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** {
 1112              		.loc 1 592 1 is_stmt 1 view -0
 1113              		.cfi_startproc
 1114              		@ args = 0, pretend = 0, frame = 0
 1115              		@ frame_needed = 0, uses_anonymous_args = 0
 1116              		@ link register save eliminated.
 593:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     TIMER_SWEVG(timer_periph) |= (uint32_t)event;
 1117              		.loc 1 593 5 view .LVU238
 1118              		.loc 1 593 31 is_stmt 0 view .LVU239
 1119 0000 4369     		ldr	r3, [r0, #20]
 1120 0002 1943     		orrs	r1, r1, r3
 1121              	.LVL61:
 1122              		.loc 1 593 31 view .LVU240
ARM GAS  /tmp/ccP4G5CZ.s 			page 31


 1123 0004 4161     		str	r1, [r0, #20]
 594:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** }
 1124              		.loc 1 594 1 view .LVU241
 1125 0006 7047     		bx	lr
 1126              		.cfi_endproc
 1127              	.LFE85:
 1129              		.section	.text.timer_break_config,"ax",%progbits
 1130              		.align	1
 1131              		.global	timer_break_config
 1132              		.syntax unified
 1133              		.thumb
 1134              		.thumb_func
 1135              		.fpu softvfp
 1137              	timer_break_config:
 1138              	.LVL62:
 1139              	.LFB86:
 595:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** 
 596:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** /*!
 597:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \brief      configure TIMER break function 
 598:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \param[in]  timer_periph: TIMERx(x=0,14,15,16)
 599:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \param[in]  breakpara: TIMER break parameter struct
 600:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****                 runoffstate: TIMER_ROS_STATE_ENABLE,TIMER_ROS_STATE_DISABLE
 601:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****                 ideloffstate: TIMER_IOS_STATE_ENABLE,TIMER_IOS_STATE_DISABLE
 602:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****                 deadtime: 0~255
 603:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****                 breakpolarity: TIMER_BREAK_POLARITY_LOW,TIMER_BREAK_POLARITY_HIGH
 604:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****                 outputautostate: TIMER_OUTAUTO_ENABLE,TIMER_OUTAUTO_DISABLE
 605:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****                 protectmode: TIMER_CCHP_PROT_OFF,TIMER_CCHP_PROT_0,TIMER_CCHP_PROT_1,TIMER_CCHP_PRO
 606:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****                 breakstate: TIMER_BREAK_ENABLE,TIMER_BREAK_DISABLE
 607:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \param[out] none
 608:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \retval     none
 609:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** */
 610:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** void timer_break_config(uint32_t timer_periph, timer_break_parameter_struct* breakpara)
 611:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** {
 1140              		.loc 1 611 1 is_stmt 1 view -0
 1141              		.cfi_startproc
 1142              		@ args = 0, pretend = 0, frame = 0
 1143              		@ frame_needed = 0, uses_anonymous_args = 0
 1144              		@ link register save eliminated.
 612:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     TIMER_CCHP(timer_periph) = (uint32_t)(((uint32_t)breakpara->runoffstate)     |
 1145              		.loc 1 612 5 view .LVU243
 1146              		.loc 1 612 32 is_stmt 0 view .LVU244
 1147 0000 4A88     		ldrh	r2, [r1, #2]
 1148 0002 0B88     		ldrh	r3, [r1]
 1149 0004 1343     		orrs	r3, r3, r2
 1150 0006 8A88     		ldrh	r2, [r1, #4]
 1151 0008 1343     		orrs	r3, r3, r2
 1152 000a CA88     		ldrh	r2, [r1, #6]
 1153 000c 1343     		orrs	r3, r3, r2
 1154 000e 0A89     		ldrh	r2, [r1, #8]
 1155 0010 1343     		orrs	r3, r3, r2
 1156 0012 4A89     		ldrh	r2, [r1, #10]
 1157 0014 1343     		orrs	r3, r3, r2
 1158 0016 8A89     		ldrh	r2, [r1, #12]
 1159 0018 1343     		orrs	r3, r3, r2
 1160 001a 9BB2     		uxth	r3, r3
 1161              		.loc 1 612 30 view .LVU245
 1162 001c 4364     		str	r3, [r0, #68]
ARM GAS  /tmp/ccP4G5CZ.s 			page 32


 613:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****                                            ((uint32_t)breakpara->ideloffstate)    |
 614:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****                                            ((uint32_t)breakpara->deadtime)        |
 615:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****                                            ((uint32_t)breakpara->breakpolarity)   |
 616:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****                                            ((uint32_t)breakpara->outputautostate) |
 617:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****                                            ((uint32_t)breakpara->protectmode)     |
 618:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****                                            ((uint32_t)breakpara->breakstate));
 619:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** }
 1163              		.loc 1 619 1 view .LVU246
 1164 001e 7047     		bx	lr
 1165              		.cfi_endproc
 1166              	.LFE86:
 1168              		.section	.text.timer_break_enable,"ax",%progbits
 1169              		.align	1
 1170              		.global	timer_break_enable
 1171              		.syntax unified
 1172              		.thumb
 1173              		.thumb_func
 1174              		.fpu softvfp
 1176              	timer_break_enable:
 1177              	.LVL63:
 1178              	.LFB87:
 620:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** 
 621:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** /*!
 622:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \brief      enable TIMER break function
 623:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \param[in]  timer_periph: TIMERx(x=0,14,15,16)
 624:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \param[out] none
 625:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \retval     none
 626:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** */
 627:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** void timer_break_enable(uint32_t timer_periph)
 628:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** {
 1179              		.loc 1 628 1 is_stmt 1 view -0
 1180              		.cfi_startproc
 1181              		@ args = 0, pretend = 0, frame = 0
 1182              		@ frame_needed = 0, uses_anonymous_args = 0
 1183              		@ link register save eliminated.
 629:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     TIMER_CCHP(timer_periph) |= (uint32_t)TIMER_BREAK_ENABLE;
 1184              		.loc 1 629 5 view .LVU248
 1185              		.loc 1 629 30 is_stmt 0 view .LVU249
 1186 0000 436C     		ldr	r3, [r0, #68]
 1187 0002 43F48053 		orr	r3, r3, #4096
 1188 0006 4364     		str	r3, [r0, #68]
 630:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** }
 1189              		.loc 1 630 1 view .LVU250
 1190 0008 7047     		bx	lr
 1191              		.cfi_endproc
 1192              	.LFE87:
 1194              		.section	.text.timer_break_disable,"ax",%progbits
 1195              		.align	1
 1196              		.global	timer_break_disable
 1197              		.syntax unified
 1198              		.thumb
 1199              		.thumb_func
 1200              		.fpu softvfp
 1202              	timer_break_disable:
 1203              	.LVL64:
 1204              	.LFB88:
 631:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** 
ARM GAS  /tmp/ccP4G5CZ.s 			page 33


 632:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** /*!
 633:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \brief      disable TIMER break function
 634:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \param[in]  timer_periph: TIMERx(x=0,14,15,16)
 635:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \param[out] none
 636:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \retval     none
 637:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** */
 638:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** void timer_break_disable(uint32_t timer_periph)
 639:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** {
 1205              		.loc 1 639 1 is_stmt 1 view -0
 1206              		.cfi_startproc
 1207              		@ args = 0, pretend = 0, frame = 0
 1208              		@ frame_needed = 0, uses_anonymous_args = 0
 1209              		@ link register save eliminated.
 640:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     TIMER_CCHP(timer_periph) &= (uint32_t)TIMER_BREAK_DISABLE;
 1210              		.loc 1 640 5 view .LVU252
 1211              		.loc 1 640 30 is_stmt 0 view .LVU253
 1212 0000 436C     		ldr	r3, [r0, #68]
 1213 0002 0023     		movs	r3, #0
 1214 0004 4364     		str	r3, [r0, #68]
 641:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** }
 1215              		.loc 1 641 1 view .LVU254
 1216 0006 7047     		bx	lr
 1217              		.cfi_endproc
 1218              	.LFE88:
 1220              		.section	.text.timer_automatic_output_enable,"ax",%progbits
 1221              		.align	1
 1222              		.global	timer_automatic_output_enable
 1223              		.syntax unified
 1224              		.thumb
 1225              		.thumb_func
 1226              		.fpu softvfp
 1228              	timer_automatic_output_enable:
 1229              	.LVL65:
 1230              	.LFB89:
 642:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** 
 643:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** /*!
 644:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \brief      enable TIMER output automatic function
 645:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \param[in]  timer_periph: TIMERx(x=0,14,15,16)
 646:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \param[out] none
 647:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \retval     none
 648:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** */
 649:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** void timer_automatic_output_enable(uint32_t timer_periph)
 650:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** {
 1231              		.loc 1 650 1 is_stmt 1 view -0
 1232              		.cfi_startproc
 1233              		@ args = 0, pretend = 0, frame = 0
 1234              		@ frame_needed = 0, uses_anonymous_args = 0
 1235              		@ link register save eliminated.
 651:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     TIMER_CCHP(timer_periph) |= (uint32_t)TIMER_OUTAUTO_ENABLE;
 1236              		.loc 1 651 5 view .LVU256
 1237              		.loc 1 651 30 is_stmt 0 view .LVU257
 1238 0000 436C     		ldr	r3, [r0, #68]
 1239 0002 43F48043 		orr	r3, r3, #16384
 1240 0006 4364     		str	r3, [r0, #68]
 652:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** }
 1241              		.loc 1 652 1 view .LVU258
 1242 0008 7047     		bx	lr
ARM GAS  /tmp/ccP4G5CZ.s 			page 34


 1243              		.cfi_endproc
 1244              	.LFE89:
 1246              		.section	.text.timer_automatic_output_disable,"ax",%progbits
 1247              		.align	1
 1248              		.global	timer_automatic_output_disable
 1249              		.syntax unified
 1250              		.thumb
 1251              		.thumb_func
 1252              		.fpu softvfp
 1254              	timer_automatic_output_disable:
 1255              	.LFB126:
 1256              		.cfi_startproc
 1257              		@ args = 0, pretend = 0, frame = 0
 1258              		@ frame_needed = 0, uses_anonymous_args = 0
 1259              		@ link register save eliminated.
 1260 0000 FFF7FEBF 		b	timer_break_disable
 1261              		.cfi_endproc
 1262              	.LFE126:
 1264              		.section	.text.timer_primary_output_config,"ax",%progbits
 1265              		.align	1
 1266              		.global	timer_primary_output_config
 1267              		.syntax unified
 1268              		.thumb
 1269              		.thumb_func
 1270              		.fpu softvfp
 1272              	timer_primary_output_config:
 1273              	.LVL66:
 1274              	.LFB91:
 653:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** 
 654:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** /*!
 655:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \brief      disable TIMER output automatic function
 656:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \param[in]  timer_periph: TIMERx(x=0,14,15,16)
 657:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \param[out] none
 658:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \retval     none
 659:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** */
 660:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** void timer_automatic_output_disable(uint32_t timer_periph)
 661:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** {
 662:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     TIMER_CCHP(timer_periph) &= (uint32_t)TIMER_OUTAUTO_DISABLE;
 663:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** }
 664:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** 
 665:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** /*!
 666:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \brief      configure TIMER primary output function
 667:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \param[in]  timer_periph: TIMERx(x=0,14,15,16)
 668:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \param[in]  newvalue: ENABLE or DISABLE
 669:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \param[out] none
 670:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \retval     none
 671:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** */
 672:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** void timer_primary_output_config(uint32_t timer_periph,ControlStatus newvalue)
 673:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** {
 1275              		.loc 1 673 1 is_stmt 1 view -0
 1276              		.cfi_startproc
 1277              		@ args = 0, pretend = 0, frame = 0
 1278              		@ frame_needed = 0, uses_anonymous_args = 0
 1279              		@ link register save eliminated.
 674:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     if(newvalue){
 1280              		.loc 1 674 5 view .LVU260
 675:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CCHP(timer_periph) |= (uint32_t)TIMER_CCHP_POEN;
ARM GAS  /tmp/ccP4G5CZ.s 			page 35


 1281              		.loc 1 675 34 is_stmt 0 view .LVU261
 1282 0000 436C     		ldr	r3, [r0, #68]
 674:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     if(newvalue){
 1283              		.loc 1 674 7 view .LVU262
 1284 0002 19B1     		cbz	r1, .L72
 1285              		.loc 1 675 9 is_stmt 1 view .LVU263
 1286              		.loc 1 675 34 is_stmt 0 view .LVU264
 1287 0004 43F40043 		orr	r3, r3, #32768
 1288              	.L74:
 676:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     }else{
 677:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CCHP(timer_periph) &= (uint32_t)(~ TIMER_CCHP_POEN);
 1289              		.loc 1 677 34 view .LVU265
 1290 0008 4364     		str	r3, [r0, #68]
 678:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     }
 679:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** }
 1291              		.loc 1 679 1 view .LVU266
 1292 000a 7047     		bx	lr
 1293              	.L72:
 677:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     }
 1294              		.loc 1 677 9 is_stmt 1 view .LVU267
 677:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     }
 1295              		.loc 1 677 34 is_stmt 0 view .LVU268
 1296 000c 23F40043 		bic	r3, r3, #32768
 1297 0010 FAE7     		b	.L74
 1298              		.cfi_endproc
 1299              	.LFE91:
 1301              		.section	.text.timer_channel_control_shadow_config,"ax",%progbits
 1302              		.align	1
 1303              		.global	timer_channel_control_shadow_config
 1304              		.syntax unified
 1305              		.thumb
 1306              		.thumb_func
 1307              		.fpu softvfp
 1309              	timer_channel_control_shadow_config:
 1310              	.LVL67:
 1311              	.LFB92:
 680:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** 
 681:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** /*!
 682:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \brief      channel capture/compare control shadow register enable
 683:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \param[in]  timer_periph: TIMERx(x=0,14,15,16)
 684:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \param[in]  newvalue: ENABLE or DISABLE 
 685:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \param[out] none
 686:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \retval     none
 687:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** */
 688:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** void timer_channel_control_shadow_config(uint32_t timer_periph, ControlStatus newvalue)
 689:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** {
 1312              		.loc 1 689 1 is_stmt 1 view -0
 1313              		.cfi_startproc
 1314              		@ args = 0, pretend = 0, frame = 0
 1315              		@ frame_needed = 0, uses_anonymous_args = 0
 1316              		@ link register save eliminated.
 690:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****      if(newvalue){
 1317              		.loc 1 690 6 view .LVU270
 691:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CTL1(timer_periph) |= (uint32_t)TIMER_CTL1_CCSE;
 1318              		.loc 1 691 34 is_stmt 0 view .LVU271
 1319 0000 4368     		ldr	r3, [r0, #4]
 690:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****      if(newvalue){
ARM GAS  /tmp/ccP4G5CZ.s 			page 36


 1320              		.loc 1 690 8 view .LVU272
 1321 0002 19B1     		cbz	r1, .L76
 1322              		.loc 1 691 9 is_stmt 1 view .LVU273
 1323              		.loc 1 691 34 is_stmt 0 view .LVU274
 1324 0004 43F00103 		orr	r3, r3, #1
 1325              	.L78:
 692:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     }else{
 693:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CTL1(timer_periph) &= (uint32_t)(~TIMER_CTL1_CCSE);
 1326              		.loc 1 693 34 view .LVU275
 1327 0008 4360     		str	r3, [r0, #4]
 694:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     }
 695:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** }
 1328              		.loc 1 695 1 view .LVU276
 1329 000a 7047     		bx	lr
 1330              	.L76:
 693:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     }
 1331              		.loc 1 693 9 is_stmt 1 view .LVU277
 693:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     }
 1332              		.loc 1 693 34 is_stmt 0 view .LVU278
 1333 000c 23F00103 		bic	r3, r3, #1
 1334 0010 FAE7     		b	.L78
 1335              		.cfi_endproc
 1336              	.LFE92:
 1338              		.section	.text.timer_channel_control_shadow_update_config,"ax",%progbits
 1339              		.align	1
 1340              		.global	timer_channel_control_shadow_update_config
 1341              		.syntax unified
 1342              		.thumb
 1343              		.thumb_func
 1344              		.fpu softvfp
 1346              	timer_channel_control_shadow_update_config:
 1347              	.LVL68:
 1348              	.LFB93:
 696:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** 
 697:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** /*!
 698:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \brief      configure TIMER channel control shadow register update control
 699:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \param[in]  timer_periph: TIMERx(x=0,1,2)
 700:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \param[in]  ccuctl: channel control shadow register update control
 701:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****       \arg        TIMER_UPDATECTL_CCU: the shadow registers update by when CMTG bit is set
 702:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****       \arg        TIMER_UPDATECTL_CCUTRI: the shadow registers update by when CMTG bit is set or an
 703:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \param[out] none
 704:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \retval     none
 705:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** */              
 706:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** void timer_channel_control_shadow_update_config(uint32_t timer_periph, uint8_t ccuctl)
 707:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** {
 1349              		.loc 1 707 1 is_stmt 1 view -0
 1350              		.cfi_startproc
 1351              		@ args = 0, pretend = 0, frame = 0
 1352              		@ frame_needed = 0, uses_anonymous_args = 0
 1353              		@ link register save eliminated.
 708:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     if(TIMER_UPDATECTL_CCU == ccuctl){
 1354              		.loc 1 708 5 view .LVU280
 1355              		.loc 1 708 7 is_stmt 0 view .LVU281
 1356 0000 21B9     		cbnz	r1, .L80
 709:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CTL1(timer_periph) &= (~(uint32_t)TIMER_CTL1_CCUC);
 1357              		.loc 1 709 9 is_stmt 1 view .LVU282
 1358              		.loc 1 709 34 is_stmt 0 view .LVU283
ARM GAS  /tmp/ccP4G5CZ.s 			page 37


 1359 0002 4368     		ldr	r3, [r0, #4]
 1360 0004 23F00403 		bic	r3, r3, #4
 1361              	.L82:
 710:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     }else if(TIMER_UPDATECTL_CCUTRI == ccuctl){
 711:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CTL1(timer_periph) |= (uint32_t)TIMER_CTL1_CCUC;
 1362              		.loc 1 711 34 view .LVU284
 1363 0008 4360     		str	r3, [r0, #4]
 712:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     }else{
 713:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     }
 1364              		.loc 1 713 5 is_stmt 1 view .LVU285
 1365              	.L79:
 714:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** }
 1366              		.loc 1 714 1 is_stmt 0 view .LVU286
 1367 000a 7047     		bx	lr
 1368              	.L80:
 710:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     }else if(TIMER_UPDATECTL_CCUTRI == ccuctl){
 1369              		.loc 1 710 11 is_stmt 1 view .LVU287
 710:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     }else if(TIMER_UPDATECTL_CCUTRI == ccuctl){
 1370              		.loc 1 710 13 is_stmt 0 view .LVU288
 1371 000c 0129     		cmp	r1, #1
 1372 000e FCD1     		bne	.L79
 711:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     }else{
 1373              		.loc 1 711 9 is_stmt 1 view .LVU289
 711:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     }else{
 1374              		.loc 1 711 34 is_stmt 0 view .LVU290
 1375 0010 4368     		ldr	r3, [r0, #4]
 1376 0012 43F00403 		orr	r3, r3, #4
 1377 0016 F7E7     		b	.L82
 1378              		.cfi_endproc
 1379              	.LFE93:
 1381              		.section	.text.timer_channel_output_config,"ax",%progbits
 1382              		.align	1
 1383              		.global	timer_channel_output_config
 1384              		.syntax unified
 1385              		.thumb
 1386              		.thumb_func
 1387              		.fpu softvfp
 1389              	timer_channel_output_config:
 1390              	.LVL69:
 1391              	.LFB94:
 715:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** 
 716:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** /*!
 717:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \brief      configure TIMER channel output function
 718:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \param[in]  timer_periph: TIMERx(x=0,1,2,13,14,15,16)
 719:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \param[in]  channel: 
 720:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****       \arg        TIMER_CH_0: TIMER channel0(TIMERx(x=0,1,2,13,14,15,16))
 721:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****       \arg        TIMER_CH_1: TIMER channel1(TIMERx(x=0,1,2,14))
 722:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****       \arg        TIMER_CH_2: TIMER channel2(TIMERx(x=0,1,2))
 723:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****       \arg        TIMER_CH_3: TIMER channel3(TIMERx(x=0,1,2))
 724:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \param[in]  ocpara: TIMER channeln output parameter struct
 725:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****                 outputstate: TIMER_CCX_ENABLE,TIMER_CCX_DISABLE
 726:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****                 outputnstate: TIMER_CCXN_ENABLE,TIMER_CCXN_DISABLE
 727:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****                 ocpolarity: TIMER_OC_POLARITY_HIGH,TIMER_OC_POLARITY_LOW
 728:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****                 ocnpolarity: TIMER_OCN_POLARITY_HIGH,TIMER_OCN_POLARITY_LOW
 729:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****                 ocidlestate: TIMER_OC_IDLE_STATE_LOW,TIMER_OC_IDLE_STATE_HIGH
 730:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****                 ocnidlestate: TIMER_OCN_IDLE_STATE_LOW,TIMER_OCN_IDLE_STATE_HIGH
 731:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \param[out] none
ARM GAS  /tmp/ccP4G5CZ.s 			page 38


 732:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \retval     none
 733:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** */
 734:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** void timer_channel_output_config(uint32_t timer_periph, uint16_t channel, timer_oc_parameter_struct
 735:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** {
 1392              		.loc 1 735 1 is_stmt 1 view -0
 1393              		.cfi_startproc
 1394              		@ args = 0, pretend = 0, frame = 0
 1395              		@ frame_needed = 0, uses_anonymous_args = 0
 1396              		@ link register save eliminated.
 736:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     switch(channel){
 1397              		.loc 1 736 5 view .LVU292
 1398 0000 0329     		cmp	r1, #3
 1399 0002 00F2E880 		bhi	.L83
 1400 0006 DFE811F0 		tbh	[pc, r1, lsl #1]
 1401              	.L86:
 1402 000a 0400     		.2byte	(.L89-.L86)/2
 1403 000c 4300     		.2byte	(.L88-.L86)/2
 1404 000e 8700     		.2byte	(.L87-.L86)/2
 1405 0010 C800     		.2byte	(.L85-.L86)/2
 1406              		.p2align 1
 1407              	.L89:
 737:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     /* configure TIMER_CH_0 */
 738:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     case TIMER_CH_0:
 739:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         /* reset the CH0EN bit */
 740:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CHCTL2(timer_periph) &=(uint32_t)(~TIMER_CHCTL2_CH0EN);
 1408              		.loc 1 740 9 view .LVU293
 1409              		.loc 1 740 36 is_stmt 0 view .LVU294
 1410 0012 036A     		ldr	r3, [r0, #32]
 1411 0014 23F00103 		bic	r3, r3, #1
 1412 0018 0362     		str	r3, [r0, #32]
 741:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         /* set the CH0EN bit */
 742:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)ocpara->outputstate;
 1413              		.loc 1 742 9 is_stmt 1 view .LVU295
 1414              		.loc 1 742 36 is_stmt 0 view .LVU296
 1415 001a 016A     		ldr	r1, [r0, #32]
 1416              	.LVL70:
 1417              		.loc 1 742 39 view .LVU297
 1418 001c 1388     		ldrh	r3, [r2]
 1419              		.loc 1 742 36 view .LVU298
 1420 001e 0B43     		orrs	r3, r3, r1
 1421 0020 0362     		str	r3, [r0, #32]
 743:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         /* reset the CH0P bit */
 744:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CHCTL2(timer_periph) &=(uint32_t)(~TIMER_CHCTL2_CH0P);
 1422              		.loc 1 744 9 is_stmt 1 view .LVU299
 1423              		.loc 1 744 36 is_stmt 0 view .LVU300
 1424 0022 036A     		ldr	r3, [r0, #32]
 1425 0024 23F00203 		bic	r3, r3, #2
 1426 0028 0362     		str	r3, [r0, #32]
 745:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         /* set the CH0P bit */
 746:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)ocpara->ocpolarity;
 1427              		.loc 1 746 9 is_stmt 1 view .LVU301
 1428              		.loc 1 746 36 is_stmt 0 view .LVU302
 1429 002a 016A     		ldr	r1, [r0, #32]
 1430              		.loc 1 746 39 view .LVU303
 1431 002c 9388     		ldrh	r3, [r2, #4]
 1432              		.loc 1 746 36 view .LVU304
 1433 002e 0B43     		orrs	r3, r3, r1
ARM GAS  /tmp/ccP4G5CZ.s 			page 39


 1434 0030 0362     		str	r3, [r0, #32]
 747:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** 
 748:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         if((TIMER0 == timer_periph) || (TIMER14 == timer_periph) || (TIMER15 == timer_periph) || (T
 1435              		.loc 1 748 9 is_stmt 1 view .LVU305
 1436              		.loc 1 748 11 is_stmt 0 view .LVU306
 1437 0032 694B     		ldr	r3, .L93
 1438 0034 9842     		cmp	r0, r3
 1439 0036 0AD0     		beq	.L90
 1440              		.loc 1 748 37 discriminator 1 view .LVU307
 1441 0038 20F48061 		bic	r1, r0, #1024
 1442 003c 03F5A053 		add	r3, r3, #5120
 1443 0040 9942     		cmp	r1, r3
 1444 0042 04D0     		beq	.L90
 1445              		.loc 1 748 95 discriminator 3 view .LVU308
 1446 0044 03F50063 		add	r3, r3, #2048
 1447 0048 9842     		cmp	r0, r3
 1448 004a 40F0C480 		bne	.L83
 1449              	.L90:
 749:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****             /* reset the CH0NEN bit */
 750:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****             TIMER_CHCTL2(timer_periph) &=(uint32_t)(~TIMER_CHCTL2_CH0NEN);
 1450              		.loc 1 750 13 is_stmt 1 view .LVU309
 1451              		.loc 1 750 40 is_stmt 0 view .LVU310
 1452 004e 036A     		ldr	r3, [r0, #32]
 1453 0050 23F00403 		bic	r3, r3, #4
 1454 0054 0362     		str	r3, [r0, #32]
 751:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****             /* set the CH0NEN bit */
 752:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****             TIMER_CHCTL2(timer_periph) |= (uint32_t)ocpara->outputnstate;
 1455              		.loc 1 752 13 is_stmt 1 view .LVU311
 1456              		.loc 1 752 40 is_stmt 0 view .LVU312
 1457 0056 016A     		ldr	r1, [r0, #32]
 1458              		.loc 1 752 43 view .LVU313
 1459 0058 5388     		ldrh	r3, [r2, #2]
 1460              		.loc 1 752 40 view .LVU314
 1461 005a 0B43     		orrs	r3, r3, r1
 1462 005c 0362     		str	r3, [r0, #32]
 753:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****             /* reset the CH0NP bit */
 754:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****             TIMER_CHCTL2(timer_periph) &=(uint32_t)(~TIMER_CHCTL2_CH0NP);
 1463              		.loc 1 754 13 is_stmt 1 view .LVU315
 1464              		.loc 1 754 40 is_stmt 0 view .LVU316
 1465 005e 036A     		ldr	r3, [r0, #32]
 1466 0060 23F00803 		bic	r3, r3, #8
 1467 0064 0362     		str	r3, [r0, #32]
 755:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****             /* set the CH0NP bit */
 756:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****             TIMER_CHCTL2(timer_periph) |= (uint32_t)ocpara->ocnpolarity;
 1468              		.loc 1 756 13 is_stmt 1 view .LVU317
 1469              		.loc 1 756 40 is_stmt 0 view .LVU318
 1470 0066 016A     		ldr	r1, [r0, #32]
 1471              		.loc 1 756 43 view .LVU319
 1472 0068 D388     		ldrh	r3, [r2, #6]
 1473              		.loc 1 756 40 view .LVU320
 1474 006a 0B43     		orrs	r3, r3, r1
 1475 006c 0362     		str	r3, [r0, #32]
 757:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****             /* reset the ISO0 bit */
 758:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****             TIMER_CTL1(timer_periph) &=(uint32_t)(~TIMER_CTL1_ISO0);
 1476              		.loc 1 758 13 is_stmt 1 view .LVU321
 1477              		.loc 1 758 38 is_stmt 0 view .LVU322
 1478 006e 4368     		ldr	r3, [r0, #4]
ARM GAS  /tmp/ccP4G5CZ.s 			page 40


 1479 0070 23F48073 		bic	r3, r3, #256
 1480 0074 4360     		str	r3, [r0, #4]
 759:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****             /* set the ISO0 bit */
 760:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****             TIMER_CTL1(timer_periph) |= (uint32_t)ocpara->ocidlestate;
 1481              		.loc 1 760 13 is_stmt 1 view .LVU323
 1482              		.loc 1 760 38 is_stmt 0 view .LVU324
 1483 0076 4168     		ldr	r1, [r0, #4]
 1484              		.loc 1 760 41 view .LVU325
 1485 0078 1389     		ldrh	r3, [r2, #8]
 1486              		.loc 1 760 38 view .LVU326
 1487 007a 0B43     		orrs	r3, r3, r1
 1488 007c 4360     		str	r3, [r0, #4]
 761:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****             /* reset the ISO0N bit */
 762:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****             TIMER_CTL1(timer_periph) &=(uint32_t)(~TIMER_CTL1_ISO0N);
 1489              		.loc 1 762 13 is_stmt 1 view .LVU327
 1490              		.loc 1 762 38 is_stmt 0 view .LVU328
 1491 007e 4368     		ldr	r3, [r0, #4]
 1492 0080 23F40073 		bic	r3, r3, #512
 1493 0084 4360     		str	r3, [r0, #4]
 763:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****             /* set the ISO0N bit */
 764:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****             TIMER_CTL1(timer_periph) |= (uint32_t)ocpara->ocnidlestate;
 1494              		.loc 1 764 13 is_stmt 1 view .LVU329
 1495              		.loc 1 764 38 is_stmt 0 view .LVU330
 1496 0086 4168     		ldr	r1, [r0, #4]
 1497              		.loc 1 764 41 view .LVU331
 1498 0088 5389     		ldrh	r3, [r2, #10]
 1499              		.loc 1 764 38 view .LVU332
 1500 008a 0B43     		orrs	r3, r3, r1
 1501 008c 4360     		str	r3, [r0, #4]
 1502 008e 7047     		bx	lr
 1503              	.LVL71:
 1504              	.L88:
 765:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         }
 766:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         break;
 767:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     /* configure TIMER_CH_1 */
 768:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     case TIMER_CH_1:
 769:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         /* reset the CH1EN bit */
 770:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CHCTL2(timer_periph) &=(uint32_t)(~TIMER_CHCTL2_CH1EN);
 1505              		.loc 1 770 9 is_stmt 1 view .LVU333
 1506              		.loc 1 770 36 is_stmt 0 view .LVU334
 1507 0090 036A     		ldr	r3, [r0, #32]
 771:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         /* set the CH1EN bit */
 772:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocpara->outputstate << 4);
 1508              		.loc 1 772 50 view .LVU335
 1509 0092 1188     		ldrh	r1, [r2]
 1510              	.LVL72:
 770:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         /* set the CH1EN bit */
 1511              		.loc 1 770 36 view .LVU336
 1512 0094 23F01003 		bic	r3, r3, #16
 1513 0098 0362     		str	r3, [r0, #32]
 1514              		.loc 1 772 9 is_stmt 1 view .LVU337
 1515              		.loc 1 772 36 is_stmt 0 view .LVU338
 1516 009a 036A     		ldr	r3, [r0, #32]
 1517 009c 43EA0113 		orr	r3, r3, r1, lsl #4
 1518 00a0 0362     		str	r3, [r0, #32]
 773:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         /* reset the CH1P bit */
 774:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CHCTL2(timer_periph) &=(uint32_t)(~TIMER_CHCTL2_CH1P);
ARM GAS  /tmp/ccP4G5CZ.s 			page 41


 1519              		.loc 1 774 9 is_stmt 1 view .LVU339
 1520              		.loc 1 774 36 is_stmt 0 view .LVU340
 1521 00a2 036A     		ldr	r3, [r0, #32]
 775:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         /* set the CH1P bit */
 776:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocpara->ocpolarity << 4);
 1522              		.loc 1 776 50 view .LVU341
 1523 00a4 9188     		ldrh	r1, [r2, #4]
 774:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         /* set the CH1P bit */
 1524              		.loc 1 774 36 view .LVU342
 1525 00a6 23F02003 		bic	r3, r3, #32
 1526 00aa 0362     		str	r3, [r0, #32]
 1527              		.loc 1 776 9 is_stmt 1 view .LVU343
 1528              		.loc 1 776 36 is_stmt 0 view .LVU344
 1529 00ac 036A     		ldr	r3, [r0, #32]
 1530 00ae 43EA0113 		orr	r3, r3, r1, lsl #4
 1531 00b2 0362     		str	r3, [r0, #32]
 777:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** 
 778:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         if((TIMER0 == timer_periph)){
 1532              		.loc 1 778 9 is_stmt 1 view .LVU345
 1533              		.loc 1 778 11 is_stmt 0 view .LVU346
 1534 00b4 484B     		ldr	r3, .L93
 1535 00b6 9842     		cmp	r0, r3
 1536 00b8 40F08D80 		bne	.L83
 779:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****             /* reset the CH1NEN bit */
 780:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****             TIMER_CHCTL2(timer_periph) &=(uint32_t)(~TIMER_CHCTL2_CH1NEN);
 1537              		.loc 1 780 13 is_stmt 1 view .LVU347
 1538              		.loc 1 780 40 is_stmt 0 view .LVU348
 1539 00bc 036A     		ldr	r3, [r0, #32]
 781:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****             /* set the CH1NEN bit */
 782:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****             TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocpara->outputnstate << 4);
 1540              		.loc 1 782 54 view .LVU349
 1541 00be 5188     		ldrh	r1, [r2, #2]
 780:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****             /* set the CH1NEN bit */
 1542              		.loc 1 780 40 view .LVU350
 1543 00c0 23F04003 		bic	r3, r3, #64
 1544 00c4 0362     		str	r3, [r0, #32]
 1545              		.loc 1 782 13 is_stmt 1 view .LVU351
 1546              		.loc 1 782 40 is_stmt 0 view .LVU352
 1547 00c6 036A     		ldr	r3, [r0, #32]
 1548 00c8 43EA0113 		orr	r3, r3, r1, lsl #4
 1549 00cc 0362     		str	r3, [r0, #32]
 783:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****             /* reset the CH1NP bit */
 784:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****             TIMER_CHCTL2(timer_periph) &=(uint32_t)(~TIMER_CHCTL2_CH1NP);
 1550              		.loc 1 784 13 is_stmt 1 view .LVU353
 1551              		.loc 1 784 40 is_stmt 0 view .LVU354
 1552 00ce 036A     		ldr	r3, [r0, #32]
 785:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****             /* set the CH1NP bit */
 786:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****             TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocpara->ocnpolarity << 4);
 1553              		.loc 1 786 54 view .LVU355
 1554 00d0 D188     		ldrh	r1, [r2, #6]
 784:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****             /* set the CH1NP bit */
 1555              		.loc 1 784 40 view .LVU356
 1556 00d2 23F08003 		bic	r3, r3, #128
 1557 00d6 0362     		str	r3, [r0, #32]
 1558              		.loc 1 786 13 is_stmt 1 view .LVU357
 1559              		.loc 1 786 40 is_stmt 0 view .LVU358
 1560 00d8 036A     		ldr	r3, [r0, #32]
ARM GAS  /tmp/ccP4G5CZ.s 			page 42


 1561 00da 43EA0113 		orr	r3, r3, r1, lsl #4
 1562 00de 0362     		str	r3, [r0, #32]
 787:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****             /* reset the ISO1 bit */
 788:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****             TIMER_CTL1(timer_periph) &=(uint32_t)(~TIMER_CTL1_ISO1);
 1563              		.loc 1 788 13 is_stmt 1 view .LVU359
 1564              		.loc 1 788 38 is_stmt 0 view .LVU360
 1565 00e0 3E4B     		ldr	r3, .L93+4
 789:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****             /* set the ISO1 bit */
 790:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****             TIMER_CTL1(timer_periph) |= (uint32_t)((uint32_t)ocpara->ocidlestate << 2);
 1566              		.loc 1 790 52 view .LVU361
 1567 00e2 1089     		ldrh	r0, [r2, #8]
 1568              	.LVL73:
 788:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****             /* set the ISO1 bit */
 1569              		.loc 1 788 38 view .LVU362
 1570 00e4 D3F8041C 		ldr	r1, [r3, #3076]
 791:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****             /* reset the ISO1N bit */
 792:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****             TIMER_CTL1(timer_periph) &=(uint32_t)(~TIMER_CTL1_ISO1N);
 793:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****             /* set the ISO1N bit */
 794:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****             TIMER_CTL1(timer_periph) |= (uint32_t)((uint32_t)ocpara->ocnidlestate << 2);
 1571              		.loc 1 794 52 view .LVU363
 1572 00e8 5289     		ldrh	r2, [r2, #10]
 1573              	.LVL74:
 788:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****             /* set the ISO1 bit */
 1574              		.loc 1 788 38 view .LVU364
 1575 00ea 21F48061 		bic	r1, r1, #1024
 1576 00ee C3F8041C 		str	r1, [r3, #3076]
 790:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****             /* reset the ISO1N bit */
 1577              		.loc 1 790 13 is_stmt 1 view .LVU365
 790:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****             /* reset the ISO1N bit */
 1578              		.loc 1 790 38 is_stmt 0 view .LVU366
 1579 00f2 D3F8041C 		ldr	r1, [r3, #3076]
 1580 00f6 41EA8001 		orr	r1, r1, r0, lsl #2
 1581 00fa C3F8041C 		str	r1, [r3, #3076]
 792:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****             /* set the ISO1N bit */
 1582              		.loc 1 792 13 is_stmt 1 view .LVU367
 792:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****             /* set the ISO1N bit */
 1583              		.loc 1 792 38 is_stmt 0 view .LVU368
 1584 00fe D3F8041C 		ldr	r1, [r3, #3076]
 1585 0102 21F40061 		bic	r1, r1, #2048
 1586 0106 C3F8041C 		str	r1, [r3, #3076]
 1587              		.loc 1 794 13 is_stmt 1 view .LVU369
 1588              		.loc 1 794 38 is_stmt 0 view .LVU370
 1589 010a D3F8041C 		ldr	r1, [r3, #3076]
 1590 010e 41EA8202 		orr	r2, r1, r2, lsl #2
 1591              	.L92:
 795:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         }
 796:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         break;
 797:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     /* configure TIMER_CH_2 */
 798:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     case TIMER_CH_2:
 799:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         /* reset the CH2EN bit */
 800:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CHCTL2(timer_periph) &=(uint32_t)(~TIMER_CHCTL2_CH2EN);
 801:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         /* set the CH2EN bit */
 802:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocpara->outputstate << 8);
 803:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         /* reset the CH2P bit */
 804:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CHCTL2(timer_periph) &=(uint32_t)(~TIMER_CHCTL2_CH2P);
 805:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         /* set the CH2P bit */
 806:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocpara->ocpolarity << 8);
ARM GAS  /tmp/ccP4G5CZ.s 			page 43


 807:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** 
 808:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         if((TIMER0 == timer_periph)){
 809:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****             /* reset the CH2NEN bit */
 810:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****             TIMER_CHCTL2(timer_periph) &=(uint32_t)(~TIMER_CHCTL2_CH2NEN);
 811:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****             /* set the CH2NEN bit */
 812:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****             TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocpara->outputnstate << 8);
 813:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****             /* reset the CH2NP bit */
 814:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****             TIMER_CHCTL2(timer_periph) &=(uint32_t)(~TIMER_CHCTL2_CH2NP);
 815:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****             /* set the CH2NP bit */
 816:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****             TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocpara->ocnpolarity << 8);
 817:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****             /* reset the ISO2 bit */
 818:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****             TIMER_CTL1(timer_periph) &=(uint32_t)(~TIMER_CTL1_ISO2);
 819:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****             /* set the ISO2 bit */
 820:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****             TIMER_CTL1(timer_periph) |= (uint32_t)((uint32_t)ocpara->ocidlestate << 4);
 821:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****             /* reset the ISO2N bit */
 822:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****             TIMER_CTL1(timer_periph) &=(uint32_t)(~TIMER_CTL1_ISO2N);
 823:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****             /* set the ISO2N bit */
 824:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****             TIMER_CTL1(timer_periph) |= (uint32_t)((uint32_t)ocpara->ocnidlestate << 4);
 1592              		.loc 1 824 38 view .LVU371
 1593 0112 C3F8042C 		str	r2, [r3, #3076]
 1594 0116 7047     		bx	lr
 1595              	.LVL75:
 1596              	.L87:
 800:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         /* set the CH2EN bit */
 1597              		.loc 1 800 9 is_stmt 1 view .LVU372
 800:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         /* set the CH2EN bit */
 1598              		.loc 1 800 36 is_stmt 0 view .LVU373
 1599 0118 036A     		ldr	r3, [r0, #32]
 802:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         /* reset the CH2P bit */
 1600              		.loc 1 802 50 view .LVU374
 1601 011a 1188     		ldrh	r1, [r2]
 1602              	.LVL76:
 800:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         /* set the CH2EN bit */
 1603              		.loc 1 800 36 view .LVU375
 1604 011c 23F48073 		bic	r3, r3, #256
 1605 0120 0362     		str	r3, [r0, #32]
 802:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         /* reset the CH2P bit */
 1606              		.loc 1 802 9 is_stmt 1 view .LVU376
 802:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         /* reset the CH2P bit */
 1607              		.loc 1 802 36 is_stmt 0 view .LVU377
 1608 0122 036A     		ldr	r3, [r0, #32]
 1609 0124 43EA0123 		orr	r3, r3, r1, lsl #8
 1610 0128 0362     		str	r3, [r0, #32]
 804:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         /* set the CH2P bit */
 1611              		.loc 1 804 9 is_stmt 1 view .LVU378
 804:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         /* set the CH2P bit */
 1612              		.loc 1 804 36 is_stmt 0 view .LVU379
 1613 012a 036A     		ldr	r3, [r0, #32]
 806:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** 
 1614              		.loc 1 806 50 view .LVU380
 1615 012c 9188     		ldrh	r1, [r2, #4]
 804:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         /* set the CH2P bit */
 1616              		.loc 1 804 36 view .LVU381
 1617 012e 23F40073 		bic	r3, r3, #512
 1618 0132 0362     		str	r3, [r0, #32]
 806:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** 
 1619              		.loc 1 806 9 is_stmt 1 view .LVU382
ARM GAS  /tmp/ccP4G5CZ.s 			page 44


 806:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** 
 1620              		.loc 1 806 36 is_stmt 0 view .LVU383
 1621 0134 036A     		ldr	r3, [r0, #32]
 1622 0136 43EA0123 		orr	r3, r3, r1, lsl #8
 1623 013a 0362     		str	r3, [r0, #32]
 808:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****             /* reset the CH2NEN bit */
 1624              		.loc 1 808 9 is_stmt 1 view .LVU384
 808:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****             /* reset the CH2NEN bit */
 1625              		.loc 1 808 11 is_stmt 0 view .LVU385
 1626 013c 264B     		ldr	r3, .L93
 1627 013e 9842     		cmp	r0, r3
 1628 0140 49D1     		bne	.L83
 810:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****             /* set the CH2NEN bit */
 1629              		.loc 1 810 13 is_stmt 1 view .LVU386
 810:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****             /* set the CH2NEN bit */
 1630              		.loc 1 810 40 is_stmt 0 view .LVU387
 1631 0142 036A     		ldr	r3, [r0, #32]
 812:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****             /* reset the CH2NP bit */
 1632              		.loc 1 812 54 view .LVU388
 1633 0144 5188     		ldrh	r1, [r2, #2]
 810:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****             /* set the CH2NEN bit */
 1634              		.loc 1 810 40 view .LVU389
 1635 0146 23F48063 		bic	r3, r3, #1024
 1636 014a 0362     		str	r3, [r0, #32]
 812:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****             /* reset the CH2NP bit */
 1637              		.loc 1 812 13 is_stmt 1 view .LVU390
 812:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****             /* reset the CH2NP bit */
 1638              		.loc 1 812 40 is_stmt 0 view .LVU391
 1639 014c 036A     		ldr	r3, [r0, #32]
 1640 014e 43EA0123 		orr	r3, r3, r1, lsl #8
 1641 0152 0362     		str	r3, [r0, #32]
 814:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****             /* set the CH2NP bit */
 1642              		.loc 1 814 13 is_stmt 1 view .LVU392
 814:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****             /* set the CH2NP bit */
 1643              		.loc 1 814 40 is_stmt 0 view .LVU393
 1644 0154 036A     		ldr	r3, [r0, #32]
 816:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****             /* reset the ISO2 bit */
 1645              		.loc 1 816 54 view .LVU394
 1646 0156 D188     		ldrh	r1, [r2, #6]
 814:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****             /* set the CH2NP bit */
 1647              		.loc 1 814 40 view .LVU395
 1648 0158 23F40063 		bic	r3, r3, #2048
 1649 015c 0362     		str	r3, [r0, #32]
 816:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****             /* reset the ISO2 bit */
 1650              		.loc 1 816 13 is_stmt 1 view .LVU396
 816:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****             /* reset the ISO2 bit */
 1651              		.loc 1 816 40 is_stmt 0 view .LVU397
 1652 015e 036A     		ldr	r3, [r0, #32]
 1653 0160 43EA0123 		orr	r3, r3, r1, lsl #8
 1654 0164 0362     		str	r3, [r0, #32]
 818:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****             /* set the ISO2 bit */
 1655              		.loc 1 818 13 is_stmt 1 view .LVU398
 818:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****             /* set the ISO2 bit */
 1656              		.loc 1 818 38 is_stmt 0 view .LVU399
 1657 0166 1D4B     		ldr	r3, .L93+4
 820:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****             /* reset the ISO2N bit */
 1658              		.loc 1 820 52 view .LVU400
ARM GAS  /tmp/ccP4G5CZ.s 			page 45


 1659 0168 1089     		ldrh	r0, [r2, #8]
 1660              	.LVL77:
 818:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****             /* set the ISO2 bit */
 1661              		.loc 1 818 38 view .LVU401
 1662 016a D3F8041C 		ldr	r1, [r3, #3076]
 1663              		.loc 1 824 52 view .LVU402
 1664 016e 5289     		ldrh	r2, [r2, #10]
 1665              	.LVL78:
 818:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****             /* set the ISO2 bit */
 1666              		.loc 1 818 38 view .LVU403
 1667 0170 21F48051 		bic	r1, r1, #4096
 1668 0174 C3F8041C 		str	r1, [r3, #3076]
 820:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****             /* reset the ISO2N bit */
 1669              		.loc 1 820 13 is_stmt 1 view .LVU404
 820:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****             /* reset the ISO2N bit */
 1670              		.loc 1 820 38 is_stmt 0 view .LVU405
 1671 0178 D3F8041C 		ldr	r1, [r3, #3076]
 1672 017c 41EA0011 		orr	r1, r1, r0, lsl #4
 1673 0180 C3F8041C 		str	r1, [r3, #3076]
 822:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****             /* set the ISO2N bit */
 1674              		.loc 1 822 13 is_stmt 1 view .LVU406
 822:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****             /* set the ISO2N bit */
 1675              		.loc 1 822 38 is_stmt 0 view .LVU407
 1676 0184 D3F8041C 		ldr	r1, [r3, #3076]
 1677 0188 21F40051 		bic	r1, r1, #8192
 1678 018c C3F8041C 		str	r1, [r3, #3076]
 1679              		.loc 1 824 13 is_stmt 1 view .LVU408
 1680              		.loc 1 824 38 is_stmt 0 view .LVU409
 1681 0190 D3F8041C 		ldr	r1, [r3, #3076]
 1682 0194 41EA0212 		orr	r2, r1, r2, lsl #4
 1683 0198 BBE7     		b	.L92
 1684              	.LVL79:
 1685              	.L85:
 825:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         }
 826:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         break;
 827:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     /* configure TIMER_CH_3 */
 828:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     case TIMER_CH_3:
 829:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         /* reset the CH3EN bit */
 830:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CHCTL2(timer_periph) &=(uint32_t)(~TIMER_CHCTL2_CH3EN);
 1686              		.loc 1 830 9 is_stmt 1 view .LVU410
 1687              		.loc 1 830 36 is_stmt 0 view .LVU411
 1688 019a 036A     		ldr	r3, [r0, #32]
 831:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         /* set the CH3EN bit */
 832:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocpara->outputstate << 12);
 1689              		.loc 1 832 50 view .LVU412
 1690 019c 1188     		ldrh	r1, [r2]
 1691              	.LVL80:
 830:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         /* set the CH3EN bit */
 1692              		.loc 1 830 36 view .LVU413
 1693 019e 23F48053 		bic	r3, r3, #4096
 1694 01a2 0362     		str	r3, [r0, #32]
 1695              		.loc 1 832 9 is_stmt 1 view .LVU414
 1696              		.loc 1 832 36 is_stmt 0 view .LVU415
 1697 01a4 036A     		ldr	r3, [r0, #32]
 1698 01a6 43EA0133 		orr	r3, r3, r1, lsl #12
 1699 01aa 0362     		str	r3, [r0, #32]
 833:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         /* reset the CH3P bit */
ARM GAS  /tmp/ccP4G5CZ.s 			page 46


 834:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CHCTL2(timer_periph) &=(uint32_t)(~TIMER_CHCTL2_CH3P);
 1700              		.loc 1 834 9 is_stmt 1 view .LVU416
 1701              		.loc 1 834 36 is_stmt 0 view .LVU417
 1702 01ac 036A     		ldr	r3, [r0, #32]
 835:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         /* set the CH3P bit */
 836:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocpara->ocpolarity << 12);
 1703              		.loc 1 836 50 view .LVU418
 1704 01ae 9188     		ldrh	r1, [r2, #4]
 834:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         /* set the CH3P bit */
 1705              		.loc 1 834 36 view .LVU419
 1706 01b0 23F40053 		bic	r3, r3, #8192
 1707 01b4 0362     		str	r3, [r0, #32]
 1708              		.loc 1 836 9 is_stmt 1 view .LVU420
 1709              		.loc 1 836 36 is_stmt 0 view .LVU421
 1710 01b6 036A     		ldr	r3, [r0, #32]
 1711 01b8 43EA0133 		orr	r3, r3, r1, lsl #12
 1712 01bc 0362     		str	r3, [r0, #32]
 837:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** 
 838:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         if((TIMER0 == timer_periph)){
 1713              		.loc 1 838 9 is_stmt 1 view .LVU422
 1714              		.loc 1 838 11 is_stmt 0 view .LVU423
 1715 01be 064B     		ldr	r3, .L93
 1716 01c0 9842     		cmp	r0, r3
 1717 01c2 08D1     		bne	.L83
 839:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****             /* reset the ISO3 bit */
 840:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****             TIMER_CTL1(timer_periph) &=(uint32_t)(~TIMER_CTL1_ISO3);
 1718              		.loc 1 840 13 is_stmt 1 view .LVU424
 1719              		.loc 1 840 38 is_stmt 0 view .LVU425
 1720 01c4 5968     		ldr	r1, [r3, #4]
 841:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****             /* set the ISO3 bit */
 842:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****             TIMER_CTL1(timer_periph) |= (uint32_t)((uint32_t)ocpara->ocidlestate << 6);
 1721              		.loc 1 842 52 view .LVU426
 1722 01c6 1289     		ldrh	r2, [r2, #8]
 1723              	.LVL81:
 840:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****             /* set the ISO3 bit */
 1724              		.loc 1 840 38 view .LVU427
 1725 01c8 21F48041 		bic	r1, r1, #16384
 1726 01cc 5960     		str	r1, [r3, #4]
 1727              		.loc 1 842 13 is_stmt 1 view .LVU428
 1728              		.loc 1 842 38 is_stmt 0 view .LVU429
 1729 01ce 5968     		ldr	r1, [r3, #4]
 1730 01d0 41EA8212 		orr	r2, r1, r2, lsl #6
 1731 01d4 5A60     		str	r2, [r3, #4]
 1732              	.L83:
 843:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         }
 844:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         break;
 845:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     default:
 846:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         break;
 847:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     }
 848:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** }
 1733              		.loc 1 848 1 view .LVU430
 1734 01d6 7047     		bx	lr
 1735              	.L94:
 1736              		.align	2
 1737              	.L93:
 1738 01d8 002C0140 		.word	1073818624
 1739 01dc 00200140 		.word	1073815552
ARM GAS  /tmp/ccP4G5CZ.s 			page 47


 1740              		.cfi_endproc
 1741              	.LFE94:
 1743              		.section	.text.timer_channel_output_mode_config,"ax",%progbits
 1744              		.align	1
 1745              		.global	timer_channel_output_mode_config
 1746              		.syntax unified
 1747              		.thumb
 1748              		.thumb_func
 1749              		.fpu softvfp
 1751              	timer_channel_output_mode_config:
 1752              	.LVL82:
 1753              	.LFB95:
 849:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** 
 850:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** /*!
 851:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \brief      configure TIMER channel output compare mode
 852:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \param[in]  timer_periph: TIMERx(x=0,1,2,13,14,15,16)
 853:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \param[in]  channel: 
 854:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****       \arg        TIMER_CH_0: TIMER channel0(TIMERx(x=0,1,2,13,14,15,16))
 855:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****       \arg        TIMER_CH_1: TIMER channel1(TIMERx(x=0,1,2,14))
 856:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****       \arg        TIMER_CH_2: TIMER channel2(TIMERx(x=0,1,2))
 857:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****       \arg        TIMER_CH_3: TIMER channel3(TIMERx(x=0,1,2))
 858:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \param[in]  ocmode: channel output compare mode
 859:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****       \arg        TIMER_OC_MODE_TIMING: timing mode
 860:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****       \arg        TIMER_OC_MODE_ACTIVE: active mode
 861:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****       \arg        TIMER_OC_MODE_INACTIVE: inactive mode
 862:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****       \arg        TIMER_OC_MODE_TOGGLE: toggle mode
 863:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****       \arg        TIMER_OC_MODE_LOW: force low mode
 864:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****       \arg        TIMER_OC_MODE_HIGH: force high mode
 865:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****       \arg        TIMER_OC_MODE_PWM0: PWM0 mode
 866:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****       \arg        TIMER_OC_MODE_PWM1: PWM1 mode
 867:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \param[out] none
 868:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \retval     none
 869:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** */
 870:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** void timer_channel_output_mode_config(uint32_t timer_periph, uint16_t channel, uint16_t ocmode)
 871:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** {
 1754              		.loc 1 871 1 is_stmt 1 view -0
 1755              		.cfi_startproc
 1756              		@ args = 0, pretend = 0, frame = 0
 1757              		@ frame_needed = 0, uses_anonymous_args = 0
 1758              		@ link register save eliminated.
 872:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     switch(channel){
 1759              		.loc 1 872 5 view .LVU432
 1760 0000 0329     		cmp	r1, #3
 1761 0002 1AD8     		bhi	.L95
 1762 0004 DFE801F0 		tbb	[pc, r1]
 1763              	.L98:
 1764 0008 02       		.byte	(.L101-.L98)/2
 1765 0009 0A       		.byte	(.L100-.L98)/2
 1766 000a 12       		.byte	(.L99-.L98)/2
 1767 000b 1A       		.byte	(.L97-.L98)/2
 1768              		.p2align 1
 1769              	.L101:
 873:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     /* configure TIMER_CH_0 */
 874:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     case TIMER_CH_0:
 875:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CHCTL0(timer_periph) &=(uint32_t)(~TIMER_CHCTL0_CH0COMCTL);
 1770              		.loc 1 875 9 view .LVU433
 1771              		.loc 1 875 36 is_stmt 0 view .LVU434
ARM GAS  /tmp/ccP4G5CZ.s 			page 48


 1772 000c 8369     		ldr	r3, [r0, #24]
 1773 000e 23F07003 		bic	r3, r3, #112
 1774 0012 8361     		str	r3, [r0, #24]
 876:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)ocmode;
 1775              		.loc 1 876 9 is_stmt 1 view .LVU435
 1776              		.loc 1 876 36 is_stmt 0 view .LVU436
 1777 0014 8369     		ldr	r3, [r0, #24]
 1778 0016 1A43     		orrs	r2, r2, r3
 1779              	.LVL83:
 1780              	.L102:
 877:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         break;
 878:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     /* configure TIMER_CH_1 */
 879:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     case TIMER_CH_1:
 880:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CHCTL0(timer_periph) &=(uint32_t)(~TIMER_CHCTL0_CH1COMCTL);
 881:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)ocmode << 8);
 1781              		.loc 1 881 36 view .LVU437
 1782 0018 8261     		str	r2, [r0, #24]
 882:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         break;
 1783              		.loc 1 882 9 is_stmt 1 view .LVU438
 1784 001a 7047     		bx	lr
 1785              	.LVL84:
 1786              	.L100:
 880:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)ocmode << 8);
 1787              		.loc 1 880 9 view .LVU439
 880:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)ocmode << 8);
 1788              		.loc 1 880 36 is_stmt 0 view .LVU440
 1789 001c 8369     		ldr	r3, [r0, #24]
 1790 001e 23F4E043 		bic	r3, r3, #28672
 1791 0022 8361     		str	r3, [r0, #24]
 881:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         break;
 1792              		.loc 1 881 9 is_stmt 1 view .LVU441
 881:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         break;
 1793              		.loc 1 881 36 is_stmt 0 view .LVU442
 1794 0024 8369     		ldr	r3, [r0, #24]
 1795 0026 43EA0222 		orr	r2, r3, r2, lsl #8
 1796              	.LVL85:
 881:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         break;
 1797              		.loc 1 881 36 view .LVU443
 1798 002a F5E7     		b	.L102
 1799              	.LVL86:
 1800              	.L99:
 883:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     /* configure TIMER_CH_2 */
 884:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     case TIMER_CH_2:
 885:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CHCTL1(timer_periph) &=(uint32_t)(~TIMER_CHCTL1_CH2COMCTL);
 1801              		.loc 1 885 9 is_stmt 1 view .LVU444
 1802              		.loc 1 885 36 is_stmt 0 view .LVU445
 1803 002c C369     		ldr	r3, [r0, #28]
 1804 002e 23F07003 		bic	r3, r3, #112
 1805 0032 C361     		str	r3, [r0, #28]
 886:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)ocmode;
 1806              		.loc 1 886 9 is_stmt 1 view .LVU446
 1807              		.loc 1 886 36 is_stmt 0 view .LVU447
 1808 0034 C369     		ldr	r3, [r0, #28]
 1809 0036 1A43     		orrs	r2, r2, r3
 1810              	.LVL87:
 1811              	.L103:
 887:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         break;
ARM GAS  /tmp/ccP4G5CZ.s 			page 49


 888:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     /* configure TIMER_CH_3 */
 889:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     case TIMER_CH_3:
 890:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CHCTL1(timer_periph) &=(uint32_t)(~TIMER_CHCTL1_CH3COMCTL);
 891:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)ocmode << 8);
 1812              		.loc 1 891 36 view .LVU448
 1813 0038 C261     		str	r2, [r0, #28]
 892:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         break;
 1814              		.loc 1 892 9 is_stmt 1 view .LVU449
 1815              	.L95:
 893:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     default:
 894:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         break;
 895:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     }
 896:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** }
 1816              		.loc 1 896 1 is_stmt 0 view .LVU450
 1817 003a 7047     		bx	lr
 1818              	.LVL88:
 1819              	.L97:
 890:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)ocmode << 8);
 1820              		.loc 1 890 9 is_stmt 1 view .LVU451
 890:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)ocmode << 8);
 1821              		.loc 1 890 36 is_stmt 0 view .LVU452
 1822 003c C369     		ldr	r3, [r0, #28]
 1823 003e 23F4E043 		bic	r3, r3, #28672
 1824 0042 C361     		str	r3, [r0, #28]
 891:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         break;
 1825              		.loc 1 891 9 is_stmt 1 view .LVU453
 891:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         break;
 1826              		.loc 1 891 36 is_stmt 0 view .LVU454
 1827 0044 C369     		ldr	r3, [r0, #28]
 1828 0046 43EA0222 		orr	r2, r3, r2, lsl #8
 1829              	.LVL89:
 891:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         break;
 1830              		.loc 1 891 36 view .LVU455
 1831 004a F5E7     		b	.L103
 1832              		.cfi_endproc
 1833              	.LFE95:
 1835              		.section	.text.timer_channel_output_pulse_value_config,"ax",%progbits
 1836              		.align	1
 1837              		.global	timer_channel_output_pulse_value_config
 1838              		.syntax unified
 1839              		.thumb
 1840              		.thumb_func
 1841              		.fpu softvfp
 1843              	timer_channel_output_pulse_value_config:
 1844              	.LVL90:
 1845              	.LFB96:
 897:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** 
 898:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** /*!
 899:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \brief      configure TIMER channel output pulse value
 900:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \param[in]  timer_periph: TIMERx(x=0,1,2,13,14,15,16)
 901:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \param[in]  channel: 
 902:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****       \arg        TIMER_CH_0: TIMER channel0(TIMERx(x=0,1,2,13,14,15,16))
 903:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****       \arg        TIMER_CH_1: TIMER channel1(TIMERx(x=0,1,2,14))
 904:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****       \arg        TIMER_CH_2: TIMER channel2(TIMERx(x=0,1,2))
 905:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****       \arg        TIMER_CH_3: TIMER channel3(TIMERx(x=0,1,2))
 906:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \param[in]  pulse: channel output pulse value
 907:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \param[out] none
ARM GAS  /tmp/ccP4G5CZ.s 			page 50


 908:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \retval     none
 909:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** */
 910:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** void timer_channel_output_pulse_value_config(uint32_t timer_periph, uint16_t channel, uint32_t puls
 911:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** {
 1846              		.loc 1 911 1 is_stmt 1 view -0
 1847              		.cfi_startproc
 1848              		@ args = 0, pretend = 0, frame = 0
 1849              		@ frame_needed = 0, uses_anonymous_args = 0
 1850              		@ link register save eliminated.
 912:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     switch(channel){
 1851              		.loc 1 912 5 view .LVU457
 1852 0000 0329     		cmp	r1, #3
 1853 0002 0AD8     		bhi	.L104
 1854 0004 DFE801F0 		tbb	[pc, r1]
 1855              	.L107:
 1856 0008 02       		.byte	(.L110-.L107)/2
 1857 0009 04       		.byte	(.L109-.L107)/2
 1858 000a 06       		.byte	(.L108-.L107)/2
 1859 000b 08       		.byte	(.L106-.L107)/2
 1860              		.p2align 1
 1861              	.L110:
 913:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     /* configure TIMER_CH_0 */
 914:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     case TIMER_CH_0:
 915:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CH0CV(timer_periph) = (uint32_t)pulse;
 1862              		.loc 1 915 9 view .LVU458
 1863              		.loc 1 915 35 is_stmt 0 view .LVU459
 1864 000c 4263     		str	r2, [r0, #52]
 916:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         break;
 1865              		.loc 1 916 9 is_stmt 1 view .LVU460
 1866 000e 7047     		bx	lr
 1867              	.L109:
 917:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     /* configure TIMER_CH_1 */
 918:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     case TIMER_CH_1:
 919:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CH1CV(timer_periph) = (uint32_t)pulse;
 1868              		.loc 1 919 9 view .LVU461
 1869              		.loc 1 919 35 is_stmt 0 view .LVU462
 1870 0010 8263     		str	r2, [r0, #56]
 920:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         break;
 1871              		.loc 1 920 9 is_stmt 1 view .LVU463
 1872 0012 7047     		bx	lr
 1873              	.L108:
 921:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     /* configure TIMER_CH_2 */
 922:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     case TIMER_CH_2:
 923:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CH2CV(timer_periph) = (uint32_t)pulse;
 1874              		.loc 1 923 9 view .LVU464
 1875              		.loc 1 923 35 is_stmt 0 view .LVU465
 1876 0014 C263     		str	r2, [r0, #60]
 924:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         break;
 1877              		.loc 1 924 9 is_stmt 1 view .LVU466
 1878 0016 7047     		bx	lr
 1879              	.L106:
 925:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     /* configure TIMER_CH_3 */
 926:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     case TIMER_CH_3:
 927:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****          TIMER_CH3CV(timer_periph) = (uint32_t)pulse;
 1880              		.loc 1 927 10 view .LVU467
 1881              		.loc 1 927 36 is_stmt 0 view .LVU468
 1882 0018 0264     		str	r2, [r0, #64]
ARM GAS  /tmp/ccP4G5CZ.s 			page 51


 928:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         break;
 1883              		.loc 1 928 9 is_stmt 1 view .LVU469
 1884              	.L104:
 929:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     default:
 930:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         break;
 931:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     }
 932:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** }
 1885              		.loc 1 932 1 is_stmt 0 view .LVU470
 1886 001a 7047     		bx	lr
 1887              		.cfi_endproc
 1888              	.LFE96:
 1890              		.section	.text.timer_channel_output_shadow_config,"ax",%progbits
 1891              		.align	1
 1892              		.global	timer_channel_output_shadow_config
 1893              		.syntax unified
 1894              		.thumb
 1895              		.thumb_func
 1896              		.fpu softvfp
 1898              	timer_channel_output_shadow_config:
 1899              	.LVL91:
 1900              	.LFB97:
 933:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** 
 934:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** /*!
 935:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \brief      configure TIMER channel output shadow function
 936:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \param[in]  timer_periph: TIMERx(x=0,1,2,13,14,15,16)
 937:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \param[in]  channel: 
 938:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****       \arg        TIMER_CH_0: TIMER channel0(TIMERx(x=0,1,2,13,14,15,16))
 939:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****       \arg        TIMER_CH_1: TIMER channel1(TIMERx(x=0,1,2,14))
 940:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****       \arg        TIMER_CH_2: TIMER channel2(TIMERx(x=0,1,2))
 941:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****       \arg        TIMER_CH_3: TIMER channel3(TIMERx(x=0,1,2))
 942:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \param[in]  ocshadow: channel output shadow state
 943:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****       \arg        TIMER_OC_SHADOW_ENABLE: channel output shadow state enable
 944:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****       \arg        TIMER_OC_SHADOW_DISABLE: channel output shadow state disable
 945:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \param[out] none
 946:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \retval     none
 947:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** */
 948:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** void timer_channel_output_shadow_config(uint32_t timer_periph, uint16_t channel, uint16_t ocshadow)
 949:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** {
 1901              		.loc 1 949 1 is_stmt 1 view -0
 1902              		.cfi_startproc
 1903              		@ args = 0, pretend = 0, frame = 0
 1904              		@ frame_needed = 0, uses_anonymous_args = 0
 1905              		@ link register save eliminated.
 950:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     switch(channel){
 1906              		.loc 1 950 5 view .LVU472
 1907 0000 0329     		cmp	r1, #3
 1908 0002 1AD8     		bhi	.L111
 1909 0004 DFE801F0 		tbb	[pc, r1]
 1910              	.L114:
 1911 0008 02       		.byte	(.L117-.L114)/2
 1912 0009 0A       		.byte	(.L116-.L114)/2
 1913 000a 12       		.byte	(.L115-.L114)/2
 1914 000b 1A       		.byte	(.L113-.L114)/2
 1915              		.p2align 1
 1916              	.L117:
 951:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     /* configure TIMER_CH_0 */
 952:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     case TIMER_CH_0:
ARM GAS  /tmp/ccP4G5CZ.s 			page 52


 953:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CHCTL0(timer_periph) &=(uint32_t)(~TIMER_CHCTL0_CH0COMSEN);
 1917              		.loc 1 953 9 view .LVU473
 1918              		.loc 1 953 36 is_stmt 0 view .LVU474
 1919 000c 8369     		ldr	r3, [r0, #24]
 1920 000e 23F00803 		bic	r3, r3, #8
 1921 0012 8361     		str	r3, [r0, #24]
 954:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)ocshadow;
 1922              		.loc 1 954 9 is_stmt 1 view .LVU475
 1923              		.loc 1 954 36 is_stmt 0 view .LVU476
 1924 0014 8369     		ldr	r3, [r0, #24]
 1925 0016 1A43     		orrs	r2, r2, r3
 1926              	.LVL92:
 1927              	.L118:
 955:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         break;
 956:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     /* configure TIMER_CH_1 */
 957:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     case TIMER_CH_1:
 958:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CHCTL0(timer_periph) &=(uint32_t)(~TIMER_CHCTL0_CH1COMSEN);
 959:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)ocshadow << 8);
 1928              		.loc 1 959 36 view .LVU477
 1929 0018 8261     		str	r2, [r0, #24]
 960:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         break;
 1930              		.loc 1 960 9 is_stmt 1 view .LVU478
 1931 001a 7047     		bx	lr
 1932              	.LVL93:
 1933              	.L116:
 958:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)ocshadow << 8);
 1934              		.loc 1 958 9 view .LVU479
 958:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)ocshadow << 8);
 1935              		.loc 1 958 36 is_stmt 0 view .LVU480
 1936 001c 8369     		ldr	r3, [r0, #24]
 1937 001e 23F40063 		bic	r3, r3, #2048
 1938 0022 8361     		str	r3, [r0, #24]
 959:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         break;
 1939              		.loc 1 959 9 is_stmt 1 view .LVU481
 959:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         break;
 1940              		.loc 1 959 36 is_stmt 0 view .LVU482
 1941 0024 8369     		ldr	r3, [r0, #24]
 1942 0026 43EA0222 		orr	r2, r3, r2, lsl #8
 1943              	.LVL94:
 959:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         break;
 1944              		.loc 1 959 36 view .LVU483
 1945 002a F5E7     		b	.L118
 1946              	.LVL95:
 1947              	.L115:
 961:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     /* configure TIMER_CH_2 */
 962:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     case TIMER_CH_2:
 963:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CHCTL1(timer_periph) &=(uint32_t)(~TIMER_CHCTL1_CH2COMSEN);
 1948              		.loc 1 963 9 is_stmt 1 view .LVU484
 1949              		.loc 1 963 36 is_stmt 0 view .LVU485
 1950 002c C369     		ldr	r3, [r0, #28]
 1951 002e 23F00803 		bic	r3, r3, #8
 1952 0032 C361     		str	r3, [r0, #28]
 964:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)ocshadow;
 1953              		.loc 1 964 9 is_stmt 1 view .LVU486
 1954              		.loc 1 964 36 is_stmt 0 view .LVU487
 1955 0034 C369     		ldr	r3, [r0, #28]
 1956 0036 1A43     		orrs	r2, r2, r3
ARM GAS  /tmp/ccP4G5CZ.s 			page 53


 1957              	.LVL96:
 1958              	.L119:
 965:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         break;
 966:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     /* configure TIMER_CH_3 */
 967:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     case TIMER_CH_3:
 968:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CHCTL1(timer_periph) &=(uint32_t)(~TIMER_CHCTL1_CH3COMSEN);
 969:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)ocshadow << 8);
 1959              		.loc 1 969 36 view .LVU488
 1960 0038 C261     		str	r2, [r0, #28]
 970:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         break;
 1961              		.loc 1 970 9 is_stmt 1 view .LVU489
 1962              	.L111:
 971:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     default:
 972:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         break;
 973:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     }
 974:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** }
 1963              		.loc 1 974 1 is_stmt 0 view .LVU490
 1964 003a 7047     		bx	lr
 1965              	.LVL97:
 1966              	.L113:
 968:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)ocshadow << 8);
 1967              		.loc 1 968 9 is_stmt 1 view .LVU491
 968:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)ocshadow << 8);
 1968              		.loc 1 968 36 is_stmt 0 view .LVU492
 1969 003c C369     		ldr	r3, [r0, #28]
 1970 003e 23F40063 		bic	r3, r3, #2048
 1971 0042 C361     		str	r3, [r0, #28]
 969:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         break;
 1972              		.loc 1 969 9 is_stmt 1 view .LVU493
 969:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         break;
 1973              		.loc 1 969 36 is_stmt 0 view .LVU494
 1974 0044 C369     		ldr	r3, [r0, #28]
 1975 0046 43EA0222 		orr	r2, r3, r2, lsl #8
 1976              	.LVL98:
 969:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         break;
 1977              		.loc 1 969 36 view .LVU495
 1978 004a F5E7     		b	.L119
 1979              		.cfi_endproc
 1980              	.LFE97:
 1982              		.section	.text.timer_channel_output_fast_config,"ax",%progbits
 1983              		.align	1
 1984              		.global	timer_channel_output_fast_config
 1985              		.syntax unified
 1986              		.thumb
 1987              		.thumb_func
 1988              		.fpu softvfp
 1990              	timer_channel_output_fast_config:
 1991              	.LVL99:
 1992              	.LFB98:
 975:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** 
 976:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** /*!
 977:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \brief      configure TIMER channel output fast function
 978:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \param[in]  timer_periph: TIMERx(x=0,1,2,13,14,15,16)
 979:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \param[in]  channel: 
 980:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****       \arg        TIMER_CH_0: TIMER channel0(TIMERx(x=0,1,2,13,14,15,16))
 981:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****       \arg        TIMER_CH_1: TIMER channel1(TIMERx(x=0,1,2,14))
 982:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****       \arg        TIMER_CH_2: TIMER channel2(TIMERx(x=0,1,2))
ARM GAS  /tmp/ccP4G5CZ.s 			page 54


 983:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****       \arg        TIMER_CH_3: TIMER channel3(TIMERx(x=0,1,2))
 984:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \param[in]  ocfast: channel output fast function
 985:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****       \arg        TIMER_OC_FAST_ENABLE: channel output fast function enable
 986:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****       \arg        TIMER_OC_FAST_DISABLE: channel output fast function disable
 987:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \param[out] none
 988:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \retval     none
 989:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** */
 990:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** void timer_channel_output_fast_config(uint32_t timer_periph, uint16_t channel, uint16_t ocfast)
 991:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** {
 1993              		.loc 1 991 1 is_stmt 1 view -0
 1994              		.cfi_startproc
 1995              		@ args = 0, pretend = 0, frame = 0
 1996              		@ frame_needed = 0, uses_anonymous_args = 0
 1997              		@ link register save eliminated.
 992:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     switch(channel){
 1998              		.loc 1 992 5 view .LVU497
 1999 0000 0329     		cmp	r1, #3
 2000 0002 1AD8     		bhi	.L120
 2001 0004 DFE801F0 		tbb	[pc, r1]
 2002              	.L123:
 2003 0008 02       		.byte	(.L126-.L123)/2
 2004 0009 0A       		.byte	(.L125-.L123)/2
 2005 000a 12       		.byte	(.L124-.L123)/2
 2006 000b 1A       		.byte	(.L122-.L123)/2
 2007              		.p2align 1
 2008              	.L126:
 993:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     /* configure TIMER_CH_0 */
 994:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     case TIMER_CH_0:
 995:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CHCTL0(timer_periph) &=(uint32_t)(~TIMER_CHCTL0_CH0COMFEN);
 2009              		.loc 1 995 9 view .LVU498
 2010              		.loc 1 995 36 is_stmt 0 view .LVU499
 2011 000c 8369     		ldr	r3, [r0, #24]
 2012 000e 23F00403 		bic	r3, r3, #4
 2013 0012 8361     		str	r3, [r0, #24]
 996:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)ocfast;
 2014              		.loc 1 996 9 is_stmt 1 view .LVU500
 2015              		.loc 1 996 36 is_stmt 0 view .LVU501
 2016 0014 8369     		ldr	r3, [r0, #24]
 2017 0016 1A43     		orrs	r2, r2, r3
 2018              	.LVL100:
 2019              	.L127:
 997:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         break;
 998:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     /* configure TIMER_CH_1 */
 999:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     case TIMER_CH_1:
1000:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CHCTL0(timer_periph) &=(uint32_t)(~TIMER_CHCTL0_CH1COMFEN);
1001:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)ocfast << 8);
 2020              		.loc 1 1001 36 view .LVU502
 2021 0018 8261     		str	r2, [r0, #24]
1002:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         break;
 2022              		.loc 1 1002 9 is_stmt 1 view .LVU503
 2023 001a 7047     		bx	lr
 2024              	.LVL101:
 2025              	.L125:
1000:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)ocfast << 8);
 2026              		.loc 1 1000 9 view .LVU504
1000:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)ocfast << 8);
 2027              		.loc 1 1000 36 is_stmt 0 view .LVU505
ARM GAS  /tmp/ccP4G5CZ.s 			page 55


 2028 001c 8369     		ldr	r3, [r0, #24]
 2029 001e 23F48063 		bic	r3, r3, #1024
 2030 0022 8361     		str	r3, [r0, #24]
1001:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         break;
 2031              		.loc 1 1001 9 is_stmt 1 view .LVU506
1001:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         break;
 2032              		.loc 1 1001 36 is_stmt 0 view .LVU507
 2033 0024 8369     		ldr	r3, [r0, #24]
 2034 0026 43EA0222 		orr	r2, r3, r2, lsl #8
 2035              	.LVL102:
1001:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         break;
 2036              		.loc 1 1001 36 view .LVU508
 2037 002a F5E7     		b	.L127
 2038              	.LVL103:
 2039              	.L124:
1003:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     /* configure TIMER_CH_2 */
1004:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     case TIMER_CH_2:
1005:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CHCTL1(timer_periph) &=(uint32_t)(~TIMER_CHCTL1_CH2COMFEN);
 2040              		.loc 1 1005 9 is_stmt 1 view .LVU509
 2041              		.loc 1 1005 36 is_stmt 0 view .LVU510
 2042 002c C369     		ldr	r3, [r0, #28]
 2043 002e 23F00403 		bic	r3, r3, #4
 2044 0032 C361     		str	r3, [r0, #28]
1006:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)ocfast;
 2045              		.loc 1 1006 9 is_stmt 1 view .LVU511
 2046              		.loc 1 1006 36 is_stmt 0 view .LVU512
 2047 0034 C369     		ldr	r3, [r0, #28]
 2048 0036 1A43     		orrs	r2, r2, r3
 2049              	.LVL104:
 2050              	.L128:
1007:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         break;
1008:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     /* configure TIMER_CH_3 */
1009:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     case TIMER_CH_3:
1010:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CHCTL1(timer_periph) &=(uint32_t)(~TIMER_CHCTL1_CH3COMFEN);
1011:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)ocfast << 8);
 2051              		.loc 1 1011 36 view .LVU513
 2052 0038 C261     		str	r2, [r0, #28]
1012:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         break;
 2053              		.loc 1 1012 9 is_stmt 1 view .LVU514
 2054              	.L120:
1013:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     default:
1014:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         break;
1015:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     }
1016:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** }
 2055              		.loc 1 1016 1 is_stmt 0 view .LVU515
 2056 003a 7047     		bx	lr
 2057              	.LVL105:
 2058              	.L122:
1010:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)ocfast << 8);
 2059              		.loc 1 1010 9 is_stmt 1 view .LVU516
1010:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)ocfast << 8);
 2060              		.loc 1 1010 36 is_stmt 0 view .LVU517
 2061 003c C369     		ldr	r3, [r0, #28]
 2062 003e 23F48063 		bic	r3, r3, #1024
 2063 0042 C361     		str	r3, [r0, #28]
1011:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         break;
 2064              		.loc 1 1011 9 is_stmt 1 view .LVU518
ARM GAS  /tmp/ccP4G5CZ.s 			page 56


1011:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         break;
 2065              		.loc 1 1011 36 is_stmt 0 view .LVU519
 2066 0044 C369     		ldr	r3, [r0, #28]
 2067 0046 43EA0222 		orr	r2, r3, r2, lsl #8
 2068              	.LVL106:
1011:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         break;
 2069              		.loc 1 1011 36 view .LVU520
 2070 004a F5E7     		b	.L128
 2071              		.cfi_endproc
 2072              	.LFE98:
 2074              		.section	.text.timer_channel_output_clear_config,"ax",%progbits
 2075              		.align	1
 2076              		.global	timer_channel_output_clear_config
 2077              		.syntax unified
 2078              		.thumb
 2079              		.thumb_func
 2080              		.fpu softvfp
 2082              	timer_channel_output_clear_config:
 2083              	.LVL107:
 2084              	.LFB99:
1017:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** 
1018:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** /*!
1019:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \brief      configure TIMER channel output clear function
1020:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \param[in]  timer_periph: TIMERx(x=0,1,2,13,14,15,16)
1021:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \param[in]  channel: 
1022:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****       \arg        TIMER_CH_0: TIMER channel0(TIMERx(x=0,1,2,13,14,15,16))
1023:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****       \arg        TIMER_CH_1: TIMER channel1(TIMERx(x=0,1,2,14))
1024:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****       \arg        TIMER_CH_2: TIMER channel2(TIMERx(x=0,1,2))
1025:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****       \arg        TIMER_CH_3: TIMER channel3(TIMERx(x=0,1,2))
1026:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \param[in]  occlear: channel output clear function
1027:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****       \arg        TIMER_OC_CLEAR_ENABLE: channel output clear function enable
1028:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****       \arg        TIMER_OC_CLEAR_DISABLE: channel output clear function disable
1029:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \param[out] none
1030:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \retval     none
1031:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** */
1032:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** void timer_channel_output_clear_config(uint32_t timer_periph, uint16_t channel, uint16_t occlear)
1033:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** {
 2085              		.loc 1 1033 1 is_stmt 1 view -0
 2086              		.cfi_startproc
 2087              		@ args = 0, pretend = 0, frame = 0
 2088              		@ frame_needed = 0, uses_anonymous_args = 0
 2089              		@ link register save eliminated.
1034:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     switch(channel){
 2090              		.loc 1 1034 5 view .LVU522
 2091 0000 0329     		cmp	r1, #3
 2092 0002 1AD8     		bhi	.L129
 2093 0004 DFE801F0 		tbb	[pc, r1]
 2094              	.L132:
 2095 0008 02       		.byte	(.L135-.L132)/2
 2096 0009 0A       		.byte	(.L134-.L132)/2
 2097 000a 12       		.byte	(.L133-.L132)/2
 2098 000b 1A       		.byte	(.L131-.L132)/2
 2099              		.p2align 1
 2100              	.L135:
1035:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     /* configure TIMER_CH_0 */
1036:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     case TIMER_CH_0:
1037:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CHCTL0(timer_periph) &=(uint32_t)(~TIMER_CHCTL0_CH0COMCEN);
ARM GAS  /tmp/ccP4G5CZ.s 			page 57


 2101              		.loc 1 1037 9 view .LVU523
 2102              		.loc 1 1037 36 is_stmt 0 view .LVU524
 2103 000c 8369     		ldr	r3, [r0, #24]
 2104 000e 23F08003 		bic	r3, r3, #128
 2105 0012 8361     		str	r3, [r0, #24]
1038:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)occlear;
 2106              		.loc 1 1038 9 is_stmt 1 view .LVU525
 2107              		.loc 1 1038 36 is_stmt 0 view .LVU526
 2108 0014 8369     		ldr	r3, [r0, #24]
 2109 0016 1A43     		orrs	r2, r2, r3
 2110              	.LVL108:
 2111              	.L136:
1039:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         break;
1040:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     /* configure TIMER_CH_1 */
1041:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     case TIMER_CH_1:
1042:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CHCTL0(timer_periph) &=(uint32_t)(~TIMER_CHCTL0_CH1COMCEN);
1043:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)occlear << 8);
 2112              		.loc 1 1043 36 view .LVU527
 2113 0018 8261     		str	r2, [r0, #24]
1044:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         break;
 2114              		.loc 1 1044 9 is_stmt 1 view .LVU528
 2115 001a 7047     		bx	lr
 2116              	.LVL109:
 2117              	.L134:
1042:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)occlear << 8);
 2118              		.loc 1 1042 9 view .LVU529
1042:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)occlear << 8);
 2119              		.loc 1 1042 36 is_stmt 0 view .LVU530
 2120 001c 8369     		ldr	r3, [r0, #24]
 2121 001e 23F40043 		bic	r3, r3, #32768
 2122 0022 8361     		str	r3, [r0, #24]
1043:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         break;
 2123              		.loc 1 1043 9 is_stmt 1 view .LVU531
1043:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         break;
 2124              		.loc 1 1043 36 is_stmt 0 view .LVU532
 2125 0024 8369     		ldr	r3, [r0, #24]
 2126 0026 43EA0222 		orr	r2, r3, r2, lsl #8
 2127              	.LVL110:
1043:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         break;
 2128              		.loc 1 1043 36 view .LVU533
 2129 002a F5E7     		b	.L136
 2130              	.LVL111:
 2131              	.L133:
1045:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     /* configure TIMER_CH_2 */
1046:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     case TIMER_CH_2:
1047:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CHCTL1(timer_periph) &=(uint32_t)(~TIMER_CHCTL1_CH2COMCEN);
 2132              		.loc 1 1047 9 is_stmt 1 view .LVU534
 2133              		.loc 1 1047 36 is_stmt 0 view .LVU535
 2134 002c C369     		ldr	r3, [r0, #28]
 2135 002e 23F08003 		bic	r3, r3, #128
 2136 0032 C361     		str	r3, [r0, #28]
1048:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)occlear;
 2137              		.loc 1 1048 9 is_stmt 1 view .LVU536
 2138              		.loc 1 1048 36 is_stmt 0 view .LVU537
 2139 0034 C369     		ldr	r3, [r0, #28]
 2140 0036 1A43     		orrs	r2, r2, r3
 2141              	.LVL112:
ARM GAS  /tmp/ccP4G5CZ.s 			page 58


 2142              	.L137:
1049:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         break;
1050:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     /* configure TIMER_CH_3 */
1051:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     case TIMER_CH_3:
1052:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CHCTL1(timer_periph) &=(uint32_t)(~TIMER_CHCTL1_CH3COMCEN);
1053:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)occlear << 8);
 2143              		.loc 1 1053 36 view .LVU538
 2144 0038 C261     		str	r2, [r0, #28]
1054:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         break;
 2145              		.loc 1 1054 9 is_stmt 1 view .LVU539
 2146              	.L129:
1055:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     default:
1056:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         break;
1057:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     }
1058:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** }
 2147              		.loc 1 1058 1 is_stmt 0 view .LVU540
 2148 003a 7047     		bx	lr
 2149              	.LVL113:
 2150              	.L131:
1052:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)occlear << 8);
 2151              		.loc 1 1052 9 is_stmt 1 view .LVU541
1052:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)occlear << 8);
 2152              		.loc 1 1052 36 is_stmt 0 view .LVU542
 2153 003c C369     		ldr	r3, [r0, #28]
 2154 003e 23F40043 		bic	r3, r3, #32768
 2155 0042 C361     		str	r3, [r0, #28]
1053:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         break;
 2156              		.loc 1 1053 9 is_stmt 1 view .LVU543
1053:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         break;
 2157              		.loc 1 1053 36 is_stmt 0 view .LVU544
 2158 0044 C369     		ldr	r3, [r0, #28]
 2159 0046 43EA0222 		orr	r2, r3, r2, lsl #8
 2160              	.LVL114:
1053:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         break;
 2161              		.loc 1 1053 36 view .LVU545
 2162 004a F5E7     		b	.L137
 2163              		.cfi_endproc
 2164              	.LFE99:
 2166              		.section	.text.timer_channel_output_polarity_config,"ax",%progbits
 2167              		.align	1
 2168              		.global	timer_channel_output_polarity_config
 2169              		.syntax unified
 2170              		.thumb
 2171              		.thumb_func
 2172              		.fpu softvfp
 2174              	timer_channel_output_polarity_config:
 2175              	.LVL115:
 2176              	.LFB100:
1059:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** 
1060:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** /*!
1061:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \brief      configure TIMER channel output polarity 
1062:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \param[in]  timer_periph: TIMERx(x=0,1,2,13,14,15,16)
1063:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \param[in]  channel: 
1064:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****       \arg        TIMER_CH_0: TIMER channel0(TIMERx(x=0,1,2,13,14,15,16))
1065:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****       \arg        TIMER_CH_1: TIMER channel1(TIMERx(x=0,1,2,14))
1066:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****       \arg        TIMER_CH_2: TIMER channel2(TIMERx(x=0,1,2))
1067:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****       \arg        TIMER_CH_3: TIMER channel3(TIMERx(x=0,1,2))
ARM GAS  /tmp/ccP4G5CZ.s 			page 59


1068:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \param[in]  ocpolarity: channel output polarity 
1069:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****       \arg        TIMER_OC_POLARITY_HIGH: channel output polarity is high
1070:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****       \arg        TIMER_OC_POLARITY_LOW: channel output polarity is low
1071:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \param[out] none
1072:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \retval     none
1073:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** */
1074:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** void timer_channel_output_polarity_config(uint32_t timer_periph, uint16_t channel, uint16_t ocpolar
1075:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** {
 2177              		.loc 1 1075 1 is_stmt 1 view -0
 2178              		.cfi_startproc
 2179              		@ args = 0, pretend = 0, frame = 0
 2180              		@ frame_needed = 0, uses_anonymous_args = 0
 2181              		@ link register save eliminated.
1076:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     switch(channel){
 2182              		.loc 1 1076 5 view .LVU547
 2183 0000 0329     		cmp	r1, #3
 2184 0002 0AD8     		bhi	.L138
 2185 0004 DFE801F0 		tbb	[pc, r1]
 2186              	.L141:
 2187 0008 02       		.byte	(.L144-.L141)/2
 2188 0009 0A       		.byte	(.L143-.L141)/2
 2189 000a 12       		.byte	(.L142-.L141)/2
 2190 000b 1A       		.byte	(.L140-.L141)/2
 2191              		.p2align 1
 2192              	.L144:
1077:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     /* configure TIMER_CH_0 */
1078:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     case TIMER_CH_0:
1079:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CHCTL2(timer_periph) &=(uint32_t)(~TIMER_CHCTL2_CH0P);
 2193              		.loc 1 1079 9 view .LVU548
 2194              		.loc 1 1079 36 is_stmt 0 view .LVU549
 2195 000c 036A     		ldr	r3, [r0, #32]
 2196 000e 23F00203 		bic	r3, r3, #2
 2197 0012 0362     		str	r3, [r0, #32]
1080:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)ocpolarity;
 2198              		.loc 1 1080 9 is_stmt 1 view .LVU550
 2199              		.loc 1 1080 36 is_stmt 0 view .LVU551
 2200 0014 036A     		ldr	r3, [r0, #32]
 2201 0016 1A43     		orrs	r2, r2, r3
 2202              	.LVL116:
 2203              	.L145:
1081:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         break;
1082:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     /* configure TIMER_CH_1 */
1083:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     case TIMER_CH_1:
1084:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CHCTL2(timer_periph) &=(uint32_t)(~TIMER_CHCTL2_CH1P);
1085:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocpolarity << 4);
1086:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         break;
1087:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     /* configure TIMER_CH_2 */
1088:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     case TIMER_CH_2:
1089:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CHCTL2(timer_periph) &=(uint32_t)(~TIMER_CHCTL2_CH2P);
1090:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocpolarity << 8);
1091:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         break;
1092:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     /* configure TIMER_CH_3 */
1093:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     case TIMER_CH_3:
1094:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CHCTL2(timer_periph) &=(uint32_t)(~TIMER_CHCTL2_CH3P);
1095:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocpolarity << 12);
 2204              		.loc 1 1095 36 view .LVU552
 2205 0018 0262     		str	r2, [r0, #32]
ARM GAS  /tmp/ccP4G5CZ.s 			page 60


1096:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         break;
 2206              		.loc 1 1096 9 is_stmt 1 view .LVU553
 2207              	.L138:
1097:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     default:
1098:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         break;
1099:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     }
1100:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** }
 2208              		.loc 1 1100 1 is_stmt 0 view .LVU554
 2209 001a 7047     		bx	lr
 2210              	.LVL117:
 2211              	.L143:
1084:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocpolarity << 4);
 2212              		.loc 1 1084 9 is_stmt 1 view .LVU555
1084:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocpolarity << 4);
 2213              		.loc 1 1084 36 is_stmt 0 view .LVU556
 2214 001c 036A     		ldr	r3, [r0, #32]
 2215 001e 23F02003 		bic	r3, r3, #32
 2216 0022 0362     		str	r3, [r0, #32]
1085:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         break;
 2217              		.loc 1 1085 9 is_stmt 1 view .LVU557
1085:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         break;
 2218              		.loc 1 1085 36 is_stmt 0 view .LVU558
 2219 0024 036A     		ldr	r3, [r0, #32]
 2220 0026 43EA0212 		orr	r2, r3, r2, lsl #4
 2221              	.LVL118:
1085:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         break;
 2222              		.loc 1 1085 36 view .LVU559
 2223 002a F5E7     		b	.L145
 2224              	.LVL119:
 2225              	.L142:
1089:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocpolarity << 8);
 2226              		.loc 1 1089 9 is_stmt 1 view .LVU560
1089:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocpolarity << 8);
 2227              		.loc 1 1089 36 is_stmt 0 view .LVU561
 2228 002c 036A     		ldr	r3, [r0, #32]
 2229 002e 23F40073 		bic	r3, r3, #512
 2230 0032 0362     		str	r3, [r0, #32]
1090:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         break;
 2231              		.loc 1 1090 9 is_stmt 1 view .LVU562
1090:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         break;
 2232              		.loc 1 1090 36 is_stmt 0 view .LVU563
 2233 0034 036A     		ldr	r3, [r0, #32]
 2234 0036 43EA0222 		orr	r2, r3, r2, lsl #8
 2235              	.LVL120:
1090:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         break;
 2236              		.loc 1 1090 36 view .LVU564
 2237 003a EDE7     		b	.L145
 2238              	.LVL121:
 2239              	.L140:
1094:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocpolarity << 12);
 2240              		.loc 1 1094 9 is_stmt 1 view .LVU565
1094:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocpolarity << 12);
 2241              		.loc 1 1094 36 is_stmt 0 view .LVU566
 2242 003c 036A     		ldr	r3, [r0, #32]
 2243 003e 23F40053 		bic	r3, r3, #8192
 2244 0042 0362     		str	r3, [r0, #32]
1095:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         break;
ARM GAS  /tmp/ccP4G5CZ.s 			page 61


 2245              		.loc 1 1095 9 is_stmt 1 view .LVU567
1095:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         break;
 2246              		.loc 1 1095 36 is_stmt 0 view .LVU568
 2247 0044 036A     		ldr	r3, [r0, #32]
 2248 0046 43EA0232 		orr	r2, r3, r2, lsl #12
 2249              	.LVL122:
1095:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         break;
 2250              		.loc 1 1095 36 view .LVU569
 2251 004a E5E7     		b	.L145
 2252              		.cfi_endproc
 2253              	.LFE100:
 2255              		.section	.text.timer_channel_complementary_output_polarity_config,"ax",%progbits
 2256              		.align	1
 2257              		.global	timer_channel_complementary_output_polarity_config
 2258              		.syntax unified
 2259              		.thumb
 2260              		.thumb_func
 2261              		.fpu softvfp
 2263              	timer_channel_complementary_output_polarity_config:
 2264              	.LVL123:
 2265              	.LFB101:
1101:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** 
1102:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** /*!
1103:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \brief      configure TIMER channel complementary output polarity 
1104:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \param[in]  timer_periph: TIMERx(x=0,1,2,13,14,15,16)
1105:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \param[in]  channel: 
1106:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****       \arg        TIMER_CH_0: TIMER channel0(TIMERx(x=0,1,2,13,14,15,16))
1107:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****       \arg        TIMER_CH_1: TIMER channel1(TIMERx(x=0,1,2,14))
1108:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****       \arg        TIMER_CH_2: TIMER channel2(TIMERx(x=0,1,2))
1109:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \param[in]  ocnpolarity: channel complementary output polarity 
1110:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****       \arg        TIMER_OCN_POLARITY_HIGH: channel complementary output polarity is high
1111:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****       \arg        TIMER_OCN_POLARITY_LOW: channel complementary output polarity is low
1112:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \param[out] none
1113:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \retval     none
1114:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** */
1115:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** void timer_channel_complementary_output_polarity_config(uint32_t timer_periph, uint16_t channel, ui
1116:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** {
 2266              		.loc 1 1116 1 is_stmt 1 view -0
 2267              		.cfi_startproc
 2268              		@ args = 0, pretend = 0, frame = 0
 2269              		@ frame_needed = 0, uses_anonymous_args = 0
 2270              		@ link register save eliminated.
1117:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     switch(channel){
 2271              		.loc 1 1117 5 view .LVU571
 2272 0000 0129     		cmp	r1, #1
 2273 0002 0AD0     		beq	.L147
 2274 0004 0229     		cmp	r1, #2
 2275 0006 10D0     		beq	.L148
 2276 0008 31B9     		cbnz	r1, .L146
1118:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     /* configure TIMER_CH_0 */
1119:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     case TIMER_CH_0:
1120:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CHCTL2(timer_periph) &=(uint32_t)(~TIMER_CHCTL2_CH0NP);
 2277              		.loc 1 1120 9 view .LVU572
 2278              		.loc 1 1120 36 is_stmt 0 view .LVU573
 2279 000a 036A     		ldr	r3, [r0, #32]
 2280 000c 23F00803 		bic	r3, r3, #8
 2281 0010 0362     		str	r3, [r0, #32]
ARM GAS  /tmp/ccP4G5CZ.s 			page 62


1121:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)ocnpolarity;
 2282              		.loc 1 1121 9 is_stmt 1 view .LVU574
 2283              		.loc 1 1121 36 is_stmt 0 view .LVU575
 2284 0012 036A     		ldr	r3, [r0, #32]
 2285 0014 1A43     		orrs	r2, r2, r3
 2286              	.LVL124:
 2287              	.L150:
1122:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         break;
1123:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     /* configure TIMER_CH_1 */
1124:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     case TIMER_CH_1:
1125:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CHCTL2(timer_periph) &=(uint32_t)(~TIMER_CHCTL2_CH1NP);
1126:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocnpolarity << 4);
1127:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         break;
1128:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     /* configure TIMER_CH_2 */
1129:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     case TIMER_CH_2:
1130:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CHCTL2(timer_periph) &=(uint32_t)(~TIMER_CHCTL2_CH2NP);
1131:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocnpolarity << 8);
 2288              		.loc 1 1131 36 view .LVU576
 2289 0016 0262     		str	r2, [r0, #32]
1132:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         break;
 2290              		.loc 1 1132 9 is_stmt 1 view .LVU577
 2291              	.L146:
1133:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     default:
1134:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         break;
1135:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     }
1136:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** }
 2292              		.loc 1 1136 1 is_stmt 0 view .LVU578
 2293 0018 7047     		bx	lr
 2294              	.LVL125:
 2295              	.L147:
1125:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocnpolarity << 4);
 2296              		.loc 1 1125 9 is_stmt 1 view .LVU579
1125:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocnpolarity << 4);
 2297              		.loc 1 1125 36 is_stmt 0 view .LVU580
 2298 001a 036A     		ldr	r3, [r0, #32]
 2299 001c 23F08003 		bic	r3, r3, #128
 2300 0020 0362     		str	r3, [r0, #32]
1126:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         break;
 2301              		.loc 1 1126 9 is_stmt 1 view .LVU581
1126:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         break;
 2302              		.loc 1 1126 36 is_stmt 0 view .LVU582
 2303 0022 036A     		ldr	r3, [r0, #32]
 2304 0024 43EA0212 		orr	r2, r3, r2, lsl #4
 2305              	.LVL126:
1126:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         break;
 2306              		.loc 1 1126 36 view .LVU583
 2307 0028 F5E7     		b	.L150
 2308              	.LVL127:
 2309              	.L148:
1130:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocnpolarity << 8);
 2310              		.loc 1 1130 9 is_stmt 1 view .LVU584
1130:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocnpolarity << 8);
 2311              		.loc 1 1130 36 is_stmt 0 view .LVU585
 2312 002a 036A     		ldr	r3, [r0, #32]
 2313 002c 23F40063 		bic	r3, r3, #2048
 2314 0030 0362     		str	r3, [r0, #32]
1131:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         break;
ARM GAS  /tmp/ccP4G5CZ.s 			page 63


 2315              		.loc 1 1131 9 is_stmt 1 view .LVU586
1131:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         break;
 2316              		.loc 1 1131 36 is_stmt 0 view .LVU587
 2317 0032 036A     		ldr	r3, [r0, #32]
 2318 0034 43EA0222 		orr	r2, r3, r2, lsl #8
 2319              	.LVL128:
1131:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         break;
 2320              		.loc 1 1131 36 view .LVU588
 2321 0038 EDE7     		b	.L150
 2322              		.cfi_endproc
 2323              	.LFE101:
 2325              		.section	.text.timer_ocpre_clear_source_config,"ax",%progbits
 2326              		.align	1
 2327              		.global	timer_ocpre_clear_source_config
 2328              		.syntax unified
 2329              		.thumb
 2330              		.thumb_func
 2331              		.fpu softvfp
 2333              	timer_ocpre_clear_source_config:
 2334              	.LVL129:
 2335              	.LFB102:
1137:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** 
1138:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** /*!
1139:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \brief      configure TIMER OCPRE clear source selection
1140:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \param[in]  timer_periph: TIMERx(x=0,1,2)
1141:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \param[in]  clear: OCPRE clear source
1142:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****       \arg        TIMER_OCPRE_CLEAR_SOURCE_ETIF: OCPRE_CLR_INT is connected to ETIF
1143:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****       \arg        TIMER_OCPRE_CLEAR_SOURCE_CLR: OCPRE_CLR_INT is connected to the OCPRE_CLR input
1144:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \param[out] none
1145:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \retval     none
1146:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** */
1147:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** void timer_ocpre_clear_source_config(uint32_t timer_periph, uint8_t ocpreclear)
1148:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** {
 2336              		.loc 1 1148 1 is_stmt 1 view -0
 2337              		.cfi_startproc
 2338              		@ args = 0, pretend = 0, frame = 0
 2339              		@ frame_needed = 0, uses_anonymous_args = 0
 2340              		@ link register save eliminated.
1149:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     if(TIMER_OCPRE_CLEAR_SOURCE_ETIF == ocpreclear){
 2341              		.loc 1 1149 5 view .LVU590
 2342              		.loc 1 1149 7 is_stmt 0 view .LVU591
 2343 0000 0129     		cmp	r1, #1
 2344 0002 04D1     		bne	.L152
1150:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_SMCFG(timer_periph) |= (uint32_t)TIMER_SMCFG_OCRC;
 2345              		.loc 1 1150 9 is_stmt 1 view .LVU592
 2346              		.loc 1 1150 35 is_stmt 0 view .LVU593
 2347 0004 8368     		ldr	r3, [r0, #8]
 2348 0006 43F00803 		orr	r3, r3, #8
 2349              	.L154:
1151:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     }else if(TIMER_OCPRE_CLEAR_SOURCE_CLR == ocpreclear){
1152:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_SMCFG(timer_periph) &= ~(uint32_t)TIMER_SMCFG_OCRC;
 2350              		.loc 1 1152 35 view .LVU594
 2351 000a 8360     		str	r3, [r0, #8]
1153:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     }else{
1154:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     }
 2352              		.loc 1 1154 5 is_stmt 1 view .LVU595
 2353              	.L151:
ARM GAS  /tmp/ccP4G5CZ.s 			page 64


1155:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** }
 2354              		.loc 1 1155 1 is_stmt 0 view .LVU596
 2355 000c 7047     		bx	lr
 2356              	.L152:
1151:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     }else if(TIMER_OCPRE_CLEAR_SOURCE_CLR == ocpreclear){
 2357              		.loc 1 1151 11 is_stmt 1 view .LVU597
1151:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     }else if(TIMER_OCPRE_CLEAR_SOURCE_CLR == ocpreclear){
 2358              		.loc 1 1151 13 is_stmt 0 view .LVU598
 2359 000e 0029     		cmp	r1, #0
 2360 0010 FCD1     		bne	.L151
1152:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     }else{
 2361              		.loc 1 1152 9 is_stmt 1 view .LVU599
1152:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     }else{
 2362              		.loc 1 1152 35 is_stmt 0 view .LVU600
 2363 0012 8368     		ldr	r3, [r0, #8]
 2364 0014 23F00803 		bic	r3, r3, #8
 2365 0018 F7E7     		b	.L154
 2366              		.cfi_endproc
 2367              	.LFE102:
 2369              		.section	.text.timer_channel_output_state_config,"ax",%progbits
 2370              		.align	1
 2371              		.global	timer_channel_output_state_config
 2372              		.syntax unified
 2373              		.thumb
 2374              		.thumb_func
 2375              		.fpu softvfp
 2377              	timer_channel_output_state_config:
 2378              	.LVL130:
 2379              	.LFB103:
1156:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** 
1157:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** /*!
1158:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \brief      configure TIMER channel enable state
1159:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \param[in]  timer_periph: TIMERx(x=0,1,2,13,14,15,16)
1160:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \param[in]  channel: 
1161:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****       \arg        TIMER_CH_0: TIMER channel0(TIMERx(x=0,1,2,13,14,15,16))
1162:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****       \arg        TIMER_CH_1: TIMER channel1(TIMERx(x=0,1,2,14))
1163:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****       \arg        TIMER_CH_2: TIMER channel2(TIMERx(x=0,1,2))
1164:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****       \arg        TIMER_CH_3: TIMER channel3(TIMERx(x=0,1,2))
1165:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \param[in]  state: TIMER channel enable state
1166:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****       \arg        TIMER_CCX_ENABLE: channel enable 
1167:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****       \arg        TIMER_CCX_DISABLE: channel disable 
1168:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \param[out] none
1169:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \retval     none
1170:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** */
1171:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** void timer_channel_output_state_config(uint32_t timer_periph, uint16_t channel, uint16_t state)
1172:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** {
 2380              		.loc 1 1172 1 is_stmt 1 view -0
 2381              		.cfi_startproc
 2382              		@ args = 0, pretend = 0, frame = 0
 2383              		@ frame_needed = 0, uses_anonymous_args = 0
 2384              		@ link register save eliminated.
1173:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     switch(channel){
 2385              		.loc 1 1173 5 view .LVU602
 2386 0000 0329     		cmp	r1, #3
 2387 0002 0AD8     		bhi	.L155
 2388 0004 DFE801F0 		tbb	[pc, r1]
 2389              	.L158:
ARM GAS  /tmp/ccP4G5CZ.s 			page 65


 2390 0008 02       		.byte	(.L161-.L158)/2
 2391 0009 0A       		.byte	(.L160-.L158)/2
 2392 000a 12       		.byte	(.L159-.L158)/2
 2393 000b 1A       		.byte	(.L157-.L158)/2
 2394              		.p2align 1
 2395              	.L161:
1174:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     /* configure TIMER_CH_0 */
1175:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     case TIMER_CH_0:
1176:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CHCTL2(timer_periph) &=(uint32_t)(~TIMER_CHCTL2_CH0EN);
 2396              		.loc 1 1176 9 view .LVU603
 2397              		.loc 1 1176 36 is_stmt 0 view .LVU604
 2398 000c 036A     		ldr	r3, [r0, #32]
 2399 000e 23F00103 		bic	r3, r3, #1
 2400 0012 0362     		str	r3, [r0, #32]
1177:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)state;
 2401              		.loc 1 1177 9 is_stmt 1 view .LVU605
 2402              		.loc 1 1177 36 is_stmt 0 view .LVU606
 2403 0014 036A     		ldr	r3, [r0, #32]
 2404 0016 1A43     		orrs	r2, r2, r3
 2405              	.LVL131:
 2406              	.L162:
1178:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         break;
1179:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     /* configure TIMER_CH_1 */
1180:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     case TIMER_CH_1:
1181:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CHCTL2(timer_periph) &=(uint32_t)(~TIMER_CHCTL2_CH1EN);
1182:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)state << 4);
1183:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         break;
1184:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     /* configure TIMER_CH_2 */
1185:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     case TIMER_CH_2:
1186:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CHCTL2(timer_periph) &=(uint32_t)(~TIMER_CHCTL2_CH2EN);
1187:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)state << 8);
1188:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         break;
1189:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     /* configure TIMER_CH_3 */
1190:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     case TIMER_CH_3:
1191:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CHCTL2(timer_periph) &=(uint32_t)(~TIMER_CHCTL2_CH3EN);
1192:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)state << 12);
 2407              		.loc 1 1192 36 view .LVU607
 2408 0018 0262     		str	r2, [r0, #32]
1193:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         break;
 2409              		.loc 1 1193 9 is_stmt 1 view .LVU608
 2410              	.L155:
1194:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     default:
1195:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         break;
1196:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     }
1197:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** }
 2411              		.loc 1 1197 1 is_stmt 0 view .LVU609
 2412 001a 7047     		bx	lr
 2413              	.LVL132:
 2414              	.L160:
1181:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)state << 4);
 2415              		.loc 1 1181 9 is_stmt 1 view .LVU610
1181:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)state << 4);
 2416              		.loc 1 1181 36 is_stmt 0 view .LVU611
 2417 001c 036A     		ldr	r3, [r0, #32]
 2418 001e 23F01003 		bic	r3, r3, #16
 2419 0022 0362     		str	r3, [r0, #32]
1182:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         break;
ARM GAS  /tmp/ccP4G5CZ.s 			page 66


 2420              		.loc 1 1182 9 is_stmt 1 view .LVU612
1182:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         break;
 2421              		.loc 1 1182 36 is_stmt 0 view .LVU613
 2422 0024 036A     		ldr	r3, [r0, #32]
 2423 0026 43EA0212 		orr	r2, r3, r2, lsl #4
 2424              	.LVL133:
1182:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         break;
 2425              		.loc 1 1182 36 view .LVU614
 2426 002a F5E7     		b	.L162
 2427              	.LVL134:
 2428              	.L159:
1186:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)state << 8);
 2429              		.loc 1 1186 9 is_stmt 1 view .LVU615
1186:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)state << 8);
 2430              		.loc 1 1186 36 is_stmt 0 view .LVU616
 2431 002c 036A     		ldr	r3, [r0, #32]
 2432 002e 23F48073 		bic	r3, r3, #256
 2433 0032 0362     		str	r3, [r0, #32]
1187:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         break;
 2434              		.loc 1 1187 9 is_stmt 1 view .LVU617
1187:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         break;
 2435              		.loc 1 1187 36 is_stmt 0 view .LVU618
 2436 0034 036A     		ldr	r3, [r0, #32]
 2437 0036 43EA0222 		orr	r2, r3, r2, lsl #8
 2438              	.LVL135:
1187:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         break;
 2439              		.loc 1 1187 36 view .LVU619
 2440 003a EDE7     		b	.L162
 2441              	.LVL136:
 2442              	.L157:
1191:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)state << 12);
 2443              		.loc 1 1191 9 is_stmt 1 view .LVU620
1191:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)state << 12);
 2444              		.loc 1 1191 36 is_stmt 0 view .LVU621
 2445 003c 036A     		ldr	r3, [r0, #32]
 2446 003e 23F48053 		bic	r3, r3, #4096
 2447 0042 0362     		str	r3, [r0, #32]
1192:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         break;
 2448              		.loc 1 1192 9 is_stmt 1 view .LVU622
1192:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         break;
 2449              		.loc 1 1192 36 is_stmt 0 view .LVU623
 2450 0044 036A     		ldr	r3, [r0, #32]
 2451 0046 43EA0232 		orr	r2, r3, r2, lsl #12
 2452              	.LVL137:
1192:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         break;
 2453              		.loc 1 1192 36 view .LVU624
 2454 004a E5E7     		b	.L162
 2455              		.cfi_endproc
 2456              	.LFE103:
 2458              		.section	.text.timer_channel_complementary_output_state_config,"ax",%progbits
 2459              		.align	1
 2460              		.global	timer_channel_complementary_output_state_config
 2461              		.syntax unified
 2462              		.thumb
 2463              		.thumb_func
 2464              		.fpu softvfp
 2466              	timer_channel_complementary_output_state_config:
ARM GAS  /tmp/ccP4G5CZ.s 			page 67


 2467              	.LVL138:
 2468              	.LFB104:
1198:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** 
1199:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** /*!
1200:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \brief      configure TIMER channel complementary output enable state
1201:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \param[in]  timer_periph: TIMERx(x=0,1,2,13,14,15,16)
1202:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \param[in]  channel: 
1203:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****       \arg        TIMER_CH_0: TIMER channel0(TIMERx(x=0,1,2,13,14,15,16))
1204:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****       \arg        TIMER_CH_1: TIMER channel1(TIMERx(x=0,1,2,14))
1205:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****       \arg        TIMER_CH_2: TIMER channel2(TIMERx(x=0,1,2))
1206:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \param[in]  ocnstate: TIMER channel complementary output enable state
1207:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****       \arg        TIMER_CCXN_ENABLE: channel complementary enable 
1208:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****       \arg        TIMER_CCXN_DISABLE: channel complementary disable 
1209:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \param[out] none
1210:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \retval     none
1211:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** */
1212:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** void timer_channel_complementary_output_state_config(uint32_t timer_periph, uint16_t channel, uint1
1213:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** {
 2469              		.loc 1 1213 1 is_stmt 1 view -0
 2470              		.cfi_startproc
 2471              		@ args = 0, pretend = 0, frame = 0
 2472              		@ frame_needed = 0, uses_anonymous_args = 0
 2473              		@ link register save eliminated.
1214:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     switch(channel){
 2474              		.loc 1 1214 5 view .LVU626
 2475 0000 0129     		cmp	r1, #1
 2476 0002 0AD0     		beq	.L164
 2477 0004 0229     		cmp	r1, #2
 2478 0006 10D0     		beq	.L165
 2479 0008 31B9     		cbnz	r1, .L163
1215:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     /* configure TIMER_CH_0 */
1216:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     case TIMER_CH_0:
1217:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CHCTL2(timer_periph) &=(uint32_t)(~TIMER_CHCTL2_CH0NEN);
 2480              		.loc 1 1217 9 view .LVU627
 2481              		.loc 1 1217 36 is_stmt 0 view .LVU628
 2482 000a 036A     		ldr	r3, [r0, #32]
 2483 000c 23F00403 		bic	r3, r3, #4
 2484 0010 0362     		str	r3, [r0, #32]
1218:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)ocnstate;
 2485              		.loc 1 1218 9 is_stmt 1 view .LVU629
 2486              		.loc 1 1218 36 is_stmt 0 view .LVU630
 2487 0012 036A     		ldr	r3, [r0, #32]
 2488 0014 1A43     		orrs	r2, r2, r3
 2489              	.LVL139:
 2490              	.L167:
1219:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         break;
1220:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     /* configure TIMER_CH_1 */
1221:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     case TIMER_CH_1:
1222:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CHCTL2(timer_periph) &=(uint32_t)(~TIMER_CHCTL2_CH1NEN);
1223:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocnstate << 4);
1224:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         break;
1225:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     /* configure TIMER_CH_2 */
1226:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     case TIMER_CH_2:
1227:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CHCTL2(timer_periph) &=(uint32_t)(~TIMER_CHCTL2_CH2NEN);
1228:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocnstate << 8);
 2491              		.loc 1 1228 36 view .LVU631
 2492 0016 0262     		str	r2, [r0, #32]
ARM GAS  /tmp/ccP4G5CZ.s 			page 68


1229:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         break;
 2493              		.loc 1 1229 9 is_stmt 1 view .LVU632
 2494              	.L163:
1230:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     default:
1231:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         break;
1232:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     }
1233:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** }
 2495              		.loc 1 1233 1 is_stmt 0 view .LVU633
 2496 0018 7047     		bx	lr
 2497              	.LVL140:
 2498              	.L164:
1222:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocnstate << 4);
 2499              		.loc 1 1222 9 is_stmt 1 view .LVU634
1222:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocnstate << 4);
 2500              		.loc 1 1222 36 is_stmt 0 view .LVU635
 2501 001a 036A     		ldr	r3, [r0, #32]
 2502 001c 23F04003 		bic	r3, r3, #64
 2503 0020 0362     		str	r3, [r0, #32]
1223:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         break;
 2504              		.loc 1 1223 9 is_stmt 1 view .LVU636
1223:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         break;
 2505              		.loc 1 1223 36 is_stmt 0 view .LVU637
 2506 0022 036A     		ldr	r3, [r0, #32]
 2507 0024 43EA0212 		orr	r2, r3, r2, lsl #4
 2508              	.LVL141:
1223:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         break;
 2509              		.loc 1 1223 36 view .LVU638
 2510 0028 F5E7     		b	.L167
 2511              	.LVL142:
 2512              	.L165:
1227:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocnstate << 8);
 2513              		.loc 1 1227 9 is_stmt 1 view .LVU639
1227:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocnstate << 8);
 2514              		.loc 1 1227 36 is_stmt 0 view .LVU640
 2515 002a 036A     		ldr	r3, [r0, #32]
 2516 002c 23F48063 		bic	r3, r3, #1024
 2517 0030 0362     		str	r3, [r0, #32]
1228:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         break;
 2518              		.loc 1 1228 9 is_stmt 1 view .LVU641
1228:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         break;
 2519              		.loc 1 1228 36 is_stmt 0 view .LVU642
 2520 0032 036A     		ldr	r3, [r0, #32]
 2521 0034 43EA0222 		orr	r2, r3, r2, lsl #8
 2522              	.LVL143:
1228:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         break;
 2523              		.loc 1 1228 36 view .LVU643
 2524 0038 EDE7     		b	.L167
 2525              		.cfi_endproc
 2526              	.LFE104:
 2528              		.section	.text.timer_channel_input_capture_prescaler_config,"ax",%progbits
 2529              		.align	1
 2530              		.global	timer_channel_input_capture_prescaler_config
 2531              		.syntax unified
 2532              		.thumb
 2533              		.thumb_func
 2534              		.fpu softvfp
 2536              	timer_channel_input_capture_prescaler_config:
ARM GAS  /tmp/ccP4G5CZ.s 			page 69


 2537              	.LVL144:
 2538              	.LFB106:
1234:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** 
1235:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** /*!
1236:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \brief      configure TIMER input capture parameter 
1237:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \param[in]  timer_periph: TIMERx(x=0,1,2,5,13,14,15,16)
1238:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \param[in]  channel: 
1239:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****       \arg        TIMER_CH_0: TIMER channel0(TIMERx(x=0,1,2,13,14,15,16))
1240:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****       \arg        TIMER_CH_1: TIMER channel1(TIMERx(x=0,1,2,14))
1241:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****       \arg        TIMER_CH_2: TIMER channel2(TIMERx(x=0,1,2))
1242:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****       \arg        TIMER_CH_3: TIMER channel3(TIMERx(x=0,1,2))
1243:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****      \param[in]  icpara: TIMER channel intput parameter struct
1244:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****                  icpolarity: TIMER_IC_POLARITY_RISING,TIMER_IC_POLARITY_FALLING,TIMER_IC_POLARITY_B
1245:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****                  icselection: TIMER_IC_SELECTION_DIRECTTI,TIMER_IC_SELECTION_INDIRECTTI,TIMER_IC_SE
1246:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****                  icprescaler: TIMER_IC_PSC_DIV1,TIMER_IC_PSC_DIV2,TIMER_IC_PSC_DIV4,TIMER_IC_PSC_DI
1247:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****                  icfilter: 0~15
1248:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \param[out]  none
1249:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \retval      none
1250:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** */
1251:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** void timer_input_capture_config(uint32_t timer_periph,uint16_t channel,timer_ic_parameter_struct* i
1252:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** {
1253:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     switch(channel){
1254:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     /* configure TIMER_CH_0 */
1255:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     case TIMER_CH_0:
1256:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         /* reset the CH0EN bit */
1257:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CHCTL2(timer_periph) &=(uint32_t)(~TIMER_CHCTL2_CH0EN);
1258:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** 
1259:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         /* reset the CH0P and CH0NP bits */
1260:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CHCTL2(timer_periph) &=(uint32_t)(~(TIMER_CHCTL2_CH0P|TIMER_CHCTL2_CH0NP));
1261:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)(icpara->icpolarity);
1262:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         /* reset the CH0MS bit */
1263:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CHCTL0(timer_periph) &=(uint32_t)(~TIMER_CHCTL0_CH0MS);
1264:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)(icpara->icselection);
1265:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         /* reset the CH0CAPFLT bit */
1266:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CHCTL0(timer_periph) &=(uint32_t)(~TIMER_CHCTL0_CH0CAPFLT);
1267:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)(((uint32_t)icpara->icfilter << 4));
1268:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** 
1269:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         /* set the CH0EN bit */
1270:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)TIMER_CHCTL2_CH0EN;
1271:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         break;
1272:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     /* configure TIMER_CH_1 */
1273:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     case TIMER_CH_1:
1274:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         /* reset the CH1EN bit */
1275:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CHCTL2(timer_periph) &=(uint32_t)(~TIMER_CHCTL2_CH1EN);
1276:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** 
1277:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         /* reset the CH1P and CH1NP bits */
1278:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CHCTL2(timer_periph) &=(uint32_t)(~(TIMER_CHCTL2_CH1P|TIMER_CHCTL2_CH1NP));
1279:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)icpara->icpolarity << 4);
1280:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         /* reset the CH1MS bit */
1281:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CHCTL0(timer_periph) &=(uint32_t)(~TIMER_CHCTL0_CH1MS);
1282:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)icpara->icselection << 8);
1283:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         /* reset the CH1CAPFLT bit */
1284:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CHCTL0(timer_periph) &=(uint32_t)(~TIMER_CHCTL0_CH1CAPFLT);
1285:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)icpara->icfilter << 12);
1286:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** 
1287:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         /* set the CH1EN bit */
1288:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)TIMER_CHCTL2_CH1EN;
ARM GAS  /tmp/ccP4G5CZ.s 			page 70


1289:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         break;
1290:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     /* configure TIMER_CH_2 */
1291:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     case TIMER_CH_2:
1292:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         /* reset the CH2EN bit */
1293:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CHCTL2(timer_periph) &=(uint32_t)(~TIMER_CHCTL2_CH2EN);
1294:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** 
1295:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         /* reset the CH2P and CH2NP bits */
1296:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CHCTL2(timer_periph) &=(uint32_t)(~(TIMER_CHCTL2_CH2P|TIMER_CHCTL2_CH2NP));
1297:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)icpara->icpolarity << 8);
1298:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         /* reset the CH2MS bit */
1299:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CHCTL1(timer_periph) &=(uint32_t)(~TIMER_CHCTL1_CH2MS);
1300:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)(icpara->icselection);
1301:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         /* reset the CH2CAPFLT bit */
1302:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CHCTL1(timer_periph) &=(uint32_t)(~TIMER_CHCTL1_CH2CAPFLT);
1303:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)icpara->icfilter<< 4);
1304:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** 
1305:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         /* set the CH2EN bit */
1306:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)TIMER_CHCTL2_CH2EN;
1307:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         break;
1308:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     /* configure TIMER_CH_3 */
1309:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     case TIMER_CH_3:
1310:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         /* reset the CH3EN bit */
1311:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CHCTL2(timer_periph) &=(uint32_t)(~TIMER_CHCTL2_CH3EN);
1312:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** 
1313:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         /* reset the CH3P bits */
1314:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CHCTL2(timer_periph) &=(uint32_t)(~(TIMER_CHCTL2_CH3P));
1315:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)icpara->icpolarity << 12);
1316:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         /* reset the CH3MS bit */
1317:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CHCTL1(timer_periph) &=(uint32_t)(~TIMER_CHCTL1_CH3MS);
1318:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)icpara->icselection << 8);
1319:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         /* reset the CH3CAPFLT bit */
1320:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CHCTL1(timer_periph) &=(uint32_t)(~TIMER_CHCTL1_CH3CAPFLT);
1321:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)icpara->icfilter << 12);
1322:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** 
1323:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         /* set the CH3EN bit */
1324:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)TIMER_CHCTL2_CH3EN;
1325:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         break;
1326:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     default:
1327:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         break;
1328:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     }
1329:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     /* configure TIMER channel input capture prescaler value */
1330:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     timer_channel_input_capture_prescaler_config(timer_periph, channel,(uint32_t)icpara->icprescale
1331:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** }
1332:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** 
1333:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** /*!
1334:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \brief      configure TIMER channel input capture prescaler value
1335:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \param[in]  timer_periph: TIMERx(x=0,1,2,13,14,15,16)
1336:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \param[in]  channel: 
1337:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****       \arg        TIMER_CH_0: TIMER channel0(TIMERx(x=0,1,2,13,14,15,16))
1338:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****       \arg        TIMER_CH_1: TIMER channel1(TIMERx(x=0,1,2,14))
1339:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****       \arg        TIMER_CH_2: TIMER channel2(TIMERx(x=0,1,2))
1340:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****       \arg        TIMER_CH_3: TIMER channel3(TIMERx(x=0,1,2))
1341:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \param[in]  prescaler: channel input capture prescaler value
1342:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****       \arg        TIMER_IC_PSC_DIV1: no prescaler
1343:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****       \arg        TIMER_IC_PSC_DIV2: divided by 2
1344:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****       \arg        TIMER_IC_PSC_DIV4: divided by 4
1345:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****       \arg        TIMER_IC_PSC_DIV8: divided by 8
ARM GAS  /tmp/ccP4G5CZ.s 			page 71


1346:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \param[out] none
1347:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \retval     none
1348:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** */
1349:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** void timer_channel_input_capture_prescaler_config(uint32_t timer_periph, uint16_t channel, uint32_t
1350:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** {
 2539              		.loc 1 1350 1 is_stmt 1 view -0
 2540              		.cfi_startproc
 2541              		@ args = 0, pretend = 0, frame = 0
 2542              		@ frame_needed = 0, uses_anonymous_args = 0
 2543              		@ link register save eliminated.
1351:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     switch(channel){
 2544              		.loc 1 1351 5 view .LVU645
 2545 0000 0329     		cmp	r1, #3
 2546 0002 1AD8     		bhi	.L168
 2547 0004 DFE801F0 		tbb	[pc, r1]
 2548              	.L171:
 2549 0008 02       		.byte	(.L174-.L171)/2
 2550 0009 0A       		.byte	(.L173-.L171)/2
 2551 000a 12       		.byte	(.L172-.L171)/2
 2552 000b 1A       		.byte	(.L170-.L171)/2
 2553              		.p2align 1
 2554              	.L174:
1352:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     /* configure TIMER_CH_0 */
1353:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     case TIMER_CH_0:
1354:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CHCTL0(timer_periph) &= (uint32_t)(~ TIMER_CHCTL0_CH0CAPPSC);
 2555              		.loc 1 1354 9 view .LVU646
 2556              		.loc 1 1354 36 is_stmt 0 view .LVU647
 2557 000c 8369     		ldr	r3, [r0, #24]
 2558 000e 23F00C03 		bic	r3, r3, #12
 2559 0012 8361     		str	r3, [r0, #24]
1355:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)prescaler;
 2560              		.loc 1 1355 9 is_stmt 1 view .LVU648
 2561              		.loc 1 1355 36 is_stmt 0 view .LVU649
 2562 0014 8369     		ldr	r3, [r0, #24]
 2563 0016 1A43     		orrs	r2, r2, r3
 2564              	.LVL145:
 2565              	.L175:
1356:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         break;
1357:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     /* configure TIMER_CH_1 */
1358:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     case TIMER_CH_1:
1359:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CHCTL0(timer_periph) &= (uint32_t)(~TIMER_CHCTL0_CH1CAPPSC);
1360:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)(prescaler << 8);
 2566              		.loc 1 1360 36 view .LVU650
 2567 0018 8261     		str	r2, [r0, #24]
1361:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         break;
 2568              		.loc 1 1361 9 is_stmt 1 view .LVU651
 2569 001a 7047     		bx	lr
 2570              	.LVL146:
 2571              	.L173:
1359:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)(prescaler << 8);
 2572              		.loc 1 1359 9 view .LVU652
1359:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)(prescaler << 8);
 2573              		.loc 1 1359 36 is_stmt 0 view .LVU653
 2574 001c 8369     		ldr	r3, [r0, #24]
 2575 001e 23F44063 		bic	r3, r3, #3072
 2576 0022 8361     		str	r3, [r0, #24]
1360:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         break;
ARM GAS  /tmp/ccP4G5CZ.s 			page 72


 2577              		.loc 1 1360 9 is_stmt 1 view .LVU654
1360:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         break;
 2578              		.loc 1 1360 36 is_stmt 0 view .LVU655
 2579 0024 8369     		ldr	r3, [r0, #24]
 2580 0026 43EA0222 		orr	r2, r3, r2, lsl #8
 2581              	.LVL147:
1360:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         break;
 2582              		.loc 1 1360 36 view .LVU656
 2583 002a F5E7     		b	.L175
 2584              	.LVL148:
 2585              	.L172:
1362:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     /* configure TIMER_CH_2 */
1363:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     case TIMER_CH_2:
1364:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CHCTL1(timer_periph) &= (uint32_t)(~TIMER_CHCTL1_CH2CAPPSC);
 2586              		.loc 1 1364 9 is_stmt 1 view .LVU657
 2587              		.loc 1 1364 36 is_stmt 0 view .LVU658
 2588 002c C369     		ldr	r3, [r0, #28]
 2589 002e 23F00C03 		bic	r3, r3, #12
 2590 0032 C361     		str	r3, [r0, #28]
1365:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)prescaler;
 2591              		.loc 1 1365 9 is_stmt 1 view .LVU659
 2592              		.loc 1 1365 36 is_stmt 0 view .LVU660
 2593 0034 C369     		ldr	r3, [r0, #28]
 2594 0036 1A43     		orrs	r2, r2, r3
 2595              	.LVL149:
 2596              	.L176:
1366:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         break;
1367:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     /* configure TIMER_CH_3 */
1368:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     case TIMER_CH_3:
1369:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CHCTL1(timer_periph) &= (uint32_t)(~TIMER_CHCTL1_CH3CAPPSC);
1370:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)(prescaler << 8);
 2597              		.loc 1 1370 36 view .LVU661
 2598 0038 C261     		str	r2, [r0, #28]
1371:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         break;
 2599              		.loc 1 1371 9 is_stmt 1 view .LVU662
 2600              	.L168:
1372:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     default:
1373:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         break;
1374:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     }
1375:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** }
 2601              		.loc 1 1375 1 is_stmt 0 view .LVU663
 2602 003a 7047     		bx	lr
 2603              	.LVL150:
 2604              	.L170:
1369:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)(prescaler << 8);
 2605              		.loc 1 1369 9 is_stmt 1 view .LVU664
1369:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)(prescaler << 8);
 2606              		.loc 1 1369 36 is_stmt 0 view .LVU665
 2607 003c C369     		ldr	r3, [r0, #28]
 2608 003e 23F44063 		bic	r3, r3, #3072
 2609 0042 C361     		str	r3, [r0, #28]
1370:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         break;
 2610              		.loc 1 1370 9 is_stmt 1 view .LVU666
1370:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         break;
 2611              		.loc 1 1370 36 is_stmt 0 view .LVU667
 2612 0044 C369     		ldr	r3, [r0, #28]
 2613 0046 43EA0222 		orr	r2, r3, r2, lsl #8
ARM GAS  /tmp/ccP4G5CZ.s 			page 73


 2614              	.LVL151:
1370:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         break;
 2615              		.loc 1 1370 36 view .LVU668
 2616 004a F5E7     		b	.L176
 2617              		.cfi_endproc
 2618              	.LFE106:
 2620              		.section	.text.timer_input_capture_config,"ax",%progbits
 2621              		.align	1
 2622              		.global	timer_input_capture_config
 2623              		.syntax unified
 2624              		.thumb
 2625              		.thumb_func
 2626              		.fpu softvfp
 2628              	timer_input_capture_config:
 2629              	.LVL152:
 2630              	.LFB105:
1252:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     switch(channel){
 2631              		.loc 1 1252 1 is_stmt 1 view -0
 2632              		.cfi_startproc
 2633              		@ args = 0, pretend = 0, frame = 0
 2634              		@ frame_needed = 0, uses_anonymous_args = 0
 2635              		@ link register save eliminated.
1253:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     /* configure TIMER_CH_0 */
 2636              		.loc 1 1253 5 view .LVU670
1252:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     switch(channel){
 2637              		.loc 1 1252 1 is_stmt 0 view .LVU671
 2638 0000 10B4     		push	{r4}
 2639              	.LCFI4:
 2640              		.cfi_def_cfa_offset 4
 2641              		.cfi_offset 4, -4
1253:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     /* configure TIMER_CH_0 */
 2642              		.loc 1 1253 5 view .LVU672
 2643 0002 0329     		cmp	r1, #3
 2644 0004 24D8     		bhi	.L178
 2645 0006 DFE801F0 		tbb	[pc, r1]
 2646              	.L180:
 2647 000a 02       		.byte	(.L183-.L180)/2
 2648 000b 27       		.byte	(.L182-.L180)/2
 2649 000c 4A       		.byte	(.L181-.L180)/2
 2650 000d 6C       		.byte	(.L179-.L180)/2
 2651              		.p2align 1
 2652              	.L183:
1257:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** 
 2653              		.loc 1 1257 9 is_stmt 1 view .LVU673
1257:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** 
 2654              		.loc 1 1257 36 is_stmt 0 view .LVU674
 2655 000e 036A     		ldr	r3, [r0, #32]
 2656 0010 23F00103 		bic	r3, r3, #1
 2657 0014 0362     		str	r3, [r0, #32]
1260:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)(icpara->icpolarity);
 2658              		.loc 1 1260 9 is_stmt 1 view .LVU675
1260:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)(icpara->icpolarity);
 2659              		.loc 1 1260 36 is_stmt 0 view .LVU676
 2660 0016 036A     		ldr	r3, [r0, #32]
 2661 0018 23F00A03 		bic	r3, r3, #10
 2662 001c 0362     		str	r3, [r0, #32]
1261:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         /* reset the CH0MS bit */
ARM GAS  /tmp/ccP4G5CZ.s 			page 74


 2663              		.loc 1 1261 9 is_stmt 1 view .LVU677
1261:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         /* reset the CH0MS bit */
 2664              		.loc 1 1261 36 is_stmt 0 view .LVU678
 2665 001e 046A     		ldr	r4, [r0, #32]
1261:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         /* reset the CH0MS bit */
 2666              		.loc 1 1261 39 view .LVU679
 2667 0020 1388     		ldrh	r3, [r2]
1261:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         /* reset the CH0MS bit */
 2668              		.loc 1 1261 36 view .LVU680
 2669 0022 2343     		orrs	r3, r3, r4
 2670 0024 0362     		str	r3, [r0, #32]
1263:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)(icpara->icselection);
 2671              		.loc 1 1263 9 is_stmt 1 view .LVU681
1263:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)(icpara->icselection);
 2672              		.loc 1 1263 36 is_stmt 0 view .LVU682
 2673 0026 8369     		ldr	r3, [r0, #24]
 2674 0028 23F00303 		bic	r3, r3, #3
 2675 002c 8361     		str	r3, [r0, #24]
1264:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         /* reset the CH0CAPFLT bit */
 2676              		.loc 1 1264 9 is_stmt 1 view .LVU683
1264:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         /* reset the CH0CAPFLT bit */
 2677              		.loc 1 1264 36 is_stmt 0 view .LVU684
 2678 002e 8469     		ldr	r4, [r0, #24]
1264:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         /* reset the CH0CAPFLT bit */
 2679              		.loc 1 1264 39 view .LVU685
 2680 0030 5388     		ldrh	r3, [r2, #2]
1264:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         /* reset the CH0CAPFLT bit */
 2681              		.loc 1 1264 36 view .LVU686
 2682 0032 2343     		orrs	r3, r3, r4
 2683 0034 8361     		str	r3, [r0, #24]
1266:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)(((uint32_t)icpara->icfilter << 4));
 2684              		.loc 1 1266 9 is_stmt 1 view .LVU687
1266:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)(((uint32_t)icpara->icfilter << 4));
 2685              		.loc 1 1266 36 is_stmt 0 view .LVU688
 2686 0036 8369     		ldr	r3, [r0, #24]
1267:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** 
 2687              		.loc 1 1267 51 view .LVU689
 2688 0038 D488     		ldrh	r4, [r2, #6]
1266:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)(((uint32_t)icpara->icfilter << 4));
 2689              		.loc 1 1266 36 view .LVU690
 2690 003a 23F0F003 		bic	r3, r3, #240
 2691 003e 8361     		str	r3, [r0, #24]
1267:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** 
 2692              		.loc 1 1267 9 is_stmt 1 view .LVU691
1267:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** 
 2693              		.loc 1 1267 36 is_stmt 0 view .LVU692
 2694 0040 8369     		ldr	r3, [r0, #24]
 2695 0042 43EA0413 		orr	r3, r3, r4, lsl #4
 2696 0046 8361     		str	r3, [r0, #24]
1270:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         break;
 2697              		.loc 1 1270 9 is_stmt 1 view .LVU693
1270:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         break;
 2698              		.loc 1 1270 36 is_stmt 0 view .LVU694
 2699 0048 036A     		ldr	r3, [r0, #32]
 2700 004a 43F00103 		orr	r3, r3, #1
 2701              	.L184:
1324:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         break;
ARM GAS  /tmp/ccP4G5CZ.s 			page 75


 2702              		.loc 1 1324 36 view .LVU695
 2703 004e 0362     		str	r3, [r0, #32]
1325:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     default:
 2704              		.loc 1 1325 9 is_stmt 1 view .LVU696
 2705              	.L178:
1330:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** }
 2706              		.loc 1 1330 5 view .LVU697
 2707 0050 9288     		ldrh	r2, [r2, #4]
 2708              	.LVL153:
1331:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** 
 2709              		.loc 1 1331 1 is_stmt 0 view .LVU698
 2710 0052 10BC     		pop	{r4}
 2711              	.LCFI5:
 2712              		.cfi_remember_state
 2713              		.cfi_restore 4
 2714              		.cfi_def_cfa_offset 0
1330:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** }
 2715              		.loc 1 1330 5 view .LVU699
 2716 0054 FFF7FEBF 		b	timer_channel_input_capture_prescaler_config
 2717              	.LVL154:
 2718              	.L182:
 2719              	.LCFI6:
 2720              		.cfi_restore_state
1275:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** 
 2721              		.loc 1 1275 9 is_stmt 1 view .LVU700
1275:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** 
 2722              		.loc 1 1275 36 is_stmt 0 view .LVU701
 2723 0058 036A     		ldr	r3, [r0, #32]
1279:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         /* reset the CH1MS bit */
 2724              		.loc 1 1279 50 view .LVU702
 2725 005a 1488     		ldrh	r4, [r2]
1275:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** 
 2726              		.loc 1 1275 36 view .LVU703
 2727 005c 23F01003 		bic	r3, r3, #16
 2728 0060 0362     		str	r3, [r0, #32]
1278:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)icpara->icpolarity << 4);
 2729              		.loc 1 1278 9 is_stmt 1 view .LVU704
1278:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)icpara->icpolarity << 4);
 2730              		.loc 1 1278 36 is_stmt 0 view .LVU705
 2731 0062 036A     		ldr	r3, [r0, #32]
 2732 0064 23F0A003 		bic	r3, r3, #160
 2733 0068 0362     		str	r3, [r0, #32]
1279:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         /* reset the CH1MS bit */
 2734              		.loc 1 1279 9 is_stmt 1 view .LVU706
1279:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         /* reset the CH1MS bit */
 2735              		.loc 1 1279 36 is_stmt 0 view .LVU707
 2736 006a 036A     		ldr	r3, [r0, #32]
 2737 006c 43EA0413 		orr	r3, r3, r4, lsl #4
 2738 0070 0362     		str	r3, [r0, #32]
1281:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)icpara->icselection << 8);
 2739              		.loc 1 1281 9 is_stmt 1 view .LVU708
1281:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)icpara->icselection << 8);
 2740              		.loc 1 1281 36 is_stmt 0 view .LVU709
 2741 0072 8369     		ldr	r3, [r0, #24]
1282:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         /* reset the CH1CAPFLT bit */
 2742              		.loc 1 1282 50 view .LVU710
 2743 0074 5488     		ldrh	r4, [r2, #2]
ARM GAS  /tmp/ccP4G5CZ.s 			page 76


1281:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)icpara->icselection << 8);
 2744              		.loc 1 1281 36 view .LVU711
 2745 0076 23F44073 		bic	r3, r3, #768
 2746 007a 8361     		str	r3, [r0, #24]
1282:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         /* reset the CH1CAPFLT bit */
 2747              		.loc 1 1282 9 is_stmt 1 view .LVU712
1282:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         /* reset the CH1CAPFLT bit */
 2748              		.loc 1 1282 36 is_stmt 0 view .LVU713
 2749 007c 8369     		ldr	r3, [r0, #24]
 2750 007e 43EA0423 		orr	r3, r3, r4, lsl #8
 2751 0082 8361     		str	r3, [r0, #24]
1284:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)icpara->icfilter << 12);
 2752              		.loc 1 1284 9 is_stmt 1 view .LVU714
1284:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)icpara->icfilter << 12);
 2753              		.loc 1 1284 36 is_stmt 0 view .LVU715
 2754 0084 8369     		ldr	r3, [r0, #24]
1285:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** 
 2755              		.loc 1 1285 50 view .LVU716
 2756 0086 D488     		ldrh	r4, [r2, #6]
1284:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)icpara->icfilter << 12);
 2757              		.loc 1 1284 36 view .LVU717
 2758 0088 23F47043 		bic	r3, r3, #61440
 2759 008c 8361     		str	r3, [r0, #24]
1285:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** 
 2760              		.loc 1 1285 9 is_stmt 1 view .LVU718
1285:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** 
 2761              		.loc 1 1285 36 is_stmt 0 view .LVU719
 2762 008e 8369     		ldr	r3, [r0, #24]
 2763 0090 43EA0433 		orr	r3, r3, r4, lsl #12
 2764 0094 8361     		str	r3, [r0, #24]
1288:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         break;
 2765              		.loc 1 1288 9 is_stmt 1 view .LVU720
1288:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         break;
 2766              		.loc 1 1288 36 is_stmt 0 view .LVU721
 2767 0096 036A     		ldr	r3, [r0, #32]
 2768 0098 43F01003 		orr	r3, r3, #16
 2769 009c D7E7     		b	.L184
 2770              	.L181:
1293:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** 
 2771              		.loc 1 1293 9 is_stmt 1 view .LVU722
1293:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** 
 2772              		.loc 1 1293 36 is_stmt 0 view .LVU723
 2773 009e 036A     		ldr	r3, [r0, #32]
1297:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         /* reset the CH2MS bit */
 2774              		.loc 1 1297 50 view .LVU724
 2775 00a0 1488     		ldrh	r4, [r2]
1293:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** 
 2776              		.loc 1 1293 36 view .LVU725
 2777 00a2 23F48073 		bic	r3, r3, #256
 2778 00a6 0362     		str	r3, [r0, #32]
1296:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)icpara->icpolarity << 8);
 2779              		.loc 1 1296 9 is_stmt 1 view .LVU726
1296:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)icpara->icpolarity << 8);
 2780              		.loc 1 1296 36 is_stmt 0 view .LVU727
 2781 00a8 036A     		ldr	r3, [r0, #32]
 2782 00aa 23F42063 		bic	r3, r3, #2560
 2783 00ae 0362     		str	r3, [r0, #32]
ARM GAS  /tmp/ccP4G5CZ.s 			page 77


1297:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         /* reset the CH2MS bit */
 2784              		.loc 1 1297 9 is_stmt 1 view .LVU728
1297:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         /* reset the CH2MS bit */
 2785              		.loc 1 1297 36 is_stmt 0 view .LVU729
 2786 00b0 036A     		ldr	r3, [r0, #32]
 2787 00b2 43EA0423 		orr	r3, r3, r4, lsl #8
 2788 00b6 0362     		str	r3, [r0, #32]
1299:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)(icpara->icselection);
 2789              		.loc 1 1299 9 is_stmt 1 view .LVU730
1299:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)(icpara->icselection);
 2790              		.loc 1 1299 36 is_stmt 0 view .LVU731
 2791 00b8 C369     		ldr	r3, [r0, #28]
 2792 00ba 23F00303 		bic	r3, r3, #3
 2793 00be C361     		str	r3, [r0, #28]
1300:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         /* reset the CH2CAPFLT bit */
 2794              		.loc 1 1300 9 is_stmt 1 view .LVU732
1300:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         /* reset the CH2CAPFLT bit */
 2795              		.loc 1 1300 36 is_stmt 0 view .LVU733
 2796 00c0 C469     		ldr	r4, [r0, #28]
1300:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         /* reset the CH2CAPFLT bit */
 2797              		.loc 1 1300 39 view .LVU734
 2798 00c2 5388     		ldrh	r3, [r2, #2]
1300:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         /* reset the CH2CAPFLT bit */
 2799              		.loc 1 1300 36 view .LVU735
 2800 00c4 2343     		orrs	r3, r3, r4
 2801 00c6 C361     		str	r3, [r0, #28]
1302:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)icpara->icfilter<< 4);
 2802              		.loc 1 1302 9 is_stmt 1 view .LVU736
1302:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)icpara->icfilter<< 4);
 2803              		.loc 1 1302 36 is_stmt 0 view .LVU737
 2804 00c8 C369     		ldr	r3, [r0, #28]
1303:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** 
 2805              		.loc 1 1303 50 view .LVU738
 2806 00ca D488     		ldrh	r4, [r2, #6]
1302:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)icpara->icfilter<< 4);
 2807              		.loc 1 1302 36 view .LVU739
 2808 00cc 23F0F003 		bic	r3, r3, #240
 2809 00d0 C361     		str	r3, [r0, #28]
1303:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** 
 2810              		.loc 1 1303 9 is_stmt 1 view .LVU740
1303:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** 
 2811              		.loc 1 1303 36 is_stmt 0 view .LVU741
 2812 00d2 C369     		ldr	r3, [r0, #28]
 2813 00d4 43EA0413 		orr	r3, r3, r4, lsl #4
 2814 00d8 C361     		str	r3, [r0, #28]
1306:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         break;
 2815              		.loc 1 1306 9 is_stmt 1 view .LVU742
1306:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         break;
 2816              		.loc 1 1306 36 is_stmt 0 view .LVU743
 2817 00da 036A     		ldr	r3, [r0, #32]
 2818 00dc 43F48073 		orr	r3, r3, #256
 2819 00e0 B5E7     		b	.L184
 2820              	.L179:
1311:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** 
 2821              		.loc 1 1311 9 is_stmt 1 view .LVU744
1311:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** 
 2822              		.loc 1 1311 36 is_stmt 0 view .LVU745
ARM GAS  /tmp/ccP4G5CZ.s 			page 78


 2823 00e2 036A     		ldr	r3, [r0, #32]
1315:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         /* reset the CH3MS bit */
 2824              		.loc 1 1315 50 view .LVU746
 2825 00e4 1488     		ldrh	r4, [r2]
1311:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** 
 2826              		.loc 1 1311 36 view .LVU747
 2827 00e6 23F48053 		bic	r3, r3, #4096
 2828 00ea 0362     		str	r3, [r0, #32]
1314:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)icpara->icpolarity << 12);
 2829              		.loc 1 1314 9 is_stmt 1 view .LVU748
1314:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)icpara->icpolarity << 12);
 2830              		.loc 1 1314 36 is_stmt 0 view .LVU749
 2831 00ec 036A     		ldr	r3, [r0, #32]
 2832 00ee 23F40053 		bic	r3, r3, #8192
 2833 00f2 0362     		str	r3, [r0, #32]
1315:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         /* reset the CH3MS bit */
 2834              		.loc 1 1315 9 is_stmt 1 view .LVU750
1315:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         /* reset the CH3MS bit */
 2835              		.loc 1 1315 36 is_stmt 0 view .LVU751
 2836 00f4 036A     		ldr	r3, [r0, #32]
 2837 00f6 43EA0433 		orr	r3, r3, r4, lsl #12
 2838 00fa 0362     		str	r3, [r0, #32]
1317:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)icpara->icselection << 8);
 2839              		.loc 1 1317 9 is_stmt 1 view .LVU752
1317:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)icpara->icselection << 8);
 2840              		.loc 1 1317 36 is_stmt 0 view .LVU753
 2841 00fc C369     		ldr	r3, [r0, #28]
1318:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         /* reset the CH3CAPFLT bit */
 2842              		.loc 1 1318 50 view .LVU754
 2843 00fe 5488     		ldrh	r4, [r2, #2]
1317:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)icpara->icselection << 8);
 2844              		.loc 1 1317 36 view .LVU755
 2845 0100 23F44073 		bic	r3, r3, #768
 2846 0104 C361     		str	r3, [r0, #28]
1318:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         /* reset the CH3CAPFLT bit */
 2847              		.loc 1 1318 9 is_stmt 1 view .LVU756
1318:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         /* reset the CH3CAPFLT bit */
 2848              		.loc 1 1318 36 is_stmt 0 view .LVU757
 2849 0106 C369     		ldr	r3, [r0, #28]
 2850 0108 43EA0423 		orr	r3, r3, r4, lsl #8
 2851 010c C361     		str	r3, [r0, #28]
1320:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)icpara->icfilter << 12);
 2852              		.loc 1 1320 9 is_stmt 1 view .LVU758
1320:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)icpara->icfilter << 12);
 2853              		.loc 1 1320 36 is_stmt 0 view .LVU759
 2854 010e C369     		ldr	r3, [r0, #28]
1321:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** 
 2855              		.loc 1 1321 50 view .LVU760
 2856 0110 D488     		ldrh	r4, [r2, #6]
1320:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)icpara->icfilter << 12);
 2857              		.loc 1 1320 36 view .LVU761
 2858 0112 23F47043 		bic	r3, r3, #61440
 2859 0116 C361     		str	r3, [r0, #28]
1321:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** 
 2860              		.loc 1 1321 9 is_stmt 1 view .LVU762
1321:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** 
 2861              		.loc 1 1321 36 is_stmt 0 view .LVU763
ARM GAS  /tmp/ccP4G5CZ.s 			page 79


 2862 0118 C369     		ldr	r3, [r0, #28]
 2863 011a 43EA0433 		orr	r3, r3, r4, lsl #12
 2864 011e C361     		str	r3, [r0, #28]
1324:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         break;
 2865              		.loc 1 1324 9 is_stmt 1 view .LVU764
1324:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         break;
 2866              		.loc 1 1324 36 is_stmt 0 view .LVU765
 2867 0120 036A     		ldr	r3, [r0, #32]
 2868 0122 43F48053 		orr	r3, r3, #4096
 2869 0126 92E7     		b	.L184
 2870              		.cfi_endproc
 2871              	.LFE105:
 2873              		.section	.text.timer_channel_capture_value_register_read,"ax",%progbits
 2874              		.align	1
 2875              		.global	timer_channel_capture_value_register_read
 2876              		.syntax unified
 2877              		.thumb
 2878              		.thumb_func
 2879              		.fpu softvfp
 2881              	timer_channel_capture_value_register_read:
 2882              	.LVL155:
 2883              	.LFB107:
1376:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** 
1377:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** /*!
1378:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \brief      read TIMER channel capture compare register value
1379:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \param[in]  timer_periph: TIMERx(x=0,1,2,13,14,15,16)
1380:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \param[in]  channel: 
1381:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****       \arg        TIMER_CH_0: TIMER channel0(TIMERx(x=0,1,2,13,14,15,16))
1382:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****       \arg        TIMER_CH_1: TIMER channel1(TIMERx(x=0,1,2,14))
1383:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****       \arg        TIMER_CH_2: TIMER channel2(TIMERx(x=0,1,2))
1384:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****       \arg        TIMER_CH_3: TIMER channel3(TIMERx(x=0,1,2))
1385:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \param[out] none
1386:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \retval     channel capture compare register value
1387:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** */
1388:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** uint32_t timer_channel_capture_value_register_read(uint32_t timer_periph, uint16_t channel)
1389:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** {
 2884              		.loc 1 1389 1 is_stmt 1 view -0
 2885              		.cfi_startproc
 2886              		@ args = 0, pretend = 0, frame = 0
 2887              		@ frame_needed = 0, uses_anonymous_args = 0
 2888              		@ link register save eliminated.
1390:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     uint32_t count_value=0U;
 2889              		.loc 1 1390 5 view .LVU767
1391:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** 
1392:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     switch(channel){
 2890              		.loc 1 1392 5 view .LVU768
 2891 0000 0329     		cmp	r1, #3
 2892 0002 0BD8     		bhi	.L192
 2893 0004 DFE801F0 		tbb	[pc, r1]
 2894              	.L188:
 2895 0008 02       		.byte	(.L191-.L188)/2
 2896 0009 04       		.byte	(.L190-.L188)/2
 2897 000a 06       		.byte	(.L189-.L188)/2
 2898 000b 08       		.byte	(.L187-.L188)/2
 2899              		.p2align 1
 2900              	.L191:
1393:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     case TIMER_CH_0:
ARM GAS  /tmp/ccP4G5CZ.s 			page 80


1394:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         count_value = TIMER_CH0CV(timer_periph);
 2901              		.loc 1 1394 9 view .LVU769
 2902              		.loc 1 1394 21 is_stmt 0 view .LVU770
 2903 000c 406B     		ldr	r0, [r0, #52]
 2904              	.LVL156:
1395:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         break;
 2905              		.loc 1 1395 9 is_stmt 1 view .LVU771
 2906 000e 7047     		bx	lr
 2907              	.LVL157:
 2908              	.L190:
1396:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     case TIMER_CH_1:
1397:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         count_value = TIMER_CH1CV(timer_periph);
 2909              		.loc 1 1397 9 view .LVU772
 2910              		.loc 1 1397 21 is_stmt 0 view .LVU773
 2911 0010 806B     		ldr	r0, [r0, #56]
 2912              	.LVL158:
1398:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         break;
 2913              		.loc 1 1398 9 is_stmt 1 view .LVU774
 2914 0012 7047     		bx	lr
 2915              	.LVL159:
 2916              	.L189:
1399:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     case TIMER_CH_2:
1400:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         count_value = TIMER_CH2CV(timer_periph);
 2917              		.loc 1 1400 9 view .LVU775
 2918              		.loc 1 1400 21 is_stmt 0 view .LVU776
 2919 0014 C06B     		ldr	r0, [r0, #60]
 2920              	.LVL160:
1401:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         break;
 2921              		.loc 1 1401 9 is_stmt 1 view .LVU777
 2922 0016 7047     		bx	lr
 2923              	.LVL161:
 2924              	.L187:
1402:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     case TIMER_CH_3:
1403:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         count_value = TIMER_CH3CV(timer_periph);
 2925              		.loc 1 1403 9 view .LVU778
 2926              		.loc 1 1403 21 is_stmt 0 view .LVU779
 2927 0018 006C     		ldr	r0, [r0, #64]
 2928              	.LVL162:
1404:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         break;
 2929              		.loc 1 1404 9 is_stmt 1 view .LVU780
 2930 001a 7047     		bx	lr
 2931              	.LVL163:
 2932              	.L192:
1392:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     case TIMER_CH_0:
 2933              		.loc 1 1392 5 is_stmt 0 view .LVU781
 2934 001c 0020     		movs	r0, #0
 2935              	.LVL164:
1405:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     default:
1406:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         break;
1407:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     }
1408:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     return (count_value);
 2936              		.loc 1 1408 5 is_stmt 1 view .LVU782
1409:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** }
 2937              		.loc 1 1409 1 is_stmt 0 view .LVU783
 2938 001e 7047     		bx	lr
 2939              		.cfi_endproc
 2940              	.LFE107:
ARM GAS  /tmp/ccP4G5CZ.s 			page 81


 2942              		.section	.text.timer_input_pwm_capture_config,"ax",%progbits
 2943              		.align	1
 2944              		.global	timer_input_pwm_capture_config
 2945              		.syntax unified
 2946              		.thumb
 2947              		.thumb_func
 2948              		.fpu softvfp
 2950              	timer_input_pwm_capture_config:
 2951              	.LVL165:
 2952              	.LFB108:
1410:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** 
1411:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** /*!
1412:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \brief      configure TIMER input pwm capture function 
1413:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \param[in]  timer_periph: TIMERx(x=0,1,2,14)
1414:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \param[in]  channel: 
1415:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****       \arg        TIMER_CH_0: TIMER channel0(TIMERx(x=0,1,2,14))
1416:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****       \arg        TIMER_CH_1: TIMER channel1(TIMERx(x=0,1,2,14))
1417:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****      \param[in] icpwm:TIMER channel intput pwm parameter struct
1418:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****                  icpolarity: TIMER_IC_POLARITY_RISING,TIMER_IC_POLARITY_FALLING
1419:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****                  icselection: TIMER_IC_SELECTION_DIRECTTI,TIMER_IC_SELECTION_INDIRECTTI
1420:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****                  icprescaler: TIMER_IC_PSC_DIV1,TIMER_IC_PSC_DIV2,TIMER_IC_PSC_DIV4,TIMER_IC_PSC_DI
1421:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****                  icfilter: 0~15
1422:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \param[out] none
1423:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \retval     none
1424:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** */
1425:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** void timer_input_pwm_capture_config(uint32_t timer_periph, uint16_t channel, timer_ic_parameter_str
1426:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** {
 2953              		.loc 1 1426 1 is_stmt 1 view -0
 2954              		.cfi_startproc
 2955              		@ args = 0, pretend = 0, frame = 0
 2956              		@ frame_needed = 0, uses_anonymous_args = 0
1427:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     uint16_t icpolarity  = 0x0U;
 2957              		.loc 1 1427 5 view .LVU785
1428:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     uint16_t icselection = 0x0U;
 2958              		.loc 1 1428 5 view .LVU786
1429:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** 
1430:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     if(TIMER_IC_POLARITY_RISING == icpwm->icpolarity){
 2959              		.loc 1 1430 5 view .LVU787
1426:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     uint16_t icpolarity  = 0x0U;
 2960              		.loc 1 1426 1 is_stmt 0 view .LVU788
 2961 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
 2962              	.LCFI7:
 2963              		.cfi_def_cfa_offset 24
 2964              		.cfi_offset 4, -24
 2965              		.cfi_offset 5, -20
 2966              		.cfi_offset 6, -16
 2967              		.cfi_offset 7, -12
 2968              		.cfi_offset 8, -8
 2969              		.cfi_offset 14, -4
 2970              		.loc 1 1430 41 view .LVU789
 2971 0004 B2F80080 		ldrh	r8, [r2]
1431:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         icpolarity = TIMER_IC_POLARITY_FALLING;
1432:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     }else{
1433:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         icpolarity = TIMER_IC_POLARITY_RISING;
1434:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     }
1435:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** 
1436:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     if(TIMER_IC_SELECTION_DIRECTTI == icpwm->icselection){
ARM GAS  /tmp/ccP4G5CZ.s 			page 82


 2972              		.loc 1 1436 44 view .LVU790
 2973 0008 B2F802C0 		ldrh	ip, [r2, #2]
1433:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     }
 2974              		.loc 1 1433 20 view .LVU791
 2975 000c B8F1000F 		cmp	r8, #0
 2976 0010 0CBF     		ite	eq
 2977 0012 0227     		moveq	r7, #2
 2978 0014 0027     		movne	r7, #0
 2979              	.LVL166:
 2980              		.loc 1 1436 5 is_stmt 1 view .LVU792
1437:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         icselection = TIMER_IC_SELECTION_INDIRECTTI;
1438:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     }else{
1439:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         icselection = TIMER_IC_SELECTION_DIRECTTI;
 2981              		.loc 1 1439 21 is_stmt 0 view .LVU793
 2982 0016 BCF1010F 		cmp	ip, #1
1426:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     uint16_t icpolarity  = 0x0U;
 2983              		.loc 1 1426 1 view .LVU794
 2984 001a 1546     		mov	r5, r2
1440:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     }
1441:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** 
1442:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     if(TIMER_CH_0 == channel){
1443:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         /* reset the CH0EN bit */
1444:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CHCTL2(timer_periph) &=(uint32_t)(~TIMER_CHCTL2_CH0EN);
1445:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         /* reset the CH0P and CH0NP bits */
1446:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CHCTL2(timer_periph) &=(uint32_t)(~(TIMER_CHCTL2_CH0P|TIMER_CHCTL2_CH0NP));
1447:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         /* set the CH0P and CH0NP bits */
1448:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)(icpwm->icpolarity);
1449:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         /* reset the CH0MS bit */
1450:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CHCTL0(timer_periph) &=(uint32_t)(~TIMER_CHCTL0_CH0MS);
1451:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         /* set the CH0MS bit */
1452:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)(icpwm->icselection);
1453:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         /* reset the CH0CAPFLT bit */
1454:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CHCTL0(timer_periph) &=(uint32_t)(~TIMER_CHCTL0_CH0CAPFLT);
1455:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         /* set the CH0CAPFLT bit */
1456:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)(icpwm->icfilter);
 2985              		.loc 1 1456 39 view .LVU795
 2986 001c B2F806E0 		ldrh	lr, [r2, #6]
1439:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     }
 2987              		.loc 1 1439 21 view .LVU796
 2988 0020 0CBF     		ite	eq
 2989 0022 0226     		moveq	r6, #2
 2990 0024 0126     		movne	r6, #1
 2991              	.LVL167:
1442:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         /* reset the CH0EN bit */
 2992              		.loc 1 1442 5 is_stmt 1 view .LVU797
1457:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         /* set the CH0EN bit */
1458:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)TIMER_CHCTL2_CH0EN;
1459:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         /* configure TIMER channel input capture prescaler value */
1460:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         timer_channel_input_capture_prescaler_config(timer_periph,TIMER_CH_0,(uint32_t)icpwm->icpre
 2993              		.loc 1 1460 9 is_stmt 0 view .LVU798
 2994 0026 9288     		ldrh	r2, [r2, #4]
 2995              	.LVL168:
1444:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         /* reset the CH0P and CH0NP bits */
 2996              		.loc 1 1444 36 view .LVU799
 2997 0028 036A     		ldr	r3, [r0, #32]
1442:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         /* reset the CH0EN bit */
 2998              		.loc 1 1442 7 view .LVU800
ARM GAS  /tmp/ccP4G5CZ.s 			page 83


 2999 002a 0029     		cmp	r1, #0
 3000 002c 47D1     		bne	.L196
1444:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         /* reset the CH0P and CH0NP bits */
 3001              		.loc 1 1444 9 is_stmt 1 view .LVU801
1444:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         /* reset the CH0P and CH0NP bits */
 3002              		.loc 1 1444 36 is_stmt 0 view .LVU802
 3003 002e 23F00103 		bic	r3, r3, #1
 3004 0032 0362     		str	r3, [r0, #32]
1446:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         /* set the CH0P and CH0NP bits */
 3005              		.loc 1 1446 9 is_stmt 1 view .LVU803
1446:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         /* set the CH0P and CH0NP bits */
 3006              		.loc 1 1446 36 is_stmt 0 view .LVU804
 3007 0034 036A     		ldr	r3, [r0, #32]
 3008 0036 23F00A03 		bic	r3, r3, #10
 3009 003a 0362     		str	r3, [r0, #32]
1448:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         /* reset the CH0MS bit */
 3010              		.loc 1 1448 9 is_stmt 1 view .LVU805
1448:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         /* reset the CH0MS bit */
 3011              		.loc 1 1448 36 is_stmt 0 view .LVU806
 3012 003c 036A     		ldr	r3, [r0, #32]
 3013 003e 43EA0803 		orr	r3, r3, r8
 3014 0042 0362     		str	r3, [r0, #32]
1450:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         /* set the CH0MS bit */
 3015              		.loc 1 1450 9 is_stmt 1 view .LVU807
1450:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         /* set the CH0MS bit */
 3016              		.loc 1 1450 36 is_stmt 0 view .LVU808
 3017 0044 8369     		ldr	r3, [r0, #24]
 3018 0046 23F00303 		bic	r3, r3, #3
 3019 004a 8361     		str	r3, [r0, #24]
1452:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         /* reset the CH0CAPFLT bit */
 3020              		.loc 1 1452 9 is_stmt 1 view .LVU809
1452:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         /* reset the CH0CAPFLT bit */
 3021              		.loc 1 1452 36 is_stmt 0 view .LVU810
 3022 004c 8369     		ldr	r3, [r0, #24]
 3023 004e 43EA0C03 		orr	r3, r3, ip
 3024 0052 8361     		str	r3, [r0, #24]
1454:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         /* set the CH0CAPFLT bit */
 3025              		.loc 1 1454 9 is_stmt 1 view .LVU811
1454:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         /* set the CH0CAPFLT bit */
 3026              		.loc 1 1454 36 is_stmt 0 view .LVU812
 3027 0054 8369     		ldr	r3, [r0, #24]
 3028 0056 23F0F003 		bic	r3, r3, #240
 3029 005a 8361     		str	r3, [r0, #24]
1456:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         /* set the CH0EN bit */
 3030              		.loc 1 1456 9 is_stmt 1 view .LVU813
1456:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         /* set the CH0EN bit */
 3031              		.loc 1 1456 36 is_stmt 0 view .LVU814
 3032 005c 8369     		ldr	r3, [r0, #24]
 3033 005e 43EA0E03 		orr	r3, r3, lr
 3034 0062 8361     		str	r3, [r0, #24]
1458:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         /* configure TIMER channel input capture prescaler value */
 3035              		.loc 1 1458 9 is_stmt 1 view .LVU815
1458:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         /* configure TIMER channel input capture prescaler value */
 3036              		.loc 1 1458 36 is_stmt 0 view .LVU816
 3037 0064 036A     		ldr	r3, [r0, #32]
 3038 0066 43F00103 		orr	r3, r3, #1
 3039 006a 0362     		str	r3, [r0, #32]
ARM GAS  /tmp/ccP4G5CZ.s 			page 84


 3040              		.loc 1 1460 9 is_stmt 1 view .LVU817
 3041 006c FFF7FEFF 		bl	timer_channel_input_capture_prescaler_config
 3042              	.LVL169:
1461:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** 
1462:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         /* reset the CH1EN bit */
1463:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CHCTL2(timer_periph) &=(uint32_t)(~TIMER_CHCTL2_CH1EN);
 3043              		.loc 1 1463 9 view .LVU818
 3044              		.loc 1 1463 36 is_stmt 0 view .LVU819
 3045 0070 036A     		ldr	r3, [r0, #32]
1464:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         /* reset the CH1P and CH1NP bits */
1465:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CHCTL2(timer_periph) &=(uint32_t)(~(TIMER_CHCTL2_CH1P|TIMER_CHCTL2_CH1NP));
1466:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         /* set the CH1P and CH1NP bits */
1467:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)icpolarity << 4);
1468:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         /* reset the CH1MS bit */
1469:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CHCTL0(timer_periph) &=(uint32_t)(~TIMER_CHCTL0_CH1MS);
1470:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         /* set the CH1MS bit */
1471:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)icselection << 8);
1472:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         /* reset the CH1CAPFLT bit */
1473:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CHCTL0(timer_periph) &=(uint32_t)(~TIMER_CHCTL0_CH1CAPFLT);
1474:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         /* set the CH1CAPFLT bit */
1475:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)icpwm->icfilter << 8);
1476:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         /* set the CH1EN bit */
1477:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)TIMER_CHCTL2_CH1EN;
1478:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         /* configure TIMER channel input capture prescaler value */
1479:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         timer_channel_input_capture_prescaler_config(timer_periph,TIMER_CH_1,(uint32_t)icpwm->icpre
 3046              		.loc 1 1479 9 view .LVU820
 3047 0072 0121     		movs	r1, #1
 3048              	.LVL170:
1463:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         /* reset the CH1P and CH1NP bits */
 3049              		.loc 1 1463 36 view .LVU821
 3050 0074 23F01003 		bic	r3, r3, #16
 3051 0078 0362     		str	r3, [r0, #32]
1465:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         /* set the CH1P and CH1NP bits */
 3052              		.loc 1 1465 9 is_stmt 1 view .LVU822
1465:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         /* set the CH1P and CH1NP bits */
 3053              		.loc 1 1465 36 is_stmt 0 view .LVU823
 3054 007a 036A     		ldr	r3, [r0, #32]
1475:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         /* set the CH1EN bit */
 3055              		.loc 1 1475 50 view .LVU824
 3056 007c EA88     		ldrh	r2, [r5, #6]
1465:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         /* set the CH1P and CH1NP bits */
 3057              		.loc 1 1465 36 view .LVU825
 3058 007e 23F0A003 		bic	r3, r3, #160
 3059 0082 0362     		str	r3, [r0, #32]
1467:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         /* reset the CH1MS bit */
 3060              		.loc 1 1467 9 is_stmt 1 view .LVU826
1467:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         /* reset the CH1MS bit */
 3061              		.loc 1 1467 36 is_stmt 0 view .LVU827
 3062 0084 036A     		ldr	r3, [r0, #32]
 3063 0086 43EA0713 		orr	r3, r3, r7, lsl #4
 3064 008a 0362     		str	r3, [r0, #32]
1469:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         /* set the CH1MS bit */
 3065              		.loc 1 1469 9 is_stmt 1 view .LVU828
1469:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         /* set the CH1MS bit */
 3066              		.loc 1 1469 36 is_stmt 0 view .LVU829
 3067 008c 8369     		ldr	r3, [r0, #24]
 3068 008e 23F44073 		bic	r3, r3, #768
ARM GAS  /tmp/ccP4G5CZ.s 			page 85


 3069 0092 8361     		str	r3, [r0, #24]
1471:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         /* reset the CH1CAPFLT bit */
 3070              		.loc 1 1471 9 is_stmt 1 view .LVU830
1471:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         /* reset the CH1CAPFLT bit */
 3071              		.loc 1 1471 36 is_stmt 0 view .LVU831
 3072 0094 8369     		ldr	r3, [r0, #24]
 3073 0096 43EA0623 		orr	r3, r3, r6, lsl #8
 3074 009a 8361     		str	r3, [r0, #24]
1473:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         /* set the CH1CAPFLT bit */
 3075              		.loc 1 1473 9 is_stmt 1 view .LVU832
1473:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         /* set the CH1CAPFLT bit */
 3076              		.loc 1 1473 36 is_stmt 0 view .LVU833
 3077 009c 8369     		ldr	r3, [r0, #24]
 3078 009e 23F47043 		bic	r3, r3, #61440
 3079 00a2 8361     		str	r3, [r0, #24]
1475:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         /* set the CH1EN bit */
 3080              		.loc 1 1475 9 is_stmt 1 view .LVU834
1475:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         /* set the CH1EN bit */
 3081              		.loc 1 1475 36 is_stmt 0 view .LVU835
 3082 00a4 8369     		ldr	r3, [r0, #24]
 3083 00a6 43EA0223 		orr	r3, r3, r2, lsl #8
 3084 00aa 8361     		str	r3, [r0, #24]
1477:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         /* configure TIMER channel input capture prescaler value */
 3085              		.loc 1 1477 9 is_stmt 1 view .LVU836
1477:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         /* configure TIMER channel input capture prescaler value */
 3086              		.loc 1 1477 36 is_stmt 0 view .LVU837
 3087 00ac 036A     		ldr	r3, [r0, #32]
 3088              		.loc 1 1479 9 view .LVU838
 3089 00ae AA88     		ldrh	r2, [r5, #4]
1477:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         /* configure TIMER channel input capture prescaler value */
 3090              		.loc 1 1477 36 view .LVU839
 3091 00b0 43F01003 		orr	r3, r3, #16
 3092 00b4 0362     		str	r3, [r0, #32]
 3093              		.loc 1 1479 9 is_stmt 1 view .LVU840
 3094              	.L199:
1480:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     }else{
1481:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         /* reset the CH1EN bit */
1482:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CHCTL2(timer_periph) &=(uint32_t)(~TIMER_CHCTL2_CH1EN);
1483:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         /* reset the CH1P and CH1NP bits */
1484:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CHCTL2(timer_periph) &=(uint32_t)(~(TIMER_CHCTL2_CH1P|TIMER_CHCTL2_CH1NP));
1485:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         /* set the CH1P and CH1NP bits */
1486:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)icpwm->icpolarity << 4);
1487:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         /* reset the CH1MS bit */
1488:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CHCTL0(timer_periph) &=(uint32_t)(~TIMER_CHCTL0_CH1MS);
1489:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         /* set the CH1MS bit */
1490:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)icpwm->icselection << 8);
1491:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         /* reset the CH1CAPFLT bit */
1492:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CHCTL0(timer_periph) &=(uint32_t)(~TIMER_CHCTL0_CH1CAPFLT);
1493:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         /* set the CH1CAPFLT bit */
1494:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)icpwm->icfilter << 8);
1495:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         /* set the CH1EN bit */
1496:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)TIMER_CHCTL2_CH1EN;
1497:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         /* configure TIMER channel input capture prescaler value */
1498:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         timer_channel_input_capture_prescaler_config(timer_periph,TIMER_CH_1,(uint32_t)icpwm->icpre
1499:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** 
1500:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         /* reset the CH0EN bit */
1501:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CHCTL2(timer_periph) &=(uint32_t)(~TIMER_CHCTL2_CH0EN);
ARM GAS  /tmp/ccP4G5CZ.s 			page 86


1502:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         /* reset the CH0P and CH0NP bits */
1503:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CHCTL2(timer_periph) &=(uint32_t)(~(TIMER_CHCTL2_CH0P|TIMER_CHCTL2_CH0NP));
1504:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         /* set the CH0P and CH0NP bits */
1505:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)icpolarity;
1506:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         /* reset the CH0MS bit */
1507:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CHCTL0(timer_periph) &=(uint32_t)(~TIMER_CHCTL0_CH0MS);
1508:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         /* set the CH0MS bit */
1509:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)icselection;
1510:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         /* reset the CH0CAPFLT bit */
1511:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CHCTL0(timer_periph) &=(uint32_t)(~TIMER_CHCTL0_CH0CAPFLT);
1512:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         /* set the CH0CAPFLT bit */
1513:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)icpwm->icfilter;
1514:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         /* set the CH0EN bit */
1515:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)TIMER_CHCTL2_CH0EN;
1516:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         /* configure TIMER channel input capture prescaler value */
1517:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         timer_channel_input_capture_prescaler_config(timer_periph,TIMER_CH_0,(uint32_t)icpwm->icpre
1518:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     }
1519:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** }
 3095              		.loc 1 1519 1 is_stmt 0 view .LVU841
 3096 00b6 BDE8F041 		pop	{r4, r5, r6, r7, r8, lr}
 3097              	.LCFI8:
 3098              		.cfi_remember_state
 3099              		.cfi_restore 14
 3100              		.cfi_restore 8
 3101              		.cfi_restore 7
 3102              		.cfi_restore 6
 3103              		.cfi_restore 5
 3104              		.cfi_restore 4
 3105              		.cfi_def_cfa_offset 0
 3106              	.LVL171:
1517:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     }
 3107              		.loc 1 1517 9 view .LVU842
 3108 00ba FFF7FEBF 		b	timer_channel_input_capture_prescaler_config
 3109              	.LVL172:
 3110              	.L196:
 3111              	.LCFI9:
 3112              		.cfi_restore_state
1482:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         /* reset the CH1P and CH1NP bits */
 3113              		.loc 1 1482 9 is_stmt 1 view .LVU843
1482:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         /* reset the CH1P and CH1NP bits */
 3114              		.loc 1 1482 36 is_stmt 0 view .LVU844
 3115 00be 23F01003 		bic	r3, r3, #16
 3116 00c2 0362     		str	r3, [r0, #32]
1484:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         /* set the CH1P and CH1NP bits */
 3117              		.loc 1 1484 9 is_stmt 1 view .LVU845
1484:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         /* set the CH1P and CH1NP bits */
 3118              		.loc 1 1484 36 is_stmt 0 view .LVU846
 3119 00c4 036A     		ldr	r3, [r0, #32]
 3120 00c6 23F0A003 		bic	r3, r3, #160
 3121 00ca 0362     		str	r3, [r0, #32]
1486:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         /* reset the CH1MS bit */
 3122              		.loc 1 1486 9 is_stmt 1 view .LVU847
1486:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         /* reset the CH1MS bit */
 3123              		.loc 1 1486 36 is_stmt 0 view .LVU848
 3124 00cc 036A     		ldr	r3, [r0, #32]
 3125 00ce 43EA0813 		orr	r3, r3, r8, lsl #4
 3126 00d2 0362     		str	r3, [r0, #32]
ARM GAS  /tmp/ccP4G5CZ.s 			page 87


1488:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         /* set the CH1MS bit */
 3127              		.loc 1 1488 9 is_stmt 1 view .LVU849
1488:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         /* set the CH1MS bit */
 3128              		.loc 1 1488 36 is_stmt 0 view .LVU850
 3129 00d4 8369     		ldr	r3, [r0, #24]
 3130 00d6 23F44073 		bic	r3, r3, #768
 3131 00da 8361     		str	r3, [r0, #24]
1490:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         /* reset the CH1CAPFLT bit */
 3132              		.loc 1 1490 9 is_stmt 1 view .LVU851
1490:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         /* reset the CH1CAPFLT bit */
 3133              		.loc 1 1490 36 is_stmt 0 view .LVU852
 3134 00dc 8169     		ldr	r1, [r0, #24]
 3135              	.LVL173:
1490:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         /* reset the CH1CAPFLT bit */
 3136              		.loc 1 1490 36 view .LVU853
 3137 00de 41EA0C21 		orr	r1, r1, ip, lsl #8
 3138 00e2 8161     		str	r1, [r0, #24]
1492:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         /* set the CH1CAPFLT bit */
 3139              		.loc 1 1492 9 is_stmt 1 view .LVU854
1492:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         /* set the CH1CAPFLT bit */
 3140              		.loc 1 1492 36 is_stmt 0 view .LVU855
 3141 00e4 8169     		ldr	r1, [r0, #24]
 3142 00e6 21F47041 		bic	r1, r1, #61440
 3143 00ea 8161     		str	r1, [r0, #24]
1494:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         /* set the CH1EN bit */
 3144              		.loc 1 1494 9 is_stmt 1 view .LVU856
1494:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         /* set the CH1EN bit */
 3145              		.loc 1 1494 36 is_stmt 0 view .LVU857
 3146 00ec 8369     		ldr	r3, [r0, #24]
1498:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** 
 3147              		.loc 1 1498 9 view .LVU858
 3148 00ee 0121     		movs	r1, #1
1494:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         /* set the CH1EN bit */
 3149              		.loc 1 1494 36 view .LVU859
 3150 00f0 43EA0E23 		orr	r3, r3, lr, lsl #8
 3151 00f4 8361     		str	r3, [r0, #24]
1496:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         /* configure TIMER channel input capture prescaler value */
 3152              		.loc 1 1496 9 is_stmt 1 view .LVU860
1496:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         /* configure TIMER channel input capture prescaler value */
 3153              		.loc 1 1496 36 is_stmt 0 view .LVU861
 3154 00f6 036A     		ldr	r3, [r0, #32]
 3155 00f8 43F01003 		orr	r3, r3, #16
 3156 00fc 0362     		str	r3, [r0, #32]
1498:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** 
 3157              		.loc 1 1498 9 is_stmt 1 view .LVU862
 3158 00fe FFF7FEFF 		bl	timer_channel_input_capture_prescaler_config
 3159              	.LVL174:
1501:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         /* reset the CH0P and CH0NP bits */
 3160              		.loc 1 1501 9 view .LVU863
1501:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         /* reset the CH0P and CH0NP bits */
 3161              		.loc 1 1501 36 is_stmt 0 view .LVU864
 3162 0102 036A     		ldr	r3, [r0, #32]
 3163 0104 23F00103 		bic	r3, r3, #1
 3164 0108 0362     		str	r3, [r0, #32]
1503:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         /* set the CH0P and CH0NP bits */
 3165              		.loc 1 1503 9 is_stmt 1 view .LVU865
1503:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         /* set the CH0P and CH0NP bits */
ARM GAS  /tmp/ccP4G5CZ.s 			page 88


 3166              		.loc 1 1503 36 is_stmt 0 view .LVU866
 3167 010a 036A     		ldr	r3, [r0, #32]
 3168 010c 23F00A03 		bic	r3, r3, #10
 3169 0110 0362     		str	r3, [r0, #32]
1505:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         /* reset the CH0MS bit */
 3170              		.loc 1 1505 9 is_stmt 1 view .LVU867
1505:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         /* reset the CH0MS bit */
 3171              		.loc 1 1505 36 is_stmt 0 view .LVU868
 3172 0112 036A     		ldr	r3, [r0, #32]
 3173 0114 3B43     		orrs	r3, r3, r7
 3174 0116 0362     		str	r3, [r0, #32]
1507:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         /* set the CH0MS bit */
 3175              		.loc 1 1507 9 is_stmt 1 view .LVU869
1507:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         /* set the CH0MS bit */
 3176              		.loc 1 1507 36 is_stmt 0 view .LVU870
 3177 0118 8369     		ldr	r3, [r0, #24]
 3178 011a 23F00303 		bic	r3, r3, #3
 3179 011e 8361     		str	r3, [r0, #24]
1509:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         /* reset the CH0CAPFLT bit */
 3180              		.loc 1 1509 9 is_stmt 1 view .LVU871
1509:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         /* reset the CH0CAPFLT bit */
 3181              		.loc 1 1509 36 is_stmt 0 view .LVU872
 3182 0120 8369     		ldr	r3, [r0, #24]
 3183 0122 3343     		orrs	r3, r3, r6
 3184 0124 8361     		str	r3, [r0, #24]
1511:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         /* set the CH0CAPFLT bit */
 3185              		.loc 1 1511 9 is_stmt 1 view .LVU873
1511:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         /* set the CH0CAPFLT bit */
 3186              		.loc 1 1511 36 is_stmt 0 view .LVU874
 3187 0126 8369     		ldr	r3, [r0, #24]
 3188 0128 23F0F003 		bic	r3, r3, #240
 3189 012c 8361     		str	r3, [r0, #24]
1513:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         /* set the CH0EN bit */
 3190              		.loc 1 1513 9 is_stmt 1 view .LVU875
1513:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         /* set the CH0EN bit */
 3191              		.loc 1 1513 36 is_stmt 0 view .LVU876
 3192 012e 8269     		ldr	r2, [r0, #24]
1513:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         /* set the CH0EN bit */
 3193              		.loc 1 1513 39 view .LVU877
 3194 0130 EB88     		ldrh	r3, [r5, #6]
1513:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         /* set the CH0EN bit */
 3195              		.loc 1 1513 36 view .LVU878
 3196 0132 1343     		orrs	r3, r3, r2
 3197 0134 8361     		str	r3, [r0, #24]
1515:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         /* configure TIMER channel input capture prescaler value */
 3198              		.loc 1 1515 9 is_stmt 1 view .LVU879
1515:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         /* configure TIMER channel input capture prescaler value */
 3199              		.loc 1 1515 36 is_stmt 0 view .LVU880
 3200 0136 036A     		ldr	r3, [r0, #32]
1517:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     }
 3201              		.loc 1 1517 9 view .LVU881
 3202 0138 AA88     		ldrh	r2, [r5, #4]
1515:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         /* configure TIMER channel input capture prescaler value */
 3203              		.loc 1 1515 36 view .LVU882
 3204 013a 0B43     		orrs	r3, r3, r1
 3205 013c 0362     		str	r3, [r0, #32]
1517:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     }
ARM GAS  /tmp/ccP4G5CZ.s 			page 89


 3206              		.loc 1 1517 9 is_stmt 1 view .LVU883
 3207 013e 0021     		movs	r1, #0
 3208 0140 B9E7     		b	.L199
 3209              		.cfi_endproc
 3210              	.LFE108:
 3212              		.section	.text.timer_hall_mode_config,"ax",%progbits
 3213              		.align	1
 3214              		.global	timer_hall_mode_config
 3215              		.syntax unified
 3216              		.thumb
 3217              		.thumb_func
 3218              		.fpu softvfp
 3220              	timer_hall_mode_config:
 3221              	.LVL175:
 3222              	.LFB109:
1520:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** 
1521:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** /*!
1522:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \brief      configure TIMER hall sensor mode
1523:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \param[in]  timer_periph: TIMERx(x=0,1,2,14)
1524:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \param[in]  hallmode: 
1525:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****       \arg        TIMER_HALLINTERFACE_ENABLE: TIMER hall sensor mode enable
1526:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****       \arg        TIMER_HALLINTERFACE_DISABLE: TIMER hall sensor mode disable
1527:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \param[out] none
1528:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \retval     none
1529:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** */
1530:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** void timer_hall_mode_config(uint32_t timer_periph, uint8_t hallmode)
1531:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** {
 3223              		.loc 1 1531 1 view -0
 3224              		.cfi_startproc
 3225              		@ args = 0, pretend = 0, frame = 0
 3226              		@ frame_needed = 0, uses_anonymous_args = 0
 3227              		@ link register save eliminated.
1532:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****    if(TIMER_HALLINTERFACE_ENABLE == hallmode){
 3228              		.loc 1 1532 4 view .LVU885
 3229              		.loc 1 1532 6 is_stmt 0 view .LVU886
 3230 0000 21B9     		cbnz	r1, .L201
1533:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CTL1(timer_periph) |= (uint32_t)TIMER_CTL1_TI0S;
 3231              		.loc 1 1533 9 is_stmt 1 view .LVU887
 3232              		.loc 1 1533 34 is_stmt 0 view .LVU888
 3233 0002 4368     		ldr	r3, [r0, #4]
 3234 0004 43F08003 		orr	r3, r3, #128
 3235              	.L203:
1534:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     }else if(TIMER_HALLINTERFACE_DISABLE == hallmode){
1535:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CTL1(timer_periph) &= ~(uint32_t)TIMER_CTL1_TI0S;
 3236              		.loc 1 1535 34 view .LVU889
 3237 0008 4360     		str	r3, [r0, #4]
1536:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     }else{
1537:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     }
 3238              		.loc 1 1537 5 is_stmt 1 view .LVU890
 3239              	.L200:
1538:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** }
 3240              		.loc 1 1538 1 is_stmt 0 view .LVU891
 3241 000a 7047     		bx	lr
 3242              	.L201:
1534:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     }else if(TIMER_HALLINTERFACE_DISABLE == hallmode){
 3243              		.loc 1 1534 11 is_stmt 1 view .LVU892
1534:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     }else if(TIMER_HALLINTERFACE_DISABLE == hallmode){
ARM GAS  /tmp/ccP4G5CZ.s 			page 90


 3244              		.loc 1 1534 13 is_stmt 0 view .LVU893
 3245 000c 0129     		cmp	r1, #1
 3246 000e FCD1     		bne	.L200
1535:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     }else{
 3247              		.loc 1 1535 9 is_stmt 1 view .LVU894
1535:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     }else{
 3248              		.loc 1 1535 34 is_stmt 0 view .LVU895
 3249 0010 4368     		ldr	r3, [r0, #4]
 3250 0012 23F08003 		bic	r3, r3, #128
 3251 0016 F7E7     		b	.L203
 3252              		.cfi_endproc
 3253              	.LFE109:
 3255              		.section	.text.timer_input_trigger_source_select,"ax",%progbits
 3256              		.align	1
 3257              		.global	timer_input_trigger_source_select
 3258              		.syntax unified
 3259              		.thumb
 3260              		.thumb_func
 3261              		.fpu softvfp
 3263              	timer_input_trigger_source_select:
 3264              	.LVL176:
 3265              	.LFB110:
1539:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** 
1540:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** /*!
1541:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \brief      select TIMER input trigger source 
1542:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \param[in]  timer_periph: TIMERx(x=0,1,2,14)
1543:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \param[in]  intrigger: 
1544:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****       \arg        TIMER_SMCFG_TRGSEL_ITI0: internal trigger 0
1545:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****       \arg        TIMER_SMCFG_TRGSEL_ITI1: internal trigger 1
1546:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****       \arg        TIMER_SMCFG_TRGSEL_ITI2: internal trigger 2
1547:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****       \arg        TIMER_SMCFG_TRGSEL_ITI3: internal trigger 3
1548:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****       \arg        TIMER_SMCFG_TRGSEL_CI0F_ED: TI0 edge detector
1549:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****       \arg        TIMER_SMCFG_TRGSEL_CI0FE0: filtered TIMER input 0
1550:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****       \arg        TIMER_SMCFG_TRGSEL_CI1FE1: filtered TIMER input 1
1551:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****       \arg        TIMER_SMCFG_TRGSEL_ETIFP: external trigger
1552:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \param[out] none
1553:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \retval     none
1554:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** */
1555:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** void timer_input_trigger_source_select(uint32_t timer_periph,uint32_t intrigger)
1556:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** {
 3266              		.loc 1 1556 1 is_stmt 1 view -0
 3267              		.cfi_startproc
 3268              		@ args = 0, pretend = 0, frame = 0
 3269              		@ frame_needed = 0, uses_anonymous_args = 0
 3270              		@ link register save eliminated.
1557:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     TIMER_SMCFG(timer_periph) &=(uint32_t)(~TIMER_SMCFG_TRGS);
 3271              		.loc 1 1557 5 view .LVU897
 3272              		.loc 1 1557 31 is_stmt 0 view .LVU898
 3273 0000 8268     		ldr	r2, [r0, #8]
 3274 0002 22F07002 		bic	r2, r2, #112
 3275 0006 8260     		str	r2, [r0, #8]
1558:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     TIMER_SMCFG(timer_periph) |= (uint32_t)intrigger;
 3276              		.loc 1 1558 5 is_stmt 1 view .LVU899
 3277              		.loc 1 1558 31 is_stmt 0 view .LVU900
 3278 0008 8368     		ldr	r3, [r0, #8]
 3279 000a 0B43     		orrs	r3, r3, r1
 3280 000c 8360     		str	r3, [r0, #8]
ARM GAS  /tmp/ccP4G5CZ.s 			page 91


1559:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** }
 3281              		.loc 1 1559 1 view .LVU901
 3282 000e 7047     		bx	lr
 3283              		.cfi_endproc
 3284              	.LFE110:
 3286              		.section	.text.timer_master_output_trigger_source_select,"ax",%progbits
 3287              		.align	1
 3288              		.global	timer_master_output_trigger_source_select
 3289              		.syntax unified
 3290              		.thumb
 3291              		.thumb_func
 3292              		.fpu softvfp
 3294              	timer_master_output_trigger_source_select:
 3295              	.LVL177:
 3296              	.LFB111:
1560:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** 
1561:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** /*!
1562:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \brief      select TIMER master mode output trigger source 
1563:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \param[in]  timer_periph: TIMERx(x=0,1,2,14)
1564:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \param[in]  outrigger: 
1565:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****       \arg        TIMER_TRI_OUT_SRC_RESET: the UPG bit as trigger output
1566:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****       \arg        TIMER_TRI_OUT_SRC_ENABLE: the counter enable signal TIMER_CTL0_CEN as trigger out
1567:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****       \arg        TIMER_TRI_OUT_SRC_UPDATE: update event as trigger output
1568:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****       \arg        TIMER_TRI_OUT_SRC_CH0: a capture or a compare match occurred in channal0 as trigg
1569:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****       \arg        TIMER_TRI_OUT_SRC_O0CPRE: O0CPRE as trigger output
1570:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****       \arg        TIMER_TRI_OUT_SRC_O1CPRE: O1CPRE as trigger output
1571:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****       \arg        TIMER_TRI_OUT_SRC_O2CPRE: O2CPRE as trigger output
1572:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****       \arg        TIMER_TRI_OUT_SRC_O3CPRE: O3CPRE as trigger output
1573:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \param[out] none
1574:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \retval     none
1575:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** */
1576:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** void timer_master_output_trigger_source_select(uint32_t timer_periph, uint32_t outrigger)
1577:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** {
 3297              		.loc 1 1577 1 is_stmt 1 view -0
 3298              		.cfi_startproc
 3299              		@ args = 0, pretend = 0, frame = 0
 3300              		@ frame_needed = 0, uses_anonymous_args = 0
 3301              		@ link register save eliminated.
1578:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     TIMER_CTL1(timer_periph) &=(uint32_t)(~TIMER_CTL1_MMC);
 3302              		.loc 1 1578 5 view .LVU903
 3303              		.loc 1 1578 30 is_stmt 0 view .LVU904
 3304 0000 4268     		ldr	r2, [r0, #4]
 3305 0002 22F07002 		bic	r2, r2, #112
 3306 0006 4260     		str	r2, [r0, #4]
1579:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     TIMER_CTL1(timer_periph) |= (uint32_t)outrigger;
 3307              		.loc 1 1579 5 is_stmt 1 view .LVU905
 3308              		.loc 1 1579 30 is_stmt 0 view .LVU906
 3309 0008 4368     		ldr	r3, [r0, #4]
 3310 000a 0B43     		orrs	r3, r3, r1
 3311 000c 4360     		str	r3, [r0, #4]
1580:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** }
 3312              		.loc 1 1580 1 view .LVU907
 3313 000e 7047     		bx	lr
 3314              		.cfi_endproc
 3315              	.LFE111:
 3317              		.section	.text.timer_slave_mode_select,"ax",%progbits
 3318              		.align	1
ARM GAS  /tmp/ccP4G5CZ.s 			page 92


 3319              		.global	timer_slave_mode_select
 3320              		.syntax unified
 3321              		.thumb
 3322              		.thumb_func
 3323              		.fpu softvfp
 3325              	timer_slave_mode_select:
 3326              	.LVL178:
 3327              	.LFB112:
1581:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** 
1582:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** /*!
1583:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \brief      select TIMER slave mode 
1584:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \param[in]  timer_periph: TIMERx(x=0,1,2,14)
1585:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \param[in]  slavemode: 
1586:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****       \arg        TIMER_SLAVE_MODE_DISABLE: slave mode disable
1587:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****       \arg        TIMER_ENCODER_MODE0: encoder mode 0
1588:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****       \arg        TIMER_ENCODER_MODE1: encoder mode 1
1589:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****       \arg        TIMER_ENCODER_MODE2: encoder mode 2
1590:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****       \arg        TIMER_SLAVE_MODE_RESTART: restart mode
1591:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****       \arg        TIMER_SLAVE_MODE_PAUSE: pause mode
1592:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****       \arg        TIMER_SLAVE_MODE_EVENT: event mode
1593:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****       \arg        TIMER_SLAVE_MODE_EXTERNAL0: external clock mode 0.
1594:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \param[out] none
1595:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \retval     none
1596:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** */
1597:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** 
1598:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** void timer_slave_mode_select(uint32_t timer_periph,uint32_t slavemode)
1599:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** {
 3328              		.loc 1 1599 1 is_stmt 1 view -0
 3329              		.cfi_startproc
 3330              		@ args = 0, pretend = 0, frame = 0
 3331              		@ frame_needed = 0, uses_anonymous_args = 0
 3332              		@ link register save eliminated.
1600:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     TIMER_SMCFG(timer_periph) &=(uint32_t)(~TIMER_SMCFG_SMC);
 3333              		.loc 1 1600 5 view .LVU909
 3334              		.loc 1 1600 31 is_stmt 0 view .LVU910
 3335 0000 8268     		ldr	r2, [r0, #8]
 3336 0002 22F00702 		bic	r2, r2, #7
 3337 0006 8260     		str	r2, [r0, #8]
1601:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** 
1602:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     TIMER_SMCFG(timer_periph) |= (uint32_t)slavemode;
 3338              		.loc 1 1602 5 is_stmt 1 view .LVU911
 3339              		.loc 1 1602 31 is_stmt 0 view .LVU912
 3340 0008 8368     		ldr	r3, [r0, #8]
 3341 000a 0B43     		orrs	r3, r3, r1
 3342 000c 8360     		str	r3, [r0, #8]
1603:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** }
 3343              		.loc 1 1603 1 view .LVU913
 3344 000e 7047     		bx	lr
 3345              		.cfi_endproc
 3346              	.LFE112:
 3348              		.section	.text.timer_master_slave_mode_config,"ax",%progbits
 3349              		.align	1
 3350              		.global	timer_master_slave_mode_config
 3351              		.syntax unified
 3352              		.thumb
 3353              		.thumb_func
 3354              		.fpu softvfp
ARM GAS  /tmp/ccP4G5CZ.s 			page 93


 3356              	timer_master_slave_mode_config:
 3357              	.LVL179:
 3358              	.LFB113:
1604:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** 
1605:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** /*!
1606:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \brief      configure TIMER master slave mode 
1607:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \param[in]  timer_periph: TIMERx(x=0,1,2,14)
1608:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \param[in]  masterslave: 
1609:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****       \arg        TIMER_MASTER_SLAVE_MODE_ENABLE: master slave mode enable
1610:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****       \arg        TIMER_MASTER_SLAVE_MODE_DISABLE: master slave mode disable
1611:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \param[out] none
1612:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \retval     none
1613:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** */ 
1614:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** void timer_master_slave_mode_config(uint32_t timer_periph, uint8_t masterslave)
1615:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** {
 3359              		.loc 1 1615 1 is_stmt 1 view -0
 3360              		.cfi_startproc
 3361              		@ args = 0, pretend = 0, frame = 0
 3362              		@ frame_needed = 0, uses_anonymous_args = 0
 3363              		@ link register save eliminated.
1616:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     if(TIMER_MASTER_SLAVE_MODE_ENABLE == masterslave){
 3364              		.loc 1 1616 5 view .LVU915
 3365              		.loc 1 1616 7 is_stmt 0 view .LVU916
 3366 0000 21B9     		cbnz	r1, .L208
1617:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_SMCFG(timer_periph) |= (uint32_t)TIMER_SMCFG_MSM;
 3367              		.loc 1 1617 9 is_stmt 1 view .LVU917
 3368              		.loc 1 1617 35 is_stmt 0 view .LVU918
 3369 0002 8368     		ldr	r3, [r0, #8]
 3370 0004 43F08003 		orr	r3, r3, #128
 3371              	.L210:
1618:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     }else if(TIMER_MASTER_SLAVE_MODE_DISABLE == masterslave){
1619:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_SMCFG(timer_periph) &= ~(uint32_t)TIMER_SMCFG_MSM;
 3372              		.loc 1 1619 35 view .LVU919
 3373 0008 8360     		str	r3, [r0, #8]
1620:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     }else{
1621:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     }
 3374              		.loc 1 1621 5 is_stmt 1 view .LVU920
 3375              	.L207:
1622:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** }
 3376              		.loc 1 1622 1 is_stmt 0 view .LVU921
 3377 000a 7047     		bx	lr
 3378              	.L208:
1618:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     }else if(TIMER_MASTER_SLAVE_MODE_DISABLE == masterslave){
 3379              		.loc 1 1618 11 is_stmt 1 view .LVU922
1618:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     }else if(TIMER_MASTER_SLAVE_MODE_DISABLE == masterslave){
 3380              		.loc 1 1618 13 is_stmt 0 view .LVU923
 3381 000c 0129     		cmp	r1, #1
 3382 000e FCD1     		bne	.L207
1619:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     }else{
 3383              		.loc 1 1619 9 is_stmt 1 view .LVU924
1619:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     }else{
 3384              		.loc 1 1619 35 is_stmt 0 view .LVU925
 3385 0010 8368     		ldr	r3, [r0, #8]
 3386 0012 23F08003 		bic	r3, r3, #128
 3387 0016 F7E7     		b	.L210
 3388              		.cfi_endproc
 3389              	.LFE113:
ARM GAS  /tmp/ccP4G5CZ.s 			page 94


 3391              		.section	.text.timer_external_trigger_config,"ax",%progbits
 3392              		.align	1
 3393              		.global	timer_external_trigger_config
 3394              		.syntax unified
 3395              		.thumb
 3396              		.thumb_func
 3397              		.fpu softvfp
 3399              	timer_external_trigger_config:
 3400              	.LVL180:
 3401              	.LFB114:
1623:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** 
1624:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** /*!
1625:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \brief      configure TIMER external trigger input
1626:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \param[in]  timer_periph: TIMERx(x=0,1,2,14)
1627:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \param[in]  extprescaler: 
1628:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****       \arg        TIMER_EXT_TRI_PSC_OFF: no divided
1629:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****       \arg        TIMER_EXT_TRI_PSC_DIV2: divided by 2
1630:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****       \arg        TIMER_EXT_TRI_PSC_DIV4: divided by 4
1631:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****       \arg        TIMER_EXT_TRI_PSC_DIV8: divided by 8
1632:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \param[in]  expolarity: 
1633:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****       \arg        TIMER_ETP_FALLING: active low or falling edge active
1634:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****       \arg        TIMER_ETP_RISING: active high or rising edge active
1635:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \param[in]  extfilter: a value between 0x00 and 0x0F
1636:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \param[out] none
1637:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \retval     none
1638:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** */
1639:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** void timer_external_trigger_config(uint32_t timer_periph, uint32_t extprescaler, uint32_t expolarit
1640:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** {
 3402              		.loc 1 1640 1 is_stmt 1 view -0
 3403              		.cfi_startproc
 3404              		@ args = 0, pretend = 0, frame = 0
 3405              		@ frame_needed = 0, uses_anonymous_args = 0
1641:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     TIMER_SMCFG(timer_periph) &=(uint32_t)(~(TIMER_SMCFG_ETP|TIMER_SMCFG_ETPSC|TIMER_SMCFG_ETFC));
 3406              		.loc 1 1641 5 view .LVU927
1640:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     TIMER_SMCFG(timer_periph) &=(uint32_t)(~(TIMER_SMCFG_ETP|TIMER_SMCFG_ETPSC|TIMER_SMCFG_ETFC));
 3407              		.loc 1 1640 1 is_stmt 0 view .LVU928
 3408 0000 10B5     		push	{r4, lr}
 3409              	.LCFI10:
 3410              		.cfi_def_cfa_offset 8
 3411              		.cfi_offset 4, -8
 3412              		.cfi_offset 14, -4
 3413              		.loc 1 1641 31 view .LVU929
 3414 0002 8468     		ldr	r4, [r0, #8]
1642:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     TIMER_SMCFG(timer_periph) |= (uint32_t)(extprescaler|expolarity);
 3415              		.loc 1 1642 57 view .LVU930
 3416 0004 1143     		orrs	r1, r1, r2
 3417              	.LVL181:
1641:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     TIMER_SMCFG(timer_periph) &=(uint32_t)(~(TIMER_SMCFG_ETP|TIMER_SMCFG_ETPSC|TIMER_SMCFG_ETFC));
 3418              		.loc 1 1641 31 view .LVU931
 3419 0006 24F43F44 		bic	r4, r4, #48896
 3420 000a 8460     		str	r4, [r0, #8]
 3421              		.loc 1 1642 5 is_stmt 1 view .LVU932
 3422              		.loc 1 1642 31 is_stmt 0 view .LVU933
 3423 000c 8468     		ldr	r4, [r0, #8]
 3424 000e 2143     		orrs	r1, r1, r4
 3425 0010 8160     		str	r1, [r0, #8]
1643:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     TIMER_SMCFG(timer_periph) |= (uint32_t)(extfilter << (uint16_t)8);
ARM GAS  /tmp/ccP4G5CZ.s 			page 95


 3426              		.loc 1 1643 5 is_stmt 1 view .LVU934
 3427              		.loc 1 1643 31 is_stmt 0 view .LVU935
 3428 0012 8268     		ldr	r2, [r0, #8]
 3429              	.LVL182:
 3430              		.loc 1 1643 31 view .LVU936
 3431 0014 42EA0322 		orr	r2, r2, r3, lsl #8
 3432 0018 8260     		str	r2, [r0, #8]
1644:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** }
 3433              		.loc 1 1644 1 view .LVU937
 3434 001a 10BD     		pop	{r4, pc}
 3435              		.cfi_endproc
 3436              	.LFE114:
 3438              		.section	.text.timer_quadrature_decoder_mode_config,"ax",%progbits
 3439              		.align	1
 3440              		.global	timer_quadrature_decoder_mode_config
 3441              		.syntax unified
 3442              		.thumb
 3443              		.thumb_func
 3444              		.fpu softvfp
 3446              	timer_quadrature_decoder_mode_config:
 3447              	.LVL183:
 3448              	.LFB115:
1645:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** 
1646:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** /*!
1647:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \brief      configure TIMER quadrature decoder mode
1648:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \param[in]  timer_periph: TIMERx(x=0,1,2,14)
1649:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \param[in]  decomode: 
1650:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****       \arg        TIMER_ENCODER_MODE0: counter counts on CI0FE0 edge depending on CI1FE1 level
1651:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****       \arg        TIMER_ENCODER_MODE1: counter counts on CI1FE1 edge depending on CI0FE0 level
1652:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****       \arg        TIMER_ENCODER_MODE2: counter counts on both CI0FE0 and CI1FE1 edges depending on 
1653:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \param[in]  ic0polarity: 
1654:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****       \arg        TIMER_IC_POLARITY_RISING: capture rising edge
1655:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****       \arg        TIMER_IC_POLARITY_FALLING: capture falling edge
1656:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \param[in]  ic1polarity: 
1657:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****       \arg        TIMER_IC_POLARITY_RISING: capture rising edge
1658:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****       \arg        TIMER_IC_POLARITY_FALLING: capture falling edge
1659:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \param[out] none
1660:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \retval     none
1661:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** */
1662:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** void timer_quadrature_decoder_mode_config(uint32_t timer_periph, uint32_t decomode, uint16_t ic0pol
1663:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** {
 3449              		.loc 1 1663 1 is_stmt 1 view -0
 3450              		.cfi_startproc
 3451              		@ args = 0, pretend = 0, frame = 0
 3452              		@ frame_needed = 0, uses_anonymous_args = 0
1664:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     TIMER_SMCFG(timer_periph) &=(uint32_t)(~TIMER_SMCFG_SMC);
 3453              		.loc 1 1664 5 view .LVU939
1663:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     TIMER_SMCFG(timer_periph) &=(uint32_t)(~TIMER_SMCFG_SMC);
 3454              		.loc 1 1663 1 is_stmt 0 view .LVU940
 3455 0000 30B5     		push	{r4, r5, lr}
 3456              	.LCFI11:
 3457              		.cfi_def_cfa_offset 12
 3458              		.cfi_offset 4, -12
 3459              		.cfi_offset 5, -8
 3460              		.cfi_offset 14, -4
 3461              		.loc 1 1664 31 view .LVU941
 3462 0002 8568     		ldr	r5, [r0, #8]
ARM GAS  /tmp/ccP4G5CZ.s 			page 96


1665:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     TIMER_SMCFG(timer_periph) |= (uint32_t)decomode;
1666:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** 
1667:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     TIMER_CHCTL0(timer_periph) &= (uint32_t)(((uint32_t)(~TIMER_CHCTL0_CH0MS))&((uint32_t)(~TIMER_C
1668:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     TIMER_CHCTL0(timer_periph) |= (uint32_t)(TIMER_IC_SELECTION_DIRECTTI|((uint32_t)TIMER_IC_SELECT
1669:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** 
1670:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     TIMER_CHCTL2(timer_periph) &=(uint32_t)(~(TIMER_CHCTL2_CH0P|TIMER_CHCTL2_CH0NP));
1671:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     TIMER_CHCTL2(timer_periph) &=(uint32_t)(~(TIMER_CHCTL2_CH1P|TIMER_CHCTL2_CH1NP));
1672:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     TIMER_CHCTL2(timer_periph) |= (uint32_t)(ic0polarity|((uint32_t)ic1polarity << 4U));
 3463              		.loc 1 1672 35 view .LVU942
 3464 0004 42EA0312 		orr	r2, r2, r3, lsl #4
 3465              	.LVL184:
1664:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     TIMER_SMCFG(timer_periph) |= (uint32_t)decomode;
 3466              		.loc 1 1664 31 view .LVU943
 3467 0008 25F00705 		bic	r5, r5, #7
 3468 000c 8560     		str	r5, [r0, #8]
1665:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     TIMER_SMCFG(timer_periph) |= (uint32_t)decomode;
 3469              		.loc 1 1665 5 is_stmt 1 view .LVU944
1665:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     TIMER_SMCFG(timer_periph) |= (uint32_t)decomode;
 3470              		.loc 1 1665 31 is_stmt 0 view .LVU945
 3471 000e 8468     		ldr	r4, [r0, #8]
 3472 0010 0C43     		orrs	r4, r4, r1
 3473 0012 8460     		str	r4, [r0, #8]
1667:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     TIMER_CHCTL0(timer_periph) |= (uint32_t)(TIMER_IC_SELECTION_DIRECTTI|((uint32_t)TIMER_IC_SELECT
 3474              		.loc 1 1667 5 is_stmt 1 view .LVU946
1667:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     TIMER_CHCTL0(timer_periph) |= (uint32_t)(TIMER_IC_SELECTION_DIRECTTI|((uint32_t)TIMER_IC_SELECT
 3475              		.loc 1 1667 32 is_stmt 0 view .LVU947
 3476 0014 8169     		ldr	r1, [r0, #24]
 3477              	.LVL185:
1667:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     TIMER_CHCTL0(timer_periph) |= (uint32_t)(TIMER_IC_SELECTION_DIRECTTI|((uint32_t)TIMER_IC_SELECT
 3478              		.loc 1 1667 32 view .LVU948
 3479 0016 21F44071 		bic	r1, r1, #768
 3480 001a 21F00301 		bic	r1, r1, #3
 3481 001e 8161     		str	r1, [r0, #24]
1668:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** 
 3482              		.loc 1 1668 5 is_stmt 1 view .LVU949
1668:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** 
 3483              		.loc 1 1668 32 is_stmt 0 view .LVU950
 3484 0020 8169     		ldr	r1, [r0, #24]
 3485 0022 41F48071 		orr	r1, r1, #256
 3486 0026 41F00101 		orr	r1, r1, #1
 3487 002a 8161     		str	r1, [r0, #24]
1670:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     TIMER_CHCTL2(timer_periph) &=(uint32_t)(~(TIMER_CHCTL2_CH1P|TIMER_CHCTL2_CH1NP));
 3488              		.loc 1 1670 5 is_stmt 1 view .LVU951
1670:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     TIMER_CHCTL2(timer_periph) &=(uint32_t)(~(TIMER_CHCTL2_CH1P|TIMER_CHCTL2_CH1NP));
 3489              		.loc 1 1670 32 is_stmt 0 view .LVU952
 3490 002c 016A     		ldr	r1, [r0, #32]
 3491 002e 21F00A01 		bic	r1, r1, #10
 3492 0032 0162     		str	r1, [r0, #32]
1671:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     TIMER_CHCTL2(timer_periph) |= (uint32_t)(ic0polarity|((uint32_t)ic1polarity << 4U));
 3493              		.loc 1 1671 5 is_stmt 1 view .LVU953
1671:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     TIMER_CHCTL2(timer_periph) |= (uint32_t)(ic0polarity|((uint32_t)ic1polarity << 4U));
 3494              		.loc 1 1671 32 is_stmt 0 view .LVU954
 3495 0034 016A     		ldr	r1, [r0, #32]
 3496 0036 21F0A001 		bic	r1, r1, #160
 3497 003a 0162     		str	r1, [r0, #32]
 3498              		.loc 1 1672 5 is_stmt 1 view .LVU955
 3499              		.loc 1 1672 32 is_stmt 0 view .LVU956
ARM GAS  /tmp/ccP4G5CZ.s 			page 97


 3500 003c 016A     		ldr	r1, [r0, #32]
 3501 003e 0A43     		orrs	r2, r2, r1
 3502 0040 0262     		str	r2, [r0, #32]
1673:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** }
 3503              		.loc 1 1673 1 view .LVU957
 3504 0042 30BD     		pop	{r4, r5, pc}
 3505              		.cfi_endproc
 3506              	.LFE115:
 3508              		.section	.text.timer_internal_clock_config,"ax",%progbits
 3509              		.align	1
 3510              		.global	timer_internal_clock_config
 3511              		.syntax unified
 3512              		.thumb
 3513              		.thumb_func
 3514              		.fpu softvfp
 3516              	timer_internal_clock_config:
 3517              	.LVL186:
 3518              	.LFB116:
1674:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** 
1675:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** /*!
1676:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \brief      configure TIMER internal clock mode
1677:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \param[in]  timer_periph: TIMERx(x=0,1,2,14)
1678:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \param[out] none
1679:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \retval     none
1680:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** */
1681:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** void timer_internal_clock_config(uint32_t timer_periph)
1682:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** {
 3519              		.loc 1 1682 1 is_stmt 1 view -0
 3520              		.cfi_startproc
 3521              		@ args = 0, pretend = 0, frame = 0
 3522              		@ frame_needed = 0, uses_anonymous_args = 0
 3523              		@ link register save eliminated.
1683:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     TIMER_SMCFG(timer_periph) &= (uint32_t)TIMER_SLAVE_MODE_DISABLE;
 3524              		.loc 1 1683 5 view .LVU959
 3525              		.loc 1 1683 31 is_stmt 0 view .LVU960
 3526 0000 8368     		ldr	r3, [r0, #8]
 3527 0002 0023     		movs	r3, #0
 3528 0004 8360     		str	r3, [r0, #8]
1684:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** }
 3529              		.loc 1 1684 1 view .LVU961
 3530 0006 7047     		bx	lr
 3531              		.cfi_endproc
 3532              	.LFE116:
 3534              		.section	.text.timer_internal_trigger_as_external_clock_config,"ax",%progbits
 3535              		.align	1
 3536              		.global	timer_internal_trigger_as_external_clock_config
 3537              		.syntax unified
 3538              		.thumb
 3539              		.thumb_func
 3540              		.fpu softvfp
 3542              	timer_internal_trigger_as_external_clock_config:
 3543              	.LVL187:
 3544              	.LFB117:
1685:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** 
1686:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** /*!
1687:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \brief      configure TIMER the internal trigger as external clock input
1688:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \param[in]  timer_periph: TIMERx(x=0,1,2,14)
ARM GAS  /tmp/ccP4G5CZ.s 			page 98


1689:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \param[in]  intrigger: 
1690:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****       \arg        TIMER_SMCFG_TRGSEL_ITI0: internal trigger 0
1691:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****       \arg        TIMER_SMCFG_TRGSEL_ITI1: internal trigger 1
1692:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****       \arg        TIMER_SMCFG_TRGSEL_ITI2: internal trigger 2
1693:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****       \arg        TIMER_SMCFG_TRGSEL_ITI3: internal trigger 3
1694:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \param[out] none
1695:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \retval     none
1696:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** */
1697:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** void timer_internal_trigger_as_external_clock_config(uint32_t timer_periph, uint32_t intrigger)
1698:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** {
 3545              		.loc 1 1698 1 is_stmt 1 view -0
 3546              		.cfi_startproc
 3547              		@ args = 0, pretend = 0, frame = 0
 3548              		@ frame_needed = 0, uses_anonymous_args = 0
1699:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     timer_input_trigger_source_select(timer_periph, intrigger);
 3549              		.loc 1 1699 5 view .LVU963
1698:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     timer_input_trigger_source_select(timer_periph, intrigger);
 3550              		.loc 1 1698 1 is_stmt 0 view .LVU964
 3551 0000 10B5     		push	{r4, lr}
 3552              	.LCFI12:
 3553              		.cfi_def_cfa_offset 8
 3554              		.cfi_offset 4, -8
 3555              		.cfi_offset 14, -4
 3556              		.loc 1 1699 5 view .LVU965
 3557 0002 FFF7FEFF 		bl	timer_input_trigger_source_select
 3558              	.LVL188:
1700:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     TIMER_SMCFG(timer_periph) &= ~(uint32_t)TIMER_SMCFG_SMC;    
 3559              		.loc 1 1700 5 is_stmt 1 view .LVU966
 3560              		.loc 1 1700 31 is_stmt 0 view .LVU967
 3561 0006 8368     		ldr	r3, [r0, #8]
 3562 0008 23F00703 		bic	r3, r3, #7
 3563 000c 8360     		str	r3, [r0, #8]
1701:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     TIMER_SMCFG(timer_periph) |= (uint32_t)TIMER_SLAVE_MODE_EXTERNAL0;
 3564              		.loc 1 1701 5 is_stmt 1 view .LVU968
 3565              		.loc 1 1701 31 is_stmt 0 view .LVU969
 3566 000e 8368     		ldr	r3, [r0, #8]
 3567 0010 43F00703 		orr	r3, r3, #7
 3568 0014 8360     		str	r3, [r0, #8]
1702:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** }
 3569              		.loc 1 1702 1 view .LVU970
 3570 0016 10BD     		pop	{r4, pc}
 3571              		.cfi_endproc
 3572              	.LFE117:
 3574              		.section	.text.timer_external_trigger_as_external_clock_config,"ax",%progbits
 3575              		.align	1
 3576              		.global	timer_external_trigger_as_external_clock_config
 3577              		.syntax unified
 3578              		.thumb
 3579              		.thumb_func
 3580              		.fpu softvfp
 3582              	timer_external_trigger_as_external_clock_config:
 3583              	.LVL189:
 3584              	.LFB118:
1703:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** 
1704:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** /*!
1705:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \brief      configure TIMER the external trigger as external clock input
1706:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \param[in]  timer_periph: TIMERx(x=0,1,2,14)
ARM GAS  /tmp/ccP4G5CZ.s 			page 99


1707:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \param[in]  extrigger: 
1708:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****       \arg        TIMER_SMCFG_TRGSEL_CI0F_ED: TI0 edge detector
1709:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****       \arg        TIMER_SMCFG_TRGSEL_CI0FE0: filtered TIMER input 0
1710:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****       \arg        TIMER_SMCFG_TRGSEL_CI1FE1: filtered TIMER input 1
1711:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \param[in]  expolarity: 
1712:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****       \arg        TIMER_IC_POLARITY_RISING: active low or falling edge active
1713:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****       \arg        TIMER_IC_POLARITY_FALLING: active high or rising edge active
1714:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \param[in]  extfilter: a value between 0 and 15
1715:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \param[out] none
1716:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \retval     none
1717:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** */
1718:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** void timer_external_trigger_as_external_clock_config(uint32_t timer_periph, uint32_t extrigger, uin
1719:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** {
 3585              		.loc 1 1719 1 is_stmt 1 view -0
 3586              		.cfi_startproc
 3587              		@ args = 0, pretend = 0, frame = 0
 3588              		@ frame_needed = 0, uses_anonymous_args = 0
1720:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     if(TIMER_SMCFG_TRGSEL_CI1FE1 == extrigger){
 3589              		.loc 1 1720 5 view .LVU972
 3590              		.loc 1 1720 7 is_stmt 0 view .LVU973
 3591 0000 6029     		cmp	r1, #96
1719:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     if(TIMER_SMCFG_TRGSEL_CI1FE1 == extrigger){
 3592              		.loc 1 1719 1 view .LVU974
 3593 0002 10B5     		push	{r4, lr}
 3594              	.LCFI13:
 3595              		.cfi_def_cfa_offset 8
 3596              		.cfi_offset 4, -8
 3597              		.cfi_offset 14, -4
1721:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         /* reset the CH1EN bit */
1722:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CHCTL2(timer_periph) &=(uint32_t)(~TIMER_CHCTL2_CH1EN);
 3598              		.loc 1 1722 36 view .LVU975
 3599 0004 046A     		ldr	r4, [r0, #32]
1720:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         /* reset the CH1EN bit */
 3600              		.loc 1 1720 7 view .LVU976
 3601 0006 29D1     		bne	.L216
 3602              		.loc 1 1722 9 is_stmt 1 view .LVU977
 3603              		.loc 1 1722 36 is_stmt 0 view .LVU978
 3604 0008 24F01004 		bic	r4, r4, #16
 3605 000c 0462     		str	r4, [r0, #32]
1723:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         /* reset the CH1NP bit */
1724:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CHCTL2(timer_periph) &=(uint32_t)(~(TIMER_CHCTL2_CH1P|TIMER_CHCTL2_CH1NP));
 3606              		.loc 1 1724 9 is_stmt 1 view .LVU979
 3607              		.loc 1 1724 36 is_stmt 0 view .LVU980
 3608 000e 046A     		ldr	r4, [r0, #32]
 3609 0010 24F0A004 		bic	r4, r4, #160
 3610 0014 0462     		str	r4, [r0, #32]
1725:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         /* set the CH1NP bit */
1726:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)expolarity << 4U);
 3611              		.loc 1 1726 9 is_stmt 1 view .LVU981
 3612              		.loc 1 1726 36 is_stmt 0 view .LVU982
 3613 0016 046A     		ldr	r4, [r0, #32]
 3614 0018 44EA0212 		orr	r2, r4, r2, lsl #4
 3615              	.LVL190:
 3616              		.loc 1 1726 36 view .LVU983
 3617 001c 0262     		str	r2, [r0, #32]
1727:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         /* reset the CH1MS bit */
1728:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CHCTL0(timer_periph) &=(uint32_t)(~TIMER_CHCTL0_CH1MS);
ARM GAS  /tmp/ccP4G5CZ.s 			page 100


 3618              		.loc 1 1728 9 is_stmt 1 view .LVU984
 3619              		.loc 1 1728 36 is_stmt 0 view .LVU985
 3620 001e 8269     		ldr	r2, [r0, #24]
 3621 0020 22F44072 		bic	r2, r2, #768
 3622 0024 8261     		str	r2, [r0, #24]
1729:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         /* set the CH1MS bit */
1730:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)TIMER_IC_SELECTION_DIRECTTI << 8U);
 3623              		.loc 1 1730 9 is_stmt 1 view .LVU986
 3624              		.loc 1 1730 36 is_stmt 0 view .LVU987
 3625 0026 8269     		ldr	r2, [r0, #24]
 3626 0028 42F48072 		orr	r2, r2, #256
 3627 002c 8261     		str	r2, [r0, #24]
1731:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         /* reset the CH1CAPFLT bit */
1732:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CHCTL0(timer_periph) &=(uint32_t)(~TIMER_CHCTL0_CH1CAPFLT);
 3628              		.loc 1 1732 9 is_stmt 1 view .LVU988
 3629              		.loc 1 1732 36 is_stmt 0 view .LVU989
 3630 002e 8269     		ldr	r2, [r0, #24]
 3631 0030 22F47042 		bic	r2, r2, #61440
 3632 0034 8261     		str	r2, [r0, #24]
1733:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         /* set the CH1CAPFLT bit */
1734:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)(extfilter << 8U);
 3633              		.loc 1 1734 9 is_stmt 1 view .LVU990
 3634              		.loc 1 1734 36 is_stmt 0 view .LVU991
 3635 0036 8269     		ldr	r2, [r0, #24]
 3636 0038 42EA0323 		orr	r3, r2, r3, lsl #8
 3637              	.LVL191:
 3638              		.loc 1 1734 36 view .LVU992
 3639 003c 8361     		str	r3, [r0, #24]
1735:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         /* set the CH1EN bit */
1736:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)TIMER_CHCTL2_CH1EN;
 3640              		.loc 1 1736 9 is_stmt 1 view .LVU993
 3641              		.loc 1 1736 36 is_stmt 0 view .LVU994
 3642 003e 036A     		ldr	r3, [r0, #32]
 3643 0040 43F01003 		orr	r3, r3, #16
 3644              	.L218:
1737:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     }else{
1738:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         /* reset the CH0EN bit */
1739:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CHCTL2(timer_periph) &=(uint32_t)(~TIMER_CHCTL2_CH0EN);
1740:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         /* reset the CH0P and CH0NP bits */
1741:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CHCTL2(timer_periph) &=(uint32_t)(~(TIMER_CHCTL2_CH0P|TIMER_CHCTL2_CH0NP));
1742:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         /* set the CH0P and CH0NP bits */
1743:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)expolarity;
1744:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         /* reset the CH0MS bit */
1745:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CHCTL0(timer_periph) &=(uint32_t)(~TIMER_CHCTL0_CH0MS);
1746:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         /* set the CH0MS bit */
1747:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)TIMER_IC_SELECTION_DIRECTTI;
1748:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         /* reset the CH0CAPFLT bit */
1749:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CHCTL0(timer_periph) &=(uint32_t)(~TIMER_CHCTL0_CH0CAPFLT);
1750:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         /* reset the CH0CAPFLT bit */
1751:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)extfilter;
1752:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         /* set the CH0EN bit */
1753:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)TIMER_CHCTL2_CH0EN;
 3645              		.loc 1 1753 36 view .LVU995
 3646 0044 0362     		str	r3, [r0, #32]
1754:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     }
1755:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     /* select TIMER input trigger source */
1756:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     timer_input_trigger_source_select(timer_periph, extrigger);
ARM GAS  /tmp/ccP4G5CZ.s 			page 101


 3647              		.loc 1 1756 5 is_stmt 1 view .LVU996
 3648 0046 FFF7FEFF 		bl	timer_input_trigger_source_select
 3649              	.LVL192:
1757:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     /* reset the SMC bit */
1758:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     TIMER_SMCFG(timer_periph) &=(uint32_t)(~TIMER_SMCFG_SMC);
 3650              		.loc 1 1758 5 view .LVU997
 3651              		.loc 1 1758 31 is_stmt 0 view .LVU998
 3652 004a 8368     		ldr	r3, [r0, #8]
 3653 004c 23F00703 		bic	r3, r3, #7
 3654 0050 8360     		str	r3, [r0, #8]
1759:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     /* set the SMC bit */
1760:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     TIMER_SMCFG(timer_periph) |= (uint32_t)TIMER_SLAVE_MODE_EXTERNAL0;
 3655              		.loc 1 1760 5 is_stmt 1 view .LVU999
 3656              		.loc 1 1760 31 is_stmt 0 view .LVU1000
 3657 0052 8368     		ldr	r3, [r0, #8]
 3658 0054 43F00703 		orr	r3, r3, #7
 3659 0058 8360     		str	r3, [r0, #8]
1761:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** }
 3660              		.loc 1 1761 1 view .LVU1001
 3661 005a 10BD     		pop	{r4, pc}
 3662              	.LVL193:
 3663              	.L216:
1739:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         /* reset the CH0P and CH0NP bits */
 3664              		.loc 1 1739 9 is_stmt 1 view .LVU1002
1739:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         /* reset the CH0P and CH0NP bits */
 3665              		.loc 1 1739 36 is_stmt 0 view .LVU1003
 3666 005c 24F00104 		bic	r4, r4, #1
 3667 0060 0462     		str	r4, [r0, #32]
1741:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         /* set the CH0P and CH0NP bits */
 3668              		.loc 1 1741 9 is_stmt 1 view .LVU1004
1741:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         /* set the CH0P and CH0NP bits */
 3669              		.loc 1 1741 36 is_stmt 0 view .LVU1005
 3670 0062 046A     		ldr	r4, [r0, #32]
 3671 0064 24F00A04 		bic	r4, r4, #10
 3672 0068 0462     		str	r4, [r0, #32]
1743:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         /* reset the CH0MS bit */
 3673              		.loc 1 1743 9 is_stmt 1 view .LVU1006
1743:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         /* reset the CH0MS bit */
 3674              		.loc 1 1743 36 is_stmt 0 view .LVU1007
 3675 006a 046A     		ldr	r4, [r0, #32]
 3676 006c 2243     		orrs	r2, r2, r4
 3677              	.LVL194:
1743:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         /* reset the CH0MS bit */
 3678              		.loc 1 1743 36 view .LVU1008
 3679 006e 0262     		str	r2, [r0, #32]
1745:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         /* set the CH0MS bit */
 3680              		.loc 1 1745 9 is_stmt 1 view .LVU1009
1745:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         /* set the CH0MS bit */
 3681              		.loc 1 1745 36 is_stmt 0 view .LVU1010
 3682 0070 8269     		ldr	r2, [r0, #24]
 3683 0072 22F00302 		bic	r2, r2, #3
 3684 0076 8261     		str	r2, [r0, #24]
1747:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         /* reset the CH0CAPFLT bit */
 3685              		.loc 1 1747 9 is_stmt 1 view .LVU1011
1747:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         /* reset the CH0CAPFLT bit */
 3686              		.loc 1 1747 36 is_stmt 0 view .LVU1012
 3687 0078 8269     		ldr	r2, [r0, #24]
ARM GAS  /tmp/ccP4G5CZ.s 			page 102


 3688 007a 42F00102 		orr	r2, r2, #1
 3689 007e 8261     		str	r2, [r0, #24]
1749:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         /* reset the CH0CAPFLT bit */
 3690              		.loc 1 1749 9 is_stmt 1 view .LVU1013
1749:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         /* reset the CH0CAPFLT bit */
 3691              		.loc 1 1749 36 is_stmt 0 view .LVU1014
 3692 0080 8269     		ldr	r2, [r0, #24]
 3693 0082 22F0F002 		bic	r2, r2, #240
 3694 0086 8261     		str	r2, [r0, #24]
1751:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         /* set the CH0EN bit */
 3695              		.loc 1 1751 9 is_stmt 1 view .LVU1015
1751:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         /* set the CH0EN bit */
 3696              		.loc 1 1751 36 is_stmt 0 view .LVU1016
 3697 0088 8269     		ldr	r2, [r0, #24]
 3698 008a 1343     		orrs	r3, r3, r2
 3699              	.LVL195:
1751:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         /* set the CH0EN bit */
 3700              		.loc 1 1751 36 view .LVU1017
 3701 008c 8361     		str	r3, [r0, #24]
1753:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     }
 3702              		.loc 1 1753 9 is_stmt 1 view .LVU1018
1753:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     }
 3703              		.loc 1 1753 36 is_stmt 0 view .LVU1019
 3704 008e 036A     		ldr	r3, [r0, #32]
 3705 0090 43F00103 		orr	r3, r3, #1
 3706 0094 D6E7     		b	.L218
 3707              		.cfi_endproc
 3708              	.LFE118:
 3710              		.section	.text.timer_external_clock_mode0_config,"ax",%progbits
 3711              		.align	1
 3712              		.global	timer_external_clock_mode0_config
 3713              		.syntax unified
 3714              		.thumb
 3715              		.thumb_func
 3716              		.fpu softvfp
 3718              	timer_external_clock_mode0_config:
 3719              	.LVL196:
 3720              	.LFB119:
1762:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** 
1763:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** /*!
1764:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \brief      configure TIMER the external clock mode0
1765:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \param[in]  timer_periph: TIMERx(x=0,1,2)
1766:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \param[in]  extprescaler: 
1767:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****       \arg        TIMER_EXT_TRI_PSC_OFF: no divided
1768:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****       \arg        TIMER_EXT_TRI_PSC_DIV2: divided by 2
1769:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****       \arg        TIMER_EXT_TRI_PSC_DIV4: divided by 4
1770:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****       \arg        TIMER_EXT_TRI_PSC_DIV8: divided by 8
1771:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \param[in]  expolarity: 
1772:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****       \arg        TIMER_ETP_FALLING: active low or falling edge active
1773:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****       \arg        TIMER_ETP_RISING: active high or rising edge active
1774:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \param[in]  extfilter: a value between 0 and 15
1775:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \param[out] none
1776:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \retval     none
1777:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** */
1778:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** void timer_external_clock_mode0_config(uint32_t timer_periph, uint32_t extprescaler, uint32_t expol
1779:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** {
 3721              		.loc 1 1779 1 is_stmt 1 view -0
ARM GAS  /tmp/ccP4G5CZ.s 			page 103


 3722              		.cfi_startproc
 3723              		@ args = 0, pretend = 0, frame = 0
 3724              		@ frame_needed = 0, uses_anonymous_args = 0
1780:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     /* configure TIMER external trigger input */
1781:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     timer_external_trigger_config(timer_periph, extprescaler, expolarity, extfilter);
 3725              		.loc 1 1781 5 view .LVU1021
1779:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     /* configure TIMER external trigger input */
 3726              		.loc 1 1779 1 is_stmt 0 view .LVU1022
 3727 0000 10B5     		push	{r4, lr}
 3728              	.LCFI14:
 3729              		.cfi_def_cfa_offset 8
 3730              		.cfi_offset 4, -8
 3731              		.cfi_offset 14, -4
 3732              		.loc 1 1781 5 view .LVU1023
 3733 0002 FFF7FEFF 		bl	timer_external_trigger_config
 3734              	.LVL197:
1782:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** 
1783:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     /* reset the SMC bit */
1784:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     TIMER_SMCFG(timer_periph) &=(uint32_t)(~TIMER_SMCFG_SMC);
 3735              		.loc 1 1784 5 is_stmt 1 view .LVU1024
 3736              		.loc 1 1784 31 is_stmt 0 view .LVU1025
 3737 0006 8368     		ldr	r3, [r0, #8]
 3738              	.LVL198:
 3739              		.loc 1 1784 31 view .LVU1026
 3740 0008 23F00703 		bic	r3, r3, #7
 3741 000c 8360     		str	r3, [r0, #8]
1785:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     /* set the SMC bit */
1786:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     TIMER_SMCFG(timer_periph) |= (uint32_t)TIMER_SLAVE_MODE_EXTERNAL0;
 3742              		.loc 1 1786 5 is_stmt 1 view .LVU1027
 3743              		.loc 1 1786 31 is_stmt 0 view .LVU1028
 3744 000e 8368     		ldr	r3, [r0, #8]
 3745 0010 43F00703 		orr	r3, r3, #7
 3746 0014 8360     		str	r3, [r0, #8]
1787:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** 
1788:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     /* reset the TRGS bit */
1789:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     TIMER_SMCFG(timer_periph) &=(uint32_t)(~TIMER_SMCFG_TRGS);
 3747              		.loc 1 1789 5 is_stmt 1 view .LVU1029
 3748              		.loc 1 1789 31 is_stmt 0 view .LVU1030
 3749 0016 8368     		ldr	r3, [r0, #8]
 3750 0018 23F07003 		bic	r3, r3, #112
 3751 001c 8360     		str	r3, [r0, #8]
1790:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     /* set the TRGS bit */
1791:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     TIMER_SMCFG(timer_periph) |= (uint32_t)TIMER_SMCFG_TRGSEL_ETIFP;
 3752              		.loc 1 1791 5 is_stmt 1 view .LVU1031
 3753              		.loc 1 1791 31 is_stmt 0 view .LVU1032
 3754 001e 8368     		ldr	r3, [r0, #8]
 3755 0020 43F07003 		orr	r3, r3, #112
 3756 0024 8360     		str	r3, [r0, #8]
1792:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** }
 3757              		.loc 1 1792 1 view .LVU1033
 3758 0026 10BD     		pop	{r4, pc}
 3759              		.cfi_endproc
 3760              	.LFE119:
 3762              		.section	.text.timer_external_clock_mode1_config,"ax",%progbits
 3763              		.align	1
 3764              		.global	timer_external_clock_mode1_config
 3765              		.syntax unified
ARM GAS  /tmp/ccP4G5CZ.s 			page 104


 3766              		.thumb
 3767              		.thumb_func
 3768              		.fpu softvfp
 3770              	timer_external_clock_mode1_config:
 3771              	.LVL199:
 3772              	.LFB120:
1793:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** 
1794:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** /*!
1795:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \brief      configure TIMER the external clock mode1
1796:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \param[in]  timer_periph: TIMERx(x=0,1,2)
1797:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \param[in]  extprescaler: 
1798:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****       \arg        TIMER_EXT_TRI_PSC_OFF: no divided
1799:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****       \arg        TIMER_EXT_TRI_PSC_DIV2: divided by 2
1800:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****       \arg        TIMER_EXT_TRI_PSC_DIV4: divided by 4
1801:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****       \arg        TIMER_EXT_TRI_PSC_DIV8: divided by 8
1802:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \param[in]  expolarity: 
1803:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****       \arg        TIMER_ETP_FALLING: active low or falling edge active
1804:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****       \arg        TIMER_ETP_RISING: active high or rising edge active
1805:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \param[in]  extfilter: a value between 0 and 15
1806:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \param[out] none
1807:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \retval     none
1808:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** */
1809:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** void timer_external_clock_mode1_config(uint32_t timer_periph, uint32_t extprescaler,
1810:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****                                        uint32_t expolarity, uint32_t extfilter)
1811:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** {
 3773              		.loc 1 1811 1 is_stmt 1 view -0
 3774              		.cfi_startproc
 3775              		@ args = 0, pretend = 0, frame = 0
 3776              		@ frame_needed = 0, uses_anonymous_args = 0
1812:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     /* configure TIMER external trigger input */
1813:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     timer_external_trigger_config(timer_periph, extprescaler, expolarity, extfilter);
 3777              		.loc 1 1813 5 view .LVU1035
1811:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     /* configure TIMER external trigger input */
 3778              		.loc 1 1811 1 is_stmt 0 view .LVU1036
 3779 0000 10B5     		push	{r4, lr}
 3780              	.LCFI15:
 3781              		.cfi_def_cfa_offset 8
 3782              		.cfi_offset 4, -8
 3783              		.cfi_offset 14, -4
 3784              		.loc 1 1813 5 view .LVU1037
 3785 0002 FFF7FEFF 		bl	timer_external_trigger_config
 3786              	.LVL200:
1814:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** 
1815:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     TIMER_SMCFG(timer_periph) |= (uint32_t)TIMER_SMCFG_SMC1;
 3787              		.loc 1 1815 5 is_stmt 1 view .LVU1038
 3788              		.loc 1 1815 31 is_stmt 0 view .LVU1039
 3789 0006 8368     		ldr	r3, [r0, #8]
 3790              	.LVL201:
 3791              		.loc 1 1815 31 view .LVU1040
 3792 0008 43F48043 		orr	r3, r3, #16384
 3793 000c 8360     		str	r3, [r0, #8]
1816:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** }
 3794              		.loc 1 1816 1 view .LVU1041
 3795 000e 10BD     		pop	{r4, pc}
 3796              		.cfi_endproc
 3797              	.LFE120:
 3799              		.section	.text.timer_external_clock_mode1_disable,"ax",%progbits
ARM GAS  /tmp/ccP4G5CZ.s 			page 105


 3800              		.align	1
 3801              		.global	timer_external_clock_mode1_disable
 3802              		.syntax unified
 3803              		.thumb
 3804              		.thumb_func
 3805              		.fpu softvfp
 3807              	timer_external_clock_mode1_disable:
 3808              	.LVL202:
 3809              	.LFB121:
1817:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** 
1818:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** /*!
1819:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \brief      disable TIMER the external clock mode1
1820:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4,7)
1821:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \param[out] none
1822:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \retval     none
1823:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** */
1824:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** void timer_external_clock_mode1_disable(uint32_t timer_periph)
1825:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** {
 3810              		.loc 1 1825 1 is_stmt 1 view -0
 3811              		.cfi_startproc
 3812              		@ args = 0, pretend = 0, frame = 0
 3813              		@ frame_needed = 0, uses_anonymous_args = 0
 3814              		@ link register save eliminated.
1826:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     TIMER_SMCFG(timer_periph) &= ~(uint32_t)TIMER_SMCFG_SMC1;
 3815              		.loc 1 1826 5 view .LVU1043
 3816              		.loc 1 1826 31 is_stmt 0 view .LVU1044
 3817 0000 8368     		ldr	r3, [r0, #8]
 3818 0002 23F48043 		bic	r3, r3, #16384
 3819 0006 8360     		str	r3, [r0, #8]
1827:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** }
 3820              		.loc 1 1827 1 view .LVU1045
 3821 0008 7047     		bx	lr
 3822              		.cfi_endproc
 3823              	.LFE121:
 3825              		.section	.text.timer_channel_remap_config,"ax",%progbits
 3826              		.align	1
 3827              		.global	timer_channel_remap_config
 3828              		.syntax unified
 3829              		.thumb
 3830              		.thumb_func
 3831              		.fpu softvfp
 3833              	timer_channel_remap_config:
 3834              	.LVL203:
 3835              	.LFB122:
1828:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** 
1829:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** /*!
1830:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \brief      configure TIMER13 channel0 remap function
1831:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \param[in]  timer_periph: TIMERx(x=13)
1832:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \param[in]  channel: 
1833:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****       \arg        TIMER_CH_0: TIMER channel0(TIMERx(x=13))
1834:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \param[in]  remap: 
1835:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****       \arg        TIMER_IRMP_CI0_RMP_GPIO: channel 0 input is connected to GPIO
1836:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****       \arg        TIMER_IRMP_CI0_RTCCLK: channel 0 input is connected to the RTCCLK
1837:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****       \arg        TIMER_IRMP_CI0_HXTALDIV32: channel 0 input is connected to HXTAL/32 clock
1838:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****       \arg        TIMER_IRMP_CI0_CKOUTSEL: channel 0 input is connected to CKOUTSEL
1839:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \param[out] none
1840:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     \retval     none
ARM GAS  /tmp/ccP4G5CZ.s 			page 106


1841:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** */
1842:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** void timer_channel_remap_config(uint32_t timer_periph, uint16_t channel, uint32_t remap)
1843:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** {
 3836              		.loc 1 1843 1 is_stmt 1 view -0
 3837              		.cfi_startproc
 3838              		@ args = 0, pretend = 0, frame = 0
 3839              		@ frame_needed = 0, uses_anonymous_args = 0
 3840              		@ link register save eliminated.
1844:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     if(TIMER_CH_0 == channel){
 3841              		.loc 1 1844 5 view .LVU1047
 3842              		.loc 1 1844 7 is_stmt 0 view .LVU1048
 3843 0000 01B9     		cbnz	r1, .L222
1845:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****         TIMER_IRMP(timer_periph) = (uint32_t)remap;
 3844              		.loc 1 1845 9 is_stmt 1 view .LVU1049
 3845              		.loc 1 1845 34 is_stmt 0 view .LVU1050
 3846 0002 0265     		str	r2, [r0, #80]
 3847              	.L222:
1846:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c ****     }
1847:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_timer.c **** }
 3848              		.loc 1 1847 1 view .LVU1051
 3849 0004 7047     		bx	lr
 3850              		.cfi_endproc
 3851              	.LFE122:
 3853              		.text
 3854              	.Letext0:
 3855              		.file 2 "/usr/lib/gcc/arm-none-eabi/10.3.1/include/stdint.h"
 3856              		.file 3 "Drivers/CMSIS/Include/gd32f1x0.h"
 3857              		.file 4 "Drivers/GD32F1x0_standard_peripheral/Include/gd32f1x0_rcu.h"
 3858              		.file 5 "Drivers/GD32F1x0_standard_peripheral/Include/gd32f1x0_timer.h"
ARM GAS  /tmp/ccP4G5CZ.s 			page 107


DEFINED SYMBOLS
                            *ABS*:0000000000000000 gd32f1x0_timer.c
     /tmp/ccP4G5CZ.s:16     .text.timer_deinit:0000000000000000 $t
     /tmp/ccP4G5CZ.s:24     .text.timer_deinit:0000000000000000 timer_deinit
     /tmp/ccP4G5CZ.s:171    .text.timer_deinit:00000000000000b8 $d
     /tmp/ccP4G5CZ.s:178    .text.timer_init:0000000000000000 $t
     /tmp/ccP4G5CZ.s:185    .text.timer_init:0000000000000000 timer_init
     /tmp/ccP4G5CZ.s:293    .text.timer_init:000000000000006c $d
     /tmp/ccP4G5CZ.s:299    .text.timer_enable:0000000000000000 $t
     /tmp/ccP4G5CZ.s:306    .text.timer_enable:0000000000000000 timer_enable
     /tmp/ccP4G5CZ.s:325    .text.timer_disable:0000000000000000 $t
     /tmp/ccP4G5CZ.s:332    .text.timer_disable:0000000000000000 timer_disable
     /tmp/ccP4G5CZ.s:351    .text.timer_auto_reload_shadow_enable:0000000000000000 $t
     /tmp/ccP4G5CZ.s:358    .text.timer_auto_reload_shadow_enable:0000000000000000 timer_auto_reload_shadow_enable
     /tmp/ccP4G5CZ.s:377    .text.timer_auto_reload_shadow_disable:0000000000000000 $t
     /tmp/ccP4G5CZ.s:384    .text.timer_auto_reload_shadow_disable:0000000000000000 timer_auto_reload_shadow_disable
     /tmp/ccP4G5CZ.s:403    .text.timer_update_event_enable:0000000000000000 $t
     /tmp/ccP4G5CZ.s:410    .text.timer_update_event_enable:0000000000000000 timer_update_event_enable
     /tmp/ccP4G5CZ.s:429    .text.timer_update_event_disable:0000000000000000 $t
     /tmp/ccP4G5CZ.s:436    .text.timer_update_event_disable:0000000000000000 timer_update_event_disable
     /tmp/ccP4G5CZ.s:455    .text.timer_counter_alignment:0000000000000000 $t
     /tmp/ccP4G5CZ.s:462    .text.timer_counter_alignment:0000000000000000 timer_counter_alignment
     /tmp/ccP4G5CZ.s:488    .text.timer_counter_up_direction:0000000000000000 $t
     /tmp/ccP4G5CZ.s:495    .text.timer_counter_up_direction:0000000000000000 timer_counter_up_direction
     /tmp/ccP4G5CZ.s:518    .text.timer_counter_down_direction:0000000000000000 $t
     /tmp/ccP4G5CZ.s:525    .text.timer_counter_down_direction:0000000000000000 timer_counter_down_direction
     /tmp/ccP4G5CZ.s:549    .text.timer_prescaler_config:0000000000000000 $t
     /tmp/ccP4G5CZ.s:556    .text.timer_prescaler_config:0000000000000000 timer_prescaler_config
     /tmp/ccP4G5CZ.s:582    .text.timer_repetition_value_config:0000000000000000 $t
     /tmp/ccP4G5CZ.s:589    .text.timer_repetition_value_config:0000000000000000 timer_repetition_value_config
     /tmp/ccP4G5CZ.s:606    .text.timer_autoreload_value_config:0000000000000000 $t
     /tmp/ccP4G5CZ.s:613    .text.timer_autoreload_value_config:0000000000000000 timer_autoreload_value_config
     /tmp/ccP4G5CZ.s:630    .text.timer_counter_value_config:0000000000000000 $t
     /tmp/ccP4G5CZ.s:637    .text.timer_counter_value_config:0000000000000000 timer_counter_value_config
     /tmp/ccP4G5CZ.s:654    .text.timer_counter_read:0000000000000000 $t
     /tmp/ccP4G5CZ.s:661    .text.timer_counter_read:0000000000000000 timer_counter_read
     /tmp/ccP4G5CZ.s:681    .text.timer_prescaler_read:0000000000000000 $t
     /tmp/ccP4G5CZ.s:688    .text.timer_prescaler_read:0000000000000000 timer_prescaler_read
     /tmp/ccP4G5CZ.s:710    .text.timer_single_pulse_mode_config:0000000000000000 $t
     /tmp/ccP4G5CZ.s:717    .text.timer_single_pulse_mode_config:0000000000000000 timer_single_pulse_mode_config
     /tmp/ccP4G5CZ.s:753    .text.timer_update_source_config:0000000000000000 $t
     /tmp/ccP4G5CZ.s:760    .text.timer_update_source_config:0000000000000000 timer_update_source_config
     /tmp/ccP4G5CZ.s:796    .text.timer_interrupt_enable:0000000000000000 $t
     /tmp/ccP4G5CZ.s:803    .text.timer_interrupt_enable:0000000000000000 timer_interrupt_enable
     /tmp/ccP4G5CZ.s:822    .text.timer_interrupt_disable:0000000000000000 $t
     /tmp/ccP4G5CZ.s:829    .text.timer_interrupt_disable:0000000000000000 timer_interrupt_disable
     /tmp/ccP4G5CZ.s:848    .text.timer_interrupt_flag_get:0000000000000000 $t
     /tmp/ccP4G5CZ.s:855    .text.timer_interrupt_flag_get:0000000000000000 timer_interrupt_flag_get
     /tmp/ccP4G5CZ.s:893    .text.timer_interrupt_flag_clear:0000000000000000 $t
     /tmp/ccP4G5CZ.s:900    .text.timer_interrupt_flag_clear:0000000000000000 timer_interrupt_flag_clear
     /tmp/ccP4G5CZ.s:919    .text.timer_flag_get:0000000000000000 $t
     /tmp/ccP4G5CZ.s:926    .text.timer_flag_get:0000000000000000 timer_flag_get
     /tmp/ccP4G5CZ.s:951    .text.timer_flag_clear:0000000000000000 $t
     /tmp/ccP4G5CZ.s:958    .text.timer_flag_clear:0000000000000000 timer_flag_clear
     /tmp/ccP4G5CZ.s:969    .text.timer_dma_enable:0000000000000000 $t
     /tmp/ccP4G5CZ.s:976    .text.timer_dma_enable:0000000000000000 timer_dma_enable
     /tmp/ccP4G5CZ.s:997    .text.timer_dma_disable:0000000000000000 $t
ARM GAS  /tmp/ccP4G5CZ.s 			page 108


     /tmp/ccP4G5CZ.s:1004   .text.timer_dma_disable:0000000000000000 timer_dma_disable
     /tmp/ccP4G5CZ.s:1023   .text.timer_channel_dma_request_source_select:0000000000000000 $t
     /tmp/ccP4G5CZ.s:1030   .text.timer_channel_dma_request_source_select:0000000000000000 timer_channel_dma_request_source_select
     /tmp/ccP4G5CZ.s:1066   .text.timer_dma_transfer_config:0000000000000000 $t
     /tmp/ccP4G5CZ.s:1073   .text.timer_dma_transfer_config:0000000000000000 timer_dma_transfer_config
     /tmp/ccP4G5CZ.s:1102   .text.timer_event_software_generate:0000000000000000 $t
     /tmp/ccP4G5CZ.s:1109   .text.timer_event_software_generate:0000000000000000 timer_event_software_generate
     /tmp/ccP4G5CZ.s:1130   .text.timer_break_config:0000000000000000 $t
     /tmp/ccP4G5CZ.s:1137   .text.timer_break_config:0000000000000000 timer_break_config
     /tmp/ccP4G5CZ.s:1169   .text.timer_break_enable:0000000000000000 $t
     /tmp/ccP4G5CZ.s:1176   .text.timer_break_enable:0000000000000000 timer_break_enable
     /tmp/ccP4G5CZ.s:1195   .text.timer_break_disable:0000000000000000 $t
     /tmp/ccP4G5CZ.s:1202   .text.timer_break_disable:0000000000000000 timer_break_disable
     /tmp/ccP4G5CZ.s:1221   .text.timer_automatic_output_enable:0000000000000000 $t
     /tmp/ccP4G5CZ.s:1228   .text.timer_automatic_output_enable:0000000000000000 timer_automatic_output_enable
     /tmp/ccP4G5CZ.s:1247   .text.timer_automatic_output_disable:0000000000000000 $t
     /tmp/ccP4G5CZ.s:1254   .text.timer_automatic_output_disable:0000000000000000 timer_automatic_output_disable
     /tmp/ccP4G5CZ.s:1265   .text.timer_primary_output_config:0000000000000000 $t
     /tmp/ccP4G5CZ.s:1272   .text.timer_primary_output_config:0000000000000000 timer_primary_output_config
     /tmp/ccP4G5CZ.s:1302   .text.timer_channel_control_shadow_config:0000000000000000 $t
     /tmp/ccP4G5CZ.s:1309   .text.timer_channel_control_shadow_config:0000000000000000 timer_channel_control_shadow_config
     /tmp/ccP4G5CZ.s:1339   .text.timer_channel_control_shadow_update_config:0000000000000000 $t
     /tmp/ccP4G5CZ.s:1346   .text.timer_channel_control_shadow_update_config:0000000000000000 timer_channel_control_shadow_update_config
     /tmp/ccP4G5CZ.s:1382   .text.timer_channel_output_config:0000000000000000 $t
     /tmp/ccP4G5CZ.s:1389   .text.timer_channel_output_config:0000000000000000 timer_channel_output_config
     /tmp/ccP4G5CZ.s:1402   .text.timer_channel_output_config:000000000000000a $d
     /tmp/ccP4G5CZ.s:1406   .text.timer_channel_output_config:0000000000000012 $t
     /tmp/ccP4G5CZ.s:1738   .text.timer_channel_output_config:00000000000001d8 $d
     /tmp/ccP4G5CZ.s:1744   .text.timer_channel_output_mode_config:0000000000000000 $t
     /tmp/ccP4G5CZ.s:1751   .text.timer_channel_output_mode_config:0000000000000000 timer_channel_output_mode_config
     /tmp/ccP4G5CZ.s:1764   .text.timer_channel_output_mode_config:0000000000000008 $d
     /tmp/ccP4G5CZ.s:1768   .text.timer_channel_output_mode_config:000000000000000c $t
     /tmp/ccP4G5CZ.s:1836   .text.timer_channel_output_pulse_value_config:0000000000000000 $t
     /tmp/ccP4G5CZ.s:1843   .text.timer_channel_output_pulse_value_config:0000000000000000 timer_channel_output_pulse_value_config
     /tmp/ccP4G5CZ.s:1856   .text.timer_channel_output_pulse_value_config:0000000000000008 $d
     /tmp/ccP4G5CZ.s:1860   .text.timer_channel_output_pulse_value_config:000000000000000c $t
     /tmp/ccP4G5CZ.s:1891   .text.timer_channel_output_shadow_config:0000000000000000 $t
     /tmp/ccP4G5CZ.s:1898   .text.timer_channel_output_shadow_config:0000000000000000 timer_channel_output_shadow_config
     /tmp/ccP4G5CZ.s:1911   .text.timer_channel_output_shadow_config:0000000000000008 $d
     /tmp/ccP4G5CZ.s:1915   .text.timer_channel_output_shadow_config:000000000000000c $t
     /tmp/ccP4G5CZ.s:1983   .text.timer_channel_output_fast_config:0000000000000000 $t
     /tmp/ccP4G5CZ.s:1990   .text.timer_channel_output_fast_config:0000000000000000 timer_channel_output_fast_config
     /tmp/ccP4G5CZ.s:2003   .text.timer_channel_output_fast_config:0000000000000008 $d
     /tmp/ccP4G5CZ.s:2007   .text.timer_channel_output_fast_config:000000000000000c $t
     /tmp/ccP4G5CZ.s:2075   .text.timer_channel_output_clear_config:0000000000000000 $t
     /tmp/ccP4G5CZ.s:2082   .text.timer_channel_output_clear_config:0000000000000000 timer_channel_output_clear_config
     /tmp/ccP4G5CZ.s:2095   .text.timer_channel_output_clear_config:0000000000000008 $d
     /tmp/ccP4G5CZ.s:2099   .text.timer_channel_output_clear_config:000000000000000c $t
     /tmp/ccP4G5CZ.s:2167   .text.timer_channel_output_polarity_config:0000000000000000 $t
     /tmp/ccP4G5CZ.s:2174   .text.timer_channel_output_polarity_config:0000000000000000 timer_channel_output_polarity_config
     /tmp/ccP4G5CZ.s:2187   .text.timer_channel_output_polarity_config:0000000000000008 $d
     /tmp/ccP4G5CZ.s:2191   .text.timer_channel_output_polarity_config:000000000000000c $t
     /tmp/ccP4G5CZ.s:2256   .text.timer_channel_complementary_output_polarity_config:0000000000000000 $t
     /tmp/ccP4G5CZ.s:2263   .text.timer_channel_complementary_output_polarity_config:0000000000000000 timer_channel_complementary_output_polarity_config
     /tmp/ccP4G5CZ.s:2326   .text.timer_ocpre_clear_source_config:0000000000000000 $t
     /tmp/ccP4G5CZ.s:2333   .text.timer_ocpre_clear_source_config:0000000000000000 timer_ocpre_clear_source_config
     /tmp/ccP4G5CZ.s:2370   .text.timer_channel_output_state_config:0000000000000000 $t
ARM GAS  /tmp/ccP4G5CZ.s 			page 109


     /tmp/ccP4G5CZ.s:2377   .text.timer_channel_output_state_config:0000000000000000 timer_channel_output_state_config
     /tmp/ccP4G5CZ.s:2390   .text.timer_channel_output_state_config:0000000000000008 $d
     /tmp/ccP4G5CZ.s:2394   .text.timer_channel_output_state_config:000000000000000c $t
     /tmp/ccP4G5CZ.s:2459   .text.timer_channel_complementary_output_state_config:0000000000000000 $t
     /tmp/ccP4G5CZ.s:2466   .text.timer_channel_complementary_output_state_config:0000000000000000 timer_channel_complementary_output_state_config
     /tmp/ccP4G5CZ.s:2529   .text.timer_channel_input_capture_prescaler_config:0000000000000000 $t
     /tmp/ccP4G5CZ.s:2536   .text.timer_channel_input_capture_prescaler_config:0000000000000000 timer_channel_input_capture_prescaler_config
     /tmp/ccP4G5CZ.s:2549   .text.timer_channel_input_capture_prescaler_config:0000000000000008 $d
     /tmp/ccP4G5CZ.s:2553   .text.timer_channel_input_capture_prescaler_config:000000000000000c $t
     /tmp/ccP4G5CZ.s:2621   .text.timer_input_capture_config:0000000000000000 $t
     /tmp/ccP4G5CZ.s:2628   .text.timer_input_capture_config:0000000000000000 timer_input_capture_config
     /tmp/ccP4G5CZ.s:2647   .text.timer_input_capture_config:000000000000000a $d
     /tmp/ccP4G5CZ.s:2651   .text.timer_input_capture_config:000000000000000e $t
     /tmp/ccP4G5CZ.s:2874   .text.timer_channel_capture_value_register_read:0000000000000000 $t
     /tmp/ccP4G5CZ.s:2881   .text.timer_channel_capture_value_register_read:0000000000000000 timer_channel_capture_value_register_read
     /tmp/ccP4G5CZ.s:2895   .text.timer_channel_capture_value_register_read:0000000000000008 $d
     /tmp/ccP4G5CZ.s:2899   .text.timer_channel_capture_value_register_read:000000000000000c $t
     /tmp/ccP4G5CZ.s:2943   .text.timer_input_pwm_capture_config:0000000000000000 $t
     /tmp/ccP4G5CZ.s:2950   .text.timer_input_pwm_capture_config:0000000000000000 timer_input_pwm_capture_config
     /tmp/ccP4G5CZ.s:3213   .text.timer_hall_mode_config:0000000000000000 $t
     /tmp/ccP4G5CZ.s:3220   .text.timer_hall_mode_config:0000000000000000 timer_hall_mode_config
     /tmp/ccP4G5CZ.s:3256   .text.timer_input_trigger_source_select:0000000000000000 $t
     /tmp/ccP4G5CZ.s:3263   .text.timer_input_trigger_source_select:0000000000000000 timer_input_trigger_source_select
     /tmp/ccP4G5CZ.s:3287   .text.timer_master_output_trigger_source_select:0000000000000000 $t
     /tmp/ccP4G5CZ.s:3294   .text.timer_master_output_trigger_source_select:0000000000000000 timer_master_output_trigger_source_select
     /tmp/ccP4G5CZ.s:3318   .text.timer_slave_mode_select:0000000000000000 $t
     /tmp/ccP4G5CZ.s:3325   .text.timer_slave_mode_select:0000000000000000 timer_slave_mode_select
     /tmp/ccP4G5CZ.s:3349   .text.timer_master_slave_mode_config:0000000000000000 $t
     /tmp/ccP4G5CZ.s:3356   .text.timer_master_slave_mode_config:0000000000000000 timer_master_slave_mode_config
     /tmp/ccP4G5CZ.s:3392   .text.timer_external_trigger_config:0000000000000000 $t
     /tmp/ccP4G5CZ.s:3399   .text.timer_external_trigger_config:0000000000000000 timer_external_trigger_config
     /tmp/ccP4G5CZ.s:3439   .text.timer_quadrature_decoder_mode_config:0000000000000000 $t
     /tmp/ccP4G5CZ.s:3446   .text.timer_quadrature_decoder_mode_config:0000000000000000 timer_quadrature_decoder_mode_config
     /tmp/ccP4G5CZ.s:3509   .text.timer_internal_clock_config:0000000000000000 $t
     /tmp/ccP4G5CZ.s:3516   .text.timer_internal_clock_config:0000000000000000 timer_internal_clock_config
     /tmp/ccP4G5CZ.s:3535   .text.timer_internal_trigger_as_external_clock_config:0000000000000000 $t
     /tmp/ccP4G5CZ.s:3542   .text.timer_internal_trigger_as_external_clock_config:0000000000000000 timer_internal_trigger_as_external_clock_config
     /tmp/ccP4G5CZ.s:3575   .text.timer_external_trigger_as_external_clock_config:0000000000000000 $t
     /tmp/ccP4G5CZ.s:3582   .text.timer_external_trigger_as_external_clock_config:0000000000000000 timer_external_trigger_as_external_clock_config
     /tmp/ccP4G5CZ.s:3711   .text.timer_external_clock_mode0_config:0000000000000000 $t
     /tmp/ccP4G5CZ.s:3718   .text.timer_external_clock_mode0_config:0000000000000000 timer_external_clock_mode0_config
     /tmp/ccP4G5CZ.s:3763   .text.timer_external_clock_mode1_config:0000000000000000 $t
     /tmp/ccP4G5CZ.s:3770   .text.timer_external_clock_mode1_config:0000000000000000 timer_external_clock_mode1_config
     /tmp/ccP4G5CZ.s:3800   .text.timer_external_clock_mode1_disable:0000000000000000 $t
     /tmp/ccP4G5CZ.s:3807   .text.timer_external_clock_mode1_disable:0000000000000000 timer_external_clock_mode1_disable
     /tmp/ccP4G5CZ.s:3826   .text.timer_channel_remap_config:0000000000000000 $t
     /tmp/ccP4G5CZ.s:3833   .text.timer_channel_remap_config:0000000000000000 timer_channel_remap_config

UNDEFINED SYMBOLS
rcu_periph_reset_enable
rcu_periph_reset_disable
