

================================================================
== Vitis HLS Report for 'operator_1_Pipeline_VITIS_LOOP_34_1'
================================================================
* Date:           Tue Feb  8 11:02:41 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        ban
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        7|        7|  70.000 ns|  70.000 ns|    7|    7|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_34_1  |        5|        5|         4|          1|          1|     3|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      19|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       0|      14|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      36|    -|
|Register         |        -|     -|     301|      32|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     301|     101|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------+---------------+---------+----+---+----+-----+
    |      Instance      |     Module    | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------+---------------+---------+----+---+----+-----+
    |mux_32_32_1_1_U774  |mux_32_32_1_1  |        0|   0|  0|  14|    0|
    +--------------------+---------------+---------+----+---+----+-----+
    |Total               |               |        0|   0|  0|  14|    0|
    +--------------------+---------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln34_fu_151_p2   |         +|   0|  0|   9|           2|           1|
    |icmp_ln34_fu_145_p2  |      icmp|   0|  0|   8|           2|           2|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  19|           5|           5|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i       |   9|          2|    2|          4|
    |i_6_fu_50                |   9|          2|    2|          4|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|    6|         12|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |eps_1_2_fu_58                     |  32|   0|   32|          0|
    |eps_1_3_fu_62                     |  32|   0|   32|          0|
    |eps_1_4_fu_66                     |  32|   0|   32|          0|
    |eps_1_5_fu_70                     |  32|   0|   32|          0|
    |eps_1_6_fu_74                     |  32|   0|   32|          0|
    |eps_1_fu_54                       |  32|   0|   32|          0|
    |i_6_fu_50                         |   2|   0|    2|          0|
    |i_reg_271                         |   2|   0|    2|          0|
    |icmp_ln34_reg_275                 |   1|   0|    1|          0|
    |icmp_ln34_reg_275_pp0_iter1_reg   |   1|   0|    1|          0|
    |tmp_29_reg_279                    |  32|   0|   32|          0|
    |i_reg_271                         |  64|  32|    2|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 301|  32|  239|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |             Source Object            |    C Type    |
+-----------------------+-----+-----+------------+--------------------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  operator/.1_Pipeline_VITIS_LOOP_34_1|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  operator/.1_Pipeline_VITIS_LOOP_34_1|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  operator/.1_Pipeline_VITIS_LOOP_34_1|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  operator/.1_Pipeline_VITIS_LOOP_34_1|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  operator/.1_Pipeline_VITIS_LOOP_34_1|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  operator/.1_Pipeline_VITIS_LOOP_34_1|  return value|
|grp_fu_1024_p_din0     |  out|   32|  ap_ctrl_hs|  operator/.1_Pipeline_VITIS_LOOP_34_1|  return value|
|grp_fu_1024_p_din1     |  out|   32|  ap_ctrl_hs|  operator/.1_Pipeline_VITIS_LOOP_34_1|  return value|
|grp_fu_1024_p_dout0    |   in|   32|  ap_ctrl_hs|  operator/.1_Pipeline_VITIS_LOOP_34_1|  return value|
|grp_fu_1024_p_ce       |  out|    1|  ap_ctrl_hs|  operator/.1_Pipeline_VITIS_LOOP_34_1|  return value|
|b_norm_1_02_reload     |   in|   32|     ap_none|                    b_norm_1_02_reload|        scalar|
|b_norm_2_03_reload     |   in|   32|     ap_none|                    b_norm_2_03_reload|        scalar|
|eps_2_0_out            |  out|   32|      ap_vld|                           eps_2_0_out|       pointer|
|eps_2_0_out_ap_vld     |  out|    1|      ap_vld|                           eps_2_0_out|       pointer|
|eps_1_0_out            |  out|   32|      ap_vld|                           eps_1_0_out|       pointer|
|eps_1_0_out_ap_vld     |  out|    1|      ap_vld|                           eps_1_0_out|       pointer|
|eps_0_0_out            |  out|   32|      ap_vld|                           eps_0_0_out|       pointer|
|eps_0_0_out_ap_vld     |  out|    1|      ap_vld|                           eps_0_0_out|       pointer|
|eps_load_2_out         |  out|   32|      ap_vld|                        eps_load_2_out|       pointer|
|eps_load_2_out_ap_vld  |  out|    1|      ap_vld|                        eps_load_2_out|       pointer|
|eps_load_1_out         |  out|   32|      ap_vld|                        eps_load_1_out|       pointer|
|eps_load_1_out_ap_vld  |  out|    1|      ap_vld|                        eps_load_1_out|       pointer|
|eps_load_out           |  out|   32|      ap_vld|                          eps_load_out|       pointer|
|eps_load_out_ap_vld    |  out|    1|      ap_vld|                          eps_load_out|       pointer|
+-----------------------+-----+-----+------------+--------------------------------------+--------------+

