Time resolution is 1 ps
$finish called at time : 25 ns : File "D:/verilog/JK_Flipflop/JK_Flipflop.srcs/sim_1/new/jkff_tb.v" Line 51
