
---------- Begin Simulation Statistics ----------
final_tick                               173412613000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 130377                       # Simulator instruction rate (inst/s)
host_mem_usage                                 668196                       # Number of bytes of host memory used
host_op_rate                                   130382                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   767.01                       # Real time elapsed on the host
host_tick_rate                              226090290                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     100003810                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.173413                       # Number of seconds simulated
sim_ticks                                173412613000                       # Number of ticks simulated
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     100003810                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.468252                       # CPI: cycles per instruction
system.cpu.discardedOps                         21246                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                       237640765                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.288330                       # IPC: instructions per cycle
system.cpu.numCycles                        346825226                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                37724344     37.72%     37.72% # Class of committed instruction
system.cpu.op_class_0::IntMult                     33      0.00%     37.72% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     37.72% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     37.72% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     37.72% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     37.72% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     37.72% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     37.72% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     37.72% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     37.72% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     37.72% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     37.72% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     37.72% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     37.72% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     37.72% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     37.72% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     37.72% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     37.72% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     37.72% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     37.72% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     37.72% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     37.72% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     37.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     37.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     37.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 2      0.00%     37.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     37.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     37.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               16      0.00%     37.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     37.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     37.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     37.72% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     37.72% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     37.72% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     37.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     37.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     37.72% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     37.72% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     37.72% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     37.72% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     37.72% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     37.72% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     37.72% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     37.72% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     37.72% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     37.72% # Class of committed instruction
system.cpu.op_class_0::MemRead               49084969     49.08%     86.81% # Class of committed instruction
system.cpu.op_class_0::MemWrite              13194446     13.19%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100003810                       # Class of committed instruction
system.cpu.tickCycles                       109184461                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    19                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1431171                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2928340                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           66                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1495820                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          461                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2993122                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            462                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                  610048                       # Number of BP lookups
system.cpu.branchPred.condPredicted            608062                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect               886                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               606251                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                  604971                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.788866                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                     582                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  4                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             288                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                151                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              137                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          111                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     58066218                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         58066218                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     58066246                       # number of overall hits
system.cpu.dcache.overall_hits::total        58066246                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      2992958                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        2992958                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      2992970                       # number of overall misses
system.cpu.dcache.overall_misses::total       2992970                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 238802070500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 238802070500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 238802070500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 238802070500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     61059176                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     61059176                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     61059216                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     61059216                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.049017                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.049017                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.049017                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.049017                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 79787.979150                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 79787.979150                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 79787.659248                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 79787.659248                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1495393                       # number of writebacks
system.cpu.dcache.writebacks::total           1495393                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      1496384                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1496384                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      1496384                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1496384                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      1496574                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1496574                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      1496583                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1496583                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 122098122000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 122098122000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 122098851000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 122098851000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.024510                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.024510                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.024510                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.024510                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 81585.088342                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 81585.088342                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 81585.084823                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 81585.084823                       # average overall mshr miss latency
system.cpu.dcache.replacements                1495561                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     47888038                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        47888038                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          193                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           193                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     14774500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     14774500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     47888231                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     47888231                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000004                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 76551.813472                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 76551.813472                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           16                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          177                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          177                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     13320500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     13320500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 75257.062147                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 75257.062147                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10178180                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10178180                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      2992765                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      2992765                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 238787296000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 238787296000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     13170945                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     13170945                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.227225                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.227225                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 79788.187846                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 79788.187846                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data      1496368                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      1496368                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      1496397                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1496397                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data 122084801500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 122084801500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.113613                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.113613                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 81585.836847                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 81585.836847                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           28                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            28                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           12                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           12                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           40                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           40                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.300000                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.300000                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            9                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            9                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       729000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       729000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.225000                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.225000                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        81000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        81000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           12                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           12                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       144000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       144000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        72000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        72000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       142000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       142000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.142857                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.142857                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        71000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        71000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           14                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           14                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 173412613000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1023.420478                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            59562857                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1496585                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             39.799181                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            249500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1023.420478                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999434                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999434                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           86                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          775                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          160                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         123615073                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        123615073                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 173412613000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 173412613000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 173412613000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            37325887                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           49342761                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          13239901                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst      7873219                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          7873219                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      7873219                       # number of overall hits
system.cpu.icache.overall_hits::total         7873219                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          718                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            718                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          718                       # number of overall misses
system.cpu.icache.overall_misses::total           718                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     49709000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     49709000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     49709000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     49709000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      7873937                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      7873937                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      7873937                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      7873937                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000091                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000091                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000091                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000091                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 69232.590529                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 69232.590529                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 69232.590529                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 69232.590529                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          258                       # number of writebacks
system.cpu.icache.writebacks::total               258                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          718                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          718                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          718                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          718                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     48991000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     48991000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     48991000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     48991000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000091                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000091                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000091                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000091                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 68232.590529                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 68232.590529                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 68232.590529                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 68232.590529                       # average overall mshr miss latency
system.cpu.icache.replacements                    258                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      7873219                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         7873219                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          718                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           718                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     49709000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     49709000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      7873937                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      7873937                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000091                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000091                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 69232.590529                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 69232.590529                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          718                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          718                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     48991000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     48991000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000091                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000091                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 68232.590529                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 68232.590529                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 173412613000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           459.928483                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             7873937                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               718                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          10966.486072                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   459.928483                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.898298                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.898298                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          460                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          460                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.898438                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          15748592                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         15748592                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 173412613000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 173412613000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 173412613000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 173412613000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                  100003810                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                  104                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   14                       # number of demand (read+write) hits
system.l2.demand_hits::total                      118                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 104                       # number of overall hits
system.l2.overall_hits::.cpu.data                  14                       # number of overall hits
system.l2.overall_hits::total                     118                       # number of overall hits
system.l2.demand_misses::.cpu.inst                614                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data            1496571                       # number of demand (read+write) misses
system.l2.demand_misses::total                1497185                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               614                       # number of overall misses
system.l2.overall_misses::.cpu.data           1496571                       # number of overall misses
system.l2.overall_misses::total               1497185                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     46779000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data 119853947500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     119900726500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     46779000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data 119853947500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    119900726500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              718                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          1496585                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1497303                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             718                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         1496585                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1497303                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.855153                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.999991                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.999921                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.855153                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.999991                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.999921                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 76187.296417                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 80085.707594                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 80084.108844                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 76187.296417                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 80085.707594                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 80084.108844                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             1430877                       # number of writebacks
system.l2.writebacks::total                   1430877                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data              14                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  16                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data             14                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 16                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           612                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data       1496557                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1497169                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          612                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data      1496557                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1497169                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     40537500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data 104887408000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 104927945500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     40537500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data 104887408000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 104927945500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.852368                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.999981                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.999911                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.852368                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.999981                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.999911                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 66237.745098                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 70085.808960                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 70084.235981                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 66237.745098                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 70085.808960                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 70084.235981                       # average overall mshr miss latency
system.l2.replacements                        1431633                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1495393                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1495393                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1495393                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1495393                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          238                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              238                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          238                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          238                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                 1                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     1                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data         1496396                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1496396                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data 119840193500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  119840193500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data       1496397                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1496397                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999999                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999999                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 80085.882013                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 80085.882013                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data      1496396                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1496396                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data 104876233500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 104876233500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999999                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999999                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 70085.882013                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 70085.882013                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            104                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                104                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          614                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              614                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     46779000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     46779000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          718                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            718                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.855153                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.855153                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 76187.296417                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 76187.296417                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          612                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          612                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     40537500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     40537500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.852368                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.852368                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 66237.745098                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 66237.745098                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            13                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                13                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          175                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             175                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     13754000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     13754000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          188                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           188                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.930851                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.930851                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 78594.285714                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 78594.285714                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data           14                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           14                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          161                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          161                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     11174500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     11174500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.856383                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.856383                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 69406.832298                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 69406.832298                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 173412613000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 64184.065573                       # Cycle average of tags in use
system.l2.tags.total_refs                     2993040                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1497169                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.999133                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst        23.463215                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     64160.602359                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.000358                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.979013                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.979371                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         65536                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           86                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          777                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         7749                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        56924                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  25441617                       # Number of tag accesses
system.l2.tags.data_accesses                 25441617                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 173412613000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples   1430877.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       612.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   1496557.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000075612500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        89426                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        89426                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             4378239                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1344515                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1497169                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1430877                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1497169                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1430877                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.83                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1497169                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1430877                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1497023                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     135                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  89427                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  89427                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  89426                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  89426                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  89426                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  89426                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  89426                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  89426                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  89447                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  89426                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  89426                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  89426                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  89426                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  89426                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  89426                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  89426                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        89426                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.741965                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.003508                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    220.171428                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095        89425    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::65536-69631            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         89426                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        89426                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.000470                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.000443                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.030645                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            89405     99.98%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               21      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         89426                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                95818816                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             91576128                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    552.55                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    528.08                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  173412574000                       # Total gap between requests
system.mem_ctrls.avgGap                      59224.68                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        39168                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     95779648                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     91574912                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 225865.923604991753                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 552322269.660973310471                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 528075267.512404084206                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          612                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data      1496557                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks      1430877                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     15489250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data  43278296000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 4109071973500                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     25309.23                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     28918.58                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   2871715.72                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        39168                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     95779648                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      95818816                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        39168                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        39168                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     91576128                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     91576128                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          612                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data      1496557                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total        1497169                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks      1430877                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total       1430877                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       225866                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    552322270                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        552548136                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       225866                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       225866                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    528082280                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       528082280                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    528082280                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       225866                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    552322270                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      1080630415                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts              1497169                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts             1430858                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        93638                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        93529                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        93483                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        93552                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        93585                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        93539                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        93482                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        93566                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        93594                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        93643                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        93576                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        93575                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        93639                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        93589                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        93571                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        93608                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        89472                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        89398                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        89349                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        89384                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        89366                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        89358                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        89346                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        89409                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        89472                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        89472                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        89472                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        89472                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        89472                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        89472                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        89472                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        89472                       # Per bank write bursts
system.mem_ctrls.dram.totQLat             15221866500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            7485845000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        43293785250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                10167.10                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           28917.10                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits             1372310                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits            1329293                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            91.66                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           92.90                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       226423                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   827.626169                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   737.841752                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   290.158610                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         4343      1.92%      1.92% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         6913      3.05%      4.97% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         7475      3.30%      8.27% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511        23219     10.25%     18.53% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639        14445      6.38%     24.91% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767        16509      7.29%     32.20% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         5078      2.24%     34.44% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023         5656      2.50%     36.94% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151       142785     63.06%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       226423                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              95818816                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           91574912                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              552.548136                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              528.075268                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    8.44                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                4.32                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               4.13                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               92.27                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 173412613000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       808276560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       429605385                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy     5343390360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy    3732728040                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 13688647440.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  41124055620                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  31959660000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   97086363405                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   559.857566                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  81905337750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   5790460000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  85716815250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       808390800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       429669900                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy     5346396300                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy    3736350720                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 13688647440.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  41139053460                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  31947030240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   97095538860                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   559.910477                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  81870711500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   5790460000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  85751441500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 173412613000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                773                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1430877                       # Transaction distribution
system.membus.trans_dist::CleanEvict              294                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1496396                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1496396                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           773                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port      4425509                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                4425509                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port    187394944                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total               187394944                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1497169                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1497169    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1497169                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 173412613000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy          9245819000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               5.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy         7890648250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.6                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp               906                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2926270                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          258                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             924                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1496397                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1496397                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           718                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          188                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1694                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      4488731                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               4490425                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        62464                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    191486592                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              191549056                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                         1431633                       # Total snoops (count)
system.tol2bus.snoopTraffic                  91576128                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2928936                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000181                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.013476                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2928407     99.98%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    528      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2928936                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 173412613000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         2992212000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1077998                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2244884486                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
