// Seed: 3746202785
module module_0 (
    input wor id_0,
    output tri1 id_1,
    input tri id_2,
    output tri id_3,
    output supply1 id_4,
    input supply0 id_5,
    input supply1 id_6,
    output wand id_7,
    input wand id_8,
    input supply1 id_9,
    input wand id_10
);
  assign id_7 = id_8 + id_5;
endmodule
module module_1 (
    input  wor  id_0,
    input  wor  id_1,
    output tri0 id_2
    , id_5,
    input  wand id_3
);
  wire id_6;
  assign id_6 = (id_6 - ((1))) - 1 & id_6 - id_5;
  initial begin
    id_2 = (1) ==? id_3;
  end
  module_0(
      id_3, id_2, id_0, id_2, id_2, id_3, id_3, id_2, id_3, id_1, id_3
  );
  wire id_7;
endmodule
