
                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

         Version J-2014.09-SP5-2 for RHEL64 -- Jul 11, 2015
               Copyright (c) 1988-2015 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
##############################################
# Setup: fill out the following parameters: name of clock signal, clock period (ns),
# reset signal name (if used), name of top-level module, name of source file
set CLK_NAME "clk";
clk
set CLK_PERIOD 1.79000000000000000000;
1.79000000000000000000
set RST_NAME "reset";
reset
set TOP_MOD_NAME "mvm_16_16_20_0";
mvm_16_16_20_0
set SRC_FILE "testq.sv";
testq.sv
###############################################
source setupdc.tcl
NangateOpenCellLibrary_typical.db dw_foundation.sldb
file mkdir work_synth
define_design_lib WORK -path work_synth
1
analyze $SRC_FILE -format sverilog
Running PRESTO HDLC
Searching for ./testq.sv
Compiling source file ./testq.sv
Presto compilation completed successfully.
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/dw_foundation.sldb'
1
elaborate -work WORK $TOP_MOD_NAME
Loading db file '/usr/local/synopsys/syn/libraries/syn/gtech.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'mvm_16_16_20_0'.
Information: Building the design 'multipath' instantiated from design 'mvm_16_16_20_0' with
	the parameters "16,16,20,0". (HDL-193)

Inferred memory devices in process
	in routine multipath_k16_p16_b20_g0 line 281 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_rd_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      done_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      delay_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'multipath_k16_p16_b20_g0' with
	the parameters "4,15". (HDL-193)

Inferred memory devices in process
	in routine increaser_b4_TOP15 line 65 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'singlepath' instantiated from design 'multipath_k16_p16_b20_g0' with
	the parameters "1,16,20,0|((E%)(E%)(E%)(E%)(E%)(E%)(X%)(E%)(E%)(E%))". (HDL-193)

Statistics for case statements in always block at line 173 in file
	'./testq.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           189            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col16_b20_g0 line 173 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     acc_aux_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      y_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      ready_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      state_reg      | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|      a_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      a_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col16_b20_g0' with
	the parameters "20,16". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col16_b20_g0' with
	the parameters "40,1". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'mac' instantiated from design 'singlepath_n_row1_n_col16_b20_g0' with
	the parameters "20,0". (HDL-193)
Warning:  ./testq.sv:21: signed to unsigned assignment occurs. (VER-318)
Warning:  ./testq.sv:27: unsigned to signed assignment occurs. (VER-318)
Warning:  ./testq.sv:34: signed to unsigned assignment occurs. (VER-318)

Inferred memory devices in process
	in routine mac_b20_g0 line 29 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     add_out_reg     | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b20_SIZE16' with
	the parameters "20,16,4". (HDL-193)

Inferred memory devices in process
	in routine memory_b20_SIZE16_LOGSIZE4 line 99 in file
		'./testq.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b20_SIZE16_LOGSIZE4 line 99 in file
		'./testq.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  20   | N  |
=================================================
Statistics for MUX_OPs
=========================================================================
|        block name/line         | Inputs | Outputs | # sel inputs | MB |
=========================================================================
| memory_b20_SIZE16_LOGSIZE4/105 |   16   |   20    |      4       | N  |
=========================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b40_SIZE1' with
	the parameters "40,1,1". (HDL-193)

Inferred memory devices in process
	in routine memory_b40_SIZE1_LOGSIZE1 line 99 in file
		'./testq.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b40_SIZE1_LOGSIZE1 line 99 in file
		'./testq.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  40   | N  |
=================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b40_SIZE1' with
	the parameters "1,0". (HDL-193)

Inferred memory devices in process
	in routine increaser_b1_TOP0 line 65 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
###### CLOCKS AND PORTS #######
set CLK_PORT [get_ports $CLK_NAME]
{clk}
set TMP1 [remove_from_collection [all_inputs] $CLK_PORT]
{reset loadMatrix loadVector start data_in[19] data_in[18] data_in[17] data_in[16] data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
set INPUTS [remove_from_collection $TMP1 $RST_NAME]
{loadMatrix loadVector start data_in[19] data_in[18] data_in[17] data_in[16] data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
create_clock -period $CLK_PERIOD [get_ports clk]
1
#set_input_delay 1 -max -clock clk $INPUTS
#set_output_delay 1 -max -clock clk [all_outputs]
# rule of thumb: 20% of clock period
###### OPTIMIZATION #######
set_max_area 0 
1
###### RUN #####
compile
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | J-2014.09-DWBB_201409.5.2 |   *     |
| Licensed DW Building Blocks        | J-2014.09-DWBB_201409.5.2 |   *     |
============================================================================


Information: There are 846 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'mac_b20_g0_0'
  Processing 'increaser_b1_TOP0_0'
  Processing 'memory_b40_SIZE1_LOGSIZE1_0'
  Processing 'seqMemory_b40_SIZE1_0'
  Processing 'increaser_b4_TOP15_0'
  Processing 'memory_b20_SIZE16_LOGSIZE4_0'
  Processing 'seqMemory_b20_SIZE16_0'
  Processing 'singlepath_n_row1_n_col16_b20_g0_0'
Information: The register 'state_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[5]' is a constant and will be removed. (OPT-1206)
  Processing 'multipath_k16_p16_b20_g0'
  Processing 'mvm_16_16_20_0'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'mac_b20_g0_1_DW01_add_0'
  Processing 'mac_b20_g0_2_DW01_add_0'
  Processing 'mac_b20_g0_3_DW01_add_0'
  Processing 'mac_b20_g0_4_DW01_add_0'
  Processing 'mac_b20_g0_5_DW01_add_0'
  Processing 'mac_b20_g0_6_DW01_add_0'
  Processing 'mac_b20_g0_7_DW01_add_0'
  Processing 'mac_b20_g0_8_DW01_add_0'
  Processing 'mac_b20_g0_9_DW01_add_0'
  Processing 'mac_b20_g0_10_DW01_add_0'
  Processing 'mac_b20_g0_11_DW01_add_0'
  Processing 'mac_b20_g0_12_DW01_add_0'
  Processing 'mac_b20_g0_13_DW01_add_0'
  Processing 'mac_b20_g0_14_DW01_add_0'
  Processing 'mac_b20_g0_15_DW01_add_0'
  Processing 'mac_b20_g0_0_DW01_add_0'
  Mapping 'mac_b20_g0_1_DW_mult_tc_0'
  Mapping 'mac_b20_g0_2_DW_mult_tc_0'
  Mapping 'mac_b20_g0_3_DW_mult_tc_0'
  Mapping 'mac_b20_g0_4_DW_mult_tc_0'
  Mapping 'mac_b20_g0_5_DW_mult_tc_0'
  Mapping 'mac_b20_g0_6_DW_mult_tc_0'
  Mapping 'mac_b20_g0_7_DW_mult_tc_0'
  Mapping 'mac_b20_g0_8_DW_mult_tc_0'
  Mapping 'mac_b20_g0_9_DW_mult_tc_0'
  Mapping 'mac_b20_g0_10_DW_mult_tc_0'
  Mapping 'mac_b20_g0_11_DW_mult_tc_0'
  Mapping 'mac_b20_g0_12_DW_mult_tc_0'
  Mapping 'mac_b20_g0_13_DW_mult_tc_0'
  Mapping 'mac_b20_g0_14_DW_mult_tc_0'
  Mapping 'mac_b20_g0_15_DW_mult_tc_0'
  Mapping 'mac_b20_g0_0_DW_mult_tc_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 1)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:37  197096.4      1.61    1457.7   24450.8                          
    0:00:37  197096.4      1.61    1457.7   24450.8                          
    0:00:37  197141.1      1.61    1457.7   24450.8                          
    0:00:37  197185.8      1.61    1457.7   24450.8                          
    0:00:37  197230.5      1.61    1457.7   24450.8                          
    0:00:37  197275.2      1.61    1457.7   24450.8                          
    0:00:38  197312.1      1.61    1457.7   24448.4                          
    0:00:38  197833.5      1.61    1339.3   14473.6                          
    0:00:39  198342.6      1.61    1213.3    4441.0                          
    0:01:09  172467.0      0.70     201.6      16.0 path/genblk1[15].path/path/*cell*88920/U2/ZN
    0:01:10  172288.2      0.28     188.0      16.0 path/genblk1[15].path/path/*cell*88920/U15/ZN
    0:01:10  172187.4      0.24     185.6      16.0 path/genblk1[15].path/path/*cell*88920/*cell*89056/ZN
    0:01:10  172080.2      0.24     183.9      16.0 path/genblk1[15].path/path/*cell*88920/U169/ZN
    0:01:10  172007.3      0.24     182.4      16.0 path/genblk1[15].path/path/*cell*88920/*cell*89073/ZN
    0:01:10  171944.8      0.24     181.8      16.0 path/genblk1[15].path/path/*cell*88920/U355/ZN
    0:01:10  171897.4      0.24     181.8      16.0 path/genblk1[15].path/path/*cell*88920/*cell*89226/ZN
    0:01:10  171863.7      0.24     181.8      16.0 path/genblk1[15].path/path/*cell*88920/*cell*89246/ZN
    0:01:10  171839.2      0.24     181.8      16.0 path/genblk1[15].path/path/*cell*88920/*cell*89089/ZN
    0:01:10  171827.5      0.24     181.8      16.0 path/genblk1[15].path/path/*cell*88920/*cell*89200/ZN
    0:01:10  171816.8      0.24     181.8      16.0 path/genblk1[15].path/path/*cell*88920/*cell*89228/ZN
    0:01:10  171784.1      0.24     181.8      16.0 path/genblk1[15].path/path/*cell*88920/U364/ZN
    0:01:11  171768.4      0.24     181.8      16.0 path/genblk1[15].path/path/*cell*88920/U394/ZN
    0:01:11  171877.8      0.38     183.4      16.0 path/genblk1[14].path/path/*cell*89386/*cell*89456/ZN
    0:01:11  171770.6      0.27     179.2      16.0 path/genblk1[14].path/path/*cell*89386/U24/ZN
    0:01:11  171666.6      0.24     177.1      16.0 path/genblk1[14].path/path/*cell*89386/*cell*89578/ZN
    0:01:11  171572.1      0.24     175.3      16.0 path/genblk1[14].path/path/*cell*89386/*cell*89610/ZN
    0:01:11  171524.5      0.24     174.6      16.0 path/genblk1[14].path/path/*cell*89386/*cell*89685/ZN
    0:01:12  171483.5      0.24     174.5      16.0 path/genblk1[14].path/path/*cell*89386/U189/ZN
    0:01:12  171449.0      0.24     174.4      16.0 path/genblk1[14].path/path/*cell*89386/*cell*89672/ZN
    0:01:12  171425.3      0.24     174.4      16.0 path/genblk1[14].path/path/*cell*89386/*cell*89618/ZN
    0:01:12  171397.1      0.24     174.4      16.0 path/genblk1[14].path/path/*cell*89386/U321/ZN
    0:01:12  171375.6      0.24     174.4      16.0 path/genblk1[14].path/path/*cell*89386/*cell*89754/ZN
    0:01:12  171343.6      0.24     174.4      16.0 path/genblk1[14].path/path/*cell*89386/*cell*89759/ZN
    0:01:12  171316.2      0.24     174.4      16.0 path/genblk1[14].path/path/*cell*89386/*cell*89835/ZN
    0:01:12  171308.3      0.24     174.4      16.0 path/genblk1[14].path/path/*cell*89386/*cell*89767/ZN
    0:01:12  171387.5      0.46     179.0      16.0 path/genblk1[13].path/path/*cell*89853/U384/ZN
    0:01:12  171265.7      0.26     171.5      16.0 path/genblk1[13].path/path/*cell*89853/U51/ZN
    0:01:13  171161.4      0.24     169.5      16.0 path/genblk1[13].path/path/*cell*89853/*cell*89977/ZN
    0:01:13  171083.2      0.24     167.6      16.0 path/genblk1[13].path/path/*cell*89853/*cell*89865/ZN
    0:01:13  171021.8      0.24     166.8      16.0 path/genblk1[13].path/path/*cell*89853/U232/ZN
    0:01:13  170979.7      0.24     166.7      16.0 path/genblk1[13].path/path/*cell*89853/U383/ZN
    0:01:13  170934.3      0.24     166.7      16.0 path/genblk1[13].path/path/*cell*89853/U302/ZN
    0:01:13  170903.7      0.24     166.7      16.0 path/genblk1[13].path/path/*cell*89853/*cell*90132/ZN
    0:01:13  170871.7      0.24     166.7      16.0 path/genblk1[13].path/path/*cell*89853/*cell*90025/ZN
    0:01:13  170850.2      0.24     166.7      16.0 path/genblk1[13].path/path/*cell*89853/U6/ZN
    0:01:13  170832.1      0.24     166.7      16.0 path/genblk1[13].path/path/*cell*89853/*cell*90263/ZN
    0:01:13  170828.9      0.24     166.7      16.0 path/genblk1[13].path/path/*cell*89853/*cell*90276/ZN
    0:01:14  170928.7      0.39     168.7      16.0 path/genblk1[12].path/path/*cell*90291/U367/ZN
    0:01:14  170832.1      0.27     164.5      16.0 path/genblk1[12].path/path/*cell*90291/*cell*90415/ZN
    0:01:14  170727.8      0.24     163.0      16.0 path/genblk1[12].path/path/*cell*90291/U206/ZN
    0:01:14  170622.8      0.24     161.1      16.0 path/genblk1[12].path/path/*cell*90291/*cell*90444/ZN
    0:01:14  170552.0      0.24     159.8      16.0 path/genblk1[12].path/path/*cell*90291/*cell*90582/ZN
    0:01:14  170500.4      0.24     159.5      16.0 path/genblk1[12].path/path/*cell*90291/*cell*90524/ZN
    0:01:14  170478.6      0.24     159.5      16.0 path/genblk1[12].path/path/*cell*90291/*cell*90443/ZN
    0:01:14  170450.4      0.24     159.4      16.0 path/genblk1[12].path/path/*cell*90291/U271/ZN
    0:01:14  170437.4      0.24     159.4      16.0 path/genblk1[12].path/path/*cell*90291/*cell*90647/ZN
    0:01:14  170416.6      0.24     159.2      16.0 path/genblk1[12].path/path/*cell*90291/*cell*90708/ZN
    0:01:14  170396.4      0.24     159.2      16.0 path/genblk1[12].path/path/*cell*90291/*cell*90726/ZN
    0:01:15  170376.5      0.24     159.2      16.0 path/genblk1[12].path/path/*cell*90291/*cell*90732/ZN
    0:01:15  170565.8      0.74     171.8      16.0 path/genblk1[11].path/path/*cell*90753/U7/Z
    0:01:15  170376.7      0.32     159.1      16.0 path/genblk1[11].path/path/*cell*90753/*cell*90773/ZN
    0:01:15  170263.9      0.24     156.1      16.0 path/genblk1[11].path/path/*cell*90753/*cell*90907/ZN
    0:01:15  170151.4      0.24     154.4      16.0 path/genblk1[11].path/path/*cell*90753/U154/ZN
    0:01:16  170081.2      0.24     152.8      16.0 path/genblk1[11].path/path/*cell*90753/*cell*90997/ZN
    0:01:16  170038.6      0.24     152.3      16.0 path/genblk1[11].path/path/*cell*90753/U308/ZN
    0:01:16  170016.0      0.24     152.3      16.0 path/genblk1[11].path/path/*cell*90753/*cell*90960/ZN
    0:01:16  169994.2      0.24     152.2      16.0 path/genblk1[11].path/path/*cell*90753/*cell*91075/ZN
    0:01:16  169960.2      0.24     152.2      16.0 path/genblk1[11].path/path/*cell*90753/U309/ZN
    0:01:16  169929.8      0.24     152.2      16.0 path/genblk1[11].path/path/*cell*90753/*cell*90952/ZN
    0:01:16  169901.6      0.24     152.2      16.0 path/genblk1[11].path/path/*cell*90753/*cell*91027/ZN
    0:01:16  169887.5      0.24     152.2      16.0 path/genblk1[11].path/path/*cell*90753/*cell*91177/ZN
    0:01:16  169878.0      0.24     152.2      16.0 path/genblk1[11].path/path/*cell*90753/*cell*91180/ZN
    0:01:16  169973.2      0.32     151.7      16.0 path/genblk1[10].path/path/*cell*91201/*cell*91287/ZN
    0:01:17  169884.1      0.26     149.5      16.0 path/genblk1[10].path/path/*cell*91201/U12/ZN
    0:01:17  169764.7      0.24     147.5      16.0 path/genblk1[10].path/path/*cell*91201/U254/ZN
    0:01:17  169666.2      0.24     145.1      16.0 path/genblk1[10].path/path/*cell*91201/U255/ZN
    0:01:17  169628.7      0.24     144.7      16.0 path/genblk1[10].path/path/*cell*91201/*cell*91426/ZN
    0:01:17  169595.7      0.24     144.6      16.0 path/genblk1[10].path/path/*cell*91201/U318/ZN
    0:01:17  169557.4      0.24     144.4      16.0 path/genblk1[10].path/path/*cell*91201/*cell*91439/ZN
    0:01:17  169542.5      0.24     144.3      16.0 path/genblk1[10].path/path/*cell*91201/*cell*91460/ZN
    0:01:17  169509.8      0.24     144.3      16.0 path/genblk1[10].path/path/*cell*91201/*cell*91506/ZN
    0:01:17  169477.9      0.24     144.3      16.0 path/genblk1[10].path/path/*cell*91201/*cell*91596/ZN
    0:01:17  169449.7      0.24     144.3      16.0 path/genblk1[10].path/path/*cell*91201/*cell*91470/ZN
    0:01:17  169433.8      0.24     144.3      16.0 path/genblk1[10].path/path/*cell*91201/*cell*91637/ZN
    0:01:18  169655.3      0.58     154.8      16.0 path/genblk1[9].path/path/*cell*91652/U78/Z
    0:01:18  169475.8      0.33     143.7      16.0 path/genblk1[9].path/path/*cell*91652/U121/ZN
    0:01:18  169368.3      0.24     141.2      16.0 path/genblk1[9].path/path/*cell*91652/*cell*91793/ZN
    0:01:18  169263.8      0.24     139.1      16.0 path/genblk1[9].path/path/*cell*91652/U248/ZN
    0:01:18  169192.8      0.24     137.2      16.0 path/genblk1[9].path/path/*cell*91652/*cell*91814/ZN
    0:01:18  169144.9      0.24     136.9      16.0 path/genblk1[9].path/path/*cell*91652/*cell*91952/ZN
    0:01:19  169099.7      0.24     136.6      16.0 path/genblk1[9].path/path/*cell*91652/*cell*91932/ZN
    0:01:19  169067.7      0.24     136.6      16.0 path/genblk1[9].path/path/*cell*91652/U278/ZN
    0:01:19  169032.1      0.24     136.5      16.0 path/genblk1[9].path/path/*cell*91652/U191/ZN
    0:01:19  169018.3      0.24     136.4      16.0 path/genblk1[9].path/path/*cell*91652/*cell*91931/ZN
    0:01:19  168993.5      0.24     136.4      16.0 path/genblk1[9].path/path/*cell*91652/*cell*91831/ZN
    0:01:19  168969.3      0.24     136.4      16.0 path/genblk1[9].path/path/*cell*91652/*cell*92092/ZN
    0:01:19  168964.5      0.24     136.4      16.0 path/genblk1[9].path/path/*cell*91652/U400/ZN
    0:01:19  169027.0      0.46     141.4      16.0 path/genblk1[8].path/path/*cell*92117/U391/ZN
    0:01:19  168921.2      0.24     132.9      16.0 path/genblk1[8].path/path/*cell*92117/*cell*92234/ZN
    0:01:20  168806.8      0.24     131.3      16.0 path/genblk1[8].path/path/*cell*92117/*cell*92302/ZN
    0:01:20  168726.7      0.24     130.0      16.0 path/genblk1[8].path/path/*cell*92117/*cell*92227/ZN
    0:01:20  168659.7      0.24     129.2      16.0 path/genblk1[8].path/path/*cell*92117/*cell*92330/ZN
    0:01:20  168617.9      0.24     129.2      16.0 path/genblk1[8].path/path/*cell*92117/*cell*92412/ZN
    0:01:20  168569.3      0.24     129.2      16.0 path/genblk1[8].path/path/*cell*92117/*cell*92437/ZN
    0:01:20  168555.2      0.24     129.2      16.0 path/genblk1[8].path/path/*cell*92117/*cell*92143/ZN
    0:01:20  168531.2      0.24     129.2      16.0 path/genblk1[8].path/path/*cell*92117/U184/ZN
    0:01:20  168519.2      0.24     129.2      16.0 path/genblk1[8].path/path/*cell*92117/*cell*92461/ZN
    0:01:20  168493.7      0.24     129.2      16.0 path/genblk1[8].path/path/*cell*92117/*cell*92539/ZN
    0:01:20  168471.9      0.24     129.1      16.0 path/genblk1[8].path/path/*cell*92117/*cell*92452/ZN
    0:01:20  168460.5      0.24     129.1      16.0 path/genblk1[8].path/path/*cell*92117/*cell*92200/ZN
    0:01:21  168541.3      0.36     130.5      16.0 path/genblk1[7].path/path/*cell*92574/*cell*92586/ZN
    0:01:21  168466.3      0.28     128.2      16.0 path/genblk1[7].path/path/*cell*92574/*cell*92709/ZN
    0:01:21  168329.9      0.24     126.1      16.0 path/genblk1[7].path/path/*cell*92574/*cell*92777/ZN
    0:01:21  168264.7      0.24     125.0      16.0 path/genblk1[7].path/path/*cell*92574/*cell*92803/ZN
    0:01:21  168212.3      0.24     124.4      16.0 path/genblk1[7].path/path/*cell*92574/*cell*92809/ZN
    0:01:21  168172.6      0.24     123.3      16.0 path/genblk1[7].path/path/*cell*92574/*cell*92718/ZN
    0:01:21  168143.7      0.24     123.3      16.0 path/genblk1[7].path/path/*cell*92574/*cell*92905/ZN
    0:01:21  168103.8      0.24     123.1      16.0 path/genblk1[7].path/path/*cell*92574/*cell*92660/ZN
    0:01:22  168073.4      0.24     123.1      16.0 path/genblk1[7].path/path/*cell*92574/*cell*92600/ZN
    0:01:22  168057.2      0.24     123.0      16.0 path/genblk1[7].path/path/*cell*92574/*cell*92755/ZN
    0:01:22  168041.0      0.24     123.0      16.0 path/genblk1[7].path/path/*cell*92574/*cell*92980/ZN
    0:01:22  168015.7      0.24     122.5      16.0 path/genblk1[7].path/path/*cell*92574/*cell*93004/ZN
    0:01:22  168009.6      0.24     122.5      16.0 path/genblk1[7].path/path/*cell*92574/U397/ZN
    0:01:22  168106.4      0.40     124.1      16.0 path/genblk1[6].path/path/*cell*93028/*cell*93115/ZN
    0:01:22  168022.4      0.28     121.0      16.0 path/genblk1[6].path/path/*cell*93028/U149/ZN
    0:01:23  167927.9      0.24     119.4      16.0 path/genblk1[6].path/path/*cell*93028/U222/ZN
    0:01:23  167789.3      0.24     117.2      16.0 path/genblk1[6].path/path/*cell*93028/U240/ZN
    0:01:23  167720.4      0.24     116.3      16.0 path/genblk1[6].path/path/*cell*93028/*cell*93301/ZN
    0:01:23  167678.7      0.24     116.1      16.0 path/genblk1[6].path/path/*cell*93028/*cell*93292/ZN
    0:01:23  167662.2      0.24     116.0      16.0 path/genblk1[6].path/path/*cell*93028/*cell*93375/ZN
    0:01:23  167635.1      0.24     116.0      16.0 path/genblk1[6].path/path/*cell*93028/*cell*93139/ZN
    0:01:23  167602.9      0.24     116.0      16.0 path/genblk1[6].path/path/*cell*93028/*cell*93314/ZN
    0:01:23  167581.1      0.24     115.9      16.0 path/genblk1[6].path/path/*cell*93028/*cell*93155/ZN
    0:01:23  167555.3      0.24     115.9      16.0 path/genblk1[6].path/path/*cell*93028/*cell*93431/ZN
    0:01:23  167536.9      0.24     115.9      16.0 path/genblk1[6].path/path/*cell*93028/*cell*93206/ZN
    0:01:23  167527.6      0.24     115.9      16.0 path/genblk1[6].path/path/*cell*93028/*cell*93496/ZN
    0:01:24  167638.8      0.32     115.8      16.0 path/genblk1[5].path/path/*cell*93502/*cell*93597/ZN
    0:01:24  167542.0      0.27     113.8      16.0 path/genblk1[5].path/path/*cell*93502/U222/ZN
    0:01:24  167421.7      0.24     111.7      16.0 path/genblk1[5].path/path/*cell*93502/U200/ZN
    0:01:24  167342.2      0.24     110.2      16.0 path/genblk1[5].path/path/*cell*93502/*cell*93613/ZN
    0:01:24  167284.2      0.24     108.9      16.0 path/genblk1[5].path/path/*cell*93502/*cell*93725/ZN
    0:01:24  167229.9      0.24     108.5      16.0 path/genblk1[5].path/path/*cell*93502/*cell*93775/ZN
    0:01:25  167202.8      0.24     108.1      16.0 path/genblk1[5].path/path/*cell*93502/*cell*93736/ZN
    0:01:25  167182.9      0.24     108.1      16.0 path/genblk1[5].path/path/*cell*93502/*cell*93777/ZN
    0:01:25  167165.3      0.24     108.1      16.0 path/genblk1[5].path/path/*cell*93502/U365/ZN
    0:01:25  167129.4      0.24     108.0      16.0 path/genblk1[5].path/path/*cell*93502/U375/ZN
    0:01:25  167115.0      0.24     108.0      16.0 path/genblk1[5].path/path/*cell*93502/*cell*93843/ZN
    0:01:25  167097.5      0.24     108.0      16.0 path/genblk1[5].path/path/*cell*93502/*cell*93963/ZN
    0:01:25  167296.4      0.56     120.7      16.0 path/genblk1[4].path/path/*cell*93978/U111/Z
    0:01:25  167116.4      0.31     107.8      16.0 path/genblk1[4].path/path/*cell*93978/*cell*94089/ZN
    0:01:25  167030.4      0.24     104.1      16.0 path/genblk1[4].path/path/*cell*93978/U19/ZN
    0:01:26  166905.2      0.24     102.0      16.0 path/genblk1[4].path/path/*cell*93978/U147/ZN
    0:01:26  166843.4      0.24     100.8      16.0 path/genblk1[4].path/path/*cell*93978/*cell*94185/ZN
    0:01:26  166795.3      0.24     100.4      16.0 path/genblk1[4].path/path/*cell*93978/*cell*94103/ZN
    0:01:26  166760.2      0.24     100.4      16.0 path/genblk1[4].path/path/*cell*93978/U88/ZN
    0:01:26  166734.9      0.24     100.4      16.0 path/genblk1[4].path/path/*cell*93978/*cell*94320/ZN
    0:01:26  166714.7      0.24     100.4      16.0 path/genblk1[4].path/path/*cell*93978/U318/ZN
    0:01:26  166691.0      0.24     100.4      16.0 path/genblk1[4].path/path/*cell*93978/*cell*94372/ZN
    0:01:26  166659.9      0.24     100.4      16.0 path/genblk1[4].path/path/*cell*93978/U327/ZN
    0:01:26  166632.0      0.24     100.4      16.0 path/genblk1[4].path/path/*cell*93978/*cell*94406/ZN
    0:01:26  166615.0      0.24     100.4      16.0 path/genblk1[4].path/path/*cell*93978/U322/ZN
    0:01:27  166703.0      0.44     105.2      16.0 path/genblk1[3].path/path/*cell*94436/U276/ZN
    0:01:27  166606.7      0.27      99.0      16.0 path/genblk1[3].path/path/*cell*94436/*cell*94541/ZN
    0:01:27  166493.4      0.24      97.2      16.0 path/genblk1[3].path/path/*cell*94436/U133/ZN
    0:01:27  166405.1      0.24      95.4      16.0 path/genblk1[3].path/path/*cell*94436/*cell*94656/ZN
    0:01:27  166358.8      0.24      94.9      16.0 path/genblk1[3].path/path/*cell*94436/U305/ZN
    0:01:27  166334.6      0.24      94.8      16.0 path/genblk1[3].path/path/*cell*94436/*cell*94663/ZN
    0:01:27  166278.7      0.24      94.4      16.0 path/genblk1[3].path/path/*cell*94436/*cell*94742/ZN
    0:01:27  166261.4      0.24      94.3      16.0 path/genblk1[3].path/path/*cell*94436/*cell*94665/ZN
    0:01:27  166236.7      0.24      94.3      16.0 path/genblk1[3].path/path/*cell*94436/U339/ZN
    0:01:27  166205.8      0.24      94.2      16.0 path/genblk1[3].path/path/*cell*94436/*cell*94703/ZN
    0:01:27  166182.2      0.24      94.2      16.0 path/genblk1[3].path/path/*cell*94436/U327/ZN
    0:01:27  166167.8      0.24      94.2      16.0 path/genblk1[3].path/path/*cell*94436/*cell*94870/ZN
    0:01:28  166162.2      0.24      94.2      16.0 path/genblk1[3].path/path/*cell*94436/*cell*94875/ZN
    0:01:28  166233.8      0.37      95.6      16.0 path/genblk1[2].path/path/*cell*94886/*cell*94976/ZN
    0:01:28  166113.5      0.27      91.7      16.0 path/genblk1[2].path/path/*cell*94886/U17/ZN
    0:01:28  166008.5      0.24      89.9      16.0 path/genblk1[2].path/path/*cell*94886/*cell*95086/ZN
    0:01:28  165926.8      0.24      87.5      16.0 path/genblk1[2].path/path/*cell*94886/*cell*94900/ZN
    0:01:29  165866.7      0.24      87.2      16.0 path/genblk1[2].path/path/*cell*94886/*cell*95067/ZN
    0:01:29  165815.4      0.24      87.1      16.0 path/genblk1[2].path/path/*cell*94886/*cell*95210/ZN
    0:01:29  165794.3      0.24      87.1      16.0 path/genblk1[2].path/path/*cell*94886/*cell*95145/ZN
    0:01:29  165778.4      0.24      87.1      16.0 path/genblk1[2].path/path/*cell*94886/*cell*95104/ZN
    0:01:29  165752.3      0.24      87.1      16.0 path/genblk1[2].path/path/*cell*94886/*cell*95094/ZN
    0:01:29  165726.2      0.24      87.1      16.0 path/genblk1[2].path/path/*cell*94886/*cell*95301/ZN
    0:01:29  165706.3      0.24      87.1      16.0 path/genblk1[2].path/path/*cell*94886/*cell*94977/ZN
    0:01:29  165698.8      0.24      87.1      16.0 path/genblk1[2].path/path/*cell*94886/U393/ZN
    0:01:29  165833.7      0.39      90.1      16.0 path/genblk1[1].path/path/*cell*95334/*cell*95418/ZN
    0:01:30  165715.3      0.29      84.6      16.0 path/genblk1[1].path/path/*cell*95334/U167/ZN
    0:01:30  165621.7      0.25      82.7      16.0 path/genblk1[1].path/path/*cell*95334/*cell*95483/ZN
    0:01:30  165515.3      0.24      80.5      16.0 path/genblk1[1].path/path/*cell*95334/U294/ZN
    0:01:30  165466.9      0.24      79.8      16.0 path/genblk1[1].path/path/*cell*95334/*cell*95431/ZN
    0:01:30  165427.0      0.24      79.7      16.0 path/genblk1[1].path/path/*cell*95334/*cell*95586/ZN
    0:01:30  165403.9      0.24      79.6      16.0 path/genblk1[1].path/path/*cell*95334/*cell*95620/ZN
    0:01:30  165371.1      0.24      79.6      16.0 path/genblk1[1].path/path/*cell*95334/U300/ZN
    0:01:30  165331.8      0.24      79.6      16.0 path/genblk1[1].path/path/*cell*95334/*cell*95606/ZN
    0:01:30  165302.8      0.24      79.6      16.0 path/genblk1[1].path/path/*cell*95334/U350/ZN
    0:01:30  165288.4      0.24      79.6      16.0 path/genblk1[1].path/path/*cell*95334/*cell*95756/ZN
    0:01:30  165267.4      0.24      79.6      16.0 path/genblk1[1].path/path/*cell*95334/*cell*95777/ZN
    0:01:30  165260.2      0.24      79.6      16.0 path/genblk1[1].path/path/*cell*95334/U408/ZN
    0:01:31  165290.3      0.42      81.2      16.0 path/path/path/*cell*95802/U305/ZN
    0:01:31  165163.9      0.26      75.8      16.0 path/path/path/*cell*95802/U133/ZN
    0:01:31  165069.5      0.22      73.6      16.0 path/path/path/*cell*95802/*cell*96016/ZN
    0:01:31  164975.3      0.20      72.2      16.0 path/path/path/*cell*95802/*cell*96017/ZN
    0:01:31  164936.5      0.20      71.9      16.0 path/path/path/*cell*95802/*cell*96088/ZN
    0:01:32  164887.8      0.20      71.6      16.0 path/path/path/*cell*95802/*cell*96093/ZN
    0:01:32  164866.3      0.20      71.5      16.0 path/path/path/*cell*95802/*cell*95957/ZN
    0:01:32  164842.6      0.20      71.5      16.0 path/path/path/*cell*95802/*cell*95972/ZN
    0:01:32  164819.7      0.20      71.5      16.0 path/path/path/*cell*95802/*cell*95980/ZN
    0:01:32  164771.8      0.20      71.5      16.0 path/path/path/*cell*95802/*cell*96211/ZN
    0:01:32  164741.5      0.20      71.5      16.0 path/path/path/*cell*95802/*cell*96240/ZN
    0:01:32  164738.1      0.20      71.5      16.0 path/path/path/*cell*95802/*cell*96244/ZN
    0:01:39  164732.5      0.20      71.5      16.0                          
    0:01:39  164714.9      0.20      71.5      16.0                          
    0:01:39  164714.9      0.20      71.5      16.0                          
    0:01:39  164715.4      0.20      71.5      16.0                          
    0:01:40  164715.4      0.20      71.5      16.0                          
    0:01:53  141164.1      0.23      59.6       0.0                          
    0:01:55  141097.6      0.17      51.2       0.0                          
    0:02:00  141102.6      0.17      50.2       0.0                          
    0:02:01  141105.0      0.17      50.2       0.0                          
    0:02:02  141112.7      0.16      49.1       0.0                          
    0:02:02  141121.2      0.16      47.9       0.0                          
    0:02:03  141122.6      0.16      47.7       0.0                          
    0:02:04  141124.2      0.16      47.6       0.0                          
    0:02:04  141130.0      0.16      47.5       0.0                          
    0:02:05  141136.4      0.15      46.9       0.0                          
    0:02:05  141143.1      0.15      46.2       0.0                          
    0:02:06  141149.4      0.15      45.6       0.0                          
    0:02:06  141159.3      0.15      45.2       0.0                          
    0:02:07  141164.9      0.14      45.0       0.0                          
    0:02:07  141171.5      0.14      44.6       0.0                          
    0:02:08  141172.0      0.14      44.6       0.0                          
    0:02:08  141175.2      0.14      44.4       0.0                          
    0:02:09  141177.9      0.14      44.2       0.0                          
    0:02:09  141187.2      0.13      43.5       0.0                          
    0:02:10  141016.7      0.13      43.5       0.0                          
    0:02:10  141016.7      0.13      43.5       0.0                          
    0:02:10  141016.7      0.13      43.5       0.0                          
    0:02:10  141016.7      0.13      43.5       0.0                          
    0:02:10  141016.7      0.13      43.5       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:02:10  141016.7      0.13      43.5       0.0                          
    0:02:10  141049.2      0.12      41.1       0.0 path/genblk1[5].path/path/add_out_reg[35]/D
    0:02:11  141063.3      0.12      40.2       0.0 path/genblk1[5].path/path/add_out_reg[35]/D
    0:02:11  141081.9      0.12      39.0       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][30]/D
    0:02:11  141092.5      0.11      38.5       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][32]/D
    0:02:11  141101.3      0.11      38.1       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][32]/D
    0:02:11  141103.7      0.11      37.9       0.0 path/genblk1[5].path/path/add_out_reg[35]/D
    0:02:11  141117.0      0.11      37.6       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:12  141124.2      0.11      37.1       0.0 path/genblk1[7].path/path/add_out_reg[34]/D
    0:02:12  141129.2      0.11      36.8       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:02:12  141139.6      0.11      36.5       0.0 path/genblk1[4].path/path/add_out_reg[39]/D
    0:02:12  141143.6      0.11      36.3       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:02:12  141148.4      0.11      36.0       0.0 path/genblk1[6].path/path/add_out_reg[33]/D
    0:02:12  141161.4      0.11      35.7      13.1 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:12  141181.9      0.10      35.1      26.1 path/genblk1[11].path/path/add_out_reg[30]/D
    0:02:12  141186.9      0.10      34.9      26.1 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:13  141192.8      0.10      34.8      26.1 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:02:13  141198.9      0.10      34.6      26.1 path/genblk1[10].path/path/add_out_reg[34]/D
    0:02:13  141211.9      0.10      33.8      26.1 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:02:13  141221.3      0.10      33.7      26.1 path/genblk1[7].path/path/add_out_reg[34]/D
    0:02:13  141227.6      0.10      33.3      26.1 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:13  141235.9      0.10      32.7      26.1 path/genblk1[7].path/path/add_out_reg[34]/D
    0:02:13  141247.1      0.10      32.0      26.1 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:02:14  141249.2      0.10      32.0      26.1 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:14  141252.9      0.10      31.8      26.1 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:14  141257.4      0.10      31.2      26.1 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:02:14  141266.2      0.09      30.9      26.1 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:02:14  141277.9      0.09      30.9      39.2 path/genblk1[9].path/path/add_out_reg[39]/D
    0:02:14  141286.4      0.09      30.4      39.2 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:02:14  141291.7      0.09      30.2      39.2 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:02:14  141299.2      0.09      30.0      39.2 path/genblk1[12].path/path/add_out_reg[39]/D
    0:02:14  141306.4      0.09      29.8      39.2 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:14  141308.8      0.09      29.7      39.2 path/genblk1[4].path/path/add_out_reg[39]/D
    0:02:15  141309.6      0.09      29.6      39.2 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:02:15  141314.4      0.09      29.6      39.2 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:02:15  141322.3      0.09      29.5      39.2 path/genblk1[13].path/path/add_out_reg[37]/D
    0:02:15  141325.5      0.09      29.2      39.2 path/genblk1[2].path/path/add_out_reg[34]/D
    0:02:15  141326.9      0.09      29.2      39.2 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:15  141331.9      0.09      28.9      39.2 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:02:15  141334.6      0.09      28.9      39.2 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:02:15  141340.2      0.09      28.7      39.2 path/genblk1[8].path/path/add_out_reg[39]/D
    0:02:15  141345.5      0.09      28.6      39.2 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:02:15  141354.5      0.09      28.4      39.2 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:15  141356.9      0.09      28.0      39.2 path/genblk1[4].path/path/add_out_reg[39]/D
    0:02:16  141360.9      0.09      28.0      39.2 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][30]/D
    0:02:16  141365.4      0.09      28.0      39.2 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:02:16  141368.4      0.09      27.9      39.2 path/genblk1[14].path/path/add_out_reg[39]/D
    0:02:16  141371.8      0.09      27.5      39.2 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:16  141371.3      0.09      27.3      39.2 path/genblk1[15].path/path/add_out_reg[37]/D
    0:02:16  141378.7      0.09      27.1      39.2 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:16  141381.7      0.09      27.1      39.2 path/genblk1[5].path/path/add_out_reg[35]/D
    0:02:16  141386.2      0.08      26.8      39.2 path/genblk1[8].path/path/add_out_reg[39]/D
    0:02:16  141391.2      0.08      26.7      39.2 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][30]/D
    0:02:17  141393.1      0.08      26.5      39.2 path/genblk1[13].path/path/add_out_reg[37]/D
    0:02:17  141396.3      0.08      26.2      39.2 path/genblk1[7].path/path/add_out_reg[34]/D
    0:02:17  141399.2      0.08      26.2      39.2 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:02:17  141401.1      0.08      26.0      39.2 path/genblk1[10].path/path/add_out_reg[36]/D
    0:02:17  141399.5      0.08      26.0      39.2 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:02:17  141402.1      0.08      25.9      39.2 path/genblk1[10].path/path/add_out_reg[36]/D
    0:02:17  141408.8      0.08      25.9      39.2 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:02:17  141413.0      0.08      25.9      39.2 path/genblk1[13].path/path/add_out_reg[37]/D
    0:02:18  141420.2      0.08      25.7      39.2 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:02:18  141424.7      0.08      25.6      39.2 path/genblk1[4].path/path/add_out_reg[39]/D
    0:02:18  141430.6      0.08      25.4      39.2 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:02:18  141431.7      0.08      25.3      39.2 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:18  141435.4      0.08      25.3      39.2 path/genblk1[11].path/path/add_out_reg[38]/D
    0:02:18  141435.7      0.08      25.2      39.2 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:18  141442.3      0.08      25.0      39.2 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:02:18  141446.6      0.08      24.8      39.2 path/genblk1[14].path/path/add_out_reg[38]/D
    0:02:18  141452.4      0.08      24.6      39.2 path/genblk1[11].path/path/add_out_reg[38]/D
    0:02:19  141454.3      0.08      24.4      39.2 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:02:19  141456.1      0.08      24.3      39.2 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:19  141463.6      0.08      24.1      39.2 path/genblk1[13].path/path/add_out_reg[37]/D
    0:02:19  141469.7      0.08      23.9      39.2 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:02:19  141473.2      0.08      23.6      39.2 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:02:19  141477.7      0.07      23.5      39.2 path/path/path/add_out_reg[32]/D
    0:02:19  141480.1      0.07      23.3      39.2 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:02:19  141484.1      0.07      23.1      39.2 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:02:19  141487.5      0.07      23.3      39.2 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:02:19  141491.8      0.07      23.1      39.2 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:02:20  141494.7      0.07      23.1      39.2 path/genblk1[6].path/path/add_out_reg[39]/D
    0:02:20  141500.8      0.07      22.8      39.2 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:02:20  141504.0      0.07      22.6      39.2 path/genblk1[6].path/path/add_out_reg[39]/D
    0:02:20  141508.3      0.07      22.5      39.2 path/genblk1[12].path/path/add_out_reg[39]/D
    0:02:20  141510.1      0.07      22.4      39.2 path/genblk1[14].path/path/add_out_reg[38]/D
    0:02:20  141512.8      0.07      22.3      39.2 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:20  141516.5      0.07      22.2      39.2 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:02:20  141519.4      0.07      22.2      39.2 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:20  141523.4      0.07      22.1      39.2 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:20  141527.4      0.07      22.0      39.2 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:20  141534.1      0.07      22.1      39.2 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:02:21  141539.7      0.07      22.3      39.2 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:02:21  141545.0      0.07      22.1      39.2 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:02:21  141548.7      0.07      21.9      39.2 path/genblk1[9].path/path/add_out_reg[31]/D
    0:02:21  141553.5      0.07      21.6      39.2 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:02:21  141559.3      0.07      21.4      39.2 path/genblk1[4].path/path/add_out_reg[38]/D
    0:02:21  141563.1      0.07      21.3      39.2 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:02:21  141567.6      0.07      21.2      39.2 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:02:21  141575.3      0.07      20.8      39.2 path/genblk1[5].path/path/add_out_reg[38]/D
    0:02:21  141570.8      0.07      20.5      26.1 path/genblk1[5].path/path/add_out_reg[33]/D
    0:02:21  141575.6      0.06      20.4      26.1 path/genblk1[15].path/path/add_out_reg[37]/D
    0:02:22  141577.7      0.06      20.3      26.1 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:02:22  141582.5      0.06      20.1      26.1 path/genblk1[13].path/path/add_out_reg[38]/D
    0:02:22  141584.1      0.06      20.0      26.1 path/genblk1[12].path/path/add_out_reg[32]/D
    0:02:22  141587.3      0.06      19.7      26.1 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:02:22  141591.8      0.06      19.4      26.1 path/genblk1[14].path/path/add_out_reg[39]/D
    0:02:22  141596.6      0.06      19.3      26.1 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:02:22  141596.6      0.06      19.1      26.1 path/genblk1[15].path/path/add_out_reg[37]/D
    0:02:22  141605.9      0.06      19.0      26.1 path/genblk1[10].path/path/add_out_reg[34]/D
    0:02:22  141607.5      0.06      18.8      26.1 path/genblk1[14].path/path/add_out_reg[32]/D
    0:02:22  141611.5      0.06      18.7      26.1 path/genblk1[8].path/path/add_out_reg[39]/D
    0:02:22  141608.8      0.06      18.5      26.1 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:02:22  141614.4      0.06      18.3      26.1 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:23  141619.5      0.06      18.2      26.1 path/genblk1[8].path/path/add_out_reg[39]/D
    0:02:23  141620.3      0.06      18.0      26.1 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:23  141622.9      0.05      17.9      26.1 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:02:23  141625.3      0.05      17.7      26.1 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:02:23  141629.0      0.05      17.6      26.1 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:23  141636.0      0.05      17.5      26.1 path/genblk1[10].path/path/add_out_reg[34]/D
    0:02:23  141641.0      0.05      17.4      26.1 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:02:23  141642.1      0.05      17.3      26.1 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:23  141647.4      0.05      17.2      26.1 path/genblk1[9].path/path/add_out_reg[36]/D
    0:02:23  141652.4      0.05      17.1      26.1 path/genblk1[14].path/path/add_out_reg[31]/D
    0:02:23  141654.8      0.05      17.0      26.1 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:02:23  141656.7      0.05      16.9      26.1 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:02:23  141659.4      0.05      16.8      26.1 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][30]/D
    0:02:24  141664.9      0.05      16.7      26.1 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:02:24  141670.3      0.05      16.6      26.1 path/genblk1[14].path/path/add_out_reg[31]/D
    0:02:24  141672.9      0.05      16.6      26.1 path/genblk1[8].path/path/add_out_reg[32]/D
    0:02:24  141679.8      0.05      16.5      26.1 path/genblk1[11].path/path/add_out_reg[34]/D
    0:02:24  141683.6      0.05      16.3      26.1 path/genblk1[11].path/path/add_out_reg[34]/D
    0:02:24  141686.2      0.05      16.3      26.1 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:02:24  141686.8      0.05      16.1      26.1 path/genblk1[14].path/path/add_out_reg[38]/D
    0:02:24  141692.9      0.05      16.1      26.1 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][32]/D
    0:02:24  141695.8      0.05      16.0      26.1 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:24  141698.5      0.05      15.9      26.1 path/genblk1[7].path/path/add_out_reg[34]/D
    0:02:24  141701.1      0.05      15.8      26.1 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][32]/D
    0:02:24  141704.6      0.05      15.7      26.1 path/genblk1[13].path/path/add_out_reg[38]/D
    0:02:24  141705.4      0.05      15.6      26.1 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:02:25  141708.0      0.05      15.5      23.5 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:02:25  141711.8      0.05      15.3      23.5 path/genblk1[14].path/path/add_out_reg[31]/D
    0:02:25  141713.6      0.05      15.2      23.5 path/genblk1[11].path/path/add_out_reg[34]/D
    0:02:25  141717.3      0.05      15.2      23.5 path/path/path/add_out_reg[34]/D
    0:02:25  141722.9      0.05      15.0      23.5 path/genblk1[7].path/path/add_out_reg[32]/D
    0:02:25  141724.5      0.05      15.0      23.5 path/genblk1[9].path/path/add_out_reg[36]/D
    0:02:25  141729.3      0.05      14.9      23.5 path/genblk1[7].path/path/add_out_reg[30]/D
    0:02:25  141735.4      0.05      14.7      23.5 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:02:25  141741.0      0.05      14.7      23.5 path/genblk1[15].path/path/add_out_reg[37]/D
    0:02:25  141744.5      0.05      14.6      23.5 path/genblk1[11].path/path/add_out_reg[34]/D
    0:02:25  141748.7      0.05      14.5      23.5 path/genblk1[9].path/path/add_out_reg[36]/D
    0:02:25  141753.0      0.05      14.1      23.5 path/genblk1[9].path/path/add_out_reg[36]/D
    0:02:26  141762.8      0.04      14.0      23.5 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:02:26  141766.3      0.04      13.9      23.5 path/genblk1[9].path/path/add_out_reg[36]/D
    0:02:26  141770.5      0.04      13.8      23.5 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:26  141774.0      0.04      13.6      23.5 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:02:26  141776.9      0.04      13.5      21.7 path/genblk1[14].path/path/add_out_reg[38]/D
    0:02:26  141780.1      0.04      13.4      21.7 path/genblk1[8].path/path/add_out_reg[32]/D
    0:02:26  141783.3      0.04      13.4      21.7 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:02:26  141788.9      0.04      13.5      21.7 path/genblk1[1].path/path/add_out_reg[32]/D
    0:02:26  141792.9      0.04      13.4      21.7 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:02:26  141804.6      0.04      13.1      34.8 path/genblk1[3].path/path/add_out_reg[36]/D
    0:02:26  141807.3      0.04      13.0      34.8 path/genblk1[14].path/path/add_out_reg[31]/D
    0:02:27  141808.1      0.04      12.9      34.8 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:02:27  141812.0      0.04      12.9      34.8 path/genblk1[11].path/path/add_out_reg[34]/D
    0:02:27  141812.3      0.04      12.8      34.8 path/genblk1[14].path/path/add_out_reg[38]/D
    0:02:27  141815.0      0.04      12.8      34.8 path/genblk1[9].path/path/add_out_reg[36]/D
    0:02:27  141816.3      0.04      12.7      34.8 path/genblk1[9].path/path/add_out_reg[36]/D
    0:02:27  141820.8      0.04      12.7      34.8 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:02:27  141822.4      0.04      12.6      34.8 path/genblk1[8].path/path/add_out_reg[32]/D
    0:02:27  141826.7      0.04      12.5      34.8 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:27  141830.7      0.04      12.4      34.8 path/genblk1[3].path/path/add_out_reg[38]/D
    0:02:27  141824.8      0.04      12.3      21.7 path/genblk1[10].path/path/add_out_reg[36]/D
    0:02:27  141826.1      0.04      12.2      21.7 path/genblk1[6].path/path/add_out_reg[35]/D
    0:02:27  141826.4      0.04      12.2      21.7 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][32]/D
    0:02:28  141827.7      0.04      12.2      21.7 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][32]/D
    0:02:28  141827.7      0.04      12.1      21.7 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:02:28  141830.1      0.04      12.0      21.7 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:02:28  141832.0      0.04      12.0      21.7 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:02:28  141836.8      0.04      11.9      21.7 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:28  141837.3      0.04      11.8      21.7 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][32]/D
    0:02:28  141837.3      0.04      11.8      21.7 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:28  141838.1      0.04      11.7      21.7 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][32]/D
    0:02:28  141839.7      0.04      11.7      21.7 path/genblk1[14].path/path/add_out_reg[38]/D
    0:02:28  141842.1      0.04      11.7      21.7 path/genblk1[13].path/path/add_out_reg[38]/D
    0:02:28  141844.2      0.04      11.6      21.7 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][32]/D
    0:02:29  141845.0      0.04      11.6      21.7 path/genblk1[14].path/path/add_out_reg[31]/D
    0:02:29  141846.4      0.04      11.5      21.7 path/genblk1[13].path/path/add_out_reg[38]/D
    0:02:29  141846.4      0.04      11.5      21.7 path/genblk1[14].path/path/add_out_reg[31]/D
    0:02:29  141846.4      0.04      11.4      21.7 path/genblk1[9].path/path/add_out_reg[38]/D
    0:02:29  141848.2      0.04      11.4      21.7 path/genblk1[8].path/path/add_out_reg[39]/D
    0:02:29  141852.2      0.04      11.2      21.7 path/genblk1[8].path/path/add_out_reg[39]/D
    0:02:29  141854.9      0.04      11.2      21.7 path/genblk1[11].path/path/add_out_reg[34]/D
    0:02:29  141857.3      0.04      11.1      21.7 path/genblk1[8].path/path/add_out_reg[39]/D
    0:02:29  141859.9      0.04      11.1      21.7 path/genblk1[9].path/path/add_out_reg[36]/D
    0:02:30  141857.3      0.04      11.1      21.7 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:02:30  141859.4      0.04      11.1      21.7 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:02:30  141863.9      0.04      11.0      21.7 path/genblk1[9].path/path/add_out_reg[36]/D
    0:02:30  141865.8      0.04      11.0      21.7 path/genblk1[8].path/path/add_out_reg[32]/D
    0:02:30  141866.6      0.04      11.0      21.7 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:02:30  141867.6      0.04      10.9      21.7 path/genblk1[4].path/path/add_out_reg[38]/D
    0:02:30  141869.0      0.04      10.9      19.8 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:02:30  141872.7      0.04      10.8      19.8 path/genblk1[8].path/path/add_out_reg[32]/D
    0:02:30  141875.1      0.04      10.7      19.8 path/genblk1[2].path/path/add_out_reg[32]/D
    0:02:30  141878.3      0.03      10.7      19.8 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:02:30  141880.4      0.03      10.6      19.8 path/genblk1[9].path/path/add_out_reg[36]/D
    0:02:31  141882.5      0.03      10.6      19.8 path/genblk1[10].path/path/add_out_reg[36]/D
    0:02:31  141886.8      0.03      10.5      19.8 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:02:31  141890.2      0.03      10.4      19.8 path/genblk1[9].path/path/add_out_reg[34]/D
    0:02:31  141892.4      0.03      10.4      19.8 path/genblk1[3].path/path/add_out_reg[28]/D
    0:02:31  141894.5      0.03      10.3      19.8 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:31  141899.3      0.03      10.3      19.8 path/genblk1[2].path/path/add_out_reg[38]/D
    0:02:31  141900.6      0.03      10.2      19.8 path/genblk1[12].path/path/add_out_reg[35]/D
    0:02:31  141904.1      0.03      10.2      19.8 path/genblk1[10].path/path/add_out_reg[36]/D
    0:02:31  141916.1      0.03      10.2      32.9 path/genblk1[12].path/path/add_out_reg[35]/D
    0:02:31  141919.2      0.03      10.2      32.9 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:32  141922.4      0.03      10.1      32.9 path/genblk1[4].path/path/add_out_reg[38]/D
    0:02:32  141921.4      0.03      10.0      32.9 path/genblk1[15].path/path/add_out_reg[36]/D
    0:02:32  141912.9      0.03       9.9      17.6 path/genblk1[11].path/path/add_out_reg[34]/D
    0:02:32  141915.0      0.03       9.9      17.6 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:02:32  141917.6      0.03       9.8      17.6 path/genblk1[12].path/path/add_out_reg[35]/D
    0:02:32  141920.6      0.03       9.8      17.6 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:02:32  141923.5      0.03       9.7      17.6 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:02:32  141924.8      0.03       9.7      17.6 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:32  141927.2      0.03       9.7      17.6 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:02:32  141928.8      0.03       9.7      17.6 path/genblk1[9].path/path/add_out_reg[36]/D
    0:02:32  141928.8      0.03       9.6      17.6 path/genblk1[13].path/path/add_out_reg[38]/D
    0:02:33  141930.4      0.03       9.6      17.6 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:02:33  141930.9      0.03       9.5      17.6 path/path/path/add_out_reg[34]/D
    0:02:33  141931.5      0.03       9.5      17.6 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:02:33  141934.9      0.03       9.4      17.6 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:02:33  141936.3      0.03       9.2      17.6 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:02:33  141937.1      0.03       9.2      17.6 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:02:33  141943.7      0.03       9.2      17.6 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:02:33  141945.8      0.03       9.2      17.6 path/genblk1[11].path/path/add_out_reg[34]/D
    0:02:33  141946.4      0.03       9.2      17.6 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:33  141945.3      0.03       9.1      17.6 path/genblk1[2].path/path/add_out_reg[37]/D
    0:02:34  141948.0      0.03       9.1      17.6 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:02:34  141949.0      0.03       9.1      17.6 path/genblk1[11].path/path/add_out_reg[34]/D
    0:02:34  141951.4      0.03       9.0      17.6 path/genblk1[14].path/path/add_out_reg[38]/D
    0:02:34  141952.0      0.03       9.0      17.6 path/genblk1[15].path/path/add_out_reg[36]/D
    0:02:34  141957.0      0.03       9.0      17.6 path/genblk1[12].path/path/add_out_reg[35]/D
    0:02:34  141956.5      0.03       9.0      17.6 path/genblk1[9].path/path/add_out_reg[36]/D
    0:02:34  141956.0      0.03       8.9      17.6 path/path/path/add_out_reg[34]/D
    0:02:34  141958.6      0.03       8.9      17.6 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:02:34  141958.3      0.03       8.9      17.6 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:02:34  141963.4      0.03       8.9      17.6 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:02:34  141967.7      0.03       8.8      17.6 path/genblk1[9].path/path/add_out_reg[36]/D
    0:02:35  141970.0      0.03       8.8      17.6 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:35  141970.6      0.03       8.8      17.6 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:35  141971.9      0.03       8.7      17.6 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:02:35  141974.3      0.03       8.7      17.6 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][32]/D
    0:02:35  141977.8      0.03       8.7      17.6 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:35  141980.2      0.03       8.7      17.6 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][32]/D
    0:02:35  141982.6      0.03       8.7      17.6 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:02:35  141987.1      0.03       8.6      17.6 path/genblk1[12].path/path/add_out_reg[35]/D
    0:02:35  141986.5      0.03       8.6      17.6 path/genblk1[4].path/path/add_out_reg[38]/D
    0:02:35  141987.3      0.03       8.6      17.6 path/genblk1[10].path/path/add_out_reg[36]/D
    0:02:35  141988.7      0.03       8.6      17.6 path/genblk1[8].path/path/add_out_reg[39]/D
    0:02:36  141988.7      0.03       8.6      17.6 path/genblk1[10].path/path/add_out_reg[36]/D
    0:02:36  141990.5      0.03       8.5      17.6 path/genblk1[12].path/path/add_out_reg[35]/D
    0:02:36  141990.5      0.03       8.5      17.6 path/genblk1[4].path/path/add_out_reg[38]/D
    0:02:36  141994.3      0.03       8.5      17.6 path/genblk1[10].path/path/add_out_reg[36]/D
    0:02:36  141996.9      0.03       8.4      17.6 path/genblk1[12].path/path/add_out_reg[35]/D
    0:02:36  142001.2      0.03       8.4      17.6 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:02:36  142000.9      0.03       8.3      17.6 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:02:36  142000.9      0.03       8.3      17.6 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:02:36  142004.6      0.03       8.2      17.6 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:02:36  142006.5      0.03       8.1      17.6 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:02:36  142008.9      0.03       8.1      17.6 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][32]/D
    0:02:37  142010.5      0.03       8.0      17.6 path/genblk1[12].path/path/add_out_reg[35]/D
    0:02:37  142010.5      0.03       8.0      17.6 path/genblk1[2].path/path/add_out_reg[32]/D
    0:02:37  142011.5      0.03       7.9      17.6 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][32]/D
    0:02:37  142012.3      0.03       7.9      17.6 path/path/path/add_out_reg[34]/D
    0:02:37  142012.9      0.03       7.8      17.6 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:37  142016.3      0.03       7.7      17.6 path/genblk1[11].path/path/add_out_reg[34]/D
    0:02:37  142018.7      0.03       7.7      17.6 path/genblk1[14].path/path/add_out_reg[38]/D
    0:02:37  142021.9      0.03       7.7      17.6 path/genblk1[12].path/path/add_out_reg[35]/D
    0:02:37  142024.3      0.03       7.6      17.6 path/genblk1[4].path/path/add_out_reg[38]/D
    0:02:37  142026.4      0.03       7.6      17.6 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][32]/D
    0:02:37  142029.9      0.03       7.6      17.6 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:02:37  142029.4      0.03       7.6      17.6 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][32]/D
    0:02:37  142031.5      0.03       7.5      17.6 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][30]/D
    0:02:38  142031.5      0.03       7.5      17.6 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:02:38  142033.6      0.03       7.4      17.6 path/genblk1[9].path/path/add_out_reg[37]/D
    0:02:38  142035.5      0.03       7.4      17.6 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:38  142037.3      0.03       7.3      17.6 path/genblk1[9].path/path/add_out_reg[37]/D
    0:02:38  142037.3      0.03       7.3      17.6 path/genblk1[12].path/path/add_out_reg[35]/D
    0:02:38  142038.9      0.03       7.3      17.6 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][32]/D
    0:02:38  142041.9      0.03       7.2      17.6 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:02:38  142041.9      0.03       7.2      17.6 path/genblk1[11].path/path/add_out_reg[34]/D
    0:02:38  142045.9      0.03       7.2      17.6 path/genblk1[9].path/path/add_out_reg[37]/D
    0:02:38  142048.0      0.02       7.1      17.6 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:02:38  142048.5      0.02       7.1      17.6 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:02:38  142047.7      0.02       7.1      17.6 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][32]/D
    0:02:39  142050.6      0.02       7.0      17.6 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:02:39  142050.6      0.02       7.0      17.6 path/genblk1[14].path/path/add_out_reg[38]/D
    0:02:39  142052.5      0.02       7.0      17.6 path/path/path/add_out_reg[34]/D
    0:02:39  142054.1      0.02       7.0      17.6 path/genblk1[12].path/path/add_out_reg[35]/D
    0:02:39  142057.3      0.02       6.9      17.6 path/genblk1[8].path/path/add_out_reg[39]/D
    0:02:39  142057.0      0.02       6.9      17.6 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:02:39  142059.7      0.02       6.9      17.6 path/genblk1[9].path/path/add_out_reg[37]/D
    0:02:39  142061.6      0.02       6.9      17.6 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:02:39  142061.3      0.02       6.9      17.6 path/genblk1[10].path/path/add_out_reg[36]/D
    0:02:39  142062.1      0.02       6.8      17.6 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:02:40  142063.9      0.02       6.8      17.6 path/genblk1[10].path/path/add_out_reg[36]/D
    0:02:40  142063.7      0.02       6.8      17.6 path/genblk1[12].path/path/add_out_reg[35]/D
    0:02:40  142062.1      0.02       6.7      17.6 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:02:40  142063.7      0.02       6.6      17.6 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][32]/D
    0:02:40  142063.1      0.02       6.6      17.6 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:02:40  142065.8      0.02       6.5      17.6 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:02:40  142069.8      0.02       6.5      17.6 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:02:40  142073.3      0.02       6.4      17.6 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:02:40  142075.9      0.02       6.4      17.6 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:40  142075.7      0.02       6.4      17.6 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:40  142078.0      0.02       6.3      17.6 path/genblk1[12].path/path/add_out_reg[35]/D
    0:02:40  142080.2      0.02       6.3      17.6 path/path/path/add_out_reg[34]/D
    0:02:41  142084.2      0.02       6.3      17.6 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:02:41  142086.8      0.02       6.3      17.6 path/genblk1[15].path/path/add_out_reg[38]/D
    0:02:41  142086.8      0.02       6.3      17.6 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:41  142086.8      0.02       6.2      17.6 path/genblk1[14].path/path/add_out_reg[38]/D
    0:02:41  142089.7      0.02       6.2      17.6 path/genblk1[12].path/path/add_out_reg[35]/D
    0:02:41  142092.4      0.02       6.2      17.6 path/genblk1[12].path/path/add_out_reg[35]/D
    0:02:41  142092.1      0.02       6.2      17.6 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][32]/D
    0:02:41  142092.4      0.02       6.2      17.6 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:02:41  142092.7      0.02       6.2      17.6 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:02:41  142097.2      0.02       6.1      17.6 path/genblk1[10].path/path/add_out_reg[36]/D
    0:02:42  142096.7      0.02       6.1      17.6 path/genblk1[12].path/path/add_out_reg[35]/D
    0:02:42  142099.6      0.02       6.1      17.6 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:02:42  142100.1      0.02       6.1      17.6 path/genblk1[9].path/path/add_out_reg[37]/D
    0:02:42  142103.3      0.02       6.1      17.6 path/genblk1[10].path/path/add_out_reg[36]/D
    0:02:42  142103.8      0.02       6.0      17.6 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:02:42  142104.6      0.02       6.0      17.6 path/genblk1[9].path/path/add_out_reg[37]/D
    0:02:42  142104.4      0.02       6.0      17.6 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:02:42  142107.6      0.02       5.9      17.6 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][27]/D
    0:02:42  142110.0      0.02       5.9      17.6 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][32]/D
    0:02:42  142111.3      0.02       5.8      17.6 path/genblk1[15].path/path/add_out_reg[37]/D
    0:02:43  142112.1      0.02       5.8      17.6 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:43  142114.8      0.02       5.8      17.6 path/genblk1[12].path/path/add_out_reg[35]/D
    0:02:43  142114.8      0.02       5.7      17.6 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:43  142115.0      0.02       5.7      17.6 path/genblk1[12].path/path/add_out_reg[35]/D
    0:02:43  142116.1      0.02       5.7      17.6 path/genblk1[12].path/path/add_out_reg[35]/D
    0:02:43  142117.1      0.02       5.6      17.6 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:02:43  142118.2      0.02       5.6      17.6 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:02:43  142120.9      0.02       5.6      17.6 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:43  142120.9      0.02       5.6      17.6 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:02:43  142122.5      0.02       5.6      17.6 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:02:43  142123.5      0.02       5.5      17.6 path/genblk1[8].path/path/add_out_reg[39]/D
    0:02:43  142125.4      0.02       5.4      17.6 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:02:44  142125.4      0.02       5.4      17.6 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:02:44  142125.7      0.02       5.4      17.6 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][32]/D
    0:02:44  142125.7      0.02       5.3      17.6 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:02:44  142125.9      0.02       5.3      17.6 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:44  142128.3      0.02       5.3      17.6 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:44  142131.2      0.02       5.2      17.6 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:44  142135.0      0.02       5.2      17.6 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:02:44  142136.6      0.02       5.1      17.6 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:02:44  142137.4      0.02       5.0      17.6 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:02:44  142141.6      0.02       4.9      17.6 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:02:44  142143.7      0.02       4.9      17.6 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][32]/D
    0:02:44  142149.6      0.02       4.9      17.6 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:45  142149.1      0.02       4.9      17.6                          
    0:02:47  142146.4      0.02       4.9      17.6                          
    0:02:48  142039.2      0.02       4.9      17.6                          
    0:02:48  142021.1      0.02       4.9      17.6                          


  Beginning Design Rule Fixing  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:02:48  142021.1      0.02       4.9      17.6                          
    0:02:49  142021.9      0.02       4.8       0.0                          


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:02:49  142021.9      0.02       4.8       0.0                          
    0:02:49  142021.9      0.02       4.8       0.0                          
    0:02:53  141557.7      0.02       4.9       0.0                          
    0:02:55  141388.3      0.02       4.8       0.0                          
    0:02:56  141319.7      0.02       4.8       0.0                          
    0:02:57  141283.0      0.02       4.8       0.0                          
    0:02:57  141259.6      0.02       4.8       0.0                          
    0:02:58  141236.2      0.02       4.8       0.0                          
    0:02:59  141213.8      0.02       4.8       0.0                          
    0:02:59  141192.0      0.02       4.8       0.0                          
    0:03:00  141180.8      0.02       4.8       0.0                          
    0:03:00  141162.2      0.02       4.8       0.0                          
    0:03:01  141151.6      0.02       4.8       0.0                          
    0:03:01  141140.9      0.02       4.8       0.0                          
    0:03:02  141130.3      0.02       4.8       0.0                          
    0:03:02  141119.6      0.02       4.8       0.0                          
    0:03:03  141109.0      0.02       4.8       0.0                          
    0:03:03  141098.4      0.02       4.8       0.0                          
    0:03:03  141098.4      0.02       4.8       0.0                          
    0:03:03  141099.4      0.02       4.8       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:03  141101.8      0.02       4.8       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:04  141154.0      0.02       4.6       0.0 path/genblk1[11].path/path/add_out_reg[33]/D
    0:03:05  141154.5      0.02       4.6       0.0                          
    0:03:06  141067.2      0.05       5.9       0.0                          
    0:03:06  141064.9      0.05       5.9       0.0                          
    0:03:06  141064.9      0.05       5.9       0.0                          
    0:03:06  141064.9      0.05       5.9       0.0                          
    0:03:06  141064.9      0.05       5.9       0.0                          
    0:03:06  141064.9      0.05       5.9       0.0                          
    0:03:06  141064.9      0.05       5.9       0.0                          
    0:03:06  141067.2      0.02       4.9       0.0 path/genblk1[5].path/path/add_out_reg[37]/D
    0:03:06  141067.8      0.02       4.9       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:03:06  141070.4      0.02       4.8       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:03:07  141130.0      0.02       4.5       0.0 path/genblk1[10].path/path/add_out_reg[36]/D
    0:03:07  141145.7      0.02       4.5       0.0 path/genblk1[10].path/path/add_out_reg[34]/D
    0:03:07  141150.0      0.02       4.4       0.0 path/genblk1[12].path/path/add_out_reg[35]/D
    0:03:07  141156.4      0.02       4.4       0.0 path/genblk1[10].path/path/add_out_reg[36]/D
    0:03:07  141165.4      0.02       4.3       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][30]/D
    0:03:07  141167.5      0.02       4.3       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:08  141170.2      0.02       4.3       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:03:08  141175.8      0.02       4.3       0.0 path/genblk1[12].path/path/add_out_reg[35]/D
    0:03:08  141175.8      0.02       4.3       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:08  141178.2      0.02       4.1       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:08  141179.5      0.02       4.1       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:03:08  141180.0      0.02       4.1       0.0 path/genblk1[11].path/path/add_out_reg[33]/D
    0:03:08  141185.3      0.02       4.0       0.0 path/genblk1[12].path/path/add_out_reg[34]/D
    0:03:08  141187.2      0.02       4.0       0.0 path/genblk1[12].path/path/add_out_reg[35]/D
    0:03:08  141192.3      0.02       4.0       0.0 path/genblk1[5].path/path/add_out_reg[37]/D
    0:03:08  141194.1      0.02       3.9       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:08  141196.5      0.02       3.9       0.0 path/genblk1[11].path/path/add_out_reg[38]/D
    0:03:09  141200.2      0.02       3.9       0.0 path/genblk1[14].path/path/add_out_reg[38]/D
    0:03:09  141207.2      0.02       3.9       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:03:09  141212.2      0.02       3.8       0.0 path/genblk1[14].path/path/add_out_reg[38]/D
    0:03:09  141212.7      0.02       3.8       0.0 path/genblk1[9].path/path/add_out_reg[33]/D
    0:03:09  141213.8      0.02       3.7       0.0 path/genblk1[12].path/path/add_out_reg[35]/D
    0:03:09  141219.1      0.02       3.7       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:03:09  141219.7      0.02       3.7       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:03:09  141218.9      0.02       3.7       0.0 path/genblk1[11].path/path/add_out_reg[33]/D
    0:03:09  141223.1      0.02       3.6       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:09  141224.7      0.02       3.6       0.0 path/genblk1[8].path/path/add_out_reg[39]/D
    0:03:09  141229.0      0.02       3.6       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:03:09  141233.5      0.02       3.5       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:03:09  141246.3      0.02       3.4       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:03:10  141251.1      0.02       3.4       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:03:10  141253.2      0.02       3.4       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:03:10  141258.8      0.01       3.3       0.0 path/genblk1[7].path/path/add_out_reg[37]/D
    0:03:10  141264.9      0.01       3.3       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:03:10  141270.7      0.01       3.2       0.0 path/genblk1[5].path/path/add_out_reg[38]/D
    0:03:10  141273.4      0.01       3.2       0.0 path/genblk1[5].path/path/add_out_reg[35]/D
    0:03:10  141276.1      0.01       3.1       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:03:10  141280.8      0.01       3.0       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:10  141283.2      0.01       3.0       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:03:10  141284.6      0.01       3.0       0.0 path/genblk1[9].path/path/add_out_reg[35]/D
    0:03:10  141289.1      0.01       2.9       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:03:10  141296.3      0.01       2.9       0.0 path/genblk1[12].path/path/add_out_reg[35]/D
    0:03:11  141303.5      0.01       2.9       0.0 path/genblk1[4].path/path/add_out_reg[37]/D
    0:03:11  141307.7      0.01       2.9       0.0 path/genblk1[4].path/path/add_out_reg[37]/D
    0:03:11  141308.8      0.01       2.8       0.0 path/genblk1[8].path/path/add_out_reg[39]/D
    0:03:11  141312.0      0.01       2.8       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:03:11  141314.4      0.01       2.8       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:03:11  141318.1      0.01       2.7       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:11  141321.3      0.01       2.7       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:03:11  141326.6      0.01       2.6       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][27]/D
    0:03:11  141331.1      0.01       2.6       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:03:11  141335.6      0.01       2.6       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:03:11  141339.9      0.01       2.5       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:11  141341.5      0.01       2.5       0.0 path/genblk1[9].path/path/add_out_reg[35]/D
    0:03:12  141345.2      0.01       2.5       0.0 path/genblk1[7].path/path/add_out_reg[37]/D
    0:03:12  141350.3      0.01       2.5       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:03:12  141350.0      0.01       2.4       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:12  141359.6      0.01       2.4       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:12  141363.8      0.01       2.3       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:12  141368.4      0.01       2.3       0.0 path/genblk1[11].path/path/add_out_reg[33]/D
    0:03:12  141370.5      0.01       2.2       0.0 path/genblk1[12].path/path/add_out_reg[35]/D
    0:03:12  141377.4      0.01       2.2       0.0 path/genblk1[11].path/path/add_out_reg[33]/D
    0:03:12  141384.3      0.01       2.1       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:12  141387.0      0.01       2.1       0.0 path/genblk1[11].path/path/add_out_reg[33]/D
    0:03:12  141389.6      0.01       2.1       0.0 path/genblk1[12].path/path/add_out_reg[35]/D
    0:03:13  141391.2      0.01       2.1       0.0 path/genblk1[11].path/path/add_out_reg[33]/D
    0:03:13  141394.4      0.01       2.0       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:13  141401.3      0.01       1.9       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:03:13  141404.8      0.01       1.9       0.0 path/genblk1[11].path/path/add_out_reg[33]/D
    0:03:13  141406.1      0.01       1.8       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:03:13  141412.0      0.01       1.8       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:03:13  141417.3      0.01       1.8       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:03:13  141420.5      0.01       1.8       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][32]/D
    0:03:13  141428.7      0.01       1.8       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:13  141432.2      0.01       1.7       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:03:13  141438.6      0.01       1.7       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:03:14  141439.9      0.01       1.7       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:03:14  141447.1      0.01       1.6       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:03:14  141448.4      0.01       1.6       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:14  141452.1      0.01       1.5       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:03:14  141457.2      0.01       1.4       0.0 path/genblk1[14].path/path/add_out_reg[39]/D
    0:03:14  141458.3      0.01       1.4       0.0 path/genblk1[14].path/path/add_out_reg[38]/D
    0:03:14  141461.2      0.01       1.4       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:14  141461.2      0.01       1.3       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:03:14  141460.9      0.01       1.3       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:03:14  141462.5      0.01       1.3       0.0 path/genblk1[11].path/path/add_out_reg[33]/D
    0:03:14  141464.6      0.01       1.3       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:15  141467.0      0.01       1.3       0.0 path/genblk1[11].path/path/add_out_reg[33]/D
    0:03:15  141477.4      0.01       1.3       0.0 path/genblk1[12].path/path/add_out_reg[35]/D
    0:03:15  141480.3      0.01       1.2       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:03:15  141481.1      0.01       1.2       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:15  141488.9      0.01       1.2       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][32]/D
    0:03:15  141488.9      0.01       1.2       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:03:15  141495.2      0.01       1.1       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:03:15  141500.6      0.01       1.1       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:03:15  141503.2      0.01       1.0       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:15  141512.5      0.01       1.0       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:03:15  141515.7      0.01       1.0       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:16  141519.2      0.01       1.0       0.0 path/genblk1[5].path/path/add_out_reg[35]/D
    0:03:16  141521.8      0.01       0.9       0.0 path/genblk1[12].path/path/add_out_reg[35]/D
    0:03:16  141522.6      0.01       0.9       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:03:16  141523.7      0.01       0.9       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:16  141529.6      0.01       0.9       0.0 path/genblk1[8].path/path/add_out_reg[30]/D
    0:03:16  141532.7      0.01       0.9       0.0 path/genblk1[8].path/path/add_out_reg[36]/D
    0:03:16  141537.3      0.01       0.9       0.0 path/genblk1[7].path/path/add_out_reg[38]/D
    0:03:16  141538.3      0.01       0.9       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:03:16  141541.8      0.01       0.9       0.0 path/genblk1[10].path/path/add_out_reg[39]/D
    0:03:16  141549.2      0.01       0.8       0.0 path/genblk1[5].path/path/add_out_reg[35]/D
    0:03:16  141551.4      0.01       0.8       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:16  141553.2      0.01       0.8       0.0 path/genblk1[6].path/path/add_out_reg[29]/D
    0:03:17  141560.1      0.01       0.8       0.0 path/genblk1[14].path/path/add_out_reg[36]/D
    0:03:17  141562.5      0.01       0.7       0.0 path/genblk1[7].path/path/add_out_reg[38]/D
    0:03:17  141565.7      0.01       0.7       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:17  141565.5      0.01       0.7       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][32]/D
    0:03:17  141567.3      0.01       0.7       0.0 path/genblk1[2].path/path/add_out_reg[39]/D
    0:03:17  141571.8      0.00       0.7       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:03:17  141576.6      0.00       0.6       0.0 path/genblk1[11].path/path/add_out_reg[33]/D
    0:03:17  141576.9      0.00       0.6       0.0 path/genblk1[7].path/path/add_out_reg[38]/D
    0:03:17  141583.0      0.00       0.6       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:03:17  141586.2      0.00       0.6       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:17  141592.9      0.00       0.5       0.0 path/genblk1[1].path/path/add_out_reg[38]/D
    0:03:17  141594.7      0.00       0.5       0.0 path/genblk1[12].path/path/add_out_reg[35]/D
    0:03:18  141595.5      0.00       0.4       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][30]/D
    0:03:18  141597.1      0.00       0.4       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][30]/D
    0:03:18  141602.4      0.00       0.4       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:03:18  141603.5      0.00       0.4       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:18  141606.4      0.00       0.4       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:03:18  141610.7      0.00       0.4       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:18  141610.7      0.00       0.3       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:03:18  141612.3      0.00       0.3       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:03:18  141618.1      0.00       0.3       0.0 path/genblk1[11].path/path/add_out_reg[34]/D
    0:03:18  141623.2      0.00       0.3       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:03:18  141630.1      0.00       0.3       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:03:18  141636.2      0.00       0.2       0.0 path/genblk1[14].path/path/add_out_reg[36]/D
    0:03:19  141639.4      0.00       0.2       0.0 path/genblk1[11].path/path/add_out_reg[39]/D
    0:03:19  141642.1      0.00       0.2       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:03:19  141643.1      0.00       0.2       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][30]/D
    0:03:19  141644.2      0.00       0.1       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][30]/D
    0:03:19  141642.3      0.00       0.1       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][30]/D
    0:03:19  141646.1      0.00       0.1       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:03:19  141649.0      0.00       0.1       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][30]/D
    0:03:19  141654.6      0.00       0.1       0.0 path/genblk1[8].path/path/add_out_reg[36]/D
    0:03:19  141658.8      0.00       0.1       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:03:19  141659.9      0.00       0.1       0.0 path/genblk1[8].path/path/add_out_reg[36]/D
    0:03:19  141662.6      0.00       0.0       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:03:20  141661.0      0.00       0.0       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:03:20  141664.7      0.00       0.0       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:20  141665.5      0.00       0.0       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:20  141664.9      0.00       0.0       0.0                          
    0:03:20  141655.4      0.00       0.0       0.0                          
    0:03:20  141616.5      0.00       0.0       0.0                          
    0:03:20  141591.3      0.00       0.0       0.0                          
    0:03:21  141572.6      0.00       0.0       0.0                          
    0:03:21  141549.0      0.00       0.0       0.0                          
    0:03:21  141518.6      0.00       0.0       0.0                          
    0:03:23  141479.0      0.00       0.0       0.0                          
    0:03:23  141423.7      0.00       0.0       0.0                          
    0:03:23  141403.5      0.00       0.0       0.0                          
    0:03:23  141339.4      0.00       0.0       0.0                          
    0:03:24  141222.1      0.00       0.0       0.0                          
    0:03:24  141101.6      0.00       0.0       0.0                          
    0:03:25  140977.1      0.00       0.0       0.0                          
    0:03:25  140865.9      0.00       0.0       0.0                          
    0:03:26  140736.6      0.00       0.0       0.0                          
    0:03:26  140606.5      0.00       0.0       0.0                          
    0:03:27  140478.1      0.00       0.0       0.0                          
    0:03:27  140415.0      0.00       0.0       0.0                          
    0:03:27  140369.3      0.00       0.0       0.0                          
    0:03:27  140304.9      0.00       0.0       0.0                          
    0:03:28  140229.6      0.00       0.0       0.0                          
    0:03:28  140179.6      0.00       0.0       0.0                          
    0:03:28  140164.4      0.00       0.0       0.0                          
    0:03:28  140159.7      0.00       0.0       0.0                          
    0:03:28  140144.5      0.00       0.0       0.0                          
    0:03:28  140138.9      0.00       0.0       0.0                          
    0:03:29  140100.6      0.00       0.0       0.0                          
    0:03:30  140045.5      0.00       0.0       0.0                          
    0:03:30  140002.4      0.00       0.0       0.0                          
    0:03:31  139991.5      0.00       0.0       0.0                          
    0:03:31  139989.9      0.00       0.0       0.0                          
    0:03:31  139983.8      0.00       0.0       0.0                          
    0:03:31  139979.6      0.00       0.0       0.0                          
    0:03:32  139975.6      0.00       0.0       0.0                          
    0:03:32  139969.7      0.00       0.0       0.0                          
    0:03:32  139965.7      0.00       0.0       0.0                          
    0:03:32  139962.3      0.00       0.0       0.0                          
    0:03:32  139949.2      0.00       0.0       0.0                          
    0:03:33  139943.4      0.00       0.0       0.0                          
    0:03:33  139930.1      0.00       0.0       0.0                          
    0:03:35  139929.6      0.00       0.0       0.0                          
    0:03:36  139799.0      0.06       3.3       0.0                          
    0:03:36  139796.0      0.06       3.3       0.0                          
    0:03:36  139796.0      0.06       3.3       0.0                          
    0:03:36  139796.0      0.06       3.3       0.0                          
    0:03:36  139796.0      0.06       3.3       0.0                          
    0:03:36  139796.0      0.06       3.3       0.0                          
    0:03:36  139796.0      0.06       3.3       0.0                          
    0:03:36  139811.2      0.00       0.3       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:03:37  139879.0      0.00       0.1       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:03:37  139881.2      0.00       0.1       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:03:37  139883.3      0.00       0.1       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:37  139885.7      0.00       0.1       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:03:37  139891.0      0.00       0.0       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:03:37  139896.8      0.00       0.0       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][30]/D
    0:03:37  139903.2      0.00       0.0       0.0 path/genblk1[11].path/path/add_out_reg[37]/D
    0:03:37  139905.9      0.00       0.0       0.0 path/genblk1[10].path/path/add_out_reg[34]/D
    0:03:38  139911.5      0.00       0.0       0.0 path/genblk1[12].path/path/add_out_reg[35]/D
    0:03:38  139914.4      0.00       0.0       0.0 path/genblk1[6].path/path/add_out_reg[29]/D
    0:03:38  139917.6      0.00       0.0       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:03:38  139922.1      0.00       0.0       0.0 path/genblk1[9].path/path/add_out_reg[35]/D
    0:03:38  139927.2      0.00       0.0       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:03:38  139933.0      0.00       0.0       0.0 path/genblk1[10].path/path/add_out_reg[31]/D
    0:03:38  139934.9      0.00       0.0       0.0 path/genblk1[6].path/path/add_out_reg[29]/D
    0:03:39  139935.1      0.00       0.0       0.0                          
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'mvm_16_16_20_0' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'path/genblk1[1].path/genblk1.Vec_y_Mem/Incr/clk': 14407 load(s), 1 driver(s)
1
report_area
 
****************************************
Report : area
Design : mvm_16_16_20_0
Version: J-2014.09-SP5-2
Date   : Mon Nov 30 04:44:30 2015
****************************************

Information: Updating design information... (UID-85)
Warning: Design 'mvm_16_16_20_0' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)

Number of ports:                           66
Number of nets:                            66
Number of cells:                            1
Number of combinational cells:              0
Number of sequential cells:                 0
Number of macros/black boxes:               0
Number of buf/inv:                          0
Number of references:                       1

Combinational area:              72420.362293
Buf/Inv area:                     5058.788007
Noncombinational area:           67514.787664
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                139935.149957
Total area:                 undefined
1
report_power
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -analysis_effort low
Design : mvm_16_16_20_0
Version: J-2014.09-SP5-2
Date   : Mon Nov 30 04:44:37 2015
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
mvm_16_16_20_0         5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  =  40.6664 mW   (87%)
  Net Switching Power  =   6.2160 mW   (13%)
                         ---------
Total Dynamic Power    =  46.8825 mW  (100%)

Cell Leakage Power     =   2.9256 mW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register       3.7436e+04          661.6107        1.1360e+06        3.9234e+04  (  78.77%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational  3.2302e+03        5.5544e+03        1.7896e+06        1.0574e+04  (  21.23%)
--------------------------------------------------------------------------------------------------
Total          4.0666e+04 uW     6.2160e+03 uW     2.9256e+06 nW     4.9808e+04 uW
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : mvm_16_16_20_0
Version: J-2014.09-SP5-2
Date   : Mon Nov 30 04:44:38 2015
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: path/genblk1[1].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: path/genblk1[1].path/path/add_out_reg[35]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_16_16_20_0     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  path/genblk1[1].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[5]/CK (DFF_X1)
                                                          0.00 #     0.00 r
  path/genblk1[1].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[5]/Q (DFF_X1)
                                                          0.09       0.09 r
  path/genblk1[1].path/Mat_a_Mem/Mem/data_out_tri[5]/Z (TBUF_X2)
                                                          0.13       0.21 f
  path/genblk1[1].path/Mat_a_Mem/Mem/data_out[5] (memory_b20_SIZE16_LOGSIZE4_30)
                                                          0.00       0.21 f
  path/genblk1[1].path/Mat_a_Mem/data_out[5] (seqMemory_b20_SIZE16_30)
                                                          0.00       0.21 f
  path/genblk1[1].path/path/in0[5] (mac_b20_g0_15)        0.00       0.21 f
  path/genblk1[1].path/path/mult_21/a[5] (mac_b20_g0_15_DW_mult_tc_1)
                                                          0.00       0.21 f
  path/genblk1[1].path/path/mult_21/U2142/Z (XOR2_X1)     0.08       0.29 f
  path/genblk1[1].path/path/mult_21/U1715/ZN (NAND2_X1)
                                                          0.04       0.33 r
  path/genblk1[1].path/path/mult_21/U1187/Z (BUF_X1)      0.05       0.38 r
  path/genblk1[1].path/path/mult_21/U1568/ZN (OAI22_X1)
                                                          0.04       0.42 f
  path/genblk1[1].path/path/mult_21/U566/CO (FA_X1)       0.11       0.53 f
  path/genblk1[1].path/path/mult_21/U555/CO (FA_X1)       0.11       0.64 f
  path/genblk1[1].path/path/mult_21/U545/CO (FA_X1)       0.10       0.74 f
  path/genblk1[1].path/path/mult_21/U537/CO (FA_X1)       0.09       0.83 f
  path/genblk1[1].path/path/mult_21/U529/S (FA_X1)        0.14       0.98 r
  path/genblk1[1].path/path/mult_21/U1406/ZN (NOR2_X1)
                                                          0.03       1.01 f
  path/genblk1[1].path/path/mult_21/U1755/ZN (NOR2_X1)
                                                          0.08       1.09 r
  path/genblk1[1].path/path/mult_21/U1343/ZN (NAND2_X1)
                                                          0.04       1.13 f
  path/genblk1[1].path/path/mult_21/U1342/Z (BUF_X2)      0.05       1.18 f
  path/genblk1[1].path/path/mult_21/U1977/ZN (NOR2_X1)
                                                          0.05       1.23 r
  path/genblk1[1].path/path/mult_21/U2134/ZN (AOI21_X1)
                                                          0.03       1.26 f
  path/genblk1[1].path/path/mult_21/U1261/ZN (XNOR2_X1)
                                                          0.06       1.32 f
  path/genblk1[1].path/path/mult_21/product[30] (mac_b20_g0_15_DW_mult_tc_1)
                                                          0.00       1.32 f
  path/genblk1[1].path/path/add_27/A[30] (mac_b20_g0_15_DW01_add_2)
                                                          0.00       1.32 f
  path/genblk1[1].path/path/add_27/U672/ZN (NAND2_X1)     0.03       1.35 r
  path/genblk1[1].path/path/add_27/U671/ZN (INV_X1)       0.02       1.37 f
  path/genblk1[1].path/path/add_27/U600/ZN (AOI21_X1)     0.06       1.43 r
  path/genblk1[1].path/path/add_27/U424/ZN (OAI21_X1)     0.04       1.47 f
  path/genblk1[1].path/path/add_27/U451/ZN (AOI21_X1)     0.05       1.53 r
  path/genblk1[1].path/path/add_27/U453/ZN (OAI21_X1)     0.05       1.57 f
  path/genblk1[1].path/path/add_27/U757/ZN (AOI21_X1)     0.05       1.62 r
  path/genblk1[1].path/path/add_27/U449/ZN (XNOR2_X1)     0.06       1.68 r
  path/genblk1[1].path/path/add_27/SUM[35] (mac_b20_g0_15_DW01_add_2)
                                                          0.00       1.68 r
  path/genblk1[1].path/path/U14/ZN (INV_X1)               0.02       1.71 f
  path/genblk1[1].path/path/U15/ZN (NOR2_X1)              0.04       1.75 r
  path/genblk1[1].path/path/add_out_reg[35]/D (DFF_X1)
                                                          0.01       1.76 r
  data arrival time                                                  1.76

  clock clk (rise edge)                                   1.79       1.79
  clock network delay (ideal)                             0.00       1.79
  path/genblk1[1].path/path/add_out_reg[35]/CK (DFF_X1)
                                                          0.00       1.79 r
  library setup time                                     -0.03       1.76
  data required time                                                 1.76
  --------------------------------------------------------------------------
  data required time                                                 1.76
  data arrival time                                                 -1.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


1
write -f verilog $TOP_MOD_NAME -output gates.v -hierarchy
Writing verilog file '/home/home5/lfolkerts/ese507/Project2/Project3/src/tmp/gates.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 15 nets to module multipath_k16_p16_b20_g0 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
quit

Thank you...
