begin_unit|revision:0.9.5;language:C;cregit-version:0.0.1
begin_comment
comment|/* A Bison parser, made by GNU Bison 2.1.  */
end_comment

begin_comment
comment|/* Skeleton parser for Yacc-like parsing with Bison,    Copyright (C) 1984, 1989, 1990, 2000, 2001, 2002, 2003, 2004, 2005 Free Software Foundation, Inc.     This program is free software; you can redistribute it and/or modify    it under the terms of the GNU General Public License as published by    the Free Software Foundation; either version 2, or (at your option)    any later version.     This program is distributed in the hope that it will be useful,    but WITHOUT ANY WARRANTY; without even the implied warranty of    MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the    GNU General Public License for more details.     You should have received a copy of the GNU General Public License    along with this program; if not, write to the Free Software    Foundation, Inc., 51 Franklin Street, Fifth Floor,    Boston, MA 02110-1301, USA.  */
end_comment

begin_comment
comment|/* As a special exception, when this file is copied by Bison into a    Bison output file, you may use that output file without restriction.    This special exception was added by the Free Software Foundation    in version 1.24 of Bison.  */
end_comment

begin_comment
comment|/* Written by Richard Stallman by simplifying the original so called    ``semantic'' parser.  */
end_comment

begin_comment
comment|/* All symbols defined below should begin with yy or YY, to avoid    infringing on user name space.  This should be done even for local    variables, as they might otherwise be expanded by user macros.    There are some unavoidable exceptions within include files to    define necessary library symbols; they are noted "INFRINGES ON    USER NAME SPACE" below.  */
end_comment

begin_comment
comment|/* Identify Bison output.  */
end_comment

begin_define
define|#
directive|define
name|YYBISON
value|1
end_define

begin_comment
comment|/* Bison version.  */
end_comment

begin_define
define|#
directive|define
name|YYBISON_VERSION
value|"2.1"
end_define

begin_comment
comment|/* Skeleton name.  */
end_comment

begin_define
define|#
directive|define
name|YYSKELETON_NAME
value|"yacc.c"
end_define

begin_comment
comment|/* Pure parsers.  */
end_comment

begin_define
define|#
directive|define
name|YYPURE
value|0
end_define

begin_comment
comment|/* Using locations.  */
end_comment

begin_define
define|#
directive|define
name|YYLSP_NEEDED
value|0
end_define

begin_comment
comment|/* Tokens.  */
end_comment

begin_ifndef
ifndef|#
directive|ifndef
name|YYTOKENTYPE
end_ifndef

begin_define
define|#
directive|define
name|YYTOKENTYPE
end_define

begin_comment
comment|/* Put the tokens into the symbol table, so that GDB and other debuggers       know about them.  */
end_comment

begin_enum
enum|enum
name|yytokentype
block|{
name|BYTEOP16P
init|=
literal|258
block|,
name|BYTEOP16M
init|=
literal|259
block|,
name|BYTEOP1P
init|=
literal|260
block|,
name|BYTEOP2P
init|=
literal|261
block|,
name|BYTEOP2M
init|=
literal|262
block|,
name|BYTEOP3P
init|=
literal|263
block|,
name|BYTEUNPACK
init|=
literal|264
block|,
name|BYTEPACK
init|=
literal|265
block|,
name|PACK
init|=
literal|266
block|,
name|SAA
init|=
literal|267
block|,
name|ALIGN8
init|=
literal|268
block|,
name|ALIGN16
init|=
literal|269
block|,
name|ALIGN24
init|=
literal|270
block|,
name|VIT_MAX
init|=
literal|271
block|,
name|EXTRACT
init|=
literal|272
block|,
name|DEPOSIT
init|=
literal|273
block|,
name|EXPADJ
init|=
literal|274
block|,
name|SEARCH
init|=
literal|275
block|,
name|ONES
init|=
literal|276
block|,
name|SIGN
init|=
literal|277
block|,
name|SIGNBITS
init|=
literal|278
block|,
name|LINK
init|=
literal|279
block|,
name|UNLINK
init|=
literal|280
block|,
name|REG
init|=
literal|281
block|,
name|PC
init|=
literal|282
block|,
name|CCREG
init|=
literal|283
block|,
name|BYTE_DREG
init|=
literal|284
block|,
name|REG_A_DOUBLE_ZERO
init|=
literal|285
block|,
name|REG_A_DOUBLE_ONE
init|=
literal|286
block|,
name|A_ZERO_DOT_L
init|=
literal|287
block|,
name|A_ZERO_DOT_H
init|=
literal|288
block|,
name|A_ONE_DOT_L
init|=
literal|289
block|,
name|A_ONE_DOT_H
init|=
literal|290
block|,
name|HALF_REG
init|=
literal|291
block|,
name|NOP
init|=
literal|292
block|,
name|RTI
init|=
literal|293
block|,
name|RTS
init|=
literal|294
block|,
name|RTX
init|=
literal|295
block|,
name|RTN
init|=
literal|296
block|,
name|RTE
init|=
literal|297
block|,
name|HLT
init|=
literal|298
block|,
name|IDLE
init|=
literal|299
block|,
name|STI
init|=
literal|300
block|,
name|CLI
init|=
literal|301
block|,
name|CSYNC
init|=
literal|302
block|,
name|SSYNC
init|=
literal|303
block|,
name|EMUEXCPT
init|=
literal|304
block|,
name|RAISE
init|=
literal|305
block|,
name|EXCPT
init|=
literal|306
block|,
name|LSETUP
init|=
literal|307
block|,
name|LOOP
init|=
literal|308
block|,
name|LOOP_BEGIN
init|=
literal|309
block|,
name|LOOP_END
init|=
literal|310
block|,
name|DISALGNEXCPT
init|=
literal|311
block|,
name|JUMP
init|=
literal|312
block|,
name|JUMP_DOT_S
init|=
literal|313
block|,
name|JUMP_DOT_L
init|=
literal|314
block|,
name|CALL
init|=
literal|315
block|,
name|ABORT
init|=
literal|316
block|,
name|NOT
init|=
literal|317
block|,
name|TILDA
init|=
literal|318
block|,
name|BANG
init|=
literal|319
block|,
name|AMPERSAND
init|=
literal|320
block|,
name|BAR
init|=
literal|321
block|,
name|PERCENT
init|=
literal|322
block|,
name|CARET
init|=
literal|323
block|,
name|BXOR
init|=
literal|324
block|,
name|MINUS
init|=
literal|325
block|,
name|PLUS
init|=
literal|326
block|,
name|STAR
init|=
literal|327
block|,
name|SLASH
init|=
literal|328
block|,
name|NEG
init|=
literal|329
block|,
name|MIN
init|=
literal|330
block|,
name|MAX
init|=
literal|331
block|,
name|ABS
init|=
literal|332
block|,
name|DOUBLE_BAR
init|=
literal|333
block|,
name|_PLUS_BAR_PLUS
init|=
literal|334
block|,
name|_PLUS_BAR_MINUS
init|=
literal|335
block|,
name|_MINUS_BAR_PLUS
init|=
literal|336
block|,
name|_MINUS_BAR_MINUS
init|=
literal|337
block|,
name|_MINUS_MINUS
init|=
literal|338
block|,
name|_PLUS_PLUS
init|=
literal|339
block|,
name|SHIFT
init|=
literal|340
block|,
name|LSHIFT
init|=
literal|341
block|,
name|ASHIFT
init|=
literal|342
block|,
name|BXORSHIFT
init|=
literal|343
block|,
name|_GREATER_GREATER_GREATER_THAN_ASSIGN
init|=
literal|344
block|,
name|ROT
init|=
literal|345
block|,
name|LESS_LESS
init|=
literal|346
block|,
name|GREATER_GREATER
init|=
literal|347
block|,
name|_GREATER_GREATER_GREATER
init|=
literal|348
block|,
name|_LESS_LESS_ASSIGN
init|=
literal|349
block|,
name|_GREATER_GREATER_ASSIGN
init|=
literal|350
block|,
name|DIVS
init|=
literal|351
block|,
name|DIVQ
init|=
literal|352
block|,
name|ASSIGN
init|=
literal|353
block|,
name|_STAR_ASSIGN
init|=
literal|354
block|,
name|_BAR_ASSIGN
init|=
literal|355
block|,
name|_CARET_ASSIGN
init|=
literal|356
block|,
name|_AMPERSAND_ASSIGN
init|=
literal|357
block|,
name|_MINUS_ASSIGN
init|=
literal|358
block|,
name|_PLUS_ASSIGN
init|=
literal|359
block|,
name|_ASSIGN_BANG
init|=
literal|360
block|,
name|_LESS_THAN_ASSIGN
init|=
literal|361
block|,
name|_ASSIGN_ASSIGN
init|=
literal|362
block|,
name|GE
init|=
literal|363
block|,
name|LT
init|=
literal|364
block|,
name|LE
init|=
literal|365
block|,
name|GT
init|=
literal|366
block|,
name|LESS_THAN
init|=
literal|367
block|,
name|FLUSHINV
init|=
literal|368
block|,
name|FLUSH
init|=
literal|369
block|,
name|IFLUSH
init|=
literal|370
block|,
name|PREFETCH
init|=
literal|371
block|,
name|PRNT
init|=
literal|372
block|,
name|OUTC
init|=
literal|373
block|,
name|WHATREG
init|=
literal|374
block|,
name|TESTSET
init|=
literal|375
block|,
name|ASL
init|=
literal|376
block|,
name|ASR
init|=
literal|377
block|,
name|B
init|=
literal|378
block|,
name|W
init|=
literal|379
block|,
name|NS
init|=
literal|380
block|,
name|S
init|=
literal|381
block|,
name|CO
init|=
literal|382
block|,
name|SCO
init|=
literal|383
block|,
name|TH
init|=
literal|384
block|,
name|TL
init|=
literal|385
block|,
name|BP
init|=
literal|386
block|,
name|BREV
init|=
literal|387
block|,
name|X
init|=
literal|388
block|,
name|Z
init|=
literal|389
block|,
name|M
init|=
literal|390
block|,
name|MMOD
init|=
literal|391
block|,
name|R
init|=
literal|392
block|,
name|RND
init|=
literal|393
block|,
name|RNDL
init|=
literal|394
block|,
name|RNDH
init|=
literal|395
block|,
name|RND12
init|=
literal|396
block|,
name|RND20
init|=
literal|397
block|,
name|V
init|=
literal|398
block|,
name|LO
init|=
literal|399
block|,
name|HI
init|=
literal|400
block|,
name|BITTGL
init|=
literal|401
block|,
name|BITCLR
init|=
literal|402
block|,
name|BITSET
init|=
literal|403
block|,
name|BITTST
init|=
literal|404
block|,
name|BITMUX
init|=
literal|405
block|,
name|DBGAL
init|=
literal|406
block|,
name|DBGAH
init|=
literal|407
block|,
name|DBGHALT
init|=
literal|408
block|,
name|DBG
init|=
literal|409
block|,
name|DBGA
init|=
literal|410
block|,
name|DBGCMPLX
init|=
literal|411
block|,
name|IF
init|=
literal|412
block|,
name|COMMA
init|=
literal|413
block|,
name|BY
init|=
literal|414
block|,
name|COLON
init|=
literal|415
block|,
name|SEMICOLON
init|=
literal|416
block|,
name|RPAREN
init|=
literal|417
block|,
name|LPAREN
init|=
literal|418
block|,
name|LBRACK
init|=
literal|419
block|,
name|RBRACK
init|=
literal|420
block|,
name|STATUS_REG
init|=
literal|421
block|,
name|MNOP
init|=
literal|422
block|,
name|SYMBOL
init|=
literal|423
block|,
name|NUMBER
init|=
literal|424
block|,
name|GOT
init|=
literal|425
block|,
name|GOT17M4
init|=
literal|426
block|,
name|FUNCDESC_GOT17M4
init|=
literal|427
block|,
name|AT
init|=
literal|428
block|,
name|PLTPC
init|=
literal|429
block|}
enum|;
end_enum

begin_endif
endif|#
directive|endif
end_endif

begin_comment
comment|/* Tokens.  */
end_comment

begin_define
define|#
directive|define
name|BYTEOP16P
value|258
end_define

begin_define
define|#
directive|define
name|BYTEOP16M
value|259
end_define

begin_define
define|#
directive|define
name|BYTEOP1P
value|260
end_define

begin_define
define|#
directive|define
name|BYTEOP2P
value|261
end_define

begin_define
define|#
directive|define
name|BYTEOP2M
value|262
end_define

begin_define
define|#
directive|define
name|BYTEOP3P
value|263
end_define

begin_define
define|#
directive|define
name|BYTEUNPACK
value|264
end_define

begin_define
define|#
directive|define
name|BYTEPACK
value|265
end_define

begin_define
define|#
directive|define
name|PACK
value|266
end_define

begin_define
define|#
directive|define
name|SAA
value|267
end_define

begin_define
define|#
directive|define
name|ALIGN8
value|268
end_define

begin_define
define|#
directive|define
name|ALIGN16
value|269
end_define

begin_define
define|#
directive|define
name|ALIGN24
value|270
end_define

begin_define
define|#
directive|define
name|VIT_MAX
value|271
end_define

begin_define
define|#
directive|define
name|EXTRACT
value|272
end_define

begin_define
define|#
directive|define
name|DEPOSIT
value|273
end_define

begin_define
define|#
directive|define
name|EXPADJ
value|274
end_define

begin_define
define|#
directive|define
name|SEARCH
value|275
end_define

begin_define
define|#
directive|define
name|ONES
value|276
end_define

begin_define
define|#
directive|define
name|SIGN
value|277
end_define

begin_define
define|#
directive|define
name|SIGNBITS
value|278
end_define

begin_define
define|#
directive|define
name|LINK
value|279
end_define

begin_define
define|#
directive|define
name|UNLINK
value|280
end_define

begin_define
define|#
directive|define
name|REG
value|281
end_define

begin_define
define|#
directive|define
name|PC
value|282
end_define

begin_define
define|#
directive|define
name|CCREG
value|283
end_define

begin_define
define|#
directive|define
name|BYTE_DREG
value|284
end_define

begin_define
define|#
directive|define
name|REG_A_DOUBLE_ZERO
value|285
end_define

begin_define
define|#
directive|define
name|REG_A_DOUBLE_ONE
value|286
end_define

begin_define
define|#
directive|define
name|A_ZERO_DOT_L
value|287
end_define

begin_define
define|#
directive|define
name|A_ZERO_DOT_H
value|288
end_define

begin_define
define|#
directive|define
name|A_ONE_DOT_L
value|289
end_define

begin_define
define|#
directive|define
name|A_ONE_DOT_H
value|290
end_define

begin_define
define|#
directive|define
name|HALF_REG
value|291
end_define

begin_define
define|#
directive|define
name|NOP
value|292
end_define

begin_define
define|#
directive|define
name|RTI
value|293
end_define

begin_define
define|#
directive|define
name|RTS
value|294
end_define

begin_define
define|#
directive|define
name|RTX
value|295
end_define

begin_define
define|#
directive|define
name|RTN
value|296
end_define

begin_define
define|#
directive|define
name|RTE
value|297
end_define

begin_define
define|#
directive|define
name|HLT
value|298
end_define

begin_define
define|#
directive|define
name|IDLE
value|299
end_define

begin_define
define|#
directive|define
name|STI
value|300
end_define

begin_define
define|#
directive|define
name|CLI
value|301
end_define

begin_define
define|#
directive|define
name|CSYNC
value|302
end_define

begin_define
define|#
directive|define
name|SSYNC
value|303
end_define

begin_define
define|#
directive|define
name|EMUEXCPT
value|304
end_define

begin_define
define|#
directive|define
name|RAISE
value|305
end_define

begin_define
define|#
directive|define
name|EXCPT
value|306
end_define

begin_define
define|#
directive|define
name|LSETUP
value|307
end_define

begin_define
define|#
directive|define
name|LOOP
value|308
end_define

begin_define
define|#
directive|define
name|LOOP_BEGIN
value|309
end_define

begin_define
define|#
directive|define
name|LOOP_END
value|310
end_define

begin_define
define|#
directive|define
name|DISALGNEXCPT
value|311
end_define

begin_define
define|#
directive|define
name|JUMP
value|312
end_define

begin_define
define|#
directive|define
name|JUMP_DOT_S
value|313
end_define

begin_define
define|#
directive|define
name|JUMP_DOT_L
value|314
end_define

begin_define
define|#
directive|define
name|CALL
value|315
end_define

begin_define
define|#
directive|define
name|ABORT
value|316
end_define

begin_define
define|#
directive|define
name|NOT
value|317
end_define

begin_define
define|#
directive|define
name|TILDA
value|318
end_define

begin_define
define|#
directive|define
name|BANG
value|319
end_define

begin_define
define|#
directive|define
name|AMPERSAND
value|320
end_define

begin_define
define|#
directive|define
name|BAR
value|321
end_define

begin_define
define|#
directive|define
name|PERCENT
value|322
end_define

begin_define
define|#
directive|define
name|CARET
value|323
end_define

begin_define
define|#
directive|define
name|BXOR
value|324
end_define

begin_define
define|#
directive|define
name|MINUS
value|325
end_define

begin_define
define|#
directive|define
name|PLUS
value|326
end_define

begin_define
define|#
directive|define
name|STAR
value|327
end_define

begin_define
define|#
directive|define
name|SLASH
value|328
end_define

begin_define
define|#
directive|define
name|NEG
value|329
end_define

begin_define
define|#
directive|define
name|MIN
value|330
end_define

begin_define
define|#
directive|define
name|MAX
value|331
end_define

begin_define
define|#
directive|define
name|ABS
value|332
end_define

begin_define
define|#
directive|define
name|DOUBLE_BAR
value|333
end_define

begin_define
define|#
directive|define
name|_PLUS_BAR_PLUS
value|334
end_define

begin_define
define|#
directive|define
name|_PLUS_BAR_MINUS
value|335
end_define

begin_define
define|#
directive|define
name|_MINUS_BAR_PLUS
value|336
end_define

begin_define
define|#
directive|define
name|_MINUS_BAR_MINUS
value|337
end_define

begin_define
define|#
directive|define
name|_MINUS_MINUS
value|338
end_define

begin_define
define|#
directive|define
name|_PLUS_PLUS
value|339
end_define

begin_define
define|#
directive|define
name|SHIFT
value|340
end_define

begin_define
define|#
directive|define
name|LSHIFT
value|341
end_define

begin_define
define|#
directive|define
name|ASHIFT
value|342
end_define

begin_define
define|#
directive|define
name|BXORSHIFT
value|343
end_define

begin_define
define|#
directive|define
name|_GREATER_GREATER_GREATER_THAN_ASSIGN
value|344
end_define

begin_define
define|#
directive|define
name|ROT
value|345
end_define

begin_define
define|#
directive|define
name|LESS_LESS
value|346
end_define

begin_define
define|#
directive|define
name|GREATER_GREATER
value|347
end_define

begin_define
define|#
directive|define
name|_GREATER_GREATER_GREATER
value|348
end_define

begin_define
define|#
directive|define
name|_LESS_LESS_ASSIGN
value|349
end_define

begin_define
define|#
directive|define
name|_GREATER_GREATER_ASSIGN
value|350
end_define

begin_define
define|#
directive|define
name|DIVS
value|351
end_define

begin_define
define|#
directive|define
name|DIVQ
value|352
end_define

begin_define
define|#
directive|define
name|ASSIGN
value|353
end_define

begin_define
define|#
directive|define
name|_STAR_ASSIGN
value|354
end_define

begin_define
define|#
directive|define
name|_BAR_ASSIGN
value|355
end_define

begin_define
define|#
directive|define
name|_CARET_ASSIGN
value|356
end_define

begin_define
define|#
directive|define
name|_AMPERSAND_ASSIGN
value|357
end_define

begin_define
define|#
directive|define
name|_MINUS_ASSIGN
value|358
end_define

begin_define
define|#
directive|define
name|_PLUS_ASSIGN
value|359
end_define

begin_define
define|#
directive|define
name|_ASSIGN_BANG
value|360
end_define

begin_define
define|#
directive|define
name|_LESS_THAN_ASSIGN
value|361
end_define

begin_define
define|#
directive|define
name|_ASSIGN_ASSIGN
value|362
end_define

begin_define
define|#
directive|define
name|GE
value|363
end_define

begin_define
define|#
directive|define
name|LT
value|364
end_define

begin_define
define|#
directive|define
name|LE
value|365
end_define

begin_define
define|#
directive|define
name|GT
value|366
end_define

begin_define
define|#
directive|define
name|LESS_THAN
value|367
end_define

begin_define
define|#
directive|define
name|FLUSHINV
value|368
end_define

begin_define
define|#
directive|define
name|FLUSH
value|369
end_define

begin_define
define|#
directive|define
name|IFLUSH
value|370
end_define

begin_define
define|#
directive|define
name|PREFETCH
value|371
end_define

begin_define
define|#
directive|define
name|PRNT
value|372
end_define

begin_define
define|#
directive|define
name|OUTC
value|373
end_define

begin_define
define|#
directive|define
name|WHATREG
value|374
end_define

begin_define
define|#
directive|define
name|TESTSET
value|375
end_define

begin_define
define|#
directive|define
name|ASL
value|376
end_define

begin_define
define|#
directive|define
name|ASR
value|377
end_define

begin_define
define|#
directive|define
name|B
value|378
end_define

begin_define
define|#
directive|define
name|W
value|379
end_define

begin_define
define|#
directive|define
name|NS
value|380
end_define

begin_define
define|#
directive|define
name|S
value|381
end_define

begin_define
define|#
directive|define
name|CO
value|382
end_define

begin_define
define|#
directive|define
name|SCO
value|383
end_define

begin_define
define|#
directive|define
name|TH
value|384
end_define

begin_define
define|#
directive|define
name|TL
value|385
end_define

begin_define
define|#
directive|define
name|BP
value|386
end_define

begin_define
define|#
directive|define
name|BREV
value|387
end_define

begin_define
define|#
directive|define
name|X
value|388
end_define

begin_define
define|#
directive|define
name|Z
value|389
end_define

begin_define
define|#
directive|define
name|M
value|390
end_define

begin_define
define|#
directive|define
name|MMOD
value|391
end_define

begin_define
define|#
directive|define
name|R
value|392
end_define

begin_define
define|#
directive|define
name|RND
value|393
end_define

begin_define
define|#
directive|define
name|RNDL
value|394
end_define

begin_define
define|#
directive|define
name|RNDH
value|395
end_define

begin_define
define|#
directive|define
name|RND12
value|396
end_define

begin_define
define|#
directive|define
name|RND20
value|397
end_define

begin_define
define|#
directive|define
name|V
value|398
end_define

begin_define
define|#
directive|define
name|LO
value|399
end_define

begin_define
define|#
directive|define
name|HI
value|400
end_define

begin_define
define|#
directive|define
name|BITTGL
value|401
end_define

begin_define
define|#
directive|define
name|BITCLR
value|402
end_define

begin_define
define|#
directive|define
name|BITSET
value|403
end_define

begin_define
define|#
directive|define
name|BITTST
value|404
end_define

begin_define
define|#
directive|define
name|BITMUX
value|405
end_define

begin_define
define|#
directive|define
name|DBGAL
value|406
end_define

begin_define
define|#
directive|define
name|DBGAH
value|407
end_define

begin_define
define|#
directive|define
name|DBGHALT
value|408
end_define

begin_define
define|#
directive|define
name|DBG
value|409
end_define

begin_define
define|#
directive|define
name|DBGA
value|410
end_define

begin_define
define|#
directive|define
name|DBGCMPLX
value|411
end_define

begin_define
define|#
directive|define
name|IF
value|412
end_define

begin_define
define|#
directive|define
name|COMMA
value|413
end_define

begin_define
define|#
directive|define
name|BY
value|414
end_define

begin_define
define|#
directive|define
name|COLON
value|415
end_define

begin_define
define|#
directive|define
name|SEMICOLON
value|416
end_define

begin_define
define|#
directive|define
name|RPAREN
value|417
end_define

begin_define
define|#
directive|define
name|LPAREN
value|418
end_define

begin_define
define|#
directive|define
name|LBRACK
value|419
end_define

begin_define
define|#
directive|define
name|RBRACK
value|420
end_define

begin_define
define|#
directive|define
name|STATUS_REG
value|421
end_define

begin_define
define|#
directive|define
name|MNOP
value|422
end_define

begin_define
define|#
directive|define
name|SYMBOL
value|423
end_define

begin_define
define|#
directive|define
name|NUMBER
value|424
end_define

begin_define
define|#
directive|define
name|GOT
value|425
end_define

begin_define
define|#
directive|define
name|GOT17M4
value|426
end_define

begin_define
define|#
directive|define
name|FUNCDESC_GOT17M4
value|427
end_define

begin_define
define|#
directive|define
name|AT
value|428
end_define

begin_define
define|#
directive|define
name|PLTPC
value|429
end_define

begin_comment
comment|/* Copy the first part of user declarations.  */
end_comment

begin_line
line|#
directive|line
number|21
file|"bfin-parse.y"
end_line

begin_include
include|#
directive|include
file|<stdio.h>
end_include

begin_include
include|#
directive|include
file|<stdarg.h>
end_include

begin_include
include|#
directive|include
file|<obstack.h>
end_include

begin_include
include|#
directive|include
file|"bfin-aux.h"
end_include

begin_comment
comment|// opcode generating auxiliaries
end_comment

begin_include
include|#
directive|include
file|"libbfd.h"
end_include

begin_include
include|#
directive|include
file|"elf/common.h"
end_include

begin_include
include|#
directive|include
file|"elf/bfin.h"
end_include

begin_define
define|#
directive|define
name|DSP32ALU
parameter_list|(
name|aopcde
parameter_list|,
name|HL
parameter_list|,
name|dst1
parameter_list|,
name|dst0
parameter_list|,
name|src0
parameter_list|,
name|src1
parameter_list|,
name|s
parameter_list|,
name|x
parameter_list|,
name|aop
parameter_list|)
define|\
value|bfin_gen_dsp32alu (HL, aopcde, aop, s, x, dst0, dst1, src0, src1)
end_define

begin_define
define|#
directive|define
name|DSP32MAC
parameter_list|(
name|op1
parameter_list|,
name|MM
parameter_list|,
name|mmod
parameter_list|,
name|w1
parameter_list|,
name|P
parameter_list|,
name|h01
parameter_list|,
name|h11
parameter_list|,
name|h00
parameter_list|,
name|h10
parameter_list|,
name|dst
parameter_list|,
name|op0
parameter_list|,
name|src0
parameter_list|,
name|src1
parameter_list|,
name|w0
parameter_list|)
define|\
value|bfin_gen_dsp32mac (op1, MM, mmod, w1, P, h01, h11, h00, h10, op0, \ 	                   dst, src0, src1, w0)
end_define

begin_define
define|#
directive|define
name|DSP32MULT
parameter_list|(
name|op1
parameter_list|,
name|MM
parameter_list|,
name|mmod
parameter_list|,
name|w1
parameter_list|,
name|P
parameter_list|,
name|h01
parameter_list|,
name|h11
parameter_list|,
name|h00
parameter_list|,
name|h10
parameter_list|,
name|dst
parameter_list|,
name|op0
parameter_list|,
name|src0
parameter_list|,
name|src1
parameter_list|,
name|w0
parameter_list|)
define|\
value|bfin_gen_dsp32mult (op1, MM, mmod, w1, P, h01, h11, h00, h10, op0, \ 	                    dst, src0, src1, w0)
end_define

begin_define
define|#
directive|define
name|DSP32SHIFT
parameter_list|(
name|sopcde
parameter_list|,
name|dst0
parameter_list|,
name|src0
parameter_list|,
name|src1
parameter_list|,
name|sop
parameter_list|,
name|hls
parameter_list|)
define|\
value|bfin_gen_dsp32shift (sopcde, dst0, src0, src1, sop, hls)
end_define

begin_define
define|#
directive|define
name|DSP32SHIFTIMM
parameter_list|(
name|sopcde
parameter_list|,
name|dst0
parameter_list|,
name|immag
parameter_list|,
name|src1
parameter_list|,
name|sop
parameter_list|,
name|hls
parameter_list|)
define|\
value|bfin_gen_dsp32shiftimm (sopcde, dst0, immag, src1, sop, hls)
end_define

begin_define
define|#
directive|define
name|LDIMMHALF_R
parameter_list|(
name|reg
parameter_list|,
name|h
parameter_list|,
name|s
parameter_list|,
name|z
parameter_list|,
name|hword
parameter_list|)
define|\
value|bfin_gen_ldimmhalf (reg, h, s, z, hword, 1)
end_define

begin_define
define|#
directive|define
name|LDIMMHALF_R5
parameter_list|(
name|reg
parameter_list|,
name|h
parameter_list|,
name|s
parameter_list|,
name|z
parameter_list|,
name|hword
parameter_list|)
define|\
value|bfin_gen_ldimmhalf (reg, h, s, z, hword, 2)
end_define

begin_define
define|#
directive|define
name|LDSTIDXI
parameter_list|(
name|ptr
parameter_list|,
name|reg
parameter_list|,
name|w
parameter_list|,
name|sz
parameter_list|,
name|z
parameter_list|,
name|offset
parameter_list|)
define|\
value|bfin_gen_ldstidxi (ptr, reg, w, sz, z, offset)
end_define

begin_define
define|#
directive|define
name|LDST
parameter_list|(
name|ptr
parameter_list|,
name|reg
parameter_list|,
name|aop
parameter_list|,
name|sz
parameter_list|,
name|z
parameter_list|,
name|w
parameter_list|)
define|\
value|bfin_gen_ldst (ptr, reg, aop, sz, z, w)
end_define

begin_define
define|#
directive|define
name|LDSTII
parameter_list|(
name|ptr
parameter_list|,
name|reg
parameter_list|,
name|offset
parameter_list|,
name|w
parameter_list|,
name|op
parameter_list|)
define|\
value|bfin_gen_ldstii (ptr, reg, offset, w, op)
end_define

begin_define
define|#
directive|define
name|DSPLDST
parameter_list|(
name|i
parameter_list|,
name|m
parameter_list|,
name|reg
parameter_list|,
name|aop
parameter_list|,
name|w
parameter_list|)
define|\
value|bfin_gen_dspldst (i, reg, aop, w, m)
end_define

begin_define
define|#
directive|define
name|LDSTPMOD
parameter_list|(
name|ptr
parameter_list|,
name|reg
parameter_list|,
name|idx
parameter_list|,
name|aop
parameter_list|,
name|w
parameter_list|)
define|\
value|bfin_gen_ldstpmod (ptr, reg, aop, w, idx)
end_define

begin_define
define|#
directive|define
name|LDSTIIFP
parameter_list|(
name|offset
parameter_list|,
name|reg
parameter_list|,
name|w
parameter_list|)
define|\
value|bfin_gen_ldstiifp (reg, offset, w)
end_define

begin_define
define|#
directive|define
name|LOGI2OP
parameter_list|(
name|dst
parameter_list|,
name|src
parameter_list|,
name|opc
parameter_list|)
define|\
value|bfin_gen_logi2op (opc, src, dst.regno& CODE_MASK)
end_define

begin_define
define|#
directive|define
name|ALU2OP
parameter_list|(
name|dst
parameter_list|,
name|src
parameter_list|,
name|opc
parameter_list|)
define|\
value|bfin_gen_alu2op (dst, src, opc)
end_define

begin_define
define|#
directive|define
name|BRCC
parameter_list|(
name|t
parameter_list|,
name|b
parameter_list|,
name|offset
parameter_list|)
define|\
value|bfin_gen_brcc (t, b, offset)
end_define

begin_define
define|#
directive|define
name|UJUMP
parameter_list|(
name|offset
parameter_list|)
define|\
value|bfin_gen_ujump (offset)
end_define

begin_define
define|#
directive|define
name|PROGCTRL
parameter_list|(
name|prgfunc
parameter_list|,
name|poprnd
parameter_list|)
define|\
value|bfin_gen_progctrl (prgfunc, poprnd)
end_define

begin_define
define|#
directive|define
name|PUSHPOPMULTIPLE
parameter_list|(
name|dr
parameter_list|,
name|pr
parameter_list|,
name|d
parameter_list|,
name|p
parameter_list|,
name|w
parameter_list|)
define|\
value|bfin_gen_pushpopmultiple (dr, pr, d, p, w)
end_define

begin_define
define|#
directive|define
name|PUSHPOPREG
parameter_list|(
name|reg
parameter_list|,
name|w
parameter_list|)
define|\
value|bfin_gen_pushpopreg (reg, w)
end_define

begin_define
define|#
directive|define
name|CALLA
parameter_list|(
name|addr
parameter_list|,
name|s
parameter_list|)
define|\
value|bfin_gen_calla (addr, s)
end_define

begin_define
define|#
directive|define
name|LINKAGE
parameter_list|(
name|r
parameter_list|,
name|framesize
parameter_list|)
define|\
value|bfin_gen_linkage (r, framesize)
end_define

begin_define
define|#
directive|define
name|COMPI2OPD
parameter_list|(
name|dst
parameter_list|,
name|src
parameter_list|,
name|op
parameter_list|)
define|\
value|bfin_gen_compi2opd (dst, src, op)
end_define

begin_define
define|#
directive|define
name|COMPI2OPP
parameter_list|(
name|dst
parameter_list|,
name|src
parameter_list|,
name|op
parameter_list|)
define|\
value|bfin_gen_compi2opp (dst, src, op)
end_define

begin_define
define|#
directive|define
name|DAGMODIK
parameter_list|(
name|i
parameter_list|,
name|op
parameter_list|)
define|\
value|bfin_gen_dagmodik (i, op)
end_define

begin_define
define|#
directive|define
name|DAGMODIM
parameter_list|(
name|i
parameter_list|,
name|m
parameter_list|,
name|op
parameter_list|,
name|br
parameter_list|)
define|\
value|bfin_gen_dagmodim (i, m, op, br)
end_define

begin_define
define|#
directive|define
name|COMP3OP
parameter_list|(
name|dst
parameter_list|,
name|src0
parameter_list|,
name|src1
parameter_list|,
name|opc
parameter_list|)
define|\
value|bfin_gen_comp3op (src0, src1, dst, opc)
end_define

begin_define
define|#
directive|define
name|PTR2OP
parameter_list|(
name|dst
parameter_list|,
name|src
parameter_list|,
name|opc
parameter_list|)
define|\
value|bfin_gen_ptr2op (dst, src, opc)
end_define

begin_define
define|#
directive|define
name|CCFLAG
parameter_list|(
name|x
parameter_list|,
name|y
parameter_list|,
name|opc
parameter_list|,
name|i
parameter_list|,
name|g
parameter_list|)
define|\
value|bfin_gen_ccflag (x, y, opc, i, g)
end_define

begin_define
define|#
directive|define
name|CCMV
parameter_list|(
name|src
parameter_list|,
name|dst
parameter_list|,
name|t
parameter_list|)
define|\
value|bfin_gen_ccmv (src, dst, t)
end_define

begin_define
define|#
directive|define
name|CACTRL
parameter_list|(
name|reg
parameter_list|,
name|a
parameter_list|,
name|op
parameter_list|)
define|\
value|bfin_gen_cactrl (reg, a, op)
end_define

begin_define
define|#
directive|define
name|LOOPSETUP
parameter_list|(
name|soffset
parameter_list|,
name|c
parameter_list|,
name|rop
parameter_list|,
name|eoffset
parameter_list|,
name|reg
parameter_list|)
define|\
value|bfin_gen_loopsetup (soffset, c, rop, eoffset, reg)
end_define

begin_define
define|#
directive|define
name|HL2
parameter_list|(
name|r1
parameter_list|,
name|r0
parameter_list|)
value|(IS_H (r1)<< 1 | IS_H (r0))
end_define

begin_define
define|#
directive|define
name|IS_RANGE
parameter_list|(
name|bits
parameter_list|,
name|expr
parameter_list|,
name|sign
parameter_list|,
name|mul
parameter_list|)
define|\
value|value_match(expr, bits, sign, mul, 1)
end_define

begin_define
define|#
directive|define
name|IS_URANGE
parameter_list|(
name|bits
parameter_list|,
name|expr
parameter_list|,
name|sign
parameter_list|,
name|mul
parameter_list|)
define|\
value|value_match(expr, bits, sign, mul, 0)
end_define

begin_define
define|#
directive|define
name|IS_CONST
parameter_list|(
name|expr
parameter_list|)
value|(expr->type == Expr_Node_Constant)
end_define

begin_define
define|#
directive|define
name|IS_RELOC
parameter_list|(
name|expr
parameter_list|)
value|(expr->type != Expr_Node_Constant)
end_define

begin_define
define|#
directive|define
name|IS_IMM
parameter_list|(
name|expr
parameter_list|,
name|bits
parameter_list|)
value|value_match (expr, bits, 0, 1, 1)
end_define

begin_define
define|#
directive|define
name|IS_UIMM
parameter_list|(
name|expr
parameter_list|,
name|bits
parameter_list|)
value|value_match (expr, bits, 0, 1, 0)
end_define

begin_define
define|#
directive|define
name|IS_PCREL4
parameter_list|(
name|expr
parameter_list|)
define|\
value|(value_match (expr, 4, 0, 2, 0))
end_define

begin_define
define|#
directive|define
name|IS_LPPCREL10
parameter_list|(
name|expr
parameter_list|)
define|\
value|(value_match (expr, 10, 0, 2, 0))
end_define

begin_define
define|#
directive|define
name|IS_PCREL10
parameter_list|(
name|expr
parameter_list|)
define|\
value|(value_match (expr, 10, 0, 2, 1))
end_define

begin_define
define|#
directive|define
name|IS_PCREL12
parameter_list|(
name|expr
parameter_list|)
define|\
value|(value_match (expr, 12, 0, 2, 1))
end_define

begin_define
define|#
directive|define
name|IS_PCREL24
parameter_list|(
name|expr
parameter_list|)
define|\
value|(value_match (expr, 24, 0, 2, 1))
end_define

begin_function_decl
specifier|static
name|int
name|value_match
parameter_list|(
name|Expr_Node
modifier|*
name|expr
parameter_list|,
name|int
name|sz
parameter_list|,
name|int
name|sign
parameter_list|,
name|int
name|mul
parameter_list|,
name|int
name|issigned
parameter_list|)
function_decl|;
end_function_decl

begin_decl_stmt
specifier|extern
name|FILE
modifier|*
name|errorf
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|extern
name|INSTR_T
name|insn
decl_stmt|;
end_decl_stmt

begin_function_decl
specifier|static
name|Expr_Node
modifier|*
name|binary
parameter_list|(
name|Expr_Op_Type
parameter_list|,
name|Expr_Node
modifier|*
parameter_list|,
name|Expr_Node
modifier|*
parameter_list|)
function_decl|;
end_function_decl

begin_function_decl
specifier|static
name|Expr_Node
modifier|*
name|unary
parameter_list|(
name|Expr_Op_Type
parameter_list|,
name|Expr_Node
modifier|*
parameter_list|)
function_decl|;
end_function_decl

begin_function_decl
specifier|static
name|void
name|notethat
parameter_list|(
name|char
modifier|*
name|format
parameter_list|,
modifier|...
parameter_list|)
function_decl|;
end_function_decl

begin_decl_stmt
name|char
modifier|*
name|current_inputline
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|extern
name|char
modifier|*
name|yytext
decl_stmt|;
end_decl_stmt

begin_function_decl
name|int
name|yyerror
parameter_list|(
name|char
modifier|*
name|msg
parameter_list|)
function_decl|;
end_function_decl

begin_function
name|void
name|error
parameter_list|(
name|char
modifier|*
name|format
parameter_list|,
modifier|...
parameter_list|)
block|{
name|va_list
name|ap
decl_stmt|;
name|char
name|buffer
index|[
literal|2000
index|]
decl_stmt|;
name|va_start
argument_list|(
name|ap
argument_list|,
name|format
argument_list|)
expr_stmt|;
name|vsprintf
argument_list|(
name|buffer
argument_list|,
name|format
argument_list|,
name|ap
argument_list|)
expr_stmt|;
name|va_end
argument_list|(
name|ap
argument_list|)
expr_stmt|;
name|as_bad
argument_list|(
name|buffer
argument_list|)
expr_stmt|;
block|}
end_function

begin_function
name|int
name|yyerror
parameter_list|(
name|char
modifier|*
name|msg
parameter_list|)
block|{
if|if
condition|(
name|msg
index|[
literal|0
index|]
operator|==
literal|'\0'
condition|)
name|error
argument_list|(
literal|"%s"
argument_list|,
name|msg
argument_list|)
expr_stmt|;
elseif|else
if|if
condition|(
name|yytext
index|[
literal|0
index|]
operator|!=
literal|';'
condition|)
name|error
argument_list|(
literal|"%s. Input text was %s."
argument_list|,
name|msg
argument_list|,
name|yytext
argument_list|)
expr_stmt|;
else|else
name|error
argument_list|(
literal|"%s."
argument_list|,
name|msg
argument_list|)
expr_stmt|;
return|return
operator|-
literal|1
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|in_range_p
parameter_list|(
name|Expr_Node
modifier|*
name|expr
parameter_list|,
name|int
name|from
parameter_list|,
name|int
name|to
parameter_list|,
name|unsigned
name|int
name|mask
parameter_list|)
block|{
name|int
name|val
init|=
name|EXPR_VALUE
argument_list|(
name|expr
argument_list|)
decl_stmt|;
if|if
condition|(
name|expr
operator|->
name|type
operator|!=
name|Expr_Node_Constant
condition|)
return|return
literal|0
return|;
if|if
condition|(
name|val
operator|<
name|from
operator|||
name|val
operator|>
name|to
condition|)
return|return
literal|0
return|;
return|return
operator|(
name|val
operator|&
name|mask
operator|)
operator|==
literal|0
return|;
block|}
end_function

begin_function_decl
specifier|extern
name|int
name|yylex
parameter_list|(
name|void
parameter_list|)
function_decl|;
end_function_decl

begin_define
define|#
directive|define
name|imm3
parameter_list|(
name|x
parameter_list|)
value|EXPR_VALUE (x)
end_define

begin_define
define|#
directive|define
name|imm4
parameter_list|(
name|x
parameter_list|)
value|EXPR_VALUE (x)
end_define

begin_define
define|#
directive|define
name|uimm4
parameter_list|(
name|x
parameter_list|)
value|EXPR_VALUE (x)
end_define

begin_define
define|#
directive|define
name|imm5
parameter_list|(
name|x
parameter_list|)
value|EXPR_VALUE (x)
end_define

begin_define
define|#
directive|define
name|uimm5
parameter_list|(
name|x
parameter_list|)
value|EXPR_VALUE (x)
end_define

begin_define
define|#
directive|define
name|imm6
parameter_list|(
name|x
parameter_list|)
value|EXPR_VALUE (x)
end_define

begin_define
define|#
directive|define
name|imm7
parameter_list|(
name|x
parameter_list|)
value|EXPR_VALUE (x)
end_define

begin_define
define|#
directive|define
name|imm16
parameter_list|(
name|x
parameter_list|)
value|EXPR_VALUE (x)
end_define

begin_define
define|#
directive|define
name|uimm16s4
parameter_list|(
name|x
parameter_list|)
value|((EXPR_VALUE (x))>> 2)
end_define

begin_define
define|#
directive|define
name|uimm16
parameter_list|(
name|x
parameter_list|)
value|EXPR_VALUE (x)
end_define

begin_comment
comment|/* Return true if a value is inside a range.  */
end_comment

begin_define
define|#
directive|define
name|IN_RANGE
parameter_list|(
name|x
parameter_list|,
name|low
parameter_list|,
name|high
parameter_list|)
define|\
value|(((EXPR_VALUE(x))>= (low))&& (EXPR_VALUE(x))<= ((high)))
end_define

begin_comment
comment|/* Auxiliary functions.  */
end_comment

begin_function
specifier|static
name|void
name|neg_value
parameter_list|(
name|Expr_Node
modifier|*
name|expr
parameter_list|)
block|{
name|expr
operator|->
name|value
operator|.
name|i_value
operator|=
operator|-
name|expr
operator|->
name|value
operator|.
name|i_value
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|int
name|valid_dreg_pair
parameter_list|(
name|Register
modifier|*
name|reg1
parameter_list|,
name|Expr_Node
modifier|*
name|reg2
parameter_list|)
block|{
if|if
condition|(
operator|!
name|IS_DREG
argument_list|(
operator|*
name|reg1
argument_list|)
condition|)
block|{
name|yyerror
argument_list|(
literal|"Dregs expected"
argument_list|)
expr_stmt|;
return|return
literal|0
return|;
block|}
if|if
condition|(
name|reg1
operator|->
name|regno
operator|!=
literal|1
operator|&&
name|reg1
operator|->
name|regno
operator|!=
literal|3
condition|)
block|{
name|yyerror
argument_list|(
literal|"Bad register pair"
argument_list|)
expr_stmt|;
return|return
literal|0
return|;
block|}
if|if
condition|(
name|imm7
argument_list|(
name|reg2
argument_list|)
operator|!=
name|reg1
operator|->
name|regno
operator|-
literal|1
condition|)
block|{
name|yyerror
argument_list|(
literal|"Bad register pair"
argument_list|)
expr_stmt|;
return|return
literal|0
return|;
block|}
name|reg1
operator|->
name|regno
operator|--
expr_stmt|;
return|return
literal|1
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|check_multiply_halfregs
parameter_list|(
name|Macfunc
modifier|*
name|aa
parameter_list|,
name|Macfunc
modifier|*
name|ab
parameter_list|)
block|{
if|if
condition|(
operator|(
operator|!
name|REG_EQUAL
argument_list|(
name|aa
operator|->
name|s0
argument_list|,
name|ab
operator|->
name|s0
argument_list|)
operator|&&
operator|!
name|REG_EQUAL
argument_list|(
name|aa
operator|->
name|s0
argument_list|,
name|ab
operator|->
name|s1
argument_list|)
operator|)
operator|||
operator|(
operator|!
name|REG_EQUAL
argument_list|(
name|aa
operator|->
name|s1
argument_list|,
name|ab
operator|->
name|s1
argument_list|)
operator|&&
operator|!
name|REG_EQUAL
argument_list|(
name|aa
operator|->
name|s1
argument_list|,
name|ab
operator|->
name|s0
argument_list|)
operator|)
condition|)
return|return
name|yyerror
argument_list|(
literal|"Source multiplication register mismatch"
argument_list|)
return|;
return|return
literal|0
return|;
block|}
end_function

begin_comment
comment|/* Check (vector) mac funcs and ops.  */
end_comment

begin_function
specifier|static
name|int
name|check_macfuncs
parameter_list|(
name|Macfunc
modifier|*
name|aa
parameter_list|,
name|Opt_mode
modifier|*
name|opa
parameter_list|,
name|Macfunc
modifier|*
name|ab
parameter_list|,
name|Opt_mode
modifier|*
name|opb
parameter_list|)
block|{
comment|/* Variables for swapping.  */
name|Macfunc
name|mtmp
decl_stmt|;
name|Opt_mode
name|otmp
decl_stmt|;
comment|/* If a0macfunc comes before a1macfunc, swap them.  */
if|if
condition|(
name|aa
operator|->
name|n
operator|==
literal|0
condition|)
block|{
comment|/*  (M) is not allowed here.  */
if|if
condition|(
name|opa
operator|->
name|MM
operator|!=
literal|0
condition|)
return|return
name|yyerror
argument_list|(
literal|"(M) not allowed with A0MAC"
argument_list|)
return|;
if|if
condition|(
name|ab
operator|->
name|n
operator|!=
literal|1
condition|)
return|return
name|yyerror
argument_list|(
literal|"Vector AxMACs can't be same"
argument_list|)
return|;
name|mtmp
operator|=
operator|*
name|aa
expr_stmt|;
operator|*
name|aa
operator|=
operator|*
name|ab
expr_stmt|;
operator|*
name|ab
operator|=
name|mtmp
expr_stmt|;
name|otmp
operator|=
operator|*
name|opa
expr_stmt|;
operator|*
name|opa
operator|=
operator|*
name|opb
expr_stmt|;
operator|*
name|opb
operator|=
name|otmp
expr_stmt|;
block|}
else|else
block|{
if|if
condition|(
name|opb
operator|->
name|MM
operator|!=
literal|0
condition|)
return|return
name|yyerror
argument_list|(
literal|"(M) not allowed with A0MAC"
argument_list|)
return|;
if|if
condition|(
name|opa
operator|->
name|mod
operator|!=
literal|0
condition|)
return|return
name|yyerror
argument_list|(
literal|"Bad opt mode"
argument_list|)
return|;
if|if
condition|(
name|ab
operator|->
name|n
operator|!=
literal|0
condition|)
return|return
name|yyerror
argument_list|(
literal|"Vector AxMACs can't be same"
argument_list|)
return|;
block|}
comment|/*  If both ops are != 3, we have multiply_halfregs in both   assignment_or_macfuncs.  */
if|if
condition|(
name|aa
operator|->
name|op
operator|==
name|ab
operator|->
name|op
operator|&&
name|aa
operator|->
name|op
operator|!=
literal|3
condition|)
block|{
if|if
condition|(
name|check_multiply_halfregs
argument_list|(
name|aa
argument_list|,
name|ab
argument_list|)
operator|<
literal|0
condition|)
return|return
operator|-
literal|1
return|;
block|}
else|else
block|{
comment|/*  Only one of the assign_macfuncs has a half reg multiply       Evil trick: Just 'OR' their source register codes:       We can do that, because we know they were initialized to 0       in the rules that don't use multiply_halfregs.  */
name|aa
operator|->
name|s0
operator|.
name|regno
operator||=
operator|(
name|ab
operator|->
name|s0
operator|.
name|regno
operator|&
name|CODE_MASK
operator|)
expr_stmt|;
name|aa
operator|->
name|s1
operator|.
name|regno
operator||=
operator|(
name|ab
operator|->
name|s1
operator|.
name|regno
operator|&
name|CODE_MASK
operator|)
expr_stmt|;
block|}
if|if
condition|(
name|aa
operator|->
name|w
operator|==
name|ab
operator|->
name|w
operator|&&
name|aa
operator|->
name|P
operator|!=
name|ab
operator|->
name|P
condition|)
block|{
return|return
name|yyerror
argument_list|(
literal|"macfuncs must differ"
argument_list|)
return|;
if|if
condition|(
name|aa
operator|->
name|w
operator|&&
operator|(
name|aa
operator|->
name|dst
operator|.
name|regno
operator|-
name|ab
operator|->
name|dst
operator|.
name|regno
operator|!=
literal|1
operator|)
condition|)
return|return
name|yyerror
argument_list|(
literal|"Destination Dregs must differ by one"
argument_list|)
return|;
block|}
comment|/* We assign to full regs, thus obey even/odd rules.  */
elseif|else
if|if
condition|(
operator|(
name|aa
operator|->
name|w
operator|&&
name|aa
operator|->
name|P
operator|&&
name|IS_EVEN
argument_list|(
name|aa
operator|->
name|dst
argument_list|)
operator|)
operator|||
operator|(
name|ab
operator|->
name|w
operator|&&
name|ab
operator|->
name|P
operator|&&
operator|!
name|IS_EVEN
argument_list|(
name|ab
operator|->
name|dst
argument_list|)
operator|)
condition|)
return|return
name|yyerror
argument_list|(
literal|"Even/Odd register assignment mismatch"
argument_list|)
return|;
comment|/* We assign to half regs, thus obey hi/low rules.  */
elseif|else
if|if
condition|(
operator|(
name|aa
operator|->
name|w
operator|&&
operator|!
name|aa
operator|->
name|P
operator|&&
operator|!
name|IS_H
argument_list|(
name|aa
operator|->
name|dst
argument_list|)
operator|)
operator|||
operator|(
name|ab
operator|->
name|w
operator|&&
operator|!
name|aa
operator|->
name|P
operator|&&
name|IS_H
argument_list|(
name|ab
operator|->
name|dst
argument_list|)
operator|)
condition|)
return|return
name|yyerror
argument_list|(
literal|"High/Low register assignment mismatch"
argument_list|)
return|;
comment|/* Make sure first macfunc has got both P flags ORed.  */
name|aa
operator|->
name|P
operator||=
name|ab
operator|->
name|P
expr_stmt|;
comment|/* Make sure mod flags get ORed, too.  */
name|opb
operator|->
name|mod
operator||=
name|opa
operator|->
name|mod
expr_stmt|;
return|return
literal|0
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|is_group1
parameter_list|(
name|INSTR_T
name|x
parameter_list|)
block|{
comment|/* Group1 is dpsLDST, LDSTpmod, LDST, LDSTiiFP, LDSTii.  */
if|if
condition|(
operator|(
name|x
operator|->
name|value
operator|&
literal|0xc000
operator|)
operator|==
literal|0x8000
operator|||
operator|(
name|x
operator|->
name|value
operator|==
literal|0x0000
operator|)
condition|)
return|return
literal|1
return|;
return|return
literal|0
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|is_group2
parameter_list|(
name|INSTR_T
name|x
parameter_list|)
block|{
if|if
condition|(
operator|(
operator|(
operator|(
name|x
operator|->
name|value
operator|&
literal|0xfc00
operator|)
operator|==
literal|0x9c00
operator|)
comment|/* dspLDST.  */
operator|&&
operator|!
operator|(
operator|(
name|x
operator|->
name|value
operator|&
literal|0xfde0
operator|)
operator|==
literal|0x9c60
operator|)
comment|/* dagMODim.  */
operator|&&
operator|!
operator|(
operator|(
name|x
operator|->
name|value
operator|&
literal|0xfde0
operator|)
operator|==
literal|0x9ce0
operator|)
comment|/* dagMODim with bit rev.  */
operator|&&
operator|!
operator|(
operator|(
name|x
operator|->
name|value
operator|&
literal|0xfde0
operator|)
operator|==
literal|0x9d60
operator|)
operator|)
comment|/* pick dagMODik.  */
operator|||
operator|(
name|x
operator|->
name|value
operator|==
literal|0x0000
operator|)
condition|)
return|return
literal|1
return|;
return|return
literal|0
return|;
block|}
end_function

begin_comment
comment|/* Enabling traces.  */
end_comment

begin_ifndef
ifndef|#
directive|ifndef
name|YYDEBUG
end_ifndef

begin_define
define|#
directive|define
name|YYDEBUG
value|0
end_define

begin_endif
endif|#
directive|endif
end_endif

begin_comment
comment|/* Enabling verbose error messages.  */
end_comment

begin_ifdef
ifdef|#
directive|ifdef
name|YYERROR_VERBOSE
end_ifdef

begin_undef
undef|#
directive|undef
name|YYERROR_VERBOSE
end_undef

begin_define
define|#
directive|define
name|YYERROR_VERBOSE
value|1
end_define

begin_else
else|#
directive|else
end_else

begin_define
define|#
directive|define
name|YYERROR_VERBOSE
value|0
end_define

begin_endif
endif|#
directive|endif
end_endif

begin_comment
comment|/* Enabling the token table.  */
end_comment

begin_ifndef
ifndef|#
directive|ifndef
name|YYTOKEN_TABLE
end_ifndef

begin_define
define|#
directive|define
name|YYTOKEN_TABLE
value|0
end_define

begin_endif
endif|#
directive|endif
end_endif

begin_if
if|#
directive|if
operator|!
name|defined
argument_list|(
name|YYSTYPE
argument_list|)
operator|&&
operator|!
name|defined
argument_list|(
name|YYSTYPE_IS_DECLARED
argument_list|)
end_if

begin_line
line|#
directive|line
number|366
file|"bfin-parse.y"
end_line

begin_typedef
typedef|typedef
union|union
name|YYSTYPE
block|{
name|INSTR_T
name|instr
decl_stmt|;
name|Expr_Node
modifier|*
name|expr
decl_stmt|;
name|SYMBOL_T
name|symbol
decl_stmt|;
name|long
name|value
decl_stmt|;
name|Register
name|reg
decl_stmt|;
name|Macfunc
name|macfunc
decl_stmt|;
struct|struct
block|{
name|int
name|r0
decl_stmt|;
name|int
name|s0
decl_stmt|;
name|int
name|x0
decl_stmt|;
name|int
name|aop
decl_stmt|;
block|}
name|modcodes
struct|;
struct|struct
block|{
name|int
name|r0
decl_stmt|;
block|}
name|r0
struct|;
name|Opt_mode
name|mod
decl_stmt|;
block|}
name|YYSTYPE
typedef|;
end_typedef

begin_comment
comment|/* Line 196 of yacc.c.  */
end_comment

begin_line
line|#
directive|line
number|790
file|"bfin-parse.c"
end_line

begin_define
define|#
directive|define
name|yystype
value|YYSTYPE
end_define

begin_comment
comment|/* obsolescent; will be withdrawn */
end_comment

begin_define
define|#
directive|define
name|YYSTYPE_IS_DECLARED
value|1
end_define

begin_define
define|#
directive|define
name|YYSTYPE_IS_TRIVIAL
value|1
end_define

begin_endif
endif|#
directive|endif
end_endif

begin_comment
comment|/* Copy the second part of user declarations.  */
end_comment

begin_comment
comment|/* Line 219 of yacc.c.  */
end_comment

begin_line
line|#
directive|line
number|802
file|"bfin-parse.c"
end_line

begin_if
if|#
directive|if
operator|!
name|defined
argument_list|(
name|YYSIZE_T
argument_list|)
operator|&&
name|defined
argument_list|(
name|__SIZE_TYPE__
argument_list|)
end_if

begin_define
define|#
directive|define
name|YYSIZE_T
value|__SIZE_TYPE__
end_define

begin_endif
endif|#
directive|endif
end_endif

begin_if
if|#
directive|if
operator|!
name|defined
argument_list|(
name|YYSIZE_T
argument_list|)
operator|&&
name|defined
argument_list|(
name|size_t
argument_list|)
end_if

begin_define
define|#
directive|define
name|YYSIZE_T
value|size_t
end_define

begin_endif
endif|#
directive|endif
end_endif

begin_if
if|#
directive|if
operator|!
name|defined
argument_list|(
name|YYSIZE_T
argument_list|)
operator|&&
operator|(
name|defined
argument_list|(
name|__STDC__
argument_list|)
operator|||
name|defined
argument_list|(
name|__cplusplus
argument_list|)
operator|)
end_if

begin_include
include|#
directive|include
file|<stddef.h>
end_include

begin_comment
comment|/* INFRINGES ON USER NAME SPACE */
end_comment

begin_define
define|#
directive|define
name|YYSIZE_T
value|size_t
end_define

begin_endif
endif|#
directive|endif
end_endif

begin_if
if|#
directive|if
operator|!
name|defined
argument_list|(
name|YYSIZE_T
argument_list|)
end_if

begin_define
define|#
directive|define
name|YYSIZE_T
value|unsigned int
end_define

begin_endif
endif|#
directive|endif
end_endif

begin_ifndef
ifndef|#
directive|ifndef
name|YY_
end_ifndef

begin_if
if|#
directive|if
name|YYENABLE_NLS
end_if

begin_if
if|#
directive|if
name|ENABLE_NLS
end_if

begin_include
include|#
directive|include
file|<libintl.h>
end_include

begin_comment
comment|/* INFRINGES ON USER NAME SPACE */
end_comment

begin_define
define|#
directive|define
name|YY_
parameter_list|(
name|msgid
parameter_list|)
value|dgettext ("bison-runtime", msgid)
end_define

begin_endif
endif|#
directive|endif
end_endif

begin_endif
endif|#
directive|endif
end_endif

begin_ifndef
ifndef|#
directive|ifndef
name|YY_
end_ifndef

begin_define
define|#
directive|define
name|YY_
parameter_list|(
name|msgid
parameter_list|)
value|msgid
end_define

begin_endif
endif|#
directive|endif
end_endif

begin_endif
endif|#
directive|endif
end_endif

begin_if
if|#
directive|if
operator|!
name|defined
argument_list|(
name|yyoverflow
argument_list|)
operator|||
name|YYERROR_VERBOSE
end_if

begin_comment
comment|/* The parser invokes alloca or malloc; define the necessary symbols.  */
end_comment

begin_ifdef
ifdef|#
directive|ifdef
name|YYSTACK_USE_ALLOCA
end_ifdef

begin_if
if|#
directive|if
name|YYSTACK_USE_ALLOCA
end_if

begin_ifdef
ifdef|#
directive|ifdef
name|__GNUC__
end_ifdef

begin_define
define|#
directive|define
name|YYSTACK_ALLOC
value|__builtin_alloca
end_define

begin_else
else|#
directive|else
end_else

begin_define
define|#
directive|define
name|YYSTACK_ALLOC
value|alloca
end_define

begin_if
if|#
directive|if
name|defined
argument_list|(
name|__STDC__
argument_list|)
operator|||
name|defined
argument_list|(
name|__cplusplus
argument_list|)
end_if

begin_include
include|#
directive|include
file|<stdlib.h>
end_include

begin_comment
comment|/* INFRINGES ON USER NAME SPACE */
end_comment

begin_define
define|#
directive|define
name|YYINCLUDED_STDLIB_H
end_define

begin_endif
endif|#
directive|endif
end_endif

begin_endif
endif|#
directive|endif
end_endif

begin_endif
endif|#
directive|endif
end_endif

begin_endif
endif|#
directive|endif
end_endif

begin_ifdef
ifdef|#
directive|ifdef
name|YYSTACK_ALLOC
end_ifdef

begin_comment
comment|/* Pacify GCC's `empty if-body' warning. */
end_comment

begin_define
define|#
directive|define
name|YYSTACK_FREE
parameter_list|(
name|Ptr
parameter_list|)
value|do {
comment|/* empty */
value|; } while (0)
end_define

begin_ifndef
ifndef|#
directive|ifndef
name|YYSTACK_ALLOC_MAXIMUM
end_ifndef

begin_comment
comment|/* The OS might guarantee only one guard page at the bottom of the stack,        and a page size can be as small as 4096 bytes.  So we cannot safely        invoke alloca (N) if N exceeds 4096.  Use a slightly smaller number        to allow for a few compiler-allocated temporary stack slots.  */
end_comment

begin_define
define|#
directive|define
name|YYSTACK_ALLOC_MAXIMUM
value|4032
end_define

begin_comment
comment|/* reasonable circa 2005 */
end_comment

begin_endif
endif|#
directive|endif
end_endif

begin_else
else|#
directive|else
end_else

begin_define
define|#
directive|define
name|YYSTACK_ALLOC
value|YYMALLOC
end_define

begin_define
define|#
directive|define
name|YYSTACK_FREE
value|YYFREE
end_define

begin_ifndef
ifndef|#
directive|ifndef
name|YYSTACK_ALLOC_MAXIMUM
end_ifndef

begin_define
define|#
directive|define
name|YYSTACK_ALLOC_MAXIMUM
value|((YYSIZE_T) -1)
end_define

begin_endif
endif|#
directive|endif
end_endif

begin_ifdef
ifdef|#
directive|ifdef
name|__cplusplus
end_ifdef

begin_extern
extern|extern
literal|"C"
block|{
endif|#
directive|endif
ifndef|#
directive|ifndef
name|YYMALLOC
define|#
directive|define
name|YYMALLOC
value|malloc
if|#
directive|if
operator|(
operator|!
name|defined
argument_list|(
name|malloc
argument_list|)
operator|&&
operator|!
name|defined
argument_list|(
name|YYINCLUDED_STDLIB_H
argument_list|)
expr|\
operator|&&
operator|(
name|defined
argument_list|(
name|__STDC__
argument_list|)
operator|||
name|defined
argument_list|(
name|__cplusplus
argument_list|)
operator|)
operator|)
name|void
modifier|*
name|malloc
parameter_list|(
name|YYSIZE_T
parameter_list|)
function_decl|;
comment|/* INFRINGES ON USER NAME SPACE */
endif|#
directive|endif
endif|#
directive|endif
ifndef|#
directive|ifndef
name|YYFREE
define|#
directive|define
name|YYFREE
value|free
if|#
directive|if
operator|(
operator|!
name|defined
argument_list|(
name|free
argument_list|)
operator|&&
operator|!
name|defined
argument_list|(
name|YYINCLUDED_STDLIB_H
argument_list|)
expr|\
operator|&&
operator|(
name|defined
argument_list|(
name|__STDC__
argument_list|)
operator|||
name|defined
argument_list|(
name|__cplusplus
argument_list|)
operator|)
operator|)
name|void
name|free
parameter_list|(
name|void
modifier|*
parameter_list|)
function_decl|;
comment|/* INFRINGES ON USER NAME SPACE */
endif|#
directive|endif
endif|#
directive|endif
ifdef|#
directive|ifdef
name|__cplusplus
block|}
end_extern

begin_endif
endif|#
directive|endif
end_endif

begin_endif
endif|#
directive|endif
end_endif

begin_endif
endif|#
directive|endif
end_endif

begin_comment
comment|/* ! defined (yyoverflow) || YYERROR_VERBOSE */
end_comment

begin_if
if|#
directive|if
operator|(
operator|!
name|defined
argument_list|(
name|yyoverflow
argument_list|)
expr|\
operator|&&
operator|(
operator|!
name|defined
argument_list|(
name|__cplusplus
argument_list|)
expr|\
operator|||
operator|(
name|defined
argument_list|(
name|YYSTYPE_IS_TRIVIAL
argument_list|)
operator|&&
name|YYSTYPE_IS_TRIVIAL
operator|)
operator|)
operator|)
end_if

begin_comment
comment|/* A type that is properly aligned for any stack member.  */
end_comment

begin_union
union|union
name|yyalloc
block|{
name|short
name|int
name|yyss
decl_stmt|;
name|YYSTYPE
name|yyvs
decl_stmt|;
block|}
union|;
end_union

begin_comment
comment|/* The size of the maximum gap between one aligned stack and the next.  */
end_comment

begin_define
define|#
directive|define
name|YYSTACK_GAP_MAXIMUM
value|(sizeof (union yyalloc) - 1)
end_define

begin_comment
comment|/* The size of an array large to enough to hold all stacks, each with    N elements.  */
end_comment

begin_define
define|#
directive|define
name|YYSTACK_BYTES
parameter_list|(
name|N
parameter_list|)
define|\
value|((N) * (sizeof (short int) + sizeof (YYSTYPE))			\       + YYSTACK_GAP_MAXIMUM)
end_define

begin_comment
comment|/* Copy COUNT objects from FROM to TO.  The source and destination do    not overlap.  */
end_comment

begin_ifndef
ifndef|#
directive|ifndef
name|YYCOPY
end_ifndef

begin_if
if|#
directive|if
name|defined
argument_list|(
name|__GNUC__
argument_list|)
operator|&&
literal|1
operator|<
name|__GNUC__
end_if

begin_define
define|#
directive|define
name|YYCOPY
parameter_list|(
name|To
parameter_list|,
name|From
parameter_list|,
name|Count
parameter_list|)
define|\
value|__builtin_memcpy (To, From, (Count) * sizeof (*(From)))
end_define

begin_else
else|#
directive|else
end_else

begin_define
define|#
directive|define
name|YYCOPY
parameter_list|(
name|To
parameter_list|,
name|From
parameter_list|,
name|Count
parameter_list|)
define|\
value|do					\ 	{					\ 	  YYSIZE_T yyi;				\ 	  for (yyi = 0; yyi< (Count); yyi++)	\ 	    (To)[yyi] = (From)[yyi];		\ 	}					\       while (0)
end_define

begin_endif
endif|#
directive|endif
end_endif

begin_endif
endif|#
directive|endif
end_endif

begin_comment
comment|/* Relocate STACK from its old location to the new one.  The    local variables YYSIZE and YYSTACKSIZE give the old and new number of    elements in the stack, and YYPTR gives the new location of the    stack.  Advance YYPTR to a properly aligned location for the next    stack.  */
end_comment

begin_define
define|#
directive|define
name|YYSTACK_RELOCATE
parameter_list|(
name|Stack
parameter_list|)
define|\
value|do									\       {									\ 	YYSIZE_T yynewbytes;						\ 	YYCOPY (&yyptr->Stack, Stack, yysize);				\ 	Stack =&yyptr->Stack;						\ 	yynewbytes = yystacksize * sizeof (*Stack) + YYSTACK_GAP_MAXIMUM; \ 	yyptr += yynewbytes / sizeof (*yyptr);				\       }									\     while (0)
end_define

begin_endif
endif|#
directive|endif
end_endif

begin_if
if|#
directive|if
name|defined
argument_list|(
name|__STDC__
argument_list|)
operator|||
name|defined
argument_list|(
name|__cplusplus
argument_list|)
end_if

begin_typedef
typedef|typedef
name|signed
name|char
name|yysigned_char
typedef|;
end_typedef

begin_else
else|#
directive|else
end_else

begin_typedef
typedef|typedef
name|short
name|int
name|yysigned_char
typedef|;
end_typedef

begin_endif
endif|#
directive|endif
end_endif

begin_comment
comment|/* YYFINAL -- State number of the termination state. */
end_comment

begin_define
define|#
directive|define
name|YYFINAL
value|149
end_define

begin_comment
comment|/* YYLAST -- Last index in YYTABLE.  */
end_comment

begin_define
define|#
directive|define
name|YYLAST
value|1315
end_define

begin_comment
comment|/* YYNTOKENS -- Number of terminals. */
end_comment

begin_define
define|#
directive|define
name|YYNTOKENS
value|175
end_define

begin_comment
comment|/* YYNNTS -- Number of nonterminals. */
end_comment

begin_define
define|#
directive|define
name|YYNNTS
value|47
end_define

begin_comment
comment|/* YYNRULES -- Number of rules. */
end_comment

begin_define
define|#
directive|define
name|YYNRULES
value|349
end_define

begin_comment
comment|/* YYNRULES -- Number of states. */
end_comment

begin_define
define|#
directive|define
name|YYNSTATES
value|1024
end_define

begin_comment
comment|/* YYTRANSLATE(YYLEX) -- Bison symbol number corresponding to YYLEX.  */
end_comment

begin_define
define|#
directive|define
name|YYUNDEFTOK
value|2
end_define

begin_define
define|#
directive|define
name|YYMAXUTOK
value|429
end_define

begin_define
define|#
directive|define
name|YYTRANSLATE
parameter_list|(
name|YYX
parameter_list|)
define|\
value|((unsigned int) (YYX)<= YYMAXUTOK ? yytranslate[YYX] : YYUNDEFTOK)
end_define

begin_comment
comment|/* YYTRANSLATE[YYLEX] -- Bison symbol number corresponding to YYLEX.  */
end_comment

begin_decl_stmt
specifier|static
specifier|const
name|unsigned
name|char
name|yytranslate
index|[]
init|=
block|{
literal|0
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|1
block|,
literal|2
block|,
literal|3
block|,
literal|4
block|,
literal|5
block|,
literal|6
block|,
literal|7
block|,
literal|8
block|,
literal|9
block|,
literal|10
block|,
literal|11
block|,
literal|12
block|,
literal|13
block|,
literal|14
block|,
literal|15
block|,
literal|16
block|,
literal|17
block|,
literal|18
block|,
literal|19
block|,
literal|20
block|,
literal|21
block|,
literal|22
block|,
literal|23
block|,
literal|24
block|,
literal|25
block|,
literal|26
block|,
literal|27
block|,
literal|28
block|,
literal|29
block|,
literal|30
block|,
literal|31
block|,
literal|32
block|,
literal|33
block|,
literal|34
block|,
literal|35
block|,
literal|36
block|,
literal|37
block|,
literal|38
block|,
literal|39
block|,
literal|40
block|,
literal|41
block|,
literal|42
block|,
literal|43
block|,
literal|44
block|,
literal|45
block|,
literal|46
block|,
literal|47
block|,
literal|48
block|,
literal|49
block|,
literal|50
block|,
literal|51
block|,
literal|52
block|,
literal|53
block|,
literal|54
block|,
literal|55
block|,
literal|56
block|,
literal|57
block|,
literal|58
block|,
literal|59
block|,
literal|60
block|,
literal|61
block|,
literal|62
block|,
literal|63
block|,
literal|64
block|,
literal|65
block|,
literal|66
block|,
literal|67
block|,
literal|68
block|,
literal|69
block|,
literal|70
block|,
literal|71
block|,
literal|72
block|,
literal|73
block|,
literal|74
block|,
literal|75
block|,
literal|76
block|,
literal|77
block|,
literal|78
block|,
literal|79
block|,
literal|80
block|,
literal|81
block|,
literal|82
block|,
literal|83
block|,
literal|84
block|,
literal|85
block|,
literal|86
block|,
literal|87
block|,
literal|88
block|,
literal|89
block|,
literal|90
block|,
literal|91
block|,
literal|92
block|,
literal|93
block|,
literal|94
block|,
literal|95
block|,
literal|96
block|,
literal|97
block|,
literal|98
block|,
literal|99
block|,
literal|100
block|,
literal|101
block|,
literal|102
block|,
literal|103
block|,
literal|104
block|,
literal|105
block|,
literal|106
block|,
literal|107
block|,
literal|108
block|,
literal|109
block|,
literal|110
block|,
literal|111
block|,
literal|112
block|,
literal|113
block|,
literal|114
block|,
literal|115
block|,
literal|116
block|,
literal|117
block|,
literal|118
block|,
literal|119
block|,
literal|120
block|,
literal|121
block|,
literal|122
block|,
literal|123
block|,
literal|124
block|,
literal|125
block|,
literal|126
block|,
literal|127
block|,
literal|128
block|,
literal|129
block|,
literal|130
block|,
literal|131
block|,
literal|132
block|,
literal|133
block|,
literal|134
block|,
literal|135
block|,
literal|136
block|,
literal|137
block|,
literal|138
block|,
literal|139
block|,
literal|140
block|,
literal|141
block|,
literal|142
block|,
literal|143
block|,
literal|144
block|,
literal|145
block|,
literal|146
block|,
literal|147
block|,
literal|148
block|,
literal|149
block|,
literal|150
block|,
literal|151
block|,
literal|152
block|,
literal|153
block|,
literal|154
block|,
literal|155
block|,
literal|156
block|,
literal|157
block|,
literal|158
block|,
literal|159
block|,
literal|160
block|,
literal|161
block|,
literal|162
block|,
literal|163
block|,
literal|164
block|,
literal|165
block|,
literal|166
block|,
literal|167
block|,
literal|168
block|,
literal|169
block|,
literal|170
block|,
literal|171
block|,
literal|172
block|,
literal|173
block|,
literal|174
block|}
decl_stmt|;
end_decl_stmt

begin_if
if|#
directive|if
name|YYDEBUG
end_if

begin_comment
comment|/* YYPRHS[YYN] -- Index of the first RHS symbol of rule number YYN in    YYRHS.  */
end_comment

begin_decl_stmt
specifier|static
specifier|const
name|unsigned
name|short
name|int
name|yyprhs
index|[]
init|=
block|{
literal|0
block|,
literal|0
block|,
literal|3
block|,
literal|4
block|,
literal|6
block|,
literal|9
block|,
literal|16
block|,
literal|21
block|,
literal|23
block|,
literal|25
block|,
literal|28
block|,
literal|34
block|,
literal|36
block|,
literal|43
block|,
literal|50
block|,
literal|54
block|,
literal|58
block|,
literal|76
block|,
literal|94
block|,
literal|106
block|,
literal|118
block|,
literal|130
block|,
literal|143
block|,
literal|156
block|,
literal|169
block|,
literal|175
block|,
literal|179
block|,
literal|183
block|,
literal|187
block|,
literal|196
block|,
literal|210
block|,
literal|223
block|,
literal|237
block|,
literal|251
block|,
literal|265
block|,
literal|274
block|,
literal|292
block|,
literal|299
block|,
literal|309
block|,
literal|313
block|,
literal|320
block|,
literal|324
block|,
literal|330
block|,
literal|337
block|,
literal|346
block|,
literal|355
block|,
literal|358
block|,
literal|361
block|,
literal|366
block|,
literal|370
block|,
literal|373
block|,
literal|378
block|,
literal|382
block|,
literal|389
block|,
literal|394
block|,
literal|402
block|,
literal|410
block|,
literal|414
block|,
literal|418
block|,
literal|425
block|,
literal|429
block|,
literal|434
block|,
literal|438
block|,
literal|442
block|,
literal|446
block|,
literal|458
block|,
literal|470
block|,
literal|480
block|,
literal|486
block|,
literal|492
block|,
literal|502
block|,
literal|508
block|,
literal|514
block|,
literal|521
block|,
literal|528
block|,
literal|534
block|,
literal|540
block|,
literal|546
block|,
literal|553
block|,
literal|560
block|,
literal|566
block|,
literal|568
block|,
literal|572
block|,
literal|576
block|,
literal|580
block|,
literal|584
block|,
literal|589
block|,
literal|594
block|,
literal|604
block|,
literal|614
block|,
literal|620
block|,
literal|628
block|,
literal|633
block|,
literal|640
block|,
literal|646
block|,
literal|653
block|,
literal|661
block|,
literal|671
block|,
literal|680
block|,
literal|689
block|,
literal|701
block|,
literal|711
block|,
literal|716
block|,
literal|722
block|,
literal|729
block|,
literal|737
block|,
literal|744
block|,
literal|749
block|,
literal|756
block|,
literal|762
block|,
literal|769
block|,
literal|776
block|,
literal|781
block|,
literal|790
block|,
literal|801
block|,
literal|812
block|,
literal|825
block|,
literal|831
block|,
literal|838
block|,
literal|844
block|,
literal|851
block|,
literal|856
block|,
literal|861
block|,
literal|866
block|,
literal|874
block|,
literal|884
block|,
literal|894
block|,
literal|904
block|,
literal|911
block|,
literal|918
block|,
literal|925
block|,
literal|934
block|,
literal|943
block|,
literal|950
block|,
literal|956
block|,
literal|962
block|,
literal|971
block|,
literal|976
block|,
literal|984
block|,
literal|986
block|,
literal|988
block|,
literal|990
block|,
literal|992
block|,
literal|994
block|,
literal|996
block|,
literal|998
block|,
literal|1000
block|,
literal|1002
block|,
literal|1004
block|,
literal|1007
block|,
literal|1010
block|,
literal|1015
block|,
literal|1020
block|,
literal|1027
block|,
literal|1034
block|,
literal|1037
block|,
literal|1040
block|,
literal|1045
block|,
literal|1048
block|,
literal|1051
block|,
literal|1054
block|,
literal|1057
block|,
literal|1060
block|,
literal|1063
block|,
literal|1070
block|,
literal|1077
block|,
literal|1083
block|,
literal|1088
block|,
literal|1092
block|,
literal|1096
block|,
literal|1100
block|,
literal|1104
block|,
literal|1108
block|,
literal|1112
block|,
literal|1117
block|,
literal|1120
block|,
literal|1125
block|,
literal|1128
block|,
literal|1133
block|,
literal|1136
block|,
literal|1141
block|,
literal|1144
block|,
literal|1152
block|,
literal|1161
block|,
literal|1170
block|,
literal|1178
block|,
literal|1186
block|,
literal|1194
block|,
literal|1204
block|,
literal|1212
block|,
literal|1221
block|,
literal|1231
block|,
literal|1240
block|,
literal|1247
block|,
literal|1255
block|,
literal|1264
block|,
literal|1274
block|,
literal|1283
block|,
literal|1291
block|,
literal|1299
block|,
literal|1306
block|,
literal|1310
block|,
literal|1322
block|,
literal|1330
block|,
literal|1342
block|,
literal|1350
block|,
literal|1354
block|,
literal|1357
block|,
literal|1359
block|,
literal|1367
block|,
literal|1377
block|,
literal|1389
block|,
literal|1393
block|,
literal|1399
block|,
literal|1407
block|,
literal|1409
block|,
literal|1412
block|,
literal|1415
block|,
literal|1420
block|,
literal|1422
block|,
literal|1429
block|,
literal|1436
block|,
literal|1443
block|,
literal|1445
block|,
literal|1447
block|,
literal|1448
block|,
literal|1454
block|,
literal|1460
block|,
literal|1464
block|,
literal|1468
block|,
literal|1472
block|,
literal|1476
block|,
literal|1477
block|,
literal|1479
block|,
literal|1481
block|,
literal|1483
block|,
literal|1485
block|,
literal|1487
block|,
literal|1488
block|,
literal|1492
block|,
literal|1493
block|,
literal|1497
block|,
literal|1501
block|,
literal|1502
block|,
literal|1506
block|,
literal|1510
block|,
literal|1516
block|,
literal|1522
block|,
literal|1523
block|,
literal|1527
block|,
literal|1531
block|,
literal|1532
block|,
literal|1536
block|,
literal|1540
block|,
literal|1541
block|,
literal|1545
block|,
literal|1549
block|,
literal|1553
block|,
literal|1559
block|,
literal|1565
block|,
literal|1566
block|,
literal|1570
block|,
literal|1571
block|,
literal|1575
block|,
literal|1577
block|,
literal|1579
block|,
literal|1581
block|,
literal|1583
block|,
literal|1584
block|,
literal|1588
block|,
literal|1592
block|,
literal|1596
block|,
literal|1602
block|,
literal|1608
block|,
literal|1610
block|,
literal|1612
block|,
literal|1614
block|,
literal|1615
block|,
literal|1619
block|,
literal|1620
block|,
literal|1624
block|,
literal|1629
block|,
literal|1634
block|,
literal|1636
block|,
literal|1638
block|,
literal|1640
block|,
literal|1642
block|,
literal|1644
block|,
literal|1646
block|,
literal|1648
block|,
literal|1650
block|,
literal|1654
block|,
literal|1658
block|,
literal|1662
block|,
literal|1666
block|,
literal|1672
block|,
literal|1678
block|,
literal|1684
block|,
literal|1690
block|,
literal|1694
block|,
literal|1698
block|,
literal|1704
block|,
literal|1710
block|,
literal|1711
block|,
literal|1713
block|,
literal|1715
block|,
literal|1718
block|,
literal|1721
block|,
literal|1724
block|,
literal|1728
block|,
literal|1730
block|,
literal|1736
block|,
literal|1742
block|,
literal|1746
block|,
literal|1749
block|,
literal|1752
block|,
literal|1755
block|,
literal|1759
block|,
literal|1761
block|,
literal|1763
block|,
literal|1765
block|,
literal|1767
block|,
literal|1771
block|,
literal|1775
block|,
literal|1779
block|,
literal|1783
block|,
literal|1785
block|,
literal|1787
block|,
literal|1789
block|,
literal|1791
block|,
literal|1795
block|,
literal|1797
block|,
literal|1799
block|,
literal|1803
block|,
literal|1805
block|,
literal|1807
block|,
literal|1811
block|,
literal|1814
block|,
literal|1817
block|,
literal|1819
block|,
literal|1823
block|,
literal|1827
block|,
literal|1831
block|,
literal|1835
block|,
literal|1839
block|,
literal|1843
block|,
literal|1847
block|,
literal|1851
block|,
literal|1855
block|,
literal|1859
block|}
decl_stmt|;
end_decl_stmt

begin_comment
comment|/* YYRHS -- A `-1'-separated list of the rules' RHS. */
end_comment

begin_decl_stmt
specifier|static
specifier|const
name|short
name|int
name|yyrhs
index|[]
init|=
block|{
literal|176
block|,
literal|0
block|,
operator|-
literal|1
block|,
operator|-
literal|1
block|,
literal|177
block|,
operator|-
literal|1
block|,
literal|178
block|,
literal|161
block|,
operator|-
literal|1
block|,
literal|178
block|,
literal|78
block|,
literal|178
block|,
literal|78
block|,
literal|178
block|,
literal|161
block|,
operator|-
literal|1
block|,
literal|178
block|,
literal|78
block|,
literal|178
block|,
literal|161
block|,
operator|-
literal|1
block|,
literal|1
block|,
operator|-
literal|1
block|,
literal|167
block|,
operator|-
literal|1
block|,
literal|209
block|,
literal|180
block|,
operator|-
literal|1
block|,
literal|209
block|,
literal|180
block|,
literal|158
block|,
literal|209
block|,
literal|180
block|,
operator|-
literal|1
block|,
literal|56
block|,
operator|-
literal|1
block|,
literal|26
block|,
literal|98
block|,
literal|163
block|,
literal|208
block|,
literal|179
block|,
literal|162
block|,
operator|-
literal|1
block|,
literal|36
block|,
literal|98
block|,
literal|163
block|,
literal|208
block|,
literal|179
block|,
literal|162
block|,
operator|-
literal|1
block|,
literal|33
block|,
literal|98
block|,
literal|36
block|,
operator|-
literal|1
block|,
literal|35
block|,
literal|98
block|,
literal|36
block|,
operator|-
literal|1
block|,
literal|163
block|,
literal|26
block|,
literal|158
block|,
literal|26
block|,
literal|162
block|,
literal|98
block|,
literal|3
block|,
literal|163
block|,
literal|26
block|,
literal|160
block|,
literal|220
block|,
literal|158
block|,
literal|26
block|,
literal|160
block|,
literal|220
block|,
literal|162
block|,
literal|193
block|,
operator|-
literal|1
block|,
literal|163
block|,
literal|26
block|,
literal|158
block|,
literal|26
block|,
literal|162
block|,
literal|98
block|,
literal|4
block|,
literal|163
block|,
literal|26
block|,
literal|160
block|,
literal|220
block|,
literal|158
block|,
literal|26
block|,
literal|160
block|,
literal|220
block|,
literal|162
block|,
literal|193
block|,
operator|-
literal|1
block|,
literal|163
block|,
literal|26
block|,
literal|158
block|,
literal|26
block|,
literal|162
block|,
literal|98
block|,
literal|9
block|,
literal|26
block|,
literal|160
block|,
literal|220
block|,
literal|193
block|,
operator|-
literal|1
block|,
literal|163
block|,
literal|26
block|,
literal|158
block|,
literal|26
block|,
literal|162
block|,
literal|98
block|,
literal|20
block|,
literal|26
block|,
literal|163
block|,
literal|192
block|,
literal|162
block|,
operator|-
literal|1
block|,
literal|26
block|,
literal|98
block|,
literal|34
block|,
literal|71
block|,
literal|35
block|,
literal|158
block|,
literal|26
block|,
literal|98
block|,
literal|32
block|,
literal|71
block|,
literal|33
block|,
operator|-
literal|1
block|,
literal|26
block|,
literal|98
block|,
literal|179
block|,
literal|71
block|,
literal|179
block|,
literal|158
block|,
literal|26
block|,
literal|98
block|,
literal|179
block|,
literal|70
block|,
literal|179
block|,
literal|185
block|,
operator|-
literal|1
block|,
literal|26
block|,
literal|98
block|,
literal|26
block|,
literal|202
block|,
literal|26
block|,
literal|158
block|,
literal|26
block|,
literal|98
block|,
literal|26
block|,
literal|202
block|,
literal|26
block|,
literal|185
block|,
operator|-
literal|1
block|,
literal|26
block|,
literal|98
block|,
literal|26
block|,
literal|201
block|,
literal|26
block|,
literal|158
block|,
literal|26
block|,
literal|98
block|,
literal|26
block|,
literal|201
block|,
literal|26
block|,
literal|186
block|,
operator|-
literal|1
block|,
literal|26
block|,
literal|98
block|,
literal|77
block|,
literal|26
block|,
literal|190
block|,
operator|-
literal|1
block|,
literal|206
block|,
literal|77
block|,
literal|179
block|,
operator|-
literal|1
block|,
literal|32
block|,
literal|98
block|,
literal|36
block|,
operator|-
literal|1
block|,
literal|34
block|,
literal|98
block|,
literal|36
block|,
operator|-
literal|1
block|,
literal|26
block|,
literal|98
block|,
literal|195
block|,
literal|163
block|,
literal|26
block|,
literal|158
block|,
literal|26
block|,
literal|162
block|,
operator|-
literal|1
block|,
literal|26
block|,
literal|98
block|,
literal|5
block|,
literal|163
block|,
literal|26
block|,
literal|160
block|,
literal|220
block|,
literal|158
block|,
literal|26
block|,
literal|160
block|,
literal|220
block|,
literal|162
block|,
literal|194
block|,
operator|-
literal|1
block|,
literal|26
block|,
literal|98
block|,
literal|5
block|,
literal|163
block|,
literal|26
block|,
literal|160
block|,
literal|220
block|,
literal|158
block|,
literal|26
block|,
literal|160
block|,
literal|220
block|,
literal|162
block|,
operator|-
literal|1
block|,
literal|26
block|,
literal|98
block|,
literal|6
block|,
literal|163
block|,
literal|26
block|,
literal|160
block|,
literal|220
block|,
literal|158
block|,
literal|26
block|,
literal|160
block|,
literal|220
block|,
literal|162
block|,
literal|203
block|,
operator|-
literal|1
block|,
literal|26
block|,
literal|98
block|,
literal|7
block|,
literal|163
block|,
literal|26
block|,
literal|160
block|,
literal|220
block|,
literal|158
block|,
literal|26
block|,
literal|160
block|,
literal|220
block|,
literal|162
block|,
literal|203
block|,
operator|-
literal|1
block|,
literal|26
block|,
literal|98
block|,
literal|8
block|,
literal|163
block|,
literal|26
block|,
literal|160
block|,
literal|220
block|,
literal|158
block|,
literal|26
block|,
literal|160
block|,
literal|220
block|,
literal|162
block|,
literal|204
block|,
operator|-
literal|1
block|,
literal|26
block|,
literal|98
block|,
literal|10
block|,
literal|163
block|,
literal|26
block|,
literal|158
block|,
literal|26
block|,
literal|162
block|,
operator|-
literal|1
block|,
literal|36
block|,
literal|98
block|,
literal|36
block|,
literal|98
block|,
literal|22
block|,
literal|163
block|,
literal|36
block|,
literal|162
block|,
literal|72
block|,
literal|36
block|,
literal|71
block|,
literal|22
block|,
literal|163
block|,
literal|36
block|,
literal|162
block|,
literal|72
block|,
literal|36
block|,
operator|-
literal|1
block|,
literal|26
block|,
literal|98
block|,
literal|26
block|,
literal|202
block|,
literal|26
block|,
literal|185
block|,
operator|-
literal|1
block|,
literal|26
block|,
literal|98
block|,
literal|200
block|,
literal|163
block|,
literal|26
block|,
literal|158
block|,
literal|26
block|,
literal|162
block|,
literal|190
block|,
operator|-
literal|1
block|,
literal|206
block|,
literal|70
block|,
literal|179
block|,
operator|-
literal|1
block|,
literal|36
block|,
literal|98
block|,
literal|36
block|,
literal|202
block|,
literal|36
block|,
literal|185
block|,
operator|-
literal|1
block|,
literal|206
block|,
literal|206
block|,
literal|220
block|,
operator|-
literal|1
block|,
literal|206
block|,
literal|179
block|,
literal|163
block|,
literal|126
block|,
literal|162
block|,
operator|-
literal|1
block|,
literal|36
block|,
literal|98
block|,
literal|26
block|,
literal|163
block|,
literal|138
block|,
literal|162
block|,
operator|-
literal|1
block|,
literal|36
block|,
literal|98
block|,
literal|26
block|,
literal|202
block|,
literal|26
block|,
literal|163
block|,
literal|141
block|,
literal|162
block|,
operator|-
literal|1
block|,
literal|36
block|,
literal|98
block|,
literal|26
block|,
literal|202
block|,
literal|26
block|,
literal|163
block|,
literal|142
block|,
literal|162
block|,
operator|-
literal|1
block|,
literal|206
block|,
literal|179
block|,
operator|-
literal|1
block|,
literal|206
block|,
literal|26
block|,
operator|-
literal|1
block|,
literal|26
block|,
literal|98
block|,
literal|36
block|,
literal|187
block|,
operator|-
literal|1
block|,
literal|36
block|,
literal|98
block|,
literal|220
block|,
operator|-
literal|1
block|,
literal|206
block|,
literal|220
block|,
operator|-
literal|1
block|,
literal|26
block|,
literal|98
block|,
literal|220
block|,
literal|188
block|,
operator|-
literal|1
block|,
literal|36
block|,
literal|98
block|,
literal|26
block|,
operator|-
literal|1
block|,
literal|26
block|,
literal|98
block|,
literal|26
block|,
literal|201
block|,
literal|26
block|,
literal|184
block|,
operator|-
literal|1
block|,
literal|26
block|,
literal|98
block|,
literal|29
block|,
literal|187
block|,
operator|-
literal|1
block|,
literal|206
block|,
literal|77
block|,
literal|179
block|,
literal|158
block|,
literal|206
block|,
literal|77
block|,
literal|179
block|,
operator|-
literal|1
block|,
literal|206
block|,
literal|70
block|,
literal|179
block|,
literal|158
block|,
literal|206
block|,
literal|70
block|,
literal|179
block|,
operator|-
literal|1
block|,
literal|207
block|,
literal|179
block|,
literal|196
block|,
operator|-
literal|1
block|,
literal|26
block|,
literal|103
block|,
literal|220
block|,
operator|-
literal|1
block|,
literal|26
block|,
literal|104
block|,
literal|26
block|,
literal|163
block|,
literal|132
block|,
literal|162
block|,
operator|-
literal|1
block|,
literal|26
block|,
literal|103
block|,
literal|26
block|,
operator|-
literal|1
block|,
literal|179
block|,
literal|104
block|,
literal|179
block|,
literal|196
block|,
operator|-
literal|1
block|,
literal|26
block|,
literal|104
block|,
literal|26
block|,
operator|-
literal|1
block|,
literal|26
block|,
literal|104
block|,
literal|220
block|,
operator|-
literal|1
block|,
literal|26
block|,
literal|99
block|,
literal|26
block|,
operator|-
literal|1
block|,
literal|12
block|,
literal|163
block|,
literal|26
block|,
literal|160
block|,
literal|220
block|,
literal|158
block|,
literal|26
block|,
literal|160
block|,
literal|220
block|,
literal|162
block|,
literal|193
block|,
operator|-
literal|1
block|,
literal|206
block|,
literal|179
block|,
literal|163
block|,
literal|126
block|,
literal|162
block|,
literal|158
block|,
literal|206
block|,
literal|179
block|,
literal|163
block|,
literal|126
block|,
literal|162
block|,
operator|-
literal|1
block|,
literal|26
block|,
literal|98
block|,
literal|163
block|,
literal|26
block|,
literal|71
block|,
literal|26
block|,
literal|162
block|,
literal|91
block|,
literal|220
block|,
operator|-
literal|1
block|,
literal|26
block|,
literal|98
block|,
literal|26
block|,
literal|66
block|,
literal|26
block|,
operator|-
literal|1
block|,
literal|26
block|,
literal|98
block|,
literal|26
block|,
literal|68
block|,
literal|26
block|,
operator|-
literal|1
block|,
literal|26
block|,
literal|98
block|,
literal|26
block|,
literal|71
block|,
literal|163
block|,
literal|26
block|,
literal|91
block|,
literal|220
block|,
literal|162
block|,
operator|-
literal|1
block|,
literal|28
block|,
literal|98
block|,
literal|179
block|,
literal|107
block|,
literal|179
block|,
operator|-
literal|1
block|,
literal|28
block|,
literal|98
block|,
literal|179
block|,
literal|112
block|,
literal|179
block|,
operator|-
literal|1
block|,
literal|28
block|,
literal|98
block|,
literal|26
block|,
literal|112
block|,
literal|26
block|,
literal|197
block|,
operator|-
literal|1
block|,
literal|28
block|,
literal|98
block|,
literal|26
block|,
literal|112
block|,
literal|220
block|,
literal|197
block|,
operator|-
literal|1
block|,
literal|28
block|,
literal|98
block|,
literal|26
block|,
literal|107
block|,
literal|26
block|,
operator|-
literal|1
block|,
literal|28
block|,
literal|98
block|,
literal|26
block|,
literal|107
block|,
literal|220
block|,
operator|-
literal|1
block|,
literal|28
block|,
literal|98
block|,
literal|179
block|,
literal|106
block|,
literal|179
block|,
operator|-
literal|1
block|,
literal|28
block|,
literal|98
block|,
literal|26
block|,
literal|106
block|,
literal|26
block|,
literal|197
block|,
operator|-
literal|1
block|,
literal|28
block|,
literal|98
block|,
literal|26
block|,
literal|106
block|,
literal|220
block|,
literal|197
block|,
operator|-
literal|1
block|,
literal|26
block|,
literal|98
block|,
literal|26
block|,
literal|65
block|,
literal|26
block|,
operator|-
literal|1
block|,
literal|213
block|,
operator|-
literal|1
block|,
literal|26
block|,
literal|98
block|,
literal|26
block|,
operator|-
literal|1
block|,
literal|28
block|,
literal|98
block|,
literal|26
block|,
operator|-
literal|1
block|,
literal|26
block|,
literal|98
block|,
literal|28
block|,
operator|-
literal|1
block|,
literal|28
block|,
literal|105
block|,
literal|28
block|,
operator|-
literal|1
block|,
literal|36
block|,
literal|98
block|,
literal|211
block|,
literal|180
block|,
operator|-
literal|1
block|,
literal|26
block|,
literal|98
block|,
literal|211
block|,
literal|180
block|,
operator|-
literal|1
block|,
literal|36
block|,
literal|98
block|,
literal|211
block|,
literal|180
block|,
literal|158
block|,
literal|36
block|,
literal|98
block|,
literal|211
block|,
literal|180
block|,
operator|-
literal|1
block|,
literal|26
block|,
literal|98
block|,
literal|211
block|,
literal|180
block|,
literal|158
block|,
literal|26
block|,
literal|98
block|,
literal|211
block|,
literal|180
block|,
operator|-
literal|1
block|,
literal|206
block|,
literal|87
block|,
literal|179
block|,
literal|159
block|,
literal|36
block|,
operator|-
literal|1
block|,
literal|36
block|,
literal|98
block|,
literal|87
block|,
literal|36
block|,
literal|159
block|,
literal|36
block|,
literal|191
block|,
operator|-
literal|1
block|,
literal|206
block|,
literal|179
block|,
literal|91
block|,
literal|220
block|,
operator|-
literal|1
block|,
literal|26
block|,
literal|98
block|,
literal|26
block|,
literal|91
block|,
literal|220
block|,
literal|189
block|,
operator|-
literal|1
block|,
literal|36
block|,
literal|98
block|,
literal|36
block|,
literal|91
block|,
literal|220
block|,
operator|-
literal|1
block|,
literal|36
block|,
literal|98
block|,
literal|36
block|,
literal|91
block|,
literal|220
block|,
literal|191
block|,
operator|-
literal|1
block|,
literal|26
block|,
literal|98
block|,
literal|87
block|,
literal|26
block|,
literal|159
block|,
literal|36
block|,
literal|189
block|,
operator|-
literal|1
block|,
literal|36
block|,
literal|98
block|,
literal|19
block|,
literal|163
block|,
literal|26
block|,
literal|158
block|,
literal|36
block|,
literal|162
block|,
literal|190
block|,
operator|-
literal|1
block|,
literal|36
block|,
literal|98
block|,
literal|19
block|,
literal|163
block|,
literal|36
block|,
literal|158
block|,
literal|36
block|,
literal|162
block|,
operator|-
literal|1
block|,
literal|26
block|,
literal|98
block|,
literal|18
block|,
literal|163
block|,
literal|26
block|,
literal|158
block|,
literal|26
block|,
literal|162
block|,
operator|-
literal|1
block|,
literal|26
block|,
literal|98
block|,
literal|18
block|,
literal|163
block|,
literal|26
block|,
literal|158
block|,
literal|26
block|,
literal|162
block|,
literal|163
block|,
literal|133
block|,
literal|162
block|,
operator|-
literal|1
block|,
literal|26
block|,
literal|98
block|,
literal|17
block|,
literal|163
block|,
literal|26
block|,
literal|158
block|,
literal|36
block|,
literal|162
block|,
literal|187
block|,
operator|-
literal|1
block|,
literal|206
block|,
literal|179
block|,
literal|93
block|,
literal|220
block|,
operator|-
literal|1
block|,
literal|206
block|,
literal|86
block|,
literal|179
block|,
literal|159
block|,
literal|36
block|,
operator|-
literal|1
block|,
literal|36
block|,
literal|98
block|,
literal|86
block|,
literal|36
block|,
literal|159
block|,
literal|36
block|,
operator|-
literal|1
block|,
literal|26
block|,
literal|98
block|,
literal|86
block|,
literal|26
block|,
literal|159
block|,
literal|36
block|,
literal|190
block|,
operator|-
literal|1
block|,
literal|26
block|,
literal|98
block|,
literal|85
block|,
literal|26
block|,
literal|159
block|,
literal|36
block|,
operator|-
literal|1
block|,
literal|206
block|,
literal|179
block|,
literal|92
block|,
literal|220
block|,
operator|-
literal|1
block|,
literal|26
block|,
literal|98
block|,
literal|26
block|,
literal|92
block|,
literal|220
block|,
literal|190
block|,
operator|-
literal|1
block|,
literal|36
block|,
literal|98
block|,
literal|36
block|,
literal|92
block|,
literal|220
block|,
operator|-
literal|1
block|,
literal|36
block|,
literal|98
block|,
literal|36
block|,
literal|93
block|,
literal|220
block|,
literal|191
block|,
operator|-
literal|1
block|,
literal|26
block|,
literal|98
block|,
literal|26
block|,
literal|93
block|,
literal|220
block|,
literal|189
block|,
operator|-
literal|1
block|,
literal|36
block|,
literal|98
block|,
literal|21
block|,
literal|26
block|,
operator|-
literal|1
block|,
literal|26
block|,
literal|98
block|,
literal|11
block|,
literal|163
block|,
literal|36
block|,
literal|158
block|,
literal|36
block|,
literal|162
block|,
operator|-
literal|1
block|,
literal|36
block|,
literal|98
block|,
literal|28
block|,
literal|98
block|,
literal|88
block|,
literal|163
block|,
literal|179
block|,
literal|158
block|,
literal|26
block|,
literal|162
block|,
operator|-
literal|1
block|,
literal|36
block|,
literal|98
block|,
literal|28
block|,
literal|98
block|,
literal|69
block|,
literal|163
block|,
literal|179
block|,
literal|158
block|,
literal|26
block|,
literal|162
block|,
operator|-
literal|1
block|,
literal|36
block|,
literal|98
block|,
literal|28
block|,
literal|98
block|,
literal|69
block|,
literal|163
block|,
literal|179
block|,
literal|158
block|,
literal|179
block|,
literal|158
block|,
literal|28
block|,
literal|162
block|,
operator|-
literal|1
block|,
literal|206
block|,
literal|90
block|,
literal|179
block|,
literal|159
block|,
literal|36
block|,
operator|-
literal|1
block|,
literal|26
block|,
literal|98
block|,
literal|90
block|,
literal|26
block|,
literal|159
block|,
literal|36
block|,
operator|-
literal|1
block|,
literal|206
block|,
literal|90
block|,
literal|179
block|,
literal|159
block|,
literal|220
block|,
operator|-
literal|1
block|,
literal|26
block|,
literal|98
block|,
literal|90
block|,
literal|26
block|,
literal|159
block|,
literal|220
block|,
operator|-
literal|1
block|,
literal|36
block|,
literal|98
block|,
literal|23
block|,
literal|179
block|,
operator|-
literal|1
block|,
literal|36
block|,
literal|98
block|,
literal|23
block|,
literal|26
block|,
operator|-
literal|1
block|,
literal|36
block|,
literal|98
block|,
literal|23
block|,
literal|36
block|,
operator|-
literal|1
block|,
literal|36
block|,
literal|98
block|,
literal|16
block|,
literal|163
block|,
literal|26
block|,
literal|162
block|,
literal|181
block|,
operator|-
literal|1
block|,
literal|26
block|,
literal|98
block|,
literal|16
block|,
literal|163
block|,
literal|26
block|,
literal|158
block|,
literal|26
block|,
literal|162
block|,
literal|181
block|,
operator|-
literal|1
block|,
literal|150
block|,
literal|163
block|,
literal|26
block|,
literal|158
block|,
literal|26
block|,
literal|158
block|,
literal|179
block|,
literal|162
block|,
literal|181
block|,
operator|-
literal|1
block|,
literal|206
block|,
literal|88
block|,
literal|163
block|,
literal|179
block|,
literal|158
block|,
literal|179
block|,
literal|158
block|,
literal|28
block|,
literal|162
block|,
operator|-
literal|1
block|,
literal|147
block|,
literal|163
block|,
literal|26
block|,
literal|158
block|,
literal|220
block|,
literal|162
block|,
operator|-
literal|1
block|,
literal|148
block|,
literal|163
block|,
literal|26
block|,
literal|158
block|,
literal|220
block|,
literal|162
block|,
operator|-
literal|1
block|,
literal|146
block|,
literal|163
block|,
literal|26
block|,
literal|158
block|,
literal|220
block|,
literal|162
block|,
operator|-
literal|1
block|,
literal|28
block|,
literal|105
block|,
literal|149
block|,
literal|163
block|,
literal|26
block|,
literal|158
block|,
literal|220
block|,
literal|162
block|,
operator|-
literal|1
block|,
literal|28
block|,
literal|98
block|,
literal|149
block|,
literal|163
block|,
literal|26
block|,
literal|158
block|,
literal|220
block|,
literal|162
block|,
operator|-
literal|1
block|,
literal|157
block|,
literal|64
block|,
literal|28
block|,
literal|26
block|,
literal|98
block|,
literal|26
block|,
operator|-
literal|1
block|,
literal|157
block|,
literal|28
block|,
literal|26
block|,
literal|98
block|,
literal|26
block|,
operator|-
literal|1
block|,
literal|157
block|,
literal|64
block|,
literal|28
block|,
literal|57
block|,
literal|220
block|,
operator|-
literal|1
block|,
literal|157
block|,
literal|64
block|,
literal|28
block|,
literal|57
block|,
literal|220
block|,
literal|163
block|,
literal|131
block|,
literal|162
block|,
operator|-
literal|1
block|,
literal|157
block|,
literal|28
block|,
literal|57
block|,
literal|220
block|,
operator|-
literal|1
block|,
literal|157
block|,
literal|28
block|,
literal|57
block|,
literal|220
block|,
literal|163
block|,
literal|131
block|,
literal|162
block|,
operator|-
literal|1
block|,
literal|37
block|,
operator|-
literal|1
block|,
literal|39
block|,
operator|-
literal|1
block|,
literal|38
block|,
operator|-
literal|1
block|,
literal|40
block|,
operator|-
literal|1
block|,
literal|41
block|,
operator|-
literal|1
block|,
literal|42
block|,
operator|-
literal|1
block|,
literal|44
block|,
operator|-
literal|1
block|,
literal|47
block|,
operator|-
literal|1
block|,
literal|48
block|,
operator|-
literal|1
block|,
literal|49
block|,
operator|-
literal|1
block|,
literal|46
block|,
literal|26
block|,
operator|-
literal|1
block|,
literal|45
block|,
literal|26
block|,
operator|-
literal|1
block|,
literal|57
block|,
literal|163
block|,
literal|26
block|,
literal|162
block|,
operator|-
literal|1
block|,
literal|60
block|,
literal|163
block|,
literal|26
block|,
literal|162
block|,
operator|-
literal|1
block|,
literal|60
block|,
literal|163
block|,
literal|27
block|,
literal|71
block|,
literal|26
block|,
literal|162
block|,
operator|-
literal|1
block|,
literal|57
block|,
literal|163
block|,
literal|27
block|,
literal|71
block|,
literal|26
block|,
literal|162
block|,
operator|-
literal|1
block|,
literal|50
block|,
literal|220
block|,
operator|-
literal|1
block|,
literal|51
block|,
literal|220
block|,
operator|-
literal|1
block|,
literal|120
block|,
literal|163
block|,
literal|26
block|,
literal|162
block|,
operator|-
literal|1
block|,
literal|57
block|,
literal|220
block|,
operator|-
literal|1
block|,
literal|58
block|,
literal|220
block|,
operator|-
literal|1
block|,
literal|59
block|,
literal|220
block|,
operator|-
literal|1
block|,
literal|59
block|,
literal|218
block|,
operator|-
literal|1
block|,
literal|60
block|,
literal|220
block|,
operator|-
literal|1
block|,
literal|60
block|,
literal|218
block|,
operator|-
literal|1
block|,
literal|97
block|,
literal|163
block|,
literal|26
block|,
literal|158
block|,
literal|26
block|,
literal|162
block|,
operator|-
literal|1
block|,
literal|96
block|,
literal|163
block|,
literal|26
block|,
literal|158
block|,
literal|26
block|,
literal|162
block|,
operator|-
literal|1
block|,
literal|26
block|,
literal|98
block|,
literal|70
block|,
literal|26
block|,
literal|189
block|,
operator|-
literal|1
block|,
literal|26
block|,
literal|98
block|,
literal|63
block|,
literal|26
block|,
operator|-
literal|1
block|,
literal|26
block|,
literal|95
block|,
literal|26
block|,
operator|-
literal|1
block|,
literal|26
block|,
literal|95
block|,
literal|220
block|,
operator|-
literal|1
block|,
literal|26
block|,
literal|89
block|,
literal|26
block|,
operator|-
literal|1
block|,
literal|26
block|,
literal|94
block|,
literal|26
block|,
operator|-
literal|1
block|,
literal|26
block|,
literal|94
block|,
literal|220
block|,
operator|-
literal|1
block|,
literal|26
block|,
literal|89
block|,
literal|220
block|,
operator|-
literal|1
block|,
literal|114
block|,
literal|164
block|,
literal|26
block|,
literal|165
block|,
operator|-
literal|1
block|,
literal|114
block|,
literal|199
block|,
operator|-
literal|1
block|,
literal|113
block|,
literal|164
block|,
literal|26
block|,
literal|165
block|,
operator|-
literal|1
block|,
literal|113
block|,
literal|199
block|,
operator|-
literal|1
block|,
literal|115
block|,
literal|164
block|,
literal|26
block|,
literal|165
block|,
operator|-
literal|1
block|,
literal|115
block|,
literal|199
block|,
operator|-
literal|1
block|,
literal|116
block|,
literal|164
block|,
literal|26
block|,
literal|165
block|,
operator|-
literal|1
block|,
literal|116
block|,
literal|199
block|,
operator|-
literal|1
block|,
literal|123
block|,
literal|164
block|,
literal|26
block|,
literal|205
block|,
literal|165
block|,
literal|98
block|,
literal|26
block|,
operator|-
literal|1
block|,
literal|123
block|,
literal|164
block|,
literal|26
block|,
literal|202
block|,
literal|220
block|,
literal|165
block|,
literal|98
block|,
literal|26
block|,
operator|-
literal|1
block|,
literal|124
block|,
literal|164
block|,
literal|26
block|,
literal|202
block|,
literal|220
block|,
literal|165
block|,
literal|98
block|,
literal|26
block|,
operator|-
literal|1
block|,
literal|124
block|,
literal|164
block|,
literal|26
block|,
literal|205
block|,
literal|165
block|,
literal|98
block|,
literal|26
block|,
operator|-
literal|1
block|,
literal|124
block|,
literal|164
block|,
literal|26
block|,
literal|205
block|,
literal|165
block|,
literal|98
block|,
literal|36
block|,
operator|-
literal|1
block|,
literal|164
block|,
literal|26
block|,
literal|202
block|,
literal|220
block|,
literal|165
block|,
literal|98
block|,
literal|26
block|,
operator|-
literal|1
block|,
literal|26
block|,
literal|98
block|,
literal|124
block|,
literal|164
block|,
literal|26
block|,
literal|202
block|,
literal|220
block|,
literal|165
block|,
literal|187
block|,
operator|-
literal|1
block|,
literal|36
block|,
literal|98
block|,
literal|124
block|,
literal|164
block|,
literal|26
block|,
literal|205
block|,
literal|165
block|,
operator|-
literal|1
block|,
literal|26
block|,
literal|98
block|,
literal|124
block|,
literal|164
block|,
literal|26
block|,
literal|205
block|,
literal|165
block|,
literal|187
block|,
operator|-
literal|1
block|,
literal|26
block|,
literal|98
block|,
literal|124
block|,
literal|164
block|,
literal|26
block|,
literal|84
block|,
literal|26
block|,
literal|165
block|,
literal|187
block|,
operator|-
literal|1
block|,
literal|36
block|,
literal|98
block|,
literal|124
block|,
literal|164
block|,
literal|26
block|,
literal|84
block|,
literal|26
block|,
literal|165
block|,
operator|-
literal|1
block|,
literal|164
block|,
literal|26
block|,
literal|205
block|,
literal|165
block|,
literal|98
block|,
literal|26
block|,
operator|-
literal|1
block|,
literal|164
block|,
literal|26
block|,
literal|84
block|,
literal|26
block|,
literal|165
block|,
literal|98
block|,
literal|26
block|,
operator|-
literal|1
block|,
literal|124
block|,
literal|164
block|,
literal|26
block|,
literal|84
block|,
literal|26
block|,
literal|165
block|,
literal|98
block|,
literal|36
block|,
operator|-
literal|1
block|,
literal|26
block|,
literal|98
block|,
literal|123
block|,
literal|164
block|,
literal|26
block|,
literal|202
block|,
literal|220
block|,
literal|165
block|,
literal|187
block|,
operator|-
literal|1
block|,
literal|26
block|,
literal|98
block|,
literal|123
block|,
literal|164
block|,
literal|26
block|,
literal|205
block|,
literal|165
block|,
literal|187
block|,
operator|-
literal|1
block|,
literal|26
block|,
literal|98
block|,
literal|164
block|,
literal|26
block|,
literal|84
block|,
literal|26
block|,
literal|165
block|,
operator|-
literal|1
block|,
literal|26
block|,
literal|98
block|,
literal|164
block|,
literal|26
block|,
literal|202
block|,
literal|217
block|,
literal|165
block|,
operator|-
literal|1
block|,
literal|26
block|,
literal|98
block|,
literal|164
block|,
literal|26
block|,
literal|205
block|,
literal|165
block|,
operator|-
literal|1
block|,
literal|220
block|,
literal|98
block|,
literal|220
block|,
operator|-
literal|1
block|,
literal|198
block|,
literal|98
block|,
literal|163
block|,
literal|26
block|,
literal|160
block|,
literal|220
block|,
literal|158
block|,
literal|26
block|,
literal|160
block|,
literal|220
block|,
literal|162
block|,
operator|-
literal|1
block|,
literal|198
block|,
literal|98
block|,
literal|163
block|,
literal|26
block|,
literal|160
block|,
literal|220
block|,
literal|162
block|,
operator|-
literal|1
block|,
literal|163
block|,
literal|26
block|,
literal|160
block|,
literal|220
block|,
literal|158
block|,
literal|26
block|,
literal|160
block|,
literal|220
block|,
literal|162
block|,
literal|98
block|,
literal|199
block|,
operator|-
literal|1
block|,
literal|163
block|,
literal|26
block|,
literal|160
block|,
literal|220
block|,
literal|162
block|,
literal|98
block|,
literal|199
block|,
operator|-
literal|1
block|,
literal|198
block|,
literal|98
block|,
literal|26
block|,
operator|-
literal|1
block|,
literal|24
block|,
literal|220
block|,
operator|-
literal|1
block|,
literal|25
block|,
operator|-
literal|1
block|,
literal|52
block|,
literal|163
block|,
literal|220
block|,
literal|158
block|,
literal|220
block|,
literal|162
block|,
literal|26
block|,
operator|-
literal|1
block|,
literal|52
block|,
literal|163
block|,
literal|220
block|,
literal|158
block|,
literal|220
block|,
literal|162
block|,
literal|26
block|,
literal|98
block|,
literal|26
block|,
operator|-
literal|1
block|,
literal|52
block|,
literal|163
block|,
literal|220
block|,
literal|158
block|,
literal|220
block|,
literal|162
block|,
literal|26
block|,
literal|98
block|,
literal|26
block|,
literal|92
block|,
literal|220
block|,
operator|-
literal|1
block|,
literal|53
block|,
literal|220
block|,
literal|26
block|,
operator|-
literal|1
block|,
literal|53
block|,
literal|220
block|,
literal|26
block|,
literal|98
block|,
literal|26
block|,
operator|-
literal|1
block|,
literal|53
block|,
literal|220
block|,
literal|26
block|,
literal|98
block|,
literal|26
block|,
literal|92
block|,
literal|220
block|,
operator|-
literal|1
block|,
literal|154
block|,
operator|-
literal|1
block|,
literal|154
block|,
literal|179
block|,
operator|-
literal|1
block|,
literal|154
block|,
literal|26
block|,
operator|-
literal|1
block|,
literal|156
block|,
literal|163
block|,
literal|26
block|,
literal|162
block|,
operator|-
literal|1
block|,
literal|153
block|,
operator|-
literal|1
block|,
literal|155
block|,
literal|163
block|,
literal|36
block|,
literal|158
block|,
literal|220
block|,
literal|162
block|,
operator|-
literal|1
block|,
literal|152
block|,
literal|163
block|,
literal|26
block|,
literal|158
block|,
literal|220
block|,
literal|162
block|,
operator|-
literal|1
block|,
literal|151
block|,
literal|163
block|,
literal|26
block|,
literal|158
block|,
literal|220
block|,
literal|162
block|,
operator|-
literal|1
block|,
literal|30
block|,
operator|-
literal|1
block|,
literal|31
block|,
operator|-
literal|1
block|,
operator|-
literal|1
block|,
literal|163
block|,
literal|135
block|,
literal|158
block|,
literal|136
block|,
literal|162
block|,
operator|-
literal|1
block|,
literal|163
block|,
literal|136
block|,
literal|158
block|,
literal|135
block|,
literal|162
block|,
operator|-
literal|1
block|,
literal|163
block|,
literal|136
block|,
literal|162
block|,
operator|-
literal|1
block|,
literal|163
block|,
literal|135
block|,
literal|162
block|,
operator|-
literal|1
block|,
literal|163
block|,
literal|121
block|,
literal|162
block|,
operator|-
literal|1
block|,
literal|163
block|,
literal|122
block|,
literal|162
block|,
operator|-
literal|1
block|,
operator|-
literal|1
block|,
literal|126
block|,
operator|-
literal|1
block|,
literal|127
block|,
operator|-
literal|1
block|,
literal|128
block|,
operator|-
literal|1
block|,
literal|121
block|,
operator|-
literal|1
block|,
literal|122
block|,
operator|-
literal|1
block|,
operator|-
literal|1
block|,
literal|163
block|,
literal|182
block|,
literal|162
block|,
operator|-
literal|1
block|,
operator|-
literal|1
block|,
literal|163
block|,
literal|125
block|,
literal|162
block|,
operator|-
literal|1
block|,
literal|163
block|,
literal|126
block|,
literal|162
block|,
operator|-
literal|1
block|,
operator|-
literal|1
block|,
literal|163
block|,
literal|183
block|,
literal|162
block|,
operator|-
literal|1
block|,
literal|163
block|,
literal|182
block|,
literal|162
block|,
operator|-
literal|1
block|,
literal|163
block|,
literal|183
block|,
literal|158
block|,
literal|182
block|,
literal|162
block|,
operator|-
literal|1
block|,
literal|163
block|,
literal|182
block|,
literal|158
block|,
literal|183
block|,
literal|162
block|,
operator|-
literal|1
block|,
operator|-
literal|1
block|,
literal|163
block|,
literal|134
block|,
literal|162
block|,
operator|-
literal|1
block|,
literal|163
block|,
literal|133
block|,
literal|162
block|,
operator|-
literal|1
block|,
operator|-
literal|1
block|,
literal|163
block|,
literal|133
block|,
literal|162
block|,
operator|-
literal|1
block|,
literal|163
block|,
literal|134
block|,
literal|162
block|,
operator|-
literal|1
block|,
operator|-
literal|1
block|,
literal|163
block|,
literal|125
block|,
literal|162
block|,
operator|-
literal|1
block|,
literal|163
block|,
literal|126
block|,
literal|162
block|,
operator|-
literal|1
block|,
literal|163
block|,
literal|143
block|,
literal|162
block|,
operator|-
literal|1
block|,
literal|163
block|,
literal|143
block|,
literal|158
block|,
literal|126
block|,
literal|162
block|,
operator|-
literal|1
block|,
literal|163
block|,
literal|126
block|,
literal|158
block|,
literal|143
block|,
literal|162
block|,
operator|-
literal|1
block|,
operator|-
literal|1
block|,
literal|163
block|,
literal|143
block|,
literal|162
block|,
operator|-
literal|1
block|,
operator|-
literal|1
block|,
literal|163
block|,
literal|126
block|,
literal|162
block|,
operator|-
literal|1
block|,
literal|108
block|,
operator|-
literal|1
block|,
literal|111
block|,
operator|-
literal|1
block|,
literal|110
block|,
operator|-
literal|1
block|,
literal|109
block|,
operator|-
literal|1
block|,
operator|-
literal|1
block|,
literal|163
block|,
literal|137
block|,
literal|162
block|,
operator|-
literal|1
block|,
literal|163
block|,
literal|137
block|,
literal|162
block|,
operator|-
literal|1
block|,
literal|163
block|,
literal|136
block|,
literal|162
block|,
operator|-
literal|1
block|,
literal|163
block|,
literal|136
block|,
literal|158
block|,
literal|137
block|,
literal|162
block|,
operator|-
literal|1
block|,
literal|163
block|,
literal|137
block|,
literal|158
block|,
literal|136
block|,
literal|162
block|,
operator|-
literal|1
block|,
literal|13
block|,
operator|-
literal|1
block|,
literal|14
block|,
operator|-
literal|1
block|,
literal|15
block|,
operator|-
literal|1
block|,
operator|-
literal|1
block|,
literal|163
block|,
literal|136
block|,
literal|162
block|,
operator|-
literal|1
block|,
operator|-
literal|1
block|,
literal|163
block|,
literal|136
block|,
literal|162
block|,
operator|-
literal|1
block|,
literal|164
block|,
literal|83
block|,
literal|26
block|,
literal|165
block|,
operator|-
literal|1
block|,
literal|164
block|,
literal|26
block|,
literal|84
block|,
literal|165
block|,
operator|-
literal|1
block|,
literal|75
block|,
operator|-
literal|1
block|,
literal|76
block|,
operator|-
literal|1
block|,
literal|79
block|,
operator|-
literal|1
block|,
literal|80
block|,
operator|-
literal|1
block|,
literal|81
block|,
operator|-
literal|1
block|,
literal|82
block|,
operator|-
literal|1
block|,
literal|71
block|,
operator|-
literal|1
block|,
literal|70
block|,
operator|-
literal|1
block|,
literal|163
block|,
literal|140
block|,
literal|162
block|,
operator|-
literal|1
block|,
literal|163
block|,
literal|129
block|,
literal|162
block|,
operator|-
literal|1
block|,
literal|163
block|,
literal|139
block|,
literal|162
block|,
operator|-
literal|1
block|,
literal|163
block|,
literal|130
block|,
literal|162
block|,
operator|-
literal|1
block|,
literal|163
block|,
literal|140
block|,
literal|158
block|,
literal|137
block|,
literal|162
block|,
operator|-
literal|1
block|,
literal|163
block|,
literal|129
block|,
literal|158
block|,
literal|137
block|,
literal|162
block|,
operator|-
literal|1
block|,
literal|163
block|,
literal|139
block|,
literal|158
block|,
literal|137
block|,
literal|162
block|,
operator|-
literal|1
block|,
literal|163
block|,
literal|130
block|,
literal|158
block|,
literal|137
block|,
literal|162
block|,
operator|-
literal|1
block|,
literal|163
block|,
literal|144
block|,
literal|162
block|,
operator|-
literal|1
block|,
literal|163
block|,
literal|145
block|,
literal|162
block|,
operator|-
literal|1
block|,
literal|163
block|,
literal|144
block|,
literal|158
block|,
literal|137
block|,
literal|162
block|,
operator|-
literal|1
block|,
literal|163
block|,
literal|145
block|,
literal|158
block|,
literal|137
block|,
literal|162
block|,
operator|-
literal|1
block|,
operator|-
literal|1
block|,
literal|84
block|,
operator|-
literal|1
block|,
literal|83
block|,
operator|-
literal|1
block|,
literal|179
block|,
literal|98
block|,
operator|-
literal|1
block|,
literal|179
block|,
literal|103
block|,
operator|-
literal|1
block|,
literal|179
block|,
literal|104
block|,
operator|-
literal|1
block|,
literal|26
block|,
literal|98
block|,
literal|179
block|,
operator|-
literal|1
block|,
literal|210
block|,
operator|-
literal|1
block|,
literal|26
block|,
literal|98
block|,
literal|163
block|,
literal|210
block|,
literal|162
block|,
operator|-
literal|1
block|,
literal|36
block|,
literal|98
block|,
literal|163
block|,
literal|210
block|,
literal|162
block|,
operator|-
literal|1
block|,
literal|36
block|,
literal|98
block|,
literal|179
block|,
operator|-
literal|1
block|,
literal|206
block|,
literal|211
block|,
operator|-
literal|1
block|,
literal|208
block|,
literal|211
block|,
operator|-
literal|1
block|,
literal|207
block|,
literal|211
block|,
operator|-
literal|1
block|,
literal|36
block|,
literal|72
block|,
literal|36
block|,
operator|-
literal|1
block|,
literal|98
block|,
operator|-
literal|1
block|,
literal|100
block|,
operator|-
literal|1
block|,
literal|102
block|,
operator|-
literal|1
block|,
literal|101
block|,
operator|-
literal|1
block|,
literal|28
block|,
literal|212
block|,
literal|166
block|,
operator|-
literal|1
block|,
literal|28
block|,
literal|212
block|,
literal|143
block|,
operator|-
literal|1
block|,
literal|166
block|,
literal|212
block|,
literal|28
block|,
operator|-
literal|1
block|,
literal|143
block|,
literal|212
block|,
literal|28
block|,
operator|-
literal|1
block|,
literal|168
block|,
operator|-
literal|1
block|,
literal|170
block|,
operator|-
literal|1
block|,
literal|171
block|,
operator|-
literal|1
block|,
literal|172
block|,
operator|-
literal|1
block|,
literal|214
block|,
literal|173
block|,
literal|215
block|,
operator|-
literal|1
block|,
literal|216
block|,
operator|-
literal|1
block|,
literal|220
block|,
operator|-
literal|1
block|,
literal|214
block|,
literal|173
block|,
literal|174
block|,
operator|-
literal|1
block|,
literal|169
block|,
operator|-
literal|1
block|,
literal|214
block|,
operator|-
literal|1
block|,
literal|163
block|,
literal|221
block|,
literal|162
block|,
operator|-
literal|1
block|,
literal|63
block|,
literal|221
block|,
operator|-
literal|1
block|,
literal|70
block|,
literal|221
block|,
operator|-
literal|1
block|,
literal|221
block|,
operator|-
literal|1
block|,
literal|221
block|,
literal|72
block|,
literal|221
block|,
operator|-
literal|1
block|,
literal|221
block|,
literal|73
block|,
literal|221
block|,
operator|-
literal|1
block|,
literal|221
block|,
literal|67
block|,
literal|221
block|,
operator|-
literal|1
block|,
literal|221
block|,
literal|71
block|,
literal|221
block|,
operator|-
literal|1
block|,
literal|221
block|,
literal|70
block|,
literal|221
block|,
operator|-
literal|1
block|,
literal|221
block|,
literal|91
block|,
literal|221
block|,
operator|-
literal|1
block|,
literal|221
block|,
literal|92
block|,
literal|221
block|,
operator|-
literal|1
block|,
literal|221
block|,
literal|65
block|,
literal|221
block|,
operator|-
literal|1
block|,
literal|221
block|,
literal|68
block|,
literal|221
block|,
operator|-
literal|1
block|,
literal|221
block|,
literal|66
block|,
literal|221
block|,
operator|-
literal|1
block|,
literal|219
block|,
operator|-
literal|1
block|}
decl_stmt|;
end_decl_stmt

begin_comment
comment|/* YYRLINE[YYN] -- source line where rule number YYN was defined.  */
end_comment

begin_decl_stmt
specifier|static
specifier|const
name|unsigned
name|short
name|int
name|yyrline
index|[]
init|=
block|{
literal|0
block|,
literal|567
block|,
literal|567
block|,
literal|568
block|,
literal|580
block|,
literal|582
block|,
literal|615
block|,
literal|642
block|,
literal|653
block|,
literal|657
block|,
literal|692
block|,
literal|712
block|,
literal|717
block|,
literal|727
block|,
literal|737
block|,
literal|742
block|,
literal|747
block|,
literal|763
block|,
literal|779
block|,
literal|791
block|,
literal|801
block|,
literal|814
block|,
literal|833
block|,
literal|851
block|,
literal|874
block|,
literal|896
block|,
literal|901
block|,
literal|911
block|,
literal|922
block|,
literal|933
block|,
literal|947
block|,
literal|962
block|,
literal|978
block|,
literal|994
block|,
literal|1010
block|,
literal|1021
block|,
literal|1035
block|,
literal|1061
block|,
literal|1079
block|,
literal|1084
block|,
literal|1090
block|,
literal|1102
block|,
literal|1113
block|,
literal|1124
block|,
literal|1135
block|,
literal|1146
block|,
literal|1157
block|,
literal|1168
block|,
literal|1194
block|,
literal|1208
block|,
literal|1218
block|,
literal|1263
block|,
literal|1282
block|,
literal|1293
block|,
literal|1304
block|,
literal|1315
block|,
literal|1326
block|,
literal|1337
block|,
literal|1353
block|,
literal|1370
block|,
literal|1386
block|,
literal|1397
block|,
literal|1408
block|,
literal|1439
block|,
literal|1450
block|,
literal|1463
block|,
literal|1474
block|,
literal|1513
block|,
literal|1523
block|,
literal|1533
block|,
literal|1553
block|,
literal|1563
block|,
literal|1573
block|,
literal|1583
block|,
literal|1594
block|,
literal|1602
block|,
literal|1612
block|,
literal|1622
block|,
literal|1633
block|,
literal|1657
block|,
literal|1668
block|,
literal|1674
block|,
literal|1685
block|,
literal|1696
block|,
literal|1707
block|,
literal|1715
block|,
literal|1736
block|,
literal|1761
block|,
literal|1788
block|,
literal|1822
block|,
literal|1836
block|,
literal|1847
block|,
literal|1861
block|,
literal|1895
block|,
literal|1905
block|,
literal|1915
block|,
literal|1940
block|,
literal|1952
block|,
literal|1970
block|,
literal|1981
block|,
literal|1992
block|,
literal|2003
block|,
literal|2016
block|,
literal|2027
block|,
literal|2038
block|,
literal|2049
block|,
literal|2060
block|,
literal|2071
block|,
literal|2104
block|,
literal|2114
block|,
literal|2127
block|,
literal|2147
block|,
literal|2158
block|,
literal|2169
block|,
literal|2182
block|,
literal|2195
block|,
literal|2206
block|,
literal|2217
block|,
literal|2228
block|,
literal|2239
block|,
literal|2249
block|,
literal|2260
block|,
literal|2271
block|,
literal|2283
block|,
literal|2294
block|,
literal|2305
block|,
literal|2316
block|,
literal|2329
block|,
literal|2341
block|,
literal|2353
block|,
literal|2364
block|,
literal|2375
block|,
literal|2386
block|,
literal|2398
block|,
literal|2410
block|,
literal|2421
block|,
literal|2432
block|,
literal|2443
block|,
literal|2453
block|,
literal|2459
block|,
literal|2465
block|,
literal|2471
block|,
literal|2477
block|,
literal|2483
block|,
literal|2489
block|,
literal|2495
block|,
literal|2501
block|,
literal|2507
block|,
literal|2513
block|,
literal|2524
block|,
literal|2535
block|,
literal|2546
block|,
literal|2557
block|,
literal|2568
block|,
literal|2579
block|,
literal|2590
block|,
literal|2596
block|,
literal|2607
block|,
literal|2618
block|,
literal|2629
block|,
literal|2640
block|,
literal|2651
block|,
literal|2661
block|,
literal|2674
block|,
literal|2682
block|,
literal|2690
block|,
literal|2714
block|,
literal|2725
block|,
literal|2736
block|,
literal|2747
block|,
literal|2758
block|,
literal|2769
block|,
literal|2781
block|,
literal|2794
block|,
literal|2803
block|,
literal|2814
block|,
literal|2825
block|,
literal|2837
block|,
literal|2848
block|,
literal|2859
block|,
literal|2870
block|,
literal|2884
block|,
literal|2896
block|,
literal|2911
block|,
literal|2930
block|,
literal|2941
block|,
literal|2959
block|,
literal|2993
block|,
literal|3011
block|,
literal|3028
block|,
literal|3039
block|,
literal|3050
block|,
literal|3061
block|,
literal|3082
block|,
literal|3101
block|,
literal|3114
block|,
literal|3128
block|,
literal|3140
block|,
literal|3156
block|,
literal|3196
block|,
literal|3229
block|,
literal|3237
block|,
literal|3253
block|,
literal|3272
block|,
literal|3286
block|,
literal|3305
block|,
literal|3321
block|,
literal|3329
block|,
literal|3338
block|,
literal|3349
block|,
literal|3361
block|,
literal|3375
block|,
literal|3383
block|,
literal|3393
block|,
literal|3405
block|,
literal|3410
block|,
literal|3415
block|,
literal|3421
block|,
literal|3429
block|,
literal|3435
block|,
literal|3441
block|,
literal|3447
block|,
literal|3460
block|,
literal|3464
block|,
literal|3474
block|,
literal|3478
block|,
literal|3483
block|,
literal|3488
block|,
literal|3493
block|,
literal|3500
block|,
literal|3504
block|,
literal|3511
block|,
literal|3515
block|,
literal|3520
block|,
literal|3525
block|,
literal|3533
block|,
literal|3537
block|,
literal|3544
block|,
literal|3548
block|,
literal|3556
block|,
literal|3561
block|,
literal|3567
block|,
literal|3576
block|,
literal|3581
block|,
literal|3587
block|,
literal|3593
block|,
literal|3599
block|,
literal|3608
block|,
literal|3611
block|,
literal|3615
block|,
literal|3622
block|,
literal|3625
block|,
literal|3629
block|,
literal|3636
block|,
literal|3641
block|,
literal|3647
block|,
literal|3653
block|,
literal|3659
block|,
literal|3664
block|,
literal|3672
block|,
literal|3675
block|,
literal|3682
block|,
literal|3685
block|,
literal|3692
block|,
literal|3696
block|,
literal|3700
block|,
literal|3704
block|,
literal|3711
block|,
literal|3714
block|,
literal|3721
block|,
literal|3726
block|,
literal|3733
block|,
literal|3740
block|,
literal|3752
block|,
literal|3756
block|,
literal|3760
block|,
literal|3767
block|,
literal|3770
block|,
literal|3780
block|,
literal|3783
block|,
literal|3792
block|,
literal|3798
block|,
literal|3807
block|,
literal|3811
block|,
literal|3818
block|,
literal|3822
block|,
literal|3826
block|,
literal|3830
block|,
literal|3837
block|,
literal|3841
block|,
literal|3848
block|,
literal|3856
block|,
literal|3864
block|,
literal|3872
block|,
literal|3880
block|,
literal|3887
block|,
literal|3894
block|,
literal|3902
block|,
literal|3912
block|,
literal|3917
block|,
literal|3922
block|,
literal|3927
block|,
literal|3935
block|,
literal|3938
block|,
literal|3942
block|,
literal|3951
block|,
literal|3958
block|,
literal|3965
block|,
literal|3972
block|,
literal|3987
block|,
literal|3993
block|,
literal|4001
block|,
literal|4009
block|,
literal|4027
block|,
literal|4034
block|,
literal|4041
block|,
literal|4051
block|,
literal|4064
block|,
literal|4068
block|,
literal|4072
block|,
literal|4076
block|,
literal|4083
block|,
literal|4089
block|,
literal|4095
block|,
literal|4101
block|,
literal|4111
block|,
literal|4120
block|,
literal|4122
block|,
literal|4124
block|,
literal|4128
block|,
literal|4136
block|,
literal|4140
block|,
literal|4147
block|,
literal|4153
block|,
literal|4159
block|,
literal|4163
block|,
literal|4167
block|,
literal|4171
block|,
literal|4177
block|,
literal|4183
block|,
literal|4187
block|,
literal|4191
block|,
literal|4195
block|,
literal|4199
block|,
literal|4203
block|,
literal|4207
block|,
literal|4211
block|,
literal|4215
block|,
literal|4219
block|,
literal|4223
block|}
decl_stmt|;
end_decl_stmt

begin_endif
endif|#
directive|endif
end_endif

begin_if
if|#
directive|if
name|YYDEBUG
operator|||
name|YYERROR_VERBOSE
operator|||
name|YYTOKEN_TABLE
end_if

begin_comment
comment|/* YYTNAME[SYMBOL-NUM] -- String name of the symbol SYMBOL-NUM.    First, the terminals, then, starting at YYNTOKENS, nonterminals. */
end_comment

begin_decl_stmt
specifier|static
specifier|const
name|char
modifier|*
specifier|const
name|yytname
index|[]
init|=
block|{
literal|"$end"
block|,
literal|"error"
block|,
literal|"$undefined"
block|,
literal|"BYTEOP16P"
block|,
literal|"BYTEOP16M"
block|,
literal|"BYTEOP1P"
block|,
literal|"BYTEOP2P"
block|,
literal|"BYTEOP2M"
block|,
literal|"BYTEOP3P"
block|,
literal|"BYTEUNPACK"
block|,
literal|"BYTEPACK"
block|,
literal|"PACK"
block|,
literal|"SAA"
block|,
literal|"ALIGN8"
block|,
literal|"ALIGN16"
block|,
literal|"ALIGN24"
block|,
literal|"VIT_MAX"
block|,
literal|"EXTRACT"
block|,
literal|"DEPOSIT"
block|,
literal|"EXPADJ"
block|,
literal|"SEARCH"
block|,
literal|"ONES"
block|,
literal|"SIGN"
block|,
literal|"SIGNBITS"
block|,
literal|"LINK"
block|,
literal|"UNLINK"
block|,
literal|"REG"
block|,
literal|"PC"
block|,
literal|"CCREG"
block|,
literal|"BYTE_DREG"
block|,
literal|"REG_A_DOUBLE_ZERO"
block|,
literal|"REG_A_DOUBLE_ONE"
block|,
literal|"A_ZERO_DOT_L"
block|,
literal|"A_ZERO_DOT_H"
block|,
literal|"A_ONE_DOT_L"
block|,
literal|"A_ONE_DOT_H"
block|,
literal|"HALF_REG"
block|,
literal|"NOP"
block|,
literal|"RTI"
block|,
literal|"RTS"
block|,
literal|"RTX"
block|,
literal|"RTN"
block|,
literal|"RTE"
block|,
literal|"HLT"
block|,
literal|"IDLE"
block|,
literal|"STI"
block|,
literal|"CLI"
block|,
literal|"CSYNC"
block|,
literal|"SSYNC"
block|,
literal|"EMUEXCPT"
block|,
literal|"RAISE"
block|,
literal|"EXCPT"
block|,
literal|"LSETUP"
block|,
literal|"LOOP"
block|,
literal|"LOOP_BEGIN"
block|,
literal|"LOOP_END"
block|,
literal|"DISALGNEXCPT"
block|,
literal|"JUMP"
block|,
literal|"JUMP_DOT_S"
block|,
literal|"JUMP_DOT_L"
block|,
literal|"CALL"
block|,
literal|"ABORT"
block|,
literal|"NOT"
block|,
literal|"TILDA"
block|,
literal|"BANG"
block|,
literal|"AMPERSAND"
block|,
literal|"BAR"
block|,
literal|"PERCENT"
block|,
literal|"CARET"
block|,
literal|"BXOR"
block|,
literal|"MINUS"
block|,
literal|"PLUS"
block|,
literal|"STAR"
block|,
literal|"SLASH"
block|,
literal|"NEG"
block|,
literal|"MIN"
block|,
literal|"MAX"
block|,
literal|"ABS"
block|,
literal|"DOUBLE_BAR"
block|,
literal|"_PLUS_BAR_PLUS"
block|,
literal|"_PLUS_BAR_MINUS"
block|,
literal|"_MINUS_BAR_PLUS"
block|,
literal|"_MINUS_BAR_MINUS"
block|,
literal|"_MINUS_MINUS"
block|,
literal|"_PLUS_PLUS"
block|,
literal|"SHIFT"
block|,
literal|"LSHIFT"
block|,
literal|"ASHIFT"
block|,
literal|"BXORSHIFT"
block|,
literal|"_GREATER_GREATER_GREATER_THAN_ASSIGN"
block|,
literal|"ROT"
block|,
literal|"LESS_LESS"
block|,
literal|"GREATER_GREATER"
block|,
literal|"_GREATER_GREATER_GREATER"
block|,
literal|"_LESS_LESS_ASSIGN"
block|,
literal|"_GREATER_GREATER_ASSIGN"
block|,
literal|"DIVS"
block|,
literal|"DIVQ"
block|,
literal|"ASSIGN"
block|,
literal|"_STAR_ASSIGN"
block|,
literal|"_BAR_ASSIGN"
block|,
literal|"_CARET_ASSIGN"
block|,
literal|"_AMPERSAND_ASSIGN"
block|,
literal|"_MINUS_ASSIGN"
block|,
literal|"_PLUS_ASSIGN"
block|,
literal|"_ASSIGN_BANG"
block|,
literal|"_LESS_THAN_ASSIGN"
block|,
literal|"_ASSIGN_ASSIGN"
block|,
literal|"GE"
block|,
literal|"LT"
block|,
literal|"LE"
block|,
literal|"GT"
block|,
literal|"LESS_THAN"
block|,
literal|"FLUSHINV"
block|,
literal|"FLUSH"
block|,
literal|"IFLUSH"
block|,
literal|"PREFETCH"
block|,
literal|"PRNT"
block|,
literal|"OUTC"
block|,
literal|"WHATREG"
block|,
literal|"TESTSET"
block|,
literal|"ASL"
block|,
literal|"ASR"
block|,
literal|"B"
block|,
literal|"W"
block|,
literal|"NS"
block|,
literal|"S"
block|,
literal|"CO"
block|,
literal|"SCO"
block|,
literal|"TH"
block|,
literal|"TL"
block|,
literal|"BP"
block|,
literal|"BREV"
block|,
literal|"X"
block|,
literal|"Z"
block|,
literal|"M"
block|,
literal|"MMOD"
block|,
literal|"R"
block|,
literal|"RND"
block|,
literal|"RNDL"
block|,
literal|"RNDH"
block|,
literal|"RND12"
block|,
literal|"RND20"
block|,
literal|"V"
block|,
literal|"LO"
block|,
literal|"HI"
block|,
literal|"BITTGL"
block|,
literal|"BITCLR"
block|,
literal|"BITSET"
block|,
literal|"BITTST"
block|,
literal|"BITMUX"
block|,
literal|"DBGAL"
block|,
literal|"DBGAH"
block|,
literal|"DBGHALT"
block|,
literal|"DBG"
block|,
literal|"DBGA"
block|,
literal|"DBGCMPLX"
block|,
literal|"IF"
block|,
literal|"COMMA"
block|,
literal|"BY"
block|,
literal|"COLON"
block|,
literal|"SEMICOLON"
block|,
literal|"RPAREN"
block|,
literal|"LPAREN"
block|,
literal|"LBRACK"
block|,
literal|"RBRACK"
block|,
literal|"STATUS_REG"
block|,
literal|"MNOP"
block|,
literal|"SYMBOL"
block|,
literal|"NUMBER"
block|,
literal|"GOT"
block|,
literal|"GOT17M4"
block|,
literal|"FUNCDESC_GOT17M4"
block|,
literal|"AT"
block|,
literal|"PLTPC"
block|,
literal|"$accept"
block|,
literal|"statement"
block|,
literal|"asm"
block|,
literal|"asm_1"
block|,
literal|"REG_A"
block|,
literal|"opt_mode"
block|,
literal|"asr_asl"
block|,
literal|"sco"
block|,
literal|"asr_asl_0"
block|,
literal|"amod0"
block|,
literal|"amod1"
block|,
literal|"amod2"
block|,
literal|"xpmod"
block|,
literal|"xpmod1"
block|,
literal|"vsmod"
block|,
literal|"vmod"
block|,
literal|"smod"
block|,
literal|"searchmod"
block|,
literal|"aligndir"
block|,
literal|"byteop_mod"
block|,
literal|"c_align"
block|,
literal|"w32_or_nothing"
block|,
literal|"iu_or_nothing"
block|,
literal|"reg_with_predec"
block|,
literal|"reg_with_postinc"
block|,
literal|"min_max"
block|,
literal|"op_bar_op"
block|,
literal|"plus_minus"
block|,
literal|"rnd_op"
block|,
literal|"b3_op"
block|,
literal|"post_op"
block|,
literal|"a_assign"
block|,
literal|"a_minusassign"
block|,
literal|"a_plusassign"
block|,
literal|"assign_macfunc"
block|,
literal|"a_macfunc"
block|,
literal|"multiply_halfregs"
block|,
literal|"cc_op"
block|,
literal|"ccstat"
block|,
literal|"symbol"
block|,
literal|"any_gotrel"
block|,
literal|"got"
block|,
literal|"got_or_expr"
block|,
literal|"pltpc"
block|,
literal|"eterm"
block|,
literal|"expr"
block|,
literal|"expr_1"
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_endif
endif|#
directive|endif
end_endif

begin_ifdef
ifdef|#
directive|ifdef
name|YYPRINT
end_ifdef

begin_comment
comment|/* YYTOKNUM[YYLEX-NUM] -- Internal token number corresponding to    token YYLEX-NUM.  */
end_comment

begin_decl_stmt
specifier|static
specifier|const
name|unsigned
name|short
name|int
name|yytoknum
index|[]
init|=
block|{
literal|0
block|,
literal|256
block|,
literal|257
block|,
literal|258
block|,
literal|259
block|,
literal|260
block|,
literal|261
block|,
literal|262
block|,
literal|263
block|,
literal|264
block|,
literal|265
block|,
literal|266
block|,
literal|267
block|,
literal|268
block|,
literal|269
block|,
literal|270
block|,
literal|271
block|,
literal|272
block|,
literal|273
block|,
literal|274
block|,
literal|275
block|,
literal|276
block|,
literal|277
block|,
literal|278
block|,
literal|279
block|,
literal|280
block|,
literal|281
block|,
literal|282
block|,
literal|283
block|,
literal|284
block|,
literal|285
block|,
literal|286
block|,
literal|287
block|,
literal|288
block|,
literal|289
block|,
literal|290
block|,
literal|291
block|,
literal|292
block|,
literal|293
block|,
literal|294
block|,
literal|295
block|,
literal|296
block|,
literal|297
block|,
literal|298
block|,
literal|299
block|,
literal|300
block|,
literal|301
block|,
literal|302
block|,
literal|303
block|,
literal|304
block|,
literal|305
block|,
literal|306
block|,
literal|307
block|,
literal|308
block|,
literal|309
block|,
literal|310
block|,
literal|311
block|,
literal|312
block|,
literal|313
block|,
literal|314
block|,
literal|315
block|,
literal|316
block|,
literal|317
block|,
literal|318
block|,
literal|319
block|,
literal|320
block|,
literal|321
block|,
literal|322
block|,
literal|323
block|,
literal|324
block|,
literal|325
block|,
literal|326
block|,
literal|327
block|,
literal|328
block|,
literal|329
block|,
literal|330
block|,
literal|331
block|,
literal|332
block|,
literal|333
block|,
literal|334
block|,
literal|335
block|,
literal|336
block|,
literal|337
block|,
literal|338
block|,
literal|339
block|,
literal|340
block|,
literal|341
block|,
literal|342
block|,
literal|343
block|,
literal|344
block|,
literal|345
block|,
literal|346
block|,
literal|347
block|,
literal|348
block|,
literal|349
block|,
literal|350
block|,
literal|351
block|,
literal|352
block|,
literal|353
block|,
literal|354
block|,
literal|355
block|,
literal|356
block|,
literal|357
block|,
literal|358
block|,
literal|359
block|,
literal|360
block|,
literal|361
block|,
literal|362
block|,
literal|363
block|,
literal|364
block|,
literal|365
block|,
literal|366
block|,
literal|367
block|,
literal|368
block|,
literal|369
block|,
literal|370
block|,
literal|371
block|,
literal|372
block|,
literal|373
block|,
literal|374
block|,
literal|375
block|,
literal|376
block|,
literal|377
block|,
literal|378
block|,
literal|379
block|,
literal|380
block|,
literal|381
block|,
literal|382
block|,
literal|383
block|,
literal|384
block|,
literal|385
block|,
literal|386
block|,
literal|387
block|,
literal|388
block|,
literal|389
block|,
literal|390
block|,
literal|391
block|,
literal|392
block|,
literal|393
block|,
literal|394
block|,
literal|395
block|,
literal|396
block|,
literal|397
block|,
literal|398
block|,
literal|399
block|,
literal|400
block|,
literal|401
block|,
literal|402
block|,
literal|403
block|,
literal|404
block|,
literal|405
block|,
literal|406
block|,
literal|407
block|,
literal|408
block|,
literal|409
block|,
literal|410
block|,
literal|411
block|,
literal|412
block|,
literal|413
block|,
literal|414
block|,
literal|415
block|,
literal|416
block|,
literal|417
block|,
literal|418
block|,
literal|419
block|,
literal|420
block|,
literal|421
block|,
literal|422
block|,
literal|423
block|,
literal|424
block|,
literal|425
block|,
literal|426
block|,
literal|427
block|,
literal|428
block|,
literal|429
block|}
decl_stmt|;
end_decl_stmt

begin_endif
endif|#
directive|endif
end_endif

begin_comment
comment|/* YYR1[YYN] -- Symbol number of symbol that rule YYN derives.  */
end_comment

begin_decl_stmt
specifier|static
specifier|const
name|unsigned
name|char
name|yyr1
index|[]
init|=
block|{
literal|0
block|,
literal|175
block|,
literal|176
block|,
literal|176
block|,
literal|177
block|,
literal|177
block|,
literal|177
block|,
literal|177
block|,
literal|178
block|,
literal|178
block|,
literal|178
block|,
literal|178
block|,
literal|178
block|,
literal|178
block|,
literal|178
block|,
literal|178
block|,
literal|178
block|,
literal|178
block|,
literal|178
block|,
literal|178
block|,
literal|178
block|,
literal|178
block|,
literal|178
block|,
literal|178
block|,
literal|178
block|,
literal|178
block|,
literal|178
block|,
literal|178
block|,
literal|178
block|,
literal|178
block|,
literal|178
block|,
literal|178
block|,
literal|178
block|,
literal|178
block|,
literal|178
block|,
literal|178
block|,
literal|178
block|,
literal|178
block|,
literal|178
block|,
literal|178
block|,
literal|178
block|,
literal|178
block|,
literal|178
block|,
literal|178
block|,
literal|178
block|,
literal|178
block|,
literal|178
block|,
literal|178
block|,
literal|178
block|,
literal|178
block|,
literal|178
block|,
literal|178
block|,
literal|178
block|,
literal|178
block|,
literal|178
block|,
literal|178
block|,
literal|178
block|,
literal|178
block|,
literal|178
block|,
literal|178
block|,
literal|178
block|,
literal|178
block|,
literal|178
block|,
literal|178
block|,
literal|178
block|,
literal|178
block|,
literal|178
block|,
literal|178
block|,
literal|178
block|,
literal|178
block|,
literal|178
block|,
literal|178
block|,
literal|178
block|,
literal|178
block|,
literal|178
block|,
literal|178
block|,
literal|178
block|,
literal|178
block|,
literal|178
block|,
literal|178
block|,
literal|178
block|,
literal|178
block|,
literal|178
block|,
literal|178
block|,
literal|178
block|,
literal|178
block|,
literal|178
block|,
literal|178
block|,
literal|178
block|,
literal|178
block|,
literal|178
block|,
literal|178
block|,
literal|178
block|,
literal|178
block|,
literal|178
block|,
literal|178
block|,
literal|178
block|,
literal|178
block|,
literal|178
block|,
literal|178
block|,
literal|178
block|,
literal|178
block|,
literal|178
block|,
literal|178
block|,
literal|178
block|,
literal|178
block|,
literal|178
block|,
literal|178
block|,
literal|178
block|,
literal|178
block|,
literal|178
block|,
literal|178
block|,
literal|178
block|,
literal|178
block|,
literal|178
block|,
literal|178
block|,
literal|178
block|,
literal|178
block|,
literal|178
block|,
literal|178
block|,
literal|178
block|,
literal|178
block|,
literal|178
block|,
literal|178
block|,
literal|178
block|,
literal|178
block|,
literal|178
block|,
literal|178
block|,
literal|178
block|,
literal|178
block|,
literal|178
block|,
literal|178
block|,
literal|178
block|,
literal|178
block|,
literal|178
block|,
literal|178
block|,
literal|178
block|,
literal|178
block|,
literal|178
block|,
literal|178
block|,
literal|178
block|,
literal|178
block|,
literal|178
block|,
literal|178
block|,
literal|178
block|,
literal|178
block|,
literal|178
block|,
literal|178
block|,
literal|178
block|,
literal|178
block|,
literal|178
block|,
literal|178
block|,
literal|178
block|,
literal|178
block|,
literal|178
block|,
literal|178
block|,
literal|178
block|,
literal|178
block|,
literal|178
block|,
literal|178
block|,
literal|178
block|,
literal|178
block|,
literal|178
block|,
literal|178
block|,
literal|178
block|,
literal|178
block|,
literal|178
block|,
literal|178
block|,
literal|178
block|,
literal|178
block|,
literal|178
block|,
literal|178
block|,
literal|178
block|,
literal|178
block|,
literal|178
block|,
literal|178
block|,
literal|178
block|,
literal|178
block|,
literal|178
block|,
literal|178
block|,
literal|178
block|,
literal|178
block|,
literal|178
block|,
literal|178
block|,
literal|178
block|,
literal|178
block|,
literal|178
block|,
literal|178
block|,
literal|178
block|,
literal|178
block|,
literal|178
block|,
literal|178
block|,
literal|178
block|,
literal|178
block|,
literal|178
block|,
literal|178
block|,
literal|178
block|,
literal|178
block|,
literal|178
block|,
literal|178
block|,
literal|178
block|,
literal|178
block|,
literal|178
block|,
literal|178
block|,
literal|178
block|,
literal|178
block|,
literal|178
block|,
literal|178
block|,
literal|178
block|,
literal|178
block|,
literal|178
block|,
literal|178
block|,
literal|178
block|,
literal|178
block|,
literal|178
block|,
literal|178
block|,
literal|178
block|,
literal|178
block|,
literal|178
block|,
literal|178
block|,
literal|178
block|,
literal|178
block|,
literal|179
block|,
literal|179
block|,
literal|180
block|,
literal|180
block|,
literal|180
block|,
literal|180
block|,
literal|180
block|,
literal|181
block|,
literal|181
block|,
literal|182
block|,
literal|182
block|,
literal|182
block|,
literal|182
block|,
literal|183
block|,
literal|183
block|,
literal|184
block|,
literal|184
block|,
literal|185
block|,
literal|185
block|,
literal|185
block|,
literal|186
block|,
literal|186
block|,
literal|186
block|,
literal|186
block|,
literal|186
block|,
literal|187
block|,
literal|187
block|,
literal|187
block|,
literal|188
block|,
literal|188
block|,
literal|188
block|,
literal|189
block|,
literal|189
block|,
literal|189
block|,
literal|189
block|,
literal|189
block|,
literal|189
block|,
literal|190
block|,
literal|190
block|,
literal|191
block|,
literal|191
block|,
literal|192
block|,
literal|192
block|,
literal|192
block|,
literal|192
block|,
literal|193
block|,
literal|193
block|,
literal|194
block|,
literal|194
block|,
literal|194
block|,
literal|194
block|,
literal|195
block|,
literal|195
block|,
literal|195
block|,
literal|196
block|,
literal|196
block|,
literal|197
block|,
literal|197
block|,
literal|198
block|,
literal|199
block|,
literal|200
block|,
literal|200
block|,
literal|201
block|,
literal|201
block|,
literal|201
block|,
literal|201
block|,
literal|202
block|,
literal|202
block|,
literal|203
block|,
literal|203
block|,
literal|203
block|,
literal|203
block|,
literal|203
block|,
literal|203
block|,
literal|203
block|,
literal|203
block|,
literal|204
block|,
literal|204
block|,
literal|204
block|,
literal|204
block|,
literal|205
block|,
literal|205
block|,
literal|205
block|,
literal|206
block|,
literal|207
block|,
literal|208
block|,
literal|209
block|,
literal|209
block|,
literal|209
block|,
literal|209
block|,
literal|209
block|,
literal|210
block|,
literal|210
block|,
literal|210
block|,
literal|211
block|,
literal|212
block|,
literal|212
block|,
literal|212
block|,
literal|212
block|,
literal|213
block|,
literal|213
block|,
literal|213
block|,
literal|213
block|,
literal|214
block|,
literal|215
block|,
literal|215
block|,
literal|215
block|,
literal|216
block|,
literal|217
block|,
literal|217
block|,
literal|218
block|,
literal|219
block|,
literal|219
block|,
literal|219
block|,
literal|219
block|,
literal|219
block|,
literal|220
block|,
literal|221
block|,
literal|221
block|,
literal|221
block|,
literal|221
block|,
literal|221
block|,
literal|221
block|,
literal|221
block|,
literal|221
block|,
literal|221
block|,
literal|221
block|,
literal|221
block|}
decl_stmt|;
end_decl_stmt

begin_comment
comment|/* YYR2[YYN] -- Number of symbols composing right hand side of rule YYN.  */
end_comment

begin_decl_stmt
specifier|static
specifier|const
name|unsigned
name|char
name|yyr2
index|[]
init|=
block|{
literal|0
block|,
literal|2
block|,
literal|0
block|,
literal|1
block|,
literal|2
block|,
literal|6
block|,
literal|4
block|,
literal|1
block|,
literal|1
block|,
literal|2
block|,
literal|5
block|,
literal|1
block|,
literal|6
block|,
literal|6
block|,
literal|3
block|,
literal|3
block|,
literal|17
block|,
literal|17
block|,
literal|11
block|,
literal|11
block|,
literal|11
block|,
literal|12
block|,
literal|12
block|,
literal|12
block|,
literal|5
block|,
literal|3
block|,
literal|3
block|,
literal|3
block|,
literal|8
block|,
literal|13
block|,
literal|12
block|,
literal|13
block|,
literal|13
block|,
literal|13
block|,
literal|8
block|,
literal|17
block|,
literal|6
block|,
literal|9
block|,
literal|3
block|,
literal|6
block|,
literal|3
block|,
literal|5
block|,
literal|6
block|,
literal|8
block|,
literal|8
block|,
literal|2
block|,
literal|2
block|,
literal|4
block|,
literal|3
block|,
literal|2
block|,
literal|4
block|,
literal|3
block|,
literal|6
block|,
literal|4
block|,
literal|7
block|,
literal|7
block|,
literal|3
block|,
literal|3
block|,
literal|6
block|,
literal|3
block|,
literal|4
block|,
literal|3
block|,
literal|3
block|,
literal|3
block|,
literal|11
block|,
literal|11
block|,
literal|9
block|,
literal|5
block|,
literal|5
block|,
literal|9
block|,
literal|5
block|,
literal|5
block|,
literal|6
block|,
literal|6
block|,
literal|5
block|,
literal|5
block|,
literal|5
block|,
literal|6
block|,
literal|6
block|,
literal|5
block|,
literal|1
block|,
literal|3
block|,
literal|3
block|,
literal|3
block|,
literal|3
block|,
literal|4
block|,
literal|4
block|,
literal|9
block|,
literal|9
block|,
literal|5
block|,
literal|7
block|,
literal|4
block|,
literal|6
block|,
literal|5
block|,
literal|6
block|,
literal|7
block|,
literal|9
block|,
literal|8
block|,
literal|8
block|,
literal|11
block|,
literal|9
block|,
literal|4
block|,
literal|5
block|,
literal|6
block|,
literal|7
block|,
literal|6
block|,
literal|4
block|,
literal|6
block|,
literal|5
block|,
literal|6
block|,
literal|6
block|,
literal|4
block|,
literal|8
block|,
literal|10
block|,
literal|10
block|,
literal|12
block|,
literal|5
block|,
literal|6
block|,
literal|5
block|,
literal|6
block|,
literal|4
block|,
literal|4
block|,
literal|4
block|,
literal|7
block|,
literal|9
block|,
literal|9
block|,
literal|9
block|,
literal|6
block|,
literal|6
block|,
literal|6
block|,
literal|8
block|,
literal|8
block|,
literal|6
block|,
literal|5
block|,
literal|5
block|,
literal|8
block|,
literal|4
block|,
literal|7
block|,
literal|1
block|,
literal|1
block|,
literal|1
block|,
literal|1
block|,
literal|1
block|,
literal|1
block|,
literal|1
block|,
literal|1
block|,
literal|1
block|,
literal|1
block|,
literal|2
block|,
literal|2
block|,
literal|4
block|,
literal|4
block|,
literal|6
block|,
literal|6
block|,
literal|2
block|,
literal|2
block|,
literal|4
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|6
block|,
literal|6
block|,
literal|5
block|,
literal|4
block|,
literal|3
block|,
literal|3
block|,
literal|3
block|,
literal|3
block|,
literal|3
block|,
literal|3
block|,
literal|4
block|,
literal|2
block|,
literal|4
block|,
literal|2
block|,
literal|4
block|,
literal|2
block|,
literal|4
block|,
literal|2
block|,
literal|7
block|,
literal|8
block|,
literal|8
block|,
literal|7
block|,
literal|7
block|,
literal|7
block|,
literal|9
block|,
literal|7
block|,
literal|8
block|,
literal|9
block|,
literal|8
block|,
literal|6
block|,
literal|7
block|,
literal|8
block|,
literal|9
block|,
literal|8
block|,
literal|7
block|,
literal|7
block|,
literal|6
block|,
literal|3
block|,
literal|11
block|,
literal|7
block|,
literal|11
block|,
literal|7
block|,
literal|3
block|,
literal|2
block|,
literal|1
block|,
literal|7
block|,
literal|9
block|,
literal|11
block|,
literal|3
block|,
literal|5
block|,
literal|7
block|,
literal|1
block|,
literal|2
block|,
literal|2
block|,
literal|4
block|,
literal|1
block|,
literal|6
block|,
literal|6
block|,
literal|6
block|,
literal|1
block|,
literal|1
block|,
literal|0
block|,
literal|5
block|,
literal|5
block|,
literal|3
block|,
literal|3
block|,
literal|3
block|,
literal|3
block|,
literal|0
block|,
literal|1
block|,
literal|1
block|,
literal|1
block|,
literal|1
block|,
literal|1
block|,
literal|0
block|,
literal|3
block|,
literal|0
block|,
literal|3
block|,
literal|3
block|,
literal|0
block|,
literal|3
block|,
literal|3
block|,
literal|5
block|,
literal|5
block|,
literal|0
block|,
literal|3
block|,
literal|3
block|,
literal|0
block|,
literal|3
block|,
literal|3
block|,
literal|0
block|,
literal|3
block|,
literal|3
block|,
literal|3
block|,
literal|5
block|,
literal|5
block|,
literal|0
block|,
literal|3
block|,
literal|0
block|,
literal|3
block|,
literal|1
block|,
literal|1
block|,
literal|1
block|,
literal|1
block|,
literal|0
block|,
literal|3
block|,
literal|3
block|,
literal|3
block|,
literal|5
block|,
literal|5
block|,
literal|1
block|,
literal|1
block|,
literal|1
block|,
literal|0
block|,
literal|3
block|,
literal|0
block|,
literal|3
block|,
literal|4
block|,
literal|4
block|,
literal|1
block|,
literal|1
block|,
literal|1
block|,
literal|1
block|,
literal|1
block|,
literal|1
block|,
literal|1
block|,
literal|1
block|,
literal|3
block|,
literal|3
block|,
literal|3
block|,
literal|3
block|,
literal|5
block|,
literal|5
block|,
literal|5
block|,
literal|5
block|,
literal|3
block|,
literal|3
block|,
literal|5
block|,
literal|5
block|,
literal|0
block|,
literal|1
block|,
literal|1
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|3
block|,
literal|1
block|,
literal|5
block|,
literal|5
block|,
literal|3
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|3
block|,
literal|1
block|,
literal|1
block|,
literal|1
block|,
literal|1
block|,
literal|3
block|,
literal|3
block|,
literal|3
block|,
literal|3
block|,
literal|1
block|,
literal|1
block|,
literal|1
block|,
literal|1
block|,
literal|3
block|,
literal|1
block|,
literal|1
block|,
literal|3
block|,
literal|1
block|,
literal|1
block|,
literal|3
block|,
literal|2
block|,
literal|2
block|,
literal|1
block|,
literal|3
block|,
literal|3
block|,
literal|3
block|,
literal|3
block|,
literal|3
block|,
literal|3
block|,
literal|3
block|,
literal|3
block|,
literal|3
block|,
literal|3
block|,
literal|1
block|}
decl_stmt|;
end_decl_stmt

begin_comment
comment|/* YYDEFACT[STATE-NAME] -- Default rule to reduce with in state    STATE-NUM when YYTABLE doesn't specify something else to do.  Zero    means the default is an error.  */
end_comment

begin_decl_stmt
specifier|static
specifier|const
name|unsigned
name|short
name|int
name|yydefact
index|[]
init|=
block|{
literal|0
block|,
literal|7
block|,
literal|0
block|,
literal|0
block|,
literal|207
block|,
literal|0
block|,
literal|0
block|,
literal|222
block|,
literal|223
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|138
block|,
literal|140
block|,
literal|139
block|,
literal|141
block|,
literal|142
block|,
literal|143
block|,
literal|144
block|,
literal|0
block|,
literal|0
block|,
literal|145
block|,
literal|146
block|,
literal|147
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|11
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|218
block|,
literal|214
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|8
block|,
literal|325
block|,
literal|333
block|,
literal|0
block|,
literal|3
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|224
block|,
literal|309
block|,
literal|80
block|,
literal|334
block|,
literal|349
block|,
literal|0
block|,
literal|338
block|,
literal|0
block|,
literal|0
block|,
literal|206
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|317
block|,
literal|318
block|,
literal|320
block|,
literal|319
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|149
block|,
literal|148
block|,
literal|154
block|,
literal|155
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|157
block|,
literal|158
block|,
literal|334
block|,
literal|160
block|,
literal|159
block|,
literal|0
block|,
literal|162
block|,
literal|161
block|,
literal|336
block|,
literal|337
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|176
block|,
literal|0
block|,
literal|174
block|,
literal|0
block|,
literal|178
block|,
literal|0
block|,
literal|180
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|317
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|216
block|,
literal|215
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|302
block|,
literal|0
block|,
literal|0
block|,
literal|1
block|,
literal|0
block|,
literal|4
block|,
literal|305
block|,
literal|306
block|,
literal|307
block|,
literal|0
block|,
literal|46
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|45
block|,
literal|0
block|,
literal|313
block|,
literal|49
block|,
literal|276
block|,
literal|315
block|,
literal|314
block|,
literal|0
block|,
literal|9
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|169
block|,
literal|172
block|,
literal|170
block|,
literal|171
block|,
literal|167
block|,
literal|168
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|273
block|,
literal|274
block|,
literal|275
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|81
block|,
literal|83
block|,
literal|247
block|,
literal|0
block|,
literal|247
block|,
literal|0
block|,
literal|0
block|,
literal|282
block|,
literal|283
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|308
block|,
literal|0
block|,
literal|0
block|,
literal|224
block|,
literal|250
block|,
literal|63
block|,
literal|59
block|,
literal|57
block|,
literal|61
block|,
literal|62
block|,
literal|82
block|,
literal|0
block|,
literal|0
block|,
literal|84
block|,
literal|0
block|,
literal|322
block|,
literal|321
block|,
literal|26
block|,
literal|14
block|,
literal|27
block|,
literal|15
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|51
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|312
block|,
literal|224
block|,
literal|48
block|,
literal|0
block|,
literal|211
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|302
block|,
literal|302
block|,
literal|324
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|335
block|,
literal|289
block|,
literal|288
block|,
literal|304
block|,
literal|303
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|323
block|,
literal|0
block|,
literal|276
block|,
literal|205
block|,
literal|0
block|,
literal|0
block|,
literal|38
block|,
literal|25
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|40
block|,
literal|0
block|,
literal|56
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|200
block|,
literal|346
block|,
literal|348
block|,
literal|341
block|,
literal|347
block|,
literal|343
block|,
literal|342
block|,
literal|339
block|,
literal|340
block|,
literal|344
block|,
literal|345
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|288
block|,
literal|284
block|,
literal|285
block|,
literal|286
block|,
literal|287
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|53
block|,
literal|0
block|,
literal|47
block|,
literal|166
block|,
literal|253
block|,
literal|259
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|302
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|86
block|,
literal|0
block|,
literal|50
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|111
block|,
literal|121
block|,
literal|122
block|,
literal|120
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|85
block|,
literal|0
block|,
literal|0
block|,
literal|150
block|,
literal|0
block|,
literal|332
block|,
literal|151
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|175
block|,
literal|173
block|,
literal|177
block|,
literal|179
block|,
literal|156
block|,
literal|303
block|,
literal|0
block|,
literal|0
block|,
literal|303
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|217
block|,
literal|0
block|,
literal|136
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|280
block|,
literal|0
block|,
literal|6
block|,
literal|60
block|,
literal|0
block|,
literal|316
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|91
block|,
literal|106
block|,
literal|101
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|228
block|,
literal|0
block|,
literal|227
block|,
literal|0
block|,
literal|0
block|,
literal|224
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|79
block|,
literal|67
block|,
literal|68
block|,
literal|0
block|,
literal|253
block|,
literal|259
block|,
literal|253
block|,
literal|237
block|,
literal|239
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|165
block|,
literal|0
block|,
literal|24
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|302
block|,
literal|302
block|,
literal|0
block|,
literal|307
block|,
literal|0
block|,
literal|310
block|,
literal|303
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|278
block|,
literal|278
block|,
literal|74
block|,
literal|75
block|,
literal|278
block|,
literal|278
block|,
literal|0
block|,
literal|76
block|,
literal|70
block|,
literal|71
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|93
block|,
literal|108
block|,
literal|261
block|,
literal|0
block|,
literal|239
block|,
literal|0
block|,
literal|0
block|,
literal|302
block|,
literal|0
block|,
literal|311
block|,
literal|0
block|,
literal|0
block|,
literal|212
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|281
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|133
block|,
literal|0
block|,
literal|0
block|,
literal|134
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|102
block|,
literal|89
block|,
literal|0
block|,
literal|116
block|,
literal|118
block|,
literal|41
block|,
literal|277
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|10
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|92
block|,
literal|107
block|,
literal|110
block|,
literal|0
block|,
literal|231
block|,
literal|52
block|,
literal|0
block|,
literal|0
block|,
literal|36
block|,
literal|249
block|,
literal|248
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|105
block|,
literal|259
block|,
literal|253
block|,
literal|117
block|,
literal|119
block|,
literal|0
block|,
literal|0
block|,
literal|303
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|12
block|,
literal|0
block|,
literal|334
block|,
literal|330
block|,
literal|0
block|,
literal|331
block|,
literal|199
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|251
block|,
literal|252
block|,
literal|58
block|,
literal|0
block|,
literal|77
block|,
literal|78
block|,
literal|72
block|,
literal|73
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|42
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|94
block|,
literal|109
block|,
literal|0
block|,
literal|39
block|,
literal|103
block|,
literal|261
block|,
literal|303
block|,
literal|0
block|,
literal|13
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|153
block|,
literal|152
block|,
literal|164
block|,
literal|163
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|129
block|,
literal|127
block|,
literal|128
block|,
literal|0
block|,
literal|221
block|,
literal|220
block|,
literal|219
block|,
literal|0
block|,
literal|132
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|192
block|,
literal|5
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|225
block|,
literal|226
block|,
literal|0
block|,
literal|308
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|232
block|,
literal|233
block|,
literal|234
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|254
block|,
literal|0
block|,
literal|255
block|,
literal|0
block|,
literal|256
block|,
literal|260
block|,
literal|104
block|,
literal|95
block|,
literal|0
block|,
literal|247
block|,
literal|0
block|,
literal|0
block|,
literal|247
block|,
literal|0
block|,
literal|197
block|,
literal|0
block|,
literal|198
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|123
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|90
block|,
literal|0
block|,
literal|188
block|,
literal|0
block|,
literal|208
block|,
literal|213
block|,
literal|0
block|,
literal|181
block|,
literal|0
block|,
literal|0
block|,
literal|184
block|,
literal|185
block|,
literal|0
block|,
literal|137
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|204
block|,
literal|193
block|,
literal|186
block|,
literal|0
block|,
literal|202
block|,
literal|55
block|,
literal|54
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|34
block|,
literal|112
block|,
literal|0
block|,
literal|247
block|,
literal|98
block|,
literal|0
block|,
literal|0
block|,
literal|238
block|,
literal|0
block|,
literal|240
block|,
literal|241
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|247
block|,
literal|196
block|,
literal|247
block|,
literal|247
block|,
literal|189
block|,
literal|0
block|,
literal|326
block|,
literal|327
block|,
literal|328
block|,
literal|329
block|,
literal|0
block|,
literal|28
block|,
literal|259
block|,
literal|224
block|,
literal|279
block|,
literal|131
block|,
literal|130
block|,
literal|0
block|,
literal|0
block|,
literal|259
block|,
literal|97
block|,
literal|43
block|,
literal|44
block|,
literal|0
block|,
literal|0
block|,
literal|262
block|,
literal|0
block|,
literal|191
block|,
literal|224
block|,
literal|0
block|,
literal|182
block|,
literal|194
block|,
literal|183
block|,
literal|0
block|,
literal|135
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|124
block|,
literal|100
block|,
literal|0
block|,
literal|69
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|258
block|,
literal|257
block|,
literal|195
block|,
literal|190
block|,
literal|187
block|,
literal|66
block|,
literal|0
block|,
literal|37
block|,
literal|88
block|,
literal|229
block|,
literal|230
block|,
literal|96
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|87
block|,
literal|209
block|,
literal|125
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|126
block|,
literal|0
block|,
literal|267
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|114
block|,
literal|0
block|,
literal|113
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|267
block|,
literal|263
block|,
literal|266
block|,
literal|265
block|,
literal|264
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|64
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|99
block|,
literal|242
block|,
literal|239
block|,
literal|20
block|,
literal|239
block|,
literal|0
block|,
literal|0
block|,
literal|210
block|,
literal|0
block|,
literal|0
block|,
literal|18
block|,
literal|19
block|,
literal|203
block|,
literal|201
block|,
literal|65
block|,
literal|0
block|,
literal|30
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|231
block|,
literal|23
block|,
literal|22
block|,
literal|21
block|,
literal|115
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|268
block|,
literal|0
block|,
literal|29
block|,
literal|0
block|,
literal|31
block|,
literal|32
block|,
literal|0
block|,
literal|33
block|,
literal|235
block|,
literal|236
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|244
block|,
literal|231
block|,
literal|243
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|270
block|,
literal|0
block|,
literal|269
block|,
literal|0
block|,
literal|291
block|,
literal|0
block|,
literal|293
block|,
literal|0
block|,
literal|292
block|,
literal|0
block|,
literal|290
block|,
literal|0
block|,
literal|298
block|,
literal|0
block|,
literal|299
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|246
block|,
literal|245
block|,
literal|0
block|,
literal|267
block|,
literal|267
block|,
literal|271
block|,
literal|272
block|,
literal|295
block|,
literal|297
block|,
literal|296
block|,
literal|294
block|,
literal|300
block|,
literal|301
block|,
literal|35
block|,
literal|16
block|,
literal|17
block|}
decl_stmt|;
end_decl_stmt

begin_comment
comment|/* YYDEFGOTO[NTERM-NUM]. */
end_comment

begin_decl_stmt
specifier|static
specifier|const
name|short
name|int
name|yydefgoto
index|[]
init|=
block|{
operator|-
literal|1
block|,
literal|64
block|,
literal|65
block|,
literal|66
block|,
literal|364
block|,
literal|172
block|,
literal|748
block|,
literal|718
block|,
literal|960
block|,
literal|604
block|,
literal|607
block|,
literal|942
block|,
literal|351
block|,
literal|375
block|,
literal|490
block|,
literal|492
block|,
literal|655
block|,
literal|911
block|,
literal|916
block|,
literal|951
block|,
literal|222
block|,
literal|312
block|,
literal|641
block|,
literal|68
block|,
literal|120
block|,
literal|223
block|,
literal|348
block|,
literal|291
block|,
literal|953
block|,
literal|956
block|,
literal|292
block|,
literal|365
block|,
literal|366
block|,
literal|71
block|,
literal|72
block|,
literal|73
block|,
literal|170
block|,
literal|94
block|,
literal|74
block|,
literal|75
block|,
literal|815
block|,
literal|629
block|,
literal|630
block|,
literal|110
block|,
literal|76
block|,
literal|77
block|,
literal|78
block|}
decl_stmt|;
end_decl_stmt

begin_comment
comment|/* YYPACT[STATE-NUM] -- Index in YYTABLE of the portion describing    STATE-NUM.  */
end_comment

begin_define
define|#
directive|define
name|YYPACT_NINF
value|-903
end_define

begin_decl_stmt
specifier|static
specifier|const
name|short
name|int
name|yypact
index|[]
init|=
block|{
literal|697
block|,
operator|-
literal|903
block|,
operator|-
literal|94
block|,
literal|277
block|,
operator|-
literal|903
block|,
literal|676
block|,
literal|315
block|,
operator|-
literal|903
block|,
operator|-
literal|903
block|,
literal|23
block|,
literal|32
block|,
literal|41
block|,
literal|58
block|,
literal|65
block|,
operator|-
literal|903
block|,
operator|-
literal|903
block|,
operator|-
literal|903
block|,
operator|-
literal|903
block|,
operator|-
literal|903
block|,
operator|-
literal|903
block|,
operator|-
literal|903
block|,
literal|121
block|,
literal|158
block|,
operator|-
literal|903
block|,
operator|-
literal|903
block|,
operator|-
literal|903
block|,
literal|277
block|,
literal|277
block|,
literal|29
block|,
literal|277
block|,
operator|-
literal|903
block|,
literal|318
block|,
literal|277
block|,
literal|277
block|,
literal|320
block|,
literal|277
block|,
literal|277
block|,
literal|94
block|,
literal|100
block|,
literal|64
block|,
literal|104
block|,
literal|108
block|,
literal|131
block|,
literal|137
block|,
literal|152
block|,
literal|165
block|,
literal|376
block|,
literal|160
block|,
literal|171
block|,
literal|176
block|,
literal|182
block|,
literal|219
block|,
literal|238
block|,
operator|-
literal|903
block|,
literal|566
block|,
literal|244
block|,
literal|251
block|,
literal|79
block|,
literal|96
block|,
literal|44
block|,
literal|376
block|,
operator|-
literal|903
block|,
operator|-
literal|903
block|,
operator|-
literal|903
block|,
literal|350
block|,
operator|-
literal|903
block|,
operator|-
literal|57
block|,
literal|187
block|,
literal|337
block|,
literal|63
block|,
literal|245
block|,
literal|394
block|,
literal|278
block|,
operator|-
literal|903
block|,
operator|-
literal|903
block|,
operator|-
literal|903
block|,
operator|-
literal|903
block|,
literal|349
block|,
literal|563
block|,
literal|436
block|,
literal|277
block|,
operator|-
literal|903
block|,
literal|146
block|,
literal|159
block|,
literal|167
block|,
literal|489
block|,
literal|438
block|,
literal|186
block|,
literal|188
block|,
literal|37
block|,
operator|-
literal|903
block|,
operator|-
literal|903
block|,
operator|-
literal|903
block|,
literal|15
block|,
operator|-
literal|118
block|,
literal|446
block|,
literal|462
block|,
literal|480
block|,
literal|485
block|,
literal|28
block|,
operator|-
literal|903
block|,
operator|-
literal|903
block|,
operator|-
literal|903
block|,
operator|-
literal|903
block|,
literal|277
block|,
literal|513
block|,
literal|50
block|,
operator|-
literal|903
block|,
operator|-
literal|903
block|,
literal|353
block|,
operator|-
literal|903
block|,
operator|-
literal|903
block|,
literal|85
block|,
operator|-
literal|903
block|,
operator|-
literal|903
block|,
operator|-
literal|903
block|,
operator|-
literal|903
block|,
literal|521
block|,
literal|534
block|,
literal|537
block|,
operator|-
literal|903
block|,
literal|542
block|,
operator|-
literal|903
block|,
literal|567
block|,
operator|-
literal|903
block|,
literal|575
block|,
operator|-
literal|903
block|,
literal|578
block|,
literal|583
block|,
literal|585
block|,
operator|-
literal|903
block|,
literal|619
block|,
literal|590
block|,
literal|598
block|,
literal|630
block|,
literal|651
block|,
literal|656
block|,
literal|680
block|,
operator|-
literal|903
block|,
operator|-
literal|903
block|,
literal|677
block|,
literal|693
block|,
literal|62
block|,
literal|692
block|,
literal|204
block|,
literal|470
block|,
literal|200
block|,
literal|698
block|,
literal|712
block|,
operator|-
literal|903
block|,
literal|886
block|,
operator|-
literal|903
block|,
operator|-
literal|903
block|,
operator|-
literal|903
block|,
literal|180
block|,
operator|-
literal|6
block|,
operator|-
literal|903
block|,
literal|419
block|,
literal|302
block|,
literal|180
block|,
literal|180
block|,
literal|180
block|,
literal|589
block|,
literal|180
block|,
literal|97
block|,
literal|277
block|,
operator|-
literal|903
block|,
operator|-
literal|903
block|,
literal|595
block|,
operator|-
literal|903
block|,
operator|-
literal|903
block|,
literal|297
block|,
literal|568
block|,
literal|277
block|,
literal|277
block|,
literal|277
block|,
literal|277
block|,
literal|277
block|,
literal|277
block|,
literal|277
block|,
literal|277
block|,
literal|277
block|,
literal|277
block|,
literal|277
block|,
literal|591
block|,
operator|-
literal|903
block|,
operator|-
literal|903
block|,
operator|-
literal|903
block|,
operator|-
literal|903
block|,
operator|-
literal|903
block|,
operator|-
literal|903
block|,
literal|599
block|,
literal|600
block|,
literal|601
block|,
literal|603
block|,
literal|605
block|,
literal|606
block|,
operator|-
literal|903
block|,
operator|-
literal|903
block|,
operator|-
literal|903
block|,
literal|609
block|,
literal|613
block|,
literal|614
block|,
literal|580
block|,
operator|-
literal|903
block|,
literal|615
block|,
literal|688
block|,
operator|-
literal|38
block|,
literal|210
block|,
literal|226
block|,
operator|-
literal|903
block|,
operator|-
literal|903
block|,
literal|735
block|,
literal|755
block|,
literal|756
block|,
literal|757
block|,
literal|759
block|,
literal|622
block|,
literal|623
block|,
literal|98
block|,
literal|762
block|,
literal|718
block|,
literal|627
block|,
literal|628
block|,
literal|278
block|,
literal|629
block|,
operator|-
literal|903
block|,
operator|-
literal|903
block|,
operator|-
literal|903
block|,
literal|632
block|,
operator|-
literal|903
block|,
literal|205
block|,
literal|633
block|,
literal|332
block|,
operator|-
literal|903
block|,
literal|634
block|,
operator|-
literal|903
block|,
operator|-
literal|903
block|,
operator|-
literal|903
block|,
operator|-
literal|903
block|,
operator|-
literal|903
block|,
operator|-
literal|903
block|,
literal|635
block|,
literal|636
block|,
literal|774
block|,
literal|449
block|,
operator|-
literal|25
block|,
literal|703
block|,
literal|227
block|,
literal|766
block|,
literal|768
block|,
literal|641
block|,
literal|302
block|,
operator|-
literal|903
block|,
literal|278
block|,
operator|-
literal|903
block|,
literal|648
block|,
literal|709
block|,
literal|647
block|,
literal|743
block|,
literal|642
block|,
literal|653
block|,
literal|747
block|,
literal|661
block|,
literal|664
block|,
operator|-
literal|62
block|,
operator|-
literal|31
block|,
operator|-
literal|19
block|,
literal|16
block|,
literal|662
block|,
literal|326
block|,
literal|372
block|,
operator|-
literal|903
block|,
literal|665
block|,
literal|667
block|,
literal|668
block|,
literal|669
block|,
literal|670
block|,
literal|671
block|,
literal|672
block|,
literal|673
block|,
literal|733
block|,
literal|277
block|,
literal|84
block|,
literal|806
block|,
literal|277
block|,
operator|-
literal|903
block|,
operator|-
literal|903
block|,
operator|-
literal|903
block|,
operator|-
literal|903
block|,
literal|808
block|,
literal|277
block|,
literal|674
block|,
literal|690
block|,
operator|-
literal|903
block|,
operator|-
literal|16
block|,
literal|595
block|,
operator|-
literal|903
block|,
literal|810
block|,
literal|801
block|,
literal|683
block|,
literal|684
block|,
literal|679
block|,
literal|699
block|,
literal|180
block|,
literal|700
block|,
literal|277
block|,
literal|277
block|,
literal|277
block|,
literal|730
block|,
operator|-
literal|903
block|,
literal|721
block|,
operator|-
literal|903
block|,
operator|-
literal|26
block|,
literal|116
block|,
literal|520
block|,
operator|-
literal|903
block|,
literal|441
block|,
literal|616
block|,
operator|-
literal|903
block|,
literal|457
block|,
literal|313
block|,
literal|313
block|,
operator|-
literal|903
block|,
operator|-
literal|903
block|,
literal|500
block|,
literal|500
block|,
literal|277
block|,
literal|836
block|,
literal|841
block|,
literal|842
block|,
literal|843
block|,
literal|844
block|,
literal|835
block|,
literal|846
block|,
literal|848
block|,
literal|849
block|,
literal|850
block|,
literal|851
block|,
literal|852
block|,
literal|716
block|,
operator|-
literal|903
block|,
operator|-
literal|903
block|,
operator|-
literal|903
block|,
operator|-
literal|903
block|,
literal|277
block|,
literal|277
block|,
literal|277
block|,
literal|855
block|,
literal|856
block|,
literal|316
block|,
operator|-
literal|903
block|,
literal|857
block|,
operator|-
literal|903
block|,
operator|-
literal|903
block|,
literal|722
block|,
literal|723
block|,
literal|725
block|,
literal|732
block|,
literal|734
block|,
literal|736
block|,
literal|868
block|,
literal|870
block|,
literal|826
block|,
literal|487
block|,
literal|394
block|,
literal|394
block|,
literal|245
block|,
literal|737
block|,
literal|389
block|,
literal|180
block|,
literal|877
block|,
literal|878
block|,
literal|748
block|,
literal|324
block|,
operator|-
literal|903
block|,
literal|773
block|,
literal|243
block|,
literal|268
block|,
literal|300
block|,
literal|881
block|,
literal|180
block|,
literal|180
block|,
literal|180
block|,
literal|882
block|,
literal|883
block|,
literal|189
block|,
operator|-
literal|903
block|,
operator|-
literal|903
block|,
operator|-
literal|903
block|,
operator|-
literal|903
block|,
literal|775
block|,
literal|903
block|,
literal|110
block|,
literal|277
block|,
literal|277
block|,
literal|277
block|,
literal|918
block|,
literal|905
block|,
literal|788
block|,
literal|789
block|,
literal|924
block|,
literal|245
block|,
literal|790
block|,
literal|793
block|,
literal|277
block|,
literal|927
block|,
operator|-
literal|903
block|,
literal|928
block|,
operator|-
literal|903
block|,
operator|-
literal|903
block|,
literal|929
block|,
literal|931
block|,
literal|932
block|,
literal|794
block|,
operator|-
literal|903
block|,
operator|-
literal|903
block|,
operator|-
literal|903
block|,
operator|-
literal|903
block|,
operator|-
literal|903
block|,
operator|-
literal|903
block|,
literal|277
block|,
literal|795
block|,
literal|935
block|,
literal|277
block|,
literal|797
block|,
literal|277
block|,
literal|277
block|,
literal|277
block|,
literal|937
block|,
literal|277
block|,
literal|277
block|,
literal|277
block|,
operator|-
literal|903
block|,
literal|938
block|,
literal|802
block|,
literal|869
block|,
literal|277
block|,
literal|804
block|,
literal|179
block|,
literal|803
block|,
literal|805
block|,
literal|871
block|,
operator|-
literal|903
block|,
literal|886
block|,
operator|-
literal|903
block|,
operator|-
literal|903
block|,
literal|811
block|,
operator|-
literal|903
block|,
literal|180
block|,
literal|180
block|,
literal|936
block|,
literal|940
block|,
literal|815
block|,
literal|72
block|,
operator|-
literal|903
block|,
operator|-
literal|903
block|,
operator|-
literal|903
block|,
literal|816
block|,
literal|817
block|,
literal|845
block|,
operator|-
literal|903
block|,
literal|853
block|,
operator|-
literal|903
block|,
literal|879
block|,
literal|887
block|,
literal|278
block|,
literal|822
block|,
literal|824
block|,
literal|827
block|,
literal|829
block|,
literal|830
block|,
literal|828
block|,
literal|833
block|,
literal|834
block|,
literal|837
block|,
literal|838
block|,
operator|-
literal|903
block|,
operator|-
literal|903
block|,
operator|-
literal|903
block|,
literal|967
block|,
literal|722
block|,
literal|723
block|,
literal|722
block|,
operator|-
literal|66
block|,
literal|92
block|,
literal|832
block|,
literal|854
block|,
literal|839
block|,
literal|95
block|,
operator|-
literal|903
block|,
literal|860
block|,
operator|-
literal|903
block|,
literal|962
block|,
literal|968
block|,
literal|969
block|,
literal|124
block|,
literal|326
block|,
literal|474
block|,
literal|981
block|,
operator|-
literal|903
block|,
literal|858
block|,
operator|-
literal|903
block|,
literal|982
block|,
literal|277
block|,
literal|847
block|,
literal|859
block|,
literal|861
block|,
literal|863
block|,
literal|985
block|,
literal|862
block|,
literal|864
block|,
literal|865
block|,
literal|867
block|,
literal|867
block|,
operator|-
literal|903
block|,
operator|-
literal|903
block|,
literal|867
block|,
literal|867
block|,
literal|873
block|,
operator|-
literal|903
block|,
operator|-
literal|903
block|,
operator|-
literal|903
block|,
literal|888
block|,
literal|866
block|,
literal|889
block|,
literal|890
block|,
literal|894
block|,
literal|872
block|,
literal|895
block|,
literal|896
block|,
literal|897
block|,
operator|-
literal|903
block|,
literal|897
block|,
literal|898
block|,
literal|899
block|,
literal|977
block|,
literal|978
block|,
literal|426
block|,
literal|901
block|,
operator|-
literal|903
block|,
literal|979
block|,
literal|902
block|,
literal|926
block|,
literal|904
block|,
literal|906
block|,
literal|907
block|,
literal|908
block|,
operator|-
literal|903
block|,
literal|880
block|,
literal|925
block|,
literal|892
block|,
literal|900
block|,
literal|946
block|,
literal|909
block|,
literal|910
block|,
literal|911
block|,
literal|893
block|,
literal|912
block|,
literal|913
block|,
literal|914
block|,
operator|-
literal|903
block|,
literal|891
block|,
literal|999
block|,
literal|915
block|,
literal|983
block|,
literal|1041
block|,
literal|984
block|,
literal|986
block|,
literal|987
block|,
literal|1051
block|,
literal|919
block|,
literal|277
block|,
literal|988
block|,
literal|1009
block|,
literal|1006
block|,
operator|-
literal|903
block|,
operator|-
literal|903
block|,
literal|180
block|,
operator|-
literal|903
block|,
operator|-
literal|903
block|,
literal|930
block|,
operator|-
literal|903
block|,
literal|933
block|,
literal|934
block|,
literal|2
block|,
literal|6
block|,
operator|-
literal|903
block|,
literal|1061
block|,
literal|277
block|,
literal|277
block|,
literal|277
block|,
literal|277
block|,
literal|1063
block|,
literal|1054
block|,
literal|1065
block|,
literal|1056
block|,
literal|1067
block|,
literal|1003
block|,
operator|-
literal|903
block|,
operator|-
literal|903
block|,
operator|-
literal|903
block|,
literal|1071
block|,
literal|427
block|,
operator|-
literal|903
block|,
literal|1072
block|,
literal|455
block|,
operator|-
literal|903
block|,
operator|-
literal|903
block|,
operator|-
literal|903
block|,
literal|1073
block|,
literal|939
block|,
literal|190
block|,
literal|209
block|,
literal|941
block|,
operator|-
literal|903
block|,
literal|723
block|,
literal|722
block|,
operator|-
literal|903
block|,
operator|-
literal|903
block|,
literal|277
block|,
literal|942
block|,
literal|1074
block|,
literal|277
block|,
literal|943
block|,
literal|944
block|,
operator|-
literal|903
block|,
literal|945
block|,
literal|947
block|,
operator|-
literal|903
block|,
literal|948
block|,
operator|-
literal|903
block|,
operator|-
literal|903
block|,
literal|1076
block|,
literal|1078
block|,
literal|1079
block|,
literal|1011
block|,
operator|-
literal|903
block|,
operator|-
literal|903
block|,
operator|-
literal|903
block|,
literal|975
block|,
operator|-
literal|903
block|,
operator|-
literal|903
block|,
operator|-
literal|903
block|,
operator|-
literal|903
block|,
literal|277
block|,
literal|277
block|,
literal|949
block|,
literal|1080
block|,
literal|1081
block|,
operator|-
literal|903
block|,
literal|497
block|,
literal|180
block|,
literal|180
block|,
literal|989
block|,
operator|-
literal|903
block|,
operator|-
literal|903
block|,
literal|1082
block|,
operator|-
literal|903
block|,
operator|-
literal|903
block|,
literal|897
block|,
literal|1088
block|,
literal|954
block|,
operator|-
literal|903
block|,
literal|1023
block|,
literal|1096
block|,
literal|277
block|,
operator|-
literal|903
block|,
operator|-
literal|903
block|,
operator|-
literal|903
block|,
operator|-
literal|903
block|,
literal|1025
block|,
literal|1098
block|,
literal|1027
block|,
literal|1028
block|,
literal|191
block|,
operator|-
literal|903
block|,
operator|-
literal|903
block|,
operator|-
literal|903
block|,
literal|180
block|,
operator|-
literal|903
block|,
operator|-
literal|903
block|,
operator|-
literal|903
block|,
literal|965
block|,
operator|-
literal|903
block|,
literal|997
block|,
literal|357
block|,
literal|970
block|,
literal|971
block|,
literal|1103
block|,
literal|1105
block|,
operator|-
literal|903
block|,
operator|-
literal|903
block|,
literal|246
block|,
literal|180
block|,
literal|180
block|,
literal|974
block|,
literal|180
block|,
operator|-
literal|903
block|,
operator|-
literal|903
block|,
literal|180
block|,
operator|-
literal|903
block|,
literal|180
block|,
literal|973
block|,
literal|976
block|,
literal|980
block|,
literal|990
block|,
literal|991
block|,
literal|992
block|,
literal|993
block|,
literal|994
block|,
literal|995
block|,
literal|996
block|,
literal|277
block|,
literal|1038
block|,
operator|-
literal|903
block|,
operator|-
literal|903
block|,
operator|-
literal|903
block|,
literal|998
block|,
literal|1039
block|,
literal|1000
block|,
literal|1001
block|,
literal|1042
block|,
operator|-
literal|903
block|,
literal|1002
block|,
operator|-
literal|903
block|,
literal|1013
block|,
operator|-
literal|903
block|,
operator|-
literal|903
block|,
operator|-
literal|903
block|,
operator|-
literal|903
block|,
literal|1004
block|,
literal|615
block|,
literal|1005
block|,
literal|1007
block|,
literal|615
block|,
literal|1050
block|,
operator|-
literal|903
block|,
literal|533
block|,
operator|-
literal|903
block|,
literal|1044
block|,
literal|1012
block|,
literal|1014
block|,
literal|394
block|,
literal|1015
block|,
literal|1016
block|,
literal|1017
block|,
literal|477
block|,
operator|-
literal|903
block|,
literal|1018
block|,
literal|1019
block|,
literal|1020
block|,
literal|1021
block|,
literal|1008
block|,
literal|1010
block|,
literal|1022
block|,
literal|1024
block|,
operator|-
literal|903
block|,
literal|1026
block|,
operator|-
literal|903
block|,
literal|394
block|,
literal|1045
block|,
operator|-
literal|903
block|,
literal|1118
block|,
operator|-
literal|903
block|,
literal|1110
block|,
literal|1121
block|,
operator|-
literal|903
block|,
operator|-
literal|903
block|,
literal|1030
block|,
operator|-
literal|903
block|,
literal|1031
block|,
literal|1032
block|,
literal|1033
block|,
literal|1124
block|,
literal|1125
block|,
literal|277
block|,
literal|1126
block|,
operator|-
literal|903
block|,
operator|-
literal|903
block|,
operator|-
literal|903
block|,
literal|1127
block|,
operator|-
literal|903
block|,
operator|-
literal|903
block|,
operator|-
literal|903
block|,
literal|1131
block|,
literal|180
block|,
literal|277
block|,
literal|1135
block|,
literal|1138
block|,
literal|1139
block|,
literal|1141
block|,
operator|-
literal|903
block|,
operator|-
literal|903
block|,
literal|949
block|,
literal|615
block|,
literal|1034
block|,
literal|1036
block|,
literal|1145
block|,
operator|-
literal|903
block|,
literal|1147
block|,
operator|-
literal|903
block|,
operator|-
literal|903
block|,
literal|1143
block|,
literal|1037
block|,
literal|1040
block|,
literal|615
block|,
operator|-
literal|903
block|,
literal|615
block|,
literal|615
block|,
operator|-
literal|903
block|,
literal|277
block|,
operator|-
literal|903
block|,
operator|-
literal|903
block|,
operator|-
literal|903
block|,
operator|-
literal|903
block|,
literal|180
block|,
operator|-
literal|903
block|,
literal|723
block|,
literal|278
block|,
operator|-
literal|903
block|,
operator|-
literal|903
block|,
operator|-
literal|903
block|,
literal|1043
block|,
literal|1046
block|,
literal|723
block|,
operator|-
literal|903
block|,
operator|-
literal|903
block|,
operator|-
literal|903
block|,
literal|588
block|,
literal|1159
block|,
operator|-
literal|903
block|,
literal|1115
block|,
operator|-
literal|903
block|,
literal|278
block|,
literal|1162
block|,
operator|-
literal|903
block|,
operator|-
literal|903
block|,
operator|-
literal|903
block|,
literal|949
block|,
operator|-
literal|903
block|,
literal|1163
block|,
literal|1164
block|,
literal|1047
block|,
literal|1048
block|,
literal|1052
block|,
literal|1116
block|,
literal|1049
block|,
literal|1053
block|,
literal|1055
block|,
literal|1057
block|,
literal|1060
block|,
literal|1062
block|,
literal|1064
block|,
literal|1066
block|,
operator|-
literal|903
block|,
operator|-
literal|903
block|,
literal|1068
block|,
operator|-
literal|903
block|,
literal|586
block|,
literal|624
block|,
literal|1123
block|,
operator|-
literal|903
block|,
operator|-
literal|903
block|,
operator|-
literal|903
block|,
operator|-
literal|903
block|,
operator|-
literal|903
block|,
operator|-
literal|903
block|,
literal|1133
block|,
operator|-
literal|903
block|,
operator|-
literal|903
block|,
operator|-
literal|903
block|,
operator|-
literal|903
block|,
operator|-
literal|903
block|,
literal|1059
block|,
literal|1058
block|,
literal|1069
block|,
literal|1168
block|,
operator|-
literal|903
block|,
literal|1114
block|,
operator|-
literal|903
block|,
literal|1070
block|,
literal|1075
block|,
literal|277
block|,
literal|582
block|,
literal|1112
block|,
literal|277
block|,
operator|-
literal|903
block|,
literal|1086
block|,
literal|1077
block|,
literal|277
block|,
literal|277
block|,
literal|277
block|,
literal|277
block|,
literal|1083
block|,
literal|1187
block|,
literal|1191
block|,
literal|1190
block|,
literal|180
block|,
operator|-
literal|903
block|,
literal|1197
block|,
operator|-
literal|903
block|,
literal|1156
block|,
literal|277
block|,
literal|277
block|,
literal|277
block|,
literal|1077
block|,
operator|-
literal|903
block|,
operator|-
literal|903
block|,
operator|-
literal|903
block|,
operator|-
literal|903
block|,
literal|1084
block|,
literal|971
block|,
literal|1085
block|,
literal|1087
block|,
literal|1091
block|,
operator|-
literal|903
block|,
literal|1089
block|,
literal|1090
block|,
literal|1092
block|,
literal|1093
block|,
operator|-
literal|903
block|,
literal|1094
block|,
literal|899
block|,
operator|-
literal|903
block|,
literal|899
block|,
literal|1097
block|,
literal|1207
block|,
operator|-
literal|903
block|,
literal|1095
block|,
literal|1100
block|,
operator|-
literal|903
block|,
operator|-
literal|903
block|,
operator|-
literal|903
block|,
operator|-
literal|903
block|,
operator|-
literal|903
block|,
literal|1099
block|,
literal|1101
block|,
literal|1102
block|,
literal|1102
block|,
literal|1104
block|,
literal|456
block|,
operator|-
literal|903
block|,
operator|-
literal|903
block|,
operator|-
literal|903
block|,
operator|-
literal|903
block|,
literal|1106
block|,
literal|1206
block|,
literal|1208
block|,
operator|-
literal|903
block|,
literal|579
block|,
operator|-
literal|903
block|,
literal|229
block|,
operator|-
literal|903
block|,
operator|-
literal|903
block|,
literal|555
block|,
operator|-
literal|903
block|,
operator|-
literal|903
block|,
operator|-
literal|903
block|,
literal|264
block|,
literal|448
block|,
literal|1200
block|,
literal|1108
block|,
literal|1111
block|,
literal|463
block|,
literal|464
block|,
literal|465
block|,
literal|479
block|,
literal|482
block|,
literal|516
block|,
literal|517
block|,
literal|518
block|,
literal|596
block|,
operator|-
literal|903
block|,
literal|427
block|,
operator|-
literal|903
block|,
literal|1113
block|,
literal|277
block|,
literal|277
block|,
literal|1107
block|,
operator|-
literal|903
block|,
literal|1120
block|,
operator|-
literal|903
block|,
literal|1129
block|,
operator|-
literal|903
block|,
literal|1136
block|,
operator|-
literal|903
block|,
literal|1137
block|,
operator|-
literal|903
block|,
literal|1140
block|,
operator|-
literal|903
block|,
literal|1142
block|,
operator|-
literal|903
block|,
literal|1144
block|,
operator|-
literal|903
block|,
literal|1122
block|,
literal|1128
block|,
literal|1161
block|,
literal|1130
block|,
literal|1132
block|,
literal|1134
block|,
literal|1146
block|,
literal|1148
block|,
literal|1149
block|,
literal|1150
block|,
literal|1151
block|,
literal|1152
block|,
literal|1153
block|,
operator|-
literal|903
block|,
operator|-
literal|903
block|,
literal|1201
block|,
literal|1077
block|,
literal|1077
block|,
operator|-
literal|903
block|,
operator|-
literal|903
block|,
operator|-
literal|903
block|,
operator|-
literal|903
block|,
operator|-
literal|903
block|,
operator|-
literal|903
block|,
operator|-
literal|903
block|,
operator|-
literal|903
block|,
operator|-
literal|903
block|,
operator|-
literal|903
block|,
operator|-
literal|903
block|}
decl_stmt|;
end_decl_stmt

begin_comment
comment|/* YYPGOTO[NTERM-NUM].  */
end_comment

begin_decl_stmt
specifier|static
specifier|const
name|short
name|int
name|yypgoto
index|[]
init|=
block|{
operator|-
literal|903
block|,
operator|-
literal|903
block|,
operator|-
literal|903
block|,
operator|-
literal|134
block|,
literal|17
block|,
operator|-
literal|219
block|,
operator|-
literal|716
block|,
operator|-
literal|902
block|,
literal|266
block|,
operator|-
literal|903
block|,
operator|-
literal|520
block|,
operator|-
literal|903
block|,
operator|-
literal|201
block|,
operator|-
literal|903
block|,
operator|-
literal|443
block|,
operator|-
literal|472
block|,
operator|-
literal|478
block|,
operator|-
literal|903
block|,
operator|-
literal|788
block|,
operator|-
literal|903
block|,
operator|-
literal|903
block|,
literal|952
block|,
operator|-
literal|275
block|,
operator|-
literal|903
block|,
operator|-
literal|39
block|,
operator|-
literal|903
block|,
literal|380
block|,
operator|-
literal|196
block|,
literal|303
block|,
operator|-
literal|903
block|,
operator|-
literal|252
block|,
literal|4
block|,
literal|8
block|,
operator|-
literal|162
block|,
literal|955
block|,
operator|-
literal|210
block|,
operator|-
literal|58
block|,
literal|49
block|,
operator|-
literal|903
block|,
operator|-
literal|20
block|,
operator|-
literal|903
block|,
operator|-
literal|903
block|,
operator|-
literal|903
block|,
literal|1209
block|,
operator|-
literal|903
block|,
operator|-
literal|3
block|,
literal|25
block|}
decl_stmt|;
end_decl_stmt

begin_comment
comment|/* YYTABLE[YYPACT[STATE-NUM]].  What to do in state STATE-NUM.  If    positive, shift that token.  If negative, reduce the rule which    number is the opposite.  If zero, do what YYDEFACT says.    If YYTABLE_NINF, syntax error.  */
end_comment

begin_define
define|#
directive|define
name|YYTABLE_NINF
value|-3
end_define

begin_decl_stmt
specifier|static
specifier|const
name|short
name|int
name|yytable
index|[]
init|=
block|{
literal|81
block|,
literal|122
block|,
literal|124
block|,
literal|126
block|,
literal|69
block|,
literal|373
block|,
literal|353
block|,
literal|349
block|,
literal|70
block|,
literal|368
block|,
literal|600
block|,
literal|166
block|,
literal|169
block|,
literal|109
block|,
literal|109
block|,
literal|658
block|,
literal|295
block|,
literal|67
block|,
literal|422
block|,
literal|425
block|,
literal|297
block|,
literal|150
block|,
literal|414
block|,
literal|102
block|,
literal|103
block|,
literal|236
block|,
literal|105
block|,
literal|224
block|,
literal|107
block|,
literal|108
block|,
literal|111
block|,
literal|114
block|,
literal|7
block|,
literal|8
block|,
literal|299
block|,
literal|404
block|,
literal|7
block|,
literal|8
block|,
literal|599
block|,
literal|959
block|,
literal|601
block|,
literal|254
block|,
literal|403
block|,
literal|234
block|,
literal|242
block|,
literal|287
block|,
literal|288
block|,
literal|243
block|,
literal|237
block|,
literal|244
block|,
literal|392
block|,
literal|245
block|,
literal|398
block|,
literal|414
block|,
literal|246
block|,
literal|656
block|,
literal|247
block|,
literal|367
block|,
literal|7
block|,
literal|8
block|,
literal|115
block|,
literal|116
block|,
literal|444
block|,
literal|231
block|,
literal|248
block|,
literal|414
block|,
literal|167
block|,
literal|7
block|,
literal|8
block|,
literal|79
block|,
literal|146
block|,
literal|139
block|,
literal|996
block|,
literal|165
block|,
literal|421
block|,
literal|424
block|,
literal|258
block|,
literal|259
block|,
literal|855
block|,
literal|186
block|,
literal|188
block|,
literal|190
block|,
literal|225
block|,
literal|145
block|,
literal|228
block|,
literal|230
block|,
literal|164
block|,
literal|168
block|,
literal|281
block|,
literal|156
block|,
literal|402
block|,
literal|35
block|,
literal|602
block|,
literal|7
block|,
literal|8
block|,
literal|131
block|,
literal|255
block|,
literal|603
block|,
literal|36
block|,
literal|157
block|,
literal|414
block|,
literal|256
block|,
literal|221
block|,
literal|415
block|,
literal|151
block|,
literal|145
block|,
literal|233
block|,
literal|142
block|,
literal|579
block|,
literal|148
block|,
literal|436
block|,
literal|261
block|,
literal|262
block|,
literal|35
block|,
literal|249
block|,
literal|250
block|,
literal|253
block|,
literal|505
block|,
literal|931
block|,
literal|282
block|,
literal|36
block|,
literal|95
block|,
literal|144
block|,
literal|880
block|,
literal|363
block|,
literal|350
block|,
literal|35
block|,
literal|147
block|,
literal|7
block|,
literal|8
block|,
literal|96
block|,
literal|145
block|,
literal|460
block|,
literal|158
block|,
literal|416
block|,
literal|35
block|,
literal|461
block|,
literal|145
block|,
literal|391
block|,
literal|97
block|,
literal|159
block|,
literal|437
block|,
literal|36
block|,
literal|143
block|,
literal|729
block|,
literal|445
block|,
literal|417
block|,
literal|100
block|,
literal|35
block|,
literal|160
block|,
literal|161
block|,
literal|162
block|,
literal|251
block|,
literal|163
block|,
literal|69
block|,
literal|36
block|,
literal|98
block|,
literal|298
block|,
literal|70
block|,
literal|35
block|,
literal|618
block|,
literal|35
block|,
literal|310
block|,
literal|99
block|,
literal|235
block|,
literal|700
block|,
literal|36
block|,
literal|67
block|,
literal|36
block|,
literal|702
block|,
literal|316
block|,
literal|296
block|,
literal|185
block|,
literal|504
block|,
literal|730
block|,
literal|300
block|,
literal|301
block|,
literal|302
block|,
literal|303
block|,
literal|529
block|,
literal|305
block|,
literal|418
block|,
literal|757
block|,
literal|116
block|,
literal|101
block|,
literal|187
block|,
literal|232
block|,
literal|35
block|,
literal|306
block|,
literal|307
block|,
literal|308
block|,
literal|252
block|,
literal|104
block|,
literal|189
block|,
literal|36
block|,
literal|152
block|,
literal|62
block|,
literal|63
block|,
literal|530
block|,
literal|317
block|,
literal|318
block|,
literal|319
block|,
literal|320
block|,
literal|321
block|,
literal|322
block|,
literal|323
block|,
literal|324
block|,
literal|325
block|,
literal|326
block|,
literal|35
block|,
literal|7
block|,
literal|8
block|,
literal|227
block|,
literal|80
block|,
literal|229
block|,
literal|525
block|,
literal|36
block|,
literal|767
block|,
literal|62
block|,
literal|63
block|,
literal|611
block|,
literal|612
block|,
literal|35
block|,
literal|1022
block|,
literal|1023
block|,
literal|526
block|,
literal|80
block|,
literal|768
block|,
literal|119
block|,
literal|36
block|,
literal|35
block|,
literal|62
block|,
literal|63
block|,
literal|115
block|,
literal|116
block|,
literal|80
block|,
literal|354
block|,
literal|36
block|,
literal|613
block|,
literal|642
block|,
literal|62
block|,
literal|63
block|,
literal|643
block|,
literal|644
block|,
literal|145
block|,
literal|621
block|,
literal|624
block|,
literal|587
block|,
literal|80
block|,
literal|35
block|,
literal|605
block|,
literal|35
block|,
literal|355
block|,
literal|62
block|,
literal|63
block|,
literal|606
block|,
literal|36
block|,
literal|117
block|,
literal|36
block|,
literal|80
block|,
literal|309
block|,
literal|80
block|,
literal|390
block|,
literal|118
block|,
literal|62
block|,
literal|63
block|,
literal|62
block|,
literal|63
block|,
literal|121
block|,
literal|513
block|,
literal|287
block|,
literal|288
block|,
literal|123
block|,
literal|35
block|,
literal|462
block|,
literal|7
block|,
literal|8
block|,
literal|145
block|,
literal|463
block|,
literal|435
block|,
literal|36
block|,
literal|157
block|,
literal|439
block|,
literal|289
block|,
literal|290
block|,
literal|152
block|,
literal|662
block|,
literal|80
block|,
literal|441
block|,
literal|35
block|,
literal|153
block|,
literal|154
block|,
literal|62
block|,
literal|63
block|,
literal|515
block|,
literal|125
block|,
literal|36
block|,
literal|287
block|,
literal|288
block|,
literal|299
block|,
literal|127
block|,
literal|620
block|,
literal|623
block|,
literal|455
block|,
literal|456
block|,
literal|457
block|,
literal|35
block|,
literal|166
block|,
literal|169
block|,
literal|80
block|,
literal|571
block|,
literal|377
block|,
literal|378
block|,
literal|36
block|,
literal|62
block|,
literal|63
block|,
literal|128
block|,
literal|379
block|,
literal|394
block|,
literal|395
block|,
literal|396
block|,
literal|453
block|,
literal|80
block|,
literal|132
block|,
literal|467
block|,
literal|397
block|,
literal|517
block|,
literal|62
block|,
literal|63
block|,
literal|129
block|,
literal|80
block|,
literal|35
block|,
literal|7
block|,
literal|8
block|,
literal|133
block|,
literal|62
block|,
literal|63
block|,
literal|566
block|,
literal|36
block|,
literal|134
block|,
literal|35
block|,
literal|567
block|,
literal|481
block|,
literal|482
block|,
literal|483
block|,
literal|135
block|,
literal|869
block|,
literal|36
block|,
literal|724
block|,
literal|80
block|,
literal|149
block|,
literal|80
block|,
literal|725
block|,
literal|873
block|,
literal|62
block|,
literal|63
block|,
literal|62
block|,
literal|63
block|,
literal|966
block|,
literal|967
block|,
literal|772
block|,
literal|773
block|,
literal|284
block|,
literal|35
block|,
literal|285
block|,
literal|35
block|,
literal|774
block|,
literal|726
block|,
literal|968
block|,
literal|969
block|,
literal|36
block|,
literal|727
block|,
literal|36
block|,
literal|80
block|,
literal|514
block|,
literal|516
block|,
literal|518
block|,
literal|775
block|,
literal|62
block|,
literal|63
block|,
literal|176
block|,
literal|35
block|,
literal|136
block|,
literal|35
block|,
literal|501
block|,
literal|180
block|,
literal|181
block|,
literal|506
block|,
literal|36
block|,
literal|80
block|,
literal|36
block|,
literal|531
block|,
literal|532
block|,
literal|533
block|,
literal|62
block|,
literal|63
block|,
literal|287
block|,
literal|288
block|,
literal|520
block|,
literal|521
block|,
literal|522
block|,
literal|137
block|,
literal|542
block|,
literal|943
block|,
literal|781
block|,
literal|944
block|,
literal|80
block|,
literal|140
block|,
literal|782
block|,
literal|289
block|,
literal|420
block|,
literal|62
block|,
literal|63
block|,
literal|89
block|,
literal|141
block|,
literal|90
block|,
literal|91
block|,
literal|92
block|,
literal|549
block|,
literal|539
block|,
literal|93
block|,
literal|552
block|,
literal|972
block|,
literal|554
block|,
literal|555
block|,
literal|556
block|,
literal|973
block|,
literal|558
block|,
literal|559
block|,
literal|560
block|,
literal|157
block|,
literal|80
block|,
literal|313
block|,
literal|314
block|,
literal|564
block|,
literal|155
block|,
literal|62
block|,
literal|63
block|,
literal|381
block|,
literal|382
block|,
literal|80
block|,
literal|171
block|,
literal|287
block|,
literal|288
block|,
literal|383
block|,
literal|62
block|,
literal|63
block|,
literal|173
block|,
literal|69
block|,
literal|486
block|,
literal|487
block|,
literal|580
block|,
literal|70
block|,
literal|574
block|,
literal|575
block|,
literal|289
block|,
literal|423
block|,
literal|510
block|,
literal|511
block|,
literal|287
block|,
literal|288
block|,
literal|67
block|,
literal|184
block|,
literal|80
block|,
literal|226
block|,
literal|80
block|,
literal|573
block|,
literal|573
block|,
literal|62
block|,
literal|63
block|,
literal|62
block|,
literal|63
block|,
literal|289
block|,
literal|503
block|,
literal|130
block|,
literal|388
block|,
literal|90
block|,
literal|91
block|,
literal|92
block|,
literal|7
block|,
literal|8
block|,
literal|106
block|,
literal|238
block|,
literal|112
block|,
literal|628
block|,
literal|389
block|,
literal|62
block|,
literal|63
block|,
literal|62
block|,
literal|63
block|,
literal|368
block|,
literal|299
block|,
literal|403
block|,
literal|619
block|,
literal|191
block|,
literal|192
block|,
literal|193
block|,
literal|194
block|,
literal|239
block|,
literal|195
block|,
literal|196
block|,
literal|631
block|,
literal|197
block|,
literal|198
block|,
literal|199
block|,
literal|200
block|,
literal|201
block|,
literal|202
block|,
literal|176
block|,
literal|289
block|,
literal|661
block|,
literal|178
block|,
literal|179
block|,
literal|180
block|,
literal|181
block|,
literal|203
block|,
literal|240
block|,
literal|204
block|,
literal|205
block|,
literal|7
block|,
literal|8
block|,
literal|241
block|,
literal|174
block|,
literal|206
block|,
literal|176
block|,
literal|207
block|,
literal|260
block|,
literal|178
block|,
literal|179
block|,
literal|180
block|,
literal|181
block|,
literal|807
block|,
literal|182
block|,
literal|183
block|,
literal|810
block|,
literal|174
block|,
literal|175
block|,
literal|176
block|,
literal|177
block|,
literal|257
block|,
literal|178
block|,
literal|179
block|,
literal|180
block|,
literal|181
block|,
literal|287
block|,
literal|288
block|,
literal|464
block|,
literal|263
block|,
literal|182
block|,
literal|183
block|,
literal|7
block|,
literal|8
block|,
literal|208
block|,
literal|715
block|,
literal|716
block|,
literal|717
block|,
literal|465
block|,
literal|289
block|,
literal|622
block|,
literal|209
block|,
literal|264
block|,
literal|182
block|,
literal|183
block|,
literal|265
block|,
literal|210
block|,
literal|211
block|,
literal|212
block|,
literal|176
block|,
literal|266
block|,
literal|693
block|,
literal|178
block|,
literal|179
block|,
literal|180
block|,
literal|181
block|,
literal|213
block|,
literal|214
block|,
literal|215
block|,
literal|957
block|,
literal|958
block|,
literal|216
block|,
literal|720
block|,
literal|721
block|,
literal|715
block|,
literal|716
block|,
literal|717
block|,
literal|152
block|,
literal|704
block|,
literal|705
block|,
literal|706
block|,
literal|707
block|,
literal|153
block|,
literal|500
block|,
literal|138
block|,
literal|267
block|,
literal|856
block|,
literal|696
block|,
literal|7
block|,
literal|8
block|,
literal|823
block|,
literal|824
block|,
literal|870
block|,
literal|268
block|,
literal|701
block|,
literal|253
block|,
literal|269
block|,
literal|864
block|,
literal|974
block|,
literal|865
block|,
literal|866
block|,
literal|270
block|,
literal|975
block|,
literal|271
block|,
literal|217
block|,
literal|218
block|,
literal|874
block|,
literal|878
block|,
literal|273
block|,
literal|731
block|,
literal|7
block|,
literal|8
block|,
literal|734
block|,
literal|979
block|,
literal|981
block|,
literal|983
block|,
literal|274
block|,
literal|980
block|,
literal|982
block|,
literal|984
block|,
literal|174
block|,
literal|175
block|,
literal|176
block|,
literal|177
block|,
literal|286
block|,
literal|178
block|,
literal|179
block|,
literal|180
block|,
literal|181
block|,
literal|985
block|,
literal|751
block|,
literal|752
block|,
literal|987
block|,
literal|986
block|,
literal|745
block|,
literal|746
block|,
literal|988
block|,
literal|337
block|,
literal|338
block|,
literal|272
block|,
literal|339
block|,
literal|778
block|,
literal|287
block|,
literal|340
block|,
literal|219
block|,
literal|220
block|,
literal|182
block|,
literal|183
block|,
literal|275
block|,
literal|62
block|,
literal|63
block|,
literal|341
block|,
literal|342
block|,
literal|343
block|,
literal|344
block|,
literal|762
block|,
literal|896
block|,
literal|341
block|,
literal|342
block|,
literal|343
block|,
literal|344
block|,
literal|753
block|,
literal|754
block|,
literal|345
block|,
literal|346
block|,
literal|347
block|,
literal|989
block|,
literal|991
block|,
literal|993
block|,
literal|276
block|,
literal|990
block|,
literal|992
block|,
literal|994
block|,
literal|174
block|,
literal|277
block|,
literal|176
block|,
literal|177
block|,
literal|819
block|,
literal|178
block|,
literal|179
block|,
literal|180
block|,
literal|181
block|,
literal|907
block|,
literal|908
block|,
literal|909
block|,
literal|910
block|,
literal|287
block|,
literal|288
block|,
literal|769
block|,
operator|-
literal|2
block|,
literal|1
block|,
literal|970
block|,
literal|971
block|,
literal|786
block|,
literal|834
block|,
literal|812
block|,
literal|813
block|,
literal|814
block|,
literal|278
block|,
literal|182
block|,
literal|183
block|,
literal|2
block|,
literal|797
block|,
literal|783
block|,
literal|784
block|,
literal|279
block|,
literal|573
block|,
literal|964
block|,
literal|965
block|,
literal|957
block|,
literal|958
block|,
literal|280
block|,
literal|283
block|,
literal|3
block|,
literal|4
block|,
literal|5
block|,
literal|293
block|,
literal|6
block|,
literal|315
block|,
literal|7
block|,
literal|8
block|,
literal|9
block|,
literal|10
block|,
literal|11
block|,
literal|12
block|,
literal|13
block|,
literal|14
block|,
literal|15
block|,
literal|16
block|,
literal|17
block|,
literal|18
block|,
literal|19
block|,
literal|294
block|,
literal|20
block|,
literal|21
block|,
literal|22
block|,
literal|23
block|,
literal|24
block|,
literal|25
block|,
literal|26
block|,
literal|27
block|,
literal|28
block|,
literal|29
block|,
literal|327
block|,
literal|304
block|,
literal|30
block|,
literal|31
block|,
literal|32
block|,
literal|33
block|,
literal|34
block|,
literal|311
block|,
literal|352
block|,
literal|35
block|,
literal|356
block|,
literal|328
block|,
literal|329
block|,
literal|330
block|,
literal|82
block|,
literal|331
block|,
literal|36
block|,
literal|332
block|,
literal|333
block|,
literal|83
block|,
literal|84
block|,
literal|334
block|,
literal|845
block|,
literal|85
block|,
literal|86
block|,
literal|335
block|,
literal|336
block|,
literal|350
block|,
literal|87
block|,
literal|88
block|,
literal|357
block|,
literal|358
block|,
literal|359
block|,
literal|850
block|,
literal|360
block|,
literal|361
block|,
literal|362
block|,
literal|369
block|,
literal|370
block|,
literal|371
block|,
literal|372
block|,
literal|374
block|,
literal|37
block|,
literal|38
block|,
literal|376
block|,
literal|380
block|,
literal|384
block|,
literal|385
block|,
literal|386
block|,
literal|387
block|,
literal|393
block|,
literal|399
block|,
literal|849
block|,
literal|400
block|,
literal|401
block|,
literal|405
block|,
literal|406
block|,
literal|867
block|,
literal|407
block|,
literal|39
block|,
literal|40
block|,
literal|41
block|,
literal|42
block|,
literal|408
block|,
literal|410
block|,
literal|409
block|,
literal|43
block|,
literal|411
block|,
literal|412
block|,
literal|44
block|,
literal|45
block|,
literal|413
block|,
literal|426
block|,
literal|419
block|,
literal|427
block|,
literal|428
block|,
literal|429
block|,
literal|430
block|,
literal|431
block|,
literal|432
block|,
literal|434
block|,
literal|438
block|,
literal|868
block|,
literal|440
block|,
literal|433
block|,
literal|447
block|,
literal|448
block|,
literal|451
block|,
literal|442
block|,
literal|46
block|,
literal|449
block|,
literal|450
block|,
literal|47
block|,
literal|48
block|,
literal|49
block|,
literal|875
block|,
literal|50
block|,
literal|51
block|,
literal|52
block|,
literal|53
block|,
literal|54
block|,
literal|55
block|,
literal|56
block|,
literal|57
block|,
literal|443
block|,
literal|458
block|,
literal|459
block|,
literal|452
block|,
literal|454
block|,
literal|58
block|,
literal|59
block|,
literal|468
block|,
literal|60
block|,
literal|61
block|,
literal|62
block|,
literal|63
block|,
literal|469
block|,
literal|470
block|,
literal|471
block|,
literal|472
block|,
literal|473
block|,
literal|474
block|,
literal|933
block|,
literal|475
block|,
literal|476
block|,
literal|477
block|,
literal|478
block|,
literal|479
block|,
literal|480
block|,
literal|906
block|,
literal|484
block|,
literal|485
block|,
literal|913
block|,
literal|493
block|,
literal|489
block|,
literal|491
block|,
literal|917
block|,
literal|918
block|,
literal|919
block|,
literal|920
block|,
literal|494
block|,
literal|488
block|,
literal|495
block|,
literal|497
block|,
literal|496
block|,
literal|498
block|,
literal|499
block|,
literal|2
block|,
literal|502
block|,
literal|928
block|,
literal|929
block|,
literal|930
block|,
literal|507
block|,
literal|508
block|,
literal|512
block|,
literal|509
block|,
literal|519
block|,
literal|523
block|,
literal|524
block|,
literal|3
block|,
literal|4
block|,
literal|5
block|,
literal|527
block|,
literal|6
block|,
literal|925
block|,
literal|7
block|,
literal|8
block|,
literal|9
block|,
literal|10
block|,
literal|11
block|,
literal|12
block|,
literal|13
block|,
literal|14
block|,
literal|15
block|,
literal|16
block|,
literal|17
block|,
literal|18
block|,
literal|19
block|,
literal|528
block|,
literal|20
block|,
literal|21
block|,
literal|22
block|,
literal|23
block|,
literal|24
block|,
literal|25
block|,
literal|26
block|,
literal|27
block|,
literal|28
block|,
literal|29
block|,
literal|534
block|,
literal|535
block|,
literal|30
block|,
literal|31
block|,
literal|32
block|,
literal|33
block|,
literal|34
block|,
literal|536
block|,
literal|537
block|,
literal|35
block|,
literal|538
block|,
literal|541
block|,
literal|540
block|,
literal|543
block|,
literal|544
block|,
literal|545
block|,
literal|36
block|,
literal|546
block|,
literal|547
block|,
literal|548
block|,
literal|550
block|,
literal|551
block|,
literal|553
block|,
literal|557
block|,
literal|561
block|,
literal|562
block|,
literal|565
block|,
literal|563
block|,
literal|568
block|,
literal|570
block|,
literal|569
block|,
literal|572
block|,
literal|576
block|,
literal|578
block|,
literal|998
block|,
literal|999
block|,
literal|577
block|,
literal|585
block|,
literal|581
block|,
literal|582
block|,
literal|588
block|,
literal|583
block|,
literal|37
block|,
literal|38
block|,
literal|589
block|,
literal|586
block|,
literal|593
block|,
literal|590
block|,
literal|584
block|,
literal|591
block|,
literal|592
block|,
literal|594
block|,
literal|595
block|,
literal|598
block|,
literal|608
block|,
literal|596
block|,
literal|597
block|,
literal|610
block|,
literal|615
block|,
literal|39
block|,
literal|40
block|,
literal|41
block|,
literal|42
block|,
literal|614
block|,
literal|616
block|,
literal|617
block|,
literal|43
block|,
literal|625
block|,
literal|627
block|,
literal|44
block|,
literal|45
block|,
literal|636
block|,
literal|632
block|,
literal|659
block|,
literal|660
block|,
literal|664
block|,
literal|609
block|,
literal|633
block|,
literal|666
block|,
literal|634
block|,
literal|626
block|,
literal|635
block|,
literal|683
block|,
literal|672
block|,
literal|637
block|,
literal|684
block|,
literal|638
block|,
literal|639
block|,
literal|647
block|,
literal|46
block|,
literal|640
block|,
literal|645
block|,
literal|47
block|,
literal|48
block|,
literal|49
block|,
literal|651
block|,
literal|50
block|,
literal|51
block|,
literal|52
block|,
literal|53
block|,
literal|54
block|,
literal|55
block|,
literal|56
block|,
literal|57
block|,
literal|675
block|,
literal|671
block|,
literal|646
block|,
literal|648
block|,
literal|649
block|,
literal|58
block|,
literal|59
block|,
literal|679
block|,
literal|60
block|,
literal|61
block|,
literal|62
block|,
literal|63
block|,
literal|650
block|,
literal|673
block|,
literal|652
block|,
literal|653
block|,
literal|654
block|,
literal|657
block|,
literal|606
block|,
literal|663
block|,
literal|665
block|,
literal|674
block|,
literal|667
block|,
literal|687
block|,
literal|668
block|,
literal|669
block|,
literal|670
block|,
literal|676
block|,
literal|677
block|,
literal|678
block|,
literal|680
block|,
literal|681
block|,
literal|682
block|,
literal|691
block|,
literal|685
block|,
literal|694
block|,
literal|692
block|,
literal|686
block|,
literal|688
block|,
literal|695
block|,
literal|689
block|,
literal|690
block|,
literal|152
block|,
literal|703
block|,
literal|697
block|,
literal|708
block|,
literal|709
block|,
literal|710
block|,
literal|711
block|,
literal|712
block|,
literal|713
block|,
literal|698
block|,
literal|699
block|,
literal|714
block|,
literal|719
block|,
literal|722
block|,
literal|733
block|,
literal|723
block|,
literal|740
block|,
literal|728
block|,
literal|741
block|,
literal|742
block|,
literal|736
block|,
literal|732
block|,
literal|735
block|,
literal|743
block|,
literal|737
block|,
literal|744
block|,
literal|747
block|,
literal|739
block|,
literal|758
block|,
literal|755
block|,
literal|749
block|,
literal|750
block|,
literal|756
block|,
literal|759
block|,
literal|738
block|,
literal|760
block|,
literal|761
block|,
literal|763
block|,
literal|764
block|,
literal|765
block|,
literal|766
block|,
literal|770
block|,
literal|771
block|,
literal|779
block|,
literal|776
block|,
literal|780
block|,
literal|785
block|,
literal|787
block|,
literal|788
block|,
literal|777
block|,
literal|798
block|,
literal|800
block|,
literal|789
block|,
literal|805
block|,
literal|803
block|,
literal|811
block|,
literal|816
block|,
literal|835
block|,
literal|836
block|,
literal|804
block|,
literal|837
block|,
literal|838
block|,
literal|790
block|,
literal|791
block|,
literal|843
block|,
literal|844
block|,
literal|846
block|,
literal|847
block|,
literal|792
block|,
literal|793
block|,
literal|794
block|,
literal|795
block|,
literal|796
block|,
literal|848
block|,
literal|799
block|,
literal|851
block|,
literal|801
block|,
literal|802
block|,
literal|852
block|,
literal|853
block|,
literal|829
block|,
literal|854
block|,
literal|830
block|,
literal|806
block|,
literal|808
block|,
literal|859
block|,
literal|809
block|,
literal|860
block|,
literal|817
block|,
literal|861
block|,
literal|818
block|,
literal|820
block|,
literal|821
block|,
literal|822
block|,
literal|825
block|,
literal|826
block|,
literal|827
block|,
literal|828
block|,
literal|831
block|,
literal|876
block|,
literal|832
block|,
literal|877
block|,
literal|879
block|,
literal|881
block|,
literal|882
block|,
literal|833
block|,
literal|839
block|,
literal|840
block|,
literal|897
block|,
literal|841
block|,
literal|842
block|,
literal|857
block|,
literal|858
block|,
literal|862
block|,
literal|414
block|,
literal|894
block|,
literal|863
block|,
literal|898
block|,
literal|902
block|,
literal|871
block|,
literal|903
block|,
literal|883
block|,
literal|872
block|,
literal|886
block|,
literal|912
block|,
literal|884
block|,
literal|914
block|,
literal|922
block|,
literal|885
block|,
literal|887
block|,
literal|900
block|,
literal|923
block|,
literal|888
block|,
literal|889
block|,
literal|890
block|,
literal|899
block|,
literal|891
block|,
literal|924
block|,
literal|892
block|,
literal|926
block|,
literal|893
block|,
literal|927
block|,
literal|936
block|,
literal|946
block|,
literal|904
block|,
literal|901
block|,
literal|962
block|,
literal|1010
block|,
literal|963
block|,
literal|905
block|,
literal|976
block|,
literal|1021
block|,
literal|995
block|,
literal|895
block|,
literal|915
block|,
literal|0
block|,
literal|954
block|,
literal|113
block|,
literal|1000
block|,
literal|921
block|,
literal|932
block|,
literal|934
block|,
literal|446
block|,
literal|935
block|,
literal|0
block|,
literal|937
block|,
literal|938
block|,
literal|947
block|,
literal|939
block|,
literal|940
block|,
literal|1001
block|,
literal|941
block|,
literal|948
block|,
literal|945
block|,
literal|0
block|,
literal|949
block|,
literal|0
block|,
literal|0
block|,
literal|950
block|,
literal|952
block|,
literal|1002
block|,
literal|955
block|,
literal|977
block|,
literal|961
block|,
literal|466
block|,
literal|978
block|,
literal|0
block|,
literal|1003
block|,
literal|1004
block|,
literal|997
block|,
literal|0
block|,
literal|1005
block|,
literal|0
block|,
literal|1006
block|,
literal|0
block|,
literal|1007
block|,
literal|0
block|,
literal|0
block|,
literal|1008
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|1009
block|,
literal|0
block|,
literal|1011
block|,
literal|0
block|,
literal|1012
block|,
literal|0
block|,
literal|1013
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|1014
block|,
literal|0
block|,
literal|1015
block|,
literal|1016
block|,
literal|1017
block|,
literal|1018
block|,
literal|1019
block|,
literal|1020
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
specifier|const
name|short
name|int
name|yycheck
index|[]
init|=
block|{
literal|3
block|,
literal|40
block|,
literal|41
block|,
literal|42
block|,
literal|0
block|,
literal|224
block|,
literal|207
block|,
literal|203
block|,
literal|0
block|,
literal|219
block|,
literal|482
block|,
literal|69
block|,
literal|70
block|,
literal|33
block|,
literal|34
block|,
literal|535
block|,
literal|150
block|,
literal|0
block|,
literal|270
block|,
literal|271
block|,
literal|26
block|,
literal|78
block|,
literal|84
block|,
literal|26
block|,
literal|27
block|,
literal|143
block|,
literal|29
block|,
literal|85
block|,
literal|31
block|,
literal|32
block|,
literal|33
block|,
literal|34
block|,
literal|30
block|,
literal|31
block|,
literal|72
block|,
literal|254
block|,
literal|30
block|,
literal|31
block|,
literal|481
block|,
literal|941
block|,
literal|483
block|,
literal|99
block|,
literal|252
block|,
literal|28
block|,
literal|16
block|,
literal|70
block|,
literal|71
block|,
literal|19
block|,
literal|166
block|,
literal|21
block|,
literal|246
block|,
literal|23
block|,
literal|248
block|,
literal|84
block|,
literal|26
block|,
literal|533
block|,
literal|28
block|,
literal|219
block|,
literal|30
block|,
literal|31
block|,
literal|35
block|,
literal|36
block|,
literal|78
block|,
literal|26
block|,
literal|36
block|,
literal|84
block|,
literal|69
block|,
literal|30
block|,
literal|31
block|,
literal|163
block|,
literal|26
block|,
literal|54
block|,
literal|974
block|,
literal|69
block|,
literal|270
block|,
literal|271
block|,
literal|26
block|,
literal|27
block|,
literal|794
block|,
literal|82
block|,
literal|83
block|,
literal|84
block|,
literal|85
block|,
literal|58
block|,
literal|87
block|,
literal|88
block|,
literal|69
block|,
literal|70
block|,
literal|26
block|,
literal|26
block|,
literal|252
block|,
literal|63
block|,
literal|158
block|,
literal|30
block|,
literal|31
block|,
literal|46
block|,
literal|99
block|,
literal|163
block|,
literal|70
block|,
literal|36
block|,
literal|84
block|,
literal|104
block|,
literal|85
block|,
literal|165
block|,
literal|161
block|,
literal|80
block|,
literal|89
block|,
literal|28
block|,
literal|36
block|,
literal|60
block|,
literal|26
block|,
literal|26
block|,
literal|27
block|,
literal|63
block|,
literal|86
block|,
literal|87
block|,
literal|99
block|,
literal|369
block|,
literal|906
block|,
literal|57
block|,
literal|70
block|,
literal|98
block|,
literal|26
block|,
literal|839
block|,
literal|26
block|,
literal|163
block|,
literal|63
block|,
literal|83
block|,
literal|30
block|,
literal|31
block|,
literal|98
block|,
literal|106
block|,
literal|158
block|,
literal|70
block|,
literal|165
block|,
literal|63
block|,
literal|162
block|,
literal|112
block|,
literal|163
block|,
literal|98
block|,
literal|77
block|,
literal|57
block|,
literal|70
block|,
literal|64
block|,
literal|616
block|,
literal|161
block|,
literal|165
block|,
literal|26
block|,
literal|63
block|,
literal|86
block|,
literal|87
block|,
literal|88
block|,
literal|124
block|,
literal|90
block|,
literal|150
block|,
literal|70
block|,
literal|98
block|,
literal|163
block|,
literal|150
block|,
literal|63
block|,
literal|36
block|,
literal|63
block|,
literal|165
block|,
literal|98
block|,
literal|149
block|,
literal|163
block|,
literal|70
block|,
literal|150
block|,
literal|70
block|,
literal|163
block|,
literal|173
block|,
literal|154
block|,
literal|26
block|,
literal|369
block|,
literal|617
block|,
literal|158
block|,
literal|159
block|,
literal|160
block|,
literal|161
block|,
literal|69
block|,
literal|163
block|,
literal|165
block|,
literal|660
block|,
literal|158
block|,
literal|26
block|,
literal|26
block|,
literal|149
block|,
literal|63
block|,
literal|91
block|,
literal|92
block|,
literal|93
block|,
literal|163
block|,
literal|163
block|,
literal|26
block|,
literal|70
block|,
literal|98
block|,
literal|168
block|,
literal|169
block|,
literal|88
block|,
literal|174
block|,
literal|175
block|,
literal|176
block|,
literal|177
block|,
literal|178
block|,
literal|179
block|,
literal|180
block|,
literal|181
block|,
literal|182
block|,
literal|183
block|,
literal|63
block|,
literal|30
block|,
literal|31
block|,
literal|26
block|,
literal|163
block|,
literal|26
block|,
literal|26
block|,
literal|70
block|,
literal|26
block|,
literal|168
block|,
literal|169
block|,
literal|125
block|,
literal|126
block|,
literal|63
block|,
literal|1011
block|,
literal|1012
block|,
literal|36
block|,
literal|163
block|,
literal|36
block|,
literal|164
block|,
literal|70
block|,
literal|63
block|,
literal|168
block|,
literal|169
block|,
literal|208
block|,
literal|209
block|,
literal|163
block|,
literal|26
block|,
literal|70
block|,
literal|143
block|,
literal|514
block|,
literal|168
block|,
literal|169
block|,
literal|517
block|,
literal|518
block|,
literal|219
block|,
literal|497
block|,
literal|498
block|,
literal|466
block|,
literal|163
block|,
literal|63
block|,
literal|158
block|,
literal|63
block|,
literal|26
block|,
literal|168
block|,
literal|169
block|,
literal|163
block|,
literal|70
block|,
literal|163
block|,
literal|70
block|,
literal|163
block|,
literal|163
block|,
literal|163
block|,
literal|245
block|,
literal|163
block|,
literal|168
block|,
literal|169
block|,
literal|168
block|,
literal|169
block|,
literal|164
block|,
literal|26
block|,
literal|70
block|,
literal|71
block|,
literal|164
block|,
literal|63
block|,
literal|158
block|,
literal|30
block|,
literal|31
block|,
literal|252
block|,
literal|162
block|,
literal|282
block|,
literal|70
block|,
literal|36
block|,
literal|285
block|,
literal|83
block|,
literal|84
block|,
literal|98
block|,
literal|538
block|,
literal|163
block|,
literal|291
block|,
literal|63
block|,
literal|103
block|,
literal|104
block|,
literal|168
block|,
literal|169
block|,
literal|26
block|,
literal|164
block|,
literal|70
block|,
literal|70
block|,
literal|71
block|,
literal|72
block|,
literal|163
block|,
literal|497
block|,
literal|498
block|,
literal|306
block|,
literal|307
block|,
literal|308
block|,
literal|63
block|,
literal|365
block|,
literal|366
block|,
literal|163
block|,
literal|444
block|,
literal|106
block|,
literal|107
block|,
literal|70
block|,
literal|168
block|,
literal|169
block|,
literal|164
block|,
literal|112
block|,
literal|91
block|,
literal|92
block|,
literal|93
block|,
literal|304
block|,
literal|163
block|,
literal|163
block|,
literal|327
block|,
literal|98
block|,
literal|26
block|,
literal|168
block|,
literal|169
block|,
literal|164
block|,
literal|163
block|,
literal|63
block|,
literal|30
block|,
literal|31
block|,
literal|163
block|,
literal|168
block|,
literal|169
block|,
literal|158
block|,
literal|70
block|,
literal|163
block|,
literal|63
block|,
literal|162
block|,
literal|345
block|,
literal|346
block|,
literal|347
block|,
literal|163
block|,
literal|818
block|,
literal|70
block|,
literal|158
block|,
literal|163
block|,
literal|0
block|,
literal|163
block|,
literal|162
block|,
literal|825
block|,
literal|168
block|,
literal|169
block|,
literal|168
block|,
literal|169
block|,
literal|129
block|,
literal|130
block|,
literal|3
block|,
literal|4
block|,
literal|158
block|,
literal|63
block|,
literal|160
block|,
literal|63
block|,
literal|9
block|,
literal|158
block|,
literal|139
block|,
literal|140
block|,
literal|70
block|,
literal|162
block|,
literal|70
block|,
literal|163
block|,
literal|377
block|,
literal|378
block|,
literal|379
block|,
literal|20
block|,
literal|168
block|,
literal|169
block|,
literal|67
block|,
literal|63
block|,
literal|163
block|,
literal|63
block|,
literal|367
block|,
literal|72
block|,
literal|73
block|,
literal|370
block|,
literal|70
block|,
literal|163
block|,
literal|70
block|,
literal|394
block|,
literal|395
block|,
literal|396
block|,
literal|168
block|,
literal|169
block|,
literal|70
block|,
literal|71
block|,
literal|381
block|,
literal|382
block|,
literal|383
block|,
literal|163
block|,
literal|405
block|,
literal|923
block|,
literal|158
block|,
literal|925
block|,
literal|163
block|,
literal|163
block|,
literal|162
block|,
literal|83
block|,
literal|84
block|,
literal|168
block|,
literal|169
block|,
literal|98
block|,
literal|163
block|,
literal|100
block|,
literal|101
block|,
literal|102
block|,
literal|421
block|,
literal|402
block|,
literal|105
block|,
literal|424
block|,
literal|158
block|,
literal|426
block|,
literal|427
block|,
literal|428
block|,
literal|162
block|,
literal|430
block|,
literal|431
block|,
literal|432
block|,
literal|36
block|,
literal|163
block|,
literal|135
block|,
literal|136
block|,
literal|437
block|,
literal|98
block|,
literal|168
block|,
literal|169
block|,
literal|106
block|,
literal|107
block|,
literal|163
block|,
literal|163
block|,
literal|70
block|,
literal|71
block|,
literal|112
block|,
literal|168
block|,
literal|169
block|,
literal|98
block|,
literal|444
block|,
literal|133
block|,
literal|134
block|,
literal|454
block|,
literal|444
block|,
literal|449
block|,
literal|450
block|,
literal|83
block|,
literal|84
block|,
literal|133
block|,
literal|134
block|,
literal|70
block|,
literal|71
block|,
literal|444
block|,
literal|26
block|,
literal|163
block|,
literal|26
block|,
literal|163
block|,
literal|449
block|,
literal|450
block|,
literal|168
block|,
literal|169
block|,
literal|168
block|,
literal|169
block|,
literal|83
block|,
literal|84
block|,
literal|98
block|,
literal|26
block|,
literal|100
block|,
literal|101
block|,
literal|102
block|,
literal|30
block|,
literal|31
block|,
literal|163
block|,
literal|36
block|,
literal|163
block|,
literal|504
block|,
literal|36
block|,
literal|168
block|,
literal|169
block|,
literal|168
block|,
literal|169
block|,
literal|700
block|,
literal|72
block|,
literal|702
block|,
literal|496
block|,
literal|5
block|,
literal|6
block|,
literal|7
block|,
literal|8
block|,
literal|36
block|,
literal|10
block|,
literal|11
block|,
literal|504
block|,
literal|13
block|,
literal|14
block|,
literal|15
block|,
literal|16
block|,
literal|17
block|,
literal|18
block|,
literal|67
block|,
literal|83
block|,
literal|84
block|,
literal|70
block|,
literal|71
block|,
literal|72
block|,
literal|73
block|,
literal|26
block|,
literal|36
block|,
literal|28
block|,
literal|29
block|,
literal|30
block|,
literal|31
block|,
literal|36
block|,
literal|65
block|,
literal|34
block|,
literal|67
block|,
literal|36
block|,
literal|173
block|,
literal|70
block|,
literal|71
block|,
literal|72
block|,
literal|73
block|,
literal|732
block|,
literal|91
block|,
literal|92
block|,
literal|735
block|,
literal|65
block|,
literal|66
block|,
literal|67
block|,
literal|68
block|,
literal|26
block|,
literal|70
block|,
literal|71
block|,
literal|72
block|,
literal|73
block|,
literal|70
block|,
literal|71
block|,
literal|26
block|,
literal|26
block|,
literal|91
block|,
literal|92
block|,
literal|30
block|,
literal|31
block|,
literal|63
block|,
literal|126
block|,
literal|127
block|,
literal|128
block|,
literal|36
block|,
literal|83
block|,
literal|84
block|,
literal|70
block|,
literal|26
block|,
literal|91
block|,
literal|92
block|,
literal|26
block|,
literal|75
block|,
literal|76
block|,
literal|77
block|,
literal|67
block|,
literal|26
block|,
literal|572
block|,
literal|70
block|,
literal|71
block|,
literal|72
block|,
literal|73
block|,
literal|85
block|,
literal|86
block|,
literal|87
block|,
literal|121
block|,
literal|122
block|,
literal|90
block|,
literal|125
block|,
literal|126
block|,
literal|126
block|,
literal|127
block|,
literal|128
block|,
literal|98
block|,
literal|589
block|,
literal|590
block|,
literal|591
block|,
literal|592
block|,
literal|103
block|,
literal|104
block|,
literal|26
block|,
literal|26
block|,
literal|795
block|,
literal|578
block|,
literal|30
block|,
literal|31
block|,
literal|121
block|,
literal|122
block|,
literal|819
block|,
literal|26
block|,
literal|585
block|,
literal|586
block|,
literal|26
block|,
literal|806
block|,
literal|158
block|,
literal|808
block|,
literal|809
block|,
literal|26
block|,
literal|162
block|,
literal|26
block|,
literal|123
block|,
literal|124
block|,
literal|26
block|,
literal|834
block|,
literal|26
block|,
literal|620
block|,
literal|30
block|,
literal|31
block|,
literal|623
block|,
literal|158
block|,
literal|158
block|,
literal|158
block|,
literal|26
block|,
literal|162
block|,
literal|162
block|,
literal|162
block|,
literal|65
block|,
literal|66
block|,
literal|67
block|,
literal|68
block|,
literal|162
block|,
literal|70
block|,
literal|71
block|,
literal|72
block|,
literal|73
block|,
literal|158
block|,
literal|141
block|,
literal|142
block|,
literal|158
block|,
literal|162
block|,
literal|645
block|,
literal|646
block|,
literal|162
block|,
literal|65
block|,
literal|66
block|,
literal|28
block|,
literal|68
block|,
literal|688
block|,
literal|70
block|,
literal|71
block|,
literal|163
block|,
literal|164
block|,
literal|91
block|,
literal|92
block|,
literal|26
block|,
literal|168
block|,
literal|169
block|,
literal|79
block|,
literal|80
block|,
literal|81
block|,
literal|82
block|,
literal|666
block|,
literal|860
block|,
literal|79
block|,
literal|80
block|,
literal|81
block|,
literal|82
block|,
literal|652
block|,
literal|653
block|,
literal|91
block|,
literal|92
block|,
literal|93
block|,
literal|158
block|,
literal|158
block|,
literal|158
block|,
literal|26
block|,
literal|162
block|,
literal|162
block|,
literal|162
block|,
literal|65
block|,
literal|26
block|,
literal|67
block|,
literal|68
block|,
literal|743
block|,
literal|70
block|,
literal|71
block|,
literal|72
block|,
literal|73
block|,
literal|108
block|,
literal|109
block|,
literal|110
block|,
literal|111
block|,
literal|70
block|,
literal|71
block|,
literal|679
block|,
literal|0
block|,
literal|1
block|,
literal|144
block|,
literal|145
block|,
literal|697
block|,
literal|760
block|,
literal|170
block|,
literal|171
block|,
literal|172
block|,
literal|26
block|,
literal|91
block|,
literal|92
block|,
literal|12
block|,
literal|713
block|,
literal|694
block|,
literal|695
block|,
literal|36
block|,
literal|697
block|,
literal|136
block|,
literal|137
block|,
literal|121
block|,
literal|122
block|,
literal|26
block|,
literal|28
block|,
literal|24
block|,
literal|25
block|,
literal|26
block|,
literal|26
block|,
literal|28
block|,
literal|158
block|,
literal|30
block|,
literal|31
block|,
literal|32
block|,
literal|33
block|,
literal|34
block|,
literal|35
block|,
literal|36
block|,
literal|37
block|,
literal|38
block|,
literal|39
block|,
literal|40
block|,
literal|41
block|,
literal|42
block|,
literal|28
block|,
literal|44
block|,
literal|45
block|,
literal|46
block|,
literal|47
block|,
literal|48
block|,
literal|49
block|,
literal|50
block|,
literal|51
block|,
literal|52
block|,
literal|53
block|,
literal|160
block|,
literal|163
block|,
literal|56
block|,
literal|57
block|,
literal|58
block|,
literal|59
block|,
literal|60
block|,
literal|163
block|,
literal|71
block|,
literal|63
block|,
literal|26
block|,
literal|163
block|,
literal|163
block|,
literal|163
block|,
literal|89
block|,
literal|163
block|,
literal|70
block|,
literal|163
block|,
literal|163
block|,
literal|94
block|,
literal|95
block|,
literal|163
block|,
literal|776
block|,
literal|98
block|,
literal|99
block|,
literal|163
block|,
literal|163
block|,
literal|163
block|,
literal|103
block|,
literal|104
block|,
literal|26
block|,
literal|26
block|,
literal|26
block|,
literal|787
block|,
literal|26
block|,
literal|164
block|,
literal|164
block|,
literal|26
block|,
literal|71
block|,
literal|163
block|,
literal|163
block|,
literal|163
block|,
literal|96
block|,
literal|97
block|,
literal|163
block|,
literal|163
block|,
literal|163
block|,
literal|163
block|,
literal|163
block|,
literal|26
block|,
literal|98
block|,
literal|36
block|,
literal|786
block|,
literal|36
block|,
literal|164
block|,
literal|158
block|,
literal|98
block|,
literal|811
block|,
literal|162
block|,
literal|113
block|,
literal|114
block|,
literal|115
block|,
literal|116
block|,
literal|71
block|,
literal|162
block|,
literal|174
block|,
literal|120
block|,
literal|71
block|,
literal|158
block|,
literal|123
block|,
literal|124
block|,
literal|158
block|,
literal|158
block|,
literal|162
block|,
literal|158
block|,
literal|158
block|,
literal|158
block|,
literal|158
block|,
literal|158
block|,
literal|158
block|,
literal|98
block|,
literal|26
block|,
literal|816
block|,
literal|26
block|,
literal|162
block|,
literal|26
block|,
literal|36
block|,
literal|159
block|,
literal|165
block|,
literal|143
block|,
literal|158
block|,
literal|158
block|,
literal|146
block|,
literal|147
block|,
literal|148
block|,
literal|829
block|,
literal|150
block|,
literal|151
block|,
literal|152
block|,
literal|153
block|,
literal|154
block|,
literal|155
block|,
literal|156
block|,
literal|157
block|,
literal|165
block|,
literal|126
block|,
literal|136
block|,
literal|159
block|,
literal|159
block|,
literal|163
block|,
literal|164
block|,
literal|26
block|,
literal|166
block|,
literal|167
block|,
literal|168
block|,
literal|169
block|,
literal|26
block|,
literal|26
block|,
literal|26
block|,
literal|26
block|,
literal|36
block|,
literal|26
block|,
literal|912
block|,
literal|26
block|,
literal|26
block|,
literal|26
block|,
literal|26
block|,
literal|26
block|,
literal|163
block|,
literal|883
block|,
literal|26
block|,
literal|26
block|,
literal|886
block|,
literal|159
block|,
literal|163
block|,
literal|163
block|,
literal|890
block|,
literal|891
block|,
literal|892
block|,
literal|893
block|,
literal|159
block|,
literal|35
block|,
literal|159
block|,
literal|26
block|,
literal|159
block|,
literal|26
block|,
literal|71
block|,
literal|12
block|,
literal|162
block|,
literal|903
block|,
literal|904
block|,
literal|905
block|,
literal|26
block|,
literal|26
block|,
literal|132
block|,
literal|158
block|,
literal|26
block|,
literal|26
block|,
literal|26
block|,
literal|24
block|,
literal|25
block|,
literal|26
block|,
literal|138
block|,
literal|28
block|,
literal|898
block|,
literal|30
block|,
literal|31
block|,
literal|32
block|,
literal|33
block|,
literal|34
block|,
literal|35
block|,
literal|36
block|,
literal|37
block|,
literal|38
block|,
literal|39
block|,
literal|40
block|,
literal|41
block|,
literal|42
block|,
literal|26
block|,
literal|44
block|,
literal|45
block|,
literal|46
block|,
literal|47
block|,
literal|48
block|,
literal|49
block|,
literal|50
block|,
literal|51
block|,
literal|52
block|,
literal|53
block|,
literal|22
block|,
literal|36
block|,
literal|56
block|,
literal|57
block|,
literal|58
block|,
literal|59
block|,
literal|60
block|,
literal|159
block|,
literal|159
block|,
literal|63
block|,
literal|26
block|,
literal|158
block|,
literal|162
block|,
literal|26
block|,
literal|26
block|,
literal|26
block|,
literal|70
block|,
literal|26
block|,
literal|26
block|,
literal|165
block|,
literal|165
block|,
literal|26
block|,
literal|165
block|,
literal|26
block|,
literal|26
block|,
literal|163
block|,
literal|162
block|,
literal|98
block|,
literal|165
block|,
literal|98
block|,
literal|165
block|,
literal|160
block|,
literal|36
block|,
literal|158
block|,
literal|977
block|,
literal|978
block|,
literal|36
block|,
literal|98
block|,
literal|162
block|,
literal|162
block|,
literal|158
block|,
literal|136
block|,
literal|96
block|,
literal|97
block|,
literal|160
block|,
literal|98
block|,
literal|158
block|,
literal|160
block|,
literal|135
block|,
literal|160
block|,
literal|160
block|,
literal|158
block|,
literal|158
block|,
literal|26
block|,
literal|162
block|,
literal|158
block|,
literal|158
block|,
literal|158
block|,
literal|36
block|,
literal|113
block|,
literal|114
block|,
literal|115
block|,
literal|116
block|,
literal|143
block|,
literal|36
block|,
literal|36
block|,
literal|120
block|,
literal|26
block|,
literal|26
block|,
literal|123
block|,
literal|124
block|,
literal|26
block|,
literal|165
block|,
literal|36
block|,
literal|36
block|,
literal|36
block|,
literal|162
block|,
literal|158
block|,
literal|92
block|,
literal|158
block|,
literal|162
block|,
literal|158
block|,
literal|131
block|,
literal|98
block|,
literal|162
block|,
literal|26
block|,
literal|162
block|,
literal|162
block|,
literal|162
block|,
literal|143
block|,
literal|163
block|,
literal|158
block|,
literal|146
block|,
literal|147
block|,
literal|148
block|,
literal|163
block|,
literal|150
block|,
literal|151
block|,
literal|152
block|,
literal|153
block|,
literal|154
block|,
literal|155
block|,
literal|156
block|,
literal|157
block|,
literal|98
block|,
literal|165
block|,
literal|158
block|,
literal|158
block|,
literal|158
block|,
literal|163
block|,
literal|164
block|,
literal|158
block|,
literal|166
block|,
literal|167
block|,
literal|168
block|,
literal|169
block|,
literal|162
block|,
literal|165
block|,
literal|163
block|,
literal|163
block|,
literal|163
block|,
literal|163
block|,
literal|163
block|,
literal|162
block|,
literal|162
block|,
literal|165
block|,
literal|162
block|,
literal|26
block|,
literal|162
block|,
literal|162
block|,
literal|162
block|,
literal|162
block|,
literal|162
block|,
literal|162
block|,
literal|162
block|,
literal|162
block|,
literal|162
block|,
literal|26
block|,
literal|163
block|,
literal|70
block|,
literal|161
block|,
literal|98
block|,
literal|98
block|,
literal|77
block|,
literal|98
block|,
literal|98
block|,
literal|98
block|,
literal|26
block|,
literal|158
block|,
literal|26
block|,
literal|36
block|,
literal|26
block|,
literal|36
block|,
literal|26
block|,
literal|91
block|,
literal|162
block|,
literal|162
block|,
literal|26
block|,
literal|26
block|,
literal|26
block|,
literal|26
block|,
literal|162
block|,
literal|26
block|,
literal|162
block|,
literal|26
block|,
literal|26
block|,
literal|162
block|,
literal|165
block|,
literal|165
block|,
literal|98
block|,
literal|165
block|,
literal|136
block|,
literal|163
block|,
literal|165
block|,
literal|26
block|,
literal|126
block|,
literal|36
block|,
literal|36
block|,
literal|36
block|,
literal|165
block|,
literal|173
block|,
literal|98
block|,
literal|26
block|,
literal|98
block|,
literal|26
block|,
literal|98
block|,
literal|98
block|,
literal|162
block|,
literal|131
block|,
literal|26
block|,
literal|160
block|,
literal|26
block|,
literal|158
block|,
literal|160
block|,
literal|158
block|,
literal|164
block|,
literal|98
block|,
literal|98
block|,
literal|158
block|,
literal|126
block|,
literal|98
block|,
literal|91
block|,
literal|98
block|,
literal|98
block|,
literal|26
block|,
literal|143
block|,
literal|36
block|,
literal|26
block|,
literal|158
block|,
literal|158
block|,
literal|26
block|,
literal|26
block|,
literal|26
block|,
literal|26
block|,
literal|162
block|,
literal|162
block|,
literal|162
block|,
literal|162
block|,
literal|162
block|,
literal|28
block|,
literal|162
block|,
literal|26
block|,
literal|162
block|,
literal|162
block|,
literal|26
block|,
literal|26
block|,
literal|158
block|,
literal|26
block|,
literal|158
block|,
literal|165
block|,
literal|165
block|,
literal|26
block|,
literal|165
block|,
literal|26
block|,
literal|162
block|,
literal|32
block|,
literal|162
block|,
literal|162
block|,
literal|162
block|,
literal|162
block|,
literal|162
block|,
literal|162
block|,
literal|162
block|,
literal|162
block|,
literal|162
block|,
literal|26
block|,
literal|162
block|,
literal|72
block|,
literal|26
block|,
literal|26
block|,
literal|26
block|,
literal|165
block|,
literal|162
block|,
literal|162
block|,
literal|71
block|,
literal|163
block|,
literal|163
block|,
literal|163
block|,
literal|162
block|,
literal|162
block|,
literal|84
block|,
literal|133
block|,
literal|162
block|,
literal|70
block|,
literal|36
block|,
literal|162
block|,
literal|92
block|,
literal|160
block|,
literal|162
block|,
literal|160
block|,
literal|98
block|,
literal|163
block|,
literal|126
block|,
literal|26
block|,
literal|162
block|,
literal|162
block|,
literal|158
block|,
literal|26
block|,
literal|163
block|,
literal|162
block|,
literal|160
block|,
literal|162
block|,
literal|160
block|,
literal|33
block|,
literal|160
block|,
literal|28
block|,
literal|160
block|,
literal|71
block|,
literal|137
block|,
literal|22
block|,
literal|160
block|,
literal|162
block|,
literal|26
block|,
literal|72
block|,
literal|26
block|,
literal|160
block|,
literal|36
block|,
literal|36
block|,
literal|972
block|,
literal|859
block|,
literal|163
block|,
operator|-
literal|1
block|,
literal|939
block|,
literal|34
block|,
literal|137
block|,
literal|162
block|,
literal|162
block|,
literal|162
block|,
literal|296
block|,
literal|162
block|,
operator|-
literal|1
block|,
literal|162
block|,
literal|162
block|,
literal|158
block|,
literal|162
block|,
literal|162
block|,
literal|136
block|,
literal|163
block|,
literal|158
block|,
literal|162
block|,
operator|-
literal|1
block|,
literal|162
block|,
operator|-
literal|1
block|,
operator|-
literal|1
block|,
literal|163
block|,
literal|163
block|,
literal|137
block|,
literal|163
block|,
literal|160
block|,
literal|163
block|,
literal|315
block|,
literal|160
block|,
operator|-
literal|1
block|,
literal|137
block|,
literal|137
block|,
literal|162
block|,
operator|-
literal|1
block|,
literal|137
block|,
operator|-
literal|1
block|,
literal|137
block|,
operator|-
literal|1
block|,
literal|137
block|,
operator|-
literal|1
block|,
operator|-
literal|1
block|,
literal|162
block|,
operator|-
literal|1
block|,
operator|-
literal|1
block|,
operator|-
literal|1
block|,
operator|-
literal|1
block|,
operator|-
literal|1
block|,
literal|162
block|,
operator|-
literal|1
block|,
literal|162
block|,
operator|-
literal|1
block|,
literal|162
block|,
operator|-
literal|1
block|,
literal|162
block|,
operator|-
literal|1
block|,
operator|-
literal|1
block|,
operator|-
literal|1
block|,
operator|-
literal|1
block|,
operator|-
literal|1
block|,
operator|-
literal|1
block|,
operator|-
literal|1
block|,
operator|-
literal|1
block|,
operator|-
literal|1
block|,
operator|-
literal|1
block|,
operator|-
literal|1
block|,
literal|162
block|,
operator|-
literal|1
block|,
literal|162
block|,
literal|162
block|,
literal|162
block|,
literal|162
block|,
literal|162
block|,
literal|162
block|}
decl_stmt|;
end_decl_stmt

begin_comment
comment|/* YYSTOS[STATE-NUM] -- The (internal number of the) accessing    symbol of state STATE-NUM.  */
end_comment

begin_decl_stmt
specifier|static
specifier|const
name|unsigned
name|char
name|yystos
index|[]
init|=
block|{
literal|0
block|,
literal|1
block|,
literal|12
block|,
literal|24
block|,
literal|25
block|,
literal|26
block|,
literal|28
block|,
literal|30
block|,
literal|31
block|,
literal|32
block|,
literal|33
block|,
literal|34
block|,
literal|35
block|,
literal|36
block|,
literal|37
block|,
literal|38
block|,
literal|39
block|,
literal|40
block|,
literal|41
block|,
literal|42
block|,
literal|44
block|,
literal|45
block|,
literal|46
block|,
literal|47
block|,
literal|48
block|,
literal|49
block|,
literal|50
block|,
literal|51
block|,
literal|52
block|,
literal|53
block|,
literal|56
block|,
literal|57
block|,
literal|58
block|,
literal|59
block|,
literal|60
block|,
literal|63
block|,
literal|70
block|,
literal|96
block|,
literal|97
block|,
literal|113
block|,
literal|114
block|,
literal|115
block|,
literal|116
block|,
literal|120
block|,
literal|123
block|,
literal|124
block|,
literal|143
block|,
literal|146
block|,
literal|147
block|,
literal|148
block|,
literal|150
block|,
literal|151
block|,
literal|152
block|,
literal|153
block|,
literal|154
block|,
literal|155
block|,
literal|156
block|,
literal|157
block|,
literal|163
block|,
literal|164
block|,
literal|166
block|,
literal|167
block|,
literal|168
block|,
literal|169
block|,
literal|176
block|,
literal|177
block|,
literal|178
block|,
literal|179
block|,
literal|198
block|,
literal|206
block|,
literal|207
block|,
literal|208
block|,
literal|209
block|,
literal|210
block|,
literal|213
block|,
literal|214
block|,
literal|219
block|,
literal|220
block|,
literal|221
block|,
literal|163
block|,
literal|163
block|,
literal|220
block|,
literal|89
block|,
literal|94
block|,
literal|95
block|,
literal|98
block|,
literal|99
block|,
literal|103
block|,
literal|104
block|,
literal|98
block|,
literal|100
block|,
literal|101
block|,
literal|102
block|,
literal|105
block|,
literal|212
block|,
literal|98
block|,
literal|98
block|,
literal|98
block|,
literal|98
block|,
literal|98
block|,
literal|26
block|,
literal|26
block|,
literal|220
block|,
literal|220
block|,
literal|163
block|,
literal|220
block|,
literal|163
block|,
literal|220
block|,
literal|220
block|,
literal|214
block|,
literal|218
block|,
literal|220
block|,
literal|163
block|,
literal|218
block|,
literal|220
block|,
literal|221
block|,
literal|221
block|,
literal|163
block|,
literal|163
block|,
literal|164
block|,
literal|199
block|,
literal|164
block|,
literal|199
block|,
literal|164
block|,
literal|199
block|,
literal|164
block|,
literal|199
block|,
literal|163
block|,
literal|164
block|,
literal|164
block|,
literal|98
block|,
literal|212
block|,
literal|163
block|,
literal|163
block|,
literal|163
block|,
literal|163
block|,
literal|163
block|,
literal|163
block|,
literal|26
block|,
literal|179
block|,
literal|163
block|,
literal|163
block|,
literal|28
block|,
literal|64
block|,
literal|26
block|,
literal|221
block|,
literal|26
block|,
literal|83
block|,
literal|212
block|,
literal|0
block|,
literal|78
block|,
literal|161
block|,
literal|98
block|,
literal|103
block|,
literal|104
block|,
literal|98
block|,
literal|26
block|,
literal|36
block|,
literal|70
block|,
literal|77
block|,
literal|86
block|,
literal|87
block|,
literal|88
block|,
literal|90
block|,
literal|179
block|,
literal|206
block|,
literal|211
block|,
literal|220
block|,
literal|179
block|,
literal|211
block|,
literal|211
block|,
literal|163
block|,
literal|180
block|,
literal|98
block|,
literal|65
block|,
literal|66
block|,
literal|67
block|,
literal|68
block|,
literal|70
block|,
literal|71
block|,
literal|72
block|,
literal|73
block|,
literal|91
block|,
literal|92
block|,
literal|26
block|,
literal|26
block|,
literal|220
block|,
literal|26
block|,
literal|220
block|,
literal|26
block|,
literal|220
block|,
literal|5
block|,
literal|6
block|,
literal|7
block|,
literal|8
block|,
literal|10
block|,
literal|11
block|,
literal|13
block|,
literal|14
block|,
literal|15
block|,
literal|16
block|,
literal|17
block|,
literal|18
block|,
literal|26
block|,
literal|28
block|,
literal|29
block|,
literal|34
block|,
literal|36
block|,
literal|63
block|,
literal|70
block|,
literal|75
block|,
literal|76
block|,
literal|77
block|,
literal|85
block|,
literal|86
block|,
literal|87
block|,
literal|90
block|,
literal|123
block|,
literal|124
block|,
literal|163
block|,
literal|164
block|,
literal|179
block|,
literal|195
block|,
literal|200
block|,
literal|211
block|,
literal|220
block|,
literal|26
block|,
literal|26
block|,
literal|220
block|,
literal|26
block|,
literal|220
block|,
literal|26
block|,
literal|149
block|,
literal|179
block|,
literal|28
block|,
literal|149
block|,
literal|143
block|,
literal|166
block|,
literal|36
block|,
literal|36
block|,
literal|36
block|,
literal|36
block|,
literal|16
block|,
literal|19
block|,
literal|21
block|,
literal|23
block|,
literal|26
block|,
literal|28
block|,
literal|36
block|,
literal|86
block|,
literal|87
block|,
literal|124
block|,
literal|163
block|,
literal|179
block|,
literal|211
block|,
literal|220
block|,
literal|220
block|,
literal|26
block|,
literal|26
block|,
literal|27
block|,
literal|173
block|,
literal|26
block|,
literal|27
block|,
literal|26
block|,
literal|26
block|,
literal|26
block|,
literal|26
block|,
literal|26
block|,
literal|26
block|,
literal|26
block|,
literal|26
block|,
literal|26
block|,
literal|28
block|,
literal|26
block|,
literal|26
block|,
literal|26
block|,
literal|26
block|,
literal|26
block|,
literal|26
block|,
literal|36
block|,
literal|26
block|,
literal|26
block|,
literal|57
block|,
literal|28
block|,
literal|158
block|,
literal|160
block|,
literal|162
block|,
literal|70
block|,
literal|71
block|,
literal|83
block|,
literal|84
block|,
literal|202
block|,
literal|205
block|,
literal|26
block|,
literal|28
block|,
literal|178
block|,
literal|179
block|,
literal|26
block|,
literal|163
block|,
literal|72
block|,
literal|179
block|,
literal|179
block|,
literal|179
block|,
literal|179
block|,
literal|163
block|,
literal|179
block|,
literal|91
block|,
literal|92
block|,
literal|93
block|,
literal|163
block|,
literal|220
block|,
literal|163
block|,
literal|196
block|,
literal|135
block|,
literal|136
block|,
literal|158
block|,
literal|220
block|,
literal|221
block|,
literal|221
block|,
literal|221
block|,
literal|221
block|,
literal|221
block|,
literal|221
block|,
literal|221
block|,
literal|221
block|,
literal|221
block|,
literal|221
block|,
literal|160
block|,
literal|163
block|,
literal|163
block|,
literal|163
block|,
literal|163
block|,
literal|163
block|,
literal|163
block|,
literal|163
block|,
literal|163
block|,
literal|163
block|,
literal|65
block|,
literal|66
block|,
literal|68
block|,
literal|71
block|,
literal|79
block|,
literal|80
block|,
literal|81
block|,
literal|82
block|,
literal|91
block|,
literal|92
block|,
literal|93
block|,
literal|201
block|,
literal|202
block|,
literal|163
block|,
literal|187
block|,
literal|71
block|,
literal|187
block|,
literal|26
block|,
literal|26
block|,
literal|26
block|,
literal|26
block|,
literal|26
block|,
literal|26
block|,
literal|26
block|,
literal|164
block|,
literal|164
block|,
literal|26
block|,
literal|179
block|,
literal|206
block|,
literal|207
block|,
literal|208
block|,
literal|210
block|,
literal|26
block|,
literal|71
block|,
literal|163
block|,
literal|163
block|,
literal|180
block|,
literal|163
block|,
literal|188
block|,
literal|163
block|,
literal|106
block|,
literal|107
block|,
literal|112
block|,
literal|163
block|,
literal|106
block|,
literal|107
block|,
literal|112
block|,
literal|163
block|,
literal|163
block|,
literal|163
block|,
literal|26
block|,
literal|26
block|,
literal|36
block|,
literal|179
block|,
literal|163
block|,
literal|202
block|,
literal|98
block|,
literal|91
block|,
literal|92
block|,
literal|93
block|,
literal|98
block|,
literal|202
block|,
literal|36
block|,
literal|36
block|,
literal|164
block|,
literal|208
block|,
literal|210
block|,
literal|180
block|,
literal|158
block|,
literal|98
block|,
literal|162
block|,
literal|71
block|,
literal|174
block|,
literal|162
block|,
literal|71
block|,
literal|158
block|,
literal|158
block|,
literal|84
block|,
literal|165
block|,
literal|165
block|,
literal|165
block|,
literal|165
block|,
literal|162
block|,
literal|84
block|,
literal|202
block|,
literal|205
block|,
literal|84
block|,
literal|202
block|,
literal|205
block|,
literal|158
block|,
literal|158
block|,
literal|158
block|,
literal|158
block|,
literal|158
block|,
literal|158
block|,
literal|158
block|,
literal|162
block|,
literal|98
block|,
literal|220
block|,
literal|26
block|,
literal|57
block|,
literal|26
block|,
literal|220
block|,
literal|26
block|,
literal|220
block|,
literal|165
block|,
literal|165
block|,
literal|78
block|,
literal|161
block|,
literal|196
block|,
literal|26
block|,
literal|36
block|,
literal|158
block|,
literal|158
block|,
literal|159
block|,
literal|159
block|,
literal|179
block|,
literal|159
block|,
literal|220
block|,
literal|220
block|,
literal|220
block|,
literal|126
block|,
literal|136
block|,
literal|158
block|,
literal|162
block|,
literal|158
block|,
literal|162
block|,
literal|26
block|,
literal|36
block|,
literal|209
block|,
literal|220
block|,
literal|26
block|,
literal|26
block|,
literal|26
block|,
literal|26
block|,
literal|26
block|,
literal|36
block|,
literal|26
block|,
literal|26
block|,
literal|26
block|,
literal|26
block|,
literal|26
block|,
literal|26
block|,
literal|163
block|,
literal|220
block|,
literal|220
block|,
literal|220
block|,
literal|26
block|,
literal|26
block|,
literal|133
block|,
literal|134
block|,
literal|35
block|,
literal|163
block|,
literal|189
block|,
literal|163
block|,
literal|190
block|,
literal|159
block|,
literal|159
block|,
literal|159
block|,
literal|159
block|,
literal|26
block|,
literal|26
block|,
literal|71
block|,
literal|104
block|,
literal|179
block|,
literal|162
block|,
literal|84
block|,
literal|202
block|,
literal|205
block|,
literal|179
block|,
literal|26
block|,
literal|26
block|,
literal|158
block|,
literal|133
block|,
literal|134
block|,
literal|132
block|,
literal|26
block|,
literal|220
block|,
literal|26
block|,
literal|220
block|,
literal|26
block|,
literal|220
block|,
literal|26
block|,
literal|179
block|,
literal|179
block|,
literal|179
block|,
literal|26
block|,
literal|26
block|,
literal|26
block|,
literal|36
block|,
literal|138
block|,
literal|26
block|,
literal|69
block|,
literal|88
block|,
literal|220
block|,
literal|220
block|,
literal|220
block|,
literal|22
block|,
literal|36
block|,
literal|159
block|,
literal|159
block|,
literal|26
block|,
literal|179
block|,
literal|162
block|,
literal|158
block|,
literal|220
block|,
literal|26
block|,
literal|26
block|,
literal|26
block|,
literal|26
block|,
literal|26
block|,
literal|165
block|,
literal|220
block|,
literal|165
block|,
literal|26
block|,
literal|220
block|,
literal|165
block|,
literal|220
block|,
literal|220
block|,
literal|220
block|,
literal|26
block|,
literal|220
block|,
literal|220
block|,
literal|220
block|,
literal|26
block|,
literal|163
block|,
literal|98
block|,
literal|220
block|,
literal|162
block|,
literal|158
block|,
literal|162
block|,
literal|165
block|,
literal|165
block|,
literal|98
block|,
literal|178
block|,
literal|160
block|,
literal|179
block|,
literal|206
block|,
literal|206
block|,
literal|36
block|,
literal|36
block|,
literal|158
block|,
literal|36
block|,
literal|220
block|,
literal|162
block|,
literal|162
block|,
literal|136
block|,
literal|135
block|,
literal|98
block|,
literal|98
block|,
literal|180
block|,
literal|158
block|,
literal|160
block|,
literal|160
block|,
literal|160
block|,
literal|160
block|,
literal|158
block|,
literal|158
block|,
literal|158
block|,
literal|158
block|,
literal|158
block|,
literal|26
block|,
literal|189
block|,
literal|190
block|,
literal|189
block|,
literal|158
block|,
literal|163
block|,
literal|184
block|,
literal|158
block|,
literal|163
block|,
literal|185
block|,
literal|162
block|,
literal|162
block|,
literal|158
block|,
literal|125
block|,
literal|126
block|,
literal|143
block|,
literal|143
block|,
literal|36
block|,
literal|36
block|,
literal|36
block|,
literal|36
block|,
literal|220
block|,
literal|202
block|,
literal|205
block|,
literal|84
block|,
literal|202
block|,
literal|205
block|,
literal|26
block|,
literal|162
block|,
literal|26
block|,
literal|214
block|,
literal|216
block|,
literal|217
block|,
literal|220
block|,
literal|165
block|,
literal|158
block|,
literal|158
block|,
literal|158
block|,
literal|26
block|,
literal|162
block|,
literal|162
block|,
literal|162
block|,
literal|163
block|,
literal|197
block|,
literal|197
block|,
literal|197
block|,
literal|197
block|,
literal|158
block|,
literal|158
block|,
literal|162
block|,
literal|158
block|,
literal|158
block|,
literal|162
block|,
literal|163
block|,
literal|163
block|,
literal|163
block|,
literal|163
block|,
literal|191
block|,
literal|191
block|,
literal|163
block|,
literal|185
block|,
literal|36
block|,
literal|36
block|,
literal|84
block|,
literal|205
block|,
literal|162
block|,
literal|36
block|,
literal|162
block|,
literal|92
block|,
literal|162
block|,
literal|162
block|,
literal|162
block|,
literal|162
block|,
literal|165
block|,
literal|98
block|,
literal|165
block|,
literal|165
block|,
literal|98
block|,
literal|162
block|,
literal|162
block|,
literal|162
block|,
literal|158
block|,
literal|162
block|,
literal|162
block|,
literal|162
block|,
literal|131
block|,
literal|26
block|,
literal|163
block|,
literal|98
block|,
literal|26
block|,
literal|98
block|,
literal|98
block|,
literal|98
block|,
literal|26
block|,
literal|161
block|,
literal|220
block|,
literal|70
block|,
literal|77
block|,
literal|179
block|,
literal|158
block|,
literal|162
block|,
literal|162
block|,
literal|163
block|,
literal|179
block|,
literal|163
block|,
literal|26
block|,
literal|220
block|,
literal|220
block|,
literal|220
block|,
literal|220
block|,
literal|26
block|,
literal|36
block|,
literal|26
block|,
literal|36
block|,
literal|26
block|,
literal|91
block|,
literal|26
block|,
literal|126
block|,
literal|127
block|,
literal|128
block|,
literal|182
block|,
literal|26
block|,
literal|125
block|,
literal|126
block|,
literal|26
block|,
literal|162
block|,
literal|158
block|,
literal|162
block|,
literal|158
block|,
literal|162
block|,
literal|162
block|,
literal|190
block|,
literal|189
block|,
literal|220
block|,
literal|165
block|,
literal|26
block|,
literal|220
block|,
literal|165
block|,
literal|162
block|,
literal|165
block|,
literal|173
block|,
literal|165
block|,
literal|26
block|,
literal|26
block|,
literal|26
block|,
literal|98
block|,
literal|136
block|,
literal|220
block|,
literal|220
block|,
literal|163
block|,
literal|181
block|,
literal|36
block|,
literal|36
block|,
literal|141
block|,
literal|142
block|,
literal|179
block|,
literal|179
block|,
literal|126
block|,
literal|36
block|,
literal|191
block|,
literal|26
block|,
literal|165
block|,
literal|98
block|,
literal|26
block|,
literal|220
block|,
literal|98
block|,
literal|26
block|,
literal|98
block|,
literal|98
block|,
literal|26
block|,
literal|36
block|,
literal|179
block|,
literal|162
block|,
literal|131
block|,
literal|3
block|,
literal|4
block|,
literal|9
block|,
literal|20
block|,
literal|160
block|,
literal|164
block|,
literal|199
block|,
literal|26
block|,
literal|26
block|,
literal|158
block|,
literal|162
block|,
literal|179
block|,
literal|179
block|,
literal|158
block|,
literal|206
block|,
literal|160
block|,
literal|158
block|,
literal|158
block|,
literal|158
block|,
literal|158
block|,
literal|162
block|,
literal|162
block|,
literal|162
block|,
literal|162
block|,
literal|162
block|,
literal|220
block|,
literal|98
block|,
literal|162
block|,
literal|98
block|,
literal|162
block|,
literal|162
block|,
literal|98
block|,
literal|143
block|,
literal|126
block|,
literal|165
block|,
literal|187
block|,
literal|165
block|,
literal|165
block|,
literal|187
block|,
literal|91
block|,
literal|170
block|,
literal|171
block|,
literal|172
block|,
literal|215
block|,
literal|98
block|,
literal|162
block|,
literal|162
block|,
literal|211
block|,
literal|162
block|,
literal|162
block|,
literal|162
block|,
literal|121
block|,
literal|122
block|,
literal|162
block|,
literal|162
block|,
literal|162
block|,
literal|162
block|,
literal|158
block|,
literal|158
block|,
literal|162
block|,
literal|162
block|,
literal|165
block|,
literal|211
block|,
literal|98
block|,
literal|26
block|,
literal|36
block|,
literal|26
block|,
literal|162
block|,
literal|162
block|,
literal|163
block|,
literal|163
block|,
literal|26
block|,
literal|26
block|,
literal|220
block|,
literal|26
block|,
literal|26
block|,
literal|28
block|,
literal|179
block|,
literal|220
block|,
literal|26
block|,
literal|26
block|,
literal|26
block|,
literal|26
block|,
literal|181
block|,
literal|187
block|,
literal|163
block|,
literal|162
block|,
literal|26
block|,
literal|26
block|,
literal|32
block|,
literal|162
block|,
literal|162
block|,
literal|187
block|,
literal|187
block|,
literal|187
block|,
literal|220
block|,
literal|179
block|,
literal|190
block|,
literal|180
block|,
literal|162
block|,
literal|162
block|,
literal|190
block|,
literal|26
block|,
literal|179
block|,
literal|26
block|,
literal|72
block|,
literal|180
block|,
literal|26
block|,
literal|181
block|,
literal|26
block|,
literal|26
block|,
literal|160
block|,
literal|163
block|,
literal|162
block|,
literal|160
block|,
literal|162
block|,
literal|163
block|,
literal|162
block|,
literal|160
block|,
literal|160
block|,
literal|160
block|,
literal|160
block|,
literal|133
block|,
literal|201
block|,
literal|202
block|,
literal|71
block|,
literal|70
block|,
literal|162
block|,
literal|158
block|,
literal|162
block|,
literal|36
block|,
literal|92
block|,
literal|160
block|,
literal|160
block|,
literal|220
block|,
literal|108
block|,
literal|109
block|,
literal|110
block|,
literal|111
block|,
literal|192
block|,
literal|98
block|,
literal|220
block|,
literal|126
block|,
literal|163
block|,
literal|193
block|,
literal|220
block|,
literal|220
block|,
literal|220
block|,
literal|220
block|,
literal|162
block|,
literal|26
block|,
literal|26
block|,
literal|33
block|,
literal|179
block|,
literal|28
block|,
literal|71
block|,
literal|220
block|,
literal|220
block|,
literal|220
block|,
literal|193
block|,
literal|162
block|,
literal|199
block|,
literal|162
block|,
literal|162
block|,
literal|137
block|,
literal|162
block|,
literal|162
block|,
literal|162
block|,
literal|162
block|,
literal|163
block|,
literal|186
block|,
literal|185
block|,
literal|185
block|,
literal|162
block|,
literal|22
block|,
literal|158
block|,
literal|158
block|,
literal|162
block|,
literal|163
block|,
literal|194
block|,
literal|163
block|,
literal|203
block|,
literal|203
block|,
literal|163
block|,
literal|204
block|,
literal|121
block|,
literal|122
block|,
literal|182
block|,
literal|183
block|,
literal|163
block|,
literal|26
block|,
literal|26
block|,
literal|136
block|,
literal|137
block|,
literal|129
block|,
literal|130
block|,
literal|139
block|,
literal|140
block|,
literal|144
block|,
literal|145
block|,
literal|158
block|,
literal|162
block|,
literal|158
block|,
literal|162
block|,
literal|36
block|,
literal|160
block|,
literal|160
block|,
literal|158
block|,
literal|162
block|,
literal|158
block|,
literal|162
block|,
literal|158
block|,
literal|162
block|,
literal|158
block|,
literal|162
block|,
literal|158
block|,
literal|162
block|,
literal|158
block|,
literal|162
block|,
literal|158
block|,
literal|162
block|,
literal|158
block|,
literal|162
block|,
literal|183
block|,
literal|182
block|,
literal|162
block|,
literal|220
block|,
literal|220
block|,
literal|137
block|,
literal|136
block|,
literal|137
block|,
literal|137
block|,
literal|137
block|,
literal|137
block|,
literal|137
block|,
literal|137
block|,
literal|162
block|,
literal|162
block|,
literal|72
block|,
literal|162
block|,
literal|162
block|,
literal|162
block|,
literal|162
block|,
literal|162
block|,
literal|162
block|,
literal|162
block|,
literal|162
block|,
literal|162
block|,
literal|162
block|,
literal|36
block|,
literal|193
block|,
literal|193
block|}
decl_stmt|;
end_decl_stmt

begin_define
define|#
directive|define
name|yyerrok
value|(yyerrstatus = 0)
end_define

begin_define
define|#
directive|define
name|yyclearin
value|(yychar = YYEMPTY)
end_define

begin_define
define|#
directive|define
name|YYEMPTY
value|(-2)
end_define

begin_define
define|#
directive|define
name|YYEOF
value|0
end_define

begin_define
define|#
directive|define
name|YYACCEPT
value|goto yyacceptlab
end_define

begin_define
define|#
directive|define
name|YYABORT
value|goto yyabortlab
end_define

begin_define
define|#
directive|define
name|YYERROR
value|goto yyerrorlab
end_define

begin_comment
comment|/* Like YYERROR except do call yyerror.  This remains here temporarily    to ease the transition to the new meaning of YYERROR, for GCC.    Once GCC version 2 has supplanted version 1, this can go.  */
end_comment

begin_define
define|#
directive|define
name|YYFAIL
value|goto yyerrlab
end_define

begin_define
define|#
directive|define
name|YYRECOVERING
parameter_list|()
value|(!!yyerrstatus)
end_define

begin_define
define|#
directive|define
name|YYBACKUP
parameter_list|(
name|Token
parameter_list|,
name|Value
parameter_list|)
define|\
value|do								\   if (yychar == YYEMPTY&& yylen == 1)				\     {								\       yychar = (Token);						\       yylval = (Value);						\       yytoken = YYTRANSLATE (yychar);				\       YYPOPSTACK;						\       goto yybackup;						\     }								\   else								\     {								\       yyerror (YY_("syntax error: cannot back up")); \       YYERROR;							\     }								\ while (0)
end_define

begin_define
define|#
directive|define
name|YYTERROR
value|1
end_define

begin_define
define|#
directive|define
name|YYERRCODE
value|256
end_define

begin_comment
comment|/* YYLLOC_DEFAULT -- Set CURRENT to span from RHS[1] to RHS[N].    If N is 0, then set CURRENT to the empty location which ends    the previous symbol: RHS[0] (always defined).  */
end_comment

begin_define
define|#
directive|define
name|YYRHSLOC
parameter_list|(
name|Rhs
parameter_list|,
name|K
parameter_list|)
value|((Rhs)[K])
end_define

begin_ifndef
ifndef|#
directive|ifndef
name|YYLLOC_DEFAULT
end_ifndef

begin_define
define|#
directive|define
name|YYLLOC_DEFAULT
parameter_list|(
name|Current
parameter_list|,
name|Rhs
parameter_list|,
name|N
parameter_list|)
define|\
value|do									\       if (N)								\ 	{								\ 	  (Current).first_line   = YYRHSLOC (Rhs, 1).first_line;	\ 	  (Current).first_column = YYRHSLOC (Rhs, 1).first_column;	\ 	  (Current).last_line    = YYRHSLOC (Rhs, N).last_line;		\ 	  (Current).last_column  = YYRHSLOC (Rhs, N).last_column;	\ 	}								\       else								\ 	{								\ 	  (Current).first_line   = (Current).last_line   =		\ 	    YYRHSLOC (Rhs, 0).last_line;				\ 	  (Current).first_column = (Current).last_column =		\ 	    YYRHSLOC (Rhs, 0).last_column;				\ 	}								\     while (0)
end_define

begin_endif
endif|#
directive|endif
end_endif

begin_comment
comment|/* YY_LOCATION_PRINT -- Print the location on the stream.    This macro was not mandated originally: define only if we know    we won't break user code: when these are the locations we know.  */
end_comment

begin_ifndef
ifndef|#
directive|ifndef
name|YY_LOCATION_PRINT
end_ifndef

begin_if
if|#
directive|if
name|YYLTYPE_IS_TRIVIAL
end_if

begin_define
define|#
directive|define
name|YY_LOCATION_PRINT
parameter_list|(
name|File
parameter_list|,
name|Loc
parameter_list|)
define|\
value|fprintf (File, "%d.%d-%d.%d",			\               (Loc).first_line, (Loc).first_column,	\               (Loc).last_line,  (Loc).last_column)
end_define

begin_else
else|#
directive|else
end_else

begin_define
define|#
directive|define
name|YY_LOCATION_PRINT
parameter_list|(
name|File
parameter_list|,
name|Loc
parameter_list|)
value|((void) 0)
end_define

begin_endif
endif|#
directive|endif
end_endif

begin_endif
endif|#
directive|endif
end_endif

begin_comment
comment|/* YYLEX -- calling `yylex' with the right arguments.  */
end_comment

begin_ifdef
ifdef|#
directive|ifdef
name|YYLEX_PARAM
end_ifdef

begin_define
define|#
directive|define
name|YYLEX
value|yylex (YYLEX_PARAM)
end_define

begin_else
else|#
directive|else
end_else

begin_define
define|#
directive|define
name|YYLEX
value|yylex ()
end_define

begin_endif
endif|#
directive|endif
end_endif

begin_comment
comment|/* Enable debugging if requested.  */
end_comment

begin_if
if|#
directive|if
name|YYDEBUG
end_if

begin_ifndef
ifndef|#
directive|ifndef
name|YYFPRINTF
end_ifndef

begin_include
include|#
directive|include
file|<stdio.h>
end_include

begin_comment
comment|/* INFRINGES ON USER NAME SPACE */
end_comment

begin_define
define|#
directive|define
name|YYFPRINTF
value|fprintf
end_define

begin_endif
endif|#
directive|endif
end_endif

begin_define
define|#
directive|define
name|YYDPRINTF
parameter_list|(
name|Args
parameter_list|)
define|\
value|do {						\   if (yydebug)					\     YYFPRINTF Args;				\ } while (0)
end_define

begin_define
define|#
directive|define
name|YY_SYMBOL_PRINT
parameter_list|(
name|Title
parameter_list|,
name|Type
parameter_list|,
name|Value
parameter_list|,
name|Location
parameter_list|)
define|\
value|do {								\   if (yydebug)							\     {								\       YYFPRINTF (stderr, "%s ", Title);				\       yysymprint (stderr,					\                   Type, Value);	\       YYFPRINTF (stderr, "\n");					\     }								\ } while (0)
end_define

begin_comment
comment|/*------------------------------------------------------------------. | yy_stack_print -- Print the state stack from its BOTTOM up to its | | TOP (included).                                                   | `------------------------------------------------------------------*/
end_comment

begin_if
if|#
directive|if
name|defined
argument_list|(
name|__STDC__
argument_list|)
operator|||
name|defined
argument_list|(
name|__cplusplus
argument_list|)
end_if

begin_function
specifier|static
name|void
name|yy_stack_print
parameter_list|(
name|short
name|int
modifier|*
name|bottom
parameter_list|,
name|short
name|int
modifier|*
name|top
parameter_list|)
else|#
directive|else
function|static void yy_stack_print
parameter_list|(
name|bottom
parameter_list|,
name|top
parameter_list|)
name|short
name|int
modifier|*
name|bottom
decl_stmt|;
name|short
name|int
modifier|*
name|top
decl_stmt|;
endif|#
directive|endif
block|{
name|YYFPRINTF
argument_list|(
name|stderr
argument_list|,
literal|"Stack now"
argument_list|)
expr_stmt|;
for|for
control|(
comment|/* Nothing. */
init|;
name|bottom
operator|<=
name|top
condition|;
operator|++
name|bottom
control|)
name|YYFPRINTF
argument_list|(
name|stderr
argument_list|,
literal|" %d"
argument_list|,
operator|*
name|bottom
argument_list|)
expr_stmt|;
name|YYFPRINTF
argument_list|(
name|stderr
argument_list|,
literal|"\n"
argument_list|)
expr_stmt|;
block|}
end_function

begin_define
define|#
directive|define
name|YY_STACK_PRINT
parameter_list|(
name|Bottom
parameter_list|,
name|Top
parameter_list|)
define|\
value|do {								\   if (yydebug)							\     yy_stack_print ((Bottom), (Top));				\ } while (0)
end_define

begin_comment
comment|/*------------------------------------------------. | Report that the YYRULE is going to be reduced.  | `------------------------------------------------*/
end_comment

begin_if
if|#
directive|if
name|defined
argument_list|(
name|__STDC__
argument_list|)
operator|||
name|defined
argument_list|(
name|__cplusplus
argument_list|)
end_if

begin_function
specifier|static
name|void
name|yy_reduce_print
parameter_list|(
name|int
name|yyrule
parameter_list|)
else|#
directive|else
function|static void yy_reduce_print
parameter_list|(
name|yyrule
parameter_list|)
name|int
name|yyrule
decl_stmt|;
endif|#
directive|endif
block|{
name|int
name|yyi
decl_stmt|;
name|unsigned
name|long
name|int
name|yylno
init|=
name|yyrline
index|[
name|yyrule
index|]
decl_stmt|;
name|YYFPRINTF
argument_list|(
name|stderr
argument_list|,
literal|"Reducing stack by rule %d (line %lu), "
argument_list|,
name|yyrule
operator|-
literal|1
argument_list|,
name|yylno
argument_list|)
expr_stmt|;
comment|/* Print the symbols being reduced, and their result.  */
for|for
control|(
name|yyi
operator|=
name|yyprhs
index|[
name|yyrule
index|]
init|;
literal|0
operator|<=
name|yyrhs
index|[
name|yyi
index|]
condition|;
name|yyi
operator|++
control|)
name|YYFPRINTF
argument_list|(
name|stderr
argument_list|,
literal|"%s "
argument_list|,
name|yytname
index|[
name|yyrhs
index|[
name|yyi
index|]
index|]
argument_list|)
expr_stmt|;
name|YYFPRINTF
argument_list|(
name|stderr
argument_list|,
literal|"-> %s\n"
argument_list|,
name|yytname
index|[
name|yyr1
index|[
name|yyrule
index|]
index|]
argument_list|)
expr_stmt|;
block|}
end_function

begin_define
define|#
directive|define
name|YY_REDUCE_PRINT
parameter_list|(
name|Rule
parameter_list|)
define|\
value|do {					\   if (yydebug)				\     yy_reduce_print (Rule);		\ } while (0)
end_define

begin_comment
comment|/* Nonzero means print parse trace.  It is left uninitialized so that    multiple parsers can coexist.  */
end_comment

begin_decl_stmt
name|int
name|yydebug
decl_stmt|;
end_decl_stmt

begin_else
else|#
directive|else
end_else

begin_comment
comment|/* !YYDEBUG */
end_comment

begin_define
define|#
directive|define
name|YYDPRINTF
parameter_list|(
name|Args
parameter_list|)
end_define

begin_define
define|#
directive|define
name|YY_SYMBOL_PRINT
parameter_list|(
name|Title
parameter_list|,
name|Type
parameter_list|,
name|Value
parameter_list|,
name|Location
parameter_list|)
end_define

begin_define
define|#
directive|define
name|YY_STACK_PRINT
parameter_list|(
name|Bottom
parameter_list|,
name|Top
parameter_list|)
end_define

begin_define
define|#
directive|define
name|YY_REDUCE_PRINT
parameter_list|(
name|Rule
parameter_list|)
end_define

begin_endif
endif|#
directive|endif
end_endif

begin_comment
comment|/* !YYDEBUG */
end_comment

begin_comment
comment|/* YYINITDEPTH -- initial size of the parser's stacks.  */
end_comment

begin_ifndef
ifndef|#
directive|ifndef
name|YYINITDEPTH
end_ifndef

begin_define
define|#
directive|define
name|YYINITDEPTH
value|200
end_define

begin_endif
endif|#
directive|endif
end_endif

begin_comment
comment|/* YYMAXDEPTH -- maximum size the stacks can grow to (effective only    if the built-in stack extension method is used).     Do not make this value too large; the results are undefined if    YYSTACK_ALLOC_MAXIMUM< YYSTACK_BYTES (YYMAXDEPTH)    evaluated with infinite-precision integer arithmetic.  */
end_comment

begin_ifndef
ifndef|#
directive|ifndef
name|YYMAXDEPTH
end_ifndef

begin_define
define|#
directive|define
name|YYMAXDEPTH
value|10000
end_define

begin_endif
endif|#
directive|endif
end_endif

begin_escape
end_escape

begin_if
if|#
directive|if
name|YYERROR_VERBOSE
end_if

begin_ifndef
ifndef|#
directive|ifndef
name|yystrlen
end_ifndef

begin_if
if|#
directive|if
name|defined
argument_list|(
name|__GLIBC__
argument_list|)
operator|&&
name|defined
argument_list|(
name|_STRING_H
argument_list|)
end_if

begin_define
define|#
directive|define
name|yystrlen
value|strlen
end_define

begin_else
else|#
directive|else
end_else

begin_comment
comment|/* Return the length of YYSTR.  */
end_comment

begin_function
specifier|static
name|YYSIZE_T
if|#
directive|if
name|defined
argument_list|(
name|__STDC__
argument_list|)
operator|||
name|defined
argument_list|(
name|__cplusplus
argument_list|)
name|yystrlen
parameter_list|(
specifier|const
name|char
modifier|*
name|yystr
parameter_list|)
else|#
directive|else
function|yystrlen
parameter_list|(
name|yystr
parameter_list|)
specifier|const
name|char
modifier|*
name|yystr
decl_stmt|;
endif|#
directive|endif
block|{
specifier|const
name|char
modifier|*
name|yys
init|=
name|yystr
decl_stmt|;
while|while
condition|(
operator|*
name|yys
operator|++
operator|!=
literal|'\0'
condition|)
continue|continue;
return|return
name|yys
operator|-
name|yystr
operator|-
literal|1
return|;
block|}
end_function

begin_endif
endif|#
directive|endif
end_endif

begin_endif
endif|#
directive|endif
end_endif

begin_ifndef
ifndef|#
directive|ifndef
name|yystpcpy
end_ifndef

begin_if
if|#
directive|if
name|defined
argument_list|(
name|__GLIBC__
argument_list|)
operator|&&
name|defined
argument_list|(
name|_STRING_H
argument_list|)
operator|&&
name|defined
argument_list|(
name|_GNU_SOURCE
argument_list|)
end_if

begin_define
define|#
directive|define
name|yystpcpy
value|stpcpy
end_define

begin_else
else|#
directive|else
end_else

begin_comment
comment|/* Copy YYSRC to YYDEST, returning the address of the terminating '\0' in    YYDEST.  */
end_comment

begin_function
specifier|static
name|char
modifier|*
if|#
directive|if
name|defined
argument_list|(
name|__STDC__
argument_list|)
operator|||
name|defined
argument_list|(
name|__cplusplus
argument_list|)
name|yystpcpy
parameter_list|(
name|char
modifier|*
name|yydest
parameter_list|,
specifier|const
name|char
modifier|*
name|yysrc
parameter_list|)
else|#
directive|else
function|yystpcpy
parameter_list|(
name|yydest
parameter_list|,
name|yysrc
parameter_list|)
name|char
modifier|*
name|yydest
decl_stmt|;
specifier|const
name|char
modifier|*
name|yysrc
decl_stmt|;
endif|#
directive|endif
block|{
name|char
modifier|*
name|yyd
init|=
name|yydest
decl_stmt|;
specifier|const
name|char
modifier|*
name|yys
init|=
name|yysrc
decl_stmt|;
while|while
condition|(
operator|(
operator|*
name|yyd
operator|++
operator|=
operator|*
name|yys
operator|++
operator|)
operator|!=
literal|'\0'
condition|)
continue|continue;
return|return
name|yyd
operator|-
literal|1
return|;
block|}
end_function

begin_endif
endif|#
directive|endif
end_endif

begin_endif
endif|#
directive|endif
end_endif

begin_ifndef
ifndef|#
directive|ifndef
name|yytnamerr
end_ifndef

begin_comment
comment|/* Copy to YYRES the contents of YYSTR after stripping away unnecessary    quotes and backslashes, so that it's suitable for yyerror.  The    heuristic is that double-quoting is unnecessary unless the string    contains an apostrophe, a comma, or backslash (other than    backslash-backslash).  YYSTR is taken from yytname.  If YYRES is    null, do not copy; instead, return the length of what the result    would have been.  */
end_comment

begin_function
specifier|static
name|YYSIZE_T
name|yytnamerr
parameter_list|(
name|char
modifier|*
name|yyres
parameter_list|,
specifier|const
name|char
modifier|*
name|yystr
parameter_list|)
block|{
if|if
condition|(
operator|*
name|yystr
operator|==
literal|'"'
condition|)
block|{
name|size_t
name|yyn
init|=
literal|0
decl_stmt|;
name|char
specifier|const
modifier|*
name|yyp
init|=
name|yystr
decl_stmt|;
for|for
control|(
init|;
condition|;
control|)
switch|switch
condition|(
operator|*
operator|++
name|yyp
condition|)
block|{
case|case
literal|'\''
case|:
case|case
literal|','
case|:
goto|goto
name|do_not_strip_quotes
goto|;
case|case
literal|'\\'
case|:
if|if
condition|(
operator|*
operator|++
name|yyp
operator|!=
literal|'\\'
condition|)
goto|goto
name|do_not_strip_quotes
goto|;
comment|/* Fall through.  */
default|default:
if|if
condition|(
name|yyres
condition|)
name|yyres
index|[
name|yyn
index|]
operator|=
operator|*
name|yyp
expr_stmt|;
name|yyn
operator|++
expr_stmt|;
break|break;
case|case
literal|'"'
case|:
if|if
condition|(
name|yyres
condition|)
name|yyres
index|[
name|yyn
index|]
operator|=
literal|'\0'
expr_stmt|;
return|return
name|yyn
return|;
block|}
name|do_not_strip_quotes
label|:
empty_stmt|;
block|}
if|if
condition|(
operator|!
name|yyres
condition|)
return|return
name|yystrlen
argument_list|(
name|yystr
argument_list|)
return|;
return|return
name|yystpcpy
argument_list|(
name|yyres
argument_list|,
name|yystr
argument_list|)
operator|-
name|yyres
return|;
block|}
end_function

begin_endif
endif|#
directive|endif
end_endif

begin_endif
endif|#
directive|endif
end_endif

begin_comment
comment|/* YYERROR_VERBOSE */
end_comment

begin_escape
end_escape

begin_if
if|#
directive|if
name|YYDEBUG
end_if

begin_comment
comment|/*--------------------------------. | Print this symbol on YYOUTPUT.  | `--------------------------------*/
end_comment

begin_if
if|#
directive|if
name|defined
argument_list|(
name|__STDC__
argument_list|)
operator|||
name|defined
argument_list|(
name|__cplusplus
argument_list|)
end_if

begin_function
specifier|static
name|void
name|yysymprint
parameter_list|(
name|FILE
modifier|*
name|yyoutput
parameter_list|,
name|int
name|yytype
parameter_list|,
name|YYSTYPE
modifier|*
name|yyvaluep
parameter_list|)
else|#
directive|else
function|static void yysymprint
parameter_list|(
name|yyoutput
parameter_list|,
name|yytype
parameter_list|,
name|yyvaluep
parameter_list|)
name|FILE
modifier|*
name|yyoutput
decl_stmt|;
name|int
name|yytype
decl_stmt|;
name|YYSTYPE
modifier|*
name|yyvaluep
decl_stmt|;
endif|#
directive|endif
block|{
comment|/* Pacify ``unused variable'' warnings.  */
operator|(
name|void
operator|)
name|yyvaluep
expr_stmt|;
if|if
condition|(
name|yytype
operator|<
name|YYNTOKENS
condition|)
name|YYFPRINTF
argument_list|(
name|yyoutput
argument_list|,
literal|"token %s ("
argument_list|,
name|yytname
index|[
name|yytype
index|]
argument_list|)
expr_stmt|;
else|else
name|YYFPRINTF
argument_list|(
name|yyoutput
argument_list|,
literal|"nterm %s ("
argument_list|,
name|yytname
index|[
name|yytype
index|]
argument_list|)
expr_stmt|;
ifdef|#
directive|ifdef
name|YYPRINT
if|if
condition|(
name|yytype
operator|<
name|YYNTOKENS
condition|)
name|YYPRINT
argument_list|(
name|yyoutput
argument_list|,
name|yytoknum
index|[
name|yytype
index|]
argument_list|,
operator|*
name|yyvaluep
argument_list|)
expr_stmt|;
endif|#
directive|endif
switch|switch
condition|(
name|yytype
condition|)
block|{
default|default:
break|break;
block|}
name|YYFPRINTF
argument_list|(
name|yyoutput
argument_list|,
literal|")"
argument_list|)
expr_stmt|;
block|}
end_function

begin_endif
endif|#
directive|endif
end_endif

begin_comment
comment|/* ! YYDEBUG */
end_comment

begin_comment
comment|/*-----------------------------------------------. | Release the memory associated to this symbol.  | `-----------------------------------------------*/
end_comment

begin_if
if|#
directive|if
name|defined
argument_list|(
name|__STDC__
argument_list|)
operator|||
name|defined
argument_list|(
name|__cplusplus
argument_list|)
end_if

begin_decl_stmt
specifier|static
name|void
name|yydestruct
argument_list|(
specifier|const
name|char
operator|*
name|yymsg
argument_list|,
name|int
name|yytype
argument_list|,
name|YYSTYPE
operator|*
name|yyvaluep
argument_list|)
else|#
directive|else
decl|static
name|void
name|yydestruct
argument_list|(
name|yymsg
argument_list|,
name|yytype
argument_list|,
name|yyvaluep
argument_list|)
decl|const
name|char
modifier|*
name|yymsg
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|int
name|yytype
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|YYSTYPE
modifier|*
name|yyvaluep
decl_stmt|;
end_decl_stmt

begin_endif
endif|#
directive|endif
end_endif

begin_block
block|{
comment|/* Pacify ``unused variable'' warnings.  */
operator|(
name|void
operator|)
name|yyvaluep
expr_stmt|;
if|if
condition|(
operator|!
name|yymsg
condition|)
name|yymsg
operator|=
literal|"Deleting"
expr_stmt|;
name|YY_SYMBOL_PRINT
argument_list|(
name|yymsg
argument_list|,
name|yytype
argument_list|,
name|yyvaluep
argument_list|,
name|yylocationp
argument_list|)
expr_stmt|;
switch|switch
condition|(
name|yytype
condition|)
block|{
default|default:
break|break;
block|}
block|}
end_block

begin_escape
end_escape

begin_comment
comment|/* Prevent warnings from -Wmissing-prototypes.  */
end_comment

begin_ifdef
ifdef|#
directive|ifdef
name|YYPARSE_PARAM
end_ifdef

begin_if
if|#
directive|if
name|defined
argument_list|(
name|__STDC__
argument_list|)
operator|||
name|defined
argument_list|(
name|__cplusplus
argument_list|)
end_if

begin_function_decl
name|int
name|yyparse
parameter_list|(
name|void
modifier|*
name|YYPARSE_PARAM
parameter_list|)
function_decl|;
end_function_decl

begin_else
else|#
directive|else
end_else

begin_function_decl
name|int
name|yyparse
parameter_list|()
function_decl|;
end_function_decl

begin_endif
endif|#
directive|endif
end_endif

begin_else
else|#
directive|else
end_else

begin_comment
comment|/* ! YYPARSE_PARAM */
end_comment

begin_if
if|#
directive|if
name|defined
argument_list|(
name|__STDC__
argument_list|)
operator|||
name|defined
argument_list|(
name|__cplusplus
argument_list|)
end_if

begin_function_decl
name|int
name|yyparse
parameter_list|(
name|void
parameter_list|)
function_decl|;
end_function_decl

begin_else
else|#
directive|else
end_else

begin_function_decl
name|int
name|yyparse
parameter_list|()
function_decl|;
end_function_decl

begin_endif
endif|#
directive|endif
end_endif

begin_endif
endif|#
directive|endif
end_endif

begin_comment
comment|/* ! YYPARSE_PARAM */
end_comment

begin_comment
comment|/* The look-ahead symbol.  */
end_comment

begin_decl_stmt
name|int
name|yychar
decl_stmt|;
end_decl_stmt

begin_comment
comment|/* The semantic value of the look-ahead symbol.  */
end_comment

begin_decl_stmt
name|YYSTYPE
name|yylval
decl_stmt|;
end_decl_stmt

begin_comment
comment|/* Number of syntax errors so far.  */
end_comment

begin_decl_stmt
name|int
name|yynerrs
decl_stmt|;
end_decl_stmt

begin_comment
comment|/*----------. | yyparse.  | `----------*/
end_comment

begin_ifdef
ifdef|#
directive|ifdef
name|YYPARSE_PARAM
end_ifdef

begin_if
if|#
directive|if
name|defined
argument_list|(
name|__STDC__
argument_list|)
operator|||
name|defined
argument_list|(
name|__cplusplus
argument_list|)
end_if

begin_decl_stmt
name|int
name|yyparse
argument_list|(
name|void
operator|*
name|YYPARSE_PARAM
argument_list|)
else|#
directive|else
name|int
name|yyparse
argument_list|(
name|YYPARSE_PARAM
argument_list|)
name|void
modifier|*
name|YYPARSE_PARAM
decl_stmt|;
end_decl_stmt

begin_endif
endif|#
directive|endif
end_endif

begin_else
else|#
directive|else
end_else

begin_comment
comment|/* ! YYPARSE_PARAM */
end_comment

begin_if
if|#
directive|if
name|defined
argument_list|(
name|__STDC__
argument_list|)
operator|||
name|defined
argument_list|(
name|__cplusplus
argument_list|)
end_if

begin_function
name|int
name|yyparse
parameter_list|(
name|void
parameter_list|)
else|#
directive|else
function|int yyparse
parameter_list|()
function|;
end_function

begin_endif
endif|#
directive|endif
end_endif

begin_endif
endif|#
directive|endif
end_endif

begin_block
block|{
name|int
name|yystate
decl_stmt|;
name|int
name|yyn
decl_stmt|;
name|int
name|yyresult
decl_stmt|;
comment|/* Number of tokens to shift before error messages enabled.  */
name|int
name|yyerrstatus
decl_stmt|;
comment|/* Look-ahead token as an internal (translated) token number.  */
name|int
name|yytoken
init|=
literal|0
decl_stmt|;
comment|/* Three stacks and their tools:      `yyss': related to states,      `yyvs': related to semantic values,      `yyls': related to locations.       Refer to the stacks thru separate pointers, to allow yyoverflow      to reallocate them elsewhere.  */
comment|/* The state stack.  */
name|short
name|int
name|yyssa
index|[
name|YYINITDEPTH
index|]
decl_stmt|;
name|short
name|int
modifier|*
name|yyss
init|=
name|yyssa
decl_stmt|;
name|short
name|int
modifier|*
name|yyssp
decl_stmt|;
comment|/* The semantic value stack.  */
name|YYSTYPE
name|yyvsa
index|[
name|YYINITDEPTH
index|]
decl_stmt|;
name|YYSTYPE
modifier|*
name|yyvs
init|=
name|yyvsa
decl_stmt|;
name|YYSTYPE
modifier|*
name|yyvsp
decl_stmt|;
define|#
directive|define
name|YYPOPSTACK
value|(yyvsp--, yyssp--)
name|YYSIZE_T
name|yystacksize
init|=
name|YYINITDEPTH
decl_stmt|;
comment|/* The variables used to return semantic value and location from the      action routines.  */
name|YYSTYPE
name|yyval
decl_stmt|;
comment|/* When reducing, the number of symbols on the RHS of the reduced      rule.  */
name|int
name|yylen
decl_stmt|;
name|YYDPRINTF
argument_list|(
operator|(
name|stderr
operator|,
literal|"Starting parse\n"
operator|)
argument_list|)
expr_stmt|;
name|yystate
operator|=
literal|0
expr_stmt|;
name|yyerrstatus
operator|=
literal|0
expr_stmt|;
name|yynerrs
operator|=
literal|0
expr_stmt|;
name|yychar
operator|=
name|YYEMPTY
expr_stmt|;
comment|/* Cause a token to be read.  */
comment|/* Initialize stack pointers.      Waste one element of value and location stack      so that they stay on the same level as the state stack.      The wasted elements are never initialized.  */
name|yyssp
operator|=
name|yyss
expr_stmt|;
name|yyvsp
operator|=
name|yyvs
expr_stmt|;
goto|goto
name|yysetstate
goto|;
comment|/*------------------------------------------------------------. | yynewstate -- Push a new state, which is found in yystate.  | `------------------------------------------------------------*/
name|yynewstate
label|:
comment|/* In all cases, when you get here, the value and location stacks      have just been pushed. so pushing a state here evens the stacks.      */
name|yyssp
operator|++
expr_stmt|;
name|yysetstate
label|:
operator|*
name|yyssp
operator|=
name|yystate
expr_stmt|;
if|if
condition|(
name|yyss
operator|+
name|yystacksize
operator|-
literal|1
operator|<=
name|yyssp
condition|)
block|{
comment|/* Get the current used size of the three stacks, in elements.  */
name|YYSIZE_T
name|yysize
init|=
name|yyssp
operator|-
name|yyss
operator|+
literal|1
decl_stmt|;
ifdef|#
directive|ifdef
name|yyoverflow
block|{
comment|/* Give user a chance to reallocate the stack. Use copies of 	   these so that the&'s don't force the real ones into 	   memory.  */
name|YYSTYPE
modifier|*
name|yyvs1
init|=
name|yyvs
decl_stmt|;
name|short
name|int
modifier|*
name|yyss1
init|=
name|yyss
decl_stmt|;
comment|/* Each stack pointer address is followed by the size of the 	   data in use in that stack, in bytes.  This used to be a 	   conditional around just the two extra args, but that might 	   be undefined if yyoverflow is a macro.  */
name|yyoverflow
argument_list|(
name|YY_
argument_list|(
literal|"memory exhausted"
argument_list|)
argument_list|,
operator|&
name|yyss1
argument_list|,
name|yysize
operator|*
sizeof|sizeof
argument_list|(
operator|*
name|yyssp
argument_list|)
argument_list|,
operator|&
name|yyvs1
argument_list|,
name|yysize
operator|*
sizeof|sizeof
argument_list|(
operator|*
name|yyvsp
argument_list|)
argument_list|,
operator|&
name|yystacksize
argument_list|)
expr_stmt|;
name|yyss
operator|=
name|yyss1
expr_stmt|;
name|yyvs
operator|=
name|yyvs1
expr_stmt|;
block|}
else|#
directive|else
comment|/* no yyoverflow */
ifndef|#
directive|ifndef
name|YYSTACK_RELOCATE
goto|goto
name|yyexhaustedlab
goto|;
else|#
directive|else
comment|/* Extend the stack our own way.  */
if|if
condition|(
name|YYMAXDEPTH
operator|<=
name|yystacksize
condition|)
goto|goto
name|yyexhaustedlab
goto|;
name|yystacksize
operator|*=
literal|2
expr_stmt|;
if|if
condition|(
name|YYMAXDEPTH
operator|<
name|yystacksize
condition|)
name|yystacksize
operator|=
name|YYMAXDEPTH
expr_stmt|;
block|{
name|short
name|int
modifier|*
name|yyss1
init|=
name|yyss
decl_stmt|;
name|union
name|yyalloc
modifier|*
name|yyptr
init|=
operator|(
expr|union
name|yyalloc
operator|*
operator|)
name|YYSTACK_ALLOC
argument_list|(
name|YYSTACK_BYTES
argument_list|(
name|yystacksize
argument_list|)
argument_list|)
decl_stmt|;
if|if
condition|(
operator|!
name|yyptr
condition|)
goto|goto
name|yyexhaustedlab
goto|;
name|YYSTACK_RELOCATE
argument_list|(
name|yyss
argument_list|)
expr_stmt|;
name|YYSTACK_RELOCATE
argument_list|(
name|yyvs
argument_list|)
expr_stmt|;
undef|#
directive|undef
name|YYSTACK_RELOCATE
if|if
condition|(
name|yyss1
operator|!=
name|yyssa
condition|)
name|YYSTACK_FREE
argument_list|(
name|yyss1
argument_list|)
expr_stmt|;
block|}
endif|#
directive|endif
endif|#
directive|endif
comment|/* no yyoverflow */
name|yyssp
operator|=
name|yyss
operator|+
name|yysize
operator|-
literal|1
expr_stmt|;
name|yyvsp
operator|=
name|yyvs
operator|+
name|yysize
operator|-
literal|1
expr_stmt|;
name|YYDPRINTF
argument_list|(
operator|(
name|stderr
operator|,
literal|"Stack size increased to %lu\n"
operator|,
operator|(
name|unsigned
name|long
name|int
operator|)
name|yystacksize
operator|)
argument_list|)
expr_stmt|;
if|if
condition|(
name|yyss
operator|+
name|yystacksize
operator|-
literal|1
operator|<=
name|yyssp
condition|)
name|YYABORT
expr_stmt|;
block|}
name|YYDPRINTF
argument_list|(
operator|(
name|stderr
operator|,
literal|"Entering state %d\n"
operator|,
name|yystate
operator|)
argument_list|)
expr_stmt|;
goto|goto
name|yybackup
goto|;
comment|/*-----------. | yybackup.  | `-----------*/
name|yybackup
label|:
comment|/* Do appropriate processing given the current state.  */
comment|/* Read a look-ahead token if we need one and don't already have one.  */
comment|/* yyresume: */
comment|/* First try to decide what to do without reference to look-ahead token.  */
name|yyn
operator|=
name|yypact
index|[
name|yystate
index|]
expr_stmt|;
if|if
condition|(
name|yyn
operator|==
name|YYPACT_NINF
condition|)
goto|goto
name|yydefault
goto|;
comment|/* Not known => get a look-ahead token if don't already have one.  */
comment|/* YYCHAR is either YYEMPTY or YYEOF or a valid look-ahead symbol.  */
if|if
condition|(
name|yychar
operator|==
name|YYEMPTY
condition|)
block|{
name|YYDPRINTF
argument_list|(
operator|(
name|stderr
operator|,
literal|"Reading a token: "
operator|)
argument_list|)
expr_stmt|;
name|yychar
operator|=
name|YYLEX
expr_stmt|;
block|}
if|if
condition|(
name|yychar
operator|<=
name|YYEOF
condition|)
block|{
name|yychar
operator|=
name|yytoken
operator|=
name|YYEOF
expr_stmt|;
name|YYDPRINTF
argument_list|(
operator|(
name|stderr
operator|,
literal|"Now at end of input.\n"
operator|)
argument_list|)
expr_stmt|;
block|}
else|else
block|{
name|yytoken
operator|=
name|YYTRANSLATE
argument_list|(
name|yychar
argument_list|)
expr_stmt|;
name|YY_SYMBOL_PRINT
argument_list|(
literal|"Next token is"
argument_list|,
name|yytoken
argument_list|,
operator|&
name|yylval
argument_list|,
operator|&
name|yylloc
argument_list|)
expr_stmt|;
block|}
comment|/* If the proper action on seeing token YYTOKEN is to reduce or to      detect an error, take that action.  */
name|yyn
operator|+=
name|yytoken
expr_stmt|;
if|if
condition|(
name|yyn
operator|<
literal|0
operator|||
name|YYLAST
operator|<
name|yyn
operator|||
name|yycheck
index|[
name|yyn
index|]
operator|!=
name|yytoken
condition|)
goto|goto
name|yydefault
goto|;
name|yyn
operator|=
name|yytable
index|[
name|yyn
index|]
expr_stmt|;
if|if
condition|(
name|yyn
operator|<=
literal|0
condition|)
block|{
if|if
condition|(
name|yyn
operator|==
literal|0
operator|||
name|yyn
operator|==
name|YYTABLE_NINF
condition|)
goto|goto
name|yyerrlab
goto|;
name|yyn
operator|=
operator|-
name|yyn
expr_stmt|;
goto|goto
name|yyreduce
goto|;
block|}
if|if
condition|(
name|yyn
operator|==
name|YYFINAL
condition|)
name|YYACCEPT
expr_stmt|;
comment|/* Shift the look-ahead token.  */
name|YY_SYMBOL_PRINT
argument_list|(
literal|"Shifting"
argument_list|,
name|yytoken
argument_list|,
operator|&
name|yylval
argument_list|,
operator|&
name|yylloc
argument_list|)
expr_stmt|;
comment|/* Discard the token being shifted unless it is eof.  */
if|if
condition|(
name|yychar
operator|!=
name|YYEOF
condition|)
name|yychar
operator|=
name|YYEMPTY
expr_stmt|;
operator|*
operator|++
name|yyvsp
operator|=
name|yylval
expr_stmt|;
comment|/* Count tokens shifted since error; after three, turn off error      status.  */
if|if
condition|(
name|yyerrstatus
condition|)
name|yyerrstatus
operator|--
expr_stmt|;
name|yystate
operator|=
name|yyn
expr_stmt|;
goto|goto
name|yynewstate
goto|;
comment|/*-----------------------------------------------------------. | yydefault -- do the default action for the current state.  | `-----------------------------------------------------------*/
name|yydefault
label|:
name|yyn
operator|=
name|yydefact
index|[
name|yystate
index|]
expr_stmt|;
if|if
condition|(
name|yyn
operator|==
literal|0
condition|)
goto|goto
name|yyerrlab
goto|;
goto|goto
name|yyreduce
goto|;
comment|/*-----------------------------. | yyreduce -- Do a reduction.  | `-----------------------------*/
name|yyreduce
label|:
comment|/* yyn is the number of a rule to reduce with.  */
name|yylen
operator|=
name|yyr2
index|[
name|yyn
index|]
expr_stmt|;
comment|/* If YYLEN is nonzero, implement the default value of the action:      `$$ = $1'.       Otherwise, the following line sets YYVAL to garbage.      This behavior is undocumented and Bison      users should not rely upon it.  Assigning to YYVAL      unconditionally makes the parser a bit smaller, and it avoids a      GCC warning that YYVAL may be used uninitialized.  */
name|yyval
operator|=
name|yyvsp
index|[
literal|1
operator|-
name|yylen
index|]
expr_stmt|;
name|YY_REDUCE_PRINT
argument_list|(
name|yyn
argument_list|)
expr_stmt|;
switch|switch
condition|(
name|yyn
condition|)
block|{
case|case
literal|3
case|:
line|#
directive|line
number|569
file|"bfin-parse.y"
block|{
name|insn
operator|=
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|instr
operator|)
expr_stmt|;
if|if
condition|(
name|insn
operator|==
operator|(
name|INSTR_T
operator|)
literal|0
condition|)
return|return
name|NO_INSN_GENERATED
return|;
elseif|else
if|if
condition|(
name|insn
operator|==
operator|(
name|INSTR_T
operator|)
operator|-
literal|1
condition|)
return|return
name|SEMANTIC_ERROR
return|;
else|else
return|return
name|INSN_GENERATED
return|;
block|}
break|break;
case|case
literal|5
case|:
line|#
directive|line
number|583
file|"bfin-parse.y"
block|{
if|if
condition|(
operator|(
operator|(
name|yyvsp
index|[
operator|-
literal|5
index|]
operator|.
name|instr
operator|)
operator|->
name|value
operator|&
literal|0xf800
operator|)
operator|==
literal|0xc000
condition|)
block|{
if|if
condition|(
name|is_group1
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|instr
operator|)
argument_list|)
operator|&&
name|is_group2
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|instr
operator|)
argument_list|)
condition|)
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|bfin_gen_multi_instr
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|5
index|]
operator|.
name|instr
operator|)
argument_list|,
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|instr
operator|)
argument_list|,
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|instr
operator|)
argument_list|)
expr_stmt|;
elseif|else
if|if
condition|(
name|is_group2
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|instr
operator|)
argument_list|)
operator|&&
name|is_group1
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|instr
operator|)
argument_list|)
condition|)
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|bfin_gen_multi_instr
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|5
index|]
operator|.
name|instr
operator|)
argument_list|,
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|instr
operator|)
argument_list|,
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|instr
operator|)
argument_list|)
expr_stmt|;
else|else
return|return
name|yyerror
argument_list|(
literal|"Wrong 16 bit instructions groups, slot 2 and slot 3 must be 16-bit instrution group"
argument_list|)
return|;
block|}
elseif|else
if|if
condition|(
operator|(
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|instr
operator|)
operator|->
name|value
operator|&
literal|0xf800
operator|)
operator|==
literal|0xc000
condition|)
block|{
if|if
condition|(
name|is_group1
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|5
index|]
operator|.
name|instr
operator|)
argument_list|)
operator|&&
name|is_group2
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|instr
operator|)
argument_list|)
condition|)
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|bfin_gen_multi_instr
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|instr
operator|)
argument_list|,
operator|(
name|yyvsp
index|[
operator|-
literal|5
index|]
operator|.
name|instr
operator|)
argument_list|,
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|instr
operator|)
argument_list|)
expr_stmt|;
elseif|else
if|if
condition|(
name|is_group2
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|5
index|]
operator|.
name|instr
operator|)
argument_list|)
operator|&&
name|is_group1
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|instr
operator|)
argument_list|)
condition|)
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|bfin_gen_multi_instr
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|instr
operator|)
argument_list|,
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|instr
operator|)
argument_list|,
operator|(
name|yyvsp
index|[
operator|-
literal|5
index|]
operator|.
name|instr
operator|)
argument_list|)
expr_stmt|;
else|else
return|return
name|yyerror
argument_list|(
literal|"Wrong 16 bit instructions groups, slot 1 and slot 3 must be 16-bit instrution group"
argument_list|)
return|;
block|}
elseif|else
if|if
condition|(
operator|(
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|instr
operator|)
operator|->
name|value
operator|&
literal|0xf800
operator|)
operator|==
literal|0xc000
condition|)
block|{
if|if
condition|(
name|is_group1
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|5
index|]
operator|.
name|instr
operator|)
argument_list|)
operator|&&
name|is_group2
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|instr
operator|)
argument_list|)
condition|)
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|bfin_gen_multi_instr
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|instr
operator|)
argument_list|,
operator|(
name|yyvsp
index|[
operator|-
literal|5
index|]
operator|.
name|instr
operator|)
argument_list|,
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|instr
operator|)
argument_list|)
expr_stmt|;
elseif|else
if|if
condition|(
name|is_group2
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|5
index|]
operator|.
name|instr
operator|)
argument_list|)
operator|&&
name|is_group1
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|instr
operator|)
argument_list|)
condition|)
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|bfin_gen_multi_instr
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|instr
operator|)
argument_list|,
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|instr
operator|)
argument_list|,
operator|(
name|yyvsp
index|[
operator|-
literal|5
index|]
operator|.
name|instr
operator|)
argument_list|)
expr_stmt|;
else|else
return|return
name|yyerror
argument_list|(
literal|"Wrong 16 bit instructions groups, slot 1 and slot 2 must be 16-bit instrution group"
argument_list|)
return|;
block|}
else|else
name|error
argument_list|(
literal|"\nIllegal Multi Issue Construct, at least any one of the slot must be DSP32 instruction group\n"
argument_list|)
expr_stmt|;
block|}
break|break;
case|case
literal|6
case|:
line|#
directive|line
number|616
file|"bfin-parse.y"
block|{
if|if
condition|(
operator|(
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|instr
operator|)
operator|->
name|value
operator|&
literal|0xf800
operator|)
operator|==
literal|0xc000
condition|)
block|{
if|if
condition|(
name|is_group1
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|instr
operator|)
argument_list|)
condition|)
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|bfin_gen_multi_instr
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|instr
operator|)
argument_list|,
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|instr
operator|)
argument_list|,
literal|0
argument_list|)
expr_stmt|;
elseif|else
if|if
condition|(
name|is_group2
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|instr
operator|)
argument_list|)
condition|)
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|bfin_gen_multi_instr
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|instr
operator|)
argument_list|,
literal|0
argument_list|,
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|instr
operator|)
argument_list|)
expr_stmt|;
else|else
return|return
name|yyerror
argument_list|(
literal|"Wrong 16 bit instructions groups, slot 2 must be the 16-bit instruction group"
argument_list|)
return|;
block|}
elseif|else
if|if
condition|(
operator|(
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|instr
operator|)
operator|->
name|value
operator|&
literal|0xf800
operator|)
operator|==
literal|0xc000
condition|)
block|{
if|if
condition|(
name|is_group1
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|instr
operator|)
argument_list|)
condition|)
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|bfin_gen_multi_instr
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|instr
operator|)
argument_list|,
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|instr
operator|)
argument_list|,
literal|0
argument_list|)
expr_stmt|;
elseif|else
if|if
condition|(
name|is_group2
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|instr
operator|)
argument_list|)
condition|)
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|bfin_gen_multi_instr
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|instr
operator|)
argument_list|,
literal|0
argument_list|,
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|instr
operator|)
argument_list|)
expr_stmt|;
else|else
return|return
name|yyerror
argument_list|(
literal|"Wrong 16 bit instructions groups, slot 1 must be the 16-bit instruction group"
argument_list|)
return|;
block|}
elseif|else
if|if
condition|(
name|is_group1
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|instr
operator|)
argument_list|)
operator|&&
name|is_group2
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|instr
operator|)
argument_list|)
condition|)
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|bfin_gen_multi_instr
argument_list|(
literal|0
argument_list|,
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|instr
operator|)
argument_list|,
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|instr
operator|)
argument_list|)
expr_stmt|;
elseif|else
if|if
condition|(
name|is_group2
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|instr
operator|)
argument_list|)
operator|&&
name|is_group1
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|instr
operator|)
argument_list|)
condition|)
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|bfin_gen_multi_instr
argument_list|(
literal|0
argument_list|,
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|instr
operator|)
argument_list|,
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|instr
operator|)
argument_list|)
expr_stmt|;
else|else
return|return
name|yyerror
argument_list|(
literal|"Wrong 16 bit instructions groups, slot 1 and slot 2 must be the 16-bit instruction group"
argument_list|)
return|;
block|}
break|break;
case|case
literal|7
case|:
line|#
directive|line
number|643
file|"bfin-parse.y"
block|{
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
literal|0
expr_stmt|;
name|yyerror
argument_list|(
literal|""
argument_list|)
expr_stmt|;
name|yyerrok
expr_stmt|;
block|}
break|break;
case|case
literal|8
case|:
line|#
directive|line
number|654
file|"bfin-parse.y"
block|{
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|DSP32MAC
argument_list|(
literal|3
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|3
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
expr_stmt|;
block|}
break|break;
case|case
literal|9
case|:
line|#
directive|line
number|658
file|"bfin-parse.y"
block|{
name|int
name|op0
decl_stmt|,
name|op1
decl_stmt|;
name|int
name|w0
init|=
literal|0
decl_stmt|,
name|w1
init|=
literal|0
decl_stmt|;
name|int
name|h00
decl_stmt|,
name|h10
decl_stmt|,
name|h01
decl_stmt|,
name|h11
decl_stmt|;
if|if
condition|(
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|macfunc
operator|)
operator|.
name|n
operator|==
literal|0
condition|)
block|{
if|if
condition|(
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|mod
operator|)
operator|.
name|MM
condition|)
return|return
name|yyerror
argument_list|(
literal|"(m) not allowed with a0 unit"
argument_list|)
return|;
name|op1
operator|=
literal|3
expr_stmt|;
name|op0
operator|=
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|macfunc
operator|)
operator|.
name|op
expr_stmt|;
name|w1
operator|=
literal|0
expr_stmt|;
name|w0
operator|=
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|macfunc
operator|)
operator|.
name|w
expr_stmt|;
name|h00
operator|=
name|IS_H
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|macfunc
operator|)
operator|.
name|s0
argument_list|)
expr_stmt|;
name|h10
operator|=
name|IS_H
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|macfunc
operator|)
operator|.
name|s1
argument_list|)
expr_stmt|;
name|h01
operator|=
name|h11
operator|=
literal|0
expr_stmt|;
block|}
else|else
block|{
name|op1
operator|=
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|macfunc
operator|)
operator|.
name|op
expr_stmt|;
name|op0
operator|=
literal|3
expr_stmt|;
name|w1
operator|=
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|macfunc
operator|)
operator|.
name|w
expr_stmt|;
name|w0
operator|=
literal|0
expr_stmt|;
name|h00
operator|=
name|h10
operator|=
literal|0
expr_stmt|;
name|h01
operator|=
name|IS_H
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|macfunc
operator|)
operator|.
name|s0
argument_list|)
expr_stmt|;
name|h11
operator|=
name|IS_H
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|macfunc
operator|)
operator|.
name|s1
argument_list|)
expr_stmt|;
block|}
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|DSP32MAC
argument_list|(
name|op1
argument_list|,
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|mod
operator|)
operator|.
name|MM
argument_list|,
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|mod
operator|)
operator|.
name|mod
argument_list|,
name|w1
argument_list|,
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|macfunc
operator|)
operator|.
name|P
argument_list|,
name|h01
argument_list|,
name|h11
argument_list|,
name|h00
argument_list|,
name|h10
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|macfunc
operator|)
operator|.
name|dst
argument_list|,
name|op0
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|macfunc
operator|)
operator|.
name|s0
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|macfunc
operator|)
operator|.
name|s1
argument_list|,
name|w0
argument_list|)
expr_stmt|;
block|}
break|break;
case|case
literal|10
case|:
line|#
directive|line
number|693
file|"bfin-parse.y"
block|{
name|Register
modifier|*
name|dst
decl_stmt|;
if|if
condition|(
name|check_macfuncs
argument_list|(
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|4
index|]
operator|.
name|macfunc
operator|)
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|mod
operator|)
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|macfunc
operator|)
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|mod
operator|)
argument_list|)
operator|<
literal|0
condition|)
return|return
operator|-
literal|1
return|;
name|notethat
argument_list|(
literal|"assign_macfunc (.), assign_macfunc (.)\n"
argument_list|)
expr_stmt|;
if|if
condition|(
operator|(
name|yyvsp
index|[
operator|-
literal|4
index|]
operator|.
name|macfunc
operator|)
operator|.
name|w
condition|)
name|dst
operator|=
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|4
index|]
operator|.
name|macfunc
operator|)
operator|.
name|dst
expr_stmt|;
else|else
name|dst
operator|=
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|macfunc
operator|)
operator|.
name|dst
expr_stmt|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|DSP32MAC
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|4
index|]
operator|.
name|macfunc
operator|)
operator|.
name|op
argument_list|,
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|mod
operator|)
operator|.
name|MM
argument_list|,
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|mod
operator|)
operator|.
name|mod
argument_list|,
operator|(
name|yyvsp
index|[
operator|-
literal|4
index|]
operator|.
name|macfunc
operator|)
operator|.
name|w
argument_list|,
operator|(
name|yyvsp
index|[
operator|-
literal|4
index|]
operator|.
name|macfunc
operator|)
operator|.
name|P
argument_list|,
name|IS_H
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|4
index|]
operator|.
name|macfunc
operator|)
operator|.
name|s0
argument_list|)
argument_list|,
name|IS_H
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|4
index|]
operator|.
name|macfunc
operator|)
operator|.
name|s1
argument_list|)
argument_list|,
name|IS_H
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|macfunc
operator|)
operator|.
name|s0
argument_list|)
argument_list|,
name|IS_H
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|macfunc
operator|)
operator|.
name|s1
argument_list|)
argument_list|,
name|dst
argument_list|,
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|macfunc
operator|)
operator|.
name|op
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|4
index|]
operator|.
name|macfunc
operator|)
operator|.
name|s0
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|4
index|]
operator|.
name|macfunc
operator|)
operator|.
name|s1
argument_list|,
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|macfunc
operator|)
operator|.
name|w
argument_list|)
expr_stmt|;
block|}
break|break;
case|case
literal|11
case|:
line|#
directive|line
number|713
file|"bfin-parse.y"
block|{
name|notethat
argument_list|(
literal|"dsp32alu: DISALGNEXCPT\n"
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|DSP32ALU
argument_list|(
literal|18
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|3
argument_list|)
expr_stmt|;
block|}
break|break;
case|case
literal|12
case|:
line|#
directive|line
number|718
file|"bfin-parse.y"
block|{
if|if
condition|(
name|IS_DREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|5
index|]
operator|.
name|reg
operator|)
argument_list|)
operator|&&
operator|!
name|IS_A1
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|2
index|]
operator|.
name|reg
operator|)
argument_list|)
operator|&&
name|IS_A1
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|reg
operator|)
argument_list|)
condition|)
block|{
name|notethat
argument_list|(
literal|"dsp32alu: dregs = ( A0 += A1 )\n"
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|DSP32ALU
argument_list|(
literal|11
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|5
index|]
operator|.
name|reg
operator|)
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
expr_stmt|;
block|}
else|else
return|return
name|yyerror
argument_list|(
literal|"Register mismatch"
argument_list|)
return|;
block|}
break|break;
case|case
literal|13
case|:
line|#
directive|line
number|728
file|"bfin-parse.y"
block|{
if|if
condition|(
operator|!
name|IS_A1
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|2
index|]
operator|.
name|reg
operator|)
argument_list|)
operator|&&
name|IS_A1
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|reg
operator|)
argument_list|)
condition|)
block|{
name|notethat
argument_list|(
literal|"dsp32alu: dregs_half = ( A0 += A1 )\n"
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|DSP32ALU
argument_list|(
literal|11
argument_list|,
name|IS_H
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|5
index|]
operator|.
name|reg
operator|)
argument_list|)
argument_list|,
literal|0
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|5
index|]
operator|.
name|reg
operator|)
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|1
argument_list|)
expr_stmt|;
block|}
else|else
return|return
name|yyerror
argument_list|(
literal|"Register mismatch"
argument_list|)
return|;
block|}
break|break;
case|case
literal|14
case|:
line|#
directive|line
number|738
file|"bfin-parse.y"
block|{
name|notethat
argument_list|(
literal|"dsp32alu: A_ZERO_DOT_H = dregs_hi\n"
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|DSP32ALU
argument_list|(
literal|9
argument_list|,
name|IS_H
argument_list|(
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|reg
operator|)
argument_list|)
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|reg
operator|)
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
expr_stmt|;
block|}
break|break;
case|case
literal|15
case|:
line|#
directive|line
number|743
file|"bfin-parse.y"
block|{
name|notethat
argument_list|(
literal|"dsp32alu: A_ZERO_DOT_H = dregs_hi\n"
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|DSP32ALU
argument_list|(
literal|9
argument_list|,
name|IS_H
argument_list|(
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|reg
operator|)
argument_list|)
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|reg
operator|)
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|2
argument_list|)
expr_stmt|;
block|}
break|break;
case|case
literal|16
case|:
line|#
directive|line
number|749
file|"bfin-parse.y"
block|{
if|if
condition|(
operator|!
name|IS_DREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|15
index|]
operator|.
name|reg
operator|)
argument_list|)
operator|||
operator|!
name|IS_DREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|13
index|]
operator|.
name|reg
operator|)
argument_list|)
condition|)
return|return
name|yyerror
argument_list|(
literal|"Dregs expected"
argument_list|)
return|;
elseif|else
if|if
condition|(
operator|!
name|valid_dreg_pair
argument_list|(
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|8
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|(
name|yyvsp
index|[
operator|-
literal|6
index|]
operator|.
name|expr
operator|)
argument_list|)
condition|)
return|return
name|yyerror
argument_list|(
literal|"Bad dreg pair"
argument_list|)
return|;
elseif|else
if|if
condition|(
operator|!
name|valid_dreg_pair
argument_list|(
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|4
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|(
name|yyvsp
index|[
operator|-
literal|2
index|]
operator|.
name|expr
operator|)
argument_list|)
condition|)
return|return
name|yyerror
argument_list|(
literal|"Bad dreg pair"
argument_list|)
return|;
else|else
block|{
name|notethat
argument_list|(
literal|"dsp32alu: (dregs , dregs ) = BYTEOP16P (dregs_pair , dregs_pair ) (half)\n"
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|DSP32ALU
argument_list|(
literal|21
argument_list|,
literal|0
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|15
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|13
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|8
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|4
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|r0
operator|)
operator|.
name|r0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
expr_stmt|;
block|}
block|}
break|break;
case|case
literal|17
case|:
line|#
directive|line
number|765
file|"bfin-parse.y"
block|{
if|if
condition|(
operator|!
name|IS_DREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|15
index|]
operator|.
name|reg
operator|)
argument_list|)
operator|||
operator|!
name|IS_DREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|13
index|]
operator|.
name|reg
operator|)
argument_list|)
condition|)
return|return
name|yyerror
argument_list|(
literal|"Dregs expected"
argument_list|)
return|;
elseif|else
if|if
condition|(
operator|!
name|valid_dreg_pair
argument_list|(
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|8
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|(
name|yyvsp
index|[
operator|-
literal|6
index|]
operator|.
name|expr
operator|)
argument_list|)
condition|)
return|return
name|yyerror
argument_list|(
literal|"Bad dreg pair"
argument_list|)
return|;
elseif|else
if|if
condition|(
operator|!
name|valid_dreg_pair
argument_list|(
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|4
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|(
name|yyvsp
index|[
operator|-
literal|2
index|]
operator|.
name|expr
operator|)
argument_list|)
condition|)
return|return
name|yyerror
argument_list|(
literal|"Bad dreg pair"
argument_list|)
return|;
else|else
block|{
name|notethat
argument_list|(
literal|"dsp32alu: (dregs , dregs ) = BYTEOP16M (dregs_pair , dregs_pair ) (aligndir)\n"
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|DSP32ALU
argument_list|(
literal|21
argument_list|,
literal|0
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|15
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|13
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|8
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|4
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|r0
operator|)
operator|.
name|r0
argument_list|,
literal|0
argument_list|,
literal|1
argument_list|)
expr_stmt|;
block|}
block|}
break|break;
case|case
literal|18
case|:
line|#
directive|line
number|780
file|"bfin-parse.y"
block|{
if|if
condition|(
operator|!
name|IS_DREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|9
index|]
operator|.
name|reg
operator|)
argument_list|)
operator|||
operator|!
name|IS_DREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|7
index|]
operator|.
name|reg
operator|)
argument_list|)
condition|)
return|return
name|yyerror
argument_list|(
literal|"Dregs expected"
argument_list|)
return|;
elseif|else
if|if
condition|(
operator|!
name|valid_dreg_pair
argument_list|(
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|expr
operator|)
argument_list|)
condition|)
return|return
name|yyerror
argument_list|(
literal|"Bad dreg pair"
argument_list|)
return|;
else|else
block|{
name|notethat
argument_list|(
literal|"dsp32alu: (dregs , dregs ) = BYTEUNPACK dregs_pair (aligndir)\n"
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|DSP32ALU
argument_list|(
literal|24
argument_list|,
literal|0
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|9
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|7
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|reg
operator|)
argument_list|,
literal|0
argument_list|,
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|r0
operator|)
operator|.
name|r0
argument_list|,
literal|0
argument_list|,
literal|1
argument_list|)
expr_stmt|;
block|}
block|}
break|break;
case|case
literal|19
case|:
line|#
directive|line
number|792
file|"bfin-parse.y"
block|{
if|if
condition|(
name|IS_DREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|9
index|]
operator|.
name|reg
operator|)
argument_list|)
operator|&&
name|IS_DREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|7
index|]
operator|.
name|reg
operator|)
argument_list|)
operator|&&
name|IS_DREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|reg
operator|)
argument_list|)
condition|)
block|{
name|notethat
argument_list|(
literal|"dsp32alu: (dregs , dregs ) = SEARCH dregs (searchmod)\n"
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|DSP32ALU
argument_list|(
literal|13
argument_list|,
literal|0
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|9
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|7
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|reg
operator|)
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|r0
operator|)
operator|.
name|r0
argument_list|)
expr_stmt|;
block|}
else|else
return|return
name|yyerror
argument_list|(
literal|"Register mismatch"
argument_list|)
return|;
block|}
break|break;
case|case
literal|20
case|:
line|#
directive|line
number|803
file|"bfin-parse.y"
block|{
if|if
condition|(
name|IS_DREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|10
index|]
operator|.
name|reg
operator|)
argument_list|)
operator|&&
name|IS_DREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|4
index|]
operator|.
name|reg
operator|)
argument_list|)
condition|)
block|{
name|notethat
argument_list|(
literal|"dsp32alu: dregs = A1.l + A1.h, dregs = A0.l + A0.h  \n"
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|DSP32ALU
argument_list|(
literal|12
argument_list|,
literal|0
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|10
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|4
index|]
operator|.
name|reg
operator|)
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|1
argument_list|)
expr_stmt|;
block|}
else|else
return|return
name|yyerror
argument_list|(
literal|"Register mismatch"
argument_list|)
return|;
block|}
break|break;
case|case
literal|21
case|:
line|#
directive|line
number|815
file|"bfin-parse.y"
block|{
if|if
condition|(
name|IS_DREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|11
index|]
operator|.
name|reg
operator|)
argument_list|)
operator|&&
name|IS_DREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|5
index|]
operator|.
name|reg
operator|)
argument_list|)
operator|&&
operator|!
name|REG_SAME
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|9
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|(
name|yyvsp
index|[
operator|-
literal|7
index|]
operator|.
name|reg
operator|)
argument_list|)
operator|&&
name|IS_A1
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|reg
operator|)
argument_list|)
operator|&&
operator|!
name|IS_A1
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|reg
operator|)
argument_list|)
condition|)
block|{
name|notethat
argument_list|(
literal|"dsp32alu: dregs = A1 + A0 , dregs = A1 - A0 (amod1)\n"
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|DSP32ALU
argument_list|(
literal|17
argument_list|,
literal|0
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|11
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|5
index|]
operator|.
name|reg
operator|)
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|modcodes
operator|)
operator|.
name|s0
argument_list|,
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|modcodes
operator|)
operator|.
name|x0
argument_list|,
literal|0
argument_list|)
expr_stmt|;
block|}
elseif|else
if|if
condition|(
name|IS_DREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|11
index|]
operator|.
name|reg
operator|)
argument_list|)
operator|&&
name|IS_DREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|5
index|]
operator|.
name|reg
operator|)
argument_list|)
operator|&&
operator|!
name|REG_SAME
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|9
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|(
name|yyvsp
index|[
operator|-
literal|7
index|]
operator|.
name|reg
operator|)
argument_list|)
operator|&&
operator|!
name|IS_A1
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|reg
operator|)
argument_list|)
operator|&&
name|IS_A1
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|reg
operator|)
argument_list|)
condition|)
block|{
name|notethat
argument_list|(
literal|"dsp32alu: dregs = A0 + A1 , dregs = A0 - A1 (amod1)\n"
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|DSP32ALU
argument_list|(
literal|17
argument_list|,
literal|0
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|11
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|5
index|]
operator|.
name|reg
operator|)
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|modcodes
operator|)
operator|.
name|s0
argument_list|,
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|modcodes
operator|)
operator|.
name|x0
argument_list|,
literal|1
argument_list|)
expr_stmt|;
block|}
else|else
return|return
name|yyerror
argument_list|(
literal|"Register mismatch"
argument_list|)
return|;
block|}
break|break;
case|case
literal|22
case|:
line|#
directive|line
number|834
file|"bfin-parse.y"
block|{
if|if
condition|(
operator|(
name|yyvsp
index|[
operator|-
literal|8
index|]
operator|.
name|r0
operator|)
operator|.
name|r0
operator|==
operator|(
name|yyvsp
index|[
operator|-
literal|2
index|]
operator|.
name|r0
operator|)
operator|.
name|r0
condition|)
return|return
name|yyerror
argument_list|(
literal|"Operators must differ"
argument_list|)
return|;
if|if
condition|(
name|IS_DREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|11
index|]
operator|.
name|reg
operator|)
argument_list|)
operator|&&
name|IS_DREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|9
index|]
operator|.
name|reg
operator|)
argument_list|)
operator|&&
name|IS_DREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|7
index|]
operator|.
name|reg
operator|)
argument_list|)
operator|&&
name|REG_SAME
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|9
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|reg
operator|)
argument_list|)
operator|&&
name|REG_SAME
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|7
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|reg
operator|)
argument_list|)
condition|)
block|{
name|notethat
argument_list|(
literal|"dsp32alu: dregs = dregs + dregs,"
literal|"dregs = dregs - dregs (amod1)\n"
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|DSP32ALU
argument_list|(
literal|4
argument_list|,
literal|0
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|11
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|5
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|9
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|7
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|modcodes
operator|)
operator|.
name|s0
argument_list|,
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|modcodes
operator|)
operator|.
name|x0
argument_list|,
literal|2
argument_list|)
expr_stmt|;
block|}
else|else
return|return
name|yyerror
argument_list|(
literal|"Register mismatch"
argument_list|)
return|;
block|}
break|break;
case|case
literal|23
case|:
line|#
directive|line
number|852
file|"bfin-parse.y"
block|{
if|if
condition|(
operator|!
name|REG_SAME
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|9
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|reg
operator|)
argument_list|)
operator|||
operator|!
name|REG_SAME
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|7
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|reg
operator|)
argument_list|)
condition|)
return|return
name|yyerror
argument_list|(
literal|"Differing source registers"
argument_list|)
return|;
if|if
condition|(
operator|!
name|IS_DREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|11
index|]
operator|.
name|reg
operator|)
argument_list|)
operator|||
operator|!
name|IS_DREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|9
index|]
operator|.
name|reg
operator|)
argument_list|)
operator|||
operator|!
name|IS_DREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|7
index|]
operator|.
name|reg
operator|)
argument_list|)
operator|||
operator|!
name|IS_DREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|5
index|]
operator|.
name|reg
operator|)
argument_list|)
condition|)
return|return
name|yyerror
argument_list|(
literal|"Dregs expected"
argument_list|)
return|;
if|if
condition|(
operator|(
name|yyvsp
index|[
operator|-
literal|8
index|]
operator|.
name|r0
operator|)
operator|.
name|r0
operator|==
literal|1
operator|&&
operator|(
name|yyvsp
index|[
operator|-
literal|2
index|]
operator|.
name|r0
operator|)
operator|.
name|r0
operator|==
literal|2
condition|)
block|{
name|notethat
argument_list|(
literal|"dsp32alu:  dregs = dregs .|. dregs , dregs = dregs .|. dregs (amod2)\n"
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|DSP32ALU
argument_list|(
literal|1
argument_list|,
literal|1
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|11
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|5
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|9
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|7
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|modcodes
operator|)
operator|.
name|s0
argument_list|,
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|modcodes
operator|)
operator|.
name|x0
argument_list|,
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|modcodes
operator|)
operator|.
name|r0
argument_list|)
expr_stmt|;
block|}
elseif|else
if|if
condition|(
operator|(
name|yyvsp
index|[
operator|-
literal|8
index|]
operator|.
name|r0
operator|)
operator|.
name|r0
operator|==
literal|0
operator|&&
operator|(
name|yyvsp
index|[
operator|-
literal|2
index|]
operator|.
name|r0
operator|)
operator|.
name|r0
operator|==
literal|3
condition|)
block|{
name|notethat
argument_list|(
literal|"dsp32alu:  dregs = dregs .|. dregs , dregs = dregs .|. dregs (amod2)\n"
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|DSP32ALU
argument_list|(
literal|1
argument_list|,
literal|0
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|11
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|5
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|9
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|7
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|modcodes
operator|)
operator|.
name|s0
argument_list|,
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|modcodes
operator|)
operator|.
name|x0
argument_list|,
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|modcodes
operator|)
operator|.
name|r0
argument_list|)
expr_stmt|;
block|}
else|else
return|return
name|yyerror
argument_list|(
literal|"Bar operand mismatch"
argument_list|)
return|;
block|}
break|break;
case|case
literal|24
case|:
line|#
directive|line
number|875
file|"bfin-parse.y"
block|{
name|int
name|op
decl_stmt|;
if|if
condition|(
name|IS_DREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|4
index|]
operator|.
name|reg
operator|)
argument_list|)
operator|&&
name|IS_DREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|reg
operator|)
argument_list|)
condition|)
block|{
if|if
condition|(
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|r0
operator|)
operator|.
name|r0
condition|)
block|{
name|notethat
argument_list|(
literal|"dsp32alu: dregs = ABS dregs (v)\n"
argument_list|)
expr_stmt|;
name|op
operator|=
literal|6
expr_stmt|;
block|}
else|else
block|{
comment|/* Vector version of ABS.  */
name|notethat
argument_list|(
literal|"dsp32alu: dregs = ABS dregs\n"
argument_list|)
expr_stmt|;
name|op
operator|=
literal|7
expr_stmt|;
block|}
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|DSP32ALU
argument_list|(
name|op
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|4
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|reg
operator|)
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|2
argument_list|)
expr_stmt|;
block|}
else|else
return|return
name|yyerror
argument_list|(
literal|"Dregs expected"
argument_list|)
return|;
block|}
break|break;
case|case
literal|25
case|:
line|#
directive|line
number|897
file|"bfin-parse.y"
block|{
name|notethat
argument_list|(
literal|"dsp32alu: Ax = ABS Ax\n"
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|DSP32ALU
argument_list|(
literal|16
argument_list|,
name|IS_A1
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|2
index|]
operator|.
name|reg
operator|)
argument_list|)
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
name|IS_A1
argument_list|(
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|reg
operator|)
argument_list|)
argument_list|)
expr_stmt|;
block|}
break|break;
case|case
literal|26
case|:
line|#
directive|line
number|902
file|"bfin-parse.y"
block|{
if|if
condition|(
name|IS_DREG_L
argument_list|(
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|reg
operator|)
argument_list|)
condition|)
block|{
name|notethat
argument_list|(
literal|"dsp32alu: A0.l = reg_half\n"
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|DSP32ALU
argument_list|(
literal|9
argument_list|,
name|IS_H
argument_list|(
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|reg
operator|)
argument_list|)
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|reg
operator|)
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
expr_stmt|;
block|}
else|else
return|return
name|yyerror
argument_list|(
literal|"A0.l = Rx.l expected"
argument_list|)
return|;
block|}
break|break;
case|case
literal|27
case|:
line|#
directive|line
number|912
file|"bfin-parse.y"
block|{
if|if
condition|(
name|IS_DREG_L
argument_list|(
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|reg
operator|)
argument_list|)
condition|)
block|{
name|notethat
argument_list|(
literal|"dsp32alu: A1.l = reg_half\n"
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|DSP32ALU
argument_list|(
literal|9
argument_list|,
name|IS_H
argument_list|(
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|reg
operator|)
argument_list|)
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|reg
operator|)
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|2
argument_list|)
expr_stmt|;
block|}
else|else
return|return
name|yyerror
argument_list|(
literal|"A1.l = Rx.l expected"
argument_list|)
return|;
block|}
break|break;
case|case
literal|28
case|:
line|#
directive|line
number|923
file|"bfin-parse.y"
block|{
if|if
condition|(
name|IS_DREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|7
index|]
operator|.
name|reg
operator|)
argument_list|)
operator|&&
name|IS_DREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|reg
operator|)
argument_list|)
operator|&&
name|IS_DREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|reg
operator|)
argument_list|)
condition|)
block|{
name|notethat
argument_list|(
literal|"dsp32shift: dregs = ALIGN8 (dregs , dregs )\n"
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|DSP32SHIFT
argument_list|(
literal|13
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|7
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|(
name|yyvsp
index|[
operator|-
literal|5
index|]
operator|.
name|r0
operator|)
operator|.
name|r0
argument_list|,
literal|0
argument_list|)
expr_stmt|;
block|}
else|else
return|return
name|yyerror
argument_list|(
literal|"Dregs expected"
argument_list|)
return|;
block|}
break|break;
case|case
literal|29
case|:
line|#
directive|line
number|934
file|"bfin-parse.y"
block|{
if|if
condition|(
operator|!
name|IS_DREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|12
index|]
operator|.
name|reg
operator|)
argument_list|)
condition|)
return|return
name|yyerror
argument_list|(
literal|"Dregs expected"
argument_list|)
return|;
elseif|else
if|if
condition|(
operator|!
name|valid_dreg_pair
argument_list|(
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|8
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|(
name|yyvsp
index|[
operator|-
literal|6
index|]
operator|.
name|expr
operator|)
argument_list|)
condition|)
return|return
name|yyerror
argument_list|(
literal|"Bad dreg pair"
argument_list|)
return|;
elseif|else
if|if
condition|(
operator|!
name|valid_dreg_pair
argument_list|(
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|4
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|(
name|yyvsp
index|[
operator|-
literal|2
index|]
operator|.
name|expr
operator|)
argument_list|)
condition|)
return|return
name|yyerror
argument_list|(
literal|"Bad dreg pair"
argument_list|)
return|;
else|else
block|{
name|notethat
argument_list|(
literal|"dsp32alu: dregs = BYTEOP1P (dregs_pair , dregs_pair ) (T)\n"
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|DSP32ALU
argument_list|(
literal|20
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|12
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|8
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|4
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|modcodes
operator|)
operator|.
name|s0
argument_list|,
literal|0
argument_list|,
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|modcodes
operator|)
operator|.
name|r0
argument_list|)
expr_stmt|;
block|}
block|}
break|break;
case|case
literal|30
case|:
line|#
directive|line
number|948
file|"bfin-parse.y"
block|{
if|if
condition|(
operator|!
name|IS_DREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|11
index|]
operator|.
name|reg
operator|)
argument_list|)
condition|)
return|return
name|yyerror
argument_list|(
literal|"Dregs expected"
argument_list|)
return|;
elseif|else
if|if
condition|(
operator|!
name|valid_dreg_pair
argument_list|(
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|7
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|(
name|yyvsp
index|[
operator|-
literal|5
index|]
operator|.
name|expr
operator|)
argument_list|)
condition|)
return|return
name|yyerror
argument_list|(
literal|"Bad dreg pair"
argument_list|)
return|;
elseif|else
if|if
condition|(
operator|!
name|valid_dreg_pair
argument_list|(
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|expr
operator|)
argument_list|)
condition|)
return|return
name|yyerror
argument_list|(
literal|"Bad dreg pair"
argument_list|)
return|;
else|else
block|{
name|notethat
argument_list|(
literal|"dsp32alu: dregs = BYTEOP1P (dregs_pair , dregs_pair ) (T)\n"
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|DSP32ALU
argument_list|(
literal|20
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|11
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|7
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|reg
operator|)
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
expr_stmt|;
block|}
block|}
break|break;
case|case
literal|31
case|:
line|#
directive|line
number|964
file|"bfin-parse.y"
block|{
if|if
condition|(
operator|!
name|IS_DREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|12
index|]
operator|.
name|reg
operator|)
argument_list|)
condition|)
return|return
name|yyerror
argument_list|(
literal|"Dregs expected"
argument_list|)
return|;
elseif|else
if|if
condition|(
operator|!
name|valid_dreg_pair
argument_list|(
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|8
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|(
name|yyvsp
index|[
operator|-
literal|6
index|]
operator|.
name|expr
operator|)
argument_list|)
condition|)
return|return
name|yyerror
argument_list|(
literal|"Bad dreg pair"
argument_list|)
return|;
elseif|else
if|if
condition|(
operator|!
name|valid_dreg_pair
argument_list|(
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|4
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|(
name|yyvsp
index|[
operator|-
literal|2
index|]
operator|.
name|expr
operator|)
argument_list|)
condition|)
return|return
name|yyerror
argument_list|(
literal|"Bad dreg pair"
argument_list|)
return|;
else|else
block|{
name|notethat
argument_list|(
literal|"dsp32alu: dregs = BYTEOP2P (dregs_pair , dregs_pair ) (rnd_op)\n"
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|DSP32ALU
argument_list|(
literal|22
argument_list|,
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|modcodes
operator|)
operator|.
name|r0
argument_list|,
literal|0
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|12
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|8
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|4
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|modcodes
operator|)
operator|.
name|s0
argument_list|,
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|modcodes
operator|)
operator|.
name|x0
argument_list|,
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|modcodes
operator|)
operator|.
name|aop
argument_list|)
expr_stmt|;
block|}
block|}
break|break;
case|case
literal|32
case|:
line|#
directive|line
number|980
file|"bfin-parse.y"
block|{
if|if
condition|(
operator|!
name|IS_DREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|12
index|]
operator|.
name|reg
operator|)
argument_list|)
condition|)
return|return
name|yyerror
argument_list|(
literal|"Dregs expected"
argument_list|)
return|;
elseif|else
if|if
condition|(
operator|!
name|valid_dreg_pair
argument_list|(
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|8
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|(
name|yyvsp
index|[
operator|-
literal|6
index|]
operator|.
name|expr
operator|)
argument_list|)
condition|)
return|return
name|yyerror
argument_list|(
literal|"Bad dreg pair"
argument_list|)
return|;
elseif|else
if|if
condition|(
operator|!
name|valid_dreg_pair
argument_list|(
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|4
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|(
name|yyvsp
index|[
operator|-
literal|2
index|]
operator|.
name|expr
operator|)
argument_list|)
condition|)
return|return
name|yyerror
argument_list|(
literal|"Bad dreg pair"
argument_list|)
return|;
else|else
block|{
name|notethat
argument_list|(
literal|"dsp32alu: dregs = BYTEOP2P (dregs_pair , dregs_pair ) (rnd_op)\n"
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|DSP32ALU
argument_list|(
literal|22
argument_list|,
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|modcodes
operator|)
operator|.
name|r0
argument_list|,
literal|0
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|12
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|8
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|4
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|modcodes
operator|)
operator|.
name|s0
argument_list|,
literal|0
argument_list|,
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|modcodes
operator|)
operator|.
name|x0
argument_list|)
expr_stmt|;
block|}
block|}
break|break;
case|case
literal|33
case|:
line|#
directive|line
number|996
file|"bfin-parse.y"
block|{
if|if
condition|(
operator|!
name|IS_DREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|12
index|]
operator|.
name|reg
operator|)
argument_list|)
condition|)
return|return
name|yyerror
argument_list|(
literal|"Dregs expected"
argument_list|)
return|;
elseif|else
if|if
condition|(
operator|!
name|valid_dreg_pair
argument_list|(
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|8
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|(
name|yyvsp
index|[
operator|-
literal|6
index|]
operator|.
name|expr
operator|)
argument_list|)
condition|)
return|return
name|yyerror
argument_list|(
literal|"Bad dreg pair"
argument_list|)
return|;
elseif|else
if|if
condition|(
operator|!
name|valid_dreg_pair
argument_list|(
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|4
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|(
name|yyvsp
index|[
operator|-
literal|2
index|]
operator|.
name|expr
operator|)
argument_list|)
condition|)
return|return
name|yyerror
argument_list|(
literal|"Bad dreg pair"
argument_list|)
return|;
else|else
block|{
name|notethat
argument_list|(
literal|"dsp32alu: dregs = BYTEOP3P (dregs_pair , dregs_pair ) (b3_op)\n"
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|DSP32ALU
argument_list|(
literal|23
argument_list|,
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|modcodes
operator|)
operator|.
name|x0
argument_list|,
literal|0
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|12
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|8
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|4
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|modcodes
operator|)
operator|.
name|s0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
expr_stmt|;
block|}
block|}
break|break;
case|case
literal|34
case|:
line|#
directive|line
number|1011
file|"bfin-parse.y"
block|{
if|if
condition|(
name|IS_DREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|7
index|]
operator|.
name|reg
operator|)
argument_list|)
operator|&&
name|IS_DREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|reg
operator|)
argument_list|)
operator|&&
name|IS_DREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|reg
operator|)
argument_list|)
condition|)
block|{
name|notethat
argument_list|(
literal|"dsp32alu: dregs = BYTEPACK (dregs , dregs )\n"
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|DSP32ALU
argument_list|(
literal|24
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|7
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|reg
operator|)
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
expr_stmt|;
block|}
else|else
return|return
name|yyerror
argument_list|(
literal|"Dregs expected"
argument_list|)
return|;
block|}
break|break;
case|case
literal|35
case|:
line|#
directive|line
number|1023
file|"bfin-parse.y"
block|{
if|if
condition|(
name|IS_HCOMPL
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|16
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|(
name|yyvsp
index|[
operator|-
literal|14
index|]
operator|.
name|reg
operator|)
argument_list|)
operator|&&
name|IS_HCOMPL
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|10
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|reg
operator|)
argument_list|)
operator|&&
name|IS_HCOMPL
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|7
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|reg
operator|)
argument_list|)
condition|)
block|{
name|notethat
argument_list|(
literal|"dsp32alu:	dregs_hi = dregs_lo ="
literal|"SIGN (dregs_hi) * dregs_hi + "
literal|"SIGN (dregs_lo) * dregs_lo \n"
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|DSP32ALU
argument_list|(
literal|12
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|16
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|10
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|7
index|]
operator|.
name|reg
operator|)
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
expr_stmt|;
block|}
else|else
return|return
name|yyerror
argument_list|(
literal|"Dregs expected"
argument_list|)
return|;
block|}
break|break;
case|case
literal|36
case|:
line|#
directive|line
number|1036
file|"bfin-parse.y"
block|{
if|if
condition|(
name|IS_DREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|5
index|]
operator|.
name|reg
operator|)
argument_list|)
operator|&&
name|IS_DREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|reg
operator|)
argument_list|)
operator|&&
name|IS_DREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|reg
operator|)
argument_list|)
condition|)
block|{
if|if
condition|(
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|modcodes
operator|)
operator|.
name|aop
operator|==
literal|0
condition|)
block|{
comment|/* No saturation flag specified, generate the 16 bit variant.  */
name|notethat
argument_list|(
literal|"COMP3op: dregs = dregs +- dregs\n"
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|COMP3OP
argument_list|(
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|5
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|(
name|yyvsp
index|[
operator|-
literal|2
index|]
operator|.
name|r0
operator|)
operator|.
name|r0
argument_list|)
expr_stmt|;
block|}
else|else
block|{
comment|/* Saturation flag specified, generate the 32 bit variant.  */
name|notethat
argument_list|(
literal|"dsp32alu: dregs = dregs +- dregs (amod1)\n"
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|DSP32ALU
argument_list|(
literal|4
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|5
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|modcodes
operator|)
operator|.
name|s0
argument_list|,
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|modcodes
operator|)
operator|.
name|x0
argument_list|,
operator|(
name|yyvsp
index|[
operator|-
literal|2
index|]
operator|.
name|r0
operator|)
operator|.
name|r0
argument_list|)
expr_stmt|;
block|}
block|}
elseif|else
if|if
condition|(
name|IS_PREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|5
index|]
operator|.
name|reg
operator|)
argument_list|)
operator|&&
name|IS_PREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|reg
operator|)
argument_list|)
operator|&&
name|IS_PREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|reg
operator|)
argument_list|)
operator|&&
operator|(
name|yyvsp
index|[
operator|-
literal|2
index|]
operator|.
name|r0
operator|)
operator|.
name|r0
operator|==
literal|0
condition|)
block|{
name|notethat
argument_list|(
literal|"COMP3op: pregs = pregs + pregs\n"
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|COMP3OP
argument_list|(
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|5
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|reg
operator|)
argument_list|,
literal|5
argument_list|)
expr_stmt|;
block|}
else|else
return|return
name|yyerror
argument_list|(
literal|"Dregs expected"
argument_list|)
return|;
block|}
break|break;
case|case
literal|37
case|:
line|#
directive|line
number|1062
file|"bfin-parse.y"
block|{
name|int
name|op
decl_stmt|;
if|if
condition|(
name|IS_DREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|8
index|]
operator|.
name|reg
operator|)
argument_list|)
operator|&&
name|IS_DREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|4
index|]
operator|.
name|reg
operator|)
argument_list|)
operator|&&
name|IS_DREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|2
index|]
operator|.
name|reg
operator|)
argument_list|)
condition|)
block|{
if|if
condition|(
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|r0
operator|)
operator|.
name|r0
condition|)
name|op
operator|=
literal|6
expr_stmt|;
else|else
name|op
operator|=
literal|7
expr_stmt|;
name|notethat
argument_list|(
literal|"dsp32alu: dregs = {MIN|MAX} (dregs, dregs)\n"
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|DSP32ALU
argument_list|(
name|op
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|8
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|4
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|2
index|]
operator|.
name|reg
operator|)
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
operator|(
name|yyvsp
index|[
operator|-
literal|6
index|]
operator|.
name|r0
operator|)
operator|.
name|r0
argument_list|)
expr_stmt|;
block|}
else|else
return|return
name|yyerror
argument_list|(
literal|"Dregs expected"
argument_list|)
return|;
block|}
break|break;
case|case
literal|38
case|:
line|#
directive|line
number|1080
file|"bfin-parse.y"
block|{
name|notethat
argument_list|(
literal|"dsp32alu: Ax = - Ax\n"
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|DSP32ALU
argument_list|(
literal|14
argument_list|,
name|IS_A1
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|2
index|]
operator|.
name|reg
operator|)
argument_list|)
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
name|IS_A1
argument_list|(
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|reg
operator|)
argument_list|)
argument_list|)
expr_stmt|;
block|}
break|break;
case|case
literal|39
case|:
line|#
directive|line
number|1085
file|"bfin-parse.y"
block|{
name|notethat
argument_list|(
literal|"dsp32alu: dregs_lo = dregs_lo +- dregs_lo (amod1)\n"
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|DSP32ALU
argument_list|(
literal|2
operator||
operator|(
name|yyvsp
index|[
operator|-
literal|2
index|]
operator|.
name|r0
operator|)
operator|.
name|r0
argument_list|,
name|IS_H
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|5
index|]
operator|.
name|reg
operator|)
argument_list|)
argument_list|,
literal|0
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|5
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|modcodes
operator|)
operator|.
name|s0
argument_list|,
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|modcodes
operator|)
operator|.
name|x0
argument_list|,
name|HL2
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|reg
operator|)
argument_list|)
argument_list|)
expr_stmt|;
block|}
break|break;
case|case
literal|40
case|:
line|#
directive|line
number|1091
file|"bfin-parse.y"
block|{
if|if
condition|(
name|EXPR_VALUE
argument_list|(
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|expr
operator|)
argument_list|)
operator|==
literal|0
operator|&&
operator|!
name|REG_SAME
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|2
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|reg
operator|)
argument_list|)
condition|)
block|{
name|notethat
argument_list|(
literal|"dsp32alu: A1 = A0 = 0\n"
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|DSP32ALU
argument_list|(
literal|8
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|2
argument_list|)
expr_stmt|;
block|}
else|else
return|return
name|yyerror
argument_list|(
literal|"Bad value, 0 expected"
argument_list|)
return|;
block|}
break|break;
case|case
literal|41
case|:
line|#
directive|line
number|1103
file|"bfin-parse.y"
block|{
if|if
condition|(
name|REG_SAME
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|4
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|reg
operator|)
argument_list|)
condition|)
block|{
name|notethat
argument_list|(
literal|"dsp32alu: Ax = Ax (S)\n"
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|DSP32ALU
argument_list|(
literal|8
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|1
argument_list|,
literal|0
argument_list|,
name|IS_A1
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|4
index|]
operator|.
name|reg
operator|)
argument_list|)
argument_list|)
expr_stmt|;
block|}
else|else
return|return
name|yyerror
argument_list|(
literal|"Registers must be equal"
argument_list|)
return|;
block|}
break|break;
case|case
literal|42
case|:
line|#
directive|line
number|1114
file|"bfin-parse.y"
block|{
if|if
condition|(
name|IS_DREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|reg
operator|)
argument_list|)
condition|)
block|{
name|notethat
argument_list|(
literal|"dsp32alu: dregs_half = dregs (RND)\n"
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|DSP32ALU
argument_list|(
literal|12
argument_list|,
name|IS_H
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|5
index|]
operator|.
name|reg
operator|)
argument_list|)
argument_list|,
literal|0
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|5
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|reg
operator|)
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|3
argument_list|)
expr_stmt|;
block|}
else|else
return|return
name|yyerror
argument_list|(
literal|"Dregs expected"
argument_list|)
return|;
block|}
break|break;
case|case
literal|43
case|:
line|#
directive|line
number|1125
file|"bfin-parse.y"
block|{
if|if
condition|(
name|IS_DREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|5
index|]
operator|.
name|reg
operator|)
argument_list|)
operator|&&
name|IS_DREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|reg
operator|)
argument_list|)
condition|)
block|{
name|notethat
argument_list|(
literal|"dsp32alu: dregs_half = dregs (+-) dregs (RND12)\n"
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|DSP32ALU
argument_list|(
literal|5
argument_list|,
name|IS_H
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|7
index|]
operator|.
name|reg
operator|)
argument_list|)
argument_list|,
literal|0
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|7
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|5
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|reg
operator|)
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
operator|(
name|yyvsp
index|[
operator|-
literal|4
index|]
operator|.
name|r0
operator|)
operator|.
name|r0
argument_list|)
expr_stmt|;
block|}
else|else
return|return
name|yyerror
argument_list|(
literal|"Dregs expected"
argument_list|)
return|;
block|}
break|break;
case|case
literal|44
case|:
line|#
directive|line
number|1136
file|"bfin-parse.y"
block|{
if|if
condition|(
name|IS_DREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|5
index|]
operator|.
name|reg
operator|)
argument_list|)
operator|&&
name|IS_DREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|reg
operator|)
argument_list|)
condition|)
block|{
name|notethat
argument_list|(
literal|"dsp32alu: dregs_half = dregs -+ dregs (RND20)\n"
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|DSP32ALU
argument_list|(
literal|5
argument_list|,
name|IS_H
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|7
index|]
operator|.
name|reg
operator|)
argument_list|)
argument_list|,
literal|0
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|7
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|5
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|reg
operator|)
argument_list|,
literal|0
argument_list|,
literal|1
argument_list|,
operator|(
name|yyvsp
index|[
operator|-
literal|4
index|]
operator|.
name|r0
operator|)
operator|.
name|r0
operator||
literal|2
argument_list|)
expr_stmt|;
block|}
else|else
return|return
name|yyerror
argument_list|(
literal|"Dregs expected"
argument_list|)
return|;
block|}
break|break;
case|case
literal|45
case|:
line|#
directive|line
number|1147
file|"bfin-parse.y"
block|{
if|if
condition|(
operator|!
name|REG_SAME
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|reg
operator|)
argument_list|)
condition|)
block|{
name|notethat
argument_list|(
literal|"dsp32alu: An = Am\n"
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|DSP32ALU
argument_list|(
literal|8
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
name|IS_A1
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|reg
operator|)
argument_list|)
argument_list|,
literal|0
argument_list|,
literal|3
argument_list|)
expr_stmt|;
block|}
else|else
return|return
name|yyerror
argument_list|(
literal|"Accu reg arguments must differ"
argument_list|)
return|;
block|}
break|break;
case|case
literal|46
case|:
line|#
directive|line
number|1158
file|"bfin-parse.y"
block|{
if|if
condition|(
name|IS_DREG
argument_list|(
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|reg
operator|)
argument_list|)
condition|)
block|{
name|notethat
argument_list|(
literal|"dsp32alu: An = dregs\n"
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|DSP32ALU
argument_list|(
literal|9
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|reg
operator|)
argument_list|,
literal|0
argument_list|,
literal|1
argument_list|,
literal|0
argument_list|,
name|IS_A1
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|reg
operator|)
argument_list|)
operator|<<
literal|1
argument_list|)
expr_stmt|;
block|}
else|else
return|return
name|yyerror
argument_list|(
literal|"Dregs expected"
argument_list|)
return|;
block|}
break|break;
case|case
literal|47
case|:
line|#
directive|line
number|1169
file|"bfin-parse.y"
block|{
if|if
condition|(
operator|!
name|IS_H
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|reg
operator|)
argument_list|)
condition|)
block|{
if|if
condition|(
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|reg
operator|)
operator|.
name|regno
operator|==
name|REG_A0x
operator|&&
name|IS_DREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|reg
operator|)
argument_list|)
condition|)
block|{
name|notethat
argument_list|(
literal|"dsp32alu: A0.x = dregs_lo\n"
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|DSP32ALU
argument_list|(
literal|9
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|reg
operator|)
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|1
argument_list|)
expr_stmt|;
block|}
elseif|else
if|if
condition|(
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|reg
operator|)
operator|.
name|regno
operator|==
name|REG_A1x
operator|&&
name|IS_DREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|reg
operator|)
argument_list|)
condition|)
block|{
name|notethat
argument_list|(
literal|"dsp32alu: A1.x = dregs_lo\n"
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|DSP32ALU
argument_list|(
literal|9
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|reg
operator|)
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|3
argument_list|)
expr_stmt|;
block|}
elseif|else
if|if
condition|(
name|IS_DREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|reg
operator|)
argument_list|)
operator|&&
name|IS_DREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|reg
operator|)
argument_list|)
condition|)
block|{
name|notethat
argument_list|(
literal|"ALU2op: dregs = dregs_lo\n"
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|ALU2OP
argument_list|(
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|reg
operator|)
argument_list|,
literal|10
operator||
operator|(
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|r0
operator|)
operator|.
name|r0
condition|?
literal|0
else|:
literal|1
operator|)
argument_list|)
expr_stmt|;
block|}
else|else
return|return
name|yyerror
argument_list|(
literal|"Register mismatch"
argument_list|)
return|;
block|}
else|else
return|return
name|yyerror
argument_list|(
literal|"Low reg expected"
argument_list|)
return|;
block|}
break|break;
case|case
literal|48
case|:
line|#
directive|line
number|1195
file|"bfin-parse.y"
block|{
name|notethat
argument_list|(
literal|"LDIMMhalf: pregs_half = imm16\n"
argument_list|)
expr_stmt|;
if|if
condition|(
operator|!
name|IS_DREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|2
index|]
operator|.
name|reg
operator|)
argument_list|)
operator|&&
operator|!
name|IS_PREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|2
index|]
operator|.
name|reg
operator|)
argument_list|)
operator|&&
operator|!
name|IS_IREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|2
index|]
operator|.
name|reg
operator|)
argument_list|)
operator|&&
operator|!
name|IS_MREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|2
index|]
operator|.
name|reg
operator|)
argument_list|)
operator|&&
operator|!
name|IS_BREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|2
index|]
operator|.
name|reg
operator|)
argument_list|)
operator|&&
operator|!
name|IS_LREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|2
index|]
operator|.
name|reg
operator|)
argument_list|)
condition|)
return|return
name|yyerror
argument_list|(
literal|"Wrong register for load immediate"
argument_list|)
return|;
if|if
condition|(
operator|!
name|IS_IMM
argument_list|(
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|expr
operator|)
argument_list|,
literal|16
argument_list|)
operator|&&
operator|!
name|IS_UIMM
argument_list|(
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|expr
operator|)
argument_list|,
literal|16
argument_list|)
condition|)
return|return
name|yyerror
argument_list|(
literal|"Constant out of range"
argument_list|)
return|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|LDIMMHALF_R
argument_list|(
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|2
index|]
operator|.
name|reg
operator|)
argument_list|,
name|IS_H
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|2
index|]
operator|.
name|reg
operator|)
argument_list|)
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|expr
operator|)
argument_list|)
expr_stmt|;
block|}
break|break;
case|case
literal|49
case|:
line|#
directive|line
number|1209
file|"bfin-parse.y"
block|{
name|notethat
argument_list|(
literal|"dsp32alu: An = 0\n"
argument_list|)
expr_stmt|;
if|if
condition|(
name|imm7
argument_list|(
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|expr
operator|)
argument_list|)
operator|!=
literal|0
condition|)
return|return
name|yyerror
argument_list|(
literal|"0 expected"
argument_list|)
return|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|DSP32ALU
argument_list|(
literal|8
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
name|IS_A1
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|reg
operator|)
argument_list|)
argument_list|)
expr_stmt|;
block|}
break|break;
case|case
literal|50
case|:
line|#
directive|line
number|1219
file|"bfin-parse.y"
block|{
if|if
condition|(
operator|!
name|IS_DREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|reg
operator|)
argument_list|)
operator|&&
operator|!
name|IS_PREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|reg
operator|)
argument_list|)
operator|&&
operator|!
name|IS_IREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|reg
operator|)
argument_list|)
operator|&&
operator|!
name|IS_MREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|reg
operator|)
argument_list|)
operator|&&
operator|!
name|IS_BREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|reg
operator|)
argument_list|)
operator|&&
operator|!
name|IS_LREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|reg
operator|)
argument_list|)
condition|)
return|return
name|yyerror
argument_list|(
literal|"Wrong register for load immediate"
argument_list|)
return|;
if|if
condition|(
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|r0
operator|)
operator|.
name|r0
operator|==
literal|0
condition|)
block|{
comment|/* 7 bit immediate value if possible. 		 We will check for that constant value for efficiency 		 If it goes to reloc, it will be 16 bit.  */
if|if
condition|(
name|IS_CONST
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|expr
operator|)
argument_list|)
operator|&&
name|IS_IMM
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|expr
operator|)
argument_list|,
literal|7
argument_list|)
operator|&&
name|IS_DREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|reg
operator|)
argument_list|)
condition|)
block|{
name|notethat
argument_list|(
literal|"COMPI2opD: dregs = imm7 (x) \n"
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|COMPI2OPD
argument_list|(
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|reg
operator|)
argument_list|,
name|imm7
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|expr
operator|)
argument_list|)
argument_list|,
literal|0
argument_list|)
expr_stmt|;
block|}
elseif|else
if|if
condition|(
name|IS_CONST
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|expr
operator|)
argument_list|)
operator|&&
name|IS_IMM
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|expr
operator|)
argument_list|,
literal|7
argument_list|)
operator|&&
name|IS_PREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|reg
operator|)
argument_list|)
condition|)
block|{
name|notethat
argument_list|(
literal|"COMPI2opP: pregs = imm7 (x)\n"
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|COMPI2OPP
argument_list|(
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|reg
operator|)
argument_list|,
name|imm7
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|expr
operator|)
argument_list|)
argument_list|,
literal|0
argument_list|)
expr_stmt|;
block|}
else|else
block|{
if|if
condition|(
name|IS_CONST
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|expr
operator|)
argument_list|)
operator|&&
operator|!
name|IS_IMM
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|expr
operator|)
argument_list|,
literal|16
argument_list|)
condition|)
return|return
name|yyerror
argument_list|(
literal|"Immediate value out of range"
argument_list|)
return|;
name|notethat
argument_list|(
literal|"LDIMMhalf: regs = luimm16 (x)\n"
argument_list|)
expr_stmt|;
comment|/* reg, H, S, Z.   */
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|LDIMMHALF_R5
argument_list|(
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|reg
operator|)
argument_list|,
literal|0
argument_list|,
literal|1
argument_list|,
literal|0
argument_list|,
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|expr
operator|)
argument_list|)
expr_stmt|;
block|}
block|}
else|else
block|{
comment|/* (z) There is no 7 bit zero extended instruction. 	      If the expr is a relocation, generate it.   */
if|if
condition|(
name|IS_CONST
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|expr
operator|)
argument_list|)
operator|&&
operator|!
name|IS_UIMM
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|expr
operator|)
argument_list|,
literal|16
argument_list|)
condition|)
return|return
name|yyerror
argument_list|(
literal|"Immediate value out of range"
argument_list|)
return|;
name|notethat
argument_list|(
literal|"LDIMMhalf: regs = luimm16 (x)\n"
argument_list|)
expr_stmt|;
comment|/* reg, H, S, Z.  */
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|LDIMMHALF_R5
argument_list|(
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|reg
operator|)
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|1
argument_list|,
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|expr
operator|)
argument_list|)
expr_stmt|;
block|}
block|}
break|break;
case|case
literal|51
case|:
line|#
directive|line
number|1264
file|"bfin-parse.y"
block|{
if|if
condition|(
name|IS_H
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|2
index|]
operator|.
name|reg
operator|)
argument_list|)
condition|)
return|return
name|yyerror
argument_list|(
literal|"Low reg expected"
argument_list|)
return|;
if|if
condition|(
name|IS_DREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|2
index|]
operator|.
name|reg
operator|)
argument_list|)
operator|&&
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|reg
operator|)
operator|.
name|regno
operator|==
name|REG_A0x
condition|)
block|{
name|notethat
argument_list|(
literal|"dsp32alu: dregs_lo = A0.x\n"
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|DSP32ALU
argument_list|(
literal|10
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|2
index|]
operator|.
name|reg
operator|)
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
expr_stmt|;
block|}
elseif|else
if|if
condition|(
name|IS_DREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|2
index|]
operator|.
name|reg
operator|)
argument_list|)
operator|&&
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|reg
operator|)
operator|.
name|regno
operator|==
name|REG_A1x
condition|)
block|{
name|notethat
argument_list|(
literal|"dsp32alu: dregs_lo = A1.x\n"
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|DSP32ALU
argument_list|(
literal|10
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|2
index|]
operator|.
name|reg
operator|)
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|1
argument_list|)
expr_stmt|;
block|}
else|else
return|return
name|yyerror
argument_list|(
literal|"Register mismatch"
argument_list|)
return|;
block|}
break|break;
case|case
literal|52
case|:
line|#
directive|line
number|1283
file|"bfin-parse.y"
block|{
if|if
condition|(
name|IS_DREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|5
index|]
operator|.
name|reg
operator|)
argument_list|)
operator|&&
name|IS_DREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|reg
operator|)
argument_list|)
operator|&&
name|IS_DREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|reg
operator|)
argument_list|)
condition|)
block|{
name|notethat
argument_list|(
literal|"dsp32alu: dregs = dregs .|. dregs (amod0)\n"
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|DSP32ALU
argument_list|(
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|5
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|modcodes
operator|)
operator|.
name|s0
argument_list|,
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|modcodes
operator|)
operator|.
name|x0
argument_list|,
operator|(
name|yyvsp
index|[
operator|-
literal|2
index|]
operator|.
name|r0
operator|)
operator|.
name|r0
argument_list|)
expr_stmt|;
block|}
else|else
return|return
name|yyerror
argument_list|(
literal|"Register mismatch"
argument_list|)
return|;
block|}
break|break;
case|case
literal|53
case|:
line|#
directive|line
number|1294
file|"bfin-parse.y"
block|{
if|if
condition|(
name|IS_DREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|reg
operator|)
argument_list|)
operator|&&
name|IS_DREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|reg
operator|)
argument_list|)
condition|)
block|{
name|notethat
argument_list|(
literal|"ALU2op: dregs = dregs_byte\n"
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|ALU2OP
argument_list|(
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|reg
operator|)
argument_list|,
literal|12
operator||
operator|(
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|r0
operator|)
operator|.
name|r0
condition|?
literal|0
else|:
literal|1
operator|)
argument_list|)
expr_stmt|;
block|}
else|else
return|return
name|yyerror
argument_list|(
literal|"Register mismatch"
argument_list|)
return|;
block|}
break|break;
case|case
literal|54
case|:
line|#
directive|line
number|1305
file|"bfin-parse.y"
block|{
if|if
condition|(
name|REG_SAME
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|6
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|(
name|yyvsp
index|[
operator|-
literal|4
index|]
operator|.
name|reg
operator|)
argument_list|)
operator|&&
name|REG_SAME
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|2
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|reg
operator|)
argument_list|)
operator|&&
operator|!
name|REG_SAME
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|6
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|(
name|yyvsp
index|[
operator|-
literal|2
index|]
operator|.
name|reg
operator|)
argument_list|)
condition|)
block|{
name|notethat
argument_list|(
literal|"dsp32alu: A1 = ABS A1 , A0 = ABS A0\n"
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|DSP32ALU
argument_list|(
literal|16
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|3
argument_list|)
expr_stmt|;
block|}
else|else
return|return
name|yyerror
argument_list|(
literal|"Register mismatch"
argument_list|)
return|;
block|}
break|break;
case|case
literal|55
case|:
line|#
directive|line
number|1316
file|"bfin-parse.y"
block|{
if|if
condition|(
name|REG_SAME
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|6
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|(
name|yyvsp
index|[
operator|-
literal|4
index|]
operator|.
name|reg
operator|)
argument_list|)
operator|&&
name|REG_SAME
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|2
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|reg
operator|)
argument_list|)
operator|&&
operator|!
name|REG_SAME
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|6
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|(
name|yyvsp
index|[
operator|-
literal|2
index|]
operator|.
name|reg
operator|)
argument_list|)
condition|)
block|{
name|notethat
argument_list|(
literal|"dsp32alu: A1 = - A1 , A0 = - A0\n"
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|DSP32ALU
argument_list|(
literal|14
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|3
argument_list|)
expr_stmt|;
block|}
else|else
return|return
name|yyerror
argument_list|(
literal|"Register mismatch"
argument_list|)
return|;
block|}
break|break;
case|case
literal|56
case|:
line|#
directive|line
number|1327
file|"bfin-parse.y"
block|{
if|if
condition|(
operator|!
name|IS_A1
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|2
index|]
operator|.
name|reg
operator|)
argument_list|)
operator|&&
name|IS_A1
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|reg
operator|)
argument_list|)
condition|)
block|{
name|notethat
argument_list|(
literal|"dsp32alu: A0 -= A1\n"
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|DSP32ALU
argument_list|(
literal|11
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|r0
operator|)
operator|.
name|r0
argument_list|,
literal|0
argument_list|,
literal|3
argument_list|)
expr_stmt|;
block|}
else|else
return|return
name|yyerror
argument_list|(
literal|"Register mismatch"
argument_list|)
return|;
block|}
break|break;
case|case
literal|57
case|:
line|#
directive|line
number|1338
file|"bfin-parse.y"
block|{
if|if
condition|(
name|IS_IREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|2
index|]
operator|.
name|reg
operator|)
argument_list|)
operator|&&
name|EXPR_VALUE
argument_list|(
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|expr
operator|)
argument_list|)
operator|==
literal|4
condition|)
block|{
name|notethat
argument_list|(
literal|"dagMODik: iregs -= 4\n"
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|DAGMODIK
argument_list|(
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|2
index|]
operator|.
name|reg
operator|)
argument_list|,
literal|3
argument_list|)
expr_stmt|;
block|}
elseif|else
if|if
condition|(
name|IS_IREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|2
index|]
operator|.
name|reg
operator|)
argument_list|)
operator|&&
name|EXPR_VALUE
argument_list|(
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|expr
operator|)
argument_list|)
operator|==
literal|2
condition|)
block|{
name|notethat
argument_list|(
literal|"dagMODik: iregs -= 2\n"
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|DAGMODIK
argument_list|(
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|2
index|]
operator|.
name|reg
operator|)
argument_list|,
literal|1
argument_list|)
expr_stmt|;
block|}
else|else
return|return
name|yyerror
argument_list|(
literal|"Register or value mismatch"
argument_list|)
return|;
block|}
break|break;
case|case
literal|58
case|:
line|#
directive|line
number|1354
file|"bfin-parse.y"
block|{
if|if
condition|(
name|IS_IREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|5
index|]
operator|.
name|reg
operator|)
argument_list|)
operator|&&
name|IS_MREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|reg
operator|)
argument_list|)
condition|)
block|{
name|notethat
argument_list|(
literal|"dagMODim: iregs += mregs (opt_brev)\n"
argument_list|)
expr_stmt|;
comment|/* i, m, op, br.  */
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|DAGMODIM
argument_list|(
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|5
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|reg
operator|)
argument_list|,
literal|0
argument_list|,
literal|1
argument_list|)
expr_stmt|;
block|}
elseif|else
if|if
condition|(
name|IS_PREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|5
index|]
operator|.
name|reg
operator|)
argument_list|)
operator|&&
name|IS_PREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|reg
operator|)
argument_list|)
condition|)
block|{
name|notethat
argument_list|(
literal|"PTR2op: pregs += pregs (BREV )\n"
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|PTR2OP
argument_list|(
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|5
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|reg
operator|)
argument_list|,
literal|5
argument_list|)
expr_stmt|;
block|}
else|else
return|return
name|yyerror
argument_list|(
literal|"Register mismatch"
argument_list|)
return|;
block|}
break|break;
case|case
literal|59
case|:
line|#
directive|line
number|1371
file|"bfin-parse.y"
block|{
if|if
condition|(
name|IS_IREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|2
index|]
operator|.
name|reg
operator|)
argument_list|)
operator|&&
name|IS_MREG
argument_list|(
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|reg
operator|)
argument_list|)
condition|)
block|{
name|notethat
argument_list|(
literal|"dagMODim: iregs -= mregs\n"
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|DAGMODIM
argument_list|(
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|2
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|reg
operator|)
argument_list|,
literal|1
argument_list|,
literal|0
argument_list|)
expr_stmt|;
block|}
elseif|else
if|if
condition|(
name|IS_PREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|2
index|]
operator|.
name|reg
operator|)
argument_list|)
operator|&&
name|IS_PREG
argument_list|(
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|reg
operator|)
argument_list|)
condition|)
block|{
name|notethat
argument_list|(
literal|"PTR2op: pregs -= pregs\n"
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|PTR2OP
argument_list|(
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|2
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|reg
operator|)
argument_list|,
literal|0
argument_list|)
expr_stmt|;
block|}
else|else
return|return
name|yyerror
argument_list|(
literal|"Register mismatch"
argument_list|)
return|;
block|}
break|break;
case|case
literal|60
case|:
line|#
directive|line
number|1387
file|"bfin-parse.y"
block|{
if|if
condition|(
operator|!
name|IS_A1
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|reg
operator|)
argument_list|)
operator|&&
name|IS_A1
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|reg
operator|)
argument_list|)
condition|)
block|{
name|notethat
argument_list|(
literal|"dsp32alu: A0 += A1 (W32)\n"
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|DSP32ALU
argument_list|(
literal|11
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|r0
operator|)
operator|.
name|r0
argument_list|,
literal|0
argument_list|,
literal|2
argument_list|)
expr_stmt|;
block|}
else|else
return|return
name|yyerror
argument_list|(
literal|"Register mismatch"
argument_list|)
return|;
block|}
break|break;
case|case
literal|61
case|:
line|#
directive|line
number|1398
file|"bfin-parse.y"
block|{
if|if
condition|(
name|IS_IREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|2
index|]
operator|.
name|reg
operator|)
argument_list|)
operator|&&
name|IS_MREG
argument_list|(
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|reg
operator|)
argument_list|)
condition|)
block|{
name|notethat
argument_list|(
literal|"dagMODim: iregs += mregs\n"
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|DAGMODIM
argument_list|(
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|2
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|reg
operator|)
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
expr_stmt|;
block|}
else|else
return|return
name|yyerror
argument_list|(
literal|"iregs += mregs expected"
argument_list|)
return|;
block|}
break|break;
case|case
literal|62
case|:
line|#
directive|line
number|1409
file|"bfin-parse.y"
block|{
if|if
condition|(
name|IS_IREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|2
index|]
operator|.
name|reg
operator|)
argument_list|)
condition|)
block|{
if|if
condition|(
name|EXPR_VALUE
argument_list|(
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|expr
operator|)
argument_list|)
operator|==
literal|4
condition|)
block|{
name|notethat
argument_list|(
literal|"dagMODik: iregs += 4\n"
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|DAGMODIK
argument_list|(
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|2
index|]
operator|.
name|reg
operator|)
argument_list|,
literal|2
argument_list|)
expr_stmt|;
block|}
elseif|else
if|if
condition|(
name|EXPR_VALUE
argument_list|(
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|expr
operator|)
argument_list|)
operator|==
literal|2
condition|)
block|{
name|notethat
argument_list|(
literal|"dagMODik: iregs += 2\n"
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|DAGMODIK
argument_list|(
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|2
index|]
operator|.
name|reg
operator|)
argument_list|,
literal|0
argument_list|)
expr_stmt|;
block|}
else|else
return|return
name|yyerror
argument_list|(
literal|"iregs += [ 2 | 4 "
argument_list|)
return|;
block|}
elseif|else
if|if
condition|(
name|IS_PREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|2
index|]
operator|.
name|reg
operator|)
argument_list|)
operator|&&
name|IS_IMM
argument_list|(
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|expr
operator|)
argument_list|,
literal|7
argument_list|)
condition|)
block|{
name|notethat
argument_list|(
literal|"COMPI2opP: pregs += imm7\n"
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|COMPI2OPP
argument_list|(
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|2
index|]
operator|.
name|reg
operator|)
argument_list|,
name|imm7
argument_list|(
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|expr
operator|)
argument_list|)
argument_list|,
literal|1
argument_list|)
expr_stmt|;
block|}
elseif|else
if|if
condition|(
name|IS_DREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|2
index|]
operator|.
name|reg
operator|)
argument_list|)
operator|&&
name|IS_IMM
argument_list|(
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|expr
operator|)
argument_list|,
literal|7
argument_list|)
condition|)
block|{
name|notethat
argument_list|(
literal|"COMPI2opD: dregs += imm7\n"
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|COMPI2OPD
argument_list|(
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|2
index|]
operator|.
name|reg
operator|)
argument_list|,
name|imm7
argument_list|(
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|expr
operator|)
argument_list|)
argument_list|,
literal|1
argument_list|)
expr_stmt|;
block|}
else|else
return|return
name|yyerror
argument_list|(
literal|"Register mismatch"
argument_list|)
return|;
block|}
break|break;
case|case
literal|63
case|:
line|#
directive|line
number|1440
file|"bfin-parse.y"
block|{
if|if
condition|(
name|IS_DREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|2
index|]
operator|.
name|reg
operator|)
argument_list|)
operator|&&
name|IS_DREG
argument_list|(
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|reg
operator|)
argument_list|)
condition|)
block|{
name|notethat
argument_list|(
literal|"ALU2op: dregs *= dregs\n"
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|ALU2OP
argument_list|(
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|2
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|reg
operator|)
argument_list|,
literal|3
argument_list|)
expr_stmt|;
block|}
else|else
return|return
name|yyerror
argument_list|(
literal|"Register mismatch"
argument_list|)
return|;
block|}
break|break;
case|case
literal|64
case|:
line|#
directive|line
number|1451
file|"bfin-parse.y"
block|{
if|if
condition|(
operator|!
name|valid_dreg_pair
argument_list|(
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|8
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|(
name|yyvsp
index|[
operator|-
literal|6
index|]
operator|.
name|expr
operator|)
argument_list|)
condition|)
return|return
name|yyerror
argument_list|(
literal|"Bad dreg pair"
argument_list|)
return|;
elseif|else
if|if
condition|(
operator|!
name|valid_dreg_pair
argument_list|(
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|4
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|(
name|yyvsp
index|[
operator|-
literal|2
index|]
operator|.
name|expr
operator|)
argument_list|)
condition|)
return|return
name|yyerror
argument_list|(
literal|"Bad dreg pair"
argument_list|)
return|;
else|else
block|{
name|notethat
argument_list|(
literal|"dsp32alu: SAA (dregs_pair , dregs_pair ) (aligndir)\n"
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|DSP32ALU
argument_list|(
literal|18
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|8
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|4
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|r0
operator|)
operator|.
name|r0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
expr_stmt|;
block|}
block|}
break|break;
case|case
literal|65
case|:
line|#
directive|line
number|1464
file|"bfin-parse.y"
block|{
if|if
condition|(
name|REG_SAME
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|10
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|(
name|yyvsp
index|[
operator|-
literal|9
index|]
operator|.
name|reg
operator|)
argument_list|)
operator|&&
name|REG_SAME
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|4
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|reg
operator|)
argument_list|)
operator|&&
operator|!
name|REG_SAME
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|10
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|(
name|yyvsp
index|[
operator|-
literal|4
index|]
operator|.
name|reg
operator|)
argument_list|)
condition|)
block|{
name|notethat
argument_list|(
literal|"dsp32alu: A1 = A1 (S) , A0 = A0 (S)\n"
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|DSP32ALU
argument_list|(
literal|8
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|1
argument_list|,
literal|0
argument_list|,
literal|2
argument_list|)
expr_stmt|;
block|}
else|else
return|return
name|yyerror
argument_list|(
literal|"Register mismatch"
argument_list|)
return|;
block|}
break|break;
case|case
literal|66
case|:
line|#
directive|line
number|1475
file|"bfin-parse.y"
block|{
if|if
condition|(
name|IS_DREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|8
index|]
operator|.
name|reg
operator|)
argument_list|)
operator|&&
name|IS_DREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|5
index|]
operator|.
name|reg
operator|)
argument_list|)
operator|&&
name|IS_DREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|reg
operator|)
argument_list|)
operator|&&
name|REG_SAME
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|8
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|(
name|yyvsp
index|[
operator|-
literal|5
index|]
operator|.
name|reg
operator|)
argument_list|)
condition|)
block|{
if|if
condition|(
name|EXPR_VALUE
argument_list|(
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|expr
operator|)
argument_list|)
operator|==
literal|1
condition|)
block|{
name|notethat
argument_list|(
literal|"ALU2op: dregs = (dregs + dregs)<< 1\n"
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|ALU2OP
argument_list|(
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|8
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|reg
operator|)
argument_list|,
literal|4
argument_list|)
expr_stmt|;
block|}
elseif|else
if|if
condition|(
name|EXPR_VALUE
argument_list|(
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|expr
operator|)
argument_list|)
operator|==
literal|2
condition|)
block|{
name|notethat
argument_list|(
literal|"ALU2op: dregs = (dregs + dregs)<< 2\n"
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|ALU2OP
argument_list|(
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|8
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|reg
operator|)
argument_list|,
literal|5
argument_list|)
expr_stmt|;
block|}
else|else
return|return
name|yyerror
argument_list|(
literal|"Bad shift value"
argument_list|)
return|;
block|}
elseif|else
if|if
condition|(
name|IS_PREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|8
index|]
operator|.
name|reg
operator|)
argument_list|)
operator|&&
name|IS_PREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|5
index|]
operator|.
name|reg
operator|)
argument_list|)
operator|&&
name|IS_PREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|reg
operator|)
argument_list|)
operator|&&
name|REG_SAME
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|8
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|(
name|yyvsp
index|[
operator|-
literal|5
index|]
operator|.
name|reg
operator|)
argument_list|)
condition|)
block|{
if|if
condition|(
name|EXPR_VALUE
argument_list|(
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|expr
operator|)
argument_list|)
operator|==
literal|1
condition|)
block|{
name|notethat
argument_list|(
literal|"PTR2op: pregs = (pregs + pregs)<< 1\n"
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|PTR2OP
argument_list|(
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|8
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|reg
operator|)
argument_list|,
literal|6
argument_list|)
expr_stmt|;
block|}
elseif|else
if|if
condition|(
name|EXPR_VALUE
argument_list|(
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|expr
operator|)
argument_list|)
operator|==
literal|2
condition|)
block|{
name|notethat
argument_list|(
literal|"PTR2op: pregs = (pregs + pregs)<< 2\n"
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|PTR2OP
argument_list|(
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|8
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|reg
operator|)
argument_list|,
literal|7
argument_list|)
expr_stmt|;
block|}
else|else
return|return
name|yyerror
argument_list|(
literal|"Bad shift value"
argument_list|)
return|;
block|}
else|else
return|return
name|yyerror
argument_list|(
literal|"Register mismatch"
argument_list|)
return|;
block|}
break|break;
case|case
literal|67
case|:
line|#
directive|line
number|1514
file|"bfin-parse.y"
block|{
if|if
condition|(
name|IS_DREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|4
index|]
operator|.
name|reg
operator|)
argument_list|)
operator|&&
name|IS_DREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|2
index|]
operator|.
name|reg
operator|)
argument_list|)
operator|&&
name|IS_DREG
argument_list|(
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|reg
operator|)
argument_list|)
condition|)
block|{
name|notethat
argument_list|(
literal|"COMP3op: dregs = dregs | dregs\n"
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|COMP3OP
argument_list|(
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|4
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|2
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|reg
operator|)
argument_list|,
literal|3
argument_list|)
expr_stmt|;
block|}
else|else
return|return
name|yyerror
argument_list|(
literal|"Dregs expected"
argument_list|)
return|;
block|}
break|break;
case|case
literal|68
case|:
line|#
directive|line
number|1524
file|"bfin-parse.y"
block|{
if|if
condition|(
name|IS_DREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|4
index|]
operator|.
name|reg
operator|)
argument_list|)
operator|&&
name|IS_DREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|2
index|]
operator|.
name|reg
operator|)
argument_list|)
operator|&&
name|IS_DREG
argument_list|(
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|reg
operator|)
argument_list|)
condition|)
block|{
name|notethat
argument_list|(
literal|"COMP3op: dregs = dregs ^ dregs\n"
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|COMP3OP
argument_list|(
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|4
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|2
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|reg
operator|)
argument_list|,
literal|4
argument_list|)
expr_stmt|;
block|}
else|else
return|return
name|yyerror
argument_list|(
literal|"Dregs expected"
argument_list|)
return|;
block|}
break|break;
case|case
literal|69
case|:
line|#
directive|line
number|1534
file|"bfin-parse.y"
block|{
if|if
condition|(
name|IS_PREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|8
index|]
operator|.
name|reg
operator|)
argument_list|)
operator|&&
name|IS_PREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|6
index|]
operator|.
name|reg
operator|)
argument_list|)
operator|&&
name|IS_PREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|reg
operator|)
argument_list|)
condition|)
block|{
if|if
condition|(
name|EXPR_VALUE
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|expr
operator|)
argument_list|)
operator|==
literal|1
condition|)
block|{
name|notethat
argument_list|(
literal|"COMP3op: pregs = pregs + (pregs<< 1)\n"
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|COMP3OP
argument_list|(
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|8
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|6
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|reg
operator|)
argument_list|,
literal|6
argument_list|)
expr_stmt|;
block|}
elseif|else
if|if
condition|(
name|EXPR_VALUE
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|expr
operator|)
argument_list|)
operator|==
literal|2
condition|)
block|{
name|notethat
argument_list|(
literal|"COMP3op: pregs = pregs + (pregs<< 2)\n"
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|COMP3OP
argument_list|(
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|8
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|6
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|reg
operator|)
argument_list|,
literal|7
argument_list|)
expr_stmt|;
block|}
else|else
return|return
name|yyerror
argument_list|(
literal|"Bad shift value"
argument_list|)
return|;
block|}
else|else
return|return
name|yyerror
argument_list|(
literal|"Dregs expected"
argument_list|)
return|;
block|}
break|break;
case|case
literal|70
case|:
line|#
directive|line
number|1554
file|"bfin-parse.y"
block|{
if|if
condition|(
operator|!
name|REG_SAME
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|2
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|reg
operator|)
argument_list|)
condition|)
block|{
name|notethat
argument_list|(
literal|"CCflag: CC = A0 == A1\n"
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|CCFLAG
argument_list|(
literal|0
argument_list|,
literal|0
argument_list|,
literal|5
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
expr_stmt|;
block|}
else|else
return|return
name|yyerror
argument_list|(
literal|"CC register expected"
argument_list|)
return|;
block|}
break|break;
case|case
literal|71
case|:
line|#
directive|line
number|1564
file|"bfin-parse.y"
block|{
if|if
condition|(
operator|!
name|REG_SAME
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|2
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|reg
operator|)
argument_list|)
condition|)
block|{
name|notethat
argument_list|(
literal|"CCflag: CC = A0< A1\n"
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|CCFLAG
argument_list|(
literal|0
argument_list|,
literal|0
argument_list|,
literal|6
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
expr_stmt|;
block|}
else|else
return|return
name|yyerror
argument_list|(
literal|"Register mismatch"
argument_list|)
return|;
block|}
break|break;
case|case
literal|72
case|:
line|#
directive|line
number|1574
file|"bfin-parse.y"
block|{
if|if
condition|(
name|REG_CLASS
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|reg
operator|)
argument_list|)
operator|==
name|REG_CLASS
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|reg
operator|)
argument_list|)
condition|)
block|{
name|notethat
argument_list|(
literal|"CCflag: CC = dpregs< dpregs\n"
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|CCFLAG
argument_list|(
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|reg
operator|)
operator|.
name|regno
operator|&
name|CODE_MASK
argument_list|,
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|r0
operator|)
operator|.
name|r0
argument_list|,
literal|0
argument_list|,
name|IS_PREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|reg
operator|)
argument_list|)
condition|?
literal|1
else|:
literal|0
argument_list|)
expr_stmt|;
block|}
else|else
return|return
name|yyerror
argument_list|(
literal|"Compare only of same register class"
argument_list|)
return|;
block|}
break|break;
case|case
literal|73
case|:
line|#
directive|line
number|1584
file|"bfin-parse.y"
block|{
if|if
condition|(
operator|(
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|r0
operator|)
operator|.
name|r0
operator|==
literal|1
operator|&&
name|IS_IMM
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|expr
operator|)
argument_list|,
literal|3
argument_list|)
operator|)
operator|||
operator|(
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|r0
operator|)
operator|.
name|r0
operator|==
literal|3
operator|&&
name|IS_UIMM
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|expr
operator|)
argument_list|,
literal|3
argument_list|)
operator|)
condition|)
block|{
name|notethat
argument_list|(
literal|"CCflag: CC = dpregs< (u)imm3\n"
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|CCFLAG
argument_list|(
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|reg
operator|)
argument_list|,
name|imm3
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|expr
operator|)
argument_list|)
argument_list|,
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|r0
operator|)
operator|.
name|r0
argument_list|,
literal|1
argument_list|,
name|IS_PREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|reg
operator|)
argument_list|)
condition|?
literal|1
else|:
literal|0
argument_list|)
expr_stmt|;
block|}
else|else
return|return
name|yyerror
argument_list|(
literal|"Bad constant value"
argument_list|)
return|;
block|}
break|break;
case|case
literal|74
case|:
line|#
directive|line
number|1595
file|"bfin-parse.y"
block|{
if|if
condition|(
name|REG_CLASS
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|2
index|]
operator|.
name|reg
operator|)
argument_list|)
operator|==
name|REG_CLASS
argument_list|(
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|reg
operator|)
argument_list|)
condition|)
block|{
name|notethat
argument_list|(
literal|"CCflag: CC = dpregs == dpregs\n"
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|CCFLAG
argument_list|(
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|2
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|reg
operator|)
operator|.
name|regno
operator|&
name|CODE_MASK
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
name|IS_PREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|2
index|]
operator|.
name|reg
operator|)
argument_list|)
condition|?
literal|1
else|:
literal|0
argument_list|)
expr_stmt|;
block|}
block|}
break|break;
case|case
literal|75
case|:
line|#
directive|line
number|1603
file|"bfin-parse.y"
block|{
if|if
condition|(
name|IS_IMM
argument_list|(
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|expr
operator|)
argument_list|,
literal|3
argument_list|)
condition|)
block|{
name|notethat
argument_list|(
literal|"CCflag: CC = dpregs == imm3\n"
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|CCFLAG
argument_list|(
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|2
index|]
operator|.
name|reg
operator|)
argument_list|,
name|imm3
argument_list|(
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|expr
operator|)
argument_list|)
argument_list|,
literal|0
argument_list|,
literal|1
argument_list|,
name|IS_PREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|2
index|]
operator|.
name|reg
operator|)
argument_list|)
condition|?
literal|1
else|:
literal|0
argument_list|)
expr_stmt|;
block|}
else|else
return|return
name|yyerror
argument_list|(
literal|"Bad constant range"
argument_list|)
return|;
block|}
break|break;
case|case
literal|76
case|:
line|#
directive|line
number|1613
file|"bfin-parse.y"
block|{
if|if
condition|(
operator|!
name|REG_SAME
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|2
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|reg
operator|)
argument_list|)
condition|)
block|{
name|notethat
argument_list|(
literal|"CCflag: CC = A0<= A1\n"
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|CCFLAG
argument_list|(
literal|0
argument_list|,
literal|0
argument_list|,
literal|7
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
expr_stmt|;
block|}
else|else
return|return
name|yyerror
argument_list|(
literal|"CC register expected"
argument_list|)
return|;
block|}
break|break;
case|case
literal|77
case|:
line|#
directive|line
number|1623
file|"bfin-parse.y"
block|{
if|if
condition|(
name|REG_CLASS
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|reg
operator|)
argument_list|)
operator|==
name|REG_CLASS
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|reg
operator|)
argument_list|)
condition|)
block|{
name|notethat
argument_list|(
literal|"CCflag: CC = pregs<= pregs (..)\n"
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|CCFLAG
argument_list|(
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|reg
operator|)
operator|.
name|regno
operator|&
name|CODE_MASK
argument_list|,
literal|1
operator|+
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|r0
operator|)
operator|.
name|r0
argument_list|,
literal|0
argument_list|,
name|IS_PREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|reg
operator|)
argument_list|)
condition|?
literal|1
else|:
literal|0
argument_list|)
expr_stmt|;
block|}
else|else
return|return
name|yyerror
argument_list|(
literal|"Compare only of same register class"
argument_list|)
return|;
block|}
break|break;
case|case
literal|78
case|:
line|#
directive|line
number|1634
file|"bfin-parse.y"
block|{
if|if
condition|(
operator|(
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|r0
operator|)
operator|.
name|r0
operator|==
literal|1
operator|&&
name|IS_IMM
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|expr
operator|)
argument_list|,
literal|3
argument_list|)
operator|)
operator|||
operator|(
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|r0
operator|)
operator|.
name|r0
operator|==
literal|3
operator|&&
name|IS_UIMM
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|expr
operator|)
argument_list|,
literal|3
argument_list|)
operator|)
condition|)
block|{
if|if
condition|(
name|IS_DREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|reg
operator|)
argument_list|)
condition|)
block|{
name|notethat
argument_list|(
literal|"CCflag: CC = dregs<= (u)imm3\n"
argument_list|)
expr_stmt|;
comment|/*    x       y     opc     I     G   */
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|CCFLAG
argument_list|(
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|reg
operator|)
argument_list|,
name|imm3
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|expr
operator|)
argument_list|)
argument_list|,
literal|1
operator|+
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|r0
operator|)
operator|.
name|r0
argument_list|,
literal|1
argument_list|,
literal|0
argument_list|)
expr_stmt|;
block|}
elseif|else
if|if
condition|(
name|IS_PREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|reg
operator|)
argument_list|)
condition|)
block|{
name|notethat
argument_list|(
literal|"CCflag: CC = pregs<= (u)imm3\n"
argument_list|)
expr_stmt|;
comment|/*    x       y     opc     I     G   */
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|CCFLAG
argument_list|(
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|reg
operator|)
argument_list|,
name|imm3
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|expr
operator|)
argument_list|)
argument_list|,
literal|1
operator|+
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|r0
operator|)
operator|.
name|r0
argument_list|,
literal|1
argument_list|,
literal|1
argument_list|)
expr_stmt|;
block|}
else|else
return|return
name|yyerror
argument_list|(
literal|"Dreg or Preg expected"
argument_list|)
return|;
block|}
else|else
return|return
name|yyerror
argument_list|(
literal|"Bad constant value"
argument_list|)
return|;
block|}
break|break;
case|case
literal|79
case|:
line|#
directive|line
number|1658
file|"bfin-parse.y"
block|{
if|if
condition|(
name|IS_DREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|4
index|]
operator|.
name|reg
operator|)
argument_list|)
operator|&&
name|IS_DREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|2
index|]
operator|.
name|reg
operator|)
argument_list|)
operator|&&
name|IS_DREG
argument_list|(
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|reg
operator|)
argument_list|)
condition|)
block|{
name|notethat
argument_list|(
literal|"COMP3op: dregs = dregs& dregs\n"
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|COMP3OP
argument_list|(
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|4
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|2
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|reg
operator|)
argument_list|,
literal|2
argument_list|)
expr_stmt|;
block|}
else|else
return|return
name|yyerror
argument_list|(
literal|"Dregs expected"
argument_list|)
return|;
block|}
break|break;
case|case
literal|80
case|:
line|#
directive|line
number|1669
file|"bfin-parse.y"
block|{
name|notethat
argument_list|(
literal|"CC2stat operation\n"
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|bfin_gen_cc2stat
argument_list|(
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|modcodes
operator|)
operator|.
name|r0
argument_list|,
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|modcodes
operator|)
operator|.
name|x0
argument_list|,
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|modcodes
operator|)
operator|.
name|s0
argument_list|)
expr_stmt|;
block|}
break|break;
case|case
literal|81
case|:
line|#
directive|line
number|1675
file|"bfin-parse.y"
block|{
if|if
condition|(
name|IS_ALLREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|2
index|]
operator|.
name|reg
operator|)
argument_list|)
operator|&&
name|IS_ALLREG
argument_list|(
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|reg
operator|)
argument_list|)
condition|)
block|{
name|notethat
argument_list|(
literal|"REGMV: allregs = allregs\n"
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|bfin_gen_regmv
argument_list|(
operator|&
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|2
index|]
operator|.
name|reg
operator|)
argument_list|)
expr_stmt|;
block|}
else|else
return|return
name|yyerror
argument_list|(
literal|"Register mismatch"
argument_list|)
return|;
block|}
break|break;
case|case
literal|82
case|:
line|#
directive|line
number|1686
file|"bfin-parse.y"
block|{
if|if
condition|(
name|IS_DREG
argument_list|(
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|reg
operator|)
argument_list|)
condition|)
block|{
name|notethat
argument_list|(
literal|"CC2dreg: CC = dregs\n"
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|bfin_gen_cc2dreg
argument_list|(
literal|1
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|reg
operator|)
argument_list|)
expr_stmt|;
block|}
else|else
return|return
name|yyerror
argument_list|(
literal|"Register mismatch"
argument_list|)
return|;
block|}
break|break;
case|case
literal|83
case|:
line|#
directive|line
number|1697
file|"bfin-parse.y"
block|{
if|if
condition|(
name|IS_DREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|2
index|]
operator|.
name|reg
operator|)
argument_list|)
condition|)
block|{
name|notethat
argument_list|(
literal|"CC2dreg: dregs = CC\n"
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|bfin_gen_cc2dreg
argument_list|(
literal|0
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|2
index|]
operator|.
name|reg
operator|)
argument_list|)
expr_stmt|;
block|}
else|else
return|return
name|yyerror
argument_list|(
literal|"Register mismatch"
argument_list|)
return|;
block|}
break|break;
case|case
literal|84
case|:
line|#
directive|line
number|1708
file|"bfin-parse.y"
block|{
name|notethat
argument_list|(
literal|"CC2dreg: CC =! CC\n"
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|bfin_gen_cc2dreg
argument_list|(
literal|3
argument_list|,
literal|0
argument_list|)
expr_stmt|;
block|}
break|break;
case|case
literal|85
case|:
line|#
directive|line
number|1716
file|"bfin-parse.y"
block|{
name|notethat
argument_list|(
literal|"dsp32mult: dregs_half = multiply_halfregs (opt_mode)\n"
argument_list|)
expr_stmt|;
if|if
condition|(
operator|!
name|IS_H
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|reg
operator|)
argument_list|)
operator|&&
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|mod
operator|)
operator|.
name|MM
condition|)
return|return
name|yyerror
argument_list|(
literal|"(M) not allowed with MAC0"
argument_list|)
return|;
if|if
condition|(
name|IS_H
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|reg
operator|)
argument_list|)
condition|)
block|{
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|DSP32MULT
argument_list|(
literal|0
argument_list|,
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|mod
operator|)
operator|.
name|MM
argument_list|,
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|mod
operator|)
operator|.
name|mod
argument_list|,
literal|1
argument_list|,
literal|0
argument_list|,
name|IS_H
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|macfunc
operator|)
operator|.
name|s0
argument_list|)
argument_list|,
name|IS_H
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|macfunc
operator|)
operator|.
name|s1
argument_list|)
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|reg
operator|)
argument_list|,
literal|0
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|macfunc
operator|)
operator|.
name|s0
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|macfunc
operator|)
operator|.
name|s1
argument_list|,
literal|0
argument_list|)
expr_stmt|;
block|}
else|else
block|{
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|DSP32MULT
argument_list|(
literal|0
argument_list|,
literal|0
argument_list|,
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|mod
operator|)
operator|.
name|mod
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
name|IS_H
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|macfunc
operator|)
operator|.
name|s0
argument_list|)
argument_list|,
name|IS_H
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|macfunc
operator|)
operator|.
name|s1
argument_list|)
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|reg
operator|)
argument_list|,
literal|0
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|macfunc
operator|)
operator|.
name|s0
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|macfunc
operator|)
operator|.
name|s1
argument_list|,
literal|1
argument_list|)
expr_stmt|;
block|}
block|}
break|break;
case|case
literal|86
case|:
line|#
directive|line
number|1737
file|"bfin-parse.y"
block|{
comment|/* Odd registers can use (M).  */
if|if
condition|(
operator|!
name|IS_DREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|reg
operator|)
argument_list|)
condition|)
return|return
name|yyerror
argument_list|(
literal|"Dreg expected"
argument_list|)
return|;
if|if
condition|(
operator|!
name|IS_EVEN
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|reg
operator|)
argument_list|)
condition|)
block|{
name|notethat
argument_list|(
literal|"dsp32mult: dregs = multiply_halfregs (opt_mode)\n"
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|DSP32MULT
argument_list|(
literal|0
argument_list|,
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|mod
operator|)
operator|.
name|MM
argument_list|,
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|mod
operator|)
operator|.
name|mod
argument_list|,
literal|1
argument_list|,
literal|1
argument_list|,
name|IS_H
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|macfunc
operator|)
operator|.
name|s0
argument_list|)
argument_list|,
name|IS_H
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|macfunc
operator|)
operator|.
name|s1
argument_list|)
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|reg
operator|)
argument_list|,
literal|0
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|macfunc
operator|)
operator|.
name|s0
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|macfunc
operator|)
operator|.
name|s1
argument_list|,
literal|0
argument_list|)
expr_stmt|;
block|}
elseif|else
if|if
condition|(
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|mod
operator|)
operator|.
name|MM
operator|==
literal|0
condition|)
block|{
name|notethat
argument_list|(
literal|"dsp32mult: dregs = multiply_halfregs opt_mode\n"
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|DSP32MULT
argument_list|(
literal|0
argument_list|,
literal|0
argument_list|,
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|mod
operator|)
operator|.
name|mod
argument_list|,
literal|0
argument_list|,
literal|1
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
name|IS_H
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|macfunc
operator|)
operator|.
name|s0
argument_list|)
argument_list|,
name|IS_H
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|macfunc
operator|)
operator|.
name|s1
argument_list|)
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|reg
operator|)
argument_list|,
literal|0
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|macfunc
operator|)
operator|.
name|s0
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|macfunc
operator|)
operator|.
name|s1
argument_list|,
literal|1
argument_list|)
expr_stmt|;
block|}
else|else
return|return
name|yyerror
argument_list|(
literal|"Register or mode mismatch"
argument_list|)
return|;
block|}
break|break;
case|case
literal|87
case|:
line|#
directive|line
number|1763
file|"bfin-parse.y"
block|{
if|if
condition|(
operator|!
name|IS_DREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|8
index|]
operator|.
name|reg
operator|)
argument_list|)
operator|||
operator|!
name|IS_DREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|reg
operator|)
argument_list|)
condition|)
return|return
name|yyerror
argument_list|(
literal|"Dregs expected"
argument_list|)
return|;
if|if
condition|(
name|check_multiply_halfregs
argument_list|(
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|6
index|]
operator|.
name|macfunc
operator|)
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|macfunc
operator|)
argument_list|)
operator|<
literal|0
condition|)
return|return
operator|-
literal|1
return|;
if|if
condition|(
name|IS_H
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|8
index|]
operator|.
name|reg
operator|)
argument_list|)
operator|&&
operator|!
name|IS_H
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|reg
operator|)
argument_list|)
condition|)
block|{
name|notethat
argument_list|(
literal|"dsp32mult: dregs_hi = multiply_halfregs mxd_mod, "
literal|"dregs_lo = multiply_halfregs opt_mode\n"
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|DSP32MULT
argument_list|(
literal|0
argument_list|,
operator|(
name|yyvsp
index|[
operator|-
literal|5
index|]
operator|.
name|mod
operator|)
operator|.
name|MM
argument_list|,
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|mod
operator|)
operator|.
name|mod
argument_list|,
literal|1
argument_list|,
literal|0
argument_list|,
name|IS_H
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|6
index|]
operator|.
name|macfunc
operator|)
operator|.
name|s0
argument_list|)
argument_list|,
name|IS_H
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|6
index|]
operator|.
name|macfunc
operator|)
operator|.
name|s1
argument_list|)
argument_list|,
name|IS_H
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|macfunc
operator|)
operator|.
name|s0
argument_list|)
argument_list|,
name|IS_H
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|macfunc
operator|)
operator|.
name|s1
argument_list|)
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|8
index|]
operator|.
name|reg
operator|)
argument_list|,
literal|0
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|6
index|]
operator|.
name|macfunc
operator|)
operator|.
name|s0
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|6
index|]
operator|.
name|macfunc
operator|)
operator|.
name|s1
argument_list|,
literal|1
argument_list|)
expr_stmt|;
block|}
elseif|else
if|if
condition|(
operator|!
name|IS_H
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|8
index|]
operator|.
name|reg
operator|)
argument_list|)
operator|&&
name|IS_H
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|reg
operator|)
argument_list|)
operator|&&
operator|(
name|yyvsp
index|[
operator|-
literal|5
index|]
operator|.
name|mod
operator|)
operator|.
name|MM
operator|==
literal|0
condition|)
block|{
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|DSP32MULT
argument_list|(
literal|0
argument_list|,
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|mod
operator|)
operator|.
name|MM
argument_list|,
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|mod
operator|)
operator|.
name|mod
argument_list|,
literal|1
argument_list|,
literal|0
argument_list|,
name|IS_H
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|macfunc
operator|)
operator|.
name|s0
argument_list|)
argument_list|,
name|IS_H
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|macfunc
operator|)
operator|.
name|s1
argument_list|)
argument_list|,
name|IS_H
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|6
index|]
operator|.
name|macfunc
operator|)
operator|.
name|s0
argument_list|)
argument_list|,
name|IS_H
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|6
index|]
operator|.
name|macfunc
operator|)
operator|.
name|s1
argument_list|)
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|8
index|]
operator|.
name|reg
operator|)
argument_list|,
literal|0
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|6
index|]
operator|.
name|macfunc
operator|)
operator|.
name|s0
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|6
index|]
operator|.
name|macfunc
operator|)
operator|.
name|s1
argument_list|,
literal|1
argument_list|)
expr_stmt|;
block|}
else|else
return|return
name|yyerror
argument_list|(
literal|"Multfunc Register or mode mismatch"
argument_list|)
return|;
block|}
break|break;
case|case
literal|88
case|:
line|#
directive|line
number|1789
file|"bfin-parse.y"
block|{
if|if
condition|(
operator|!
name|IS_DREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|8
index|]
operator|.
name|reg
operator|)
argument_list|)
operator|||
operator|!
name|IS_DREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|reg
operator|)
argument_list|)
condition|)
return|return
name|yyerror
argument_list|(
literal|"Dregs expected"
argument_list|)
return|;
if|if
condition|(
name|check_multiply_halfregs
argument_list|(
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|6
index|]
operator|.
name|macfunc
operator|)
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|macfunc
operator|)
argument_list|)
operator|<
literal|0
condition|)
return|return
operator|-
literal|1
return|;
name|notethat
argument_list|(
literal|"dsp32mult: dregs = multiply_halfregs mxd_mod, "
literal|"dregs = multiply_halfregs opt_mode\n"
argument_list|)
expr_stmt|;
if|if
condition|(
name|IS_EVEN
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|8
index|]
operator|.
name|reg
operator|)
argument_list|)
condition|)
block|{
if|if
condition|(
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|reg
operator|)
operator|.
name|regno
operator|-
operator|(
name|yyvsp
index|[
operator|-
literal|8
index|]
operator|.
name|reg
operator|)
operator|.
name|regno
operator|!=
literal|1
operator|||
operator|(
name|yyvsp
index|[
operator|-
literal|5
index|]
operator|.
name|mod
operator|)
operator|.
name|MM
operator|!=
literal|0
condition|)
return|return
name|yyerror
argument_list|(
literal|"Dest registers or mode mismatch"
argument_list|)
return|;
comment|/*   op1       MM      mmod  */
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|DSP32MULT
argument_list|(
literal|0
argument_list|,
literal|0
argument_list|,
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|mod
operator|)
operator|.
name|mod
argument_list|,
literal|1
argument_list|,
literal|1
argument_list|,
name|IS_H
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|macfunc
operator|)
operator|.
name|s0
argument_list|)
argument_list|,
name|IS_H
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|macfunc
operator|)
operator|.
name|s1
argument_list|)
argument_list|,
name|IS_H
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|6
index|]
operator|.
name|macfunc
operator|)
operator|.
name|s0
argument_list|)
argument_list|,
name|IS_H
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|6
index|]
operator|.
name|macfunc
operator|)
operator|.
name|s1
argument_list|)
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|8
index|]
operator|.
name|reg
operator|)
argument_list|,
literal|0
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|6
index|]
operator|.
name|macfunc
operator|)
operator|.
name|s0
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|6
index|]
operator|.
name|macfunc
operator|)
operator|.
name|s1
argument_list|,
literal|1
argument_list|)
expr_stmt|;
block|}
else|else
block|{
if|if
condition|(
operator|(
name|yyvsp
index|[
operator|-
literal|8
index|]
operator|.
name|reg
operator|)
operator|.
name|regno
operator|-
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|reg
operator|)
operator|.
name|regno
operator|!=
literal|1
condition|)
return|return
name|yyerror
argument_list|(
literal|"Dest registers mismatch"
argument_list|)
return|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|DSP32MULT
argument_list|(
literal|0
argument_list|,
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|mod
operator|)
operator|.
name|MM
argument_list|,
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|mod
operator|)
operator|.
name|mod
argument_list|,
literal|1
argument_list|,
literal|1
argument_list|,
name|IS_H
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|6
index|]
operator|.
name|macfunc
operator|)
operator|.
name|s0
argument_list|)
argument_list|,
name|IS_H
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|6
index|]
operator|.
name|macfunc
operator|)
operator|.
name|s1
argument_list|)
argument_list|,
name|IS_H
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|macfunc
operator|)
operator|.
name|s0
argument_list|)
argument_list|,
name|IS_H
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|macfunc
operator|)
operator|.
name|s1
argument_list|)
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|8
index|]
operator|.
name|reg
operator|)
argument_list|,
literal|0
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|6
index|]
operator|.
name|macfunc
operator|)
operator|.
name|s0
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|6
index|]
operator|.
name|macfunc
operator|)
operator|.
name|s1
argument_list|,
literal|1
argument_list|)
expr_stmt|;
block|}
block|}
break|break;
case|case
literal|89
case|:
line|#
directive|line
number|1823
file|"bfin-parse.y"
block|{
if|if
condition|(
operator|!
name|REG_SAME
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|4
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|(
name|yyvsp
index|[
operator|-
literal|2
index|]
operator|.
name|reg
operator|)
argument_list|)
condition|)
return|return
name|yyerror
argument_list|(
literal|"Aregs must be same"
argument_list|)
return|;
if|if
condition|(
name|IS_DREG
argument_list|(
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|reg
operator|)
argument_list|)
operator|&&
operator|!
name|IS_H
argument_list|(
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|reg
operator|)
argument_list|)
condition|)
block|{
name|notethat
argument_list|(
literal|"dsp32shift: A0 = ASHIFT A0 BY dregs_lo\n"
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|DSP32SHIFT
argument_list|(
literal|3
argument_list|,
literal|0
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|reg
operator|)
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
name|IS_A1
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|4
index|]
operator|.
name|reg
operator|)
argument_list|)
argument_list|)
expr_stmt|;
block|}
else|else
return|return
name|yyerror
argument_list|(
literal|"Dregs expected"
argument_list|)
return|;
block|}
break|break;
case|case
literal|90
case|:
line|#
directive|line
number|1837
file|"bfin-parse.y"
block|{
if|if
condition|(
name|IS_DREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|reg
operator|)
argument_list|)
operator|&&
operator|!
name|IS_H
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|reg
operator|)
argument_list|)
condition|)
block|{
name|notethat
argument_list|(
literal|"dsp32shift: dregs_half = ASHIFT dregs_half BY dregs_lo\n"
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|DSP32SHIFT
argument_list|(
literal|0
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|6
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|modcodes
operator|)
operator|.
name|s0
argument_list|,
name|HL2
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|6
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|reg
operator|)
argument_list|)
argument_list|)
expr_stmt|;
block|}
else|else
return|return
name|yyerror
argument_list|(
literal|"Dregs expected"
argument_list|)
return|;
block|}
break|break;
case|case
literal|91
case|:
line|#
directive|line
number|1848
file|"bfin-parse.y"
block|{
if|if
condition|(
operator|!
name|REG_SAME
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|(
name|yyvsp
index|[
operator|-
literal|2
index|]
operator|.
name|reg
operator|)
argument_list|)
condition|)
return|return
name|yyerror
argument_list|(
literal|"Aregs must be same"
argument_list|)
return|;
if|if
condition|(
name|IS_UIMM
argument_list|(
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|expr
operator|)
argument_list|,
literal|5
argument_list|)
condition|)
block|{
name|notethat
argument_list|(
literal|"dsp32shiftimm: A0 = A0<< uimm5\n"
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|DSP32SHIFTIMM
argument_list|(
literal|3
argument_list|,
literal|0
argument_list|,
name|imm5
argument_list|(
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|expr
operator|)
argument_list|)
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
name|IS_A1
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|reg
operator|)
argument_list|)
argument_list|)
expr_stmt|;
block|}
else|else
return|return
name|yyerror
argument_list|(
literal|"Bad shift value"
argument_list|)
return|;
block|}
break|break;
case|case
literal|92
case|:
line|#
directive|line
number|1862
file|"bfin-parse.y"
block|{
if|if
condition|(
name|IS_DREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|5
index|]
operator|.
name|reg
operator|)
argument_list|)
operator|&&
name|IS_DREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|reg
operator|)
argument_list|)
operator|&&
name|IS_UIMM
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|expr
operator|)
argument_list|,
literal|5
argument_list|)
condition|)
block|{
if|if
condition|(
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|modcodes
operator|)
operator|.
name|r0
condition|)
block|{
comment|/*  Vector?  */
name|notethat
argument_list|(
literal|"dsp32shiftimm: dregs = dregs<< expr (V, .)\n"
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|DSP32SHIFTIMM
argument_list|(
literal|1
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|5
index|]
operator|.
name|reg
operator|)
argument_list|,
name|imm4
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|expr
operator|)
argument_list|)
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|modcodes
operator|)
operator|.
name|s0
condition|?
literal|1
else|:
literal|2
argument_list|,
literal|0
argument_list|)
expr_stmt|;
block|}
else|else
block|{
name|notethat
argument_list|(
literal|"dsp32shiftimm: dregs =  dregs<< uimm5 (.)\n"
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|DSP32SHIFTIMM
argument_list|(
literal|2
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|5
index|]
operator|.
name|reg
operator|)
argument_list|,
name|imm6
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|expr
operator|)
argument_list|)
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|modcodes
operator|)
operator|.
name|s0
condition|?
literal|1
else|:
literal|2
argument_list|,
literal|0
argument_list|)
expr_stmt|;
block|}
block|}
elseif|else
if|if
condition|(
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|modcodes
operator|)
operator|.
name|s0
operator|==
literal|0
operator|&&
name|IS_PREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|5
index|]
operator|.
name|reg
operator|)
argument_list|)
operator|&&
name|IS_PREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|reg
operator|)
argument_list|)
condition|)
block|{
if|if
condition|(
name|EXPR_VALUE
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|expr
operator|)
argument_list|)
operator|==
literal|2
condition|)
block|{
name|notethat
argument_list|(
literal|"PTR2op: pregs = pregs<< 2\n"
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|PTR2OP
argument_list|(
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|5
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|reg
operator|)
argument_list|,
literal|1
argument_list|)
expr_stmt|;
block|}
elseif|else
if|if
condition|(
name|EXPR_VALUE
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|expr
operator|)
argument_list|)
operator|==
literal|1
condition|)
block|{
name|notethat
argument_list|(
literal|"COMP3op: pregs = pregs<< 1\n"
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|COMP3OP
argument_list|(
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|5
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|reg
operator|)
argument_list|,
literal|5
argument_list|)
expr_stmt|;
block|}
else|else
return|return
name|yyerror
argument_list|(
literal|"Bad shift value"
argument_list|)
return|;
block|}
else|else
return|return
name|yyerror
argument_list|(
literal|"Bad shift value or register"
argument_list|)
return|;
block|}
break|break;
case|case
literal|93
case|:
line|#
directive|line
number|1896
file|"bfin-parse.y"
block|{
if|if
condition|(
name|IS_UIMM
argument_list|(
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|expr
operator|)
argument_list|,
literal|4
argument_list|)
condition|)
block|{
name|notethat
argument_list|(
literal|"dsp32shiftimm: dregs_half = dregs_half<< uimm4\n"
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|DSP32SHIFTIMM
argument_list|(
literal|0x0
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|4
index|]
operator|.
name|reg
operator|)
argument_list|,
name|imm5
argument_list|(
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|expr
operator|)
argument_list|)
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|2
index|]
operator|.
name|reg
operator|)
argument_list|,
literal|2
argument_list|,
name|HL2
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|4
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|(
name|yyvsp
index|[
operator|-
literal|2
index|]
operator|.
name|reg
operator|)
argument_list|)
argument_list|)
expr_stmt|;
block|}
else|else
return|return
name|yyerror
argument_list|(
literal|"Bad shift value"
argument_list|)
return|;
block|}
break|break;
case|case
literal|94
case|:
line|#
directive|line
number|1906
file|"bfin-parse.y"
block|{
if|if
condition|(
name|IS_UIMM
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|expr
operator|)
argument_list|,
literal|4
argument_list|)
condition|)
block|{
name|notethat
argument_list|(
literal|"dsp32shiftimm: dregs_half = dregs_half<< uimm4\n"
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|DSP32SHIFTIMM
argument_list|(
literal|0x0
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|5
index|]
operator|.
name|reg
operator|)
argument_list|,
name|imm5
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|expr
operator|)
argument_list|)
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|modcodes
operator|)
operator|.
name|s0
argument_list|,
name|HL2
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|5
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|reg
operator|)
argument_list|)
argument_list|)
expr_stmt|;
block|}
else|else
return|return
name|yyerror
argument_list|(
literal|"Bad shift value"
argument_list|)
return|;
block|}
break|break;
case|case
literal|95
case|:
line|#
directive|line
number|1916
file|"bfin-parse.y"
block|{
name|int
name|op
decl_stmt|;
if|if
condition|(
name|IS_DREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|6
index|]
operator|.
name|reg
operator|)
argument_list|)
operator|&&
name|IS_DREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|reg
operator|)
argument_list|)
operator|&&
name|IS_DREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|reg
operator|)
argument_list|)
operator|&&
operator|!
name|IS_H
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|reg
operator|)
argument_list|)
condition|)
block|{
if|if
condition|(
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|modcodes
operator|)
operator|.
name|r0
condition|)
block|{
name|op
operator|=
literal|1
expr_stmt|;
name|notethat
argument_list|(
literal|"dsp32shift: dregs = ASHIFT dregs BY "
literal|"dregs_lo (V, .)\n"
argument_list|)
expr_stmt|;
block|}
else|else
block|{
name|op
operator|=
literal|2
expr_stmt|;
name|notethat
argument_list|(
literal|"dsp32shift: dregs = ASHIFT dregs BY dregs_lo (.)\n"
argument_list|)
expr_stmt|;
block|}
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|DSP32SHIFT
argument_list|(
name|op
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|6
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|modcodes
operator|)
operator|.
name|s0
argument_list|,
literal|0
argument_list|)
expr_stmt|;
block|}
else|else
return|return
name|yyerror
argument_list|(
literal|"Dregs expected"
argument_list|)
return|;
block|}
break|break;
case|case
literal|96
case|:
line|#
directive|line
number|1941
file|"bfin-parse.y"
block|{
if|if
condition|(
name|IS_DREG_L
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|8
index|]
operator|.
name|reg
operator|)
argument_list|)
operator|&&
name|IS_DREG_L
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|4
index|]
operator|.
name|reg
operator|)
argument_list|)
operator|&&
name|IS_DREG_L
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|2
index|]
operator|.
name|reg
operator|)
argument_list|)
condition|)
block|{
name|notethat
argument_list|(
literal|"dsp32shift: dregs_lo = EXPADJ (dregs , dregs_lo )\n"
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|DSP32SHIFT
argument_list|(
literal|7
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|8
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|2
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|4
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|r0
operator|)
operator|.
name|r0
argument_list|,
literal|0
argument_list|)
expr_stmt|;
block|}
else|else
return|return
name|yyerror
argument_list|(
literal|"Bad shift value or register"
argument_list|)
return|;
block|}
break|break;
case|case
literal|97
case|:
line|#
directive|line
number|1953
file|"bfin-parse.y"
block|{
if|if
condition|(
name|IS_DREG_L
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|7
index|]
operator|.
name|reg
operator|)
argument_list|)
operator|&&
name|IS_DREG_L
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|reg
operator|)
argument_list|)
operator|&&
name|IS_DREG_L
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|reg
operator|)
argument_list|)
condition|)
block|{
name|notethat
argument_list|(
literal|"dsp32shift: dregs_lo = EXPADJ (dregs_lo, dregs_lo)\n"
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|DSP32SHIFT
argument_list|(
literal|7
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|7
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|reg
operator|)
argument_list|,
literal|2
argument_list|,
literal|0
argument_list|)
expr_stmt|;
block|}
elseif|else
if|if
condition|(
name|IS_DREG_L
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|7
index|]
operator|.
name|reg
operator|)
argument_list|)
operator|&&
name|IS_DREG_H
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|reg
operator|)
argument_list|)
operator|&&
name|IS_DREG_L
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|reg
operator|)
argument_list|)
condition|)
block|{
name|notethat
argument_list|(
literal|"dsp32shift: dregs_lo = EXPADJ (dregs_hi, dregs_lo)\n"
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|DSP32SHIFT
argument_list|(
literal|7
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|7
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|reg
operator|)
argument_list|,
literal|3
argument_list|,
literal|0
argument_list|)
expr_stmt|;
block|}
else|else
return|return
name|yyerror
argument_list|(
literal|"Bad shift value or register"
argument_list|)
return|;
block|}
break|break;
case|case
literal|98
case|:
line|#
directive|line
number|1971
file|"bfin-parse.y"
block|{
if|if
condition|(
name|IS_DREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|7
index|]
operator|.
name|reg
operator|)
argument_list|)
operator|&&
name|IS_DREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|reg
operator|)
argument_list|)
operator|&&
name|IS_DREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|reg
operator|)
argument_list|)
condition|)
block|{
name|notethat
argument_list|(
literal|"dsp32shift: dregs = DEPOSIT (dregs , dregs )\n"
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|DSP32SHIFT
argument_list|(
literal|10
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|7
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|reg
operator|)
argument_list|,
literal|2
argument_list|,
literal|0
argument_list|)
expr_stmt|;
block|}
else|else
return|return
name|yyerror
argument_list|(
literal|"Register mismatch"
argument_list|)
return|;
block|}
break|break;
case|case
literal|99
case|:
line|#
directive|line
number|1982
file|"bfin-parse.y"
block|{
if|if
condition|(
name|IS_DREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|10
index|]
operator|.
name|reg
operator|)
argument_list|)
operator|&&
name|IS_DREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|6
index|]
operator|.
name|reg
operator|)
argument_list|)
operator|&&
name|IS_DREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|4
index|]
operator|.
name|reg
operator|)
argument_list|)
condition|)
block|{
name|notethat
argument_list|(
literal|"dsp32shift: dregs = DEPOSIT (dregs , dregs ) (X)\n"
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|DSP32SHIFT
argument_list|(
literal|10
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|10
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|4
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|6
index|]
operator|.
name|reg
operator|)
argument_list|,
literal|3
argument_list|,
literal|0
argument_list|)
expr_stmt|;
block|}
else|else
return|return
name|yyerror
argument_list|(
literal|"Register mismatch"
argument_list|)
return|;
block|}
break|break;
case|case
literal|100
case|:
line|#
directive|line
number|1993
file|"bfin-parse.y"
block|{
if|if
condition|(
name|IS_DREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|8
index|]
operator|.
name|reg
operator|)
argument_list|)
operator|&&
name|IS_DREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|4
index|]
operator|.
name|reg
operator|)
argument_list|)
operator|&&
name|IS_DREG_L
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|2
index|]
operator|.
name|reg
operator|)
argument_list|)
condition|)
block|{
name|notethat
argument_list|(
literal|"dsp32shift: dregs = EXTRACT (dregs, dregs_lo ) (.)\n"
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|DSP32SHIFT
argument_list|(
literal|10
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|8
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|2
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|4
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|r0
operator|)
operator|.
name|r0
argument_list|,
literal|0
argument_list|)
expr_stmt|;
block|}
else|else
return|return
name|yyerror
argument_list|(
literal|"Register mismatch"
argument_list|)
return|;
block|}
break|break;
case|case
literal|101
case|:
line|#
directive|line
number|2004
file|"bfin-parse.y"
block|{
if|if
condition|(
operator|!
name|REG_SAME
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|(
name|yyvsp
index|[
operator|-
literal|2
index|]
operator|.
name|reg
operator|)
argument_list|)
condition|)
return|return
name|yyerror
argument_list|(
literal|"Aregs must be same"
argument_list|)
return|;
if|if
condition|(
name|IS_UIMM
argument_list|(
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|expr
operator|)
argument_list|,
literal|5
argument_list|)
condition|)
block|{
name|notethat
argument_list|(
literal|"dsp32shiftimm: Ax = Ax>>> uimm5\n"
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|DSP32SHIFTIMM
argument_list|(
literal|3
argument_list|,
literal|0
argument_list|,
operator|-
name|imm6
argument_list|(
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|expr
operator|)
argument_list|)
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
name|IS_A1
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|reg
operator|)
argument_list|)
argument_list|)
expr_stmt|;
block|}
else|else
return|return
name|yyerror
argument_list|(
literal|"Shift value range error"
argument_list|)
return|;
block|}
break|break;
case|case
literal|102
case|:
line|#
directive|line
number|2017
file|"bfin-parse.y"
block|{
if|if
condition|(
name|REG_SAME
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|4
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|(
name|yyvsp
index|[
operator|-
literal|2
index|]
operator|.
name|reg
operator|)
argument_list|)
operator|&&
name|IS_DREG_L
argument_list|(
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|reg
operator|)
argument_list|)
condition|)
block|{
name|notethat
argument_list|(
literal|"dsp32shift: Ax = LSHIFT Ax BY dregs_lo\n"
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|DSP32SHIFT
argument_list|(
literal|3
argument_list|,
literal|0
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|reg
operator|)
argument_list|,
literal|0
argument_list|,
literal|1
argument_list|,
name|IS_A1
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|4
index|]
operator|.
name|reg
operator|)
argument_list|)
argument_list|)
expr_stmt|;
block|}
else|else
return|return
name|yyerror
argument_list|(
literal|"Register mismatch"
argument_list|)
return|;
block|}
break|break;
case|case
literal|103
case|:
line|#
directive|line
number|2028
file|"bfin-parse.y"
block|{
if|if
condition|(
name|IS_DREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|5
index|]
operator|.
name|reg
operator|)
argument_list|)
operator|&&
name|IS_DREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|2
index|]
operator|.
name|reg
operator|)
argument_list|)
operator|&&
name|IS_DREG_L
argument_list|(
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|reg
operator|)
argument_list|)
condition|)
block|{
name|notethat
argument_list|(
literal|"dsp32shift: dregs_lo = LSHIFT dregs_hi BY dregs_lo\n"
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|DSP32SHIFT
argument_list|(
literal|0
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|5
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|2
index|]
operator|.
name|reg
operator|)
argument_list|,
literal|2
argument_list|,
name|HL2
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|5
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|(
name|yyvsp
index|[
operator|-
literal|2
index|]
operator|.
name|reg
operator|)
argument_list|)
argument_list|)
expr_stmt|;
block|}
else|else
return|return
name|yyerror
argument_list|(
literal|"Register mismatch"
argument_list|)
return|;
block|}
break|break;
case|case
literal|104
case|:
line|#
directive|line
number|2039
file|"bfin-parse.y"
block|{
if|if
condition|(
name|IS_DREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|6
index|]
operator|.
name|reg
operator|)
argument_list|)
operator|&&
name|IS_DREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|reg
operator|)
argument_list|)
operator|&&
name|IS_DREG_L
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|reg
operator|)
argument_list|)
condition|)
block|{
name|notethat
argument_list|(
literal|"dsp32shift: dregs = LSHIFT dregs BY dregs_lo (V )\n"
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|DSP32SHIFT
argument_list|(
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|r0
operator|)
operator|.
name|r0
condition|?
literal|1
else|:
literal|2
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|6
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|reg
operator|)
argument_list|,
literal|2
argument_list|,
literal|0
argument_list|)
expr_stmt|;
block|}
else|else
return|return
name|yyerror
argument_list|(
literal|"Register mismatch"
argument_list|)
return|;
block|}
break|break;
case|case
literal|105
case|:
line|#
directive|line
number|2050
file|"bfin-parse.y"
block|{
if|if
condition|(
name|IS_DREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|5
index|]
operator|.
name|reg
operator|)
argument_list|)
operator|&&
name|IS_DREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|2
index|]
operator|.
name|reg
operator|)
argument_list|)
operator|&&
name|IS_DREG_L
argument_list|(
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|reg
operator|)
argument_list|)
condition|)
block|{
name|notethat
argument_list|(
literal|"dsp32shift: dregs = SHIFT dregs BY dregs_lo\n"
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|DSP32SHIFT
argument_list|(
literal|2
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|5
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|2
index|]
operator|.
name|reg
operator|)
argument_list|,
literal|2
argument_list|,
literal|0
argument_list|)
expr_stmt|;
block|}
else|else
return|return
name|yyerror
argument_list|(
literal|"Register mismatch"
argument_list|)
return|;
block|}
break|break;
case|case
literal|106
case|:
line|#
directive|line
number|2061
file|"bfin-parse.y"
block|{
if|if
condition|(
name|REG_SAME
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|(
name|yyvsp
index|[
operator|-
literal|2
index|]
operator|.
name|reg
operator|)
argument_list|)
operator|&&
name|IS_IMM
argument_list|(
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|expr
operator|)
argument_list|,
literal|6
argument_list|)
operator|>=
literal|0
condition|)
block|{
name|notethat
argument_list|(
literal|"dsp32shiftimm: Ax = Ax>> imm6\n"
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|DSP32SHIFTIMM
argument_list|(
literal|3
argument_list|,
literal|0
argument_list|,
operator|-
name|imm6
argument_list|(
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|expr
operator|)
argument_list|)
argument_list|,
literal|0
argument_list|,
literal|1
argument_list|,
name|IS_A1
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|reg
operator|)
argument_list|)
argument_list|)
expr_stmt|;
block|}
else|else
return|return
name|yyerror
argument_list|(
literal|"Accu register expected"
argument_list|)
return|;
block|}
break|break;
case|case
literal|107
case|:
line|#
directive|line
number|2072
file|"bfin-parse.y"
block|{
if|if
condition|(
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|r0
operator|)
operator|.
name|r0
operator|==
literal|1
condition|)
block|{
if|if
condition|(
name|IS_DREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|5
index|]
operator|.
name|reg
operator|)
argument_list|)
operator|&&
name|IS_DREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|reg
operator|)
argument_list|)
operator|&&
name|IS_UIMM
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|expr
operator|)
argument_list|,
literal|5
argument_list|)
condition|)
block|{
name|notethat
argument_list|(
literal|"dsp32shiftimm: dregs = dregs>> uimm5 (V)\n"
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|DSP32SHIFTIMM
argument_list|(
literal|1
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|5
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|-
name|uimm5
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|expr
operator|)
argument_list|)
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|reg
operator|)
argument_list|,
literal|2
argument_list|,
literal|0
argument_list|)
expr_stmt|;
block|}
else|else
return|return
name|yyerror
argument_list|(
literal|"Register mismatch"
argument_list|)
return|;
block|}
else|else
block|{
if|if
condition|(
name|IS_DREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|5
index|]
operator|.
name|reg
operator|)
argument_list|)
operator|&&
name|IS_DREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|reg
operator|)
argument_list|)
operator|&&
name|IS_UIMM
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|expr
operator|)
argument_list|,
literal|5
argument_list|)
condition|)
block|{
name|notethat
argument_list|(
literal|"dsp32shiftimm: dregs = dregs>> uimm5\n"
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|DSP32SHIFTIMM
argument_list|(
literal|2
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|5
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|-
name|imm6
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|expr
operator|)
argument_list|)
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|reg
operator|)
argument_list|,
literal|2
argument_list|,
literal|0
argument_list|)
expr_stmt|;
block|}
elseif|else
if|if
condition|(
name|IS_PREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|5
index|]
operator|.
name|reg
operator|)
argument_list|)
operator|&&
name|IS_PREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|reg
operator|)
argument_list|)
operator|&&
name|EXPR_VALUE
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|expr
operator|)
argument_list|)
operator|==
literal|2
condition|)
block|{
name|notethat
argument_list|(
literal|"PTR2op: pregs = pregs>> 2\n"
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|PTR2OP
argument_list|(
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|5
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|reg
operator|)
argument_list|,
literal|3
argument_list|)
expr_stmt|;
block|}
elseif|else
if|if
condition|(
name|IS_PREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|5
index|]
operator|.
name|reg
operator|)
argument_list|)
operator|&&
name|IS_PREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|reg
operator|)
argument_list|)
operator|&&
name|EXPR_VALUE
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|expr
operator|)
argument_list|)
operator|==
literal|1
condition|)
block|{
name|notethat
argument_list|(
literal|"PTR2op: pregs = pregs>> 1\n"
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|PTR2OP
argument_list|(
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|5
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|reg
operator|)
argument_list|,
literal|4
argument_list|)
expr_stmt|;
block|}
else|else
return|return
name|yyerror
argument_list|(
literal|"Register mismatch"
argument_list|)
return|;
block|}
block|}
break|break;
case|case
literal|108
case|:
line|#
directive|line
number|2105
file|"bfin-parse.y"
block|{
if|if
condition|(
name|IS_UIMM
argument_list|(
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|expr
operator|)
argument_list|,
literal|5
argument_list|)
condition|)
block|{
name|notethat
argument_list|(
literal|"dsp32shiftimm:  dregs_half =  dregs_half>> uimm5\n"
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|DSP32SHIFTIMM
argument_list|(
literal|0
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|4
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|-
name|uimm5
argument_list|(
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|expr
operator|)
argument_list|)
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|2
index|]
operator|.
name|reg
operator|)
argument_list|,
literal|2
argument_list|,
name|HL2
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|4
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|(
name|yyvsp
index|[
operator|-
literal|2
index|]
operator|.
name|reg
operator|)
argument_list|)
argument_list|)
expr_stmt|;
block|}
else|else
return|return
name|yyerror
argument_list|(
literal|"Register mismatch"
argument_list|)
return|;
block|}
break|break;
case|case
literal|109
case|:
line|#
directive|line
number|2115
file|"bfin-parse.y"
block|{
if|if
condition|(
name|IS_UIMM
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|expr
operator|)
argument_list|,
literal|5
argument_list|)
condition|)
block|{
name|notethat
argument_list|(
literal|"dsp32shiftimm: dregs_half = dregs_half>>> uimm5\n"
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|DSP32SHIFTIMM
argument_list|(
literal|0
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|5
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|-
name|uimm5
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|expr
operator|)
argument_list|)
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|modcodes
operator|)
operator|.
name|s0
argument_list|,
name|HL2
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|5
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|reg
operator|)
argument_list|)
argument_list|)
expr_stmt|;
block|}
else|else
return|return
name|yyerror
argument_list|(
literal|"Register or modifier mismatch"
argument_list|)
return|;
block|}
break|break;
case|case
literal|110
case|:
line|#
directive|line
number|2128
file|"bfin-parse.y"
block|{
if|if
condition|(
name|IS_DREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|5
index|]
operator|.
name|reg
operator|)
argument_list|)
operator|&&
name|IS_DREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|reg
operator|)
argument_list|)
operator|&&
name|IS_UIMM
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|expr
operator|)
argument_list|,
literal|5
argument_list|)
condition|)
block|{
if|if
condition|(
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|modcodes
operator|)
operator|.
name|r0
condition|)
block|{
comment|/* Vector?  */
name|notethat
argument_list|(
literal|"dsp32shiftimm: dregs  =  dregs>>> uimm5 (V, .)\n"
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|DSP32SHIFTIMM
argument_list|(
literal|1
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|5
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|-
name|uimm5
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|expr
operator|)
argument_list|)
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|modcodes
operator|)
operator|.
name|s0
argument_list|,
literal|0
argument_list|)
expr_stmt|;
block|}
else|else
block|{
name|notethat
argument_list|(
literal|"dsp32shiftimm: dregs  =  dregs>>> uimm5 (.)\n"
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|DSP32SHIFTIMM
argument_list|(
literal|2
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|5
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|-
name|uimm5
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|expr
operator|)
argument_list|)
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|modcodes
operator|)
operator|.
name|s0
argument_list|,
literal|0
argument_list|)
expr_stmt|;
block|}
block|}
else|else
return|return
name|yyerror
argument_list|(
literal|"Register mismatch"
argument_list|)
return|;
block|}
break|break;
case|case
literal|111
case|:
line|#
directive|line
number|2148
file|"bfin-parse.y"
block|{
if|if
condition|(
name|IS_DREG_L
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|reg
operator|)
argument_list|)
operator|&&
name|IS_DREG
argument_list|(
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|reg
operator|)
argument_list|)
condition|)
block|{
name|notethat
argument_list|(
literal|"dsp32shift: dregs_lo = ONES dregs\n"
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|DSP32SHIFT
argument_list|(
literal|6
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|reg
operator|)
argument_list|,
literal|0
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|reg
operator|)
argument_list|,
literal|3
argument_list|,
literal|0
argument_list|)
expr_stmt|;
block|}
else|else
return|return
name|yyerror
argument_list|(
literal|"Register mismatch"
argument_list|)
return|;
block|}
break|break;
case|case
literal|112
case|:
line|#
directive|line
number|2159
file|"bfin-parse.y"
block|{
if|if
condition|(
name|IS_DREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|7
index|]
operator|.
name|reg
operator|)
argument_list|)
operator|&&
name|IS_DREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|reg
operator|)
argument_list|)
operator|&&
name|IS_DREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|reg
operator|)
argument_list|)
condition|)
block|{
name|notethat
argument_list|(
literal|"dsp32shift: dregs = PACK (dregs_hi , dregs_hi )\n"
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|DSP32SHIFT
argument_list|(
literal|4
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|7
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|reg
operator|)
argument_list|,
name|HL2
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|reg
operator|)
argument_list|)
argument_list|,
literal|0
argument_list|)
expr_stmt|;
block|}
else|else
return|return
name|yyerror
argument_list|(
literal|"Register mismatch"
argument_list|)
return|;
block|}
break|break;
case|case
literal|113
case|:
line|#
directive|line
number|2170
file|"bfin-parse.y"
block|{
if|if
condition|(
name|IS_DREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|9
index|]
operator|.
name|reg
operator|)
argument_list|)
operator|&&
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|reg
operator|)
operator|.
name|regno
operator|==
name|REG_A0
operator|&&
name|IS_DREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|reg
operator|)
argument_list|)
operator|&&
operator|!
name|IS_H
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|9
index|]
operator|.
name|reg
operator|)
argument_list|)
operator|&&
operator|!
name|IS_A1
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|reg
operator|)
argument_list|)
condition|)
block|{
name|notethat
argument_list|(
literal|"dsp32shift: dregs_lo = CC = BXORSHIFT (A0 , dregs )\n"
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|DSP32SHIFT
argument_list|(
literal|11
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|9
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|reg
operator|)
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
expr_stmt|;
block|}
else|else
return|return
name|yyerror
argument_list|(
literal|"Register mismatch"
argument_list|)
return|;
block|}
break|break;
case|case
literal|114
case|:
line|#
directive|line
number|2183
file|"bfin-parse.y"
block|{
if|if
condition|(
name|IS_DREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|9
index|]
operator|.
name|reg
operator|)
argument_list|)
operator|&&
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|reg
operator|)
operator|.
name|regno
operator|==
name|REG_A0
operator|&&
name|IS_DREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|reg
operator|)
argument_list|)
operator|&&
operator|!
name|IS_H
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|9
index|]
operator|.
name|reg
operator|)
argument_list|)
operator|&&
operator|!
name|IS_A1
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|reg
operator|)
argument_list|)
condition|)
block|{
name|notethat
argument_list|(
literal|"dsp32shift: dregs_lo = CC = BXOR (A0 , dregs)\n"
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|DSP32SHIFT
argument_list|(
literal|11
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|9
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|reg
operator|)
argument_list|,
literal|0
argument_list|,
literal|1
argument_list|,
literal|0
argument_list|)
expr_stmt|;
block|}
else|else
return|return
name|yyerror
argument_list|(
literal|"Register mismatch"
argument_list|)
return|;
block|}
break|break;
case|case
literal|115
case|:
line|#
directive|line
number|2196
file|"bfin-parse.y"
block|{
if|if
condition|(
name|IS_DREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|11
index|]
operator|.
name|reg
operator|)
argument_list|)
operator|&&
operator|!
name|IS_H
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|11
index|]
operator|.
name|reg
operator|)
argument_list|)
operator|&&
operator|!
name|REG_SAME
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|5
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|reg
operator|)
argument_list|)
condition|)
block|{
name|notethat
argument_list|(
literal|"dsp32shift: dregs_lo = CC = BXOR (A0 , A1 , CC)\n"
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|DSP32SHIFT
argument_list|(
literal|12
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|11
index|]
operator|.
name|reg
operator|)
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|1
argument_list|,
literal|0
argument_list|)
expr_stmt|;
block|}
else|else
return|return
name|yyerror
argument_list|(
literal|"Register mismatch"
argument_list|)
return|;
block|}
break|break;
case|case
literal|116
case|:
line|#
directive|line
number|2207
file|"bfin-parse.y"
block|{
if|if
condition|(
name|REG_SAME
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|4
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|(
name|yyvsp
index|[
operator|-
literal|2
index|]
operator|.
name|reg
operator|)
argument_list|)
operator|&&
name|IS_DREG_L
argument_list|(
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|reg
operator|)
argument_list|)
condition|)
block|{
name|notethat
argument_list|(
literal|"dsp32shift: Ax = ROT Ax BY dregs_lo\n"
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|DSP32SHIFT
argument_list|(
literal|3
argument_list|,
literal|0
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|reg
operator|)
argument_list|,
literal|0
argument_list|,
literal|2
argument_list|,
name|IS_A1
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|4
index|]
operator|.
name|reg
operator|)
argument_list|)
argument_list|)
expr_stmt|;
block|}
else|else
return|return
name|yyerror
argument_list|(
literal|"Register mismatch"
argument_list|)
return|;
block|}
break|break;
case|case
literal|117
case|:
line|#
directive|line
number|2218
file|"bfin-parse.y"
block|{
if|if
condition|(
name|IS_DREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|5
index|]
operator|.
name|reg
operator|)
argument_list|)
operator|&&
name|IS_DREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|2
index|]
operator|.
name|reg
operator|)
argument_list|)
operator|&&
name|IS_DREG_L
argument_list|(
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|reg
operator|)
argument_list|)
condition|)
block|{
name|notethat
argument_list|(
literal|"dsp32shift: dregs = ROT dregs BY dregs_lo\n"
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|DSP32SHIFT
argument_list|(
literal|2
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|5
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|2
index|]
operator|.
name|reg
operator|)
argument_list|,
literal|3
argument_list|,
literal|0
argument_list|)
expr_stmt|;
block|}
else|else
return|return
name|yyerror
argument_list|(
literal|"Register mismatch"
argument_list|)
return|;
block|}
break|break;
case|case
literal|118
case|:
line|#
directive|line
number|2229
file|"bfin-parse.y"
block|{
if|if
condition|(
name|IS_IMM
argument_list|(
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|expr
operator|)
argument_list|,
literal|6
argument_list|)
condition|)
block|{
name|notethat
argument_list|(
literal|"dsp32shiftimm: An = ROT An BY imm6\n"
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|DSP32SHIFTIMM
argument_list|(
literal|3
argument_list|,
literal|0
argument_list|,
name|imm6
argument_list|(
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|expr
operator|)
argument_list|)
argument_list|,
literal|0
argument_list|,
literal|2
argument_list|,
name|IS_A1
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|4
index|]
operator|.
name|reg
operator|)
argument_list|)
argument_list|)
expr_stmt|;
block|}
else|else
return|return
name|yyerror
argument_list|(
literal|"Register mismatch"
argument_list|)
return|;
block|}
break|break;
case|case
literal|119
case|:
line|#
directive|line
number|2240
file|"bfin-parse.y"
block|{
if|if
condition|(
name|IS_DREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|5
index|]
operator|.
name|reg
operator|)
argument_list|)
operator|&&
name|IS_DREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|2
index|]
operator|.
name|reg
operator|)
argument_list|)
operator|&&
name|IS_IMM
argument_list|(
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|expr
operator|)
argument_list|,
literal|6
argument_list|)
condition|)
block|{
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|DSP32SHIFTIMM
argument_list|(
literal|2
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|5
index|]
operator|.
name|reg
operator|)
argument_list|,
name|imm6
argument_list|(
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|expr
operator|)
argument_list|)
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|2
index|]
operator|.
name|reg
operator|)
argument_list|,
literal|3
argument_list|,
name|IS_A1
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|5
index|]
operator|.
name|reg
operator|)
argument_list|)
argument_list|)
expr_stmt|;
block|}
else|else
return|return
name|yyerror
argument_list|(
literal|"Register mismatch"
argument_list|)
return|;
block|}
break|break;
case|case
literal|120
case|:
line|#
directive|line
number|2250
file|"bfin-parse.y"
block|{
if|if
condition|(
name|IS_DREG_L
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|reg
operator|)
argument_list|)
condition|)
block|{
name|notethat
argument_list|(
literal|"dsp32shift: dregs_lo = SIGNBITS An\n"
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|DSP32SHIFT
argument_list|(
literal|6
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|reg
operator|)
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
name|IS_A1
argument_list|(
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|reg
operator|)
argument_list|)
argument_list|,
literal|0
argument_list|)
expr_stmt|;
block|}
else|else
return|return
name|yyerror
argument_list|(
literal|"Register mismatch"
argument_list|)
return|;
block|}
break|break;
case|case
literal|121
case|:
line|#
directive|line
number|2261
file|"bfin-parse.y"
block|{
if|if
condition|(
name|IS_DREG_L
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|reg
operator|)
argument_list|)
operator|&&
name|IS_DREG
argument_list|(
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|reg
operator|)
argument_list|)
condition|)
block|{
name|notethat
argument_list|(
literal|"dsp32shift: dregs_lo = SIGNBITS dregs\n"
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|DSP32SHIFT
argument_list|(
literal|5
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|reg
operator|)
argument_list|,
literal|0
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|reg
operator|)
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
expr_stmt|;
block|}
else|else
return|return
name|yyerror
argument_list|(
literal|"Register mismatch"
argument_list|)
return|;
block|}
break|break;
case|case
literal|122
case|:
line|#
directive|line
number|2272
file|"bfin-parse.y"
block|{
if|if
condition|(
name|IS_DREG_L
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|reg
operator|)
argument_list|)
condition|)
block|{
name|notethat
argument_list|(
literal|"dsp32shift: dregs_lo = SIGNBITS dregs_lo\n"
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|DSP32SHIFT
argument_list|(
literal|5
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|reg
operator|)
argument_list|,
literal|0
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|reg
operator|)
argument_list|,
literal|1
operator|+
name|IS_H
argument_list|(
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|reg
operator|)
argument_list|)
argument_list|,
literal|0
argument_list|)
expr_stmt|;
block|}
else|else
return|return
name|yyerror
argument_list|(
literal|"Register mismatch"
argument_list|)
return|;
block|}
break|break;
case|case
literal|123
case|:
line|#
directive|line
number|2284
file|"bfin-parse.y"
block|{
if|if
condition|(
name|IS_DREG_L
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|6
index|]
operator|.
name|reg
operator|)
argument_list|)
operator|&&
name|IS_DREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|2
index|]
operator|.
name|reg
operator|)
argument_list|)
condition|)
block|{
name|notethat
argument_list|(
literal|"dsp32shift: dregs_lo = VIT_MAX (dregs) (..)\n"
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|DSP32SHIFT
argument_list|(
literal|9
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|6
index|]
operator|.
name|reg
operator|)
argument_list|,
literal|0
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|2
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|(
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|r0
operator|)
operator|.
name|r0
condition|?
literal|0
else|:
literal|1
operator|)
argument_list|,
literal|0
argument_list|)
expr_stmt|;
block|}
else|else
return|return
name|yyerror
argument_list|(
literal|"Register mismatch"
argument_list|)
return|;
block|}
break|break;
case|case
literal|124
case|:
line|#
directive|line
number|2295
file|"bfin-parse.y"
block|{
if|if
condition|(
name|IS_DREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|8
index|]
operator|.
name|reg
operator|)
argument_list|)
operator|&&
name|IS_DREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|4
index|]
operator|.
name|reg
operator|)
argument_list|)
operator|&&
name|IS_DREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|2
index|]
operator|.
name|reg
operator|)
argument_list|)
condition|)
block|{
name|notethat
argument_list|(
literal|"dsp32shift: dregs = VIT_MAX (dregs, dregs) (ASR)\n"
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|DSP32SHIFT
argument_list|(
literal|9
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|8
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|2
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|4
index|]
operator|.
name|reg
operator|)
argument_list|,
literal|2
operator||
operator|(
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|r0
operator|)
operator|.
name|r0
condition|?
literal|0
else|:
literal|1
operator|)
argument_list|,
literal|0
argument_list|)
expr_stmt|;
block|}
else|else
return|return
name|yyerror
argument_list|(
literal|"Register mismatch"
argument_list|)
return|;
block|}
break|break;
case|case
literal|125
case|:
line|#
directive|line
number|2306
file|"bfin-parse.y"
block|{
if|if
condition|(
name|IS_DREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|6
index|]
operator|.
name|reg
operator|)
argument_list|)
operator|&&
name|IS_DREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|4
index|]
operator|.
name|reg
operator|)
argument_list|)
operator|&&
operator|!
name|IS_A1
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|2
index|]
operator|.
name|reg
operator|)
argument_list|)
condition|)
block|{
name|notethat
argument_list|(
literal|"dsp32shift: BITMUX (dregs , dregs , A0) (ASR)\n"
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|DSP32SHIFT
argument_list|(
literal|8
argument_list|,
literal|0
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|6
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|4
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|r0
operator|)
operator|.
name|r0
argument_list|,
literal|0
argument_list|)
expr_stmt|;
block|}
else|else
return|return
name|yyerror
argument_list|(
literal|"Register mismatch"
argument_list|)
return|;
block|}
break|break;
case|case
literal|126
case|:
line|#
directive|line
number|2317
file|"bfin-parse.y"
block|{
if|if
condition|(
operator|!
name|IS_A1
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|8
index|]
operator|.
name|reg
operator|)
argument_list|)
operator|&&
operator|!
name|IS_A1
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|5
index|]
operator|.
name|reg
operator|)
argument_list|)
operator|&&
name|IS_A1
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|reg
operator|)
argument_list|)
condition|)
block|{
name|notethat
argument_list|(
literal|"dsp32shift: A0 = BXORSHIFT (A0 , A1 , CC )\n"
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|DSP32SHIFT
argument_list|(
literal|12
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
expr_stmt|;
block|}
else|else
return|return
name|yyerror
argument_list|(
literal|"Dregs expected"
argument_list|)
return|;
block|}
break|break;
case|case
literal|127
case|:
line|#
directive|line
number|2330
file|"bfin-parse.y"
block|{
if|if
condition|(
name|IS_DREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|reg
operator|)
argument_list|)
operator|&&
name|IS_UIMM
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|expr
operator|)
argument_list|,
literal|5
argument_list|)
condition|)
block|{
name|notethat
argument_list|(
literal|"LOGI2op: BITCLR (dregs , uimm5 )\n"
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|LOGI2OP
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|reg
operator|)
argument_list|,
name|uimm5
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|expr
operator|)
argument_list|)
argument_list|,
literal|4
argument_list|)
expr_stmt|;
block|}
else|else
return|return
name|yyerror
argument_list|(
literal|"Register mismatch"
argument_list|)
return|;
block|}
break|break;
case|case
literal|128
case|:
line|#
directive|line
number|2342
file|"bfin-parse.y"
block|{
if|if
condition|(
name|IS_DREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|reg
operator|)
argument_list|)
operator|&&
name|IS_UIMM
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|expr
operator|)
argument_list|,
literal|5
argument_list|)
condition|)
block|{
name|notethat
argument_list|(
literal|"LOGI2op: BITCLR (dregs , uimm5 )\n"
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|LOGI2OP
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|reg
operator|)
argument_list|,
name|uimm5
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|expr
operator|)
argument_list|)
argument_list|,
literal|2
argument_list|)
expr_stmt|;
block|}
else|else
return|return
name|yyerror
argument_list|(
literal|"Register mismatch"
argument_list|)
return|;
block|}
break|break;
case|case
literal|129
case|:
line|#
directive|line
number|2354
file|"bfin-parse.y"
block|{
if|if
condition|(
name|IS_DREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|reg
operator|)
argument_list|)
operator|&&
name|IS_UIMM
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|expr
operator|)
argument_list|,
literal|5
argument_list|)
condition|)
block|{
name|notethat
argument_list|(
literal|"LOGI2op: BITCLR (dregs , uimm5 )\n"
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|LOGI2OP
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|reg
operator|)
argument_list|,
name|uimm5
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|expr
operator|)
argument_list|)
argument_list|,
literal|3
argument_list|)
expr_stmt|;
block|}
else|else
return|return
name|yyerror
argument_list|(
literal|"Register mismatch"
argument_list|)
return|;
block|}
break|break;
case|case
literal|130
case|:
line|#
directive|line
number|2365
file|"bfin-parse.y"
block|{
if|if
condition|(
name|IS_DREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|reg
operator|)
argument_list|)
operator|&&
name|IS_UIMM
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|expr
operator|)
argument_list|,
literal|5
argument_list|)
condition|)
block|{
name|notethat
argument_list|(
literal|"LOGI2op: CC =! BITTST (dregs , uimm5 )\n"
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|LOGI2OP
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|reg
operator|)
argument_list|,
name|uimm5
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|expr
operator|)
argument_list|)
argument_list|,
literal|0
argument_list|)
expr_stmt|;
block|}
else|else
return|return
name|yyerror
argument_list|(
literal|"Register mismatch or value error"
argument_list|)
return|;
block|}
break|break;
case|case
literal|131
case|:
line|#
directive|line
number|2376
file|"bfin-parse.y"
block|{
if|if
condition|(
name|IS_DREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|reg
operator|)
argument_list|)
operator|&&
name|IS_UIMM
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|expr
operator|)
argument_list|,
literal|5
argument_list|)
condition|)
block|{
name|notethat
argument_list|(
literal|"LOGI2op: CC = BITTST (dregs , uimm5 )\n"
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|LOGI2OP
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|reg
operator|)
argument_list|,
name|uimm5
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|expr
operator|)
argument_list|)
argument_list|,
literal|1
argument_list|)
expr_stmt|;
block|}
else|else
return|return
name|yyerror
argument_list|(
literal|"Register mismatch or value error"
argument_list|)
return|;
block|}
break|break;
case|case
literal|132
case|:
line|#
directive|line
number|2387
file|"bfin-parse.y"
block|{
if|if
condition|(
operator|(
name|IS_DREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|2
index|]
operator|.
name|reg
operator|)
argument_list|)
operator|||
name|IS_PREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|2
index|]
operator|.
name|reg
operator|)
argument_list|)
operator|)
operator|&&
operator|(
name|IS_DREG
argument_list|(
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|reg
operator|)
argument_list|)
operator|||
name|IS_PREG
argument_list|(
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|reg
operator|)
argument_list|)
operator|)
condition|)
block|{
name|notethat
argument_list|(
literal|"ccMV: IF ! CC gregs = gregs\n"
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|CCMV
argument_list|(
operator|&
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|2
index|]
operator|.
name|reg
operator|)
argument_list|,
literal|0
argument_list|)
expr_stmt|;
block|}
else|else
return|return
name|yyerror
argument_list|(
literal|"Register mismatch"
argument_list|)
return|;
block|}
break|break;
case|case
literal|133
case|:
line|#
directive|line
number|2399
file|"bfin-parse.y"
block|{
if|if
condition|(
operator|(
name|IS_DREG
argument_list|(
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|reg
operator|)
argument_list|)
operator|||
name|IS_PREG
argument_list|(
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|reg
operator|)
argument_list|)
operator|)
operator|&&
operator|(
name|IS_DREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|2
index|]
operator|.
name|reg
operator|)
argument_list|)
operator|||
name|IS_PREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|2
index|]
operator|.
name|reg
operator|)
argument_list|)
operator|)
condition|)
block|{
name|notethat
argument_list|(
literal|"ccMV: IF CC gregs = gregs\n"
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|CCMV
argument_list|(
operator|&
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|2
index|]
operator|.
name|reg
operator|)
argument_list|,
literal|1
argument_list|)
expr_stmt|;
block|}
else|else
return|return
name|yyerror
argument_list|(
literal|"Register mismatch"
argument_list|)
return|;
block|}
break|break;
case|case
literal|134
case|:
line|#
directive|line
number|2411
file|"bfin-parse.y"
block|{
if|if
condition|(
name|IS_PCREL10
argument_list|(
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|expr
operator|)
argument_list|)
condition|)
block|{
name|notethat
argument_list|(
literal|"BRCC: IF !CC JUMP  pcrel11m2\n"
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|BRCC
argument_list|(
literal|0
argument_list|,
literal|0
argument_list|,
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|expr
operator|)
argument_list|)
expr_stmt|;
block|}
else|else
return|return
name|yyerror
argument_list|(
literal|"Bad jump offset"
argument_list|)
return|;
block|}
break|break;
case|case
literal|135
case|:
line|#
directive|line
number|2422
file|"bfin-parse.y"
block|{
if|if
condition|(
name|IS_PCREL10
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|expr
operator|)
argument_list|)
condition|)
block|{
name|notethat
argument_list|(
literal|"BRCC: IF !CC JUMP  pcrel11m2\n"
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|BRCC
argument_list|(
literal|0
argument_list|,
literal|1
argument_list|,
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|expr
operator|)
argument_list|)
expr_stmt|;
block|}
else|else
return|return
name|yyerror
argument_list|(
literal|"Bad jump offset"
argument_list|)
return|;
block|}
break|break;
case|case
literal|136
case|:
line|#
directive|line
number|2433
file|"bfin-parse.y"
block|{
if|if
condition|(
name|IS_PCREL10
argument_list|(
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|expr
operator|)
argument_list|)
condition|)
block|{
name|notethat
argument_list|(
literal|"BRCC: IF CC JUMP  pcrel11m2\n"
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|BRCC
argument_list|(
literal|1
argument_list|,
literal|0
argument_list|,
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|expr
operator|)
argument_list|)
expr_stmt|;
block|}
else|else
return|return
name|yyerror
argument_list|(
literal|"Bad jump offset"
argument_list|)
return|;
block|}
break|break;
case|case
literal|137
case|:
line|#
directive|line
number|2444
file|"bfin-parse.y"
block|{
if|if
condition|(
name|IS_PCREL10
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|expr
operator|)
argument_list|)
condition|)
block|{
name|notethat
argument_list|(
literal|"BRCC: IF !CC JUMP  pcrel11m2\n"
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|BRCC
argument_list|(
literal|1
argument_list|,
literal|1
argument_list|,
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|expr
operator|)
argument_list|)
expr_stmt|;
block|}
else|else
return|return
name|yyerror
argument_list|(
literal|"Bad jump offset"
argument_list|)
return|;
block|}
break|break;
case|case
literal|138
case|:
line|#
directive|line
number|2454
file|"bfin-parse.y"
block|{
name|notethat
argument_list|(
literal|"ProgCtrl: NOP\n"
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|PROGCTRL
argument_list|(
literal|0
argument_list|,
literal|0
argument_list|)
expr_stmt|;
block|}
break|break;
case|case
literal|139
case|:
line|#
directive|line
number|2460
file|"bfin-parse.y"
block|{
name|notethat
argument_list|(
literal|"ProgCtrl: RTS\n"
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|PROGCTRL
argument_list|(
literal|1
argument_list|,
literal|0
argument_list|)
expr_stmt|;
block|}
break|break;
case|case
literal|140
case|:
line|#
directive|line
number|2466
file|"bfin-parse.y"
block|{
name|notethat
argument_list|(
literal|"ProgCtrl: RTI\n"
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|PROGCTRL
argument_list|(
literal|1
argument_list|,
literal|1
argument_list|)
expr_stmt|;
block|}
break|break;
case|case
literal|141
case|:
line|#
directive|line
number|2472
file|"bfin-parse.y"
block|{
name|notethat
argument_list|(
literal|"ProgCtrl: RTX\n"
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|PROGCTRL
argument_list|(
literal|1
argument_list|,
literal|2
argument_list|)
expr_stmt|;
block|}
break|break;
case|case
literal|142
case|:
line|#
directive|line
number|2478
file|"bfin-parse.y"
block|{
name|notethat
argument_list|(
literal|"ProgCtrl: RTN\n"
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|PROGCTRL
argument_list|(
literal|1
argument_list|,
literal|3
argument_list|)
expr_stmt|;
block|}
break|break;
case|case
literal|143
case|:
line|#
directive|line
number|2484
file|"bfin-parse.y"
block|{
name|notethat
argument_list|(
literal|"ProgCtrl: RTE\n"
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|PROGCTRL
argument_list|(
literal|1
argument_list|,
literal|4
argument_list|)
expr_stmt|;
block|}
break|break;
case|case
literal|144
case|:
line|#
directive|line
number|2490
file|"bfin-parse.y"
block|{
name|notethat
argument_list|(
literal|"ProgCtrl: IDLE\n"
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|PROGCTRL
argument_list|(
literal|2
argument_list|,
literal|0
argument_list|)
expr_stmt|;
block|}
break|break;
case|case
literal|145
case|:
line|#
directive|line
number|2496
file|"bfin-parse.y"
block|{
name|notethat
argument_list|(
literal|"ProgCtrl: CSYNC\n"
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|PROGCTRL
argument_list|(
literal|2
argument_list|,
literal|3
argument_list|)
expr_stmt|;
block|}
break|break;
case|case
literal|146
case|:
line|#
directive|line
number|2502
file|"bfin-parse.y"
block|{
name|notethat
argument_list|(
literal|"ProgCtrl: SSYNC\n"
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|PROGCTRL
argument_list|(
literal|2
argument_list|,
literal|4
argument_list|)
expr_stmt|;
block|}
break|break;
case|case
literal|147
case|:
line|#
directive|line
number|2508
file|"bfin-parse.y"
block|{
name|notethat
argument_list|(
literal|"ProgCtrl: EMUEXCPT\n"
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|PROGCTRL
argument_list|(
literal|2
argument_list|,
literal|5
argument_list|)
expr_stmt|;
block|}
break|break;
case|case
literal|148
case|:
line|#
directive|line
number|2514
file|"bfin-parse.y"
block|{
if|if
condition|(
name|IS_DREG
argument_list|(
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|reg
operator|)
argument_list|)
condition|)
block|{
name|notethat
argument_list|(
literal|"ProgCtrl: CLI dregs\n"
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|PROGCTRL
argument_list|(
literal|3
argument_list|,
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|reg
operator|)
operator|.
name|regno
operator|&
name|CODE_MASK
argument_list|)
expr_stmt|;
block|}
else|else
return|return
name|yyerror
argument_list|(
literal|"Dreg expected for CLI"
argument_list|)
return|;
block|}
break|break;
case|case
literal|149
case|:
line|#
directive|line
number|2525
file|"bfin-parse.y"
block|{
if|if
condition|(
name|IS_DREG
argument_list|(
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|reg
operator|)
argument_list|)
condition|)
block|{
name|notethat
argument_list|(
literal|"ProgCtrl: STI dregs\n"
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|PROGCTRL
argument_list|(
literal|4
argument_list|,
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|reg
operator|)
operator|.
name|regno
operator|&
name|CODE_MASK
argument_list|)
expr_stmt|;
block|}
else|else
return|return
name|yyerror
argument_list|(
literal|"Dreg expected for STI"
argument_list|)
return|;
block|}
break|break;
case|case
literal|150
case|:
line|#
directive|line
number|2536
file|"bfin-parse.y"
block|{
if|if
condition|(
name|IS_PREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|reg
operator|)
argument_list|)
condition|)
block|{
name|notethat
argument_list|(
literal|"ProgCtrl: JUMP (pregs )\n"
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|PROGCTRL
argument_list|(
literal|5
argument_list|,
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|reg
operator|)
operator|.
name|regno
operator|&
name|CODE_MASK
argument_list|)
expr_stmt|;
block|}
else|else
return|return
name|yyerror
argument_list|(
literal|"Bad register for indirect jump"
argument_list|)
return|;
block|}
break|break;
case|case
literal|151
case|:
line|#
directive|line
number|2547
file|"bfin-parse.y"
block|{
if|if
condition|(
name|IS_PREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|reg
operator|)
argument_list|)
condition|)
block|{
name|notethat
argument_list|(
literal|"ProgCtrl: CALL (pregs )\n"
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|PROGCTRL
argument_list|(
literal|6
argument_list|,
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|reg
operator|)
operator|.
name|regno
operator|&
name|CODE_MASK
argument_list|)
expr_stmt|;
block|}
else|else
return|return
name|yyerror
argument_list|(
literal|"Bad register for indirect call"
argument_list|)
return|;
block|}
break|break;
case|case
literal|152
case|:
line|#
directive|line
number|2558
file|"bfin-parse.y"
block|{
if|if
condition|(
name|IS_PREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|reg
operator|)
argument_list|)
condition|)
block|{
name|notethat
argument_list|(
literal|"ProgCtrl: CALL (PC + pregs )\n"
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|PROGCTRL
argument_list|(
literal|7
argument_list|,
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|reg
operator|)
operator|.
name|regno
operator|&
name|CODE_MASK
argument_list|)
expr_stmt|;
block|}
else|else
return|return
name|yyerror
argument_list|(
literal|"Bad register for indirect call"
argument_list|)
return|;
block|}
break|break;
case|case
literal|153
case|:
line|#
directive|line
number|2569
file|"bfin-parse.y"
block|{
if|if
condition|(
name|IS_PREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|reg
operator|)
argument_list|)
condition|)
block|{
name|notethat
argument_list|(
literal|"ProgCtrl: JUMP (PC + pregs )\n"
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|PROGCTRL
argument_list|(
literal|8
argument_list|,
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|reg
operator|)
operator|.
name|regno
operator|&
name|CODE_MASK
argument_list|)
expr_stmt|;
block|}
else|else
return|return
name|yyerror
argument_list|(
literal|"Bad register for indirect jump"
argument_list|)
return|;
block|}
break|break;
case|case
literal|154
case|:
line|#
directive|line
number|2580
file|"bfin-parse.y"
block|{
if|if
condition|(
name|IS_UIMM
argument_list|(
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|expr
operator|)
argument_list|,
literal|4
argument_list|)
condition|)
block|{
name|notethat
argument_list|(
literal|"ProgCtrl: RAISE uimm4\n"
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|PROGCTRL
argument_list|(
literal|9
argument_list|,
name|uimm4
argument_list|(
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|expr
operator|)
argument_list|)
argument_list|)
expr_stmt|;
block|}
else|else
return|return
name|yyerror
argument_list|(
literal|"Bad value for RAISE"
argument_list|)
return|;
block|}
break|break;
case|case
literal|155
case|:
line|#
directive|line
number|2591
file|"bfin-parse.y"
block|{
name|notethat
argument_list|(
literal|"ProgCtrl: EMUEXCPT\n"
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|PROGCTRL
argument_list|(
literal|10
argument_list|,
name|uimm4
argument_list|(
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|expr
operator|)
argument_list|)
argument_list|)
expr_stmt|;
block|}
break|break;
case|case
literal|156
case|:
line|#
directive|line
number|2597
file|"bfin-parse.y"
block|{
if|if
condition|(
name|IS_PREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|reg
operator|)
argument_list|)
condition|)
block|{
name|notethat
argument_list|(
literal|"ProgCtrl: TESTSET (pregs )\n"
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|PROGCTRL
argument_list|(
literal|11
argument_list|,
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|reg
operator|)
operator|.
name|regno
operator|&
name|CODE_MASK
argument_list|)
expr_stmt|;
block|}
else|else
return|return
name|yyerror
argument_list|(
literal|"Preg expected"
argument_list|)
return|;
block|}
break|break;
case|case
literal|157
case|:
line|#
directive|line
number|2608
file|"bfin-parse.y"
block|{
if|if
condition|(
name|IS_PCREL12
argument_list|(
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|expr
operator|)
argument_list|)
condition|)
block|{
name|notethat
argument_list|(
literal|"UJUMP: JUMP pcrel12\n"
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|UJUMP
argument_list|(
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|expr
operator|)
argument_list|)
expr_stmt|;
block|}
else|else
return|return
name|yyerror
argument_list|(
literal|"Bad value for relative jump"
argument_list|)
return|;
block|}
break|break;
case|case
literal|158
case|:
line|#
directive|line
number|2619
file|"bfin-parse.y"
block|{
if|if
condition|(
name|IS_PCREL12
argument_list|(
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|expr
operator|)
argument_list|)
condition|)
block|{
name|notethat
argument_list|(
literal|"UJUMP: JUMP_DOT_S pcrel12\n"
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|UJUMP
argument_list|(
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|expr
operator|)
argument_list|)
expr_stmt|;
block|}
else|else
return|return
name|yyerror
argument_list|(
literal|"Bad value for relative jump"
argument_list|)
return|;
block|}
break|break;
case|case
literal|159
case|:
line|#
directive|line
number|2630
file|"bfin-parse.y"
block|{
if|if
condition|(
name|IS_PCREL24
argument_list|(
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|expr
operator|)
argument_list|)
condition|)
block|{
name|notethat
argument_list|(
literal|"CALLa: jump.l pcrel24\n"
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|CALLA
argument_list|(
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|expr
operator|)
argument_list|,
literal|0
argument_list|)
expr_stmt|;
block|}
else|else
return|return
name|yyerror
argument_list|(
literal|"Bad value for long jump"
argument_list|)
return|;
block|}
break|break;
case|case
literal|160
case|:
line|#
directive|line
number|2641
file|"bfin-parse.y"
block|{
if|if
condition|(
name|IS_PCREL24
argument_list|(
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|expr
operator|)
argument_list|)
condition|)
block|{
name|notethat
argument_list|(
literal|"CALLa: jump.l pcrel24\n"
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|CALLA
argument_list|(
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|expr
operator|)
argument_list|,
literal|2
argument_list|)
expr_stmt|;
block|}
else|else
return|return
name|yyerror
argument_list|(
literal|"Bad value for long jump"
argument_list|)
return|;
block|}
break|break;
case|case
literal|161
case|:
line|#
directive|line
number|2652
file|"bfin-parse.y"
block|{
if|if
condition|(
name|IS_PCREL24
argument_list|(
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|expr
operator|)
argument_list|)
condition|)
block|{
name|notethat
argument_list|(
literal|"CALLa: CALL pcrel25m2\n"
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|CALLA
argument_list|(
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|expr
operator|)
argument_list|,
literal|1
argument_list|)
expr_stmt|;
block|}
else|else
return|return
name|yyerror
argument_list|(
literal|"Bad call address"
argument_list|)
return|;
block|}
break|break;
case|case
literal|162
case|:
line|#
directive|line
number|2662
file|"bfin-parse.y"
block|{
if|if
condition|(
name|IS_PCREL24
argument_list|(
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|expr
operator|)
argument_list|)
condition|)
block|{
name|notethat
argument_list|(
literal|"CALLa: CALL pcrel25m2\n"
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|CALLA
argument_list|(
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|expr
operator|)
argument_list|,
literal|2
argument_list|)
expr_stmt|;
block|}
else|else
return|return
name|yyerror
argument_list|(
literal|"Bad call address"
argument_list|)
return|;
block|}
break|break;
case|case
literal|163
case|:
line|#
directive|line
number|2675
file|"bfin-parse.y"
block|{
if|if
condition|(
name|IS_DREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|reg
operator|)
argument_list|)
operator|&&
name|IS_DREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|reg
operator|)
argument_list|)
condition|)
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|ALU2OP
argument_list|(
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|reg
operator|)
argument_list|,
literal|8
argument_list|)
expr_stmt|;
else|else
return|return
name|yyerror
argument_list|(
literal|"Bad registers for DIVQ"
argument_list|)
return|;
block|}
break|break;
case|case
literal|164
case|:
line|#
directive|line
number|2683
file|"bfin-parse.y"
block|{
if|if
condition|(
name|IS_DREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|reg
operator|)
argument_list|)
operator|&&
name|IS_DREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|reg
operator|)
argument_list|)
condition|)
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|ALU2OP
argument_list|(
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|reg
operator|)
argument_list|,
literal|9
argument_list|)
expr_stmt|;
else|else
return|return
name|yyerror
argument_list|(
literal|"Bad registers for DIVS"
argument_list|)
return|;
block|}
break|break;
case|case
literal|165
case|:
line|#
directive|line
number|2691
file|"bfin-parse.y"
block|{
if|if
condition|(
name|IS_DREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|4
index|]
operator|.
name|reg
operator|)
argument_list|)
operator|&&
name|IS_DREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|reg
operator|)
argument_list|)
condition|)
block|{
if|if
condition|(
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|modcodes
operator|)
operator|.
name|r0
operator|==
literal|0
operator|&&
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|modcodes
operator|)
operator|.
name|s0
operator|==
literal|0
operator|&&
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|modcodes
operator|)
operator|.
name|aop
operator|==
literal|0
condition|)
block|{
name|notethat
argument_list|(
literal|"ALU2op: dregs = - dregs\n"
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|ALU2OP
argument_list|(
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|4
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|reg
operator|)
argument_list|,
literal|14
argument_list|)
expr_stmt|;
block|}
elseif|else
if|if
condition|(
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|modcodes
operator|)
operator|.
name|r0
operator|==
literal|1
operator|&&
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|modcodes
operator|)
operator|.
name|s0
operator|==
literal|0
operator|&&
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|modcodes
operator|)
operator|.
name|aop
operator|==
literal|3
condition|)
block|{
name|notethat
argument_list|(
literal|"dsp32alu: dregs = - dregs (.)\n"
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|DSP32ALU
argument_list|(
literal|15
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|4
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|reg
operator|)
argument_list|,
literal|0
argument_list|,
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|modcodes
operator|)
operator|.
name|s0
argument_list|,
literal|0
argument_list|,
literal|3
argument_list|)
expr_stmt|;
block|}
else|else
block|{
name|notethat
argument_list|(
literal|"dsp32alu: dregs = - dregs (.)\n"
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|DSP32ALU
argument_list|(
literal|7
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|4
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|reg
operator|)
argument_list|,
literal|0
argument_list|,
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|modcodes
operator|)
operator|.
name|s0
argument_list|,
literal|0
argument_list|,
literal|3
argument_list|)
expr_stmt|;
block|}
block|}
else|else
return|return
name|yyerror
argument_list|(
literal|"Dregs expected"
argument_list|)
return|;
block|}
break|break;
case|case
literal|166
case|:
line|#
directive|line
number|2715
file|"bfin-parse.y"
block|{
if|if
condition|(
name|IS_DREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|reg
operator|)
argument_list|)
operator|&&
name|IS_DREG
argument_list|(
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|reg
operator|)
argument_list|)
condition|)
block|{
name|notethat
argument_list|(
literal|"ALU2op: dregs = ~dregs\n"
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|ALU2OP
argument_list|(
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|reg
operator|)
argument_list|,
literal|15
argument_list|)
expr_stmt|;
block|}
else|else
return|return
name|yyerror
argument_list|(
literal|"Dregs expected"
argument_list|)
return|;
block|}
break|break;
case|case
literal|167
case|:
line|#
directive|line
number|2726
file|"bfin-parse.y"
block|{
if|if
condition|(
name|IS_DREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|2
index|]
operator|.
name|reg
operator|)
argument_list|)
operator|&&
name|IS_DREG
argument_list|(
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|reg
operator|)
argument_list|)
condition|)
block|{
name|notethat
argument_list|(
literal|"ALU2op: dregs>>= dregs\n"
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|ALU2OP
argument_list|(
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|2
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|reg
operator|)
argument_list|,
literal|1
argument_list|)
expr_stmt|;
block|}
else|else
return|return
name|yyerror
argument_list|(
literal|"Dregs expected"
argument_list|)
return|;
block|}
break|break;
case|case
literal|168
case|:
line|#
directive|line
number|2737
file|"bfin-parse.y"
block|{
if|if
condition|(
name|IS_DREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|2
index|]
operator|.
name|reg
operator|)
argument_list|)
operator|&&
name|IS_UIMM
argument_list|(
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|expr
operator|)
argument_list|,
literal|5
argument_list|)
condition|)
block|{
name|notethat
argument_list|(
literal|"LOGI2op: dregs>>= uimm5\n"
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|LOGI2OP
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|2
index|]
operator|.
name|reg
operator|)
argument_list|,
name|uimm5
argument_list|(
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|expr
operator|)
argument_list|)
argument_list|,
literal|6
argument_list|)
expr_stmt|;
block|}
else|else
return|return
name|yyerror
argument_list|(
literal|"Dregs expected or value error"
argument_list|)
return|;
block|}
break|break;
case|case
literal|169
case|:
line|#
directive|line
number|2748
file|"bfin-parse.y"
block|{
if|if
condition|(
name|IS_DREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|2
index|]
operator|.
name|reg
operator|)
argument_list|)
operator|&&
name|IS_DREG
argument_list|(
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|reg
operator|)
argument_list|)
condition|)
block|{
name|notethat
argument_list|(
literal|"ALU2op: dregs>>>= dregs\n"
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|ALU2OP
argument_list|(
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|2
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|reg
operator|)
argument_list|,
literal|0
argument_list|)
expr_stmt|;
block|}
else|else
return|return
name|yyerror
argument_list|(
literal|"Dregs expected"
argument_list|)
return|;
block|}
break|break;
case|case
literal|170
case|:
line|#
directive|line
number|2759
file|"bfin-parse.y"
block|{
if|if
condition|(
name|IS_DREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|2
index|]
operator|.
name|reg
operator|)
argument_list|)
operator|&&
name|IS_DREG
argument_list|(
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|reg
operator|)
argument_list|)
condition|)
block|{
name|notethat
argument_list|(
literal|"ALU2op: dregs<<= dregs\n"
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|ALU2OP
argument_list|(
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|2
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|reg
operator|)
argument_list|,
literal|2
argument_list|)
expr_stmt|;
block|}
else|else
return|return
name|yyerror
argument_list|(
literal|"Dregs expected"
argument_list|)
return|;
block|}
break|break;
case|case
literal|171
case|:
line|#
directive|line
number|2770
file|"bfin-parse.y"
block|{
if|if
condition|(
name|IS_DREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|2
index|]
operator|.
name|reg
operator|)
argument_list|)
operator|&&
name|IS_UIMM
argument_list|(
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|expr
operator|)
argument_list|,
literal|5
argument_list|)
condition|)
block|{
name|notethat
argument_list|(
literal|"LOGI2op: dregs<<= uimm5\n"
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|LOGI2OP
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|2
index|]
operator|.
name|reg
operator|)
argument_list|,
name|uimm5
argument_list|(
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|expr
operator|)
argument_list|)
argument_list|,
literal|7
argument_list|)
expr_stmt|;
block|}
else|else
return|return
name|yyerror
argument_list|(
literal|"Dregs expected or const value error"
argument_list|)
return|;
block|}
break|break;
case|case
literal|172
case|:
line|#
directive|line
number|2782
file|"bfin-parse.y"
block|{
if|if
condition|(
name|IS_DREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|2
index|]
operator|.
name|reg
operator|)
argument_list|)
operator|&&
name|IS_UIMM
argument_list|(
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|expr
operator|)
argument_list|,
literal|5
argument_list|)
condition|)
block|{
name|notethat
argument_list|(
literal|"LOGI2op: dregs>>>= uimm5\n"
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|LOGI2OP
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|2
index|]
operator|.
name|reg
operator|)
argument_list|,
name|uimm5
argument_list|(
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|expr
operator|)
argument_list|)
argument_list|,
literal|5
argument_list|)
expr_stmt|;
block|}
else|else
return|return
name|yyerror
argument_list|(
literal|"Dregs expected"
argument_list|)
return|;
block|}
break|break;
case|case
literal|173
case|:
line|#
directive|line
number|2795
file|"bfin-parse.y"
block|{
name|notethat
argument_list|(
literal|"CaCTRL: FLUSH [ pregs ]\n"
argument_list|)
expr_stmt|;
if|if
condition|(
name|IS_PREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|reg
operator|)
argument_list|)
condition|)
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|CACTRL
argument_list|(
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|reg
operator|)
argument_list|,
literal|0
argument_list|,
literal|2
argument_list|)
expr_stmt|;
else|else
return|return
name|yyerror
argument_list|(
literal|"Bad register(s) for FLUSH"
argument_list|)
return|;
block|}
break|break;
case|case
literal|174
case|:
line|#
directive|line
number|2804
file|"bfin-parse.y"
block|{
if|if
condition|(
name|IS_PREG
argument_list|(
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|reg
operator|)
argument_list|)
condition|)
block|{
name|notethat
argument_list|(
literal|"CaCTRL: FLUSH [ pregs ++ ]\n"
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|CACTRL
argument_list|(
operator|&
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|reg
operator|)
argument_list|,
literal|1
argument_list|,
literal|2
argument_list|)
expr_stmt|;
block|}
else|else
return|return
name|yyerror
argument_list|(
literal|"Bad register(s) for FLUSH"
argument_list|)
return|;
block|}
break|break;
case|case
literal|175
case|:
line|#
directive|line
number|2815
file|"bfin-parse.y"
block|{
if|if
condition|(
name|IS_PREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|reg
operator|)
argument_list|)
condition|)
block|{
name|notethat
argument_list|(
literal|"CaCTRL: FLUSHINV [ pregs ]\n"
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|CACTRL
argument_list|(
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|reg
operator|)
argument_list|,
literal|0
argument_list|,
literal|1
argument_list|)
expr_stmt|;
block|}
else|else
return|return
name|yyerror
argument_list|(
literal|"Bad register(s) for FLUSH"
argument_list|)
return|;
block|}
break|break;
case|case
literal|176
case|:
line|#
directive|line
number|2826
file|"bfin-parse.y"
block|{
if|if
condition|(
name|IS_PREG
argument_list|(
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|reg
operator|)
argument_list|)
condition|)
block|{
name|notethat
argument_list|(
literal|"CaCTRL: FLUSHINV [ pregs ++ ]\n"
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|CACTRL
argument_list|(
operator|&
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|reg
operator|)
argument_list|,
literal|1
argument_list|,
literal|1
argument_list|)
expr_stmt|;
block|}
else|else
return|return
name|yyerror
argument_list|(
literal|"Bad register(s) for FLUSH"
argument_list|)
return|;
block|}
break|break;
case|case
literal|177
case|:
line|#
directive|line
number|2838
file|"bfin-parse.y"
block|{
if|if
condition|(
name|IS_PREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|reg
operator|)
argument_list|)
condition|)
block|{
name|notethat
argument_list|(
literal|"CaCTRL: IFLUSH [ pregs ]\n"
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|CACTRL
argument_list|(
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|reg
operator|)
argument_list|,
literal|0
argument_list|,
literal|3
argument_list|)
expr_stmt|;
block|}
else|else
return|return
name|yyerror
argument_list|(
literal|"Bad register(s) for FLUSH"
argument_list|)
return|;
block|}
break|break;
case|case
literal|178
case|:
line|#
directive|line
number|2849
file|"bfin-parse.y"
block|{
if|if
condition|(
name|IS_PREG
argument_list|(
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|reg
operator|)
argument_list|)
condition|)
block|{
name|notethat
argument_list|(
literal|"CaCTRL: IFLUSH [ pregs ++ ]\n"
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|CACTRL
argument_list|(
operator|&
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|reg
operator|)
argument_list|,
literal|1
argument_list|,
literal|3
argument_list|)
expr_stmt|;
block|}
else|else
return|return
name|yyerror
argument_list|(
literal|"Bad register(s) for FLUSH"
argument_list|)
return|;
block|}
break|break;
case|case
literal|179
case|:
line|#
directive|line
number|2860
file|"bfin-parse.y"
block|{
if|if
condition|(
name|IS_PREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|reg
operator|)
argument_list|)
condition|)
block|{
name|notethat
argument_list|(
literal|"CaCTRL: PREFETCH [ pregs ]\n"
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|CACTRL
argument_list|(
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|reg
operator|)
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
expr_stmt|;
block|}
else|else
return|return
name|yyerror
argument_list|(
literal|"Bad register(s) for PREFETCH"
argument_list|)
return|;
block|}
break|break;
case|case
literal|180
case|:
line|#
directive|line
number|2871
file|"bfin-parse.y"
block|{
if|if
condition|(
name|IS_PREG
argument_list|(
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|reg
operator|)
argument_list|)
condition|)
block|{
name|notethat
argument_list|(
literal|"CaCTRL: PREFETCH [ pregs ++ ]\n"
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|CACTRL
argument_list|(
operator|&
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|reg
operator|)
argument_list|,
literal|1
argument_list|,
literal|0
argument_list|)
expr_stmt|;
block|}
else|else
return|return
name|yyerror
argument_list|(
literal|"Bad register(s) for PREFETCH"
argument_list|)
return|;
block|}
break|break;
case|case
literal|181
case|:
line|#
directive|line
number|2885
file|"bfin-parse.y"
block|{
if|if
condition|(
name|IS_PREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|4
index|]
operator|.
name|reg
operator|)
argument_list|)
operator|&&
name|IS_DREG
argument_list|(
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|reg
operator|)
argument_list|)
condition|)
block|{
name|notethat
argument_list|(
literal|"LDST: B [ pregs<post_op> ] = dregs\n"
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|LDST
argument_list|(
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|4
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|modcodes
operator|)
operator|.
name|x0
argument_list|,
literal|2
argument_list|,
literal|0
argument_list|,
literal|1
argument_list|)
expr_stmt|;
block|}
else|else
return|return
name|yyerror
argument_list|(
literal|"Register mismatch"
argument_list|)
return|;
block|}
break|break;
case|case
literal|182
case|:
line|#
directive|line
number|2897
file|"bfin-parse.y"
block|{
if|if
condition|(
name|IS_PREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|5
index|]
operator|.
name|reg
operator|)
argument_list|)
operator|&&
name|IS_RANGE
argument_list|(
literal|16
argument_list|,
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|expr
operator|)
argument_list|,
operator|(
name|yyvsp
index|[
operator|-
literal|4
index|]
operator|.
name|r0
operator|)
operator|.
name|r0
argument_list|,
literal|1
argument_list|)
operator|&&
name|IS_DREG
argument_list|(
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|reg
operator|)
argument_list|)
condition|)
block|{
name|notethat
argument_list|(
literal|"LDST: B [ pregs + imm16 ] = dregs\n"
argument_list|)
expr_stmt|;
if|if
condition|(
operator|(
name|yyvsp
index|[
operator|-
literal|4
index|]
operator|.
name|r0
operator|)
operator|.
name|r0
condition|)
name|neg_value
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|expr
operator|)
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|LDSTIDXI
argument_list|(
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|5
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|reg
operator|)
argument_list|,
literal|1
argument_list|,
literal|2
argument_list|,
literal|0
argument_list|,
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|expr
operator|)
argument_list|)
expr_stmt|;
block|}
else|else
return|return
name|yyerror
argument_list|(
literal|"Register mismatch or const size wrong"
argument_list|)
return|;
block|}
break|break;
case|case
literal|183
case|:
line|#
directive|line
number|2912
file|"bfin-parse.y"
block|{
if|if
condition|(
name|IS_PREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|5
index|]
operator|.
name|reg
operator|)
argument_list|)
operator|&&
name|IS_URANGE
argument_list|(
literal|4
argument_list|,
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|expr
operator|)
argument_list|,
operator|(
name|yyvsp
index|[
operator|-
literal|4
index|]
operator|.
name|r0
operator|)
operator|.
name|r0
argument_list|,
literal|2
argument_list|)
operator|&&
name|IS_DREG
argument_list|(
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|reg
operator|)
argument_list|)
condition|)
block|{
name|notethat
argument_list|(
literal|"LDSTii: W [ pregs +- uimm5m2 ] = dregs\n"
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|LDSTII
argument_list|(
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|5
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|expr
operator|)
argument_list|,
literal|1
argument_list|,
literal|1
argument_list|)
expr_stmt|;
block|}
elseif|else
if|if
condition|(
name|IS_PREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|5
index|]
operator|.
name|reg
operator|)
argument_list|)
operator|&&
name|IS_RANGE
argument_list|(
literal|16
argument_list|,
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|expr
operator|)
argument_list|,
operator|(
name|yyvsp
index|[
operator|-
literal|4
index|]
operator|.
name|r0
operator|)
operator|.
name|r0
argument_list|,
literal|2
argument_list|)
operator|&&
name|IS_DREG
argument_list|(
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|reg
operator|)
argument_list|)
condition|)
block|{
name|notethat
argument_list|(
literal|"LDSTidxI: W [ pregs + imm17m2 ] = dregs\n"
argument_list|)
expr_stmt|;
if|if
condition|(
operator|(
name|yyvsp
index|[
operator|-
literal|4
index|]
operator|.
name|r0
operator|)
operator|.
name|r0
condition|)
name|neg_value
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|expr
operator|)
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|LDSTIDXI
argument_list|(
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|5
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|reg
operator|)
argument_list|,
literal|1
argument_list|,
literal|1
argument_list|,
literal|0
argument_list|,
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|expr
operator|)
argument_list|)
expr_stmt|;
block|}
else|else
return|return
name|yyerror
argument_list|(
literal|"Bad register(s) or wrong constant size"
argument_list|)
return|;
block|}
break|break;
case|case
literal|184
case|:
line|#
directive|line
number|2931
file|"bfin-parse.y"
block|{
if|if
condition|(
name|IS_PREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|4
index|]
operator|.
name|reg
operator|)
argument_list|)
operator|&&
name|IS_DREG
argument_list|(
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|reg
operator|)
argument_list|)
condition|)
block|{
name|notethat
argument_list|(
literal|"LDST: W [ pregs<post_op> ] = dregs\n"
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|LDST
argument_list|(
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|4
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|modcodes
operator|)
operator|.
name|x0
argument_list|,
literal|1
argument_list|,
literal|0
argument_list|,
literal|1
argument_list|)
expr_stmt|;
block|}
else|else
return|return
name|yyerror
argument_list|(
literal|"Bad register(s) for STORE"
argument_list|)
return|;
block|}
break|break;
case|case
literal|185
case|:
line|#
directive|line
number|2942
file|"bfin-parse.y"
block|{
if|if
condition|(
name|IS_IREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|4
index|]
operator|.
name|reg
operator|)
argument_list|)
condition|)
block|{
name|notethat
argument_list|(
literal|"dspLDST: W [ iregs<post_op> ] = dregs_half\n"
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|DSPLDST
argument_list|(
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|4
index|]
operator|.
name|reg
operator|)
argument_list|,
literal|1
operator|+
name|IS_H
argument_list|(
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|reg
operator|)
argument_list|)
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|modcodes
operator|)
operator|.
name|x0
argument_list|,
literal|1
argument_list|)
expr_stmt|;
block|}
elseif|else
if|if
condition|(
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|modcodes
operator|)
operator|.
name|x0
operator|==
literal|2
operator|&&
name|IS_PREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|4
index|]
operator|.
name|reg
operator|)
argument_list|)
operator|&&
name|IS_DREG
argument_list|(
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|reg
operator|)
argument_list|)
condition|)
block|{
name|notethat
argument_list|(
literal|"LDSTpmod: W [ pregs<post_op>] = dregs_half\n"
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|LDSTPMOD
argument_list|(
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|4
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|4
index|]
operator|.
name|reg
operator|)
argument_list|,
literal|1
operator|+
name|IS_H
argument_list|(
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|reg
operator|)
argument_list|)
argument_list|,
literal|1
argument_list|)
expr_stmt|;
block|}
else|else
return|return
name|yyerror
argument_list|(
literal|"Bad register(s) for STORE"
argument_list|)
return|;
block|}
break|break;
case|case
literal|186
case|:
line|#
directive|line
number|2960
file|"bfin-parse.y"
block|{
name|Expr_Node
modifier|*
name|tmp
init|=
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|expr
operator|)
decl_stmt|;
name|int
name|ispreg
init|=
name|IS_PREG
argument_list|(
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|reg
operator|)
argument_list|)
decl_stmt|;
if|if
condition|(
operator|!
name|IS_PREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|5
index|]
operator|.
name|reg
operator|)
argument_list|)
condition|)
return|return
name|yyerror
argument_list|(
literal|"Preg expected for indirect"
argument_list|)
return|;
if|if
condition|(
operator|!
name|IS_DREG
argument_list|(
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|reg
operator|)
argument_list|)
operator|&&
operator|!
name|ispreg
condition|)
return|return
name|yyerror
argument_list|(
literal|"Bad source register for STORE"
argument_list|)
return|;
if|if
condition|(
operator|(
name|yyvsp
index|[
operator|-
literal|4
index|]
operator|.
name|r0
operator|)
operator|.
name|r0
condition|)
name|tmp
operator|=
name|unary
argument_list|(
name|Expr_Op_Type_NEG
argument_list|,
name|tmp
argument_list|)
expr_stmt|;
if|if
condition|(
name|in_range_p
argument_list|(
name|tmp
argument_list|,
literal|0
argument_list|,
literal|63
argument_list|,
literal|3
argument_list|)
condition|)
block|{
name|notethat
argument_list|(
literal|"LDSTii: dpregs = [ pregs + uimm6m4 ]\n"
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|LDSTII
argument_list|(
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|5
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|reg
operator|)
argument_list|,
name|tmp
argument_list|,
literal|1
argument_list|,
name|ispreg
condition|?
literal|3
else|:
literal|0
argument_list|)
expr_stmt|;
block|}
elseif|else
if|if
condition|(
operator|(
name|yyvsp
index|[
operator|-
literal|5
index|]
operator|.
name|reg
operator|)
operator|.
name|regno
operator|==
name|REG_FP
operator|&&
name|in_range_p
argument_list|(
name|tmp
argument_list|,
operator|-
literal|128
argument_list|,
literal|0
argument_list|,
literal|3
argument_list|)
condition|)
block|{
name|notethat
argument_list|(
literal|"LDSTiiFP: dpregs = [ FP - uimm7m4 ]\n"
argument_list|)
expr_stmt|;
name|tmp
operator|=
name|unary
argument_list|(
name|Expr_Op_Type_NEG
argument_list|,
name|tmp
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|LDSTIIFP
argument_list|(
name|tmp
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|reg
operator|)
argument_list|,
literal|1
argument_list|)
expr_stmt|;
block|}
elseif|else
if|if
condition|(
name|in_range_p
argument_list|(
name|tmp
argument_list|,
operator|-
literal|131072
argument_list|,
literal|131071
argument_list|,
literal|3
argument_list|)
condition|)
block|{
name|notethat
argument_list|(
literal|"LDSTidxI: [ pregs + imm18m4 ] = dpregs\n"
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|LDSTIDXI
argument_list|(
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|5
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|reg
operator|)
argument_list|,
literal|1
argument_list|,
literal|0
argument_list|,
name|ispreg
condition|?
literal|1
else|:
literal|0
argument_list|,
name|tmp
argument_list|)
expr_stmt|;
block|}
else|else
return|return
name|yyerror
argument_list|(
literal|"Displacement out of range for store"
argument_list|)
return|;
block|}
break|break;
case|case
literal|187
case|:
line|#
directive|line
number|2994
file|"bfin-parse.y"
block|{
if|if
condition|(
name|IS_DREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|8
index|]
operator|.
name|reg
operator|)
argument_list|)
operator|&&
name|IS_PREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|4
index|]
operator|.
name|reg
operator|)
argument_list|)
operator|&&
name|IS_URANGE
argument_list|(
literal|4
argument_list|,
operator|(
name|yyvsp
index|[
operator|-
literal|2
index|]
operator|.
name|expr
operator|)
argument_list|,
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|r0
operator|)
operator|.
name|r0
argument_list|,
literal|2
argument_list|)
condition|)
block|{
name|notethat
argument_list|(
literal|"LDSTii: dregs = W [ pregs + uimm4s2 ] (.)\n"
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|LDSTII
argument_list|(
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|4
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|8
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|(
name|yyvsp
index|[
operator|-
literal|2
index|]
operator|.
name|expr
operator|)
argument_list|,
literal|0
argument_list|,
literal|1
operator|<<
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|r0
operator|)
operator|.
name|r0
argument_list|)
expr_stmt|;
block|}
elseif|else
if|if
condition|(
name|IS_DREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|8
index|]
operator|.
name|reg
operator|)
argument_list|)
operator|&&
name|IS_PREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|4
index|]
operator|.
name|reg
operator|)
argument_list|)
operator|&&
name|IS_RANGE
argument_list|(
literal|16
argument_list|,
operator|(
name|yyvsp
index|[
operator|-
literal|2
index|]
operator|.
name|expr
operator|)
argument_list|,
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|r0
operator|)
operator|.
name|r0
argument_list|,
literal|2
argument_list|)
condition|)
block|{
name|notethat
argument_list|(
literal|"LDSTidxI: dregs = W [ pregs + imm17m2 ] (.)\n"
argument_list|)
expr_stmt|;
if|if
condition|(
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|r0
operator|)
operator|.
name|r0
condition|)
name|neg_value
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|2
index|]
operator|.
name|expr
operator|)
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|LDSTIDXI
argument_list|(
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|4
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|8
index|]
operator|.
name|reg
operator|)
argument_list|,
literal|0
argument_list|,
literal|1
argument_list|,
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|r0
operator|)
operator|.
name|r0
argument_list|,
operator|(
name|yyvsp
index|[
operator|-
literal|2
index|]
operator|.
name|expr
operator|)
argument_list|)
expr_stmt|;
block|}
else|else
return|return
name|yyerror
argument_list|(
literal|"Bad register or constant for LOAD"
argument_list|)
return|;
block|}
break|break;
case|case
literal|188
case|:
line|#
directive|line
number|3012
file|"bfin-parse.y"
block|{
if|if
condition|(
name|IS_IREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|2
index|]
operator|.
name|reg
operator|)
argument_list|)
condition|)
block|{
name|notethat
argument_list|(
literal|"dspLDST: dregs_half = W [ iregs ]\n"
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|DSPLDST
argument_list|(
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|2
index|]
operator|.
name|reg
operator|)
argument_list|,
literal|1
operator|+
name|IS_H
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|6
index|]
operator|.
name|reg
operator|)
argument_list|)
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|6
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|modcodes
operator|)
operator|.
name|x0
argument_list|,
literal|0
argument_list|)
expr_stmt|;
block|}
elseif|else
if|if
condition|(
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|modcodes
operator|)
operator|.
name|x0
operator|==
literal|2
operator|&&
name|IS_DREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|6
index|]
operator|.
name|reg
operator|)
argument_list|)
operator|&&
name|IS_PREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|2
index|]
operator|.
name|reg
operator|)
argument_list|)
condition|)
block|{
name|notethat
argument_list|(
literal|"LDSTpmod: dregs_half = W [ pregs ]\n"
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|LDSTPMOD
argument_list|(
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|2
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|6
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|2
index|]
operator|.
name|reg
operator|)
argument_list|,
literal|1
operator|+
name|IS_H
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|6
index|]
operator|.
name|reg
operator|)
argument_list|)
argument_list|,
literal|0
argument_list|)
expr_stmt|;
block|}
else|else
return|return
name|yyerror
argument_list|(
literal|"Bad register or post_op for LOAD"
argument_list|)
return|;
block|}
break|break;
case|case
literal|189
case|:
line|#
directive|line
number|3029
file|"bfin-parse.y"
block|{
if|if
condition|(
name|IS_DREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|7
index|]
operator|.
name|reg
operator|)
argument_list|)
operator|&&
name|IS_PREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|reg
operator|)
argument_list|)
condition|)
block|{
name|notethat
argument_list|(
literal|"LDST: dregs = W [ pregs<post_op> ] (.)\n"
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|LDST
argument_list|(
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|7
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|(
name|yyvsp
index|[
operator|-
literal|2
index|]
operator|.
name|modcodes
operator|)
operator|.
name|x0
argument_list|,
literal|1
argument_list|,
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|r0
operator|)
operator|.
name|r0
argument_list|,
literal|0
argument_list|)
expr_stmt|;
block|}
else|else
return|return
name|yyerror
argument_list|(
literal|"Bad register for LOAD"
argument_list|)
return|;
block|}
break|break;
case|case
literal|190
case|:
line|#
directive|line
number|3040
file|"bfin-parse.y"
block|{
if|if
condition|(
name|IS_DREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|8
index|]
operator|.
name|reg
operator|)
argument_list|)
operator|&&
name|IS_PREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|4
index|]
operator|.
name|reg
operator|)
argument_list|)
operator|&&
name|IS_PREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|2
index|]
operator|.
name|reg
operator|)
argument_list|)
condition|)
block|{
name|notethat
argument_list|(
literal|"LDSTpmod: dregs = W [ pregs ++ pregs ] (.)\n"
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|LDSTPMOD
argument_list|(
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|4
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|8
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|2
index|]
operator|.
name|reg
operator|)
argument_list|,
literal|3
argument_list|,
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|r0
operator|)
operator|.
name|r0
argument_list|)
expr_stmt|;
block|}
else|else
return|return
name|yyerror
argument_list|(
literal|"Bad register for LOAD"
argument_list|)
return|;
block|}
break|break;
case|case
literal|191
case|:
line|#
directive|line
number|3051
file|"bfin-parse.y"
block|{
if|if
condition|(
name|IS_DREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|7
index|]
operator|.
name|reg
operator|)
argument_list|)
operator|&&
name|IS_PREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|reg
operator|)
argument_list|)
operator|&&
name|IS_PREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|reg
operator|)
argument_list|)
condition|)
block|{
name|notethat
argument_list|(
literal|"LDSTpmod: dregs_half = W [ pregs ++ pregs ]\n"
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|LDSTPMOD
argument_list|(
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|7
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|reg
operator|)
argument_list|,
literal|1
operator|+
name|IS_H
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|7
index|]
operator|.
name|reg
operator|)
argument_list|)
argument_list|,
literal|0
argument_list|)
expr_stmt|;
block|}
else|else
return|return
name|yyerror
argument_list|(
literal|"Bad register for LOAD"
argument_list|)
return|;
block|}
break|break;
case|case
literal|192
case|:
line|#
directive|line
number|3062
file|"bfin-parse.y"
block|{
if|if
condition|(
name|IS_IREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|4
index|]
operator|.
name|reg
operator|)
argument_list|)
operator|&&
name|IS_DREG
argument_list|(
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|reg
operator|)
argument_list|)
condition|)
block|{
name|notethat
argument_list|(
literal|"dspLDST: [ iregs<post_op> ] = dregs\n"
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|DSPLDST
argument_list|(
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|4
index|]
operator|.
name|reg
operator|)
argument_list|,
literal|0
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|modcodes
operator|)
operator|.
name|x0
argument_list|,
literal|1
argument_list|)
expr_stmt|;
block|}
elseif|else
if|if
condition|(
name|IS_PREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|4
index|]
operator|.
name|reg
operator|)
argument_list|)
operator|&&
name|IS_DREG
argument_list|(
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|reg
operator|)
argument_list|)
condition|)
block|{
name|notethat
argument_list|(
literal|"LDST: [ pregs<post_op> ] = dregs\n"
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|LDST
argument_list|(
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|4
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|modcodes
operator|)
operator|.
name|x0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|1
argument_list|)
expr_stmt|;
block|}
elseif|else
if|if
condition|(
name|IS_PREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|4
index|]
operator|.
name|reg
operator|)
argument_list|)
operator|&&
name|IS_PREG
argument_list|(
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|reg
operator|)
argument_list|)
condition|)
block|{
name|notethat
argument_list|(
literal|"LDST: [ pregs<post_op> ] = pregs\n"
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|LDST
argument_list|(
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|4
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|modcodes
operator|)
operator|.
name|x0
argument_list|,
literal|0
argument_list|,
literal|1
argument_list|,
literal|1
argument_list|)
expr_stmt|;
block|}
else|else
return|return
name|yyerror
argument_list|(
literal|"Bad register for STORE"
argument_list|)
return|;
block|}
break|break;
case|case
literal|193
case|:
line|#
directive|line
number|3083
file|"bfin-parse.y"
block|{
if|if
condition|(
operator|!
name|IS_DREG
argument_list|(
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|reg
operator|)
argument_list|)
condition|)
return|return
name|yyerror
argument_list|(
literal|"Expected Dreg for last argument"
argument_list|)
return|;
if|if
condition|(
name|IS_IREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|5
index|]
operator|.
name|reg
operator|)
argument_list|)
operator|&&
name|IS_MREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|reg
operator|)
argument_list|)
condition|)
block|{
name|notethat
argument_list|(
literal|"dspLDST: [ iregs ++ mregs ] = dregs\n"
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|DSPLDST
argument_list|(
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|5
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|reg
operator|)
operator|.
name|regno
operator|&
name|CODE_MASK
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|reg
operator|)
argument_list|,
literal|3
argument_list|,
literal|1
argument_list|)
expr_stmt|;
block|}
elseif|else
if|if
condition|(
name|IS_PREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|5
index|]
operator|.
name|reg
operator|)
argument_list|)
operator|&&
name|IS_PREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|reg
operator|)
argument_list|)
condition|)
block|{
name|notethat
argument_list|(
literal|"LDSTpmod: [ pregs ++ pregs ] = dregs\n"
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|LDSTPMOD
argument_list|(
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|5
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|reg
operator|)
argument_list|,
literal|0
argument_list|,
literal|1
argument_list|)
expr_stmt|;
block|}
else|else
return|return
name|yyerror
argument_list|(
literal|"Bad register for STORE"
argument_list|)
return|;
block|}
break|break;
case|case
literal|194
case|:
line|#
directive|line
number|3102
file|"bfin-parse.y"
block|{
if|if
condition|(
operator|!
name|IS_DREG
argument_list|(
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|reg
operator|)
argument_list|)
condition|)
return|return
name|yyerror
argument_list|(
literal|"Expect Dreg as last argument"
argument_list|)
return|;
if|if
condition|(
name|IS_PREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|5
index|]
operator|.
name|reg
operator|)
argument_list|)
operator|&&
name|IS_PREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|reg
operator|)
argument_list|)
condition|)
block|{
name|notethat
argument_list|(
literal|"LDSTpmod: W [ pregs ++ pregs ] = dregs_half\n"
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|LDSTPMOD
argument_list|(
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|5
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|reg
operator|)
argument_list|,
literal|1
operator|+
name|IS_H
argument_list|(
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|reg
operator|)
argument_list|)
argument_list|,
literal|1
argument_list|)
expr_stmt|;
block|}
else|else
return|return
name|yyerror
argument_list|(
literal|"Bad register for STORE"
argument_list|)
return|;
block|}
break|break;
case|case
literal|195
case|:
line|#
directive|line
number|3115
file|"bfin-parse.y"
block|{
if|if
condition|(
name|IS_DREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|8
index|]
operator|.
name|reg
operator|)
argument_list|)
operator|&&
name|IS_PREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|4
index|]
operator|.
name|reg
operator|)
argument_list|)
operator|&&
name|IS_RANGE
argument_list|(
literal|16
argument_list|,
operator|(
name|yyvsp
index|[
operator|-
literal|2
index|]
operator|.
name|expr
operator|)
argument_list|,
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|r0
operator|)
operator|.
name|r0
argument_list|,
literal|1
argument_list|)
condition|)
block|{
name|notethat
argument_list|(
literal|"LDSTidxI: dregs = B [ pregs + imm16 ] (%c)\n"
argument_list|,
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|r0
operator|)
operator|.
name|r0
condition|?
literal|'X'
else|:
literal|'Z'
argument_list|)
expr_stmt|;
if|if
condition|(
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|r0
operator|)
operator|.
name|r0
condition|)
name|neg_value
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|2
index|]
operator|.
name|expr
operator|)
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|LDSTIDXI
argument_list|(
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|4
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|8
index|]
operator|.
name|reg
operator|)
argument_list|,
literal|0
argument_list|,
literal|2
argument_list|,
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|r0
operator|)
operator|.
name|r0
argument_list|,
operator|(
name|yyvsp
index|[
operator|-
literal|2
index|]
operator|.
name|expr
operator|)
argument_list|)
expr_stmt|;
block|}
else|else
return|return
name|yyerror
argument_list|(
literal|"Bad register or value for LOAD"
argument_list|)
return|;
block|}
break|break;
case|case
literal|196
case|:
line|#
directive|line
number|3129
file|"bfin-parse.y"
block|{
if|if
condition|(
name|IS_DREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|7
index|]
operator|.
name|reg
operator|)
argument_list|)
operator|&&
name|IS_PREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|reg
operator|)
argument_list|)
condition|)
block|{
name|notethat
argument_list|(
literal|"LDST: dregs = B [ pregs<post_op> ] (%c)\n"
argument_list|,
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|r0
operator|)
operator|.
name|r0
condition|?
literal|'X'
else|:
literal|'Z'
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|LDST
argument_list|(
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|7
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|(
name|yyvsp
index|[
operator|-
literal|2
index|]
operator|.
name|modcodes
operator|)
operator|.
name|x0
argument_list|,
literal|2
argument_list|,
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|r0
operator|)
operator|.
name|r0
argument_list|,
literal|0
argument_list|)
expr_stmt|;
block|}
else|else
return|return
name|yyerror
argument_list|(
literal|"Bad register for LOAD"
argument_list|)
return|;
block|}
break|break;
case|case
literal|197
case|:
line|#
directive|line
number|3141
file|"bfin-parse.y"
block|{
if|if
condition|(
name|IS_DREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|6
index|]
operator|.
name|reg
operator|)
argument_list|)
operator|&&
name|IS_IREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|reg
operator|)
argument_list|)
operator|&&
name|IS_MREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|reg
operator|)
argument_list|)
condition|)
block|{
name|notethat
argument_list|(
literal|"dspLDST: dregs = [ iregs ++ mregs ]\n"
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|DSPLDST
argument_list|(
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|reg
operator|)
operator|.
name|regno
operator|&
name|CODE_MASK
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|6
index|]
operator|.
name|reg
operator|)
argument_list|,
literal|3
argument_list|,
literal|0
argument_list|)
expr_stmt|;
block|}
elseif|else
if|if
condition|(
name|IS_DREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|6
index|]
operator|.
name|reg
operator|)
argument_list|)
operator|&&
name|IS_PREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|reg
operator|)
argument_list|)
operator|&&
name|IS_PREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|reg
operator|)
argument_list|)
condition|)
block|{
name|notethat
argument_list|(
literal|"LDSTpmod: dregs = [ pregs ++ pregs ]\n"
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|LDSTPMOD
argument_list|(
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|6
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|reg
operator|)
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
expr_stmt|;
block|}
else|else
return|return
name|yyerror
argument_list|(
literal|"Bad register for LOAD"
argument_list|)
return|;
block|}
break|break;
case|case
literal|198
case|:
line|#
directive|line
number|3157
file|"bfin-parse.y"
block|{
name|Expr_Node
modifier|*
name|tmp
init|=
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|expr
operator|)
decl_stmt|;
name|int
name|ispreg
init|=
name|IS_PREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|6
index|]
operator|.
name|reg
operator|)
argument_list|)
decl_stmt|;
name|int
name|isgot
init|=
name|IS_RELOC
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|expr
operator|)
argument_list|)
decl_stmt|;
if|if
condition|(
operator|!
name|IS_PREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|reg
operator|)
argument_list|)
condition|)
return|return
name|yyerror
argument_list|(
literal|"Preg expected for indirect"
argument_list|)
return|;
if|if
condition|(
operator|!
name|IS_DREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|6
index|]
operator|.
name|reg
operator|)
argument_list|)
operator|&&
operator|!
name|ispreg
condition|)
return|return
name|yyerror
argument_list|(
literal|"Bad destination register for LOAD"
argument_list|)
return|;
if|if
condition|(
operator|(
name|yyvsp
index|[
operator|-
literal|2
index|]
operator|.
name|r0
operator|)
operator|.
name|r0
condition|)
name|tmp
operator|=
name|unary
argument_list|(
name|Expr_Op_Type_NEG
argument_list|,
name|tmp
argument_list|)
expr_stmt|;
if|if
condition|(
name|isgot
condition|)
block|{
name|notethat
argument_list|(
literal|"LDSTidxI: dpregs = [ pregs + sym@got ]\n"
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|LDSTIDXI
argument_list|(
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|6
index|]
operator|.
name|reg
operator|)
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
name|ispreg
condition|?
literal|1
else|:
literal|0
argument_list|,
name|tmp
argument_list|)
expr_stmt|;
block|}
elseif|else
if|if
condition|(
name|in_range_p
argument_list|(
name|tmp
argument_list|,
literal|0
argument_list|,
literal|63
argument_list|,
literal|3
argument_list|)
condition|)
block|{
name|notethat
argument_list|(
literal|"LDSTii: dpregs = [ pregs + uimm7m4 ]\n"
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|LDSTII
argument_list|(
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|6
index|]
operator|.
name|reg
operator|)
argument_list|,
name|tmp
argument_list|,
literal|0
argument_list|,
name|ispreg
condition|?
literal|3
else|:
literal|0
argument_list|)
expr_stmt|;
block|}
elseif|else
if|if
condition|(
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|reg
operator|)
operator|.
name|regno
operator|==
name|REG_FP
operator|&&
name|in_range_p
argument_list|(
name|tmp
argument_list|,
operator|-
literal|128
argument_list|,
literal|0
argument_list|,
literal|3
argument_list|)
condition|)
block|{
name|notethat
argument_list|(
literal|"LDSTiiFP: dpregs = [ FP - uimm7m4 ]\n"
argument_list|)
expr_stmt|;
name|tmp
operator|=
name|unary
argument_list|(
name|Expr_Op_Type_NEG
argument_list|,
name|tmp
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|LDSTIIFP
argument_list|(
name|tmp
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|6
index|]
operator|.
name|reg
operator|)
argument_list|,
literal|0
argument_list|)
expr_stmt|;
block|}
elseif|else
if|if
condition|(
name|in_range_p
argument_list|(
name|tmp
argument_list|,
operator|-
literal|131072
argument_list|,
literal|131071
argument_list|,
literal|3
argument_list|)
condition|)
block|{
name|notethat
argument_list|(
literal|"LDSTidxI: dpregs = [ pregs + imm18m4 ]\n"
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|LDSTIDXI
argument_list|(
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|6
index|]
operator|.
name|reg
operator|)
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
name|ispreg
condition|?
literal|1
else|:
literal|0
argument_list|,
name|tmp
argument_list|)
expr_stmt|;
block|}
else|else
return|return
name|yyerror
argument_list|(
literal|"Displacement out of range for load"
argument_list|)
return|;
block|}
break|break;
case|case
literal|199
case|:
line|#
directive|line
number|3197
file|"bfin-parse.y"
block|{
if|if
condition|(
name|IS_DREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|5
index|]
operator|.
name|reg
operator|)
argument_list|)
operator|&&
name|IS_IREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|2
index|]
operator|.
name|reg
operator|)
argument_list|)
condition|)
block|{
name|notethat
argument_list|(
literal|"dspLDST: dregs = [ iregs<post_op> ]\n"
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|DSPLDST
argument_list|(
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|2
index|]
operator|.
name|reg
operator|)
argument_list|,
literal|0
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|5
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|modcodes
operator|)
operator|.
name|x0
argument_list|,
literal|0
argument_list|)
expr_stmt|;
block|}
elseif|else
if|if
condition|(
name|IS_DREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|5
index|]
operator|.
name|reg
operator|)
argument_list|)
operator|&&
name|IS_PREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|2
index|]
operator|.
name|reg
operator|)
argument_list|)
condition|)
block|{
name|notethat
argument_list|(
literal|"LDST: dregs = [ pregs<post_op> ]\n"
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|LDST
argument_list|(
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|2
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|5
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|modcodes
operator|)
operator|.
name|x0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
expr_stmt|;
block|}
elseif|else
if|if
condition|(
name|IS_PREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|5
index|]
operator|.
name|reg
operator|)
argument_list|)
operator|&&
name|IS_PREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|2
index|]
operator|.
name|reg
operator|)
argument_list|)
condition|)
block|{
if|if
condition|(
name|REG_SAME
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|5
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|(
name|yyvsp
index|[
operator|-
literal|2
index|]
operator|.
name|reg
operator|)
argument_list|)
operator|&&
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|modcodes
operator|)
operator|.
name|x0
operator|!=
literal|2
condition|)
return|return
name|yyerror
argument_list|(
literal|"Pregs can't be same"
argument_list|)
return|;
name|notethat
argument_list|(
literal|"LDST: pregs = [ pregs<post_op> ]\n"
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|LDST
argument_list|(
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|2
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|5
index|]
operator|.
name|reg
operator|)
argument_list|,
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|modcodes
operator|)
operator|.
name|x0
argument_list|,
literal|0
argument_list|,
literal|1
argument_list|,
literal|0
argument_list|)
expr_stmt|;
block|}
elseif|else
if|if
condition|(
operator|(
name|yyvsp
index|[
operator|-
literal|2
index|]
operator|.
name|reg
operator|)
operator|.
name|regno
operator|==
name|REG_SP
operator|&&
name|IS_ALLREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|5
index|]
operator|.
name|reg
operator|)
argument_list|)
operator|&&
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|modcodes
operator|)
operator|.
name|x0
operator|==
literal|0
condition|)
block|{
name|notethat
argument_list|(
literal|"PushPopReg: allregs = [ SP ++ ]\n"
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|PUSHPOPREG
argument_list|(
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|5
index|]
operator|.
name|reg
operator|)
argument_list|,
literal|0
argument_list|)
expr_stmt|;
block|}
else|else
return|return
name|yyerror
argument_list|(
literal|"Bad register or value"
argument_list|)
return|;
block|}
break|break;
case|case
literal|200
case|:
line|#
directive|line
number|3230
file|"bfin-parse.y"
block|{
name|bfin_equals
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|2
index|]
operator|.
name|expr
operator|)
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
literal|0
expr_stmt|;
block|}
break|break;
case|case
literal|201
case|:
line|#
directive|line
number|3238
file|"bfin-parse.y"
block|{
if|if
condition|(
operator|(
name|yyvsp
index|[
operator|-
literal|10
index|]
operator|.
name|reg
operator|)
operator|.
name|regno
operator|!=
name|REG_SP
condition|)
name|yyerror
argument_list|(
literal|"Stack Pointer expected"
argument_list|)
expr_stmt|;
if|if
condition|(
operator|(
name|yyvsp
index|[
operator|-
literal|7
index|]
operator|.
name|reg
operator|)
operator|.
name|regno
operator|==
name|REG_R7
operator|&&
name|IN_RANGE
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|5
index|]
operator|.
name|expr
operator|)
argument_list|,
literal|0
argument_list|,
literal|7
argument_list|)
operator|&&
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|reg
operator|)
operator|.
name|regno
operator|==
name|REG_P5
operator|&&
name|IN_RANGE
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|expr
operator|)
argument_list|,
literal|0
argument_list|,
literal|5
argument_list|)
condition|)
block|{
name|notethat
argument_list|(
literal|"PushPopMultiple: [ -- SP ] = (R7 : reglim , P5 : reglim )\n"
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|PUSHPOPMULTIPLE
argument_list|(
name|imm5
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|5
index|]
operator|.
name|expr
operator|)
argument_list|)
argument_list|,
name|imm5
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|expr
operator|)
argument_list|)
argument_list|,
literal|1
argument_list|,
literal|1
argument_list|,
literal|1
argument_list|)
expr_stmt|;
block|}
else|else
return|return
name|yyerror
argument_list|(
literal|"Bad register for PushPopMultiple"
argument_list|)
return|;
block|}
break|break;
case|case
literal|202
case|:
line|#
directive|line
number|3254
file|"bfin-parse.y"
block|{
if|if
condition|(
operator|(
name|yyvsp
index|[
operator|-
literal|6
index|]
operator|.
name|reg
operator|)
operator|.
name|regno
operator|!=
name|REG_SP
condition|)
name|yyerror
argument_list|(
literal|"Stack Pointer expected"
argument_list|)
expr_stmt|;
if|if
condition|(
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|reg
operator|)
operator|.
name|regno
operator|==
name|REG_R7
operator|&&
name|IN_RANGE
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|expr
operator|)
argument_list|,
literal|0
argument_list|,
literal|7
argument_list|)
condition|)
block|{
name|notethat
argument_list|(
literal|"PushPopMultiple: [ -- SP ] = (R7 : reglim )\n"
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|PUSHPOPMULTIPLE
argument_list|(
name|imm5
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|expr
operator|)
argument_list|)
argument_list|,
literal|0
argument_list|,
literal|1
argument_list|,
literal|0
argument_list|,
literal|1
argument_list|)
expr_stmt|;
block|}
elseif|else
if|if
condition|(
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|reg
operator|)
operator|.
name|regno
operator|==
name|REG_P5
operator|&&
name|IN_RANGE
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|expr
operator|)
argument_list|,
literal|0
argument_list|,
literal|6
argument_list|)
condition|)
block|{
name|notethat
argument_list|(
literal|"PushPopMultiple: [ -- SP ] = (P5 : reglim )\n"
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|PUSHPOPMULTIPLE
argument_list|(
literal|0
argument_list|,
name|imm5
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|expr
operator|)
argument_list|)
argument_list|,
literal|0
argument_list|,
literal|1
argument_list|,
literal|1
argument_list|)
expr_stmt|;
block|}
else|else
return|return
name|yyerror
argument_list|(
literal|"Bad register for PushPopMultiple"
argument_list|)
return|;
block|}
break|break;
case|case
literal|203
case|:
line|#
directive|line
number|3273
file|"bfin-parse.y"
block|{
if|if
condition|(
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|reg
operator|)
operator|.
name|regno
operator|!=
name|REG_SP
condition|)
name|yyerror
argument_list|(
literal|"Stack Pointer expected"
argument_list|)
expr_stmt|;
if|if
condition|(
operator|(
name|yyvsp
index|[
operator|-
literal|9
index|]
operator|.
name|reg
operator|)
operator|.
name|regno
operator|==
name|REG_R7
operator|&&
operator|(
name|IN_RANGE
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|7
index|]
operator|.
name|expr
operator|)
argument_list|,
literal|0
argument_list|,
literal|7
argument_list|)
operator|)
operator|&&
operator|(
name|yyvsp
index|[
operator|-
literal|5
index|]
operator|.
name|reg
operator|)
operator|.
name|regno
operator|==
name|REG_P5
operator|&&
operator|(
name|IN_RANGE
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|expr
operator|)
argument_list|,
literal|0
argument_list|,
literal|6
argument_list|)
operator|)
condition|)
block|{
name|notethat
argument_list|(
literal|"PushPopMultiple: (R7 : reglim , P5 : reglim ) = [ SP ++ ]\n"
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|PUSHPOPMULTIPLE
argument_list|(
name|imm5
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|7
index|]
operator|.
name|expr
operator|)
argument_list|)
argument_list|,
name|imm5
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|expr
operator|)
argument_list|)
argument_list|,
literal|1
argument_list|,
literal|1
argument_list|,
literal|0
argument_list|)
expr_stmt|;
block|}
else|else
return|return
name|yyerror
argument_list|(
literal|"Bad register range for PushPopMultiple"
argument_list|)
return|;
block|}
break|break;
case|case
literal|204
case|:
line|#
directive|line
number|3287
file|"bfin-parse.y"
block|{
if|if
condition|(
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|reg
operator|)
operator|.
name|regno
operator|!=
name|REG_SP
condition|)
name|yyerror
argument_list|(
literal|"Stack Pointer expected"
argument_list|)
expr_stmt|;
if|if
condition|(
operator|(
name|yyvsp
index|[
operator|-
literal|5
index|]
operator|.
name|reg
operator|)
operator|.
name|regno
operator|==
name|REG_R7
operator|&&
name|IN_RANGE
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|expr
operator|)
argument_list|,
literal|0
argument_list|,
literal|7
argument_list|)
condition|)
block|{
name|notethat
argument_list|(
literal|"PushPopMultiple: (R7 : reglim ) = [ SP ++ ]\n"
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|PUSHPOPMULTIPLE
argument_list|(
name|imm5
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|expr
operator|)
argument_list|)
argument_list|,
literal|0
argument_list|,
literal|1
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
expr_stmt|;
block|}
elseif|else
if|if
condition|(
operator|(
name|yyvsp
index|[
operator|-
literal|5
index|]
operator|.
name|reg
operator|)
operator|.
name|regno
operator|==
name|REG_P5
operator|&&
name|IN_RANGE
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|expr
operator|)
argument_list|,
literal|0
argument_list|,
literal|6
argument_list|)
condition|)
block|{
name|notethat
argument_list|(
literal|"PushPopMultiple: (P5 : reglim ) = [ SP ++ ]\n"
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|PUSHPOPMULTIPLE
argument_list|(
literal|0
argument_list|,
name|imm5
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|expr
operator|)
argument_list|)
argument_list|,
literal|0
argument_list|,
literal|1
argument_list|,
literal|0
argument_list|)
expr_stmt|;
block|}
else|else
return|return
name|yyerror
argument_list|(
literal|"Bad register range for PushPopMultiple"
argument_list|)
return|;
block|}
break|break;
case|case
literal|205
case|:
line|#
directive|line
number|3306
file|"bfin-parse.y"
block|{
if|if
condition|(
operator|(
name|yyvsp
index|[
operator|-
literal|2
index|]
operator|.
name|reg
operator|)
operator|.
name|regno
operator|!=
name|REG_SP
condition|)
name|yyerror
argument_list|(
literal|"Stack Pointer expected"
argument_list|)
expr_stmt|;
if|if
condition|(
name|IS_ALLREG
argument_list|(
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|reg
operator|)
argument_list|)
condition|)
block|{
name|notethat
argument_list|(
literal|"PushPopReg: [ -- SP ] = allregs\n"
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|PUSHPOPREG
argument_list|(
operator|&
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|reg
operator|)
argument_list|,
literal|1
argument_list|)
expr_stmt|;
block|}
else|else
return|return
name|yyerror
argument_list|(
literal|"Bad register for PushPopReg"
argument_list|)
return|;
block|}
break|break;
case|case
literal|206
case|:
line|#
directive|line
number|3322
file|"bfin-parse.y"
block|{
if|if
condition|(
name|IS_URANGE
argument_list|(
literal|16
argument_list|,
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|expr
operator|)
argument_list|,
literal|0
argument_list|,
literal|4
argument_list|)
condition|)
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|LINKAGE
argument_list|(
literal|0
argument_list|,
name|uimm16s4
argument_list|(
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|expr
operator|)
argument_list|)
argument_list|)
expr_stmt|;
else|else
return|return
name|yyerror
argument_list|(
literal|"Bad constant for LINK"
argument_list|)
return|;
block|}
break|break;
case|case
literal|207
case|:
line|#
directive|line
number|3330
file|"bfin-parse.y"
block|{
name|notethat
argument_list|(
literal|"linkage: UNLINK\n"
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|LINKAGE
argument_list|(
literal|1
argument_list|,
literal|0
argument_list|)
expr_stmt|;
block|}
break|break;
case|case
literal|208
case|:
line|#
directive|line
number|3339
file|"bfin-parse.y"
block|{
if|if
condition|(
name|IS_PCREL4
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|4
index|]
operator|.
name|expr
operator|)
argument_list|)
operator|&&
name|IS_LPPCREL10
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|2
index|]
operator|.
name|expr
operator|)
argument_list|)
operator|&&
name|IS_CREG
argument_list|(
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|reg
operator|)
argument_list|)
condition|)
block|{
name|notethat
argument_list|(
literal|"LoopSetup: LSETUP (pcrel4 , lppcrel10 ) counters\n"
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|LOOPSETUP
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|4
index|]
operator|.
name|expr
operator|)
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|reg
operator|)
argument_list|,
literal|0
argument_list|,
operator|(
name|yyvsp
index|[
operator|-
literal|2
index|]
operator|.
name|expr
operator|)
argument_list|,
literal|0
argument_list|)
expr_stmt|;
block|}
else|else
return|return
name|yyerror
argument_list|(
literal|"Bad register or values for LSETUP"
argument_list|)
return|;
block|}
break|break;
case|case
literal|209
case|:
line|#
directive|line
number|3350
file|"bfin-parse.y"
block|{
if|if
condition|(
name|IS_PCREL4
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|6
index|]
operator|.
name|expr
operator|)
argument_list|)
operator|&&
name|IS_LPPCREL10
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|4
index|]
operator|.
name|expr
operator|)
argument_list|)
operator|&&
name|IS_PREG
argument_list|(
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|reg
operator|)
argument_list|)
operator|&&
name|IS_CREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|2
index|]
operator|.
name|reg
operator|)
argument_list|)
condition|)
block|{
name|notethat
argument_list|(
literal|"LoopSetup: LSETUP (pcrel4 , lppcrel10 ) counters = pregs\n"
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|LOOPSETUP
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|6
index|]
operator|.
name|expr
operator|)
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|2
index|]
operator|.
name|reg
operator|)
argument_list|,
literal|1
argument_list|,
operator|(
name|yyvsp
index|[
operator|-
literal|4
index|]
operator|.
name|expr
operator|)
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|reg
operator|)
argument_list|)
expr_stmt|;
block|}
else|else
return|return
name|yyerror
argument_list|(
literal|"Bad register or values for LSETUP"
argument_list|)
return|;
block|}
break|break;
case|case
literal|210
case|:
line|#
directive|line
number|3362
file|"bfin-parse.y"
block|{
if|if
condition|(
name|IS_PCREL4
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|8
index|]
operator|.
name|expr
operator|)
argument_list|)
operator|&&
name|IS_LPPCREL10
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|6
index|]
operator|.
name|expr
operator|)
argument_list|)
operator|&&
name|IS_PREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|2
index|]
operator|.
name|reg
operator|)
argument_list|)
operator|&&
name|IS_CREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|4
index|]
operator|.
name|reg
operator|)
argument_list|)
operator|&&
name|EXPR_VALUE
argument_list|(
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|expr
operator|)
argument_list|)
operator|==
literal|1
condition|)
block|{
name|notethat
argument_list|(
literal|"LoopSetup: LSETUP (pcrel4 , lppcrel10 ) counters = pregs>> 1\n"
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|LOOPSETUP
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|8
index|]
operator|.
name|expr
operator|)
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|4
index|]
operator|.
name|reg
operator|)
argument_list|,
literal|3
argument_list|,
operator|(
name|yyvsp
index|[
operator|-
literal|6
index|]
operator|.
name|expr
operator|)
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|2
index|]
operator|.
name|reg
operator|)
argument_list|)
expr_stmt|;
block|}
else|else
return|return
name|yyerror
argument_list|(
literal|"Bad register or values for LSETUP"
argument_list|)
return|;
block|}
break|break;
case|case
literal|211
case|:
line|#
directive|line
number|3376
file|"bfin-parse.y"
block|{
if|if
condition|(
operator|!
name|IS_RELOC
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|expr
operator|)
argument_list|)
condition|)
return|return
name|yyerror
argument_list|(
literal|"Invalid expression in loop statement"
argument_list|)
return|;
if|if
condition|(
operator|!
name|IS_CREG
argument_list|(
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|reg
operator|)
argument_list|)
condition|)
return|return
name|yyerror
argument_list|(
literal|"Invalid loop counter register"
argument_list|)
return|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|bfin_gen_loop
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|expr
operator|)
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|reg
operator|)
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
expr_stmt|;
block|}
break|break;
case|case
literal|212
case|:
line|#
directive|line
number|3384
file|"bfin-parse.y"
block|{
if|if
condition|(
name|IS_RELOC
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|expr
operator|)
argument_list|)
operator|&&
name|IS_PREG
argument_list|(
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|reg
operator|)
argument_list|)
operator|&&
name|IS_CREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|2
index|]
operator|.
name|reg
operator|)
argument_list|)
condition|)
block|{
name|notethat
argument_list|(
literal|"Loop: LOOP expr counters = pregs\n"
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|bfin_gen_loop
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|expr
operator|)
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|2
index|]
operator|.
name|reg
operator|)
argument_list|,
literal|1
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|reg
operator|)
argument_list|)
expr_stmt|;
block|}
else|else
return|return
name|yyerror
argument_list|(
literal|"Bad register or values for LOOP"
argument_list|)
return|;
block|}
break|break;
case|case
literal|213
case|:
line|#
directive|line
number|3394
file|"bfin-parse.y"
block|{
if|if
condition|(
name|IS_RELOC
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|5
index|]
operator|.
name|expr
operator|)
argument_list|)
operator|&&
name|IS_PREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|2
index|]
operator|.
name|reg
operator|)
argument_list|)
operator|&&
name|IS_CREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|4
index|]
operator|.
name|reg
operator|)
argument_list|)
operator|&&
name|EXPR_VALUE
argument_list|(
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|expr
operator|)
argument_list|)
operator|==
literal|1
condition|)
block|{
name|notethat
argument_list|(
literal|"Loop: LOOP expr counters = pregs>> 1\n"
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|bfin_gen_loop
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|5
index|]
operator|.
name|expr
operator|)
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|4
index|]
operator|.
name|reg
operator|)
argument_list|,
literal|3
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|2
index|]
operator|.
name|reg
operator|)
argument_list|)
expr_stmt|;
block|}
else|else
return|return
name|yyerror
argument_list|(
literal|"Bad register or values for LOOP"
argument_list|)
return|;
block|}
break|break;
case|case
literal|214
case|:
line|#
directive|line
number|3406
file|"bfin-parse.y"
block|{
name|notethat
argument_list|(
literal|"pseudoDEBUG: DBG\n"
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|bfin_gen_pseudodbg
argument_list|(
literal|3
argument_list|,
literal|7
argument_list|,
literal|0
argument_list|)
expr_stmt|;
block|}
break|break;
case|case
literal|215
case|:
line|#
directive|line
number|3411
file|"bfin-parse.y"
block|{
name|notethat
argument_list|(
literal|"pseudoDEBUG: DBG REG_A\n"
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|bfin_gen_pseudodbg
argument_list|(
literal|3
argument_list|,
name|IS_A1
argument_list|(
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|reg
operator|)
argument_list|)
argument_list|,
literal|0
argument_list|)
expr_stmt|;
block|}
break|break;
case|case
literal|216
case|:
line|#
directive|line
number|3416
file|"bfin-parse.y"
block|{
name|notethat
argument_list|(
literal|"pseudoDEBUG: DBG allregs\n"
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|bfin_gen_pseudodbg
argument_list|(
literal|0
argument_list|,
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|reg
operator|)
operator|.
name|regno
operator|&
name|CODE_MASK
argument_list|,
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|reg
operator|)
operator|.
name|regno
operator|&
name|CLASS_MASK
argument_list|)
expr_stmt|;
block|}
break|break;
case|case
literal|217
case|:
line|#
directive|line
number|3422
file|"bfin-parse.y"
block|{
if|if
condition|(
operator|!
name|IS_DREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|reg
operator|)
argument_list|)
condition|)
return|return
name|yyerror
argument_list|(
literal|"Dregs expected"
argument_list|)
return|;
name|notethat
argument_list|(
literal|"pseudoDEBUG: DBGCMPLX (dregs )\n"
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|bfin_gen_pseudodbg
argument_list|(
literal|3
argument_list|,
literal|6
argument_list|,
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|reg
operator|)
operator|.
name|regno
operator|&
name|CODE_MASK
argument_list|)
expr_stmt|;
block|}
break|break;
case|case
literal|218
case|:
line|#
directive|line
number|3430
file|"bfin-parse.y"
block|{
name|notethat
argument_list|(
literal|"psedoDEBUG: DBGHALT\n"
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|bfin_gen_pseudodbg
argument_list|(
literal|3
argument_list|,
literal|5
argument_list|,
literal|0
argument_list|)
expr_stmt|;
block|}
break|break;
case|case
literal|219
case|:
line|#
directive|line
number|3436
file|"bfin-parse.y"
block|{
name|notethat
argument_list|(
literal|"pseudodbg_assert: DBGA (dregs_lo , uimm16 )\n"
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|bfin_gen_pseudodbg_assert
argument_list|(
name|IS_H
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|reg
operator|)
argument_list|)
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|reg
operator|)
argument_list|,
name|uimm16
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|expr
operator|)
argument_list|)
argument_list|)
expr_stmt|;
block|}
break|break;
case|case
literal|220
case|:
line|#
directive|line
number|3442
file|"bfin-parse.y"
block|{
name|notethat
argument_list|(
literal|"pseudodbg_assert: DBGAH (dregs , uimm16 )\n"
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|bfin_gen_pseudodbg_assert
argument_list|(
literal|3
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|reg
operator|)
argument_list|,
name|uimm16
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|expr
operator|)
argument_list|)
argument_list|)
expr_stmt|;
block|}
break|break;
case|case
literal|221
case|:
line|#
directive|line
number|3448
file|"bfin-parse.y"
block|{
name|notethat
argument_list|(
literal|"psedodbg_assert: DBGAL (dregs , uimm16 )\n"
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|instr
operator|)
operator|=
name|bfin_gen_pseudodbg_assert
argument_list|(
literal|2
argument_list|,
operator|&
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|reg
operator|)
argument_list|,
name|uimm16
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|expr
operator|)
argument_list|)
argument_list|)
expr_stmt|;
block|}
break|break;
case|case
literal|222
case|:
line|#
directive|line
number|3461
file|"bfin-parse.y"
block|{
operator|(
name|yyval
operator|.
name|reg
operator|)
operator|=
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|reg
operator|)
expr_stmt|;
block|}
break|break;
case|case
literal|223
case|:
line|#
directive|line
number|3465
file|"bfin-parse.y"
block|{
operator|(
name|yyval
operator|.
name|reg
operator|)
operator|=
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|reg
operator|)
expr_stmt|;
block|}
break|break;
case|case
literal|224
case|:
line|#
directive|line
number|3474
file|"bfin-parse.y"
block|{
operator|(
name|yyval
operator|.
name|mod
operator|)
operator|.
name|MM
operator|=
literal|0
expr_stmt|;
operator|(
name|yyval
operator|.
name|mod
operator|)
operator|.
name|mod
operator|=
literal|0
expr_stmt|;
block|}
break|break;
case|case
literal|225
case|:
line|#
directive|line
number|3479
file|"bfin-parse.y"
block|{
operator|(
name|yyval
operator|.
name|mod
operator|)
operator|.
name|MM
operator|=
literal|1
expr_stmt|;
operator|(
name|yyval
operator|.
name|mod
operator|)
operator|.
name|mod
operator|=
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|value
operator|)
expr_stmt|;
block|}
break|break;
case|case
literal|226
case|:
line|#
directive|line
number|3484
file|"bfin-parse.y"
block|{
operator|(
name|yyval
operator|.
name|mod
operator|)
operator|.
name|MM
operator|=
literal|1
expr_stmt|;
operator|(
name|yyval
operator|.
name|mod
operator|)
operator|.
name|mod
operator|=
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|value
operator|)
expr_stmt|;
block|}
break|break;
case|case
literal|227
case|:
line|#
directive|line
number|3489
file|"bfin-parse.y"
block|{
operator|(
name|yyval
operator|.
name|mod
operator|)
operator|.
name|MM
operator|=
literal|0
expr_stmt|;
operator|(
name|yyval
operator|.
name|mod
operator|)
operator|.
name|mod
operator|=
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|value
operator|)
expr_stmt|;
block|}
break|break;
case|case
literal|228
case|:
line|#
directive|line
number|3494
file|"bfin-parse.y"
block|{
operator|(
name|yyval
operator|.
name|mod
operator|)
operator|.
name|MM
operator|=
literal|1
expr_stmt|;
operator|(
name|yyval
operator|.
name|mod
operator|)
operator|.
name|mod
operator|=
literal|0
expr_stmt|;
block|}
break|break;
case|case
literal|229
case|:
line|#
directive|line
number|3501
file|"bfin-parse.y"
block|{
operator|(
name|yyval
operator|.
name|r0
operator|)
operator|.
name|r0
operator|=
literal|1
expr_stmt|;
block|}
break|break;
case|case
literal|230
case|:
line|#
directive|line
number|3505
file|"bfin-parse.y"
block|{
operator|(
name|yyval
operator|.
name|r0
operator|)
operator|.
name|r0
operator|=
literal|0
expr_stmt|;
block|}
break|break;
case|case
literal|231
case|:
line|#
directive|line
number|3511
file|"bfin-parse.y"
block|{
operator|(
name|yyval
operator|.
name|modcodes
operator|)
operator|.
name|s0
operator|=
literal|0
expr_stmt|;
operator|(
name|yyval
operator|.
name|modcodes
operator|)
operator|.
name|x0
operator|=
literal|0
expr_stmt|;
block|}
break|break;
case|case
literal|232
case|:
line|#
directive|line
number|3516
file|"bfin-parse.y"
block|{
operator|(
name|yyval
operator|.
name|modcodes
operator|)
operator|.
name|s0
operator|=
literal|1
expr_stmt|;
operator|(
name|yyval
operator|.
name|modcodes
operator|)
operator|.
name|x0
operator|=
literal|0
expr_stmt|;
block|}
break|break;
case|case
literal|233
case|:
line|#
directive|line
number|3521
file|"bfin-parse.y"
block|{
operator|(
name|yyval
operator|.
name|modcodes
operator|)
operator|.
name|s0
operator|=
literal|0
expr_stmt|;
operator|(
name|yyval
operator|.
name|modcodes
operator|)
operator|.
name|x0
operator|=
literal|1
expr_stmt|;
block|}
break|break;
case|case
literal|234
case|:
line|#
directive|line
number|3526
file|"bfin-parse.y"
block|{
operator|(
name|yyval
operator|.
name|modcodes
operator|)
operator|.
name|s0
operator|=
literal|1
expr_stmt|;
operator|(
name|yyval
operator|.
name|modcodes
operator|)
operator|.
name|x0
operator|=
literal|1
expr_stmt|;
block|}
break|break;
case|case
literal|235
case|:
line|#
directive|line
number|3534
file|"bfin-parse.y"
block|{
operator|(
name|yyval
operator|.
name|r0
operator|)
operator|.
name|r0
operator|=
literal|1
expr_stmt|;
block|}
break|break;
case|case
literal|236
case|:
line|#
directive|line
number|3538
file|"bfin-parse.y"
block|{
operator|(
name|yyval
operator|.
name|r0
operator|)
operator|.
name|r0
operator|=
literal|0
expr_stmt|;
block|}
break|break;
case|case
literal|237
case|:
line|#
directive|line
number|3544
file|"bfin-parse.y"
block|{
operator|(
name|yyval
operator|.
name|modcodes
operator|)
operator|.
name|s0
operator|=
literal|0
expr_stmt|;
operator|(
name|yyval
operator|.
name|modcodes
operator|)
operator|.
name|x0
operator|=
literal|0
expr_stmt|;
block|}
break|break;
case|case
literal|238
case|:
line|#
directive|line
number|3549
file|"bfin-parse.y"
block|{
operator|(
name|yyval
operator|.
name|modcodes
operator|)
operator|.
name|s0
operator|=
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|modcodes
operator|)
operator|.
name|s0
expr_stmt|;
operator|(
name|yyval
operator|.
name|modcodes
operator|)
operator|.
name|x0
operator|=
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|modcodes
operator|)
operator|.
name|x0
expr_stmt|;
block|}
break|break;
case|case
literal|239
case|:
line|#
directive|line
number|3556
file|"bfin-parse.y"
block|{
operator|(
name|yyval
operator|.
name|modcodes
operator|)
operator|.
name|s0
operator|=
literal|0
expr_stmt|;
operator|(
name|yyval
operator|.
name|modcodes
operator|)
operator|.
name|x0
operator|=
literal|0
expr_stmt|;
operator|(
name|yyval
operator|.
name|modcodes
operator|)
operator|.
name|aop
operator|=
literal|0
expr_stmt|;
block|}
break|break;
case|case
literal|240
case|:
line|#
directive|line
number|3562
file|"bfin-parse.y"
block|{
operator|(
name|yyval
operator|.
name|modcodes
operator|)
operator|.
name|s0
operator|=
literal|0
expr_stmt|;
operator|(
name|yyval
operator|.
name|modcodes
operator|)
operator|.
name|x0
operator|=
literal|0
expr_stmt|;
operator|(
name|yyval
operator|.
name|modcodes
operator|)
operator|.
name|aop
operator|=
literal|1
expr_stmt|;
block|}
break|break;
case|case
literal|241
case|:
line|#
directive|line
number|3568
file|"bfin-parse.y"
block|{
operator|(
name|yyval
operator|.
name|modcodes
operator|)
operator|.
name|s0
operator|=
literal|1
expr_stmt|;
operator|(
name|yyval
operator|.
name|modcodes
operator|)
operator|.
name|x0
operator|=
literal|0
expr_stmt|;
operator|(
name|yyval
operator|.
name|modcodes
operator|)
operator|.
name|aop
operator|=
literal|1
expr_stmt|;
block|}
break|break;
case|case
literal|242
case|:
line|#
directive|line
number|3576
file|"bfin-parse.y"
block|{
operator|(
name|yyval
operator|.
name|modcodes
operator|)
operator|.
name|r0
operator|=
literal|0
expr_stmt|;
operator|(
name|yyval
operator|.
name|modcodes
operator|)
operator|.
name|s0
operator|=
literal|0
expr_stmt|;
operator|(
name|yyval
operator|.
name|modcodes
operator|)
operator|.
name|x0
operator|=
literal|0
expr_stmt|;
block|}
break|break;
case|case
literal|243
case|:
line|#
directive|line
number|3582
file|"bfin-parse.y"
block|{
operator|(
name|yyval
operator|.
name|modcodes
operator|)
operator|.
name|r0
operator|=
literal|2
operator|+
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|r0
operator|)
operator|.
name|r0
expr_stmt|;
operator|(
name|yyval
operator|.
name|modcodes
operator|)
operator|.
name|s0
operator|=
literal|0
expr_stmt|;
operator|(
name|yyval
operator|.
name|modcodes
operator|)
operator|.
name|x0
operator|=
literal|0
expr_stmt|;
block|}
break|break;
case|case
literal|244
case|:
line|#
directive|line
number|3588
file|"bfin-parse.y"
block|{
operator|(
name|yyval
operator|.
name|modcodes
operator|)
operator|.
name|r0
operator|=
literal|0
expr_stmt|;
operator|(
name|yyval
operator|.
name|modcodes
operator|)
operator|.
name|s0
operator|=
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|modcodes
operator|)
operator|.
name|s0
expr_stmt|;
operator|(
name|yyval
operator|.
name|modcodes
operator|)
operator|.
name|x0
operator|=
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|modcodes
operator|)
operator|.
name|x0
expr_stmt|;
block|}
break|break;
case|case
literal|245
case|:
line|#
directive|line
number|3594
file|"bfin-parse.y"
block|{
operator|(
name|yyval
operator|.
name|modcodes
operator|)
operator|.
name|r0
operator|=
literal|2
operator|+
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|r0
operator|)
operator|.
name|r0
expr_stmt|;
operator|(
name|yyval
operator|.
name|modcodes
operator|)
operator|.
name|s0
operator|=
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|modcodes
operator|)
operator|.
name|s0
expr_stmt|;
operator|(
name|yyval
operator|.
name|modcodes
operator|)
operator|.
name|x0
operator|=
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|modcodes
operator|)
operator|.
name|x0
expr_stmt|;
block|}
break|break;
case|case
literal|246
case|:
line|#
directive|line
number|3600
file|"bfin-parse.y"
block|{
operator|(
name|yyval
operator|.
name|modcodes
operator|)
operator|.
name|r0
operator|=
literal|2
operator|+
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|r0
operator|)
operator|.
name|r0
expr_stmt|;
operator|(
name|yyval
operator|.
name|modcodes
operator|)
operator|.
name|s0
operator|=
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|modcodes
operator|)
operator|.
name|s0
expr_stmt|;
operator|(
name|yyval
operator|.
name|modcodes
operator|)
operator|.
name|x0
operator|=
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|modcodes
operator|)
operator|.
name|x0
expr_stmt|;
block|}
break|break;
case|case
literal|247
case|:
line|#
directive|line
number|3608
file|"bfin-parse.y"
block|{
operator|(
name|yyval
operator|.
name|r0
operator|)
operator|.
name|r0
operator|=
literal|0
expr_stmt|;
block|}
break|break;
case|case
literal|248
case|:
line|#
directive|line
number|3612
file|"bfin-parse.y"
block|{
operator|(
name|yyval
operator|.
name|r0
operator|)
operator|.
name|r0
operator|=
literal|0
expr_stmt|;
block|}
break|break;
case|case
literal|249
case|:
line|#
directive|line
number|3616
file|"bfin-parse.y"
block|{
operator|(
name|yyval
operator|.
name|r0
operator|)
operator|.
name|r0
operator|=
literal|1
expr_stmt|;
block|}
break|break;
case|case
literal|250
case|:
line|#
directive|line
number|3622
file|"bfin-parse.y"
block|{
operator|(
name|yyval
operator|.
name|r0
operator|)
operator|.
name|r0
operator|=
literal|0
expr_stmt|;
block|}
break|break;
case|case
literal|251
case|:
line|#
directive|line
number|3626
file|"bfin-parse.y"
block|{
operator|(
name|yyval
operator|.
name|r0
operator|)
operator|.
name|r0
operator|=
literal|0
expr_stmt|;
block|}
break|break;
case|case
literal|252
case|:
line|#
directive|line
number|3630
file|"bfin-parse.y"
block|{
operator|(
name|yyval
operator|.
name|r0
operator|)
operator|.
name|r0
operator|=
literal|1
expr_stmt|;
block|}
break|break;
case|case
literal|253
case|:
line|#
directive|line
number|3636
file|"bfin-parse.y"
block|{
operator|(
name|yyval
operator|.
name|modcodes
operator|)
operator|.
name|r0
operator|=
literal|0
expr_stmt|;
operator|(
name|yyval
operator|.
name|modcodes
operator|)
operator|.
name|s0
operator|=
literal|0
expr_stmt|;
operator|(
name|yyval
operator|.
name|modcodes
operator|)
operator|.
name|aop
operator|=
literal|0
expr_stmt|;
block|}
break|break;
case|case
literal|254
case|:
line|#
directive|line
number|3642
file|"bfin-parse.y"
block|{
operator|(
name|yyval
operator|.
name|modcodes
operator|)
operator|.
name|r0
operator|=
literal|0
expr_stmt|;
operator|(
name|yyval
operator|.
name|modcodes
operator|)
operator|.
name|s0
operator|=
literal|0
expr_stmt|;
operator|(
name|yyval
operator|.
name|modcodes
operator|)
operator|.
name|aop
operator|=
literal|3
expr_stmt|;
block|}
break|break;
case|case
literal|255
case|:
line|#
directive|line
number|3648
file|"bfin-parse.y"
block|{
operator|(
name|yyval
operator|.
name|modcodes
operator|)
operator|.
name|r0
operator|=
literal|0
expr_stmt|;
operator|(
name|yyval
operator|.
name|modcodes
operator|)
operator|.
name|s0
operator|=
literal|1
expr_stmt|;
operator|(
name|yyval
operator|.
name|modcodes
operator|)
operator|.
name|aop
operator|=
literal|3
expr_stmt|;
block|}
break|break;
case|case
literal|256
case|:
line|#
directive|line
number|3654
file|"bfin-parse.y"
block|{
operator|(
name|yyval
operator|.
name|modcodes
operator|)
operator|.
name|r0
operator|=
literal|1
expr_stmt|;
operator|(
name|yyval
operator|.
name|modcodes
operator|)
operator|.
name|s0
operator|=
literal|0
expr_stmt|;
operator|(
name|yyval
operator|.
name|modcodes
operator|)
operator|.
name|aop
operator|=
literal|3
expr_stmt|;
block|}
break|break;
case|case
literal|257
case|:
line|#
directive|line
number|3660
file|"bfin-parse.y"
block|{
operator|(
name|yyval
operator|.
name|modcodes
operator|)
operator|.
name|r0
operator|=
literal|1
expr_stmt|;
operator|(
name|yyval
operator|.
name|modcodes
operator|)
operator|.
name|s0
operator|=
literal|1
expr_stmt|;
block|}
break|break;
case|case
literal|258
case|:
line|#
directive|line
number|3665
file|"bfin-parse.y"
block|{
operator|(
name|yyval
operator|.
name|modcodes
operator|)
operator|.
name|r0
operator|=
literal|1
expr_stmt|;
operator|(
name|yyval
operator|.
name|modcodes
operator|)
operator|.
name|s0
operator|=
literal|1
expr_stmt|;
block|}
break|break;
case|case
literal|259
case|:
line|#
directive|line
number|3672
file|"bfin-parse.y"
block|{
operator|(
name|yyval
operator|.
name|r0
operator|)
operator|.
name|r0
operator|=
literal|0
expr_stmt|;
block|}
break|break;
case|case
literal|260
case|:
line|#
directive|line
number|3676
file|"bfin-parse.y"
block|{
operator|(
name|yyval
operator|.
name|r0
operator|)
operator|.
name|r0
operator|=
literal|1
expr_stmt|;
block|}
break|break;
case|case
literal|261
case|:
line|#
directive|line
number|3682
file|"bfin-parse.y"
block|{
operator|(
name|yyval
operator|.
name|modcodes
operator|)
operator|.
name|s0
operator|=
literal|0
expr_stmt|;
block|}
break|break;
case|case
literal|262
case|:
line|#
directive|line
number|3686
file|"bfin-parse.y"
block|{
operator|(
name|yyval
operator|.
name|modcodes
operator|)
operator|.
name|s0
operator|=
literal|1
expr_stmt|;
block|}
break|break;
case|case
literal|263
case|:
line|#
directive|line
number|3693
file|"bfin-parse.y"
block|{
operator|(
name|yyval
operator|.
name|r0
operator|)
operator|.
name|r0
operator|=
literal|1
expr_stmt|;
block|}
break|break;
case|case
literal|264
case|:
line|#
directive|line
number|3697
file|"bfin-parse.y"
block|{
operator|(
name|yyval
operator|.
name|r0
operator|)
operator|.
name|r0
operator|=
literal|0
expr_stmt|;
block|}
break|break;
case|case
literal|265
case|:
line|#
directive|line
number|3701
file|"bfin-parse.y"
block|{
operator|(
name|yyval
operator|.
name|r0
operator|)
operator|.
name|r0
operator|=
literal|3
expr_stmt|;
block|}
break|break;
case|case
literal|266
case|:
line|#
directive|line
number|3705
file|"bfin-parse.y"
block|{
operator|(
name|yyval
operator|.
name|r0
operator|)
operator|.
name|r0
operator|=
literal|2
expr_stmt|;
block|}
break|break;
case|case
literal|267
case|:
line|#
directive|line
number|3711
file|"bfin-parse.y"
block|{
operator|(
name|yyval
operator|.
name|r0
operator|)
operator|.
name|r0
operator|=
literal|0
expr_stmt|;
block|}
break|break;
case|case
literal|268
case|:
line|#
directive|line
number|3715
file|"bfin-parse.y"
block|{
operator|(
name|yyval
operator|.
name|r0
operator|)
operator|.
name|r0
operator|=
literal|1
expr_stmt|;
block|}
break|break;
case|case
literal|269
case|:
line|#
directive|line
number|3722
file|"bfin-parse.y"
block|{
operator|(
name|yyval
operator|.
name|modcodes
operator|)
operator|.
name|r0
operator|=
literal|0
expr_stmt|;
operator|(
name|yyval
operator|.
name|modcodes
operator|)
operator|.
name|s0
operator|=
literal|1
expr_stmt|;
block|}
break|break;
case|case
literal|270
case|:
line|#
directive|line
number|3727
file|"bfin-parse.y"
block|{
if|if
condition|(
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|value
operator|)
operator|!=
name|M_T
condition|)
return|return
name|yyerror
argument_list|(
literal|"Bad modifier"
argument_list|)
return|;
operator|(
name|yyval
operator|.
name|modcodes
operator|)
operator|.
name|r0
operator|=
literal|1
expr_stmt|;
operator|(
name|yyval
operator|.
name|modcodes
operator|)
operator|.
name|s0
operator|=
literal|0
expr_stmt|;
block|}
break|break;
case|case
literal|271
case|:
line|#
directive|line
number|3734
file|"bfin-parse.y"
block|{
if|if
condition|(
operator|(
name|yyvsp
index|[
operator|-
literal|3
index|]
operator|.
name|value
operator|)
operator|!=
name|M_T
condition|)
return|return
name|yyerror
argument_list|(
literal|"Bad modifier"
argument_list|)
return|;
operator|(
name|yyval
operator|.
name|modcodes
operator|)
operator|.
name|r0
operator|=
literal|1
expr_stmt|;
operator|(
name|yyval
operator|.
name|modcodes
operator|)
operator|.
name|s0
operator|=
literal|1
expr_stmt|;
block|}
break|break;
case|case
literal|272
case|:
line|#
directive|line
number|3741
file|"bfin-parse.y"
block|{
if|if
condition|(
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|value
operator|)
operator|!=
name|M_T
condition|)
return|return
name|yyerror
argument_list|(
literal|"Bad modifier"
argument_list|)
return|;
operator|(
name|yyval
operator|.
name|modcodes
operator|)
operator|.
name|r0
operator|=
literal|1
expr_stmt|;
operator|(
name|yyval
operator|.
name|modcodes
operator|)
operator|.
name|s0
operator|=
literal|1
expr_stmt|;
block|}
break|break;
case|case
literal|273
case|:
line|#
directive|line
number|3753
file|"bfin-parse.y"
block|{
operator|(
name|yyval
operator|.
name|r0
operator|)
operator|.
name|r0
operator|=
literal|0
expr_stmt|;
block|}
break|break;
case|case
literal|274
case|:
line|#
directive|line
number|3757
file|"bfin-parse.y"
block|{
operator|(
name|yyval
operator|.
name|r0
operator|)
operator|.
name|r0
operator|=
literal|1
expr_stmt|;
block|}
break|break;
case|case
literal|275
case|:
line|#
directive|line
number|3761
file|"bfin-parse.y"
block|{
operator|(
name|yyval
operator|.
name|r0
operator|)
operator|.
name|r0
operator|=
literal|2
expr_stmt|;
block|}
break|break;
case|case
literal|276
case|:
line|#
directive|line
number|3767
file|"bfin-parse.y"
block|{
operator|(
name|yyval
operator|.
name|r0
operator|)
operator|.
name|r0
operator|=
literal|0
expr_stmt|;
block|}
break|break;
case|case
literal|277
case|:
line|#
directive|line
number|3771
file|"bfin-parse.y"
block|{
if|if
condition|(
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|value
operator|)
operator|==
name|M_W32
condition|)
operator|(
name|yyval
operator|.
name|r0
operator|)
operator|.
name|r0
operator|=
literal|1
expr_stmt|;
else|else
return|return
name|yyerror
argument_list|(
literal|"Only (W32) allowed"
argument_list|)
return|;
block|}
break|break;
case|case
literal|278
case|:
line|#
directive|line
number|3780
file|"bfin-parse.y"
block|{
operator|(
name|yyval
operator|.
name|r0
operator|)
operator|.
name|r0
operator|=
literal|1
expr_stmt|;
block|}
break|break;
case|case
literal|279
case|:
line|#
directive|line
number|3784
file|"bfin-parse.y"
block|{
if|if
condition|(
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|value
operator|)
operator|==
name|M_IU
condition|)
operator|(
name|yyval
operator|.
name|r0
operator|)
operator|.
name|r0
operator|=
literal|3
expr_stmt|;
else|else
return|return
name|yyerror
argument_list|(
literal|"(IU) expected"
argument_list|)
return|;
block|}
break|break;
case|case
literal|280
case|:
line|#
directive|line
number|3793
file|"bfin-parse.y"
block|{
operator|(
name|yyval
operator|.
name|reg
operator|)
operator|=
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|reg
operator|)
expr_stmt|;
block|}
break|break;
case|case
literal|281
case|:
line|#
directive|line
number|3799
file|"bfin-parse.y"
block|{
operator|(
name|yyval
operator|.
name|reg
operator|)
operator|=
operator|(
name|yyvsp
index|[
operator|-
literal|2
index|]
operator|.
name|reg
operator|)
expr_stmt|;
block|}
break|break;
case|case
literal|282
case|:
line|#
directive|line
number|3808
file|"bfin-parse.y"
block|{
operator|(
name|yyval
operator|.
name|r0
operator|)
operator|.
name|r0
operator|=
literal|1
expr_stmt|;
block|}
break|break;
case|case
literal|283
case|:
line|#
directive|line
number|3812
file|"bfin-parse.y"
block|{
operator|(
name|yyval
operator|.
name|r0
operator|)
operator|.
name|r0
operator|=
literal|0
expr_stmt|;
block|}
break|break;
case|case
literal|284
case|:
line|#
directive|line
number|3819
file|"bfin-parse.y"
block|{
operator|(
name|yyval
operator|.
name|r0
operator|)
operator|.
name|r0
operator|=
literal|0
expr_stmt|;
block|}
break|break;
case|case
literal|285
case|:
line|#
directive|line
number|3823
file|"bfin-parse.y"
block|{
operator|(
name|yyval
operator|.
name|r0
operator|)
operator|.
name|r0
operator|=
literal|1
expr_stmt|;
block|}
break|break;
case|case
literal|286
case|:
line|#
directive|line
number|3827
file|"bfin-parse.y"
block|{
operator|(
name|yyval
operator|.
name|r0
operator|)
operator|.
name|r0
operator|=
literal|2
expr_stmt|;
block|}
break|break;
case|case
literal|287
case|:
line|#
directive|line
number|3831
file|"bfin-parse.y"
block|{
operator|(
name|yyval
operator|.
name|r0
operator|)
operator|.
name|r0
operator|=
literal|3
expr_stmt|;
block|}
break|break;
case|case
literal|288
case|:
line|#
directive|line
number|3838
file|"bfin-parse.y"
block|{
operator|(
name|yyval
operator|.
name|r0
operator|)
operator|.
name|r0
operator|=
literal|0
expr_stmt|;
block|}
break|break;
case|case
literal|289
case|:
line|#
directive|line
number|3842
file|"bfin-parse.y"
block|{
operator|(
name|yyval
operator|.
name|r0
operator|)
operator|.
name|r0
operator|=
literal|1
expr_stmt|;
block|}
break|break;
case|case
literal|290
case|:
line|#
directive|line
number|3849
file|"bfin-parse.y"
block|{
operator|(
name|yyval
operator|.
name|modcodes
operator|)
operator|.
name|r0
operator|=
literal|1
expr_stmt|;
comment|/* HL.  */
operator|(
name|yyval
operator|.
name|modcodes
operator|)
operator|.
name|s0
operator|=
literal|0
expr_stmt|;
comment|/* s.  */
operator|(
name|yyval
operator|.
name|modcodes
operator|)
operator|.
name|x0
operator|=
literal|0
expr_stmt|;
comment|/* x.  */
operator|(
name|yyval
operator|.
name|modcodes
operator|)
operator|.
name|aop
operator|=
literal|0
expr_stmt|;
comment|/* aop.  */
block|}
break|break;
case|case
literal|291
case|:
line|#
directive|line
number|3857
file|"bfin-parse.y"
block|{
operator|(
name|yyval
operator|.
name|modcodes
operator|)
operator|.
name|r0
operator|=
literal|1
expr_stmt|;
comment|/* HL.  */
operator|(
name|yyval
operator|.
name|modcodes
operator|)
operator|.
name|s0
operator|=
literal|0
expr_stmt|;
comment|/* s.  */
operator|(
name|yyval
operator|.
name|modcodes
operator|)
operator|.
name|x0
operator|=
literal|0
expr_stmt|;
comment|/* x.  */
operator|(
name|yyval
operator|.
name|modcodes
operator|)
operator|.
name|aop
operator|=
literal|1
expr_stmt|;
comment|/* aop.  */
block|}
break|break;
case|case
literal|292
case|:
line|#
directive|line
number|3865
file|"bfin-parse.y"
block|{
operator|(
name|yyval
operator|.
name|modcodes
operator|)
operator|.
name|r0
operator|=
literal|0
expr_stmt|;
comment|/* HL.  */
operator|(
name|yyval
operator|.
name|modcodes
operator|)
operator|.
name|s0
operator|=
literal|0
expr_stmt|;
comment|/* s.  */
operator|(
name|yyval
operator|.
name|modcodes
operator|)
operator|.
name|x0
operator|=
literal|0
expr_stmt|;
comment|/* x.  */
operator|(
name|yyval
operator|.
name|modcodes
operator|)
operator|.
name|aop
operator|=
literal|0
expr_stmt|;
comment|/* aop.  */
block|}
break|break;
case|case
literal|293
case|:
line|#
directive|line
number|3873
file|"bfin-parse.y"
block|{
operator|(
name|yyval
operator|.
name|modcodes
operator|)
operator|.
name|r0
operator|=
literal|0
expr_stmt|;
comment|/* HL.  */
operator|(
name|yyval
operator|.
name|modcodes
operator|)
operator|.
name|s0
operator|=
literal|0
expr_stmt|;
comment|/* s.  */
operator|(
name|yyval
operator|.
name|modcodes
operator|)
operator|.
name|x0
operator|=
literal|0
expr_stmt|;
comment|/* x.  */
operator|(
name|yyval
operator|.
name|modcodes
operator|)
operator|.
name|aop
operator|=
literal|1
expr_stmt|;
block|}
break|break;
case|case
literal|294
case|:
line|#
directive|line
number|3881
file|"bfin-parse.y"
block|{
operator|(
name|yyval
operator|.
name|modcodes
operator|)
operator|.
name|r0
operator|=
literal|1
expr_stmt|;
comment|/* HL.  */
operator|(
name|yyval
operator|.
name|modcodes
operator|)
operator|.
name|s0
operator|=
literal|1
expr_stmt|;
comment|/* s.  */
operator|(
name|yyval
operator|.
name|modcodes
operator|)
operator|.
name|x0
operator|=
literal|0
expr_stmt|;
comment|/* x.  */
operator|(
name|yyval
operator|.
name|modcodes
operator|)
operator|.
name|aop
operator|=
literal|0
expr_stmt|;
comment|/* aop.  */
block|}
break|break;
case|case
literal|295
case|:
line|#
directive|line
number|3888
file|"bfin-parse.y"
block|{
operator|(
name|yyval
operator|.
name|modcodes
operator|)
operator|.
name|r0
operator|=
literal|1
expr_stmt|;
comment|/* HL.  */
operator|(
name|yyval
operator|.
name|modcodes
operator|)
operator|.
name|s0
operator|=
literal|1
expr_stmt|;
comment|/* s.  */
operator|(
name|yyval
operator|.
name|modcodes
operator|)
operator|.
name|x0
operator|=
literal|0
expr_stmt|;
comment|/* x.  */
operator|(
name|yyval
operator|.
name|modcodes
operator|)
operator|.
name|aop
operator|=
literal|1
expr_stmt|;
comment|/* aop.  */
block|}
break|break;
case|case
literal|296
case|:
line|#
directive|line
number|3895
file|"bfin-parse.y"
block|{
operator|(
name|yyval
operator|.
name|modcodes
operator|)
operator|.
name|r0
operator|=
literal|0
expr_stmt|;
comment|/* HL.  */
operator|(
name|yyval
operator|.
name|modcodes
operator|)
operator|.
name|s0
operator|=
literal|1
expr_stmt|;
comment|/* s.  */
operator|(
name|yyval
operator|.
name|modcodes
operator|)
operator|.
name|x0
operator|=
literal|0
expr_stmt|;
comment|/* x.  */
operator|(
name|yyval
operator|.
name|modcodes
operator|)
operator|.
name|aop
operator|=
literal|0
expr_stmt|;
comment|/* aop.  */
block|}
break|break;
case|case
literal|297
case|:
line|#
directive|line
number|3903
file|"bfin-parse.y"
block|{
operator|(
name|yyval
operator|.
name|modcodes
operator|)
operator|.
name|r0
operator|=
literal|0
expr_stmt|;
comment|/* HL.  */
operator|(
name|yyval
operator|.
name|modcodes
operator|)
operator|.
name|s0
operator|=
literal|1
expr_stmt|;
comment|/* s.  */
operator|(
name|yyval
operator|.
name|modcodes
operator|)
operator|.
name|x0
operator|=
literal|0
expr_stmt|;
comment|/* x.  */
operator|(
name|yyval
operator|.
name|modcodes
operator|)
operator|.
name|aop
operator|=
literal|1
expr_stmt|;
comment|/* aop.  */
block|}
break|break;
case|case
literal|298
case|:
line|#
directive|line
number|3913
file|"bfin-parse.y"
block|{
operator|(
name|yyval
operator|.
name|modcodes
operator|)
operator|.
name|s0
operator|=
literal|0
expr_stmt|;
comment|/* s.  */
operator|(
name|yyval
operator|.
name|modcodes
operator|)
operator|.
name|x0
operator|=
literal|0
expr_stmt|;
comment|/* HL.  */
block|}
break|break;
case|case
literal|299
case|:
line|#
directive|line
number|3918
file|"bfin-parse.y"
block|{
operator|(
name|yyval
operator|.
name|modcodes
operator|)
operator|.
name|s0
operator|=
literal|0
expr_stmt|;
comment|/* s.  */
operator|(
name|yyval
operator|.
name|modcodes
operator|)
operator|.
name|x0
operator|=
literal|1
expr_stmt|;
comment|/* HL.  */
block|}
break|break;
case|case
literal|300
case|:
line|#
directive|line
number|3923
file|"bfin-parse.y"
block|{
operator|(
name|yyval
operator|.
name|modcodes
operator|)
operator|.
name|s0
operator|=
literal|1
expr_stmt|;
comment|/* s.  */
operator|(
name|yyval
operator|.
name|modcodes
operator|)
operator|.
name|x0
operator|=
literal|0
expr_stmt|;
comment|/* HL.  */
block|}
break|break;
case|case
literal|301
case|:
line|#
directive|line
number|3928
file|"bfin-parse.y"
block|{
operator|(
name|yyval
operator|.
name|modcodes
operator|)
operator|.
name|s0
operator|=
literal|1
expr_stmt|;
comment|/* s.  */
operator|(
name|yyval
operator|.
name|modcodes
operator|)
operator|.
name|x0
operator|=
literal|1
expr_stmt|;
comment|/* HL.  */
block|}
break|break;
case|case
literal|302
case|:
line|#
directive|line
number|3935
file|"bfin-parse.y"
block|{
operator|(
name|yyval
operator|.
name|modcodes
operator|)
operator|.
name|x0
operator|=
literal|2
expr_stmt|;
block|}
break|break;
case|case
literal|303
case|:
line|#
directive|line
number|3939
file|"bfin-parse.y"
block|{
operator|(
name|yyval
operator|.
name|modcodes
operator|)
operator|.
name|x0
operator|=
literal|0
expr_stmt|;
block|}
break|break;
case|case
literal|304
case|:
line|#
directive|line
number|3943
file|"bfin-parse.y"
block|{
operator|(
name|yyval
operator|.
name|modcodes
operator|)
operator|.
name|x0
operator|=
literal|1
expr_stmt|;
block|}
break|break;
case|case
literal|305
case|:
line|#
directive|line
number|3952
file|"bfin-parse.y"
block|{
operator|(
name|yyval
operator|.
name|reg
operator|)
operator|=
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|reg
operator|)
expr_stmt|;
block|}
break|break;
case|case
literal|306
case|:
line|#
directive|line
number|3959
file|"bfin-parse.y"
block|{
operator|(
name|yyval
operator|.
name|reg
operator|)
operator|=
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|reg
operator|)
expr_stmt|;
block|}
break|break;
case|case
literal|307
case|:
line|#
directive|line
number|3966
file|"bfin-parse.y"
block|{
operator|(
name|yyval
operator|.
name|reg
operator|)
operator|=
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|reg
operator|)
expr_stmt|;
block|}
break|break;
case|case
literal|308
case|:
line|#
directive|line
number|3973
file|"bfin-parse.y"
block|{
operator|(
name|yyval
operator|.
name|macfunc
operator|)
operator|.
name|w
operator|=
literal|1
expr_stmt|;
operator|(
name|yyval
operator|.
name|macfunc
operator|)
operator|.
name|P
operator|=
literal|1
expr_stmt|;
operator|(
name|yyval
operator|.
name|macfunc
operator|)
operator|.
name|n
operator|=
name|IS_A1
argument_list|(
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|reg
operator|)
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|macfunc
operator|)
operator|.
name|op
operator|=
literal|3
expr_stmt|;
operator|(
name|yyval
operator|.
name|macfunc
operator|)
operator|.
name|dst
operator|=
operator|(
name|yyvsp
index|[
operator|-
literal|2
index|]
operator|.
name|reg
operator|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|macfunc
operator|)
operator|.
name|s0
operator|.
name|regno
operator|=
literal|0
expr_stmt|;
operator|(
name|yyval
operator|.
name|macfunc
operator|)
operator|.
name|s1
operator|.
name|regno
operator|=
literal|0
expr_stmt|;
if|if
condition|(
name|IS_A1
argument_list|(
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|reg
operator|)
argument_list|)
operator|&&
name|IS_EVEN
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|2
index|]
operator|.
name|reg
operator|)
argument_list|)
condition|)
return|return
name|yyerror
argument_list|(
literal|"Cannot move A1 to even register"
argument_list|)
return|;
elseif|else
if|if
condition|(
operator|!
name|IS_A1
argument_list|(
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|reg
operator|)
argument_list|)
operator|&&
operator|!
name|IS_EVEN
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|2
index|]
operator|.
name|reg
operator|)
argument_list|)
condition|)
return|return
name|yyerror
argument_list|(
literal|"Cannot move A0 to odd register"
argument_list|)
return|;
block|}
break|break;
case|case
literal|309
case|:
line|#
directive|line
number|3988
file|"bfin-parse.y"
block|{
operator|(
name|yyval
operator|.
name|macfunc
operator|)
operator|=
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|macfunc
operator|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|macfunc
operator|)
operator|.
name|w
operator|=
literal|0
expr_stmt|;
operator|(
name|yyval
operator|.
name|macfunc
operator|)
operator|.
name|P
operator|=
literal|0
expr_stmt|;
operator|(
name|yyval
operator|.
name|macfunc
operator|)
operator|.
name|dst
operator|.
name|regno
operator|=
literal|0
expr_stmt|;
block|}
break|break;
case|case
literal|310
case|:
line|#
directive|line
number|3994
file|"bfin-parse.y"
block|{
operator|(
name|yyval
operator|.
name|macfunc
operator|)
operator|=
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|macfunc
operator|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|macfunc
operator|)
operator|.
name|w
operator|=
literal|1
expr_stmt|;
operator|(
name|yyval
operator|.
name|macfunc
operator|)
operator|.
name|P
operator|=
literal|1
expr_stmt|;
operator|(
name|yyval
operator|.
name|macfunc
operator|)
operator|.
name|dst
operator|=
operator|(
name|yyvsp
index|[
operator|-
literal|4
index|]
operator|.
name|reg
operator|)
expr_stmt|;
block|}
break|break;
case|case
literal|311
case|:
line|#
directive|line
number|4002
file|"bfin-parse.y"
block|{
operator|(
name|yyval
operator|.
name|macfunc
operator|)
operator|=
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|macfunc
operator|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|macfunc
operator|)
operator|.
name|w
operator|=
literal|1
expr_stmt|;
operator|(
name|yyval
operator|.
name|macfunc
operator|)
operator|.
name|P
operator|=
literal|0
expr_stmt|;
operator|(
name|yyval
operator|.
name|macfunc
operator|)
operator|.
name|dst
operator|=
operator|(
name|yyvsp
index|[
operator|-
literal|4
index|]
operator|.
name|reg
operator|)
expr_stmt|;
block|}
break|break;
case|case
literal|312
case|:
line|#
directive|line
number|4010
file|"bfin-parse.y"
block|{
operator|(
name|yyval
operator|.
name|macfunc
operator|)
operator|.
name|w
operator|=
literal|1
expr_stmt|;
operator|(
name|yyval
operator|.
name|macfunc
operator|)
operator|.
name|P
operator|=
literal|0
expr_stmt|;
operator|(
name|yyval
operator|.
name|macfunc
operator|)
operator|.
name|n
operator|=
name|IS_A1
argument_list|(
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|reg
operator|)
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|macfunc
operator|)
operator|.
name|op
operator|=
literal|3
expr_stmt|;
operator|(
name|yyval
operator|.
name|macfunc
operator|)
operator|.
name|dst
operator|=
operator|(
name|yyvsp
index|[
operator|-
literal|2
index|]
operator|.
name|reg
operator|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|macfunc
operator|)
operator|.
name|s0
operator|.
name|regno
operator|=
literal|0
expr_stmt|;
operator|(
name|yyval
operator|.
name|macfunc
operator|)
operator|.
name|s1
operator|.
name|regno
operator|=
literal|0
expr_stmt|;
if|if
condition|(
name|IS_A1
argument_list|(
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|reg
operator|)
argument_list|)
operator|&&
operator|!
name|IS_H
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|2
index|]
operator|.
name|reg
operator|)
argument_list|)
condition|)
return|return
name|yyerror
argument_list|(
literal|"Cannot move A1 to low half of register"
argument_list|)
return|;
elseif|else
if|if
condition|(
operator|!
name|IS_A1
argument_list|(
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|reg
operator|)
argument_list|)
operator|&&
name|IS_H
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|2
index|]
operator|.
name|reg
operator|)
argument_list|)
condition|)
return|return
name|yyerror
argument_list|(
literal|"Cannot move A0 to high half of register"
argument_list|)
return|;
block|}
break|break;
case|case
literal|313
case|:
line|#
directive|line
number|4028
file|"bfin-parse.y"
block|{
operator|(
name|yyval
operator|.
name|macfunc
operator|)
operator|.
name|n
operator|=
name|IS_A1
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|reg
operator|)
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|macfunc
operator|)
operator|.
name|op
operator|=
literal|0
expr_stmt|;
operator|(
name|yyval
operator|.
name|macfunc
operator|)
operator|.
name|s0
operator|=
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|macfunc
operator|)
operator|.
name|s0
expr_stmt|;
operator|(
name|yyval
operator|.
name|macfunc
operator|)
operator|.
name|s1
operator|=
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|macfunc
operator|)
operator|.
name|s1
expr_stmt|;
block|}
break|break;
case|case
literal|314
case|:
line|#
directive|line
number|4035
file|"bfin-parse.y"
block|{
operator|(
name|yyval
operator|.
name|macfunc
operator|)
operator|.
name|n
operator|=
name|IS_A1
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|reg
operator|)
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|macfunc
operator|)
operator|.
name|op
operator|=
literal|1
expr_stmt|;
operator|(
name|yyval
operator|.
name|macfunc
operator|)
operator|.
name|s0
operator|=
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|macfunc
operator|)
operator|.
name|s0
expr_stmt|;
operator|(
name|yyval
operator|.
name|macfunc
operator|)
operator|.
name|s1
operator|=
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|macfunc
operator|)
operator|.
name|s1
expr_stmt|;
block|}
break|break;
case|case
literal|315
case|:
line|#
directive|line
number|4042
file|"bfin-parse.y"
block|{
operator|(
name|yyval
operator|.
name|macfunc
operator|)
operator|.
name|n
operator|=
name|IS_A1
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|reg
operator|)
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|macfunc
operator|)
operator|.
name|op
operator|=
literal|2
expr_stmt|;
operator|(
name|yyval
operator|.
name|macfunc
operator|)
operator|.
name|s0
operator|=
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|macfunc
operator|)
operator|.
name|s0
expr_stmt|;
operator|(
name|yyval
operator|.
name|macfunc
operator|)
operator|.
name|s1
operator|=
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|macfunc
operator|)
operator|.
name|s1
expr_stmt|;
block|}
break|break;
case|case
literal|316
case|:
line|#
directive|line
number|4052
file|"bfin-parse.y"
block|{
if|if
condition|(
name|IS_DREG
argument_list|(
operator|(
name|yyvsp
index|[
operator|-
literal|2
index|]
operator|.
name|reg
operator|)
argument_list|)
operator|&&
name|IS_DREG
argument_list|(
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|reg
operator|)
argument_list|)
condition|)
block|{
operator|(
name|yyval
operator|.
name|macfunc
operator|)
operator|.
name|s0
operator|=
operator|(
name|yyvsp
index|[
operator|-
literal|2
index|]
operator|.
name|reg
operator|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|macfunc
operator|)
operator|.
name|s1
operator|=
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|reg
operator|)
expr_stmt|;
block|}
else|else
return|return
name|yyerror
argument_list|(
literal|"Dregs expected"
argument_list|)
return|;
block|}
break|break;
case|case
literal|317
case|:
line|#
directive|line
number|4065
file|"bfin-parse.y"
block|{
operator|(
name|yyval
operator|.
name|r0
operator|)
operator|.
name|r0
operator|=
literal|0
expr_stmt|;
block|}
break|break;
case|case
literal|318
case|:
line|#
directive|line
number|4069
file|"bfin-parse.y"
block|{
operator|(
name|yyval
operator|.
name|r0
operator|)
operator|.
name|r0
operator|=
literal|1
expr_stmt|;
block|}
break|break;
case|case
literal|319
case|:
line|#
directive|line
number|4073
file|"bfin-parse.y"
block|{
operator|(
name|yyval
operator|.
name|r0
operator|)
operator|.
name|r0
operator|=
literal|2
expr_stmt|;
block|}
break|break;
case|case
literal|320
case|:
line|#
directive|line
number|4077
file|"bfin-parse.y"
block|{
operator|(
name|yyval
operator|.
name|r0
operator|)
operator|.
name|r0
operator|=
literal|3
expr_stmt|;
block|}
break|break;
case|case
literal|321
case|:
line|#
directive|line
number|4084
file|"bfin-parse.y"
block|{
operator|(
name|yyval
operator|.
name|modcodes
operator|)
operator|.
name|r0
operator|=
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|reg
operator|)
operator|.
name|regno
expr_stmt|;
operator|(
name|yyval
operator|.
name|modcodes
operator|)
operator|.
name|x0
operator|=
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|r0
operator|)
operator|.
name|r0
expr_stmt|;
operator|(
name|yyval
operator|.
name|modcodes
operator|)
operator|.
name|s0
operator|=
literal|0
expr_stmt|;
block|}
break|break;
case|case
literal|322
case|:
line|#
directive|line
number|4090
file|"bfin-parse.y"
block|{
operator|(
name|yyval
operator|.
name|modcodes
operator|)
operator|.
name|r0
operator|=
literal|0x18
expr_stmt|;
operator|(
name|yyval
operator|.
name|modcodes
operator|)
operator|.
name|x0
operator|=
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|r0
operator|)
operator|.
name|r0
expr_stmt|;
operator|(
name|yyval
operator|.
name|modcodes
operator|)
operator|.
name|s0
operator|=
literal|0
expr_stmt|;
block|}
break|break;
case|case
literal|323
case|:
line|#
directive|line
number|4096
file|"bfin-parse.y"
block|{
operator|(
name|yyval
operator|.
name|modcodes
operator|)
operator|.
name|r0
operator|=
operator|(
name|yyvsp
index|[
operator|-
literal|2
index|]
operator|.
name|reg
operator|)
operator|.
name|regno
expr_stmt|;
operator|(
name|yyval
operator|.
name|modcodes
operator|)
operator|.
name|x0
operator|=
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|r0
operator|)
operator|.
name|r0
expr_stmt|;
operator|(
name|yyval
operator|.
name|modcodes
operator|)
operator|.
name|s0
operator|=
literal|1
expr_stmt|;
block|}
break|break;
case|case
literal|324
case|:
line|#
directive|line
number|4102
file|"bfin-parse.y"
block|{
operator|(
name|yyval
operator|.
name|modcodes
operator|)
operator|.
name|r0
operator|=
literal|0x18
expr_stmt|;
operator|(
name|yyval
operator|.
name|modcodes
operator|)
operator|.
name|x0
operator|=
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|r0
operator|)
operator|.
name|r0
expr_stmt|;
operator|(
name|yyval
operator|.
name|modcodes
operator|)
operator|.
name|s0
operator|=
literal|1
expr_stmt|;
block|}
break|break;
case|case
literal|325
case|:
line|#
directive|line
number|4112
file|"bfin-parse.y"
block|{
name|Expr_Node_Value
name|val
decl_stmt|;
name|val
operator|.
name|s_value
operator|=
name|S_GET_NAME
argument_list|(
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|symbol
operator|)
argument_list|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|expr
operator|)
operator|=
name|Expr_Node_Create
argument_list|(
name|Expr_Node_Reloc
argument_list|,
name|val
argument_list|,
name|NULL
argument_list|,
name|NULL
argument_list|)
expr_stmt|;
block|}
break|break;
case|case
literal|326
case|:
line|#
directive|line
number|4121
file|"bfin-parse.y"
block|{
operator|(
name|yyval
operator|.
name|value
operator|)
operator|=
name|BFD_RELOC_BFIN_GOT
expr_stmt|;
block|}
break|break;
case|case
literal|327
case|:
line|#
directive|line
number|4123
file|"bfin-parse.y"
block|{
operator|(
name|yyval
operator|.
name|value
operator|)
operator|=
name|BFD_RELOC_BFIN_GOT17M4
expr_stmt|;
block|}
break|break;
case|case
literal|328
case|:
line|#
directive|line
number|4125
file|"bfin-parse.y"
block|{
operator|(
name|yyval
operator|.
name|value
operator|)
operator|=
name|BFD_RELOC_BFIN_FUNCDESC_GOT17M4
expr_stmt|;
block|}
break|break;
case|case
literal|329
case|:
line|#
directive|line
number|4129
file|"bfin-parse.y"
block|{
name|Expr_Node_Value
name|val
decl_stmt|;
name|val
operator|.
name|i_value
operator|=
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|value
operator|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|expr
operator|)
operator|=
name|Expr_Node_Create
argument_list|(
name|Expr_Node_GOT_Reloc
argument_list|,
name|val
argument_list|,
operator|(
name|yyvsp
index|[
operator|-
literal|2
index|]
operator|.
name|expr
operator|)
argument_list|,
name|NULL
argument_list|)
expr_stmt|;
block|}
break|break;
case|case
literal|330
case|:
line|#
directive|line
number|4137
file|"bfin-parse.y"
block|{
operator|(
name|yyval
operator|.
name|expr
operator|)
operator|=
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|expr
operator|)
expr_stmt|;
block|}
break|break;
case|case
literal|331
case|:
line|#
directive|line
number|4141
file|"bfin-parse.y"
block|{
operator|(
name|yyval
operator|.
name|expr
operator|)
operator|=
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|expr
operator|)
expr_stmt|;
block|}
break|break;
case|case
literal|332
case|:
line|#
directive|line
number|4148
file|"bfin-parse.y"
block|{
operator|(
name|yyval
operator|.
name|expr
operator|)
operator|=
operator|(
name|yyvsp
index|[
operator|-
literal|2
index|]
operator|.
name|expr
operator|)
expr_stmt|;
block|}
break|break;
case|case
literal|333
case|:
line|#
directive|line
number|4154
file|"bfin-parse.y"
block|{
name|Expr_Node_Value
name|val
decl_stmt|;
name|val
operator|.
name|i_value
operator|=
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|value
operator|)
expr_stmt|;
operator|(
name|yyval
operator|.
name|expr
operator|)
operator|=
name|Expr_Node_Create
argument_list|(
name|Expr_Node_Constant
argument_list|,
name|val
argument_list|,
name|NULL
argument_list|,
name|NULL
argument_list|)
expr_stmt|;
block|}
break|break;
case|case
literal|334
case|:
line|#
directive|line
number|4160
file|"bfin-parse.y"
block|{
operator|(
name|yyval
operator|.
name|expr
operator|)
operator|=
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|expr
operator|)
expr_stmt|;
block|}
break|break;
case|case
literal|335
case|:
line|#
directive|line
number|4164
file|"bfin-parse.y"
block|{
operator|(
name|yyval
operator|.
name|expr
operator|)
operator|=
operator|(
name|yyvsp
index|[
operator|-
literal|1
index|]
operator|.
name|expr
operator|)
expr_stmt|;
block|}
break|break;
case|case
literal|336
case|:
line|#
directive|line
number|4168
file|"bfin-parse.y"
block|{
operator|(
name|yyval
operator|.
name|expr
operator|)
operator|=
name|unary
argument_list|(
name|Expr_Op_Type_COMP
argument_list|,
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|expr
operator|)
argument_list|)
expr_stmt|;
block|}
break|break;
case|case
literal|337
case|:
line|#
directive|line
number|4172
file|"bfin-parse.y"
block|{
operator|(
name|yyval
operator|.
name|expr
operator|)
operator|=
name|unary
argument_list|(
name|Expr_Op_Type_NEG
argument_list|,
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|expr
operator|)
argument_list|)
expr_stmt|;
block|}
break|break;
case|case
literal|338
case|:
line|#
directive|line
number|4178
file|"bfin-parse.y"
block|{
operator|(
name|yyval
operator|.
name|expr
operator|)
operator|=
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|expr
operator|)
expr_stmt|;
block|}
break|break;
case|case
literal|339
case|:
line|#
directive|line
number|4184
file|"bfin-parse.y"
block|{
operator|(
name|yyval
operator|.
name|expr
operator|)
operator|=
name|binary
argument_list|(
name|Expr_Op_Type_Mult
argument_list|,
operator|(
name|yyvsp
index|[
operator|-
literal|2
index|]
operator|.
name|expr
operator|)
argument_list|,
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|expr
operator|)
argument_list|)
expr_stmt|;
block|}
break|break;
case|case
literal|340
case|:
line|#
directive|line
number|4188
file|"bfin-parse.y"
block|{
operator|(
name|yyval
operator|.
name|expr
operator|)
operator|=
name|binary
argument_list|(
name|Expr_Op_Type_Div
argument_list|,
operator|(
name|yyvsp
index|[
operator|-
literal|2
index|]
operator|.
name|expr
operator|)
argument_list|,
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|expr
operator|)
argument_list|)
expr_stmt|;
block|}
break|break;
case|case
literal|341
case|:
line|#
directive|line
number|4192
file|"bfin-parse.y"
block|{
operator|(
name|yyval
operator|.
name|expr
operator|)
operator|=
name|binary
argument_list|(
name|Expr_Op_Type_Mod
argument_list|,
operator|(
name|yyvsp
index|[
operator|-
literal|2
index|]
operator|.
name|expr
operator|)
argument_list|,
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|expr
operator|)
argument_list|)
expr_stmt|;
block|}
break|break;
case|case
literal|342
case|:
line|#
directive|line
number|4196
file|"bfin-parse.y"
block|{
operator|(
name|yyval
operator|.
name|expr
operator|)
operator|=
name|binary
argument_list|(
name|Expr_Op_Type_Add
argument_list|,
operator|(
name|yyvsp
index|[
operator|-
literal|2
index|]
operator|.
name|expr
operator|)
argument_list|,
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|expr
operator|)
argument_list|)
expr_stmt|;
block|}
break|break;
case|case
literal|343
case|:
line|#
directive|line
number|4200
file|"bfin-parse.y"
block|{
operator|(
name|yyval
operator|.
name|expr
operator|)
operator|=
name|binary
argument_list|(
name|Expr_Op_Type_Sub
argument_list|,
operator|(
name|yyvsp
index|[
operator|-
literal|2
index|]
operator|.
name|expr
operator|)
argument_list|,
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|expr
operator|)
argument_list|)
expr_stmt|;
block|}
break|break;
case|case
literal|344
case|:
line|#
directive|line
number|4204
file|"bfin-parse.y"
block|{
operator|(
name|yyval
operator|.
name|expr
operator|)
operator|=
name|binary
argument_list|(
name|Expr_Op_Type_Lshift
argument_list|,
operator|(
name|yyvsp
index|[
operator|-
literal|2
index|]
operator|.
name|expr
operator|)
argument_list|,
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|expr
operator|)
argument_list|)
expr_stmt|;
block|}
break|break;
case|case
literal|345
case|:
line|#
directive|line
number|4208
file|"bfin-parse.y"
block|{
operator|(
name|yyval
operator|.
name|expr
operator|)
operator|=
name|binary
argument_list|(
name|Expr_Op_Type_Rshift
argument_list|,
operator|(
name|yyvsp
index|[
operator|-
literal|2
index|]
operator|.
name|expr
operator|)
argument_list|,
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|expr
operator|)
argument_list|)
expr_stmt|;
block|}
break|break;
case|case
literal|346
case|:
line|#
directive|line
number|4212
file|"bfin-parse.y"
block|{
operator|(
name|yyval
operator|.
name|expr
operator|)
operator|=
name|binary
argument_list|(
name|Expr_Op_Type_BAND
argument_list|,
operator|(
name|yyvsp
index|[
operator|-
literal|2
index|]
operator|.
name|expr
operator|)
argument_list|,
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|expr
operator|)
argument_list|)
expr_stmt|;
block|}
break|break;
case|case
literal|347
case|:
line|#
directive|line
number|4216
file|"bfin-parse.y"
block|{
operator|(
name|yyval
operator|.
name|expr
operator|)
operator|=
name|binary
argument_list|(
name|Expr_Op_Type_LOR
argument_list|,
operator|(
name|yyvsp
index|[
operator|-
literal|2
index|]
operator|.
name|expr
operator|)
argument_list|,
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|expr
operator|)
argument_list|)
expr_stmt|;
block|}
break|break;
case|case
literal|348
case|:
line|#
directive|line
number|4220
file|"bfin-parse.y"
block|{
operator|(
name|yyval
operator|.
name|expr
operator|)
operator|=
name|binary
argument_list|(
name|Expr_Op_Type_BOR
argument_list|,
operator|(
name|yyvsp
index|[
operator|-
literal|2
index|]
operator|.
name|expr
operator|)
argument_list|,
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|expr
operator|)
argument_list|)
expr_stmt|;
block|}
break|break;
case|case
literal|349
case|:
line|#
directive|line
number|4224
file|"bfin-parse.y"
block|{
operator|(
name|yyval
operator|.
name|expr
operator|)
operator|=
operator|(
name|yyvsp
index|[
literal|0
index|]
operator|.
name|expr
operator|)
expr_stmt|;
block|}
break|break;
default|default:
break|break;
block|}
comment|/* Line 1126 of yacc.c.  */
line|#
directive|line
number|7065
file|"bfin-parse.c"
name|yyvsp
operator|-=
name|yylen
expr_stmt|;
name|yyssp
operator|-=
name|yylen
expr_stmt|;
name|YY_STACK_PRINT
argument_list|(
name|yyss
argument_list|,
name|yyssp
argument_list|)
expr_stmt|;
operator|*
operator|++
name|yyvsp
operator|=
name|yyval
expr_stmt|;
comment|/* Now `shift' the result of the reduction.  Determine what state      that goes to, based on the state we popped back to and the rule      number reduced by.  */
name|yyn
operator|=
name|yyr1
index|[
name|yyn
index|]
expr_stmt|;
name|yystate
operator|=
name|yypgoto
index|[
name|yyn
operator|-
name|YYNTOKENS
index|]
operator|+
operator|*
name|yyssp
expr_stmt|;
if|if
condition|(
literal|0
operator|<=
name|yystate
operator|&&
name|yystate
operator|<=
name|YYLAST
operator|&&
name|yycheck
index|[
name|yystate
index|]
operator|==
operator|*
name|yyssp
condition|)
name|yystate
operator|=
name|yytable
index|[
name|yystate
index|]
expr_stmt|;
else|else
name|yystate
operator|=
name|yydefgoto
index|[
name|yyn
operator|-
name|YYNTOKENS
index|]
expr_stmt|;
goto|goto
name|yynewstate
goto|;
comment|/*------------------------------------. | yyerrlab -- here on detecting error | `------------------------------------*/
name|yyerrlab
label|:
comment|/* If not already recovering from an error, report this error.  */
if|if
condition|(
operator|!
name|yyerrstatus
condition|)
block|{
operator|++
name|yynerrs
expr_stmt|;
if|#
directive|if
name|YYERROR_VERBOSE
name|yyn
operator|=
name|yypact
index|[
name|yystate
index|]
expr_stmt|;
if|if
condition|(
name|YYPACT_NINF
operator|<
name|yyn
operator|&&
name|yyn
operator|<
name|YYLAST
condition|)
block|{
name|int
name|yytype
init|=
name|YYTRANSLATE
argument_list|(
name|yychar
argument_list|)
decl_stmt|;
name|YYSIZE_T
name|yysize0
init|=
name|yytnamerr
argument_list|(
literal|0
argument_list|,
name|yytname
index|[
name|yytype
index|]
argument_list|)
decl_stmt|;
name|YYSIZE_T
name|yysize
init|=
name|yysize0
decl_stmt|;
name|YYSIZE_T
name|yysize1
decl_stmt|;
name|int
name|yysize_overflow
init|=
literal|0
decl_stmt|;
name|char
modifier|*
name|yymsg
init|=
literal|0
decl_stmt|;
define|#
directive|define
name|YYERROR_VERBOSE_ARGS_MAXIMUM
value|5
name|char
specifier|const
modifier|*
name|yyarg
index|[
name|YYERROR_VERBOSE_ARGS_MAXIMUM
index|]
decl_stmt|;
name|int
name|yyx
decl_stmt|;
if|#
directive|if
literal|0
comment|/* This is so xgettext sees the translatable formats that are 	     constructed on the fly.  */
block|YY_("syntax error, unexpected %s"); 	  YY_("syntax error, unexpected %s, expecting %s"); 	  YY_("syntax error, unexpected %s, expecting %s or %s"); 	  YY_("syntax error, unexpected %s, expecting %s or %s or %s"); 	  YY_("syntax error, unexpected %s, expecting %s or %s or %s or %s");
endif|#
directive|endif
name|char
modifier|*
name|yyfmt
decl_stmt|;
name|char
specifier|const
modifier|*
name|yyf
decl_stmt|;
specifier|static
name|char
specifier|const
name|yyunexpected
index|[]
init|=
literal|"syntax error, unexpected %s"
decl_stmt|;
specifier|static
name|char
specifier|const
name|yyexpecting
index|[]
init|=
literal|", expecting %s"
decl_stmt|;
specifier|static
name|char
specifier|const
name|yyor
index|[]
init|=
literal|" or %s"
decl_stmt|;
name|char
name|yyformat
index|[
sizeof|sizeof
name|yyunexpected
operator|+
sizeof|sizeof
name|yyexpecting
operator|-
literal|1
operator|+
operator|(
operator|(
name|YYERROR_VERBOSE_ARGS_MAXIMUM
operator|-
literal|2
operator|)
operator|*
operator|(
sizeof|sizeof
name|yyor
operator|-
literal|1
operator|)
operator|)
index|]
decl_stmt|;
name|char
specifier|const
modifier|*
name|yyprefix
init|=
name|yyexpecting
decl_stmt|;
comment|/* Start YYX at -YYN if negative to avoid negative indexes in 	     YYCHECK.  */
name|int
name|yyxbegin
init|=
name|yyn
operator|<
literal|0
condition|?
operator|-
name|yyn
else|:
literal|0
decl_stmt|;
comment|/* Stay within bounds of both yycheck and yytname.  */
name|int
name|yychecklim
init|=
name|YYLAST
operator|-
name|yyn
decl_stmt|;
name|int
name|yyxend
init|=
name|yychecklim
operator|<
name|YYNTOKENS
condition|?
name|yychecklim
else|:
name|YYNTOKENS
decl_stmt|;
name|int
name|yycount
init|=
literal|1
decl_stmt|;
name|yyarg
index|[
literal|0
index|]
operator|=
name|yytname
index|[
name|yytype
index|]
expr_stmt|;
name|yyfmt
operator|=
name|yystpcpy
argument_list|(
name|yyformat
argument_list|,
name|yyunexpected
argument_list|)
expr_stmt|;
for|for
control|(
name|yyx
operator|=
name|yyxbegin
init|;
name|yyx
operator|<
name|yyxend
condition|;
operator|++
name|yyx
control|)
if|if
condition|(
name|yycheck
index|[
name|yyx
operator|+
name|yyn
index|]
operator|==
name|yyx
operator|&&
name|yyx
operator|!=
name|YYTERROR
condition|)
block|{
if|if
condition|(
name|yycount
operator|==
name|YYERROR_VERBOSE_ARGS_MAXIMUM
condition|)
block|{
name|yycount
operator|=
literal|1
expr_stmt|;
name|yysize
operator|=
name|yysize0
expr_stmt|;
name|yyformat
index|[
sizeof|sizeof
name|yyunexpected
operator|-
literal|1
index|]
operator|=
literal|'\0'
expr_stmt|;
break|break;
block|}
name|yyarg
index|[
name|yycount
operator|++
index|]
operator|=
name|yytname
index|[
name|yyx
index|]
expr_stmt|;
name|yysize1
operator|=
name|yysize
operator|+
name|yytnamerr
argument_list|(
literal|0
argument_list|,
name|yytname
index|[
name|yyx
index|]
argument_list|)
expr_stmt|;
name|yysize_overflow
operator||=
name|yysize1
operator|<
name|yysize
expr_stmt|;
name|yysize
operator|=
name|yysize1
expr_stmt|;
name|yyfmt
operator|=
name|yystpcpy
argument_list|(
name|yyfmt
argument_list|,
name|yyprefix
argument_list|)
expr_stmt|;
name|yyprefix
operator|=
name|yyor
expr_stmt|;
block|}
name|yyf
operator|=
name|YY_
argument_list|(
name|yyformat
argument_list|)
expr_stmt|;
name|yysize1
operator|=
name|yysize
operator|+
name|yystrlen
argument_list|(
name|yyf
argument_list|)
expr_stmt|;
name|yysize_overflow
operator||=
name|yysize1
operator|<
name|yysize
expr_stmt|;
name|yysize
operator|=
name|yysize1
expr_stmt|;
if|if
condition|(
operator|!
name|yysize_overflow
operator|&&
name|yysize
operator|<=
name|YYSTACK_ALLOC_MAXIMUM
condition|)
name|yymsg
operator|=
operator|(
name|char
operator|*
operator|)
name|YYSTACK_ALLOC
argument_list|(
name|yysize
argument_list|)
expr_stmt|;
if|if
condition|(
name|yymsg
condition|)
block|{
comment|/* Avoid sprintf, as that infringes on the user's name space. 		 Don't have undefined behavior even if the translation 		 produced a string with the wrong number of "%s"s.  */
name|char
modifier|*
name|yyp
init|=
name|yymsg
decl_stmt|;
name|int
name|yyi
init|=
literal|0
decl_stmt|;
while|while
condition|(
operator|(
operator|*
name|yyp
operator|=
operator|*
name|yyf
operator|)
condition|)
block|{
if|if
condition|(
operator|*
name|yyp
operator|==
literal|'%'
operator|&&
name|yyf
index|[
literal|1
index|]
operator|==
literal|'s'
operator|&&
name|yyi
operator|<
name|yycount
condition|)
block|{
name|yyp
operator|+=
name|yytnamerr
argument_list|(
name|yyp
argument_list|,
name|yyarg
index|[
name|yyi
operator|++
index|]
argument_list|)
expr_stmt|;
name|yyf
operator|+=
literal|2
expr_stmt|;
block|}
else|else
block|{
name|yyp
operator|++
expr_stmt|;
name|yyf
operator|++
expr_stmt|;
block|}
block|}
name|yyerror
argument_list|(
name|yymsg
argument_list|)
expr_stmt|;
name|YYSTACK_FREE
argument_list|(
name|yymsg
argument_list|)
expr_stmt|;
block|}
else|else
block|{
name|yyerror
argument_list|(
name|YY_
argument_list|(
literal|"syntax error"
argument_list|)
argument_list|)
expr_stmt|;
goto|goto
name|yyexhaustedlab
goto|;
block|}
block|}
else|else
endif|#
directive|endif
comment|/* YYERROR_VERBOSE */
name|yyerror
argument_list|(
name|YY_
argument_list|(
literal|"syntax error"
argument_list|)
argument_list|)
expr_stmt|;
block|}
if|if
condition|(
name|yyerrstatus
operator|==
literal|3
condition|)
block|{
comment|/* If just tried and failed to reuse look-ahead token after an 	 error, discard it.  */
if|if
condition|(
name|yychar
operator|<=
name|YYEOF
condition|)
block|{
comment|/* Return failure if at end of input.  */
if|if
condition|(
name|yychar
operator|==
name|YYEOF
condition|)
name|YYABORT
expr_stmt|;
block|}
else|else
block|{
name|yydestruct
argument_list|(
literal|"Error: discarding"
argument_list|,
name|yytoken
argument_list|,
operator|&
name|yylval
argument_list|)
expr_stmt|;
name|yychar
operator|=
name|YYEMPTY
expr_stmt|;
block|}
block|}
comment|/* Else will try to reuse look-ahead token after shifting the error      token.  */
goto|goto
name|yyerrlab1
goto|;
comment|/*---------------------------------------------------. | yyerrorlab -- error raised explicitly by YYERROR.  | `---------------------------------------------------*/
name|yyerrorlab
label|:
comment|/* Pacify compilers like GCC when the user code never invokes      YYERROR and the label yyerrorlab therefore never appears in user      code.  */
if|if
condition|(
literal|0
condition|)
goto|goto
name|yyerrorlab
goto|;
name|yyvsp
operator|-=
name|yylen
expr_stmt|;
name|yyssp
operator|-=
name|yylen
expr_stmt|;
name|yystate
operator|=
operator|*
name|yyssp
expr_stmt|;
goto|goto
name|yyerrlab1
goto|;
comment|/*-------------------------------------------------------------. | yyerrlab1 -- common code for both syntax error and YYERROR.  | `-------------------------------------------------------------*/
name|yyerrlab1
label|:
name|yyerrstatus
operator|=
literal|3
expr_stmt|;
comment|/* Each real token shifted decrements this.  */
for|for
control|(
init|;
condition|;
control|)
block|{
name|yyn
operator|=
name|yypact
index|[
name|yystate
index|]
expr_stmt|;
if|if
condition|(
name|yyn
operator|!=
name|YYPACT_NINF
condition|)
block|{
name|yyn
operator|+=
name|YYTERROR
expr_stmt|;
if|if
condition|(
literal|0
operator|<=
name|yyn
operator|&&
name|yyn
operator|<=
name|YYLAST
operator|&&
name|yycheck
index|[
name|yyn
index|]
operator|==
name|YYTERROR
condition|)
block|{
name|yyn
operator|=
name|yytable
index|[
name|yyn
index|]
expr_stmt|;
if|if
condition|(
literal|0
operator|<
name|yyn
condition|)
break|break;
block|}
block|}
comment|/* Pop the current state because it cannot handle the error token.  */
if|if
condition|(
name|yyssp
operator|==
name|yyss
condition|)
name|YYABORT
expr_stmt|;
name|yydestruct
argument_list|(
literal|"Error: popping"
argument_list|,
name|yystos
index|[
name|yystate
index|]
argument_list|,
name|yyvsp
argument_list|)
expr_stmt|;
name|YYPOPSTACK
expr_stmt|;
name|yystate
operator|=
operator|*
name|yyssp
expr_stmt|;
name|YY_STACK_PRINT
argument_list|(
name|yyss
argument_list|,
name|yyssp
argument_list|)
expr_stmt|;
block|}
if|if
condition|(
name|yyn
operator|==
name|YYFINAL
condition|)
name|YYACCEPT
expr_stmt|;
operator|*
operator|++
name|yyvsp
operator|=
name|yylval
expr_stmt|;
comment|/* Shift the error token. */
name|YY_SYMBOL_PRINT
argument_list|(
literal|"Shifting"
argument_list|,
name|yystos
index|[
name|yyn
index|]
argument_list|,
name|yyvsp
argument_list|,
name|yylsp
argument_list|)
expr_stmt|;
name|yystate
operator|=
name|yyn
expr_stmt|;
goto|goto
name|yynewstate
goto|;
comment|/*-------------------------------------. | yyacceptlab -- YYACCEPT comes here.  | `-------------------------------------*/
name|yyacceptlab
label|:
name|yyresult
operator|=
literal|0
expr_stmt|;
goto|goto
name|yyreturn
goto|;
comment|/*-----------------------------------. | yyabortlab -- YYABORT comes here.  | `-----------------------------------*/
name|yyabortlab
label|:
name|yyresult
operator|=
literal|1
expr_stmt|;
goto|goto
name|yyreturn
goto|;
ifndef|#
directive|ifndef
name|yyoverflow
comment|/*-------------------------------------------------. | yyexhaustedlab -- memory exhaustion comes here.  | `-------------------------------------------------*/
name|yyexhaustedlab
label|:
name|yyerror
argument_list|(
name|YY_
argument_list|(
literal|"memory exhausted"
argument_list|)
argument_list|)
expr_stmt|;
name|yyresult
operator|=
literal|2
expr_stmt|;
comment|/* Fall through.  */
endif|#
directive|endif
name|yyreturn
label|:
if|if
condition|(
name|yychar
operator|!=
name|YYEOF
operator|&&
name|yychar
operator|!=
name|YYEMPTY
condition|)
name|yydestruct
argument_list|(
literal|"Cleanup: discarding lookahead"
argument_list|,
name|yytoken
argument_list|,
operator|&
name|yylval
argument_list|)
expr_stmt|;
while|while
condition|(
name|yyssp
operator|!=
name|yyss
condition|)
block|{
name|yydestruct
argument_list|(
literal|"Cleanup: popping"
argument_list|,
name|yystos
index|[
operator|*
name|yyssp
index|]
argument_list|,
name|yyvsp
argument_list|)
expr_stmt|;
name|YYPOPSTACK
expr_stmt|;
block|}
ifndef|#
directive|ifndef
name|yyoverflow
if|if
condition|(
name|yyss
operator|!=
name|yyssa
condition|)
name|YYSTACK_FREE
argument_list|(
name|yyss
argument_list|)
expr_stmt|;
endif|#
directive|endif
return|return
name|yyresult
return|;
block|}
end_block

begin_line
line|#
directive|line
number|4230
file|"bfin-parse.y"
end_line

begin_function
name|EXPR_T
name|mkexpr
parameter_list|(
name|int
name|x
parameter_list|,
name|SYMBOL_T
name|s
parameter_list|)
block|{
name|EXPR_T
name|e
init|=
operator|(
name|EXPR_T
operator|)
name|ALLOCATE
argument_list|(
sizeof|sizeof
argument_list|(
expr|struct
name|expression_cell
argument_list|)
argument_list|)
decl_stmt|;
name|e
operator|->
name|value
operator|=
name|x
expr_stmt|;
name|EXPR_SYMBOL
argument_list|(
name|e
argument_list|)
operator|=
name|s
expr_stmt|;
return|return
name|e
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|value_match
parameter_list|(
name|Expr_Node
modifier|*
name|expr
parameter_list|,
name|int
name|sz
parameter_list|,
name|int
name|sign
parameter_list|,
name|int
name|mul
parameter_list|,
name|int
name|issigned
parameter_list|)
block|{
name|long
name|umax
init|=
operator|(
literal|1L
operator|<<
name|sz
operator|)
operator|-
literal|1
decl_stmt|;
name|long
name|min
init|=
operator|-
literal|1L
operator|<<
operator|(
name|sz
operator|-
literal|1
operator|)
decl_stmt|;
name|long
name|max
init|=
operator|(
literal|1L
operator|<<
operator|(
name|sz
operator|-
literal|1
operator|)
operator|)
operator|-
literal|1
decl_stmt|;
name|long
name|v
init|=
name|EXPR_VALUE
argument_list|(
name|expr
argument_list|)
decl_stmt|;
if|if
condition|(
operator|(
name|v
operator|%
name|mul
operator|)
operator|!=
literal|0
condition|)
block|{
name|error
argument_list|(
literal|"%s:%d: Value Error -- Must align to %d\n"
argument_list|,
name|__FILE__
argument_list|,
name|__LINE__
argument_list|,
name|mul
argument_list|)
expr_stmt|;
return|return
literal|0
return|;
block|}
name|v
operator|/=
name|mul
expr_stmt|;
if|if
condition|(
name|sign
condition|)
name|v
operator|=
operator|-
name|v
expr_stmt|;
if|if
condition|(
name|issigned
condition|)
block|{
if|if
condition|(
name|v
operator|>=
name|min
operator|&&
name|v
operator|<=
name|max
condition|)
return|return
literal|1
return|;
ifdef|#
directive|ifdef
name|DEBUG
name|fprintf
argument_list|(
name|stderr
argument_list|,
literal|"signed value %lx out of range\n"
argument_list|,
name|v
operator|*
name|mul
argument_list|)
expr_stmt|;
endif|#
directive|endif
return|return
literal|0
return|;
block|}
if|if
condition|(
name|v
operator|<=
name|umax
operator|&&
name|v
operator|>=
literal|0
condition|)
return|return
literal|1
return|;
ifdef|#
directive|ifdef
name|DEBUG
name|fprintf
argument_list|(
name|stderr
argument_list|,
literal|"unsigned value %lx out of range\n"
argument_list|,
name|v
operator|*
name|mul
argument_list|)
expr_stmt|;
endif|#
directive|endif
return|return
literal|0
return|;
block|}
end_function

begin_comment
comment|/* Return the expression structure that allows symbol operations.    If the left and right children are constants, do the operation.  */
end_comment

begin_function
specifier|static
name|Expr_Node
modifier|*
name|binary
parameter_list|(
name|Expr_Op_Type
name|op
parameter_list|,
name|Expr_Node
modifier|*
name|x
parameter_list|,
name|Expr_Node
modifier|*
name|y
parameter_list|)
block|{
if|if
condition|(
name|x
operator|->
name|type
operator|==
name|Expr_Node_Constant
operator|&&
name|y
operator|->
name|type
operator|==
name|Expr_Node_Constant
condition|)
block|{
switch|switch
condition|(
name|op
condition|)
block|{
case|case
name|Expr_Op_Type_Add
case|:
name|x
operator|->
name|value
operator|.
name|i_value
operator|+=
name|y
operator|->
name|value
operator|.
name|i_value
expr_stmt|;
break|break;
case|case
name|Expr_Op_Type_Sub
case|:
name|x
operator|->
name|value
operator|.
name|i_value
operator|-=
name|y
operator|->
name|value
operator|.
name|i_value
expr_stmt|;
break|break;
case|case
name|Expr_Op_Type_Mult
case|:
name|x
operator|->
name|value
operator|.
name|i_value
operator|*=
name|y
operator|->
name|value
operator|.
name|i_value
expr_stmt|;
break|break;
case|case
name|Expr_Op_Type_Div
case|:
if|if
condition|(
name|y
operator|->
name|value
operator|.
name|i_value
operator|==
literal|0
condition|)
name|error
argument_list|(
literal|"Illegal Expression:  Division by zero."
argument_list|)
expr_stmt|;
else|else
name|x
operator|->
name|value
operator|.
name|i_value
operator|/=
name|y
operator|->
name|value
operator|.
name|i_value
expr_stmt|;
break|break;
case|case
name|Expr_Op_Type_Mod
case|:
name|x
operator|->
name|value
operator|.
name|i_value
operator|%=
name|y
operator|->
name|value
operator|.
name|i_value
expr_stmt|;
break|break;
case|case
name|Expr_Op_Type_Lshift
case|:
name|x
operator|->
name|value
operator|.
name|i_value
operator|<<=
name|y
operator|->
name|value
operator|.
name|i_value
expr_stmt|;
break|break;
case|case
name|Expr_Op_Type_Rshift
case|:
name|x
operator|->
name|value
operator|.
name|i_value
operator|>>=
name|y
operator|->
name|value
operator|.
name|i_value
expr_stmt|;
break|break;
case|case
name|Expr_Op_Type_BAND
case|:
name|x
operator|->
name|value
operator|.
name|i_value
operator|&=
name|y
operator|->
name|value
operator|.
name|i_value
expr_stmt|;
break|break;
case|case
name|Expr_Op_Type_BOR
case|:
name|x
operator|->
name|value
operator|.
name|i_value
operator||=
name|y
operator|->
name|value
operator|.
name|i_value
expr_stmt|;
break|break;
case|case
name|Expr_Op_Type_BXOR
case|:
name|x
operator|->
name|value
operator|.
name|i_value
operator|^=
name|y
operator|->
name|value
operator|.
name|i_value
expr_stmt|;
break|break;
case|case
name|Expr_Op_Type_LAND
case|:
name|x
operator|->
name|value
operator|.
name|i_value
operator|=
name|x
operator|->
name|value
operator|.
name|i_value
operator|&&
name|y
operator|->
name|value
operator|.
name|i_value
expr_stmt|;
break|break;
case|case
name|Expr_Op_Type_LOR
case|:
name|x
operator|->
name|value
operator|.
name|i_value
operator|=
name|x
operator|->
name|value
operator|.
name|i_value
operator|||
name|y
operator|->
name|value
operator|.
name|i_value
expr_stmt|;
break|break;
default|default:
name|error
argument_list|(
literal|"%s:%d: Internal compiler error\n"
argument_list|,
name|__FILE__
argument_list|,
name|__LINE__
argument_list|)
expr_stmt|;
block|}
return|return
name|x
return|;
block|}
else|else
block|{
comment|/* Create a new expression structure.  */
name|Expr_Node_Value
name|val
decl_stmt|;
name|val
operator|.
name|op_value
operator|=
name|op
expr_stmt|;
return|return
name|Expr_Node_Create
argument_list|(
name|Expr_Node_Binop
argument_list|,
name|val
argument_list|,
name|x
argument_list|,
name|y
argument_list|)
return|;
block|}
block|}
end_function

begin_function
specifier|static
name|Expr_Node
modifier|*
name|unary
parameter_list|(
name|Expr_Op_Type
name|op
parameter_list|,
name|Expr_Node
modifier|*
name|x
parameter_list|)
block|{
if|if
condition|(
name|x
operator|->
name|type
operator|==
name|Expr_Node_Constant
condition|)
block|{
switch|switch
condition|(
name|op
condition|)
block|{
case|case
name|Expr_Op_Type_NEG
case|:
name|x
operator|->
name|value
operator|.
name|i_value
operator|=
operator|-
name|x
operator|->
name|value
operator|.
name|i_value
expr_stmt|;
break|break;
case|case
name|Expr_Op_Type_COMP
case|:
name|x
operator|->
name|value
operator|.
name|i_value
operator|=
operator|~
name|x
operator|->
name|value
operator|.
name|i_value
expr_stmt|;
break|break;
default|default:
name|error
argument_list|(
literal|"%s:%d: Internal compiler error\n"
argument_list|,
name|__FILE__
argument_list|,
name|__LINE__
argument_list|)
expr_stmt|;
block|}
return|return
name|x
return|;
block|}
else|else
block|{
comment|/* Create a new expression structure.  */
name|Expr_Node_Value
name|val
decl_stmt|;
name|val
operator|.
name|op_value
operator|=
name|op
expr_stmt|;
return|return
name|Expr_Node_Create
argument_list|(
name|Expr_Node_Unop
argument_list|,
name|val
argument_list|,
name|x
argument_list|,
name|NULL
argument_list|)
return|;
block|}
block|}
end_function

begin_decl_stmt
name|int
name|debug_codeselection
init|=
literal|0
decl_stmt|;
end_decl_stmt

begin_function
specifier|static
name|void
name|notethat
parameter_list|(
name|char
modifier|*
name|format
parameter_list|,
modifier|...
parameter_list|)
block|{
name|va_list
name|ap
decl_stmt|;
name|va_start
argument_list|(
name|ap
argument_list|,
name|format
argument_list|)
expr_stmt|;
if|if
condition|(
name|debug_codeselection
condition|)
block|{
name|vfprintf
argument_list|(
name|errorf
argument_list|,
name|format
argument_list|,
name|ap
argument_list|)
expr_stmt|;
block|}
name|va_end
argument_list|(
name|ap
argument_list|)
expr_stmt|;
block|}
end_function

begin_ifdef
ifdef|#
directive|ifdef
name|TEST
end_ifdef

begin_function
name|main
parameter_list|(
name|int
name|argc
parameter_list|,
name|char
modifier|*
modifier|*
name|argv
parameter_list|)
block|{
name|yyparse
argument_list|()
expr_stmt|;
block|}
end_function

begin_endif
endif|#
directive|endif
end_endif

end_unit

