{"vcs1":{"timestamp_begin":1681065205.881988264, "rt":0.34, "ut":0.16, "st":0.09}}
{"vcselab":{"timestamp_begin":1681065206.286053793, "rt":0.41, "ut":0.25, "st":0.09}}
{"link":{"timestamp_begin":1681065206.749636503, "rt":0.20, "ut":0.08, "st":0.07}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681065205.539828643}
{"VCS_COMP_START_TIME": 1681065205.539828643}
{"VCS_COMP_END_TIME": 1681065207.016608091}
{"VCS_USER_OPTIONS": "+lint=all -sverilog datapath.sv FSM.sv IO.sv library.sv testbench.sv top.sv"}
{"vcs1": {"peak_mem": 337076}}
{"stitch_vcselab": {"peak_mem": 222604}}
