// Seed: 1284054246
module module_0 (
    input tri  id_0,
    input tri1 id_1,
    input wor  id_2
);
  wire ['b0 : (  -1 'b0 )] id_4;
  wire id_5;
endmodule
module module_1 #(
    parameter id_0 = 32'd0,
    parameter id_1 = 32'd81,
    parameter id_7 = 32'd47
) (
    input wire _id_0,
    input wand _id_1[-1 : id_1  -  1],
    output logic id_2,
    input supply1 id_3
);
  logic id_5 = -1;
  always id_2 = -1;
  specify
    (id_6 => _id_7) = (id_6);
    (id_8 *> id_9) = (id_3);
    specparam id_10 = id_3;
  endspecify
  wire [id_7 : -1  -  id_0] id_11;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3
  );
endmodule
