<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: intadd_tb</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | asserts</div>

</div>
<div class="ui-layout-west">
<div name='tag_intadd_tb'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_intadd_tb')">intadd_tb</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td></tr><tr>
<td class="s8 cl rt"> 88.01</td>
<td class="s9 cl rt"><a href="mod0.html#Line" > 90.98</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod0.html#Toggle" > 85.04</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/home/zwz/zts/01_intadd/intadd_tb.v')">/home/zwz/zts/01_intadd/intadd_tb.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod0.html#inst_tag_0"  onclick="showContent('inst_tag_0')">intadd_tb</a></td>
<td class="s8 cl rt"> 88.01</td>
<td class="s9 cl rt"><a href="mod0.html#Line" > 90.98</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod0.html#Toggle" > 85.04</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_intadd_tb'>
<hr>
<a name="inst_tag_0"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy.html#tag_urg_inst_0" >intadd_tb</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td></tr><tr>
<td class="s8 cl rt"> 88.01</td>
<td class="s9 cl rt"><a href="mod0.html#Line" > 90.98</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod0.html#Toggle" > 85.04</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td></tr><tr>
<td class="s9 cl rt"> 90.84</td>
<td class="s9 cl rt"> 91.45</td>
<td class="s9 cl rt"> 91.37</td>
<td class="s8 cl rt"> 89.71</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<span class=inst>none</span>
<br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod3.html#inst_tag_3" id="tag_urg_inst_3">uut</a></td>
<td class="s9 cl rt"> 92.10</td>
<td class="s9 cl rt"> 94.74</td>
<td class="s9 cl rt"> 91.37</td>
<td class="s9 cl rt"> 90.21</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_intadd_tb'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod0.html" >intadd_tb</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>133</td><td>121</td><td>90.98</td></tr>
<tr class="s0"><td class="lf">ROUTINE</td><td>6</td><td>1</td><td>0</td><td>0.00</td></tr>
<tr class="s0"><td class="lf">ROUTINE</td><td>13</td><td>1</td><td>0</td><td>0.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>33</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ROUTINE</td><td>55</td><td>12</td><td>12</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ROUTINE</td><td>68</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s5"><td class="lf">ROUTINE</td><td>87</td><td>10</td><td>5</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">ROUTINE</td><td>128</td><td>11</td><td>6</td><td>54.55</td></tr>
<tr class="s10"><td class="lf">INITIAL</td><td>157</td><td>95</td><td>95</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
5                           // === DPI-C接口声明 ===
6          <font color = "red">0/1     ==>      import &quot;DPI-C&quot; function void add32_128bit(</font>
7                               input longint unsigned src0_high, input longint unsigned src0_low,
8                               input longint unsigned src1_high, input longint unsigned src1_low,
9                               input int sign_s0, input int sign_s1,
10                              output longint unsigned dst_high, output longint unsigned dst_low,
11                              output longint unsigned st_high, output longint unsigned st_low
12                          );
13         <font color = "red">0/1     ==>      import &quot;DPI-C&quot; function void add8_128bit(</font>
14                              input longint unsigned src0_high, input longint unsigned src0_low,
15                              input longint unsigned src1_high, input longint unsigned src1_low,
16                              input longint unsigned src2_high, input longint unsigned src2_low,
17                              input int sign_s0, input int sign_s1, input int sign_s2,
18                              output longint unsigned dst0_high, output longint unsigned dst0_low,
19                              output longint unsigned dst1_high, output longint unsigned dst1_low,
20                              output longint unsigned st_high, output longint unsigned st_low
21                          );
22                      
23                          reg [127:0] src_reg0, src_reg1, src_reg2;
24                          reg [1:0]   precision_s0, precision_s1, precision_s2;
25                          reg         sign_s0, sign_s1, sign_s2;
26                          reg         inst_valid, update_st;
27                          reg         clk, rst_n;
28                          reg [10:0]  cru_intadd; // 微指令控制信号
29                      
30                          wire [127:0] dst_reg0, dst_reg1, st;
31                      
32                          // 时钟
33         2/2              always #5 clk = ~clk;
34                      
35                          // DUT
36                          intadd uut (
37                              .clk(clk),
38                              .rst_n(rst_n),
39                              .src_reg0(src_reg0),
40                              .src_reg1(src_reg1),
41                              .src_reg2(src_reg2),
42                              .cru_intadd(cru_intadd),
43                              .dst_reg0(dst_reg0),
44                              .dst_reg1(dst_reg1),
45                              .st(st)
46                          );
47                      
48                          integer result_file;
49                          integer pass_cnt, total_cnt;
50                          integer fh;  // 用于32位测试的文件句柄
51                      
52                          // 初始化
53                          task init_inputs;
54                          begin
55         3/3                  src_reg0 = 0; src_reg1 = 0; src_reg2 = 0;
56         3/3                  precision_s0 = 0; precision_s1 = 0; precision_s2 = 0;
57         3/3                  sign_s0 = 0; sign_s1 = 0; sign_s2 = 0;
58         2/2                  inst_valid = 0; update_st = 0;
59         1/1                  cru_intadd = 11'd0;
60                          end
61                          endtask
62                      
63                          // 辅助：将64bit部分和64bit部分合并成128位（用于参考模型输出）
64                          function automatic [127:0] combine_128;
65                              input longint unsigned high;
66                              input longint unsigned low;
67                              begin
68         1/1                      combine_128 = {high, low};
69                              end
70                          endfunction
71                      
72                          // === compare_and_log_32bit ===
73                          function automatic int compare_and_log_32bit(
74                              input [127:0] rtl_dst,
75                              input [127:0] rtl_st,
76                              input [127:0] src0,
77                              input [127:0] src1,
78                              input bit s0,
79                              input bit s1
80                          );
81                              longint unsigned c_dst_high, c_dst_low;
82                              longint unsigned c_st_high, c_st_low;
83                              reg [127:0] c_dst, c_st_reg;
84                              integer fhandle;
85                              begin
86                                  // 调用参考模型
87         1/1                      add32_128bit(src0[127:64], src0[63:0],
88                                               src1[127:64], src1[63:0],
89                                               s0, s1,
90                                               c_dst_high, c_dst_low,
91                                               c_st_high, c_st_low);
92         1/1                      c_dst = combine_128(c_dst_high, c_dst_low);
93         1/1                      c_st_reg = combine_128(c_st_high, c_st_low);
94                      
95                                  // 比较 - 只在失败时记录到result.txt
96         1/1                      if (c_dst !== rtl_dst || c_st_reg !== rtl_st) begin
97         <font color = "red">0/1     ==>                  fhandle = $fopen(&quot;result.txt&quot;, &quot;a&quot;);</font>
98         <font color = "red">0/1     ==>                  $fdisplay(fhandle, &quot;[TEST][32bit] time=%0t src0=%h src1=%h sign_s=[%0b,%0b]&quot;, $time, src0, src1, s0, s1);</font>
99         <font color = "red">0/1     ==>                  $fdisplay(fhandle, &quot;[FAIL][32bit] RTL_dst=%h C_dst=%h RTL_st=%h C_st=%h&quot;,</font>
100                                               rtl_dst, c_dst, rtl_st, c_st_reg);
101        <font color = "red">0/1     ==>                  $fclose(fhandle);</font>
102        <font color = "red">0/1     ==>                  compare_and_log_32bit = 0;</font>
103                                 end else begin
104        1/1                          compare_and_log_32bit = 1;
105                                 end
106                             end
107                         endfunction
108                     
109                         // === compare_and_log_4_8bit ===
110                         function automatic int compare_and_log_4_8bit(
111                             input [127:0] rtl_dst0,
112                             input [127:0] rtl_dst1,
113                             input [127:0] rtl_st,
114                             input [127:0] src0,
115                             input [127:0] src1,
116                             input [127:0] src2,
117                             input bit s0,
118                             input bit s1,
119                             input bit s2
120                         );
121                             longint unsigned c_dst0_high, c_dst0_low;
122                             longint unsigned c_dst1_high, c_dst1_low;
123                             longint unsigned c_st_high, c_st_low;
124                             reg [127:0] c_dst0, c_dst1, c_st_reg;
125                             integer fh;
126                             begin
127                                 // 调用参考模型
128        1/1                      add8_128bit(src0[127:64], src0[63:0],
129                                             src1[127:64], src1[63:0],
130                                             src2[127:64], src2[63:0],
131                                             s0, s1, s2,
132                                             c_dst0_high, c_dst0_low,
133                                             c_dst1_high, c_dst1_low,
134                                             c_st_high, c_st_low);
135        1/1                      c_dst0 = combine_128(c_dst0_high, c_dst0_low);
136        1/1                      c_dst1 = combine_128(c_dst1_high, c_dst1_low);
137        1/1                      c_st_reg = combine_128(c_st_high, c_st_low);
138                     
139                                 // 比较
140        1/1                      if (c_dst0 !== rtl_dst0 || c_dst1 !== rtl_dst1 || c_st_reg !== rtl_st) begin
141        <font color = "red">0/1     ==>                  fh = $fopen(&quot;result.txt&quot;, &quot;a&quot;);</font>
142        <font color = "red">0/1     ==>                  $fdisplay(fh, &quot;[TEST][4+8bit] time=%0t src0=%h src1=%h src2=%h sign_s=[%0b,%0b,%0b]&quot;,</font>
143                                           $time, src0, src1, src2, s0, s1, s2);
144        <font color = "red">0/1     ==>                  $fdisplay(fh, &quot;[FAIL][4+8bit] RTL_dst0=%h C_dst0=%h RTL_dst1=%h C_dst1=%h RTL_st=%h C_st=%h&quot;,</font>
145                                               rtl_dst0, c_dst0, rtl_dst1, c_dst1, rtl_st, c_st_reg);
146        <font color = "red">0/1     ==>                  $fclose(fh);</font>
147        <font color = "red">0/1     ==>                  compare_and_log_4_8bit = 0;</font>
148                                 end else begin
149        1/1                          compare_and_log_4_8bit = 1;
150                                 end
151                             end
152                         endfunction
153                     
154                         // === 测试流程 ===
155                         integer i;
156                         initial begin
157        1/1                  clk = 0;
158        1/1                  rst_n = 0;
159        1/1                  pass_cnt = 0;
160        1/1                  total_cnt = 0;
161                     
162        1/1                  result_file = $fopen(&quot;result.txt&quot;, &quot;w&quot;);
163        1/1                  $fdisplay(result_file, &quot;==== INTADD TB TEST START ====\n(仅记录失败的测试数据)\n&quot;);
164        1/1                  $fclose(result_file);
165                     
166        1/1                  init_inputs;
167        2/2                  #10 rst_n = 1;
168                     
169                             // 为32位测试打开文件
170        1/1                  fh = $fopen(&quot;result.txt&quot;, &quot;a&quot;);
171                     
172                             // 初始化状态寄存器
173                             // 在进行实际测试前，先让状态寄存器有一个明确的初始值
174        1/1                  src_reg0 = 128'h0;
175        1/1                  src_reg1 = 128'h0;
176        2/2                  precision_s0 = 2'b11; precision_s1 = 2'b11;
177        2/2                  sign_s0 = 0; sign_s1 = 0;
178        2/2                  inst_valid = 1; update_st = 1;
179        1/1                  cru_intadd = {inst_valid, precision_s0, precision_s1, precision_s2,
180                                           sign_s0, sign_s1, sign_s2, update_st};
181        2/2                  #10; // 给时钟一个周期，让状态寄存器被初始化
182                     
183                             // 测试1: 32bit 正溢出
184        1/1                  src_reg0 = {32'h7FFFFFFF, 32'h7FFFFFFF, 32'h7FFFFFFF, 32'h7FFFFFFF};
185        1/1                  src_reg1 = {32'h00000001, 32'h00000001, 32'h00000001, 32'h00000001};
186        3/3                  precision_s0 = 2'b11; precision_s1 = 2'b11; precision_s2 = 2'b11;
187        3/3                  sign_s0 = 1; sign_s1 = 1; sign_s2 = 0;
188        2/2                  inst_valid = 1; update_st = 1;
189        1/1                  cru_intadd = {inst_valid, precision_s0, precision_s1, precision_s2,
190                                           sign_s0, sign_s1, sign_s2, update_st};
191        2/2                  #10;
192        1/1                  if (compare_and_log_32bit(dst_reg0, st, src_reg0, src_reg1, sign_s0, sign_s1))
193        1/1                      pass_cnt++;
                   <font color = "red">==>  MISSING_ELSE</font>
194        1/1                  total_cnt++;
195                     
196                             // 测试2: 32bit 负溢出
197        1/1                  src_reg0 = {32'h80000000, 32'h80000000, 32'h80000000, 32'h80000000};
198        1/1                  src_reg1 = {32'hFFFFFFFF, 32'hFFFFFFFF, 32'hFFFFFFFF, 32'hFFFFFFFF};
199        3/3                  precision_s0 = 2'b11; precision_s1 = 2'b11; precision_s2 = 2'b11;
200        3/3                  sign_s0 = 1; sign_s1 = 1; sign_s2 = 0;
201        2/2                  inst_valid = 1; update_st = 1;
202        1/1                  cru_intadd = {inst_valid, precision_s0, precision_s1, precision_s2,
203                                           sign_s0, sign_s1, sign_s2, update_st};
204        2/2                  #10;
205        1/1                  if (compare_and_log_32bit(dst_reg0, st, src_reg0, src_reg1, sign_s0, sign_s1))
206        1/1                      pass_cnt++;
                   <font color = "red">==>  MISSING_ELSE</font>
207        1/1                  total_cnt++;
208                     
209                             // 测试3: 4+8bit 随机
210        1/1                  for (i = 0; i &lt; 1000; i++) begin
211        1/1                      src_reg0 = {$random, $random, $random, $random};
212        1/1                      src_reg1 = {$random, $random, $random, $random};
213        1/1                      src_reg2 = {$random, $random, $random, $random};
214        3/3                      precision_s0 = 2'b00; precision_s1 = 2'b00; precision_s2 = 2'b00;
215        3/3                      sign_s0 = $random &amp; 1; sign_s1 = $random &amp; 1; sign_s2 = $random &amp; 1;
216        2/2                      inst_valid = 1; update_st = 1;
217        1/1                      cru_intadd = {inst_valid, precision_s0, precision_s1, precision_s2,
218                                               sign_s0, sign_s1, sign_s2, update_st};
219        2/2                      #10;
220        1/1                      if (compare_and_log_4_8bit(dst_reg0, dst_reg1, st, src_reg0, src_reg1, src_reg2,
221                                                            sign_s0, sign_s1, sign_s2))
222        1/1                          pass_cnt++;
                   <font color = "red">==>  MISSING_ELSE</font>
223        1/1                      total_cnt++;
224                             end
225                             // 测试4: 32bit 随机
226        1/1                  for (i = 0; i &lt; 1000; i++) begin
227        1/1                      src_reg0 = {$random, $random, $random, $random};
228        1/1                      src_reg1 = {$random, $random, $random, $random};
229        2/2                      precision_s0 = 2'b11; precision_s1 = 2'b11;
230        2/2                      sign_s0 = $random &amp; 1; sign_s1 = $random &amp; 1;
231        2/2                      inst_valid = 1; update_st = 1;
232        1/1                      cru_intadd = {inst_valid, precision_s0, precision_s1, precision_s2,
233                                               sign_s0, sign_s1, sign_s2, update_st};
234        2/2                      #10;
235                                 
236                                 // 只通过compare_and_log_32bit进行结果比较和记录失败信息
237        1/1                      if (compare_and_log_32bit(dst_reg0, st, src_reg0, src_reg1,
238                                                            sign_s0, sign_s1))
239        1/1                          pass_cnt++;
                   <font color = "red">==>  MISSING_ELSE</font>
240        1/1                      total_cnt++;
241                             end
242                     
243                             // 关闭32位测试文件
244        1/1                  $fclose(fh);
245                             
246                             // 结果
247        1/1                  result_file = $fopen(&quot;result.txt&quot;, &quot;a&quot;);
248        1/1                  $fdisplay(result_file, &quot;==== SUMMARY ====&quot;);
249        1/1                  $fdisplay(result_file, &quot;PASS: %0d / TOTAL: %0d&quot;, pass_cnt, total_cnt);
250        1/1                  $fdisplay(result_file, &quot;==== END ====&quot;);
251        1/1                  $fclose(result_file);
252                     
253        1/1                  $display(&quot;All tests completed. PASS: %0d / TOTAL: %0d&quot;, pass_cnt, total_cnt);
254        1/1                  $finish;
</pre>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod0.html" >intadd_tb</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Totals</td>
<td class="rt">17</td>
<td class="rt">12</td>
<td class="rt">70.59 </td>
</tr><tr class="s8">
<td>Total Bits</td>
<td class="rt">1584</td>
<td class="rt">1347</td>
<td class="rt">85.04 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 0->1</td>
<td class="rt">792</td>
<td class="rt">676</td>
<td class="rt">85.35 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 1->0</td>
<td class="rt">792</td>
<td class="rt">671</td>
<td class="rt">84.72 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s7">
<td>Signals</td>
<td class="rt">17</td>
<td class="rt">12</td>
<td class="rt">70.59 </td>
</tr><tr class="s8">
<td>Signal Bits</td>
<td class="rt">1584</td>
<td class="rt">1347</td>
<td class="rt">85.04 </td>
</tr><tr class="s8">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">792</td>
<td class="rt">676</td>
<td class="rt">85.35 </td>
</tr><tr class="s8">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">792</td>
<td class="rt">671</td>
<td class="rt">84.72 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>src_reg0[127:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>src_reg1[127:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>src_reg2[127:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>precision_s0[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>precision_s1[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>precision_s2[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>sign_s0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>sign_s1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>sign_s2</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>inst_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>update_st</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>rst_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>cru_intadd[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>cru_intadd[9:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>cru_intadd[10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>dst_reg0[127:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>dst_reg1[127:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>st[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>st[31:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>st[34:32]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>st[63:35]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>st[66:64]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>st[95:67]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>st[98:96]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>st[127:99]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_0">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
  </ul>
  <ul name="tag_intadd_tb">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
