scale 1000 1 500000
rnode "stop.t0" 0 0 -8793 4094 0
rnode "stop.t1" 0 0 -8793 3564 0
rnode "stop.n0" 0 0 -8793 3756 0
rnode "stop" 0 0 -8992 3702 0
resist "stop" "stop.n0" 213.397
resist "stop.n0" "stop.t1" 221.72
resist "stop.n0" "stop.t0" 543.053
rnode "start.t0" 0 0 -11887 6284 0
rnode "start.t1" 0 0 -11887 5754 0
rnode "start.n0" 0 0 -11887 5946 0
rnode "start" 0 0 -12086 5892 0
resist "start" "start.n0" 213.397
resist "start.n0" "start.t1" 221.72
resist "start.n0" "start.t0" 543.053
rnode "term_6.t3" 0 0 15132 1030 0
rnode "term_6.t1" 0 0 15074 1030 0
rnode "term_6.n0" 0 0 15103 1030 0
rnode "term_6.t5" 0 0 15525 1030 0
rnode "term_6.t4" 0 0 15525 396 0
rnode "term_6.n1" 0 0 15507 557 0
rnode "term_6.n2" 0 0 15103 534 0
rnode "term_6.t0" 0 0 15132 396 0
rnode "term_6.t2" 0 0 15074 396 0
rnode "term_6.n3" 0 0 15103 396 0
rnode "term_6.n4" 0 0 15103 396 0
rnode "term_6" 0 0 15080 162 0
resist "term_6.n4" "term_6.n2" 0.375
resist "term_6" "term_6.n4" 5.08696
resist "term_6.n0" "term_6.t1" 9.52167
resist "term_6.n0" "term_6.t3" 9.52167
resist "term_6.n3" "term_6.t2" 17.4
resist "term_6.n3" "term_6.t0" 17.4
resist "term_6.n4" "term_6.n3" 66.3167
resist "term_6.n2" "term_6.n0" 75.5103
resist "term_6.n2" "term_6.n1" 162.398
resist "term_6.n1" "term_6.t4" 233.259
resist "term_6.n1" "term_6.t5" 734.539
rnode "term_0.t3" 0 0 1440 1030 0
rnode "term_0.t1" 0 0 1382 1030 0
rnode "term_0.n0" 0 0 1411 1030 0
rnode "term_0.t5" 0 0 1833 1030 0
rnode "term_0.t4" 0 0 1833 396 0
rnode "term_0.n1" 0 0 1815 557 0
rnode "term_0.n2" 0 0 1411 534 0
rnode "term_0.t0" 0 0 1440 396 0
rnode "term_0.t2" 0 0 1382 396 0
rnode "term_0.n3" 0 0 1411 396 0
rnode "term_0.n4" 0 0 1411 396 0
rnode "term_0" 0 0 1388 162 0
resist "term_0.n4" "term_0.n2" 0.375
resist "term_0" "term_0.n4" 5.08696
resist "term_0.n0" "term_0.t1" 9.52167
resist "term_0.n0" "term_0.t3" 9.52167
resist "term_0.n3" "term_0.t2" 17.4
resist "term_0.n3" "term_0.t0" 17.4
resist "term_0.n4" "term_0.n3" 66.3167
resist "term_0.n2" "term_0.n0" 75.5103
resist "term_0.n2" "term_0.n1" 162.398
resist "term_0.n1" "term_0.t4" 233.259
resist "term_0.n1" "term_0.t5" 734.539
rnode "term_3.t3" 0 0 8286 1030 0
rnode "term_3.t1" 0 0 8228 1030 0
rnode "term_3.n0" 0 0 8257 1030 0
rnode "term_3.t5" 0 0 8679 1030 0
rnode "term_3.t4" 0 0 8679 396 0
rnode "term_3.n1" 0 0 8661 557 0
rnode "term_3.n2" 0 0 8257 534 0
rnode "term_3.t0" 0 0 8286 396 0
rnode "term_3.t2" 0 0 8228 396 0
rnode "term_3.n3" 0 0 8257 396 0
rnode "term_3.n4" 0 0 8257 396 0
rnode "term_3" 0 0 8234 162 0
resist "term_3.n4" "term_3.n2" 0.375
resist "term_3" "term_3.n4" 5.08696
resist "term_3.n0" "term_3.t1" 9.52167
resist "term_3.n0" "term_3.t3" 9.52167
resist "term_3.n3" "term_3.t2" 17.4
resist "term_3.n3" "term_3.t0" 17.4
resist "term_3.n4" "term_3.n3" 66.3167
resist "term_3.n2" "term_3.n0" 75.5103
resist "term_3.n2" "term_3.n1" 162.398
resist "term_3.n1" "term_3.t4" 233.259
resist "term_3.n1" "term_3.t5" 734.539
rnode "term_1.t1" 0 0 3722 1030 0
rnode "term_1.t2" 0 0 3664 1030 0
rnode "term_1.n0" 0 0 3693 1030 0
rnode "term_1.t5" 0 0 4115 1030 0
rnode "term_1.t4" 0 0 4115 396 0
rnode "term_1.n1" 0 0 4097 557 0
rnode "term_1.n2" 0 0 3693 534 0
rnode "term_1.t3" 0 0 3722 396 0
rnode "term_1.t0" 0 0 3664 396 0
rnode "term_1.n3" 0 0 3693 396 0
rnode "term_1.n4" 0 0 3693 396 0
rnode "term_1" 0 0 3670 162 0
resist "term_1.n4" "term_1.n2" 0.375
resist "term_1" "term_1.n4" 5.08696
resist "term_1.n0" "term_1.t2" 9.52167
resist "term_1.n0" "term_1.t1" 9.52167
resist "term_1.n3" "term_1.t0" 17.4
resist "term_1.n3" "term_1.t3" 17.4
resist "term_1.n4" "term_1.n3" 66.3167
resist "term_1.n2" "term_1.n0" 75.5103
resist "term_1.n2" "term_1.n1" 162.398
resist "term_1.n1" "term_1.t4" 233.259
resist "term_1.n1" "term_1.t5" 734.539
rnode "vernier_delay_line_0.saff_delay_unit_3/saff_2_0.sense_amplifier_0.out2.n0" 0 936.187 8246 3787 0
rnode "vernier_delay_line_0.saff_delay_unit_3/saff_2_0.sense_amplifier_0.out2" 0 886.58 9434 1682 0
rnode "vernier_delay_line_0.saff_delay_unit_3/saff_2_0.sense_amplifier_0.out2.t7" 0 87.5674 8855 1030 0
rnode "vernier_delay_line_0.saff_delay_unit_3/saff_2_0.sense_amplifier_0.out2.t10" 0 39.8905 8767 396 0
rnode "vernier_delay_line_0.saff_delay_unit_3/saff_2_0.sense_amplifier_0.out2.n1" 0 97.546 8855 642 0
rnode "vernier_delay_line_0.saff_delay_unit_3/saff_2_0.saff_bottom_latch_0.b1" 0 542.446 8562 1372 0
rnode "vernier_delay_line_0.saff_delay_unit_3/saff_2_0.sense_amplifier_0.out2.t0" 0 201.734 8632 3342 0
rnode "vernier_delay_line_0.saff_delay_unit_3/saff_2_0.sense_amplifier_0.out2.t3" 0 54.2618 8602 4268 0
rnode "vernier_delay_line_0.saff_delay_unit_3/saff_2_0.sense_amplifier_0.out2.t2" 0 54.2618 8544 4268 0
rnode "vernier_delay_line_0.saff_delay_unit_3/saff_2_0.sense_amplifier_0.out2.n2" 0 115.133 8573 4268 0
rnode "vernier_delay_line_0.saff_delay_unit_3/saff_2_0.sense_amplifier_0.out2.t6" 0 95.8879 8125 1030 0
rnode "vernier_delay_line_0.saff_delay_unit_3/saff_2_0.sense_amplifier_0.out2.t5" 0 41.2205 8125 396 0
rnode "vernier_delay_line_0.saff_delay_unit_3/saff_2_0.sense_amplifier_0.out2.n3" 0 116.123 7977 615 0
rnode "vernier_delay_line_0.saff_delay_unit_3/saff_2_0.saff_bottom_latch_0.b2" 0 1324.74 7888 1408 0
rnode "vernier_delay_line_0.saff_delay_unit_3/saff_2_0.sense_amplifier_0.out2.t4" 0 108.538 8089 4268 0
rnode "vernier_delay_line_0.saff_delay_unit_3/saff_2_0.sense_amplifier_0.out2.t8" 0 81.767 8089 3342 0
rnode "vernier_delay_line_0.saff_delay_unit_3/saff_2_0.sense_amplifier_0.out2.t9" 0 90.5964 8001 3342 0
rnode "vernier_delay_line_0.saff_delay_unit_3/saff_2_0.sense_amplifier_0.out2.n4" 0 106.694 8089 3016 0
rnode "vernier_delay_line_0.saff_delay_unit_3/saff_2_0.sense_amplifier_0.out2.t1" 0 201.734 8514 3342 0
rnode "vernier_delay_line_0.saff_delay_unit_3/saff_2_0.sense_amplifier_0.out2.n5" 0 398.296 8485 3764 0
rnode "vernier_delay_line_0.saff_delay_unit_3/saff_2_0.sense_amplifier_0.out2.n6" 0 365.04 8573 3810 0
rnode "vernier_delay_line_0.saff_delay_unit_3/saff_2_0.sense_amplifier_0.out2.n7" 0 753.756 8661 3764 0
resist "vernier_delay_line_0.saff_delay_unit_3/saff_2_0.sense_amplifier_0.out2.n6" "vernier_delay_line_0.saff_delay_unit_3/saff_2_0.sense_amplifier_0.out2.n5" 0.23913
resist "vernier_delay_line_0.saff_delay_unit_3/saff_2_0.sense_amplifier_0.out2.n7" "vernier_delay_line_0.saff_delay_unit_3/saff_2_0.sense_amplifier_0.out2.n6" 0.23913
resist "vernier_delay_line_0.saff_delay_unit_3/saff_2_0.sense_amplifier_0.out2.n5" "vernier_delay_line_0.saff_delay_unit_3/saff_2_0.sense_amplifier_0.out2.n0" 0.802618
resist "vernier_delay_line_0.saff_delay_unit_3/saff_2_0.sense_amplifier_0.out2" "vernier_delay_line_0.saff_delay_unit_3/saff_2_0.saff_bottom_latch_0.b1" 3.11685
resist "vernier_delay_line_0.saff_delay_unit_3/saff_2_0.sense_amplifier_0.out2.n2" "vernier_delay_line_0.saff_delay_unit_3/saff_2_0.sense_amplifier_0.out2.t2" 9.52167
resist "vernier_delay_line_0.saff_delay_unit_3/saff_2_0.sense_amplifier_0.out2.n2" "vernier_delay_line_0.saff_delay_unit_3/saff_2_0.sense_amplifier_0.out2.t3" 9.52167
resist "vernier_delay_line_0.saff_delay_unit_3/saff_2_0.sense_amplifier_0.out2" "vernier_delay_line_0.saff_delay_unit_3/saff_2_0.sense_amplifier_0.out2.n7" 10.5953
resist "vernier_delay_line_0.saff_delay_unit_3/saff_2_0.sense_amplifier_0.out2.n0" "vernier_delay_line_0.saff_delay_unit_3/saff_2_0.saff_bottom_latch_0.b2" 11.1801
resist "vernier_delay_line_0.saff_delay_unit_3/saff_2_0.sense_amplifier_0.out2.n5" "vernier_delay_line_0.saff_delay_unit_3/saff_2_0.sense_amplifier_0.out2.t1" 31.2342
resist "vernier_delay_line_0.saff_delay_unit_3/saff_2_0.sense_amplifier_0.out2.n7" "vernier_delay_line_0.saff_delay_unit_3/saff_2_0.sense_amplifier_0.out2.t0" 31.2342
resist "vernier_delay_line_0.saff_delay_unit_3/saff_2_0.sense_amplifier_0.out2.n6" "vernier_delay_line_0.saff_delay_unit_3/saff_2_0.sense_amplifier_0.out2.n2" 75.5321
resist "vernier_delay_line_0.saff_delay_unit_3/saff_2_0.saff_bottom_latch_0.b2" "vernier_delay_line_0.saff_delay_unit_3/saff_2_0.sense_amplifier_0.out2.n3" 168.077
resist "vernier_delay_line_0.saff_delay_unit_3/saff_2_0.saff_bottom_latch_0.b1" "vernier_delay_line_0.saff_delay_unit_3/saff_2_0.sense_amplifier_0.out2.n1" 208.537
resist "vernier_delay_line_0.saff_delay_unit_3/saff_2_0.sense_amplifier_0.out2.n0" "vernier_delay_line_0.saff_delay_unit_3/saff_2_0.sense_amplifier_0.out2.n4" 357.26
resist "vernier_delay_line_0.saff_delay_unit_3/saff_2_0.sense_amplifier_0.out2.n3" "vernier_delay_line_0.saff_delay_unit_3/saff_2_0.sense_amplifier_0.out2.t5" 427.875
resist "vernier_delay_line_0.saff_delay_unit_3/saff_2_0.sense_amplifier_0.out2.n1" "vernier_delay_line_0.saff_delay_unit_3/saff_2_0.sense_amplifier_0.out2.t10" 431.806
resist "vernier_delay_line_0.saff_delay_unit_3/saff_2_0.sense_amplifier_0.out2.n4" "vernier_delay_line_0.saff_delay_unit_3/saff_2_0.sense_amplifier_0.out2.t8" 523.773
resist "vernier_delay_line_0.saff_delay_unit_3/saff_2_0.sense_amplifier_0.out2.n1" "vernier_delay_line_0.saff_delay_unit_3/saff_2_0.sense_amplifier_0.out2.t7" 623.387
resist "vernier_delay_line_0.saff_delay_unit_3/saff_2_0.sense_amplifier_0.out2.n4" "vernier_delay_line_0.saff_delay_unit_3/saff_2_0.sense_amplifier_0.out2.t9" 665.16
resist "vernier_delay_line_0.saff_delay_unit_3/saff_2_0.sense_amplifier_0.out2.n3" "vernier_delay_line_0.saff_delay_unit_3/saff_2_0.sense_amplifier_0.out2.t6" 742.782
resist "vernier_delay_line_0.saff_delay_unit_3/saff_2_0.sense_amplifier_0.out2.n0" "vernier_delay_line_0.saff_delay_unit_3/saff_2_0.sense_amplifier_0.out2.t4" 879.48
killnode "a_17320_2192#"
rnode "a_17320_2192.t1" 0 59.0279 17320 2492 0
rnode "a_17320_2192.t5" 0 59.0279 17730 3342 0
rnode "a_17320_2192.t4" 0 59.0279 17672 3342 0
rnode "a_17320_2192.n0" 0 139.449 17701 3342 0
rnode "a_17320_2192.t2" 0 59.0279 17730 2492 0
rnode "a_17320_2192.t0" 0 59.0279 17672 2492 0
rnode "a_17320_2192.n1" 0 136.068 17701 2492 0
rnode "a_17320_2192.n2" 0 1112.21 17692 2871 0
rnode "a_17320_2192.n3" 0 258.102 17349 2492 0
rnode "a_17320_2192.t3" 0 59.0279 17378 2492 0
resist "a_17320_2192.n3" "a_17320_2192.t1" 5.8
resist "a_17320_2192.t3" "a_17320_2192.n3" 5.8
resist "a_17320_2192.n1" "a_17320_2192.t0" 5.8
resist "a_17320_2192.n1" "a_17320_2192.t2" 5.8
resist "a_17320_2192.n0" "a_17320_2192.t4" 5.8
resist "a_17320_2192.n0" "a_17320_2192.t5" 5.8
resist "a_17320_2192.n2" "a_17320_2192.n1" 25.2902
resist "a_17320_2192.n2" "a_17320_2192.n0" 25.5402
resist "a_17320_2192.n3" "a_17320_2192.n2" 34.919
rnode "term_4.t1" 0 0 10568 1030 0
rnode "term_4.t2" 0 0 10510 1030 0
rnode "term_4.n0" 0 0 10539 1030 0
rnode "term_4.t5" 0 0 10961 1030 0
rnode "term_4.t4" 0 0 10961 396 0
rnode "term_4.n1" 0 0 10943 557 0
rnode "term_4.n2" 0 0 10539 534 0
rnode "term_4.t3" 0 0 10568 396 0
rnode "term_4.t0" 0 0 10510 396 0
rnode "term_4.n3" 0 0 10539 396 0
rnode "term_4.n4" 0 0 10539 396 0
rnode "term_4" 0 0 10516 162 0
resist "term_4.n4" "term_4.n2" 0.375
resist "term_4" "term_4.n4" 5.08696
resist "term_4.n0" "term_4.t2" 9.52167
resist "term_4.n0" "term_4.t1" 9.52167
resist "term_4.n3" "term_4.t0" 17.4
resist "term_4.n3" "term_4.t3" 17.4
resist "term_4.n4" "term_4.n3" 66.3167
resist "term_4.n2" "term_4.n0" 75.5103
resist "term_4.n2" "term_4.n1" 162.398
resist "term_4.n1" "term_4.t4" 233.259
resist "term_4.n1" "term_4.t5" 734.539
rnode "vernier_delay_line_0.saff_delay_unit_3/saff_2_0.sense_amplifier_0.out1.n0" 0 1061.4 8045 3736 0
rnode "vernier_delay_line_0.saff_delay_unit_3/saff_2_0.saff_bottom_latch_0.a2" 0 1085.11 9138 1400 0
rnode "vernier_delay_line_0.saff_delay_unit_3/saff_2_0.sense_amplifier_0.out1" 0 944.32 7560 1682 0
rnode "vernier_delay_line_0.saff_delay_unit_3/saff_2_0.sense_amplifier_0.out1.t5" 0 96.1691 8943 1030 0
rnode "vernier_delay_line_0.saff_delay_unit_3/saff_2_0.sense_amplifier_0.out1.t4" 0 41.3414 8943 396 0
rnode "vernier_delay_line_0.saff_delay_unit_3/saff_2_0.sense_amplifier_0.out1.n1" 0 116.331 9091 615 0
rnode "vernier_delay_line_0.saff_delay_unit_3/saff_2_0.sense_amplifier_0.out1.t2" 0 54.4209 8074 4268 0
rnode "vernier_delay_line_0.saff_delay_unit_3/saff_2_0.sense_amplifier_0.out1.t3" 0 54.4209 8016 4268 0
rnode "vernier_delay_line_0.saff_delay_unit_3/saff_2_0.sense_amplifier_0.out1.n2" 0 114.315 8045 4268 0
rnode "vernier_delay_line_0.saff_delay_unit_3/saff_2_0.sense_amplifier_0.out1.t1" 0 202.807 8104 3342 0
rnode "vernier_delay_line_0.saff_delay_unit_3/saff_2_0.sense_amplifier_0.out1.t9" 0 87.8241 8213 1030 0
rnode "vernier_delay_line_0.saff_delay_unit_3/saff_2_0.sense_amplifier_0.out1.t7" 0 40.0075 8301 396 0
rnode "vernier_delay_line_0.saff_delay_unit_3/saff_2_0.sense_amplifier_0.out1.n3" 0 97.7166 8213 642 0
rnode "vernier_delay_line_0.saff_delay_unit_3/saff_2_0.saff_bottom_latch_0.a1" 0 546.651 8460 1372 0
rnode "vernier_delay_line_0.saff_delay_unit_3/saff_2_0.sense_amplifier_0.out1.t0" 0 200.111 7986 3342 0
rnode "vernier_delay_line_0.saff_delay_unit_3/saff_2_0.sense_amplifier_0.out1.n4" 0 382.243 8068 3908 0
rnode "vernier_delay_line_0.saff_delay_unit_3/saff_2_0.sense_amplifier_0.out1.t8" 0 107.599 8529 4268 0
rnode "vernier_delay_line_0.saff_delay_unit_3/saff_2_0.sense_amplifier_0.out1.n5" 0 139.678 8395 3897 0
rnode "vernier_delay_line_0.saff_delay_unit_3/saff_2_0.sense_amplifier_0.out1.t6" 0 82.0067 8529 3342 0
rnode "vernier_delay_line_0.saff_delay_unit_3/saff_2_0.sense_amplifier_0.out1.t10" 0 90.862 8617 3342 0
rnode "vernier_delay_line_0.saff_delay_unit_3/saff_2_0.sense_amplifier_0.out1.n6" 0 108.213 8529 3016 0
rnode "vernier_delay_line_0.saff_delay_unit_3/saff_2_0.sense_amplifier_0.out1.n7" 0 1246.45 8428 3896 0
resist "vernier_delay_line_0.saff_delay_unit_3/saff_2_0.sense_amplifier_0.out1.n4" "vernier_delay_line_0.saff_delay_unit_3/saff_2_0.sense_amplifier_0.out1.n0" 0.706522
resist "vernier_delay_line_0.saff_delay_unit_3/saff_2_0.sense_amplifier_0.out1.n5" "vernier_delay_line_0.saff_delay_unit_3/saff_2_0.sense_amplifier_0.out1.n4" 0.897727
resist "vernier_delay_line_0.saff_delay_unit_3/saff_2_0.sense_amplifier_0.out1" "vernier_delay_line_0.saff_delay_unit_3/saff_2_0.saff_bottom_latch_0.a1" 3.13315
resist "vernier_delay_line_0.saff_delay_unit_3/saff_2_0.sense_amplifier_0.out1.n7" "vernier_delay_line_0.saff_delay_unit_3/saff_2_0.sense_amplifier_0.out1.n5" 4.50189
resist "vernier_delay_line_0.saff_delay_unit_3/saff_2_0.saff_bottom_latch_0.a2" "vernier_delay_line_0.saff_delay_unit_3/saff_2_0.sense_amplifier_0.out1.n7" 8.00421
resist "vernier_delay_line_0.saff_delay_unit_3/saff_2_0.sense_amplifier_0.out1.n0" "vernier_delay_line_0.saff_delay_unit_3/saff_2_0.sense_amplifier_0.out1" 9.08184
resist "vernier_delay_line_0.saff_delay_unit_3/saff_2_0.sense_amplifier_0.out1.n2" "vernier_delay_line_0.saff_delay_unit_3/saff_2_0.sense_amplifier_0.out1.t3" 9.52167
resist "vernier_delay_line_0.saff_delay_unit_3/saff_2_0.sense_amplifier_0.out1.n2" "vernier_delay_line_0.saff_delay_unit_3/saff_2_0.sense_amplifier_0.out1.t2" 9.52167
resist "vernier_delay_line_0.saff_delay_unit_3/saff_2_0.sense_amplifier_0.out1.n0" "vernier_delay_line_0.saff_delay_unit_3/saff_2_0.sense_amplifier_0.out1.t0" 31.0332
resist "vernier_delay_line_0.saff_delay_unit_3/saff_2_0.sense_amplifier_0.out1.n0" "vernier_delay_line_0.saff_delay_unit_3/saff_2_0.sense_amplifier_0.out1.t1" 31.2723
resist "vernier_delay_line_0.saff_delay_unit_3/saff_2_0.sense_amplifier_0.out1.n4" "vernier_delay_line_0.saff_delay_unit_3/saff_2_0.sense_amplifier_0.out1.n2" 75.2658
resist "vernier_delay_line_0.saff_delay_unit_3/saff_2_0.saff_bottom_latch_0.a2" "vernier_delay_line_0.saff_delay_unit_3/saff_2_0.sense_amplifier_0.out1.n1" 168.007
resist "vernier_delay_line_0.saff_delay_unit_3/saff_2_0.saff_bottom_latch_0.a1" "vernier_delay_line_0.saff_delay_unit_3/saff_2_0.sense_amplifier_0.out1.n3" 208.5
resist "vernier_delay_line_0.saff_delay_unit_3/saff_2_0.sense_amplifier_0.out1.n7" "vernier_delay_line_0.saff_delay_unit_3/saff_2_0.sense_amplifier_0.out1.n6" 364.732
resist "vernier_delay_line_0.saff_delay_unit_3/saff_2_0.sense_amplifier_0.out1.n1" "vernier_delay_line_0.saff_delay_unit_3/saff_2_0.sense_amplifier_0.out1.t4" 427.875
resist "vernier_delay_line_0.saff_delay_unit_3/saff_2_0.sense_amplifier_0.out1.n3" "vernier_delay_line_0.saff_delay_unit_3/saff_2_0.sense_amplifier_0.out1.t7" 431.806
resist "vernier_delay_line_0.saff_delay_unit_3/saff_2_0.sense_amplifier_0.out1.n6" "vernier_delay_line_0.saff_delay_unit_3/saff_2_0.sense_amplifier_0.out1.t6" 523.773
resist "vernier_delay_line_0.saff_delay_unit_3/saff_2_0.sense_amplifier_0.out1.n3" "vernier_delay_line_0.saff_delay_unit_3/saff_2_0.sense_amplifier_0.out1.t9" 623.387
resist "vernier_delay_line_0.saff_delay_unit_3/saff_2_0.sense_amplifier_0.out1.n6" "vernier_delay_line_0.saff_delay_unit_3/saff_2_0.sense_amplifier_0.out1.t10" 665.16
resist "vernier_delay_line_0.saff_delay_unit_3/saff_2_0.sense_amplifier_0.out1.n1" "vernier_delay_line_0.saff_delay_unit_3/saff_2_0.sense_amplifier_0.out1.t5" 742.782
resist "vernier_delay_line_0.saff_delay_unit_3/saff_2_0.sense_amplifier_0.out1.n5" "vernier_delay_line_0.saff_delay_unit_3/saff_2_0.sense_amplifier_0.out1.t8" 890.727
killnode "a_1346_2192#"
rnode "a_1346_2192.t2" 0 59.0279 1756 2492 0
rnode "a_1346_2192.t0" 0 59.0279 1756 3342 0
rnode "a_1346_2192.t1" 0 59.0279 1698 3342 0
rnode "a_1346_2192.n0" 0 139.449 1727 3342 0
rnode "a_1346_2192.t3" 0 59.0279 1404 2492 0
rnode "a_1346_2192.t5" 0 59.0279 1346 2492 0
rnode "a_1346_2192.n1" 0 258.102 1375 2492 0
rnode "a_1346_2192.n2" 0 1112.21 1718 2871 0
rnode "a_1346_2192.n3" 0 136.068 1727 2492 0
rnode "a_1346_2192.t4" 0 59.0279 1698 2492 0
resist "a_1346_2192.t4" "a_1346_2192.n3" 5.8
resist "a_1346_2192.n3" "a_1346_2192.t2" 5.8
resist "a_1346_2192.n0" "a_1346_2192.t1" 5.8
resist "a_1346_2192.n0" "a_1346_2192.t0" 5.8
resist "a_1346_2192.n1" "a_1346_2192.t5" 5.8
resist "a_1346_2192.n1" "a_1346_2192.t3" 5.8
resist "a_1346_2192.n3" "a_1346_2192.n2" 25.2902
resist "a_1346_2192.n2" "a_1346_2192.n0" 25.5402
resist "a_1346_2192.n2" "a_1346_2192.n1" 34.919
killnode "a_3628_2192#"
rnode "a_3628_2192.t1" 0 59.0279 3628 2492 0
rnode "a_3628_2192.t5" 0 59.0279 4038 3342 0
rnode "a_3628_2192.t4" 0 59.0279 3980 3342 0
rnode "a_3628_2192.n0" 0 139.449 4009 3342 0
rnode "a_3628_2192.t2" 0 59.0279 4038 2492 0
rnode "a_3628_2192.t0" 0 59.0279 3980 2492 0
rnode "a_3628_2192.n1" 0 136.068 4009 2492 0
rnode "a_3628_2192.n2" 0 1112.21 4000 2871 0
rnode "a_3628_2192.n3" 0 258.102 3657 2492 0
rnode "a_3628_2192.t3" 0 59.0279 3686 2492 0
resist "a_3628_2192.n3" "a_3628_2192.t1" 5.8
resist "a_3628_2192.t3" "a_3628_2192.n3" 5.8
resist "a_3628_2192.n1" "a_3628_2192.t0" 5.8
resist "a_3628_2192.n1" "a_3628_2192.t2" 5.8
resist "a_3628_2192.n0" "a_3628_2192.t4" 5.8
resist "a_3628_2192.n0" "a_3628_2192.t5" 5.8
resist "a_3628_2192.n2" "a_3628_2192.n1" 25.2902
resist "a_3628_2192.n2" "a_3628_2192.n0" 25.5402
resist "a_3628_2192.n3" "a_3628_2192.n2" 34.919
rnode "vernier_delay_line_0.saff_delay_unit_2/saff_2_0.sense_amplifier_0.out2.n0" 0 936.187 5964 3787 0
rnode "vernier_delay_line_0.saff_delay_unit_2/saff_2_0.sense_amplifier_0.out2" 0 886.58 7152 1682 0
rnode "vernier_delay_line_0.saff_delay_unit_2/saff_2_0.sense_amplifier_0.out2.t4" 0 87.5674 6573 1030 0
rnode "vernier_delay_line_0.saff_delay_unit_2/saff_2_0.sense_amplifier_0.out2.t9" 0 39.8905 6485 396 0
rnode "vernier_delay_line_0.saff_delay_unit_2/saff_2_0.sense_amplifier_0.out2.n1" 0 97.546 6573 642 0
rnode "vernier_delay_line_0.saff_delay_unit_2/saff_2_0.saff_bottom_latch_0.b1" 0 542.446 6280 1372 0
rnode "vernier_delay_line_0.saff_delay_unit_2/saff_2_0.sense_amplifier_0.out2.t1" 0 201.734 6350 3342 0
rnode "vernier_delay_line_0.saff_delay_unit_2/saff_2_0.sense_amplifier_0.out2.t0" 0 54.2618 6320 4268 0
rnode "vernier_delay_line_0.saff_delay_unit_2/saff_2_0.sense_amplifier_0.out2.t3" 0 54.2618 6262 4268 0
rnode "vernier_delay_line_0.saff_delay_unit_2/saff_2_0.sense_amplifier_0.out2.n2" 0 115.133 6291 4268 0
rnode "vernier_delay_line_0.saff_delay_unit_2/saff_2_0.sense_amplifier_0.out2.t7" 0 95.8879 5843 1030 0
rnode "vernier_delay_line_0.saff_delay_unit_2/saff_2_0.sense_amplifier_0.out2.t5" 0 41.2205 5843 396 0
rnode "vernier_delay_line_0.saff_delay_unit_2/saff_2_0.sense_amplifier_0.out2.n3" 0 116.123 5695 615 0
rnode "vernier_delay_line_0.saff_delay_unit_2/saff_2_0.saff_bottom_latch_0.b2" 0 1324.74 5606 1408 0
rnode "vernier_delay_line_0.saff_delay_unit_2/saff_2_0.sense_amplifier_0.out2.t10" 0 108.538 5807 4268 0
rnode "vernier_delay_line_0.saff_delay_unit_2/saff_2_0.sense_amplifier_0.out2.t6" 0 81.767 5807 3342 0
rnode "vernier_delay_line_0.saff_delay_unit_2/saff_2_0.sense_amplifier_0.out2.t8" 0 90.5964 5719 3342 0
rnode "vernier_delay_line_0.saff_delay_unit_2/saff_2_0.sense_amplifier_0.out2.n4" 0 106.694 5807 3016 0
rnode "vernier_delay_line_0.saff_delay_unit_2/saff_2_0.sense_amplifier_0.out2.t2" 0 201.734 6232 3342 0
rnode "vernier_delay_line_0.saff_delay_unit_2/saff_2_0.sense_amplifier_0.out2.n5" 0 398.296 6203 3764 0
rnode "vernier_delay_line_0.saff_delay_unit_2/saff_2_0.sense_amplifier_0.out2.n6" 0 365.04 6291 3810 0
rnode "vernier_delay_line_0.saff_delay_unit_2/saff_2_0.sense_amplifier_0.out2.n7" 0 753.756 6379 3764 0
resist "vernier_delay_line_0.saff_delay_unit_2/saff_2_0.sense_amplifier_0.out2.n6" "vernier_delay_line_0.saff_delay_unit_2/saff_2_0.sense_amplifier_0.out2.n5" 0.23913
resist "vernier_delay_line_0.saff_delay_unit_2/saff_2_0.sense_amplifier_0.out2.n7" "vernier_delay_line_0.saff_delay_unit_2/saff_2_0.sense_amplifier_0.out2.n6" 0.23913
resist "vernier_delay_line_0.saff_delay_unit_2/saff_2_0.sense_amplifier_0.out2.n5" "vernier_delay_line_0.saff_delay_unit_2/saff_2_0.sense_amplifier_0.out2.n0" 0.802618
resist "vernier_delay_line_0.saff_delay_unit_2/saff_2_0.sense_amplifier_0.out2" "vernier_delay_line_0.saff_delay_unit_2/saff_2_0.saff_bottom_latch_0.b1" 3.11685
resist "vernier_delay_line_0.saff_delay_unit_2/saff_2_0.sense_amplifier_0.out2.n2" "vernier_delay_line_0.saff_delay_unit_2/saff_2_0.sense_amplifier_0.out2.t3" 9.52167
resist "vernier_delay_line_0.saff_delay_unit_2/saff_2_0.sense_amplifier_0.out2.n2" "vernier_delay_line_0.saff_delay_unit_2/saff_2_0.sense_amplifier_0.out2.t0" 9.52167
resist "vernier_delay_line_0.saff_delay_unit_2/saff_2_0.sense_amplifier_0.out2" "vernier_delay_line_0.saff_delay_unit_2/saff_2_0.sense_amplifier_0.out2.n7" 10.5953
resist "vernier_delay_line_0.saff_delay_unit_2/saff_2_0.sense_amplifier_0.out2.n0" "vernier_delay_line_0.saff_delay_unit_2/saff_2_0.saff_bottom_latch_0.b2" 11.1801
resist "vernier_delay_line_0.saff_delay_unit_2/saff_2_0.sense_amplifier_0.out2.n5" "vernier_delay_line_0.saff_delay_unit_2/saff_2_0.sense_amplifier_0.out2.t2" 31.2342
resist "vernier_delay_line_0.saff_delay_unit_2/saff_2_0.sense_amplifier_0.out2.n7" "vernier_delay_line_0.saff_delay_unit_2/saff_2_0.sense_amplifier_0.out2.t1" 31.2342
resist "vernier_delay_line_0.saff_delay_unit_2/saff_2_0.sense_amplifier_0.out2.n6" "vernier_delay_line_0.saff_delay_unit_2/saff_2_0.sense_amplifier_0.out2.n2" 75.5321
resist "vernier_delay_line_0.saff_delay_unit_2/saff_2_0.saff_bottom_latch_0.b2" "vernier_delay_line_0.saff_delay_unit_2/saff_2_0.sense_amplifier_0.out2.n3" 168.077
resist "vernier_delay_line_0.saff_delay_unit_2/saff_2_0.saff_bottom_latch_0.b1" "vernier_delay_line_0.saff_delay_unit_2/saff_2_0.sense_amplifier_0.out2.n1" 208.537
resist "vernier_delay_line_0.saff_delay_unit_2/saff_2_0.sense_amplifier_0.out2.n0" "vernier_delay_line_0.saff_delay_unit_2/saff_2_0.sense_amplifier_0.out2.n4" 357.26
resist "vernier_delay_line_0.saff_delay_unit_2/saff_2_0.sense_amplifier_0.out2.n3" "vernier_delay_line_0.saff_delay_unit_2/saff_2_0.sense_amplifier_0.out2.t5" 427.875
resist "vernier_delay_line_0.saff_delay_unit_2/saff_2_0.sense_amplifier_0.out2.n1" "vernier_delay_line_0.saff_delay_unit_2/saff_2_0.sense_amplifier_0.out2.t9" 431.806
resist "vernier_delay_line_0.saff_delay_unit_2/saff_2_0.sense_amplifier_0.out2.n4" "vernier_delay_line_0.saff_delay_unit_2/saff_2_0.sense_amplifier_0.out2.t6" 523.773
resist "vernier_delay_line_0.saff_delay_unit_2/saff_2_0.sense_amplifier_0.out2.n1" "vernier_delay_line_0.saff_delay_unit_2/saff_2_0.sense_amplifier_0.out2.t4" 623.387
resist "vernier_delay_line_0.saff_delay_unit_2/saff_2_0.sense_amplifier_0.out2.n4" "vernier_delay_line_0.saff_delay_unit_2/saff_2_0.sense_amplifier_0.out2.t8" 665.16
resist "vernier_delay_line_0.saff_delay_unit_2/saff_2_0.sense_amplifier_0.out2.n3" "vernier_delay_line_0.saff_delay_unit_2/saff_2_0.sense_amplifier_0.out2.t7" 742.782
resist "vernier_delay_line_0.saff_delay_unit_2/saff_2_0.sense_amplifier_0.out2.n0" "vernier_delay_line_0.saff_delay_unit_2/saff_2_0.sense_amplifier_0.out2.t10" 879.48
rnode "vernier_delay_line_0.delay_unit_2_0.out_1.t2" 0 20.5324 19190 5590 0
rnode "vernier_delay_line_0.delay_unit_2_0.out_1.t1" 0 20.5324 19132 5590 0
rnode "vernier_delay_line_0.delay_unit_2_0.out_1.n0" 0 48.0922 19161 5590 0
rnode "vernier_delay_line_0.delay_unit_2_0.out_1.t3" 0 61.5973 19190 6120 0
rnode "vernier_delay_line_0.delay_unit_2_0.out_1.t5" 0 61.5973 19132 6120 0
rnode "vernier_delay_line_0.delay_unit_2_0.out_1.n1" 0 125.485 19161 6120 0
rnode "vernier_delay_line_0.delay_unit_2_0.out_1.n2" 0 522.094 19161 6120 0
rnode "vernier_delay_line_0.delay_unit_2_0.out_1.t0" 0 75.1571 19308 5590 0
rnode "vernier_delay_line_0.delay_unit_2_0.out_1.t4" 0 227.425 19308 6120 0
rnode "vernier_delay_line_0.delay_unit_2_0.out_1.n3" 0 554.66 19337 6120 0
rnode "vernier_delay_line_0.delay_unit_2_0.out_1.n4" 0 283.681 19336 6494 0
rnode "vernier_delay_line_0.delay_unit_2_0.out_1" 0 199.146 19984 6554 0
resist "vernier_delay_line_0.delay_unit_2_0.out_1" "vernier_delay_line_0.delay_unit_2_0.out_1.n4" 1.32031
resist "vernier_delay_line_0.delay_unit_2_0.out_1.n4" "vernier_delay_line_0.delay_unit_2_0.out_1.n3" 5.49185
resist "vernier_delay_line_0.delay_unit_2_0.out_1.n4" "vernier_delay_line_0.delay_unit_2_0.out_1.n2" 5.83169
resist "vernier_delay_line_0.delay_unit_2_0.out_1.n1" "vernier_delay_line_0.delay_unit_2_0.out_1.t5" 9.52167
resist "vernier_delay_line_0.delay_unit_2_0.out_1.n1" "vernier_delay_line_0.delay_unit_2_0.out_1.t3" 9.52167
resist "vernier_delay_line_0.delay_unit_2_0.out_1.n0" "vernier_delay_line_0.delay_unit_2_0.out_1.t1" 17.4
resist "vernier_delay_line_0.delay_unit_2_0.out_1.n0" "vernier_delay_line_0.delay_unit_2_0.out_1.t2" 17.4
resist "vernier_delay_line_0.delay_unit_2_0.out_1.n2" "vernier_delay_line_0.delay_unit_2_0.out_1.n0" 67.7569
resist "vernier_delay_line_0.delay_unit_2_0.out_1.n2" "vernier_delay_line_0.delay_unit_2_0.out_1.n1" 74.2875
resist "vernier_delay_line_0.delay_unit_2_0.out_1.n3" "vernier_delay_line_0.delay_unit_2_0.out_1.t4" 83.8092
resist "vernier_delay_line_0.delay_unit_2_0.out_1.n3" "vernier_delay_line_0.delay_unit_2_0.out_1.t0" 85.1569
rnode "term_2.t1" 0 0 6004 1030 0
rnode "term_2.t3" 0 0 5946 1030 0
rnode "term_2.n0" 0 0 5975 1030 0
rnode "term_2.t5" 0 0 6397 1030 0
rnode "term_2.t4" 0 0 6397 396 0
rnode "term_2.n1" 0 0 6379 557 0
rnode "term_2.n2" 0 0 5975 534 0
rnode "term_2.t2" 0 0 6004 396 0
rnode "term_2.t0" 0 0 5946 396 0
rnode "term_2.n3" 0 0 5975 396 0
rnode "term_2.n4" 0 0 5975 396 0
rnode "term_2" 0 0 5952 162 0
resist "term_2.n4" "term_2.n2" 0.375
resist "term_2" "term_2.n4" 5.08696
resist "term_2.n0" "term_2.t3" 9.52167
resist "term_2.n0" "term_2.t1" 9.52167
resist "term_2.n3" "term_2.t0" 17.4
resist "term_2.n3" "term_2.t2" 17.4
resist "term_2.n4" "term_2.n3" 66.3167
resist "term_2.n2" "term_2.n0" 75.5103
resist "term_2.n2" "term_2.n1" 162.398
resist "term_2.n1" "term_2.t4" 233.259
resist "term_2.n1" "term_2.t5" 734.539
rnode "vernier_delay_line_0.saff_delay_unit_2/saff_2_0.sense_amplifier_0.out1.n0" 0 1061.4 5763 3736 0
rnode "vernier_delay_line_0.saff_delay_unit_2/saff_2_0.saff_bottom_latch_0.a2" 0 1085.11 6856 1400 0
rnode "vernier_delay_line_0.saff_delay_unit_2/saff_2_0.sense_amplifier_0.out1" 0 944.32 5278 1682 0
rnode "vernier_delay_line_0.saff_delay_unit_2/saff_2_0.sense_amplifier_0.out1.t9" 0 96.1691 6661 1030 0
rnode "vernier_delay_line_0.saff_delay_unit_2/saff_2_0.sense_amplifier_0.out1.t7" 0 41.3414 6661 396 0
rnode "vernier_delay_line_0.saff_delay_unit_2/saff_2_0.sense_amplifier_0.out1.n1" 0 116.331 6809 615 0
rnode "vernier_delay_line_0.saff_delay_unit_2/saff_2_0.sense_amplifier_0.out1.t3" 0 54.4209 5792 4268 0
rnode "vernier_delay_line_0.saff_delay_unit_2/saff_2_0.sense_amplifier_0.out1.t2" 0 54.4209 5734 4268 0
rnode "vernier_delay_line_0.saff_delay_unit_2/saff_2_0.sense_amplifier_0.out1.n2" 0 114.315 5763 4268 0
rnode "vernier_delay_line_0.saff_delay_unit_2/saff_2_0.sense_amplifier_0.out1.t1" 0 202.807 5822 3342 0
rnode "vernier_delay_line_0.saff_delay_unit_2/saff_2_0.sense_amplifier_0.out1.t10" 0 87.8241 5931 1030 0
rnode "vernier_delay_line_0.saff_delay_unit_2/saff_2_0.sense_amplifier_0.out1.t4" 0 40.0075 6019 396 0
rnode "vernier_delay_line_0.saff_delay_unit_2/saff_2_0.sense_amplifier_0.out1.n3" 0 97.7166 5931 642 0
rnode "vernier_delay_line_0.saff_delay_unit_2/saff_2_0.saff_bottom_latch_0.a1" 0 546.651 6178 1372 0
rnode "vernier_delay_line_0.saff_delay_unit_2/saff_2_0.sense_amplifier_0.out1.t0" 0 200.111 5704 3342 0
rnode "vernier_delay_line_0.saff_delay_unit_2/saff_2_0.sense_amplifier_0.out1.n4" 0 382.243 5786 3908 0
rnode "vernier_delay_line_0.saff_delay_unit_2/saff_2_0.sense_amplifier_0.out1.t6" 0 107.599 6247 4268 0
rnode "vernier_delay_line_0.saff_delay_unit_2/saff_2_0.sense_amplifier_0.out1.n5" 0 139.678 6113 3897 0
rnode "vernier_delay_line_0.saff_delay_unit_2/saff_2_0.sense_amplifier_0.out1.t5" 0 82.0067 6247 3342 0
rnode "vernier_delay_line_0.saff_delay_unit_2/saff_2_0.sense_amplifier_0.out1.t8" 0 90.862 6335 3342 0
rnode "vernier_delay_line_0.saff_delay_unit_2/saff_2_0.sense_amplifier_0.out1.n6" 0 108.213 6247 3016 0
rnode "vernier_delay_line_0.saff_delay_unit_2/saff_2_0.sense_amplifier_0.out1.n7" 0 1246.45 6146 3896 0
resist "vernier_delay_line_0.saff_delay_unit_2/saff_2_0.sense_amplifier_0.out1.n4" "vernier_delay_line_0.saff_delay_unit_2/saff_2_0.sense_amplifier_0.out1.n0" 0.706522
resist "vernier_delay_line_0.saff_delay_unit_2/saff_2_0.sense_amplifier_0.out1.n5" "vernier_delay_line_0.saff_delay_unit_2/saff_2_0.sense_amplifier_0.out1.n4" 0.897727
resist "vernier_delay_line_0.saff_delay_unit_2/saff_2_0.sense_amplifier_0.out1" "vernier_delay_line_0.saff_delay_unit_2/saff_2_0.saff_bottom_latch_0.a1" 3.13315
resist "vernier_delay_line_0.saff_delay_unit_2/saff_2_0.sense_amplifier_0.out1.n7" "vernier_delay_line_0.saff_delay_unit_2/saff_2_0.sense_amplifier_0.out1.n5" 4.50189
resist "vernier_delay_line_0.saff_delay_unit_2/saff_2_0.saff_bottom_latch_0.a2" "vernier_delay_line_0.saff_delay_unit_2/saff_2_0.sense_amplifier_0.out1.n7" 8.00421
resist "vernier_delay_line_0.saff_delay_unit_2/saff_2_0.sense_amplifier_0.out1.n0" "vernier_delay_line_0.saff_delay_unit_2/saff_2_0.sense_amplifier_0.out1" 9.08184
resist "vernier_delay_line_0.saff_delay_unit_2/saff_2_0.sense_amplifier_0.out1.n2" "vernier_delay_line_0.saff_delay_unit_2/saff_2_0.sense_amplifier_0.out1.t2" 9.52167
resist "vernier_delay_line_0.saff_delay_unit_2/saff_2_0.sense_amplifier_0.out1.n2" "vernier_delay_line_0.saff_delay_unit_2/saff_2_0.sense_amplifier_0.out1.t3" 9.52167
resist "vernier_delay_line_0.saff_delay_unit_2/saff_2_0.sense_amplifier_0.out1.n0" "vernier_delay_line_0.saff_delay_unit_2/saff_2_0.sense_amplifier_0.out1.t0" 31.0332
resist "vernier_delay_line_0.saff_delay_unit_2/saff_2_0.sense_amplifier_0.out1.n0" "vernier_delay_line_0.saff_delay_unit_2/saff_2_0.sense_amplifier_0.out1.t1" 31.2723
resist "vernier_delay_line_0.saff_delay_unit_2/saff_2_0.sense_amplifier_0.out1.n4" "vernier_delay_line_0.saff_delay_unit_2/saff_2_0.sense_amplifier_0.out1.n2" 75.2658
resist "vernier_delay_line_0.saff_delay_unit_2/saff_2_0.saff_bottom_latch_0.a2" "vernier_delay_line_0.saff_delay_unit_2/saff_2_0.sense_amplifier_0.out1.n1" 168.007
resist "vernier_delay_line_0.saff_delay_unit_2/saff_2_0.saff_bottom_latch_0.a1" "vernier_delay_line_0.saff_delay_unit_2/saff_2_0.sense_amplifier_0.out1.n3" 208.5
resist "vernier_delay_line_0.saff_delay_unit_2/saff_2_0.sense_amplifier_0.out1.n7" "vernier_delay_line_0.saff_delay_unit_2/saff_2_0.sense_amplifier_0.out1.n6" 364.732
resist "vernier_delay_line_0.saff_delay_unit_2/saff_2_0.sense_amplifier_0.out1.n1" "vernier_delay_line_0.saff_delay_unit_2/saff_2_0.sense_amplifier_0.out1.t7" 427.875
resist "vernier_delay_line_0.saff_delay_unit_2/saff_2_0.sense_amplifier_0.out1.n3" "vernier_delay_line_0.saff_delay_unit_2/saff_2_0.sense_amplifier_0.out1.t4" 431.806
resist "vernier_delay_line_0.saff_delay_unit_2/saff_2_0.sense_amplifier_0.out1.n6" "vernier_delay_line_0.saff_delay_unit_2/saff_2_0.sense_amplifier_0.out1.t5" 523.773
resist "vernier_delay_line_0.saff_delay_unit_2/saff_2_0.sense_amplifier_0.out1.n3" "vernier_delay_line_0.saff_delay_unit_2/saff_2_0.sense_amplifier_0.out1.t10" 623.387
resist "vernier_delay_line_0.saff_delay_unit_2/saff_2_0.sense_amplifier_0.out1.n6" "vernier_delay_line_0.saff_delay_unit_2/saff_2_0.sense_amplifier_0.out1.t8" 665.16
resist "vernier_delay_line_0.saff_delay_unit_2/saff_2_0.sense_amplifier_0.out1.n1" "vernier_delay_line_0.saff_delay_unit_2/saff_2_0.sense_amplifier_0.out1.t9" 742.782
resist "vernier_delay_line_0.saff_delay_unit_2/saff_2_0.sense_amplifier_0.out1.n5" "vernier_delay_line_0.saff_delay_unit_2/saff_2_0.sense_amplifier_0.out1.t6" 890.727
killnode "diff_gen_0.delay_unit_2_4.in_2"
rnode "diff_gen_0.delay_unit_2_4.in_2.t10" 0 66.6643 -3731 6120 0
rnode "diff_gen_0.delay_unit_2_4.in_2.t13" 0 21.2662 -3731 5590 0
rnode "diff_gen_0.delay_unit_2_4.in_2.n0" 0 46.7555 -3731 5784 0
rnode "diff_gen_0.delay_unit_2_4.in_2.t15" 0 66.6643 -3819 6120 0
rnode "diff_gen_0.delay_unit_2_4.in_2.t9" 0 21.2662 -3819 5590 0
rnode "diff_gen_0.delay_unit_2_4.in_2.n1" 0 46.4538 -3819 5784 0
rnode "diff_gen_0.delay_unit_2_4.in_2.n2" 0 14.9816 -3776 5754 0
rnode "diff_gen_0.delay_unit_2_4.in_2.t12" 0 66.6643 -3907 6120 0
rnode "diff_gen_0.delay_unit_2_4.in_2.t14" 0 21.2662 -3907 5590 0
rnode "diff_gen_0.delay_unit_2_4.in_2.n3" 0 46.7555 -3907 5784 0
rnode "diff_gen_0.delay_unit_2_4.in_2.t8" 0 66.6643 -3995 6120 0
rnode "diff_gen_0.delay_unit_2_4.in_2.t11" 0 21.2662 -3995 5590 0
rnode "diff_gen_0.delay_unit_2_4.in_2.n4" 0 46.4538 -3995 5784 0
rnode "diff_gen_0.delay_unit_2_4.in_2.n5" 0 14.8209 -3952 5754 0
rnode "diff_gen_0.delay_unit_2_4.in_2.n6" 0 228.91 -3952 5754 0
rnode "diff_gen_0.delay_unit_2_4.in_2.t7" 0 165.681 -3454 6120 0
rnode "diff_gen_0.delay_unit_2_4.in_2.t6" 0 51.2026 -3454 5590 0
rnode "diff_gen_0.delay_unit_2_4.in_2.n7" 0 452.839 -3483 5590 0
rnode "diff_gen_0.delay_unit_2_4.in_2.n8" 0 285.821 -4224 5448 0
rnode "diff_gen_0.delay_unit_2_4.in_2.t3" 0 43.739 -4558 6120 0
rnode "diff_gen_0.delay_unit_2_4.in_2.t4" 0 43.739 -4616 6120 0
rnode "diff_gen_0.delay_unit_2_4.in_2.n9" 0 93.535 -4587 6120 0
rnode "diff_gen_0.delay_unit_2_4.in_2.t2" 0 14.5797 -4558 5590 0
rnode "diff_gen_0.delay_unit_2_4.in_2.t0" 0 14.5797 -4616 5590 0
rnode "diff_gen_0.delay_unit_2_4.in_2.n10" 0 31.6523 -4587 5590 0
rnode "diff_gen_0.delay_unit_2_4.in_2.n11" 0 376.142 -4587 5590 0
rnode "diff_gen_0.delay_unit_2_4.in_2.t5" 0 165.681 -4440 6120 0
rnode "diff_gen_0.delay_unit_2_4.in_2.t1" 0 51.2026 -4440 5590 0
rnode "diff_gen_0.delay_unit_2_4.in_2.n12" 0 398.173 -4411 5590 0
rnode "diff_gen_0.delay_unit_2_4.in_2.n13" 0 85.9444 -4402 5416 0
rnode "diff_gen_0.delay_unit_2_3.out_2" 0 28.6365 -4320 5384 0
resist "diff_gen_0.delay_unit_2_3.out_2" "diff_gen_0.delay_unit_2_4.in_2.n13" 0.160156
resist "diff_gen_0.delay_unit_2_3.out_2" "diff_gen_0.delay_unit_2_4.in_2.n8" 0.1875
resist "diff_gen_0.delay_unit_2_4.in_2.n8" "diff_gen_0.delay_unit_2_4.in_2.n6" 1.06641
resist "diff_gen_0.delay_unit_2_4.in_2.n13" "diff_gen_0.delay_unit_2_4.in_2.n12" 4.94837
resist "diff_gen_0.delay_unit_2_4.in_2.n13" "diff_gen_0.delay_unit_2_4.in_2.n11" 5.30774
resist "diff_gen_0.delay_unit_2_4.in_2.n8" "diff_gen_0.delay_unit_2_4.in_2.n7" 6.45771
resist "diff_gen_0.delay_unit_2_4.in_2.n9" "diff_gen_0.delay_unit_2_4.in_2.t4" 9.52167
resist "diff_gen_0.delay_unit_2_4.in_2.n9" "diff_gen_0.delay_unit_2_4.in_2.t3" 9.52167
resist "diff_gen_0.delay_unit_2_4.in_2.n10" "diff_gen_0.delay_unit_2_4.in_2.t0" 17.4
resist "diff_gen_0.delay_unit_2_4.in_2.n10" "diff_gen_0.delay_unit_2_4.in_2.t2" 17.4
resist "diff_gen_0.delay_unit_2_4.in_2.n2" "diff_gen_0.delay_unit_2_4.in_2.n1" 34.5433
resist "diff_gen_0.delay_unit_2_4.in_2.n5" "diff_gen_0.delay_unit_2_4.in_2.n4" 34.5433
resist "diff_gen_0.delay_unit_2_4.in_2.n2" "diff_gen_0.delay_unit_2_4.in_2.n0" 36.15
resist "diff_gen_0.delay_unit_2_4.in_2.n5" "diff_gen_0.delay_unit_2_4.in_2.n3" 36.15
resist "diff_gen_0.delay_unit_2_4.in_2.n11" "diff_gen_0.delay_unit_2_4.in_2.n10" 66.3167
resist "diff_gen_0.delay_unit_2_4.in_2.n11" "diff_gen_0.delay_unit_2_4.in_2.n9" 75.7277
resist "diff_gen_0.delay_unit_2_4.in_2.n7" "diff_gen_0.delay_unit_2_4.in_2.t6" 83.7167
resist "diff_gen_0.delay_unit_2_4.in_2.n12" "diff_gen_0.delay_unit_2_4.in_2.t1" 83.7167
resist "diff_gen_0.delay_unit_2_4.in_2.n12" "diff_gen_0.delay_unit_2_4.in_2.t5" 85.2494
resist "diff_gen_0.delay_unit_2_4.in_2.n7" "diff_gen_0.delay_unit_2_4.in_2.t7" 85.2494
resist "diff_gen_0.delay_unit_2_4.in_2.n6" "diff_gen_0.delay_unit_2_4.in_2.n5" 165.8
resist "diff_gen_0.delay_unit_2_4.in_2.n6" "diff_gen_0.delay_unit_2_4.in_2.n2" 166.144
resist "diff_gen_0.delay_unit_2_4.in_2.n1" "diff_gen_0.delay_unit_2_4.in_2.t9" 215.293
resist "diff_gen_0.delay_unit_2_4.in_2.n0" "diff_gen_0.delay_unit_2_4.in_2.t13" 215.293
resist "diff_gen_0.delay_unit_2_4.in_2.n4" "diff_gen_0.delay_unit_2_4.in_2.t11" 215.293
resist "diff_gen_0.delay_unit_2_4.in_2.n3" "diff_gen_0.delay_unit_2_4.in_2.t14" 215.293
resist "diff_gen_0.delay_unit_2_4.in_2.n1" "diff_gen_0.delay_unit_2_4.in_2.t15" 539.84
resist "diff_gen_0.delay_unit_2_4.in_2.n0" "diff_gen_0.delay_unit_2_4.in_2.t10" 539.84
resist "diff_gen_0.delay_unit_2_4.in_2.n4" "diff_gen_0.delay_unit_2_4.in_2.t8" 539.84
resist "diff_gen_0.delay_unit_2_4.in_2.n3" "diff_gen_0.delay_unit_2_4.in_2.t12" 539.84
rnode "vernier_delay_line_0.saff_delay_unit_1/saff_2_0.saff_bottom_latch_0.a2" 0 1085.11 4574 1400 0
rnode "vernier_delay_line_0.saff_delay_unit_1/saff_2_0.sense_amplifier_0.out1" 0 944.32 2996 1682 0
rnode "vernier_delay_line_0.saff_delay_unit_1/saff_2_0.sense_amplifier_0.out1.t6" 0 96.1691 4379 1030 0
rnode "vernier_delay_line_0.saff_delay_unit_1/saff_2_0.sense_amplifier_0.out1.t5" 0 41.3414 4379 396 0
rnode "vernier_delay_line_0.saff_delay_unit_1/saff_2_0.sense_amplifier_0.out1.n0" 0 116.331 4527 615 0
rnode "vernier_delay_line_0.saff_delay_unit_1/saff_2_0.sense_amplifier_0.out1.t2" 0 54.4209 3510 4268 0
rnode "vernier_delay_line_0.saff_delay_unit_1/saff_2_0.sense_amplifier_0.out1.t3" 0 54.4209 3452 4268 0
rnode "vernier_delay_line_0.saff_delay_unit_1/saff_2_0.sense_amplifier_0.out1.n1" 0 114.315 3481 4268 0
rnode "vernier_delay_line_0.saff_delay_unit_1/saff_2_0.sense_amplifier_0.out1.t0" 0 202.807 3540 3342 0
rnode "vernier_delay_line_0.saff_delay_unit_1/saff_2_0.sense_amplifier_0.out1.t8" 0 87.8241 3649 1030 0
rnode "vernier_delay_line_0.saff_delay_unit_1/saff_2_0.sense_amplifier_0.out1.t10" 0 40.0075 3737 396 0
rnode "vernier_delay_line_0.saff_delay_unit_1/saff_2_0.sense_amplifier_0.out1.n2" 0 97.7166 3649 642 0
rnode "vernier_delay_line_0.saff_delay_unit_1/saff_2_0.saff_bottom_latch_0.a1" 0 546.651 3896 1372 0
rnode "vernier_delay_line_0.saff_delay_unit_1/saff_2_0.sense_amplifier_0.out1.t1" 0 200.111 3422 3342 0
rnode "vernier_delay_line_0.saff_delay_unit_1/saff_2_0.sense_amplifier_0.out1.n3" 0 661.409 3393 3690 0
rnode "vernier_delay_line_0.saff_delay_unit_1/saff_2_0.sense_amplifier_0.out1.n4" 0 399.989 3481 3736 0
rnode "vernier_delay_line_0.saff_delay_unit_1/saff_2_0.sense_amplifier_0.out1.n5" 0 382.243 3504 3908 0
rnode "vernier_delay_line_0.saff_delay_unit_1/saff_2_0.sense_amplifier_0.out1.t4" 0 107.599 3965 4268 0
rnode "vernier_delay_line_0.saff_delay_unit_1/saff_2_0.sense_amplifier_0.out1.n6" 0 139.678 3831 3897 0
rnode "vernier_delay_line_0.saff_delay_unit_1/saff_2_0.sense_amplifier_0.out1.t9" 0 82.0067 3965 3342 0
rnode "vernier_delay_line_0.saff_delay_unit_1/saff_2_0.sense_amplifier_0.out1.t7" 0 90.862 4053 3342 0
rnode "vernier_delay_line_0.saff_delay_unit_1/saff_2_0.sense_amplifier_0.out1.n7" 0 108.213 3965 3016 0
rnode "vernier_delay_line_0.saff_delay_unit_1/saff_2_0.sense_amplifier_0.out1.n8" 0 1246.45 3864 3896 0
resist "vernier_delay_line_0.saff_delay_unit_1/saff_2_0.sense_amplifier_0.out1.n4" "vernier_delay_line_0.saff_delay_unit_1/saff_2_0.sense_amplifier_0.out1.n3" 0.23913
resist "vernier_delay_line_0.saff_delay_unit_1/saff_2_0.sense_amplifier_0.out1.n5" "vernier_delay_line_0.saff_delay_unit_1/saff_2_0.sense_amplifier_0.out1.n4" 0.467391
resist "vernier_delay_line_0.saff_delay_unit_1/saff_2_0.sense_amplifier_0.out1.n6" "vernier_delay_line_0.saff_delay_unit_1/saff_2_0.sense_amplifier_0.out1.n5" 0.897727
resist "vernier_delay_line_0.saff_delay_unit_1/saff_2_0.sense_amplifier_0.out1" "vernier_delay_line_0.saff_delay_unit_1/saff_2_0.saff_bottom_latch_0.a1" 3.13315
resist "vernier_delay_line_0.saff_delay_unit_1/saff_2_0.sense_amplifier_0.out1.n8" "vernier_delay_line_0.saff_delay_unit_1/saff_2_0.sense_amplifier_0.out1.n6" 4.50189
resist "vernier_delay_line_0.saff_delay_unit_1/saff_2_0.saff_bottom_latch_0.a2" "vernier_delay_line_0.saff_delay_unit_1/saff_2_0.sense_amplifier_0.out1.n8" 8.00421
resist "vernier_delay_line_0.saff_delay_unit_1/saff_2_0.sense_amplifier_0.out1.n3" "vernier_delay_line_0.saff_delay_unit_1/saff_2_0.sense_amplifier_0.out1" 9.08184
resist "vernier_delay_line_0.saff_delay_unit_1/saff_2_0.sense_amplifier_0.out1.n1" "vernier_delay_line_0.saff_delay_unit_1/saff_2_0.sense_amplifier_0.out1.t3" 9.52167
resist "vernier_delay_line_0.saff_delay_unit_1/saff_2_0.sense_amplifier_0.out1.n1" "vernier_delay_line_0.saff_delay_unit_1/saff_2_0.sense_amplifier_0.out1.t2" 9.52167
resist "vernier_delay_line_0.saff_delay_unit_1/saff_2_0.sense_amplifier_0.out1.n3" "vernier_delay_line_0.saff_delay_unit_1/saff_2_0.sense_amplifier_0.out1.t1" 31.0332
resist "vernier_delay_line_0.saff_delay_unit_1/saff_2_0.sense_amplifier_0.out1.n4" "vernier_delay_line_0.saff_delay_unit_1/saff_2_0.sense_amplifier_0.out1.t0" 31.2723
resist "vernier_delay_line_0.saff_delay_unit_1/saff_2_0.sense_amplifier_0.out1.n5" "vernier_delay_line_0.saff_delay_unit_1/saff_2_0.sense_amplifier_0.out1.n1" 75.2658
resist "vernier_delay_line_0.saff_delay_unit_1/saff_2_0.saff_bottom_latch_0.a2" "vernier_delay_line_0.saff_delay_unit_1/saff_2_0.sense_amplifier_0.out1.n0" 168.007
resist "vernier_delay_line_0.saff_delay_unit_1/saff_2_0.saff_bottom_latch_0.a1" "vernier_delay_line_0.saff_delay_unit_1/saff_2_0.sense_amplifier_0.out1.n2" 208.5
resist "vernier_delay_line_0.saff_delay_unit_1/saff_2_0.sense_amplifier_0.out1.n8" "vernier_delay_line_0.saff_delay_unit_1/saff_2_0.sense_amplifier_0.out1.n7" 364.732
resist "vernier_delay_line_0.saff_delay_unit_1/saff_2_0.sense_amplifier_0.out1.n0" "vernier_delay_line_0.saff_delay_unit_1/saff_2_0.sense_amplifier_0.out1.t5" 427.875
resist "vernier_delay_line_0.saff_delay_unit_1/saff_2_0.sense_amplifier_0.out1.n2" "vernier_delay_line_0.saff_delay_unit_1/saff_2_0.sense_amplifier_0.out1.t10" 431.806
resist "vernier_delay_line_0.saff_delay_unit_1/saff_2_0.sense_amplifier_0.out1.n7" "vernier_delay_line_0.saff_delay_unit_1/saff_2_0.sense_amplifier_0.out1.t9" 523.773
resist "vernier_delay_line_0.saff_delay_unit_1/saff_2_0.sense_amplifier_0.out1.n2" "vernier_delay_line_0.saff_delay_unit_1/saff_2_0.sense_amplifier_0.out1.t8" 623.387
resist "vernier_delay_line_0.saff_delay_unit_1/saff_2_0.sense_amplifier_0.out1.n7" "vernier_delay_line_0.saff_delay_unit_1/saff_2_0.sense_amplifier_0.out1.t7" 665.16
resist "vernier_delay_line_0.saff_delay_unit_1/saff_2_0.sense_amplifier_0.out1.n0" "vernier_delay_line_0.saff_delay_unit_1/saff_2_0.sense_amplifier_0.out1.t6" 742.782
resist "vernier_delay_line_0.saff_delay_unit_1/saff_2_0.sense_amplifier_0.out1.n6" "vernier_delay_line_0.saff_delay_unit_1/saff_2_0.sense_amplifier_0.out1.t4" 890.727
killnode "a_12756_2192#"
rnode "a_12756_2192.t1" 0 59.0279 12756 2492 0
rnode "a_12756_2192.t4" 0 59.0279 13166 3342 0
rnode "a_12756_2192.t5" 0 59.0279 13108 3342 0
rnode "a_12756_2192.n0" 0 139.449 13137 3342 0
rnode "a_12756_2192.t0" 0 59.0279 13166 2492 0
rnode "a_12756_2192.t2" 0 59.0279 13108 2492 0
rnode "a_12756_2192.n1" 0 136.068 13137 2492 0
rnode "a_12756_2192.n2" 0 1112.21 13128 2871 0
rnode "a_12756_2192.n3" 0 258.102 12785 2492 0
rnode "a_12756_2192.t3" 0 59.0279 12814 2492 0
resist "a_12756_2192.n3" "a_12756_2192.t1" 5.8
resist "a_12756_2192.t3" "a_12756_2192.n3" 5.8
resist "a_12756_2192.n1" "a_12756_2192.t2" 5.8
resist "a_12756_2192.n1" "a_12756_2192.t0" 5.8
resist "a_12756_2192.n0" "a_12756_2192.t5" 5.8
resist "a_12756_2192.n0" "a_12756_2192.t4" 5.8
resist "a_12756_2192.n2" "a_12756_2192.n1" 25.2902
resist "a_12756_2192.n2" "a_12756_2192.n0" 25.5402
resist "a_12756_2192.n3" "a_12756_2192.n2" 34.919
killnode "a_8192_2192#"
rnode "a_8192_2192.t2" 0 59.0279 8544 2492 0
rnode "a_8192_2192.t1" 0 59.0279 8602 3342 0
rnode "a_8192_2192.t0" 0 59.0279 8544 3342 0
rnode "a_8192_2192.n0" 0 139.449 8573 3342 0
rnode "a_8192_2192.t5" 0 59.0279 8250 2492 0
rnode "a_8192_2192.t3" 0 59.0279 8192 2492 0
rnode "a_8192_2192.n1" 0 258.102 8221 2492 0
rnode "a_8192_2192.n2" 0 1112.21 8564 2871 0
rnode "a_8192_2192.n3" 0 136.068 8573 2492 0
rnode "a_8192_2192.t4" 0 59.0279 8602 2492 0
resist "a_8192_2192.n3" "a_8192_2192.t2" 5.8
resist "a_8192_2192.t4" "a_8192_2192.n3" 5.8
resist "a_8192_2192.n0" "a_8192_2192.t0" 5.8
resist "a_8192_2192.n0" "a_8192_2192.t1" 5.8
resist "a_8192_2192.n1" "a_8192_2192.t3" 5.8
resist "a_8192_2192.n1" "a_8192_2192.t5" 5.8
resist "a_8192_2192.n3" "a_8192_2192.n2" 25.2902
resist "a_8192_2192.n2" "a_8192_2192.n0" 25.5402
resist "a_8192_2192.n2" "a_8192_2192.n1" 34.919
rnode "vernier_delay_line_0.saff_delay_unit_0/saff_2_0.saff_bottom_latch_0.a2" 0 1085.11 2292 1400 0
rnode "vernier_delay_line_0.saff_delay_unit_0/saff_2_0.sense_amplifier_0.out1" 0 944.32 714 1682 0
rnode "vernier_delay_line_0.saff_delay_unit_0/saff_2_0.sense_amplifier_0.out1.t8" 0 96.1691 2097 1030 0
rnode "vernier_delay_line_0.saff_delay_unit_0/saff_2_0.sense_amplifier_0.out1.t7" 0 41.3414 2097 396 0
rnode "vernier_delay_line_0.saff_delay_unit_0/saff_2_0.sense_amplifier_0.out1.n0" 0 116.331 2245 615 0
rnode "vernier_delay_line_0.saff_delay_unit_0/saff_2_0.sense_amplifier_0.out1.t0" 0 54.4209 1228 4268 0
rnode "vernier_delay_line_0.saff_delay_unit_0/saff_2_0.sense_amplifier_0.out1.t3" 0 54.4209 1170 4268 0
rnode "vernier_delay_line_0.saff_delay_unit_0/saff_2_0.sense_amplifier_0.out1.n1" 0 114.315 1199 4268 0
rnode "vernier_delay_line_0.saff_delay_unit_0/saff_2_0.sense_amplifier_0.out1.t1" 0 202.807 1258 3342 0
rnode "vernier_delay_line_0.saff_delay_unit_0/saff_2_0.sense_amplifier_0.out1.t10" 0 87.8241 1367 1030 0
rnode "vernier_delay_line_0.saff_delay_unit_0/saff_2_0.sense_amplifier_0.out1.t5" 0 40.0075 1455 396 0
rnode "vernier_delay_line_0.saff_delay_unit_0/saff_2_0.sense_amplifier_0.out1.n2" 0 97.7166 1367 642 0
rnode "vernier_delay_line_0.saff_delay_unit_0/saff_2_0.saff_bottom_latch_0.a1" 0 546.651 1614 1372 0
rnode "vernier_delay_line_0.saff_delay_unit_0/saff_2_0.sense_amplifier_0.out1.t2" 0 200.111 1140 3342 0
rnode "vernier_delay_line_0.saff_delay_unit_0/saff_2_0.sense_amplifier_0.out1.n3" 0 661.409 1111 3690 0
rnode "vernier_delay_line_0.saff_delay_unit_0/saff_2_0.sense_amplifier_0.out1.n4" 0 399.989 1199 3736 0
rnode "vernier_delay_line_0.saff_delay_unit_0/saff_2_0.sense_amplifier_0.out1.n5" 0 382.243 1222 3908 0
rnode "vernier_delay_line_0.saff_delay_unit_0/saff_2_0.sense_amplifier_0.out1.t6" 0 107.599 1683 4268 0
rnode "vernier_delay_line_0.saff_delay_unit_0/saff_2_0.sense_amplifier_0.out1.n6" 0 139.678 1549 3897 0
rnode "vernier_delay_line_0.saff_delay_unit_0/saff_2_0.sense_amplifier_0.out1.t4" 0 82.0067 1683 3342 0
rnode "vernier_delay_line_0.saff_delay_unit_0/saff_2_0.sense_amplifier_0.out1.t9" 0 90.862 1771 3342 0
rnode "vernier_delay_line_0.saff_delay_unit_0/saff_2_0.sense_amplifier_0.out1.n7" 0 108.213 1683 3016 0
rnode "vernier_delay_line_0.saff_delay_unit_0/saff_2_0.sense_amplifier_0.out1.n8" 0 1246.45 1582 3896 0
resist "vernier_delay_line_0.saff_delay_unit_0/saff_2_0.sense_amplifier_0.out1.n4" "vernier_delay_line_0.saff_delay_unit_0/saff_2_0.sense_amplifier_0.out1.n3" 0.23913
resist "vernier_delay_line_0.saff_delay_unit_0/saff_2_0.sense_amplifier_0.out1.n5" "vernier_delay_line_0.saff_delay_unit_0/saff_2_0.sense_amplifier_0.out1.n4" 0.467391
resist "vernier_delay_line_0.saff_delay_unit_0/saff_2_0.sense_amplifier_0.out1.n6" "vernier_delay_line_0.saff_delay_unit_0/saff_2_0.sense_amplifier_0.out1.n5" 0.897727
resist "vernier_delay_line_0.saff_delay_unit_0/saff_2_0.sense_amplifier_0.out1" "vernier_delay_line_0.saff_delay_unit_0/saff_2_0.saff_bottom_latch_0.a1" 3.13315
resist "vernier_delay_line_0.saff_delay_unit_0/saff_2_0.sense_amplifier_0.out1.n8" "vernier_delay_line_0.saff_delay_unit_0/saff_2_0.sense_amplifier_0.out1.n6" 4.50189
resist "vernier_delay_line_0.saff_delay_unit_0/saff_2_0.saff_bottom_latch_0.a2" "vernier_delay_line_0.saff_delay_unit_0/saff_2_0.sense_amplifier_0.out1.n8" 8.00421
resist "vernier_delay_line_0.saff_delay_unit_0/saff_2_0.sense_amplifier_0.out1.n3" "vernier_delay_line_0.saff_delay_unit_0/saff_2_0.sense_amplifier_0.out1" 9.08184
resist "vernier_delay_line_0.saff_delay_unit_0/saff_2_0.sense_amplifier_0.out1.n1" "vernier_delay_line_0.saff_delay_unit_0/saff_2_0.sense_amplifier_0.out1.t3" 9.52167
resist "vernier_delay_line_0.saff_delay_unit_0/saff_2_0.sense_amplifier_0.out1.n1" "vernier_delay_line_0.saff_delay_unit_0/saff_2_0.sense_amplifier_0.out1.t0" 9.52167
resist "vernier_delay_line_0.saff_delay_unit_0/saff_2_0.sense_amplifier_0.out1.n3" "vernier_delay_line_0.saff_delay_unit_0/saff_2_0.sense_amplifier_0.out1.t2" 31.0332
resist "vernier_delay_line_0.saff_delay_unit_0/saff_2_0.sense_amplifier_0.out1.n4" "vernier_delay_line_0.saff_delay_unit_0/saff_2_0.sense_amplifier_0.out1.t1" 31.2723
resist "vernier_delay_line_0.saff_delay_unit_0/saff_2_0.sense_amplifier_0.out1.n5" "vernier_delay_line_0.saff_delay_unit_0/saff_2_0.sense_amplifier_0.out1.n1" 75.2658
resist "vernier_delay_line_0.saff_delay_unit_0/saff_2_0.saff_bottom_latch_0.a2" "vernier_delay_line_0.saff_delay_unit_0/saff_2_0.sense_amplifier_0.out1.n0" 168.007
resist "vernier_delay_line_0.saff_delay_unit_0/saff_2_0.saff_bottom_latch_0.a1" "vernier_delay_line_0.saff_delay_unit_0/saff_2_0.sense_amplifier_0.out1.n2" 208.5
resist "vernier_delay_line_0.saff_delay_unit_0/saff_2_0.sense_amplifier_0.out1.n8" "vernier_delay_line_0.saff_delay_unit_0/saff_2_0.sense_amplifier_0.out1.n7" 364.732
resist "vernier_delay_line_0.saff_delay_unit_0/saff_2_0.sense_amplifier_0.out1.n0" "vernier_delay_line_0.saff_delay_unit_0/saff_2_0.sense_amplifier_0.out1.t7" 427.875
resist "vernier_delay_line_0.saff_delay_unit_0/saff_2_0.sense_amplifier_0.out1.n2" "vernier_delay_line_0.saff_delay_unit_0/saff_2_0.sense_amplifier_0.out1.t5" 431.806
resist "vernier_delay_line_0.saff_delay_unit_0/saff_2_0.sense_amplifier_0.out1.n7" "vernier_delay_line_0.saff_delay_unit_0/saff_2_0.sense_amplifier_0.out1.t4" 523.773
resist "vernier_delay_line_0.saff_delay_unit_0/saff_2_0.sense_amplifier_0.out1.n2" "vernier_delay_line_0.saff_delay_unit_0/saff_2_0.sense_amplifier_0.out1.t10" 623.387
resist "vernier_delay_line_0.saff_delay_unit_0/saff_2_0.sense_amplifier_0.out1.n7" "vernier_delay_line_0.saff_delay_unit_0/saff_2_0.sense_amplifier_0.out1.t9" 665.16
resist "vernier_delay_line_0.saff_delay_unit_0/saff_2_0.sense_amplifier_0.out1.n0" "vernier_delay_line_0.saff_delay_unit_0/saff_2_0.sense_amplifier_0.out1.t8" 742.782
resist "vernier_delay_line_0.saff_delay_unit_0/saff_2_0.sense_amplifier_0.out1.n6" "vernier_delay_line_0.saff_delay_unit_0/saff_2_0.sense_amplifier_0.out1.t6" 890.727
killnode "a_10210_2192#"
rnode "a_10210_2192.t10" 0 24.9128 11266 2492 0
rnode "a_10210_2192.t12" 0 24.9128 11148 2492 0
rnode "a_10210_2192.t9" 0 24.9128 11090 2492 0
rnode "a_10210_2192.n0" 0 57.4089 11119 2492 0
rnode "a_10210_2192.t0" 0 24.9128 10796 2492 0
rnode "a_10210_2192.t4" 0 24.9128 10738 2492 0
rnode "a_10210_2192.n1" 0 60.1143 10767 2492 0
rnode "a_10210_2192.t6" 0 24.9128 10620 2492 0
rnode "a_10210_2192.t3" 0 24.9128 10562 2492 0
rnode "a_10210_2192.n2" 0 60.1143 10591 2492 0
rnode "a_10210_2192.t1" 0 24.9128 10444 2492 0
rnode "a_10210_2192.t5" 0 24.9128 10386 2492 0
rnode "a_10210_2192.n3" 0 60.1143 10415 2492 0
rnode "a_10210_2192.t7" 0 97.1391 10268 2492 0
rnode "a_10210_2192.n4" 0 369.186 10415 1954 0
rnode "a_10210_2192.n5" 0 182.473 10591 1954 0
rnode "a_10210_2192.n6" 0 220.19 10767 1954 0
rnode "a_10210_2192.t8" 0 24.9128 10972 2492 0
rnode "a_10210_2192.t2" 0 24.9128 10914 2492 0
rnode "a_10210_2192.n7" 0 52.6589 10943 2492 0
rnode "a_10210_2192.n8" 0 140.942 10943 2492 0
rnode "a_10210_2192.n9" 0 340.434 11119 2860 0
rnode "a_10210_2192.n10" 0 60.2716 11295 2492 0
rnode "a_10210_2192.t11" 0 24.9128 11324 2492 0
resist "a_10210_2192.n5" "a_10210_2192.n4" 0.478261
resist "a_10210_2192.n6" "a_10210_2192.n5" 0.478261
resist "a_10210_2192.n9" "a_10210_2192.n8" 1.47826
resist "a_10210_2192.n8" "a_10210_2192.n6" 1.94022
resist "a_10210_2192.n10" "a_10210_2192.t10" 5.8
resist "a_10210_2192.t11" "a_10210_2192.n10" 5.8
resist "a_10210_2192.n0" "a_10210_2192.t9" 5.8
resist "a_10210_2192.n0" "a_10210_2192.t12" 5.8
resist "a_10210_2192.n3" "a_10210_2192.t5" 5.8
resist "a_10210_2192.n3" "a_10210_2192.t1" 5.8
resist "a_10210_2192.n2" "a_10210_2192.t3" 5.8
resist "a_10210_2192.n2" "a_10210_2192.t6" 5.8
resist "a_10210_2192.n1" "a_10210_2192.t4" 5.8
resist "a_10210_2192.n1" "a_10210_2192.t0" 5.8
resist "a_10210_2192.n7" "a_10210_2192.t2" 5.8
resist "a_10210_2192.n7" "a_10210_2192.t8" 5.8
resist "a_10210_2192.n8" "a_10210_2192.n7" 24.2875
resist "a_10210_2192.n9" "a_10210_2192.n0" 25.2875
resist "a_10210_2192.n4" "a_10210_2192.n3" 25.7495
resist "a_10210_2192.n5" "a_10210_2192.n2" 25.7495
resist "a_10210_2192.n6" "a_10210_2192.n1" 25.7495
resist "a_10210_2192.n10" "a_10210_2192.n9" 25.7658
resist "a_10210_2192.n4" "a_10210_2192.t7" 32.0277
killnode "a_10474_2192#"
rnode "a_10474_2192.t5" 0 59.0279 10884 3342 0
rnode "a_10474_2192.t3" 0 59.0279 10884 2492 0
rnode "a_10474_2192.t0" 0 59.0279 10826 2492 0
rnode "a_10474_2192.n0" 0 136.068 10855 2492 0
rnode "a_10474_2192.t2" 0 59.0279 10532 2492 0
rnode "a_10474_2192.t1" 0 59.0279 10474 2492 0
rnode "a_10474_2192.n1" 0 258.102 10503 2492 0
rnode "a_10474_2192.n2" 0 1112.21 10846 2871 0
rnode "a_10474_2192.n3" 0 139.449 10855 3342 0
rnode "a_10474_2192.t4" 0 59.0279 10826 3342 0
resist "a_10474_2192.t4" "a_10474_2192.n3" 5.8
resist "a_10474_2192.n3" "a_10474_2192.t5" 5.8
resist "a_10474_2192.n0" "a_10474_2192.t0" 5.8
resist "a_10474_2192.n0" "a_10474_2192.t3" 5.8
resist "a_10474_2192.n1" "a_10474_2192.t1" 5.8
resist "a_10474_2192.n1" "a_10474_2192.t2" 5.8
resist "a_10474_2192.n2" "a_10474_2192.n0" 25.2902
resist "a_10474_2192.n3" "a_10474_2192.n2" 25.5402
resist "a_10474_2192.n2" "a_10474_2192.n1" 34.919
rnode "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_2" 0 191.438 5076 5384 0
rnode "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_2.t10" 0 39.2589 5601 6120 0
rnode "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_2.t12" 0 12.5238 5601 5590 0
rnode "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_2.n0" 0 27.5345 5601 5784 0
rnode "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_2.t16" 0 39.2589 5513 6120 0
rnode "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_2.t19" 0 12.5238 5513 5590 0
rnode "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_2.n1" 0 27.3569 5513 5784 0
rnode "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_2.n2" 0 8.82274 5556 5754 0
rnode "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_2.t8" 0 39.2589 5425 6120 0
rnode "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_2.t11" 0 12.5238 5425 5590 0
rnode "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_2.n3" 0 27.5345 5425 5784 0
rnode "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_2.t14" 0 39.2589 5337 6120 0
rnode "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_2.t17" 0 12.5238 5337 5590 0
rnode "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_2.n4" 0 27.3569 5337 5784 0
rnode "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_2.n5" 0 8.72808 5380 5754 0
rnode "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_2.n6" 0 134.806 5380 5754 0
rnode "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_2.t1" 0 97.5702 5878 6120 0
rnode "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_2.t0" 0 30.1535 5878 5590 0
rnode "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_2.n7" 0 266.679 5849 5590 0
rnode "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_2.t9" 0 46.1295 3701 2492 0
rnode "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_2.t15" 0 46.1295 3613 2492 0
rnode "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_2.n8" 0 54.0437 3657 2018 0
rnode "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_2.t13" 0 46.1295 4053 2492 0
rnode "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_2.t18" 0 46.1295 3965 2492 0
rnode "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_2.n9" 0 53.7997 4009 2018 0
rnode "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_2.n10" 0 493.085 4009 2015 0
rnode "vernier_delay_line_0.saff_delay_unit_1/saff_2_0.sense_amplifier_0.nd" 0 377.104 4768 5152 0
rnode "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_2.t7" 0 25.7581 3772 6120 0
rnode "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_2.t6" 0 25.7581 3714 6120 0
rnode "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_2.n11" 0 55.0832 3743 6120 0
rnode "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_2.t3" 0 8.58604 3772 5590 0
rnode "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_2.t2" 0 8.58604 3714 5590 0
rnode "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_2.n12" 0 18.6402 3743 5590 0
rnode "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_2.n13" 0 221.512 3743 5590 0
rnode "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_2.t5" 0 97.5702 3890 6120 0
rnode "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_2.t4" 0 30.1535 3890 5590 0
rnode "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_2.n14" 0 234.486 3919 5590 0
rnode "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_2.n15" 0 50.6131 3928 5416 0
rnode "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.out_2" 0 82.6155 4010 5384 0
rnode "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_2.n16" 0 122.976 4800 5384 0
resist "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.out_2" "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_2.n15" 0.160156
resist "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_2.n16" "vernier_delay_line_0.saff_delay_unit_1/saff_2_0.sense_amplifier_0.nd" 0.453125
resist "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_2" "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_2.n16" 0.601562
resist "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_2" "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_2.n6" 1.06641
resist "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_2.n16" "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.out_2" 1.54297
resist "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_2.n15" "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_2.n14" 4.94837
resist "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_2.n15" "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_2.n13" 5.30774
resist "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_2" "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_2.n7" 6.45771
resist "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_2.n11" "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_2.t6" 9.52167
resist "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_2.n11" "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_2.t7" 9.52167
resist "vernier_delay_line_0.saff_delay_unit_1/saff_2_0.sense_amplifier_0.nd" "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_2.n10" 17.1136
resist "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_2.n12" "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_2.t2" 17.4
resist "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_2.n12" "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_2.t3" 17.4
resist "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_2.n2" "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_2.n1" 34.5433
resist "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_2.n5" "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_2.n4" 34.5433
resist "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_2.n2" "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_2.n0" 36.15
resist "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_2.n5" "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_2.n3" 36.15
resist "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_2.n13" "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_2.n12" 66.3167
resist "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_2.n13" "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_2.n11" 75.7277
resist "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_2.n7" "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_2.t0" 83.7167
resist "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_2.n14" "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_2.t4" 83.7167
resist "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_2.n7" "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_2.t1" 85.2494
resist "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_2.n14" "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_2.t5" 85.2494
resist "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_2.n6" "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_2.n5" 165.8
resist "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_2.n6" "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_2.n2" 166.144
resist "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_2.n10" "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_2.n9" 167.991
resist "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_2.n10" "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_2.n8" 168.658
resist "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_2.n1" "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_2.t19" 215.293
resist "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_2.n0" "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_2.t12" 215.293
resist "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_2.n4" "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_2.t17" 215.293
resist "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_2.n3" "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_2.t11" 215.293
resist "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_2.n1" "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_2.t16" 539.84
resist "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_2.n0" "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_2.t10" 539.84
resist "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_2.n4" "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_2.t14" 539.84
resist "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_2.n3" "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_2.t8" 539.84
resist "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_2.n9" "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_2.t18" 784.053
resist "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_2.n9" "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_2.t13" 784.053
resist "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_2.n8" "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_2.t15" 784.053
resist "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_2.n8" "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_2.t9" 784.053
rnode "vernier_delay_line_0.saff_delay_unit_5/saff_2_0.saff_bottom_latch_0.a2" 0 1085.11 13702 1400 0
rnode "vernier_delay_line_0.saff_delay_unit_5/saff_2_0.sense_amplifier_0.out1" 0 944.32 12124 1682 0
rnode "vernier_delay_line_0.saff_delay_unit_5/saff_2_0.sense_amplifier_0.out1.t8" 0 96.1691 13507 1030 0
rnode "vernier_delay_line_0.saff_delay_unit_5/saff_2_0.sense_amplifier_0.out1.t7" 0 41.3414 13507 396 0
rnode "vernier_delay_line_0.saff_delay_unit_5/saff_2_0.sense_amplifier_0.out1.n0" 0 116.331 13655 615 0
rnode "vernier_delay_line_0.saff_delay_unit_5/saff_2_0.sense_amplifier_0.out1.t2" 0 54.4209 12638 4268 0
rnode "vernier_delay_line_0.saff_delay_unit_5/saff_2_0.sense_amplifier_0.out1.t3" 0 54.4209 12580 4268 0
rnode "vernier_delay_line_0.saff_delay_unit_5/saff_2_0.sense_amplifier_0.out1.n1" 0 114.315 12609 4268 0
rnode "vernier_delay_line_0.saff_delay_unit_5/saff_2_0.sense_amplifier_0.out1.t0" 0 202.807 12668 3342 0
rnode "vernier_delay_line_0.saff_delay_unit_5/saff_2_0.sense_amplifier_0.out1.t10" 0 87.8241 12777 1030 0
rnode "vernier_delay_line_0.saff_delay_unit_5/saff_2_0.sense_amplifier_0.out1.t5" 0 40.0075 12865 396 0
rnode "vernier_delay_line_0.saff_delay_unit_5/saff_2_0.sense_amplifier_0.out1.n2" 0 97.7166 12777 642 0
rnode "vernier_delay_line_0.saff_delay_unit_5/saff_2_0.saff_bottom_latch_0.a1" 0 546.651 13024 1372 0
rnode "vernier_delay_line_0.saff_delay_unit_5/saff_2_0.sense_amplifier_0.out1.t1" 0 200.111 12550 3342 0
rnode "vernier_delay_line_0.saff_delay_unit_5/saff_2_0.sense_amplifier_0.out1.n3" 0 661.409 12521 3690 0
rnode "vernier_delay_line_0.saff_delay_unit_5/saff_2_0.sense_amplifier_0.out1.n4" 0 399.989 12609 3736 0
rnode "vernier_delay_line_0.saff_delay_unit_5/saff_2_0.sense_amplifier_0.out1.n5" 0 382.243 12632 3908 0
rnode "vernier_delay_line_0.saff_delay_unit_5/saff_2_0.sense_amplifier_0.out1.t6" 0 107.599 13093 4268 0
rnode "vernier_delay_line_0.saff_delay_unit_5/saff_2_0.sense_amplifier_0.out1.n6" 0 139.678 12959 3897 0
rnode "vernier_delay_line_0.saff_delay_unit_5/saff_2_0.sense_amplifier_0.out1.t4" 0 82.0067 13093 3342 0
rnode "vernier_delay_line_0.saff_delay_unit_5/saff_2_0.sense_amplifier_0.out1.t9" 0 90.862 13181 3342 0
rnode "vernier_delay_line_0.saff_delay_unit_5/saff_2_0.sense_amplifier_0.out1.n7" 0 108.213 13093 3016 0
rnode "vernier_delay_line_0.saff_delay_unit_5/saff_2_0.sense_amplifier_0.out1.n8" 0 1246.45 12992 3896 0
resist "vernier_delay_line_0.saff_delay_unit_5/saff_2_0.sense_amplifier_0.out1.n4" "vernier_delay_line_0.saff_delay_unit_5/saff_2_0.sense_amplifier_0.out1.n3" 0.23913
resist "vernier_delay_line_0.saff_delay_unit_5/saff_2_0.sense_amplifier_0.out1.n5" "vernier_delay_line_0.saff_delay_unit_5/saff_2_0.sense_amplifier_0.out1.n4" 0.467391
resist "vernier_delay_line_0.saff_delay_unit_5/saff_2_0.sense_amplifier_0.out1.n6" "vernier_delay_line_0.saff_delay_unit_5/saff_2_0.sense_amplifier_0.out1.n5" 0.897727
resist "vernier_delay_line_0.saff_delay_unit_5/saff_2_0.sense_amplifier_0.out1" "vernier_delay_line_0.saff_delay_unit_5/saff_2_0.saff_bottom_latch_0.a1" 3.13315
resist "vernier_delay_line_0.saff_delay_unit_5/saff_2_0.sense_amplifier_0.out1.n8" "vernier_delay_line_0.saff_delay_unit_5/saff_2_0.sense_amplifier_0.out1.n6" 4.50189
resist "vernier_delay_line_0.saff_delay_unit_5/saff_2_0.saff_bottom_latch_0.a2" "vernier_delay_line_0.saff_delay_unit_5/saff_2_0.sense_amplifier_0.out1.n8" 8.00421
resist "vernier_delay_line_0.saff_delay_unit_5/saff_2_0.sense_amplifier_0.out1.n3" "vernier_delay_line_0.saff_delay_unit_5/saff_2_0.sense_amplifier_0.out1" 9.08184
resist "vernier_delay_line_0.saff_delay_unit_5/saff_2_0.sense_amplifier_0.out1.n1" "vernier_delay_line_0.saff_delay_unit_5/saff_2_0.sense_amplifier_0.out1.t3" 9.52167
resist "vernier_delay_line_0.saff_delay_unit_5/saff_2_0.sense_amplifier_0.out1.n1" "vernier_delay_line_0.saff_delay_unit_5/saff_2_0.sense_amplifier_0.out1.t2" 9.52167
resist "vernier_delay_line_0.saff_delay_unit_5/saff_2_0.sense_amplifier_0.out1.n3" "vernier_delay_line_0.saff_delay_unit_5/saff_2_0.sense_amplifier_0.out1.t1" 31.0332
resist "vernier_delay_line_0.saff_delay_unit_5/saff_2_0.sense_amplifier_0.out1.n4" "vernier_delay_line_0.saff_delay_unit_5/saff_2_0.sense_amplifier_0.out1.t0" 31.2723
resist "vernier_delay_line_0.saff_delay_unit_5/saff_2_0.sense_amplifier_0.out1.n5" "vernier_delay_line_0.saff_delay_unit_5/saff_2_0.sense_amplifier_0.out1.n1" 75.2658
resist "vernier_delay_line_0.saff_delay_unit_5/saff_2_0.saff_bottom_latch_0.a2" "vernier_delay_line_0.saff_delay_unit_5/saff_2_0.sense_amplifier_0.out1.n0" 168.007
resist "vernier_delay_line_0.saff_delay_unit_5/saff_2_0.saff_bottom_latch_0.a1" "vernier_delay_line_0.saff_delay_unit_5/saff_2_0.sense_amplifier_0.out1.n2" 208.5
resist "vernier_delay_line_0.saff_delay_unit_5/saff_2_0.sense_amplifier_0.out1.n8" "vernier_delay_line_0.saff_delay_unit_5/saff_2_0.sense_amplifier_0.out1.n7" 364.732
resist "vernier_delay_line_0.saff_delay_unit_5/saff_2_0.sense_amplifier_0.out1.n0" "vernier_delay_line_0.saff_delay_unit_5/saff_2_0.sense_amplifier_0.out1.t7" 427.875
resist "vernier_delay_line_0.saff_delay_unit_5/saff_2_0.sense_amplifier_0.out1.n2" "vernier_delay_line_0.saff_delay_unit_5/saff_2_0.sense_amplifier_0.out1.t5" 431.806
resist "vernier_delay_line_0.saff_delay_unit_5/saff_2_0.sense_amplifier_0.out1.n7" "vernier_delay_line_0.saff_delay_unit_5/saff_2_0.sense_amplifier_0.out1.t4" 523.773
resist "vernier_delay_line_0.saff_delay_unit_5/saff_2_0.sense_amplifier_0.out1.n2" "vernier_delay_line_0.saff_delay_unit_5/saff_2_0.sense_amplifier_0.out1.t10" 623.387
resist "vernier_delay_line_0.saff_delay_unit_5/saff_2_0.sense_amplifier_0.out1.n7" "vernier_delay_line_0.saff_delay_unit_5/saff_2_0.sense_amplifier_0.out1.t9" 665.16
resist "vernier_delay_line_0.saff_delay_unit_5/saff_2_0.sense_amplifier_0.out1.n0" "vernier_delay_line_0.saff_delay_unit_5/saff_2_0.sense_amplifier_0.out1.t8" 742.782
resist "vernier_delay_line_0.saff_delay_unit_5/saff_2_0.sense_amplifier_0.out1.n6" "vernier_delay_line_0.saff_delay_unit_5/saff_2_0.sense_amplifier_0.out1.t6" 890.727
killnode "a_17056_2192#"
rnode "a_17056_2192.t10" 0 24.9128 17936 2492 0
rnode "a_17056_2192.t9" 0 24.9128 18170 2492 0
rnode "a_17056_2192.t12" 0 24.9128 18112 2492 0
rnode "a_17056_2192.n0" 0 60.2716 18141 2492 0
rnode "a_17056_2192.t4" 0 24.9128 17642 2492 0
rnode "a_17056_2192.t2" 0 24.9128 17584 2492 0
rnode "a_17056_2192.n1" 0 60.1143 17613 2492 0
rnode "a_17056_2192.t0" 0 24.9128 17466 2492 0
rnode "a_17056_2192.t6" 0 24.9128 17408 2492 0
rnode "a_17056_2192.n2" 0 60.1143 17437 2492 0
rnode "a_17056_2192.t7" 0 24.9128 17290 2492 0
rnode "a_17056_2192.t3" 0 24.9128 17232 2492 0
rnode "a_17056_2192.n3" 0 60.1143 17261 2492 0
rnode "a_17056_2192.t1" 0 97.1391 17114 2492 0
rnode "a_17056_2192.n4" 0 369.186 17261 1954 0
rnode "a_17056_2192.n5" 0 182.473 17437 1954 0
rnode "a_17056_2192.n6" 0 220.19 17613 1954 0
rnode "a_17056_2192.t8" 0 24.9128 17818 2492 0
rnode "a_17056_2192.t5" 0 24.9128 17760 2492 0
rnode "a_17056_2192.n7" 0 52.6589 17789 2492 0
rnode "a_17056_2192.n8" 0 140.942 17789 2492 0
rnode "a_17056_2192.n9" 0 340.434 17965 2860 0
rnode "a_17056_2192.n10" 0 57.4089 17965 2492 0
rnode "a_17056_2192.t11" 0 24.9128 17994 2492 0
resist "a_17056_2192.n5" "a_17056_2192.n4" 0.478261
resist "a_17056_2192.n6" "a_17056_2192.n5" 0.478261
resist "a_17056_2192.n9" "a_17056_2192.n8" 1.47826
resist "a_17056_2192.n8" "a_17056_2192.n6" 1.94022
resist "a_17056_2192.n10" "a_17056_2192.t10" 5.8
resist "a_17056_2192.t11" "a_17056_2192.n10" 5.8
resist "a_17056_2192.n0" "a_17056_2192.t12" 5.8
resist "a_17056_2192.n0" "a_17056_2192.t9" 5.8
resist "a_17056_2192.n3" "a_17056_2192.t3" 5.8
resist "a_17056_2192.n3" "a_17056_2192.t7" 5.8
resist "a_17056_2192.n2" "a_17056_2192.t6" 5.8
resist "a_17056_2192.n2" "a_17056_2192.t0" 5.8
resist "a_17056_2192.n1" "a_17056_2192.t2" 5.8
resist "a_17056_2192.n1" "a_17056_2192.t4" 5.8
resist "a_17056_2192.n7" "a_17056_2192.t5" 5.8
resist "a_17056_2192.n7" "a_17056_2192.t8" 5.8
resist "a_17056_2192.n8" "a_17056_2192.n7" 24.2875
resist "a_17056_2192.n10" "a_17056_2192.n9" 25.2875
resist "a_17056_2192.n4" "a_17056_2192.n3" 25.7495
resist "a_17056_2192.n5" "a_17056_2192.n2" 25.7495
resist "a_17056_2192.n6" "a_17056_2192.n1" 25.7495
resist "a_17056_2192.n9" "a_17056_2192.n0" 25.7658
resist "a_17056_2192.n4" "a_17056_2192.t1" 32.0277
rnode "vernier_delay_line_0.saff_delay_unit_0/saff_2_0.sense_amplifier_0.d" 0 710.359 820 5152 0
rnode "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_1.t18" 0 61.0294 3875 6120 0
rnode "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_1.t8" 0 19.4687 3875 5590 0
rnode "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_1.n0" 0 42.5273 3875 5784 0
rnode "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_1.t11" 0 61.0294 3787 6120 0
rnode "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_1.t14" 0 19.4687 3787 5590 0
rnode "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_1.n1" 0 42.8034 3787 5784 0
rnode "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_1.n2" 0 13.7175 3832 5754 0
rnode "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_1.t17" 0 61.0294 3699 6120 0
rnode "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_1.t19" 0 19.4687 3699 5590 0
rnode "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_1.n3" 0 42.8034 3699 5784 0
rnode "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_1.t9" 0 61.0294 3611 6120 0
rnode "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_1.t13" 0 19.4687 3611 5590 0
rnode "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_1.n4" 0 42.5273 3611 5784 0
rnode "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_1.n5" 0 13.5681 3654 5754 0
rnode "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_1.n6" 0 358.094 3654 5754 0
rnode "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_1.t6" 0 48.8423 3040 5590 0
rnode "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_1.t7" 0 147.84 3040 6120 0
rnode "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_1.n7" 0 375.222 3011 6120 0
rnode "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_1.n8" 0 195.554 3002 6586 0
rnode "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_1.t2" 0 13.3473 934 5590 0
rnode "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_1.t1" 0 13.3473 876 5590 0
rnode "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_1.n9" 0 31.2628 905 5590 0
rnode "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_1.t5" 0 40.0419 934 6120 0
rnode "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_1.t4" 0 40.0419 876 6120 0
rnode "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_1.n10" 0 81.5727 905 6120 0
rnode "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_1.n11" 0 339.393 905 6120 0
rnode "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_1.t10" 0 62.6776 1595 2492 0
rnode "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_1.t15" 0 62.6776 1507 2492 0
rnode "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_1.n12" 0 70.7595 1551 2129 0
rnode "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_1.t16" 0 62.6776 1243 2492 0
rnode "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_1.t12" 0 62.6776 1155 2492 0
rnode "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_1.n13" 0 70.3759 1199 2129 0
rnode "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_1.n14" 0 642.547 1199 2129 0
rnode "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_1.t0" 0 46.8747 1052 5590 0
rnode "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_1.n15" 0 161.895 1081 5590 0
rnode "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_1.t3" 0 147.84 1052 6120 0
rnode "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_1.n16" 0 245.357 1081 6120 0
rnode "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_1.n17" 0 184.41 1080 6494 0
rnode "vernier_delay_line_0.saff_delay_unit_0/delay_unit_2_0.out_1" 0 276.738 1728 6554 0
rnode "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_1" 0 187.636 2856 6554 0
resist "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_1" "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_1.n8" 0.285156
resist "vernier_delay_line_0.saff_delay_unit_0/delay_unit_2_0.out_1" "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_1.n17" 1.32031
resist "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_1.n16" "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_1.n15" 1.44022
resist "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_1" "vernier_delay_line_0.saff_delay_unit_0/delay_unit_2_0.out_1" 2.20312
resist "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_1.n17" "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_1.n16" 5.49185
resist "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_1.n8" "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_1.n7" 5.74185
resist "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_1.n17" "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_1.n11" 5.83169
resist "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_1.n15" "vernier_delay_line_0.saff_delay_unit_0/saff_2_0.sense_amplifier_0.d" 6.02828
resist "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_1.n10" "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_1.t4" 9.52167
resist "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_1.n10" "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_1.t5" 9.52167
resist "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_1.n8" "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_1.n6" 11.8359
resist "vernier_delay_line_0.saff_delay_unit_0/saff_2_0.sense_amplifier_0.d" "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_1.n14" 16.027
resist "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_1.n9" "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_1.t1" 17.4
resist "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_1.n9" "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_1.t2" 17.4
resist "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_1.n2" "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_1.n0" 34.5433
resist "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_1.n5" "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_1.n4" 34.5433
resist "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_1.n2" "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_1.n1" 36.15
resist "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_1.n5" "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_1.n3" 36.15
resist "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_1.n11" "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_1.n9" 67.7569
resist "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_1.n11" "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_1.n10" 74.2875
resist "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_1.n15" "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_1.t0" 83.7167
resist "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_1.n7" "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_1.t7" 83.8092
resist "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_1.n16" "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_1.t3" 83.8092
resist "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_1.n7" "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_1.t6" 85.1569
resist "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_1.n6" "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_1.n5" 165.8
resist "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_1.n14" "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_1.n13" 165.8
resist "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_1.n6" "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_1.n2" 166.148
resist "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_1.n14" "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_1.n12" 166.467
resist "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_1.n1" "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_1.t14" 215.293
resist "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_1.n0" "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_1.t8" 215.293
resist "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_1.n4" "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_1.t13" 215.293
resist "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_1.n3" "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_1.t19" 215.293
resist "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_1.n1" "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_1.t11" 539.84
resist "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_1.n0" "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_1.t18" 539.84
resist "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_1.n4" "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_1.t9" 539.84
resist "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_1.n3" "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_1.t17" 539.84
resist "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_1.n12" "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_1.t15" 572.119
resist "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_1.n12" "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_1.t10" 572.119
resist "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_1.n13" "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_1.t12" 572.119
resist "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_1.n13" "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_1.t16" 572.119
rnode "vernier_delay_line_0.saff_delay_unit_5/saff_2_0.sense_amplifier_0.out2.n0" 0 763.336 13137 3810 0
rnode "vernier_delay_line_0.saff_delay_unit_5/saff_2_0.sense_amplifier_0.out2.n1" 0 936.187 12810 3787 0
rnode "vernier_delay_line_0.saff_delay_unit_5/saff_2_0.sense_amplifier_0.out2" 0 886.58 13998 1682 0
rnode "vernier_delay_line_0.saff_delay_unit_5/saff_2_0.sense_amplifier_0.out2.t6" 0 87.5674 13419 1030 0
rnode "vernier_delay_line_0.saff_delay_unit_5/saff_2_0.sense_amplifier_0.out2.t8" 0 39.8905 13331 396 0
rnode "vernier_delay_line_0.saff_delay_unit_5/saff_2_0.sense_amplifier_0.out2.n2" 0 97.546 13419 642 0
rnode "vernier_delay_line_0.saff_delay_unit_5/saff_2_0.saff_bottom_latch_0.b1" 0 542.446 13126 1372 0
rnode "vernier_delay_line_0.saff_delay_unit_5/saff_2_0.sense_amplifier_0.out2.t1" 0 201.734 13196 3342 0
rnode "vernier_delay_line_0.saff_delay_unit_5/saff_2_0.sense_amplifier_0.out2.t2" 0 54.2618 13166 4268 0
rnode "vernier_delay_line_0.saff_delay_unit_5/saff_2_0.sense_amplifier_0.out2.t3" 0 54.2618 13108 4268 0
rnode "vernier_delay_line_0.saff_delay_unit_5/saff_2_0.sense_amplifier_0.out2.n3" 0 115.133 13137 4268 0
rnode "vernier_delay_line_0.saff_delay_unit_5/saff_2_0.sense_amplifier_0.out2.t5" 0 95.8879 12689 1030 0
rnode "vernier_delay_line_0.saff_delay_unit_5/saff_2_0.sense_amplifier_0.out2.t4" 0 41.2205 12689 396 0
rnode "vernier_delay_line_0.saff_delay_unit_5/saff_2_0.sense_amplifier_0.out2.n4" 0 116.123 12541 615 0
rnode "vernier_delay_line_0.saff_delay_unit_5/saff_2_0.saff_bottom_latch_0.b2" 0 1324.74 12452 1408 0
rnode "vernier_delay_line_0.saff_delay_unit_5/saff_2_0.sense_amplifier_0.out2.t7" 0 108.538 12653 4268 0
rnode "vernier_delay_line_0.saff_delay_unit_5/saff_2_0.sense_amplifier_0.out2.t10" 0 81.767 12653 3342 0
rnode "vernier_delay_line_0.saff_delay_unit_5/saff_2_0.sense_amplifier_0.out2.t9" 0 90.5964 12565 3342 0
rnode "vernier_delay_line_0.saff_delay_unit_5/saff_2_0.sense_amplifier_0.out2.n5" 0 106.694 12653 3016 0
rnode "vernier_delay_line_0.saff_delay_unit_5/saff_2_0.sense_amplifier_0.out2.t0" 0 201.734 13078 3342 0
rnode "vernier_delay_line_0.saff_delay_unit_5/saff_2_0.sense_amplifier_0.out2.n6" 0 753.756 13225 3764 0
resist "vernier_delay_line_0.saff_delay_unit_5/saff_2_0.sense_amplifier_0.out2.n6" "vernier_delay_line_0.saff_delay_unit_5/saff_2_0.sense_amplifier_0.out2.n0" 0.478261
resist "vernier_delay_line_0.saff_delay_unit_5/saff_2_0.sense_amplifier_0.out2.n0" "vernier_delay_line_0.saff_delay_unit_5/saff_2_0.sense_amplifier_0.out2.n1" 0.802618
resist "vernier_delay_line_0.saff_delay_unit_5/saff_2_0.sense_amplifier_0.out2" "vernier_delay_line_0.saff_delay_unit_5/saff_2_0.saff_bottom_latch_0.b1" 3.11685
resist "vernier_delay_line_0.saff_delay_unit_5/saff_2_0.sense_amplifier_0.out2.n3" "vernier_delay_line_0.saff_delay_unit_5/saff_2_0.sense_amplifier_0.out2.t3" 9.52167
resist "vernier_delay_line_0.saff_delay_unit_5/saff_2_0.sense_amplifier_0.out2.n3" "vernier_delay_line_0.saff_delay_unit_5/saff_2_0.sense_amplifier_0.out2.t2" 9.52167
resist "vernier_delay_line_0.saff_delay_unit_5/saff_2_0.sense_amplifier_0.out2" "vernier_delay_line_0.saff_delay_unit_5/saff_2_0.sense_amplifier_0.out2.n6" 10.5953
resist "vernier_delay_line_0.saff_delay_unit_5/saff_2_0.sense_amplifier_0.out2.n1" "vernier_delay_line_0.saff_delay_unit_5/saff_2_0.saff_bottom_latch_0.b2" 11.1801
resist "vernier_delay_line_0.saff_delay_unit_5/saff_2_0.sense_amplifier_0.out2.n0" "vernier_delay_line_0.saff_delay_unit_5/saff_2_0.sense_amplifier_0.out2.t0" 31.2342
resist "vernier_delay_line_0.saff_delay_unit_5/saff_2_0.sense_amplifier_0.out2.n6" "vernier_delay_line_0.saff_delay_unit_5/saff_2_0.sense_amplifier_0.out2.t1" 31.2342
resist "vernier_delay_line_0.saff_delay_unit_5/saff_2_0.sense_amplifier_0.out2.n0" "vernier_delay_line_0.saff_delay_unit_5/saff_2_0.sense_amplifier_0.out2.n3" 75.5321
resist "vernier_delay_line_0.saff_delay_unit_5/saff_2_0.saff_bottom_latch_0.b2" "vernier_delay_line_0.saff_delay_unit_5/saff_2_0.sense_amplifier_0.out2.n4" 168.077
resist "vernier_delay_line_0.saff_delay_unit_5/saff_2_0.saff_bottom_latch_0.b1" "vernier_delay_line_0.saff_delay_unit_5/saff_2_0.sense_amplifier_0.out2.n2" 208.537
resist "vernier_delay_line_0.saff_delay_unit_5/saff_2_0.sense_amplifier_0.out2.n1" "vernier_delay_line_0.saff_delay_unit_5/saff_2_0.sense_amplifier_0.out2.n5" 357.26
resist "vernier_delay_line_0.saff_delay_unit_5/saff_2_0.sense_amplifier_0.out2.n4" "vernier_delay_line_0.saff_delay_unit_5/saff_2_0.sense_amplifier_0.out2.t4" 427.875
resist "vernier_delay_line_0.saff_delay_unit_5/saff_2_0.sense_amplifier_0.out2.n2" "vernier_delay_line_0.saff_delay_unit_5/saff_2_0.sense_amplifier_0.out2.t8" 431.806
resist "vernier_delay_line_0.saff_delay_unit_5/saff_2_0.sense_amplifier_0.out2.n5" "vernier_delay_line_0.saff_delay_unit_5/saff_2_0.sense_amplifier_0.out2.t10" 523.773
resist "vernier_delay_line_0.saff_delay_unit_5/saff_2_0.sense_amplifier_0.out2.n2" "vernier_delay_line_0.saff_delay_unit_5/saff_2_0.sense_amplifier_0.out2.t6" 623.387
resist "vernier_delay_line_0.saff_delay_unit_5/saff_2_0.sense_amplifier_0.out2.n5" "vernier_delay_line_0.saff_delay_unit_5/saff_2_0.sense_amplifier_0.out2.t9" 665.16
resist "vernier_delay_line_0.saff_delay_unit_5/saff_2_0.sense_amplifier_0.out2.n4" "vernier_delay_line_0.saff_delay_unit_5/saff_2_0.sense_amplifier_0.out2.t5" 742.782
resist "vernier_delay_line_0.saff_delay_unit_5/saff_2_0.sense_amplifier_0.out2.n1" "vernier_delay_line_0.saff_delay_unit_5/saff_2_0.sense_amplifier_0.out2.t7" 879.48
rnode "diff_gen_0.delay_unit_2_3.in_1.t11" 0 86.1945 -4455 6120 0
rnode "diff_gen_0.delay_unit_2_3.in_1.t13" 0 27.4964 -4455 5590 0
rnode "diff_gen_0.delay_unit_2_3.in_1.n0" 0 60.0631 -4455 5784 0
rnode "diff_gen_0.delay_unit_2_3.in_1.t15" 0 86.1945 -4543 6120 0
rnode "diff_gen_0.delay_unit_2_3.in_1.t9" 0 27.4964 -4543 5590 0
rnode "diff_gen_0.delay_unit_2_3.in_1.n1" 0 60.4531 -4543 5784 0
rnode "diff_gen_0.delay_unit_2_3.in_1.n2" 0 19.3739 -4498 5754 0
rnode "diff_gen_0.delay_unit_2_3.in_1.t12" 0 86.1945 -4631 6120 0
rnode "diff_gen_0.delay_unit_2_3.in_1.t14" 0 27.4964 -4631 5590 0
rnode "diff_gen_0.delay_unit_2_3.in_1.n3" 0 60.4531 -4631 5784 0
rnode "diff_gen_0.delay_unit_2_3.in_1.t8" 0 86.1945 -4719 6120 0
rnode "diff_gen_0.delay_unit_2_3.in_1.t10" 0 27.4964 -4719 5590 0
rnode "diff_gen_0.delay_unit_2_3.in_1.n4" 0 60.0631 -4719 5784 0
rnode "diff_gen_0.delay_unit_2_3.in_1.n5" 0 19.1628 -4676 5754 0
rnode "diff_gen_0.delay_unit_2_3.in_1.n6" 0 505.752 -4676 5754 0
rnode "diff_gen_0.delay_unit_2_3.in_1.t6" 0 68.982 -5290 5590 0
rnode "diff_gen_0.delay_unit_2_3.in_1.t7" 0 208.8 -5290 6120 0
rnode "diff_gen_0.delay_unit_2_3.in_1.n7" 0 529.943 -5319 6120 0
rnode "diff_gen_0.delay_unit_2_3.in_1.n8" 0 276.19 -5328 6586 0
rnode "diff_gen_0.delay_unit_2_3.in_1.t2" 0 18.851 -6394 5590 0
rnode "diff_gen_0.delay_unit_2_3.in_1.t0" 0 18.851 -6452 5590 0
rnode "diff_gen_0.delay_unit_2_3.in_1.n9" 0 44.1538 -6423 5590 0
rnode "diff_gen_0.delay_unit_2_3.in_1.t5" 0 56.5529 -6394 6120 0
rnode "diff_gen_0.delay_unit_2_3.in_1.t3" 0 56.5529 -6452 6120 0
rnode "diff_gen_0.delay_unit_2_3.in_1.n10" 0 115.209 -6423 6120 0
rnode "diff_gen_0.delay_unit_2_3.in_1.n11" 0 479.339 -6423 6120 0
rnode "diff_gen_0.delay_unit_2_3.in_1.t1" 0 69.0023 -6276 5590 0
rnode "diff_gen_0.delay_unit_2_3.in_1.t4" 0 208.8 -6276 6120 0
rnode "diff_gen_0.delay_unit_2_3.in_1.n12" 0 509.237 -6247 6120 0
rnode "diff_gen_0.delay_unit_2_3.in_1.n13" 0 260.45 -6248 6494 0
rnode "diff_gen_0.delay_unit_2_2.out_1" 0 182.422 -5600 6554 0
rnode "diff_gen_0.delay_unit_2_3.in_1" 0 56.5789 -5474 6554 0
resist "diff_gen_0.delay_unit_2_3.in_1" "diff_gen_0.delay_unit_2_2.out_1" 0.246094
resist "diff_gen_0.delay_unit_2_3.in_1" "diff_gen_0.delay_unit_2_3.in_1.n8" 0.285156
resist "diff_gen_0.delay_unit_2_2.out_1" "diff_gen_0.delay_unit_2_3.in_1.n13" 1.32031
resist "diff_gen_0.delay_unit_2_3.in_1.n13" "diff_gen_0.delay_unit_2_3.in_1.n12" 5.49185
resist "diff_gen_0.delay_unit_2_3.in_1.n8" "diff_gen_0.delay_unit_2_3.in_1.n7" 5.74185
resist "diff_gen_0.delay_unit_2_3.in_1.n13" "diff_gen_0.delay_unit_2_3.in_1.n11" 5.83169
resist "diff_gen_0.delay_unit_2_3.in_1.n10" "diff_gen_0.delay_unit_2_3.in_1.t3" 9.52167
resist "diff_gen_0.delay_unit_2_3.in_1.n10" "diff_gen_0.delay_unit_2_3.in_1.t5" 9.52167
resist "diff_gen_0.delay_unit_2_3.in_1.n8" "diff_gen_0.delay_unit_2_3.in_1.n6" 11.8359
resist "diff_gen_0.delay_unit_2_3.in_1.n9" "diff_gen_0.delay_unit_2_3.in_1.t0" 17.4
resist "diff_gen_0.delay_unit_2_3.in_1.n9" "diff_gen_0.delay_unit_2_3.in_1.t2" 17.4
resist "diff_gen_0.delay_unit_2_3.in_1.n2" "diff_gen_0.delay_unit_2_3.in_1.n0" 34.5433
resist "diff_gen_0.delay_unit_2_3.in_1.n5" "diff_gen_0.delay_unit_2_3.in_1.n4" 34.5433
resist "diff_gen_0.delay_unit_2_3.in_1.n2" "diff_gen_0.delay_unit_2_3.in_1.n1" 36.15
resist "diff_gen_0.delay_unit_2_3.in_1.n5" "diff_gen_0.delay_unit_2_3.in_1.n3" 36.15
resist "diff_gen_0.delay_unit_2_3.in_1.n11" "diff_gen_0.delay_unit_2_3.in_1.n9" 67.7569
resist "diff_gen_0.delay_unit_2_3.in_1.n11" "diff_gen_0.delay_unit_2_3.in_1.n10" 74.2875
resist "diff_gen_0.delay_unit_2_3.in_1.n7" "diff_gen_0.delay_unit_2_3.in_1.t7" 83.8092
resist "diff_gen_0.delay_unit_2_3.in_1.n12" "diff_gen_0.delay_unit_2_3.in_1.t4" 83.8092
resist "diff_gen_0.delay_unit_2_3.in_1.n7" "diff_gen_0.delay_unit_2_3.in_1.t6" 85.1569
resist "diff_gen_0.delay_unit_2_3.in_1.n12" "diff_gen_0.delay_unit_2_3.in_1.t1" 85.1569
resist "diff_gen_0.delay_unit_2_3.in_1.n6" "diff_gen_0.delay_unit_2_3.in_1.n5" 165.8
resist "diff_gen_0.delay_unit_2_3.in_1.n6" "diff_gen_0.delay_unit_2_3.in_1.n2" 166.148
resist "diff_gen_0.delay_unit_2_3.in_1.n1" "diff_gen_0.delay_unit_2_3.in_1.t9" 215.293
resist "diff_gen_0.delay_unit_2_3.in_1.n0" "diff_gen_0.delay_unit_2_3.in_1.t13" 215.293
resist "diff_gen_0.delay_unit_2_3.in_1.n4" "diff_gen_0.delay_unit_2_3.in_1.t10" 215.293
resist "diff_gen_0.delay_unit_2_3.in_1.n3" "diff_gen_0.delay_unit_2_3.in_1.t14" 215.293
resist "diff_gen_0.delay_unit_2_3.in_1.n1" "diff_gen_0.delay_unit_2_3.in_1.t15" 539.84
resist "diff_gen_0.delay_unit_2_3.in_1.n0" "diff_gen_0.delay_unit_2_3.in_1.t11" 539.84
resist "diff_gen_0.delay_unit_2_3.in_1.n4" "diff_gen_0.delay_unit_2_3.in_1.t8" 539.84
resist "diff_gen_0.delay_unit_2_3.in_1.n3" "diff_gen_0.delay_unit_2_3.in_1.t12" 539.84
killnode "diff_gen_0.delay_unit_2_2.in_2"
rnode "diff_gen_0.delay_unit_2_2.in_2.t10" 0 66.6643 -6291 6120 0
rnode "diff_gen_0.delay_unit_2_2.in_2.t12" 0 21.2662 -6291 5590 0
rnode "diff_gen_0.delay_unit_2_2.in_2.n0" 0 46.7555 -6291 5784 0
rnode "diff_gen_0.delay_unit_2_2.in_2.t8" 0 66.6643 -6379 6120 0
rnode "diff_gen_0.delay_unit_2_2.in_2.t11" 0 21.2662 -6379 5590 0
rnode "diff_gen_0.delay_unit_2_2.in_2.n1" 0 46.4538 -6379 5784 0
rnode "diff_gen_0.delay_unit_2_2.in_2.n2" 0 14.9816 -6336 5754 0
rnode "diff_gen_0.delay_unit_2_2.in_2.t13" 0 66.6643 -6467 6120 0
rnode "diff_gen_0.delay_unit_2_2.in_2.t14" 0 21.2662 -6467 5590 0
rnode "diff_gen_0.delay_unit_2_2.in_2.n3" 0 46.7555 -6467 5784 0
rnode "diff_gen_0.delay_unit_2_2.in_2.t15" 0 66.6643 -6555 6120 0
rnode "diff_gen_0.delay_unit_2_2.in_2.t9" 0 21.2662 -6555 5590 0
rnode "diff_gen_0.delay_unit_2_2.in_2.n4" 0 46.4538 -6555 5784 0
rnode "diff_gen_0.delay_unit_2_2.in_2.n5" 0 14.8209 -6512 5754 0
rnode "diff_gen_0.delay_unit_2_2.in_2.n6" 0 228.91 -6512 5754 0
rnode "diff_gen_0.delay_unit_2_2.in_2.t1" 0 165.681 -6014 6120 0
rnode "diff_gen_0.delay_unit_2_2.in_2.t0" 0 51.2026 -6014 5590 0
rnode "diff_gen_0.delay_unit_2_2.in_2.n7" 0 452.839 -6043 5590 0
rnode "diff_gen_0.delay_unit_2_2.in_2.n8" 0 285.821 -6784 5448 0
rnode "diff_gen_0.delay_unit_2_2.in_2.t5" 0 43.739 -7118 6120 0
rnode "diff_gen_0.delay_unit_2_2.in_2.t6" 0 43.739 -7176 6120 0
rnode "diff_gen_0.delay_unit_2_2.in_2.n9" 0 93.535 -7147 6120 0
rnode "diff_gen_0.delay_unit_2_2.in_2.t4" 0 14.5797 -7118 5590 0
rnode "diff_gen_0.delay_unit_2_2.in_2.t2" 0 14.5797 -7176 5590 0
rnode "diff_gen_0.delay_unit_2_2.in_2.n10" 0 31.6523 -7147 5590 0
rnode "diff_gen_0.delay_unit_2_2.in_2.n11" 0 376.142 -7147 5590 0
rnode "diff_gen_0.delay_unit_2_2.in_2.t7" 0 165.681 -7000 6120 0
rnode "diff_gen_0.delay_unit_2_2.in_2.t3" 0 51.2026 -7000 5590 0
rnode "diff_gen_0.delay_unit_2_2.in_2.n12" 0 398.173 -6971 5590 0
rnode "diff_gen_0.delay_unit_2_2.in_2.n13" 0 85.9444 -6962 5416 0
rnode "diff_gen_0.delay_unit_2_1.out_2" 0 28.6365 -6880 5384 0
resist "diff_gen_0.delay_unit_2_1.out_2" "diff_gen_0.delay_unit_2_2.in_2.n13" 0.160156
resist "diff_gen_0.delay_unit_2_1.out_2" "diff_gen_0.delay_unit_2_2.in_2.n8" 0.1875
resist "diff_gen_0.delay_unit_2_2.in_2.n8" "diff_gen_0.delay_unit_2_2.in_2.n6" 1.06641
resist "diff_gen_0.delay_unit_2_2.in_2.n13" "diff_gen_0.delay_unit_2_2.in_2.n12" 4.94837
resist "diff_gen_0.delay_unit_2_2.in_2.n13" "diff_gen_0.delay_unit_2_2.in_2.n11" 5.30774
resist "diff_gen_0.delay_unit_2_2.in_2.n8" "diff_gen_0.delay_unit_2_2.in_2.n7" 6.45771
resist "diff_gen_0.delay_unit_2_2.in_2.n9" "diff_gen_0.delay_unit_2_2.in_2.t6" 9.52167
resist "diff_gen_0.delay_unit_2_2.in_2.n9" "diff_gen_0.delay_unit_2_2.in_2.t5" 9.52167
resist "diff_gen_0.delay_unit_2_2.in_2.n10" "diff_gen_0.delay_unit_2_2.in_2.t2" 17.4
resist "diff_gen_0.delay_unit_2_2.in_2.n10" "diff_gen_0.delay_unit_2_2.in_2.t4" 17.4
resist "diff_gen_0.delay_unit_2_2.in_2.n2" "diff_gen_0.delay_unit_2_2.in_2.n1" 34.5433
resist "diff_gen_0.delay_unit_2_2.in_2.n5" "diff_gen_0.delay_unit_2_2.in_2.n4" 34.5433
resist "diff_gen_0.delay_unit_2_2.in_2.n2" "diff_gen_0.delay_unit_2_2.in_2.n0" 36.15
resist "diff_gen_0.delay_unit_2_2.in_2.n5" "diff_gen_0.delay_unit_2_2.in_2.n3" 36.15
resist "diff_gen_0.delay_unit_2_2.in_2.n11" "diff_gen_0.delay_unit_2_2.in_2.n10" 66.3167
resist "diff_gen_0.delay_unit_2_2.in_2.n11" "diff_gen_0.delay_unit_2_2.in_2.n9" 75.7277
resist "diff_gen_0.delay_unit_2_2.in_2.n7" "diff_gen_0.delay_unit_2_2.in_2.t0" 83.7167
resist "diff_gen_0.delay_unit_2_2.in_2.n12" "diff_gen_0.delay_unit_2_2.in_2.t3" 83.7167
resist "diff_gen_0.delay_unit_2_2.in_2.n12" "diff_gen_0.delay_unit_2_2.in_2.t7" 85.2494
resist "diff_gen_0.delay_unit_2_2.in_2.n7" "diff_gen_0.delay_unit_2_2.in_2.t1" 85.2494
resist "diff_gen_0.delay_unit_2_2.in_2.n6" "diff_gen_0.delay_unit_2_2.in_2.n5" 165.8
resist "diff_gen_0.delay_unit_2_2.in_2.n6" "diff_gen_0.delay_unit_2_2.in_2.n2" 166.144
resist "diff_gen_0.delay_unit_2_2.in_2.n1" "diff_gen_0.delay_unit_2_2.in_2.t11" 215.293
resist "diff_gen_0.delay_unit_2_2.in_2.n0" "diff_gen_0.delay_unit_2_2.in_2.t12" 215.293
resist "diff_gen_0.delay_unit_2_2.in_2.n4" "diff_gen_0.delay_unit_2_2.in_2.t9" 215.293
resist "diff_gen_0.delay_unit_2_2.in_2.n3" "diff_gen_0.delay_unit_2_2.in_2.t14" 215.293
resist "diff_gen_0.delay_unit_2_2.in_2.n1" "diff_gen_0.delay_unit_2_2.in_2.t8" 539.84
resist "diff_gen_0.delay_unit_2_2.in_2.n0" "diff_gen_0.delay_unit_2_2.in_2.t10" 539.84
resist "diff_gen_0.delay_unit_2_2.in_2.n4" "diff_gen_0.delay_unit_2_2.in_2.t15" 539.84
resist "diff_gen_0.delay_unit_2_2.in_2.n3" "diff_gen_0.delay_unit_2_2.in_2.t13" 539.84
rnode "vernier_delay_line_0.saff_delay_unit_4/saff_2_0.sense_amplifier_0.d" 0 696.698 9948 5152 0
rnode "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_1.t17" 0 59.8558 13003 6120 0
rnode "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_1.t9" 0 19.0943 13003 5590 0
rnode "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_1.n0" 0 41.7094 13003 5784 0
rnode "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_1.t11" 0 59.8558 12915 6120 0
rnode "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_1.t14" 0 19.0943 12915 5590 0
rnode "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_1.n1" 0 41.9803 12915 5784 0
rnode "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_1.n2" 0 13.4537 12960 5754 0
rnode "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_1.t16" 0 59.8558 12827 6120 0
rnode "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_1.t8" 0 19.0943 12827 5590 0
rnode "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_1.n3" 0 41.9803 12827 5784 0
rnode "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_1.t10" 0 59.8558 12739 6120 0
rnode "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_1.t13" 0 19.0943 12739 5590 0
rnode "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_1.n4" 0 41.7094 12739 5784 0
rnode "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_1.n5" 0 13.3072 12782 5754 0
rnode "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_1.n6" 0 351.208 12782 5754 0
rnode "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_1.t0" 0 47.903 12168 5590 0
rnode "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_1.t1" 0 144.997 12168 6120 0
rnode "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_1.n7" 0 368.007 12139 6120 0
rnode "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_1.n8" 0 191.794 12130 6586 0
rnode "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_1.t3" 0 13.0906 10062 5590 0
rnode "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_1.t2" 0 13.0906 10004 5590 0
rnode "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_1.n9" 0 30.6616 10033 5590 0
rnode "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_1.t7" 0 39.2719 10062 6120 0
rnode "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_1.t6" 0 39.2719 10004 6120 0
rnode "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_1.n10" 0 80.004 10033 6120 0
rnode "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_1.n11" 0 332.866 10033 6120 0
rnode "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_1.t19" 0 61.4722 10723 2492 0
rnode "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_1.t15" 0 61.4722 10635 2492 0
rnode "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_1.n12" 0 69.3988 10679 2129 0
rnode "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_1.t18" 0 61.4722 10371 2492 0
rnode "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_1.t12" 0 61.4722 10283 2492 0
rnode "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_1.n13" 0 69.0225 10327 2129 0
rnode "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_1.n14" 0 630.19 10327 2129 0
rnode "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_1.t4" 0 45.9732 10180 5590 0
rnode "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_1.n15" 0 158.781 10209 5590 0
rnode "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_1.t5" 0 144.997 10180 6120 0
rnode "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_1.n16" 0 240.639 10209 6120 0
rnode "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_1.n17" 0 180.864 10208 6494 0
rnode "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.out_1" 0 271.416 10856 6554 0
rnode "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_1" 0 184.027 11984 6554 0
resist "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_1" "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_1.n8" 0.285156
resist "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.out_1" "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_1.n17" 1.32031
resist "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_1.n16" "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_1.n15" 1.44022
resist "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_1" "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.out_1" 2.20312
resist "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_1.n17" "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_1.n16" 5.49185
resist "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_1.n8" "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_1.n7" 5.74185
resist "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_1.n17" "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_1.n11" 5.83169
resist "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_1.n15" "vernier_delay_line_0.saff_delay_unit_4/saff_2_0.sense_amplifier_0.d" 6.02828
resist "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_1.n10" "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_1.t6" 9.52167
resist "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_1.n10" "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_1.t7" 9.52167
resist "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_1.n8" "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_1.n6" 11.8359
resist "vernier_delay_line_0.saff_delay_unit_4/saff_2_0.sense_amplifier_0.d" "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_1.n14" 16.027
resist "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_1.n9" "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_1.t2" 17.4
resist "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_1.n9" "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_1.t3" 17.4
resist "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_1.n2" "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_1.n0" 34.5433
resist "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_1.n5" "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_1.n4" 34.5433
resist "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_1.n2" "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_1.n1" 36.15
resist "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_1.n5" "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_1.n3" 36.15
resist "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_1.n11" "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_1.n9" 67.7569
resist "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_1.n11" "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_1.n10" 74.2875
resist "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_1.n15" "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_1.t4" 83.7167
resist "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_1.n7" "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_1.t1" 83.8092
resist "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_1.n16" "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_1.t5" 83.8092
resist "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_1.n7" "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_1.t0" 85.1569
resist "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_1.n6" "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_1.n5" 165.8
resist "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_1.n14" "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_1.n13" 165.8
resist "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_1.n6" "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_1.n2" 166.148
resist "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_1.n14" "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_1.n12" 166.467
resist "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_1.n1" "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_1.t14" 215.293
resist "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_1.n0" "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_1.t9" 215.293
resist "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_1.n4" "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_1.t13" 215.293
resist "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_1.n3" "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_1.t8" 215.293
resist "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_1.n1" "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_1.t11" 539.84
resist "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_1.n0" "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_1.t17" 539.84
resist "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_1.n4" "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_1.t10" 539.84
resist "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_1.n3" "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_1.t16" 539.84
resist "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_1.n12" "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_1.t15" 572.119
resist "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_1.n12" "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_1.t19" 572.119
resist "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_1.n13" "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_1.t12" 572.119
resist "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_1.n13" "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_1.t18" 572.119
rnode "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_2" 0 191.438 2794 5384 0
rnode "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_2.t17" 0 39.2589 3319 6120 0
rnode "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_2.t8" 0 12.5238 3319 5590 0
rnode "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_2.n0" 0 27.5345 3319 5784 0
rnode "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_2.t10" 0 39.2589 3231 6120 0
rnode "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_2.t13" 0 12.5238 3231 5590 0
rnode "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_2.n1" 0 27.3569 3231 5784 0
rnode "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_2.n2" 0 8.82274 3274 5754 0
rnode "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_2.t15" 0 39.2589 3143 6120 0
rnode "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_2.t18" 0 12.5238 3143 5590 0
rnode "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_2.n3" 0 27.5345 3143 5784 0
rnode "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_2.t11" 0 39.2589 3055 6120 0
rnode "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_2.t14" 0 12.5238 3055 5590 0
rnode "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_2.n4" 0 27.3569 3055 5784 0
rnode "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_2.n5" 0 8.72808 3098 5754 0
rnode "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_2.n6" 0 134.806 3098 5754 0
rnode "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_2.t0" 0 97.5702 3596 6120 0
rnode "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_2.t1" 0 30.1535 3596 5590 0
rnode "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_2.n7" 0 266.679 3567 5590 0
rnode "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_2.t16" 0 46.1295 1419 2492 0
rnode "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_2.t9" 0 46.1295 1331 2492 0
rnode "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_2.n8" 0 54.0437 1375 2018 0
rnode "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_2.t19" 0 46.1295 1771 2492 0
rnode "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_2.t12" 0 46.1295 1683 2492 0
rnode "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_2.n9" 0 53.7997 1727 2018 0
rnode "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_2.n10" 0 493.085 1727 2015 0
rnode "vernier_delay_line_0.saff_delay_unit_0/saff_2_0.sense_amplifier_0.nd" 0 377.104 2486 5152 0
rnode "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_2.t7" 0 25.7581 1490 6120 0
rnode "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_2.t6" 0 25.7581 1432 6120 0
rnode "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_2.n11" 0 55.0832 1461 6120 0
rnode "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_2.t4" 0 8.58604 1490 5590 0
rnode "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_2.t3" 0 8.58604 1432 5590 0
rnode "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_2.n12" 0 18.6402 1461 5590 0
rnode "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_2.n13" 0 221.512 1461 5590 0
rnode "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_2.t5" 0 97.5702 1608 6120 0
rnode "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_2.t2" 0 30.1535 1608 5590 0
rnode "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_2.n14" 0 234.486 1637 5590 0
rnode "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_2.n15" 0 50.6131 1646 5416 0
rnode "vernier_delay_line_0.saff_delay_unit_0/delay_unit_2_0.out_2" 0 82.6155 1728 5384 0
rnode "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_2.n16" 0 122.976 2518 5384 0
resist "vernier_delay_line_0.saff_delay_unit_0/delay_unit_2_0.out_2" "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_2.n15" 0.160156
resist "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_2.n16" "vernier_delay_line_0.saff_delay_unit_0/saff_2_0.sense_amplifier_0.nd" 0.453125
resist "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_2" "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_2.n16" 0.601562
resist "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_2" "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_2.n6" 1.06641
resist "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_2.n16" "vernier_delay_line_0.saff_delay_unit_0/delay_unit_2_0.out_2" 1.54297
resist "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_2.n15" "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_2.n14" 4.94837
resist "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_2.n15" "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_2.n13" 5.30774
resist "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_2" "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_2.n7" 6.45771
resist "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_2.n11" "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_2.t6" 9.52167
resist "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_2.n11" "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_2.t7" 9.52167
resist "vernier_delay_line_0.saff_delay_unit_0/saff_2_0.sense_amplifier_0.nd" "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_2.n10" 17.1136
resist "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_2.n12" "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_2.t3" 17.4
resist "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_2.n12" "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_2.t4" 17.4
resist "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_2.n2" "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_2.n1" 34.5433
resist "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_2.n5" "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_2.n4" 34.5433
resist "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_2.n2" "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_2.n0" 36.15
resist "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_2.n5" "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_2.n3" 36.15
resist "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_2.n13" "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_2.n12" 66.3167
resist "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_2.n13" "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_2.n11" 75.7277
resist "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_2.n7" "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_2.t1" 83.7167
resist "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_2.n14" "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_2.t2" 83.7167
resist "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_2.n7" "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_2.t0" 85.2494
resist "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_2.n14" "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_2.t5" 85.2494
resist "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_2.n6" "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_2.n5" 165.8
resist "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_2.n6" "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_2.n2" 166.144
resist "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_2.n10" "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_2.n9" 167.991
resist "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_2.n10" "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_2.n8" 168.658
resist "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_2.n1" "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_2.t13" 215.293
resist "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_2.n0" "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_2.t8" 215.293
resist "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_2.n4" "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_2.t14" 215.293
resist "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_2.n3" "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_2.t18" 215.293
resist "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_2.n1" "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_2.t10" 539.84
resist "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_2.n0" "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_2.t17" 539.84
resist "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_2.n4" "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_2.t11" 539.84
resist "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_2.n3" "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_2.t15" 539.84
resist "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_2.n9" "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_2.t12" 784.053
resist "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_2.n9" "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_2.t19" 784.053
resist "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_2.n8" "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_2.t9" 784.053
resist "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_2.n8" "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_2.t16" 784.053
rnode "vernier_delay_line_0.start_pos" 0 263.274 512 6554 0
rnode "vernier_delay_line_0.start_pos.t11" 0 86.4454 1593 6120 0
rnode "vernier_delay_line_0.start_pos.t13" 0 27.5765 1593 5590 0
rnode "vernier_delay_line_0.start_pos.n0" 0 60.238 1593 5784 0
rnode "vernier_delay_line_0.start_pos.t8" 0 86.4454 1505 6120 0
rnode "vernier_delay_line_0.start_pos.t10" 0 27.5765 1505 5590 0
rnode "vernier_delay_line_0.start_pos.n1" 0 60.6291 1505 5784 0
rnode "vernier_delay_line_0.start_pos.n2" 0 19.4303 1550 5754 0
rnode "vernier_delay_line_0.start_pos.t9" 0 86.4454 1417 6120 0
rnode "vernier_delay_line_0.start_pos.t12" 0 27.5765 1417 5590 0
rnode "vernier_delay_line_0.start_pos.n3" 0 60.6291 1417 5784 0
rnode "vernier_delay_line_0.start_pos.t14" 0 86.4454 1329 6120 0
rnode "vernier_delay_line_0.start_pos.t15" 0 27.5765 1329 5590 0
rnode "vernier_delay_line_0.start_pos.n4" 0 60.238 1329 5784 0
rnode "vernier_delay_line_0.start_pos.n5" 0 19.2186 1372 5754 0
rnode "vernier_delay_line_0.start_pos.n6" 0 507.224 1372 5754 0
rnode "vernier_delay_line_0.start_pos.t0" 0 69.1828 758 5590 0
rnode "vernier_delay_line_0.start_pos.t1" 0 209.408 758 6120 0
rnode "vernier_delay_line_0.start_pos.n7" 0 531.486 729 6120 0
rnode "vernier_delay_line_0.start_pos.n8" 0 276.994 720 6586 0
rnode "vernier_delay_line_0.start_pos.t2" 0 18.9059 -1274 5590 0
rnode "vernier_delay_line_0.start_pos.t3" 0 18.9059 -1332 5590 0
rnode "vernier_delay_line_0.start_pos.n9" 0 44.2823 -1303 5590 0
rnode "vernier_delay_line_0.start_pos.t7" 0 56.7176 -1274 6120 0
rnode "vernier_delay_line_0.start_pos.t5" 0 56.7176 -1332 6120 0
rnode "vernier_delay_line_0.start_pos.n10" 0 115.544 -1303 6120 0
rnode "vernier_delay_line_0.start_pos.n11" 0 480.734 -1303 6120 0
rnode "vernier_delay_line_0.start_pos.t4" 0 69.2031 -1156 5590 0
rnode "vernier_delay_line_0.start_pos.t6" 0 209.408 -1156 6120 0
rnode "vernier_delay_line_0.start_pos.n12" 0 510.72 -1127 6120 0
rnode "vernier_delay_line_0.start_pos.n13" 0 261.208 -1128 6494 0
rnode "diff_gen_0.delay_unit_2_6.out_1" 0 363.614 -480 6554 0
resist "vernier_delay_line_0.start_pos" "vernier_delay_line_0.start_pos.n8" 0.40625
resist "diff_gen_0.delay_unit_2_6.out_1" "vernier_delay_line_0.start_pos.n13" 1.32031
resist "vernier_delay_line_0.start_pos" "diff_gen_0.delay_unit_2_6.out_1" 1.9375
resist "vernier_delay_line_0.start_pos.n13" "vernier_delay_line_0.start_pos.n12" 5.49185
resist "vernier_delay_line_0.start_pos.n8" "vernier_delay_line_0.start_pos.n7" 5.74185
resist "vernier_delay_line_0.start_pos.n13" "vernier_delay_line_0.start_pos.n11" 5.83169
resist "vernier_delay_line_0.start_pos.n10" "vernier_delay_line_0.start_pos.t5" 9.52167
resist "vernier_delay_line_0.start_pos.n10" "vernier_delay_line_0.start_pos.t7" 9.52167
resist "vernier_delay_line_0.start_pos.n8" "vernier_delay_line_0.start_pos.n6" 11.8359
resist "vernier_delay_line_0.start_pos.n9" "vernier_delay_line_0.start_pos.t3" 17.4
resist "vernier_delay_line_0.start_pos.n9" "vernier_delay_line_0.start_pos.t2" 17.4
resist "vernier_delay_line_0.start_pos.n2" "vernier_delay_line_0.start_pos.n0" 34.5433
resist "vernier_delay_line_0.start_pos.n5" "vernier_delay_line_0.start_pos.n4" 34.5433
resist "vernier_delay_line_0.start_pos.n2" "vernier_delay_line_0.start_pos.n1" 36.15
resist "vernier_delay_line_0.start_pos.n5" "vernier_delay_line_0.start_pos.n3" 36.15
resist "vernier_delay_line_0.start_pos.n11" "vernier_delay_line_0.start_pos.n9" 67.7569
resist "vernier_delay_line_0.start_pos.n11" "vernier_delay_line_0.start_pos.n10" 74.2875
resist "vernier_delay_line_0.start_pos.n7" "vernier_delay_line_0.start_pos.t1" 83.8092
resist "vernier_delay_line_0.start_pos.n12" "vernier_delay_line_0.start_pos.t6" 83.8092
resist "vernier_delay_line_0.start_pos.n7" "vernier_delay_line_0.start_pos.t0" 85.1569
resist "vernier_delay_line_0.start_pos.n12" "vernier_delay_line_0.start_pos.t4" 85.1569
resist "vernier_delay_line_0.start_pos.n6" "vernier_delay_line_0.start_pos.n5" 165.8
resist "vernier_delay_line_0.start_pos.n6" "vernier_delay_line_0.start_pos.n2" 166.148
resist "vernier_delay_line_0.start_pos.n1" "vernier_delay_line_0.start_pos.t10" 215.293
resist "vernier_delay_line_0.start_pos.n0" "vernier_delay_line_0.start_pos.t13" 215.293
resist "vernier_delay_line_0.start_pos.n4" "vernier_delay_line_0.start_pos.t15" 215.293
resist "vernier_delay_line_0.start_pos.n3" "vernier_delay_line_0.start_pos.t12" 215.293
resist "vernier_delay_line_0.start_pos.n1" "vernier_delay_line_0.start_pos.t8" 539.84
resist "vernier_delay_line_0.start_pos.n0" "vernier_delay_line_0.start_pos.t11" 539.84
resist "vernier_delay_line_0.start_pos.n4" "vernier_delay_line_0.start_pos.t14" 539.84
resist "vernier_delay_line_0.start_pos.n3" "vernier_delay_line_0.start_pos.t9" 539.84
killnode "a_7928_2192#"
rnode "a_7928_2192.t5" 0 24.9128 8866 2492 0
rnode "a_7928_2192.t7" 0 24.9128 9042 2492 0
rnode "a_7928_2192.t6" 0 24.9128 8984 2492 0
rnode "a_7928_2192.n0" 0 60.2716 9013 2492 0
rnode "a_7928_2192.t11" 0 24.9128 8514 2492 0
rnode "a_7928_2192.t0" 0 24.9128 8456 2492 0
rnode "a_7928_2192.n1" 0 60.1143 8485 2492 0
rnode "a_7928_2192.t2" 0 24.9128 8338 2492 0
rnode "a_7928_2192.t12" 0 24.9128 8280 2492 0
rnode "a_7928_2192.n2" 0 60.1143 8309 2492 0
rnode "a_7928_2192.t10" 0 24.9128 8162 2492 0
rnode "a_7928_2192.t1" 0 24.9128 8104 2492 0
rnode "a_7928_2192.n3" 0 60.1143 8133 2492 0
rnode "a_7928_2192.t3" 0 97.1391 7986 2492 0
rnode "a_7928_2192.n4" 0 369.186 8133 1954 0
rnode "a_7928_2192.n5" 0 182.473 8309 1954 0
rnode "a_7928_2192.n6" 0 220.19 8485 1954 0
rnode "a_7928_2192.t4" 0 24.9128 8690 2492 0
rnode "a_7928_2192.t9" 0 24.9128 8632 2492 0
rnode "a_7928_2192.n7" 0 52.6589 8661 2492 0
rnode "a_7928_2192.n8" 0 140.942 8661 2492 0
rnode "a_7928_2192.n9" 0 340.434 8837 2860 0
rnode "a_7928_2192.n10" 0 57.4089 8837 2492 0
rnode "a_7928_2192.t8" 0 24.9128 8808 2492 0
resist "a_7928_2192.n5" "a_7928_2192.n4" 0.478261
resist "a_7928_2192.n6" "a_7928_2192.n5" 0.478261
resist "a_7928_2192.n9" "a_7928_2192.n8" 1.47826
resist "a_7928_2192.n8" "a_7928_2192.n6" 1.94022
resist "a_7928_2192.t8" "a_7928_2192.n10" 5.8
resist "a_7928_2192.n10" "a_7928_2192.t5" 5.8
resist "a_7928_2192.n0" "a_7928_2192.t6" 5.8
resist "a_7928_2192.n0" "a_7928_2192.t7" 5.8
resist "a_7928_2192.n3" "a_7928_2192.t1" 5.8
resist "a_7928_2192.n3" "a_7928_2192.t10" 5.8
resist "a_7928_2192.n2" "a_7928_2192.t12" 5.8
resist "a_7928_2192.n2" "a_7928_2192.t2" 5.8
resist "a_7928_2192.n1" "a_7928_2192.t0" 5.8
resist "a_7928_2192.n1" "a_7928_2192.t11" 5.8
resist "a_7928_2192.n7" "a_7928_2192.t9" 5.8
resist "a_7928_2192.n7" "a_7928_2192.t4" 5.8
resist "a_7928_2192.n8" "a_7928_2192.n7" 24.2875
resist "a_7928_2192.n10" "a_7928_2192.n9" 25.2875
resist "a_7928_2192.n4" "a_7928_2192.n3" 25.7495
resist "a_7928_2192.n5" "a_7928_2192.n2" 25.7495
resist "a_7928_2192.n6" "a_7928_2192.n1" 25.7495
resist "a_7928_2192.n9" "a_7928_2192.n0" 25.7658
resist "a_7928_2192.n4" "a_7928_2192.t3" 32.0277
rnode "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_1" 0 375.821 7420 6554 0
rnode "vernier_delay_line_0.saff_delay_unit_2/saff_2_0.sense_amplifier_0.d" 0 696.698 5384 5152 0
rnode "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_1.t18" 0 61.4722 6159 2492 0
rnode "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_1.t10" 0 61.4722 6071 2492 0
rnode "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_1.n0" 0 69.3988 6115 2129 0
rnode "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_1.t13" 0 61.4722 5807 2492 0
rnode "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_1.t15" 0 61.4722 5719 2492 0
rnode "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_1.n1" 0 69.0225 5763 2129 0
rnode "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_1.n2" 0 630.19 5763 2129 0
rnode "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_1.t14" 0 59.8558 8439 6120 0
rnode "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_1.t17" 0 19.0943 8439 5590 0
rnode "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_1.n3" 0 41.7094 8439 5784 0
rnode "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_1.t19" 0 59.8558 8351 6120 0
rnode "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_1.t9" 0 19.0943 8351 5590 0
rnode "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_1.n4" 0 41.9803 8351 5784 0
rnode "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_1.n5" 0 13.4537 8396 5754 0
rnode "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_1.t12" 0 59.8558 8263 6120 0
rnode "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_1.t16" 0 19.0943 8263 5590 0
rnode "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_1.n6" 0 41.9803 8263 5784 0
rnode "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_1.t8" 0 59.8558 8175 6120 0
rnode "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_1.t11" 0 19.0943 8175 5590 0
rnode "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_1.n7" 0 41.7094 8175 5784 0
rnode "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_1.n8" 0 13.3072 8218 5754 0
rnode "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_1.n9" 0 351.208 8218 5754 0
rnode "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_1.t6" 0 47.903 7604 5590 0
rnode "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_1.t7" 0 144.997 7604 6120 0
rnode "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_1.n10" 0 368.007 7575 6120 0
rnode "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.out_1" 0 271.416 6292 6554 0
rnode "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_1.t1" 0 13.0906 5498 5590 0
rnode "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_1.t5" 0 13.0906 5440 5590 0
rnode "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_1.n11" 0 30.6616 5469 5590 0
rnode "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_1.t4" 0 39.2719 5498 6120 0
rnode "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_1.t3" 0 39.2719 5440 6120 0
rnode "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_1.n12" 0 80.004 5469 6120 0
rnode "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_1.n13" 0 332.866 5469 6120 0
rnode "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_1.n14" 0 180.864 5644 6494 0
rnode "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_1.t0" 0 144.997 5616 6120 0
rnode "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_1.n15" 0 240.639 5645 6120 0
rnode "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_1.t2" 0 45.9732 5616 5590 0
rnode "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_1.n16" 0 158.781 5645 5590 0
resist "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_1.n14" "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.out_1" 1.32031
resist "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_1.n16" "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_1.n15" 1.44022
resist "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.out_1" "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_1" 2.48828
resist "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_1.n15" "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_1.n14" 5.49185
resist "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_1" "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_1.n10" 5.74185
resist "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_1.n14" "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_1.n13" 5.83169
resist "vernier_delay_line_0.saff_delay_unit_2/saff_2_0.sense_amplifier_0.d" "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_1.n16" 6.02828
resist "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_1.n12" "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_1.t3" 9.52167
resist "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_1.n12" "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_1.t4" 9.52167
resist "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_1" "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_1.n9" 11.8359
resist "vernier_delay_line_0.saff_delay_unit_2/saff_2_0.sense_amplifier_0.d" "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_1.n2" 16.027
resist "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_1.n11" "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_1.t5" 17.4
resist "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_1.n11" "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_1.t1" 17.4
resist "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_1.n5" "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_1.n3" 34.5433
resist "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_1.n8" "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_1.n7" 34.5433
resist "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_1.n5" "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_1.n4" 36.15
resist "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_1.n8" "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_1.n6" 36.15
resist "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_1.n13" "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_1.n11" 67.7569
resist "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_1.n13" "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_1.n12" 74.2875
resist "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_1.n16" "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_1.t2" 83.7167
resist "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_1.n15" "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_1.t0" 83.8092
resist "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_1.n10" "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_1.t7" 83.8092
resist "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_1.n10" "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_1.t6" 85.1569
resist "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_1.n2" "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_1.n1" 165.8
resist "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_1.n9" "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_1.n8" 165.8
resist "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_1.n9" "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_1.n5" 166.148
resist "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_1.n2" "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_1.n0" 166.467
resist "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_1.n4" "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_1.t9" 215.293
resist "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_1.n3" "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_1.t17" 215.293
resist "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_1.n7" "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_1.t11" 215.293
resist "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_1.n6" "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_1.t16" 215.293
resist "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_1.n4" "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_1.t19" 539.84
resist "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_1.n3" "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_1.t14" 539.84
resist "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_1.n7" "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_1.t8" 539.84
resist "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_1.n6" "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_1.t12" 539.84
resist "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_1.n0" "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_1.t10" 572.119
resist "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_1.n0" "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_1.t18" 572.119
resist "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_1.n1" "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_1.t15" 572.119
resist "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_1.n1" "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_1.t13" 572.119
killnode "diff_gen_0.delay_unit_2_6.in_2"
rnode "diff_gen_0.delay_unit_2_6.in_2.t14" 0 66.6643 -1171 6120 0
rnode "diff_gen_0.delay_unit_2_6.in_2.t8" 0 21.2662 -1171 5590 0
rnode "diff_gen_0.delay_unit_2_6.in_2.n0" 0 46.7555 -1171 5784 0
rnode "diff_gen_0.delay_unit_2_6.in_2.t11" 0 66.6643 -1259 6120 0
rnode "diff_gen_0.delay_unit_2_6.in_2.t13" 0 21.2662 -1259 5590 0
rnode "diff_gen_0.delay_unit_2_6.in_2.n1" 0 46.4538 -1259 5784 0
rnode "diff_gen_0.delay_unit_2_6.in_2.n2" 0 14.9816 -1216 5754 0
rnode "diff_gen_0.delay_unit_2_6.in_2.t15" 0 66.6643 -1347 6120 0
rnode "diff_gen_0.delay_unit_2_6.in_2.t9" 0 21.2662 -1347 5590 0
rnode "diff_gen_0.delay_unit_2_6.in_2.n3" 0 46.7555 -1347 5784 0
rnode "diff_gen_0.delay_unit_2_6.in_2.t10" 0 66.6643 -1435 6120 0
rnode "diff_gen_0.delay_unit_2_6.in_2.t12" 0 21.2662 -1435 5590 0
rnode "diff_gen_0.delay_unit_2_6.in_2.n4" 0 46.4538 -1435 5784 0
rnode "diff_gen_0.delay_unit_2_6.in_2.n5" 0 14.8209 -1392 5754 0
rnode "diff_gen_0.delay_unit_2_6.in_2.n6" 0 228.91 -1392 5754 0
rnode "diff_gen_0.delay_unit_2_6.in_2.t1" 0 165.681 -894 6120 0
rnode "diff_gen_0.delay_unit_2_6.in_2.t0" 0 51.2026 -894 5590 0
rnode "diff_gen_0.delay_unit_2_6.in_2.n7" 0 452.839 -923 5590 0
rnode "diff_gen_0.delay_unit_2_6.in_2.n8" 0 285.821 -1664 5448 0
rnode "diff_gen_0.delay_unit_2_6.in_2.t7" 0 43.739 -1998 6120 0
rnode "diff_gen_0.delay_unit_2_6.in_2.t5" 0 43.739 -2056 6120 0
rnode "diff_gen_0.delay_unit_2_6.in_2.n9" 0 93.535 -2027 6120 0
rnode "diff_gen_0.delay_unit_2_6.in_2.t3" 0 14.5797 -1998 5590 0
rnode "diff_gen_0.delay_unit_2_6.in_2.t4" 0 14.5797 -2056 5590 0
rnode "diff_gen_0.delay_unit_2_6.in_2.n10" 0 31.6523 -2027 5590 0
rnode "diff_gen_0.delay_unit_2_6.in_2.n11" 0 376.142 -2027 5590 0
rnode "diff_gen_0.delay_unit_2_6.in_2.t6" 0 165.681 -1880 6120 0
rnode "diff_gen_0.delay_unit_2_6.in_2.t2" 0 51.2026 -1880 5590 0
rnode "diff_gen_0.delay_unit_2_6.in_2.n12" 0 398.173 -1851 5590 0
rnode "diff_gen_0.delay_unit_2_6.in_2.n13" 0 85.9444 -1842 5416 0
rnode "diff_gen_0.delay_unit_2_5.out_2" 0 28.6365 -1760 5384 0
resist "diff_gen_0.delay_unit_2_5.out_2" "diff_gen_0.delay_unit_2_6.in_2.n13" 0.160156
resist "diff_gen_0.delay_unit_2_5.out_2" "diff_gen_0.delay_unit_2_6.in_2.n8" 0.1875
resist "diff_gen_0.delay_unit_2_6.in_2.n8" "diff_gen_0.delay_unit_2_6.in_2.n6" 1.06641
resist "diff_gen_0.delay_unit_2_6.in_2.n13" "diff_gen_0.delay_unit_2_6.in_2.n12" 4.94837
resist "diff_gen_0.delay_unit_2_6.in_2.n13" "diff_gen_0.delay_unit_2_6.in_2.n11" 5.30774
resist "diff_gen_0.delay_unit_2_6.in_2.n8" "diff_gen_0.delay_unit_2_6.in_2.n7" 6.45771
resist "diff_gen_0.delay_unit_2_6.in_2.n9" "diff_gen_0.delay_unit_2_6.in_2.t5" 9.52167
resist "diff_gen_0.delay_unit_2_6.in_2.n9" "diff_gen_0.delay_unit_2_6.in_2.t7" 9.52167
resist "diff_gen_0.delay_unit_2_6.in_2.n10" "diff_gen_0.delay_unit_2_6.in_2.t4" 17.4
resist "diff_gen_0.delay_unit_2_6.in_2.n10" "diff_gen_0.delay_unit_2_6.in_2.t3" 17.4
resist "diff_gen_0.delay_unit_2_6.in_2.n2" "diff_gen_0.delay_unit_2_6.in_2.n1" 34.5433
resist "diff_gen_0.delay_unit_2_6.in_2.n5" "diff_gen_0.delay_unit_2_6.in_2.n4" 34.5433
resist "diff_gen_0.delay_unit_2_6.in_2.n2" "diff_gen_0.delay_unit_2_6.in_2.n0" 36.15
resist "diff_gen_0.delay_unit_2_6.in_2.n5" "diff_gen_0.delay_unit_2_6.in_2.n3" 36.15
resist "diff_gen_0.delay_unit_2_6.in_2.n11" "diff_gen_0.delay_unit_2_6.in_2.n10" 66.3167
resist "diff_gen_0.delay_unit_2_6.in_2.n11" "diff_gen_0.delay_unit_2_6.in_2.n9" 75.7277
resist "diff_gen_0.delay_unit_2_6.in_2.n7" "diff_gen_0.delay_unit_2_6.in_2.t0" 83.7167
resist "diff_gen_0.delay_unit_2_6.in_2.n12" "diff_gen_0.delay_unit_2_6.in_2.t2" 83.7167
resist "diff_gen_0.delay_unit_2_6.in_2.n7" "diff_gen_0.delay_unit_2_6.in_2.t1" 85.2494
resist "diff_gen_0.delay_unit_2_6.in_2.n12" "diff_gen_0.delay_unit_2_6.in_2.t6" 85.2494
resist "diff_gen_0.delay_unit_2_6.in_2.n6" "diff_gen_0.delay_unit_2_6.in_2.n5" 165.8
resist "diff_gen_0.delay_unit_2_6.in_2.n6" "diff_gen_0.delay_unit_2_6.in_2.n2" 166.144
resist "diff_gen_0.delay_unit_2_6.in_2.n1" "diff_gen_0.delay_unit_2_6.in_2.t13" 215.293
resist "diff_gen_0.delay_unit_2_6.in_2.n0" "diff_gen_0.delay_unit_2_6.in_2.t8" 215.293
resist "diff_gen_0.delay_unit_2_6.in_2.n4" "diff_gen_0.delay_unit_2_6.in_2.t12" 215.293
resist "diff_gen_0.delay_unit_2_6.in_2.n3" "diff_gen_0.delay_unit_2_6.in_2.t9" 215.293
resist "diff_gen_0.delay_unit_2_6.in_2.n1" "diff_gen_0.delay_unit_2_6.in_2.t11" 539.84
resist "diff_gen_0.delay_unit_2_6.in_2.n0" "diff_gen_0.delay_unit_2_6.in_2.t14" 539.84
resist "diff_gen_0.delay_unit_2_6.in_2.n4" "diff_gen_0.delay_unit_2_6.in_2.t10" 539.84
resist "diff_gen_0.delay_unit_2_6.in_2.n3" "diff_gen_0.delay_unit_2_6.in_2.t15" 539.84
rnode "vernier_delay_line_0.saff_delay_unit_4/saff_2_0.sense_amplifier_0.out2.n0" 0 763.336 10855 3810 0
rnode "vernier_delay_line_0.saff_delay_unit_4/saff_2_0.sense_amplifier_0.out2.n1" 0 936.187 10528 3787 0
rnode "vernier_delay_line_0.saff_delay_unit_4/saff_2_0.sense_amplifier_0.out2" 0 886.58 11716 1682 0
rnode "vernier_delay_line_0.saff_delay_unit_4/saff_2_0.sense_amplifier_0.out2.t10" 0 87.5674 11137 1030 0
rnode "vernier_delay_line_0.saff_delay_unit_4/saff_2_0.sense_amplifier_0.out2.t4" 0 39.8905 11049 396 0
rnode "vernier_delay_line_0.saff_delay_unit_4/saff_2_0.sense_amplifier_0.out2.n2" 0 97.546 11137 642 0
rnode "vernier_delay_line_0.saff_delay_unit_4/saff_2_0.saff_bottom_latch_0.b1" 0 542.446 10844 1372 0
rnode "vernier_delay_line_0.saff_delay_unit_4/saff_2_0.sense_amplifier_0.out2.t1" 0 201.734 10914 3342 0
rnode "vernier_delay_line_0.saff_delay_unit_4/saff_2_0.sense_amplifier_0.out2.t2" 0 201.734 10796 3342 0
rnode "vernier_delay_line_0.saff_delay_unit_4/saff_2_0.sense_amplifier_0.out2.t8" 0 95.8879 10407 1030 0
rnode "vernier_delay_line_0.saff_delay_unit_4/saff_2_0.sense_amplifier_0.out2.t7" 0 41.2205 10407 396 0
rnode "vernier_delay_line_0.saff_delay_unit_4/saff_2_0.sense_amplifier_0.out2.n3" 0 116.123 10259 615 0
rnode "vernier_delay_line_0.saff_delay_unit_4/saff_2_0.saff_bottom_latch_0.b2" 0 1324.74 10170 1408 0
rnode "vernier_delay_line_0.saff_delay_unit_4/saff_2_0.sense_amplifier_0.out2.t6" 0 108.538 10371 4268 0
rnode "vernier_delay_line_0.saff_delay_unit_4/saff_2_0.sense_amplifier_0.out2.t9" 0 81.767 10371 3342 0
rnode "vernier_delay_line_0.saff_delay_unit_4/saff_2_0.sense_amplifier_0.out2.t5" 0 90.5964 10283 3342 0
rnode "vernier_delay_line_0.saff_delay_unit_4/saff_2_0.sense_amplifier_0.out2.n4" 0 106.694 10371 3016 0
rnode "vernier_delay_line_0.saff_delay_unit_4/saff_2_0.sense_amplifier_0.out2.t0" 0 54.2618 10884 4268 0
rnode "vernier_delay_line_0.saff_delay_unit_4/saff_2_0.sense_amplifier_0.out2.t3" 0 54.2618 10826 4268 0
rnode "vernier_delay_line_0.saff_delay_unit_4/saff_2_0.sense_amplifier_0.out2.n5" 0 115.133 10855 4268 0
rnode "vernier_delay_line_0.saff_delay_unit_4/saff_2_0.sense_amplifier_0.out2.n6" 0 753.756 10943 3764 0
resist "vernier_delay_line_0.saff_delay_unit_4/saff_2_0.sense_amplifier_0.out2.n6" "vernier_delay_line_0.saff_delay_unit_4/saff_2_0.sense_amplifier_0.out2.n0" 0.478261
resist "vernier_delay_line_0.saff_delay_unit_4/saff_2_0.sense_amplifier_0.out2.n0" "vernier_delay_line_0.saff_delay_unit_4/saff_2_0.sense_amplifier_0.out2.n1" 0.802618
resist "vernier_delay_line_0.saff_delay_unit_4/saff_2_0.sense_amplifier_0.out2" "vernier_delay_line_0.saff_delay_unit_4/saff_2_0.saff_bottom_latch_0.b1" 3.11685
resist "vernier_delay_line_0.saff_delay_unit_4/saff_2_0.sense_amplifier_0.out2.n5" "vernier_delay_line_0.saff_delay_unit_4/saff_2_0.sense_amplifier_0.out2.t3" 9.52167
resist "vernier_delay_line_0.saff_delay_unit_4/saff_2_0.sense_amplifier_0.out2.n5" "vernier_delay_line_0.saff_delay_unit_4/saff_2_0.sense_amplifier_0.out2.t0" 9.52167
resist "vernier_delay_line_0.saff_delay_unit_4/saff_2_0.sense_amplifier_0.out2" "vernier_delay_line_0.saff_delay_unit_4/saff_2_0.sense_amplifier_0.out2.n6" 10.5953
resist "vernier_delay_line_0.saff_delay_unit_4/saff_2_0.sense_amplifier_0.out2.n1" "vernier_delay_line_0.saff_delay_unit_4/saff_2_0.saff_bottom_latch_0.b2" 11.1801
resist "vernier_delay_line_0.saff_delay_unit_4/saff_2_0.sense_amplifier_0.out2.n6" "vernier_delay_line_0.saff_delay_unit_4/saff_2_0.sense_amplifier_0.out2.t1" 31.2342
resist "vernier_delay_line_0.saff_delay_unit_4/saff_2_0.sense_amplifier_0.out2.n0" "vernier_delay_line_0.saff_delay_unit_4/saff_2_0.sense_amplifier_0.out2.t2" 31.2342
resist "vernier_delay_line_0.saff_delay_unit_4/saff_2_0.sense_amplifier_0.out2.n0" "vernier_delay_line_0.saff_delay_unit_4/saff_2_0.sense_amplifier_0.out2.n5" 75.5321
resist "vernier_delay_line_0.saff_delay_unit_4/saff_2_0.saff_bottom_latch_0.b2" "vernier_delay_line_0.saff_delay_unit_4/saff_2_0.sense_amplifier_0.out2.n3" 168.077
resist "vernier_delay_line_0.saff_delay_unit_4/saff_2_0.saff_bottom_latch_0.b1" "vernier_delay_line_0.saff_delay_unit_4/saff_2_0.sense_amplifier_0.out2.n2" 208.537
resist "vernier_delay_line_0.saff_delay_unit_4/saff_2_0.sense_amplifier_0.out2.n1" "vernier_delay_line_0.saff_delay_unit_4/saff_2_0.sense_amplifier_0.out2.n4" 357.26
resist "vernier_delay_line_0.saff_delay_unit_4/saff_2_0.sense_amplifier_0.out2.n3" "vernier_delay_line_0.saff_delay_unit_4/saff_2_0.sense_amplifier_0.out2.t7" 427.875
resist "vernier_delay_line_0.saff_delay_unit_4/saff_2_0.sense_amplifier_0.out2.n2" "vernier_delay_line_0.saff_delay_unit_4/saff_2_0.sense_amplifier_0.out2.t4" 431.806
resist "vernier_delay_line_0.saff_delay_unit_4/saff_2_0.sense_amplifier_0.out2.n4" "vernier_delay_line_0.saff_delay_unit_4/saff_2_0.sense_amplifier_0.out2.t9" 523.773
resist "vernier_delay_line_0.saff_delay_unit_4/saff_2_0.sense_amplifier_0.out2.n2" "vernier_delay_line_0.saff_delay_unit_4/saff_2_0.sense_amplifier_0.out2.t10" 623.387
resist "vernier_delay_line_0.saff_delay_unit_4/saff_2_0.sense_amplifier_0.out2.n4" "vernier_delay_line_0.saff_delay_unit_4/saff_2_0.sense_amplifier_0.out2.t5" 665.16
resist "vernier_delay_line_0.saff_delay_unit_4/saff_2_0.sense_amplifier_0.out2.n3" "vernier_delay_line_0.saff_delay_unit_4/saff_2_0.sense_amplifier_0.out2.t8" 742.782
resist "vernier_delay_line_0.saff_delay_unit_4/saff_2_0.sense_amplifier_0.out2.n1" "vernier_delay_line_0.saff_delay_unit_4/saff_2_0.sense_amplifier_0.out2.t6" 879.48
rnode "vernier_delay_line_0.saff_delay_unit_4/saff_2_0.sense_amplifier_0.out1.n0" 0 1061.4 10327 3736 0
rnode "vernier_delay_line_0.saff_delay_unit_4/saff_2_0.saff_bottom_latch_0.a2" 0 1085.11 11420 1400 0
rnode "vernier_delay_line_0.saff_delay_unit_4/saff_2_0.sense_amplifier_0.out1" 0 944.32 9842 1682 0
rnode "vernier_delay_line_0.saff_delay_unit_4/saff_2_0.sense_amplifier_0.out1.t6" 0 87.8241 10495 1030 0
rnode "vernier_delay_line_0.saff_delay_unit_4/saff_2_0.sense_amplifier_0.out1.t10" 0 40.0075 10583 396 0
rnode "vernier_delay_line_0.saff_delay_unit_4/saff_2_0.sense_amplifier_0.out1.n1" 0 97.7166 10495 642 0
rnode "vernier_delay_line_0.saff_delay_unit_4/saff_2_0.saff_bottom_latch_0.a1" 0 546.651 10742 1372 0
rnode "vernier_delay_line_0.saff_delay_unit_4/saff_2_0.sense_amplifier_0.out1.t1" 0 200.111 10268 3342 0
rnode "vernier_delay_line_0.saff_delay_unit_4/saff_2_0.sense_amplifier_0.out1.t2" 0 202.807 10386 3342 0
rnode "vernier_delay_line_0.saff_delay_unit_4/saff_2_0.sense_amplifier_0.out1.t8" 0 96.1691 11225 1030 0
rnode "vernier_delay_line_0.saff_delay_unit_4/saff_2_0.sense_amplifier_0.out1.t7" 0 41.3414 11225 396 0
rnode "vernier_delay_line_0.saff_delay_unit_4/saff_2_0.sense_amplifier_0.out1.n2" 0 116.331 11373 615 0
rnode "vernier_delay_line_0.saff_delay_unit_4/saff_2_0.sense_amplifier_0.out1.t9" 0 82.0067 10811 3342 0
rnode "vernier_delay_line_0.saff_delay_unit_4/saff_2_0.sense_amplifier_0.out1.t5" 0 90.862 10899 3342 0
rnode "vernier_delay_line_0.saff_delay_unit_4/saff_2_0.sense_amplifier_0.out1.n3" 0 108.213 10811 3016 0
rnode "vernier_delay_line_0.saff_delay_unit_4/saff_2_0.sense_amplifier_0.out1.n4" 0 1246.45 10710 3896 0
rnode "vernier_delay_line_0.saff_delay_unit_4/saff_2_0.sense_amplifier_0.out1.t4" 0 107.599 10811 4268 0
rnode "vernier_delay_line_0.saff_delay_unit_4/saff_2_0.sense_amplifier_0.out1.n5" 0 139.678 10677 3897 0
rnode "vernier_delay_line_0.saff_delay_unit_4/saff_2_0.sense_amplifier_0.out1.t3" 0 54.4209 10356 4268 0
rnode "vernier_delay_line_0.saff_delay_unit_4/saff_2_0.sense_amplifier_0.out1.t0" 0 54.4209 10298 4268 0
rnode "vernier_delay_line_0.saff_delay_unit_4/saff_2_0.sense_amplifier_0.out1.n6" 0 114.315 10327 4268 0
rnode "vernier_delay_line_0.saff_delay_unit_4/saff_2_0.sense_amplifier_0.out1.n7" 0 382.243 10350 3908 0
resist "vernier_delay_line_0.saff_delay_unit_4/saff_2_0.sense_amplifier_0.out1.n0" "vernier_delay_line_0.saff_delay_unit_4/saff_2_0.sense_amplifier_0.out1.n7" 0.706522
resist "vernier_delay_line_0.saff_delay_unit_4/saff_2_0.sense_amplifier_0.out1.n7" "vernier_delay_line_0.saff_delay_unit_4/saff_2_0.sense_amplifier_0.out1.n5" 0.897727
resist "vernier_delay_line_0.saff_delay_unit_4/saff_2_0.sense_amplifier_0.out1" "vernier_delay_line_0.saff_delay_unit_4/saff_2_0.saff_bottom_latch_0.a1" 3.13315
resist "vernier_delay_line_0.saff_delay_unit_4/saff_2_0.sense_amplifier_0.out1.n5" "vernier_delay_line_0.saff_delay_unit_4/saff_2_0.sense_amplifier_0.out1.n4" 4.50189
resist "vernier_delay_line_0.saff_delay_unit_4/saff_2_0.sense_amplifier_0.out1.n4" "vernier_delay_line_0.saff_delay_unit_4/saff_2_0.saff_bottom_latch_0.a2" 8.00421
resist "vernier_delay_line_0.saff_delay_unit_4/saff_2_0.sense_amplifier_0.out1" "vernier_delay_line_0.saff_delay_unit_4/saff_2_0.sense_amplifier_0.out1.n0" 9.08184
resist "vernier_delay_line_0.saff_delay_unit_4/saff_2_0.sense_amplifier_0.out1.n6" "vernier_delay_line_0.saff_delay_unit_4/saff_2_0.sense_amplifier_0.out1.t0" 9.52167
resist "vernier_delay_line_0.saff_delay_unit_4/saff_2_0.sense_amplifier_0.out1.n6" "vernier_delay_line_0.saff_delay_unit_4/saff_2_0.sense_amplifier_0.out1.t3" 9.52167
resist "vernier_delay_line_0.saff_delay_unit_4/saff_2_0.sense_amplifier_0.out1.n0" "vernier_delay_line_0.saff_delay_unit_4/saff_2_0.sense_amplifier_0.out1.t1" 31.0332
resist "vernier_delay_line_0.saff_delay_unit_4/saff_2_0.sense_amplifier_0.out1.n0" "vernier_delay_line_0.saff_delay_unit_4/saff_2_0.sense_amplifier_0.out1.t2" 31.2723
resist "vernier_delay_line_0.saff_delay_unit_4/saff_2_0.sense_amplifier_0.out1.n7" "vernier_delay_line_0.saff_delay_unit_4/saff_2_0.sense_amplifier_0.out1.n6" 75.2658
resist "vernier_delay_line_0.saff_delay_unit_4/saff_2_0.saff_bottom_latch_0.a2" "vernier_delay_line_0.saff_delay_unit_4/saff_2_0.sense_amplifier_0.out1.n2" 168.007
resist "vernier_delay_line_0.saff_delay_unit_4/saff_2_0.saff_bottom_latch_0.a1" "vernier_delay_line_0.saff_delay_unit_4/saff_2_0.sense_amplifier_0.out1.n1" 208.5
resist "vernier_delay_line_0.saff_delay_unit_4/saff_2_0.sense_amplifier_0.out1.n4" "vernier_delay_line_0.saff_delay_unit_4/saff_2_0.sense_amplifier_0.out1.n3" 364.732
resist "vernier_delay_line_0.saff_delay_unit_4/saff_2_0.sense_amplifier_0.out1.n2" "vernier_delay_line_0.saff_delay_unit_4/saff_2_0.sense_amplifier_0.out1.t7" 427.875
resist "vernier_delay_line_0.saff_delay_unit_4/saff_2_0.sense_amplifier_0.out1.n1" "vernier_delay_line_0.saff_delay_unit_4/saff_2_0.sense_amplifier_0.out1.t10" 431.806
resist "vernier_delay_line_0.saff_delay_unit_4/saff_2_0.sense_amplifier_0.out1.n3" "vernier_delay_line_0.saff_delay_unit_4/saff_2_0.sense_amplifier_0.out1.t9" 523.773
resist "vernier_delay_line_0.saff_delay_unit_4/saff_2_0.sense_amplifier_0.out1.n1" "vernier_delay_line_0.saff_delay_unit_4/saff_2_0.sense_amplifier_0.out1.t6" 623.387
resist "vernier_delay_line_0.saff_delay_unit_4/saff_2_0.sense_amplifier_0.out1.n3" "vernier_delay_line_0.saff_delay_unit_4/saff_2_0.sense_amplifier_0.out1.t5" 665.16
resist "vernier_delay_line_0.saff_delay_unit_4/saff_2_0.sense_amplifier_0.out1.n2" "vernier_delay_line_0.saff_delay_unit_4/saff_2_0.sense_amplifier_0.out1.t8" 742.782
resist "vernier_delay_line_0.saff_delay_unit_4/saff_2_0.sense_amplifier_0.out1.n5" "vernier_delay_line_0.saff_delay_unit_4/saff_2_0.sense_amplifier_0.out1.t4" 890.727
rnode "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.out_2" 0 133.229 8574 5384 0
rnode "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_2" 0 191.438 9640 5384 0
rnode "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_2.t19" 0 39.2589 10165 6120 0
rnode "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_2.t11" 0 12.5238 10165 5590 0
rnode "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_2.n0" 0 27.5346 10165 5784 0
rnode "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_2.t13" 0 39.2589 10077 6120 0
rnode "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_2.t16" 0 12.5238 10077 5590 0
rnode "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_2.n1" 0 27.3569 10077 5784 0
rnode "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_2.n2" 0 8.82274 10120 5754 0
rnode "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_2.t17" 0 39.2589 9989 6120 0
rnode "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_2.t18" 0 12.5238 9989 5590 0
rnode "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_2.n3" 0 27.5346 9989 5784 0
rnode "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_2.t10" 0 39.2589 9901 6120 0
rnode "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_2.t12" 0 12.5238 9901 5590 0
rnode "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_2.n4" 0 27.3569 9901 5784 0
rnode "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_2.n5" 0 8.72809 9944 5754 0
rnode "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_2.n6" 0 134.806 9944 5754 0
rnode "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_2.t1" 0 97.5702 10442 6120 0
rnode "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_2.t0" 0 30.1535 10442 5590 0
rnode "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_2.n7" 0 266.679 10413 5590 0
rnode "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_2.t8" 0 46.1295 8265 2492 0
rnode "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_2.t14" 0 46.1295 8177 2492 0
rnode "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_2.n8" 0 54.0437 8221 2018 0
rnode "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_2.t9" 0 46.1295 8617 2492 0
rnode "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_2.t15" 0 46.1295 8529 2492 0
rnode "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_2.n9" 0 53.7997 8573 2018 0
rnode "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_2.n10" 0 493.085 8573 2015 0
rnode "vernier_delay_line_0.saff_delay_unit_3/saff_2_0.sense_amplifier_0.nd" 0 377.104 9332 5152 0
rnode "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_2.t5" 0 25.7581 8336 6120 0
rnode "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_2.t2" 0 25.7581 8278 6120 0
rnode "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_2.n11" 0 55.0832 8307 6120 0
rnode "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_2.t6" 0 8.58604 8336 5590 0
rnode "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_2.t3" 0 8.58604 8278 5590 0
rnode "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_2.n12" 0 18.6402 8307 5590 0
rnode "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_2.n13" 0 221.512 8307 5590 0
rnode "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_2.t7" 0 97.5702 8454 6120 0
rnode "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_2.t4" 0 30.1535 8454 5590 0
rnode "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_2.n14" 0 234.486 8483 5590 0
rnode "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_2.n15" 0 122.976 9364 5384 0
resist "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_2.n15" "vernier_delay_line_0.saff_delay_unit_3/saff_2_0.sense_amplifier_0.nd" 0.453125
resist "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_2" "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_2.n15" 0.601562
resist "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_2" "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_2.n6" 1.06641
resist "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_2.n15" "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.out_2" 1.70312
resist "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.out_2" "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_2.n14" 4.94837
resist "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.out_2" "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_2.n13" 5.30774
resist "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_2" "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_2.n7" 6.45771
resist "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_2.n11" "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_2.t2" 9.52167
resist "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_2.n11" "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_2.t5" 9.52167
resist "vernier_delay_line_0.saff_delay_unit_3/saff_2_0.sense_amplifier_0.nd" "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_2.n10" 17.1136
resist "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_2.n12" "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_2.t3" 17.4
resist "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_2.n12" "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_2.t6" 17.4
resist "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_2.n2" "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_2.n1" 34.5433
resist "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_2.n5" "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_2.n4" 34.5433
resist "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_2.n2" "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_2.n0" 36.15
resist "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_2.n5" "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_2.n3" 36.15
resist "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_2.n13" "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_2.n12" 66.3167
resist "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_2.n13" "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_2.n11" 75.7277
resist "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_2.n14" "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_2.t4" 83.7167
resist "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_2.n7" "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_2.t0" 83.7167
resist "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_2.n7" "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_2.t1" 85.2494
resist "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_2.n14" "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_2.t7" 85.2494
resist "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_2.n6" "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_2.n5" 165.8
resist "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_2.n6" "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_2.n2" 166.144
resist "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_2.n10" "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_2.n9" 167.991
resist "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_2.n10" "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_2.n8" 168.658
resist "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_2.n1" "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_2.t16" 215.293
resist "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_2.n0" "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_2.t11" 215.293
resist "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_2.n4" "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_2.t12" 215.293
resist "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_2.n3" "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_2.t18" 215.293
resist "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_2.n1" "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_2.t13" 539.84
resist "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_2.n0" "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_2.t19" 539.84
resist "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_2.n4" "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_2.t10" 539.84
resist "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_2.n3" "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_2.t17" 539.84
resist "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_2.n9" "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_2.t15" 784.053
resist "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_2.n9" "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_2.t9" 784.053
resist "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_2.n8" "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_2.t14" 784.053
resist "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_2.n8" "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_2.t8" 784.053
rnode "vernier_delay_line_0.saff_delay_unit_3/saff_2_0.sense_amplifier_0.d" 0 696.698 7666 5152 0
rnode "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_1.t13" 0 59.8558 10721 6120 0
rnode "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_1.t15" 0 19.0943 10721 5590 0
rnode "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_1.n0" 0 41.7094 10721 5784 0
rnode "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_1.t17" 0 59.8558 10633 6120 0
rnode "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_1.t10" 0 19.0943 10633 5590 0
rnode "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_1.n1" 0 41.9803 10633 5784 0
rnode "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_1.n2" 0 13.4537 10678 5754 0
rnode "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_1.t14" 0 59.8558 10545 6120 0
rnode "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_1.t16" 0 19.0943 10545 5590 0
rnode "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_1.n3" 0 41.9803 10545 5784 0
rnode "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_1.t8" 0 59.8558 10457 6120 0
rnode "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_1.t11" 0 19.0943 10457 5590 0
rnode "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_1.n4" 0 41.7094 10457 5784 0
rnode "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_1.n5" 0 13.3072 10500 5754 0
rnode "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_1.n6" 0 351.208 10500 5754 0
rnode "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_1.t1" 0 47.903 9886 5590 0
rnode "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_1.t0" 0 144.997 9886 6120 0
rnode "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_1.n7" 0 368.007 9857 6120 0
rnode "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_1.n8" 0 191.794 9848 6586 0
rnode "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_1.t4" 0 13.0906 7780 5590 0
rnode "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_1.t2" 0 13.0906 7722 5590 0
rnode "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_1.n9" 0 30.6616 7751 5590 0
rnode "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_1.t7" 0 39.2719 7780 6120 0
rnode "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_1.t5" 0 39.2719 7722 6120 0
rnode "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_1.n10" 0 80.004 7751 6120 0
rnode "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_1.n11" 0 332.866 7751 6120 0
rnode "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_1.t19" 0 61.4722 8441 2492 0
rnode "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_1.t12" 0 61.4722 8353 2492 0
rnode "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_1.n12" 0 69.3988 8397 2129 0
rnode "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_1.t18" 0 61.4722 8089 2492 0
rnode "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_1.t9" 0 61.4722 8001 2492 0
rnode "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_1.n13" 0 69.0225 8045 2129 0
rnode "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_1.n14" 0 630.19 8045 2129 0
rnode "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_1.t3" 0 45.9732 7898 5590 0
rnode "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_1.n15" 0 158.781 7927 5590 0
rnode "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_1.t6" 0 144.997 7898 6120 0
rnode "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_1.n16" 0 240.639 7927 6120 0
rnode "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_1.n17" 0 180.864 7926 6494 0
rnode "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.out_1" 0 271.416 8574 6554 0
rnode "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_1" 0 184.027 9702 6554 0
resist "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_1" "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_1.n8" 0.285156
resist "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.out_1" "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_1.n17" 1.32031
resist "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_1.n16" "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_1.n15" 1.44022
resist "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_1" "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.out_1" 2.20312
resist "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_1.n17" "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_1.n16" 5.49185
resist "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_1.n8" "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_1.n7" 5.74185
resist "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_1.n17" "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_1.n11" 5.83169
resist "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_1.n15" "vernier_delay_line_0.saff_delay_unit_3/saff_2_0.sense_amplifier_0.d" 6.02828
resist "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_1.n10" "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_1.t5" 9.52167
resist "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_1.n10" "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_1.t7" 9.52167
resist "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_1.n8" "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_1.n6" 11.8359
resist "vernier_delay_line_0.saff_delay_unit_3/saff_2_0.sense_amplifier_0.d" "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_1.n14" 16.027
resist "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_1.n9" "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_1.t2" 17.4
resist "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_1.n9" "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_1.t4" 17.4
resist "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_1.n2" "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_1.n0" 34.5433
resist "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_1.n5" "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_1.n4" 34.5433
resist "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_1.n2" "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_1.n1" 36.15
resist "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_1.n5" "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_1.n3" 36.15
resist "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_1.n11" "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_1.n9" 67.7569
resist "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_1.n11" "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_1.n10" 74.2875
resist "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_1.n15" "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_1.t3" 83.7167
resist "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_1.n7" "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_1.t0" 83.8092
resist "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_1.n16" "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_1.t6" 83.8092
resist "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_1.n7" "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_1.t1" 85.1569
resist "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_1.n6" "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_1.n5" 165.8
resist "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_1.n14" "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_1.n13" 165.8
resist "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_1.n6" "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_1.n2" 166.148
resist "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_1.n14" "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_1.n12" 166.467
resist "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_1.n1" "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_1.t10" 215.293
resist "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_1.n0" "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_1.t15" 215.293
resist "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_1.n4" "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_1.t11" 215.293
resist "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_1.n3" "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_1.t16" 215.293
resist "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_1.n1" "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_1.t17" 539.84
resist "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_1.n0" "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_1.t13" 539.84
resist "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_1.n4" "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_1.t8" 539.84
resist "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_1.n3" "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_1.t14" 539.84
resist "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_1.n12" "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_1.t12" 572.119
resist "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_1.n12" "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_1.t19" 572.119
resist "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_1.n13" "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_1.t9" 572.119
resist "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_1.n13" "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_1.t18" 572.119
killnode "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.d"
rnode "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.sense_amplifier_0.d" 0 696.698 16794 5152 0
rnode "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.d.t8" 0 59.8558 19849 6120 0
rnode "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.d.t11" 0 19.0943 19849 5590 0
rnode "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.d.n0" 0 41.7094 19849 5784 0
rnode "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.d.t13" 0 59.8558 19761 6120 0
rnode "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.d.t16" 0 19.0943 19761 5590 0
rnode "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.d.n1" 0 41.9803 19761 5784 0
rnode "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.d.n2" 0 13.4537 19806 5754 0
rnode "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.d.t19" 0 59.8558 19673 6120 0
rnode "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.d.t10" 0 19.0943 19673 5590 0
rnode "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.d.n3" 0 41.9803 19673 5784 0
rnode "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.d.t15" 0 59.8558 19585 6120 0
rnode "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.d.t18" 0 19.0943 19585 5590 0
rnode "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.d.n4" 0 41.7094 19585 5784 0
rnode "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.d.n5" 0 13.3072 19628 5754 0
rnode "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.d.n6" 0 351.208 19628 5754 0
rnode "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.d.t0" 0 47.903 19014 5590 0
rnode "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.d.t1" 0 144.997 19014 6120 0
rnode "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.d.n7" 0 368.007 18985 6120 0
rnode "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.d.n8" 0 191.794 18976 6586 0
rnode "vernier_delay_line_0.delay_unit_2_0.in_1" 0 184.027 18830 6554 0
rnode "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.d.t3" 0 13.0906 16908 5590 0
rnode "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.d.t2" 0 13.0906 16850 5590 0
rnode "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.d.n9" 0 30.6616 16879 5590 0
rnode "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.d.t5" 0 39.2719 16908 6120 0
rnode "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.d.t7" 0 39.2719 16850 6120 0
rnode "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.d.n10" 0 80.004 16879 6120 0
rnode "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.d.n11" 0 332.866 16879 6120 0
rnode "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.d.t12" 0 61.4722 17569 2492 0
rnode "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.d.t17" 0 61.4722 17481 2492 0
rnode "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.d.n12" 0 69.3988 17525 2129 0
rnode "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.d.t9" 0 61.4722 17217 2492 0
rnode "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.d.t14" 0 61.4722 17129 2492 0
rnode "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.d.n13" 0 69.0225 17173 2129 0
rnode "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.d.n14" 0 630.19 17173 2129 0
rnode "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.d.t4" 0 45.9732 17026 5590 0
rnode "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.d.n15" 0 158.781 17055 5590 0
rnode "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.d.t6" 0 144.997 17026 6120 0
rnode "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.d.n16" 0 240.639 17055 6120 0
rnode "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.d.n17" 0 180.864 17054 6494 0
rnode "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.out_1" 0 271.416 17702 6554 0
resist "vernier_delay_line_0.delay_unit_2_0.in_1" "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.d.n8" 0.285156
resist "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.out_1" "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.d.n17" 1.32031
resist "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.d.n16" "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.d.n15" 1.44022
resist "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.out_1" "vernier_delay_line_0.delay_unit_2_0.in_1" 2.20312
resist "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.d.n17" "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.d.n16" 5.49185
resist "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.d.n8" "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.d.n7" 5.74185
resist "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.d.n17" "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.d.n11" 5.83169
resist "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.d.n15" "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.sense_amplifier_0.d" 6.02828
resist "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.d.n10" "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.d.t7" 9.52167
resist "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.d.n10" "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.d.t5" 9.52167
resist "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.d.n8" "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.d.n6" 11.8359
resist "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.sense_amplifier_0.d" "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.d.n14" 16.027
resist "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.d.n9" "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.d.t2" 17.4
resist "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.d.n9" "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.d.t3" 17.4
resist "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.d.n2" "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.d.n0" 34.5433
resist "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.d.n5" "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.d.n4" 34.5433
resist "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.d.n2" "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.d.n1" 36.15
resist "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.d.n5" "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.d.n3" 36.15
resist "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.d.n11" "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.d.n9" 67.7569
resist "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.d.n11" "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.d.n10" 74.2875
resist "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.d.n15" "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.d.t4" 83.7167
resist "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.d.n7" "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.d.t1" 83.8092
resist "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.d.n16" "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.d.t6" 83.8092
resist "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.d.n7" "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.d.t0" 85.1569
resist "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.d.n6" "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.d.n5" 165.8
resist "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.d.n14" "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.d.n13" 165.8
resist "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.d.n6" "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.d.n2" 166.148
resist "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.d.n14" "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.d.n12" 166.467
resist "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.d.n1" "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.d.t16" 215.293
resist "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.d.n0" "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.d.t11" 215.293
resist "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.d.n4" "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.d.t18" 215.293
resist "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.d.n3" "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.d.t10" 215.293
resist "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.d.n1" "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.d.t13" 539.84
resist "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.d.n0" "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.d.t8" 539.84
resist "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.d.n4" "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.d.t15" 539.84
resist "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.d.n3" "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.d.t19" 539.84
resist "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.d.n12" "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.d.t17" 572.119
resist "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.d.n12" "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.d.t12" 572.119
resist "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.d.n13" "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.d.t14" 572.119
resist "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.d.n13" "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.d.t9" 572.119
killnode "a_1082_2192#"
rnode "a_1082_2192.t7" 0 24.9128 1962 2492 0
rnode "a_1082_2192.t6" 0 24.9128 2196 2492 0
rnode "a_1082_2192.t5" 0 24.9128 2138 2492 0
rnode "a_1082_2192.n0" 0 60.2716 2167 2492 0
rnode "a_1082_2192.t3" 0 24.9128 1668 2492 0
rnode "a_1082_2192.t12" 0 24.9128 1610 2492 0
rnode "a_1082_2192.n1" 0 60.1143 1639 2492 0
rnode "a_1082_2192.t9" 0 24.9128 1492 2492 0
rnode "a_1082_2192.t11" 0 24.9128 1434 2492 0
rnode "a_1082_2192.n2" 0 60.1143 1463 2492 0
rnode "a_1082_2192.t1" 0 24.9128 1316 2492 0
rnode "a_1082_2192.t10" 0 24.9128 1258 2492 0
rnode "a_1082_2192.n3" 0 60.1143 1287 2492 0
rnode "a_1082_2192.t0" 0 97.1391 1140 2492 0
rnode "a_1082_2192.n4" 0 369.186 1287 1954 0
rnode "a_1082_2192.n5" 0 182.473 1463 1954 0
rnode "a_1082_2192.n6" 0 220.19 1639 1954 0
rnode "a_1082_2192.t4" 0 24.9128 1844 2492 0
rnode "a_1082_2192.t2" 0 24.9128 1786 2492 0
rnode "a_1082_2192.n7" 0 52.6589 1815 2492 0
rnode "a_1082_2192.n8" 0 140.942 1815 2492 0
rnode "a_1082_2192.n9" 0 340.434 1991 2860 0
rnode "a_1082_2192.n10" 0 57.4089 1991 2492 0
rnode "a_1082_2192.t8" 0 24.9128 2020 2492 0
resist "a_1082_2192.n5" "a_1082_2192.n4" 0.478261
resist "a_1082_2192.n6" "a_1082_2192.n5" 0.478261
resist "a_1082_2192.n9" "a_1082_2192.n8" 1.47826
resist "a_1082_2192.n8" "a_1082_2192.n6" 1.94022
resist "a_1082_2192.n10" "a_1082_2192.t7" 5.8
resist "a_1082_2192.t8" "a_1082_2192.n10" 5.8
resist "a_1082_2192.n0" "a_1082_2192.t5" 5.8
resist "a_1082_2192.n0" "a_1082_2192.t6" 5.8
resist "a_1082_2192.n3" "a_1082_2192.t10" 5.8
resist "a_1082_2192.n3" "a_1082_2192.t1" 5.8
resist "a_1082_2192.n2" "a_1082_2192.t11" 5.8
resist "a_1082_2192.n2" "a_1082_2192.t9" 5.8
resist "a_1082_2192.n1" "a_1082_2192.t12" 5.8
resist "a_1082_2192.n1" "a_1082_2192.t3" 5.8
resist "a_1082_2192.n7" "a_1082_2192.t2" 5.8
resist "a_1082_2192.n7" "a_1082_2192.t4" 5.8
resist "a_1082_2192.n8" "a_1082_2192.n7" 24.2875
resist "a_1082_2192.n10" "a_1082_2192.n9" 25.2875
resist "a_1082_2192.n4" "a_1082_2192.n3" 25.7495
resist "a_1082_2192.n5" "a_1082_2192.n2" 25.7495
resist "a_1082_2192.n6" "a_1082_2192.n1" 25.7495
resist "a_1082_2192.n9" "a_1082_2192.n0" 25.7658
resist "a_1082_2192.n4" "a_1082_2192.t0" 32.0277
killnode "a_15038_2192#"
rnode "a_15038_2192.t2" 0 59.0279 15390 2492 0
rnode "a_15038_2192.t0" 0 59.0279 15448 3342 0
rnode "a_15038_2192.t1" 0 59.0279 15390 3342 0
rnode "a_15038_2192.n0" 0 139.449 15419 3342 0
rnode "a_15038_2192.t5" 0 59.0279 15096 2492 0
rnode "a_15038_2192.t3" 0 59.0279 15038 2492 0
rnode "a_15038_2192.n1" 0 258.102 15067 2492 0
rnode "a_15038_2192.n2" 0 1112.21 15410 2871 0
rnode "a_15038_2192.n3" 0 136.068 15419 2492 0
rnode "a_15038_2192.t4" 0 59.0279 15448 2492 0
resist "a_15038_2192.n3" "a_15038_2192.t2" 5.8
resist "a_15038_2192.t4" "a_15038_2192.n3" 5.8
resist "a_15038_2192.n0" "a_15038_2192.t1" 5.8
resist "a_15038_2192.n0" "a_15038_2192.t0" 5.8
resist "a_15038_2192.n1" "a_15038_2192.t3" 5.8
resist "a_15038_2192.n1" "a_15038_2192.t5" 5.8
resist "a_15038_2192.n3" "a_15038_2192.n2" 25.2902
resist "a_15038_2192.n2" "a_15038_2192.n0" 25.5402
resist "a_15038_2192.n2" "a_15038_2192.n1" 34.919
rnode "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_2" 0 191.438 16486 5384 0
rnode "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_2.t17" 0 39.2589 17011 6120 0
rnode "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_2.t9" 0 12.5238 17011 5590 0
rnode "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_2.n0" 0 27.5345 17011 5784 0
rnode "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_2.t19" 0 39.2589 16923 6120 0
rnode "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_2.t13" 0 12.5238 16923 5590 0
rnode "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_2.n1" 0 27.3569 16923 5784 0
rnode "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_2.n2" 0 8.82274 16966 5754 0
rnode "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_2.t15" 0 39.2589 16835 6120 0
rnode "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_2.t18" 0 12.5238 16835 5590 0
rnode "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_2.n3" 0 27.5345 16835 5784 0
rnode "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_2.t11" 0 39.2589 16747 6120 0
rnode "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_2.t14" 0 12.5238 16747 5590 0
rnode "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_2.n4" 0 27.3569 16747 5784 0
rnode "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_2.n5" 0 8.72808 16790 5754 0
rnode "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_2.n6" 0 134.806 16790 5754 0
rnode "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_2.t7" 0 97.5702 17288 6120 0
rnode "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_2.t6" 0 30.1535 17288 5590 0
rnode "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_2.n7" 0 266.679 17259 5590 0
rnode "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_2.t8" 0 46.1295 15111 2492 0
rnode "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_2.t12" 0 46.1295 15023 2492 0
rnode "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_2.n8" 0 54.0437 15067 2018 0
rnode "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_2.t10" 0 46.1295 15463 2492 0
rnode "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_2.t16" 0 46.1295 15375 2492 0
rnode "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_2.n9" 0 53.7997 15419 2018 0
rnode "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_2.n10" 0 493.085 15419 2015 0
rnode "vernier_delay_line_0.saff_delay_unit_6/saff_2_0.sense_amplifier_0.nd" 0 377.104 16178 5152 0
rnode "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_2.t5" 0 25.7581 15182 6120 0
rnode "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_2.t4" 0 25.7581 15124 6120 0
rnode "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_2.n11" 0 55.0832 15153 6120 0
rnode "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_2.t2" 0 8.58604 15182 5590 0
rnode "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_2.t1" 0 8.58604 15124 5590 0
rnode "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_2.n12" 0 18.6402 15153 5590 0
rnode "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_2.n13" 0 221.512 15153 5590 0
rnode "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_2.t3" 0 97.5702 15300 6120 0
rnode "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_2.t0" 0 30.1535 15300 5590 0
rnode "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_2.n14" 0 234.486 15329 5590 0
rnode "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_2.n15" 0 50.6131 15338 5416 0
rnode "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.out_2" 0 82.6155 15420 5384 0
rnode "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_2.n16" 0 122.976 16210 5384 0
resist "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.out_2" "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_2.n15" 0.160156
resist "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_2.n16" "vernier_delay_line_0.saff_delay_unit_6/saff_2_0.sense_amplifier_0.nd" 0.453125
resist "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_2" "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_2.n16" 0.601562
resist "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_2" "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_2.n6" 1.06641
resist "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_2.n16" "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.out_2" 1.54297
resist "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_2.n15" "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_2.n14" 4.94837
resist "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_2.n15" "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_2.n13" 5.30774
resist "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_2" "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_2.n7" 6.45771
resist "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_2.n11" "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_2.t4" 9.52167
resist "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_2.n11" "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_2.t5" 9.52167
resist "vernier_delay_line_0.saff_delay_unit_6/saff_2_0.sense_amplifier_0.nd" "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_2.n10" 17.1136
resist "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_2.n12" "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_2.t1" 17.4
resist "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_2.n12" "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_2.t2" 17.4
resist "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_2.n2" "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_2.n1" 34.5433
resist "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_2.n5" "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_2.n4" 34.5433
resist "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_2.n2" "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_2.n0" 36.15
resist "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_2.n5" "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_2.n3" 36.15
resist "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_2.n13" "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_2.n12" 66.3167
resist "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_2.n13" "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_2.n11" 75.7277
resist "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_2.n7" "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_2.t6" 83.7167
resist "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_2.n14" "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_2.t0" 83.7167
resist "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_2.n7" "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_2.t7" 85.2494
resist "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_2.n14" "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_2.t3" 85.2494
resist "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_2.n6" "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_2.n5" 165.8
resist "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_2.n6" "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_2.n2" 166.144
resist "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_2.n10" "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_2.n9" 167.991
resist "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_2.n10" "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_2.n8" 168.658
resist "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_2.n1" "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_2.t13" 215.293
resist "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_2.n0" "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_2.t9" 215.293
resist "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_2.n4" "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_2.t14" 215.293
resist "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_2.n3" "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_2.t18" 215.293
resist "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_2.n1" "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_2.t19" 539.84
resist "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_2.n0" "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_2.t17" 539.84
resist "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_2.n4" "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_2.t11" 539.84
resist "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_2.n3" "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_2.t15" 539.84
resist "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_2.n9" "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_2.t16" 784.053
resist "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_2.n9" "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_2.t10" 784.053
resist "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_2.n8" "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_2.t12" 784.053
resist "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_2.n8" "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_2.t8" 784.053
rnode "vernier_delay_line_0.saff_delay_unit_0/saff_2_0.sense_amplifier_0.out2.n0" 0 763.336 1727 3810 0
rnode "vernier_delay_line_0.saff_delay_unit_0/saff_2_0.sense_amplifier_0.out2.n1" 0 936.187 1400 3787 0
rnode "vernier_delay_line_0.saff_delay_unit_0/saff_2_0.sense_amplifier_0.out2" 0 886.58 2588 1682 0
rnode "vernier_delay_line_0.saff_delay_unit_0/saff_2_0.sense_amplifier_0.out2.t9" 0 87.5674 2009 1030 0
rnode "vernier_delay_line_0.saff_delay_unit_0/saff_2_0.sense_amplifier_0.out2.t4" 0 39.8905 1921 396 0
rnode "vernier_delay_line_0.saff_delay_unit_0/saff_2_0.sense_amplifier_0.out2.n2" 0 97.546 2009 642 0
rnode "vernier_delay_line_0.saff_delay_unit_0/saff_2_0.saff_bottom_latch_0.b1" 0 542.446 1716 1372 0
rnode "vernier_delay_line_0.saff_delay_unit_0/saff_2_0.sense_amplifier_0.out2.t2" 0 201.734 1786 3342 0
rnode "vernier_delay_line_0.saff_delay_unit_0/saff_2_0.sense_amplifier_0.out2.t3" 0 201.734 1668 3342 0
rnode "vernier_delay_line_0.saff_delay_unit_0/saff_2_0.sense_amplifier_0.out2.t7" 0 95.8879 1279 1030 0
rnode "vernier_delay_line_0.saff_delay_unit_0/saff_2_0.sense_amplifier_0.out2.t6" 0 41.2205 1279 396 0
rnode "vernier_delay_line_0.saff_delay_unit_0/saff_2_0.sense_amplifier_0.out2.n3" 0 116.123 1131 615 0
rnode "vernier_delay_line_0.saff_delay_unit_0/saff_2_0.saff_bottom_latch_0.b2" 0 1324.74 1042 1408 0
rnode "vernier_delay_line_0.saff_delay_unit_0/saff_2_0.sense_amplifier_0.out2.t10" 0 108.538 1243 4268 0
rnode "vernier_delay_line_0.saff_delay_unit_0/saff_2_0.sense_amplifier_0.out2.t8" 0 81.767 1243 3342 0
rnode "vernier_delay_line_0.saff_delay_unit_0/saff_2_0.sense_amplifier_0.out2.t5" 0 90.5964 1155 3342 0
rnode "vernier_delay_line_0.saff_delay_unit_0/saff_2_0.sense_amplifier_0.out2.n4" 0 106.694 1243 3016 0
rnode "vernier_delay_line_0.saff_delay_unit_0/saff_2_0.sense_amplifier_0.out2.t1" 0 54.2618 1756 4268 0
rnode "vernier_delay_line_0.saff_delay_unit_0/saff_2_0.sense_amplifier_0.out2.t0" 0 54.2618 1698 4268 0
rnode "vernier_delay_line_0.saff_delay_unit_0/saff_2_0.sense_amplifier_0.out2.n5" 0 115.133 1727 4268 0
rnode "vernier_delay_line_0.saff_delay_unit_0/saff_2_0.sense_amplifier_0.out2.n6" 0 753.756 1815 3764 0
resist "vernier_delay_line_0.saff_delay_unit_0/saff_2_0.sense_amplifier_0.out2.n6" "vernier_delay_line_0.saff_delay_unit_0/saff_2_0.sense_amplifier_0.out2.n0" 0.478261
resist "vernier_delay_line_0.saff_delay_unit_0/saff_2_0.sense_amplifier_0.out2.n0" "vernier_delay_line_0.saff_delay_unit_0/saff_2_0.sense_amplifier_0.out2.n1" 0.802618
resist "vernier_delay_line_0.saff_delay_unit_0/saff_2_0.sense_amplifier_0.out2" "vernier_delay_line_0.saff_delay_unit_0/saff_2_0.saff_bottom_latch_0.b1" 3.11685
resist "vernier_delay_line_0.saff_delay_unit_0/saff_2_0.sense_amplifier_0.out2.n5" "vernier_delay_line_0.saff_delay_unit_0/saff_2_0.sense_amplifier_0.out2.t0" 9.52167
resist "vernier_delay_line_0.saff_delay_unit_0/saff_2_0.sense_amplifier_0.out2.n5" "vernier_delay_line_0.saff_delay_unit_0/saff_2_0.sense_amplifier_0.out2.t1" 9.52167
resist "vernier_delay_line_0.saff_delay_unit_0/saff_2_0.sense_amplifier_0.out2" "vernier_delay_line_0.saff_delay_unit_0/saff_2_0.sense_amplifier_0.out2.n6" 10.5953
resist "vernier_delay_line_0.saff_delay_unit_0/saff_2_0.sense_amplifier_0.out2.n1" "vernier_delay_line_0.saff_delay_unit_0/saff_2_0.saff_bottom_latch_0.b2" 11.1801
resist "vernier_delay_line_0.saff_delay_unit_0/saff_2_0.sense_amplifier_0.out2.n6" "vernier_delay_line_0.saff_delay_unit_0/saff_2_0.sense_amplifier_0.out2.t2" 31.2342
resist "vernier_delay_line_0.saff_delay_unit_0/saff_2_0.sense_amplifier_0.out2.n0" "vernier_delay_line_0.saff_delay_unit_0/saff_2_0.sense_amplifier_0.out2.t3" 31.2342
resist "vernier_delay_line_0.saff_delay_unit_0/saff_2_0.sense_amplifier_0.out2.n0" "vernier_delay_line_0.saff_delay_unit_0/saff_2_0.sense_amplifier_0.out2.n5" 75.5321
resist "vernier_delay_line_0.saff_delay_unit_0/saff_2_0.saff_bottom_latch_0.b2" "vernier_delay_line_0.saff_delay_unit_0/saff_2_0.sense_amplifier_0.out2.n3" 168.077
resist "vernier_delay_line_0.saff_delay_unit_0/saff_2_0.saff_bottom_latch_0.b1" "vernier_delay_line_0.saff_delay_unit_0/saff_2_0.sense_amplifier_0.out2.n2" 208.537
resist "vernier_delay_line_0.saff_delay_unit_0/saff_2_0.sense_amplifier_0.out2.n1" "vernier_delay_line_0.saff_delay_unit_0/saff_2_0.sense_amplifier_0.out2.n4" 357.26
resist "vernier_delay_line_0.saff_delay_unit_0/saff_2_0.sense_amplifier_0.out2.n3" "vernier_delay_line_0.saff_delay_unit_0/saff_2_0.sense_amplifier_0.out2.t6" 427.875
resist "vernier_delay_line_0.saff_delay_unit_0/saff_2_0.sense_amplifier_0.out2.n2" "vernier_delay_line_0.saff_delay_unit_0/saff_2_0.sense_amplifier_0.out2.t4" 431.806
resist "vernier_delay_line_0.saff_delay_unit_0/saff_2_0.sense_amplifier_0.out2.n4" "vernier_delay_line_0.saff_delay_unit_0/saff_2_0.sense_amplifier_0.out2.t8" 523.773
resist "vernier_delay_line_0.saff_delay_unit_0/saff_2_0.sense_amplifier_0.out2.n2" "vernier_delay_line_0.saff_delay_unit_0/saff_2_0.sense_amplifier_0.out2.t9" 623.387
resist "vernier_delay_line_0.saff_delay_unit_0/saff_2_0.sense_amplifier_0.out2.n4" "vernier_delay_line_0.saff_delay_unit_0/saff_2_0.sense_amplifier_0.out2.t5" 665.16
resist "vernier_delay_line_0.saff_delay_unit_0/saff_2_0.sense_amplifier_0.out2.n3" "vernier_delay_line_0.saff_delay_unit_0/saff_2_0.sense_amplifier_0.out2.t7" 742.782
resist "vernier_delay_line_0.saff_delay_unit_0/saff_2_0.sense_amplifier_0.out2.n1" "vernier_delay_line_0.saff_delay_unit_0/saff_2_0.sense_amplifier_0.out2.t10" 879.48
killnode "diff_gen_0.delay_unit_2_5.in_1"
rnode "diff_gen_0.delay_unit_2_5.in_1.t9" 0 86.1945 -1895 6120 0
rnode "diff_gen_0.delay_unit_2_5.in_1.t12" 0 27.4964 -1895 5590 0
rnode "diff_gen_0.delay_unit_2_5.in_1.n0" 0 60.0631 -1895 5784 0
rnode "diff_gen_0.delay_unit_2_5.in_1.t8" 0 86.1945 -1983 6120 0
rnode "diff_gen_0.delay_unit_2_5.in_1.t11" 0 27.4964 -1983 5590 0
rnode "diff_gen_0.delay_unit_2_5.in_1.n1" 0 60.4531 -1983 5784 0
rnode "diff_gen_0.delay_unit_2_5.in_1.n2" 0 19.3739 -1938 5754 0
rnode "diff_gen_0.delay_unit_2_5.in_1.t15" 0 86.1945 -2071 6120 0
rnode "diff_gen_0.delay_unit_2_5.in_1.t10" 0 27.4964 -2071 5590 0
rnode "diff_gen_0.delay_unit_2_5.in_1.n3" 0 60.4531 -2071 5784 0
rnode "diff_gen_0.delay_unit_2_5.in_1.t13" 0 86.1945 -2159 6120 0
rnode "diff_gen_0.delay_unit_2_5.in_1.t14" 0 27.4964 -2159 5590 0
rnode "diff_gen_0.delay_unit_2_5.in_1.n4" 0 60.0631 -2159 5784 0
rnode "diff_gen_0.delay_unit_2_5.in_1.n5" 0 19.1628 -2116 5754 0
rnode "diff_gen_0.delay_unit_2_5.in_1.n6" 0 505.752 -2116 5754 0
rnode "diff_gen_0.delay_unit_2_5.in_1.t3" 0 68.982 -2730 5590 0
rnode "diff_gen_0.delay_unit_2_5.in_1.t4" 0 208.8 -2730 6120 0
rnode "diff_gen_0.delay_unit_2_5.in_1.n7" 0 529.943 -2759 6120 0
rnode "diff_gen_0.delay_unit_2_5.in_1.n8" 0 302.399 -2768 6586 0
rnode "diff_gen_0.delay_unit_2_5.in_1.t2" 0 18.851 -3834 5590 0
rnode "diff_gen_0.delay_unit_2_5.in_1.t6" 0 18.851 -3892 5590 0
rnode "diff_gen_0.delay_unit_2_5.in_1.n9" 0 44.1538 -3863 5590 0
rnode "diff_gen_0.delay_unit_2_5.in_1.t1" 0 56.5529 -3834 6120 0
rnode "diff_gen_0.delay_unit_2_5.in_1.t0" 0 56.5529 -3892 6120 0
rnode "diff_gen_0.delay_unit_2_5.in_1.n10" 0 115.209 -3863 6120 0
rnode "diff_gen_0.delay_unit_2_5.in_1.n11" 0 479.339 -3863 6120 0
rnode "diff_gen_0.delay_unit_2_5.in_1.t7" 0 69.0023 -3716 5590 0
rnode "diff_gen_0.delay_unit_2_5.in_1.t5" 0 208.8 -3716 6120 0
rnode "diff_gen_0.delay_unit_2_5.in_1.n12" 0 509.237 -3687 6120 0
rnode "diff_gen_0.delay_unit_2_5.in_1.n13" 0 260.45 -3688 6494 0
rnode "diff_gen_0.delay_unit_2_4.out_1" 0 212.791 -3040 6554 0
resist "diff_gen_0.delay_unit_2_4.out_1" "diff_gen_0.delay_unit_2_5.in_1.n8" 0.53125
resist "diff_gen_0.delay_unit_2_4.out_1" "diff_gen_0.delay_unit_2_5.in_1.n13" 1.32031
resist "diff_gen_0.delay_unit_2_5.in_1.n13" "diff_gen_0.delay_unit_2_5.in_1.n12" 5.49185
resist "diff_gen_0.delay_unit_2_5.in_1.n8" "diff_gen_0.delay_unit_2_5.in_1.n7" 5.74185
resist "diff_gen_0.delay_unit_2_5.in_1.n13" "diff_gen_0.delay_unit_2_5.in_1.n11" 5.83169
resist "diff_gen_0.delay_unit_2_5.in_1.n10" "diff_gen_0.delay_unit_2_5.in_1.t0" 9.52167
resist "diff_gen_0.delay_unit_2_5.in_1.n10" "diff_gen_0.delay_unit_2_5.in_1.t1" 9.52167
resist "diff_gen_0.delay_unit_2_5.in_1.n8" "diff_gen_0.delay_unit_2_5.in_1.n6" 11.8359
resist "diff_gen_0.delay_unit_2_5.in_1.n9" "diff_gen_0.delay_unit_2_5.in_1.t6" 17.4
resist "diff_gen_0.delay_unit_2_5.in_1.n9" "diff_gen_0.delay_unit_2_5.in_1.t2" 17.4
resist "diff_gen_0.delay_unit_2_5.in_1.n2" "diff_gen_0.delay_unit_2_5.in_1.n0" 34.5433
resist "diff_gen_0.delay_unit_2_5.in_1.n5" "diff_gen_0.delay_unit_2_5.in_1.n4" 34.5433
resist "diff_gen_0.delay_unit_2_5.in_1.n2" "diff_gen_0.delay_unit_2_5.in_1.n1" 36.15
resist "diff_gen_0.delay_unit_2_5.in_1.n5" "diff_gen_0.delay_unit_2_5.in_1.n3" 36.15
resist "diff_gen_0.delay_unit_2_5.in_1.n11" "diff_gen_0.delay_unit_2_5.in_1.n9" 67.7569
resist "diff_gen_0.delay_unit_2_5.in_1.n11" "diff_gen_0.delay_unit_2_5.in_1.n10" 74.2875
resist "diff_gen_0.delay_unit_2_5.in_1.n7" "diff_gen_0.delay_unit_2_5.in_1.t4" 83.8092
resist "diff_gen_0.delay_unit_2_5.in_1.n12" "diff_gen_0.delay_unit_2_5.in_1.t5" 83.8092
resist "diff_gen_0.delay_unit_2_5.in_1.n7" "diff_gen_0.delay_unit_2_5.in_1.t3" 85.1569
resist "diff_gen_0.delay_unit_2_5.in_1.n12" "diff_gen_0.delay_unit_2_5.in_1.t7" 85.1569
resist "diff_gen_0.delay_unit_2_5.in_1.n6" "diff_gen_0.delay_unit_2_5.in_1.n5" 165.8
resist "diff_gen_0.delay_unit_2_5.in_1.n6" "diff_gen_0.delay_unit_2_5.in_1.n2" 166.148
resist "diff_gen_0.delay_unit_2_5.in_1.n1" "diff_gen_0.delay_unit_2_5.in_1.t11" 215.293
resist "diff_gen_0.delay_unit_2_5.in_1.n0" "diff_gen_0.delay_unit_2_5.in_1.t12" 215.293
resist "diff_gen_0.delay_unit_2_5.in_1.n4" "diff_gen_0.delay_unit_2_5.in_1.t14" 215.293
resist "diff_gen_0.delay_unit_2_5.in_1.n3" "diff_gen_0.delay_unit_2_5.in_1.t10" 215.293
resist "diff_gen_0.delay_unit_2_5.in_1.n1" "diff_gen_0.delay_unit_2_5.in_1.t8" 539.84
resist "diff_gen_0.delay_unit_2_5.in_1.n0" "diff_gen_0.delay_unit_2_5.in_1.t9" 539.84
resist "diff_gen_0.delay_unit_2_5.in_1.n4" "diff_gen_0.delay_unit_2_5.in_1.t13" 539.84
resist "diff_gen_0.delay_unit_2_5.in_1.n3" "diff_gen_0.delay_unit_2_5.in_1.t15" 539.84
killnode "a_3364_2192#"
rnode "a_3364_2192.t3" 0 24.9128 4478 2492 0
rnode "a_3364_2192.t4" 0 24.9128 4302 2492 0
rnode "a_3364_2192.t2" 0 24.9128 4244 2492 0
rnode "a_3364_2192.n0" 0 57.4089 4273 2492 0
rnode "a_3364_2192.t12" 0 24.9128 3950 2492 0
rnode "a_3364_2192.t9" 0 24.9128 3892 2492 0
rnode "a_3364_2192.n1" 0 60.1143 3921 2492 0
rnode "a_3364_2192.t7" 0 24.9128 3774 2492 0
rnode "a_3364_2192.t1" 0 24.9128 3716 2492 0
rnode "a_3364_2192.n2" 0 60.1143 3745 2492 0
rnode "a_3364_2192.t0" 0 24.9128 3598 2492 0
rnode "a_3364_2192.t10" 0 24.9128 3540 2492 0
rnode "a_3364_2192.n3" 0 60.1143 3569 2492 0
rnode "a_3364_2192.t8" 0 97.1391 3422 2492 0
rnode "a_3364_2192.n4" 0 369.186 3569 1954 0
rnode "a_3364_2192.n5" 0 182.473 3745 1954 0
rnode "a_3364_2192.n6" 0 220.19 3921 1954 0
rnode "a_3364_2192.t5" 0 24.9128 4126 2492 0
rnode "a_3364_2192.t11" 0 24.9128 4068 2492 0
rnode "a_3364_2192.n7" 0 52.6589 4097 2492 0
rnode "a_3364_2192.n8" 0 140.942 4097 2492 0
rnode "a_3364_2192.n9" 0 340.434 4273 2860 0
rnode "a_3364_2192.n10" 0 60.2716 4449 2492 0
rnode "a_3364_2192.t6" 0 24.9128 4420 2492 0
resist "a_3364_2192.n5" "a_3364_2192.n4" 0.478261
resist "a_3364_2192.n6" "a_3364_2192.n5" 0.478261
resist "a_3364_2192.n9" "a_3364_2192.n8" 1.47826
resist "a_3364_2192.n8" "a_3364_2192.n6" 1.94022
resist "a_3364_2192.t6" "a_3364_2192.n10" 5.8
resist "a_3364_2192.n10" "a_3364_2192.t3" 5.8
resist "a_3364_2192.n0" "a_3364_2192.t2" 5.8
resist "a_3364_2192.n0" "a_3364_2192.t4" 5.8
resist "a_3364_2192.n3" "a_3364_2192.t10" 5.8
resist "a_3364_2192.n3" "a_3364_2192.t0" 5.8
resist "a_3364_2192.n2" "a_3364_2192.t1" 5.8
resist "a_3364_2192.n2" "a_3364_2192.t7" 5.8
resist "a_3364_2192.n1" "a_3364_2192.t9" 5.8
resist "a_3364_2192.n1" "a_3364_2192.t12" 5.8
resist "a_3364_2192.n7" "a_3364_2192.t11" 5.8
resist "a_3364_2192.n7" "a_3364_2192.t5" 5.8
resist "a_3364_2192.n8" "a_3364_2192.n7" 24.2875
resist "a_3364_2192.n9" "a_3364_2192.n0" 25.2875
resist "a_3364_2192.n4" "a_3364_2192.n3" 25.7495
resist "a_3364_2192.n5" "a_3364_2192.n2" 25.7495
resist "a_3364_2192.n6" "a_3364_2192.n1" 25.7495
resist "a_3364_2192.n10" "a_3364_2192.n9" 25.7658
resist "a_3364_2192.n4" "a_3364_2192.t8" 32.0277
rnode "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_1" 0 375.821 5138 6554 0
rnode "vernier_delay_line_0.saff_delay_unit_1/saff_2_0.sense_amplifier_0.d" 0 696.698 3102 5152 0
rnode "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_1.t13" 0 59.8558 6157 6120 0
rnode "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_1.t16" 0 19.0943 6157 5590 0
rnode "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_1.n0" 0 41.7094 6157 5784 0
rnode "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_1.t18" 0 59.8558 6069 6120 0
rnode "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_1.t9" 0 19.0943 6069 5590 0
rnode "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_1.n1" 0 41.9803 6069 5784 0
rnode "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_1.n2" 0 13.4537 6114 5754 0
rnode "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_1.t19" 0 59.8558 5981 6120 0
rnode "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_1.t10" 0 19.0943 5981 5590 0
rnode "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_1.n3" 0 41.9803 5981 5784 0
rnode "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_1.t11" 0 59.8558 5893 6120 0
rnode "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_1.t15" 0 19.0943 5893 5590 0
rnode "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_1.n4" 0 41.7094 5893 5784 0
rnode "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_1.n5" 0 13.3072 5936 5754 0
rnode "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_1.n6" 0 351.208 5936 5754 0
rnode "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_1.t0" 0 47.903 5322 5590 0
rnode "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_1.t3" 0 144.997 5322 6120 0
rnode "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_1.n7" 0 368.007 5293 6120 0
rnode "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_1.t6" 0 13.0906 3216 5590 0
rnode "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_1.t5" 0 13.0906 3158 5590 0
rnode "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_1.n8" 0 30.6616 3187 5590 0
rnode "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_1.t1" 0 39.2719 3216 6120 0
rnode "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_1.t2" 0 39.2719 3158 6120 0
rnode "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_1.n9" 0 80.004 3187 6120 0
rnode "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_1.n10" 0 332.866 3187 6120 0
rnode "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_1.t12" 0 61.4722 3877 2492 0
rnode "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_1.t17" 0 61.4722 3789 2492 0
rnode "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_1.n11" 0 69.3988 3833 2129 0
rnode "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_1.t8" 0 61.4722 3525 2492 0
rnode "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_1.t14" 0 61.4722 3437 2492 0
rnode "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_1.n12" 0 69.0225 3481 2129 0
rnode "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_1.n13" 0 630.19 3481 2129 0
rnode "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_1.t4" 0 45.9732 3334 5590 0
rnode "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_1.n14" 0 158.781 3363 5590 0
rnode "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_1.t7" 0 144.997 3334 6120 0
rnode "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_1.n15" 0 240.639 3363 6120 0
rnode "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_1.n16" 0 180.864 3362 6494 0
rnode "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.out_1" 0 271.416 4010 6554 0
resist "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.out_1" "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_1.n16" 1.32031
resist "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_1.n15" "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_1.n14" 1.44022
resist "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_1" "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.out_1" 2.48828
resist "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_1.n16" "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_1.n15" 5.49185
resist "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_1" "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_1.n7" 5.74185
resist "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_1.n16" "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_1.n10" 5.83169
resist "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_1.n14" "vernier_delay_line_0.saff_delay_unit_1/saff_2_0.sense_amplifier_0.d" 6.02828
resist "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_1.n9" "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_1.t2" 9.52167
resist "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_1.n9" "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_1.t1" 9.52167
resist "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_1" "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_1.n6" 11.8359
resist "vernier_delay_line_0.saff_delay_unit_1/saff_2_0.sense_amplifier_0.d" "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_1.n13" 16.027
resist "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_1.n8" "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_1.t5" 17.4
resist "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_1.n8" "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_1.t6" 17.4
resist "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_1.n2" "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_1.n0" 34.5433
resist "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_1.n5" "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_1.n4" 34.5433
resist "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_1.n2" "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_1.n1" 36.15
resist "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_1.n5" "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_1.n3" 36.15
resist "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_1.n10" "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_1.n8" 67.7569
resist "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_1.n10" "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_1.n9" 74.2875
resist "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_1.n14" "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_1.t4" 83.7167
resist "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_1.n7" "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_1.t3" 83.8092
resist "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_1.n15" "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_1.t7" 83.8092
resist "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_1.n7" "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_1.t0" 85.1569
resist "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_1.n6" "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_1.n5" 165.8
resist "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_1.n13" "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_1.n12" 165.8
resist "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_1.n6" "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_1.n2" 166.148
resist "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_1.n13" "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_1.n11" 166.467
resist "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_1.n1" "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_1.t9" 215.293
resist "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_1.n0" "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_1.t16" 215.293
resist "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_1.n4" "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_1.t15" 215.293
resist "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_1.n3" "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_1.t10" 215.293
resist "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_1.n1" "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_1.t18" 539.84
resist "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_1.n0" "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_1.t13" 539.84
resist "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_1.n4" "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_1.t11" 539.84
resist "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_1.n3" "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_1.t19" 539.84
resist "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_1.n11" "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_1.t17" 572.119
resist "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_1.n11" "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_1.t12" 572.119
resist "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_1.n12" "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_1.t14" 572.119
resist "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_1.n12" "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_1.t8" 572.119
rnode "term_5.t1" 0 0 12850 1030 0
rnode "term_5.t3" 0 0 12792 1030 0
rnode "term_5.n0" 0 0 12821 1030 0
rnode "term_5.t5" 0 0 13243 1030 0
rnode "term_5.t4" 0 0 13243 396 0
rnode "term_5.n1" 0 0 13225 557 0
rnode "term_5.n2" 0 0 12821 534 0
rnode "term_5.t2" 0 0 12850 396 0
rnode "term_5.t0" 0 0 12792 396 0
rnode "term_5.n3" 0 0 12821 396 0
rnode "term_5.n4" 0 0 12821 396 0
rnode "term_5" 0 0 12798 162 0
resist "term_5.n4" "term_5.n2" 0.375
resist "term_5" "term_5.n4" 5.08696
resist "term_5.n0" "term_5.t3" 9.52167
resist "term_5.n0" "term_5.t1" 9.52167
resist "term_5.n3" "term_5.t0" 17.4
resist "term_5.n3" "term_5.t2" 17.4
resist "term_5.n4" "term_5.n3" 66.3167
resist "term_5.n2" "term_5.n0" 75.5103
resist "term_5.n2" "term_5.n1" 162.398
resist "term_5.n1" "term_5.t4" 233.259
resist "term_5.n1" "term_5.t5" 734.539
rnode "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.out_2" 0 133.229 10856 5384 0
rnode "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_2" 0 191.438 11922 5384 0
rnode "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_2.t10" 0 39.2589 12447 6120 0
rnode "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_2.t13" 0 12.5238 12447 5590 0
rnode "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_2.n0" 0 27.5346 12447 5784 0
rnode "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_2.t16" 0 39.2589 12359 6120 0
rnode "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_2.t19" 0 12.5238 12359 5590 0
rnode "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_2.n1" 0 27.3569 12359 5784 0
rnode "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_2.n2" 0 8.82274 12402 5754 0
rnode "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_2.t8" 0 39.2589 12271 6120 0
rnode "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_2.t11" 0 12.5238 12271 5590 0
rnode "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_2.n3" 0 27.5346 12271 5784 0
rnode "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_2.t14" 0 39.2589 12183 6120 0
rnode "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_2.t17" 0 12.5238 12183 5590 0
rnode "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_2.n4" 0 27.3569 12183 5784 0
rnode "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_2.n5" 0 8.72809 12226 5754 0
rnode "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_2.n6" 0 134.806 12226 5754 0
rnode "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_2.t0" 0 97.5702 12724 6120 0
rnode "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_2.t1" 0 30.1535 12724 5590 0
rnode "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_2.n7" 0 266.679 12695 5590 0
rnode "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_2.t9" 0 46.1295 10547 2492 0
rnode "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_2.t15" 0 46.1295 10459 2492 0
rnode "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_2.n8" 0 54.0437 10503 2018 0
rnode "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_2.t12" 0 46.1295 10899 2492 0
rnode "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_2.t18" 0 46.1295 10811 2492 0
rnode "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_2.n9" 0 53.7997 10855 2018 0
rnode "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_2.n10" 0 493.085 10855 2015 0
rnode "vernier_delay_line_0.saff_delay_unit_4/saff_2_0.sense_amplifier_0.nd" 0 377.104 11614 5152 0
rnode "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_2.t3" 0 25.7581 10618 6120 0
rnode "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_2.t5" 0 25.7581 10560 6120 0
rnode "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_2.n11" 0 55.0832 10589 6120 0
rnode "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_2.t4" 0 8.58604 10618 5590 0
rnode "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_2.t2" 0 8.58604 10560 5590 0
rnode "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_2.n12" 0 18.6402 10589 5590 0
rnode "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_2.n13" 0 221.512 10589 5590 0
rnode "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_2.t7" 0 97.5702 10736 6120 0
rnode "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_2.t6" 0 30.1535 10736 5590 0
rnode "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_2.n14" 0 234.486 10765 5590 0
rnode "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_2.n15" 0 122.976 11646 5384 0
resist "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_2.n15" "vernier_delay_line_0.saff_delay_unit_4/saff_2_0.sense_amplifier_0.nd" 0.453125
resist "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_2" "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_2.n15" 0.601562
resist "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_2" "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_2.n6" 1.06641
resist "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_2.n15" "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.out_2" 1.70312
resist "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.out_2" "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_2.n14" 4.94837
resist "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.out_2" "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_2.n13" 5.30774
resist "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_2" "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_2.n7" 6.45771
resist "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_2.n11" "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_2.t5" 9.52167
resist "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_2.n11" "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_2.t3" 9.52167
resist "vernier_delay_line_0.saff_delay_unit_4/saff_2_0.sense_amplifier_0.nd" "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_2.n10" 17.1136
resist "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_2.n12" "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_2.t2" 17.4
resist "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_2.n12" "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_2.t4" 17.4
resist "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_2.n2" "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_2.n1" 34.5433
resist "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_2.n5" "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_2.n4" 34.5433
resist "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_2.n2" "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_2.n0" 36.15
resist "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_2.n5" "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_2.n3" 36.15
resist "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_2.n13" "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_2.n12" 66.3167
resist "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_2.n13" "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_2.n11" 75.7277
resist "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_2.n14" "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_2.t6" 83.7167
resist "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_2.n7" "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_2.t1" 83.7167
resist "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_2.n7" "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_2.t0" 85.2494
resist "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_2.n14" "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_2.t7" 85.2494
resist "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_2.n6" "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_2.n5" 165.8
resist "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_2.n6" "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_2.n2" 166.144
resist "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_2.n10" "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_2.n9" 167.991
resist "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_2.n10" "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_2.n8" 168.658
resist "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_2.n1" "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_2.t19" 215.293
resist "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_2.n0" "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_2.t13" 215.293
resist "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_2.n4" "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_2.t17" 215.293
resist "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_2.n3" "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_2.t11" 215.293
resist "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_2.n1" "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_2.t16" 539.84
resist "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_2.n0" "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_2.t10" 539.84
resist "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_2.n4" "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_2.t14" 539.84
resist "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_2.n3" "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_2.t8" 539.84
resist "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_2.n9" "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_2.t18" 784.053
resist "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_2.n9" "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_2.t12" 784.053
resist "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_2.n8" "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_2.t15" 784.053
resist "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_2.n8" "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_2.t9" 784.053
killnode "a_5910_2192#"
rnode "a_5910_2192.t5" 0 59.0279 5910 2492 0
rnode "a_5910_2192.t0" 0 59.0279 6320 3342 0
rnode "a_5910_2192.t1" 0 59.0279 6262 3342 0
rnode "a_5910_2192.n0" 0 139.449 6291 3342 0
rnode "a_5910_2192.t2" 0 59.0279 6320 2492 0
rnode "a_5910_2192.t3" 0 59.0279 6262 2492 0
rnode "a_5910_2192.n1" 0 136.068 6291 2492 0
rnode "a_5910_2192.n2" 0 1112.21 6282 2871 0
rnode "a_5910_2192.n3" 0 258.102 5939 2492 0
rnode "a_5910_2192.t4" 0 59.0279 5968 2492 0
resist "a_5910_2192.n3" "a_5910_2192.t5" 5.8
resist "a_5910_2192.t4" "a_5910_2192.n3" 5.8
resist "a_5910_2192.n1" "a_5910_2192.t3" 5.8
resist "a_5910_2192.n1" "a_5910_2192.t2" 5.8
resist "a_5910_2192.n0" "a_5910_2192.t1" 5.8
resist "a_5910_2192.n0" "a_5910_2192.t0" 5.8
resist "a_5910_2192.n2" "a_5910_2192.n1" 25.2902
resist "a_5910_2192.n2" "a_5910_2192.n0" 25.5402
resist "a_5910_2192.n3" "a_5910_2192.n2" 34.919
killnode "a_5646_2192#"
rnode "a_5646_2192.t1" 0 24.9128 6584 2492 0
rnode "a_5646_2192.t0" 0 24.9128 6760 2492 0
rnode "a_5646_2192.t3" 0 24.9128 6702 2492 0
rnode "a_5646_2192.n0" 0 60.2716 6731 2492 0
rnode "a_5646_2192.t10" 0 24.9128 6232 2492 0
rnode "a_5646_2192.t6" 0 24.9128 6174 2492 0
rnode "a_5646_2192.n1" 0 60.1143 6203 2492 0
rnode "a_5646_2192.t7" 0 24.9128 6056 2492 0
rnode "a_5646_2192.t8" 0 24.9128 5998 2492 0
rnode "a_5646_2192.n2" 0 60.1143 6027 2492 0
rnode "a_5646_2192.t9" 0 24.9128 5880 2492 0
rnode "a_5646_2192.t5" 0 24.9128 5822 2492 0
rnode "a_5646_2192.n3" 0 60.1143 5851 2492 0
rnode "a_5646_2192.t12" 0 97.1391 5704 2492 0
rnode "a_5646_2192.n4" 0 369.186 5851 1954 0
rnode "a_5646_2192.n5" 0 182.473 6027 1954 0
rnode "a_5646_2192.n6" 0 220.19 6203 1954 0
rnode "a_5646_2192.t2" 0 24.9128 6408 2492 0
rnode "a_5646_2192.t11" 0 24.9128 6350 2492 0
rnode "a_5646_2192.n7" 0 52.6589 6379 2492 0
rnode "a_5646_2192.n8" 0 140.942 6379 2492 0
rnode "a_5646_2192.n9" 0 340.434 6555 2860 0
rnode "a_5646_2192.n10" 0 57.4089 6555 2492 0
rnode "a_5646_2192.t4" 0 24.9128 6526 2492 0
resist "a_5646_2192.n5" "a_5646_2192.n4" 0.478261
resist "a_5646_2192.n6" "a_5646_2192.n5" 0.478261
resist "a_5646_2192.n9" "a_5646_2192.n8" 1.47826
resist "a_5646_2192.n8" "a_5646_2192.n6" 1.94022
resist "a_5646_2192.t4" "a_5646_2192.n10" 5.8
resist "a_5646_2192.n10" "a_5646_2192.t1" 5.8
resist "a_5646_2192.n0" "a_5646_2192.t3" 5.8
resist "a_5646_2192.n0" "a_5646_2192.t0" 5.8
resist "a_5646_2192.n3" "a_5646_2192.t5" 5.8
resist "a_5646_2192.n3" "a_5646_2192.t9" 5.8
resist "a_5646_2192.n2" "a_5646_2192.t8" 5.8
resist "a_5646_2192.n2" "a_5646_2192.t7" 5.8
resist "a_5646_2192.n1" "a_5646_2192.t6" 5.8
resist "a_5646_2192.n1" "a_5646_2192.t10" 5.8
resist "a_5646_2192.n7" "a_5646_2192.t11" 5.8
resist "a_5646_2192.n7" "a_5646_2192.t2" 5.8
resist "a_5646_2192.n8" "a_5646_2192.n7" 24.2875
resist "a_5646_2192.n10" "a_5646_2192.n9" 25.2875
resist "a_5646_2192.n4" "a_5646_2192.n3" 25.7495
resist "a_5646_2192.n5" "a_5646_2192.n2" 25.7495
resist "a_5646_2192.n6" "a_5646_2192.n1" 25.7495
resist "a_5646_2192.n9" "a_5646_2192.n0" 25.7658
resist "a_5646_2192.n4" "a_5646_2192.t12" 32.0277
rnode "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.out_2" 0 133.229 6292 5384 0
rnode "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_2" 0 191.438 7358 5384 0
rnode "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_2.t13" 0 39.2589 7883 6120 0
rnode "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_2.t15" 0 12.5238 7883 5590 0
rnode "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_2.n0" 0 27.5345 7883 5784 0
rnode "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_2.t9" 0 39.2589 7795 6120 0
rnode "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_2.t11" 0 12.5238 7795 5590 0
rnode "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_2.n1" 0 27.3569 7795 5784 0
rnode "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_2.n2" 0 8.82274 7838 5754 0
rnode "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_2.t14" 0 39.2589 7707 6120 0
rnode "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_2.t17" 0 12.5238 7707 5590 0
rnode "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_2.n3" 0 27.5345 7707 5784 0
rnode "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_2.t16" 0 39.2589 7619 6120 0
rnode "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_2.t19" 0 12.5238 7619 5590 0
rnode "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_2.n4" 0 27.3569 7619 5784 0
rnode "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_2.n5" 0 8.72808 7662 5754 0
rnode "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_2.n6" 0 134.806 7662 5754 0
rnode "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_2.t6" 0 97.5702 8160 6120 0
rnode "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_2.t5" 0 30.1535 8160 5590 0
rnode "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_2.n7" 0 266.679 8131 5590 0
rnode "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_2.t10" 0 46.1295 5983 2492 0
rnode "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_2.t8" 0 46.1295 5895 2492 0
rnode "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_2.n8" 0 54.0437 5939 2018 0
rnode "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_2.t18" 0 46.1295 6335 2492 0
rnode "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_2.t12" 0 46.1295 6247 2492 0
rnode "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_2.n9" 0 53.7997 6291 2018 0
rnode "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_2.n10" 0 493.085 6291 2015 0
rnode "vernier_delay_line_0.saff_delay_unit_2/saff_2_0.sense_amplifier_0.nd" 0 377.104 7050 5152 0
rnode "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_2.t1" 0 25.7581 6054 6120 0
rnode "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_2.t2" 0 25.7581 5996 6120 0
rnode "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_2.n11" 0 55.0832 6025 6120 0
rnode "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_2.t3" 0 8.58604 6054 5590 0
rnode "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_2.t7" 0 8.58604 5996 5590 0
rnode "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_2.n12" 0 18.6402 6025 5590 0
rnode "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_2.n13" 0 221.512 6025 5590 0
rnode "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_2.t4" 0 97.5702 6172 6120 0
rnode "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_2.t0" 0 30.1535 6172 5590 0
rnode "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_2.n14" 0 234.486 6201 5590 0
rnode "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_2.n15" 0 122.976 7082 5384 0
resist "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_2.n15" "vernier_delay_line_0.saff_delay_unit_2/saff_2_0.sense_amplifier_0.nd" 0.453125
resist "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_2" "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_2.n15" 0.601562
resist "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_2" "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_2.n6" 1.06641
resist "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_2.n15" "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.out_2" 1.70312
resist "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.out_2" "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_2.n14" 4.94837
resist "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.out_2" "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_2.n13" 5.30774
resist "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_2" "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_2.n7" 6.45771
resist "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_2.n11" "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_2.t2" 9.52167
resist "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_2.n11" "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_2.t1" 9.52167
resist "vernier_delay_line_0.saff_delay_unit_2/saff_2_0.sense_amplifier_0.nd" "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_2.n10" 17.1136
resist "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_2.n12" "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_2.t7" 17.4
resist "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_2.n12" "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_2.t3" 17.4
resist "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_2.n2" "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_2.n1" 34.5433
resist "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_2.n5" "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_2.n4" 34.5433
resist "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_2.n2" "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_2.n0" 36.15
resist "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_2.n5" "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_2.n3" 36.15
resist "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_2.n13" "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_2.n12" 66.3167
resist "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_2.n13" "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_2.n11" 75.7277
resist "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_2.n7" "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_2.t5" 83.7167
resist "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_2.n14" "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_2.t0" 83.7167
resist "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_2.n7" "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_2.t6" 85.2494
resist "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_2.n14" "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_2.t4" 85.2494
resist "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_2.n6" "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_2.n5" 165.8
resist "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_2.n6" "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_2.n2" 166.144
resist "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_2.n10" "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_2.n9" 167.991
resist "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_2.n10" "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_2.n8" 168.658
resist "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_2.n1" "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_2.t11" 215.293
resist "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_2.n0" "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_2.t15" 215.293
resist "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_2.n4" "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_2.t19" 215.293
resist "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_2.n3" "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_2.t17" 215.293
resist "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_2.n1" "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_2.t9" 539.84
resist "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_2.n0" "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_2.t13" 539.84
resist "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_2.n4" "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_2.t16" 539.84
resist "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_2.n3" "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_2.t14" 539.84
resist "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_2.n9" "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_2.t12" 784.053
resist "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_2.n9" "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_2.t18" 784.053
resist "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_2.n8" "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_2.t8" 784.053
resist "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_2.n8" "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_2.t10" 784.053
rnode "vernier_delay_line_0.saff_delay_unit_0/delay_unit_2_0.in_2" 0 188.423 512 5384 0
rnode "vernier_delay_line_0.start_neg" 0 265.017 512 5544 0
rnode "vernier_delay_line_0.start_neg.t12" 0 61.8322 1037 6120 0
rnode "vernier_delay_line_0.start_neg.t14" 0 19.7248 1037 5590 0
rnode "vernier_delay_line_0.start_neg.n0" 0 43.3665 1037 5784 0
rnode "vernier_delay_line_0.start_neg.t8" 0 61.8322 949 6120 0
rnode "vernier_delay_line_0.start_neg.t10" 0 19.7248 949 5590 0
rnode "vernier_delay_line_0.start_neg.n1" 0 43.0867 949 5784 0
rnode "vernier_delay_line_0.start_neg.n2" 0 13.8957 992 5754 0
rnode "vernier_delay_line_0.start_neg.t11" 0 61.8322 861 6120 0
rnode "vernier_delay_line_0.start_neg.t13" 0 19.7248 861 5590 0
rnode "vernier_delay_line_0.start_neg.n3" 0 43.3665 861 5784 0
rnode "vernier_delay_line_0.start_neg.t15" 0 61.8322 773 6120 0
rnode "vernier_delay_line_0.start_neg.t9" 0 19.7248 773 5590 0
rnode "vernier_delay_line_0.start_neg.n4" 0 43.0867 773 5784 0
rnode "vernier_delay_line_0.start_neg.n5" 0 13.7466 816 5754 0
rnode "vernier_delay_line_0.start_neg.n6" 0 186.471 816 5754 0
rnode "vernier_delay_line_0.start_neg.t6" 0 153.672 1314 6120 0
rnode "vernier_delay_line_0.start_neg.t7" 0 47.4913 1314 5590 0
rnode "vernier_delay_line_0.start_neg.n7" 0 420.016 1285 5590 0
rnode "vernier_delay_line_0.start_neg.t5" 0 40.5687 -718 6120 0
rnode "vernier_delay_line_0.start_neg.t3" 0 40.5687 -776 6120 0
rnode "vernier_delay_line_0.start_neg.n8" 0 86.7553 -747 6120 0
rnode "vernier_delay_line_0.start_neg.t0" 0 13.5229 -718 5590 0
rnode "vernier_delay_line_0.start_neg.t1" 0 13.5229 -776 5590 0
rnode "vernier_delay_line_0.start_neg.n9" 0 29.3581 -747 5590 0
rnode "vernier_delay_line_0.start_neg.n10" 0 348.878 -747 5590 0
rnode "vernier_delay_line_0.start_neg.t4" 0 153.672 -600 6120 0
rnode "vernier_delay_line_0.start_neg.t2" 0 47.4913 -600 5590 0
rnode "vernier_delay_line_0.start_neg.n11" 0 369.312 -571 5590 0
rnode "vernier_delay_line_0.start_neg.n12" 0 79.7148 -562 5416 0
rnode "diff_gen_0.delay_unit_2_6.out_2" 0 188.77 -480 5384 0
resist "diff_gen_0.delay_unit_2_6.out_2" "vernier_delay_line_0.start_neg.n12" 0.160156
resist "vernier_delay_line_0.start_neg" "vernier_delay_line_0.saff_delay_unit_0/delay_unit_2_0.in_2" 0.25
resist "vernier_delay_line_0.start_neg" "vernier_delay_line_0.start_neg.n6" 0.753906
resist "diff_gen_0.delay_unit_2_6.out_2" "vernier_delay_line_0.start_neg" 2.125
resist "vernier_delay_line_0.start_neg.n12" "vernier_delay_line_0.start_neg.n11" 4.94837
resist "vernier_delay_line_0.start_neg.n12" "vernier_delay_line_0.start_neg.n10" 5.30774
resist "vernier_delay_line_0.saff_delay_unit_0/delay_unit_2_0.in_2" "vernier_delay_line_0.start_neg.n7" 6.45771
resist "vernier_delay_line_0.start_neg.n8" "vernier_delay_line_0.start_neg.t3" 9.52167
resist "vernier_delay_line_0.start_neg.n8" "vernier_delay_line_0.start_neg.t5" 9.52167
resist "vernier_delay_line_0.start_neg.n9" "vernier_delay_line_0.start_neg.t1" 17.4
resist "vernier_delay_line_0.start_neg.n9" "vernier_delay_line_0.start_neg.t0" 17.4
resist "vernier_delay_line_0.start_neg.n2" "vernier_delay_line_0.start_neg.n1" 34.5433
resist "vernier_delay_line_0.start_neg.n5" "vernier_delay_line_0.start_neg.n4" 34.5433
resist "vernier_delay_line_0.start_neg.n2" "vernier_delay_line_0.start_neg.n0" 36.15
resist "vernier_delay_line_0.start_neg.n5" "vernier_delay_line_0.start_neg.n3" 36.15
resist "vernier_delay_line_0.start_neg.n10" "vernier_delay_line_0.start_neg.n9" 66.3167
resist "vernier_delay_line_0.start_neg.n10" "vernier_delay_line_0.start_neg.n8" 75.7277
resist "vernier_delay_line_0.start_neg.n7" "vernier_delay_line_0.start_neg.t7" 83.7167
resist "vernier_delay_line_0.start_neg.n11" "vernier_delay_line_0.start_neg.t2" 83.7167
resist "vernier_delay_line_0.start_neg.n7" "vernier_delay_line_0.start_neg.t6" 85.2494
resist "vernier_delay_line_0.start_neg.n11" "vernier_delay_line_0.start_neg.t4" 85.2494
resist "vernier_delay_line_0.start_neg.n6" "vernier_delay_line_0.start_neg.n5" 165.8
resist "vernier_delay_line_0.start_neg.n6" "vernier_delay_line_0.start_neg.n2" 166.144
resist "vernier_delay_line_0.start_neg.n1" "vernier_delay_line_0.start_neg.t10" 215.293
resist "vernier_delay_line_0.start_neg.n0" "vernier_delay_line_0.start_neg.t14" 215.293
resist "vernier_delay_line_0.start_neg.n4" "vernier_delay_line_0.start_neg.t9" 215.293
resist "vernier_delay_line_0.start_neg.n3" "vernier_delay_line_0.start_neg.t13" 215.293
resist "vernier_delay_line_0.start_neg.n1" "vernier_delay_line_0.start_neg.t8" 539.84
resist "vernier_delay_line_0.start_neg.n0" "vernier_delay_line_0.start_neg.t12" 539.84
resist "vernier_delay_line_0.start_neg.n4" "vernier_delay_line_0.start_neg.t15" 539.84
resist "vernier_delay_line_0.start_neg.n3" "vernier_delay_line_0.start_neg.t11" 539.84
rnode "diff_gen_0.delay_unit_2_4.in_1.t13" 0 86.1945 -3175 6120 0
rnode "diff_gen_0.delay_unit_2_4.in_1.t15" 0 27.4964 -3175 5590 0
rnode "diff_gen_0.delay_unit_2_4.in_1.n0" 0 60.0631 -3175 5784 0
rnode "diff_gen_0.delay_unit_2_4.in_1.t9" 0 86.1945 -3263 6120 0
rnode "diff_gen_0.delay_unit_2_4.in_1.t11" 0 27.4964 -3263 5590 0
rnode "diff_gen_0.delay_unit_2_4.in_1.n1" 0 60.4531 -3263 5784 0
rnode "diff_gen_0.delay_unit_2_4.in_1.n2" 0 19.3739 -3218 5754 0
rnode "diff_gen_0.delay_unit_2_4.in_1.t14" 0 86.1945 -3351 6120 0
rnode "diff_gen_0.delay_unit_2_4.in_1.t8" 0 27.4964 -3351 5590 0
rnode "diff_gen_0.delay_unit_2_4.in_1.n3" 0 60.4531 -3351 5784 0
rnode "diff_gen_0.delay_unit_2_4.in_1.t10" 0 86.1945 -3439 6120 0
rnode "diff_gen_0.delay_unit_2_4.in_1.t12" 0 27.4964 -3439 5590 0
rnode "diff_gen_0.delay_unit_2_4.in_1.n4" 0 60.0631 -3439 5784 0
rnode "diff_gen_0.delay_unit_2_4.in_1.n5" 0 19.1628 -3396 5754 0
rnode "diff_gen_0.delay_unit_2_4.in_1.n6" 0 505.752 -3396 5754 0
rnode "diff_gen_0.delay_unit_2_4.in_1.t0" 0 68.982 -4010 5590 0
rnode "diff_gen_0.delay_unit_2_4.in_1.t7" 0 208.8 -4010 6120 0
rnode "diff_gen_0.delay_unit_2_4.in_1.n7" 0 529.943 -4039 6120 0
rnode "diff_gen_0.delay_unit_2_4.in_1.n8" 0 276.19 -4048 6586 0
rnode "diff_gen_0.delay_unit_2_4.in_1.t3" 0 18.851 -5114 5590 0
rnode "diff_gen_0.delay_unit_2_4.in_1.t1" 0 18.851 -5172 5590 0
rnode "diff_gen_0.delay_unit_2_4.in_1.n9" 0 44.1538 -5143 5590 0
rnode "diff_gen_0.delay_unit_2_4.in_1.t6" 0 56.5529 -5114 6120 0
rnode "diff_gen_0.delay_unit_2_4.in_1.t4" 0 56.5529 -5172 6120 0
rnode "diff_gen_0.delay_unit_2_4.in_1.n10" 0 115.209 -5143 6120 0
rnode "diff_gen_0.delay_unit_2_4.in_1.n11" 0 479.339 -5143 6120 0
rnode "diff_gen_0.delay_unit_2_4.in_1.t2" 0 69.0023 -4996 5590 0
rnode "diff_gen_0.delay_unit_2_4.in_1.t5" 0 208.8 -4996 6120 0
rnode "diff_gen_0.delay_unit_2_4.in_1.n12" 0 509.237 -4967 6120 0
rnode "diff_gen_0.delay_unit_2_4.in_1.n13" 0 260.45 -4968 6494 0
rnode "diff_gen_0.delay_unit_2_3.out_1" 0 182.422 -4320 6554 0
rnode "diff_gen_0.delay_unit_2_4.in_1" 0 56.5789 -4194 6554 0
resist "diff_gen_0.delay_unit_2_4.in_1" "diff_gen_0.delay_unit_2_3.out_1" 0.246094
resist "diff_gen_0.delay_unit_2_4.in_1" "diff_gen_0.delay_unit_2_4.in_1.n8" 0.285156
resist "diff_gen_0.delay_unit_2_3.out_1" "diff_gen_0.delay_unit_2_4.in_1.n13" 1.32031
resist "diff_gen_0.delay_unit_2_4.in_1.n13" "diff_gen_0.delay_unit_2_4.in_1.n12" 5.49185
resist "diff_gen_0.delay_unit_2_4.in_1.n8" "diff_gen_0.delay_unit_2_4.in_1.n7" 5.74185
resist "diff_gen_0.delay_unit_2_4.in_1.n13" "diff_gen_0.delay_unit_2_4.in_1.n11" 5.83169
resist "diff_gen_0.delay_unit_2_4.in_1.n10" "diff_gen_0.delay_unit_2_4.in_1.t4" 9.52167
resist "diff_gen_0.delay_unit_2_4.in_1.n10" "diff_gen_0.delay_unit_2_4.in_1.t6" 9.52167
resist "diff_gen_0.delay_unit_2_4.in_1.n8" "diff_gen_0.delay_unit_2_4.in_1.n6" 11.8359
resist "diff_gen_0.delay_unit_2_4.in_1.n9" "diff_gen_0.delay_unit_2_4.in_1.t1" 17.4
resist "diff_gen_0.delay_unit_2_4.in_1.n9" "diff_gen_0.delay_unit_2_4.in_1.t3" 17.4
resist "diff_gen_0.delay_unit_2_4.in_1.n2" "diff_gen_0.delay_unit_2_4.in_1.n0" 34.5433
resist "diff_gen_0.delay_unit_2_4.in_1.n5" "diff_gen_0.delay_unit_2_4.in_1.n4" 34.5433
resist "diff_gen_0.delay_unit_2_4.in_1.n2" "diff_gen_0.delay_unit_2_4.in_1.n1" 36.15
resist "diff_gen_0.delay_unit_2_4.in_1.n5" "diff_gen_0.delay_unit_2_4.in_1.n3" 36.15
resist "diff_gen_0.delay_unit_2_4.in_1.n11" "diff_gen_0.delay_unit_2_4.in_1.n9" 67.7569
resist "diff_gen_0.delay_unit_2_4.in_1.n11" "diff_gen_0.delay_unit_2_4.in_1.n10" 74.2875
resist "diff_gen_0.delay_unit_2_4.in_1.n7" "diff_gen_0.delay_unit_2_4.in_1.t7" 83.8092
resist "diff_gen_0.delay_unit_2_4.in_1.n12" "diff_gen_0.delay_unit_2_4.in_1.t5" 83.8092
resist "diff_gen_0.delay_unit_2_4.in_1.n7" "diff_gen_0.delay_unit_2_4.in_1.t0" 85.1569
resist "diff_gen_0.delay_unit_2_4.in_1.n12" "diff_gen_0.delay_unit_2_4.in_1.t2" 85.1569
resist "diff_gen_0.delay_unit_2_4.in_1.n6" "diff_gen_0.delay_unit_2_4.in_1.n5" 165.8
resist "diff_gen_0.delay_unit_2_4.in_1.n6" "diff_gen_0.delay_unit_2_4.in_1.n2" 166.148
resist "diff_gen_0.delay_unit_2_4.in_1.n1" "diff_gen_0.delay_unit_2_4.in_1.t11" 215.293
resist "diff_gen_0.delay_unit_2_4.in_1.n0" "diff_gen_0.delay_unit_2_4.in_1.t15" 215.293
resist "diff_gen_0.delay_unit_2_4.in_1.n4" "diff_gen_0.delay_unit_2_4.in_1.t12" 215.293
resist "diff_gen_0.delay_unit_2_4.in_1.n3" "diff_gen_0.delay_unit_2_4.in_1.t8" 215.293
resist "diff_gen_0.delay_unit_2_4.in_1.n1" "diff_gen_0.delay_unit_2_4.in_1.t9" 539.84
resist "diff_gen_0.delay_unit_2_4.in_1.n0" "diff_gen_0.delay_unit_2_4.in_1.t13" 539.84
resist "diff_gen_0.delay_unit_2_4.in_1.n4" "diff_gen_0.delay_unit_2_4.in_1.t10" 539.84
resist "diff_gen_0.delay_unit_2_4.in_1.n3" "diff_gen_0.delay_unit_2_4.in_1.t14" 539.84
rnode "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.out_2" 0 133.229 13138 5384 0
rnode "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_2" 0 191.438 14204 5384 0
rnode "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_2.t13" 0 39.2589 14729 6120 0
rnode "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_2.t15" 0 12.5238 14729 5590 0
rnode "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_2.n0" 0 27.5346 14729 5784 0
rnode "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_2.t17" 0 39.2589 14641 6120 0
rnode "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_2.t8" 0 12.5238 14641 5590 0
rnode "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_2.n1" 0 27.3569 14641 5784 0
rnode "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_2.n2" 0 8.82274 14684 5754 0
rnode "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_2.t10" 0 39.2589 14553 6120 0
rnode "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_2.t14" 0 12.5238 14553 5590 0
rnode "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_2.n3" 0 27.5346 14553 5784 0
rnode "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_2.t19" 0 39.2589 14465 6120 0
rnode "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_2.t9" 0 12.5238 14465 5590 0
rnode "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_2.n4" 0 27.3569 14465 5784 0
rnode "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_2.n5" 0 8.72809 14508 5754 0
rnode "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_2.n6" 0 134.806 14508 5754 0
rnode "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_2.t1" 0 97.5702 15006 6120 0
rnode "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_2.t0" 0 30.1535 15006 5590 0
rnode "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_2.n7" 0 266.679 14977 5590 0
rnode "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_2.t11" 0 46.1295 12829 2492 0
rnode "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_2.t16" 0 46.1295 12741 2492 0
rnode "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_2.n8" 0 54.0437 12785 2018 0
rnode "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_2.t18" 0 46.1295 13181 2492 0
rnode "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_2.t12" 0 46.1295 13093 2492 0
rnode "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_2.n9" 0 53.7997 13137 2018 0
rnode "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_2.n10" 0 493.085 13137 2015 0
rnode "vernier_delay_line_0.saff_delay_unit_5/saff_2_0.sense_amplifier_0.nd" 0 377.104 13896 5152 0
rnode "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_2.t2" 0 25.7581 12900 6120 0
rnode "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_2.t6" 0 25.7581 12842 6120 0
rnode "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_2.n11" 0 55.0832 12871 6120 0
rnode "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_2.t4" 0 8.58604 12900 5590 0
rnode "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_2.t3" 0 8.58604 12842 5590 0
rnode "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_2.n12" 0 18.6402 12871 5590 0
rnode "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_2.n13" 0 221.512 12871 5590 0
rnode "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_2.t5" 0 97.5702 13018 6120 0
rnode "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_2.t7" 0 30.1535 13018 5590 0
rnode "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_2.n14" 0 234.486 13047 5590 0
rnode "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_2.n15" 0 122.976 13928 5384 0
resist "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_2.n15" "vernier_delay_line_0.saff_delay_unit_5/saff_2_0.sense_amplifier_0.nd" 0.453125
resist "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_2" "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_2.n15" 0.601562
resist "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_2" "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_2.n6" 1.06641
resist "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_2.n15" "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.out_2" 1.70312
resist "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.out_2" "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_2.n14" 4.94837
resist "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.out_2" "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_2.n13" 5.30774
resist "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_2" "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_2.n7" 6.45771
resist "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_2.n11" "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_2.t6" 9.52167
resist "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_2.n11" "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_2.t2" 9.52167
resist "vernier_delay_line_0.saff_delay_unit_5/saff_2_0.sense_amplifier_0.nd" "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_2.n10" 17.1136
resist "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_2.n12" "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_2.t3" 17.4
resist "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_2.n12" "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_2.t4" 17.4
resist "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_2.n2" "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_2.n1" 34.5433
resist "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_2.n5" "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_2.n4" 34.5433
resist "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_2.n2" "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_2.n0" 36.15
resist "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_2.n5" "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_2.n3" 36.15
resist "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_2.n13" "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_2.n12" 66.3167
resist "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_2.n13" "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_2.n11" 75.7277
resist "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_2.n14" "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_2.t7" 83.7167
resist "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_2.n7" "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_2.t0" 83.7167
resist "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_2.n7" "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_2.t1" 85.2494
resist "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_2.n14" "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_2.t5" 85.2494
resist "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_2.n6" "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_2.n5" 165.8
resist "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_2.n6" "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_2.n2" 166.144
resist "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_2.n10" "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_2.n9" 167.991
resist "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_2.n10" "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_2.n8" 168.658
resist "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_2.n1" "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_2.t8" 215.293
resist "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_2.n0" "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_2.t15" 215.293
resist "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_2.n4" "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_2.t9" 215.293
resist "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_2.n3" "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_2.t14" 215.293
resist "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_2.n1" "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_2.t17" 539.84
resist "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_2.n0" "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_2.t13" 539.84
resist "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_2.n4" "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_2.t19" 539.84
resist "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_2.n3" "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_2.t10" 539.84
resist "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_2.n9" "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_2.t12" 784.053
resist "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_2.n9" "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_2.t18" 784.053
resist "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_2.n8" "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_2.t16" 784.053
resist "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_2.n8" "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_2.t11" 784.053
rnode "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_1" 0 375.821 14266 6554 0
rnode "vernier_delay_line_0.saff_delay_unit_5/saff_2_0.sense_amplifier_0.d" 0 696.698 12230 5152 0
rnode "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_1.t14" 0 59.8558 15285 6120 0
rnode "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_1.t19" 0 19.0943 15285 5590 0
rnode "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_1.n0" 0 41.7094 15285 5784 0
rnode "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_1.t9" 0 59.8558 15197 6120 0
rnode "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_1.t11" 0 19.0943 15197 5590 0
rnode "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_1.n1" 0 41.9803 15197 5784 0
rnode "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_1.n2" 0 13.4537 15242 5754 0
rnode "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_1.t12" 0 59.8558 15109 6120 0
rnode "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_1.t17" 0 19.0943 15109 5590 0
rnode "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_1.n3" 0 41.9803 15109 5784 0
rnode "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_1.t15" 0 59.8558 15021 6120 0
rnode "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_1.t8" 0 19.0943 15021 5590 0
rnode "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_1.n4" 0 41.7094 15021 5784 0
rnode "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_1.n5" 0 13.3072 15064 5754 0
rnode "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_1.n6" 0 351.208 15064 5754 0
rnode "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_1.t7" 0 47.903 14450 5590 0
rnode "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_1.t6" 0 144.997 14450 6120 0
rnode "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_1.n7" 0 368.007 14421 6120 0
rnode "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_1.t1" 0 13.0906 12344 5590 0
rnode "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_1.t4" 0 13.0906 12286 5590 0
rnode "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_1.n8" 0 30.6616 12315 5590 0
rnode "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_1.t5" 0 39.2719 12344 6120 0
rnode "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_1.t0" 0 39.2719 12286 6120 0
rnode "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_1.n9" 0 80.004 12315 6120 0
rnode "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_1.n10" 0 332.866 12315 6120 0
rnode "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_1.t13" 0 61.4722 13005 2492 0
rnode "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_1.t18" 0 61.4722 12917 2492 0
rnode "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_1.n11" 0 69.3988 12961 2129 0
rnode "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_1.t10" 0 61.4722 12653 2492 0
rnode "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_1.t16" 0 61.4722 12565 2492 0
rnode "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_1.n12" 0 69.0225 12609 2129 0
rnode "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_1.n13" 0 630.19 12609 2129 0
rnode "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_1.t2" 0 45.9732 12462 5590 0
rnode "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_1.n14" 0 158.781 12491 5590 0
rnode "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_1.t3" 0 144.997 12462 6120 0
rnode "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_1.n15" 0 240.639 12491 6120 0
rnode "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_1.n16" 0 180.864 12490 6494 0
rnode "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.out_1" 0 271.416 13138 6554 0
resist "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.out_1" "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_1.n16" 1.32031
resist "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_1.n15" "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_1.n14" 1.44022
resist "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_1" "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.out_1" 2.48828
resist "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_1.n16" "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_1.n15" 5.49185
resist "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_1" "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_1.n7" 5.74185
resist "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_1.n16" "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_1.n10" 5.83169
resist "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_1.n14" "vernier_delay_line_0.saff_delay_unit_5/saff_2_0.sense_amplifier_0.d" 6.02828
resist "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_1.n9" "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_1.t0" 9.52167
resist "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_1.n9" "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_1.t5" 9.52167
resist "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_1" "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_1.n6" 11.8359
resist "vernier_delay_line_0.saff_delay_unit_5/saff_2_0.sense_amplifier_0.d" "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_1.n13" 16.027
resist "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_1.n8" "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_1.t4" 17.4
resist "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_1.n8" "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_1.t1" 17.4
resist "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_1.n2" "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_1.n0" 34.5433
resist "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_1.n5" "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_1.n4" 34.5433
resist "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_1.n2" "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_1.n1" 36.15
resist "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_1.n5" "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_1.n3" 36.15
resist "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_1.n10" "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_1.n8" 67.7569
resist "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_1.n10" "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_1.n9" 74.2875
resist "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_1.n14" "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_1.t2" 83.7167
resist "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_1.n7" "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_1.t6" 83.8092
resist "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_1.n15" "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_1.t3" 83.8092
resist "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_1.n7" "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_1.t7" 85.1569
resist "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_1.n6" "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_1.n5" 165.8
resist "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_1.n13" "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_1.n12" 165.8
resist "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_1.n6" "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_1.n2" 166.148
resist "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_1.n13" "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_1.n11" 166.467
resist "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_1.n1" "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_1.t11" 215.293
resist "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_1.n0" "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_1.t19" 215.293
resist "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_1.n4" "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_1.t8" 215.293
resist "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_1.n3" "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_1.t17" 215.293
resist "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_1.n1" "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_1.t9" 539.84
resist "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_1.n0" "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_1.t14" 539.84
resist "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_1.n4" "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_1.t15" 539.84
resist "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_1.n3" "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_1.t12" 539.84
resist "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_1.n11" "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_1.t18" 572.119
resist "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_1.n11" "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_1.t13" 572.119
resist "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_1.n12" "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_1.t16" 572.119
resist "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_1.n12" "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_1.t10" 572.119
rnode "diff_gen_0.delay_unit_2_1.in_1.t10" 0 86.1945 -7015 6120 0
rnode "diff_gen_0.delay_unit_2_1.in_1.t13" 0 27.4964 -7015 5590 0
rnode "diff_gen_0.delay_unit_2_1.in_1.n0" 0 60.0631 -7015 5784 0
rnode "diff_gen_0.delay_unit_2_1.in_1.t15" 0 86.1945 -7103 6120 0
rnode "diff_gen_0.delay_unit_2_1.in_1.t8" 0 27.4964 -7103 5590 0
rnode "diff_gen_0.delay_unit_2_1.in_1.n1" 0 60.4531 -7103 5784 0
rnode "diff_gen_0.delay_unit_2_1.in_1.n2" 0 19.3739 -7058 5754 0
rnode "diff_gen_0.delay_unit_2_1.in_1.t11" 0 86.1945 -7191 6120 0
rnode "diff_gen_0.delay_unit_2_1.in_1.t14" 0 27.4964 -7191 5590 0
rnode "diff_gen_0.delay_unit_2_1.in_1.n3" 0 60.4531 -7191 5784 0
rnode "diff_gen_0.delay_unit_2_1.in_1.t9" 0 86.1945 -7279 6120 0
rnode "diff_gen_0.delay_unit_2_1.in_1.t12" 0 27.4964 -7279 5590 0
rnode "diff_gen_0.delay_unit_2_1.in_1.n4" 0 60.0631 -7279 5784 0
rnode "diff_gen_0.delay_unit_2_1.in_1.n5" 0 19.1628 -7236 5754 0
rnode "diff_gen_0.delay_unit_2_1.in_1.n6" 0 505.752 -7236 5754 0
rnode "diff_gen_0.delay_unit_2_1.in_1.t0" 0 68.982 -7850 5590 0
rnode "diff_gen_0.delay_unit_2_1.in_1.t1" 0 208.8 -7850 6120 0
rnode "diff_gen_0.delay_unit_2_1.in_1.n7" 0 529.943 -7879 6120 0
rnode "diff_gen_0.delay_unit_2_1.in_1.n8" 0 276.19 -7888 6586 0
rnode "diff_gen_0.delay_unit_2_1.in_1.t2" 0 18.851 -8954 5590 0
rnode "diff_gen_0.delay_unit_2_1.in_1.t3" 0 18.851 -9012 5590 0
rnode "diff_gen_0.delay_unit_2_1.in_1.n9" 0 44.1538 -8983 5590 0
rnode "diff_gen_0.delay_unit_2_1.in_1.t5" 0 56.5529 -8954 6120 0
rnode "diff_gen_0.delay_unit_2_1.in_1.t6" 0 56.5529 -9012 6120 0
rnode "diff_gen_0.delay_unit_2_1.in_1.n10" 0 115.209 -8983 6120 0
rnode "diff_gen_0.delay_unit_2_1.in_1.n11" 0 479.339 -8983 6120 0
rnode "diff_gen_0.delay_unit_2_1.in_1.t4" 0 69.0023 -8836 5590 0
rnode "diff_gen_0.delay_unit_2_1.in_1.t7" 0 208.8 -8836 6120 0
rnode "diff_gen_0.delay_unit_2_1.in_1.n12" 0 509.237 -8807 6120 0
rnode "diff_gen_0.delay_unit_2_1.in_1.n13" 0 260.45 -8808 6494 0
rnode "diff_gen_0.delay_unit_2_0.out_1" 0 182.422 -8160 6554 0
rnode "diff_gen_0.delay_unit_2_1.in_1" 0 56.5789 -8034 6554 0
resist "diff_gen_0.delay_unit_2_1.in_1" "diff_gen_0.delay_unit_2_0.out_1" 0.246094
resist "diff_gen_0.delay_unit_2_1.in_1" "diff_gen_0.delay_unit_2_1.in_1.n8" 0.285156
resist "diff_gen_0.delay_unit_2_0.out_1" "diff_gen_0.delay_unit_2_1.in_1.n13" 1.32031
resist "diff_gen_0.delay_unit_2_1.in_1.n13" "diff_gen_0.delay_unit_2_1.in_1.n12" 5.49185
resist "diff_gen_0.delay_unit_2_1.in_1.n8" "diff_gen_0.delay_unit_2_1.in_1.n7" 5.74185
resist "diff_gen_0.delay_unit_2_1.in_1.n13" "diff_gen_0.delay_unit_2_1.in_1.n11" 5.83169
resist "diff_gen_0.delay_unit_2_1.in_1.n10" "diff_gen_0.delay_unit_2_1.in_1.t6" 9.52167
resist "diff_gen_0.delay_unit_2_1.in_1.n10" "diff_gen_0.delay_unit_2_1.in_1.t5" 9.52167
resist "diff_gen_0.delay_unit_2_1.in_1.n8" "diff_gen_0.delay_unit_2_1.in_1.n6" 11.8359
resist "diff_gen_0.delay_unit_2_1.in_1.n9" "diff_gen_0.delay_unit_2_1.in_1.t3" 17.4
resist "diff_gen_0.delay_unit_2_1.in_1.n9" "diff_gen_0.delay_unit_2_1.in_1.t2" 17.4
resist "diff_gen_0.delay_unit_2_1.in_1.n2" "diff_gen_0.delay_unit_2_1.in_1.n0" 34.5433
resist "diff_gen_0.delay_unit_2_1.in_1.n5" "diff_gen_0.delay_unit_2_1.in_1.n4" 34.5433
resist "diff_gen_0.delay_unit_2_1.in_1.n2" "diff_gen_0.delay_unit_2_1.in_1.n1" 36.15
resist "diff_gen_0.delay_unit_2_1.in_1.n5" "diff_gen_0.delay_unit_2_1.in_1.n3" 36.15
resist "diff_gen_0.delay_unit_2_1.in_1.n11" "diff_gen_0.delay_unit_2_1.in_1.n9" 67.7569
resist "diff_gen_0.delay_unit_2_1.in_1.n11" "diff_gen_0.delay_unit_2_1.in_1.n10" 74.2875
resist "diff_gen_0.delay_unit_2_1.in_1.n12" "diff_gen_0.delay_unit_2_1.in_1.t7" 83.8092
resist "diff_gen_0.delay_unit_2_1.in_1.n7" "diff_gen_0.delay_unit_2_1.in_1.t1" 83.8092
resist "diff_gen_0.delay_unit_2_1.in_1.n7" "diff_gen_0.delay_unit_2_1.in_1.t0" 85.1569
resist "diff_gen_0.delay_unit_2_1.in_1.n12" "diff_gen_0.delay_unit_2_1.in_1.t4" 85.1569
resist "diff_gen_0.delay_unit_2_1.in_1.n6" "diff_gen_0.delay_unit_2_1.in_1.n5" 165.8
resist "diff_gen_0.delay_unit_2_1.in_1.n6" "diff_gen_0.delay_unit_2_1.in_1.n2" 166.148
resist "diff_gen_0.delay_unit_2_1.in_1.n1" "diff_gen_0.delay_unit_2_1.in_1.t8" 215.293
resist "diff_gen_0.delay_unit_2_1.in_1.n0" "diff_gen_0.delay_unit_2_1.in_1.t13" 215.293
resist "diff_gen_0.delay_unit_2_1.in_1.n4" "diff_gen_0.delay_unit_2_1.in_1.t12" 215.293
resist "diff_gen_0.delay_unit_2_1.in_1.n3" "diff_gen_0.delay_unit_2_1.in_1.t14" 215.293
resist "diff_gen_0.delay_unit_2_1.in_1.n1" "diff_gen_0.delay_unit_2_1.in_1.t15" 539.84
resist "diff_gen_0.delay_unit_2_1.in_1.n0" "diff_gen_0.delay_unit_2_1.in_1.t10" 539.84
resist "diff_gen_0.delay_unit_2_1.in_1.n4" "diff_gen_0.delay_unit_2_1.in_1.t9" 539.84
resist "diff_gen_0.delay_unit_2_1.in_1.n3" "diff_gen_0.delay_unit_2_1.in_1.t11" 539.84
killnode "diff_gen_0.delay_unit_2_1.in_2"
rnode "diff_gen_0.delay_unit_2_1.in_2.t10" 0 66.6643 -7571 6120 0
rnode "diff_gen_0.delay_unit_2_1.in_2.t12" 0 21.2662 -7571 5590 0
rnode "diff_gen_0.delay_unit_2_1.in_2.n0" 0 46.7555 -7571 5784 0
rnode "diff_gen_0.delay_unit_2_1.in_2.t15" 0 66.6643 -7659 6120 0
rnode "diff_gen_0.delay_unit_2_1.in_2.t9" 0 21.2662 -7659 5590 0
rnode "diff_gen_0.delay_unit_2_1.in_2.n1" 0 46.4538 -7659 5784 0
rnode "diff_gen_0.delay_unit_2_1.in_2.n2" 0 14.9816 -7616 5754 0
rnode "diff_gen_0.delay_unit_2_1.in_2.t11" 0 66.6643 -7747 6120 0
rnode "diff_gen_0.delay_unit_2_1.in_2.t13" 0 21.2662 -7747 5590 0
rnode "diff_gen_0.delay_unit_2_1.in_2.n3" 0 46.7555 -7747 5784 0
rnode "diff_gen_0.delay_unit_2_1.in_2.t14" 0 66.6643 -7835 6120 0
rnode "diff_gen_0.delay_unit_2_1.in_2.t8" 0 21.2662 -7835 5590 0
rnode "diff_gen_0.delay_unit_2_1.in_2.n4" 0 46.4538 -7835 5784 0
rnode "diff_gen_0.delay_unit_2_1.in_2.n5" 0 14.8209 -7792 5754 0
rnode "diff_gen_0.delay_unit_2_1.in_2.n6" 0 228.91 -7792 5754 0
rnode "diff_gen_0.delay_unit_2_1.in_2.t7" 0 165.681 -7294 6120 0
rnode "diff_gen_0.delay_unit_2_1.in_2.t0" 0 51.2026 -7294 5590 0
rnode "diff_gen_0.delay_unit_2_1.in_2.n7" 0 452.839 -7323 5590 0
rnode "diff_gen_0.delay_unit_2_1.in_2.n8" 0 285.821 -8064 5448 0
rnode "diff_gen_0.delay_unit_2_1.in_2.t4" 0 43.739 -8398 6120 0
rnode "diff_gen_0.delay_unit_2_1.in_2.t5" 0 43.739 -8456 6120 0
rnode "diff_gen_0.delay_unit_2_1.in_2.n9" 0 93.535 -8427 6120 0
rnode "diff_gen_0.delay_unit_2_1.in_2.t3" 0 14.5797 -8398 5590 0
rnode "diff_gen_0.delay_unit_2_1.in_2.t1" 0 14.5797 -8456 5590 0
rnode "diff_gen_0.delay_unit_2_1.in_2.n10" 0 31.6523 -8427 5590 0
rnode "diff_gen_0.delay_unit_2_1.in_2.n11" 0 376.142 -8427 5590 0
rnode "diff_gen_0.delay_unit_2_1.in_2.t6" 0 165.681 -8280 6120 0
rnode "diff_gen_0.delay_unit_2_1.in_2.t2" 0 51.2026 -8280 5590 0
rnode "diff_gen_0.delay_unit_2_1.in_2.n12" 0 398.173 -8251 5590 0
rnode "diff_gen_0.delay_unit_2_1.in_2.n13" 0 85.9444 -8242 5416 0
rnode "diff_gen_0.delay_unit_2_0.out_2" 0 28.6365 -8160 5384 0
resist "diff_gen_0.delay_unit_2_0.out_2" "diff_gen_0.delay_unit_2_1.in_2.n13" 0.160156
resist "diff_gen_0.delay_unit_2_0.out_2" "diff_gen_0.delay_unit_2_1.in_2.n8" 0.1875
resist "diff_gen_0.delay_unit_2_1.in_2.n8" "diff_gen_0.delay_unit_2_1.in_2.n6" 1.06641
resist "diff_gen_0.delay_unit_2_1.in_2.n13" "diff_gen_0.delay_unit_2_1.in_2.n12" 4.94837
resist "diff_gen_0.delay_unit_2_1.in_2.n13" "diff_gen_0.delay_unit_2_1.in_2.n11" 5.30774
resist "diff_gen_0.delay_unit_2_1.in_2.n8" "diff_gen_0.delay_unit_2_1.in_2.n7" 6.45771
resist "diff_gen_0.delay_unit_2_1.in_2.n9" "diff_gen_0.delay_unit_2_1.in_2.t5" 9.52167
resist "diff_gen_0.delay_unit_2_1.in_2.n9" "diff_gen_0.delay_unit_2_1.in_2.t4" 9.52167
resist "diff_gen_0.delay_unit_2_1.in_2.n10" "diff_gen_0.delay_unit_2_1.in_2.t1" 17.4
resist "diff_gen_0.delay_unit_2_1.in_2.n10" "diff_gen_0.delay_unit_2_1.in_2.t3" 17.4
resist "diff_gen_0.delay_unit_2_1.in_2.n2" "diff_gen_0.delay_unit_2_1.in_2.n1" 34.5433
resist "diff_gen_0.delay_unit_2_1.in_2.n5" "diff_gen_0.delay_unit_2_1.in_2.n4" 34.5433
resist "diff_gen_0.delay_unit_2_1.in_2.n2" "diff_gen_0.delay_unit_2_1.in_2.n0" 36.15
resist "diff_gen_0.delay_unit_2_1.in_2.n5" "diff_gen_0.delay_unit_2_1.in_2.n3" 36.15
resist "diff_gen_0.delay_unit_2_1.in_2.n11" "diff_gen_0.delay_unit_2_1.in_2.n10" 66.3167
resist "diff_gen_0.delay_unit_2_1.in_2.n11" "diff_gen_0.delay_unit_2_1.in_2.n9" 75.7277
resist "diff_gen_0.delay_unit_2_1.in_2.n7" "diff_gen_0.delay_unit_2_1.in_2.t0" 83.7167
resist "diff_gen_0.delay_unit_2_1.in_2.n12" "diff_gen_0.delay_unit_2_1.in_2.t2" 83.7167
resist "diff_gen_0.delay_unit_2_1.in_2.n12" "diff_gen_0.delay_unit_2_1.in_2.t6" 85.2494
resist "diff_gen_0.delay_unit_2_1.in_2.n7" "diff_gen_0.delay_unit_2_1.in_2.t7" 85.2494
resist "diff_gen_0.delay_unit_2_1.in_2.n6" "diff_gen_0.delay_unit_2_1.in_2.n5" 165.8
resist "diff_gen_0.delay_unit_2_1.in_2.n6" "diff_gen_0.delay_unit_2_1.in_2.n2" 166.144
resist "diff_gen_0.delay_unit_2_1.in_2.n1" "diff_gen_0.delay_unit_2_1.in_2.t9" 215.293
resist "diff_gen_0.delay_unit_2_1.in_2.n0" "diff_gen_0.delay_unit_2_1.in_2.t12" 215.293
resist "diff_gen_0.delay_unit_2_1.in_2.n4" "diff_gen_0.delay_unit_2_1.in_2.t8" 215.293
resist "diff_gen_0.delay_unit_2_1.in_2.n3" "diff_gen_0.delay_unit_2_1.in_2.t13" 215.293
resist "diff_gen_0.delay_unit_2_1.in_2.n1" "diff_gen_0.delay_unit_2_1.in_2.t15" 539.84
resist "diff_gen_0.delay_unit_2_1.in_2.n0" "diff_gen_0.delay_unit_2_1.in_2.t10" 539.84
resist "diff_gen_0.delay_unit_2_1.in_2.n4" "diff_gen_0.delay_unit_2_1.in_2.t14" 539.84
resist "diff_gen_0.delay_unit_2_1.in_2.n3" "diff_gen_0.delay_unit_2_1.in_2.t11" 539.84
killnode "a_n6458_3464#"
rnode "a_n6458_3464.t6" 0 228.995 -5588 4094 0
rnode "a_n6458_3464.t35" 0 93.3489 -5313 4094 0
rnode "a_n6458_3464.t38" 0 30.133 -5313 3564 0
rnode "a_n6458_3464.n0" 0 86.4214 -5313 3756 0
rnode "a_n6458_3464.t28" 0 93.3489 -963 4094 0
rnode "a_n6458_3464.t29" 0 30.133 -963 3564 0
rnode "a_n6458_3464.n1" 0 88.816 -963 3756 0
rnode "a_n6458_3464.t11" 0 93.3489 -1253 4094 0
rnode "a_n6458_3464.t14" 0 30.133 -1253 3564 0
rnode "a_n6458_3464.n2" 0 88.3539 -1253 3756 0
rnode "a_n6458_3464.n3" 0 389.976 -1387 3729 0
rnode "a_n6458_3464.t33" 0 93.3489 -1543 4094 0
rnode "a_n6458_3464.t36" 0 30.133 -1543 3564 0
rnode "a_n6458_3464.n4" 0 88.3539 -1543 3756 0
rnode "a_n6458_3464.n5" 0 217.864 -1677 3729 0
rnode "a_n6458_3464.t23" 0 93.3489 -1833 4094 0
rnode "a_n6458_3464.t25" 0 30.133 -1833 3564 0
rnode "a_n6458_3464.n6" 0 88.3539 -1833 3756 0
rnode "a_n6458_3464.n7" 0 217.864 -1967 3729 0
rnode "a_n6458_3464.t15" 0 93.3489 -2123 4094 0
rnode "a_n6458_3464.t18" 0 30.133 -2123 3564 0
rnode "a_n6458_3464.n8" 0 88.3539 -2123 3756 0
rnode "a_n6458_3464.n9" 0 217.864 -2257 3729 0
rnode "a_n6458_3464.t37" 0 93.3489 -2413 4094 0
rnode "a_n6458_3464.t39" 0 30.133 -2413 3564 0
rnode "a_n6458_3464.n10" 0 88.3539 -2413 3756 0
rnode "a_n6458_3464.n11" 0 217.864 -2547 3729 0
rnode "a_n6458_3464.t26" 0 93.3489 -2703 4094 0
rnode "a_n6458_3464.t27" 0 30.133 -2703 3564 0
rnode "a_n6458_3464.n12" 0 88.3539 -2703 3756 0
rnode "a_n6458_3464.n13" 0 217.864 -2837 3729 0
rnode "a_n6458_3464.t19" 0 93.3489 -2993 4094 0
rnode "a_n6458_3464.t22" 0 30.133 -2993 3564 0
rnode "a_n6458_3464.n14" 0 88.3539 -2993 3756 0
rnode "a_n6458_3464.n15" 0 217.864 -3127 3729 0
rnode "a_n6458_3464.t8" 0 93.3489 -3283 4094 0
rnode "a_n6458_3464.t9" 0 30.133 -3283 3564 0
rnode "a_n6458_3464.n16" 0 88.3539 -3283 3756 0
rnode "a_n6458_3464.n17" 0 217.864 -3417 3729 0
rnode "a_n6458_3464.t30" 0 93.3489 -3573 4094 0
rnode "a_n6458_3464.t31" 0 30.133 -3573 3564 0
rnode "a_n6458_3464.n18" 0 88.3539 -3573 3756 0
rnode "a_n6458_3464.n19" 0 217.864 -3707 3729 0
rnode "a_n6458_3464.t17" 0 93.3489 -3863 4094 0
rnode "a_n6458_3464.t20" 0 30.133 -3863 3564 0
rnode "a_n6458_3464.n20" 0 88.3539 -3863 3756 0
rnode "a_n6458_3464.n21" 0 217.864 -3997 3729 0
rnode "a_n6458_3464.t10" 0 93.3489 -4153 4094 0
rnode "a_n6458_3464.t12" 0 30.133 -4153 3564 0
rnode "a_n6458_3464.n22" 0 88.3539 -4153 3756 0
rnode "a_n6458_3464.n23" 0 217.864 -4287 3729 0
rnode "a_n6458_3464.t32" 0 93.3489 -4443 4094 0
rnode "a_n6458_3464.t34" 0 30.133 -4443 3564 0
rnode "a_n6458_3464.n24" 0 88.3539 -4443 3756 0
rnode "a_n6458_3464.n25" 0 217.864 -4577 3729 0
rnode "a_n6458_3464.t21" 0 93.3489 -4733 4094 0
rnode "a_n6458_3464.t24" 0 30.133 -4733 3564 0
rnode "a_n6458_3464.n26" 0 88.3539 -4733 3756 0
rnode "a_n6458_3464.n27" 0 217.864 -4867 3729 0
rnode "a_n6458_3464.t13" 0 93.3489 -5023 4094 0
rnode "a_n6458_3464.t16" 0 30.133 -5023 3564 0
rnode "a_n6458_3464.n28" 0 88.3539 -5023 3756 0
rnode "a_n6458_3464.n29" 0 289.551 -5157 3729 0
rnode "a_n6458_3464.n30" 0 109.352 -5447 3729 0
rnode "a_n6458_3464.n31" 0 421.54 -5559 3698 0
rnode "a_n6458_3464.t1" 0 71.5364 -5588 3564 0
rnode "a_n6458_3464.n32" 0 133.321 -5559 3564 0
rnode "a_n6458_3464.t4" 0 231.476 -5878 4094 0
rnode "a_n6458_3464.t3" 0 71.5364 -5878 3564 0
rnode "a_n6458_3464.n33" 0 529.025 -5849 3564 0
rnode "a_n6458_3464.n34" 0 224.18 -5837 3499 0
rnode "a_n6458_3464.t5" 0 231.476 -6458 4094 0
rnode "a_n6458_3464.t0" 0 71.5364 -6458 3564 0
rnode "a_n6458_3464.n35" 0 538.008 -6429 3564 0
rnode "a_n6458_3464.n36" 0 224.18 -6127 3499 0
rnode "a_n6458_3464.t2" 0 71.5364 -6168 3564 0
rnode "a_n6458_3464.n37" 0 529.025 -6139 3564 0
rnode "a_n6458_3464.t7" 0 231.476 -6168 4094 0
resist "a_n6458_3464.n31" "a_n6458_3464.n30" 0.225806
resist "a_n6458_3464.n32" "a_n6458_3464.n31" 0.36413
resist "a_n6458_3464.n36" "a_n6458_3464.n34" 0.517857
resist "a_n6458_3464.n29" "a_n6458_3464.n27" 0.584677
resist "a_n6458_3464.n27" "a_n6458_3464.n25" 0.584677
resist "a_n6458_3464.n25" "a_n6458_3464.n23" 0.584677
resist "a_n6458_3464.n23" "a_n6458_3464.n21" 0.584677
resist "a_n6458_3464.n21" "a_n6458_3464.n19" 0.584677
resist "a_n6458_3464.n19" "a_n6458_3464.n17" 0.584677
resist "a_n6458_3464.n17" "a_n6458_3464.n15" 0.584677
resist "a_n6458_3464.n15" "a_n6458_3464.n13" 0.584677
resist "a_n6458_3464.n13" "a_n6458_3464.n11" 0.584677
resist "a_n6458_3464.n11" "a_n6458_3464.n9" 0.584677
resist "a_n6458_3464.n9" "a_n6458_3464.n7" 0.584677
resist "a_n6458_3464.n7" "a_n6458_3464.n5" 0.584677
resist "a_n6458_3464.n5" "a_n6458_3464.n3" 0.584677
resist "a_n6458_3464.n37" "a_n6458_3464.n36" 4.64402
resist "a_n6458_3464.n34" "a_n6458_3464.n33" 4.64402
resist "a_n6458_3464.n30" "a_n6458_3464.n29" 5.08468
resist "a_n6458_3464.n34" "a_n6458_3464.n32" 5.16188
resist "a_n6458_3464.n36" "a_n6458_3464.n35" 5.16188
resist "a_n6458_3464.n32" "a_n6458_3464.t1" 83.7167
resist "a_n6458_3464.n33" "a_n6458_3464.t3" 83.7167
resist "a_n6458_3464.n35" "a_n6458_3464.t0" 83.7167
resist "a_n6458_3464.n37" "a_n6458_3464.t2" 83.7167
resist "a_n6458_3464.n31" "a_n6458_3464.t6" 84.7168
resist "a_n6458_3464.t7" "a_n6458_3464.n37" 85.2494
resist "a_n6458_3464.n33" "a_n6458_3464.t4" 85.2494
resist "a_n6458_3464.n35" "a_n6458_3464.t5" 85.2494
resist "a_n6458_3464.n30" "a_n6458_3464.n0" 213.234
resist "a_n6458_3464.n3" "a_n6458_3464.n2" 217.734
resist "a_n6458_3464.n5" "a_n6458_3464.n4" 217.734
resist "a_n6458_3464.n7" "a_n6458_3464.n6" 217.734
resist "a_n6458_3464.n9" "a_n6458_3464.n8" 217.734
resist "a_n6458_3464.n11" "a_n6458_3464.n10" 217.734
resist "a_n6458_3464.n13" "a_n6458_3464.n12" 217.734
resist "a_n6458_3464.n15" "a_n6458_3464.n14" 217.734
resist "a_n6458_3464.n17" "a_n6458_3464.n16" 217.734
resist "a_n6458_3464.n19" "a_n6458_3464.n18" 217.734
resist "a_n6458_3464.n21" "a_n6458_3464.n20" 217.734
resist "a_n6458_3464.n23" "a_n6458_3464.n22" 217.734
resist "a_n6458_3464.n25" "a_n6458_3464.n24" 217.734
resist "a_n6458_3464.n27" "a_n6458_3464.n26" 217.734
resist "a_n6458_3464.n29" "a_n6458_3464.n28" 217.734
resist "a_n6458_3464.n3" "a_n6458_3464.n1" 218.319
resist "a_n6458_3464.n0" "a_n6458_3464.t38" 221.72
resist "a_n6458_3464.n1" "a_n6458_3464.t29" 221.72
resist "a_n6458_3464.n2" "a_n6458_3464.t14" 221.72
resist "a_n6458_3464.n4" "a_n6458_3464.t36" 221.72
resist "a_n6458_3464.n6" "a_n6458_3464.t25" 221.72
resist "a_n6458_3464.n8" "a_n6458_3464.t18" 221.72
resist "a_n6458_3464.n10" "a_n6458_3464.t39" 221.72
resist "a_n6458_3464.n12" "a_n6458_3464.t27" 221.72
resist "a_n6458_3464.n14" "a_n6458_3464.t22" 221.72
resist "a_n6458_3464.n16" "a_n6458_3464.t9" 221.72
resist "a_n6458_3464.n18" "a_n6458_3464.t31" 221.72
resist "a_n6458_3464.n20" "a_n6458_3464.t20" 221.72
resist "a_n6458_3464.n22" "a_n6458_3464.t12" 221.72
resist "a_n6458_3464.n24" "a_n6458_3464.t34" 221.72
resist "a_n6458_3464.n26" "a_n6458_3464.t24" 221.72
resist "a_n6458_3464.n28" "a_n6458_3464.t16" 221.72
resist "a_n6458_3464.n0" "a_n6458_3464.t35" 543.053
resist "a_n6458_3464.n1" "a_n6458_3464.t28" 543.053
resist "a_n6458_3464.n2" "a_n6458_3464.t11" 543.053
resist "a_n6458_3464.n4" "a_n6458_3464.t33" 543.053
resist "a_n6458_3464.n6" "a_n6458_3464.t23" 543.053
resist "a_n6458_3464.n8" "a_n6458_3464.t15" 543.053
resist "a_n6458_3464.n10" "a_n6458_3464.t37" 543.053
resist "a_n6458_3464.n12" "a_n6458_3464.t26" 543.053
resist "a_n6458_3464.n14" "a_n6458_3464.t19" 543.053
resist "a_n6458_3464.n16" "a_n6458_3464.t8" 543.053
resist "a_n6458_3464.n18" "a_n6458_3464.t30" 543.053
resist "a_n6458_3464.n20" "a_n6458_3464.t17" 543.053
resist "a_n6458_3464.n22" "a_n6458_3464.t10" 543.053
resist "a_n6458_3464.n24" "a_n6458_3464.t32" 543.053
resist "a_n6458_3464.n26" "a_n6458_3464.t21" 543.053
resist "a_n6458_3464.n28" "a_n6458_3464.t13" 543.053
killnode "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.nd"
rnode "vernier_delay_line_0.delay_unit_2_0.in_2" 0 191.438 18768 5384 0
rnode "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.nd.t9" 0 46.1295 17393 2492 0
rnode "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.nd.t17" 0 46.1295 17305 2492 0
rnode "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.nd.n0" 0 54.0437 17349 2018 0
rnode "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.nd.t13" 0 46.1295 17745 2492 0
rnode "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.nd.t18" 0 46.1295 17657 2492 0
rnode "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.nd.n1" 0 53.7997 17701 2018 0
rnode "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.nd.n2" 0 493.085 17701 2015 0
rnode "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.sense_amplifier_0.nd" 0 377.104 18460 5152 0
rnode "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.nd.t11" 0 39.2589 19293 6120 0
rnode "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.nd.t14" 0 12.5238 19293 5590 0
rnode "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.nd.n3" 0 27.5345 19293 5784 0
rnode "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.nd.t19" 0 39.2589 19205 6120 0
rnode "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.nd.t10" 0 12.5238 19205 5590 0
rnode "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.nd.n4" 0 27.3569 19205 5784 0
rnode "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.nd.n5" 0 8.82274 19248 5754 0
rnode "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.nd.t8" 0 39.2589 19117 6120 0
rnode "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.nd.t12" 0 12.5238 19117 5590 0
rnode "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.nd.n6" 0 27.5345 19117 5784 0
rnode "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.nd.t15" 0 39.2589 19029 6120 0
rnode "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.nd.t16" 0 12.5238 19029 5590 0
rnode "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.nd.n7" 0 27.3569 19029 5784 0
rnode "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.nd.n8" 0 8.72808 19072 5754 0
rnode "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.nd.n9" 0 134.806 19072 5754 0
rnode "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.nd.t1" 0 97.5702 19570 6120 0
rnode "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.nd.t0" 0 30.1535 19570 5590 0
rnode "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.nd.n10" 0 266.679 19541 5590 0
rnode "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.nd.n11" 0 122.976 18492 5384 0
rnode "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.nd.t7" 0 25.7581 17464 6120 0
rnode "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.nd.t6" 0 25.7581 17406 6120 0
rnode "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.nd.n12" 0 55.0832 17435 6120 0
rnode "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.nd.t2" 0 8.58604 17464 5590 0
rnode "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.nd.t4" 0 8.58604 17406 5590 0
rnode "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.nd.n13" 0 18.6402 17435 5590 0
rnode "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.nd.n14" 0 221.512 17435 5590 0
rnode "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.nd.t5" 0 97.5702 17582 6120 0
rnode "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.nd.t3" 0 30.1535 17582 5590 0
rnode "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.nd.n15" 0 234.486 17611 5590 0
rnode "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.nd.n16" 0 50.6131 17620 5416 0
rnode "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.out_2" 0 82.6155 17702 5384 0
resist "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.out_2" "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.nd.n16" 0.160156
resist "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.nd.n11" "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.sense_amplifier_0.nd" 0.453125
resist "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.nd.n11" "vernier_delay_line_0.delay_unit_2_0.in_2" 0.601562
resist "vernier_delay_line_0.delay_unit_2_0.in_2" "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.nd.n9" 1.06641
resist "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.out_2" "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.nd.n11" 1.54297
resist "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.nd.n16" "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.nd.n15" 4.94837
resist "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.nd.n16" "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.nd.n14" 5.30774
resist "vernier_delay_line_0.delay_unit_2_0.in_2" "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.nd.n10" 6.45771
resist "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.nd.n12" "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.nd.t6" 9.52167
resist "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.nd.n12" "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.nd.t7" 9.52167
resist "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.sense_amplifier_0.nd" "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.nd.n2" 17.1136
resist "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.nd.n13" "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.nd.t4" 17.4
resist "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.nd.n13" "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.nd.t2" 17.4
resist "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.nd.n5" "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.nd.n4" 34.5433
resist "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.nd.n8" "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.nd.n7" 34.5433
resist "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.nd.n5" "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.nd.n3" 36.15
resist "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.nd.n8" "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.nd.n6" 36.15
resist "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.nd.n14" "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.nd.n13" 66.3167
resist "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.nd.n14" "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.nd.n12" 75.7277
resist "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.nd.n10" "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.nd.t0" 83.7167
resist "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.nd.n15" "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.nd.t3" 83.7167
resist "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.nd.n10" "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.nd.t1" 85.2494
resist "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.nd.n15" "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.nd.t5" 85.2494
resist "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.nd.n9" "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.nd.n8" 165.8
resist "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.nd.n9" "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.nd.n5" 166.144
resist "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.nd.n2" "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.nd.n1" 167.991
resist "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.nd.n2" "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.nd.n0" 168.658
resist "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.nd.n4" "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.nd.t10" 215.293
resist "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.nd.n3" "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.nd.t14" 215.293
resist "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.nd.n7" "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.nd.t16" 215.293
resist "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.nd.n6" "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.nd.t12" 215.293
resist "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.nd.n4" "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.nd.t19" 539.84
resist "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.nd.n3" "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.nd.t11" 539.84
resist "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.nd.n7" "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.nd.t15" 539.84
resist "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.nd.n6" "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.nd.t8" 539.84
resist "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.nd.n1" "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.nd.t18" 784.053
resist "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.nd.n1" "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.nd.t13" 784.053
resist "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.nd.n0" "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.nd.t17" 784.053
resist "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.nd.n0" "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.nd.t9" 784.053
rnode "diff_gen_0.in_delay" 0 184.304 -9376 5722 0
rnode "diff_gen_0.delay_unit_2_0.in_2" 0 235.797 -9376 5384 0
rnode "start_buffer_0.start_delay.t6" 0 172.5 -10422 6284 0
rnode "start_buffer_0.start_delay.t2" 0 53.3101 -10422 5754 0
rnode "start_buffer_0.start_delay.n0" 0 400.932 -10393 5754 0
rnode "start_buffer_0.start_delay.t5" 0 172.5 -10132 6284 0
rnode "start_buffer_0.start_delay.t1" 0 53.3101 -10132 5754 0
rnode "start_buffer_0.start_delay.n1" 0 394.238 -10103 5754 0
rnode "start_buffer_0.start_delay.n2" 0 167.063 -10091 5689 0
rnode "start_buffer_0.start_delay.t4" 0 170.686 -9842 6284 0
rnode "start_buffer_0.start_delay" 0 29.5377 -9712 5892 0
rnode "start_buffer_0.start_delay.n3" 0 310.685 -9813 5892 0
rnode "start_buffer_0.start_delay.t0" 0 53.3101 -9842 5754 0
rnode "start_buffer_0.start_delay.n4" 0 93.1401 -9813 5754 0
rnode "start_buffer_0.start_delay.n5" 0 131.763 -9801 5689 0
rnode "start_buffer_0.start_delay.t8" 0 69.4081 -8851 6120 0
rnode "start_buffer_0.start_delay.t10" 0 22.1415 -8851 5590 0
rnode "start_buffer_0.start_delay.n6" 0 48.6799 -8851 5784 0
rnode "start_buffer_0.start_delay.t12" 0 69.4081 -8939 6120 0
rnode "start_buffer_0.start_delay.t15" 0 22.1415 -8939 5590 0
rnode "start_buffer_0.start_delay.n7" 0 48.3658 -8939 5784 0
rnode "start_buffer_0.start_delay.n8" 0 15.5982 -8896 5754 0
rnode "start_buffer_0.start_delay.t11" 0 69.4081 -9027 6120 0
rnode "start_buffer_0.start_delay.t13" 0 22.1415 -9027 5590 0
rnode "start_buffer_0.start_delay.n9" 0 48.6799 -9027 5784 0
rnode "start_buffer_0.start_delay.t14" 0 69.4081 -9115 6120 0
rnode "start_buffer_0.start_delay.t9" 0 22.1415 -9115 5590 0
rnode "start_buffer_0.start_delay.n10" 0 48.3658 -9115 5784 0
rnode "start_buffer_0.start_delay.n11" 0 15.4309 -9072 5754 0
rnode "start_buffer_0.start_delay.n12" 0 188.318 -9072 5754 0
rnode "start_buffer_0.start_delay.t7" 0 172.5 -8574 6120 0
rnode "start_buffer_0.start_delay.t3" 0 53.3101 -8574 5590 0
rnode "start_buffer_0.start_delay.n13" 0 471.477 -8603 5590 0
resist "start_buffer_0.start_delay.n3" "start_buffer_0.start_delay" 0.233796
resist "start_buffer_0.start_delay.n4" "start_buffer_0.start_delay.n3" 0.375
resist "start_buffer_0.start_delay.n5" "start_buffer_0.start_delay.n2" 0.517857
resist "diff_gen_0.in_delay" "start_buffer_0.start_delay.n12" 0.53125
resist "diff_gen_0.delay_unit_2_0.in_2" "diff_gen_0.in_delay" 0.535156
resist "diff_gen_0.in_delay" "start_buffer_0.start_delay.n5" 0.758929
resist "start_buffer_0.start_delay.n5" "start_buffer_0.start_delay.n4" 4.64402
resist "start_buffer_0.start_delay.n2" "start_buffer_0.start_delay.n1" 4.64402
resist "start_buffer_0.start_delay.n2" "start_buffer_0.start_delay.n0" 5.16188
resist "diff_gen_0.delay_unit_2_0.in_2" "start_buffer_0.start_delay.n13" 6.45771
resist "start_buffer_0.start_delay.n8" "start_buffer_0.start_delay.n7" 34.5433
resist "start_buffer_0.start_delay.n11" "start_buffer_0.start_delay.n10" 34.5433
resist "start_buffer_0.start_delay.n8" "start_buffer_0.start_delay.n6" 36.15
resist "start_buffer_0.start_delay.n11" "start_buffer_0.start_delay.n9" 36.15
resist "start_buffer_0.start_delay.n4" "start_buffer_0.start_delay.t0" 83.7167
resist "start_buffer_0.start_delay.n1" "start_buffer_0.start_delay.t1" 83.7167
resist "start_buffer_0.start_delay.n0" "start_buffer_0.start_delay.t2" 83.7167
resist "start_buffer_0.start_delay.n13" "start_buffer_0.start_delay.t3" 83.7167
resist "start_buffer_0.start_delay.n3" "start_buffer_0.start_delay.t4" 84.7276
resist "start_buffer_0.start_delay.n13" "start_buffer_0.start_delay.t7" 85.2494
resist "start_buffer_0.start_delay.n1" "start_buffer_0.start_delay.t5" 85.2494
resist "start_buffer_0.start_delay.n0" "start_buffer_0.start_delay.t6" 85.2494
resist "start_buffer_0.start_delay.n12" "start_buffer_0.start_delay.n11" 165.8
resist "start_buffer_0.start_delay.n12" "start_buffer_0.start_delay.n8" 166.144
resist "start_buffer_0.start_delay.n7" "start_buffer_0.start_delay.t15" 215.293
resist "start_buffer_0.start_delay.n6" "start_buffer_0.start_delay.t10" 215.293
resist "start_buffer_0.start_delay.n10" "start_buffer_0.start_delay.t9" 215.293
resist "start_buffer_0.start_delay.n9" "start_buffer_0.start_delay.t13" 215.293
resist "start_buffer_0.start_delay.n7" "start_buffer_0.start_delay.t12" 539.84
resist "start_buffer_0.start_delay.n6" "start_buffer_0.start_delay.t8" 539.84
resist "start_buffer_0.start_delay.n10" "start_buffer_0.start_delay.t14" 539.84
resist "start_buffer_0.start_delay.n9" "start_buffer_0.start_delay.t11" 539.84
rnode "start_buffer_0.start_buff.t11" 0 78.1202 -8295 6120 0
rnode "start_buffer_0.start_buff.t14" 0 24.9207 -8295 5590 0
rnode "start_buffer_0.start_buff.n0" 0 54.4367 -8295 5784 0
rnode "start_buffer_0.start_buff.t21" 0 78.1202 -8383 6120 0
rnode "start_buffer_0.start_buff.t12" 0 24.9207 -8383 5590 0
rnode "start_buffer_0.start_buff.n1" 0 54.7902 -8383 5784 0
rnode "start_buffer_0.start_buff.n2" 0 17.559 -8338 5754 0
rnode "start_buffer_0.start_buff.t17" 0 78.1202 -8471 6120 0
rnode "start_buffer_0.start_buff.t18" 0 24.9207 -8471 5590 0
rnode "start_buffer_0.start_buff.n3" 0 54.7902 -8471 5784 0
rnode "start_buffer_0.start_buff.t10" 0 78.1202 -8559 6120 0
rnode "start_buffer_0.start_buff.t13" 0 24.9207 -8559 5590 0
rnode "start_buffer_0.start_buff.n4" 0 54.4367 -8559 5784 0
rnode "start_buffer_0.start_buff.n5" 0 17.3678 -8516 5754 0
rnode "start_buffer_0.start_buff.n6" 0 458.376 -8516 5754 0
rnode "start_buffer_0.start_buff.t8" 0 62.5202 -9130 5590 0
rnode "start_buffer_0.start_buff.t9" 0 189.241 -9130 6120 0
rnode "start_buffer_0.start_buff.n7" 0 480.301 -9159 6120 0
rnode "start_buffer_0.start_buff.n8" 0 250.318 -9168 6586 0
rnode "diff_gen_0.delay_unit_2_0.in_1" 0 39.2133 -9314 6554 0
rnode "diff_gen_0.in_buff" 0 686.471 -9376 6554 0
rnode "start_buffer_0.start_buff.t5" 0 189.241 -10712 6284 0
rnode "start_buffer_0.start_buff.n9" 0 429.508 -10683 6284 0
rnode "start_buffer_0.start_buff.t15" 0 78.297 -10437 6284 0
rnode "start_buffer_0.start_buff.t16" 0 25.2742 -10437 5754 0
rnode "start_buffer_0.start_buff.n10" 0 72.4864 -10437 5946 0
rnode "start_buffer_0.start_buff.t22" 0 78.297 -9857 6284 0
rnode "start_buffer_0.start_buff.t23" 0 25.2742 -9857 5754 0
rnode "start_buffer_0.start_buff.n11" 0 74.495 -9857 5946 0
rnode "start_buffer_0.start_buff.t19" 0 78.297 -10147 6284 0
rnode "start_buffer_0.start_buff.t20" 0 25.2742 -10147 5754 0
rnode "start_buffer_0.start_buff.n12" 0 74.1073 -10147 5946 0
rnode "start_buffer_0.start_buff.n13" 0 387.222 -10281 5919 0
rnode "start_buffer_0.start_buff.n14" 0 91.2491 -10571 5919 0
rnode "start_buffer_0.start_buff.n15" 0 89.3955 -10683 5892 0
rnode "start_buffer_0.start_buff.t0" 0 60.0016 -10712 5754 0
rnode "start_buffer_0.start_buff.n16" 0 105.13 -10683 5754 0
rnode "start_buffer_0.start_buff.t4" 0 194.152 -11582 6284 0
rnode "start_buffer_0.start_buff.t3" 0 60.0016 -11582 5754 0
rnode "start_buffer_0.start_buff.n17" 0 451.257 -11553 5754 0
rnode "start_buffer_0.start_buff.t7" 0 194.152 -11292 6284 0
rnode "start_buffer_0.start_buff.t2" 0 60.0016 -11292 5754 0
rnode "start_buffer_0.start_buff.n18" 0 443.723 -11263 5754 0
rnode "start_buffer_0.start_buff.n19" 0 188.032 -11251 5689 0
rnode "start_buffer_0.start_buff.t6" 0 194.152 -11002 6284 0
rnode "start_buffer_0.start_buff.t1" 0 60.0016 -11002 5754 0
rnode "start_buffer_0.start_buff.n20" 0 443.723 -10973 5754 0
rnode "start_buffer_0.start_buff.n21" 0 113.248 -10961 5689 0
rnode "start_buffer_0.start_buff" 0 82.0193 -10706 5654 0
resist "diff_gen_0.in_buff" "diff_gen_0.delay_unit_2_0.in_1" 0.121094
resist "start_buffer_0.start_buff.n15" "start_buffer_0.start_buff.n14" 0.247013
resist "diff_gen_0.delay_unit_2_0.in_1" "start_buffer_0.start_buff.n8" 0.285156
resist "start_buffer_0.start_buff.n16" "start_buffer_0.start_buff.n15" 0.375
resist "start_buffer_0.start_buff" "start_buffer_0.start_buff.n21" 0.455357
resist "start_buffer_0.start_buff.n21" "start_buffer_0.start_buff.n19" 0.517857
resist "start_buffer_0.start_buff.n15" "start_buffer_0.start_buff.n9" 0.918478
resist "start_buffer_0.start_buff.n19" "start_buffer_0.start_buff.n18" 4.64402
resist "start_buffer_0.start_buff.n21" "start_buffer_0.start_buff.n20" 4.64402
resist "start_buffer_0.start_buff" "start_buffer_0.start_buff.n16" 4.70652
resist "start_buffer_0.start_buff.n14" "start_buffer_0.start_buff.n13" 5.08468
resist "start_buffer_0.start_buff.n19" "start_buffer_0.start_buff.n17" 5.16188
resist "start_buffer_0.start_buff.n8" "start_buffer_0.start_buff.n7" 5.74185
resist "start_buffer_0.start_buff.n9" "diff_gen_0.in_buff" 8.40672
resist "start_buffer_0.start_buff.n8" "start_buffer_0.start_buff.n6" 11.8359
resist "start_buffer_0.start_buff.n2" "start_buffer_0.start_buff.n0" 34.5433
resist "start_buffer_0.start_buff.n5" "start_buffer_0.start_buff.n4" 34.5433
resist "start_buffer_0.start_buff.n2" "start_buffer_0.start_buff.n1" 36.15
resist "start_buffer_0.start_buff.n5" "start_buffer_0.start_buff.n3" 36.15
resist "start_buffer_0.start_buff.n16" "start_buffer_0.start_buff.t0" 83.7167
resist "start_buffer_0.start_buff.n20" "start_buffer_0.start_buff.t1" 83.7167
resist "start_buffer_0.start_buff.n17" "start_buffer_0.start_buff.t3" 83.7167
resist "start_buffer_0.start_buff.n18" "start_buffer_0.start_buff.t2" 83.7167
resist "start_buffer_0.start_buff.n7" "start_buffer_0.start_buff.t9" 83.8092
resist "start_buffer_0.start_buff.n9" "start_buffer_0.start_buff.t5" 83.8092
resist "start_buffer_0.start_buff.n7" "start_buffer_0.start_buff.t8" 85.1569
resist "start_buffer_0.start_buff.n18" "start_buffer_0.start_buff.t7" 85.2494
resist "start_buffer_0.start_buff.n20" "start_buffer_0.start_buff.t6" 85.2494
resist "start_buffer_0.start_buff.n17" "start_buffer_0.start_buff.t4" 85.2494
resist "start_buffer_0.start_buff.n6" "start_buffer_0.start_buff.n5" 165.8
resist "start_buffer_0.start_buff.n6" "start_buffer_0.start_buff.n2" 166.148
resist "start_buffer_0.start_buff.n14" "start_buffer_0.start_buff.n10" 213.234
resist "start_buffer_0.start_buff.n1" "start_buffer_0.start_buff.t12" 215.293
resist "start_buffer_0.start_buff.n0" "start_buffer_0.start_buff.t14" 215.293
resist "start_buffer_0.start_buff.n4" "start_buffer_0.start_buff.t13" 215.293
resist "start_buffer_0.start_buff.n3" "start_buffer_0.start_buff.t18" 215.293
resist "start_buffer_0.start_buff.n13" "start_buffer_0.start_buff.n12" 217.734
resist "start_buffer_0.start_buff.n13" "start_buffer_0.start_buff.n11" 218.319
resist "start_buffer_0.start_buff.n10" "start_buffer_0.start_buff.t16" 221.72
resist "start_buffer_0.start_buff.n11" "start_buffer_0.start_buff.t23" 221.72
resist "start_buffer_0.start_buff.n12" "start_buffer_0.start_buff.t20" 221.72
resist "start_buffer_0.start_buff.n1" "start_buffer_0.start_buff.t21" 539.84
resist "start_buffer_0.start_buff.n0" "start_buffer_0.start_buff.t11" 539.84
resist "start_buffer_0.start_buff.n4" "start_buffer_0.start_buff.t10" 539.84
resist "start_buffer_0.start_buff.n3" "start_buffer_0.start_buff.t17" 539.84
resist "start_buffer_0.start_buff.n10" "start_buffer_0.start_buff.t15" 543.053
resist "start_buffer_0.start_buff.n11" "start_buffer_0.start_buff.t22" 543.053
resist "start_buffer_0.start_buff.n12" "start_buffer_0.start_buff.t19" 543.053
killnode "diff_gen_0.delay_unit_2_3.in_2"
rnode "diff_gen_0.delay_unit_2_3.in_2.t12" 0 66.6643 -5011 6120 0
rnode "diff_gen_0.delay_unit_2_3.in_2.t14" 0 21.2662 -5011 5590 0
rnode "diff_gen_0.delay_unit_2_3.in_2.n0" 0 46.7555 -5011 5784 0
rnode "diff_gen_0.delay_unit_2_3.in_2.t8" 0 66.6643 -5099 6120 0
rnode "diff_gen_0.delay_unit_2_3.in_2.t10" 0 21.2662 -5099 5590 0
rnode "diff_gen_0.delay_unit_2_3.in_2.n1" 0 46.4538 -5099 5784 0
rnode "diff_gen_0.delay_unit_2_3.in_2.n2" 0 14.9816 -5056 5754 0
rnode "diff_gen_0.delay_unit_2_3.in_2.t13" 0 66.6643 -5187 6120 0
rnode "diff_gen_0.delay_unit_2_3.in_2.t15" 0 21.2662 -5187 5590 0
rnode "diff_gen_0.delay_unit_2_3.in_2.n3" 0 46.7555 -5187 5784 0
rnode "diff_gen_0.delay_unit_2_3.in_2.t9" 0 66.6643 -5275 6120 0
rnode "diff_gen_0.delay_unit_2_3.in_2.t11" 0 21.2662 -5275 5590 0
rnode "diff_gen_0.delay_unit_2_3.in_2.n4" 0 46.4538 -5275 5784 0
rnode "diff_gen_0.delay_unit_2_3.in_2.n5" 0 14.8209 -5232 5754 0
rnode "diff_gen_0.delay_unit_2_3.in_2.n6" 0 228.91 -5232 5754 0
rnode "diff_gen_0.delay_unit_2_3.in_2.t7" 0 165.681 -4734 6120 0
rnode "diff_gen_0.delay_unit_2_3.in_2.t6" 0 51.2026 -4734 5590 0
rnode "diff_gen_0.delay_unit_2_3.in_2.n7" 0 452.839 -4763 5590 0
rnode "diff_gen_0.delay_unit_2_3.in_2.n8" 0 285.821 -5504 5448 0
rnode "diff_gen_0.delay_unit_2_3.in_2.t3" 0 43.739 -5838 6120 0
rnode "diff_gen_0.delay_unit_2_3.in_2.t4" 0 43.739 -5896 6120 0
rnode "diff_gen_0.delay_unit_2_3.in_2.n9" 0 93.535 -5867 6120 0
rnode "diff_gen_0.delay_unit_2_3.in_2.t2" 0 14.5797 -5838 5590 0
rnode "diff_gen_0.delay_unit_2_3.in_2.t0" 0 14.5797 -5896 5590 0
rnode "diff_gen_0.delay_unit_2_3.in_2.n10" 0 31.6523 -5867 5590 0
rnode "diff_gen_0.delay_unit_2_3.in_2.n11" 0 376.142 -5867 5590 0
rnode "diff_gen_0.delay_unit_2_3.in_2.t5" 0 165.681 -5720 6120 0
rnode "diff_gen_0.delay_unit_2_3.in_2.t1" 0 51.2026 -5720 5590 0
rnode "diff_gen_0.delay_unit_2_3.in_2.n12" 0 398.173 -5691 5590 0
rnode "diff_gen_0.delay_unit_2_3.in_2.n13" 0 85.9444 -5682 5416 0
rnode "diff_gen_0.delay_unit_2_2.out_2" 0 28.6365 -5600 5384 0
resist "diff_gen_0.delay_unit_2_2.out_2" "diff_gen_0.delay_unit_2_3.in_2.n13" 0.160156
resist "diff_gen_0.delay_unit_2_2.out_2" "diff_gen_0.delay_unit_2_3.in_2.n8" 0.1875
resist "diff_gen_0.delay_unit_2_3.in_2.n8" "diff_gen_0.delay_unit_2_3.in_2.n6" 1.06641
resist "diff_gen_0.delay_unit_2_3.in_2.n13" "diff_gen_0.delay_unit_2_3.in_2.n12" 4.94837
resist "diff_gen_0.delay_unit_2_3.in_2.n13" "diff_gen_0.delay_unit_2_3.in_2.n11" 5.30774
resist "diff_gen_0.delay_unit_2_3.in_2.n8" "diff_gen_0.delay_unit_2_3.in_2.n7" 6.45771
resist "diff_gen_0.delay_unit_2_3.in_2.n9" "diff_gen_0.delay_unit_2_3.in_2.t4" 9.52167
resist "diff_gen_0.delay_unit_2_3.in_2.n9" "diff_gen_0.delay_unit_2_3.in_2.t3" 9.52167
resist "diff_gen_0.delay_unit_2_3.in_2.n10" "diff_gen_0.delay_unit_2_3.in_2.t0" 17.4
resist "diff_gen_0.delay_unit_2_3.in_2.n10" "diff_gen_0.delay_unit_2_3.in_2.t2" 17.4
resist "diff_gen_0.delay_unit_2_3.in_2.n2" "diff_gen_0.delay_unit_2_3.in_2.n1" 34.5433
resist "diff_gen_0.delay_unit_2_3.in_2.n5" "diff_gen_0.delay_unit_2_3.in_2.n4" 34.5433
resist "diff_gen_0.delay_unit_2_3.in_2.n2" "diff_gen_0.delay_unit_2_3.in_2.n0" 36.15
resist "diff_gen_0.delay_unit_2_3.in_2.n5" "diff_gen_0.delay_unit_2_3.in_2.n3" 36.15
resist "diff_gen_0.delay_unit_2_3.in_2.n11" "diff_gen_0.delay_unit_2_3.in_2.n10" 66.3167
resist "diff_gen_0.delay_unit_2_3.in_2.n11" "diff_gen_0.delay_unit_2_3.in_2.n9" 75.7277
resist "diff_gen_0.delay_unit_2_3.in_2.n7" "diff_gen_0.delay_unit_2_3.in_2.t6" 83.7167
resist "diff_gen_0.delay_unit_2_3.in_2.n12" "diff_gen_0.delay_unit_2_3.in_2.t1" 83.7167
resist "diff_gen_0.delay_unit_2_3.in_2.n12" "diff_gen_0.delay_unit_2_3.in_2.t5" 85.2494
resist "diff_gen_0.delay_unit_2_3.in_2.n7" "diff_gen_0.delay_unit_2_3.in_2.t7" 85.2494
resist "diff_gen_0.delay_unit_2_3.in_2.n6" "diff_gen_0.delay_unit_2_3.in_2.n5" 165.8
resist "diff_gen_0.delay_unit_2_3.in_2.n6" "diff_gen_0.delay_unit_2_3.in_2.n2" 166.144
resist "diff_gen_0.delay_unit_2_3.in_2.n1" "diff_gen_0.delay_unit_2_3.in_2.t10" 215.293
resist "diff_gen_0.delay_unit_2_3.in_2.n0" "diff_gen_0.delay_unit_2_3.in_2.t14" 215.293
resist "diff_gen_0.delay_unit_2_3.in_2.n4" "diff_gen_0.delay_unit_2_3.in_2.t11" 215.293
resist "diff_gen_0.delay_unit_2_3.in_2.n3" "diff_gen_0.delay_unit_2_3.in_2.t15" 215.293
resist "diff_gen_0.delay_unit_2_3.in_2.n1" "diff_gen_0.delay_unit_2_3.in_2.t8" 539.84
resist "diff_gen_0.delay_unit_2_3.in_2.n0" "diff_gen_0.delay_unit_2_3.in_2.t12" 539.84
resist "diff_gen_0.delay_unit_2_3.in_2.n4" "diff_gen_0.delay_unit_2_3.in_2.t9" 539.84
resist "diff_gen_0.delay_unit_2_3.in_2.n3" "diff_gen_0.delay_unit_2_3.in_2.t13" 539.84
killnode "diff_gen_0.delay_unit_2_2.in_1"
rnode "diff_gen_0.delay_unit_2_2.in_1.t9" 0 86.1945 -5735 6120 0
rnode "diff_gen_0.delay_unit_2_2.in_1.t12" 0 27.4964 -5735 5590 0
rnode "diff_gen_0.delay_unit_2_2.in_1.n0" 0 60.0631 -5735 5784 0
rnode "diff_gen_0.delay_unit_2_2.in_1.t15" 0 86.1945 -5823 6120 0
rnode "diff_gen_0.delay_unit_2_2.in_1.t8" 0 27.4964 -5823 5590 0
rnode "diff_gen_0.delay_unit_2_2.in_1.n1" 0 60.4531 -5823 5784 0
rnode "diff_gen_0.delay_unit_2_2.in_1.n2" 0 19.3739 -5778 5754 0
rnode "diff_gen_0.delay_unit_2_2.in_1.t11" 0 86.1945 -5911 6120 0
rnode "diff_gen_0.delay_unit_2_2.in_1.t14" 0 27.4964 -5911 5590 0
rnode "diff_gen_0.delay_unit_2_2.in_1.n3" 0 60.4531 -5911 5784 0
rnode "diff_gen_0.delay_unit_2_2.in_1.t10" 0 86.1945 -5999 6120 0
rnode "diff_gen_0.delay_unit_2_2.in_1.t13" 0 27.4964 -5999 5590 0
rnode "diff_gen_0.delay_unit_2_2.in_1.n4" 0 60.0631 -5999 5784 0
rnode "diff_gen_0.delay_unit_2_2.in_1.n5" 0 19.1628 -5956 5754 0
rnode "diff_gen_0.delay_unit_2_2.in_1.n6" 0 505.752 -5956 5754 0
rnode "diff_gen_0.delay_unit_2_2.in_1.t6" 0 68.982 -6570 5590 0
rnode "diff_gen_0.delay_unit_2_2.in_1.t4" 0 208.8 -6570 6120 0
rnode "diff_gen_0.delay_unit_2_2.in_1.n7" 0 529.943 -6599 6120 0
rnode "diff_gen_0.delay_unit_2_2.in_1.n8" 0 302.399 -6608 6586 0
rnode "diff_gen_0.delay_unit_2_2.in_1.t5" 0 18.851 -7674 5590 0
rnode "diff_gen_0.delay_unit_2_2.in_1.t0" 0 18.851 -7732 5590 0
rnode "diff_gen_0.delay_unit_2_2.in_1.n9" 0 44.1538 -7703 5590 0
rnode "diff_gen_0.delay_unit_2_2.in_1.t3" 0 56.5529 -7674 6120 0
rnode "diff_gen_0.delay_unit_2_2.in_1.t2" 0 56.5529 -7732 6120 0
rnode "diff_gen_0.delay_unit_2_2.in_1.n10" 0 115.209 -7703 6120 0
rnode "diff_gen_0.delay_unit_2_2.in_1.n11" 0 479.339 -7703 6120 0
rnode "diff_gen_0.delay_unit_2_2.in_1.t7" 0 69.0023 -7556 5590 0
rnode "diff_gen_0.delay_unit_2_2.in_1.t1" 0 208.8 -7556 6120 0
rnode "diff_gen_0.delay_unit_2_2.in_1.n12" 0 509.237 -7527 6120 0
rnode "diff_gen_0.delay_unit_2_2.in_1.n13" 0 260.45 -7528 6494 0
rnode "diff_gen_0.delay_unit_2_1.out_1" 0 212.791 -6880 6554 0
resist "diff_gen_0.delay_unit_2_1.out_1" "diff_gen_0.delay_unit_2_2.in_1.n8" 0.53125
resist "diff_gen_0.delay_unit_2_1.out_1" "diff_gen_0.delay_unit_2_2.in_1.n13" 1.32031
resist "diff_gen_0.delay_unit_2_2.in_1.n13" "diff_gen_0.delay_unit_2_2.in_1.n12" 5.49185
resist "diff_gen_0.delay_unit_2_2.in_1.n8" "diff_gen_0.delay_unit_2_2.in_1.n7" 5.74185
resist "diff_gen_0.delay_unit_2_2.in_1.n13" "diff_gen_0.delay_unit_2_2.in_1.n11" 5.83169
resist "diff_gen_0.delay_unit_2_2.in_1.n10" "diff_gen_0.delay_unit_2_2.in_1.t2" 9.52167
resist "diff_gen_0.delay_unit_2_2.in_1.n10" "diff_gen_0.delay_unit_2_2.in_1.t3" 9.52167
resist "diff_gen_0.delay_unit_2_2.in_1.n8" "diff_gen_0.delay_unit_2_2.in_1.n6" 11.8359
resist "diff_gen_0.delay_unit_2_2.in_1.n9" "diff_gen_0.delay_unit_2_2.in_1.t0" 17.4
resist "diff_gen_0.delay_unit_2_2.in_1.n9" "diff_gen_0.delay_unit_2_2.in_1.t5" 17.4
resist "diff_gen_0.delay_unit_2_2.in_1.n2" "diff_gen_0.delay_unit_2_2.in_1.n0" 34.5433
resist "diff_gen_0.delay_unit_2_2.in_1.n5" "diff_gen_0.delay_unit_2_2.in_1.n4" 34.5433
resist "diff_gen_0.delay_unit_2_2.in_1.n2" "diff_gen_0.delay_unit_2_2.in_1.n1" 36.15
resist "diff_gen_0.delay_unit_2_2.in_1.n5" "diff_gen_0.delay_unit_2_2.in_1.n3" 36.15
resist "diff_gen_0.delay_unit_2_2.in_1.n11" "diff_gen_0.delay_unit_2_2.in_1.n9" 67.7569
resist "diff_gen_0.delay_unit_2_2.in_1.n11" "diff_gen_0.delay_unit_2_2.in_1.n10" 74.2875
resist "diff_gen_0.delay_unit_2_2.in_1.n12" "diff_gen_0.delay_unit_2_2.in_1.t1" 83.8092
resist "diff_gen_0.delay_unit_2_2.in_1.n7" "diff_gen_0.delay_unit_2_2.in_1.t4" 83.8092
resist "diff_gen_0.delay_unit_2_2.in_1.n7" "diff_gen_0.delay_unit_2_2.in_1.t6" 85.1569
resist "diff_gen_0.delay_unit_2_2.in_1.n12" "diff_gen_0.delay_unit_2_2.in_1.t7" 85.1569
resist "diff_gen_0.delay_unit_2_2.in_1.n6" "diff_gen_0.delay_unit_2_2.in_1.n5" 165.8
resist "diff_gen_0.delay_unit_2_2.in_1.n6" "diff_gen_0.delay_unit_2_2.in_1.n2" 166.148
resist "diff_gen_0.delay_unit_2_2.in_1.n1" "diff_gen_0.delay_unit_2_2.in_1.t8" 215.293
resist "diff_gen_0.delay_unit_2_2.in_1.n0" "diff_gen_0.delay_unit_2_2.in_1.t12" 215.293
resist "diff_gen_0.delay_unit_2_2.in_1.n4" "diff_gen_0.delay_unit_2_2.in_1.t13" 215.293
resist "diff_gen_0.delay_unit_2_2.in_1.n3" "diff_gen_0.delay_unit_2_2.in_1.t14" 215.293
resist "diff_gen_0.delay_unit_2_2.in_1.n1" "diff_gen_0.delay_unit_2_2.in_1.t15" 539.84
resist "diff_gen_0.delay_unit_2_2.in_1.n0" "diff_gen_0.delay_unit_2_2.in_1.t9" 539.84
resist "diff_gen_0.delay_unit_2_2.in_1.n4" "diff_gen_0.delay_unit_2_2.in_1.t10" 539.84
resist "diff_gen_0.delay_unit_2_2.in_1.n3" "diff_gen_0.delay_unit_2_2.in_1.t11" 539.84
killnode "a_12492_2192#"
rnode "a_12492_2192.t6" 0 24.9128 13430 2492 0
rnode "a_12492_2192.t7" 0 24.9128 13606 2492 0
rnode "a_12492_2192.t5" 0 24.9128 13548 2492 0
rnode "a_12492_2192.n0" 0 60.2716 13577 2492 0
rnode "a_12492_2192.t12" 0 24.9128 13078 2492 0
rnode "a_12492_2192.t3" 0 24.9128 13020 2492 0
rnode "a_12492_2192.n1" 0 60.1143 13049 2492 0
rnode "a_12492_2192.t2" 0 24.9128 12902 2492 0
rnode "a_12492_2192.t1" 0 24.9128 12844 2492 0
rnode "a_12492_2192.n2" 0 60.1143 12873 2492 0
rnode "a_12492_2192.t4" 0 24.9128 12726 2492 0
rnode "a_12492_2192.t0" 0 24.9128 12668 2492 0
rnode "a_12492_2192.n3" 0 60.1143 12697 2492 0
rnode "a_12492_2192.t10" 0 97.1391 12550 2492 0
rnode "a_12492_2192.n4" 0 369.186 12697 1954 0
rnode "a_12492_2192.n5" 0 182.473 12873 1954 0
rnode "a_12492_2192.n6" 0 220.19 13049 1954 0
rnode "a_12492_2192.t8" 0 24.9128 13254 2492 0
rnode "a_12492_2192.t11" 0 24.9128 13196 2492 0
rnode "a_12492_2192.n7" 0 52.6589 13225 2492 0
rnode "a_12492_2192.n8" 0 140.942 13225 2492 0
rnode "a_12492_2192.n9" 0 340.434 13401 2860 0
rnode "a_12492_2192.n10" 0 57.4089 13401 2492 0
rnode "a_12492_2192.t9" 0 24.9128 13372 2492 0
resist "a_12492_2192.n5" "a_12492_2192.n4" 0.478261
resist "a_12492_2192.n6" "a_12492_2192.n5" 0.478261
resist "a_12492_2192.n9" "a_12492_2192.n8" 1.47826
resist "a_12492_2192.n8" "a_12492_2192.n6" 1.94022
resist "a_12492_2192.t9" "a_12492_2192.n10" 5.8
resist "a_12492_2192.n10" "a_12492_2192.t6" 5.8
resist "a_12492_2192.n0" "a_12492_2192.t5" 5.8
resist "a_12492_2192.n0" "a_12492_2192.t7" 5.8
resist "a_12492_2192.n3" "a_12492_2192.t0" 5.8
resist "a_12492_2192.n3" "a_12492_2192.t4" 5.8
resist "a_12492_2192.n2" "a_12492_2192.t1" 5.8
resist "a_12492_2192.n2" "a_12492_2192.t2" 5.8
resist "a_12492_2192.n1" "a_12492_2192.t3" 5.8
resist "a_12492_2192.n1" "a_12492_2192.t12" 5.8
resist "a_12492_2192.n7" "a_12492_2192.t11" 5.8
resist "a_12492_2192.n7" "a_12492_2192.t8" 5.8
resist "a_12492_2192.n8" "a_12492_2192.n7" 24.2875
resist "a_12492_2192.n10" "a_12492_2192.n9" 25.2875
resist "a_12492_2192.n4" "a_12492_2192.n3" 25.7495
resist "a_12492_2192.n5" "a_12492_2192.n2" 25.7495
resist "a_12492_2192.n6" "a_12492_2192.n1" 25.7495
resist "a_12492_2192.n9" "a_12492_2192.n0" 25.7658
resist "a_12492_2192.n4" "a_12492_2192.t10" 32.0277
killnode "vernier_delay_line_0.stop_strong"
rnode "stop_buffer_0.stop_strong" 0 454.861 -818 3702 0
rnode "vernier_delay_line_0.stop_strong.t79" 0 93.7562 17129 4268 0
rnode "vernier_delay_line_0.stop_strong.t75" 0 93.5448 17745 4268 0
rnode "vernier_delay_line_0.stop_strong.n0" 0 403.473 17699 4709 0
rnode "vernier_delay_line_0.stop_strong.t72" 0 72.0272 18185 2492 0
rnode "vernier_delay_line_0.stop_strong.t38" 0 72.0272 18097 2492 0
rnode "vernier_delay_line_0.stop_strong.t43" 0 72.0272 18009 2492 0
rnode "vernier_delay_line_0.stop_strong.t59" 0 72.0272 17921 2492 0
rnode "vernier_delay_line_0.stop_strong.t80" 0 79.8049 17833 2492 0
rnode "vernier_delay_line_0.stop_strong.n1" 0 70.1831 17921 2818 0
rnode "vernier_delay_line_0.stop_strong.n2" 0 41.3703 18009 2818 0
rnode "vernier_delay_line_0.stop_strong.n3" 0 41.3703 18097 2818 0
rnode "vernier_delay_line_0.stop_strong.n4" 0 62.3188 18185 2818 0
rnode "vernier_delay_line_0.stop_strong.n5" 0 937.097 18236 4714 0
rnode "vernier_delay_line_0.stop_strong.t21" 0 181.057 -5298 4094 0
rnode "vernier_delay_line_0.stop_strong.t16" 0 55.9547 -5298 3564 0
rnode "vernier_delay_line_0.stop_strong.n6" 0 420.822 -5269 3564 0
rnode "vernier_delay_line_0.stop_strong.t9" 0 181.057 -5008 4094 0
rnode "vernier_delay_line_0.stop_strong.t14" 0 55.9547 -5008 3564 0
rnode "vernier_delay_line_0.stop_strong.n7" 0 413.796 -4979 3564 0
rnode "vernier_delay_line_0.stop_strong.n8" 0 175.35 -4967 3499 0
rnode "vernier_delay_line_0.stop_strong.t3" 0 181.057 -4718 4094 0
rnode "vernier_delay_line_0.stop_strong.t28" 0 55.9547 -4718 3564 0
rnode "vernier_delay_line_0.stop_strong.n9" 0 413.796 -4689 3564 0
rnode "vernier_delay_line_0.stop_strong.n10" 0 112.34 -4677 3499 0
rnode "vernier_delay_line_0.stop_strong.t18" 0 181.057 -4428 4094 0
rnode "vernier_delay_line_0.stop_strong.t20" 0 55.9547 -4428 3564 0
rnode "vernier_delay_line_0.stop_strong.n11" 0 413.796 -4399 3564 0
rnode "vernier_delay_line_0.stop_strong.n12" 0 112.34 -4387 3499 0
rnode "vernier_delay_line_0.stop_strong.t6" 0 181.057 -4138 4094 0
rnode "vernier_delay_line_0.stop_strong.t8" 0 55.9547 -4138 3564 0
rnode "vernier_delay_line_0.stop_strong.n13" 0 413.796 -4109 3564 0
rnode "vernier_delay_line_0.stop_strong.n14" 0 112.34 -4097 3499 0
rnode "vernier_delay_line_0.stop_strong.t15" 0 181.057 -3848 4094 0
rnode "vernier_delay_line_0.stop_strong.t2" 0 55.9547 -3848 3564 0
rnode "vernier_delay_line_0.stop_strong.n15" 0 413.796 -3819 3564 0
rnode "vernier_delay_line_0.stop_strong.n16" 0 112.34 -3807 3499 0
rnode "vernier_delay_line_0.stop_strong.t0" 0 181.057 -3558 4094 0
rnode "vernier_delay_line_0.stop_strong.t1" 0 55.9547 -3558 3564 0
rnode "vernier_delay_line_0.stop_strong.n17" 0 413.796 -3529 3564 0
rnode "vernier_delay_line_0.stop_strong.n18" 0 112.34 -3517 3499 0
rnode "vernier_delay_line_0.stop_strong.t10" 0 181.057 -3268 4094 0
rnode "vernier_delay_line_0.stop_strong.t11" 0 55.9547 -3268 3564 0
rnode "vernier_delay_line_0.stop_strong.n19" 0 413.796 -3239 3564 0
rnode "vernier_delay_line_0.stop_strong.n20" 0 112.34 -3227 3499 0
rnode "vernier_delay_line_0.stop_strong.t31" 0 181.057 -2978 4094 0
rnode "vernier_delay_line_0.stop_strong.t22" 0 55.9547 -2978 3564 0
rnode "vernier_delay_line_0.stop_strong.n21" 0 413.796 -2949 3564 0
rnode "vernier_delay_line_0.stop_strong.n22" 0 112.34 -2937 3499 0
rnode "vernier_delay_line_0.stop_strong.t24" 0 181.057 -2688 4094 0
rnode "vernier_delay_line_0.stop_strong.t25" 0 55.9547 -2688 3564 0
rnode "vernier_delay_line_0.stop_strong.n23" 0 413.796 -2659 3564 0
rnode "vernier_delay_line_0.stop_strong.n24" 0 112.34 -2647 3499 0
rnode "vernier_delay_line_0.stop_strong.t13" 0 181.057 -2398 4094 0
rnode "vernier_delay_line_0.stop_strong.t17" 0 55.9547 -2398 3564 0
rnode "vernier_delay_line_0.stop_strong.n25" 0 413.796 -2369 3564 0
rnode "vernier_delay_line_0.stop_strong.n26" 0 112.34 -2357 3499 0
rnode "vernier_delay_line_0.stop_strong.t5" 0 181.057 -2108 4094 0
rnode "vernier_delay_line_0.stop_strong.t30" 0 55.9547 -2108 3564 0
rnode "vernier_delay_line_0.stop_strong.n27" 0 413.796 -2079 3564 0
rnode "vernier_delay_line_0.stop_strong.n28" 0 112.34 -2067 3499 0
rnode "vernier_delay_line_0.stop_strong.t23" 0 181.057 -1818 4094 0
rnode "vernier_delay_line_0.stop_strong.t29" 0 55.9547 -1818 3564 0
rnode "vernier_delay_line_0.stop_strong.n29" 0 413.796 -1789 3564 0
rnode "vernier_delay_line_0.stop_strong.n30" 0 112.34 -1777 3499 0
rnode "vernier_delay_line_0.stop_strong.t19" 0 181.057 -1528 4094 0
rnode "vernier_delay_line_0.stop_strong.t12" 0 55.9547 -1528 3564 0
rnode "vernier_delay_line_0.stop_strong.n31" 0 413.796 -1499 3564 0
rnode "vernier_delay_line_0.stop_strong.n32" 0 112.34 -1487 3499 0
rnode "vernier_delay_line_0.stop_strong.t7" 0 181.057 -1238 4094 0
rnode "vernier_delay_line_0.stop_strong.t4" 0 55.9547 -1238 3564 0
rnode "vernier_delay_line_0.stop_strong.n33" 0 413.796 -1209 3564 0
rnode "vernier_delay_line_0.stop_strong.n34" 0 110.532 -1197 3499 0
rnode "vernier_delay_line_0.stop_strong.t26" 0 179.153 -948 4094 0
rnode "vernier_delay_line_0.stop_strong.t27" 0 55.9547 -948 3564 0
rnode "vernier_delay_line_0.stop_strong.n35" 0 1277.01 -907 3499 0
rnode "vernier_delay_line_0.saff_delay_unit_0/saff_2_0.sense_amplifier_0.clk" 0 970.791 512 5052 0
rnode "vernier_delay_line_0.stop_strong.t64" 0 93.7562 1155 4268 0
rnode "vernier_delay_line_0.stop_strong.t50" 0 93.5448 1771 4268 0
rnode "vernier_delay_line_0.stop_strong.n36" 0 403.473 1725 4709 0
rnode "vernier_delay_line_0.stop_strong.t42" 0 72.0272 2211 2492 0
rnode "vernier_delay_line_0.stop_strong.t58" 0 72.0272 2123 2492 0
rnode "vernier_delay_line_0.stop_strong.t34" 0 72.0272 2035 2492 0
rnode "vernier_delay_line_0.stop_strong.t39" 0 72.0272 1947 2492 0
rnode "vernier_delay_line_0.stop_strong.t65" 0 79.8049 1859 2492 0
rnode "vernier_delay_line_0.stop_strong.n37" 0 70.1831 1947 2818 0
rnode "vernier_delay_line_0.stop_strong.n38" 0 41.3703 2035 2818 0
rnode "vernier_delay_line_0.stop_strong.n39" 0 41.3703 2123 2818 0
rnode "vernier_delay_line_0.stop_strong.n40" 0 62.3188 2211 2818 0
rnode "vernier_delay_line_0.stop_strong.n41" 0 781.253 2262 4714 0
rnode "vernier_delay_line_0.stop_strong.n42" 0 697.924 2262 5052 0
rnode "vernier_delay_line_0.saff_delay_unit_1/saff_2_0.sense_amplifier_0.clk" 0 626.873 2794 5052 0
rnode "vernier_delay_line_0.stop_strong.t74" 0 93.7562 3437 4268 0
rnode "vernier_delay_line_0.stop_strong.t77" 0 93.5448 4053 4268 0
rnode "vernier_delay_line_0.stop_strong.n43" 0 403.473 4007 4709 0
rnode "vernier_delay_line_0.stop_strong.t57" 0 72.0272 4493 2492 0
rnode "vernier_delay_line_0.stop_strong.t33" 0 72.0272 4405 2492 0
rnode "vernier_delay_line_0.stop_strong.t47" 0 72.0272 4317 2492 0
rnode "vernier_delay_line_0.stop_strong.t70" 0 72.0272 4229 2492 0
rnode "vernier_delay_line_0.stop_strong.t36" 0 79.8049 4141 2492 0
rnode "vernier_delay_line_0.stop_strong.n44" 0 70.1831 4229 2818 0
rnode "vernier_delay_line_0.stop_strong.n45" 0 41.3703 4317 2818 0
rnode "vernier_delay_line_0.stop_strong.n46" 0 41.3703 4405 2818 0
rnode "vernier_delay_line_0.stop_strong.n47" 0 62.3188 4493 2818 0
rnode "vernier_delay_line_0.stop_strong.n48" 0 781.253 4544 4714 0
rnode "vernier_delay_line_0.stop_strong.n49" 0 697.924 4544 5052 0
rnode "vernier_delay_line_0.saff_delay_unit_2/saff_2_0.sense_amplifier_0.clk" 0 626.873 5076 5052 0
rnode "vernier_delay_line_0.stop_strong.t85" 0 93.7562 5719 4268 0
rnode "vernier_delay_line_0.stop_strong.t45" 0 93.5448 6335 4268 0
rnode "vernier_delay_line_0.stop_strong.n50" 0 403.473 6289 4709 0
rnode "vernier_delay_line_0.stop_strong.t78" 0 72.0272 6775 2492 0
rnode "vernier_delay_line_0.stop_strong.t46" 0 72.0272 6687 2492 0
rnode "vernier_delay_line_0.stop_strong.t69" 0 72.0272 6599 2492 0
rnode "vernier_delay_line_0.stop_strong.t35" 0 72.0272 6511 2492 0
rnode "vernier_delay_line_0.stop_strong.t49" 0 79.8049 6423 2492 0
rnode "vernier_delay_line_0.stop_strong.n51" 0 70.1831 6511 2818 0
rnode "vernier_delay_line_0.stop_strong.n52" 0 41.3703 6599 2818 0
rnode "vernier_delay_line_0.stop_strong.n53" 0 41.3703 6687 2818 0
rnode "vernier_delay_line_0.stop_strong.n54" 0 62.3188 6775 2818 0
rnode "vernier_delay_line_0.stop_strong.n55" 0 781.253 6826 4714 0
rnode "vernier_delay_line_0.stop_strong.n56" 0 697.924 6826 5052 0
rnode "vernier_delay_line_0.saff_delay_unit_3/saff_2_0.sense_amplifier_0.clk" 0 626.873 7358 5052 0
rnode "vernier_delay_line_0.stop_strong.t56" 0 93.7562 8001 4268 0
rnode "vernier_delay_line_0.stop_strong.t60" 0 93.5448 8617 4268 0
rnode "vernier_delay_line_0.stop_strong.n57" 0 403.473 8571 4709 0
rnode "vernier_delay_line_0.stop_strong.t53" 0 72.0272 9057 2492 0
rnode "vernier_delay_line_0.stop_strong.t61" 0 72.0272 8969 2492 0
rnode "vernier_delay_line_0.stop_strong.t81" 0 72.0272 8881 2492 0
rnode "vernier_delay_line_0.stop_strong.t48" 0 72.0272 8793 2492 0
rnode "vernier_delay_line_0.stop_strong.t87" 0 79.8049 8705 2492 0
rnode "vernier_delay_line_0.stop_strong.n58" 0 70.1831 8793 2818 0
rnode "vernier_delay_line_0.stop_strong.n59" 0 41.3703 8881 2818 0
rnode "vernier_delay_line_0.stop_strong.n60" 0 41.3703 8969 2818 0
rnode "vernier_delay_line_0.stop_strong.n61" 0 62.3188 9057 2818 0
rnode "vernier_delay_line_0.stop_strong.n62" 0 781.253 9108 4714 0
rnode "vernier_delay_line_0.stop_strong.n63" 0 697.924 9108 5052 0
rnode "vernier_delay_line_0.saff_delay_unit_4/saff_2_0.sense_amplifier_0.clk" 0 626.873 9640 5052 0
rnode "vernier_delay_line_0.stop_strong.t71" 0 93.7562 10283 4268 0
rnode "vernier_delay_line_0.stop_strong.t68" 0 93.5448 10899 4268 0
rnode "vernier_delay_line_0.stop_strong.n64" 0 403.473 10853 4709 0
rnode "vernier_delay_line_0.stop_strong.t52" 0 72.0272 11339 2492 0
rnode "vernier_delay_line_0.stop_strong.t73" 0 72.0272 11251 2492 0
rnode "vernier_delay_line_0.stop_strong.t41" 0 72.0272 11163 2492 0
rnode "vernier_delay_line_0.stop_strong.t82" 0 72.0272 11075 2492 0
rnode "vernier_delay_line_0.stop_strong.t86" 0 79.8049 10987 2492 0
rnode "vernier_delay_line_0.stop_strong.n65" 0 70.1831 11075 2818 0
rnode "vernier_delay_line_0.stop_strong.n66" 0 41.3703 11163 2818 0
rnode "vernier_delay_line_0.stop_strong.n67" 0 41.3703 11251 2818 0
rnode "vernier_delay_line_0.stop_strong.n68" 0 62.3188 11339 2818 0
rnode "vernier_delay_line_0.stop_strong.n69" 0 781.253 11390 4714 0
rnode "vernier_delay_line_0.stop_strong.n70" 0 697.924 11390 5052 0
rnode "vernier_delay_line_0.saff_delay_unit_5/saff_2_0.sense_amplifier_0.clk" 0 626.873 11922 5052 0
rnode "vernier_delay_line_0.stop_strong.t37" 0 93.7562 12565 4268 0
rnode "vernier_delay_line_0.stop_strong.t40" 0 93.5448 13181 4268 0
rnode "vernier_delay_line_0.stop_strong.n71" 0 403.473 13135 4709 0
rnode "vernier_delay_line_0.stop_strong.t63" 0 72.0272 13621 2492 0
rnode "vernier_delay_line_0.stop_strong.t84" 0 72.0272 13533 2492 0
rnode "vernier_delay_line_0.stop_strong.t66" 0 72.0272 13445 2492 0
rnode "vernier_delay_line_0.stop_strong.t32" 0 72.0272 13357 2492 0
rnode "vernier_delay_line_0.stop_strong.t62" 0 79.8049 13269 2492 0
rnode "vernier_delay_line_0.stop_strong.n72" 0 70.1831 13357 2818 0
rnode "vernier_delay_line_0.stop_strong.n73" 0 41.3703 13445 2818 0
rnode "vernier_delay_line_0.stop_strong.n74" 0 41.3703 13533 2818 0
rnode "vernier_delay_line_0.stop_strong.n75" 0 62.3188 13621 2818 0
rnode "vernier_delay_line_0.stop_strong.n76" 0 781.253 13672 4714 0
rnode "vernier_delay_line_0.stop_strong.n77" 0 697.924 13672 5052 0
rnode "vernier_delay_line_0.saff_delay_unit_6/saff_2_0.sense_amplifier_0.clk" 0 626.873 14204 5052 0
rnode "vernier_delay_line_0.stop_strong.t51" 0 93.7562 14847 4268 0
rnode "vernier_delay_line_0.stop_strong.t54" 0 93.5448 15463 4268 0
rnode "vernier_delay_line_0.stop_strong.n78" 0 403.473 15417 4709 0
rnode "vernier_delay_line_0.stop_strong.t83" 0 72.0272 15903 2492 0
rnode "vernier_delay_line_0.stop_strong.t55" 0 72.0272 15815 2492 0
rnode "vernier_delay_line_0.stop_strong.t76" 0 72.0272 15727 2492 0
rnode "vernier_delay_line_0.stop_strong.t44" 0 72.0272 15639 2492 0
rnode "vernier_delay_line_0.stop_strong.t67" 0 79.8049 15551 2492 0
rnode "vernier_delay_line_0.stop_strong.n79" 0 70.1831 15639 2818 0
rnode "vernier_delay_line_0.stop_strong.n80" 0 41.3703 15727 2818 0
rnode "vernier_delay_line_0.stop_strong.n81" 0 41.3703 15815 2818 0
rnode "vernier_delay_line_0.stop_strong.n82" 0 62.3188 15903 2818 0
rnode "vernier_delay_line_0.stop_strong.n83" 0 781.253 15954 4714 0
rnode "vernier_delay_line_0.stop_strong.n84" 0 697.924 15954 5052 0
rnode "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.sense_amplifier_0.clk" 0 1315.09 16486 5052 0
resist "vernier_delay_line_0.stop_strong.n35" "vernier_delay_line_0.stop_strong.n34" 0.496631
resist "vernier_delay_line_0.stop_strong.n10" "vernier_delay_line_0.stop_strong.n8" 0.517857
resist "vernier_delay_line_0.stop_strong.n12" "vernier_delay_line_0.stop_strong.n10" 0.517857
resist "vernier_delay_line_0.stop_strong.n14" "vernier_delay_line_0.stop_strong.n12" 0.517857
resist "vernier_delay_line_0.stop_strong.n16" "vernier_delay_line_0.stop_strong.n14" 0.517857
resist "vernier_delay_line_0.stop_strong.n18" "vernier_delay_line_0.stop_strong.n16" 0.517857
resist "vernier_delay_line_0.stop_strong.n20" "vernier_delay_line_0.stop_strong.n18" 0.517857
resist "vernier_delay_line_0.stop_strong.n22" "vernier_delay_line_0.stop_strong.n20" 0.517857
resist "vernier_delay_line_0.stop_strong.n24" "vernier_delay_line_0.stop_strong.n22" 0.517857
resist "vernier_delay_line_0.stop_strong.n26" "vernier_delay_line_0.stop_strong.n24" 0.517857
resist "vernier_delay_line_0.stop_strong.n28" "vernier_delay_line_0.stop_strong.n26" 0.517857
resist "vernier_delay_line_0.stop_strong.n30" "vernier_delay_line_0.stop_strong.n28" 0.517857
resist "vernier_delay_line_0.stop_strong.n32" "vernier_delay_line_0.stop_strong.n30" 0.517857
resist "vernier_delay_line_0.stop_strong.n34" "vernier_delay_line_0.stop_strong.n32" 0.517857
resist "vernier_delay_line_0.saff_delay_unit_1/saff_2_0.sense_amplifier_0.clk" "vernier_delay_line_0.stop_strong.n42" 0.665
resist "vernier_delay_line_0.saff_delay_unit_2/saff_2_0.sense_amplifier_0.clk" "vernier_delay_line_0.stop_strong.n49" 0.665
resist "vernier_delay_line_0.saff_delay_unit_3/saff_2_0.sense_amplifier_0.clk" "vernier_delay_line_0.stop_strong.n56" 0.665
resist "vernier_delay_line_0.saff_delay_unit_4/saff_2_0.sense_amplifier_0.clk" "vernier_delay_line_0.stop_strong.n63" 0.665
resist "vernier_delay_line_0.saff_delay_unit_5/saff_2_0.sense_amplifier_0.clk" "vernier_delay_line_0.stop_strong.n70" 0.665
resist "vernier_delay_line_0.saff_delay_unit_6/saff_2_0.sense_amplifier_0.clk" "vernier_delay_line_0.stop_strong.n77" 0.665
resist "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.sense_amplifier_0.clk" "vernier_delay_line_0.stop_strong.n84" 0.665
resist "vernier_delay_line_0.stop_strong.n41" "vernier_delay_line_0.stop_strong.n36" 1.05599
resist "vernier_delay_line_0.stop_strong.n48" "vernier_delay_line_0.stop_strong.n43" 1.05599
resist "vernier_delay_line_0.stop_strong.n55" "vernier_delay_line_0.stop_strong.n50" 1.05599
resist "vernier_delay_line_0.stop_strong.n62" "vernier_delay_line_0.stop_strong.n57" 1.05599
resist "vernier_delay_line_0.stop_strong.n69" "vernier_delay_line_0.stop_strong.n64" 1.05599
resist "vernier_delay_line_0.stop_strong.n76" "vernier_delay_line_0.stop_strong.n71" 1.05599
resist "vernier_delay_line_0.stop_strong.n83" "vernier_delay_line_0.stop_strong.n78" 1.05599
resist "vernier_delay_line_0.stop_strong.n5" "vernier_delay_line_0.stop_strong.n0" 1.05599
resist "vernier_delay_line_0.stop_strong.n42" "vernier_delay_line_0.saff_delay_unit_0/saff_2_0.sense_amplifier_0.clk" 2.1875
resist "vernier_delay_line_0.stop_strong.n49" "vernier_delay_line_0.saff_delay_unit_1/saff_2_0.sense_amplifier_0.clk" 2.1875
resist "vernier_delay_line_0.stop_strong.n56" "vernier_delay_line_0.saff_delay_unit_2/saff_2_0.sense_amplifier_0.clk" 2.1875
resist "vernier_delay_line_0.stop_strong.n63" "vernier_delay_line_0.saff_delay_unit_3/saff_2_0.sense_amplifier_0.clk" 2.1875
resist "vernier_delay_line_0.stop_strong.n70" "vernier_delay_line_0.saff_delay_unit_4/saff_2_0.sense_amplifier_0.clk" 2.1875
resist "vernier_delay_line_0.stop_strong.n77" "vernier_delay_line_0.saff_delay_unit_5/saff_2_0.sense_amplifier_0.clk" 2.1875
resist "vernier_delay_line_0.stop_strong.n84" "vernier_delay_line_0.saff_delay_unit_6/saff_2_0.sense_amplifier_0.clk" 2.1875
resist "vernier_delay_line_0.stop_strong.n18" "vernier_delay_line_0.stop_strong.n17" 4.64402
resist "vernier_delay_line_0.stop_strong.n34" "vernier_delay_line_0.stop_strong.n33" 4.64402
resist "vernier_delay_line_0.stop_strong.n32" "vernier_delay_line_0.stop_strong.n31" 4.64402
resist "vernier_delay_line_0.stop_strong.n30" "vernier_delay_line_0.stop_strong.n29" 4.64402
resist "vernier_delay_line_0.stop_strong.n28" "vernier_delay_line_0.stop_strong.n27" 4.64402
resist "vernier_delay_line_0.stop_strong.n26" "vernier_delay_line_0.stop_strong.n25" 4.64402
resist "vernier_delay_line_0.stop_strong.n24" "vernier_delay_line_0.stop_strong.n23" 4.64402
resist "vernier_delay_line_0.stop_strong.n22" "vernier_delay_line_0.stop_strong.n21" 4.64402
resist "vernier_delay_line_0.stop_strong.n20" "vernier_delay_line_0.stop_strong.n19" 4.64402
resist "vernier_delay_line_0.stop_strong.n16" "vernier_delay_line_0.stop_strong.n15" 4.64402
resist "vernier_delay_line_0.stop_strong.n14" "vernier_delay_line_0.stop_strong.n13" 4.64402
resist "vernier_delay_line_0.stop_strong.n12" "vernier_delay_line_0.stop_strong.n11" 4.64402
resist "vernier_delay_line_0.stop_strong.n10" "vernier_delay_line_0.stop_strong.n9" 4.64402
resist "vernier_delay_line_0.stop_strong.n8" "vernier_delay_line_0.stop_strong.n7" 4.64402
resist "vernier_delay_line_0.stop_strong.n35" "stop_buffer_0.stop_strong" 5.01902
resist "vernier_delay_line_0.stop_strong.n8" "vernier_delay_line_0.stop_strong.n6" 5.16188
resist "vernier_delay_line_0.saff_delay_unit_0/saff_2_0.sense_amplifier_0.clk" "vernier_delay_line_0.stop_strong.n35" 8.04651
resist "vernier_delay_line_0.stop_strong.n42" "vernier_delay_line_0.stop_strong.n41" 9.66016
resist "vernier_delay_line_0.stop_strong.n49" "vernier_delay_line_0.stop_strong.n48" 9.66016
resist "vernier_delay_line_0.stop_strong.n56" "vernier_delay_line_0.stop_strong.n55" 9.66016
resist "vernier_delay_line_0.stop_strong.n63" "vernier_delay_line_0.stop_strong.n62" 9.66016
resist "vernier_delay_line_0.stop_strong.n70" "vernier_delay_line_0.stop_strong.n69" 9.66016
resist "vernier_delay_line_0.stop_strong.n77" "vernier_delay_line_0.stop_strong.n76" 9.66016
resist "vernier_delay_line_0.stop_strong.n84" "vernier_delay_line_0.stop_strong.n83" 9.66016
resist "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.sense_amplifier_0.clk" "vernier_delay_line_0.stop_strong.n5" 11.8477
resist "stop_buffer_0.stop_strong" "vernier_delay_line_0.stop_strong.t27" 83.7167
resist "vernier_delay_line_0.stop_strong.n33" "vernier_delay_line_0.stop_strong.t4" 83.7167
resist "vernier_delay_line_0.stop_strong.n31" "vernier_delay_line_0.stop_strong.t12" 83.7167
resist "vernier_delay_line_0.stop_strong.n29" "vernier_delay_line_0.stop_strong.t29" 83.7167
resist "vernier_delay_line_0.stop_strong.n27" "vernier_delay_line_0.stop_strong.t30" 83.7167
resist "vernier_delay_line_0.stop_strong.n25" "vernier_delay_line_0.stop_strong.t17" 83.7167
resist "vernier_delay_line_0.stop_strong.n23" "vernier_delay_line_0.stop_strong.t25" 83.7167
resist "vernier_delay_line_0.stop_strong.n21" "vernier_delay_line_0.stop_strong.t22" 83.7167
resist "vernier_delay_line_0.stop_strong.n19" "vernier_delay_line_0.stop_strong.t11" 83.7167
resist "vernier_delay_line_0.stop_strong.n15" "vernier_delay_line_0.stop_strong.t2" 83.7167
resist "vernier_delay_line_0.stop_strong.n13" "vernier_delay_line_0.stop_strong.t8" 83.7167
resist "vernier_delay_line_0.stop_strong.n11" "vernier_delay_line_0.stop_strong.t20" 83.7167
resist "vernier_delay_line_0.stop_strong.n9" "vernier_delay_line_0.stop_strong.t28" 83.7167
resist "vernier_delay_line_0.stop_strong.n7" "vernier_delay_line_0.stop_strong.t14" 83.7167
resist "vernier_delay_line_0.stop_strong.n6" "vernier_delay_line_0.stop_strong.t16" 83.7167
resist "vernier_delay_line_0.stop_strong.n17" "vernier_delay_line_0.stop_strong.t1" 83.7167
resist "stop_buffer_0.stop_strong" "vernier_delay_line_0.stop_strong.t26" 84.7276
resist "vernier_delay_line_0.stop_strong.n17" "vernier_delay_line_0.stop_strong.t0" 85.2494
resist "vernier_delay_line_0.stop_strong.n33" "vernier_delay_line_0.stop_strong.t7" 85.2494
resist "vernier_delay_line_0.stop_strong.n31" "vernier_delay_line_0.stop_strong.t19" 85.2494
resist "vernier_delay_line_0.stop_strong.n29" "vernier_delay_line_0.stop_strong.t23" 85.2494
resist "vernier_delay_line_0.stop_strong.n27" "vernier_delay_line_0.stop_strong.t5" 85.2494
resist "vernier_delay_line_0.stop_strong.n25" "vernier_delay_line_0.stop_strong.t13" 85.2494
resist "vernier_delay_line_0.stop_strong.n23" "vernier_delay_line_0.stop_strong.t24" 85.2494
resist "vernier_delay_line_0.stop_strong.n21" "vernier_delay_line_0.stop_strong.t31" 85.2494
resist "vernier_delay_line_0.stop_strong.n19" "vernier_delay_line_0.stop_strong.t10" 85.2494
resist "vernier_delay_line_0.stop_strong.n15" "vernier_delay_line_0.stop_strong.t15" 85.2494
resist "vernier_delay_line_0.stop_strong.n13" "vernier_delay_line_0.stop_strong.t6" 85.2494
resist "vernier_delay_line_0.stop_strong.n11" "vernier_delay_line_0.stop_strong.t18" 85.2494
resist "vernier_delay_line_0.stop_strong.n9" "vernier_delay_line_0.stop_strong.t3" 85.2494
resist "vernier_delay_line_0.stop_strong.n7" "vernier_delay_line_0.stop_strong.t9" 85.2494
resist "vernier_delay_line_0.stop_strong.n6" "vernier_delay_line_0.stop_strong.t21" 85.2494
resist "vernier_delay_line_0.stop_strong.n38" "vernier_delay_line_0.stop_strong.n37" 141.387
resist "vernier_delay_line_0.stop_strong.n39" "vernier_delay_line_0.stop_strong.n38" 141.387
resist "vernier_delay_line_0.stop_strong.n40" "vernier_delay_line_0.stop_strong.n39" 141.387
resist "vernier_delay_line_0.stop_strong.n45" "vernier_delay_line_0.stop_strong.n44" 141.387
resist "vernier_delay_line_0.stop_strong.n46" "vernier_delay_line_0.stop_strong.n45" 141.387
resist "vernier_delay_line_0.stop_strong.n47" "vernier_delay_line_0.stop_strong.n46" 141.387
resist "vernier_delay_line_0.stop_strong.n52" "vernier_delay_line_0.stop_strong.n51" 141.387
resist "vernier_delay_line_0.stop_strong.n53" "vernier_delay_line_0.stop_strong.n52" 141.387
resist "vernier_delay_line_0.stop_strong.n54" "vernier_delay_line_0.stop_strong.n53" 141.387
resist "vernier_delay_line_0.stop_strong.n59" "vernier_delay_line_0.stop_strong.n58" 141.387
resist "vernier_delay_line_0.stop_strong.n60" "vernier_delay_line_0.stop_strong.n59" 141.387
resist "vernier_delay_line_0.stop_strong.n61" "vernier_delay_line_0.stop_strong.n60" 141.387
resist "vernier_delay_line_0.stop_strong.n66" "vernier_delay_line_0.stop_strong.n65" 141.387
resist "vernier_delay_line_0.stop_strong.n67" "vernier_delay_line_0.stop_strong.n66" 141.387
resist "vernier_delay_line_0.stop_strong.n68" "vernier_delay_line_0.stop_strong.n67" 141.387
resist "vernier_delay_line_0.stop_strong.n73" "vernier_delay_line_0.stop_strong.n72" 141.387
resist "vernier_delay_line_0.stop_strong.n74" "vernier_delay_line_0.stop_strong.n73" 141.387
resist "vernier_delay_line_0.stop_strong.n75" "vernier_delay_line_0.stop_strong.n74" 141.387
resist "vernier_delay_line_0.stop_strong.n80" "vernier_delay_line_0.stop_strong.n79" 141.387
resist "vernier_delay_line_0.stop_strong.n81" "vernier_delay_line_0.stop_strong.n80" 141.387
resist "vernier_delay_line_0.stop_strong.n82" "vernier_delay_line_0.stop_strong.n81" 141.387
resist "vernier_delay_line_0.stop_strong.n2" "vernier_delay_line_0.stop_strong.n1" 141.387
resist "vernier_delay_line_0.stop_strong.n3" "vernier_delay_line_0.stop_strong.n2" 141.387
resist "vernier_delay_line_0.stop_strong.n4" "vernier_delay_line_0.stop_strong.n3" 141.387
resist "vernier_delay_line_0.stop_strong.n41" "vernier_delay_line_0.stop_strong.n40" 213.509
resist "vernier_delay_line_0.stop_strong.n48" "vernier_delay_line_0.stop_strong.n47" 213.509
resist "vernier_delay_line_0.stop_strong.n55" "vernier_delay_line_0.stop_strong.n54" 213.509
resist "vernier_delay_line_0.stop_strong.n62" "vernier_delay_line_0.stop_strong.n61" 213.509
resist "vernier_delay_line_0.stop_strong.n69" "vernier_delay_line_0.stop_strong.n68" 213.509
resist "vernier_delay_line_0.stop_strong.n76" "vernier_delay_line_0.stop_strong.n75" 213.509
resist "vernier_delay_line_0.stop_strong.n83" "vernier_delay_line_0.stop_strong.n82" 213.509
resist "vernier_delay_line_0.stop_strong.n5" "vernier_delay_line_0.stop_strong.n4" 213.509
resist "vernier_delay_line_0.stop_strong.n40" "vernier_delay_line_0.stop_strong.t42" 523.773
resist "vernier_delay_line_0.stop_strong.n39" "vernier_delay_line_0.stop_strong.t58" 523.773
resist "vernier_delay_line_0.stop_strong.n38" "vernier_delay_line_0.stop_strong.t34" 523.773
resist "vernier_delay_line_0.stop_strong.n37" "vernier_delay_line_0.stop_strong.t39" 523.773
resist "vernier_delay_line_0.stop_strong.n47" "vernier_delay_line_0.stop_strong.t57" 523.773
resist "vernier_delay_line_0.stop_strong.n46" "vernier_delay_line_0.stop_strong.t33" 523.773
resist "vernier_delay_line_0.stop_strong.n45" "vernier_delay_line_0.stop_strong.t47" 523.773
resist "vernier_delay_line_0.stop_strong.n44" "vernier_delay_line_0.stop_strong.t70" 523.773
resist "vernier_delay_line_0.stop_strong.n54" "vernier_delay_line_0.stop_strong.t78" 523.773
resist "vernier_delay_line_0.stop_strong.n53" "vernier_delay_line_0.stop_strong.t46" 523.773
resist "vernier_delay_line_0.stop_strong.n52" "vernier_delay_line_0.stop_strong.t69" 523.773
resist "vernier_delay_line_0.stop_strong.n51" "vernier_delay_line_0.stop_strong.t35" 523.773
resist "vernier_delay_line_0.stop_strong.n61" "vernier_delay_line_0.stop_strong.t53" 523.773
resist "vernier_delay_line_0.stop_strong.n60" "vernier_delay_line_0.stop_strong.t61" 523.773
resist "vernier_delay_line_0.stop_strong.n59" "vernier_delay_line_0.stop_strong.t81" 523.773
resist "vernier_delay_line_0.stop_strong.n58" "vernier_delay_line_0.stop_strong.t48" 523.773
resist "vernier_delay_line_0.stop_strong.n68" "vernier_delay_line_0.stop_strong.t52" 523.773
resist "vernier_delay_line_0.stop_strong.n67" "vernier_delay_line_0.stop_strong.t73" 523.773
resist "vernier_delay_line_0.stop_strong.n66" "vernier_delay_line_0.stop_strong.t41" 523.773
resist "vernier_delay_line_0.stop_strong.n65" "vernier_delay_line_0.stop_strong.t82" 523.773
resist "vernier_delay_line_0.stop_strong.n75" "vernier_delay_line_0.stop_strong.t63" 523.773
resist "vernier_delay_line_0.stop_strong.n74" "vernier_delay_line_0.stop_strong.t84" 523.773
resist "vernier_delay_line_0.stop_strong.n73" "vernier_delay_line_0.stop_strong.t66" 523.773
resist "vernier_delay_line_0.stop_strong.n72" "vernier_delay_line_0.stop_strong.t32" 523.773
resist "vernier_delay_line_0.stop_strong.n82" "vernier_delay_line_0.stop_strong.t83" 523.773
resist "vernier_delay_line_0.stop_strong.n81" "vernier_delay_line_0.stop_strong.t55" 523.773
resist "vernier_delay_line_0.stop_strong.n80" "vernier_delay_line_0.stop_strong.t76" 523.773
resist "vernier_delay_line_0.stop_strong.n79" "vernier_delay_line_0.stop_strong.t44" 523.773
resist "vernier_delay_line_0.stop_strong.n4" "vernier_delay_line_0.stop_strong.t72" 523.773
resist "vernier_delay_line_0.stop_strong.n3" "vernier_delay_line_0.stop_strong.t38" 523.773
resist "vernier_delay_line_0.stop_strong.n2" "vernier_delay_line_0.stop_strong.t43" 523.773
resist "vernier_delay_line_0.stop_strong.n1" "vernier_delay_line_0.stop_strong.t59" 523.773
resist "vernier_delay_line_0.stop_strong.n37" "vernier_delay_line_0.stop_strong.t65" 665.16
resist "vernier_delay_line_0.stop_strong.n44" "vernier_delay_line_0.stop_strong.t36" 665.16
resist "vernier_delay_line_0.stop_strong.n51" "vernier_delay_line_0.stop_strong.t49" 665.16
resist "vernier_delay_line_0.stop_strong.n58" "vernier_delay_line_0.stop_strong.t87" 665.16
resist "vernier_delay_line_0.stop_strong.n65" "vernier_delay_line_0.stop_strong.t86" 665.16
resist "vernier_delay_line_0.stop_strong.n72" "vernier_delay_line_0.stop_strong.t62" 665.16
resist "vernier_delay_line_0.stop_strong.n79" "vernier_delay_line_0.stop_strong.t67" 665.16
resist "vernier_delay_line_0.stop_strong.n1" "vernier_delay_line_0.stop_strong.t80" 665.16
resist "vernier_delay_line_0.stop_strong.n36" "vernier_delay_line_0.stop_strong.t50" 850.414
resist "vernier_delay_line_0.stop_strong.n43" "vernier_delay_line_0.stop_strong.t77" 850.414
resist "vernier_delay_line_0.stop_strong.n50" "vernier_delay_line_0.stop_strong.t45" 850.414
resist "vernier_delay_line_0.stop_strong.n57" "vernier_delay_line_0.stop_strong.t60" 850.414
resist "vernier_delay_line_0.stop_strong.n64" "vernier_delay_line_0.stop_strong.t68" 850.414
resist "vernier_delay_line_0.stop_strong.n71" "vernier_delay_line_0.stop_strong.t40" 850.414
resist "vernier_delay_line_0.stop_strong.n78" "vernier_delay_line_0.stop_strong.t54" 850.414
resist "vernier_delay_line_0.stop_strong.n0" "vernier_delay_line_0.stop_strong.t75" 850.414
resist "vernier_delay_line_0.stop_strong.n36" "vernier_delay_line_0.stop_strong.t64" 851.506
resist "vernier_delay_line_0.stop_strong.n43" "vernier_delay_line_0.stop_strong.t74" 851.506
resist "vernier_delay_line_0.stop_strong.n50" "vernier_delay_line_0.stop_strong.t85" 851.506
resist "vernier_delay_line_0.stop_strong.n57" "vernier_delay_line_0.stop_strong.t56" 851.506
resist "vernier_delay_line_0.stop_strong.n64" "vernier_delay_line_0.stop_strong.t71" 851.506
resist "vernier_delay_line_0.stop_strong.n71" "vernier_delay_line_0.stop_strong.t37" 851.506
resist "vernier_delay_line_0.stop_strong.n78" "vernier_delay_line_0.stop_strong.t51" 851.506
resist "vernier_delay_line_0.stop_strong.n0" "vernier_delay_line_0.stop_strong.t79" 851.506
rnode "vernier_delay_line_0.saff_delay_unit_1/saff_2_0.sense_amplifier_0.out2.n0" 0 763.336 4009 3810 0
rnode "vernier_delay_line_0.saff_delay_unit_1/saff_2_0.sense_amplifier_0.out2.n1" 0 936.187 3682 3787 0
rnode "vernier_delay_line_0.saff_delay_unit_1/saff_2_0.sense_amplifier_0.out2" 0 886.58 4870 1682 0
rnode "vernier_delay_line_0.saff_delay_unit_1/saff_2_0.sense_amplifier_0.out2.t7" 0 87.5674 4291 1030 0
rnode "vernier_delay_line_0.saff_delay_unit_1/saff_2_0.sense_amplifier_0.out2.t4" 0 39.8905 4203 396 0
rnode "vernier_delay_line_0.saff_delay_unit_1/saff_2_0.sense_amplifier_0.out2.n2" 0 97.546 4291 642 0
rnode "vernier_delay_line_0.saff_delay_unit_1/saff_2_0.saff_bottom_latch_0.b1" 0 542.446 3998 1372 0
rnode "vernier_delay_line_0.saff_delay_unit_1/saff_2_0.sense_amplifier_0.out2.t3" 0 201.734 4068 3342 0
rnode "vernier_delay_line_0.saff_delay_unit_1/saff_2_0.sense_amplifier_0.out2.t1" 0 201.734 3950 3342 0
rnode "vernier_delay_line_0.saff_delay_unit_1/saff_2_0.sense_amplifier_0.out2.t9" 0 95.8879 3561 1030 0
rnode "vernier_delay_line_0.saff_delay_unit_1/saff_2_0.sense_amplifier_0.out2.t8" 0 41.2205 3561 396 0
rnode "vernier_delay_line_0.saff_delay_unit_1/saff_2_0.sense_amplifier_0.out2.n3" 0 116.123 3413 615 0
rnode "vernier_delay_line_0.saff_delay_unit_1/saff_2_0.saff_bottom_latch_0.b2" 0 1324.74 3324 1408 0
rnode "vernier_delay_line_0.saff_delay_unit_1/saff_2_0.sense_amplifier_0.out2.t6" 0 108.538 3525 4268 0
rnode "vernier_delay_line_0.saff_delay_unit_1/saff_2_0.sense_amplifier_0.out2.t10" 0 81.767 3525 3342 0
rnode "vernier_delay_line_0.saff_delay_unit_1/saff_2_0.sense_amplifier_0.out2.t5" 0 90.5964 3437 3342 0
rnode "vernier_delay_line_0.saff_delay_unit_1/saff_2_0.sense_amplifier_0.out2.n4" 0 106.694 3525 3016 0
rnode "vernier_delay_line_0.saff_delay_unit_1/saff_2_0.sense_amplifier_0.out2.t0" 0 54.2618 4038 4268 0
rnode "vernier_delay_line_0.saff_delay_unit_1/saff_2_0.sense_amplifier_0.out2.t2" 0 54.2618 3980 4268 0
rnode "vernier_delay_line_0.saff_delay_unit_1/saff_2_0.sense_amplifier_0.out2.n5" 0 115.133 4009 4268 0
rnode "vernier_delay_line_0.saff_delay_unit_1/saff_2_0.sense_amplifier_0.out2.n6" 0 753.756 4097 3764 0
resist "vernier_delay_line_0.saff_delay_unit_1/saff_2_0.sense_amplifier_0.out2.n6" "vernier_delay_line_0.saff_delay_unit_1/saff_2_0.sense_amplifier_0.out2.n0" 0.478261
resist "vernier_delay_line_0.saff_delay_unit_1/saff_2_0.sense_amplifier_0.out2.n0" "vernier_delay_line_0.saff_delay_unit_1/saff_2_0.sense_amplifier_0.out2.n1" 0.802618
resist "vernier_delay_line_0.saff_delay_unit_1/saff_2_0.sense_amplifier_0.out2" "vernier_delay_line_0.saff_delay_unit_1/saff_2_0.saff_bottom_latch_0.b1" 3.11685
resist "vernier_delay_line_0.saff_delay_unit_1/saff_2_0.sense_amplifier_0.out2.n5" "vernier_delay_line_0.saff_delay_unit_1/saff_2_0.sense_amplifier_0.out2.t2" 9.52167
resist "vernier_delay_line_0.saff_delay_unit_1/saff_2_0.sense_amplifier_0.out2.n5" "vernier_delay_line_0.saff_delay_unit_1/saff_2_0.sense_amplifier_0.out2.t0" 9.52167
resist "vernier_delay_line_0.saff_delay_unit_1/saff_2_0.sense_amplifier_0.out2" "vernier_delay_line_0.saff_delay_unit_1/saff_2_0.sense_amplifier_0.out2.n6" 10.5953
resist "vernier_delay_line_0.saff_delay_unit_1/saff_2_0.sense_amplifier_0.out2.n1" "vernier_delay_line_0.saff_delay_unit_1/saff_2_0.saff_bottom_latch_0.b2" 11.1801
resist "vernier_delay_line_0.saff_delay_unit_1/saff_2_0.sense_amplifier_0.out2.n6" "vernier_delay_line_0.saff_delay_unit_1/saff_2_0.sense_amplifier_0.out2.t3" 31.2342
resist "vernier_delay_line_0.saff_delay_unit_1/saff_2_0.sense_amplifier_0.out2.n0" "vernier_delay_line_0.saff_delay_unit_1/saff_2_0.sense_amplifier_0.out2.t1" 31.2342
resist "vernier_delay_line_0.saff_delay_unit_1/saff_2_0.sense_amplifier_0.out2.n0" "vernier_delay_line_0.saff_delay_unit_1/saff_2_0.sense_amplifier_0.out2.n5" 75.5321
resist "vernier_delay_line_0.saff_delay_unit_1/saff_2_0.saff_bottom_latch_0.b2" "vernier_delay_line_0.saff_delay_unit_1/saff_2_0.sense_amplifier_0.out2.n3" 168.077
resist "vernier_delay_line_0.saff_delay_unit_1/saff_2_0.saff_bottom_latch_0.b1" "vernier_delay_line_0.saff_delay_unit_1/saff_2_0.sense_amplifier_0.out2.n2" 208.537
resist "vernier_delay_line_0.saff_delay_unit_1/saff_2_0.sense_amplifier_0.out2.n1" "vernier_delay_line_0.saff_delay_unit_1/saff_2_0.sense_amplifier_0.out2.n4" 357.26
resist "vernier_delay_line_0.saff_delay_unit_1/saff_2_0.sense_amplifier_0.out2.n3" "vernier_delay_line_0.saff_delay_unit_1/saff_2_0.sense_amplifier_0.out2.t8" 427.875
resist "vernier_delay_line_0.saff_delay_unit_1/saff_2_0.sense_amplifier_0.out2.n2" "vernier_delay_line_0.saff_delay_unit_1/saff_2_0.sense_amplifier_0.out2.t4" 431.806
resist "vernier_delay_line_0.saff_delay_unit_1/saff_2_0.sense_amplifier_0.out2.n4" "vernier_delay_line_0.saff_delay_unit_1/saff_2_0.sense_amplifier_0.out2.t10" 523.773
resist "vernier_delay_line_0.saff_delay_unit_1/saff_2_0.sense_amplifier_0.out2.n2" "vernier_delay_line_0.saff_delay_unit_1/saff_2_0.sense_amplifier_0.out2.t7" 623.387
resist "vernier_delay_line_0.saff_delay_unit_1/saff_2_0.sense_amplifier_0.out2.n4" "vernier_delay_line_0.saff_delay_unit_1/saff_2_0.sense_amplifier_0.out2.t5" 665.16
resist "vernier_delay_line_0.saff_delay_unit_1/saff_2_0.sense_amplifier_0.out2.n3" "vernier_delay_line_0.saff_delay_unit_1/saff_2_0.sense_amplifier_0.out2.t9" 742.782
resist "vernier_delay_line_0.saff_delay_unit_1/saff_2_0.sense_amplifier_0.out2.n1" "vernier_delay_line_0.saff_delay_unit_1/saff_2_0.sense_amplifier_0.out2.t6" 879.48
rnode "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.sense_amplifier_0.out2.n0" 0 763.336 17701 3810 0
rnode "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.sense_amplifier_0.out2.n1" 0 936.187 17374 3787 0
rnode "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.sense_amplifier_0.out2" 0 886.58 18562 1682 0
rnode "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.sense_amplifier_0.out2.t4" 0 87.5674 17983 1030 0
rnode "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.sense_amplifier_0.out2.t5" 0 39.8905 17895 396 0
rnode "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.sense_amplifier_0.out2.n2" 0 97.546 17983 642 0
rnode "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.saff_bottom_latch_0.b1" 0 542.446 17690 1372 0
rnode "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.sense_amplifier_0.out2.t3" 0 201.734 17760 3342 0
rnode "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.sense_amplifier_0.out2.t2" 0 201.734 17642 3342 0
rnode "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.sense_amplifier_0.out2.t9" 0 95.8879 17253 1030 0
rnode "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.sense_amplifier_0.out2.t8" 0 41.2205 17253 396 0
rnode "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.sense_amplifier_0.out2.n3" 0 116.123 17105 615 0
rnode "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.saff_bottom_latch_0.b2" 0 1324.74 17016 1408 0
rnode "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.sense_amplifier_0.out2.t7" 0 108.538 17217 4268 0
rnode "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.sense_amplifier_0.out2.t10" 0 81.767 17217 3342 0
rnode "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.sense_amplifier_0.out2.t6" 0 90.5964 17129 3342 0
rnode "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.sense_amplifier_0.out2.n4" 0 106.694 17217 3016 0
rnode "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.sense_amplifier_0.out2.t0" 0 54.2618 17730 4268 0
rnode "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.sense_amplifier_0.out2.t1" 0 54.2618 17672 4268 0
rnode "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.sense_amplifier_0.out2.n5" 0 115.133 17701 4268 0
rnode "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.sense_amplifier_0.out2.n6" 0 753.756 17789 3764 0
resist "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.sense_amplifier_0.out2.n6" "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.sense_amplifier_0.out2.n0" 0.478261
resist "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.sense_amplifier_0.out2.n0" "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.sense_amplifier_0.out2.n1" 0.802618
resist "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.sense_amplifier_0.out2" "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.saff_bottom_latch_0.b1" 3.11685
resist "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.sense_amplifier_0.out2.n5" "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.sense_amplifier_0.out2.t1" 9.52167
resist "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.sense_amplifier_0.out2.n5" "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.sense_amplifier_0.out2.t0" 9.52167
resist "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.sense_amplifier_0.out2" "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.sense_amplifier_0.out2.n6" 10.5953
resist "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.sense_amplifier_0.out2.n1" "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.saff_bottom_latch_0.b2" 11.1801
resist "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.sense_amplifier_0.out2.n6" "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.sense_amplifier_0.out2.t3" 31.2342
resist "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.sense_amplifier_0.out2.n0" "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.sense_amplifier_0.out2.t2" 31.2342
resist "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.sense_amplifier_0.out2.n0" "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.sense_amplifier_0.out2.n5" 75.5321
resist "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.saff_bottom_latch_0.b2" "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.sense_amplifier_0.out2.n3" 168.077
resist "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.saff_bottom_latch_0.b1" "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.sense_amplifier_0.out2.n2" 208.537
resist "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.sense_amplifier_0.out2.n1" "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.sense_amplifier_0.out2.n4" 357.26
resist "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.sense_amplifier_0.out2.n3" "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.sense_amplifier_0.out2.t8" 427.875
resist "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.sense_amplifier_0.out2.n2" "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.sense_amplifier_0.out2.t5" 431.806
resist "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.sense_amplifier_0.out2.n4" "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.sense_amplifier_0.out2.t10" 523.773
resist "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.sense_amplifier_0.out2.n2" "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.sense_amplifier_0.out2.t4" 623.387
resist "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.sense_amplifier_0.out2.n4" "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.sense_amplifier_0.out2.t6" 665.16
resist "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.sense_amplifier_0.out2.n3" "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.sense_amplifier_0.out2.t9" 742.782
resist "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.sense_amplifier_0.out2.n1" "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.sense_amplifier_0.out2.t7" 879.48
rnode "diff_gen_0.delay_unit_2_6.in_1.t13" 0 86.1945 -615 6120 0
rnode "diff_gen_0.delay_unit_2_6.in_1.t8" 0 27.4964 -615 5590 0
rnode "diff_gen_0.delay_unit_2_6.in_1.n0" 0 60.0631 -615 5784 0
rnode "diff_gen_0.delay_unit_2_6.in_1.t10" 0 86.1945 -703 6120 0
rnode "diff_gen_0.delay_unit_2_6.in_1.t11" 0 27.4964 -703 5590 0
rnode "diff_gen_0.delay_unit_2_6.in_1.n1" 0 60.4531 -703 5784 0
rnode "diff_gen_0.delay_unit_2_6.in_1.n2" 0 19.3739 -658 5754 0
rnode "diff_gen_0.delay_unit_2_6.in_1.t14" 0 86.1945 -791 6120 0
rnode "diff_gen_0.delay_unit_2_6.in_1.t9" 0 27.4964 -791 5590 0
rnode "diff_gen_0.delay_unit_2_6.in_1.n3" 0 60.4531 -791 5784 0
rnode "diff_gen_0.delay_unit_2_6.in_1.t12" 0 86.1945 -879 6120 0
rnode "diff_gen_0.delay_unit_2_6.in_1.t15" 0 27.4964 -879 5590 0
rnode "diff_gen_0.delay_unit_2_6.in_1.n4" 0 60.0631 -879 5784 0
rnode "diff_gen_0.delay_unit_2_6.in_1.n5" 0 19.1628 -836 5754 0
rnode "diff_gen_0.delay_unit_2_6.in_1.n6" 0 505.752 -836 5754 0
rnode "diff_gen_0.delay_unit_2_6.in_1.t7" 0 68.982 -1450 5590 0
rnode "diff_gen_0.delay_unit_2_6.in_1.t6" 0 208.8 -1450 6120 0
rnode "diff_gen_0.delay_unit_2_6.in_1.n7" 0 529.943 -1479 6120 0
rnode "diff_gen_0.delay_unit_2_6.in_1.n8" 0 276.19 -1488 6586 0
rnode "diff_gen_0.delay_unit_2_6.in_1.t1" 0 18.851 -2554 5590 0
rnode "diff_gen_0.delay_unit_2_6.in_1.t2" 0 18.851 -2612 5590 0
rnode "diff_gen_0.delay_unit_2_6.in_1.n9" 0 44.1538 -2583 5590 0
rnode "diff_gen_0.delay_unit_2_6.in_1.t5" 0 56.5529 -2554 6120 0
rnode "diff_gen_0.delay_unit_2_6.in_1.t3" 0 56.5529 -2612 6120 0
rnode "diff_gen_0.delay_unit_2_6.in_1.n10" 0 115.209 -2583 6120 0
rnode "diff_gen_0.delay_unit_2_6.in_1.n11" 0 479.339 -2583 6120 0
rnode "diff_gen_0.delay_unit_2_6.in_1.t0" 0 69.0023 -2436 5590 0
rnode "diff_gen_0.delay_unit_2_6.in_1.t4" 0 208.8 -2436 6120 0
rnode "diff_gen_0.delay_unit_2_6.in_1.n12" 0 509.237 -2407 6120 0
rnode "diff_gen_0.delay_unit_2_6.in_1.n13" 0 260.45 -2408 6494 0
rnode "diff_gen_0.delay_unit_2_5.out_1" 0 182.422 -1760 6554 0
rnode "diff_gen_0.delay_unit_2_6.in_1" 0 56.5789 -1634 6554 0
resist "diff_gen_0.delay_unit_2_6.in_1" "diff_gen_0.delay_unit_2_5.out_1" 0.246094
resist "diff_gen_0.delay_unit_2_6.in_1" "diff_gen_0.delay_unit_2_6.in_1.n8" 0.285156
resist "diff_gen_0.delay_unit_2_5.out_1" "diff_gen_0.delay_unit_2_6.in_1.n13" 1.32031
resist "diff_gen_0.delay_unit_2_6.in_1.n13" "diff_gen_0.delay_unit_2_6.in_1.n12" 5.49185
resist "diff_gen_0.delay_unit_2_6.in_1.n8" "diff_gen_0.delay_unit_2_6.in_1.n7" 5.74185
resist "diff_gen_0.delay_unit_2_6.in_1.n13" "diff_gen_0.delay_unit_2_6.in_1.n11" 5.83169
resist "diff_gen_0.delay_unit_2_6.in_1.n10" "diff_gen_0.delay_unit_2_6.in_1.t3" 9.52167
resist "diff_gen_0.delay_unit_2_6.in_1.n10" "diff_gen_0.delay_unit_2_6.in_1.t5" 9.52167
resist "diff_gen_0.delay_unit_2_6.in_1.n8" "diff_gen_0.delay_unit_2_6.in_1.n6" 11.8359
resist "diff_gen_0.delay_unit_2_6.in_1.n9" "diff_gen_0.delay_unit_2_6.in_1.t2" 17.4
resist "diff_gen_0.delay_unit_2_6.in_1.n9" "diff_gen_0.delay_unit_2_6.in_1.t1" 17.4
resist "diff_gen_0.delay_unit_2_6.in_1.n2" "diff_gen_0.delay_unit_2_6.in_1.n0" 34.5433
resist "diff_gen_0.delay_unit_2_6.in_1.n5" "diff_gen_0.delay_unit_2_6.in_1.n4" 34.5433
resist "diff_gen_0.delay_unit_2_6.in_1.n2" "diff_gen_0.delay_unit_2_6.in_1.n1" 36.15
resist "diff_gen_0.delay_unit_2_6.in_1.n5" "diff_gen_0.delay_unit_2_6.in_1.n3" 36.15
resist "diff_gen_0.delay_unit_2_6.in_1.n11" "diff_gen_0.delay_unit_2_6.in_1.n9" 67.7569
resist "diff_gen_0.delay_unit_2_6.in_1.n11" "diff_gen_0.delay_unit_2_6.in_1.n10" 74.2875
resist "diff_gen_0.delay_unit_2_6.in_1.n7" "diff_gen_0.delay_unit_2_6.in_1.t6" 83.8092
resist "diff_gen_0.delay_unit_2_6.in_1.n12" "diff_gen_0.delay_unit_2_6.in_1.t4" 83.8092
resist "diff_gen_0.delay_unit_2_6.in_1.n7" "diff_gen_0.delay_unit_2_6.in_1.t7" 85.1569
resist "diff_gen_0.delay_unit_2_6.in_1.n12" "diff_gen_0.delay_unit_2_6.in_1.t0" 85.1569
resist "diff_gen_0.delay_unit_2_6.in_1.n6" "diff_gen_0.delay_unit_2_6.in_1.n5" 165.8
resist "diff_gen_0.delay_unit_2_6.in_1.n6" "diff_gen_0.delay_unit_2_6.in_1.n2" 166.148
resist "diff_gen_0.delay_unit_2_6.in_1.n1" "diff_gen_0.delay_unit_2_6.in_1.t11" 215.293
resist "diff_gen_0.delay_unit_2_6.in_1.n0" "diff_gen_0.delay_unit_2_6.in_1.t8" 215.293
resist "diff_gen_0.delay_unit_2_6.in_1.n4" "diff_gen_0.delay_unit_2_6.in_1.t15" 215.293
resist "diff_gen_0.delay_unit_2_6.in_1.n3" "diff_gen_0.delay_unit_2_6.in_1.t9" 215.293
resist "diff_gen_0.delay_unit_2_6.in_1.n1" "diff_gen_0.delay_unit_2_6.in_1.t10" 539.84
resist "diff_gen_0.delay_unit_2_6.in_1.n0" "diff_gen_0.delay_unit_2_6.in_1.t13" 539.84
resist "diff_gen_0.delay_unit_2_6.in_1.n4" "diff_gen_0.delay_unit_2_6.in_1.t12" 539.84
resist "diff_gen_0.delay_unit_2_6.in_1.n3" "diff_gen_0.delay_unit_2_6.in_1.t14" 539.84
killnode "diff_gen_0.delay_unit_2_5.in_2"
rnode "diff_gen_0.delay_unit_2_5.in_2.n0" 0 400.401 -2944 5448 0
rnode "diff_gen_0.delay_unit_2_5.in_2.t13" 0 66.6643 -2451 6120 0
rnode "diff_gen_0.delay_unit_2_5.in_2.t15" 0 21.2662 -2451 5590 0
rnode "diff_gen_0.delay_unit_2_5.in_2.n1" 0 46.7555 -2451 5784 0
rnode "diff_gen_0.delay_unit_2_5.in_2.t10" 0 66.6643 -2539 6120 0
rnode "diff_gen_0.delay_unit_2_5.in_2.t12" 0 21.2662 -2539 5590 0
rnode "diff_gen_0.delay_unit_2_5.in_2.n2" 0 46.4538 -2539 5784 0
rnode "diff_gen_0.delay_unit_2_5.in_2.n3" 0 14.9816 -2496 5754 0
rnode "diff_gen_0.delay_unit_2_5.in_2.t14" 0 66.6643 -2627 6120 0
rnode "diff_gen_0.delay_unit_2_5.in_2.t8" 0 21.2662 -2627 5590 0
rnode "diff_gen_0.delay_unit_2_5.in_2.n4" 0 46.7555 -2627 5784 0
rnode "diff_gen_0.delay_unit_2_5.in_2.t9" 0 66.6643 -2715 6120 0
rnode "diff_gen_0.delay_unit_2_5.in_2.t11" 0 21.2662 -2715 5590 0
rnode "diff_gen_0.delay_unit_2_5.in_2.n5" 0 46.4538 -2715 5784 0
rnode "diff_gen_0.delay_unit_2_5.in_2.n6" 0 14.8209 -2672 5754 0
rnode "diff_gen_0.delay_unit_2_5.in_2.n7" 0 228.91 -2672 5754 0
rnode "diff_gen_0.delay_unit_2_5.in_2.t4" 0 165.681 -2174 6120 0
rnode "diff_gen_0.delay_unit_2_5.in_2.t2" 0 51.2026 -2174 5590 0
rnode "diff_gen_0.delay_unit_2_5.in_2.n8" 0 452.839 -2203 5590 0
rnode "diff_gen_0.delay_unit_2_5.in_2.t0" 0 43.739 -3278 6120 0
rnode "diff_gen_0.delay_unit_2_5.in_2.t1" 0 43.739 -3336 6120 0
rnode "diff_gen_0.delay_unit_2_5.in_2.n9" 0 93.535 -3307 6120 0
rnode "diff_gen_0.delay_unit_2_5.in_2.t6" 0 14.5797 -3278 5590 0
rnode "diff_gen_0.delay_unit_2_5.in_2.t7" 0 14.5797 -3336 5590 0
rnode "diff_gen_0.delay_unit_2_5.in_2.n10" 0 31.6523 -3307 5590 0
rnode "diff_gen_0.delay_unit_2_5.in_2.n11" 0 376.142 -3307 5590 0
rnode "diff_gen_0.delay_unit_2_5.in_2.t3" 0 165.681 -3160 6120 0
rnode "diff_gen_0.delay_unit_2_5.in_2.t5" 0 51.2026 -3160 5590 0
rnode "diff_gen_0.delay_unit_2_5.in_2.n12" 0 398.173 -3131 5590 0
resist "diff_gen_0.delay_unit_2_5.in_2.n0" "diff_gen_0.delay_unit_2_5.in_2.n7" 1.41406
resist "diff_gen_0.delay_unit_2_5.in_2.n0" "diff_gen_0.delay_unit_2_5.in_2.n12" 4.94837
resist "diff_gen_0.delay_unit_2_5.in_2.n0" "diff_gen_0.delay_unit_2_5.in_2.n11" 5.30774
resist "diff_gen_0.delay_unit_2_5.in_2.n0" "diff_gen_0.delay_unit_2_5.in_2.n8" 6.45771
resist "diff_gen_0.delay_unit_2_5.in_2.n9" "diff_gen_0.delay_unit_2_5.in_2.t1" 9.52167
resist "diff_gen_0.delay_unit_2_5.in_2.n9" "diff_gen_0.delay_unit_2_5.in_2.t0" 9.52167
resist "diff_gen_0.delay_unit_2_5.in_2.n10" "diff_gen_0.delay_unit_2_5.in_2.t7" 17.4
resist "diff_gen_0.delay_unit_2_5.in_2.n10" "diff_gen_0.delay_unit_2_5.in_2.t6" 17.4
resist "diff_gen_0.delay_unit_2_5.in_2.n3" "diff_gen_0.delay_unit_2_5.in_2.n2" 34.5433
resist "diff_gen_0.delay_unit_2_5.in_2.n6" "diff_gen_0.delay_unit_2_5.in_2.n5" 34.5433
resist "diff_gen_0.delay_unit_2_5.in_2.n3" "diff_gen_0.delay_unit_2_5.in_2.n1" 36.15
resist "diff_gen_0.delay_unit_2_5.in_2.n6" "diff_gen_0.delay_unit_2_5.in_2.n4" 36.15
resist "diff_gen_0.delay_unit_2_5.in_2.n11" "diff_gen_0.delay_unit_2_5.in_2.n10" 66.3167
resist "diff_gen_0.delay_unit_2_5.in_2.n11" "diff_gen_0.delay_unit_2_5.in_2.n9" 75.7277
resist "diff_gen_0.delay_unit_2_5.in_2.n8" "diff_gen_0.delay_unit_2_5.in_2.t2" 83.7167
resist "diff_gen_0.delay_unit_2_5.in_2.n12" "diff_gen_0.delay_unit_2_5.in_2.t5" 83.7167
resist "diff_gen_0.delay_unit_2_5.in_2.n8" "diff_gen_0.delay_unit_2_5.in_2.t4" 85.2494
resist "diff_gen_0.delay_unit_2_5.in_2.n12" "diff_gen_0.delay_unit_2_5.in_2.t3" 85.2494
resist "diff_gen_0.delay_unit_2_5.in_2.n7" "diff_gen_0.delay_unit_2_5.in_2.n6" 165.8
resist "diff_gen_0.delay_unit_2_5.in_2.n7" "diff_gen_0.delay_unit_2_5.in_2.n3" 166.144
resist "diff_gen_0.delay_unit_2_5.in_2.n2" "diff_gen_0.delay_unit_2_5.in_2.t12" 215.293
resist "diff_gen_0.delay_unit_2_5.in_2.n1" "diff_gen_0.delay_unit_2_5.in_2.t15" 215.293
resist "diff_gen_0.delay_unit_2_5.in_2.n5" "diff_gen_0.delay_unit_2_5.in_2.t11" 215.293
resist "diff_gen_0.delay_unit_2_5.in_2.n4" "diff_gen_0.delay_unit_2_5.in_2.t8" 215.293
resist "diff_gen_0.delay_unit_2_5.in_2.n2" "diff_gen_0.delay_unit_2_5.in_2.t10" 539.84
resist "diff_gen_0.delay_unit_2_5.in_2.n1" "diff_gen_0.delay_unit_2_5.in_2.t13" 539.84
resist "diff_gen_0.delay_unit_2_5.in_2.n5" "diff_gen_0.delay_unit_2_5.in_2.t9" 539.84
resist "diff_gen_0.delay_unit_2_5.in_2.n4" "diff_gen_0.delay_unit_2_5.in_2.t14" 539.84
killnode "a_14774_2192#"
rnode "a_14774_2192.t3" 0 24.9128 15008 2492 0
rnode "a_14774_2192.t8" 0 24.9128 14950 2492 0
rnode "a_14774_2192.n0" 0 60.1143 14979 2492 0
rnode "a_14774_2192.t7" 0 24.9128 15184 2492 0
rnode "a_14774_2192.t6" 0 24.9128 15126 2492 0
rnode "a_14774_2192.n1" 0 60.1143 15155 2492 0
rnode "a_14774_2192.t4" 0 24.9128 15360 2492 0
rnode "a_14774_2192.t9" 0 24.9128 15302 2492 0
rnode "a_14774_2192.n2" 0 60.1143 15331 2492 0
rnode "a_14774_2192.t1" 0 24.9128 15712 2492 0
rnode "a_14774_2192.t0" 0 24.9128 15654 2492 0
rnode "a_14774_2192.n3" 0 57.4089 15683 2492 0
rnode "a_14774_2192.t5" 0 24.9128 15888 2492 0
rnode "a_14774_2192.t2" 0 24.9128 15830 2492 0
rnode "a_14774_2192.n4" 0 60.2716 15859 2492 0
rnode "a_14774_2192.n5" 0 340.434 15683 2860 0
rnode "a_14774_2192.t12" 0 24.9128 15536 2492 0
rnode "a_14774_2192.t11" 0 24.9128 15478 2492 0
rnode "a_14774_2192.n6" 0 52.6589 15507 2492 0
rnode "a_14774_2192.n7" 0 140.942 15507 2492 0
rnode "a_14774_2192.n8" 0 220.19 15331 1954 0
rnode "a_14774_2192.n9" 0 182.473 15155 1954 0
rnode "a_14774_2192.n10" 0 369.186 14979 1954 0
rnode "a_14774_2192.t10" 0 97.1391 14832 2492 0
resist "a_14774_2192.n10" "a_14774_2192.n9" 0.478261
resist "a_14774_2192.n9" "a_14774_2192.n8" 0.478261
resist "a_14774_2192.n7" "a_14774_2192.n5" 1.47826
resist "a_14774_2192.n8" "a_14774_2192.n7" 1.94022
resist "a_14774_2192.n0" "a_14774_2192.t8" 5.8
resist "a_14774_2192.n0" "a_14774_2192.t3" 5.8
resist "a_14774_2192.n1" "a_14774_2192.t6" 5.8
resist "a_14774_2192.n1" "a_14774_2192.t7" 5.8
resist "a_14774_2192.n2" "a_14774_2192.t9" 5.8
resist "a_14774_2192.n2" "a_14774_2192.t4" 5.8
resist "a_14774_2192.n4" "a_14774_2192.t2" 5.8
resist "a_14774_2192.n4" "a_14774_2192.t5" 5.8
resist "a_14774_2192.n3" "a_14774_2192.t0" 5.8
resist "a_14774_2192.n3" "a_14774_2192.t1" 5.8
resist "a_14774_2192.n6" "a_14774_2192.t11" 5.8
resist "a_14774_2192.n6" "a_14774_2192.t12" 5.8
resist "a_14774_2192.n7" "a_14774_2192.n6" 24.2875
resist "a_14774_2192.n5" "a_14774_2192.n3" 25.2875
resist "a_14774_2192.n10" "a_14774_2192.n0" 25.7495
resist "a_14774_2192.n9" "a_14774_2192.n1" 25.7495
resist "a_14774_2192.n8" "a_14774_2192.n2" 25.7495
resist "a_14774_2192.n5" "a_14774_2192.n4" 25.7658
resist "a_14774_2192.t10" "a_14774_2192.n10" 32.0277
rnode "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_1" 0 375.821 16548 6554 0
rnode "vernier_delay_line_0.saff_delay_unit_6/saff_2_0.sense_amplifier_0.d" 0 696.698 14512 5152 0
rnode "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_1.t19" 0 59.8558 17567 6120 0
rnode "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_1.t10" 0 19.0943 17567 5590 0
rnode "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_1.n0" 0 41.7094 17567 5784 0
rnode "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_1.t13" 0 59.8558 17479 6120 0
rnode "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_1.t16" 0 19.0943 17479 5590 0
rnode "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_1.n1" 0 41.9803 17479 5784 0
rnode "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_1.n2" 0 13.4537 17524 5754 0
rnode "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_1.t18" 0 59.8558 17391 6120 0
rnode "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_1.t9" 0 19.0943 17391 5590 0
rnode "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_1.n3" 0 41.9803 17391 5784 0
rnode "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_1.t11" 0 59.8558 17303 6120 0
rnode "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_1.t14" 0 19.0943 17303 5590 0
rnode "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_1.n4" 0 41.7094 17303 5784 0
rnode "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_1.n5" 0 13.3072 17346 5754 0
rnode "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_1.n6" 0 351.208 17346 5754 0
rnode "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_1.t4" 0 47.903 16732 5590 0
rnode "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_1.t5" 0 144.997 16732 6120 0
rnode "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_1.n7" 0 368.007 16703 6120 0
rnode "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_1.t7" 0 13.0906 14626 5590 0
rnode "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_1.t2" 0 13.0906 14568 5590 0
rnode "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_1.n8" 0 30.6616 14597 5590 0
rnode "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_1.t1" 0 39.2719 14626 6120 0
rnode "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_1.t0" 0 39.2719 14568 6120 0
rnode "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_1.n9" 0 80.004 14597 6120 0
rnode "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_1.n10" 0 332.866 14597 6120 0
rnode "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_1.t12" 0 61.4722 15287 2492 0
rnode "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_1.t17" 0 61.4722 15199 2492 0
rnode "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_1.n11" 0 69.3988 15243 2129 0
rnode "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_1.t15" 0 61.4722 14935 2492 0
rnode "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_1.t8" 0 61.4722 14847 2492 0
rnode "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_1.n12" 0 69.0225 14891 2129 0
rnode "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_1.n13" 0 630.19 14891 2129 0
rnode "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_1.t3" 0 45.9732 14744 5590 0
rnode "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_1.n14" 0 158.781 14773 5590 0
rnode "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_1.t6" 0 144.997 14744 6120 0
rnode "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_1.n15" 0 240.639 14773 6120 0
rnode "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_1.n16" 0 180.864 14772 6494 0
rnode "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.out_1" 0 271.416 15420 6554 0
resist "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.out_1" "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_1.n16" 1.32031
resist "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_1.n15" "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_1.n14" 1.44022
resist "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_1" "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.out_1" 2.48828
resist "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_1.n16" "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_1.n15" 5.49185
resist "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_1" "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_1.n7" 5.74185
resist "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_1.n16" "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_1.n10" 5.83169
resist "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_1.n14" "vernier_delay_line_0.saff_delay_unit_6/saff_2_0.sense_amplifier_0.d" 6.02828
resist "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_1.n9" "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_1.t0" 9.52167
resist "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_1.n9" "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_1.t1" 9.52167
resist "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_1" "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_1.n6" 11.8359
resist "vernier_delay_line_0.saff_delay_unit_6/saff_2_0.sense_amplifier_0.d" "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_1.n13" 16.027
resist "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_1.n8" "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_1.t2" 17.4
resist "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_1.n8" "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_1.t7" 17.4
resist "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_1.n2" "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_1.n0" 34.5433
resist "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_1.n5" "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_1.n4" 34.5433
resist "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_1.n2" "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_1.n1" 36.15
resist "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_1.n5" "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_1.n3" 36.15
resist "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_1.n10" "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_1.n8" 67.7569
resist "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_1.n10" "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_1.n9" 74.2875
resist "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_1.n14" "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_1.t3" 83.7167
resist "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_1.n7" "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_1.t5" 83.8092
resist "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_1.n15" "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_1.t6" 83.8092
resist "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_1.n7" "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_1.t4" 85.1569
resist "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_1.n6" "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_1.n5" 165.8
resist "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_1.n13" "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_1.n12" 165.8
resist "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_1.n6" "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_1.n2" 166.148
resist "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_1.n13" "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_1.n11" 166.467
resist "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_1.n1" "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_1.t16" 215.293
resist "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_1.n0" "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_1.t10" 215.293
resist "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_1.n4" "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_1.t14" 215.293
resist "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_1.n3" "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_1.t9" 215.293
resist "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_1.n1" "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_1.t13" 539.84
resist "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_1.n0" "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_1.t19" 539.84
resist "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_1.n4" "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_1.t11" 539.84
resist "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_1.n3" "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_1.t18" 539.84
resist "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_1.n11" "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_1.t17" 572.119
resist "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_1.n11" "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_1.t12" 572.119
resist "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_1.n12" "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_1.t8" 572.119
resist "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_1.n12" "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_1.t15" 572.119
rnode "VSS.n0" 0 0 16601 5352 0
rnode "VSS.n1" 0 0 15431 5529 0
rnode "VSS.t99" 0 0 15270 5590 0
rnode "VSS.t52" 0 0 15212 5590 0
rnode "VSS.n2" 0 0 15241 5590 0
rnode "VSS.t404" 0 0 15094 5590 0
rnode "VSS.t69" 0 0 15036 5590 0
rnode "VSS.n3" 0 0 15065 5590 0
rnode "VSS.t331" 0 0 14714 5590 0
rnode "VSS.t542" 0 0 14656 5590 0
rnode "VSS.n4" 0 0 14685 5590 0
rnode "VSS.n5" 0 0 14685 5352 0
rnode "VSS.n6" 0 0 14875 5529 0
rnode "VSS.t329" 0 0 14538 5590 0
rnode "VSS.t544" 0 0 14480 5590 0
rnode "VSS.n7" 0 0 14509 5590 0
rnode "VSS.n8" 0 0 14509 5352 0
rnode "VSS.n9" 0 0 14319 5352 0
rnode "VSS.n10" 0 0 14875 5304 0
rnode "VSS.t543" 0 0 14465 5590 0
rnode "VSS.n11" 0 0 14027 3906 0
rnode "VSS.n12" 0 0 13202 6928 0
rnode "VSS.t489" 0 0 13003 5590 0
rnode "VSS.n13" 0 0 12593 5304 0
rnode "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.VSS" 0 0 14206 5288 0
rnode "VSS.n14" 0 0 13149 5352 0
rnode "VSS.n15" 0 0 12593 5529 0
rnode "VSS.n16" 0 0 12037 5529 0
rnode "VSS.t150" 0 0 12812 5590 0
rnode "VSS.t374" 0 0 12754 5590 0
rnode "VSS.n17" 0 0 12783 5590 0
rnode "VSS.t490" 0 0 12988 5590 0
rnode "VSS.t298" 0 0 12930 5590 0
rnode "VSS.n18" 0 0 12959 5590 0
rnode "VSS.n19" 0 0 12959 5352 0
rnode "VSS.n20" 0 0 12783 5352 0
rnode "VSS.t83" 0 0 12432 5590 0
rnode "VSS.t80" 0 0 12374 5590 0
rnode "VSS.n21" 0 0 12403 5590 0
rnode "VSS.t146" 0 0 12256 5590 0
rnode "VSS.t295" 0 0 12198 5590 0
rnode "VSS.n22" 0 0 12227 5590 0
rnode "VSS.n23" 0 0 10867 5529 0
rnode "VSS.t512" 0 0 10706 5590 0
rnode "VSS.t396" 0 0 10648 5590 0
rnode "VSS.n24" 0 0 10677 5590 0
rnode "VSS.t394" 0 0 10530 5590 0
rnode "VSS.t398" 0 0 10472 5590 0
rnode "VSS.n25" 0 0 10501 5590 0
rnode "VSS.t289" 0 0 10150 5590 0
rnode "VSS.t574" 0 0 10092 5590 0
rnode "VSS.n26" 0 0 10121 5590 0
rnode "VSS.n27" 0 0 10121 5352 0
rnode "VSS.n28" 0 0 10311 5529 0
rnode "VSS.t577" 0 0 9974 5590 0
rnode "VSS.t431" 0 0 9916 5590 0
rnode "VSS.n29" 0 0 9945 5590 0
rnode "VSS.n30" 0 0 9945 5352 0
rnode "VSS.n31" 0 0 9755 5352 0
rnode "VSS.n32" 0 0 10311 5304 0
rnode "VSS.t430" 0 0 9901 5590 0
rnode "VSS.n33" 0 0 9463 3906 0
rnode "VSS.n34" 0 0 8638 6928 0
rnode "VSS.t460" 0 0 8439 5590 0
rnode "VSS.n35" 0 0 8029 5304 0
rnode "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.VSS" 0 0 9642 5288 0
rnode "VSS.n36" 0 0 8585 5352 0
rnode "VSS.n37" 0 0 8029 5529 0
rnode "VSS.n38" 0 0 7473 5529 0
rnode "VSS.t459" 0 0 8248 5590 0
rnode "VSS.t465" 0 0 8190 5590 0
rnode "VSS.n39" 0 0 8219 5590 0
rnode "VSS.t461" 0 0 8424 5590 0
rnode "VSS.t467" 0 0 8366 5590 0
rnode "VSS.n40" 0 0 8395 5590 0
rnode "VSS.n41" 0 0 8395 5352 0
rnode "VSS.n42" 0 0 8219 5352 0
rnode "VSS.t410" 0 0 7868 5590 0
rnode "VSS.t568" 0 0 7810 5590 0
rnode "VSS.n43" 0 0 7839 5590 0
rnode "VSS.t408" 0 0 7692 5590 0
rnode "VSS.t392" 0 0 7634 5590 0
rnode "VSS.n44" 0 0 7663 5590 0
rnode "VSS.n45" 0 0 6303 5529 0
rnode "VSS.t64" 0 0 6142 5590 0
rnode "VSS.t88" 0 0 6084 5590 0
rnode "VSS.n46" 0 0 6113 5590 0
rnode "VSS.t570" 0 0 5966 5590 0
rnode "VSS.t557" 0 0 5908 5590 0
rnode "VSS.n47" 0 0 5937 5590 0
rnode "VSS.t254" 0 0 5586 5590 0
rnode "VSS.t182" 0 0 5528 5590 0
rnode "VSS.n48" 0 0 5557 5590 0
rnode "VSS.n49" 0 0 5557 5352 0
rnode "VSS.n50" 0 0 5747 5529 0
rnode "VSS.t422" 0 0 5410 5590 0
rnode "VSS.t71" 0 0 5352 5590 0
rnode "VSS.n51" 0 0 5381 5590 0
rnode "VSS.n52" 0 0 5381 5352 0
rnode "VSS.n53" 0 0 5191 5352 0
rnode "VSS.n54" 0 0 5747 5304 0
rnode "VSS.t70" 0 0 5337 5590 0
rnode "VSS.n55" 0 0 4899 3906 0
rnode "VSS.n56" 0 0 4074 6928 0
rnode "VSS.t189" 0 0 3875 5590 0
rnode "VSS.n57" 0 0 3465 5304 0
rnode "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.VSS" 0 0 5078 5288 0
rnode "VSS.n58" 0 0 4021 5352 0
rnode "VSS.n59" 0 0 3465 5529 0
rnode "VSS.n60" 0 0 2909 5529 0
rnode "VSS.t160" 0 0 3684 5590 0
rnode "VSS.t497" 0 0 3626 5590 0
rnode "VSS.n61" 0 0 3655 5590 0
rnode "VSS.t190" 0 0 3860 5590 0
rnode "VSS.t526" 0 0 3802 5590 0
rnode "VSS.n62" 0 0 3831 5590 0
rnode "VSS.n63" 0 0 3831 5352 0
rnode "VSS.n64" 0 0 3655 5352 0
rnode "VSS.t355" 0 0 3304 5590 0
rnode "VSS.t492" 0 0 3246 5590 0
rnode "VSS.n65" 0 0 3275 5590 0
rnode "VSS.t487" 0 0 3128 5590 0
rnode "VSS.t283" 0 0 3070 5590 0
rnode "VSS.n66" 0 0 3099 5590 0
rnode "VSS.n67" 0 0 1739 5529 0
rnode "VSS.t240" 0 0 1578 5590 0
rnode "VSS.t265" 0 0 1520 5590 0
rnode "VSS.n68" 0 0 1549 5590 0
rnode "VSS.t218" 0 0 1402 5590 0
rnode "VSS.t561" 0 0 1344 5590 0
rnode "VSS.n69" 0 0 1373 5590 0
rnode "VSS.t479" 0 0 1022 5590 0
rnode "VSS.t273" 0 0 964 5590 0
rnode "VSS.n70" 0 0 993 5590 0
rnode "VSS.n71" 0 0 993 5352 0
rnode "VSS.n72" 0 0 1183 5529 0
rnode "VSS.n73" 0 0 627 5529 0
rnode "VSS.t104" 0 0 846 5590 0
rnode "VSS.t257" 0 0 788 5590 0
rnode "VSS.n74" 0 0 817 5590 0
rnode "VSS.n75" 0 0 817 5352 0
rnode "VSS.n76" 0 0 372 51 0
rnode "VSS.n77" 0 0 980 2775 0
rnode "VSS.t338" 0 0 1932 2492 0
rnode "VSS.t57" 0 0 1874 2492 0
rnode "VSS.n78" 0 0 1903 2492 0
rnode "VSS.n79" 0 0 1903 1872 0
rnode "VSS.n80" 0 0 2386 2415 0
rnode "VSS.n81" 0 0 2386 2415 0
rnode "VSS.n82" 0 0 980 2775 0
rnode "VSS.t307" 0 0 1771 3342 0
rnode "VSS.n83" 0 0 1464 3713 0
rnode "VSS.n84" 0 0 1996 3001 0
rnode "VSS.n85" 0 0 1462 2952 0
rnode "VSS.n86" 0 0 1996 3001 0
rnode "VSS.n87" 0 0 1028 2912 0
rnode "VSS.n88" 0 0 1482 3713 0
rnode "VSS.n89" 0 0 1028 2912 0
rnode "VSS.n90" 0 0 1482 3713 0
rnode "VSS.n91" 0 0 980 2775 0
rnode "VSS.n92" 0 0 -818 3541 0
rnode "VSS.t371" 0 0 1279 396 0
rnode "VSS.n93" 0 0 1688 102 0
rnode "vernier_delay_line_0.saff_delay_unit_0/saff_2_0.VSS2" 0 0 512 38 0
rnode "vernier_delay_line_0.saff_delay_unit_0/saff_2_0.saff_bottom_latch_0.VSS" 0 0 1042 60 0
rnode "VSS.n94" 0 0 1134 102 0
rnode "VSS.n95" 0 0 1688 289 0
rnode "VSS.n96" 0 0 2248 289 0
rnode "VSS.t261" 0 0 1558 396 0
rnode "VSS.t281" 0 0 1352 396 0
rnode "VSS.t372" 0 0 1294 396 0
rnode "VSS.n97" 0 0 1323 396 0
rnode "VSS.n98" 0 0 1323 102 0
rnode "VSS.n99" 0 0 1587 102 0
rnode "VSS.n100" 0 0 1688 102 0
rnode "VSS.n101" 0 0 1691 51 0
rnode "VSS.n102" 0 0 2248 289 0
rnode "VSS.t56" 0 0 1859 2492 0
rnode "VSS.t337" 0 0 1947 2492 0
rnode "VSS.n103" 0 -0 1948 3363 0
rnode "VSS.n104" 0 0 1948 3363 0
rnode "VSS.n105" 0 0 1948 3363 0
rnode "VSS.t352" 0 0 2035 2492 0
rnode "VSS.t292" 0 0 2123 2492 0
rnode "VSS.n106" 0 0 2166 3001 0
rnode "VSS.n107" 0 0 2166 3001 0
rnode "VSS.n108" 0 0 2166 3001 0
rnode "VSS.t266" 0 0 2211 2492 0
rnode "VSS.n109" 0 0 2386 2415 0
rnode "VSS.t525" 0 0 3787 5590 0
rnode "VSS.t159" 0 0 3699 5590 0
rnode "VSS.t496" 0 0 3611 5590 0
rnode "VSS.n110" 0 0 3465 5529 0
rnode "VSS.t354" 0 0 3319 5590 0
rnode "VSS.t491" 0 0 3231 5590 0
rnode "VSS.t486" 0 0 3143 5590 0
rnode "VSS.t282" 0 0 3055 5590 0
rnode "VSS.n111" 0 0 2909 5529 0
rnode "VSS.n112" 0 0 2909 5529 0
rnode "VSS.n113" 0 0 2794 6928 0
rnode "VSS.n114" 0 0 -416 6928 0
rnode "VSS.t155" 0 0 -615 5590 0
rnode "VSS.n115" 0 0 -1025 5352 0
rnode "VSS.t156" 0 0 -630 5590 0
rnode "VSS.t444" 0 0 -688 5590 0
rnode "VSS.n116" 0 0 -659 5590 0
rnode "VSS.n117" 0 0 -659 5352 0
rnode "VSS.t158" 0 0 -806 5590 0
rnode "VSS.t167" 0 0 -864 5590 0
rnode "VSS.n118" 0 0 -835 5590 0
rnode "VSS.n119" 0 0 -835 5352 0
rnode "VSS.n120" 0 0 -1025 5304 0
rnode "VSS.n121" 0 0 -1025 5352 0
rnode "VSS.t192" 0 0 -1362 5590 0
rnode "VSS.t535" 0 0 -1420 5590 0
rnode "VSS.n122" 0 0 -1391 5590 0
rnode "VSS.t427" 0 0 -1186 5590 0
rnode "VSS.t475" 0 0 -1244 5590 0
rnode "VSS.n123" 0 0 -1215 5590 0
rnode "VSS.n124" 0 0 -1215 5352 0
rnode "VSS.n125" 0 0 -1391 5352 0
rnode "VSS.n126" 0 0 -1581 5352 0
rnode "VSS.t443" 0 0 -703 5590 0
rnode "VSS.t157" 0 0 -791 5590 0
rnode "VSS.t166" 0 0 -879 5590 0
rnode "VSS.n127" 0 0 -1025 5529 0
rnode "VSS.t426" 0 0 -1171 5590 0
rnode "VSS.t474" 0 0 -1259 5590 0
rnode "VSS.t191" 0 0 -1347 5590 0
rnode "VSS.t534" 0 0 -1435 5590 0
rnode "VSS.t369" 0 0 -1895 5590 0
rnode "VSS.n128" 0 0 -2305 5304 0
rnode "diff_gen_0.delay_unit_2_6.VSS" 0 0 -1694 5288 0
rnode "VSS.n129" 0 0 -1749 5352 0
rnode "VSS.n130" 0 0 -2305 5529 0
rnode "VSS.n131" 0 0 -2861 5529 0
rnode "VSS.t506" 0 0 -2086 5590 0
rnode "VSS.t215" 0 0 -2144 5590 0
rnode "VSS.n132" 0 0 -2115 5590 0
rnode "VSS.t370" 0 0 -1910 5590 0
rnode "VSS.t25" 0 0 -1968 5590 0
rnode "VSS.n133" 0 0 -1939 5590 0
rnode "VSS.n134" 0 0 -1939 5352 0
rnode "VSS.n135" 0 0 -2115 5352 0
rnode "VSS.t115" 0 0 -2466 5590 0
rnode "VSS.t350" 0 0 -2524 5590 0
rnode "VSS.n136" 0 0 -2495 5590 0
rnode "VSS.t437" 0 0 -2642 5590 0
rnode "VSS.t435" 0 0 -2700 5590 0
rnode "VSS.n137" 0 0 -2671 5590 0
rnode "VSS.n138" 0 0 -3029 5529 0
rnode "VSS.t406" 0 0 -3190 5590 0
rnode "VSS.t548" 0 0 -3248 5590 0
rnode "VSS.n139" 0 0 -3219 5590 0
rnode "VSS.t550" 0 0 -3366 5590 0
rnode "VSS.t55" 0 0 -3424 5590 0
rnode "VSS.n140" 0 0 -3395 5590 0
rnode "VSS.t533" 0 0 -3746 5590 0
rnode "VSS.t287" 0 0 -3804 5590 0
rnode "VSS.n141" 0 0 -3775 5590 0
rnode "VSS.n142" 0 0 -3775 5352 0
rnode "VSS.n143" 0 0 -3585 5529 0
rnode "VSS.t400" 0 0 -3922 5590 0
rnode "VSS.t101" 0 0 -3980 5590 0
rnode "VSS.n144" 0 0 -3951 5590 0
rnode "VSS.n145" 0 0 -3951 5352 0
rnode "VSS.n146" 0 0 -4141 5352 0
rnode "VSS.n147" 0 0 -3585 5304 0
rnode "VSS.t24" 0 0 -1983 5590 0
rnode "VSS.t505" 0 0 -2071 5590 0
rnode "VSS.t214" 0 0 -2159 5590 0
rnode "VSS.n148" 0 0 -2305 5529 0
rnode "VSS.t114" 0 0 -2451 5590 0
rnode "VSS.t349" 0 0 -2539 5590 0
rnode "VSS.t436" 0 0 -2627 5590 0
rnode "VSS.t434" 0 0 -2715 5590 0
rnode "VSS.n149" 0 0 -2861 5529 0
rnode "VSS.n150" 0 0 -2861 5529 0
rnode "VSS.n151" 0 0 -3029 5529 0
rnode "VSS.n152" 0 0 -3029 5529 0
rnode "VSS.t405" 0 0 -3175 5590 0
rnode "VSS.t547" 0 0 -3263 5590 0
rnode "VSS.t549" 0 0 -3351 5590 0
rnode "VSS.t54" 0 0 -3439 5590 0
rnode "VSS.n153" 0 0 -3585 5529 0
rnode "VSS.t532" 0 0 -3731 5590 0
rnode "VSS.t286" 0 0 -3819 5590 0
rnode "VSS.t399" 0 0 -3907 5590 0
rnode "VSS.t100" 0 0 -3995 5590 0
rnode "VSS.t357" 0 0 -4455 5590 0
rnode "VSS.n154" 0 0 -4865 5304 0
rnode "diff_gen_0.delay_unit_2_4.VSS" 0 0 -4254 5288 0
rnode "VSS.n155" 0 0 -4309 5352 0
rnode "VSS.n156" 0 0 -4865 5529 0
rnode "VSS.n157" 0 0 -5421 5529 0
rnode "VSS.t285" 0 0 -4646 5590 0
rnode "VSS.t106" 0 0 -4704 5590 0
rnode "VSS.n158" 0 0 -4675 5590 0
rnode "VSS.t358" 0 0 -4470 5590 0
rnode "VSS.t448" 0 0 -4528 5590 0
rnode "VSS.n159" 0 0 -4499 5590 0
rnode "VSS.n160" 0 0 -4499 5352 0
rnode "VSS.n161" 0 0 -4675 5352 0
rnode "VSS.t402" 0 0 -5026 5590 0
rnode "VSS.t450" 0 0 -5084 5590 0
rnode "VSS.n162" 0 0 -5055 5590 0
rnode "VSS.t528" 0 0 -5202 5590 0
rnode "VSS.t137" 0 0 -5260 5590 0
rnode "VSS.n163" 0 0 -5231 5590 0
rnode "VSS.n164" 0 0 -5589 5529 0
rnode "VSS.t154" 0 0 -5750 5590 0
rnode "VSS.t563" 0 0 -5808 5590 0
rnode "VSS.n165" 0 0 -5779 5590 0
rnode "VSS.t583" 0 0 -5926 5590 0
rnode "VSS.t580" 0 0 -5984 5590 0
rnode "VSS.n166" 0 0 -5955 5590 0
rnode "VSS.t514" 0 0 -6306 5590 0
rnode "VSS.t508" 0 0 -6364 5590 0
rnode "VSS.n167" 0 0 -6335 5590 0
rnode "VSS.n168" 0 0 -6335 5352 0
rnode "VSS.n169" 0 0 -6145 5529 0
rnode "VSS.t429" 0 0 -6482 5590 0
rnode "VSS.t316" 0 0 -6540 5590 0
rnode "VSS.n170" 0 0 -6511 5590 0
rnode "VSS.n171" 0 0 -6511 5352 0
rnode "VSS.n172" 0 0 -6701 5352 0
rnode "VSS.n173" 0 0 -6145 5304 0
rnode "VSS.t447" 0 0 -4543 5590 0
rnode "VSS.t284" 0 0 -4631 5590 0
rnode "VSS.t105" 0 0 -4719 5590 0
rnode "VSS.n174" 0 0 -4865 5529 0
rnode "VSS.t401" 0 0 -5011 5590 0
rnode "VSS.t449" 0 0 -5099 5590 0
rnode "VSS.t527" 0 0 -5187 5590 0
rnode "VSS.t136" 0 0 -5275 5590 0
rnode "VSS.n175" 0 0 -5421 5529 0
rnode "VSS.n176" 0 0 -5421 5529 0
rnode "VSS.n177" 0 0 -5589 5529 0
rnode "VSS.n178" 0 0 -5589 5529 0
rnode "VSS.t153" 0 0 -5735 5590 0
rnode "VSS.t562" 0 0 -5823 5590 0
rnode "VSS.t582" 0 0 -5911 5590 0
rnode "VSS.t579" 0 0 -5999 5590 0
rnode "VSS.n179" 0 0 -6145 5529 0
rnode "VSS.t513" 0 0 -6291 5590 0
rnode "VSS.t507" 0 0 -6379 5590 0
rnode "VSS.t428" 0 0 -6467 5590 0
rnode "VSS.t315" 0 0 -6555 5590 0
rnode "VSS.t140" 0 0 -7015 5590 0
rnode "VSS.n180" 0 0 -7425 5304 0
rnode "diff_gen_0.delay_unit_2_2.VSS" 0 0 -6814 5288 0
rnode "VSS.n181" 0 0 -6869 5352 0
rnode "VSS.n182" 0 0 -7425 5529 0
rnode "VSS.n183" 0 0 -7981 5529 0
rnode "VSS.t94" 0 0 -7206 5590 0
rnode "VSS.t49" 0 0 -7264 5590 0
rnode "VSS.n184" 0 0 -7235 5590 0
rnode "VSS.t141" 0 0 -7030 5590 0
rnode "VSS.t176" 0 0 -7088 5590 0
rnode "VSS.n185" 0 0 -7059 5590 0
rnode "VSS.n186" 0 0 -7059 5352 0
rnode "VSS.n187" 0 0 -7235 5352 0
rnode "VSS.t477" 0 0 -7586 5590 0
rnode "VSS.t291" 0 0 -7644 5590 0
rnode "VSS.n188" 0 0 -7615 5590 0
rnode "VSS.t67" 0 0 -7762 5590 0
rnode "VSS.t92" 0 0 -7820 5590 0
rnode "VSS.n189" 0 0 -7791 5590 0
rnode "VSS.n190" 0 0 -8149 5529 0
rnode "VSS.t572" 0 0 -8310 5590 0
rnode "VSS.t40" 0 0 -8368 5590 0
rnode "VSS.n191" 0 0 -8339 5590 0
rnode "VSS.t310" 0 0 -8486 5590 0
rnode "VSS.t452" 0 0 -8544 5590 0
rnode "VSS.n192" 0 0 -8515 5590 0
rnode "VSS.t194" 0 0 -8866 5590 0
rnode "VSS.t500" 0 0 -8924 5590 0
rnode "VSS.n193" 0 0 -8895 5590 0
rnode "VSS.n194" 0 0 -8895 5352 0
rnode "VSS.n195" 0 0 -8705 5529 0
rnode "VSS.n196" 0 0 -9261 5529 0
rnode "VSS.t323" 0 0 -9042 5590 0
rnode "VSS.t90" 0 0 -9100 5590 0
rnode "VSS.n197" 0 0 -9071 5590 0
rnode "VSS.n198" 0 0 -9071 5352 0
rnode "VSS.n199" 0 0 -9712 5592 0
rnode "VSS.t516" 0 0 -8808 3564 0
rnode "VSS.n200" 0 0 -8837 3402 0
rnode "VSS.n201" 0 0 -8793 3354 0
rnode "VSS.n202" 0 0 -8793 3354 0
rnode "VSS.t445" 0 0 -8503 3564 0
rnode "VSS.n203" 0 0 -8648 3402 0
rnode "VSS.n204" 0 0 -8793 3354 0
rnode "VSS.n205" 0 0 -8648 3402 0
rnode "VSS.n206" 0 0 -8358 3402 0
rnode "VSS.t446" 0 0 -8518 3564 0
rnode "VSS.n207" 0 0 -8547 3402 0
rnode "VSS.n208" 0 0 -8503 3354 0
rnode "VSS.n209" 0 0 -8358 3541 0
rnode "VSS.n210" 0 0 -8068 3402 0
rnode "VSS.n211" 0 0 -8213 3354 0
rnode "VSS.t143" 0 0 -7923 3564 0
rnode "VSS.n212" 0 0 -8068 3402 0
rnode "VSS.t144" 0 0 -7938 3564 0
rnode "VSS.n213" 0 0 -7778 3402 0
rnode "VSS.n214" 0 0 -7778 3402 0
rnode "VSS.n215" 0 0 -7778 3541 0
rnode "VSS.n216" 0 0 -7778 3541 0
rnode "VSS.n217" 0 0 -7488 3402 0
rnode "VSS.n218" 0 0 -7633 3354 0
rnode "VSS.t183" 0 0 -7343 3564 0
rnode "VSS.n219" 0 0 -7488 3402 0
rnode "VSS.t184" 0 0 -7358 3564 0
rnode "VSS.n220" 0 0 -7198 3402 0
rnode "VSS.n221" 0 0 -7198 3402 0
rnode "VSS.n222" 0 0 -7198 3541 0
rnode "VSS.n223" 0 0 -7198 3541 0
rnode "VSS.n224" 0 0 -6908 3402 0
rnode "VSS.n225" 0 0 -7053 3354 0
rnode "VSS.t58" 0 0 -6763 3564 0
rnode "VSS.n226" 0 0 -6908 3402 0
rnode "VSS.t59" 0 0 -6778 3564 0
rnode "VSS.n227" 0 0 -6618 3402 0
rnode "VSS.n228" 0 0 -6618 3402 0
rnode "VSS.n229" 0 0 -6618 3541 0
rnode "VSS.n230" 0 0 -6618 3541 0
rnode "VSS.n231" 0 0 -6328 3402 0
rnode "VSS.n232" 0 0 -6473 3354 0
rnode "VSS.t231" 0 0 -6183 3564 0
rnode "VSS.n233" 0 0 -6328 3402 0
rnode "VSS.t232" 0 0 -6198 3564 0
rnode "VSS.n234" 0 0 -6038 3402 0
rnode "VSS.n235" 0 0 -6038 3402 0
rnode "VSS.n236" 0 0 -6038 3541 0
rnode "VSS.n237" 0 0 -6038 3541 0
rnode "VSS.n238" 0 0 -5748 3402 0
rnode "VSS.n239" 0 0 -5893 3354 0
rnode "VSS.t229" 0 0 -5603 3564 0
rnode "VSS.n240" 0 0 -5748 3402 0
rnode "VSS.t230" 0 0 -5618 3564 0
rnode "VSS.n241" 0 0 -5458 3402 0
rnode "VSS.n242" 0 0 -5458 3402 0
rnode "VSS.n243" 0 0 -5458 3541 0
rnode "VSS.n244" 0 0 -5458 3541 0
rnode "VSS.n245" 0 0 -5168 3402 0
rnode "VSS.n246" 0 0 -5313 3354 0
rnode "VSS.t199" 0 0 -5023 3564 0
rnode "VSS.n247" 0 0 -5168 3402 0
rnode "VSS.t200" 0 0 -5038 3564 0
rnode "VSS.n248" 0 0 -4878 3402 0
rnode "VSS.n249" 0 0 -4878 3402 0
rnode "VSS.n250" 0 0 -4878 3541 0
rnode "VSS.n251" 0 0 -4878 3541 0
rnode "VSS.n252" 0 0 -4588 3402 0
rnode "VSS.n253" 0 0 -4733 3354 0
rnode "VSS.t324" 0 0 -4443 3564 0
rnode "VSS.n254" 0 0 -4588 3402 0
rnode "VSS.t325" 0 0 -4458 3564 0
rnode "VSS.n255" 0 0 -4298 3402 0
rnode "VSS.n256" 0 0 -4298 3402 0
rnode "VSS.n257" 0 0 -4298 3541 0
rnode "VSS.n258" 0 0 -4298 3541 0
rnode "VSS.n259" 0 0 -4008 3402 0
rnode "VSS.n260" 0 0 -4153 3354 0
rnode "VSS.t43" 0 0 -3863 3564 0
rnode "VSS.n261" 0 0 -4008 3402 0
rnode "VSS.t44" 0 0 -3878 3564 0
rnode "VSS.n262" 0 0 -3718 3402 0
rnode "VSS.n263" 0 0 -3718 3402 0
rnode "VSS.n264" 0 0 -3718 3541 0
rnode "VSS.n265" 0 0 -3718 3541 0
rnode "VSS.n266" 0 0 -3428 3402 0
rnode "VSS.n267" 0 0 -3573 3354 0
rnode "VSS.t122" 0 0 -3283 3564 0
rnode "VSS.n268" 0 0 -3428 3402 0
rnode "VSS.t123" 0 0 -3298 3564 0
rnode "VSS.n269" 0 0 -3138 3402 0
rnode "VSS.n270" 0 0 -3138 3402 0
rnode "VSS.n271" 0 0 -3138 3541 0
rnode "VSS.n272" 0 0 -3138 3541 0
rnode "VSS.n273" 0 0 -2848 3402 0
rnode "VSS.n274" 0 0 -2993 3354 0
rnode "VSS.t361" 0 0 -2703 3564 0
rnode "VSS.n275" 0 0 -2848 3402 0
rnode "VSS.t362" 0 0 -2718 3564 0
rnode "VSS.n276" 0 0 -2558 3402 0
rnode "VSS.n277" 0 0 -2558 3402 0
rnode "VSS.n278" 0 0 -2558 3541 0
rnode "VSS.n279" 0 0 -2558 3541 0
rnode "VSS.n280" 0 0 -2268 3402 0
rnode "VSS.n281" 0 0 -2413 3354 0
rnode "VSS.t539" 0 0 -2123 3564 0
rnode "VSS.n282" 0 0 -2268 3402 0
rnode "VSS.t540" 0 0 -2138 3564 0
rnode "VSS.n283" 0 0 -1978 3402 0
rnode "VSS.n284" 0 0 -1978 3402 0
rnode "VSS.n285" 0 0 -1978 3541 0
rnode "VSS.n286" 0 0 -1978 3541 0
rnode "VSS.n287" 0 0 -1688 3402 0
rnode "VSS.n288" 0 0 -1833 3354 0
rnode "VSS.t197" 0 0 -1543 3564 0
rnode "VSS.n289" 0 0 -1688 3402 0
rnode "VSS.t198" 0 0 -1558 3564 0
rnode "VSS.n290" 0 0 -1398 3402 0
rnode "VSS.n291" 0 0 -1398 3402 0
rnode "VSS.n292" 0 0 -1398 3541 0
rnode "VSS.n293" 0 0 -1398 3541 0
rnode "VSS.n294" 0 0 -1108 3402 0
rnode "VSS.n295" 0 0 -1253 3354 0
rnode "VSS.t501" 0 0 -963 3564 0
rnode "VSS.n296" 0 0 -1108 3402 0
rnode "VSS.t502" 0 0 -978 3564 0
rnode "VSS.n297" 0 0 -818 3402 0
rnode "VSS.n298" 0 0 -818 3541 0
rnode "VSS.n299" 0 0 -818 3541 0
rnode "VSS.n300" 0 0 -963 3354 0
rnode "VSS.n301" 0 0 -963 3354 0
rnode "VSS.n302" 0 0 -963 3354 0
rnode "VSS.n303" 0 0 -1007 3402 0
rnode "VSS.t96" 0 0 -1268 3564 0
rnode "VSS.n304" 0 0 -1297 3402 0
rnode "VSS.n305" 0 0 -1253 3354 0
rnode "VSS.n306" 0 0 -1108 3402 0
rnode "VSS.n307" 0 0 -1108 3541 0
rnode "VSS.n308" 0 0 -1108 3541 0
rnode "VSS.n309" 0 0 -1108 3541 0
rnode "VSS.n310" 0 0 -1398 3541 0
rnode "VSS.t95" 0 0 -1253 3564 0
rnode "VSS.n311" 0 0 -1253 3354 0
rnode "VSS.n312" 0 0 -1398 3402 0
rnode "VSS.n313" 0 0 -1543 3354 0
rnode "VSS.n314" 0 0 -1543 3354 0
rnode "VSS.n315" 0 0 -1543 3354 0
rnode "VSS.n316" 0 0 -1587 3402 0
rnode "VSS.t520" 0 0 -1848 3564 0
rnode "VSS.n317" 0 0 -1877 3402 0
rnode "VSS.n318" 0 0 -1833 3354 0
rnode "VSS.n319" 0 0 -1688 3402 0
rnode "VSS.n320" 0 0 -1688 3541 0
rnode "VSS.n321" 0 0 -1688 3541 0
rnode "VSS.n322" 0 0 -1688 3541 0
rnode "VSS.n323" 0 0 -1978 3541 0
rnode "VSS.t519" 0 0 -1833 3564 0
rnode "VSS.n324" 0 0 -1833 3354 0
rnode "VSS.n325" 0 0 -1978 3402 0
rnode "VSS.n326" 0 0 -2123 3354 0
rnode "VSS.n327" 0 0 -2123 3354 0
rnode "VSS.n328" 0 0 -2123 3354 0
rnode "VSS.n329" 0 0 -2167 3402 0
rnode "VSS.t222" 0 0 -2428 3564 0
rnode "VSS.n330" 0 0 -2457 3402 0
rnode "VSS.n331" 0 0 -2413 3354 0
rnode "VSS.n332" 0 0 -2268 3402 0
rnode "VSS.n333" 0 0 -2268 3541 0
rnode "VSS.n334" 0 0 -2268 3541 0
rnode "VSS.n335" 0 0 -2268 3541 0
rnode "VSS.n336" 0 0 -2558 3541 0
rnode "VSS.t221" 0 0 -2413 3564 0
rnode "VSS.n337" 0 0 -2413 3354 0
rnode "VSS.n338" 0 0 -2558 3402 0
rnode "VSS.n339" 0 0 -2703 3354 0
rnode "VSS.n340" 0 0 -2703 3354 0
rnode "VSS.n341" 0 0 -2703 3354 0
rnode "VSS.n342" 0 0 -2747 3402 0
rnode "VSS.t327" 0 0 -3008 3564 0
rnode "VSS.n343" 0 0 -3037 3402 0
rnode "VSS.n344" 0 0 -2993 3354 0
rnode "VSS.n345" 0 0 -2848 3402 0
rnode "VSS.n346" 0 0 -2848 3541 0
rnode "VSS.n347" 0 0 -2848 3541 0
rnode "VSS.n348" 0 0 -2848 3541 0
rnode "VSS.n349" 0 0 -3138 3541 0
rnode "VSS.t326" 0 0 -2993 3564 0
rnode "VSS.n350" 0 0 -2993 3354 0
rnode "VSS.n351" 0 0 -3138 3402 0
rnode "VSS.n352" 0 0 -3283 3354 0
rnode "VSS.n353" 0 0 -3283 3354 0
rnode "VSS.n354" 0 0 -3283 3354 0
rnode "VSS.n355" 0 0 -3327 3402 0
rnode "VSS.t6" 0 0 -3588 3564 0
rnode "VSS.n356" 0 0 -3617 3402 0
rnode "VSS.n357" 0 0 -3573 3354 0
rnode "VSS.n358" 0 0 -3428 3402 0
rnode "VSS.n359" 0 0 -3428 3541 0
rnode "VSS.n360" 0 0 -3428 3541 0
rnode "VSS.n361" 0 0 -3428 3541 0
rnode "VSS.n362" 0 0 -3718 3541 0
rnode "VSS.t5" 0 0 -3573 3564 0
rnode "VSS.n363" 0 0 -3573 3354 0
rnode "VSS.n364" 0 0 -3718 3402 0
rnode "VSS.n365" 0 0 -3863 3354 0
rnode "VSS.n366" 0 0 -3863 3354 0
rnode "VSS.n367" 0 0 -3863 3354 0
rnode "VSS.n368" 0 0 -3907 3402 0
rnode "VSS.t121" 0 0 -4168 3564 0
rnode "VSS.n369" 0 0 -4197 3402 0
rnode "VSS.n370" 0 0 -4153 3354 0
rnode "VSS.n371" 0 0 -4008 3402 0
rnode "VSS.n372" 0 0 -4008 3541 0
rnode "VSS.n373" 0 0 -4008 3541 0
rnode "VSS.n374" 0 0 -4008 3541 0
rnode "VSS.n375" 0 0 -4298 3541 0
rnode "VSS.t120" 0 0 -4153 3564 0
rnode "VSS.n376" 0 0 -4153 3354 0
rnode "VSS.n377" 0 0 -4298 3402 0
rnode "VSS.n378" 0 0 -4443 3354 0
rnode "VSS.n379" 0 0 -4443 3354 0
rnode "VSS.n380" 0 0 -4443 3354 0
rnode "VSS.n381" 0 0 -4487 3402 0
rnode "VSS.t518" 0 0 -4748 3564 0
rnode "VSS.n382" 0 0 -4777 3402 0
rnode "VSS.n383" 0 0 -4733 3354 0
rnode "VSS.n384" 0 0 -4588 3402 0
rnode "VSS.n385" 0 0 -4588 3541 0
rnode "VSS.n386" 0 0 -4588 3541 0
rnode "VSS.n387" 0 0 -4588 3541 0
rnode "VSS.n388" 0 0 -4878 3541 0
rnode "VSS.t517" 0 0 -4733 3564 0
rnode "VSS.n389" 0 0 -4733 3354 0
rnode "VSS.n390" 0 0 -4878 3402 0
rnode "VSS.n391" 0 0 -5023 3354 0
rnode "VSS.n392" 0 0 -5023 3354 0
rnode "VSS.n393" 0 0 -5023 3354 0
rnode "VSS.n394" 0 0 -5067 3402 0
rnode "VSS.t220" 0 0 -5328 3564 0
rnode "VSS.n395" 0 0 -5357 3402 0
rnode "VSS.n396" 0 0 -5313 3354 0
rnode "VSS.n397" 0 0 -5168 3402 0
rnode "VSS.n398" 0 0 -5168 3541 0
rnode "VSS.n399" 0 0 -5168 3541 0
rnode "VSS.n400" 0 0 -5168 3541 0
rnode "VSS.n401" 0 0 -5458 3541 0
rnode "VSS.t219" 0 0 -5313 3564 0
rnode "VSS.n402" 0 0 -5313 3354 0
rnode "VSS.n403" 0 0 -5458 3402 0
rnode "VSS.n404" 0 0 -5603 3354 0
rnode "VSS.n405" 0 0 -5603 3354 0
rnode "VSS.n406" 0 0 -5603 3354 0
rnode "VSS.n407" 0 0 -5647 3402 0
rnode "VSS.t234" 0 0 -5908 3564 0
rnode "VSS.n408" 0 0 -5937 3402 0
rnode "VSS.n409" 0 0 -5893 3354 0
rnode "VSS.n410" 0 0 -5748 3402 0
rnode "VSS.n411" 0 0 -5748 3541 0
rnode "VSS.n412" 0 0 -5748 3541 0
rnode "VSS.n413" 0 0 -5748 3541 0
rnode "VSS.n414" 0 0 -6038 3541 0
rnode "VSS.t233" 0 0 -5893 3564 0
rnode "VSS.n415" 0 0 -5893 3354 0
rnode "VSS.n416" 0 0 -6038 3402 0
rnode "VSS.n417" 0 0 -6183 3354 0
rnode "VSS.n418" 0 0 -6183 3354 0
rnode "VSS.n419" 0 0 -6183 3354 0
rnode "VSS.n420" 0 0 -6227 3402 0
rnode "VSS.t228" 0 0 -6488 3564 0
rnode "VSS.n421" 0 0 -6517 3402 0
rnode "VSS.n422" 0 0 -6473 3354 0
rnode "VSS.n423" 0 0 -6328 3402 0
rnode "VSS.n424" 0 0 -6328 3541 0
rnode "VSS.n425" 0 0 -6328 3541 0
rnode "VSS.n426" 0 0 -6328 3541 0
rnode "VSS.n427" 0 0 -6618 3541 0
rnode "VSS.t227" 0 0 -6473 3564 0
rnode "VSS.n428" 0 0 -6473 3354 0
rnode "VSS.n429" 0 0 -6618 3402 0
rnode "VSS.n430" 0 0 -6763 3354 0
rnode "VSS.n431" 0 0 -6763 3354 0
rnode "VSS.n432" 0 0 -6763 3354 0
rnode "VSS.n433" 0 0 -6807 3402 0
rnode "VSS.t11" 0 0 -7068 3564 0
rnode "VSS.n434" 0 0 -7097 3402 0
rnode "VSS.n435" 0 0 -7053 3354 0
rnode "VSS.n436" 0 0 -6908 3402 0
rnode "VSS.n437" 0 0 -6908 3541 0
rnode "VSS.n438" 0 0 -6908 3541 0
rnode "VSS.n439" 0 0 -6908 3541 0
rnode "VSS.n440" 0 0 -7198 3541 0
rnode "VSS.t10" 0 0 -7053 3564 0
rnode "VSS.n441" 0 0 -7053 3354 0
rnode "VSS.n442" 0 0 -7198 3402 0
rnode "VSS.n443" 0 0 -7343 3354 0
rnode "VSS.n444" 0 0 -7343 3354 0
rnode "VSS.n445" 0 0 -7343 3354 0
rnode "VSS.n446" 0 0 -7387 3402 0
rnode "VSS.t275" 0 0 -7648 3564 0
rnode "VSS.n447" 0 0 -7677 3402 0
rnode "VSS.n448" 0 0 -7633 3354 0
rnode "VSS.n449" 0 0 -7488 3402 0
rnode "VSS.n450" 0 0 -7488 3541 0
rnode "VSS.n451" 0 0 -7488 3541 0
rnode "VSS.n452" 0 0 -7488 3541 0
rnode "VSS.n453" 0 0 -7778 3541 0
rnode "VSS.t274" 0 0 -7633 3564 0
rnode "VSS.n454" 0 0 -7633 3354 0
rnode "VSS.n455" 0 0 -7778 3402 0
rnode "VSS.n456" 0 0 -7923 3354 0
rnode "VSS.n457" 0 0 -7923 3354 0
rnode "VSS.n458" 0 0 -7923 3354 0
rnode "VSS.n459" 0 0 -7967 3402 0
rnode "VSS.t314" 0 0 -8228 3564 0
rnode "VSS.n460" 0 0 -8358 3541 0
rnode "VSS.n461" 0 0 -8358 3402 0
rnode "VSS.n462" 0 0 -8257 3402 0
rnode "VSS.n463" 0 0 -8213 3354 0
rnode "VSS.n464" 0 0 -8068 3402 0
rnode "VSS.n465" 0 0 -8068 3541 0
rnode "VSS.n466" 0 0 -8068 3541 0
rnode "VSS.n467" 0 0 -8068 3541 0
rnode "VSS.n468" 0 0 -8358 3541 0
rnode "VSS.t313" 0 0 -8213 3564 0
rnode "VSS.n469" 0 0 -8213 3354 0
rnode "VSS.n470" 0 0 -8358 3402 0
rnode "VSS.n471" 0 0 -8503 3354 0
rnode "VSS.n472" 0 0 -8503 3354 0
rnode "VSS.n473" 0 0 -8648 3402 0
rnode "VSS.n474" 0 0 -8648 3541 0
rnode "VSS.n475" 0 0 -8648 3541 0
rnode "VSS.n476" 0 0 -8648 3541 0
rnode "VSS.t515" 0 0 -8793 3564 0
rnode "VSS.t16" 0 0 -10727 5754 0
rnode "VSS.t18" 0 0 -11017 5754 0
rnode "VSS.n477" 0 0 -10872 5592 0
rnode "VSS.n478" 0 0 -10872 5592 0
rnode "VSS.n479" 0 0 -10727 5544 0
rnode "VSS.n480" 0 0 -11017 5544 0
rnode "VSS.n481" 0 0 -11162 5592 0
rnode "VSS.n482" 0 0 -11162 5731 0
rnode "VSS.n483" 0 0 -11452 5592 0
rnode "VSS.n484" 0 0 -11307 5544 0
rnode "VSS.n485" 0 0 -11452 5731 0
rnode "VSS.n486" 0 0 -11597 5544 0
rnode "VSS.n487" 0 0 -11742 5731 0
rnode "VSS.n488" 0 0 -11742 5592 0
rnode "VSS.n489" 0 0 -11887 5544 0
rnode "VSS.n490" 0 0 -11887 5544 0
rnode "VSS.t538" 0 0 -11902 5754 0
rnode "VSS.n491" 0 0 -11742 5731 0
rnode "VSS.t23" 0 0 -11612 5754 0
rnode "VSS.t21" 0 0 -11322 5754 0
rnode "VSS.n492" 0 0 -11162 5731 0
rnode "VSS.t19" 0 0 -11032 5754 0
rnode "VSS.n493" 0 0 -11061 5592 0
rnode "VSS.n494" 0 0 -11162 5592 0
rnode "VSS.n495" 0 0 -11307 5544 0
rnode "VSS.n496" 0 0 -11351 5592 0
rnode "VSS.n497" 0 0 -11452 5592 0
rnode "VSS.n498" 0 0 -11452 5731 0
rnode "VSS.n499" 0 0 -11452 5592 0
rnode "VSS.n500" 0 0 -11742 5592 0
rnode "VSS.n501" 0 0 -11597 5544 0
rnode "VSS.n502" 0 0 -11597 5544 0
rnode "VSS.n503" 0 0 -11641 5592 0
rnode "VSS.n504" 0 0 -11742 5592 0
rnode "VSS.n505" 0 0 -11887 5544 0
rnode "VSS.n506" 0 0 -11931 5592 0
rnode "start_buffer_0.VSS" 0 -0 -12086 5556 0
rnode "VSS.n507" 0 0 -12032 5592 0
rnode "VSS.n508" 0 0 -12032 5731 0
rnode "VSS.n509" 0 0 -11887 5754 0
rnode "VSS.t175" 0 0 -7103 5590 0
rnode "VSS.t93" 0 0 -7191 5590 0
rnode "VSS.t48" 0 0 -7279 5590 0
rnode "VSS.n510" 0 0 -7425 5529 0
rnode "VSS.t476" 0 0 -7571 5590 0
rnode "VSS.t290" 0 0 -7659 5590 0
rnode "VSS.t66" 0 0 -7747 5590 0
rnode "VSS.t91" 0 0 -7835 5590 0
rnode "VSS.n511" 0 0 -7981 5529 0
rnode "VSS.n512" 0 0 -7981 5529 0
rnode "VSS.n513" 0 0 -8705 5304 0
rnode "VSS.n514" 0 0 -8149 5529 0
rnode "VSS.n515" 0 0 -8149 5529 0
rnode "VSS.t571" 0 0 -8295 5590 0
rnode "VSS.t39" 0 0 -8383 5590 0
rnode "VSS.t309" 0 0 -8471 5590 0
rnode "VSS.t451" 0 0 -8559 5590 0
rnode "VSS.n516" 0 0 -8705 5529 0
rnode "VSS.t193" 0 0 -8851 5590 0
rnode "VSS.t499" 0 0 -8939 5590 0
rnode "VSS.t322" 0 0 -9027 5590 0
rnode "VSS.t89" 0 0 -9115 5590 0
rnode "VSS.n517" 0 0 -9261 5529 0
rnode "VSS.n518" 0 0 -9712 5731 0
rnode "VSS.n519" 0 0 -9857 5544 0
rnode "VSS.n520" 0 0 -10002 5731 0
rnode "VSS.n521" 0 0 -10002 5592 0
rnode "VSS.n522" 0 0 -10147 5544 0
rnode "VSS.n523" 0 0 -10292 5731 0
rnode "VSS.n524" 0 0 -10292 5592 0
rnode "VSS.n525" 0 0 -10437 5544 0
rnode "VSS.n526" 0 0 -10727 5544 0
rnode "VSS.n527" 0 0 -10582 5592 0
rnode "VSS.t17" 0 0 -10742 5754 0
rnode "VSS.n528" 0 0 -10771 5592 0
rnode "VSS.n529" 0 0 -10727 5544 0
rnode "VSS.n530" 0 0 -10582 5592 0
rnode "VSS.n531" 0 0 -10292 5592 0
rnode "VSS.n532" 0 0 -10292 5731 0
rnode "VSS.t433" 0 0 -10162 5754 0
rnode "VSS.n533" 0 0 -10002 5592 0
rnode "VSS.n534" 0 0 -10002 5731 0
rnode "VSS.n535" 0 0 -9712 5731 0
rnode "VSS.n536" 0 0 -9712 5731 0
rnode "VSS.t425" 0 0 -9872 5754 0
rnode "VSS.n537" 0 0 -9901 5592 0
rnode "VSS.n538" 0 0 -9857 5544 0
rnode "VSS.n539" 0 0 -9857 5544 0
rnode "VSS.n540" 0 0 -10002 5592 0
rnode "VSS.n541" 0 0 -10147 5544 0
rnode "VSS.n542" 0 0 -10147 5544 0
rnode "VSS.n543" 0 0 -10191 5592 0
rnode "VSS.n544" 0 0 -10292 5592 0
rnode "VSS.t439" 0 0 -10452 5754 0
rnode "VSS.n545" 0 0 -10481 5592 0
rnode "VSS.n546" 0 0 -10437 5544 0
rnode "VSS.n547" 0 0 -10437 5544 0
rnode "VSS.n548" 0 0 -10582 5592 0
rnode "VSS.n549" 0 0 -10582 5731 0
rnode "VSS.n550" 0 0 -10582 5731 0
rnode "VSS.n551" 0 0 -10582 5731 0
rnode "VSS.t438" 0 0 -10437 5754 0
rnode "VSS.n552" 0 0 -10437 5754 0
rnode "VSS.t432" 0 0 -10147 5754 0
rnode "VSS.n553" 0 0 -10147 5754 0
rnode "VSS.t424" 0 0 -9857 5754 0
rnode "VSS.n554" 0 0 -9517 6778 0
rnode "VSS.t537" 0 0 -11887 5754 0
rnode "VSS.n555" 0 0 -11597 5754 0
rnode "VSS.t22" 0 0 -11597 5754 0
rnode "VSS.n556" 0 0 -11307 5754 0
rnode "VSS.n557" 0 0 -11019 5758 0
rnode "VSS.t20" 0 0 -11307 5754 0
rnode "VSS.n558" 0 0 -11307 5544 0
rnode "VSS.n559" 0 0 -11162 5592 0
rnode "VSS.n560" 0 0 -11017 5544 0
rnode "VSS.n561" 0 0 -11017 5544 0
rnode "VSS.n562" 0 0 -10872 5592 0
rnode "VSS.n563" 0 0 -10872 5731 0
rnode "VSS.n564" 0 0 -10872 5731 0
rnode "VSS.n565" 0 0 -10872 5731 0
rnode "VSS.n566" 0 0 -10827 3732 0
rnode "VSS.n567" 0 0 -8938 3541 0
rnode "VSS.n568" 0 0 -8938 3541 0
rnode "VSS.n569" 0 0 -8938 3541 0
rnode "VSS.n570" 0 0 -8938 3402 0
rnode "stop_buffer_0.VSS" 0 0 -8992 3348 0
rnode "VSS.n571" 0 0 -9703 5256 0
rnode "diff_gen_0.VSS" 0 0 -9376 5288 0
rnode "diff_gen_0.delay_unit_2_0.VSS" 0 0 -9374 5288 0
rnode "VSS.n572" 0 0 -9261 5352 0
rnode "VSS.n573" 0 0 -9261 5529 0
rnode "VSS.n574" 0 0 -8705 5304 0
rnode "VSS.n575" 0 0 -8705 5304 0
rnode "VSS.n576" 0 0 -8515 5352 0
rnode "VSS.n577" 0 0 -8339 5352 0
rnode "VSS.n578" 0 0 -8149 5352 0
rnode "diff_gen_0.delay_unit_2_1.VSS" 0 0 -8094 5288 0
rnode "VSS.n579" 0 0 -7981 5352 0
rnode "VSS.n580" 0 0 -7791 5352 0
rnode "VSS.n581" 0 0 -7615 5352 0
rnode "VSS.n582" 0 0 -7425 5304 0
rnode "VSS.n583" 0 0 -7425 5304 0
rnode "VSS.n584" 0 0 -6869 5529 0
rnode "VSS.n585" 0 0 -6869 5529 0
rnode "VSS.n586" 0 0 -6869 5529 0
rnode "VSS.n587" 0 0 -6701 5529 0
rnode "VSS.n588" 0 0 -6701 5529 0
rnode "VSS.n589" 0 0 -6701 5529 0
rnode "VSS.n590" 0 0 -6145 5304 0
rnode "VSS.n591" 0 0 -6145 5304 0
rnode "VSS.n592" 0 0 -5955 5352 0
rnode "VSS.n593" 0 0 -5779 5352 0
rnode "VSS.n594" 0 0 -5589 5352 0
rnode "diff_gen_0.delay_unit_2_3.VSS" 0 0 -5534 5288 0
rnode "VSS.n595" 0 0 -5421 5352 0
rnode "VSS.n596" 0 0 -5231 5352 0
rnode "VSS.n597" 0 0 -5055 5352 0
rnode "VSS.n598" 0 0 -4865 5304 0
rnode "VSS.n599" 0 0 -4865 5304 0
rnode "VSS.n600" 0 0 -4309 5529 0
rnode "VSS.n601" 0 0 -4309 5529 0
rnode "VSS.n602" 0 0 -4309 5529 0
rnode "VSS.n603" 0 0 -4141 5529 0
rnode "VSS.n604" 0 0 -4141 5529 0
rnode "VSS.n605" 0 0 -4141 5529 0
rnode "VSS.n606" 0 0 -3585 5304 0
rnode "VSS.n607" 0 0 -3585 5304 0
rnode "VSS.n608" 0 0 -3395 5352 0
rnode "VSS.n609" 0 0 -3219 5352 0
rnode "VSS.n610" 0 0 -3029 5352 0
rnode "diff_gen_0.delay_unit_2_5.VSS" 0 0 -2974 5288 0
rnode "VSS.n611" 0 0 -2861 5352 0
rnode "VSS.n612" 0 0 -2671 5352 0
rnode "VSS.n613" 0 0 -2495 5352 0
rnode "VSS.n614" 0 0 -2305 5304 0
rnode "VSS.n615" 0 0 -2305 5304 0
rnode "VSS.n616" 0 0 -1749 5529 0
rnode "VSS.n617" 0 0 -1749 5529 0
rnode "VSS.n618" 0 0 -1749 5529 0
rnode "VSS.n619" 0 0 -1581 5529 0
rnode "VSS.n620" 0 0 -1581 5529 0
rnode "VSS.n621" 0 0 -1581 5529 0
rnode "VSS.n622" 0 0 -1025 5352 0
rnode "VSS.n623" 0 0 -469 5529 0
rnode "VSS.n624" 0 0 -469 5529 0
rnode "VSS.n625" 0 0 -469 5529 0
rnode "VSS.n626" 0 0 48 5758 0
rnode "VSS.n627" 0 0 95 3906 0
rnode "VSS.n628" 0 0 627 5529 0
rnode "VSS.t256" 0 0 773 5590 0
rnode "VSS.t103" 0 0 861 5590 0
rnode "VSS.t272" 0 0 949 5590 0
rnode "VSS.t478" 0 0 1037 5590 0
rnode "VSS.n629" 0 0 1183 5529 0
rnode "VSS.t560" 0 0 1329 5590 0
rnode "VSS.t217" 0 0 1417 5590 0
rnode "VSS.t264" 0 0 1505 5590 0
rnode "VSS.t239" 0 0 1593 5590 0
rnode "VSS.n630" 0 0 1183 5304 0
rnode "VSS.n631" 0 0 1739 5529 0
rnode "VSS.n632" 0 0 1739 5529 0
rnode "VSS.n633" 0 0 2293 5758 0
rnode "VSS.n634" 0 0 2617 4970 0
rnode "VSS.n635" 0 0 2617 3906 0
rnode "VSS.n636" 0 0 2831 1628 0
rnode "VSS.t151" 0 0 3561 396 0
rnode "VSS.n637" 0 0 3970 102 0
rnode "VSS.t263" 0 0 2082 396 0
rnode "VSS.t210" 0 0 2024 396 0
rnode "VSS.n638" 0 0 2053 396 0
rnode "VSS.t196" 0 0 1818 396 0
rnode "VSS.n639" 0 0 1789 102 0
rnode "VSS.n640" 0 0 2053 102 0
rnode "VSS.n641" 0 0 2248 102 0
rnode "vernier_delay_line_0.saff_delay_unit_1/saff_2_0.VSS2" 0 0 2794 38 0
rnode "vernier_delay_line_0.saff_delay_unit_1/saff_2_0.saff_bottom_latch_0.VSS" 0 0 3324 60 0
rnode "VSS.n642" 0 0 3416 102 0
rnode "VSS.n643" 0 0 3970 289 0
rnode "VSS.n644" 0 0 4530 289 0
rnode "VSS.t306" 0 0 3840 396 0
rnode "VSS.t8" 0 0 3634 396 0
rnode "VSS.t152" 0 0 3576 396 0
rnode "VSS.n645" 0 0 3605 396 0
rnode "VSS.n646" 0 0 3605 102 0
rnode "VSS.n647" 0 0 3869 102 0
rnode "VSS.n648" 0 0 3970 102 0
rnode "VSS.n649" 0 0 3973 51 0
rnode "VSS.n650" 0 0 4530 289 0
rnode "VSS.n651" 0 0 5113 1628 0
rnode "VSS.t529" 0 0 5843 396 0
rnode "VSS.n652" 0 0 6252 102 0
rnode "VSS.t344" 0 0 4364 396 0
rnode "VSS.t559" 0 0 4306 396 0
rnode "VSS.n653" 0 0 4335 396 0
rnode "VSS.t259" 0 0 4100 396 0
rnode "VSS.n654" 0 0 4071 102 0
rnode "VSS.n655" 0 0 4335 102 0
rnode "VSS.n656" 0 0 4530 102 0
rnode "vernier_delay_line_0.saff_delay_unit_2/saff_2_0.VSS2" 0 0 5076 38 0
rnode "vernier_delay_line_0.saff_delay_unit_2/saff_2_0.saff_bottom_latch_0.VSS" 0 0 5606 60 0
rnode "VSS.n657" 0 0 5698 102 0
rnode "VSS.n658" 0 0 6252 289 0
rnode "VSS.n659" 0 0 6812 289 0
rnode "VSS.t224" 0 0 6122 396 0
rnode "VSS.t173" 0 0 5916 396 0
rnode "VSS.t530" 0 0 5858 396 0
rnode "VSS.n660" 0 0 5887 396 0
rnode "VSS.n661" 0 0 5887 102 0
rnode "VSS.n662" 0 0 6151 102 0
rnode "VSS.n663" 0 0 6252 102 0
rnode "VSS.n664" 0 0 6255 51 0
rnode "VSS.n665" 0 0 6812 289 0
rnode "VSS.n666" 0 0 7395 1628 0
rnode "VSS.t164" 0 0 8125 396 0
rnode "VSS.n667" 0 0 8534 102 0
rnode "VSS.t420" 0 0 6646 396 0
rnode "VSS.t279" 0 0 6588 396 0
rnode "VSS.n668" 0 0 6617 396 0
rnode "VSS.t495" 0 0 6382 396 0
rnode "VSS.n669" 0 0 6353 102 0
rnode "VSS.n670" 0 0 6617 102 0
rnode "VSS.n671" 0 0 6812 102 0
rnode "vernier_delay_line_0.saff_delay_unit_3/saff_2_0.VSS2" 0 0 7358 38 0
rnode "vernier_delay_line_0.saff_delay_unit_3/saff_2_0.saff_bottom_latch_0.VSS" 0 0 7888 60 0
rnode "VSS.n672" 0 0 7980 102 0
rnode "VSS.n673" 0 0 8534 289 0
rnode "VSS.n674" 0 0 9094 289 0
rnode "VSS.t417" 0 0 8404 396 0
rnode "VSS.t271" 0 0 8198 396 0
rnode "VSS.t165" 0 0 8140 396 0
rnode "VSS.n675" 0 0 8169 396 0
rnode "VSS.n676" 0 0 8169 102 0
rnode "VSS.n677" 0 0 8433 102 0
rnode "VSS.n678" 0 0 8534 102 0
rnode "VSS.n679" 0 0 8537 51 0
rnode "VSS.n680" 0 0 9094 289 0
rnode "VSS.n681" 0 0 9677 1628 0
rnode "VSS.t472" 0 0 10407 396 0
rnode "VSS.n682" 0 0 10816 102 0
rnode "VSS.t1" 0 0 8928 396 0
rnode "VSS.t244" 0 0 8870 396 0
rnode "VSS.n683" 0 0 8899 396 0
rnode "VSS.t117" 0 0 8664 396 0
rnode "VSS.n684" 0 0 8635 102 0
rnode "VSS.n685" 0 0 8899 102 0
rnode "VSS.n686" 0 0 9094 102 0
rnode "vernier_delay_line_0.saff_delay_unit_4/saff_2_0.VSS2" 0 0 9640 38 0
rnode "vernier_delay_line_0.saff_delay_unit_4/saff_2_0.saff_bottom_latch_0.VSS" 0 0 10170 60 0
rnode "VSS.n687" 0 0 10262 102 0
rnode "VSS.n688" 0 0 10816 289 0
rnode "VSS.n689" 0 0 11376 289 0
rnode "VSS.t178" 0 0 10686 396 0
rnode "VSS.t483" 0 0 10480 396 0
rnode "VSS.t473" 0 0 10422 396 0
rnode "VSS.n690" 0 0 10451 396 0
rnode "VSS.n691" 0 0 10451 102 0
rnode "VSS.n692" 0 0 10715 102 0
rnode "VSS.n693" 0 0 10816 102 0
rnode "VSS.n694" 0 0 10819 51 0
rnode "VSS.n695" 0 0 11376 289 0
rnode "VSS.n696" 0 0 11959 1628 0
rnode "VSS.t345" 0 0 12689 396 0
rnode "VSS.n697" 0 0 13098 102 0
rnode "VSS.t471" 0 0 11210 396 0
rnode "VSS.t554" 0 0 11152 396 0
rnode "VSS.n698" 0 0 11181 396 0
rnode "VSS.t30" 0 0 10946 396 0
rnode "VSS.n699" 0 0 10917 102 0
rnode "VSS.n700" 0 0 11181 102 0
rnode "VSS.n701" 0 0 11376 102 0
rnode "vernier_delay_line_0.saff_delay_unit_5/saff_2_0.VSS2" 0 0 11922 38 0
rnode "vernier_delay_line_0.saff_delay_unit_5/saff_2_0.saff_bottom_latch_0.VSS" 0 0 12452 60 0
rnode "VSS.n702" 0 0 12544 102 0
rnode "VSS.n703" 0 0 13098 289 0
rnode "VSS.n704" 0 0 13658 289 0
rnode "VSS.t412" 0 0 12968 396 0
rnode "VSS.t125" 0 0 12762 396 0
rnode "VSS.t346" 0 0 12704 396 0
rnode "VSS.n705" 0 0 12733 396 0
rnode "VSS.n706" 0 0 12733 102 0
rnode "VSS.n707" 0 0 12997 102 0
rnode "VSS.n708" 0 0 13098 102 0
rnode "VSS.n709" 0 0 13101 51 0
rnode "VSS.n710" 0 0 13658 289 0
rnode "VSS.n711" 0 0 14241 1628 0
rnode "VSS.t383" 0 0 14971 396 0
rnode "VSS.n712" 0 0 15380 102 0
rnode "VSS.t113" 0 0 13492 396 0
rnode "VSS.t510" 0 0 13434 396 0
rnode "VSS.n713" 0 0 13463 396 0
rnode "VSS.t148" 0 0 13228 396 0
rnode "VSS.n714" 0 0 13199 102 0
rnode "VSS.n715" 0 0 13463 102 0
rnode "VSS.n716" 0 0 13658 102 0
rnode "vernier_delay_line_0.saff_delay_unit_6/saff_2_0.VSS2" 0 0 14204 38 0
rnode "vernier_delay_line_0.saff_delay_unit_6/saff_2_0.saff_bottom_latch_0.VSS" 0 0 14734 60 0
rnode "VSS.n717" 0 0 14826 102 0
rnode "VSS.n718" 0 0 15380 289 0
rnode "VSS.n719" 0 0 15940 289 0
rnode "VSS.t485" 0 0 15250 396 0
rnode "VSS.t390" 0 0 15044 396 0
rnode "VSS.t384" 0 0 14986 396 0
rnode "VSS.n720" 0 0 15015 396 0
rnode "VSS.n721" 0 0 15015 102 0
rnode "VSS.n722" 0 0 15279 102 0
rnode "VSS.n723" 0 0 15380 102 0
rnode "VSS.n724" 0 0 15383 51 0
rnode "VSS.n725" 0 0 15940 289 0
rnode "VSS.n726" 0 0 17108 289 0
rnode "VSS.n727" 0 0 16954 2775 0
rnode "VSS.n728" 0 0 16309 4970 0
rnode "VSS.t303" 0 0 15903 2492 0
rnode "VSS.n729" 0 0 15858 3001 0
rnode "VSS.n730" 0 0 15375 1816 0
rnode "VSS.n731" 0 0 15858 3001 0
rnode "VSS.n732" 0 0 16954 2775 0
rnode "VSS.t414" 0 0 17906 2492 0
rnode "VSS.t36" 0 0 17848 2492 0
rnode "VSS.n733" 0 0 17877 2492 0
rnode "VSS.n734" 0 0 17877 1872 0
rnode "VSS.n735" 0 0 18360 2415 0
rnode "VSS.n736" 0 0 18360 2415 0
rnode "VSS.n737" 0 0 16954 2775 0
rnode "VSS.t47" 0 0 17745 3342 0
rnode "VSS.n738" 0 0 17438 3713 0
rnode "VSS.n739" 0 0 17970 3001 0
rnode "VSS.n740" 0 0 17436 2952 0
rnode "VSS.n741" 0 0 17970 3001 0
rnode "VSS.n742" 0 0 17002 2912 0
rnode "VSS.n743" 0 0 17456 3713 0
rnode "VSS.n744" 0 0 17002 2912 0
rnode "VSS.n745" 0 -0 17922 3363 0
rnode "VSS.n746" 0 0 17713 5529 0
rnode "VSS.t328" 0 0 14553 5590 0
rnode "VSS.t541" 0 0 14641 5590 0
rnode "VSS.t330" 0 0 14729 5590 0
rnode "VSS.n747" 0 0 14875 5529 0
rnode "VSS.t68" 0 0 15021 5590 0
rnode "VSS.t403" 0 0 15109 5590 0
rnode "VSS.t51" 0 0 15197 5590 0
rnode "VSS.t98" 0 0 15285 5590 0
rnode "VSS.n748" 0 0 15431 5529 0
rnode "VSS.n749" 0 0 15431 5529 0
rnode "VSS.n750" 0 0 15985 5758 0
rnode "VSS.n751" 0 0 16486 6928 0
rnode "VSS.n752" 0 0 17972 6418 0
rnode "VSS.t204" 0 0 19029 5590 0
rnode "VSS.n753" 0 0 19439 5304 0
rnode "VSS.n754" 0 0 17713 5529 0
rnode "VSS.t312" 0 0 17552 5590 0
rnode "VSS.t454" 0 0 17494 5590 0
rnode "VSS.n755" 0 0 17523 5590 0
rnode "VSS.t457" 0 0 17376 5590 0
rnode "VSS.t251" 0 0 17318 5590 0
rnode "VSS.n756" 0 0 17347 5590 0
rnode "VSS.t336" 0 0 16996 5590 0
rnode "VSS.t128" 0 0 16938 5590 0
rnode "VSS.n757" 0 0 16967 5590 0
rnode "VSS.t269" 0 0 16820 5590 0
rnode "VSS.t368" 0 0 16762 5590 0
rnode "VSS.n758" 0 0 16791 5590 0
rnode "VSS.n759" 0 0 16791 5352 0
rnode "VSS.n760" 0 0 16967 5352 0
rnode "VSS.n761" 0 0 17157 5529 0
rnode "VSS.n762" 0 0 17713 5529 0
rnode "VSS.n763" 0 0 17157 5304 0
rnode "VSS.t311" 0 0 17567 5590 0
rnode "VSS.t453" 0 0 17479 5590 0
rnode "VSS.t456" 0 0 17391 5590 0
rnode "VSS.t250" 0 0 17303 5590 0
rnode "VSS.n764" 0 0 17157 5529 0
rnode "VSS.t335" 0 0 17011 5590 0
rnode "VSS.t127" 0 0 16923 5590 0
rnode "VSS.t268" 0 0 16835 5590 0
rnode "VSS.t367" 0 0 16747 5590 0
rnode "VSS.n765" 0 0 16601 5529 0
rnode "VSS.n766" 0 0 16601 5529 0
rnode "VSS.n767" 0 0 16601 5529 0
rnode "VSS.n768" 0 0 17157 5304 0
rnode "VSS.n769" 0 0 17157 5304 0
rnode "VSS.n770" 0 0 17347 5352 0
rnode "VSS.n771" 0 0 17523 5352 0
rnode "VSS.n772" 0 0 17713 5352 0
rnode "vernier_delay_line_0.delay_unit_2_0.VSS" 0 0 18770 5288 0
rnode "VSS.n773" 0 0 18883 5352 0
rnode "VSS.n774" 0 0 19439 5529 0
rnode "VSS.n775" 0 0 19995 5529 0
rnode "VSS.t318" 0 0 19658 5590 0
rnode "VSS.t340" 0 0 19600 5590 0
rnode "VSS.n776" 0 0 19629 5590 0
rnode "VSS.t320" 0 0 19834 5590 0
rnode "VSS.t130" 0 0 19776 5590 0
rnode "VSS.n777" 0 0 19805 5590 0
rnode "VSS" 0 0 20408 7014 0
rnode "VSS.t169" 0 0 18200 2492 0
rnode "VSS.t180" 0 0 18082 2492 0
rnode "VSS.t366" 0 0 18024 2492 0
rnode "VSS.n778" 0 0 18053 2492 0
rnode "VSS.n779" 0 0 18053 1872 0
rnode "VSS.n780" 0 0 18229 1872 0
rnode "VSS.n781" 0 0 18360 1872 0
rnode "VSS.n782" 0 0 18222 289 0
rnode "VSS.t379" 0 0 18056 396 0
rnode "VSS.t565" 0 0 17998 396 0
rnode "VSS.n783" 0 0 18027 396 0
rnode "VSS.t376" 0 0 17792 396 0
rnode "VSS.n784" 0 0 17662 102 0
rnode "VSS.n785" 0 0 17662 102 0
rnode "VSS.n786" 0 0 18222 289 0
rnode "VSS.t226" 0 0 17326 396 0
rnode "VSS.t442" 0 0 17268 396 0
rnode "VSS.n787" 0 0 17297 396 0
rnode "VSS.t242" 0 0 17532 396 0
rnode "VSS.n788" 0 0 17561 102 0
rnode "VSS.n789" 0 0 17297 102 0
rnode "VSS.t388" 0 0 15774 396 0
rnode "VSS.t15" 0 0 15716 396 0
rnode "VSS.n790" 0 0 15745 396 0
rnode "VSS.t119" 0 0 15510 396 0
rnode "VSS.n791" 0 0 15481 102 0
rnode "VSS.n792" 0 0 15745 102 0
rnode "VSS.n793" 0 0 15940 102 0
rnode "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.VSS2" 0 0 16486 38 0
rnode "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.saff_bottom_latch_0.VSS" 0 0 17016 60 0
rnode "VSS.n794" 0 0 17108 102 0
rnode "VSS.n795" 0 0 17108 289 0
rnode "VSS.n796" 0 0 17108 289 0
rnode "VSS.n797" 0 0 17662 102 0
rnode "VSS.n798" 0 0 19995 5529 0
rnode "VSS.n799" 0 0 19995 5529 0
rnode "VSS.t319" 0 0 19849 5590 0
rnode "VSS.t129" 0 0 19761 5590 0
rnode "VSS.t317" 0 0 19673 5590 0
rnode "VSS.t339" 0 0 19585 5590 0
rnode "VSS.t45" 0 0 19117 5590 0
rnode "VSS.t138" 0 0 19205 5590 0
rnode "VSS.t61" 0 0 19293 5590 0
rnode "VSS.n800" 0 0 19439 5529 0
rnode "VSS.n801" 0 0 19451 1628 0
rnode "VSS.n802" 0 0 18222 289 0
rnode "VSS.t378" 0 0 18071 396 0
rnode "VSS.t564" 0 0 17983 396 0
rnode "VSS.t578" 0 0 17895 396 0
rnode "VSS.t375" 0 0 17807 396 0
rnode "VSS.t441" 0 0 17253 396 0
rnode "VSS.t225" 0 0 17341 396 0
rnode "VSS.t380" 0 0 17429 396 0
rnode "VSS.t241" 0 0 17517 396 0
rnode "VSS.n803" 0 0 17662 289 0
rnode "VSS.n804" 0 0 17662 289 0
rnode "VSS.n805" 0 0 17662 289 0
rnode "VSS.n806" 0 0 17665 51 0
rnode "VSS.n807" 0 0 17665 51 0
rnode "VSS.n808" 0 0 17665 51 0
rnode "VSS.n809" 0 0 17665 51 0
rnode "VSS.n810" 0 0 17763 102 0
rnode "VSS.n811" 0 0 18027 102 0
rnode "VSS.n812" 0 0 18222 102 0
rnode "VSS.n813" 0 0 20408 1816 0
rnode "VSS.n814" 0 0 20408 5304 0
rnode "VSS.n815" 0 0 19995 5352 0
rnode "VSS.n816" 0 0 19805 5352 0
rnode "VSS.n817" 0 0 19629 5352 0
rnode "VSS.t62" 0 0 19278 5590 0
rnode "VSS.t139" 0 0 19220 5590 0
rnode "VSS.n818" 0 0 19249 5590 0
rnode "VSS.t46" 0 0 19102 5590 0
rnode "VSS.t205" 0 0 19044 5590 0
rnode "VSS.n819" 0 0 19073 5590 0
rnode "VSS.n820" 0 0 19073 5352 0
rnode "VSS.n821" 0 0 19249 5352 0
rnode "VSS.n822" 0 0 19439 5304 0
rnode "VSS.n823" 0 0 19439 5304 0
rnode "VSS.n824" 0 0 18883 5529 0
rnode "VSS.n825" 0 0 18883 5529 0
rnode "VSS.n826" 0 0 18883 5529 0
rnode "VSS.n827" 0 0 18370 5758 0
rnode "VSS.n828" 0 0 18360 2415 0
rnode "VSS.t168" 0 0 18185 2492 0
rnode "VSS.n829" 0 0 18140 3001 0
rnode "VSS.n830" 0 0 18140 3001 0
rnode "VSS.n831" 0 0 18140 3001 0
rnode "VSS.t179" 0 0 18097 2492 0
rnode "VSS.t365" 0 0 18009 2492 0
rnode "VSS.n832" 0 0 17972 5364 0
rnode "VSS.t35" 0 0 17833 2492 0
rnode "VSS.t413" 0 0 17921 2492 0
rnode "VSS.n833" 0 0 17922 3363 0
rnode "VSS.n834" 0 0 17922 3363 0
rnode "VSS.n835" 0 0 17438 3713 0
rnode "VSS.t41" 0 0 17129 3342 0
rnode "VSS.t440" 0 0 17217 3342 0
rnode "VSS.t206" 0 0 17305 2492 0
rnode "VSS.t75" 0 0 17393 2492 0
rnode "VSS.n836" 0 0 17436 3324 0
rnode "VSS.n837" 0 0 17436 3324 0
rnode "VSS.n838" 0 0 17436 3324 0
rnode "VSS.n839" 0 0 17436 2952 0
rnode "VSS.n840" 0 0 17450 2912 0
rnode "VSS.n841" 0 0 17450 2912 0
rnode "VSS.n842" 0 0 17450 2912 0
rnode "VSS.t131" 0 0 17481 2492 0
rnode "VSS.t423" 0 0 17569 2492 0
rnode "VSS.t377" 0 0 17657 3342 0
rnode "VSS.n843" 0 0 17657 1816 0
rnode "VSS.n844" 0 0 17657 1816 0
rnode "VSS.n845" 0 0 17657 1816 0
rnode "VSS.n846" 0 0 16954 1872 0
rnode "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.sense_amplifier_0.VSS" 0 0 16486 1808 0
rnode "VSS.n847" 0 0 16078 1872 0
rnode "VSS.t13" 0 0 15624 2492 0
rnode "VSS.t504" 0 0 15566 2492 0
rnode "VSS.n848" 0 0 15595 2492 0
rnode "VSS.t85" 0 0 15800 2492 0
rnode "VSS.t32" 0 0 15742 2492 0
rnode "VSS.n849" 0 0 15771 2492 0
rnode "VSS.t304" 0 0 15918 2492 0
rnode "VSS.n850" 0 0 15947 1872 0
rnode "VSS.n851" 0 0 15771 1872 0
rnode "VSS.n852" 0 0 15595 1872 0
rnode "VSS.n853" 0 0 15375 1816 0
rnode "VSS.n854" 0 0 14720 2912 0
rnode "VSS.n855" 0 0 14720 2912 0
rnode "VSS.n856" 0 0 15156 3713 0
rnode "VSS.n857" 0 0 15174 3713 0
rnode "VSS.n858" 0 0 15154 2952 0
rnode "VSS.n859" 0 0 15174 3713 0
rnode "VSS.n860" 0 0 15688 3001 0
rnode "VSS.n861" 0 0 15688 3001 0
rnode "VSS.n862" 0 0 15858 3001 0
rnode "VSS.t84" 0 0 15815 2492 0
rnode "VSS.t31" 0 0 15727 2492 0
rnode "VSS.n863" 0 -0 15640 3363 0
rnode "VSS.n864" 0 0 15640 3363 0
rnode "VSS.n865" 0 0 15640 3363 0
rnode "VSS.t12" 0 0 15639 2492 0
rnode "VSS.t503" 0 0 15551 2492 0
rnode "VSS.t385" 0 0 15463 3342 0
rnode "VSS.t216" 0 0 15375 3342 0
rnode "VSS.t72" 0 0 15287 2492 0
rnode "VSS.t455" 0 0 15199 2492 0
rnode "VSS.n866" 0 0 15168 2912 0
rnode "VSS.n867" 0 0 15168 2912 0
rnode "VSS.n868" 0 0 15168 2912 0
rnode "VSS.n869" 0 0 15154 2952 0
rnode "VSS.n870" 0 0 15154 3324 0
rnode "VSS.n871" 0 0 15154 3324 0
rnode "VSS.n872" 0 0 15154 3324 0
rnode "VSS.t334" 0 0 15111 2492 0
rnode "VSS.t126" 0 0 15023 2492 0
rnode "VSS.t252" 0 0 14935 3342 0
rnode "VSS.t382" 0 0 14847 3342 0
rnode "VSS.n873" 0 0 14672 2775 0
rnode "VSS.n874" 0 0 14672 2775 0
rnode "VSS.n875" 0 0 13796 2415 0
rnode "VSS.t171" 0 0 13636 2492 0
rnode "VSS.t238" 0 0 13518 2492 0
rnode "VSS.t203" 0 0 13460 2492 0
rnode "VSS.n876" 0 0 13489 2492 0
rnode "VSS.t135" 0 0 13342 2492 0
rnode "VSS.t481" 0 0 13284 2492 0
rnode "VSS.n877" 0 0 13313 2492 0
rnode "VSS.n878" 0 0 11514 2415 0
rnode "VSS.t213" 0 0 11354 2492 0
rnode "VSS.t360" 0 0 11236 2492 0
rnode "VSS.t188" 0 0 11178 2492 0
rnode "VSS.n879" 0 0 11207 2492 0
rnode "VSS.t302" 0 0 11060 2492 0
rnode "VSS.t246" 0 0 11002 2492 0
rnode "VSS.n880" 0 0 11031 2492 0
rnode "VSS.n881" 0 0 9232 2415 0
rnode "VSS.t208" 0 0 9072 2492 0
rnode "VSS.t552" 0 0 8954 2492 0
rnode "VSS.t38" 0 0 8896 2492 0
rnode "VSS.n882" 0 0 8925 2492 0
rnode "VSS.t186" 0 0 8778 2492 0
rnode "VSS.t248" 0 0 8720 2492 0
rnode "VSS.n883" 0 0 8749 2492 0
rnode "VSS.n884" 0 0 6950 2415 0
rnode "VSS.t34" 0 0 6790 2492 0
rnode "VSS.t364" 0 0 6672 2492 0
rnode "VSS.t546" 0 0 6614 2492 0
rnode "VSS.n885" 0 0 6643 2492 0
rnode "VSS.t348" 0 0 6496 2492 0
rnode "VSS.t277" 0 0 6438 2492 0
rnode "VSS.n886" 0 0 6467 2492 0
rnode "VSS.n887" 0 0 4668 2415 0
rnode "VSS.t77" 0 0 4508 2492 0
rnode "VSS.t133" 0 0 4390 2492 0
rnode "VSS.t333" 0 0 4332 2492 0
rnode "VSS.n888" 0 0 4361 2492 0
rnode "VSS.t74" 0 0 4214 2492 0
rnode "VSS.t342" 0 0 4156 2492 0
rnode "VSS.n889" 0 0 4185 2492 0
rnode "VSS.t267" 0 0 2226 2492 0
rnode "VSS.t293" 0 0 2108 2492 0
rnode "VSS.t353" 0 0 2050 2492 0
rnode "VSS.n890" 0 0 2079 2492 0
rnode "VSS.n891" 0 0 2079 1872 0
rnode "VSS.n892" 0 0 2255 1872 0
rnode "VSS.n893" 0 0 2386 1872 0
rnode "vernier_delay_line_0.saff_delay_unit_1/saff_2_0.sense_amplifier_0.VSS" 0 0 2794 1808 0
rnode "VSS.n894" 0 0 3262 1872 0
rnode "VSS.n895" 0 0 3262 2775 0
rnode "VSS.n896" 0 0 4668 2415 0
rnode "VSS.n897" 0 0 3262 2775 0
rnode "VSS.t299" 0 0 4053 3342 0
rnode "VSS.n898" 0 0 3746 3713 0
rnode "VSS.n899" 0 0 4278 3001 0
rnode "VSS.n900" 0 0 3744 2952 0
rnode "VSS.n901" 0 0 4278 3001 0
rnode "VSS.n902" 0 0 3310 2912 0
rnode "VSS.n903" 0 0 3764 3713 0
rnode "VSS.n904" 0 0 3310 2912 0
rnode "VSS.n905" 0 -0 4230 3363 0
rnode "VSS.n906" 0 0 4668 2415 0
rnode "VSS.t76" 0 0 4493 2492 0
rnode "VSS.n907" 0 0 4448 3001 0
rnode "VSS.n908" 0 0 4448 3001 0
rnode "VSS.n909" 0 0 4448 3001 0
rnode "VSS.t132" 0 0 4405 2492 0
rnode "VSS.t332" 0 0 4317 2492 0
rnode "VSS.t341" 0 0 4141 2492 0
rnode "VSS.t73" 0 0 4229 2492 0
rnode "VSS.n910" 0 0 4230 3363 0
rnode "VSS.n911" 0 0 4230 3363 0
rnode "VSS.n912" 0 0 3764 3713 0
rnode "VSS.n913" 0 0 3262 2775 0
rnode "VSS.t555" 0 0 3437 3342 0
rnode "VSS.t86" 0 0 3525 3342 0
rnode "VSS.t109" 0 0 3613 2492 0
rnode "VSS.t236" 0 0 3701 2492 0
rnode "VSS.n914" 0 0 3744 3324 0
rnode "VSS.n915" 0 0 3744 3324 0
rnode "VSS.n916" 0 0 3744 3324 0
rnode "VSS.n917" 0 0 3744 2952 0
rnode "VSS.n918" 0 0 3758 2912 0
rnode "VSS.n919" 0 0 3758 2912 0
rnode "VSS.n920" 0 0 3758 2912 0
rnode "VSS.t65" 0 0 3789 2492 0
rnode "VSS.t211" 0 0 3877 2492 0
rnode "VSS.t110" 0 0 3965 3342 0
rnode "VSS.n921" 0 0 3965 1816 0
rnode "VSS.n922" 0 0 3965 1816 0
rnode "VSS.n923" 0 0 3965 1816 0
rnode "VSS.n924" 0 0 4185 1872 0
rnode "VSS.n925" 0 0 4361 1872 0
rnode "VSS.n926" 0 0 4537 1872 0
rnode "VSS.n927" 0 0 4668 1872 0
rnode "vernier_delay_line_0.saff_delay_unit_2/saff_2_0.sense_amplifier_0.VSS" 0 0 5076 1808 0
rnode "VSS.n928" 0 0 5544 1872 0
rnode "VSS.n929" 0 0 5544 2775 0
rnode "VSS.n930" 0 0 6950 2415 0
rnode "VSS.n931" 0 0 5544 2775 0
rnode "VSS.t26" 0 0 6335 3342 0
rnode "VSS.n932" 0 0 6028 3713 0
rnode "VSS.n933" 0 0 6560 3001 0
rnode "VSS.n934" 0 0 6026 2952 0
rnode "VSS.n935" 0 0 6560 3001 0
rnode "VSS.n936" 0 0 5592 2912 0
rnode "VSS.n937" 0 0 6046 3713 0
rnode "VSS.n938" 0 0 5592 2912 0
rnode "VSS.n939" 0 -0 6512 3363 0
rnode "VSS.t466" 0 0 8351 5590 0
rnode "VSS.t458" 0 0 8263 5590 0
rnode "VSS.t464" 0 0 8175 5590 0
rnode "VSS.n940" 0 0 8029 5529 0
rnode "VSS.t409" 0 0 7883 5590 0
rnode "VSS.t567" 0 0 7795 5590 0
rnode "VSS.t407" 0 0 7707 5590 0
rnode "VSS.t391" 0 0 7619 5590 0
rnode "VSS.n941" 0 0 7473 5529 0
rnode "VSS.n942" 0 0 7473 5529 0
rnode "VSS.t421" 0 0 5425 5590 0
rnode "VSS.t181" 0 0 5513 5590 0
rnode "VSS.t253" 0 0 5601 5590 0
rnode "VSS.n943" 0 0 5747 5529 0
rnode "VSS.t556" 0 0 5893 5590 0
rnode "VSS.t569" 0 0 5981 5590 0
rnode "VSS.t87" 0 0 6069 5590 0
rnode "VSS.t63" 0 0 6157 5590 0
rnode "VSS.n944" 0 0 6303 5529 0
rnode "VSS.n945" 0 0 6303 5529 0
rnode "VSS.n946" 0 0 7358 6928 0
rnode "VSS.n947" 0 0 6857 5758 0
rnode "VSS.n948" 0 0 7181 4970 0
rnode "VSS.n949" 0 0 7181 3906 0
rnode "VSS.n950" 0 0 6950 2415 0
rnode "VSS.t33" 0 0 6775 2492 0
rnode "VSS.n951" 0 0 6730 3001 0
rnode "VSS.n952" 0 0 6730 3001 0
rnode "VSS.n953" 0 0 6730 3001 0
rnode "VSS.t363" 0 0 6687 2492 0
rnode "VSS.t545" 0 0 6599 2492 0
rnode "VSS.t276" 0 0 6423 2492 0
rnode "VSS.t347" 0 0 6511 2492 0
rnode "VSS.n954" 0 0 6512 3363 0
rnode "VSS.n955" 0 0 6512 3363 0
rnode "VSS.n956" 0 0 6046 3713 0
rnode "VSS.n957" 0 0 5544 2775 0
rnode "VSS.t102" 0 0 5719 3342 0
rnode "VSS.t111" 0 0 5807 3342 0
rnode "VSS.t9" 0 0 5895 2492 0
rnode "VSS.t566" 0 0 5983 2492 0
rnode "VSS.n958" 0 0 6026 3324 0
rnode "VSS.n959" 0 0 6026 3324 0
rnode "VSS.n960" 0 0 6026 3324 0
rnode "VSS.n961" 0 0 6026 2952 0
rnode "VSS.n962" 0 0 6040 2912 0
rnode "VSS.n963" 0 0 6040 2912 0
rnode "VSS.n964" 0 0 6040 2912 0
rnode "VSS.t463" 0 0 6071 2492 0
rnode "VSS.t462" 0 0 6159 2492 0
rnode "VSS.t255" 0 0 6247 3342 0
rnode "VSS.n965" 0 0 6247 1816 0
rnode "VSS.n966" 0 0 6247 1816 0
rnode "VSS.n967" 0 0 6247 1816 0
rnode "VSS.n968" 0 0 6467 1872 0
rnode "VSS.n969" 0 0 6643 1872 0
rnode "VSS.n970" 0 0 6819 1872 0
rnode "VSS.n971" 0 0 6950 1872 0
rnode "vernier_delay_line_0.saff_delay_unit_3/saff_2_0.sense_amplifier_0.VSS" 0 0 7358 1808 0
rnode "VSS.n972" 0 0 7826 1872 0
rnode "VSS.n973" 0 0 7826 2775 0
rnode "VSS.n974" 0 0 9232 2415 0
rnode "VSS.n975" 0 0 7826 2775 0
rnode "VSS.t4" 0 0 8617 3342 0
rnode "VSS.n976" 0 0 8310 3713 0
rnode "VSS.n977" 0 0 8842 3001 0
rnode "VSS.n978" 0 0 8308 2952 0
rnode "VSS.n979" 0 0 8842 3001 0
rnode "VSS.n980" 0 0 7874 2912 0
rnode "VSS.n981" 0 0 8328 3713 0
rnode "VSS.n982" 0 0 7874 2912 0
rnode "VSS.n983" 0 -0 8794 3363 0
rnode "VSS.n984" 0 0 9232 2415 0
rnode "VSS.t207" 0 0 9057 2492 0
rnode "VSS.n985" 0 0 9012 3001 0
rnode "VSS.n986" 0 0 9012 3001 0
rnode "VSS.n987" 0 0 9012 3001 0
rnode "VSS.t551" 0 0 8969 2492 0
rnode "VSS.t37" 0 0 8881 2492 0
rnode "VSS.t247" 0 0 8705 2492 0
rnode "VSS.t185" 0 0 8793 2492 0
rnode "VSS.n988" 0 0 8794 3363 0
rnode "VSS.n989" 0 0 8794 3363 0
rnode "VSS.n990" 0 0 8328 3713 0
rnode "VSS.n991" 0 0 7826 2775 0
rnode "VSS.t162" 0 0 8001 3342 0
rnode "VSS.t163" 0 0 8089 3342 0
rnode "VSS.t575" 0 0 8177 2492 0
rnode "VSS.t488" 0 0 8265 2492 0
rnode "VSS.n992" 0 0 8308 3324 0
rnode "VSS.n993" 0 0 8308 3324 0
rnode "VSS.n994" 0 0 8308 3324 0
rnode "VSS.n995" 0 0 8308 2952 0
rnode "VSS.n996" 0 0 8322 2912 0
rnode "VSS.n997" 0 0 8322 2912 0
rnode "VSS.n998" 0 0 8322 2912 0
rnode "VSS.t524" 0 0 8353 2492 0
rnode "VSS.t523" 0 0 8441 2492 0
rnode "VSS.t2" 0 0 8529 3342 0
rnode "VSS.n999" 0 0 8529 1816 0
rnode "VSS.n1000" 0 0 8529 1816 0
rnode "VSS.n1001" 0 0 8529 1816 0
rnode "VSS.n1002" 0 0 8749 1872 0
rnode "VSS.n1003" 0 0 8925 1872 0
rnode "VSS.n1004" 0 0 9101 1872 0
rnode "VSS.n1005" 0 0 9232 1872 0
rnode "vernier_delay_line_0.saff_delay_unit_4/saff_2_0.sense_amplifier_0.VSS" 0 0 9640 1808 0
rnode "VSS.n1006" 0 0 10108 1872 0
rnode "VSS.n1007" 0 0 10108 2775 0
rnode "VSS.n1008" 0 0 11514 2415 0
rnode "VSS.n1009" 0 0 10108 2775 0
rnode "VSS.t81" 0 0 10899 3342 0
rnode "VSS.n1010" 0 0 10592 3713 0
rnode "VSS.n1011" 0 0 11124 3001 0
rnode "VSS.n1012" 0 0 10590 2952 0
rnode "VSS.n1013" 0 0 11124 3001 0
rnode "VSS.n1014" 0 0 10156 2912 0
rnode "VSS.n1015" 0 0 10610 3713 0
rnode "VSS.n1016" 0 0 10156 2912 0
rnode "VSS.n1017" 0 -0 11076 3363 0
rnode "VSS.t297" 0 0 12915 5590 0
rnode "VSS.t149" 0 0 12827 5590 0
rnode "VSS.t373" 0 0 12739 5590 0
rnode "VSS.n1018" 0 0 12593 5529 0
rnode "VSS.t82" 0 0 12447 5590 0
rnode "VSS.t79" 0 0 12359 5590 0
rnode "VSS.t145" 0 0 12271 5590 0
rnode "VSS.t294" 0 0 12183 5590 0
rnode "VSS.n1019" 0 0 12037 5529 0
rnode "VSS.n1020" 0 0 12037 5529 0
rnode "VSS.t576" 0 0 9989 5590 0
rnode "VSS.t573" 0 0 10077 5590 0
rnode "VSS.t288" 0 0 10165 5590 0
rnode "VSS.n1021" 0 0 10311 5529 0
rnode "VSS.t397" 0 0 10457 5590 0
rnode "VSS.t393" 0 0 10545 5590 0
rnode "VSS.t395" 0 0 10633 5590 0
rnode "VSS.t511" 0 0 10721 5590 0
rnode "VSS.n1022" 0 0 10867 5529 0
rnode "VSS.n1023" 0 0 10867 5529 0
rnode "VSS.n1024" 0 0 11922 6928 0
rnode "VSS.n1025" 0 0 11421 5758 0
rnode "VSS.n1026" 0 0 11745 4970 0
rnode "VSS.n1027" 0 0 11745 3906 0
rnode "VSS.n1028" 0 0 11514 2415 0
rnode "VSS.t212" 0 0 11339 2492 0
rnode "VSS.n1029" 0 0 11294 3001 0
rnode "VSS.n1030" 0 0 11294 3001 0
rnode "VSS.n1031" 0 0 11294 3001 0
rnode "VSS.t359" 0 0 11251 2492 0
rnode "VSS.t187" 0 0 11163 2492 0
rnode "VSS.t245" 0 0 10987 2492 0
rnode "VSS.t301" 0 0 11075 2492 0
rnode "VSS.n1032" 0 0 11076 3363 0
rnode "VSS.n1033" 0 0 11076 3363 0
rnode "VSS.n1034" 0 0 10610 3713 0
rnode "VSS.n1035" 0 0 10108 2775 0
rnode "VSS.t42" 0 0 10283 3342 0
rnode "VSS.t108" 0 0 10371 3342 0
rnode "VSS.t415" 0 0 10459 2492 0
rnode "VSS.t60" 0 0 10547 2492 0
rnode "VSS.n1036" 0 0 10590 3324 0
rnode "VSS.n1037" 0 0 10590 3324 0
rnode "VSS.n1038" 0 0 10590 3324 0
rnode "VSS.n1039" 0 0 10590 2952 0
rnode "VSS.n1040" 0 0 10604 2912 0
rnode "VSS.n1041" 0 0 10604 2912 0
rnode "VSS.n1042" 0 0 10604 2912 0
rnode "VSS.t300" 0 0 10635 2492 0
rnode "VSS.t522" 0 0 10723 2492 0
rnode "VSS.t78" 0 0 10811 3342 0
rnode "VSS.n1043" 0 0 10811 1816 0
rnode "VSS.n1044" 0 0 10811 1816 0
rnode "VSS.n1045" 0 0 10811 1816 0
rnode "VSS.n1046" 0 0 11031 1872 0
rnode "VSS.n1047" 0 0 11207 1872 0
rnode "VSS.n1048" 0 0 11383 1872 0
rnode "VSS.n1049" 0 0 11514 1872 0
rnode "vernier_delay_line_0.saff_delay_unit_5/saff_2_0.sense_amplifier_0.VSS" 0 0 11922 1808 0
rnode "VSS.n1050" 0 0 12390 1872 0
rnode "VSS.n1051" 0 0 12390 2775 0
rnode "VSS.n1052" 0 0 13796 2415 0
rnode "VSS.n1053" 0 0 12390 2775 0
rnode "VSS.t321" 0 0 13181 3342 0
rnode "VSS.n1054" 0 0 12874 3713 0
rnode "VSS.n1055" 0 0 13406 3001 0
rnode "VSS.n1056" 0 0 12872 2952 0
rnode "VSS.n1057" 0 0 13406 3001 0
rnode "VSS.n1058" 0 0 12438 2912 0
rnode "VSS.n1059" 0 0 12892 3713 0
rnode "VSS.n1060" 0 0 12438 2912 0
rnode "VSS.n1061" 0 -0 13358 3363 0
rnode "VSS.n1062" 0 0 13796 2415 0
rnode "VSS.t170" 0 0 13621 2492 0
rnode "VSS.n1063" 0 0 13576 3001 0
rnode "VSS.n1064" 0 0 13576 3001 0
rnode "VSS.n1065" 0 0 13576 3001 0
rnode "VSS.t237" 0 0 13533 2492 0
rnode "VSS.t202" 0 0 13445 2492 0
rnode "VSS.t480" 0 0 13269 2492 0
rnode "VSS.t134" 0 0 13357 2492 0
rnode "VSS.n1066" 0 0 13358 3363 0
rnode "VSS.n1067" 0 0 13358 3363 0
rnode "VSS.n1068" 0 0 12892 3713 0
rnode "VSS.n1069" 0 0 12390 2775 0
rnode "VSS.t235" 0 0 12565 3342 0
rnode "VSS.t50" 0 0 12653 3342 0
rnode "VSS.t201" 0 0 12741 2492 0
rnode "VSS.t53" 0 0 12829 2492 0
rnode "VSS.n1070" 0 0 12872 3324 0
rnode "VSS.n1071" 0 0 12872 3324 0
rnode "VSS.n1072" 0 0 12872 3324 0
rnode "VSS.n1073" 0 0 12872 2952 0
rnode "VSS.n1074" 0 0 12886 2912 0
rnode "VSS.n1075" 0 0 12886 2912 0
rnode "VSS.n1076" 0 0 12886 2912 0
rnode "VSS.t97" 0 0 12917 2492 0
rnode "VSS.t142" 0 0 13005 2492 0
rnode "VSS.t174" 0 0 13093 3342 0
rnode "VSS.n1077" 0 0 13093 1816 0
rnode "VSS.n1078" 0 0 13093 1816 0
rnode "VSS.n1079" 0 0 13093 1816 0
rnode "VSS.n1080" 0 0 13313 1872 0
rnode "VSS.n1081" 0 0 13489 1872 0
rnode "VSS.n1082" 0 0 13665 1872 0
rnode "VSS.n1083" 0 0 13796 1872 0
rnode "vernier_delay_line_0.saff_delay_unit_6/saff_2_0.sense_amplifier_0.VSS" 0 0 14204 1808 0
rnode "VSS.n1084" 0 0 14672 1872 0
rnode "VSS.n1085" 0 0 14672 2775 0
rnode "VSS.n1086" 0 0 15375 1816 0
rnode "VSS.n1087" 0 0 16078 2415 0
rnode "VSS.n1088" 0 0 16078 2415 0
rnode "VSS.n1089" 0 0 16078 2415 0
rnode "VSS.n1090" 0 0 16309 3906 0
rnode "VSS.n1091" 0 0 16523 1628 0
rnode "VSS.n1092" 0 0 16030 334 0
rnode "VSS.n1093" 0 0 15940 289 0
rnode "VSS.t387" 0 0 15789 396 0
rnode "VSS.t14" 0 0 15701 396 0
rnode "VSS.t381" 0 0 15613 396 0
rnode "VSS.t118" 0 0 15525 396 0
rnode "VSS.t389" 0 0 15059 396 0
rnode "VSS.t386" 0 0 15147 396 0
rnode "VSS.t484" 0 0 15235 396 0
rnode "VSS.n1094" 0 0 15380 289 0
rnode "VSS.n1095" 0 0 15380 289 0
rnode "VSS.n1096" 0 0 15383 51 0
rnode "VSS.n1097" 0 0 15383 51 0
rnode "VSS.n1098" 0 0 15383 51 0
rnode "VSS.n1099" 0 0 15380 102 0
rnode "VSS.n1100" 0 0 14826 289 0
rnode "VSS.n1101" 0 0 14826 289 0
rnode "VSS.n1102" 0 0 14826 289 0
rnode "VSS.n1103" 0 0 14734 334 0
rnode "VSS.n1104" 0 0 13658 289 0
rnode "VSS.t112" 0 0 13507 396 0
rnode "VSS.t509" 0 0 13419 396 0
rnode "VSS.t418" 0 0 13331 396 0
rnode "VSS.t147" 0 0 13243 396 0
rnode "VSS.t124" 0 0 12777 396 0
rnode "VSS.t351" 0 0 12865 396 0
rnode "VSS.t411" 0 0 12953 396 0
rnode "VSS.n1105" 0 0 13098 289 0
rnode "VSS.n1106" 0 0 13098 289 0
rnode "VSS.n1107" 0 0 13101 51 0
rnode "VSS.n1108" 0 0 13101 51 0
rnode "VSS.n1109" 0 0 13101 51 0
rnode "VSS.n1110" 0 0 13098 102 0
rnode "VSS.n1111" 0 0 12544 289 0
rnode "VSS.n1112" 0 0 12544 289 0
rnode "VSS.n1113" 0 0 12544 289 0
rnode "VSS.n1114" 0 0 12452 334 0
rnode "VSS.n1115" 0 0 11376 289 0
rnode "VSS.t470" 0 0 11225 396 0
rnode "VSS.t553" 0 0 11137 396 0
rnode "VSS.t468" 0 0 11049 396 0
rnode "VSS.t29" 0 0 10961 396 0
rnode "VSS.t482" 0 0 10495 396 0
rnode "VSS.t469" 0 0 10583 396 0
rnode "VSS.t177" 0 0 10671 396 0
rnode "VSS.n1116" 0 0 10816 289 0
rnode "VSS.n1117" 0 0 10816 289 0
rnode "VSS.n1118" 0 0 10819 51 0
rnode "VSS.n1119" 0 0 10819 51 0
rnode "VSS.n1120" 0 0 10819 51 0
rnode "VSS.n1121" 0 0 10816 102 0
rnode "VSS.n1122" 0 0 10262 289 0
rnode "VSS.n1123" 0 0 10262 289 0
rnode "VSS.n1124" 0 0 10262 289 0
rnode "VSS.n1125" 0 0 10170 334 0
rnode "VSS.n1126" 0 0 9094 289 0
rnode "VSS.t0" 0 0 8943 396 0
rnode "VSS.t243" 0 0 8855 396 0
rnode "VSS.t161" 0 0 8767 396 0
rnode "VSS.t116" 0 0 8679 396 0
rnode "VSS.t270" 0 0 8213 396 0
rnode "VSS.t3" 0 0 8301 396 0
rnode "VSS.t416" 0 0 8389 396 0
rnode "VSS.n1127" 0 0 8534 289 0
rnode "VSS.n1128" 0 0 8534 289 0
rnode "VSS.n1129" 0 0 8537 51 0
rnode "VSS.n1130" 0 0 8537 51 0
rnode "VSS.n1131" 0 0 8537 51 0
rnode "VSS.n1132" 0 0 8534 102 0
rnode "VSS.n1133" 0 0 7980 289 0
rnode "VSS.n1134" 0 0 7980 289 0
rnode "VSS.n1135" 0 0 7980 289 0
rnode "VSS.n1136" 0 0 7888 334 0
rnode "VSS.n1137" 0 0 6812 289 0
rnode "VSS.t419" 0 0 6661 396 0
rnode "VSS.t278" 0 0 6573 396 0
rnode "VSS.t521" 0 0 6485 396 0
rnode "VSS.t494" 0 0 6397 396 0
rnode "VSS.t172" 0 0 5931 396 0
rnode "VSS.t536" 0 0 6019 396 0
rnode "VSS.t223" 0 0 6107 396 0
rnode "VSS.n1138" 0 0 6252 289 0
rnode "VSS.n1139" 0 0 6252 289 0
rnode "VSS.n1140" 0 0 6255 51 0
rnode "VSS.n1141" 0 0 6255 51 0
rnode "VSS.n1142" 0 0 6255 51 0
rnode "VSS.n1143" 0 0 6252 102 0
rnode "VSS.n1144" 0 0 5698 289 0
rnode "VSS.n1145" 0 0 5698 289 0
rnode "VSS.n1146" 0 0 5698 289 0
rnode "VSS.n1147" 0 0 5606 334 0
rnode "VSS.n1148" 0 0 4530 289 0
rnode "VSS.t343" 0 0 4379 396 0
rnode "VSS.t558" 0 0 4291 396 0
rnode "VSS.t581" 0 0 4203 396 0
rnode "VSS.t258" 0 0 4115 396 0
rnode "VSS.t7" 0 0 3649 396 0
rnode "VSS.t107" 0 0 3737 396 0
rnode "VSS.t305" 0 0 3825 396 0
rnode "VSS.n1149" 0 0 3970 289 0
rnode "VSS.n1150" 0 0 3970 289 0
rnode "VSS.n1151" 0 0 3973 51 0
rnode "VSS.n1152" 0 0 3973 51 0
rnode "VSS.n1153" 0 0 3973 51 0
rnode "VSS.n1154" 0 0 3970 102 0
rnode "VSS.n1155" 0 0 3416 289 0
rnode "VSS.n1156" 0 0 3416 289 0
rnode "VSS.n1157" 0 0 3416 289 0
rnode "VSS.n1158" 0 0 3324 334 0
rnode "VSS.n1159" 0 0 2248 289 0
rnode "VSS.t262" 0 0 2097 396 0
rnode "VSS.t209" 0 0 2009 396 0
rnode "VSS.t27" 0 0 1921 396 0
rnode "VSS.t195" 0 0 1833 396 0
rnode "VSS.t280" 0 0 1367 396 0
rnode "VSS.t493" 0 0 1455 396 0
rnode "VSS.t260" 0 0 1543 396 0
rnode "VSS.n1160" 0 0 1688 289 0
rnode "VSS.n1161" 0 0 1688 289 0
rnode "VSS.n1162" 0 0 1691 51 0
rnode "VSS.n1163" 0 0 1691 51 0
rnode "VSS.n1164" 0 0 1691 51 0
rnode "VSS.n1165" 0 0 1688 102 0
rnode "VSS.n1166" 0 0 1134 289 0
rnode "VSS.n1167" 0 0 1134 289 0
rnode "VSS.n1168" 0 0 1134 289 0
rnode "VSS.n1169" 0 0 -764 1866 0
rnode "VSS.n1170" 0 0 1042 2767 0
rnode "VSS.t28" 0 0 1155 3342 0
rnode "VSS.t296" 0 0 1243 3342 0
rnode "VSS.t249" 0 0 1331 2492 0
rnode "VSS.t498" 0 0 1419 2492 0
rnode "VSS.n1171" 0 0 1462 3324 0
rnode "VSS.n1172" 0 0 1462 3324 0
rnode "VSS.n1173" 0 0 1462 3324 0
rnode "VSS.n1174" 0 0 1462 2952 0
rnode "VSS.n1175" 0 0 1476 2912 0
rnode "VSS.n1176" 0 0 1476 2912 0
rnode "VSS.n1177" 0 0 1476 2912 0
rnode "VSS.t356" 0 0 1507 2492 0
rnode "VSS.t531" 0 0 1595 2492 0
rnode "VSS.t308" 0 0 1683 3342 0
rnode "VSS.n1178" 0 0 1683 1816 0
rnode "VSS.n1179" 0 0 1683 1816 0
rnode "VSS.n1180" 0 0 1683 1816 0
rnode "VSS.n1181" 0 0 980 1872 0
rnode "vernier_delay_line_0.saff_delay_unit_0/saff_2_0.sense_amplifier_0.VSS" 0 0 512 1808 0
rnode "VSS.n1182" 0 0 372 1816 0
rnode "vernier_delay_line_0.VSS" 0 0 348 5154 0
rnode "vernier_delay_line_0.saff_delay_unit_0/delay_unit_2_0.VSS" 0 0 514 5288 0
rnode "VSS.n1183" 0 0 627 5352 0
rnode "VSS.n1184" 0 0 627 5529 0
rnode "VSS.n1185" 0 0 1183 5304 0
rnode "VSS.n1186" 0 0 1183 5304 0
rnode "VSS.n1187" 0 0 1373 5352 0
rnode "VSS.n1188" 0 0 1549 5352 0
rnode "VSS.n1189" 0 0 1739 5352 0
rnode "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.VSS" 0 0 2796 5288 0
rnode "VSS.n1190" 0 0 2909 5352 0
rnode "VSS.n1191" 0 0 3099 5352 0
rnode "VSS.n1192" 0 0 3275 5352 0
rnode "VSS.n1193" 0 0 3465 5304 0
rnode "VSS.n1194" 0 0 3465 5304 0
rnode "VSS.n1195" 0 0 4021 5529 0
rnode "VSS.n1196" 0 0 4021 5529 0
rnode "VSS.n1197" 0 0 4021 5529 0
rnode "VSS.n1198" 0 0 4575 5758 0
rnode "VSS.n1199" 0 0 4899 4970 0
rnode "VSS.n1200" 0 0 5191 5529 0
rnode "VSS.n1201" 0 0 5191 5529 0
rnode "VSS.n1202" 0 0 5191 5529 0
rnode "VSS.n1203" 0 0 5747 5304 0
rnode "VSS.n1204" 0 0 5747 5304 0
rnode "VSS.n1205" 0 0 5937 5352 0
rnode "VSS.n1206" 0 0 6113 5352 0
rnode "VSS.n1207" 0 0 6303 5352 0
rnode "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.VSS" 0 0 7360 5288 0
rnode "VSS.n1208" 0 0 7473 5352 0
rnode "VSS.n1209" 0 0 7663 5352 0
rnode "VSS.n1210" 0 0 7839 5352 0
rnode "VSS.n1211" 0 0 8029 5304 0
rnode "VSS.n1212" 0 0 8029 5304 0
rnode "VSS.n1213" 0 0 8585 5529 0
rnode "VSS.n1214" 0 0 8585 5529 0
rnode "VSS.n1215" 0 0 8585 5529 0
rnode "VSS.n1216" 0 0 9139 5758 0
rnode "VSS.n1217" 0 0 9463 4970 0
rnode "VSS.n1218" 0 0 9755 5529 0
rnode "VSS.n1219" 0 0 9755 5529 0
rnode "VSS.n1220" 0 0 9755 5529 0
rnode "VSS.n1221" 0 0 10311 5304 0
rnode "VSS.n1222" 0 0 10311 5304 0
rnode "VSS.n1223" 0 0 10501 5352 0
rnode "VSS.n1224" 0 0 10677 5352 0
rnode "VSS.n1225" 0 0 10867 5352 0
rnode "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.VSS" 0 0 11924 5288 0
rnode "VSS.n1226" 0 0 12037 5352 0
rnode "VSS.n1227" 0 0 12227 5352 0
rnode "VSS.n1228" 0 0 12403 5352 0
rnode "VSS.n1229" 0 0 12593 5304 0
rnode "VSS.n1230" 0 0 12593 5304 0
rnode "VSS.n1231" 0 0 13149 5529 0
rnode "VSS.n1232" 0 0 13149 5529 0
rnode "VSS.n1233" 0 0 13149 5529 0
rnode "VSS.n1234" 0 0 13703 5758 0
rnode "VSS.n1235" 0 0 14027 4970 0
rnode "VSS.n1236" 0 0 14319 5529 0
rnode "VSS.n1237" 0 0 14319 5529 0
rnode "VSS.n1238" 0 0 14319 5529 0
rnode "VSS.n1239" 0 0 14875 5304 0
rnode "VSS.n1240" 0 0 14875 5304 0
rnode "VSS.n1241" 0 0 15065 5352 0
rnode "VSS.n1242" 0 0 15241 5352 0
rnode "VSS.n1243" 0 0 15431 5352 0
rnode "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.VSS" 0 0 16488 5288 0
resist "diff_gen_0.delay_unit_2_0.VSS" "diff_gen_0.VSS" 0.00260417
resist "VSS.n101" "VSS.n100" 0.00367647
resist "VSS.n649" "VSS.n648" 0.00367647
resist "VSS.n664" "VSS.n663" 0.00367647
resist "VSS.n679" "VSS.n678" 0.00367647
resist "VSS.n694" "VSS.n693" 0.00367647
resist "VSS.n709" "VSS.n708" 0.00367647
resist "VSS.n724" "VSS.n723" 0.00367647
resist "VSS.n809" "VSS.n784" 0.00367647
resist "VSS.n204" "VSS.n200" 0.0572917
resist "VSS.n208" "VSS.n207" 0.0572917
resist "VSS.n463" "VSS.n462" 0.0572917
resist "VSS.n459" "VSS.n458" 0.0572917
resist "VSS.n448" "VSS.n447" 0.0572917
resist "VSS.n446" "VSS.n445" 0.0572917
resist "VSS.n435" "VSS.n434" 0.0572917
resist "VSS.n433" "VSS.n432" 0.0572917
resist "VSS.n422" "VSS.n421" 0.0572917
resist "VSS.n420" "VSS.n419" 0.0572917
resist "VSS.n409" "VSS.n408" 0.0572917
resist "VSS.n407" "VSS.n406" 0.0572917
resist "VSS.n396" "VSS.n395" 0.0572917
resist "VSS.n394" "VSS.n393" 0.0572917
resist "VSS.n383" "VSS.n382" 0.0572917
resist "VSS.n381" "VSS.n380" 0.0572917
resist "VSS.n370" "VSS.n369" 0.0572917
resist "VSS.n368" "VSS.n367" 0.0572917
resist "VSS.n357" "VSS.n356" 0.0572917
resist "VSS.n355" "VSS.n354" 0.0572917
resist "VSS.n344" "VSS.n343" 0.0572917
resist "VSS.n342" "VSS.n341" 0.0572917
resist "VSS.n331" "VSS.n330" 0.0572917
resist "VSS.n329" "VSS.n328" 0.0572917
resist "VSS.n318" "VSS.n317" 0.0572917
resist "VSS.n316" "VSS.n315" 0.0572917
resist "VSS.n305" "VSS.n304" 0.0572917
resist "VSS.n303" "VSS.n302" 0.0572917
resist "VSS.n506" "VSS.n505" 0.0572917
resist "VSS.n503" "VSS.n502" 0.0572917
resist "VSS.n496" "VSS.n495" 0.0572917
resist "VSS.n493" "VSS.n480" 0.0572917
resist "VSS.n529" "VSS.n528" 0.0572917
resist "VSS.n546" "VSS.n545" 0.0572917
resist "VSS.n543" "VSS.n542" 0.0572917
resist "VSS.n538" "VSS.n537" 0.0572917
resist "stop_buffer_0.VSS" "VSS.n570" 0.0703125
resist "VSS.n507" "start_buffer_0.VSS" 0.0703125
resist "diff_gen_0.delay_unit_2_1.VSS" "VSS.n578" 0.0716146
resist "VSS.n181" "diff_gen_0.delay_unit_2_2.VSS" 0.0716146
resist "diff_gen_0.delay_unit_2_3.VSS" "VSS.n594" 0.0716146
resist "VSS.n155" "diff_gen_0.delay_unit_2_4.VSS" 0.0716146
resist "diff_gen_0.delay_unit_2_5.VSS" "VSS.n610" 0.0716146
resist "VSS.n129" "diff_gen_0.delay_unit_2_6.VSS" 0.0716146
resist "VSS.n94" "vernier_delay_line_0.saff_delay_unit_0/saff_2_0.saff_bottom_latch_0.VSS" 0.112745
resist "VSS.n642" "vernier_delay_line_0.saff_delay_unit_1/saff_2_0.saff_bottom_latch_0.VSS" 0.112745
resist "VSS.n657" "vernier_delay_line_0.saff_delay_unit_2/saff_2_0.saff_bottom_latch_0.VSS" 0.112745
resist "VSS.n672" "vernier_delay_line_0.saff_delay_unit_3/saff_2_0.saff_bottom_latch_0.VSS" 0.112745
resist "VSS.n687" "vernier_delay_line_0.saff_delay_unit_4/saff_2_0.saff_bottom_latch_0.VSS" 0.112745
resist "VSS.n702" "vernier_delay_line_0.saff_delay_unit_5/saff_2_0.saff_bottom_latch_0.VSS" 0.112745
resist "VSS.n717" "vernier_delay_line_0.saff_delay_unit_6/saff_2_0.saff_bottom_latch_0.VSS" 0.112745
resist "VSS.n794" "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.saff_bottom_latch_0.VSS" 0.112745
resist "VSS.n639" "VSS.n101" 0.120098
resist "VSS.n654" "VSS.n649" 0.120098
resist "VSS.n669" "VSS.n664" 0.120098
resist "VSS.n684" "VSS.n679" 0.120098
resist "VSS.n699" "VSS.n694" 0.120098
resist "VSS.n714" "VSS.n709" 0.120098
resist "VSS.n791" "VSS.n724" 0.120098
resist "VSS.n810" "VSS.n809" 0.120098
resist "VSS.n100" "VSS.n99" 0.123775
resist "VSS.n648" "VSS.n647" 0.123775
resist "VSS.n663" "VSS.n662" 0.123775
resist "VSS.n678" "VSS.n677" 0.123775
resist "VSS.n693" "VSS.n692" 0.123775
resist "VSS.n708" "VSS.n707" 0.123775
resist "VSS.n723" "VSS.n722" 0.123775
resist "VSS.n788" "VSS.n784" 0.123775
resist "VSS.n570" "VSS.n200" 0.13151
resist "VSS.n207" "VSS.n205" 0.13151
resist "VSS.n462" "VSS.n461" 0.13151
resist "VSS.n464" "VSS.n459" 0.13151
resist "VSS.n447" "VSS.n213" 0.13151
resist "VSS.n449" "VSS.n446" 0.13151
resist "VSS.n434" "VSS.n220" 0.13151
resist "VSS.n436" "VSS.n433" 0.13151
resist "VSS.n421" "VSS.n227" 0.13151
resist "VSS.n423" "VSS.n420" 0.13151
resist "VSS.n408" "VSS.n234" 0.13151
resist "VSS.n410" "VSS.n407" 0.13151
resist "VSS.n395" "VSS.n241" 0.13151
resist "VSS.n397" "VSS.n394" 0.13151
resist "VSS.n382" "VSS.n248" 0.13151
resist "VSS.n384" "VSS.n381" 0.13151
resist "VSS.n369" "VSS.n255" 0.13151
resist "VSS.n371" "VSS.n368" 0.13151
resist "VSS.n356" "VSS.n262" 0.13151
resist "VSS.n358" "VSS.n355" 0.13151
resist "VSS.n343" "VSS.n269" 0.13151
resist "VSS.n345" "VSS.n342" 0.13151
resist "VSS.n330" "VSS.n276" 0.13151
resist "VSS.n332" "VSS.n329" 0.13151
resist "VSS.n317" "VSS.n283" 0.13151
resist "VSS.n319" "VSS.n316" 0.13151
resist "VSS.n304" "VSS.n290" 0.13151
resist "VSS.n306" "VSS.n303" 0.13151
resist "VSS.n507" "VSS.n506" 0.13151
resist "VSS.n504" "VSS.n503" 0.13151
resist "VSS.n497" "VSS.n496" 0.13151
resist "VSS.n494" "VSS.n493" 0.13151
resist "VSS.n528" "VSS.n478" 0.13151
resist "VSS.n545" "VSS.n530" 0.13151
resist "VSS.n544" "VSS.n543" 0.13151
resist "VSS.n537" "VSS.n533" 0.13151
resist "VSS.n893" "VSS.n892" 0.146205
resist "VSS.n927" "VSS.n926" 0.146205
resist "VSS.n971" "VSS.n970" 0.146205
resist "VSS.n1005" "VSS.n1004" 0.146205
resist "VSS.n1049" "VSS.n1048" 0.146205
resist "VSS.n1083" "VSS.n1082" 0.146205
resist "VSS.n850" "VSS.n847" 0.146205
resist "VSS.n781" "VSS.n780" 0.146205
resist "VSS.n1183" "vernier_delay_line_0.saff_delay_unit_0/delay_unit_2_0.VSS" 0.147135
resist "VSS.n1190" "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.VSS" 0.147135
resist "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.VSS" "VSS.n53" 0.147135
resist "VSS.n1208" "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.VSS" 0.147135
resist "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.VSS" "VSS.n31" 0.147135
resist "VSS.n1226" "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.VSS" 0.147135
resist "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.VSS" "VSS.n9" 0.147135
resist "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.VSS" "VSS.n0" 0.147135
resist "VSS.n773" "vernier_delay_line_0.delay_unit_2_0.VSS" 0.147135
resist "VSS.n572" "diff_gen_0.delay_unit_2_0.VSS" 0.147135
resist "VSS.n579" "diff_gen_0.delay_unit_2_1.VSS" 0.147135
resist "diff_gen_0.delay_unit_2_2.VSS" "VSS.n172" 0.147135
resist "VSS.n595" "diff_gen_0.delay_unit_2_3.VSS" 0.147135
resist "diff_gen_0.delay_unit_2_4.VSS" "VSS.n146" 0.147135
resist "VSS.n611" "diff_gen_0.delay_unit_2_5.VSS" 0.147135
resist "diff_gen_0.delay_unit_2_6.VSS" "VSS.n126" 0.147135
resist "vernier_delay_line_0.saff_delay_unit_0/saff_2_0.VSS2" "VSS.n76" 0.171569
resist "VSS.n205" "VSS.n204" 0.188802
resist "VSS.n461" "VSS.n208" 0.188802
resist "VSS.n464" "VSS.n463" 0.188802
resist "VSS.n458" "VSS.n213" 0.188802
resist "VSS.n449" "VSS.n448" 0.188802
resist "VSS.n445" "VSS.n220" 0.188802
resist "VSS.n436" "VSS.n435" 0.188802
resist "VSS.n432" "VSS.n227" 0.188802
resist "VSS.n423" "VSS.n422" 0.188802
resist "VSS.n419" "VSS.n234" 0.188802
resist "VSS.n410" "VSS.n409" 0.188802
resist "VSS.n406" "VSS.n241" 0.188802
resist "VSS.n397" "VSS.n396" 0.188802
resist "VSS.n393" "VSS.n248" 0.188802
resist "VSS.n384" "VSS.n383" 0.188802
resist "VSS.n380" "VSS.n255" 0.188802
resist "VSS.n371" "VSS.n370" 0.188802
resist "VSS.n367" "VSS.n262" 0.188802
resist "VSS.n358" "VSS.n357" 0.188802
resist "VSS.n354" "VSS.n269" 0.188802
resist "VSS.n345" "VSS.n344" 0.188802
resist "VSS.n341" "VSS.n276" 0.188802
resist "VSS.n332" "VSS.n331" 0.188802
resist "VSS.n328" "VSS.n283" 0.188802
resist "VSS.n319" "VSS.n318" 0.188802
resist "VSS.n315" "VSS.n290" 0.188802
resist "VSS.n306" "VSS.n305" 0.188802
resist "VSS.n302" "VSS.n297" 0.188802
resist "VSS.n505" "VSS.n504" 0.188802
resist "VSS.n502" "VSS.n497" 0.188802
resist "VSS.n495" "VSS.n494" 0.188802
resist "VSS.n480" "VSS.n478" 0.188802
resist "VSS.n530" "VSS.n529" 0.188802
resist "VSS.n546" "VSS.n544" 0.188802
resist "VSS.n542" "VSS.n533" 0.188802
resist "VSS.n538" "VSS.n199" 0.188802
resist "VSS.n891" "VSS.n79" 0.196429
resist "VSS.n892" "VSS.n891" 0.196429
resist "VSS.n925" "VSS.n924" 0.196429
resist "VSS.n926" "VSS.n925" 0.196429
resist "VSS.n969" "VSS.n968" 0.196429
resist "VSS.n970" "VSS.n969" 0.196429
resist "VSS.n1003" "VSS.n1002" 0.196429
resist "VSS.n1004" "VSS.n1003" 0.196429
resist "VSS.n1047" "VSS.n1046" 0.196429
resist "VSS.n1048" "VSS.n1047" 0.196429
resist "VSS.n1081" "VSS.n1080" 0.196429
resist "VSS.n1082" "VSS.n1081" 0.196429
resist "VSS.n852" "VSS.n851" 0.196429
resist "VSS.n851" "VSS.n850" 0.196429
resist "VSS.n779" "VSS.n734" 0.196429
resist "VSS.n780" "VSS.n779" 0.196429
resist "VSS.n571" "VSS.n199" 0.211719
resist "VSS.n75" "VSS.n71" 0.229167
resist "VSS.n1188" "VSS.n1187" 0.229167
resist "VSS.n1192" "VSS.n1191" 0.229167
resist "VSS.n64" "VSS.n63" 0.229167
resist "VSS.n52" "VSS.n49" 0.229167
resist "VSS.n1206" "VSS.n1205" 0.229167
resist "VSS.n1210" "VSS.n1209" 0.229167
resist "VSS.n42" "VSS.n41" 0.229167
resist "VSS.n30" "VSS.n27" 0.229167
resist "VSS.n1224" "VSS.n1223" 0.229167
resist "VSS.n1228" "VSS.n1227" 0.229167
resist "VSS.n20" "VSS.n19" 0.229167
resist "VSS.n8" "VSS.n5" 0.229167
resist "VSS.n1242" "VSS.n1241" 0.229167
resist "VSS.n760" "VSS.n759" 0.229167
resist "VSS.n771" "VSS.n770" 0.229167
resist "VSS.n821" "VSS.n820" 0.229167
resist "VSS.n817" "VSS.n816" 0.229167
resist "VSS.n198" "VSS.n194" 0.229167
resist "VSS.n577" "VSS.n576" 0.229167
resist "VSS.n581" "VSS.n580" 0.229167
resist "VSS.n187" "VSS.n186" 0.229167
resist "VSS.n171" "VSS.n168" 0.229167
resist "VSS.n593" "VSS.n592" 0.229167
resist "VSS.n597" "VSS.n596" 0.229167
resist "VSS.n161" "VSS.n160" 0.229167
resist "VSS.n145" "VSS.n142" 0.229167
resist "VSS.n609" "VSS.n608" 0.229167
resist "VSS.n613" "VSS.n612" 0.229167
resist "VSS.n135" "VSS.n134" 0.229167
resist "VSS.n125" "VSS.n124" 0.229167
resist "VSS.n119" "VSS.n117" 0.229167
resist "VSS.n98" "VSS.n94" 0.231618
resist "VSS.n646" "VSS.n642" 0.231618
resist "VSS.n661" "VSS.n657" 0.231618
resist "VSS.n676" "VSS.n672" 0.231618
resist "VSS.n691" "VSS.n687" 0.231618
resist "VSS.n706" "VSS.n702" 0.231618
resist "VSS.n721" "VSS.n717" 0.231618
resist "VSS.n794" "VSS.n789" 0.231618
resist "VSS.n641" "VSS.n640" 0.238971
resist "VSS.n656" "VSS.n655" 0.238971
resist "VSS.n671" "VSS.n670" 0.238971
resist "VSS.n686" "VSS.n685" 0.238971
resist "VSS.n701" "VSS.n700" 0.238971
resist "VSS.n716" "VSS.n715" 0.238971
resist "VSS.n793" "VSS.n792" 0.238971
resist "VSS.n812" "VSS.n811" 0.238971
resist "VSS.n1180" "VSS.n79" 0.245536
resist "VSS.n924" "VSS.n923" 0.245536
resist "VSS.n968" "VSS.n967" 0.245536
resist "VSS.n1002" "VSS.n1001" 0.245536
resist "VSS.n1046" "VSS.n1045" 0.245536
resist "VSS.n1080" "VSS.n1079" 0.245536
resist "VSS.n853" "VSS.n852" 0.245536
resist "VSS.n845" "VSS.n734" 0.245536
resist "VSS.n1183" "VSS.n75" 0.247396
resist "VSS.n1186" "VSS.n71" 0.247396
resist "VSS.n1187" "VSS.n1186" 0.247396
resist "VSS.n1189" "VSS.n1188" 0.247396
resist "VSS.n1191" "VSS.n1190" 0.247396
resist "VSS.n1193" "VSS.n1192" 0.247396
resist "VSS.n1193" "VSS.n64" 0.247396
resist "VSS.n63" "VSS.n58" 0.247396
resist "VSS.n53" "VSS.n52" 0.247396
resist "VSS.n1204" "VSS.n49" 0.247396
resist "VSS.n1205" "VSS.n1204" 0.247396
resist "VSS.n1207" "VSS.n1206" 0.247396
resist "VSS.n1209" "VSS.n1208" 0.247396
resist "VSS.n1211" "VSS.n1210" 0.247396
resist "VSS.n1211" "VSS.n42" 0.247396
resist "VSS.n41" "VSS.n36" 0.247396
resist "VSS.n31" "VSS.n30" 0.247396
resist "VSS.n1222" "VSS.n27" 0.247396
resist "VSS.n1223" "VSS.n1222" 0.247396
resist "VSS.n1225" "VSS.n1224" 0.247396
resist "VSS.n1227" "VSS.n1226" 0.247396
resist "VSS.n1229" "VSS.n1228" 0.247396
resist "VSS.n1229" "VSS.n20" 0.247396
resist "VSS.n19" "VSS.n14" 0.247396
resist "VSS.n9" "VSS.n8" 0.247396
resist "VSS.n1240" "VSS.n5" 0.247396
resist "VSS.n1241" "VSS.n1240" 0.247396
resist "VSS.n1243" "VSS.n1242" 0.247396
resist "VSS.n759" "VSS.n0" 0.247396
resist "VSS.n769" "VSS.n760" 0.247396
resist "VSS.n770" "VSS.n769" 0.247396
resist "VSS.n772" "VSS.n771" 0.247396
resist "VSS.n820" "VSS.n773" 0.247396
resist "VSS.n822" "VSS.n821" 0.247396
resist "VSS.n822" "VSS.n817" 0.247396
resist "VSS.n816" "VSS.n815" 0.247396
resist "VSS.n572" "VSS.n198" 0.247396
resist "VSS.n575" "VSS.n194" 0.247396
resist "VSS.n576" "VSS.n575" 0.247396
resist "VSS.n578" "VSS.n577" 0.247396
resist "VSS.n580" "VSS.n579" 0.247396
resist "VSS.n582" "VSS.n581" 0.247396
resist "VSS.n582" "VSS.n187" 0.247396
resist "VSS.n186" "VSS.n181" 0.247396
resist "VSS.n172" "VSS.n171" 0.247396
resist "VSS.n591" "VSS.n168" 0.247396
resist "VSS.n592" "VSS.n591" 0.247396
resist "VSS.n594" "VSS.n593" 0.247396
resist "VSS.n596" "VSS.n595" 0.247396
resist "VSS.n598" "VSS.n597" 0.247396
resist "VSS.n598" "VSS.n161" 0.247396
resist "VSS.n160" "VSS.n155" 0.247396
resist "VSS.n146" "VSS.n145" 0.247396
resist "VSS.n607" "VSS.n142" 0.247396
resist "VSS.n608" "VSS.n607" 0.247396
resist "VSS.n610" "VSS.n609" 0.247396
resist "VSS.n612" "VSS.n611" 0.247396
resist "VSS.n614" "VSS.n613" 0.247396
resist "VSS.n614" "VSS.n135" 0.247396
resist "VSS.n134" "VSS.n129" 0.247396
resist "VSS.n126" "VSS.n125" 0.247396
resist "VSS.n124" "VSS.n120" 0.247396
resist "VSS.n120" "VSS.n119" 0.247396
resist "VSS.n99" "VSS.n98" 0.323529
resist "VSS.n640" "VSS.n639" 0.323529
resist "VSS.n647" "VSS.n646" 0.323529
resist "VSS.n655" "VSS.n654" 0.323529
resist "VSS.n662" "VSS.n661" 0.323529
resist "VSS.n670" "VSS.n669" 0.323529
resist "VSS.n677" "VSS.n676" 0.323529
resist "VSS.n685" "VSS.n684" 0.323529
resist "VSS.n692" "VSS.n691" 0.323529
resist "VSS.n700" "VSS.n699" 0.323529
resist "VSS.n707" "VSS.n706" 0.323529
resist "VSS.n715" "VSS.n714" 0.323529
resist "VSS.n722" "VSS.n721" 0.323529
resist "VSS.n792" "VSS.n791" 0.323529
resist "VSS.n789" "VSS.n788" 0.323529
resist "VSS.n811" "VSS.n810" 0.323529
resist "VSS.n1165" "VSS.n1164" 0.376471
resist "VSS.n1154" "VSS.n1153" 0.376471
resist "VSS.n1143" "VSS.n1142" 0.376471
resist "VSS.n1132" "VSS.n1131" 0.376471
resist "VSS.n1121" "VSS.n1120" 0.376471
resist "VSS.n1110" "VSS.n1109" 0.376471
resist "VSS.n1099" "VSS.n1098" 0.376471
resist "VSS.n808" "VSS.n785" 0.376471
resist "diff_gen_0.VSS" "VSS.n571" 0.425781
resist "vernier_delay_line_0.saff_delay_unit_1/saff_2_0.sense_amplifier_0.VSS" "VSS.n893" 0.455357
resist "vernier_delay_line_0.saff_delay_unit_2/saff_2_0.sense_amplifier_0.VSS" "VSS.n927" 0.455357
resist "vernier_delay_line_0.saff_delay_unit_3/saff_2_0.sense_amplifier_0.VSS" "VSS.n971" 0.455357
resist "vernier_delay_line_0.saff_delay_unit_4/saff_2_0.sense_amplifier_0.VSS" "VSS.n1005" 0.455357
resist "vernier_delay_line_0.saff_delay_unit_5/saff_2_0.sense_amplifier_0.VSS" "VSS.n1049" 0.455357
resist "vernier_delay_line_0.saff_delay_unit_6/saff_2_0.sense_amplifier_0.VSS" "VSS.n1083" 0.455357
resist "VSS.n847" "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.sense_amplifier_0.VSS" 0.455357
resist "VSS.n1180" "VSS.n1179" 0.516667
resist "VSS.n923" "VSS.n922" 0.516667
resist "VSS.n967" "VSS.n966" 0.516667
resist "VSS.n1001" "VSS.n1000" 0.516667
resist "VSS.n1045" "VSS.n1044" 0.516667
resist "VSS.n1079" "VSS.n1078" 0.516667
resist "VSS.n1086" "VSS.n853" 0.516667
resist "VSS.n845" "VSS.n844" 0.516667
resist "vernier_delay_line_0.saff_delay_unit_0/saff_2_0.sense_amplifier_0.VSS" "VSS.n1181" 0.522321
resist "VSS.n894" "vernier_delay_line_0.saff_delay_unit_1/saff_2_0.sense_amplifier_0.VSS" 0.522321
resist "VSS.n928" "vernier_delay_line_0.saff_delay_unit_2/saff_2_0.sense_amplifier_0.VSS" 0.522321
resist "VSS.n972" "vernier_delay_line_0.saff_delay_unit_3/saff_2_0.sense_amplifier_0.VSS" 0.522321
resist "VSS.n1006" "vernier_delay_line_0.saff_delay_unit_4/saff_2_0.sense_amplifier_0.VSS" 0.522321
resist "VSS.n1050" "vernier_delay_line_0.saff_delay_unit_5/saff_2_0.sense_amplifier_0.VSS" 0.522321
resist "VSS.n1084" "vernier_delay_line_0.saff_delay_unit_6/saff_2_0.sense_amplifier_0.VSS" 0.522321
resist "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.sense_amplifier_0.VSS" "VSS.n846" 0.522321
resist "VSS.n815" "VSS.n814" 0.53776
resist "VSS.n1186" "VSS.n1185" 0.58125
resist "VSS.n1194" "VSS.n1193" 0.58125
resist "VSS.n1204" "VSS.n1203" 0.58125
resist "VSS.n1212" "VSS.n1211" 0.58125
resist "VSS.n1222" "VSS.n1221" 0.58125
resist "VSS.n1230" "VSS.n1229" 0.58125
resist "VSS.n1240" "VSS.n1239" 0.58125
resist "VSS.n769" "VSS.n768" 0.58125
resist "VSS.n823" "VSS.n822" 0.58125
resist "VSS.n1164" "VSS.n101" 0.58125
resist "VSS.n1153" "VSS.n649" 0.58125
resist "VSS.n1142" "VSS.n664" 0.58125
resist "VSS.n1131" "VSS.n679" 0.58125
resist "VSS.n1120" "VSS.n694" 0.58125
resist "VSS.n1109" "VSS.n709" 0.58125
resist "VSS.n1098" "VSS.n724" 0.58125
resist "VSS.n809" "VSS.n808" 0.58125
resist "VSS.n575" "VSS.n574" 0.58125
resist "VSS.n583" "VSS.n582" 0.58125
resist "VSS.n591" "VSS.n590" 0.58125
resist "VSS.n599" "VSS.n598" 0.58125
resist "VSS.n607" "VSS.n606" 0.58125
resist "VSS.n615" "VSS.n614" 0.58125
resist "VSS.n622" "VSS.n120" 0.58125
resist "vernier_delay_line_0.saff_delay_unit_0/saff_2_0.saff_bottom_latch_0.VSS" "vernier_delay_line_0.saff_delay_unit_0/saff_2_0.VSS2" 0.64951
resist "vernier_delay_line_0.saff_delay_unit_1/saff_2_0.saff_bottom_latch_0.VSS" "vernier_delay_line_0.saff_delay_unit_1/saff_2_0.VSS2" 0.64951
resist "vernier_delay_line_0.saff_delay_unit_2/saff_2_0.saff_bottom_latch_0.VSS" "vernier_delay_line_0.saff_delay_unit_2/saff_2_0.VSS2" 0.64951
resist "vernier_delay_line_0.saff_delay_unit_3/saff_2_0.saff_bottom_latch_0.VSS" "vernier_delay_line_0.saff_delay_unit_3/saff_2_0.VSS2" 0.64951
resist "vernier_delay_line_0.saff_delay_unit_4/saff_2_0.saff_bottom_latch_0.VSS" "vernier_delay_line_0.saff_delay_unit_4/saff_2_0.VSS2" 0.64951
resist "vernier_delay_line_0.saff_delay_unit_5/saff_2_0.saff_bottom_latch_0.VSS" "vernier_delay_line_0.saff_delay_unit_5/saff_2_0.VSS2" 0.64951
resist "vernier_delay_line_0.saff_delay_unit_6/saff_2_0.saff_bottom_latch_0.VSS" "vernier_delay_line_0.saff_delay_unit_6/saff_2_0.VSS2" 0.64951
resist "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.saff_bottom_latch_0.VSS" "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.VSS2" 0.64951
resist "vernier_delay_line_0.saff_delay_unit_1/saff_2_0.VSS2" "VSS.n641" 0.669118
resist "vernier_delay_line_0.saff_delay_unit_2/saff_2_0.VSS2" "VSS.n656" 0.669118
resist "vernier_delay_line_0.saff_delay_unit_3/saff_2_0.VSS2" "VSS.n671" 0.669118
resist "vernier_delay_line_0.saff_delay_unit_4/saff_2_0.VSS2" "VSS.n686" 0.669118
resist "vernier_delay_line_0.saff_delay_unit_5/saff_2_0.VSS2" "VSS.n701" 0.669118
resist "vernier_delay_line_0.saff_delay_unit_6/saff_2_0.VSS2" "VSS.n716" 0.669118
resist "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.VSS2" "VSS.n793" 0.669118
resist "VSS.n1181" "VSS.n1180" 0.784598
resist "VSS.n923" "VSS.n894" 0.784598
resist "VSS.n967" "VSS.n928" 0.784598
resist "VSS.n1001" "VSS.n972" 0.784598
resist "VSS.n1045" "VSS.n1006" 0.784598
resist "VSS.n1079" "VSS.n1050" 0.784598
resist "VSS.n1084" "VSS.n853" 0.784598
resist "VSS.n846" "VSS.n845" 0.784598
resist "VSS.n814" "VSS" 1.17445
resist "VSS.n893" "VSS.n80" 1.37132
resist "VSS.n927" "VSS.n887" 1.37132
resist "VSS.n971" "VSS.n884" 1.37132
resist "VSS.n1005" "VSS.n881" 1.37132
resist "VSS.n1049" "VSS.n878" 1.37132
resist "VSS.n1083" "VSS.n875" 1.37132
resist "VSS.n1087" "VSS.n847" 1.37132
resist "VSS.n781" "VSS.n735" 1.37132
resist "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.VSS" "VSS.n1189" 1.3763
resist "VSS.n58" "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.VSS" 1.3763
resist "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.VSS" "VSS.n1207" 1.3763
resist "VSS.n36" "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.VSS" 1.3763
resist "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.VSS" "VSS.n1225" 1.3763
resist "VSS.n14" "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.VSS" 1.3763
resist "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.VSS" "VSS.n1243" 1.3763
resist "vernier_delay_line_0.delay_unit_2_0.VSS" "VSS.n772" 1.3763
resist "VSS.n1181" "VSS.n77" 1.56328
resist "VSS.n895" "VSS.n894" 1.56328
resist "VSS.n929" "VSS.n928" 1.56328
resist "VSS.n973" "VSS.n972" 1.56328
resist "VSS.n1007" "VSS.n1006" 1.56328
resist "VSS.n1051" "VSS.n1050" 1.56328
resist "VSS.n1085" "VSS.n1084" 1.56328
resist "VSS.n846" "VSS.n732" 1.56328
resist "VSS.n105" "VSS.t337" 1.93152
resist "VSS.n910" "VSS.t73" 1.93152
resist "VSS.n954" "VSS.t347" 1.93152
resist "VSS.n988" "VSS.t185" 1.93152
resist "VSS.n1032" "VSS.t301" 1.93152
resist "VSS.n1066" "VSS.t134" 1.93152
resist "VSS.t12" "VSS.n865" 1.93152
resist "VSS.n833" "VSS.t413" 1.93152
resist "VSS.n1175" "VSS.n1174" 2.24
resist "VSS.n918" "VSS.n917" 2.24
resist "VSS.n962" "VSS.n961" 2.24
resist "VSS.n996" "VSS.n995" 2.24
resist "VSS.n1040" "VSS.n1039" 2.24
resist "VSS.n1074" "VSS.n1073" 2.24
resist "VSS.n869" "VSS.n868" 2.24
resist "VSS.n840" "VSS.n839" 2.24
resist "VSS.n813" "VSS.n781" 2.28571
resist "VSS.n204" "VSS.n201" 2.325
resist "VSS.n472" "VSS.n208" 2.325
resist "VSS.n463" "VSS.n211" 2.325
resist "VSS.n458" "VSS.n457" 2.325
resist "VSS.n448" "VSS.n218" 2.325
resist "VSS.n445" "VSS.n444" 2.325
resist "VSS.n435" "VSS.n225" 2.325
resist "VSS.n432" "VSS.n431" 2.325
resist "VSS.n422" "VSS.n232" 2.325
resist "VSS.n419" "VSS.n418" 2.325
resist "VSS.n409" "VSS.n239" 2.325
resist "VSS.n406" "VSS.n405" 2.325
resist "VSS.n396" "VSS.n246" 2.325
resist "VSS.n393" "VSS.n392" 2.325
resist "VSS.n383" "VSS.n253" 2.325
resist "VSS.n380" "VSS.n379" 2.325
resist "VSS.n370" "VSS.n260" 2.325
resist "VSS.n367" "VSS.n366" 2.325
resist "VSS.n357" "VSS.n267" 2.325
resist "VSS.n354" "VSS.n353" 2.325
resist "VSS.n344" "VSS.n274" 2.325
resist "VSS.n341" "VSS.n340" 2.325
resist "VSS.n331" "VSS.n281" 2.325
resist "VSS.n328" "VSS.n327" 2.325
resist "VSS.n318" "VSS.n288" 2.325
resist "VSS.n315" "VSS.n314" 2.325
resist "VSS.n305" "VSS.n295" 2.325
resist "VSS.n302" "VSS.n301" 2.325
resist "VSS.n505" "VSS.n490" 2.325
resist "VSS.n502" "VSS.n501" 2.325
resist "VSS.n495" "VSS.n484" 2.325
resist "VSS.n561" "VSS.n480" 2.325
resist "VSS.n529" "VSS.n479" 2.325
resist "VSS.n547" "VSS.n546" 2.325
resist "VSS.n542" "VSS.n541" 2.325
resist "VSS.n539" "VSS.n538" 2.325
resist "VSS.n814" "VSS.n813" 2.3956
resist "VSS.n1182" "vernier_delay_line_0.saff_delay_unit_0/saff_2_0.sense_amplifier_0.VSS" 2.40625
resist "VSS.n121" "VSS.n115" 2.52945
resist "VSS.n630" "VSS.n72" 2.52945
resist "VSS.n774" "VSS.n753" 2.52945
resist "VSS.n763" "VSS.n761" 2.52945
resist "VSS.n10" "VSS.n6" 2.52945
resist "VSS.n15" "VSS.n13" 2.52945
resist "VSS.n32" "VSS.n28" 2.52945
resist "VSS.n37" "VSS.n35" 2.52945
resist "VSS.n54" "VSS.n50" 2.52945
resist "VSS.n59" "VSS.n57" 2.52945
resist "VSS.n513" "VSS.n195" 2.52945
resist "VSS.n182" "VSS.n180" 2.52945
resist "VSS.n173" "VSS.n169" 2.52945
resist "VSS.n156" "VSS.n154" 2.52945
resist "VSS.n147" "VSS.n143" 2.52945
resist "VSS.n130" "VSS.n128" 2.52945
resist "vernier_delay_line_0.saff_delay_unit_0/delay_unit_2_0.VSS" "vernier_delay_line_0.VSS" 2.5651
resist "VSS.n1184" "VSS.n1183" 2.7675
resist "VSS.n1189" "VSS.n67" 2.7675
resist "VSS.n767" "VSS.n0" 2.7675
resist "VSS.n772" "VSS.n754" 2.7675
resist "VSS.n1226" "VSS.n16" 2.7675
resist "VSS.n1231" "VSS.n14" 2.7675
resist "VSS.n1208" "VSS.n38" 2.7675
resist "VSS.n1213" "VSS.n36" 2.7675
resist "VSS.n1190" "VSS.n60" 2.7675
resist "VSS.n1195" "VSS.n58" 2.7675
resist "VSS.n1207" "VSS.n45" 2.7675
resist "VSS.n1202" "VSS.n53" 2.7675
resist "VSS.n1225" "VSS.n23" 2.7675
resist "VSS.n1220" "VSS.n31" 2.7675
resist "VSS.n1243" "VSS.n1" 2.7675
resist "VSS.n1238" "VSS.n9" 2.7675
resist "VSS.n824" "VSS.n773" 2.7675
resist "VSS.n815" "VSS.n775" 2.7675
resist "VSS.n573" "VSS.n572" 2.7675
resist "VSS.n578" "VSS.n190" 2.7675
resist "VSS.n621" "VSS.n126" 2.7675
resist "VSS.n611" "VSS.n131" 2.7675
resist "VSS.n616" "VSS.n129" 2.7675
resist "VSS.n605" "VSS.n146" 2.7675
resist "VSS.n610" "VSS.n138" 2.7675
resist "VSS.n595" "VSS.n157" 2.7675
resist "VSS.n600" "VSS.n155" 2.7675
resist "VSS.n589" "VSS.n172" 2.7675
resist "VSS.n594" "VSS.n164" 2.7675
resist "VSS.n579" "VSS.n183" 2.7675
resist "VSS.n584" "VSS.n181" 2.7675
resist "vernier_delay_line_0.VSS" "VSS.n1182" 2.89757
resist "VSS.n623" "VSS.n117" 3.0149
resist "VSS.n570" "VSS.n569" 3.46198
resist "VSS.n508" "VSS.n507" 3.46198
resist "VSS.n504" "VSS.n491" 3.46198
resist "VSS.n498" "VSS.n497" 3.46198
resist "VSS.n494" "VSS.n492" 3.46198
resist "VSS.n563" "VSS.n478" 3.46198
resist "VSS.n549" "VSS.n530" 3.46198
resist "VSS.n544" "VSS.n532" 3.46198
resist "VSS.n534" "VSS.n533" 3.46198
resist "VSS.n536" "VSS.n199" 3.46198
resist "VSS.n474" "VSS.n205" 3.46198
resist "VSS.n461" "VSS.n460" 3.46198
resist "VSS.n465" "VSS.n464" 3.46198
resist "VSS.n215" "VSS.n213" 3.46198
resist "VSS.n450" "VSS.n449" 3.46198
resist "VSS.n222" "VSS.n220" 3.46198
resist "VSS.n437" "VSS.n436" 3.46198
resist "VSS.n229" "VSS.n227" 3.46198
resist "VSS.n424" "VSS.n423" 3.46198
resist "VSS.n236" "VSS.n234" 3.46198
resist "VSS.n411" "VSS.n410" 3.46198
resist "VSS.n243" "VSS.n241" 3.46198
resist "VSS.n398" "VSS.n397" 3.46198
resist "VSS.n250" "VSS.n248" 3.46198
resist "VSS.n385" "VSS.n384" 3.46198
resist "VSS.n257" "VSS.n255" 3.46198
resist "VSS.n372" "VSS.n371" 3.46198
resist "VSS.n264" "VSS.n262" 3.46198
resist "VSS.n359" "VSS.n358" 3.46198
resist "VSS.n271" "VSS.n269" 3.46198
resist "VSS.n346" "VSS.n345" 3.46198
resist "VSS.n278" "VSS.n276" 3.46198
resist "VSS.n333" "VSS.n332" 3.46198
resist "VSS.n285" "VSS.n283" 3.46198
resist "VSS.n320" "VSS.n319" 3.46198
resist "VSS.n292" "VSS.n290" 3.46198
resist "VSS.n307" "VSS.n306" 3.46198
resist "VSS.n298" "VSS.n297" 3.46198
resist "VSS.n571" "stop_buffer_0.VSS" 3.50078
resist "VSS.n1182" "VSS.n76" 3.78212
resist "VSS.n1171" "VSS.n83" 3.86304
resist "VSS.n914" "VSS.n898" 3.86304
resist "VSS.n958" "VSS.n932" 3.86304
resist "VSS.n992" "VSS.n976" 3.86304
resist "VSS.n1036" "VSS.n1010" 3.86304
resist "VSS.n1070" "VSS.n1054" 3.86304
resist "VSS.n872" "VSS.n856" 3.86304
resist "VSS.n836" "VSS.n738" 3.86304
resist "VSS.n813" "VSS.n812" 3.89115
resist "VSS.n1163" "VSS.n93" 5.79412
resist "VSS.n1152" "VSS.n637" 5.79412
resist "VSS.n1141" "VSS.n652" 5.79412
resist "VSS.n1130" "VSS.n667" 5.79412
resist "VSS.n1119" "VSS.n682" 5.79412
resist "VSS.n1108" "VSS.n697" 5.79412
resist "VSS.n1097" "VSS.n712" 5.79412
resist "VSS.n807" "VSS.n797" 5.79412
resist "VSS.n78" "VSS.t57" 5.8
resist "VSS.n78" "VSS.t338" 5.8
resist "VSS.n890" "VSS.t353" 5.8
resist "VSS.n890" "VSS.t293" 5.8
resist "VSS.n889" "VSS.t342" 5.8
resist "VSS.n889" "VSS.t74" 5.8
resist "VSS.n888" "VSS.t333" 5.8
resist "VSS.n888" "VSS.t133" 5.8
resist "VSS.n886" "VSS.t277" 5.8
resist "VSS.n886" "VSS.t348" 5.8
resist "VSS.n885" "VSS.t546" 5.8
resist "VSS.n885" "VSS.t364" 5.8
resist "VSS.n883" "VSS.t248" 5.8
resist "VSS.n883" "VSS.t186" 5.8
resist "VSS.n882" "VSS.t38" 5.8
resist "VSS.n882" "VSS.t552" 5.8
resist "VSS.n880" "VSS.t246" 5.8
resist "VSS.n880" "VSS.t302" 5.8
resist "VSS.n879" "VSS.t188" 5.8
resist "VSS.n879" "VSS.t360" 5.8
resist "VSS.n877" "VSS.t481" 5.8
resist "VSS.n877" "VSS.t135" 5.8
resist "VSS.n876" "VSS.t203" 5.8
resist "VSS.n876" "VSS.t238" 5.8
resist "VSS.n848" "VSS.t504" 5.8
resist "VSS.n848" "VSS.t13" 5.8
resist "VSS.n849" "VSS.t32" 5.8
resist "VSS.n849" "VSS.t85" 5.8
resist "VSS.n733" "VSS.t36" 5.8
resist "VSS.n733" "VSS.t414" 5.8
resist "VSS.n778" "VSS.t366" 5.8
resist "VSS.n778" "VSS.t180" 5.8
resist "VSS.n297" "VSS.n76" 5.90902
resist "VSS.n1166" "VSS.n94" 7.71938
resist "VSS.n100" "VSS.n95" 7.71938
resist "VSS.n641" "VSS.n96" 7.71938
resist "VSS.n1155" "VSS.n642" 7.71938
resist "VSS.n648" "VSS.n643" 7.71938
resist "VSS.n656" "VSS.n644" 7.71938
resist "VSS.n1144" "VSS.n657" 7.71938
resist "VSS.n663" "VSS.n658" 7.71938
resist "VSS.n671" "VSS.n659" 7.71938
resist "VSS.n1133" "VSS.n672" 7.71938
resist "VSS.n678" "VSS.n673" 7.71938
resist "VSS.n686" "VSS.n674" 7.71938
resist "VSS.n1122" "VSS.n687" 7.71938
resist "VSS.n693" "VSS.n688" 7.71938
resist "VSS.n701" "VSS.n689" 7.71938
resist "VSS.n1111" "VSS.n702" 7.71938
resist "VSS.n708" "VSS.n703" 7.71938
resist "VSS.n716" "VSS.n704" 7.71938
resist "VSS.n1100" "VSS.n717" 7.71938
resist "VSS.n723" "VSS.n718" 7.71938
resist "VSS.n793" "VSS.n719" 7.71938
resist "VSS.n795" "VSS.n794" 7.71938
resist "VSS.n803" "VSS.n784" 7.71938
resist "VSS.n812" "VSS.n782" 7.71938
resist "VSS.n828" "VSS.n827" 10.6538
resist "VSS.n801" "VSS.n800" 12.7845
resist "VSS.n1178" "VSS.t308" 15.3947
resist "VSS.n1179" "VSS.n1178" 15.3947
resist "VSS.n921" "VSS.t110" 15.3947
resist "VSS.n922" "VSS.n921" 15.3947
resist "VSS.n965" "VSS.t255" 15.3947
resist "VSS.n966" "VSS.n965" 15.3947
resist "VSS.n999" "VSS.t2" 15.3947
resist "VSS.n1000" "VSS.n999" 15.3947
resist "VSS.n1043" "VSS.t78" 15.3947
resist "VSS.n1044" "VSS.n1043" 15.3947
resist "VSS.n1077" "VSS.t174" 15.3947
resist "VSS.n1078" "VSS.n1077" 15.3947
resist "VSS.t216" "VSS.n730" 15.3947
resist "VSS.n1086" "VSS.n730" 15.3947
resist "VSS.n843" "VSS.t377" 15.3947
resist "VSS.n844" "VSS.n843" 15.3947
resist "VSS.n807" "VSS.n806" 17.2059
resist "VSS.n808" "VSS.n807" 17.2059
resist "VSS.n1097" "VSS.n1096" 17.2059
resist "VSS.n1098" "VSS.n1097" 17.2059
resist "VSS.n1108" "VSS.n1107" 17.2059
resist "VSS.n1109" "VSS.n1108" 17.2059
resist "VSS.n1119" "VSS.n1118" 17.2059
resist "VSS.n1120" "VSS.n1119" 17.2059
resist "VSS.n1130" "VSS.n1129" 17.2059
resist "VSS.n1131" "VSS.n1130" 17.2059
resist "VSS.n1141" "VSS.n1140" 17.2059
resist "VSS.n1142" "VSS.n1141" 17.2059
resist "VSS.n1152" "VSS.n1151" 17.2059
resist "VSS.n1153" "VSS.n1152" 17.2059
resist "VSS.n1163" "VSS.n1162" 17.2059
resist "VSS.n1164" "VSS.n1163" 17.2059
resist "VSS.n97" "VSS.t372" 17.4
resist "VSS.n97" "VSS.t281" 17.4
resist "VSS.n638" "VSS.t210" 17.4
resist "VSS.n638" "VSS.t263" 17.4
resist "VSS.n645" "VSS.t152" 17.4
resist "VSS.n645" "VSS.t8" 17.4
resist "VSS.n653" "VSS.t559" 17.4
resist "VSS.n653" "VSS.t344" 17.4
resist "VSS.n660" "VSS.t530" 17.4
resist "VSS.n660" "VSS.t173" 17.4
resist "VSS.n668" "VSS.t279" 17.4
resist "VSS.n668" "VSS.t420" 17.4
resist "VSS.n675" "VSS.t165" 17.4
resist "VSS.n675" "VSS.t271" 17.4
resist "VSS.n683" "VSS.t244" 17.4
resist "VSS.n683" "VSS.t1" 17.4
resist "VSS.n690" "VSS.t473" 17.4
resist "VSS.n690" "VSS.t483" 17.4
resist "VSS.n698" "VSS.t554" 17.4
resist "VSS.n698" "VSS.t471" 17.4
resist "VSS.n705" "VSS.t346" 17.4
resist "VSS.n705" "VSS.t125" 17.4
resist "VSS.n713" "VSS.t510" 17.4
resist "VSS.n713" "VSS.t113" 17.4
resist "VSS.n720" "VSS.t384" 17.4
resist "VSS.n720" "VSS.t390" 17.4
resist "VSS.n790" "VSS.t15" 17.4
resist "VSS.n790" "VSS.t388" 17.4
resist "VSS.n787" "VSS.t442" 17.4
resist "VSS.n787" "VSS.t226" 17.4
resist "VSS.n783" "VSS.t565" 17.4
resist "VSS.n783" "VSS.t379" 17.4
resist "VSS.n197" "VSS.t90" 17.4
resist "VSS.n197" "VSS.t323" 17.4
resist "VSS.n193" "VSS.t500" 17.4
resist "VSS.n193" "VSS.t194" 17.4
resist "VSS.n192" "VSS.t452" 17.4
resist "VSS.n192" "VSS.t310" 17.4
resist "VSS.n191" "VSS.t40" 17.4
resist "VSS.n191" "VSS.t572" 17.4
resist "VSS.n189" "VSS.t92" 17.4
resist "VSS.n189" "VSS.t67" 17.4
resist "VSS.n188" "VSS.t291" 17.4
resist "VSS.n188" "VSS.t477" 17.4
resist "VSS.n184" "VSS.t49" 17.4
resist "VSS.n184" "VSS.t94" 17.4
resist "VSS.n185" "VSS.t176" 17.4
resist "VSS.n185" "VSS.t141" 17.4
resist "VSS.n170" "VSS.t316" 17.4
resist "VSS.n170" "VSS.t429" 17.4
resist "VSS.n167" "VSS.t508" 17.4
resist "VSS.n167" "VSS.t514" 17.4
resist "VSS.n166" "VSS.t580" 17.4
resist "VSS.n166" "VSS.t583" 17.4
resist "VSS.n165" "VSS.t563" 17.4
resist "VSS.n165" "VSS.t154" 17.4
resist "VSS.n163" "VSS.t137" 17.4
resist "VSS.n163" "VSS.t528" 17.4
resist "VSS.n162" "VSS.t450" 17.4
resist "VSS.n162" "VSS.t402" 17.4
resist "VSS.n158" "VSS.t106" 17.4
resist "VSS.n158" "VSS.t285" 17.4
resist "VSS.n159" "VSS.t448" 17.4
resist "VSS.n159" "VSS.t358" 17.4
resist "VSS.n144" "VSS.t101" 17.4
resist "VSS.n144" "VSS.t400" 17.4
resist "VSS.n141" "VSS.t287" 17.4
resist "VSS.n141" "VSS.t533" 17.4
resist "VSS.n140" "VSS.t55" 17.4
resist "VSS.n140" "VSS.t550" 17.4
resist "VSS.n139" "VSS.t548" 17.4
resist "VSS.n139" "VSS.t406" 17.4
resist "VSS.n137" "VSS.t435" 17.4
resist "VSS.n137" "VSS.t437" 17.4
resist "VSS.n136" "VSS.t350" 17.4
resist "VSS.n136" "VSS.t115" 17.4
resist "VSS.n132" "VSS.t215" 17.4
resist "VSS.n132" "VSS.t506" 17.4
resist "VSS.n133" "VSS.t25" 17.4
resist "VSS.n133" "VSS.t370" 17.4
resist "VSS.n122" "VSS.t535" 17.4
resist "VSS.n122" "VSS.t192" 17.4
resist "VSS.n123" "VSS.t475" 17.4
resist "VSS.n123" "VSS.t427" 17.4
resist "VSS.n118" "VSS.t167" 17.4
resist "VSS.n118" "VSS.t158" 17.4
resist "VSS.n116" "VSS.t444" 17.4
resist "VSS.n116" "VSS.t156" 17.4
resist "VSS.n74" "VSS.t257" 17.4
resist "VSS.n74" "VSS.t104" 17.4
resist "VSS.n70" "VSS.t273" 17.4
resist "VSS.n70" "VSS.t479" 17.4
resist "VSS.n69" "VSS.t561" 17.4
resist "VSS.n69" "VSS.t218" 17.4
resist "VSS.n68" "VSS.t265" 17.4
resist "VSS.n68" "VSS.t240" 17.4
resist "VSS.n66" "VSS.t283" 17.4
resist "VSS.n66" "VSS.t487" 17.4
resist "VSS.n65" "VSS.t492" 17.4
resist "VSS.n65" "VSS.t355" 17.4
resist "VSS.n61" "VSS.t497" 17.4
resist "VSS.n61" "VSS.t160" 17.4
resist "VSS.n62" "VSS.t526" 17.4
resist "VSS.n62" "VSS.t190" 17.4
resist "VSS.n51" "VSS.t71" 17.4
resist "VSS.n51" "VSS.t422" 17.4
resist "VSS.n48" "VSS.t182" 17.4
resist "VSS.n48" "VSS.t254" 17.4
resist "VSS.n47" "VSS.t557" 17.4
resist "VSS.n47" "VSS.t570" 17.4
resist "VSS.n46" "VSS.t88" 17.4
resist "VSS.n46" "VSS.t64" 17.4
resist "VSS.n44" "VSS.t392" 17.4
resist "VSS.n44" "VSS.t408" 17.4
resist "VSS.n43" "VSS.t568" 17.4
resist "VSS.n43" "VSS.t410" 17.4
resist "VSS.n39" "VSS.t465" 17.4
resist "VSS.n39" "VSS.t459" 17.4
resist "VSS.n40" "VSS.t467" 17.4
resist "VSS.n40" "VSS.t461" 17.4
resist "VSS.n29" "VSS.t431" 17.4
resist "VSS.n29" "VSS.t577" 17.4
resist "VSS.n26" "VSS.t574" 17.4
resist "VSS.n26" "VSS.t289" 17.4
resist "VSS.n25" "VSS.t398" 17.4
resist "VSS.n25" "VSS.t394" 17.4
resist "VSS.n24" "VSS.t396" 17.4
resist "VSS.n24" "VSS.t512" 17.4
resist "VSS.n22" "VSS.t295" 17.4
resist "VSS.n22" "VSS.t146" 17.4
resist "VSS.n21" "VSS.t80" 17.4
resist "VSS.n21" "VSS.t83" 17.4
resist "VSS.n17" "VSS.t374" 17.4
resist "VSS.n17" "VSS.t150" 17.4
resist "VSS.n18" "VSS.t298" 17.4
resist "VSS.n18" "VSS.t490" 17.4
resist "VSS.n7" "VSS.t544" 17.4
resist "VSS.n7" "VSS.t329" 17.4
resist "VSS.n4" "VSS.t542" 17.4
resist "VSS.n4" "VSS.t331" 17.4
resist "VSS.n3" "VSS.t69" 17.4
resist "VSS.n3" "VSS.t404" 17.4
resist "VSS.n2" "VSS.t52" 17.4
resist "VSS.n2" "VSS.t99" 17.4
resist "VSS.n758" "VSS.t368" 17.4
resist "VSS.n758" "VSS.t269" 17.4
resist "VSS.n757" "VSS.t128" 17.4
resist "VSS.n757" "VSS.t336" 17.4
resist "VSS.n756" "VSS.t251" 17.4
resist "VSS.n756" "VSS.t457" 17.4
resist "VSS.n755" "VSS.t454" 17.4
resist "VSS.n755" "VSS.t312" 17.4
resist "VSS.n819" "VSS.t205" 17.4
resist "VSS.n819" "VSS.t46" 17.4
resist "VSS.n818" "VSS.t139" 17.4
resist "VSS.n818" "VSS.t62" 17.4
resist "VSS.n776" "VSS.t340" 17.4
resist "VSS.n776" "VSS.t318" 17.4
resist "VSS.n777" "VSS.t130" 17.4
resist "VSS.n777" "VSS.t320" 17.4
resist "VSS.n87" "VSS.n77" 18.2667
resist "VSS.n902" "VSS.n895" 18.2667
resist "VSS.n936" "VSS.n929" 18.2667
resist "VSS.n980" "VSS.n973" 18.2667
resist "VSS.n1014" "VSS.n1007" 18.2667
resist "VSS.n1058" "VSS.n1051" 18.2667
resist "VSS.n1085" "VSS.n854" 18.2667
resist "VSS.n742" "VSS.n732" 18.2667
resist "VSS.n473" "VSS.n201" 19.3333
resist "VSS.n473" "VSS.n472" 19.3333
resist "VSS.n472" "VSS.n206" 19.3333
resist "VSS.n211" "VSS.n206" 19.3333
resist "VSS.n212" "VSS.n211" 19.3333
resist "VSS.n457" "VSS.n212" 19.3333
resist "VSS.n457" "VSS.n214" 19.3333
resist "VSS.n218" "VSS.n214" 19.3333
resist "VSS.n219" "VSS.n218" 19.3333
resist "VSS.n444" "VSS.n219" 19.3333
resist "VSS.n444" "VSS.n221" 19.3333
resist "VSS.n225" "VSS.n221" 19.3333
resist "VSS.n226" "VSS.n225" 19.3333
resist "VSS.n431" "VSS.n226" 19.3333
resist "VSS.n431" "VSS.n228" 19.3333
resist "VSS.n232" "VSS.n228" 19.3333
resist "VSS.n233" "VSS.n232" 19.3333
resist "VSS.n418" "VSS.n233" 19.3333
resist "VSS.n418" "VSS.n235" 19.3333
resist "VSS.n239" "VSS.n235" 19.3333
resist "VSS.n240" "VSS.n239" 19.3333
resist "VSS.n405" "VSS.n240" 19.3333
resist "VSS.n405" "VSS.n242" 19.3333
resist "VSS.n246" "VSS.n242" 19.3333
resist "VSS.n247" "VSS.n246" 19.3333
resist "VSS.n392" "VSS.n247" 19.3333
resist "VSS.n392" "VSS.n249" 19.3333
resist "VSS.n253" "VSS.n249" 19.3333
resist "VSS.n254" "VSS.n253" 19.3333
resist "VSS.n379" "VSS.n254" 19.3333
resist "VSS.n379" "VSS.n256" 19.3333
resist "VSS.n260" "VSS.n256" 19.3333
resist "VSS.n261" "VSS.n260" 19.3333
resist "VSS.n366" "VSS.n261" 19.3333
resist "VSS.n366" "VSS.n263" 19.3333
resist "VSS.n267" "VSS.n263" 19.3333
resist "VSS.n268" "VSS.n267" 19.3333
resist "VSS.n353" "VSS.n268" 19.3333
resist "VSS.n353" "VSS.n270" 19.3333
resist "VSS.n274" "VSS.n270" 19.3333
resist "VSS.n275" "VSS.n274" 19.3333
resist "VSS.n340" "VSS.n275" 19.3333
resist "VSS.n340" "VSS.n277" 19.3333
resist "VSS.n281" "VSS.n277" 19.3333
resist "VSS.n282" "VSS.n281" 19.3333
resist "VSS.n327" "VSS.n282" 19.3333
resist "VSS.n327" "VSS.n284" 19.3333
resist "VSS.n288" "VSS.n284" 19.3333
resist "VSS.n289" "VSS.n288" 19.3333
resist "VSS.n314" "VSS.n289" 19.3333
resist "VSS.n314" "VSS.n291" 19.3333
resist "VSS.n295" "VSS.n291" 19.3333
resist "VSS.n296" "VSS.n295" 19.3333
resist "VSS.n301" "VSS.n296" 19.3333
resist "VSS.n500" "VSS.n490" 19.3333
resist "VSS.n501" "VSS.n500" 19.3333
resist "VSS.n501" "VSS.n499" 19.3333
resist "VSS.n499" "VSS.n484" 19.3333
resist "VSS.n484" "VSS.n481" 19.3333
resist "VSS.n561" "VSS.n481" 19.3333
resist "VSS.n562" "VSS.n561" 19.3333
resist "VSS.n562" "VSS.n479" 19.3333
resist "VSS.n548" "VSS.n479" 19.3333
resist "VSS.n548" "VSS.n547" 19.3333
resist "VSS.n547" "VSS.n531" 19.3333
resist "VSS.n541" "VSS.n531" 19.3333
resist "VSS.n541" "VSS.n540" 19.3333
resist "VSS.n540" "VSS.n539" 19.3333
resist "VSS.n1170" "VSS.n91" 19.4906
resist "VSS.n806" "VSS.n805" 19.7605
resist "VSS.n1096" "VSS.n1095" 19.7605
resist "VSS.n1107" "VSS.n1106" 19.7605
resist "VSS.n1118" "VSS.n1117" 19.7605
resist "VSS.n1129" "VSS.n1128" 19.7605
resist "VSS.n1140" "VSS.n1139" 19.7605
resist "VSS.n1151" "VSS.n1150" 19.7605
resist "VSS.n1162" "VSS.n1161" 19.7605
resist "VSS.n913" "VSS.n897" 22.5
resist "VSS.n897" "VSS.n895" 22.5
resist "VSS.n957" "VSS.n931" 22.5
resist "VSS.n931" "VSS.n929" 22.5
resist "VSS.n991" "VSS.n975" 22.5
resist "VSS.n975" "VSS.n973" 22.5
resist "VSS.n1035" "VSS.n1009" 22.5
resist "VSS.n1009" "VSS.n1007" 22.5
resist "VSS.n1069" "VSS.n1053" 22.5
resist "VSS.n1053" "VSS.n1051" 22.5
resist "VSS.n874" "VSS.n873" 22.5
resist "VSS.n1085" "VSS.n874" 22.5
resist "VSS.n737" "VSS.n727" 22.5
resist "VSS.n737" "VSS.n732" 22.5
resist "VSS.n91" "VSS.n82" 22.5
resist "VSS.n82" "VSS.n77" 22.5
resist "VSS.n106" "VSS.n86" 23.1489
resist "VSS.n907" "VSS.n901" 23.1489
resist "VSS.n951" "VSS.n935" 23.1489
resist "VSS.n985" "VSS.n979" 23.1489
resist "VSS.n1029" "VSS.n1013" 23.1489
resist "VSS.n1063" "VSS.n1057" 23.1489
resist "VSS.n860" "VSS.n731" 23.1489
resist "VSS.n829" "VSS.n741" 23.1489
resist "VSS.n1177" "VSS.n83" 23.1782
resist "VSS.n920" "VSS.n898" 23.1782
resist "VSS.n964" "VSS.n932" 23.1782
resist "VSS.n998" "VSS.n976" 23.1782
resist "VSS.n1042" "VSS.n1010" 23.1782
resist "VSS.n1076" "VSS.n1054" 23.1782
resist "VSS.n866" "VSS.n856" 23.1782
resist "VSS.n842" "VSS.n738" 23.1782
resist "VSS.n79" "VSS.n78" 25.9723
resist "VSS.n891" "VSS.n890" 25.9723
resist "VSS.n924" "VSS.n889" 25.9723
resist "VSS.n925" "VSS.n888" 25.9723
resist "VSS.n968" "VSS.n886" 25.9723
resist "VSS.n969" "VSS.n885" 25.9723
resist "VSS.n1002" "VSS.n883" 25.9723
resist "VSS.n1003" "VSS.n882" 25.9723
resist "VSS.n1046" "VSS.n880" 25.9723
resist "VSS.n1047" "VSS.n879" 25.9723
resist "VSS.n1080" "VSS.n877" 25.9723
resist "VSS.n1081" "VSS.n876" 25.9723
resist "VSS.n852" "VSS.n848" 25.9723
resist "VSS.n851" "VSS.n849" 25.9723
resist "VSS.n734" "VSS.n733" 25.9723
resist "VSS.n779" "VSS.n778" 25.9723
resist "VSS.n764" "VSS.n761" 28.6922
resist "VSS.n1018" "VSS.n15" 28.6922
resist "VSS.n940" "VSS.n37" 28.6922
resist "VSS.n110" "VSS.n59" 28.6922
resist "VSS.n943" "VSS.n50" 28.6922
resist "VSS.n1021" "VSS.n28" 28.6922
resist "VSS.n747" "VSS.n6" 28.6922
resist "VSS.n800" "VSS.n774" 28.6922
resist "VSS.n148" "VSS.n130" 28.6922
resist "VSS.n153" "VSS.n143" 28.6922
resist "VSS.n174" "VSS.n156" 28.6922
resist "VSS.n179" "VSS.n169" 28.6922
resist "VSS.n510" "VSS.n182" 28.6922
resist "VSS.n516" "VSS.n195" 28.6922
resist "VSS.n629" "VSS.n72" 28.6922
resist "VSS.n127" "VSS.n121" 28.6931
resist "VSS.n622" "VSS.n121" 28.8565
resist "VSS.n1185" "VSS.n72" 28.8574
resist "VSS.n823" "VSS.n774" 28.8574
resist "VSS.n768" "VSS.n761" 28.8574
resist "VSS.n1239" "VSS.n6" 28.8574
resist "VSS.n1230" "VSS.n15" 28.8574
resist "VSS.n1221" "VSS.n28" 28.8574
resist "VSS.n1212" "VSS.n37" 28.8574
resist "VSS.n1203" "VSS.n50" 28.8574
resist "VSS.n1194" "VSS.n59" 28.8574
resist "VSS.n574" "VSS.n195" 28.8574
resist "VSS.n583" "VSS.n182" 28.8574
resist "VSS.n590" "VSS.n169" 28.8574
resist "VSS.n599" "VSS.n156" 28.8574
resist "VSS.n606" "VSS.n143" 28.8574
resist "VSS.n615" "VSS.n130" 28.8574
resist "VSS.n892" "VSS.t267" 31.7723
resist "VSS.n926" "VSS.t77" 31.7723
resist "VSS.n970" "VSS.t34" 31.7723
resist "VSS.n1004" "VSS.t208" 31.7723
resist "VSS.n1048" "VSS.t213" 31.7723
resist "VSS.n1082" "VSS.t171" 31.7723
resist "VSS.n850" "VSS.t304" 31.7723
resist "VSS.n780" "VSS.t169" 31.7723
resist "VSS.n841" "VSS.n740" 34.475
resist "VSS.n1176" "VSS.n85" 34.475
resist "VSS.n867" "VSS.n858" 34.475
resist "VSS.n1075" "VSS.n1056" 34.475
resist "VSS.n1041" "VSS.n1012" 34.475
resist "VSS.n997" "VSS.n978" 34.475
resist "VSS.n963" "VSS.n934" 34.475
resist "VSS.n919" "VSS.n900" 34.475
resist "VSS.n109" "VSS.n81" 39
resist "VSS.n81" "VSS.n80" 39
resist "VSS.n906" "VSS.n896" 39
resist "VSS.n896" "VSS.n887" 39
resist "VSS.n950" "VSS.n930" 39
resist "VSS.n930" "VSS.n884" 39
resist "VSS.n984" "VSS.n974" 39
resist "VSS.n974" "VSS.n881" 39
resist "VSS.n1028" "VSS.n1008" 39
resist "VSS.n1008" "VSS.n878" 39
resist "VSS.n1062" "VSS.n1052" 39
resist "VSS.n1052" "VSS.n875" 39
resist "VSS.n1089" "VSS.n1088" 39
resist "VSS.n1088" "VSS.n1087" 39
resist "VSS.n828" "VSS.n736" 39
resist "VSS.n736" "VSS.n735" 39
resist "VSS.n832" "VSS.t365" 39.4189
resist "VSS.t537" "VSS.n509" 43.5003
resist "VSS.n90" "VSS.n83" 45
resist "VSS.n90" "VSS.n88" 45
resist "VSS.n912" "VSS.n898" 45
resist "VSS.n912" "VSS.n903" 45
resist "VSS.n956" "VSS.n932" 45
resist "VSS.n956" "VSS.n937" 45
resist "VSS.n990" "VSS.n976" 45
resist "VSS.n990" "VSS.n981" 45
resist "VSS.n1034" "VSS.n1010" 45
resist "VSS.n1034" "VSS.n1015" 45
resist "VSS.n1068" "VSS.n1054" 45
resist "VSS.n1068" "VSS.n1059" 45
resist "VSS.n857" "VSS.n856" 45
resist "VSS.n859" "VSS.n857" 45
resist "VSS.n835" "VSS.n738" 45
resist "VSS.n835" "VSS.n743" 45
resist "VSS.t179" "VSS.n831" 45.8111
resist "VSS.n831" "VSS.t168" 47.9419
resist "VSS.n103" "VSS.n86" 48.2667
resist "VSS.n905" "VSS.n901" 48.2667
resist "VSS.n939" "VSS.n935" 48.2667
resist "VSS.n983" "VSS.n979" 48.2667
resist "VSS.n1017" "VSS.n1013" 48.2667
resist "VSS.n1061" "VSS.n1057" 48.2667
resist "VSS.n863" "VSS.n860" 48.2667
resist "VSS.n745" "VSS.n741" 48.2667
resist "VSS.n1177" "VSS.n1176" 48.75
resist "VSS.n1176" "VSS.n1175" 48.75
resist "VSS.n920" "VSS.n919" 48.75
resist "VSS.n919" "VSS.n918" 48.75
resist "VSS.n964" "VSS.n963" 48.75
resist "VSS.n963" "VSS.n962" 48.75
resist "VSS.n998" "VSS.n997" 48.75
resist "VSS.n997" "VSS.n996" 48.75
resist "VSS.n1042" "VSS.n1041" 48.75
resist "VSS.n1041" "VSS.n1040" 48.75
resist "VSS.n1076" "VSS.n1075" 48.75
resist "VSS.n1075" "VSS.n1074" 48.75
resist "VSS.n867" "VSS.n866" 48.75
resist "VSS.n868" "VSS.n867" 48.75
resist "VSS.n842" "VSS.n841" 48.75
resist "VSS.n841" "VSS.n840" 48.75
resist "VSS.n474" "VSS.n473" 49.4222
resist "VSS.n500" "VSS.n491" 49.4222
resist "VSS.n499" "VSS.n498" 49.4222
resist "VSS.n492" "VSS.n481" 49.4222
resist "VSS.n563" "VSS.n562" 49.4222
resist "VSS.n549" "VSS.n548" 49.4222
resist "VSS.n532" "VSS.n531" 49.4222
resist "VSS.n540" "VSS.n534" 49.4222
resist "VSS.n460" "VSS.n206" 49.4222
resist "VSS.n465" "VSS.n212" 49.4222
resist "VSS.n215" "VSS.n214" 49.4222
resist "VSS.n450" "VSS.n219" 49.4222
resist "VSS.n222" "VSS.n221" 49.4222
resist "VSS.n437" "VSS.n226" 49.4222
resist "VSS.n229" "VSS.n228" 49.4222
resist "VSS.n424" "VSS.n233" 49.4222
resist "VSS.n236" "VSS.n235" 49.4222
resist "VSS.n411" "VSS.n240" 49.4222
resist "VSS.n243" "VSS.n242" 49.4222
resist "VSS.n398" "VSS.n247" 49.4222
resist "VSS.n250" "VSS.n249" 49.4222
resist "VSS.n385" "VSS.n254" 49.4222
resist "VSS.n257" "VSS.n256" 49.4222
resist "VSS.n372" "VSS.n261" 49.4222
resist "VSS.n264" "VSS.n263" 49.4222
resist "VSS.n359" "VSS.n268" 49.4222
resist "VSS.n271" "VSS.n270" 49.4222
resist "VSS.n346" "VSS.n275" 49.4222
resist "VSS.n278" "VSS.n277" 49.4222
resist "VSS.n333" "VSS.n282" 49.4222
resist "VSS.n285" "VSS.n284" 49.4222
resist "VSS.n320" "VSS.n289" 49.4222
resist "VSS.n292" "VSS.n291" 49.4222
resist "VSS.n307" "VSS.n296" 49.4222
resist "VSS.n1172" "VSS.n1171" 53.1818
resist "VSS.n1173" "VSS.n1172" 53.1818
resist "VSS.n915" "VSS.n914" 53.1818
resist "VSS.n916" "VSS.n915" 53.1818
resist "VSS.n959" "VSS.n958" 53.1818
resist "VSS.n960" "VSS.n959" 53.1818
resist "VSS.n993" "VSS.n992" 53.1818
resist "VSS.n994" "VSS.n993" 53.1818
resist "VSS.n1037" "VSS.n1036" 53.1818
resist "VSS.n1038" "VSS.n1037" 53.1818
resist "VSS.n1071" "VSS.n1070" 53.1818
resist "VSS.n1072" "VSS.n1071" 53.1818
resist "VSS.n872" "VSS.n871" 53.1818
resist "VSS.n871" "VSS.n870" 53.1818
resist "VSS.n837" "VSS.n836" 53.1818
resist "VSS.n838" "VSS.n837" 53.1818
resist "VSS.t356" "VSS.n1177" 59.8771
resist "VSS.t65" "VSS.n920" 59.8771
resist "VSS.t463" "VSS.n964" 59.8771
resist "VSS.t524" "VSS.n998" 59.8771
resist "VSS.t300" "VSS.n1042" 59.8771
resist "VSS.t97" "VSS.n1076" 59.8771
resist "VSS.n866" "VSS.t455" 59.8771
resist "VSS.t131" "VSS.n842" 59.8771
resist "VSS.n1169" "VSS.n92" 63.6656
resist "VSS.n1165" "VSS.n95" 66.4889
resist "VSS.n1154" "VSS.n643" 66.4889
resist "VSS.n1143" "VSS.n658" 66.4889
resist "VSS.n1132" "VSS.n673" 66.4889
resist "VSS.n1121" "VSS.n688" 66.4889
resist "VSS.n1110" "VSS.n703" 66.4889
resist "VSS.n1099" "VSS.n718" 66.4889
resist "VSS.n803" "VSS.n785" 66.4889
resist "VSS.n198" "VSS.n197" 66.9634
resist "VSS.n194" "VSS.n193" 66.9634
resist "VSS.n576" "VSS.n192" 66.9634
resist "VSS.n577" "VSS.n191" 66.9634
resist "VSS.n580" "VSS.n189" 66.9634
resist "VSS.n581" "VSS.n188" 66.9634
resist "VSS.n187" "VSS.n184" 66.9634
resist "VSS.n186" "VSS.n185" 66.9634
resist "VSS.n171" "VSS.n170" 66.9634
resist "VSS.n168" "VSS.n167" 66.9634
resist "VSS.n592" "VSS.n166" 66.9634
resist "VSS.n593" "VSS.n165" 66.9634
resist "VSS.n596" "VSS.n163" 66.9634
resist "VSS.n597" "VSS.n162" 66.9634
resist "VSS.n161" "VSS.n158" 66.9634
resist "VSS.n160" "VSS.n159" 66.9634
resist "VSS.n145" "VSS.n144" 66.9634
resist "VSS.n142" "VSS.n141" 66.9634
resist "VSS.n608" "VSS.n140" 66.9634
resist "VSS.n609" "VSS.n139" 66.9634
resist "VSS.n612" "VSS.n137" 66.9634
resist "VSS.n613" "VSS.n136" 66.9634
resist "VSS.n135" "VSS.n132" 66.9634
resist "VSS.n134" "VSS.n133" 66.9634
resist "VSS.n125" "VSS.n122" 66.9634
resist "VSS.n124" "VSS.n123" 66.9634
resist "VSS.n119" "VSS.n118" 66.9634
resist "VSS.n117" "VSS.n116" 66.9634
resist "VSS.n75" "VSS.n74" 66.9634
resist "VSS.n71" "VSS.n70" 66.9634
resist "VSS.n1187" "VSS.n69" 66.9634
resist "VSS.n1188" "VSS.n68" 66.9634
resist "VSS.n1191" "VSS.n66" 66.9634
resist "VSS.n1192" "VSS.n65" 66.9634
resist "VSS.n64" "VSS.n61" 66.9634
resist "VSS.n63" "VSS.n62" 66.9634
resist "VSS.n52" "VSS.n51" 66.9634
resist "VSS.n49" "VSS.n48" 66.9634
resist "VSS.n1205" "VSS.n47" 66.9634
resist "VSS.n1206" "VSS.n46" 66.9634
resist "VSS.n1209" "VSS.n44" 66.9634
resist "VSS.n1210" "VSS.n43" 66.9634
resist "VSS.n42" "VSS.n39" 66.9634
resist "VSS.n41" "VSS.n40" 66.9634
resist "VSS.n30" "VSS.n29" 66.9634
resist "VSS.n27" "VSS.n26" 66.9634
resist "VSS.n1223" "VSS.n25" 66.9634
resist "VSS.n1224" "VSS.n24" 66.9634
resist "VSS.n1227" "VSS.n22" 66.9634
resist "VSS.n1228" "VSS.n21" 66.9634
resist "VSS.n20" "VSS.n17" 66.9634
resist "VSS.n19" "VSS.n18" 66.9634
resist "VSS.n8" "VSS.n7" 66.9634
resist "VSS.n5" "VSS.n4" 66.9634
resist "VSS.n1241" "VSS.n3" 66.9634
resist "VSS.n1242" "VSS.n2" 66.9634
resist "VSS.n759" "VSS.n758" 66.9634
resist "VSS.n760" "VSS.n757" 66.9634
resist "VSS.n770" "VSS.n756" 66.9634
resist "VSS.n771" "VSS.n755" 66.9634
resist "VSS.n820" "VSS.n819" 66.9634
resist "VSS.n821" "VSS.n818" 66.9634
resist "VSS.n817" "VSS.n776" 66.9634
resist "VSS.n816" "VSS.n777" 66.9634
resist "VSS.n98" "VSS.n97" 67.1156
resist "VSS.n640" "VSS.n638" 67.1156
resist "VSS.n646" "VSS.n645" 67.1156
resist "VSS.n655" "VSS.n653" 67.1156
resist "VSS.n661" "VSS.n660" 67.1156
resist "VSS.n670" "VSS.n668" 67.1156
resist "VSS.n676" "VSS.n675" 67.1156
resist "VSS.n685" "VSS.n683" 67.1156
resist "VSS.n691" "VSS.n690" 67.1156
resist "VSS.n700" "VSS.n698" 67.1156
resist "VSS.n706" "VSS.n705" 67.1156
resist "VSS.n715" "VSS.n713" 67.1156
resist "VSS.n721" "VSS.n720" 67.1156
resist "VSS.n792" "VSS.n790" 67.1156
resist "VSS.n789" "VSS.n787" 67.1156
resist "VSS.n811" "VSS.n783" 67.1156
resist "VSS.n569" "VSS.n201" 68.7556
resist "VSS.n508" "VSS.n490" 68.7556
resist "VSS.n539" "VSS.n536" 68.7556
resist "VSS.n301" "VSS.n298" 68.7556
resist "VSS.n1174" "VSS.n87" 69.44
resist "VSS.n917" "VSS.n902" 69.44
resist "VSS.n961" "VSS.n936" 69.44
resist "VSS.n995" "VSS.n980" 69.44
resist "VSS.n1039" "VSS.n1014" 69.44
resist "VSS.n1073" "VSS.n1058" 69.44
resist "VSS.n869" "VSS.n854" 69.44
resist "VSS.n839" "VSS.n742" 69.44
resist "VSS.n105" "VSS.n104" 73.125
resist "VSS.n104" "VSS.n103" 73.125
resist "VSS.n911" "VSS.n910" 73.125
resist "VSS.n911" "VSS.n905" 73.125
resist "VSS.n955" "VSS.n954" 73.125
resist "VSS.n955" "VSS.n939" 73.125
resist "VSS.n989" "VSS.n988" 73.125
resist "VSS.n989" "VSS.n983" 73.125
resist "VSS.n1033" "VSS.n1032" 73.125
resist "VSS.n1033" "VSS.n1017" 73.125
resist "VSS.n1067" "VSS.n1066" 73.125
resist "VSS.n1067" "VSS.n1061" 73.125
resist "VSS.n865" "VSS.n864" 73.125
resist "VSS.n864" "VSS.n863" 73.125
resist "VSS.n834" "VSS.n833" 73.125
resist "VSS.n834" "VSS.n745" 73.125
resist "VSS.n1175" "VSS.n86" 79.7067
resist "VSS.n918" "VSS.n901" 79.7067
resist "VSS.n962" "VSS.n935" 79.7067
resist "VSS.n996" "VSS.n979" 79.7067
resist "VSS.n1040" "VSS.n1013" 79.7067
resist "VSS.n1074" "VSS.n1057" 79.7067
resist "VSS.n868" "VSS.n860" 79.7067
resist "VSS.n840" "VSS.n741" 79.7067
resist "VSS.n1171" "VSS.t498" 83.0553
resist "VSS.n108" "VSS.t292" 83.0553
resist "VSS.n914" "VSS.t236" 83.0553
resist "VSS.t132" "VSS.n909" 83.0553
resist "VSS.n958" "VSS.t566" 83.0553
resist "VSS.t363" "VSS.n953" 83.0553
resist "VSS.n992" "VSS.t488" 83.0553
resist "VSS.t551" "VSS.n987" 83.0553
resist "VSS.n1036" "VSS.t60" 83.0553
resist "VSS.t359" "VSS.n1031" 83.0553
resist "VSS.n1070" "VSS.t53" 83.0553
resist "VSS.t237" "VSS.n1065" 83.0553
resist "VSS.t334" "VSS.n872" 83.0553
resist "VSS.t84" "VSS.n862" 83.0553
resist "VSS.n836" "VSS.t75" 83.0553
resist "VSS.n506" "VSS.t538" 84.1569
resist "VSS.n503" "VSS.t23" 84.1569
resist "VSS.n496" "VSS.t21" 84.1569
resist "VSS.n493" "VSS.t19" 84.1569
resist "VSS.n528" "VSS.t17" 84.1569
resist "VSS.n545" "VSS.t439" 84.1569
resist "VSS.n543" "VSS.t433" 84.1569
resist "VSS.n537" "VSS.t425" 84.1569
resist "VSS.n200" "VSS.t516" 84.1569
resist "VSS.n207" "VSS.t446" 84.1569
resist "VSS.n462" "VSS.t314" 84.1569
resist "VSS.n459" "VSS.t144" 84.1569
resist "VSS.n447" "VSS.t275" 84.1569
resist "VSS.n446" "VSS.t184" 84.1569
resist "VSS.n434" "VSS.t11" 84.1569
resist "VSS.n433" "VSS.t59" 84.1569
resist "VSS.n421" "VSS.t228" 84.1569
resist "VSS.n420" "VSS.t232" 84.1569
resist "VSS.n408" "VSS.t234" 84.1569
resist "VSS.n407" "VSS.t230" 84.1569
resist "VSS.n395" "VSS.t220" 84.1569
resist "VSS.n394" "VSS.t200" 84.1569
resist "VSS.n382" "VSS.t518" 84.1569
resist "VSS.n381" "VSS.t325" 84.1569
resist "VSS.n369" "VSS.t121" 84.1569
resist "VSS.n368" "VSS.t44" 84.1569
resist "VSS.n356" "VSS.t6" 84.1569
resist "VSS.n355" "VSS.t123" 84.1569
resist "VSS.n343" "VSS.t327" 84.1569
resist "VSS.n342" "VSS.t362" 84.1569
resist "VSS.n330" "VSS.t222" 84.1569
resist "VSS.n329" "VSS.t540" 84.1569
resist "VSS.n317" "VSS.t520" 84.1569
resist "VSS.n316" "VSS.t198" 84.1569
resist "VSS.n304" "VSS.t96" 84.1569
resist "VSS.n303" "VSS.t502" 84.1569
resist "VSS.n99" "VSS.t261" 84.5156
resist "VSS.n639" "VSS.t196" 84.5156
resist "VSS.n647" "VSS.t306" 84.5156
resist "VSS.n654" "VSS.t259" 84.5156
resist "VSS.n662" "VSS.t224" 84.5156
resist "VSS.n669" "VSS.t495" 84.5156
resist "VSS.n677" "VSS.t417" 84.5156
resist "VSS.n684" "VSS.t117" 84.5156
resist "VSS.n692" "VSS.t178" 84.5156
resist "VSS.n699" "VSS.t30" 84.5156
resist "VSS.n707" "VSS.t412" 84.5156
resist "VSS.n714" "VSS.t148" 84.5156
resist "VSS.n722" "VSS.t485" 84.5156
resist "VSS.n791" "VSS.t119" 84.5156
resist "VSS.n788" "VSS.t242" 84.5156
resist "VSS.n810" "VSS.t376" 84.5156
resist "VSS.t266" "VSS.n108" 86.9184
resist "VSS.n909" "VSS.t76" 86.9184
resist "VSS.n953" "VSS.t33" 86.9184
resist "VSS.n987" "VSS.t207" 86.9184
resist "VSS.n1031" "VSS.t212" 86.9184
resist "VSS.n1065" "VSS.t170" 86.9184
resist "VSS.n862" "VSS.t303" 86.9184
resist "VSS.n509" "VSS.n489" 90.2742
resist "VSS.t365" "VSS.t179" 93.753
resist "VSS.t45" "VSS.t204" 93.753
resist "VSS.t138" "VSS.t45" 93.753
resist "VSS.t61" "VSS.t138" 93.753
resist "VSS.t339" "VSS.t317" 93.753
resist "VSS.t317" "VSS.t129" 93.753
resist "VSS.t129" "VSS.t319" 93.753
resist "VSS.n833" "VSS.n832" 96.5759
resist "VSS.n796" "VSS.n726" 97.5
resist "VSS.n796" "VSS.n795" 97.5
resist "VSS.n805" "VSS.n804" 97.5
resist "VSS.n804" "VSS.n803" 97.5
resist "VSS.n802" "VSS.n786" 97.5
resist "VSS.n786" "VSS.n782" 97.5
resist "VSS.n1102" "VSS.n1101" 97.5
resist "VSS.n1101" "VSS.n1100" 97.5
resist "VSS.n1095" "VSS.n1094" 97.5
resist "VSS.n1094" "VSS.n718" 97.5
resist "VSS.n1093" "VSS.n725" 97.5
resist "VSS.n725" "VSS.n719" 97.5
resist "VSS.n1113" "VSS.n1112" 97.5
resist "VSS.n1112" "VSS.n1111" 97.5
resist "VSS.n1106" "VSS.n1105" 97.5
resist "VSS.n1105" "VSS.n703" 97.5
resist "VSS.n1104" "VSS.n710" 97.5
resist "VSS.n710" "VSS.n704" 97.5
resist "VSS.n1124" "VSS.n1123" 97.5
resist "VSS.n1123" "VSS.n1122" 97.5
resist "VSS.n1117" "VSS.n1116" 97.5
resist "VSS.n1116" "VSS.n688" 97.5
resist "VSS.n1115" "VSS.n695" 97.5
resist "VSS.n695" "VSS.n689" 97.5
resist "VSS.n1135" "VSS.n1134" 97.5
resist "VSS.n1134" "VSS.n1133" 97.5
resist "VSS.n1128" "VSS.n1127" 97.5
resist "VSS.n1127" "VSS.n673" 97.5
resist "VSS.n1126" "VSS.n680" 97.5
resist "VSS.n680" "VSS.n674" 97.5
resist "VSS.n1146" "VSS.n1145" 97.5
resist "VSS.n1145" "VSS.n1144" 97.5
resist "VSS.n1139" "VSS.n1138" 97.5
resist "VSS.n1138" "VSS.n658" 97.5
resist "VSS.n1137" "VSS.n665" 97.5
resist "VSS.n665" "VSS.n659" 97.5
resist "VSS.n1157" "VSS.n1156" 97.5
resist "VSS.n1156" "VSS.n1155" 97.5
resist "VSS.n1150" "VSS.n1149" 97.5
resist "VSS.n1149" "VSS.n643" 97.5
resist "VSS.n1148" "VSS.n650" 97.5
resist "VSS.n650" "VSS.n644" 97.5
resist "VSS.n1168" "VSS.n1167" 97.5
resist "VSS.n1167" "VSS.n1166" 97.5
resist "VSS.n1161" "VSS.n1160" 97.5
resist "VSS.n1160" "VSS.n95" 97.5
resist "VSS.n1159" "VSS.n102" 97.5
resist "VSS.n102" "VSS.n96" 97.5
resist "VSS.n566" "VSS.n565" 97.7295
resist "VSS.n106" "VSS.n80" 101.555
resist "VSS.n907" "VSS.n887" 101.555
resist "VSS.n951" "VSS.n884" 101.555
resist "VSS.n985" "VSS.n881" 101.555
resist "VSS.n1029" "VSS.n878" 101.555
resist "VSS.n1063" "VSS.n875" 101.555
resist "VSS.n1087" "VSS.n731" 101.555
resist "VSS.n829" "VSS.n735" 101.555
resist "VSS.n627" "VSS.n626" 111.663
resist "VSS.n108" "VSS.n107" 117
resist "VSS.n107" "VSS.n106" 117
resist "VSS.n909" "VSS.n908" 117
resist "VSS.n908" "VSS.n907" 117
resist "VSS.n953" "VSS.n952" 117
resist "VSS.n952" "VSS.n951" 117
resist "VSS.n987" "VSS.n986" 117
resist "VSS.n986" "VSS.n985" 117
resist "VSS.n1031" "VSS.n1030" 117
resist "VSS.n1030" "VSS.n1029" 117
resist "VSS.n1065" "VSS.n1064" 117
resist "VSS.n1064" "VSS.n1063" 117
resist "VSS.n862" "VSS.n729" 117
resist "VSS.n731" "VSS.n729" 117
resist "VSS.n831" "VSS.n830" 117
resist "VSS.n830" "VSS.n829" 117
resist "VSS.n1174" "VSS.n1173" 119.04
resist "VSS.n917" "VSS.n916" 119.04
resist "VSS.n961" "VSS.n960" 119.04
resist "VSS.n995" "VSS.n994" 119.04
resist "VSS.n1039" "VSS.n1038" 119.04
resist "VSS.n1073" "VSS.n1072" 119.04
resist "VSS.n870" "VSS.n869" 119.04
resist "VSS.n839" "VSS.n838" 119.04
resist "VSS.n1173" "VSS.n88" 124.48
resist "VSS.n916" "VSS.n903" 124.48
resist "VSS.n960" "VSS.n937" 124.48
resist "VSS.n994" "VSS.n981" 124.48
resist "VSS.n1038" "VSS.n1015" 124.48
resist "VSS.n1072" "VSS.n1059" 124.48
resist "VSS.n870" "VSS.n859" 124.48
resist "VSS.n838" "VSS.n743" 124.48
resist "VSS.n1185" "VSS.n1184" 133.754
resist "VSS.n1185" "VSS.n67" 133.754
resist "VSS.n768" "VSS.n754" 133.754
resist "VSS.n768" "VSS.n767" 133.754
resist "VSS.n1231" "VSS.n1230" 133.754
resist "VSS.n1230" "VSS.n16" 133.754
resist "VSS.n1213" "VSS.n1212" 133.754
resist "VSS.n1212" "VSS.n38" 133.754
resist "VSS.n1195" "VSS.n1194" 133.754
resist "VSS.n1194" "VSS.n60" 133.754
resist "VSS.n1203" "VSS.n1202" 133.754
resist "VSS.n1203" "VSS.n45" 133.754
resist "VSS.n1221" "VSS.n1220" 133.754
resist "VSS.n1221" "VSS.n23" 133.754
resist "VSS.n1239" "VSS.n1238" 133.754
resist "VSS.n1239" "VSS.n1" 133.754
resist "VSS.n823" "VSS.n775" 133.754
resist "VSS.n824" "VSS.n823" 133.754
resist "VSS.n574" "VSS.n573" 133.754
resist "VSS.n574" "VSS.n190" 133.754
resist "VSS.n622" "VSS.n621" 133.754
resist "VSS.n623" "VSS.n622" 133.754
resist "VSS.n616" "VSS.n615" 133.754
resist "VSS.n615" "VSS.n131" 133.754
resist "VSS.n606" "VSS.n138" 133.754
resist "VSS.n606" "VSS.n605" 133.754
resist "VSS.n600" "VSS.n599" 133.754
resist "VSS.n599" "VSS.n157" 133.754
resist "VSS.n590" "VSS.n164" 133.754
resist "VSS.n590" "VSS.n589" 133.754
resist "VSS.n584" "VSS.n583" 133.754
resist "VSS.n583" "VSS.n183" 133.754
resist "VSS.n1166" "VSS.n1165" 136.01
resist "VSS.n1155" "VSS.n1154" 136.01
resist "VSS.n1144" "VSS.n1143" 136.01
resist "VSS.n1133" "VSS.n1132" 136.01
resist "VSS.n1122" "VSS.n1121" 136.01
resist "VSS.n1111" "VSS.n1110" 136.01
resist "VSS.n1100" "VSS.n1099" 136.01
resist "VSS.n795" "VSS.n785" 136.01
resist "VSS.n1164" "VSS.n96" 136.387
resist "VSS.n1153" "VSS.n644" 136.387
resist "VSS.n1142" "VSS.n659" 136.387
resist "VSS.n1131" "VSS.n674" 136.387
resist "VSS.n1120" "VSS.n689" 136.387
resist "VSS.n1109" "VSS.n704" 136.387
resist "VSS.n1098" "VSS.n719" 136.387
resist "VSS.n808" "VSS.n782" 136.387
resist "VSS.n801" "VSS.t339" 142.76
resist "VSS.n628" "VSS.n73" 146.25
resist "VSS.n1184" "VSS.n73" 146.25
resist "VSS.n632" "VSS.n631" 146.25
resist "VSS.n631" "VSS.n67" 146.25
resist "VSS.n112" "VSS.n111" 146.25
resist "VSS.n111" "VSS.n60" 146.25
resist "VSS.n625" "VSS.n624" 146.25
resist "VSS.n624" "VSS.n623" 146.25
resist "VSS.n490" "VSS.n489" 146.25
resist "VSS.t22" "VSS.n486" 146.25
resist "VSS.n501" "VSS.n486" 146.25
resist "VSS.n558" "VSS.t20" 146.25
resist "VSS.n558" "VSS.n484" 146.25
resist "VSS.n560" "VSS.t18" 146.25
resist "VSS.n561" "VSS.n560" 146.25
resist "VSS.n526" "VSS.t16" 146.25
resist "VSS.n526" "VSS.n479" 146.25
resist "VSS.t438" "VSS.n525" 146.25
resist "VSS.n547" "VSS.n525" 146.25
resist "VSS.t432" "VSS.n522" 146.25
resist "VSS.n541" "VSS.n522" 146.25
resist "VSS.t424" "VSS.n519" 146.25
resist "VSS.n539" "VSS.n519" 146.25
resist "VSS.n517" "VSS.n196" 146.25
resist "VSS.n573" "VSS.n196" 146.25
resist "VSS.t515" "VSS.n202" 146.25
resist "VSS.n202" "VSS.n201" 146.25
resist "VSS.n471" "VSS.t445" 146.25
resist "VSS.n472" "VSS.n471" 146.25
resist "VSS.n469" "VSS.t313" 146.25
resist "VSS.n469" "VSS.n211" 146.25
resist "VSS.n456" "VSS.t143" 146.25
resist "VSS.n457" "VSS.n456" 146.25
resist "VSS.n454" "VSS.t274" 146.25
resist "VSS.n454" "VSS.n218" 146.25
resist "VSS.n443" "VSS.t183" 146.25
resist "VSS.n444" "VSS.n443" 146.25
resist "VSS.n441" "VSS.t10" 146.25
resist "VSS.n441" "VSS.n225" 146.25
resist "VSS.n430" "VSS.t58" 146.25
resist "VSS.n431" "VSS.n430" 146.25
resist "VSS.n428" "VSS.t227" 146.25
resist "VSS.n428" "VSS.n232" 146.25
resist "VSS.n417" "VSS.t231" 146.25
resist "VSS.n418" "VSS.n417" 146.25
resist "VSS.n415" "VSS.t233" 146.25
resist "VSS.n415" "VSS.n239" 146.25
resist "VSS.n404" "VSS.t229" 146.25
resist "VSS.n405" "VSS.n404" 146.25
resist "VSS.n402" "VSS.t219" 146.25
resist "VSS.n402" "VSS.n246" 146.25
resist "VSS.n391" "VSS.t199" 146.25
resist "VSS.n392" "VSS.n391" 146.25
resist "VSS.n389" "VSS.t517" 146.25
resist "VSS.n389" "VSS.n253" 146.25
resist "VSS.n378" "VSS.t324" 146.25
resist "VSS.n379" "VSS.n378" 146.25
resist "VSS.n376" "VSS.t120" 146.25
resist "VSS.n376" "VSS.n260" 146.25
resist "VSS.n365" "VSS.t43" 146.25
resist "VSS.n366" "VSS.n365" 146.25
resist "VSS.n363" "VSS.t5" 146.25
resist "VSS.n363" "VSS.n267" 146.25
resist "VSS.n352" "VSS.t122" 146.25
resist "VSS.n353" "VSS.n352" 146.25
resist "VSS.n350" "VSS.t326" 146.25
resist "VSS.n350" "VSS.n274" 146.25
resist "VSS.n339" "VSS.t361" 146.25
resist "VSS.n340" "VSS.n339" 146.25
resist "VSS.n337" "VSS.t221" 146.25
resist "VSS.n337" "VSS.n281" 146.25
resist "VSS.n326" "VSS.t539" 146.25
resist "VSS.n327" "VSS.n326" 146.25
resist "VSS.n324" "VSS.t519" 146.25
resist "VSS.n324" "VSS.n288" 146.25
resist "VSS.n313" "VSS.t197" 146.25
resist "VSS.n314" "VSS.n313" 146.25
resist "VSS.n311" "VSS.t95" 146.25
resist "VSS.n311" "VSS.n295" 146.25
resist "VSS.n300" "VSS.t501" 146.25
resist "VSS.n301" "VSS.n300" 146.25
resist "VSS.n826" "VSS.n825" 146.25
resist "VSS.n825" "VSS.n824" 146.25
resist "VSS.n799" "VSS.n798" 146.25
resist "VSS.n798" "VSS.n775" 146.25
resist "VSS.n766" "VSS.n765" 146.25
resist "VSS.n767" "VSS.n766" 146.25
resist "VSS.n762" "VSS.n746" 146.25
resist "VSS.n762" "VSS.n754" 146.25
resist "VSS.n749" "VSS.n748" 146.25
resist "VSS.n748" "VSS.n1" 146.25
resist "VSS.n1237" "VSS.n1236" 146.25
resist "VSS.n1238" "VSS.n1237" 146.25
resist "VSS.n1020" "VSS.n1019" 146.25
resist "VSS.n1019" "VSS.n16" 146.25
resist "VSS.n1233" "VSS.n1232" 146.25
resist "VSS.n1232" "VSS.n1231" 146.25
resist "VSS.n1023" "VSS.n1022" 146.25
resist "VSS.n1022" "VSS.n23" 146.25
resist "VSS.n1219" "VSS.n1218" 146.25
resist "VSS.n1220" "VSS.n1219" 146.25
resist "VSS.n942" "VSS.n941" 146.25
resist "VSS.n941" "VSS.n38" 146.25
resist "VSS.n1215" "VSS.n1214" 146.25
resist "VSS.n1214" "VSS.n1213" 146.25
resist "VSS.n945" "VSS.n944" 146.25
resist "VSS.n944" "VSS.n45" 146.25
resist "VSS.n1201" "VSS.n1200" 146.25
resist "VSS.n1202" "VSS.n1201" 146.25
resist "VSS.n1197" "VSS.n1196" 146.25
resist "VSS.n1196" "VSS.n1195" 146.25
resist "VSS.n515" "VSS.n514" 146.25
resist "VSS.n514" "VSS.n190" 146.25
resist "VSS.n512" "VSS.n511" 146.25
resist "VSS.n511" "VSS.n183" 146.25
resist "VSS.n586" "VSS.n585" 146.25
resist "VSS.n585" "VSS.n584" 146.25
resist "VSS.n588" "VSS.n587" 146.25
resist "VSS.n589" "VSS.n588" 146.25
resist "VSS.n178" "VSS.n177" 146.25
resist "VSS.n177" "VSS.n164" 146.25
resist "VSS.n176" "VSS.n175" 146.25
resist "VSS.n175" "VSS.n157" 146.25
resist "VSS.n602" "VSS.n601" 146.25
resist "VSS.n601" "VSS.n600" 146.25
resist "VSS.n604" "VSS.n603" 146.25
resist "VSS.n605" "VSS.n604" 146.25
resist "VSS.n152" "VSS.n151" 146.25
resist "VSS.n151" "VSS.n138" 146.25
resist "VSS.n150" "VSS.n149" 146.25
resist "VSS.n149" "VSS.n131" 146.25
resist "VSS.n618" "VSS.n617" 146.25
resist "VSS.n617" "VSS.n616" 146.25
resist "VSS.n620" "VSS.n619" 146.25
resist "VSS.n621" "VSS.n620" 146.25
resist "VSS.n1179" "VSS.n80" 152.743
resist "VSS.n922" "VSS.n887" 152.743
resist "VSS.n966" "VSS.n884" 152.743
resist "VSS.n1000" "VSS.n881" 152.743
resist "VSS.n1044" "VSS.n878" 152.743
resist "VSS.n1078" "VSS.n875" 152.743
resist "VSS.n1087" "VSS.n1086" 152.743
resist "VSS.n844" "VSS.n735" 152.743
resist "VSS.n826" "VSS.t204" 155.545
resist "VSS.n800" "VSS.t61" 155.545
resist "VSS.t319" "VSS.n799" 155.545
resist "VSS.t352" "VSS.n105" 168.042
resist "VSS.n910" "VSS.t332" 168.042
resist "VSS.n954" "VSS.t545" 168.042
resist "VSS.n988" "VSS.t37" 168.042
resist "VSS.n1032" "VSS.t187" 168.042
resist "VSS.n1066" "VSS.t202" 168.042
resist "VSS.n865" "VSS.t31" 168.042
resist "VSS.t296" "VSS.t28" 169.974
resist "VSS.t249" "VSS.t296" 169.974
resist "VSS.t498" "VSS.t249" 169.974
resist "VSS.t531" "VSS.t356" 169.974
resist "VSS.t308" "VSS.t531" 169.974
resist "VSS.t308" "VSS.t307" 169.974
resist "VSS.t56" "VSS.t307" 169.974
resist "VSS.t337" "VSS.t56" 169.974
resist "VSS.t292" "VSS.t352" 169.974
resist "VSS.t86" "VSS.t555" 169.974
resist "VSS.t109" "VSS.t86" 169.974
resist "VSS.t236" "VSS.t109" 169.974
resist "VSS.t211" "VSS.t65" 169.974
resist "VSS.t110" "VSS.t211" 169.974
resist "VSS.t110" "VSS.t299" 169.974
resist "VSS.t341" "VSS.t299" 169.974
resist "VSS.t73" "VSS.t341" 169.974
resist "VSS.t332" "VSS.t132" 169.974
resist "VSS.t111" "VSS.t102" 169.974
resist "VSS.t9" "VSS.t111" 169.974
resist "VSS.t566" "VSS.t9" 169.974
resist "VSS.t462" "VSS.t463" 169.974
resist "VSS.t255" "VSS.t462" 169.974
resist "VSS.t255" "VSS.t26" 169.974
resist "VSS.t276" "VSS.t26" 169.974
resist "VSS.t347" "VSS.t276" 169.974
resist "VSS.t545" "VSS.t363" 169.974
resist "VSS.t163" "VSS.t162" 169.974
resist "VSS.t575" "VSS.t163" 169.974
resist "VSS.t488" "VSS.t575" 169.974
resist "VSS.t523" "VSS.t524" 169.974
resist "VSS.t2" "VSS.t523" 169.974
resist "VSS.t2" "VSS.t4" 169.974
resist "VSS.t247" "VSS.t4" 169.974
resist "VSS.t185" "VSS.t247" 169.974
resist "VSS.t37" "VSS.t551" 169.974
resist "VSS.t108" "VSS.t42" 169.974
resist "VSS.t415" "VSS.t108" 169.974
resist "VSS.t60" "VSS.t415" 169.974
resist "VSS.t522" "VSS.t300" 169.974
resist "VSS.t78" "VSS.t522" 169.974
resist "VSS.t78" "VSS.t81" 169.974
resist "VSS.t245" "VSS.t81" 169.974
resist "VSS.t301" "VSS.t245" 169.974
resist "VSS.t187" "VSS.t359" 169.974
resist "VSS.t50" "VSS.t235" 169.974
resist "VSS.t201" "VSS.t50" 169.974
resist "VSS.t53" "VSS.t201" 169.974
resist "VSS.t142" "VSS.t97" 169.974
resist "VSS.t174" "VSS.t142" 169.974
resist "VSS.t174" "VSS.t321" 169.974
resist "VSS.t480" "VSS.t321" 169.974
resist "VSS.t134" "VSS.t480" 169.974
resist "VSS.t202" "VSS.t237" 169.974
resist "VSS.t382" "VSS.t252" 169.974
resist "VSS.t252" "VSS.t126" 169.974
resist "VSS.t126" "VSS.t334" 169.974
resist "VSS.t455" "VSS.t72" 169.974
resist "VSS.t72" "VSS.t216" 169.974
resist "VSS.t216" "VSS.t385" 169.974
resist "VSS.t385" "VSS.t503" 169.974
resist "VSS.t503" "VSS.t12" 169.974
resist "VSS.t31" "VSS.t84" 169.974
resist "VSS.t440" "VSS.t41" 169.974
resist "VSS.t206" "VSS.t440" 169.974
resist "VSS.t75" "VSS.t206" 169.974
resist "VSS.t423" "VSS.t131" 169.974
resist "VSS.t377" "VSS.t423" 169.974
resist "VSS.t377" "VSS.t47" 169.974
resist "VSS.t35" "VSS.t47" 169.974
resist "VSS.t413" "VSS.t35" 169.974
resist "VSS.n567" "VSS.t515" 170.954
resist "VSS.t515" "VSS.n476" 170.954
resist "VSS.n476" "VSS.t445" 170.954
resist "VSS.n468" "VSS.t445" 170.954
resist "VSS.t313" "VSS.n468" 170.954
resist "VSS.t313" "VSS.n467" 170.954
resist "VSS.n467" "VSS.t143" 170.954
resist "VSS.n453" "VSS.t143" 170.954
resist "VSS.t274" "VSS.n453" 170.954
resist "VSS.t274" "VSS.n452" 170.954
resist "VSS.n452" "VSS.t183" 170.954
resist "VSS.n440" "VSS.t183" 170.954
resist "VSS.t10" "VSS.n440" 170.954
resist "VSS.t10" "VSS.n439" 170.954
resist "VSS.n439" "VSS.t58" 170.954
resist "VSS.n427" "VSS.t58" 170.954
resist "VSS.t227" "VSS.n427" 170.954
resist "VSS.t227" "VSS.n426" 170.954
resist "VSS.n426" "VSS.t231" 170.954
resist "VSS.n414" "VSS.t231" 170.954
resist "VSS.t233" "VSS.n414" 170.954
resist "VSS.t233" "VSS.n413" 170.954
resist "VSS.n413" "VSS.t229" 170.954
resist "VSS.n401" "VSS.t229" 170.954
resist "VSS.t219" "VSS.n401" 170.954
resist "VSS.t219" "VSS.n400" 170.954
resist "VSS.n400" "VSS.t199" 170.954
resist "VSS.n388" "VSS.t199" 170.954
resist "VSS.t517" "VSS.n388" 170.954
resist "VSS.t517" "VSS.n387" 170.954
resist "VSS.n387" "VSS.t324" 170.954
resist "VSS.n375" "VSS.t324" 170.954
resist "VSS.t120" "VSS.n375" 170.954
resist "VSS.t120" "VSS.n374" 170.954
resist "VSS.n374" "VSS.t43" 170.954
resist "VSS.n362" "VSS.t43" 170.954
resist "VSS.t5" "VSS.n362" 170.954
resist "VSS.t5" "VSS.n361" 170.954
resist "VSS.n361" "VSS.t122" 170.954
resist "VSS.n349" "VSS.t122" 170.954
resist "VSS.t326" "VSS.n349" 170.954
resist "VSS.t326" "VSS.n348" 170.954
resist "VSS.n348" "VSS.t361" 170.954
resist "VSS.n336" "VSS.t361" 170.954
resist "VSS.t221" "VSS.n336" 170.954
resist "VSS.t221" "VSS.n335" 170.954
resist "VSS.n335" "VSS.t539" 170.954
resist "VSS.n323" "VSS.t539" 170.954
resist "VSS.t519" "VSS.n323" 170.954
resist "VSS.t519" "VSS.n322" 170.954
resist "VSS.n322" "VSS.t197" 170.954
resist "VSS.n310" "VSS.t197" 170.954
resist "VSS.t95" "VSS.n310" 170.954
resist "VSS.t95" "VSS.n309" 170.954
resist "VSS.n309" "VSS.t501" 170.954
resist "VSS.t501" "VSS.n92" 170.954
resist "VSS.t168" "VSS.n828" 186.441
resist "VSS.t89" "VSS.t322" 191.115
resist "VSS.n535" "VSS.n518" 195
resist "VSS.n536" "VSS.n535" 195
resist "VSS.n534" "VSS.n520" 195
resist "VSS.n532" "VSS.n523" 195
resist "VSS.n550" "VSS.n549" 195
resist "VSS.n565" "VSS.n564" 195
resist "VSS.n564" "VSS.n563" 195
resist "VSS.n492" "VSS.n482" 195
resist "VSS.n498" "VSS.n485" 195
resist "VSS.n491" "VSS.n487" 195
resist "VSS.n568" "VSS.n567" 195
resist "VSS.n569" "VSS.n568" 195
resist "VSS.n299" "VSS.n92" 195
resist "VSS.n299" "VSS.n298" 195
resist "VSS.n309" "VSS.n308" 195
resist "VSS.n308" "VSS.n307" 195
resist "VSS.n310" "VSS.n293" 195
resist "VSS.n293" "VSS.n292" 195
resist "VSS.n322" "VSS.n321" 195
resist "VSS.n321" "VSS.n320" 195
resist "VSS.n323" "VSS.n286" 195
resist "VSS.n286" "VSS.n285" 195
resist "VSS.n335" "VSS.n334" 195
resist "VSS.n334" "VSS.n333" 195
resist "VSS.n336" "VSS.n279" 195
resist "VSS.n279" "VSS.n278" 195
resist "VSS.n348" "VSS.n347" 195
resist "VSS.n347" "VSS.n346" 195
resist "VSS.n349" "VSS.n272" 195
resist "VSS.n272" "VSS.n271" 195
resist "VSS.n361" "VSS.n360" 195
resist "VSS.n360" "VSS.n359" 195
resist "VSS.n362" "VSS.n265" 195
resist "VSS.n265" "VSS.n264" 195
resist "VSS.n374" "VSS.n373" 195
resist "VSS.n373" "VSS.n372" 195
resist "VSS.n375" "VSS.n258" 195
resist "VSS.n258" "VSS.n257" 195
resist "VSS.n387" "VSS.n386" 195
resist "VSS.n386" "VSS.n385" 195
resist "VSS.n388" "VSS.n251" 195
resist "VSS.n251" "VSS.n250" 195
resist "VSS.n400" "VSS.n399" 195
resist "VSS.n399" "VSS.n398" 195
resist "VSS.n401" "VSS.n244" 195
resist "VSS.n244" "VSS.n243" 195
resist "VSS.n413" "VSS.n412" 195
resist "VSS.n412" "VSS.n411" 195
resist "VSS.n414" "VSS.n237" 195
resist "VSS.n237" "VSS.n236" 195
resist "VSS.n426" "VSS.n425" 195
resist "VSS.n425" "VSS.n424" 195
resist "VSS.n427" "VSS.n230" 195
resist "VSS.n230" "VSS.n229" 195
resist "VSS.n439" "VSS.n438" 195
resist "VSS.n438" "VSS.n437" 195
resist "VSS.n440" "VSS.n223" 195
resist "VSS.n223" "VSS.n222" 195
resist "VSS.n452" "VSS.n451" 195
resist "VSS.n451" "VSS.n450" 195
resist "VSS.n453" "VSS.n216" 195
resist "VSS.n216" "VSS.n215" 195
resist "VSS.n467" "VSS.n466" 195
resist "VSS.n466" "VSS.n465" 195
resist "VSS.n468" "VSS.n209" 195
resist "VSS.n460" "VSS.n209" 195
resist "VSS.n476" "VSS.n475" 195
resist "VSS.n475" "VSS.n474" 195
resist "VSS.n1179" "VSS.n77" 202.724
resist "VSS.n922" "VSS.n895" 202.724
resist "VSS.n966" "VSS.n929" 202.724
resist "VSS.n1000" "VSS.n973" 202.724
resist "VSS.n1044" "VSS.n1007" 202.724
resist "VSS.n1078" "VSS.n1051" 202.724
resist "VSS.n1086" "VSS.n1085" 202.724
resist "VSS.n844" "VSS.n732" 202.724
resist "VSS.n103" "VSS.n88" 204.031
resist "VSS.n905" "VSS.n903" 204.031
resist "VSS.n939" "VSS.n937" 204.031
resist "VSS.n983" "VSS.n981" 204.031
resist "VSS.n1017" "VSS.n1015" 204.031
resist "VSS.n1061" "VSS.n1059" 204.031
resist "VSS.n863" "VSS.n859" 204.031
resist "VSS.n745" "VSS.n743" 204.031
resist "VSS.n557" "VSS.n482" 206.71
resist "VSS.n555" "VSS.n487" 206.792
resist "VSS.n556" "VSS.n485" 206.792
resist "VSS.n551" "VSS.n550" 206.792
resist "VSS.n552" "VSS.n523" 206.792
resist "VSS.n553" "VSS.n520" 206.792
resist "VSS.t443" "VSS.t155" 209.071
resist "VSS.t103" "VSS.t256" 209.071
resist "VSS.t272" "VSS.t103" 209.071
resist "VSS.n566" "VSS.t16" 217.177
resist "VSS.t28" "VSS.n1170" 218.262
resist "VSS.t157" "VSS.t443" 246.463
resist "VSS.n88" "VSS.n87" 262.659
resist "VSS.n903" "VSS.n902" 262.659
resist "VSS.n937" "VSS.n936" 262.659
resist "VSS.n981" "VSS.n980" 262.659
resist "VSS.n1015" "VSS.n1014" 262.659
resist "VSS.n1059" "VSS.n1058" 262.659
resist "VSS.n859" "VSS.n854" 262.659
resist "VSS.n743" "VSS.n742" 262.659
resist "VSS.t322" "VSS.t499" 275.328
resist "VSS.n744" "VSS.n737" 281.135
resist "VSS.n89" "VSS.n82" 281.135
resist "VSS.n874" "VSS.n855" 281.135
resist "VSS.n1060" "VSS.n1053" 281.135
resist "VSS.n1016" "VSS.n1009" 281.135
resist "VSS.n982" "VSS.n975" 281.135
resist "VSS.n938" "VSS.n931" 281.135
resist "VSS.n904" "VSS.n897" 281.135
resist "VSS.n557" "VSS.t18" 291.325
resist "VSS.n555" "VSS.t537" 291.325
resist "VSS.n556" "VSS.t22" 291.325
resist "VSS.t20" "VSS.n557" 291.325
resist "VSS.t438" "VSS.n551" 291.325
resist "VSS.t432" "VSS.n552" 291.325
resist "VSS.t424" "VSS.n553" 291.325
resist "VSS.t22" "VSS.n555" 291.325
resist "VSS.t20" "VSS.n556" 291.325
resist "VSS.n551" "VSS.t16" 291.325
resist "VSS.n552" "VSS.t438" 291.325
resist "VSS.n553" "VSS.t432" 291.325
resist "VSS.n832" "VSS.n746" 295.939
resist "VSS.n203" "VSS.n202" 297.552
resist "VSS.n471" "VSS.n203" 297.552
resist "VSS.n471" "VSS.n470" 297.552
resist "VSS.n470" "VSS.n469" 297.552
resist "VSS.n469" "VSS.n210" 297.552
resist "VSS.n456" "VSS.n210" 297.552
resist "VSS.n456" "VSS.n455" 297.552
resist "VSS.n455" "VSS.n454" 297.552
resist "VSS.n454" "VSS.n217" 297.552
resist "VSS.n443" "VSS.n217" 297.552
resist "VSS.n443" "VSS.n442" 297.552
resist "VSS.n442" "VSS.n441" 297.552
resist "VSS.n441" "VSS.n224" 297.552
resist "VSS.n430" "VSS.n224" 297.552
resist "VSS.n430" "VSS.n429" 297.552
resist "VSS.n429" "VSS.n428" 297.552
resist "VSS.n428" "VSS.n231" 297.552
resist "VSS.n417" "VSS.n231" 297.552
resist "VSS.n417" "VSS.n416" 297.552
resist "VSS.n416" "VSS.n415" 297.552
resist "VSS.n415" "VSS.n238" 297.552
resist "VSS.n404" "VSS.n238" 297.552
resist "VSS.n404" "VSS.n403" 297.552
resist "VSS.n403" "VSS.n402" 297.552
resist "VSS.n402" "VSS.n245" 297.552
resist "VSS.n391" "VSS.n245" 297.552
resist "VSS.n391" "VSS.n390" 297.552
resist "VSS.n390" "VSS.n389" 297.552
resist "VSS.n389" "VSS.n252" 297.552
resist "VSS.n378" "VSS.n252" 297.552
resist "VSS.n378" "VSS.n377" 297.552
resist "VSS.n377" "VSS.n376" 297.552
resist "VSS.n376" "VSS.n259" 297.552
resist "VSS.n365" "VSS.n259" 297.552
resist "VSS.n365" "VSS.n364" 297.552
resist "VSS.n364" "VSS.n363" 297.552
resist "VSS.n363" "VSS.n266" 297.552
resist "VSS.n352" "VSS.n266" 297.552
resist "VSS.n352" "VSS.n351" 297.552
resist "VSS.n351" "VSS.n350" 297.552
resist "VSS.n350" "VSS.n273" 297.552
resist "VSS.n339" "VSS.n273" 297.552
resist "VSS.n339" "VSS.n338" 297.552
resist "VSS.n338" "VSS.n337" 297.552
resist "VSS.n337" "VSS.n280" 297.552
resist "VSS.n326" "VSS.n280" 297.552
resist "VSS.n326" "VSS.n325" 297.552
resist "VSS.n325" "VSS.n324" 297.552
resist "VSS.n324" "VSS.n287" 297.552
resist "VSS.n313" "VSS.n287" 297.552
resist "VSS.n313" "VSS.n312" 297.552
resist "VSS.n312" "VSS.n311" 297.552
resist "VSS.n311" "VSS.n294" 297.552
resist "VSS.n300" "VSS.n294" 297.552
resist "VSS.n489" "VSS.n488" 297.552
resist "VSS.n488" "VSS.n486" 297.552
resist "VSS.n486" "VSS.n483" 297.552
resist "VSS.n558" "VSS.n483" 297.552
resist "VSS.n559" "VSS.n558" 297.552
resist "VSS.n560" "VSS.n559" 297.552
resist "VSS.n560" "VSS.n477" 297.552
resist "VSS.n526" "VSS.n477" 297.552
resist "VSS.n527" "VSS.n526" 297.552
resist "VSS.n527" "VSS.n525" 297.552
resist "VSS.n525" "VSS.n524" 297.552
resist "VSS.n524" "VSS.n522" 297.552
resist "VSS.n522" "VSS.n521" 297.552
resist "VSS.n521" "VSS.n519" 297.552
resist "VSS.n565" "VSS.t18" 314.906
resist "VSS.t424" "VSS.n518" 314.906
resist "VSS.n517" "VSS.t89" 317.078
resist "VSS.t499" "VSS.t193" 330.94
resist "VSS.t451" "VSS.t309" 330.94
resist "VSS.t309" "VSS.t39" 330.94
resist "VSS.t39" "VSS.t571" 330.94
resist "VSS.t91" "VSS.t66" 330.94
resist "VSS.t66" "VSS.t290" 330.94
resist "VSS.t290" "VSS.t476" 330.94
resist "VSS.t48" "VSS.t93" 330.94
resist "VSS.t93" "VSS.t175" 330.94
resist "VSS.t175" "VSS.t140" 330.94
resist "VSS.t315" "VSS.t428" 330.94
resist "VSS.t428" "VSS.t507" 330.94
resist "VSS.t507" "VSS.t513" 330.94
resist "VSS.t579" "VSS.t582" 330.94
resist "VSS.t582" "VSS.t562" 330.94
resist "VSS.t562" "VSS.t153" 330.94
resist "VSS.t136" "VSS.t527" 330.94
resist "VSS.t527" "VSS.t449" 330.94
resist "VSS.t449" "VSS.t401" 330.94
resist "VSS.t105" "VSS.t284" 330.94
resist "VSS.t284" "VSS.t447" 330.94
resist "VSS.t447" "VSS.t357" 330.94
resist "VSS.t100" "VSS.t399" 330.94
resist "VSS.t399" "VSS.t286" 330.94
resist "VSS.t286" "VSS.t532" 330.94
resist "VSS.t54" "VSS.t549" 330.94
resist "VSS.t549" "VSS.t547" 330.94
resist "VSS.t547" "VSS.t405" 330.94
resist "VSS.t434" "VSS.t436" 330.94
resist "VSS.t436" "VSS.t349" 330.94
resist "VSS.t349" "VSS.t114" 330.94
resist "VSS.t214" "VSS.t505" 330.94
resist "VSS.t505" "VSS.t24" 330.94
resist "VSS.t24" "VSS.t369" 330.94
resist "VSS.t534" "VSS.t191" 330.94
resist "VSS.t191" "VSS.t474" 330.94
resist "VSS.t474" "VSS.t426" 330.94
resist "VSS.t166" "VSS.t157" 330.94
resist "VSS.n109" "VSS.t266" 338.016
resist "VSS.t555" "VSS.n913" 338.016
resist "VSS.t76" "VSS.n906" 338.016
resist "VSS.t102" "VSS.n957" 338.016
resist "VSS.t33" "VSS.n950" 338.016
resist "VSS.t162" "VSS.n991" 338.016
resist "VSS.t207" "VSS.n984" 338.016
resist "VSS.t42" "VSS.n1035" 338.016
resist "VSS.t212" "VSS.n1028" 338.016
resist "VSS.t235" "VSS.n1069" 338.016
resist "VSS.t170" "VSS.n1062" 338.016
resist "VSS.n873" "VSS.t382" 338.016
resist "VSS.n1089" "VSS.t303" 338.016
resist "VSS.t41" "VSS.n727" 338.016
resist "VSS.n625" "VSS.t155" 346.868
resist "VSS.t256" "VSS.n628" 346.868
resist "VSS.n830" "VSS.n739" 356.277
resist "VSS.n107" "VSS.n84" 356.277
resist "VSS.n861" "VSS.n729" 356.277
resist "VSS.n1064" "VSS.n1055" 356.277
resist "VSS.n1030" "VSS.n1011" 356.277
resist "VSS.n986" "VSS.n977" 356.277
resist "VSS.n952" "VSS.n933" 356.277
resist "VSS.n908" "VSS.n899" 356.277
resist "VSS.n636" "VSS.n635" 413.345
resist "VSS.n651" "VSS.n55" 413.345
resist "VSS.n949" "VSS.n666" 413.345
resist "VSS.n681" "VSS.n33" 413.345
resist "VSS.n1027" "VSS.n696" 413.345
resist "VSS.n711" "VSS.n11" 413.345
resist "VSS.n1091" "VSS.n1090" 413.345
resist "VSS.n635" "VSS.n109" 446.181
resist "VSS.n906" "VSS.n55" 446.181
resist "VSS.n950" "VSS.n949" 446.181
resist "VSS.n984" "VSS.n33" 446.181
resist "VSS.n1028" "VSS.n1027" 446.181
resist "VSS.n1062" "VSS.n11" 446.181
resist "VSS.n1090" "VSS.n1089" 446.181
resist "VSS.t478" "VSS.t272" 471.785
resist "VSS.t127" "VSS.t335" 477.411
resist "VSS.t330" "VSS.t541" 477.411
resist "VSS.t79" "VSS.t82" 477.411
resist "VSS.t288" "VSS.t573" 477.411
resist "VSS.t567" "VSS.t409" 477.411
resist "VSS.t253" "VSS.t181" 477.411
resist "VSS.t491" "VSS.t354" 477.411
resist "VSS.t217" "VSS.t560" 491.371
resist "VSS.t264" "VSS.t217" 491.371
resist "VSS.t239" "VSS.t264" 491.371
resist "VSS.t282" "VSS.t486" 491.371
resist "VSS.t486" "VSS.t491" 491.371
resist "VSS.t367" "VSS.t268" 491.371
resist "VSS.t268" "VSS.t127" 491.371
resist "VSS.t250" "VSS.t456" 491.371
resist "VSS.t456" "VSS.t453" 491.371
resist "VSS.t453" "VSS.t311" 491.371
resist "VSS.t403" "VSS.t68" 491.371
resist "VSS.t51" "VSS.t403" 491.371
resist "VSS.t98" "VSS.t51" 491.371
resist "VSS.t328" "VSS.t543" 491.371
resist "VSS.t541" "VSS.t328" 491.371
resist "VSS.t294" "VSS.t145" 491.371
resist "VSS.t145" "VSS.t79" 491.371
resist "VSS.t373" "VSS.t149" 491.371
resist "VSS.t149" "VSS.t297" 491.371
resist "VSS.t297" "VSS.t489" 491.371
resist "VSS.t393" "VSS.t397" 491.371
resist "VSS.t395" "VSS.t393" 491.371
resist "VSS.t511" "VSS.t395" 491.371
resist "VSS.t576" "VSS.t430" 491.371
resist "VSS.t573" "VSS.t576" 491.371
resist "VSS.t391" "VSS.t407" 491.371
resist "VSS.t407" "VSS.t567" 491.371
resist "VSS.t464" "VSS.t458" 491.371
resist "VSS.t458" "VSS.t466" 491.371
resist "VSS.t466" "VSS.t460" 491.371
resist "VSS.t569" "VSS.t556" 491.371
resist "VSS.t87" "VSS.t569" 491.371
resist "VSS.t63" "VSS.t87" 491.371
resist "VSS.t421" "VSS.t70" 491.371
resist "VSS.t181" "VSS.t421" 491.371
resist "VSS.t496" "VSS.t159" 491.371
resist "VSS.t159" "VSS.t525" 491.371
resist "VSS.t525" "VSS.t189" 491.371
resist "VSS.n509" "VSS.n508" 509.743
resist "VSS.n827" "VSS.n826" 546.538
resist "VSS.t193" "VSS.n516" 549.06
resist "VSS.n516" "VSS.t451" 549.06
resist "VSS.t571" "VSS.n515" 549.06
resist "VSS.n512" "VSS.t91" 549.06
resist "VSS.t476" "VSS.n510" 549.06
resist "VSS.n510" "VSS.t48" 549.06
resist "VSS.n586" "VSS.t140" 549.06
resist "VSS.n587" "VSS.t315" 549.06
resist "VSS.t513" "VSS.n179" 549.06
resist "VSS.n179" "VSS.t579" 549.06
resist "VSS.t153" "VSS.n178" 549.06
resist "VSS.n176" "VSS.t136" 549.06
resist "VSS.t401" "VSS.n174" 549.06
resist "VSS.n174" "VSS.t105" 549.06
resist "VSS.n602" "VSS.t357" 549.06
resist "VSS.n603" "VSS.t100" 549.06
resist "VSS.t532" "VSS.n153" 549.06
resist "VSS.n153" "VSS.t54" 549.06
resist "VSS.t405" "VSS.n152" 549.06
resist "VSS.n150" "VSS.t434" 549.06
resist "VSS.t114" "VSS.n148" 549.06
resist "VSS.n148" "VSS.t214" 549.06
resist "VSS.n618" "VSS.t369" 549.06
resist "VSS.n619" "VSS.t534" 549.06
resist "VSS.t426" "VSS.n127" 549.06
resist "VSS.n127" "VSS.t166" 549.06
resist "VSS.t225" "VSS.t441" 579.641
resist "VSS.t380" "VSS.t225" 579.641
resist "VSS.t241" "VSS.t380" 579.641
resist "VSS.t375" "VSS.t578" 579.641
resist "VSS.t578" "VSS.t564" 579.641
resist "VSS.t564" "VSS.t378" 579.641
resist "VSS.t389" "VSS.t383" 579.641
resist "VSS.t386" "VSS.t389" 579.641
resist "VSS.t484" "VSS.t386" 579.641
resist "VSS.t118" "VSS.t381" 579.641
resist "VSS.t381" "VSS.t14" 579.641
resist "VSS.t14" "VSS.t387" 579.641
resist "VSS.t124" "VSS.t345" 579.641
resist "VSS.t351" "VSS.t124" 579.641
resist "VSS.t411" "VSS.t351" 579.641
resist "VSS.t147" "VSS.t418" 579.641
resist "VSS.t418" "VSS.t509" 579.641
resist "VSS.t509" "VSS.t112" 579.641
resist "VSS.t482" "VSS.t472" 579.641
resist "VSS.t469" "VSS.t482" 579.641
resist "VSS.t177" "VSS.t469" 579.641
resist "VSS.t29" "VSS.t468" 579.641
resist "VSS.t468" "VSS.t553" 579.641
resist "VSS.t553" "VSS.t470" 579.641
resist "VSS.t270" "VSS.t164" 579.641
resist "VSS.t3" "VSS.t270" 579.641
resist "VSS.t416" "VSS.t3" 579.641
resist "VSS.t116" "VSS.t161" 579.641
resist "VSS.t161" "VSS.t243" 579.641
resist "VSS.t243" "VSS.t0" 579.641
resist "VSS.t172" "VSS.t529" 579.641
resist "VSS.t536" "VSS.t172" 579.641
resist "VSS.t223" "VSS.t536" 579.641
resist "VSS.t494" "VSS.t521" 579.641
resist "VSS.t521" "VSS.t278" 579.641
resist "VSS.t278" "VSS.t419" 579.641
resist "VSS.t7" "VSS.t151" 579.641
resist "VSS.t107" "VSS.t7" 579.641
resist "VSS.t305" "VSS.t107" 579.641
resist "VSS.t258" "VSS.t581" 579.641
resist "VSS.t581" "VSS.t558" 579.641
resist "VSS.t558" "VSS.t343" 579.641
resist "VSS.t280" "VSS.t371" 579.641
resist "VSS.t493" "VSS.t280" 579.641
resist "VSS.t260" "VSS.t493" 579.641
resist "VSS.t195" "VSS.t27" 579.641
resist "VSS.t27" "VSS.t209" 579.641
resist "VSS.t209" "VSS.t262" 579.641
resist "VSS.n1093" "VSS.n1092" 592.814
resist "VSS.n1104" "VSS.n1103" 592.814
resist "VSS.n1115" "VSS.n1114" 592.814
resist "VSS.n1126" "VSS.n1125" 592.814
resist "VSS.n1137" "VSS.n1136" 592.814
resist "VSS.n1148" "VSS.n1147" 592.814
resist "VSS.n1159" "VSS.n1158" 592.814
resist "VSS.n1092" "VSS.n726" 605.988
resist "VSS.n1103" "VSS.n1102" 605.988
resist "VSS.n1114" "VSS.n1113" 605.988
resist "VSS.n1125" "VSS.n1124" 605.988
resist "VSS.n1136" "VSS.n1135" 605.988
resist "VSS.n1147" "VSS.n1146" 605.988
resist "VSS.n1158" "VSS.n1157" 605.988
resist "VSS.n515" "VSS.n512" 631.795
resist "VSS.n587" "VSS.n586" 631.795
resist "VSS.n178" "VSS.n176" 631.795
resist "VSS.n603" "VSS.n602" 631.795
resist "VSS.n152" "VSS.n150" 631.795
resist "VSS.n619" "VSS.n618" 631.795
resist "VSS.n834" "VSS.n739" 742.854
resist "VSS.n104" "VSS.n84" 742.854
resist "VSS.n864" "VSS.n861" 742.854
resist "VSS.n1067" "VSS.n1055" 742.854
resist "VSS.n1033" "VSS.n1011" 742.854
resist "VSS.n989" "VSS.n977" 742.854
resist "VSS.n955" "VSS.n933" 742.854
resist "VSS.n911" "VSS.n899" 742.854
resist "VSS.n475" "VSS.n203" 760.639
resist "VSS.n470" "VSS.n209" 760.639
resist "VSS.n466" "VSS.n210" 760.639
resist "VSS.n455" "VSS.n216" 760.639
resist "VSS.n451" "VSS.n217" 760.639
resist "VSS.n442" "VSS.n223" 760.639
resist "VSS.n438" "VSS.n224" 760.639
resist "VSS.n429" "VSS.n230" 760.639
resist "VSS.n425" "VSS.n231" 760.639
resist "VSS.n416" "VSS.n237" 760.639
resist "VSS.n412" "VSS.n238" 760.639
resist "VSS.n403" "VSS.n244" 760.639
resist "VSS.n399" "VSS.n245" 760.639
resist "VSS.n390" "VSS.n251" 760.639
resist "VSS.n386" "VSS.n252" 760.639
resist "VSS.n377" "VSS.n258" 760.639
resist "VSS.n373" "VSS.n259" 760.639
resist "VSS.n364" "VSS.n265" 760.639
resist "VSS.n360" "VSS.n266" 760.639
resist "VSS.n351" "VSS.n272" 760.639
resist "VSS.n347" "VSS.n273" 760.639
resist "VSS.n338" "VSS.n279" 760.639
resist "VSS.n334" "VSS.n280" 760.639
resist "VSS.n325" "VSS.n286" 760.639
resist "VSS.n321" "VSS.n287" 760.639
resist "VSS.n312" "VSS.n293" 760.639
resist "VSS.n308" "VSS.n294" 760.639
resist "VSS.n488" "VSS.n487" 760.639
resist "VSS.n485" "VSS.n483" 760.639
resist "VSS.n559" "VSS.n482" 760.639
resist "VSS.n564" "VSS.n477" 760.639
resist "VSS.n550" "VSS.n527" 760.639
resist "VSS.n524" "VSS.n523" 760.639
resist "VSS.n521" "VSS.n520" 760.639
resist "VSS.n629" "VSS.t478" 815.228
resist "VSS.t560" "VSS.n629" 815.228
resist "VSS.n632" "VSS.t239" 815.228
resist "VSS.n112" "VSS.t282" 815.228
resist "VSS.n765" "VSS.t367" 815.228
resist "VSS.t335" "VSS.n764" 815.228
resist "VSS.n764" "VSS.t250" 815.228
resist "VSS.t311" "VSS.n746" 815.228
resist "VSS.n747" "VSS.t330" 815.228
resist "VSS.t68" "VSS.n747" 815.228
resist "VSS.n749" "VSS.t98" 815.228
resist "VSS.n1236" "VSS.t543" 815.228
resist "VSS.n1020" "VSS.t294" 815.228
resist "VSS.t82" "VSS.n1018" 815.228
resist "VSS.n1018" "VSS.t373" 815.228
resist "VSS.n1233" "VSS.t489" 815.228
resist "VSS.n1021" "VSS.t288" 815.228
resist "VSS.t397" "VSS.n1021" 815.228
resist "VSS.n1023" "VSS.t511" 815.228
resist "VSS.n1218" "VSS.t430" 815.228
resist "VSS.n942" "VSS.t391" 815.228
resist "VSS.t409" "VSS.n940" 815.228
resist "VSS.n940" "VSS.t464" 815.228
resist "VSS.n1215" "VSS.t460" 815.228
resist "VSS.n943" "VSS.t253" 815.228
resist "VSS.t556" "VSS.n943" 815.228
resist "VSS.n945" "VSS.t63" 815.228
resist "VSS.n1200" "VSS.t70" 815.228
resist "VSS.t354" "VSS.n110" 815.228
resist "VSS.n110" "VSS.t496" 815.228
resist "VSS.n1197" "VSS.t189" 815.228
resist "VSS.n913" "VSS.n636" 832.485
resist "VSS.n957" "VSS.n651" 832.485
resist "VSS.n991" "VSS.n666" 832.485
resist "VSS.n1035" "VSS.n681" 832.485
resist "VSS.n1069" "VSS.n696" 832.485
resist "VSS.n873" "VSS.n711" 832.485
resist "VSS.n1091" "VSS.n727" 832.485
resist "VSS.n806" "VSS.t375" 935.329
resist "VSS.n1096" "VSS.t118" 935.329
resist "VSS.n1107" "VSS.t147" 935.329
resist "VSS.n1118" "VSS.t29" 935.329
resist "VSS.n1129" "VSS.t116" 935.329
resist "VSS.n1140" "VSS.t494" 935.329
resist "VSS.n1151" "VSS.t258" 935.329
resist "VSS.n1162" "VSS.t195" 935.329
resist "VSS.t441" "VSS.n726" 955.09
resist "VSS.n805" "VSS.t241" 955.09
resist "VSS.n1102" "VSS.t383" 955.09
resist "VSS.n1095" "VSS.t484" 955.09
resist "VSS.n1113" "VSS.t345" 955.09
resist "VSS.n1106" "VSS.t411" 955.09
resist "VSS.n1124" "VSS.t472" 955.09
resist "VSS.n1117" "VSS.t177" 955.09
resist "VSS.n1135" "VSS.t164" 955.09
resist "VSS.n1128" "VSS.t416" 955.09
resist "VSS.n1146" "VSS.t529" 955.09
resist "VSS.n1139" "VSS.t223" 955.09
resist "VSS.n1157" "VSS.t151" 955.09
resist "VSS.n1150" "VSS.t305" 955.09
resist "VSS.n1168" "VSS.t371" 955.09
resist "VSS.n1161" "VSS.t260" 955.09
resist "VSS.n518" "VSS.n517" 979.467
resist "VSS.t378" "VSS.n802" 994.611
resist "VSS.t387" "VSS.n1093" 994.611
resist "VSS.t112" "VSS.n1104" 994.611
resist "VSS.t470" "VSS.n1115" 994.611
resist "VSS.t0" "VSS.n1126" 994.611
resist "VSS.t419" "VSS.n1137" 994.611
resist "VSS.t343" "VSS.n1148" 994.611
resist "VSS.t262" "VSS.n1159" 994.611
resist "VSS.n1160" "VSS.n93" 1023.31
resist "VSS.n1149" "VSS.n637" 1023.31
resist "VSS.n1138" "VSS.n652" 1023.31
resist "VSS.n1127" "VSS.n667" 1023.31
resist "VSS.n1116" "VSS.n682" 1023.31
resist "VSS.n1105" "VSS.n697" 1023.31
resist "VSS.n1094" "VSS.n712" 1023.31
resist "VSS.n804" "VSS.n797" 1023.31
resist "VSS.n568" "VSS.n202" 1058.19
resist "VSS.n300" "VSS.n299" 1058.19
resist "VSS.n535" "VSS.n519" 1058.19
resist "VSS.n744" "VSS.n740" 1068.72
resist "VSS.n89" "VSS.n85" 1068.72
resist "VSS.n858" "VSS.n855" 1068.72
resist "VSS.n1060" "VSS.n1056" 1068.72
resist "VSS.n1016" "VSS.n1012" 1068.72
resist "VSS.n982" "VSS.n978" 1068.72
resist "VSS.n938" "VSS.n934" 1068.72
resist "VSS.n904" "VSS.n900" 1068.72
resist "VSS.n841" "VSS.n739" 1226.74
resist "VSS.n1176" "VSS.n84" 1226.74
resist "VSS.n867" "VSS.n861" 1226.74
resist "VSS.n1075" "VSS.n1055" 1226.74
resist "VSS.n1041" "VSS.n1011" 1226.74
resist "VSS.n997" "VSS.n977" 1226.74
resist "VSS.n963" "VSS.n933" 1226.74
resist "VSS.n919" "VSS.n899" 1226.74
resist "VSS.n626" "VSS.n625" 1228.29
resist "VSS.n628" "VSS.n627" 1263.93
resist "VSS.n830" "VSS.n736" 1562.99
resist "VSS.n107" "VSS.n81" 1562.99
resist "VSS.n1088" "VSS.n729" 1562.99
resist "VSS.n1064" "VSS.n1052" 1562.99
resist "VSS.n1030" "VSS.n1008" 1562.99
resist "VSS.n986" "VSS.n974" 1562.99
resist "VSS.n952" "VSS.n930" 1562.99
resist "VSS.n908" "VSS.n896" 1562.99
resist "VSS.n634" "VSS.n112" 1630.46
resist "VSS.n765" "VSS.n728" 1630.46
resist "VSS.n1236" "VSS.n1235" 1630.46
resist "VSS.n1026" "VSS.n1020" 1630.46
resist "VSS.n1218" "VSS.n1217" 1630.46
resist "VSS.n948" "VSS.n942" 1630.46
resist "VSS.n1200" "VSS.n1199" 1630.46
resist "VSS.n634" "VSS.n633" 1809.14
resist "VSS.n750" "VSS.n728" 1809.14
resist "VSS.n1235" "VSS.n1234" 1809.14
resist "VSS.n1026" "VSS.n1025" 1809.14
resist "VSS.n1217" "VSS.n1216" 1809.14
resist "VSS.n948" "VSS.n947" 1809.14
resist "VSS.n1199" "VSS.n1198" 1809.14
resist "VSS.n837" "VSS.n740" 1832.1
resist "VSS.n1172" "VSS.n85" 1832.1
resist "VSS.n871" "VSS.n858" 1832.1
resist "VSS.n1071" "VSS.n1056" 1832.1
resist "VSS.n1037" "VSS.n1012" 1832.1
resist "VSS.n993" "VSS.n978" 1832.1
resist "VSS.n959" "VSS.n934" 1832.1
resist "VSS.n915" "VSS.n900" 1832.1
resist "VSS.n837" "VSS.n835" 1915.82
resist "VSS.n1172" "VSS.n90" 1915.82
resist "VSS.n871" "VSS.n857" 1915.82
resist "VSS.n1071" "VSS.n1068" 1915.82
resist "VSS.n1037" "VSS.n1034" 1915.82
resist "VSS.n993" "VSS.n990" 1915.82
resist "VSS.n959" "VSS.n956" 1915.82
resist "VSS.n915" "VSS.n912" 1915.82
resist "VSS.n631" "VSS.n630" 2058.56
resist "VSS.n630" "VSS.n73" 2058.56
resist "VSS.n763" "VSS.n762" 2058.56
resist "VSS.n766" "VSS.n763" 2058.56
resist "VSS.n1232" "VSS.n13" 2058.56
resist "VSS.n1019" "VSS.n13" 2058.56
resist "VSS.n1214" "VSS.n35" 2058.56
resist "VSS.n941" "VSS.n35" 2058.56
resist "VSS.n1196" "VSS.n57" 2058.56
resist "VSS.n111" "VSS.n57" 2058.56
resist "VSS.n1201" "VSS.n54" 2058.56
resist "VSS.n944" "VSS.n54" 2058.56
resist "VSS.n1219" "VSS.n32" 2058.56
resist "VSS.n1022" "VSS.n32" 2058.56
resist "VSS.n1237" "VSS.n10" 2058.56
resist "VSS.n748" "VSS.n10" 2058.56
resist "VSS.n798" "VSS.n753" 2058.56
resist "VSS.n825" "VSS.n753" 2058.56
resist "VSS.n514" "VSS.n513" 2058.56
resist "VSS.n513" "VSS.n196" 2058.56
resist "VSS.n620" "VSS.n115" 2058.56
resist "VSS.n624" "VSS.n115" 2058.56
resist "VSS.n617" "VSS.n128" 2058.56
resist "VSS.n149" "VSS.n128" 2058.56
resist "VSS.n151" "VSS.n147" 2058.56
resist "VSS.n604" "VSS.n147" 2058.56
resist "VSS.n601" "VSS.n154" 2058.56
resist "VSS.n175" "VSS.n154" 2058.56
resist "VSS.n177" "VSS.n173" 2058.56
resist "VSS.n588" "VSS.n173" 2058.56
resist "VSS.n585" "VSS.n180" 2058.56
resist "VSS.n511" "VSS.n180" 2058.56
resist "VSS.n1167" "VSS.n93" 2093.29
resist "VSS.n1156" "VSS.n637" 2093.29
resist "VSS.n1145" "VSS.n652" 2093.29
resist "VSS.n1134" "VSS.n667" 2093.29
resist "VSS.n1123" "VSS.n682" 2093.29
resist "VSS.n1112" "VSS.n697" 2093.29
resist "VSS.n1101" "VSS.n712" 2093.29
resist "VSS.n797" "VSS.n796" 2093.29
resist "VSS.n1163" "VSS.n102" 2099.08
resist "VSS.n1152" "VSS.n650" 2099.08
resist "VSS.n1141" "VSS.n665" 2099.08
resist "VSS.n1130" "VSS.n680" 2099.08
resist "VSS.n1119" "VSS.n695" 2099.08
resist "VSS.n1108" "VSS.n710" 2099.08
resist "VSS.n1097" "VSS.n725" 2099.08
resist "VSS.n807" "VSS.n786" 2099.08
resist "VSS.n1170" "VSS.n1169" 2195.13
resist "VSS.n567" "VSS.n566" 2227.12
resist "VSS.n843" "VSS.n736" 2350.81
resist "VSS.n1178" "VSS.n81" 2350.81
resist "VSS.n1088" "VSS.n730" 2350.81
resist "VSS.n1077" "VSS.n1052" 2350.81
resist "VSS.n1043" "VSS.n1008" 2350.81
resist "VSS.n999" "VSS.n974" 2350.81
resist "VSS.n965" "VSS.n930" 2350.81
resist "VSS.n921" "VSS.n896" 2350.81
resist "VSS.n627" "VSS.n91" 2755.48
resist "VSS.n802" "VSS.n801" 3092.2
resist "VSS.n633" "VSS.n632" 3093.4
resist "VSS.n750" "VSS.n749" 3093.4
resist "VSS.n1234" "VSS.n1233" 3093.4
resist "VSS.n1025" "VSS.n1023" 3093.4
resist "VSS.n1216" "VSS.n1215" 3093.4
resist "VSS.n947" "VSS.n945" 3093.4
resist "VSS.n1198" "VSS.n1197" 3093.4
resist "VSS.n843" "VSS.n737" 3120.05
resist "VSS.n1178" "VSS.n82" 3120.05
resist "VSS.n874" "VSS.n730" 3120.05
resist "VSS.n1077" "VSS.n1053" 3120.05
resist "VSS.n1043" "VSS.n1009" 3120.05
resist "VSS.n999" "VSS.n975" 3120.05
resist "VSS.n965" "VSS.n931" 3120.05
resist "VSS.n921" "VSS.n897" 3120.05
resist "VSS.n835" "VSS.n834" 3140.17
resist "VSS.n104" "VSS.n90" 3140.17
resist "VSS.n864" "VSS.n857" 3140.17
resist "VSS.n1068" "VSS.n1067" 3140.17
resist "VSS.n1034" "VSS.n1033" 3140.17
resist "VSS.n990" "VSS.n989" 3140.17
resist "VSS.n956" "VSS.n955" 3140.17
resist "VSS.n912" "VSS.n911" 3140.17
resist "VSS.n827" "VSS.n752" 3648.24
resist "VSS.n635" "VSS.n634" 3781.58
resist "VSS.n1090" "VSS.n728" 3781.58
resist "VSS.n1235" "VSS.n11" 3781.58
resist "VSS.n1027" "VSS.n1026" 3781.58
resist "VSS.n1217" "VSS.n33" 3781.58
resist "VSS.n949" "VSS.n948" 3781.58
resist "VSS.n1199" "VSS.n55" 3781.58
resist "VSS.n835" "VSS.n744" 4042.48
resist "VSS.n90" "VSS.n89" 4042.48
resist "VSS.n857" "VSS.n855" 4042.48
resist "VSS.n1068" "VSS.n1060" 4042.48
resist "VSS.n1034" "VSS.n1016" 4042.48
resist "VSS.n990" "VSS.n982" 4042.48
resist "VSS.n956" "VSS.n938" 4042.48
resist "VSS.n912" "VSS.n904" 4042.48
resist "VSS.n1169" "VSS.n1168" 4338.44
resist "VSS.n751" "VSS.n750" 5137.73
resist "VSS.n1234" "VSS.n12" 5137.73
resist "VSS.n1025" "VSS.n1024" 5137.73
resist "VSS.n1216" "VSS.n34" 5137.73
resist "VSS.n947" "VSS.n946" 5137.73
resist "VSS.n1198" "VSS.n56" 5137.73
resist "VSS.n633" "VSS.n113" 5137.73
resist "VSS.n626" "VSS.n114" 5547.41
resist "VSS.n1092" "VSS.n1091" 5774.44
resist "VSS.n1103" "VSS.n711" 5774.44
resist "VSS.n1114" "VSS.n696" 5774.44
resist "VSS.n1125" "VSS.n681" 5774.44
resist "VSS.n1136" "VSS.n666" 5774.44
resist "VSS.n1147" "VSS.n651" 5774.44
resist "VSS.n1158" "VSS.n636" 5774.44
resist "VSS.t18" "VSS.t16" 7780.49
resist "VSS.n114" "VSS.n113" 18773.3
resist "VSS.n751" "VSS.n12" 18773.3
resist "VSS.n1024" "VSS.n12" 18773.3
resist "VSS.n1024" "VSS.n34" 18773.3
resist "VSS.n946" "VSS.n34" 18773.3
resist "VSS.n946" "VSS.n56" 18773.3
resist "VSS.n113" "VSS.n56" 18773.3
resist "VSS.n554" "VSS.t424" 22478
resist "VSS.n832" "VSS.n752" 22512.6
resist "VSS.n752" "VSS.n751" 29666.5
resist "VSS.n799" "VSS.n752" 31435.8
resist "VSS.t537" "VSS.n554" 58429.2
resist "VSS.n554" "VSS.n114" 133481
rnode "term_7.t0" 0 0 17414 1030 0
rnode "term_7.t2" 0 0 17356 1030 0
rnode "term_7.n0" 0 0 17385 1030 0
rnode "term_7.t5" 0 0 17807 1030 0
rnode "term_7.t4" 0 0 17807 396 0
rnode "term_7.n1" 0 0 17789 557 0
rnode "term_7.n2" 0 0 17385 534 0
rnode "term_7.t3" 0 0 17414 396 0
rnode "term_7.t1" 0 0 17356 396 0
rnode "term_7.n3" 0 0 17385 396 0
rnode "term_7.n4" 0 0 17385 396 0
rnode "term_7" 0 0 17362 162 0
resist "term_7.n4" "term_7.n2" 0.375
resist "term_7" "term_7.n4" 5.08696
resist "term_7.n0" "term_7.t2" 9.52167
resist "term_7.n0" "term_7.t0" 9.52167
resist "term_7.n3" "term_7.t1" 17.4
resist "term_7.n3" "term_7.t3" 17.4
resist "term_7.n4" "term_7.n3" 66.3167
resist "term_7.n2" "term_7.n0" 75.5103
resist "term_7.n2" "term_7.n1" 162.398
resist "term_7.n1" "term_7.t4" 233.259
resist "term_7.n1" "term_7.t5" 734.539
rnode "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.sense_amplifier_0.out1.n0" 0 1061.4 17173 3736 0
rnode "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.saff_bottom_latch_0.a2" 0 1085.11 18266 1400 0
rnode "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.sense_amplifier_0.out1" 0 944.32 16688 1682 0
rnode "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.sense_amplifier_0.out1.t9" 0 87.8241 17341 1030 0
rnode "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.sense_amplifier_0.out1.t4" 0 40.0075 17429 396 0
rnode "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.sense_amplifier_0.out1.n1" 0 97.7166 17341 642 0
rnode "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.saff_bottom_latch_0.a1" 0 546.651 17588 1372 0
rnode "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.sense_amplifier_0.out1.t1" 0 200.111 17114 3342 0
rnode "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.sense_amplifier_0.out1.t3" 0 202.807 17232 3342 0
rnode "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.sense_amplifier_0.out1.t8" 0 96.1691 18071 1030 0
rnode "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.sense_amplifier_0.out1.t6" 0 41.3414 18071 396 0
rnode "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.sense_amplifier_0.out1.n2" 0 116.331 18219 615 0
rnode "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.sense_amplifier_0.out1.t10" 0 82.0067 17657 3342 0
rnode "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.sense_amplifier_0.out1.t7" 0 90.862 17745 3342 0
rnode "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.sense_amplifier_0.out1.n3" 0 108.213 17657 3016 0
rnode "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.sense_amplifier_0.out1.n4" 0 1246.45 17556 3896 0
rnode "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.sense_amplifier_0.out1.t5" 0 107.599 17657 4268 0
rnode "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.sense_amplifier_0.out1.n5" 0 139.678 17523 3897 0
rnode "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.sense_amplifier_0.out1.t2" 0 54.4209 17202 4268 0
rnode "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.sense_amplifier_0.out1.t0" 0 54.4209 17144 4268 0
rnode "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.sense_amplifier_0.out1.n6" 0 114.315 17173 4268 0
rnode "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.sense_amplifier_0.out1.n7" 0 382.243 17196 3908 0
resist "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.sense_amplifier_0.out1.n0" "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.sense_amplifier_0.out1.n7" 0.706522
resist "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.sense_amplifier_0.out1.n7" "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.sense_amplifier_0.out1.n5" 0.897727
resist "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.sense_amplifier_0.out1" "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.saff_bottom_latch_0.a1" 3.13315
resist "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.sense_amplifier_0.out1.n5" "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.sense_amplifier_0.out1.n4" 4.50189
resist "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.sense_amplifier_0.out1.n4" "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.saff_bottom_latch_0.a2" 8.00421
resist "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.sense_amplifier_0.out1" "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.sense_amplifier_0.out1.n0" 9.08184
resist "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.sense_amplifier_0.out1.n6" "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.sense_amplifier_0.out1.t0" 9.52167
resist "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.sense_amplifier_0.out1.n6" "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.sense_amplifier_0.out1.t2" 9.52167
resist "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.sense_amplifier_0.out1.n0" "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.sense_amplifier_0.out1.t1" 31.0332
resist "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.sense_amplifier_0.out1.n0" "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.sense_amplifier_0.out1.t3" 31.2723
resist "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.sense_amplifier_0.out1.n7" "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.sense_amplifier_0.out1.n6" 75.2658
resist "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.saff_bottom_latch_0.a2" "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.sense_amplifier_0.out1.n2" 168.007
resist "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.saff_bottom_latch_0.a1" "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.sense_amplifier_0.out1.n1" 208.5
resist "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.sense_amplifier_0.out1.n4" "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.sense_amplifier_0.out1.n3" 364.732
resist "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.sense_amplifier_0.out1.n2" "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.sense_amplifier_0.out1.t6" 427.875
resist "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.sense_amplifier_0.out1.n1" "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.sense_amplifier_0.out1.t4" 431.806
resist "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.sense_amplifier_0.out1.n3" "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.sense_amplifier_0.out1.t10" 523.773
resist "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.sense_amplifier_0.out1.n1" "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.sense_amplifier_0.out1.t9" 623.387
resist "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.sense_amplifier_0.out1.n3" "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.sense_amplifier_0.out1.t7" 665.16
resist "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.sense_amplifier_0.out1.n2" "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.sense_amplifier_0.out1.t8" 742.782
resist "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.sense_amplifier_0.out1.n5" "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.sense_amplifier_0.out1.t5" 890.727
rnode "vernier_delay_line_0.saff_delay_unit_6/saff_2_0.sense_amplifier_0.out2.n0" 0 763.336 15419 3810 0
rnode "vernier_delay_line_0.saff_delay_unit_6/saff_2_0.sense_amplifier_0.out2.n1" 0 936.187 15092 3787 0
rnode "vernier_delay_line_0.saff_delay_unit_6/saff_2_0.sense_amplifier_0.out2" 0 886.58 16280 1682 0
rnode "vernier_delay_line_0.saff_delay_unit_6/saff_2_0.sense_amplifier_0.out2.t5" 0 87.5674 15701 1030 0
rnode "vernier_delay_line_0.saff_delay_unit_6/saff_2_0.sense_amplifier_0.out2.t10" 0 39.8905 15613 396 0
rnode "vernier_delay_line_0.saff_delay_unit_6/saff_2_0.sense_amplifier_0.out2.n2" 0 97.546 15701 642 0
rnode "vernier_delay_line_0.saff_delay_unit_6/saff_2_0.saff_bottom_latch_0.b1" 0 542.446 15408 1372 0
rnode "vernier_delay_line_0.saff_delay_unit_6/saff_2_0.sense_amplifier_0.out2.t3" 0 54.2618 15448 4268 0
rnode "vernier_delay_line_0.saff_delay_unit_6/saff_2_0.sense_amplifier_0.out2.t2" 0 54.2618 15390 4268 0
rnode "vernier_delay_line_0.saff_delay_unit_6/saff_2_0.sense_amplifier_0.out2.n3" 0 115.133 15419 4268 0
rnode "vernier_delay_line_0.saff_delay_unit_6/saff_2_0.sense_amplifier_0.out2.t1" 0 201.734 15360 3342 0
rnode "vernier_delay_line_0.saff_delay_unit_6/saff_2_0.sense_amplifier_0.out2.t7" 0 95.8879 14971 1030 0
rnode "vernier_delay_line_0.saff_delay_unit_6/saff_2_0.sense_amplifier_0.out2.t6" 0 41.2205 14971 396 0
rnode "vernier_delay_line_0.saff_delay_unit_6/saff_2_0.sense_amplifier_0.out2.n4" 0 116.123 14823 615 0
rnode "vernier_delay_line_0.saff_delay_unit_6/saff_2_0.saff_bottom_latch_0.b2" 0 1324.74 14734 1408 0
rnode "vernier_delay_line_0.saff_delay_unit_6/saff_2_0.sense_amplifier_0.out2.t9" 0 108.538 14935 4268 0
rnode "vernier_delay_line_0.saff_delay_unit_6/saff_2_0.sense_amplifier_0.out2.t4" 0 81.767 14935 3342 0
rnode "vernier_delay_line_0.saff_delay_unit_6/saff_2_0.sense_amplifier_0.out2.t8" 0 90.5964 14847 3342 0
rnode "vernier_delay_line_0.saff_delay_unit_6/saff_2_0.sense_amplifier_0.out2.n5" 0 106.694 14935 3016 0
rnode "vernier_delay_line_0.saff_delay_unit_6/saff_2_0.sense_amplifier_0.out2.t0" 0 201.734 15478 3342 0
rnode "vernier_delay_line_0.saff_delay_unit_6/saff_2_0.sense_amplifier_0.out2.n6" 0 753.756 15507 3764 0
resist "vernier_delay_line_0.saff_delay_unit_6/saff_2_0.sense_amplifier_0.out2.n6" "vernier_delay_line_0.saff_delay_unit_6/saff_2_0.sense_amplifier_0.out2.n0" 0.478261
resist "vernier_delay_line_0.saff_delay_unit_6/saff_2_0.sense_amplifier_0.out2.n0" "vernier_delay_line_0.saff_delay_unit_6/saff_2_0.sense_amplifier_0.out2.n1" 0.802618
resist "vernier_delay_line_0.saff_delay_unit_6/saff_2_0.sense_amplifier_0.out2" "vernier_delay_line_0.saff_delay_unit_6/saff_2_0.saff_bottom_latch_0.b1" 3.11685
resist "vernier_delay_line_0.saff_delay_unit_6/saff_2_0.sense_amplifier_0.out2.n3" "vernier_delay_line_0.saff_delay_unit_6/saff_2_0.sense_amplifier_0.out2.t2" 9.52167
resist "vernier_delay_line_0.saff_delay_unit_6/saff_2_0.sense_amplifier_0.out2.n3" "vernier_delay_line_0.saff_delay_unit_6/saff_2_0.sense_amplifier_0.out2.t3" 9.52167
resist "vernier_delay_line_0.saff_delay_unit_6/saff_2_0.sense_amplifier_0.out2" "vernier_delay_line_0.saff_delay_unit_6/saff_2_0.sense_amplifier_0.out2.n6" 10.5953
resist "vernier_delay_line_0.saff_delay_unit_6/saff_2_0.sense_amplifier_0.out2.n1" "vernier_delay_line_0.saff_delay_unit_6/saff_2_0.saff_bottom_latch_0.b2" 11.1801
resist "vernier_delay_line_0.saff_delay_unit_6/saff_2_0.sense_amplifier_0.out2.n6" "vernier_delay_line_0.saff_delay_unit_6/saff_2_0.sense_amplifier_0.out2.t0" 31.2342
resist "vernier_delay_line_0.saff_delay_unit_6/saff_2_0.sense_amplifier_0.out2.n0" "vernier_delay_line_0.saff_delay_unit_6/saff_2_0.sense_amplifier_0.out2.t1" 31.2342
resist "vernier_delay_line_0.saff_delay_unit_6/saff_2_0.sense_amplifier_0.out2.n0" "vernier_delay_line_0.saff_delay_unit_6/saff_2_0.sense_amplifier_0.out2.n3" 75.5321
resist "vernier_delay_line_0.saff_delay_unit_6/saff_2_0.saff_bottom_latch_0.b2" "vernier_delay_line_0.saff_delay_unit_6/saff_2_0.sense_amplifier_0.out2.n4" 168.077
resist "vernier_delay_line_0.saff_delay_unit_6/saff_2_0.saff_bottom_latch_0.b1" "vernier_delay_line_0.saff_delay_unit_6/saff_2_0.sense_amplifier_0.out2.n2" 208.537
resist "vernier_delay_line_0.saff_delay_unit_6/saff_2_0.sense_amplifier_0.out2.n1" "vernier_delay_line_0.saff_delay_unit_6/saff_2_0.sense_amplifier_0.out2.n5" 357.26
resist "vernier_delay_line_0.saff_delay_unit_6/saff_2_0.sense_amplifier_0.out2.n4" "vernier_delay_line_0.saff_delay_unit_6/saff_2_0.sense_amplifier_0.out2.t6" 427.875
resist "vernier_delay_line_0.saff_delay_unit_6/saff_2_0.sense_amplifier_0.out2.n2" "vernier_delay_line_0.saff_delay_unit_6/saff_2_0.sense_amplifier_0.out2.t10" 431.806
resist "vernier_delay_line_0.saff_delay_unit_6/saff_2_0.sense_amplifier_0.out2.n5" "vernier_delay_line_0.saff_delay_unit_6/saff_2_0.sense_amplifier_0.out2.t4" 523.773
resist "vernier_delay_line_0.saff_delay_unit_6/saff_2_0.sense_amplifier_0.out2.n2" "vernier_delay_line_0.saff_delay_unit_6/saff_2_0.sense_amplifier_0.out2.t5" 623.387
resist "vernier_delay_line_0.saff_delay_unit_6/saff_2_0.sense_amplifier_0.out2.n5" "vernier_delay_line_0.saff_delay_unit_6/saff_2_0.sense_amplifier_0.out2.t8" 665.16
resist "vernier_delay_line_0.saff_delay_unit_6/saff_2_0.sense_amplifier_0.out2.n4" "vernier_delay_line_0.saff_delay_unit_6/saff_2_0.sense_amplifier_0.out2.t7" 742.782
resist "vernier_delay_line_0.saff_delay_unit_6/saff_2_0.sense_amplifier_0.out2.n1" "vernier_delay_line_0.saff_delay_unit_6/saff_2_0.sense_amplifier_0.out2.t9" 879.48
rnode "VDD.n0" 0 100.844 17108 1041 0
rnode "VDD.t223" 0 19.6072 17326 1030 0
rnode "VDD.t406" 0 19.6072 17268 1030 0
rnode "VDD.n1" 0 41.55 17297 1030 0
rnode "VDD.t219" 0 73.9154 17532 1030 0
rnode "VDD.n2" 0 71.6333 17662 1041 0
rnode "VDD.t29" 0 73.9154 17792 1030 0
rnode "VDD.n3" 0 170.163 17763 1476 0
rnode "VDD.t87" 0 19.6072 18056 1030 0
rnode "VDD.t503" 0 19.6072 17998 1030 0
rnode "VDD.n4" 0 41.55 18027 1030 0
rnode "VDD.n5" 0 356.059 18027 1476 0
rnode "VDD.n6" 0 119.907 18222 1041 0
rnode "VDD.n7" 0 387.327 18222 1041 0
rnode "VDD.n8" 0 146.538 17662 1476 0
rnode "VDD.t86" 0 301.845 18071 1030 0
rnode "VDD.t502" 0 190.393 17983 1030 0
rnode "VDD.t495" 0 190.393 17895 1030 0
rnode "VDD.t28" 0 249.891 17807 1030 0
rnode "VDD.n9" 0 383.723 17108 1041 0
rnode "VDD.t405" 0 296.651 17253 1030 0
rnode "VDD.t222" 0 190.393 17341 1030 0
rnode "VDD.t197" 0 190.393 17429 1030 0
rnode "VDD.t218" 0 252.054 17517 1030 0
rnode "VDD.n10" 0 43.2035 17662 1041 0
rnode "VDD.n11" 0 159.021 17662 1041 0
rnode "VDD.n12" 0 156.858 17664 1527 0
rnode "VDD.n13" 0 129.206 17664 1527 0
rnode "VDD.n14" 0 146.538 17662 1476 0
rnode "VDD.n15" 0 129.206 17664 1527 0
rnode "VDD.n16" 0 11.6088 17664 1527 0
rnode "VDD.n17" 0 64.5422 17662 1476 0
rnode "VDD.n18" 0 170.393 17561 1476 0
rnode "VDD.n19" 0 173.658 17297 1476 0
rnode "VDD.n20" 0 85.0014 17108 1476 0
rnode "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.saff_bottom_latch_0.VDD" 0 71.492 17016 1542 0
rnode "VDD.n21" 0 100.989 15940 1041 0
rnode "VDD.t363" 0 19.6072 15774 1030 0
rnode "VDD.t439" 0 19.6072 15716 1030 0
rnode "VDD.n22" 0 41.55 15745 1030 0
rnode "VDD.t83" 0 73.9154 15510 1030 0
rnode "VDD.n23" 0 64.5422 15380 1476 0
rnode "VDD.n24" 0 129.206 15382 1527 0
rnode "VDD.n25" 0 71.6333 15380 1041 0
rnode "VDD.t361" 0 19.6072 15044 1030 0
rnode "VDD.t367" 0 19.6072 14986 1030 0
rnode "VDD.n26" 0 41.55 15015 1030 0
rnode "VDD.t435" 0 73.9154 15250 1030 0
rnode "VDD.n27" 0 170.393 15279 1476 0
rnode "VDD.n28" 0 173.658 15015 1476 0
rnode "VDD.n29" 0 100.989 13658 1041 0
rnode "VDD.t329" 0 19.6072 13492 1030 0
rnode "VDD.t59" 0 19.6072 13434 1030 0
rnode "VDD.n30" 0 41.55 13463 1030 0
rnode "VDD.t128" 0 73.9154 13228 1030 0
rnode "VDD.n31" 0 64.5422 13098 1476 0
rnode "VDD.n32" 0 129.206 13100 1527 0
rnode "VDD.n33" 0 71.6333 13098 1041 0
rnode "VDD.t392" 0 19.6072 12762 1030 0
rnode "VDD.t390" 0 19.6072 12704 1030 0
rnode "VDD.n34" 0 41.55 12733 1030 0
rnode "VDD.t384" 0 73.9154 12968 1030 0
rnode "VDD.n35" 0 170.393 12997 1476 0
rnode "VDD.n36" 0 173.658 12733 1476 0
rnode "VDD.n37" 0 100.989 11376 1041 0
rnode "VDD.t420" 0 19.6072 11210 1030 0
rnode "VDD.t422" 0 19.6072 11152 1030 0
rnode "VDD.n38" 0 41.55 11181 1030 0
rnode "VDD.t25" 0 73.9154 10946 1030 0
rnode "VDD.n39" 0 64.5422 10816 1476 0
rnode "VDD.n40" 0 129.206 10818 1527 0
rnode "VDD.n41" 0 71.6333 10816 1041 0
rnode "VDD.t426" 0 19.6072 10480 1030 0
rnode "VDD.t428" 0 19.6072 10422 1030 0
rnode "VDD.n42" 0 41.55 10451 1030 0
rnode "VDD.t155" 0 73.9154 10686 1030 0
rnode "VDD.n43" 0 170.393 10715 1476 0
rnode "VDD.n44" 0 173.658 10451 1476 0
rnode "VDD.n45" 0 100.989 9094 1041 0
rnode "VDD.t1" 0 19.6072 8928 1030 0
rnode "VDD.t140" 0 19.6072 8870 1030 0
rnode "VDD.n46" 0 41.55 8899 1030 0
rnode "VDD.t470" 0 73.9154 8664 1030 0
rnode "VDD.n47" 0 64.5422 8534 1476 0
rnode "VDD.n48" 0 129.206 8536 1527 0
rnode "VDD.n49" 0 71.6333 8534 1041 0
rnode "VDD.t5" 0 19.6072 8198 1030 0
rnode "VDD.t142" 0 19.6072 8140 1030 0
rnode "VDD.n50" 0 41.55 8169 1030 0
rnode "VDD.t388" 0 73.9154 8404 1030 0
rnode "VDD.n51" 0 170.393 8433 1476 0
rnode "VDD.n52" 0 173.658 8169 1476 0
rnode "VDD.n53" 0 100.989 6812 1041 0
rnode "VDD.t445" 0 19.6072 6646 1030 0
rnode "VDD.t138" 0 19.6072 6588 1030 0
rnode "VDD.n54" 0 41.55 6617 1030 0
rnode "VDD.t287" 0 73.9154 6382 1030 0
rnode "VDD.n55" 0 64.5422 6252 1476 0
rnode "VDD.n56" 0 129.206 6254 1527 0
rnode "VDD.n57" 0 71.6333 6252 1041 0
rnode "VDD.t459" 0 19.6072 5916 1030 0
rnode "VDD.t275" 0 19.6072 5858 1030 0
rnode "VDD.n58" 0 41.55 5887 1030 0
rnode "VDD.t194" 0 73.9154 6122 1030 0
rnode "VDD.n59" 0 170.393 6151 1476 0
rnode "VDD.n60" 0 173.658 5887 1476 0
rnode "VDD.n61" 0 100.989 4530 1041 0
rnode "VDD.t343" 0 19.6072 4364 1030 0
rnode "VDD.t398" 0 19.6072 4306 1030 0
rnode "VDD.n62" 0 41.55 4335 1030 0
rnode "VDD.t157" 0 73.9154 4100 1030 0
rnode "VDD.n63" 0 64.5422 3970 1476 0
rnode "VDD.n64" 0 129.206 3972 1527 0
rnode "VDD.n65" 0 71.6333 3970 1041 0
rnode "VDD.t226" 0 19.6072 3634 1030 0
rnode "VDD.t136" 0 19.6072 3576 1030 0
rnode "VDD.n66" 0 41.55 3605 1030 0
rnode "VDD.t271" 0 73.9154 3840 1030 0
rnode "VDD.n67" 0 170.393 3869 1476 0
rnode "VDD.n68" 0 173.658 3605 1476 0
rnode "VDD.n69" 0 100.989 2248 1041 0
rnode "VDD.t297" 0 19.6072 2082 1030 0
rnode "VDD.t261" 0 19.6072 2024 1030 0
rnode "VDD.n70" 0 41.55 2053 1030 0
rnode "VDD.t190" 0 73.9154 1818 1030 0
rnode "VDD.n71" 0 64.5422 1688 1476 0
rnode "VDD.n72" 0 129.206 1690 1527 0
rnode "VDD.n73" 0 71.6333 1688 1041 0
rnode "VDD.t291" 0 19.6072 1352 1030 0
rnode "VDD.t349" 0 19.6072 1294 1030 0
rnode "VDD.n74" 0 41.55 1323 1030 0
rnode "VDD.t234" 0 73.9154 1558 1030 0
rnode "VDD.n75" 0 170.393 1587 1476 0
rnode "VDD.n76" 0 173.658 1323 1476 0
rnode "VDD.n77" 0 298.764 -818 4118 0
rnode "VDD.t447" 0 73.5813 -978 4094 0
rnode "VDD.n78" 0 135.752 -1007 4456 0
rnode "VDD.n79" 0 60.0497 -963 4504 0
rnode "VDD.n80" 0 63.4905 -1108 4118 0
rnode "VDD.n81" 0 31.3716 -1253 4504 0
rnode "VDD.n82" 0 45.0831 -1398 4456 0
rnode "VDD.n83" 0 75.4909 -1108 4456 0
rnode "VDD.t91" 0 73.5813 -1268 4094 0
rnode "VDD.n84" 0 63.4905 -1398 4118 0
rnode "VDD.t267" 0 73.5813 -1558 4094 0
rnode "VDD.n85" 0 135.752 -1587 4456 0
rnode "VDD.n86" 0 31.3716 -1543 4504 0
rnode "VDD.n87" 0 63.4905 -1688 4118 0
rnode "VDD.n88" 0 31.3716 -1833 4504 0
rnode "VDD.n89" 0 45.0831 -1978 4456 0
rnode "VDD.n90" 0 75.4909 -1688 4456 0
rnode "VDD.t305" 0 73.5813 -1848 4094 0
rnode "VDD.n91" 0 63.4905 -1978 4118 0
rnode "VDD.t85" 0 73.5813 -2138 4094 0
rnode "VDD.n92" 0 135.752 -2167 4456 0
rnode "VDD.n93" 0 31.3716 -2123 4504 0
rnode "VDD.n94" 0 63.4905 -2268 4118 0
rnode "VDD.n95" 0 31.3716 -2413 4504 0
rnode "VDD.n96" 0 45.0831 -2558 4456 0
rnode "VDD.n97" 0 75.4909 -2268 4456 0
rnode "VDD.t167" 0 73.5813 -2428 4094 0
rnode "VDD.n98" 0 63.4905 -2558 4118 0
rnode "VDD.t333" 0 73.5813 -2718 4094 0
rnode "VDD.n99" 0 135.752 -2747 4456 0
rnode "VDD.n100" 0 31.3716 -2703 4504 0
rnode "VDD.n101" 0 63.4905 -2848 4118 0
rnode "VDD.n102" 0 31.3716 -2993 4504 0
rnode "VDD.n103" 0 45.0831 -3138 4456 0
rnode "VDD.n104" 0 75.4909 -2848 4456 0
rnode "VDD.t488" 0 73.5813 -3008 4094 0
rnode "VDD.n105" 0 63.4905 -3138 4118 0
rnode "VDD.t109" 0 73.5813 -3298 4094 0
rnode "VDD.n106" 0 135.752 -3327 4456 0
rnode "VDD.n107" 0 31.3716 -3283 4504 0
rnode "VDD.n108" 0 63.4905 -3428 4118 0
rnode "VDD.n109" 0 31.3716 -3573 4504 0
rnode "VDD.n110" 0 45.0831 -3718 4456 0
rnode "VDD.n111" 0 75.4909 -3428 4456 0
rnode "VDD.t7" 0 73.5813 -3588 4094 0
rnode "VDD.n112" 0 63.4905 -3718 4118 0
rnode "VDD.t169" 0 73.5813 -3878 4094 0
rnode "VDD.n113" 0 135.752 -3907 4456 0
rnode "VDD.n114" 0 31.3716 -3863 4504 0
rnode "VDD.n115" 0 63.4905 -4008 4118 0
rnode "VDD.n116" 0 31.3716 -4153 4504 0
rnode "VDD.n117" 0 45.0831 -4298 4456 0
rnode "VDD.n118" 0 75.4909 -4008 4456 0
rnode "VDD.t89" 0 73.5813 -4168 4094 0
rnode "VDD.n119" 0 63.4905 -4298 4118 0
rnode "VDD.t265" 0 73.5813 -4458 4094 0
rnode "VDD.n120" 0 135.752 -4487 4456 0
rnode "VDD.n121" 0 31.3716 -4443 4504 0
rnode "VDD.n122" 0 63.4905 -4588 4118 0
rnode "VDD.n123" 0 31.3716 -4733 4504 0
rnode "VDD.n124" 0 45.0831 -4878 4456 0
rnode "VDD.n125" 0 75.4909 -4588 4456 0
rnode "VDD.t43" 0 73.5813 -4748 4094 0
rnode "VDD.n126" 0 63.4905 -4878 4118 0
rnode "VDD.t107" 0 73.5813 -5038 4094 0
rnode "VDD.n127" 0 135.752 -5067 4456 0
rnode "VDD.n128" 0 31.3716 -5023 4504 0
rnode "VDD.n129" 0 63.4905 -5168 4118 0
rnode "VDD.n130" 0 31.3716 -5313 4504 0
rnode "VDD.n131" 0 45.0831 -5458 4456 0
rnode "VDD.n132" 0 75.4909 -5168 4456 0
rnode "VDD.t303" 0 73.5813 -5328 4094 0
rnode "VDD.n133" 0 63.4905 -5458 4118 0
rnode "VDD.t203" 0 73.5813 -5618 4094 0
rnode "VDD.n134" 0 135.752 -5647 4456 0
rnode "VDD.n135" 0 31.3716 -5603 4504 0
rnode "VDD.n136" 0 63.4905 -5748 4118 0
rnode "VDD.n137" 0 31.3716 -5893 4504 0
rnode "VDD.n138" 0 45.0831 -6038 4456 0
rnode "VDD.n139" 0 75.4909 -5748 4456 0
rnode "VDD.t199" 0 73.5813 -5908 4094 0
rnode "VDD.n140" 0 63.4905 -6038 4118 0
rnode "VDD.t205" 0 73.5813 -6198 4094 0
rnode "VDD.n141" 0 135.752 -6227 4456 0
rnode "VDD.n142" 0 31.3716 -6183 4504 0
rnode "VDD.n143" 0 63.4905 -6328 4118 0
rnode "VDD.n144" 0 31.3716 -6473 4504 0
rnode "VDD.n145" 0 45.0831 -6618 4456 0
rnode "VDD.n146" 0 75.4909 -6328 4456 0
rnode "VDD.t201" 0 73.5813 -6488 4094 0
rnode "VDD.n147" 0 63.4905 -6618 4118 0
rnode "VDD.t53" 0 73.5813 -6778 4094 0
rnode "VDD.n148" 0 135.752 -6807 4456 0
rnode "VDD.n149" 0 31.3716 -6763 4504 0
rnode "VDD.n150" 0 63.4905 -6908 4118 0
rnode "VDD.n151" 0 31.3716 -7053 4504 0
rnode "VDD.n152" 0 45.0831 -7198 4456 0
rnode "VDD.n153" 0 75.4909 -6908 4456 0
rnode "VDD.t14" 0 73.5813 -7068 4094 0
rnode "VDD.n154" 0 63.4905 -7198 4118 0
rnode "VDD.t163" 0 73.5813 -7358 4094 0
rnode "VDD.n155" 0 135.752 -7387 4456 0
rnode "VDD.n156" 0 31.3716 -7343 4504 0
rnode "VDD.n157" 0 63.4905 -7488 4118 0
rnode "VDD.n158" 0 31.3716 -7633 4504 0
rnode "VDD.n159" 0 45.0831 -7778 4456 0
rnode "VDD.n160" 0 75.4909 -7488 4456 0
rnode "VDD.t241" 0 73.5813 -7648 4094 0
rnode "VDD.n161" 0 63.4905 -7778 4118 0
rnode "VDD.t124" 0 73.5813 -7938 4094 0
rnode "VDD.n162" 0 135.752 -7967 4456 0
rnode "VDD.n163" 0 31.3716 -7923 4504 0
rnode "VDD.n164" 0 63.4905 -8068 4118 0
rnode "VDD.n165" 0 31.3716 -8213 4504 0
rnode "VDD.n166" 0 45.0831 -8358 4456 0
rnode "VDD.n167" 0 75.4909 -8068 4456 0
rnode "VDD.t285" 0 73.5813 -8228 4094 0
rnode "VDD.n168" 0 63.4905 -8358 4118 0
rnode "VDD.t408" 0 73.5813 -8518 4094 0
rnode "VDD.n169" 0 135.752 -8547 4456 0
rnode "VDD.n170" 0 31.3716 -8503 4504 0
rnode "VDD.n171" 0 63.4905 -8648 4118 0
rnode "VDD.n172" 0 60.0497 -8793 4504 0
rnode "VDD.n173" 0 30.6751 -963 4504 0
rnode "VDD.t446" 0 307.371 -963 4504 0
rnode "VDD.n174" 0 45.0831 -1108 4456 0
rnode "VDD.n175" 0 40.3233 -1108 4118 0
rnode "VDD.n176" 0 279.73 -1108 4118 0
rnode "VDD.t90" 0 279.73 -1253 4504 0
rnode "VDD.n177" 0 45.0831 -1398 4456 0
rnode "VDD.n178" 0 40.3233 -1398 4118 0
rnode "VDD.n179" 0 279.73 -1398 4118 0
rnode "VDD.t266" 0 279.73 -1543 4504 0
rnode "VDD.n180" 0 45.0831 -1688 4456 0
rnode "VDD.n181" 0 40.3233 -1688 4118 0
rnode "VDD.n182" 0 279.73 -1688 4118 0
rnode "VDD.t304" 0 279.73 -1833 4504 0
rnode "VDD.n183" 0 45.0831 -1978 4456 0
rnode "VDD.n184" 0 40.3233 -1978 4118 0
rnode "VDD.n185" 0 279.73 -1978 4118 0
rnode "VDD.t84" 0 279.73 -2123 4504 0
rnode "VDD.n186" 0 45.0831 -2268 4456 0
rnode "VDD.n187" 0 40.3233 -2268 4118 0
rnode "VDD.n188" 0 279.73 -2268 4118 0
rnode "VDD.t166" 0 279.73 -2413 4504 0
rnode "VDD.n189" 0 45.0831 -2558 4456 0
rnode "VDD.n190" 0 40.3233 -2558 4118 0
rnode "VDD.n191" 0 279.73 -2558 4118 0
rnode "VDD.t332" 0 279.73 -2703 4504 0
rnode "VDD.n192" 0 45.0831 -2848 4456 0
rnode "VDD.n193" 0 40.3233 -2848 4118 0
rnode "VDD.n194" 0 279.73 -2848 4118 0
rnode "VDD.t487" 0 279.73 -2993 4504 0
rnode "VDD.n195" 0 45.0831 -3138 4456 0
rnode "VDD.n196" 0 40.3233 -3138 4118 0
rnode "VDD.n197" 0 279.73 -3138 4118 0
rnode "VDD.t108" 0 279.73 -3283 4504 0
rnode "VDD.n198" 0 45.0831 -3428 4456 0
rnode "VDD.n199" 0 40.3233 -3428 4118 0
rnode "VDD.n200" 0 279.73 -3428 4118 0
rnode "VDD.t6" 0 279.73 -3573 4504 0
rnode "VDD.n201" 0 45.0831 -3718 4456 0
rnode "VDD.n202" 0 40.3233 -3718 4118 0
rnode "VDD.n203" 0 279.73 -3718 4118 0
rnode "VDD.t168" 0 279.73 -3863 4504 0
rnode "VDD.n204" 0 45.0831 -4008 4456 0
rnode "VDD.n205" 0 40.3233 -4008 4118 0
rnode "VDD.n206" 0 279.73 -4008 4118 0
rnode "VDD.t88" 0 279.73 -4153 4504 0
rnode "VDD.n207" 0 45.0831 -4298 4456 0
rnode "VDD.n208" 0 40.3233 -4298 4118 0
rnode "VDD.n209" 0 279.73 -4298 4118 0
rnode "VDD.t264" 0 279.73 -4443 4504 0
rnode "VDD.n210" 0 45.0831 -4588 4456 0
rnode "VDD.n211" 0 40.3233 -4588 4118 0
rnode "VDD.n212" 0 279.73 -4588 4118 0
rnode "VDD.t42" 0 279.73 -4733 4504 0
rnode "VDD.n213" 0 45.0831 -4878 4456 0
rnode "VDD.n214" 0 40.3233 -4878 4118 0
rnode "VDD.n215" 0 279.73 -4878 4118 0
rnode "VDD.t106" 0 279.73 -5023 4504 0
rnode "VDD.n216" 0 45.0831 -5168 4456 0
rnode "VDD.n217" 0 40.3233 -5168 4118 0
rnode "VDD.n218" 0 279.73 -5168 4118 0
rnode "VDD.t302" 0 279.73 -5313 4504 0
rnode "VDD.n219" 0 45.0831 -5458 4456 0
rnode "VDD.n220" 0 40.3233 -5458 4118 0
rnode "VDD.n221" 0 279.73 -5458 4118 0
rnode "VDD.t202" 0 279.73 -5603 4504 0
rnode "VDD.n222" 0 45.0831 -5748 4456 0
rnode "VDD.n223" 0 40.3233 -5748 4118 0
rnode "VDD.n224" 0 279.73 -5748 4118 0
rnode "VDD.t198" 0 279.73 -5893 4504 0
rnode "VDD.n225" 0 45.0831 -6038 4456 0
rnode "VDD.n226" 0 40.3233 -6038 4118 0
rnode "VDD.n227" 0 279.73 -6038 4118 0
rnode "VDD.t204" 0 279.73 -6183 4504 0
rnode "VDD.n228" 0 45.0831 -6328 4456 0
rnode "VDD.n229" 0 40.3233 -6328 4118 0
rnode "VDD.n230" 0 279.73 -6328 4118 0
rnode "VDD.t200" 0 279.73 -6473 4504 0
rnode "VDD.n231" 0 45.0831 -6618 4456 0
rnode "VDD.n232" 0 40.3233 -6618 4118 0
rnode "VDD.n233" 0 279.73 -6618 4118 0
rnode "VDD.t52" 0 279.73 -6763 4504 0
rnode "VDD.n234" 0 45.0831 -6908 4456 0
rnode "VDD.n235" 0 40.3233 -6908 4118 0
rnode "VDD.n236" 0 279.73 -6908 4118 0
rnode "VDD.t13" 0 279.73 -7053 4504 0
rnode "VDD.n237" 0 45.0831 -7198 4456 0
rnode "VDD.n238" 0 40.3233 -7198 4118 0
rnode "VDD.n239" 0 279.73 -7198 4118 0
rnode "VDD.t162" 0 279.73 -7343 4504 0
rnode "VDD.n240" 0 45.0831 -7488 4456 0
rnode "VDD.n241" 0 40.3233 -7488 4118 0
rnode "VDD.n242" 0 279.73 -7488 4118 0
rnode "VDD.t240" 0 279.73 -7633 4504 0
rnode "VDD.n243" 0 45.0831 -7778 4456 0
rnode "VDD.n244" 0 40.3233 -7778 4118 0
rnode "VDD.n245" 0 279.73 -7778 4118 0
rnode "VDD.t123" 0 279.73 -7923 4504 0
rnode "VDD.n246" 0 45.0831 -8068 4456 0
rnode "VDD.n247" 0 40.3233 -8068 4118 0
rnode "VDD.n248" 0 279.73 -8068 4118 0
rnode "VDD.t284" 0 279.73 -8213 4504 0
rnode "VDD.n249" 0 45.0831 -8358 4456 0
rnode "VDD.n250" 0 40.3233 -8358 4118 0
rnode "VDD.n251" 0 279.73 -8358 4118 0
rnode "VDD.t407" 0 279.73 -8503 4504 0
rnode "VDD.n252" 0 45.0831 -8648 4456 0
rnode "VDD.n253" 0 40.3233 -8648 4118 0
rnode "VDD.n254" 0 279.73 -8648 4118 0
rnode "VDD.t160" 0 307.371 -8793 4504 0
rnode "VDD.n255" 0 30.6751 -8938 4118 0
rnode "VDD.n256" 0 298.764 -8938 4118 0
rnode "VDD.n257" 0 75.4909 -8648 4456 0
rnode "VDD.t161" 0 73.5813 -8808 4094 0
rnode "stop_buffer_0.VDD" 0 5.8416 -8992 4498 0
rnode "VDD.n258" 0 65.6468 -8938 4456 0
rnode "VDD.n259" 0 135.752 -8837 4456 0
rnode "VDD.n260" 0 20.4456 -8793 4504 0
rnode "VDD.n261" 0 60.0497 -8793 4504 0
rnode "VDD.n262" 0 45.0831 -8648 4456 0
rnode "VDD.n263" 0 31.3716 -8503 4504 0
rnode "VDD.n264" 0 20.4456 -8503 4504 0
rnode "VDD.n265" 0 75.4909 -8358 4456 0
rnode "VDD.n266" 0 135.752 -8257 4456 0
rnode "VDD.n267" 0 20.4456 -8213 4504 0
rnode "VDD.n268" 0 31.3716 -8213 4504 0
rnode "VDD.n269" 0 45.0831 -8068 4456 0
rnode "VDD.n270" 0 31.3716 -7923 4504 0
rnode "VDD.n271" 0 20.4456 -7923 4504 0
rnode "VDD.n272" 0 75.4909 -7778 4456 0
rnode "VDD.n273" 0 135.752 -7677 4456 0
rnode "VDD.n274" 0 20.4456 -7633 4504 0
rnode "VDD.n275" 0 31.3716 -7633 4504 0
rnode "VDD.n276" 0 45.0831 -7488 4456 0
rnode "VDD.n277" 0 31.3716 -7343 4504 0
rnode "VDD.n278" 0 20.4456 -7343 4504 0
rnode "VDD.n279" 0 75.4909 -7198 4456 0
rnode "VDD.n280" 0 135.752 -7097 4456 0
rnode "VDD.n281" 0 20.4456 -7053 4504 0
rnode "VDD.n282" 0 31.3716 -7053 4504 0
rnode "VDD.n283" 0 45.0831 -6908 4456 0
rnode "VDD.n284" 0 31.3716 -6763 4504 0
rnode "VDD.n285" 0 20.4456 -6763 4504 0
rnode "VDD.n286" 0 75.4909 -6618 4456 0
rnode "VDD.n287" 0 135.752 -6517 4456 0
rnode "VDD.n288" 0 20.4456 -6473 4504 0
rnode "VDD.n289" 0 31.3716 -6473 4504 0
rnode "VDD.n290" 0 45.0831 -6328 4456 0
rnode "VDD.n291" 0 31.3716 -6183 4504 0
rnode "VDD.n292" 0 20.4456 -6183 4504 0
rnode "VDD.n293" 0 75.4909 -6038 4456 0
rnode "VDD.n294" 0 135.752 -5937 4456 0
rnode "VDD.n295" 0 20.4456 -5893 4504 0
rnode "VDD.n296" 0 31.3716 -5893 4504 0
rnode "VDD.n297" 0 45.0831 -5748 4456 0
rnode "VDD.n298" 0 31.3716 -5603 4504 0
rnode "VDD.n299" 0 20.4456 -5603 4504 0
rnode "VDD.n300" 0 75.4909 -5458 4456 0
rnode "VDD.n301" 0 135.752 -5357 4456 0
rnode "VDD.n302" 0 20.4456 -5313 4504 0
rnode "VDD.n303" 0 31.3716 -5313 4504 0
rnode "VDD.n304" 0 45.0831 -5168 4456 0
rnode "VDD.n305" 0 31.3716 -5023 4504 0
rnode "VDD.n306" 0 20.4456 -5023 4504 0
rnode "VDD.n307" 0 75.4909 -4878 4456 0
rnode "VDD.n308" 0 135.752 -4777 4456 0
rnode "VDD.n309" 0 20.4456 -4733 4504 0
rnode "VDD.n310" 0 31.3716 -4733 4504 0
rnode "VDD.n311" 0 45.0831 -4588 4456 0
rnode "VDD.n312" 0 31.3716 -4443 4504 0
rnode "VDD.n313" 0 20.4456 -4443 4504 0
rnode "VDD.n314" 0 75.4909 -4298 4456 0
rnode "VDD.n315" 0 135.752 -4197 4456 0
rnode "VDD.n316" 0 20.4456 -4153 4504 0
rnode "VDD.n317" 0 31.3716 -4153 4504 0
rnode "VDD.n318" 0 45.0831 -4008 4456 0
rnode "VDD.n319" 0 31.3716 -3863 4504 0
rnode "VDD.n320" 0 20.4456 -3863 4504 0
rnode "VDD.n321" 0 75.4909 -3718 4456 0
rnode "VDD.n322" 0 135.752 -3617 4456 0
rnode "VDD.n323" 0 20.4456 -3573 4504 0
rnode "VDD.n324" 0 31.3716 -3573 4504 0
rnode "VDD.n325" 0 45.0831 -3428 4456 0
rnode "VDD.n326" 0 31.3716 -3283 4504 0
rnode "VDD.n327" 0 20.4456 -3283 4504 0
rnode "VDD.n328" 0 75.4909 -3138 4456 0
rnode "VDD.n329" 0 135.752 -3037 4456 0
rnode "VDD.n330" 0 20.4456 -2993 4504 0
rnode "VDD.n331" 0 31.3716 -2993 4504 0
rnode "VDD.n332" 0 45.0831 -2848 4456 0
rnode "VDD.n333" 0 31.3716 -2703 4504 0
rnode "VDD.n334" 0 20.4456 -2703 4504 0
rnode "VDD.n335" 0 75.4909 -2558 4456 0
rnode "VDD.n336" 0 135.752 -2457 4456 0
rnode "VDD.n337" 0 20.4456 -2413 4504 0
rnode "VDD.n338" 0 31.3716 -2413 4504 0
rnode "VDD.n339" 0 45.0831 -2268 4456 0
rnode "VDD.n340" 0 31.3716 -2123 4504 0
rnode "VDD.n341" 0 20.4456 -2123 4504 0
rnode "VDD.n342" 0 75.4909 -1978 4456 0
rnode "VDD.n343" 0 135.752 -1877 4456 0
rnode "VDD.n344" 0 20.4456 -1833 4504 0
rnode "VDD.n345" 0 31.3716 -1833 4504 0
rnode "VDD.n346" 0 45.0831 -1688 4456 0
rnode "VDD.n347" 0 31.3716 -1543 4504 0
rnode "VDD.n348" 0 20.4456 -1543 4504 0
rnode "VDD.n349" 0 75.4909 -1398 4456 0
rnode "VDD.n350" 0 135.752 -1297 4456 0
rnode "VDD.n351" 0 20.4456 -1253 4504 0
rnode "VDD.n352" 0 31.3716 -1253 4504 0
rnode "VDD.n353" 0 45.0831 -1108 4456 0
rnode "VDD.n354" 0 60.0497 -963 4504 0
rnode "VDD.n355" 0 20.4456 -963 4504 0
rnode "VDD.n356" 0 143.318 -818 4456 0
rnode "VDD.n357" 0 100.125 1010 4365 0
rnode "VDD.t179" 0 73.4899 1140 4268 0
rnode "VDD.t209" 0 73.4899 1258 4268 0
rnode "VDD.t132" 0 73.4899 1668 4268 0
rnode "VDD.t196" 0 74.2149 1786 4268 0
rnode "VDD.n358" 0 273.49 1639 4606 0
rnode "VDD.n359" 0 145.038 1287 4606 0
rnode "VDD.n360" 0 135.604 1111 4652 0
rnode "VDD.n361" 0 100.125 3292 4365 0
rnode "VDD.t27" 0 73.4899 3422 4268 0
rnode "VDD.t396" 0 73.4899 3540 4268 0
rnode "VDD.t151" 0 73.4899 3950 4268 0
rnode "VDD.t35" 0 74.2149 4068 4268 0
rnode "VDD.n362" 0 273.49 3921 4606 0
rnode "VDD.n363" 0 145.038 3569 4606 0
rnode "VDD.n364" 0 135.604 3393 4652 0
rnode "VDD.n365" 0 100.125 5574 4365 0
rnode "VDD.t215" 0 73.4899 5704 4268 0
rnode "VDD.t484" 0 73.4899 5822 4268 0
rnode "VDD.t228" 0 73.4899 6232 4268 0
rnode "VDD.t453" 0 74.2149 6350 4268 0
rnode "VDD.n366" 0 273.49 6203 4606 0
rnode "VDD.n367" 0 145.038 5851 4606 0
rnode "VDD.n368" 0 135.604 5675 4652 0
rnode "VDD.n369" 0 100.125 7856 4365 0
rnode "VDD.t232" 0 73.4899 7986 4268 0
rnode "VDD.t144" 0 73.4899 8104 4268 0
rnode "VDD.t3" 0 73.4899 8514 4268 0
rnode "VDD.t75" 0 74.2149 8632 4268 0
rnode "VDD.n370" 0 273.49 8485 4606 0
rnode "VDD.n371" 0 145.038 8133 4606 0
rnode "VDD.n372" 0 135.604 7957 4652 0
rnode "VDD.n373" 0 100.125 10138 4365 0
rnode "VDD.t159" 0 73.4899 10268 4268 0
rnode "VDD.t430" 0 73.4899 10386 4268 0
rnode "VDD.t416" 0 73.4899 10796 4268 0
rnode "VDD.t49" 0 74.2149 10914 4268 0
rnode "VDD.n374" 0 273.49 10767 4606 0
rnode "VDD.n375" 0 145.038 10415 4606 0
rnode "VDD.n376" 0 135.604 10239 4652 0
rnode "VDD.n377" 0 100.125 12420 4365 0
rnode "VDD.t313" 0 73.4899 12550 4268 0
rnode "VDD.t455" 0 73.4899 12668 4268 0
rnode "VDD.t351" 0 73.4899 13078 4268 0
rnode "VDD.t165" 0 74.2149 13196 4268 0
rnode "VDD.n378" 0 273.49 13049 4606 0
rnode "VDD.n379" 0 145.038 12697 4606 0
rnode "VDD.n380" 0 135.604 12521 4652 0
rnode "VDD.n381" 0 100.125 14702 4365 0
rnode "VDD.t250" 0 73.4899 14832 4268 0
rnode "VDD.t230" 0 73.4899 14950 4268 0
rnode "VDD.t365" 0 73.4899 15360 4268 0
rnode "VDD.t493" 0 74.2149 15478 4268 0
rnode "VDD.n382" 0 273.49 15331 4606 0
rnode "VDD.n383" 0 145.038 14979 4606 0
rnode "VDD.n384" 0 135.604 14803 4652 0
rnode "VDD.n385" 0 100.125 16984 4365 0
rnode "VDD.t37" 0 73.4899 17114 4268 0
rnode "VDD.t39" 0 73.4899 17232 4268 0
rnode "VDD.t221" 0 73.4899 17642 4268 0
rnode "VDD.t341" 0 74.2149 17760 4268 0
rnode "VDD.n386" 0 273.49 17613 4606 0
rnode "VDD.n387" 0 145.038 17261 4606 0
rnode "VDD.n388" 0 135.604 17085 4652 0
rnode "VDD.n389" 0 458.542 17890 4382 0
rnode "VDD.n390" 0 412.956 17451 4855 0
rnode "VDD.t340" 0 318.783 17745 4268 0
rnode "VDD.t220" 0 352.497 17657 4268 0
rnode "VDD.n391" 0 263.773 17451 4855 0
rnode "VDD.n392" 0 336.42 16984 4365 0
rnode "VDD.t36" 0 314.787 17129 4268 0
rnode "VDD.t38" 0 369.283 17217 4268 0
rnode "VDD.n393" 0 722.816 17437 4382 0
rnode "VDD.n394" 0 69.0531 17437 4382 0
rnode "VDD.n395" 0 694.868 17344 4855 0
rnode "VDD.n396" 0 384.751 17085 4776 0
rnode "VDD.n397" 0 157.642 16984 4776 0
rnode "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.sense_amplifier_0.VDD" 0 323.147 16486 4870 0
rnode "VDD.n398" 0 458.542 15608 4382 0
rnode "VDD.n399" 0 412.956 15169 4855 0
rnode "VDD.t492" 0 318.783 15463 4268 0
rnode "VDD.t364" 0 352.497 15375 4268 0
rnode "VDD.n400" 0 263.773 15169 4855 0
rnode "VDD.n401" 0 336.42 14702 4365 0
rnode "VDD.t249" 0 314.787 14847 4268 0
rnode "VDD.t229" 0 369.283 14935 4268 0
rnode "VDD.n402" 0 722.816 15155 4382 0
rnode "VDD.n403" 0 69.0531 15155 4382 0
rnode "VDD.n404" 0 455.918 15062 4855 0
rnode "VDD.n405" 0 299.646 15169 4855 0
rnode "VDD.n406" 0 89.5735 14803 4776 0
rnode "VDD.n407" 0 157.642 14702 4776 0
rnode "vernier_delay_line_0.saff_delay_unit_6/saff_2_0.sense_amplifier_0.VDD" 0 323.147 14204 4870 0
rnode "VDD.n408" 0 458.542 13326 4382 0
rnode "VDD.n409" 0 412.956 12887 4855 0
rnode "VDD.t164" 0 318.783 13181 4268 0
rnode "VDD.t350" 0 352.497 13093 4268 0
rnode "VDD.n410" 0 263.773 12887 4855 0
rnode "VDD.n411" 0 336.42 12420 4365 0
rnode "VDD.t312" 0 314.787 12565 4268 0
rnode "VDD.t454" 0 369.283 12653 4268 0
rnode "VDD.n412" 0 722.816 12873 4382 0
rnode "VDD.n413" 0 69.0531 12873 4382 0
rnode "VDD.n414" 0 455.918 12780 4855 0
rnode "VDD.n415" 0 299.646 12887 4855 0
rnode "VDD.n416" 0 89.5735 12521 4776 0
rnode "VDD.n417" 0 157.642 12420 4776 0
rnode "vernier_delay_line_0.saff_delay_unit_5/saff_2_0.sense_amplifier_0.VDD" 0 323.147 11922 4870 0
rnode "VDD.n418" 0 458.542 11044 4382 0
rnode "VDD.n419" 0 412.956 10605 4855 0
rnode "VDD.t48" 0 318.783 10899 4268 0
rnode "VDD.t415" 0 352.497 10811 4268 0
rnode "VDD.n420" 0 263.773 10605 4855 0
rnode "VDD.n421" 0 336.42 10138 4365 0
rnode "VDD.t158" 0 314.787 10283 4268 0
rnode "VDD.t429" 0 369.283 10371 4268 0
rnode "VDD.n422" 0 722.816 10591 4382 0
rnode "VDD.n423" 0 69.0531 10591 4382 0
rnode "VDD.n424" 0 455.918 10498 4855 0
rnode "VDD.n425" 0 299.646 10605 4855 0
rnode "VDD.n426" 0 89.5735 10239 4776 0
rnode "VDD.n427" 0 157.642 10138 4776 0
rnode "vernier_delay_line_0.saff_delay_unit_4/saff_2_0.sense_amplifier_0.VDD" 0 323.147 9640 4870 0
rnode "VDD.n428" 0 458.542 8762 4382 0
rnode "VDD.n429" 0 412.956 8323 4855 0
rnode "VDD.t74" 0 318.783 8617 4268 0
rnode "VDD.t2" 0 352.497 8529 4268 0
rnode "VDD.n430" 0 263.773 8323 4855 0
rnode "VDD.n431" 0 336.42 7856 4365 0
rnode "VDD.t231" 0 314.787 8001 4268 0
rnode "VDD.t143" 0 369.283 8089 4268 0
rnode "VDD.n432" 0 722.816 8309 4382 0
rnode "VDD.n433" 0 69.0531 8309 4382 0
rnode "VDD.n434" 0 455.918 8216 4855 0
rnode "VDD.n435" 0 299.646 8323 4855 0
rnode "VDD.n436" 0 89.5735 7957 4776 0
rnode "VDD.n437" 0 157.642 7856 4776 0
rnode "vernier_delay_line_0.saff_delay_unit_3/saff_2_0.sense_amplifier_0.VDD" 0 323.147 7358 4870 0
rnode "VDD.n438" 0 458.542 6480 4382 0
rnode "VDD.n439" 0 412.956 6041 4855 0
rnode "VDD.t452" 0 318.783 6335 4268 0
rnode "VDD.t227" 0 352.497 6247 4268 0
rnode "VDD.n440" 0 263.773 6041 4855 0
rnode "VDD.n441" 0 336.42 5574 4365 0
rnode "VDD.t214" 0 314.787 5719 4268 0
rnode "VDD.t483" 0 369.283 5807 4268 0
rnode "VDD.n442" 0 722.816 6027 4382 0
rnode "VDD.n443" 0 69.0531 6027 4382 0
rnode "VDD.n444" 0 455.918 5934 4855 0
rnode "VDD.n445" 0 299.646 6041 4855 0
rnode "VDD.n446" 0 89.5735 5675 4776 0
rnode "VDD.n447" 0 157.642 5574 4776 0
rnode "vernier_delay_line_0.saff_delay_unit_2/saff_2_0.sense_amplifier_0.VDD" 0 323.147 5076 4870 0
rnode "VDD.n448" 0 458.542 4198 4382 0
rnode "VDD.n449" 0 412.956 3759 4855 0
rnode "VDD.t34" 0 318.783 4053 4268 0
rnode "VDD.t150" 0 352.497 3965 4268 0
rnode "VDD.n450" 0 263.773 3759 4855 0
rnode "VDD.n451" 0 336.42 3292 4365 0
rnode "VDD.t26" 0 314.787 3437 4268 0
rnode "VDD.t395" 0 369.283 3525 4268 0
rnode "VDD.n452" 0 722.816 3745 4382 0
rnode "VDD.n453" 0 69.0531 3745 4382 0
rnode "VDD.n454" 0 455.918 3652 4855 0
rnode "VDD.n455" 0 299.646 3759 4855 0
rnode "VDD.n456" 0 89.5735 3393 4776 0
rnode "VDD.n457" 0 157.642 3292 4776 0
rnode "vernier_delay_line_0.saff_delay_unit_1/saff_2_0.sense_amplifier_0.VDD" 0 323.147 2794 4870 0
rnode "VDD.n458" 0 458.542 1916 4382 0
rnode "VDD.n459" 0 412.956 1477 4855 0
rnode "VDD.t195" 0 318.783 1771 4268 0
rnode "VDD.t131" 0 352.497 1683 4268 0
rnode "VDD.n460" 0 263.773 1477 4855 0
rnode "VDD.n461" 0 336.42 1010 4365 0
rnode "VDD.t178" 0 314.787 1155 4268 0
rnode "VDD.t208" 0 369.283 1243 4268 0
rnode "VDD.n462" 0 722.816 1463 4382 0
rnode "VDD.n463" 0 69.0531 1463 4382 0
rnode "VDD.n464" 0 455.918 1370 4855 0
rnode "VDD.n465" 0 299.646 1477 4855 0
rnode "VDD.n466" 0 89.5735 1111 4776 0
rnode "VDD.n467" 0 157.642 1010 4776 0
rnode "vernier_delay_line_0.saff_delay_unit_0/saff_2_0.sense_amplifier_0.VDD" 0 167.36 512 4870 0
rnode "VDD.n468" 0 114.961 -470 6226 0
rnode "VDD.t146" 0 19.6072 -630 6120 0
rnode "VDD.t404" 0 19.6072 -688 6120 0
rnode "VDD.n469" 0 41.911 -659 6120 0
rnode "VDD.t321" 0 19.6072 -806 6120 0
rnode "VDD.t357" 0 19.6072 -864 6120 0
rnode "VDD.n470" 0 41.911 -835 6120 0
rnode "VDD.t418" 0 19.6072 -1186 6120 0
rnode "VDD.t345" 0 19.6072 -1244 6120 0
rnode "VDD.n471" 0 41.911 -1215 6120 0
rnode "VDD.n472" 0 168.684 -1215 6646 0
rnode "VDD.n473" 0 138.239 -1025 6646 0
rnode "VDD.n474" 0 114.02 -1029 6694 0
rnode "VDD.t424" 0 19.6072 -1362 6120 0
rnode "VDD.t263" 0 19.6072 -1420 6120 0
rnode "VDD.n475" 0 41.911 -1391 6120 0
rnode "VDD.n476" 0 169.009 -1391 6646 0
rnode "VDD.n477" 0 90.7944 -1580 6646 0
rnode "VDD.t356" 0 268.957 -879 6120 0
rnode "VDD.t320" 0 202.292 -791 6120 0
rnode "VDD.t403" 0 202.292 -703 6120 0
rnode "VDD.t145" 0 300.011 -615 6120 0
rnode "VDD.n478" 0 335.724 -470 6226 0
rnode "VDD.n479" 0 132.598 -1025 6646 0
rnode "VDD.n480" 0 100.553 -1025 6226 0
rnode "VDD.n481" 0 172.408 -1025 6226 0
rnode "VDD.n482" 0 167.811 -1029 6694 0
rnode "VDD.t417" 0 264.359 -1171 6120 0
rnode "VDD.t344" 0 202.292 -1259 6120 0
rnode "VDD.t423" 0 202.292 -1347 6120 0
rnode "VDD.t262" 0 267.808 -1435 6120 0
rnode "VDD.t334" 0 267.808 -1895 6120 0
rnode "VDD.n483" 0 132.598 -2305 6646 0
rnode "VDD.n484" 0 138.239 -2305 6646 0
rnode "VDD.t335" 0 19.6072 -1910 6120 0
rnode "VDD.t472" 0 19.6072 -1968 6120 0
rnode "VDD.n485" 0 41.911 -1939 6120 0
rnode "VDD.t207" 0 19.6072 -2086 6120 0
rnode "VDD.t307" 0 19.6072 -2144 6120 0
rnode "VDD.n486" 0 41.911 -2115 6120 0
rnode "VDD.t323" 0 19.6072 -2466 6120 0
rnode "VDD.t148" 0 19.6072 -2524 6120 0
rnode "VDD.n487" 0 41.911 -2495 6120 0
rnode "VDD.n488" 0 168.684 -2495 6646 0
rnode "VDD.n489" 0 114.02 -2309 6694 0
rnode "VDD.t402" 0 19.6072 -2642 6120 0
rnode "VDD.t134" 0 19.6072 -2700 6120 0
rnode "VDD.n490" 0 41.911 -2671 6120 0
rnode "VDD.n491" 0 169.009 -2671 6646 0
rnode "VDD.n492" 0 90.7944 -2860 6646 0
rnode "VDD.t471" 0 202.292 -1983 6120 0
rnode "VDD.t206" 0 202.292 -2071 6120 0
rnode "VDD.t306" 0 268.957 -2159 6120 0
rnode "VDD.n493" 0 100.553 -2305 6226 0
rnode "VDD.n494" 0 172.408 -2305 6226 0
rnode "VDD.n495" 0 167.811 -2309 6694 0
rnode "VDD.t322" 0 264.359 -2451 6120 0
rnode "VDD.t147" 0 202.292 -2539 6120 0
rnode "VDD.t401" 0 202.292 -2627 6120 0
rnode "VDD.t133" 0 267.808 -2715 6120 0
rnode "VDD.t237" 0 267.808 -3175 6120 0
rnode "VDD.n496" 0 132.598 -3585 6646 0
rnode "VDD.n497" 0 138.239 -3585 6646 0
rnode "VDD.t238" 0 19.6072 -3190 6120 0
rnode "VDD.t51" 0 19.6072 -3248 6120 0
rnode "VDD.n498" 0 41.911 -3219 6120 0
rnode "VDD.t175" 0 19.6072 -3366 6120 0
rnode "VDD.t177" 0 19.6072 -3424 6120 0
rnode "VDD.n499" 0 41.911 -3395 6120 0
rnode "VDD.t301" 0 19.6072 -3746 6120 0
rnode "VDD.t243" 0 19.6072 -3804 6120 0
rnode "VDD.n500" 0 41.911 -3775 6120 0
rnode "VDD.n501" 0 168.684 -3775 6646 0
rnode "VDD.n502" 0 114.02 -3589 6694 0
rnode "VDD.t103" 0 19.6072 -3922 6120 0
rnode "VDD.t466" 0 19.6072 -3980 6120 0
rnode "VDD.n503" 0 41.911 -3951 6120 0
rnode "VDD.n504" 0 169.009 -3951 6646 0
rnode "VDD.n505" 0 90.7944 -4140 6646 0
rnode "VDD.t50" 0 202.292 -3263 6120 0
rnode "VDD.t174" 0 202.292 -3351 6120 0
rnode "VDD.t176" 0 268.957 -3439 6120 0
rnode "VDD.n506" 0 100.553 -3585 6226 0
rnode "VDD.n507" 0 172.408 -3585 6226 0
rnode "VDD.n508" 0 167.811 -3589 6694 0
rnode "VDD.t300" 0 264.359 -3731 6120 0
rnode "VDD.t242" 0 202.292 -3819 6120 0
rnode "VDD.t102" 0 202.292 -3907 6120 0
rnode "VDD.t465" 0 267.808 -3995 6120 0
rnode "VDD.t212" 0 267.808 -4455 6120 0
rnode "VDD.n509" 0 132.598 -4865 6646 0
rnode "VDD.n510" 0 138.239 -4865 6646 0
rnode "VDD.t213" 0 19.6072 -4470 6120 0
rnode "VDD.t67" 0 19.6072 -4528 6120 0
rnode "VDD.n511" 0 41.911 -4499 6120 0
rnode "VDD.t315" 0 19.6072 -4646 6120 0
rnode "VDD.t101" 0 19.6072 -4704 6120 0
rnode "VDD.n512" 0 41.911 -4675 6120 0
rnode "VDD.t116" 0 19.6072 -5026 6120 0
rnode "VDD.t45" 0 19.6072 -5084 6120 0
rnode "VDD.n513" 0 41.911 -5055 6120 0
rnode "VDD.n514" 0 168.684 -5055 6646 0
rnode "VDD.n515" 0 114.02 -4869 6694 0
rnode "VDD.t353" 0 19.6072 -5202 6120 0
rnode "VDD.t461" 0 19.6072 -5260 6120 0
rnode "VDD.n516" 0 41.911 -5231 6120 0
rnode "VDD.n517" 0 169.009 -5231 6646 0
rnode "VDD.n518" 0 90.7944 -5420 6646 0
rnode "VDD.t66" 0 202.292 -4543 6120 0
rnode "VDD.t314" 0 202.292 -4631 6120 0
rnode "VDD.t100" 0 268.957 -4719 6120 0
rnode "VDD.n519" 0 100.553 -4865 6226 0
rnode "VDD.n520" 0 172.408 -4865 6226 0
rnode "VDD.n521" 0 167.811 -4869 6694 0
rnode "VDD.t115" 0 264.359 -5011 6120 0
rnode "VDD.t44" 0 202.292 -5099 6120 0
rnode "VDD.t352" 0 202.292 -5187 6120 0
rnode "VDD.t460" 0 267.808 -5275 6120 0
rnode "VDD.t318" 0 267.808 -5735 6120 0
rnode "VDD.n522" 0 132.598 -6145 6646 0
rnode "VDD.n523" 0 138.239 -6145 6646 0
rnode "VDD.t319" 0 19.6072 -5750 6120 0
rnode "VDD.t114" 0 19.6072 -5808 6120 0
rnode "VDD.n524" 0 41.911 -5779 6120 0
rnode "VDD.t457" 0 19.6072 -5926 6120 0
rnode "VDD.t188" 0 19.6072 -5984 6120 0
rnode "VDD.n525" 0 41.911 -5955 6120 0
rnode "VDD.t478" 0 19.6072 -6306 6120 0
rnode "VDD.t317" 0 19.6072 -6364 6120 0
rnode "VDD.n526" 0 41.911 -6335 6120 0
rnode "VDD.n527" 0 168.684 -6335 6646 0
rnode "VDD.n528" 0 114.02 -6149 6694 0
rnode "VDD.t273" 0 19.6072 -6482 6120 0
rnode "VDD.t245" 0 19.6072 -6540 6120 0
rnode "VDD.n529" 0 41.911 -6511 6120 0
rnode "VDD.n530" 0 169.009 -6511 6646 0
rnode "VDD.n531" 0 90.7944 -6700 6646 0
rnode "VDD.t113" 0 202.292 -5823 6120 0
rnode "VDD.t456" 0 202.292 -5911 6120 0
rnode "VDD.t187" 0 268.957 -5999 6120 0
rnode "VDD.n532" 0 100.553 -6145 6226 0
rnode "VDD.n533" 0 172.408 -6145 6226 0
rnode "VDD.n534" 0 167.811 -6149 6694 0
rnode "VDD.t477" 0 264.359 -6291 6120 0
rnode "VDD.t316" 0 202.292 -6379 6120 0
rnode "VDD.t272" 0 202.292 -6467 6120 0
rnode "VDD.t244" 0 267.808 -6555 6120 0
rnode "VDD.t431" 0 267.808 -7015 6120 0
rnode "VDD.n535" 0 132.598 -7425 6646 0
rnode "VDD.n536" 0 138.239 -7425 6646 0
rnode "VDD.t432" 0 19.6072 -7030 6120 0
rnode "VDD.t374" 0 19.6072 -7088 6120 0
rnode "VDD.n537" 0 41.911 -7059 6120 0
rnode "VDD.t61" 0 19.6072 -7206 6120 0
rnode "VDD.t376" 0 19.6072 -7264 6120 0
rnode "VDD.n538" 0 41.911 -7235 6120 0
rnode "VDD.t81" 0 19.6072 -7586 6120 0
rnode "VDD.t171" 0 19.6072 -7644 6120 0
rnode "VDD.n539" 0 41.911 -7615 6120 0
rnode "VDD.n540" 0 168.684 -7615 6646 0
rnode "VDD.n541" 0 114.02 -7429 6694 0
rnode "VDD.t153" 0 19.6072 -7762 6120 0
rnode "VDD.t120" 0 19.6072 -7820 6120 0
rnode "VDD.n542" 0 41.911 -7791 6120 0
rnode "VDD.n543" 0 169.009 -7791 6646 0
rnode "VDD.n544" 0 90.7944 -7980 6646 0
rnode "VDD.t373" 0 202.292 -7103 6120 0
rnode "VDD.t60" 0 202.292 -7191 6120 0
rnode "VDD.t375" 0 268.957 -7279 6120 0
rnode "VDD.n545" 0 100.553 -7425 6226 0
rnode "VDD.n546" 0 172.408 -7425 6226 0
rnode "VDD.n547" 0 167.811 -7429 6694 0
rnode "VDD.t80" 0 264.359 -7571 6120 0
rnode "VDD.t170" 0 202.292 -7659 6120 0
rnode "VDD.t152" 0 202.292 -7747 6120 0
rnode "VDD.t119" 0 267.808 -7835 6120 0
rnode "VDD.t32" 0 267.808 -8295 6120 0
rnode "VDD.n548" 0 132.598 -8705 6646 0
rnode "VDD.n549" 0 138.239 -8705 6646 0
rnode "VDD.t33" 0 19.6072 -8310 6120 0
rnode "VDD.t441" 0 19.6072 -8368 6120 0
rnode "VDD.n550" 0 41.911 -8339 6120 0
rnode "VDD.t247" 0 19.6072 -8486 6120 0
rnode "VDD.t31" 0 19.6072 -8544 6120 0
rnode "VDD.n551" 0 41.911 -8515 6120 0
rnode "VDD.t105" 0 19.6072 -8866 6120 0
rnode "VDD.t41" 0 19.6072 -8924 6120 0
rnode "VDD.n552" 0 41.911 -8895 6120 0
rnode "VDD.n553" 0 168.684 -8895 6646 0
rnode "VDD.n554" 0 114.02 -8709 6694 0
rnode "VDD.t486" 0 19.6072 -9042 6120 0
rnode "VDD.t468" 0 19.6072 -9100 6120 0
rnode "VDD.n555" 0 41.911 -9071 6120 0
rnode "VDD.n556" 0 169.009 -9071 6646 0
rnode "VDD.n557" 0 298.764 -9712 6308 0
rnode "VDD.t476" 0 73.5813 -9872 6284 0
rnode "VDD.n558" 0 135.752 -9901 6646 0
rnode "VDD.n559" 0 60.0497 -9857 6694 0
rnode "VDD.n560" 0 63.4905 -10002 6308 0
rnode "VDD.n561" 0 31.3716 -10147 6694 0
rnode "VDD.n562" 0 45.0831 -10292 6646 0
rnode "VDD.n563" 0 75.4909 -10002 6646 0
rnode "VDD.t277" 0 73.5813 -10162 6284 0
rnode "VDD.n564" 0 63.4905 -10292 6308 0
rnode "VDD.t69" 0 73.5813 -10452 6284 0
rnode "VDD.n565" 0 135.752 -10481 6646 0
rnode "VDD.n566" 0 31.3716 -10437 6694 0
rnode "VDD.n567" 0 63.4905 -10582 6308 0
rnode "VDD.n568" 0 31.3716 -10727 6694 0
rnode "VDD.n569" 0 45.0831 -10872 6646 0
rnode "VDD.n570" 0 75.4909 -10582 6646 0
rnode "VDD.t19" 0 73.5813 -10742 6284 0
rnode "VDD.n571" 0 63.4905 -10872 6308 0
rnode "VDD.t21" 0 73.5813 -11032 6284 0
rnode "VDD.n572" 0 135.752 -11061 6646 0
rnode "VDD.n573" 0 31.3716 -11017 6694 0
rnode "VDD.n574" 0 63.4905 -11162 6308 0
rnode "VDD.n575" 0 31.3716 -11307 6694 0
rnode "VDD.n576" 0 45.0831 -11452 6646 0
rnode "VDD.n577" 0 75.4909 -11162 6646 0
rnode "VDD.t23" 0 73.5813 -11322 6284 0
rnode "VDD.n578" 0 63.4905 -11452 6308 0
rnode "VDD.t17" 0 73.5813 -11612 6284 0
rnode "VDD.n579" 0 135.752 -11641 6646 0
rnode "VDD.n580" 0 31.3716 -11597 6694 0
rnode "VDD.n581" 0 63.4905 -11742 6308 0
rnode "VDD.n582" 0 60.0497 -11887 6694 0
rnode "VDD.n583" 0 30.6751 -9857 6694 0
rnode "VDD.t475" 0 307.371 -9857 6694 0
rnode "VDD.n584" 0 45.0831 -10002 6646 0
rnode "VDD.n585" 0 40.3233 -10002 6308 0
rnode "VDD.n586" 0 279.73 -10002 6308 0
rnode "VDD.t276" 0 279.73 -10147 6694 0
rnode "VDD.n587" 0 45.0831 -10292 6646 0
rnode "VDD.n588" 0 40.3233 -10292 6308 0
rnode "VDD.n589" 0 279.73 -10292 6308 0
rnode "VDD.t68" 0 279.73 -10437 6694 0
rnode "VDD.n590" 0 45.0831 -10582 6646 0
rnode "VDD.n591" 0 40.3233 -10582 6308 0
rnode "VDD.n592" 0 279.73 -10582 6308 0
rnode "VDD.t18" 0 279.73 -10727 6694 0
rnode "VDD.n593" 0 45.0831 -10872 6646 0
rnode "VDD.n594" 0 40.3233 -10872 6308 0
rnode "VDD.n595" 0 279.73 -10872 6308 0
rnode "VDD.t20" 0 279.73 -11017 6694 0
rnode "VDD.n596" 0 45.0831 -11162 6646 0
rnode "VDD.n597" 0 40.3233 -11162 6308 0
rnode "VDD.n598" 0 279.73 -11162 6308 0
rnode "VDD.t22" 0 279.73 -11307 6694 0
rnode "VDD.n599" 0 45.0831 -11452 6646 0
rnode "VDD.n600" 0 40.3233 -11452 6308 0
rnode "VDD.n601" 0 279.73 -11452 6308 0
rnode "VDD.t16" 0 279.73 -11597 6694 0
rnode "VDD.n602" 0 45.0831 -11742 6646 0
rnode "VDD.n603" 0 40.3233 -11742 6308 0
rnode "VDD.n604" 0 279.73 -11742 6308 0
rnode "VDD.t191" 0 307.371 -11887 6694 0
rnode "VDD.n605" 0 30.6751 -12032 6308 0
rnode "VDD.n606" 0 298.764 -12032 6308 0
rnode "VDD.n607" 0 75.4909 -11742 6646 0
rnode "VDD.t192" 0 73.5813 -11902 6284 0
rnode "start_buffer_0.VDD" 0 5.8416 -12086 6706 0
rnode "VDD.n608" 0 65.6468 -12032 6646 0
rnode "VDD.n609" 0 135.752 -11931 6646 0
rnode "VDD.n610" 0 20.4456 -11887 6694 0
rnode "VDD.n611" 0 60.0497 -11887 6694 0
rnode "VDD.n612" 0 45.0831 -11742 6646 0
rnode "VDD.n613" 0 31.3716 -11597 6694 0
rnode "VDD.n614" 0 20.4456 -11597 6694 0
rnode "VDD.n615" 0 75.4909 -11452 6646 0
rnode "VDD.n616" 0 135.752 -11351 6646 0
rnode "VDD.n617" 0 20.4456 -11307 6694 0
rnode "VDD.n618" 0 31.3716 -11307 6694 0
rnode "VDD.n619" 0 45.0831 -11162 6646 0
rnode "VDD.n620" 0 31.3716 -11017 6694 0
rnode "VDD.n621" 0 20.4456 -11017 6694 0
rnode "VDD.n622" 0 75.4909 -10872 6646 0
rnode "VDD.n623" 0 135.752 -10771 6646 0
rnode "VDD.n624" 0 20.4456 -10727 6694 0
rnode "VDD.n625" 0 31.3716 -10727 6694 0
rnode "VDD.n626" 0 45.0831 -10582 6646 0
rnode "VDD.n627" 0 31.3716 -10437 6694 0
rnode "VDD.n628" 0 20.4456 -10437 6694 0
rnode "VDD.n629" 0 75.4909 -10292 6646 0
rnode "VDD.n630" 0 135.752 -10191 6646 0
rnode "VDD.n631" 0 20.4456 -10147 6694 0
rnode "VDD.n632" 0 31.3716 -10147 6694 0
rnode "VDD.n633" 0 45.0831 -10002 6646 0
rnode "VDD.n634" 0 60.0497 -9857 6694 0
rnode "VDD.n635" 0 20.4456 -9857 6694 0
rnode "VDD.n636" 0 100.913 -9712 6646 0
rnode "diff_gen_0.VDD" 0 48.8964 -9376 6678 0
rnode "VDD.n637" 0 84.9528 -9260 6646 0
rnode "VDD.t440" 0 202.292 -8383 6120 0
rnode "VDD.t246" 0 202.292 -8471 6120 0
rnode "VDD.t30" 0 268.957 -8559 6120 0
rnode "VDD.n638" 0 100.553 -8705 6226 0
rnode "VDD.n639" 0 172.408 -8705 6226 0
rnode "VDD.n640" 0 167.811 -8709 6694 0
rnode "VDD.t104" 0 264.359 -8851 6120 0
rnode "VDD.t40" 0 202.292 -8939 6120 0
rnode "VDD.t485" 0 202.292 -9027 6120 0
rnode "VDD.t467" 0 267.808 -9115 6120 0
rnode "diff_gen_0.delay_unit_2_0.VDD" 0 204.591 -9314 6678 0
rnode "VDD.n641" 0 228.728 -9260 6226 0
rnode "VDD.n642" 0 76.8596 -9260 6226 0
rnode "VDD.n643" 0 114.689 -9260 6226 0
rnode "VDD.n644" 0 114.02 -8709 6694 0
rnode "VDD.n645" 0 41.1076 -8709 6694 0
rnode "VDD.n646" 0 169.55 -8515 6646 0
rnode "VDD.n647" 0 169.009 -8339 6646 0
rnode "VDD.n648" 0 90.7944 -8150 6646 0
rnode "VDD.n649" 0 114.961 -8150 6226 0
rnode "VDD.n650" 0 77.1319 -8150 6226 0
rnode "VDD.n651" 0 299.991 -8150 6226 0
rnode "diff_gen_0.delay_unit_2_1.VDD" 0 195.396 -8034 6678 0
rnode "VDD.n652" 0 228.728 -7980 6226 0
rnode "VDD.n653" 0 76.8596 -7980 6226 0
rnode "VDD.n654" 0 114.689 -7980 6226 0
rnode "VDD.n655" 0 114.02 -7429 6694 0
rnode "VDD.n656" 0 41.1076 -7429 6694 0
rnode "VDD.n657" 0 169.55 -7235 6646 0
rnode "VDD.n658" 0 169.009 -7059 6646 0
rnode "VDD.n659" 0 90.7944 -6870 6646 0
rnode "VDD.n660" 0 114.961 -6870 6226 0
rnode "VDD.n661" 0 77.1319 -6870 6226 0
rnode "VDD.n662" 0 299.991 -6870 6226 0
rnode "diff_gen_0.delay_unit_2_2.VDD" 0 195.396 -6754 6678 0
rnode "VDD.n663" 0 228.728 -6700 6226 0
rnode "VDD.n664" 0 76.8596 -6700 6226 0
rnode "VDD.n665" 0 114.689 -6700 6226 0
rnode "VDD.n666" 0 114.02 -6149 6694 0
rnode "VDD.n667" 0 41.1076 -6149 6694 0
rnode "VDD.n668" 0 169.55 -5955 6646 0
rnode "VDD.n669" 0 169.009 -5779 6646 0
rnode "VDD.n670" 0 90.7944 -5590 6646 0
rnode "VDD.n671" 0 114.961 -5590 6226 0
rnode "VDD.n672" 0 77.1319 -5590 6226 0
rnode "VDD.n673" 0 299.991 -5590 6226 0
rnode "diff_gen_0.delay_unit_2_3.VDD" 0 195.396 -5474 6678 0
rnode "VDD.n674" 0 228.728 -5420 6226 0
rnode "VDD.n675" 0 76.8596 -5420 6226 0
rnode "VDD.n676" 0 114.689 -5420 6226 0
rnode "VDD.n677" 0 114.02 -4869 6694 0
rnode "VDD.n678" 0 41.1076 -4869 6694 0
rnode "VDD.n679" 0 169.55 -4675 6646 0
rnode "VDD.n680" 0 169.009 -4499 6646 0
rnode "VDD.n681" 0 90.7944 -4310 6646 0
rnode "VDD.n682" 0 114.961 -4310 6226 0
rnode "VDD.n683" 0 77.1319 -4310 6226 0
rnode "VDD.n684" 0 299.991 -4310 6226 0
rnode "diff_gen_0.delay_unit_2_4.VDD" 0 195.396 -4194 6678 0
rnode "VDD.n685" 0 228.728 -4140 6226 0
rnode "VDD.n686" 0 76.8596 -4140 6226 0
rnode "VDD.n687" 0 114.689 -4140 6226 0
rnode "VDD.n688" 0 114.02 -3589 6694 0
rnode "VDD.n689" 0 41.1076 -3589 6694 0
rnode "VDD.n690" 0 169.55 -3395 6646 0
rnode "VDD.n691" 0 169.009 -3219 6646 0
rnode "VDD.n692" 0 90.7944 -3030 6646 0
rnode "VDD.n693" 0 114.961 -3030 6226 0
rnode "VDD.n694" 0 77.1319 -3030 6226 0
rnode "VDD.n695" 0 299.991 -3030 6226 0
rnode "diff_gen_0.delay_unit_2_5.VDD" 0 195.396 -2914 6678 0
rnode "VDD.n696" 0 228.728 -2860 6226 0
rnode "VDD.n697" 0 76.8596 -2860 6226 0
rnode "VDD.n698" 0 114.689 -2860 6226 0
rnode "VDD.n699" 0 114.02 -2309 6694 0
rnode "VDD.n700" 0 41.1076 -2309 6694 0
rnode "VDD.n701" 0 169.55 -2115 6646 0
rnode "VDD.n702" 0 169.009 -1939 6646 0
rnode "VDD.n703" 0 90.7944 -1750 6646 0
rnode "VDD.n704" 0 114.961 -1750 6226 0
rnode "VDD.n705" 0 77.1319 -1750 6226 0
rnode "VDD.n706" 0 299.991 -1750 6226 0
rnode "diff_gen_0.delay_unit_2_6.VDD" 0 195.396 -1634 6678 0
rnode "VDD.n707" 0 228.728 -1580 6226 0
rnode "VDD.n708" 0 76.8596 -1580 6226 0
rnode "VDD.n709" 0 114.689 -1580 6226 0
rnode "VDD.n710" 0 114.02 -1029 6694 0
rnode "VDD.n711" 0 41.1076 -1029 6694 0
rnode "VDD.n712" 0 169.55 -835 6646 0
rnode "VDD.n713" 0 169.009 -659 6646 0
rnode "VDD.n714" 0 113.512 -470 6646 0
rnode "VDD.n715" 0 114.689 628 6226 0
rnode "VDD.t9" 0 19.6072 846 6120 0
rnode "VDD.t65" 0 19.6072 788 6120 0
rnode "VDD.n716" 0 41.911 817 6120 0
rnode "VDD.t269" 0 19.6072 1022 6120 0
rnode "VDD.t451" 0 19.6072 964 6120 0
rnode "VDD.n717" 0 41.911 993 6120 0
rnode "VDD.t480" 0 19.6072 1402 6120 0
rnode "VDD.t289" 0 19.6072 1344 6120 0
rnode "VDD.n718" 0 41.911 1373 6120 0
rnode "VDD.n719" 0 169.55 1373 6646 0
rnode "VDD.n720" 0 138.239 1183 6646 0
rnode "VDD.n721" 0 132.598 1183 6646 0
rnode "VDD.n722" 0 76.8596 628 6226 0
rnode "VDD.n723" 0 114.689 2910 6226 0
rnode "VDD.t255" 0 19.6072 3128 6120 0
rnode "VDD.t217" 0 19.6072 3070 6120 0
rnode "VDD.n724" 0 41.911 3099 6120 0
rnode "VDD.t443" 0 19.6072 3304 6120 0
rnode "VDD.t99" 0 19.6072 3246 6120 0
rnode "VDD.n725" 0 41.911 3275 6120 0
rnode "VDD.t97" 0 19.6072 3684 6120 0
rnode "VDD.t259" 0 19.6072 3626 6120 0
rnode "VDD.n726" 0 41.911 3655 6120 0
rnode "VDD.n727" 0 169.55 3655 6646 0
rnode "VDD.n728" 0 138.239 3465 6646 0
rnode "VDD.n729" 0 132.598 3465 6646 0
rnode "VDD.n730" 0 76.8596 2910 6226 0
rnode "VDD.n731" 0 114.689 5192 6226 0
rnode "VDD.t325" 0 19.6072 5410 6120 0
rnode "VDD.t327" 0 19.6072 5352 6120 0
rnode "VDD.n732" 0 41.911 5381 6120 0
rnode "VDD.t130" 0 19.6072 5586 6120 0
rnode "VDD.t355" 0 19.6072 5528 6120 0
rnode "VDD.n733" 0 41.911 5557 6120 0
rnode "VDD.t79" 0 19.6072 5966 6120 0
rnode "VDD.t497" 0 19.6072 5908 6120 0
rnode "VDD.n734" 0 41.911 5937 6120 0
rnode "VDD.n735" 0 169.55 5937 6646 0
rnode "VDD.n736" 0 138.239 5747 6646 0
rnode "VDD.n737" 0 132.598 5747 6646 0
rnode "VDD.n738" 0 76.8596 5192 6226 0
rnode "VDD.n739" 0 114.689 7474 6226 0
rnode "VDD.t382" 0 19.6072 7692 6120 0
rnode "VDD.t380" 0 19.6072 7634 6120 0
rnode "VDD.n740" 0 41.911 7663 6120 0
rnode "VDD.t347" 0 19.6072 7868 6120 0
rnode "VDD.t12" 0 19.6072 7810 6120 0
rnode "VDD.n741" 0 41.911 7839 6120 0
rnode "VDD.t359" 0 19.6072 8248 6120 0
rnode "VDD.t414" 0 19.6072 8190 6120 0
rnode "VDD.n742" 0 41.911 8219 6120 0
rnode "VDD.n743" 0 169.55 8219 6646 0
rnode "VDD.n744" 0 138.239 8029 6646 0
rnode "VDD.n745" 0 132.598 8029 6646 0
rnode "VDD.n746" 0 76.8596 7474 6226 0
rnode "VDD.n747" 0 114.689 9756 6226 0
rnode "VDD.t499" 0 19.6072 9974 6120 0
rnode "VDD.t253" 0 19.6072 9916 6120 0
rnode "VDD.n748" 0 41.911 9945 6120 0
rnode "VDD.t501" 0 19.6072 10150 6120 0
rnode "VDD.t400" 0 19.6072 10092 6120 0
rnode "VDD.n749" 0 41.911 10121 6120 0
rnode "VDD.t464" 0 19.6072 10530 6120 0
rnode "VDD.t339" 0 19.6072 10472 6120 0
rnode "VDD.n750" 0 41.911 10501 6120 0
rnode "VDD.n751" 0 169.55 10501 6646 0
rnode "VDD.n752" 0 138.239 10311 6646 0
rnode "VDD.n753" 0 132.598 10311 6646 0
rnode "VDD.n754" 0 76.8596 9756 6226 0
rnode "VDD.n755" 0 114.689 12038 6226 0
rnode "VDD.t55" 0 19.6072 12256 6120 0
rnode "VDD.t386" 0 19.6072 12198 6120 0
rnode "VDD.n756" 0 41.911 12227 6120 0
rnode "VDD.t126" 0 19.6072 12432 6120 0
rnode "VDD.t257" 0 19.6072 12374 6120 0
rnode "VDD.n757" 0 41.911 12403 6120 0
rnode "VDD.t331" 0 19.6072 12812 6120 0
rnode "VDD.t293" 0 19.6072 12754 6120 0
rnode "VDD.n758" 0 41.911 12783 6120 0
rnode "VDD.n759" 0 169.55 12783 6646 0
rnode "VDD.n760" 0 138.239 12593 6646 0
rnode "VDD.n761" 0 132.598 12593 6646 0
rnode "VDD.n762" 0 76.8596 12038 6226 0
rnode "VDD.n763" 0 114.689 14320 6226 0
rnode "VDD.t47" 0 19.6072 14538 6120 0
rnode "VDD.t378" 0 19.6072 14480 6120 0
rnode "VDD.n764" 0 41.911 14509 6120 0
rnode "VDD.t449" 0 19.6072 14714 6120 0
rnode "VDD.t173" 0 19.6072 14656 6120 0
rnode "VDD.n765" 0 41.911 14685 6120 0
rnode "VDD.t122" 0 19.6072 15094 6120 0
rnode "VDD.t95" 0 19.6072 15036 6120 0
rnode "VDD.n766" 0 41.911 15065 6120 0
rnode "VDD.n767" 0 169.55 15065 6646 0
rnode "VDD.n768" 0 138.239 14875 6646 0
rnode "VDD.n769" 0 132.598 14875 6646 0
rnode "VDD.n770" 0 76.8596 14320 6226 0
rnode "VDD.n771" 0 114.689 16602 6226 0
rnode "VDD.t337" 0 19.6072 16820 6120 0
rnode "VDD.t437" 0 19.6072 16762 6120 0
rnode "VDD.n772" 0 41.911 16791 6120 0
rnode "VDD.t184" 0 19.6072 16996 6120 0
rnode "VDD.t236" 0 19.6072 16938 6120 0
rnode "VDD.n773" 0 41.911 16967 6120 0
rnode "VDD.t279" 0 19.6072 17376 6120 0
rnode "VDD.t283" 0 19.6072 17318 6120 0
rnode "VDD.n774" 0 41.911 17347 6120 0
rnode "VDD.n775" 0 169.55 17347 6646 0
rnode "VDD.n776" 0 138.239 17157 6646 0
rnode "VDD.n777" 0 132.598 17157 6646 0
rnode "VDD.n778" 0 76.8596 16602 6226 0
rnode "VDD.n779" 0 114.689 18884 6226 0
rnode "VDD.t73" 0 19.6072 19102 6120 0
rnode "VDD.t57" 0 19.6072 19044 6120 0
rnode "VDD.n780" 0 41.911 19073 6120 0
rnode "VDD.t118" 0 19.6072 19278 6120 0
rnode "VDD.t490" 0 19.6072 19220 6120 0
rnode "VDD.n781" 0 41.911 19249 6120 0
rnode "VDD.t309" 0 19.6072 19658 6120 0
rnode "VDD.t311" 0 19.6072 19600 6120 0
rnode "VDD.n782" 0 41.911 19629 6120 0
rnode "VDD.n783" 0 169.55 19629 6646 0
rnode "VDD.n784" 0 138.239 19439 6646 0
rnode "VDD.n785" 0 132.598 19439 6646 0
rnode "VDD.n786" 0 76.8596 18884 6226 0
rnode "VDD.t410" 0 19.6072 19834 6120 0
rnode "VDD.t394" 0 19.6072 19776 6120 0
rnode "VDD.n787" 0 41.911 19805 6120 0
rnode "VDD.n788" 0 243.627 19805 6646 0
rnode "VDD.n789" 0 124.43 19994 6226 0
rnode "VDD.n790" 0 335.724 19994 6226 0
rnode "VDD.t409" 0 300.011 19849 6120 0
rnode "VDD.t393" 0 202.292 19761 6120 0
rnode "VDD.t308" 0 202.292 19673 6120 0
rnode "VDD.t310" 0 268.957 19585 6120 0
rnode "VDD.n791" 0 100.553 19439 6226 0
rnode "VDD.n792" 0 172.408 19439 6226 0
rnode "vernier_delay_line_0.delay_unit_2_0.VDD" 0 204.591 18830 6678 0
rnode "VDD.n793" 0 228.728 18884 6226 0
rnode "VDD.t56" 0 267.808 19029 6120 0
rnode "VDD.t72" 0 202.292 19117 6120 0
rnode "VDD.t489" 0 202.292 19205 6120 0
rnode "VDD.t117" 0 264.359 19293 6120 0
rnode "VDD.n794" 0 167.811 19435 6694 0
rnode "VDD.n795" 0 114.02 19435 6694 0
rnode "VDD.n796" 0 114.02 19435 6694 0
rnode "VDD.n797" 0 41.1076 19435 6694 0
rnode "VDD.n798" 0 168.684 19249 6646 0
rnode "VDD.n799" 0 169.009 19073 6646 0
rnode "VDD.n800" 0 199.189 18884 6646 0
rnode "VDD.t281" 0 19.6072 17552 6120 0
rnode "VDD.t71" 0 19.6072 17494 6120 0
rnode "VDD.n801" 0 41.911 17523 6120 0
rnode "VDD.n802" 0 169.009 17523 6646 0
rnode "VDD.n803" 0 199.189 17712 6646 0
rnode "VDD.n804" 0 114.961 17712 6226 0
rnode "VDD.n805" 0 335.724 17712 6226 0
rnode "VDD.t280" 0 300.011 17567 6120 0
rnode "VDD.t70" 0 202.292 17479 6120 0
rnode "VDD.t278" 0 202.292 17391 6120 0
rnode "VDD.t282" 0 268.957 17303 6120 0
rnode "VDD.n806" 0 100.553 17157 6226 0
rnode "VDD.n807" 0 172.408 17157 6226 0
rnode "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.VDD" 0 204.591 16548 6678 0
rnode "VDD.n808" 0 228.728 16602 6226 0
rnode "VDD.t436" 0 267.808 16747 6120 0
rnode "VDD.t336" 0 202.292 16835 6120 0
rnode "VDD.t235" 0 202.292 16923 6120 0
rnode "VDD.t183" 0 264.359 17011 6120 0
rnode "VDD.n809" 0 167.811 17153 6694 0
rnode "VDD.n810" 0 114.02 17153 6694 0
rnode "VDD.n811" 0 114.02 17153 6694 0
rnode "VDD.n812" 0 41.1076 17153 6694 0
rnode "VDD.n813" 0 168.684 16967 6646 0
rnode "VDD.n814" 0 169.009 16791 6646 0
rnode "VDD.n815" 0 199.189 16602 6646 0
rnode "VDD.t93" 0 19.6072 15270 6120 0
rnode "VDD.t63" 0 19.6072 15212 6120 0
rnode "VDD.n816" 0 41.911 15241 6120 0
rnode "VDD.n817" 0 169.009 15241 6646 0
rnode "VDD.n818" 0 199.189 15430 6646 0
rnode "VDD.n819" 0 114.961 15430 6226 0
rnode "VDD.n820" 0 335.724 15430 6226 0
rnode "VDD.t92" 0 300.011 15285 6120 0
rnode "VDD.t62" 0 202.292 15197 6120 0
rnode "VDD.t121" 0 202.292 15109 6120 0
rnode "VDD.t94" 0 268.957 15021 6120 0
rnode "VDD.n821" 0 100.553 14875 6226 0
rnode "VDD.n822" 0 172.408 14875 6226 0
rnode "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.VDD" 0 204.591 14266 6678 0
rnode "VDD.n823" 0 228.728 14320 6226 0
rnode "VDD.t377" 0 267.808 14465 6120 0
rnode "VDD.t46" 0 202.292 14553 6120 0
rnode "VDD.t172" 0 202.292 14641 6120 0
rnode "VDD.t448" 0 264.359 14729 6120 0
rnode "VDD.n824" 0 167.811 14871 6694 0
rnode "VDD.n825" 0 114.02 14871 6694 0
rnode "VDD.n826" 0 114.02 14871 6694 0
rnode "VDD.n827" 0 41.1076 14871 6694 0
rnode "VDD.n828" 0 168.684 14685 6646 0
rnode "VDD.n829" 0 169.009 14509 6646 0
rnode "VDD.n830" 0 199.189 14320 6646 0
rnode "VDD.t299" 0 19.6072 12988 6120 0
rnode "VDD.t112" 0 19.6072 12930 6120 0
rnode "VDD.n831" 0 41.911 12959 6120 0
rnode "VDD.n832" 0 169.009 12959 6646 0
rnode "VDD.n833" 0 199.189 13148 6646 0
rnode "VDD.n834" 0 114.961 13148 6226 0
rnode "VDD.n835" 0 335.724 13148 6226 0
rnode "VDD.t298" 0 300.011 13003 6120 0
rnode "VDD.t111" 0 202.292 12915 6120 0
rnode "VDD.t330" 0 202.292 12827 6120 0
rnode "VDD.t292" 0 268.957 12739 6120 0
rnode "VDD.n836" 0 100.553 12593 6226 0
rnode "VDD.n837" 0 172.408 12593 6226 0
rnode "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.VDD" 0 204.591 11984 6678 0
rnode "VDD.n838" 0 228.728 12038 6226 0
rnode "VDD.t385" 0 267.808 12183 6120 0
rnode "VDD.t54" 0 202.292 12271 6120 0
rnode "VDD.t256" 0 202.292 12359 6120 0
rnode "VDD.t125" 0 264.359 12447 6120 0
rnode "VDD.n839" 0 167.811 12589 6694 0
rnode "VDD.n840" 0 114.02 12589 6694 0
rnode "VDD.n841" 0 114.02 12589 6694 0
rnode "VDD.n842" 0 41.1076 12589 6694 0
rnode "VDD.n843" 0 168.684 12403 6646 0
rnode "VDD.n844" 0 169.009 12227 6646 0
rnode "VDD.n845" 0 199.189 12038 6646 0
rnode "VDD.t474" 0 19.6072 10706 6120 0
rnode "VDD.t372" 0 19.6072 10648 6120 0
rnode "VDD.n846" 0 41.911 10677 6120 0
rnode "VDD.n847" 0 169.009 10677 6646 0
rnode "VDD.n848" 0 199.189 10866 6646 0
rnode "VDD.n849" 0 114.961 10866 6226 0
rnode "VDD.n850" 0 335.724 10866 6226 0
rnode "VDD.t473" 0 300.011 10721 6120 0
rnode "VDD.t371" 0 202.292 10633 6120 0
rnode "VDD.t463" 0 202.292 10545 6120 0
rnode "VDD.t338" 0 268.957 10457 6120 0
rnode "VDD.n851" 0 100.553 10311 6226 0
rnode "VDD.n852" 0 172.408 10311 6226 0
rnode "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.VDD" 0 204.591 9702 6678 0
rnode "VDD.n853" 0 228.728 9756 6226 0
rnode "VDD.t252" 0 267.808 9901 6120 0
rnode "VDD.t498" 0 202.292 9989 6120 0
rnode "VDD.t399" 0 202.292 10077 6120 0
rnode "VDD.t500" 0 264.359 10165 6120 0
rnode "VDD.n854" 0 167.811 10307 6694 0
rnode "VDD.n855" 0 114.02 10307 6694 0
rnode "VDD.n856" 0 114.02 10307 6694 0
rnode "VDD.n857" 0 41.1076 10307 6694 0
rnode "VDD.n858" 0 168.684 10121 6646 0
rnode "VDD.n859" 0 169.009 9945 6646 0
rnode "VDD.n860" 0 199.189 9756 6646 0
rnode "VDD.t482" 0 19.6072 8424 6120 0
rnode "VDD.t412" 0 19.6072 8366 6120 0
rnode "VDD.n861" 0 41.911 8395 6120 0
rnode "VDD.n862" 0 169.009 8395 6646 0
rnode "VDD.n863" 0 199.189 8584 6646 0
rnode "VDD.n864" 0 114.961 8584 6226 0
rnode "VDD.n865" 0 335.724 8584 6226 0
rnode "VDD.t481" 0 300.011 8439 6120 0
rnode "VDD.t411" 0 202.292 8351 6120 0
rnode "VDD.t358" 0 202.292 8263 6120 0
rnode "VDD.t413" 0 268.957 8175 6120 0
rnode "VDD.n866" 0 100.553 8029 6226 0
rnode "VDD.n867" 0 172.408 8029 6226 0
rnode "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.VDD" 0 204.591 7420 6678 0
rnode "VDD.n868" 0 228.728 7474 6226 0
rnode "VDD.t379" 0 267.808 7619 6120 0
rnode "VDD.t381" 0 202.292 7707 6120 0
rnode "VDD.t11" 0 202.292 7795 6120 0
rnode "VDD.t346" 0 264.359 7883 6120 0
rnode "VDD.n869" 0 167.811 8025 6694 0
rnode "VDD.n870" 0 114.02 8025 6694 0
rnode "VDD.n871" 0 114.02 8025 6694 0
rnode "VDD.n872" 0 41.1076 8025 6694 0
rnode "VDD.n873" 0 168.684 7839 6646 0
rnode "VDD.n874" 0 169.009 7663 6646 0
rnode "VDD.n875" 0 199.189 7474 6646 0
rnode "VDD.t182" 0 19.6072 6142 6120 0
rnode "VDD.t77" 0 19.6072 6084 6120 0
rnode "VDD.n876" 0 41.911 6113 6120 0
rnode "VDD.n877" 0 169.009 6113 6646 0
rnode "VDD.n878" 0 199.189 6302 6646 0
rnode "VDD.n879" 0 114.961 6302 6226 0
rnode "VDD.n880" 0 335.724 6302 6226 0
rnode "VDD.t181" 0 300.011 6157 6120 0
rnode "VDD.t76" 0 202.292 6069 6120 0
rnode "VDD.t78" 0 202.292 5981 6120 0
rnode "VDD.t496" 0 268.957 5893 6120 0
rnode "VDD.n881" 0 100.553 5747 6226 0
rnode "VDD.n882" 0 172.408 5747 6226 0
rnode "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.VDD" 0 204.591 5138 6678 0
rnode "VDD.n883" 0 228.728 5192 6226 0
rnode "VDD.t326" 0 267.808 5337 6120 0
rnode "VDD.t324" 0 202.292 5425 6120 0
rnode "VDD.t354" 0 202.292 5513 6120 0
rnode "VDD.t129" 0 264.359 5601 6120 0
rnode "VDD.n884" 0 167.811 5743 6694 0
rnode "VDD.n885" 0 114.02 5743 6694 0
rnode "VDD.n886" 0 114.02 5743 6694 0
rnode "VDD.n887" 0 41.1076 5743 6694 0
rnode "VDD.n888" 0 168.684 5557 6646 0
rnode "VDD.n889" 0 169.009 5381 6646 0
rnode "VDD.n890" 0 199.189 5192 6646 0
rnode "VDD.t370" 0 19.6072 3860 6120 0
rnode "VDD.t186" 0 19.6072 3802 6120 0
rnode "VDD.n891" 0 41.911 3831 6120 0
rnode "VDD.n892" 0 169.009 3831 6646 0
rnode "VDD.n893" 0 199.189 4020 6646 0
rnode "VDD.n894" 0 114.961 4020 6226 0
rnode "VDD.n895" 0 335.724 4020 6226 0
rnode "VDD.t369" 0 300.011 3875 6120 0
rnode "VDD.t185" 0 202.292 3787 6120 0
rnode "VDD.t96" 0 202.292 3699 6120 0
rnode "VDD.t258" 0 268.957 3611 6120 0
rnode "VDD.n896" 0 100.553 3465 6226 0
rnode "VDD.n897" 0 172.408 3465 6226 0
rnode "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.VDD" 0 204.591 2856 6678 0
rnode "VDD.n898" 0 228.728 2910 6226 0
rnode "VDD.t216" 0 267.808 3055 6120 0
rnode "VDD.t254" 0 202.292 3143 6120 0
rnode "VDD.t98" 0 202.292 3231 6120 0
rnode "VDD.t442" 0 264.359 3319 6120 0
rnode "VDD.n899" 0 167.811 3461 6694 0
rnode "VDD.n900" 0 114.02 3461 6694 0
rnode "VDD.n901" 0 114.02 3461 6694 0
rnode "VDD.n902" 0 41.1076 3461 6694 0
rnode "VDD.n903" 0 168.684 3275 6646 0
rnode "VDD.n904" 0 169.009 3099 6646 0
rnode "VDD.n905" 0 199.189 2910 6646 0
rnode "VDD.t211" 0 19.6072 1578 6120 0
rnode "VDD.t295" 0 19.6072 1520 6120 0
rnode "VDD.n906" 0 41.911 1549 6120 0
rnode "VDD.n907" 0 169.009 1549 6646 0
rnode "VDD.n908" 0 199.189 1738 6646 0
rnode "VDD.n909" 0 114.961 1738 6226 0
rnode "VDD.n910" 0 335.724 1738 6226 0
rnode "VDD.t210" 0 300.011 1593 6120 0
rnode "VDD.t294" 0 202.292 1505 6120 0
rnode "VDD.t479" 0 202.292 1417 6120 0
rnode "VDD.t288" 0 268.957 1329 6120 0
rnode "VDD.n911" 0 100.553 1183 6226 0
rnode "VDD.n912" 0 172.408 1183 6226 0
rnode "vernier_delay_line_0.saff_delay_unit_0/delay_unit_2_0.VDD" 0 204.591 574 6678 0
rnode "VDD.n913" 0 228.728 628 6226 0
rnode "VDD.t64" 0 267.808 773 6120 0
rnode "VDD.t8" 0 202.292 861 6120 0
rnode "VDD.t450" 0 202.292 949 6120 0
rnode "VDD.t268" 0 264.359 1037 6120 0
rnode "VDD.n914" 0 167.811 1179 6694 0
rnode "VDD.n915" 0 114.02 1179 6694 0
rnode "VDD.n916" 0 114.02 1179 6694 0
rnode "VDD.n917" 0 41.1076 1179 6694 0
rnode "VDD.n918" 0 168.684 993 6646 0
rnode "VDD.n919" 0 169.009 817 6646 0
rnode "VDD.n920" 0 132.767 628 6646 0
rnode "VDD.n921" 0 121.664 -90 6694 0
rnode "VDD" 0 331.565 4 6678 0
rnode "VDD.n922" 0 470.659 70 4855 0
rnode "VDD.n923" 0 793.242 -90 4504 0
rnode "vernier_delay_line_0.saff_delay_unit_0/saff_2_0.VDD2" 0 603.194 512 1514 0
rnode "vernier_delay_line_0.saff_delay_unit_0/saff_2_0.saff_bottom_latch_0.VDD" 0 71.492 1042 1542 0
rnode "VDD.n924" 0 85.0014 1134 1476 0
rnode "VDD.n925" 0 146.538 1688 1476 0
rnode "VDD.n926" 0 387.327 2248 1041 0
rnode "VDD.t296" 0 301.845 2097 1030 0
rnode "VDD.t260" 0 190.393 2009 1030 0
rnode "VDD.t180" 0 190.393 1921 1030 0
rnode "VDD.t189" 0 249.891 1833 1030 0
rnode "VDD.n927" 0 156.858 1690 1527 0
rnode "VDD.n928" 0 43.2035 1688 1041 0
rnode "VDD.n929" 0 159.021 1688 1041 0
rnode "VDD.t233" 0 252.054 1543 1030 0
rnode "VDD.t251" 0 190.393 1455 1030 0
rnode "VDD.t290" 0 190.393 1367 1030 0
rnode "VDD.t348" 0 296.651 1279 1030 0
rnode "VDD.n930" 0 383.723 1134 1041 0
rnode "VDD.n931" 0 100.844 1134 1041 0
rnode "VDD.n932" 0 146.538 1688 1476 0
rnode "VDD.n933" 0 129.206 1690 1527 0
rnode "VDD.n934" 0 11.6088 1690 1527 0
rnode "VDD.n935" 0 170.163 1789 1476 0
rnode "VDD.n936" 0 174.348 2053 1476 0
rnode "VDD.n937" 0 137.873 2248 1476 0
rnode "vernier_delay_line_0.saff_delay_unit_1/saff_2_0.VDD2" 0 123.674 2794 1514 0
rnode "vernier_delay_line_0.saff_delay_unit_1/saff_2_0.saff_bottom_latch_0.VDD" 0 71.492 3324 1542 0
rnode "VDD.n938" 0 85.0014 3416 1476 0
rnode "VDD.n939" 0 146.538 3970 1476 0
rnode "VDD.n940" 0 387.327 4530 1041 0
rnode "VDD.t342" 0 301.845 4379 1030 0
rnode "VDD.t397" 0 190.393 4291 1030 0
rnode "VDD.t494" 0 190.393 4203 1030 0
rnode "VDD.t156" 0 249.891 4115 1030 0
rnode "VDD.n941" 0 156.858 3972 1527 0
rnode "VDD.n942" 0 43.2035 3970 1041 0
rnode "VDD.n943" 0 159.021 3970 1041 0
rnode "VDD.t270" 0 252.054 3825 1030 0
rnode "VDD.t10" 0 190.393 3737 1030 0
rnode "VDD.t225" 0 190.393 3649 1030 0
rnode "VDD.t135" 0 296.651 3561 1030 0
rnode "VDD.n944" 0 383.723 3416 1041 0
rnode "VDD.n945" 0 100.844 3416 1041 0
rnode "VDD.n946" 0 146.538 3970 1476 0
rnode "VDD.n947" 0 129.206 3972 1527 0
rnode "VDD.n948" 0 11.6088 3972 1527 0
rnode "VDD.n949" 0 170.163 4071 1476 0
rnode "VDD.n950" 0 174.348 4335 1476 0
rnode "VDD.n951" 0 137.873 4530 1476 0
rnode "vernier_delay_line_0.saff_delay_unit_2/saff_2_0.VDD2" 0 123.674 5076 1514 0
rnode "vernier_delay_line_0.saff_delay_unit_2/saff_2_0.saff_bottom_latch_0.VDD" 0 71.492 5606 1542 0
rnode "VDD.n952" 0 85.0014 5698 1476 0
rnode "VDD.n953" 0 146.538 6252 1476 0
rnode "VDD.n954" 0 387.327 6812 1041 0
rnode "VDD.t444" 0 301.845 6661 1030 0
rnode "VDD.t137" 0 190.393 6573 1030 0
rnode "VDD.t248" 0 190.393 6485 1030 0
rnode "VDD.t286" 0 249.891 6397 1030 0
rnode "VDD.n955" 0 156.858 6254 1527 0
rnode "VDD.n956" 0 43.2035 6252 1041 0
rnode "VDD.n957" 0 159.021 6252 1041 0
rnode "VDD.t193" 0 252.054 6107 1030 0
rnode "VDD.t149" 0 190.393 6019 1030 0
rnode "VDD.t458" 0 190.393 5931 1030 0
rnode "VDD.t274" 0 296.651 5843 1030 0
rnode "VDD.n958" 0 383.723 5698 1041 0
rnode "VDD.n959" 0 100.844 5698 1041 0
rnode "VDD.n960" 0 146.538 6252 1476 0
rnode "VDD.n961" 0 129.206 6254 1527 0
rnode "VDD.n962" 0 11.6088 6254 1527 0
rnode "VDD.n963" 0 170.163 6353 1476 0
rnode "VDD.n964" 0 174.348 6617 1476 0
rnode "VDD.n965" 0 137.873 6812 1476 0
rnode "vernier_delay_line_0.saff_delay_unit_3/saff_2_0.VDD2" 0 123.674 7358 1514 0
rnode "vernier_delay_line_0.saff_delay_unit_3/saff_2_0.saff_bottom_latch_0.VDD" 0 71.492 7888 1542 0
rnode "VDD.n966" 0 85.0014 7980 1476 0
rnode "VDD.n967" 0 146.538 8534 1476 0
rnode "VDD.n968" 0 387.327 9094 1041 0
rnode "VDD.t0" 0 301.845 8943 1030 0
rnode "VDD.t139" 0 190.393 8855 1030 0
rnode "VDD.t224" 0 190.393 8767 1030 0
rnode "VDD.t469" 0 249.891 8679 1030 0
rnode "VDD.n969" 0 156.858 8536 1527 0
rnode "VDD.n970" 0 43.2035 8534 1041 0
rnode "VDD.n971" 0 159.021 8534 1041 0
rnode "VDD.t387" 0 252.054 8389 1030 0
rnode "VDD.t239" 0 190.393 8301 1030 0
rnode "VDD.t4" 0 190.393 8213 1030 0
rnode "VDD.t141" 0 296.651 8125 1030 0
rnode "VDD.n972" 0 383.723 7980 1041 0
rnode "VDD.n973" 0 100.844 7980 1041 0
rnode "VDD.n974" 0 146.538 8534 1476 0
rnode "VDD.n975" 0 129.206 8536 1527 0
rnode "VDD.n976" 0 11.6088 8536 1527 0
rnode "VDD.n977" 0 170.163 8635 1476 0
rnode "VDD.n978" 0 174.348 8899 1476 0
rnode "VDD.n979" 0 137.873 9094 1476 0
rnode "vernier_delay_line_0.saff_delay_unit_4/saff_2_0.VDD2" 0 123.674 9640 1514 0
rnode "vernier_delay_line_0.saff_delay_unit_4/saff_2_0.saff_bottom_latch_0.VDD" 0 71.492 10170 1542 0
rnode "VDD.n980" 0 85.0014 10262 1476 0
rnode "VDD.n981" 0 146.538 10816 1476 0
rnode "VDD.n982" 0 387.327 11376 1041 0
rnode "VDD.t419" 0 301.845 11225 1030 0
rnode "VDD.t421" 0 190.393 11137 1030 0
rnode "VDD.t491" 0 190.393 11049 1030 0
rnode "VDD.t24" 0 249.891 10961 1030 0
rnode "VDD.n983" 0 156.858 10818 1527 0
rnode "VDD.n984" 0 43.2035 10816 1041 0
rnode "VDD.n985" 0 159.021 10816 1041 0
rnode "VDD.t154" 0 252.054 10671 1030 0
rnode "VDD.t433" 0 190.393 10583 1030 0
rnode "VDD.t425" 0 190.393 10495 1030 0
rnode "VDD.t427" 0 296.651 10407 1030 0
rnode "VDD.n986" 0 383.723 10262 1041 0
rnode "VDD.n987" 0 100.844 10262 1041 0
rnode "VDD.n988" 0 146.538 10816 1476 0
rnode "VDD.n989" 0 129.206 10818 1527 0
rnode "VDD.n990" 0 11.6088 10818 1527 0
rnode "VDD.n991" 0 170.163 10917 1476 0
rnode "VDD.n992" 0 174.348 11181 1476 0
rnode "VDD.n993" 0 137.873 11376 1476 0
rnode "vernier_delay_line_0.saff_delay_unit_5/saff_2_0.VDD2" 0 123.674 11922 1514 0
rnode "vernier_delay_line_0.saff_delay_unit_5/saff_2_0.saff_bottom_latch_0.VDD" 0 71.492 12452 1542 0
rnode "VDD.n994" 0 85.0014 12544 1476 0
rnode "VDD.n995" 0 146.538 13098 1476 0
rnode "VDD.n996" 0 387.327 13658 1041 0
rnode "VDD.t328" 0 301.845 13507 1030 0
rnode "VDD.t58" 0 190.393 13419 1030 0
rnode "VDD.t462" 0 190.393 13331 1030 0
rnode "VDD.t127" 0 249.891 13243 1030 0
rnode "VDD.n997" 0 156.858 13100 1527 0
rnode "VDD.n998" 0 43.2035 13098 1041 0
rnode "VDD.n999" 0 159.021 13098 1041 0
rnode "VDD.t383" 0 252.054 12953 1030 0
rnode "VDD.t110" 0 190.393 12865 1030 0
rnode "VDD.t391" 0 190.393 12777 1030 0
rnode "VDD.t389" 0 296.651 12689 1030 0
rnode "VDD.n1000" 0 383.723 12544 1041 0
rnode "VDD.n1001" 0 100.844 12544 1041 0
rnode "VDD.n1002" 0 146.538 13098 1476 0
rnode "VDD.n1003" 0 129.206 13100 1527 0
rnode "VDD.n1004" 0 11.6088 13100 1527 0
rnode "VDD.n1005" 0 170.163 13199 1476 0
rnode "VDD.n1006" 0 174.348 13463 1476 0
rnode "VDD.n1007" 0 137.873 13658 1476 0
rnode "vernier_delay_line_0.saff_delay_unit_6/saff_2_0.VDD2" 0 123.674 14204 1514 0
rnode "vernier_delay_line_0.saff_delay_unit_6/saff_2_0.saff_bottom_latch_0.VDD" 0 71.492 14734 1542 0
rnode "VDD.n1008" 0 85.0014 14826 1476 0
rnode "VDD.n1009" 0 146.538 15380 1476 0
rnode "VDD.n1010" 0 387.327 15940 1041 0
rnode "VDD.t362" 0 301.845 15789 1030 0
rnode "VDD.t438" 0 190.393 15701 1030 0
rnode "VDD.t15" 0 190.393 15613 1030 0
rnode "VDD.t82" 0 249.891 15525 1030 0
rnode "VDD.n1011" 0 156.858 15382 1527 0
rnode "VDD.n1012" 0 43.2035 15380 1041 0
rnode "VDD.n1013" 0 159.021 15380 1041 0
rnode "VDD.t434" 0 252.054 15235 1030 0
rnode "VDD.t368" 0 190.393 15147 1030 0
rnode "VDD.t360" 0 190.393 15059 1030 0
rnode "VDD.t366" 0 296.651 14971 1030 0
rnode "VDD.n1014" 0 383.723 14826 1041 0
rnode "VDD.n1015" 0 100.844 14826 1041 0
rnode "VDD.n1016" 0 146.538 15380 1476 0
rnode "VDD.n1017" 0 129.206 15382 1527 0
rnode "VDD.n1018" 0 11.6088 15382 1527 0
rnode "VDD.n1019" 0 170.163 15481 1476 0
rnode "VDD.n1020" 0 174.348 15745 1476 0
rnode "VDD.n1021" 0 137.873 15940 1476 0
rnode "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.VDD2" 0 123.674 16486 1514 0
resist "VDD.n934" "VDD.n71" 0.00245098
resist "VDD.n948" "VDD.n63" 0.00245098
resist "VDD.n962" "VDD.n55" 0.00245098
resist "VDD.n976" "VDD.n47" 0.00245098
resist "VDD.n990" "VDD.n39" 0.00245098
resist "VDD.n1004" "VDD.n31" 0.00245098
resist "VDD.n1018" "VDD.n23" 0.00245098
resist "VDD.n17" "VDD.n16" 0.00245098
resist "VDD" "VDD.n921" 0.0125
resist "VDD.n610" "VDD.n609" 0.0572917
resist "VDD.n614" "VDD.n579" 0.0572917
resist "VDD.n617" "VDD.n616" 0.0572917
resist "VDD.n621" "VDD.n572" 0.0572917
resist "VDD.n624" "VDD.n623" 0.0572917
resist "VDD.n628" "VDD.n565" 0.0572917
resist "VDD.n631" "VDD.n630" 0.0572917
resist "VDD.n635" "VDD.n558" 0.0572917
resist "VDD.n260" "VDD.n259" 0.0572917
resist "VDD.n264" "VDD.n169" 0.0572917
resist "VDD.n267" "VDD.n266" 0.0572917
resist "VDD.n271" "VDD.n162" 0.0572917
resist "VDD.n274" "VDD.n273" 0.0572917
resist "VDD.n278" "VDD.n155" 0.0572917
resist "VDD.n281" "VDD.n280" 0.0572917
resist "VDD.n285" "VDD.n148" 0.0572917
resist "VDD.n288" "VDD.n287" 0.0572917
resist "VDD.n292" "VDD.n141" 0.0572917
resist "VDD.n295" "VDD.n294" 0.0572917
resist "VDD.n299" "VDD.n134" 0.0572917
resist "VDD.n302" "VDD.n301" 0.0572917
resist "VDD.n306" "VDD.n127" 0.0572917
resist "VDD.n309" "VDD.n308" 0.0572917
resist "VDD.n313" "VDD.n120" 0.0572917
resist "VDD.n316" "VDD.n315" 0.0572917
resist "VDD.n320" "VDD.n113" 0.0572917
resist "VDD.n323" "VDD.n322" 0.0572917
resist "VDD.n327" "VDD.n106" 0.0572917
resist "VDD.n330" "VDD.n329" 0.0572917
resist "VDD.n334" "VDD.n99" 0.0572917
resist "VDD.n337" "VDD.n336" 0.0572917
resist "VDD.n341" "VDD.n92" 0.0572917
resist "VDD.n344" "VDD.n343" 0.0572917
resist "VDD.n348" "VDD.n85" 0.0572917
resist "VDD.n351" "VDD.n350" 0.0572917
resist "VDD.n355" "VDD.n78" 0.0572917
resist "VDD.n608" "start_buffer_0.VDD" 0.0703125
resist "VDD.n258" "stop_buffer_0.VDD" 0.0703125
resist "VDD.n467" "VDD.n466" 0.0799051
resist "VDD.n457" "VDD.n456" 0.0799051
resist "VDD.n447" "VDD.n446" 0.0799051
resist "VDD.n437" "VDD.n436" 0.0799051
resist "VDD.n427" "VDD.n426" 0.0799051
resist "VDD.n417" "VDD.n416" 0.0799051
resist "VDD.n407" "VDD.n406" 0.0799051
resist "VDD.n397" "VDD.n396" 0.0799051
resist "VDD.n924" "vernier_delay_line_0.saff_delay_unit_0/saff_2_0.saff_bottom_latch_0.VDD" 0.112745
resist "VDD.n938" "vernier_delay_line_0.saff_delay_unit_1/saff_2_0.saff_bottom_latch_0.VDD" 0.112745
resist "VDD.n952" "vernier_delay_line_0.saff_delay_unit_2/saff_2_0.saff_bottom_latch_0.VDD" 0.112745
resist "VDD.n966" "vernier_delay_line_0.saff_delay_unit_3/saff_2_0.saff_bottom_latch_0.VDD" 0.112745
resist "VDD.n980" "vernier_delay_line_0.saff_delay_unit_4/saff_2_0.saff_bottom_latch_0.VDD" 0.112745
resist "VDD.n994" "vernier_delay_line_0.saff_delay_unit_5/saff_2_0.saff_bottom_latch_0.VDD" 0.112745
resist "VDD.n1008" "vernier_delay_line_0.saff_delay_unit_6/saff_2_0.saff_bottom_latch_0.VDD" 0.112745
resist "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.saff_bottom_latch_0.VDD" "VDD.n20" 0.112745
resist "VDD.n935" "VDD.n934" 0.121324
resist "VDD.n949" "VDD.n948" 0.121324
resist "VDD.n963" "VDD.n962" 0.121324
resist "VDD.n977" "VDD.n976" 0.121324
resist "VDD.n991" "VDD.n990" 0.121324
resist "VDD.n1005" "VDD.n1004" 0.121324
resist "VDD.n1019" "VDD.n1018" 0.121324
resist "VDD.n16" "VDD.n3" 0.121324
resist "VDD.n75" "VDD.n71" 0.123775
resist "VDD.n67" "VDD.n63" 0.123775
resist "VDD.n59" "VDD.n55" 0.123775
resist "VDD.n51" "VDD.n47" 0.123775
resist "VDD.n43" "VDD.n39" 0.123775
resist "VDD.n35" "VDD.n31" 0.123775
resist "VDD.n27" "VDD.n23" 0.123775
resist "VDD.n18" "VDD.n17" 0.123775
resist "VDD.n609" "VDD.n608" 0.13151
resist "VDD.n607" "VDD.n579" 0.13151
resist "VDD.n616" "VDD.n615" 0.13151
resist "VDD.n577" "VDD.n572" 0.13151
resist "VDD.n623" "VDD.n622" 0.13151
resist "VDD.n570" "VDD.n565" 0.13151
resist "VDD.n630" "VDD.n629" 0.13151
resist "VDD.n563" "VDD.n558" 0.13151
resist "VDD.n259" "VDD.n258" 0.13151
resist "VDD.n257" "VDD.n169" 0.13151
resist "VDD.n266" "VDD.n265" 0.13151
resist "VDD.n167" "VDD.n162" 0.13151
resist "VDD.n273" "VDD.n272" 0.13151
resist "VDD.n160" "VDD.n155" 0.13151
resist "VDD.n280" "VDD.n279" 0.13151
resist "VDD.n153" "VDD.n148" 0.13151
resist "VDD.n287" "VDD.n286" 0.13151
resist "VDD.n146" "VDD.n141" 0.13151
resist "VDD.n294" "VDD.n293" 0.13151
resist "VDD.n139" "VDD.n134" 0.13151
resist "VDD.n301" "VDD.n300" 0.13151
resist "VDD.n132" "VDD.n127" 0.13151
resist "VDD.n308" "VDD.n307" 0.13151
resist "VDD.n125" "VDD.n120" 0.13151
resist "VDD.n315" "VDD.n314" 0.13151
resist "VDD.n118" "VDD.n113" 0.13151
resist "VDD.n322" "VDD.n321" 0.13151
resist "VDD.n111" "VDD.n106" 0.13151
resist "VDD.n329" "VDD.n328" 0.13151
resist "VDD.n104" "VDD.n99" 0.13151
resist "VDD.n336" "VDD.n335" 0.13151
resist "VDD.n97" "VDD.n92" 0.13151
resist "VDD.n343" "VDD.n342" 0.13151
resist "VDD.n90" "VDD.n85" 0.13151
resist "VDD.n350" "VDD.n349" 0.13151
resist "VDD.n83" "VDD.n78" 0.13151
resist "VDD.n637" "diff_gen_0.VDD" 0.151042
resist "VDD.n610" "VDD.n607" 0.188802
resist "VDD.n615" "VDD.n614" 0.188802
resist "VDD.n617" "VDD.n577" 0.188802
resist "VDD.n622" "VDD.n621" 0.188802
resist "VDD.n624" "VDD.n570" 0.188802
resist "VDD.n629" "VDD.n628" 0.188802
resist "VDD.n631" "VDD.n563" 0.188802
resist "VDD.n636" "VDD.n635" 0.188802
resist "VDD.n260" "VDD.n257" 0.188802
resist "VDD.n265" "VDD.n264" 0.188802
resist "VDD.n267" "VDD.n167" 0.188802
resist "VDD.n272" "VDD.n271" 0.188802
resist "VDD.n274" "VDD.n160" 0.188802
resist "VDD.n279" "VDD.n278" 0.188802
resist "VDD.n281" "VDD.n153" 0.188802
resist "VDD.n286" "VDD.n285" 0.188802
resist "VDD.n288" "VDD.n146" 0.188802
resist "VDD.n293" "VDD.n292" 0.188802
resist "VDD.n295" "VDD.n139" 0.188802
resist "VDD.n300" "VDD.n299" 0.188802
resist "VDD.n302" "VDD.n132" 0.188802
resist "VDD.n307" "VDD.n306" 0.188802
resist "VDD.n309" "VDD.n125" 0.188802
resist "VDD.n314" "VDD.n313" 0.188802
resist "VDD.n316" "VDD.n118" 0.188802
resist "VDD.n321" "VDD.n320" 0.188802
resist "VDD.n323" "VDD.n111" 0.188802
resist "VDD.n328" "VDD.n327" 0.188802
resist "VDD.n330" "VDD.n104" 0.188802
resist "VDD.n335" "VDD.n334" 0.188802
resist "VDD.n337" "VDD.n97" 0.188802
resist "VDD.n342" "VDD.n341" 0.188802
resist "VDD.n344" "VDD.n90" 0.188802
resist "VDD.n349" "VDD.n348" 0.188802
resist "VDD.n351" "VDD.n83" 0.188802
resist "VDD.n356" "VDD.n355" 0.188802
resist "VDD.n648" "VDD.n544" 0.221354
resist "VDD.n659" "VDD.n531" 0.221354
resist "VDD.n670" "VDD.n518" 0.221354
resist "VDD.n681" "VDD.n505" 0.221354
resist "VDD.n692" "VDD.n492" 0.221354
resist "VDD.n703" "VDD.n477" 0.221354
resist "VDD.n919" "VDD.n918" 0.229167
resist "VDD.n907" "VDD.n719" 0.229167
resist "VDD.n904" "VDD.n903" 0.229167
resist "VDD.n892" "VDD.n727" 0.229167
resist "VDD.n889" "VDD.n888" 0.229167
resist "VDD.n877" "VDD.n735" 0.229167
resist "VDD.n874" "VDD.n873" 0.229167
resist "VDD.n862" "VDD.n743" 0.229167
resist "VDD.n859" "VDD.n858" 0.229167
resist "VDD.n847" "VDD.n751" 0.229167
resist "VDD.n844" "VDD.n843" 0.229167
resist "VDD.n832" "VDD.n759" 0.229167
resist "VDD.n829" "VDD.n828" 0.229167
resist "VDD.n817" "VDD.n767" 0.229167
resist "VDD.n814" "VDD.n813" 0.229167
resist "VDD.n802" "VDD.n775" 0.229167
resist "VDD.n799" "VDD.n798" 0.229167
resist "VDD.n788" "VDD.n783" 0.229167
resist "VDD.n556" "VDD.n553" 0.229167
resist "VDD.n647" "VDD.n646" 0.229167
resist "VDD.n543" "VDD.n540" 0.229167
resist "VDD.n658" "VDD.n657" 0.229167
resist "VDD.n530" "VDD.n527" 0.229167
resist "VDD.n669" "VDD.n668" 0.229167
resist "VDD.n517" "VDD.n514" 0.229167
resist "VDD.n680" "VDD.n679" 0.229167
resist "VDD.n504" "VDD.n501" 0.229167
resist "VDD.n691" "VDD.n690" 0.229167
resist "VDD.n491" "VDD.n488" 0.229167
resist "VDD.n702" "VDD.n701" 0.229167
resist "VDD.n476" "VDD.n472" 0.229167
resist "VDD.n713" "VDD.n712" 0.229167
resist "VDD.n924" "VDD.n76" 0.231618
resist "VDD.n938" "VDD.n68" 0.231618
resist "VDD.n952" "VDD.n60" 0.231618
resist "VDD.n966" "VDD.n52" 0.231618
resist "VDD.n980" "VDD.n44" 0.231618
resist "VDD.n994" "VDD.n36" 0.231618
resist "VDD.n1008" "VDD.n28" 0.231618
resist "VDD.n20" "VDD.n19" 0.231618
resist "VDD.n937" "VDD.n936" 0.238971
resist "VDD.n951" "VDD.n950" 0.238971
resist "VDD.n965" "VDD.n964" 0.238971
resist "VDD.n979" "VDD.n978" 0.238971
resist "VDD.n993" "VDD.n992" 0.238971
resist "VDD.n1007" "VDD.n1006" 0.238971
resist "VDD.n1021" "VDD.n1020" 0.238971
resist "VDD.n918" "VDD.n917" 0.242188
resist "VDD.n903" "VDD.n902" 0.242188
resist "VDD.n888" "VDD.n887" 0.242188
resist "VDD.n873" "VDD.n872" 0.242188
resist "VDD.n858" "VDD.n857" 0.242188
resist "VDD.n843" "VDD.n842" 0.242188
resist "VDD.n828" "VDD.n827" 0.242188
resist "VDD.n813" "VDD.n812" 0.242188
resist "VDD.n798" "VDD.n797" 0.242188
resist "VDD.n645" "VDD.n553" 0.242188
resist "VDD.n656" "VDD.n540" 0.242188
resist "VDD.n667" "VDD.n527" 0.242188
resist "VDD.n678" "VDD.n514" 0.242188
resist "VDD.n689" "VDD.n501" 0.242188
resist "VDD.n700" "VDD.n488" 0.242188
resist "VDD.n711" "VDD.n472" 0.242188
resist "VDD.n920" "VDD.n919" 0.246094
resist "VDD.n908" "VDD.n907" 0.246094
resist "VDD.n905" "VDD.n904" 0.246094
resist "VDD.n893" "VDD.n892" 0.246094
resist "VDD.n890" "VDD.n889" 0.246094
resist "VDD.n878" "VDD.n877" 0.246094
resist "VDD.n875" "VDD.n874" 0.246094
resist "VDD.n863" "VDD.n862" 0.246094
resist "VDD.n860" "VDD.n859" 0.246094
resist "VDD.n848" "VDD.n847" 0.246094
resist "VDD.n845" "VDD.n844" 0.246094
resist "VDD.n833" "VDD.n832" 0.246094
resist "VDD.n830" "VDD.n829" 0.246094
resist "VDD.n818" "VDD.n817" 0.246094
resist "VDD.n815" "VDD.n814" 0.246094
resist "VDD.n803" "VDD.n802" 0.246094
resist "VDD.n800" "VDD.n799" 0.246094
resist "VDD.n637" "VDD.n556" 0.246094
resist "VDD.n648" "VDD.n647" 0.246094
resist "VDD.n544" "VDD.n543" 0.246094
resist "VDD.n659" "VDD.n658" 0.246094
resist "VDD.n531" "VDD.n530" 0.246094
resist "VDD.n670" "VDD.n669" 0.246094
resist "VDD.n518" "VDD.n517" 0.246094
resist "VDD.n681" "VDD.n680" 0.246094
resist "VDD.n505" "VDD.n504" 0.246094
resist "VDD.n692" "VDD.n691" 0.246094
resist "VDD.n492" "VDD.n491" 0.246094
resist "VDD.n703" "VDD.n702" 0.246094
resist "VDD.n477" "VDD.n476" 0.246094
resist "VDD.n714" "VDD.n713" 0.246094
resist "VDD.n15" "VDD.n14" 0.25098
resist "VDD.n1017" "VDD.n1016" 0.25098
resist "VDD.n1003" "VDD.n1002" 0.25098
resist "VDD.n989" "VDD.n988" 0.25098
resist "VDD.n975" "VDD.n974" 0.25098
resist "VDD.n961" "VDD.n960" 0.25098
resist "VDD.n947" "VDD.n946" 0.25098
resist "VDD.n933" "VDD.n932" 0.25098
resist "VDD.n917" "VDD.n719" 0.252604
resist "VDD.n902" "VDD.n727" 0.252604
resist "VDD.n887" "VDD.n735" 0.252604
resist "VDD.n872" "VDD.n743" 0.252604
resist "VDD.n857" "VDD.n751" 0.252604
resist "VDD.n842" "VDD.n759" 0.252604
resist "VDD.n827" "VDD.n767" 0.252604
resist "VDD.n812" "VDD.n775" 0.252604
resist "VDD.n797" "VDD.n783" 0.252604
resist "VDD.n646" "VDD.n645" 0.252604
resist "VDD.n657" "VDD.n656" 0.252604
resist "VDD.n668" "VDD.n667" 0.252604
resist "VDD.n679" "VDD.n678" 0.252604
resist "VDD.n690" "VDD.n689" 0.252604
resist "VDD.n701" "VDD.n700" 0.252604
resist "VDD.n712" "VDD.n711" 0.252604
resist "VDD.n923" "VDD.n922" 0.274219
resist "VDD.n466" "VDD.n465" 0.289557
resist "VDD.n456" "VDD.n455" 0.289557
resist "VDD.n446" "VDD.n445" 0.289557
resist "VDD.n436" "VDD.n435" 0.289557
resist "VDD.n426" "VDD.n425" 0.289557
resist "VDD.n416" "VDD.n415" 0.289557
resist "VDD.n406" "VDD.n405" 0.289557
resist "VDD.n76" "VDD.n75" 0.323529
resist "VDD.n936" "VDD.n935" 0.323529
resist "VDD.n68" "VDD.n67" 0.323529
resist "VDD.n950" "VDD.n949" 0.323529
resist "VDD.n60" "VDD.n59" 0.323529
resist "VDD.n964" "VDD.n963" 0.323529
resist "VDD.n52" "VDD.n51" 0.323529
resist "VDD.n978" "VDD.n977" 0.323529
resist "VDD.n44" "VDD.n43" 0.323529
resist "VDD.n992" "VDD.n991" 0.323529
resist "VDD.n36" "VDD.n35" 0.323529
resist "VDD.n1006" "VDD.n1005" 0.323529
resist "VDD.n28" "VDD.n27" 0.323529
resist "VDD.n1020" "VDD.n1019" 0.323529
resist "VDD.n19" "VDD.n18" 0.323529
resist "VDD.n5" "VDD.n3" 0.323529
resist "VDD.n396" "VDD.n388" 0.336957
resist "VDD.n406" "VDD.n384" 0.336957
resist "VDD.n416" "VDD.n380" 0.336957
resist "VDD.n426" "VDD.n376" 0.336957
resist "VDD.n436" "VDD.n372" 0.336957
resist "VDD.n446" "VDD.n368" 0.336957
resist "VDD.n456" "VDD.n364" 0.336957
resist "VDD.n466" "VDD.n360" 0.336957
resist "VDD.n922" "vernier_delay_line_0.saff_delay_unit_0/saff_2_0.sense_amplifier_0.VDD" 0.349684
resist "VDD.n465" "VDD.n464" 0.357692
resist "VDD.n455" "VDD.n454" 0.357692
resist "VDD.n445" "VDD.n444" 0.357692
resist "VDD.n435" "VDD.n434" 0.357692
resist "VDD.n425" "VDD.n424" 0.357692
resist "VDD.n415" "VDD.n414" 0.357692
resist "VDD.n405" "VDD.n404" 0.357692
resist "vernier_delay_line_0.saff_delay_unit_0/saff_2_0.sense_amplifier_0.VDD" "VDD.n467" 0.393987
resist "vernier_delay_line_0.saff_delay_unit_1/saff_2_0.sense_amplifier_0.VDD" "VDD.n457" 0.393987
resist "vernier_delay_line_0.saff_delay_unit_2/saff_2_0.sense_amplifier_0.VDD" "VDD.n447" 0.393987
resist "vernier_delay_line_0.saff_delay_unit_3/saff_2_0.sense_amplifier_0.VDD" "VDD.n437" 0.393987
resist "vernier_delay_line_0.saff_delay_unit_4/saff_2_0.sense_amplifier_0.VDD" "VDD.n427" 0.393987
resist "vernier_delay_line_0.saff_delay_unit_5/saff_2_0.sense_amplifier_0.VDD" "VDD.n417" 0.393987
resist "vernier_delay_line_0.saff_delay_unit_6/saff_2_0.sense_amplifier_0.VDD" "VDD.n407" 0.393987
resist "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.sense_amplifier_0.VDD" "VDD.n397" 0.393987
resist "diff_gen_0.VDD" "VDD.n636" 0.4375
resist "VDD.n388" "VDD.n387" 0.478261
resist "VDD.n384" "VDD.n383" 0.478261
resist "VDD.n380" "VDD.n379" 0.478261
resist "VDD.n376" "VDD.n375" 0.478261
resist "VDD.n372" "VDD.n371" 0.478261
resist "VDD.n368" "VDD.n367" 0.478261
resist "VDD.n364" "VDD.n363" 0.478261
resist "VDD.n360" "VDD.n359" 0.478261
resist "VDD.n921" "VDD.n714" 0.494792
resist "VDD.n710" "VDD.n473" 0.533333
resist "VDD.n699" "VDD.n484" 0.533333
resist "VDD.n688" "VDD.n497" 0.533333
resist "VDD.n677" "VDD.n510" 0.533333
resist "VDD.n666" "VDD.n523" 0.533333
resist "VDD.n655" "VDD.n536" 0.533333
resist "VDD.n644" "VDD.n549" 0.533333
resist "VDD.n796" "VDD.n784" 0.533333
resist "VDD.n811" "VDD.n776" 0.533333
resist "VDD.n826" "VDD.n768" 0.533333
resist "VDD.n841" "VDD.n760" 0.533333
resist "VDD.n856" "VDD.n752" 0.533333
resist "VDD.n871" "VDD.n744" 0.533333
resist "VDD.n886" "VDD.n736" 0.533333
resist "VDD.n901" "VDD.n728" 0.533333
resist "VDD.n916" "VDD.n720" 0.533333
resist "VDD.n934" "VDD.n933" 0.58125
resist "VDD.n948" "VDD.n947" 0.58125
resist "VDD.n962" "VDD.n961" 0.58125
resist "VDD.n976" "VDD.n975" 0.58125
resist "VDD.n990" "VDD.n989" 0.58125
resist "VDD.n1004" "VDD.n1003" 0.58125
resist "VDD.n1018" "VDD.n1017" 0.58125
resist "VDD.n16" "VDD.n15" 0.58125
resist "VDD.n917" "VDD.n916" 0.62
resist "VDD.n902" "VDD.n901" 0.62
resist "VDD.n887" "VDD.n886" 0.62
resist "VDD.n872" "VDD.n871" 0.62
resist "VDD.n857" "VDD.n856" 0.62
resist "VDD.n842" "VDD.n841" 0.62
resist "VDD.n827" "VDD.n826" 0.62
resist "VDD.n812" "VDD.n811" 0.62
resist "VDD.n797" "VDD.n796" 0.62
resist "VDD.n645" "VDD.n644" 0.62
resist "VDD.n656" "VDD.n655" 0.62
resist "VDD.n667" "VDD.n666" 0.62
resist "VDD.n678" "VDD.n677" 0.62
resist "VDD.n689" "VDD.n688" 0.62
resist "VDD.n700" "VDD.n699" 0.62
resist "VDD.n711" "VDD.n710" 0.62
resist "VDD.n396" "VDD.n395" 0.647249
resist "vernier_delay_line_0.saff_delay_unit_0/saff_2_0.saff_bottom_latch_0.VDD" "vernier_delay_line_0.saff_delay_unit_0/saff_2_0.VDD2" 0.64951
resist "vernier_delay_line_0.saff_delay_unit_1/saff_2_0.saff_bottom_latch_0.VDD" "vernier_delay_line_0.saff_delay_unit_1/saff_2_0.VDD2" 0.64951
resist "vernier_delay_line_0.saff_delay_unit_2/saff_2_0.saff_bottom_latch_0.VDD" "vernier_delay_line_0.saff_delay_unit_2/saff_2_0.VDD2" 0.64951
resist "vernier_delay_line_0.saff_delay_unit_3/saff_2_0.saff_bottom_latch_0.VDD" "vernier_delay_line_0.saff_delay_unit_3/saff_2_0.VDD2" 0.64951
resist "vernier_delay_line_0.saff_delay_unit_4/saff_2_0.saff_bottom_latch_0.VDD" "vernier_delay_line_0.saff_delay_unit_4/saff_2_0.VDD2" 0.64951
resist "vernier_delay_line_0.saff_delay_unit_5/saff_2_0.saff_bottom_latch_0.VDD" "vernier_delay_line_0.saff_delay_unit_5/saff_2_0.VDD2" 0.64951
resist "vernier_delay_line_0.saff_delay_unit_6/saff_2_0.saff_bottom_latch_0.VDD" "vernier_delay_line_0.saff_delay_unit_6/saff_2_0.VDD2" 0.64951
resist "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.VDD2" "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.saff_bottom_latch_0.VDD" 0.64951
resist "vernier_delay_line_0.saff_delay_unit_1/saff_2_0.VDD2" "VDD.n937" 0.669118
resist "vernier_delay_line_0.saff_delay_unit_2/saff_2_0.VDD2" "VDD.n951" 0.669118
resist "vernier_delay_line_0.saff_delay_unit_3/saff_2_0.VDD2" "VDD.n965" 0.669118
resist "vernier_delay_line_0.saff_delay_unit_4/saff_2_0.VDD2" "VDD.n979" 0.669118
resist "vernier_delay_line_0.saff_delay_unit_5/saff_2_0.VDD2" "VDD.n993" 0.669118
resist "vernier_delay_line_0.saff_delay_unit_6/saff_2_0.VDD2" "VDD.n1007" 0.669118
resist "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.VDD2" "VDD.n1021" 0.669118
resist "VDD.n395" "VDD.n394" 0.713088
resist "VDD.n404" "VDD.n403" 0.713088
resist "VDD.n414" "VDD.n413" 0.713088
resist "VDD.n424" "VDD.n423" 0.713088
resist "VDD.n434" "VDD.n433" 0.713088
resist "VDD.n444" "VDD.n443" 0.713088
resist "VDD.n454" "VDD.n453" 0.713088
resist "VDD.n464" "VDD.n463" 0.713088
resist "VDD.n921" "VDD.n920" 0.726562
resist "VDD.n923" "VDD.n356" 0.947917
resist "VDD.n387" "VDD.n386" 0.956522
resist "VDD.n383" "VDD.n382" 0.956522
resist "VDD.n379" "VDD.n378" 0.956522
resist "VDD.n375" "VDD.n374" 0.956522
resist "VDD.n371" "VDD.n370" 0.956522
resist "VDD.n367" "VDD.n366" 0.956522
resist "VDD.n363" "VDD.n362" 0.956522
resist "VDD.n359" "VDD.n358" 0.956522
resist "VDD.n465" "vernier_delay_line_0.saff_delay_unit_1/saff_2_0.sense_amplifier_0.VDD" 1.04193
resist "VDD.n455" "vernier_delay_line_0.saff_delay_unit_2/saff_2_0.sense_amplifier_0.VDD" 1.04193
resist "VDD.n445" "vernier_delay_line_0.saff_delay_unit_3/saff_2_0.sense_amplifier_0.VDD" 1.04193
resist "VDD.n435" "vernier_delay_line_0.saff_delay_unit_4/saff_2_0.sense_amplifier_0.VDD" 1.04193
resist "VDD.n425" "vernier_delay_line_0.saff_delay_unit_5/saff_2_0.sense_amplifier_0.VDD" 1.04193
resist "VDD.n415" "vernier_delay_line_0.saff_delay_unit_6/saff_2_0.sense_amplifier_0.VDD" 1.04193
resist "VDD.n405" "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.sense_amplifier_0.VDD" 1.04193
resist "VDD.n922" "VDD" 1.42422
resist "VDD.n908" "VDD.n905" 1.52604
resist "VDD.n893" "VDD.n890" 1.52604
resist "VDD.n878" "VDD.n875" 1.52604
resist "VDD.n863" "VDD.n860" 1.52604
resist "VDD.n848" "VDD.n845" 1.52604
resist "VDD.n833" "VDD.n830" 1.52604
resist "VDD.n818" "VDD.n815" 1.52604
resist "VDD.n803" "VDD.n800" 1.52604
resist "VDD.n397" "VDD.n385" 1.91577
resist "VDD.n407" "VDD.n381" 1.91577
resist "VDD.n417" "VDD.n377" 1.91577
resist "VDD.n427" "VDD.n373" 1.91577
resist "VDD.n437" "VDD.n369" 1.91577
resist "VDD.n447" "VDD.n365" 1.91577
resist "VDD.n457" "VDD.n361" 1.91577
resist "VDD.n467" "VDD.n357" 1.91577
resist "VDD.n714" "VDD.n468" 1.9392
resist "VDD.n709" "VDD.n477" 1.9392
resist "VDD.n704" "VDD.n703" 1.9392
resist "VDD.n698" "VDD.n492" 1.9392
resist "VDD.n693" "VDD.n692" 1.9392
resist "VDD.n687" "VDD.n505" 1.9392
resist "VDD.n682" "VDD.n681" 1.9392
resist "VDD.n676" "VDD.n518" 1.9392
resist "VDD.n671" "VDD.n670" 1.9392
resist "VDD.n665" "VDD.n531" 1.9392
resist "VDD.n660" "VDD.n659" 1.9392
resist "VDD.n654" "VDD.n544" 1.9392
resist "VDD.n649" "VDD.n648" 1.9392
resist "VDD.n643" "VDD.n637" 1.9392
resist "VDD.n800" "VDD.n779" 1.9392
resist "VDD.n804" "VDD.n803" 1.9392
resist "VDD.n815" "VDD.n771" 1.9392
resist "VDD.n819" "VDD.n818" 1.9392
resist "VDD.n830" "VDD.n763" 1.9392
resist "VDD.n834" "VDD.n833" 1.9392
resist "VDD.n845" "VDD.n755" 1.9392
resist "VDD.n849" "VDD.n848" 1.9392
resist "VDD.n860" "VDD.n747" 1.9392
resist "VDD.n864" "VDD.n863" 1.9392
resist "VDD.n875" "VDD.n739" 1.9392
resist "VDD.n879" "VDD.n878" 1.9392
resist "VDD.n890" "VDD.n731" 1.9392
resist "VDD.n894" "VDD.n893" 1.9392
resist "VDD.n905" "VDD.n723" 1.9392
resist "VDD.n909" "VDD.n908" 1.9392
resist "VDD.n920" "VDD.n715" 1.9392
resist "VDD.n12" "VDD.n11" 1.97917
resist "VDD.n1013" "VDD.n1011" 1.97917
resist "VDD.n999" "VDD.n997" 1.97917
resist "VDD.n985" "VDD.n983" 1.97917
resist "VDD.n971" "VDD.n969" 1.97917
resist "VDD.n957" "VDD.n955" 1.97917
resist "VDD.n943" "VDD.n941" 1.97917
resist "VDD.n929" "VDD.n927" 1.97917
resist "VDD.n636" "VDD.n557" 2.04271
resist "VDD.n629" "VDD.n564" 2.04271
resist "VDD.n608" "VDD.n606" 2.04271
resist "VDD.n607" "VDD.n581" 2.04271
resist "VDD.n615" "VDD.n578" 2.04271
resist "VDD.n577" "VDD.n574" 2.04271
resist "VDD.n622" "VDD.n571" 2.04271
resist "VDD.n570" "VDD.n567" 2.04271
resist "VDD.n563" "VDD.n560" 2.04271
resist "VDD.n356" "VDD.n77" 2.04271
resist "VDD.n349" "VDD.n84" 2.04271
resist "VDD.n258" "VDD.n256" 2.04271
resist "VDD.n257" "VDD.n171" 2.04271
resist "VDD.n265" "VDD.n168" 2.04271
resist "VDD.n167" "VDD.n164" 2.04271
resist "VDD.n272" "VDD.n161" 2.04271
resist "VDD.n160" "VDD.n157" 2.04271
resist "VDD.n279" "VDD.n154" 2.04271
resist "VDD.n153" "VDD.n150" 2.04271
resist "VDD.n286" "VDD.n147" 2.04271
resist "VDD.n146" "VDD.n143" 2.04271
resist "VDD.n293" "VDD.n140" 2.04271
resist "VDD.n139" "VDD.n136" 2.04271
resist "VDD.n300" "VDD.n133" 2.04271
resist "VDD.n132" "VDD.n129" 2.04271
resist "VDD.n307" "VDD.n126" 2.04271
resist "VDD.n125" "VDD.n122" 2.04271
resist "VDD.n314" "VDD.n119" 2.04271
resist "VDD.n118" "VDD.n115" 2.04271
resist "VDD.n321" "VDD.n112" 2.04271
resist "VDD.n111" "VDD.n108" 2.04271
resist "VDD.n328" "VDD.n105" 2.04271
resist "VDD.n104" "VDD.n101" 2.04271
resist "VDD.n335" "VDD.n98" 2.04271
resist "VDD.n97" "VDD.n94" 2.04271
resist "VDD.n342" "VDD.n91" 2.04271
resist "VDD.n90" "VDD.n87" 2.04271
resist "VDD.n83" "VDD.n80" 2.04271
resist "VDD.n789" "VDD.n788" 2.1853
resist "VDD.n17" "VDD.n2" 2.29531
resist "VDD.n20" "VDD.n0" 2.29531
resist "VDD.n1021" "VDD.n21" 2.29531
resist "VDD.n25" "VDD.n23" 2.29531
resist "VDD.n1015" "VDD.n1008" 2.29531
resist "VDD.n1007" "VDD.n29" 2.29531
resist "VDD.n33" "VDD.n31" 2.29531
resist "VDD.n1001" "VDD.n994" 2.29531
resist "VDD.n993" "VDD.n37" 2.29531
resist "VDD.n41" "VDD.n39" 2.29531
resist "VDD.n987" "VDD.n980" 2.29531
resist "VDD.n979" "VDD.n45" 2.29531
resist "VDD.n49" "VDD.n47" 2.29531
resist "VDD.n973" "VDD.n966" 2.29531
resist "VDD.n965" "VDD.n53" 2.29531
resist "VDD.n57" "VDD.n55" 2.29531
resist "VDD.n959" "VDD.n952" 2.29531
resist "VDD.n951" "VDD.n61" 2.29531
resist "VDD.n65" "VDD.n63" 2.29531
resist "VDD.n945" "VDD.n938" 2.29531
resist "VDD.n937" "VDD.n69" 2.29531
resist "VDD.n73" "VDD.n71" 2.29531
resist "VDD.n931" "VDD.n924" 2.29531
resist "VDD.n635" "VDD.n634" 2.325
resist "VDD.n632" "VDD.n631" 2.325
resist "VDD.n628" "VDD.n627" 2.325
resist "VDD.n625" "VDD.n624" 2.325
resist "VDD.n621" "VDD.n620" 2.325
resist "VDD.n618" "VDD.n617" 2.325
resist "VDD.n614" "VDD.n613" 2.325
resist "VDD.n611" "VDD.n610" 2.325
resist "VDD.n355" "VDD.n354" 2.325
resist "VDD.n352" "VDD.n351" 2.325
resist "VDD.n348" "VDD.n347" 2.325
resist "VDD.n345" "VDD.n344" 2.325
resist "VDD.n341" "VDD.n340" 2.325
resist "VDD.n338" "VDD.n337" 2.325
resist "VDD.n334" "VDD.n333" 2.325
resist "VDD.n331" "VDD.n330" 2.325
resist "VDD.n327" "VDD.n326" 2.325
resist "VDD.n324" "VDD.n323" 2.325
resist "VDD.n320" "VDD.n319" 2.325
resist "VDD.n317" "VDD.n316" 2.325
resist "VDD.n313" "VDD.n312" 2.325
resist "VDD.n310" "VDD.n309" 2.325
resist "VDD.n306" "VDD.n305" 2.325
resist "VDD.n303" "VDD.n302" 2.325
resist "VDD.n299" "VDD.n298" 2.325
resist "VDD.n296" "VDD.n295" 2.325
resist "VDD.n292" "VDD.n291" 2.325
resist "VDD.n289" "VDD.n288" 2.325
resist "VDD.n285" "VDD.n284" 2.325
resist "VDD.n282" "VDD.n281" 2.325
resist "VDD.n278" "VDD.n277" 2.325
resist "VDD.n275" "VDD.n274" 2.325
resist "VDD.n271" "VDD.n270" 2.325
resist "VDD.n268" "VDD.n267" 2.325
resist "VDD.n264" "VDD.n263" 2.325
resist "VDD.n261" "VDD.n260" 2.325
resist "VDD.n13" "VDD.n8" 2.35294
resist "VDD.n1009" "VDD.n24" 2.35294
resist "VDD.n995" "VDD.n32" 2.35294
resist "VDD.n981" "VDD.n40" 2.35294
resist "VDD.n967" "VDD.n48" 2.35294
resist "VDD.n953" "VDD.n56" 2.35294
resist "VDD.n939" "VDD.n64" 2.35294
resist "VDD.n925" "VDD.n72" 2.35294
resist "VDD.n6" "VDD.n5" 2.53428
resist "vernier_delay_line_0.saff_delay_unit_0/saff_2_0.VDD2" "VDD.n923" 2.86745
resist "VDD.n640" "VDD.n639" 3.72549
resist "VDD.n547" "VDD.n546" 3.72549
resist "VDD.n534" "VDD.n533" 3.72549
resist "VDD.n521" "VDD.n520" 3.72549
resist "VDD.n508" "VDD.n507" 3.72549
resist "VDD.n495" "VDD.n494" 3.72549
resist "VDD.n482" "VDD.n481" 3.72549
resist "VDD.n794" "VDD.n792" 3.72549
resist "VDD.n809" "VDD.n807" 3.72549
resist "VDD.n824" "VDD.n822" 3.72549
resist "VDD.n839" "VDD.n837" 3.72549
resist "VDD.n854" "VDD.n852" 3.72549
resist "VDD.n869" "VDD.n867" 3.72549
resist "VDD.n884" "VDD.n882" 3.72549
resist "VDD.n899" "VDD.n897" 3.72549
resist "VDD.n914" "VDD.n912" 3.72549
resist "VDD.n479" "VDD.n474" 5
resist "VDD.n489" "VDD.n483" 5
resist "VDD.n502" "VDD.n496" 5
resist "VDD.n515" "VDD.n509" 5
resist "VDD.n528" "VDD.n522" 5
resist "VDD.n541" "VDD.n535" 5
resist "VDD.n554" "VDD.n548" 5
resist "VDD.n795" "VDD.n785" 5
resist "VDD.n810" "VDD.n777" 5
resist "VDD.n825" "VDD.n769" 5
resist "VDD.n840" "VDD.n761" 5
resist "VDD.n855" "VDD.n753" 5
resist "VDD.n870" "VDD.n745" 5
resist "VDD.n885" "VDD.n737" 5
resist "VDD.n900" "VDD.n729" 5
resist "VDD.n915" "VDD.n721" 5
resist "VDD.n13" "VDD.n12" 5.44118
resist "VDD.n15" "VDD.n13" 5.44118
resist "VDD.n1011" "VDD.n24" 5.44118
resist "VDD.n1017" "VDD.n24" 5.44118
resist "VDD.n997" "VDD.n32" 5.44118
resist "VDD.n1003" "VDD.n32" 5.44118
resist "VDD.n983" "VDD.n40" 5.44118
resist "VDD.n989" "VDD.n40" 5.44118
resist "VDD.n969" "VDD.n48" 5.44118
resist "VDD.n975" "VDD.n48" 5.44118
resist "VDD.n955" "VDD.n56" 5.44118
resist "VDD.n961" "VDD.n56" 5.44118
resist "VDD.n941" "VDD.n64" 5.44118
resist "VDD.n947" "VDD.n64" 5.44118
resist "VDD.n927" "VDD.n72" 5.44118
resist "VDD.n933" "VDD.n72" 5.44118
resist "VDD.n605" "VDD.t191" 5.4662
resist "VDD.t475" "VDD.n583" 5.4662
resist "VDD.n255" "VDD.t160" 5.4662
resist "VDD.t446" "VDD.n173" 5.4662
resist "VDD.n394" "VDD.n390" 5.77013
resist "VDD.n403" "VDD.n399" 5.77013
resist "VDD.n413" "VDD.n409" 5.77013
resist "VDD.n423" "VDD.n419" 5.77013
resist "VDD.n433" "VDD.n429" 5.77013
resist "VDD.n443" "VDD.n439" 5.77013
resist "VDD.n453" "VDD.n449" 5.77013
resist "VDD.n463" "VDD.n459" 5.77013
resist "VDD.n391" "VDD.n390" 6.60714
resist "VDD.n400" "VDD.n399" 6.60714
resist "VDD.n410" "VDD.n409" 6.60714
resist "VDD.n420" "VDD.n419" 6.60714
resist "VDD.n430" "VDD.n429" 6.60714
resist "VDD.n440" "VDD.n439" 6.60714
resist "VDD.n450" "VDD.n449" 6.60714
resist "VDD.n460" "VDD.n459" 6.60714
resist "VDD.n4" "VDD.t503" 9.52167
resist "VDD.n4" "VDD.t87" 9.52167
resist "VDD.n1" "VDD.t406" 9.52167
resist "VDD.n1" "VDD.t223" 9.52167
resist "VDD.n22" "VDD.t439" 9.52167
resist "VDD.n22" "VDD.t363" 9.52167
resist "VDD.n26" "VDD.t367" 9.52167
resist "VDD.n26" "VDD.t361" 9.52167
resist "VDD.n30" "VDD.t59" 9.52167
resist "VDD.n30" "VDD.t329" 9.52167
resist "VDD.n34" "VDD.t390" 9.52167
resist "VDD.n34" "VDD.t392" 9.52167
resist "VDD.n38" "VDD.t422" 9.52167
resist "VDD.n38" "VDD.t420" 9.52167
resist "VDD.n42" "VDD.t428" 9.52167
resist "VDD.n42" "VDD.t426" 9.52167
resist "VDD.n46" "VDD.t140" 9.52167
resist "VDD.n46" "VDD.t1" 9.52167
resist "VDD.n50" "VDD.t142" 9.52167
resist "VDD.n50" "VDD.t5" 9.52167
resist "VDD.n54" "VDD.t138" 9.52167
resist "VDD.n54" "VDD.t445" 9.52167
resist "VDD.n58" "VDD.t275" 9.52167
resist "VDD.n58" "VDD.t459" 9.52167
resist "VDD.n62" "VDD.t398" 9.52167
resist "VDD.n62" "VDD.t343" 9.52167
resist "VDD.n66" "VDD.t136" 9.52167
resist "VDD.n66" "VDD.t226" 9.52167
resist "VDD.n70" "VDD.t261" 9.52167
resist "VDD.n70" "VDD.t297" 9.52167
resist "VDD.n74" "VDD.t349" 9.52167
resist "VDD.n74" "VDD.t291" 9.52167
resist "VDD.n469" "VDD.t404" 9.52167
resist "VDD.n469" "VDD.t146" 9.52167
resist "VDD.n470" "VDD.t357" 9.52167
resist "VDD.n470" "VDD.t321" 9.52167
resist "VDD.n471" "VDD.t345" 9.52167
resist "VDD.n471" "VDD.t418" 9.52167
resist "VDD.n475" "VDD.t263" 9.52167
resist "VDD.n475" "VDD.t424" 9.52167
resist "VDD.n485" "VDD.t472" 9.52167
resist "VDD.n485" "VDD.t335" 9.52167
resist "VDD.n486" "VDD.t307" 9.52167
resist "VDD.n486" "VDD.t207" 9.52167
resist "VDD.n487" "VDD.t148" 9.52167
resist "VDD.n487" "VDD.t323" 9.52167
resist "VDD.n490" "VDD.t134" 9.52167
resist "VDD.n490" "VDD.t402" 9.52167
resist "VDD.n498" "VDD.t51" 9.52167
resist "VDD.n498" "VDD.t238" 9.52167
resist "VDD.n499" "VDD.t177" 9.52167
resist "VDD.n499" "VDD.t175" 9.52167
resist "VDD.n500" "VDD.t243" 9.52167
resist "VDD.n500" "VDD.t301" 9.52167
resist "VDD.n503" "VDD.t466" 9.52167
resist "VDD.n503" "VDD.t103" 9.52167
resist "VDD.n511" "VDD.t67" 9.52167
resist "VDD.n511" "VDD.t213" 9.52167
resist "VDD.n512" "VDD.t101" 9.52167
resist "VDD.n512" "VDD.t315" 9.52167
resist "VDD.n513" "VDD.t45" 9.52167
resist "VDD.n513" "VDD.t116" 9.52167
resist "VDD.n516" "VDD.t461" 9.52167
resist "VDD.n516" "VDD.t353" 9.52167
resist "VDD.n524" "VDD.t114" 9.52167
resist "VDD.n524" "VDD.t319" 9.52167
resist "VDD.n525" "VDD.t188" 9.52167
resist "VDD.n525" "VDD.t457" 9.52167
resist "VDD.n526" "VDD.t317" 9.52167
resist "VDD.n526" "VDD.t478" 9.52167
resist "VDD.n529" "VDD.t245" 9.52167
resist "VDD.n529" "VDD.t273" 9.52167
resist "VDD.n537" "VDD.t374" 9.52167
resist "VDD.n537" "VDD.t432" 9.52167
resist "VDD.n538" "VDD.t376" 9.52167
resist "VDD.n538" "VDD.t61" 9.52167
resist "VDD.n539" "VDD.t171" 9.52167
resist "VDD.n539" "VDD.t81" 9.52167
resist "VDD.n542" "VDD.t120" 9.52167
resist "VDD.n542" "VDD.t153" 9.52167
resist "VDD.n550" "VDD.t441" 9.52167
resist "VDD.n550" "VDD.t33" 9.52167
resist "VDD.n551" "VDD.t31" 9.52167
resist "VDD.n551" "VDD.t247" 9.52167
resist "VDD.n552" "VDD.t41" 9.52167
resist "VDD.n552" "VDD.t105" 9.52167
resist "VDD.n555" "VDD.t468" 9.52167
resist "VDD.n555" "VDD.t486" 9.52167
resist "VDD.n787" "VDD.t394" 9.52167
resist "VDD.n787" "VDD.t410" 9.52167
resist "VDD.n782" "VDD.t311" 9.52167
resist "VDD.n782" "VDD.t309" 9.52167
resist "VDD.n781" "VDD.t490" 9.52167
resist "VDD.n781" "VDD.t118" 9.52167
resist "VDD.n780" "VDD.t57" 9.52167
resist "VDD.n780" "VDD.t73" 9.52167
resist "VDD.n801" "VDD.t71" 9.52167
resist "VDD.n801" "VDD.t281" 9.52167
resist "VDD.n774" "VDD.t283" 9.52167
resist "VDD.n774" "VDD.t279" 9.52167
resist "VDD.n773" "VDD.t236" 9.52167
resist "VDD.n773" "VDD.t184" 9.52167
resist "VDD.n772" "VDD.t437" 9.52167
resist "VDD.n772" "VDD.t337" 9.52167
resist "VDD.n816" "VDD.t63" 9.52167
resist "VDD.n816" "VDD.t93" 9.52167
resist "VDD.n766" "VDD.t95" 9.52167
resist "VDD.n766" "VDD.t122" 9.52167
resist "VDD.n765" "VDD.t173" 9.52167
resist "VDD.n765" "VDD.t449" 9.52167
resist "VDD.n764" "VDD.t378" 9.52167
resist "VDD.n764" "VDD.t47" 9.52167
resist "VDD.n831" "VDD.t112" 9.52167
resist "VDD.n831" "VDD.t299" 9.52167
resist "VDD.n758" "VDD.t293" 9.52167
resist "VDD.n758" "VDD.t331" 9.52167
resist "VDD.n757" "VDD.t257" 9.52167
resist "VDD.n757" "VDD.t126" 9.52167
resist "VDD.n756" "VDD.t386" 9.52167
resist "VDD.n756" "VDD.t55" 9.52167
resist "VDD.n846" "VDD.t372" 9.52167
resist "VDD.n846" "VDD.t474" 9.52167
resist "VDD.n750" "VDD.t339" 9.52167
resist "VDD.n750" "VDD.t464" 9.52167
resist "VDD.n749" "VDD.t400" 9.52167
resist "VDD.n749" "VDD.t501" 9.52167
resist "VDD.n748" "VDD.t253" 9.52167
resist "VDD.n748" "VDD.t499" 9.52167
resist "VDD.n861" "VDD.t412" 9.52167
resist "VDD.n861" "VDD.t482" 9.52167
resist "VDD.n742" "VDD.t414" 9.52167
resist "VDD.n742" "VDD.t359" 9.52167
resist "VDD.n741" "VDD.t12" 9.52167
resist "VDD.n741" "VDD.t347" 9.52167
resist "VDD.n740" "VDD.t380" 9.52167
resist "VDD.n740" "VDD.t382" 9.52167
resist "VDD.n876" "VDD.t77" 9.52167
resist "VDD.n876" "VDD.t182" 9.52167
resist "VDD.n734" "VDD.t497" 9.52167
resist "VDD.n734" "VDD.t79" 9.52167
resist "VDD.n733" "VDD.t355" 9.52167
resist "VDD.n733" "VDD.t130" 9.52167
resist "VDD.n732" "VDD.t327" 9.52167
resist "VDD.n732" "VDD.t325" 9.52167
resist "VDD.n891" "VDD.t186" 9.52167
resist "VDD.n891" "VDD.t370" 9.52167
resist "VDD.n726" "VDD.t259" 9.52167
resist "VDD.n726" "VDD.t97" 9.52167
resist "VDD.n725" "VDD.t99" 9.52167
resist "VDD.n725" "VDD.t443" 9.52167
resist "VDD.n724" "VDD.t217" 9.52167
resist "VDD.n724" "VDD.t255" 9.52167
resist "VDD.n906" "VDD.t295" 9.52167
resist "VDD.n906" "VDD.t211" 9.52167
resist "VDD.n718" "VDD.t289" 9.52167
resist "VDD.n718" "VDD.t480" 9.52167
resist "VDD.n717" "VDD.t451" 9.52167
resist "VDD.n717" "VDD.t269" 9.52167
resist "VDD.n716" "VDD.t65" 9.52167
resist "VDD.n716" "VDD.t9" 9.52167
resist "VDD.n482" "VDD.n474" 11.5625
resist "VDD.n710" "VDD.n474" 11.5625
resist "VDD.n640" "VDD.n554" 11.5625
resist "VDD.n644" "VDD.n554" 11.5625
resist "VDD.n547" "VDD.n541" 11.5625
resist "VDD.n655" "VDD.n541" 11.5625
resist "VDD.n534" "VDD.n528" 11.5625
resist "VDD.n666" "VDD.n528" 11.5625
resist "VDD.n521" "VDD.n515" 11.5625
resist "VDD.n677" "VDD.n515" 11.5625
resist "VDD.n508" "VDD.n502" 11.5625
resist "VDD.n688" "VDD.n502" 11.5625
resist "VDD.n495" "VDD.n489" 11.5625
resist "VDD.n699" "VDD.n489" 11.5625
resist "VDD.n795" "VDD.n794" 11.5625
resist "VDD.n796" "VDD.n795" 11.5625
resist "VDD.n810" "VDD.n809" 11.5625
resist "VDD.n811" "VDD.n810" 11.5625
resist "VDD.n825" "VDD.n824" 11.5625
resist "VDD.n826" "VDD.n825" 11.5625
resist "VDD.n840" "VDD.n839" 11.5625
resist "VDD.n841" "VDD.n840" 11.5625
resist "VDD.n855" "VDD.n854" 11.5625
resist "VDD.n856" "VDD.n855" 11.5625
resist "VDD.n870" "VDD.n869" 11.5625
resist "VDD.n871" "VDD.n870" 11.5625
resist "VDD.n885" "VDD.n884" 11.5625
resist "VDD.n886" "VDD.n885" 11.5625
resist "VDD.n900" "VDD.n899" 11.5625
resist "VDD.n901" "VDD.n900" 11.5625
resist "VDD.n915" "VDD.n914" 11.5625
resist "VDD.n916" "VDD.n915" 11.5625
resist "VDD.n393" "VDD.n391" 12.5
resist "VDD.n402" "VDD.n400" 12.5
resist "VDD.n412" "VDD.n410" 12.5
resist "VDD.n422" "VDD.n420" 12.5
resist "VDD.n432" "VDD.n430" 12.5
resist "VDD.n442" "VDD.n440" 12.5
resist "VDD.n452" "VDD.n450" 12.5
resist "VDD.n462" "VDD.n460" 12.5
resist "VDD.n392" "VDD.n385" 16.8182
resist "VDD.n401" "VDD.n381" 16.8182
resist "VDD.n411" "VDD.n377" 16.8182
resist "VDD.n421" "VDD.n373" 16.8182
resist "VDD.n431" "VDD.n369" 16.8182
resist "VDD.n441" "VDD.n365" 16.8182
resist "VDD.n451" "VDD.n361" 16.8182
resist "VDD.n461" "VDD.n357" 16.8182
resist "VDD.n478" "VDD.n468" 16.8182
resist "VDD.n481" "VDD.n480" 16.8182
resist "VDD.n708" "VDD.n707" 16.8182
resist "VDD.n709" "VDD.n708" 16.8182
resist "VDD.n651" "VDD.n650" 16.8182
resist "VDD.n650" "VDD.n649" 16.8182
resist "VDD.n639" "VDD.n638" 16.8182
resist "VDD.n642" "VDD.n641" 16.8182
resist "VDD.n643" "VDD.n642" 16.8182
resist "VDD.n662" "VDD.n661" 16.8182
resist "VDD.n661" "VDD.n660" 16.8182
resist "VDD.n546" "VDD.n545" 16.8182
resist "VDD.n653" "VDD.n652" 16.8182
resist "VDD.n654" "VDD.n653" 16.8182
resist "VDD.n673" "VDD.n672" 16.8182
resist "VDD.n672" "VDD.n671" 16.8182
resist "VDD.n533" "VDD.n532" 16.8182
resist "VDD.n664" "VDD.n663" 16.8182
resist "VDD.n665" "VDD.n664" 16.8182
resist "VDD.n684" "VDD.n683" 16.8182
resist "VDD.n683" "VDD.n682" 16.8182
resist "VDD.n520" "VDD.n519" 16.8182
resist "VDD.n675" "VDD.n674" 16.8182
resist "VDD.n676" "VDD.n675" 16.8182
resist "VDD.n695" "VDD.n694" 16.8182
resist "VDD.n694" "VDD.n693" 16.8182
resist "VDD.n507" "VDD.n506" 16.8182
resist "VDD.n686" "VDD.n685" 16.8182
resist "VDD.n687" "VDD.n686" 16.8182
resist "VDD.n706" "VDD.n705" 16.8182
resist "VDD.n705" "VDD.n704" 16.8182
resist "VDD.n494" "VDD.n493" 16.8182
resist "VDD.n697" "VDD.n696" 16.8182
resist "VDD.n698" "VDD.n697" 16.8182
resist "VDD.n790" "VDD.n789" 16.8182
resist "VDD.n792" "VDD.n791" 16.8182
resist "VDD.n793" "VDD.n786" 16.8182
resist "VDD.n786" "VDD.n779" 16.8182
resist "VDD.n805" "VDD.n804" 16.8182
resist "VDD.n807" "VDD.n806" 16.8182
resist "VDD.n808" "VDD.n778" 16.8182
resist "VDD.n778" "VDD.n771" 16.8182
resist "VDD.n820" "VDD.n819" 16.8182
resist "VDD.n822" "VDD.n821" 16.8182
resist "VDD.n823" "VDD.n770" 16.8182
resist "VDD.n770" "VDD.n763" 16.8182
resist "VDD.n835" "VDD.n834" 16.8182
resist "VDD.n837" "VDD.n836" 16.8182
resist "VDD.n838" "VDD.n762" 16.8182
resist "VDD.n762" "VDD.n755" 16.8182
resist "VDD.n850" "VDD.n849" 16.8182
resist "VDD.n852" "VDD.n851" 16.8182
resist "VDD.n853" "VDD.n754" 16.8182
resist "VDD.n754" "VDD.n747" 16.8182
resist "VDD.n865" "VDD.n864" 16.8182
resist "VDD.n867" "VDD.n866" 16.8182
resist "VDD.n868" "VDD.n746" 16.8182
resist "VDD.n746" "VDD.n739" 16.8182
resist "VDD.n880" "VDD.n879" 16.8182
resist "VDD.n882" "VDD.n881" 16.8182
resist "VDD.n883" "VDD.n738" 16.8182
resist "VDD.n738" "VDD.n731" 16.8182
resist "VDD.n895" "VDD.n894" 16.8182
resist "VDD.n897" "VDD.n896" 16.8182
resist "VDD.n898" "VDD.n730" 16.8182
resist "VDD.n730" "VDD.n723" 16.8182
resist "VDD.n910" "VDD.n909" 16.8182
resist "VDD.n912" "VDD.n911" 16.8182
resist "VDD.n913" "VDD.n722" 16.8182
resist "VDD.n722" "VDD.n715" 16.8182
resist "VDD.n612" "VDD.n611" 19.3333
resist "VDD.n613" "VDD.n612" 19.3333
resist "VDD.n613" "VDD.n576" 19.3333
resist "VDD.n618" "VDD.n576" 19.3333
resist "VDD.n619" "VDD.n618" 19.3333
resist "VDD.n620" "VDD.n619" 19.3333
resist "VDD.n620" "VDD.n569" 19.3333
resist "VDD.n625" "VDD.n569" 19.3333
resist "VDD.n626" "VDD.n625" 19.3333
resist "VDD.n627" "VDD.n626" 19.3333
resist "VDD.n627" "VDD.n562" 19.3333
resist "VDD.n632" "VDD.n562" 19.3333
resist "VDD.n633" "VDD.n632" 19.3333
resist "VDD.n634" "VDD.n633" 19.3333
resist "VDD.n262" "VDD.n261" 19.3333
resist "VDD.n263" "VDD.n262" 19.3333
resist "VDD.n263" "VDD.n166" 19.3333
resist "VDD.n268" "VDD.n166" 19.3333
resist "VDD.n269" "VDD.n268" 19.3333
resist "VDD.n270" "VDD.n269" 19.3333
resist "VDD.n270" "VDD.n159" 19.3333
resist "VDD.n275" "VDD.n159" 19.3333
resist "VDD.n276" "VDD.n275" 19.3333
resist "VDD.n277" "VDD.n276" 19.3333
resist "VDD.n277" "VDD.n152" 19.3333
resist "VDD.n282" "VDD.n152" 19.3333
resist "VDD.n283" "VDD.n282" 19.3333
resist "VDD.n284" "VDD.n283" 19.3333
resist "VDD.n284" "VDD.n145" 19.3333
resist "VDD.n289" "VDD.n145" 19.3333
resist "VDD.n290" "VDD.n289" 19.3333
resist "VDD.n291" "VDD.n290" 19.3333
resist "VDD.n291" "VDD.n138" 19.3333
resist "VDD.n296" "VDD.n138" 19.3333
resist "VDD.n297" "VDD.n296" 19.3333
resist "VDD.n298" "VDD.n297" 19.3333
resist "VDD.n298" "VDD.n131" 19.3333
resist "VDD.n303" "VDD.n131" 19.3333
resist "VDD.n304" "VDD.n303" 19.3333
resist "VDD.n305" "VDD.n304" 19.3333
resist "VDD.n305" "VDD.n124" 19.3333
resist "VDD.n310" "VDD.n124" 19.3333
resist "VDD.n311" "VDD.n310" 19.3333
resist "VDD.n312" "VDD.n311" 19.3333
resist "VDD.n312" "VDD.n117" 19.3333
resist "VDD.n317" "VDD.n117" 19.3333
resist "VDD.n318" "VDD.n317" 19.3333
resist "VDD.n319" "VDD.n318" 19.3333
resist "VDD.n319" "VDD.n110" 19.3333
resist "VDD.n324" "VDD.n110" 19.3333
resist "VDD.n325" "VDD.n324" 19.3333
resist "VDD.n326" "VDD.n325" 19.3333
resist "VDD.n326" "VDD.n103" 19.3333
resist "VDD.n331" "VDD.n103" 19.3333
resist "VDD.n332" "VDD.n331" 19.3333
resist "VDD.n333" "VDD.n332" 19.3333
resist "VDD.n333" "VDD.n96" 19.3333
resist "VDD.n338" "VDD.n96" 19.3333
resist "VDD.n339" "VDD.n338" 19.3333
resist "VDD.n340" "VDD.n339" 19.3333
resist "VDD.n340" "VDD.n89" 19.3333
resist "VDD.n345" "VDD.n89" 19.3333
resist "VDD.n346" "VDD.n345" 19.3333
resist "VDD.n347" "VDD.n346" 19.3333
resist "VDD.n347" "VDD.n82" 19.3333
resist "VDD.n352" "VDD.n82" 19.3333
resist "VDD.n353" "VDD.n352" 19.3333
resist "VDD.n354" "VDD.n353" 19.3333
resist "VDD.n7" "VDD.n6" 20.5556
resist "VDD.n11" "VDD.n10" 20.5556
resist "VDD.n10" "VDD.n2" 20.5556
resist "VDD.n9" "VDD.n0" 20.5556
resist "VDD.n1010" "VDD.n21" 20.5556
resist "VDD.n1013" "VDD.n1012" 20.5556
resist "VDD.n1012" "VDD.n25" 20.5556
resist "VDD.n1015" "VDD.n1014" 20.5556
resist "VDD.n996" "VDD.n29" 20.5556
resist "VDD.n999" "VDD.n998" 20.5556
resist "VDD.n998" "VDD.n33" 20.5556
resist "VDD.n1001" "VDD.n1000" 20.5556
resist "VDD.n982" "VDD.n37" 20.5556
resist "VDD.n985" "VDD.n984" 20.5556
resist "VDD.n984" "VDD.n41" 20.5556
resist "VDD.n987" "VDD.n986" 20.5556
resist "VDD.n968" "VDD.n45" 20.5556
resist "VDD.n971" "VDD.n970" 20.5556
resist "VDD.n970" "VDD.n49" 20.5556
resist "VDD.n973" "VDD.n972" 20.5556
resist "VDD.n954" "VDD.n53" 20.5556
resist "VDD.n957" "VDD.n956" 20.5556
resist "VDD.n956" "VDD.n57" 20.5556
resist "VDD.n959" "VDD.n958" 20.5556
resist "VDD.n940" "VDD.n61" 20.5556
resist "VDD.n943" "VDD.n942" 20.5556
resist "VDD.n942" "VDD.n65" 20.5556
resist "VDD.n945" "VDD.n944" 20.5556
resist "VDD.n926" "VDD.n69" 20.5556
resist "VDD.n929" "VDD.n928" 20.5556
resist "VDD.n928" "VDD.n73" 20.5556
resist "VDD.n931" "VDD.n930" 20.5556
resist "VDD.n586" "VDD.n585" 20.5556
resist "VDD.n585" "VDD.n560" 20.5556
resist "VDD.n589" "VDD.n588" 20.5556
resist "VDD.n588" "VDD.n564" 20.5556
resist "VDD.n592" "VDD.n591" 20.5556
resist "VDD.n591" "VDD.n567" 20.5556
resist "VDD.n595" "VDD.n594" 20.5556
resist "VDD.n594" "VDD.n571" 20.5556
resist "VDD.n598" "VDD.n597" 20.5556
resist "VDD.n597" "VDD.n574" 20.5556
resist "VDD.n601" "VDD.n600" 20.5556
resist "VDD.n600" "VDD.n578" 20.5556
resist "VDD.n604" "VDD.n603" 20.5556
resist "VDD.n603" "VDD.n581" 20.5556
resist "VDD.n176" "VDD.n175" 20.5556
resist "VDD.n175" "VDD.n80" 20.5556
resist "VDD.n179" "VDD.n178" 20.5556
resist "VDD.n178" "VDD.n84" 20.5556
resist "VDD.n182" "VDD.n181" 20.5556
resist "VDD.n181" "VDD.n87" 20.5556
resist "VDD.n185" "VDD.n184" 20.5556
resist "VDD.n184" "VDD.n91" 20.5556
resist "VDD.n188" "VDD.n187" 20.5556
resist "VDD.n187" "VDD.n94" 20.5556
resist "VDD.n191" "VDD.n190" 20.5556
resist "VDD.n190" "VDD.n98" 20.5556
resist "VDD.n194" "VDD.n193" 20.5556
resist "VDD.n193" "VDD.n101" 20.5556
resist "VDD.n197" "VDD.n196" 20.5556
resist "VDD.n196" "VDD.n105" 20.5556
resist "VDD.n200" "VDD.n199" 20.5556
resist "VDD.n199" "VDD.n108" 20.5556
resist "VDD.n203" "VDD.n202" 20.5556
resist "VDD.n202" "VDD.n112" 20.5556
resist "VDD.n206" "VDD.n205" 20.5556
resist "VDD.n205" "VDD.n115" 20.5556
resist "VDD.n209" "VDD.n208" 20.5556
resist "VDD.n208" "VDD.n119" 20.5556
resist "VDD.n212" "VDD.n211" 20.5556
resist "VDD.n211" "VDD.n122" 20.5556
resist "VDD.n215" "VDD.n214" 20.5556
resist "VDD.n214" "VDD.n126" 20.5556
resist "VDD.n218" "VDD.n217" 20.5556
resist "VDD.n217" "VDD.n129" 20.5556
resist "VDD.n221" "VDD.n220" 20.5556
resist "VDD.n220" "VDD.n133" 20.5556
resist "VDD.n224" "VDD.n223" 20.5556
resist "VDD.n223" "VDD.n136" 20.5556
resist "VDD.n227" "VDD.n226" 20.5556
resist "VDD.n226" "VDD.n140" 20.5556
resist "VDD.n230" "VDD.n229" 20.5556
resist "VDD.n229" "VDD.n143" 20.5556
resist "VDD.n233" "VDD.n232" 20.5556
resist "VDD.n232" "VDD.n147" 20.5556
resist "VDD.n236" "VDD.n235" 20.5556
resist "VDD.n235" "VDD.n150" 20.5556
resist "VDD.n239" "VDD.n238" 20.5556
resist "VDD.n238" "VDD.n154" 20.5556
resist "VDD.n242" "VDD.n241" 20.5556
resist "VDD.n241" "VDD.n157" 20.5556
resist "VDD.n245" "VDD.n244" 20.5556
resist "VDD.n244" "VDD.n161" 20.5556
resist "VDD.n248" "VDD.n247" 20.5556
resist "VDD.n247" "VDD.n164" 20.5556
resist "VDD.n251" "VDD.n250" 20.5556
resist "VDD.n250" "VDD.n168" 20.5556
resist "VDD.n254" "VDD.n253" 20.5556
resist "VDD.n253" "VDD.n171" 20.5556
resist "VDD.n394" "VDD.n393" 38.0514
resist "VDD.n403" "VDD.n402" 38.0514
resist "VDD.n413" "VDD.n412" 38.0514
resist "VDD.n423" "VDD.n422" 38.0514
resist "VDD.n433" "VDD.n432" 38.0514
resist "VDD.n443" "VDD.n442" 38.0514
resist "VDD.n453" "VDD.n452" 38.0514
resist "VDD.n463" "VDD.n462" 38.0514
resist "VDD.n605" "VDD.n582" 39.3919
resist "VDD.n583" "VDD.n559" 39.3919
resist "VDD.n255" "VDD.n172" 39.3919
resist "VDD.n173" "VDD.n79" 39.3919
resist "VDD.n611" "VDD.n582" 46.25
resist "VDD.t16" "VDD.n580" 46.25
resist "VDD.n613" "VDD.n580" 46.25
resist "VDD.t22" "VDD.n575" 46.25
resist "VDD.n618" "VDD.n575" 46.25
resist "VDD.t20" "VDD.n573" 46.25
resist "VDD.n620" "VDD.n573" 46.25
resist "VDD.t18" "VDD.n568" 46.25
resist "VDD.n625" "VDD.n568" 46.25
resist "VDD.t68" "VDD.n566" 46.25
resist "VDD.n627" "VDD.n566" 46.25
resist "VDD.t276" "VDD.n561" 46.25
resist "VDD.n632" "VDD.n561" 46.25
resist "VDD.n634" "VDD.n559" 46.25
resist "VDD.n261" "VDD.n172" 46.25
resist "VDD.t407" "VDD.n170" 46.25
resist "VDD.n263" "VDD.n170" 46.25
resist "VDD.t284" "VDD.n165" 46.25
resist "VDD.n268" "VDD.n165" 46.25
resist "VDD.t123" "VDD.n163" 46.25
resist "VDD.n270" "VDD.n163" 46.25
resist "VDD.t240" "VDD.n158" 46.25
resist "VDD.n275" "VDD.n158" 46.25
resist "VDD.t162" "VDD.n156" 46.25
resist "VDD.n277" "VDD.n156" 46.25
resist "VDD.t13" "VDD.n151" 46.25
resist "VDD.n282" "VDD.n151" 46.25
resist "VDD.t52" "VDD.n149" 46.25
resist "VDD.n284" "VDD.n149" 46.25
resist "VDD.t200" "VDD.n144" 46.25
resist "VDD.n289" "VDD.n144" 46.25
resist "VDD.t204" "VDD.n142" 46.25
resist "VDD.n291" "VDD.n142" 46.25
resist "VDD.t198" "VDD.n137" 46.25
resist "VDD.n296" "VDD.n137" 46.25
resist "VDD.t202" "VDD.n135" 46.25
resist "VDD.n298" "VDD.n135" 46.25
resist "VDD.t302" "VDD.n130" 46.25
resist "VDD.n303" "VDD.n130" 46.25
resist "VDD.t106" "VDD.n128" 46.25
resist "VDD.n305" "VDD.n128" 46.25
resist "VDD.t42" "VDD.n123" 46.25
resist "VDD.n310" "VDD.n123" 46.25
resist "VDD.t264" "VDD.n121" 46.25
resist "VDD.n312" "VDD.n121" 46.25
resist "VDD.t88" "VDD.n116" 46.25
resist "VDD.n317" "VDD.n116" 46.25
resist "VDD.t168" "VDD.n114" 46.25
resist "VDD.n319" "VDD.n114" 46.25
resist "VDD.t6" "VDD.n109" 46.25
resist "VDD.n324" "VDD.n109" 46.25
resist "VDD.t108" "VDD.n107" 46.25
resist "VDD.n326" "VDD.n107" 46.25
resist "VDD.t487" "VDD.n102" 46.25
resist "VDD.n331" "VDD.n102" 46.25
resist "VDD.t332" "VDD.n100" 46.25
resist "VDD.n333" "VDD.n100" 46.25
resist "VDD.t166" "VDD.n95" 46.25
resist "VDD.n338" "VDD.n95" 46.25
resist "VDD.t84" "VDD.n93" 46.25
resist "VDD.n340" "VDD.n93" 46.25
resist "VDD.t304" "VDD.n88" 46.25
resist "VDD.n345" "VDD.n88" 46.25
resist "VDD.t266" "VDD.n86" 46.25
resist "VDD.n347" "VDD.n86" 46.25
resist "VDD.t90" "VDD.n81" 46.25
resist "VDD.n352" "VDD.n81" 46.25
resist "VDD.n354" "VDD.n79" 46.25
resist "VDD.n641" "diff_gen_0.delay_unit_2_0.VDD" 50.2941
resist "VDD.n652" "diff_gen_0.delay_unit_2_1.VDD" 50.2941
resist "VDD.n663" "diff_gen_0.delay_unit_2_2.VDD" 50.2941
resist "VDD.n674" "diff_gen_0.delay_unit_2_3.VDD" 50.2941
resist "VDD.n685" "diff_gen_0.delay_unit_2_4.VDD" 50.2941
resist "VDD.n696" "diff_gen_0.delay_unit_2_5.VDD" 50.2941
resist "VDD.n707" "diff_gen_0.delay_unit_2_6.VDD" 50.2941
resist "VDD.n793" "vernier_delay_line_0.delay_unit_2_0.VDD" 50.2941
resist "VDD.n808" "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.VDD" 50.2941
resist "VDD.n823" "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.VDD" 50.2941
resist "VDD.n838" "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.VDD" 50.2941
resist "VDD.n853" "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.VDD" 50.2941
resist "VDD.n868" "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.VDD" 50.2941
resist "VDD.n883" "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.VDD" 50.2941
resist "VDD.n898" "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.VDD" 50.2941
resist "VDD.n913" "vernier_delay_line_0.saff_delay_unit_0/delay_unit_2_0.VDD" 50.2941
resist "VDD.n5" "VDD.n4" 75.4995
resist "VDD.n19" "VDD.n1" 75.4995
resist "VDD.n1020" "VDD.n22" 75.4995
resist "VDD.n28" "VDD.n26" 75.4995
resist "VDD.n1006" "VDD.n30" 75.4995
resist "VDD.n36" "VDD.n34" 75.4995
resist "VDD.n992" "VDD.n38" 75.4995
resist "VDD.n44" "VDD.n42" 75.4995
resist "VDD.n978" "VDD.n46" 75.4995
resist "VDD.n52" "VDD.n50" 75.4995
resist "VDD.n964" "VDD.n54" 75.4995
resist "VDD.n60" "VDD.n58" 75.4995
resist "VDD.n950" "VDD.n62" 75.4995
resist "VDD.n68" "VDD.n66" 75.4995
resist "VDD.n936" "VDD.n70" 75.4995
resist "VDD.n76" "VDD.n74" 75.4995
resist "VDD.n713" "VDD.n469" 75.7168
resist "VDD.n712" "VDD.n470" 75.7168
resist "VDD.n472" "VDD.n471" 75.7168
resist "VDD.n476" "VDD.n475" 75.7168
resist "VDD.n702" "VDD.n485" 75.7168
resist "VDD.n701" "VDD.n486" 75.7168
resist "VDD.n488" "VDD.n487" 75.7168
resist "VDD.n491" "VDD.n490" 75.7168
resist "VDD.n691" "VDD.n498" 75.7168
resist "VDD.n690" "VDD.n499" 75.7168
resist "VDD.n501" "VDD.n500" 75.7168
resist "VDD.n504" "VDD.n503" 75.7168
resist "VDD.n680" "VDD.n511" 75.7168
resist "VDD.n679" "VDD.n512" 75.7168
resist "VDD.n514" "VDD.n513" 75.7168
resist "VDD.n517" "VDD.n516" 75.7168
resist "VDD.n669" "VDD.n524" 75.7168
resist "VDD.n668" "VDD.n525" 75.7168
resist "VDD.n527" "VDD.n526" 75.7168
resist "VDD.n530" "VDD.n529" 75.7168
resist "VDD.n658" "VDD.n537" 75.7168
resist "VDD.n657" "VDD.n538" 75.7168
resist "VDD.n540" "VDD.n539" 75.7168
resist "VDD.n543" "VDD.n542" 75.7168
resist "VDD.n647" "VDD.n550" 75.7168
resist "VDD.n646" "VDD.n551" 75.7168
resist "VDD.n553" "VDD.n552" 75.7168
resist "VDD.n556" "VDD.n555" 75.7168
resist "VDD.n788" "VDD.n787" 75.7168
resist "VDD.n783" "VDD.n782" 75.7168
resist "VDD.n798" "VDD.n781" 75.7168
resist "VDD.n799" "VDD.n780" 75.7168
resist "VDD.n802" "VDD.n801" 75.7168
resist "VDD.n775" "VDD.n774" 75.7168
resist "VDD.n813" "VDD.n773" 75.7168
resist "VDD.n814" "VDD.n772" 75.7168
resist "VDD.n817" "VDD.n816" 75.7168
resist "VDD.n767" "VDD.n766" 75.7168
resist "VDD.n828" "VDD.n765" 75.7168
resist "VDD.n829" "VDD.n764" 75.7168
resist "VDD.n832" "VDD.n831" 75.7168
resist "VDD.n759" "VDD.n758" 75.7168
resist "VDD.n843" "VDD.n757" 75.7168
resist "VDD.n844" "VDD.n756" 75.7168
resist "VDD.n847" "VDD.n846" 75.7168
resist "VDD.n751" "VDD.n750" 75.7168
resist "VDD.n858" "VDD.n749" 75.7168
resist "VDD.n859" "VDD.n748" 75.7168
resist "VDD.n862" "VDD.n861" 75.7168
resist "VDD.n743" "VDD.n742" 75.7168
resist "VDD.n873" "VDD.n741" 75.7168
resist "VDD.n874" "VDD.n740" 75.7168
resist "VDD.n877" "VDD.n876" 75.7168
resist "VDD.n735" "VDD.n734" 75.7168
resist "VDD.n888" "VDD.n733" 75.7168
resist "VDD.n889" "VDD.n732" 75.7168
resist "VDD.n892" "VDD.n891" 75.7168
resist "VDD.n727" "VDD.n726" 75.7168
resist "VDD.n903" "VDD.n725" 75.7168
resist "VDD.n904" "VDD.n724" 75.7168
resist "VDD.n907" "VDD.n906" 75.7168
resist "VDD.n719" "VDD.n718" 75.7168
resist "VDD.n918" "VDD.n717" 75.7168
resist "VDD.n919" "VDD.n716" 75.7168
resist "VDD.t38" "VDD.t36" 78.5714
resist "VDD.t220" "VDD.t340" 78.5714
resist "VDD.t229" "VDD.t249" 78.5714
resist "VDD.t364" "VDD.t492" 78.5714
resist "VDD.t454" "VDD.t312" 78.5714
resist "VDD.t350" "VDD.t164" 78.5714
resist "VDD.t429" "VDD.t158" 78.5714
resist "VDD.t415" "VDD.t48" 78.5714
resist "VDD.t143" "VDD.t231" 78.5714
resist "VDD.t2" "VDD.t74" 78.5714
resist "VDD.t483" "VDD.t214" 78.5714
resist "VDD.t227" "VDD.t452" 78.5714
resist "VDD.t395" "VDD.t26" 78.5714
resist "VDD.t150" "VDD.t34" 78.5714
resist "VDD.t208" "VDD.t178" 78.5714
resist "VDD.t131" "VDD.t195" 78.5714
resist "VDD.t467" "VDD.t485" 81.9608
resist "VDD.t485" "VDD.t40" 81.9608
resist "VDD.t40" "VDD.t104" 81.9608
resist "VDD.t30" "VDD.t246" 81.9608
resist "VDD.t246" "VDD.t440" 81.9608
resist "VDD.t440" "VDD.t32" 81.9608
resist "VDD.t119" "VDD.t152" 81.9608
resist "VDD.t152" "VDD.t170" 81.9608
resist "VDD.t170" "VDD.t80" 81.9608
resist "VDD.t375" "VDD.t60" 81.9608
resist "VDD.t60" "VDD.t373" 81.9608
resist "VDD.t373" "VDD.t431" 81.9608
resist "VDD.t244" "VDD.t272" 81.9608
resist "VDD.t272" "VDD.t316" 81.9608
resist "VDD.t316" "VDD.t477" 81.9608
resist "VDD.t187" "VDD.t456" 81.9608
resist "VDD.t456" "VDD.t113" 81.9608
resist "VDD.t113" "VDD.t318" 81.9608
resist "VDD.t460" "VDD.t352" 81.9608
resist "VDD.t352" "VDD.t44" 81.9608
resist "VDD.t44" "VDD.t115" 81.9608
resist "VDD.t100" "VDD.t314" 81.9608
resist "VDD.t314" "VDD.t66" 81.9608
resist "VDD.t66" "VDD.t212" 81.9608
resist "VDD.t465" "VDD.t102" 81.9608
resist "VDD.t102" "VDD.t242" 81.9608
resist "VDD.t242" "VDD.t300" 81.9608
resist "VDD.t176" "VDD.t174" 81.9608
resist "VDD.t174" "VDD.t50" 81.9608
resist "VDD.t50" "VDD.t237" 81.9608
resist "VDD.t133" "VDD.t401" 81.9608
resist "VDD.t401" "VDD.t147" 81.9608
resist "VDD.t147" "VDD.t322" 81.9608
resist "VDD.t306" "VDD.t206" 81.9608
resist "VDD.t206" "VDD.t471" 81.9608
resist "VDD.t471" "VDD.t334" 81.9608
resist "VDD.t262" "VDD.t423" 81.9608
resist "VDD.t423" "VDD.t344" 81.9608
resist "VDD.t344" "VDD.t417" 81.9608
resist "VDD.t320" "VDD.t356" 81.9608
resist "VDD.t403" "VDD.t320" 81.9608
resist "VDD.t145" "VDD.t403" 81.9608
resist "VDD.t72" "VDD.t56" 81.9608
resist "VDD.t489" "VDD.t72" 81.9608
resist "VDD.t117" "VDD.t489" 81.9608
resist "VDD.t310" "VDD.t308" 81.9608
resist "VDD.t308" "VDD.t393" 81.9608
resist "VDD.t393" "VDD.t409" 81.9608
resist "VDD.t336" "VDD.t436" 81.9608
resist "VDD.t235" "VDD.t336" 81.9608
resist "VDD.t183" "VDD.t235" 81.9608
resist "VDD.t282" "VDD.t278" 81.9608
resist "VDD.t278" "VDD.t70" 81.9608
resist "VDD.t70" "VDD.t280" 81.9608
resist "VDD.t46" "VDD.t377" 81.9608
resist "VDD.t172" "VDD.t46" 81.9608
resist "VDD.t448" "VDD.t172" 81.9608
resist "VDD.t94" "VDD.t121" 81.9608
resist "VDD.t121" "VDD.t62" 81.9608
resist "VDD.t62" "VDD.t92" 81.9608
resist "VDD.t54" "VDD.t385" 81.9608
resist "VDD.t256" "VDD.t54" 81.9608
resist "VDD.t125" "VDD.t256" 81.9608
resist "VDD.t292" "VDD.t330" 81.9608
resist "VDD.t330" "VDD.t111" 81.9608
resist "VDD.t111" "VDD.t298" 81.9608
resist "VDD.t498" "VDD.t252" 81.9608
resist "VDD.t399" "VDD.t498" 81.9608
resist "VDD.t500" "VDD.t399" 81.9608
resist "VDD.t338" "VDD.t463" 81.9608
resist "VDD.t463" "VDD.t371" 81.9608
resist "VDD.t371" "VDD.t473" 81.9608
resist "VDD.t381" "VDD.t379" 81.9608
resist "VDD.t11" "VDD.t381" 81.9608
resist "VDD.t346" "VDD.t11" 81.9608
resist "VDD.t413" "VDD.t358" 81.9608
resist "VDD.t358" "VDD.t411" 81.9608
resist "VDD.t411" "VDD.t481" 81.9608
resist "VDD.t324" "VDD.t326" 81.9608
resist "VDD.t354" "VDD.t324" 81.9608
resist "VDD.t129" "VDD.t354" 81.9608
resist "VDD.t496" "VDD.t78" 81.9608
resist "VDD.t78" "VDD.t76" 81.9608
resist "VDD.t76" "VDD.t181" 81.9608
resist "VDD.t254" "VDD.t216" 81.9608
resist "VDD.t98" "VDD.t254" 81.9608
resist "VDD.t442" "VDD.t98" 81.9608
resist "VDD.t258" "VDD.t96" 81.9608
resist "VDD.t96" "VDD.t185" 81.9608
resist "VDD.t185" "VDD.t369" 81.9608
resist "VDD.t8" "VDD.t64" 81.9608
resist "VDD.t450" "VDD.t8" 81.9608
resist "VDD.t268" "VDD.t450" 81.9608
resist "VDD.t288" "VDD.t479" 81.9608
resist "VDD.t479" "VDD.t294" 81.9608
resist "VDD.t294" "VDD.t210" 81.9608
resist "VDD.n386" "VDD.t221" 84.7276
resist "VDD.n387" "VDD.t39" 84.7276
resist "VDD.n388" "VDD.t37" 84.7276
resist "VDD.n382" "VDD.t365" 84.7276
resist "VDD.n383" "VDD.t230" 84.7276
resist "VDD.n384" "VDD.t250" 84.7276
resist "VDD.n378" "VDD.t351" 84.7276
resist "VDD.n379" "VDD.t455" 84.7276
resist "VDD.n380" "VDD.t313" 84.7276
resist "VDD.n374" "VDD.t416" 84.7276
resist "VDD.n375" "VDD.t430" 84.7276
resist "VDD.n376" "VDD.t159" 84.7276
resist "VDD.n370" "VDD.t3" 84.7276
resist "VDD.n371" "VDD.t144" 84.7276
resist "VDD.n372" "VDD.t232" 84.7276
resist "VDD.n366" "VDD.t228" 84.7276
resist "VDD.n367" "VDD.t484" 84.7276
resist "VDD.n368" "VDD.t215" 84.7276
resist "VDD.n362" "VDD.t151" 84.7276
resist "VDD.n363" "VDD.t396" 84.7276
resist "VDD.n364" "VDD.t27" 84.7276
resist "VDD.n358" "VDD.t132" 84.7276
resist "VDD.n359" "VDD.t209" 84.7276
resist "VDD.n360" "VDD.t179" 84.7276
resist "VDD.n558" "VDD.t476" 84.7929
resist "VDD.n630" "VDD.t277" 84.7929
resist "VDD.n565" "VDD.t69" 84.7929
resist "VDD.n623" "VDD.t19" 84.7929
resist "VDD.n572" "VDD.t21" 84.7929
resist "VDD.n616" "VDD.t23" 84.7929
resist "VDD.n579" "VDD.t17" 84.7929
resist "VDD.n609" "VDD.t192" 84.7929
resist "VDD.n78" "VDD.t447" 84.7929
resist "VDD.n350" "VDD.t91" 84.7929
resist "VDD.n85" "VDD.t267" 84.7929
resist "VDD.n343" "VDD.t305" 84.7929
resist "VDD.n92" "VDD.t85" 84.7929
resist "VDD.n336" "VDD.t167" 84.7929
resist "VDD.n99" "VDD.t333" 84.7929
resist "VDD.n329" "VDD.t488" 84.7929
resist "VDD.n106" "VDD.t109" 84.7929
resist "VDD.n322" "VDD.t7" 84.7929
resist "VDD.n113" "VDD.t169" 84.7929
resist "VDD.n315" "VDD.t89" 84.7929
resist "VDD.n120" "VDD.t265" 84.7929
resist "VDD.n308" "VDD.t43" 84.7929
resist "VDD.n127" "VDD.t107" 84.7929
resist "VDD.n301" "VDD.t303" 84.7929
resist "VDD.n134" "VDD.t203" 84.7929
resist "VDD.n294" "VDD.t199" 84.7929
resist "VDD.n141" "VDD.t205" 84.7929
resist "VDD.n287" "VDD.t201" 84.7929
resist "VDD.n148" "VDD.t53" 84.7929
resist "VDD.n280" "VDD.t14" 84.7929
resist "VDD.n155" "VDD.t163" 84.7929
resist "VDD.n273" "VDD.t241" 84.7929
resist "VDD.n162" "VDD.t124" 84.7929
resist "VDD.n266" "VDD.t285" 84.7929
resist "VDD.n169" "VDD.t408" 84.7929
resist "VDD.n259" "VDD.t161" 84.7929
resist "VDD.n3" "VDD.t29" 85.0211
resist "VDD.n18" "VDD.t219" 85.0211
resist "VDD.n1019" "VDD.t83" 85.0211
resist "VDD.n27" "VDD.t435" 85.0211
resist "VDD.n1005" "VDD.t128" 85.0211
resist "VDD.n35" "VDD.t384" 85.0211
resist "VDD.n991" "VDD.t25" 85.0211
resist "VDD.n43" "VDD.t155" 85.0211
resist "VDD.n977" "VDD.t470" 85.0211
resist "VDD.n51" "VDD.t388" 85.0211
resist "VDD.n963" "VDD.t287" 85.0211
resist "VDD.n59" "VDD.t194" 85.0211
resist "VDD.n949" "VDD.t157" 85.0211
resist "VDD.n67" "VDD.t271" 85.0211
resist "VDD.n935" "VDD.t190" 85.0211
resist "VDD.n75" "VDD.t234" 85.0211
resist "VDD.n386" "VDD.t341" 85.2059
resist "VDD.n382" "VDD.t493" 85.2059
resist "VDD.n378" "VDD.t165" 85.2059
resist "VDD.n374" "VDD.t49" 85.2059
resist "VDD.n370" "VDD.t75" 85.2059
resist "VDD.n366" "VDD.t453" 85.2059
resist "VDD.n362" "VDD.t35" 85.2059
resist "VDD.n358" "VDD.t196" 85.2059
resist "VDD.t222" "VDD.t405" 87.0833
resist "VDD.t197" "VDD.t222" 87.0833
resist "VDD.t218" "VDD.t197" 87.0833
resist "VDD.t28" "VDD.t495" 87.0833
resist "VDD.t495" "VDD.t502" 87.0833
resist "VDD.t502" "VDD.t86" 87.0833
resist "VDD.t366" "VDD.t360" 87.0833
resist "VDD.t360" "VDD.t368" 87.0833
resist "VDD.t368" "VDD.t434" 87.0833
resist "VDD.t82" "VDD.t15" 87.0833
resist "VDD.t15" "VDD.t438" 87.0833
resist "VDD.t438" "VDD.t362" 87.0833
resist "VDD.t389" "VDD.t391" 87.0833
resist "VDD.t391" "VDD.t110" 87.0833
resist "VDD.t110" "VDD.t383" 87.0833
resist "VDD.t127" "VDD.t462" 87.0833
resist "VDD.t462" "VDD.t58" 87.0833
resist "VDD.t58" "VDD.t328" 87.0833
resist "VDD.t427" "VDD.t425" 87.0833
resist "VDD.t425" "VDD.t433" 87.0833
resist "VDD.t433" "VDD.t154" 87.0833
resist "VDD.t24" "VDD.t491" 87.0833
resist "VDD.t491" "VDD.t421" 87.0833
resist "VDD.t421" "VDD.t419" 87.0833
resist "VDD.t141" "VDD.t4" 87.0833
resist "VDD.t4" "VDD.t239" 87.0833
resist "VDD.t239" "VDD.t387" 87.0833
resist "VDD.t469" "VDD.t224" 87.0833
resist "VDD.t224" "VDD.t139" 87.0833
resist "VDD.t139" "VDD.t0" 87.0833
resist "VDD.t274" "VDD.t458" 87.0833
resist "VDD.t458" "VDD.t149" 87.0833
resist "VDD.t149" "VDD.t193" 87.0833
resist "VDD.t286" "VDD.t248" 87.0833
resist "VDD.t248" "VDD.t137" 87.0833
resist "VDD.t137" "VDD.t444" 87.0833
resist "VDD.t135" "VDD.t225" 87.0833
resist "VDD.t225" "VDD.t10" 87.0833
resist "VDD.t10" "VDD.t270" 87.0833
resist "VDD.t156" "VDD.t494" 87.0833
resist "VDD.t494" "VDD.t397" 87.0833
resist "VDD.t397" "VDD.t342" 87.0833
resist "VDD.t348" "VDD.t290" 87.0833
resist "VDD.t290" "VDD.t251" 87.0833
resist "VDD.t251" "VDD.t233" 87.0833
resist "VDD.t189" "VDD.t180" 87.0833
resist "VDD.t180" "VDD.t260" 87.0833
resist "VDD.t260" "VDD.t296" 87.0833
resist "diff_gen_0.delay_unit_2_1.VDD" "VDD.n651" 108.039
resist "diff_gen_0.delay_unit_2_2.VDD" "VDD.n662" 108.039
resist "diff_gen_0.delay_unit_2_3.VDD" "VDD.n673" 108.039
resist "diff_gen_0.delay_unit_2_4.VDD" "VDD.n684" 108.039
resist "diff_gen_0.delay_unit_2_5.VDD" "VDD.n695" 108.039
resist "diff_gen_0.delay_unit_2_6.VDD" "VDD.n706" 108.039
resist "VDD.n633" "VDD.n560" 120.178
resist "VDD.n564" "VDD.n562" 120.178
resist "VDD.n612" "VDD.n581" 120.178
resist "VDD.n578" "VDD.n576" 120.178
resist "VDD.n619" "VDD.n574" 120.178
resist "VDD.n571" "VDD.n569" 120.178
resist "VDD.n626" "VDD.n567" 120.178
resist "VDD.n353" "VDD.n80" 120.178
resist "VDD.n84" "VDD.n82" 120.178
resist "VDD.n262" "VDD.n171" 120.178
resist "VDD.n168" "VDD.n166" 120.178
resist "VDD.n269" "VDD.n164" 120.178
resist "VDD.n161" "VDD.n159" 120.178
resist "VDD.n276" "VDD.n157" 120.178
resist "VDD.n154" "VDD.n152" 120.178
resist "VDD.n283" "VDD.n150" 120.178
resist "VDD.n147" "VDD.n145" 120.178
resist "VDD.n290" "VDD.n143" 120.178
resist "VDD.n140" "VDD.n138" 120.178
resist "VDD.n297" "VDD.n136" 120.178
resist "VDD.n133" "VDD.n131" 120.178
resist "VDD.n304" "VDD.n129" 120.178
resist "VDD.n126" "VDD.n124" 120.178
resist "VDD.n311" "VDD.n122" 120.178
resist "VDD.n119" "VDD.n117" 120.178
resist "VDD.n318" "VDD.n115" 120.178
resist "VDD.n112" "VDD.n110" 120.178
resist "VDD.n325" "VDD.n108" 120.178
resist "VDD.n105" "VDD.n103" 120.178
resist "VDD.n332" "VDD.n101" 120.178
resist "VDD.n98" "VDD.n96" 120.178
resist "VDD.n339" "VDD.n94" 120.178
resist "VDD.n91" "VDD.n89" 120.178
resist "VDD.n346" "VDD.n87" 120.178
resist "VDD.t104" "VDD.n640" 132.255
resist "VDD.t80" "VDD.n547" 132.255
resist "VDD.t477" "VDD.n534" 132.255
resist "VDD.t115" "VDD.n521" 132.255
resist "VDD.t300" "VDD.n508" 132.255
resist "VDD.t322" "VDD.n495" 132.255
resist "VDD.t417" "VDD.n482" 132.255
resist "VDD.n794" "VDD.t117" 132.255
resist "VDD.n809" "VDD.t183" 132.255
resist "VDD.n824" "VDD.t448" 132.255
resist "VDD.n839" "VDD.t125" 132.255
resist "VDD.n854" "VDD.t500" 132.255
resist "VDD.n869" "VDD.t346" 132.255
resist "VDD.n884" "VDD.t129" 132.255
resist "VDD.n899" "VDD.t442" 132.255
resist "VDD.n914" "VDD.t268" 132.255
resist "VDD.n641" "VDD.t467" 135.049
resist "VDD.n651" "VDD.t32" 135.049
resist "VDD.n652" "VDD.t119" 135.049
resist "VDD.n662" "VDD.t431" 135.049
resist "VDD.n663" "VDD.t244" 135.049
resist "VDD.n673" "VDD.t318" 135.049
resist "VDD.n674" "VDD.t460" 135.049
resist "VDD.n684" "VDD.t212" 135.049
resist "VDD.n685" "VDD.t465" 135.049
resist "VDD.n695" "VDD.t237" 135.049
resist "VDD.n696" "VDD.t133" 135.049
resist "VDD.n706" "VDD.t334" 135.049
resist "VDD.n707" "VDD.t262" 135.049
resist "VDD.t56" "VDD.n793" 135.049
resist "VDD.t436" "VDD.n808" 135.049
resist "VDD.t377" "VDD.n823" 135.049
resist "VDD.t385" "VDD.n838" 135.049
resist "VDD.t252" "VDD.n853" 135.049
resist "VDD.t379" "VDD.n868" 135.049
resist "VDD.t326" "VDD.n883" 135.049
resist "VDD.t216" "VDD.n898" 135.049
resist "VDD.t64" "VDD.n913" 135.049
resist "VDD.n639" "VDD.t30" 135.98
resist "VDD.n546" "VDD.t375" 135.98
resist "VDD.n533" "VDD.t187" 135.98
resist "VDD.n520" "VDD.t100" 135.98
resist "VDD.n507" "VDD.t176" 135.98
resist "VDD.n494" "VDD.t306" 135.98
resist "VDD.n481" "VDD.t356" 135.98
resist "VDD.n792" "VDD.t310" 135.98
resist "VDD.n807" "VDD.t282" 135.98
resist "VDD.n822" "VDD.t94" 135.98
resist "VDD.n837" "VDD.t292" 135.98
resist "VDD.n852" "VDD.t338" 135.98
resist "VDD.n867" "VDD.t413" 135.98
resist "VDD.n882" "VDD.t496" 135.98
resist "VDD.n897" "VDD.t258" 135.98
resist "VDD.n912" "VDD.t288" 135.98
resist "VDD.n634" "VDD.n557" 139.511
resist "VDD.n611" "VDD.n606" 139.511
resist "VDD.n354" "VDD.n77" 139.511
resist "VDD.n261" "VDD.n256" 139.511
resist "VDD.n12" "VDD.t28" 141.51
resist "VDD.n1011" "VDD.t82" 141.51
resist "VDD.n997" "VDD.t127" 141.51
resist "VDD.n983" "VDD.t24" 141.51
resist "VDD.n969" "VDD.t469" 141.51
resist "VDD.n955" "VDD.t286" 141.51
resist "VDD.n941" "VDD.t156" 141.51
resist "VDD.n927" "VDD.t189" 141.51
resist "VDD.n11" "VDD.t218" 143.49
resist "VDD.t434" "VDD.n1013" 143.49
resist "VDD.t383" "VDD.n999" 143.49
resist "VDD.t154" "VDD.n985" 143.49
resist "VDD.t387" "VDD.n971" 143.49
resist "VDD.t193" "VDD.n957" 143.49
resist "VDD.t270" "VDD.n943" 143.49
resist "VDD.t233" "VDD.n929" 143.49
resist "VDD.t340" "VDD.n389" 144.881
resist "VDD.t492" "VDD.n398" 144.881
resist "VDD.t164" "VDD.n408" 144.881
resist "VDD.t48" "VDD.n418" 144.881
resist "VDD.t74" "VDD.n428" 144.881
resist "VDD.t452" "VDD.n438" 144.881
resist "VDD.t34" "VDD.n448" 144.881
resist "VDD.t195" "VDD.n458" 144.881
resist "VDD.t36" "VDD.n392" 146.282
resist "VDD.t249" "VDD.n401" 146.282
resist "VDD.t312" "VDD.n411" 146.282
resist "VDD.t158" "VDD.n421" 146.282
resist "VDD.t231" "VDD.n431" 146.282
resist "VDD.t214" "VDD.n441" 146.282
resist "VDD.t26" "VDD.n451" 146.282
resist "VDD.t178" "VDD.n461" 146.282
resist "VDD.n478" "VDD.t145" 151.867
resist "VDD.t409" "VDD.n790" 151.867
resist "VDD.t280" "VDD.n805" 151.867
resist "VDD.t92" "VDD.n820" 151.867
resist "VDD.t298" "VDD.n835" 151.867
resist "VDD.t473" "VDD.n850" 151.867
resist "VDD.t481" "VDD.n865" 151.867
resist "VDD.t181" "VDD.n880" 151.867
resist "VDD.t369" "VDD.n895" 151.867
resist "VDD.t210" "VDD.n910" 151.867
resist "VDD.n14" "VDD.n2" 154.667
resist "VDD.n1016" "VDD.n25" 154.667
resist "VDD.n1002" "VDD.n33" 154.667
resist "VDD.n988" "VDD.n41" 154.667
resist "VDD.n974" "VDD.n49" 154.667
resist "VDD.n960" "VDD.n57" 154.667
resist "VDD.n946" "VDD.n65" 154.667
resist "VDD.n932" "VDD.n73" 154.667
resist "VDD.n480" "VDD.n473" 158.292
resist "VDD.n493" "VDD.n484" 158.292
resist "VDD.n506" "VDD.n497" 158.292
resist "VDD.n519" "VDD.n510" 158.292
resist "VDD.n532" "VDD.n523" 158.292
resist "VDD.n545" "VDD.n536" 158.292
resist "VDD.n638" "VDD.n549" 158.292
resist "VDD.n791" "VDD.n784" 158.292
resist "VDD.n806" "VDD.n776" 158.292
resist "VDD.n821" "VDD.n768" 158.292
resist "VDD.n836" "VDD.n760" 158.292
resist "VDD.n851" "VDD.n752" 158.292
resist "VDD.n866" "VDD.n744" 158.292
resist "VDD.n881" "VDD.n736" 158.292
resist "VDD.n896" "VDD.n728" 158.292
resist "VDD.n911" "VDD.n720" 158.292
resist "VDD.t191" "VDD.n604" 160.923
resist "VDD.n604" "VDD.t16" 160.923
resist "VDD.t16" "VDD.n601" 160.923
resist "VDD.n601" "VDD.t22" 160.923
resist "VDD.t22" "VDD.n598" 160.923
resist "VDD.n598" "VDD.t20" 160.923
resist "VDD.t20" "VDD.n595" 160.923
resist "VDD.n595" "VDD.t18" 160.923
resist "VDD.t18" "VDD.n592" 160.923
resist "VDD.n592" "VDD.t68" 160.923
resist "VDD.t68" "VDD.n589" 160.923
resist "VDD.n589" "VDD.t276" 160.923
resist "VDD.t276" "VDD.n586" 160.923
resist "VDD.n586" "VDD.t475" 160.923
resist "VDD.t160" "VDD.n254" 160.923
resist "VDD.n254" "VDD.t407" 160.923
resist "VDD.t407" "VDD.n251" 160.923
resist "VDD.n251" "VDD.t284" 160.923
resist "VDD.t284" "VDD.n248" 160.923
resist "VDD.n248" "VDD.t123" 160.923
resist "VDD.t123" "VDD.n245" 160.923
resist "VDD.n245" "VDD.t240" 160.923
resist "VDD.t240" "VDD.n242" 160.923
resist "VDD.n242" "VDD.t162" 160.923
resist "VDD.t162" "VDD.n239" 160.923
resist "VDD.n239" "VDD.t13" 160.923
resist "VDD.t13" "VDD.n236" 160.923
resist "VDD.n236" "VDD.t52" 160.923
resist "VDD.t52" "VDD.n233" 160.923
resist "VDD.n233" "VDD.t200" 160.923
resist "VDD.t200" "VDD.n230" 160.923
resist "VDD.n230" "VDD.t204" 160.923
resist "VDD.t204" "VDD.n227" 160.923
resist "VDD.n227" "VDD.t198" 160.923
resist "VDD.t198" "VDD.n224" 160.923
resist "VDD.n224" "VDD.t202" 160.923
resist "VDD.t202" "VDD.n221" 160.923
resist "VDD.n221" "VDD.t302" 160.923
resist "VDD.t302" "VDD.n218" 160.923
resist "VDD.n218" "VDD.t106" 160.923
resist "VDD.t106" "VDD.n215" 160.923
resist "VDD.n215" "VDD.t42" 160.923
resist "VDD.t42" "VDD.n212" 160.923
resist "VDD.n212" "VDD.t264" 160.923
resist "VDD.t264" "VDD.n209" 160.923
resist "VDD.n209" "VDD.t88" 160.923
resist "VDD.t88" "VDD.n206" 160.923
resist "VDD.n206" "VDD.t168" 160.923
resist "VDD.t168" "VDD.n203" 160.923
resist "VDD.n203" "VDD.t6" 160.923
resist "VDD.t6" "VDD.n200" 160.923
resist "VDD.n200" "VDD.t108" 160.923
resist "VDD.t108" "VDD.n197" 160.923
resist "VDD.n197" "VDD.t487" 160.923
resist "VDD.t487" "VDD.n194" 160.923
resist "VDD.n194" "VDD.t332" 160.923
resist "VDD.t332" "VDD.n191" 160.923
resist "VDD.n191" "VDD.t166" 160.923
resist "VDD.t166" "VDD.n188" 160.923
resist "VDD.n188" "VDD.t84" 160.923
resist "VDD.t84" "VDD.n185" 160.923
resist "VDD.n185" "VDD.t304" 160.923
resist "VDD.t304" "VDD.n182" 160.923
resist "VDD.n182" "VDD.t266" 160.923
resist "VDD.t266" "VDD.n179" 160.923
resist "VDD.n179" "VDD.t90" 160.923
resist "VDD.t90" "VDD.n176" 160.923
resist "VDD.n176" "VDD.t446" 160.923
resist "VDD.t405" "VDD.n9" 164.045
resist "VDD.n1014" "VDD.t366" 164.045
resist "VDD.n1000" "VDD.t389" 164.045
resist "VDD.n986" "VDD.t427" 164.045
resist "VDD.n972" "VDD.t141" 164.045
resist "VDD.n958" "VDD.t274" 164.045
resist "VDD.n944" "VDD.t135" 164.045
resist "VDD.n930" "VDD.t348" 164.045
resist "VDD.t86" "VDD.n7" 169.983
resist "VDD.t362" "VDD.n1010" 169.983
resist "VDD.t328" "VDD.n996" 169.983
resist "VDD.t419" "VDD.n982" 169.983
resist "VDD.t0" "VDD.n968" 169.983
resist "VDD.t444" "VDD.n954" 169.983
resist "VDD.t342" "VDD.n940" 169.983
resist "VDD.t296" "VDD.n926" 169.983
resist "VDD.n583" "VDD.n557" 175.122
resist "VDD.n606" "VDD.n605" 175.122
resist "VDD.n173" "VDD.n77" 175.122
resist "VDD.n256" "VDD.n255" 175.122
resist "VDD.n395" "VDD.n385" 175.298
resist "VDD.n404" "VDD.n381" 175.298
resist "VDD.n414" "VDD.n377" 175.298
resist "VDD.n424" "VDD.n373" 175.298
resist "VDD.n434" "VDD.n369" 175.298
resist "VDD.n444" "VDD.n365" 175.298
resist "VDD.n454" "VDD.n361" 175.298
resist "VDD.n464" "VDD.n357" 175.298
resist "VDD.n602" "VDD.n582" 181.25
resist "VDD.n602" "VDD.n580" 181.25
resist "VDD.n599" "VDD.n580" 181.25
resist "VDD.n599" "VDD.n575" 181.25
resist "VDD.n596" "VDD.n575" 181.25
resist "VDD.n596" "VDD.n573" 181.25
resist "VDD.n593" "VDD.n573" 181.25
resist "VDD.n593" "VDD.n568" 181.25
resist "VDD.n590" "VDD.n568" 181.25
resist "VDD.n590" "VDD.n566" 181.25
resist "VDD.n587" "VDD.n566" 181.25
resist "VDD.n587" "VDD.n561" 181.25
resist "VDD.n584" "VDD.n561" 181.25
resist "VDD.n584" "VDD.n559" 181.25
resist "VDD.n252" "VDD.n172" 181.25
resist "VDD.n252" "VDD.n170" 181.25
resist "VDD.n249" "VDD.n170" 181.25
resist "VDD.n249" "VDD.n165" 181.25
resist "VDD.n246" "VDD.n165" 181.25
resist "VDD.n246" "VDD.n163" 181.25
resist "VDD.n243" "VDD.n163" 181.25
resist "VDD.n243" "VDD.n158" 181.25
resist "VDD.n240" "VDD.n158" 181.25
resist "VDD.n240" "VDD.n156" 181.25
resist "VDD.n237" "VDD.n156" 181.25
resist "VDD.n237" "VDD.n151" 181.25
resist "VDD.n234" "VDD.n151" 181.25
resist "VDD.n234" "VDD.n149" 181.25
resist "VDD.n231" "VDD.n149" 181.25
resist "VDD.n231" "VDD.n144" 181.25
resist "VDD.n228" "VDD.n144" 181.25
resist "VDD.n228" "VDD.n142" 181.25
resist "VDD.n225" "VDD.n142" 181.25
resist "VDD.n225" "VDD.n137" 181.25
resist "VDD.n222" "VDD.n137" 181.25
resist "VDD.n222" "VDD.n135" 181.25
resist "VDD.n219" "VDD.n135" 181.25
resist "VDD.n219" "VDD.n130" 181.25
resist "VDD.n216" "VDD.n130" 181.25
resist "VDD.n216" "VDD.n128" 181.25
resist "VDD.n213" "VDD.n128" 181.25
resist "VDD.n213" "VDD.n123" 181.25
resist "VDD.n210" "VDD.n123" 181.25
resist "VDD.n210" "VDD.n121" 181.25
resist "VDD.n207" "VDD.n121" 181.25
resist "VDD.n207" "VDD.n116" 181.25
resist "VDD.n204" "VDD.n116" 181.25
resist "VDD.n204" "VDD.n114" 181.25
resist "VDD.n201" "VDD.n114" 181.25
resist "VDD.n201" "VDD.n109" 181.25
resist "VDD.n198" "VDD.n109" 181.25
resist "VDD.n198" "VDD.n107" 181.25
resist "VDD.n195" "VDD.n107" 181.25
resist "VDD.n195" "VDD.n102" 181.25
resist "VDD.n192" "VDD.n102" 181.25
resist "VDD.n192" "VDD.n100" 181.25
resist "VDD.n189" "VDD.n100" 181.25
resist "VDD.n189" "VDD.n95" 181.25
resist "VDD.n186" "VDD.n95" 181.25
resist "VDD.n186" "VDD.n93" 181.25
resist "VDD.n183" "VDD.n93" 181.25
resist "VDD.n183" "VDD.n88" 181.25
resist "VDD.n180" "VDD.n88" 181.25
resist "VDD.n180" "VDD.n86" 181.25
resist "VDD.n177" "VDD.n86" 181.25
resist "VDD.n177" "VDD.n81" 181.25
resist "VDD.n174" "VDD.n81" 181.25
resist "VDD.n174" "VDD.n79" 181.25
resist "VDD.n391" "VDD.t220" 183.929
resist "VDD.n400" "VDD.t364" 183.929
resist "VDD.n410" "VDD.t350" 183.929
resist "VDD.n420" "VDD.t415" 183.929
resist "VDD.n430" "VDD.t2" 183.929
resist "VDD.n440" "VDD.t227" 183.929
resist "VDD.n450" "VDD.t150" 183.929
resist "VDD.n460" "VDD.t131" 183.929
resist "VDD.n395" "VDD.n389" 184.67
resist "VDD.n404" "VDD.n398" 184.67
resist "VDD.n414" "VDD.n408" 184.67
resist "VDD.n424" "VDD.n418" 184.67
resist "VDD.n434" "VDD.n428" 184.67
resist "VDD.n444" "VDD.n438" 184.67
resist "VDD.n454" "VDD.n448" 184.67
resist "VDD.n464" "VDD.n458" 184.67
resist "VDD.n393" "VDD.t38" 196.429
resist "VDD.n402" "VDD.t229" 196.429
resist "VDD.n412" "VDD.t454" 196.429
resist "VDD.n422" "VDD.t429" 196.429
resist "VDD.n432" "VDD.t143" 196.429
resist "VDD.n442" "VDD.t483" 196.429
resist "VDD.n452" "VDD.t395" 196.429
resist "VDD.n462" "VDD.t208" 196.429
resist "VDD.n710" "VDD.n709" 222.8
resist "VDD.n699" "VDD.n698" 222.8
resist "VDD.n688" "VDD.n687" 222.8
resist "VDD.n677" "VDD.n676" 222.8
resist "VDD.n666" "VDD.n665" 222.8
resist "VDD.n655" "VDD.n654" 222.8
resist "VDD.n644" "VDD.n643" 222.8
resist "VDD.n796" "VDD.n779" 222.8
resist "VDD.n811" "VDD.n771" 222.8
resist "VDD.n826" "VDD.n763" 222.8
resist "VDD.n841" "VDD.n755" 222.8
resist "VDD.n856" "VDD.n747" 222.8
resist "VDD.n871" "VDD.n739" 222.8
resist "VDD.n886" "VDD.n731" 222.8
resist "VDD.n901" "VDD.n723" 222.8
resist "VDD.n916" "VDD.n715" 222.8
resist "VDD.n473" "VDD.n468" 223.333
resist "VDD.n704" "VDD.n484" 223.333
resist "VDD.n693" "VDD.n497" 223.333
resist "VDD.n682" "VDD.n510" 223.333
resist "VDD.n671" "VDD.n523" 223.333
resist "VDD.n660" "VDD.n536" 223.333
resist "VDD.n649" "VDD.n549" 223.333
resist "VDD.n789" "VDD.n784" 223.333
resist "VDD.n804" "VDD.n776" 223.333
resist "VDD.n819" "VDD.n768" 223.333
resist "VDD.n834" "VDD.n760" 223.333
resist "VDD.n849" "VDD.n752" 223.333
resist "VDD.n864" "VDD.n744" 223.333
resist "VDD.n879" "VDD.n736" 223.333
resist "VDD.n894" "VDD.n728" 223.333
resist "VDD.n909" "VDD.n720" 223.333
resist "VDD.n14" "VDD.n0" 224.188
resist "VDD.n1016" "VDD.n1015" 224.188
resist "VDD.n1002" "VDD.n1001" 224.188
resist "VDD.n988" "VDD.n987" 224.188
resist "VDD.n974" "VDD.n973" 224.188
resist "VDD.n960" "VDD.n959" 224.188
resist "VDD.n946" "VDD.n945" 224.188
resist "VDD.n932" "VDD.n931" 224.188
resist "VDD.n15" "VDD.n6" 224.69
resist "VDD.n1017" "VDD.n21" 224.69
resist "VDD.n1003" "VDD.n29" 224.69
resist "VDD.n989" "VDD.n37" 224.69
resist "VDD.n975" "VDD.n45" 224.69
resist "VDD.n961" "VDD.n53" 224.69
resist "VDD.n947" "VDD.n61" 224.69
resist "VDD.n933" "VDD.n69" 224.69
resist "VDD.n585" "VDD.n584" 1126.67
resist "VDD.n588" "VDD.n587" 1126.67
resist "VDD.n603" "VDD.n602" 1126.67
resist "VDD.n600" "VDD.n599" 1126.67
resist "VDD.n597" "VDD.n596" 1126.67
resist "VDD.n594" "VDD.n593" 1126.67
resist "VDD.n591" "VDD.n590" 1126.67
resist "VDD.n175" "VDD.n174" 1126.67
resist "VDD.n178" "VDD.n177" 1126.67
resist "VDD.n253" "VDD.n252" 1126.67
resist "VDD.n250" "VDD.n249" 1126.67
resist "VDD.n247" "VDD.n246" 1126.67
resist "VDD.n244" "VDD.n243" 1126.67
resist "VDD.n241" "VDD.n240" 1126.67
resist "VDD.n238" "VDD.n237" 1126.67
resist "VDD.n235" "VDD.n234" 1126.67
resist "VDD.n232" "VDD.n231" 1126.67
resist "VDD.n229" "VDD.n228" 1126.67
resist "VDD.n226" "VDD.n225" 1126.67
resist "VDD.n223" "VDD.n222" 1126.67
resist "VDD.n220" "VDD.n219" 1126.67
resist "VDD.n217" "VDD.n216" 1126.67
resist "VDD.n214" "VDD.n213" 1126.67
resist "VDD.n211" "VDD.n210" 1126.67
resist "VDD.n208" "VDD.n207" 1126.67
resist "VDD.n205" "VDD.n204" 1126.67
resist "VDD.n202" "VDD.n201" 1126.67
resist "VDD.n199" "VDD.n198" 1126.67
resist "VDD.n196" "VDD.n195" 1126.67
resist "VDD.n193" "VDD.n192" 1126.67
resist "VDD.n190" "VDD.n189" 1126.67
resist "VDD.n187" "VDD.n186" 1126.67
resist "VDD.n184" "VDD.n183" 1126.67
resist "VDD.n181" "VDD.n180" 1126.67
resist "VDD.n480" "VDD.n479" 1326.32
resist "VDD.n493" "VDD.n483" 1326.32
resist "VDD.n506" "VDD.n496" 1326.32
resist "VDD.n519" "VDD.n509" 1326.32
resist "VDD.n532" "VDD.n522" 1326.32
resist "VDD.n545" "VDD.n535" 1326.32
resist "VDD.n638" "VDD.n548" 1326.32
resist "VDD.n791" "VDD.n785" 1326.32
resist "VDD.n806" "VDD.n777" 1326.32
resist "VDD.n821" "VDD.n769" 1326.32
resist "VDD.n836" "VDD.n761" 1326.32
resist "VDD.n851" "VDD.n753" 1326.32
resist "VDD.n866" "VDD.n745" 1326.32
resist "VDD.n881" "VDD.n737" 1326.32
resist "VDD.n896" "VDD.n729" 1326.32
resist "VDD.n911" "VDD.n721" 1326.32
resist "VDD.n10" "VDD.n8" 1450
resist "VDD.n1012" "VDD.n1009" 1450
resist "VDD.n998" "VDD.n995" 1450
resist "VDD.n984" "VDD.n981" 1450
resist "VDD.n970" "VDD.n967" 1450
resist "VDD.n956" "VDD.n953" 1450
resist "VDD.n942" "VDD.n939" 1450
resist "VDD.n928" "VDD.n925" 1450
resist "VDD.n390" "VDD.n389" 1586.75
resist "VDD.n399" "VDD.n398" 1586.75
resist "VDD.n409" "VDD.n408" 1586.75
resist "VDD.n419" "VDD.n418" 1586.75
resist "VDD.n429" "VDD.n428" 1586.75
resist "VDD.n439" "VDD.n438" 1586.75
resist "VDD.n449" "VDD.n448" 1586.75
resist "VDD.n459" "VDD.n458" 1586.75
resist "VDD.n392" "VDD.n390" 1643.42
resist "VDD.n401" "VDD.n399" 1643.42
resist "VDD.n411" "VDD.n409" 1643.42
resist "VDD.n421" "VDD.n419" 1643.42
resist "VDD.n431" "VDD.n429" 1643.42
resist "VDD.n441" "VDD.n439" 1643.42
resist "VDD.n451" "VDD.n449" 1643.42
resist "VDD.n461" "VDD.n459" 1643.42
resist "VDD.n708" "VDD.n474" 2088.75
resist "VDD.n697" "VDD.n489" 2088.75
resist "VDD.n686" "VDD.n502" 2088.75
resist "VDD.n675" "VDD.n515" 2088.75
resist "VDD.n664" "VDD.n528" 2088.75
resist "VDD.n653" "VDD.n541" 2088.75
resist "VDD.n642" "VDD.n554" 2088.75
resist "VDD.n795" "VDD.n786" 2088.75
resist "VDD.n810" "VDD.n778" 2088.75
resist "VDD.n825" "VDD.n770" 2088.75
resist "VDD.n840" "VDD.n762" 2088.75
resist "VDD.n855" "VDD.n754" 2088.75
resist "VDD.n870" "VDD.n746" 2088.75
resist "VDD.n885" "VDD.n738" 2088.75
resist "VDD.n900" "VDD.n730" 2088.75
resist "VDD.n915" "VDD.n722" 2088.75
resist "VDD.n479" "VDD.n478" 2093.75
resist "VDD.n705" "VDD.n483" 2093.75
resist "VDD.n694" "VDD.n496" 2093.75
resist "VDD.n683" "VDD.n509" 2093.75
resist "VDD.n672" "VDD.n522" 2093.75
resist "VDD.n661" "VDD.n535" 2093.75
resist "VDD.n650" "VDD.n548" 2093.75
resist "VDD.n790" "VDD.n785" 2093.75
resist "VDD.n805" "VDD.n777" 2093.75
resist "VDD.n820" "VDD.n769" 2093.75
resist "VDD.n835" "VDD.n761" 2093.75
resist "VDD.n850" "VDD.n753" 2093.75
resist "VDD.n865" "VDD.n745" 2093.75
resist "VDD.n880" "VDD.n737" 2093.75
resist "VDD.n895" "VDD.n729" 2093.75
resist "VDD.n910" "VDD.n721" 2093.75
resist "VDD.n9" "VDD.n8" 2101.76
resist "VDD.n1014" "VDD.n1009" 2101.76
resist "VDD.n1000" "VDD.n995" 2101.76
resist "VDD.n986" "VDD.n981" 2101.76
resist "VDD.n972" "VDD.n967" 2101.76
resist "VDD.n958" "VDD.n953" 2101.76
resist "VDD.n944" "VDD.n939" 2101.76
resist "VDD.n930" "VDD.n925" 2101.76
resist "VDD.n13" "VDD.n7" 2106.47
resist "VDD.n1010" "VDD.n24" 2106.47
resist "VDD.n996" "VDD.n32" 2106.47
resist "VDD.n982" "VDD.n40" 2106.47
resist "VDD.n968" "VDD.n48" 2106.47
resist "VDD.n954" "VDD.n56" 2106.47
resist "VDD.n940" "VDD.n64" 2106.47
resist "VDD.n926" "VDD.n72" 2106.47
rnode "vernier_delay_line_0.saff_delay_unit_6/saff_2_0.sense_amplifier_0.out1.n0" 0 1061.4 14891 3736 0
rnode "vernier_delay_line_0.saff_delay_unit_6/saff_2_0.saff_bottom_latch_0.a2" 0 1085.11 15984 1400 0
rnode "vernier_delay_line_0.saff_delay_unit_6/saff_2_0.sense_amplifier_0.out1" 0 944.32 14406 1682 0
rnode "vernier_delay_line_0.saff_delay_unit_6/saff_2_0.sense_amplifier_0.out1.t6" 0 96.1691 15789 1030 0
rnode "vernier_delay_line_0.saff_delay_unit_6/saff_2_0.sense_amplifier_0.out1.t5" 0 41.3414 15789 396 0
rnode "vernier_delay_line_0.saff_delay_unit_6/saff_2_0.sense_amplifier_0.out1.n1" 0 116.331 15937 615 0
rnode "vernier_delay_line_0.saff_delay_unit_6/saff_2_0.sense_amplifier_0.out1.t1" 0 54.4209 14920 4268 0
rnode "vernier_delay_line_0.saff_delay_unit_6/saff_2_0.sense_amplifier_0.out1.t2" 0 54.4209 14862 4268 0
rnode "vernier_delay_line_0.saff_delay_unit_6/saff_2_0.sense_amplifier_0.out1.n2" 0 114.315 14891 4268 0
rnode "vernier_delay_line_0.saff_delay_unit_6/saff_2_0.sense_amplifier_0.out1.t0" 0 202.807 14950 3342 0
rnode "vernier_delay_line_0.saff_delay_unit_6/saff_2_0.sense_amplifier_0.out1.t3" 0 200.111 14832 3342 0
rnode "vernier_delay_line_0.saff_delay_unit_6/saff_2_0.sense_amplifier_0.out1.t10" 0 87.8241 15059 1030 0
rnode "vernier_delay_line_0.saff_delay_unit_6/saff_2_0.sense_amplifier_0.out1.t7" 0 40.0075 15147 396 0
rnode "vernier_delay_line_0.saff_delay_unit_6/saff_2_0.sense_amplifier_0.out1.n3" 0 97.7166 15059 642 0
rnode "vernier_delay_line_0.saff_delay_unit_6/saff_2_0.saff_bottom_latch_0.a1" 0 546.651 15306 1372 0
rnode "vernier_delay_line_0.saff_delay_unit_6/saff_2_0.sense_amplifier_0.out1.n4" 0 382.243 14914 3908 0
rnode "vernier_delay_line_0.saff_delay_unit_6/saff_2_0.sense_amplifier_0.out1.t4" 0 107.599 15375 4268 0
rnode "vernier_delay_line_0.saff_delay_unit_6/saff_2_0.sense_amplifier_0.out1.n5" 0 139.678 15241 3897 0
rnode "vernier_delay_line_0.saff_delay_unit_6/saff_2_0.sense_amplifier_0.out1.t8" 0 82.0067 15375 3342 0
rnode "vernier_delay_line_0.saff_delay_unit_6/saff_2_0.sense_amplifier_0.out1.t9" 0 90.862 15463 3342 0
rnode "vernier_delay_line_0.saff_delay_unit_6/saff_2_0.sense_amplifier_0.out1.n6" 0 108.213 15375 3016 0
rnode "vernier_delay_line_0.saff_delay_unit_6/saff_2_0.sense_amplifier_0.out1.n7" 0 1246.45 15274 3896 0
resist "vernier_delay_line_0.saff_delay_unit_6/saff_2_0.sense_amplifier_0.out1.n4" "vernier_delay_line_0.saff_delay_unit_6/saff_2_0.sense_amplifier_0.out1.n0" 0.706522
resist "vernier_delay_line_0.saff_delay_unit_6/saff_2_0.sense_amplifier_0.out1.n5" "vernier_delay_line_0.saff_delay_unit_6/saff_2_0.sense_amplifier_0.out1.n4" 0.897727
resist "vernier_delay_line_0.saff_delay_unit_6/saff_2_0.sense_amplifier_0.out1" "vernier_delay_line_0.saff_delay_unit_6/saff_2_0.saff_bottom_latch_0.a1" 3.13315
resist "vernier_delay_line_0.saff_delay_unit_6/saff_2_0.sense_amplifier_0.out1.n7" "vernier_delay_line_0.saff_delay_unit_6/saff_2_0.sense_amplifier_0.out1.n5" 4.50189
resist "vernier_delay_line_0.saff_delay_unit_6/saff_2_0.saff_bottom_latch_0.a2" "vernier_delay_line_0.saff_delay_unit_6/saff_2_0.sense_amplifier_0.out1.n7" 8.00421
resist "vernier_delay_line_0.saff_delay_unit_6/saff_2_0.sense_amplifier_0.out1.n0" "vernier_delay_line_0.saff_delay_unit_6/saff_2_0.sense_amplifier_0.out1" 9.08184
resist "vernier_delay_line_0.saff_delay_unit_6/saff_2_0.sense_amplifier_0.out1.n2" "vernier_delay_line_0.saff_delay_unit_6/saff_2_0.sense_amplifier_0.out1.t2" 9.52167
resist "vernier_delay_line_0.saff_delay_unit_6/saff_2_0.sense_amplifier_0.out1.n2" "vernier_delay_line_0.saff_delay_unit_6/saff_2_0.sense_amplifier_0.out1.t1" 9.52167
resist "vernier_delay_line_0.saff_delay_unit_6/saff_2_0.sense_amplifier_0.out1.n0" "vernier_delay_line_0.saff_delay_unit_6/saff_2_0.sense_amplifier_0.out1.t3" 31.0332
resist "vernier_delay_line_0.saff_delay_unit_6/saff_2_0.sense_amplifier_0.out1.n0" "vernier_delay_line_0.saff_delay_unit_6/saff_2_0.sense_amplifier_0.out1.t0" 31.2723
resist "vernier_delay_line_0.saff_delay_unit_6/saff_2_0.sense_amplifier_0.out1.n4" "vernier_delay_line_0.saff_delay_unit_6/saff_2_0.sense_amplifier_0.out1.n2" 75.2658
resist "vernier_delay_line_0.saff_delay_unit_6/saff_2_0.saff_bottom_latch_0.a2" "vernier_delay_line_0.saff_delay_unit_6/saff_2_0.sense_amplifier_0.out1.n1" 168.007
resist "vernier_delay_line_0.saff_delay_unit_6/saff_2_0.saff_bottom_latch_0.a1" "vernier_delay_line_0.saff_delay_unit_6/saff_2_0.sense_amplifier_0.out1.n3" 208.5
resist "vernier_delay_line_0.saff_delay_unit_6/saff_2_0.sense_amplifier_0.out1.n7" "vernier_delay_line_0.saff_delay_unit_6/saff_2_0.sense_amplifier_0.out1.n6" 364.732
resist "vernier_delay_line_0.saff_delay_unit_6/saff_2_0.sense_amplifier_0.out1.n1" "vernier_delay_line_0.saff_delay_unit_6/saff_2_0.sense_amplifier_0.out1.t5" 427.875
resist "vernier_delay_line_0.saff_delay_unit_6/saff_2_0.sense_amplifier_0.out1.n3" "vernier_delay_line_0.saff_delay_unit_6/saff_2_0.sense_amplifier_0.out1.t7" 431.806
resist "vernier_delay_line_0.saff_delay_unit_6/saff_2_0.sense_amplifier_0.out1.n6" "vernier_delay_line_0.saff_delay_unit_6/saff_2_0.sense_amplifier_0.out1.t8" 523.773
resist "vernier_delay_line_0.saff_delay_unit_6/saff_2_0.sense_amplifier_0.out1.n3" "vernier_delay_line_0.saff_delay_unit_6/saff_2_0.sense_amplifier_0.out1.t10" 623.387
resist "vernier_delay_line_0.saff_delay_unit_6/saff_2_0.sense_amplifier_0.out1.n6" "vernier_delay_line_0.saff_delay_unit_6/saff_2_0.sense_amplifier_0.out1.t9" 665.16
resist "vernier_delay_line_0.saff_delay_unit_6/saff_2_0.sense_amplifier_0.out1.n1" "vernier_delay_line_0.saff_delay_unit_6/saff_2_0.sense_amplifier_0.out1.t6" 742.782
resist "vernier_delay_line_0.saff_delay_unit_6/saff_2_0.sense_amplifier_0.out1.n5" "vernier_delay_line_0.saff_delay_unit_6/saff_2_0.sense_amplifier_0.out1.t4" 890.727
device msubckt sky130_fd_pr__nfet_01v8 1756 2192 1757 2193  "VSS.t307" "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_2.t19" 60 0 "a_1346_2192.t2" 600 17400,658 "a_1082_2192.t2" 600 17400,658
device msubckt sky130_fd_pr__pfet_01v8 -11612 5984 -11611 5985  "VDD.t16" "a_n11872_5654#" 60 0 "VDD.t17" 600 34800,1316 "start_buffer_0.start_buff.t4" 600 34800,1316
device msubckt sky130_fd_pr__pfet_01v8 12938 730 12939 731  "VDD.t383" "vernier_delay_line_0.saff_delay_unit_5/saff_2_0.nq" 60 0 "a_12880_730#" 600 17400,658 "VDD.t384" 600 34800,1316
device msubckt sky130_fd_pr__pfet_01v8 10150 5820 10151 5821  "VDD.t500" "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_2.t19" 60 0 "VDD.t501" 600 17400,658 "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_1.t5" 600 34800,1316
device msubckt sky130_fd_pr__nfet_01v8 7604 5490 7605 5491  "VSS.t391" "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_2.t19" 60 0 "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_1.t6" 200 11600,516 "VSS.t392" 200 5800,258
device msubckt sky130_fd_pr__nfet_01v8 -8808 3464 -8807 3465  "VSS.t515" "stop.t1" 60 0 "VSS.t516" 200 11600,516 "a_n8778_3464#" 200 11600,516
device msubckt sky130_fd_pr__nfet_01v8 8426 2192 8427 2193  "VSS.t523" "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_1.t19" 60 0 "a_8016_2192#" 600 17400,658 "a_7928_2192.t0" 600 17400,658
device msubckt sky130_fd_pr__pfet_01v8 3722 730 3723 731  "VDD.t10" "a_3484_160#" 60 0 "term_1.t1" 600 17400,658 "a_3752_730#" 600 17400,658
device msubckt sky130_fd_pr__nfet_01v8 9974 5490 9975 5491  "VSS.t576" "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_2.t18" 60 0 "VSS.t577" 200 5800,258 "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_1.t2" 200 5800,258
device msubckt sky130_fd_pr__pfet_01v8 15044 730 15045 731  "VDD.t360" "vernier_delay_line_0.saff_delay_unit_6/saff_2_0.sense_amplifier_0.out1.t10" 60 0 "VDD.t361" 600 17400,658 "term_6.t1" 600 17400,658
device msubckt sky130_fd_pr__nfet_01v8 -10742 5654 -10741 5655  "VSS.t16" "a_n11872_5654#" 60 0 "VSS.t17" 200 11600,516 "start_buffer_0.start_buff.t0" 200 11600,516
device msubckt sky130_fd_pr__nfet_01v8 8374 296 8375 297  "VSS.t416" "vernier_delay_line_0.saff_delay_unit_3/saff_2_0.nq" 60 0 "a_8316_296#" 200 5800,258 "VSS.t417" 200 11600,516
device msubckt sky130_fd_pr__nfet_01v8 -894 5490 -893 5491  "VSS.t166" "diff_gen_0.delay_unit_2_6.in_1.t15" 60 0 "diff_gen_0.delay_unit_2_6.in_2.t0" 200 11600,516 "VSS.t167" 200 5800,258
device msubckt sky130_fd_pr__pfet_01v8 -5908 3794 -5907 3795  "VDD.t198" "a_n6748_3464#" 60 0 "VDD.t199" 600 34800,1316 "a_n6458_3464.t4" 600 34800,1316
device msubckt sky130_fd_pr__nfet_01v8 15270 5490 15271 5491  "VSS.t98" "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_1.t19" 60 0 "VSS.t99" 200 5800,258 "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_2.t0" 200 11600,516
device msubckt sky130_fd_pr__pfet_01v8 19190 5820 19191 5821  "VDD.t489" "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.nd.t19" 60 0 "vernier_delay_line_0.delay_unit_2_0.out_1.t3" 600 17400,658 "VDD.t490" 600 17400,658
device msubckt sky130_fd_pr__nfet_01v8 8074 2192 8075 2193  "VSS.t163" "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_1.t18" 60 0 "a_8016_2192#" 600 17400,658 "a_7928_2192.t1" 600 17400,658
device msubckt sky130_fd_pr__nfet_01v8 10708 2192 10709 2193  "VSS.t522" "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_1.t19" 60 0 "a_10298_2192#" 600 17400,658 "a_10210_2192.t4" 600 17400,658
device msubckt sky130_fd_pr__nfet_01v8 1314 5490 1315 5491  "VSS.t560" "vernier_delay_line_0.start_pos.t15" 60 0 "vernier_delay_line_0.start_neg.t7" 200 11600,516 "VSS.t561" 200 5800,258
device msubckt sky130_fd_pr__pfet_01v8 -2086 5820 -2085 5821  "VDD.t206" "diff_gen_0.delay_unit_2_5.in_1.t15" 60 0 "VDD.t207" 600 17400,658 "diff_gen_0.delay_unit_2_6.in_2.t5" 600 17400,658
device msubckt sky130_fd_pr__nfet_01v8 10356 2192 10357 2193  "VSS.t108" "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_1.t18" 60 0 "a_10298_2192#" 600 17400,658 "a_10210_2192.t5" 600 17400,658
device msubckt sky130_fd_pr__nfet_01v8 3684 5490 3685 5491  "VSS.t159" "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_1.t19" 60 0 "VSS.t160" 200 5800,258 "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_2.t2" 200 5800,258
device msubckt sky130_fd_pr__pfet_01v8 -6570 5820 -6569 5821  "VDD.t244" "diff_gen_0.delay_unit_2_2.in_2.t15" 60 0 "diff_gen_0.delay_unit_2_2.in_1.t4" 600 34800,1316 "VDD.t245" 600 17400,658
device msubckt sky130_fd_pr__nfet_01v8 -9872 5654 -9871 5655  "VSS.t424" "start_buffer_0.start_buff.t23" 60 0 "VSS.t425" 200 11600,516 "start_buffer_0.start_delay.t0" 200 11600,516
device msubckt sky130_fd_pr__pfet_01v8 -4558 5820 -4557 5821  "VDD.t66" "diff_gen_0.delay_unit_2_3.in_1.t15" 60 0 "diff_gen_0.delay_unit_2_4.in_2.t3" 600 17400,658 "VDD.t67" 600 17400,658
device msubckt sky130_fd_pr__pfet_01v8 16908 5820 16909 5821  "VDD.t235" "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_2.t19" 60 0 "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.d.t5" 600 17400,658 "VDD.t236" 600 17400,658
device msubckt sky130_fd_pr__pfet_01v8 758 5820 759 5821  "VDD.t64" "vernier_delay_line_0.start_neg.t15" 60 0 "vernier_delay_line_0.start_pos.t1" 600 34800,1316 "VDD.t65" 600 17400,658
device msubckt sky130_fd_pr__pfet_01v8 -1362 5820 -1361 5821  "VDD.t423" "diff_gen_0.delay_unit_2_6.in_2.t15" 60 0 "VDD.t424" 600 17400,658 "vernier_delay_line_0.start_pos.t5" 600 17400,658
device msubckt sky130_fd_pr__pfet_01v8 -8808 3794 -8807 3795  "VDD.t160" "stop.t0" 60 0 "VDD.t161" 600 34800,1316 "a_n8778_3464#" 600 34800,1316
device msubckt sky130_fd_pr__nfet_01v8 6320 2192 6321 2193  "VSS.t26" "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_2.t18" 60 0 "a_5910_2192.t2" 600 17400,658 "a_5646_2192.t11" 600 17400,658
device msubckt sky130_fd_pr__nfet_01v8 3128 5490 3129 5491  "VSS.t486" "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_2.t18" 60 0 "VSS.t487" 200 5800,258 "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_1.t5" 200 5800,258
device msubckt sky130_fd_pr__nfet_01v8 12638 3042 12639 3043  "VSS.t50" "vernier_delay_line_0.saff_delay_unit_5/saff_2_0.sense_amplifier_0.out2.t10" 60 0 "a_12580_2192#" 600 17400,658 "vernier_delay_line_0.saff_delay_unit_5/saff_2_0.sense_amplifier_0.out1.t0" 600 34800,1316
device msubckt sky130_fd_pr__nfet_01v8 5498 5490 5499 5491  "VSS.t181" "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_2.t19" 60 0 "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_1.t1" 200 5800,258 "VSS.t182" 200 5800,258
device msubckt sky130_fd_pr__pfet_01v8 -10742 5984 -10741 5985  "VDD.t18" "a_n11872_5654#" 60 0 "VDD.t19" 600 34800,1316 "start_buffer_0.start_buff.t5" 600 34800,1316
device msubckt sky130_fd_pr__nfet_01v8 8690 2192 8691 2193  "VSS.t247" "vernier_delay_line_0.stop_strong.t87" 60 0 "a_7928_2192.t4" 600 17400,658 "VSS.t248" 600 17400,658
device msubckt sky130_fd_pr__nfet_01v8 17968 296 17969 297  "VSS.t564" "a_17860_1376#" 60 0 "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.nq" 200 5800,258 "VSS.t565" 200 5800,258
device msubckt sky130_fd_pr__nfet_01v8 8752 296 8753 297  "VSS.t161" "vernier_delay_line_0.saff_delay_unit_3/saff_2_0.sense_amplifier_0.out2.t10" 60 0 "a_8694_296#" 200 5800,258 "vernier_delay_line_0.saff_delay_unit_3/saff_2_0.nq" 200 5800,258
device msubckt sky130_fd_pr__pfet_01v8 8336 5820 8337 5821  "VDD.t411" "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_1.t19" 60 0 "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_2.t5" 600 17400,658 "VDD.t412" 600 17400,658
device msubckt sky130_fd_pr__nfet_01v8 -7938 3464 -7937 3465  "VSS.t143" "a_n8198_3464#" 60 0 "VSS.t144" 200 11600,516 "a_n7908_3464#" 200 11600,516
device msubckt sky130_fd_pr__pfet_01v8 -3834 5820 -3833 5821  "VDD.t242" "diff_gen_0.delay_unit_2_4.in_2.t15" 60 0 "diff_gen_0.delay_unit_2_5.in_1.t1" 600 17400,658 "VDD.t243" 600 17400,658
device msubckt sky130_fd_pr__nfet_01v8 -6482 5490 -6481 5491  "VSS.t428" "diff_gen_0.delay_unit_2_2.in_2.t14" 60 0 "VSS.t429" 200 5800,258 "diff_gen_0.delay_unit_2_3.in_1.t0" 200 5800,258
device msubckt sky130_fd_pr__nfet_01v8 8602 3042 8603 3043  "VSS.t4" "vernier_delay_line_0.saff_delay_unit_3/saff_2_0.sense_amplifier_0.out1.t10" 60 0 "a_8192_2192.t1" 600 17400,658 "vernier_delay_line_0.saff_delay_unit_3/saff_2_0.sense_amplifier_0.out2.t0" 600 34800,1316
device msubckt sky130_fd_pr__nfet_01v8 10972 2192 10973 2193  "VSS.t245" "vernier_delay_line_0.stop_strong.t86" 60 0 "a_10210_2192.t8" 600 17400,658 "VSS.t246" 600 17400,658
device msubckt sky130_fd_pr__pfet_01v8 10618 5820 10619 5821  "VDD.t371" "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_1.t17" 60 0 "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_2.t3" 600 17400,658 "VDD.t372" 600 17400,658
device msubckt sky130_fd_pr__pfet_01v8 15598 730 15599 731  "VDD.t15" "a_15578_1376#" 60 0 "a_15540_730#" 600 17400,658 "vernier_delay_line_0.saff_delay_unit_6/saff_2_0.nq" 600 17400,658
device msubckt sky130_fd_pr__nfet_01v8 12938 296 12939 297  "VSS.t411" "vernier_delay_line_0.saff_delay_unit_5/saff_2_0.nq" 60 0 "a_12880_296#" 200 5800,258 "VSS.t412" 200 11600,516
device msubckt sky130_fd_pr__nfet_01v8 16820 5490 16821 5491  "VSS.t268" "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_2.t18" 60 0 "VSS.t269" 200 5800,258 "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.d.t2" 200 5800,258
device msubckt sky130_fd_pr__nfet_01v8 3722 296 3723 297  "VSS.t107" "vernier_delay_line_0.saff_delay_unit_1/saff_2_0.sense_amplifier_0.out1.t10" 60 0 "term_1.t3" 200 5800,258 "a_3752_296#" 200 5800,258
device msubckt sky130_fd_pr__pfet_01v8 6382 730 6383 731  "VDD.t286" "term_2.t5" 60 0 "VDD.t287" 600 34800,1316 "a_6412_730#" 600 17400,658
device msubckt sky130_fd_pr__nfet_01v8 -8954 5490 -8953 5491  "VSS.t499" "start_buffer_0.start_delay.t15" 60 0 "diff_gen_0.delay_unit_2_1.in_1.t2" 200 5800,258 "VSS.t500" 200 5800,258
device msubckt sky130_fd_pr__pfet_01v8 12988 5820 12989 5821  "VDD.t298" "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_1.t17" 60 0 "VDD.t299" 600 17400,658 "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_2.t5" 600 34800,1316
device msubckt sky130_fd_pr__nfet_01v8 17642 2192 17643 2193  "VSS.t377" "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.nd.t18" 60 0 "a_17056_2192.t4" 600 17400,658 "a_17320_2192.t0" 600 17400,658
device msubckt sky130_fd_pr__nfet_01v8 15044 296 15045 297  "VSS.t389" "a_14894_160#" 60 0 "VSS.t390" 200 5800,258 "term_6.t2" 200 5800,258
device msubckt sky130_fd_pr__pfet_01v8 -9872 5984 -9871 5985  "VDD.t475" "start_buffer_0.start_buff.t22" 60 0 "VDD.t476" 600 34800,1316 "start_buffer_0.start_delay.t4" 600 34800,1316
device msubckt sky130_fd_pr__pfet_01v8 19658 5820 19659 5821  "VDD.t308" "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.d.t19" 60 0 "VDD.t309" 600 17400,658 "vernier_delay_line_0.delay_unit_2_0.out_2" 600 17400,658
device msubckt sky130_fd_pr__nfet_01v8 1022 5490 1023 5491  "VSS.t478" "vernier_delay_line_0.start_neg.t14" 60 0 "VSS.t479" 200 5800,258 "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_1.t0" 200 11600,516
device msubckt sky130_fd_pr__nfet_01v8 -2428 3464 -2427 3465  "VSS.t221" "a_n6458_3464.t39" 60 0 "VSS.t222" 200 11600,516 "vernier_delay_line_0.stop_strong.t17" 200 11600,516
device msubckt sky130_fd_pr__nfet_01v8 17290 2192 17291 2193  "VSS.t206" "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.nd.t17" 60 0 "a_17056_2192.t7" 600 17400,658 "a_17320_2192.t1" 600 17400,658
device msubckt sky130_fd_pr__pfet_01v8 10568 730 10569 731  "VDD.t433" "a_10330_160#" 60 0 "term_4.t1" 600 17400,658 "a_10598_730#" 600 17400,658
device msubckt sky130_fd_pr__pfet_01v8 1352 730 1353 731  "VDD.t290" "vernier_delay_line_0.saff_delay_unit_0/saff_2_0.sense_amplifier_0.out1.t10" 60 0 "VDD.t291" 600 17400,658 "term_0.t1" 600 17400,658
device msubckt sky130_fd_pr__nfet_01v8 -5202 5490 -5201 5491  "VSS.t527" "diff_gen_0.delay_unit_2_3.in_2.t15" 60 0 "VSS.t528" 200 5800,258 "diff_gen_0.delay_unit_2_4.in_1.t1" 200 5800,258
device msubckt sky130_fd_pr__pfet_01v8 5704 3968 5705 3969  "VDD.t214" "vernier_delay_line_0.stop_strong.t85" 60 0 "VDD.t215" 600 34800,1316 "vernier_delay_line_0.saff_delay_unit_2/saff_2_0.sense_amplifier_0.out1.t2" 600 17400,658
device msubckt sky130_fd_pr__pfet_01v8 -7938 3794 -7937 3795  "VDD.t123" "a_n8198_3464#" 60 0 "VDD.t124" 600 34800,1316 "a_n7908_3464#" 600 34800,1316
device msubckt sky130_fd_pr__pfet_01v8 14450 5820 14451 5821  "VDD.t377" "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_2.t19" 60 0 "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_1.t6" 600 34800,1316 "VDD.t378" 600 17400,658
device msubckt sky130_fd_pr__nfet_01v8 10530 5490 10531 5491  "VSS.t393" "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_1.t16" 60 0 "VSS.t394" 200 5800,258 "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_2.t2" 200 5800,258
device msubckt sky130_fd_pr__nfet_01v8 17202 3042 17203 3043  "VSS.t440" "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.sense_amplifier_0.out2.t10" 60 0 "a_17144_2192#" 600 17400,658 "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.sense_amplifier_0.out1.t3" 600 34800,1316
device msubckt sky130_fd_pr__nfet_01v8 -11032 5654 -11031 5655  "VSS.t18" "a_n11872_5654#" 60 0 "VSS.t19" 200 11600,516 "start_buffer_0.start_buff.t1" 200 11600,516
device msubckt sky130_fd_pr__nfet_01v8 13518 2192 13519 2193  "VSS.t237" "vernier_delay_line_0.stop_strong.t84" 60 0 "VSS.t238" 600 17400,658 "a_12492_2192.t5" 600 17400,658
device msubckt sky130_fd_pr__nfet_01v8 -3190 5490 -3189 5491  "VSS.t405" "diff_gen_0.delay_unit_2_4.in_1.t15" 60 0 "VSS.t406" 200 5800,258 "diff_gen_0.delay_unit_2_5.in_2.t5" 200 11600,516
device msubckt sky130_fd_pr__nfet_01v8 19570 5490 19571 5491  "VSS.t339" "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.d.t18" 60 0 "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.nd.t0" 200 11600,516 "VSS.t340" 200 5800,258
device msubckt sky130_fd_pr__nfet_01v8 15888 2192 15889 2193  "VSS.t303" "vernier_delay_line_0.stop_strong.t83" 60 0 "a_14774_2192.t5" 600 17400,658 "VSS.t304" 600 34800,1316
device msubckt sky130_fd_pr__nfet_01v8 12344 5490 12345 5491  "VSS.t79" "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_2.t19" 60 0 "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_1.t1" 200 5800,258 "VSS.t80" 200 5800,258
device msubckt sky130_fd_pr__pfet_01v8 -806 5820 -805 5821  "VDD.t320" "diff_gen_0.delay_unit_2_6.in_1.t14" 60 0 "VDD.t321" 600 17400,658 "vernier_delay_line_0.start_neg.t3" 600 17400,658
device msubckt sky130_fd_pr__pfet_01v8 -8398 5820 -8397 5821  "VDD.t440" "start_buffer_0.start_buff.t21" 60 0 "diff_gen_0.delay_unit_2_1.in_2.t4" 600 17400,658 "VDD.t441" 600 17400,658
device msubckt sky130_fd_pr__nfet_01v8 -5328 3464 -5327 3465  "VSS.t219" "a_n6458_3464.t38" 60 0 "VSS.t220" 200 11600,516 "vernier_delay_line_0.stop_strong.t16" 200 11600,516
device msubckt sky130_fd_pr__nfet_01v8 7986 3042 7987 3043  "VSS.t162" "vernier_delay_line_0.saff_delay_unit_3/saff_2_0.sense_amplifier_0.out2.t9" 60 0 "vernier_delay_line_0.saff_delay_unit_3/saff_2_0.sense_amplifier_0.out1.t0" 600 34800,1316 "a_8016_2192#" 600 17400,658
device msubckt sky130_fd_pr__nfet_01v8 13166 2192 13167 2193  "VSS.t321" "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_2.t18" 60 0 "a_12756_2192.t0" 600 17400,658 "a_12492_2192.t11" 600 17400,658
device msubckt sky130_fd_pr__pfet_01v8 5916 730 5917 731  "VDD.t458" "vernier_delay_line_0.saff_delay_unit_2/saff_2_0.sense_amplifier_0.out1.t10" 60 0 "VDD.t459" 600 17400,658 "term_2.t3" 600 17400,658
device msubckt sky130_fd_pr__pfet_01v8 17552 5820 17553 5821  "VDD.t280" "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_1.t19" 60 0 "VDD.t281" 600 17400,658 "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.nd.t5" 600 34800,1316
device msubckt sky130_fd_pr__pfet_01v8 17238 730 17239 731  "VDD.t405" "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.sense_amplifier_0.out2.t9" 60 0 "a_17176_160#" 600 34800,1316 "VDD.t406" 600 17400,658
device msubckt sky130_fd_pr__nfet_01v8 -2466 5490 -2465 5491  "VSS.t114" "diff_gen_0.delay_unit_2_5.in_2.t15" 60 0 "VSS.t115" 200 5800,258 "diff_gen_0.delay_unit_2_6.in_1.t0" 200 11600,516
device msubckt sky130_fd_pr__nfet_01v8 19014 5490 19015 5491  "VSS.t204" "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.nd.t16" 60 0 "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.d.t0" 200 11600,516 "VSS.t205" 200 5800,258
device msubckt sky130_fd_pr__pfet_01v8 -2428 3794 -2427 3795  "VDD.t166" "a_n6458_3464.t37" 60 0 "VDD.t167" 600 34800,1316 "vernier_delay_line_0.stop_strong.t13" 600 34800,1316
device msubckt sky130_fd_pr__nfet_01v8 3950 2192 3951 2193  "VSS.t110" "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_2.t18" 60 0 "a_3364_2192.t12" 600 17400,658 "a_3628_2192.t0" 600 17400,658
device msubckt sky130_fd_pr__pfet_01v8 10946 730 10947 731  "VDD.t24" "term_4.t5" 60 0 "VDD.t25" 600 34800,1316 "a_10976_730#" 600 17400,658
device msubckt sky130_fd_pr__pfet_01v8 -7674 5820 -7673 5821  "VDD.t170" "diff_gen_0.delay_unit_2_1.in_2.t15" 60 0 "diff_gen_0.delay_unit_2_2.in_1.t3" 600 17400,658 "VDD.t171" 600 17400,658
device msubckt sky130_fd_pr__nfet_01v8 15448 3042 15449 3043  "VSS.t385" "vernier_delay_line_0.saff_delay_unit_6/saff_2_0.sense_amplifier_0.out1.t9" 60 0 "a_15038_2192.t0" 600 17400,658 "vernier_delay_line_0.saff_delay_unit_6/saff_2_0.sense_amplifier_0.out2.t0" 600 34800,1316
device msubckt sky130_fd_pr__pfet_01v8 1228 3968 1229 3969  "VDD.t208" "vernier_delay_line_0.saff_delay_unit_0/saff_2_0.sense_amplifier_0.out2.t10" 60 0 "vernier_delay_line_0.saff_delay_unit_0/saff_2_0.sense_amplifier_0.out1.t0" 600 17400,658 "VDD.t209" 600 34800,1316
device msubckt sky130_fd_pr__nfet_01v8 -1558 3464 -1557 3465  "VSS.t197" "a_n6458_3464.t36" 60 0 "VSS.t198" 200 11600,516 "vernier_delay_line_0.stop_strong.t12" 200 11600,516
device msubckt sky130_fd_pr__nfet_01v8 15598 296 15599 297  "VSS.t381" "vernier_delay_line_0.saff_delay_unit_6/saff_2_0.sense_amplifier_0.out2.t10" 60 0 "a_15540_296#" 200 5800,258 "vernier_delay_line_0.saff_delay_unit_6/saff_2_0.nq" 200 5800,258
device msubckt sky130_fd_pr__pfet_01v8 5966 5820 5967 5821  "VDD.t78" "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_1.t19" 60 0 "VDD.t79" 600 17400,658 "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_2.t2" 600 17400,658
device msubckt sky130_fd_pr__pfet_01v8 -9130 5820 -9129 5821  "VDD.t467" "start_buffer_0.start_delay.t14" 60 0 "start_buffer_0.start_buff.t9" 600 34800,1316 "VDD.t468" 600 17400,658
device msubckt sky130_fd_pr__nfet_01v8 6382 296 6383 297  "VSS.t494" "term_2.t4" 60 0 "VSS.t495" 200 11600,516 "a_6412_296#" 200 5800,258
device msubckt sky130_fd_pr__pfet_01v8 -11032 5984 -11031 5985  "VDD.t20" "a_n11872_5654#" 60 0 "VDD.t21" 600 34800,1316 "start_buffer_0.start_buff.t6" 600 34800,1316
device msubckt sky130_fd_pr__pfet_01v8 -7118 5820 -7117 5821  "VDD.t373" "diff_gen_0.delay_unit_2_1.in_1.t15" 60 0 "diff_gen_0.delay_unit_2_2.in_2.t5" 600 17400,658 "VDD.t374" 600 17400,658
device msubckt sky130_fd_pr__nfet_01v8 -8228 3464 -8227 3465  "VSS.t313" "a_n8488_3464#" 60 0 "VSS.t314" 200 11600,516 "a_n8198_3464#" 200 11600,516
device msubckt sky130_fd_pr__pfet_01v8 8198 730 8199 731  "VDD.t4" "vernier_delay_line_0.saff_delay_unit_3/saff_2_0.sense_amplifier_0.out1.t9" 60 0 "VDD.t5" 600 17400,658 "term_3.t1" 600 17400,658
device msubckt sky130_fd_pr__nfet_01v8 12902 2192 12903 2193  "VSS.t97" "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_1.t18" 60 0 "a_12492_2192.t2" 600 17400,658 "a_12580_2192#" 600 17400,658
device msubckt sky130_fd_pr__nfet_01v8 -10162 5654 -10161 5655  "VSS.t432" "start_buffer_0.start_buff.t20" 60 0 "VSS.t433" 200 11600,516 "start_buffer_0.start_delay.t1" 200 11600,516
device msubckt sky130_fd_pr__nfet_01v8 15094 5490 15095 5491  "VSS.t403" "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_1.t17" 60 0 "VSS.t404" 200 5800,258 "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_2.t1" 200 5800,258
device msubckt sky130_fd_pr__nfet_01v8 3510 3042 3511 3043  "VSS.t86" "vernier_delay_line_0.saff_delay_unit_1/saff_2_0.sense_amplifier_0.out2.t10" 60 0 "a_3452_2192#" 600 17400,658 "vernier_delay_line_0.saff_delay_unit_1/saff_2_0.sense_amplifier_0.out1.t0" 600 34800,1316
device msubckt sky130_fd_pr__nfet_01v8 10568 296 10569 297  "VSS.t469" "vernier_delay_line_0.saff_delay_unit_4/saff_2_0.sense_amplifier_0.out1.t10" 60 0 "term_4.t3" 200 5800,258 "a_10598_296#" 200 5800,258
device msubckt sky130_fd_pr__nfet_01v8 1352 296 1353 297  "VSS.t280" "a_1202_160#" 60 0 "VSS.t281" 200 5800,258 "term_0.t2" 200 5800,258
device msubckt sky130_fd_pr__pfet_01v8 -5328 3794 -5327 3795  "VDD.t302" "a_n6458_3464.t35" 60 0 "VDD.t303" 600 34800,1316 "vernier_delay_line_0.stop_strong.t21" 600 34800,1316
device msubckt sky130_fd_pr__nfet_01v8 11060 2192 11061 2193  "VSS.t301" "vernier_delay_line_0.stop_strong.t82" 60 0 "VSS.t302" 600 17400,658 "a_10210_2192.t9" 600 17400,658
device msubckt sky130_fd_pr__pfet_01v8 14920 3968 14921 3969  "VDD.t229" "vernier_delay_line_0.saff_delay_unit_6/saff_2_0.sense_amplifier_0.out2.t9" 60 0 "vernier_delay_line_0.saff_delay_unit_6/saff_2_0.sense_amplifier_0.out1.t1" 600 17400,658 "VDD.t230" 600 34800,1316
device msubckt sky130_fd_pr__nfet_01v8 -4458 3464 -4457 3465  "VSS.t324" "a_n6458_3464.t34" 60 0 "VSS.t325" 200 11600,516 "vernier_delay_line_0.stop_strong.t20" 200 11600,516
device msubckt sky130_fd_pr__nfet_01v8 12550 2192 12551 2193  "VSS.t235" "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_1.t16" 60 0 "a_12492_2192.t10" 600 34800,1316 "a_12580_2192#" 600 17400,658
device msubckt sky130_fd_pr__nfet_01v8 -9042 5490 -9041 5491  "VSS.t322" "start_buffer_0.start_delay.t13" 60 0 "VSS.t323" 200 5800,258 "diff_gen_0.delay_unit_2_1.in_1.t3" 200 5800,258
device msubckt sky130_fd_pr__nfet_01v8 8866 2192 8867 2193  "VSS.t37" "vernier_delay_line_0.stop_strong.t81" 60 0 "a_7928_2192.t5" 600 17400,658 "VSS.t38" 600 17400,658
device msubckt sky130_fd_pr__pfet_01v8 -1558 3794 -1557 3795  "VDD.t266" "a_n6458_3464.t33" 60 0 "VDD.t267" 600 34800,1316 "vernier_delay_line_0.stop_strong.t19" 600 34800,1316
device msubckt sky130_fd_pr__pfet_01v8 3860 5820 3861 5821  "VDD.t369" "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_1.t18" 60 0 "VDD.t370" 600 17400,658 "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_2.t5" 600 34800,1316
device msubckt sky130_fd_pr__pfet_01v8 8514 3968 8515 3969  "VDD.t2" "vernier_delay_line_0.saff_delay_unit_3/saff_2_0.sense_amplifier_0.out1.t8" 60 0 "VDD.t3" 600 34800,1316 "vernier_delay_line_0.saff_delay_unit_3/saff_2_0.sense_amplifier_0.out2.t2" 600 17400,658
device msubckt sky130_fd_pr__nfet_01v8 5322 5490 5323 5491  "VSS.t70" "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_2.t17" 60 0 "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_1.t0" 200 11600,516 "VSS.t71" 200 5800,258
device msubckt sky130_fd_pr__nfet_01v8 6144 2192 6145 2193  "VSS.t462" "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_1.t18" 60 0 "a_5734_2192#" 600 17400,658 "a_5646_2192.t6" 600 17400,658
device msubckt sky130_fd_pr__nfet_01v8 14832 3042 14833 3043  "VSS.t382" "vernier_delay_line_0.saff_delay_unit_6/saff_2_0.sense_amplifier_0.out2.t8" 60 0 "vernier_delay_line_0.saff_delay_unit_6/saff_2_0.sense_amplifier_0.out1.t3" 600 34800,1316 "a_14862_2192#" 600 17400,658
device msubckt sky130_fd_pr__pfet_01v8 11122 730 11123 731  "VDD.t421" "vernier_delay_line_0.saff_delay_unit_4/saff_2_0.sense_amplifier_0.out2.t10" 60 0 "vernier_delay_line_0.saff_delay_unit_4/saff_2_0.nq" 600 17400,658 "VDD.t422" 600 17400,658
device msubckt sky130_fd_pr__nfet_01v8 -2174 5490 -2173 5491  "VSS.t214" "diff_gen_0.delay_unit_2_5.in_1.t14" 60 0 "diff_gen_0.delay_unit_2_5.in_2.t2" 200 11600,516 "VSS.t215" 200 5800,258
device msubckt sky130_fd_pr__pfet_01v8 -1186 5820 -1185 5821  "VDD.t417" "diff_gen_0.delay_unit_2_6.in_2.t14" 60 0 "VDD.t418" 600 17400,658 "vernier_delay_line_0.start_pos.t6" 600 34800,1316
device msubckt sky130_fd_pr__nfet_01v8 7692 5490 7693 5491  "VSS.t407" "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_2.t17" 60 0 "VSS.t408" 200 5800,258 "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_1.t2" 200 5800,258
device msubckt sky130_fd_pr__pfet_01v8 -8228 3794 -8227 3795  "VDD.t284" "a_n8488_3464#" 60 0 "VDD.t285" 600 34800,1316 "a_n8198_3464#" 600 34800,1316
device msubckt sky130_fd_pr__nfet_01v8 5916 296 5917 297  "VSS.t172" "a_5766_160#" 60 0 "VSS.t173" 200 5800,258 "term_2.t0" 200 5800,258
device msubckt sky130_fd_pr__nfet_01v8 1756 3042 1757 3043  "VSS.t307" "vernier_delay_line_0.saff_delay_unit_0/saff_2_0.sense_amplifier_0.out1.t9" 60 0 "a_1346_2192.t0" 600 17400,658 "vernier_delay_line_0.saff_delay_unit_0/saff_2_0.sense_amplifier_0.out2.t2" 600 34800,1316
device msubckt sky130_fd_pr__nfet_01v8 17238 296 17239 297  "VSS.t441" "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.sense_amplifier_0.out2.t8" 60 0 "a_17176_160#" 200 11600,516 "VSS.t442" 200 5800,258
device msubckt sky130_fd_pr__pfet_01v8 3304 5820 3305 5821  "VDD.t442" "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_2.t17" 60 0 "VDD.t443" 600 17400,658 "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_1.t7" 600 34800,1316
device msubckt sky130_fd_pr__nfet_01v8 -4646 5490 -4645 5491  "VSS.t284" "diff_gen_0.delay_unit_2_3.in_1.t14" 60 0 "VSS.t285" 200 5800,258 "diff_gen_0.delay_unit_2_4.in_2.t0" 200 5800,258
device msubckt sky130_fd_pr__pfet_01v8 -10162 5984 -10161 5985  "VDD.t276" "start_buffer_0.start_buff.t19" 60 0 "VDD.t277" 600 34800,1316 "start_buffer_0.start_delay.t5" 600 34800,1316
device msubckt sky130_fd_pr__nfet_01v8 846 5490 847 5491  "VSS.t103" "vernier_delay_line_0.start_neg.t13" 60 0 "VSS.t104" 200 5800,258 "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_1.t1" 200 5800,258
device msubckt sky130_fd_pr__nfet_01v8 -7358 3464 -7357 3465  "VSS.t183" "a_n7618_3464#" 60 0 "VSS.t184" 200 11600,516 "a_n7328_3464#" 200 11600,516
device msubckt sky130_fd_pr__nfet_01v8 10946 296 10947 297  "VSS.t29" "term_4.t4" 60 0 "VSS.t30" 200 11600,516 "a_10976_296#" 200 5800,258
device msubckt sky130_fd_pr__nfet_01v8 17818 2192 17819 2193  "VSS.t35" "vernier_delay_line_0.stop_strong.t80" 60 0 "a_17056_2192.t8" 600 17400,658 "VSS.t36" 600 17400,658
device msubckt sky130_fd_pr__nfet_01v8 10796 2192 10797 2193  "VSS.t78" "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_2.t18" 60 0 "a_10210_2192.t0" 600 17400,658 "a_10474_2192.t0" 600 17400,658
device msubckt sky130_fd_pr__pfet_01v8 12812 5820 12813 5821  "VDD.t330" "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_1.t16" 60 0 "VDD.t331" 600 17400,658 "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_2.t6" 600 17400,658
device msubckt sky130_fd_pr__pfet_01v8 2082 730 2083 731  "VDD.t296" "vernier_delay_line_0.saff_delay_unit_0/saff_2_0.sense_amplifier_0.out1.t8" 60 0 "VDD.t297" 600 17400,658 "a_1886_1376#" 600 34800,1316
device msubckt sky130_fd_pr__pfet_01v8 3546 730 3547 731  "VDD.t135" "vernier_delay_line_0.saff_delay_unit_1/saff_2_0.sense_amplifier_0.out2.t9" 60 0 "a_3484_160#" 600 34800,1316 "VDD.t136" 600 17400,658
device msubckt sky130_fd_pr__pfet_01v8 -4458 3794 -4457 3795  "VDD.t264" "a_n6458_3464.t32" 60 0 "VDD.t265" 600 34800,1316 "vernier_delay_line_0.stop_strong.t18" 600 34800,1316
device msubckt sky130_fd_pr__nfet_01v8 8424 5490 8425 5491  "VSS.t460" "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_1.t17" 60 0 "VSS.t461" 200 5800,258 "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_2.t4" 200 11600,516
device msubckt sky130_fd_pr__nfet_01v8 -3922 5490 -3921 5491  "VSS.t399" "diff_gen_0.delay_unit_2_4.in_2.t14" 60 0 "VSS.t400" 200 5800,258 "diff_gen_0.delay_unit_2_5.in_1.t6" 200 5800,258
device msubckt sky130_fd_pr__nfet_01v8 17466 2192 17467 2193  "VSS.t131" "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.d.t17" 60 0 "a_17056_2192.t0" 600 17400,658 "a_17144_2192#" 600 17400,658
device msubckt sky130_fd_pr__nfet_01v8 8074 3042 8075 3043  "VSS.t163" "vernier_delay_line_0.saff_delay_unit_3/saff_2_0.sense_amplifier_0.out2.t8" 60 0 "a_8016_2192#" 600 17400,658 "vernier_delay_line_0.saff_delay_unit_3/saff_2_0.sense_amplifier_0.out1.t1" 600 34800,1316
device msubckt sky130_fd_pr__nfet_01v8 8198 296 8199 297  "VSS.t270" "a_8048_160#" 60 0 "VSS.t271" 200 5800,258 "term_3.t2" 200 5800,258
device msubckt sky130_fd_pr__pfet_01v8 17114 3968 17115 3969  "VDD.t36" "vernier_delay_line_0.stop_strong.t79" 60 0 "VDD.t37" 600 34800,1316 "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.sense_amplifier_0.out1.t0" 600 17400,658
device msubckt sky130_fd_pr__nfet_01v8 6760 2192 6761 2193  "VSS.t33" "vernier_delay_line_0.stop_strong.t78" 60 0 "a_5646_2192.t0" 600 17400,658 "VSS.t34" 600 34800,1316
device msubckt sky130_fd_pr__nfet_01v8 -3588 3464 -3587 3465  "VSS.t5" "a_n6458_3464.t31" 60 0 "VSS.t6" 200 11600,516 "vernier_delay_line_0.stop_strong.t1" 200 11600,516
device msubckt sky130_fd_pr__pfet_01v8 14626 5820 14627 5821  "VDD.t172" "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_2.t17" 60 0 "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_1.t1" 600 17400,658 "VDD.t173" 600 17400,658
device msubckt sky130_fd_pr__nfet_01v8 10706 5490 10707 5491  "VSS.t511" "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_1.t15" 60 0 "VSS.t512" 200 5800,258 "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_2.t6" 200 11600,516
device msubckt sky130_fd_pr__pfet_01v8 4038 3968 4039 3969  "VDD.t34" "vernier_delay_line_0.stop_strong.t77" 60 0 "vernier_delay_line_0.saff_delay_unit_1/saff_2_0.sense_amplifier_0.out2.t0" 600 17400,658 "VDD.t35" 600 34800,1316
device msubckt sky130_fd_pr__nfet_01v8 10356 3042 10357 3043  "VSS.t108" "vernier_delay_line_0.saff_delay_unit_4/saff_2_0.sense_amplifier_0.out2.t9" 60 0 "a_10298_2192#" 600 17400,658 "vernier_delay_line_0.saff_delay_unit_4/saff_2_0.sense_amplifier_0.out1.t2" 600 34800,1316
device msubckt sky130_fd_pr__pfet_01v8 17792 730 17793 731  "VDD.t28" "term_7.t5" 60 0 "VDD.t29" 600 34800,1316 "a_17822_730#" 600 17400,658
device msubckt sky130_fd_pr__pfet_01v8 16996 5820 16997 5821  "VDD.t183" "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_2.t17" 60 0 "VDD.t184" 600 17400,658 "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.d.t6" 600 34800,1316
device msubckt sky130_fd_pr__nfet_01v8 -5026 5490 -5025 5491  "VSS.t401" "diff_gen_0.delay_unit_2_3.in_2.t14" 60 0 "VSS.t402" 200 5800,258 "diff_gen_0.delay_unit_2_4.in_1.t2" 200 11600,516
device msubckt sky130_fd_pr__pfet_01v8 6054 5820 6055 5821  "VDD.t76" "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_1.t18" 60 0 "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_2.t1" 600 17400,658 "VDD.t77" 600 17400,658
device msubckt sky130_fd_pr__pfet_01v8 6646 730 6647 731  "VDD.t444" "vernier_delay_line_0.saff_delay_unit_2/saff_2_0.sense_amplifier_0.out1.t9" 60 0 "VDD.t445" 600 17400,658 "a_6450_1376#" 600 34800,1316
device msubckt sky130_fd_pr__nfet_01v8 19746 5490 19747 5491  "VSS.t129" "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.d.t16" 60 0 "vernier_delay_line_0.delay_unit_2_0.out_2" 200 5800,258 "VSS.t130" 200 5800,258
device msubckt sky130_fd_pr__pfet_01v8 -7358 3794 -7357 3795  "VDD.t162" "a_n7618_3464#" 60 0 "VDD.t163" 600 34800,1316 "a_n7328_3464#" 600 34800,1316
device msubckt sky130_fd_pr__nfet_01v8 15712 2192 15713 2193  "VSS.t31" "vernier_delay_line_0.stop_strong.t76" 60 0 "a_14774_2192.t1" 600 17400,658 "VSS.t32" 600 17400,658
device msubckt sky130_fd_pr__nfet_01v8 6320 3042 6321 3043  "VSS.t26" "vernier_delay_line_0.saff_delay_unit_2/saff_2_0.sense_amplifier_0.out1.t8" 60 0 "a_5910_2192.t0" 600 17400,658 "vernier_delay_line_0.saff_delay_unit_2/saff_2_0.sense_amplifier_0.out2.t1" 600 34800,1316
device msubckt sky130_fd_pr__pfet_01v8 12762 730 12763 731  "VDD.t391" "vernier_delay_line_0.saff_delay_unit_5/saff_2_0.sense_amplifier_0.out1.t10" 60 0 "VDD.t392" 600 17400,658 "term_5.t3" 600 17400,658
device msubckt sky130_fd_pr__nfet_01v8 -6488 3464 -6487 3465  "VSS.t227" "a_n6748_3464#" 60 0 "VSS.t228" 200 11600,516 "a_n6458_3464.t0" 200 11600,516
device msubckt sky130_fd_pr__pfet_01v8 17730 3968 17731 3969  "VDD.t340" "vernier_delay_line_0.stop_strong.t75" 60 0 "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.sense_amplifier_0.out2.t0" 600 17400,658 "VDD.t341" 600 34800,1316
device msubckt sky130_fd_pr__nfet_01v8 11122 296 11123 297  "VSS.t553" "a_11014_1376#" 60 0 "vernier_delay_line_0.saff_delay_unit_4/saff_2_0.nq" 200 5800,258 "VSS.t554" 200 5800,258
device msubckt sky130_fd_pr__nfet_01v8 12168 5490 12169 5491  "VSS.t294" "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_2.t17" 60 0 "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_1.t0" 200 11600,516 "VSS.t295" 200 5800,258
device msubckt sky130_fd_pr__pfet_01v8 -3366 5820 -3365 5821  "VDD.t174" "diff_gen_0.delay_unit_2_4.in_1.t14" 60 0 "VDD.t175" 600 17400,658 "diff_gen_0.delay_unit_2_5.in_2.t1" 600 17400,658
device msubckt sky130_fd_pr__nfet_01v8 15360 2192 15361 2193  "VSS.t216" "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_2.t16" 60 0 "a_14774_2192.t4" 600 17400,658 "a_15038_2192.t2" 600 17400,658
device msubckt sky130_fd_pr__pfet_01v8 -630 5820 -629 5821  "VDD.t145" "diff_gen_0.delay_unit_2_6.in_1.t13" 60 0 "VDD.t146" 600 17400,658 "vernier_delay_line_0.start_neg.t4" 600 34800,1316
device msubckt sky130_fd_pr__pfet_01v8 15006 5820 15007 5821  "VDD.t94" "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_1.t15" 60 0 "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_2.t1" 600 34800,1316 "VDD.t95" 600 17400,658
device msubckt sky130_fd_pr__pfet_01v8 -7850 5820 -7849 5821  "VDD.t119" "diff_gen_0.delay_unit_2_1.in_2.t14" 60 0 "diff_gen_0.delay_unit_2_1.in_1.t1" 600 34800,1316 "VDD.t120" 600 17400,658
device msubckt sky130_fd_pr__pfet_01v8 -3588 3794 -3587 3795  "VDD.t6" "a_n6458_3464.t30" 60 0 "VDD.t7" 600 34800,1316 "vernier_delay_line_0.stop_strong.t0" 600 34800,1316
device msubckt sky130_fd_pr__pfet_01v8 17376 5820 17377 5821  "VDD.t278" "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_1.t18" 60 0 "VDD.t279" 600 17400,658 "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.nd.t6" 600 17400,658
device msubckt sky130_fd_pr__nfet_01v8 1404 2192 1405 2193  "VSS.t498" "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_2.t16" 60 0 "a_1346_2192.t3" 600 17400,658 "a_1082_2192.t11" 600 17400,658
device msubckt sky130_fd_pr__pfet_01v8 -5838 5820 -5837 5821  "VDD.t113" "diff_gen_0.delay_unit_2_2.in_1.t15" 60 0 "diff_gen_0.delay_unit_2_3.in_2.t3" 600 17400,658 "VDD.t114" 600 17400,658
device msubckt sky130_fd_pr__nfet_01v8 3774 2192 3775 2193  "VSS.t65" "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_1.t17" 60 0 "a_3364_2192.t7" 600 17400,658 "a_3452_2192#" 600 17400,658
device msubckt sky130_fd_pr__nfet_01v8 -8486 5490 -8485 5491  "VSS.t309" "start_buffer_0.start_buff.t18" 60 0 "VSS.t310" 200 5800,258 "diff_gen_0.delay_unit_2_1.in_2.t1" 200 5800,258
device msubckt sky130_fd_pr__nfet_01v8 17642 3042 17643 3043  "VSS.t377" "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.sense_amplifier_0.out1.t10" 60 0 "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.sense_amplifier_0.out2.t2" 600 34800,1316 "a_17320_2192.t4" 600 17400,658
device msubckt sky130_fd_pr__pfet_01v8 -2642 5820 -2641 5821  "VDD.t401" "diff_gen_0.delay_unit_2_5.in_2.t14" 60 0 "VDD.t402" 600 17400,658 "diff_gen_0.delay_unit_2_6.in_1.t3" 600 17400,658
device msubckt sky130_fd_pr__pfet_01v8 3422 3968 3423 3969  "VDD.t26" "vernier_delay_line_0.stop_strong.t74" 60 0 "VDD.t27" 600 34800,1316 "vernier_delay_line_0.saff_delay_unit_1/saff_2_0.sense_amplifier_0.out1.t3" 600 17400,658
device msubckt sky130_fd_pr__nfet_01v8 2082 296 2083 297  "VSS.t262" "vernier_delay_line_0.saff_delay_unit_0/saff_2_0.sense_amplifier_0.out1.t7" 60 0 "VSS.t263" 200 5800,258 "a_1886_1376#" 200 11600,516
device msubckt sky130_fd_pr__nfet_01v8 3546 296 3547 297  "VSS.t151" "vernier_delay_line_0.saff_delay_unit_1/saff_2_0.sense_amplifier_0.out2.t8" 60 0 "a_3484_160#" 200 11600,516 "VSS.t152" 200 5800,258
device msubckt sky130_fd_pr__pfet_01v8 5792 3968 5793 3969  "VDD.t483" "vernier_delay_line_0.saff_delay_unit_2/saff_2_0.sense_amplifier_0.out2.t10" 60 0 "vernier_delay_line_0.saff_delay_unit_2/saff_2_0.sense_amplifier_0.out1.t3" 600 17400,658 "VDD.t484" 600 34800,1316
device msubckt sky130_fd_pr__nfet_01v8 11236 2192 11237 2193  "VSS.t359" "vernier_delay_line_0.stop_strong.t73" 60 0 "VSS.t360" 600 17400,658 "a_10210_2192.t10" 600 17400,658
device msubckt sky130_fd_pr__pfet_01v8 7604 5820 7605 5821  "VDD.t379" "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_2.t16" 60 0 "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_1.t7" 600 34800,1316 "VDD.t380" 600 17400,658
device msubckt sky130_fd_pr__nfet_01v8 -7762 5490 -7761 5491  "VSS.t66" "diff_gen_0.delay_unit_2_1.in_2.t13" 60 0 "VSS.t67" 200 5800,258 "diff_gen_0.delay_unit_2_2.in_1.t0" 200 5800,258
device msubckt sky130_fd_pr__pfet_01v8 -6488 3794 -6487 3795  "VDD.t200" "a_n6748_3464#" 60 0 "VDD.t201" 600 34800,1316 "a_n6458_3464.t5" 600 34800,1316
device msubckt sky130_fd_pr__nfet_01v8 12726 2192 12727 2193  "VSS.t201" "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_2.t16" 60 0 "a_12492_2192.t4" 600 17400,658 "a_12756_2192.t1" 600 17400,658
device msubckt sky130_fd_pr__pfet_01v8 9974 5820 9975 5821  "VDD.t498" "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_2.t17" 60 0 "VDD.t499" 600 17400,658 "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_1.t6" 600 17400,658
device msubckt sky130_fd_pr__nfet_01v8 10062 5490 10063 5491  "VSS.t573" "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_2.t16" 60 0 "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_1.t3" 200 5800,258 "VSS.t574" 200 5800,258
device msubckt sky130_fd_pr__nfet_01v8 17792 296 17793 297  "VSS.t375" "term_7.t4" 60 0 "VSS.t376" 200 11600,516 "a_17822_296#" 200 5800,258
device msubckt sky130_fd_pr__pfet_01v8 13316 730 13317 731  "VDD.t462" "a_13296_1376#" 60 0 "a_13258_730#" 600 17400,658 "vernier_delay_line_0.saff_delay_unit_5/saff_2_0.nq" 600 17400,658
device msubckt sky130_fd_pr__pfet_01v8 -894 5820 -893 5821  "VDD.t356" "diff_gen_0.delay_unit_2_6.in_1.t12" 60 0 "diff_gen_0.delay_unit_2_6.in_2.t1" 600 34800,1316 "VDD.t357" 600 17400,658
device msubckt sky130_fd_pr__nfet_01v8 -7206 5490 -7205 5491  "VSS.t93" "diff_gen_0.delay_unit_2_1.in_1.t14" 60 0 "VSS.t94" 200 5800,258 "diff_gen_0.delay_unit_2_2.in_2.t2" 200 5800,258
device msubckt sky130_fd_pr__pfet_01v8 4100 730 4101 731  "VDD.t156" "term_1.t5" 60 0 "VDD.t157" 600 34800,1316 "a_4130_730#" 600 17400,658
device msubckt sky130_fd_pr__pfet_01v8 15270 5820 15271 5821  "VDD.t92" "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_1.t14" 60 0 "VDD.t93" 600 17400,658 "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_2.t3" 600 34800,1316
device msubckt sky130_fd_pr__nfet_01v8 6646 296 6647 297  "VSS.t419" "vernier_delay_line_0.saff_delay_unit_2/saff_2_0.sense_amplifier_0.out1.t7" 60 0 "VSS.t420" 200 5800,258 "a_6450_1376#" 200 11600,516
device msubckt sky130_fd_pr__pfet_01v8 1668 3968 1669 3969  "VDD.t131" "vernier_delay_line_0.saff_delay_unit_0/saff_2_0.sense_amplifier_0.out1.t6" 60 0 "VDD.t132" 600 34800,1316 "vernier_delay_line_0.saff_delay_unit_0/saff_2_0.sense_amplifier_0.out2.t0" 600 17400,658
device msubckt sky130_fd_pr__nfet_01v8 7868 5490 7869 5491  "VSS.t409" "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_2.t15" 60 0 "VSS.t410" 200 5800,258 "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_1.t3" 200 11600,516
device msubckt sky130_fd_pr__pfet_01v8 1314 5820 1315 5821  "VDD.t288" "vernier_delay_line_0.start_pos.t14" 60 0 "vernier_delay_line_0.start_neg.t6" 600 34800,1316 "VDD.t289" 600 17400,658
device msubckt sky130_fd_pr__nfet_01v8 13166 3042 13167 3043  "VSS.t321" "vernier_delay_line_0.saff_delay_unit_5/saff_2_0.sense_amplifier_0.out1.t9" 60 0 "a_12756_2192.t4" 600 17400,658 "vernier_delay_line_0.saff_delay_unit_5/saff_2_0.sense_amplifier_0.out2.t1" 600 34800,1316
device msubckt sky130_fd_pr__nfet_01v8 12762 296 12763 297  "VSS.t124" "a_12612_160#" 60 0 "VSS.t125" 200 5800,258 "term_5.t0" 200 5800,258
device msubckt sky130_fd_pr__pfet_01v8 3684 5820 3685 5821  "VDD.t96" "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_1.t17" 60 0 "VDD.t97" 600 17400,658 "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_2.t6" 600 17400,658
device msubckt sky130_fd_pr__pfet_01v8 4276 730 4277 731  "VDD.t397" "vernier_delay_line_0.saff_delay_unit_1/saff_2_0.sense_amplifier_0.out2.t7" 60 0 "vernier_delay_line_0.saff_delay_unit_1/saff_2_0.nq" 600 17400,658 "VDD.t398" 600 17400,658
device msubckt sky130_fd_pr__nfet_01v8 3950 3042 3951 3043  "VSS.t110" "vernier_delay_line_0.saff_delay_unit_1/saff_2_0.sense_amplifier_0.out1.t9" 60 0 "vernier_delay_line_0.saff_delay_unit_1/saff_2_0.sense_amplifier_0.out2.t1" 600 34800,1316 "a_3628_2192.t4" 600 17400,658
device msubckt sky130_fd_pr__pfet_01v8 17502 730 17503 731  "VDD.t218" "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.nq" 60 0 "a_17444_730#" 600 17400,658 "VDD.t219" 600 34800,1316
device msubckt sky130_fd_pr__pfet_01v8 3128 5820 3129 5821  "VDD.t254" "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_2.t15" 60 0 "VDD.t255" 600 17400,658 "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_1.t2" 600 17400,658
device msubckt sky130_fd_pr__nfet_01v8 10620 2192 10621 2193  "VSS.t300" "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_1.t15" 60 0 "a_10210_2192.t6" 600 17400,658 "a_10298_2192#" 600 17400,658
device msubckt sky130_fd_pr__pfet_01v8 10392 730 10393 731  "VDD.t427" "vernier_delay_line_0.saff_delay_unit_4/saff_2_0.sense_amplifier_0.out2.t8" 60 0 "a_10330_160#" 600 34800,1316 "VDD.t428" 600 17400,658
device msubckt sky130_fd_pr__nfet_01v8 -4470 5490 -4469 5491  "VSS.t357" "diff_gen_0.delay_unit_2_3.in_1.t13" 60 0 "VSS.t358" 200 5800,258 "diff_gen_0.delay_unit_2_4.in_2.t1" 200 11600,516
device msubckt sky130_fd_pr__pfet_01v8 5498 5820 5499 5821  "VDD.t354" "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_2.t16" 60 0 "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_1.t4" 600 17400,658 "VDD.t355" 600 17400,658
device msubckt sky130_fd_pr__nfet_01v8 1578 5490 1579 5491  "VSS.t239" "vernier_delay_line_0.start_pos.t13" 60 0 "VSS.t240" 200 5800,258 "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_2.t2" 200 11600,516
device msubckt sky130_fd_pr__nfet_01v8 -1274 5490 -1273 5491  "VSS.t474" "diff_gen_0.delay_unit_2_6.in_2.t13" 60 0 "vernier_delay_line_0.start_pos.t2" 200 5800,258 "VSS.t475" 200 5800,258
device msubckt sky130_fd_pr__nfet_01v8 -978 3464 -977 3465  "VSS.t501" "a_n6458_3464.t29" 60 0 "VSS.t502" 200 11600,516 "vernier_delay_line_0.stop_strong.t27" 200 11600,516
device msubckt sky130_fd_pr__nfet_01v8 12990 2192 12991 2193  "VSS.t142" "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_1.t13" 60 0 "a_12580_2192#" 600 17400,658 "a_12492_2192.t3" 600 17400,658
device msubckt sky130_fd_pr__nfet_01v8 18170 2192 18171 2193  "VSS.t168" "vernier_delay_line_0.stop_strong.t72" 60 0 "a_17056_2192.t9" 600 17400,658 "VSS.t169" 600 34800,1316
device msubckt sky130_fd_pr__pfet_01v8 10268 3968 10269 3969  "VDD.t158" "vernier_delay_line_0.stop_strong.t71" 60 0 "VDD.t159" 600 34800,1316 "vernier_delay_line_0.saff_delay_unit_4/saff_2_0.sense_amplifier_0.out1.t0" 600 17400,658
device msubckt sky130_fd_pr__nfet_01v8 8248 5490 8249 5491  "VSS.t458" "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_1.t16" 60 0 "VSS.t459" 200 5800,258 "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_2.t3" 200 5800,258
device msubckt sky130_fd_pr__pfet_01v8 -6482 5820 -6481 5821  "VDD.t272" "diff_gen_0.delay_unit_2_2.in_2.t13" 60 0 "VDD.t273" 600 17400,658 "diff_gen_0.delay_unit_2_3.in_1.t3" 600 17400,658
device msubckt sky130_fd_pr__nfet_01v8 -3746 5490 -3745 5491  "VSS.t532" "diff_gen_0.delay_unit_2_4.in_2.t13" 60 0 "VSS.t533" 200 5800,258 "diff_gen_0.delay_unit_2_5.in_1.t7" 200 11600,516
device msubckt sky130_fd_pr__nfet_01v8 4214 2192 4215 2193  "VSS.t73" "vernier_delay_line_0.stop_strong.t70" 60 0 "VSS.t74" 600 17400,658 "a_3364_2192.t2" 600 17400,658
device msubckt sky130_fd_pr__nfet_01v8 6584 2192 6585 2193  "VSS.t545" "vernier_delay_line_0.stop_strong.t69" 60 0 "a_5646_2192.t1" 600 17400,658 "VSS.t546" 600 17400,658
device msubckt sky130_fd_pr__pfet_01v8 16820 5820 16821 5821  "VDD.t336" "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_2.t15" 60 0 "VDD.t337" 600 17400,658 "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.d.t7" 600 17400,658
device msubckt sky130_fd_pr__nfet_01v8 5704 2192 5705 2193  "VSS.t102" "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_1.t15" 60 0 "a_5646_2192.t12" 600 34800,1316 "a_5734_2192#" 600 17400,658
device msubckt sky130_fd_pr__nfet_01v8 12900 5490 12901 5491  "VSS.t297" "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_1.t14" 60 0 "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_2.t4" 200 5800,258 "VSS.t298" 200 5800,258
device msubckt sky130_fd_pr__pfet_01v8 -8954 5820 -8953 5821  "VDD.t40" "start_buffer_0.start_delay.t12" 60 0 "diff_gen_0.delay_unit_2_1.in_1.t5" 600 17400,658 "VDD.t41" 600 17400,658
device msubckt sky130_fd_pr__pfet_01v8 6232 3968 6233 3969  "VDD.t227" "vernier_delay_line_0.saff_delay_unit_2/saff_2_0.sense_amplifier_0.out1.t6" 60 0 "VDD.t228" 600 34800,1316 "vernier_delay_line_0.saff_delay_unit_2/saff_2_0.sense_amplifier_0.out2.t3" 600 17400,658
device msubckt sky130_fd_pr__pfet_01v8 13492 730 13493 731  "VDD.t328" "vernier_delay_line_0.saff_delay_unit_5/saff_2_0.sense_amplifier_0.out1.t8" 60 0 "VDD.t329" 600 17400,658 "a_13296_1376#" 600 34800,1316
device msubckt sky130_fd_pr__nfet_01v8 3040 5490 3041 5491  "VSS.t282" "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_2.t14" 60 0 "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_1.t6" 200 11600,516 "VSS.t283" 200 5800,258
device msubckt sky130_fd_pr__nfet_01v8 12550 3042 12551 3043  "VSS.t235" "vernier_delay_line_0.saff_delay_unit_5/saff_2_0.sense_amplifier_0.out2.t9" 60 0 "vernier_delay_line_0.saff_delay_unit_5/saff_2_0.sense_amplifier_0.out1.t1" 600 34800,1316 "a_12580_2192#" 600 17400,658
device msubckt sky130_fd_pr__pfet_01v8 14956 730 14957 731  "VDD.t366" "vernier_delay_line_0.saff_delay_unit_6/saff_2_0.sense_amplifier_0.out2.t7" 60 0 "a_14894_160#" 600 34800,1316 "VDD.t367" 600 17400,658
device msubckt sky130_fd_pr__nfet_01v8 13316 296 13317 297  "VSS.t418" "vernier_delay_line_0.saff_delay_unit_5/saff_2_0.sense_amplifier_0.out2.t8" 60 0 "a_13258_296#" 200 5800,258 "vernier_delay_line_0.saff_delay_unit_5/saff_2_0.nq" 200 5800,258
device msubckt sky130_fd_pr__nfet_01v8 4100 296 4101 297  "VSS.t258" "term_1.t4" 60 0 "VSS.t259" 200 11600,516 "a_4130_296#" 200 5800,258
device msubckt sky130_fd_pr__pfet_01v8 1022 5820 1023 5821  "VDD.t268" "vernier_delay_line_0.start_neg.t12" 60 0 "VDD.t269" 600 17400,658 "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_1.t3" 600 34800,1316
device msubckt sky130_fd_pr__nfet_01v8 14714 5490 14715 5491  "VSS.t330" "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_2.t15" 60 0 "VSS.t331" 200 5800,258 "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_1.t3" 200 11600,516
device msubckt sky130_fd_pr__pfet_01v8 -5202 5820 -5201 5821  "VDD.t352" "diff_gen_0.delay_unit_2_3.in_2.t13" 60 0 "VDD.t353" 600 17400,658 "diff_gen_0.delay_unit_2_4.in_1.t4" 600 17400,658
device msubckt sky130_fd_pr__pfet_01v8 10884 3968 10885 3969  "VDD.t48" "vernier_delay_line_0.stop_strong.t68" 60 0 "vernier_delay_line_0.saff_delay_unit_4/saff_2_0.sense_amplifier_0.out2.t0" 600 17400,658 "VDD.t49" 600 34800,1316
device msubckt sky130_fd_pr__pfet_01v8 -978 3794 -977 3795  "VDD.t446" "a_n6458_3464.t28" 60 0 "VDD.t447" 600 34800,1316 "vernier_delay_line_0.stop_strong.t26" 600 34800,1316
device msubckt sky130_fd_pr__nfet_01v8 15536 2192 15537 2193  "VSS.t503" "vernier_delay_line_0.stop_strong.t67" 60 0 "a_14774_2192.t12" 600 17400,658 "VSS.t504" 600 17400,658
device msubckt sky130_fd_pr__pfet_01v8 10530 5820 10531 5821  "VDD.t463" "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_1.t14" 60 0 "VDD.t464" 600 17400,658 "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_2.t5" 600 17400,658
device msubckt sky130_fd_pr__nfet_01v8 6142 5490 6143 5491  "VSS.t63" "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_1.t16" 60 0 "VSS.t64" 200 5800,258 "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_2.t0" 200 11600,516
device msubckt sky130_fd_pr__nfet_01v8 4276 296 4277 297  "VSS.t558" "a_4168_1376#" 60 0 "vernier_delay_line_0.saff_delay_unit_1/saff_2_0.nq" 200 5800,258 "VSS.t559" 200 5800,258
device msubckt sky130_fd_pr__nfet_01v8 15184 2192 15185 2193  "VSS.t455" "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_1.t17" 60 0 "a_14774_2192.t7" 600 17400,658 "a_14862_2192#" 600 17400,658
device msubckt sky130_fd_pr__pfet_01v8 -3190 5820 -3189 5821  "VDD.t237" "diff_gen_0.delay_unit_2_4.in_1.t13" 60 0 "VDD.t238" 600 17400,658 "diff_gen_0.delay_unit_2_5.in_2.t3" 600 34800,1316
device msubckt sky130_fd_pr__pfet_01v8 8840 730 8841 731  "VDD.t139" "vernier_delay_line_0.saff_delay_unit_3/saff_2_0.sense_amplifier_0.out2.t7" 60 0 "vernier_delay_line_0.saff_delay_unit_3/saff_2_0.nq" 600 17400,658 "VDD.t140" 600 17400,658
device msubckt sky130_fd_pr__nfet_01v8 17502 296 17503 297  "VSS.t241" "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.nq" 60 0 "a_17444_296#" 200 5800,258 "VSS.t242" 200 11600,516
device msubckt sky130_fd_pr__nfet_01v8 -11902 5654 -11901 5655  "VSS.t537" "start.t1" 60 0 "VSS.t538" 200 11600,516 "a_n11872_5654#" 200 11600,516
device msubckt sky130_fd_pr__pfet_01v8 19570 5820 19571 5821  "VDD.t310" "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.d.t15" 60 0 "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.nd.t1" 600 34800,1316 "VDD.t311" 600 17400,658
device msubckt sky130_fd_pr__nfet_01v8 10796 3042 10797 3043  "VSS.t78" "vernier_delay_line_0.saff_delay_unit_4/saff_2_0.sense_amplifier_0.out1.t9" 60 0 "vernier_delay_line_0.saff_delay_unit_4/saff_2_0.sense_amplifier_0.out2.t2" 600 34800,1316 "a_10474_2192.t4" 600 17400,658
device msubckt sky130_fd_pr__nfet_01v8 10392 296 10393 297  "VSS.t472" "vernier_delay_line_0.saff_delay_unit_4/saff_2_0.sense_amplifier_0.out2.t7" 60 0 "a_10330_160#" 200 11600,516 "VSS.t473" 200 5800,258
device msubckt sky130_fd_pr__pfet_01v8 12344 5820 12345 5821  "VDD.t256" "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_2.t16" 60 0 "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_1.t5" 600 17400,658 "VDD.t257" 600 17400,658
device msubckt sky130_fd_pr__nfet_01v8 1228 2192 1229 2193  "VSS.t296" "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_1.t16" 60 0 "a_1170_2192#" 600 17400,658 "a_1082_2192.t10" 600 17400,658
device msubckt sky130_fd_pr__nfet_01v8 3598 2192 3599 2193  "VSS.t109" "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_2.t15" 60 0 "a_3364_2192.t0" 600 17400,658 "a_3628_2192.t1" 600 17400,658
device msubckt sky130_fd_pr__nfet_01v8 -3454 5490 -3453 5491  "VSS.t54" "diff_gen_0.delay_unit_2_4.in_1.t12" 60 0 "diff_gen_0.delay_unit_2_4.in_2.t6" 200 11600,516 "VSS.t55" 200 5800,258
device msubckt sky130_fd_pr__pfet_01v8 -2466 5820 -2465 5821  "VDD.t322" "diff_gen_0.delay_unit_2_5.in_2.t13" 60 0 "VDD.t323" 600 17400,658 "diff_gen_0.delay_unit_2_6.in_1.t4" 600 34800,1316
device msubckt sky130_fd_pr__nfet_01v8 -718 5490 -717 5491  "VSS.t443" "diff_gen_0.delay_unit_2_6.in_1.t11" 60 0 "vernier_delay_line_0.start_neg.t0" 200 5800,258 "VSS.t444" 200 5800,258
device msubckt sky130_fd_pr__pfet_01v8 19014 5820 19015 5821  "VDD.t56" "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.nd.t15" 60 0 "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.d.t1" 600 34800,1316 "VDD.t57" 600 17400,658
device msubckt sky130_fd_pr__pfet_01v8 3810 730 3811 731  "VDD.t270" "vernier_delay_line_0.saff_delay_unit_1/saff_2_0.nq" 60 0 "a_3752_730#" 600 17400,658 "VDD.t271" 600 34800,1316
device msubckt sky130_fd_pr__pfet_01v8 15132 730 15133 731  "VDD.t368" "a_14894_160#" 60 0 "term_6.t3" 600 17400,658 "a_15162_730#" 600 17400,658
device msubckt sky130_fd_pr__nfet_01v8 17464 5490 17465 5491  "VSS.t453" "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_1.t16" 60 0 "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.nd.t2" 200 5800,258 "VSS.t454" 200 5800,258
device msubckt sky130_fd_pr__nfet_01v8 13430 2192 13431 2193  "VSS.t202" "vernier_delay_line_0.stop_strong.t66" 60 0 "a_12492_2192.t6" 600 17400,658 "VSS.t203" 600 17400,658
device msubckt sky130_fd_pr__nfet_01v8 -5926 5490 -5925 5491  "VSS.t582" "diff_gen_0.delay_unit_2_2.in_1.t14" 60 0 "VSS.t583" 200 5800,258 "diff_gen_0.delay_unit_2_3.in_2.t0" 200 5800,258
device msubckt sky130_fd_pr__nfet_01v8 -7586 5490 -7585 5491  "VSS.t476" "diff_gen_0.delay_unit_2_1.in_2.t12" 60 0 "VSS.t477" 200 5800,258 "diff_gen_0.delay_unit_2_2.in_1.t7" 200 11600,516
device msubckt sky130_fd_pr__nfet_01v8 14920 2192 14921 2193  "VSS.t252" "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_1.t15" 60 0 "a_14862_2192#" 600 17400,658 "a_14774_2192.t8" 600 17400,658
device msubckt sky130_fd_pr__nfet_01v8 13492 296 13493 297  "VSS.t112" "vernier_delay_line_0.saff_delay_unit_5/saff_2_0.sense_amplifier_0.out1.t7" 60 0 "VSS.t113" 200 5800,258 "a_13296_1376#" 200 11600,516
device msubckt sky130_fd_pr__nfet_01v8 14956 296 14957 297  "VSS.t383" "vernier_delay_line_0.saff_delay_unit_6/saff_2_0.sense_amplifier_0.out2.t6" 60 0 "a_14894_160#" 200 11600,516 "VSS.t384" 200 5800,258
device msubckt sky130_fd_pr__pfet_01v8 13078 3968 13079 3969  "VDD.t350" "vernier_delay_line_0.saff_delay_unit_5/saff_2_0.sense_amplifier_0.out1.t6" 60 0 "VDD.t351" 600 34800,1316 "vernier_delay_line_0.saff_delay_unit_5/saff_2_0.sense_amplifier_0.out2.t3" 600 17400,658
device msubckt sky130_fd_pr__nfet_01v8 5878 5490 5879 5491  "VSS.t556" "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_1.t15" 60 0 "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_2.t0" 200 11600,516 "VSS.t557" 200 5800,258
device msubckt sky130_fd_pr__nfet_01v8 1844 2192 1845 2193  "VSS.t56" "vernier_delay_line_0.stop_strong.t65" 60 0 "a_1082_2192.t4" 600 17400,658 "VSS.t57" 600 17400,658
device msubckt sky130_fd_pr__nfet_01v8 19278 5490 19279 5491  "VSS.t61" "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.nd.t14" 60 0 "VSS.t62" 200 5800,258 "vernier_delay_line_0.delay_unit_2_0.out_1.t0" 200 11600,516
device msubckt sky130_fd_pr__pfet_01v8 6092 730 6093 731  "VDD.t193" "vernier_delay_line_0.saff_delay_unit_2/saff_2_0.nq" 60 0 "a_6034_730#" 600 17400,658 "VDD.t194" 600 34800,1316
device msubckt sky130_fd_pr__nfet_01v8 -7030 5490 -7029 5491  "VSS.t140" "diff_gen_0.delay_unit_2_1.in_1.t13" 60 0 "VSS.t141" 200 5800,258 "diff_gen_0.delay_unit_2_2.in_2.t3" 200 11600,516
device msubckt sky130_fd_pr__pfet_01v8 -11902 5984 -11901 5985  "VDD.t191" "start.t0" 60 0 "VDD.t192" 600 34800,1316 "a_n11872_5654#" 600 34800,1316
device msubckt sky130_fd_pr__pfet_01v8 15094 5820 15095 5821  "VDD.t121" "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_1.t12" 60 0 "VDD.t122" 600 17400,658 "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_2.t4" 600 17400,658
device msubckt sky130_fd_pr__nfet_01v8 8514 2192 8515 2193  "VSS.t2" "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_2.t15" 60 0 "a_7928_2192.t11" 600 17400,658 "a_8192_2192.t2" 600 17400,658
device msubckt sky130_fd_pr__nfet_01v8 1492 2192 1493 2193  "VSS.t356" "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_1.t15" 60 0 "a_1082_2192.t9" 600 17400,658 "a_1170_2192#" 600 17400,658
device msubckt sky130_fd_pr__nfet_01v8 15360 3042 15361 3043  "VSS.t216" "vernier_delay_line_0.saff_delay_unit_6/saff_2_0.sense_amplifier_0.out1.t8" 60 0 "vernier_delay_line_0.saff_delay_unit_6/saff_2_0.sense_amplifier_0.out2.t1" 600 34800,1316 "a_15038_2192.t1" 600 17400,658
device msubckt sky130_fd_pr__pfet_01v8 1140 3968 1141 3969  "VDD.t178" "vernier_delay_line_0.stop_strong.t64" 60 0 "VDD.t179" 600 34800,1316 "vernier_delay_line_0.saff_delay_unit_0/saff_2_0.sense_amplifier_0.out1.t3" 600 17400,658
device msubckt sky130_fd_pr__pfet_01v8 -9042 5820 -9041 5821  "VDD.t485" "start_buffer_0.start_delay.t11" 60 0 "VDD.t486" 600 17400,658 "diff_gen_0.delay_unit_2_1.in_1.t6" 600 17400,658
device msubckt sky130_fd_pr__nfet_01v8 -6306 5490 -6305 5491  "VSS.t513" "diff_gen_0.delay_unit_2_2.in_2.t12" 60 0 "VSS.t514" 200 5800,258 "diff_gen_0.delay_unit_2_3.in_1.t1" 200 11600,516
device msubckt sky130_fd_pr__nfet_01v8 8162 2192 8163 2193  "VSS.t575" "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_2.t14" 60 0 "a_7928_2192.t10" 600 17400,658 "a_8192_2192.t3" 600 17400,658
device msubckt sky130_fd_pr__pfet_01v8 15510 730 15511 731  "VDD.t82" "term_6.t5" 60 0 "VDD.t83" 600 34800,1316 "a_15540_730#" 600 17400,658
device msubckt sky130_fd_pr__nfet_01v8 8840 296 8841 297  "VSS.t243" "a_8732_1376#" 60 0 "vernier_delay_line_0.saff_delay_unit_3/saff_2_0.nq" 200 5800,258 "VSS.t244" 200 5800,258
device msubckt sky130_fd_pr__nfet_01v8 -1450 5490 -1449 5491  "VSS.t534" "diff_gen_0.delay_unit_2_6.in_2.t12" 60 0 "diff_gen_0.delay_unit_2_6.in_1.t7" 200 11600,516 "VSS.t535" 200 5800,258
device msubckt sky130_fd_pr__pfet_01v8 5322 5820 5323 5821  "VDD.t326" "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_2.t14" 60 0 "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_1.t3" 600 34800,1316 "VDD.t327" 600 17400,658
device msubckt sky130_fd_pr__nfet_01v8 1402 5490 1403 5491  "VSS.t217" "vernier_delay_line_0.start_pos.t12" 60 0 "VSS.t218" 200 5800,258 "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_2.t3" 200 5800,258
device msubckt sky130_fd_pr__pfet_01v8 -2174 5820 -2173 5821  "VDD.t306" "diff_gen_0.delay_unit_2_5.in_1.t13" 60 0 "diff_gen_0.delay_unit_2_5.in_2.t4" 600 34800,1316 "VDD.t307" 600 17400,658
device msubckt sky130_fd_pr__nfet_01v8 10444 2192 10445 2193  "VSS.t415" "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_2.t15" 60 0 "a_10210_2192.t1" 600 17400,658 "a_10474_2192.t1" 600 17400,658
device msubckt sky130_fd_pr__pfet_01v8 7692 5820 7693 5821  "VDD.t381" "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_2.t14" 60 0 "VDD.t382" 600 17400,658 "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_1.t5" 600 17400,658
device msubckt sky130_fd_pr__nfet_01v8 3772 5490 3773 5491  "VSS.t525" "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_1.t14" 60 0 "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_2.t3" 200 5800,258 "VSS.t526" 200 5800,258
device msubckt sky130_fd_pr__pfet_01v8 15686 730 15687 731  "VDD.t438" "vernier_delay_line_0.saff_delay_unit_6/saff_2_0.sense_amplifier_0.out2.t5" 60 0 "vernier_delay_line_0.saff_delay_unit_6/saff_2_0.nq" 600 17400,658 "VDD.t439" 600 17400,658
device msubckt sky130_fd_pr__nfet_01v8 3810 296 3811 297  "VSS.t305" "vernier_delay_line_0.saff_delay_unit_1/saff_2_0.nq" 60 0 "a_3752_296#" 200 5800,258 "VSS.t306" 200 11600,516
device msubckt sky130_fd_pr__pfet_01v8 6470 730 6471 731  "VDD.t248" "a_6450_1376#" 60 0 "a_6412_730#" 600 17400,658 "vernier_delay_line_0.saff_delay_unit_2/saff_2_0.nq" 600 17400,658
device msubckt sky130_fd_pr__pfet_01v8 -4646 5820 -4645 5821  "VDD.t314" "diff_gen_0.delay_unit_2_3.in_1.t12" 60 0 "VDD.t315" 600 17400,658 "diff_gen_0.delay_unit_2_4.in_2.t4" 600 17400,658
device msubckt sky130_fd_pr__nfet_01v8 17114 2192 17115 2193  "VSS.t41" "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.d.t14" 60 0 "a_17056_2192.t1" 600 34800,1316 "a_17144_2192#" 600 17400,658
device msubckt sky130_fd_pr__pfet_01v8 846 5820 847 5821  "VDD.t8" "vernier_delay_line_0.start_neg.t11" 60 0 "VDD.t9" 600 17400,658 "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_1.t4" 600 17400,658
device msubckt sky130_fd_pr__nfet_01v8 -1910 5490 -1909 5491  "VSS.t369" "diff_gen_0.delay_unit_2_5.in_1.t12" 60 0 "VSS.t370" 200 5800,258 "diff_gen_0.delay_unit_2_6.in_2.t2" 200 11600,516
device msubckt sky130_fd_pr__nfet_01v8 15132 296 15133 297  "VSS.t386" "vernier_delay_line_0.saff_delay_unit_6/saff_2_0.sense_amplifier_0.out1.t7" 60 0 "term_6.t0" 200 5800,258 "a_15162_296#" 200 5800,258
device msubckt sky130_fd_pr__nfet_01v8 -7294 5490 -7293 5491  "VSS.t48" "diff_gen_0.delay_unit_2_1.in_1.t12" 60 0 "diff_gen_0.delay_unit_2_1.in_2.t0" 200 11600,516 "VSS.t49" 200 5800,258
device msubckt sky130_fd_pr__nfet_01v8 3216 5490 3217 5491  "VSS.t491" "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_2.t13" 60 0 "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_1.t6" 200 5800,258 "VSS.t492" 200 5800,258
device msubckt sky130_fd_pr__nfet_01v8 4038 2192 4039 2193  "VSS.t299" "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_2.t13" 60 0 "a_3628_2192.t2" 600 17400,658 "a_3364_2192.t11" 600 17400,658
device msubckt sky130_fd_pr__nfet_01v8 5586 5490 5587 5491  "VSS.t253" "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_2.t12" 60 0 "VSS.t254" 200 5800,258 "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_1.t2" 200 11600,516
device msubckt sky130_fd_pr__pfet_01v8 8424 5820 8425 5821  "VDD.t481" "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_1.t14" 60 0 "VDD.t482" 600 17400,658 "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_2.t7" 600 34800,1316
device msubckt sky130_fd_pr__pfet_01v8 10656 730 10657 731  "VDD.t154" "vernier_delay_line_0.saff_delay_unit_4/saff_2_0.nq" 60 0 "a_10598_730#" 600 17400,658 "VDD.t155" 600 34800,1316
device msubckt sky130_fd_pr__nfet_01v8 12724 5490 12725 5491  "VSS.t373" "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_1.t13" 60 0 "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_2.t1" 200 11600,516 "VSS.t374" 200 5800,258
device msubckt sky130_fd_pr__pfet_01v8 -3922 5820 -3921 5821  "VDD.t102" "diff_gen_0.delay_unit_2_4.in_2.t12" 60 0 "VDD.t103" 600 17400,658 "diff_gen_0.delay_unit_2_5.in_1.t0" 600 17400,658
device msubckt sky130_fd_pr__pfet_01v8 1440 730 1441 731  "VDD.t251" "a_1202_160#" 60 0 "term_0.t3" 600 17400,658 "a_1470_730#" 600 17400,658
device msubckt sky130_fd_pr__pfet_01v8 1818 730 1819 731  "VDD.t189" "term_0.t5" 60 0 "VDD.t190" 600 34800,1316 "a_1848_730#" 600 17400,658
device msubckt sky130_fd_pr__nfet_01v8 6092 296 6093 297  "VSS.t223" "vernier_delay_line_0.saff_delay_unit_2/saff_2_0.nq" 60 0 "a_6034_296#" 200 5800,258 "VSS.t224" 200 11600,516
device msubckt sky130_fd_pr__pfet_01v8 10706 5820 10707 5821  "VDD.t473" "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_1.t13" 60 0 "VDD.t474" 600 17400,658 "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_2.t7" 600 34800,1316
device msubckt sky130_fd_pr__nfet_01v8 -6014 5490 -6013 5491  "VSS.t579" "diff_gen_0.delay_unit_2_2.in_1.t13" 60 0 "diff_gen_0.delay_unit_2_2.in_2.t0" 200 11600,516 "VSS.t580" 200 5800,258
device msubckt sky130_fd_pr__nfet_01v8 17730 2192 17731 2193  "VSS.t47" "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.nd.t13" 60 0 "a_17320_2192.t2" 600 17400,658 "a_17056_2192.t5" 600 17400,658
device msubckt sky130_fd_pr__nfet_01v8 14538 5490 14539 5491  "VSS.t328" "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_2.t14" 60 0 "VSS.t329" 200 5800,258 "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_1.t2" 200 5800,258
device msubckt sky130_fd_pr__pfet_01v8 -5026 5820 -5025 5821  "VDD.t115" "diff_gen_0.delay_unit_2_3.in_2.t12" 60 0 "VDD.t116" 600 17400,658 "diff_gen_0.delay_unit_2_4.in_1.t5" 600 34800,1316
device msubckt sky130_fd_pr__pfet_01v8 19746 5820 19747 5821  "VDD.t393" "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.d.t13" 60 0 "vernier_delay_line_0.delay_unit_2_0.out_2" 600 17400,658 "VDD.t394" 600 17400,658
device msubckt sky130_fd_pr__nfet_01v8 -2718 3464 -2717 3465  "VSS.t361" "a_n6458_3464.t27" 60 0 "VSS.t362" 200 11600,516 "vernier_delay_line_0.stop_strong.t25" 200 11600,516
device msubckt sky130_fd_pr__nfet_01v8 15510 296 15511 297  "VSS.t118" "term_6.t4" 60 0 "VSS.t119" 200 11600,516 "a_15540_296#" 200 5800,258
device msubckt sky130_fd_pr__pfet_01v8 17326 730 17327 731  "VDD.t222" "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.sense_amplifier_0.out1.t9" 60 0 "VDD.t223" 600 17400,658 "term_7.t2" 600 17400,658
device msubckt sky130_fd_pr__pfet_01v8 8110 730 8111 731  "VDD.t141" "vernier_delay_line_0.saff_delay_unit_3/saff_2_0.sense_amplifier_0.out2.t6" 60 0 "a_8048_160#" 600 34800,1316 "VDD.t142" 600 17400,658
device msubckt sky130_fd_pr__nfet_01v8 3422 2192 3423 2193  "VSS.t555" "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_1.t14" 60 0 "a_3364_2192.t8" 600 34800,1316 "a_3452_2192#" 600 17400,658
device msubckt sky130_fd_pr__pfet_01v8 12168 5820 12169 5821  "VDD.t385" "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_2.t14" 60 0 "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_1.t1" 600 34800,1316 "VDD.t386" 600 17400,658
device msubckt sky130_fd_pr__nfet_01v8 -5290 5490 -5289 5491  "VSS.t136" "diff_gen_0.delay_unit_2_3.in_2.t11" 60 0 "diff_gen_0.delay_unit_2_3.in_1.t6" 200 11600,516 "VSS.t137" 200 5800,258
device msubckt sky130_fd_pr__nfet_01v8 -11322 5654 -11321 5655  "VSS.t20" "a_n11872_5654#" 60 0 "VSS.t21" 200 11600,516 "start_buffer_0.start_buff.t2" 200 11600,516
device msubckt sky130_fd_pr__nfet_01v8 5792 2192 5793 2193  "VSS.t111" "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_1.t13" 60 0 "a_5734_2192#" 600 17400,658 "a_5646_2192.t5" 600 17400,658
device msubckt sky130_fd_pr__nfet_01v8 15686 296 15687 297  "VSS.t14" "a_15578_1376#" 60 0 "vernier_delay_line_0.saff_delay_unit_6/saff_2_0.nq" 200 5800,258 "VSS.t15" 200 5800,258
device msubckt sky130_fd_pr__nfet_01v8 13606 2192 13607 2193  "VSS.t170" "vernier_delay_line_0.stop_strong.t63" 60 0 "a_12492_2192.t7" 600 17400,658 "VSS.t171" 600 34800,1316
device msubckt sky130_fd_pr__nfet_01v8 6470 296 6471 297  "VSS.t521" "vernier_delay_line_0.saff_delay_unit_2/saff_2_0.sense_amplifier_0.out2.t9" 60 0 "a_6412_296#" 200 5800,258 "vernier_delay_line_0.saff_delay_unit_2/saff_2_0.nq" 200 5800,258
device msubckt sky130_fd_pr__nfet_01v8 -3278 5490 -3277 5491  "VSS.t547" "diff_gen_0.delay_unit_2_4.in_1.t11" 60 0 "diff_gen_0.delay_unit_2_5.in_2.t6" 200 5800,258 "VSS.t548" 200 5800,258
device msubckt sky130_fd_pr__nfet_01v8 5704 3042 5705 3043  "VSS.t102" "vernier_delay_line_0.saff_delay_unit_2/saff_2_0.sense_amplifier_0.out2.t8" 60 0 "vernier_delay_line_0.saff_delay_unit_2/saff_2_0.sense_amplifier_0.out1.t0" 600 34800,1316 "a_5734_2192#" 600 17400,658
device msubckt sky130_fd_pr__pfet_01v8 8286 730 8287 731  "VDD.t239" "a_8048_160#" 60 0 "term_3.t3" 600 17400,658 "a_8316_730#" 600 17400,658
device msubckt sky130_fd_pr__nfet_01v8 17288 5490 17289 5491  "VSS.t250" "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_1.t14" 60 0 "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_2.t6" 200 11600,516 "VSS.t251" 200 5800,258
device msubckt sky130_fd_pr__nfet_01v8 -5618 3464 -5617 3465  "VSS.t229" "a_n6748_3464#" 60 0 "VSS.t230" 200 11600,516 "a_n6458_3464.t1" 200 11600,516
device msubckt sky130_fd_pr__nfet_01v8 12432 5490 12433 5491  "VSS.t82" "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_2.t13" 60 0 "VSS.t83" 200 5800,258 "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_1.t2" 200 11600,516
device msubckt sky130_fd_pr__pfet_01v8 -8486 5820 -8485 5821  "VDD.t246" "start_buffer_0.start_buff.t17" 60 0 "VDD.t247" 600 17400,658 "diff_gen_0.delay_unit_2_1.in_2.t5" 600 17400,658
device msubckt sky130_fd_pr__nfet_01v8 -5750 5490 -5749 5491  "VSS.t153" "diff_gen_0.delay_unit_2_2.in_1.t12" 60 0 "VSS.t154" 200 5800,258 "diff_gen_0.delay_unit_2_3.in_2.t1" 200 11600,516
device msubckt sky130_fd_pr__nfet_01v8 13254 2192 13255 2193  "VSS.t480" "vernier_delay_line_0.stop_strong.t62" 60 0 "a_12492_2192.t8" 600 17400,658 "VSS.t481" 600 17400,658
device msubckt sky130_fd_pr__pfet_01v8 1994 730 1995 731  "VDD.t260" "vernier_delay_line_0.saff_delay_unit_0/saff_2_0.sense_amplifier_0.out2.t9" 60 0 "vernier_delay_line_0.saff_delay_unit_0/saff_2_0.nq" 600 17400,658 "VDD.t261" 600 17400,658
device msubckt sky130_fd_pr__nfet_01v8 10656 296 10657 297  "VSS.t177" "vernier_delay_line_0.saff_delay_unit_4/saff_2_0.nq" 60 0 "a_10598_296#" 200 5800,258 "VSS.t178" 200 11600,516
device msubckt sky130_fd_pr__nfet_01v8 -2554 5490 -2553 5491  "VSS.t349" "diff_gen_0.delay_unit_2_5.in_2.t12" 60 0 "diff_gen_0.delay_unit_2_6.in_1.t1" 200 5800,258 "VSS.t350" 200 5800,258
device msubckt sky130_fd_pr__nfet_01v8 19102 5490 19103 5491  "VSS.t45" "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.nd.t12" 60 0 "VSS.t46" 200 5800,258 "vernier_delay_line_0.delay_unit_2_0.out_1.t1" 200 5800,258
device msubckt sky130_fd_pr__pfet_01v8 -2718 3794 -2717 3795  "VDD.t332" "a_n6458_3464.t26" 60 0 "VDD.t333" 600 34800,1316 "vernier_delay_line_0.stop_strong.t24" 600 34800,1316
device msubckt sky130_fd_pr__nfet_01v8 1440 296 1441 297  "VSS.t493" "vernier_delay_line_0.saff_delay_unit_0/saff_2_0.sense_amplifier_0.out1.t5" 60 0 "term_0.t0" 200 5800,258 "a_1470_296#" 200 5800,258
device msubckt sky130_fd_pr__nfet_01v8 1818 296 1819 297  "VSS.t195" "term_0.t4" 60 0 "VSS.t196" 200 11600,516 "a_1848_296#" 200 5800,258
device msubckt sky130_fd_pr__nfet_01v8 -4010 5490 -4009 5491  "VSS.t100" "diff_gen_0.delay_unit_2_4.in_2.t11" 60 0 "diff_gen_0.delay_unit_2_4.in_1.t0" 200 11600,516 "VSS.t101" 200 5800,258
device msubckt sky130_fd_pr__pfet_01v8 -7762 5820 -7761 5821  "VDD.t152" "diff_gen_0.delay_unit_2_1.in_2.t11" 60 0 "VDD.t153" 600 17400,658 "diff_gen_0.delay_unit_2_2.in_1.t2" 600 17400,658
device msubckt sky130_fd_pr__nfet_01v8 1668 2192 1669 2193  "VSS.t308" "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_2.t12" 60 0 "a_1082_2192.t3" 600 17400,658 "a_1346_2192.t4" 600 17400,658
device msubckt sky130_fd_pr__nfet_01v8 -1848 3464 -1847 3465  "VSS.t519" "a_n6458_3464.t25" 60 0 "VSS.t520" 200 11600,516 "vernier_delay_line_0.stop_strong.t29" 200 11600,516
device msubckt sky130_fd_pr__pfet_01v8 10062 5820 10063 5821  "VDD.t399" "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_2.t13" 60 0 "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_1.t7" 600 17400,658 "VDD.t400" 600 17400,658
device msubckt sky130_fd_pr__pfet_01v8 -11322 5984 -11321 5985  "VDD.t22" "a_n11872_5654#" 60 0 "VDD.t23" 600 34800,1316 "start_buffer_0.start_buff.t7" 600 34800,1316
device msubckt sky130_fd_pr__nfet_01v8 8338 2192 8339 2193  "VSS.t524" "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_1.t12" 60 0 "a_7928_2192.t2" 600 17400,658 "a_8016_2192#" 600 17400,658
device msubckt sky130_fd_pr__nfet_01v8 -8518 3464 -8517 3465  "VSS.t445" "a_n8778_3464#" 60 0 "VSS.t446" 200 11600,516 "a_n8488_3464#" 200 11600,516
device msubckt sky130_fd_pr__nfet_01v8 9886 5490 9887 5491  "VSS.t430" "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_2.t12" 60 0 "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_1.t1" 200 11600,516 "VSS.t431" 200 5800,258
device msubckt sky130_fd_pr__pfet_01v8 -7206 5820 -7205 5821  "VDD.t60" "diff_gen_0.delay_unit_2_1.in_1.t11" 60 0 "VDD.t61" 600 17400,658 "diff_gen_0.delay_unit_2_2.in_2.t6" 600 17400,658
device msubckt sky130_fd_pr__pfet_01v8 11210 730 11211 731  "VDD.t419" "vernier_delay_line_0.saff_delay_unit_4/saff_2_0.sense_amplifier_0.out1.t8" 60 0 "VDD.t420" 600 17400,658 "a_11014_1376#" 600 34800,1316
device msubckt sky130_fd_pr__nfet_01v8 -10452 5654 -10451 5655  "VSS.t438" "start_buffer_0.start_buff.t16" 60 0 "VSS.t439" 200 11600,516 "start_buffer_0.start_delay.t2" 200 11600,516
device msubckt sky130_fd_pr__nfet_01v8 15182 5490 15183 5491  "VSS.t51" "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_1.t11" 60 0 "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_2.t2" 200 5800,258 "VSS.t52" 200 5800,258
device msubckt sky130_fd_pr__pfet_01v8 -5618 3794 -5617 3795  "VDD.t202" "a_n6748_3464#" 60 0 "VDD.t203" 600 34800,1316 "a_n6458_3464.t6" 600 34800,1316
device msubckt sky130_fd_pr__nfet_01v8 1228 3042 1229 3043  "VSS.t296" "vernier_delay_line_0.saff_delay_unit_0/saff_2_0.sense_amplifier_0.out2.t8" 60 0 "a_1170_2192#" 600 17400,658 "vernier_delay_line_0.saff_delay_unit_0/saff_2_0.sense_amplifier_0.out1.t1" 600 34800,1316
device msubckt sky130_fd_pr__pfet_01v8 8664 730 8665 731  "VDD.t469" "term_3.t5" 60 0 "VDD.t470" 600 34800,1316 "a_8694_730#" 600 17400,658
device msubckt sky130_fd_pr__pfet_01v8 7868 5820 7869 5821  "VDD.t346" "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_2.t13" 60 0 "VDD.t347" 600 17400,658 "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_1.t6" 600 34800,1316
device msubckt sky130_fd_pr__nfet_01v8 17326 296 17327 297  "VSS.t225" "a_17176_160#" 60 0 "VSS.t226" 200 5800,258 "term_7.t1" 200 5800,258
device msubckt sky130_fd_pr__nfet_01v8 8110 296 8111 297  "VSS.t164" "vernier_delay_line_0.saff_delay_unit_3/saff_2_0.sense_amplifier_0.out2.t5" 60 0 "a_8048_160#" 200 11600,516 "VSS.t165" 200 5800,258
device msubckt sky130_fd_pr__pfet_01v8 12638 3968 12639 3969  "VDD.t454" "vernier_delay_line_0.saff_delay_unit_5/saff_2_0.sense_amplifier_0.out2.t7" 60 0 "vernier_delay_line_0.saff_delay_unit_5/saff_2_0.sense_amplifier_0.out1.t2" 600 17400,658 "VDD.t455" 600 34800,1316
device msubckt sky130_fd_pr__nfet_01v8 -4748 3464 -4747 3465  "VSS.t517" "a_n6458_3464.t24" 60 0 "VSS.t518" 200 11600,516 "vernier_delay_line_0.stop_strong.t28" 200 11600,516
device msubckt sky130_fd_pr__nfet_01v8 10268 2192 10269 2193  "VSS.t42" "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_1.t12" 60 0 "a_10210_2192.t7" 600 34800,1316 "a_10298_2192#" 600 17400,658
device msubckt sky130_fd_pr__nfet_01v8 3596 5490 3597 5491  "VSS.t496" "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_1.t13" 60 0 "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_2.t1" 200 11600,516 "VSS.t497" 200 5800,258
device msubckt sky130_fd_pr__pfet_01v8 3634 730 3635 731  "VDD.t225" "vernier_delay_line_0.saff_delay_unit_1/saff_2_0.sense_amplifier_0.out1.t8" 60 0 "VDD.t226" 600 17400,658 "term_1.t2" 600 17400,658
device msubckt sky130_fd_pr__pfet_01v8 -1848 3794 -1847 3795  "VDD.t304" "a_n6458_3464.t23" 60 0 "VDD.t305" 600 34800,1316 "vernier_delay_line_0.stop_strong.t23" 600 34800,1316
device msubckt sky130_fd_pr__nfet_01v8 -3008 3464 -3007 3465  "VSS.t326" "a_n6458_3464.t22" 60 0 "VSS.t327" 200 11600,516 "vernier_delay_line_0.stop_strong.t22" 200 11600,516
device msubckt sky130_fd_pr__nfet_01v8 8954 2192 8955 2193  "VSS.t551" "vernier_delay_line_0.stop_strong.t61" 60 0 "VSS.t552" 600 17400,658 "a_7928_2192.t6" 600 17400,658
device msubckt sky130_fd_pr__pfet_01v8 -4470 5820 -4469 5821  "VDD.t212" "diff_gen_0.delay_unit_2_3.in_1.t11" 60 0 "VDD.t213" 600 17400,658 "diff_gen_0.delay_unit_2_4.in_2.t5" 600 34800,1316
device msubckt sky130_fd_pr__pfet_01v8 8602 3968 8603 3969  "VDD.t74" "vernier_delay_line_0.stop_strong.t60" 60 0 "vernier_delay_line_0.saff_delay_unit_3/saff_2_0.sense_amplifier_0.out2.t3" 600 17400,658 "VDD.t75" 600 34800,1316
device msubckt sky130_fd_pr__nfet_01v8 5410 5490 5411 5491  "VSS.t421" "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_2.t11" 60 0 "VSS.t422" 200 5800,258 "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_1.t5" 200 5800,258
device msubckt sky130_fd_pr__nfet_01v8 8286 296 8287 297  "VSS.t3" "vernier_delay_line_0.saff_delay_unit_3/saff_2_0.sense_amplifier_0.out1.t7" 60 0 "term_3.t0" 200 5800,258 "a_8316_296#" 200 5800,258
device msubckt sky130_fd_pr__pfet_01v8 1578 5820 1579 5821  "VDD.t210" "vernier_delay_line_0.start_pos.t11" 60 0 "VDD.t211" 600 17400,658 "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_2.t5" 600 34800,1316
device msubckt sky130_fd_pr__pfet_01v8 -1274 5820 -1273 5821  "VDD.t344" "diff_gen_0.delay_unit_2_6.in_2.t11" 60 0 "vernier_delay_line_0.start_pos.t7" 600 17400,658 "VDD.t345" 600 17400,658
device msubckt sky130_fd_pr__nfet_01v8 6232 2192 6233 2193  "VSS.t255" "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_2.t12" 60 0 "a_5646_2192.t10" 600 17400,658 "a_5910_2192.t3" 600 17400,658
device msubckt sky130_fd_pr__nfet_01v8 14920 3042 14921 3043  "VSS.t252" "vernier_delay_line_0.saff_delay_unit_6/saff_2_0.sense_amplifier_0.out2.t4" 60 0 "a_14862_2192#" 600 17400,658 "vernier_delay_line_0.saff_delay_unit_6/saff_2_0.sense_amplifier_0.out1.t0" 600 34800,1316
device msubckt sky130_fd_pr__pfet_01v8 -8518 3794 -8517 3795  "VDD.t407" "a_n8778_3464#" 60 0 "VDD.t408" 600 34800,1316 "a_n8488_3464#" 600 34800,1316
device msubckt sky130_fd_pr__nfet_01v8 7780 5490 7781 5491  "VSS.t567" "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_2.t11" 60 0 "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_1.t4" 200 5800,258 "VSS.t568" 200 5800,258
device msubckt sky130_fd_pr__nfet_01v8 1994 296 1995 297  "VSS.t209" "a_1886_1376#" 60 0 "vernier_delay_line_0.saff_delay_unit_0/saff_2_0.nq" 200 5800,258 "VSS.t210" 200 5800,258
device msubckt sky130_fd_pr__pfet_01v8 -10452 5984 -10451 5985  "VDD.t68" "start_buffer_0.start_buff.t15" 60 0 "VDD.t69" 600 34800,1316 "start_buffer_0.start_delay.t6" 600 34800,1316
device msubckt sky130_fd_pr__pfet_01v8 8248 5820 8249 5821  "VDD.t358" "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_1.t12" 60 0 "VDD.t359" 600 17400,658 "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_2.t2" 600 17400,658
device msubckt sky130_fd_pr__pfet_01v8 17880 730 17881 731  "VDD.t495" "a_17860_1376#" 60 0 "a_17822_730#" 600 17400,658 "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.nq" 600 17400,658
device msubckt sky130_fd_pr__nfet_01v8 -4734 5490 -4733 5491  "VSS.t105" "diff_gen_0.delay_unit_2_3.in_1.t10" 60 0 "diff_gen_0.delay_unit_2_3.in_2.t6" 200 11600,516 "VSS.t106" 200 5800,258
device msubckt sky130_fd_pr__pfet_01v8 -3746 5820 -3745 5821  "VDD.t300" "diff_gen_0.delay_unit_2_4.in_2.t10" 60 0 "VDD.t301" 600 17400,658 "diff_gen_0.delay_unit_2_5.in_1.t5" 600 34800,1316
device msubckt sky130_fd_pr__nfet_01v8 -7648 3464 -7647 3465  "VSS.t274" "a_n7908_3464#" 60 0 "VSS.t275" 200 11600,516 "a_n7618_3464#" 200 11600,516
device msubckt sky130_fd_pr__nfet_01v8 934 5490 935 5491  "VSS.t272" "vernier_delay_line_0.start_neg.t10" 60 0 "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_1.t2" 200 5800,258 "VSS.t273" 200 5800,258
device msubckt sky130_fd_pr__nfet_01v8 -6394 5490 -6393 5491  "VSS.t507" "diff_gen_0.delay_unit_2_2.in_2.t11" 60 0 "diff_gen_0.delay_unit_2_3.in_1.t2" 200 5800,258 "VSS.t508" 200 5800,258
device msubckt sky130_fd_pr__nfet_01v8 8514 3042 8515 3043  "VSS.t2" "vernier_delay_line_0.saff_delay_unit_3/saff_2_0.sense_amplifier_0.out1.t6" 60 0 "vernier_delay_line_0.saff_delay_unit_3/saff_2_0.sense_amplifier_0.out2.t1" 600 34800,1316 "a_8192_2192.t0" 600 17400,658
device msubckt sky130_fd_pr__nfet_01v8 17906 2192 17907 2193  "VSS.t413" "vernier_delay_line_0.stop_strong.t59" 60 0 "VSS.t414" 600 17400,658 "a_17056_2192.t10" 600 17400,658
device msubckt sky130_fd_pr__nfet_01v8 10884 2192 10885 2193  "VSS.t81" "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_2.t12" 60 0 "a_10474_2192.t3" 600 17400,658 "a_10210_2192.t2" 600 17400,658
device msubckt sky130_fd_pr__pfet_01v8 12900 5820 12901 5821  "VDD.t111" "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_1.t11" 60 0 "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_2.t2" 600 17400,658 "VDD.t112" 600 17400,658
device msubckt sky130_fd_pr__pfet_01v8 3040 5820 3041 5821  "VDD.t216" "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_2.t11" 60 0 "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_1.t7" 600 34800,1316 "VDD.t217" 600 17400,658
device msubckt sky130_fd_pr__pfet_01v8 -4748 3794 -4747 3795  "VDD.t42" "a_n6458_3464.t21" 60 0 "VDD.t43" 600 34800,1316 "vernier_delay_line_0.stop_strong.t3" 600 34800,1316
device msubckt sky130_fd_pr__pfet_01v8 18056 730 18057 731  "VDD.t86" "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.sense_amplifier_0.out1.t8" 60 0 "VDD.t87" 600 17400,658 "a_17860_1376#" 600 34800,1316
device msubckt sky130_fd_pr__nfet_01v8 16732 5490 16733 5491  "VSS.t367" "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_2.t14" 60 0 "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_1.t4" 200 11600,516 "VSS.t368" 200 5800,258
device msubckt sky130_fd_pr__nfet_01v8 1490 5490 1491 5491  "VSS.t264" "vernier_delay_line_0.start_pos.t10" 60 0 "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_2.t4" 200 5800,258 "VSS.t265" 200 5800,258
device msubckt sky130_fd_pr__nfet_01v8 -8866 5490 -8865 5491  "VSS.t193" "start_buffer_0.start_delay.t10" 60 0 "VSS.t194" 200 5800,258 "diff_gen_0.delay_unit_2_1.in_1.t4" 200 11600,516
device msubckt sky130_fd_pr__nfet_01v8 17554 2192 17555 2193  "VSS.t423" "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.d.t12" 60 0 "a_17144_2192#" 600 17400,658 "a_17056_2192.t2" 600 17400,658
device msubckt sky130_fd_pr__pfet_01v8 12850 730 12851 731  "VDD.t110" "a_12612_160#" 60 0 "term_5.t1" 600 17400,658 "a_12880_730#" 600 17400,658
device msubckt sky130_fd_pr__nfet_01v8 2108 2192 2109 2193  "VSS.t292" "vernier_delay_line_0.stop_strong.t58" 60 0 "VSS.t293" 600 17400,658 "a_1082_2192.t5" 600 17400,658
device msubckt sky130_fd_pr__pfet_01v8 17202 3968 17203 3969  "VDD.t38" "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.sense_amplifier_0.out2.t7" 60 0 "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.sense_amplifier_0.out1.t2" 600 17400,658 "VDD.t39" 600 34800,1316
device msubckt sky130_fd_pr__nfet_01v8 -3878 3464 -3877 3465  "VSS.t43" "a_n6458_3464.t20" 60 0 "VSS.t44" 200 11600,516 "vernier_delay_line_0.stop_strong.t2" 200 11600,516
device msubckt sky130_fd_pr__pfet_01v8 -3008 3794 -3007 3795  "VDD.t487" "a_n6458_3464.t19" 60 0 "VDD.t488" 600 34800,1316 "vernier_delay_line_0.stop_strong.t31" 600 34800,1316
device msubckt sky130_fd_pr__nfet_01v8 11210 296 11211 297  "VSS.t470" "vernier_delay_line_0.saff_delay_unit_4/saff_2_0.sense_amplifier_0.out1.t7" 60 0 "VSS.t471" 200 5800,258 "a_11014_1376#" 200 11600,516
device msubckt sky130_fd_pr__nfet_01v8 4478 2192 4479 2193  "VSS.t76" "vernier_delay_line_0.stop_strong.t57" 60 0 "a_3364_2192.t3" 600 17400,658 "VSS.t77" 600 34800,1316
device msubckt sky130_fd_pr__nfet_01v8 8160 5490 8161 5491  "VSS.t464" "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_1.t11" 60 0 "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_2.t5" 200 11600,516 "VSS.t465" 200 5800,258
device msubckt sky130_fd_pr__pfet_01v8 14714 5820 14715 5821  "VDD.t448" "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_2.t13" 60 0 "VDD.t449" 600 17400,658 "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_1.t6" 600 34800,1316
device msubckt sky130_fd_pr__nfet_01v8 8664 296 8665 297  "VSS.t116" "term_3.t4" 60 0 "VSS.t117" 200 11600,516 "a_8694_296#" 200 5800,258
device msubckt sky130_fd_pr__nfet_01v8 -8310 5490 -8309 5491  "VSS.t571" "start_buffer_0.start_buff.t14" 60 0 "VSS.t572" 200 5800,258 "diff_gen_0.delay_unit_2_1.in_2.t2" 200 11600,516
device msubckt sky130_fd_pr__nfet_01v8 -1998 5490 -1997 5491  "VSS.t24" "diff_gen_0.delay_unit_2_5.in_1.t11" 60 0 "diff_gen_0.delay_unit_2_6.in_2.t3" 200 5800,258 "VSS.t25" 200 5800,258
device msubckt sky130_fd_pr__nfet_01v8 -2138 3464 -2137 3465  "VSS.t539" "a_n6458_3464.t18" 60 0 "VSS.t540" 200 11600,516 "vernier_delay_line_0.stop_strong.t30" 200 11600,516
device msubckt sky130_fd_pr__nfet_01v8 5968 2192 5969 2193  "VSS.t566" "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_2.t10" 60 0 "a_5910_2192.t4" 600 17400,658 "a_5646_2192.t8" 600 17400,658
device msubckt sky130_fd_pr__nfet_01v8 -5114 5490 -5113 5491  "VSS.t449" "diff_gen_0.delay_unit_2_3.in_2.t10" 60 0 "diff_gen_0.delay_unit_2_4.in_1.t3" 200 5800,258 "VSS.t450" 200 5800,258
device msubckt sky130_fd_pr__pfet_01v8 6142 5820 6143 5821  "VDD.t181" "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_1.t13" 60 0 "VDD.t182" 600 17400,658 "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_2.t4" 600 34800,1316
device msubckt sky130_fd_pr__nfet_01v8 10442 5490 10443 5491  "VSS.t397" "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_1.t11" 60 0 "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_2.t0" 200 11600,516 "VSS.t398" 200 5800,258
device msubckt sky130_fd_pr__pfet_01v8 -7648 3794 -7647 3795  "VDD.t240" "a_n7908_3464#" 60 0 "VDD.t241" 600 34800,1316 "a_n7618_3464#" 600 34800,1316
device msubckt sky130_fd_pr__pfet_01v8 7986 3968 7987 3969  "VDD.t231" "vernier_delay_line_0.stop_strong.t56" 60 0 "VDD.t232" 600 34800,1316 "vernier_delay_line_0.saff_delay_unit_3/saff_2_0.sense_amplifier_0.out1.t3" 600 17400,658
device msubckt sky130_fd_pr__nfet_01v8 19834 5490 19835 5491  "VSS.t319" "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.d.t11" 60 0 "VSS.t320" 200 5800,258 "vernier_delay_line_0.delay_unit_2_0.out_2" 200 11600,516
device msubckt sky130_fd_pr__nfet_01v8 17114 3042 17115 3043  "VSS.t41" "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.sense_amplifier_0.out2.t6" 60 0 "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.sense_amplifier_0.out1.t1" 600 34800,1316 "a_17144_2192#" 600 17400,658
device msubckt sky130_fd_pr__nfet_01v8 15800 2192 15801 2193  "VSS.t84" "vernier_delay_line_0.stop_strong.t55" 60 0 "VSS.t85" 600 17400,658 "a_14774_2192.t2" 600 17400,658
device msubckt sky130_fd_pr__nfet_01v8 3634 296 3635 297  "VSS.t7" "a_3484_160#" 60 0 "VSS.t8" 200 5800,258 "term_1.t0" 200 5800,258
device msubckt sky130_fd_pr__nfet_01v8 4038 3042 4039 3043  "VSS.t299" "vernier_delay_line_0.saff_delay_unit_1/saff_2_0.sense_amplifier_0.out1.t7" 60 0 "a_3628_2192.t5" 600 17400,658 "vernier_delay_line_0.saff_delay_unit_1/saff_2_0.sense_amplifier_0.out2.t3" 600 34800,1316
device msubckt sky130_fd_pr__nfet_01v8 -6778 3464 -6777 3465  "VSS.t58" "a_n7038_3464#" 60 0 "VSS.t59" 200 11600,516 "a_n6748_3464#" 200 11600,516
device msubckt sky130_fd_pr__nfet_01v8 -2730 5490 -2729 5491  "VSS.t434" "diff_gen_0.delay_unit_2_5.in_2.t11" 60 0 "diff_gen_0.delay_unit_2_5.in_1.t3" 200 11600,516 "VSS.t435" 200 5800,258
device msubckt sky130_fd_pr__pfet_01v8 15448 3968 15449 3969  "VDD.t492" "vernier_delay_line_0.stop_strong.t54" 60 0 "vernier_delay_line_0.saff_delay_unit_6/saff_2_0.sense_amplifier_0.out2.t3" 600 17400,658 "VDD.t493" 600 34800,1316
device msubckt sky130_fd_pr__nfet_01v8 12256 5490 12257 5491  "VSS.t145" "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_2.t11" 60 0 "VSS.t146" 200 5800,258 "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_1.t4" 200 5800,258
device msubckt sky130_fd_pr__pfet_01v8 -718 5820 -717 5821  "VDD.t403" "diff_gen_0.delay_unit_2_6.in_1.t10" 60 0 "vernier_delay_line_0.start_neg.t5" 600 17400,658 "VDD.t404" 600 17400,658
device msubckt sky130_fd_pr__pfet_01v8 -3454 5820 -3453 5821  "VDD.t176" "diff_gen_0.delay_unit_2_4.in_1.t10" 60 0 "diff_gen_0.delay_unit_2_4.in_2.t7" 600 34800,1316 "VDD.t177" 600 17400,658
device msubckt sky130_fd_pr__nfet_01v8 13078 2192 13079 2193  "VSS.t174" "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_2.t12" 60 0 "a_12492_2192.t12" 600 17400,658 "a_12756_2192.t2" 600 17400,658
device msubckt sky130_fd_pr__pfet_01v8 -3878 3794 -3877 3795  "VDD.t168" "a_n6458_3464.t17" 60 0 "VDD.t169" 600 34800,1316 "vernier_delay_line_0.stop_strong.t15" 600 34800,1316
device msubckt sky130_fd_pr__nfet_01v8 -5038 3464 -5037 3465  "VSS.t199" "a_n6458_3464.t16" 60 0 "VSS.t200" 200 11600,516 "vernier_delay_line_0.stop_strong.t14" 200 11600,516
device msubckt sky130_fd_pr__pfet_01v8 1264 730 1265 731  "VDD.t348" "vernier_delay_line_0.saff_delay_unit_0/saff_2_0.sense_amplifier_0.out2.t7" 60 0 "a_1202_160#" 600 34800,1316 "VDD.t349" 600 17400,658
device msubckt sky130_fd_pr__pfet_01v8 17464 5820 17465 5821  "VDD.t70" "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_1.t13" 60 0 "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.nd.t7" 600 17400,658 "VDD.t71" 600 17400,658
device msubckt sky130_fd_pr__nfet_01v8 17880 296 17881 297  "VSS.t578" "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.sense_amplifier_0.out2.t5" 60 0 "a_17822_296#" 200 5800,258 "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.nq" 200 5800,258
device msubckt sky130_fd_pr__pfet_01v8 -5926 5820 -5925 5821  "VDD.t456" "diff_gen_0.delay_unit_2_2.in_1.t11" 60 0 "VDD.t457" 600 17400,658 "diff_gen_0.delay_unit_2_3.in_2.t4" 600 17400,658
device msubckt sky130_fd_pr__pfet_01v8 -2138 3794 -2137 3795  "VDD.t84" "a_n6458_3464.t15" 60 0 "VDD.t85" 600 34800,1316 "vernier_delay_line_0.stop_strong.t5" 600 34800,1316
device msubckt sky130_fd_pr__nfet_01v8 3862 2192 3863 2193  "VSS.t211" "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_1.t12" 60 0 "a_3452_2192#" 600 17400,658 "a_3364_2192.t9" 600 17400,658
device msubckt sky130_fd_pr__pfet_01v8 13404 730 13405 731  "VDD.t58" "vernier_delay_line_0.saff_delay_unit_5/saff_2_0.sense_amplifier_0.out2.t6" 60 0 "vernier_delay_line_0.saff_delay_unit_5/saff_2_0.nq" 600 17400,658 "VDD.t59" 600 17400,658
device msubckt sky130_fd_pr__nfet_01v8 -8574 5490 -8573 5491  "VSS.t451" "start_buffer_0.start_buff.t13" 60 0 "start_buffer_0.start_delay.t3" 200 11600,516 "VSS.t452" 200 5800,258
device msubckt sky130_fd_pr__pfet_01v8 -7586 5820 -7585 5821  "VDD.t80" "diff_gen_0.delay_unit_2_1.in_2.t10" 60 0 "VDD.t81" 600 17400,658 "diff_gen_0.delay_unit_2_2.in_1.t1" 600 34800,1316
device msubckt sky130_fd_pr__pfet_01v8 3510 3968 3511 3969  "VDD.t395" "vernier_delay_line_0.saff_delay_unit_1/saff_2_0.sense_amplifier_0.out2.t6" 60 0 "vernier_delay_line_0.saff_delay_unit_1/saff_2_0.sense_amplifier_0.out1.t2" 600 17400,658 "VDD.t396" 600 34800,1316
device msubckt sky130_fd_pr__nfet_01v8 9042 2192 9043 2193  "VSS.t207" "vernier_delay_line_0.stop_strong.t53" 60 0 "a_7928_2192.t7" 600 17400,658 "VSS.t208" 600 34800,1316
device msubckt sky130_fd_pr__nfet_01v8 17730 3042 17731 3043  "VSS.t47" "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.sense_amplifier_0.out1.t7" 60 0 "a_17320_2192.t5" 600 17400,658 "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.sense_amplifier_0.out2.t3" 600 34800,1316
device msubckt sky130_fd_pr__nfet_01v8 18056 296 18057 297  "VSS.t378" "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.sense_amplifier_0.out1.t6" 60 0 "VSS.t379" 200 5800,258 "a_17860_1376#" 200 11600,516
device msubckt sky130_fd_pr__nfet_01v8 1140 2192 1141 2193  "VSS.t28" "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_1.t12" 60 0 "a_1082_2192.t0" 600 34800,1316 "a_1170_2192#" 600 17400,658
device msubckt sky130_fd_pr__pfet_01v8 5878 5820 5879 5821  "VDD.t496" "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_1.t11" 60 0 "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_2.t1" 600 34800,1316 "VDD.t497" 600 17400,658
device msubckt sky130_fd_pr__nfet_01v8 -1268 3464 -1267 3465  "VSS.t95" "a_n6458_3464.t14" 60 0 "VSS.t96" 200 11600,516 "vernier_delay_line_0.stop_strong.t4" 200 11600,516
device msubckt sky130_fd_pr__nfet_01v8 12850 296 12851 297  "VSS.t351" "vernier_delay_line_0.saff_delay_unit_5/saff_2_0.sense_amplifier_0.out1.t5" 60 0 "term_5.t2" 200 5800,258 "a_12880_296#" 200 5800,258
device msubckt sky130_fd_pr__pfet_01v8 19278 5820 19279 5821  "VDD.t117" "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.nd.t11" 60 0 "VDD.t118" 600 17400,658 "vernier_delay_line_0.delay_unit_2_0.out_1.t4" 600 34800,1316
device msubckt sky130_fd_pr__pfet_01v8 -7030 5820 -7029 5821  "VDD.t431" "diff_gen_0.delay_unit_2_1.in_1.t10" 60 0 "VDD.t432" 600 17400,658 "diff_gen_0.delay_unit_2_2.in_2.t7" 600 34800,1316
device msubckt sky130_fd_pr__nfet_01v8 11324 2192 11325 2193  "VSS.t212" "vernier_delay_line_0.stop_strong.t52" 60 0 "a_10210_2192.t11" 600 17400,658 "VSS.t213" 600 34800,1316
device msubckt sky130_fd_pr__pfet_01v8 -6778 3794 -6777 3795  "VDD.t52" "a_n7038_3464#" 60 0 "VDD.t53" 600 34800,1316 "a_n6748_3464#" 600 34800,1316
device msubckt sky130_fd_pr__pfet_01v8 4364 730 4365 731  "VDD.t342" "vernier_delay_line_0.saff_delay_unit_1/saff_2_0.sense_amplifier_0.out1.t6" 60 0 "VDD.t343" 600 17400,658 "a_4168_1376#" 600 34800,1316
device msubckt sky130_fd_pr__nfet_01v8 3422 3042 3423 3043  "VSS.t555" "vernier_delay_line_0.saff_delay_unit_1/saff_2_0.sense_amplifier_0.out2.t5" 60 0 "vernier_delay_line_0.saff_delay_unit_1/saff_2_0.sense_amplifier_0.out1.t1" 600 34800,1316 "a_3452_2192#" 600 17400,658
device msubckt sky130_fd_pr__nfet_01v8 12814 2192 12815 2193  "VSS.t53" "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_2.t11" 60 0 "a_12756_2192.t3" 600 17400,658 "a_12492_2192.t1" 600 17400,658
device msubckt sky130_fd_pr__pfet_01v8 5828 730 5829 731  "VDD.t274" "vernier_delay_line_0.saff_delay_unit_2/saff_2_0.sense_amplifier_0.out2.t7" 60 0 "a_5766_160#" 600 34800,1316 "VDD.t275" 600 17400,658
device msubckt sky130_fd_pr__nfet_01v8 10150 5490 10151 5491  "VSS.t288" "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_2.t11" 60 0 "VSS.t289" 200 5800,258 "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_1.t4" 200 11600,516
device msubckt sky130_fd_pr__nfet_01v8 5792 3042 5793 3043  "VSS.t111" "vernier_delay_line_0.saff_delay_unit_2/saff_2_0.sense_amplifier_0.out2.t6" 60 0 "a_5734_2192#" 600 17400,658 "vernier_delay_line_0.saff_delay_unit_2/saff_2_0.sense_amplifier_0.out1.t1" 600 34800,1316
device msubckt sky130_fd_pr__pfet_01v8 -5038 3794 -5037 3795  "VDD.t106" "a_n6458_3464.t13" 60 0 "VDD.t107" 600 34800,1316 "vernier_delay_line_0.stop_strong.t9" 600 34800,1316
device msubckt sky130_fd_pr__pfet_01v8 10480 730 10481 731  "VDD.t425" "vernier_delay_line_0.saff_delay_unit_4/saff_2_0.sense_amplifier_0.out1.t6" 60 0 "VDD.t426" 600 17400,658 "term_4.t2" 600 17400,658
device msubckt sky130_fd_pr__pfet_01v8 -6306 5820 -6305 5821  "VDD.t477" "diff_gen_0.delay_unit_2_2.in_2.t10" 60 0 "VDD.t478" 600 17400,658 "diff_gen_0.delay_unit_2_3.in_1.t4" 600 34800,1316
device msubckt sky130_fd_pr__pfet_01v8 14832 3968 14833 3969  "VDD.t249" "vernier_delay_line_0.stop_strong.t51" 60 0 "VDD.t250" 600 34800,1316 "vernier_delay_line_0.saff_delay_unit_6/saff_2_0.sense_amplifier_0.out1.t2" 600 17400,658
device msubckt sky130_fd_pr__pfet_01v8 1756 3968 1757 3969  "VDD.t195" "vernier_delay_line_0.stop_strong.t50" 60 0 "vernier_delay_line_0.saff_delay_unit_0/saff_2_0.sense_amplifier_0.out2.t1" 600 17400,658 "VDD.t196" 600 34800,1316
device msubckt sky130_fd_pr__nfet_01v8 -4168 3464 -4167 3465  "VSS.t120" "a_n6458_3464.t12" 60 0 "VSS.t121" 200 11600,516 "vernier_delay_line_0.stop_strong.t8" 200 11600,516
device msubckt sky130_fd_pr__pfet_01v8 -1450 5820 -1449 5821  "VDD.t262" "diff_gen_0.delay_unit_2_6.in_2.t10" 60 0 "diff_gen_0.delay_unit_2_6.in_1.t6" 600 34800,1316 "VDD.t263" 600 17400,658
device msubckt sky130_fd_pr__nfet_01v8 19190 5490 19191 5491  "VSS.t138" "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.nd.t10" 60 0 "vernier_delay_line_0.delay_unit_2_0.out_1.t2" 200 5800,258 "VSS.t139" 200 5800,258
device msubckt sky130_fd_pr__nfet_01v8 6408 2192 6409 2193  "VSS.t276" "vernier_delay_line_0.stop_strong.t49" 60 0 "a_5646_2192.t2" 600 17400,658 "VSS.t277" 600 17400,658
device msubckt sky130_fd_pr__pfet_01v8 1402 5820 1403 5821  "VDD.t479" "vernier_delay_line_0.start_pos.t9" 60 0 "VDD.t480" 600 17400,658 "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_2.t6" 600 17400,658
device msubckt sky130_fd_pr__nfet_01v8 8778 2192 8779 2193  "VSS.t185" "vernier_delay_line_0.stop_strong.t48" 60 0 "VSS.t186" 600 17400,658 "a_7928_2192.t8" 600 17400,658
device msubckt sky130_fd_pr__pfet_01v8 3772 5820 3773 5821  "VDD.t185" "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_1.t11" 60 0 "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_2.t7" 600 17400,658 "VDD.t186" 600 17400,658
device msubckt sky130_fd_pr__pfet_01v8 -1268 3794 -1267 3795  "VDD.t90" "a_n6458_3464.t11" 60 0 "VDD.t91" 600 34800,1316 "vernier_delay_line_0.stop_strong.t7" 600 34800,1316
device msubckt sky130_fd_pr__pfet_01v8 8928 730 8929 731  "VDD.t0" "vernier_delay_line_0.saff_delay_unit_3/saff_2_0.sense_amplifier_0.out1.t5" 60 0 "VDD.t1" 600 17400,658 "a_8732_1376#" 600 34800,1316
device msubckt sky130_fd_pr__nfet_01v8 -2086 5490 -2085 5491  "VSS.t505" "diff_gen_0.delay_unit_2_5.in_1.t10" 60 0 "VSS.t506" 200 5800,258 "diff_gen_0.delay_unit_2_6.in_2.t4" 200 5800,258
device msubckt sky130_fd_pr__nfet_01v8 6056 2192 6057 2193  "VSS.t463" "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_1.t10" 60 0 "a_5646_2192.t7" 600 17400,658 "a_5734_2192#" 600 17400,658
device msubckt sky130_fd_pr__nfet_01v8 -6570 5490 -6569 5491  "VSS.t315" "diff_gen_0.delay_unit_2_2.in_2.t9" 60 0 "diff_gen_0.delay_unit_2_2.in_1.t6" 200 11600,516 "VSS.t316" 200 5800,258
device msubckt sky130_fd_pr__nfet_01v8 1264 296 1265 297  "VSS.t371" "vernier_delay_line_0.saff_delay_unit_0/saff_2_0.sense_amplifier_0.out2.t6" 60 0 "a_1202_160#" 200 11600,516 "VSS.t372" 200 5800,258
device msubckt sky130_fd_pr__pfet_01v8 -1910 5820 -1909 5821  "VDD.t334" "diff_gen_0.delay_unit_2_5.in_1.t9" 60 0 "VDD.t335" 600 17400,658 "diff_gen_0.delay_unit_2_6.in_2.t6" 600 34800,1316
device msubckt sky130_fd_pr__nfet_01v8 1668 3042 1669 3043  "VSS.t308" "vernier_delay_line_0.saff_delay_unit_0/saff_2_0.sense_amplifier_0.out1.t4" 60 0 "vernier_delay_line_0.saff_delay_unit_0/saff_2_0.sense_amplifier_0.out2.t3" 600 34800,1316 "a_1346_2192.t1" 600 17400,658
device msubckt sky130_fd_pr__pfet_01v8 3216 5820 3217 5821  "VDD.t98" "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_2.t10" 60 0 "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_1.t1" 600 17400,658 "VDD.t99" 600 17400,658
device msubckt sky130_fd_pr__pfet_01v8 -7294 5820 -7293 5821  "VDD.t375" "diff_gen_0.delay_unit_2_1.in_1.t9" 60 0 "diff_gen_0.delay_unit_2_1.in_2.t7" 600 34800,1316 "VDD.t376" 600 17400,658
device msubckt sky130_fd_pr__pfet_01v8 8074 3968 8075 3969  "VDD.t143" "vernier_delay_line_0.saff_delay_unit_3/saff_2_0.sense_amplifier_0.out2.t4" 60 0 "vernier_delay_line_0.saff_delay_unit_3/saff_2_0.sense_amplifier_0.out1.t2" 600 17400,658 "VDD.t144" 600 34800,1316
device msubckt sky130_fd_pr__nfet_01v8 -4558 5490 -4557 5491  "VSS.t447" "diff_gen_0.delay_unit_2_3.in_1.t9" 60 0 "diff_gen_0.delay_unit_2_4.in_2.t2" 200 5800,258 "VSS.t448" 200 5800,258
device msubckt sky130_fd_pr__nfet_01v8 758 5490 759 5491  "VSS.t256" "vernier_delay_line_0.start_neg.t9" 60 0 "vernier_delay_line_0.start_pos.t0" 200 11600,516 "VSS.t257" 200 5800,258
device msubckt sky130_fd_pr__nfet_01v8 16908 5490 16909 5491  "VSS.t127" "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_2.t13" 60 0 "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.d.t3" 200 5800,258 "VSS.t128" 200 5800,258
device msubckt sky130_fd_pr__nfet_01v8 13404 296 13405 297  "VSS.t509" "a_13296_1376#" 60 0 "vernier_delay_line_0.saff_delay_unit_5/saff_2_0.nq" 200 5800,258 "VSS.t510" 200 5800,258
device msubckt sky130_fd_pr__pfet_01v8 5586 5820 5587 5821  "VDD.t129" "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_2.t10" 60 0 "VDD.t130" 600 17400,658 "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_1.t0" 600 34800,1316
device msubckt sky130_fd_pr__nfet_01v8 -1362 5490 -1361 5491  "VSS.t191" "diff_gen_0.delay_unit_2_6.in_2.t9" 60 0 "VSS.t192" 200 5800,258 "vernier_delay_line_0.start_pos.t3" 200 5800,258
device msubckt sky130_fd_pr__nfet_01v8 -7068 3464 -7067 3465  "VSS.t10" "a_n7328_3464#" 60 0 "VSS.t11" 200 11600,516 "a_n7038_3464#" 200 11600,516
device msubckt sky130_fd_pr__pfet_01v8 12724 5820 12725 5821  "VDD.t292" "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_1.t10" 60 0 "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_2.t0" 600 34800,1316 "VDD.t293" 600 17400,658
device msubckt sky130_fd_pr__pfet_01v8 6004 730 6005 731  "VDD.t149" "a_5766_160#" 60 0 "term_2.t1" 600 17400,658 "a_6034_730#" 600 17400,658
device msubckt sky130_fd_pr__pfet_01v8 10356 3968 10357 3969  "VDD.t429" "vernier_delay_line_0.saff_delay_unit_4/saff_2_0.sense_amplifier_0.out2.t6" 60 0 "vernier_delay_line_0.saff_delay_unit_4/saff_2_0.sense_amplifier_0.out1.t3" 600 17400,658 "VDD.t430" 600 34800,1316
device msubckt sky130_fd_pr__nfet_01v8 15008 2192 15009 2193  "VSS.t126" "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_2.t12" 60 0 "a_14774_2192.t3" 600 17400,658 "a_15038_2192.t3" 600 17400,658
device msubckt sky130_fd_pr__nfet_01v8 8336 5490 8337 5491  "VSS.t466" "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_1.t9" 60 0 "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_2.t6" 200 5800,258 "VSS.t467" 200 5800,258
device msubckt sky130_fd_pr__nfet_01v8 -3834 5490 -3833 5491  "VSS.t286" "diff_gen_0.delay_unit_2_4.in_2.t9" 60 0 "diff_gen_0.delay_unit_2_5.in_1.t2" 200 5800,258 "VSS.t287" 200 5800,258
device msubckt sky130_fd_pr__pfet_01v8 -4168 3794 -4167 3795  "VDD.t88" "a_n6458_3464.t10" 60 0 "VDD.t89" 600 34800,1316 "vernier_delay_line_0.stop_strong.t6" 600 34800,1316
device msubckt sky130_fd_pr__nfet_01v8 4302 2192 4303 2193  "VSS.t332" "vernier_delay_line_0.stop_strong.t47" 60 0 "a_3364_2192.t4" 600 17400,658 "VSS.t333" 600 17400,658
device msubckt sky130_fd_pr__nfet_01v8 17378 2192 17379 2193  "VSS.t75" "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.nd.t9" 60 0 "a_17320_2192.t3" 600 17400,658 "a_17056_2192.t6" 600 17400,658
device msubckt sky130_fd_pr__pfet_01v8 11034 730 11035 731  "VDD.t491" "a_11014_1376#" 60 0 "a_10976_730#" 600 17400,658 "vernier_delay_line_0.saff_delay_unit_4/saff_2_0.nq" 600 17400,658
device msubckt sky130_fd_pr__nfet_01v8 6672 2192 6673 2193  "VSS.t363" "vernier_delay_line_0.stop_strong.t46" 60 0 "VSS.t364" 600 17400,658 "a_5646_2192.t3" 600 17400,658
device msubckt sky130_fd_pr__nfet_01v8 4364 296 4365 297  "VSS.t343" "vernier_delay_line_0.saff_delay_unit_1/saff_2_0.sense_amplifier_0.out1.t5" 60 0 "VSS.t344" 200 5800,258 "a_4168_1376#" 200 11600,516
device msubckt sky130_fd_pr__pfet_01v8 6320 3968 6321 3969  "VDD.t452" "vernier_delay_line_0.stop_strong.t45" 60 0 "vernier_delay_line_0.saff_delay_unit_2/saff_2_0.sense_amplifier_0.out2.t0" 600 17400,658 "VDD.t453" 600 34800,1316
device msubckt sky130_fd_pr__nfet_01v8 -3298 3464 -3297 3465  "VSS.t122" "a_n6458_3464.t9" 60 0 "VSS.t123" 200 11600,516 "vernier_delay_line_0.stop_strong.t11" 200 11600,516
device msubckt sky130_fd_pr__nfet_01v8 5828 296 5829 297  "VSS.t529" "vernier_delay_line_0.saff_delay_unit_2/saff_2_0.sense_amplifier_0.out2.t5" 60 0 "a_5766_160#" 200 11600,516 "VSS.t530" 200 5800,258
device msubckt sky130_fd_pr__pfet_01v8 14538 5820 14539 5821  "VDD.t46" "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_2.t10" 60 0 "VDD.t47" 600 17400,658 "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_1.t0" 600 17400,658
device msubckt sky130_fd_pr__nfet_01v8 10618 5490 10619 5491  "VSS.t395" "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_1.t10" 60 0 "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_2.t4" 200 5800,258 "VSS.t396" 200 5800,258
device msubckt sky130_fd_pr__pfet_01v8 -6014 5820 -6013 5821  "VDD.t187" "diff_gen_0.delay_unit_2_2.in_1.t10" 60 0 "diff_gen_0.delay_unit_2_2.in_2.t1" 600 34800,1316 "VDD.t188" 600 17400,658
device msubckt sky130_fd_pr__nfet_01v8 10268 3042 10269 3043  "VSS.t42" "vernier_delay_line_0.saff_delay_unit_4/saff_2_0.sense_amplifier_0.out2.t5" 60 0 "vernier_delay_line_0.saff_delay_unit_4/saff_2_0.sense_amplifier_0.out1.t1" 600 34800,1316 "a_10298_2192#" 600 17400,658
device msubckt sky130_fd_pr__nfet_01v8 12988 5490 12989 5491  "VSS.t489" "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_1.t9" 60 0 "VSS.t490" 200 5800,258 "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_2.t7" 200 11600,516
device msubckt sky130_fd_pr__nfet_01v8 10480 296 10481 297  "VSS.t482" "a_10330_160#" 60 0 "VSS.t483" 200 5800,258 "term_4.t0" 200 5800,258
device msubckt sky130_fd_pr__nfet_01v8 19658 5490 19659 5491  "VSS.t317" "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.d.t10" 60 0 "VSS.t318" 200 5800,258 "vernier_delay_line_0.delay_unit_2_0.out_2" 200 5800,258
device msubckt sky130_fd_pr__pfet_01v8 -7068 3794 -7067 3795  "VDD.t13" "a_n7328_3464#" 60 0 "VDD.t14" 600 34800,1316 "a_n7038_3464#" 600 34800,1316
device msubckt sky130_fd_pr__nfet_01v8 6232 3042 6233 3043  "VSS.t255" "vernier_delay_line_0.saff_delay_unit_2/saff_2_0.sense_amplifier_0.out1.t5" 60 0 "vernier_delay_line_0.saff_delay_unit_2/saff_2_0.sense_amplifier_0.out2.t2" 600 34800,1316 "a_5910_2192.t1" 600 17400,658
device msubckt sky130_fd_pr__nfet_01v8 15624 2192 15625 2193  "VSS.t12" "vernier_delay_line_0.stop_strong.t44" 60 0 "VSS.t13" 600 17400,658 "a_14774_2192.t0" 600 17400,658
device msubckt sky130_fd_pr__pfet_01v8 15220 730 15221 731  "VDD.t434" "vernier_delay_line_0.saff_delay_unit_6/saff_2_0.nq" 60 0 "a_15162_730#" 600 17400,658 "VDD.t435" 600 34800,1316
device msubckt sky130_fd_pr__nfet_01v8 17994 2192 17995 2193  "VSS.t365" "vernier_delay_line_0.stop_strong.t43" 60 0 "a_17056_2192.t11" 600 17400,658 "VSS.t366" 600 17400,658
device msubckt sky130_fd_pr__pfet_01v8 -5290 5820 -5289 5821  "VDD.t460" "diff_gen_0.delay_unit_2_3.in_2.t9" 60 0 "diff_gen_0.delay_unit_2_3.in_1.t7" 600 34800,1316 "VDD.t461" 600 17400,658
device msubckt sky130_fd_pr__nfet_01v8 8928 296 8929 297  "VSS.t0" "vernier_delay_line_0.saff_delay_unit_3/saff_2_0.sense_amplifier_0.out1.t4" 60 0 "VSS.t1" 200 5800,258 "a_8732_1376#" 200 11600,516
device msubckt sky130_fd_pr__pfet_01v8 17642 3968 17643 3969  "VDD.t220" "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.sense_amplifier_0.out1.t5" 60 0 "VDD.t221" 600 34800,1316 "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.sense_amplifier_0.out2.t1" 600 17400,658
device msubckt sky130_fd_pr__nfet_01v8 -6198 3464 -6197 3465  "VSS.t231" "a_n6748_3464#" 60 0 "VSS.t232" 200 11600,516 "a_n6458_3464.t2" 200 11600,516
device msubckt sky130_fd_pr__nfet_01v8 14450 5490 14451 5491  "VSS.t543" "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_2.t9" 60 0 "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_1.t7" 200 11600,516 "VSS.t544" 200 5800,258
device msubckt sky130_fd_pr__nfet_01v8 15272 2192 15273 2193  "VSS.t72" "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_1.t12" 60 0 "a_14862_2192#" 600 17400,658 "a_14774_2192.t9" 600 17400,658
device msubckt sky130_fd_pr__pfet_01v8 -3278 5820 -3277 5821  "VDD.t50" "diff_gen_0.delay_unit_2_4.in_1.t9" 60 0 "diff_gen_0.delay_unit_2_5.in_2.t0" 600 17400,658 "VDD.t51" 600 17400,658
device msubckt sky130_fd_pr__pfet_01v8 -3298 3794 -3297 3795  "VDD.t108" "a_n6458_3464.t8" 60 0 "VDD.t109" 600 34800,1316 "vernier_delay_line_0.stop_strong.t10" 600 34800,1316
device msubckt sky130_fd_pr__nfet_01v8 2196 2192 2197 2193  "VSS.t266" "vernier_delay_line_0.stop_strong.t42" 60 0 "a_1082_2192.t6" 600 17400,658 "VSS.t267" 600 34800,1316
device msubckt sky130_fd_pr__nfet_01v8 10884 3042 10885 3043  "VSS.t81" "vernier_delay_line_0.saff_delay_unit_4/saff_2_0.sense_amplifier_0.out1.t5" 60 0 "a_10474_2192.t5" 600 17400,658 "vernier_delay_line_0.saff_delay_unit_4/saff_2_0.sense_amplifier_0.out2.t1" 600 34800,1316
device msubckt sky130_fd_pr__pfet_01v8 17288 5820 17289 5821  "VDD.t282" "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_1.t11" 60 0 "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_2.t7" 600 34800,1316 "VDD.t283" 600 17400,658
device msubckt sky130_fd_pr__nfet_01v8 1316 2192 1317 2193  "VSS.t249" "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_2.t9" 60 0 "a_1082_2192.t1" 600 17400,658 "a_1346_2192.t5" 600 17400,658
device msubckt sky130_fd_pr__pfet_01v8 12432 5820 12433 5821  "VDD.t125" "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_2.t10" 60 0 "VDD.t126" 600 17400,658 "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_1.t3" 600 34800,1316
device msubckt sky130_fd_pr__pfet_01v8 -5750 5820 -5749 5821  "VDD.t318" "diff_gen_0.delay_unit_2_2.in_1.t9" 60 0 "VDD.t319" 600 17400,658 "diff_gen_0.delay_unit_2_3.in_2.t5" 600 34800,1316
device msubckt sky130_fd_pr__nfet_01v8 3686 2192 3687 2193  "VSS.t236" "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_2.t9" 60 0 "a_3628_2192.t3" 600 17400,658 "a_3364_2192.t1" 600 17400,658
device msubckt sky130_fd_pr__pfet_01v8 6558 730 6559 731  "VDD.t137" "vernier_delay_line_0.saff_delay_unit_2/saff_2_0.sense_amplifier_0.out2.t4" 60 0 "vernier_delay_line_0.saff_delay_unit_2/saff_2_0.nq" 600 17400,658 "VDD.t138" 600 17400,658
device msubckt sky130_fd_pr__pfet_01v8 -2554 5820 -2553 5821  "VDD.t147" "diff_gen_0.delay_unit_2_5.in_2.t10" 60 0 "diff_gen_0.delay_unit_2_6.in_1.t5" 600 17400,658 "VDD.t148" 600 17400,658
device msubckt sky130_fd_pr__nfet_01v8 -8398 5490 -8397 5491  "VSS.t39" "start_buffer_0.start_buff.t12" 60 0 "diff_gen_0.delay_unit_2_1.in_2.t3" 200 5800,258 "VSS.t40" 200 5800,258
device msubckt sky130_fd_pr__nfet_01v8 -806 5490 -805 5491  "VSS.t157" "diff_gen_0.delay_unit_2_6.in_1.t9" 60 0 "VSS.t158" 200 5800,258 "vernier_delay_line_0.start_neg.t1" 200 5800,258
device msubckt sky130_fd_pr__pfet_01v8 19102 5820 19103 5821  "VDD.t72" "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.nd.t8" 60 0 "VDD.t73" 600 17400,658 "vernier_delay_line_0.delay_unit_2_0.out_1.t5" 600 17400,658
device msubckt sky130_fd_pr__nfet_01v8 6004 296 6005 297  "VSS.t536" "vernier_delay_line_0.saff_delay_unit_2/saff_2_0.sense_amplifier_0.out1.t4" 60 0 "term_2.t2" 200 5800,258 "a_6034_296#" 200 5800,258
device msubckt sky130_fd_pr__pfet_01v8 12674 730 12675 731  "VDD.t389" "vernier_delay_line_0.saff_delay_unit_5/saff_2_0.sense_amplifier_0.out2.t5" 60 0 "a_12612_160#" 600 34800,1316 "VDD.t390" 600 17400,658
device msubckt sky130_fd_pr__pfet_01v8 -4010 5820 -4009 5821  "VDD.t465" "diff_gen_0.delay_unit_2_4.in_2.t8" 60 0 "diff_gen_0.delay_unit_2_4.in_1.t7" 600 34800,1316 "VDD.t466" 600 17400,658
device msubckt sky130_fd_pr__nfet_01v8 17552 5490 17553 5491  "VSS.t311" "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_1.t10" 60 0 "VSS.t312" 200 5800,258 "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.nd.t3" 200 11600,516
device msubckt sky130_fd_pr__nfet_01v8 11034 296 11035 297  "VSS.t468" "vernier_delay_line_0.saff_delay_unit_4/saff_2_0.sense_amplifier_0.out2.t4" 60 0 "a_10976_296#" 200 5800,258 "vernier_delay_line_0.saff_delay_unit_4/saff_2_0.nq" 200 5800,258
device msubckt sky130_fd_pr__nfet_01v8 11148 2192 11149 2193  "VSS.t187" "vernier_delay_line_0.stop_strong.t41" 60 0 "a_10210_2192.t12" 600 17400,658 "VSS.t188" 600 17400,658
device msubckt sky130_fd_pr__pfet_01v8 1528 730 1529 731  "VDD.t233" "vernier_delay_line_0.saff_delay_unit_0/saff_2_0.nq" 60 0 "a_1470_730#" 600 17400,658 "VDD.t234" 600 34800,1316
device msubckt sky130_fd_pr__nfet_01v8 -7674 5490 -7673 5491  "VSS.t290" "diff_gen_0.delay_unit_2_1.in_2.t9" 60 0 "diff_gen_0.delay_unit_2_2.in_1.t5" 200 5800,258 "VSS.t291" 200 5800,258
device msubckt sky130_fd_pr__pfet_01v8 -6198 3794 -6197 3795  "VDD.t204" "a_n6748_3464#" 60 0 "VDD.t205" 600 34800,1316 "a_n6458_3464.t7" 600 34800,1316
device msubckt sky130_fd_pr__nfet_01v8 12638 2192 12639 2193  "VSS.t50" "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_1.t10" 60 0 "a_12580_2192#" 600 17400,658 "a_12492_2192.t0" 600 17400,658
device msubckt sky130_fd_pr__pfet_01v8 9886 5820 9887 5821  "VDD.t252" "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_2.t10" 60 0 "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_1.t0" 600 34800,1316 "VDD.t253" 600 17400,658
device msubckt sky130_fd_pr__nfet_01v8 5966 5490 5967 5491  "VSS.t569" "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_1.t10" 60 0 "VSS.t570" 200 5800,258 "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_2.t7" 200 5800,258
device msubckt sky130_fd_pr__nfet_01v8 -9130 5490 -9129 5491  "VSS.t89" "start_buffer_0.start_delay.t9" 60 0 "start_buffer_0.start_buff.t8" 200 11600,516 "VSS.t90" 200 5800,258
device msubckt sky130_fd_pr__pfet_01v8 13166 3968 13167 3969  "VDD.t164" "vernier_delay_line_0.stop_strong.t40" 60 0 "vernier_delay_line_0.saff_delay_unit_5/saff_2_0.sense_amplifier_0.out2.t2" 600 17400,658 "VDD.t165" 600 34800,1316
device msubckt sky130_fd_pr__nfet_01v8 1932 2192 1933 2193  "VSS.t337" "vernier_delay_line_0.stop_strong.t39" 60 0 "VSS.t338" 600 17400,658 "a_1082_2192.t7" 600 17400,658
device msubckt sky130_fd_pr__nfet_01v8 -7118 5490 -7117 5491  "VSS.t175" "diff_gen_0.delay_unit_2_1.in_1.t8" 60 0 "diff_gen_0.delay_unit_2_2.in_2.t4" 200 5800,258 "VSS.t176" 200 5800,258
device msubckt sky130_fd_pr__pfet_01v8 15182 5820 15183 5821  "VDD.t62" "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_1.t9" 60 0 "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_2.t5" 600 17400,658 "VDD.t63" 600 17400,658
device msubckt sky130_fd_pr__pfet_01v8 3950 3968 3951 3969  "VDD.t150" "vernier_delay_line_0.saff_delay_unit_1/saff_2_0.sense_amplifier_0.out1.t4" 60 0 "VDD.t151" 600 34800,1316 "vernier_delay_line_0.saff_delay_unit_1/saff_2_0.sense_amplifier_0.out2.t2" 600 17400,658
device msubckt sky130_fd_pr__nfet_01v8 8602 2192 8603 2193  "VSS.t4" "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_2.t9" 60 0 "a_8192_2192.t4" 600 17400,658 "a_7928_2192.t9" 600 17400,658
device msubckt sky130_fd_pr__pfet_01v8 15774 730 15775 731  "VDD.t362" "vernier_delay_line_0.saff_delay_unit_6/saff_2_0.sense_amplifier_0.out1.t6" 60 0 "VDD.t363" 600 17400,658 "a_15578_1376#" 600 34800,1316
device msubckt sky130_fd_pr__nfet_01v8 1580 2192 1581 2193  "VSS.t531" "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_1.t10" 60 0 "a_1170_2192#" 600 17400,658 "a_1082_2192.t12" 600 17400,658
device msubckt sky130_fd_pr__nfet_01v8 15220 296 15221 297  "VSS.t484" "vernier_delay_line_0.saff_delay_unit_6/saff_2_0.nq" 60 0 "a_15162_296#" 200 5800,258 "VSS.t485" 200 11600,516
device msubckt sky130_fd_pr__nfet_01v8 13078 3042 13079 3043  "VSS.t174" "vernier_delay_line_0.saff_delay_unit_5/saff_2_0.sense_amplifier_0.out1.t4" 60 0 "vernier_delay_line_0.saff_delay_unit_5/saff_2_0.sense_amplifier_0.out2.t0" 600 34800,1316 "a_12756_2192.t5" 600 17400,658
device msubckt sky130_fd_pr__pfet_01v8 3596 5820 3597 5821  "VDD.t258" "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_1.t9" 60 0 "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_2.t0" 600 34800,1316 "VDD.t259" 600 17400,658
device msubckt sky130_fd_pr__nfet_01v8 8250 2192 8251 2193  "VSS.t488" "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_2.t8" 60 0 "a_8192_2192.t5" 600 17400,658 "a_7928_2192.t12" 600 17400,658
device msubckt sky130_fd_pr__pfet_01v8 5410 5820 5411 5821  "VDD.t324" "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_2.t8" 60 0 "VDD.t325" 600 17400,658 "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_1.t3" 600 17400,658
device msubckt sky130_fd_pr__pfet_01v8 1906 730 1907 731  "VDD.t180" "a_1886_1376#" 60 0 "a_1848_730#" 600 17400,658 "vernier_delay_line_0.saff_delay_unit_0/saff_2_0.nq" 600 17400,658
device msubckt sky130_fd_pr__nfet_01v8 1140 3042 1141 3043  "VSS.t28" "vernier_delay_line_0.saff_delay_unit_0/saff_2_0.sense_amplifier_0.out2.t5" 60 0 "vernier_delay_line_0.saff_delay_unit_0/saff_2_0.sense_amplifier_0.out1.t2" 600 34800,1316 "a_1170_2192#" 600 17400,658
device msubckt sky130_fd_pr__nfet_01v8 10532 2192 10533 2193  "VSS.t60" "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_2.t9" 60 0 "a_10474_2192.t2" 600 17400,658 "a_10210_2192.t3" 600 17400,658
device msubckt sky130_fd_pr__pfet_01v8 13228 730 13229 731  "VDD.t127" "term_5.t5" 60 0 "VDD.t128" 600 34800,1316 "a_13258_730#" 600 17400,658
device msubckt sky130_fd_pr__pfet_01v8 7780 5820 7781 5821  "VDD.t11" "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_2.t9" 60 0 "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_1.t7" 600 17400,658 "VDD.t12" 600 17400,658
device msubckt sky130_fd_pr__nfet_01v8 3860 5490 3861 5491  "VSS.t189" "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_1.t8" 60 0 "VSS.t190" 200 5800,258 "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_2.t4" 200 11600,516
device msubckt sky130_fd_pr__nfet_01v8 6558 296 6559 297  "VSS.t278" "a_6450_1376#" 60 0 "vernier_delay_line_0.saff_delay_unit_2/saff_2_0.nq" 200 5800,258 "VSS.t279" 200 5800,258
device msubckt sky130_fd_pr__nfet_01v8 -1186 5490 -1185 5491  "VSS.t426" "diff_gen_0.delay_unit_2_6.in_2.t8" 60 0 "VSS.t427" 200 5800,258 "vernier_delay_line_0.start_pos.t4" 200 11600,516
device msubckt sky130_fd_pr__nfet_01v8 18082 2192 18083 2193  "VSS.t179" "vernier_delay_line_0.stop_strong.t38" 60 0 "VSS.t180" 600 17400,658 "a_17056_2192.t12" 600 17400,658
device msubckt sky130_fd_pr__pfet_01v8 -4734 5820 -4733 5821  "VDD.t100" "diff_gen_0.delay_unit_2_3.in_1.t8" 60 0 "diff_gen_0.delay_unit_2_3.in_2.t7" 600 34800,1316 "VDD.t101" 600 17400,658
device msubckt sky130_fd_pr__pfet_01v8 12550 3968 12551 3969  "VDD.t312" "vernier_delay_line_0.stop_strong.t37" 60 0 "VDD.t313" 600 34800,1316 "vernier_delay_line_0.saff_delay_unit_5/saff_2_0.sense_amplifier_0.out1.t3" 600 17400,658
device msubckt sky130_fd_pr__nfet_01v8 17202 2192 17203 2193  "VSS.t440" "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.d.t9" 60 0 "a_17144_2192#" 600 17400,658 "a_17056_2192.t3" 600 17400,658
device msubckt sky130_fd_pr__pfet_01v8 934 5820 935 5821  "VDD.t450" "vernier_delay_line_0.start_neg.t8" 60 0 "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_1.t5" 600 17400,658 "VDD.t451" 600 17400,658
device msubckt sky130_fd_pr__nfet_01v8 12674 296 12675 297  "VSS.t345" "vernier_delay_line_0.saff_delay_unit_5/saff_2_0.sense_amplifier_0.out2.t4" 60 0 "a_12612_160#" 200 11600,516 "VSS.t346" 200 5800,258
device msubckt sky130_fd_pr__nfet_01v8 3304 5490 3305 5491  "VSS.t354" "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_2.t8" 60 0 "VSS.t355" 200 5800,258 "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_1.t4" 200 11600,516
device msubckt sky130_fd_pr__pfet_01v8 -6394 5820 -6393 5821  "VDD.t316" "diff_gen_0.delay_unit_2_2.in_2.t8" 60 0 "diff_gen_0.delay_unit_2_3.in_1.t5" 600 17400,658 "VDD.t317" 600 17400,658
device msubckt sky130_fd_pr__nfet_01v8 4126 2192 4127 2193  "VSS.t341" "vernier_delay_line_0.stop_strong.t36" 60 0 "a_3364_2192.t5" 600 17400,658 "VSS.t342" 600 17400,658
device msubckt sky130_fd_pr__nfet_01v8 1528 296 1529 297  "VSS.t260" "vernier_delay_line_0.saff_delay_unit_0/saff_2_0.nq" 60 0 "a_1470_296#" 200 5800,258 "VSS.t261" 200 11600,516
device msubckt sky130_fd_pr__pfet_01v8 4188 730 4189 731  "VDD.t494" "a_4168_1376#" 60 0 "a_4130_730#" 600 17400,658 "vernier_delay_line_0.saff_delay_unit_1/saff_2_0.nq" 600 17400,658
device msubckt sky130_fd_pr__nfet_01v8 6496 2192 6497 2193  "VSS.t347" "vernier_delay_line_0.stop_strong.t35" 60 0 "VSS.t348" 600 17400,658 "a_5646_2192.t4" 600 17400,658
device msubckt sky130_fd_pr__pfet_01v8 16732 5820 16733 5821  "VDD.t436" "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_2.t11" 60 0 "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_1.t5" 600 34800,1316 "VDD.t437" 600 17400,658
device msubckt sky130_fd_pr__nfet_01v8 12812 5490 12813 5491  "VSS.t149" "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_1.t8" 60 0 "VSS.t150" 200 5800,258 "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_2.t3" 200 5800,258
device msubckt sky130_fd_pr__pfet_01v8 -8866 5820 -8865 5821  "VDD.t104" "start_buffer_0.start_delay.t8" 60 0 "VDD.t105" 600 17400,658 "diff_gen_0.delay_unit_2_1.in_1.t7" 600 34800,1316
device msubckt sky130_fd_pr__pfet_01v8 1490 5820 1491 5821  "VDD.t294" "vernier_delay_line_0.start_pos.t8" 60 0 "vernier_delay_line_0.saff_delay_unit_1/delay_unit_2_0.in_2.t7" 600 17400,658 "VDD.t295" 600 17400,658
device msubckt sky130_fd_pr__pfet_01v8 17414 730 17415 731  "VDD.t197" "a_17176_160#" 60 0 "term_7.t0" 600 17400,658 "a_17444_730#" 600 17400,658
device msubckt sky130_fd_pr__nfet_01v8 7986 2192 7987 2193  "VSS.t162" "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_1.t9" 60 0 "a_7928_2192.t3" 600 34800,1316 "a_8016_2192#" 600 17400,658
device msubckt sky130_fd_pr__pfet_01v8 8160 5820 8161 5821  "VDD.t413" "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_1.t8" 60 0 "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_2.t6" 600 34800,1316 "VDD.t414" 600 17400,658
device msubckt sky130_fd_pr__pfet_01v8 -8310 5820 -8309 5821  "VDD.t32" "start_buffer_0.start_buff.t11" 60 0 "VDD.t33" 600 17400,658 "diff_gen_0.delay_unit_2_1.in_2.t6" 600 34800,1316
device msubckt sky130_fd_pr__pfet_01v8 -1998 5820 -1997 5821  "VDD.t471" "diff_gen_0.delay_unit_2_5.in_1.t8" 60 0 "diff_gen_0.delay_unit_2_6.in_2.t7" 600 17400,658 "VDD.t472" 600 17400,658
device msubckt sky130_fd_pr__nfet_01v8 15774 296 15775 297  "VSS.t387" "vernier_delay_line_0.saff_delay_unit_6/saff_2_0.sense_amplifier_0.out1.t5" 60 0 "VSS.t388" 200 5800,258 "a_15578_1376#" 200 11600,516
device msubckt sky130_fd_pr__nfet_01v8 14626 5490 14627 5491  "VSS.t541" "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_2.t8" 60 0 "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_1.t7" 200 5800,258 "VSS.t542" 200 5800,258
device msubckt sky130_fd_pr__pfet_01v8 -5114 5820 -5113 5821  "VDD.t44" "diff_gen_0.delay_unit_2_3.in_2.t8" 60 0 "diff_gen_0.delay_unit_2_4.in_1.t6" 600 17400,658 "VDD.t45" 600 17400,658
device msubckt sky130_fd_pr__pfet_01v8 10796 3968 10797 3969  "VDD.t415" "vernier_delay_line_0.saff_delay_unit_4/saff_2_0.sense_amplifier_0.out1.t4" 60 0 "VDD.t416" 600 34800,1316 "vernier_delay_line_0.saff_delay_unit_4/saff_2_0.sense_amplifier_0.out2.t3" 600 17400,658
device msubckt sky130_fd_pr__nfet_01v8 15448 2192 15449 2193  "VSS.t385" "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_2.t10" 60 0 "a_15038_2192.t4" 600 17400,658 "a_14774_2192.t11" 600 17400,658
device msubckt sky130_fd_pr__nfet_01v8 16996 5490 16997 5491  "VSS.t335" "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_2.t9" 60 0 "VSS.t336" 200 5800,258 "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.d.t4" 200 11600,516
device msubckt sky130_fd_pr__pfet_01v8 8374 730 8375 731  "VDD.t387" "vernier_delay_line_0.saff_delay_unit_3/saff_2_0.nq" 60 0 "a_8316_730#" 600 17400,658 "VDD.t388" 600 34800,1316
device msubckt sky130_fd_pr__pfet_01v8 10442 5820 10443 5821  "VDD.t338" "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_1.t8" 60 0 "vernier_delay_line_0.saff_delay_unit_4/delay_unit_2_0.in_2.t1" 600 34800,1316 "VDD.t339" 600 17400,658
device msubckt sky130_fd_pr__pfet_01v8 19834 5820 19835 5821  "VDD.t409" "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.d.t8" 60 0 "VDD.t410" 600 17400,658 "vernier_delay_line_0.delay_unit_2_0.out_2" 600 34800,1316
device msubckt sky130_fd_pr__nfet_01v8 6054 5490 6055 5491  "VSS.t87" "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_1.t9" 60 0 "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_2.t3" 200 5800,258 "VSS.t88" 200 5800,258
device msubckt sky130_fd_pr__nfet_01v8 2020 2192 2021 2193  "VSS.t352" "vernier_delay_line_0.stop_strong.t34" 60 0 "a_1082_2192.t8" 600 17400,658 "VSS.t353" 600 17400,658
device msubckt sky130_fd_pr__nfet_01v8 15096 2192 15097 2193  "VSS.t334" "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_2.t8" 60 0 "a_15038_2192.t5" 600 17400,658 "a_14774_2192.t6" 600 17400,658
device msubckt sky130_fd_pr__nfet_01v8 4390 2192 4391 2193  "VSS.t132" "vernier_delay_line_0.stop_strong.t33" 60 0 "VSS.t133" 600 17400,658 "a_3364_2192.t6" 600 17400,658
device msubckt sky130_fd_pr__nfet_01v8 1906 296 1907 297  "VSS.t27" "vernier_delay_line_0.saff_delay_unit_0/saff_2_0.sense_amplifier_0.out2.t4" 60 0 "a_1848_296#" 200 5800,258 "vernier_delay_line_0.saff_delay_unit_0/saff_2_0.nq" 200 5800,258
device msubckt sky130_fd_pr__pfet_01v8 -2730 5820 -2729 5821  "VDD.t133" "diff_gen_0.delay_unit_2_5.in_2.t9" 60 0 "diff_gen_0.delay_unit_2_5.in_1.t4" 600 34800,1316 "VDD.t134" 600 17400,658
device msubckt sky130_fd_pr__nfet_01v8 3510 2192 3511 2193  "VSS.t86" "vernier_delay_line_0.saff_delay_unit_2/delay_unit_2_0.in_1.t8" 60 0 "a_3452_2192#" 600 17400,658 "a_3364_2192.t10" 600 17400,658
device msubckt sky130_fd_pr__nfet_01v8 -11612 5654 -11611 5655  "VSS.t22" "a_n11872_5654#" 60 0 "VSS.t23" 200 11600,516 "start_buffer_0.start_buff.t3" 200 11600,516
device msubckt sky130_fd_pr__nfet_01v8 13228 296 13229 297  "VSS.t147" "term_5.t4" 60 0 "VSS.t148" 200 11600,516 "a_13258_296#" 200 5800,258
device msubckt sky130_fd_pr__pfet_01v8 12256 5820 12257 5821  "VDD.t54" "vernier_delay_line_0.saff_delay_unit_5/delay_unit_2_0.in_2.t8" 60 0 "VDD.t55" 600 17400,658 "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_1.t0" 600 17400,658
device msubckt sky130_fd_pr__nfet_01v8 5880 2192 5881 2193  "VSS.t9" "vernier_delay_line_0.saff_delay_unit_3/delay_unit_2_0.in_2.t8" 60 0 "a_5646_2192.t9" 600 17400,658 "a_5910_2192.t5" 600 17400,658
device msubckt sky130_fd_pr__nfet_01v8 -630 5490 -629 5491  "VSS.t155" "diff_gen_0.delay_unit_2_6.in_1.t8" 60 0 "VSS.t156" 200 5800,258 "vernier_delay_line_0.start_neg.t2" 200 11600,516
device msubckt sky130_fd_pr__nfet_01v8 -3366 5490 -3365 5491  "VSS.t549" "diff_gen_0.delay_unit_2_4.in_1.t8" 60 0 "VSS.t550" 200 5800,258 "diff_gen_0.delay_unit_2_5.in_2.t7" 200 5800,258
device msubckt sky130_fd_pr__nfet_01v8 15006 5490 15007 5491  "VSS.t68" "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_1.t8" 60 0 "vernier_delay_line_0.saff_delay_unit_6/delay_unit_2_0.in_2.t0" 200 11600,516 "VSS.t69" 200 5800,258
device msubckt sky130_fd_pr__nfet_01v8 -7850 5490 -7849 5491  "VSS.t91" "diff_gen_0.delay_unit_2_1.in_2.t8" 60 0 "diff_gen_0.delay_unit_2_1.in_1.t0" 200 11600,516 "VSS.t92" 200 5800,258
device msubckt sky130_fd_pr__nfet_01v8 -5908 3464 -5907 3465  "VSS.t233" "a_n6748_3464#" 60 0 "VSS.t234" 200 11600,516 "a_n6458_3464.t3" 200 11600,516
device msubckt sky130_fd_pr__nfet_01v8 17376 5490 17377 5491  "VSS.t456" "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_1.t9" 60 0 "VSS.t457" 200 5800,258 "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.nd.t4" 200 5800,258
device msubckt sky130_fd_pr__pfet_01v8 -8574 5820 -8573 5821  "VDD.t30" "start_buffer_0.start_buff.t10" 60 0 "start_buffer_0.start_delay.t7" 600 34800,1316 "VDD.t31" 600 17400,658
device msubckt sky130_fd_pr__nfet_01v8 -5838 5490 -5837 5491  "VSS.t562" "diff_gen_0.delay_unit_2_2.in_1.t8" 60 0 "diff_gen_0.delay_unit_2_3.in_2.t2" 200 5800,258 "VSS.t563" 200 5800,258
device msubckt sky130_fd_pr__nfet_01v8 13342 2192 13343 2193  "VSS.t134" "vernier_delay_line_0.stop_strong.t32" 60 0 "VSS.t135" 600 17400,658 "a_12492_2192.t9" 600 17400,658
device msubckt sky130_fd_pr__nfet_01v8 4188 296 4189 297  "VSS.t581" "vernier_delay_line_0.saff_delay_unit_1/saff_2_0.sense_amplifier_0.out2.t4" 60 0 "a_4130_296#" 200 5800,258 "vernier_delay_line_0.saff_delay_unit_1/saff_2_0.nq" 200 5800,258
device msubckt sky130_fd_pr__pfet_01v8 17968 730 17969 731  "VDD.t502" "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.sense_amplifier_0.out2.t4" 60 0 "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.nq" 600 17400,658 "VDD.t503" 600 17400,658
device msubckt sky130_fd_pr__nfet_01v8 -2642 5490 -2641 5491  "VSS.t436" "diff_gen_0.delay_unit_2_5.in_2.t8" 60 0 "VSS.t437" 200 5800,258 "diff_gen_0.delay_unit_2_6.in_1.t2" 200 5800,258
device msubckt sky130_fd_pr__pfet_01v8 8752 730 8753 731  "VDD.t224" "a_8732_1376#" 60 0 "a_8694_730#" 600 17400,658 "vernier_delay_line_0.saff_delay_unit_3/saff_2_0.nq" 600 17400,658
device msubckt sky130_fd_pr__nfet_01v8 14832 2192 14833 2193  "VSS.t382" "vernier_delay_line_0.saff_delay_unit_7/delay_unit_2_0.in_1.t8" 60 0 "a_14774_2192.t10" 600 34800,1316 "a_14862_2192#" 600 17400,658
device msubckt sky130_fd_pr__nfet_01v8 17414 296 17415 297  "VSS.t380" "vernier_delay_line_0.saff_delay_unit_7/saff_2_0.sense_amplifier_0.out1.t4" 60 0 "term_7.t3" 200 5800,258 "a_17444_296#" 200 5800,258
device msubckt sky130_fd_pr__pfet_01v8 15360 3968 15361 3969  "VDD.t364" "vernier_delay_line_0.saff_delay_unit_6/saff_2_0.sense_amplifier_0.out1.t4" 60 0 "VDD.t365" 600 34800,1316 "vernier_delay_line_0.saff_delay_unit_6/saff_2_0.sense_amplifier_0.out2.t2" 600 17400,658
