<!doctype html><html><head><meta name='viewport' content='width=device-width,initial-scale=1'><meta charset='UTF-8'><link rel='stylesheet' type='text/css' href='../../../../../../../../style.css'></head><body><h2>Coverage Report</h2><h4>Created: 2024-05-17 18:10</h4><div class='centered'><table><div class='source-name-title'><pre>/home/jon/llvm-project/llvm/lib/CodeGen/SelectionDAG/InstrEmitter.cpp</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source (<a href='#L91'>jump to first uncovered line</a>)</pre></td></td></tr><tr><td class='line-number'><a name='L1' href='#L1'><pre>1</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//==--- InstrEmitter.cpp - Emit MachineInstrs for the SelectionDAG class ---==//</pre></td></tr><tr><td class='line-number'><a name='L2' href='#L2'><pre>2</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L3' href='#L3'><pre>3</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</pre></td></tr><tr><td class='line-number'><a name='L4' href='#L4'><pre>4</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// See https://llvm.org/LICENSE.txt for license information.</pre></td></tr><tr><td class='line-number'><a name='L5' href='#L5'><pre>5</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</pre></td></tr><tr><td class='line-number'><a name='L6' href='#L6'><pre>6</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L7' href='#L7'><pre>7</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===----------------------------------------------------------------------===//</pre></td></tr><tr><td class='line-number'><a name='L8' href='#L8'><pre>8</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L9' href='#L9'><pre>9</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// This implements the Emit routines for the SelectionDAG class, which creates</pre></td></tr><tr><td class='line-number'><a name='L10' href='#L10'><pre>10</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// MachineInstrs based on the decisions of the SelectionDAG instruction</pre></td></tr><tr><td class='line-number'><a name='L11' href='#L11'><pre>11</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// selection.</pre></td></tr><tr><td class='line-number'><a name='L12' href='#L12'><pre>12</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L13' href='#L13'><pre>13</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===----------------------------------------------------------------------===//</pre></td></tr><tr><td class='line-number'><a name='L14' href='#L14'><pre>14</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L15' href='#L15'><pre>15</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;InstrEmitter.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L16' href='#L16'><pre>16</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;SDNodeDbgValue.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L17' href='#L17'><pre>17</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/BinaryFormat/Dwarf.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L18' href='#L18'><pre>18</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/MachineConstantPool.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L19' href='#L19'><pre>19</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/MachineFunction.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L20' href='#L20'><pre>20</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/MachineInstrBuilder.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L21' href='#L21'><pre>21</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/MachineRegisterInfo.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L22' href='#L22'><pre>22</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/StackMaps.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L23' href='#L23'><pre>23</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/TargetInstrInfo.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L24' href='#L24'><pre>24</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/TargetLowering.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L25' href='#L25'><pre>25</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/TargetSubtargetInfo.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L26' href='#L26'><pre>26</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/IR/DebugInfoMetadata.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L27' href='#L27'><pre>27</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/IR/PseudoProbe.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L28' href='#L28'><pre>28</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/Support/ErrorHandling.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L29' href='#L29'><pre>29</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/Target/TargetMachine.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L30' href='#L30'><pre>30</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>using namespace llvm;</pre></td></tr><tr><td class='line-number'><a name='L31' href='#L31'><pre>31</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L32' href='#L32'><pre>32</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define DEBUG_TYPE &quot;instr-emitter&quot;</pre></td></tr><tr><td class='line-number'><a name='L33' href='#L33'><pre>33</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L34' href='#L34'><pre>34</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// MinRCSize - Smallest register class we allow when constraining virtual</pre></td></tr><tr><td class='line-number'><a name='L35' href='#L35'><pre>35</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// registers.  If satisfying all register class constraints would require</pre></td></tr><tr><td class='line-number'><a name='L36' href='#L36'><pre>36</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// using a smaller register class, emit a COPY to a new virtual register</pre></td></tr><tr><td class='line-number'><a name='L37' href='#L37'><pre>37</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// instead.</pre></td></tr><tr><td class='line-number'><a name='L38' href='#L38'><pre>38</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>const unsigned MinRCSize = 4;</pre></td></tr><tr><td class='line-number'><a name='L39' href='#L39'><pre>39</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L40' href='#L40'><pre>40</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// CountResults - The results of target nodes have register or immediate</pre></td></tr><tr><td class='line-number'><a name='L41' href='#L41'><pre>41</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// operands first, then an optional chain, and optional glue operands (which do</pre></td></tr><tr><td class='line-number'><a name='L42' href='#L42'><pre>42</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// not go into the resulting MachineInstr).</pre></td></tr><tr><td class='line-number'><a name='L43' href='#L43'><pre>43</pre></a></td><td class='covered-line'><pre>8.47M</pre></td><td class='code'><pre>unsigned InstrEmitter::CountResults(SDNode *Node) {</pre></td></tr><tr><td class='line-number'><a name='L44' href='#L44'><pre>44</pre></a></td><td class='covered-line'><pre>8.47M</pre></td><td class='code'><pre>  unsigned N = Node-&gt;getNumValues();</pre></td></tr><tr><td class='line-number'><a name='L45' href='#L45'><pre>45</pre></a></td><td class='covered-line'><pre>9.29M</pre></td><td class='code'><pre>  while (N &amp;&amp; <div class='tooltip'>Node-&gt;getValueType(N - 1) == MVT::Glue<span class='tooltip-content'>9.27M</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L45' href='#L45'><span>45:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>813k</span>, <span class='None'>False</span>: <span class='covered-line'>8.47M</span>]
  Branch (<span class='line-number'><a name='L45' href='#L45'><span>45:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>9.27M</span>, <span class='None'>False</span>: <span class='covered-line'>14.4k</span>]
  Branch (<span class='line-number'><a name='L45' href='#L45'><span>45:15</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>813k</span>, <span class='None'>False</span>: <span class='covered-line'>8.46M</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L45'><span>45:10</span></a></span>) to (<span class='line-number'><a href='#L45'><span>45:53</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (45:10)
     Condition C2 --> (45:15)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L46' href='#L46'><pre>46</pre></a></td><td class='covered-line'><pre>813k</pre></td><td class='code'><pre>    --N;</pre></td></tr><tr><td class='line-number'><a name='L47' href='#L47'><pre>47</pre></a></td><td class='covered-line'><pre>8.47M</pre></td><td class='code'><pre>  if (N &amp;&amp; <div class='tooltip'>Node-&gt;getValueType(N - 1) == MVT::Other<span class='tooltip-content'>8.46M</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L47' href='#L47'><span>47:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.42M</span>, <span class='None'>False</span>: <span class='covered-line'>5.05M</span>]
  Branch (<span class='line-number'><a name='L47' href='#L47'><span>47:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8.46M</span>, <span class='None'>False</span>: <span class='covered-line'>14.4k</span>]
  Branch (<span class='line-number'><a name='L47' href='#L47'><span>47:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.42M</span>, <span class='None'>False</span>: <span class='covered-line'>5.04M</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L47'><span>47:7</span></a></span>) to (<span class='line-number'><a href='#L47'><span>47:51</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (47:7)
     Condition C2 --> (47:12)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L48' href='#L48'><pre>48</pre></a></td><td class='covered-line'><pre>3.42M</pre></td><td class='code'><pre>    --N;    // Skip over chain result.</pre></td></tr><tr><td class='line-number'><a name='L49' href='#L49'><pre>49</pre></a></td><td class='covered-line'><pre>8.47M</pre></td><td class='code'><pre>  return N;</pre></td></tr><tr><td class='line-number'><a name='L50' href='#L50'><pre>50</pre></a></td><td class='covered-line'><pre>8.47M</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L51' href='#L51'><pre>51</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L52' href='#L52'><pre>52</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// countOperands - The inputs to target nodes have any actual inputs first,</pre></td></tr><tr><td class='line-number'><a name='L53' href='#L53'><pre>53</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// followed by an optional chain operand, then an optional glue operand.</pre></td></tr><tr><td class='line-number'><a name='L54' href='#L54'><pre>54</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Compute the number of actual operands that will go into the resulting</pre></td></tr><tr><td class='line-number'><a name='L55' href='#L55'><pre>55</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// MachineInstr.</pre></td></tr><tr><td class='line-number'><a name='L56' href='#L56'><pre>56</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>///</pre></td></tr><tr><td class='line-number'><a name='L57' href='#L57'><pre>57</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Also count physreg RegisterSDNode and RegisterMaskSDNode operands preceding</pre></td></tr><tr><td class='line-number'><a name='L58' href='#L58'><pre>58</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// the chain and glue. These operands may be implicit on the machine instr.</pre></td></tr><tr><td class='line-number'><a name='L59' href='#L59'><pre>59</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static unsigned countOperands(SDNode *Node, unsigned NumExpUses,</pre></td></tr><tr><td class='line-number'><a name='L60' href='#L60'><pre>60</pre></a></td><td class='covered-line'><pre>4.61M</pre></td><td class='code'><pre>                              unsigned &amp;NumImpUses) {</pre></td></tr><tr><td class='line-number'><a name='L61' href='#L61'><pre>61</pre></a></td><td class='covered-line'><pre>4.61M</pre></td><td class='code'><pre>  unsigned N = Node-&gt;getNumOperands();</pre></td></tr><tr><td class='line-number'><a name='L62' href='#L62'><pre>62</pre></a></td><td class='covered-line'><pre>5.44M</pre></td><td class='code'><pre>  while (N &amp;&amp; <div class='tooltip'>Node-&gt;getOperand(N - 1).getValueType() == MVT::Glue<span class='tooltip-content'>5.40M</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L62' href='#L62'><span>62:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>822k</span>, <span class='None'>False</span>: <span class='covered-line'>4.61M</span>]
  Branch (<span class='line-number'><a name='L62' href='#L62'><span>62:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5.40M</span>, <span class='None'>False</span>: <span class='covered-line'>36.6k</span>]
  Branch (<span class='line-number'><a name='L62' href='#L62'><span>62:15</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>822k</span>, <span class='None'>False</span>: <span class='covered-line'>4.58M</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L62'><span>62:10</span></a></span>) to (<span class='line-number'><a href='#L62'><span>62:66</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (62:10)
     Condition C2 --> (62:15)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L63' href='#L63'><pre>63</pre></a></td><td class='covered-line'><pre>822k</pre></td><td class='code'><pre>    --N;</pre></td></tr><tr><td class='line-number'><a name='L64' href='#L64'><pre>64</pre></a></td><td class='covered-line'><pre>4.61M</pre></td><td class='code'><pre>  if (N &amp;&amp; <div class='tooltip'>Node-&gt;getOperand(N - 1).getValueType() == MVT::Other<span class='tooltip-content'>4.58M</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L64' href='#L64'><span>64:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.22M</span>, <span class='None'>False</span>: <span class='covered-line'>2.39M</span>]
  Branch (<span class='line-number'><a name='L64' href='#L64'><span>64:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4.58M</span>, <span class='None'>False</span>: <span class='covered-line'>36.6k</span>]
  Branch (<span class='line-number'><a name='L64' href='#L64'><span>64:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.22M</span>, <span class='None'>False</span>: <span class='covered-line'>2.36M</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L64'><span>64:7</span></a></span>) to (<span class='line-number'><a href='#L64'><span>64:64</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (64:7)
     Condition C2 --> (64:12)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>2.22M</pre></td><td class='code'><pre>    --N; // Ignore chain if it exists.</pre></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L67' href='#L67'><pre>67</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Count RegisterSDNode and RegisterMaskSDNode operands for NumImpUses.</pre></td></tr><tr><td class='line-number'><a name='L68' href='#L68'><pre>68</pre></a></td><td class='covered-line'><pre>4.61M</pre></td><td class='code'><pre>  NumImpUses = N - NumExpUses;</pre></td></tr><tr><td class='line-number'><a name='L69' href='#L69'><pre>69</pre></a></td><td class='covered-line'><pre>5.36M</pre></td><td class='code'><pre>  for (unsigned I = N; I &gt; NumExpUses; <div class='tooltip'>--I<span class='tooltip-content'>745k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L69' href='#L69'><span>69:24</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>758k</span>, <span class='None'>False</span>: <span class='covered-line'>4.60M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L70' href='#L70'><pre>70</pre></a></td><td class='covered-line'><pre>758k</pre></td><td class='code'><pre>    if (isa&lt;RegisterMaskSDNode&gt;(Node-&gt;getOperand(I - 1)))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L70' href='#L70'><span>70:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>75.3k</span>, <span class='None'>False</span>: <span class='covered-line'>682k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L71' href='#L71'><pre>71</pre></a></td><td class='covered-line'><pre>75.3k</pre></td><td class='code'><pre>      continue;</pre></td></tr><tr><td class='line-number'><a name='L72' href='#L72'><pre>72</pre></a></td><td class='covered-line'><pre>682k</pre></td><td class='code'><pre>    if (RegisterSDNode *RN = dyn_cast&lt;RegisterSDNode&gt;(Node-&gt;getOperand(I - 1)))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L72' href='#L72'><span>72:25</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>676k</span>, <span class='None'>False</span>: <span class='covered-line'>6.33k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L73' href='#L73'><pre>73</pre></a></td><td class='covered-line'><pre>676k</pre></td><td class='code'><pre>      if (RN-&gt;getReg().isPhysical())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L73' href='#L73'><span>73:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>670k</span>, <span class='None'>False</span>: <span class='covered-line'>6.16k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L74' href='#L74'><pre>74</pre></a></td><td class='covered-line'><pre>670k</pre></td><td class='code'><pre>        continue;</pre></td></tr><tr><td class='line-number'><a name='L75' href='#L75'><pre>75</pre></a></td><td class='covered-line'><pre>12.5k</pre></td><td class='code'><pre>    NumImpUses = N - I;</pre></td></tr><tr><td class='line-number'><a name='L76' href='#L76'><pre>76</pre></a></td><td class='covered-line'><pre>12.5k</pre></td><td class='code'><pre>    break;</pre></td></tr><tr><td class='line-number'><a name='L77' href='#L77'><pre>77</pre></a></td><td class='covered-line'><pre>682k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L78' href='#L78'><pre>78</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L79' href='#L79'><pre>79</pre></a></td><td class='covered-line'><pre>4.61M</pre></td><td class='code'><pre>  return N;</pre></td></tr><tr><td class='line-number'><a name='L80' href='#L80'><pre>80</pre></a></td><td class='covered-line'><pre>4.61M</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L81' href='#L81'><pre>81</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L82' href='#L82'><pre>82</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// EmitCopyFromReg - Generate machine code for an CopyFromReg node or an</pre></td></tr><tr><td class='line-number'><a name='L83' href='#L83'><pre>83</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// implicit physical register output.</pre></td></tr><tr><td class='line-number'><a name='L84' href='#L84'><pre>84</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void InstrEmitter::EmitCopyFromReg(SDNode *Node, unsigned ResNo, bool IsClone,</pre></td></tr><tr><td class='line-number'><a name='L85' href='#L85'><pre>85</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                   Register SrcReg,</pre></td></tr><tr><td class='line-number'><a name='L86' href='#L86'><pre>86</pre></a></td><td class='covered-line'><pre>1.59M</pre></td><td class='code'><pre>                                   DenseMap&lt;SDValue, Register&gt; &amp;VRBaseMap) {</pre></td></tr><tr><td class='line-number'><a name='L87' href='#L87'><pre>87</pre></a></td><td class='covered-line'><pre>1.59M</pre></td><td class='code'><pre>  Register VRBase;</pre></td></tr><tr><td class='line-number'><a name='L88' href='#L88'><pre>88</pre></a></td><td class='covered-line'><pre>1.59M</pre></td><td class='code'><pre>  if (SrcReg.isVirtual()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L88' href='#L88'><span>88:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.42M</span>, <span class='None'>False</span>: <span class='covered-line'>163k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L89' href='#L89'><pre>89</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Just use the input register directly!</pre></td></tr><tr><td class='line-number'><a name='L90' href='#L90'><pre>90</pre></a></td><td class='covered-line'><pre>1.42M</pre></td><td class='code'><pre>    SDValue Op(Node, ResNo);</pre></td></tr><tr><td class='line-number'><a name='L91' href='#L91'><pre>91</pre></a></td><td class='covered-line'><pre>1.42M</pre></td><td class='code'><pre>    if (IsClone)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L91' href='#L91'><span>91:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>1.42M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L92' href='#L92'><pre>92</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>      <span class='red'>VRBaseMap.erase(Op)</span>;</pre></td></tr><tr><td class='line-number'><a name='L93' href='#L93'><pre>93</pre></a></td><td class='covered-line'><pre>1.42M</pre></td><td class='code'><pre>    bool isNew = VRBaseMap.insert(std::make_pair(Op, SrcReg)).second;</pre></td></tr><tr><td class='line-number'><a name='L94' href='#L94'><pre>94</pre></a></td><td class='covered-line'><pre>1.42M</pre></td><td class='code'><pre>    (void)isNew; // Silence compiler warning.</pre></td></tr><tr><td class='line-number'><a name='L95' href='#L95'><pre>95</pre></a></td><td class='covered-line'><pre>1.42M</pre></td><td class='code'><pre>    assert(isNew &amp;&amp; &quot;Node emitted out of order - early&quot;);</pre></td></tr><tr><td class='line-number'><a name='L96' href='#L96'><pre>96</pre></a></td><td class='covered-line'><pre>1.42M</pre></td><td class='code'><pre>    return;</pre></td></tr><tr><td class='line-number'><a name='L97' href='#L97'><pre>97</pre></a></td><td class='covered-line'><pre>1.42M</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L98' href='#L98'><pre>98</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L99' href='#L99'><pre>99</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // If the node is only used by a CopyToReg and the dest reg is a vreg, use</pre></td></tr><tr><td class='line-number'><a name='L100' href='#L100'><pre>100</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // the CopyToReg&apos;d destination register instead of creating a new vreg.</pre></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>163k</pre></td><td class='code'><pre>  bool MatchReg = true;</pre></td></tr><tr><td class='line-number'><a name='L102' href='#L102'><pre>102</pre></a></td><td class='covered-line'><pre>163k</pre></td><td class='code'><pre>  const TargetRegisterClass *UseRC = nullptr;</pre></td></tr><tr><td class='line-number'><a name='L103' href='#L103'><pre>103</pre></a></td><td class='covered-line'><pre>163k</pre></td><td class='code'><pre>  MVT VT = Node-&gt;getSimpleValueType(ResNo);</pre></td></tr><tr><td class='line-number'><a name='L104' href='#L104'><pre>104</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L105' href='#L105'><pre>105</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Stick to the preferred register classes for legal types.</pre></td></tr><tr><td class='line-number'><a name='L106' href='#L106'><pre>106</pre></a></td><td class='covered-line'><pre>163k</pre></td><td class='code'><pre>  if (TLI-&gt;isTypeLegal(VT))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L106' href='#L106'><span>106:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>163k</span>, <span class='None'>False</span>: <span class='covered-line'>9</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L107' href='#L107'><pre>107</pre></a></td><td class='covered-line'><pre>163k</pre></td><td class='code'><pre>    UseRC = TLI-&gt;getRegClassFor(VT, Node-&gt;isDivergent());</pre></td></tr><tr><td class='line-number'><a name='L108' href='#L108'><pre>108</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L109' href='#L109'><pre>109</pre></a></td><td class='covered-line'><pre>262k</pre></td><td class='code'><pre>  for (SDNode *User : Node-&gt;uses()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L109' href='#L109'><span>109:21</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>262k</span>, <span class='None'>False</span>: <span class='covered-line'>156k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L110' href='#L110'><pre>110</pre></a></td><td class='covered-line'><pre>262k</pre></td><td class='code'><pre>    bool Match = true;</pre></td></tr><tr><td class='line-number'><a name='L111' href='#L111'><pre>111</pre></a></td><td class='covered-line'><pre>262k</pre></td><td class='code'><pre>    if (User-&gt;getOpcode() == ISD::CopyToReg &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L111' href='#L111'><span>111:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>129k</span>, <span class='None'>False</span>: <span class='covered-line'>133k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L112' href='#L112'><pre>112</pre></a></td><td class='covered-line'><pre>262k</pre></td><td class='code'><pre>        <div class='tooltip'>User-&gt;getOperand(2).getNode() == Node<span class='tooltip-content'>129k</span></div> &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L112' href='#L112'><span>112:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>120k</span>, <span class='None'>False</span>: <span class='covered-line'>9.44k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L113' href='#L113'><pre>113</pre></a></td><td class='covered-line'><pre>262k</pre></td><td class='code'><pre>        <div class='tooltip'>User-&gt;getOperand(2).getResNo() == ResNo<span class='tooltip-content'>120k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L113' href='#L113'><span>113:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>116k</span>, <span class='None'>False</span>: <span class='covered-line'>3.32k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L111'><span>111:9</span></a></span>) to (<span class='line-number'><a href='#L111'><span>113:48</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (111:9)
     Condition C2 --> (112:9)
     Condition C3 --> (113:9)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  -,  -  = F      }
  2 { T,  F,  -  = F      }
  3 { T,  T,  F  = F      }
  4 { T,  T,  T  = T      }

  C1-Pair: covered: (1,4)
  C2-Pair: covered: (2,4)
  C3-Pair: covered: (3,4)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L114' href='#L114'><pre>114</pre></a></td><td class='covered-line'><pre>116k</pre></td><td class='code'><pre>      Register DestReg = cast&lt;RegisterSDNode&gt;(User-&gt;getOperand(1))-&gt;getReg();</pre></td></tr><tr><td class='line-number'><a name='L115' href='#L115'><pre>115</pre></a></td><td class='covered-line'><pre>116k</pre></td><td class='code'><pre>      if (DestReg.isVirtual()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L115' href='#L115'><span>115:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7.04k</span>, <span class='None'>False</span>: <span class='covered-line'>109k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L116' href='#L116'><pre>116</pre></a></td><td class='covered-line'><pre>7.04k</pre></td><td class='code'><pre>        VRBase = DestReg;</pre></td></tr><tr><td class='line-number'><a name='L117' href='#L117'><pre>117</pre></a></td><td class='covered-line'><pre>7.04k</pre></td><td class='code'><pre>        Match = false;</pre></td></tr><tr><td class='line-number'><a name='L118' href='#L118'><pre>118</pre></a></td><td class='covered-line'><pre>109k</pre></td><td class='code'><pre>      } else if (DestReg != SrcReg)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L118' href='#L118'><span>118:18</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>11.1k</span>, <span class='None'>False</span>: <span class='covered-line'>98.5k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L119' href='#L119'><pre>119</pre></a></td><td class='covered-line'><pre>11.1k</pre></td><td class='code'><pre>        Match = false;</pre></td></tr><tr><td class='line-number'><a name='L120' href='#L120'><pre>120</pre></a></td><td class='covered-line'><pre>146k</pre></td><td class='code'><pre>    } else {</pre></td></tr><tr><td class='line-number'><a name='L121' href='#L121'><pre>121</pre></a></td><td class='covered-line'><pre>671k</pre></td><td class='code'><pre>      for (unsigned i = 0, e = User-&gt;getNumOperands(); i != e; <div class='tooltip'>++i<span class='tooltip-content'>525k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L121' href='#L121'><span>121:56</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>525k</span>, <span class='None'>False</span>: <span class='covered-line'>146k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L122' href='#L122'><pre>122</pre></a></td><td class='covered-line'><pre>525k</pre></td><td class='code'><pre>        SDValue Op = User-&gt;getOperand(i);</pre></td></tr><tr><td class='line-number'><a name='L123' href='#L123'><pre>123</pre></a></td><td class='covered-line'><pre>525k</pre></td><td class='code'><pre>        if (Op.getNode() != Node || <div class='tooltip'>Op.getResNo() != ResNo<span class='tooltip-content'>172k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L123' href='#L123'><span>123:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>353k</span>, <span class='None'>False</span>: <span class='covered-line'>172k</span>]
  Branch (<span class='line-number'><a name='L123' href='#L123'><span>123:37</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>94.0k</span>, <span class='None'>False</span>: <span class='covered-line'>78.5k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L123'><span>123:13</span></a></span>) to (<span class='line-number'><a href='#L123'><span>123:59</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (123:13)
     Condition C2 --> (123:37)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L124' href='#L124'><pre>124</pre></a></td><td class='covered-line'><pre>447k</pre></td><td class='code'><pre>          continue;</pre></td></tr><tr><td class='line-number'><a name='L125' href='#L125'><pre>125</pre></a></td><td class='covered-line'><pre>78.5k</pre></td><td class='code'><pre>        MVT VT = Node-&gt;getSimpleValueType(Op.getResNo());</pre></td></tr><tr><td class='line-number'><a name='L126' href='#L126'><pre>126</pre></a></td><td class='covered-line'><pre>78.5k</pre></td><td class='code'><pre>        if (VT == MVT::Other || VT == MVT::Glue)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L126' href='#L126'><span>126:13</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>78.5k</span>]
  Branch (<span class='line-number'><a name='L126' href='#L126'><span>126:13</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>78.5k</span>]
  Branch (<span class='line-number'><a name='L126' href='#L126'><span>126:33</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>78.5k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L126'><span>126:13</span></a></span>) to (<span class='line-number'><a href='#L126'><span>126:48</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (126:13)
     Condition C2 --> (126:33)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }

  C1-Pair: not covered
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L127' href='#L127'><pre>127</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>          <span class='red'>continue</span>;</pre></td></tr><tr><td class='line-number'><a name='L128' href='#L128'><pre>128</pre></a></td><td class='covered-line'><pre>78.5k</pre></td><td class='code'><pre>        Match = false;</pre></td></tr><tr><td class='line-number'><a name='L129' href='#L129'><pre>129</pre></a></td><td class='covered-line'><pre>78.5k</pre></td><td class='code'><pre>        if (User-&gt;isMachineOpcode()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L129' href='#L129'><span>129:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>78.5k</span>, <span class='None'>False</span>: <span class='covered-line'>8</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L130' href='#L130'><pre>130</pre></a></td><td class='covered-line'><pre>78.5k</pre></td><td class='code'><pre>          const MCInstrDesc &amp;II = TII-&gt;get(User-&gt;getMachineOpcode());</pre></td></tr><tr><td class='line-number'><a name='L131' href='#L131'><pre>131</pre></a></td><td class='covered-line'><pre>78.5k</pre></td><td class='code'><pre>          const TargetRegisterClass *RC = nullptr;</pre></td></tr><tr><td class='line-number'><a name='L132' href='#L132'><pre>132</pre></a></td><td class='covered-line'><pre>78.5k</pre></td><td class='code'><pre>          if (i + II.getNumDefs() &lt; II.getNumOperands()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L132' href='#L132'><span>132:15</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>77.0k</span>, <span class='None'>False</span>: <span class='covered-line'>1.40k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L133' href='#L133'><pre>133</pre></a></td><td class='covered-line'><pre>77.0k</pre></td><td class='code'><pre>            RC = TRI-&gt;getAllocatableClass(</pre></td></tr><tr><td class='line-number'><a name='L134' href='#L134'><pre>134</pre></a></td><td class='covered-line'><pre>77.0k</pre></td><td class='code'><pre>                TII-&gt;getRegClass(II, i + II.getNumDefs(), TRI, *MF));</pre></td></tr><tr><td class='line-number'><a name='L135' href='#L135'><pre>135</pre></a></td><td class='covered-line'><pre>77.0k</pre></td><td class='code'><pre>          }</pre></td></tr><tr><td class='line-number'><a name='L136' href='#L136'><pre>136</pre></a></td><td class='covered-line'><pre>78.5k</pre></td><td class='code'><pre>          if (!UseRC)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L136' href='#L136'><span>136:15</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>18</span>, <span class='None'>False</span>: <span class='covered-line'>78.4k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L137' href='#L137'><pre>137</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>            UseRC = RC;</pre></td></tr><tr><td class='line-number'><a name='L138' href='#L138'><pre>138</pre></a></td><td class='covered-line'><pre>78.4k</pre></td><td class='code'><pre>          else if (RC) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L138' href='#L138'><span>138:20</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>70.5k</span>, <span class='None'>False</span>: <span class='covered-line'>7.90k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L139' href='#L139'><pre>139</pre></a></td><td class='covered-line'><pre>70.5k</pre></td><td class='code'><pre>            const TargetRegisterClass *ComRC =</pre></td></tr><tr><td class='line-number'><a name='L140' href='#L140'><pre>140</pre></a></td><td class='covered-line'><pre>70.5k</pre></td><td class='code'><pre>                TRI-&gt;getCommonSubClass(UseRC, RC);</pre></td></tr><tr><td class='line-number'><a name='L141' href='#L141'><pre>141</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>            // If multiple uses expect disjoint register classes, we emit</pre></td></tr><tr><td class='line-number'><a name='L142' href='#L142'><pre>142</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>            // copies in AddRegisterOperand.</pre></td></tr><tr><td class='line-number'><a name='L143' href='#L143'><pre>143</pre></a></td><td class='covered-line'><pre>70.5k</pre></td><td class='code'><pre>            if (ComRC)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L143' href='#L143'><span>143:17</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>70.2k</span>, <span class='None'>False</span>: <span class='covered-line'>336</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='covered-line'><pre>70.2k</pre></td><td class='code'><pre>              UseRC = ComRC;</pre></td></tr><tr><td class='line-number'><a name='L145' href='#L145'><pre>145</pre></a></td><td class='covered-line'><pre>70.5k</pre></td><td class='code'><pre>          }</pre></td></tr><tr><td class='line-number'><a name='L146' href='#L146'><pre>146</pre></a></td><td class='covered-line'><pre>78.5k</pre></td><td class='code'><pre>        }</pre></td></tr><tr><td class='line-number'><a name='L147' href='#L147'><pre>147</pre></a></td><td class='covered-line'><pre>78.5k</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L148' href='#L148'><pre>148</pre></a></td><td class='covered-line'><pre>146k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L149' href='#L149'><pre>149</pre></a></td><td class='covered-line'><pre>262k</pre></td><td class='code'><pre>    MatchReg &amp;= Match;</pre></td></tr><tr><td class='line-number'><a name='L150' href='#L150'><pre>150</pre></a></td><td class='covered-line'><pre>262k</pre></td><td class='code'><pre>    if (VRBase)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L150' href='#L150'><span>150:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7.04k</span>, <span class='None'>False</span>: <span class='covered-line'>255k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L151' href='#L151'><pre>151</pre></a></td><td class='covered-line'><pre>7.04k</pre></td><td class='code'><pre>      break;</pre></td></tr><tr><td class='line-number'><a name='L152' href='#L152'><pre>152</pre></a></td><td class='covered-line'><pre>262k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L153' href='#L153'><pre>153</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L154' href='#L154'><pre>154</pre></a></td><td class='covered-line'><pre>163k</pre></td><td class='code'><pre>  const TargetRegisterClass *SrcRC = nullptr, *DstRC = nullptr;</pre></td></tr><tr><td class='line-number'><a name='L155' href='#L155'><pre>155</pre></a></td><td class='covered-line'><pre>163k</pre></td><td class='code'><pre>  SrcRC = TRI-&gt;getMinimalPhysRegClass(SrcReg, VT);</pre></td></tr><tr><td class='line-number'><a name='L156' href='#L156'><pre>156</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L157' href='#L157'><pre>157</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Figure out the register class to create for the destreg.</pre></td></tr><tr><td class='line-number'><a name='L158' href='#L158'><pre>158</pre></a></td><td class='covered-line'><pre>163k</pre></td><td class='code'><pre>  if (VRBase) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L158' href='#L158'><span>158:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7.04k</span>, <span class='None'>False</span>: <span class='covered-line'>156k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L159' href='#L159'><pre>159</pre></a></td><td class='covered-line'><pre>7.04k</pre></td><td class='code'><pre>    DstRC = MRI-&gt;getRegClass(VRBase);</pre></td></tr><tr><td class='line-number'><a name='L160' href='#L160'><pre>160</pre></a></td><td class='covered-line'><pre>156k</pre></td><td class='code'><pre>  } else if (UseRC) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L160' href='#L160'><span>160:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>156k</span>, <span class='None'>False</span>: <span class='covered-line'>9</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L161' href='#L161'><pre>161</pre></a></td><td class='covered-line'><pre>156k</pre></td><td class='code'><pre>    assert(TRI-&gt;isTypeLegalForClass(*UseRC, VT) &amp;&amp;</pre></td></tr><tr><td class='line-number'><a name='L162' href='#L162'><pre>162</pre></a></td><td class='covered-line'><pre>156k</pre></td><td class='code'><pre>           &quot;Incompatible phys register def and uses!&quot;);</pre></td></tr><tr><td class='line-number'><a name='L163' href='#L163'><pre>163</pre></a></td><td class='covered-line'><pre>156k</pre></td><td class='code'><pre>    DstRC = UseRC;</pre></td></tr><tr><td class='line-number'><a name='L164' href='#L164'><pre>164</pre></a></td><td class='covered-line'><pre>156k</pre></td><td class='code'><pre>  } else</pre></td></tr><tr><td class='line-number'><a name='L165' href='#L165'><pre>165</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>    DstRC = SrcRC;</pre></td></tr><tr><td class='line-number'><a name='L166' href='#L166'><pre>166</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L167' href='#L167'><pre>167</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // If all uses are reading from the src physical register and copying the</pre></td></tr><tr><td class='line-number'><a name='L168' href='#L168'><pre>168</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // register is either impossible or very expensive, then don&apos;t create a copy.</pre></td></tr><tr><td class='line-number'><a name='L169' href='#L169'><pre>169</pre></a></td><td class='covered-line'><pre>163k</pre></td><td class='code'><pre>  if (MatchReg &amp;&amp; <div class='tooltip'>SrcRC-&gt;getCopyCost() &lt; 0<span class='tooltip-content'>94.4k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L169' href='#L169'><span>169:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>94.4k</span>, <span class='None'>False</span>: <span class='covered-line'>69.3k</span>]
  Branch (<span class='line-number'><a name='L169' href='#L169'><span>169:19</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>67.8k</span>, <span class='None'>False</span>: <span class='covered-line'>26.5k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L169'><span>169:7</span></a></span>) to (<span class='line-number'><a href='#L169'><span>169:43</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (169:7)
     Condition C2 --> (169:19)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L170' href='#L170'><pre>170</pre></a></td><td class='covered-line'><pre>67.8k</pre></td><td class='code'><pre>    VRBase = SrcReg;</pre></td></tr><tr><td class='line-number'><a name='L171' href='#L171'><pre>171</pre></a></td><td class='covered-line'><pre>95.9k</pre></td><td class='code'><pre>  } else {</pre></td></tr><tr><td class='line-number'><a name='L172' href='#L172'><pre>172</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Create the reg, emit the copy.</pre></td></tr><tr><td class='line-number'><a name='L173' href='#L173'><pre>173</pre></a></td><td class='covered-line'><pre>95.9k</pre></td><td class='code'><pre>    VRBase = MRI-&gt;createVirtualRegister(DstRC);</pre></td></tr><tr><td class='line-number'><a name='L174' href='#L174'><pre>174</pre></a></td><td class='covered-line'><pre>95.9k</pre></td><td class='code'><pre>    BuildMI(*MBB, InsertPos, Node-&gt;getDebugLoc(), TII-&gt;get(TargetOpcode::COPY),</pre></td></tr><tr><td class='line-number'><a name='L175' href='#L175'><pre>175</pre></a></td><td class='covered-line'><pre>95.9k</pre></td><td class='code'><pre>            VRBase).addReg(SrcReg);</pre></td></tr><tr><td class='line-number'><a name='L176' href='#L176'><pre>176</pre></a></td><td class='covered-line'><pre>95.9k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L177' href='#L177'><pre>177</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L178' href='#L178'><pre>178</pre></a></td><td class='covered-line'><pre>163k</pre></td><td class='code'><pre>  SDValue Op(Node, ResNo);</pre></td></tr><tr><td class='line-number'><a name='L179' href='#L179'><pre>179</pre></a></td><td class='covered-line'><pre>163k</pre></td><td class='code'><pre>  if (IsClone)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L179' href='#L179'><span>179:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>387</span>, <span class='None'>False</span>: <span class='covered-line'>163k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L180' href='#L180'><pre>180</pre></a></td><td class='covered-line'><pre>387</pre></td><td class='code'><pre>    VRBaseMap.erase(Op);</pre></td></tr><tr><td class='line-number'><a name='L181' href='#L181'><pre>181</pre></a></td><td class='covered-line'><pre>163k</pre></td><td class='code'><pre>  bool isNew = VRBaseMap.insert(std::make_pair(Op, VRBase)).second;</pre></td></tr><tr><td class='line-number'><a name='L182' href='#L182'><pre>182</pre></a></td><td class='covered-line'><pre>163k</pre></td><td class='code'><pre>  (void)isNew; // Silence compiler warning.</pre></td></tr><tr><td class='line-number'><a name='L183' href='#L183'><pre>183</pre></a></td><td class='covered-line'><pre>163k</pre></td><td class='code'><pre>  assert(isNew &amp;&amp; &quot;Node emitted out of order - early&quot;);</pre></td></tr><tr><td class='line-number'><a name='L184' href='#L184'><pre>184</pre></a></td><td class='covered-line'><pre>163k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L185' href='#L185'><pre>185</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L186' href='#L186'><pre>186</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void InstrEmitter::CreateVirtualRegisters(SDNode *Node,</pre></td></tr><tr><td class='line-number'><a name='L187' href='#L187'><pre>187</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                       MachineInstrBuilder &amp;MIB,</pre></td></tr><tr><td class='line-number'><a name='L188' href='#L188'><pre>188</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                       const MCInstrDesc &amp;II,</pre></td></tr><tr><td class='line-number'><a name='L189' href='#L189'><pre>189</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                       bool IsClone, bool IsCloned,</pre></td></tr><tr><td class='line-number'><a name='L190' href='#L190'><pre>190</pre></a></td><td class='covered-line'><pre>3.31M</pre></td><td class='code'><pre>                                       DenseMap&lt;SDValue, Register&gt; &amp;VRBaseMap) {</pre></td></tr><tr><td class='line-number'><a name='L191' href='#L191'><pre>191</pre></a></td><td class='covered-line'><pre>3.31M</pre></td><td class='code'><pre>  assert(Node-&gt;getMachineOpcode() != TargetOpcode::IMPLICIT_DEF &amp;&amp;</pre></td></tr><tr><td class='line-number'><a name='L192' href='#L192'><pre>192</pre></a></td><td class='covered-line'><pre>3.31M</pre></td><td class='code'><pre>         &quot;IMPLICIT_DEF should have been handled as a special case elsewhere!&quot;);</pre></td></tr><tr><td class='line-number'><a name='L193' href='#L193'><pre>193</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L194' href='#L194'><pre>194</pre></a></td><td class='covered-line'><pre>3.31M</pre></td><td class='code'><pre>  unsigned NumResults = CountResults(Node);</pre></td></tr><tr><td class='line-number'><a name='L195' href='#L195'><pre>195</pre></a></td><td class='covered-line'><pre>3.31M</pre></td><td class='code'><pre>  bool HasVRegVariadicDefs = !MF-&gt;getTarget().usesPhysRegsForValues() &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L195' href='#L195'><span>195:30</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>36.2k</span>, <span class='None'>False</span>: <span class='covered-line'>3.28M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L196' href='#L196'><pre>196</pre></a></td><td class='covered-line'><pre>3.31M</pre></td><td class='code'><pre>                             <div class='tooltip'>II.isVariadic()<span class='tooltip-content'>36.2k</span></div> &amp;&amp; <div class='tooltip'>II.variadicOpsAreDefs()<span class='tooltip-content'>1.40k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L196' href='#L196'><span>196:30</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.40k</span>, <span class='None'>False</span>: <span class='covered-line'>34.8k</span>]
  Branch (<span class='line-number'><a name='L196' href='#L196'><span>196:49</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.40k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L195'><span>195:30</span></a></span>) to (<span class='line-number'><a href='#L195'><span>196:72</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (195:30)
     Condition C2 --> (196:30)
     Condition C3 --> (196:49)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  -,  -  = F      }
  2 { T,  F,  -  = F      }
  3 { T,  T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  C3-Pair: not covered
  MC/DC Coverage for Expression: 66.67%
</pre></div></td></tr><tr><td class='line-number'><a name='L197' href='#L197'><pre>197</pre></a></td><td class='covered-line'><pre>3.31M</pre></td><td class='code'><pre>  unsigned NumVRegs = HasVRegVariadicDefs ? <div class='tooltip'>NumResults<span class='tooltip-content'>1.40k</span></div> : <div class='tooltip'>II.getNumDefs()<span class='tooltip-content'>3.31M</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L197' href='#L197'><span>197:23</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.40k</span>, <span class='None'>False</span>: <span class='covered-line'>3.31M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L198' href='#L198'><pre>198</pre></a></td><td class='covered-line'><pre>3.31M</pre></td><td class='code'><pre>  if (Node-&gt;getMachineOpcode() == TargetOpcode::STATEPOINT)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L198' href='#L198'><span>198:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>53</span>, <span class='None'>False</span>: <span class='covered-line'>3.31M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L199' href='#L199'><pre>199</pre></a></td><td class='covered-line'><pre>53</pre></td><td class='code'><pre>    NumVRegs = NumResults;</pre></td></tr><tr><td class='line-number'><a name='L200' href='#L200'><pre>200</pre></a></td><td class='covered-line'><pre>6.48M</pre></td><td class='code'><pre>  for (unsigned i = 0; i &lt; NumVRegs; <div class='tooltip'>++i<span class='tooltip-content'>3.17M</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L200' href='#L200'><span>200:24</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.17M</span>, <span class='None'>False</span>: <span class='covered-line'>3.31M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L201' href='#L201'><pre>201</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // If the specific node value is only used by a CopyToReg and the dest reg</pre></td></tr><tr><td class='line-number'><a name='L202' href='#L202'><pre>202</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // is a vreg in the same register class, use the CopyToReg&apos;d destination</pre></td></tr><tr><td class='line-number'><a name='L203' href='#L203'><pre>203</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // register instead of creating a new vreg.</pre></td></tr><tr><td class='line-number'><a name='L204' href='#L204'><pre>204</pre></a></td><td class='covered-line'><pre>3.17M</pre></td><td class='code'><pre>    Register VRBase;</pre></td></tr><tr><td class='line-number'><a name='L205' href='#L205'><pre>205</pre></a></td><td class='covered-line'><pre>3.17M</pre></td><td class='code'><pre>    const TargetRegisterClass *RC =</pre></td></tr><tr><td class='line-number'><a name='L206' href='#L206'><pre>206</pre></a></td><td class='covered-line'><pre>3.17M</pre></td><td class='code'><pre>      TRI-&gt;getAllocatableClass(TII-&gt;getRegClass(II, i, TRI, *MF));</pre></td></tr><tr><td class='line-number'><a name='L207' href='#L207'><pre>207</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Always let the value type influence the used register class. The</pre></td></tr><tr><td class='line-number'><a name='L208' href='#L208'><pre>208</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // constraints on the instruction may be too lax to represent the value</pre></td></tr><tr><td class='line-number'><a name='L209' href='#L209'><pre>209</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // type correctly. For example, a 64-bit float (X86::FR64) can&apos;t live in</pre></td></tr><tr><td class='line-number'><a name='L210' href='#L210'><pre>210</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // the 32-bit float super-class (X86::FR32).</pre></td></tr><tr><td class='line-number'><a name='L211' href='#L211'><pre>211</pre></a></td><td class='covered-line'><pre>3.17M</pre></td><td class='code'><pre>    if (i &lt; NumResults &amp;&amp; <div class='tooltip'>TLI-&gt;isTypeLegal(Node-&gt;getSimpleValueType(i))<span class='tooltip-content'>3.16M</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L211' href='#L211'><span>211:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.16M</span>, <span class='None'>False</span>: <span class='covered-line'>6.16k</span>]
  Branch (<span class='line-number'><a name='L211' href='#L211'><span>211:27</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.15M</span>, <span class='None'>False</span>: <span class='covered-line'>14.0k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L211'><span>211:9</span></a></span>) to (<span class='line-number'><a href='#L211'><span>211:72</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (211:9)
     Condition C2 --> (211:27)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L212' href='#L212'><pre>212</pre></a></td><td class='covered-line'><pre>3.15M</pre></td><td class='code'><pre>      const TargetRegisterClass *VTRC = TLI-&gt;getRegClassFor(</pre></td></tr><tr><td class='line-number'><a name='L213' href='#L213'><pre>213</pre></a></td><td class='covered-line'><pre>3.15M</pre></td><td class='code'><pre>          Node-&gt;getSimpleValueType(i),</pre></td></tr><tr><td class='line-number'><a name='L214' href='#L214'><pre>214</pre></a></td><td class='covered-line'><pre>3.15M</pre></td><td class='code'><pre>          (Node-&gt;isDivergent() || <div class='tooltip'>(<span class='tooltip-content'>2.91M</span></div><div class='tooltip'>RC<span class='tooltip-content'>2.91M</span></div> &amp;&amp; <div class='tooltip'>TRI-&gt;isDivergentRegClass(RC)<span class='tooltip-content'>2.89M</span></div>)));</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L214' href='#L214'><span>214:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>233k</span>, <span class='None'>False</span>: <span class='covered-line'>2.91M</span>]
  Branch (<span class='line-number'><a name='L214' href='#L214'><span>214:36</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.89M</span>, <span class='None'>False</span>: <span class='covered-line'>18.4k</span>]
  Branch (<span class='line-number'><a name='L214' href='#L214'><span>214:42</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>93.4k</span>, <span class='None'>False</span>: <span class='covered-line'>2.80M</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L214'><span>214:12</span></a></span>) to (<span class='line-number'><a href='#L214'><span>214:71</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (214:12)
     Condition C2 --> (214:36)
     Condition C3 --> (214:42)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  F,  -  = F      }
  2 { T,  -,  -  = T      }
  3 { F,  T,  F  = F      }
  4 { F,  T,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,4)
  C3-Pair: covered: (3,4)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L215' href='#L215'><pre>215</pre></a></td><td class='covered-line'><pre>3.15M</pre></td><td class='code'><pre>      if (RC)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L215' href='#L215'><span>215:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.11M</span>, <span class='None'>False</span>: <span class='covered-line'>31.8k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L216' href='#L216'><pre>216</pre></a></td><td class='covered-line'><pre>3.11M</pre></td><td class='code'><pre>        VTRC = TRI-&gt;getCommonSubClass(RC, VTRC);</pre></td></tr><tr><td class='line-number'><a name='L217' href='#L217'><pre>217</pre></a></td><td class='covered-line'><pre>3.15M</pre></td><td class='code'><pre>      if (VTRC)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L217' href='#L217'><span>217:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.09M</span>, <span class='None'>False</span>: <span class='covered-line'>50.7k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L218' href='#L218'><pre>218</pre></a></td><td class='covered-line'><pre>3.09M</pre></td><td class='code'><pre>        RC = VTRC;</pre></td></tr><tr><td class='line-number'><a name='L219' href='#L219'><pre>219</pre></a></td><td class='covered-line'><pre>3.15M</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L220' href='#L220'><pre>220</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L221' href='#L221'><pre>221</pre></a></td><td class='covered-line'><pre>3.17M</pre></td><td class='code'><pre>    if (!II.operands().empty() &amp;&amp; <div class='tooltip'>II.operands()[i].isOptionalDef()<span class='tooltip-content'>3.16M</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L221' href='#L221'><span>221:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6.16k</span>, <span class='None'>False</span>: <span class='covered-line'>3.16M</span>]
  Branch (<span class='line-number'><a name='L221' href='#L221'><span>221:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.16M</span>, <span class='None'>False</span>: <span class='covered-line'>1.59k</span>]
  Branch (<span class='line-number'><a name='L221' href='#L221'><span>221:35</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6.16k</span>, <span class='None'>False</span>: <span class='covered-line'>3.16M</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L221'><span>221:9</span></a></span>) to (<span class='line-number'><a href='#L221'><span>221:67</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (221:9)
     Condition C2 --> (221:35)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L222' href='#L222'><pre>222</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Optional def must be a physical register.</pre></td></tr><tr><td class='line-number'><a name='L223' href='#L223'><pre>223</pre></a></td><td class='covered-line'><pre>6.16k</pre></td><td class='code'><pre>      VRBase = cast&lt;RegisterSDNode&gt;(Node-&gt;getOperand(i-NumResults))-&gt;getReg();</pre></td></tr><tr><td class='line-number'><a name='L224' href='#L224'><pre>224</pre></a></td><td class='covered-line'><pre>6.16k</pre></td><td class='code'><pre>      assert(VRBase.isPhysical());</pre></td></tr><tr><td class='line-number'><a name='L225' href='#L225'><pre>225</pre></a></td><td class='covered-line'><pre>6.16k</pre></td><td class='code'><pre>      MIB.addReg(VRBase, RegState::Define);</pre></td></tr><tr><td class='line-number'><a name='L226' href='#L226'><pre>226</pre></a></td><td class='covered-line'><pre>6.16k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L227' href='#L227'><pre>227</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L228' href='#L228'><pre>228</pre></a></td><td class='covered-line'><pre>3.17M</pre></td><td class='code'><pre>    if (!VRBase &amp;&amp; <div class='tooltip'>!IsClone<span class='tooltip-content'>3.16M</span></div> &amp;&amp; <div class='tooltip'>!IsCloned<span class='tooltip-content'>3.16M</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L228' href='#L228'><span>228:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.16M</span>, <span class='None'>False</span>: <span class='covered-line'>6.16k</span>]
  Branch (<span class='line-number'><a name='L228' href='#L228'><span>228:20</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.16M</span>, <span class='None'>False</span>: <span class='covered-line'>253</span>]
  Branch (<span class='line-number'><a name='L228' href='#L228'><span>228:32</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.16M</span>, <span class='None'>False</span>: <span class='covered-line'>211</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L228'><span>228:9</span></a></span>) to (<span class='line-number'><a href='#L228'><span>228:41</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (228:9)
     Condition C2 --> (228:20)
     Condition C3 --> (228:32)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  -,  -  = F      }
  2 { T,  F,  -  = F      }
  3 { T,  T,  F  = F      }
  4 { T,  T,  T  = T      }

  C1-Pair: covered: (1,4)
  C2-Pair: covered: (2,4)
  C3-Pair: covered: (3,4)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L229' href='#L229'><pre>229</pre></a></td><td class='covered-line'><pre>4.84M</pre></td><td class='code'><pre>      <div class='tooltip'>for (SDNode *User : Node-&gt;uses())<span class='tooltip-content'>3.16M</span></div> {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L229' href='#L229'><span>229:25</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4.84M</span>, <span class='None'>False</span>: <span class='covered-line'>3.08M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L230' href='#L230'><pre>230</pre></a></td><td class='covered-line'><pre>4.84M</pre></td><td class='code'><pre>        if (User-&gt;getOpcode() == ISD::CopyToReg &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L230' href='#L230'><span>230:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>723k</span>, <span class='None'>False</span>: <span class='covered-line'>4.12M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L231' href='#L231'><pre>231</pre></a></td><td class='covered-line'><pre>4.84M</pre></td><td class='code'><pre>            <div class='tooltip'>User-&gt;getOperand(2).getNode() == Node<span class='tooltip-content'>723k</span></div> &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L231' href='#L231'><span>231:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>708k</span>, <span class='None'>False</span>: <span class='covered-line'>15.0k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L232' href='#L232'><pre>232</pre></a></td><td class='covered-line'><pre>4.84M</pre></td><td class='code'><pre>            <div class='tooltip'>User-&gt;getOperand(2).getResNo() == i<span class='tooltip-content'>708k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L232' href='#L232'><span>232:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>646k</span>, <span class='None'>False</span>: <span class='covered-line'>62.1k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L230'><span>230:13</span></a></span>) to (<span class='line-number'><a href='#L230'><span>232:48</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (230:13)
     Condition C2 --> (231:13)
     Condition C3 --> (232:13)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  -,  -  = F      }
  2 { T,  F,  -  = F      }
  3 { T,  T,  F  = F      }
  4 { T,  T,  T  = T      }

  C1-Pair: covered: (1,4)
  C2-Pair: covered: (2,4)
  C3-Pair: covered: (3,4)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L233' href='#L233'><pre>233</pre></a></td><td class='covered-line'><pre>646k</pre></td><td class='code'><pre>          Register Reg = cast&lt;RegisterSDNode&gt;(User-&gt;getOperand(1))-&gt;getReg();</pre></td></tr><tr><td class='line-number'><a name='L234' href='#L234'><pre>234</pre></a></td><td class='covered-line'><pre>646k</pre></td><td class='code'><pre>          if (Reg.isVirtual()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L234' href='#L234'><span>234:15</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>110k</span>, <span class='None'>False</span>: <span class='covered-line'>535k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L235' href='#L235'><pre>235</pre></a></td><td class='covered-line'><pre>110k</pre></td><td class='code'><pre>            const TargetRegisterClass *RegRC = MRI-&gt;getRegClass(Reg);</pre></td></tr><tr><td class='line-number'><a name='L236' href='#L236'><pre>236</pre></a></td><td class='covered-line'><pre>110k</pre></td><td class='code'><pre>            if (RegRC == RC) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L236' href='#L236'><span>236:17</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>77.1k</span>, <span class='None'>False</span>: <span class='covered-line'>33.5k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L237' href='#L237'><pre>237</pre></a></td><td class='covered-line'><pre>77.1k</pre></td><td class='code'><pre>              VRBase = Reg;</pre></td></tr><tr><td class='line-number'><a name='L238' href='#L238'><pre>238</pre></a></td><td class='covered-line'><pre>77.1k</pre></td><td class='code'><pre>              MIB.addReg(VRBase, RegState::Define);</pre></td></tr><tr><td class='line-number'><a name='L239' href='#L239'><pre>239</pre></a></td><td class='covered-line'><pre>77.1k</pre></td><td class='code'><pre>              break;</pre></td></tr><tr><td class='line-number'><a name='L240' href='#L240'><pre>240</pre></a></td><td class='covered-line'><pre>77.1k</pre></td><td class='code'><pre>            }</pre></td></tr><tr><td class='line-number'><a name='L241' href='#L241'><pre>241</pre></a></td><td class='covered-line'><pre>110k</pre></td><td class='code'><pre>          }</pre></td></tr><tr><td class='line-number'><a name='L242' href='#L242'><pre>242</pre></a></td><td class='covered-line'><pre>646k</pre></td><td class='code'><pre>        }</pre></td></tr><tr><td class='line-number'><a name='L243' href='#L243'><pre>243</pre></a></td><td class='covered-line'><pre>4.84M</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L244' href='#L244'><pre>244</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L245' href='#L245'><pre>245</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Create the result registers for this node and add the result regs to</pre></td></tr><tr><td class='line-number'><a name='L246' href='#L246'><pre>246</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // the machine instruction.</pre></td></tr><tr><td class='line-number'><a name='L247' href='#L247'><pre>247</pre></a></td><td class='covered-line'><pre>3.17M</pre></td><td class='code'><pre>    if (VRBase == 0) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L247' href='#L247'><span>247:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.08M</span>, <span class='None'>False</span>: <span class='covered-line'>83.3k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L248' href='#L248'><pre>248</pre></a></td><td class='covered-line'><pre>3.08M</pre></td><td class='code'><pre>      assert(RC &amp;&amp; &quot;Isn&apos;t a register operand!&quot;);</pre></td></tr><tr><td class='line-number'><a name='L249' href='#L249'><pre>249</pre></a></td><td class='covered-line'><pre>3.08M</pre></td><td class='code'><pre>      VRBase = MRI-&gt;createVirtualRegister(RC);</pre></td></tr><tr><td class='line-number'><a name='L250' href='#L250'><pre>250</pre></a></td><td class='covered-line'><pre>3.08M</pre></td><td class='code'><pre>      MIB.addReg(VRBase, RegState::Define);</pre></td></tr><tr><td class='line-number'><a name='L251' href='#L251'><pre>251</pre></a></td><td class='covered-line'><pre>3.08M</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L252' href='#L252'><pre>252</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L253' href='#L253'><pre>253</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // If this def corresponds to a result of the SDNode insert the VRBase into</pre></td></tr><tr><td class='line-number'><a name='L254' href='#L254'><pre>254</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // the lookup map.</pre></td></tr><tr><td class='line-number'><a name='L255' href='#L255'><pre>255</pre></a></td><td class='covered-line'><pre>3.17M</pre></td><td class='code'><pre>    if (i &lt; NumResults) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L255' href='#L255'><span>255:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.16M</span>, <span class='None'>False</span>: <span class='covered-line'>6.16k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L256' href='#L256'><pre>256</pre></a></td><td class='covered-line'><pre>3.16M</pre></td><td class='code'><pre>      SDValue Op(Node, i);</pre></td></tr><tr><td class='line-number'><a name='L257' href='#L257'><pre>257</pre></a></td><td class='covered-line'><pre>3.16M</pre></td><td class='code'><pre>      if (IsClone)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L257' href='#L257'><span>257:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>253</span>, <span class='None'>False</span>: <span class='covered-line'>3.16M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L258' href='#L258'><pre>258</pre></a></td><td class='covered-line'><pre>253</pre></td><td class='code'><pre>        VRBaseMap.erase(Op);</pre></td></tr><tr><td class='line-number'><a name='L259' href='#L259'><pre>259</pre></a></td><td class='covered-line'><pre>3.16M</pre></td><td class='code'><pre>      bool isNew = VRBaseMap.insert(std::make_pair(Op, VRBase)).second;</pre></td></tr><tr><td class='line-number'><a name='L260' href='#L260'><pre>260</pre></a></td><td class='covered-line'><pre>3.16M</pre></td><td class='code'><pre>      (void)isNew; // Silence compiler warning.</pre></td></tr><tr><td class='line-number'><a name='L261' href='#L261'><pre>261</pre></a></td><td class='covered-line'><pre>3.16M</pre></td><td class='code'><pre>      assert(isNew &amp;&amp; &quot;Node emitted out of order - early&quot;);</pre></td></tr><tr><td class='line-number'><a name='L262' href='#L262'><pre>262</pre></a></td><td class='covered-line'><pre>3.16M</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L263' href='#L263'><pre>263</pre></a></td><td class='covered-line'><pre>3.17M</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L264' href='#L264'><pre>264</pre></a></td><td class='covered-line'><pre>3.31M</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L265' href='#L265'><pre>265</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L266' href='#L266'><pre>266</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// getVR - Return the virtual register corresponding to the specified result</pre></td></tr><tr><td class='line-number'><a name='L267' href='#L267'><pre>267</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// of the specified node.</pre></td></tr><tr><td class='line-number'><a name='L268' href='#L268'><pre>268</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>Register InstrEmitter::getVR(SDValue Op,</pre></td></tr><tr><td class='line-number'><a name='L269' href='#L269'><pre>269</pre></a></td><td class='covered-line'><pre>7.68M</pre></td><td class='code'><pre>                             DenseMap&lt;SDValue, Register&gt; &amp;VRBaseMap) {</pre></td></tr><tr><td class='line-number'><a name='L270' href='#L270'><pre>270</pre></a></td><td class='covered-line'><pre>7.68M</pre></td><td class='code'><pre>  if (Op.isMachineOpcode() &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L270' href='#L270'><span>270:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5.52M</span>, <span class='None'>False</span>: <span class='covered-line'>2.15M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L271' href='#L271'><pre>271</pre></a></td><td class='covered-line'><pre>7.68M</pre></td><td class='code'><pre>      <div class='tooltip'>Op.getMachineOpcode() == TargetOpcode::IMPLICIT_DEF<span class='tooltip-content'>5.52M</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L271' href='#L271'><span>271:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>156k</span>, <span class='None'>False</span>: <span class='covered-line'>5.36M</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L270'><span>270:7</span></a></span>) to (<span class='line-number'><a href='#L270'><span>271:58</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (270:7)
     Condition C2 --> (271:7)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L272' href='#L272'><pre>272</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Add an IMPLICIT_DEF instruction before every use.</pre></td></tr><tr><td class='line-number'><a name='L273' href='#L273'><pre>273</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // IMPLICIT_DEF can produce any type of result so its MCInstrDesc</pre></td></tr><tr><td class='line-number'><a name='L274' href='#L274'><pre>274</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // does not include operand register class info.</pre></td></tr><tr><td class='line-number'><a name='L275' href='#L275'><pre>275</pre></a></td><td class='covered-line'><pre>156k</pre></td><td class='code'><pre>    const TargetRegisterClass *RC = TLI-&gt;getRegClassFor(</pre></td></tr><tr><td class='line-number'><a name='L276' href='#L276'><pre>276</pre></a></td><td class='covered-line'><pre>156k</pre></td><td class='code'><pre>        Op.getSimpleValueType(), Op.getNode()-&gt;isDivergent());</pre></td></tr><tr><td class='line-number'><a name='L277' href='#L277'><pre>277</pre></a></td><td class='covered-line'><pre>156k</pre></td><td class='code'><pre>    Register VReg = MRI-&gt;createVirtualRegister(RC);</pre></td></tr><tr><td class='line-number'><a name='L278' href='#L278'><pre>278</pre></a></td><td class='covered-line'><pre>156k</pre></td><td class='code'><pre>    BuildMI(*MBB, InsertPos, Op.getDebugLoc(),</pre></td></tr><tr><td class='line-number'><a name='L279' href='#L279'><pre>279</pre></a></td><td class='covered-line'><pre>156k</pre></td><td class='code'><pre>            TII-&gt;get(TargetOpcode::IMPLICIT_DEF), VReg);</pre></td></tr><tr><td class='line-number'><a name='L280' href='#L280'><pre>280</pre></a></td><td class='covered-line'><pre>156k</pre></td><td class='code'><pre>    return VReg;</pre></td></tr><tr><td class='line-number'><a name='L281' href='#L281'><pre>281</pre></a></td><td class='covered-line'><pre>156k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L282' href='#L282'><pre>282</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L283' href='#L283'><pre>283</pre></a></td><td class='covered-line'><pre>7.52M</pre></td><td class='code'><pre>  DenseMap&lt;SDValue, Register&gt;::iterator I = VRBaseMap.find(Op);</pre></td></tr><tr><td class='line-number'><a name='L284' href='#L284'><pre>284</pre></a></td><td class='covered-line'><pre>7.52M</pre></td><td class='code'><pre>  assert(I != VRBaseMap.end() &amp;&amp; &quot;Node emitted out of order - late&quot;);</pre></td></tr><tr><td class='line-number'><a name='L285' href='#L285'><pre>285</pre></a></td><td class='covered-line'><pre>7.52M</pre></td><td class='code'><pre>  return I-&gt;second;</pre></td></tr><tr><td class='line-number'><a name='L286' href='#L286'><pre>286</pre></a></td><td class='covered-line'><pre>7.52M</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L287' href='#L287'><pre>287</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L288' href='#L288'><pre>288</pre></a></td><td class='covered-line'><pre>3.60M</pre></td><td class='code'><pre>static bool isConvergenceCtrlMachineOp(SDValue Op) {</pre></td></tr><tr><td class='line-number'><a name='L289' href='#L289'><pre>289</pre></a></td><td class='covered-line'><pre>3.60M</pre></td><td class='code'><pre>  if (Op-&gt;isMachineOpcode()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L289' href='#L289'><span>289:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.58M</span>, <span class='None'>False</span>: <span class='covered-line'>1.02M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L290' href='#L290'><pre>290</pre></a></td><td class='covered-line'><pre>2.58M</pre></td><td class='code'><pre>    switch (Op-&gt;getMachineOpcode()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L290' href='#L290'><span>290:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.58M</span>, <span class='None'>False</span>: <span class='covered-line'>12</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L291' href='#L291'><pre>291</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>    case TargetOpcode::CONVERGENCECTRL_ANCHOR:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L291' href='#L291'><span>291:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>2.58M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L292' href='#L292'><pre>292</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>    case TargetOpcode::CONVERGENCECTRL_ENTRY:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L292' href='#L292'><span>292:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>2.58M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L293' href='#L293'><pre>293</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>    case TargetOpcode::CONVERGENCECTRL_LOOP:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L293' href='#L293'><span>293:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>2.58M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L294' href='#L294'><pre>294</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>    case TargetOpcode::CONVERGENCECTRL_GLUE:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L294' href='#L294'><span>294:5</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>2.58M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L295' href='#L295'><pre>295</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>      return true;</pre></td></tr><tr><td class='line-number'><a name='L296' href='#L296'><pre>296</pre></a></td><td class='covered-line'><pre>2.58M</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L297' href='#L297'><pre>297</pre></a></td><td class='covered-line'><pre>2.58M</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L298' href='#L298'><pre>298</pre></a></td><td class='covered-line'><pre>2.58M</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L299' href='#L299'><pre>299</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L300' href='#L300'><pre>300</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // We can reach here when CopyFromReg is encountered. But rather than making a</pre></td></tr><tr><td class='line-number'><a name='L301' href='#L301'><pre>301</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // special case for that, we just make sure we don&apos;t reach here in some</pre></td></tr><tr><td class='line-number'><a name='L302' href='#L302'><pre>302</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // surprising way.</pre></td></tr><tr><td class='line-number'><a name='L303' href='#L303'><pre>303</pre></a></td><td class='covered-line'><pre>1.02M</pre></td><td class='code'><pre>  switch (Op-&gt;getOpcode()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L303' href='#L303'><span>303:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.02M</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L304' href='#L304'><pre>304</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>case ISD::CONVERGENCECTRL_ANCHOR:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L304' href='#L304'><span>304:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>1.02M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L305' href='#L305'><pre>305</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case ISD::CONVERGENCECTRL_ENTRY:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L305' href='#L305'><span>305:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>1.02M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L306' href='#L306'><pre>306</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case ISD::CONVERGENCECTRL_LOOP:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L306' href='#L306'><span>306:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>1.02M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L307' href='#L307'><pre>307</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case ISD::CONVERGENCECTRL_GLUE:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L307' href='#L307'><span>307:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>1.02M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L308' href='#L308'><pre>308</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>llvm_unreachable</span>(&quot;Convergence control should have been selected by now.&quot;);</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>::llvm::llvm_unreachable_internal(msg, __FILE__, __LINE__)</span></pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L309' href='#L309'><pre>309</pre></a></td><td class='covered-line'><pre>1.02M</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L310' href='#L310'><pre>310</pre></a></td><td class='covered-line'><pre>1.02M</pre></td><td class='code'><pre>  return false;</pre></td></tr><tr><td class='line-number'><a name='L311' href='#L311'><pre>311</pre></a></td><td class='covered-line'><pre>1.02M</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L312' href='#L312'><pre>312</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L313' href='#L313'><pre>313</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// AddRegisterOperand - Add the specified register as an operand to the</pre></td></tr><tr><td class='line-number'><a name='L314' href='#L314'><pre>314</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// specified machine instr. Insert register copies if the register is</pre></td></tr><tr><td class='line-number'><a name='L315' href='#L315'><pre>315</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// not in the required register class.</pre></td></tr><tr><td class='line-number'><a name='L316' href='#L316'><pre>316</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void</pre></td></tr><tr><td class='line-number'><a name='L317' href='#L317'><pre>317</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>InstrEmitter::AddRegisterOperand(MachineInstrBuilder &amp;MIB,</pre></td></tr><tr><td class='line-number'><a name='L318' href='#L318'><pre>318</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                 SDValue Op,</pre></td></tr><tr><td class='line-number'><a name='L319' href='#L319'><pre>319</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                 unsigned IIOpNum,</pre></td></tr><tr><td class='line-number'><a name='L320' href='#L320'><pre>320</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                 const MCInstrDesc *II,</pre></td></tr><tr><td class='line-number'><a name='L321' href='#L321'><pre>321</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                 DenseMap&lt;SDValue, Register&gt; &amp;VRBaseMap,</pre></td></tr><tr><td class='line-number'><a name='L322' href='#L322'><pre>322</pre></a></td><td class='covered-line'><pre>5.76M</pre></td><td class='code'><pre>                                 bool IsDebug, bool IsClone, bool IsCloned) {</pre></td></tr><tr><td class='line-number'><a name='L323' href='#L323'><pre>323</pre></a></td><td class='covered-line'><pre>5.76M</pre></td><td class='code'><pre>  assert(Op.getValueType() != MVT::Other &amp;&amp;</pre></td></tr><tr><td class='line-number'><a name='L324' href='#L324'><pre>324</pre></a></td><td class='covered-line'><pre>5.76M</pre></td><td class='code'><pre>         Op.getValueType() != MVT::Glue &amp;&amp;</pre></td></tr><tr><td class='line-number'><a name='L325' href='#L325'><pre>325</pre></a></td><td class='covered-line'><pre>5.76M</pre></td><td class='code'><pre>         &quot;Chain and glue operands should occur at end of operand list!&quot;);</pre></td></tr><tr><td class='line-number'><a name='L326' href='#L326'><pre>326</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Get/emit the operand.</pre></td></tr><tr><td class='line-number'><a name='L327' href='#L327'><pre>327</pre></a></td><td class='covered-line'><pre>5.76M</pre></td><td class='code'><pre>  Register VReg = getVR(Op, VRBaseMap);</pre></td></tr><tr><td class='line-number'><a name='L328' href='#L328'><pre>328</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L329' href='#L329'><pre>329</pre></a></td><td class='covered-line'><pre>5.76M</pre></td><td class='code'><pre>  const MCInstrDesc &amp;MCID = MIB-&gt;getDesc();</pre></td></tr><tr><td class='line-number'><a name='L330' href='#L330'><pre>330</pre></a></td><td class='covered-line'><pre>5.76M</pre></td><td class='code'><pre>  bool isOptDef = IIOpNum &lt; MCID.getNumOperands() &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L330' href='#L330'><span>330:19</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5.34M</span>, <span class='None'>False</span>: <span class='covered-line'>428k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L331' href='#L331'><pre>331</pre></a></td><td class='covered-line'><pre>5.76M</pre></td><td class='code'><pre>                  <div class='tooltip'>MCID.operands()[IIOpNum].isOptionalDef()<span class='tooltip-content'>5.34M</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L331' href='#L331'><span>331:19</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>5.34M</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L330'><span>330:19</span></a></span>) to (<span class='line-number'><a href='#L330'><span>331:59</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (330:19)
     Condition C2 --> (331:19)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }

  C1-Pair: not covered
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L332' href='#L332'><pre>332</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L333' href='#L333'><pre>333</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // If the instruction requires a register in a different class, create</pre></td></tr><tr><td class='line-number'><a name='L334' href='#L334'><pre>334</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // a new virtual register and copy the value into it, but first attempt to</pre></td></tr><tr><td class='line-number'><a name='L335' href='#L335'><pre>335</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // shrink VReg&apos;s register class within reason.  For example, if VReg == GR32</pre></td></tr><tr><td class='line-number'><a name='L336' href='#L336'><pre>336</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // and II requires a GR32_NOSP, just constrain VReg to GR32_NOSP.</pre></td></tr><tr><td class='line-number'><a name='L337' href='#L337'><pre>337</pre></a></td><td class='covered-line'><pre>5.76M</pre></td><td class='code'><pre>  if (II) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L337' href='#L337'><span>337:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5.53M</span>, <span class='None'>False</span>: <span class='covered-line'>232k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L338' href='#L338'><pre>338</pre></a></td><td class='covered-line'><pre>5.53M</pre></td><td class='code'><pre>    const TargetRegisterClass *OpRC = nullptr;</pre></td></tr><tr><td class='line-number'><a name='L339' href='#L339'><pre>339</pre></a></td><td class='covered-line'><pre>5.53M</pre></td><td class='code'><pre>    if (IIOpNum &lt; II-&gt;getNumOperands())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L339' href='#L339'><span>339:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5.10M</span>, <span class='None'>False</span>: <span class='covered-line'>427k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L340' href='#L340'><pre>340</pre></a></td><td class='covered-line'><pre>5.10M</pre></td><td class='code'><pre>      OpRC = TII-&gt;getRegClass(*II, IIOpNum, TRI, *MF);</pre></td></tr><tr><td class='line-number'><a name='L341' href='#L341'><pre>341</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L342' href='#L342'><pre>342</pre></a></td><td class='covered-line'><pre>5.53M</pre></td><td class='code'><pre>    if (OpRC) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L342' href='#L342'><span>342:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5.07M</span>, <span class='None'>False</span>: <span class='covered-line'>458k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L343' href='#L343'><pre>343</pre></a></td><td class='covered-line'><pre>5.07M</pre></td><td class='code'><pre>      unsigned MinNumRegs = MinRCSize;</pre></td></tr><tr><td class='line-number'><a name='L344' href='#L344'><pre>344</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Don&apos;t apply any RC size limit for IMPLICIT_DEF. Each use has a unique</pre></td></tr><tr><td class='line-number'><a name='L345' href='#L345'><pre>345</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // virtual register.</pre></td></tr><tr><td class='line-number'><a name='L346' href='#L346'><pre>346</pre></a></td><td class='covered-line'><pre>5.07M</pre></td><td class='code'><pre>      if (Op.isMachineOpcode() &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L346' href='#L346'><span>346:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.51M</span>, <span class='None'>False</span>: <span class='covered-line'>1.56M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L347' href='#L347'><pre>347</pre></a></td><td class='covered-line'><pre>5.07M</pre></td><td class='code'><pre>          <div class='tooltip'>Op.getMachineOpcode() == TargetOpcode::IMPLICIT_DEF<span class='tooltip-content'>3.51M</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L347' href='#L347'><span>347:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>40.2k</span>, <span class='None'>False</span>: <span class='covered-line'>3.47M</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L346'><span>346:11</span></a></span>) to (<span class='line-number'><a href='#L346'><span>347:62</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (346:11)
     Condition C2 --> (347:11)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L348' href='#L348'><pre>348</pre></a></td><td class='covered-line'><pre>40.2k</pre></td><td class='code'><pre>        MinNumRegs = 0;</pre></td></tr><tr><td class='line-number'><a name='L349' href='#L349'><pre>349</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L350' href='#L350'><pre>350</pre></a></td><td class='covered-line'><pre>5.07M</pre></td><td class='code'><pre>      const TargetRegisterClass *ConstrainedRC</pre></td></tr><tr><td class='line-number'><a name='L351' href='#L351'><pre>351</pre></a></td><td class='covered-line'><pre>5.07M</pre></td><td class='code'><pre>        = MRI-&gt;constrainRegClass(VReg, OpRC, MinNumRegs);</pre></td></tr><tr><td class='line-number'><a name='L352' href='#L352'><pre>352</pre></a></td><td class='covered-line'><pre>5.07M</pre></td><td class='code'><pre>      if (!ConstrainedRC) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L352' href='#L352'><span>352:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>134k</span>, <span class='None'>False</span>: <span class='covered-line'>4.94M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L353' href='#L353'><pre>353</pre></a></td><td class='covered-line'><pre>134k</pre></td><td class='code'><pre>        OpRC = TRI-&gt;getAllocatableClass(OpRC);</pre></td></tr><tr><td class='line-number'><a name='L354' href='#L354'><pre>354</pre></a></td><td class='covered-line'><pre>134k</pre></td><td class='code'><pre>        assert(OpRC &amp;&amp; &quot;Constraints cannot be fulfilled for allocation&quot;);</pre></td></tr><tr><td class='line-number'><a name='L355' href='#L355'><pre>355</pre></a></td><td class='covered-line'><pre>134k</pre></td><td class='code'><pre>        Register NewVReg = MRI-&gt;createVirtualRegister(OpRC);</pre></td></tr><tr><td class='line-number'><a name='L356' href='#L356'><pre>356</pre></a></td><td class='covered-line'><pre>134k</pre></td><td class='code'><pre>        BuildMI(*MBB, InsertPos, Op.getNode()-&gt;getDebugLoc(),</pre></td></tr><tr><td class='line-number'><a name='L357' href='#L357'><pre>357</pre></a></td><td class='covered-line'><pre>134k</pre></td><td class='code'><pre>                TII-&gt;get(TargetOpcode::COPY), NewVReg).addReg(VReg);</pre></td></tr><tr><td class='line-number'><a name='L358' href='#L358'><pre>358</pre></a></td><td class='covered-line'><pre>134k</pre></td><td class='code'><pre>        VReg = NewVReg;</pre></td></tr><tr><td class='line-number'><a name='L359' href='#L359'><pre>359</pre></a></td><td class='covered-line'><pre>4.94M</pre></td><td class='code'><pre>      } else {</pre></td></tr><tr><td class='line-number'><a name='L360' href='#L360'><pre>360</pre></a></td><td class='covered-line'><pre>4.94M</pre></td><td class='code'><pre>        assert(ConstrainedRC-&gt;isAllocatable() &amp;&amp;</pre></td></tr><tr><td class='line-number'><a name='L361' href='#L361'><pre>361</pre></a></td><td class='covered-line'><pre>4.94M</pre></td><td class='code'><pre>           &quot;Constraining an allocatable VReg produced an unallocatable class?&quot;);</pre></td></tr><tr><td class='line-number'><a name='L362' href='#L362'><pre>362</pre></a></td><td class='covered-line'><pre>4.94M</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L363' href='#L363'><pre>363</pre></a></td><td class='covered-line'><pre>5.07M</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L364' href='#L364'><pre>364</pre></a></td><td class='covered-line'><pre>5.53M</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L365' href='#L365'><pre>365</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L366' href='#L366'><pre>366</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // If this value has only one use, that use is a kill. This is a</pre></td></tr><tr><td class='line-number'><a name='L367' href='#L367'><pre>367</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // conservative approximation. InstrEmitter does trivial coalescing</pre></td></tr><tr><td class='line-number'><a name='L368' href='#L368'><pre>368</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // with CopyFromReg nodes, so don&apos;t emit kill flags for them.</pre></td></tr><tr><td class='line-number'><a name='L369' href='#L369'><pre>369</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Avoid kill flags on Schedule cloned nodes, since there will be</pre></td></tr><tr><td class='line-number'><a name='L370' href='#L370'><pre>370</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // multiple uses.</pre></td></tr><tr><td class='line-number'><a name='L371' href='#L371'><pre>371</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Tied operands are never killed, so we need to check that. And that</pre></td></tr><tr><td class='line-number'><a name='L372' href='#L372'><pre>372</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // means we need to determine the index of the operand.</pre></td></tr><tr><td class='line-number'><a name='L373' href='#L373'><pre>373</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Don&apos;t kill convergence control tokens. Initially they are only used in glue</pre></td></tr><tr><td class='line-number'><a name='L374' href='#L374'><pre>374</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // nodes, and the InstrEmitter later adds implicit uses on the users of the</pre></td></tr><tr><td class='line-number'><a name='L375' href='#L375'><pre>375</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // glue node. This can sometimes make it seem like there is only one use,</pre></td></tr><tr><td class='line-number'><a name='L376' href='#L376'><pre>376</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // which is the glue node itself.</pre></td></tr><tr><td class='line-number'><a name='L377' href='#L377'><pre>377</pre></a></td><td class='covered-line'><pre>5.76M</pre></td><td class='code'><pre>  bool isKill = Op.hasOneUse() &amp;&amp; <div class='tooltip'>!isConvergenceCtrlMachineOp(Op)<span class='tooltip-content'>3.60M</span></div> &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L377' href='#L377'><span>377:17</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.60M</span>, <span class='None'>False</span>: <span class='covered-line'>2.16M</span>]
  Branch (<span class='line-number'><a name='L377' href='#L377'><span>377:35</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.60M</span>, <span class='None'>False</span>: <span class='covered-line'>12</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L378' href='#L378'><pre>378</pre></a></td><td class='covered-line'><pre>5.76M</pre></td><td class='code'><pre>                <div class='tooltip'>Op.getNode()-&gt;getOpcode() != ISD::CopyFromReg<span class='tooltip-content'>3.60M</span></div> &amp;&amp; <div class='tooltip'>!IsDebug<span class='tooltip-content'>2.58M</span></div> &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L378' href='#L378'><span>378:17</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.58M</span>, <span class='None'>False</span>: <span class='covered-line'>1.02M</span>]
  Branch (<span class='line-number'><a name='L378' href='#L378'><span>378:66</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.58M</span>, <span class='None'>False</span>: <span class='covered-line'>296</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L379' href='#L379'><pre>379</pre></a></td><td class='covered-line'><pre>5.76M</pre></td><td class='code'><pre>                <div class='tooltip'>!(<span class='tooltip-content'>2.58M</span></div><div class='tooltip'>IsClone<span class='tooltip-content'>2.58M</span></div> || <div class='tooltip'>IsCloned<span class='tooltip-content'>2.58M</span></div>);</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L379' href='#L379'><span>379:19</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>217</span>, <span class='None'>False</span>: <span class='covered-line'>2.58M</span>]
  Branch (<span class='line-number'><a name='L379' href='#L379'><span>379:30</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>177</span>, <span class='None'>False</span>: <span class='covered-line'>2.58M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L380' href='#L380'><pre>380</pre></a></td><td class='covered-line'><pre>5.76M</pre></td><td class='code'><pre>  if (isKill) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L380' href='#L380'><span>380:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.58M</span>, <span class='None'>False</span>: <span class='covered-line'>3.18M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L381' href='#L381'><pre>381</pre></a></td><td class='covered-line'><pre>2.58M</pre></td><td class='code'><pre>    unsigned Idx = MIB-&gt;getNumOperands();</pre></td></tr><tr><td class='line-number'><a name='L382' href='#L382'><pre>382</pre></a></td><td class='covered-line'><pre>3.40M</pre></td><td class='code'><pre>    while (Idx &gt; 0 &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L382' href='#L382'><span>382:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.19M</span>, <span class='None'>False</span>: <span class='covered-line'>209k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L383' href='#L383'><pre>383</pre></a></td><td class='covered-line'><pre>3.40M</pre></td><td class='code'><pre>           <div class='tooltip'>MIB-&gt;getOperand(Idx-1).isReg()<span class='tooltip-content'>3.19M</span></div> &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L383' href='#L383'><span>383:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.79M</span>, <span class='None'>False</span>: <span class='covered-line'>399k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L384' href='#L384'><pre>384</pre></a></td><td class='covered-line'><pre>3.40M</pre></td><td class='code'><pre>           <div class='tooltip'>MIB-&gt;getOperand(Idx-1).isImplicit()<span class='tooltip-content'>2.79M</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L384' href='#L384'><span>384:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>825k</span>, <span class='None'>False</span>: <span class='covered-line'>1.97M</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L382'><span>382:12</span></a></span>) to (<span class='line-number'><a href='#L382'><span>384:47</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (382:12)
     Condition C2 --> (383:12)
     Condition C3 --> (384:12)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  -,  -  = F      }
  2 { T,  F,  -  = F      }
  3 { T,  T,  F  = F      }
  4 { T,  T,  T  = T      }

  C1-Pair: covered: (1,4)
  C2-Pair: covered: (2,4)
  C3-Pair: covered: (3,4)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L385' href='#L385'><pre>385</pre></a></td><td class='covered-line'><pre>825k</pre></td><td class='code'><pre>      --Idx;</pre></td></tr><tr><td class='line-number'><a name='L386' href='#L386'><pre>386</pre></a></td><td class='covered-line'><pre>2.58M</pre></td><td class='code'><pre>    bool isTied = MCID.getOperandConstraint(Idx, MCOI::TIED_TO) != -1;</pre></td></tr><tr><td class='line-number'><a name='L387' href='#L387'><pre>387</pre></a></td><td class='covered-line'><pre>2.58M</pre></td><td class='code'><pre>    if (isTied)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L387' href='#L387'><span>387:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>227k</span>, <span class='None'>False</span>: <span class='covered-line'>2.35M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L388' href='#L388'><pre>388</pre></a></td><td class='covered-line'><pre>227k</pre></td><td class='code'><pre>      isKill = false;</pre></td></tr><tr><td class='line-number'><a name='L389' href='#L389'><pre>389</pre></a></td><td class='covered-line'><pre>2.58M</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L390' href='#L390'><pre>390</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L391' href='#L391'><pre>391</pre></a></td><td class='covered-line'><pre>5.76M</pre></td><td class='code'><pre>  MIB.addReg(VReg, getDefRegState(isOptDef) | getKillRegState(isKill) |</pre></td></tr><tr><td class='line-number'><a name='L392' href='#L392'><pre>392</pre></a></td><td class='covered-line'><pre>5.76M</pre></td><td class='code'><pre>             getDebugRegState(IsDebug));</pre></td></tr><tr><td class='line-number'><a name='L393' href='#L393'><pre>393</pre></a></td><td class='covered-line'><pre>5.76M</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L394' href='#L394'><pre>394</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L395' href='#L395'><pre>395</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// AddOperand - Add the specified operand to the specified machine instr.  II</pre></td></tr><tr><td class='line-number'><a name='L396' href='#L396'><pre>396</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// specifies the instruction information for the node, and IIOpNum is the</pre></td></tr><tr><td class='line-number'><a name='L397' href='#L397'><pre>397</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// operand number (in the II) that we are adding.</pre></td></tr><tr><td class='line-number'><a name='L398' href='#L398'><pre>398</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void InstrEmitter::AddOperand(MachineInstrBuilder &amp;MIB,</pre></td></tr><tr><td class='line-number'><a name='L399' href='#L399'><pre>399</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                              SDValue Op,</pre></td></tr><tr><td class='line-number'><a name='L400' href='#L400'><pre>400</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                              unsigned IIOpNum,</pre></td></tr><tr><td class='line-number'><a name='L401' href='#L401'><pre>401</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                              const MCInstrDesc *II,</pre></td></tr><tr><td class='line-number'><a name='L402' href='#L402'><pre>402</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                              DenseMap&lt;SDValue, Register&gt; &amp;VRBaseMap,</pre></td></tr><tr><td class='line-number'><a name='L403' href='#L403'><pre>403</pre></a></td><td class='covered-line'><pre>14.9M</pre></td><td class='code'><pre>                              bool IsDebug, bool IsClone, bool IsCloned) {</pre></td></tr><tr><td class='line-number'><a name='L404' href='#L404'><pre>404</pre></a></td><td class='covered-line'><pre>14.9M</pre></td><td class='code'><pre>  if (Op.isMachineOpcode()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L404' href='#L404'><span>404:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4.04M</span>, <span class='None'>False</span>: <span class='covered-line'>10.8M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L405' href='#L405'><pre>405</pre></a></td><td class='covered-line'><pre>4.04M</pre></td><td class='code'><pre>    AddRegisterOperand(MIB, Op, IIOpNum, II, VRBaseMap,</pre></td></tr><tr><td class='line-number'><a name='L406' href='#L406'><pre>406</pre></a></td><td class='covered-line'><pre>4.04M</pre></td><td class='code'><pre>                       IsDebug, IsClone, IsCloned);</pre></td></tr><tr><td class='line-number'><a name='L407' href='#L407'><pre>407</pre></a></td><td class='covered-line'><pre>10.8M</pre></td><td class='code'><pre>  } else if (ConstantSDNode *C = dyn_cast&lt;ConstantSDNode&gt;(Op)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L407' href='#L407'><span>407:30</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5.95M</span>, <span class='None'>False</span>: <span class='covered-line'>4.90M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L408' href='#L408'><pre>408</pre></a></td><td class='covered-line'><pre>5.95M</pre></td><td class='code'><pre>    MIB.addImm(C-&gt;getSExtValue());</pre></td></tr><tr><td class='line-number'><a name='L409' href='#L409'><pre>409</pre></a></td><td class='covered-line'><pre>5.95M</pre></td><td class='code'><pre>  } else <div class='tooltip'>if (ConstantFPSDNode *<span class='tooltip-content'>4.90M</span></div><div class='tooltip'>F<span class='tooltip-content'>4.90M</span></div> = dyn_cast&lt;ConstantFPSDNode&gt;(Op)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L409' href='#L409'><span>409:32</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>609</span>, <span class='None'>False</span>: <span class='covered-line'>4.90M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L410' href='#L410'><pre>410</pre></a></td><td class='covered-line'><pre>609</pre></td><td class='code'><pre>    MIB.addFPImm(F-&gt;getConstantFPValue());</pre></td></tr><tr><td class='line-number'><a name='L411' href='#L411'><pre>411</pre></a></td><td class='covered-line'><pre>4.90M</pre></td><td class='code'><pre>  } else if (RegisterSDNode *R = dyn_cast&lt;RegisterSDNode&gt;(Op)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L411' href='#L411'><span>411:30</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.43M</span>, <span class='None'>False</span>: <span class='covered-line'>2.47M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L412' href='#L412'><pre>412</pre></a></td><td class='covered-line'><pre>2.43M</pre></td><td class='code'><pre>    Register VReg = R-&gt;getReg();</pre></td></tr><tr><td class='line-number'><a name='L413' href='#L413'><pre>413</pre></a></td><td class='covered-line'><pre>2.43M</pre></td><td class='code'><pre>    MVT OpVT = Op.getSimpleValueType();</pre></td></tr><tr><td class='line-number'><a name='L414' href='#L414'><pre>414</pre></a></td><td class='covered-line'><pre>2.43M</pre></td><td class='code'><pre>    const TargetRegisterClass *IIRC =</pre></td></tr><tr><td class='line-number'><a name='L415' href='#L415'><pre>415</pre></a></td><td class='covered-line'><pre>2.43M</pre></td><td class='code'><pre>        II ? <div class='tooltip'>TRI-&gt;getAllocatableClass(TII-&gt;getRegClass(*II, IIOpNum, TRI, *MF))<span class='tooltip-content'>2.40M</span></div></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L415' href='#L415'><span>415:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.40M</span>, <span class='None'>False</span>: <span class='covered-line'>30.1k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L416' href='#L416'><pre>416</pre></a></td><td class='covered-line'><pre>2.43M</pre></td><td class='code'><pre>           : <div class='tooltip'>nullptr<span class='tooltip-content'>30.1k</span></div>;</pre></td></tr><tr><td class='line-number'><a name='L417' href='#L417'><pre>417</pre></a></td><td class='covered-line'><pre>2.43M</pre></td><td class='code'><pre>    const TargetRegisterClass *OpRC =</pre></td></tr><tr><td class='line-number'><a name='L418' href='#L418'><pre>418</pre></a></td><td class='covered-line'><pre>2.43M</pre></td><td class='code'><pre>        TLI-&gt;isTypeLegal(OpVT)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L418' href='#L418'><span>418:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.42M</span>, <span class='None'>False</span>: <span class='covered-line'>5.05k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L419' href='#L419'><pre>419</pre></a></td><td class='covered-line'><pre>2.43M</pre></td><td class='code'><pre>            ? TLI-&gt;getRegClassFor(OpVT,</pre></td></tr><tr><td class='line-number'><a name='L420' href='#L420'><pre>420</pre></a></td><td class='covered-line'><pre>2.42M</pre></td><td class='code'><pre>                                  Op.getNode()-&gt;isDivergent() ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L420' href='#L420'><span>420:35</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>18.4E</span>, <span class='None'>False</span>: <span class='covered-line'>2.42M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L421' href='#L421'><pre>421</pre></a></td><td class='covered-line'><pre>2.42M</pre></td><td class='code'><pre>                                      (IIRC &amp;&amp; <div class='tooltip'>TRI-&gt;isDivergentRegClass(IIRC)<span class='tooltip-content'>1.48M</span></div>))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L421' href='#L421'><span>421:40</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.48M</span>, <span class='None'>False</span>: <span class='covered-line'>945k</span>]
  Branch (<span class='line-number'><a name='L421' href='#L421'><span>421:48</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>1.48M</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L420'><span>420:35</span></a></span>) to (<span class='line-number'><a href='#L420'><span>421:79</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (420:35)
     Condition C2 --> (421:40)
     Condition C3 --> (421:48)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  F,  -  = F      }
  2 { F,  T,  F  = F      }
  3 { F,  T,  T  = T      }

  C1-Pair: not covered
  C2-Pair: covered: (1,3)
  C3-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 66.67%
</pre></div></td></tr><tr><td class='line-number'><a name='L422' href='#L422'><pre>422</pre></a></td><td class='covered-line'><pre>2.43M</pre></td><td class='code'><pre>            : <div class='tooltip'>nullptr<span class='tooltip-content'>5.05k</span></div>;</pre></td></tr><tr><td class='line-number'><a name='L423' href='#L423'><pre>423</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L424' href='#L424'><pre>424</pre></a></td><td class='covered-line'><pre>2.43M</pre></td><td class='code'><pre>    if (OpRC &amp;&amp; <div class='tooltip'>IIRC<span class='tooltip-content'>2.42M</span></div> &amp;&amp; <div class='tooltip'>OpRC != IIRC<span class='tooltip-content'>1.48M</span></div> &amp;&amp; <div class='tooltip'>VReg.isVirtual()<span class='tooltip-content'>1.13M</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L424' href='#L424'><span>424:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.42M</span>, <span class='None'>False</span>: <span class='covered-line'>5.05k</span>]
  Branch (<span class='line-number'><a name='L424' href='#L424'><span>424:17</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.48M</span>, <span class='None'>False</span>: <span class='covered-line'>945k</span>]
  Branch (<span class='line-number'><a name='L424' href='#L424'><span>424:25</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.13M</span>, <span class='None'>False</span>: <span class='covered-line'>349k</span>]
  Branch (<span class='line-number'><a name='L424' href='#L424'><span>424:41</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.54k</span>, <span class='None'>False</span>: <span class='covered-line'>1.12M</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L424'><span>424:9</span></a></span>) to (<span class='line-number'><a href='#L424'><span>424:57</span></a></span>)

  Number of Conditions: 4
     Condition C1 --> (424:9)
     Condition C2 --> (424:17)
     Condition C3 --> (424:25)
     Condition C4 --> (424:41)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4    Result
  1 { F,  -,  -,  -  = F      }
  2 { T,  F,  -,  -  = F      }
  3 { T,  T,  F,  -  = F      }
  4 { T,  T,  T,  F  = F      }
  5 { T,  T,  T,  T  = T      }

  C1-Pair: covered: (1,5)
  C2-Pair: covered: (2,5)
  C3-Pair: covered: (3,5)
  C4-Pair: covered: (4,5)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L425' href='#L425'><pre>425</pre></a></td><td class='covered-line'><pre>1.54k</pre></td><td class='code'><pre>      Register NewVReg = MRI-&gt;createVirtualRegister(IIRC);</pre></td></tr><tr><td class='line-number'><a name='L426' href='#L426'><pre>426</pre></a></td><td class='covered-line'><pre>1.54k</pre></td><td class='code'><pre>      BuildMI(*MBB, InsertPos, Op.getNode()-&gt;getDebugLoc(),</pre></td></tr><tr><td class='line-number'><a name='L427' href='#L427'><pre>427</pre></a></td><td class='covered-line'><pre>1.54k</pre></td><td class='code'><pre>               TII-&gt;get(TargetOpcode::COPY), NewVReg).addReg(VReg);</pre></td></tr><tr><td class='line-number'><a name='L428' href='#L428'><pre>428</pre></a></td><td class='covered-line'><pre>1.54k</pre></td><td class='code'><pre>      VReg = NewVReg;</pre></td></tr><tr><td class='line-number'><a name='L429' href='#L429'><pre>429</pre></a></td><td class='covered-line'><pre>1.54k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L430' href='#L430'><pre>430</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Turn additional physreg operands into implicit uses on non-variadic</pre></td></tr><tr><td class='line-number'><a name='L431' href='#L431'><pre>431</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // instructions. This is used by call and return instructions passing</pre></td></tr><tr><td class='line-number'><a name='L432' href='#L432'><pre>432</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // arguments in registers.</pre></td></tr><tr><td class='line-number'><a name='L433' href='#L433'><pre>433</pre></a></td><td class='covered-line'><pre>2.43M</pre></td><td class='code'><pre>    bool Imp = II &amp;&amp; <div class='tooltip'>(<span class='tooltip-content'>2.40M</span></div><div class='tooltip'>IIOpNum &gt;= II-&gt;getNumOperands()<span class='tooltip-content'>2.40M</span></div> &amp;&amp; <div class='tooltip'>!II-&gt;isVariadic()<span class='tooltip-content'>672k</span></div>);</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L433' href='#L433'><span>433:16</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.40M</span>, <span class='None'>False</span>: <span class='covered-line'>30.1k</span>]
  Branch (<span class='line-number'><a name='L433' href='#L433'><span>433:23</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>672k</span>, <span class='None'>False</span>: <span class='covered-line'>1.72M</span>]
  Branch (<span class='line-number'><a name='L433' href='#L433'><span>433:58</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>506k</span>, <span class='None'>False</span>: <span class='covered-line'>165k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L433'><span>433:16</span></a></span>) to (<span class='line-number'><a href='#L433'><span>433:76</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (433:16)
     Condition C2 --> (433:23)
     Condition C3 --> (433:58)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  -,  -  = F      }
  2 { T,  F,  -  = F      }
  3 { T,  T,  F  = F      }
  4 { T,  T,  T  = T      }

  C1-Pair: covered: (1,4)
  C2-Pair: covered: (2,4)
  C3-Pair: covered: (3,4)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L434' href='#L434'><pre>434</pre></a></td><td class='covered-line'><pre>2.43M</pre></td><td class='code'><pre>    MIB.addReg(VReg, getImplRegState(Imp));</pre></td></tr><tr><td class='line-number'><a name='L435' href='#L435'><pre>435</pre></a></td><td class='covered-line'><pre>2.47M</pre></td><td class='code'><pre>  } else if (RegisterMaskSDNode *RM = dyn_cast&lt;RegisterMaskSDNode&gt;(Op)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L435' href='#L435'><span>435:34</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>75.4k</span>, <span class='None'>False</span>: <span class='covered-line'>2.40M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L436' href='#L436'><pre>436</pre></a></td><td class='covered-line'><pre>75.4k</pre></td><td class='code'><pre>    MIB.addRegMask(RM-&gt;getRegMask());</pre></td></tr><tr><td class='line-number'><a name='L437' href='#L437'><pre>437</pre></a></td><td class='covered-line'><pre>2.40M</pre></td><td class='code'><pre>  } else if (GlobalAddressSDNode *TGA = dyn_cast&lt;GlobalAddressSDNode&gt;(Op)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L437' href='#L437'><span>437:35</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>173k</span>, <span class='None'>False</span>: <span class='covered-line'>2.22M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L438' href='#L438'><pre>438</pre></a></td><td class='covered-line'><pre>173k</pre></td><td class='code'><pre>    MIB.addGlobalAddress(TGA-&gt;getGlobal(), TGA-&gt;getOffset(),</pre></td></tr><tr><td class='line-number'><a name='L439' href='#L439'><pre>439</pre></a></td><td class='covered-line'><pre>173k</pre></td><td class='code'><pre>                         TGA-&gt;getTargetFlags());</pre></td></tr><tr><td class='line-number'><a name='L440' href='#L440'><pre>440</pre></a></td><td class='covered-line'><pre>2.22M</pre></td><td class='code'><pre>  } else if (BasicBlockSDNode *BBNode = dyn_cast&lt;BasicBlockSDNode&gt;(Op)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L440' href='#L440'><span>440:32</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>122k</span>, <span class='None'>False</span>: <span class='covered-line'>2.10M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L441' href='#L441'><pre>441</pre></a></td><td class='covered-line'><pre>122k</pre></td><td class='code'><pre>    MIB.addMBB(BBNode-&gt;getBasicBlock());</pre></td></tr><tr><td class='line-number'><a name='L442' href='#L442'><pre>442</pre></a></td><td class='covered-line'><pre>2.10M</pre></td><td class='code'><pre>  } else if (FrameIndexSDNode *FI = dyn_cast&lt;FrameIndexSDNode&gt;(Op)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L442' href='#L442'><span>442:32</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>202k</span>, <span class='None'>False</span>: <span class='covered-line'>1.90M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L443' href='#L443'><pre>443</pre></a></td><td class='covered-line'><pre>202k</pre></td><td class='code'><pre>    MIB.addFrameIndex(FI-&gt;getIndex());</pre></td></tr><tr><td class='line-number'><a name='L444' href='#L444'><pre>444</pre></a></td><td class='covered-line'><pre>1.90M</pre></td><td class='code'><pre>  } else if (JumpTableSDNode *JT = dyn_cast&lt;JumpTableSDNode&gt;(Op)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L444' href='#L444'><span>444:31</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>815</span>, <span class='None'>False</span>: <span class='covered-line'>1.90M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L445' href='#L445'><pre>445</pre></a></td><td class='covered-line'><pre>815</pre></td><td class='code'><pre>    MIB.addJumpTableIndex(JT-&gt;getIndex(), JT-&gt;getTargetFlags());</pre></td></tr><tr><td class='line-number'><a name='L446' href='#L446'><pre>446</pre></a></td><td class='covered-line'><pre>1.90M</pre></td><td class='code'><pre>  } else if (ConstantPoolSDNode *CP = dyn_cast&lt;ConstantPoolSDNode&gt;(Op)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L446' href='#L446'><span>446:34</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>103k</span>, <span class='None'>False</span>: <span class='covered-line'>1.79M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L447' href='#L447'><pre>447</pre></a></td><td class='covered-line'><pre>103k</pre></td><td class='code'><pre>    int Offset = CP-&gt;getOffset();</pre></td></tr><tr><td class='line-number'><a name='L448' href='#L448'><pre>448</pre></a></td><td class='covered-line'><pre>103k</pre></td><td class='code'><pre>    Align Alignment = CP-&gt;getAlign();</pre></td></tr><tr><td class='line-number'><a name='L449' href='#L449'><pre>449</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L450' href='#L450'><pre>450</pre></a></td><td class='covered-line'><pre>103k</pre></td><td class='code'><pre>    unsigned Idx;</pre></td></tr><tr><td class='line-number'><a name='L451' href='#L451'><pre>451</pre></a></td><td class='covered-line'><pre>103k</pre></td><td class='code'><pre>    MachineConstantPool *MCP = MF-&gt;getConstantPool();</pre></td></tr><tr><td class='line-number'><a name='L452' href='#L452'><pre>452</pre></a></td><td class='covered-line'><pre>103k</pre></td><td class='code'><pre>    if (CP-&gt;isMachineConstantPoolEntry())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L452' href='#L452'><span>452:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>271</span>, <span class='None'>False</span>: <span class='covered-line'>102k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L453' href='#L453'><pre>453</pre></a></td><td class='covered-line'><pre>271</pre></td><td class='code'><pre>      Idx = MCP-&gt;getConstantPoolIndex(CP-&gt;getMachineCPVal(), Alignment);</pre></td></tr><tr><td class='line-number'><a name='L454' href='#L454'><pre>454</pre></a></td><td class='covered-line'><pre>102k</pre></td><td class='code'><pre>    else</pre></td></tr><tr><td class='line-number'><a name='L455' href='#L455'><pre>455</pre></a></td><td class='covered-line'><pre>102k</pre></td><td class='code'><pre>      Idx = MCP-&gt;getConstantPoolIndex(CP-&gt;getConstVal(), Alignment);</pre></td></tr><tr><td class='line-number'><a name='L456' href='#L456'><pre>456</pre></a></td><td class='covered-line'><pre>103k</pre></td><td class='code'><pre>    MIB.addConstantPoolIndex(Idx, Offset, CP-&gt;getTargetFlags());</pre></td></tr><tr><td class='line-number'><a name='L457' href='#L457'><pre>457</pre></a></td><td class='covered-line'><pre>1.79M</pre></td><td class='code'><pre>  } else if (ExternalSymbolSDNode *ES = dyn_cast&lt;ExternalSymbolSDNode&gt;(Op)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L457' href='#L457'><span>457:36</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>73.3k</span>, <span class='None'>False</span>: <span class='covered-line'>1.72M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L458' href='#L458'><pre>458</pre></a></td><td class='covered-line'><pre>73.3k</pre></td><td class='code'><pre>    MIB.addExternalSymbol(ES-&gt;getSymbol(), ES-&gt;getTargetFlags());</pre></td></tr><tr><td class='line-number'><a name='L459' href='#L459'><pre>459</pre></a></td><td class='covered-line'><pre>1.72M</pre></td><td class='code'><pre>  } else if (auto *SymNode = dyn_cast&lt;MCSymbolSDNode&gt;(Op)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L459' href='#L459'><span>459:20</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.29k</span>, <span class='None'>False</span>: <span class='covered-line'>1.72M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L460' href='#L460'><pre>460</pre></a></td><td class='covered-line'><pre>1.29k</pre></td><td class='code'><pre>    MIB.addSym(SymNode-&gt;getMCSymbol());</pre></td></tr><tr><td class='line-number'><a name='L461' href='#L461'><pre>461</pre></a></td><td class='covered-line'><pre>1.72M</pre></td><td class='code'><pre>  } else if (BlockAddressSDNode *BA = dyn_cast&lt;BlockAddressSDNode&gt;(Op)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L461' href='#L461'><span>461:34</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>390</span>, <span class='None'>False</span>: <span class='covered-line'>1.72M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L462' href='#L462'><pre>462</pre></a></td><td class='covered-line'><pre>390</pre></td><td class='code'><pre>    MIB.addBlockAddress(BA-&gt;getBlockAddress(),</pre></td></tr><tr><td class='line-number'><a name='L463' href='#L463'><pre>463</pre></a></td><td class='covered-line'><pre>390</pre></td><td class='code'><pre>                        BA-&gt;getOffset(),</pre></td></tr><tr><td class='line-number'><a name='L464' href='#L464'><pre>464</pre></a></td><td class='covered-line'><pre>390</pre></td><td class='code'><pre>                        BA-&gt;getTargetFlags());</pre></td></tr><tr><td class='line-number'><a name='L465' href='#L465'><pre>465</pre></a></td><td class='covered-line'><pre>1.72M</pre></td><td class='code'><pre>  } else if (TargetIndexSDNode *TI = dyn_cast&lt;TargetIndexSDNode&gt;(Op)) <span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L465' href='#L465'><span>465:33</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>1.72M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L466' href='#L466'><pre>466</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    MIB.addTargetIndex(TI-&gt;getIndex(), TI-&gt;getOffset(), TI-&gt;getTargetFlags());</span></pre></td></tr><tr><td class='line-number'><a name='L467' href='#L467'><pre>467</pre></a></td><td class='covered-line'><pre>1.72M</pre></td><td class='code'><pre><span class='red'>  }</span> else {</pre></td></tr><tr><td class='line-number'><a name='L468' href='#L468'><pre>468</pre></a></td><td class='covered-line'><pre>1.72M</pre></td><td class='code'><pre>    assert(Op.getValueType() != MVT::Other &amp;&amp;</pre></td></tr><tr><td class='line-number'><a name='L469' href='#L469'><pre>469</pre></a></td><td class='covered-line'><pre>1.72M</pre></td><td class='code'><pre>           Op.getValueType() != MVT::Glue &amp;&amp;</pre></td></tr><tr><td class='line-number'><a name='L470' href='#L470'><pre>470</pre></a></td><td class='covered-line'><pre>1.72M</pre></td><td class='code'><pre>           &quot;Chain and glue operands should occur at end of operand list!&quot;);</pre></td></tr><tr><td class='line-number'><a name='L471' href='#L471'><pre>471</pre></a></td><td class='covered-line'><pre>1.72M</pre></td><td class='code'><pre>    AddRegisterOperand(MIB, Op, IIOpNum, II, VRBaseMap,</pre></td></tr><tr><td class='line-number'><a name='L472' href='#L472'><pre>472</pre></a></td><td class='covered-line'><pre>1.72M</pre></td><td class='code'><pre>                       IsDebug, IsClone, IsCloned);</pre></td></tr><tr><td class='line-number'><a name='L473' href='#L473'><pre>473</pre></a></td><td class='covered-line'><pre>1.72M</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L474' href='#L474'><pre>474</pre></a></td><td class='covered-line'><pre>14.9M</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L475' href='#L475'><pre>475</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L476' href='#L476'><pre>476</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>Register InstrEmitter::ConstrainForSubReg(Register VReg, unsigned SubIdx,</pre></td></tr><tr><td class='line-number'><a name='L477' href='#L477'><pre>477</pre></a></td><td class='covered-line'><pre>364k</pre></td><td class='code'><pre>                                          MVT VT, bool isDivergent, const DebugLoc &amp;DL) {</pre></td></tr><tr><td class='line-number'><a name='L478' href='#L478'><pre>478</pre></a></td><td class='covered-line'><pre>364k</pre></td><td class='code'><pre>  const TargetRegisterClass *VRC = MRI-&gt;getRegClass(VReg);</pre></td></tr><tr><td class='line-number'><a name='L479' href='#L479'><pre>479</pre></a></td><td class='covered-line'><pre>364k</pre></td><td class='code'><pre>  const TargetRegisterClass *RC = TRI-&gt;getSubClassWithSubReg(VRC, SubIdx);</pre></td></tr><tr><td class='line-number'><a name='L480' href='#L480'><pre>480</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L481' href='#L481'><pre>481</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // RC is a sub-class of VRC that supports SubIdx.  Try to constrain VReg</pre></td></tr><tr><td class='line-number'><a name='L482' href='#L482'><pre>482</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // within reason.</pre></td></tr><tr><td class='line-number'><a name='L483' href='#L483'><pre>483</pre></a></td><td class='covered-line'><pre>364k</pre></td><td class='code'><pre>  if (RC &amp;&amp; <div class='tooltip'>RC != VRC<span class='tooltip-content'>364k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L483' href='#L483'><span>483:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>364k</span>, <span class='None'>False</span>: <span class='covered-line'>11</span>]
  Branch (<span class='line-number'><a name='L483' href='#L483'><span>483:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4.32k</span>, <span class='None'>False</span>: <span class='covered-line'>360k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L483'><span>483:7</span></a></span>) to (<span class='line-number'><a href='#L483'><span>483:22</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (483:7)
     Condition C2 --> (483:13)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L484' href='#L484'><pre>484</pre></a></td><td class='covered-line'><pre>4.32k</pre></td><td class='code'><pre>    RC = MRI-&gt;constrainRegClass(VReg, RC, MinRCSize);</pre></td></tr><tr><td class='line-number'><a name='L485' href='#L485'><pre>485</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L486' href='#L486'><pre>486</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // VReg has been adjusted.  It can be used with SubIdx operands now.</pre></td></tr><tr><td class='line-number'><a name='L487' href='#L487'><pre>487</pre></a></td><td class='covered-line'><pre>364k</pre></td><td class='code'><pre>  if (RC)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L487' href='#L487'><span>487:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>364k</span>, <span class='None'>False</span>: <span class='covered-line'>11</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L488' href='#L488'><pre>488</pre></a></td><td class='covered-line'><pre>364k</pre></td><td class='code'><pre>    return VReg;</pre></td></tr><tr><td class='line-number'><a name='L489' href='#L489'><pre>489</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L490' href='#L490'><pre>490</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // VReg couldn&apos;t be reasonably constrained.  Emit a COPY to a new virtual</pre></td></tr><tr><td class='line-number'><a name='L491' href='#L491'><pre>491</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // register instead.</pre></td></tr><tr><td class='line-number'><a name='L492' href='#L492'><pre>492</pre></a></td><td class='covered-line'><pre>11</pre></td><td class='code'><pre>  RC = TRI-&gt;getSubClassWithSubReg(TLI-&gt;getRegClassFor(VT, isDivergent), SubIdx);</pre></td></tr><tr><td class='line-number'><a name='L493' href='#L493'><pre>493</pre></a></td><td class='covered-line'><pre>11</pre></td><td class='code'><pre>  assert(RC &amp;&amp; &quot;No legal register class for VT supports that SubIdx&quot;);</pre></td></tr><tr><td class='line-number'><a name='L494' href='#L494'><pre>494</pre></a></td><td class='covered-line'><pre>11</pre></td><td class='code'><pre>  Register NewReg = MRI-&gt;createVirtualRegister(RC);</pre></td></tr><tr><td class='line-number'><a name='L495' href='#L495'><pre>495</pre></a></td><td class='covered-line'><pre>11</pre></td><td class='code'><pre>  BuildMI(*MBB, InsertPos, DL, TII-&gt;get(TargetOpcode::COPY), NewReg)</pre></td></tr><tr><td class='line-number'><a name='L496' href='#L496'><pre>496</pre></a></td><td class='covered-line'><pre>11</pre></td><td class='code'><pre>    .addReg(VReg);</pre></td></tr><tr><td class='line-number'><a name='L497' href='#L497'><pre>497</pre></a></td><td class='covered-line'><pre>11</pre></td><td class='code'><pre>  return NewReg;</pre></td></tr><tr><td class='line-number'><a name='L498' href='#L498'><pre>498</pre></a></td><td class='covered-line'><pre>11</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L499' href='#L499'><pre>499</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L500' href='#L500'><pre>500</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// EmitSubregNode - Generate machine code for subreg nodes.</pre></td></tr><tr><td class='line-number'><a name='L501' href='#L501'><pre>501</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>///</pre></td></tr><tr><td class='line-number'><a name='L502' href='#L502'><pre>502</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void InstrEmitter::EmitSubregNode(SDNode *Node,</pre></td></tr><tr><td class='line-number'><a name='L503' href='#L503'><pre>503</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                  DenseMap&lt;SDValue, Register&gt; &amp;VRBaseMap,</pre></td></tr><tr><td class='line-number'><a name='L504' href='#L504'><pre>504</pre></a></td><td class='covered-line'><pre>493k</pre></td><td class='code'><pre>                                  bool IsClone, bool IsCloned) {</pre></td></tr><tr><td class='line-number'><a name='L505' href='#L505'><pre>505</pre></a></td><td class='covered-line'><pre>493k</pre></td><td class='code'><pre>  Register VRBase;</pre></td></tr><tr><td class='line-number'><a name='L506' href='#L506'><pre>506</pre></a></td><td class='covered-line'><pre>493k</pre></td><td class='code'><pre>  unsigned Opc = Node-&gt;getMachineOpcode();</pre></td></tr><tr><td class='line-number'><a name='L507' href='#L507'><pre>507</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L508' href='#L508'><pre>508</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // If the node is only used by a CopyToReg and the dest reg is a vreg, use</pre></td></tr><tr><td class='line-number'><a name='L509' href='#L509'><pre>509</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // the CopyToReg&apos;d destination register instead of creating a new vreg.</pre></td></tr><tr><td class='line-number'><a name='L510' href='#L510'><pre>510</pre></a></td><td class='covered-line'><pre>569k</pre></td><td class='code'><pre>  for (SDNode *User : Node-&gt;uses()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L510' href='#L510'><span>510:21</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>569k</span>, <span class='None'>False</span>: <span class='covered-line'>482k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L511' href='#L511'><pre>511</pre></a></td><td class='covered-line'><pre>569k</pre></td><td class='code'><pre>    if (User-&gt;getOpcode() == ISD::CopyToReg &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L511' href='#L511'><span>511:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>74.2k</span>, <span class='None'>False</span>: <span class='covered-line'>494k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L512' href='#L512'><pre>512</pre></a></td><td class='covered-line'><pre>569k</pre></td><td class='code'><pre>        <div class='tooltip'>User-&gt;getOperand(2).getNode() == Node<span class='tooltip-content'>74.2k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L512' href='#L512'><span>512:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>74.1k</span>, <span class='None'>False</span>: <span class='covered-line'>129</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L511'><span>511:9</span></a></span>) to (<span class='line-number'><a href='#L511'><span>512:46</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (511:9)
     Condition C2 --> (512:9)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L513' href='#L513'><pre>513</pre></a></td><td class='covered-line'><pre>74.1k</pre></td><td class='code'><pre>      Register DestReg = cast&lt;RegisterSDNode&gt;(User-&gt;getOperand(1))-&gt;getReg();</pre></td></tr><tr><td class='line-number'><a name='L514' href='#L514'><pre>514</pre></a></td><td class='covered-line'><pre>74.1k</pre></td><td class='code'><pre>      if (DestReg.isVirtual()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L514' href='#L514'><span>514:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>11.0k</span>, <span class='None'>False</span>: <span class='covered-line'>63.0k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L515' href='#L515'><pre>515</pre></a></td><td class='covered-line'><pre>11.0k</pre></td><td class='code'><pre>        VRBase = DestReg;</pre></td></tr><tr><td class='line-number'><a name='L516' href='#L516'><pre>516</pre></a></td><td class='covered-line'><pre>11.0k</pre></td><td class='code'><pre>        break;</pre></td></tr><tr><td class='line-number'><a name='L517' href='#L517'><pre>517</pre></a></td><td class='covered-line'><pre>11.0k</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L518' href='#L518'><pre>518</pre></a></td><td class='covered-line'><pre>74.1k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L519' href='#L519'><pre>519</pre></a></td><td class='covered-line'><pre>569k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L520' href='#L520'><pre>520</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L521' href='#L521'><pre>521</pre></a></td><td class='covered-line'><pre>493k</pre></td><td class='code'><pre>  if (Opc == TargetOpcode::EXTRACT_SUBREG) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L521' href='#L521'><span>521:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>364k</span>, <span class='None'>False</span>: <span class='covered-line'>129k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L522' href='#L522'><pre>522</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // EXTRACT_SUBREG is lowered as %dst = COPY %src:sub.  There are no</pre></td></tr><tr><td class='line-number'><a name='L523' href='#L523'><pre>523</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // constraints on the %dst register, COPY can target all legal register</pre></td></tr><tr><td class='line-number'><a name='L524' href='#L524'><pre>524</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // classes.</pre></td></tr><tr><td class='line-number'><a name='L525' href='#L525'><pre>525</pre></a></td><td class='covered-line'><pre>364k</pre></td><td class='code'><pre>    unsigned SubIdx = Node-&gt;getConstantOperandVal(1);</pre></td></tr><tr><td class='line-number'><a name='L526' href='#L526'><pre>526</pre></a></td><td class='covered-line'><pre>364k</pre></td><td class='code'><pre>    const TargetRegisterClass *TRC =</pre></td></tr><tr><td class='line-number'><a name='L527' href='#L527'><pre>527</pre></a></td><td class='covered-line'><pre>364k</pre></td><td class='code'><pre>      TLI-&gt;getRegClassFor(Node-&gt;getSimpleValueType(0), Node-&gt;isDivergent());</pre></td></tr><tr><td class='line-number'><a name='L528' href='#L528'><pre>528</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L529' href='#L529'><pre>529</pre></a></td><td class='covered-line'><pre>364k</pre></td><td class='code'><pre>    Register Reg;</pre></td></tr><tr><td class='line-number'><a name='L530' href='#L530'><pre>530</pre></a></td><td class='covered-line'><pre>364k</pre></td><td class='code'><pre>    MachineInstr *DefMI;</pre></td></tr><tr><td class='line-number'><a name='L531' href='#L531'><pre>531</pre></a></td><td class='covered-line'><pre>364k</pre></td><td class='code'><pre>    RegisterSDNode *R = dyn_cast&lt;RegisterSDNode&gt;(Node-&gt;getOperand(0));</pre></td></tr><tr><td class='line-number'><a name='L532' href='#L532'><pre>532</pre></a></td><td class='covered-line'><pre>364k</pre></td><td class='code'><pre>    if (R &amp;&amp; <div class='tooltip'>R-&gt;getReg().isPhysical()<span class='tooltip-content'>17</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L532' href='#L532'><span>532:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>16</span>, <span class='None'>False</span>: <span class='covered-line'>364k</span>]
  Branch (<span class='line-number'><a name='L532' href='#L532'><span>532:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>17</span>, <span class='None'>False</span>: <span class='covered-line'>364k</span>]
  Branch (<span class='line-number'><a name='L532' href='#L532'><span>532:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>16</span>, <span class='None'>False</span>: <span class='covered-line'>1</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L532'><span>532:9</span></a></span>) to (<span class='line-number'><a href='#L532'><span>532:38</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (532:9)
     Condition C2 --> (532:14)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L533' href='#L533'><pre>533</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>      Reg = R-&gt;getReg();</pre></td></tr><tr><td class='line-number'><a name='L534' href='#L534'><pre>534</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>      DefMI = nullptr;</pre></td></tr><tr><td class='line-number'><a name='L535' href='#L535'><pre>535</pre></a></td><td class='covered-line'><pre>364k</pre></td><td class='code'><pre>    } else {</pre></td></tr><tr><td class='line-number'><a name='L536' href='#L536'><pre>536</pre></a></td><td class='covered-line'><pre>364k</pre></td><td class='code'><pre>      Reg = R ? <div class='tooltip'>R-&gt;getReg()<span class='tooltip-content'>1</span></div> : <div class='tooltip'>getVR(Node-&gt;getOperand(0), VRBaseMap)<span class='tooltip-content'>364k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L536' href='#L536'><span>536:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>364k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L537' href='#L537'><pre>537</pre></a></td><td class='covered-line'><pre>364k</pre></td><td class='code'><pre>      DefMI = MRI-&gt;getVRegDef(Reg);</pre></td></tr><tr><td class='line-number'><a name='L538' href='#L538'><pre>538</pre></a></td><td class='covered-line'><pre>364k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L539' href='#L539'><pre>539</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L540' href='#L540'><pre>540</pre></a></td><td class='covered-line'><pre>364k</pre></td><td class='code'><pre>    Register SrcReg, DstReg;</pre></td></tr><tr><td class='line-number'><a name='L541' href='#L541'><pre>541</pre></a></td><td class='covered-line'><pre>364k</pre></td><td class='code'><pre>    unsigned DefSubIdx;</pre></td></tr><tr><td class='line-number'><a name='L542' href='#L542'><pre>542</pre></a></td><td class='covered-line'><pre>364k</pre></td><td class='code'><pre>    if (DefMI &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L542' href='#L542'><span>542:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>311k</span>, <span class='None'>False</span>: <span class='covered-line'>52.8k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L543' href='#L543'><pre>543</pre></a></td><td class='covered-line'><pre>364k</pre></td><td class='code'><pre>        <div class='tooltip'>TII-&gt;isCoalescableExtInstr(*DefMI, SrcReg, DstReg, DefSubIdx)<span class='tooltip-content'>311k</span></div> &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L543' href='#L543'><span>543:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>160</span>, <span class='None'>False</span>: <span class='covered-line'>311k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L544' href='#L544'><pre>544</pre></a></td><td class='covered-line'><pre>364k</pre></td><td class='code'><pre>        <div class='tooltip'>SubIdx == DefSubIdx<span class='tooltip-content'>160</span></div> &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L544' href='#L544'><span>544:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>32</span>, <span class='None'>False</span>: <span class='covered-line'>128</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L545' href='#L545'><pre>545</pre></a></td><td class='covered-line'><pre>364k</pre></td><td class='code'><pre>        <div class='tooltip'>TRC == MRI-&gt;getRegClass(SrcReg)<span class='tooltip-content'>32</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L545' href='#L545'><span>545:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>28</span>, <span class='None'>False</span>: <span class='covered-line'>4</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L542'><span>542:9</span></a></span>) to (<span class='line-number'><a href='#L542'><span>545:40</span></a></span>)

  Number of Conditions: 4
     Condition C1 --> (542:9)
     Condition C2 --> (543:9)
     Condition C3 --> (544:9)
     Condition C4 --> (545:9)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4    Result
  1 { F,  -,  -,  -  = F      }
  2 { T,  F,  -,  -  = F      }
  3 { T,  T,  F,  -  = F      }
  4 { T,  T,  T,  F  = F      }
  5 { T,  T,  T,  T  = T      }

  C1-Pair: covered: (1,5)
  C2-Pair: covered: (2,5)
  C3-Pair: covered: (3,5)
  C4-Pair: covered: (4,5)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L546' href='#L546'><pre>546</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Optimize these:</pre></td></tr><tr><td class='line-number'><a name='L547' href='#L547'><pre>547</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // r1025 = s/zext r1024, 4</pre></td></tr><tr><td class='line-number'><a name='L548' href='#L548'><pre>548</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // r1026 = extract_subreg r1025, 4</pre></td></tr><tr><td class='line-number'><a name='L549' href='#L549'><pre>549</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // to a copy</pre></td></tr><tr><td class='line-number'><a name='L550' href='#L550'><pre>550</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // r1026 = copy r1024</pre></td></tr><tr><td class='line-number'><a name='L551' href='#L551'><pre>551</pre></a></td><td class='covered-line'><pre>28</pre></td><td class='code'><pre>      VRBase = MRI-&gt;createVirtualRegister(TRC);</pre></td></tr><tr><td class='line-number'><a name='L552' href='#L552'><pre>552</pre></a></td><td class='covered-line'><pre>28</pre></td><td class='code'><pre>      BuildMI(*MBB, InsertPos, Node-&gt;getDebugLoc(),</pre></td></tr><tr><td class='line-number'><a name='L553' href='#L553'><pre>553</pre></a></td><td class='covered-line'><pre>28</pre></td><td class='code'><pre>              TII-&gt;get(TargetOpcode::COPY), VRBase).addReg(SrcReg);</pre></td></tr><tr><td class='line-number'><a name='L554' href='#L554'><pre>554</pre></a></td><td class='covered-line'><pre>28</pre></td><td class='code'><pre>      MRI-&gt;clearKillFlags(SrcReg);</pre></td></tr><tr><td class='line-number'><a name='L555' href='#L555'><pre>555</pre></a></td><td class='covered-line'><pre>364k</pre></td><td class='code'><pre>    } else {</pre></td></tr><tr><td class='line-number'><a name='L556' href='#L556'><pre>556</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Reg may not support a SubIdx sub-register, and we may need to</pre></td></tr><tr><td class='line-number'><a name='L557' href='#L557'><pre>557</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // constrain its register class or issue a COPY to a compatible register</pre></td></tr><tr><td class='line-number'><a name='L558' href='#L558'><pre>558</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // class.</pre></td></tr><tr><td class='line-number'><a name='L559' href='#L559'><pre>559</pre></a></td><td class='covered-line'><pre>364k</pre></td><td class='code'><pre>      if (Reg.isVirtual())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L559' href='#L559'><span>559:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>364k</span>, <span class='None'>False</span>: <span class='covered-line'>16</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L560' href='#L560'><pre>560</pre></a></td><td class='covered-line'><pre>364k</pre></td><td class='code'><pre>        Reg = ConstrainForSubReg(Reg, SubIdx,</pre></td></tr><tr><td class='line-number'><a name='L561' href='#L561'><pre>561</pre></a></td><td class='covered-line'><pre>364k</pre></td><td class='code'><pre>                                 Node-&gt;getOperand(0).getSimpleValueType(),</pre></td></tr><tr><td class='line-number'><a name='L562' href='#L562'><pre>562</pre></a></td><td class='covered-line'><pre>364k</pre></td><td class='code'><pre>                                 Node-&gt;isDivergent(), Node-&gt;getDebugLoc());</pre></td></tr><tr><td class='line-number'><a name='L563' href='#L563'><pre>563</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Create the destreg if it is missing.</pre></td></tr><tr><td class='line-number'><a name='L564' href='#L564'><pre>564</pre></a></td><td class='covered-line'><pre>364k</pre></td><td class='code'><pre>      if (!VRBase)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L564' href='#L564'><span>564:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>355k</span>, <span class='None'>False</span>: <span class='covered-line'>9.28k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L565' href='#L565'><pre>565</pre></a></td><td class='covered-line'><pre>355k</pre></td><td class='code'><pre>        VRBase = MRI-&gt;createVirtualRegister(TRC);</pre></td></tr><tr><td class='line-number'><a name='L566' href='#L566'><pre>566</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L567' href='#L567'><pre>567</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Create the extract_subreg machine instruction.</pre></td></tr><tr><td class='line-number'><a name='L568' href='#L568'><pre>568</pre></a></td><td class='covered-line'><pre>364k</pre></td><td class='code'><pre>      MachineInstrBuilder CopyMI =</pre></td></tr><tr><td class='line-number'><a name='L569' href='#L569'><pre>569</pre></a></td><td class='covered-line'><pre>364k</pre></td><td class='code'><pre>          BuildMI(*MBB, InsertPos, Node-&gt;getDebugLoc(),</pre></td></tr><tr><td class='line-number'><a name='L570' href='#L570'><pre>570</pre></a></td><td class='covered-line'><pre>364k</pre></td><td class='code'><pre>                  TII-&gt;get(TargetOpcode::COPY), VRBase);</pre></td></tr><tr><td class='line-number'><a name='L571' href='#L571'><pre>571</pre></a></td><td class='covered-line'><pre>364k</pre></td><td class='code'><pre>      if (Reg.isVirtual())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L571' href='#L571'><span>571:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>364k</span>, <span class='None'>False</span>: <span class='covered-line'>16</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L572' href='#L572'><pre>572</pre></a></td><td class='covered-line'><pre>364k</pre></td><td class='code'><pre>        CopyMI.addReg(Reg, 0, SubIdx);</pre></td></tr><tr><td class='line-number'><a name='L573' href='#L573'><pre>573</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>      else</pre></td></tr><tr><td class='line-number'><a name='L574' href='#L574'><pre>574</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>        CopyMI.addReg(TRI-&gt;getSubReg(Reg, SubIdx));</pre></td></tr><tr><td class='line-number'><a name='L575' href='#L575'><pre>575</pre></a></td><td class='covered-line'><pre>364k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L576' href='#L576'><pre>576</pre></a></td><td class='covered-line'><pre>364k</pre></td><td class='code'><pre>  } else <div class='tooltip'>if (<span class='tooltip-content'>129k</span></div><div class='tooltip'>Opc == TargetOpcode::INSERT_SUBREG<span class='tooltip-content'>129k</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L576' href='#L576'><span>576:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>102k</span>, <span class='None'>False</span>: <span class='covered-line'>26.7k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L577' href='#L577'><pre>577</pre></a></td><td class='covered-line'><pre>129k</pre></td><td class='code'><pre>             <div class='tooltip'>Opc == TargetOpcode::SUBREG_TO_REG<span class='tooltip-content'>26.7k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L577' href='#L577'><span>577:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>26.7k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L576'><span>576:14</span></a></span>) to (<span class='line-number'><a href='#L576'><span>577:48</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (576:14)
     Condition C2 --> (577:14)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { T,  -  = T      }
  2 { F,  T  = T      }

  C1-Pair: not covered
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L578' href='#L578'><pre>578</pre></a></td><td class='covered-line'><pre>129k</pre></td><td class='code'><pre>    SDValue N0 = Node-&gt;getOperand(0);</pre></td></tr><tr><td class='line-number'><a name='L579' href='#L579'><pre>579</pre></a></td><td class='covered-line'><pre>129k</pre></td><td class='code'><pre>    SDValue N1 = Node-&gt;getOperand(1);</pre></td></tr><tr><td class='line-number'><a name='L580' href='#L580'><pre>580</pre></a></td><td class='covered-line'><pre>129k</pre></td><td class='code'><pre>    SDValue N2 = Node-&gt;getOperand(2);</pre></td></tr><tr><td class='line-number'><a name='L581' href='#L581'><pre>581</pre></a></td><td class='covered-line'><pre>129k</pre></td><td class='code'><pre>    unsigned SubIdx = N2-&gt;getAsZExtVal();</pre></td></tr><tr><td class='line-number'><a name='L582' href='#L582'><pre>582</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L583' href='#L583'><pre>583</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Figure out the register class to create for the destreg.  It should be</pre></td></tr><tr><td class='line-number'><a name='L584' href='#L584'><pre>584</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // the largest legal register class supporting SubIdx sub-registers.</pre></td></tr><tr><td class='line-number'><a name='L585' href='#L585'><pre>585</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // RegisterCoalescer will constrain it further if it decides to eliminate</pre></td></tr><tr><td class='line-number'><a name='L586' href='#L586'><pre>586</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // the INSERT_SUBREG instruction.</pre></td></tr><tr><td class='line-number'><a name='L587' href='#L587'><pre>587</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    //</pre></td></tr><tr><td class='line-number'><a name='L588' href='#L588'><pre>588</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    //   %dst = INSERT_SUBREG %src, %sub, SubIdx</pre></td></tr><tr><td class='line-number'><a name='L589' href='#L589'><pre>589</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    //</pre></td></tr><tr><td class='line-number'><a name='L590' href='#L590'><pre>590</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // is lowered by TwoAddressInstructionPass to:</pre></td></tr><tr><td class='line-number'><a name='L591' href='#L591'><pre>591</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    //</pre></td></tr><tr><td class='line-number'><a name='L592' href='#L592'><pre>592</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    //   %dst = COPY %src</pre></td></tr><tr><td class='line-number'><a name='L593' href='#L593'><pre>593</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    //   %dst:SubIdx = COPY %sub</pre></td></tr><tr><td class='line-number'><a name='L594' href='#L594'><pre>594</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    //</pre></td></tr><tr><td class='line-number'><a name='L595' href='#L595'><pre>595</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // There is no constraint on the %src register class.</pre></td></tr><tr><td class='line-number'><a name='L596' href='#L596'><pre>596</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    //</pre></td></tr><tr><td class='line-number'><a name='L597' href='#L597'><pre>597</pre></a></td><td class='covered-line'><pre>129k</pre></td><td class='code'><pre>    const TargetRegisterClass *SRC =</pre></td></tr><tr><td class='line-number'><a name='L598' href='#L598'><pre>598</pre></a></td><td class='covered-line'><pre>129k</pre></td><td class='code'><pre>        TLI-&gt;getRegClassFor(Node-&gt;getSimpleValueType(0), Node-&gt;isDivergent());</pre></td></tr><tr><td class='line-number'><a name='L599' href='#L599'><pre>599</pre></a></td><td class='covered-line'><pre>129k</pre></td><td class='code'><pre>    SRC = TRI-&gt;getSubClassWithSubReg(SRC, SubIdx);</pre></td></tr><tr><td class='line-number'><a name='L600' href='#L600'><pre>600</pre></a></td><td class='covered-line'><pre>129k</pre></td><td class='code'><pre>    assert(SRC &amp;&amp; &quot;No register class supports VT and SubIdx for INSERT_SUBREG&quot;);</pre></td></tr><tr><td class='line-number'><a name='L601' href='#L601'><pre>601</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L602' href='#L602'><pre>602</pre></a></td><td class='covered-line'><pre>129k</pre></td><td class='code'><pre>    if (VRBase == 0 || <div class='tooltip'>!SRC-&gt;hasSubClassEq(MRI-&gt;getRegClass(VRBase))<span class='tooltip-content'>1.74k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L602' href='#L602'><span>602:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>127k</span>, <span class='None'>False</span>: <span class='covered-line'>1.74k</span>]
  Branch (<span class='line-number'><a name='L602' href='#L602'><span>602:24</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>29</span>, <span class='None'>False</span>: <span class='covered-line'>1.71k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L602'><span>602:9</span></a></span>) to (<span class='line-number'><a href='#L602'><span>602:69</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (602:9)
     Condition C2 --> (602:24)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L603' href='#L603'><pre>603</pre></a></td><td class='covered-line'><pre>127k</pre></td><td class='code'><pre>      VRBase = MRI-&gt;createVirtualRegister(SRC);</pre></td></tr><tr><td class='line-number'><a name='L604' href='#L604'><pre>604</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L605' href='#L605'><pre>605</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Create the insert_subreg or subreg_to_reg machine instruction.</pre></td></tr><tr><td class='line-number'><a name='L606' href='#L606'><pre>606</pre></a></td><td class='covered-line'><pre>129k</pre></td><td class='code'><pre>    MachineInstrBuilder MIB =</pre></td></tr><tr><td class='line-number'><a name='L607' href='#L607'><pre>607</pre></a></td><td class='covered-line'><pre>129k</pre></td><td class='code'><pre>      BuildMI(*MF, Node-&gt;getDebugLoc(), TII-&gt;get(Opc), VRBase);</pre></td></tr><tr><td class='line-number'><a name='L608' href='#L608'><pre>608</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L609' href='#L609'><pre>609</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // If creating a subreg_to_reg, then the first input operand</pre></td></tr><tr><td class='line-number'><a name='L610' href='#L610'><pre>610</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // is an implicit value immediate, otherwise it&apos;s a register</pre></td></tr><tr><td class='line-number'><a name='L611' href='#L611'><pre>611</pre></a></td><td class='covered-line'><pre>129k</pre></td><td class='code'><pre>    if (Opc == TargetOpcode::SUBREG_TO_REG) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L611' href='#L611'><span>611:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>26.7k</span>, <span class='None'>False</span>: <span class='covered-line'>102k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L612' href='#L612'><pre>612</pre></a></td><td class='covered-line'><pre>26.7k</pre></td><td class='code'><pre>      const ConstantSDNode *SD = cast&lt;ConstantSDNode&gt;(N0);</pre></td></tr><tr><td class='line-number'><a name='L613' href='#L613'><pre>613</pre></a></td><td class='covered-line'><pre>26.7k</pre></td><td class='code'><pre>      MIB.addImm(SD-&gt;getZExtValue());</pre></td></tr><tr><td class='line-number'><a name='L614' href='#L614'><pre>614</pre></a></td><td class='covered-line'><pre>26.7k</pre></td><td class='code'><pre>    } else</pre></td></tr><tr><td class='line-number'><a name='L615' href='#L615'><pre>615</pre></a></td><td class='covered-line'><pre>102k</pre></td><td class='code'><pre>      AddOperand(MIB, N0, 0, nullptr, VRBaseMap, /*IsDebug=*/false,</pre></td></tr><tr><td class='line-number'><a name='L616' href='#L616'><pre>616</pre></a></td><td class='covered-line'><pre>102k</pre></td><td class='code'><pre>                 IsClone, IsCloned);</pre></td></tr><tr><td class='line-number'><a name='L617' href='#L617'><pre>617</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Add the subregister being inserted</pre></td></tr><tr><td class='line-number'><a name='L618' href='#L618'><pre>618</pre></a></td><td class='covered-line'><pre>129k</pre></td><td class='code'><pre>    AddOperand(MIB, N1, 0, nullptr, VRBaseMap, /*IsDebug=*/false,</pre></td></tr><tr><td class='line-number'><a name='L619' href='#L619'><pre>619</pre></a></td><td class='covered-line'><pre>129k</pre></td><td class='code'><pre>               IsClone, IsCloned);</pre></td></tr><tr><td class='line-number'><a name='L620' href='#L620'><pre>620</pre></a></td><td class='covered-line'><pre>129k</pre></td><td class='code'><pre>    MIB.addImm(SubIdx);</pre></td></tr><tr><td class='line-number'><a name='L621' href='#L621'><pre>621</pre></a></td><td class='covered-line'><pre>129k</pre></td><td class='code'><pre>    MBB-&gt;insert(InsertPos, MIB);</pre></td></tr><tr><td class='line-number'><a name='L622' href='#L622'><pre>622</pre></a></td><td class='covered-line'><pre>129k</pre></td><td class='code'><pre>  } else</pre></td></tr><tr><td class='line-number'><a name='L623' href='#L623'><pre>623</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>llvm_unreachable</span>(&quot;Node is not insert_subreg, extract_subreg, or subreg_to_reg&quot;);</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>::llvm::llvm_unreachable_internal(msg, __FILE__, __LINE__)</span></pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L624' href='#L624'><pre>624</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L625' href='#L625'><pre>625</pre></a></td><td class='covered-line'><pre>493k</pre></td><td class='code'><pre>  SDValue Op(Node, 0);</pre></td></tr><tr><td class='line-number'><a name='L626' href='#L626'><pre>626</pre></a></td><td class='covered-line'><pre>493k</pre></td><td class='code'><pre>  bool isNew = VRBaseMap.insert(std::make_pair(Op, VRBase)).second;</pre></td></tr><tr><td class='line-number'><a name='L627' href='#L627'><pre>627</pre></a></td><td class='covered-line'><pre>493k</pre></td><td class='code'><pre>  (void)isNew; // Silence compiler warning.</pre></td></tr><tr><td class='line-number'><a name='L628' href='#L628'><pre>628</pre></a></td><td class='covered-line'><pre>493k</pre></td><td class='code'><pre>  assert(isNew &amp;&amp; &quot;Node emitted out of order - early&quot;);</pre></td></tr><tr><td class='line-number'><a name='L629' href='#L629'><pre>629</pre></a></td><td class='covered-line'><pre>493k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L630' href='#L630'><pre>630</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L631' href='#L631'><pre>631</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// EmitCopyToRegClassNode - Generate machine code for COPY_TO_REGCLASS nodes.</pre></td></tr><tr><td class='line-number'><a name='L632' href='#L632'><pre>632</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// COPY_TO_REGCLASS is just a normal copy, except that the destination</pre></td></tr><tr><td class='line-number'><a name='L633' href='#L633'><pre>633</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// register is constrained to be in a particular register class.</pre></td></tr><tr><td class='line-number'><a name='L634' href='#L634'><pre>634</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>///</pre></td></tr><tr><td class='line-number'><a name='L635' href='#L635'><pre>635</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void</pre></td></tr><tr><td class='line-number'><a name='L636' href='#L636'><pre>636</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>InstrEmitter::EmitCopyToRegClassNode(SDNode *Node,</pre></td></tr><tr><td class='line-number'><a name='L637' href='#L637'><pre>637</pre></a></td><td class='covered-line'><pre>114k</pre></td><td class='code'><pre>                                     DenseMap&lt;SDValue, Register&gt; &amp;VRBaseMap) {</pre></td></tr><tr><td class='line-number'><a name='L638' href='#L638'><pre>638</pre></a></td><td class='covered-line'><pre>114k</pre></td><td class='code'><pre>  unsigned VReg = getVR(Node-&gt;getOperand(0), VRBaseMap);</pre></td></tr><tr><td class='line-number'><a name='L639' href='#L639'><pre>639</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L640' href='#L640'><pre>640</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Create the new VReg in the destination class and emit a copy.</pre></td></tr><tr><td class='line-number'><a name='L641' href='#L641'><pre>641</pre></a></td><td class='covered-line'><pre>114k</pre></td><td class='code'><pre>  unsigned DstRCIdx = Node-&gt;getConstantOperandVal(1);</pre></td></tr><tr><td class='line-number'><a name='L642' href='#L642'><pre>642</pre></a></td><td class='covered-line'><pre>114k</pre></td><td class='code'><pre>  const TargetRegisterClass *DstRC =</pre></td></tr><tr><td class='line-number'><a name='L643' href='#L643'><pre>643</pre></a></td><td class='covered-line'><pre>114k</pre></td><td class='code'><pre>    TRI-&gt;getAllocatableClass(TRI-&gt;getRegClass(DstRCIdx));</pre></td></tr><tr><td class='line-number'><a name='L644' href='#L644'><pre>644</pre></a></td><td class='covered-line'><pre>114k</pre></td><td class='code'><pre>  Register NewVReg = MRI-&gt;createVirtualRegister(DstRC);</pre></td></tr><tr><td class='line-number'><a name='L645' href='#L645'><pre>645</pre></a></td><td class='covered-line'><pre>114k</pre></td><td class='code'><pre>  BuildMI(*MBB, InsertPos, Node-&gt;getDebugLoc(), TII-&gt;get(TargetOpcode::COPY),</pre></td></tr><tr><td class='line-number'><a name='L646' href='#L646'><pre>646</pre></a></td><td class='covered-line'><pre>114k</pre></td><td class='code'><pre>    NewVReg).addReg(VReg);</pre></td></tr><tr><td class='line-number'><a name='L647' href='#L647'><pre>647</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L648' href='#L648'><pre>648</pre></a></td><td class='covered-line'><pre>114k</pre></td><td class='code'><pre>  SDValue Op(Node, 0);</pre></td></tr><tr><td class='line-number'><a name='L649' href='#L649'><pre>649</pre></a></td><td class='covered-line'><pre>114k</pre></td><td class='code'><pre>  bool isNew = VRBaseMap.insert(std::make_pair(Op, NewVReg)).second;</pre></td></tr><tr><td class='line-number'><a name='L650' href='#L650'><pre>650</pre></a></td><td class='covered-line'><pre>114k</pre></td><td class='code'><pre>  (void)isNew; // Silence compiler warning.</pre></td></tr><tr><td class='line-number'><a name='L651' href='#L651'><pre>651</pre></a></td><td class='covered-line'><pre>114k</pre></td><td class='code'><pre>  assert(isNew &amp;&amp; &quot;Node emitted out of order - early&quot;);</pre></td></tr><tr><td class='line-number'><a name='L652' href='#L652'><pre>652</pre></a></td><td class='covered-line'><pre>114k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L653' href='#L653'><pre>653</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L654' href='#L654'><pre>654</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// EmitRegSequence - Generate machine code for REG_SEQUENCE nodes.</pre></td></tr><tr><td class='line-number'><a name='L655' href='#L655'><pre>655</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>///</pre></td></tr><tr><td class='line-number'><a name='L656' href='#L656'><pre>656</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void InstrEmitter::EmitRegSequence(SDNode *Node,</pre></td></tr><tr><td class='line-number'><a name='L657' href='#L657'><pre>657</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                  DenseMap&lt;SDValue, Register&gt; &amp;VRBaseMap,</pre></td></tr><tr><td class='line-number'><a name='L658' href='#L658'><pre>658</pre></a></td><td class='covered-line'><pre>142k</pre></td><td class='code'><pre>                                  bool IsClone, bool IsCloned) {</pre></td></tr><tr><td class='line-number'><a name='L659' href='#L659'><pre>659</pre></a></td><td class='covered-line'><pre>142k</pre></td><td class='code'><pre>  unsigned DstRCIdx = Node-&gt;getConstantOperandVal(0);</pre></td></tr><tr><td class='line-number'><a name='L660' href='#L660'><pre>660</pre></a></td><td class='covered-line'><pre>142k</pre></td><td class='code'><pre>  const TargetRegisterClass *RC = TRI-&gt;getRegClass(DstRCIdx);</pre></td></tr><tr><td class='line-number'><a name='L661' href='#L661'><pre>661</pre></a></td><td class='covered-line'><pre>142k</pre></td><td class='code'><pre>  Register NewVReg = MRI-&gt;createVirtualRegister(TRI-&gt;getAllocatableClass(RC));</pre></td></tr><tr><td class='line-number'><a name='L662' href='#L662'><pre>662</pre></a></td><td class='covered-line'><pre>142k</pre></td><td class='code'><pre>  const MCInstrDesc &amp;II = TII-&gt;get(TargetOpcode::REG_SEQUENCE);</pre></td></tr><tr><td class='line-number'><a name='L663' href='#L663'><pre>663</pre></a></td><td class='covered-line'><pre>142k</pre></td><td class='code'><pre>  MachineInstrBuilder MIB = BuildMI(*MF, Node-&gt;getDebugLoc(), II, NewVReg);</pre></td></tr><tr><td class='line-number'><a name='L664' href='#L664'><pre>664</pre></a></td><td class='covered-line'><pre>142k</pre></td><td class='code'><pre>  unsigned NumOps = Node-&gt;getNumOperands();</pre></td></tr><tr><td class='line-number'><a name='L665' href='#L665'><pre>665</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // If the input pattern has a chain, then the root of the corresponding</pre></td></tr><tr><td class='line-number'><a name='L666' href='#L666'><pre>666</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // output pattern will get a chain as well. This can happen to be a</pre></td></tr><tr><td class='line-number'><a name='L667' href='#L667'><pre>667</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // REG_SEQUENCE (which is not &quot;guarded&quot; by countOperands/CountResults).</pre></td></tr><tr><td class='line-number'><a name='L668' href='#L668'><pre>668</pre></a></td><td class='covered-line'><pre>142k</pre></td><td class='code'><pre>  if (NumOps &amp;&amp; Node-&gt;getOperand(NumOps-1).getValueType() == MVT::Other)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L668' href='#L668'><span>668:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='None'>False</span>: <span class='covered-line'>142k</span>]
  Branch (<span class='line-number'><a name='L668' href='#L668'><span>668:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>142k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L668' href='#L668'><span>668:17</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='None'>False</span>: <span class='covered-line'>142k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L668'><span>668:7</span></a></span>) to (<span class='line-number'><a href='#L668'><span>668:72</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (668:7)
     Condition C2 --> (668:17)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { T,  F  = F      }
  2 { T,  T  = T      }

  C1-Pair: not covered
  C2-Pair: covered: (1,2)
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L669' href='#L669'><pre>669</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>    --NumOps; // Ignore chain if it exists.</pre></td></tr><tr><td class='line-number'><a name='L670' href='#L670'><pre>670</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L671' href='#L671'><pre>671</pre></a></td><td class='covered-line'><pre>142k</pre></td><td class='code'><pre>  assert((NumOps &amp; 1) == 1 &amp;&amp;</pre></td></tr><tr><td class='line-number'><a name='L672' href='#L672'><pre>672</pre></a></td><td class='covered-line'><pre>142k</pre></td><td class='code'><pre>         &quot;REG_SEQUENCE must have an odd number of operands!&quot;);</pre></td></tr><tr><td class='line-number'><a name='L673' href='#L673'><pre>673</pre></a></td><td class='covered-line'><pre>984k</pre></td><td class='code'><pre>  <div class='tooltip'>for (unsigned i = 1; <span class='tooltip-content'>142k</span></div>i != NumOps; <div class='tooltip'>++i<span class='tooltip-content'>841k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L673' href='#L673'><span>673:24</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>841k</span>, <span class='None'>False</span>: <span class='covered-line'>142k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L674' href='#L674'><pre>674</pre></a></td><td class='covered-line'><pre>841k</pre></td><td class='code'><pre>    SDValue Op = Node-&gt;getOperand(i);</pre></td></tr><tr><td class='line-number'><a name='L675' href='#L675'><pre>675</pre></a></td><td class='covered-line'><pre>841k</pre></td><td class='code'><pre>    if ((i &amp; 1) == 0) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L675' href='#L675'><span>675:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>420k</span>, <span class='None'>False</span>: <span class='covered-line'>420k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L676' href='#L676'><pre>676</pre></a></td><td class='covered-line'><pre>420k</pre></td><td class='code'><pre>      RegisterSDNode *R = dyn_cast&lt;RegisterSDNode&gt;(Node-&gt;getOperand(i-1));</pre></td></tr><tr><td class='line-number'><a name='L677' href='#L677'><pre>677</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Skip physical registers as they don&apos;t have a vreg to get and we&apos;ll</pre></td></tr><tr><td class='line-number'><a name='L678' href='#L678'><pre>678</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // insert copies for them in TwoAddressInstructionPass anyway.</pre></td></tr><tr><td class='line-number'><a name='L679' href='#L679'><pre>679</pre></a></td><td class='covered-line'><pre>420k</pre></td><td class='code'><pre>      if (!R || <div class='tooltip'>!R-&gt;getReg().isPhysical()<span class='tooltip-content'>1.35k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L679' href='#L679'><span>679:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>419k</span>, <span class='None'>False</span>: <span class='covered-line'>1.35k</span>]
  Branch (<span class='line-number'><a name='L679' href='#L679'><span>679:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>419k</span>, <span class='None'>False</span>: <span class='covered-line'>1.35k</span>]
  Branch (<span class='line-number'><a name='L679' href='#L679'><span>679:17</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>1.35k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L679'><span>679:11</span></a></span>) to (<span class='line-number'><a href='#L679'><span>679:42</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (679:11)
     Condition C2 --> (679:17)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L680' href='#L680'><pre>680</pre></a></td><td class='covered-line'><pre>419k</pre></td><td class='code'><pre>        unsigned SubIdx = Op-&gt;getAsZExtVal();</pre></td></tr><tr><td class='line-number'><a name='L681' href='#L681'><pre>681</pre></a></td><td class='covered-line'><pre>419k</pre></td><td class='code'><pre>        unsigned SubReg = getVR(Node-&gt;getOperand(i-1), VRBaseMap);</pre></td></tr><tr><td class='line-number'><a name='L682' href='#L682'><pre>682</pre></a></td><td class='covered-line'><pre>419k</pre></td><td class='code'><pre>        const TargetRegisterClass *TRC = MRI-&gt;getRegClass(SubReg);</pre></td></tr><tr><td class='line-number'><a name='L683' href='#L683'><pre>683</pre></a></td><td class='covered-line'><pre>419k</pre></td><td class='code'><pre>        const TargetRegisterClass *SRC =</pre></td></tr><tr><td class='line-number'><a name='L684' href='#L684'><pre>684</pre></a></td><td class='covered-line'><pre>419k</pre></td><td class='code'><pre>        TRI-&gt;getMatchingSuperRegClass(RC, TRC, SubIdx);</pre></td></tr><tr><td class='line-number'><a name='L685' href='#L685'><pre>685</pre></a></td><td class='covered-line'><pre>419k</pre></td><td class='code'><pre>        if (SRC &amp;&amp; <div class='tooltip'>SRC != RC<span class='tooltip-content'>333k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L685' href='#L685'><span>685:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>333k</span>, <span class='None'>False</span>: <span class='covered-line'>86.1k</span>]
  Branch (<span class='line-number'><a name='L685' href='#L685'><span>685:20</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>14.6k</span>, <span class='None'>False</span>: <span class='covered-line'>318k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L685'><span>685:13</span></a></span>) to (<span class='line-number'><a href='#L685'><span>685:29</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (685:13)
     Condition C2 --> (685:20)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L686' href='#L686'><pre>686</pre></a></td><td class='covered-line'><pre>14.6k</pre></td><td class='code'><pre>          MRI-&gt;setRegClass(NewVReg, SRC);</pre></td></tr><tr><td class='line-number'><a name='L687' href='#L687'><pre>687</pre></a></td><td class='covered-line'><pre>14.6k</pre></td><td class='code'><pre>          RC = SRC;</pre></td></tr><tr><td class='line-number'><a name='L688' href='#L688'><pre>688</pre></a></td><td class='covered-line'><pre>14.6k</pre></td><td class='code'><pre>        }</pre></td></tr><tr><td class='line-number'><a name='L689' href='#L689'><pre>689</pre></a></td><td class='covered-line'><pre>419k</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L690' href='#L690'><pre>690</pre></a></td><td class='covered-line'><pre>420k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L691' href='#L691'><pre>691</pre></a></td><td class='covered-line'><pre>841k</pre></td><td class='code'><pre>    AddOperand(MIB, Op, i+1, &amp;II, VRBaseMap, /*IsDebug=*/false,</pre></td></tr><tr><td class='line-number'><a name='L692' href='#L692'><pre>692</pre></a></td><td class='covered-line'><pre>841k</pre></td><td class='code'><pre>               IsClone, IsCloned);</pre></td></tr><tr><td class='line-number'><a name='L693' href='#L693'><pre>693</pre></a></td><td class='covered-line'><pre>841k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L694' href='#L694'><pre>694</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L695' href='#L695'><pre>695</pre></a></td><td class='covered-line'><pre>142k</pre></td><td class='code'><pre>  MBB-&gt;insert(InsertPos, MIB);</pre></td></tr><tr><td class='line-number'><a name='L696' href='#L696'><pre>696</pre></a></td><td class='covered-line'><pre>142k</pre></td><td class='code'><pre>  SDValue Op(Node, 0);</pre></td></tr><tr><td class='line-number'><a name='L697' href='#L697'><pre>697</pre></a></td><td class='covered-line'><pre>142k</pre></td><td class='code'><pre>  bool isNew = VRBaseMap.insert(std::make_pair(Op, NewVReg)).second;</pre></td></tr><tr><td class='line-number'><a name='L698' href='#L698'><pre>698</pre></a></td><td class='covered-line'><pre>142k</pre></td><td class='code'><pre>  (void)isNew; // Silence compiler warning.</pre></td></tr><tr><td class='line-number'><a name='L699' href='#L699'><pre>699</pre></a></td><td class='covered-line'><pre>142k</pre></td><td class='code'><pre>  assert(isNew &amp;&amp; &quot;Node emitted out of order - early&quot;);</pre></td></tr><tr><td class='line-number'><a name='L700' href='#L700'><pre>700</pre></a></td><td class='covered-line'><pre>142k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L701' href='#L701'><pre>701</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L702' href='#L702'><pre>702</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// EmitDbgValue - Generate machine instruction for a dbg_value node.</pre></td></tr><tr><td class='line-number'><a name='L703' href='#L703'><pre>703</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>///</pre></td></tr><tr><td class='line-number'><a name='L704' href='#L704'><pre>704</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>MachineInstr *</pre></td></tr><tr><td class='line-number'><a name='L705' href='#L705'><pre>705</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>InstrEmitter::EmitDbgValue(SDDbgValue *SD,</pre></td></tr><tr><td class='line-number'><a name='L706' href='#L706'><pre>706</pre></a></td><td class='covered-line'><pre>7.69k</pre></td><td class='code'><pre>                           DenseMap&lt;SDValue, Register&gt; &amp;VRBaseMap) {</pre></td></tr><tr><td class='line-number'><a name='L707' href='#L707'><pre>707</pre></a></td><td class='covered-line'><pre>7.69k</pre></td><td class='code'><pre>  DebugLoc DL = SD-&gt;getDebugLoc();</pre></td></tr><tr><td class='line-number'><a name='L708' href='#L708'><pre>708</pre></a></td><td class='covered-line'><pre>7.69k</pre></td><td class='code'><pre>  assert(cast&lt;DILocalVariable&gt;(SD-&gt;getVariable())</pre></td></tr><tr><td class='line-number'><a name='L709' href='#L709'><pre>709</pre></a></td><td class='covered-line'><pre>7.69k</pre></td><td class='code'><pre>             -&gt;isValidLocationForIntrinsic(DL) &amp;&amp;</pre></td></tr><tr><td class='line-number'><a name='L710' href='#L710'><pre>710</pre></a></td><td class='covered-line'><pre>7.69k</pre></td><td class='code'><pre>         &quot;Expected inlined-at fields to agree&quot;);</pre></td></tr><tr><td class='line-number'><a name='L711' href='#L711'><pre>711</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L712' href='#L712'><pre>712</pre></a></td><td class='covered-line'><pre>7.69k</pre></td><td class='code'><pre>  SD-&gt;setIsEmitted();</pre></td></tr><tr><td class='line-number'><a name='L713' href='#L713'><pre>713</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L714' href='#L714'><pre>714</pre></a></td><td class='covered-line'><pre>7.69k</pre></td><td class='code'><pre>  assert(!SD-&gt;getLocationOps().empty() &amp;&amp;</pre></td></tr><tr><td class='line-number'><a name='L715' href='#L715'><pre>715</pre></a></td><td class='covered-line'><pre>7.69k</pre></td><td class='code'><pre>         &quot;dbg_value with no location operands?&quot;);</pre></td></tr><tr><td class='line-number'><a name='L716' href='#L716'><pre>716</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L717' href='#L717'><pre>717</pre></a></td><td class='covered-line'><pre>7.69k</pre></td><td class='code'><pre>  if (SD-&gt;isInvalidated())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L717' href='#L717'><span>717:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>68</span>, <span class='None'>False</span>: <span class='covered-line'>7.62k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L718' href='#L718'><pre>718</pre></a></td><td class='covered-line'><pre>68</pre></td><td class='code'><pre>    return EmitDbgNoLocation(SD);</pre></td></tr><tr><td class='line-number'><a name='L719' href='#L719'><pre>719</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L720' href='#L720'><pre>720</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Attempt to produce a DBG_INSTR_REF if we&apos;ve been asked to.</pre></td></tr><tr><td class='line-number'><a name='L721' href='#L721'><pre>721</pre></a></td><td class='covered-line'><pre>7.62k</pre></td><td class='code'><pre>  if (EmitDebugInstrRefs)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L721' href='#L721'><span>721:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6.85k</span>, <span class='None'>False</span>: <span class='covered-line'>772</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L722' href='#L722'><pre>722</pre></a></td><td class='covered-line'><pre>6.85k</pre></td><td class='code'><pre>    if (auto *InstrRef = EmitDbgInstrRef(SD, VRBaseMap))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L722' href='#L722'><span>722:15</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6.85k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L723' href='#L723'><pre>723</pre></a></td><td class='covered-line'><pre>6.85k</pre></td><td class='code'><pre>      return InstrRef;</pre></td></tr><tr><td class='line-number'><a name='L724' href='#L724'><pre>724</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L725' href='#L725'><pre>725</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Emit variadic dbg_value nodes as DBG_VALUE_LIST if they have not been</pre></td></tr><tr><td class='line-number'><a name='L726' href='#L726'><pre>726</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // emitted as instruction references.</pre></td></tr><tr><td class='line-number'><a name='L727' href='#L727'><pre>727</pre></a></td><td class='covered-line'><pre>772</pre></td><td class='code'><pre>  if (SD-&gt;isVariadic())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L727' href='#L727'><span>727:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>35</span>, <span class='None'>False</span>: <span class='covered-line'>737</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L728' href='#L728'><pre>728</pre></a></td><td class='covered-line'><pre>35</pre></td><td class='code'><pre>    return EmitDbgValueList(SD, VRBaseMap);</pre></td></tr><tr><td class='line-number'><a name='L729' href='#L729'><pre>729</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L730' href='#L730'><pre>730</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Emit single-location dbg_value nodes as DBG_VALUE if they have not been</pre></td></tr><tr><td class='line-number'><a name='L731' href='#L731'><pre>731</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // emitted as instruction references.</pre></td></tr><tr><td class='line-number'><a name='L732' href='#L732'><pre>732</pre></a></td><td class='covered-line'><pre>737</pre></td><td class='code'><pre>  return EmitDbgValueFromSingleOp(SD, VRBaseMap);</pre></td></tr><tr><td class='line-number'><a name='L733' href='#L733'><pre>733</pre></a></td><td class='covered-line'><pre>772</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L734' href='#L734'><pre>734</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L735' href='#L735'><pre>735</pre></a></td><td class='covered-line'><pre>6.42k</pre></td><td class='code'><pre>MachineOperand GetMOForConstDbgOp(const SDDbgOperand &amp;Op) {</pre></td></tr><tr><td class='line-number'><a name='L736' href='#L736'><pre>736</pre></a></td><td class='covered-line'><pre>6.42k</pre></td><td class='code'><pre>  const Value *V = Op.getConst();</pre></td></tr><tr><td class='line-number'><a name='L737' href='#L737'><pre>737</pre></a></td><td class='covered-line'><pre>6.42k</pre></td><td class='code'><pre>  if (const ConstantInt *CI = dyn_cast&lt;ConstantInt&gt;(V)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L737' href='#L737'><span>737:26</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6.23k</span>, <span class='None'>False</span>: <span class='covered-line'>188</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L738' href='#L738'><pre>738</pre></a></td><td class='covered-line'><pre>6.23k</pre></td><td class='code'><pre>    if (CI-&gt;getBitWidth() &gt; 64)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L738' href='#L738'><span>738:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5</span>, <span class='None'>False</span>: <span class='covered-line'>6.23k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L739' href='#L739'><pre>739</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>      return MachineOperand::CreateCImm(CI);</pre></td></tr><tr><td class='line-number'><a name='L740' href='#L740'><pre>740</pre></a></td><td class='covered-line'><pre>6.23k</pre></td><td class='code'><pre>    return MachineOperand::CreateImm(CI-&gt;getSExtValue());</pre></td></tr><tr><td class='line-number'><a name='L741' href='#L741'><pre>741</pre></a></td><td class='covered-line'><pre>6.23k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L742' href='#L742'><pre>742</pre></a></td><td class='covered-line'><pre>188</pre></td><td class='code'><pre>  if (const ConstantFP *CF = dyn_cast&lt;ConstantFP&gt;(V))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L742' href='#L742'><span>742:25</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>18</span>, <span class='None'>False</span>: <span class='covered-line'>170</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L743' href='#L743'><pre>743</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>    return MachineOperand::CreateFPImm(CF);</pre></td></tr><tr><td class='line-number'><a name='L744' href='#L744'><pre>744</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Note: This assumes that all nullptr constants are zero-valued.</pre></td></tr><tr><td class='line-number'><a name='L745' href='#L745'><pre>745</pre></a></td><td class='covered-line'><pre>170</pre></td><td class='code'><pre>  if (isa&lt;ConstantPointerNull&gt;(V))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L745' href='#L745'><span>745:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>43</span>, <span class='None'>False</span>: <span class='covered-line'>127</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L746' href='#L746'><pre>746</pre></a></td><td class='covered-line'><pre>43</pre></td><td class='code'><pre>    return MachineOperand::CreateImm(0);</pre></td></tr><tr><td class='line-number'><a name='L747' href='#L747'><pre>747</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Undef or unhandled value type, so return an undef operand.</pre></td></tr><tr><td class='line-number'><a name='L748' href='#L748'><pre>748</pre></a></td><td class='covered-line'><pre>127</pre></td><td class='code'><pre>  return MachineOperand::CreateReg(</pre></td></tr><tr><td class='line-number'><a name='L749' href='#L749'><pre>749</pre></a></td><td class='covered-line'><pre>127</pre></td><td class='code'><pre>      /* Reg */ 0U, /* isDef */ false, /* isImp */ false,</pre></td></tr><tr><td class='line-number'><a name='L750' href='#L750'><pre>750</pre></a></td><td class='covered-line'><pre>127</pre></td><td class='code'><pre>      /* isKill */ false, /* isDead */ false,</pre></td></tr><tr><td class='line-number'><a name='L751' href='#L751'><pre>751</pre></a></td><td class='covered-line'><pre>127</pre></td><td class='code'><pre>      /* isUndef */ false, /* isEarlyClobber */ false,</pre></td></tr><tr><td class='line-number'><a name='L752' href='#L752'><pre>752</pre></a></td><td class='covered-line'><pre>127</pre></td><td class='code'><pre>      /* SubReg */ 0, /* isDebug */ true);</pre></td></tr><tr><td class='line-number'><a name='L753' href='#L753'><pre>753</pre></a></td><td class='covered-line'><pre>170</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L754' href='#L754'><pre>754</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L755' href='#L755'><pre>755</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void InstrEmitter::AddDbgValueLocationOps(</pre></td></tr><tr><td class='line-number'><a name='L756' href='#L756'><pre>756</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    MachineInstrBuilder &amp;MIB, const MCInstrDesc &amp;DbgValDesc,</pre></td></tr><tr><td class='line-number'><a name='L757' href='#L757'><pre>757</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    ArrayRef&lt;SDDbgOperand&gt; LocationOps,</pre></td></tr><tr><td class='line-number'><a name='L758' href='#L758'><pre>758</pre></a></td><td class='covered-line'><pre>7.18k</pre></td><td class='code'><pre>    DenseMap&lt;SDValue, Register&gt; &amp;VRBaseMap) {</pre></td></tr><tr><td class='line-number'><a name='L759' href='#L759'><pre>759</pre></a></td><td class='covered-line'><pre>7.26k</pre></td><td class='code'><pre>  for (const SDDbgOperand &amp;Op : LocationOps) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L759' href='#L759'><span>759:31</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7.26k</span>, <span class='None'>False</span>: <span class='covered-line'>7.18k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L760' href='#L760'><pre>760</pre></a></td><td class='covered-line'><pre>7.26k</pre></td><td class='code'><pre>    switch (Op.getKind()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L760' href='#L760'><span>760:13</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>7.26k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L761' href='#L761'><pre>761</pre></a></td><td class='covered-line'><pre>299</pre></td><td class='code'><pre>    case SDDbgOperand::FRAMEIX:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L761' href='#L761'><span>761:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>299</span>, <span class='None'>False</span>: <span class='covered-line'>6.97k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L762' href='#L762'><pre>762</pre></a></td><td class='covered-line'><pre>299</pre></td><td class='code'><pre>      MIB.addFrameIndex(Op.getFrameIx());</pre></td></tr><tr><td class='line-number'><a name='L763' href='#L763'><pre>763</pre></a></td><td class='covered-line'><pre>299</pre></td><td class='code'><pre>      break;</pre></td></tr><tr><td class='line-number'><a name='L764' href='#L764'><pre>764</pre></a></td><td class='covered-line'><pre>102</pre></td><td class='code'><pre>    case SDDbgOperand::VREG:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L764' href='#L764'><span>764:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>102</span>, <span class='None'>False</span>: <span class='covered-line'>7.16k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L765' href='#L765'><pre>765</pre></a></td><td class='covered-line'><pre>102</pre></td><td class='code'><pre>      MIB.addReg(Op.getVReg());</pre></td></tr><tr><td class='line-number'><a name='L766' href='#L766'><pre>766</pre></a></td><td class='covered-line'><pre>102</pre></td><td class='code'><pre>      break;</pre></td></tr><tr><td class='line-number'><a name='L767' href='#L767'><pre>767</pre></a></td><td class='covered-line'><pre>447</pre></td><td class='code'><pre>    case SDDbgOperand::SDNODE: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L767' href='#L767'><span>767:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>447</span>, <span class='None'>False</span>: <span class='covered-line'>6.82k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L768' href='#L768'><pre>768</pre></a></td><td class='covered-line'><pre>447</pre></td><td class='code'><pre>      SDValue V = SDValue(Op.getSDNode(), Op.getResNo());</pre></td></tr><tr><td class='line-number'><a name='L769' href='#L769'><pre>769</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // It&apos;s possible we replaced this SDNode with other(s) and therefore</pre></td></tr><tr><td class='line-number'><a name='L770' href='#L770'><pre>770</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // didn&apos;t generate code for it. It&apos;s better to catch these cases where</pre></td></tr><tr><td class='line-number'><a name='L771' href='#L771'><pre>771</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // they happen and transfer the debug info, but trying to guarantee that</pre></td></tr><tr><td class='line-number'><a name='L772' href='#L772'><pre>772</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // in all cases would be very fragile; this is a safeguard for any</pre></td></tr><tr><td class='line-number'><a name='L773' href='#L773'><pre>773</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // that were missed.</pre></td></tr><tr><td class='line-number'><a name='L774' href='#L774'><pre>774</pre></a></td><td class='covered-line'><pre>447</pre></td><td class='code'><pre>      if (VRBaseMap.count(V) == 0)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L774' href='#L774'><span>774:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='None'>False</span>: <span class='covered-line'>444</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L775' href='#L775'><pre>775</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>        MIB.addReg(0U); // undef</pre></td></tr><tr><td class='line-number'><a name='L776' href='#L776'><pre>776</pre></a></td><td class='covered-line'><pre>444</pre></td><td class='code'><pre>      else</pre></td></tr><tr><td class='line-number'><a name='L777' href='#L777'><pre>777</pre></a></td><td class='covered-line'><pre>444</pre></td><td class='code'><pre>        AddOperand(MIB, V, (*MIB).getNumOperands(), &amp;DbgValDesc, VRBaseMap,</pre></td></tr><tr><td class='line-number'><a name='L778' href='#L778'><pre>778</pre></a></td><td class='covered-line'><pre>444</pre></td><td class='code'><pre>                   /*IsDebug=*/true, /*IsClone=*/false, /*IsCloned=*/false);</pre></td></tr><tr><td class='line-number'><a name='L779' href='#L779'><pre>779</pre></a></td><td class='covered-line'><pre>447</pre></td><td class='code'><pre>    } break;</pre></td></tr><tr><td class='line-number'><a name='L780' href='#L780'><pre>780</pre></a></td><td class='covered-line'><pre>6.42k</pre></td><td class='code'><pre>    case SDDbgOperand::CONST:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L780' href='#L780'><span>780:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6.42k</span>, <span class='None'>False</span>: <span class='covered-line'>848</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L781' href='#L781'><pre>781</pre></a></td><td class='covered-line'><pre>6.42k</pre></td><td class='code'><pre>      MIB.add(GetMOForConstDbgOp(Op));</pre></td></tr><tr><td class='line-number'><a name='L782' href='#L782'><pre>782</pre></a></td><td class='covered-line'><pre>6.42k</pre></td><td class='code'><pre>      break;</pre></td></tr><tr><td class='line-number'><a name='L783' href='#L783'><pre>783</pre></a></td><td class='covered-line'><pre>7.26k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L784' href='#L784'><pre>784</pre></a></td><td class='covered-line'><pre>7.26k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L785' href='#L785'><pre>785</pre></a></td><td class='covered-line'><pre>7.18k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L786' href='#L786'><pre>786</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L787' href='#L787'><pre>787</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>MachineInstr *</pre></td></tr><tr><td class='line-number'><a name='L788' href='#L788'><pre>788</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>InstrEmitter::EmitDbgInstrRef(SDDbgValue *SD,</pre></td></tr><tr><td class='line-number'><a name='L789' href='#L789'><pre>789</pre></a></td><td class='covered-line'><pre>6.85k</pre></td><td class='code'><pre>                              DenseMap&lt;SDValue, Register&gt; &amp;VRBaseMap) {</pre></td></tr><tr><td class='line-number'><a name='L790' href='#L790'><pre>790</pre></a></td><td class='covered-line'><pre>6.85k</pre></td><td class='code'><pre>  MDNode *Var = SD-&gt;getVariable();</pre></td></tr><tr><td class='line-number'><a name='L791' href='#L791'><pre>791</pre></a></td><td class='covered-line'><pre>6.85k</pre></td><td class='code'><pre>  const DIExpression *Expr = (DIExpression *)SD-&gt;getExpression();</pre></td></tr><tr><td class='line-number'><a name='L792' href='#L792'><pre>792</pre></a></td><td class='covered-line'><pre>6.85k</pre></td><td class='code'><pre>  DebugLoc DL = SD-&gt;getDebugLoc();</pre></td></tr><tr><td class='line-number'><a name='L793' href='#L793'><pre>793</pre></a></td><td class='covered-line'><pre>6.85k</pre></td><td class='code'><pre>  const MCInstrDesc &amp;RefII = TII-&gt;get(TargetOpcode::DBG_INSTR_REF);</pre></td></tr><tr><td class='line-number'><a name='L794' href='#L794'><pre>794</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L795' href='#L795'><pre>795</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Returns true if the given operand is not a legal debug operand for a</pre></td></tr><tr><td class='line-number'><a name='L796' href='#L796'><pre>796</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // DBG_INSTR_REF.</pre></td></tr><tr><td class='line-number'><a name='L797' href='#L797'><pre>797</pre></a></td><td class='covered-line'><pre>6.86k</pre></td><td class='code'><pre>  auto IsInvalidOp = [](SDDbgOperand DbgOp) {</pre></td></tr><tr><td class='line-number'><a name='L798' href='#L798'><pre>798</pre></a></td><td class='covered-line'><pre>6.86k</pre></td><td class='code'><pre>    return DbgOp.getKind() == SDDbgOperand::FRAMEIX;</pre></td></tr><tr><td class='line-number'><a name='L799' href='#L799'><pre>799</pre></a></td><td class='covered-line'><pre>6.86k</pre></td><td class='code'><pre>  };</pre></td></tr><tr><td class='line-number'><a name='L800' href='#L800'><pre>800</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Returns true if the given operand is not itself an instruction reference</pre></td></tr><tr><td class='line-number'><a name='L801' href='#L801'><pre>801</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // but is a legal debug operand for a DBG_INSTR_REF.</pre></td></tr><tr><td class='line-number'><a name='L802' href='#L802'><pre>802</pre></a></td><td class='covered-line'><pre>6.85k</pre></td><td class='code'><pre>  auto IsNonInstrRefOp = [](SDDbgOperand DbgOp) {</pre></td></tr><tr><td class='line-number'><a name='L803' href='#L803'><pre>803</pre></a></td><td class='covered-line'><pre>6.61k</pre></td><td class='code'><pre>    return DbgOp.getKind() == SDDbgOperand::CONST;</pre></td></tr><tr><td class='line-number'><a name='L804' href='#L804'><pre>804</pre></a></td><td class='covered-line'><pre>6.61k</pre></td><td class='code'><pre>  };</pre></td></tr><tr><td class='line-number'><a name='L805' href='#L805'><pre>805</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L806' href='#L806'><pre>806</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // If this variable location does not depend on any instructions or contains</pre></td></tr><tr><td class='line-number'><a name='L807' href='#L807'><pre>807</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // any stack locations, produce it as a standard debug value instead.</pre></td></tr><tr><td class='line-number'><a name='L808' href='#L808'><pre>808</pre></a></td><td class='covered-line'><pre>6.85k</pre></td><td class='code'><pre>  if (any_of(SD-&gt;getLocationOps(), IsInvalidOp) ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L808' href='#L808'><span>808:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6.41k</span>, <span class='None'>False</span>: <span class='covered-line'>443</span>]
  Branch (<span class='line-number'><a name='L808' href='#L808'><span>808:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>236</span>, <span class='None'>False</span>: <span class='covered-line'>6.61k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L809' href='#L809'><pre>809</pre></a></td><td class='covered-line'><pre>6.85k</pre></td><td class='code'><pre>      <div class='tooltip'>all_of(SD-&gt;getLocationOps(), IsNonInstrRefOp)<span class='tooltip-content'>6.61k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L809' href='#L809'><span>809:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6.17k</span>, <span class='None'>False</span>: <span class='covered-line'>443</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L808'><span>808:7</span></a></span>) to (<span class='line-number'><a href='#L808'><span>809:52</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (808:7)
     Condition C2 --> (809:7)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L810' href='#L810'><pre>810</pre></a></td><td class='covered-line'><pre>6.41k</pre></td><td class='code'><pre>    if (SD-&gt;isVariadic())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L810' href='#L810'><span>810:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>6.40k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L811' href='#L811'><pre>811</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>      return EmitDbgValueList(SD, VRBaseMap);</pre></td></tr><tr><td class='line-number'><a name='L812' href='#L812'><pre>812</pre></a></td><td class='covered-line'><pre>6.40k</pre></td><td class='code'><pre>    return EmitDbgValueFromSingleOp(SD, VRBaseMap);</pre></td></tr><tr><td class='line-number'><a name='L813' href='#L813'><pre>813</pre></a></td><td class='covered-line'><pre>6.41k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L814' href='#L814'><pre>814</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L815' href='#L815'><pre>815</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Immediately fold any indirectness from the LLVM-IR intrinsic into the</pre></td></tr><tr><td class='line-number'><a name='L816' href='#L816'><pre>816</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // expression:</pre></td></tr><tr><td class='line-number'><a name='L817' href='#L817'><pre>817</pre></a></td><td class='covered-line'><pre>443</pre></td><td class='code'><pre>  if (SD-&gt;isIndirect())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L817' href='#L817'><span>817:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>21</span>, <span class='None'>False</span>: <span class='covered-line'>422</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L818' href='#L818'><pre>818</pre></a></td><td class='covered-line'><pre>21</pre></td><td class='code'><pre>    Expr = DIExpression::append(Expr, dwarf::DW_OP_deref);</pre></td></tr><tr><td class='line-number'><a name='L819' href='#L819'><pre>819</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // If this is not already a variadic expression, it must be modified to become</pre></td></tr><tr><td class='line-number'><a name='L820' href='#L820'><pre>820</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // one.</pre></td></tr><tr><td class='line-number'><a name='L821' href='#L821'><pre>821</pre></a></td><td class='covered-line'><pre>443</pre></td><td class='code'><pre>  if (!SD-&gt;isVariadic())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L821' href='#L821'><span>821:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>432</span>, <span class='None'>False</span>: <span class='covered-line'>11</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L822' href='#L822'><pre>822</pre></a></td><td class='covered-line'><pre>432</pre></td><td class='code'><pre>    Expr = DIExpression::convertToVariadicExpression(Expr);</pre></td></tr><tr><td class='line-number'><a name='L823' href='#L823'><pre>823</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L824' href='#L824'><pre>824</pre></a></td><td class='covered-line'><pre>443</pre></td><td class='code'><pre>  SmallVector&lt;MachineOperand&gt; MOs;</pre></td></tr><tr><td class='line-number'><a name='L825' href='#L825'><pre>825</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L826' href='#L826'><pre>826</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // It may not be immediately possible to identify the MachineInstr that</pre></td></tr><tr><td class='line-number'><a name='L827' href='#L827'><pre>827</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // defines a VReg, it can depend for example on the order blocks are</pre></td></tr><tr><td class='line-number'><a name='L828' href='#L828'><pre>828</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // emitted in. When this happens, or when further analysis is needed later,</pre></td></tr><tr><td class='line-number'><a name='L829' href='#L829'><pre>829</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // produce an instruction like this:</pre></td></tr><tr><td class='line-number'><a name='L830' href='#L830'><pre>830</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //</pre></td></tr><tr><td class='line-number'><a name='L831' href='#L831'><pre>831</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //    DBG_INSTR_REF !123, !456, %0:gr64</pre></td></tr><tr><td class='line-number'><a name='L832' href='#L832'><pre>832</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //</pre></td></tr><tr><td class='line-number'><a name='L833' href='#L833'><pre>833</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // i.e., point the instruction at the vreg, and patch it up later in</pre></td></tr><tr><td class='line-number'><a name='L834' href='#L834'><pre>834</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // MachineFunction::finalizeDebugInstrRefs.</pre></td></tr><tr><td class='line-number'><a name='L835' href='#L835'><pre>835</pre></a></td><td class='covered-line'><pre>443</pre></td><td class='code'><pre>  auto AddVRegOp = [&amp;](unsigned VReg) {</pre></td></tr><tr><td class='line-number'><a name='L836' href='#L836'><pre>836</pre></a></td><td class='covered-line'><pre>174</pre></td><td class='code'><pre>    MOs.push_back(MachineOperand::CreateReg(</pre></td></tr><tr><td class='line-number'><a name='L837' href='#L837'><pre>837</pre></a></td><td class='covered-line'><pre>174</pre></td><td class='code'><pre>        /* Reg */ VReg, /* isDef */ false, /* isImp */ false,</pre></td></tr><tr><td class='line-number'><a name='L838' href='#L838'><pre>838</pre></a></td><td class='covered-line'><pre>174</pre></td><td class='code'><pre>        /* isKill */ false, /* isDead */ false,</pre></td></tr><tr><td class='line-number'><a name='L839' href='#L839'><pre>839</pre></a></td><td class='covered-line'><pre>174</pre></td><td class='code'><pre>        /* isUndef */ false, /* isEarlyClobber */ false,</pre></td></tr><tr><td class='line-number'><a name='L840' href='#L840'><pre>840</pre></a></td><td class='covered-line'><pre>174</pre></td><td class='code'><pre>        /* SubReg */ 0, /* isDebug */ true));</pre></td></tr><tr><td class='line-number'><a name='L841' href='#L841'><pre>841</pre></a></td><td class='covered-line'><pre>174</pre></td><td class='code'><pre>  };</pre></td></tr><tr><td class='line-number'><a name='L842' href='#L842'><pre>842</pre></a></td><td class='covered-line'><pre>443</pre></td><td class='code'><pre>  unsigned OpCount = SD-&gt;getLocationOps().size();</pre></td></tr><tr><td class='line-number'><a name='L843' href='#L843'><pre>843</pre></a></td><td class='covered-line'><pre>896</pre></td><td class='code'><pre>  for (unsigned OpIdx = 0; OpIdx &lt; OpCount; <div class='tooltip'>++OpIdx<span class='tooltip-content'>453</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L843' href='#L843'><span>843:28</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>455</span>, <span class='None'>False</span>: <span class='covered-line'>441</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L844' href='#L844'><pre>844</pre></a></td><td class='covered-line'><pre>455</pre></td><td class='code'><pre>    SDDbgOperand DbgOperand = SD-&gt;getLocationOps()[OpIdx];</pre></td></tr><tr><td class='line-number'><a name='L845' href='#L845'><pre>845</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L846' href='#L846'><pre>846</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Try to find both the defined register and the instruction defining it.</pre></td></tr><tr><td class='line-number'><a name='L847' href='#L847'><pre>847</pre></a></td><td class='covered-line'><pre>455</pre></td><td class='code'><pre>    MachineInstr *DefMI = nullptr;</pre></td></tr><tr><td class='line-number'><a name='L848' href='#L848'><pre>848</pre></a></td><td class='covered-line'><pre>455</pre></td><td class='code'><pre>    unsigned VReg;</pre></td></tr><tr><td class='line-number'><a name='L849' href='#L849'><pre>849</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L850' href='#L850'><pre>850</pre></a></td><td class='covered-line'><pre>455</pre></td><td class='code'><pre>    if (DbgOperand.getKind() == SDDbgOperand::VREG) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L850' href='#L850'><span>850:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>96</span>, <span class='None'>False</span>: <span class='covered-line'>359</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L851' href='#L851'><pre>851</pre></a></td><td class='covered-line'><pre>96</pre></td><td class='code'><pre>      VReg = DbgOperand.getVReg();</pre></td></tr><tr><td class='line-number'><a name='L852' href='#L852'><pre>852</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L853' href='#L853'><pre>853</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // No definition means that block hasn&apos;t been emitted yet. Leave a vreg</pre></td></tr><tr><td class='line-number'><a name='L854' href='#L854'><pre>854</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // reference to be fixed later.</pre></td></tr><tr><td class='line-number'><a name='L855' href='#L855'><pre>855</pre></a></td><td class='covered-line'><pre>96</pre></td><td class='code'><pre>      if (!MRI-&gt;hasOneDef(VReg)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L855' href='#L855'><span>855:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>9</span>, <span class='None'>False</span>: <span class='covered-line'>87</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L856' href='#L856'><pre>856</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>        AddVRegOp(VReg);</pre></td></tr><tr><td class='line-number'><a name='L857' href='#L857'><pre>857</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>        continue;</pre></td></tr><tr><td class='line-number'><a name='L858' href='#L858'><pre>858</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L859' href='#L859'><pre>859</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L860' href='#L860'><pre>860</pre></a></td><td class='covered-line'><pre>87</pre></td><td class='code'><pre>      DefMI = &amp;*MRI-&gt;def_instr_begin(VReg);</pre></td></tr><tr><td class='line-number'><a name='L861' href='#L861'><pre>861</pre></a></td><td class='covered-line'><pre>359</pre></td><td class='code'><pre>    } else if (DbgOperand.getKind() == SDDbgOperand::SDNODE) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L861' href='#L861'><span>861:16</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>355</span>, <span class='None'>False</span>: <span class='covered-line'>4</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L862' href='#L862'><pre>862</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Look up the corresponding VReg for the given SDNode, if any.</pre></td></tr><tr><td class='line-number'><a name='L863' href='#L863'><pre>863</pre></a></td><td class='covered-line'><pre>355</pre></td><td class='code'><pre>      SDNode *Node = DbgOperand.getSDNode();</pre></td></tr><tr><td class='line-number'><a name='L864' href='#L864'><pre>864</pre></a></td><td class='covered-line'><pre>355</pre></td><td class='code'><pre>      SDValue Op = SDValue(Node, DbgOperand.getResNo());</pre></td></tr><tr><td class='line-number'><a name='L865' href='#L865'><pre>865</pre></a></td><td class='covered-line'><pre>355</pre></td><td class='code'><pre>      DenseMap&lt;SDValue, Register&gt;::iterator I = VRBaseMap.find(Op);</pre></td></tr><tr><td class='line-number'><a name='L866' href='#L866'><pre>866</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // No VReg -&gt; produce a DBG_VALUE $noreg instead.</pre></td></tr><tr><td class='line-number'><a name='L867' href='#L867'><pre>867</pre></a></td><td class='covered-line'><pre>355</pre></td><td class='code'><pre>      if (I == VRBaseMap.end())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L867' href='#L867'><span>867:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>353</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L868' href='#L868'><pre>868</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>        break;</pre></td></tr><tr><td class='line-number'><a name='L869' href='#L869'><pre>869</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L870' href='#L870'><pre>870</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Try to pick out a defining instruction at this point.</pre></td></tr><tr><td class='line-number'><a name='L871' href='#L871'><pre>871</pre></a></td><td class='covered-line'><pre>353</pre></td><td class='code'><pre>      VReg = getVR(Op, VRBaseMap);</pre></td></tr><tr><td class='line-number'><a name='L872' href='#L872'><pre>872</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L873' href='#L873'><pre>873</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Again, if there&apos;s no instruction defining the VReg right now, fix it up</pre></td></tr><tr><td class='line-number'><a name='L874' href='#L874'><pre>874</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // later.</pre></td></tr><tr><td class='line-number'><a name='L875' href='#L875'><pre>875</pre></a></td><td class='covered-line'><pre>353</pre></td><td class='code'><pre>      if (!MRI-&gt;hasOneDef(VReg)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L875' href='#L875'><span>875:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>28</span>, <span class='None'>False</span>: <span class='covered-line'>325</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L876' href='#L876'><pre>876</pre></a></td><td class='covered-line'><pre>28</pre></td><td class='code'><pre>        AddVRegOp(VReg);</pre></td></tr><tr><td class='line-number'><a name='L877' href='#L877'><pre>877</pre></a></td><td class='covered-line'><pre>28</pre></td><td class='code'><pre>        continue;</pre></td></tr><tr><td class='line-number'><a name='L878' href='#L878'><pre>878</pre></a></td><td class='covered-line'><pre>28</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L879' href='#L879'><pre>879</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L880' href='#L880'><pre>880</pre></a></td><td class='covered-line'><pre>325</pre></td><td class='code'><pre>      DefMI = &amp;*MRI-&gt;def_instr_begin(VReg);</pre></td></tr><tr><td class='line-number'><a name='L881' href='#L881'><pre>881</pre></a></td><td class='covered-line'><pre>325</pre></td><td class='code'><pre>    } else {</pre></td></tr><tr><td class='line-number'><a name='L882' href='#L882'><pre>882</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>      assert(DbgOperand.getKind() == SDDbgOperand::CONST);</pre></td></tr><tr><td class='line-number'><a name='L883' href='#L883'><pre>883</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>      MOs.push_back(GetMOForConstDbgOp(DbgOperand));</pre></td></tr><tr><td class='line-number'><a name='L884' href='#L884'><pre>884</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>      continue;</pre></td></tr><tr><td class='line-number'><a name='L885' href='#L885'><pre>885</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L886' href='#L886'><pre>886</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L887' href='#L887'><pre>887</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Avoid copy like instructions: they don&apos;t define values, only move them.</pre></td></tr><tr><td class='line-number'><a name='L888' href='#L888'><pre>888</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Leave a virtual-register reference until it can be fixed up later, to</pre></td></tr><tr><td class='line-number'><a name='L889' href='#L889'><pre>889</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // find the underlying value definition.</pre></td></tr><tr><td class='line-number'><a name='L890' href='#L890'><pre>890</pre></a></td><td class='covered-line'><pre>412</pre></td><td class='code'><pre>    if (DefMI-&gt;isCopyLike() || <div class='tooltip'>TII-&gt;isCopyInstr(*DefMI)<span class='tooltip-content'>275</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L890' href='#L890'><span>890:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>137</span>, <span class='None'>False</span>: <span class='covered-line'>275</span>]
  Branch (<span class='line-number'><a name='L890' href='#L890'><span>890:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>137</span>, <span class='None'>False</span>: <span class='covered-line'>275</span>]
  Branch (<span class='line-number'><a name='L890' href='#L890'><span>890:32</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>275</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L890'><span>890:9</span></a></span>) to (<span class='line-number'><a href='#L890'><span>890:56</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (890:9)
     Condition C2 --> (890:32)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L891' href='#L891'><pre>891</pre></a></td><td class='covered-line'><pre>137</pre></td><td class='code'><pre>      AddVRegOp(VReg);</pre></td></tr><tr><td class='line-number'><a name='L892' href='#L892'><pre>892</pre></a></td><td class='covered-line'><pre>137</pre></td><td class='code'><pre>      continue;</pre></td></tr><tr><td class='line-number'><a name='L893' href='#L893'><pre>893</pre></a></td><td class='covered-line'><pre>137</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L894' href='#L894'><pre>894</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L895' href='#L895'><pre>895</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Find the operand number which defines the specified VReg.</pre></td></tr><tr><td class='line-number'><a name='L896' href='#L896'><pre>896</pre></a></td><td class='covered-line'><pre>275</pre></td><td class='code'><pre>    unsigned OperandIdx = 0;</pre></td></tr><tr><td class='line-number'><a name='L897' href='#L897'><pre>897</pre></a></td><td class='covered-line'><pre>275</pre></td><td class='code'><pre>    for (const auto &amp;MO : DefMI-&gt;operands()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L897' href='#L897'><span>897:25</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>275</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L898' href='#L898'><pre>898</pre></a></td><td class='covered-line'><pre>275</pre></td><td class='code'><pre>      if (MO.isReg() &amp;&amp; MO.isDef() &amp;&amp; MO.getReg() == VReg)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L898' href='#L898'><span>898:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>275</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L898' href='#L898'><span>898:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>275</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L898' href='#L898'><span>898:25</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>275</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L898' href='#L898'><span>898:39</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>275</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L898'><span>898:11</span></a></span>) to (<span class='line-number'><a href='#L898'><span>898:58</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (898:11)
     Condition C2 --> (898:25)
     Condition C3 --> (898:39)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { T,  T,  T  = T      }

  C1-Pair: not covered
  C2-Pair: not covered
  C3-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L899' href='#L899'><pre>899</pre></a></td><td class='covered-line'><pre>275</pre></td><td class='code'><pre>        break;</pre></td></tr><tr><td class='line-number'><a name='L900' href='#L900'><pre>900</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>      <span class='red'>++OperandIdx;</span></pre></td></tr><tr><td class='line-number'><a name='L901' href='#L901'><pre>901</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    }</span></pre></td></tr><tr><td class='line-number'><a name='L902' href='#L902'><pre>902</pre></a></td><td class='covered-line'><pre>275</pre></td><td class='code'><pre>    assert(OperandIdx &lt; DefMI-&gt;getNumOperands());</pre></td></tr><tr><td class='line-number'><a name='L903' href='#L903'><pre>903</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L904' href='#L904'><pre>904</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Make the DBG_INSTR_REF refer to that instruction, and that operand.</pre></td></tr><tr><td class='line-number'><a name='L905' href='#L905'><pre>905</pre></a></td><td class='covered-line'><pre>275</pre></td><td class='code'><pre>    unsigned InstrNum = DefMI-&gt;getDebugInstrNum();</pre></td></tr><tr><td class='line-number'><a name='L906' href='#L906'><pre>906</pre></a></td><td class='covered-line'><pre>275</pre></td><td class='code'><pre>    MOs.push_back(MachineOperand::CreateDbgInstrRef(InstrNum, OperandIdx));</pre></td></tr><tr><td class='line-number'><a name='L907' href='#L907'><pre>907</pre></a></td><td class='covered-line'><pre>275</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L908' href='#L908'><pre>908</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L909' href='#L909'><pre>909</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // If we haven&apos;t created a valid MachineOperand for every DbgOp, abort and</pre></td></tr><tr><td class='line-number'><a name='L910' href='#L910'><pre>910</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // produce an undef DBG_VALUE.</pre></td></tr><tr><td class='line-number'><a name='L911' href='#L911'><pre>911</pre></a></td><td class='covered-line'><pre>443</pre></td><td class='code'><pre>  if (MOs.size() != OpCount)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L911' href='#L911'><span>911:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>441</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L912' href='#L912'><pre>912</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>    return EmitDbgNoLocation(SD);</pre></td></tr><tr><td class='line-number'><a name='L913' href='#L913'><pre>913</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L914' href='#L914'><pre>914</pre></a></td><td class='covered-line'><pre>441</pre></td><td class='code'><pre>  return BuildMI(*MF, DL, RefII, false, MOs, Var, Expr);</pre></td></tr><tr><td class='line-number'><a name='L915' href='#L915'><pre>915</pre></a></td><td class='covered-line'><pre>443</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L916' href='#L916'><pre>916</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L917' href='#L917'><pre>917</pre></a></td><td class='covered-line'><pre>70</pre></td><td class='code'><pre>MachineInstr *InstrEmitter::EmitDbgNoLocation(SDDbgValue *SD) {</pre></td></tr><tr><td class='line-number'><a name='L918' href='#L918'><pre>918</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // An invalidated SDNode must generate an undef DBG_VALUE: although the</pre></td></tr><tr><td class='line-number'><a name='L919' href='#L919'><pre>919</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // original value is no longer computed, earlier DBG_VALUEs live ranges</pre></td></tr><tr><td class='line-number'><a name='L920' href='#L920'><pre>920</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // must not leak into later code.</pre></td></tr><tr><td class='line-number'><a name='L921' href='#L921'><pre>921</pre></a></td><td class='covered-line'><pre>70</pre></td><td class='code'><pre>  DIVariable *Var = SD-&gt;getVariable();</pre></td></tr><tr><td class='line-number'><a name='L922' href='#L922'><pre>922</pre></a></td><td class='covered-line'><pre>70</pre></td><td class='code'><pre>  const DIExpression *Expr =</pre></td></tr><tr><td class='line-number'><a name='L923' href='#L923'><pre>923</pre></a></td><td class='covered-line'><pre>70</pre></td><td class='code'><pre>      DIExpression::convertToUndefExpression(SD-&gt;getExpression());</pre></td></tr><tr><td class='line-number'><a name='L924' href='#L924'><pre>924</pre></a></td><td class='covered-line'><pre>70</pre></td><td class='code'><pre>  DebugLoc DL = SD-&gt;getDebugLoc();</pre></td></tr><tr><td class='line-number'><a name='L925' href='#L925'><pre>925</pre></a></td><td class='covered-line'><pre>70</pre></td><td class='code'><pre>  const MCInstrDesc &amp;Desc = TII-&gt;get(TargetOpcode::DBG_VALUE);</pre></td></tr><tr><td class='line-number'><a name='L926' href='#L926'><pre>926</pre></a></td><td class='covered-line'><pre>70</pre></td><td class='code'><pre>  return BuildMI(*MF, DL, Desc, false, 0U, Var, Expr);</pre></td></tr><tr><td class='line-number'><a name='L927' href='#L927'><pre>927</pre></a></td><td class='covered-line'><pre>70</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L928' href='#L928'><pre>928</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L929' href='#L929'><pre>929</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>MachineInstr *</pre></td></tr><tr><td class='line-number'><a name='L930' href='#L930'><pre>930</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>InstrEmitter::EmitDbgValueList(SDDbgValue *SD,</pre></td></tr><tr><td class='line-number'><a name='L931' href='#L931'><pre>931</pre></a></td><td class='covered-line'><pre>37</pre></td><td class='code'><pre>                               DenseMap&lt;SDValue, Register&gt; &amp;VRBaseMap) {</pre></td></tr><tr><td class='line-number'><a name='L932' href='#L932'><pre>932</pre></a></td><td class='covered-line'><pre>37</pre></td><td class='code'><pre>  MDNode *Var = SD-&gt;getVariable();</pre></td></tr><tr><td class='line-number'><a name='L933' href='#L933'><pre>933</pre></a></td><td class='covered-line'><pre>37</pre></td><td class='code'><pre>  DIExpression *Expr = SD-&gt;getExpression();</pre></td></tr><tr><td class='line-number'><a name='L934' href='#L934'><pre>934</pre></a></td><td class='covered-line'><pre>37</pre></td><td class='code'><pre>  DebugLoc DL = SD-&gt;getDebugLoc();</pre></td></tr><tr><td class='line-number'><a name='L935' href='#L935'><pre>935</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // DBG_VALUE_LIST := &quot;DBG_VALUE_LIST&quot; var, expression, loc (, loc)*</pre></td></tr><tr><td class='line-number'><a name='L936' href='#L936'><pre>936</pre></a></td><td class='covered-line'><pre>37</pre></td><td class='code'><pre>  const MCInstrDesc &amp;DbgValDesc = TII-&gt;get(TargetOpcode::DBG_VALUE_LIST);</pre></td></tr><tr><td class='line-number'><a name='L937' href='#L937'><pre>937</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Build the DBG_VALUE_LIST instruction base.</pre></td></tr><tr><td class='line-number'><a name='L938' href='#L938'><pre>938</pre></a></td><td class='covered-line'><pre>37</pre></td><td class='code'><pre>  auto MIB = BuildMI(*MF, DL, DbgValDesc);</pre></td></tr><tr><td class='line-number'><a name='L939' href='#L939'><pre>939</pre></a></td><td class='covered-line'><pre>37</pre></td><td class='code'><pre>  MIB.addMetadata(Var);</pre></td></tr><tr><td class='line-number'><a name='L940' href='#L940'><pre>940</pre></a></td><td class='covered-line'><pre>37</pre></td><td class='code'><pre>  MIB.addMetadata(Expr);</pre></td></tr><tr><td class='line-number'><a name='L941' href='#L941'><pre>941</pre></a></td><td class='covered-line'><pre>37</pre></td><td class='code'><pre>  AddDbgValueLocationOps(MIB, DbgValDesc, SD-&gt;getLocationOps(), VRBaseMap);</pre></td></tr><tr><td class='line-number'><a name='L942' href='#L942'><pre>942</pre></a></td><td class='covered-line'><pre>37</pre></td><td class='code'><pre>  return &amp;*MIB;</pre></td></tr><tr><td class='line-number'><a name='L943' href='#L943'><pre>943</pre></a></td><td class='covered-line'><pre>37</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L944' href='#L944'><pre>944</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L945' href='#L945'><pre>945</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>MachineInstr *</pre></td></tr><tr><td class='line-number'><a name='L946' href='#L946'><pre>946</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>InstrEmitter::EmitDbgValueFromSingleOp(SDDbgValue *SD,</pre></td></tr><tr><td class='line-number'><a name='L947' href='#L947'><pre>947</pre></a></td><td class='covered-line'><pre>7.14k</pre></td><td class='code'><pre>                                       DenseMap&lt;SDValue, Register&gt; &amp;VRBaseMap) {</pre></td></tr><tr><td class='line-number'><a name='L948' href='#L948'><pre>948</pre></a></td><td class='covered-line'><pre>7.14k</pre></td><td class='code'><pre>  MDNode *Var = SD-&gt;getVariable();</pre></td></tr><tr><td class='line-number'><a name='L949' href='#L949'><pre>949</pre></a></td><td class='covered-line'><pre>7.14k</pre></td><td class='code'><pre>  DIExpression *Expr = SD-&gt;getExpression();</pre></td></tr><tr><td class='line-number'><a name='L950' href='#L950'><pre>950</pre></a></td><td class='covered-line'><pre>7.14k</pre></td><td class='code'><pre>  DebugLoc DL = SD-&gt;getDebugLoc();</pre></td></tr><tr><td class='line-number'><a name='L951' href='#L951'><pre>951</pre></a></td><td class='covered-line'><pre>7.14k</pre></td><td class='code'><pre>  const MCInstrDesc &amp;II = TII-&gt;get(TargetOpcode::DBG_VALUE);</pre></td></tr><tr><td class='line-number'><a name='L952' href='#L952'><pre>952</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L953' href='#L953'><pre>953</pre></a></td><td class='covered-line'><pre>7.14k</pre></td><td class='code'><pre>  assert(SD-&gt;getLocationOps().size() == 1 &amp;&amp;</pre></td></tr><tr><td class='line-number'><a name='L954' href='#L954'><pre>954</pre></a></td><td class='covered-line'><pre>7.14k</pre></td><td class='code'><pre>         &quot;Non variadic dbg_value should have only one location op&quot;);</pre></td></tr><tr><td class='line-number'><a name='L955' href='#L955'><pre>955</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L956' href='#L956'><pre>956</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // See about constant-folding the expression.</pre></td></tr><tr><td class='line-number'><a name='L957' href='#L957'><pre>957</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Copy the location operand in case we replace it.</pre></td></tr><tr><td class='line-number'><a name='L958' href='#L958'><pre>958</pre></a></td><td class='covered-line'><pre>7.14k</pre></td><td class='code'><pre>  SmallVector&lt;SDDbgOperand, 1&gt; LocationOps(1, SD-&gt;getLocationOps()[0]);</pre></td></tr><tr><td class='line-number'><a name='L959' href='#L959'><pre>959</pre></a></td><td class='covered-line'><pre>7.14k</pre></td><td class='code'><pre>  if (Expr &amp;&amp; LocationOps[0].getKind() == SDDbgOperand::CONST) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L959' href='#L959'><span>959:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7.14k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L959' href='#L959'><span>959:15</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6.35k</span>, <span class='None'>False</span>: <span class='covered-line'>796</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L959'><span>959:7</span></a></span>) to (<span class='line-number'><a href='#L959'><span>959:62</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (959:7)
     Condition C2 --> (959:15)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { T,  F  = F      }
  2 { T,  T  = T      }

  C1-Pair: not covered
  C2-Pair: covered: (1,2)
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L960' href='#L960'><pre>960</pre></a></td><td class='covered-line'><pre>6.35k</pre></td><td class='code'><pre>    const Value *V = LocationOps[0].getConst();</pre></td></tr><tr><td class='line-number'><a name='L961' href='#L961'><pre>961</pre></a></td><td class='covered-line'><pre>6.35k</pre></td><td class='code'><pre>    if (auto *C = dyn_cast&lt;ConstantInt&gt;(V)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L961' href='#L961'><span>961:15</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6.16k</span>, <span class='None'>False</span>: <span class='covered-line'>186</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L962' href='#L962'><pre>962</pre></a></td><td class='covered-line'><pre>6.16k</pre></td><td class='code'><pre>      std::tie(Expr, C) = Expr-&gt;constantFold(C);</pre></td></tr><tr><td class='line-number'><a name='L963' href='#L963'><pre>963</pre></a></td><td class='covered-line'><pre>6.16k</pre></td><td class='code'><pre>      LocationOps[0] = SDDbgOperand::fromConst(C);</pre></td></tr><tr><td class='line-number'><a name='L964' href='#L964'><pre>964</pre></a></td><td class='covered-line'><pre>6.16k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L965' href='#L965'><pre>965</pre></a></td><td class='covered-line'><pre>6.35k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L966' href='#L966'><pre>966</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L967' href='#L967'><pre>967</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Emit non-variadic dbg_value nodes as DBG_VALUE.</pre></td></tr><tr><td class='line-number'><a name='L968' href='#L968'><pre>968</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // DBG_VALUE := &quot;DBG_VALUE&quot; loc, isIndirect, var, expr</pre></td></tr><tr><td class='line-number'><a name='L969' href='#L969'><pre>969</pre></a></td><td class='covered-line'><pre>7.14k</pre></td><td class='code'><pre>  auto MIB = BuildMI(*MF, DL, II);</pre></td></tr><tr><td class='line-number'><a name='L970' href='#L970'><pre>970</pre></a></td><td class='covered-line'><pre>7.14k</pre></td><td class='code'><pre>  AddDbgValueLocationOps(MIB, II, LocationOps, VRBaseMap);</pre></td></tr><tr><td class='line-number'><a name='L971' href='#L971'><pre>971</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L972' href='#L972'><pre>972</pre></a></td><td class='covered-line'><pre>7.14k</pre></td><td class='code'><pre>  if (SD-&gt;isIndirect())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L972' href='#L972'><span>972:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8</span>, <span class='None'>False</span>: <span class='covered-line'>7.13k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L973' href='#L973'><pre>973</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>    MIB.addImm(0U);</pre></td></tr><tr><td class='line-number'><a name='L974' href='#L974'><pre>974</pre></a></td><td class='covered-line'><pre>7.13k</pre></td><td class='code'><pre>  else</pre></td></tr><tr><td class='line-number'><a name='L975' href='#L975'><pre>975</pre></a></td><td class='covered-line'><pre>7.13k</pre></td><td class='code'><pre>    MIB.addReg(0U);</pre></td></tr><tr><td class='line-number'><a name='L976' href='#L976'><pre>976</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L977' href='#L977'><pre>977</pre></a></td><td class='covered-line'><pre>7.14k</pre></td><td class='code'><pre>  return MIB.addMetadata(Var).addMetadata(Expr);</pre></td></tr><tr><td class='line-number'><a name='L978' href='#L978'><pre>978</pre></a></td><td class='covered-line'><pre>7.14k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L979' href='#L979'><pre>979</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L980' href='#L980'><pre>980</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>MachineInstr *</pre></td></tr><tr><td class='line-number'><a name='L981' href='#L981'><pre>981</pre></a></td><td class='covered-line'><pre>11</pre></td><td class='code'><pre>InstrEmitter::EmitDbgLabel(SDDbgLabel *SD) {</pre></td></tr><tr><td class='line-number'><a name='L982' href='#L982'><pre>982</pre></a></td><td class='covered-line'><pre>11</pre></td><td class='code'><pre>  MDNode *Label = SD-&gt;getLabel();</pre></td></tr><tr><td class='line-number'><a name='L983' href='#L983'><pre>983</pre></a></td><td class='covered-line'><pre>11</pre></td><td class='code'><pre>  DebugLoc DL = SD-&gt;getDebugLoc();</pre></td></tr><tr><td class='line-number'><a name='L984' href='#L984'><pre>984</pre></a></td><td class='covered-line'><pre>11</pre></td><td class='code'><pre>  assert(cast&lt;DILabel&gt;(Label)-&gt;isValidLocationForIntrinsic(DL) &amp;&amp;</pre></td></tr><tr><td class='line-number'><a name='L985' href='#L985'><pre>985</pre></a></td><td class='covered-line'><pre>11</pre></td><td class='code'><pre>         &quot;Expected inlined-at fields to agree&quot;);</pre></td></tr><tr><td class='line-number'><a name='L986' href='#L986'><pre>986</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L987' href='#L987'><pre>987</pre></a></td><td class='covered-line'><pre>11</pre></td><td class='code'><pre>  const MCInstrDesc &amp;II = TII-&gt;get(TargetOpcode::DBG_LABEL);</pre></td></tr><tr><td class='line-number'><a name='L988' href='#L988'><pre>988</pre></a></td><td class='covered-line'><pre>11</pre></td><td class='code'><pre>  MachineInstrBuilder MIB = BuildMI(*MF, DL, II);</pre></td></tr><tr><td class='line-number'><a name='L989' href='#L989'><pre>989</pre></a></td><td class='covered-line'><pre>11</pre></td><td class='code'><pre>  MIB.addMetadata(Label);</pre></td></tr><tr><td class='line-number'><a name='L990' href='#L990'><pre>990</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L991' href='#L991'><pre>991</pre></a></td><td class='covered-line'><pre>11</pre></td><td class='code'><pre>  return &amp;*MIB;</pre></td></tr><tr><td class='line-number'><a name='L992' href='#L992'><pre>992</pre></a></td><td class='covered-line'><pre>11</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L993' href='#L993'><pre>993</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L994' href='#L994'><pre>994</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// EmitMachineNode - Generate machine code for a target-specific node and</pre></td></tr><tr><td class='line-number'><a name='L995' href='#L995'><pre>995</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// needed dependencies.</pre></td></tr><tr><td class='line-number'><a name='L996' href='#L996'><pre>996</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>///</pre></td></tr><tr><td class='line-number'><a name='L997' href='#L997'><pre>997</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void InstrEmitter::</pre></td></tr><tr><td class='line-number'><a name='L998' href='#L998'><pre>998</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>EmitMachineNode(SDNode *Node, bool IsClone, bool IsCloned,</pre></td></tr><tr><td class='line-number'><a name='L999' href='#L999'><pre>999</pre></a></td><td class='covered-line'><pre>5.45M</pre></td><td class='code'><pre>                DenseMap&lt;SDValue, Register&gt; &amp;VRBaseMap) {</pre></td></tr><tr><td class='line-number'><a name='L1000' href='#L1000'><pre>1000</pre></a></td><td class='covered-line'><pre>5.45M</pre></td><td class='code'><pre>  unsigned Opc = Node-&gt;getMachineOpcode();</pre></td></tr><tr><td class='line-number'><a name='L1001' href='#L1001'><pre>1001</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1002' href='#L1002'><pre>1002</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Handle subreg insert/extract specially</pre></td></tr><tr><td class='line-number'><a name='L1003' href='#L1003'><pre>1003</pre></a></td><td class='covered-line'><pre>5.45M</pre></td><td class='code'><pre>  if (Opc == TargetOpcode::EXTRACT_SUBREG ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1003' href='#L1003'><span>1003:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>364k</span>, <span class='None'>False</span>: <span class='covered-line'>5.08M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1004' href='#L1004'><pre>1004</pre></a></td><td class='covered-line'><pre>5.45M</pre></td><td class='code'><pre>      <div class='tooltip'>Opc == TargetOpcode::INSERT_SUBREG<span class='tooltip-content'>5.08M</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1004' href='#L1004'><span>1004:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>102k</span>, <span class='None'>False</span>: <span class='covered-line'>4.98M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1005' href='#L1005'><pre>1005</pre></a></td><td class='covered-line'><pre>5.45M</pre></td><td class='code'><pre>      <div class='tooltip'>Opc == TargetOpcode::SUBREG_TO_REG<span class='tooltip-content'>4.98M</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1005' href='#L1005'><span>1005:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>26.7k</span>, <span class='None'>False</span>: <span class='covered-line'>4.95M</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1003'><span>1003:7</span></a></span>) to (<span class='line-number'><a href='#L1003'><span>1005:41</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (1003:7)
     Condition C2 --> (1004:7)
     Condition C3 --> (1005:7)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  F,  F  = F      }
  2 { T,  -,  -  = T      }
  3 { F,  F,  T  = T      }
  4 { F,  T,  -  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,4)
  C3-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1006' href='#L1006'><pre>1006</pre></a></td><td class='covered-line'><pre>493k</pre></td><td class='code'><pre>    EmitSubregNode(Node, VRBaseMap, IsClone, IsCloned);</pre></td></tr><tr><td class='line-number'><a name='L1007' href='#L1007'><pre>1007</pre></a></td><td class='covered-line'><pre>493k</pre></td><td class='code'><pre>    return;</pre></td></tr><tr><td class='line-number'><a name='L1008' href='#L1008'><pre>1008</pre></a></td><td class='covered-line'><pre>493k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1009' href='#L1009'><pre>1009</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1010' href='#L1010'><pre>1010</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Handle COPY_TO_REGCLASS specially.</pre></td></tr><tr><td class='line-number'><a name='L1011' href='#L1011'><pre>1011</pre></a></td><td class='covered-line'><pre>4.95M</pre></td><td class='code'><pre>  if (Opc == TargetOpcode::COPY_TO_REGCLASS) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1011' href='#L1011'><span>1011:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>114k</span>, <span class='None'>False</span>: <span class='covered-line'>4.84M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1012' href='#L1012'><pre>1012</pre></a></td><td class='covered-line'><pre>114k</pre></td><td class='code'><pre>    EmitCopyToRegClassNode(Node, VRBaseMap);</pre></td></tr><tr><td class='line-number'><a name='L1013' href='#L1013'><pre>1013</pre></a></td><td class='covered-line'><pre>114k</pre></td><td class='code'><pre>    return;</pre></td></tr><tr><td class='line-number'><a name='L1014' href='#L1014'><pre>1014</pre></a></td><td class='covered-line'><pre>114k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1015' href='#L1015'><pre>1015</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1016' href='#L1016'><pre>1016</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Handle REG_SEQUENCE specially.</pre></td></tr><tr><td class='line-number'><a name='L1017' href='#L1017'><pre>1017</pre></a></td><td class='covered-line'><pre>4.84M</pre></td><td class='code'><pre>  if (Opc == TargetOpcode::REG_SEQUENCE) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1017' href='#L1017'><span>1017:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>142k</span>, <span class='None'>False</span>: <span class='covered-line'>4.70M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1018' href='#L1018'><pre>1018</pre></a></td><td class='covered-line'><pre>142k</pre></td><td class='code'><pre>    EmitRegSequence(Node, VRBaseMap, IsClone, IsCloned);</pre></td></tr><tr><td class='line-number'><a name='L1019' href='#L1019'><pre>1019</pre></a></td><td class='covered-line'><pre>142k</pre></td><td class='code'><pre>    return;</pre></td></tr><tr><td class='line-number'><a name='L1020' href='#L1020'><pre>1020</pre></a></td><td class='covered-line'><pre>142k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1021' href='#L1021'><pre>1021</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1022' href='#L1022'><pre>1022</pre></a></td><td class='covered-line'><pre>4.70M</pre></td><td class='code'><pre>  if (Opc == TargetOpcode::IMPLICIT_DEF)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1022' href='#L1022'><span>1022:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>80.9k</span>, <span class='None'>False</span>: <span class='covered-line'>4.61M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1023' href='#L1023'><pre>1023</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // We want a unique VR for each IMPLICIT_DEF use.</pre></td></tr><tr><td class='line-number'><a name='L1024' href='#L1024'><pre>1024</pre></a></td><td class='covered-line'><pre>80.9k</pre></td><td class='code'><pre>    return;</pre></td></tr><tr><td class='line-number'><a name='L1025' href='#L1025'><pre>1025</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1026' href='#L1026'><pre>1026</pre></a></td><td class='covered-line'><pre>4.61M</pre></td><td class='code'><pre>  const MCInstrDesc &amp;II = TII-&gt;get(Opc);</pre></td></tr><tr><td class='line-number'><a name='L1027' href='#L1027'><pre>1027</pre></a></td><td class='covered-line'><pre>4.61M</pre></td><td class='code'><pre>  unsigned NumResults = CountResults(Node);</pre></td></tr><tr><td class='line-number'><a name='L1028' href='#L1028'><pre>1028</pre></a></td><td class='covered-line'><pre>4.61M</pre></td><td class='code'><pre>  unsigned NumDefs = II.getNumDefs();</pre></td></tr><tr><td class='line-number'><a name='L1029' href='#L1029'><pre>1029</pre></a></td><td class='covered-line'><pre>4.61M</pre></td><td class='code'><pre>  const MCPhysReg *ScratchRegs = nullptr;</pre></td></tr><tr><td class='line-number'><a name='L1030' href='#L1030'><pre>1030</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1031' href='#L1031'><pre>1031</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Handle STACKMAP and PATCHPOINT specially and then use the generic code.</pre></td></tr><tr><td class='line-number'><a name='L1032' href='#L1032'><pre>1032</pre></a></td><td class='covered-line'><pre>4.61M</pre></td><td class='code'><pre>  if (Opc == TargetOpcode::STACKMAP || <div class='tooltip'>Opc == TargetOpcode::PATCHPOINT<span class='tooltip-content'>4.61M</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1032' href='#L1032'><span>1032:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>191</span>, <span class='None'>False</span>: <span class='covered-line'>4.61M</span>]
  Branch (<span class='line-number'><a name='L1032' href='#L1032'><span>1032:40</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>184</span>, <span class='None'>False</span>: <span class='covered-line'>4.61M</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1032'><span>1032:7</span></a></span>) to (<span class='line-number'><a href='#L1032'><span>1032:71</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1032:7)
     Condition C2 --> (1032:40)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1033' href='#L1033'><pre>1033</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Stackmaps do not have arguments and do not preserve their calling</pre></td></tr><tr><td class='line-number'><a name='L1034' href='#L1034'><pre>1034</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // convention. However, to simplify runtime support, they clobber the same</pre></td></tr><tr><td class='line-number'><a name='L1035' href='#L1035'><pre>1035</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // scratch registers as AnyRegCC.</pre></td></tr><tr><td class='line-number'><a name='L1036' href='#L1036'><pre>1036</pre></a></td><td class='covered-line'><pre>374</pre></td><td class='code'><pre>    unsigned CC = CallingConv::AnyReg;</pre></td></tr><tr><td class='line-number'><a name='L1037' href='#L1037'><pre>1037</pre></a></td><td class='covered-line'><pre>374</pre></td><td class='code'><pre>    if (Opc == TargetOpcode::PATCHPOINT) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1037' href='#L1037'><span>1037:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>184</span>, <span class='None'>False</span>: <span class='covered-line'>190</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1038' href='#L1038'><pre>1038</pre></a></td><td class='covered-line'><pre>184</pre></td><td class='code'><pre>      CC = Node-&gt;getConstantOperandVal(PatchPointOpers::CCPos);</pre></td></tr><tr><td class='line-number'><a name='L1039' href='#L1039'><pre>1039</pre></a></td><td class='covered-line'><pre>184</pre></td><td class='code'><pre>      NumDefs = NumResults;</pre></td></tr><tr><td class='line-number'><a name='L1040' href='#L1040'><pre>1040</pre></a></td><td class='covered-line'><pre>184</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1041' href='#L1041'><pre>1041</pre></a></td><td class='covered-line'><pre>374</pre></td><td class='code'><pre>    ScratchRegs = TLI-&gt;getScratchRegisters((CallingConv::ID) CC);</pre></td></tr><tr><td class='line-number'><a name='L1042' href='#L1042'><pre>1042</pre></a></td><td class='covered-line'><pre>4.61M</pre></td><td class='code'><pre>  } else if (Opc == TargetOpcode::STATEPOINT) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1042' href='#L1042'><span>1042:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>273</span>, <span class='None'>False</span>: <span class='covered-line'>4.61M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1043' href='#L1043'><pre>1043</pre></a></td><td class='covered-line'><pre>273</pre></td><td class='code'><pre>    NumDefs = NumResults;</pre></td></tr><tr><td class='line-number'><a name='L1044' href='#L1044'><pre>1044</pre></a></td><td class='covered-line'><pre>273</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1045' href='#L1045'><pre>1045</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1046' href='#L1046'><pre>1046</pre></a></td><td class='covered-line'><pre>4.61M</pre></td><td class='code'><pre>  unsigned NumImpUses = 0;</pre></td></tr><tr><td class='line-number'><a name='L1047' href='#L1047'><pre>1047</pre></a></td><td class='covered-line'><pre>4.61M</pre></td><td class='code'><pre>  unsigned NodeOperands =</pre></td></tr><tr><td class='line-number'><a name='L1048' href='#L1048'><pre>1048</pre></a></td><td class='covered-line'><pre>4.61M</pre></td><td class='code'><pre>    countOperands(Node, II.getNumOperands() - NumDefs, NumImpUses);</pre></td></tr><tr><td class='line-number'><a name='L1049' href='#L1049'><pre>1049</pre></a></td><td class='covered-line'><pre>4.61M</pre></td><td class='code'><pre>  bool HasVRegVariadicDefs = !MF-&gt;getTarget().usesPhysRegsForValues() &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1049' href='#L1049'><span>1049:30</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>51.0k</span>, <span class='None'>False</span>: <span class='covered-line'>4.56M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1050' href='#L1050'><pre>1050</pre></a></td><td class='covered-line'><pre>4.61M</pre></td><td class='code'><pre>                             <div class='tooltip'>II.isVariadic()<span class='tooltip-content'>51.0k</span></div> &amp;&amp; <div class='tooltip'>II.variadicOpsAreDefs()<span class='tooltip-content'>9.78k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1050' href='#L1050'><span>1050:30</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>9.78k</span>, <span class='None'>False</span>: <span class='covered-line'>41.2k</span>]
  Branch (<span class='line-number'><a name='L1050' href='#L1050'><span>1050:49</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.70k</span>, <span class='None'>False</span>: <span class='covered-line'>7.08k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1049'><span>1049:30</span></a></span>) to (<span class='line-number'><a href='#L1049'><span>1050:72</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (1049:30)
     Condition C2 --> (1050:30)
     Condition C3 --> (1050:49)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  -,  -  = F      }
  2 { T,  F,  -  = F      }
  3 { T,  T,  F  = F      }
  4 { T,  T,  T  = T      }

  C1-Pair: covered: (1,4)
  C2-Pair: covered: (2,4)
  C3-Pair: covered: (3,4)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1051' href='#L1051'><pre>1051</pre></a></td><td class='covered-line'><pre>4.61M</pre></td><td class='code'><pre>  bool HasPhysRegOuts = NumResults &gt; NumDefs &amp;&amp; <div class='tooltip'>!II.implicit_defs().empty()<span class='tooltip-content'>389k</span></div> &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1051' href='#L1051'><span>1051:25</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>389k</span>, <span class='None'>False</span>: <span class='covered-line'>4.23M</span>]
  Branch (<span class='line-number'><a name='L1051' href='#L1051'><span>1051:49</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>389k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1052' href='#L1052'><pre>1052</pre></a></td><td class='covered-line'><pre>4.61M</pre></td><td class='code'><pre>                        <div class='tooltip'>!HasVRegVariadicDefs<span class='tooltip-content'>389k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1052' href='#L1052'><span>1052:25</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>387k</span>, <span class='None'>False</span>: <span class='covered-line'>1.40k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1051'><span>1051:25</span></a></span>) to (<span class='line-number'><a href='#L1051'><span>1052:45</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (1051:25)
     Condition C2 --> (1051:49)
     Condition C3 --> (1052:25)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  -,  -  = F      }
  2 { T,  T,  F  = F      }
  3 { T,  T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: not covered
  C3-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 66.67%
</pre></div></td></tr><tr><td class='line-number'><a name='L1053' href='#L1053'><pre>1053</pre></a></td><td class='covered-line'><pre>4.61M</pre></td><td class='code'><pre>#ifndef NDEBUG</pre></td></tr><tr><td class='line-number'><a name='L1054' href='#L1054'><pre>1054</pre></a></td><td class='covered-line'><pre>4.61M</pre></td><td class='code'><pre>  unsigned NumMIOperands = NodeOperands + NumResults;</pre></td></tr><tr><td class='line-number'><a name='L1055' href='#L1055'><pre>1055</pre></a></td><td class='covered-line'><pre>4.61M</pre></td><td class='code'><pre>  if (II.isVariadic())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1055' href='#L1055'><span>1055:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>187k</span>, <span class='None'>False</span>: <span class='covered-line'>4.43M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1056' href='#L1056'><pre>1056</pre></a></td><td class='covered-line'><pre>187k</pre></td><td class='code'><pre>    assert(NumMIOperands &gt;= II.getNumOperands() &amp;&amp;</pre></td></tr><tr><td class='line-number'><a name='L1057' href='#L1057'><pre>1057</pre></a></td><td class='covered-line'><pre>4.61M</pre></td><td class='code'><pre>           &quot;Too few operands for a variadic node!&quot;);</pre></td></tr><tr><td class='line-number'><a name='L1058' href='#L1058'><pre>1058</pre></a></td><td class='covered-line'><pre>4.43M</pre></td><td class='code'><pre>  else</pre></td></tr><tr><td class='line-number'><a name='L1059' href='#L1059'><pre>1059</pre></a></td><td class='covered-line'><pre>4.43M</pre></td><td class='code'><pre>    assert(NumMIOperands &gt;= II.getNumOperands() &amp;&amp;</pre></td></tr><tr><td class='line-number'><a name='L1060' href='#L1060'><pre>1060</pre></a></td><td class='covered-line'><pre>4.61M</pre></td><td class='code'><pre>           NumMIOperands &lt;=</pre></td></tr><tr><td class='line-number'><a name='L1061' href='#L1061'><pre>1061</pre></a></td><td class='covered-line'><pre>4.61M</pre></td><td class='code'><pre>               II.getNumOperands() + II.implicit_defs().size() + NumImpUses &amp;&amp;</pre></td></tr><tr><td class='line-number'><a name='L1062' href='#L1062'><pre>1062</pre></a></td><td class='covered-line'><pre>4.61M</pre></td><td class='code'><pre>           &quot;#operands for dag node doesn&apos;t match .td file!&quot;);</pre></td></tr><tr><td class='line-number'><a name='L1063' href='#L1063'><pre>1063</pre></a></td><td class='covered-line'><pre>4.61M</pre></td><td class='code'><pre>#endif</pre></td></tr><tr><td class='line-number'><a name='L1064' href='#L1064'><pre>1064</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1065' href='#L1065'><pre>1065</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Create the new machine instruction.</pre></td></tr><tr><td class='line-number'><a name='L1066' href='#L1066'><pre>1066</pre></a></td><td class='covered-line'><pre>4.61M</pre></td><td class='code'><pre>  MachineInstrBuilder MIB = BuildMI(*MF, Node-&gt;getDebugLoc(), II);</pre></td></tr><tr><td class='line-number'><a name='L1067' href='#L1067'><pre>1067</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1068' href='#L1068'><pre>1068</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Add result register values for things that are defined by this</pre></td></tr><tr><td class='line-number'><a name='L1069' href='#L1069'><pre>1069</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // instruction.</pre></td></tr><tr><td class='line-number'><a name='L1070' href='#L1070'><pre>1070</pre></a></td><td class='covered-line'><pre>4.61M</pre></td><td class='code'><pre>  if (NumResults) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1070' href='#L1070'><span>1070:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.31M</span>, <span class='None'>False</span>: <span class='covered-line'>1.30M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1071' href='#L1071'><pre>1071</pre></a></td><td class='covered-line'><pre>3.31M</pre></td><td class='code'><pre>    CreateVirtualRegisters(Node, MIB, II, IsClone, IsCloned, VRBaseMap);</pre></td></tr><tr><td class='line-number'><a name='L1072' href='#L1072'><pre>1072</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1073' href='#L1073'><pre>1073</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Transfer any IR flags from the SDNode to the MachineInstr</pre></td></tr><tr><td class='line-number'><a name='L1074' href='#L1074'><pre>1074</pre></a></td><td class='covered-line'><pre>3.31M</pre></td><td class='code'><pre>    MachineInstr *MI = MIB.getInstr();</pre></td></tr><tr><td class='line-number'><a name='L1075' href='#L1075'><pre>1075</pre></a></td><td class='covered-line'><pre>3.31M</pre></td><td class='code'><pre>    const SDNodeFlags Flags = Node-&gt;getFlags();</pre></td></tr><tr><td class='line-number'><a name='L1076' href='#L1076'><pre>1076</pre></a></td><td class='covered-line'><pre>3.31M</pre></td><td class='code'><pre>    if (Flags.hasNoSignedZeros())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1076' href='#L1076'><span>1076:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>13.4k</span>, <span class='None'>False</span>: <span class='covered-line'>3.30M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1077' href='#L1077'><pre>1077</pre></a></td><td class='covered-line'><pre>13.4k</pre></td><td class='code'><pre>      MI-&gt;setFlag(MachineInstr::MIFlag::FmNsz);</pre></td></tr><tr><td class='line-number'><a name='L1078' href='#L1078'><pre>1078</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1079' href='#L1079'><pre>1079</pre></a></td><td class='covered-line'><pre>3.31M</pre></td><td class='code'><pre>    if (Flags.hasAllowReciprocal())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1079' href='#L1079'><span>1079:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>11.7k</span>, <span class='None'>False</span>: <span class='covered-line'>3.30M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1080' href='#L1080'><pre>1080</pre></a></td><td class='covered-line'><pre>11.7k</pre></td><td class='code'><pre>      MI-&gt;setFlag(MachineInstr::MIFlag::FmArcp);</pre></td></tr><tr><td class='line-number'><a name='L1081' href='#L1081'><pre>1081</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1082' href='#L1082'><pre>1082</pre></a></td><td class='covered-line'><pre>3.31M</pre></td><td class='code'><pre>    if (Flags.hasNoNaNs())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1082' href='#L1082'><span>1082:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>13.5k</span>, <span class='None'>False</span>: <span class='covered-line'>3.30M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1083' href='#L1083'><pre>1083</pre></a></td><td class='covered-line'><pre>13.5k</pre></td><td class='code'><pre>      MI-&gt;setFlag(MachineInstr::MIFlag::FmNoNans);</pre></td></tr><tr><td class='line-number'><a name='L1084' href='#L1084'><pre>1084</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1085' href='#L1085'><pre>1085</pre></a></td><td class='covered-line'><pre>3.31M</pre></td><td class='code'><pre>    if (Flags.hasNoInfs())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1085' href='#L1085'><span>1085:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>13.4k</span>, <span class='None'>False</span>: <span class='covered-line'>3.30M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1086' href='#L1086'><pre>1086</pre></a></td><td class='covered-line'><pre>13.4k</pre></td><td class='code'><pre>      MI-&gt;setFlag(MachineInstr::MIFlag::FmNoInfs);</pre></td></tr><tr><td class='line-number'><a name='L1087' href='#L1087'><pre>1087</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1088' href='#L1088'><pre>1088</pre></a></td><td class='covered-line'><pre>3.31M</pre></td><td class='code'><pre>    if (Flags.hasAllowContract())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1088' href='#L1088'><span>1088:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>14.9k</span>, <span class='None'>False</span>: <span class='covered-line'>3.30M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1089' href='#L1089'><pre>1089</pre></a></td><td class='covered-line'><pre>14.9k</pre></td><td class='code'><pre>      MI-&gt;setFlag(MachineInstr::MIFlag::FmContract);</pre></td></tr><tr><td class='line-number'><a name='L1090' href='#L1090'><pre>1090</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1091' href='#L1091'><pre>1091</pre></a></td><td class='covered-line'><pre>3.31M</pre></td><td class='code'><pre>    if (Flags.hasApproximateFuncs())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1091' href='#L1091'><span>1091:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12.1k</span>, <span class='None'>False</span>: <span class='covered-line'>3.30M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1092' href='#L1092'><pre>1092</pre></a></td><td class='covered-line'><pre>12.1k</pre></td><td class='code'><pre>      MI-&gt;setFlag(MachineInstr::MIFlag::FmAfn);</pre></td></tr><tr><td class='line-number'><a name='L1093' href='#L1093'><pre>1093</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1094' href='#L1094'><pre>1094</pre></a></td><td class='covered-line'><pre>3.31M</pre></td><td class='code'><pre>    if (Flags.hasAllowReassociation())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1094' href='#L1094'><span>1094:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>13.0k</span>, <span class='None'>False</span>: <span class='covered-line'>3.30M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1095' href='#L1095'><pre>1095</pre></a></td><td class='covered-line'><pre>13.0k</pre></td><td class='code'><pre>      MI-&gt;setFlag(MachineInstr::MIFlag::FmReassoc);</pre></td></tr><tr><td class='line-number'><a name='L1096' href='#L1096'><pre>1096</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1097' href='#L1097'><pre>1097</pre></a></td><td class='covered-line'><pre>3.31M</pre></td><td class='code'><pre>    if (Flags.hasNoUnsignedWrap())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1097' href='#L1097'><span>1097:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>18.3k</span>, <span class='None'>False</span>: <span class='covered-line'>3.30M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1098' href='#L1098'><pre>1098</pre></a></td><td class='covered-line'><pre>18.3k</pre></td><td class='code'><pre>      MI-&gt;setFlag(MachineInstr::MIFlag::NoUWrap);</pre></td></tr><tr><td class='line-number'><a name='L1099' href='#L1099'><pre>1099</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1100' href='#L1100'><pre>1100</pre></a></td><td class='covered-line'><pre>3.31M</pre></td><td class='code'><pre>    if (Flags.hasNoSignedWrap())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1100' href='#L1100'><span>1100:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>15.8k</span>, <span class='None'>False</span>: <span class='covered-line'>3.30M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1101' href='#L1101'><pre>1101</pre></a></td><td class='covered-line'><pre>15.8k</pre></td><td class='code'><pre>      MI-&gt;setFlag(MachineInstr::MIFlag::NoSWrap);</pre></td></tr><tr><td class='line-number'><a name='L1102' href='#L1102'><pre>1102</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1103' href='#L1103'><pre>1103</pre></a></td><td class='covered-line'><pre>3.31M</pre></td><td class='code'><pre>    if (Flags.hasExact())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1103' href='#L1103'><span>1103:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>164</span>, <span class='None'>False</span>: <span class='covered-line'>3.31M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1104' href='#L1104'><pre>1104</pre></a></td><td class='covered-line'><pre>164</pre></td><td class='code'><pre>      MI-&gt;setFlag(MachineInstr::MIFlag::IsExact);</pre></td></tr><tr><td class='line-number'><a name='L1105' href='#L1105'><pre>1105</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1106' href='#L1106'><pre>1106</pre></a></td><td class='covered-line'><pre>3.31M</pre></td><td class='code'><pre>    if (Flags.hasNoFPExcept())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1106' href='#L1106'><span>1106:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>228k</span>, <span class='None'>False</span>: <span class='covered-line'>3.09M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1107' href='#L1107'><pre>1107</pre></a></td><td class='covered-line'><pre>228k</pre></td><td class='code'><pre>      MI-&gt;setFlag(MachineInstr::MIFlag::NoFPExcept);</pre></td></tr><tr><td class='line-number'><a name='L1108' href='#L1108'><pre>1108</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1109' href='#L1109'><pre>1109</pre></a></td><td class='covered-line'><pre>3.31M</pre></td><td class='code'><pre>    if (Flags.hasUnpredictable())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1109' href='#L1109'><span>1109:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>3.31M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1110' href='#L1110'><pre>1110</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>      MI-&gt;setFlag(MachineInstr::MIFlag::Unpredictable);</pre></td></tr><tr><td class='line-number'><a name='L1111' href='#L1111'><pre>1111</pre></a></td><td class='covered-line'><pre>3.31M</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1112' href='#L1112'><pre>1112</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1113' href='#L1113'><pre>1113</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Emit all of the actual operands of this instruction, adding them to the</pre></td></tr><tr><td class='line-number'><a name='L1114' href='#L1114'><pre>1114</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // instruction as appropriate.</pre></td></tr><tr><td class='line-number'><a name='L1115' href='#L1115'><pre>1115</pre></a></td><td class='covered-line'><pre>4.61M</pre></td><td class='code'><pre>  bool HasOptPRefs = NumDefs &gt; NumResults;</pre></td></tr><tr><td class='line-number'><a name='L1116' href='#L1116'><pre>1116</pre></a></td><td class='covered-line'><pre>4.61M</pre></td><td class='code'><pre>  assert((!HasOptPRefs || !HasPhysRegOuts) &amp;&amp;</pre></td></tr><tr><td class='line-number'><a name='L1117' href='#L1117'><pre>1117</pre></a></td><td class='covered-line'><pre>4.61M</pre></td><td class='code'><pre>         &quot;Unable to cope with optional defs and phys regs defs!&quot;);</pre></td></tr><tr><td class='line-number'><a name='L1118' href='#L1118'><pre>1118</pre></a></td><td class='covered-line'><pre>4.61M</pre></td><td class='code'><pre>  unsigned NumSkip = HasOptPRefs ? <div class='tooltip'>NumDefs - NumResults<span class='tooltip-content'>6.16k</span></div> : <div class='tooltip'>0<span class='tooltip-content'>4.61M</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1118' href='#L1118'><span>1118:22</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6.16k</span>, <span class='None'>False</span>: <span class='covered-line'>4.61M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1119' href='#L1119'><pre>1119</pre></a></td><td class='covered-line'><pre>18.4M</pre></td><td class='code'><pre>  for (unsigned i = NumSkip; i != NodeOperands; <div class='tooltip'>++i<span class='tooltip-content'>13.8M</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1119' href='#L1119'><span>1119:30</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>13.8M</span>, <span class='None'>False</span>: <span class='covered-line'>4.61M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1120' href='#L1120'><pre>1120</pre></a></td><td class='covered-line'><pre>13.8M</pre></td><td class='code'><pre>    AddOperand(MIB, Node-&gt;getOperand(i), i-NumSkip+NumDefs, &amp;II,</pre></td></tr><tr><td class='line-number'><a name='L1121' href='#L1121'><pre>1121</pre></a></td><td class='covered-line'><pre>13.8M</pre></td><td class='code'><pre>               VRBaseMap, /*IsDebug=*/false, IsClone, IsCloned);</pre></td></tr><tr><td class='line-number'><a name='L1122' href='#L1122'><pre>1122</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1123' href='#L1123'><pre>1123</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Add scratch registers as implicit def and early clobber</pre></td></tr><tr><td class='line-number'><a name='L1124' href='#L1124'><pre>1124</pre></a></td><td class='covered-line'><pre>4.61M</pre></td><td class='code'><pre>  if (ScratchRegs)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1124' href='#L1124'><span>1124:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>353</span>, <span class='None'>False</span>: <span class='covered-line'>4.61M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1125' href='#L1125'><pre>1125</pre></a></td><td class='covered-line'><pre>1.05k</pre></td><td class='code'><pre>    <div class='tooltip'>for (unsigned i = 0; <span class='tooltip-content'>353</span></div>ScratchRegs[i]; <div class='tooltip'>++i<span class='tooltip-content'>697</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1125' href='#L1125'><span>1125:26</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>697</span>, <span class='None'>False</span>: <span class='covered-line'>353</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1126' href='#L1126'><pre>1126</pre></a></td><td class='covered-line'><pre>697</pre></td><td class='code'><pre>      MIB.addReg(ScratchRegs[i], RegState::ImplicitDefine |</pre></td></tr><tr><td class='line-number'><a name='L1127' href='#L1127'><pre>1127</pre></a></td><td class='covered-line'><pre>697</pre></td><td class='code'><pre>                                 RegState::EarlyClobber);</pre></td></tr><tr><td class='line-number'><a name='L1128' href='#L1128'><pre>1128</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1129' href='#L1129'><pre>1129</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Set the memory reference descriptions of this instruction now that it is</pre></td></tr><tr><td class='line-number'><a name='L1130' href='#L1130'><pre>1130</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // part of the function.</pre></td></tr><tr><td class='line-number'><a name='L1131' href='#L1131'><pre>1131</pre></a></td><td class='covered-line'><pre>4.61M</pre></td><td class='code'><pre>  MIB.setMemRefs(cast&lt;MachineSDNode&gt;(Node)-&gt;memoperands());</pre></td></tr><tr><td class='line-number'><a name='L1132' href='#L1132'><pre>1132</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1133' href='#L1133'><pre>1133</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Set the CFI type.</pre></td></tr><tr><td class='line-number'><a name='L1134' href='#L1134'><pre>1134</pre></a></td><td class='covered-line'><pre>4.61M</pre></td><td class='code'><pre>  MIB-&gt;setCFIType(*MF, Node-&gt;getCFIType());</pre></td></tr><tr><td class='line-number'><a name='L1135' href='#L1135'><pre>1135</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1136' href='#L1136'><pre>1136</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Insert the instruction into position in the block. This needs to</pre></td></tr><tr><td class='line-number'><a name='L1137' href='#L1137'><pre>1137</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // happen before any custom inserter hook is called so that the</pre></td></tr><tr><td class='line-number'><a name='L1138' href='#L1138'><pre>1138</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // hook knows where in the block to insert the replacement code.</pre></td></tr><tr><td class='line-number'><a name='L1139' href='#L1139'><pre>1139</pre></a></td><td class='covered-line'><pre>4.61M</pre></td><td class='code'><pre>  MBB-&gt;insert(InsertPos, MIB);</pre></td></tr><tr><td class='line-number'><a name='L1140' href='#L1140'><pre>1140</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1141' href='#L1141'><pre>1141</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // The MachineInstr may also define physregs instead of virtregs.  These</pre></td></tr><tr><td class='line-number'><a name='L1142' href='#L1142'><pre>1142</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // physreg values can reach other instructions in different ways:</pre></td></tr><tr><td class='line-number'><a name='L1143' href='#L1143'><pre>1143</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //</pre></td></tr><tr><td class='line-number'><a name='L1144' href='#L1144'><pre>1144</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // 1. When there is a use of a Node value beyond the explicitly defined</pre></td></tr><tr><td class='line-number'><a name='L1145' href='#L1145'><pre>1145</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //    virtual registers, we emit a CopyFromReg for one of the implicitly</pre></td></tr><tr><td class='line-number'><a name='L1146' href='#L1146'><pre>1146</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //    defined physregs.  This only happens when HasPhysRegOuts is true.</pre></td></tr><tr><td class='line-number'><a name='L1147' href='#L1147'><pre>1147</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //</pre></td></tr><tr><td class='line-number'><a name='L1148' href='#L1148'><pre>1148</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // 2. A CopyFromReg reading a physreg may be glued to this instruction.</pre></td></tr><tr><td class='line-number'><a name='L1149' href='#L1149'><pre>1149</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //</pre></td></tr><tr><td class='line-number'><a name='L1150' href='#L1150'><pre>1150</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // 3. A glued instruction may implicitly use a physreg.</pre></td></tr><tr><td class='line-number'><a name='L1151' href='#L1151'><pre>1151</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //</pre></td></tr><tr><td class='line-number'><a name='L1152' href='#L1152'><pre>1152</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // 4. A glued instruction may use a RegisterSDNode operand.</pre></td></tr><tr><td class='line-number'><a name='L1153' href='#L1153'><pre>1153</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //</pre></td></tr><tr><td class='line-number'><a name='L1154' href='#L1154'><pre>1154</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Collect all the used physreg defs, and make sure that any unused physreg</pre></td></tr><tr><td class='line-number'><a name='L1155' href='#L1155'><pre>1155</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // defs are marked as dead.</pre></td></tr><tr><td class='line-number'><a name='L1156' href='#L1156'><pre>1156</pre></a></td><td class='covered-line'><pre>4.61M</pre></td><td class='code'><pre>  SmallVector&lt;Register, 8&gt; UsedRegs;</pre></td></tr><tr><td class='line-number'><a name='L1157' href='#L1157'><pre>1157</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1158' href='#L1158'><pre>1158</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Additional results must be physical register defs.</pre></td></tr><tr><td class='line-number'><a name='L1159' href='#L1159'><pre>1159</pre></a></td><td class='covered-line'><pre>4.61M</pre></td><td class='code'><pre>  if (HasPhysRegOuts) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1159' href='#L1159'><span>1159:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>387k</span>, <span class='None'>False</span>: <span class='covered-line'>4.23M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1160' href='#L1160'><pre>1160</pre></a></td><td class='covered-line'><pre>776k</pre></td><td class='code'><pre>    for (unsigned i = NumDefs; i &lt; NumResults; <div class='tooltip'>++i<span class='tooltip-content'>388k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1160' href='#L1160'><span>1160:32</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>388k</span>, <span class='None'>False</span>: <span class='covered-line'>387k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1161' href='#L1161'><pre>1161</pre></a></td><td class='covered-line'><pre>388k</pre></td><td class='code'><pre>      Register Reg = II.implicit_defs()[i - NumDefs];</pre></td></tr><tr><td class='line-number'><a name='L1162' href='#L1162'><pre>1162</pre></a></td><td class='covered-line'><pre>388k</pre></td><td class='code'><pre>      if (!Node-&gt;hasAnyUseOfValue(i))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1162' href='#L1162'><span>1162:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>319k</span>, <span class='None'>False</span>: <span class='covered-line'>69.4k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1163' href='#L1163'><pre>1163</pre></a></td><td class='covered-line'><pre>319k</pre></td><td class='code'><pre>        continue;</pre></td></tr><tr><td class='line-number'><a name='L1164' href='#L1164'><pre>1164</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // This implicitly defined physreg has a use.</pre></td></tr><tr><td class='line-number'><a name='L1165' href='#L1165'><pre>1165</pre></a></td><td class='covered-line'><pre>69.4k</pre></td><td class='code'><pre>      UsedRegs.push_back(Reg);</pre></td></tr><tr><td class='line-number'><a name='L1166' href='#L1166'><pre>1166</pre></a></td><td class='covered-line'><pre>69.4k</pre></td><td class='code'><pre>      EmitCopyFromReg(Node, i, IsClone, Reg, VRBaseMap);</pre></td></tr><tr><td class='line-number'><a name='L1167' href='#L1167'><pre>1167</pre></a></td><td class='covered-line'><pre>69.4k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1168' href='#L1168'><pre>1168</pre></a></td><td class='covered-line'><pre>387k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1169' href='#L1169'><pre>1169</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1170' href='#L1170'><pre>1170</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Scan the glue chain for any used physregs.</pre></td></tr><tr><td class='line-number'><a name='L1171' href='#L1171'><pre>1171</pre></a></td><td class='covered-line'><pre>4.61M</pre></td><td class='code'><pre>  if (Node-&gt;getValueType(Node-&gt;getNumValues()-1) == MVT::Glue) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1171' href='#L1171'><span>1171:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>342k</span>, <span class='None'>False</span>: <span class='covered-line'>4.27M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1172' href='#L1172'><pre>1172</pre></a></td><td class='covered-line'><pre>734k</pre></td><td class='code'><pre>    for (SDNode *F = Node-&gt;getGluedUser(); F; <div class='tooltip'>F = F-&gt;getGluedUser()<span class='tooltip-content'>392k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1172' href='#L1172'><span>1172:44</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>392k</span>, <span class='None'>False</span>: <span class='covered-line'>342k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1173' href='#L1173'><pre>1173</pre></a></td><td class='covered-line'><pre>392k</pre></td><td class='code'><pre>      if (F-&gt;getOpcode() == ISD::CopyFromReg) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1173' href='#L1173'><span>1173:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>130k</span>, <span class='None'>False</span>: <span class='covered-line'>262k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1174' href='#L1174'><pre>1174</pre></a></td><td class='covered-line'><pre>130k</pre></td><td class='code'><pre>        UsedRegs.push_back(cast&lt;RegisterSDNode&gt;(F-&gt;getOperand(1))-&gt;getReg());</pre></td></tr><tr><td class='line-number'><a name='L1175' href='#L1175'><pre>1175</pre></a></td><td class='covered-line'><pre>130k</pre></td><td class='code'><pre>        continue;</pre></td></tr><tr><td class='line-number'><a name='L1176' href='#L1176'><pre>1176</pre></a></td><td class='covered-line'><pre>262k</pre></td><td class='code'><pre>      } else if (F-&gt;getOpcode() == ISD::CopyToReg) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1176' href='#L1176'><span>1176:18</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.79k</span>, <span class='None'>False</span>: <span class='covered-line'>260k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1177' href='#L1177'><pre>1177</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // Skip CopyToReg nodes that are internal to the glue chain.</pre></td></tr><tr><td class='line-number'><a name='L1178' href='#L1178'><pre>1178</pre></a></td><td class='covered-line'><pre>1.79k</pre></td><td class='code'><pre>        continue;</pre></td></tr><tr><td class='line-number'><a name='L1179' href='#L1179'><pre>1179</pre></a></td><td class='covered-line'><pre>1.79k</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L1180' href='#L1180'><pre>1180</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Collect declared implicit uses.</pre></td></tr><tr><td class='line-number'><a name='L1181' href='#L1181'><pre>1181</pre></a></td><td class='covered-line'><pre>260k</pre></td><td class='code'><pre>      const MCInstrDesc &amp;MCID = TII-&gt;get(F-&gt;getMachineOpcode());</pre></td></tr><tr><td class='line-number'><a name='L1182' href='#L1182'><pre>1182</pre></a></td><td class='covered-line'><pre>260k</pre></td><td class='code'><pre>      append_range(UsedRegs, MCID.implicit_uses());</pre></td></tr><tr><td class='line-number'><a name='L1183' href='#L1183'><pre>1183</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // In addition to declared implicit uses, we must also check for</pre></td></tr><tr><td class='line-number'><a name='L1184' href='#L1184'><pre>1184</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // direct RegisterSDNode operands.</pre></td></tr><tr><td class='line-number'><a name='L1185' href='#L1185'><pre>1185</pre></a></td><td class='covered-line'><pre>1.53M</pre></td><td class='code'><pre>      for (unsigned i = 0, e = F-&gt;getNumOperands(); i != e; <div class='tooltip'>++i<span class='tooltip-content'>1.27M</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1185' href='#L1185'><span>1185:53</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.27M</span>, <span class='None'>False</span>: <span class='covered-line'>260k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1186' href='#L1186'><pre>1186</pre></a></td><td class='covered-line'><pre>1.27M</pre></td><td class='code'><pre>        if (RegisterSDNode *R = dyn_cast&lt;RegisterSDNode&gt;(F-&gt;getOperand(i))) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1186' href='#L1186'><span>1186:29</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>103k</span>, <span class='None'>False</span>: <span class='covered-line'>1.17M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1187' href='#L1187'><pre>1187</pre></a></td><td class='covered-line'><pre>103k</pre></td><td class='code'><pre>          Register Reg = R-&gt;getReg();</pre></td></tr><tr><td class='line-number'><a name='L1188' href='#L1188'><pre>1188</pre></a></td><td class='covered-line'><pre>103k</pre></td><td class='code'><pre>          if (Reg.isPhysical())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1188' href='#L1188'><span>1188:15</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>24.3k</span>, <span class='None'>False</span>: <span class='covered-line'>78.7k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1189' href='#L1189'><pre>1189</pre></a></td><td class='covered-line'><pre>24.3k</pre></td><td class='code'><pre>            UsedRegs.push_back(Reg);</pre></td></tr><tr><td class='line-number'><a name='L1190' href='#L1190'><pre>1190</pre></a></td><td class='covered-line'><pre>103k</pre></td><td class='code'><pre>        }</pre></td></tr><tr><td class='line-number'><a name='L1191' href='#L1191'><pre>1191</pre></a></td><td class='covered-line'><pre>260k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1192' href='#L1192'><pre>1192</pre></a></td><td class='covered-line'><pre>342k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1193' href='#L1193'><pre>1193</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1194' href='#L1194'><pre>1194</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Add rounding control registers as implicit def for function call.</pre></td></tr><tr><td class='line-number'><a name='L1195' href='#L1195'><pre>1195</pre></a></td><td class='covered-line'><pre>4.61M</pre></td><td class='code'><pre>  if (II.isCall() &amp;&amp; <div class='tooltip'>MF-&gt;getFunction().hasFnAttribute(Attribute::StrictFP)<span class='tooltip-content'>81.8k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1195' href='#L1195'><span>1195:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>81.8k</span>, <span class='None'>False</span>: <span class='covered-line'>4.53M</span>]
  Branch (<span class='line-number'><a name='L1195' href='#L1195'><span>1195:22</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4.60k</span>, <span class='None'>False</span>: <span class='covered-line'>77.2k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1195'><span>1195:7</span></a></span>) to (<span class='line-number'><a href='#L1195'><span>1195:75</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1195:7)
     Condition C2 --> (1195:22)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1196' href='#L1196'><pre>1196</pre></a></td><td class='covered-line'><pre>4.60k</pre></td><td class='code'><pre>    ArrayRef&lt;MCPhysReg&gt; RCRegs = TLI-&gt;getRoundingControlRegisters();</pre></td></tr><tr><td class='line-number'><a name='L1197' href='#L1197'><pre>1197</pre></a></td><td class='covered-line'><pre>4.60k</pre></td><td class='code'><pre>    for (MCPhysReg Reg : RCRegs)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1197' href='#L1197'><span>1197:24</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.61k</span>, <span class='None'>False</span>: <span class='covered-line'>4.60k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1198' href='#L1198'><pre>1198</pre></a></td><td class='covered-line'><pre>3.61k</pre></td><td class='code'><pre>      UsedRegs.push_back(Reg);</pre></td></tr><tr><td class='line-number'><a name='L1199' href='#L1199'><pre>1199</pre></a></td><td class='covered-line'><pre>4.60k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1200' href='#L1200'><pre>1200</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1201' href='#L1201'><pre>1201</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Finally mark unused registers as dead.</pre></td></tr><tr><td class='line-number'><a name='L1202' href='#L1202'><pre>1202</pre></a></td><td class='covered-line'><pre>4.61M</pre></td><td class='code'><pre>  if (!UsedRegs.empty() || <div class='tooltip'>!II.implicit_defs().empty()<span class='tooltip-content'>4.38M</span></div> || <div class='tooltip'>II.hasOptionalDef()<span class='tooltip-content'>4.05M</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1202' href='#L1202'><span>1202:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>599k</span>, <span class='None'>False</span>: <span class='covered-line'>4.02M</span>]
  Branch (<span class='line-number'><a name='L1202' href='#L1202'><span>1202:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>238k</span>, <span class='None'>False</span>: <span class='covered-line'>4.38M</span>]
  Branch (<span class='line-number'><a name='L1202' href='#L1202'><span>1202:28</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>328k</span>, <span class='None'>False</span>: <span class='covered-line'>4.05M</span>]
  Branch (<span class='line-number'><a name='L1202' href='#L1202'><span>1202:59</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>32.2k</span>, <span class='None'>False</span>: <span class='covered-line'>4.02M</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1202'><span>1202:7</span></a></span>) to (<span class='line-number'><a href='#L1202'><span>1202:78</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (1202:7)
     Condition C2 --> (1202:28)
     Condition C3 --> (1202:59)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  F,  F  = F      }
  2 { T,  -,  -  = T      }
  3 { F,  F,  T  = T      }
  4 { F,  T,  -  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,4)
  C3-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1203' href='#L1203'><pre>1203</pre></a></td><td class='covered-line'><pre>599k</pre></td><td class='code'><pre>    MIB-&gt;setPhysRegsDeadExcept(UsedRegs, *TRI);</pre></td></tr><tr><td class='line-number'><a name='L1204' href='#L1204'><pre>1204</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1205' href='#L1205'><pre>1205</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // STATEPOINT is too &apos;dynamic&apos; to have meaningful machine description.</pre></td></tr><tr><td class='line-number'><a name='L1206' href='#L1206'><pre>1206</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // We have to manually tie operands.</pre></td></tr><tr><td class='line-number'><a name='L1207' href='#L1207'><pre>1207</pre></a></td><td class='covered-line'><pre>4.61M</pre></td><td class='code'><pre>  if (Opc == TargetOpcode::STATEPOINT &amp;&amp; <div class='tooltip'>NumDefs &gt; 0<span class='tooltip-content'>273</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1207' href='#L1207'><span>1207:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>273</span>, <span class='None'>False</span>: <span class='covered-line'>4.61M</span>]
  Branch (<span class='line-number'><a name='L1207' href='#L1207'><span>1207:42</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>53</span>, <span class='None'>False</span>: <span class='covered-line'>220</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1207'><span>1207:7</span></a></span>) to (<span class='line-number'><a href='#L1207'><span>1207:53</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1207:7)
     Condition C2 --> (1207:42)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1208' href='#L1208'><pre>1208</pre></a></td><td class='covered-line'><pre>53</pre></td><td class='code'><pre>    assert(!HasPhysRegOuts &amp;&amp; &quot;STATEPOINT mishandled&quot;);</pre></td></tr><tr><td class='line-number'><a name='L1209' href='#L1209'><pre>1209</pre></a></td><td class='covered-line'><pre>53</pre></td><td class='code'><pre>    MachineInstr *MI = MIB;</pre></td></tr><tr><td class='line-number'><a name='L1210' href='#L1210'><pre>1210</pre></a></td><td class='covered-line'><pre>53</pre></td><td class='code'><pre>    unsigned Def = 0;</pre></td></tr><tr><td class='line-number'><a name='L1211' href='#L1211'><pre>1211</pre></a></td><td class='covered-line'><pre>53</pre></td><td class='code'><pre>    int First = StatepointOpers(MI).getFirstGCPtrIdx();</pre></td></tr><tr><td class='line-number'><a name='L1212' href='#L1212'><pre>1212</pre></a></td><td class='covered-line'><pre>53</pre></td><td class='code'><pre>    assert(First &gt; 0 &amp;&amp; &quot;Statepoint has Defs but no GC ptr list&quot;);</pre></td></tr><tr><td class='line-number'><a name='L1213' href='#L1213'><pre>1213</pre></a></td><td class='covered-line'><pre>53</pre></td><td class='code'><pre>    unsigned Use = (unsigned)First;</pre></td></tr><tr><td class='line-number'><a name='L1214' href='#L1214'><pre>1214</pre></a></td><td class='covered-line'><pre>167</pre></td><td class='code'><pre>    while (Def &lt; NumDefs) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1214' href='#L1214'><span>1214:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>114</span>, <span class='None'>False</span>: <span class='covered-line'>53</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1215' href='#L1215'><pre>1215</pre></a></td><td class='covered-line'><pre>114</pre></td><td class='code'><pre>      if (MI-&gt;getOperand(Use).isReg())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1215' href='#L1215'><span>1215:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>110</span>, <span class='None'>False</span>: <span class='covered-line'>4</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1216' href='#L1216'><pre>1216</pre></a></td><td class='covered-line'><pre>110</pre></td><td class='code'><pre>        MI-&gt;tieOperands(Def++, Use);</pre></td></tr><tr><td class='line-number'><a name='L1217' href='#L1217'><pre>1217</pre></a></td><td class='covered-line'><pre>114</pre></td><td class='code'><pre>      Use = StackMaps::getNextMetaArgIdx(MI, Use);</pre></td></tr><tr><td class='line-number'><a name='L1218' href='#L1218'><pre>1218</pre></a></td><td class='covered-line'><pre>114</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1219' href='#L1219'><pre>1219</pre></a></td><td class='covered-line'><pre>53</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1220' href='#L1220'><pre>1220</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1221' href='#L1221'><pre>1221</pre></a></td><td class='covered-line'><pre>4.61M</pre></td><td class='code'><pre>  if (SDNode *GluedNode = Node-&gt;getGluedNode()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1221' href='#L1221'><span>1221:15</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>822k</span>, <span class='None'>False</span>: <span class='covered-line'>3.79M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1222' href='#L1222'><pre>1222</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // FIXME: Possibly iterate over multiple glue nodes?</pre></td></tr><tr><td class='line-number'><a name='L1223' href='#L1223'><pre>1223</pre></a></td><td class='covered-line'><pre>822k</pre></td><td class='code'><pre>    if (GluedNode-&gt;getOpcode() ==</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1223' href='#L1223'><span>1223:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>14</span>, <span class='None'>False</span>: <span class='covered-line'>822k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1224' href='#L1224'><pre>1224</pre></a></td><td class='covered-line'><pre>822k</pre></td><td class='code'><pre>        ~(unsigned)TargetOpcode::CONVERGENCECTRL_GLUE) {</pre></td></tr><tr><td class='line-number'><a name='L1225' href='#L1225'><pre>1225</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>      Register VReg = getVR(GluedNode-&gt;getOperand(0), VRBaseMap);</pre></td></tr><tr><td class='line-number'><a name='L1226' href='#L1226'><pre>1226</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>      MachineOperand MO = MachineOperand::CreateReg(VReg, /*isDef=*/false,</pre></td></tr><tr><td class='line-number'><a name='L1227' href='#L1227'><pre>1227</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>                                                    /*isImp=*/true);</pre></td></tr><tr><td class='line-number'><a name='L1228' href='#L1228'><pre>1228</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>      MIB-&gt;addOperand(MO);</pre></td></tr><tr><td class='line-number'><a name='L1229' href='#L1229'><pre>1229</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1230' href='#L1230'><pre>1230</pre></a></td><td class='covered-line'><pre>822k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1231' href='#L1231'><pre>1231</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1232' href='#L1232'><pre>1232</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Run post-isel target hook to adjust this instruction if needed.</pre></td></tr><tr><td class='line-number'><a name='L1233' href='#L1233'><pre>1233</pre></a></td><td class='covered-line'><pre>4.61M</pre></td><td class='code'><pre>  if (II.hasPostISelHook())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1233' href='#L1233'><span>1233:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>292k</span>, <span class='None'>False</span>: <span class='covered-line'>4.32M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1234' href='#L1234'><pre>1234</pre></a></td><td class='covered-line'><pre>292k</pre></td><td class='code'><pre>    TLI-&gt;AdjustInstrPostInstrSelection(*MIB, Node);</pre></td></tr><tr><td class='line-number'><a name='L1235' href='#L1235'><pre>1235</pre></a></td><td class='covered-line'><pre>4.61M</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1236' href='#L1236'><pre>1236</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1237' href='#L1237'><pre>1237</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// EmitSpecialNode - Generate machine code for a target-independent node and</pre></td></tr><tr><td class='line-number'><a name='L1238' href='#L1238'><pre>1238</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// needed dependencies.</pre></td></tr><tr><td class='line-number'><a name='L1239' href='#L1239'><pre>1239</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void InstrEmitter::</pre></td></tr><tr><td class='line-number'><a name='L1240' href='#L1240'><pre>1240</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>EmitSpecialNode(SDNode *Node, bool IsClone, bool IsCloned,</pre></td></tr><tr><td class='line-number'><a name='L1241' href='#L1241'><pre>1241</pre></a></td><td class='covered-line'><pre>2.79M</pre></td><td class='code'><pre>                DenseMap&lt;SDValue, Register&gt; &amp;VRBaseMap) {</pre></td></tr><tr><td class='line-number'><a name='L1242' href='#L1242'><pre>1242</pre></a></td><td class='covered-line'><pre>2.79M</pre></td><td class='code'><pre>  switch (Node-&gt;getOpcode()) {</pre></td></tr><tr><td class='line-number'><a name='L1243' href='#L1243'><pre>1243</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>default:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1243' href='#L1243'><span>1243:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>2.79M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1244' href='#L1244'><pre>1244</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>#ifndef NDEBUG</span></pre></td></tr><tr><td class='line-number'><a name='L1245' href='#L1245'><pre>1245</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    Node-&gt;dump();</span></pre></td></tr><tr><td class='line-number'><a name='L1246' href='#L1246'><pre>1246</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>#endif</span></pre></td></tr><tr><td class='line-number'><a name='L1247' href='#L1247'><pre>1247</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>llvm_unreachable</span><span class='red'>(&quot;This target-independent node should have been selected!&quot;);</span></pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>::llvm::llvm_unreachable_internal(msg, __FILE__, __LINE__)</span></pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L1248' href='#L1248'><pre>1248</pre></a></td><td class='covered-line'><pre>26</pre></td><td class='code'><pre><span class='red'>  </span>case ISD::EntryToken:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1248' href='#L1248'><span>1248:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>26</span>, <span class='None'>False</span>: <span class='covered-line'>2.79M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1249' href='#L1249'><pre>1249</pre></a></td><td class='covered-line'><pre>26</pre></td><td class='code'><pre>  case ISD::MERGE_VALUES:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1249' href='#L1249'><span>1249:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>2.79M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1250' href='#L1250'><pre>1250</pre></a></td><td class='covered-line'><pre>177k</pre></td><td class='code'><pre>  case ISD::TokenFactor: // fall thru</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1250' href='#L1250'><span>1250:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>177k</span>, <span class='None'>False</span>: <span class='covered-line'>2.62M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1251' href='#L1251'><pre>1251</pre></a></td><td class='covered-line'><pre>177k</pre></td><td class='code'><pre>    break;</pre></td></tr><tr><td class='line-number'><a name='L1252' href='#L1252'><pre>1252</pre></a></td><td class='covered-line'><pre>1.01M</pre></td><td class='code'><pre>  case ISD::CopyToReg: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1252' href='#L1252'><span>1252:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.01M</span>, <span class='None'>False</span>: <span class='covered-line'>1.78M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1253' href='#L1253'><pre>1253</pre></a></td><td class='covered-line'><pre>1.01M</pre></td><td class='code'><pre>    Register DestReg = cast&lt;RegisterSDNode&gt;(Node-&gt;getOperand(1))-&gt;getReg();</pre></td></tr><tr><td class='line-number'><a name='L1254' href='#L1254'><pre>1254</pre></a></td><td class='covered-line'><pre>1.01M</pre></td><td class='code'><pre>    SDValue SrcVal = Node-&gt;getOperand(2);</pre></td></tr><tr><td class='line-number'><a name='L1255' href='#L1255'><pre>1255</pre></a></td><td class='covered-line'><pre>1.01M</pre></td><td class='code'><pre>    if (DestReg.isVirtual() &amp;&amp; <div class='tooltip'>SrcVal.isMachineOpcode()<span class='tooltip-content'>181k</span></div> &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1255' href='#L1255'><span>1255:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>181k</span>, <span class='None'>False</span>: <span class='covered-line'>835k</span>]
  Branch (<span class='line-number'><a name='L1255' href='#L1255'><span>1255:32</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>136k</span>, <span class='None'>False</span>: <span class='covered-line'>44.4k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1256' href='#L1256'><pre>1256</pre></a></td><td class='covered-line'><pre>1.01M</pre></td><td class='code'><pre>        <div class='tooltip'>SrcVal.getMachineOpcode() == TargetOpcode::IMPLICIT_DEF<span class='tooltip-content'>136k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1256' href='#L1256'><span>1256:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.55k</span>, <span class='None'>False</span>: <span class='covered-line'>134k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1255'><span>1255:9</span></a></span>) to (<span class='line-number'><a href='#L1255'><span>1256:64</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (1255:9)
     Condition C2 --> (1255:32)
     Condition C3 --> (1256:9)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  -,  -  = F      }
  2 { T,  F,  -  = F      }
  3 { T,  T,  F  = F      }
  4 { T,  T,  T  = T      }

  C1-Pair: covered: (1,4)
  C2-Pair: covered: (2,4)
  C3-Pair: covered: (3,4)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1257' href='#L1257'><pre>1257</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Instead building a COPY to that vreg destination, build an</pre></td></tr><tr><td class='line-number'><a name='L1258' href='#L1258'><pre>1258</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // IMPLICIT_DEF instruction instead.</pre></td></tr><tr><td class='line-number'><a name='L1259' href='#L1259'><pre>1259</pre></a></td><td class='covered-line'><pre>2.55k</pre></td><td class='code'><pre>      BuildMI(*MBB, InsertPos, Node-&gt;getDebugLoc(),</pre></td></tr><tr><td class='line-number'><a name='L1260' href='#L1260'><pre>1260</pre></a></td><td class='covered-line'><pre>2.55k</pre></td><td class='code'><pre>              TII-&gt;get(TargetOpcode::IMPLICIT_DEF), DestReg);</pre></td></tr><tr><td class='line-number'><a name='L1261' href='#L1261'><pre>1261</pre></a></td><td class='covered-line'><pre>2.55k</pre></td><td class='code'><pre>      break;</pre></td></tr><tr><td class='line-number'><a name='L1262' href='#L1262'><pre>1262</pre></a></td><td class='covered-line'><pre>2.55k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1263' href='#L1263'><pre>1263</pre></a></td><td class='covered-line'><pre>1.01M</pre></td><td class='code'><pre>    Register SrcReg;</pre></td></tr><tr><td class='line-number'><a name='L1264' href='#L1264'><pre>1264</pre></a></td><td class='covered-line'><pre>1.01M</pre></td><td class='code'><pre>    if (RegisterSDNode *R = dyn_cast&lt;RegisterSDNode&gt;(SrcVal))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1264' href='#L1264'><span>1264:25</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.23k</span>, <span class='None'>False</span>: <span class='covered-line'>1.01M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1265' href='#L1265'><pre>1265</pre></a></td><td class='covered-line'><pre>2.23k</pre></td><td class='code'><pre>      SrcReg = R-&gt;getReg();</pre></td></tr><tr><td class='line-number'><a name='L1266' href='#L1266'><pre>1266</pre></a></td><td class='covered-line'><pre>1.01M</pre></td><td class='code'><pre>    else</pre></td></tr><tr><td class='line-number'><a name='L1267' href='#L1267'><pre>1267</pre></a></td><td class='covered-line'><pre>1.01M</pre></td><td class='code'><pre>      SrcReg = getVR(SrcVal, VRBaseMap);</pre></td></tr><tr><td class='line-number'><a name='L1268' href='#L1268'><pre>1268</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1269' href='#L1269'><pre>1269</pre></a></td><td class='covered-line'><pre>1.01M</pre></td><td class='code'><pre>    if (SrcReg == DestReg) // Coalesced away the copy? Ignore.</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1269' href='#L1269'><span>1269:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>161k</span>, <span class='None'>False</span>: <span class='covered-line'>853k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1270' href='#L1270'><pre>1270</pre></a></td><td class='covered-line'><pre>161k</pre></td><td class='code'><pre>      break;</pre></td></tr><tr><td class='line-number'><a name='L1271' href='#L1271'><pre>1271</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1272' href='#L1272'><pre>1272</pre></a></td><td class='covered-line'><pre>853k</pre></td><td class='code'><pre>    BuildMI(*MBB, InsertPos, Node-&gt;getDebugLoc(), TII-&gt;get(TargetOpcode::COPY),</pre></td></tr><tr><td class='line-number'><a name='L1273' href='#L1273'><pre>1273</pre></a></td><td class='covered-line'><pre>853k</pre></td><td class='code'><pre>            DestReg).addReg(SrcReg);</pre></td></tr><tr><td class='line-number'><a name='L1274' href='#L1274'><pre>1274</pre></a></td><td class='covered-line'><pre>853k</pre></td><td class='code'><pre>    break;</pre></td></tr><tr><td class='line-number'><a name='L1275' href='#L1275'><pre>1275</pre></a></td><td class='covered-line'><pre>1.01M</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1276' href='#L1276'><pre>1276</pre></a></td><td class='covered-line'><pre>1.52M</pre></td><td class='code'><pre>  case ISD::CopyFromReg: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1276' href='#L1276'><span>1276:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.52M</span>, <span class='None'>False</span>: <span class='covered-line'>1.27M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1277' href='#L1277'><pre>1277</pre></a></td><td class='covered-line'><pre>1.52M</pre></td><td class='code'><pre>    unsigned SrcReg = cast&lt;RegisterSDNode&gt;(Node-&gt;getOperand(1))-&gt;getReg();</pre></td></tr><tr><td class='line-number'><a name='L1278' href='#L1278'><pre>1278</pre></a></td><td class='covered-line'><pre>1.52M</pre></td><td class='code'><pre>    EmitCopyFromReg(Node, 0, IsClone, SrcReg, VRBaseMap);</pre></td></tr><tr><td class='line-number'><a name='L1279' href='#L1279'><pre>1279</pre></a></td><td class='covered-line'><pre>1.52M</pre></td><td class='code'><pre>    break;</pre></td></tr><tr><td class='line-number'><a name='L1280' href='#L1280'><pre>1280</pre></a></td><td class='covered-line'><pre>1.01M</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1281' href='#L1281'><pre>1281</pre></a></td><td class='covered-line'><pre>2.77k</pre></td><td class='code'><pre>  case ISD::EH_LABEL:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1281' href='#L1281'><span>1281:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.77k</span>, <span class='None'>False</span>: <span class='covered-line'>2.79M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1282' href='#L1282'><pre>1282</pre></a></td><td class='covered-line'><pre>2.78k</pre></td><td class='code'><pre>  case ISD::ANNOTATION_LABEL: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1282' href='#L1282'><span>1282:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8</span>, <span class='None'>False</span>: <span class='covered-line'>2.79M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1283' href='#L1283'><pre>1283</pre></a></td><td class='covered-line'><pre>2.78k</pre></td><td class='code'><pre>    unsigned Opc = (Node-&gt;getOpcode() == ISD::EH_LABEL)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1283' href='#L1283'><span>1283:20</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.77k</span>, <span class='None'>False</span>: <span class='covered-line'>8</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1284' href='#L1284'><pre>1284</pre></a></td><td class='covered-line'><pre>2.78k</pre></td><td class='code'><pre>                       ? <div class='tooltip'>TargetOpcode::EH_LABEL<span class='tooltip-content'>2.77k</span></div></pre></td></tr><tr><td class='line-number'><a name='L1285' href='#L1285'><pre>1285</pre></a></td><td class='covered-line'><pre>2.78k</pre></td><td class='code'><pre>                       : <div class='tooltip'>TargetOpcode::ANNOTATION_LABEL<span class='tooltip-content'>8</span></div>;</pre></td></tr><tr><td class='line-number'><a name='L1286' href='#L1286'><pre>1286</pre></a></td><td class='covered-line'><pre>2.78k</pre></td><td class='code'><pre>    MCSymbol *S = cast&lt;LabelSDNode&gt;(Node)-&gt;getLabel();</pre></td></tr><tr><td class='line-number'><a name='L1287' href='#L1287'><pre>1287</pre></a></td><td class='covered-line'><pre>2.78k</pre></td><td class='code'><pre>    BuildMI(*MBB, InsertPos, Node-&gt;getDebugLoc(),</pre></td></tr><tr><td class='line-number'><a name='L1288' href='#L1288'><pre>1288</pre></a></td><td class='covered-line'><pre>2.78k</pre></td><td class='code'><pre>            TII-&gt;get(Opc)).addSym(S);</pre></td></tr><tr><td class='line-number'><a name='L1289' href='#L1289'><pre>1289</pre></a></td><td class='covered-line'><pre>2.78k</pre></td><td class='code'><pre>    break;</pre></td></tr><tr><td class='line-number'><a name='L1290' href='#L1290'><pre>1290</pre></a></td><td class='covered-line'><pre>2.77k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1291' href='#L1291'><pre>1291</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1292' href='#L1292'><pre>1292</pre></a></td><td class='covered-line'><pre>12.4k</pre></td><td class='code'><pre>  case ISD::LIFETIME_START:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1292' href='#L1292'><span>1292:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12.4k</span>, <span class='None'>False</span>: <span class='covered-line'>2.78M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1293' href='#L1293'><pre>1293</pre></a></td><td class='covered-line'><pre>24.9k</pre></td><td class='code'><pre>  case ISD::LIFETIME_END: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1293' href='#L1293'><span>1293:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12.4k</span>, <span class='None'>False</span>: <span class='covered-line'>2.78M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1294' href='#L1294'><pre>1294</pre></a></td><td class='covered-line'><pre>24.9k</pre></td><td class='code'><pre>    unsigned TarOp = (Node-&gt;getOpcode() == ISD::LIFETIME_START)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1294' href='#L1294'><span>1294:22</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12.4k</span>, <span class='None'>False</span>: <span class='covered-line'>12.4k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1295' href='#L1295'><pre>1295</pre></a></td><td class='covered-line'><pre>24.9k</pre></td><td class='code'><pre>                         ? <div class='tooltip'>TargetOpcode::LIFETIME_START<span class='tooltip-content'>12.4k</span></div></pre></td></tr><tr><td class='line-number'><a name='L1296' href='#L1296'><pre>1296</pre></a></td><td class='covered-line'><pre>24.9k</pre></td><td class='code'><pre>                         : <div class='tooltip'>TargetOpcode::LIFETIME_END<span class='tooltip-content'>12.4k</span></div>;</pre></td></tr><tr><td class='line-number'><a name='L1297' href='#L1297'><pre>1297</pre></a></td><td class='covered-line'><pre>24.9k</pre></td><td class='code'><pre>    auto *FI = cast&lt;FrameIndexSDNode&gt;(Node-&gt;getOperand(1));</pre></td></tr><tr><td class='line-number'><a name='L1298' href='#L1298'><pre>1298</pre></a></td><td class='covered-line'><pre>24.9k</pre></td><td class='code'><pre>    BuildMI(*MBB, InsertPos, Node-&gt;getDebugLoc(), TII-&gt;get(TarOp))</pre></td></tr><tr><td class='line-number'><a name='L1299' href='#L1299'><pre>1299</pre></a></td><td class='covered-line'><pre>24.9k</pre></td><td class='code'><pre>    .addFrameIndex(FI-&gt;getIndex());</pre></td></tr><tr><td class='line-number'><a name='L1300' href='#L1300'><pre>1300</pre></a></td><td class='covered-line'><pre>24.9k</pre></td><td class='code'><pre>    break;</pre></td></tr><tr><td class='line-number'><a name='L1301' href='#L1301'><pre>1301</pre></a></td><td class='covered-line'><pre>12.4k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1302' href='#L1302'><pre>1302</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1303' href='#L1303'><pre>1303</pre></a></td><td class='covered-line'><pre>135</pre></td><td class='code'><pre>  case ISD::PSEUDO_PROBE: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1303' href='#L1303'><span>1303:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>135</span>, <span class='None'>False</span>: <span class='covered-line'>2.79M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1304' href='#L1304'><pre>1304</pre></a></td><td class='covered-line'><pre>135</pre></td><td class='code'><pre>    unsigned TarOp = TargetOpcode::PSEUDO_PROBE;</pre></td></tr><tr><td class='line-number'><a name='L1305' href='#L1305'><pre>1305</pre></a></td><td class='covered-line'><pre>135</pre></td><td class='code'><pre>    auto Guid = cast&lt;PseudoProbeSDNode&gt;(Node)-&gt;getGuid();</pre></td></tr><tr><td class='line-number'><a name='L1306' href='#L1306'><pre>1306</pre></a></td><td class='covered-line'><pre>135</pre></td><td class='code'><pre>    auto Index = cast&lt;PseudoProbeSDNode&gt;(Node)-&gt;getIndex();</pre></td></tr><tr><td class='line-number'><a name='L1307' href='#L1307'><pre>1307</pre></a></td><td class='covered-line'><pre>135</pre></td><td class='code'><pre>    auto Attr = cast&lt;PseudoProbeSDNode&gt;(Node)-&gt;getAttributes();</pre></td></tr><tr><td class='line-number'><a name='L1308' href='#L1308'><pre>1308</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1309' href='#L1309'><pre>1309</pre></a></td><td class='covered-line'><pre>135</pre></td><td class='code'><pre>    BuildMI(*MBB, InsertPos, Node-&gt;getDebugLoc(), TII-&gt;get(TarOp))</pre></td></tr><tr><td class='line-number'><a name='L1310' href='#L1310'><pre>1310</pre></a></td><td class='covered-line'><pre>135</pre></td><td class='code'><pre>        .addImm(Guid)</pre></td></tr><tr><td class='line-number'><a name='L1311' href='#L1311'><pre>1311</pre></a></td><td class='covered-line'><pre>135</pre></td><td class='code'><pre>        .addImm(Index)</pre></td></tr><tr><td class='line-number'><a name='L1312' href='#L1312'><pre>1312</pre></a></td><td class='covered-line'><pre>135</pre></td><td class='code'><pre>        .addImm((uint8_t)PseudoProbeType::Block)</pre></td></tr><tr><td class='line-number'><a name='L1313' href='#L1313'><pre>1313</pre></a></td><td class='covered-line'><pre>135</pre></td><td class='code'><pre>        .addImm(Attr);</pre></td></tr><tr><td class='line-number'><a name='L1314' href='#L1314'><pre>1314</pre></a></td><td class='covered-line'><pre>135</pre></td><td class='code'><pre>    break;</pre></td></tr><tr><td class='line-number'><a name='L1315' href='#L1315'><pre>1315</pre></a></td><td class='covered-line'><pre>12.4k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1316' href='#L1316'><pre>1316</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1317' href='#L1317'><pre>1317</pre></a></td><td class='covered-line'><pre>52.1k</pre></td><td class='code'><pre>  case ISD::INLINEASM:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1317' href='#L1317'><span>1317:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>52.1k</span>, <span class='None'>False</span>: <span class='covered-line'>2.74M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1318' href='#L1318'><pre>1318</pre></a></td><td class='covered-line'><pre>52.3k</pre></td><td class='code'><pre>  case ISD::INLINEASM_BR: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1318' href='#L1318'><span>1318:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>156</span>, <span class='None'>False</span>: <span class='covered-line'>2.79M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1319' href='#L1319'><pre>1319</pre></a></td><td class='covered-line'><pre>52.3k</pre></td><td class='code'><pre>    unsigned NumOps = Node-&gt;getNumOperands();</pre></td></tr><tr><td class='line-number'><a name='L1320' href='#L1320'><pre>1320</pre></a></td><td class='covered-line'><pre>52.3k</pre></td><td class='code'><pre>    if (Node-&gt;getOperand(NumOps-1).getValueType() == MVT::Glue)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1320' href='#L1320'><span>1320:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>17.2k</span>, <span class='None'>False</span>: <span class='covered-line'>35.0k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1321' href='#L1321'><pre>1321</pre></a></td><td class='covered-line'><pre>17.2k</pre></td><td class='code'><pre>      --NumOps;  // Ignore the glue operand.</pre></td></tr><tr><td class='line-number'><a name='L1322' href='#L1322'><pre>1322</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1323' href='#L1323'><pre>1323</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Create the inline asm machine instruction.</pre></td></tr><tr><td class='line-number'><a name='L1324' href='#L1324'><pre>1324</pre></a></td><td class='covered-line'><pre>52.3k</pre></td><td class='code'><pre>    unsigned TgtOpc = Node-&gt;getOpcode() == ISD::INLINEASM_BR</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1324' href='#L1324'><span>1324:23</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>156</span>, <span class='None'>False</span>: <span class='covered-line'>52.1k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1325' href='#L1325'><pre>1325</pre></a></td><td class='covered-line'><pre>52.3k</pre></td><td class='code'><pre>                          ? <div class='tooltip'>TargetOpcode::INLINEASM_BR<span class='tooltip-content'>156</span></div></pre></td></tr><tr><td class='line-number'><a name='L1326' href='#L1326'><pre>1326</pre></a></td><td class='covered-line'><pre>52.3k</pre></td><td class='code'><pre>                          : <div class='tooltip'>TargetOpcode::INLINEASM<span class='tooltip-content'>52.1k</span></div>;</pre></td></tr><tr><td class='line-number'><a name='L1327' href='#L1327'><pre>1327</pre></a></td><td class='covered-line'><pre>52.3k</pre></td><td class='code'><pre>    MachineInstrBuilder MIB =</pre></td></tr><tr><td class='line-number'><a name='L1328' href='#L1328'><pre>1328</pre></a></td><td class='covered-line'><pre>52.3k</pre></td><td class='code'><pre>        BuildMI(*MF, Node-&gt;getDebugLoc(), TII-&gt;get(TgtOpc));</pre></td></tr><tr><td class='line-number'><a name='L1329' href='#L1329'><pre>1329</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1330' href='#L1330'><pre>1330</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Add the asm string as an external symbol operand.</pre></td></tr><tr><td class='line-number'><a name='L1331' href='#L1331'><pre>1331</pre></a></td><td class='covered-line'><pre>52.3k</pre></td><td class='code'><pre>    SDValue AsmStrV = Node-&gt;getOperand(InlineAsm::Op_AsmString);</pre></td></tr><tr><td class='line-number'><a name='L1332' href='#L1332'><pre>1332</pre></a></td><td class='covered-line'><pre>52.3k</pre></td><td class='code'><pre>    const char *AsmStr = cast&lt;ExternalSymbolSDNode&gt;(AsmStrV)-&gt;getSymbol();</pre></td></tr><tr><td class='line-number'><a name='L1333' href='#L1333'><pre>1333</pre></a></td><td class='covered-line'><pre>52.3k</pre></td><td class='code'><pre>    MIB.addExternalSymbol(AsmStr);</pre></td></tr><tr><td class='line-number'><a name='L1334' href='#L1334'><pre>1334</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1335' href='#L1335'><pre>1335</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Add the HasSideEffect, isAlignStack, AsmDialect, MayLoad and MayStore</pre></td></tr><tr><td class='line-number'><a name='L1336' href='#L1336'><pre>1336</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // bits.</pre></td></tr><tr><td class='line-number'><a name='L1337' href='#L1337'><pre>1337</pre></a></td><td class='covered-line'><pre>52.3k</pre></td><td class='code'><pre>    int64_t ExtraInfo =</pre></td></tr><tr><td class='line-number'><a name='L1338' href='#L1338'><pre>1338</pre></a></td><td class='covered-line'><pre>52.3k</pre></td><td class='code'><pre>      cast&lt;ConstantSDNode&gt;(Node-&gt;getOperand(InlineAsm::Op_ExtraInfo))-&gt;</pre></td></tr><tr><td class='line-number'><a name='L1339' href='#L1339'><pre>1339</pre></a></td><td class='covered-line'><pre>52.3k</pre></td><td class='code'><pre>                          getZExtValue();</pre></td></tr><tr><td class='line-number'><a name='L1340' href='#L1340'><pre>1340</pre></a></td><td class='covered-line'><pre>52.3k</pre></td><td class='code'><pre>    MIB.addImm(ExtraInfo);</pre></td></tr><tr><td class='line-number'><a name='L1341' href='#L1341'><pre>1341</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1342' href='#L1342'><pre>1342</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Remember to operand index of the group flags.</pre></td></tr><tr><td class='line-number'><a name='L1343' href='#L1343'><pre>1343</pre></a></td><td class='covered-line'><pre>52.3k</pre></td><td class='code'><pre>    SmallVector&lt;unsigned, 8&gt; GroupIdx;</pre></td></tr><tr><td class='line-number'><a name='L1344' href='#L1344'><pre>1344</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1345' href='#L1345'><pre>1345</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Remember registers that are part of early-clobber defs.</pre></td></tr><tr><td class='line-number'><a name='L1346' href='#L1346'><pre>1346</pre></a></td><td class='covered-line'><pre>52.3k</pre></td><td class='code'><pre>    SmallVector&lt;unsigned, 8&gt; ECRegs;</pre></td></tr><tr><td class='line-number'><a name='L1347' href='#L1347'><pre>1347</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1348' href='#L1348'><pre>1348</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Add all of the operand registers to the instruction.</pre></td></tr><tr><td class='line-number'><a name='L1349' href='#L1349'><pre>1349</pre></a></td><td class='covered-line'><pre>208k</pre></td><td class='code'><pre>    for (unsigned i = InlineAsm::Op_FirstOperand; i != NumOps;) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1349' href='#L1349'><span>1349:51</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>156k</span>, <span class='None'>False</span>: <span class='covered-line'>52.3k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1350' href='#L1350'><pre>1350</pre></a></td><td class='covered-line'><pre>156k</pre></td><td class='code'><pre>      unsigned Flags = Node-&gt;getConstantOperandVal(i);</pre></td></tr><tr><td class='line-number'><a name='L1351' href='#L1351'><pre>1351</pre></a></td><td class='covered-line'><pre>156k</pre></td><td class='code'><pre>      const InlineAsm::Flag F(Flags);</pre></td></tr><tr><td class='line-number'><a name='L1352' href='#L1352'><pre>1352</pre></a></td><td class='covered-line'><pre>156k</pre></td><td class='code'><pre>      const unsigned NumVals = F.getNumOperandRegisters();</pre></td></tr><tr><td class='line-number'><a name='L1353' href='#L1353'><pre>1353</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1354' href='#L1354'><pre>1354</pre></a></td><td class='covered-line'><pre>156k</pre></td><td class='code'><pre>      GroupIdx.push_back(MIB-&gt;getNumOperands());</pre></td></tr><tr><td class='line-number'><a name='L1355' href='#L1355'><pre>1355</pre></a></td><td class='covered-line'><pre>156k</pre></td><td class='code'><pre>      MIB.addImm(Flags);</pre></td></tr><tr><td class='line-number'><a name='L1356' href='#L1356'><pre>1356</pre></a></td><td class='covered-line'><pre>156k</pre></td><td class='code'><pre>      ++i;  // Skip the ID value.</pre></td></tr><tr><td class='line-number'><a name='L1357' href='#L1357'><pre>1357</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1358' href='#L1358'><pre>1358</pre></a></td><td class='covered-line'><pre>156k</pre></td><td class='code'><pre>      switch (F.getKind()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1358' href='#L1358'><span>1358:15</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>156k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1359' href='#L1359'><pre>1359</pre></a></td><td class='covered-line'><pre>20.7k</pre></td><td class='code'><pre>      case InlineAsm::Kind::RegDef:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1359' href='#L1359'><span>1359:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>20.7k</span>, <span class='None'>False</span>: <span class='covered-line'>135k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1360' href='#L1360'><pre>1360</pre></a></td><td class='covered-line'><pre>41.6k</pre></td><td class='code'><pre>        for (unsigned j = 0; j != NumVals; <div class='tooltip'>++j, ++i<span class='tooltip-content'>20.9k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1360' href='#L1360'><span>1360:30</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>20.9k</span>, <span class='None'>False</span>: <span class='covered-line'>20.7k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1361' href='#L1361'><pre>1361</pre></a></td><td class='covered-line'><pre>20.9k</pre></td><td class='code'><pre>          Register Reg = cast&lt;RegisterSDNode&gt;(Node-&gt;getOperand(i))-&gt;getReg();</pre></td></tr><tr><td class='line-number'><a name='L1362' href='#L1362'><pre>1362</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>          // FIXME: Add dead flags for physical and virtual registers defined.</pre></td></tr><tr><td class='line-number'><a name='L1363' href='#L1363'><pre>1363</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>          // For now, mark physical register defs as implicit to help fast</pre></td></tr><tr><td class='line-number'><a name='L1364' href='#L1364'><pre>1364</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>          // regalloc. This makes inline asm look a lot like calls.</pre></td></tr><tr><td class='line-number'><a name='L1365' href='#L1365'><pre>1365</pre></a></td><td class='covered-line'><pre>20.9k</pre></td><td class='code'><pre>          MIB.addReg(Reg, RegState::Define | getImplRegState(Reg.isPhysical()));</pre></td></tr><tr><td class='line-number'><a name='L1366' href='#L1366'><pre>1366</pre></a></td><td class='covered-line'><pre>20.9k</pre></td><td class='code'><pre>        }</pre></td></tr><tr><td class='line-number'><a name='L1367' href='#L1367'><pre>1367</pre></a></td><td class='covered-line'><pre>20.7k</pre></td><td class='code'><pre>        break;</pre></td></tr><tr><td class='line-number'><a name='L1368' href='#L1368'><pre>1368</pre></a></td><td class='covered-line'><pre>290</pre></td><td class='code'><pre>      case InlineAsm::Kind::RegDefEarlyClobber:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1368' href='#L1368'><span>1368:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>290</span>, <span class='None'>False</span>: <span class='covered-line'>156k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1369' href='#L1369'><pre>1369</pre></a></td><td class='covered-line'><pre>104k</pre></td><td class='code'><pre>      case InlineAsm::Kind::Clobber:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1369' href='#L1369'><span>1369:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>104k</span>, <span class='None'>False</span>: <span class='covered-line'>51.8k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1370' href='#L1370'><pre>1370</pre></a></td><td class='covered-line'><pre>209k</pre></td><td class='code'><pre>        for (unsigned j = 0; j != NumVals; <div class='tooltip'>++j, ++i<span class='tooltip-content'>104k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1370' href='#L1370'><span>1370:30</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>104k</span>, <span class='None'>False</span>: <span class='covered-line'>104k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1371' href='#L1371'><pre>1371</pre></a></td><td class='covered-line'><pre>104k</pre></td><td class='code'><pre>          Register Reg = cast&lt;RegisterSDNode&gt;(Node-&gt;getOperand(i))-&gt;getReg();</pre></td></tr><tr><td class='line-number'><a name='L1372' href='#L1372'><pre>1372</pre></a></td><td class='covered-line'><pre>104k</pre></td><td class='code'><pre>          MIB.addReg(Reg, RegState::Define | RegState::EarlyClobber |</pre></td></tr><tr><td class='line-number'><a name='L1373' href='#L1373'><pre>1373</pre></a></td><td class='covered-line'><pre>104k</pre></td><td class='code'><pre>                              getImplRegState(Reg.isPhysical()));</pre></td></tr><tr><td class='line-number'><a name='L1374' href='#L1374'><pre>1374</pre></a></td><td class='covered-line'><pre>104k</pre></td><td class='code'><pre>          ECRegs.push_back(Reg);</pre></td></tr><tr><td class='line-number'><a name='L1375' href='#L1375'><pre>1375</pre></a></td><td class='covered-line'><pre>104k</pre></td><td class='code'><pre>        }</pre></td></tr><tr><td class='line-number'><a name='L1376' href='#L1376'><pre>1376</pre></a></td><td class='covered-line'><pre>104k</pre></td><td class='code'><pre>        break;</pre></td></tr><tr><td class='line-number'><a name='L1377' href='#L1377'><pre>1377</pre></a></td><td class='covered-line'><pre>28.8k</pre></td><td class='code'><pre>      case InlineAsm::Kind::RegUse: // Use of register.</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1377' href='#L1377'><span>1377:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>28.8k</span>, <span class='None'>False</span>: <span class='covered-line'>127k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1378' href='#L1378'><pre>1378</pre></a></td><td class='covered-line'><pre>29.8k</pre></td><td class='code'><pre>      case InlineAsm::Kind::Imm:    // Immediate.</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1378' href='#L1378'><span>1378:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.00k</span>, <span class='None'>False</span>: <span class='covered-line'>155k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1379' href='#L1379'><pre>1379</pre></a></td><td class='covered-line'><pre>30.8k</pre></td><td class='code'><pre>      case InlineAsm::Kind::Mem:    // Non-function addressing mode.</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1379' href='#L1379'><span>1379:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>996</span>, <span class='None'>False</span>: <span class='covered-line'>155k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1380' href='#L1380'><pre>1380</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // The addressing mode has been selected, just add all of the</pre></td></tr><tr><td class='line-number'><a name='L1381' href='#L1381'><pre>1381</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // operands to the machine instruction.</pre></td></tr><tr><td class='line-number'><a name='L1382' href='#L1382'><pre>1382</pre></a></td><td class='covered-line'><pre>64.2k</pre></td><td class='code'><pre>        for (unsigned j = 0; j != NumVals; <div class='tooltip'>++j, ++i<span class='tooltip-content'>33.3k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1382' href='#L1382'><span>1382:30</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>33.3k</span>, <span class='None'>False</span>: <span class='covered-line'>30.8k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1383' href='#L1383'><pre>1383</pre></a></td><td class='covered-line'><pre>33.3k</pre></td><td class='code'><pre>          AddOperand(MIB, Node-&gt;getOperand(i), 0, nullptr, VRBaseMap,</pre></td></tr><tr><td class='line-number'><a name='L1384' href='#L1384'><pre>1384</pre></a></td><td class='covered-line'><pre>33.3k</pre></td><td class='code'><pre>                     /*IsDebug=*/false, IsClone, IsCloned);</pre></td></tr><tr><td class='line-number'><a name='L1385' href='#L1385'><pre>1385</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1386' href='#L1386'><pre>1386</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // Manually set isTied bits.</pre></td></tr><tr><td class='line-number'><a name='L1387' href='#L1387'><pre>1387</pre></a></td><td class='covered-line'><pre>30.8k</pre></td><td class='code'><pre>        if (F.isRegUseKind()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1387' href='#L1387'><span>1387:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>28.8k</span>, <span class='None'>False</span>: <span class='covered-line'>2.00k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1388' href='#L1388'><pre>1388</pre></a></td><td class='covered-line'><pre>28.8k</pre></td><td class='code'><pre>          unsigned DefGroup;</pre></td></tr><tr><td class='line-number'><a name='L1389' href='#L1389'><pre>1389</pre></a></td><td class='covered-line'><pre>28.8k</pre></td><td class='code'><pre>          if (F.isUseOperandTiedToDef(DefGroup)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1389' href='#L1389'><span>1389:15</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>690</span>, <span class='None'>False</span>: <span class='covered-line'>28.1k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1390' href='#L1390'><pre>1390</pre></a></td><td class='covered-line'><pre>690</pre></td><td class='code'><pre>            unsigned DefIdx = GroupIdx[DefGroup] + 1;</pre></td></tr><tr><td class='line-number'><a name='L1391' href='#L1391'><pre>1391</pre></a></td><td class='covered-line'><pre>690</pre></td><td class='code'><pre>            unsigned UseIdx = GroupIdx.back() + 1;</pre></td></tr><tr><td class='line-number'><a name='L1392' href='#L1392'><pre>1392</pre></a></td><td class='covered-line'><pre>1.40k</pre></td><td class='code'><pre>            for (unsigned j = 0; j != NumVals; <div class='tooltip'>++j<span class='tooltip-content'>711</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1392' href='#L1392'><span>1392:34</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>711</span>, <span class='None'>False</span>: <span class='covered-line'>690</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1393' href='#L1393'><pre>1393</pre></a></td><td class='covered-line'><pre>711</pre></td><td class='code'><pre>              MIB-&gt;tieOperands(DefIdx + j, UseIdx + j);</pre></td></tr><tr><td class='line-number'><a name='L1394' href='#L1394'><pre>1394</pre></a></td><td class='covered-line'><pre>690</pre></td><td class='code'><pre>          }</pre></td></tr><tr><td class='line-number'><a name='L1395' href='#L1395'><pre>1395</pre></a></td><td class='covered-line'><pre>28.8k</pre></td><td class='code'><pre>        }</pre></td></tr><tr><td class='line-number'><a name='L1396' href='#L1396'><pre>1396</pre></a></td><td class='covered-line'><pre>30.8k</pre></td><td class='code'><pre>        break;</pre></td></tr><tr><td class='line-number'><a name='L1397' href='#L1397'><pre>1397</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>      case InlineAsm::Kind::Func: // Function addressing mode.</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1397' href='#L1397'><span>1397:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8</span>, <span class='None'>False</span>: <span class='covered-line'>156k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1398' href='#L1398'><pre>1398</pre></a></td><td class='covered-line'><pre>48</pre></td><td class='code'><pre>        for (unsigned j = 0; j != NumVals; <div class='tooltip'>++j, ++i<span class='tooltip-content'>40</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1398' href='#L1398'><span>1398:30</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>40</span>, <span class='None'>False</span>: <span class='covered-line'>8</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1399' href='#L1399'><pre>1399</pre></a></td><td class='covered-line'><pre>40</pre></td><td class='code'><pre>          SDValue Op = Node-&gt;getOperand(i);</pre></td></tr><tr><td class='line-number'><a name='L1400' href='#L1400'><pre>1400</pre></a></td><td class='covered-line'><pre>40</pre></td><td class='code'><pre>          AddOperand(MIB, Op, 0, nullptr, VRBaseMap,</pre></td></tr><tr><td class='line-number'><a name='L1401' href='#L1401'><pre>1401</pre></a></td><td class='covered-line'><pre>40</pre></td><td class='code'><pre>                     /*IsDebug=*/false, IsClone, IsCloned);</pre></td></tr><tr><td class='line-number'><a name='L1402' href='#L1402'><pre>1402</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1403' href='#L1403'><pre>1403</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>          // Adjust Target Flags for function reference.</pre></td></tr><tr><td class='line-number'><a name='L1404' href='#L1404'><pre>1404</pre></a></td><td class='covered-line'><pre>40</pre></td><td class='code'><pre>          if (auto *TGA = dyn_cast&lt;GlobalAddressSDNode&gt;(Op)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1404' href='#L1404'><span>1404:21</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8</span>, <span class='None'>False</span>: <span class='covered-line'>32</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1405' href='#L1405'><pre>1405</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>            unsigned NewFlags =</pre></td></tr><tr><td class='line-number'><a name='L1406' href='#L1406'><pre>1406</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>                MF-&gt;getSubtarget().classifyGlobalFunctionReference(</pre></td></tr><tr><td class='line-number'><a name='L1407' href='#L1407'><pre>1407</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>                    TGA-&gt;getGlobal());</pre></td></tr><tr><td class='line-number'><a name='L1408' href='#L1408'><pre>1408</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>            unsigned LastIdx = MIB.getInstr()-&gt;getNumOperands() - 1;</pre></td></tr><tr><td class='line-number'><a name='L1409' href='#L1409'><pre>1409</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>            MIB.getInstr()-&gt;getOperand(LastIdx).setTargetFlags(NewFlags);</pre></td></tr><tr><td class='line-number'><a name='L1410' href='#L1410'><pre>1410</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>          }</pre></td></tr><tr><td class='line-number'><a name='L1411' href='#L1411'><pre>1411</pre></a></td><td class='covered-line'><pre>40</pre></td><td class='code'><pre>        }</pre></td></tr><tr><td class='line-number'><a name='L1412' href='#L1412'><pre>1412</pre></a></td><td class='covered-line'><pre>156k</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L1413' href='#L1413'><pre>1413</pre></a></td><td class='covered-line'><pre>156k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1414' href='#L1414'><pre>1414</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1415' href='#L1415'><pre>1415</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // GCC inline assembly allows input operands to also be early-clobber</pre></td></tr><tr><td class='line-number'><a name='L1416' href='#L1416'><pre>1416</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // output operands (so long as the operand is written only after it&apos;s</pre></td></tr><tr><td class='line-number'><a name='L1417' href='#L1417'><pre>1417</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // used), but this does not match the semantics of our early-clobber flag.</pre></td></tr><tr><td class='line-number'><a name='L1418' href='#L1418'><pre>1418</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // If an early-clobber operand register is also an input operand register,</pre></td></tr><tr><td class='line-number'><a name='L1419' href='#L1419'><pre>1419</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // then remove the early-clobber flag.</pre></td></tr><tr><td class='line-number'><a name='L1420' href='#L1420'><pre>1420</pre></a></td><td class='covered-line'><pre>104k</pre></td><td class='code'><pre>    <div class='tooltip'>for (unsigned Reg : ECRegs)<span class='tooltip-content'>52.3k</span></div> {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1420' href='#L1420'><span>1420:23</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>104k</span>, <span class='None'>False</span>: <span class='covered-line'>52.3k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1421' href='#L1421'><pre>1421</pre></a></td><td class='covered-line'><pre>104k</pre></td><td class='code'><pre>      if (MIB-&gt;readsRegister(Reg, TRI)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1421' href='#L1421'><span>1421:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>42</span>, <span class='None'>False</span>: <span class='covered-line'>104k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1422' href='#L1422'><pre>1422</pre></a></td><td class='covered-line'><pre>42</pre></td><td class='code'><pre>        MachineOperand *MO =</pre></td></tr><tr><td class='line-number'><a name='L1423' href='#L1423'><pre>1423</pre></a></td><td class='covered-line'><pre>42</pre></td><td class='code'><pre>            MIB-&gt;findRegisterDefOperand(Reg, TRI, false, false);</pre></td></tr><tr><td class='line-number'><a name='L1424' href='#L1424'><pre>1424</pre></a></td><td class='covered-line'><pre>42</pre></td><td class='code'><pre>        assert(MO &amp;&amp; &quot;No def operand for clobbered register?&quot;);</pre></td></tr><tr><td class='line-number'><a name='L1425' href='#L1425'><pre>1425</pre></a></td><td class='covered-line'><pre>42</pre></td><td class='code'><pre>        MO-&gt;setIsEarlyClobber(false);</pre></td></tr><tr><td class='line-number'><a name='L1426' href='#L1426'><pre>1426</pre></a></td><td class='covered-line'><pre>42</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L1427' href='#L1427'><pre>1427</pre></a></td><td class='covered-line'><pre>104k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1428' href='#L1428'><pre>1428</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1429' href='#L1429'><pre>1429</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Get the mdnode from the asm if it exists and add it to the instruction.</pre></td></tr><tr><td class='line-number'><a name='L1430' href='#L1430'><pre>1430</pre></a></td><td class='covered-line'><pre>52.3k</pre></td><td class='code'><pre>    SDValue MDV = Node-&gt;getOperand(InlineAsm::Op_MDNode);</pre></td></tr><tr><td class='line-number'><a name='L1431' href='#L1431'><pre>1431</pre></a></td><td class='covered-line'><pre>52.3k</pre></td><td class='code'><pre>    const MDNode *MD = cast&lt;MDNodeSDNode&gt;(MDV)-&gt;getMD();</pre></td></tr><tr><td class='line-number'><a name='L1432' href='#L1432'><pre>1432</pre></a></td><td class='covered-line'><pre>52.3k</pre></td><td class='code'><pre>    if (MD)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1432' href='#L1432'><span>1432:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>155</span>, <span class='None'>False</span>: <span class='covered-line'>52.1k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1433' href='#L1433'><pre>1433</pre></a></td><td class='covered-line'><pre>155</pre></td><td class='code'><pre>      MIB.addMetadata(MD);</pre></td></tr><tr><td class='line-number'><a name='L1434' href='#L1434'><pre>1434</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1435' href='#L1435'><pre>1435</pre></a></td><td class='covered-line'><pre>52.3k</pre></td><td class='code'><pre>    MBB-&gt;insert(InsertPos, MIB);</pre></td></tr><tr><td class='line-number'><a name='L1436' href='#L1436'><pre>1436</pre></a></td><td class='covered-line'><pre>52.3k</pre></td><td class='code'><pre>    break;</pre></td></tr><tr><td class='line-number'><a name='L1437' href='#L1437'><pre>1437</pre></a></td><td class='covered-line'><pre>52.3k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1438' href='#L1438'><pre>1438</pre></a></td><td class='covered-line'><pre>2.79M</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1439' href='#L1439'><pre>1439</pre></a></td><td class='covered-line'><pre>2.79M</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1440' href='#L1440'><pre>1440</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1441' href='#L1441'><pre>1441</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// InstrEmitter - Construct an InstrEmitter and set it to start inserting</pre></td></tr><tr><td class='line-number'><a name='L1442' href='#L1442'><pre>1442</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// at the given position in the given block.</pre></td></tr><tr><td class='line-number'><a name='L1443' href='#L1443'><pre>1443</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>InstrEmitter::InstrEmitter(const TargetMachine &amp;TM, MachineBasicBlock *mbb,</pre></td></tr><tr><td class='line-number'><a name='L1444' href='#L1444'><pre>1444</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                           MachineBasicBlock::iterator insertpos)</pre></td></tr><tr><td class='line-number'><a name='L1445' href='#L1445'><pre>1445</pre></a></td><td class='covered-line'><pre>731k</pre></td><td class='code'><pre>    : MF(mbb-&gt;getParent()), MRI(&amp;MF-&gt;getRegInfo()),</pre></td></tr><tr><td class='line-number'><a name='L1446' href='#L1446'><pre>1446</pre></a></td><td class='covered-line'><pre>731k</pre></td><td class='code'><pre>      TII(MF-&gt;getSubtarget().getInstrInfo()),</pre></td></tr><tr><td class='line-number'><a name='L1447' href='#L1447'><pre>1447</pre></a></td><td class='covered-line'><pre>731k</pre></td><td class='code'><pre>      TRI(MF-&gt;getSubtarget().getRegisterInfo()),</pre></td></tr><tr><td class='line-number'><a name='L1448' href='#L1448'><pre>1448</pre></a></td><td class='covered-line'><pre>731k</pre></td><td class='code'><pre>      TLI(MF-&gt;getSubtarget().getTargetLowering()), MBB(mbb),</pre></td></tr><tr><td class='line-number'><a name='L1449' href='#L1449'><pre>1449</pre></a></td><td class='covered-line'><pre>731k</pre></td><td class='code'><pre>      InsertPos(insertpos) {</pre></td></tr><tr><td class='line-number'><a name='L1450' href='#L1450'><pre>1450</pre></a></td><td class='covered-line'><pre>731k</pre></td><td class='code'><pre>  EmitDebugInstrRefs = mbb-&gt;getParent()-&gt;useDebugInstrRef();</pre></td></tr><tr><td class='line-number'><a name='L1451' href='#L1451'><pre>1451</pre></a></td><td class='covered-line'><pre>731k</pre></td><td class='code'><pre>}</pre></td></tr></table></div></body></html>