Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Sun Nov 19 14:08:26 2023
| Host         : M910q running 64-bit Ubuntu 22.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file OffRAMPS_top_timing_summary_routed.rpt -pb OffRAMPS_top_timing_summary_routed.pb -rpx OffRAMPS_top_timing_summary_routed.rpx -warn_on_violation
| Design       : OffRAMPS_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay   31          
TIMING-20  Warning   Non-clocked latch               32          
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (64)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (64)
5. checking no_input_delay (7)
6. checking no_output_delay (24)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (32)

1. checking no_clock (64)
-------------------------
 There are 32 register/latch pins with no clock driven by root clock pin: i_Z_STEP (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Z_mod/edge_detect_z/prev_input_signal_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (64)
-------------------------------------------------
 There are 64 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (24)
--------------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (32)
-----------------------------
 There are 32 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     80.727        0.000                      0                    7        0.199        0.000                      0                    7       41.160        0.000                       0                    10  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 41.660}     83.330          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        80.727        0.000                      0                    7        0.199        0.000                      0                    7       41.160        0.000                       0                    10  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       80.727ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.199ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.160ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             80.727ns  (required time - arrival time)
  Source:                 HomingDetector/z_homed_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            HomingDetector/o_homing_complete_reg_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.259ns  (logic 0.664ns (29.399%)  route 1.595ns (70.601%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.811ns = ( 88.141 - 83.330 ) 
    Source Clock Delay      (SCD):    5.108ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.564     5.108    HomingDetector/CLK
    SLICE_X34Y46         FDRE                                         r  HomingDetector/z_homed_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.518     5.626 r  HomingDetector/z_homed_reg/Q
                         net (fo=2, routed)           0.813     6.439    HomingDetector/z_homed
    SLICE_X34Y45         LUT3 (Prop_lut3_I2_O)        0.146     6.585 r  HomingDetector/o_homing_complete_i_1/O
                         net (fo=2, routed)           0.781     7.367    HomingDetector/o_homing_complete0
    SLICE_X31Y48         FDRE                                         r  HomingDetector/o_homing_complete_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.446    88.141    HomingDetector/CLK
    SLICE_X31Y48         FDRE                                         r  HomingDetector/o_homing_complete_reg_lopt_replica/C
                         clock pessimism              0.259    88.400    
                         clock uncertainty           -0.035    88.365    
    SLICE_X31Y48         FDRE (Setup_fdre_C_D)       -0.271    88.094    HomingDetector/o_homing_complete_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                         88.094    
                         arrival time                          -7.367    
  -------------------------------------------------------------------
                         slack                                 80.727    

Slack (MET) :             80.960ns  (required time - arrival time)
  Source:                 HomingDetector/z_homed_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            HomingDetector/o_homing_complete_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.025ns  (logic 0.664ns (32.792%)  route 1.361ns (67.208%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.810ns = ( 88.140 - 83.330 ) 
    Source Clock Delay      (SCD):    5.108ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.564     5.108    HomingDetector/CLK
    SLICE_X34Y46         FDRE                                         r  HomingDetector/z_homed_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.518     5.626 r  HomingDetector/z_homed_reg/Q
                         net (fo=2, routed)           0.813     6.439    HomingDetector/z_homed
    SLICE_X34Y45         LUT3 (Prop_lut3_I2_O)        0.146     6.585 r  HomingDetector/o_homing_complete_i_1/O
                         net (fo=2, routed)           0.548     7.133    HomingDetector/o_homing_complete0
    SLICE_X32Y45         FDRE                                         r  HomingDetector/o_homing_complete_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.445    88.140    HomingDetector/CLK
    SLICE_X32Y45         FDRE                                         r  HomingDetector/o_homing_complete_reg/C
                         clock pessimism              0.259    88.399    
                         clock uncertainty           -0.035    88.364    
    SLICE_X32Y45         FDRE (Setup_fdre_C_D)       -0.271    88.093    HomingDetector/o_homing_complete_reg
  -------------------------------------------------------------------
                         required time                         88.093    
                         arrival time                          -7.133    
  -------------------------------------------------------------------
                         slack                                 80.960    

Slack (MET) :             81.843ns  (required time - arrival time)
  Source:                 HomingDetector/x_homed_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            HomingDetector/x_homed_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.348ns  (logic 0.580ns (43.011%)  route 0.768ns (56.989%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.809ns = ( 88.139 - 83.330 ) 
    Source Clock Delay      (SCD):    5.108ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.564     5.108    HomingDetector/CLK
    SLICE_X35Y45         FDRE                                         r  HomingDetector/x_homed_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.456     5.564 r  HomingDetector/x_homed_reg/Q
                         net (fo=2, routed)           0.275     5.839    HomingDetector/x_homed
    SLICE_X34Y45         LUT3 (Prop_lut3_I0_O)        0.124     5.963 r  HomingDetector/x_homed_i_1/O
                         net (fo=1, routed)           0.493     6.456    HomingDetector/x_homed_i_1_n_0
    SLICE_X35Y45         FDRE                                         r  HomingDetector/x_homed_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.444    88.139    HomingDetector/CLK
    SLICE_X35Y45         FDRE                                         r  HomingDetector/x_homed_reg/C
                         clock pessimism              0.299    88.438    
                         clock uncertainty           -0.035    88.403    
    SLICE_X35Y45         FDRE (Setup_fdre_C_D)       -0.103    88.300    HomingDetector/x_homed_reg
  -------------------------------------------------------------------
                         required time                         88.300    
                         arrival time                          -6.456    
  -------------------------------------------------------------------
                         slack                                 81.843    

Slack (MET) :             82.068ns  (required time - arrival time)
  Source:                 HomingDetector/z_homed_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            HomingDetector/z_homed_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.307ns  (logic 0.642ns (49.111%)  route 0.665ns (50.889%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.809ns = ( 88.139 - 83.330 ) 
    Source Clock Delay      (SCD):    5.108ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.564     5.108    HomingDetector/CLK
    SLICE_X34Y46         FDRE                                         r  HomingDetector/z_homed_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.518     5.626 r  HomingDetector/z_homed_reg/Q
                         net (fo=2, routed)           0.665     6.291    HomingDetector/z_homed
    SLICE_X34Y46         LUT3 (Prop_lut3_I0_O)        0.124     6.415 r  HomingDetector/z_homed_i_1/O
                         net (fo=1, routed)           0.000     6.415    HomingDetector/z_homed_i_1_n_0
    SLICE_X34Y46         FDRE                                         r  HomingDetector/z_homed_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.444    88.139    HomingDetector/CLK
    SLICE_X34Y46         FDRE                                         r  HomingDetector/z_homed_reg/C
                         clock pessimism              0.299    88.438    
                         clock uncertainty           -0.035    88.403    
    SLICE_X34Y46         FDRE (Setup_fdre_C_D)        0.081    88.484    HomingDetector/z_homed_reg
  -------------------------------------------------------------------
                         required time                         88.484    
                         arrival time                          -6.415    
  -------------------------------------------------------------------
                         slack                                 82.068    

Slack (MET) :             82.069ns  (required time - arrival time)
  Source:                 button_debounce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            bypass_mode_en_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.303ns  (logic 0.642ns (49.267%)  route 0.661ns (50.733%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 88.115 - 83.330 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.536     5.080    sysclk_IBUF_BUFG
    SLICE_X30Y72         FDRE                                         r  button_debounce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y72         FDRE (Prop_fdre_C_Q)         0.518     5.598 r  button_debounce_reg[1]/Q
                         net (fo=1, routed)           0.661     6.259    button_debounce[1]
    SLICE_X30Y72         LUT3 (Prop_lut3_I1_O)        0.124     6.383 r  bypass_mode_en_i_1/O
                         net (fo=1, routed)           0.000     6.383    bypass_mode_en_i_1_n_0
    SLICE_X30Y72         FDRE                                         r  bypass_mode_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.421    88.115    sysclk_IBUF_BUFG
    SLICE_X30Y72         FDRE                                         r  bypass_mode_en_reg/C
                         clock pessimism              0.294    88.410    
                         clock uncertainty           -0.035    88.374    
    SLICE_X30Y72         FDRE (Setup_fdre_C_D)        0.077    88.451    bypass_mode_en_reg
  -------------------------------------------------------------------
                         required time                         88.451    
                         arrival time                          -6.383    
  -------------------------------------------------------------------
                         slack                                 82.069    

Slack (MET) :             82.196ns  (required time - arrival time)
  Source:                 HomingDetector/y_homed_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            HomingDetector/y_homed_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.175ns  (logic 0.642ns (54.627%)  route 0.533ns (45.373%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.809ns = ( 88.139 - 83.330 ) 
    Source Clock Delay      (SCD):    5.108ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.564     5.108    HomingDetector/CLK
    SLICE_X34Y46         FDRE                                         r  HomingDetector/y_homed_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.518     5.626 r  HomingDetector/y_homed_reg/Q
                         net (fo=2, routed)           0.533     6.159    HomingDetector/y_homed
    SLICE_X34Y46         LUT3 (Prop_lut3_I0_O)        0.124     6.283 r  HomingDetector/y_homed_i_1/O
                         net (fo=1, routed)           0.000     6.283    HomingDetector/y_homed_i_1_n_0
    SLICE_X34Y46         FDRE                                         r  HomingDetector/y_homed_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.444    88.139    HomingDetector/CLK
    SLICE_X34Y46         FDRE                                         r  HomingDetector/y_homed_reg/C
                         clock pessimism              0.299    88.438    
                         clock uncertainty           -0.035    88.403    
    SLICE_X34Y46         FDRE (Setup_fdre_C_D)        0.077    88.480    HomingDetector/y_homed_reg
  -------------------------------------------------------------------
                         required time                         88.480    
                         arrival time                          -6.283    
  -------------------------------------------------------------------
                         slack                                 82.196    

Slack (MET) :             82.204ns  (required time - arrival time)
  Source:                 button_debounce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            button_debounce_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.875ns  (logic 0.478ns (54.659%)  route 0.397ns (45.341%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 88.115 - 83.330 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.536     5.080    sysclk_IBUF_BUFG
    SLICE_X30Y72         FDRE                                         r  button_debounce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y72         FDRE (Prop_fdre_C_Q)         0.478     5.558 r  button_debounce_reg[0]/Q
                         net (fo=2, routed)           0.397     5.954    button_debounce[0]
    SLICE_X30Y72         FDRE                                         r  button_debounce_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.421    88.115    sysclk_IBUF_BUFG
    SLICE_X30Y72         FDRE                                         r  button_debounce_reg[1]/C
                         clock pessimism              0.294    88.410    
                         clock uncertainty           -0.035    88.374    
    SLICE_X30Y72         FDRE (Setup_fdre_C_D)       -0.216    88.158    button_debounce_reg[1]
  -------------------------------------------------------------------
                         required time                         88.158    
                         arrival time                          -5.954    
  -------------------------------------------------------------------
                         slack                                 82.204    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 button_debounce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            bypass_mode_en_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.246ns (77.056%)  route 0.073ns (22.944%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.966ns
    Source Clock Delay      (SCD):    1.455ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.551     1.455    sysclk_IBUF_BUFG
    SLICE_X30Y72         FDRE                                         r  button_debounce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y72         FDRE (Prop_fdre_C_Q)         0.148     1.603 r  button_debounce_reg[0]/Q
                         net (fo=2, routed)           0.073     1.676    button_debounce[0]
    SLICE_X30Y72         LUT3 (Prop_lut3_I2_O)        0.098     1.774 r  bypass_mode_en_i_1/O
                         net (fo=1, routed)           0.000     1.774    bypass_mode_en_i_1_n_0
    SLICE_X30Y72         FDRE                                         r  bypass_mode_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.816     1.966    sysclk_IBUF_BUFG
    SLICE_X30Y72         FDRE                                         r  bypass_mode_en_reg/C
                         clock pessimism             -0.511     1.455    
    SLICE_X30Y72         FDRE (Hold_fdre_C_D)         0.120     1.575    bypass_mode_en_reg
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 HomingDetector/y_homed_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            HomingDetector/y_homed_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.562     1.466    HomingDetector/CLK
    SLICE_X34Y46         FDRE                                         r  HomingDetector/y_homed_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.164     1.630 r  HomingDetector/y_homed_reg/Q
                         net (fo=2, routed)           0.175     1.805    HomingDetector/y_homed
    SLICE_X34Y46         LUT3 (Prop_lut3_I0_O)        0.045     1.850 r  HomingDetector/y_homed_i_1/O
                         net (fo=1, routed)           0.000     1.850    HomingDetector/y_homed_i_1_n_0
    SLICE_X34Y46         FDRE                                         r  HomingDetector/y_homed_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.831     1.980    HomingDetector/CLK
    SLICE_X34Y46         FDRE                                         r  HomingDetector/y_homed_reg/C
                         clock pessimism             -0.514     1.466    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.120     1.586    HomingDetector/y_homed_reg
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 button_debounce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            button_debounce_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.148ns (52.572%)  route 0.134ns (47.428%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.966ns
    Source Clock Delay      (SCD):    1.455ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.551     1.455    sysclk_IBUF_BUFG
    SLICE_X30Y72         FDRE                                         r  button_debounce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y72         FDRE (Prop_fdre_C_Q)         0.148     1.603 r  button_debounce_reg[0]/Q
                         net (fo=2, routed)           0.134     1.736    button_debounce[0]
    SLICE_X30Y72         FDRE                                         r  button_debounce_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.816     1.966    sysclk_IBUF_BUFG
    SLICE_X30Y72         FDRE                                         r  button_debounce_reg[1]/C
                         clock pessimism             -0.511     1.455    
    SLICE_X30Y72         FDRE (Hold_fdre_C_D)        -0.001     1.454    button_debounce_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.454    
                         arrival time                           1.736    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 HomingDetector/z_homed_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            HomingDetector/z_homed_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.209ns (47.260%)  route 0.233ns (52.740%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.562     1.466    HomingDetector/CLK
    SLICE_X34Y46         FDRE                                         r  HomingDetector/z_homed_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.164     1.630 r  HomingDetector/z_homed_reg/Q
                         net (fo=2, routed)           0.233     1.863    HomingDetector/z_homed
    SLICE_X34Y46         LUT3 (Prop_lut3_I0_O)        0.045     1.908 r  HomingDetector/z_homed_i_1/O
                         net (fo=1, routed)           0.000     1.908    HomingDetector/z_homed_i_1_n_0
    SLICE_X34Y46         FDRE                                         r  HomingDetector/z_homed_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.831     1.980    HomingDetector/CLK
    SLICE_X34Y46         FDRE                                         r  HomingDetector/z_homed_reg/C
                         clock pessimism             -0.514     1.466    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.121     1.587    HomingDetector/z_homed_reg
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.366ns  (arrival time - required time)
  Source:                 HomingDetector/x_homed_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            HomingDetector/x_homed_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.186ns (43.308%)  route 0.243ns (56.692%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.562     1.466    HomingDetector/CLK
    SLICE_X35Y45         FDRE                                         r  HomingDetector/x_homed_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  HomingDetector/x_homed_reg/Q
                         net (fo=2, routed)           0.087     1.694    HomingDetector/x_homed
    SLICE_X34Y45         LUT3 (Prop_lut3_I0_O)        0.045     1.739 r  HomingDetector/x_homed_i_1/O
                         net (fo=1, routed)           0.156     1.895    HomingDetector/x_homed_i_1_n_0
    SLICE_X35Y45         FDRE                                         r  HomingDetector/x_homed_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.831     1.980    HomingDetector/CLK
    SLICE_X35Y45         FDRE                                         r  HomingDetector/x_homed_reg/C
                         clock pessimism             -0.514     1.466    
    SLICE_X35Y45         FDRE (Hold_fdre_C_D)         0.063     1.529    HomingDetector/x_homed_reg
  -------------------------------------------------------------------
                         required time                         -1.529    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.366    

Slack (MET) :             0.432ns  (arrival time - required time)
  Source:                 HomingDetector/x_homed_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            HomingDetector/o_homing_complete_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.189ns (40.067%)  route 0.283ns (59.933%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.562     1.466    HomingDetector/CLK
    SLICE_X35Y45         FDRE                                         r  HomingDetector/x_homed_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  HomingDetector/x_homed_reg/Q
                         net (fo=2, routed)           0.087     1.694    HomingDetector/x_homed
    SLICE_X34Y45         LUT3 (Prop_lut3_I0_O)        0.048     1.742 r  HomingDetector/o_homing_complete_i_1/O
                         net (fo=2, routed)           0.196     1.937    HomingDetector/o_homing_complete0
    SLICE_X32Y45         FDRE                                         r  HomingDetector/o_homing_complete_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.832     1.981    HomingDetector/CLK
    SLICE_X32Y45         FDRE                                         r  HomingDetector/o_homing_complete_reg/C
                         clock pessimism             -0.479     1.502    
    SLICE_X32Y45         FDRE (Hold_fdre_C_D)         0.004     1.506    HomingDetector/o_homing_complete_reg
  -------------------------------------------------------------------
                         required time                         -1.506    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.432    

Slack (MET) :             0.516ns  (arrival time - required time)
  Source:                 HomingDetector/x_homed_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            HomingDetector/o_homing_complete_reg_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.557ns  (logic 0.189ns (33.907%)  route 0.368ns (66.093%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.562     1.466    HomingDetector/CLK
    SLICE_X35Y45         FDRE                                         r  HomingDetector/x_homed_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  HomingDetector/x_homed_reg/Q
                         net (fo=2, routed)           0.087     1.694    HomingDetector/x_homed
    SLICE_X34Y45         LUT3 (Prop_lut3_I0_O)        0.048     1.742 r  HomingDetector/o_homing_complete_i_1/O
                         net (fo=2, routed)           0.281     2.023    HomingDetector/o_homing_complete0
    SLICE_X31Y48         FDRE                                         r  HomingDetector/o_homing_complete_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.833     1.982    HomingDetector/CLK
    SLICE_X31Y48         FDRE                                         r  HomingDetector/o_homing_complete_reg_lopt_replica/C
                         clock pessimism             -0.479     1.503    
    SLICE_X31Y48         FDRE (Hold_fdre_C_D)         0.004     1.507    HomingDetector/o_homing_complete_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.507    
                         arrival time                           2.023    
  -------------------------------------------------------------------
                         slack                                  0.516    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { sysclk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         83.330      81.175     BUFGCTRL_X0Y1  sysclk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X30Y72   button_debounce_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X30Y72   button_debounce_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X30Y72   bypass_mode_en_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X32Y45   HomingDetector/o_homing_complete_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X31Y48   HomingDetector/o_homing_complete_reg_lopt_replica/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X35Y45   HomingDetector/x_homed_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X34Y46   HomingDetector/y_homed_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X34Y46   HomingDetector/z_homed_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X33Y44   Z_mod/edge_detect_z/prev_input_signal_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X30Y72   button_debounce_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X30Y72   button_debounce_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X30Y72   button_debounce_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X30Y72   button_debounce_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X30Y72   bypass_mode_en_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X30Y72   bypass_mode_en_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X32Y45   HomingDetector/o_homing_complete_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X32Y45   HomingDetector/o_homing_complete_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X31Y48   HomingDetector/o_homing_complete_reg_lopt_replica/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X31Y48   HomingDetector/o_homing_complete_reg_lopt_replica/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X30Y72   button_debounce_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X30Y72   button_debounce_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X30Y72   button_debounce_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X30Y72   button_debounce_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X30Y72   bypass_mode_en_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X30Y72   bypass_mode_en_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X32Y45   HomingDetector/o_homing_complete_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X32Y45   HomingDetector/o_homing_complete_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X31Y48   HomingDetector/o_homing_complete_reg_lopt_replica/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X31Y48   HomingDetector/o_homing_complete_reg_lopt_replica/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            55 Endpoints
Min Delay            55 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_Y_MIN
                            (input port)
  Destination:            o_Y_MIN
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.338ns  (logic 4.951ns (40.129%)  route 7.387ns (59.871%))
  Logic Levels:           2  (IBUF=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A15                                               0.000     0.000 r  i_Y_MIN (IN)
                         net (fo=0)                   0.000     0.000    i_Y_MIN
    A15                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  i_Y_MIN_IBUF_inst/O
                         net (fo=2, routed)           7.387     8.835    o_Y_MIN_OBUF
    U2                   OBUFT (Prop_obuft_I_O)       3.503    12.338 r  o_Y_MIN_OBUFT_inst/O
                         net (fo=0)                   0.000    12.338    o_Y_MIN
    U2                                                                r  o_Y_MIN (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_Y_STEP
                            (input port)
  Destination:            o_Y_STEP
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.212ns  (logic 4.975ns (40.741%)  route 7.237ns (59.259%))
  Logic Levels:           2  (IBUF=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W4                                                0.000     0.000 r  i_Y_STEP (IN)
                         net (fo=0)                   0.000     0.000    i_Y_STEP
    W4                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  i_Y_STEP_IBUF_inst/O
                         net (fo=2, routed)           7.237     8.692    o_Y_STEP_OBUF
    A14                  OBUFT (Prop_obuft_I_O)       3.520    12.212 r  o_Y_STEP_OBUFT_inst/O
                         net (fo=0)                   0.000    12.212    o_Y_STEP
    A14                                                               r  o_Y_STEP (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_Z_MAX
                            (input port)
  Destination:            o_Z_MAX
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.773ns  (logic 4.968ns (42.196%)  route 6.805ns (57.804%))
  Logic Levels:           2  (IBUF=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  i_Z_MAX (IN)
                         net (fo=0)                   0.000     0.000    i_Z_MAX
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_Z_MAX_IBUF_inst/O
                         net (fo=1, routed)           6.805     8.262    o_Z_MAX_OBUF
    W7                   OBUFT (Prop_obuft_I_O)       3.511    11.773 r  o_Z_MAX_OBUFT_inst/O
                         net (fo=0)                   0.000    11.773    o_Z_MAX
    W7                                                                r  o_Z_MAX (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_Z_STEP
                            (input port)
  Destination:            o_Z_STEP
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.928ns  (logic 5.226ns (47.819%)  route 5.702ns (52.181%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L18                                               0.000     0.000 r  i_Z_STEP (IN)
                         net (fo=0)                   0.000     0.000    i_Z_STEP
    L18                  IBUF (Prop_ibuf_I_O)         1.449     1.449 r  i_Z_STEP_IBUF_inst/O
                         net (fo=5, routed)           2.673     4.121    Z_mod/edge_detect_z/i_Z_STEP_IBUF
    SLICE_X32Y44         LUT6 (Prop_lut6_I5_O)        0.124     4.245 f  Z_mod/edge_detect_z/o_Z_STEP_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.444     4.689    Z_mod/edge_detect_z/o_Z_STEP_OBUF_inst_i_3_n_0
    SLICE_X32Y44         LUT6 (Prop_lut6_I3_O)        0.124     4.813 r  Z_mod/edge_detect_z/o_Z_STEP_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.585     7.399    o_Z_STEP_OBUF
    G17                  OBUF (Prop_obuf_I_O)         3.529    10.928 r  o_Z_STEP_OBUF_inst/O
                         net (fo=0)                   0.000    10.928    o_Z_STEP
    G17                                                               r  o_Z_STEP (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_Y_DIR
                            (input port)
  Destination:            o_Y_DIR
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.903ns  (logic 4.990ns (45.768%)  route 5.913ns (54.232%))
  Logic Levels:           2  (IBUF=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U5                                                0.000     0.000 r  i_Y_DIR (IN)
                         net (fo=0)                   0.000     0.000    i_Y_DIR
    U5                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  i_Y_DIR_IBUF_inst/O
                         net (fo=1, routed)           5.913     7.378    o_Y_DIR_OBUF
    B15                  OBUFT (Prop_obuft_I_O)       3.525    10.903 r  o_Y_DIR_OBUFT_inst/O
                         net (fo=0)                   0.000    10.903    o_Y_DIR
    B15                                                               r  o_Y_DIR (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_Z_EN
                            (input port)
  Destination:            o_Z_EN
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.849ns  (logic 4.954ns (45.660%)  route 5.895ns (54.340%))
  Logic Levels:           2  (IBUF=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U3                                                0.000     0.000 r  i_Z_EN (IN)
                         net (fo=0)                   0.000     0.000    i_Z_EN
    U3                   IBUF (Prop_ibuf_I_O)         1.449     1.449 r  i_Z_EN_IBUF_inst/O
                         net (fo=1, routed)           5.895     7.344    o_Z_EN_OBUF
    C15                  OBUFT (Prop_obuft_I_O)       3.505    10.849 r  o_Z_EN_OBUFT_inst/O
                         net (fo=0)                   0.000    10.849    o_Z_EN
    C15                                                               r  o_Z_EN (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_Z_MIN
                            (input port)
  Destination:            o_Z_MIN
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.647ns  (logic 4.987ns (46.840%)  route 5.660ns (53.160%))
  Logic Levels:           2  (IBUF=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 r  i_Z_MIN (IN)
                         net (fo=0)                   0.000     0.000    i_Z_MIN
    K3                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  i_Z_MIN_IBUF_inst/O
                         net (fo=2, routed)           5.660     7.116    o_Z_MIN_OBUF
    U7                   OBUFT (Prop_obuft_I_O)       3.531    10.647 r  o_Z_MIN_OBUFT_inst/O
                         net (fo=0)                   0.000    10.647    o_Z_MIN
    U7                                                                r  o_Z_MIN (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_UART_RX
                            (input port)
  Destination:            o_UART_RX
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.340ns  (logic 4.953ns (53.030%)  route 4.387ns (46.970%))
  Logic Levels:           2  (IBUF=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J3                                                0.000     0.000 r  i_UART_RX (IN)
                         net (fo=0)                   0.000     0.000    i_UART_RX
    J3                   IBUF (Prop_ibuf_I_O)         1.449     1.449 r  i_UART_RX_IBUF_inst/O
                         net (fo=1, routed)           4.387     5.836    o_UART_RX_OBUF
    V5                   OBUFT (Prop_obuft_I_O)       3.504     9.340 r  o_UART_RX_OBUFT_inst/O
                         net (fo=0)                   0.000     9.340    o_UART_RX
    V5                                                                r  o_UART_RX (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_X_MAX
                            (input port)
  Destination:            o_X_MAX
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.129ns  (logic 4.975ns (54.498%)  route 4.154ns (45.502%))
  Logic Levels:           2  (IBUF=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  i_X_MAX (IN)
                         net (fo=0)                   0.000     0.000    i_X_MAX
    K2                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  i_X_MAX_IBUF_inst/O
                         net (fo=1, routed)           4.154     5.606    o_X_MAX_OBUF
    V4                   OBUFT (Prop_obuft_I_O)       3.523     9.129 r  o_X_MAX_OBUFT_inst/O
                         net (fo=0)                   0.000     9.129    o_X_MAX
    V4                                                                r  o_X_MAX (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_THERM0_SDA
                            (input port)
  Destination:            o_THERM_EN
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.071ns  (logic 5.111ns (56.337%)  route 3.961ns (43.663%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W3                                                0.000     0.000 r  i_THERM0_SDA (IN)
                         net (fo=0)                   0.000     0.000    i_THERM0_SDA
    W3                   IBUF (Prop_ibuf_I_O)         1.471     1.471 r  i_THERM0_SDA_IBUF_inst/O
                         net (fo=1, routed)           1.012     2.483    i_THERM0_SDA_IBUF
    SLICE_X65Y40         LUT2 (Prop_lut2_I1_O)        0.124     2.607 r  o_THERM_EN_OBUFT_inst_i_1/O
                         net (fo=1, routed)           2.949     5.555    o_THERM_EN_OBUF
    L2                   OBUFT (Prop_obuft_I_O)       3.516     9.071 r  o_THERM_EN_OBUFT_inst/O
                         net (fo=0)                   0.000     9.071    o_THERM_EN
    L2                                                                r  o_THERM_EN (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Z_mod/step_count_reg[31]/G
                            (positive level-sensitive latch)
  Destination:            Z_mod/step_count_reg[21]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.223ns (60.508%)  route 0.146ns (39.492%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y48         LDCE                         0.000     0.000 r  Z_mod/step_count_reg[31]/G
    SLICE_X34Y48         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  Z_mod/step_count_reg[31]/Q
                         net (fo=34, routed)          0.146     0.324    Z_mod/step_count[31]
    SLICE_X34Y47         LUT6 (Prop_lut6_I2_O)        0.045     0.369 r  Z_mod/step_count_reg[21]_i_1/O
                         net (fo=1, routed)           0.000     0.369    Z_mod/step_count__0[21]
    SLICE_X34Y47         LDCE                                         r  Z_mod/step_count_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Z_mod/step_count_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            Z_mod/step_count_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.388ns  (logic 0.203ns (52.356%)  route 0.185ns (47.644%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         LDCE                         0.000     0.000 r  Z_mod/step_count_reg[0]/G
    SLICE_X36Y45         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  Z_mod/step_count_reg[0]/Q
                         net (fo=3, routed)           0.185     0.343    Z_mod/step_count[0]
    SLICE_X36Y45         LUT6 (Prop_lut6_I0_O)        0.045     0.388 r  Z_mod/step_count_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.388    Z_mod/step_count__0[0]
    SLICE_X36Y45         LDCE                                         r  Z_mod/step_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Z_mod/step_count_reg[31]/G
                            (positive level-sensitive latch)
  Destination:            Z_mod/step_count_reg[27]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.461ns  (logic 0.223ns (48.334%)  route 0.238ns (51.666%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y48         LDCE                         0.000     0.000 r  Z_mod/step_count_reg[31]/G
    SLICE_X34Y48         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  Z_mod/step_count_reg[31]/Q
                         net (fo=34, routed)          0.238     0.416    Z_mod/step_count[31]
    SLICE_X34Y47         LUT6 (Prop_lut6_I2_O)        0.045     0.461 r  Z_mod/step_count_reg[27]_i_1/O
                         net (fo=1, routed)           0.000     0.461    Z_mod/step_count__0[27]
    SLICE_X34Y47         LDCE                                         r  Z_mod/step_count_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Z_mod/step_count_reg[31]/G
                            (positive level-sensitive latch)
  Destination:            Z_mod/step_count_reg[28]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.468ns  (logic 0.223ns (47.611%)  route 0.245ns (52.389%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y48         LDCE                         0.000     0.000 r  Z_mod/step_count_reg[31]/G
    SLICE_X34Y48         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  Z_mod/step_count_reg[31]/Q
                         net (fo=34, routed)          0.245     0.423    Z_mod/step_count[31]
    SLICE_X34Y48         LUT6 (Prop_lut6_I2_O)        0.045     0.468 r  Z_mod/step_count_reg[28]_i_1/O
                         net (fo=1, routed)           0.000     0.468    Z_mod/step_count__0[28]
    SLICE_X34Y48         LDCE                                         r  Z_mod/step_count_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Z_mod/step_count_reg[31]/G
                            (positive level-sensitive latch)
  Destination:            Z_mod/step_count_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.470ns  (logic 0.223ns (47.409%)  route 0.247ns (52.591%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y48         LDCE                         0.000     0.000 r  Z_mod/step_count_reg[31]/G
    SLICE_X34Y48         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  Z_mod/step_count_reg[31]/Q
                         net (fo=34, routed)          0.247     0.425    Z_mod/step_count[31]
    SLICE_X34Y47         LUT6 (Prop_lut6_I2_O)        0.045     0.470 r  Z_mod/step_count_reg[23]_i_1/O
                         net (fo=1, routed)           0.000     0.470    Z_mod/step_count__0[23]
    SLICE_X34Y47         LDCE                                         r  Z_mod/step_count_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Z_mod/step_count_reg[31]/G
                            (positive level-sensitive latch)
  Destination:            Z_mod/step_count_reg[30]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.472ns  (logic 0.223ns (47.208%)  route 0.249ns (52.792%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y48         LDCE                         0.000     0.000 r  Z_mod/step_count_reg[31]/G
    SLICE_X34Y48         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  Z_mod/step_count_reg[31]/Q
                         net (fo=34, routed)          0.249     0.427    Z_mod/step_count[31]
    SLICE_X34Y48         LUT6 (Prop_lut6_I2_O)        0.045     0.472 r  Z_mod/step_count_reg[30]_i_1/O
                         net (fo=1, routed)           0.000     0.472    Z_mod/step_count__0[30]
    SLICE_X34Y48         LDCE                                         r  Z_mod/step_count_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Z_mod/step_count_reg[31]/G
                            (positive level-sensitive latch)
  Destination:            Z_mod/step_count_reg[31]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.481ns  (logic 0.223ns (46.409%)  route 0.258ns (53.591%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y48         LDCE                         0.000     0.000 r  Z_mod/step_count_reg[31]/G
    SLICE_X34Y48         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  Z_mod/step_count_reg[31]/Q
                         net (fo=34, routed)          0.258     0.436    Z_mod/step_count[31]
    SLICE_X34Y48         LUT6 (Prop_lut6_I2_O)        0.045     0.481 r  Z_mod/step_count_reg[31]_i_1/O
                         net (fo=1, routed)           0.000     0.481    Z_mod/step_count__0[31]
    SLICE_X34Y48         LDCE                                         r  Z_mod/step_count_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Z_mod/step_count_reg[31]/G
                            (positive level-sensitive latch)
  Destination:            Z_mod/step_count_reg[26]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.558ns  (logic 0.223ns (39.947%)  route 0.335ns (60.053%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y48         LDCE                         0.000     0.000 r  Z_mod/step_count_reg[31]/G
    SLICE_X34Y48         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  Z_mod/step_count_reg[31]/Q
                         net (fo=34, routed)          0.335     0.513    Z_mod/step_count[31]
    SLICE_X36Y48         LUT6 (Prop_lut6_I2_O)        0.045     0.558 r  Z_mod/step_count_reg[26]_i_1/O
                         net (fo=1, routed)           0.000     0.558    Z_mod/step_count__0[26]
    SLICE_X36Y48         LDCE                                         r  Z_mod/step_count_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Z_mod/step_count_reg[31]/G
                            (positive level-sensitive latch)
  Destination:            Z_mod/step_count_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.605ns  (logic 0.223ns (36.837%)  route 0.382ns (63.163%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y48         LDCE                         0.000     0.000 r  Z_mod/step_count_reg[31]/G
    SLICE_X34Y48         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  Z_mod/step_count_reg[31]/Q
                         net (fo=34, routed)          0.382     0.560    Z_mod/step_count[31]
    SLICE_X34Y47         LUT6 (Prop_lut6_I2_O)        0.045     0.605 r  Z_mod/step_count_reg[22]_i_1/O
                         net (fo=1, routed)           0.000     0.605    Z_mod/step_count__0[22]
    SLICE_X34Y47         LDCE                                         r  Z_mod/step_count_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Z_mod/step_count_reg[24]/G
                            (positive level-sensitive latch)
  Destination:            Z_mod/step_count_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.645ns  (logic 0.248ns (38.453%)  route 0.397ns (61.547%))
  Logic Levels:           3  (LDCE=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         LDCE                         0.000     0.000 r  Z_mod/step_count_reg[24]/G
    SLICE_X35Y46         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  Z_mod/step_count_reg[24]/Q
                         net (fo=2, routed)           0.204     0.362    Z_mod/step_count[24]
    SLICE_X36Y44         LUT6 (Prop_lut6_I4_O)        0.045     0.407 f  Z_mod/o_Z_STEP_OBUF_inst_i_5/O
                         net (fo=33, routed)          0.193     0.600    Z_mod/o_Z_STEP_OBUF_inst_i_5_n_0
    SLICE_X36Y45         LUT6 (Prop_lut6_I5_O)        0.045     0.645 r  Z_mod/step_count_reg[13]_i_1/O
                         net (fo=1, routed)           0.000     0.645    Z_mod/step_count__0[13]
    SLICE_X36Y45         LDCE                                         r  Z_mod/step_count_reg[13]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            56 Endpoints
Min Delay            56 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bypass_mode_en_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            o_Z_MIN
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.997ns  (logic 4.065ns (40.659%)  route 5.932ns (59.341%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.536     5.080    sysclk_IBUF_BUFG
    SLICE_X30Y72         FDRE                                         r  bypass_mode_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y72         FDRE (Prop_fdre_C_Q)         0.518     5.598 f  bypass_mode_en_reg/Q
                         net (fo=25, routed)          5.932    11.530    o_Z_MIN_TRI
    U7                   OBUFT (TriStatE_obuft_T_O)
                                                      3.547    15.077 r  o_Z_MIN_OBUFT_inst/O
                         net (fo=0)                   0.000    15.077    o_Z_MIN
    U7                                                                r  o_Z_MIN (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bypass_mode_en_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            o_UART_RX
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.548ns  (logic 4.038ns (42.289%)  route 5.510ns (57.711%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.536     5.080    sysclk_IBUF_BUFG
    SLICE_X30Y72         FDRE                                         r  bypass_mode_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y72         FDRE (Prop_fdre_C_Q)         0.518     5.598 f  bypass_mode_en_reg/Q
                         net (fo=25, routed)          5.510    11.108    o_Z_MIN_TRI
    V5                   OBUFT (TriStatE_obuft_T_O)
                                                      3.520    14.627 r  o_UART_RX_OBUFT_inst/O
                         net (fo=0)                   0.000    14.627    o_UART_RX
    V5                                                                r  o_UART_RX (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bypass_mode_en_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            o_UART_TX
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.375ns  (logic 4.038ns (43.075%)  route 5.337ns (56.925%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.536     5.080    sysclk_IBUF_BUFG
    SLICE_X30Y72         FDRE                                         r  bypass_mode_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y72         FDRE (Prop_fdre_C_Q)         0.518     5.598 f  bypass_mode_en_reg/Q
                         net (fo=25, routed)          5.337    10.934    o_Z_MIN_TRI
    J1                   OBUFT (TriStatE_obuft_T_O)
                                                      3.520    14.455 r  o_UART_TX_OBUFT_inst/O
                         net (fo=0)                   0.000    14.455    o_UART_TX
    J1                                                                r  o_UART_TX (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bypass_mode_en_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            o_Y_MAX
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.360ns  (logic 4.062ns (43.401%)  route 5.298ns (56.599%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.536     5.080    sysclk_IBUF_BUFG
    SLICE_X30Y72         FDRE                                         r  bypass_mode_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y72         FDRE (Prop_fdre_C_Q)         0.518     5.598 f  bypass_mode_en_reg/Q
                         net (fo=25, routed)          5.298    10.895    o_Z_MIN_TRI
    W6                   OBUFT (TriStatE_obuft_T_O)
                                                      3.544    14.440 r  o_Y_MAX_OBUFT_inst/O
                         net (fo=0)                   0.000    14.440    o_Y_MAX
    W6                                                                r  o_Y_MAX (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bypass_mode_en_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            o_Z_STEP
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.343ns  (logic 4.295ns (45.972%)  route 5.048ns (54.028%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.536     5.080    sysclk_IBUF_BUFG
    SLICE_X30Y72         FDRE                                         r  bypass_mode_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y72         FDRE (Prop_fdre_C_Q)         0.518     5.598 r  bypass_mode_en_reg/Q
                         net (fo=25, routed)          2.018     7.616    Z_mod/edge_detect_z/o_Z_MIN_TRI
    SLICE_X32Y44         LUT6 (Prop_lut6_I0_O)        0.124     7.740 f  Z_mod/edge_detect_z/o_Z_STEP_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.444     8.184    Z_mod/edge_detect_z/o_Z_STEP_OBUF_inst_i_3_n_0
    SLICE_X32Y44         LUT6 (Prop_lut6_I3_O)        0.124     8.308 r  Z_mod/edge_detect_z/o_Z_STEP_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.585    10.893    o_Z_STEP_OBUF
    G17                  OBUF (Prop_obuf_I_O)         3.529    14.422 r  o_Z_STEP_OBUF_inst/O
                         net (fo=0)                   0.000    14.422    o_Z_STEP
    G17                                                               r  o_Z_STEP (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bypass_mode_en_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            o_Z_MAX
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.202ns  (logic 4.044ns (43.948%)  route 5.158ns (56.052%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.536     5.080    sysclk_IBUF_BUFG
    SLICE_X30Y72         FDRE                                         r  bypass_mode_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y72         FDRE (Prop_fdre_C_Q)         0.518     5.598 f  bypass_mode_en_reg/Q
                         net (fo=25, routed)          5.158    10.755    o_Z_MIN_TRI
    W7                   OBUFT (TriStatE_obuft_T_O)
                                                      3.526    14.281 r  o_Z_MAX_OBUFT_inst/O
                         net (fo=0)                   0.000    14.281    o_Z_MAX
    W7                                                                r  o_Z_MAX (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bypass_mode_en_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            o_THERM_EN
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.101ns  (logic 4.049ns (44.494%)  route 5.051ns (55.506%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.536     5.080    sysclk_IBUF_BUFG
    SLICE_X30Y72         FDRE                                         r  bypass_mode_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y72         FDRE (Prop_fdre_C_Q)         0.518     5.598 f  bypass_mode_en_reg/Q
                         net (fo=25, routed)          5.051    10.649    o_Z_MIN_TRI
    L2                   OBUFT (TriStatE_obuft_T_O)
                                                      3.531    14.180 r  o_THERM_EN_OBUFT_inst/O
                         net (fo=0)                   0.000    14.180    o_THERM_EN
    L2                                                                r  o_THERM_EN (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bypass_mode_en_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            o_X_MAX
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.850ns  (logic 4.056ns (45.836%)  route 4.793ns (54.164%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.536     5.080    sysclk_IBUF_BUFG
    SLICE_X30Y72         FDRE                                         r  bypass_mode_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y72         FDRE (Prop_fdre_C_Q)         0.518     5.598 f  bypass_mode_en_reg/Q
                         net (fo=25, routed)          4.793    10.391    o_Z_MIN_TRI
    V4                   OBUFT (TriStatE_obuft_T_O)
                                                      3.538    13.929 r  o_X_MAX_OBUFT_inst/O
                         net (fo=0)                   0.000    13.929    o_X_MAX
    V4                                                                r  o_X_MAX (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bypass_mode_en_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            o_E0_EN
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.652ns  (logic 4.037ns (46.656%)  route 4.615ns (53.344%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.536     5.080    sysclk_IBUF_BUFG
    SLICE_X30Y72         FDRE                                         r  bypass_mode_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y72         FDRE (Prop_fdre_C_Q)         0.518     5.598 f  bypass_mode_en_reg/Q
                         net (fo=25, routed)          4.615    10.213    o_Z_MIN_TRI
    L3                   OBUFT (TriStatE_obuft_T_O)
                                                      3.519    13.731 r  o_E0_EN_OBUFT_inst/O
                         net (fo=0)                   0.000    13.731    o_E0_EN
    L3                                                                r  o_E0_EN (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bypass_mode_en_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            o_E0_STEP
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.511ns  (logic 4.045ns (47.534%)  route 4.465ns (52.466%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.536     5.080    sysclk_IBUF_BUFG
    SLICE_X30Y72         FDRE                                         r  bypass_mode_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y72         FDRE (Prop_fdre_C_Q)         0.518     5.598 f  bypass_mode_en_reg/Q
                         net (fo=25, routed)          4.465    10.063    o_Z_MIN_TRI
    M3                   OBUFT (TriStatE_obuft_T_O)
                                                      3.527    13.590 r  o_E0_STEP_OBUFT_inst/O
                         net (fo=0)                   0.000    13.590    o_E0_STEP
    M3                                                                r  o_E0_STEP (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 HomingDetector/o_homing_complete_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Z_mod/step_count_reg[15]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.561ns  (logic 0.186ns (33.163%)  route 0.375ns (66.837%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.563     1.467    HomingDetector/CLK
    SLICE_X32Y45         FDRE                                         r  HomingDetector/o_homing_complete_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y45         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  HomingDetector/o_homing_complete_reg/Q
                         net (fo=2, routed)           0.185     1.792    HomingDetector/led_0_OBUF
    SLICE_X32Y45         LUT1 (Prop_lut1_I0_O)        0.045     1.837 f  HomingDetector/step_count_reg[31]_i_3/O
                         net (fo=32, routed)          0.190     2.027    Z_mod/AR[0]
    SLICE_X34Y45         LDCE                                         f  Z_mod/step_count_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HomingDetector/o_homing_complete_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Z_mod/step_count_reg[16]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.561ns  (logic 0.186ns (33.163%)  route 0.375ns (66.837%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.563     1.467    HomingDetector/CLK
    SLICE_X32Y45         FDRE                                         r  HomingDetector/o_homing_complete_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y45         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  HomingDetector/o_homing_complete_reg/Q
                         net (fo=2, routed)           0.185     1.792    HomingDetector/led_0_OBUF
    SLICE_X32Y45         LUT1 (Prop_lut1_I0_O)        0.045     1.837 f  HomingDetector/step_count_reg[31]_i_3/O
                         net (fo=32, routed)          0.190     2.027    Z_mod/AR[0]
    SLICE_X34Y45         LDCE                                         f  Z_mod/step_count_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HomingDetector/o_homing_complete_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Z_mod/step_count_reg[18]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.561ns  (logic 0.186ns (33.163%)  route 0.375ns (66.837%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.563     1.467    HomingDetector/CLK
    SLICE_X32Y45         FDRE                                         r  HomingDetector/o_homing_complete_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y45         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  HomingDetector/o_homing_complete_reg/Q
                         net (fo=2, routed)           0.185     1.792    HomingDetector/led_0_OBUF
    SLICE_X32Y45         LUT1 (Prop_lut1_I0_O)        0.045     1.837 f  HomingDetector/step_count_reg[31]_i_3/O
                         net (fo=32, routed)          0.190     2.027    Z_mod/AR[0]
    SLICE_X34Y45         LDCE                                         f  Z_mod/step_count_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HomingDetector/o_homing_complete_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Z_mod/step_count_reg[19]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.561ns  (logic 0.186ns (33.163%)  route 0.375ns (66.837%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.563     1.467    HomingDetector/CLK
    SLICE_X32Y45         FDRE                                         r  HomingDetector/o_homing_complete_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y45         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  HomingDetector/o_homing_complete_reg/Q
                         net (fo=2, routed)           0.185     1.792    HomingDetector/led_0_OBUF
    SLICE_X32Y45         LUT1 (Prop_lut1_I0_O)        0.045     1.837 f  HomingDetector/step_count_reg[31]_i_3/O
                         net (fo=32, routed)          0.190     2.027    Z_mod/AR[0]
    SLICE_X34Y45         LDCE                                         f  Z_mod/step_count_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HomingDetector/o_homing_complete_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Z_mod/step_count_reg[17]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.589ns  (logic 0.186ns (31.555%)  route 0.403ns (68.445%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.563     1.467    HomingDetector/CLK
    SLICE_X32Y45         FDRE                                         r  HomingDetector/o_homing_complete_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y45         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  HomingDetector/o_homing_complete_reg/Q
                         net (fo=2, routed)           0.185     1.792    HomingDetector/led_0_OBUF
    SLICE_X32Y45         LUT1 (Prop_lut1_I0_O)        0.045     1.837 f  HomingDetector/step_count_reg[31]_i_3/O
                         net (fo=32, routed)          0.219     2.056    Z_mod/AR[0]
    SLICE_X33Y46         LDCE                                         f  Z_mod/step_count_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HomingDetector/o_homing_complete_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Z_mod/step_count_reg[20]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.594ns  (logic 0.186ns (31.324%)  route 0.408ns (68.676%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.563     1.467    HomingDetector/CLK
    SLICE_X32Y45         FDRE                                         r  HomingDetector/o_homing_complete_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y45         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  HomingDetector/o_homing_complete_reg/Q
                         net (fo=2, routed)           0.185     1.792    HomingDetector/led_0_OBUF
    SLICE_X32Y45         LUT1 (Prop_lut1_I0_O)        0.045     1.837 f  HomingDetector/step_count_reg[31]_i_3/O
                         net (fo=32, routed)          0.223     2.060    Z_mod/AR[0]
    SLICE_X32Y46         LDCE                                         f  Z_mod/step_count_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HomingDetector/o_homing_complete_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Z_mod/step_count_reg[4]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.627ns  (logic 0.186ns (29.664%)  route 0.441ns (70.336%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.563     1.467    HomingDetector/CLK
    SLICE_X32Y45         FDRE                                         r  HomingDetector/o_homing_complete_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y45         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  HomingDetector/o_homing_complete_reg/Q
                         net (fo=2, routed)           0.185     1.792    HomingDetector/led_0_OBUF
    SLICE_X32Y45         LUT1 (Prop_lut1_I0_O)        0.045     1.837 f  HomingDetector/step_count_reg[31]_i_3/O
                         net (fo=32, routed)          0.256     2.094    Z_mod/AR[0]
    SLICE_X35Y43         LDCE                                         f  Z_mod/step_count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HomingDetector/o_homing_complete_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Z_mod/step_count_reg[5]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.627ns  (logic 0.186ns (29.664%)  route 0.441ns (70.336%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.563     1.467    HomingDetector/CLK
    SLICE_X32Y45         FDRE                                         r  HomingDetector/o_homing_complete_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y45         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  HomingDetector/o_homing_complete_reg/Q
                         net (fo=2, routed)           0.185     1.792    HomingDetector/led_0_OBUF
    SLICE_X32Y45         LUT1 (Prop_lut1_I0_O)        0.045     1.837 f  HomingDetector/step_count_reg[31]_i_3/O
                         net (fo=32, routed)          0.256     2.094    Z_mod/AR[0]
    SLICE_X35Y43         LDCE                                         f  Z_mod/step_count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HomingDetector/o_homing_complete_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Z_mod/step_count_reg[6]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.627ns  (logic 0.186ns (29.664%)  route 0.441ns (70.336%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.563     1.467    HomingDetector/CLK
    SLICE_X32Y45         FDRE                                         r  HomingDetector/o_homing_complete_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y45         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  HomingDetector/o_homing_complete_reg/Q
                         net (fo=2, routed)           0.185     1.792    HomingDetector/led_0_OBUF
    SLICE_X32Y45         LUT1 (Prop_lut1_I0_O)        0.045     1.837 f  HomingDetector/step_count_reg[31]_i_3/O
                         net (fo=32, routed)          0.256     2.094    Z_mod/AR[0]
    SLICE_X34Y43         LDCE                                         f  Z_mod/step_count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HomingDetector/o_homing_complete_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Z_mod/step_count_reg[7]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.627ns  (logic 0.186ns (29.664%)  route 0.441ns (70.336%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.563     1.467    HomingDetector/CLK
    SLICE_X32Y45         FDRE                                         r  HomingDetector/o_homing_complete_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y45         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  HomingDetector/o_homing_complete_reg/Q
                         net (fo=2, routed)           0.185     1.792    HomingDetector/led_0_OBUF
    SLICE_X32Y45         LUT1 (Prop_lut1_I0_O)        0.045     1.837 f  HomingDetector/step_count_reg[31]_i_3/O
                         net (fo=32, routed)          0.256     2.094    Z_mod/AR[0]
    SLICE_X35Y43         LDCE                                         f  Z_mod/step_count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_Y_MIN
                            (input port)
  Destination:            HomingDetector/y_homed_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.746ns  (logic 1.572ns (23.307%)  route 5.173ns (76.693%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.809ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.809ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A15                                               0.000     0.000 r  i_Y_MIN (IN)
                         net (fo=0)                   0.000     0.000    i_Y_MIN
    A15                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  i_Y_MIN_IBUF_inst/O
                         net (fo=2, routed)           5.173     6.622    HomingDetector/o_Y_MIN_OBUF
    SLICE_X34Y46         LUT3 (Prop_lut3_I1_O)        0.124     6.746 r  HomingDetector/y_homed_i_1/O
                         net (fo=1, routed)           0.000     6.746    HomingDetector/y_homed_i_1_n_0
    SLICE_X34Y46         FDRE                                         r  HomingDetector/y_homed_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.444     4.809    HomingDetector/CLK
    SLICE_X34Y46         FDRE                                         r  HomingDetector/y_homed_reg/C

Slack:                    inf
  Source:                 i_Z_MIN
                            (input port)
  Destination:            HomingDetector/z_homed_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.998ns  (logic 1.580ns (31.606%)  route 3.418ns (68.394%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.809ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.809ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 r  i_Z_MIN (IN)
                         net (fo=0)                   0.000     0.000    i_Z_MIN
    K3                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  i_Z_MIN_IBUF_inst/O
                         net (fo=2, routed)           3.418     4.874    HomingDetector/o_Z_MIN_OBUF
    SLICE_X34Y46         LUT3 (Prop_lut3_I2_O)        0.124     4.998 r  HomingDetector/z_homed_i_1/O
                         net (fo=1, routed)           0.000     4.998    HomingDetector/z_homed_i_1_n_0
    SLICE_X34Y46         FDRE                                         r  HomingDetector/z_homed_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.444     4.809    HomingDetector/CLK
    SLICE_X34Y46         FDRE                                         r  HomingDetector/z_homed_reg/C

Slack:                    inf
  Source:                 i_X_STEP
                            (input port)
  Destination:            HomingDetector/x_homed_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.528ns  (logic 1.579ns (34.878%)  route 2.949ns (65.122%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.809ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.809ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  i_X_STEP (IN)
                         net (fo=0)                   0.000     0.000    i_X_STEP
    T1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 r  i_X_STEP_IBUF_inst/O
                         net (fo=2, routed)           2.455     3.910    HomingDetector/o_X_STEP_OBUF
    SLICE_X34Y45         LUT3 (Prop_lut3_I2_O)        0.124     4.034 r  HomingDetector/x_homed_i_1/O
                         net (fo=1, routed)           0.493     4.528    HomingDetector/x_homed_i_1_n_0
    SLICE_X35Y45         FDRE                                         r  HomingDetector/x_homed_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.444     4.809    HomingDetector/CLK
    SLICE_X35Y45         FDRE                                         r  HomingDetector/x_homed_reg/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            button_debounce_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.119ns  (logic 1.463ns (35.514%)  route 2.656ns (64.486%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.785ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  btn0_IBUF_inst/O
                         net (fo=1, routed)           2.656     4.119    btn0_IBUF
    SLICE_X30Y72         FDRE                                         r  button_debounce_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.421     4.785    sysclk_IBUF_BUFG
    SLICE_X30Y72         FDRE                                         r  button_debounce_reg[0]/C

Slack:                    inf
  Source:                 i_Z_STEP
                            (input port)
  Destination:            Z_mod/edge_detect_z/prev_input_signal_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.653ns  (logic 1.449ns (39.656%)  route 2.204ns (60.344%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.810ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.810ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L18                                               0.000     0.000 r  i_Z_STEP (IN)
                         net (fo=0)                   0.000     0.000    i_Z_STEP
    L18                  IBUF (Prop_ibuf_I_O)         1.449     1.449 r  i_Z_STEP_IBUF_inst/O
                         net (fo=5, routed)           2.204     3.653    Z_mod/edge_detect_z/i_Z_STEP_IBUF
    SLICE_X33Y44         FDRE                                         r  Z_mod/edge_detect_z/prev_input_signal_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.445     4.810    Z_mod/edge_detect_z/CLK
    SLICE_X33Y44         FDRE                                         r  Z_mod/edge_detect_z/prev_input_signal_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_Z_STEP
                            (input port)
  Destination:            Z_mod/edge_detect_z/prev_input_signal_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.212ns  (logic 0.217ns (17.881%)  route 0.995ns (82.119%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L18                                               0.000     0.000 r  i_Z_STEP (IN)
                         net (fo=0)                   0.000     0.000    i_Z_STEP
    L18                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  i_Z_STEP_IBUF_inst/O
                         net (fo=5, routed)           0.995     1.212    Z_mod/edge_detect_z/i_Z_STEP_IBUF
    SLICE_X33Y44         FDRE                                         r  Z_mod/edge_detect_z/prev_input_signal_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.832     1.981    Z_mod/edge_detect_z/CLK
    SLICE_X33Y44         FDRE                                         r  Z_mod/edge_detect_z/prev_input_signal_reg/C

Slack:                    inf
  Source:                 i_Z_STEP
                            (input port)
  Destination:            HomingDetector/z_homed_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.329ns  (logic 0.262ns (19.695%)  route 1.067ns (80.305%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L18                                               0.000     0.000 r  i_Z_STEP (IN)
                         net (fo=0)                   0.000     0.000    i_Z_STEP
    L18                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  i_Z_STEP_IBUF_inst/O
                         net (fo=5, routed)           1.067     1.284    HomingDetector/i_Z_STEP_IBUF
    SLICE_X34Y46         LUT3 (Prop_lut3_I1_O)        0.045     1.329 r  HomingDetector/z_homed_i_1/O
                         net (fo=1, routed)           0.000     1.329    HomingDetector/z_homed_i_1_n_0
    SLICE_X34Y46         FDRE                                         r  HomingDetector/z_homed_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.831     1.980    HomingDetector/CLK
    SLICE_X34Y46         FDRE                                         r  HomingDetector/z_homed_reg/C

Slack:                    inf
  Source:                 i_X_MIN
                            (input port)
  Destination:            HomingDetector/x_homed_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.383ns  (logic 0.266ns (19.227%)  route 1.117ns (80.773%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  i_X_MIN (IN)
                         net (fo=0)                   0.000     0.000    i_X_MIN
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_X_MIN_IBUF_inst/O
                         net (fo=2, routed)           0.961     1.182    HomingDetector/o_X_MIN_OBUF
    SLICE_X34Y45         LUT3 (Prop_lut3_I1_O)        0.045     1.227 r  HomingDetector/x_homed_i_1/O
                         net (fo=1, routed)           0.156     1.383    HomingDetector/x_homed_i_1_n_0
    SLICE_X35Y45         FDRE                                         r  HomingDetector/x_homed_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.831     1.980    HomingDetector/CLK
    SLICE_X35Y45         FDRE                                         r  HomingDetector/x_homed_reg/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            button_debounce_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.394ns  (logic 0.231ns (16.565%)  route 1.163ns (83.435%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.966ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.966ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn0_IBUF_inst/O
                         net (fo=1, routed)           1.163     1.394    btn0_IBUF
    SLICE_X30Y72         FDRE                                         r  button_debounce_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.816     1.966    sysclk_IBUF_BUFG
    SLICE_X30Y72         FDRE                                         r  button_debounce_reg[0]/C

Slack:                    inf
  Source:                 i_Y_STEP
                            (input port)
  Destination:            HomingDetector/y_homed_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.654ns  (logic 0.269ns (16.235%)  route 1.386ns (83.765%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W4                                                0.000     0.000 r  i_Y_STEP (IN)
                         net (fo=0)                   0.000     0.000    i_Y_STEP
    W4                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  i_Y_STEP_IBUF_inst/O
                         net (fo=2, routed)           1.386     1.609    HomingDetector/o_Y_STEP_OBUF
    SLICE_X34Y46         LUT3 (Prop_lut3_I2_O)        0.045     1.654 r  HomingDetector/y_homed_i_1/O
                         net (fo=1, routed)           0.000     1.654    HomingDetector/y_homed_i_1_n_0
    SLICE_X34Y46         FDRE                                         r  HomingDetector/y_homed_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.831     1.980    HomingDetector/CLK
    SLICE_X34Y46         FDRE                                         r  HomingDetector/y_homed_reg/C





