Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3.1 (win64) Build 2035080 Fri Oct 20 14:20:01 MDT 2017
| Date         : Tue Aug 28 14:01:44 2018
| Host         : VLAB-029 running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -file top_level_shell_timing_summary_routed.rpt -warn_on_violation -rpx top_level_shell_timing_summary_routed.rpx
| Design       : top_level_shell
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.19 2017-08-11
---------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 20 register/latch pins with no clock driven by root clock pin: sclk_unbuf_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 50 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      9.633        0.000                      0                  452        0.128        0.000                      0                  452        9.500        0.000                       0                   168  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         9.633        0.000                      0                  452        0.128        0.000                      0                  452        9.500        0.000                       0                   168  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        9.633ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.128ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.633ns  (required time - arrival time)
  Source:                 Cursor_Update/ucursor_in_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Cursor_Update/ucursor_in_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.138ns  (logic 3.747ns (36.961%)  route 6.391ns (63.039%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 24.776 - 20.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.553     5.074    Cursor_Update/clk_IBUF_BUFG
    SLICE_X30Y53         FDRE                                         r  Cursor_Update/ucursor_in_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y53         FDRE (Prop_fdre_C_Q)         0.518     5.592 f  Cursor_Update/ucursor_in_reg[10]/Q
                         net (fo=20, routed)          1.435     7.027    Cursor_Update/ucursor_in_reg[10]
    SLICE_X34Y50         LUT3 (Prop_lut3_I2_O)        0.146     7.173 r  Cursor_Update/ucursor_in1__1_carry__1_i_12/O
                         net (fo=2, routed)           0.609     7.783    Cursor_Update/ucursor_in1__1_carry__1_i_12_n_0
    SLICE_X34Y51         LUT5 (Prop_lut5_I1_O)        0.328     8.111 r  Cursor_Update/ucursor_in1__1_carry__2_i_4/O
                         net (fo=2, routed)           0.543     8.654    Cursor_Update/ucursor_in1__1_carry__2_i_4_n_0
    SLICE_X32Y51         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556     9.210 r  Cursor_Update/ucursor_in1__1_carry__2/O[2]
                         net (fo=2, routed)           0.695     9.904    Cursor_Update/ucursor_in1__1_carry__2_n_5
    SLICE_X35Y51         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.726    10.630 r  Cursor_Update/ucursor_in1__35_carry/O[1]
                         net (fo=1, routed)           0.551    11.181    Cursor_Update/ucursor_in1__35_carry_n_6
    SLICE_X35Y48         LUT2 (Prop_lut2_I1_O)        0.303    11.484 r  Cursor_Update/ucursor_in1__41_carry__0_i_1/O
                         net (fo=1, routed)           0.000    11.484    Cursor_Update/ucursor_in1__41_carry__0_i_1_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.885 r  Cursor_Update/ucursor_in1__41_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.885    Cursor_Update/ucursor_in1__41_carry__0_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.107 r  Cursor_Update/ucursor_in1__41_carry__1/O[0]
                         net (fo=2, routed)           0.609    12.716    Cursor_Update/ucursor_in1__41_carry__1_n_7
    SLICE_X34Y48         LUT4 (Prop_lut4_I3_O)        0.299    13.015 r  Cursor_Update/ucursor_in[0]_i_18/O
                         net (fo=1, routed)           0.661    13.676    Cursor_Update/ucursor_in[0]_i_18_n_0
    SLICE_X34Y49         LUT6 (Prop_lut6_I3_O)        0.124    13.800 r  Cursor_Update/ucursor_in[0]_i_5/O
                         net (fo=1, routed)           0.425    14.226    Cursor_Update/ucursor_in[0]_i_5_n_0
    SLICE_X33Y50         LUT6 (Prop_lut6_I5_O)        0.124    14.350 r  Cursor_Update/ucursor_in[0]_i_1/O
                         net (fo=15, routed)          0.862    15.212    Cursor_Update/ucursor_in[0]_i_1_n_0
    SLICE_X30Y54         FDRE                                         r  Cursor_Update/ucursor_in_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.435    24.776    Cursor_Update/clk_IBUF_BUFG
    SLICE_X30Y54         FDRE                                         r  Cursor_Update/ucursor_in_reg[12]/C
                         clock pessimism              0.273    25.049    
                         clock uncertainty           -0.035    25.014    
    SLICE_X30Y54         FDRE (Setup_fdre_C_CE)      -0.169    24.845    Cursor_Update/ucursor_in_reg[12]
  -------------------------------------------------------------------
                         required time                         24.845    
                         arrival time                         -15.212    
  -------------------------------------------------------------------
                         slack                                  9.633    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 Cursor_Update/ucursor_in_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Cursor_Update/cursor_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.164ns (36.382%)  route 0.287ns (63.618%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.562     1.445    Cursor_Update/clk_IBUF_BUFG
    SLICE_X30Y51         FDRE                                         r  Cursor_Update/ucursor_in_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y51         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  Cursor_Update/ucursor_in_reg[0]/Q
                         net (fo=14, routed)          0.287     1.896    Cursor_Update/cursor_out_reg[14]_0[0]
    SLICE_X38Y51         FDRE                                         r  Cursor_Update/cursor_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.830     1.958    Cursor_Update/clk_IBUF_BUFG
    SLICE_X38Y51         FDRE                                         r  Cursor_Update/cursor_out_reg[0]/C
                         clock pessimism             -0.249     1.709    
    SLICE_X38Y51         FDRE (Hold_fdre_C_D)         0.059     1.768    Cursor_Update/cursor_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.768    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.128    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB18_X1Y22  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X38Y51  Cursor_Update/cursor_out_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X37Y63  Hor_B_Debouncer/curr_state_reg[0]/C



