TimeQuest Timing Analyzer report for DE2_TV
Sun May 05 20:22:13 2013
Quartus II 64-Bit Version 11.0 Build 157 04/27/2011 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow Model Fmax Summary
  7. Slow Model Setup Summary
  8. Slow Model Hold Summary
  9. Slow Model Recovery Summary
 10. Slow Model Removal Summary
 11. Slow Model Minimum Pulse Width Summary
 12. Slow Model Setup: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0'
 13. Slow Model Setup: 'OSC_27'
 14. Slow Model Setup: 'OSC_50'
 15. Slow Model Setup: 'TD_CLK'
 16. Slow Model Setup: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2'
 17. Slow Model Hold: 'OSC_27'
 18. Slow Model Hold: 'OSC_50'
 19. Slow Model Hold: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0'
 20. Slow Model Hold: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2'
 21. Slow Model Hold: 'TD_CLK'
 22. Slow Model Recovery: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0'
 23. Slow Model Recovery: 'OSC_27'
 24. Slow Model Removal: 'OSC_27'
 25. Slow Model Removal: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0'
 26. Slow Model Minimum Pulse Width: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0'
 27. Slow Model Minimum Pulse Width: 'OSC_50'
 28. Slow Model Minimum Pulse Width: 'OSC_27'
 29. Slow Model Minimum Pulse Width: 'TD_CLK'
 30. Slow Model Minimum Pulse Width: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2'
 31. Setup Times
 32. Hold Times
 33. Clock to Output Times
 34. Minimum Clock to Output Times
 35. Propagation Delay
 36. Minimum Propagation Delay
 37. Output Enable Times
 38. Minimum Output Enable Times
 39. Output Disable Times
 40. Minimum Output Disable Times
 41. Fast Model Setup Summary
 42. Fast Model Hold Summary
 43. Fast Model Recovery Summary
 44. Fast Model Removal Summary
 45. Fast Model Minimum Pulse Width Summary
 46. Fast Model Setup: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0'
 47. Fast Model Setup: 'OSC_50'
 48. Fast Model Setup: 'OSC_27'
 49. Fast Model Setup: 'TD_CLK'
 50. Fast Model Setup: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2'
 51. Fast Model Hold: 'OSC_27'
 52. Fast Model Hold: 'OSC_50'
 53. Fast Model Hold: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0'
 54. Fast Model Hold: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2'
 55. Fast Model Hold: 'TD_CLK'
 56. Fast Model Recovery: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0'
 57. Fast Model Recovery: 'OSC_27'
 58. Fast Model Removal: 'OSC_27'
 59. Fast Model Removal: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0'
 60. Fast Model Minimum Pulse Width: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0'
 61. Fast Model Minimum Pulse Width: 'OSC_50'
 62. Fast Model Minimum Pulse Width: 'TD_CLK'
 63. Fast Model Minimum Pulse Width: 'OSC_27'
 64. Fast Model Minimum Pulse Width: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2'
 65. Setup Times
 66. Hold Times
 67. Clock to Output Times
 68. Minimum Clock to Output Times
 69. Propagation Delay
 70. Minimum Propagation Delay
 71. Output Enable Times
 72. Minimum Output Enable Times
 73. Output Disable Times
 74. Minimum Output Disable Times
 75. Multicorner Timing Analysis Summary
 76. Setup Times
 77. Hold Times
 78. Clock to Output Times
 79. Minimum Clock to Output Times
 80. Progagation Delay
 81. Minimum Progagation Delay
 82. Setup Transfers
 83. Hold Transfers
 84. Recovery Transfers
 85. Removal Transfers
 86. Report TCCS
 87. Report RSKM
 88. Unconstrained Paths
 89. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                      ;
+--------------------+---------------------------------------------------+
; Quartus II Version ; Version 11.0 Build 157 04/27/2011 SJ Full Version ;
; Revision Name      ; DE2_TV                                            ;
; Device Family      ; Cyclone II                                        ;
; Device Name        ; EP2C35F672C8                                      ;
; Timing Models      ; Final                                             ;
; Delay Model        ; Combined                                          ;
; Rise/Fall Delays   ; Unavailable                                       ;
+--------------------+---------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ; < 0.1%      ;
;     3-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; DE2_TV.sdc    ; OK     ; Sun May 05 20:22:10 2013 ;
+---------------+--------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                   ;
+---------------------------------------------------------------------------+-----------+------------+-----------+--------+------------+------------+-----------+-------------+--------+--------+-----------+------------+----------+--------+---------------------------------------------+-----------------------------------------------+
; Clock Name                                                                ; Type      ; Period     ; Frequency ; Rise   ; Fall       ; Duty Cycle ; Divide by ; Multiply by ; Phase  ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                      ; Targets                                       ;
+---------------------------------------------------------------------------+-----------+------------+-----------+--------+------------+------------+-----------+-------------+--------+--------+-----------+------------+----------+--------+---------------------------------------------+-----------------------------------------------+
; OSC_27                                                                    ; Base      ; 37.037     ; 27.0 MHz  ; 0.000  ; 18.518     ;            ;           ;             ;        ;        ;           ;            ;          ;        ;                                             ; { OSC_27 }                                    ;
; OSC_50                                                                    ; Base      ; 20.000     ; 50.0 MHz  ; 0.000  ; 10.000     ;            ;           ;             ;        ;        ;           ;            ;          ;        ;                                             ; { OSC_50 }                                    ;
; Reset_Delay:u3|oRST_0                                                     ; Generated ; 327680.000 ; 0.0 MHz   ; 0.000  ; 163840.000 ;            ; 16384     ; 1           ;        ;        ;           ;            ; false    ; OSC_50 ; OSC_50                                      ; { Reset_Delay:u3|oRST_0 }                     ;
; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Generated ; 9.259      ; 108.0 MHz ; 0.000  ; 4.629      ; 50.00      ; 1         ; 4           ;        ;        ;           ;            ; false    ; OSC_27 ; u6|sdram_pll1|altpll_component|pll|inclk[0] ; { u6|sdram_pll1|altpll_component|pll|clk[0] } ;
; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk1 ; Generated ; 9.259      ; 108.0 MHz ; -3.009 ; 1.620      ; 50.00      ; 1         ; 4           ; -117.0 ;        ;           ;            ; false    ; OSC_27 ; u6|sdram_pll1|altpll_component|pll|inclk[0] ; { u6|sdram_pll1|altpll_component|pll|clk[1] } ;
; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Generated ; 53.703     ; 18.62 MHz ; 0.000  ; 26.851     ; 50.00      ; 29        ; 20          ;        ;        ;           ;            ; false    ; OSC_27 ; u6|sdram_pll1|altpll_component|pll|inclk[0] ; { u6|sdram_pll1|altpll_component|pll|clk[2] } ;
; TD_CLK                                                                    ; Base      ; 37.037     ; 27.0 MHz  ; 0.000  ; 18.518     ;            ;           ;             ;        ;        ;           ;            ;          ;        ;                                             ; { TD_CLK }                                    ;
+---------------------------------------------------------------------------+-----------+------------+-----------+--------+------------+------------+-----------+-------------+--------+--------+-----------+------------+----------+--------+---------------------------------------------+-----------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                         ;
+------------+-----------------+---------------------------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                ; Note ;
+------------+-----------------+---------------------------------------------------------------------------+------+
; 40.11 MHz  ; 40.11 MHz       ; OSC_27                                                                    ;      ;
; 60.19 MHz  ; 60.19 MHz       ; TD_CLK                                                                    ;      ;
; 154.99 MHz ; 154.99 MHz      ; OSC_50                                                                    ;      ;
; 155.33 MHz ; 155.33 MHz      ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;      ;
; 235.85 MHz ; 235.85 MHz      ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ;      ;
+------------+-----------------+---------------------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------------------------------------------+
; Slow Model Setup Summary                                                                           ;
+---------------------------------------------------------------------------+--------+---------------+
; Clock                                                                     ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------+--------+---------------+
; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 2.821  ; 0.000         ;
; OSC_27                                                                    ; 12.106 ; 0.000         ;
; OSC_50                                                                    ; 13.548 ; 0.000         ;
; TD_CLK                                                                    ; 20.424 ; 0.000         ;
; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 49.463 ; 0.000         ;
+---------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------+
; Slow Model Hold Summary                                                                           ;
+---------------------------------------------------------------------------+-------+---------------+
; Clock                                                                     ; Slack ; End Point TNS ;
+---------------------------------------------------------------------------+-------+---------------+
; OSC_27                                                                    ; 0.499 ; 0.000         ;
; OSC_50                                                                    ; 0.499 ; 0.000         ;
; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.499 ; 0.000         ;
; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.499 ; 0.000         ;
; TD_CLK                                                                    ; 0.499 ; 0.000         ;
+---------------------------------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------------------------------+
; Slow Model Recovery Summary                                                                        ;
+---------------------------------------------------------------------------+--------+---------------+
; Clock                                                                     ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------+--------+---------------+
; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 2.718  ; 0.000         ;
; OSC_27                                                                    ; 16.222 ; 0.000         ;
+---------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------+
; Slow Model Removal Summary                                                                        ;
+---------------------------------------------------------------------------+-------+---------------+
; Clock                                                                     ; Slack ; End Point TNS ;
+---------------------------------------------------------------------------+-------+---------------+
; OSC_27                                                                    ; 1.929 ; 0.000         ;
; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 5.969 ; 0.000         ;
+---------------------------------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                                                             ;
+---------------------------------------------------------------------------+--------+---------------+
; Clock                                                                     ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------+--------+---------------+
; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 1.562  ; 0.000         ;
; OSC_50                                                                    ; 8.758  ; 0.000         ;
; OSC_27                                                                    ; 15.451 ; 0.000         ;
; TD_CLK                                                                    ; 15.451 ; 0.000         ;
; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 25.609 ; 0.000         ;
+---------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                       ; To Node                                                                                                                                                           ; Launch Clock                                                              ; Latch Clock                                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+
; 2.821 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[7]  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_gray2bin_kdb:wrptr_g_gray2bin|xor6_OTERM103                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.000      ; 6.478      ;
; 2.828 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[8]                                                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|op_1~16_OTERM45                                               ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.000      ; 6.471      ;
; 2.914 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[8]                                                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|op_1~14_OTERM47                                               ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.000      ; 6.385      ;
; 2.997 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[6]                                                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|op_1~16_OTERM45                                               ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.000      ; 6.302      ;
; 3.017 ; Sdram_Control_4Port:u6|mWR                                                                                                                                      ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.079      ; 6.275      ;
; 3.017 ; Sdram_Control_4Port:u6|mWR                                                                                                                                      ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.079      ; 6.275      ;
; 3.017 ; Sdram_Control_4Port:u6|mWR                                                                                                                                      ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.079      ; 6.275      ;
; 3.017 ; Sdram_Control_4Port:u6|mWR                                                                                                                                      ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.079      ; 6.275      ;
; 3.017 ; Sdram_Control_4Port:u6|mWR                                                                                                                                      ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.079      ; 6.275      ;
; 3.017 ; Sdram_Control_4Port:u6|mWR                                                                                                                                      ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.079      ; 6.275      ;
; 3.017 ; Sdram_Control_4Port:u6|mWR                                                                                                                                      ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.079      ; 6.275      ;
; 3.017 ; Sdram_Control_4Port:u6|mWR                                                                                                                                      ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.079      ; 6.275      ;
; 3.017 ; Sdram_Control_4Port:u6|mWR                                                                                                                                      ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.079      ; 6.275      ;
; 3.026 ; Sdram_Control_4Port:u6|mWR                                                                                                                                      ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.078      ; 6.265      ;
; 3.026 ; Sdram_Control_4Port:u6|mWR                                                                                                                                      ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.078      ; 6.265      ;
; 3.026 ; Sdram_Control_4Port:u6|mWR                                                                                                                                      ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.078      ; 6.265      ;
; 3.026 ; Sdram_Control_4Port:u6|mWR                                                                                                                                      ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.078      ; 6.265      ;
; 3.026 ; Sdram_Control_4Port:u6|mWR                                                                                                                                      ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.078      ; 6.265      ;
; 3.026 ; Sdram_Control_4Port:u6|mWR                                                                                                                                      ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.078      ; 6.265      ;
; 3.026 ; Sdram_Control_4Port:u6|mWR                                                                                                                                      ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[15] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.078      ; 6.265      ;
; 3.057 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[7]                                                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|op_1~16_OTERM45                                               ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.000      ; 6.242      ;
; 3.065 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                     ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_gray2bin_kdb:wrptr_g_gray2bin|xor6_OTERM103                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.000      ; 6.234      ;
; 3.083 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[6]                                                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|op_1~14_OTERM47                                               ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.000      ; 6.216      ;
; 3.143 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[7]                                                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|op_1~14_OTERM47                                               ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.000      ; 6.156      ;
; 3.159 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                     ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_gray2bin_kdb:wrptr_g_gray2bin|xor6_OTERM103                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.000      ; 6.140      ;
; 3.179 ; Sdram_Control_4Port:u6|IN_REQ                                                                                                                                   ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.079      ; 6.113      ;
; 3.179 ; Sdram_Control_4Port:u6|IN_REQ                                                                                                                                   ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.079      ; 6.113      ;
; 3.179 ; Sdram_Control_4Port:u6|IN_REQ                                                                                                                                   ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.079      ; 6.113      ;
; 3.179 ; Sdram_Control_4Port:u6|IN_REQ                                                                                                                                   ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.079      ; 6.113      ;
; 3.179 ; Sdram_Control_4Port:u6|IN_REQ                                                                                                                                   ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.079      ; 6.113      ;
; 3.179 ; Sdram_Control_4Port:u6|IN_REQ                                                                                                                                   ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.079      ; 6.113      ;
; 3.179 ; Sdram_Control_4Port:u6|IN_REQ                                                                                                                                   ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.079      ; 6.113      ;
; 3.179 ; Sdram_Control_4Port:u6|IN_REQ                                                                                                                                   ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.079      ; 6.113      ;
; 3.179 ; Sdram_Control_4Port:u6|IN_REQ                                                                                                                                   ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.079      ; 6.113      ;
; 3.188 ; Sdram_Control_4Port:u6|IN_REQ                                                                                                                                   ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.078      ; 6.103      ;
; 3.188 ; Sdram_Control_4Port:u6|IN_REQ                                                                                                                                   ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.078      ; 6.103      ;
; 3.188 ; Sdram_Control_4Port:u6|IN_REQ                                                                                                                                   ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.078      ; 6.103      ;
; 3.188 ; Sdram_Control_4Port:u6|IN_REQ                                                                                                                                   ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.078      ; 6.103      ;
; 3.188 ; Sdram_Control_4Port:u6|IN_REQ                                                                                                                                   ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.078      ; 6.103      ;
; 3.188 ; Sdram_Control_4Port:u6|IN_REQ                                                                                                                                   ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.078      ; 6.103      ;
; 3.188 ; Sdram_Control_4Port:u6|IN_REQ                                                                                                                                   ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[15] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.078      ; 6.103      ;
; 3.219 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                     ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_gray2bin_kdb:wrptr_g_gray2bin|xor6_OTERM103                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.000      ; 6.080      ;
; 3.220 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                     ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_gray2bin_kdb:wrptr_g_gray2bin|xor6_OTERM103                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.000      ; 6.079      ;
; 3.222 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[7] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|op_1~16_OTERM45                                               ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.000      ; 6.077      ;
; 3.231 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[4]                                                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.077      ; 6.059      ;
; 3.231 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[4]                                                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.077      ; 6.059      ;
; 3.231 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[4]                                                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.077      ; 6.059      ;
; 3.231 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[4]                                                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.077      ; 6.059      ;
; 3.231 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[4]                                                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.077      ; 6.059      ;
; 3.231 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[4]                                                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.077      ; 6.059      ;
; 3.231 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[4]                                                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.077      ; 6.059      ;
; 3.231 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[4]                                                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.077      ; 6.059      ;
; 3.231 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[4]                                                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.077      ; 6.059      ;
; 3.240 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[4]                                                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.076      ; 6.049      ;
; 3.240 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[4]                                                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.076      ; 6.049      ;
; 3.240 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[4]                                                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.076      ; 6.049      ;
; 3.240 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[4]                                                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.076      ; 6.049      ;
; 3.240 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[4]                                                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.076      ; 6.049      ;
; 3.240 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[4]                                                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.076      ; 6.049      ;
; 3.240 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[4]                                                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[15] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.076      ; 6.049      ;
; 3.251 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                     ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_gray2bin_kdb:wrptr_g_gray2bin|xor6_OTERM103                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.000      ; 6.048      ;
; 3.268 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                     ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_gray2bin_kdb:wrptr_g_gray2bin|xor6_OTERM105                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.000      ; 6.031      ;
; 3.282 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[6] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|op_1~16_OTERM45                                               ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.000      ; 6.017      ;
; 3.293 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                          ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_gray2bin_kdb:wrptr_g_gray2bin|xor6_OTERM103                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.000      ; 6.006      ;
; 3.308 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[7] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|op_1~14_OTERM47                                               ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.000      ; 5.991      ;
; 3.326 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[1]  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_gray2bin_kdb:wrptr_g_gray2bin|xor6_OTERM103                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.000      ; 5.973      ;
; 3.331 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[7]  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_gray2bin_kdb:wrptr_g_gray2bin|xor6_OTERM105                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.000      ; 5.968      ;
; 3.368 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[6] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|op_1~14_OTERM47                                               ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.000      ; 5.931      ;
; 3.390 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|op_1~14_OTERM47                                             ; Sdram_Control_4Port:u6|mADDR[11]                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.001     ; 5.908      ;
; 3.390 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|op_1~14_OTERM47                                             ; Sdram_Control_4Port:u6|mADDR[12]                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.001     ; 5.908      ;
; 3.390 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|op_1~14_OTERM47                                             ; Sdram_Control_4Port:u6|mADDR[16]                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.001     ; 5.908      ;
; 3.392 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|op_1~14_OTERM47                                             ; Sdram_Control_4Port:u6|mADDR[7]                                                                                                                                   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.002     ; 5.905      ;
; 3.392 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|op_1~14_OTERM47                                             ; Sdram_Control_4Port:u6|mADDR[13]                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.002     ; 5.905      ;
; 3.405 ; Sdram_Control_4Port:u6|RD_MASK[1]                                                                                                                               ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_gray2bin_kdb:wrptr_g_gray2bin|xor6_OTERM105                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.000      ; 5.894      ;
; 3.420 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[7]  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|cmpr_536:wrfull_eq_comp|aneb_result_wire[0]~1_RTM061_OTERM95   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.000      ; 5.879      ;
; 3.437 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[7]  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.000      ; 5.862      ;
; 3.443 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                     ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_gray2bin_kdb:wrptr_g_gray2bin|xor6_OTERM105                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.000      ; 5.856      ;
; 3.449 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[2]  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_gray2bin_kdb:wrptr_g_gray2bin|xor6_OTERM105                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.000      ; 5.850      ;
; 3.455 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                     ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_gray2bin_kdb:wrptr_g_gray2bin|xor6_OTERM103                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.000      ; 5.844      ;
; 3.475 ; Sdram_Control_4Port:u6|mWR                                                                                                                                      ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]_OTERM11              ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.002      ; 5.826      ;
; 3.476 ; Sdram_Control_4Port:u6|mWR                                                                                                                                      ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]_OTERM7_OTERM73       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.002      ; 5.825      ;
; 3.478 ; Sdram_Control_4Port:u6|mWR                                                                                                                                      ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                      ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.002      ; 5.823      ;
; 3.478 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|cmpr_536:wrfull_eq_comp|aneb_result_wire[0]~1_RTM061_OTERM95 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_gray2bin_kdb:wrptr_g_gray2bin|xor6_OTERM103                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.000      ; 5.821      ;
; 3.480 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                     ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|cmpr_536:wrfull_eq_comp|aneb_result_wire[0]~1_RTM067_OTERM97   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.001      ; 5.820      ;
; 3.484 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[8] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|op_1~16_OTERM45                                               ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.000      ; 5.815      ;
; 3.491 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[6]                                                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.077      ; 5.799      ;
; 3.491 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[6]                                                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.077      ; 5.799      ;
; 3.491 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[6]                                                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.077      ; 5.799      ;
; 3.491 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[6]                                                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.077      ; 5.799      ;
; 3.491 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[6]                                                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.077      ; 5.799      ;
; 3.491 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[6]                                                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.077      ; 5.799      ;
; 3.491 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[6]                                                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.077      ; 5.799      ;
; 3.491 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[6]                                                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.077      ; 5.799      ;
; 3.491 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[6]                                                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.077      ; 5.799      ;
; 3.500 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[6]                                                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.076      ; 5.789      ;
; 3.500 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[6]                                                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.076      ; 5.789      ;
; 3.500 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[6]                                                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.076      ; 5.789      ;
; 3.500 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[6]                                                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.076      ; 5.789      ;
; 3.500 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[6]                                                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.076      ; 5.789      ;
; 3.500 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[6]                                                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.076      ; 5.789      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'OSC_27'                                                                                                               ;
+--------+-------------------------------+---------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+---------------------------+--------------+-------------+--------------+------------+------------+
; 12.106 ; buffer11:delayer_g|line1[629] ; brick_edge_found_sum[17]  ; OSC_27       ; OSC_27      ; 37.037       ; -0.012     ; 24.959     ;
; 12.172 ; buffer11:delayer_g|line1[630] ; brick_edge_found_sum[17]  ; OSC_27       ; OSC_27      ; 37.037       ; -0.012     ; 24.893     ;
; 12.296 ; buffer11:delayer_g|line1[629] ; brick_edge_found_sum[16]  ; OSC_27       ; OSC_27      ; 37.037       ; -0.012     ; 24.769     ;
; 12.299 ; buffer11:delayer_r|line1[630] ; brick_edge_found_sum[17]  ; OSC_27       ; OSC_27      ; 37.037       ; 0.020      ; 24.798     ;
; 12.362 ; buffer11:delayer_g|line1[630] ; brick_edge_found_sum[16]  ; OSC_27       ; OSC_27      ; 37.037       ; -0.012     ; 24.703     ;
; 12.382 ; buffer11:delayer_g|line1[629] ; brick_edge_found_sum[15]  ; OSC_27       ; OSC_27      ; 37.037       ; -0.012     ; 24.683     ;
; 12.448 ; buffer11:delayer_g|line1[630] ; brick_edge_found_sum[15]  ; OSC_27       ; OSC_27      ; 37.037       ; -0.012     ; 24.617     ;
; 12.468 ; buffer11:delayer_g|line1[629] ; brick_edge_found_sum[14]  ; OSC_27       ; OSC_27      ; 37.037       ; -0.012     ; 24.597     ;
; 12.489 ; buffer11:delayer_r|line1[630] ; brick_edge_found_sum[16]  ; OSC_27       ; OSC_27      ; 37.037       ; 0.020      ; 24.608     ;
; 12.516 ; buffer11:delayer_g|line1[629] ; pipe_corner_found_sum[17] ; OSC_27       ; OSC_27      ; 37.037       ; -0.037     ; 24.524     ;
; 12.534 ; buffer11:delayer_g|line1[630] ; brick_edge_found_sum[14]  ; OSC_27       ; OSC_27      ; 37.037       ; -0.012     ; 24.531     ;
; 12.547 ; buffer11:delayer_r|line1[632] ; brick_edge_found_sum[17]  ; OSC_27       ; OSC_27      ; 37.037       ; 0.020      ; 24.550     ;
; 12.554 ; buffer11:delayer_g|line1[629] ; brick_edge_found_sum[13]  ; OSC_27       ; OSC_27      ; 37.037       ; -0.012     ; 24.511     ;
; 12.575 ; buffer11:delayer_r|line1[630] ; brick_edge_found_sum[15]  ; OSC_27       ; OSC_27      ; 37.037       ; 0.020      ; 24.522     ;
; 12.582 ; buffer11:delayer_g|line1[630] ; pipe_corner_found_sum[17] ; OSC_27       ; OSC_27      ; 37.037       ; -0.037     ; 24.458     ;
; 12.601 ; buffer11:delayer_g|line1[631] ; brick_edge_found_sum[17]  ; OSC_27       ; OSC_27      ; 37.037       ; -0.012     ; 24.464     ;
; 12.620 ; buffer11:delayer_r|line2[639] ; brick_edge_found_sum[17]  ; OSC_27       ; OSC_27      ; 37.037       ; 0.020      ; 24.477     ;
; 12.620 ; buffer11:delayer_g|line1[630] ; brick_edge_found_sum[13]  ; OSC_27       ; OSC_27      ; 37.037       ; -0.012     ; 24.445     ;
; 12.640 ; buffer11:delayer_g|line1[629] ; brick_edge_found_sum[12]  ; OSC_27       ; OSC_27      ; 37.037       ; -0.012     ; 24.425     ;
; 12.642 ; buffer11:delayer_g|line2[631] ; brick_edge_found_sum[17]  ; OSC_27       ; OSC_27      ; 37.037       ; 0.000      ; 24.435     ;
; 12.657 ; buffer11:delayer_g|line2[639] ; brick_edge_found_sum[17]  ; OSC_27       ; OSC_27      ; 37.037       ; 0.014      ; 24.434     ;
; 12.661 ; buffer11:delayer_r|line1[630] ; brick_edge_found_sum[14]  ; OSC_27       ; OSC_27      ; 37.037       ; 0.020      ; 24.436     ;
; 12.706 ; buffer11:delayer_g|line1[629] ; pipe_corner_found_sum[16] ; OSC_27       ; OSC_27      ; 37.037       ; -0.037     ; 24.334     ;
; 12.706 ; buffer11:delayer_g|line1[630] ; brick_edge_found_sum[12]  ; OSC_27       ; OSC_27      ; 37.037       ; -0.012     ; 24.359     ;
; 12.710 ; buffer11:delayer_g|line1[632] ; brick_edge_found_sum[17]  ; OSC_27       ; OSC_27      ; 37.037       ; -0.012     ; 24.355     ;
; 12.715 ; buffer11:delayer_g|line2[638] ; brick_edge_found_sum[17]  ; OSC_27       ; OSC_27      ; 37.037       ; 0.014      ; 24.376     ;
; 12.726 ; buffer11:delayer_g|line1[629] ; brick_edge_found_sum[11]  ; OSC_27       ; OSC_27      ; 37.037       ; -0.012     ; 24.339     ;
; 12.732 ; buffer11:delayer_r|line3[634] ; brick_edge_found_sum[17]  ; OSC_27       ; OSC_27      ; 37.037       ; 0.013      ; 24.358     ;
; 12.734 ; buffer11:delayer_r|line2[631] ; brick_edge_found_sum[17]  ; OSC_27       ; OSC_27      ; 37.037       ; 0.018      ; 24.361     ;
; 12.737 ; buffer11:delayer_r|line1[632] ; brick_edge_found_sum[16]  ; OSC_27       ; OSC_27      ; 37.037       ; 0.020      ; 24.360     ;
; 12.747 ; buffer11:delayer_r|line1[630] ; brick_edge_found_sum[13]  ; OSC_27       ; OSC_27      ; 37.037       ; 0.020      ; 24.350     ;
; 12.772 ; buffer11:delayer_g|line1[630] ; pipe_corner_found_sum[16] ; OSC_27       ; OSC_27      ; 37.037       ; -0.037     ; 24.268     ;
; 12.791 ; buffer11:delayer_g|line1[631] ; brick_edge_found_sum[16]  ; OSC_27       ; OSC_27      ; 37.037       ; -0.012     ; 24.274     ;
; 12.792 ; buffer11:delayer_g|line1[629] ; pipe_corner_found_sum[15] ; OSC_27       ; OSC_27      ; 37.037       ; -0.037     ; 24.248     ;
; 12.792 ; buffer11:delayer_g|line1[630] ; brick_edge_found_sum[11]  ; OSC_27       ; OSC_27      ; 37.037       ; -0.012     ; 24.273     ;
; 12.795 ; buffer11:delayer_r|line1[629] ; brick_edge_found_sum[17]  ; OSC_27       ; OSC_27      ; 37.037       ; 0.020      ; 24.302     ;
; 12.810 ; buffer11:delayer_r|line2[639] ; brick_edge_found_sum[16]  ; OSC_27       ; OSC_27      ; 37.037       ; 0.020      ; 24.287     ;
; 12.811 ; buffer11:delayer_r|line1[631] ; brick_edge_found_sum[17]  ; OSC_27       ; OSC_27      ; 37.037       ; 0.020      ; 24.286     ;
; 12.812 ; buffer11:delayer_g|line1[629] ; brick_edge_found_sum[10]  ; OSC_27       ; OSC_27      ; 37.037       ; -0.012     ; 24.253     ;
; 12.823 ; buffer11:delayer_r|line1[632] ; brick_edge_found_sum[15]  ; OSC_27       ; OSC_27      ; 37.037       ; 0.020      ; 24.274     ;
; 12.832 ; buffer11:delayer_g|line2[631] ; brick_edge_found_sum[16]  ; OSC_27       ; OSC_27      ; 37.037       ; 0.000      ; 24.245     ;
; 12.833 ; buffer11:delayer_r|line1[630] ; brick_edge_found_sum[12]  ; OSC_27       ; OSC_27      ; 37.037       ; 0.020      ; 24.264     ;
; 12.847 ; buffer11:delayer_g|line2[639] ; brick_edge_found_sum[16]  ; OSC_27       ; OSC_27      ; 37.037       ; 0.014      ; 24.244     ;
; 12.858 ; buffer11:delayer_g|line1[630] ; pipe_corner_found_sum[15] ; OSC_27       ; OSC_27      ; 37.037       ; -0.037     ; 24.182     ;
; 12.868 ; buffer11:delayer_r|line2[638] ; brick_edge_found_sum[17]  ; OSC_27       ; OSC_27      ; 37.037       ; 0.020      ; 24.229     ;
; 12.877 ; buffer11:delayer_g|line1[631] ; brick_edge_found_sum[15]  ; OSC_27       ; OSC_27      ; 37.037       ; -0.012     ; 24.188     ;
; 12.878 ; buffer11:delayer_g|line1[629] ; pipe_corner_found_sum[14] ; OSC_27       ; OSC_27      ; 37.037       ; -0.037     ; 24.162     ;
; 12.878 ; buffer11:delayer_g|line1[630] ; brick_edge_found_sum[10]  ; OSC_27       ; OSC_27      ; 37.037       ; -0.012     ; 24.187     ;
; 12.885 ; buffer11:delayer_g|line2[630] ; brick_edge_found_sum[17]  ; OSC_27       ; OSC_27      ; 37.037       ; 0.000      ; 24.192     ;
; 12.896 ; buffer11:delayer_r|line2[639] ; brick_edge_found_sum[15]  ; OSC_27       ; OSC_27      ; 37.037       ; 0.020      ; 24.201     ;
; 12.898 ; buffer11:delayer_g|line1[629] ; brick_edge_found_sum[9]   ; OSC_27       ; OSC_27      ; 37.037       ; -0.012     ; 24.167     ;
; 12.900 ; buffer11:delayer_g|line1[632] ; brick_edge_found_sum[16]  ; OSC_27       ; OSC_27      ; 37.037       ; -0.012     ; 24.165     ;
; 12.905 ; buffer11:delayer_g|line2[638] ; brick_edge_found_sum[16]  ; OSC_27       ; OSC_27      ; 37.037       ; 0.014      ; 24.186     ;
; 12.909 ; buffer11:delayer_r|line1[632] ; brick_edge_found_sum[14]  ; OSC_27       ; OSC_27      ; 37.037       ; 0.020      ; 24.188     ;
; 12.918 ; buffer11:delayer_g|line2[631] ; brick_edge_found_sum[15]  ; OSC_27       ; OSC_27      ; 37.037       ; 0.000      ; 24.159     ;
; 12.919 ; buffer11:delayer_r|line1[630] ; brick_edge_found_sum[11]  ; OSC_27       ; OSC_27      ; 37.037       ; 0.020      ; 24.178     ;
; 12.921 ; buffer11:delayer_g|line2[632] ; brick_edge_found_sum[17]  ; OSC_27       ; OSC_27      ; 37.037       ; 0.000      ; 24.156     ;
; 12.922 ; buffer11:delayer_r|line3[634] ; brick_edge_found_sum[16]  ; OSC_27       ; OSC_27      ; 37.037       ; 0.013      ; 24.168     ;
; 12.924 ; buffer11:delayer_r|line2[631] ; brick_edge_found_sum[16]  ; OSC_27       ; OSC_27      ; 37.037       ; 0.018      ; 24.171     ;
; 12.933 ; buffer11:delayer_g|line2[639] ; brick_edge_found_sum[15]  ; OSC_27       ; OSC_27      ; 37.037       ; 0.014      ; 24.158     ;
; 12.937 ; buffer11:delayer_b|line1[632] ; brick_edge_found_sum[17]  ; OSC_27       ; OSC_27      ; 37.037       ; 0.014      ; 24.154     ;
; 12.943 ; buffer11:delayer_b|line1[634] ; brick_edge_found_sum[17]  ; OSC_27       ; OSC_27      ; 37.037       ; 0.015      ; 24.149     ;
; 12.944 ; buffer11:delayer_g|line1[630] ; pipe_corner_found_sum[14] ; OSC_27       ; OSC_27      ; 37.037       ; -0.037     ; 24.096     ;
; 12.963 ; buffer11:delayer_g|line1[631] ; brick_edge_found_sum[14]  ; OSC_27       ; OSC_27      ; 37.037       ; -0.012     ; 24.102     ;
; 12.964 ; buffer11:delayer_g|line1[629] ; pipe_corner_found_sum[13] ; OSC_27       ; OSC_27      ; 37.037       ; -0.037     ; 24.076     ;
; 12.964 ; buffer11:delayer_g|line1[630] ; brick_edge_found_sum[9]   ; OSC_27       ; OSC_27      ; 37.037       ; -0.012     ; 24.101     ;
; 12.982 ; buffer11:delayer_r|line2[639] ; brick_edge_found_sum[14]  ; OSC_27       ; OSC_27      ; 37.037       ; 0.020      ; 24.115     ;
; 12.985 ; buffer11:delayer_r|line1[629] ; brick_edge_found_sum[16]  ; OSC_27       ; OSC_27      ; 37.037       ; 0.020      ; 24.112     ;
; 12.986 ; buffer11:delayer_g|line1[632] ; brick_edge_found_sum[15]  ; OSC_27       ; OSC_27      ; 37.037       ; -0.012     ; 24.079     ;
; 12.987 ; buffer11:delayer_g|line1[639] ; brick_edge_found_sum[17]  ; OSC_27       ; OSC_27      ; 37.037       ; -0.012     ; 24.078     ;
; 12.987 ; buffer11:delayer_g|line2[635] ; brick_edge_found_sum[17]  ; OSC_27       ; OSC_27      ; 37.037       ; 0.000      ; 24.090     ;
; 12.991 ; buffer11:delayer_g|line2[638] ; brick_edge_found_sum[15]  ; OSC_27       ; OSC_27      ; 37.037       ; 0.014      ; 24.100     ;
; 12.995 ; buffer11:delayer_r|line1[632] ; brick_edge_found_sum[13]  ; OSC_27       ; OSC_27      ; 37.037       ; 0.020      ; 24.102     ;
; 13.001 ; buffer11:delayer_r|line1[631] ; brick_edge_found_sum[16]  ; OSC_27       ; OSC_27      ; 37.037       ; 0.020      ; 24.096     ;
; 13.004 ; buffer11:delayer_g|line2[631] ; brick_edge_found_sum[14]  ; OSC_27       ; OSC_27      ; 37.037       ; 0.000      ; 24.073     ;
; 13.005 ; buffer11:delayer_r|line1[630] ; brick_edge_found_sum[10]  ; OSC_27       ; OSC_27      ; 37.037       ; 0.020      ; 24.092     ;
; 13.008 ; buffer11:delayer_r|line3[634] ; brick_edge_found_sum[15]  ; OSC_27       ; OSC_27      ; 37.037       ; 0.013      ; 24.082     ;
; 13.010 ; buffer11:delayer_r|line2[631] ; brick_edge_found_sum[15]  ; OSC_27       ; OSC_27      ; 37.037       ; 0.018      ; 24.085     ;
; 13.011 ; buffer11:delayer_g|line1[631] ; pipe_corner_found_sum[17] ; OSC_27       ; OSC_27      ; 37.037       ; -0.037     ; 24.029     ;
; 13.014 ; buffer11:delayer_r|line2[633] ; brick_edge_found_sum[17]  ; OSC_27       ; OSC_27      ; 37.037       ; 0.011      ; 24.074     ;
; 13.019 ; buffer11:delayer_g|line2[639] ; brick_edge_found_sum[14]  ; OSC_27       ; OSC_27      ; 37.037       ; 0.014      ; 24.072     ;
; 13.030 ; buffer11:delayer_g|line1[630] ; pipe_corner_found_sum[13] ; OSC_27       ; OSC_27      ; 37.037       ; -0.037     ; 24.010     ;
; 13.049 ; buffer11:delayer_g|line1[631] ; brick_edge_found_sum[13]  ; OSC_27       ; OSC_27      ; 37.037       ; -0.012     ; 24.016     ;
; 13.050 ; buffer11:delayer_g|line1[629] ; pipe_corner_found_sum[12] ; OSC_27       ; OSC_27      ; 37.037       ; -0.037     ; 23.990     ;
; 13.054 ; buffer11:delayer_b|line1[630] ; brick_edge_found_sum[17]  ; OSC_27       ; OSC_27      ; 37.037       ; 0.014      ; 24.037     ;
; 13.058 ; buffer11:delayer_r|line2[638] ; brick_edge_found_sum[16]  ; OSC_27       ; OSC_27      ; 37.037       ; 0.020      ; 24.039     ;
; 13.065 ; buffer11:delayer_g|line1[629] ; brick_edge_found_sum[8]   ; OSC_27       ; OSC_27      ; 37.037       ; -0.020     ; 23.992     ;
; 13.066 ; buffer11:delayer_r|line2[632] ; brick_edge_found_sum[17]  ; OSC_27       ; OSC_27      ; 37.037       ; 0.011      ; 24.022     ;
; 13.068 ; buffer11:delayer_g|line2[639] ; pipe_corner_found_sum[17] ; OSC_27       ; OSC_27      ; 37.037       ; -0.011     ; 23.998     ;
; 13.068 ; buffer11:delayer_r|line2[639] ; brick_edge_found_sum[13]  ; OSC_27       ; OSC_27      ; 37.037       ; 0.020      ; 24.029     ;
; 13.071 ; buffer11:delayer_r|line1[629] ; brick_edge_found_sum[15]  ; OSC_27       ; OSC_27      ; 37.037       ; 0.020      ; 24.026     ;
; 13.072 ; buffer11:delayer_g|line1[632] ; brick_edge_found_sum[14]  ; OSC_27       ; OSC_27      ; 37.037       ; -0.012     ; 23.993     ;
; 13.075 ; buffer11:delayer_g|line2[630] ; brick_edge_found_sum[16]  ; OSC_27       ; OSC_27      ; 37.037       ; 0.000      ; 24.002     ;
; 13.077 ; buffer11:delayer_g|line2[638] ; brick_edge_found_sum[14]  ; OSC_27       ; OSC_27      ; 37.037       ; 0.014      ; 24.014     ;
; 13.079 ; buffer11:delayer_g|line3[634] ; pipe_corner_found_sum[17] ; OSC_27       ; OSC_27      ; 37.037       ; -0.032     ; 23.966     ;
; 13.081 ; buffer11:delayer_r|line1[632] ; brick_edge_found_sum[12]  ; OSC_27       ; OSC_27      ; 37.037       ; 0.020      ; 24.016     ;
; 13.084 ; buffer11:delayer_r|line1[637] ; brick_edge_found_sum[17]  ; OSC_27       ; OSC_27      ; 37.037       ; 0.014      ; 24.007     ;
; 13.085 ; buffer11:delayer_r|line3[639] ; brick_edge_found_sum[17]  ; OSC_27       ; OSC_27      ; 37.037       ; 0.011      ; 24.003     ;
; 13.087 ; buffer11:delayer_r|line1[631] ; brick_edge_found_sum[15]  ; OSC_27       ; OSC_27      ; 37.037       ; 0.020      ; 24.010     ;
; 13.090 ; buffer11:delayer_g|line2[631] ; brick_edge_found_sum[13]  ; OSC_27       ; OSC_27      ; 37.037       ; 0.000      ; 23.987     ;
+--------+-------------------------------+---------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'OSC_50'                                                                                                       ;
+--------+-------------------------+-------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+-------------------------+--------------+-------------+--------------+------------+------------+
; 13.548 ; Reset_Delay:u3|Cont[0]  ; Reset_Delay:u3|Cont[9]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.007      ; 6.499      ;
; 13.548 ; Reset_Delay:u3|Cont[0]  ; Reset_Delay:u3|Cont[10] ; OSC_50       ; OSC_50      ; 20.000       ; 0.007      ; 6.499      ;
; 13.548 ; Reset_Delay:u3|Cont[0]  ; Reset_Delay:u3|Cont[8]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.007      ; 6.499      ;
; 13.548 ; Reset_Delay:u3|Cont[0]  ; Reset_Delay:u3|Cont[6]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.007      ; 6.499      ;
; 13.548 ; Reset_Delay:u3|Cont[0]  ; Reset_Delay:u3|Cont[7]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.007      ; 6.499      ;
; 13.548 ; Reset_Delay:u3|Cont[0]  ; Reset_Delay:u3|Cont[5]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.007      ; 6.499      ;
; 13.548 ; Reset_Delay:u3|Cont[0]  ; Reset_Delay:u3|Cont[4]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.007      ; 6.499      ;
; 13.548 ; Reset_Delay:u3|Cont[0]  ; Reset_Delay:u3|Cont[3]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.007      ; 6.499      ;
; 13.548 ; Reset_Delay:u3|Cont[0]  ; Reset_Delay:u3|Cont[2]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.007      ; 6.499      ;
; 13.548 ; Reset_Delay:u3|Cont[0]  ; Reset_Delay:u3|Cont[1]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.007      ; 6.499      ;
; 13.825 ; counter_ones[13]        ; seconds_ones[3]         ; OSC_50       ; OSC_50      ; 20.000       ; -0.002     ; 6.213      ;
; 13.826 ; counter_ones[11]        ; seconds_ones[3]         ; OSC_50       ; OSC_50      ; 20.000       ; 0.003      ; 6.217      ;
; 13.861 ; Reset_Delay:u3|Cont[11] ; Reset_Delay:u3|Cont[9]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.007      ; 6.186      ;
; 13.861 ; Reset_Delay:u3|Cont[11] ; Reset_Delay:u3|Cont[10] ; OSC_50       ; OSC_50      ; 20.000       ; 0.007      ; 6.186      ;
; 13.861 ; Reset_Delay:u3|Cont[11] ; Reset_Delay:u3|Cont[8]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.007      ; 6.186      ;
; 13.861 ; Reset_Delay:u3|Cont[11] ; Reset_Delay:u3|Cont[6]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.007      ; 6.186      ;
; 13.861 ; Reset_Delay:u3|Cont[11] ; Reset_Delay:u3|Cont[7]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.007      ; 6.186      ;
; 13.861 ; Reset_Delay:u3|Cont[11] ; Reset_Delay:u3|Cont[5]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.007      ; 6.186      ;
; 13.861 ; Reset_Delay:u3|Cont[11] ; Reset_Delay:u3|Cont[4]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.007      ; 6.186      ;
; 13.861 ; Reset_Delay:u3|Cont[11] ; Reset_Delay:u3|Cont[3]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.007      ; 6.186      ;
; 13.861 ; Reset_Delay:u3|Cont[11] ; Reset_Delay:u3|Cont[2]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.007      ; 6.186      ;
; 13.861 ; Reset_Delay:u3|Cont[11] ; Reset_Delay:u3|Cont[1]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.007      ; 6.186      ;
; 13.911 ; counter_ones[13]        ; seconds_ones[2]         ; OSC_50       ; OSC_50      ; 20.000       ; -0.002     ; 6.127      ;
; 13.912 ; counter_ones[11]        ; seconds_ones[2]         ; OSC_50       ; OSC_50      ; 20.000       ; 0.003      ; 6.131      ;
; 13.954 ; counter_ones[19]        ; seconds_ones[3]         ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 6.086      ;
; 13.974 ; counter_ones[12]        ; seconds_ones[3]         ; OSC_50       ; OSC_50      ; 20.000       ; 0.003      ; 6.069      ;
; 13.990 ; Reset_Delay:u3|Cont[5]  ; Reset_Delay:u3|Cont[9]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 6.050      ;
; 13.990 ; Reset_Delay:u3|Cont[5]  ; Reset_Delay:u3|Cont[10] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 6.050      ;
; 13.990 ; Reset_Delay:u3|Cont[5]  ; Reset_Delay:u3|Cont[8]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 6.050      ;
; 13.990 ; Reset_Delay:u3|Cont[5]  ; Reset_Delay:u3|Cont[6]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 6.050      ;
; 13.990 ; Reset_Delay:u3|Cont[5]  ; Reset_Delay:u3|Cont[7]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 6.050      ;
; 13.990 ; Reset_Delay:u3|Cont[5]  ; Reset_Delay:u3|Cont[5]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 6.050      ;
; 13.990 ; Reset_Delay:u3|Cont[5]  ; Reset_Delay:u3|Cont[4]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 6.050      ;
; 13.990 ; Reset_Delay:u3|Cont[5]  ; Reset_Delay:u3|Cont[3]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 6.050      ;
; 13.990 ; Reset_Delay:u3|Cont[5]  ; Reset_Delay:u3|Cont[2]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 6.050      ;
; 13.990 ; Reset_Delay:u3|Cont[5]  ; Reset_Delay:u3|Cont[1]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 6.050      ;
; 13.997 ; counter_ones[13]        ; seconds_ones[1]         ; OSC_50       ; OSC_50      ; 20.000       ; -0.002     ; 6.041      ;
; 13.998 ; counter_ones[11]        ; seconds_ones[1]         ; OSC_50       ; OSC_50      ; 20.000       ; 0.003      ; 6.045      ;
; 14.007 ; counter_ones[24]        ; seconds_ones[3]         ; OSC_50       ; OSC_50      ; 20.000       ; -0.001     ; 6.032      ;
; 14.040 ; counter_ones[19]        ; seconds_ones[2]         ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 6.000      ;
; 14.060 ; counter_ones[12]        ; seconds_ones[2]         ; OSC_50       ; OSC_50      ; 20.000       ; 0.003      ; 5.983      ;
; 14.093 ; counter_ones[24]        ; seconds_ones[2]         ; OSC_50       ; OSC_50      ; 20.000       ; -0.001     ; 5.946      ;
; 14.114 ; counter_ones[26]        ; seconds_ones[3]         ; OSC_50       ; OSC_50      ; 20.000       ; -0.001     ; 5.925      ;
; 14.126 ; counter_ones[19]        ; seconds_ones[1]         ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 5.914      ;
; 14.146 ; counter_ones[12]        ; seconds_ones[1]         ; OSC_50       ; OSC_50      ; 20.000       ; 0.003      ; 5.897      ;
; 14.162 ; counter_ones[25]        ; seconds_ones[3]         ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 5.878      ;
; 14.170 ; Reset_Delay:u3|Cont[4]  ; Reset_Delay:u3|Cont[9]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 5.870      ;
; 14.170 ; Reset_Delay:u3|Cont[4]  ; Reset_Delay:u3|Cont[10] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 5.870      ;
; 14.170 ; Reset_Delay:u3|Cont[4]  ; Reset_Delay:u3|Cont[8]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 5.870      ;
; 14.170 ; Reset_Delay:u3|Cont[4]  ; Reset_Delay:u3|Cont[6]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 5.870      ;
; 14.170 ; Reset_Delay:u3|Cont[4]  ; Reset_Delay:u3|Cont[7]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 5.870      ;
; 14.170 ; Reset_Delay:u3|Cont[4]  ; Reset_Delay:u3|Cont[5]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 5.870      ;
; 14.170 ; Reset_Delay:u3|Cont[4]  ; Reset_Delay:u3|Cont[4]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 5.870      ;
; 14.170 ; Reset_Delay:u3|Cont[4]  ; Reset_Delay:u3|Cont[3]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 5.870      ;
; 14.170 ; Reset_Delay:u3|Cont[4]  ; Reset_Delay:u3|Cont[2]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 5.870      ;
; 14.170 ; Reset_Delay:u3|Cont[4]  ; Reset_Delay:u3|Cont[1]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 5.870      ;
; 14.171 ; Reset_Delay:u3|Cont[3]  ; Reset_Delay:u3|Cont[9]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 5.869      ;
; 14.171 ; Reset_Delay:u3|Cont[3]  ; Reset_Delay:u3|Cont[10] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 5.869      ;
; 14.171 ; Reset_Delay:u3|Cont[3]  ; Reset_Delay:u3|Cont[8]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 5.869      ;
; 14.171 ; Reset_Delay:u3|Cont[3]  ; Reset_Delay:u3|Cont[6]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 5.869      ;
; 14.171 ; Reset_Delay:u3|Cont[3]  ; Reset_Delay:u3|Cont[7]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 5.869      ;
; 14.171 ; Reset_Delay:u3|Cont[3]  ; Reset_Delay:u3|Cont[5]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 5.869      ;
; 14.171 ; Reset_Delay:u3|Cont[3]  ; Reset_Delay:u3|Cont[4]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 5.869      ;
; 14.171 ; Reset_Delay:u3|Cont[3]  ; Reset_Delay:u3|Cont[3]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 5.869      ;
; 14.171 ; Reset_Delay:u3|Cont[3]  ; Reset_Delay:u3|Cont[2]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 5.869      ;
; 14.171 ; Reset_Delay:u3|Cont[3]  ; Reset_Delay:u3|Cont[1]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 5.869      ;
; 14.179 ; counter_ones[24]        ; seconds_ones[1]         ; OSC_50       ; OSC_50      ; 20.000       ; -0.001     ; 5.860      ;
; 14.198 ; counter_ones[14]        ; seconds_ones[3]         ; OSC_50       ; OSC_50      ; 20.000       ; -0.002     ; 5.840      ;
; 14.200 ; counter_ones[26]        ; seconds_ones[2]         ; OSC_50       ; OSC_50      ; 20.000       ; -0.001     ; 5.839      ;
; 14.210 ; counter_ones[23]        ; seconds_ones[3]         ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 5.830      ;
; 14.232 ; Reset_Delay:u3|Cont[0]  ; Reset_Delay:u3|Cont[21] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 5.808      ;
; 14.232 ; Reset_Delay:u3|Cont[0]  ; Reset_Delay:u3|Cont[20] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 5.808      ;
; 14.232 ; Reset_Delay:u3|Cont[0]  ; Reset_Delay:u3|Cont[11] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 5.808      ;
; 14.232 ; Reset_Delay:u3|Cont[0]  ; Reset_Delay:u3|Cont[17] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 5.808      ;
; 14.232 ; Reset_Delay:u3|Cont[0]  ; Reset_Delay:u3|Cont[18] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 5.808      ;
; 14.232 ; Reset_Delay:u3|Cont[0]  ; Reset_Delay:u3|Cont[19] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 5.808      ;
; 14.232 ; Reset_Delay:u3|Cont[0]  ; Reset_Delay:u3|Cont[16] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 5.808      ;
; 14.232 ; Reset_Delay:u3|Cont[0]  ; Reset_Delay:u3|Cont[14] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 5.808      ;
; 14.232 ; Reset_Delay:u3|Cont[0]  ; Reset_Delay:u3|Cont[15] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 5.808      ;
; 14.232 ; Reset_Delay:u3|Cont[0]  ; Reset_Delay:u3|Cont[13] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 5.808      ;
; 14.232 ; Reset_Delay:u3|Cont[0]  ; Reset_Delay:u3|Cont[12] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 5.808      ;
; 14.248 ; counter_ones[25]        ; seconds_ones[2]         ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 5.792      ;
; 14.273 ; counter_ones[16]        ; seconds_ones[3]         ; OSC_50       ; OSC_50      ; 20.000       ; -0.001     ; 5.766      ;
; 14.284 ; counter_ones[14]        ; seconds_ones[2]         ; OSC_50       ; OSC_50      ; 20.000       ; -0.002     ; 5.754      ;
; 14.286 ; counter_ones[26]        ; seconds_ones[1]         ; OSC_50       ; OSC_50      ; 20.000       ; -0.001     ; 5.753      ;
; 14.293 ; counter_ones[21]        ; seconds_ones[3]         ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 5.747      ;
; 14.296 ; counter_ones[23]        ; seconds_ones[2]         ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 5.744      ;
; 14.334 ; counter_ones[25]        ; seconds_ones[1]         ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 5.706      ;
; 14.359 ; counter_ones[16]        ; seconds_ones[2]         ; OSC_50       ; OSC_50      ; 20.000       ; -0.001     ; 5.680      ;
; 14.370 ; counter_ones[14]        ; seconds_ones[1]         ; OSC_50       ; OSC_50      ; 20.000       ; -0.002     ; 5.668      ;
; 14.379 ; counter_ones[21]        ; seconds_ones[2]         ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 5.661      ;
; 14.382 ; counter_ones[23]        ; seconds_ones[1]         ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 5.658      ;
; 14.384 ; counter_ones[22]        ; seconds_ones[3]         ; OSC_50       ; OSC_50      ; 20.000       ; -0.001     ; 5.655      ;
; 14.423 ; counter_ones[18]        ; seconds_ones[3]         ; OSC_50       ; OSC_50      ; 20.000       ; -0.001     ; 5.616      ;
; 14.445 ; counter_ones[16]        ; seconds_ones[1]         ; OSC_50       ; OSC_50      ; 20.000       ; -0.001     ; 5.594      ;
; 14.459 ; Reset_Delay:u3|Cont[2]  ; Reset_Delay:u3|Cont[9]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 5.581      ;
; 14.459 ; Reset_Delay:u3|Cont[2]  ; Reset_Delay:u3|Cont[10] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 5.581      ;
; 14.459 ; Reset_Delay:u3|Cont[2]  ; Reset_Delay:u3|Cont[8]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 5.581      ;
; 14.459 ; Reset_Delay:u3|Cont[2]  ; Reset_Delay:u3|Cont[6]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 5.581      ;
; 14.459 ; Reset_Delay:u3|Cont[2]  ; Reset_Delay:u3|Cont[7]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 5.581      ;
+--------+-------------------------+-------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'TD_CLK'                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                       ; To Node                                                                                                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 20.424 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFDenominator[2]                        ; ITU_656_Decoder:u4|Data_Valid                                                                                                                                                             ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.642      ; 17.295     ;
; 20.590 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFDenominator[2]                        ; ITU_656_Decoder:u4|YCbCr[6]                                                                                                                                                               ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.328      ; 16.815     ;
; 20.592 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFDenominator[2]                        ; ITU_656_Decoder:u4|YCbCr[1]                                                                                                                                                               ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.328      ; 16.813     ;
; 20.592 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFDenominator[2]                        ; ITU_656_Decoder:u4|YCbCr[2]                                                                                                                                                               ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.328      ; 16.813     ;
; 20.594 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFDenominator[2]                        ; ITU_656_Decoder:u4|YCbCr[5]                                                                                                                                                               ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.328      ; 16.811     ;
; 20.595 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFDenominator[2]                        ; ITU_656_Decoder:u4|YCbCr[3]                                                                                                                                                               ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.328      ; 16.810     ;
; 20.597 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFDenominator[2]                        ; ITU_656_Decoder:u4|YCbCr[7]                                                                                                                                                               ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.328      ; 16.808     ;
; 20.599 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFDenominator[2]                        ; ITU_656_Decoder:u4|YCbCr[0]                                                                                                                                                               ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.328      ; 16.806     ;
; 20.707 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[4]                          ; ITU_656_Decoder:u4|Data_Valid                                                                                                                                                             ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.690      ; 17.060     ;
; 20.819 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[0]                              ; ITU_656_Decoder:u4|Data_Valid                                                                                                                                                             ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.690      ; 16.948     ;
; 20.873 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[4]                          ; ITU_656_Decoder:u4|YCbCr[6]                                                                                                                                                               ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.376      ; 16.580     ;
; 20.875 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[4]                          ; ITU_656_Decoder:u4|YCbCr[1]                                                                                                                                                               ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.376      ; 16.578     ;
; 20.875 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[4]                          ; ITU_656_Decoder:u4|YCbCr[2]                                                                                                                                                               ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.376      ; 16.578     ;
; 20.877 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[4]                          ; ITU_656_Decoder:u4|YCbCr[5]                                                                                                                                                               ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.376      ; 16.576     ;
; 20.878 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[4]                          ; ITU_656_Decoder:u4|YCbCr[3]                                                                                                                                                               ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.376      ; 16.575     ;
; 20.880 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[4]                          ; ITU_656_Decoder:u4|YCbCr[7]                                                                                                                                                               ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.376      ; 16.573     ;
; 20.882 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[4]                          ; ITU_656_Decoder:u4|YCbCr[0]                                                                                                                                                               ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.376      ; 16.571     ;
; 20.927 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[1]                              ; ITU_656_Decoder:u4|Data_Valid                                                                                                                                                             ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.690      ; 16.840     ;
; 20.985 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[0]                              ; ITU_656_Decoder:u4|YCbCr[6]                                                                                                                                                               ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.376      ; 16.468     ;
; 20.987 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[0]                              ; ITU_656_Decoder:u4|YCbCr[1]                                                                                                                                                               ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.376      ; 16.466     ;
; 20.987 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[0]                              ; ITU_656_Decoder:u4|YCbCr[2]                                                                                                                                                               ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.376      ; 16.466     ;
; 20.989 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[0]                              ; ITU_656_Decoder:u4|YCbCr[5]                                                                                                                                                               ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.376      ; 16.464     ;
; 20.990 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[0]                              ; ITU_656_Decoder:u4|YCbCr[3]                                                                                                                                                               ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.376      ; 16.463     ;
; 20.992 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[0]                              ; ITU_656_Decoder:u4|YCbCr[7]                                                                                                                                                               ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.376      ; 16.461     ;
; 20.994 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[0]                              ; ITU_656_Decoder:u4|YCbCr[0]                                                                                                                                                               ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.376      ; 16.459     ;
; 21.010 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[2]                              ; ITU_656_Decoder:u4|Data_Valid                                                                                                                                                             ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.690      ; 16.757     ;
; 21.093 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[1]                              ; ITU_656_Decoder:u4|YCbCr[6]                                                                                                                                                               ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.376      ; 16.360     ;
; 21.095 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[1]                              ; ITU_656_Decoder:u4|YCbCr[1]                                                                                                                                                               ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.376      ; 16.358     ;
; 21.095 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[1]                              ; ITU_656_Decoder:u4|YCbCr[2]                                                                                                                                                               ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.376      ; 16.358     ;
; 21.097 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[1]                              ; ITU_656_Decoder:u4|YCbCr[5]                                                                                                                                                               ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.376      ; 16.356     ;
; 21.098 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[1]                              ; ITU_656_Decoder:u4|YCbCr[3]                                                                                                                                                               ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.376      ; 16.355     ;
; 21.100 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[1]                              ; ITU_656_Decoder:u4|YCbCr[7]                                                                                                                                                               ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.376      ; 16.353     ;
; 21.101 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[3]                              ; ITU_656_Decoder:u4|Data_Valid                                                                                                                                                             ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.690      ; 16.666     ;
; 21.102 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[1]                              ; ITU_656_Decoder:u4|YCbCr[0]                                                                                                                                                               ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.376      ; 16.351     ;
; 21.176 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[2]                              ; ITU_656_Decoder:u4|YCbCr[6]                                                                                                                                                               ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.376      ; 16.277     ;
; 21.178 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[2]                              ; ITU_656_Decoder:u4|YCbCr[1]                                                                                                                                                               ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.376      ; 16.275     ;
; 21.178 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[2]                              ; ITU_656_Decoder:u4|YCbCr[2]                                                                                                                                                               ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.376      ; 16.275     ;
; 21.180 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[2]                              ; ITU_656_Decoder:u4|YCbCr[5]                                                                                                                                                               ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.376      ; 16.273     ;
; 21.181 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[2]                              ; ITU_656_Decoder:u4|YCbCr[3]                                                                                                                                                               ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.376      ; 16.272     ;
; 21.183 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[2]                              ; ITU_656_Decoder:u4|YCbCr[7]                                                                                                                                                               ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.376      ; 16.270     ;
; 21.185 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[2]                              ; ITU_656_Decoder:u4|YCbCr[0]                                                                                                                                                               ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.376      ; 16.268     ;
; 21.267 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[3]                              ; ITU_656_Decoder:u4|YCbCr[6]                                                                                                                                                               ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.376      ; 16.186     ;
; 21.269 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[3]                              ; ITU_656_Decoder:u4|YCbCr[1]                                                                                                                                                               ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.376      ; 16.184     ;
; 21.269 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[3]                              ; ITU_656_Decoder:u4|YCbCr[2]                                                                                                                                                               ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.376      ; 16.184     ;
; 21.271 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[3]                              ; ITU_656_Decoder:u4|YCbCr[5]                                                                                                                                                               ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.376      ; 16.182     ;
; 21.272 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[3]                              ; ITU_656_Decoder:u4|YCbCr[3]                                                                                                                                                               ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.376      ; 16.181     ;
; 21.274 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[3]                              ; ITU_656_Decoder:u4|YCbCr[7]                                                                                                                                                               ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.376      ; 16.179     ;
; 21.276 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[3]                              ; ITU_656_Decoder:u4|YCbCr[0]                                                                                                                                                               ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.376      ; 16.177     ;
; 21.301 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFDenominator[2]                        ; ITU_656_Decoder:u4|YCbCr[4]                                                                                                                                                               ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.644      ; 16.420     ;
; 21.584 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[4]                          ; ITU_656_Decoder:u4|YCbCr[4]                                                                                                                                                               ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.692      ; 16.185     ;
; 21.696 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[0]                              ; ITU_656_Decoder:u4|YCbCr[4]                                                                                                                                                               ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.692      ; 16.073     ;
; 21.804 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[1]                              ; ITU_656_Decoder:u4|YCbCr[4]                                                                                                                                                               ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.692      ; 15.965     ;
; 21.887 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[2]                              ; ITU_656_Decoder:u4|YCbCr[4]                                                                                                                                                               ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.692      ; 15.882     ;
; 21.978 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[3]                              ; ITU_656_Decoder:u4|YCbCr[4]                                                                                                                                                               ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.692      ; 15.791     ;
; 23.805 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[3]                          ; ITU_656_Decoder:u4|Data_Valid                                                                                                                                                             ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.642      ; 13.914     ;
; 23.971 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[3]                          ; ITU_656_Decoder:u4|YCbCr[6]                                                                                                                                                               ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.328      ; 13.434     ;
; 23.973 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[3]                          ; ITU_656_Decoder:u4|YCbCr[1]                                                                                                                                                               ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.328      ; 13.432     ;
; 23.973 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[3]                          ; ITU_656_Decoder:u4|YCbCr[2]                                                                                                                                                               ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.328      ; 13.432     ;
; 23.975 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[3]                          ; ITU_656_Decoder:u4|YCbCr[5]                                                                                                                                                               ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.328      ; 13.430     ;
; 23.976 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[3]                          ; ITU_656_Decoder:u4|YCbCr[3]                                                                                                                                                               ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.328      ; 13.429     ;
; 23.978 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[3]                          ; ITU_656_Decoder:u4|YCbCr[7]                                                                                                                                                               ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.328      ; 13.427     ;
; 23.980 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[3]                          ; ITU_656_Decoder:u4|YCbCr[0]                                                                                                                                                               ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.328      ; 13.425     ;
; 24.682 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[3]                          ; ITU_656_Decoder:u4|YCbCr[4]                                                                                                                                                               ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.644      ; 13.039     ;
; 26.049 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[2]                          ; ITU_656_Decoder:u4|Data_Valid                                                                                                                                                             ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.203      ; 11.231     ;
; 26.215 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[2]                          ; ITU_656_Decoder:u4|YCbCr[6]                                                                                                                                                               ; TD_CLK       ; TD_CLK      ; 37.037       ; -0.111     ; 10.751     ;
; 26.217 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[2]                          ; ITU_656_Decoder:u4|YCbCr[1]                                                                                                                                                               ; TD_CLK       ; TD_CLK      ; 37.037       ; -0.111     ; 10.749     ;
; 26.217 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[2]                          ; ITU_656_Decoder:u4|YCbCr[2]                                                                                                                                                               ; TD_CLK       ; TD_CLK      ; 37.037       ; -0.111     ; 10.749     ;
; 26.219 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[2]                          ; ITU_656_Decoder:u4|YCbCr[5]                                                                                                                                                               ; TD_CLK       ; TD_CLK      ; 37.037       ; -0.111     ; 10.747     ;
; 26.220 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[2]                          ; ITU_656_Decoder:u4|YCbCr[3]                                                                                                                                                               ; TD_CLK       ; TD_CLK      ; 37.037       ; -0.111     ; 10.746     ;
; 26.222 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[2]                          ; ITU_656_Decoder:u4|YCbCr[7]                                                                                                                                                               ; TD_CLK       ; TD_CLK      ; 37.037       ; -0.111     ; 10.744     ;
; 26.224 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[2]                          ; ITU_656_Decoder:u4|YCbCr[0]                                                                                                                                                               ; TD_CLK       ; TD_CLK      ; 37.037       ; -0.111     ; 10.742     ;
; 26.648 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                                              ; TD_CLK       ; TD_CLK      ; 37.037       ; -0.132     ; 10.297     ;
; 26.765 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[3] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                                              ; TD_CLK       ; TD_CLK      ; 37.037       ; -0.344     ; 9.968      ;
; 26.926 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[2]                          ; ITU_656_Decoder:u4|YCbCr[4]                                                                                                                                                               ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.205      ; 10.356     ;
; 27.241 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[2] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                                              ; TD_CLK       ; TD_CLK      ; 37.037       ; -0.344     ; 9.492      ;
; 27.279 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                                              ; TD_CLK       ; TD_CLK      ; 37.037       ; -0.111     ; 9.687      ;
; 27.349 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                                              ; TD_CLK       ; TD_CLK      ; 37.037       ; -0.132     ; 9.596      ;
; 27.393 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                                              ; TD_CLK       ; TD_CLK      ; 37.037       ; -0.149     ; 9.535      ;
; 27.395 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                                              ; TD_CLK       ; TD_CLK      ; 37.037       ; -0.149     ; 9.533      ;
; 27.410 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                                              ; TD_CLK       ; TD_CLK      ; 37.037       ; -0.132     ; 9.535      ;
; 27.510 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[3] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                                              ; TD_CLK       ; TD_CLK      ; 37.037       ; -0.361     ; 9.206      ;
; 27.512 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[3] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                                              ; TD_CLK       ; TD_CLK      ; 37.037       ; -0.361     ; 9.204      ;
; 27.945 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                                              ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.030      ; 9.162      ;
; 27.986 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[2] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                                              ; TD_CLK       ; TD_CLK      ; 37.037       ; -0.361     ; 8.730      ;
; 27.988 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[2] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                                              ; TD_CLK       ; TD_CLK      ; 37.037       ; -0.361     ; 8.728      ;
; 28.024 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                                              ; TD_CLK       ; TD_CLK      ; 37.037       ; -0.128     ; 8.925      ;
; 28.026 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                                              ; TD_CLK       ; TD_CLK      ; 37.037       ; -0.128     ; 8.923      ;
; 28.094 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                                              ; TD_CLK       ; TD_CLK      ; 37.037       ; -0.149     ; 8.834      ;
; 28.096 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                                              ; TD_CLK       ; TD_CLK      ; 37.037       ; -0.149     ; 8.832      ;
; 28.155 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                                              ; TD_CLK       ; TD_CLK      ; 37.037       ; -0.149     ; 8.773      ;
; 28.157 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                                              ; TD_CLK       ; TD_CLK      ; 37.037       ; -0.149     ; 8.771      ;
; 28.325 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                                              ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.000      ; 8.752      ;
; 28.352 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                                              ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.000      ; 8.725      ;
; 28.386 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[9] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                                              ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.017      ; 8.708      ;
; 28.452 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                                                   ; TD_CLK       ; TD_CLK      ; 37.037       ; -0.098     ; 8.527      ;
; 28.452 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1                                             ; TD_CLK       ; TD_CLK      ; 37.037       ; -0.098     ; 8.527      ;
; 28.452 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a2                                             ; TD_CLK       ; TD_CLK      ; 37.037       ; -0.098     ; 8.527      ;
; 28.469 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[3] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                                              ; TD_CLK       ; TD_CLK      ; 37.037       ; -0.212     ; 8.396      ;
; 28.499 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_we_reg      ; TD_CLK       ; TD_CLK      ; 37.037       ; 1.005      ; 9.497      ;
; 28.499 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg0 ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.985      ; 9.477      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2'                                                                                                                                                                                 ;
+--------+----------------------------------+----------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                          ; Launch Clock                                                              ; Latch Clock                                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+----------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+
; 49.463 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 4.280      ;
; 49.463 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 4.280      ;
; 49.463 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 4.280      ;
; 49.463 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 4.280      ;
; 49.463 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 4.280      ;
; 49.463 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 4.280      ;
; 49.463 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 4.280      ;
; 49.463 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 4.280      ;
; 49.463 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 4.280      ;
; 49.694 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 4.049      ;
; 49.694 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 4.049      ;
; 49.694 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 4.049      ;
; 49.694 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 4.049      ;
; 49.694 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 4.049      ;
; 49.694 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 4.049      ;
; 49.694 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 4.049      ;
; 49.694 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 4.049      ;
; 49.694 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 4.049      ;
; 49.768 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 3.975      ;
; 49.999 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 3.744      ;
; 50.001 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 3.742      ;
; 50.001 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 3.742      ;
; 50.001 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 3.742      ;
; 50.001 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 3.742      ;
; 50.001 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 3.742      ;
; 50.001 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 3.742      ;
; 50.001 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 3.742      ;
; 50.001 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 3.742      ;
; 50.001 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 3.742      ;
; 50.170 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 3.573      ;
; 50.170 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 3.573      ;
; 50.170 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 3.573      ;
; 50.170 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 3.573      ;
; 50.170 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 3.573      ;
; 50.170 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 3.573      ;
; 50.170 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 3.573      ;
; 50.170 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 3.573      ;
; 50.170 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 3.573      ;
; 50.270 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 3.473      ;
; 50.270 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 3.473      ;
; 50.270 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 3.473      ;
; 50.270 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 3.473      ;
; 50.270 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 3.473      ;
; 50.270 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 3.473      ;
; 50.270 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 3.473      ;
; 50.270 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 3.473      ;
; 50.270 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 3.473      ;
; 50.306 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 3.437      ;
; 50.475 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 3.268      ;
; 50.575 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 3.168      ;
; 50.575 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 3.168      ;
; 50.575 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 3.168      ;
; 50.575 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 3.168      ;
; 50.575 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 3.168      ;
; 50.575 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 3.168      ;
; 50.575 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 3.168      ;
; 50.575 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 3.168      ;
; 50.575 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 3.168      ;
; 50.575 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 3.168      ;
; 50.880 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 2.863      ;
; 51.375 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 2.368      ;
; 51.375 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 2.368      ;
; 51.375 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 2.368      ;
; 51.375 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 2.368      ;
; 51.375 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 2.368      ;
; 51.375 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 2.368      ;
; 51.375 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 2.368      ;
; 51.375 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 2.368      ;
; 51.375 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 2.368      ;
; 51.625 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 2.118      ;
; 51.625 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 2.118      ;
; 51.625 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 2.118      ;
; 51.625 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 2.118      ;
; 51.625 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 2.118      ;
; 51.625 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 2.118      ;
; 51.625 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 2.118      ;
; 51.625 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 2.118      ;
; 51.625 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 2.118      ;
; 51.680 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 2.063      ;
; 51.800 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.943      ;
; 51.800 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.943      ;
; 51.800 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.943      ;
; 51.800 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.943      ;
; 51.800 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.943      ;
; 51.800 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.943      ;
; 51.800 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.943      ;
; 51.800 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.943      ;
; 51.800 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.943      ;
; 51.930 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.813      ;
; 52.105 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.638      ;
; 52.208 ; AUDIO_DAC_ADC:u12|BCK_DIV[1]     ; AUDIO_DAC_ADC:u12|oAUD_BCK       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.535      ;
; 52.211 ; AUDIO_DAC_ADC:u12|BCK_DIV[1]     ; AUDIO_DAC_ADC:u12|BCK_DIV[0]     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.532      ;
; 52.242 ; AUDIO_DAC_ADC:u12|BCK_DIV[2]     ; AUDIO_DAC_ADC:u12|oAUD_BCK       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.501      ;
; 52.253 ; AUDIO_DAC_ADC:u12|BCK_DIV[1]     ; AUDIO_DAC_ADC:u12|BCK_DIV[2]     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.490      ;
; 52.323 ; AUDIO_DAC_ADC:u12|BCK_DIV[2]     ; AUDIO_DAC_ADC:u12|BCK_DIV[1]     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.420      ;
; 52.664 ; AUDIO_DAC_ADC:u12|BCK_DIV[0]     ; AUDIO_DAC_ADC:u12|oAUD_BCK       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.079      ;
; 52.666 ; AUDIO_DAC_ADC:u12|BCK_DIV[0]     ; AUDIO_DAC_ADC:u12|BCK_DIV[1]     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.077      ;
; 52.668 ; AUDIO_DAC_ADC:u12|BCK_DIV[0]     ; AUDIO_DAC_ADC:u12|BCK_DIV[2]     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.075      ;
; 52.669 ; AUDIO_DAC_ADC:u12|BCK_DIV[2]     ; AUDIO_DAC_ADC:u12|BCK_DIV[0]     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.074      ;
; 52.938 ; AUDIO_DAC_ADC:u12|LRCK_1X        ; AUDIO_DAC_ADC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.805      ;
+--------+----------------------------------+----------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'OSC_27'                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                      ; To Node                                                                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.499 ; VGA_Ctrl:u9|oVGA_HS                                                                                                                                            ; VGA_Ctrl:u9|oVGA_HS                                                                                                                                            ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                    ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                    ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; jump_flag_ctrl                                                                                                                                                 ; jump_flag_ctrl                                                                                                                                                 ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; counter_jump[0]                                                                                                                                                ; counter_jump[0]                                                                                                                                                ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; BTN_a                                                                                                                                                          ; BTN_a                                                                                                                                                          ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.805      ;
; 0.736 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[0] ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.042      ;
; 0.741 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2                   ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                         ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.047      ;
; 0.741 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[7] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[7] ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.047      ;
; 0.742 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                   ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                         ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.048      ;
; 0.742 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[9] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[9] ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.048      ;
; 0.742 ; buffer11:delayer_b|line6[632]                                                                                                                                  ; buffer11:delayer_b|line6[633]                                                                                                                                  ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.048      ;
; 0.743 ; YCbCr2RGB:u8|Y_OUT[5]                                                                                                                                          ; YCbCr2RGB:u8|oGreen[5]                                                                                                                                         ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.049      ;
; 0.744 ; YCbCr2RGB:u8|Y_OUT[4]                                                                                                                                          ; YCbCr2RGB:u8|oGreen[4]                                                                                                                                         ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.050      ;
; 0.747 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[2] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[2] ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.053      ;
; 0.748 ; buffer11:delayer_g|line9[634]                                                                                                                                  ; buffer11:delayer_g|line9[635]                                                                                                                                  ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.054      ;
; 0.762 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.068      ;
; 0.764 ; buffer11:delayer_b|line1[631]                                                                                                                                  ; buffer11:delayer_b|line1[632]                                                                                                                                  ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.070      ;
; 0.765 ; buffer11:delayer_b|line1[634]                                                                                                                                  ; buffer11:delayer_b|line1[635]                                                                                                                                  ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.071      ;
; 0.772 ; buffer11:delayer_g|line9[629]                                                                                                                                  ; buffer11:delayer_g|line9[630]                                                                                                                                  ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.078      ;
; 0.774 ; buffer11:delayer_g|line4[634]                                                                                                                                  ; buffer11:delayer_g|line4[635]                                                                                                                                  ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.080      ;
; 0.774 ; buffer11:delayer_b|line10[630]                                                                                                                                 ; buffer11:delayer_b|line10[631]                                                                                                                                 ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.080      ;
; 0.777 ; buffer11:delayer_b|line6[636]                                                                                                                                  ; buffer11:delayer_b|line6[637]                                                                                                                                  ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.083      ;
; 0.778 ; buffer11:delayer_r|line10[637]                                                                                                                                 ; buffer11:delayer_r|line10[638]                                                                                                                                 ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.084      ;
; 0.780 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.086      ;
; 0.781 ; buffer11:delayer_g|line8[633]                                                                                                                                  ; buffer11:delayer_g|line8[634]                                                                                                                                  ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.087      ;
; 0.781 ; buffer11:delayer_b|line6[638]                                                                                                                                  ; buffer11:delayer_b|line6[639]                                                                                                                                  ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.087      ;
; 0.781 ; buffer11:delayer_b|line5[635]                                                                                                                                  ; buffer11:delayer_b|line5[636]                                                                                                                                  ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.087      ;
; 0.782 ; buffer11:delayer_g|line6[638]                                                                                                                                  ; buffer11:delayer_g|line6[639]                                                                                                                                  ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.088      ;
; 0.782 ; buffer11:delayer_b|line5[632]                                                                                                                                  ; buffer11:delayer_b|line5[633]                                                                                                                                  ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.088      ;
; 0.782 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.088      ;
; 0.783 ; buffer11:delayer_g|line9[630]                                                                                                                                  ; buffer11:delayer_g|line9[631]                                                                                                                                  ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.089      ;
; 0.783 ; buffer11:delayer_b|line4[632]                                                                                                                                  ; buffer11:delayer_b|line4[633]                                                                                                                                  ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.089      ;
; 0.784 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.090      ;
; 0.784 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.090      ;
; 0.786 ; buffer11:delayer_g|line1[637]                                                                                                                                  ; buffer11:delayer_g|line1[638]                                                                                                                                  ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.092      ;
; 0.786 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.092      ;
; 0.790 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.096      ;
; 0.791 ; buffer11:delayer_r|line7[631]                                                                                                                                  ; buffer11:delayer_r|line7[632]                                                                                                                                  ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.097      ;
; 0.791 ; buffer11:delayer_b|line7[629]                                                                                                                                  ; buffer11:delayer_b|line7[630]                                                                                                                                  ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.097      ;
; 0.792 ; buffer11:delayer_b|line3[635]                                                                                                                                  ; buffer11:delayer_b|line3[636]                                                                                                                                  ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.098      ;
; 0.796 ; buffer11:delayer_r|line8[635]                                                                                                                                  ; buffer11:delayer_r|line8[636]                                                                                                                                  ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.102      ;
; 0.797 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.103      ;
; 0.798 ; buffer11:delayer_g|line11[634]                                                                                                                                 ; buffer11:delayer_g|line11[635]                                                                                                                                 ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.104      ;
; 0.799 ; buffer11:delayer_g|line5[631]                                                                                                                                  ; buffer11:delayer_g|line5[632]                                                                                                                                  ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.105      ;
; 0.801 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                    ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.107      ;
; 0.807 ; buffer11:delayer_g|line8[632]                                                                                                                                  ; buffer11:delayer_g|line8[633]                                                                                                                                  ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.113      ;
; 0.809 ; buffer11:delayer_g|line9[633]                                                                                                                                  ; buffer11:delayer_g|line9[634]                                                                                                                                  ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.115      ;
; 0.811 ; buffer11:delayer_g|line8[636]                                                                                                                                  ; buffer11:delayer_g|line8[637]                                                                                                                                  ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.117      ;
; 0.874 ; brick_edge_found_sum[17]                                                                                                                                       ; brick_edge_found                                                                                                                                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.180      ;
; 0.876 ; pipe_corner_found_sum[17]                                                                                                                                      ; pipe_corner_found                                                                                                                                              ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.182      ;
; 0.891 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[5] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[5] ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.197      ;
; 0.892 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[9] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[9] ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.198      ;
; 0.893 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[8] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[8] ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.199      ;
; 0.898 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[6] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[6] ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.204      ;
; 0.898 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[4] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[4] ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.204      ;
; 0.898 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[3] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[3] ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.204      ;
; 0.898 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[7] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[7] ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.204      ;
; 0.899 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[6] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[6] ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.205      ;
; 0.901 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[4] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[4] ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.207      ;
; 0.911 ; buffer11:delayer_b|line11[631]                                                                                                                                 ; buffer11:delayer_b|line11[632]                                                                                                                                 ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.217      ;
; 0.913 ; buffer11:delayer_r|line3[631]                                                                                                                                  ; buffer11:delayer_r|line3[632]                                                                                                                                  ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.219      ;
; 0.913 ; buffer11:delayer_b|line8[630]                                                                                                                                  ; buffer11:delayer_b|line8[631]                                                                                                                                  ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.219      ;
; 0.914 ; YCbCr2RGB:u8|Y_OUT[1]                                                                                                                                          ; YCbCr2RGB:u8|oGreen[1]                                                                                                                                         ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.220      ;
; 0.914 ; buffer11:delayer_b|line1[635]                                                                                                                                  ; buffer11:delayer_b|line1[636]                                                                                                                                  ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.220      ;
; 0.915 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                   ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                         ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.221      ;
; 0.917 ; buffer11:delayer_g|line7[638]                                                                                                                                  ; buffer11:delayer_g|line7[639]                                                                                                                                  ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.223      ;
; 0.917 ; buffer11:delayer_b|line7[632]                                                                                                                                  ; buffer11:delayer_b|line7[633]                                                                                                                                  ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.223      ;
; 0.919 ; buffer11:delayer_g|line3[631]                                                                                                                                  ; buffer11:delayer_g|line3[632]                                                                                                                                  ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.225      ;
; 0.919 ; buffer11:delayer_g|line1[638]                                                                                                                                  ; buffer11:delayer_g|line1[639]                                                                                                                                  ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.225      ;
; 0.920 ; buffer11:delayer_r|line1[637]                                                                                                                                  ; buffer11:delayer_r|line1[638]                                                                                                                                  ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.226      ;
; 0.921 ; buffer11:delayer_b|line9[633]                                                                                                                                  ; buffer11:delayer_b|line9[634]                                                                                                                                  ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.227      ;
; 0.922 ; buffer11:delayer_r|line6[632]                                                                                                                                  ; buffer11:delayer_r|line6[633]                                                                                                                                  ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.228      ;
; 0.922 ; buffer11:delayer_b|line9[629]                                                                                                                                  ; buffer11:delayer_b|line9[630]                                                                                                                                  ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.228      ;
; 0.923 ; buffer11:delayer_b|line2[634]                                                                                                                                  ; buffer11:delayer_b|line2[635]                                                                                                                                  ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.229      ;
; 0.924 ; buffer11:delayer_g|line6[634]                                                                                                                                  ; buffer11:delayer_g|line6[635]                                                                                                                                  ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.230      ;
; 0.924 ; buffer11:delayer_r|line6[634]                                                                                                                                  ; buffer11:delayer_r|line6[635]                                                                                                                                  ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.230      ;
; 0.924 ; buffer11:delayer_r|line10[633]                                                                                                                                 ; buffer11:delayer_r|line10[634]                                                                                                                                 ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.230      ;
; 0.924 ; buffer11:delayer_r|line11[637]                                                                                                                                 ; buffer11:delayer_r|line11[638]                                                                                                                                 ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.230      ;
; 0.925 ; buffer11:delayer_r|line8[639]                                                                                                                                  ; buffer11:delayer_r|line9[0]                                                                                                                                    ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.231      ;
; 0.926 ; buffer11:delayer_b|line9[636]                                                                                                                                  ; buffer11:delayer_b|line9[637]                                                                                                                                  ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.232      ;
; 0.927 ; buffer11:delayer_g|line8[635]                                                                                                                                  ; buffer11:delayer_g|line8[636]                                                                                                                                  ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.233      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'OSC_50'                                                                                                                                    ;
+-------+-----------------------------------+-----------------------------------+-----------------------+-------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                           ; Launch Clock          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+-----------------------------------+-----------------------+-------------+--------------+------------+------------+
; 0.499 ; Reset_Delay:u3|oRST_0             ; Reset_Delay:u3|oRST_0             ; Reset_Delay:u3|oRST_0 ; OSC_50      ; 0.000        ; -0.304     ; 0.805      ;
; 0.499 ; Reset_Delay:u3|oRST_0             ; Reset_Delay:u3|oRST_0             ; Reset_Delay:u3|oRST_0 ; OSC_50      ; 0.000        ; -0.304     ; 0.805      ;
; 0.499 ; Reset_Delay:u3|oRST_2             ; Reset_Delay:u3|oRST_2             ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Reset_Delay:u3|Cont[0]            ; Reset_Delay:u3|Cont[0]            ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Reset_Delay:u3|oRST_1             ; Reset_Delay:u3|oRST_1             ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; seconds_thousands[0]              ; seconds_thousands[0]              ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; seconds_thousands[1]              ; seconds_thousands[1]              ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; seconds_thousands[2]              ; seconds_thousands[2]              ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; seconds_thousands[3]              ; seconds_thousands[3]              ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; I2C_AV_Config:u1|mI2C_CTRL_CLK    ; I2C_AV_Config:u1|mI2C_CTRL_CLK    ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.805      ;
; 0.748 ; counter_ones[26]                  ; counter_ones[26]                  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.054      ;
; 0.753 ; I2C_AV_Config:u1|mI2C_CLK_DIV[15] ; I2C_AV_Config:u1|mI2C_CLK_DIV[15] ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.059      ;
; 0.761 ; seconds_ones[3]                   ; seconds_ones[3]                   ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.067      ;
; 0.775 ; Reset_Delay:u3|Cont[20]           ; Reset_Delay:u3|Cont[0]            ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.081      ;
; 0.798 ; seconds_hundreds[3]               ; seconds_hundreds[3]               ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.104      ;
; 0.802 ; seconds_thousands[1]              ; seconds_thousands[3]              ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.108      ;
; 0.819 ; seconds_thousands[0]              ; seconds_thousands[2]              ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.125      ;
; 0.823 ; seconds_thousands[0]              ; seconds_thousands[1]              ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.129      ;
; 1.069 ; Reset_Delay:u3|Cont[20]           ; Reset_Delay:u3|oRST_1             ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.375      ;
; 1.073 ; Reset_Delay:u3|Cont[20]           ; Reset_Delay:u3|oRST_0             ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.379      ;
; 1.073 ; Reset_Delay:u3|Cont[20]           ; Reset_Delay:u3|oRST_2             ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.379      ;
; 1.159 ; I2C_AV_Config:u1|mI2C_CLK_DIV[0]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[0]  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.465      ;
; 1.166 ; Reset_Delay:u3|Cont[11]           ; Reset_Delay:u3|Cont[11]           ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.472      ;
; 1.167 ; I2C_AV_Config:u1|mI2C_CLK_DIV[1]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[1]  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.473      ;
; 1.168 ; Reset_Delay:u3|Cont[2]            ; Reset_Delay:u3|Cont[2]            ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.474      ;
; 1.172 ; counter_ones[4]                   ; counter_ones[4]                   ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.478      ;
; 1.172 ; counter_ones[1]                   ; counter_ones[1]                   ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.478      ;
; 1.172 ; counter_ones[24]                  ; counter_ones[24]                  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.478      ;
; 1.176 ; Reset_Delay:u3|Cont[6]            ; Reset_Delay:u3|Cont[6]            ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.482      ;
; 1.176 ; Reset_Delay:u3|Cont[4]            ; Reset_Delay:u3|Cont[4]            ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.482      ;
; 1.176 ; I2C_AV_Config:u1|mI2C_CLK_DIV[9]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[9]  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.482      ;
; 1.176 ; I2C_AV_Config:u1|mI2C_CLK_DIV[2]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[2]  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.482      ;
; 1.177 ; counter_ones[10]                  ; counter_ones[10]                  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; I2C_AV_Config:u1|mI2C_CLK_DIV[11] ; I2C_AV_Config:u1|mI2C_CLK_DIV[11] ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; I2C_AV_Config:u1|mI2C_CLK_DIV[7]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[7]  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; I2C_AV_Config:u1|mI2C_CLK_DIV[14] ; I2C_AV_Config:u1|mI2C_CLK_DIV[14] ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; I2C_AV_Config:u1|mI2C_CLK_DIV[13] ; I2C_AV_Config:u1|mI2C_CLK_DIV[13] ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; I2C_AV_Config:u1|mI2C_CLK_DIV[4]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[4]  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.483      ;
; 1.181 ; counter_ones[6]                   ; counter_ones[6]                   ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.487      ;
; 1.181 ; counter_ones[8]                   ; counter_ones[8]                   ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.487      ;
; 1.182 ; counter_ones[11]                  ; counter_ones[11]                  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.488      ;
; 1.182 ; Reset_Delay:u3|Cont[9]            ; Reset_Delay:u3|Cont[9]            ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.488      ;
; 1.183 ; Reset_Delay:u3|Cont[8]            ; Reset_Delay:u3|Cont[8]            ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.489      ;
; 1.185 ; seconds_ones[1]                   ; seconds_ones[1]                   ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.491      ;
; 1.185 ; Reset_Delay:u3|Cont[12]           ; Reset_Delay:u3|Cont[12]           ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.491      ;
; 1.186 ; Reset_Delay:u3|Cont[10]           ; Reset_Delay:u3|Cont[10]           ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.492      ;
; 1.186 ; Reset_Delay:u3|Cont[15]           ; Reset_Delay:u3|Cont[15]           ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.492      ;
; 1.186 ; Reset_Delay:u3|Cont[13]           ; Reset_Delay:u3|Cont[13]           ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.492      ;
; 1.187 ; Reset_Delay:u3|Cont[18]           ; Reset_Delay:u3|Cont[18]           ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.493      ;
; 1.198 ; Reset_Delay:u3|Cont[20]           ; Reset_Delay:u3|Cont[20]           ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.504      ;
; 1.218 ; seconds_hundreds[0]               ; seconds_hundreds[0]               ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.524      ;
; 1.221 ; counter_ones[16]                  ; counter_ones[16]                  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.527      ;
; 1.221 ; counter_ones[18]                  ; counter_ones[18]                  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.527      ;
; 1.223 ; seconds_hundreds[2]               ; seconds_hundreds[2]               ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.529      ;
; 1.223 ; seconds_hundreds[1]               ; seconds_hundreds[1]               ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.529      ;
; 1.225 ; counter_ones[9]                   ; counter_ones[9]                   ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.531      ;
; 1.225 ; Reset_Delay:u3|Cont[1]            ; Reset_Delay:u3|Cont[1]            ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.531      ;
; 1.225 ; I2C_AV_Config:u1|mI2C_CLK_DIV[8]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[8]  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.531      ;
; 1.225 ; I2C_AV_Config:u1|mI2C_CLK_DIV[10] ; I2C_AV_Config:u1|mI2C_CLK_DIV[10] ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.531      ;
; 1.225 ; I2C_AV_Config:u1|mI2C_CLK_DIV[3]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[3]  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.531      ;
; 1.226 ; counter_ones[3]                   ; counter_ones[3]                   ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.532      ;
; 1.226 ; counter_ones[2]                   ; counter_ones[2]                   ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.532      ;
; 1.226 ; I2C_AV_Config:u1|mI2C_CLK_DIV[6]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[6]  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.532      ;
; 1.226 ; I2C_AV_Config:u1|mI2C_CLK_DIV[12] ; I2C_AV_Config:u1|mI2C_CLK_DIV[12] ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.532      ;
; 1.226 ; I2C_AV_Config:u1|mI2C_CLK_DIV[5]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[5]  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.532      ;
; 1.229 ; counter_ones[5]                   ; counter_ones[5]                   ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.535      ;
; 1.229 ; counter_ones[0]                   ; counter_ones[0]                   ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.535      ;
; 1.229 ; Reset_Delay:u3|Cont[19]           ; Reset_Delay:u3|Cont[19]           ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.535      ;
; 1.233 ; Reset_Delay:u3|Cont[3]            ; Reset_Delay:u3|Cont[3]            ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.539      ;
; 1.234 ; seconds_ones[2]                   ; seconds_ones[2]                   ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.540      ;
; 1.234 ; Reset_Delay:u3|Cont[14]           ; Reset_Delay:u3|Cont[14]           ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.540      ;
; 1.234 ; Reset_Delay:u3|Cont[5]            ; Reset_Delay:u3|Cont[5]            ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.540      ;
; 1.235 ; Reset_Delay:u3|Cont[17]           ; Reset_Delay:u3|Cont[17]           ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.541      ;
; 1.235 ; Reset_Delay:u3|Cont[16]           ; Reset_Delay:u3|Cont[16]           ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.541      ;
; 1.235 ; Reset_Delay:u3|Cont[7]            ; Reset_Delay:u3|Cont[7]            ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.541      ;
; 1.243 ; Reset_Delay:u3|Cont[21]           ; Reset_Delay:u3|Cont[0]            ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.549      ;
; 1.246 ; Reset_Delay:u3|Cont[21]           ; Reset_Delay:u3|Cont[21]           ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.552      ;
; 1.258 ; seconds_tens[2]                   ; seconds_tens[2]                   ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.564      ;
; 1.261 ; seconds_tens[0]                   ; seconds_tens[0]                   ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.567      ;
; 1.270 ; seconds_thousands[2]              ; seconds_thousands[3]              ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.576      ;
; 1.280 ; seconds_thousands[1]              ; seconds_thousands[2]              ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.586      ;
; 1.300 ; seconds_tens[1]                   ; seconds_tens[1]                   ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.606      ;
; 1.306 ; seconds_tens[3]                   ; seconds_tens[3]                   ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.612      ;
; 1.480 ; seconds_ones[0]                   ; seconds_ones[0]                   ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.786      ;
; 1.637 ; I2C_AV_Config:u1|mI2C_CLK_DIV[0]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[1]  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.943      ;
; 1.645 ; Reset_Delay:u3|Cont[11]           ; Reset_Delay:u3|Cont[12]           ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.951      ;
; 1.646 ; I2C_AV_Config:u1|mI2C_CLK_DIV[1]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[2]  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.952      ;
; 1.648 ; seconds_ones[2]                   ; seconds_ones[0]                   ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.954      ;
; 1.648 ; seconds_ones[2]                   ; seconds_ones[3]                   ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.954      ;
; 1.648 ; seconds_ones[2]                   ; seconds_ones[1]                   ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.954      ;
; 1.651 ; counter_ones[1]                   ; counter_ones[2]                   ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.957      ;
; 1.655 ; I2C_AV_Config:u1|mI2C_CLK_DIV[9]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[10] ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.961      ;
; 1.655 ; I2C_AV_Config:u1|mI2C_CLK_DIV[2]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[3]  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.961      ;
; 1.655 ; Reset_Delay:u3|Cont[4]            ; Reset_Delay:u3|Cont[5]            ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.961      ;
; 1.655 ; Reset_Delay:u3|Cont[6]            ; Reset_Delay:u3|Cont[7]            ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.961      ;
; 1.656 ; I2C_AV_Config:u1|mI2C_CLK_DIV[14] ; I2C_AV_Config:u1|mI2C_CLK_DIV[15] ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.962      ;
; 1.656 ; I2C_AV_Config:u1|mI2C_CLK_DIV[13] ; I2C_AV_Config:u1|mI2C_CLK_DIV[14] ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.962      ;
; 1.656 ; counter_ones[10]                  ; counter_ones[11]                  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.962      ;
; 1.656 ; I2C_AV_Config:u1|mI2C_CLK_DIV[11] ; I2C_AV_Config:u1|mI2C_CLK_DIV[12] ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.962      ;
; 1.656 ; I2C_AV_Config:u1|mI2C_CLK_DIV[4]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[5]  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.962      ;
+-------+-----------------------------------+-----------------------------------+-----------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                      ; To Node                                                                                                                                                        ; Launch Clock                                                              ; Latch Clock                                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+
; 0.499 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|RD_MASK[0]                                                                                                                              ; Sdram_Control_4Port:u6|RD_MASK[0]                                                                                                                              ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|OUT_VALID                                                                                                                               ; Sdram_Control_4Port:u6|OUT_VALID                                                                                                                               ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|RD_MASK[1]                                                                                                                              ; Sdram_Control_4Port:u6|RD_MASK[1]                                                                                                                              ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                         ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                         ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|mRD_DONE                                                                                                                                ; Sdram_Control_4Port:u6|mRD_DONE                                                                                                                                ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|mWR                                                                                                                                     ; Sdram_Control_4Port:u6|mWR                                                                                                                                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|ST[0]                                                                                                                                   ; Sdram_Control_4Port:u6|ST[0]                                                                                                                                   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Read_OTERM31                                                                                                                            ; Sdram_Control_4Port:u6|Read_OTERM31                                                                                                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|command:command1|oe4                                                                                                                    ; Sdram_Control_4Port:u6|command:command1|oe4                                                                                                                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                   ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                   ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                   ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                   ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                   ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                   ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                   ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                   ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                   ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                   ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                   ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                   ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                   ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                   ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                   ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|mWR_DONE                                                                                                                                ; Sdram_Control_4Port:u6|mWR_DONE                                                                                                                                ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|IN_REQ                                                                                                                                  ; Sdram_Control_4Port:u6|IN_REQ                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]_OTERM51           ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]_OTERM51           ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|mRD                                                                                                                                     ; Sdram_Control_4Port:u6|mRD                                                                                                                                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|control_interface:control1|CMD_ACK                                                                                                      ; Sdram_Control_4Port:u6|control_interface:control1|CMD_ACK                                                                                                      ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|command:command1|do_precharge                                                                                                           ; Sdram_Control_4Port:u6|command:command1|do_precharge                                                                                                           ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|command:command1|do_writea                                                                                                              ; Sdram_Control_4Port:u6|command:command1|do_writea                                                                                                              ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]_OTERM9            ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]_OTERM9            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]_OTERM13           ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]_OTERM13           ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|command:command1|do_reada                                                                                                               ; Sdram_Control_4Port:u6|command:command1|do_reada                                                                                                               ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|command:command1|do_refresh                                                                                                             ; Sdram_Control_4Port:u6|command:command1|do_refresh                                                                                                             ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|command:command1|CM_ACK                                                                                                                 ; Sdram_Control_4Port:u6|command:command1|CM_ACK                                                                                                                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|control_interface:control1|REF_REQ                                                                                                      ; Sdram_Control_4Port:u6|control_interface:control1|REF_REQ                                                                                                      ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|command:command1|REF_ACK                                                                                                                ; Sdram_Control_4Port:u6|command:command1|REF_ACK                                                                                                                ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|command:command1|do_load_mode                                                                                                           ; Sdram_Control_4Port:u6|command:command1|do_load_mode                                                                                                           ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[0]                                                                                                ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[0]                                                                                                ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|command:command1|ex_write                                                                                                               ; Sdram_Control_4Port:u6|command:command1|ex_write                                                                                                               ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|command:command1|ex_read                                                                                                                ; Sdram_Control_4Port:u6|command:command1|ex_read                                                                                                                ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|command:command1|do_rw                                                                                                                  ; Sdram_Control_4Port:u6|command:command1|do_rw                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|command:command1|rw_flag                                                                                                                ; Sdram_Control_4Port:u6|command:command1|rw_flag                                                                                                                ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.739 ; Sdram_Control_4Port:u6|command:command1|rw_shift[1]                                                                                                            ; Sdram_Control_4Port:u6|command:command1|rw_shift[0]                                                                                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.045      ;
; 0.739 ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[22]                                                                                                    ; Sdram_Control_4Port:u6|command:command1|CS_N[0]                                                                                                                ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.045      ;
; 0.740 ; Sdram_Control_4Port:u6|command:command1|BA[1]                                                                                                                  ; Sdram_Control_4Port:u6|BA[1]                                                                                                                                   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.046      ;
; 0.741 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.047      ;
; 0.750 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                        ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.056      ;
; 0.751 ; Sdram_Control_4Port:u6|control_interface:control1|READA                                                                                                        ; Sdram_Control_4Port:u6|command:command1|do_reada                                                                                                               ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.057      ;
; 0.753 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.059      ;
; 0.753 ; Sdram_Control_4Port:u6|control_interface:control1|timer[15]                                                                                                    ; Sdram_Control_4Port:u6|control_interface:control1|timer[15]                                                                                                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.059      ;
; 0.753 ; Sdram_Control_4Port:u6|rRD1_ADDR[22]                                                                                                                           ; Sdram_Control_4Port:u6|rRD1_ADDR[22]                                                                                                                           ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.059      ;
; 0.753 ; Sdram_Control_4Port:u6|rWR1_ADDR[22]                                                                                                                           ; Sdram_Control_4Port:u6|rWR1_ADDR[22]                                                                                                                           ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.059      ;
; 0.753 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]_OTERM49           ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]_OTERM51           ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.059      ;
; 0.755 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[7] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_gray2bin_kdb:ws_dgrp_gray2bin|xor6_OTERM63                ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.061      ;
; 0.755 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[5] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[5] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.061      ;
; 0.755 ; Sdram_Control_4Port:u6|control_interface:control1|WRITEA                                                                                                       ; Sdram_Control_4Port:u6|command:command1|do_writea                                                                                                              ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.061      ;
; 0.759 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                   ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.065      ;
; 0.760 ; Sdram_Control_4Port:u6|Read_OTERM33                                                                                                                            ; Sdram_Control_4Port:u6|Read_OTERM31                                                                                                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.066      ;
; 0.762 ; Sdram_Control_4Port:u6|rRD2_ADDR[22]                                                                                                                           ; Sdram_Control_4Port:u6|rRD2_ADDR[22]                                                                                                                           ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.068      ;
; 0.765 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                   ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.071      ;
; 0.767 ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[15]                                                                                               ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[15]                                                                                               ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.073      ;
; 0.770 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                   ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]_OTERM49           ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.076      ;
; 0.772 ; Sdram_Control_4Port:u6|control_interface:control1|REF_REQ                                                                                                      ; Sdram_Control_4Port:u6|command:command1|CM_ACK                                                                                                                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.078      ;
; 0.773 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                   ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]_OTERM53           ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.079      ;
; 0.773 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]_OTERM3            ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]_OTERM9            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.079      ;
; 0.776 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.082      ;
; 0.776 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]_OTERM3            ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]_OTERM13           ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.082      ;
; 0.779 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                   ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.085      ;
; 0.779 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.085      ;
; 0.781 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                   ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.087      ;
; 0.797 ; Sdram_Control_4Port:u6|command:command1|command_done                                                                                                           ; Sdram_Control_4Port:u6|command:command1|rp_shift[3]                                                                                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.103      ;
; 0.798 ; Sdram_Control_4Port:u6|command:command1|command_done                                                                                                           ; Sdram_Control_4Port:u6|command:command1|rp_shift[0]                                                                                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.104      ;
; 0.798 ; Sdram_Control_4Port:u6|command:command1|command_done                                                                                                           ; Sdram_Control_4Port:u6|command:command1|rp_shift[2]                                                                                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.104      ;
; 0.799 ; Sdram_Control_4Port:u6|command:command1|command_done                                                                                                           ; Sdram_Control_4Port:u6|command:command1|rp_done                                                                                                                ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.105      ;
; 0.799 ; Sdram_Control_4Port:u6|command:command1|command_done                                                                                                           ; Sdram_Control_4Port:u6|command:command1|rp_shift[1]                                                                                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.105      ;
; 0.866 ; Sdram_Control_4Port:u6|command:command1|SA[9]                                                                                                                  ; Sdram_Control_4Port:u6|SA[9]                                                                                                                                   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.172      ;
; 0.911 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[4] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[4] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.217      ;
; 0.915 ; Sdram_Control_4Port:u6|command:command1|SA[6]                                                                                                                  ; Sdram_Control_4Port:u6|SA[6]                                                                                                                                   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.221      ;
; 0.917 ; Sdram_Control_4Port:u6|command:command1|do_precharge                                                                                                           ; Sdram_Control_4Port:u6|command:command1|BA[0]                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.223      ;
; 0.917 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.223      ;
; 0.921 ; Sdram_Control_4Port:u6|mADDR[8]                                                                                                                                ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[8]                                                                                                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.227      ;
; 0.923 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                   ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]_OTERM7_OTERM71    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.229      ;
; 0.943 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.249      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2'                                                                                                                                                                                 ;
+-------+----------------------------------+----------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                          ; Launch Clock                                                              ; Latch Clock                                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+----------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+
; 0.499 ; AUDIO_DAC_ADC:u12|LRCK_1X        ; AUDIO_DAC_ADC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; AUDIO_DAC_ADC:u12|oAUD_BCK       ; AUDIO_DAC_ADC:u12|oAUD_BCK       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; AUDIO_DAC_ADC:u12|BCK_DIV[1]     ; AUDIO_DAC_ADC:u12|BCK_DIV[1]     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; AUDIO_DAC_ADC:u12|BCK_DIV[2]     ; AUDIO_DAC_ADC:u12|BCK_DIV[2]     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; AUDIO_DAC_ADC:u12|BCK_DIV[0]     ; AUDIO_DAC_ADC:u12|BCK_DIV[0]     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.805      ;
; 0.754 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.060      ;
; 0.768 ; AUDIO_DAC_ADC:u12|BCK_DIV[2]     ; AUDIO_DAC_ADC:u12|BCK_DIV[0]     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.074      ;
; 0.769 ; AUDIO_DAC_ADC:u12|BCK_DIV[0]     ; AUDIO_DAC_ADC:u12|BCK_DIV[2]     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.075      ;
; 0.771 ; AUDIO_DAC_ADC:u12|BCK_DIV[0]     ; AUDIO_DAC_ADC:u12|BCK_DIV[1]     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.077      ;
; 0.773 ; AUDIO_DAC_ADC:u12|BCK_DIV[0]     ; AUDIO_DAC_ADC:u12|oAUD_BCK       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.079      ;
; 1.114 ; AUDIO_DAC_ADC:u12|BCK_DIV[2]     ; AUDIO_DAC_ADC:u12|BCK_DIV[1]     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.420      ;
; 1.177 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.483      ;
; 1.184 ; AUDIO_DAC_ADC:u12|BCK_DIV[1]     ; AUDIO_DAC_ADC:u12|BCK_DIV[2]     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.490      ;
; 1.195 ; AUDIO_DAC_ADC:u12|BCK_DIV[2]     ; AUDIO_DAC_ADC:u12|oAUD_BCK       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.501      ;
; 1.226 ; AUDIO_DAC_ADC:u12|BCK_DIV[1]     ; AUDIO_DAC_ADC:u12|BCK_DIV[0]     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.532      ;
; 1.229 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.535      ;
; 1.229 ; AUDIO_DAC_ADC:u12|BCK_DIV[1]     ; AUDIO_DAC_ADC:u12|oAUD_BCK       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.535      ;
; 1.230 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.536      ;
; 1.231 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.537      ;
; 1.234 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.540      ;
; 1.235 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.541      ;
; 1.332 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.638      ;
; 1.507 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.813      ;
; 1.637 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.943      ;
; 1.637 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.943      ;
; 1.637 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.943      ;
; 1.637 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.943      ;
; 1.637 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.943      ;
; 1.637 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.943      ;
; 1.637 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.943      ;
; 1.637 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.943      ;
; 1.656 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.962      ;
; 1.656 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.962      ;
; 1.709 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.015      ;
; 1.710 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.016      ;
; 1.710 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.016      ;
; 1.711 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.017      ;
; 1.715 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.021      ;
; 1.742 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.048      ;
; 1.742 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.048      ;
; 1.757 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.063      ;
; 1.766 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.072      ;
; 1.795 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.101      ;
; 1.796 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.102      ;
; 1.796 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.102      ;
; 1.812 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.118      ;
; 1.812 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.118      ;
; 1.812 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.118      ;
; 1.812 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.118      ;
; 1.812 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.118      ;
; 1.812 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.118      ;
; 1.812 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.118      ;
; 1.828 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.134      ;
; 1.852 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.158      ;
; 1.881 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.187      ;
; 1.882 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.188      ;
; 1.905 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.211      ;
; 1.938 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.244      ;
; 1.968 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.274      ;
; 1.986 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.292      ;
; 1.991 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.297      ;
; 2.018 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.324      ;
; 2.024 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.330      ;
; 2.062 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.368      ;
; 2.062 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.368      ;
; 2.062 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.368      ;
; 2.062 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.368      ;
; 2.062 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.368      ;
; 2.062 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.368      ;
; 2.072 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.378      ;
; 2.077 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.383      ;
; 2.104 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.410      ;
; 2.158 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.464      ;
; 2.158 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.464      ;
; 2.163 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.469      ;
; 2.190 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.496      ;
; 2.244 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.550      ;
; 2.244 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.550      ;
; 2.276 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.582      ;
; 2.330 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.636      ;
; 2.416 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.722      ;
; 2.557 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.863      ;
; 2.862 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 3.168      ;
; 2.862 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 3.168      ;
; 2.862 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 3.168      ;
; 2.862 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 3.168      ;
; 2.862 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 3.168      ;
; 2.962 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 3.268      ;
; 3.131 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 3.437      ;
; 3.167 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 3.473      ;
; 3.167 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 3.473      ;
; 3.167 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 3.473      ;
; 3.167 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 3.473      ;
; 3.167 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 3.473      ;
; 3.436 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 3.742      ;
; 3.438 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 3.744      ;
; 3.669 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 3.975      ;
; 3.743 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 4.049      ;
+-------+----------------------------------+----------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'TD_CLK'                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                       ; To Node                                                                                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.499 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                                               ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                                               ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                                               ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                                               ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                                               ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                                               ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                                               ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                                               ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ITU_656_Decoder:u4|Start                                                                                                                                        ; ITU_656_Decoder:u4|Start                                                                                                                                                                   ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ITU_656_Decoder:u4|Active_Video                                                                                                                                 ; ITU_656_Decoder:u4|Active_Video                                                                                                                                                            ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.805      ;
; 0.741 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[6] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[6]                            ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.047      ;
; 0.744 ; ITU_656_Decoder:u4|Pre_Field                                                                                                                                    ; ITU_656_Decoder:u4|Start                                                                                                                                                                   ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.050      ;
; 0.747 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[3] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[3]                            ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.053      ;
; 0.749 ; ITU_656_Decoder:u4|Window[11]                                                                                                                                   ; ITU_656_Decoder:u4|Window[19]                                                                                                                                                              ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.055      ;
; 0.752 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|delayed_wrptr_g[9]                                                                     ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.058      ;
; 0.754 ; ITU_656_Decoder:u4|Window[15]                                                                                                                                   ; ITU_656_Decoder:u4|Window[23]                                                                                                                                                              ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.060      ;
; 0.756 ; ITU_656_Decoder:u4|Window[4]                                                                                                                                    ; ITU_656_Decoder:u4|Window[12]                                                                                                                                                              ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.062      ;
; 0.756 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|delayed_wrptr_g[8]                                                                     ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.062      ;
; 0.757 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|delayed_wrptr_g[1]                                                                     ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.063      ;
; 0.757 ; ITU_656_Decoder:u4|Window[5]                                                                                                                                    ; ITU_656_Decoder:u4|Window[13]                                                                                                                                                              ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.063      ;
; 0.760 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[9] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[9]                            ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.066      ;
; 0.893 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[7] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[7]                            ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.199      ;
; 0.898 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[8] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[8]                            ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.204      ;
; 0.900 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[4] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[4]                            ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.206      ;
; 0.902 ; ITU_656_Decoder:u4|Window[14]                                                                                                                                   ; ITU_656_Decoder:u4|Window[22]                                                                                                                                                              ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.208      ;
; 0.903 ; ITU_656_Decoder:u4|Window[6]                                                                                                                                    ; ITU_656_Decoder:u4|Window[14]                                                                                                                                                              ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.209      ;
; 0.906 ; ITU_656_Decoder:u4|Window[0]                                                                                                                                    ; ITU_656_Decoder:u4|Window[8]                                                                                                                                                               ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.212      ;
; 0.914 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|delayed_wrptr_g[3]                                                                     ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.220      ;
; 1.026 ; ITU_656_Decoder:u4|YCbCr[9]                                                                                                                                     ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg0  ; TD_CLK       ; TD_CLK      ; 0.000        ; 1.117      ; 2.410      ;
; 1.052 ; ITU_656_Decoder:u4|Window[1]                                                                                                                                    ; ITU_656_Decoder:u4|Window[9]                                                                                                                                                               ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.358      ;
; 1.060 ; ITU_656_Decoder:u4|Window[10]                                                                                                                                   ; ITU_656_Decoder:u4|Window[18]                                                                                                                                                              ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.366      ;
; 1.065 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                                               ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.371      ;
; 1.074 ; ITU_656_Decoder:u4|YCbCr[6]                                                                                                                                     ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg6  ; TD_CLK       ; TD_CLK      ; 0.000        ; 1.071      ; 2.412      ;
; 1.076 ; ITU_656_Decoder:u4|YCbCr[8]                                                                                                                                     ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg8  ; TD_CLK       ; TD_CLK      ; 0.000        ; 1.071      ; 2.414      ;
; 1.088 ; ITU_656_Decoder:u4|YCbCr[5]                                                                                                                                     ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg5  ; TD_CLK       ; TD_CLK      ; 0.000        ; 1.071      ; 2.426      ;
; 1.095 ; ITU_656_Decoder:u4|YCbCr[3]                                                                                                                                     ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg3  ; TD_CLK       ; TD_CLK      ; 0.000        ; 1.071      ; 2.433      ;
; 1.098 ; ITU_656_Decoder:u4|YCbCr[7]                                                                                                                                     ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg7  ; TD_CLK       ; TD_CLK      ; 0.000        ; 1.071      ; 2.436      ;
; 1.101 ; ITU_656_Decoder:u4|YCbCr[0]                                                                                                                                     ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0  ; TD_CLK       ; TD_CLK      ; 0.000        ; 1.071      ; 2.439      ;
; 1.126 ; ITU_656_Decoder:u4|Window[8]                                                                                                                                    ; ITU_656_Decoder:u4|Window[16]                                                                                                                                                              ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.432      ;
; 1.128 ; ITU_656_Decoder:u4|YCbCr[2]                                                                                                                                     ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg2  ; TD_CLK       ; TD_CLK      ; 0.000        ; 1.071      ; 2.466      ;
; 1.147 ; ITU_656_Decoder:u4|YCbCr[12]                                                                                                                                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg3  ; TD_CLK       ; TD_CLK      ; 0.000        ; 1.006      ; 2.420      ;
; 1.149 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg7 ; TD_CLK       ; TD_CLK      ; 0.000        ; 1.091      ; 2.507      ;
; 1.163 ; ITU_656_Decoder:u4|Window[12]                                                                                                                                   ; ITU_656_Decoder:u4|Window[20]                                                                                                                                                              ; TD_CLK       ; TD_CLK      ; 0.000        ; -0.114     ; 1.355      ;
; 1.180 ; ITU_656_Decoder:u4|YCbCr[1]                                                                                                                                     ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg1  ; TD_CLK       ; TD_CLK      ; 0.000        ; 1.071      ; 2.518      ;
; 1.184 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                                               ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.490      ;
; 1.186 ; ITU_656_Decoder:u4|Cont[13]                                                                                                                                     ; ITU_656_Decoder:u4|Cont[13]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.492      ;
; 1.186 ; ITU_656_Decoder:u4|Cont[11]                                                                                                                                     ; ITU_656_Decoder:u4|Cont[11]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.492      ;
; 1.187 ; ITU_656_Decoder:u4|Cont[16]                                                                                                                                     ; ITU_656_Decoder:u4|Cont[16]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.493      ;
; 1.188 ; ITU_656_Decoder:u4|Cont[2]                                                                                                                                      ; ITU_656_Decoder:u4|Cont[2]                                                                                                                                                                 ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.494      ;
; 1.189 ; ITU_656_Decoder:u4|Cont[4]                                                                                                                                      ; ITU_656_Decoder:u4|Cont[4]                                                                                                                                                                 ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.495      ;
; 1.200 ; ITU_656_Decoder:u4|Cont[8]                                                                                                                                      ; ITU_656_Decoder:u4|Cont[8]                                                                                                                                                                 ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.506      ;
; 1.200 ; ITU_656_Decoder:u4|Cont[6]                                                                                                                                      ; ITU_656_Decoder:u4|Cont[6]                                                                                                                                                                 ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.506      ;
; 1.201 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|delayed_wrptr_g[5]                                                                     ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.507      ;
; 1.204 ; ITU_656_Decoder:u4|Cont[10]                                                                                                                                     ; ITU_656_Decoder:u4|Cont[10]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.510      ;
; 1.204 ; ITU_656_Decoder:u4|Cont[7]                                                                                                                                      ; ITU_656_Decoder:u4|Cont[7]                                                                                                                                                                 ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.510      ;
; 1.208 ; ITU_656_Decoder:u4|Cont[9]                                                                                                                                      ; ITU_656_Decoder:u4|Cont[9]                                                                                                                                                                 ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.514      ;
; 1.209 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|delayed_wrptr_g[2]                                                                     ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.515      ;
; 1.215 ; ITU_656_Decoder:u4|Cont[17]                                                                                                                                     ; ITU_656_Decoder:u4|Cont[17]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.521      ;
; 1.235 ; ITU_656_Decoder:u4|Cont[14]                                                                                                                                     ; ITU_656_Decoder:u4|Cont[14]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.541      ;
; 1.235 ; ITU_656_Decoder:u4|Cont[12]                                                                                                                                     ; ITU_656_Decoder:u4|Cont[12]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.541      ;
; 1.236 ; ITU_656_Decoder:u4|Cont[15]                                                                                                                                     ; ITU_656_Decoder:u4|Cont[15]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.542      ;
; 1.246 ; ITU_656_Decoder:u4|Cont[1]                                                                                                                                      ; ITU_656_Decoder:u4|Cont[1]                                                                                                                                                                 ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.552      ;
; 1.246 ; ITU_656_Decoder:u4|Cont[3]                                                                                                                                      ; ITU_656_Decoder:u4|Cont[3]                                                                                                                                                                 ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.552      ;
; 1.251 ; ITU_656_Decoder:u4|Cont[5]                                                                                                                                      ; ITU_656_Decoder:u4|Cont[5]                                                                                                                                                                 ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.557      ;
; 1.254 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg2 ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.980      ; 2.501      ;
; 1.385 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg4 ; TD_CLK       ; TD_CLK      ; 0.000        ; 1.005      ; 2.657      ;
; 1.385 ; ITU_656_Decoder:u4|Window[9]                                                                                                                                    ; ITU_656_Decoder:u4|Window[17]                                                                                                                                                              ; TD_CLK       ; TD_CLK      ; 0.000        ; -0.314     ; 1.377      ;
; 1.415 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                                               ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.030      ; 1.751      ;
; 1.417 ; ITU_656_Decoder:u4|YCbCr[4]                                                                                                                                     ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg4  ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.755      ; 2.439      ;
; 1.425 ; ITU_656_Decoder:u4|Cont[2]                                                                                                                                      ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[1]                                                     ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.135      ; 1.866      ;
; 1.437 ; ITU_656_Decoder:u4|YCbCr[14]                                                                                                                                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg5  ; TD_CLK       ; TD_CLK      ; 0.000        ; 1.117      ; 2.821      ;
; 1.443 ; ITU_656_Decoder:u4|Cont[3]                                                                                                                                      ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[2]                                                     ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.114      ; 1.863      ;
; 1.450 ; ITU_656_Decoder:u4|YCbCr[13]                                                                                                                                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg4  ; TD_CLK       ; TD_CLK      ; 0.000        ; 1.117      ; 2.834      ;
; 1.451 ; ITU_656_Decoder:u4|YCbCr[11]                                                                                                                                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg2  ; TD_CLK       ; TD_CLK      ; 0.000        ; 1.117      ; 2.835      ;
; 1.454 ; ITU_656_Decoder:u4|YCbCr[15]                                                                                                                                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg6  ; TD_CLK       ; TD_CLK      ; 0.000        ; 1.117      ; 2.838      ;
; 1.463 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                                              ; TD_CLK       ; TD_CLK      ; 0.000        ; -0.163     ; 1.606      ;
; 1.468 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                                               ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.774      ;
; 1.470 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg0 ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.793      ; 2.530      ;
; 1.472 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg1 ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.747      ; 2.486      ;
; 1.476 ; ITU_656_Decoder:u4|YCbCr[10]                                                                                                                                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1  ; TD_CLK       ; TD_CLK      ; 0.000        ; 1.117      ; 2.860      ;
; 1.484 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg6 ; TD_CLK       ; TD_CLK      ; 0.000        ; 1.121      ; 2.872      ;
; 1.488 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg7 ; TD_CLK       ; TD_CLK      ; 0.000        ; 1.137      ; 2.892      ;
; 1.500 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[0]                            ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.439      ; 2.245      ;
; 1.531 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                                               ; TD_CLK       ; TD_CLK      ; 0.000        ; -0.017     ; 1.820      ;
; 1.533 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|delayed_wrptr_g[7]                                                                     ; TD_CLK       ; TD_CLK      ; 0.000        ; -0.017     ; 1.822      ;
; 1.533 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                                               ; TD_CLK       ; TD_CLK      ; 0.000        ; -0.017     ; 1.822      ;
; 1.616 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|delayed_wrptr_g[6]                                                                     ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.010      ; 1.932      ;
; 1.617 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg2 ; TD_CLK       ; TD_CLK      ; 0.000        ; 1.026      ; 2.910      ;
; 1.633 ; ITU_656_Decoder:u4|Window[7]                                                                                                                                    ; ITU_656_Decoder:u4|Window[15]                                                                                                                                                              ; TD_CLK       ; TD_CLK      ; 0.000        ; -0.233     ; 1.706      ;
; 1.658 ; ITU_656_Decoder:u4|Cont[1]                                                                                                                                      ; ITU_656_Decoder:u4|YCbCr[1]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.003      ; 1.967      ;
; 1.660 ; ITU_656_Decoder:u4|Cont[1]                                                                                                                                      ; ITU_656_Decoder:u4|YCbCr[6]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.003      ; 1.969      ;
; 1.661 ; ITU_656_Decoder:u4|Cont[1]                                                                                                                                      ; ITU_656_Decoder:u4|YCbCr[0]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.003      ; 1.970      ;
; 1.661 ; ITU_656_Decoder:u4|Cont[1]                                                                                                                                      ; ITU_656_Decoder:u4|YCbCr[3]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.003      ; 1.970      ;
; 1.661 ; ITU_656_Decoder:u4|Cont[1]                                                                                                                                      ; ITU_656_Decoder:u4|YCbCr[5]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.003      ; 1.970      ;
; 1.661 ; ITU_656_Decoder:u4|Cont[1]                                                                                                                                      ; ITU_656_Decoder:u4|YCbCr[7]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.003      ; 1.970      ;
; 1.665 ; ITU_656_Decoder:u4|Cont[13]                                                                                                                                     ; ITU_656_Decoder:u4|Cont[14]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.971      ;
; 1.665 ; ITU_656_Decoder:u4|Cont[11]                                                                                                                                     ; ITU_656_Decoder:u4|Cont[12]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.971      ;
; 1.667 ; ITU_656_Decoder:u4|Cont[2]                                                                                                                                      ; ITU_656_Decoder:u4|Cont[3]                                                                                                                                                                 ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.973      ;
; 1.668 ; ITU_656_Decoder:u4|Cont[4]                                                                                                                                      ; ITU_656_Decoder:u4|Cont[5]                                                                                                                                                                 ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.974      ;
; 1.670 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|delayed_wrptr_g[0]                                                                     ; TD_CLK       ; TD_CLK      ; 0.000        ; -0.233     ; 1.743      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                         ; To Node                                                                                                                                                     ; Launch Clock                                                              ; Latch Clock                                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+
; 2.718 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.001      ; 1.953      ;
; 2.718 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.001      ; 1.953      ;
; 2.718 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1               ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.001      ; 1.953      ;
; 2.718 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2               ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.001      ; 1.953      ;
; 2.718 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0               ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.001      ; 1.953      ;
; 2.723 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; -0.001     ; 1.946      ;
; 2.723 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; -0.001     ; 1.946      ;
; 2.723 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; -0.001     ; 1.946      ;
; 2.723 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; -0.001     ; 1.946      ;
; 2.723 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]_OTERM53        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; -0.001     ; 1.946      ;
; 2.723 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]_OTERM51        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; -0.001     ; 1.946      ;
; 2.723 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]_OTERM49        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; -0.001     ; 1.946      ;
; 2.723 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; -0.001     ; 1.946      ;
; 2.723 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2               ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; -0.001     ; 1.946      ;
; 2.723 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0               ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; -0.001     ; 1.946      ;
; 2.723 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1               ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; -0.001     ; 1.946      ;
; 3.011 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 1.659      ;
; 3.011 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|p0addr                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 1.659      ;
; 3.011 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]_OTERM55        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 1.659      ;
; 3.011 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]_OTERM3         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 1.659      ;
; 3.011 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]_OTERM5         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 1.659      ;
; 3.011 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]_OTERM1         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 1.659      ;
; 3.011 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]_OTERM7_OTERM73 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 1.659      ;
; 3.011 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]_OTERM7_OTERM71 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 1.659      ;
; 3.011 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]_OTERM11        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 1.659      ;
; 3.011 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]_OTERM9         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 1.659      ;
; 3.011 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]_OTERM13        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 1.659      ;
; 3.024 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 1.646      ;
; 3.024 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 1.646      ;
; 3.024 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 1.646      ;
; 3.024 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 1.646      ;
; 3.024 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 1.646      ;
; 3.024 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 1.646      ;
; 3.024 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 1.646      ;
; 3.024 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|p0addr                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 1.646      ;
; 3.024 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 1.646      ;
; 3.024 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 1.646      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'OSC_27'                                                                                                                                                                                                                                                                                                                                  ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                        ; To Node                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 16.222 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]  ; OSC_27       ; OSC_27      ; 18.519       ; 0.003      ; 2.340      ;
; 16.222 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5       ; OSC_27       ; OSC_27      ; 18.519       ; 0.003      ; 2.340      ;
; 16.222 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2 ; OSC_27       ; OSC_27      ; 18.519       ; 0.003      ; 2.340      ;
; 16.222 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1 ; OSC_27       ; OSC_27      ; 18.519       ; 0.003      ; 2.340      ;
; 16.222 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0 ; OSC_27       ; OSC_27      ; 18.519       ; 0.003      ; 2.340      ;
; 16.612 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]  ; OSC_27       ; OSC_27      ; 18.519       ; -0.001     ; 1.946      ;
; 16.612 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5       ; OSC_27       ; OSC_27      ; 18.519       ; -0.001     ; 1.946      ;
; 16.612 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0 ; OSC_27       ; OSC_27      ; 18.519       ; -0.001     ; 1.946      ;
; 16.612 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1 ; OSC_27       ; OSC_27      ; 18.519       ; -0.001     ; 1.946      ;
; 16.612 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2 ; OSC_27       ; OSC_27      ; 18.519       ; -0.001     ; 1.946      ;
; 16.894 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]  ; OSC_27       ; OSC_27      ; 18.519       ; 0.000      ; 1.665      ;
; 16.894 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]  ; OSC_27       ; OSC_27      ; 18.519       ; 0.000      ; 1.665      ;
; 16.894 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]  ; OSC_27       ; OSC_27      ; 18.519       ; 0.000      ; 1.665      ;
; 16.894 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]  ; OSC_27       ; OSC_27      ; 18.519       ; 0.000      ; 1.665      ;
; 16.894 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]  ; OSC_27       ; OSC_27      ; 18.519       ; 0.000      ; 1.665      ;
; 16.894 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]  ; OSC_27       ; OSC_27      ; 18.519       ; 0.000      ; 1.665      ;
; 16.894 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]  ; OSC_27       ; OSC_27      ; 18.519       ; 0.000      ; 1.665      ;
; 16.894 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|p0addr                                    ; OSC_27       ; OSC_27      ; 18.519       ; 0.000      ; 1.665      ;
; 16.894 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]  ; OSC_27       ; OSC_27      ; 18.519       ; 0.000      ; 1.665      ;
; 16.894 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]  ; OSC_27       ; OSC_27      ; 18.519       ; 0.000      ; 1.665      ;
; 16.911 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]  ; OSC_27       ; OSC_27      ; 18.519       ; 0.000      ; 1.648      ;
; 16.911 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]  ; OSC_27       ; OSC_27      ; 18.519       ; 0.000      ; 1.648      ;
; 16.911 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]  ; OSC_27       ; OSC_27      ; 18.519       ; 0.000      ; 1.648      ;
; 16.911 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]  ; OSC_27       ; OSC_27      ; 18.519       ; 0.000      ; 1.648      ;
; 16.911 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]  ; OSC_27       ; OSC_27      ; 18.519       ; 0.000      ; 1.648      ;
; 16.911 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]  ; OSC_27       ; OSC_27      ; 18.519       ; 0.000      ; 1.648      ;
; 16.911 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]  ; OSC_27       ; OSC_27      ; 18.519       ; 0.000      ; 1.648      ;
; 16.911 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|p0addr                                    ; OSC_27       ; OSC_27      ; 18.519       ; 0.000      ; 1.648      ;
; 16.911 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]  ; OSC_27       ; OSC_27      ; 18.519       ; 0.000      ; 1.648      ;
; 16.911 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]  ; OSC_27       ; OSC_27      ; 18.519       ; 0.000      ; 1.648      ;
; 34.131 ; jump_flag_ctrl                                                                                                                   ; counter_jump[18]                                                                                                                             ; OSC_27       ; OSC_27      ; 37.037       ; 0.002      ; 2.948      ;
; 34.131 ; jump_flag_ctrl                                                                                                                   ; counter_jump[23]                                                                                                                             ; OSC_27       ; OSC_27      ; 37.037       ; 0.002      ; 2.948      ;
; 34.131 ; jump_flag_ctrl                                                                                                                   ; counter_jump[15]                                                                                                                             ; OSC_27       ; OSC_27      ; 37.037       ; 0.002      ; 2.948      ;
; 34.131 ; jump_flag_ctrl                                                                                                                   ; counter_jump[26]                                                                                                                             ; OSC_27       ; OSC_27      ; 37.037       ; 0.002      ; 2.948      ;
; 34.131 ; jump_flag_ctrl                                                                                                                   ; counter_jump[21]                                                                                                                             ; OSC_27       ; OSC_27      ; 37.037       ; 0.002      ; 2.948      ;
; 34.131 ; jump_flag_ctrl                                                                                                                   ; counter_jump[16]                                                                                                                             ; OSC_27       ; OSC_27      ; 37.037       ; 0.002      ; 2.948      ;
; 34.131 ; jump_flag_ctrl                                                                                                                   ; counter_jump[20]                                                                                                                             ; OSC_27       ; OSC_27      ; 37.037       ; 0.002      ; 2.948      ;
; 34.131 ; jump_flag_ctrl                                                                                                                   ; counter_jump[24]                                                                                                                             ; OSC_27       ; OSC_27      ; 37.037       ; 0.002      ; 2.948      ;
; 34.131 ; jump_flag_ctrl                                                                                                                   ; counter_jump[25]                                                                                                                             ; OSC_27       ; OSC_27      ; 37.037       ; 0.002      ; 2.948      ;
; 34.131 ; jump_flag_ctrl                                                                                                                   ; counter_jump[22]                                                                                                                             ; OSC_27       ; OSC_27      ; 37.037       ; 0.002      ; 2.948      ;
; 34.131 ; jump_flag_ctrl                                                                                                                   ; counter_jump[19]                                                                                                                             ; OSC_27       ; OSC_27      ; 37.037       ; 0.002      ; 2.948      ;
; 34.131 ; jump_flag_ctrl                                                                                                                   ; counter_jump[17]                                                                                                                             ; OSC_27       ; OSC_27      ; 37.037       ; 0.002      ; 2.948      ;
; 34.131 ; jump_flag_ctrl                                                                                                                   ; counter_jump[14]                                                                                                                             ; OSC_27       ; OSC_27      ; 37.037       ; 0.002      ; 2.948      ;
; 34.530 ; jump_flag_ctrl                                                                                                                   ; counter_jump[7]                                                                                                                              ; OSC_27       ; OSC_27      ; 37.037       ; 0.000      ; 2.547      ;
; 34.530 ; jump_flag_ctrl                                                                                                                   ; counter_jump[6]                                                                                                                              ; OSC_27       ; OSC_27      ; 37.037       ; 0.000      ; 2.547      ;
; 34.530 ; jump_flag_ctrl                                                                                                                   ; counter_jump[12]                                                                                                                             ; OSC_27       ; OSC_27      ; 37.037       ; 0.000      ; 2.547      ;
; 34.530 ; jump_flag_ctrl                                                                                                                   ; counter_jump[5]                                                                                                                              ; OSC_27       ; OSC_27      ; 37.037       ; 0.000      ; 2.547      ;
; 34.530 ; jump_flag_ctrl                                                                                                                   ; counter_jump[10]                                                                                                                             ; OSC_27       ; OSC_27      ; 37.037       ; 0.000      ; 2.547      ;
; 34.530 ; jump_flag_ctrl                                                                                                                   ; counter_jump[3]                                                                                                                              ; OSC_27       ; OSC_27      ; 37.037       ; 0.000      ; 2.547      ;
; 34.530 ; jump_flag_ctrl                                                                                                                   ; counter_jump[4]                                                                                                                              ; OSC_27       ; OSC_27      ; 37.037       ; 0.000      ; 2.547      ;
; 34.530 ; jump_flag_ctrl                                                                                                                   ; counter_jump[2]                                                                                                                              ; OSC_27       ; OSC_27      ; 37.037       ; 0.000      ; 2.547      ;
; 34.530 ; jump_flag_ctrl                                                                                                                   ; counter_jump[1]                                                                                                                              ; OSC_27       ; OSC_27      ; 37.037       ; 0.000      ; 2.547      ;
; 34.530 ; jump_flag_ctrl                                                                                                                   ; counter_jump[13]                                                                                                                             ; OSC_27       ; OSC_27      ; 37.037       ; 0.000      ; 2.547      ;
; 34.530 ; jump_flag_ctrl                                                                                                                   ; counter_jump[11]                                                                                                                             ; OSC_27       ; OSC_27      ; 37.037       ; 0.000      ; 2.547      ;
; 34.530 ; jump_flag_ctrl                                                                                                                   ; counter_jump[9]                                                                                                                              ; OSC_27       ; OSC_27      ; 37.037       ; 0.000      ; 2.547      ;
; 34.530 ; jump_flag_ctrl                                                                                                                   ; counter_jump[8]                                                                                                                              ; OSC_27       ; OSC_27      ; 37.037       ; 0.000      ; 2.547      ;
; 34.530 ; jump_flag_ctrl                                                                                                                   ; counter_jump[0]                                                                                                                              ; OSC_27       ; OSC_27      ; 37.037       ; 0.000      ; 2.547      ;
; 34.842 ; jump_flag_ctrl                                                                                                                   ; jump_flag_ctrl                                                                                                                               ; OSC_27       ; OSC_27      ; 37.037       ; 0.000      ; 2.235      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'OSC_27'                                                                                                                                                                                                                                                                                                                                   ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                        ; To Node                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.929  ; jump_flag_ctrl                                                                                                                   ; jump_flag_ctrl                                                                                                                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 2.235      ;
; 2.241  ; jump_flag_ctrl                                                                                                                   ; counter_jump[7]                                                                                                                              ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 2.547      ;
; 2.241  ; jump_flag_ctrl                                                                                                                   ; counter_jump[6]                                                                                                                              ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 2.547      ;
; 2.241  ; jump_flag_ctrl                                                                                                                   ; counter_jump[12]                                                                                                                             ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 2.547      ;
; 2.241  ; jump_flag_ctrl                                                                                                                   ; counter_jump[5]                                                                                                                              ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 2.547      ;
; 2.241  ; jump_flag_ctrl                                                                                                                   ; counter_jump[10]                                                                                                                             ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 2.547      ;
; 2.241  ; jump_flag_ctrl                                                                                                                   ; counter_jump[3]                                                                                                                              ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 2.547      ;
; 2.241  ; jump_flag_ctrl                                                                                                                   ; counter_jump[4]                                                                                                                              ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 2.547      ;
; 2.241  ; jump_flag_ctrl                                                                                                                   ; counter_jump[2]                                                                                                                              ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 2.547      ;
; 2.241  ; jump_flag_ctrl                                                                                                                   ; counter_jump[1]                                                                                                                              ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 2.547      ;
; 2.241  ; jump_flag_ctrl                                                                                                                   ; counter_jump[13]                                                                                                                             ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 2.547      ;
; 2.241  ; jump_flag_ctrl                                                                                                                   ; counter_jump[11]                                                                                                                             ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 2.547      ;
; 2.241  ; jump_flag_ctrl                                                                                                                   ; counter_jump[9]                                                                                                                              ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 2.547      ;
; 2.241  ; jump_flag_ctrl                                                                                                                   ; counter_jump[8]                                                                                                                              ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 2.547      ;
; 2.241  ; jump_flag_ctrl                                                                                                                   ; counter_jump[0]                                                                                                                              ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 2.547      ;
; 2.640  ; jump_flag_ctrl                                                                                                                   ; counter_jump[18]                                                                                                                             ; OSC_27       ; OSC_27      ; 0.000        ; 0.002      ; 2.948      ;
; 2.640  ; jump_flag_ctrl                                                                                                                   ; counter_jump[23]                                                                                                                             ; OSC_27       ; OSC_27      ; 0.000        ; 0.002      ; 2.948      ;
; 2.640  ; jump_flag_ctrl                                                                                                                   ; counter_jump[15]                                                                                                                             ; OSC_27       ; OSC_27      ; 0.000        ; 0.002      ; 2.948      ;
; 2.640  ; jump_flag_ctrl                                                                                                                   ; counter_jump[26]                                                                                                                             ; OSC_27       ; OSC_27      ; 0.000        ; 0.002      ; 2.948      ;
; 2.640  ; jump_flag_ctrl                                                                                                                   ; counter_jump[21]                                                                                                                             ; OSC_27       ; OSC_27      ; 0.000        ; 0.002      ; 2.948      ;
; 2.640  ; jump_flag_ctrl                                                                                                                   ; counter_jump[16]                                                                                                                             ; OSC_27       ; OSC_27      ; 0.000        ; 0.002      ; 2.948      ;
; 2.640  ; jump_flag_ctrl                                                                                                                   ; counter_jump[20]                                                                                                                             ; OSC_27       ; OSC_27      ; 0.000        ; 0.002      ; 2.948      ;
; 2.640  ; jump_flag_ctrl                                                                                                                   ; counter_jump[24]                                                                                                                             ; OSC_27       ; OSC_27      ; 0.000        ; 0.002      ; 2.948      ;
; 2.640  ; jump_flag_ctrl                                                                                                                   ; counter_jump[25]                                                                                                                             ; OSC_27       ; OSC_27      ; 0.000        ; 0.002      ; 2.948      ;
; 2.640  ; jump_flag_ctrl                                                                                                                   ; counter_jump[22]                                                                                                                             ; OSC_27       ; OSC_27      ; 0.000        ; 0.002      ; 2.948      ;
; 2.640  ; jump_flag_ctrl                                                                                                                   ; counter_jump[19]                                                                                                                             ; OSC_27       ; OSC_27      ; 0.000        ; 0.002      ; 2.948      ;
; 2.640  ; jump_flag_ctrl                                                                                                                   ; counter_jump[17]                                                                                                                             ; OSC_27       ; OSC_27      ; 0.000        ; 0.002      ; 2.948      ;
; 2.640  ; jump_flag_ctrl                                                                                                                   ; counter_jump[14]                                                                                                                             ; OSC_27       ; OSC_27      ; 0.000        ; 0.002      ; 2.948      ;
; 19.860 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]  ; OSC_27       ; OSC_27      ; -18.518      ; 0.000      ; 1.648      ;
; 19.860 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]  ; OSC_27       ; OSC_27      ; -18.518      ; 0.000      ; 1.648      ;
; 19.860 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]  ; OSC_27       ; OSC_27      ; -18.518      ; 0.000      ; 1.648      ;
; 19.860 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]  ; OSC_27       ; OSC_27      ; -18.518      ; 0.000      ; 1.648      ;
; 19.860 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]  ; OSC_27       ; OSC_27      ; -18.518      ; 0.000      ; 1.648      ;
; 19.860 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]  ; OSC_27       ; OSC_27      ; -18.518      ; 0.000      ; 1.648      ;
; 19.860 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]  ; OSC_27       ; OSC_27      ; -18.518      ; 0.000      ; 1.648      ;
; 19.860 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|p0addr                                    ; OSC_27       ; OSC_27      ; -18.518      ; 0.000      ; 1.648      ;
; 19.860 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]  ; OSC_27       ; OSC_27      ; -18.518      ; 0.000      ; 1.648      ;
; 19.860 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]  ; OSC_27       ; OSC_27      ; -18.518      ; 0.000      ; 1.648      ;
; 19.877 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]  ; OSC_27       ; OSC_27      ; -18.518      ; 0.000      ; 1.665      ;
; 19.877 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]  ; OSC_27       ; OSC_27      ; -18.518      ; 0.000      ; 1.665      ;
; 19.877 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]  ; OSC_27       ; OSC_27      ; -18.518      ; 0.000      ; 1.665      ;
; 19.877 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]  ; OSC_27       ; OSC_27      ; -18.518      ; 0.000      ; 1.665      ;
; 19.877 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]  ; OSC_27       ; OSC_27      ; -18.518      ; 0.000      ; 1.665      ;
; 19.877 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]  ; OSC_27       ; OSC_27      ; -18.518      ; 0.000      ; 1.665      ;
; 19.877 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]  ; OSC_27       ; OSC_27      ; -18.518      ; 0.000      ; 1.665      ;
; 19.877 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|p0addr                                    ; OSC_27       ; OSC_27      ; -18.518      ; 0.000      ; 1.665      ;
; 19.877 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]  ; OSC_27       ; OSC_27      ; -18.518      ; 0.000      ; 1.665      ;
; 19.877 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]  ; OSC_27       ; OSC_27      ; -18.518      ; 0.000      ; 1.665      ;
; 20.159 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]  ; OSC_27       ; OSC_27      ; -18.518      ; -0.001     ; 1.946      ;
; 20.159 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5       ; OSC_27       ; OSC_27      ; -18.518      ; -0.001     ; 1.946      ;
; 20.159 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0 ; OSC_27       ; OSC_27      ; -18.518      ; -0.001     ; 1.946      ;
; 20.159 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1 ; OSC_27       ; OSC_27      ; -18.518      ; -0.001     ; 1.946      ;
; 20.159 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2 ; OSC_27       ; OSC_27      ; -18.518      ; -0.001     ; 1.946      ;
; 20.549 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]  ; OSC_27       ; OSC_27      ; -18.518      ; 0.003      ; 2.340      ;
; 20.549 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5       ; OSC_27       ; OSC_27      ; -18.518      ; 0.003      ; 2.340      ;
; 20.549 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2 ; OSC_27       ; OSC_27      ; -18.518      ; 0.003      ; 2.340      ;
; 20.549 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1 ; OSC_27       ; OSC_27      ; -18.518      ; 0.003      ; 2.340      ;
; 20.549 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0 ; OSC_27       ; OSC_27      ; -18.518      ; 0.003      ; 2.340      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                         ; To Node                                                                                                                                                     ; Launch Clock                                                              ; Latch Clock                                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+
; 5.969 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 1.646      ;
; 5.969 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 1.646      ;
; 5.969 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 1.646      ;
; 5.969 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 1.646      ;
; 5.969 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 1.646      ;
; 5.969 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 1.646      ;
; 5.969 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 1.646      ;
; 5.969 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|p0addr                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 1.646      ;
; 5.969 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 1.646      ;
; 5.969 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 1.646      ;
; 5.982 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 1.659      ;
; 5.982 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|p0addr                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 1.659      ;
; 5.982 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]_OTERM55        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 1.659      ;
; 5.982 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]_OTERM3         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 1.659      ;
; 5.982 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]_OTERM5         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 1.659      ;
; 5.982 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]_OTERM1         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 1.659      ;
; 5.982 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]_OTERM7_OTERM73 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 1.659      ;
; 5.982 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]_OTERM7_OTERM71 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 1.659      ;
; 5.982 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]_OTERM11        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 1.659      ;
; 5.982 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]_OTERM9         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 1.659      ;
; 5.982 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]_OTERM13        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 1.659      ;
; 6.270 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; -0.001     ; 1.946      ;
; 6.270 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; -0.001     ; 1.946      ;
; 6.270 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; -0.001     ; 1.946      ;
; 6.270 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; -0.001     ; 1.946      ;
; 6.270 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]_OTERM53        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; -0.001     ; 1.946      ;
; 6.270 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]_OTERM51        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; -0.001     ; 1.946      ;
; 6.270 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]_OTERM49        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; -0.001     ; 1.946      ;
; 6.270 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; -0.001     ; 1.946      ;
; 6.270 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2               ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; -0.001     ; 1.946      ;
; 6.270 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0               ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; -0.001     ; 1.946      ;
; 6.270 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1               ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; -0.001     ; 1.946      ;
; 6.275 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.001      ; 1.953      ;
; 6.275 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.001      ; 1.953      ;
; 6.275 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1               ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.001      ; 1.953      ;
; 6.275 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2               ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.001      ; 1.953      ;
; 6.275 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0               ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.001      ; 1.953      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                   ;
+-------+--------------+----------------+------------------+---------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                     ; Clock Edge ; Target                                                                                                                                                                                    ;
+-------+--------------+----------------+------------------+---------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg0 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg1 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg2 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg3 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg4 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg5 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg6 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg7 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg8 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg1  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg2  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg3  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg4  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg5  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg6  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg7  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg8  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_memory_reg0  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_we_reg       ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~portb_memory_reg0 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~portb_memory_reg0 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~portb_memory_reg0 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~portb_memory_reg0 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~portb_memory_reg0 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a15~portb_memory_reg0 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1~portb_memory_reg0  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_memory_reg0  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~portb_memory_reg0  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_memory_reg0  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_memory_reg0  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_memory_reg0  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_memory_reg0  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg0 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg1 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg2 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg3 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg4 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg5 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg6 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg7 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg8 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg0  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg1  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg2  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg3  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg4  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg5  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg6  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_memory_reg0  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_we_reg       ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_memory_reg0  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg0 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg1 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg2 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg3 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg4 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg5 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg6 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg7 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg8 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg1  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg2  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg3  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg4  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg5  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg6  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg7  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg8  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_memory_reg0  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_we_reg       ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~portb_memory_reg0 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~portb_memory_reg0 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~portb_memory_reg0 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~portb_memory_reg0 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~portb_memory_reg0 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a15~portb_memory_reg0 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1~portb_memory_reg0  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_memory_reg0  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~portb_memory_reg0  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_memory_reg0  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_memory_reg0  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_memory_reg0  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_memory_reg0  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg0 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg1 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg2 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg3 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg4 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg5 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg6 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg7 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg8 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg0  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg1  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg2  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg3  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg4  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg5  ;
+-------+--------------+----------------+------------------+---------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'OSC_50'                                                                           ;
+-------+--------------+----------------+------------------+--------+------------+-----------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                            ;
+-------+--------------+----------------+------------------+--------+------------+-----------------------------------+
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[0]  ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[0]  ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[10] ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[10] ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[11] ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[11] ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[12] ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[12] ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[13] ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[13] ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[14] ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[14] ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[15] ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[15] ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[1]  ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[1]  ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[2]  ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[2]  ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[3]  ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[3]  ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[4]  ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[4]  ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[5]  ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[5]  ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[6]  ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[6]  ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[7]  ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[7]  ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[8]  ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[8]  ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[9]  ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[9]  ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CTRL_CLK    ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CTRL_CLK    ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[0]            ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[0]            ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[10]           ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[10]           ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[11]           ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[11]           ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[12]           ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[12]           ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[13]           ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[13]           ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[14]           ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[14]           ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[15]           ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[15]           ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[16]           ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[16]           ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[17]           ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[17]           ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[18]           ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[18]           ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[19]           ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[19]           ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[1]            ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[1]            ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[20]           ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[20]           ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[21]           ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[21]           ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[2]            ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[2]            ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[3]            ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[3]            ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[4]            ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[4]            ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[5]            ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[5]            ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[6]            ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[6]            ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[7]            ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[7]            ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[8]            ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[8]            ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[9]            ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[9]            ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|oRST_0             ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|oRST_0             ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|oRST_1             ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|oRST_1             ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|oRST_2             ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|oRST_2             ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; counter_ones[0]                   ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; counter_ones[0]                   ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; counter_ones[10]                  ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; counter_ones[10]                  ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; counter_ones[11]                  ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; counter_ones[11]                  ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; counter_ones[12]                  ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; counter_ones[12]                  ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; counter_ones[13]                  ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; counter_ones[13]                  ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; counter_ones[14]                  ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; counter_ones[14]                  ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; counter_ones[15]                  ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; counter_ones[15]                  ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; counter_ones[16]                  ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; counter_ones[16]                  ;
+-------+--------------+----------------+------------------+--------+------------+-----------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'OSC_27'                                                                                                                                                                                           ;
+--------+--------------+----------------+------------------+--------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                                                                                                           ;
+--------+--------------+----------------+------------------+--------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|q_b[0]                           ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|q_b[10]                          ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|q_b[11]                          ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|q_b[12]                          ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|q_b[13]                          ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|q_b[14]                          ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|q_b[15]                          ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|q_b[1]                           ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|q_b[2]                           ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|q_b[3]                           ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|q_b[4]                           ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|q_b[5]                           ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|q_b[6]                           ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|q_b[7]                           ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|q_b[8]                           ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|q_b[9]                           ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~porta_address_reg0  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~porta_address_reg1  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~porta_address_reg2  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~porta_address_reg3  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~porta_address_reg4  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~porta_address_reg5  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~porta_address_reg6  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~porta_address_reg7  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~porta_address_reg8  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~porta_address_reg9  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~porta_datain_reg0   ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~porta_datain_reg1   ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~porta_datain_reg2   ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~porta_datain_reg3   ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~porta_memory_reg0   ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~portb_address_reg0  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~portb_address_reg1  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~portb_address_reg2  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~portb_address_reg3  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~portb_address_reg4  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~portb_address_reg5  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~portb_address_reg6  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~portb_address_reg7  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~portb_address_reg8  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~portb_address_reg9  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~porta_address_reg0 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~porta_address_reg1 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~porta_address_reg2 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~porta_address_reg3 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~porta_address_reg4 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~porta_address_reg5 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~porta_address_reg6 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~porta_address_reg7 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~porta_address_reg8 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~porta_address_reg9 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~porta_datain_reg0  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~porta_datain_reg1  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~porta_datain_reg2  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~porta_datain_reg3  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~porta_memory_reg0  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~portb_address_reg0 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~portb_address_reg1 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~portb_address_reg2 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~portb_address_reg3 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~portb_address_reg4 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~portb_address_reg5 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~portb_address_reg6 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~portb_address_reg7 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~portb_address_reg8 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~portb_address_reg9 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a11~porta_memory_reg0  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a12~porta_memory_reg0  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a13~porta_memory_reg0  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a14~porta_memory_reg0  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a15~porta_memory_reg0  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~porta_address_reg0  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~porta_address_reg1  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~porta_address_reg2  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~porta_address_reg3  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~porta_address_reg4  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~porta_address_reg5  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~porta_address_reg6  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~porta_address_reg7  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~porta_address_reg8  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~porta_address_reg9  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~porta_datain_reg0   ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~porta_datain_reg1   ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~porta_datain_reg2   ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~porta_datain_reg3   ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~porta_memory_reg0   ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~portb_address_reg0  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~portb_address_reg1  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~portb_address_reg2  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~portb_address_reg3  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~portb_address_reg4  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~portb_address_reg5  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~portb_address_reg6  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~portb_address_reg7  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~portb_address_reg8  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~portb_address_reg9  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a2~porta_memory_reg0   ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a3~porta_memory_reg0   ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a4~porta_memory_reg0   ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a5~porta_address_reg0  ;
+--------+--------------+----------------+------------------+--------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'TD_CLK'                                                                                                                                                                                                                                     ;
+--------+--------------+----------------+------------------+--------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                                                                                                                                                     ;
+--------+--------------+----------------+------------------+--------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg0 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg1 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg2 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg3 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg4 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg5 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg6 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg7 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg8 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg1  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg2  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg3  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg4  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg5  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg6  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg7  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg8  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_memory_reg0  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_we_reg       ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~portb_memory_reg0 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~portb_memory_reg0 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~portb_memory_reg0 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~portb_memory_reg0 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~portb_memory_reg0 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a15~portb_memory_reg0 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1~portb_memory_reg0  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_memory_reg0  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~portb_memory_reg0  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_memory_reg0  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_memory_reg0  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_memory_reg0  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_memory_reg0  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_memory_reg0  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg0 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg1 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg2 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg3 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg4 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg5 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg6 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg7 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg8 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg0  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg2  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg3  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg4  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg5  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg6  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_memory_reg0  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_we_reg       ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg0 ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg1 ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg2 ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg3 ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg4 ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg5 ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg6 ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg7 ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg8 ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0  ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg1  ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg2  ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg3  ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg4  ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg5  ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg6  ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg7  ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg8  ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_memory_reg0  ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_we_reg       ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~portb_memory_reg0 ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~portb_memory_reg0 ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~portb_memory_reg0 ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~portb_memory_reg0 ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~portb_memory_reg0 ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a15~portb_memory_reg0 ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1~portb_memory_reg0  ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_memory_reg0  ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~portb_memory_reg0  ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_memory_reg0  ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_memory_reg0  ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_memory_reg0  ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_memory_reg0  ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_memory_reg0  ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg0 ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg1 ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg2 ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg3 ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg4 ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg5 ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg6 ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg7 ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg8 ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg0  ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1  ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg2  ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg3  ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg4  ;
+--------+--------------+----------------+------------------+--------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2'                                                                                                ;
+--------+--------------+----------------+------------------+---------------------------------------------------------------------------+------------+-------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                     ; Clock Edge ; Target                                                ;
+--------+--------------+----------------+------------------+---------------------------------------------------------------------------+------------+-------------------------------------------------------+
; 25.609 ; 26.851       ; 1.242          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|BCK_DIV[0]                          ;
; 25.609 ; 26.851       ; 1.242          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|BCK_DIV[1]                          ;
; 25.609 ; 26.851       ; 1.242          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|BCK_DIV[2]                          ;
; 25.609 ; 26.851       ; 1.242          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|LRCK_1X                             ;
; 25.609 ; 26.851       ; 1.242          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0]                      ;
; 25.609 ; 26.851       ; 1.242          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1]                      ;
; 25.609 ; 26.851       ; 1.242          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2]                      ;
; 25.609 ; 26.851       ; 1.242          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3]                      ;
; 25.609 ; 26.851       ; 1.242          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4]                      ;
; 25.609 ; 26.851       ; 1.242          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5]                      ;
; 25.609 ; 26.851       ; 1.242          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6]                      ;
; 25.609 ; 26.851       ; 1.242          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7]                      ;
; 25.609 ; 26.851       ; 1.242          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8]                      ;
; 25.609 ; 26.851       ; 1.242          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|oAUD_BCK                            ;
; 25.610 ; 26.852       ; 1.242          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|BCK_DIV[0]                          ;
; 25.610 ; 26.852       ; 1.242          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|BCK_DIV[1]                          ;
; 25.610 ; 26.852       ; 1.242          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|BCK_DIV[2]                          ;
; 25.610 ; 26.852       ; 1.242          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|LRCK_1X                             ;
; 25.610 ; 26.852       ; 1.242          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0]                      ;
; 25.610 ; 26.852       ; 1.242          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1]                      ;
; 25.610 ; 26.852       ; 1.242          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2]                      ;
; 25.610 ; 26.852       ; 1.242          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3]                      ;
; 25.610 ; 26.852       ; 1.242          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4]                      ;
; 25.610 ; 26.852       ; 1.242          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5]                      ;
; 25.610 ; 26.852       ; 1.242          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6]                      ;
; 25.610 ; 26.852       ; 1.242          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7]                      ;
; 25.610 ; 26.852       ; 1.242          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8]                      ;
; 25.610 ; 26.852       ; 1.242          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|oAUD_BCK                            ;
; 26.851 ; 26.851       ; 0.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|BCK_DIV[0]|clk                                    ;
; 26.851 ; 26.851       ; 0.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|BCK_DIV[1]|clk                                    ;
; 26.851 ; 26.851       ; 0.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|BCK_DIV[2]|clk                                    ;
; 26.851 ; 26.851       ; 0.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|LRCK_1X_DIV[0]|clk                                ;
; 26.851 ; 26.851       ; 0.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|LRCK_1X_DIV[1]|clk                                ;
; 26.851 ; 26.851       ; 0.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|LRCK_1X_DIV[2]|clk                                ;
; 26.851 ; 26.851       ; 0.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|LRCK_1X_DIV[3]|clk                                ;
; 26.851 ; 26.851       ; 0.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|LRCK_1X_DIV[4]|clk                                ;
; 26.851 ; 26.851       ; 0.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|LRCK_1X_DIV[5]|clk                                ;
; 26.851 ; 26.851       ; 0.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|LRCK_1X_DIV[6]|clk                                ;
; 26.851 ; 26.851       ; 0.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|LRCK_1X_DIV[7]|clk                                ;
; 26.851 ; 26.851       ; 0.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|LRCK_1X_DIV[8]|clk                                ;
; 26.851 ; 26.851       ; 0.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|LRCK_1X|clk                                       ;
; 26.851 ; 26.851       ; 0.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|oAUD_BCK|clk                                      ;
; 26.851 ; 26.851       ; 0.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u6|sdram_pll1|altpll_component|_clk2~clkctrl|inclk[0] ;
; 26.851 ; 26.851       ; 0.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u6|sdram_pll1|altpll_component|_clk2~clkctrl|outclk   ;
; 26.852 ; 26.852       ; 0.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|BCK_DIV[0]|clk                                    ;
; 26.852 ; 26.852       ; 0.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|BCK_DIV[1]|clk                                    ;
; 26.852 ; 26.852       ; 0.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|BCK_DIV[2]|clk                                    ;
; 26.852 ; 26.852       ; 0.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|LRCK_1X_DIV[0]|clk                                ;
; 26.852 ; 26.852       ; 0.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|LRCK_1X_DIV[1]|clk                                ;
; 26.852 ; 26.852       ; 0.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|LRCK_1X_DIV[2]|clk                                ;
; 26.852 ; 26.852       ; 0.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|LRCK_1X_DIV[3]|clk                                ;
; 26.852 ; 26.852       ; 0.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|LRCK_1X_DIV[4]|clk                                ;
; 26.852 ; 26.852       ; 0.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|LRCK_1X_DIV[5]|clk                                ;
; 26.852 ; 26.852       ; 0.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|LRCK_1X_DIV[6]|clk                                ;
; 26.852 ; 26.852       ; 0.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|LRCK_1X_DIV[7]|clk                                ;
; 26.852 ; 26.852       ; 0.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|LRCK_1X_DIV[8]|clk                                ;
; 26.852 ; 26.852       ; 0.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|LRCK_1X|clk                                       ;
; 26.852 ; 26.852       ; 0.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|oAUD_BCK|clk                                      ;
; 26.852 ; 26.852       ; 0.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u6|sdram_pll1|altpll_component|_clk2~clkctrl|inclk[0] ;
; 26.852 ; 26.852       ; 0.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u6|sdram_pll1|altpll_component|_clk2~clkctrl|outclk   ;
+--------+--------------+----------------+------------------+---------------------------------------------------------------------------+------------+-------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                          ;
+--------------+------------+--------+--------+------------+---------------------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                           ;
+--------------+------------+--------+--------+------------+---------------------------------------------------------------------------+
; DPDT_SW[*]   ; OSC_27     ; 13.917 ; 13.917 ; Rise       ; OSC_27                                                                    ;
;  DPDT_SW[5]  ; OSC_27     ; 6.419  ; 6.419  ; Rise       ; OSC_27                                                                    ;
;  DPDT_SW[6]  ; OSC_27     ; 6.341  ; 6.341  ; Rise       ; OSC_27                                                                    ;
;  DPDT_SW[8]  ; OSC_27     ; 5.816  ; 5.816  ; Rise       ; OSC_27                                                                    ;
;  DPDT_SW[9]  ; OSC_27     ; 5.942  ; 5.942  ; Rise       ; OSC_27                                                                    ;
;  DPDT_SW[10] ; OSC_27     ; 6.007  ; 6.007  ; Rise       ; OSC_27                                                                    ;
;  DPDT_SW[11] ; OSC_27     ; 6.776  ; 6.776  ; Rise       ; OSC_27                                                                    ;
;  DPDT_SW[12] ; OSC_27     ; 6.987  ; 6.987  ; Rise       ; OSC_27                                                                    ;
;  DPDT_SW[13] ; OSC_27     ; 13.917 ; 13.917 ; Rise       ; OSC_27                                                                    ;
;  DPDT_SW[14] ; OSC_27     ; 12.524 ; 12.524 ; Rise       ; OSC_27                                                                    ;
;  DPDT_SW[15] ; OSC_27     ; 10.161 ; 10.161 ; Rise       ; OSC_27                                                                    ;
;  DPDT_SW[16] ; OSC_27     ; 9.911  ; 9.911  ; Rise       ; OSC_27                                                                    ;
;  DPDT_SW[17] ; OSC_27     ; 8.620  ; 8.620  ; Rise       ; OSC_27                                                                    ;
; KEY[*]       ; OSC_27     ; 8.197  ; 8.197  ; Rise       ; OSC_27                                                                    ;
;  KEY[1]      ; OSC_27     ; 8.197  ; 8.197  ; Rise       ; OSC_27                                                                    ;
; DRAM_DQ[*]   ; OSC_27     ; 8.580  ; 8.580  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[0]  ; OSC_27     ; 8.087  ; 8.087  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[1]  ; OSC_27     ; 8.079  ; 8.079  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]  ; OSC_27     ; 8.028  ; 8.028  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]  ; OSC_27     ; 8.231  ; 8.231  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]  ; OSC_27     ; 8.201  ; 8.201  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]  ; OSC_27     ; 7.898  ; 7.898  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]  ; OSC_27     ; 7.686  ; 7.686  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]  ; OSC_27     ; 8.270  ; 8.270  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]  ; OSC_27     ; 8.308  ; 8.308  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]  ; OSC_27     ; 8.580  ; 8.580  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10] ; OSC_27     ; 8.474  ; 8.474  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11] ; OSC_27     ; 8.427  ; 8.427  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12] ; OSC_27     ; 8.308  ; 8.308  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13] ; OSC_27     ; 7.881  ; 7.881  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14] ; OSC_27     ; 8.016  ; 8.016  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[15] ; OSC_27     ; 8.082  ; 8.082  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; TD_DATA[*]   ; TD_CLK     ; 7.259  ; 7.259  ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[0]  ; TD_CLK     ; 5.788  ; 5.788  ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[1]  ; TD_CLK     ; 5.082  ; 5.082  ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[2]  ; TD_CLK     ; 5.342  ; 5.342  ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[3]  ; TD_CLK     ; 5.923  ; 5.923  ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[4]  ; TD_CLK     ; 7.259  ; 7.259  ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[5]  ; TD_CLK     ; 5.289  ; 5.289  ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[6]  ; TD_CLK     ; 5.188  ; 5.188  ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[7]  ; TD_CLK     ; 5.141  ; 5.141  ; Rise       ; TD_CLK                                                                    ;
+--------------+------------+--------+--------+------------+---------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                             ;
+--------------+------------+---------+---------+------------+---------------------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise    ; Fall    ; Clock Edge ; Clock Reference                                                           ;
+--------------+------------+---------+---------+------------+---------------------------------------------------------------------------+
; DPDT_SW[*]   ; OSC_27     ; -3.367  ; -3.367  ; Rise       ; OSC_27                                                                    ;
;  DPDT_SW[5]  ; OSC_27     ; -3.896  ; -3.896  ; Rise       ; OSC_27                                                                    ;
;  DPDT_SW[6]  ; OSC_27     ; -3.818  ; -3.818  ; Rise       ; OSC_27                                                                    ;
;  DPDT_SW[8]  ; OSC_27     ; -3.401  ; -3.401  ; Rise       ; OSC_27                                                                    ;
;  DPDT_SW[9]  ; OSC_27     ; -3.527  ; -3.527  ; Rise       ; OSC_27                                                                    ;
;  DPDT_SW[10] ; OSC_27     ; -3.592  ; -3.592  ; Rise       ; OSC_27                                                                    ;
;  DPDT_SW[11] ; OSC_27     ; -3.511  ; -3.511  ; Rise       ; OSC_27                                                                    ;
;  DPDT_SW[12] ; OSC_27     ; -3.367  ; -3.367  ; Rise       ; OSC_27                                                                    ;
;  DPDT_SW[13] ; OSC_27     ; -10.897 ; -10.897 ; Rise       ; OSC_27                                                                    ;
;  DPDT_SW[14] ; OSC_27     ; -9.943  ; -9.943  ; Rise       ; OSC_27                                                                    ;
;  DPDT_SW[15] ; OSC_27     ; -8.462  ; -8.462  ; Rise       ; OSC_27                                                                    ;
;  DPDT_SW[16] ; OSC_27     ; -8.299  ; -8.299  ; Rise       ; OSC_27                                                                    ;
;  DPDT_SW[17] ; OSC_27     ; -7.062  ; -7.062  ; Rise       ; OSC_27                                                                    ;
; KEY[*]       ; OSC_27     ; -6.514  ; -6.514  ; Rise       ; OSC_27                                                                    ;
;  KEY[1]      ; OSC_27     ; -6.514  ; -6.514  ; Rise       ; OSC_27                                                                    ;
; DRAM_DQ[*]   ; OSC_27     ; -7.420  ; -7.420  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[0]  ; OSC_27     ; -7.821  ; -7.821  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[1]  ; OSC_27     ; -7.813  ; -7.813  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]  ; OSC_27     ; -7.762  ; -7.762  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]  ; OSC_27     ; -7.965  ; -7.965  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]  ; OSC_27     ; -7.935  ; -7.935  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]  ; OSC_27     ; -7.632  ; -7.632  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]  ; OSC_27     ; -7.420  ; -7.420  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]  ; OSC_27     ; -8.004  ; -8.004  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]  ; OSC_27     ; -8.042  ; -8.042  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]  ; OSC_27     ; -8.314  ; -8.314  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10] ; OSC_27     ; -8.208  ; -8.208  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11] ; OSC_27     ; -8.161  ; -8.161  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12] ; OSC_27     ; -8.042  ; -8.042  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13] ; OSC_27     ; -7.615  ; -7.615  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14] ; OSC_27     ; -7.750  ; -7.750  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[15] ; OSC_27     ; -7.816  ; -7.816  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; TD_DATA[*]   ; TD_CLK     ; -3.481  ; -3.481  ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[0]  ; TD_CLK     ; -4.244  ; -4.244  ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[1]  ; TD_CLK     ; -3.895  ; -3.895  ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[2]  ; TD_CLK     ; -4.321  ; -4.321  ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[3]  ; TD_CLK     ; -3.897  ; -3.897  ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[4]  ; TD_CLK     ; -4.560  ; -4.560  ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[5]  ; TD_CLK     ; -3.929  ; -3.929  ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[6]  ; TD_CLK     ; -3.481  ; -3.481  ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[7]  ; TD_CLK     ; -3.726  ; -3.726  ; Rise       ; TD_CLK                                                                    ;
+--------------+------------+---------+---------+------------+---------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                  ;
+----------------+------------+--------+--------+------------+---------------------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                           ;
+----------------+------------+--------+--------+------------+---------------------------------------------------------------------------+
; GPIO_0[*]      ; OSC_27     ; 9.337  ; 9.337  ; Rise       ; OSC_27                                                                    ;
;  GPIO_0[28]    ; OSC_27     ; 9.337  ; 9.337  ; Rise       ; OSC_27                                                                    ;
; LED_RED[*]     ; OSC_27     ; 14.150 ; 14.150 ; Rise       ; OSC_27                                                                    ;
;  LED_RED[0]    ; OSC_27     ; 11.213 ; 11.213 ; Rise       ; OSC_27                                                                    ;
;  LED_RED[1]    ; OSC_27     ; 11.410 ; 11.410 ; Rise       ; OSC_27                                                                    ;
;  LED_RED[2]    ; OSC_27     ; 12.660 ; 12.660 ; Rise       ; OSC_27                                                                    ;
;  LED_RED[3]    ; OSC_27     ; 13.103 ; 13.103 ; Rise       ; OSC_27                                                                    ;
;  LED_RED[4]    ; OSC_27     ; 10.638 ; 10.638 ; Rise       ; OSC_27                                                                    ;
;  LED_RED[5]    ; OSC_27     ; 10.728 ; 10.728 ; Rise       ; OSC_27                                                                    ;
;  LED_RED[6]    ; OSC_27     ; 11.757 ; 11.757 ; Rise       ; OSC_27                                                                    ;
;  LED_RED[7]    ; OSC_27     ; 11.650 ; 11.650 ; Rise       ; OSC_27                                                                    ;
;  LED_RED[8]    ; OSC_27     ; 10.136 ; 10.136 ; Rise       ; OSC_27                                                                    ;
;  LED_RED[9]    ; OSC_27     ; 14.150 ; 14.150 ; Rise       ; OSC_27                                                                    ;
;  LED_RED[11]   ; OSC_27     ; 11.251 ; 11.251 ; Rise       ; OSC_27                                                                    ;
;  LED_RED[12]   ; OSC_27     ; 10.548 ; 10.548 ; Rise       ; OSC_27                                                                    ;
;  LED_RED[14]   ; OSC_27     ; 10.731 ; 10.731 ; Rise       ; OSC_27                                                                    ;
;  LED_RED[16]   ; OSC_27     ; 11.619 ; 11.619 ; Rise       ; OSC_27                                                                    ;
;  LED_RED[17]   ; OSC_27     ; 10.170 ; 10.170 ; Rise       ; OSC_27                                                                    ;
; VGA_B[*]       ; OSC_27     ; 33.553 ; 33.553 ; Rise       ; OSC_27                                                                    ;
;  VGA_B[0]      ; OSC_27     ; 33.442 ; 33.442 ; Rise       ; OSC_27                                                                    ;
;  VGA_B[1]      ; OSC_27     ; 33.553 ; 33.553 ; Rise       ; OSC_27                                                                    ;
;  VGA_B[2]      ; OSC_27     ; 32.737 ; 32.737 ; Rise       ; OSC_27                                                                    ;
;  VGA_B[3]      ; OSC_27     ; 33.028 ; 33.028 ; Rise       ; OSC_27                                                                    ;
;  VGA_B[4]      ; OSC_27     ; 33.132 ; 33.132 ; Rise       ; OSC_27                                                                    ;
;  VGA_B[5]      ; OSC_27     ; 32.766 ; 32.766 ; Rise       ; OSC_27                                                                    ;
;  VGA_B[6]      ; OSC_27     ; 33.081 ; 33.081 ; Rise       ; OSC_27                                                                    ;
;  VGA_B[7]      ; OSC_27     ; 33.128 ; 33.128 ; Rise       ; OSC_27                                                                    ;
;  VGA_B[8]      ; OSC_27     ; 33.073 ; 33.073 ; Rise       ; OSC_27                                                                    ;
;  VGA_B[9]      ; OSC_27     ; 32.730 ; 32.730 ; Rise       ; OSC_27                                                                    ;
; VGA_BLANK      ; OSC_27     ; 13.381 ; 13.381 ; Rise       ; OSC_27                                                                    ;
; VGA_CLK        ; OSC_27     ; 6.432  ; 6.432  ; Rise       ; OSC_27                                                                    ;
; VGA_G[*]       ; OSC_27     ; 33.896 ; 33.896 ; Rise       ; OSC_27                                                                    ;
;  VGA_G[0]      ; OSC_27     ; 33.820 ; 33.820 ; Rise       ; OSC_27                                                                    ;
;  VGA_G[1]      ; OSC_27     ; 33.515 ; 33.515 ; Rise       ; OSC_27                                                                    ;
;  VGA_G[2]      ; OSC_27     ; 33.896 ; 33.896 ; Rise       ; OSC_27                                                                    ;
;  VGA_G[3]      ; OSC_27     ; 33.496 ; 33.496 ; Rise       ; OSC_27                                                                    ;
;  VGA_G[4]      ; OSC_27     ; 33.595 ; 33.595 ; Rise       ; OSC_27                                                                    ;
;  VGA_G[5]      ; OSC_27     ; 33.506 ; 33.506 ; Rise       ; OSC_27                                                                    ;
;  VGA_G[6]      ; OSC_27     ; 33.103 ; 33.103 ; Rise       ; OSC_27                                                                    ;
;  VGA_G[7]      ; OSC_27     ; 33.129 ; 33.129 ; Rise       ; OSC_27                                                                    ;
;  VGA_G[8]      ; OSC_27     ; 33.108 ; 33.108 ; Rise       ; OSC_27                                                                    ;
;  VGA_G[9]      ; OSC_27     ; 33.122 ; 33.122 ; Rise       ; OSC_27                                                                    ;
; VGA_HS         ; OSC_27     ; 9.068  ; 9.068  ; Rise       ; OSC_27                                                                    ;
; VGA_R[*]       ; OSC_27     ; 34.174 ; 34.174 ; Rise       ; OSC_27                                                                    ;
;  VGA_R[0]      ; OSC_27     ; 34.174 ; 34.174 ; Rise       ; OSC_27                                                                    ;
;  VGA_R[1]      ; OSC_27     ; 33.469 ; 33.469 ; Rise       ; OSC_27                                                                    ;
;  VGA_R[2]      ; OSC_27     ; 34.007 ; 34.007 ; Rise       ; OSC_27                                                                    ;
;  VGA_R[3]      ; OSC_27     ; 33.918 ; 33.918 ; Rise       ; OSC_27                                                                    ;
;  VGA_R[4]      ; OSC_27     ; 33.203 ; 33.203 ; Rise       ; OSC_27                                                                    ;
;  VGA_R[5]      ; OSC_27     ; 33.943 ; 33.943 ; Rise       ; OSC_27                                                                    ;
;  VGA_R[6]      ; OSC_27     ; 33.485 ; 33.485 ; Rise       ; OSC_27                                                                    ;
;  VGA_R[7]      ; OSC_27     ; 33.565 ; 33.565 ; Rise       ; OSC_27                                                                    ;
;  VGA_R[8]      ; OSC_27     ; 33.471 ; 33.471 ; Rise       ; OSC_27                                                                    ;
;  VGA_R[9]      ; OSC_27     ; 33.544 ; 33.544 ; Rise       ; OSC_27                                                                    ;
; VGA_CLK        ; OSC_27     ; 6.432  ; 6.432  ; Fall       ; OSC_27                                                                    ;
; HEX0[*]        ; OSC_50     ; 12.327 ; 12.327 ; Rise       ; OSC_50                                                                    ;
;  HEX0[0]       ; OSC_50     ; 12.327 ; 12.327 ; Rise       ; OSC_50                                                                    ;
;  HEX0[1]       ; OSC_50     ; 12.296 ; 12.296 ; Rise       ; OSC_50                                                                    ;
;  HEX0[2]       ; OSC_50     ; 12.305 ; 12.305 ; Rise       ; OSC_50                                                                    ;
;  HEX0[3]       ; OSC_50     ; 11.949 ; 11.949 ; Rise       ; OSC_50                                                                    ;
;  HEX0[4]       ; OSC_50     ; 11.947 ; 11.947 ; Rise       ; OSC_50                                                                    ;
;  HEX0[5]       ; OSC_50     ; 11.939 ; 11.939 ; Rise       ; OSC_50                                                                    ;
;  HEX0[6]       ; OSC_50     ; 11.925 ; 11.925 ; Rise       ; OSC_50                                                                    ;
; HEX1[*]        ; OSC_50     ; 9.151  ; 9.151  ; Rise       ; OSC_50                                                                    ;
;  HEX1[0]       ; OSC_50     ; 8.878  ; 8.878  ; Rise       ; OSC_50                                                                    ;
;  HEX1[1]       ; OSC_50     ; 8.946  ; 8.946  ; Rise       ; OSC_50                                                                    ;
;  HEX1[2]       ; OSC_50     ; 8.716  ; 8.716  ; Rise       ; OSC_50                                                                    ;
;  HEX1[3]       ; OSC_50     ; 9.119  ; 9.119  ; Rise       ; OSC_50                                                                    ;
;  HEX1[4]       ; OSC_50     ; 9.136  ; 9.136  ; Rise       ; OSC_50                                                                    ;
;  HEX1[5]       ; OSC_50     ; 9.136  ; 9.136  ; Rise       ; OSC_50                                                                    ;
;  HEX1[6]       ; OSC_50     ; 9.151  ; 9.151  ; Rise       ; OSC_50                                                                    ;
; HEX2[*]        ; OSC_50     ; 8.810  ; 8.810  ; Rise       ; OSC_50                                                                    ;
;  HEX2[0]       ; OSC_50     ; 8.647  ; 8.647  ; Rise       ; OSC_50                                                                    ;
;  HEX2[1]       ; OSC_50     ; 8.326  ; 8.326  ; Rise       ; OSC_50                                                                    ;
;  HEX2[2]       ; OSC_50     ; 8.410  ; 8.410  ; Rise       ; OSC_50                                                                    ;
;  HEX2[3]       ; OSC_50     ; 8.373  ; 8.373  ; Rise       ; OSC_50                                                                    ;
;  HEX2[4]       ; OSC_50     ; 8.809  ; 8.809  ; Rise       ; OSC_50                                                                    ;
;  HEX2[5]       ; OSC_50     ; 8.810  ; 8.810  ; Rise       ; OSC_50                                                                    ;
;  HEX2[6]       ; OSC_50     ; 8.791  ; 8.791  ; Rise       ; OSC_50                                                                    ;
; HEX3[*]        ; OSC_50     ; 8.720  ; 8.720  ; Rise       ; OSC_50                                                                    ;
;  HEX3[0]       ; OSC_50     ; 8.715  ; 8.715  ; Rise       ; OSC_50                                                                    ;
;  HEX3[1]       ; OSC_50     ; 8.334  ; 8.334  ; Rise       ; OSC_50                                                                    ;
;  HEX3[2]       ; OSC_50     ; 8.379  ; 8.379  ; Rise       ; OSC_50                                                                    ;
;  HEX3[3]       ; OSC_50     ; 8.338  ; 8.338  ; Rise       ; OSC_50                                                                    ;
;  HEX3[4]       ; OSC_50     ; 8.372  ; 8.372  ; Rise       ; OSC_50                                                                    ;
;  HEX3[5]       ; OSC_50     ; 8.700  ; 8.700  ; Rise       ; OSC_50                                                                    ;
;  HEX3[6]       ; OSC_50     ; 8.720  ; 8.720  ; Rise       ; OSC_50                                                                    ;
; I2C_SCLK       ; OSC_50     ; 8.938  ; 8.938  ; Rise       ; OSC_50                                                                    ;
; DRAM_ADDR[*]   ; OSC_27     ; 6.379  ; 6.379  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[0]  ; OSC_27     ; 5.912  ; 5.912  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[1]  ; OSC_27     ; 5.931  ; 5.931  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[2]  ; OSC_27     ; 5.910  ; 5.910  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[3]  ; OSC_27     ; 5.967  ; 5.967  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[4]  ; OSC_27     ; 6.346  ; 6.346  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[5]  ; OSC_27     ; 6.156  ; 6.156  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[6]  ; OSC_27     ; 6.337  ; 6.337  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[7]  ; OSC_27     ; 5.962  ; 5.962  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[8]  ; OSC_27     ; 6.350  ; 6.350  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[9]  ; OSC_27     ; 6.366  ; 6.366  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[10] ; OSC_27     ; 6.379  ; 6.379  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[11] ; OSC_27     ; 6.354  ; 6.354  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_BA_0      ; OSC_27     ; 6.469  ; 6.469  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_BA_1      ; OSC_27     ; 6.855  ; 6.855  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_CAS_N     ; OSC_27     ; 6.818  ; 6.818  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_CS_N      ; OSC_27     ; 6.790  ; 6.790  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_DQ[*]     ; OSC_27     ; 11.733 ; 11.733 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[0]    ; OSC_27     ; 11.122 ; 11.122 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[1]    ; OSC_27     ; 10.991 ; 10.991 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]    ; OSC_27     ; 10.978 ; 10.978 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]    ; OSC_27     ; 10.741 ; 10.741 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]    ; OSC_27     ; 11.009 ; 11.009 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]    ; OSC_27     ; 10.290 ; 10.290 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]    ; OSC_27     ; 11.212 ; 11.212 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]    ; OSC_27     ; 10.760 ; 10.760 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]    ; OSC_27     ; 11.733 ; 11.733 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]    ; OSC_27     ; 11.608 ; 11.608 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10]   ; OSC_27     ; 10.867 ; 10.867 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11]   ; OSC_27     ; 11.230 ; 11.230 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12]   ; OSC_27     ; 10.443 ; 10.443 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13]   ; OSC_27     ; 10.554 ; 10.554 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14]   ; OSC_27     ; 11.307 ; 11.307 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[15]   ; OSC_27     ; 10.270 ; 10.270 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_LDQM      ; OSC_27     ; 8.037  ; 8.037  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_RAS_N     ; OSC_27     ; 6.796  ; 6.796  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_UDQM      ; OSC_27     ; 7.953  ; 7.953  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_WE_N      ; OSC_27     ; 6.809  ; 6.809  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_CLK       ; OSC_27     ; 0.478  ;        ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk1 ;
; DRAM_CLK       ; OSC_27     ;        ; 0.478  ; Fall       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk1 ;
; AUD_BCLK       ; OSC_27     ; 4.877  ; 4.877  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ;
; AUD_DACLRCK    ; OSC_27     ; 4.865  ; 4.865  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ;
; AUD_XCK        ; OSC_27     ; 3.561  ;        ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ;
; AUD_XCK        ; OSC_27     ;        ; 3.561  ; Fall       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ;
+----------------+------------+--------+--------+------------+---------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                          ;
+----------------+------------+--------+--------+------------+---------------------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                           ;
+----------------+------------+--------+--------+------------+---------------------------------------------------------------------------+
; GPIO_0[*]      ; OSC_27     ; 9.337  ; 9.337  ; Rise       ; OSC_27                                                                    ;
;  GPIO_0[28]    ; OSC_27     ; 9.337  ; 9.337  ; Rise       ; OSC_27                                                                    ;
; LED_RED[*]     ; OSC_27     ; 10.136 ; 10.136 ; Rise       ; OSC_27                                                                    ;
;  LED_RED[0]    ; OSC_27     ; 11.213 ; 11.213 ; Rise       ; OSC_27                                                                    ;
;  LED_RED[1]    ; OSC_27     ; 11.410 ; 11.410 ; Rise       ; OSC_27                                                                    ;
;  LED_RED[2]    ; OSC_27     ; 12.660 ; 12.660 ; Rise       ; OSC_27                                                                    ;
;  LED_RED[3]    ; OSC_27     ; 13.103 ; 13.103 ; Rise       ; OSC_27                                                                    ;
;  LED_RED[4]    ; OSC_27     ; 10.638 ; 10.638 ; Rise       ; OSC_27                                                                    ;
;  LED_RED[5]    ; OSC_27     ; 10.728 ; 10.728 ; Rise       ; OSC_27                                                                    ;
;  LED_RED[6]    ; OSC_27     ; 11.757 ; 11.757 ; Rise       ; OSC_27                                                                    ;
;  LED_RED[7]    ; OSC_27     ; 11.650 ; 11.650 ; Rise       ; OSC_27                                                                    ;
;  LED_RED[8]    ; OSC_27     ; 10.136 ; 10.136 ; Rise       ; OSC_27                                                                    ;
;  LED_RED[9]    ; OSC_27     ; 10.661 ; 10.661 ; Rise       ; OSC_27                                                                    ;
;  LED_RED[11]   ; OSC_27     ; 11.251 ; 11.251 ; Rise       ; OSC_27                                                                    ;
;  LED_RED[12]   ; OSC_27     ; 10.548 ; 10.548 ; Rise       ; OSC_27                                                                    ;
;  LED_RED[14]   ; OSC_27     ; 10.731 ; 10.731 ; Rise       ; OSC_27                                                                    ;
;  LED_RED[16]   ; OSC_27     ; 11.619 ; 11.619 ; Rise       ; OSC_27                                                                    ;
;  LED_RED[17]   ; OSC_27     ; 10.170 ; 10.170 ; Rise       ; OSC_27                                                                    ;
; VGA_B[*]       ; OSC_27     ; 11.194 ; 11.194 ; Rise       ; OSC_27                                                                    ;
;  VGA_B[0]      ; OSC_27     ; 12.096 ; 12.096 ; Rise       ; OSC_27                                                                    ;
;  VGA_B[1]      ; OSC_27     ; 11.392 ; 11.392 ; Rise       ; OSC_27                                                                    ;
;  VGA_B[2]      ; OSC_27     ; 11.635 ; 11.635 ; Rise       ; OSC_27                                                                    ;
;  VGA_B[3]      ; OSC_27     ; 11.196 ; 11.196 ; Rise       ; OSC_27                                                                    ;
;  VGA_B[4]      ; OSC_27     ; 11.195 ; 11.195 ; Rise       ; OSC_27                                                                    ;
;  VGA_B[5]      ; OSC_27     ; 11.738 ; 11.738 ; Rise       ; OSC_27                                                                    ;
;  VGA_B[6]      ; OSC_27     ; 11.194 ; 11.194 ; Rise       ; OSC_27                                                                    ;
;  VGA_B[7]      ; OSC_27     ; 11.373 ; 11.373 ; Rise       ; OSC_27                                                                    ;
;  VGA_B[8]      ; OSC_27     ; 11.241 ; 11.241 ; Rise       ; OSC_27                                                                    ;
;  VGA_B[9]      ; OSC_27     ; 12.011 ; 12.011 ; Rise       ; OSC_27                                                                    ;
; VGA_BLANK      ; OSC_27     ; 12.613 ; 12.613 ; Rise       ; OSC_27                                                                    ;
; VGA_CLK        ; OSC_27     ; 6.432  ; 6.432  ; Rise       ; OSC_27                                                                    ;
; VGA_G[*]       ; OSC_27     ; 10.998 ; 10.998 ; Rise       ; OSC_27                                                                    ;
;  VGA_G[0]      ; OSC_27     ; 11.218 ; 11.218 ; Rise       ; OSC_27                                                                    ;
;  VGA_G[1]      ; OSC_27     ; 13.135 ; 13.135 ; Rise       ; OSC_27                                                                    ;
;  VGA_G[2]      ; OSC_27     ; 11.314 ; 11.314 ; Rise       ; OSC_27                                                                    ;
;  VGA_G[3]      ; OSC_27     ; 12.151 ; 12.151 ; Rise       ; OSC_27                                                                    ;
;  VGA_G[4]      ; OSC_27     ; 12.883 ; 12.883 ; Rise       ; OSC_27                                                                    ;
;  VGA_G[5]      ; OSC_27     ; 12.612 ; 12.612 ; Rise       ; OSC_27                                                                    ;
;  VGA_G[6]      ; OSC_27     ; 11.279 ; 11.279 ; Rise       ; OSC_27                                                                    ;
;  VGA_G[7]      ; OSC_27     ; 11.211 ; 11.211 ; Rise       ; OSC_27                                                                    ;
;  VGA_G[8]      ; OSC_27     ; 11.303 ; 11.303 ; Rise       ; OSC_27                                                                    ;
;  VGA_G[9]      ; OSC_27     ; 10.998 ; 10.998 ; Rise       ; OSC_27                                                                    ;
; VGA_HS         ; OSC_27     ; 9.068  ; 9.068  ; Rise       ; OSC_27                                                                    ;
; VGA_R[*]       ; OSC_27     ; 11.455 ; 11.455 ; Rise       ; OSC_27                                                                    ;
;  VGA_R[0]      ; OSC_27     ; 12.081 ; 12.081 ; Rise       ; OSC_27                                                                    ;
;  VGA_R[1]      ; OSC_27     ; 11.730 ; 11.730 ; Rise       ; OSC_27                                                                    ;
;  VGA_R[2]      ; OSC_27     ; 12.259 ; 12.259 ; Rise       ; OSC_27                                                                    ;
;  VGA_R[3]      ; OSC_27     ; 12.240 ; 12.240 ; Rise       ; OSC_27                                                                    ;
;  VGA_R[4]      ; OSC_27     ; 11.455 ; 11.455 ; Rise       ; OSC_27                                                                    ;
;  VGA_R[5]      ; OSC_27     ; 12.240 ; 12.240 ; Rise       ; OSC_27                                                                    ;
;  VGA_R[6]      ; OSC_27     ; 11.739 ; 11.739 ; Rise       ; OSC_27                                                                    ;
;  VGA_R[7]      ; OSC_27     ; 11.785 ; 11.785 ; Rise       ; OSC_27                                                                    ;
;  VGA_R[8]      ; OSC_27     ; 11.795 ; 11.795 ; Rise       ; OSC_27                                                                    ;
;  VGA_R[9]      ; OSC_27     ; 11.828 ; 11.828 ; Rise       ; OSC_27                                                                    ;
; VGA_CLK        ; OSC_27     ; 6.432  ; 6.432  ; Fall       ; OSC_27                                                                    ;
; HEX0[*]        ; OSC_50     ; 10.370 ; 10.370 ; Rise       ; OSC_50                                                                    ;
;  HEX0[0]       ; OSC_50     ; 10.765 ; 10.765 ; Rise       ; OSC_50                                                                    ;
;  HEX0[1]       ; OSC_50     ; 10.735 ; 10.735 ; Rise       ; OSC_50                                                                    ;
;  HEX0[2]       ; OSC_50     ; 10.747 ; 10.747 ; Rise       ; OSC_50                                                                    ;
;  HEX0[3]       ; OSC_50     ; 10.392 ; 10.392 ; Rise       ; OSC_50                                                                    ;
;  HEX0[4]       ; OSC_50     ; 10.389 ; 10.389 ; Rise       ; OSC_50                                                                    ;
;  HEX0[5]       ; OSC_50     ; 10.377 ; 10.377 ; Rise       ; OSC_50                                                                    ;
;  HEX0[6]       ; OSC_50     ; 10.370 ; 10.370 ; Rise       ; OSC_50                                                                    ;
; HEX1[*]        ; OSC_50     ; 8.249  ; 8.249  ; Rise       ; OSC_50                                                                    ;
;  HEX1[0]       ; OSC_50     ; 8.410  ; 8.410  ; Rise       ; OSC_50                                                                    ;
;  HEX1[1]       ; OSC_50     ; 8.479  ; 8.479  ; Rise       ; OSC_50                                                                    ;
;  HEX1[2]       ; OSC_50     ; 8.249  ; 8.249  ; Rise       ; OSC_50                                                                    ;
;  HEX1[3]       ; OSC_50     ; 8.651  ; 8.651  ; Rise       ; OSC_50                                                                    ;
;  HEX1[4]       ; OSC_50     ; 8.669  ; 8.669  ; Rise       ; OSC_50                                                                    ;
;  HEX1[5]       ; OSC_50     ; 8.669  ; 8.669  ; Rise       ; OSC_50                                                                    ;
;  HEX1[6]       ; OSC_50     ; 8.687  ; 8.687  ; Rise       ; OSC_50                                                                    ;
; HEX2[*]        ; OSC_50     ; 7.852  ; 7.852  ; Rise       ; OSC_50                                                                    ;
;  HEX2[0]       ; OSC_50     ; 8.174  ; 8.174  ; Rise       ; OSC_50                                                                    ;
;  HEX2[1]       ; OSC_50     ; 7.852  ; 7.852  ; Rise       ; OSC_50                                                                    ;
;  HEX2[2]       ; OSC_50     ; 7.937  ; 7.937  ; Rise       ; OSC_50                                                                    ;
;  HEX2[3]       ; OSC_50     ; 7.900  ; 7.900  ; Rise       ; OSC_50                                                                    ;
;  HEX2[4]       ; OSC_50     ; 8.336  ; 8.336  ; Rise       ; OSC_50                                                                    ;
;  HEX2[5]       ; OSC_50     ; 8.337  ; 8.337  ; Rise       ; OSC_50                                                                    ;
;  HEX2[6]       ; OSC_50     ; 8.322  ; 8.322  ; Rise       ; OSC_50                                                                    ;
; HEX3[*]        ; OSC_50     ; 7.878  ; 7.878  ; Rise       ; OSC_50                                                                    ;
;  HEX3[0]       ; OSC_50     ; 8.264  ; 8.264  ; Rise       ; OSC_50                                                                    ;
;  HEX3[1]       ; OSC_50     ; 7.878  ; 7.878  ; Rise       ; OSC_50                                                                    ;
;  HEX3[2]       ; OSC_50     ; 7.919  ; 7.919  ; Rise       ; OSC_50                                                                    ;
;  HEX3[3]       ; OSC_50     ; 7.887  ; 7.887  ; Rise       ; OSC_50                                                                    ;
;  HEX3[4]       ; OSC_50     ; 7.924  ; 7.924  ; Rise       ; OSC_50                                                                    ;
;  HEX3[5]       ; OSC_50     ; 8.252  ; 8.252  ; Rise       ; OSC_50                                                                    ;
;  HEX3[6]       ; OSC_50     ; 8.259  ; 8.259  ; Rise       ; OSC_50                                                                    ;
; I2C_SCLK       ; OSC_50     ; 8.938  ; 8.938  ; Rise       ; OSC_50                                                                    ;
; DRAM_ADDR[*]   ; OSC_27     ; 5.910  ; 5.910  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[0]  ; OSC_27     ; 5.912  ; 5.912  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[1]  ; OSC_27     ; 5.931  ; 5.931  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[2]  ; OSC_27     ; 5.910  ; 5.910  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[3]  ; OSC_27     ; 5.967  ; 5.967  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[4]  ; OSC_27     ; 6.346  ; 6.346  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[5]  ; OSC_27     ; 6.156  ; 6.156  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[6]  ; OSC_27     ; 6.337  ; 6.337  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[7]  ; OSC_27     ; 5.962  ; 5.962  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[8]  ; OSC_27     ; 6.350  ; 6.350  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[9]  ; OSC_27     ; 6.366  ; 6.366  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[10] ; OSC_27     ; 6.379  ; 6.379  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[11] ; OSC_27     ; 6.354  ; 6.354  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_BA_0      ; OSC_27     ; 6.469  ; 6.469  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_BA_1      ; OSC_27     ; 6.855  ; 6.855  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_CAS_N     ; OSC_27     ; 6.818  ; 6.818  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_CS_N      ; OSC_27     ; 6.790  ; 6.790  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_DQ[*]     ; OSC_27     ; 8.300  ; 8.300  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[0]    ; OSC_27     ; 8.855  ; 8.855  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[1]    ; OSC_27     ; 8.937  ; 8.937  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]    ; OSC_27     ; 8.915  ; 8.915  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]    ; OSC_27     ; 8.991  ; 8.991  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]    ; OSC_27     ; 8.455  ; 8.455  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]    ; OSC_27     ; 8.703  ; 8.703  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]    ; OSC_27     ; 9.179  ; 9.179  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]    ; OSC_27     ; 8.884  ; 8.884  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]    ; OSC_27     ; 8.948  ; 8.948  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]    ; OSC_27     ; 9.313  ; 9.313  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10]   ; OSC_27     ; 9.072  ; 9.072  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11]   ; OSC_27     ; 9.307  ; 9.307  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12]   ; OSC_27     ; 8.571  ; 8.571  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13]   ; OSC_27     ; 9.372  ; 9.372  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14]   ; OSC_27     ; 9.377  ; 9.377  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[15]   ; OSC_27     ; 8.300  ; 8.300  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_LDQM      ; OSC_27     ; 8.037  ; 8.037  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_RAS_N     ; OSC_27     ; 6.796  ; 6.796  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_UDQM      ; OSC_27     ; 7.953  ; 7.953  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_WE_N      ; OSC_27     ; 6.809  ; 6.809  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_CLK       ; OSC_27     ; 0.478  ;        ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk1 ;
; DRAM_CLK       ; OSC_27     ;        ; 0.478  ; Fall       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk1 ;
; AUD_BCLK       ; OSC_27     ; 4.877  ; 4.877  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ;
; AUD_DACLRCK    ; OSC_27     ; 4.865  ; 4.865  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ;
; AUD_XCK        ; OSC_27     ; 3.561  ;        ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ;
; AUD_XCK        ; OSC_27     ;        ; 3.561  ; Fall       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ;
+----------------+------------+--------+--------+------------+---------------------------------------------------------------------------+


+----------------------------------------------------------------+
; Propagation Delay                                              ;
+-------------+--------------+--------+--------+--------+--------+
; Input Port  ; Output Port  ; RR     ; RF     ; FR     ; FF     ;
+-------------+--------------+--------+--------+--------+--------+
; DPDT_SW[0]  ; GPIO_0[26]   ;        ; 5.568  ; 5.568  ;        ;
; DPDT_SW[0]  ; GPIO_0[30]   ;        ; 5.525  ; 5.525  ;        ;
; DPDT_SW[0]  ; GPIO_0[34]   ; 5.097  ;        ;        ; 5.097  ;
; DPDT_SW[1]  ; GPIO_0[32]   ; 5.131  ;        ;        ; 5.131  ;
; DPDT_SW[2]  ; VGA_B[0]     ; 11.826 ; 13.078 ; 13.078 ; 11.826 ;
; DPDT_SW[2]  ; VGA_B[1]     ; 11.685 ; 12.934 ; 12.934 ; 11.685 ;
; DPDT_SW[2]  ; VGA_B[2]     ; 11.767 ; 12.593 ; 12.593 ; 11.767 ;
; DPDT_SW[2]  ; VGA_B[3]     ; 11.412 ; 12.660 ; 12.660 ; 11.412 ;
; DPDT_SW[2]  ; VGA_B[4]     ; 11.525 ; 12.775 ; 12.775 ; 11.525 ;
; DPDT_SW[2]  ; VGA_B[5]     ; 11.881 ; 12.719 ; 12.719 ; 11.881 ;
; DPDT_SW[2]  ; VGA_B[6]     ; 11.450 ; 12.290 ; 12.290 ; 11.450 ;
; DPDT_SW[2]  ; VGA_B[7]     ; 11.552 ; 12.388 ; 12.388 ; 11.552 ;
; DPDT_SW[2]  ; VGA_B[8]     ; 11.446 ; 12.712 ; 12.712 ; 11.446 ;
; DPDT_SW[2]  ; VGA_B[9]     ; 10.843 ; 11.884 ; 11.884 ; 10.843 ;
; DPDT_SW[2]  ; VGA_G[0]     ; 11.337 ; 13.093 ; 13.093 ; 11.337 ;
; DPDT_SW[2]  ; VGA_G[1]     ; 11.803 ; 14.164 ; 14.164 ; 11.803 ;
; DPDT_SW[2]  ; VGA_G[2]     ; 11.436 ; 13.539 ; 13.539 ; 11.436 ;
; DPDT_SW[2]  ; VGA_G[3]     ; 12.075 ; 14.177 ; 14.177 ; 12.075 ;
; DPDT_SW[2]  ; VGA_G[4]     ; 12.188 ; 13.937 ; 13.937 ; 12.188 ;
; DPDT_SW[2]  ; VGA_G[5]     ; 11.702 ; 14.064 ; 14.064 ; 11.702 ;
; DPDT_SW[2]  ; VGA_G[6]     ; 11.584 ; 12.610 ; 12.610 ; 11.584 ;
; DPDT_SW[2]  ; VGA_G[7]     ; 11.462 ; 12.488 ; 12.488 ; 11.462 ;
; DPDT_SW[2]  ; VGA_G[8]     ; 11.604 ; 12.635 ; 12.635 ; 11.604 ;
; DPDT_SW[2]  ; VGA_G[9]     ; 11.549 ; 12.884 ; 12.884 ; 11.549 ;
; DPDT_SW[2]  ; VGA_R[0]     ; 12.232 ; 14.600 ; 14.600 ; 12.232 ;
; DPDT_SW[2]  ; VGA_R[1]     ; 11.727 ; 13.539 ; 13.539 ; 11.727 ;
; DPDT_SW[2]  ; VGA_R[2]     ; 12.081 ; 14.368 ; 14.368 ; 12.081 ;
; DPDT_SW[2]  ; VGA_R[3]     ; 12.238 ; 14.049 ; 14.049 ; 12.238 ;
; DPDT_SW[2]  ; VGA_R[4]     ; 11.016 ; 13.337 ; 13.337 ; 11.016 ;
; DPDT_SW[2]  ; VGA_R[5]     ; 11.750 ; 14.071 ; 14.071 ; 11.750 ;
; DPDT_SW[2]  ; VGA_R[6]     ; 11.618 ; 13.902 ; 13.902 ; 11.618 ;
; DPDT_SW[2]  ; VGA_R[7]     ; 11.664 ; 13.948 ; 13.948 ; 11.664 ;
; DPDT_SW[2]  ; VGA_R[8]     ; 11.611 ; 13.896 ; 13.896 ; 11.611 ;
; DPDT_SW[2]  ; VGA_R[9]     ; 11.645 ; 13.929 ; 13.929 ; 11.645 ;
; DPDT_SW[3]  ; VGA_B[0]     ; 13.781 ; 13.781 ; 13.781 ; 13.781 ;
; DPDT_SW[3]  ; VGA_B[1]     ; 13.637 ; 13.637 ; 13.637 ; 13.637 ;
; DPDT_SW[3]  ; VGA_B[2]     ; 13.296 ; 13.296 ; 13.296 ; 13.296 ;
; DPDT_SW[3]  ; VGA_B[3]     ; 13.363 ; 13.363 ; 13.363 ; 13.363 ;
; DPDT_SW[3]  ; VGA_B[4]     ; 13.478 ; 13.478 ; 13.478 ; 13.478 ;
; DPDT_SW[3]  ; VGA_B[5]     ; 13.422 ; 13.422 ; 13.422 ; 13.422 ;
; DPDT_SW[3]  ; VGA_B[6]     ; 12.993 ; 12.993 ; 12.993 ; 12.993 ;
; DPDT_SW[3]  ; VGA_B[7]     ; 13.091 ; 13.091 ; 13.091 ; 13.091 ;
; DPDT_SW[3]  ; VGA_B[8]     ; 13.415 ; 13.415 ; 13.415 ; 13.415 ;
; DPDT_SW[3]  ; VGA_B[9]     ; 12.587 ; 12.587 ; 12.587 ; 12.587 ;
; DPDT_SW[3]  ; VGA_G[0]     ; 13.871 ; 13.871 ; 13.871 ; 13.871 ;
; DPDT_SW[3]  ; VGA_G[1]     ; 14.942 ; 14.942 ; 14.942 ; 14.942 ;
; DPDT_SW[3]  ; VGA_G[2]     ; 14.317 ; 14.317 ; 14.317 ; 14.317 ;
; DPDT_SW[3]  ; VGA_G[3]     ; 14.955 ; 14.955 ; 14.955 ; 14.955 ;
; DPDT_SW[3]  ; VGA_G[4]     ; 14.715 ; 14.715 ; 14.715 ; 14.715 ;
; DPDT_SW[3]  ; VGA_G[5]     ; 14.842 ; 14.842 ; 14.842 ; 14.842 ;
; DPDT_SW[3]  ; VGA_G[6]     ; 13.388 ; 13.388 ; 13.388 ; 13.388 ;
; DPDT_SW[3]  ; VGA_G[7]     ; 13.266 ; 13.266 ; 13.266 ; 13.266 ;
; DPDT_SW[3]  ; VGA_G[8]     ; 13.413 ; 13.413 ; 13.413 ; 13.413 ;
; DPDT_SW[3]  ; VGA_G[9]     ; 13.662 ; 13.662 ; 13.662 ; 13.662 ;
; DPDT_SW[3]  ; VGA_R[0]     ; 15.005 ; 15.005 ; 15.005 ; 15.005 ;
; DPDT_SW[3]  ; VGA_R[1]     ; 13.944 ; 13.944 ; 13.944 ; 13.944 ;
; DPDT_SW[3]  ; VGA_R[2]     ; 14.773 ; 14.773 ; 14.773 ; 14.773 ;
; DPDT_SW[3]  ; VGA_R[3]     ; 14.454 ; 14.454 ; 14.454 ; 14.454 ;
; DPDT_SW[3]  ; VGA_R[4]     ; 13.742 ; 13.742 ; 13.742 ; 13.742 ;
; DPDT_SW[3]  ; VGA_R[5]     ; 14.476 ; 14.476 ; 14.476 ; 14.476 ;
; DPDT_SW[3]  ; VGA_R[6]     ; 14.307 ; 14.307 ; 14.307 ; 14.307 ;
; DPDT_SW[3]  ; VGA_R[7]     ; 14.353 ; 14.353 ; 14.353 ; 14.353 ;
; DPDT_SW[3]  ; VGA_R[8]     ; 14.301 ; 14.301 ; 14.301 ; 14.301 ;
; DPDT_SW[3]  ; VGA_R[9]     ; 14.334 ; 14.334 ; 14.334 ; 14.334 ;
; DPDT_SW[4]  ; VGA_B[0]     ; 11.869 ; 11.869 ; 11.869 ; 11.869 ;
; DPDT_SW[4]  ; VGA_B[1]     ; 11.725 ; 11.725 ; 11.725 ; 11.725 ;
; DPDT_SW[4]  ; VGA_B[2]     ; 11.384 ; 11.384 ; 11.384 ; 11.384 ;
; DPDT_SW[4]  ; VGA_B[3]     ; 11.451 ; 11.451 ; 11.451 ; 11.451 ;
; DPDT_SW[4]  ; VGA_B[4]     ; 11.566 ; 11.566 ; 11.566 ; 11.566 ;
; DPDT_SW[4]  ; VGA_B[5]     ; 11.510 ; 11.510 ; 11.510 ; 11.510 ;
; DPDT_SW[4]  ; VGA_B[6]     ; 11.081 ; 11.081 ; 11.081 ; 11.081 ;
; DPDT_SW[4]  ; VGA_B[7]     ; 11.179 ; 11.179 ; 11.179 ; 11.179 ;
; DPDT_SW[4]  ; VGA_B[8]     ; 11.503 ; 11.503 ; 11.503 ; 11.503 ;
; DPDT_SW[4]  ; VGA_B[9]     ; 10.675 ; 10.675 ; 10.675 ; 10.675 ;
; DPDT_SW[4]  ; VGA_G[0]     ; 13.657 ; 13.657 ; 13.657 ; 13.657 ;
; DPDT_SW[4]  ; VGA_G[1]     ; 14.728 ; 14.728 ; 14.728 ; 14.728 ;
; DPDT_SW[4]  ; VGA_G[2]     ; 14.103 ; 14.103 ; 14.103 ; 14.103 ;
; DPDT_SW[4]  ; VGA_G[3]     ; 14.741 ; 14.741 ; 14.741 ; 14.741 ;
; DPDT_SW[4]  ; VGA_G[4]     ; 14.501 ; 14.501 ; 14.501 ; 14.501 ;
; DPDT_SW[4]  ; VGA_G[5]     ; 14.628 ; 14.628 ; 14.628 ; 14.628 ;
; DPDT_SW[4]  ; VGA_G[6]     ; 13.174 ; 13.174 ; 13.174 ; 13.174 ;
; DPDT_SW[4]  ; VGA_G[7]     ; 13.052 ; 13.052 ; 13.052 ; 13.052 ;
; DPDT_SW[4]  ; VGA_G[8]     ; 13.199 ; 13.199 ; 13.199 ; 13.199 ;
; DPDT_SW[4]  ; VGA_G[9]     ; 13.448 ; 13.448 ; 13.448 ; 13.448 ;
; DPDT_SW[4]  ; VGA_R[0]     ; 14.384 ; 14.384 ; 14.384 ; 14.384 ;
; DPDT_SW[4]  ; VGA_R[1]     ; 13.323 ; 13.323 ; 13.323 ; 13.323 ;
; DPDT_SW[4]  ; VGA_R[2]     ; 14.152 ; 14.152 ; 14.152 ; 14.152 ;
; DPDT_SW[4]  ; VGA_R[3]     ; 13.833 ; 13.833 ; 13.833 ; 13.833 ;
; DPDT_SW[4]  ; VGA_R[4]     ; 13.121 ; 13.121 ; 13.121 ; 13.121 ;
; DPDT_SW[4]  ; VGA_R[5]     ; 13.855 ; 13.855 ; 13.855 ; 13.855 ;
; DPDT_SW[4]  ; VGA_R[6]     ; 13.686 ; 13.686 ; 13.686 ; 13.686 ;
; DPDT_SW[4]  ; VGA_R[7]     ; 13.732 ; 13.732 ; 13.732 ; 13.732 ;
; DPDT_SW[4]  ; VGA_R[8]     ; 13.680 ; 13.680 ; 13.680 ; 13.680 ;
; DPDT_SW[4]  ; VGA_R[9]     ; 13.713 ; 13.713 ; 13.713 ; 13.713 ;
; DPDT_SW[7]  ; VGA_B[0]     ; 8.902  ;        ;        ; 8.902  ;
; DPDT_SW[7]  ; VGA_B[1]     ; 9.007  ;        ;        ; 9.007  ;
; DPDT_SW[7]  ; VGA_B[2]     ; 7.560  ;        ;        ; 7.560  ;
; DPDT_SW[7]  ; VGA_B[3]     ; 8.479  ;        ;        ; 8.479  ;
; DPDT_SW[7]  ; VGA_B[4]     ; 8.592  ;        ;        ; 8.592  ;
; DPDT_SW[7]  ; VGA_B[5]     ; 7.589  ;        ;        ; 7.589  ;
; DPDT_SW[7]  ; VGA_B[6]     ; 8.535  ;        ;        ; 8.535  ;
; DPDT_SW[7]  ; VGA_B[7]     ; 8.275  ;        ;        ; 8.275  ;
; DPDT_SW[7]  ; VGA_B[8]     ; 8.533  ;        ;        ; 8.533  ;
; DPDT_SW[7]  ; VGA_B[9]     ; 7.549  ;        ;        ; 7.549  ;
; DPDT_SW[7]  ; VGA_G[0]     ; 8.208  ;        ;        ; 8.208  ;
; DPDT_SW[7]  ; VGA_G[1]     ; 8.333  ;        ;        ; 8.333  ;
; DPDT_SW[7]  ; VGA_G[2]     ; 8.285  ;        ;        ; 8.285  ;
; DPDT_SW[7]  ; VGA_G[3]     ; 8.305  ;        ;        ; 8.305  ;
; DPDT_SW[7]  ; VGA_G[4]     ; 8.405  ;        ;        ; 8.405  ;
; DPDT_SW[7]  ; VGA_G[5]     ; 8.315  ;        ;        ; 8.315  ;
; DPDT_SW[7]  ; VGA_G[6]     ; 7.912  ;        ;        ; 7.912  ;
; DPDT_SW[7]  ; VGA_G[7]     ; 7.939  ;        ;        ; 7.939  ;
; DPDT_SW[7]  ; VGA_G[8]     ; 7.926  ;        ;        ; 7.926  ;
; DPDT_SW[7]  ; VGA_G[9]     ; 7.932  ;        ;        ; 7.932  ;
; DPDT_SW[7]  ; VGA_R[0]     ; 12.156 ;        ;        ; 12.156 ;
; DPDT_SW[7]  ; VGA_R[1]     ; 11.451 ;        ;        ; 11.451 ;
; DPDT_SW[7]  ; VGA_R[2]     ; 11.989 ;        ;        ; 11.989 ;
; DPDT_SW[7]  ; VGA_R[3]     ; 11.900 ;        ;        ; 11.900 ;
; DPDT_SW[7]  ; VGA_R[4]     ; 11.185 ;        ;        ; 11.185 ;
; DPDT_SW[7]  ; VGA_R[5]     ; 11.925 ;        ;        ; 11.925 ;
; DPDT_SW[7]  ; VGA_R[6]     ; 11.467 ;        ;        ; 11.467 ;
; DPDT_SW[7]  ; VGA_R[7]     ; 11.547 ;        ;        ; 11.547 ;
; DPDT_SW[7]  ; VGA_R[8]     ; 11.453 ;        ;        ; 11.453 ;
; DPDT_SW[7]  ; VGA_R[9]     ; 11.526 ;        ;        ; 11.526 ;
; DPDT_SW[8]  ; VGA_B[0]     ; 12.419 ;        ;        ; 12.419 ;
; DPDT_SW[8]  ; VGA_B[1]     ; 12.785 ;        ;        ; 12.785 ;
; DPDT_SW[8]  ; VGA_B[2]     ; 12.066 ;        ;        ; 12.066 ;
; DPDT_SW[8]  ; VGA_B[3]     ; 12.009 ;        ;        ; 12.009 ;
; DPDT_SW[8]  ; VGA_B[4]     ; 12.107 ;        ;        ; 12.107 ;
; DPDT_SW[8]  ; VGA_B[5]     ; 12.095 ;        ;        ; 12.095 ;
; DPDT_SW[8]  ; VGA_B[6]     ; 12.060 ;        ;        ; 12.060 ;
; DPDT_SW[8]  ; VGA_B[7]     ; 12.360 ;        ;        ; 12.360 ;
; DPDT_SW[8]  ; VGA_B[8]     ; 12.046 ;        ;        ; 12.046 ;
; DPDT_SW[8]  ; VGA_B[9]     ; 12.045 ;        ;        ; 12.045 ;
; DPDT_SW[8]  ; VGA_G[0]     ;        ; 12.696 ; 12.696 ;        ;
; DPDT_SW[8]  ; VGA_G[1]     ;        ; 12.840 ; 12.840 ;        ;
; DPDT_SW[8]  ; VGA_G[2]     ;        ; 12.766 ; 12.766 ;        ;
; DPDT_SW[8]  ; VGA_G[3]     ;        ; 12.793 ; 12.793 ;        ;
; DPDT_SW[8]  ; VGA_G[4]     ;        ; 12.912 ; 12.912 ;        ;
; DPDT_SW[8]  ; VGA_G[5]     ;        ; 12.808 ; 12.808 ;        ;
; DPDT_SW[8]  ; VGA_G[6]     ;        ; 12.405 ; 12.405 ;        ;
; DPDT_SW[8]  ; VGA_G[7]     ;        ; 12.441 ; 12.441 ;        ;
; DPDT_SW[8]  ; VGA_G[8]     ;        ; 12.433 ; 12.433 ;        ;
; DPDT_SW[8]  ; VGA_G[9]     ;        ; 12.439 ; 12.439 ;        ;
; DPDT_SW[8]  ; VGA_R[0]     ;        ; 13.585 ; 13.585 ;        ;
; DPDT_SW[8]  ; VGA_R[1]     ;        ; 12.767 ; 12.767 ;        ;
; DPDT_SW[8]  ; VGA_R[2]     ;        ; 13.289 ; 13.289 ;        ;
; DPDT_SW[8]  ; VGA_R[3]     ;        ; 13.338 ; 13.338 ;        ;
; DPDT_SW[8]  ; VGA_R[4]     ;        ; 12.621 ; 12.621 ;        ;
; DPDT_SW[8]  ; VGA_R[5]     ;        ; 13.347 ; 13.347 ;        ;
; DPDT_SW[8]  ; VGA_R[6]     ;        ; 12.890 ; 12.890 ;        ;
; DPDT_SW[8]  ; VGA_R[7]     ;        ; 12.868 ; 12.868 ;        ;
; DPDT_SW[8]  ; VGA_R[8]     ;        ; 12.878 ; 12.878 ;        ;
; DPDT_SW[8]  ; VGA_R[9]     ;        ; 12.843 ; 12.843 ;        ;
; DPDT_SW[9]  ; VGA_B[0]     ; 12.545 ;        ;        ; 12.545 ;
; DPDT_SW[9]  ; VGA_B[1]     ; 12.911 ;        ;        ; 12.911 ;
; DPDT_SW[9]  ; VGA_B[2]     ; 12.192 ;        ;        ; 12.192 ;
; DPDT_SW[9]  ; VGA_B[3]     ; 12.135 ;        ;        ; 12.135 ;
; DPDT_SW[9]  ; VGA_B[4]     ; 12.233 ;        ;        ; 12.233 ;
; DPDT_SW[9]  ; VGA_B[5]     ; 12.221 ;        ;        ; 12.221 ;
; DPDT_SW[9]  ; VGA_B[6]     ; 12.186 ;        ;        ; 12.186 ;
; DPDT_SW[9]  ; VGA_B[7]     ; 12.486 ;        ;        ; 12.486 ;
; DPDT_SW[9]  ; VGA_B[8]     ; 12.172 ;        ;        ; 12.172 ;
; DPDT_SW[9]  ; VGA_B[9]     ; 12.171 ;        ;        ; 12.171 ;
; DPDT_SW[9]  ; VGA_G[0]     ;        ; 12.822 ; 12.822 ;        ;
; DPDT_SW[9]  ; VGA_G[1]     ;        ; 12.966 ; 12.966 ;        ;
; DPDT_SW[9]  ; VGA_G[2]     ;        ; 12.892 ; 12.892 ;        ;
; DPDT_SW[9]  ; VGA_G[3]     ;        ; 12.919 ; 12.919 ;        ;
; DPDT_SW[9]  ; VGA_G[4]     ;        ; 13.038 ; 13.038 ;        ;
; DPDT_SW[9]  ; VGA_G[5]     ;        ; 12.934 ; 12.934 ;        ;
; DPDT_SW[9]  ; VGA_G[6]     ;        ; 12.531 ; 12.531 ;        ;
; DPDT_SW[9]  ; VGA_G[7]     ;        ; 12.567 ; 12.567 ;        ;
; DPDT_SW[9]  ; VGA_G[8]     ;        ; 12.559 ; 12.559 ;        ;
; DPDT_SW[9]  ; VGA_G[9]     ;        ; 12.565 ; 12.565 ;        ;
; DPDT_SW[9]  ; VGA_R[0]     ;        ; 13.711 ; 13.711 ;        ;
; DPDT_SW[9]  ; VGA_R[1]     ;        ; 12.893 ; 12.893 ;        ;
; DPDT_SW[9]  ; VGA_R[2]     ;        ; 13.415 ; 13.415 ;        ;
; DPDT_SW[9]  ; VGA_R[3]     ;        ; 13.464 ; 13.464 ;        ;
; DPDT_SW[9]  ; VGA_R[4]     ;        ; 12.747 ; 12.747 ;        ;
; DPDT_SW[9]  ; VGA_R[5]     ;        ; 13.473 ; 13.473 ;        ;
; DPDT_SW[9]  ; VGA_R[6]     ;        ; 13.016 ; 13.016 ;        ;
; DPDT_SW[9]  ; VGA_R[7]     ;        ; 12.994 ; 12.994 ;        ;
; DPDT_SW[9]  ; VGA_R[8]     ;        ; 13.004 ; 13.004 ;        ;
; DPDT_SW[9]  ; VGA_R[9]     ;        ; 12.969 ; 12.969 ;        ;
; DPDT_SW[10] ; VGA_B[0]     ; 12.610 ;        ;        ; 12.610 ;
; DPDT_SW[10] ; VGA_B[1]     ; 12.976 ;        ;        ; 12.976 ;
; DPDT_SW[10] ; VGA_B[2]     ; 12.257 ;        ;        ; 12.257 ;
; DPDT_SW[10] ; VGA_B[3]     ; 12.200 ;        ;        ; 12.200 ;
; DPDT_SW[10] ; VGA_B[4]     ; 12.298 ;        ;        ; 12.298 ;
; DPDT_SW[10] ; VGA_B[5]     ; 12.286 ;        ;        ; 12.286 ;
; DPDT_SW[10] ; VGA_B[6]     ; 12.251 ;        ;        ; 12.251 ;
; DPDT_SW[10] ; VGA_B[7]     ; 12.551 ;        ;        ; 12.551 ;
; DPDT_SW[10] ; VGA_B[8]     ; 12.237 ;        ;        ; 12.237 ;
; DPDT_SW[10] ; VGA_B[9]     ; 12.236 ;        ;        ; 12.236 ;
; DPDT_SW[10] ; VGA_G[0]     ;        ; 12.887 ; 12.887 ;        ;
; DPDT_SW[10] ; VGA_G[1]     ;        ; 13.031 ; 13.031 ;        ;
; DPDT_SW[10] ; VGA_G[2]     ;        ; 12.957 ; 12.957 ;        ;
; DPDT_SW[10] ; VGA_G[3]     ;        ; 12.984 ; 12.984 ;        ;
; DPDT_SW[10] ; VGA_G[4]     ;        ; 13.103 ; 13.103 ;        ;
; DPDT_SW[10] ; VGA_G[5]     ;        ; 12.999 ; 12.999 ;        ;
; DPDT_SW[10] ; VGA_G[6]     ;        ; 12.596 ; 12.596 ;        ;
; DPDT_SW[10] ; VGA_G[7]     ;        ; 12.632 ; 12.632 ;        ;
; DPDT_SW[10] ; VGA_G[8]     ;        ; 12.624 ; 12.624 ;        ;
; DPDT_SW[10] ; VGA_G[9]     ;        ; 12.630 ; 12.630 ;        ;
; DPDT_SW[10] ; VGA_R[0]     ;        ; 13.776 ; 13.776 ;        ;
; DPDT_SW[10] ; VGA_R[1]     ;        ; 12.958 ; 12.958 ;        ;
; DPDT_SW[10] ; VGA_R[2]     ;        ; 13.480 ; 13.480 ;        ;
; DPDT_SW[10] ; VGA_R[3]     ;        ; 13.529 ; 13.529 ;        ;
; DPDT_SW[10] ; VGA_R[4]     ;        ; 12.812 ; 12.812 ;        ;
; DPDT_SW[10] ; VGA_R[5]     ;        ; 13.538 ; 13.538 ;        ;
; DPDT_SW[10] ; VGA_R[6]     ;        ; 13.081 ; 13.081 ;        ;
; DPDT_SW[10] ; VGA_R[7]     ;        ; 13.059 ; 13.059 ;        ;
; DPDT_SW[10] ; VGA_R[8]     ;        ; 13.069 ; 13.069 ;        ;
; DPDT_SW[10] ; VGA_R[9]     ;        ; 13.034 ; 13.034 ;        ;
; DPDT_SW[11] ; VGA_B[0]     ; 14.153 ; 12.568 ; 12.568 ; 14.153 ;
; DPDT_SW[11] ; VGA_B[1]     ; 14.519 ; 12.934 ; 12.934 ; 14.519 ;
; DPDT_SW[11] ; VGA_B[2]     ; 13.800 ; 12.215 ; 12.215 ; 13.800 ;
; DPDT_SW[11] ; VGA_B[3]     ; 13.743 ; 12.158 ; 12.158 ; 13.743 ;
; DPDT_SW[11] ; VGA_B[4]     ; 13.841 ; 12.256 ; 12.256 ; 13.841 ;
; DPDT_SW[11] ; VGA_B[5]     ; 13.829 ; 12.244 ; 12.244 ; 13.829 ;
; DPDT_SW[11] ; VGA_B[6]     ; 13.794 ; 12.209 ; 12.209 ; 13.794 ;
; DPDT_SW[11] ; VGA_B[7]     ; 14.094 ; 12.509 ; 12.509 ; 14.094 ;
; DPDT_SW[11] ; VGA_B[8]     ; 13.780 ; 12.195 ; 12.195 ; 13.780 ;
; DPDT_SW[11] ; VGA_B[9]     ; 13.779 ; 12.194 ; 12.194 ; 13.779 ;
; DPDT_SW[11] ; VGA_G[0]     ; 12.845 ; 14.430 ; 14.430 ; 12.845 ;
; DPDT_SW[11] ; VGA_G[1]     ; 12.989 ; 14.574 ; 14.574 ; 12.989 ;
; DPDT_SW[11] ; VGA_G[2]     ; 12.915 ; 14.500 ; 14.500 ; 12.915 ;
; DPDT_SW[11] ; VGA_G[3]     ; 12.942 ; 14.527 ; 14.527 ; 12.942 ;
; DPDT_SW[11] ; VGA_G[4]     ; 13.061 ; 14.646 ; 14.646 ; 13.061 ;
; DPDT_SW[11] ; VGA_G[5]     ; 12.957 ; 14.542 ; 14.542 ; 12.957 ;
; DPDT_SW[11] ; VGA_G[6]     ; 12.554 ; 14.139 ; 14.139 ; 12.554 ;
; DPDT_SW[11] ; VGA_G[7]     ; 12.590 ; 14.175 ; 14.175 ; 12.590 ;
; DPDT_SW[11] ; VGA_G[8]     ; 12.582 ; 14.167 ; 14.167 ; 12.582 ;
; DPDT_SW[11] ; VGA_G[9]     ; 12.588 ; 14.173 ; 14.173 ; 12.588 ;
; DPDT_SW[11] ; VGA_R[0]     ; 13.124 ; 14.476 ; 14.476 ; 13.124 ;
; DPDT_SW[11] ; VGA_R[1]     ; 12.306 ; 13.926 ; 13.926 ; 12.306 ;
; DPDT_SW[11] ; VGA_R[2]     ; 12.828 ; 14.459 ; 14.459 ; 12.828 ;
; DPDT_SW[11] ; VGA_R[3]     ; 12.877 ; 14.222 ; 14.222 ; 12.877 ;
; DPDT_SW[11] ; VGA_R[4]     ; 12.160 ; 13.505 ; 13.505 ; 12.160 ;
; DPDT_SW[11] ; VGA_R[5]     ; 12.886 ; 14.244 ; 14.244 ; 12.886 ;
; DPDT_SW[11] ; VGA_R[6]     ; 12.429 ; 13.787 ; 13.787 ; 12.429 ;
; DPDT_SW[11] ; VGA_R[7]     ; 12.407 ; 14.021 ; 14.021 ; 12.407 ;
; DPDT_SW[11] ; VGA_R[8]     ; 12.417 ; 13.773 ; 13.773 ; 12.417 ;
; DPDT_SW[11] ; VGA_R[9]     ; 12.382 ; 13.999 ; 13.999 ; 12.382 ;
; DPDT_SW[12] ; VGA_B[0]     ; 14.364 ; 12.642 ; 12.642 ; 14.364 ;
; DPDT_SW[12] ; VGA_B[1]     ; 14.730 ; 13.008 ; 13.008 ; 14.730 ;
; DPDT_SW[12] ; VGA_B[2]     ; 14.011 ; 12.289 ; 12.289 ; 14.011 ;
; DPDT_SW[12] ; VGA_B[3]     ; 13.954 ; 12.232 ; 12.232 ; 13.954 ;
; DPDT_SW[12] ; VGA_B[4]     ; 14.052 ; 12.330 ; 12.330 ; 14.052 ;
; DPDT_SW[12] ; VGA_B[5]     ; 14.040 ; 12.318 ; 12.318 ; 14.040 ;
; DPDT_SW[12] ; VGA_B[6]     ; 14.005 ; 12.283 ; 12.283 ; 14.005 ;
; DPDT_SW[12] ; VGA_B[7]     ; 14.305 ; 12.583 ; 12.583 ; 14.305 ;
; DPDT_SW[12] ; VGA_B[8]     ; 13.991 ; 12.269 ; 12.269 ; 13.991 ;
; DPDT_SW[12] ; VGA_B[9]     ; 13.990 ; 12.268 ; 12.268 ; 13.990 ;
; DPDT_SW[12] ; VGA_G[0]     ; 12.919 ; 14.641 ; 14.641 ; 12.919 ;
; DPDT_SW[12] ; VGA_G[1]     ; 13.063 ; 14.785 ; 14.785 ; 13.063 ;
; DPDT_SW[12] ; VGA_G[2]     ; 12.989 ; 14.711 ; 14.711 ; 12.989 ;
; DPDT_SW[12] ; VGA_G[3]     ; 13.016 ; 14.738 ; 14.738 ; 13.016 ;
; DPDT_SW[12] ; VGA_G[4]     ; 13.135 ; 14.857 ; 14.857 ; 13.135 ;
; DPDT_SW[12] ; VGA_G[5]     ; 13.031 ; 14.753 ; 14.753 ; 13.031 ;
; DPDT_SW[12] ; VGA_G[6]     ; 12.628 ; 14.350 ; 14.350 ; 12.628 ;
; DPDT_SW[12] ; VGA_G[7]     ; 12.664 ; 14.386 ; 14.386 ; 12.664 ;
; DPDT_SW[12] ; VGA_G[8]     ; 12.656 ; 14.378 ; 14.378 ; 12.656 ;
; DPDT_SW[12] ; VGA_G[9]     ; 12.662 ; 14.384 ; 14.384 ; 12.662 ;
; DPDT_SW[12] ; VGA_R[0]     ; 14.107 ; 14.687 ; 14.687 ; 14.107 ;
; DPDT_SW[12] ; VGA_R[1]     ; 13.289 ; 14.137 ; 14.137 ; 13.289 ;
; DPDT_SW[12] ; VGA_R[2]     ; 13.811 ; 14.670 ; 14.670 ; 13.811 ;
; DPDT_SW[12] ; VGA_R[3]     ; 13.860 ; 14.433 ; 14.433 ; 13.860 ;
; DPDT_SW[12] ; VGA_R[4]     ; 13.143 ; 13.716 ; 13.716 ; 13.143 ;
; DPDT_SW[12] ; VGA_R[5]     ; 13.869 ; 14.455 ; 14.455 ; 13.869 ;
; DPDT_SW[12] ; VGA_R[6]     ; 13.412 ; 13.998 ; 13.998 ; 13.412 ;
; DPDT_SW[12] ; VGA_R[7]     ; 13.390 ; 14.232 ; 14.232 ; 13.390 ;
; DPDT_SW[12] ; VGA_R[8]     ; 13.400 ; 13.984 ; 13.984 ; 13.400 ;
; DPDT_SW[12] ; VGA_R[9]     ; 13.365 ; 14.210 ; 14.210 ; 13.365 ;
; DPDT_SW[13] ; VGA_B[0]     ;        ; 24.631 ; 24.631 ;        ;
; DPDT_SW[13] ; VGA_B[1]     ;        ; 24.487 ; 24.487 ;        ;
; DPDT_SW[13] ; VGA_B[2]     ;        ; 24.146 ; 24.146 ;        ;
; DPDT_SW[13] ; VGA_B[3]     ;        ; 24.213 ; 24.213 ;        ;
; DPDT_SW[13] ; VGA_B[4]     ;        ; 24.328 ; 24.328 ;        ;
; DPDT_SW[13] ; VGA_B[5]     ;        ; 24.272 ; 24.272 ;        ;
; DPDT_SW[13] ; VGA_B[6]     ;        ; 23.843 ; 23.843 ;        ;
; DPDT_SW[13] ; VGA_B[7]     ;        ; 23.941 ; 23.941 ;        ;
; DPDT_SW[13] ; VGA_B[8]     ;        ; 24.265 ; 24.265 ;        ;
; DPDT_SW[13] ; VGA_B[9]     ;        ; 23.437 ; 23.437 ;        ;
; DPDT_SW[13] ; VGA_G[0]     ;        ; 25.023 ; 25.023 ;        ;
; DPDT_SW[13] ; VGA_G[1]     ;        ; 26.094 ; 26.094 ;        ;
; DPDT_SW[13] ; VGA_G[2]     ;        ; 25.469 ; 25.469 ;        ;
; DPDT_SW[13] ; VGA_G[3]     ;        ; 26.107 ; 26.107 ;        ;
; DPDT_SW[13] ; VGA_G[4]     ;        ; 25.867 ; 25.867 ;        ;
; DPDT_SW[13] ; VGA_G[5]     ;        ; 25.994 ; 25.994 ;        ;
; DPDT_SW[13] ; VGA_G[6]     ;        ; 24.540 ; 24.540 ;        ;
; DPDT_SW[13] ; VGA_G[7]     ;        ; 24.418 ; 24.418 ;        ;
; DPDT_SW[13] ; VGA_G[8]     ;        ; 24.565 ; 24.565 ;        ;
; DPDT_SW[13] ; VGA_G[9]     ;        ; 24.814 ; 24.814 ;        ;
; DPDT_SW[13] ; VGA_R[0]     ;        ; 25.750 ; 25.750 ;        ;
; DPDT_SW[13] ; VGA_R[1]     ;        ; 24.689 ; 24.689 ;        ;
; DPDT_SW[13] ; VGA_R[2]     ;        ; 25.518 ; 25.518 ;        ;
; DPDT_SW[13] ; VGA_R[3]     ;        ; 25.199 ; 25.199 ;        ;
; DPDT_SW[13] ; VGA_R[4]     ;        ; 24.487 ; 24.487 ;        ;
; DPDT_SW[13] ; VGA_R[5]     ;        ; 25.221 ; 25.221 ;        ;
; DPDT_SW[13] ; VGA_R[6]     ;        ; 25.052 ; 25.052 ;        ;
; DPDT_SW[13] ; VGA_R[7]     ;        ; 25.098 ; 25.098 ;        ;
; DPDT_SW[13] ; VGA_R[8]     ;        ; 25.046 ; 25.046 ;        ;
; DPDT_SW[13] ; VGA_R[9]     ;        ; 25.079 ; 25.079 ;        ;
; DPDT_SW[14] ; VGA_B[0]     ;        ; 23.238 ; 23.238 ;        ;
; DPDT_SW[14] ; VGA_B[1]     ;        ; 23.094 ; 23.094 ;        ;
; DPDT_SW[14] ; VGA_B[2]     ;        ; 22.753 ; 22.753 ;        ;
; DPDT_SW[14] ; VGA_B[3]     ;        ; 22.820 ; 22.820 ;        ;
; DPDT_SW[14] ; VGA_B[4]     ;        ; 22.935 ; 22.935 ;        ;
; DPDT_SW[14] ; VGA_B[5]     ;        ; 22.879 ; 22.879 ;        ;
; DPDT_SW[14] ; VGA_B[6]     ;        ; 22.450 ; 22.450 ;        ;
; DPDT_SW[14] ; VGA_B[7]     ;        ; 22.548 ; 22.548 ;        ;
; DPDT_SW[14] ; VGA_B[8]     ;        ; 22.872 ; 22.872 ;        ;
; DPDT_SW[14] ; VGA_B[9]     ;        ; 22.044 ; 22.044 ;        ;
; DPDT_SW[14] ; VGA_G[0]     ;        ; 23.630 ; 23.630 ;        ;
; DPDT_SW[14] ; VGA_G[1]     ;        ; 24.701 ; 24.701 ;        ;
; DPDT_SW[14] ; VGA_G[2]     ;        ; 24.076 ; 24.076 ;        ;
; DPDT_SW[14] ; VGA_G[3]     ;        ; 24.714 ; 24.714 ;        ;
; DPDT_SW[14] ; VGA_G[4]     ;        ; 24.474 ; 24.474 ;        ;
; DPDT_SW[14] ; VGA_G[5]     ;        ; 24.601 ; 24.601 ;        ;
; DPDT_SW[14] ; VGA_G[6]     ;        ; 23.147 ; 23.147 ;        ;
; DPDT_SW[14] ; VGA_G[7]     ;        ; 23.025 ; 23.025 ;        ;
; DPDT_SW[14] ; VGA_G[8]     ;        ; 23.172 ; 23.172 ;        ;
; DPDT_SW[14] ; VGA_G[9]     ;        ; 23.421 ; 23.421 ;        ;
; DPDT_SW[14] ; VGA_R[0]     ;        ; 24.357 ; 24.357 ;        ;
; DPDT_SW[14] ; VGA_R[1]     ;        ; 23.296 ; 23.296 ;        ;
; DPDT_SW[14] ; VGA_R[2]     ;        ; 24.125 ; 24.125 ;        ;
; DPDT_SW[14] ; VGA_R[3]     ;        ; 23.806 ; 23.806 ;        ;
; DPDT_SW[14] ; VGA_R[4]     ;        ; 23.094 ; 23.094 ;        ;
; DPDT_SW[14] ; VGA_R[5]     ;        ; 23.828 ; 23.828 ;        ;
; DPDT_SW[14] ; VGA_R[6]     ;        ; 23.659 ; 23.659 ;        ;
; DPDT_SW[14] ; VGA_R[7]     ;        ; 23.705 ; 23.705 ;        ;
; DPDT_SW[14] ; VGA_R[8]     ;        ; 23.653 ; 23.653 ;        ;
; DPDT_SW[14] ; VGA_R[9]     ;        ; 23.686 ; 23.686 ;        ;
; DPDT_SW[15] ; VGA_B[0]     ;        ; 20.998 ; 20.998 ;        ;
; DPDT_SW[15] ; VGA_B[1]     ;        ; 20.854 ; 20.854 ;        ;
; DPDT_SW[15] ; VGA_B[2]     ;        ; 20.513 ; 20.513 ;        ;
; DPDT_SW[15] ; VGA_B[3]     ;        ; 20.580 ; 20.580 ;        ;
; DPDT_SW[15] ; VGA_B[4]     ;        ; 20.695 ; 20.695 ;        ;
; DPDT_SW[15] ; VGA_B[5]     ;        ; 20.639 ; 20.639 ;        ;
; DPDT_SW[15] ; VGA_B[6]     ;        ; 20.210 ; 20.210 ;        ;
; DPDT_SW[15] ; VGA_B[7]     ;        ; 20.308 ; 20.308 ;        ;
; DPDT_SW[15] ; VGA_B[8]     ;        ; 20.632 ; 20.632 ;        ;
; DPDT_SW[15] ; VGA_B[9]     ;        ; 19.804 ; 19.804 ;        ;
; DPDT_SW[15] ; VGA_G[0]     ;        ; 21.619 ; 21.619 ;        ;
; DPDT_SW[15] ; VGA_G[1]     ;        ; 22.690 ; 22.690 ;        ;
; DPDT_SW[15] ; VGA_G[2]     ;        ; 22.065 ; 22.065 ;        ;
; DPDT_SW[15] ; VGA_G[3]     ;        ; 22.703 ; 22.703 ;        ;
; DPDT_SW[15] ; VGA_G[4]     ;        ; 22.463 ; 22.463 ;        ;
; DPDT_SW[15] ; VGA_G[5]     ;        ; 22.590 ; 22.590 ;        ;
; DPDT_SW[15] ; VGA_G[6]     ;        ; 21.136 ; 21.136 ;        ;
; DPDT_SW[15] ; VGA_G[7]     ;        ; 21.014 ; 21.014 ;        ;
; DPDT_SW[15] ; VGA_G[8]     ;        ; 21.161 ; 21.161 ;        ;
; DPDT_SW[15] ; VGA_G[9]     ;        ; 21.410 ; 21.410 ;        ;
; DPDT_SW[15] ; VGA_R[0]     ;        ; 22.346 ; 22.346 ;        ;
; DPDT_SW[15] ; VGA_R[1]     ;        ; 21.285 ; 21.285 ;        ;
; DPDT_SW[15] ; VGA_R[2]     ;        ; 22.114 ; 22.114 ;        ;
; DPDT_SW[15] ; VGA_R[3]     ;        ; 21.795 ; 21.795 ;        ;
; DPDT_SW[15] ; VGA_R[4]     ;        ; 21.083 ; 21.083 ;        ;
; DPDT_SW[15] ; VGA_R[5]     ;        ; 21.817 ; 21.817 ;        ;
; DPDT_SW[15] ; VGA_R[6]     ;        ; 21.648 ; 21.648 ;        ;
; DPDT_SW[15] ; VGA_R[7]     ;        ; 21.694 ; 21.694 ;        ;
; DPDT_SW[15] ; VGA_R[8]     ;        ; 21.642 ; 21.642 ;        ;
; DPDT_SW[15] ; VGA_R[9]     ;        ; 21.675 ; 21.675 ;        ;
; DPDT_SW[16] ; VGA_B[0]     ;        ; 20.805 ; 20.805 ;        ;
; DPDT_SW[16] ; VGA_B[1]     ;        ; 20.661 ; 20.661 ;        ;
; DPDT_SW[16] ; VGA_B[2]     ;        ; 20.320 ; 20.320 ;        ;
; DPDT_SW[16] ; VGA_B[3]     ;        ; 20.387 ; 20.387 ;        ;
; DPDT_SW[16] ; VGA_B[4]     ;        ; 20.502 ; 20.502 ;        ;
; DPDT_SW[16] ; VGA_B[5]     ;        ; 20.446 ; 20.446 ;        ;
; DPDT_SW[16] ; VGA_B[6]     ;        ; 20.017 ; 20.017 ;        ;
; DPDT_SW[16] ; VGA_B[7]     ;        ; 20.115 ; 20.115 ;        ;
; DPDT_SW[16] ; VGA_B[8]     ;        ; 20.439 ; 20.439 ;        ;
; DPDT_SW[16] ; VGA_B[9]     ;        ; 19.611 ; 19.611 ;        ;
; DPDT_SW[16] ; VGA_G[0]     ;        ; 21.456 ; 21.456 ;        ;
; DPDT_SW[16] ; VGA_G[1]     ;        ; 22.527 ; 22.527 ;        ;
; DPDT_SW[16] ; VGA_G[2]     ;        ; 21.902 ; 21.902 ;        ;
; DPDT_SW[16] ; VGA_G[3]     ;        ; 22.540 ; 22.540 ;        ;
; DPDT_SW[16] ; VGA_G[4]     ;        ; 22.300 ; 22.300 ;        ;
; DPDT_SW[16] ; VGA_G[5]     ;        ; 22.427 ; 22.427 ;        ;
; DPDT_SW[16] ; VGA_G[6]     ;        ; 20.973 ; 20.973 ;        ;
; DPDT_SW[16] ; VGA_G[7]     ;        ; 20.851 ; 20.851 ;        ;
; DPDT_SW[16] ; VGA_G[8]     ;        ; 20.998 ; 20.998 ;        ;
; DPDT_SW[16] ; VGA_G[9]     ;        ; 21.247 ; 21.247 ;        ;
; DPDT_SW[16] ; VGA_R[0]     ;        ; 22.183 ; 22.183 ;        ;
; DPDT_SW[16] ; VGA_R[1]     ;        ; 21.122 ; 21.122 ;        ;
; DPDT_SW[16] ; VGA_R[2]     ;        ; 21.951 ; 21.951 ;        ;
; DPDT_SW[16] ; VGA_R[3]     ;        ; 21.632 ; 21.632 ;        ;
; DPDT_SW[16] ; VGA_R[4]     ;        ; 20.920 ; 20.920 ;        ;
; DPDT_SW[16] ; VGA_R[5]     ;        ; 21.654 ; 21.654 ;        ;
; DPDT_SW[16] ; VGA_R[6]     ;        ; 21.485 ; 21.485 ;        ;
; DPDT_SW[16] ; VGA_R[7]     ;        ; 21.531 ; 21.531 ;        ;
; DPDT_SW[16] ; VGA_R[8]     ;        ; 21.479 ; 21.479 ;        ;
; DPDT_SW[16] ; VGA_R[9]     ;        ; 21.512 ; 21.512 ;        ;
; DPDT_SW[17] ; VGA_B[0]     ;        ; 19.519 ; 19.519 ;        ;
; DPDT_SW[17] ; VGA_B[1]     ;        ; 19.375 ; 19.375 ;        ;
; DPDT_SW[17] ; VGA_B[2]     ;        ; 19.034 ; 19.034 ;        ;
; DPDT_SW[17] ; VGA_B[3]     ;        ; 19.101 ; 19.101 ;        ;
; DPDT_SW[17] ; VGA_B[4]     ;        ; 19.216 ; 19.216 ;        ;
; DPDT_SW[17] ; VGA_B[5]     ;        ; 19.160 ; 19.160 ;        ;
; DPDT_SW[17] ; VGA_B[6]     ;        ; 18.731 ; 18.731 ;        ;
; DPDT_SW[17] ; VGA_B[7]     ;        ; 18.829 ; 18.829 ;        ;
; DPDT_SW[17] ; VGA_B[8]     ;        ; 19.153 ; 19.153 ;        ;
; DPDT_SW[17] ; VGA_B[9]     ;        ; 18.325 ; 18.325 ;        ;
; DPDT_SW[17] ; VGA_G[0]     ;        ; 20.556 ; 20.556 ;        ;
; DPDT_SW[17] ; VGA_G[1]     ;        ; 21.627 ; 21.627 ;        ;
; DPDT_SW[17] ; VGA_G[2]     ;        ; 21.002 ; 21.002 ;        ;
; DPDT_SW[17] ; VGA_G[3]     ;        ; 21.640 ; 21.640 ;        ;
; DPDT_SW[17] ; VGA_G[4]     ;        ; 21.400 ; 21.400 ;        ;
; DPDT_SW[17] ; VGA_G[5]     ;        ; 21.527 ; 21.527 ;        ;
; DPDT_SW[17] ; VGA_G[6]     ;        ; 20.073 ; 20.073 ;        ;
; DPDT_SW[17] ; VGA_G[7]     ;        ; 19.951 ; 19.951 ;        ;
; DPDT_SW[17] ; VGA_G[8]     ;        ; 20.098 ; 20.098 ;        ;
; DPDT_SW[17] ; VGA_G[9]     ;        ; 20.347 ; 20.347 ;        ;
; DPDT_SW[17] ; VGA_R[0]     ;        ; 21.283 ; 21.283 ;        ;
; DPDT_SW[17] ; VGA_R[1]     ;        ; 20.222 ; 20.222 ;        ;
; DPDT_SW[17] ; VGA_R[2]     ;        ; 21.051 ; 21.051 ;        ;
; DPDT_SW[17] ; VGA_R[3]     ;        ; 20.732 ; 20.732 ;        ;
; DPDT_SW[17] ; VGA_R[4]     ;        ; 20.020 ; 20.020 ;        ;
; DPDT_SW[17] ; VGA_R[5]     ;        ; 20.754 ; 20.754 ;        ;
; DPDT_SW[17] ; VGA_R[6]     ;        ; 20.585 ; 20.585 ;        ;
; DPDT_SW[17] ; VGA_R[7]     ;        ; 20.631 ; 20.631 ;        ;
; DPDT_SW[17] ; VGA_R[8]     ;        ; 20.579 ; 20.579 ;        ;
; DPDT_SW[17] ; VGA_R[9]     ;        ; 20.612 ; 20.612 ;        ;
; KEY[0]      ; LED_GREEN[0] ;        ; 12.445 ; 12.445 ;        ;
; KEY[0]      ; LED_GREEN[1] ;        ; 12.445 ; 12.445 ;        ;
; KEY[1]      ; LED_GREEN[2] ;        ; 11.357 ; 11.357 ;        ;
; KEY[1]      ; LED_GREEN[3] ;        ; 11.357 ; 11.357 ;        ;
; KEY[2]      ; LED_GREEN[4] ;        ; 10.886 ; 10.886 ;        ;
; KEY[2]      ; LED_GREEN[5] ;        ; 10.876 ; 10.876 ;        ;
; KEY[3]      ; LED_GREEN[6] ;        ; 10.357 ; 10.357 ;        ;
; KEY[3]      ; LED_GREEN[7] ;        ; 10.307 ; 10.307 ;        ;
+-------------+--------------+--------+--------+--------+--------+


+----------------------------------------------------------------+
; Minimum Propagation Delay                                      ;
+-------------+--------------+--------+--------+--------+--------+
; Input Port  ; Output Port  ; RR     ; RF     ; FR     ; FF     ;
+-------------+--------------+--------+--------+--------+--------+
; DPDT_SW[0]  ; GPIO_0[26]   ;        ; 5.568  ; 5.568  ;        ;
; DPDT_SW[0]  ; GPIO_0[30]   ;        ; 5.525  ; 5.525  ;        ;
; DPDT_SW[0]  ; GPIO_0[34]   ; 5.097  ;        ;        ; 5.097  ;
; DPDT_SW[1]  ; GPIO_0[32]   ; 5.131  ;        ;        ; 5.131  ;
; DPDT_SW[2]  ; VGA_B[0]     ; 11.826 ; 13.078 ; 13.078 ; 11.826 ;
; DPDT_SW[2]  ; VGA_B[1]     ; 11.685 ; 12.934 ; 12.934 ; 11.685 ;
; DPDT_SW[2]  ; VGA_B[2]     ; 11.767 ; 12.593 ; 12.593 ; 11.767 ;
; DPDT_SW[2]  ; VGA_B[3]     ; 11.412 ; 12.660 ; 12.660 ; 11.412 ;
; DPDT_SW[2]  ; VGA_B[4]     ; 11.525 ; 12.775 ; 12.775 ; 11.525 ;
; DPDT_SW[2]  ; VGA_B[5]     ; 11.881 ; 12.719 ; 12.719 ; 11.881 ;
; DPDT_SW[2]  ; VGA_B[6]     ; 11.450 ; 12.290 ; 12.290 ; 11.450 ;
; DPDT_SW[2]  ; VGA_B[7]     ; 11.552 ; 12.388 ; 12.388 ; 11.552 ;
; DPDT_SW[2]  ; VGA_B[8]     ; 11.446 ; 12.712 ; 12.712 ; 11.446 ;
; DPDT_SW[2]  ; VGA_B[9]     ; 10.843 ; 11.884 ; 11.884 ; 10.843 ;
; DPDT_SW[2]  ; VGA_G[0]     ; 11.337 ; 13.093 ; 13.093 ; 11.337 ;
; DPDT_SW[2]  ; VGA_G[1]     ; 11.803 ; 14.164 ; 14.164 ; 11.803 ;
; DPDT_SW[2]  ; VGA_G[2]     ; 11.436 ; 13.539 ; 13.539 ; 11.436 ;
; DPDT_SW[2]  ; VGA_G[3]     ; 12.075 ; 14.177 ; 14.177 ; 12.075 ;
; DPDT_SW[2]  ; VGA_G[4]     ; 12.188 ; 13.937 ; 13.937 ; 12.188 ;
; DPDT_SW[2]  ; VGA_G[5]     ; 11.702 ; 14.064 ; 14.064 ; 11.702 ;
; DPDT_SW[2]  ; VGA_G[6]     ; 11.584 ; 12.610 ; 12.610 ; 11.584 ;
; DPDT_SW[2]  ; VGA_G[7]     ; 11.462 ; 12.488 ; 12.488 ; 11.462 ;
; DPDT_SW[2]  ; VGA_G[8]     ; 11.604 ; 12.635 ; 12.635 ; 11.604 ;
; DPDT_SW[2]  ; VGA_G[9]     ; 11.549 ; 12.884 ; 12.884 ; 11.549 ;
; DPDT_SW[2]  ; VGA_R[0]     ; 12.232 ; 14.600 ; 14.600 ; 12.232 ;
; DPDT_SW[2]  ; VGA_R[1]     ; 11.727 ; 13.539 ; 13.539 ; 11.727 ;
; DPDT_SW[2]  ; VGA_R[2]     ; 12.081 ; 14.368 ; 14.368 ; 12.081 ;
; DPDT_SW[2]  ; VGA_R[3]     ; 12.238 ; 14.049 ; 14.049 ; 12.238 ;
; DPDT_SW[2]  ; VGA_R[4]     ; 11.016 ; 13.337 ; 13.337 ; 11.016 ;
; DPDT_SW[2]  ; VGA_R[5]     ; 11.750 ; 14.071 ; 14.071 ; 11.750 ;
; DPDT_SW[2]  ; VGA_R[6]     ; 11.618 ; 13.902 ; 13.902 ; 11.618 ;
; DPDT_SW[2]  ; VGA_R[7]     ; 11.664 ; 13.948 ; 13.948 ; 11.664 ;
; DPDT_SW[2]  ; VGA_R[8]     ; 11.611 ; 13.896 ; 13.896 ; 11.611 ;
; DPDT_SW[2]  ; VGA_R[9]     ; 11.645 ; 13.929 ; 13.929 ; 11.645 ;
; DPDT_SW[3]  ; VGA_B[0]     ; 13.781 ; 13.781 ; 13.781 ; 13.781 ;
; DPDT_SW[3]  ; VGA_B[1]     ; 13.637 ; 13.637 ; 13.637 ; 13.637 ;
; DPDT_SW[3]  ; VGA_B[2]     ; 13.296 ; 13.296 ; 13.296 ; 13.296 ;
; DPDT_SW[3]  ; VGA_B[3]     ; 13.363 ; 13.363 ; 13.363 ; 13.363 ;
; DPDT_SW[3]  ; VGA_B[4]     ; 13.478 ; 13.478 ; 13.478 ; 13.478 ;
; DPDT_SW[3]  ; VGA_B[5]     ; 13.422 ; 13.422 ; 13.422 ; 13.422 ;
; DPDT_SW[3]  ; VGA_B[6]     ; 12.993 ; 12.993 ; 12.993 ; 12.993 ;
; DPDT_SW[3]  ; VGA_B[7]     ; 13.091 ; 13.091 ; 13.091 ; 13.091 ;
; DPDT_SW[3]  ; VGA_B[8]     ; 13.415 ; 13.415 ; 13.415 ; 13.415 ;
; DPDT_SW[3]  ; VGA_B[9]     ; 12.587 ; 12.587 ; 12.587 ; 12.587 ;
; DPDT_SW[3]  ; VGA_G[0]     ; 12.875 ; 12.875 ; 12.875 ; 12.875 ;
; DPDT_SW[3]  ; VGA_G[1]     ; 13.946 ; 13.946 ; 13.946 ; 13.946 ;
; DPDT_SW[3]  ; VGA_G[2]     ; 13.321 ; 13.321 ; 13.321 ; 13.321 ;
; DPDT_SW[3]  ; VGA_G[3]     ; 13.959 ; 13.959 ; 13.959 ; 13.959 ;
; DPDT_SW[3]  ; VGA_G[4]     ; 13.719 ; 13.719 ; 13.719 ; 13.719 ;
; DPDT_SW[3]  ; VGA_G[5]     ; 13.846 ; 13.846 ; 13.846 ; 13.846 ;
; DPDT_SW[3]  ; VGA_G[6]     ; 12.392 ; 12.392 ; 12.392 ; 12.392 ;
; DPDT_SW[3]  ; VGA_G[7]     ; 12.270 ; 12.270 ; 12.270 ; 12.270 ;
; DPDT_SW[3]  ; VGA_G[8]     ; 12.417 ; 12.417 ; 12.417 ; 12.417 ;
; DPDT_SW[3]  ; VGA_G[9]     ; 12.666 ; 12.666 ; 12.666 ; 12.666 ;
; DPDT_SW[3]  ; VGA_R[0]     ; 14.598 ; 14.598 ; 14.598 ; 14.598 ;
; DPDT_SW[3]  ; VGA_R[1]     ; 13.537 ; 13.537 ; 13.537 ; 13.537 ;
; DPDT_SW[3]  ; VGA_R[2]     ; 14.366 ; 14.366 ; 14.366 ; 14.366 ;
; DPDT_SW[3]  ; VGA_R[3]     ; 14.047 ; 14.047 ; 14.047 ; 14.047 ;
; DPDT_SW[3]  ; VGA_R[4]     ; 13.335 ; 13.335 ; 13.335 ; 13.335 ;
; DPDT_SW[3]  ; VGA_R[5]     ; 14.069 ; 14.069 ; 14.069 ; 14.069 ;
; DPDT_SW[3]  ; VGA_R[6]     ; 13.900 ; 13.900 ; 13.900 ; 13.900 ;
; DPDT_SW[3]  ; VGA_R[7]     ; 13.946 ; 13.946 ; 13.946 ; 13.946 ;
; DPDT_SW[3]  ; VGA_R[8]     ; 13.894 ; 13.894 ; 13.894 ; 13.894 ;
; DPDT_SW[3]  ; VGA_R[9]     ; 13.927 ; 13.927 ; 13.927 ; 13.927 ;
; DPDT_SW[4]  ; VGA_B[0]     ; 11.869 ; 11.869 ; 11.869 ; 11.869 ;
; DPDT_SW[4]  ; VGA_B[1]     ; 11.725 ; 11.725 ; 11.725 ; 11.725 ;
; DPDT_SW[4]  ; VGA_B[2]     ; 11.384 ; 11.384 ; 11.384 ; 11.384 ;
; DPDT_SW[4]  ; VGA_B[3]     ; 11.451 ; 11.451 ; 11.451 ; 11.451 ;
; DPDT_SW[4]  ; VGA_B[4]     ; 11.566 ; 11.566 ; 11.566 ; 11.566 ;
; DPDT_SW[4]  ; VGA_B[5]     ; 11.510 ; 11.510 ; 11.510 ; 11.510 ;
; DPDT_SW[4]  ; VGA_B[6]     ; 11.081 ; 11.081 ; 11.081 ; 11.081 ;
; DPDT_SW[4]  ; VGA_B[7]     ; 11.179 ; 11.179 ; 11.179 ; 11.179 ;
; DPDT_SW[4]  ; VGA_B[8]     ; 11.503 ; 11.503 ; 11.503 ; 11.503 ;
; DPDT_SW[4]  ; VGA_B[9]     ; 10.675 ; 10.675 ; 10.675 ; 10.675 ;
; DPDT_SW[4]  ; VGA_G[0]     ; 13.657 ; 13.657 ; 13.657 ; 13.657 ;
; DPDT_SW[4]  ; VGA_G[1]     ; 14.728 ; 14.728 ; 14.728 ; 14.728 ;
; DPDT_SW[4]  ; VGA_G[2]     ; 14.103 ; 14.103 ; 14.103 ; 14.103 ;
; DPDT_SW[4]  ; VGA_G[3]     ; 14.741 ; 14.741 ; 14.741 ; 14.741 ;
; DPDT_SW[4]  ; VGA_G[4]     ; 14.501 ; 14.501 ; 14.501 ; 14.501 ;
; DPDT_SW[4]  ; VGA_G[5]     ; 14.628 ; 14.628 ; 14.628 ; 14.628 ;
; DPDT_SW[4]  ; VGA_G[6]     ; 13.174 ; 13.174 ; 13.174 ; 13.174 ;
; DPDT_SW[4]  ; VGA_G[7]     ; 13.052 ; 13.052 ; 13.052 ; 13.052 ;
; DPDT_SW[4]  ; VGA_G[8]     ; 13.199 ; 13.199 ; 13.199 ; 13.199 ;
; DPDT_SW[4]  ; VGA_G[9]     ; 13.448 ; 13.448 ; 13.448 ; 13.448 ;
; DPDT_SW[4]  ; VGA_R[0]     ; 14.368 ; 14.368 ; 14.368 ; 14.368 ;
; DPDT_SW[4]  ; VGA_R[1]     ; 13.307 ; 13.307 ; 13.307 ; 13.307 ;
; DPDT_SW[4]  ; VGA_R[2]     ; 14.136 ; 14.136 ; 14.136 ; 14.136 ;
; DPDT_SW[4]  ; VGA_R[3]     ; 13.817 ; 13.817 ; 13.817 ; 13.817 ;
; DPDT_SW[4]  ; VGA_R[4]     ; 13.105 ; 13.105 ; 13.105 ; 13.105 ;
; DPDT_SW[4]  ; VGA_R[5]     ; 13.839 ; 13.839 ; 13.839 ; 13.839 ;
; DPDT_SW[4]  ; VGA_R[6]     ; 13.670 ; 13.670 ; 13.670 ; 13.670 ;
; DPDT_SW[4]  ; VGA_R[7]     ; 13.716 ; 13.716 ; 13.716 ; 13.716 ;
; DPDT_SW[4]  ; VGA_R[8]     ; 13.664 ; 13.664 ; 13.664 ; 13.664 ;
; DPDT_SW[4]  ; VGA_R[9]     ; 13.697 ; 13.697 ; 13.697 ; 13.697 ;
; DPDT_SW[7]  ; VGA_B[0]     ; 8.902  ;        ;        ; 8.902  ;
; DPDT_SW[7]  ; VGA_B[1]     ; 9.007  ;        ;        ; 9.007  ;
; DPDT_SW[7]  ; VGA_B[2]     ; 7.560  ;        ;        ; 7.560  ;
; DPDT_SW[7]  ; VGA_B[3]     ; 8.479  ;        ;        ; 8.479  ;
; DPDT_SW[7]  ; VGA_B[4]     ; 8.592  ;        ;        ; 8.592  ;
; DPDT_SW[7]  ; VGA_B[5]     ; 7.589  ;        ;        ; 7.589  ;
; DPDT_SW[7]  ; VGA_B[6]     ; 8.535  ;        ;        ; 8.535  ;
; DPDT_SW[7]  ; VGA_B[7]     ; 8.275  ;        ;        ; 8.275  ;
; DPDT_SW[7]  ; VGA_B[8]     ; 8.533  ;        ;        ; 8.533  ;
; DPDT_SW[7]  ; VGA_B[9]     ; 7.549  ;        ;        ; 7.549  ;
; DPDT_SW[7]  ; VGA_G[0]     ; 8.208  ;        ;        ; 8.208  ;
; DPDT_SW[7]  ; VGA_G[1]     ; 8.333  ;        ;        ; 8.333  ;
; DPDT_SW[7]  ; VGA_G[2]     ; 8.285  ;        ;        ; 8.285  ;
; DPDT_SW[7]  ; VGA_G[3]     ; 8.305  ;        ;        ; 8.305  ;
; DPDT_SW[7]  ; VGA_G[4]     ; 8.405  ;        ;        ; 8.405  ;
; DPDT_SW[7]  ; VGA_G[5]     ; 8.315  ;        ;        ; 8.315  ;
; DPDT_SW[7]  ; VGA_G[6]     ; 7.912  ;        ;        ; 7.912  ;
; DPDT_SW[7]  ; VGA_G[7]     ; 7.939  ;        ;        ; 7.939  ;
; DPDT_SW[7]  ; VGA_G[8]     ; 7.926  ;        ;        ; 7.926  ;
; DPDT_SW[7]  ; VGA_G[9]     ; 7.932  ;        ;        ; 7.932  ;
; DPDT_SW[7]  ; VGA_R[0]     ; 12.156 ;        ;        ; 12.156 ;
; DPDT_SW[7]  ; VGA_R[1]     ; 11.451 ;        ;        ; 11.451 ;
; DPDT_SW[7]  ; VGA_R[2]     ; 11.989 ;        ;        ; 11.989 ;
; DPDT_SW[7]  ; VGA_R[3]     ; 11.900 ;        ;        ; 11.900 ;
; DPDT_SW[7]  ; VGA_R[4]     ; 11.185 ;        ;        ; 11.185 ;
; DPDT_SW[7]  ; VGA_R[5]     ; 11.925 ;        ;        ; 11.925 ;
; DPDT_SW[7]  ; VGA_R[6]     ; 11.467 ;        ;        ; 11.467 ;
; DPDT_SW[7]  ; VGA_R[7]     ; 11.547 ;        ;        ; 11.547 ;
; DPDT_SW[7]  ; VGA_R[8]     ; 11.453 ;        ;        ; 11.453 ;
; DPDT_SW[7]  ; VGA_R[9]     ; 11.526 ;        ;        ; 11.526 ;
; DPDT_SW[8]  ; VGA_B[0]     ; 12.419 ;        ;        ; 12.419 ;
; DPDT_SW[8]  ; VGA_B[1]     ; 12.785 ;        ;        ; 12.785 ;
; DPDT_SW[8]  ; VGA_B[2]     ; 12.066 ;        ;        ; 12.066 ;
; DPDT_SW[8]  ; VGA_B[3]     ; 12.009 ;        ;        ; 12.009 ;
; DPDT_SW[8]  ; VGA_B[4]     ; 12.107 ;        ;        ; 12.107 ;
; DPDT_SW[8]  ; VGA_B[5]     ; 12.095 ;        ;        ; 12.095 ;
; DPDT_SW[8]  ; VGA_B[6]     ; 12.060 ;        ;        ; 12.060 ;
; DPDT_SW[8]  ; VGA_B[7]     ; 12.360 ;        ;        ; 12.360 ;
; DPDT_SW[8]  ; VGA_B[8]     ; 12.046 ;        ;        ; 12.046 ;
; DPDT_SW[8]  ; VGA_B[9]     ; 12.045 ;        ;        ; 12.045 ;
; DPDT_SW[8]  ; VGA_G[0]     ;        ; 12.696 ; 12.696 ;        ;
; DPDT_SW[8]  ; VGA_G[1]     ;        ; 12.840 ; 12.840 ;        ;
; DPDT_SW[8]  ; VGA_G[2]     ;        ; 12.766 ; 12.766 ;        ;
; DPDT_SW[8]  ; VGA_G[3]     ;        ; 12.793 ; 12.793 ;        ;
; DPDT_SW[8]  ; VGA_G[4]     ;        ; 12.912 ; 12.912 ;        ;
; DPDT_SW[8]  ; VGA_G[5]     ;        ; 12.808 ; 12.808 ;        ;
; DPDT_SW[8]  ; VGA_G[6]     ;        ; 12.405 ; 12.405 ;        ;
; DPDT_SW[8]  ; VGA_G[7]     ;        ; 12.441 ; 12.441 ;        ;
; DPDT_SW[8]  ; VGA_G[8]     ;        ; 12.433 ; 12.433 ;        ;
; DPDT_SW[8]  ; VGA_G[9]     ;        ; 12.439 ; 12.439 ;        ;
; DPDT_SW[8]  ; VGA_R[0]     ;        ; 13.585 ; 13.585 ;        ;
; DPDT_SW[8]  ; VGA_R[1]     ;        ; 12.767 ; 12.767 ;        ;
; DPDT_SW[8]  ; VGA_R[2]     ;        ; 13.289 ; 13.289 ;        ;
; DPDT_SW[8]  ; VGA_R[3]     ;        ; 13.338 ; 13.338 ;        ;
; DPDT_SW[8]  ; VGA_R[4]     ;        ; 12.621 ; 12.621 ;        ;
; DPDT_SW[8]  ; VGA_R[5]     ;        ; 13.347 ; 13.347 ;        ;
; DPDT_SW[8]  ; VGA_R[6]     ;        ; 12.890 ; 12.890 ;        ;
; DPDT_SW[8]  ; VGA_R[7]     ;        ; 12.868 ; 12.868 ;        ;
; DPDT_SW[8]  ; VGA_R[8]     ;        ; 12.878 ; 12.878 ;        ;
; DPDT_SW[8]  ; VGA_R[9]     ;        ; 12.843 ; 12.843 ;        ;
; DPDT_SW[9]  ; VGA_B[0]     ; 12.545 ;        ;        ; 12.545 ;
; DPDT_SW[9]  ; VGA_B[1]     ; 12.911 ;        ;        ; 12.911 ;
; DPDT_SW[9]  ; VGA_B[2]     ; 12.192 ;        ;        ; 12.192 ;
; DPDT_SW[9]  ; VGA_B[3]     ; 12.135 ;        ;        ; 12.135 ;
; DPDT_SW[9]  ; VGA_B[4]     ; 12.233 ;        ;        ; 12.233 ;
; DPDT_SW[9]  ; VGA_B[5]     ; 12.221 ;        ;        ; 12.221 ;
; DPDT_SW[9]  ; VGA_B[6]     ; 12.186 ;        ;        ; 12.186 ;
; DPDT_SW[9]  ; VGA_B[7]     ; 12.486 ;        ;        ; 12.486 ;
; DPDT_SW[9]  ; VGA_B[8]     ; 12.172 ;        ;        ; 12.172 ;
; DPDT_SW[9]  ; VGA_B[9]     ; 12.171 ;        ;        ; 12.171 ;
; DPDT_SW[9]  ; VGA_G[0]     ;        ; 12.822 ; 12.822 ;        ;
; DPDT_SW[9]  ; VGA_G[1]     ;        ; 12.966 ; 12.966 ;        ;
; DPDT_SW[9]  ; VGA_G[2]     ;        ; 12.892 ; 12.892 ;        ;
; DPDT_SW[9]  ; VGA_G[3]     ;        ; 12.919 ; 12.919 ;        ;
; DPDT_SW[9]  ; VGA_G[4]     ;        ; 13.038 ; 13.038 ;        ;
; DPDT_SW[9]  ; VGA_G[5]     ;        ; 12.934 ; 12.934 ;        ;
; DPDT_SW[9]  ; VGA_G[6]     ;        ; 12.531 ; 12.531 ;        ;
; DPDT_SW[9]  ; VGA_G[7]     ;        ; 12.567 ; 12.567 ;        ;
; DPDT_SW[9]  ; VGA_G[8]     ;        ; 12.559 ; 12.559 ;        ;
; DPDT_SW[9]  ; VGA_G[9]     ;        ; 12.565 ; 12.565 ;        ;
; DPDT_SW[9]  ; VGA_R[0]     ;        ; 13.711 ; 13.711 ;        ;
; DPDT_SW[9]  ; VGA_R[1]     ;        ; 12.893 ; 12.893 ;        ;
; DPDT_SW[9]  ; VGA_R[2]     ;        ; 13.415 ; 13.415 ;        ;
; DPDT_SW[9]  ; VGA_R[3]     ;        ; 13.464 ; 13.464 ;        ;
; DPDT_SW[9]  ; VGA_R[4]     ;        ; 12.747 ; 12.747 ;        ;
; DPDT_SW[9]  ; VGA_R[5]     ;        ; 13.473 ; 13.473 ;        ;
; DPDT_SW[9]  ; VGA_R[6]     ;        ; 13.016 ; 13.016 ;        ;
; DPDT_SW[9]  ; VGA_R[7]     ;        ; 12.994 ; 12.994 ;        ;
; DPDT_SW[9]  ; VGA_R[8]     ;        ; 13.004 ; 13.004 ;        ;
; DPDT_SW[9]  ; VGA_R[9]     ;        ; 12.969 ; 12.969 ;        ;
; DPDT_SW[10] ; VGA_B[0]     ; 12.610 ;        ;        ; 12.610 ;
; DPDT_SW[10] ; VGA_B[1]     ; 12.976 ;        ;        ; 12.976 ;
; DPDT_SW[10] ; VGA_B[2]     ; 12.257 ;        ;        ; 12.257 ;
; DPDT_SW[10] ; VGA_B[3]     ; 12.200 ;        ;        ; 12.200 ;
; DPDT_SW[10] ; VGA_B[4]     ; 12.298 ;        ;        ; 12.298 ;
; DPDT_SW[10] ; VGA_B[5]     ; 12.286 ;        ;        ; 12.286 ;
; DPDT_SW[10] ; VGA_B[6]     ; 12.251 ;        ;        ; 12.251 ;
; DPDT_SW[10] ; VGA_B[7]     ; 12.551 ;        ;        ; 12.551 ;
; DPDT_SW[10] ; VGA_B[8]     ; 12.237 ;        ;        ; 12.237 ;
; DPDT_SW[10] ; VGA_B[9]     ; 12.236 ;        ;        ; 12.236 ;
; DPDT_SW[10] ; VGA_G[0]     ;        ; 12.887 ; 12.887 ;        ;
; DPDT_SW[10] ; VGA_G[1]     ;        ; 13.031 ; 13.031 ;        ;
; DPDT_SW[10] ; VGA_G[2]     ;        ; 12.957 ; 12.957 ;        ;
; DPDT_SW[10] ; VGA_G[3]     ;        ; 12.984 ; 12.984 ;        ;
; DPDT_SW[10] ; VGA_G[4]     ;        ; 13.103 ; 13.103 ;        ;
; DPDT_SW[10] ; VGA_G[5]     ;        ; 12.999 ; 12.999 ;        ;
; DPDT_SW[10] ; VGA_G[6]     ;        ; 12.596 ; 12.596 ;        ;
; DPDT_SW[10] ; VGA_G[7]     ;        ; 12.632 ; 12.632 ;        ;
; DPDT_SW[10] ; VGA_G[8]     ;        ; 12.624 ; 12.624 ;        ;
; DPDT_SW[10] ; VGA_G[9]     ;        ; 12.630 ; 12.630 ;        ;
; DPDT_SW[10] ; VGA_R[0]     ;        ; 13.776 ; 13.776 ;        ;
; DPDT_SW[10] ; VGA_R[1]     ;        ; 12.958 ; 12.958 ;        ;
; DPDT_SW[10] ; VGA_R[2]     ;        ; 13.480 ; 13.480 ;        ;
; DPDT_SW[10] ; VGA_R[3]     ;        ; 13.529 ; 13.529 ;        ;
; DPDT_SW[10] ; VGA_R[4]     ;        ; 12.812 ; 12.812 ;        ;
; DPDT_SW[10] ; VGA_R[5]     ;        ; 13.538 ; 13.538 ;        ;
; DPDT_SW[10] ; VGA_R[6]     ;        ; 13.081 ; 13.081 ;        ;
; DPDT_SW[10] ; VGA_R[7]     ;        ; 13.059 ; 13.059 ;        ;
; DPDT_SW[10] ; VGA_R[8]     ;        ; 13.069 ; 13.069 ;        ;
; DPDT_SW[10] ; VGA_R[9]     ;        ; 13.034 ; 13.034 ;        ;
; DPDT_SW[11] ; VGA_B[0]     ; 12.568 ; 12.568 ; 12.568 ; 12.568 ;
; DPDT_SW[11] ; VGA_B[1]     ; 12.934 ; 12.934 ; 12.934 ; 12.934 ;
; DPDT_SW[11] ; VGA_B[2]     ; 12.215 ; 12.215 ; 12.215 ; 12.215 ;
; DPDT_SW[11] ; VGA_B[3]     ; 12.158 ; 12.158 ; 12.158 ; 12.158 ;
; DPDT_SW[11] ; VGA_B[4]     ; 12.256 ; 12.256 ; 12.256 ; 12.256 ;
; DPDT_SW[11] ; VGA_B[5]     ; 12.244 ; 12.244 ; 12.244 ; 12.244 ;
; DPDT_SW[11] ; VGA_B[6]     ; 12.209 ; 12.209 ; 12.209 ; 12.209 ;
; DPDT_SW[11] ; VGA_B[7]     ; 12.509 ; 12.509 ; 12.509 ; 12.509 ;
; DPDT_SW[11] ; VGA_B[8]     ; 12.195 ; 12.195 ; 12.195 ; 12.195 ;
; DPDT_SW[11] ; VGA_B[9]     ; 12.194 ; 12.194 ; 12.194 ; 12.194 ;
; DPDT_SW[11] ; VGA_G[0]     ; 12.845 ; 12.845 ; 12.845 ; 12.845 ;
; DPDT_SW[11] ; VGA_G[1]     ; 12.989 ; 12.989 ; 12.989 ; 12.989 ;
; DPDT_SW[11] ; VGA_G[2]     ; 12.915 ; 12.915 ; 12.915 ; 12.915 ;
; DPDT_SW[11] ; VGA_G[3]     ; 12.942 ; 12.942 ; 12.942 ; 12.942 ;
; DPDT_SW[11] ; VGA_G[4]     ; 13.061 ; 13.061 ; 13.061 ; 13.061 ;
; DPDT_SW[11] ; VGA_G[5]     ; 12.957 ; 12.957 ; 12.957 ; 12.957 ;
; DPDT_SW[11] ; VGA_G[6]     ; 12.554 ; 12.554 ; 12.554 ; 12.554 ;
; DPDT_SW[11] ; VGA_G[7]     ; 12.590 ; 12.590 ; 12.590 ; 12.590 ;
; DPDT_SW[11] ; VGA_G[8]     ; 12.582 ; 12.582 ; 12.582 ; 12.582 ;
; DPDT_SW[11] ; VGA_G[9]     ; 12.588 ; 12.588 ; 12.588 ; 12.588 ;
; DPDT_SW[11] ; VGA_R[0]     ; 13.124 ; 13.124 ; 13.124 ; 13.124 ;
; DPDT_SW[11] ; VGA_R[1]     ; 12.306 ; 12.306 ; 12.306 ; 12.306 ;
; DPDT_SW[11] ; VGA_R[2]     ; 12.828 ; 12.828 ; 12.828 ; 12.828 ;
; DPDT_SW[11] ; VGA_R[3]     ; 12.877 ; 12.877 ; 12.877 ; 12.877 ;
; DPDT_SW[11] ; VGA_R[4]     ; 12.160 ; 12.160 ; 12.160 ; 12.160 ;
; DPDT_SW[11] ; VGA_R[5]     ; 12.886 ; 12.886 ; 12.886 ; 12.886 ;
; DPDT_SW[11] ; VGA_R[6]     ; 12.429 ; 12.429 ; 12.429 ; 12.429 ;
; DPDT_SW[11] ; VGA_R[7]     ; 12.407 ; 12.407 ; 12.407 ; 12.407 ;
; DPDT_SW[11] ; VGA_R[8]     ; 12.417 ; 12.417 ; 12.417 ; 12.417 ;
; DPDT_SW[11] ; VGA_R[9]     ; 12.382 ; 12.382 ; 12.382 ; 12.382 ;
; DPDT_SW[12] ; VGA_B[0]     ; 12.642 ; 12.642 ; 12.642 ; 12.642 ;
; DPDT_SW[12] ; VGA_B[1]     ; 13.008 ; 13.008 ; 13.008 ; 13.008 ;
; DPDT_SW[12] ; VGA_B[2]     ; 12.289 ; 12.289 ; 12.289 ; 12.289 ;
; DPDT_SW[12] ; VGA_B[3]     ; 12.232 ; 12.232 ; 12.232 ; 12.232 ;
; DPDT_SW[12] ; VGA_B[4]     ; 12.330 ; 12.330 ; 12.330 ; 12.330 ;
; DPDT_SW[12] ; VGA_B[5]     ; 12.318 ; 12.318 ; 12.318 ; 12.318 ;
; DPDT_SW[12] ; VGA_B[6]     ; 12.283 ; 12.283 ; 12.283 ; 12.283 ;
; DPDT_SW[12] ; VGA_B[7]     ; 12.583 ; 12.583 ; 12.583 ; 12.583 ;
; DPDT_SW[12] ; VGA_B[8]     ; 12.269 ; 12.269 ; 12.269 ; 12.269 ;
; DPDT_SW[12] ; VGA_B[9]     ; 12.268 ; 12.268 ; 12.268 ; 12.268 ;
; DPDT_SW[12] ; VGA_G[0]     ; 12.919 ; 12.919 ; 12.919 ; 12.919 ;
; DPDT_SW[12] ; VGA_G[1]     ; 13.063 ; 13.063 ; 13.063 ; 13.063 ;
; DPDT_SW[12] ; VGA_G[2]     ; 12.989 ; 12.989 ; 12.989 ; 12.989 ;
; DPDT_SW[12] ; VGA_G[3]     ; 13.016 ; 13.016 ; 13.016 ; 13.016 ;
; DPDT_SW[12] ; VGA_G[4]     ; 13.135 ; 13.135 ; 13.135 ; 13.135 ;
; DPDT_SW[12] ; VGA_G[5]     ; 13.031 ; 13.031 ; 13.031 ; 13.031 ;
; DPDT_SW[12] ; VGA_G[6]     ; 12.628 ; 12.628 ; 12.628 ; 12.628 ;
; DPDT_SW[12] ; VGA_G[7]     ; 12.664 ; 12.664 ; 12.664 ; 12.664 ;
; DPDT_SW[12] ; VGA_G[8]     ; 12.656 ; 12.656 ; 12.656 ; 12.656 ;
; DPDT_SW[12] ; VGA_G[9]     ; 12.662 ; 12.662 ; 12.662 ; 12.662 ;
; DPDT_SW[12] ; VGA_R[0]     ; 14.107 ; 14.107 ; 14.107 ; 14.107 ;
; DPDT_SW[12] ; VGA_R[1]     ; 13.289 ; 13.289 ; 13.289 ; 13.289 ;
; DPDT_SW[12] ; VGA_R[2]     ; 13.811 ; 13.811 ; 13.811 ; 13.811 ;
; DPDT_SW[12] ; VGA_R[3]     ; 13.860 ; 13.860 ; 13.860 ; 13.860 ;
; DPDT_SW[12] ; VGA_R[4]     ; 13.143 ; 13.143 ; 13.143 ; 13.143 ;
; DPDT_SW[12] ; VGA_R[5]     ; 13.869 ; 13.869 ; 13.869 ; 13.869 ;
; DPDT_SW[12] ; VGA_R[6]     ; 13.412 ; 13.412 ; 13.412 ; 13.412 ;
; DPDT_SW[12] ; VGA_R[7]     ; 13.390 ; 13.390 ; 13.390 ; 13.390 ;
; DPDT_SW[12] ; VGA_R[8]     ; 13.400 ; 13.400 ; 13.400 ; 13.400 ;
; DPDT_SW[12] ; VGA_R[9]     ; 13.365 ; 13.365 ; 13.365 ; 13.365 ;
; DPDT_SW[13] ; VGA_B[0]     ;        ; 22.393 ; 22.393 ;        ;
; DPDT_SW[13] ; VGA_B[1]     ;        ; 22.249 ; 22.249 ;        ;
; DPDT_SW[13] ; VGA_B[2]     ;        ; 21.908 ; 21.908 ;        ;
; DPDT_SW[13] ; VGA_B[3]     ;        ; 21.975 ; 21.975 ;        ;
; DPDT_SW[13] ; VGA_B[4]     ;        ; 22.090 ; 22.090 ;        ;
; DPDT_SW[13] ; VGA_B[5]     ;        ; 22.034 ; 22.034 ;        ;
; DPDT_SW[13] ; VGA_B[6]     ;        ; 21.605 ; 21.605 ;        ;
; DPDT_SW[13] ; VGA_B[7]     ;        ; 21.703 ; 21.703 ;        ;
; DPDT_SW[13] ; VGA_B[8]     ;        ; 22.027 ; 22.027 ;        ;
; DPDT_SW[13] ; VGA_B[9]     ;        ; 21.199 ; 21.199 ;        ;
; DPDT_SW[13] ; VGA_G[0]     ;        ; 24.054 ; 24.054 ;        ;
; DPDT_SW[13] ; VGA_G[1]     ;        ; 25.125 ; 25.125 ;        ;
; DPDT_SW[13] ; VGA_G[2]     ;        ; 24.500 ; 24.500 ;        ;
; DPDT_SW[13] ; VGA_G[3]     ;        ; 25.138 ; 25.138 ;        ;
; DPDT_SW[13] ; VGA_G[4]     ;        ; 24.898 ; 24.898 ;        ;
; DPDT_SW[13] ; VGA_G[5]     ;        ; 25.025 ; 25.025 ;        ;
; DPDT_SW[13] ; VGA_G[6]     ;        ; 23.571 ; 23.571 ;        ;
; DPDT_SW[13] ; VGA_G[7]     ;        ; 23.449 ; 23.449 ;        ;
; DPDT_SW[13] ; VGA_G[8]     ;        ; 23.596 ; 23.596 ;        ;
; DPDT_SW[13] ; VGA_G[9]     ;        ; 23.845 ; 23.845 ;        ;
; DPDT_SW[13] ; VGA_R[0]     ;        ; 24.781 ; 24.781 ;        ;
; DPDT_SW[13] ; VGA_R[1]     ;        ; 23.720 ; 23.720 ;        ;
; DPDT_SW[13] ; VGA_R[2]     ;        ; 24.549 ; 24.549 ;        ;
; DPDT_SW[13] ; VGA_R[3]     ;        ; 24.230 ; 24.230 ;        ;
; DPDT_SW[13] ; VGA_R[4]     ;        ; 23.518 ; 23.518 ;        ;
; DPDT_SW[13] ; VGA_R[5]     ;        ; 24.252 ; 24.252 ;        ;
; DPDT_SW[13] ; VGA_R[6]     ;        ; 24.083 ; 24.083 ;        ;
; DPDT_SW[13] ; VGA_R[7]     ;        ; 24.129 ; 24.129 ;        ;
; DPDT_SW[13] ; VGA_R[8]     ;        ; 24.077 ; 24.077 ;        ;
; DPDT_SW[13] ; VGA_R[9]     ;        ; 24.110 ; 24.110 ;        ;
; DPDT_SW[14] ; VGA_B[0]     ;        ; 21.439 ; 21.439 ;        ;
; DPDT_SW[14] ; VGA_B[1]     ;        ; 21.295 ; 21.295 ;        ;
; DPDT_SW[14] ; VGA_B[2]     ;        ; 20.954 ; 20.954 ;        ;
; DPDT_SW[14] ; VGA_B[3]     ;        ; 21.021 ; 21.021 ;        ;
; DPDT_SW[14] ; VGA_B[4]     ;        ; 21.136 ; 21.136 ;        ;
; DPDT_SW[14] ; VGA_B[5]     ;        ; 21.080 ; 21.080 ;        ;
; DPDT_SW[14] ; VGA_B[6]     ;        ; 20.651 ; 20.651 ;        ;
; DPDT_SW[14] ; VGA_B[7]     ;        ; 20.749 ; 20.749 ;        ;
; DPDT_SW[14] ; VGA_B[8]     ;        ; 21.073 ; 21.073 ;        ;
; DPDT_SW[14] ; VGA_B[9]     ;        ; 20.245 ; 20.245 ;        ;
; DPDT_SW[14] ; VGA_G[0]     ;        ; 22.874 ; 22.874 ;        ;
; DPDT_SW[14] ; VGA_G[1]     ;        ; 23.945 ; 23.945 ;        ;
; DPDT_SW[14] ; VGA_G[2]     ;        ; 23.320 ; 23.320 ;        ;
; DPDT_SW[14] ; VGA_G[3]     ;        ; 23.958 ; 23.958 ;        ;
; DPDT_SW[14] ; VGA_G[4]     ;        ; 23.718 ; 23.718 ;        ;
; DPDT_SW[14] ; VGA_G[5]     ;        ; 23.845 ; 23.845 ;        ;
; DPDT_SW[14] ; VGA_G[6]     ;        ; 22.391 ; 22.391 ;        ;
; DPDT_SW[14] ; VGA_G[7]     ;        ; 22.269 ; 22.269 ;        ;
; DPDT_SW[14] ; VGA_G[8]     ;        ; 22.416 ; 22.416 ;        ;
; DPDT_SW[14] ; VGA_G[9]     ;        ; 22.665 ; 22.665 ;        ;
; DPDT_SW[14] ; VGA_R[0]     ;        ; 23.722 ; 23.722 ;        ;
; DPDT_SW[14] ; VGA_R[1]     ;        ; 22.661 ; 22.661 ;        ;
; DPDT_SW[14] ; VGA_R[2]     ;        ; 23.490 ; 23.490 ;        ;
; DPDT_SW[14] ; VGA_R[3]     ;        ; 23.171 ; 23.171 ;        ;
; DPDT_SW[14] ; VGA_R[4]     ;        ; 22.459 ; 22.459 ;        ;
; DPDT_SW[14] ; VGA_R[5]     ;        ; 23.193 ; 23.193 ;        ;
; DPDT_SW[14] ; VGA_R[6]     ;        ; 23.024 ; 23.024 ;        ;
; DPDT_SW[14] ; VGA_R[7]     ;        ; 23.070 ; 23.070 ;        ;
; DPDT_SW[14] ; VGA_R[8]     ;        ; 23.018 ; 23.018 ;        ;
; DPDT_SW[14] ; VGA_R[9]     ;        ; 23.051 ; 23.051 ;        ;
; DPDT_SW[15] ; VGA_B[0]     ;        ; 19.958 ; 19.958 ;        ;
; DPDT_SW[15] ; VGA_B[1]     ;        ; 19.814 ; 19.814 ;        ;
; DPDT_SW[15] ; VGA_B[2]     ;        ; 19.473 ; 19.473 ;        ;
; DPDT_SW[15] ; VGA_B[3]     ;        ; 19.540 ; 19.540 ;        ;
; DPDT_SW[15] ; VGA_B[4]     ;        ; 19.655 ; 19.655 ;        ;
; DPDT_SW[15] ; VGA_B[5]     ;        ; 19.599 ; 19.599 ;        ;
; DPDT_SW[15] ; VGA_B[6]     ;        ; 19.170 ; 19.170 ;        ;
; DPDT_SW[15] ; VGA_B[7]     ;        ; 19.268 ; 19.268 ;        ;
; DPDT_SW[15] ; VGA_B[8]     ;        ; 19.592 ; 19.592 ;        ;
; DPDT_SW[15] ; VGA_B[9]     ;        ; 18.764 ; 18.764 ;        ;
; DPDT_SW[15] ; VGA_G[0]     ;        ; 20.699 ; 20.699 ;        ;
; DPDT_SW[15] ; VGA_G[1]     ;        ; 21.770 ; 21.770 ;        ;
; DPDT_SW[15] ; VGA_G[2]     ;        ; 21.145 ; 21.145 ;        ;
; DPDT_SW[15] ; VGA_G[3]     ;        ; 21.783 ; 21.783 ;        ;
; DPDT_SW[15] ; VGA_G[4]     ;        ; 21.543 ; 21.543 ;        ;
; DPDT_SW[15] ; VGA_G[5]     ;        ; 21.670 ; 21.670 ;        ;
; DPDT_SW[15] ; VGA_G[6]     ;        ; 20.216 ; 20.216 ;        ;
; DPDT_SW[15] ; VGA_G[7]     ;        ; 20.094 ; 20.094 ;        ;
; DPDT_SW[15] ; VGA_G[8]     ;        ; 20.241 ; 20.241 ;        ;
; DPDT_SW[15] ; VGA_G[9]     ;        ; 20.490 ; 20.490 ;        ;
; DPDT_SW[15] ; VGA_R[0]     ;        ; 21.547 ; 21.547 ;        ;
; DPDT_SW[15] ; VGA_R[1]     ;        ; 20.486 ; 20.486 ;        ;
; DPDT_SW[15] ; VGA_R[2]     ;        ; 21.315 ; 21.315 ;        ;
; DPDT_SW[15] ; VGA_R[3]     ;        ; 20.996 ; 20.996 ;        ;
; DPDT_SW[15] ; VGA_R[4]     ;        ; 20.284 ; 20.284 ;        ;
; DPDT_SW[15] ; VGA_R[5]     ;        ; 21.018 ; 21.018 ;        ;
; DPDT_SW[15] ; VGA_R[6]     ;        ; 20.849 ; 20.849 ;        ;
; DPDT_SW[15] ; VGA_R[7]     ;        ; 20.895 ; 20.895 ;        ;
; DPDT_SW[15] ; VGA_R[8]     ;        ; 20.843 ; 20.843 ;        ;
; DPDT_SW[15] ; VGA_R[9]     ;        ; 20.876 ; 20.876 ;        ;
; DPDT_SW[16] ; VGA_B[0]     ;        ; 19.795 ; 19.795 ;        ;
; DPDT_SW[16] ; VGA_B[1]     ;        ; 19.651 ; 19.651 ;        ;
; DPDT_SW[16] ; VGA_B[2]     ;        ; 19.310 ; 19.310 ;        ;
; DPDT_SW[16] ; VGA_B[3]     ;        ; 19.377 ; 19.377 ;        ;
; DPDT_SW[16] ; VGA_B[4]     ;        ; 19.492 ; 19.492 ;        ;
; DPDT_SW[16] ; VGA_B[5]     ;        ; 19.436 ; 19.436 ;        ;
; DPDT_SW[16] ; VGA_B[6]     ;        ; 19.007 ; 19.007 ;        ;
; DPDT_SW[16] ; VGA_B[7]     ;        ; 19.105 ; 19.105 ;        ;
; DPDT_SW[16] ; VGA_B[8]     ;        ; 19.429 ; 19.429 ;        ;
; DPDT_SW[16] ; VGA_B[9]     ;        ; 18.601 ; 18.601 ;        ;
; DPDT_SW[16] ; VGA_G[0]     ;        ; 20.506 ; 20.506 ;        ;
; DPDT_SW[16] ; VGA_G[1]     ;        ; 21.577 ; 21.577 ;        ;
; DPDT_SW[16] ; VGA_G[2]     ;        ; 20.952 ; 20.952 ;        ;
; DPDT_SW[16] ; VGA_G[3]     ;        ; 21.590 ; 21.590 ;        ;
; DPDT_SW[16] ; VGA_G[4]     ;        ; 21.350 ; 21.350 ;        ;
; DPDT_SW[16] ; VGA_G[5]     ;        ; 21.477 ; 21.477 ;        ;
; DPDT_SW[16] ; VGA_G[6]     ;        ; 20.023 ; 20.023 ;        ;
; DPDT_SW[16] ; VGA_G[7]     ;        ; 19.901 ; 19.901 ;        ;
; DPDT_SW[16] ; VGA_G[8]     ;        ; 20.048 ; 20.048 ;        ;
; DPDT_SW[16] ; VGA_G[9]     ;        ; 20.297 ; 20.297 ;        ;
; DPDT_SW[16] ; VGA_R[0]     ;        ; 21.354 ; 21.354 ;        ;
; DPDT_SW[16] ; VGA_R[1]     ;        ; 20.293 ; 20.293 ;        ;
; DPDT_SW[16] ; VGA_R[2]     ;        ; 21.122 ; 21.122 ;        ;
; DPDT_SW[16] ; VGA_R[3]     ;        ; 20.803 ; 20.803 ;        ;
; DPDT_SW[16] ; VGA_R[4]     ;        ; 20.091 ; 20.091 ;        ;
; DPDT_SW[16] ; VGA_R[5]     ;        ; 20.825 ; 20.825 ;        ;
; DPDT_SW[16] ; VGA_R[6]     ;        ; 20.656 ; 20.656 ;        ;
; DPDT_SW[16] ; VGA_R[7]     ;        ; 20.702 ; 20.702 ;        ;
; DPDT_SW[16] ; VGA_R[8]     ;        ; 20.650 ; 20.650 ;        ;
; DPDT_SW[16] ; VGA_R[9]     ;        ; 20.683 ; 20.683 ;        ;
; DPDT_SW[17] ; VGA_B[0]     ;        ; 18.895 ; 18.895 ;        ;
; DPDT_SW[17] ; VGA_B[1]     ;        ; 18.751 ; 18.751 ;        ;
; DPDT_SW[17] ; VGA_B[2]     ;        ; 18.410 ; 18.410 ;        ;
; DPDT_SW[17] ; VGA_B[3]     ;        ; 18.477 ; 18.477 ;        ;
; DPDT_SW[17] ; VGA_B[4]     ;        ; 18.592 ; 18.592 ;        ;
; DPDT_SW[17] ; VGA_B[5]     ;        ; 18.536 ; 18.536 ;        ;
; DPDT_SW[17] ; VGA_B[6]     ;        ; 18.107 ; 18.107 ;        ;
; DPDT_SW[17] ; VGA_B[7]     ;        ; 18.205 ; 18.205 ;        ;
; DPDT_SW[17] ; VGA_B[8]     ;        ; 18.529 ; 18.529 ;        ;
; DPDT_SW[17] ; VGA_B[9]     ;        ; 17.701 ; 17.701 ;        ;
; DPDT_SW[17] ; VGA_G[0]     ;        ; 19.220 ; 19.220 ;        ;
; DPDT_SW[17] ; VGA_G[1]     ;        ; 20.291 ; 20.291 ;        ;
; DPDT_SW[17] ; VGA_G[2]     ;        ; 19.666 ; 19.666 ;        ;
; DPDT_SW[17] ; VGA_G[3]     ;        ; 20.304 ; 20.304 ;        ;
; DPDT_SW[17] ; VGA_G[4]     ;        ; 20.064 ; 20.064 ;        ;
; DPDT_SW[17] ; VGA_G[5]     ;        ; 20.191 ; 20.191 ;        ;
; DPDT_SW[17] ; VGA_G[6]     ;        ; 18.737 ; 18.737 ;        ;
; DPDT_SW[17] ; VGA_G[7]     ;        ; 18.615 ; 18.615 ;        ;
; DPDT_SW[17] ; VGA_G[8]     ;        ; 18.762 ; 18.762 ;        ;
; DPDT_SW[17] ; VGA_G[9]     ;        ; 19.011 ; 19.011 ;        ;
; DPDT_SW[17] ; VGA_R[0]     ;        ; 20.068 ; 20.068 ;        ;
; DPDT_SW[17] ; VGA_R[1]     ;        ; 19.007 ; 19.007 ;        ;
; DPDT_SW[17] ; VGA_R[2]     ;        ; 19.836 ; 19.836 ;        ;
; DPDT_SW[17] ; VGA_R[3]     ;        ; 19.517 ; 19.517 ;        ;
; DPDT_SW[17] ; VGA_R[4]     ;        ; 18.805 ; 18.805 ;        ;
; DPDT_SW[17] ; VGA_R[5]     ;        ; 19.539 ; 19.539 ;        ;
; DPDT_SW[17] ; VGA_R[6]     ;        ; 19.370 ; 19.370 ;        ;
; DPDT_SW[17] ; VGA_R[7]     ;        ; 19.416 ; 19.416 ;        ;
; DPDT_SW[17] ; VGA_R[8]     ;        ; 19.364 ; 19.364 ;        ;
; DPDT_SW[17] ; VGA_R[9]     ;        ; 19.397 ; 19.397 ;        ;
; KEY[0]      ; LED_GREEN[0] ;        ; 12.445 ; 12.445 ;        ;
; KEY[0]      ; LED_GREEN[1] ;        ; 12.445 ; 12.445 ;        ;
; KEY[1]      ; LED_GREEN[2] ;        ; 11.357 ; 11.357 ;        ;
; KEY[1]      ; LED_GREEN[3] ;        ; 11.357 ; 11.357 ;        ;
; KEY[2]      ; LED_GREEN[4] ;        ; 10.886 ; 10.886 ;        ;
; KEY[2]      ; LED_GREEN[5] ;        ; 10.876 ; 10.876 ;        ;
; KEY[3]      ; LED_GREEN[6] ;        ; 10.357 ; 10.357 ;        ;
; KEY[3]      ; LED_GREEN[7] ;        ; 10.307 ; 10.307 ;        ;
+-------------+--------------+--------+--------+--------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                               ;
+--------------+------------+-------+------+------------+---------------------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference                                                           ;
+--------------+------------+-------+------+------------+---------------------------------------------------------------------------+
; DRAM_DQ[*]   ; OSC_27     ; 5.945 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[0]  ; OSC_27     ; 5.945 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[1]  ; OSC_27     ; 5.975 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]  ; OSC_27     ; 5.975 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]  ; OSC_27     ; 6.375 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]  ; OSC_27     ; 6.375 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]  ; OSC_27     ; 6.375 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]  ; OSC_27     ; 6.375 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]  ; OSC_27     ; 6.416 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]  ; OSC_27     ; 6.386 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]  ; OSC_27     ; 6.416 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10] ; OSC_27     ; 6.416 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11] ; OSC_27     ; 6.411 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12] ; OSC_27     ; 6.411 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13] ; OSC_27     ; 6.421 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14] ; OSC_27     ; 6.421 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[15] ; OSC_27     ; 6.386 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
+--------------+------------+-------+------+------------+---------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                                       ;
+--------------+------------+-------+------+------------+---------------------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference                                                           ;
+--------------+------------+-------+------+------------+---------------------------------------------------------------------------+
; DRAM_DQ[*]   ; OSC_27     ; 5.945 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[0]  ; OSC_27     ; 5.945 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[1]  ; OSC_27     ; 5.975 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]  ; OSC_27     ; 5.975 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]  ; OSC_27     ; 6.375 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]  ; OSC_27     ; 6.375 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]  ; OSC_27     ; 6.375 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]  ; OSC_27     ; 6.375 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]  ; OSC_27     ; 6.416 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]  ; OSC_27     ; 6.386 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]  ; OSC_27     ; 6.416 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10] ; OSC_27     ; 6.416 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11] ; OSC_27     ; 6.411 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12] ; OSC_27     ; 6.411 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13] ; OSC_27     ; 6.421 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14] ; OSC_27     ; 6.421 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[15] ; OSC_27     ; 6.386 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
+--------------+------------+-------+------+------------+---------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                                       ;
+--------------+------------+-----------+-----------+------------+---------------------------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                           ;
+--------------+------------+-----------+-----------+------------+---------------------------------------------------------------------------+
; DRAM_DQ[*]   ; OSC_27     ; 5.945     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[0]  ; OSC_27     ; 5.945     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[1]  ; OSC_27     ; 5.975     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]  ; OSC_27     ; 5.975     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]  ; OSC_27     ; 6.375     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]  ; OSC_27     ; 6.375     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]  ; OSC_27     ; 6.375     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]  ; OSC_27     ; 6.375     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]  ; OSC_27     ; 6.416     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]  ; OSC_27     ; 6.386     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]  ; OSC_27     ; 6.416     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10] ; OSC_27     ; 6.416     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11] ; OSC_27     ; 6.411     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12] ; OSC_27     ; 6.411     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13] ; OSC_27     ; 6.421     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14] ; OSC_27     ; 6.421     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[15] ; OSC_27     ; 6.386     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
+--------------+------------+-----------+-----------+------------+---------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                               ;
+--------------+------------+-----------+-----------+------------+---------------------------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                           ;
+--------------+------------+-----------+-----------+------------+---------------------------------------------------------------------------+
; DRAM_DQ[*]   ; OSC_27     ; 5.945     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[0]  ; OSC_27     ; 5.945     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[1]  ; OSC_27     ; 5.975     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]  ; OSC_27     ; 5.975     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]  ; OSC_27     ; 6.375     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]  ; OSC_27     ; 6.375     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]  ; OSC_27     ; 6.375     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]  ; OSC_27     ; 6.375     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]  ; OSC_27     ; 6.416     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]  ; OSC_27     ; 6.386     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]  ; OSC_27     ; 6.416     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10] ; OSC_27     ; 6.416     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11] ; OSC_27     ; 6.411     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12] ; OSC_27     ; 6.411     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13] ; OSC_27     ; 6.421     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14] ; OSC_27     ; 6.421     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[15] ; OSC_27     ; 6.386     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
+--------------+------------+-----------+-----------+------------+---------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Fast Model Setup Summary                                                                           ;
+---------------------------------------------------------------------------+--------+---------------+
; Clock                                                                     ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------+--------+---------------+
; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 6.802  ; 0.000         ;
; OSC_50                                                                    ; 17.878 ; 0.000         ;
; OSC_27                                                                    ; 29.448 ; 0.000         ;
; TD_CLK                                                                    ; 31.954 ; 0.000         ;
; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 52.330 ; 0.000         ;
+---------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------+
; Fast Model Hold Summary                                                                           ;
+---------------------------------------------------------------------------+-------+---------------+
; Clock                                                                     ; Slack ; End Point TNS ;
+---------------------------------------------------------------------------+-------+---------------+
; OSC_27                                                                    ; 0.215 ; 0.000         ;
; OSC_50                                                                    ; 0.215 ; 0.000         ;
; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.215 ; 0.000         ;
; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.215 ; 0.000         ;
; TD_CLK                                                                    ; 0.215 ; 0.000         ;
+---------------------------------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------------------------------+
; Fast Model Recovery Summary                                                                        ;
+---------------------------------------------------------------------------+--------+---------------+
; Clock                                                                     ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------+--------+---------------+
; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 3.842  ; 0.000         ;
; OSC_27                                                                    ; 17.614 ; 0.000         ;
+---------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------+
; Fast Model Removal Summary                                                                        ;
+---------------------------------------------------------------------------+-------+---------------+
; Clock                                                                     ; Slack ; End Point TNS ;
+---------------------------------------------------------------------------+-------+---------------+
; OSC_27                                                                    ; 0.760 ; 0.000         ;
; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 5.214 ; 0.000         ;
+---------------------------------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                                                             ;
+---------------------------------------------------------------------------+--------+---------------+
; Clock                                                                     ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------+--------+---------------+
; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 2.249  ; 0.000         ;
; OSC_50                                                                    ; 9.000  ; 0.000         ;
; TD_CLK                                                                    ; 16.138 ; 0.000         ;
; OSC_27                                                                    ; 16.391 ; 0.000         ;
; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 25.851 ; 0.000         ;
+---------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                  ; To Node                                                                                                                                                                                   ; Launch Clock                                                              ; Latch Clock                                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+
; 6.802 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0   ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_memory_reg0  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 2.438      ;
; 6.802 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg1   ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1~portb_memory_reg0  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 2.438      ;
; 6.802 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg2   ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_memory_reg0  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 2.438      ;
; 6.802 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg3   ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~portb_memory_reg0  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 2.438      ;
; 6.802 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg4   ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_memory_reg0  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 2.438      ;
; 6.802 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg5   ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_memory_reg0  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 2.438      ;
; 6.802 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg6   ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_memory_reg0  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 2.438      ;
; 6.802 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg7   ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_memory_reg0  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 2.438      ;
; 6.802 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg8   ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~portb_memory_reg0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 2.438      ;
; 6.802 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0   ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_memory_reg0  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 2.438      ;
; 6.802 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg1   ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1~portb_memory_reg0  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 2.438      ;
; 6.802 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg2   ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_memory_reg0  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 2.438      ;
; 6.802 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg3   ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~portb_memory_reg0  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 2.438      ;
; 6.802 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg4   ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_memory_reg0  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 2.438      ;
; 6.802 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg5   ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_memory_reg0  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 2.438      ;
; 6.802 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg6   ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_memory_reg0  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 2.438      ;
; 6.802 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg7   ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_memory_reg0  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 2.438      ;
; 6.802 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg8   ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~portb_memory_reg0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 2.438      ;
; 6.802 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg0   ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_memory_reg0  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 2.438      ;
; 6.802 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg1   ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_memory_reg0  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 2.438      ;
; 6.802 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg2   ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~portb_memory_reg0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 2.438      ;
; 6.802 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg3   ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~portb_memory_reg0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 2.438      ;
; 6.802 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg4   ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~portb_memory_reg0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 2.438      ;
; 6.802 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg5   ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~portb_memory_reg0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 2.438      ;
; 6.802 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg6   ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a15~portb_memory_reg0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 2.438      ;
; 6.802 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg0   ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_memory_reg0  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 2.438      ;
; 6.802 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg1   ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_memory_reg0  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 2.438      ;
; 6.802 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg2   ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~portb_memory_reg0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 2.438      ;
; 6.802 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg3   ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~portb_memory_reg0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 2.438      ;
; 6.802 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg4   ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~portb_memory_reg0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 2.438      ;
; 6.802 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg5   ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~portb_memory_reg0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 2.438      ;
; 6.802 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg6   ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a15~portb_memory_reg0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 2.438      ;
; 7.132 ; Sdram_Control_4Port:u6|mWR                                                                                                                                                                 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.053      ; 2.179      ;
; 7.132 ; Sdram_Control_4Port:u6|mWR                                                                                                                                                                 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.053      ; 2.179      ;
; 7.132 ; Sdram_Control_4Port:u6|mWR                                                                                                                                                                 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.053      ; 2.179      ;
; 7.132 ; Sdram_Control_4Port:u6|mWR                                                                                                                                                                 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.053      ; 2.179      ;
; 7.132 ; Sdram_Control_4Port:u6|mWR                                                                                                                                                                 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.053      ; 2.179      ;
; 7.132 ; Sdram_Control_4Port:u6|mWR                                                                                                                                                                 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.053      ; 2.179      ;
; 7.132 ; Sdram_Control_4Port:u6|mWR                                                                                                                                                                 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.053      ; 2.179      ;
; 7.132 ; Sdram_Control_4Port:u6|mWR                                                                                                                                                                 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.053      ; 2.179      ;
; 7.132 ; Sdram_Control_4Port:u6|mWR                                                                                                                                                                 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.053      ; 2.179      ;
; 7.140 ; Sdram_Control_4Port:u6|mWR                                                                                                                                                                 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.052      ; 2.170      ;
; 7.140 ; Sdram_Control_4Port:u6|mWR                                                                                                                                                                 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10]                         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.052      ; 2.170      ;
; 7.140 ; Sdram_Control_4Port:u6|mWR                                                                                                                                                                 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11]                         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.052      ; 2.170      ;
; 7.140 ; Sdram_Control_4Port:u6|mWR                                                                                                                                                                 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12]                         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.052      ; 2.170      ;
; 7.140 ; Sdram_Control_4Port:u6|mWR                                                                                                                                                                 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13]                         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.052      ; 2.170      ;
; 7.140 ; Sdram_Control_4Port:u6|mWR                                                                                                                                                                 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14]                         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.052      ; 2.170      ;
; 7.140 ; Sdram_Control_4Port:u6|mWR                                                                                                                                                                 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[15]                         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.052      ; 2.170      ;
; 7.166 ; Sdram_Control_4Port:u6|IN_REQ                                                                                                                                                              ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.053      ; 2.145      ;
; 7.166 ; Sdram_Control_4Port:u6|IN_REQ                                                                                                                                                              ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.053      ; 2.145      ;
; 7.166 ; Sdram_Control_4Port:u6|IN_REQ                                                                                                                                                              ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.053      ; 2.145      ;
; 7.166 ; Sdram_Control_4Port:u6|IN_REQ                                                                                                                                                              ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.053      ; 2.145      ;
; 7.166 ; Sdram_Control_4Port:u6|IN_REQ                                                                                                                                                              ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.053      ; 2.145      ;
; 7.166 ; Sdram_Control_4Port:u6|IN_REQ                                                                                                                                                              ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.053      ; 2.145      ;
; 7.166 ; Sdram_Control_4Port:u6|IN_REQ                                                                                                                                                              ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.053      ; 2.145      ;
; 7.166 ; Sdram_Control_4Port:u6|IN_REQ                                                                                                                                                              ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.053      ; 2.145      ;
; 7.166 ; Sdram_Control_4Port:u6|IN_REQ                                                                                                                                                              ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.053      ; 2.145      ;
; 7.174 ; Sdram_Control_4Port:u6|IN_REQ                                                                                                                                                              ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.052      ; 2.136      ;
; 7.174 ; Sdram_Control_4Port:u6|IN_REQ                                                                                                                                                              ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10]                         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.052      ; 2.136      ;
; 7.174 ; Sdram_Control_4Port:u6|IN_REQ                                                                                                                                                              ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11]                         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.052      ; 2.136      ;
; 7.174 ; Sdram_Control_4Port:u6|IN_REQ                                                                                                                                                              ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12]                         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.052      ; 2.136      ;
; 7.174 ; Sdram_Control_4Port:u6|IN_REQ                                                                                                                                                              ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13]                         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.052      ; 2.136      ;
; 7.174 ; Sdram_Control_4Port:u6|IN_REQ                                                                                                                                                              ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14]                         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.052      ; 2.136      ;
; 7.174 ; Sdram_Control_4Port:u6|IN_REQ                                                                                                                                                              ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[15]                         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.052      ; 2.136      ;
; 7.264 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[8]                                                                             ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|op_1~16_OTERM45                                                                       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.000      ; 2.027      ;
; 7.280 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 1.960      ;
; 7.280 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg1 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 1.960      ;
; 7.280 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg2 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 1.960      ;
; 7.280 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg3 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 1.960      ;
; 7.280 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg4 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 1.960      ;
; 7.280 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg5 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 1.960      ;
; 7.280 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg6 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 1.960      ;
; 7.280 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg7 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 1.960      ;
; 7.280 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg8 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 1.960      ;
; 7.280 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 1.960      ;
; 7.280 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg1 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 1.960      ;
; 7.280 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg2 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 1.960      ;
; 7.280 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg3 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 1.960      ;
; 7.280 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg4 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 1.960      ;
; 7.280 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg5 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 1.960      ;
; 7.280 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg6 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 1.960      ;
; 7.280 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg7 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 1.960      ;
; 7.280 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg8 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 1.960      ;
; 7.280 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 1.960      ;
; 7.280 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg1 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 1.960      ;
; 7.280 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg2 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 1.960      ;
; 7.280 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg3 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 1.960      ;
; 7.280 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg4 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 1.960      ;
; 7.280 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg5 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 1.960      ;
; 7.280 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg6 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 1.960      ;
; 7.280 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg7 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 1.960      ;
; 7.280 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg8 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 1.960      ;
; 7.280 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 1.960      ;
; 7.280 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg1 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 1.960      ;
; 7.280 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg2 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 1.960      ;
; 7.280 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg3 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 1.960      ;
; 7.280 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg4 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 1.960      ;
; 7.280 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg5 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 1.960      ;
; 7.280 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg6 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 1.960      ;
; 7.280 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg7 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 1.960      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'OSC_50'                                                                                                       ;
+--------+-------------------------+-------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+-------------------------+--------------+-------------+--------------+------------+------------+
; 17.878 ; Reset_Delay:u3|Cont[0]  ; Reset_Delay:u3|Cont[9]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.006      ; 2.160      ;
; 17.878 ; Reset_Delay:u3|Cont[0]  ; Reset_Delay:u3|Cont[10] ; OSC_50       ; OSC_50      ; 20.000       ; 0.006      ; 2.160      ;
; 17.878 ; Reset_Delay:u3|Cont[0]  ; Reset_Delay:u3|Cont[8]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.006      ; 2.160      ;
; 17.878 ; Reset_Delay:u3|Cont[0]  ; Reset_Delay:u3|Cont[6]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.006      ; 2.160      ;
; 17.878 ; Reset_Delay:u3|Cont[0]  ; Reset_Delay:u3|Cont[7]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.006      ; 2.160      ;
; 17.878 ; Reset_Delay:u3|Cont[0]  ; Reset_Delay:u3|Cont[5]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.006      ; 2.160      ;
; 17.878 ; Reset_Delay:u3|Cont[0]  ; Reset_Delay:u3|Cont[4]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.006      ; 2.160      ;
; 17.878 ; Reset_Delay:u3|Cont[0]  ; Reset_Delay:u3|Cont[3]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.006      ; 2.160      ;
; 17.878 ; Reset_Delay:u3|Cont[0]  ; Reset_Delay:u3|Cont[2]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.006      ; 2.160      ;
; 17.878 ; Reset_Delay:u3|Cont[0]  ; Reset_Delay:u3|Cont[1]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.006      ; 2.160      ;
; 17.970 ; Reset_Delay:u3|Cont[11] ; Reset_Delay:u3|Cont[9]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.006      ; 2.068      ;
; 17.970 ; Reset_Delay:u3|Cont[11] ; Reset_Delay:u3|Cont[10] ; OSC_50       ; OSC_50      ; 20.000       ; 0.006      ; 2.068      ;
; 17.970 ; Reset_Delay:u3|Cont[11] ; Reset_Delay:u3|Cont[8]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.006      ; 2.068      ;
; 17.970 ; Reset_Delay:u3|Cont[11] ; Reset_Delay:u3|Cont[6]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.006      ; 2.068      ;
; 17.970 ; Reset_Delay:u3|Cont[11] ; Reset_Delay:u3|Cont[7]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.006      ; 2.068      ;
; 17.970 ; Reset_Delay:u3|Cont[11] ; Reset_Delay:u3|Cont[5]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.006      ; 2.068      ;
; 17.970 ; Reset_Delay:u3|Cont[11] ; Reset_Delay:u3|Cont[4]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.006      ; 2.068      ;
; 17.970 ; Reset_Delay:u3|Cont[11] ; Reset_Delay:u3|Cont[3]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.006      ; 2.068      ;
; 17.970 ; Reset_Delay:u3|Cont[11] ; Reset_Delay:u3|Cont[2]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.006      ; 2.068      ;
; 17.970 ; Reset_Delay:u3|Cont[11] ; Reset_Delay:u3|Cont[1]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.006      ; 2.068      ;
; 17.971 ; Reset_Delay:u3|Cont[5]  ; Reset_Delay:u3|Cont[9]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 2.061      ;
; 17.971 ; Reset_Delay:u3|Cont[5]  ; Reset_Delay:u3|Cont[10] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 2.061      ;
; 17.971 ; Reset_Delay:u3|Cont[5]  ; Reset_Delay:u3|Cont[8]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 2.061      ;
; 17.971 ; Reset_Delay:u3|Cont[5]  ; Reset_Delay:u3|Cont[6]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 2.061      ;
; 17.971 ; Reset_Delay:u3|Cont[5]  ; Reset_Delay:u3|Cont[7]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 2.061      ;
; 17.971 ; Reset_Delay:u3|Cont[5]  ; Reset_Delay:u3|Cont[5]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 2.061      ;
; 17.971 ; Reset_Delay:u3|Cont[5]  ; Reset_Delay:u3|Cont[4]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 2.061      ;
; 17.971 ; Reset_Delay:u3|Cont[5]  ; Reset_Delay:u3|Cont[3]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 2.061      ;
; 17.971 ; Reset_Delay:u3|Cont[5]  ; Reset_Delay:u3|Cont[2]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 2.061      ;
; 17.971 ; Reset_Delay:u3|Cont[5]  ; Reset_Delay:u3|Cont[1]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 2.061      ;
; 18.050 ; Reset_Delay:u3|Cont[3]  ; Reset_Delay:u3|Cont[9]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 1.982      ;
; 18.050 ; Reset_Delay:u3|Cont[3]  ; Reset_Delay:u3|Cont[10] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 1.982      ;
; 18.050 ; Reset_Delay:u3|Cont[3]  ; Reset_Delay:u3|Cont[8]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 1.982      ;
; 18.050 ; Reset_Delay:u3|Cont[3]  ; Reset_Delay:u3|Cont[6]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 1.982      ;
; 18.050 ; Reset_Delay:u3|Cont[3]  ; Reset_Delay:u3|Cont[7]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 1.982      ;
; 18.050 ; Reset_Delay:u3|Cont[3]  ; Reset_Delay:u3|Cont[5]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 1.982      ;
; 18.050 ; Reset_Delay:u3|Cont[3]  ; Reset_Delay:u3|Cont[4]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 1.982      ;
; 18.050 ; Reset_Delay:u3|Cont[3]  ; Reset_Delay:u3|Cont[3]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 1.982      ;
; 18.050 ; Reset_Delay:u3|Cont[3]  ; Reset_Delay:u3|Cont[2]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 1.982      ;
; 18.050 ; Reset_Delay:u3|Cont[3]  ; Reset_Delay:u3|Cont[1]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 1.982      ;
; 18.052 ; Reset_Delay:u3|Cont[4]  ; Reset_Delay:u3|Cont[9]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 1.980      ;
; 18.052 ; Reset_Delay:u3|Cont[4]  ; Reset_Delay:u3|Cont[10] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 1.980      ;
; 18.052 ; Reset_Delay:u3|Cont[4]  ; Reset_Delay:u3|Cont[8]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 1.980      ;
; 18.052 ; Reset_Delay:u3|Cont[4]  ; Reset_Delay:u3|Cont[6]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 1.980      ;
; 18.052 ; Reset_Delay:u3|Cont[4]  ; Reset_Delay:u3|Cont[7]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 1.980      ;
; 18.052 ; Reset_Delay:u3|Cont[4]  ; Reset_Delay:u3|Cont[5]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 1.980      ;
; 18.052 ; Reset_Delay:u3|Cont[4]  ; Reset_Delay:u3|Cont[4]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 1.980      ;
; 18.052 ; Reset_Delay:u3|Cont[4]  ; Reset_Delay:u3|Cont[3]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 1.980      ;
; 18.052 ; Reset_Delay:u3|Cont[4]  ; Reset_Delay:u3|Cont[2]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 1.980      ;
; 18.052 ; Reset_Delay:u3|Cont[4]  ; Reset_Delay:u3|Cont[1]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 1.980      ;
; 18.065 ; counter_ones[11]        ; seconds_ones[3]         ; OSC_50       ; OSC_50      ; 20.000       ; 0.003      ; 1.970      ;
; 18.076 ; Reset_Delay:u3|Cont[0]  ; Reset_Delay:u3|Cont[21] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 1.956      ;
; 18.076 ; Reset_Delay:u3|Cont[0]  ; Reset_Delay:u3|Cont[20] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 1.956      ;
; 18.076 ; Reset_Delay:u3|Cont[0]  ; Reset_Delay:u3|Cont[11] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 1.956      ;
; 18.076 ; Reset_Delay:u3|Cont[0]  ; Reset_Delay:u3|Cont[17] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 1.956      ;
; 18.076 ; Reset_Delay:u3|Cont[0]  ; Reset_Delay:u3|Cont[18] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 1.956      ;
; 18.076 ; Reset_Delay:u3|Cont[0]  ; Reset_Delay:u3|Cont[19] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 1.956      ;
; 18.076 ; Reset_Delay:u3|Cont[0]  ; Reset_Delay:u3|Cont[16] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 1.956      ;
; 18.076 ; Reset_Delay:u3|Cont[0]  ; Reset_Delay:u3|Cont[14] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 1.956      ;
; 18.076 ; Reset_Delay:u3|Cont[0]  ; Reset_Delay:u3|Cont[15] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 1.956      ;
; 18.076 ; Reset_Delay:u3|Cont[0]  ; Reset_Delay:u3|Cont[13] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 1.956      ;
; 18.076 ; Reset_Delay:u3|Cont[0]  ; Reset_Delay:u3|Cont[12] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 1.956      ;
; 18.092 ; counter_ones[13]        ; seconds_ones[3]         ; OSC_50       ; OSC_50      ; 20.000       ; -0.003     ; 1.937      ;
; 18.100 ; counter_ones[11]        ; seconds_ones[2]         ; OSC_50       ; OSC_50      ; 20.000       ; 0.003      ; 1.935      ;
; 18.116 ; counter_ones[0]         ; counter_ones[25]        ; OSC_50       ; OSC_50      ; 20.000       ; 0.003      ; 1.919      ;
; 18.119 ; counter_ones[12]        ; seconds_ones[3]         ; OSC_50       ; OSC_50      ; 20.000       ; 0.003      ; 1.916      ;
; 18.125 ; Reset_Delay:u3|Cont[2]  ; Reset_Delay:u3|Cont[9]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 1.907      ;
; 18.125 ; Reset_Delay:u3|Cont[2]  ; Reset_Delay:u3|Cont[10] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 1.907      ;
; 18.125 ; Reset_Delay:u3|Cont[2]  ; Reset_Delay:u3|Cont[8]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 1.907      ;
; 18.125 ; Reset_Delay:u3|Cont[2]  ; Reset_Delay:u3|Cont[6]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 1.907      ;
; 18.125 ; Reset_Delay:u3|Cont[2]  ; Reset_Delay:u3|Cont[7]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 1.907      ;
; 18.125 ; Reset_Delay:u3|Cont[2]  ; Reset_Delay:u3|Cont[5]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 1.907      ;
; 18.125 ; Reset_Delay:u3|Cont[2]  ; Reset_Delay:u3|Cont[4]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 1.907      ;
; 18.125 ; Reset_Delay:u3|Cont[2]  ; Reset_Delay:u3|Cont[3]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 1.907      ;
; 18.125 ; Reset_Delay:u3|Cont[2]  ; Reset_Delay:u3|Cont[2]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 1.907      ;
; 18.125 ; Reset_Delay:u3|Cont[2]  ; Reset_Delay:u3|Cont[1]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 1.907      ;
; 18.127 ; counter_ones[13]        ; seconds_ones[2]         ; OSC_50       ; OSC_50      ; 20.000       ; -0.003     ; 1.902      ;
; 18.135 ; counter_ones[11]        ; seconds_ones[1]         ; OSC_50       ; OSC_50      ; 20.000       ; 0.003      ; 1.900      ;
; 18.136 ; counter_ones[19]        ; seconds_ones[3]         ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 1.896      ;
; 18.147 ; counter_ones[0]         ; counter_ones[21]        ; OSC_50       ; OSC_50      ; 20.000       ; 0.003      ; 1.888      ;
; 18.154 ; counter_ones[12]        ; seconds_ones[2]         ; OSC_50       ; OSC_50      ; 20.000       ; 0.003      ; 1.881      ;
; 18.155 ; Reset_Delay:u3|Cont[10] ; Reset_Delay:u3|Cont[9]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 1.877      ;
; 18.155 ; Reset_Delay:u3|Cont[10] ; Reset_Delay:u3|Cont[10] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 1.877      ;
; 18.155 ; Reset_Delay:u3|Cont[10] ; Reset_Delay:u3|Cont[8]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 1.877      ;
; 18.155 ; Reset_Delay:u3|Cont[10] ; Reset_Delay:u3|Cont[6]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 1.877      ;
; 18.155 ; Reset_Delay:u3|Cont[10] ; Reset_Delay:u3|Cont[7]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 1.877      ;
; 18.155 ; Reset_Delay:u3|Cont[10] ; Reset_Delay:u3|Cont[5]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 1.877      ;
; 18.155 ; Reset_Delay:u3|Cont[10] ; Reset_Delay:u3|Cont[4]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 1.877      ;
; 18.155 ; Reset_Delay:u3|Cont[10] ; Reset_Delay:u3|Cont[3]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 1.877      ;
; 18.155 ; Reset_Delay:u3|Cont[10] ; Reset_Delay:u3|Cont[2]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 1.877      ;
; 18.155 ; Reset_Delay:u3|Cont[10] ; Reset_Delay:u3|Cont[1]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 1.877      ;
; 18.162 ; counter_ones[13]        ; seconds_ones[1]         ; OSC_50       ; OSC_50      ; 20.000       ; -0.003     ; 1.867      ;
; 18.163 ; counter_ones[24]        ; seconds_ones[3]         ; OSC_50       ; OSC_50      ; 20.000       ; -0.001     ; 1.868      ;
; 18.166 ; counter_ones[1]         ; counter_ones[25]        ; OSC_50       ; OSC_50      ; 20.000       ; 0.003      ; 1.869      ;
; 18.168 ; Reset_Delay:u3|Cont[11] ; Reset_Delay:u3|Cont[21] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 1.864      ;
; 18.168 ; Reset_Delay:u3|Cont[11] ; Reset_Delay:u3|Cont[20] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 1.864      ;
; 18.168 ; Reset_Delay:u3|Cont[11] ; Reset_Delay:u3|Cont[11] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 1.864      ;
; 18.168 ; Reset_Delay:u3|Cont[11] ; Reset_Delay:u3|Cont[17] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 1.864      ;
; 18.168 ; Reset_Delay:u3|Cont[11] ; Reset_Delay:u3|Cont[18] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 1.864      ;
; 18.168 ; Reset_Delay:u3|Cont[11] ; Reset_Delay:u3|Cont[19] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 1.864      ;
+--------+-------------------------+-------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'OSC_27'                                                                                                               ;
+--------+-------------------------------+---------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+---------------------------+--------------+-------------+--------------+------------+------------+
; 29.448 ; buffer11:delayer_g|line1[629] ; brick_edge_found_sum[17]  ; OSC_27       ; OSC_27      ; 37.037       ; -0.011     ; 7.610      ;
; 29.467 ; buffer11:delayer_g|line1[630] ; brick_edge_found_sum[17]  ; OSC_27       ; OSC_27      ; 37.037       ; -0.011     ; 7.591      ;
; 29.542 ; buffer11:delayer_g|line1[629] ; brick_edge_found_sum[16]  ; OSC_27       ; OSC_27      ; 37.037       ; -0.011     ; 7.516      ;
; 29.552 ; buffer11:delayer_r|line1[630] ; brick_edge_found_sum[17]  ; OSC_27       ; OSC_27      ; 37.037       ; 0.018      ; 7.535      ;
; 29.561 ; buffer11:delayer_g|line1[630] ; brick_edge_found_sum[16]  ; OSC_27       ; OSC_27      ; 37.037       ; -0.011     ; 7.497      ;
; 29.577 ; buffer11:delayer_g|line1[629] ; brick_edge_found_sum[15]  ; OSC_27       ; OSC_27      ; 37.037       ; -0.011     ; 7.481      ;
; 29.588 ; buffer11:delayer_g|line1[629] ; pipe_corner_found_sum[17] ; OSC_27       ; OSC_27      ; 37.037       ; -0.031     ; 7.450      ;
; 29.588 ; buffer11:delayer_g|line1[631] ; brick_edge_found_sum[17]  ; OSC_27       ; OSC_27      ; 37.037       ; -0.011     ; 7.470      ;
; 29.596 ; buffer11:delayer_g|line1[630] ; brick_edge_found_sum[15]  ; OSC_27       ; OSC_27      ; 37.037       ; -0.011     ; 7.462      ;
; 29.598 ; buffer11:delayer_g|line2[639] ; brick_edge_found_sum[17]  ; OSC_27       ; OSC_27      ; 37.037       ; 0.013      ; 7.484      ;
; 29.603 ; buffer11:delayer_g|line2[638] ; brick_edge_found_sum[17]  ; OSC_27       ; OSC_27      ; 37.037       ; 0.013      ; 7.479      ;
; 29.607 ; buffer11:delayer_g|line1[630] ; pipe_corner_found_sum[17] ; OSC_27       ; OSC_27      ; 37.037       ; -0.031     ; 7.431      ;
; 29.612 ; buffer11:delayer_g|line1[629] ; brick_edge_found_sum[14]  ; OSC_27       ; OSC_27      ; 37.037       ; -0.011     ; 7.446      ;
; 29.612 ; buffer11:delayer_g|line1[632] ; brick_edge_found_sum[17]  ; OSC_27       ; OSC_27      ; 37.037       ; -0.011     ; 7.446      ;
; 29.626 ; buffer11:delayer_r|line1[632] ; brick_edge_found_sum[17]  ; OSC_27       ; OSC_27      ; 37.037       ; 0.018      ; 7.461      ;
; 29.631 ; buffer11:delayer_g|line1[630] ; brick_edge_found_sum[14]  ; OSC_27       ; OSC_27      ; 37.037       ; -0.011     ; 7.427      ;
; 29.644 ; buffer11:delayer_r|line2[639] ; brick_edge_found_sum[17]  ; OSC_27       ; OSC_27      ; 37.037       ; 0.018      ; 7.443      ;
; 29.646 ; buffer11:delayer_r|line1[630] ; brick_edge_found_sum[16]  ; OSC_27       ; OSC_27      ; 37.037       ; 0.018      ; 7.441      ;
; 29.647 ; buffer11:delayer_g|line1[629] ; brick_edge_found_sum[13]  ; OSC_27       ; OSC_27      ; 37.037       ; -0.011     ; 7.411      ;
; 29.653 ; buffer11:delayer_g|line2[631] ; brick_edge_found_sum[17]  ; OSC_27       ; OSC_27      ; 37.037       ; 0.000      ; 7.416      ;
; 29.666 ; buffer11:delayer_r|line2[631] ; brick_edge_found_sum[17]  ; OSC_27       ; OSC_27      ; 37.037       ; 0.016      ; 7.419      ;
; 29.666 ; buffer11:delayer_g|line1[630] ; brick_edge_found_sum[13]  ; OSC_27       ; OSC_27      ; 37.037       ; -0.011     ; 7.392      ;
; 29.681 ; buffer11:delayer_r|line1[630] ; brick_edge_found_sum[15]  ; OSC_27       ; OSC_27      ; 37.037       ; 0.018      ; 7.406      ;
; 29.682 ; buffer11:delayer_g|line1[629] ; brick_edge_found_sum[12]  ; OSC_27       ; OSC_27      ; 37.037       ; -0.011     ; 7.376      ;
; 29.682 ; buffer11:delayer_g|line1[629] ; pipe_corner_found_sum[16] ; OSC_27       ; OSC_27      ; 37.037       ; -0.031     ; 7.356      ;
; 29.682 ; buffer11:delayer_g|line1[631] ; brick_edge_found_sum[16]  ; OSC_27       ; OSC_27      ; 37.037       ; -0.011     ; 7.376      ;
; 29.682 ; buffer11:delayer_r|line3[634] ; brick_edge_found_sum[17]  ; OSC_27       ; OSC_27      ; 37.037       ; 0.011      ; 7.398      ;
; 29.692 ; buffer11:delayer_g|line2[639] ; brick_edge_found_sum[16]  ; OSC_27       ; OSC_27      ; 37.037       ; 0.013      ; 7.390      ;
; 29.697 ; buffer11:delayer_r|line1[629] ; brick_edge_found_sum[17]  ; OSC_27       ; OSC_27      ; 37.037       ; 0.018      ; 7.390      ;
; 29.697 ; buffer11:delayer_g|line2[638] ; brick_edge_found_sum[16]  ; OSC_27       ; OSC_27      ; 37.037       ; 0.013      ; 7.385      ;
; 29.701 ; buffer11:delayer_r|line1[631] ; brick_edge_found_sum[17]  ; OSC_27       ; OSC_27      ; 37.037       ; 0.018      ; 7.386      ;
; 29.701 ; buffer11:delayer_g|line1[630] ; brick_edge_found_sum[12]  ; OSC_27       ; OSC_27      ; 37.037       ; -0.011     ; 7.357      ;
; 29.701 ; buffer11:delayer_g|line1[630] ; pipe_corner_found_sum[16] ; OSC_27       ; OSC_27      ; 37.037       ; -0.031     ; 7.337      ;
; 29.706 ; buffer11:delayer_g|line1[632] ; brick_edge_found_sum[16]  ; OSC_27       ; OSC_27      ; 37.037       ; -0.011     ; 7.352      ;
; 29.711 ; buffer11:delayer_r|line2[638] ; brick_edge_found_sum[17]  ; OSC_27       ; OSC_27      ; 37.037       ; 0.018      ; 7.376      ;
; 29.715 ; buffer11:delayer_g|line2[630] ; brick_edge_found_sum[17]  ; OSC_27       ; OSC_27      ; 37.037       ; 0.000      ; 7.354      ;
; 29.716 ; buffer11:delayer_r|line1[630] ; brick_edge_found_sum[14]  ; OSC_27       ; OSC_27      ; 37.037       ; 0.018      ; 7.371      ;
; 29.717 ; buffer11:delayer_g|line1[629] ; brick_edge_found_sum[11]  ; OSC_27       ; OSC_27      ; 37.037       ; -0.011     ; 7.341      ;
; 29.717 ; buffer11:delayer_g|line1[629] ; pipe_corner_found_sum[15] ; OSC_27       ; OSC_27      ; 37.037       ; -0.031     ; 7.321      ;
; 29.717 ; buffer11:delayer_g|line1[631] ; brick_edge_found_sum[15]  ; OSC_27       ; OSC_27      ; 37.037       ; -0.011     ; 7.341      ;
; 29.720 ; buffer11:delayer_r|line1[632] ; brick_edge_found_sum[16]  ; OSC_27       ; OSC_27      ; 37.037       ; 0.018      ; 7.367      ;
; 29.727 ; buffer11:delayer_g|line2[639] ; brick_edge_found_sum[15]  ; OSC_27       ; OSC_27      ; 37.037       ; 0.013      ; 7.355      ;
; 29.728 ; buffer11:delayer_g|line1[631] ; pipe_corner_found_sum[17] ; OSC_27       ; OSC_27      ; 37.037       ; -0.031     ; 7.310      ;
; 29.730 ; buffer11:delayer_g|line2[632] ; brick_edge_found_sum[17]  ; OSC_27       ; OSC_27      ; 37.037       ; 0.000      ; 7.339      ;
; 29.732 ; buffer11:delayer_g|line2[638] ; brick_edge_found_sum[15]  ; OSC_27       ; OSC_27      ; 37.037       ; 0.013      ; 7.350      ;
; 29.733 ; buffer11:delayer_b|line1[634] ; brick_edge_found_sum[17]  ; OSC_27       ; OSC_27      ; 37.037       ; 0.010      ; 7.346      ;
; 29.733 ; buffer11:delayer_b|line1[632] ; brick_edge_found_sum[17]  ; OSC_27       ; OSC_27      ; 37.037       ; 0.010      ; 7.346      ;
; 29.736 ; buffer11:delayer_g|line2[639] ; pipe_corner_found_sum[17] ; OSC_27       ; OSC_27      ; 37.037       ; -0.007     ; 7.326      ;
; 29.736 ; buffer11:delayer_g|line1[630] ; brick_edge_found_sum[11]  ; OSC_27       ; OSC_27      ; 37.037       ; -0.011     ; 7.322      ;
; 29.736 ; buffer11:delayer_g|line1[630] ; pipe_corner_found_sum[15] ; OSC_27       ; OSC_27      ; 37.037       ; -0.031     ; 7.302      ;
; 29.737 ; buffer11:delayer_g|line1[639] ; brick_edge_found_sum[17]  ; OSC_27       ; OSC_27      ; 37.037       ; -0.011     ; 7.321      ;
; 29.738 ; buffer11:delayer_r|line2[639] ; brick_edge_found_sum[16]  ; OSC_27       ; OSC_27      ; 37.037       ; 0.018      ; 7.349      ;
; 29.741 ; buffer11:delayer_g|line1[632] ; brick_edge_found_sum[15]  ; OSC_27       ; OSC_27      ; 37.037       ; -0.011     ; 7.317      ;
; 29.741 ; buffer11:delayer_g|line2[638] ; pipe_corner_found_sum[17] ; OSC_27       ; OSC_27      ; 37.037       ; -0.007     ; 7.321      ;
; 29.746 ; buffer11:delayer_g|line2[635] ; brick_edge_found_sum[17]  ; OSC_27       ; OSC_27      ; 37.037       ; 0.000      ; 7.323      ;
; 29.747 ; buffer11:delayer_g|line2[631] ; brick_edge_found_sum[16]  ; OSC_27       ; OSC_27      ; 37.037       ; 0.000      ; 7.322      ;
; 29.747 ; buffer11:delayer_g|line3[634] ; pipe_corner_found_sum[17] ; OSC_27       ; OSC_27      ; 37.037       ; -0.026     ; 7.296      ;
; 29.751 ; buffer11:delayer_r|line1[630] ; brick_edge_found_sum[13]  ; OSC_27       ; OSC_27      ; 37.037       ; 0.018      ; 7.336      ;
; 29.752 ; buffer11:delayer_g|line1[629] ; brick_edge_found_sum[10]  ; OSC_27       ; OSC_27      ; 37.037       ; -0.011     ; 7.306      ;
; 29.752 ; buffer11:delayer_g|line1[629] ; pipe_corner_found_sum[14] ; OSC_27       ; OSC_27      ; 37.037       ; -0.031     ; 7.286      ;
; 29.752 ; buffer11:delayer_g|line1[631] ; brick_edge_found_sum[14]  ; OSC_27       ; OSC_27      ; 37.037       ; -0.011     ; 7.306      ;
; 29.754 ; buffer11:delayer_g|line1[632] ; pipe_corner_found_sum[17] ; OSC_27       ; OSC_27      ; 37.037       ; -0.031     ; 7.284      ;
; 29.755 ; buffer11:delayer_r|line1[632] ; brick_edge_found_sum[15]  ; OSC_27       ; OSC_27      ; 37.037       ; 0.018      ; 7.332      ;
; 29.760 ; buffer11:delayer_r|line2[631] ; brick_edge_found_sum[16]  ; OSC_27       ; OSC_27      ; 37.037       ; 0.016      ; 7.325      ;
; 29.762 ; buffer11:delayer_g|line2[639] ; brick_edge_found_sum[14]  ; OSC_27       ; OSC_27      ; 37.037       ; 0.013      ; 7.320      ;
; 29.763 ; buffer11:delayer_b|line1[630] ; brick_edge_found_sum[17]  ; OSC_27       ; OSC_27      ; 37.037       ; 0.010      ; 7.316      ;
; 29.767 ; buffer11:delayer_g|line2[638] ; brick_edge_found_sum[14]  ; OSC_27       ; OSC_27      ; 37.037       ; 0.013      ; 7.315      ;
; 29.771 ; buffer11:delayer_g|line1[630] ; brick_edge_found_sum[10]  ; OSC_27       ; OSC_27      ; 37.037       ; -0.011     ; 7.287      ;
; 29.771 ; buffer11:delayer_g|line1[630] ; pipe_corner_found_sum[14] ; OSC_27       ; OSC_27      ; 37.037       ; -0.031     ; 7.267      ;
; 29.773 ; buffer11:delayer_r|line2[639] ; brick_edge_found_sum[15]  ; OSC_27       ; OSC_27      ; 37.037       ; 0.018      ; 7.314      ;
; 29.776 ; buffer11:delayer_r|line3[634] ; brick_edge_found_sum[16]  ; OSC_27       ; OSC_27      ; 37.037       ; 0.011      ; 7.304      ;
; 29.776 ; buffer11:delayer_g|line1[632] ; brick_edge_found_sum[14]  ; OSC_27       ; OSC_27      ; 37.037       ; -0.011     ; 7.282      ;
; 29.777 ; buffer11:delayer_r|line2[633] ; brick_edge_found_sum[17]  ; OSC_27       ; OSC_27      ; 37.037       ; 0.010      ; 7.302      ;
; 29.778 ; Add490~0_OTERM15              ; brick_edge_found_sum[17]  ; OSC_27       ; OSC_27      ; 37.037       ; -0.011     ; 7.280      ;
; 29.782 ; buffer11:delayer_g|line2[631] ; brick_edge_found_sum[15]  ; OSC_27       ; OSC_27      ; 37.037       ; 0.000      ; 7.287      ;
; 29.784 ; buffer11:delayer_g|line2[629] ; brick_edge_found_sum[17]  ; OSC_27       ; OSC_27      ; 37.037       ; 0.000      ; 7.285      ;
; 29.785 ; buffer11:delayer_r|line1[637] ; brick_edge_found_sum[17]  ; OSC_27       ; OSC_27      ; 37.037       ; 0.013      ; 7.297      ;
; 29.786 ; buffer11:delayer_r|line1[630] ; brick_edge_found_sum[12]  ; OSC_27       ; OSC_27      ; 37.037       ; 0.018      ; 7.301      ;
; 29.787 ; buffer11:delayer_g|line1[629] ; brick_edge_found_sum[9]   ; OSC_27       ; OSC_27      ; 37.037       ; -0.011     ; 7.271      ;
; 29.787 ; buffer11:delayer_g|line1[629] ; pipe_corner_found_sum[13] ; OSC_27       ; OSC_27      ; 37.037       ; -0.031     ; 7.251      ;
; 29.787 ; buffer11:delayer_g|line1[631] ; brick_edge_found_sum[13]  ; OSC_27       ; OSC_27      ; 37.037       ; -0.011     ; 7.271      ;
; 29.790 ; buffer11:delayer_r|line1[632] ; brick_edge_found_sum[14]  ; OSC_27       ; OSC_27      ; 37.037       ; 0.018      ; 7.297      ;
; 29.790 ; buffer11:delayer_r|line2[632] ; brick_edge_found_sum[17]  ; OSC_27       ; OSC_27      ; 37.037       ; 0.010      ; 7.289      ;
; 29.791 ; buffer11:delayer_r|line1[629] ; brick_edge_found_sum[16]  ; OSC_27       ; OSC_27      ; 37.037       ; 0.018      ; 7.296      ;
; 29.791 ; Add371~0_OTERM69              ; brick_edge_found_sum[17]  ; OSC_27       ; OSC_27      ; 37.037       ; 0.013      ; 7.291      ;
; 29.793 ; buffer11:delayer_g|line1[635] ; brick_edge_found_sum[17]  ; OSC_27       ; OSC_27      ; 37.037       ; -0.011     ; 7.265      ;
; 29.795 ; buffer11:delayer_r|line1[631] ; brick_edge_found_sum[16]  ; OSC_27       ; OSC_27      ; 37.037       ; 0.018      ; 7.292      ;
; 29.795 ; buffer11:delayer_r|line2[631] ; brick_edge_found_sum[15]  ; OSC_27       ; OSC_27      ; 37.037       ; 0.016      ; 7.290      ;
; 29.797 ; buffer11:delayer_g|line2[639] ; brick_edge_found_sum[13]  ; OSC_27       ; OSC_27      ; 37.037       ; 0.013      ; 7.285      ;
; 29.798 ; buffer11:delayer_r|line3[639] ; brick_edge_found_sum[17]  ; OSC_27       ; OSC_27      ; 37.037       ; 0.010      ; 7.281      ;
; 29.801 ; buffer11:delayer_r|line2[630] ; brick_edge_found_sum[17]  ; OSC_27       ; OSC_27      ; 37.037       ; 0.010      ; 7.278      ;
; 29.802 ; buffer11:delayer_g|line2[638] ; brick_edge_found_sum[13]  ; OSC_27       ; OSC_27      ; 37.037       ; 0.013      ; 7.280      ;
; 29.805 ; buffer11:delayer_r|line2[638] ; brick_edge_found_sum[16]  ; OSC_27       ; OSC_27      ; 37.037       ; 0.018      ; 7.282      ;
; 29.806 ; buffer11:delayer_g|line1[630] ; brick_edge_found_sum[9]   ; OSC_27       ; OSC_27      ; 37.037       ; -0.011     ; 7.252      ;
; 29.806 ; buffer11:delayer_g|line1[630] ; pipe_corner_found_sum[13] ; OSC_27       ; OSC_27      ; 37.037       ; -0.031     ; 7.232      ;
; 29.808 ; buffer11:delayer_r|line2[639] ; brick_edge_found_sum[14]  ; OSC_27       ; OSC_27      ; 37.037       ; 0.018      ; 7.279      ;
; 29.809 ; buffer11:delayer_g|line2[630] ; brick_edge_found_sum[16]  ; OSC_27       ; OSC_27      ; 37.037       ; 0.000      ; 7.260      ;
; 29.810 ; buffer11:delayer_r|line1[638] ; brick_edge_found_sum[17]  ; OSC_27       ; OSC_27      ; 37.037       ; 0.013      ; 7.272      ;
; 29.811 ; buffer11:delayer_r|line3[634] ; brick_edge_found_sum[15]  ; OSC_27       ; OSC_27      ; 37.037       ; 0.011      ; 7.269      ;
; 29.811 ; buffer11:delayer_g|line1[632] ; brick_edge_found_sum[13]  ; OSC_27       ; OSC_27      ; 37.037       ; -0.011     ; 7.247      ;
+--------+-------------------------------+---------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'TD_CLK'                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                       ; To Node                                                                                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 31.954 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFDenominator[2]                        ; ITU_656_Decoder:u4|Data_Valid                                                                                                                                                              ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.159      ; 5.274      ;
; 32.008 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFDenominator[2]                        ; ITU_656_Decoder:u4|YCbCr[6]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.080      ; 5.141      ;
; 32.009 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFDenominator[2]                        ; ITU_656_Decoder:u4|YCbCr[1]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.080      ; 5.140      ;
; 32.009 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFDenominator[2]                        ; ITU_656_Decoder:u4|YCbCr[2]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.080      ; 5.140      ;
; 32.009 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFDenominator[2]                        ; ITU_656_Decoder:u4|YCbCr[3]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.080      ; 5.140      ;
; 32.010 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFDenominator[2]                        ; ITU_656_Decoder:u4|YCbCr[5]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.080      ; 5.139      ;
; 32.015 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFDenominator[2]                        ; ITU_656_Decoder:u4|YCbCr[7]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.080      ; 5.134      ;
; 32.016 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFDenominator[2]                        ; ITU_656_Decoder:u4|YCbCr[0]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.080      ; 5.133      ;
; 32.035 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[4]                          ; ITU_656_Decoder:u4|Data_Valid                                                                                                                                                              ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.186      ; 5.220      ;
; 32.072 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[0]                              ; ITU_656_Decoder:u4|Data_Valid                                                                                                                                                              ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.186      ; 5.183      ;
; 32.089 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[4]                          ; ITU_656_Decoder:u4|YCbCr[6]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.107      ; 5.087      ;
; 32.090 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[4]                          ; ITU_656_Decoder:u4|YCbCr[1]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.107      ; 5.086      ;
; 32.090 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[4]                          ; ITU_656_Decoder:u4|YCbCr[2]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.107      ; 5.086      ;
; 32.090 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[4]                          ; ITU_656_Decoder:u4|YCbCr[3]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.107      ; 5.086      ;
; 32.091 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[4]                          ; ITU_656_Decoder:u4|YCbCr[5]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.107      ; 5.085      ;
; 32.096 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[4]                          ; ITU_656_Decoder:u4|YCbCr[7]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.107      ; 5.080      ;
; 32.097 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[4]                          ; ITU_656_Decoder:u4|YCbCr[0]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.107      ; 5.079      ;
; 32.117 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[1]                              ; ITU_656_Decoder:u4|Data_Valid                                                                                                                                                              ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.186      ; 5.138      ;
; 32.126 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[0]                              ; ITU_656_Decoder:u4|YCbCr[6]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.107      ; 5.050      ;
; 32.127 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[0]                              ; ITU_656_Decoder:u4|YCbCr[1]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.107      ; 5.049      ;
; 32.127 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[0]                              ; ITU_656_Decoder:u4|YCbCr[2]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.107      ; 5.049      ;
; 32.127 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[0]                              ; ITU_656_Decoder:u4|YCbCr[3]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.107      ; 5.049      ;
; 32.128 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[0]                              ; ITU_656_Decoder:u4|YCbCr[5]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.107      ; 5.048      ;
; 32.133 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[0]                              ; ITU_656_Decoder:u4|YCbCr[7]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.107      ; 5.043      ;
; 32.134 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[0]                              ; ITU_656_Decoder:u4|YCbCr[0]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.107      ; 5.042      ;
; 32.152 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[2]                              ; ITU_656_Decoder:u4|Data_Valid                                                                                                                                                              ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.186      ; 5.103      ;
; 32.171 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[1]                              ; ITU_656_Decoder:u4|YCbCr[6]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.107      ; 5.005      ;
; 32.172 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[1]                              ; ITU_656_Decoder:u4|YCbCr[1]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.107      ; 5.004      ;
; 32.172 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[1]                              ; ITU_656_Decoder:u4|YCbCr[2]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.107      ; 5.004      ;
; 32.172 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[1]                              ; ITU_656_Decoder:u4|YCbCr[3]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.107      ; 5.004      ;
; 32.173 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[1]                              ; ITU_656_Decoder:u4|YCbCr[5]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.107      ; 5.003      ;
; 32.178 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[1]                              ; ITU_656_Decoder:u4|YCbCr[7]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.107      ; 4.998      ;
; 32.179 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[1]                              ; ITU_656_Decoder:u4|YCbCr[0]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.107      ; 4.997      ;
; 32.193 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[3]                              ; ITU_656_Decoder:u4|Data_Valid                                                                                                                                                              ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.186      ; 5.062      ;
; 32.206 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[2]                              ; ITU_656_Decoder:u4|YCbCr[6]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.107      ; 4.970      ;
; 32.207 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[2]                              ; ITU_656_Decoder:u4|YCbCr[1]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.107      ; 4.969      ;
; 32.207 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[2]                              ; ITU_656_Decoder:u4|YCbCr[2]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.107      ; 4.969      ;
; 32.207 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[2]                              ; ITU_656_Decoder:u4|YCbCr[3]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.107      ; 4.969      ;
; 32.208 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[2]                              ; ITU_656_Decoder:u4|YCbCr[5]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.107      ; 4.968      ;
; 32.213 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[2]                              ; ITU_656_Decoder:u4|YCbCr[7]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.107      ; 4.963      ;
; 32.214 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFDenominator[2]                        ; ITU_656_Decoder:u4|YCbCr[4]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.159      ; 5.014      ;
; 32.214 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[2]                              ; ITU_656_Decoder:u4|YCbCr[0]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.107      ; 4.962      ;
; 32.247 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[3]                              ; ITU_656_Decoder:u4|YCbCr[6]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.107      ; 4.929      ;
; 32.248 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[3]                              ; ITU_656_Decoder:u4|YCbCr[1]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.107      ; 4.928      ;
; 32.248 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[3]                              ; ITU_656_Decoder:u4|YCbCr[2]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.107      ; 4.928      ;
; 32.248 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[3]                              ; ITU_656_Decoder:u4|YCbCr[3]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.107      ; 4.928      ;
; 32.249 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[3]                              ; ITU_656_Decoder:u4|YCbCr[5]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.107      ; 4.927      ;
; 32.254 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[3]                              ; ITU_656_Decoder:u4|YCbCr[7]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.107      ; 4.922      ;
; 32.255 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[3]                              ; ITU_656_Decoder:u4|YCbCr[0]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.107      ; 4.921      ;
; 32.295 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[4]                          ; ITU_656_Decoder:u4|YCbCr[4]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.186      ; 4.960      ;
; 32.332 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[0]                              ; ITU_656_Decoder:u4|YCbCr[4]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.186      ; 4.923      ;
; 32.377 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[1]                              ; ITU_656_Decoder:u4|YCbCr[4]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.186      ; 4.878      ;
; 32.412 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[2]                              ; ITU_656_Decoder:u4|YCbCr[4]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.186      ; 4.843      ;
; 32.453 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[3]                              ; ITU_656_Decoder:u4|YCbCr[4]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.186      ; 4.802      ;
; 32.980 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[3]                          ; ITU_656_Decoder:u4|Data_Valid                                                                                                                                                              ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.159      ; 4.248      ;
; 33.034 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[3]                          ; ITU_656_Decoder:u4|YCbCr[6]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.080      ; 4.115      ;
; 33.035 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[3]                          ; ITU_656_Decoder:u4|YCbCr[1]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.080      ; 4.114      ;
; 33.035 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[3]                          ; ITU_656_Decoder:u4|YCbCr[2]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.080      ; 4.114      ;
; 33.035 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[3]                          ; ITU_656_Decoder:u4|YCbCr[3]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.080      ; 4.114      ;
; 33.036 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[3]                          ; ITU_656_Decoder:u4|YCbCr[5]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.080      ; 4.113      ;
; 33.041 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[3]                          ; ITU_656_Decoder:u4|YCbCr[7]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.080      ; 4.108      ;
; 33.042 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[3]                          ; ITU_656_Decoder:u4|YCbCr[0]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.080      ; 4.107      ;
; 33.240 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[3]                          ; ITU_656_Decoder:u4|YCbCr[4]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.159      ; 3.988      ;
; 33.649 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[2]                          ; ITU_656_Decoder:u4|Data_Valid                                                                                                                                                              ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.036      ; 3.456      ;
; 33.703 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[2]                          ; ITU_656_Decoder:u4|YCbCr[6]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; -0.043     ; 3.323      ;
; 33.704 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[2]                          ; ITU_656_Decoder:u4|YCbCr[1]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; -0.043     ; 3.322      ;
; 33.704 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[2]                          ; ITU_656_Decoder:u4|YCbCr[2]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; -0.043     ; 3.322      ;
; 33.704 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[2]                          ; ITU_656_Decoder:u4|YCbCr[3]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; -0.043     ; 3.322      ;
; 33.705 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[2]                          ; ITU_656_Decoder:u4|YCbCr[5]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; -0.043     ; 3.321      ;
; 33.710 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[2]                          ; ITU_656_Decoder:u4|YCbCr[7]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; -0.043     ; 3.316      ;
; 33.711 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[2]                          ; ITU_656_Decoder:u4|YCbCr[0]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; -0.043     ; 3.315      ;
; 33.890 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                                               ; TD_CLK       ; TD_CLK      ; 37.037       ; -0.052     ; 3.127      ;
; 33.909 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[2]                          ; ITU_656_Decoder:u4|YCbCr[4]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.036      ; 3.196      ;
; 33.946 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[3] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                                               ; TD_CLK       ; TD_CLK      ; 37.037       ; -0.097     ; 3.026      ;
; 34.070 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                                               ; TD_CLK       ; TD_CLK      ; 37.037       ; -0.042     ; 2.957      ;
; 34.075 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[2] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                                               ; TD_CLK       ; TD_CLK      ; 37.037       ; -0.097     ; 2.897      ;
; 34.090 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                                               ; TD_CLK       ; TD_CLK      ; 37.037       ; -0.052     ; 2.927      ;
; 34.098 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                                               ; TD_CLK       ; TD_CLK      ; 37.037       ; -0.054     ; 2.917      ;
; 34.099 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                                               ; TD_CLK       ; TD_CLK      ; 37.037       ; -0.054     ; 2.916      ;
; 34.108 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                                               ; TD_CLK       ; TD_CLK      ; 37.037       ; -0.052     ; 2.909      ;
; 34.154 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[3] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                                               ; TD_CLK       ; TD_CLK      ; 37.037       ; -0.099     ; 2.816      ;
; 34.155 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[3] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                                               ; TD_CLK       ; TD_CLK      ; 37.037       ; -0.099     ; 2.815      ;
; 34.248 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                                               ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.013      ; 2.834      ;
; 34.278 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                                               ; TD_CLK       ; TD_CLK      ; 37.037       ; -0.044     ; 2.747      ;
; 34.279 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                                               ; TD_CLK       ; TD_CLK      ; 37.037       ; -0.044     ; 2.746      ;
; 34.283 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[2] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                                               ; TD_CLK       ; TD_CLK      ; 37.037       ; -0.099     ; 2.687      ;
; 34.284 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[2] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                                               ; TD_CLK       ; TD_CLK      ; 37.037       ; -0.099     ; 2.686      ;
; 34.298 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                                               ; TD_CLK       ; TD_CLK      ; 37.037       ; -0.054     ; 2.717      ;
; 34.299 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                                               ; TD_CLK       ; TD_CLK      ; 37.037       ; -0.054     ; 2.716      ;
; 34.316 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                                               ; TD_CLK       ; TD_CLK      ; 37.037       ; -0.054     ; 2.699      ;
; 34.317 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                                               ; TD_CLK       ; TD_CLK      ; 37.037       ; -0.054     ; 2.698      ;
; 34.339 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                                                    ; TD_CLK       ; TD_CLK      ; 37.037       ; -0.030     ; 2.700      ;
; 34.339 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1                                              ; TD_CLK       ; TD_CLK      ; 37.037       ; -0.030     ; 2.700      ;
; 34.339 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a2                                              ; TD_CLK       ; TD_CLK      ; 37.037       ; -0.030     ; 2.700      ;
; 34.339 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                                               ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.000      ; 2.730      ;
; 34.342 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_we_reg       ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.303      ; 2.997      ;
; 34.342 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg0  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.301      ; 2.995      ;
; 34.342 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg0 ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.303      ; 2.997      ;
; 34.342 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg1 ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.303      ; 2.997      ;
; 34.342 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg2 ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.303      ; 2.997      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2'                                                                                                                                                                                 ;
+--------+----------------------------------+----------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                          ; Launch Clock                                                              ; Latch Clock                                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+----------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+
; 52.330 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.405      ;
; 52.330 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.405      ;
; 52.330 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.405      ;
; 52.330 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.405      ;
; 52.330 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.405      ;
; 52.330 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.405      ;
; 52.330 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.405      ;
; 52.330 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.405      ;
; 52.330 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.405      ;
; 52.389 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.346      ;
; 52.389 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.346      ;
; 52.389 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.346      ;
; 52.389 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.346      ;
; 52.389 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.346      ;
; 52.389 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.346      ;
; 52.389 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.346      ;
; 52.389 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.346      ;
; 52.389 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.346      ;
; 52.471 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.264      ;
; 52.471 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.264      ;
; 52.471 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.264      ;
; 52.471 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.264      ;
; 52.471 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.264      ;
; 52.471 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.264      ;
; 52.471 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.264      ;
; 52.471 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.264      ;
; 52.471 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.264      ;
; 52.497 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.238      ;
; 52.497 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.238      ;
; 52.497 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.238      ;
; 52.497 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.238      ;
; 52.497 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.238      ;
; 52.497 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.238      ;
; 52.497 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.238      ;
; 52.497 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.238      ;
; 52.497 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.238      ;
; 52.511 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.224      ;
; 52.555 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.180      ;
; 52.555 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.180      ;
; 52.555 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.180      ;
; 52.555 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.180      ;
; 52.555 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.180      ;
; 52.555 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.180      ;
; 52.555 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.180      ;
; 52.555 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.180      ;
; 52.555 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.180      ;
; 52.570 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.165      ;
; 52.636 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.099      ;
; 52.636 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.099      ;
; 52.636 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.099      ;
; 52.636 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.099      ;
; 52.636 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.099      ;
; 52.636 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.099      ;
; 52.636 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.099      ;
; 52.636 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.099      ;
; 52.636 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.099      ;
; 52.652 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.083      ;
; 52.678 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.057      ;
; 52.736 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.999      ;
; 52.817 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.918      ;
; 52.868 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.867      ;
; 52.868 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.867      ;
; 52.868 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.867      ;
; 52.868 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.867      ;
; 52.868 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.867      ;
; 52.868 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.867      ;
; 52.868 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.867      ;
; 52.868 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.867      ;
; 52.868 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.867      ;
; 52.933 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.802      ;
; 52.933 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.802      ;
; 52.933 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.802      ;
; 52.933 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.802      ;
; 52.933 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.802      ;
; 52.933 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.802      ;
; 52.933 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.802      ;
; 52.933 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.802      ;
; 52.933 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.802      ;
; 52.986 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.749      ;
; 52.986 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.749      ;
; 52.986 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.749      ;
; 52.986 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.749      ;
; 52.986 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.749      ;
; 52.986 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.749      ;
; 52.986 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.749      ;
; 52.986 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.749      ;
; 52.986 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.749      ;
; 53.049 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.686      ;
; 53.114 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.621      ;
; 53.167 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.568      ;
; 53.202 ; AUDIO_DAC_ADC:u12|BCK_DIV[1]     ; AUDIO_DAC_ADC:u12|BCK_DIV[2]     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.533      ;
; 53.208 ; AUDIO_DAC_ADC:u12|BCK_DIV[1]     ; AUDIO_DAC_ADC:u12|BCK_DIV[0]     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.527      ;
; 53.209 ; AUDIO_DAC_ADC:u12|BCK_DIV[1]     ; AUDIO_DAC_ADC:u12|oAUD_BCK       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.526      ;
; 53.211 ; AUDIO_DAC_ADC:u12|BCK_DIV[2]     ; AUDIO_DAC_ADC:u12|oAUD_BCK       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.524      ;
; 53.213 ; AUDIO_DAC_ADC:u12|BCK_DIV[2]     ; AUDIO_DAC_ADC:u12|BCK_DIV[1]     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.522      ;
; 53.327 ; AUDIO_DAC_ADC:u12|BCK_DIV[0]     ; AUDIO_DAC_ADC:u12|oAUD_BCK       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.408      ;
; 53.329 ; AUDIO_DAC_ADC:u12|BCK_DIV[0]     ; AUDIO_DAC_ADC:u12|BCK_DIV[1]     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.406      ;
; 53.331 ; AUDIO_DAC_ADC:u12|BCK_DIV[0]     ; AUDIO_DAC_ADC:u12|BCK_DIV[2]     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.404      ;
; 53.331 ; AUDIO_DAC_ADC:u12|BCK_DIV[2]     ; AUDIO_DAC_ADC:u12|BCK_DIV[0]     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.404      ;
; 53.368 ; AUDIO_DAC_ADC:u12|LRCK_1X        ; AUDIO_DAC_ADC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.367      ;
+--------+----------------------------------+----------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'OSC_27'                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                      ; To Node                                                                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.215 ; VGA_Ctrl:u9|oVGA_HS                                                                                                                                            ; VGA_Ctrl:u9|oVGA_HS                                                                                                                                            ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                    ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                    ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; jump_flag_ctrl                                                                                                                                                 ; jump_flag_ctrl                                                                                                                                                 ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; counter_jump[0]                                                                                                                                                ; counter_jump[0]                                                                                                                                                ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; BTN_a                                                                                                                                                          ; BTN_a                                                                                                                                                          ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.367      ;
; 0.238 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[0] ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2                   ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                         ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.390      ;
; 0.239 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[7] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[7] ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; buffer11:delayer_b|line6[632]                                                                                                                                  ; buffer11:delayer_b|line6[633]                                                                                                                                  ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.391      ;
; 0.240 ; YCbCr2RGB:u8|Y_OUT[5]                                                                                                                                          ; YCbCr2RGB:u8|oGreen[5]                                                                                                                                         ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                   ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                         ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[9] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[9] ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.392      ;
; 0.241 ; buffer11:delayer_g|line9[634]                                                                                                                                  ; buffer11:delayer_g|line9[635]                                                                                                                                  ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; YCbCr2RGB:u8|Y_OUT[4]                                                                                                                                          ; YCbCr2RGB:u8|oGreen[4]                                                                                                                                         ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.393      ;
; 0.243 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[2] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[2] ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.395      ;
; 0.247 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.399      ;
; 0.249 ; buffer11:delayer_b|line1[634]                                                                                                                                  ; buffer11:delayer_b|line1[635]                                                                                                                                  ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.401      ;
; 0.252 ; buffer11:delayer_b|line1[631]                                                                                                                                  ; buffer11:delayer_b|line1[632]                                                                                                                                  ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.404      ;
; 0.253 ; buffer11:delayer_g|line4[634]                                                                                                                                  ; buffer11:delayer_g|line4[635]                                                                                                                                  ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.405      ;
; 0.254 ; buffer11:delayer_g|line9[629]                                                                                                                                  ; buffer11:delayer_g|line9[630]                                                                                                                                  ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.406      ;
; 0.254 ; buffer11:delayer_b|line10[630]                                                                                                                                 ; buffer11:delayer_b|line10[631]                                                                                                                                 ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.406      ;
; 0.256 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.408      ;
; 0.257 ; buffer11:delayer_r|line10[637]                                                                                                                                 ; buffer11:delayer_r|line10[638]                                                                                                                                 ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.409      ;
; 0.257 ; buffer11:delayer_b|line6[638]                                                                                                                                  ; buffer11:delayer_b|line6[639]                                                                                                                                  ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.409      ;
; 0.257 ; buffer11:delayer_b|line6[636]                                                                                                                                  ; buffer11:delayer_b|line6[637]                                                                                                                                  ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.409      ;
; 0.258 ; buffer11:delayer_g|line6[638]                                                                                                                                  ; buffer11:delayer_g|line6[639]                                                                                                                                  ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.410      ;
; 0.258 ; buffer11:delayer_b|line4[632]                                                                                                                                  ; buffer11:delayer_b|line4[633]                                                                                                                                  ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.410      ;
; 0.258 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.410      ;
; 0.259 ; buffer11:delayer_g|line9[630]                                                                                                                                  ; buffer11:delayer_g|line9[631]                                                                                                                                  ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.411      ;
; 0.259 ; buffer11:delayer_b|line5[635]                                                                                                                                  ; buffer11:delayer_b|line5[636]                                                                                                                                  ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.411      ;
; 0.259 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.411      ;
; 0.260 ; buffer11:delayer_b|line5[632]                                                                                                                                  ; buffer11:delayer_b|line5[633]                                                                                                                                  ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.412      ;
; 0.260 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.412      ;
; 0.261 ; buffer11:delayer_g|line8[633]                                                                                                                                  ; buffer11:delayer_g|line8[634]                                                                                                                                  ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.413      ;
; 0.261 ; buffer11:delayer_g|line1[637]                                                                                                                                  ; buffer11:delayer_g|line1[638]                                                                                                                                  ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.413      ;
; 0.261 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.413      ;
; 0.262 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.414      ;
; 0.263 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.415      ;
; 0.264 ; buffer11:delayer_b|line3[635]                                                                                                                                  ; buffer11:delayer_b|line3[636]                                                                                                                                  ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.416      ;
; 0.266 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT0                 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_out10~DATAOUT16                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT0                 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_out10~DATAOUT24                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT0                 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_out10~DATAOUT15                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT0                 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_out10~DATAOUT23                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT0                 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_out10~DATAOUT14                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT0                 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_out10~DATAOUT22                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT0                 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_out10~DATAOUT20                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT0                 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_out10~DATAOUT21                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT0                 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_out10~DATAOUT19                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT0                 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_out10~DATAOUT18                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT0                 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_out10~DATAOUT17                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT0                 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_out10~DATAOUT13                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT0                 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_out10~DATAOUT12                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT0                 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_out10~DATAOUT11                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT0                 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_out10~DATAOUT9                                ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT0                 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_out10~DATAOUT10                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT0                 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_out10~DATAOUT8                                ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT0                 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_out10~DATAOUT7                                ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT0                 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_out10~DATAOUT6                                ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT0                 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_out10~DATAOUT5                                ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT0                 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|mac_out10~DATAOUT16                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT0                 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|mac_out10~DATAOUT24                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT0                 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|mac_out10~DATAOUT15                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT0                 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|mac_out10~DATAOUT23                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT0                 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|mac_out10~DATAOUT14                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT0                 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|mac_out10~DATAOUT22                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT0                 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|mac_out10~DATAOUT20                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT0                 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|mac_out10~DATAOUT21                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT0                 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|mac_out10~DATAOUT19                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT0                 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|mac_out10~DATAOUT18                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT0                 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|mac_out10~DATAOUT17                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT0                 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|mac_out10~DATAOUT13                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT0                 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|mac_out10~DATAOUT12                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT0                 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|mac_out10~DATAOUT11                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT0                 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|mac_out10~DATAOUT9                                ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT0                 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|mac_out10~DATAOUT10                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT0                 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|mac_out10~DATAOUT8                                ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT0                 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|mac_out10~DATAOUT7                                ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT0                 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|mac_out10~DATAOUT6                                ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT0                 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|mac_out10~DATAOUT5                                ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT0                 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|mac_out10~DATAOUT4                                ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT0                 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|mac_out10~DATAOUT3                                ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.309      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'OSC_50'                                                                                                                                    ;
+-------+-----------------------------------+-----------------------------------+-----------------------+-------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                           ; Launch Clock          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+-----------------------------------+-----------------------+-------------+--------------+------------+------------+
; 0.215 ; Reset_Delay:u3|oRST_0             ; Reset_Delay:u3|oRST_0             ; Reset_Delay:u3|oRST_0 ; OSC_50      ; 0.000        ; -0.141     ; 0.367      ;
; 0.215 ; Reset_Delay:u3|oRST_0             ; Reset_Delay:u3|oRST_0             ; Reset_Delay:u3|oRST_0 ; OSC_50      ; 0.000        ; -0.141     ; 0.367      ;
; 0.215 ; Reset_Delay:u3|oRST_2             ; Reset_Delay:u3|oRST_2             ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Reset_Delay:u3|Cont[0]            ; Reset_Delay:u3|Cont[0]            ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Reset_Delay:u3|oRST_1             ; Reset_Delay:u3|oRST_1             ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; seconds_thousands[0]              ; seconds_thousands[0]              ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; seconds_thousands[1]              ; seconds_thousands[1]              ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; seconds_thousands[2]              ; seconds_thousands[2]              ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; seconds_thousands[3]              ; seconds_thousands[3]              ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; I2C_AV_Config:u1|mI2C_CTRL_CLK    ; I2C_AV_Config:u1|mI2C_CTRL_CLK    ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.241 ; counter_ones[26]                  ; counter_ones[26]                  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.393      ;
; 0.243 ; I2C_AV_Config:u1|mI2C_CLK_DIV[15] ; I2C_AV_Config:u1|mI2C_CLK_DIV[15] ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.395      ;
; 0.247 ; seconds_ones[3]                   ; seconds_ones[3]                   ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.399      ;
; 0.254 ; Reset_Delay:u3|Cont[20]           ; Reset_Delay:u3|Cont[0]            ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.406      ;
; 0.268 ; seconds_hundreds[3]               ; seconds_hundreds[3]               ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.420      ;
; 0.274 ; seconds_thousands[1]              ; seconds_thousands[3]              ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.426      ;
; 0.276 ; seconds_thousands[0]              ; seconds_thousands[2]              ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.428      ;
; 0.279 ; seconds_thousands[0]              ; seconds_thousands[1]              ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.431      ;
; 0.330 ; Reset_Delay:u3|Cont[20]           ; Reset_Delay:u3|oRST_1             ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.482      ;
; 0.334 ; Reset_Delay:u3|Cont[20]           ; Reset_Delay:u3|oRST_0             ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.486      ;
; 0.335 ; Reset_Delay:u3|Cont[20]           ; Reset_Delay:u3|oRST_2             ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.487      ;
; 0.353 ; I2C_AV_Config:u1|mI2C_CLK_DIV[0]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[0]  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.505      ;
; 0.355 ; Reset_Delay:u3|Cont[11]           ; Reset_Delay:u3|Cont[11]           ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.507      ;
; 0.357 ; I2C_AV_Config:u1|mI2C_CLK_DIV[1]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[1]  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.509      ;
; 0.358 ; counter_ones[4]                   ; counter_ones[4]                   ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; counter_ones[1]                   ; counter_ones[1]                   ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; counter_ones[24]                  ; counter_ones[24]                  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.510      ;
; 0.359 ; Reset_Delay:u3|Cont[2]            ; Reset_Delay:u3|Cont[2]            ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.511      ;
; 0.360 ; I2C_AV_Config:u1|mI2C_CLK_DIV[11] ; I2C_AV_Config:u1|mI2C_CLK_DIV[11] ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; I2C_AV_Config:u1|mI2C_CLK_DIV[9]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[9]  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; I2C_AV_Config:u1|mI2C_CLK_DIV[2]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[2]  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.512      ;
; 0.361 ; I2C_AV_Config:u1|mI2C_CLK_DIV[7]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[7]  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; I2C_AV_Config:u1|mI2C_CLK_DIV[14] ; I2C_AV_Config:u1|mI2C_CLK_DIV[14] ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; I2C_AV_Config:u1|mI2C_CLK_DIV[13] ; I2C_AV_Config:u1|mI2C_CLK_DIV[13] ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; I2C_AV_Config:u1|mI2C_CLK_DIV[4]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[4]  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.513      ;
; 0.362 ; counter_ones[10]                  ; counter_ones[10]                  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.514      ;
; 0.362 ; Reset_Delay:u3|Cont[6]            ; Reset_Delay:u3|Cont[6]            ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.514      ;
; 0.362 ; Reset_Delay:u3|Cont[4]            ; Reset_Delay:u3|Cont[4]            ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.514      ;
; 0.363 ; counter_ones[6]                   ; counter_ones[6]                   ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.515      ;
; 0.363 ; counter_ones[8]                   ; counter_ones[8]                   ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.515      ;
; 0.363 ; counter_ones[11]                  ; counter_ones[11]                  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.515      ;
; 0.365 ; seconds_ones[1]                   ; seconds_ones[1]                   ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.517      ;
; 0.365 ; Reset_Delay:u3|Cont[9]            ; Reset_Delay:u3|Cont[9]            ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.517      ;
; 0.365 ; Reset_Delay:u3|Cont[10]           ; Reset_Delay:u3|Cont[10]           ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.517      ;
; 0.365 ; Reset_Delay:u3|Cont[8]            ; Reset_Delay:u3|Cont[8]            ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.517      ;
; 0.365 ; Reset_Delay:u3|Cont[12]           ; Reset_Delay:u3|Cont[12]           ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.517      ;
; 0.367 ; Reset_Delay:u3|Cont[18]           ; Reset_Delay:u3|Cont[18]           ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.519      ;
; 0.367 ; Reset_Delay:u3|Cont[15]           ; Reset_Delay:u3|Cont[15]           ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.519      ;
; 0.367 ; Reset_Delay:u3|Cont[13]           ; Reset_Delay:u3|Cont[13]           ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.519      ;
; 0.369 ; counter_ones[16]                  ; counter_ones[16]                  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.521      ;
; 0.369 ; counter_ones[18]                  ; counter_ones[18]                  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.521      ;
; 0.370 ; Reset_Delay:u3|Cont[20]           ; Reset_Delay:u3|Cont[20]           ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.522      ;
; 0.371 ; counter_ones[0]                   ; counter_ones[0]                   ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; I2C_AV_Config:u1|mI2C_CLK_DIV[8]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[8]  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; I2C_AV_Config:u1|mI2C_CLK_DIV[10] ; I2C_AV_Config:u1|mI2C_CLK_DIV[10] ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; I2C_AV_Config:u1|mI2C_CLK_DIV[3]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[3]  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.523      ;
; 0.372 ; counter_ones[5]                   ; counter_ones[5]                   ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; counter_ones[3]                   ; counter_ones[3]                   ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; counter_ones[2]                   ; counter_ones[2]                   ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; Reset_Delay:u3|Cont[1]            ; Reset_Delay:u3|Cont[1]            ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; I2C_AV_Config:u1|mI2C_CLK_DIV[6]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[6]  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; I2C_AV_Config:u1|mI2C_CLK_DIV[12] ; I2C_AV_Config:u1|mI2C_CLK_DIV[12] ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; I2C_AV_Config:u1|mI2C_CLK_DIV[5]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[5]  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.524      ;
; 0.374 ; counter_ones[9]                   ; counter_ones[9]                   ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.526      ;
; 0.375 ; seconds_ones[2]                   ; seconds_ones[2]                   ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.527      ;
; 0.376 ; Reset_Delay:u3|Cont[19]           ; Reset_Delay:u3|Cont[19]           ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.528      ;
; 0.376 ; Reset_Delay:u3|Cont[3]            ; Reset_Delay:u3|Cont[3]            ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.528      ;
; 0.377 ; Reset_Delay:u3|Cont[14]           ; Reset_Delay:u3|Cont[14]           ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.529      ;
; 0.378 ; Reset_Delay:u3|Cont[17]           ; Reset_Delay:u3|Cont[17]           ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.530      ;
; 0.378 ; Reset_Delay:u3|Cont[16]           ; Reset_Delay:u3|Cont[16]           ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.530      ;
; 0.378 ; Reset_Delay:u3|Cont[7]            ; Reset_Delay:u3|Cont[7]            ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.530      ;
; 0.378 ; Reset_Delay:u3|Cont[5]            ; Reset_Delay:u3|Cont[5]            ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.530      ;
; 0.380 ; Reset_Delay:u3|Cont[21]           ; Reset_Delay:u3|Cont[21]           ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.532      ;
; 0.382 ; seconds_hundreds[1]               ; seconds_hundreds[1]               ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.534      ;
; 0.382 ; Reset_Delay:u3|Cont[21]           ; Reset_Delay:u3|Cont[0]            ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.534      ;
; 0.384 ; seconds_hundreds[0]               ; seconds_hundreds[0]               ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.536      ;
; 0.389 ; seconds_hundreds[2]               ; seconds_hundreds[2]               ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.541      ;
; 0.398 ; seconds_thousands[2]              ; seconds_thousands[3]              ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.550      ;
; 0.401 ; seconds_tens[2]                   ; seconds_tens[2]                   ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.553      ;
; 0.403 ; seconds_tens[0]                   ; seconds_tens[0]                   ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.555      ;
; 0.403 ; seconds_thousands[1]              ; seconds_thousands[2]              ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.555      ;
; 0.412 ; seconds_tens[1]                   ; seconds_tens[1]                   ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.564      ;
; 0.418 ; seconds_tens[3]                   ; seconds_tens[3]                   ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.570      ;
; 0.448 ; seconds_ones[0]                   ; seconds_ones[0]                   ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.600      ;
; 0.491 ; I2C_AV_Config:u1|mI2C_CLK_DIV[0]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[1]  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.643      ;
; 0.493 ; Reset_Delay:u3|Cont[11]           ; Reset_Delay:u3|Cont[12]           ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.645      ;
; 0.495 ; I2C_AV_Config:u1|mI2C_CLK_DIV[1]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[2]  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.647      ;
; 0.496 ; counter_ones[1]                   ; counter_ones[2]                   ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.648      ;
; 0.498 ; I2C_AV_Config:u1|mI2C_CLK_DIV[9]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[10] ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.650      ;
; 0.498 ; I2C_AV_Config:u1|mI2C_CLK_DIV[2]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[3]  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.650      ;
; 0.498 ; I2C_AV_Config:u1|mI2C_CLK_DIV[11] ; I2C_AV_Config:u1|mI2C_CLK_DIV[12] ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.650      ;
; 0.499 ; I2C_AV_Config:u1|mI2C_CLK_DIV[14] ; I2C_AV_Config:u1|mI2C_CLK_DIV[15] ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.651      ;
; 0.499 ; I2C_AV_Config:u1|mI2C_CLK_DIV[13] ; I2C_AV_Config:u1|mI2C_CLK_DIV[14] ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.651      ;
; 0.499 ; I2C_AV_Config:u1|mI2C_CLK_DIV[4]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[5]  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.651      ;
; 0.500 ; counter_ones[10]                  ; counter_ones[11]                  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.652      ;
; 0.500 ; Reset_Delay:u3|Cont[6]            ; Reset_Delay:u3|Cont[7]            ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.652      ;
; 0.500 ; Reset_Delay:u3|Cont[4]            ; Reset_Delay:u3|Cont[5]            ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.652      ;
; 0.501 ; counter_ones[8]                   ; counter_ones[9]                   ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.653      ;
; 0.503 ; Reset_Delay:u3|Cont[8]            ; Reset_Delay:u3|Cont[9]            ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.655      ;
; 0.503 ; Reset_Delay:u3|Cont[9]            ; Reset_Delay:u3|Cont[10]           ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.655      ;
+-------+-----------------------------------+-----------------------------------+-----------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                      ; To Node                                                                                                                                                                                  ; Launch Clock                                                              ; Latch Clock                                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+
; 0.215 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                                              ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                                              ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                                              ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                                              ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                                              ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                                              ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                                              ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                                              ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                                              ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                                              ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                                              ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|RD_MASK[0]                                                                                                                              ; Sdram_Control_4Port:u6|RD_MASK[0]                                                                                                                                                        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|OUT_VALID                                                                                                                               ; Sdram_Control_4Port:u6|OUT_VALID                                                                                                                                                         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                                              ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                                              ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|RD_MASK[1]                                                                                                                              ; Sdram_Control_4Port:u6|RD_MASK[1]                                                                                                                                                        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                                              ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                         ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                                                   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                         ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                                                   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|mRD_DONE                                                                                                                                ; Sdram_Control_4Port:u6|mRD_DONE                                                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|mWR                                                                                                                                     ; Sdram_Control_4Port:u6|mWR                                                                                                                                                               ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|ST[0]                                                                                                                                   ; Sdram_Control_4Port:u6|ST[0]                                                                                                                                                             ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Read_OTERM31                                                                                                                            ; Sdram_Control_4Port:u6|Read_OTERM31                                                                                                                                                      ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|command:command1|oe4                                                                                                                    ; Sdram_Control_4Port:u6|command:command1|oe4                                                                                                                                              ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                   ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                                             ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                   ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                                             ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                   ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                                             ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                   ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                                             ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                   ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                                             ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                   ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                                             ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                   ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                                             ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                   ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                                             ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                   ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                                             ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                   ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                                             ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                   ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                                             ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                   ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                                             ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                   ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                                             ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                   ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                                             ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                   ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                                             ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|mWR_DONE                                                                                                                                ; Sdram_Control_4Port:u6|mWR_DONE                                                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|IN_REQ                                                                                                                                  ; Sdram_Control_4Port:u6|IN_REQ                                                                                                                                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]_OTERM51           ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]_OTERM51                                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|mRD                                                                                                                                     ; Sdram_Control_4Port:u6|mRD                                                                                                                                                               ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|control_interface:control1|CMD_ACK                                                                                                      ; Sdram_Control_4Port:u6|control_interface:control1|CMD_ACK                                                                                                                                ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|command:command1|do_precharge                                                                                                           ; Sdram_Control_4Port:u6|command:command1|do_precharge                                                                                                                                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|command:command1|do_writea                                                                                                              ; Sdram_Control_4Port:u6|command:command1|do_writea                                                                                                                                        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]_OTERM9            ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]_OTERM9                                      ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]_OTERM13           ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]_OTERM13                                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|command:command1|do_reada                                                                                                               ; Sdram_Control_4Port:u6|command:command1|do_reada                                                                                                                                         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|command:command1|do_refresh                                                                                                             ; Sdram_Control_4Port:u6|command:command1|do_refresh                                                                                                                                       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|command:command1|CM_ACK                                                                                                                 ; Sdram_Control_4Port:u6|command:command1|CM_ACK                                                                                                                                           ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|control_interface:control1|REF_REQ                                                                                                      ; Sdram_Control_4Port:u6|control_interface:control1|REF_REQ                                                                                                                                ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|command:command1|REF_ACK                                                                                                                ; Sdram_Control_4Port:u6|command:command1|REF_ACK                                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|command:command1|do_load_mode                                                                                                           ; Sdram_Control_4Port:u6|command:command1|do_load_mode                                                                                                                                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[0]                                                                                                ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[0]                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|command:command1|ex_write                                                                                                               ; Sdram_Control_4Port:u6|command:command1|ex_write                                                                                                                                         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|command:command1|ex_read                                                                                                                ; Sdram_Control_4Port:u6|command:command1|ex_read                                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|command:command1|do_rw                                                                                                                  ; Sdram_Control_4Port:u6|command:command1|do_rw                                                                                                                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|command:command1|rw_flag                                                                                                                ; Sdram_Control_4Port:u6|command:command1|rw_flag                                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.238 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.390      ;
; 0.239 ; Sdram_Control_4Port:u6|command:command1|rw_shift[1]                                                                                                            ; Sdram_Control_4Port:u6|command:command1|rw_shift[0]                                                                                                                                      ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[22]                                                                                                    ; Sdram_Control_4Port:u6|command:command1|CS_N[0]                                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; Sdram_Control_4Port:u6|command:command1|BA[1]                                                                                                                  ; Sdram_Control_4Port:u6|BA[1]                                                                                                                                                             ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.391      ;
; 0.242 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                        ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                                             ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.394      ;
; 0.243 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[7] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_gray2bin_kdb:ws_dgrp_gray2bin|xor6_OTERM63                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; Sdram_Control_4Port:u6|control_interface:control1|timer[15]                                                                                                    ; Sdram_Control_4Port:u6|control_interface:control1|timer[15]                                                                                                                              ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; Sdram_Control_4Port:u6|rRD1_ADDR[22]                                                                                                                           ; Sdram_Control_4Port:u6|rRD1_ADDR[22]                                                                                                                                                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; Sdram_Control_4Port:u6|rWR1_ADDR[22]                                                                                                                           ; Sdram_Control_4Port:u6|rWR1_ADDR[22]                                                                                                                                                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; Sdram_Control_4Port:u6|control_interface:control1|READA                                                                                                        ; Sdram_Control_4Port:u6|command:command1|do_reada                                                                                                                                         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.395      ;
; 0.244 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[5] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[5]                           ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.396      ;
; 0.244 ; Sdram_Control_4Port:u6|control_interface:control1|WRITEA                                                                                                       ; Sdram_Control_4Port:u6|command:command1|do_writea                                                                                                                                        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.396      ;
; 0.245 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.397      ;
; 0.245 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                   ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.397      ;
; 0.245 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]_OTERM49           ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]_OTERM51                                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.397      ;
; 0.246 ; Sdram_Control_4Port:u6|rRD2_ADDR[22]                                                                                                                           ; Sdram_Control_4Port:u6|rRD2_ADDR[22]                                                                                                                                                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.398      ;
; 0.249 ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[15]                                                                                               ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[15]                                                                                                                         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.401      ;
; 0.250 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                   ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]_OTERM49                                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.402      ;
; 0.250 ; Sdram_Control_4Port:u6|Read_OTERM33                                                                                                                            ; Sdram_Control_4Port:u6|Read_OTERM31                                                                                                                                                      ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.402      ;
; 0.251 ; Sdram_Control_4Port:u6|mDATAOUT[2]                                                                                                                             ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.068      ; 0.457      ;
; 0.251 ; Sdram_Control_4Port:u6|mDATAOUT[3]                                                                                                                             ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg3 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.068      ; 0.457      ;
; 0.251 ; Sdram_Control_4Port:u6|mDATAOUT[7]                                                                                                                             ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg7 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.068      ; 0.457      ;
; 0.251 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                   ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                                             ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.403      ;
; 0.253 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                                              ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.405      ;
; 0.253 ; Sdram_Control_4Port:u6|control_interface:control1|REF_REQ                                                                                                      ; Sdram_Control_4Port:u6|command:command1|CM_ACK                                                                                                                                           ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.405      ;
; 0.254 ; Sdram_Control_4Port:u6|mDATAOUT[0]                                                                                                                             ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.068      ; 0.460      ;
; 0.254 ; Sdram_Control_4Port:u6|mDATAOUT[5]                                                                                                                             ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg5 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.068      ; 0.460      ;
; 0.254 ; Sdram_Control_4Port:u6|mDATAOUT[10]                                                                                                                            ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg8 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.068      ; 0.460      ;
; 0.255 ; Sdram_Control_4Port:u6|mDATAOUT[1]                                                                                                                             ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg1 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.068      ; 0.461      ;
; 0.255 ; Sdram_Control_4Port:u6|mDATAOUT[4]                                                                                                                             ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg4 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.068      ; 0.461      ;
; 0.255 ; Sdram_Control_4Port:u6|mDATAOUT[6]                                                                                                                             ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg6 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.068      ; 0.461      ;
; 0.255 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                   ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]_OTERM53                                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.407      ;
; 0.255 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                   ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                                             ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.407      ;
; 0.255 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]_OTERM3            ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]_OTERM9                                      ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.407      ;
; 0.257 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                                              ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.409      ;
; 0.257 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]_OTERM3            ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]_OTERM13                                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.409      ;
; 0.258 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                   ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.410      ;
; 0.265 ; Sdram_Control_4Port:u6|command:command1|command_done                                                                                                           ; Sdram_Control_4Port:u6|command:command1|rp_shift[3]                                                                                                                                      ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.417      ;
; 0.266 ; Sdram_Control_4Port:u6|command:command1|command_done                                                                                                           ; Sdram_Control_4Port:u6|command:command1|rp_shift[0]                                                                                                                                      ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.418      ;
; 0.266 ; Sdram_Control_4Port:u6|command:command1|command_done                                                                                                           ; Sdram_Control_4Port:u6|command:command1|rp_shift[1]                                                                                                                                      ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.418      ;
; 0.266 ; Sdram_Control_4Port:u6|command:command1|command_done                                                                                                           ; Sdram_Control_4Port:u6|command:command1|rp_shift[2]                                                                                                                                      ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.418      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2'                                                                                                                                                                                 ;
+-------+----------------------------------+----------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                          ; Launch Clock                                                              ; Latch Clock                                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+----------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+
; 0.215 ; AUDIO_DAC_ADC:u12|LRCK_1X        ; AUDIO_DAC_ADC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; AUDIO_DAC_ADC:u12|oAUD_BCK       ; AUDIO_DAC_ADC:u12|oAUD_BCK       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; AUDIO_DAC_ADC:u12|BCK_DIV[1]     ; AUDIO_DAC_ADC:u12|BCK_DIV[1]     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; AUDIO_DAC_ADC:u12|BCK_DIV[2]     ; AUDIO_DAC_ADC:u12|BCK_DIV[2]     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; AUDIO_DAC_ADC:u12|BCK_DIV[0]     ; AUDIO_DAC_ADC:u12|BCK_DIV[0]     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.367      ;
; 0.245 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.397      ;
; 0.252 ; AUDIO_DAC_ADC:u12|BCK_DIV[0]     ; AUDIO_DAC_ADC:u12|BCK_DIV[2]     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.404      ;
; 0.252 ; AUDIO_DAC_ADC:u12|BCK_DIV[2]     ; AUDIO_DAC_ADC:u12|BCK_DIV[0]     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.404      ;
; 0.254 ; AUDIO_DAC_ADC:u12|BCK_DIV[0]     ; AUDIO_DAC_ADC:u12|BCK_DIV[1]     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.406      ;
; 0.256 ; AUDIO_DAC_ADC:u12|BCK_DIV[0]     ; AUDIO_DAC_ADC:u12|oAUD_BCK       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.408      ;
; 0.362 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.514      ;
; 0.363 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.515      ;
; 0.363 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.515      ;
; 0.370 ; AUDIO_DAC_ADC:u12|BCK_DIV[2]     ; AUDIO_DAC_ADC:u12|BCK_DIV[1]     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.522      ;
; 0.372 ; AUDIO_DAC_ADC:u12|BCK_DIV[2]     ; AUDIO_DAC_ADC:u12|oAUD_BCK       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.524      ;
; 0.374 ; AUDIO_DAC_ADC:u12|BCK_DIV[1]     ; AUDIO_DAC_ADC:u12|oAUD_BCK       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.526      ;
; 0.375 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.527      ;
; 0.375 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.527      ;
; 0.375 ; AUDIO_DAC_ADC:u12|BCK_DIV[1]     ; AUDIO_DAC_ADC:u12|BCK_DIV[0]     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.527      ;
; 0.376 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.528      ;
; 0.376 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.528      ;
; 0.376 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.528      ;
; 0.381 ; AUDIO_DAC_ADC:u12|BCK_DIV[1]     ; AUDIO_DAC_ADC:u12|BCK_DIV[2]     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.533      ;
; 0.416 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.568      ;
; 0.469 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.621      ;
; 0.500 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.652      ;
; 0.501 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.653      ;
; 0.515 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.667      ;
; 0.515 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.667      ;
; 0.516 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.668      ;
; 0.516 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.668      ;
; 0.516 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.668      ;
; 0.534 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.686      ;
; 0.535 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.687      ;
; 0.536 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.688      ;
; 0.550 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.702      ;
; 0.550 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.702      ;
; 0.551 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.703      ;
; 0.556 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.708      ;
; 0.571 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.723      ;
; 0.585 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.737      ;
; 0.585 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.737      ;
; 0.591 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.743      ;
; 0.597 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.749      ;
; 0.597 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.749      ;
; 0.597 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.749      ;
; 0.597 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.749      ;
; 0.597 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.749      ;
; 0.597 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.749      ;
; 0.597 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.749      ;
; 0.597 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.749      ;
; 0.610 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.762      ;
; 0.620 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.772      ;
; 0.626 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.778      ;
; 0.645 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.797      ;
; 0.645 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.797      ;
; 0.650 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.802      ;
; 0.650 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.802      ;
; 0.650 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.802      ;
; 0.650 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.802      ;
; 0.650 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.802      ;
; 0.650 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.802      ;
; 0.650 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.802      ;
; 0.661 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.813      ;
; 0.665 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.817      ;
; 0.680 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.832      ;
; 0.680 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.832      ;
; 0.700 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.852      ;
; 0.714 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.866      ;
; 0.715 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.867      ;
; 0.715 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.867      ;
; 0.715 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.867      ;
; 0.715 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.867      ;
; 0.715 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.867      ;
; 0.715 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.867      ;
; 0.715 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.867      ;
; 0.715 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.867      ;
; 0.735 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.887      ;
; 0.749 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.901      ;
; 0.750 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.902      ;
; 0.766 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.918      ;
; 0.770 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.922      ;
; 0.784 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.936      ;
; 0.819 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.971      ;
; 0.847 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.999      ;
; 0.905 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.057      ;
; 0.931 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.083      ;
; 0.947 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.099      ;
; 0.947 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.099      ;
; 0.947 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.099      ;
; 0.947 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.099      ;
; 1.013 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.165      ;
; 1.028 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.180      ;
; 1.028 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.180      ;
; 1.028 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.180      ;
; 1.028 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.180      ;
; 1.028 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.180      ;
; 1.072 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.224      ;
; 1.112 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.264      ;
; 1.194 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.346      ;
+-------+----------------------------------+----------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'TD_CLK'                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                       ; To Node                                                                                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.215 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                                               ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                                               ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                                               ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                                               ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                                               ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                                               ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                                               ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                                               ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ITU_656_Decoder:u4|Start                                                                                                                                        ; ITU_656_Decoder:u4|Start                                                                                                                                                                   ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ITU_656_Decoder:u4|Active_Video                                                                                                                                 ; ITU_656_Decoder:u4|Active_Video                                                                                                                                                            ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.367      ;
; 0.239 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[6] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[6]                            ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.391      ;
; 0.241 ; ITU_656_Decoder:u4|Window[11]                                                                                                                                   ; ITU_656_Decoder:u4|Window[19]                                                                                                                                                              ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; ITU_656_Decoder:u4|Pre_Field                                                                                                                                    ; ITU_656_Decoder:u4|Start                                                                                                                                                                   ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.393      ;
; 0.242 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[3] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[3]                            ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.394      ;
; 0.245 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|delayed_wrptr_g[1]                                                                     ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.397      ;
; 0.245 ; ITU_656_Decoder:u4|Window[5]                                                                                                                                    ; ITU_656_Decoder:u4|Window[13]                                                                                                                                                              ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.397      ;
; 0.245 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|delayed_wrptr_g[9]                                                                     ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.397      ;
; 0.246 ; ITU_656_Decoder:u4|Window[15]                                                                                                                                   ; ITU_656_Decoder:u4|Window[23]                                                                                                                                                              ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.398      ;
; 0.247 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|delayed_wrptr_g[8]                                                                     ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.399      ;
; 0.248 ; ITU_656_Decoder:u4|Window[4]                                                                                                                                    ; ITU_656_Decoder:u4|Window[12]                                                                                                                                                              ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.400      ;
; 0.249 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[9] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[9]                            ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.401      ;
; 0.290 ; ITU_656_Decoder:u4|YCbCr[9]                                                                                                                                     ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg0  ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.354      ; 0.782      ;
; 0.318 ; ITU_656_Decoder:u4|YCbCr[6]                                                                                                                                     ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg6  ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.326      ; 0.782      ;
; 0.321 ; ITU_656_Decoder:u4|YCbCr[8]                                                                                                                                     ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg8  ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.326      ; 0.785      ;
; 0.324 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[7] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[7]                            ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.476      ;
; 0.325 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[8] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[8]                            ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.477      ;
; 0.327 ; ITU_656_Decoder:u4|YCbCr[5]                                                                                                                                     ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg5  ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.326      ; 0.791      ;
; 0.327 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[4] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[4]                            ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.479      ;
; 0.327 ; ITU_656_Decoder:u4|Window[1]                                                                                                                                    ; ITU_656_Decoder:u4|Window[9]                                                                                                                                                               ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.479      ;
; 0.327 ; ITU_656_Decoder:u4|Window[14]                                                                                                                                   ; ITU_656_Decoder:u4|Window[22]                                                                                                                                                              ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.479      ;
; 0.328 ; ITU_656_Decoder:u4|Window[6]                                                                                                                                    ; ITU_656_Decoder:u4|Window[14]                                                                                                                                                              ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.480      ;
; 0.329 ; ITU_656_Decoder:u4|YCbCr[3]                                                                                                                                     ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg3  ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.326      ; 0.793      ;
; 0.329 ; ITU_656_Decoder:u4|Window[0]                                                                                                                                    ; ITU_656_Decoder:u4|Window[8]                                                                                                                                                               ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.481      ;
; 0.330 ; ITU_656_Decoder:u4|YCbCr[7]                                                                                                                                     ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg7  ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.326      ; 0.794      ;
; 0.330 ; ITU_656_Decoder:u4|Window[10]                                                                                                                                   ; ITU_656_Decoder:u4|Window[18]                                                                                                                                                              ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.482      ;
; 0.331 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|delayed_wrptr_g[3]                                                                     ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.483      ;
; 0.332 ; ITU_656_Decoder:u4|YCbCr[0]                                                                                                                                     ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0  ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.326      ; 0.796      ;
; 0.333 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                                               ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.485      ;
; 0.339 ; ITU_656_Decoder:u4|YCbCr[12]                                                                                                                                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg3  ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.311      ; 0.788      ;
; 0.346 ; ITU_656_Decoder:u4|YCbCr[2]                                                                                                                                     ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg2  ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.326      ; 0.810      ;
; 0.363 ; ITU_656_Decoder:u4|Window[12]                                                                                                                                   ; ITU_656_Decoder:u4|Window[20]                                                                                                                                                              ; TD_CLK       ; TD_CLK      ; 0.000        ; -0.041     ; 0.474      ;
; 0.365 ; ITU_656_Decoder:u4|Cont[2]                                                                                                                                      ; ITU_656_Decoder:u4|Cont[2]                                                                                                                                                                 ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.517      ;
; 0.365 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                                               ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.517      ;
; 0.366 ; ITU_656_Decoder:u4|Cont[4]                                                                                                                                      ; ITU_656_Decoder:u4|Cont[4]                                                                                                                                                                 ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.518      ;
; 0.367 ; ITU_656_Decoder:u4|Cont[13]                                                                                                                                     ; ITU_656_Decoder:u4|Cont[13]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.519      ;
; 0.367 ; ITU_656_Decoder:u4|Cont[11]                                                                                                                                     ; ITU_656_Decoder:u4|Cont[11]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.519      ;
; 0.368 ; ITU_656_Decoder:u4|Cont[17]                                                                                                                                     ; ITU_656_Decoder:u4|Cont[17]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.520      ;
; 0.368 ; ITU_656_Decoder:u4|Cont[16]                                                                                                                                     ; ITU_656_Decoder:u4|Cont[16]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.520      ;
; 0.371 ; ITU_656_Decoder:u4|Cont[6]                                                                                                                                      ; ITU_656_Decoder:u4|Cont[6]                                                                                                                                                                 ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.523      ;
; 0.372 ; ITU_656_Decoder:u4|Cont[9]                                                                                                                                      ; ITU_656_Decoder:u4|Cont[9]                                                                                                                                                                 ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; ITU_656_Decoder:u4|Cont[10]                                                                                                                                     ; ITU_656_Decoder:u4|Cont[10]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; ITU_656_Decoder:u4|Cont[8]                                                                                                                                      ; ITU_656_Decoder:u4|Cont[8]                                                                                                                                                                 ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.524      ;
; 0.373 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg7 ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.327      ; 0.838      ;
; 0.373 ; ITU_656_Decoder:u4|Cont[7]                                                                                                                                      ; ITU_656_Decoder:u4|Cont[7]                                                                                                                                                                 ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.525      ;
; 0.375 ; ITU_656_Decoder:u4|YCbCr[1]                                                                                                                                     ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg1  ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.326      ; 0.839      ;
; 0.377 ; ITU_656_Decoder:u4|Cont[12]                                                                                                                                     ; ITU_656_Decoder:u4|Cont[12]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.529      ;
; 0.378 ; ITU_656_Decoder:u4|Cont[15]                                                                                                                                     ; ITU_656_Decoder:u4|Cont[15]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.530      ;
; 0.378 ; ITU_656_Decoder:u4|Cont[14]                                                                                                                                     ; ITU_656_Decoder:u4|Cont[14]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.530      ;
; 0.381 ; ITU_656_Decoder:u4|Cont[1]                                                                                                                                      ; ITU_656_Decoder:u4|Cont[1]                                                                                                                                                                 ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.533      ;
; 0.381 ; ITU_656_Decoder:u4|Cont[3]                                                                                                                                      ; ITU_656_Decoder:u4|Cont[3]                                                                                                                                                                 ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.533      ;
; 0.385 ; ITU_656_Decoder:u4|Cont[5]                                                                                                                                      ; ITU_656_Decoder:u4|Cont[5]                                                                                                                                                                 ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.537      ;
; 0.402 ; ITU_656_Decoder:u4|Window[8]                                                                                                                                    ; ITU_656_Decoder:u4|Window[16]                                                                                                                                                              ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.554      ;
; 0.409 ; ITU_656_Decoder:u4|Window[9]                                                                                                                                    ; ITU_656_Decoder:u4|Window[17]                                                                                                                                                              ; TD_CLK       ; TD_CLK      ; 0.000        ; -0.078     ; 0.483      ;
; 0.409 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|delayed_wrptr_g[5]                                                                     ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.561      ;
; 0.412 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg2 ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.285      ; 0.835      ;
; 0.412 ; ITU_656_Decoder:u4|YCbCr[4]                                                                                                                                     ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg4  ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.247      ; 0.797      ;
; 0.413 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|delayed_wrptr_g[2]                                                                     ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.565      ;
; 0.420 ; ITU_656_Decoder:u4|YCbCr[14]                                                                                                                                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg5  ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.354      ; 0.912      ;
; 0.428 ; ITU_656_Decoder:u4|YCbCr[11]                                                                                                                                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg2  ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.354      ; 0.920      ;
; 0.428 ; ITU_656_Decoder:u4|YCbCr[15]                                                                                                                                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg6  ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.354      ; 0.920      ;
; 0.430 ; ITU_656_Decoder:u4|YCbCr[13]                                                                                                                                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg4  ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.354      ; 0.922      ;
; 0.431 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                                               ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.013      ; 0.596      ;
; 0.441 ; ITU_656_Decoder:u4|YCbCr[10]                                                                                                                                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1  ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.354      ; 0.933      ;
; 0.454 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg7 ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.355      ; 0.947      ;
; 0.456 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg0 ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.258      ; 0.852      ;
; 0.457 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                                               ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.609      ;
; 0.458 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg1 ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.230      ; 0.826      ;
; 0.460 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg6 ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.340      ; 0.938      ;
; 0.461 ; ITU_656_Decoder:u4|Cont[2]                                                                                                                                      ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[1]                                                     ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.051      ; 0.664      ;
; 0.469 ; ITU_656_Decoder:u4|Cont[3]                                                                                                                                      ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[2]                                                     ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.041      ; 0.662      ;
; 0.476 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg4 ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.303      ; 0.917      ;
; 0.479 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                                              ; TD_CLK       ; TD_CLK      ; 0.000        ; -0.065     ; 0.566      ;
; 0.490 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|delayed_wrptr_g[7]                                                                     ; TD_CLK       ; TD_CLK      ; 0.000        ; -0.002     ; 0.640      ;
; 0.490 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                                               ; TD_CLK       ; TD_CLK      ; 0.000        ; -0.002     ; 0.640      ;
; 0.491 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                                               ; TD_CLK       ; TD_CLK      ; 0.000        ; -0.002     ; 0.641      ;
; 0.500 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|delayed_wrptr_g[0]                                                                     ; TD_CLK       ; TD_CLK      ; 0.000        ; -0.055     ; 0.597      ;
; 0.503 ; ITU_656_Decoder:u4|Cont[2]                                                                                                                                      ; ITU_656_Decoder:u4|Cont[3]                                                                                                                                                                 ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.655      ;
; 0.504 ; ITU_656_Decoder:u4|Cont[4]                                                                                                                                      ; ITU_656_Decoder:u4|Cont[5]                                                                                                                                                                 ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.656      ;
; 0.505 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[0]                            ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.123      ; 0.780      ;
; 0.505 ; ITU_656_Decoder:u4|Cont[11]                                                                                                                                     ; ITU_656_Decoder:u4|Cont[12]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.657      ;
; 0.505 ; ITU_656_Decoder:u4|Cont[13]                                                                                                                                     ; ITU_656_Decoder:u4|Cont[14]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.657      ;
; 0.509 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg2 ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.313      ; 0.960      ;
; 0.509 ; ITU_656_Decoder:u4|Window[7]                                                                                                                                    ; ITU_656_Decoder:u4|Window[15]                                                                                                                                                              ; TD_CLK       ; TD_CLK      ; 0.000        ; -0.055     ; 0.606      ;
; 0.509 ; ITU_656_Decoder:u4|Cont[6]                                                                                                                                      ; ITU_656_Decoder:u4|Cont[7]                                                                                                                                                                 ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.661      ;
; 0.510 ; ITU_656_Decoder:u4|Cont[10]                                                                                                                                     ; ITU_656_Decoder:u4|Cont[11]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.662      ;
; 0.510 ; ITU_656_Decoder:u4|Cont[9]                                                                                                                                      ; ITU_656_Decoder:u4|Cont[10]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.662      ;
; 0.511 ; ITU_656_Decoder:u4|Cont[7]                                                                                                                                      ; ITU_656_Decoder:u4|Cont[8]                                                                                                                                                                 ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.663      ;
; 0.517 ; ITU_656_Decoder:u4|Cont[12]                                                                                                                                     ; ITU_656_Decoder:u4|Cont[13]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.669      ;
; 0.518 ; ITU_656_Decoder:u4|Cont[15]                                                                                                                                     ; ITU_656_Decoder:u4|Cont[16]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.670      ;
; 0.518 ; ITU_656_Decoder:u4|Cont[14]                                                                                                                                     ; ITU_656_Decoder:u4|Cont[15]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.670      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                         ; To Node                                                                                                                                                     ; Launch Clock                                                              ; Latch Clock                                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+
; 3.842 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.001      ; 0.821      ;
; 3.842 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.001      ; 0.821      ;
; 3.842 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1               ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.001      ; 0.821      ;
; 3.842 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2               ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.001      ; 0.821      ;
; 3.842 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0               ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.001      ; 0.821      ;
; 3.843 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 0.819      ;
; 3.843 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 0.819      ;
; 3.843 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 0.819      ;
; 3.843 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 0.819      ;
; 3.843 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]_OTERM53        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 0.819      ;
; 3.843 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]_OTERM51        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 0.819      ;
; 3.843 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]_OTERM49        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 0.819      ;
; 3.843 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 0.819      ;
; 3.843 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2               ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 0.819      ;
; 3.843 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0               ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 0.819      ;
; 3.843 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1               ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 0.819      ;
; 3.917 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 0.745      ;
; 3.917 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|p0addr                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 0.745      ;
; 3.917 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]_OTERM55        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 0.745      ;
; 3.917 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]_OTERM3         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 0.745      ;
; 3.917 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]_OTERM5         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 0.745      ;
; 3.917 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]_OTERM1         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 0.745      ;
; 3.917 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]_OTERM7_OTERM73 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 0.745      ;
; 3.917 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]_OTERM7_OTERM71 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 0.745      ;
; 3.917 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]_OTERM11        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 0.745      ;
; 3.917 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]_OTERM9         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 0.745      ;
; 3.917 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]_OTERM13        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 0.745      ;
; 3.925 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 0.737      ;
; 3.925 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 0.737      ;
; 3.925 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 0.737      ;
; 3.925 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 0.737      ;
; 3.925 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 0.737      ;
; 3.925 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 0.737      ;
; 3.925 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 0.737      ;
; 3.925 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|p0addr                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 0.737      ;
; 3.925 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 0.737      ;
; 3.925 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 0.737      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'OSC_27'                                                                                                                                                                                                                                                                                                                                  ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                        ; To Node                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.614 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]  ; OSC_27       ; OSC_27      ; 18.519       ; 0.002      ; 0.939      ;
; 17.614 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5       ; OSC_27       ; OSC_27      ; 18.519       ; 0.002      ; 0.939      ;
; 17.614 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2 ; OSC_27       ; OSC_27      ; 18.519       ; 0.002      ; 0.939      ;
; 17.614 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1 ; OSC_27       ; OSC_27      ; 18.519       ; 0.002      ; 0.939      ;
; 17.614 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0 ; OSC_27       ; OSC_27      ; 18.519       ; 0.002      ; 0.939      ;
; 17.731 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]  ; OSC_27       ; OSC_27      ; 18.519       ; -0.001     ; 0.819      ;
; 17.731 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5       ; OSC_27       ; OSC_27      ; 18.519       ; -0.001     ; 0.819      ;
; 17.731 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0 ; OSC_27       ; OSC_27      ; 18.519       ; -0.001     ; 0.819      ;
; 17.731 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1 ; OSC_27       ; OSC_27      ; 18.519       ; -0.001     ; 0.819      ;
; 17.731 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2 ; OSC_27       ; OSC_27      ; 18.519       ; -0.001     ; 0.819      ;
; 17.803 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]  ; OSC_27       ; OSC_27      ; 18.519       ; 0.000      ; 0.748      ;
; 17.803 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]  ; OSC_27       ; OSC_27      ; 18.519       ; 0.000      ; 0.748      ;
; 17.803 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]  ; OSC_27       ; OSC_27      ; 18.519       ; 0.000      ; 0.748      ;
; 17.803 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]  ; OSC_27       ; OSC_27      ; 18.519       ; 0.000      ; 0.748      ;
; 17.803 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]  ; OSC_27       ; OSC_27      ; 18.519       ; 0.000      ; 0.748      ;
; 17.803 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]  ; OSC_27       ; OSC_27      ; 18.519       ; 0.000      ; 0.748      ;
; 17.803 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]  ; OSC_27       ; OSC_27      ; 18.519       ; 0.000      ; 0.748      ;
; 17.803 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|p0addr                                    ; OSC_27       ; OSC_27      ; 18.519       ; 0.000      ; 0.748      ;
; 17.803 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]  ; OSC_27       ; OSC_27      ; 18.519       ; 0.000      ; 0.748      ;
; 17.803 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]  ; OSC_27       ; OSC_27      ; 18.519       ; 0.000      ; 0.748      ;
; 17.813 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]  ; OSC_27       ; OSC_27      ; 18.519       ; 0.000      ; 0.738      ;
; 17.813 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]  ; OSC_27       ; OSC_27      ; 18.519       ; 0.000      ; 0.738      ;
; 17.813 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]  ; OSC_27       ; OSC_27      ; 18.519       ; 0.000      ; 0.738      ;
; 17.813 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]  ; OSC_27       ; OSC_27      ; 18.519       ; 0.000      ; 0.738      ;
; 17.813 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]  ; OSC_27       ; OSC_27      ; 18.519       ; 0.000      ; 0.738      ;
; 17.813 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]  ; OSC_27       ; OSC_27      ; 18.519       ; 0.000      ; 0.738      ;
; 17.813 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]  ; OSC_27       ; OSC_27      ; 18.519       ; 0.000      ; 0.738      ;
; 17.813 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|p0addr                                    ; OSC_27       ; OSC_27      ; 18.519       ; 0.000      ; 0.738      ;
; 17.813 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]  ; OSC_27       ; OSC_27      ; 18.519       ; 0.000      ; 0.738      ;
; 17.813 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]  ; OSC_27       ; OSC_27      ; 18.519       ; 0.000      ; 0.738      ;
; 35.946 ; jump_flag_ctrl                                                                                                                   ; counter_jump[18]                                                                                                                             ; OSC_27       ; OSC_27      ; 37.037       ; 0.001      ; 1.124      ;
; 35.946 ; jump_flag_ctrl                                                                                                                   ; counter_jump[23]                                                                                                                             ; OSC_27       ; OSC_27      ; 37.037       ; 0.001      ; 1.124      ;
; 35.946 ; jump_flag_ctrl                                                                                                                   ; counter_jump[15]                                                                                                                             ; OSC_27       ; OSC_27      ; 37.037       ; 0.001      ; 1.124      ;
; 35.946 ; jump_flag_ctrl                                                                                                                   ; counter_jump[26]                                                                                                                             ; OSC_27       ; OSC_27      ; 37.037       ; 0.001      ; 1.124      ;
; 35.946 ; jump_flag_ctrl                                                                                                                   ; counter_jump[21]                                                                                                                             ; OSC_27       ; OSC_27      ; 37.037       ; 0.001      ; 1.124      ;
; 35.946 ; jump_flag_ctrl                                                                                                                   ; counter_jump[16]                                                                                                                             ; OSC_27       ; OSC_27      ; 37.037       ; 0.001      ; 1.124      ;
; 35.946 ; jump_flag_ctrl                                                                                                                   ; counter_jump[20]                                                                                                                             ; OSC_27       ; OSC_27      ; 37.037       ; 0.001      ; 1.124      ;
; 35.946 ; jump_flag_ctrl                                                                                                                   ; counter_jump[24]                                                                                                                             ; OSC_27       ; OSC_27      ; 37.037       ; 0.001      ; 1.124      ;
; 35.946 ; jump_flag_ctrl                                                                                                                   ; counter_jump[25]                                                                                                                             ; OSC_27       ; OSC_27      ; 37.037       ; 0.001      ; 1.124      ;
; 35.946 ; jump_flag_ctrl                                                                                                                   ; counter_jump[22]                                                                                                                             ; OSC_27       ; OSC_27      ; 37.037       ; 0.001      ; 1.124      ;
; 35.946 ; jump_flag_ctrl                                                                                                                   ; counter_jump[19]                                                                                                                             ; OSC_27       ; OSC_27      ; 37.037       ; 0.001      ; 1.124      ;
; 35.946 ; jump_flag_ctrl                                                                                                                   ; counter_jump[17]                                                                                                                             ; OSC_27       ; OSC_27      ; 37.037       ; 0.001      ; 1.124      ;
; 35.946 ; jump_flag_ctrl                                                                                                                   ; counter_jump[14]                                                                                                                             ; OSC_27       ; OSC_27      ; 37.037       ; 0.001      ; 1.124      ;
; 36.067 ; jump_flag_ctrl                                                                                                                   ; counter_jump[7]                                                                                                                              ; OSC_27       ; OSC_27      ; 37.037       ; -0.001     ; 1.001      ;
; 36.067 ; jump_flag_ctrl                                                                                                                   ; counter_jump[6]                                                                                                                              ; OSC_27       ; OSC_27      ; 37.037       ; -0.001     ; 1.001      ;
; 36.067 ; jump_flag_ctrl                                                                                                                   ; counter_jump[12]                                                                                                                             ; OSC_27       ; OSC_27      ; 37.037       ; -0.001     ; 1.001      ;
; 36.067 ; jump_flag_ctrl                                                                                                                   ; counter_jump[5]                                                                                                                              ; OSC_27       ; OSC_27      ; 37.037       ; -0.001     ; 1.001      ;
; 36.067 ; jump_flag_ctrl                                                                                                                   ; counter_jump[10]                                                                                                                             ; OSC_27       ; OSC_27      ; 37.037       ; -0.001     ; 1.001      ;
; 36.067 ; jump_flag_ctrl                                                                                                                   ; counter_jump[3]                                                                                                                              ; OSC_27       ; OSC_27      ; 37.037       ; -0.001     ; 1.001      ;
; 36.067 ; jump_flag_ctrl                                                                                                                   ; counter_jump[4]                                                                                                                              ; OSC_27       ; OSC_27      ; 37.037       ; -0.001     ; 1.001      ;
; 36.067 ; jump_flag_ctrl                                                                                                                   ; counter_jump[2]                                                                                                                              ; OSC_27       ; OSC_27      ; 37.037       ; -0.001     ; 1.001      ;
; 36.067 ; jump_flag_ctrl                                                                                                                   ; counter_jump[1]                                                                                                                              ; OSC_27       ; OSC_27      ; 37.037       ; -0.001     ; 1.001      ;
; 36.067 ; jump_flag_ctrl                                                                                                                   ; counter_jump[13]                                                                                                                             ; OSC_27       ; OSC_27      ; 37.037       ; -0.001     ; 1.001      ;
; 36.067 ; jump_flag_ctrl                                                                                                                   ; counter_jump[11]                                                                                                                             ; OSC_27       ; OSC_27      ; 37.037       ; -0.001     ; 1.001      ;
; 36.067 ; jump_flag_ctrl                                                                                                                   ; counter_jump[9]                                                                                                                              ; OSC_27       ; OSC_27      ; 37.037       ; -0.001     ; 1.001      ;
; 36.067 ; jump_flag_ctrl                                                                                                                   ; counter_jump[8]                                                                                                                              ; OSC_27       ; OSC_27      ; 37.037       ; -0.001     ; 1.001      ;
; 36.067 ; jump_flag_ctrl                                                                                                                   ; counter_jump[0]                                                                                                                              ; OSC_27       ; OSC_27      ; 37.037       ; -0.001     ; 1.001      ;
; 36.157 ; jump_flag_ctrl                                                                                                                   ; jump_flag_ctrl                                                                                                                               ; OSC_27       ; OSC_27      ; 37.037       ; 0.000      ; 0.912      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'OSC_27'                                                                                                                                                                                                                                                                                                                                   ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                        ; To Node                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.760  ; jump_flag_ctrl                                                                                                                   ; jump_flag_ctrl                                                                                                                               ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.912      ;
; 0.850  ; jump_flag_ctrl                                                                                                                   ; counter_jump[7]                                                                                                                              ; OSC_27       ; OSC_27      ; 0.000        ; -0.001     ; 1.001      ;
; 0.850  ; jump_flag_ctrl                                                                                                                   ; counter_jump[6]                                                                                                                              ; OSC_27       ; OSC_27      ; 0.000        ; -0.001     ; 1.001      ;
; 0.850  ; jump_flag_ctrl                                                                                                                   ; counter_jump[12]                                                                                                                             ; OSC_27       ; OSC_27      ; 0.000        ; -0.001     ; 1.001      ;
; 0.850  ; jump_flag_ctrl                                                                                                                   ; counter_jump[5]                                                                                                                              ; OSC_27       ; OSC_27      ; 0.000        ; -0.001     ; 1.001      ;
; 0.850  ; jump_flag_ctrl                                                                                                                   ; counter_jump[10]                                                                                                                             ; OSC_27       ; OSC_27      ; 0.000        ; -0.001     ; 1.001      ;
; 0.850  ; jump_flag_ctrl                                                                                                                   ; counter_jump[3]                                                                                                                              ; OSC_27       ; OSC_27      ; 0.000        ; -0.001     ; 1.001      ;
; 0.850  ; jump_flag_ctrl                                                                                                                   ; counter_jump[4]                                                                                                                              ; OSC_27       ; OSC_27      ; 0.000        ; -0.001     ; 1.001      ;
; 0.850  ; jump_flag_ctrl                                                                                                                   ; counter_jump[2]                                                                                                                              ; OSC_27       ; OSC_27      ; 0.000        ; -0.001     ; 1.001      ;
; 0.850  ; jump_flag_ctrl                                                                                                                   ; counter_jump[1]                                                                                                                              ; OSC_27       ; OSC_27      ; 0.000        ; -0.001     ; 1.001      ;
; 0.850  ; jump_flag_ctrl                                                                                                                   ; counter_jump[13]                                                                                                                             ; OSC_27       ; OSC_27      ; 0.000        ; -0.001     ; 1.001      ;
; 0.850  ; jump_flag_ctrl                                                                                                                   ; counter_jump[11]                                                                                                                             ; OSC_27       ; OSC_27      ; 0.000        ; -0.001     ; 1.001      ;
; 0.850  ; jump_flag_ctrl                                                                                                                   ; counter_jump[9]                                                                                                                              ; OSC_27       ; OSC_27      ; 0.000        ; -0.001     ; 1.001      ;
; 0.850  ; jump_flag_ctrl                                                                                                                   ; counter_jump[8]                                                                                                                              ; OSC_27       ; OSC_27      ; 0.000        ; -0.001     ; 1.001      ;
; 0.850  ; jump_flag_ctrl                                                                                                                   ; counter_jump[0]                                                                                                                              ; OSC_27       ; OSC_27      ; 0.000        ; -0.001     ; 1.001      ;
; 0.971  ; jump_flag_ctrl                                                                                                                   ; counter_jump[18]                                                                                                                             ; OSC_27       ; OSC_27      ; 0.000        ; 0.001      ; 1.124      ;
; 0.971  ; jump_flag_ctrl                                                                                                                   ; counter_jump[23]                                                                                                                             ; OSC_27       ; OSC_27      ; 0.000        ; 0.001      ; 1.124      ;
; 0.971  ; jump_flag_ctrl                                                                                                                   ; counter_jump[15]                                                                                                                             ; OSC_27       ; OSC_27      ; 0.000        ; 0.001      ; 1.124      ;
; 0.971  ; jump_flag_ctrl                                                                                                                   ; counter_jump[26]                                                                                                                             ; OSC_27       ; OSC_27      ; 0.000        ; 0.001      ; 1.124      ;
; 0.971  ; jump_flag_ctrl                                                                                                                   ; counter_jump[21]                                                                                                                             ; OSC_27       ; OSC_27      ; 0.000        ; 0.001      ; 1.124      ;
; 0.971  ; jump_flag_ctrl                                                                                                                   ; counter_jump[16]                                                                                                                             ; OSC_27       ; OSC_27      ; 0.000        ; 0.001      ; 1.124      ;
; 0.971  ; jump_flag_ctrl                                                                                                                   ; counter_jump[20]                                                                                                                             ; OSC_27       ; OSC_27      ; 0.000        ; 0.001      ; 1.124      ;
; 0.971  ; jump_flag_ctrl                                                                                                                   ; counter_jump[24]                                                                                                                             ; OSC_27       ; OSC_27      ; 0.000        ; 0.001      ; 1.124      ;
; 0.971  ; jump_flag_ctrl                                                                                                                   ; counter_jump[25]                                                                                                                             ; OSC_27       ; OSC_27      ; 0.000        ; 0.001      ; 1.124      ;
; 0.971  ; jump_flag_ctrl                                                                                                                   ; counter_jump[22]                                                                                                                             ; OSC_27       ; OSC_27      ; 0.000        ; 0.001      ; 1.124      ;
; 0.971  ; jump_flag_ctrl                                                                                                                   ; counter_jump[19]                                                                                                                             ; OSC_27       ; OSC_27      ; 0.000        ; 0.001      ; 1.124      ;
; 0.971  ; jump_flag_ctrl                                                                                                                   ; counter_jump[17]                                                                                                                             ; OSC_27       ; OSC_27      ; 0.000        ; 0.001      ; 1.124      ;
; 0.971  ; jump_flag_ctrl                                                                                                                   ; counter_jump[14]                                                                                                                             ; OSC_27       ; OSC_27      ; 0.000        ; 0.001      ; 1.124      ;
; 19.104 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]  ; OSC_27       ; OSC_27      ; -18.518      ; 0.000      ; 0.738      ;
; 19.104 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]  ; OSC_27       ; OSC_27      ; -18.518      ; 0.000      ; 0.738      ;
; 19.104 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]  ; OSC_27       ; OSC_27      ; -18.518      ; 0.000      ; 0.738      ;
; 19.104 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]  ; OSC_27       ; OSC_27      ; -18.518      ; 0.000      ; 0.738      ;
; 19.104 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]  ; OSC_27       ; OSC_27      ; -18.518      ; 0.000      ; 0.738      ;
; 19.104 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]  ; OSC_27       ; OSC_27      ; -18.518      ; 0.000      ; 0.738      ;
; 19.104 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]  ; OSC_27       ; OSC_27      ; -18.518      ; 0.000      ; 0.738      ;
; 19.104 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|p0addr                                    ; OSC_27       ; OSC_27      ; -18.518      ; 0.000      ; 0.738      ;
; 19.104 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]  ; OSC_27       ; OSC_27      ; -18.518      ; 0.000      ; 0.738      ;
; 19.104 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]  ; OSC_27       ; OSC_27      ; -18.518      ; 0.000      ; 0.738      ;
; 19.114 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]  ; OSC_27       ; OSC_27      ; -18.518      ; 0.000      ; 0.748      ;
; 19.114 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]  ; OSC_27       ; OSC_27      ; -18.518      ; 0.000      ; 0.748      ;
; 19.114 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]  ; OSC_27       ; OSC_27      ; -18.518      ; 0.000      ; 0.748      ;
; 19.114 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]  ; OSC_27       ; OSC_27      ; -18.518      ; 0.000      ; 0.748      ;
; 19.114 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]  ; OSC_27       ; OSC_27      ; -18.518      ; 0.000      ; 0.748      ;
; 19.114 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]  ; OSC_27       ; OSC_27      ; -18.518      ; 0.000      ; 0.748      ;
; 19.114 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]  ; OSC_27       ; OSC_27      ; -18.518      ; 0.000      ; 0.748      ;
; 19.114 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|p0addr                                    ; OSC_27       ; OSC_27      ; -18.518      ; 0.000      ; 0.748      ;
; 19.114 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]  ; OSC_27       ; OSC_27      ; -18.518      ; 0.000      ; 0.748      ;
; 19.114 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]  ; OSC_27       ; OSC_27      ; -18.518      ; 0.000      ; 0.748      ;
; 19.186 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]  ; OSC_27       ; OSC_27      ; -18.518      ; -0.001     ; 0.819      ;
; 19.186 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5       ; OSC_27       ; OSC_27      ; -18.518      ; -0.001     ; 0.819      ;
; 19.186 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0 ; OSC_27       ; OSC_27      ; -18.518      ; -0.001     ; 0.819      ;
; 19.186 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1 ; OSC_27       ; OSC_27      ; -18.518      ; -0.001     ; 0.819      ;
; 19.186 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2 ; OSC_27       ; OSC_27      ; -18.518      ; -0.001     ; 0.819      ;
; 19.303 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]  ; OSC_27       ; OSC_27      ; -18.518      ; 0.002      ; 0.939      ;
; 19.303 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5       ; OSC_27       ; OSC_27      ; -18.518      ; 0.002      ; 0.939      ;
; 19.303 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2 ; OSC_27       ; OSC_27      ; -18.518      ; 0.002      ; 0.939      ;
; 19.303 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1 ; OSC_27       ; OSC_27      ; -18.518      ; 0.002      ; 0.939      ;
; 19.303 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0 ; OSC_27       ; OSC_27      ; -18.518      ; 0.002      ; 0.939      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                         ; To Node                                                                                                                                                     ; Launch Clock                                                              ; Latch Clock                                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+
; 5.214 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 0.737      ;
; 5.214 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 0.737      ;
; 5.214 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 0.737      ;
; 5.214 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 0.737      ;
; 5.214 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 0.737      ;
; 5.214 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 0.737      ;
; 5.214 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 0.737      ;
; 5.214 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|p0addr                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 0.737      ;
; 5.214 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 0.737      ;
; 5.214 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 0.737      ;
; 5.222 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 0.745      ;
; 5.222 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|p0addr                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 0.745      ;
; 5.222 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]_OTERM55        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 0.745      ;
; 5.222 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]_OTERM3         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 0.745      ;
; 5.222 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]_OTERM5         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 0.745      ;
; 5.222 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]_OTERM1         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 0.745      ;
; 5.222 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]_OTERM7_OTERM73 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 0.745      ;
; 5.222 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]_OTERM7_OTERM71 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 0.745      ;
; 5.222 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]_OTERM11        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 0.745      ;
; 5.222 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]_OTERM9         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 0.745      ;
; 5.222 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]_OTERM13        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 0.745      ;
; 5.296 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 0.819      ;
; 5.296 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 0.819      ;
; 5.296 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 0.819      ;
; 5.296 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 0.819      ;
; 5.296 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]_OTERM53        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 0.819      ;
; 5.296 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]_OTERM51        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 0.819      ;
; 5.296 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]_OTERM49        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 0.819      ;
; 5.296 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 0.819      ;
; 5.296 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2               ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 0.819      ;
; 5.296 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0               ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 0.819      ;
; 5.296 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1               ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 0.819      ;
; 5.297 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.001      ; 0.821      ;
; 5.297 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.001      ; 0.821      ;
; 5.297 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1               ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.001      ; 0.821      ;
; 5.297 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2               ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.001      ; 0.821      ;
; 5.297 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0               ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.001      ; 0.821      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                   ;
+-------+--------------+----------------+------------------+---------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                     ; Clock Edge ; Target                                                                                                                                                                                    ;
+-------+--------------+----------------+------------------+---------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg0 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg1 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg2 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg3 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg4 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg5 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg6 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg7 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg8 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg1  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg2  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg3  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg4  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg5  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg6  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg7  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg8  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_memory_reg0  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_we_reg       ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~portb_memory_reg0 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~portb_memory_reg0 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~portb_memory_reg0 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~portb_memory_reg0 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~portb_memory_reg0 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a15~portb_memory_reg0 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1~portb_memory_reg0  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_memory_reg0  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~portb_memory_reg0  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_memory_reg0  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_memory_reg0  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_memory_reg0  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_memory_reg0  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg0 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg1 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg2 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg3 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg4 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg5 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg6 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg7 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg8 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg0  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg1  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg2  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg3  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg4  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg5  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg6  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_memory_reg0  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_we_reg       ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_memory_reg0  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg0 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg1 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg2 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg3 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg4 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg5 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg6 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg7 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg8 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg1  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg2  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg3  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg4  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg5  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg6  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg7  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg8  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_memory_reg0  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_we_reg       ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~portb_memory_reg0 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~portb_memory_reg0 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~portb_memory_reg0 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~portb_memory_reg0 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~portb_memory_reg0 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a15~portb_memory_reg0 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1~portb_memory_reg0  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_memory_reg0  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~portb_memory_reg0  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_memory_reg0  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_memory_reg0  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_memory_reg0  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_memory_reg0  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg0 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg1 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg2 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg3 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg4 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg5 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg6 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg7 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg8 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg0  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg1  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg2  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg3  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg4  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg5  ;
+-------+--------------+----------------+------------------+---------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'OSC_50'                                                                           ;
+-------+--------------+----------------+------------------+--------+------------+-----------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                            ;
+-------+--------------+----------------+------------------+--------+------------+-----------------------------------+
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[0]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[0]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[10] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[10] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[11] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[11] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[12] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[12] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[13] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[13] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[14] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[14] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[15] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[15] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[1]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[1]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[2]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[2]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[3]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[3]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[4]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[4]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[5]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[5]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[6]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[6]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[7]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[7]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[8]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[8]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[9]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[9]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CTRL_CLK    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CTRL_CLK    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[0]            ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[0]            ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[10]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[10]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[11]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[11]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[12]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[12]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[13]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[13]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[14]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[14]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[15]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[15]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[16]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[16]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[17]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[17]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[18]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[18]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[19]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[19]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[1]            ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[1]            ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[20]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[20]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[21]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[21]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[2]            ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[2]            ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[3]            ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[3]            ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[4]            ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[4]            ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[5]            ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[5]            ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[6]            ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[6]            ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[7]            ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[7]            ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[8]            ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[8]            ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[9]            ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[9]            ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|oRST_0             ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|oRST_0             ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|oRST_1             ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|oRST_1             ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|oRST_2             ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|oRST_2             ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; counter_ones[0]                   ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; counter_ones[0]                   ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; counter_ones[10]                  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; counter_ones[10]                  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; counter_ones[11]                  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; counter_ones[11]                  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; counter_ones[12]                  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; counter_ones[12]                  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; counter_ones[13]                  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; counter_ones[13]                  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; counter_ones[14]                  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; counter_ones[14]                  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; counter_ones[15]                  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; counter_ones[15]                  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; counter_ones[16]                  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; counter_ones[16]                  ;
+-------+--------------+----------------+------------------+--------+------------+-----------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'TD_CLK'                                                                                                                                                                                                                                     ;
+--------+--------------+----------------+------------------+--------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                                                                                                                                                     ;
+--------+--------------+----------------+------------------+--------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg0 ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg1 ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg2 ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg3 ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg4 ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg5 ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg6 ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg7 ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg8 ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg1  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg2  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg3  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg4  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg5  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg6  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg7  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg8  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_memory_reg0  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_we_reg       ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~portb_memory_reg0 ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~portb_memory_reg0 ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~portb_memory_reg0 ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~portb_memory_reg0 ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~portb_memory_reg0 ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a15~portb_memory_reg0 ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1~portb_memory_reg0  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_memory_reg0  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~portb_memory_reg0  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_memory_reg0  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_memory_reg0  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_memory_reg0  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_memory_reg0  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_memory_reg0  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg0 ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg1 ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg2 ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg3 ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg4 ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg5 ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg6 ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg7 ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg8 ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg0  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg2  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg3  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg4  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg5  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg6  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_memory_reg0  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_we_reg       ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg0 ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg1 ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg2 ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg3 ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg4 ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg5 ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg6 ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg7 ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg8 ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0  ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg1  ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg2  ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg3  ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg4  ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg5  ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg6  ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg7  ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg8  ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_memory_reg0  ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_we_reg       ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~portb_memory_reg0 ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~portb_memory_reg0 ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~portb_memory_reg0 ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~portb_memory_reg0 ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~portb_memory_reg0 ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a15~portb_memory_reg0 ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1~portb_memory_reg0  ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_memory_reg0  ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~portb_memory_reg0  ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_memory_reg0  ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_memory_reg0  ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_memory_reg0  ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_memory_reg0  ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_memory_reg0  ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg0 ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg1 ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg2 ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg3 ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg4 ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg5 ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg6 ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg7 ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg8 ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg0  ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1  ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg2  ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg3  ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg4  ;
+--------+--------------+----------------+------------------+--------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'OSC_27'                                                                                                                                                                                           ;
+--------+--------------+----------------+------------------+--------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                                                                                                           ;
+--------+--------------+----------------+------------------+--------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|q_b[0]                           ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|q_b[10]                          ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|q_b[11]                          ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|q_b[12]                          ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|q_b[13]                          ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|q_b[14]                          ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|q_b[15]                          ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|q_b[1]                           ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|q_b[2]                           ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|q_b[3]                           ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|q_b[4]                           ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|q_b[5]                           ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|q_b[6]                           ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|q_b[7]                           ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|q_b[8]                           ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|q_b[9]                           ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~porta_address_reg0  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~porta_address_reg1  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~porta_address_reg2  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~porta_address_reg3  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~porta_address_reg4  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~porta_address_reg5  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~porta_address_reg6  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~porta_address_reg7  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~porta_address_reg8  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~porta_address_reg9  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~porta_datain_reg0   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~porta_datain_reg1   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~porta_datain_reg2   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~porta_datain_reg3   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~porta_memory_reg0   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~portb_address_reg0  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~portb_address_reg1  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~portb_address_reg2  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~portb_address_reg3  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~portb_address_reg4  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~portb_address_reg5  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~portb_address_reg6  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~portb_address_reg7  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~portb_address_reg8  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~portb_address_reg9  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~porta_address_reg0 ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~porta_address_reg1 ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~porta_address_reg2 ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~porta_address_reg3 ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~porta_address_reg4 ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~porta_address_reg5 ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~porta_address_reg6 ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~porta_address_reg7 ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~porta_address_reg8 ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~porta_address_reg9 ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~porta_datain_reg0  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~porta_datain_reg1  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~porta_datain_reg2  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~porta_datain_reg3  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~porta_memory_reg0  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~portb_address_reg0 ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~portb_address_reg1 ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~portb_address_reg2 ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~portb_address_reg3 ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~portb_address_reg4 ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~portb_address_reg5 ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~portb_address_reg6 ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~portb_address_reg7 ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~portb_address_reg8 ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~portb_address_reg9 ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a11~porta_memory_reg0  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a12~porta_memory_reg0  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a13~porta_memory_reg0  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a14~porta_memory_reg0  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a15~porta_memory_reg0  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~porta_address_reg0  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~porta_address_reg1  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~porta_address_reg2  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~porta_address_reg3  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~porta_address_reg4  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~porta_address_reg5  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~porta_address_reg6  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~porta_address_reg7  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~porta_address_reg8  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~porta_address_reg9  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~porta_datain_reg0   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~porta_datain_reg1   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~porta_datain_reg2   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~porta_datain_reg3   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~porta_memory_reg0   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~portb_address_reg0  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~portb_address_reg1  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~portb_address_reg2  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~portb_address_reg3  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~portb_address_reg4  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~portb_address_reg5  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~portb_address_reg6  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~portb_address_reg7  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~portb_address_reg8  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~portb_address_reg9  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a2~porta_memory_reg0   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a3~porta_memory_reg0   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a4~porta_memory_reg0   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a5~porta_address_reg0  ;
+--------+--------------+----------------+------------------+--------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2'                                                                                                ;
+--------+--------------+----------------+------------------+---------------------------------------------------------------------------+------------+-------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                     ; Clock Edge ; Target                                                ;
+--------+--------------+----------------+------------------+---------------------------------------------------------------------------+------------+-------------------------------------------------------+
; 25.851 ; 26.851       ; 1.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|BCK_DIV[0]                          ;
; 25.851 ; 26.851       ; 1.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|BCK_DIV[1]                          ;
; 25.851 ; 26.851       ; 1.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|BCK_DIV[2]                          ;
; 25.851 ; 26.851       ; 1.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|LRCK_1X                             ;
; 25.851 ; 26.851       ; 1.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0]                      ;
; 25.851 ; 26.851       ; 1.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1]                      ;
; 25.851 ; 26.851       ; 1.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2]                      ;
; 25.851 ; 26.851       ; 1.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3]                      ;
; 25.851 ; 26.851       ; 1.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4]                      ;
; 25.851 ; 26.851       ; 1.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5]                      ;
; 25.851 ; 26.851       ; 1.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6]                      ;
; 25.851 ; 26.851       ; 1.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7]                      ;
; 25.851 ; 26.851       ; 1.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8]                      ;
; 25.851 ; 26.851       ; 1.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|oAUD_BCK                            ;
; 25.852 ; 26.852       ; 1.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|BCK_DIV[0]                          ;
; 25.852 ; 26.852       ; 1.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|BCK_DIV[1]                          ;
; 25.852 ; 26.852       ; 1.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|BCK_DIV[2]                          ;
; 25.852 ; 26.852       ; 1.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|LRCK_1X                             ;
; 25.852 ; 26.852       ; 1.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0]                      ;
; 25.852 ; 26.852       ; 1.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1]                      ;
; 25.852 ; 26.852       ; 1.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2]                      ;
; 25.852 ; 26.852       ; 1.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3]                      ;
; 25.852 ; 26.852       ; 1.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4]                      ;
; 25.852 ; 26.852       ; 1.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5]                      ;
; 25.852 ; 26.852       ; 1.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6]                      ;
; 25.852 ; 26.852       ; 1.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7]                      ;
; 25.852 ; 26.852       ; 1.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8]                      ;
; 25.852 ; 26.852       ; 1.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|oAUD_BCK                            ;
; 26.851 ; 26.851       ; 0.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|BCK_DIV[0]|clk                                    ;
; 26.851 ; 26.851       ; 0.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|BCK_DIV[1]|clk                                    ;
; 26.851 ; 26.851       ; 0.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|BCK_DIV[2]|clk                                    ;
; 26.851 ; 26.851       ; 0.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|LRCK_1X_DIV[0]|clk                                ;
; 26.851 ; 26.851       ; 0.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|LRCK_1X_DIV[1]|clk                                ;
; 26.851 ; 26.851       ; 0.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|LRCK_1X_DIV[2]|clk                                ;
; 26.851 ; 26.851       ; 0.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|LRCK_1X_DIV[3]|clk                                ;
; 26.851 ; 26.851       ; 0.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|LRCK_1X_DIV[4]|clk                                ;
; 26.851 ; 26.851       ; 0.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|LRCK_1X_DIV[5]|clk                                ;
; 26.851 ; 26.851       ; 0.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|LRCK_1X_DIV[6]|clk                                ;
; 26.851 ; 26.851       ; 0.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|LRCK_1X_DIV[7]|clk                                ;
; 26.851 ; 26.851       ; 0.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|LRCK_1X_DIV[8]|clk                                ;
; 26.851 ; 26.851       ; 0.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|LRCK_1X|clk                                       ;
; 26.851 ; 26.851       ; 0.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|oAUD_BCK|clk                                      ;
; 26.851 ; 26.851       ; 0.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u6|sdram_pll1|altpll_component|_clk2~clkctrl|inclk[0] ;
; 26.851 ; 26.851       ; 0.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u6|sdram_pll1|altpll_component|_clk2~clkctrl|outclk   ;
; 26.852 ; 26.852       ; 0.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|BCK_DIV[0]|clk                                    ;
; 26.852 ; 26.852       ; 0.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|BCK_DIV[1]|clk                                    ;
; 26.852 ; 26.852       ; 0.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|BCK_DIV[2]|clk                                    ;
; 26.852 ; 26.852       ; 0.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|LRCK_1X_DIV[0]|clk                                ;
; 26.852 ; 26.852       ; 0.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|LRCK_1X_DIV[1]|clk                                ;
; 26.852 ; 26.852       ; 0.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|LRCK_1X_DIV[2]|clk                                ;
; 26.852 ; 26.852       ; 0.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|LRCK_1X_DIV[3]|clk                                ;
; 26.852 ; 26.852       ; 0.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|LRCK_1X_DIV[4]|clk                                ;
; 26.852 ; 26.852       ; 0.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|LRCK_1X_DIV[5]|clk                                ;
; 26.852 ; 26.852       ; 0.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|LRCK_1X_DIV[6]|clk                                ;
; 26.852 ; 26.852       ; 0.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|LRCK_1X_DIV[7]|clk                                ;
; 26.852 ; 26.852       ; 0.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|LRCK_1X_DIV[8]|clk                                ;
; 26.852 ; 26.852       ; 0.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|LRCK_1X|clk                                       ;
; 26.852 ; 26.852       ; 0.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|oAUD_BCK|clk                                      ;
; 26.852 ; 26.852       ; 0.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u6|sdram_pll1|altpll_component|_clk2~clkctrl|inclk[0] ;
; 26.852 ; 26.852       ; 0.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u6|sdram_pll1|altpll_component|_clk2~clkctrl|outclk   ;
+--------+--------------+----------------+------------------+---------------------------------------------------------------------------+------------+-------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                        ;
+--------------+------------+-------+-------+------------+---------------------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                           ;
+--------------+------------+-------+-------+------------+---------------------------------------------------------------------------+
; DPDT_SW[*]   ; OSC_27     ; 5.046 ; 5.046 ; Rise       ; OSC_27                                                                    ;
;  DPDT_SW[5]  ; OSC_27     ; 1.622 ; 1.622 ; Rise       ; OSC_27                                                                    ;
;  DPDT_SW[6]  ; OSC_27     ; 1.749 ; 1.749 ; Rise       ; OSC_27                                                                    ;
;  DPDT_SW[8]  ; OSC_27     ; 1.498 ; 1.498 ; Rise       ; OSC_27                                                                    ;
;  DPDT_SW[9]  ; OSC_27     ; 1.557 ; 1.557 ; Rise       ; OSC_27                                                                    ;
;  DPDT_SW[10] ; OSC_27     ; 1.633 ; 1.633 ; Rise       ; OSC_27                                                                    ;
;  DPDT_SW[11] ; OSC_27     ; 1.928 ; 1.928 ; Rise       ; OSC_27                                                                    ;
;  DPDT_SW[12] ; OSC_27     ; 1.997 ; 1.997 ; Rise       ; OSC_27                                                                    ;
;  DPDT_SW[13] ; OSC_27     ; 5.046 ; 5.046 ; Rise       ; OSC_27                                                                    ;
;  DPDT_SW[14] ; OSC_27     ; 4.646 ; 4.646 ; Rise       ; OSC_27                                                                    ;
;  DPDT_SW[15] ; OSC_27     ; 3.878 ; 3.878 ; Rise       ; OSC_27                                                                    ;
;  DPDT_SW[16] ; OSC_27     ; 3.874 ; 3.874 ; Rise       ; OSC_27                                                                    ;
;  DPDT_SW[17] ; OSC_27     ; 3.493 ; 3.493 ; Rise       ; OSC_27                                                                    ;
; KEY[*]       ; OSC_27     ; 3.212 ; 3.212 ; Rise       ; OSC_27                                                                    ;
;  KEY[1]      ; OSC_27     ; 3.212 ; 3.212 ; Rise       ; OSC_27                                                                    ;
; DRAM_DQ[*]   ; OSC_27     ; 4.231 ; 4.231 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[0]  ; OSC_27     ; 3.948 ; 3.948 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[1]  ; OSC_27     ; 3.969 ; 3.969 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]  ; OSC_27     ; 3.981 ; 3.981 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]  ; OSC_27     ; 4.041 ; 4.041 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]  ; OSC_27     ; 4.029 ; 4.029 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]  ; OSC_27     ; 3.876 ; 3.876 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]  ; OSC_27     ; 3.833 ; 3.833 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]  ; OSC_27     ; 4.037 ; 4.037 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]  ; OSC_27     ; 4.057 ; 4.057 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]  ; OSC_27     ; 4.231 ; 4.231 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10] ; OSC_27     ; 4.179 ; 4.179 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11] ; OSC_27     ; 4.137 ; 4.137 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12] ; OSC_27     ; 4.079 ; 4.079 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13] ; OSC_27     ; 3.957 ; 3.957 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14] ; OSC_27     ; 3.943 ; 3.943 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[15] ; OSC_27     ; 3.988 ; 3.988 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; TD_DATA[*]   ; TD_CLK     ; 3.236 ; 3.236 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[0]  ; TD_CLK     ; 2.764 ; 2.764 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[1]  ; TD_CLK     ; 2.470 ; 2.470 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[2]  ; TD_CLK     ; 2.612 ; 2.612 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[3]  ; TD_CLK     ; 2.762 ; 2.762 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[4]  ; TD_CLK     ; 3.236 ; 3.236 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[5]  ; TD_CLK     ; 2.587 ; 2.587 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[6]  ; TD_CLK     ; 2.549 ; 2.549 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[7]  ; TD_CLK     ; 2.527 ; 2.527 ; Rise       ; TD_CLK                                                                    ;
+--------------+------------+-------+-------+------------+---------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                           ;
+--------------+------------+--------+--------+------------+---------------------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                           ;
+--------------+------------+--------+--------+------------+---------------------------------------------------------------------------+
; DPDT_SW[*]   ; OSC_27     ; -0.524 ; -0.524 ; Rise       ; OSC_27                                                                    ;
;  DPDT_SW[5]  ; OSC_27     ; -0.817 ; -0.817 ; Rise       ; OSC_27                                                                    ;
;  DPDT_SW[6]  ; OSC_27     ; -0.944 ; -0.944 ; Rise       ; OSC_27                                                                    ;
;  DPDT_SW[8]  ; OSC_27     ; -0.524 ; -0.524 ; Rise       ; OSC_27                                                                    ;
;  DPDT_SW[9]  ; OSC_27     ; -0.583 ; -0.583 ; Rise       ; OSC_27                                                                    ;
;  DPDT_SW[10] ; OSC_27     ; -0.659 ; -0.659 ; Rise       ; OSC_27                                                                    ;
;  DPDT_SW[11] ; OSC_27     ; -0.701 ; -0.701 ; Rise       ; OSC_27                                                                    ;
;  DPDT_SW[12] ; OSC_27     ; -0.630 ; -0.630 ; Rise       ; OSC_27                                                                    ;
;  DPDT_SW[13] ; OSC_27     ; -4.069 ; -4.069 ; Rise       ; OSC_27                                                                    ;
;  DPDT_SW[14] ; OSC_27     ; -3.768 ; -3.768 ; Rise       ; OSC_27                                                                    ;
;  DPDT_SW[15] ; OSC_27     ; -3.301 ; -3.301 ; Rise       ; OSC_27                                                                    ;
;  DPDT_SW[16] ; OSC_27     ; -3.310 ; -3.310 ; Rise       ; OSC_27                                                                    ;
;  DPDT_SW[17] ; OSC_27     ; -2.950 ; -2.950 ; Rise       ; OSC_27                                                                    ;
; KEY[*]       ; OSC_27     ; -2.698 ; -2.698 ; Rise       ; OSC_27                                                                    ;
;  KEY[1]      ; OSC_27     ; -2.698 ; -2.698 ; Rise       ; OSC_27                                                                    ;
; DRAM_DQ[*]   ; OSC_27     ; -3.713 ; -3.713 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[0]  ; OSC_27     ; -3.828 ; -3.828 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[1]  ; OSC_27     ; -3.849 ; -3.849 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]  ; OSC_27     ; -3.861 ; -3.861 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]  ; OSC_27     ; -3.921 ; -3.921 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]  ; OSC_27     ; -3.909 ; -3.909 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]  ; OSC_27     ; -3.756 ; -3.756 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]  ; OSC_27     ; -3.713 ; -3.713 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]  ; OSC_27     ; -3.917 ; -3.917 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]  ; OSC_27     ; -3.937 ; -3.937 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]  ; OSC_27     ; -4.111 ; -4.111 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10] ; OSC_27     ; -4.059 ; -4.059 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11] ; OSC_27     ; -4.017 ; -4.017 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12] ; OSC_27     ; -3.959 ; -3.959 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13] ; OSC_27     ; -3.837 ; -3.837 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14] ; OSC_27     ; -3.823 ; -3.823 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[15] ; OSC_27     ; -3.868 ; -3.868 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; TD_DATA[*]   ; TD_CLK     ; -1.914 ; -1.914 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[0]  ; TD_CLK     ; -2.223 ; -2.223 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[1]  ; TD_CLK     ; -2.031 ; -2.031 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[2]  ; TD_CLK     ; -2.269 ; -2.269 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[3]  ; TD_CLK     ; -2.049 ; -2.049 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[4]  ; TD_CLK     ; -2.294 ; -2.294 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[5]  ; TD_CLK     ; -2.057 ; -2.057 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[6]  ; TD_CLK     ; -1.914 ; -1.914 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[7]  ; TD_CLK     ; -2.058 ; -2.058 ; Rise       ; TD_CLK                                                                    ;
+--------------+------------+--------+--------+------------+---------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                  ;
+----------------+------------+--------+--------+------------+---------------------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                           ;
+----------------+------------+--------+--------+------------+---------------------------------------------------------------------------+
; GPIO_0[*]      ; OSC_27     ; 4.123  ; 4.123  ; Rise       ; OSC_27                                                                    ;
;  GPIO_0[28]    ; OSC_27     ; 4.123  ; 4.123  ; Rise       ; OSC_27                                                                    ;
; LED_RED[*]     ; OSC_27     ; 5.579  ; 5.579  ; Rise       ; OSC_27                                                                    ;
;  LED_RED[0]    ; OSC_27     ; 4.850  ; 4.850  ; Rise       ; OSC_27                                                                    ;
;  LED_RED[1]    ; OSC_27     ; 5.015  ; 5.015  ; Rise       ; OSC_27                                                                    ;
;  LED_RED[2]    ; OSC_27     ; 5.326  ; 5.326  ; Rise       ; OSC_27                                                                    ;
;  LED_RED[3]    ; OSC_27     ; 5.579  ; 5.579  ; Rise       ; OSC_27                                                                    ;
;  LED_RED[4]    ; OSC_27     ; 4.756  ; 4.756  ; Rise       ; OSC_27                                                                    ;
;  LED_RED[5]    ; OSC_27     ; 4.735  ; 4.735  ; Rise       ; OSC_27                                                                    ;
;  LED_RED[6]    ; OSC_27     ; 4.951  ; 4.951  ; Rise       ; OSC_27                                                                    ;
;  LED_RED[7]    ; OSC_27     ; 5.033  ; 5.033  ; Rise       ; OSC_27                                                                    ;
;  LED_RED[8]    ; OSC_27     ; 4.263  ; 4.263  ; Rise       ; OSC_27                                                                    ;
;  LED_RED[9]    ; OSC_27     ; 5.400  ; 5.400  ; Rise       ; OSC_27                                                                    ;
;  LED_RED[11]   ; OSC_27     ; 4.802  ; 4.802  ; Rise       ; OSC_27                                                                    ;
;  LED_RED[12]   ; OSC_27     ; 4.751  ; 4.751  ; Rise       ; OSC_27                                                                    ;
;  LED_RED[14]   ; OSC_27     ; 4.940  ; 4.940  ; Rise       ; OSC_27                                                                    ;
;  LED_RED[16]   ; OSC_27     ; 5.174  ; 5.174  ; Rise       ; OSC_27                                                                    ;
;  LED_RED[17]   ; OSC_27     ; 4.482  ; 4.482  ; Rise       ; OSC_27                                                                    ;
; VGA_B[*]       ; OSC_27     ; 11.281 ; 11.281 ; Rise       ; OSC_27                                                                    ;
;  VGA_B[0]      ; OSC_27     ; 11.221 ; 11.221 ; Rise       ; OSC_27                                                                    ;
;  VGA_B[1]      ; OSC_27     ; 11.281 ; 11.281 ; Rise       ; OSC_27                                                                    ;
;  VGA_B[2]      ; OSC_27     ; 11.018 ; 11.018 ; Rise       ; OSC_27                                                                    ;
;  VGA_B[3]      ; OSC_27     ; 11.075 ; 11.075 ; Rise       ; OSC_27                                                                    ;
;  VGA_B[4]      ; OSC_27     ; 11.163 ; 11.163 ; Rise       ; OSC_27                                                                    ;
;  VGA_B[5]      ; OSC_27     ; 11.055 ; 11.055 ; Rise       ; OSC_27                                                                    ;
;  VGA_B[6]      ; OSC_27     ; 11.120 ; 11.120 ; Rise       ; OSC_27                                                                    ;
;  VGA_B[7]      ; OSC_27     ; 11.149 ; 11.149 ; Rise       ; OSC_27                                                                    ;
;  VGA_B[8]      ; OSC_27     ; 11.111 ; 11.111 ; Rise       ; OSC_27                                                                    ;
;  VGA_B[9]      ; OSC_27     ; 11.021 ; 11.021 ; Rise       ; OSC_27                                                                    ;
; VGA_BLANK      ; OSC_27     ; 5.073  ; 5.073  ; Rise       ; OSC_27                                                                    ;
; VGA_CLK        ; OSC_27     ; 2.868  ; 2.868  ; Rise       ; OSC_27                                                                    ;
; VGA_G[*]       ; OSC_27     ; 11.398 ; 11.398 ; Rise       ; OSC_27                                                                    ;
;  VGA_G[0]      ; OSC_27     ; 11.398 ; 11.398 ; Rise       ; OSC_27                                                                    ;
;  VGA_G[1]      ; OSC_27     ; 11.273 ; 11.273 ; Rise       ; OSC_27                                                                    ;
;  VGA_G[2]      ; OSC_27     ; 11.370 ; 11.370 ; Rise       ; OSC_27                                                                    ;
;  VGA_G[3]      ; OSC_27     ; 11.261 ; 11.261 ; Rise       ; OSC_27                                                                    ;
;  VGA_G[4]      ; OSC_27     ; 11.321 ; 11.321 ; Rise       ; OSC_27                                                                    ;
;  VGA_G[5]      ; OSC_27     ; 11.272 ; 11.272 ; Rise       ; OSC_27                                                                    ;
;  VGA_G[6]      ; OSC_27     ; 11.126 ; 11.126 ; Rise       ; OSC_27                                                                    ;
;  VGA_G[7]      ; OSC_27     ; 11.146 ; 11.146 ; Rise       ; OSC_27                                                                    ;
;  VGA_G[8]      ; OSC_27     ; 11.135 ; 11.135 ; Rise       ; OSC_27                                                                    ;
;  VGA_G[9]      ; OSC_27     ; 11.146 ; 11.146 ; Rise       ; OSC_27                                                                    ;
; VGA_HS         ; OSC_27     ; 3.761  ; 3.761  ; Rise       ; OSC_27                                                                    ;
; VGA_R[*]       ; OSC_27     ; 11.497 ; 11.497 ; Rise       ; OSC_27                                                                    ;
;  VGA_R[0]      ; OSC_27     ; 11.497 ; 11.497 ; Rise       ; OSC_27                                                                    ;
;  VGA_R[1]      ; OSC_27     ; 11.255 ; 11.255 ; Rise       ; OSC_27                                                                    ;
;  VGA_R[2]      ; OSC_27     ; 11.399 ; 11.399 ; Rise       ; OSC_27                                                                    ;
;  VGA_R[3]      ; OSC_27     ; 11.344 ; 11.344 ; Rise       ; OSC_27                                                                    ;
;  VGA_R[4]      ; OSC_27     ; 11.210 ; 11.210 ; Rise       ; OSC_27                                                                    ;
;  VGA_R[5]      ; OSC_27     ; 11.363 ; 11.363 ; Rise       ; OSC_27                                                                    ;
;  VGA_R[6]      ; OSC_27     ; 11.238 ; 11.238 ; Rise       ; OSC_27                                                                    ;
;  VGA_R[7]      ; OSC_27     ; 11.239 ; 11.239 ; Rise       ; OSC_27                                                                    ;
;  VGA_R[8]      ; OSC_27     ; 11.249 ; 11.249 ; Rise       ; OSC_27                                                                    ;
;  VGA_R[9]      ; OSC_27     ; 11.217 ; 11.217 ; Rise       ; OSC_27                                                                    ;
; VGA_CLK        ; OSC_27     ; 2.868  ; 2.868  ; Fall       ; OSC_27                                                                    ;
; HEX0[*]        ; OSC_50     ; 5.060  ; 5.060  ; Rise       ; OSC_50                                                                    ;
;  HEX0[0]       ; OSC_50     ; 5.060  ; 5.060  ; Rise       ; OSC_50                                                                    ;
;  HEX0[1]       ; OSC_50     ; 5.026  ; 5.026  ; Rise       ; OSC_50                                                                    ;
;  HEX0[2]       ; OSC_50     ; 5.035  ; 5.035  ; Rise       ; OSC_50                                                                    ;
;  HEX0[3]       ; OSC_50     ; 4.941  ; 4.941  ; Rise       ; OSC_50                                                                    ;
;  HEX0[4]       ; OSC_50     ; 4.937  ; 4.937  ; Rise       ; OSC_50                                                                    ;
;  HEX0[5]       ; OSC_50     ; 4.926  ; 4.926  ; Rise       ; OSC_50                                                                    ;
;  HEX0[6]       ; OSC_50     ; 4.923  ; 4.923  ; Rise       ; OSC_50                                                                    ;
; HEX1[*]        ; OSC_50     ; 4.060  ; 4.060  ; Rise       ; OSC_50                                                                    ;
;  HEX1[0]       ; OSC_50     ; 4.009  ; 4.009  ; Rise       ; OSC_50                                                                    ;
;  HEX1[1]       ; OSC_50     ; 4.053  ; 4.053  ; Rise       ; OSC_50                                                                    ;
;  HEX1[2]       ; OSC_50     ; 3.898  ; 3.898  ; Rise       ; OSC_50                                                                    ;
;  HEX1[3]       ; OSC_50     ; 4.020  ; 4.020  ; Rise       ; OSC_50                                                                    ;
;  HEX1[4]       ; OSC_50     ; 4.040  ; 4.040  ; Rise       ; OSC_50                                                                    ;
;  HEX1[5]       ; OSC_50     ; 4.043  ; 4.043  ; Rise       ; OSC_50                                                                    ;
;  HEX1[6]       ; OSC_50     ; 4.060  ; 4.060  ; Rise       ; OSC_50                                                                    ;
; HEX2[*]        ; OSC_50     ; 3.948  ; 3.948  ; Rise       ; OSC_50                                                                    ;
;  HEX2[0]       ; OSC_50     ; 3.878  ; 3.878  ; Rise       ; OSC_50                                                                    ;
;  HEX2[1]       ; OSC_50     ; 3.765  ; 3.765  ; Rise       ; OSC_50                                                                    ;
;  HEX2[2]       ; OSC_50     ; 3.827  ; 3.827  ; Rise       ; OSC_50                                                                    ;
;  HEX2[3]       ; OSC_50     ; 3.813  ; 3.813  ; Rise       ; OSC_50                                                                    ;
;  HEX2[4]       ; OSC_50     ; 3.948  ; 3.948  ; Rise       ; OSC_50                                                                    ;
;  HEX2[5]       ; OSC_50     ; 3.948  ; 3.948  ; Rise       ; OSC_50                                                                    ;
;  HEX2[6]       ; OSC_50     ; 3.935  ; 3.935  ; Rise       ; OSC_50                                                                    ;
; HEX3[*]        ; OSC_50     ; 3.885  ; 3.885  ; Rise       ; OSC_50                                                                    ;
;  HEX3[0]       ; OSC_50     ; 3.881  ; 3.881  ; Rise       ; OSC_50                                                                    ;
;  HEX3[1]       ; OSC_50     ; 3.778  ; 3.778  ; Rise       ; OSC_50                                                                    ;
;  HEX3[2]       ; OSC_50     ; 3.805  ; 3.805  ; Rise       ; OSC_50                                                                    ;
;  HEX3[3]       ; OSC_50     ; 3.778  ; 3.778  ; Rise       ; OSC_50                                                                    ;
;  HEX3[4]       ; OSC_50     ; 3.798  ; 3.798  ; Rise       ; OSC_50                                                                    ;
;  HEX3[5]       ; OSC_50     ; 3.868  ; 3.868  ; Rise       ; OSC_50                                                                    ;
;  HEX3[6]       ; OSC_50     ; 3.885  ; 3.885  ; Rise       ; OSC_50                                                                    ;
; I2C_SCLK       ; OSC_50     ; 3.851  ; 3.851  ; Rise       ; OSC_50                                                                    ;
; DRAM_ADDR[*]   ; OSC_27     ; 2.437  ; 2.437  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[0]  ; OSC_27     ; 2.258  ; 2.258  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[1]  ; OSC_27     ; 2.273  ; 2.273  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[2]  ; OSC_27     ; 2.264  ; 2.264  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[3]  ; OSC_27     ; 2.306  ; 2.306  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[4]  ; OSC_27     ; 2.422  ; 2.422  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[5]  ; OSC_27     ; 2.376  ; 2.376  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[6]  ; OSC_27     ; 2.400  ; 2.400  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[7]  ; OSC_27     ; 2.328  ; 2.328  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[8]  ; OSC_27     ; 2.418  ; 2.418  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[9]  ; OSC_27     ; 2.424  ; 2.424  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[10] ; OSC_27     ; 2.437  ; 2.437  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[11] ; OSC_27     ; 2.413  ; 2.413  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_BA_0      ; OSC_27     ; 2.503  ; 2.503  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_BA_1      ; OSC_27     ; 2.625  ; 2.625  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_CAS_N     ; OSC_27     ; 2.597  ; 2.597  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_CS_N      ; OSC_27     ; 2.583  ; 2.583  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_DQ[*]     ; OSC_27     ; 4.266  ; 4.266  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[0]    ; OSC_27     ; 4.067  ; 4.067  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[1]    ; OSC_27     ; 3.933  ; 3.933  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]    ; OSC_27     ; 3.968  ; 3.968  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]    ; OSC_27     ; 3.871  ; 3.871  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]    ; OSC_27     ; 3.932  ; 3.932  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]    ; OSC_27     ; 3.735  ; 3.735  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]    ; OSC_27     ; 4.063  ; 4.063  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]    ; OSC_27     ; 3.945  ; 3.945  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]    ; OSC_27     ; 4.163  ; 4.163  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]    ; OSC_27     ; 4.266  ; 4.266  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10]   ; OSC_27     ; 3.985  ; 3.985  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11]   ; OSC_27     ; 4.015  ; 4.015  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12]   ; OSC_27     ; 3.815  ; 3.815  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13]   ; OSC_27     ; 3.871  ; 3.871  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14]   ; OSC_27     ; 4.065  ; 4.065  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[15]   ; OSC_27     ; 3.797  ; 3.797  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_LDQM      ; OSC_27     ; 3.010  ; 3.010  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_RAS_N     ; OSC_27     ; 2.585  ; 2.585  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_UDQM      ; OSC_27     ; 2.939  ; 2.939  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_WE_N      ; OSC_27     ; 2.604  ; 2.604  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_CLK       ; OSC_27     ; -1.622 ;        ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk1 ;
; DRAM_CLK       ; OSC_27     ;        ; -1.622 ; Fall       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk1 ;
; AUD_BCLK       ; OSC_27     ; 2.012  ; 2.012  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ;
; AUD_DACLRCK    ; OSC_27     ; 2.002  ; 2.002  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ;
; AUD_XCK        ; OSC_27     ; 1.463  ;        ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ;
; AUD_XCK        ; OSC_27     ;        ; 1.463  ; Fall       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ;
+----------------+------------+--------+--------+------------+---------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                          ;
+----------------+------------+--------+--------+------------+---------------------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                           ;
+----------------+------------+--------+--------+------------+---------------------------------------------------------------------------+
; GPIO_0[*]      ; OSC_27     ; 4.123  ; 4.123  ; Rise       ; OSC_27                                                                    ;
;  GPIO_0[28]    ; OSC_27     ; 4.123  ; 4.123  ; Rise       ; OSC_27                                                                    ;
; LED_RED[*]     ; OSC_27     ; 4.263  ; 4.263  ; Rise       ; OSC_27                                                                    ;
;  LED_RED[0]    ; OSC_27     ; 4.850  ; 4.850  ; Rise       ; OSC_27                                                                    ;
;  LED_RED[1]    ; OSC_27     ; 5.015  ; 5.015  ; Rise       ; OSC_27                                                                    ;
;  LED_RED[2]    ; OSC_27     ; 5.326  ; 5.326  ; Rise       ; OSC_27                                                                    ;
;  LED_RED[3]    ; OSC_27     ; 5.579  ; 5.579  ; Rise       ; OSC_27                                                                    ;
;  LED_RED[4]    ; OSC_27     ; 4.756  ; 4.756  ; Rise       ; OSC_27                                                                    ;
;  LED_RED[5]    ; OSC_27     ; 4.735  ; 4.735  ; Rise       ; OSC_27                                                                    ;
;  LED_RED[6]    ; OSC_27     ; 4.951  ; 4.951  ; Rise       ; OSC_27                                                                    ;
;  LED_RED[7]    ; OSC_27     ; 5.033  ; 5.033  ; Rise       ; OSC_27                                                                    ;
;  LED_RED[8]    ; OSC_27     ; 4.263  ; 4.263  ; Rise       ; OSC_27                                                                    ;
;  LED_RED[9]    ; OSC_27     ; 4.376  ; 4.376  ; Rise       ; OSC_27                                                                    ;
;  LED_RED[11]   ; OSC_27     ; 4.802  ; 4.802  ; Rise       ; OSC_27                                                                    ;
;  LED_RED[12]   ; OSC_27     ; 4.751  ; 4.751  ; Rise       ; OSC_27                                                                    ;
;  LED_RED[14]   ; OSC_27     ; 4.940  ; 4.940  ; Rise       ; OSC_27                                                                    ;
;  LED_RED[16]   ; OSC_27     ; 5.174  ; 5.174  ; Rise       ; OSC_27                                                                    ;
;  LED_RED[17]   ; OSC_27     ; 4.482  ; 4.482  ; Rise       ; OSC_27                                                                    ;
; VGA_B[*]       ; OSC_27     ; 4.657  ; 4.657  ; Rise       ; OSC_27                                                                    ;
;  VGA_B[0]      ; OSC_27     ; 4.988  ; 4.988  ; Rise       ; OSC_27                                                                    ;
;  VGA_B[1]      ; OSC_27     ; 4.785  ; 4.785  ; Rise       ; OSC_27                                                                    ;
;  VGA_B[2]      ; OSC_27     ; 4.845  ; 4.845  ; Rise       ; OSC_27                                                                    ;
;  VGA_B[3]      ; OSC_27     ; 4.657  ; 4.657  ; Rise       ; OSC_27                                                                    ;
;  VGA_B[4]      ; OSC_27     ; 4.730  ; 4.730  ; Rise       ; OSC_27                                                                    ;
;  VGA_B[5]      ; OSC_27     ; 4.922  ; 4.922  ; Rise       ; OSC_27                                                                    ;
;  VGA_B[6]      ; OSC_27     ; 4.692  ; 4.692  ; Rise       ; OSC_27                                                                    ;
;  VGA_B[7]      ; OSC_27     ; 4.776  ; 4.776  ; Rise       ; OSC_27                                                                    ;
;  VGA_B[8]      ; OSC_27     ; 4.697  ; 4.697  ; Rise       ; OSC_27                                                                    ;
;  VGA_B[9]      ; OSC_27     ; 4.969  ; 4.969  ; Rise       ; OSC_27                                                                    ;
; VGA_BLANK      ; OSC_27     ; 4.865  ; 4.865  ; Rise       ; OSC_27                                                                    ;
; VGA_CLK        ; OSC_27     ; 2.868  ; 2.868  ; Rise       ; OSC_27                                                                    ;
; VGA_G[*]       ; OSC_27     ; 4.681  ; 4.681  ; Rise       ; OSC_27                                                                    ;
;  VGA_G[0]      ; OSC_27     ; 4.731  ; 4.731  ; Rise       ; OSC_27                                                                    ;
;  VGA_G[1]      ; OSC_27     ; 5.337  ; 5.337  ; Rise       ; OSC_27                                                                    ;
;  VGA_G[2]      ; OSC_27     ; 4.752  ; 4.752  ; Rise       ; OSC_27                                                                    ;
;  VGA_G[3]      ; OSC_27     ; 5.026  ; 5.026  ; Rise       ; OSC_27                                                                    ;
;  VGA_G[4]      ; OSC_27     ; 5.333  ; 5.333  ; Rise       ; OSC_27                                                                    ;
;  VGA_G[5]      ; OSC_27     ; 5.145  ; 5.145  ; Rise       ; OSC_27                                                                    ;
;  VGA_G[6]      ; OSC_27     ; 4.733  ; 4.733  ; Rise       ; OSC_27                                                                    ;
;  VGA_G[7]      ; OSC_27     ; 4.681  ; 4.681  ; Rise       ; OSC_27                                                                    ;
;  VGA_G[8]      ; OSC_27     ; 4.757  ; 4.757  ; Rise       ; OSC_27                                                                    ;
;  VGA_G[9]      ; OSC_27     ; 4.695  ; 4.695  ; Rise       ; OSC_27                                                                    ;
; VGA_HS         ; OSC_27     ; 3.761  ; 3.761  ; Rise       ; OSC_27                                                                    ;
; VGA_R[*]       ; OSC_27     ; 4.856  ; 4.856  ; Rise       ; OSC_27                                                                    ;
;  VGA_R[0]      ; OSC_27     ; 5.037  ; 5.037  ; Rise       ; OSC_27                                                                    ;
;  VGA_R[1]      ; OSC_27     ; 4.886  ; 4.886  ; Rise       ; OSC_27                                                                    ;
;  VGA_R[2]      ; OSC_27     ; 5.054  ; 5.054  ; Rise       ; OSC_27                                                                    ;
;  VGA_R[3]      ; OSC_27     ; 4.985  ; 4.985  ; Rise       ; OSC_27                                                                    ;
;  VGA_R[4]      ; OSC_27     ; 4.867  ; 4.867  ; Rise       ; OSC_27                                                                    ;
;  VGA_R[5]      ; OSC_27     ; 5.010  ; 5.010  ; Rise       ; OSC_27                                                                    ;
;  VGA_R[6]      ; OSC_27     ; 4.856  ; 4.856  ; Rise       ; OSC_27                                                                    ;
;  VGA_R[7]      ; OSC_27     ; 4.863  ; 4.863  ; Rise       ; OSC_27                                                                    ;
;  VGA_R[8]      ; OSC_27     ; 4.891  ; 4.891  ; Rise       ; OSC_27                                                                    ;
;  VGA_R[9]      ; OSC_27     ; 4.857  ; 4.857  ; Rise       ; OSC_27                                                                    ;
; VGA_CLK        ; OSC_27     ; 2.868  ; 2.868  ; Fall       ; OSC_27                                                                    ;
; HEX0[*]        ; OSC_50     ; 4.519  ; 4.519  ; Rise       ; OSC_50                                                                    ;
;  HEX0[0]       ; OSC_50     ; 4.654  ; 4.654  ; Rise       ; OSC_50                                                                    ;
;  HEX0[1]       ; OSC_50     ; 4.625  ; 4.625  ; Rise       ; OSC_50                                                                    ;
;  HEX0[2]       ; OSC_50     ; 4.639  ; 4.639  ; Rise       ; OSC_50                                                                    ;
;  HEX0[3]       ; OSC_50     ; 4.542  ; 4.542  ; Rise       ; OSC_50                                                                    ;
;  HEX0[4]       ; OSC_50     ; 4.541  ; 4.541  ; Rise       ; OSC_50                                                                    ;
;  HEX0[5]       ; OSC_50     ; 4.524  ; 4.524  ; Rise       ; OSC_50                                                                    ;
;  HEX0[6]       ; OSC_50     ; 4.519  ; 4.519  ; Rise       ; OSC_50                                                                    ;
; HEX1[*]        ; OSC_50     ; 3.769  ; 3.769  ; Rise       ; OSC_50                                                                    ;
;  HEX1[0]       ; OSC_50     ; 3.880  ; 3.880  ; Rise       ; OSC_50                                                                    ;
;  HEX1[1]       ; OSC_50     ; 3.924  ; 3.924  ; Rise       ; OSC_50                                                                    ;
;  HEX1[2]       ; OSC_50     ; 3.769  ; 3.769  ; Rise       ; OSC_50                                                                    ;
;  HEX1[3]       ; OSC_50     ; 3.891  ; 3.891  ; Rise       ; OSC_50                                                                    ;
;  HEX1[4]       ; OSC_50     ; 3.911  ; 3.911  ; Rise       ; OSC_50                                                                    ;
;  HEX1[5]       ; OSC_50     ; 3.914  ; 3.914  ; Rise       ; OSC_50                                                                    ;
;  HEX1[6]       ; OSC_50     ; 3.931  ; 3.931  ; Rise       ; OSC_50                                                                    ;
; HEX2[*]        ; OSC_50     ; 3.635  ; 3.635  ; Rise       ; OSC_50                                                                    ;
;  HEX2[0]       ; OSC_50     ; 3.741  ; 3.741  ; Rise       ; OSC_50                                                                    ;
;  HEX2[1]       ; OSC_50     ; 3.635  ; 3.635  ; Rise       ; OSC_50                                                                    ;
;  HEX2[2]       ; OSC_50     ; 3.697  ; 3.697  ; Rise       ; OSC_50                                                                    ;
;  HEX2[3]       ; OSC_50     ; 3.683  ; 3.683  ; Rise       ; OSC_50                                                                    ;
;  HEX2[4]       ; OSC_50     ; 3.819  ; 3.819  ; Rise       ; OSC_50                                                                    ;
;  HEX2[5]       ; OSC_50     ; 3.819  ; 3.819  ; Rise       ; OSC_50                                                                    ;
;  HEX2[6]       ; OSC_50     ; 3.806  ; 3.806  ; Rise       ; OSC_50                                                                    ;
; HEX3[*]        ; OSC_50     ; 3.655  ; 3.655  ; Rise       ; OSC_50                                                                    ;
;  HEX3[0]       ; OSC_50     ; 3.761  ; 3.761  ; Rise       ; OSC_50                                                                    ;
;  HEX3[1]       ; OSC_50     ; 3.655  ; 3.655  ; Rise       ; OSC_50                                                                    ;
;  HEX3[2]       ; OSC_50     ; 3.678  ; 3.678  ; Rise       ; OSC_50                                                                    ;
;  HEX3[3]       ; OSC_50     ; 3.658  ; 3.658  ; Rise       ; OSC_50                                                                    ;
;  HEX3[4]       ; OSC_50     ; 3.682  ; 3.682  ; Rise       ; OSC_50                                                                    ;
;  HEX3[5]       ; OSC_50     ; 3.752  ; 3.752  ; Rise       ; OSC_50                                                                    ;
;  HEX3[6]       ; OSC_50     ; 3.758  ; 3.758  ; Rise       ; OSC_50                                                                    ;
; I2C_SCLK       ; OSC_50     ; 3.851  ; 3.851  ; Rise       ; OSC_50                                                                    ;
; DRAM_ADDR[*]   ; OSC_27     ; 2.258  ; 2.258  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[0]  ; OSC_27     ; 2.258  ; 2.258  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[1]  ; OSC_27     ; 2.273  ; 2.273  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[2]  ; OSC_27     ; 2.264  ; 2.264  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[3]  ; OSC_27     ; 2.306  ; 2.306  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[4]  ; OSC_27     ; 2.422  ; 2.422  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[5]  ; OSC_27     ; 2.376  ; 2.376  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[6]  ; OSC_27     ; 2.400  ; 2.400  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[7]  ; OSC_27     ; 2.328  ; 2.328  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[8]  ; OSC_27     ; 2.418  ; 2.418  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[9]  ; OSC_27     ; 2.424  ; 2.424  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[10] ; OSC_27     ; 2.437  ; 2.437  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[11] ; OSC_27     ; 2.413  ; 2.413  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_BA_0      ; OSC_27     ; 2.503  ; 2.503  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_BA_1      ; OSC_27     ; 2.625  ; 2.625  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_CAS_N     ; OSC_27     ; 2.597  ; 2.597  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_CS_N      ; OSC_27     ; 2.583  ; 2.583  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_DQ[*]     ; OSC_27     ; 3.093  ; 3.093  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[0]    ; OSC_27     ; 3.193  ; 3.193  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[1]    ; OSC_27     ; 3.235  ; 3.235  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]    ; OSC_27     ; 3.241  ; 3.241  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]    ; OSC_27     ; 3.254  ; 3.254  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]    ; OSC_27     ; 3.093  ; 3.093  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]    ; OSC_27     ; 3.186  ; 3.186  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]    ; OSC_27     ; 3.357  ; 3.357  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]    ; OSC_27     ; 3.249  ; 3.249  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]    ; OSC_27     ; 3.228  ; 3.228  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]    ; OSC_27     ; 3.374  ; 3.374  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10]   ; OSC_27     ; 3.309  ; 3.309  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11]   ; OSC_27     ; 3.372  ; 3.372  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12]   ; OSC_27     ; 3.179  ; 3.179  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13]   ; OSC_27     ; 3.410  ; 3.410  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14]   ; OSC_27     ; 3.396  ; 3.396  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[15]   ; OSC_27     ; 3.126  ; 3.126  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_LDQM      ; OSC_27     ; 3.010  ; 3.010  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_RAS_N     ; OSC_27     ; 2.585  ; 2.585  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_UDQM      ; OSC_27     ; 2.939  ; 2.939  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_WE_N      ; OSC_27     ; 2.604  ; 2.604  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_CLK       ; OSC_27     ; -1.622 ;        ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk1 ;
; DRAM_CLK       ; OSC_27     ;        ; -1.622 ; Fall       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk1 ;
; AUD_BCLK       ; OSC_27     ; 2.012  ; 2.012  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ;
; AUD_DACLRCK    ; OSC_27     ; 2.002  ; 2.002  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ;
; AUD_XCK        ; OSC_27     ; 1.463  ;        ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ;
; AUD_XCK        ; OSC_27     ;        ; 1.463  ; Fall       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ;
+----------------+------------+--------+--------+------------+---------------------------------------------------------------------------+


+--------------------------------------------------------------+
; Propagation Delay                                            ;
+-------------+--------------+-------+--------+--------+-------+
; Input Port  ; Output Port  ; RR    ; RF     ; FR     ; FF    ;
+-------------+--------------+-------+--------+--------+-------+
; DPDT_SW[0]  ; GPIO_0[26]   ;       ; 2.467  ; 2.467  ;       ;
; DPDT_SW[0]  ; GPIO_0[30]   ;       ; 2.450  ; 2.450  ;       ;
; DPDT_SW[0]  ; GPIO_0[34]   ; 2.300 ;        ;        ; 2.300 ;
; DPDT_SW[1]  ; GPIO_0[32]   ; 2.318 ;        ;        ; 2.318 ;
; DPDT_SW[2]  ; VGA_B[0]     ; 4.586 ; 4.995  ; 4.995  ; 4.586 ;
; DPDT_SW[2]  ; VGA_B[1]     ; 4.575 ; 4.981  ; 4.981  ; 4.575 ;
; DPDT_SW[2]  ; VGA_B[2]     ; 4.558 ; 4.843  ; 4.843  ; 4.558 ;
; DPDT_SW[2]  ; VGA_B[3]     ; 4.435 ; 4.842  ; 4.842  ; 4.435 ;
; DPDT_SW[2]  ; VGA_B[4]     ; 4.533 ; 4.936  ; 4.936  ; 4.533 ;
; DPDT_SW[2]  ; VGA_B[5]     ; 4.637 ; 4.934  ; 4.934  ; 4.637 ;
; DPDT_SW[2]  ; VGA_B[6]     ; 4.473 ; 4.772  ; 4.772  ; 4.473 ;
; DPDT_SW[2]  ; VGA_B[7]     ; 4.517 ; 4.812  ; 4.812  ; 4.517 ;
; DPDT_SW[2]  ; VGA_B[8]     ; 4.462 ; 4.887  ; 4.887  ; 4.462 ;
; DPDT_SW[2]  ; VGA_B[9]     ; 4.273 ; 4.610  ; 4.610  ; 4.273 ;
; DPDT_SW[2]  ; VGA_G[0]     ; 4.420 ; 4.993  ; 4.993  ; 4.420 ;
; DPDT_SW[2]  ; VGA_G[1]     ; 4.580 ; 5.300  ; 5.300  ; 4.580 ;
; DPDT_SW[2]  ; VGA_G[2]     ; 4.445 ; 5.090  ; 5.090  ; 4.445 ;
; DPDT_SW[2]  ; VGA_G[3]     ; 4.655 ; 5.297  ; 5.297  ; 4.655 ;
; DPDT_SW[2]  ; VGA_G[4]     ; 4.754 ; 5.319  ; 5.319  ; 4.754 ;
; DPDT_SW[2]  ; VGA_G[5]     ; 4.510 ; 5.228  ; 5.228  ; 4.510 ;
; DPDT_SW[2]  ; VGA_G[6]     ; 4.482 ; 4.800  ; 4.800  ; 4.482 ;
; DPDT_SW[2]  ; VGA_G[7]     ; 4.421 ; 4.735  ; 4.735  ; 4.421 ;
; DPDT_SW[2]  ; VGA_G[8]     ; 4.505 ; 4.828  ; 4.828  ; 4.505 ;
; DPDT_SW[2]  ; VGA_G[9]     ; 4.509 ; 4.904  ; 4.904  ; 4.509 ;
; DPDT_SW[2]  ; VGA_R[0]     ; 4.724 ; 5.493  ; 5.493  ; 4.724 ;
; DPDT_SW[2]  ; VGA_R[1]     ; 4.546 ; 5.179  ; 5.179  ; 4.546 ;
; DPDT_SW[2]  ; VGA_R[2]     ; 4.674 ; 5.426  ; 5.426  ; 4.674 ;
; DPDT_SW[2]  ; VGA_R[3]     ; 4.645 ; 5.276  ; 5.276  ; 4.645 ;
; DPDT_SW[2]  ; VGA_R[4]     ; 4.378 ; 5.144  ; 5.144  ; 4.378 ;
; DPDT_SW[2]  ; VGA_R[5]     ; 4.529 ; 5.294  ; 5.294  ; 4.529 ;
; DPDT_SW[2]  ; VGA_R[6]     ; 4.492 ; 5.243  ; 5.243  ; 4.492 ;
; DPDT_SW[2]  ; VGA_R[7]     ; 4.500 ; 5.251  ; 5.251  ; 4.500 ;
; DPDT_SW[2]  ; VGA_R[8]     ; 4.512 ; 5.263  ; 5.263  ; 4.512 ;
; DPDT_SW[2]  ; VGA_R[9]     ; 4.478 ; 5.230  ; 5.230  ; 4.478 ;
; DPDT_SW[3]  ; VGA_B[0]     ; 5.319 ; 5.319  ; 5.319  ; 5.319 ;
; DPDT_SW[3]  ; VGA_B[1]     ; 5.305 ; 5.305  ; 5.305  ; 5.305 ;
; DPDT_SW[3]  ; VGA_B[2]     ; 5.167 ; 5.167  ; 5.167  ; 5.167 ;
; DPDT_SW[3]  ; VGA_B[3]     ; 5.166 ; 5.166  ; 5.166  ; 5.166 ;
; DPDT_SW[3]  ; VGA_B[4]     ; 5.260 ; 5.260  ; 5.260  ; 5.260 ;
; DPDT_SW[3]  ; VGA_B[5]     ; 5.258 ; 5.258  ; 5.258  ; 5.258 ;
; DPDT_SW[3]  ; VGA_B[6]     ; 5.096 ; 5.096  ; 5.096  ; 5.096 ;
; DPDT_SW[3]  ; VGA_B[7]     ; 5.136 ; 5.136  ; 5.136  ; 5.136 ;
; DPDT_SW[3]  ; VGA_B[8]     ; 5.211 ; 5.211  ; 5.211  ; 5.211 ;
; DPDT_SW[3]  ; VGA_B[9]     ; 4.934 ; 4.934  ; 4.934  ; 4.934 ;
; DPDT_SW[3]  ; VGA_G[0]     ; 5.378 ; 5.378  ; 5.378  ; 5.378 ;
; DPDT_SW[3]  ; VGA_G[1]     ; 5.685 ; 5.685  ; 5.685  ; 5.685 ;
; DPDT_SW[3]  ; VGA_G[2]     ; 5.475 ; 5.475  ; 5.475  ; 5.475 ;
; DPDT_SW[3]  ; VGA_G[3]     ; 5.682 ; 5.682  ; 5.682  ; 5.682 ;
; DPDT_SW[3]  ; VGA_G[4]     ; 5.704 ; 5.704  ; 5.704  ; 5.704 ;
; DPDT_SW[3]  ; VGA_G[5]     ; 5.613 ; 5.613  ; 5.613  ; 5.613 ;
; DPDT_SW[3]  ; VGA_G[6]     ; 5.185 ; 5.185  ; 5.185  ; 5.185 ;
; DPDT_SW[3]  ; VGA_G[7]     ; 5.120 ; 5.120  ; 5.120  ; 5.120 ;
; DPDT_SW[3]  ; VGA_G[8]     ; 5.213 ; 5.213  ; 5.213  ; 5.213 ;
; DPDT_SW[3]  ; VGA_G[9]     ; 5.289 ; 5.289  ; 5.289  ; 5.289 ;
; DPDT_SW[3]  ; VGA_R[0]     ; 5.767 ; 5.767  ; 5.767  ; 5.767 ;
; DPDT_SW[3]  ; VGA_R[1]     ; 5.453 ; 5.453  ; 5.453  ; 5.453 ;
; DPDT_SW[3]  ; VGA_R[2]     ; 5.700 ; 5.700  ; 5.700  ; 5.700 ;
; DPDT_SW[3]  ; VGA_R[3]     ; 5.550 ; 5.550  ; 5.550  ; 5.550 ;
; DPDT_SW[3]  ; VGA_R[4]     ; 5.418 ; 5.418  ; 5.418  ; 5.418 ;
; DPDT_SW[3]  ; VGA_R[5]     ; 5.568 ; 5.568  ; 5.568  ; 5.568 ;
; DPDT_SW[3]  ; VGA_R[6]     ; 5.517 ; 5.517  ; 5.517  ; 5.517 ;
; DPDT_SW[3]  ; VGA_R[7]     ; 5.525 ; 5.525  ; 5.525  ; 5.525 ;
; DPDT_SW[3]  ; VGA_R[8]     ; 5.537 ; 5.537  ; 5.537  ; 5.537 ;
; DPDT_SW[3]  ; VGA_R[9]     ; 5.504 ; 5.504  ; 5.504  ; 5.504 ;
; DPDT_SW[4]  ; VGA_B[0]     ; 4.599 ; 4.599  ; 4.599  ; 4.599 ;
; DPDT_SW[4]  ; VGA_B[1]     ; 4.585 ; 4.585  ; 4.585  ; 4.585 ;
; DPDT_SW[4]  ; VGA_B[2]     ; 4.447 ; 4.447  ; 4.447  ; 4.447 ;
; DPDT_SW[4]  ; VGA_B[3]     ; 4.446 ; 4.446  ; 4.446  ; 4.446 ;
; DPDT_SW[4]  ; VGA_B[4]     ; 4.540 ; 4.540  ; 4.540  ; 4.540 ;
; DPDT_SW[4]  ; VGA_B[5]     ; 4.538 ; 4.538  ; 4.538  ; 4.538 ;
; DPDT_SW[4]  ; VGA_B[6]     ; 4.376 ; 4.376  ; 4.376  ; 4.376 ;
; DPDT_SW[4]  ; VGA_B[7]     ; 4.416 ; 4.416  ; 4.416  ; 4.416 ;
; DPDT_SW[4]  ; VGA_B[8]     ; 4.491 ; 4.491  ; 4.491  ; 4.491 ;
; DPDT_SW[4]  ; VGA_B[9]     ; 4.214 ; 4.214  ; 4.214  ; 4.214 ;
; DPDT_SW[4]  ; VGA_G[0]     ; 5.126 ; 5.126  ; 5.126  ; 5.126 ;
; DPDT_SW[4]  ; VGA_G[1]     ; 5.433 ; 5.433  ; 5.433  ; 5.433 ;
; DPDT_SW[4]  ; VGA_G[2]     ; 5.223 ; 5.223  ; 5.223  ; 5.223 ;
; DPDT_SW[4]  ; VGA_G[3]     ; 5.430 ; 5.430  ; 5.430  ; 5.430 ;
; DPDT_SW[4]  ; VGA_G[4]     ; 5.452 ; 5.452  ; 5.452  ; 5.452 ;
; DPDT_SW[4]  ; VGA_G[5]     ; 5.361 ; 5.361  ; 5.361  ; 5.361 ;
; DPDT_SW[4]  ; VGA_G[6]     ; 4.933 ; 4.933  ; 4.933  ; 4.933 ;
; DPDT_SW[4]  ; VGA_G[7]     ; 4.868 ; 4.868  ; 4.868  ; 4.868 ;
; DPDT_SW[4]  ; VGA_G[8]     ; 4.961 ; 4.961  ; 4.961  ; 4.961 ;
; DPDT_SW[4]  ; VGA_G[9]     ; 5.037 ; 5.037  ; 5.037  ; 5.037 ;
; DPDT_SW[4]  ; VGA_R[0]     ; 5.379 ; 5.379  ; 5.379  ; 5.379 ;
; DPDT_SW[4]  ; VGA_R[1]     ; 5.065 ; 5.065  ; 5.065  ; 5.065 ;
; DPDT_SW[4]  ; VGA_R[2]     ; 5.312 ; 5.312  ; 5.312  ; 5.312 ;
; DPDT_SW[4]  ; VGA_R[3]     ; 5.162 ; 5.162  ; 5.162  ; 5.162 ;
; DPDT_SW[4]  ; VGA_R[4]     ; 5.030 ; 5.030  ; 5.030  ; 5.030 ;
; DPDT_SW[4]  ; VGA_R[5]     ; 5.180 ; 5.180  ; 5.180  ; 5.180 ;
; DPDT_SW[4]  ; VGA_R[6]     ; 5.129 ; 5.129  ; 5.129  ; 5.129 ;
; DPDT_SW[4]  ; VGA_R[7]     ; 5.137 ; 5.137  ; 5.137  ; 5.137 ;
; DPDT_SW[4]  ; VGA_R[8]     ; 5.149 ; 5.149  ; 5.149  ; 5.149 ;
; DPDT_SW[4]  ; VGA_R[9]     ; 5.116 ; 5.116  ; 5.116  ; 5.116 ;
; DPDT_SW[7]  ; VGA_B[0]     ; 3.653 ;        ;        ; 3.653 ;
; DPDT_SW[7]  ; VGA_B[1]     ; 3.708 ;        ;        ; 3.708 ;
; DPDT_SW[7]  ; VGA_B[2]     ; 3.161 ;        ;        ; 3.161 ;
; DPDT_SW[7]  ; VGA_B[3]     ; 3.497 ;        ;        ; 3.497 ;
; DPDT_SW[7]  ; VGA_B[4]     ; 3.595 ;        ;        ; 3.595 ;
; DPDT_SW[7]  ; VGA_B[5]     ; 3.198 ;        ;        ; 3.198 ;
; DPDT_SW[7]  ; VGA_B[6]     ; 3.545 ;        ;        ; 3.545 ;
; DPDT_SW[7]  ; VGA_B[7]     ; 3.487 ;        ;        ; 3.487 ;
; DPDT_SW[7]  ; VGA_B[8]     ; 3.544 ;        ;        ; 3.544 ;
; DPDT_SW[7]  ; VGA_B[9]     ; 3.159 ;        ;        ; 3.159 ;
; DPDT_SW[7]  ; VGA_G[0]     ; 3.410 ;        ;        ; 3.410 ;
; DPDT_SW[7]  ; VGA_G[1]     ; 3.412 ;        ;        ; 3.412 ;
; DPDT_SW[7]  ; VGA_G[2]     ; 3.381 ;        ;        ; 3.381 ;
; DPDT_SW[7]  ; VGA_G[3]     ; 3.393 ;        ;        ; 3.393 ;
; DPDT_SW[7]  ; VGA_G[4]     ; 3.453 ;        ;        ; 3.453 ;
; DPDT_SW[7]  ; VGA_G[5]     ; 3.403 ;        ;        ; 3.403 ;
; DPDT_SW[7]  ; VGA_G[6]     ; 3.257 ;        ;        ; 3.257 ;
; DPDT_SW[7]  ; VGA_G[7]     ; 3.277 ;        ;        ; 3.277 ;
; DPDT_SW[7]  ; VGA_G[8]     ; 3.274 ;        ;        ; 3.274 ;
; DPDT_SW[7]  ; VGA_G[9]     ; 3.278 ;        ;        ; 3.278 ;
; DPDT_SW[7]  ; VGA_R[0]     ; 4.711 ;        ;        ; 4.711 ;
; DPDT_SW[7]  ; VGA_R[1]     ; 4.469 ;        ;        ; 4.469 ;
; DPDT_SW[7]  ; VGA_R[2]     ; 4.613 ;        ;        ; 4.613 ;
; DPDT_SW[7]  ; VGA_R[3]     ; 4.558 ;        ;        ; 4.558 ;
; DPDT_SW[7]  ; VGA_R[4]     ; 4.424 ;        ;        ; 4.424 ;
; DPDT_SW[7]  ; VGA_R[5]     ; 4.577 ;        ;        ; 4.577 ;
; DPDT_SW[7]  ; VGA_R[6]     ; 4.452 ;        ;        ; 4.452 ;
; DPDT_SW[7]  ; VGA_R[7]     ; 4.453 ;        ;        ; 4.453 ;
; DPDT_SW[7]  ; VGA_R[8]     ; 4.463 ;        ;        ; 4.463 ;
; DPDT_SW[7]  ; VGA_R[9]     ; 4.431 ;        ;        ; 4.431 ;
; DPDT_SW[8]  ; VGA_B[0]     ; 4.601 ;        ;        ; 4.601 ;
; DPDT_SW[8]  ; VGA_B[1]     ; 4.733 ;        ;        ; 4.733 ;
; DPDT_SW[8]  ; VGA_B[2]     ; 4.504 ;        ;        ; 4.504 ;
; DPDT_SW[8]  ; VGA_B[3]     ; 4.459 ;        ;        ; 4.459 ;
; DPDT_SW[8]  ; VGA_B[4]     ; 4.541 ;        ;        ; 4.541 ;
; DPDT_SW[8]  ; VGA_B[5]     ; 4.541 ;        ;        ; 4.541 ;
; DPDT_SW[8]  ; VGA_B[6]     ; 4.503 ;        ;        ; 4.503 ;
; DPDT_SW[8]  ; VGA_B[7]     ; 4.603 ;        ;        ; 4.603 ;
; DPDT_SW[8]  ; VGA_B[8]     ; 4.488 ;        ;        ; 4.488 ;
; DPDT_SW[8]  ; VGA_B[9]     ; 4.491 ;        ;        ; 4.491 ;
; DPDT_SW[8]  ; VGA_G[0]     ;       ; 4.737  ; 4.737  ;       ;
; DPDT_SW[8]  ; VGA_G[1]     ;       ; 4.760  ; 4.760  ;       ;
; DPDT_SW[8]  ; VGA_G[2]     ;       ; 4.702  ; 4.702  ;       ;
; DPDT_SW[8]  ; VGA_G[3]     ;       ; 4.720  ; 4.720  ;       ;
; DPDT_SW[8]  ; VGA_G[4]     ;       ; 4.800  ; 4.800  ;       ;
; DPDT_SW[8]  ; VGA_G[5]     ;       ; 4.735  ; 4.735  ;       ;
; DPDT_SW[8]  ; VGA_G[6]     ;       ; 4.589  ; 4.589  ;       ;
; DPDT_SW[8]  ; VGA_G[7]     ;       ; 4.619  ; 4.619  ;       ;
; DPDT_SW[8]  ; VGA_G[8]     ;       ; 4.622  ; 4.622  ;       ;
; DPDT_SW[8]  ; VGA_G[9]     ;       ; 4.625  ; 4.625  ;       ;
; DPDT_SW[8]  ; VGA_R[0]     ;       ; 5.096  ; 5.096  ;       ;
; DPDT_SW[8]  ; VGA_R[1]     ;       ; 4.794  ; 4.794  ;       ;
; DPDT_SW[8]  ; VGA_R[2]     ;       ; 4.924  ; 4.924  ;       ;
; DPDT_SW[8]  ; VGA_R[3]     ;       ; 4.952  ; 4.952  ;       ;
; DPDT_SW[8]  ; VGA_R[4]     ;       ; 4.812  ; 4.812  ;       ;
; DPDT_SW[8]  ; VGA_R[5]     ;       ; 4.957  ; 4.957  ;       ;
; DPDT_SW[8]  ; VGA_R[6]     ;       ; 4.832  ; 4.832  ;       ;
; DPDT_SW[8]  ; VGA_R[7]     ;       ; 4.783  ; 4.783  ;       ;
; DPDT_SW[8]  ; VGA_R[8]     ;       ; 4.843  ; 4.843  ;       ;
; DPDT_SW[8]  ; VGA_R[9]     ;       ; 4.756  ; 4.756  ;       ;
; DPDT_SW[9]  ; VGA_B[0]     ; 4.660 ;        ;        ; 4.660 ;
; DPDT_SW[9]  ; VGA_B[1]     ; 4.792 ;        ;        ; 4.792 ;
; DPDT_SW[9]  ; VGA_B[2]     ; 4.563 ;        ;        ; 4.563 ;
; DPDT_SW[9]  ; VGA_B[3]     ; 4.518 ;        ;        ; 4.518 ;
; DPDT_SW[9]  ; VGA_B[4]     ; 4.600 ;        ;        ; 4.600 ;
; DPDT_SW[9]  ; VGA_B[5]     ; 4.600 ;        ;        ; 4.600 ;
; DPDT_SW[9]  ; VGA_B[6]     ; 4.562 ;        ;        ; 4.562 ;
; DPDT_SW[9]  ; VGA_B[7]     ; 4.662 ;        ;        ; 4.662 ;
; DPDT_SW[9]  ; VGA_B[8]     ; 4.547 ;        ;        ; 4.547 ;
; DPDT_SW[9]  ; VGA_B[9]     ; 4.550 ;        ;        ; 4.550 ;
; DPDT_SW[9]  ; VGA_G[0]     ;       ; 4.796  ; 4.796  ;       ;
; DPDT_SW[9]  ; VGA_G[1]     ;       ; 4.819  ; 4.819  ;       ;
; DPDT_SW[9]  ; VGA_G[2]     ;       ; 4.761  ; 4.761  ;       ;
; DPDT_SW[9]  ; VGA_G[3]     ;       ; 4.779  ; 4.779  ;       ;
; DPDT_SW[9]  ; VGA_G[4]     ;       ; 4.859  ; 4.859  ;       ;
; DPDT_SW[9]  ; VGA_G[5]     ;       ; 4.794  ; 4.794  ;       ;
; DPDT_SW[9]  ; VGA_G[6]     ;       ; 4.648  ; 4.648  ;       ;
; DPDT_SW[9]  ; VGA_G[7]     ;       ; 4.678  ; 4.678  ;       ;
; DPDT_SW[9]  ; VGA_G[8]     ;       ; 4.681  ; 4.681  ;       ;
; DPDT_SW[9]  ; VGA_G[9]     ;       ; 4.684  ; 4.684  ;       ;
; DPDT_SW[9]  ; VGA_R[0]     ;       ; 5.155  ; 5.155  ;       ;
; DPDT_SW[9]  ; VGA_R[1]     ;       ; 4.853  ; 4.853  ;       ;
; DPDT_SW[9]  ; VGA_R[2]     ;       ; 4.983  ; 4.983  ;       ;
; DPDT_SW[9]  ; VGA_R[3]     ;       ; 5.011  ; 5.011  ;       ;
; DPDT_SW[9]  ; VGA_R[4]     ;       ; 4.871  ; 4.871  ;       ;
; DPDT_SW[9]  ; VGA_R[5]     ;       ; 5.016  ; 5.016  ;       ;
; DPDT_SW[9]  ; VGA_R[6]     ;       ; 4.891  ; 4.891  ;       ;
; DPDT_SW[9]  ; VGA_R[7]     ;       ; 4.842  ; 4.842  ;       ;
; DPDT_SW[9]  ; VGA_R[8]     ;       ; 4.902  ; 4.902  ;       ;
; DPDT_SW[9]  ; VGA_R[9]     ;       ; 4.815  ; 4.815  ;       ;
; DPDT_SW[10] ; VGA_B[0]     ; 4.736 ;        ;        ; 4.736 ;
; DPDT_SW[10] ; VGA_B[1]     ; 4.868 ;        ;        ; 4.868 ;
; DPDT_SW[10] ; VGA_B[2]     ; 4.639 ;        ;        ; 4.639 ;
; DPDT_SW[10] ; VGA_B[3]     ; 4.594 ;        ;        ; 4.594 ;
; DPDT_SW[10] ; VGA_B[4]     ; 4.676 ;        ;        ; 4.676 ;
; DPDT_SW[10] ; VGA_B[5]     ; 4.676 ;        ;        ; 4.676 ;
; DPDT_SW[10] ; VGA_B[6]     ; 4.638 ;        ;        ; 4.638 ;
; DPDT_SW[10] ; VGA_B[7]     ; 4.738 ;        ;        ; 4.738 ;
; DPDT_SW[10] ; VGA_B[8]     ; 4.623 ;        ;        ; 4.623 ;
; DPDT_SW[10] ; VGA_B[9]     ; 4.626 ;        ;        ; 4.626 ;
; DPDT_SW[10] ; VGA_G[0]     ;       ; 4.872  ; 4.872  ;       ;
; DPDT_SW[10] ; VGA_G[1]     ;       ; 4.895  ; 4.895  ;       ;
; DPDT_SW[10] ; VGA_G[2]     ;       ; 4.837  ; 4.837  ;       ;
; DPDT_SW[10] ; VGA_G[3]     ;       ; 4.855  ; 4.855  ;       ;
; DPDT_SW[10] ; VGA_G[4]     ;       ; 4.935  ; 4.935  ;       ;
; DPDT_SW[10] ; VGA_G[5]     ;       ; 4.870  ; 4.870  ;       ;
; DPDT_SW[10] ; VGA_G[6]     ;       ; 4.724  ; 4.724  ;       ;
; DPDT_SW[10] ; VGA_G[7]     ;       ; 4.754  ; 4.754  ;       ;
; DPDT_SW[10] ; VGA_G[8]     ;       ; 4.757  ; 4.757  ;       ;
; DPDT_SW[10] ; VGA_G[9]     ;       ; 4.760  ; 4.760  ;       ;
; DPDT_SW[10] ; VGA_R[0]     ;       ; 5.231  ; 5.231  ;       ;
; DPDT_SW[10] ; VGA_R[1]     ;       ; 4.929  ; 4.929  ;       ;
; DPDT_SW[10] ; VGA_R[2]     ;       ; 5.059  ; 5.059  ;       ;
; DPDT_SW[10] ; VGA_R[3]     ;       ; 5.087  ; 5.087  ;       ;
; DPDT_SW[10] ; VGA_R[4]     ;       ; 4.947  ; 4.947  ;       ;
; DPDT_SW[10] ; VGA_R[5]     ;       ; 5.092  ; 5.092  ;       ;
; DPDT_SW[10] ; VGA_R[6]     ;       ; 4.967  ; 4.967  ;       ;
; DPDT_SW[10] ; VGA_R[7]     ;       ; 4.918  ; 4.918  ;       ;
; DPDT_SW[10] ; VGA_R[8]     ;       ; 4.978  ; 4.978  ;       ;
; DPDT_SW[10] ; VGA_R[9]     ;       ; 4.891  ; 4.891  ;       ;
; DPDT_SW[11] ; VGA_B[0]     ; 5.264 ; 4.770  ; 4.770  ; 5.264 ;
; DPDT_SW[11] ; VGA_B[1]     ; 5.396 ; 4.902  ; 4.902  ; 5.396 ;
; DPDT_SW[11] ; VGA_B[2]     ; 5.167 ; 4.673  ; 4.673  ; 5.167 ;
; DPDT_SW[11] ; VGA_B[3]     ; 5.122 ; 4.628  ; 4.628  ; 5.122 ;
; DPDT_SW[11] ; VGA_B[4]     ; 5.204 ; 4.710  ; 4.710  ; 5.204 ;
; DPDT_SW[11] ; VGA_B[5]     ; 5.204 ; 4.710  ; 4.710  ; 5.204 ;
; DPDT_SW[11] ; VGA_B[6]     ; 5.166 ; 4.672  ; 4.672  ; 5.166 ;
; DPDT_SW[11] ; VGA_B[7]     ; 5.266 ; 4.772  ; 4.772  ; 5.266 ;
; DPDT_SW[11] ; VGA_B[8]     ; 5.151 ; 4.657  ; 4.657  ; 5.151 ;
; DPDT_SW[11] ; VGA_B[9]     ; 5.154 ; 4.660  ; 4.660  ; 5.154 ;
; DPDT_SW[11] ; VGA_G[0]     ; 4.906 ; 5.400  ; 5.400  ; 4.906 ;
; DPDT_SW[11] ; VGA_G[1]     ; 4.929 ; 5.423  ; 5.423  ; 4.929 ;
; DPDT_SW[11] ; VGA_G[2]     ; 4.871 ; 5.365  ; 5.365  ; 4.871 ;
; DPDT_SW[11] ; VGA_G[3]     ; 4.889 ; 5.383  ; 5.383  ; 4.889 ;
; DPDT_SW[11] ; VGA_G[4]     ; 4.969 ; 5.463  ; 5.463  ; 4.969 ;
; DPDT_SW[11] ; VGA_G[5]     ; 4.904 ; 5.398  ; 5.398  ; 4.904 ;
; DPDT_SW[11] ; VGA_G[6]     ; 4.758 ; 5.252  ; 5.252  ; 4.758 ;
; DPDT_SW[11] ; VGA_G[7]     ; 4.788 ; 5.282  ; 5.282  ; 4.788 ;
; DPDT_SW[11] ; VGA_G[8]     ; 4.791 ; 5.285  ; 5.285  ; 4.791 ;
; DPDT_SW[11] ; VGA_G[9]     ; 4.794 ; 5.288  ; 5.288  ; 4.794 ;
; DPDT_SW[11] ; VGA_R[0]     ; 5.058 ; 5.434  ; 5.434  ; 5.058 ;
; DPDT_SW[11] ; VGA_R[1]     ; 4.756 ; 5.272  ; 5.272  ; 4.756 ;
; DPDT_SW[11] ; VGA_R[2]     ; 4.886 ; 5.416  ; 5.416  ; 4.886 ;
; DPDT_SW[11] ; VGA_R[3]     ; 4.914 ; 5.281  ; 5.281  ; 4.914 ;
; DPDT_SW[11] ; VGA_R[4]     ; 4.774 ; 5.146  ; 5.146  ; 4.774 ;
; DPDT_SW[11] ; VGA_R[5]     ; 4.919 ; 5.300  ; 5.300  ; 4.919 ;
; DPDT_SW[11] ; VGA_R[6]     ; 4.794 ; 5.175  ; 5.175  ; 4.794 ;
; DPDT_SW[11] ; VGA_R[7]     ; 4.745 ; 5.256  ; 5.256  ; 4.745 ;
; DPDT_SW[11] ; VGA_R[8]     ; 4.805 ; 5.186  ; 5.186  ; 4.805 ;
; DPDT_SW[11] ; VGA_R[9]     ; 4.718 ; 5.234  ; 5.234  ; 4.718 ;
; DPDT_SW[12] ; VGA_B[0]     ; 5.333 ; 4.776  ; 4.776  ; 5.333 ;
; DPDT_SW[12] ; VGA_B[1]     ; 5.465 ; 4.908  ; 4.908  ; 5.465 ;
; DPDT_SW[12] ; VGA_B[2]     ; 5.236 ; 4.679  ; 4.679  ; 5.236 ;
; DPDT_SW[12] ; VGA_B[3]     ; 5.191 ; 4.634  ; 4.634  ; 5.191 ;
; DPDT_SW[12] ; VGA_B[4]     ; 5.273 ; 4.716  ; 4.716  ; 5.273 ;
; DPDT_SW[12] ; VGA_B[5]     ; 5.273 ; 4.716  ; 4.716  ; 5.273 ;
; DPDT_SW[12] ; VGA_B[6]     ; 5.235 ; 4.678  ; 4.678  ; 5.235 ;
; DPDT_SW[12] ; VGA_B[7]     ; 5.335 ; 4.778  ; 4.778  ; 5.335 ;
; DPDT_SW[12] ; VGA_B[8]     ; 5.220 ; 4.663  ; 4.663  ; 5.220 ;
; DPDT_SW[12] ; VGA_B[9]     ; 5.223 ; 4.666  ; 4.666  ; 5.223 ;
; DPDT_SW[12] ; VGA_G[0]     ; 4.912 ; 5.469  ; 5.469  ; 4.912 ;
; DPDT_SW[12] ; VGA_G[1]     ; 4.935 ; 5.492  ; 5.492  ; 4.935 ;
; DPDT_SW[12] ; VGA_G[2]     ; 4.877 ; 5.434  ; 5.434  ; 4.877 ;
; DPDT_SW[12] ; VGA_G[3]     ; 4.895 ; 5.452  ; 5.452  ; 4.895 ;
; DPDT_SW[12] ; VGA_G[4]     ; 4.975 ; 5.532  ; 5.532  ; 4.975 ;
; DPDT_SW[12] ; VGA_G[5]     ; 4.910 ; 5.467  ; 5.467  ; 4.910 ;
; DPDT_SW[12] ; VGA_G[6]     ; 4.764 ; 5.321  ; 5.321  ; 4.764 ;
; DPDT_SW[12] ; VGA_G[7]     ; 4.794 ; 5.351  ; 5.351  ; 4.794 ;
; DPDT_SW[12] ; VGA_G[8]     ; 4.797 ; 5.354  ; 5.354  ; 4.797 ;
; DPDT_SW[12] ; VGA_G[9]     ; 4.800 ; 5.357  ; 5.357  ; 4.800 ;
; DPDT_SW[12] ; VGA_R[0]     ; 5.332 ; 5.503  ; 5.503  ; 5.332 ;
; DPDT_SW[12] ; VGA_R[1]     ; 5.030 ; 5.341  ; 5.341  ; 5.030 ;
; DPDT_SW[12] ; VGA_R[2]     ; 5.160 ; 5.485  ; 5.485  ; 5.160 ;
; DPDT_SW[12] ; VGA_R[3]     ; 5.188 ; 5.350  ; 5.350  ; 5.188 ;
; DPDT_SW[12] ; VGA_R[4]     ; 5.048 ; 5.215  ; 5.215  ; 5.048 ;
; DPDT_SW[12] ; VGA_R[5]     ; 5.193 ; 5.369  ; 5.369  ; 5.193 ;
; DPDT_SW[12] ; VGA_R[6]     ; 5.068 ; 5.244  ; 5.244  ; 5.068 ;
; DPDT_SW[12] ; VGA_R[7]     ; 5.019 ; 5.325  ; 5.325  ; 5.019 ;
; DPDT_SW[12] ; VGA_R[8]     ; 5.079 ; 5.255  ; 5.255  ; 5.079 ;
; DPDT_SW[12] ; VGA_R[9]     ; 4.992 ; 5.303  ; 5.303  ; 4.992 ;
; DPDT_SW[13] ; VGA_B[0]     ;       ; 9.556  ; 9.556  ;       ;
; DPDT_SW[13] ; VGA_B[1]     ;       ; 9.542  ; 9.542  ;       ;
; DPDT_SW[13] ; VGA_B[2]     ;       ; 9.404  ; 9.404  ;       ;
; DPDT_SW[13] ; VGA_B[3]     ;       ; 9.403  ; 9.403  ;       ;
; DPDT_SW[13] ; VGA_B[4]     ;       ; 9.497  ; 9.497  ;       ;
; DPDT_SW[13] ; VGA_B[5]     ;       ; 9.495  ; 9.495  ;       ;
; DPDT_SW[13] ; VGA_B[6]     ;       ; 9.333  ; 9.333  ;       ;
; DPDT_SW[13] ; VGA_B[7]     ;       ; 9.373  ; 9.373  ;       ;
; DPDT_SW[13] ; VGA_B[8]     ;       ; 9.448  ; 9.448  ;       ;
; DPDT_SW[13] ; VGA_B[9]     ;       ; 9.171  ; 9.171  ;       ;
; DPDT_SW[13] ; VGA_G[0]     ;       ; 9.680  ; 9.680  ;       ;
; DPDT_SW[13] ; VGA_G[1]     ;       ; 9.987  ; 9.987  ;       ;
; DPDT_SW[13] ; VGA_G[2]     ;       ; 9.777  ; 9.777  ;       ;
; DPDT_SW[13] ; VGA_G[3]     ;       ; 9.984  ; 9.984  ;       ;
; DPDT_SW[13] ; VGA_G[4]     ;       ; 10.006 ; 10.006 ;       ;
; DPDT_SW[13] ; VGA_G[5]     ;       ; 9.915  ; 9.915  ;       ;
; DPDT_SW[13] ; VGA_G[6]     ;       ; 9.487  ; 9.487  ;       ;
; DPDT_SW[13] ; VGA_G[7]     ;       ; 9.422  ; 9.422  ;       ;
; DPDT_SW[13] ; VGA_G[8]     ;       ; 9.515  ; 9.515  ;       ;
; DPDT_SW[13] ; VGA_G[9]     ;       ; 9.591  ; 9.591  ;       ;
; DPDT_SW[13] ; VGA_R[0]     ;       ; 9.933  ; 9.933  ;       ;
; DPDT_SW[13] ; VGA_R[1]     ;       ; 9.619  ; 9.619  ;       ;
; DPDT_SW[13] ; VGA_R[2]     ;       ; 9.866  ; 9.866  ;       ;
; DPDT_SW[13] ; VGA_R[3]     ;       ; 9.716  ; 9.716  ;       ;
; DPDT_SW[13] ; VGA_R[4]     ;       ; 9.584  ; 9.584  ;       ;
; DPDT_SW[13] ; VGA_R[5]     ;       ; 9.734  ; 9.734  ;       ;
; DPDT_SW[13] ; VGA_R[6]     ;       ; 9.683  ; 9.683  ;       ;
; DPDT_SW[13] ; VGA_R[7]     ;       ; 9.691  ; 9.691  ;       ;
; DPDT_SW[13] ; VGA_R[8]     ;       ; 9.703  ; 9.703  ;       ;
; DPDT_SW[13] ; VGA_R[9]     ;       ; 9.670  ; 9.670  ;       ;
; DPDT_SW[14] ; VGA_B[0]     ;       ; 9.148  ; 9.148  ;       ;
; DPDT_SW[14] ; VGA_B[1]     ;       ; 9.134  ; 9.134  ;       ;
; DPDT_SW[14] ; VGA_B[2]     ;       ; 8.996  ; 8.996  ;       ;
; DPDT_SW[14] ; VGA_B[3]     ;       ; 8.995  ; 8.995  ;       ;
; DPDT_SW[14] ; VGA_B[4]     ;       ; 9.089  ; 9.089  ;       ;
; DPDT_SW[14] ; VGA_B[5]     ;       ; 9.087  ; 9.087  ;       ;
; DPDT_SW[14] ; VGA_B[6]     ;       ; 8.925  ; 8.925  ;       ;
; DPDT_SW[14] ; VGA_B[7]     ;       ; 8.965  ; 8.965  ;       ;
; DPDT_SW[14] ; VGA_B[8]     ;       ; 9.040  ; 9.040  ;       ;
; DPDT_SW[14] ; VGA_B[9]     ;       ; 8.763  ; 8.763  ;       ;
; DPDT_SW[14] ; VGA_G[0]     ;       ; 9.280  ; 9.280  ;       ;
; DPDT_SW[14] ; VGA_G[1]     ;       ; 9.587  ; 9.587  ;       ;
; DPDT_SW[14] ; VGA_G[2]     ;       ; 9.377  ; 9.377  ;       ;
; DPDT_SW[14] ; VGA_G[3]     ;       ; 9.584  ; 9.584  ;       ;
; DPDT_SW[14] ; VGA_G[4]     ;       ; 9.606  ; 9.606  ;       ;
; DPDT_SW[14] ; VGA_G[5]     ;       ; 9.515  ; 9.515  ;       ;
; DPDT_SW[14] ; VGA_G[6]     ;       ; 9.087  ; 9.087  ;       ;
; DPDT_SW[14] ; VGA_G[7]     ;       ; 9.022  ; 9.022  ;       ;
; DPDT_SW[14] ; VGA_G[8]     ;       ; 9.115  ; 9.115  ;       ;
; DPDT_SW[14] ; VGA_G[9]     ;       ; 9.191  ; 9.191  ;       ;
; DPDT_SW[14] ; VGA_R[0]     ;       ; 9.533  ; 9.533  ;       ;
; DPDT_SW[14] ; VGA_R[1]     ;       ; 9.219  ; 9.219  ;       ;
; DPDT_SW[14] ; VGA_R[2]     ;       ; 9.466  ; 9.466  ;       ;
; DPDT_SW[14] ; VGA_R[3]     ;       ; 9.316  ; 9.316  ;       ;
; DPDT_SW[14] ; VGA_R[4]     ;       ; 9.184  ; 9.184  ;       ;
; DPDT_SW[14] ; VGA_R[5]     ;       ; 9.334  ; 9.334  ;       ;
; DPDT_SW[14] ; VGA_R[6]     ;       ; 9.283  ; 9.283  ;       ;
; DPDT_SW[14] ; VGA_R[7]     ;       ; 9.291  ; 9.291  ;       ;
; DPDT_SW[14] ; VGA_R[8]     ;       ; 9.303  ; 9.303  ;       ;
; DPDT_SW[14] ; VGA_R[9]     ;       ; 9.270  ; 9.270  ;       ;
; DPDT_SW[15] ; VGA_B[0]     ;       ; 8.428  ; 8.428  ;       ;
; DPDT_SW[15] ; VGA_B[1]     ;       ; 8.414  ; 8.414  ;       ;
; DPDT_SW[15] ; VGA_B[2]     ;       ; 8.276  ; 8.276  ;       ;
; DPDT_SW[15] ; VGA_B[3]     ;       ; 8.275  ; 8.275  ;       ;
; DPDT_SW[15] ; VGA_B[4]     ;       ; 8.369  ; 8.369  ;       ;
; DPDT_SW[15] ; VGA_B[5]     ;       ; 8.367  ; 8.367  ;       ;
; DPDT_SW[15] ; VGA_B[6]     ;       ; 8.205  ; 8.205  ;       ;
; DPDT_SW[15] ; VGA_B[7]     ;       ; 8.245  ; 8.245  ;       ;
; DPDT_SW[15] ; VGA_B[8]     ;       ; 8.320  ; 8.320  ;       ;
; DPDT_SW[15] ; VGA_B[9]     ;       ; 8.043  ; 8.043  ;       ;
; DPDT_SW[15] ; VGA_G[0]     ;       ; 8.627  ; 8.627  ;       ;
; DPDT_SW[15] ; VGA_G[1]     ;       ; 8.934  ; 8.934  ;       ;
; DPDT_SW[15] ; VGA_G[2]     ;       ; 8.724  ; 8.724  ;       ;
; DPDT_SW[15] ; VGA_G[3]     ;       ; 8.931  ; 8.931  ;       ;
; DPDT_SW[15] ; VGA_G[4]     ;       ; 8.953  ; 8.953  ;       ;
; DPDT_SW[15] ; VGA_G[5]     ;       ; 8.862  ; 8.862  ;       ;
; DPDT_SW[15] ; VGA_G[6]     ;       ; 8.434  ; 8.434  ;       ;
; DPDT_SW[15] ; VGA_G[7]     ;       ; 8.369  ; 8.369  ;       ;
; DPDT_SW[15] ; VGA_G[8]     ;       ; 8.462  ; 8.462  ;       ;
; DPDT_SW[15] ; VGA_G[9]     ;       ; 8.538  ; 8.538  ;       ;
; DPDT_SW[15] ; VGA_R[0]     ;       ; 8.880  ; 8.880  ;       ;
; DPDT_SW[15] ; VGA_R[1]     ;       ; 8.566  ; 8.566  ;       ;
; DPDT_SW[15] ; VGA_R[2]     ;       ; 8.813  ; 8.813  ;       ;
; DPDT_SW[15] ; VGA_R[3]     ;       ; 8.663  ; 8.663  ;       ;
; DPDT_SW[15] ; VGA_R[4]     ;       ; 8.531  ; 8.531  ;       ;
; DPDT_SW[15] ; VGA_R[5]     ;       ; 8.681  ; 8.681  ;       ;
; DPDT_SW[15] ; VGA_R[6]     ;       ; 8.630  ; 8.630  ;       ;
; DPDT_SW[15] ; VGA_R[7]     ;       ; 8.638  ; 8.638  ;       ;
; DPDT_SW[15] ; VGA_R[8]     ;       ; 8.650  ; 8.650  ;       ;
; DPDT_SW[15] ; VGA_R[9]     ;       ; 8.617  ; 8.617  ;       ;
; DPDT_SW[16] ; VGA_B[0]     ;       ; 8.436  ; 8.436  ;       ;
; DPDT_SW[16] ; VGA_B[1]     ;       ; 8.422  ; 8.422  ;       ;
; DPDT_SW[16] ; VGA_B[2]     ;       ; 8.284  ; 8.284  ;       ;
; DPDT_SW[16] ; VGA_B[3]     ;       ; 8.283  ; 8.283  ;       ;
; DPDT_SW[16] ; VGA_B[4]     ;       ; 8.377  ; 8.377  ;       ;
; DPDT_SW[16] ; VGA_B[5]     ;       ; 8.375  ; 8.375  ;       ;
; DPDT_SW[16] ; VGA_B[6]     ;       ; 8.213  ; 8.213  ;       ;
; DPDT_SW[16] ; VGA_B[7]     ;       ; 8.253  ; 8.253  ;       ;
; DPDT_SW[16] ; VGA_B[8]     ;       ; 8.328  ; 8.328  ;       ;
; DPDT_SW[16] ; VGA_B[9]     ;       ; 8.051  ; 8.051  ;       ;
; DPDT_SW[16] ; VGA_G[0]     ;       ; 8.636  ; 8.636  ;       ;
; DPDT_SW[16] ; VGA_G[1]     ;       ; 8.943  ; 8.943  ;       ;
; DPDT_SW[16] ; VGA_G[2]     ;       ; 8.733  ; 8.733  ;       ;
; DPDT_SW[16] ; VGA_G[3]     ;       ; 8.940  ; 8.940  ;       ;
; DPDT_SW[16] ; VGA_G[4]     ;       ; 8.962  ; 8.962  ;       ;
; DPDT_SW[16] ; VGA_G[5]     ;       ; 8.871  ; 8.871  ;       ;
; DPDT_SW[16] ; VGA_G[6]     ;       ; 8.443  ; 8.443  ;       ;
; DPDT_SW[16] ; VGA_G[7]     ;       ; 8.378  ; 8.378  ;       ;
; DPDT_SW[16] ; VGA_G[8]     ;       ; 8.471  ; 8.471  ;       ;
; DPDT_SW[16] ; VGA_G[9]     ;       ; 8.547  ; 8.547  ;       ;
; DPDT_SW[16] ; VGA_R[0]     ;       ; 8.889  ; 8.889  ;       ;
; DPDT_SW[16] ; VGA_R[1]     ;       ; 8.575  ; 8.575  ;       ;
; DPDT_SW[16] ; VGA_R[2]     ;       ; 8.822  ; 8.822  ;       ;
; DPDT_SW[16] ; VGA_R[3]     ;       ; 8.672  ; 8.672  ;       ;
; DPDT_SW[16] ; VGA_R[4]     ;       ; 8.540  ; 8.540  ;       ;
; DPDT_SW[16] ; VGA_R[5]     ;       ; 8.690  ; 8.690  ;       ;
; DPDT_SW[16] ; VGA_R[6]     ;       ; 8.639  ; 8.639  ;       ;
; DPDT_SW[16] ; VGA_R[7]     ;       ; 8.647  ; 8.647  ;       ;
; DPDT_SW[16] ; VGA_R[8]     ;       ; 8.659  ; 8.659  ;       ;
; DPDT_SW[16] ; VGA_R[9]     ;       ; 8.626  ; 8.626  ;       ;
; DPDT_SW[17] ; VGA_B[0]     ;       ; 8.056  ; 8.056  ;       ;
; DPDT_SW[17] ; VGA_B[1]     ;       ; 8.042  ; 8.042  ;       ;
; DPDT_SW[17] ; VGA_B[2]     ;       ; 7.904  ; 7.904  ;       ;
; DPDT_SW[17] ; VGA_B[3]     ;       ; 7.903  ; 7.903  ;       ;
; DPDT_SW[17] ; VGA_B[4]     ;       ; 7.997  ; 7.997  ;       ;
; DPDT_SW[17] ; VGA_B[5]     ;       ; 7.995  ; 7.995  ;       ;
; DPDT_SW[17] ; VGA_B[6]     ;       ; 7.833  ; 7.833  ;       ;
; DPDT_SW[17] ; VGA_B[7]     ;       ; 7.873  ; 7.873  ;       ;
; DPDT_SW[17] ; VGA_B[8]     ;       ; 7.948  ; 7.948  ;       ;
; DPDT_SW[17] ; VGA_B[9]     ;       ; 7.671  ; 7.671  ;       ;
; DPDT_SW[17] ; VGA_G[0]     ;       ; 8.373  ; 8.373  ;       ;
; DPDT_SW[17] ; VGA_G[1]     ;       ; 8.680  ; 8.680  ;       ;
; DPDT_SW[17] ; VGA_G[2]     ;       ; 8.470  ; 8.470  ;       ;
; DPDT_SW[17] ; VGA_G[3]     ;       ; 8.677  ; 8.677  ;       ;
; DPDT_SW[17] ; VGA_G[4]     ;       ; 8.699  ; 8.699  ;       ;
; DPDT_SW[17] ; VGA_G[5]     ;       ; 8.608  ; 8.608  ;       ;
; DPDT_SW[17] ; VGA_G[6]     ;       ; 8.180  ; 8.180  ;       ;
; DPDT_SW[17] ; VGA_G[7]     ;       ; 8.115  ; 8.115  ;       ;
; DPDT_SW[17] ; VGA_G[8]     ;       ; 8.208  ; 8.208  ;       ;
; DPDT_SW[17] ; VGA_G[9]     ;       ; 8.284  ; 8.284  ;       ;
; DPDT_SW[17] ; VGA_R[0]     ;       ; 8.626  ; 8.626  ;       ;
; DPDT_SW[17] ; VGA_R[1]     ;       ; 8.312  ; 8.312  ;       ;
; DPDT_SW[17] ; VGA_R[2]     ;       ; 8.559  ; 8.559  ;       ;
; DPDT_SW[17] ; VGA_R[3]     ;       ; 8.409  ; 8.409  ;       ;
; DPDT_SW[17] ; VGA_R[4]     ;       ; 8.277  ; 8.277  ;       ;
; DPDT_SW[17] ; VGA_R[5]     ;       ; 8.427  ; 8.427  ;       ;
; DPDT_SW[17] ; VGA_R[6]     ;       ; 8.376  ; 8.376  ;       ;
; DPDT_SW[17] ; VGA_R[7]     ;       ; 8.384  ; 8.384  ;       ;
; DPDT_SW[17] ; VGA_R[8]     ;       ; 8.396  ; 8.396  ;       ;
; DPDT_SW[17] ; VGA_R[9]     ;       ; 8.363  ; 8.363  ;       ;
; KEY[0]      ; LED_GREEN[0] ;       ; 5.876  ; 5.876  ;       ;
; KEY[0]      ; LED_GREEN[1] ;       ; 5.876  ; 5.876  ;       ;
; KEY[1]      ; LED_GREEN[2] ;       ; 5.451  ; 5.451  ;       ;
; KEY[1]      ; LED_GREEN[3] ;       ; 5.451  ; 5.451  ;       ;
; KEY[2]      ; LED_GREEN[4] ;       ; 5.300  ; 5.300  ;       ;
; KEY[2]      ; LED_GREEN[5] ;       ; 5.290  ; 5.290  ;       ;
; KEY[3]      ; LED_GREEN[6] ;       ; 5.093  ; 5.093  ;       ;
; KEY[3]      ; LED_GREEN[7] ;       ; 5.043  ; 5.043  ;       ;
+-------------+--------------+-------+--------+--------+-------+


+------------------------------------------------------------+
; Minimum Propagation Delay                                  ;
+-------------+--------------+-------+-------+-------+-------+
; Input Port  ; Output Port  ; RR    ; RF    ; FR    ; FF    ;
+-------------+--------------+-------+-------+-------+-------+
; DPDT_SW[0]  ; GPIO_0[26]   ;       ; 2.467 ; 2.467 ;       ;
; DPDT_SW[0]  ; GPIO_0[30]   ;       ; 2.450 ; 2.450 ;       ;
; DPDT_SW[0]  ; GPIO_0[34]   ; 2.300 ;       ;       ; 2.300 ;
; DPDT_SW[1]  ; GPIO_0[32]   ; 2.318 ;       ;       ; 2.318 ;
; DPDT_SW[2]  ; VGA_B[0]     ; 4.586 ; 4.995 ; 4.995 ; 4.586 ;
; DPDT_SW[2]  ; VGA_B[1]     ; 4.575 ; 4.981 ; 4.981 ; 4.575 ;
; DPDT_SW[2]  ; VGA_B[2]     ; 4.558 ; 4.843 ; 4.843 ; 4.558 ;
; DPDT_SW[2]  ; VGA_B[3]     ; 4.435 ; 4.842 ; 4.842 ; 4.435 ;
; DPDT_SW[2]  ; VGA_B[4]     ; 4.533 ; 4.936 ; 4.936 ; 4.533 ;
; DPDT_SW[2]  ; VGA_B[5]     ; 4.637 ; 4.934 ; 4.934 ; 4.637 ;
; DPDT_SW[2]  ; VGA_B[6]     ; 4.473 ; 4.772 ; 4.772 ; 4.473 ;
; DPDT_SW[2]  ; VGA_B[7]     ; 4.517 ; 4.812 ; 4.812 ; 4.517 ;
; DPDT_SW[2]  ; VGA_B[8]     ; 4.462 ; 4.887 ; 4.887 ; 4.462 ;
; DPDT_SW[2]  ; VGA_B[9]     ; 4.273 ; 4.610 ; 4.610 ; 4.273 ;
; DPDT_SW[2]  ; VGA_G[0]     ; 4.420 ; 4.993 ; 4.993 ; 4.420 ;
; DPDT_SW[2]  ; VGA_G[1]     ; 4.580 ; 5.300 ; 5.300 ; 4.580 ;
; DPDT_SW[2]  ; VGA_G[2]     ; 4.445 ; 5.090 ; 5.090 ; 4.445 ;
; DPDT_SW[2]  ; VGA_G[3]     ; 4.655 ; 5.297 ; 5.297 ; 4.655 ;
; DPDT_SW[2]  ; VGA_G[4]     ; 4.754 ; 5.319 ; 5.319 ; 4.754 ;
; DPDT_SW[2]  ; VGA_G[5]     ; 4.510 ; 5.228 ; 5.228 ; 4.510 ;
; DPDT_SW[2]  ; VGA_G[6]     ; 4.482 ; 4.800 ; 4.800 ; 4.482 ;
; DPDT_SW[2]  ; VGA_G[7]     ; 4.421 ; 4.735 ; 4.735 ; 4.421 ;
; DPDT_SW[2]  ; VGA_G[8]     ; 4.505 ; 4.828 ; 4.828 ; 4.505 ;
; DPDT_SW[2]  ; VGA_G[9]     ; 4.509 ; 4.904 ; 4.904 ; 4.509 ;
; DPDT_SW[2]  ; VGA_R[0]     ; 4.724 ; 5.493 ; 5.493 ; 4.724 ;
; DPDT_SW[2]  ; VGA_R[1]     ; 4.546 ; 5.179 ; 5.179 ; 4.546 ;
; DPDT_SW[2]  ; VGA_R[2]     ; 4.674 ; 5.426 ; 5.426 ; 4.674 ;
; DPDT_SW[2]  ; VGA_R[3]     ; 4.645 ; 5.276 ; 5.276 ; 4.645 ;
; DPDT_SW[2]  ; VGA_R[4]     ; 4.378 ; 5.144 ; 5.144 ; 4.378 ;
; DPDT_SW[2]  ; VGA_R[5]     ; 4.529 ; 5.294 ; 5.294 ; 4.529 ;
; DPDT_SW[2]  ; VGA_R[6]     ; 4.492 ; 5.243 ; 5.243 ; 4.492 ;
; DPDT_SW[2]  ; VGA_R[7]     ; 4.500 ; 5.251 ; 5.251 ; 4.500 ;
; DPDT_SW[2]  ; VGA_R[8]     ; 4.512 ; 5.263 ; 5.263 ; 4.512 ;
; DPDT_SW[2]  ; VGA_R[9]     ; 4.478 ; 5.230 ; 5.230 ; 4.478 ;
; DPDT_SW[3]  ; VGA_B[0]     ; 5.319 ; 5.319 ; 5.319 ; 5.319 ;
; DPDT_SW[3]  ; VGA_B[1]     ; 5.305 ; 5.305 ; 5.305 ; 5.305 ;
; DPDT_SW[3]  ; VGA_B[2]     ; 5.167 ; 5.167 ; 5.167 ; 5.167 ;
; DPDT_SW[3]  ; VGA_B[3]     ; 5.166 ; 5.166 ; 5.166 ; 5.166 ;
; DPDT_SW[3]  ; VGA_B[4]     ; 5.260 ; 5.260 ; 5.260 ; 5.260 ;
; DPDT_SW[3]  ; VGA_B[5]     ; 5.258 ; 5.258 ; 5.258 ; 5.258 ;
; DPDT_SW[3]  ; VGA_B[6]     ; 5.096 ; 5.096 ; 5.096 ; 5.096 ;
; DPDT_SW[3]  ; VGA_B[7]     ; 5.136 ; 5.136 ; 5.136 ; 5.136 ;
; DPDT_SW[3]  ; VGA_B[8]     ; 5.211 ; 5.211 ; 5.211 ; 5.211 ;
; DPDT_SW[3]  ; VGA_B[9]     ; 4.934 ; 4.934 ; 4.934 ; 4.934 ;
; DPDT_SW[3]  ; VGA_G[0]     ; 5.087 ; 5.087 ; 5.087 ; 5.087 ;
; DPDT_SW[3]  ; VGA_G[1]     ; 5.394 ; 5.394 ; 5.394 ; 5.394 ;
; DPDT_SW[3]  ; VGA_G[2]     ; 5.184 ; 5.184 ; 5.184 ; 5.184 ;
; DPDT_SW[3]  ; VGA_G[3]     ; 5.391 ; 5.391 ; 5.391 ; 5.391 ;
; DPDT_SW[3]  ; VGA_G[4]     ; 5.413 ; 5.413 ; 5.413 ; 5.413 ;
; DPDT_SW[3]  ; VGA_G[5]     ; 5.322 ; 5.322 ; 5.322 ; 5.322 ;
; DPDT_SW[3]  ; VGA_G[6]     ; 4.894 ; 4.894 ; 4.894 ; 4.894 ;
; DPDT_SW[3]  ; VGA_G[7]     ; 4.829 ; 4.829 ; 4.829 ; 4.829 ;
; DPDT_SW[3]  ; VGA_G[8]     ; 4.922 ; 4.922 ; 4.922 ; 4.922 ;
; DPDT_SW[3]  ; VGA_G[9]     ; 4.998 ; 4.998 ; 4.998 ; 4.998 ;
; DPDT_SW[3]  ; VGA_R[0]     ; 5.631 ; 5.631 ; 5.631 ; 5.631 ;
; DPDT_SW[3]  ; VGA_R[1]     ; 5.317 ; 5.317 ; 5.317 ; 5.317 ;
; DPDT_SW[3]  ; VGA_R[2]     ; 5.564 ; 5.564 ; 5.564 ; 5.564 ;
; DPDT_SW[3]  ; VGA_R[3]     ; 5.414 ; 5.414 ; 5.414 ; 5.414 ;
; DPDT_SW[3]  ; VGA_R[4]     ; 5.282 ; 5.282 ; 5.282 ; 5.282 ;
; DPDT_SW[3]  ; VGA_R[5]     ; 5.432 ; 5.432 ; 5.432 ; 5.432 ;
; DPDT_SW[3]  ; VGA_R[6]     ; 5.381 ; 5.381 ; 5.381 ; 5.381 ;
; DPDT_SW[3]  ; VGA_R[7]     ; 5.389 ; 5.389 ; 5.389 ; 5.389 ;
; DPDT_SW[3]  ; VGA_R[8]     ; 5.401 ; 5.401 ; 5.401 ; 5.401 ;
; DPDT_SW[3]  ; VGA_R[9]     ; 5.368 ; 5.368 ; 5.368 ; 5.368 ;
; DPDT_SW[4]  ; VGA_B[0]     ; 4.599 ; 4.599 ; 4.599 ; 4.599 ;
; DPDT_SW[4]  ; VGA_B[1]     ; 4.585 ; 4.585 ; 4.585 ; 4.585 ;
; DPDT_SW[4]  ; VGA_B[2]     ; 4.447 ; 4.447 ; 4.447 ; 4.447 ;
; DPDT_SW[4]  ; VGA_B[3]     ; 4.446 ; 4.446 ; 4.446 ; 4.446 ;
; DPDT_SW[4]  ; VGA_B[4]     ; 4.540 ; 4.540 ; 4.540 ; 4.540 ;
; DPDT_SW[4]  ; VGA_B[5]     ; 4.538 ; 4.538 ; 4.538 ; 4.538 ;
; DPDT_SW[4]  ; VGA_B[6]     ; 4.376 ; 4.376 ; 4.376 ; 4.376 ;
; DPDT_SW[4]  ; VGA_B[7]     ; 4.416 ; 4.416 ; 4.416 ; 4.416 ;
; DPDT_SW[4]  ; VGA_B[8]     ; 4.491 ; 4.491 ; 4.491 ; 4.491 ;
; DPDT_SW[4]  ; VGA_B[9]     ; 4.214 ; 4.214 ; 4.214 ; 4.214 ;
; DPDT_SW[4]  ; VGA_G[0]     ; 5.126 ; 5.126 ; 5.126 ; 5.126 ;
; DPDT_SW[4]  ; VGA_G[1]     ; 5.433 ; 5.433 ; 5.433 ; 5.433 ;
; DPDT_SW[4]  ; VGA_G[2]     ; 5.223 ; 5.223 ; 5.223 ; 5.223 ;
; DPDT_SW[4]  ; VGA_G[3]     ; 5.430 ; 5.430 ; 5.430 ; 5.430 ;
; DPDT_SW[4]  ; VGA_G[4]     ; 5.452 ; 5.452 ; 5.452 ; 5.452 ;
; DPDT_SW[4]  ; VGA_G[5]     ; 5.361 ; 5.361 ; 5.361 ; 5.361 ;
; DPDT_SW[4]  ; VGA_G[6]     ; 4.933 ; 4.933 ; 4.933 ; 4.933 ;
; DPDT_SW[4]  ; VGA_G[7]     ; 4.868 ; 4.868 ; 4.868 ; 4.868 ;
; DPDT_SW[4]  ; VGA_G[8]     ; 4.961 ; 4.961 ; 4.961 ; 4.961 ;
; DPDT_SW[4]  ; VGA_G[9]     ; 5.037 ; 5.037 ; 5.037 ; 5.037 ;
; DPDT_SW[4]  ; VGA_R[0]     ; 5.378 ; 5.378 ; 5.378 ; 5.378 ;
; DPDT_SW[4]  ; VGA_R[1]     ; 5.064 ; 5.064 ; 5.064 ; 5.064 ;
; DPDT_SW[4]  ; VGA_R[2]     ; 5.311 ; 5.311 ; 5.311 ; 5.311 ;
; DPDT_SW[4]  ; VGA_R[3]     ; 5.161 ; 5.161 ; 5.161 ; 5.161 ;
; DPDT_SW[4]  ; VGA_R[4]     ; 5.029 ; 5.029 ; 5.029 ; 5.029 ;
; DPDT_SW[4]  ; VGA_R[5]     ; 5.179 ; 5.179 ; 5.179 ; 5.179 ;
; DPDT_SW[4]  ; VGA_R[6]     ; 5.128 ; 5.128 ; 5.128 ; 5.128 ;
; DPDT_SW[4]  ; VGA_R[7]     ; 5.136 ; 5.136 ; 5.136 ; 5.136 ;
; DPDT_SW[4]  ; VGA_R[8]     ; 5.148 ; 5.148 ; 5.148 ; 5.148 ;
; DPDT_SW[4]  ; VGA_R[9]     ; 5.115 ; 5.115 ; 5.115 ; 5.115 ;
; DPDT_SW[7]  ; VGA_B[0]     ; 3.653 ;       ;       ; 3.653 ;
; DPDT_SW[7]  ; VGA_B[1]     ; 3.708 ;       ;       ; 3.708 ;
; DPDT_SW[7]  ; VGA_B[2]     ; 3.161 ;       ;       ; 3.161 ;
; DPDT_SW[7]  ; VGA_B[3]     ; 3.497 ;       ;       ; 3.497 ;
; DPDT_SW[7]  ; VGA_B[4]     ; 3.595 ;       ;       ; 3.595 ;
; DPDT_SW[7]  ; VGA_B[5]     ; 3.198 ;       ;       ; 3.198 ;
; DPDT_SW[7]  ; VGA_B[6]     ; 3.545 ;       ;       ; 3.545 ;
; DPDT_SW[7]  ; VGA_B[7]     ; 3.487 ;       ;       ; 3.487 ;
; DPDT_SW[7]  ; VGA_B[8]     ; 3.544 ;       ;       ; 3.544 ;
; DPDT_SW[7]  ; VGA_B[9]     ; 3.159 ;       ;       ; 3.159 ;
; DPDT_SW[7]  ; VGA_G[0]     ; 3.410 ;       ;       ; 3.410 ;
; DPDT_SW[7]  ; VGA_G[1]     ; 3.412 ;       ;       ; 3.412 ;
; DPDT_SW[7]  ; VGA_G[2]     ; 3.381 ;       ;       ; 3.381 ;
; DPDT_SW[7]  ; VGA_G[3]     ; 3.393 ;       ;       ; 3.393 ;
; DPDT_SW[7]  ; VGA_G[4]     ; 3.453 ;       ;       ; 3.453 ;
; DPDT_SW[7]  ; VGA_G[5]     ; 3.403 ;       ;       ; 3.403 ;
; DPDT_SW[7]  ; VGA_G[6]     ; 3.257 ;       ;       ; 3.257 ;
; DPDT_SW[7]  ; VGA_G[7]     ; 3.277 ;       ;       ; 3.277 ;
; DPDT_SW[7]  ; VGA_G[8]     ; 3.274 ;       ;       ; 3.274 ;
; DPDT_SW[7]  ; VGA_G[9]     ; 3.278 ;       ;       ; 3.278 ;
; DPDT_SW[7]  ; VGA_R[0]     ; 4.711 ;       ;       ; 4.711 ;
; DPDT_SW[7]  ; VGA_R[1]     ; 4.469 ;       ;       ; 4.469 ;
; DPDT_SW[7]  ; VGA_R[2]     ; 4.613 ;       ;       ; 4.613 ;
; DPDT_SW[7]  ; VGA_R[3]     ; 4.558 ;       ;       ; 4.558 ;
; DPDT_SW[7]  ; VGA_R[4]     ; 4.424 ;       ;       ; 4.424 ;
; DPDT_SW[7]  ; VGA_R[5]     ; 4.577 ;       ;       ; 4.577 ;
; DPDT_SW[7]  ; VGA_R[6]     ; 4.452 ;       ;       ; 4.452 ;
; DPDT_SW[7]  ; VGA_R[7]     ; 4.453 ;       ;       ; 4.453 ;
; DPDT_SW[7]  ; VGA_R[8]     ; 4.463 ;       ;       ; 4.463 ;
; DPDT_SW[7]  ; VGA_R[9]     ; 4.431 ;       ;       ; 4.431 ;
; DPDT_SW[8]  ; VGA_B[0]     ; 4.601 ;       ;       ; 4.601 ;
; DPDT_SW[8]  ; VGA_B[1]     ; 4.733 ;       ;       ; 4.733 ;
; DPDT_SW[8]  ; VGA_B[2]     ; 4.504 ;       ;       ; 4.504 ;
; DPDT_SW[8]  ; VGA_B[3]     ; 4.459 ;       ;       ; 4.459 ;
; DPDT_SW[8]  ; VGA_B[4]     ; 4.541 ;       ;       ; 4.541 ;
; DPDT_SW[8]  ; VGA_B[5]     ; 4.541 ;       ;       ; 4.541 ;
; DPDT_SW[8]  ; VGA_B[6]     ; 4.503 ;       ;       ; 4.503 ;
; DPDT_SW[8]  ; VGA_B[7]     ; 4.603 ;       ;       ; 4.603 ;
; DPDT_SW[8]  ; VGA_B[8]     ; 4.488 ;       ;       ; 4.488 ;
; DPDT_SW[8]  ; VGA_B[9]     ; 4.491 ;       ;       ; 4.491 ;
; DPDT_SW[8]  ; VGA_G[0]     ;       ; 4.737 ; 4.737 ;       ;
; DPDT_SW[8]  ; VGA_G[1]     ;       ; 4.760 ; 4.760 ;       ;
; DPDT_SW[8]  ; VGA_G[2]     ;       ; 4.702 ; 4.702 ;       ;
; DPDT_SW[8]  ; VGA_G[3]     ;       ; 4.720 ; 4.720 ;       ;
; DPDT_SW[8]  ; VGA_G[4]     ;       ; 4.800 ; 4.800 ;       ;
; DPDT_SW[8]  ; VGA_G[5]     ;       ; 4.735 ; 4.735 ;       ;
; DPDT_SW[8]  ; VGA_G[6]     ;       ; 4.589 ; 4.589 ;       ;
; DPDT_SW[8]  ; VGA_G[7]     ;       ; 4.619 ; 4.619 ;       ;
; DPDT_SW[8]  ; VGA_G[8]     ;       ; 4.622 ; 4.622 ;       ;
; DPDT_SW[8]  ; VGA_G[9]     ;       ; 4.625 ; 4.625 ;       ;
; DPDT_SW[8]  ; VGA_R[0]     ;       ; 5.096 ; 5.096 ;       ;
; DPDT_SW[8]  ; VGA_R[1]     ;       ; 4.794 ; 4.794 ;       ;
; DPDT_SW[8]  ; VGA_R[2]     ;       ; 4.924 ; 4.924 ;       ;
; DPDT_SW[8]  ; VGA_R[3]     ;       ; 4.952 ; 4.952 ;       ;
; DPDT_SW[8]  ; VGA_R[4]     ;       ; 4.812 ; 4.812 ;       ;
; DPDT_SW[8]  ; VGA_R[5]     ;       ; 4.957 ; 4.957 ;       ;
; DPDT_SW[8]  ; VGA_R[6]     ;       ; 4.832 ; 4.832 ;       ;
; DPDT_SW[8]  ; VGA_R[7]     ;       ; 4.783 ; 4.783 ;       ;
; DPDT_SW[8]  ; VGA_R[8]     ;       ; 4.843 ; 4.843 ;       ;
; DPDT_SW[8]  ; VGA_R[9]     ;       ; 4.756 ; 4.756 ;       ;
; DPDT_SW[9]  ; VGA_B[0]     ; 4.660 ;       ;       ; 4.660 ;
; DPDT_SW[9]  ; VGA_B[1]     ; 4.792 ;       ;       ; 4.792 ;
; DPDT_SW[9]  ; VGA_B[2]     ; 4.563 ;       ;       ; 4.563 ;
; DPDT_SW[9]  ; VGA_B[3]     ; 4.518 ;       ;       ; 4.518 ;
; DPDT_SW[9]  ; VGA_B[4]     ; 4.600 ;       ;       ; 4.600 ;
; DPDT_SW[9]  ; VGA_B[5]     ; 4.600 ;       ;       ; 4.600 ;
; DPDT_SW[9]  ; VGA_B[6]     ; 4.562 ;       ;       ; 4.562 ;
; DPDT_SW[9]  ; VGA_B[7]     ; 4.662 ;       ;       ; 4.662 ;
; DPDT_SW[9]  ; VGA_B[8]     ; 4.547 ;       ;       ; 4.547 ;
; DPDT_SW[9]  ; VGA_B[9]     ; 4.550 ;       ;       ; 4.550 ;
; DPDT_SW[9]  ; VGA_G[0]     ;       ; 4.796 ; 4.796 ;       ;
; DPDT_SW[9]  ; VGA_G[1]     ;       ; 4.819 ; 4.819 ;       ;
; DPDT_SW[9]  ; VGA_G[2]     ;       ; 4.761 ; 4.761 ;       ;
; DPDT_SW[9]  ; VGA_G[3]     ;       ; 4.779 ; 4.779 ;       ;
; DPDT_SW[9]  ; VGA_G[4]     ;       ; 4.859 ; 4.859 ;       ;
; DPDT_SW[9]  ; VGA_G[5]     ;       ; 4.794 ; 4.794 ;       ;
; DPDT_SW[9]  ; VGA_G[6]     ;       ; 4.648 ; 4.648 ;       ;
; DPDT_SW[9]  ; VGA_G[7]     ;       ; 4.678 ; 4.678 ;       ;
; DPDT_SW[9]  ; VGA_G[8]     ;       ; 4.681 ; 4.681 ;       ;
; DPDT_SW[9]  ; VGA_G[9]     ;       ; 4.684 ; 4.684 ;       ;
; DPDT_SW[9]  ; VGA_R[0]     ;       ; 5.155 ; 5.155 ;       ;
; DPDT_SW[9]  ; VGA_R[1]     ;       ; 4.853 ; 4.853 ;       ;
; DPDT_SW[9]  ; VGA_R[2]     ;       ; 4.983 ; 4.983 ;       ;
; DPDT_SW[9]  ; VGA_R[3]     ;       ; 5.011 ; 5.011 ;       ;
; DPDT_SW[9]  ; VGA_R[4]     ;       ; 4.871 ; 4.871 ;       ;
; DPDT_SW[9]  ; VGA_R[5]     ;       ; 5.016 ; 5.016 ;       ;
; DPDT_SW[9]  ; VGA_R[6]     ;       ; 4.891 ; 4.891 ;       ;
; DPDT_SW[9]  ; VGA_R[7]     ;       ; 4.842 ; 4.842 ;       ;
; DPDT_SW[9]  ; VGA_R[8]     ;       ; 4.902 ; 4.902 ;       ;
; DPDT_SW[9]  ; VGA_R[9]     ;       ; 4.815 ; 4.815 ;       ;
; DPDT_SW[10] ; VGA_B[0]     ; 4.736 ;       ;       ; 4.736 ;
; DPDT_SW[10] ; VGA_B[1]     ; 4.868 ;       ;       ; 4.868 ;
; DPDT_SW[10] ; VGA_B[2]     ; 4.639 ;       ;       ; 4.639 ;
; DPDT_SW[10] ; VGA_B[3]     ; 4.594 ;       ;       ; 4.594 ;
; DPDT_SW[10] ; VGA_B[4]     ; 4.676 ;       ;       ; 4.676 ;
; DPDT_SW[10] ; VGA_B[5]     ; 4.676 ;       ;       ; 4.676 ;
; DPDT_SW[10] ; VGA_B[6]     ; 4.638 ;       ;       ; 4.638 ;
; DPDT_SW[10] ; VGA_B[7]     ; 4.738 ;       ;       ; 4.738 ;
; DPDT_SW[10] ; VGA_B[8]     ; 4.623 ;       ;       ; 4.623 ;
; DPDT_SW[10] ; VGA_B[9]     ; 4.626 ;       ;       ; 4.626 ;
; DPDT_SW[10] ; VGA_G[0]     ;       ; 4.872 ; 4.872 ;       ;
; DPDT_SW[10] ; VGA_G[1]     ;       ; 4.895 ; 4.895 ;       ;
; DPDT_SW[10] ; VGA_G[2]     ;       ; 4.837 ; 4.837 ;       ;
; DPDT_SW[10] ; VGA_G[3]     ;       ; 4.855 ; 4.855 ;       ;
; DPDT_SW[10] ; VGA_G[4]     ;       ; 4.935 ; 4.935 ;       ;
; DPDT_SW[10] ; VGA_G[5]     ;       ; 4.870 ; 4.870 ;       ;
; DPDT_SW[10] ; VGA_G[6]     ;       ; 4.724 ; 4.724 ;       ;
; DPDT_SW[10] ; VGA_G[7]     ;       ; 4.754 ; 4.754 ;       ;
; DPDT_SW[10] ; VGA_G[8]     ;       ; 4.757 ; 4.757 ;       ;
; DPDT_SW[10] ; VGA_G[9]     ;       ; 4.760 ; 4.760 ;       ;
; DPDT_SW[10] ; VGA_R[0]     ;       ; 5.231 ; 5.231 ;       ;
; DPDT_SW[10] ; VGA_R[1]     ;       ; 4.929 ; 4.929 ;       ;
; DPDT_SW[10] ; VGA_R[2]     ;       ; 5.059 ; 5.059 ;       ;
; DPDT_SW[10] ; VGA_R[3]     ;       ; 5.087 ; 5.087 ;       ;
; DPDT_SW[10] ; VGA_R[4]     ;       ; 4.947 ; 4.947 ;       ;
; DPDT_SW[10] ; VGA_R[5]     ;       ; 5.092 ; 5.092 ;       ;
; DPDT_SW[10] ; VGA_R[6]     ;       ; 4.967 ; 4.967 ;       ;
; DPDT_SW[10] ; VGA_R[7]     ;       ; 4.918 ; 4.918 ;       ;
; DPDT_SW[10] ; VGA_R[8]     ;       ; 4.978 ; 4.978 ;       ;
; DPDT_SW[10] ; VGA_R[9]     ;       ; 4.891 ; 4.891 ;       ;
; DPDT_SW[11] ; VGA_B[0]     ; 4.770 ; 4.770 ; 4.770 ; 4.770 ;
; DPDT_SW[11] ; VGA_B[1]     ; 4.902 ; 4.902 ; 4.902 ; 4.902 ;
; DPDT_SW[11] ; VGA_B[2]     ; 4.673 ; 4.673 ; 4.673 ; 4.673 ;
; DPDT_SW[11] ; VGA_B[3]     ; 4.628 ; 4.628 ; 4.628 ; 4.628 ;
; DPDT_SW[11] ; VGA_B[4]     ; 4.710 ; 4.710 ; 4.710 ; 4.710 ;
; DPDT_SW[11] ; VGA_B[5]     ; 4.710 ; 4.710 ; 4.710 ; 4.710 ;
; DPDT_SW[11] ; VGA_B[6]     ; 4.672 ; 4.672 ; 4.672 ; 4.672 ;
; DPDT_SW[11] ; VGA_B[7]     ; 4.772 ; 4.772 ; 4.772 ; 4.772 ;
; DPDT_SW[11] ; VGA_B[8]     ; 4.657 ; 4.657 ; 4.657 ; 4.657 ;
; DPDT_SW[11] ; VGA_B[9]     ; 4.660 ; 4.660 ; 4.660 ; 4.660 ;
; DPDT_SW[11] ; VGA_G[0]     ; 4.906 ; 4.906 ; 4.906 ; 4.906 ;
; DPDT_SW[11] ; VGA_G[1]     ; 4.929 ; 4.929 ; 4.929 ; 4.929 ;
; DPDT_SW[11] ; VGA_G[2]     ; 4.871 ; 4.871 ; 4.871 ; 4.871 ;
; DPDT_SW[11] ; VGA_G[3]     ; 4.889 ; 4.889 ; 4.889 ; 4.889 ;
; DPDT_SW[11] ; VGA_G[4]     ; 4.969 ; 4.969 ; 4.969 ; 4.969 ;
; DPDT_SW[11] ; VGA_G[5]     ; 4.904 ; 4.904 ; 4.904 ; 4.904 ;
; DPDT_SW[11] ; VGA_G[6]     ; 4.758 ; 4.758 ; 4.758 ; 4.758 ;
; DPDT_SW[11] ; VGA_G[7]     ; 4.788 ; 4.788 ; 4.788 ; 4.788 ;
; DPDT_SW[11] ; VGA_G[8]     ; 4.791 ; 4.791 ; 4.791 ; 4.791 ;
; DPDT_SW[11] ; VGA_G[9]     ; 4.794 ; 4.794 ; 4.794 ; 4.794 ;
; DPDT_SW[11] ; VGA_R[0]     ; 5.058 ; 5.058 ; 5.058 ; 5.058 ;
; DPDT_SW[11] ; VGA_R[1]     ; 4.756 ; 4.756 ; 4.756 ; 4.756 ;
; DPDT_SW[11] ; VGA_R[2]     ; 4.886 ; 4.886 ; 4.886 ; 4.886 ;
; DPDT_SW[11] ; VGA_R[3]     ; 4.914 ; 4.914 ; 4.914 ; 4.914 ;
; DPDT_SW[11] ; VGA_R[4]     ; 4.774 ; 4.774 ; 4.774 ; 4.774 ;
; DPDT_SW[11] ; VGA_R[5]     ; 4.919 ; 4.919 ; 4.919 ; 4.919 ;
; DPDT_SW[11] ; VGA_R[6]     ; 4.794 ; 4.794 ; 4.794 ; 4.794 ;
; DPDT_SW[11] ; VGA_R[7]     ; 4.745 ; 4.745 ; 4.745 ; 4.745 ;
; DPDT_SW[11] ; VGA_R[8]     ; 4.805 ; 4.805 ; 4.805 ; 4.805 ;
; DPDT_SW[11] ; VGA_R[9]     ; 4.718 ; 4.718 ; 4.718 ; 4.718 ;
; DPDT_SW[12] ; VGA_B[0]     ; 4.776 ; 4.776 ; 4.776 ; 4.776 ;
; DPDT_SW[12] ; VGA_B[1]     ; 4.908 ; 4.908 ; 4.908 ; 4.908 ;
; DPDT_SW[12] ; VGA_B[2]     ; 4.679 ; 4.679 ; 4.679 ; 4.679 ;
; DPDT_SW[12] ; VGA_B[3]     ; 4.634 ; 4.634 ; 4.634 ; 4.634 ;
; DPDT_SW[12] ; VGA_B[4]     ; 4.716 ; 4.716 ; 4.716 ; 4.716 ;
; DPDT_SW[12] ; VGA_B[5]     ; 4.716 ; 4.716 ; 4.716 ; 4.716 ;
; DPDT_SW[12] ; VGA_B[6]     ; 4.678 ; 4.678 ; 4.678 ; 4.678 ;
; DPDT_SW[12] ; VGA_B[7]     ; 4.778 ; 4.778 ; 4.778 ; 4.778 ;
; DPDT_SW[12] ; VGA_B[8]     ; 4.663 ; 4.663 ; 4.663 ; 4.663 ;
; DPDT_SW[12] ; VGA_B[9]     ; 4.666 ; 4.666 ; 4.666 ; 4.666 ;
; DPDT_SW[12] ; VGA_G[0]     ; 4.912 ; 4.912 ; 4.912 ; 4.912 ;
; DPDT_SW[12] ; VGA_G[1]     ; 4.935 ; 4.935 ; 4.935 ; 4.935 ;
; DPDT_SW[12] ; VGA_G[2]     ; 4.877 ; 4.877 ; 4.877 ; 4.877 ;
; DPDT_SW[12] ; VGA_G[3]     ; 4.895 ; 4.895 ; 4.895 ; 4.895 ;
; DPDT_SW[12] ; VGA_G[4]     ; 4.975 ; 4.975 ; 4.975 ; 4.975 ;
; DPDT_SW[12] ; VGA_G[5]     ; 4.910 ; 4.910 ; 4.910 ; 4.910 ;
; DPDT_SW[12] ; VGA_G[6]     ; 4.764 ; 4.764 ; 4.764 ; 4.764 ;
; DPDT_SW[12] ; VGA_G[7]     ; 4.794 ; 4.794 ; 4.794 ; 4.794 ;
; DPDT_SW[12] ; VGA_G[8]     ; 4.797 ; 4.797 ; 4.797 ; 4.797 ;
; DPDT_SW[12] ; VGA_G[9]     ; 4.800 ; 4.800 ; 4.800 ; 4.800 ;
; DPDT_SW[12] ; VGA_R[0]     ; 5.332 ; 5.332 ; 5.332 ; 5.332 ;
; DPDT_SW[12] ; VGA_R[1]     ; 5.030 ; 5.030 ; 5.030 ; 5.030 ;
; DPDT_SW[12] ; VGA_R[2]     ; 5.160 ; 5.160 ; 5.160 ; 5.160 ;
; DPDT_SW[12] ; VGA_R[3]     ; 5.188 ; 5.188 ; 5.188 ; 5.188 ;
; DPDT_SW[12] ; VGA_R[4]     ; 5.048 ; 5.048 ; 5.048 ; 5.048 ;
; DPDT_SW[12] ; VGA_R[5]     ; 5.193 ; 5.193 ; 5.193 ; 5.193 ;
; DPDT_SW[12] ; VGA_R[6]     ; 5.068 ; 5.068 ; 5.068 ; 5.068 ;
; DPDT_SW[12] ; VGA_R[7]     ; 5.019 ; 5.019 ; 5.019 ; 5.019 ;
; DPDT_SW[12] ; VGA_R[8]     ; 5.079 ; 5.079 ; 5.079 ; 5.079 ;
; DPDT_SW[12] ; VGA_R[9]     ; 4.992 ; 4.992 ; 4.992 ; 4.992 ;
; DPDT_SW[13] ; VGA_B[0]     ;       ; 8.910 ; 8.910 ;       ;
; DPDT_SW[13] ; VGA_B[1]     ;       ; 8.896 ; 8.896 ;       ;
; DPDT_SW[13] ; VGA_B[2]     ;       ; 8.758 ; 8.758 ;       ;
; DPDT_SW[13] ; VGA_B[3]     ;       ; 8.757 ; 8.757 ;       ;
; DPDT_SW[13] ; VGA_B[4]     ;       ; 8.851 ; 8.851 ;       ;
; DPDT_SW[13] ; VGA_B[5]     ;       ; 8.849 ; 8.849 ;       ;
; DPDT_SW[13] ; VGA_B[6]     ;       ; 8.687 ; 8.687 ;       ;
; DPDT_SW[13] ; VGA_B[7]     ;       ; 8.727 ; 8.727 ;       ;
; DPDT_SW[13] ; VGA_B[8]     ;       ; 8.802 ; 8.802 ;       ;
; DPDT_SW[13] ; VGA_B[9]     ;       ; 8.525 ; 8.525 ;       ;
; DPDT_SW[13] ; VGA_G[0]     ;       ; 9.395 ; 9.395 ;       ;
; DPDT_SW[13] ; VGA_G[1]     ;       ; 9.702 ; 9.702 ;       ;
; DPDT_SW[13] ; VGA_G[2]     ;       ; 9.492 ; 9.492 ;       ;
; DPDT_SW[13] ; VGA_G[3]     ;       ; 9.699 ; 9.699 ;       ;
; DPDT_SW[13] ; VGA_G[4]     ;       ; 9.721 ; 9.721 ;       ;
; DPDT_SW[13] ; VGA_G[5]     ;       ; 9.630 ; 9.630 ;       ;
; DPDT_SW[13] ; VGA_G[6]     ;       ; 9.202 ; 9.202 ;       ;
; DPDT_SW[13] ; VGA_G[7]     ;       ; 9.137 ; 9.137 ;       ;
; DPDT_SW[13] ; VGA_G[8]     ;       ; 9.230 ; 9.230 ;       ;
; DPDT_SW[13] ; VGA_G[9]     ;       ; 9.306 ; 9.306 ;       ;
; DPDT_SW[13] ; VGA_R[0]     ;       ; 9.648 ; 9.648 ;       ;
; DPDT_SW[13] ; VGA_R[1]     ;       ; 9.334 ; 9.334 ;       ;
; DPDT_SW[13] ; VGA_R[2]     ;       ; 9.581 ; 9.581 ;       ;
; DPDT_SW[13] ; VGA_R[3]     ;       ; 9.431 ; 9.431 ;       ;
; DPDT_SW[13] ; VGA_R[4]     ;       ; 9.299 ; 9.299 ;       ;
; DPDT_SW[13] ; VGA_R[5]     ;       ; 9.449 ; 9.449 ;       ;
; DPDT_SW[13] ; VGA_R[6]     ;       ; 9.398 ; 9.398 ;       ;
; DPDT_SW[13] ; VGA_R[7]     ;       ; 9.406 ; 9.406 ;       ;
; DPDT_SW[13] ; VGA_R[8]     ;       ; 9.418 ; 9.418 ;       ;
; DPDT_SW[13] ; VGA_R[9]     ;       ; 9.385 ; 9.385 ;       ;
; DPDT_SW[14] ; VGA_B[0]     ;       ; 8.609 ; 8.609 ;       ;
; DPDT_SW[14] ; VGA_B[1]     ;       ; 8.595 ; 8.595 ;       ;
; DPDT_SW[14] ; VGA_B[2]     ;       ; 8.457 ; 8.457 ;       ;
; DPDT_SW[14] ; VGA_B[3]     ;       ; 8.456 ; 8.456 ;       ;
; DPDT_SW[14] ; VGA_B[4]     ;       ; 8.550 ; 8.550 ;       ;
; DPDT_SW[14] ; VGA_B[5]     ;       ; 8.548 ; 8.548 ;       ;
; DPDT_SW[14] ; VGA_B[6]     ;       ; 8.386 ; 8.386 ;       ;
; DPDT_SW[14] ; VGA_B[7]     ;       ; 8.426 ; 8.426 ;       ;
; DPDT_SW[14] ; VGA_B[8]     ;       ; 8.501 ; 8.501 ;       ;
; DPDT_SW[14] ; VGA_B[9]     ;       ; 8.224 ; 8.224 ;       ;
; DPDT_SW[14] ; VGA_G[0]     ;       ; 9.077 ; 9.077 ;       ;
; DPDT_SW[14] ; VGA_G[1]     ;       ; 9.384 ; 9.384 ;       ;
; DPDT_SW[14] ; VGA_G[2]     ;       ; 9.174 ; 9.174 ;       ;
; DPDT_SW[14] ; VGA_G[3]     ;       ; 9.381 ; 9.381 ;       ;
; DPDT_SW[14] ; VGA_G[4]     ;       ; 9.403 ; 9.403 ;       ;
; DPDT_SW[14] ; VGA_G[5]     ;       ; 9.312 ; 9.312 ;       ;
; DPDT_SW[14] ; VGA_G[6]     ;       ; 8.884 ; 8.884 ;       ;
; DPDT_SW[14] ; VGA_G[7]     ;       ; 8.819 ; 8.819 ;       ;
; DPDT_SW[14] ; VGA_G[8]     ;       ; 8.912 ; 8.912 ;       ;
; DPDT_SW[14] ; VGA_G[9]     ;       ; 8.988 ; 8.988 ;       ;
; DPDT_SW[14] ; VGA_R[0]     ;       ; 9.347 ; 9.347 ;       ;
; DPDT_SW[14] ; VGA_R[1]     ;       ; 9.033 ; 9.033 ;       ;
; DPDT_SW[14] ; VGA_R[2]     ;       ; 9.280 ; 9.280 ;       ;
; DPDT_SW[14] ; VGA_R[3]     ;       ; 9.130 ; 9.130 ;       ;
; DPDT_SW[14] ; VGA_R[4]     ;       ; 8.998 ; 8.998 ;       ;
; DPDT_SW[14] ; VGA_R[5]     ;       ; 9.148 ; 9.148 ;       ;
; DPDT_SW[14] ; VGA_R[6]     ;       ; 9.097 ; 9.097 ;       ;
; DPDT_SW[14] ; VGA_R[7]     ;       ; 9.105 ; 9.105 ;       ;
; DPDT_SW[14] ; VGA_R[8]     ;       ; 9.117 ; 9.117 ;       ;
; DPDT_SW[14] ; VGA_R[9]     ;       ; 9.084 ; 9.084 ;       ;
; DPDT_SW[15] ; VGA_B[0]     ;       ; 8.142 ; 8.142 ;       ;
; DPDT_SW[15] ; VGA_B[1]     ;       ; 8.128 ; 8.128 ;       ;
; DPDT_SW[15] ; VGA_B[2]     ;       ; 7.990 ; 7.990 ;       ;
; DPDT_SW[15] ; VGA_B[3]     ;       ; 7.989 ; 7.989 ;       ;
; DPDT_SW[15] ; VGA_B[4]     ;       ; 8.083 ; 8.083 ;       ;
; DPDT_SW[15] ; VGA_B[5]     ;       ; 8.081 ; 8.081 ;       ;
; DPDT_SW[15] ; VGA_B[6]     ;       ; 7.919 ; 7.919 ;       ;
; DPDT_SW[15] ; VGA_B[7]     ;       ; 7.959 ; 7.959 ;       ;
; DPDT_SW[15] ; VGA_B[8]     ;       ; 8.034 ; 8.034 ;       ;
; DPDT_SW[15] ; VGA_B[9]     ;       ; 7.757 ; 7.757 ;       ;
; DPDT_SW[15] ; VGA_G[0]     ;       ; 8.357 ; 8.357 ;       ;
; DPDT_SW[15] ; VGA_G[1]     ;       ; 8.664 ; 8.664 ;       ;
; DPDT_SW[15] ; VGA_G[2]     ;       ; 8.454 ; 8.454 ;       ;
; DPDT_SW[15] ; VGA_G[3]     ;       ; 8.661 ; 8.661 ;       ;
; DPDT_SW[15] ; VGA_G[4]     ;       ; 8.683 ; 8.683 ;       ;
; DPDT_SW[15] ; VGA_G[5]     ;       ; 8.592 ; 8.592 ;       ;
; DPDT_SW[15] ; VGA_G[6]     ;       ; 8.164 ; 8.164 ;       ;
; DPDT_SW[15] ; VGA_G[7]     ;       ; 8.099 ; 8.099 ;       ;
; DPDT_SW[15] ; VGA_G[8]     ;       ; 8.192 ; 8.192 ;       ;
; DPDT_SW[15] ; VGA_G[9]     ;       ; 8.268 ; 8.268 ;       ;
; DPDT_SW[15] ; VGA_R[0]     ;       ; 8.644 ; 8.644 ;       ;
; DPDT_SW[15] ; VGA_R[1]     ;       ; 8.330 ; 8.330 ;       ;
; DPDT_SW[15] ; VGA_R[2]     ;       ; 8.577 ; 8.577 ;       ;
; DPDT_SW[15] ; VGA_R[3]     ;       ; 8.427 ; 8.427 ;       ;
; DPDT_SW[15] ; VGA_R[4]     ;       ; 8.295 ; 8.295 ;       ;
; DPDT_SW[15] ; VGA_R[5]     ;       ; 8.445 ; 8.445 ;       ;
; DPDT_SW[15] ; VGA_R[6]     ;       ; 8.394 ; 8.394 ;       ;
; DPDT_SW[15] ; VGA_R[7]     ;       ; 8.402 ; 8.402 ;       ;
; DPDT_SW[15] ; VGA_R[8]     ;       ; 8.414 ; 8.414 ;       ;
; DPDT_SW[15] ; VGA_R[9]     ;       ; 8.381 ; 8.381 ;       ;
; DPDT_SW[16] ; VGA_B[0]     ;       ; 8.151 ; 8.151 ;       ;
; DPDT_SW[16] ; VGA_B[1]     ;       ; 8.137 ; 8.137 ;       ;
; DPDT_SW[16] ; VGA_B[2]     ;       ; 7.999 ; 7.999 ;       ;
; DPDT_SW[16] ; VGA_B[3]     ;       ; 7.998 ; 7.998 ;       ;
; DPDT_SW[16] ; VGA_B[4]     ;       ; 8.092 ; 8.092 ;       ;
; DPDT_SW[16] ; VGA_B[5]     ;       ; 8.090 ; 8.090 ;       ;
; DPDT_SW[16] ; VGA_B[6]     ;       ; 7.928 ; 7.928 ;       ;
; DPDT_SW[16] ; VGA_B[7]     ;       ; 7.968 ; 7.968 ;       ;
; DPDT_SW[16] ; VGA_B[8]     ;       ; 8.043 ; 8.043 ;       ;
; DPDT_SW[16] ; VGA_B[9]     ;       ; 7.766 ; 7.766 ;       ;
; DPDT_SW[16] ; VGA_G[0]     ;       ; 8.365 ; 8.365 ;       ;
; DPDT_SW[16] ; VGA_G[1]     ;       ; 8.672 ; 8.672 ;       ;
; DPDT_SW[16] ; VGA_G[2]     ;       ; 8.462 ; 8.462 ;       ;
; DPDT_SW[16] ; VGA_G[3]     ;       ; 8.669 ; 8.669 ;       ;
; DPDT_SW[16] ; VGA_G[4]     ;       ; 8.691 ; 8.691 ;       ;
; DPDT_SW[16] ; VGA_G[5]     ;       ; 8.600 ; 8.600 ;       ;
; DPDT_SW[16] ; VGA_G[6]     ;       ; 8.172 ; 8.172 ;       ;
; DPDT_SW[16] ; VGA_G[7]     ;       ; 8.107 ; 8.107 ;       ;
; DPDT_SW[16] ; VGA_G[8]     ;       ; 8.200 ; 8.200 ;       ;
; DPDT_SW[16] ; VGA_G[9]     ;       ; 8.276 ; 8.276 ;       ;
; DPDT_SW[16] ; VGA_R[0]     ;       ; 8.652 ; 8.652 ;       ;
; DPDT_SW[16] ; VGA_R[1]     ;       ; 8.338 ; 8.338 ;       ;
; DPDT_SW[16] ; VGA_R[2]     ;       ; 8.585 ; 8.585 ;       ;
; DPDT_SW[16] ; VGA_R[3]     ;       ; 8.435 ; 8.435 ;       ;
; DPDT_SW[16] ; VGA_R[4]     ;       ; 8.303 ; 8.303 ;       ;
; DPDT_SW[16] ; VGA_R[5]     ;       ; 8.453 ; 8.453 ;       ;
; DPDT_SW[16] ; VGA_R[6]     ;       ; 8.402 ; 8.402 ;       ;
; DPDT_SW[16] ; VGA_R[7]     ;       ; 8.410 ; 8.410 ;       ;
; DPDT_SW[16] ; VGA_R[8]     ;       ; 8.422 ; 8.422 ;       ;
; DPDT_SW[16] ; VGA_R[9]     ;       ; 8.389 ; 8.389 ;       ;
; DPDT_SW[17] ; VGA_B[0]     ;       ; 7.888 ; 7.888 ;       ;
; DPDT_SW[17] ; VGA_B[1]     ;       ; 7.874 ; 7.874 ;       ;
; DPDT_SW[17] ; VGA_B[2]     ;       ; 7.736 ; 7.736 ;       ;
; DPDT_SW[17] ; VGA_B[3]     ;       ; 7.735 ; 7.735 ;       ;
; DPDT_SW[17] ; VGA_B[4]     ;       ; 7.829 ; 7.829 ;       ;
; DPDT_SW[17] ; VGA_B[5]     ;       ; 7.827 ; 7.827 ;       ;
; DPDT_SW[17] ; VGA_B[6]     ;       ; 7.665 ; 7.665 ;       ;
; DPDT_SW[17] ; VGA_B[7]     ;       ; 7.705 ; 7.705 ;       ;
; DPDT_SW[17] ; VGA_B[8]     ;       ; 7.780 ; 7.780 ;       ;
; DPDT_SW[17] ; VGA_B[9]     ;       ; 7.503 ; 7.503 ;       ;
; DPDT_SW[17] ; VGA_G[0]     ;       ; 7.985 ; 7.985 ;       ;
; DPDT_SW[17] ; VGA_G[1]     ;       ; 8.292 ; 8.292 ;       ;
; DPDT_SW[17] ; VGA_G[2]     ;       ; 8.082 ; 8.082 ;       ;
; DPDT_SW[17] ; VGA_G[3]     ;       ; 8.289 ; 8.289 ;       ;
; DPDT_SW[17] ; VGA_G[4]     ;       ; 8.311 ; 8.311 ;       ;
; DPDT_SW[17] ; VGA_G[5]     ;       ; 8.220 ; 8.220 ;       ;
; DPDT_SW[17] ; VGA_G[6]     ;       ; 7.792 ; 7.792 ;       ;
; DPDT_SW[17] ; VGA_G[7]     ;       ; 7.727 ; 7.727 ;       ;
; DPDT_SW[17] ; VGA_G[8]     ;       ; 7.820 ; 7.820 ;       ;
; DPDT_SW[17] ; VGA_G[9]     ;       ; 7.896 ; 7.896 ;       ;
; DPDT_SW[17] ; VGA_R[0]     ;       ; 8.272 ; 8.272 ;       ;
; DPDT_SW[17] ; VGA_R[1]     ;       ; 7.958 ; 7.958 ;       ;
; DPDT_SW[17] ; VGA_R[2]     ;       ; 8.205 ; 8.205 ;       ;
; DPDT_SW[17] ; VGA_R[3]     ;       ; 8.055 ; 8.055 ;       ;
; DPDT_SW[17] ; VGA_R[4]     ;       ; 7.923 ; 7.923 ;       ;
; DPDT_SW[17] ; VGA_R[5]     ;       ; 8.073 ; 8.073 ;       ;
; DPDT_SW[17] ; VGA_R[6]     ;       ; 8.022 ; 8.022 ;       ;
; DPDT_SW[17] ; VGA_R[7]     ;       ; 8.030 ; 8.030 ;       ;
; DPDT_SW[17] ; VGA_R[8]     ;       ; 8.042 ; 8.042 ;       ;
; DPDT_SW[17] ; VGA_R[9]     ;       ; 8.009 ; 8.009 ;       ;
; KEY[0]      ; LED_GREEN[0] ;       ; 5.876 ; 5.876 ;       ;
; KEY[0]      ; LED_GREEN[1] ;       ; 5.876 ; 5.876 ;       ;
; KEY[1]      ; LED_GREEN[2] ;       ; 5.451 ; 5.451 ;       ;
; KEY[1]      ; LED_GREEN[3] ;       ; 5.451 ; 5.451 ;       ;
; KEY[2]      ; LED_GREEN[4] ;       ; 5.300 ; 5.300 ;       ;
; KEY[2]      ; LED_GREEN[5] ;       ; 5.290 ; 5.290 ;       ;
; KEY[3]      ; LED_GREEN[6] ;       ; 5.093 ; 5.093 ;       ;
; KEY[3]      ; LED_GREEN[7] ;       ; 5.043 ; 5.043 ;       ;
+-------------+--------------+-------+-------+-------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                               ;
+--------------+------------+-------+------+------------+---------------------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference                                                           ;
+--------------+------------+-------+------+------------+---------------------------------------------------------------------------+
; DRAM_DQ[*]   ; OSC_27     ; 2.283 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[0]  ; OSC_27     ; 2.283 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[1]  ; OSC_27     ; 2.313 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]  ; OSC_27     ; 2.313 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]  ; OSC_27     ; 2.428 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]  ; OSC_27     ; 2.428 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]  ; OSC_27     ; 2.428 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]  ; OSC_27     ; 2.428 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]  ; OSC_27     ; 2.467 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]  ; OSC_27     ; 2.437 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]  ; OSC_27     ; 2.467 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10] ; OSC_27     ; 2.467 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11] ; OSC_27     ; 2.463 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12] ; OSC_27     ; 2.463 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13] ; OSC_27     ; 2.473 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14] ; OSC_27     ; 2.473 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[15] ; OSC_27     ; 2.445 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
+--------------+------------+-------+------+------------+---------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                                       ;
+--------------+------------+-------+------+------------+---------------------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference                                                           ;
+--------------+------------+-------+------+------------+---------------------------------------------------------------------------+
; DRAM_DQ[*]   ; OSC_27     ; 2.283 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[0]  ; OSC_27     ; 2.283 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[1]  ; OSC_27     ; 2.313 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]  ; OSC_27     ; 2.313 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]  ; OSC_27     ; 2.428 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]  ; OSC_27     ; 2.428 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]  ; OSC_27     ; 2.428 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]  ; OSC_27     ; 2.428 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]  ; OSC_27     ; 2.467 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]  ; OSC_27     ; 2.437 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]  ; OSC_27     ; 2.467 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10] ; OSC_27     ; 2.467 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11] ; OSC_27     ; 2.463 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12] ; OSC_27     ; 2.463 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13] ; OSC_27     ; 2.473 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14] ; OSC_27     ; 2.473 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[15] ; OSC_27     ; 2.445 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
+--------------+------------+-------+------+------------+---------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                                       ;
+--------------+------------+-----------+-----------+------------+---------------------------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                           ;
+--------------+------------+-----------+-----------+------------+---------------------------------------------------------------------------+
; DRAM_DQ[*]   ; OSC_27     ; 2.283     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[0]  ; OSC_27     ; 2.283     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[1]  ; OSC_27     ; 2.313     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]  ; OSC_27     ; 2.313     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]  ; OSC_27     ; 2.428     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]  ; OSC_27     ; 2.428     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]  ; OSC_27     ; 2.428     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]  ; OSC_27     ; 2.428     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]  ; OSC_27     ; 2.467     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]  ; OSC_27     ; 2.437     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]  ; OSC_27     ; 2.467     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10] ; OSC_27     ; 2.467     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11] ; OSC_27     ; 2.463     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12] ; OSC_27     ; 2.463     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13] ; OSC_27     ; 2.473     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14] ; OSC_27     ; 2.473     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[15] ; OSC_27     ; 2.445     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
+--------------+------------+-----------+-----------+------------+---------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                               ;
+--------------+------------+-----------+-----------+------------+---------------------------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                           ;
+--------------+------------+-----------+-----------+------------+---------------------------------------------------------------------------+
; DRAM_DQ[*]   ; OSC_27     ; 2.283     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[0]  ; OSC_27     ; 2.283     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[1]  ; OSC_27     ; 2.313     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]  ; OSC_27     ; 2.313     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]  ; OSC_27     ; 2.428     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]  ; OSC_27     ; 2.428     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]  ; OSC_27     ; 2.428     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]  ; OSC_27     ; 2.428     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]  ; OSC_27     ; 2.467     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]  ; OSC_27     ; 2.437     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]  ; OSC_27     ; 2.467     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10] ; OSC_27     ; 2.467     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11] ; OSC_27     ; 2.463     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12] ; OSC_27     ; 2.463     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13] ; OSC_27     ; 2.473     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14] ; OSC_27     ; 2.473     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[15] ; OSC_27     ; 2.445     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
+--------------+------------+-----------+-----------+------------+---------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                    ;
+----------------------------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                                                      ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                                           ; 2.821  ; 0.215 ; 2.718    ; 0.760   ; 1.562               ;
;  OSC_27                                                                    ; 12.106 ; 0.215 ; 16.222   ; 0.760   ; 15.451              ;
;  OSC_50                                                                    ; 13.548 ; 0.215 ; N/A      ; N/A     ; 8.758               ;
;  Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 2.821  ; 0.215 ; 2.718    ; 5.214   ; 1.562               ;
;  Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 49.463 ; 0.215 ; N/A      ; N/A     ; 25.609              ;
;  TD_CLK                                                                    ; 20.424 ; 0.215 ; N/A      ; N/A     ; 15.451              ;
; Design-wide TNS                                                            ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  OSC_27                                                                    ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  OSC_50                                                                    ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  TD_CLK                                                                    ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+----------------------------------------------------------------------------+--------+-------+----------+---------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                          ;
+--------------+------------+--------+--------+------------+---------------------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                           ;
+--------------+------------+--------+--------+------------+---------------------------------------------------------------------------+
; DPDT_SW[*]   ; OSC_27     ; 13.917 ; 13.917 ; Rise       ; OSC_27                                                                    ;
;  DPDT_SW[5]  ; OSC_27     ; 6.419  ; 6.419  ; Rise       ; OSC_27                                                                    ;
;  DPDT_SW[6]  ; OSC_27     ; 6.341  ; 6.341  ; Rise       ; OSC_27                                                                    ;
;  DPDT_SW[8]  ; OSC_27     ; 5.816  ; 5.816  ; Rise       ; OSC_27                                                                    ;
;  DPDT_SW[9]  ; OSC_27     ; 5.942  ; 5.942  ; Rise       ; OSC_27                                                                    ;
;  DPDT_SW[10] ; OSC_27     ; 6.007  ; 6.007  ; Rise       ; OSC_27                                                                    ;
;  DPDT_SW[11] ; OSC_27     ; 6.776  ; 6.776  ; Rise       ; OSC_27                                                                    ;
;  DPDT_SW[12] ; OSC_27     ; 6.987  ; 6.987  ; Rise       ; OSC_27                                                                    ;
;  DPDT_SW[13] ; OSC_27     ; 13.917 ; 13.917 ; Rise       ; OSC_27                                                                    ;
;  DPDT_SW[14] ; OSC_27     ; 12.524 ; 12.524 ; Rise       ; OSC_27                                                                    ;
;  DPDT_SW[15] ; OSC_27     ; 10.161 ; 10.161 ; Rise       ; OSC_27                                                                    ;
;  DPDT_SW[16] ; OSC_27     ; 9.911  ; 9.911  ; Rise       ; OSC_27                                                                    ;
;  DPDT_SW[17] ; OSC_27     ; 8.620  ; 8.620  ; Rise       ; OSC_27                                                                    ;
; KEY[*]       ; OSC_27     ; 8.197  ; 8.197  ; Rise       ; OSC_27                                                                    ;
;  KEY[1]      ; OSC_27     ; 8.197  ; 8.197  ; Rise       ; OSC_27                                                                    ;
; DRAM_DQ[*]   ; OSC_27     ; 8.580  ; 8.580  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[0]  ; OSC_27     ; 8.087  ; 8.087  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[1]  ; OSC_27     ; 8.079  ; 8.079  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]  ; OSC_27     ; 8.028  ; 8.028  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]  ; OSC_27     ; 8.231  ; 8.231  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]  ; OSC_27     ; 8.201  ; 8.201  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]  ; OSC_27     ; 7.898  ; 7.898  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]  ; OSC_27     ; 7.686  ; 7.686  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]  ; OSC_27     ; 8.270  ; 8.270  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]  ; OSC_27     ; 8.308  ; 8.308  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]  ; OSC_27     ; 8.580  ; 8.580  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10] ; OSC_27     ; 8.474  ; 8.474  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11] ; OSC_27     ; 8.427  ; 8.427  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12] ; OSC_27     ; 8.308  ; 8.308  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13] ; OSC_27     ; 7.881  ; 7.881  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14] ; OSC_27     ; 8.016  ; 8.016  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[15] ; OSC_27     ; 8.082  ; 8.082  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; TD_DATA[*]   ; TD_CLK     ; 7.259  ; 7.259  ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[0]  ; TD_CLK     ; 5.788  ; 5.788  ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[1]  ; TD_CLK     ; 5.082  ; 5.082  ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[2]  ; TD_CLK     ; 5.342  ; 5.342  ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[3]  ; TD_CLK     ; 5.923  ; 5.923  ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[4]  ; TD_CLK     ; 7.259  ; 7.259  ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[5]  ; TD_CLK     ; 5.289  ; 5.289  ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[6]  ; TD_CLK     ; 5.188  ; 5.188  ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[7]  ; TD_CLK     ; 5.141  ; 5.141  ; Rise       ; TD_CLK                                                                    ;
+--------------+------------+--------+--------+------------+---------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                           ;
+--------------+------------+--------+--------+------------+---------------------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                           ;
+--------------+------------+--------+--------+------------+---------------------------------------------------------------------------+
; DPDT_SW[*]   ; OSC_27     ; -0.524 ; -0.524 ; Rise       ; OSC_27                                                                    ;
;  DPDT_SW[5]  ; OSC_27     ; -0.817 ; -0.817 ; Rise       ; OSC_27                                                                    ;
;  DPDT_SW[6]  ; OSC_27     ; -0.944 ; -0.944 ; Rise       ; OSC_27                                                                    ;
;  DPDT_SW[8]  ; OSC_27     ; -0.524 ; -0.524 ; Rise       ; OSC_27                                                                    ;
;  DPDT_SW[9]  ; OSC_27     ; -0.583 ; -0.583 ; Rise       ; OSC_27                                                                    ;
;  DPDT_SW[10] ; OSC_27     ; -0.659 ; -0.659 ; Rise       ; OSC_27                                                                    ;
;  DPDT_SW[11] ; OSC_27     ; -0.701 ; -0.701 ; Rise       ; OSC_27                                                                    ;
;  DPDT_SW[12] ; OSC_27     ; -0.630 ; -0.630 ; Rise       ; OSC_27                                                                    ;
;  DPDT_SW[13] ; OSC_27     ; -4.069 ; -4.069 ; Rise       ; OSC_27                                                                    ;
;  DPDT_SW[14] ; OSC_27     ; -3.768 ; -3.768 ; Rise       ; OSC_27                                                                    ;
;  DPDT_SW[15] ; OSC_27     ; -3.301 ; -3.301 ; Rise       ; OSC_27                                                                    ;
;  DPDT_SW[16] ; OSC_27     ; -3.310 ; -3.310 ; Rise       ; OSC_27                                                                    ;
;  DPDT_SW[17] ; OSC_27     ; -2.950 ; -2.950 ; Rise       ; OSC_27                                                                    ;
; KEY[*]       ; OSC_27     ; -2.698 ; -2.698 ; Rise       ; OSC_27                                                                    ;
;  KEY[1]      ; OSC_27     ; -2.698 ; -2.698 ; Rise       ; OSC_27                                                                    ;
; DRAM_DQ[*]   ; OSC_27     ; -3.713 ; -3.713 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[0]  ; OSC_27     ; -3.828 ; -3.828 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[1]  ; OSC_27     ; -3.849 ; -3.849 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]  ; OSC_27     ; -3.861 ; -3.861 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]  ; OSC_27     ; -3.921 ; -3.921 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]  ; OSC_27     ; -3.909 ; -3.909 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]  ; OSC_27     ; -3.756 ; -3.756 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]  ; OSC_27     ; -3.713 ; -3.713 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]  ; OSC_27     ; -3.917 ; -3.917 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]  ; OSC_27     ; -3.937 ; -3.937 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]  ; OSC_27     ; -4.111 ; -4.111 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10] ; OSC_27     ; -4.059 ; -4.059 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11] ; OSC_27     ; -4.017 ; -4.017 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12] ; OSC_27     ; -3.959 ; -3.959 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13] ; OSC_27     ; -3.837 ; -3.837 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14] ; OSC_27     ; -3.823 ; -3.823 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[15] ; OSC_27     ; -3.868 ; -3.868 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; TD_DATA[*]   ; TD_CLK     ; -1.914 ; -1.914 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[0]  ; TD_CLK     ; -2.223 ; -2.223 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[1]  ; TD_CLK     ; -2.031 ; -2.031 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[2]  ; TD_CLK     ; -2.269 ; -2.269 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[3]  ; TD_CLK     ; -2.049 ; -2.049 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[4]  ; TD_CLK     ; -2.294 ; -2.294 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[5]  ; TD_CLK     ; -2.057 ; -2.057 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[6]  ; TD_CLK     ; -1.914 ; -1.914 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[7]  ; TD_CLK     ; -2.058 ; -2.058 ; Rise       ; TD_CLK                                                                    ;
+--------------+------------+--------+--------+------------+---------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                  ;
+----------------+------------+--------+--------+------------+---------------------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                           ;
+----------------+------------+--------+--------+------------+---------------------------------------------------------------------------+
; GPIO_0[*]      ; OSC_27     ; 9.337  ; 9.337  ; Rise       ; OSC_27                                                                    ;
;  GPIO_0[28]    ; OSC_27     ; 9.337  ; 9.337  ; Rise       ; OSC_27                                                                    ;
; LED_RED[*]     ; OSC_27     ; 14.150 ; 14.150 ; Rise       ; OSC_27                                                                    ;
;  LED_RED[0]    ; OSC_27     ; 11.213 ; 11.213 ; Rise       ; OSC_27                                                                    ;
;  LED_RED[1]    ; OSC_27     ; 11.410 ; 11.410 ; Rise       ; OSC_27                                                                    ;
;  LED_RED[2]    ; OSC_27     ; 12.660 ; 12.660 ; Rise       ; OSC_27                                                                    ;
;  LED_RED[3]    ; OSC_27     ; 13.103 ; 13.103 ; Rise       ; OSC_27                                                                    ;
;  LED_RED[4]    ; OSC_27     ; 10.638 ; 10.638 ; Rise       ; OSC_27                                                                    ;
;  LED_RED[5]    ; OSC_27     ; 10.728 ; 10.728 ; Rise       ; OSC_27                                                                    ;
;  LED_RED[6]    ; OSC_27     ; 11.757 ; 11.757 ; Rise       ; OSC_27                                                                    ;
;  LED_RED[7]    ; OSC_27     ; 11.650 ; 11.650 ; Rise       ; OSC_27                                                                    ;
;  LED_RED[8]    ; OSC_27     ; 10.136 ; 10.136 ; Rise       ; OSC_27                                                                    ;
;  LED_RED[9]    ; OSC_27     ; 14.150 ; 14.150 ; Rise       ; OSC_27                                                                    ;
;  LED_RED[11]   ; OSC_27     ; 11.251 ; 11.251 ; Rise       ; OSC_27                                                                    ;
;  LED_RED[12]   ; OSC_27     ; 10.548 ; 10.548 ; Rise       ; OSC_27                                                                    ;
;  LED_RED[14]   ; OSC_27     ; 10.731 ; 10.731 ; Rise       ; OSC_27                                                                    ;
;  LED_RED[16]   ; OSC_27     ; 11.619 ; 11.619 ; Rise       ; OSC_27                                                                    ;
;  LED_RED[17]   ; OSC_27     ; 10.170 ; 10.170 ; Rise       ; OSC_27                                                                    ;
; VGA_B[*]       ; OSC_27     ; 33.553 ; 33.553 ; Rise       ; OSC_27                                                                    ;
;  VGA_B[0]      ; OSC_27     ; 33.442 ; 33.442 ; Rise       ; OSC_27                                                                    ;
;  VGA_B[1]      ; OSC_27     ; 33.553 ; 33.553 ; Rise       ; OSC_27                                                                    ;
;  VGA_B[2]      ; OSC_27     ; 32.737 ; 32.737 ; Rise       ; OSC_27                                                                    ;
;  VGA_B[3]      ; OSC_27     ; 33.028 ; 33.028 ; Rise       ; OSC_27                                                                    ;
;  VGA_B[4]      ; OSC_27     ; 33.132 ; 33.132 ; Rise       ; OSC_27                                                                    ;
;  VGA_B[5]      ; OSC_27     ; 32.766 ; 32.766 ; Rise       ; OSC_27                                                                    ;
;  VGA_B[6]      ; OSC_27     ; 33.081 ; 33.081 ; Rise       ; OSC_27                                                                    ;
;  VGA_B[7]      ; OSC_27     ; 33.128 ; 33.128 ; Rise       ; OSC_27                                                                    ;
;  VGA_B[8]      ; OSC_27     ; 33.073 ; 33.073 ; Rise       ; OSC_27                                                                    ;
;  VGA_B[9]      ; OSC_27     ; 32.730 ; 32.730 ; Rise       ; OSC_27                                                                    ;
; VGA_BLANK      ; OSC_27     ; 13.381 ; 13.381 ; Rise       ; OSC_27                                                                    ;
; VGA_CLK        ; OSC_27     ; 6.432  ; 6.432  ; Rise       ; OSC_27                                                                    ;
; VGA_G[*]       ; OSC_27     ; 33.896 ; 33.896 ; Rise       ; OSC_27                                                                    ;
;  VGA_G[0]      ; OSC_27     ; 33.820 ; 33.820 ; Rise       ; OSC_27                                                                    ;
;  VGA_G[1]      ; OSC_27     ; 33.515 ; 33.515 ; Rise       ; OSC_27                                                                    ;
;  VGA_G[2]      ; OSC_27     ; 33.896 ; 33.896 ; Rise       ; OSC_27                                                                    ;
;  VGA_G[3]      ; OSC_27     ; 33.496 ; 33.496 ; Rise       ; OSC_27                                                                    ;
;  VGA_G[4]      ; OSC_27     ; 33.595 ; 33.595 ; Rise       ; OSC_27                                                                    ;
;  VGA_G[5]      ; OSC_27     ; 33.506 ; 33.506 ; Rise       ; OSC_27                                                                    ;
;  VGA_G[6]      ; OSC_27     ; 33.103 ; 33.103 ; Rise       ; OSC_27                                                                    ;
;  VGA_G[7]      ; OSC_27     ; 33.129 ; 33.129 ; Rise       ; OSC_27                                                                    ;
;  VGA_G[8]      ; OSC_27     ; 33.108 ; 33.108 ; Rise       ; OSC_27                                                                    ;
;  VGA_G[9]      ; OSC_27     ; 33.122 ; 33.122 ; Rise       ; OSC_27                                                                    ;
; VGA_HS         ; OSC_27     ; 9.068  ; 9.068  ; Rise       ; OSC_27                                                                    ;
; VGA_R[*]       ; OSC_27     ; 34.174 ; 34.174 ; Rise       ; OSC_27                                                                    ;
;  VGA_R[0]      ; OSC_27     ; 34.174 ; 34.174 ; Rise       ; OSC_27                                                                    ;
;  VGA_R[1]      ; OSC_27     ; 33.469 ; 33.469 ; Rise       ; OSC_27                                                                    ;
;  VGA_R[2]      ; OSC_27     ; 34.007 ; 34.007 ; Rise       ; OSC_27                                                                    ;
;  VGA_R[3]      ; OSC_27     ; 33.918 ; 33.918 ; Rise       ; OSC_27                                                                    ;
;  VGA_R[4]      ; OSC_27     ; 33.203 ; 33.203 ; Rise       ; OSC_27                                                                    ;
;  VGA_R[5]      ; OSC_27     ; 33.943 ; 33.943 ; Rise       ; OSC_27                                                                    ;
;  VGA_R[6]      ; OSC_27     ; 33.485 ; 33.485 ; Rise       ; OSC_27                                                                    ;
;  VGA_R[7]      ; OSC_27     ; 33.565 ; 33.565 ; Rise       ; OSC_27                                                                    ;
;  VGA_R[8]      ; OSC_27     ; 33.471 ; 33.471 ; Rise       ; OSC_27                                                                    ;
;  VGA_R[9]      ; OSC_27     ; 33.544 ; 33.544 ; Rise       ; OSC_27                                                                    ;
; VGA_CLK        ; OSC_27     ; 6.432  ; 6.432  ; Fall       ; OSC_27                                                                    ;
; HEX0[*]        ; OSC_50     ; 12.327 ; 12.327 ; Rise       ; OSC_50                                                                    ;
;  HEX0[0]       ; OSC_50     ; 12.327 ; 12.327 ; Rise       ; OSC_50                                                                    ;
;  HEX0[1]       ; OSC_50     ; 12.296 ; 12.296 ; Rise       ; OSC_50                                                                    ;
;  HEX0[2]       ; OSC_50     ; 12.305 ; 12.305 ; Rise       ; OSC_50                                                                    ;
;  HEX0[3]       ; OSC_50     ; 11.949 ; 11.949 ; Rise       ; OSC_50                                                                    ;
;  HEX0[4]       ; OSC_50     ; 11.947 ; 11.947 ; Rise       ; OSC_50                                                                    ;
;  HEX0[5]       ; OSC_50     ; 11.939 ; 11.939 ; Rise       ; OSC_50                                                                    ;
;  HEX0[6]       ; OSC_50     ; 11.925 ; 11.925 ; Rise       ; OSC_50                                                                    ;
; HEX1[*]        ; OSC_50     ; 9.151  ; 9.151  ; Rise       ; OSC_50                                                                    ;
;  HEX1[0]       ; OSC_50     ; 8.878  ; 8.878  ; Rise       ; OSC_50                                                                    ;
;  HEX1[1]       ; OSC_50     ; 8.946  ; 8.946  ; Rise       ; OSC_50                                                                    ;
;  HEX1[2]       ; OSC_50     ; 8.716  ; 8.716  ; Rise       ; OSC_50                                                                    ;
;  HEX1[3]       ; OSC_50     ; 9.119  ; 9.119  ; Rise       ; OSC_50                                                                    ;
;  HEX1[4]       ; OSC_50     ; 9.136  ; 9.136  ; Rise       ; OSC_50                                                                    ;
;  HEX1[5]       ; OSC_50     ; 9.136  ; 9.136  ; Rise       ; OSC_50                                                                    ;
;  HEX1[6]       ; OSC_50     ; 9.151  ; 9.151  ; Rise       ; OSC_50                                                                    ;
; HEX2[*]        ; OSC_50     ; 8.810  ; 8.810  ; Rise       ; OSC_50                                                                    ;
;  HEX2[0]       ; OSC_50     ; 8.647  ; 8.647  ; Rise       ; OSC_50                                                                    ;
;  HEX2[1]       ; OSC_50     ; 8.326  ; 8.326  ; Rise       ; OSC_50                                                                    ;
;  HEX2[2]       ; OSC_50     ; 8.410  ; 8.410  ; Rise       ; OSC_50                                                                    ;
;  HEX2[3]       ; OSC_50     ; 8.373  ; 8.373  ; Rise       ; OSC_50                                                                    ;
;  HEX2[4]       ; OSC_50     ; 8.809  ; 8.809  ; Rise       ; OSC_50                                                                    ;
;  HEX2[5]       ; OSC_50     ; 8.810  ; 8.810  ; Rise       ; OSC_50                                                                    ;
;  HEX2[6]       ; OSC_50     ; 8.791  ; 8.791  ; Rise       ; OSC_50                                                                    ;
; HEX3[*]        ; OSC_50     ; 8.720  ; 8.720  ; Rise       ; OSC_50                                                                    ;
;  HEX3[0]       ; OSC_50     ; 8.715  ; 8.715  ; Rise       ; OSC_50                                                                    ;
;  HEX3[1]       ; OSC_50     ; 8.334  ; 8.334  ; Rise       ; OSC_50                                                                    ;
;  HEX3[2]       ; OSC_50     ; 8.379  ; 8.379  ; Rise       ; OSC_50                                                                    ;
;  HEX3[3]       ; OSC_50     ; 8.338  ; 8.338  ; Rise       ; OSC_50                                                                    ;
;  HEX3[4]       ; OSC_50     ; 8.372  ; 8.372  ; Rise       ; OSC_50                                                                    ;
;  HEX3[5]       ; OSC_50     ; 8.700  ; 8.700  ; Rise       ; OSC_50                                                                    ;
;  HEX3[6]       ; OSC_50     ; 8.720  ; 8.720  ; Rise       ; OSC_50                                                                    ;
; I2C_SCLK       ; OSC_50     ; 8.938  ; 8.938  ; Rise       ; OSC_50                                                                    ;
; DRAM_ADDR[*]   ; OSC_27     ; 6.379  ; 6.379  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[0]  ; OSC_27     ; 5.912  ; 5.912  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[1]  ; OSC_27     ; 5.931  ; 5.931  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[2]  ; OSC_27     ; 5.910  ; 5.910  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[3]  ; OSC_27     ; 5.967  ; 5.967  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[4]  ; OSC_27     ; 6.346  ; 6.346  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[5]  ; OSC_27     ; 6.156  ; 6.156  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[6]  ; OSC_27     ; 6.337  ; 6.337  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[7]  ; OSC_27     ; 5.962  ; 5.962  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[8]  ; OSC_27     ; 6.350  ; 6.350  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[9]  ; OSC_27     ; 6.366  ; 6.366  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[10] ; OSC_27     ; 6.379  ; 6.379  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[11] ; OSC_27     ; 6.354  ; 6.354  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_BA_0      ; OSC_27     ; 6.469  ; 6.469  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_BA_1      ; OSC_27     ; 6.855  ; 6.855  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_CAS_N     ; OSC_27     ; 6.818  ; 6.818  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_CS_N      ; OSC_27     ; 6.790  ; 6.790  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_DQ[*]     ; OSC_27     ; 11.733 ; 11.733 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[0]    ; OSC_27     ; 11.122 ; 11.122 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[1]    ; OSC_27     ; 10.991 ; 10.991 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]    ; OSC_27     ; 10.978 ; 10.978 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]    ; OSC_27     ; 10.741 ; 10.741 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]    ; OSC_27     ; 11.009 ; 11.009 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]    ; OSC_27     ; 10.290 ; 10.290 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]    ; OSC_27     ; 11.212 ; 11.212 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]    ; OSC_27     ; 10.760 ; 10.760 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]    ; OSC_27     ; 11.733 ; 11.733 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]    ; OSC_27     ; 11.608 ; 11.608 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10]   ; OSC_27     ; 10.867 ; 10.867 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11]   ; OSC_27     ; 11.230 ; 11.230 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12]   ; OSC_27     ; 10.443 ; 10.443 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13]   ; OSC_27     ; 10.554 ; 10.554 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14]   ; OSC_27     ; 11.307 ; 11.307 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[15]   ; OSC_27     ; 10.270 ; 10.270 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_LDQM      ; OSC_27     ; 8.037  ; 8.037  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_RAS_N     ; OSC_27     ; 6.796  ; 6.796  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_UDQM      ; OSC_27     ; 7.953  ; 7.953  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_WE_N      ; OSC_27     ; 6.809  ; 6.809  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_CLK       ; OSC_27     ; 0.478  ;        ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk1 ;
; DRAM_CLK       ; OSC_27     ;        ; 0.478  ; Fall       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk1 ;
; AUD_BCLK       ; OSC_27     ; 4.877  ; 4.877  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ;
; AUD_DACLRCK    ; OSC_27     ; 4.865  ; 4.865  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ;
; AUD_XCK        ; OSC_27     ; 3.561  ;        ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ;
; AUD_XCK        ; OSC_27     ;        ; 3.561  ; Fall       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ;
+----------------+------------+--------+--------+------------+---------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                          ;
+----------------+------------+--------+--------+------------+---------------------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                           ;
+----------------+------------+--------+--------+------------+---------------------------------------------------------------------------+
; GPIO_0[*]      ; OSC_27     ; 4.123  ; 4.123  ; Rise       ; OSC_27                                                                    ;
;  GPIO_0[28]    ; OSC_27     ; 4.123  ; 4.123  ; Rise       ; OSC_27                                                                    ;
; LED_RED[*]     ; OSC_27     ; 4.263  ; 4.263  ; Rise       ; OSC_27                                                                    ;
;  LED_RED[0]    ; OSC_27     ; 4.850  ; 4.850  ; Rise       ; OSC_27                                                                    ;
;  LED_RED[1]    ; OSC_27     ; 5.015  ; 5.015  ; Rise       ; OSC_27                                                                    ;
;  LED_RED[2]    ; OSC_27     ; 5.326  ; 5.326  ; Rise       ; OSC_27                                                                    ;
;  LED_RED[3]    ; OSC_27     ; 5.579  ; 5.579  ; Rise       ; OSC_27                                                                    ;
;  LED_RED[4]    ; OSC_27     ; 4.756  ; 4.756  ; Rise       ; OSC_27                                                                    ;
;  LED_RED[5]    ; OSC_27     ; 4.735  ; 4.735  ; Rise       ; OSC_27                                                                    ;
;  LED_RED[6]    ; OSC_27     ; 4.951  ; 4.951  ; Rise       ; OSC_27                                                                    ;
;  LED_RED[7]    ; OSC_27     ; 5.033  ; 5.033  ; Rise       ; OSC_27                                                                    ;
;  LED_RED[8]    ; OSC_27     ; 4.263  ; 4.263  ; Rise       ; OSC_27                                                                    ;
;  LED_RED[9]    ; OSC_27     ; 4.376  ; 4.376  ; Rise       ; OSC_27                                                                    ;
;  LED_RED[11]   ; OSC_27     ; 4.802  ; 4.802  ; Rise       ; OSC_27                                                                    ;
;  LED_RED[12]   ; OSC_27     ; 4.751  ; 4.751  ; Rise       ; OSC_27                                                                    ;
;  LED_RED[14]   ; OSC_27     ; 4.940  ; 4.940  ; Rise       ; OSC_27                                                                    ;
;  LED_RED[16]   ; OSC_27     ; 5.174  ; 5.174  ; Rise       ; OSC_27                                                                    ;
;  LED_RED[17]   ; OSC_27     ; 4.482  ; 4.482  ; Rise       ; OSC_27                                                                    ;
; VGA_B[*]       ; OSC_27     ; 4.657  ; 4.657  ; Rise       ; OSC_27                                                                    ;
;  VGA_B[0]      ; OSC_27     ; 4.988  ; 4.988  ; Rise       ; OSC_27                                                                    ;
;  VGA_B[1]      ; OSC_27     ; 4.785  ; 4.785  ; Rise       ; OSC_27                                                                    ;
;  VGA_B[2]      ; OSC_27     ; 4.845  ; 4.845  ; Rise       ; OSC_27                                                                    ;
;  VGA_B[3]      ; OSC_27     ; 4.657  ; 4.657  ; Rise       ; OSC_27                                                                    ;
;  VGA_B[4]      ; OSC_27     ; 4.730  ; 4.730  ; Rise       ; OSC_27                                                                    ;
;  VGA_B[5]      ; OSC_27     ; 4.922  ; 4.922  ; Rise       ; OSC_27                                                                    ;
;  VGA_B[6]      ; OSC_27     ; 4.692  ; 4.692  ; Rise       ; OSC_27                                                                    ;
;  VGA_B[7]      ; OSC_27     ; 4.776  ; 4.776  ; Rise       ; OSC_27                                                                    ;
;  VGA_B[8]      ; OSC_27     ; 4.697  ; 4.697  ; Rise       ; OSC_27                                                                    ;
;  VGA_B[9]      ; OSC_27     ; 4.969  ; 4.969  ; Rise       ; OSC_27                                                                    ;
; VGA_BLANK      ; OSC_27     ; 4.865  ; 4.865  ; Rise       ; OSC_27                                                                    ;
; VGA_CLK        ; OSC_27     ; 2.868  ; 2.868  ; Rise       ; OSC_27                                                                    ;
; VGA_G[*]       ; OSC_27     ; 4.681  ; 4.681  ; Rise       ; OSC_27                                                                    ;
;  VGA_G[0]      ; OSC_27     ; 4.731  ; 4.731  ; Rise       ; OSC_27                                                                    ;
;  VGA_G[1]      ; OSC_27     ; 5.337  ; 5.337  ; Rise       ; OSC_27                                                                    ;
;  VGA_G[2]      ; OSC_27     ; 4.752  ; 4.752  ; Rise       ; OSC_27                                                                    ;
;  VGA_G[3]      ; OSC_27     ; 5.026  ; 5.026  ; Rise       ; OSC_27                                                                    ;
;  VGA_G[4]      ; OSC_27     ; 5.333  ; 5.333  ; Rise       ; OSC_27                                                                    ;
;  VGA_G[5]      ; OSC_27     ; 5.145  ; 5.145  ; Rise       ; OSC_27                                                                    ;
;  VGA_G[6]      ; OSC_27     ; 4.733  ; 4.733  ; Rise       ; OSC_27                                                                    ;
;  VGA_G[7]      ; OSC_27     ; 4.681  ; 4.681  ; Rise       ; OSC_27                                                                    ;
;  VGA_G[8]      ; OSC_27     ; 4.757  ; 4.757  ; Rise       ; OSC_27                                                                    ;
;  VGA_G[9]      ; OSC_27     ; 4.695  ; 4.695  ; Rise       ; OSC_27                                                                    ;
; VGA_HS         ; OSC_27     ; 3.761  ; 3.761  ; Rise       ; OSC_27                                                                    ;
; VGA_R[*]       ; OSC_27     ; 4.856  ; 4.856  ; Rise       ; OSC_27                                                                    ;
;  VGA_R[0]      ; OSC_27     ; 5.037  ; 5.037  ; Rise       ; OSC_27                                                                    ;
;  VGA_R[1]      ; OSC_27     ; 4.886  ; 4.886  ; Rise       ; OSC_27                                                                    ;
;  VGA_R[2]      ; OSC_27     ; 5.054  ; 5.054  ; Rise       ; OSC_27                                                                    ;
;  VGA_R[3]      ; OSC_27     ; 4.985  ; 4.985  ; Rise       ; OSC_27                                                                    ;
;  VGA_R[4]      ; OSC_27     ; 4.867  ; 4.867  ; Rise       ; OSC_27                                                                    ;
;  VGA_R[5]      ; OSC_27     ; 5.010  ; 5.010  ; Rise       ; OSC_27                                                                    ;
;  VGA_R[6]      ; OSC_27     ; 4.856  ; 4.856  ; Rise       ; OSC_27                                                                    ;
;  VGA_R[7]      ; OSC_27     ; 4.863  ; 4.863  ; Rise       ; OSC_27                                                                    ;
;  VGA_R[8]      ; OSC_27     ; 4.891  ; 4.891  ; Rise       ; OSC_27                                                                    ;
;  VGA_R[9]      ; OSC_27     ; 4.857  ; 4.857  ; Rise       ; OSC_27                                                                    ;
; VGA_CLK        ; OSC_27     ; 2.868  ; 2.868  ; Fall       ; OSC_27                                                                    ;
; HEX0[*]        ; OSC_50     ; 4.519  ; 4.519  ; Rise       ; OSC_50                                                                    ;
;  HEX0[0]       ; OSC_50     ; 4.654  ; 4.654  ; Rise       ; OSC_50                                                                    ;
;  HEX0[1]       ; OSC_50     ; 4.625  ; 4.625  ; Rise       ; OSC_50                                                                    ;
;  HEX0[2]       ; OSC_50     ; 4.639  ; 4.639  ; Rise       ; OSC_50                                                                    ;
;  HEX0[3]       ; OSC_50     ; 4.542  ; 4.542  ; Rise       ; OSC_50                                                                    ;
;  HEX0[4]       ; OSC_50     ; 4.541  ; 4.541  ; Rise       ; OSC_50                                                                    ;
;  HEX0[5]       ; OSC_50     ; 4.524  ; 4.524  ; Rise       ; OSC_50                                                                    ;
;  HEX0[6]       ; OSC_50     ; 4.519  ; 4.519  ; Rise       ; OSC_50                                                                    ;
; HEX1[*]        ; OSC_50     ; 3.769  ; 3.769  ; Rise       ; OSC_50                                                                    ;
;  HEX1[0]       ; OSC_50     ; 3.880  ; 3.880  ; Rise       ; OSC_50                                                                    ;
;  HEX1[1]       ; OSC_50     ; 3.924  ; 3.924  ; Rise       ; OSC_50                                                                    ;
;  HEX1[2]       ; OSC_50     ; 3.769  ; 3.769  ; Rise       ; OSC_50                                                                    ;
;  HEX1[3]       ; OSC_50     ; 3.891  ; 3.891  ; Rise       ; OSC_50                                                                    ;
;  HEX1[4]       ; OSC_50     ; 3.911  ; 3.911  ; Rise       ; OSC_50                                                                    ;
;  HEX1[5]       ; OSC_50     ; 3.914  ; 3.914  ; Rise       ; OSC_50                                                                    ;
;  HEX1[6]       ; OSC_50     ; 3.931  ; 3.931  ; Rise       ; OSC_50                                                                    ;
; HEX2[*]        ; OSC_50     ; 3.635  ; 3.635  ; Rise       ; OSC_50                                                                    ;
;  HEX2[0]       ; OSC_50     ; 3.741  ; 3.741  ; Rise       ; OSC_50                                                                    ;
;  HEX2[1]       ; OSC_50     ; 3.635  ; 3.635  ; Rise       ; OSC_50                                                                    ;
;  HEX2[2]       ; OSC_50     ; 3.697  ; 3.697  ; Rise       ; OSC_50                                                                    ;
;  HEX2[3]       ; OSC_50     ; 3.683  ; 3.683  ; Rise       ; OSC_50                                                                    ;
;  HEX2[4]       ; OSC_50     ; 3.819  ; 3.819  ; Rise       ; OSC_50                                                                    ;
;  HEX2[5]       ; OSC_50     ; 3.819  ; 3.819  ; Rise       ; OSC_50                                                                    ;
;  HEX2[6]       ; OSC_50     ; 3.806  ; 3.806  ; Rise       ; OSC_50                                                                    ;
; HEX3[*]        ; OSC_50     ; 3.655  ; 3.655  ; Rise       ; OSC_50                                                                    ;
;  HEX3[0]       ; OSC_50     ; 3.761  ; 3.761  ; Rise       ; OSC_50                                                                    ;
;  HEX3[1]       ; OSC_50     ; 3.655  ; 3.655  ; Rise       ; OSC_50                                                                    ;
;  HEX3[2]       ; OSC_50     ; 3.678  ; 3.678  ; Rise       ; OSC_50                                                                    ;
;  HEX3[3]       ; OSC_50     ; 3.658  ; 3.658  ; Rise       ; OSC_50                                                                    ;
;  HEX3[4]       ; OSC_50     ; 3.682  ; 3.682  ; Rise       ; OSC_50                                                                    ;
;  HEX3[5]       ; OSC_50     ; 3.752  ; 3.752  ; Rise       ; OSC_50                                                                    ;
;  HEX3[6]       ; OSC_50     ; 3.758  ; 3.758  ; Rise       ; OSC_50                                                                    ;
; I2C_SCLK       ; OSC_50     ; 3.851  ; 3.851  ; Rise       ; OSC_50                                                                    ;
; DRAM_ADDR[*]   ; OSC_27     ; 2.258  ; 2.258  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[0]  ; OSC_27     ; 2.258  ; 2.258  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[1]  ; OSC_27     ; 2.273  ; 2.273  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[2]  ; OSC_27     ; 2.264  ; 2.264  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[3]  ; OSC_27     ; 2.306  ; 2.306  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[4]  ; OSC_27     ; 2.422  ; 2.422  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[5]  ; OSC_27     ; 2.376  ; 2.376  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[6]  ; OSC_27     ; 2.400  ; 2.400  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[7]  ; OSC_27     ; 2.328  ; 2.328  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[8]  ; OSC_27     ; 2.418  ; 2.418  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[9]  ; OSC_27     ; 2.424  ; 2.424  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[10] ; OSC_27     ; 2.437  ; 2.437  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[11] ; OSC_27     ; 2.413  ; 2.413  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_BA_0      ; OSC_27     ; 2.503  ; 2.503  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_BA_1      ; OSC_27     ; 2.625  ; 2.625  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_CAS_N     ; OSC_27     ; 2.597  ; 2.597  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_CS_N      ; OSC_27     ; 2.583  ; 2.583  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_DQ[*]     ; OSC_27     ; 3.093  ; 3.093  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[0]    ; OSC_27     ; 3.193  ; 3.193  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[1]    ; OSC_27     ; 3.235  ; 3.235  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]    ; OSC_27     ; 3.241  ; 3.241  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]    ; OSC_27     ; 3.254  ; 3.254  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]    ; OSC_27     ; 3.093  ; 3.093  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]    ; OSC_27     ; 3.186  ; 3.186  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]    ; OSC_27     ; 3.357  ; 3.357  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]    ; OSC_27     ; 3.249  ; 3.249  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]    ; OSC_27     ; 3.228  ; 3.228  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]    ; OSC_27     ; 3.374  ; 3.374  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10]   ; OSC_27     ; 3.309  ; 3.309  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11]   ; OSC_27     ; 3.372  ; 3.372  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12]   ; OSC_27     ; 3.179  ; 3.179  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13]   ; OSC_27     ; 3.410  ; 3.410  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14]   ; OSC_27     ; 3.396  ; 3.396  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[15]   ; OSC_27     ; 3.126  ; 3.126  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_LDQM      ; OSC_27     ; 3.010  ; 3.010  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_RAS_N     ; OSC_27     ; 2.585  ; 2.585  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_UDQM      ; OSC_27     ; 2.939  ; 2.939  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_WE_N      ; OSC_27     ; 2.604  ; 2.604  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_CLK       ; OSC_27     ; -1.622 ;        ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk1 ;
; DRAM_CLK       ; OSC_27     ;        ; -1.622 ; Fall       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk1 ;
; AUD_BCLK       ; OSC_27     ; 2.012  ; 2.012  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ;
; AUD_DACLRCK    ; OSC_27     ; 2.002  ; 2.002  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ;
; AUD_XCK        ; OSC_27     ; 1.463  ;        ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ;
; AUD_XCK        ; OSC_27     ;        ; 1.463  ; Fall       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ;
+----------------+------------+--------+--------+------------+---------------------------------------------------------------------------+


+----------------------------------------------------------------+
; Progagation Delay                                              ;
+-------------+--------------+--------+--------+--------+--------+
; Input Port  ; Output Port  ; RR     ; RF     ; FR     ; FF     ;
+-------------+--------------+--------+--------+--------+--------+
; DPDT_SW[0]  ; GPIO_0[26]   ;        ; 5.568  ; 5.568  ;        ;
; DPDT_SW[0]  ; GPIO_0[30]   ;        ; 5.525  ; 5.525  ;        ;
; DPDT_SW[0]  ; GPIO_0[34]   ; 5.097  ;        ;        ; 5.097  ;
; DPDT_SW[1]  ; GPIO_0[32]   ; 5.131  ;        ;        ; 5.131  ;
; DPDT_SW[2]  ; VGA_B[0]     ; 11.826 ; 13.078 ; 13.078 ; 11.826 ;
; DPDT_SW[2]  ; VGA_B[1]     ; 11.685 ; 12.934 ; 12.934 ; 11.685 ;
; DPDT_SW[2]  ; VGA_B[2]     ; 11.767 ; 12.593 ; 12.593 ; 11.767 ;
; DPDT_SW[2]  ; VGA_B[3]     ; 11.412 ; 12.660 ; 12.660 ; 11.412 ;
; DPDT_SW[2]  ; VGA_B[4]     ; 11.525 ; 12.775 ; 12.775 ; 11.525 ;
; DPDT_SW[2]  ; VGA_B[5]     ; 11.881 ; 12.719 ; 12.719 ; 11.881 ;
; DPDT_SW[2]  ; VGA_B[6]     ; 11.450 ; 12.290 ; 12.290 ; 11.450 ;
; DPDT_SW[2]  ; VGA_B[7]     ; 11.552 ; 12.388 ; 12.388 ; 11.552 ;
; DPDT_SW[2]  ; VGA_B[8]     ; 11.446 ; 12.712 ; 12.712 ; 11.446 ;
; DPDT_SW[2]  ; VGA_B[9]     ; 10.843 ; 11.884 ; 11.884 ; 10.843 ;
; DPDT_SW[2]  ; VGA_G[0]     ; 11.337 ; 13.093 ; 13.093 ; 11.337 ;
; DPDT_SW[2]  ; VGA_G[1]     ; 11.803 ; 14.164 ; 14.164 ; 11.803 ;
; DPDT_SW[2]  ; VGA_G[2]     ; 11.436 ; 13.539 ; 13.539 ; 11.436 ;
; DPDT_SW[2]  ; VGA_G[3]     ; 12.075 ; 14.177 ; 14.177 ; 12.075 ;
; DPDT_SW[2]  ; VGA_G[4]     ; 12.188 ; 13.937 ; 13.937 ; 12.188 ;
; DPDT_SW[2]  ; VGA_G[5]     ; 11.702 ; 14.064 ; 14.064 ; 11.702 ;
; DPDT_SW[2]  ; VGA_G[6]     ; 11.584 ; 12.610 ; 12.610 ; 11.584 ;
; DPDT_SW[2]  ; VGA_G[7]     ; 11.462 ; 12.488 ; 12.488 ; 11.462 ;
; DPDT_SW[2]  ; VGA_G[8]     ; 11.604 ; 12.635 ; 12.635 ; 11.604 ;
; DPDT_SW[2]  ; VGA_G[9]     ; 11.549 ; 12.884 ; 12.884 ; 11.549 ;
; DPDT_SW[2]  ; VGA_R[0]     ; 12.232 ; 14.600 ; 14.600 ; 12.232 ;
; DPDT_SW[2]  ; VGA_R[1]     ; 11.727 ; 13.539 ; 13.539 ; 11.727 ;
; DPDT_SW[2]  ; VGA_R[2]     ; 12.081 ; 14.368 ; 14.368 ; 12.081 ;
; DPDT_SW[2]  ; VGA_R[3]     ; 12.238 ; 14.049 ; 14.049 ; 12.238 ;
; DPDT_SW[2]  ; VGA_R[4]     ; 11.016 ; 13.337 ; 13.337 ; 11.016 ;
; DPDT_SW[2]  ; VGA_R[5]     ; 11.750 ; 14.071 ; 14.071 ; 11.750 ;
; DPDT_SW[2]  ; VGA_R[6]     ; 11.618 ; 13.902 ; 13.902 ; 11.618 ;
; DPDT_SW[2]  ; VGA_R[7]     ; 11.664 ; 13.948 ; 13.948 ; 11.664 ;
; DPDT_SW[2]  ; VGA_R[8]     ; 11.611 ; 13.896 ; 13.896 ; 11.611 ;
; DPDT_SW[2]  ; VGA_R[9]     ; 11.645 ; 13.929 ; 13.929 ; 11.645 ;
; DPDT_SW[3]  ; VGA_B[0]     ; 13.781 ; 13.781 ; 13.781 ; 13.781 ;
; DPDT_SW[3]  ; VGA_B[1]     ; 13.637 ; 13.637 ; 13.637 ; 13.637 ;
; DPDT_SW[3]  ; VGA_B[2]     ; 13.296 ; 13.296 ; 13.296 ; 13.296 ;
; DPDT_SW[3]  ; VGA_B[3]     ; 13.363 ; 13.363 ; 13.363 ; 13.363 ;
; DPDT_SW[3]  ; VGA_B[4]     ; 13.478 ; 13.478 ; 13.478 ; 13.478 ;
; DPDT_SW[3]  ; VGA_B[5]     ; 13.422 ; 13.422 ; 13.422 ; 13.422 ;
; DPDT_SW[3]  ; VGA_B[6]     ; 12.993 ; 12.993 ; 12.993 ; 12.993 ;
; DPDT_SW[3]  ; VGA_B[7]     ; 13.091 ; 13.091 ; 13.091 ; 13.091 ;
; DPDT_SW[3]  ; VGA_B[8]     ; 13.415 ; 13.415 ; 13.415 ; 13.415 ;
; DPDT_SW[3]  ; VGA_B[9]     ; 12.587 ; 12.587 ; 12.587 ; 12.587 ;
; DPDT_SW[3]  ; VGA_G[0]     ; 13.871 ; 13.871 ; 13.871 ; 13.871 ;
; DPDT_SW[3]  ; VGA_G[1]     ; 14.942 ; 14.942 ; 14.942 ; 14.942 ;
; DPDT_SW[3]  ; VGA_G[2]     ; 14.317 ; 14.317 ; 14.317 ; 14.317 ;
; DPDT_SW[3]  ; VGA_G[3]     ; 14.955 ; 14.955 ; 14.955 ; 14.955 ;
; DPDT_SW[3]  ; VGA_G[4]     ; 14.715 ; 14.715 ; 14.715 ; 14.715 ;
; DPDT_SW[3]  ; VGA_G[5]     ; 14.842 ; 14.842 ; 14.842 ; 14.842 ;
; DPDT_SW[3]  ; VGA_G[6]     ; 13.388 ; 13.388 ; 13.388 ; 13.388 ;
; DPDT_SW[3]  ; VGA_G[7]     ; 13.266 ; 13.266 ; 13.266 ; 13.266 ;
; DPDT_SW[3]  ; VGA_G[8]     ; 13.413 ; 13.413 ; 13.413 ; 13.413 ;
; DPDT_SW[3]  ; VGA_G[9]     ; 13.662 ; 13.662 ; 13.662 ; 13.662 ;
; DPDT_SW[3]  ; VGA_R[0]     ; 15.005 ; 15.005 ; 15.005 ; 15.005 ;
; DPDT_SW[3]  ; VGA_R[1]     ; 13.944 ; 13.944 ; 13.944 ; 13.944 ;
; DPDT_SW[3]  ; VGA_R[2]     ; 14.773 ; 14.773 ; 14.773 ; 14.773 ;
; DPDT_SW[3]  ; VGA_R[3]     ; 14.454 ; 14.454 ; 14.454 ; 14.454 ;
; DPDT_SW[3]  ; VGA_R[4]     ; 13.742 ; 13.742 ; 13.742 ; 13.742 ;
; DPDT_SW[3]  ; VGA_R[5]     ; 14.476 ; 14.476 ; 14.476 ; 14.476 ;
; DPDT_SW[3]  ; VGA_R[6]     ; 14.307 ; 14.307 ; 14.307 ; 14.307 ;
; DPDT_SW[3]  ; VGA_R[7]     ; 14.353 ; 14.353 ; 14.353 ; 14.353 ;
; DPDT_SW[3]  ; VGA_R[8]     ; 14.301 ; 14.301 ; 14.301 ; 14.301 ;
; DPDT_SW[3]  ; VGA_R[9]     ; 14.334 ; 14.334 ; 14.334 ; 14.334 ;
; DPDT_SW[4]  ; VGA_B[0]     ; 11.869 ; 11.869 ; 11.869 ; 11.869 ;
; DPDT_SW[4]  ; VGA_B[1]     ; 11.725 ; 11.725 ; 11.725 ; 11.725 ;
; DPDT_SW[4]  ; VGA_B[2]     ; 11.384 ; 11.384 ; 11.384 ; 11.384 ;
; DPDT_SW[4]  ; VGA_B[3]     ; 11.451 ; 11.451 ; 11.451 ; 11.451 ;
; DPDT_SW[4]  ; VGA_B[4]     ; 11.566 ; 11.566 ; 11.566 ; 11.566 ;
; DPDT_SW[4]  ; VGA_B[5]     ; 11.510 ; 11.510 ; 11.510 ; 11.510 ;
; DPDT_SW[4]  ; VGA_B[6]     ; 11.081 ; 11.081 ; 11.081 ; 11.081 ;
; DPDT_SW[4]  ; VGA_B[7]     ; 11.179 ; 11.179 ; 11.179 ; 11.179 ;
; DPDT_SW[4]  ; VGA_B[8]     ; 11.503 ; 11.503 ; 11.503 ; 11.503 ;
; DPDT_SW[4]  ; VGA_B[9]     ; 10.675 ; 10.675 ; 10.675 ; 10.675 ;
; DPDT_SW[4]  ; VGA_G[0]     ; 13.657 ; 13.657 ; 13.657 ; 13.657 ;
; DPDT_SW[4]  ; VGA_G[1]     ; 14.728 ; 14.728 ; 14.728 ; 14.728 ;
; DPDT_SW[4]  ; VGA_G[2]     ; 14.103 ; 14.103 ; 14.103 ; 14.103 ;
; DPDT_SW[4]  ; VGA_G[3]     ; 14.741 ; 14.741 ; 14.741 ; 14.741 ;
; DPDT_SW[4]  ; VGA_G[4]     ; 14.501 ; 14.501 ; 14.501 ; 14.501 ;
; DPDT_SW[4]  ; VGA_G[5]     ; 14.628 ; 14.628 ; 14.628 ; 14.628 ;
; DPDT_SW[4]  ; VGA_G[6]     ; 13.174 ; 13.174 ; 13.174 ; 13.174 ;
; DPDT_SW[4]  ; VGA_G[7]     ; 13.052 ; 13.052 ; 13.052 ; 13.052 ;
; DPDT_SW[4]  ; VGA_G[8]     ; 13.199 ; 13.199 ; 13.199 ; 13.199 ;
; DPDT_SW[4]  ; VGA_G[9]     ; 13.448 ; 13.448 ; 13.448 ; 13.448 ;
; DPDT_SW[4]  ; VGA_R[0]     ; 14.384 ; 14.384 ; 14.384 ; 14.384 ;
; DPDT_SW[4]  ; VGA_R[1]     ; 13.323 ; 13.323 ; 13.323 ; 13.323 ;
; DPDT_SW[4]  ; VGA_R[2]     ; 14.152 ; 14.152 ; 14.152 ; 14.152 ;
; DPDT_SW[4]  ; VGA_R[3]     ; 13.833 ; 13.833 ; 13.833 ; 13.833 ;
; DPDT_SW[4]  ; VGA_R[4]     ; 13.121 ; 13.121 ; 13.121 ; 13.121 ;
; DPDT_SW[4]  ; VGA_R[5]     ; 13.855 ; 13.855 ; 13.855 ; 13.855 ;
; DPDT_SW[4]  ; VGA_R[6]     ; 13.686 ; 13.686 ; 13.686 ; 13.686 ;
; DPDT_SW[4]  ; VGA_R[7]     ; 13.732 ; 13.732 ; 13.732 ; 13.732 ;
; DPDT_SW[4]  ; VGA_R[8]     ; 13.680 ; 13.680 ; 13.680 ; 13.680 ;
; DPDT_SW[4]  ; VGA_R[9]     ; 13.713 ; 13.713 ; 13.713 ; 13.713 ;
; DPDT_SW[7]  ; VGA_B[0]     ; 8.902  ;        ;        ; 8.902  ;
; DPDT_SW[7]  ; VGA_B[1]     ; 9.007  ;        ;        ; 9.007  ;
; DPDT_SW[7]  ; VGA_B[2]     ; 7.560  ;        ;        ; 7.560  ;
; DPDT_SW[7]  ; VGA_B[3]     ; 8.479  ;        ;        ; 8.479  ;
; DPDT_SW[7]  ; VGA_B[4]     ; 8.592  ;        ;        ; 8.592  ;
; DPDT_SW[7]  ; VGA_B[5]     ; 7.589  ;        ;        ; 7.589  ;
; DPDT_SW[7]  ; VGA_B[6]     ; 8.535  ;        ;        ; 8.535  ;
; DPDT_SW[7]  ; VGA_B[7]     ; 8.275  ;        ;        ; 8.275  ;
; DPDT_SW[7]  ; VGA_B[8]     ; 8.533  ;        ;        ; 8.533  ;
; DPDT_SW[7]  ; VGA_B[9]     ; 7.549  ;        ;        ; 7.549  ;
; DPDT_SW[7]  ; VGA_G[0]     ; 8.208  ;        ;        ; 8.208  ;
; DPDT_SW[7]  ; VGA_G[1]     ; 8.333  ;        ;        ; 8.333  ;
; DPDT_SW[7]  ; VGA_G[2]     ; 8.285  ;        ;        ; 8.285  ;
; DPDT_SW[7]  ; VGA_G[3]     ; 8.305  ;        ;        ; 8.305  ;
; DPDT_SW[7]  ; VGA_G[4]     ; 8.405  ;        ;        ; 8.405  ;
; DPDT_SW[7]  ; VGA_G[5]     ; 8.315  ;        ;        ; 8.315  ;
; DPDT_SW[7]  ; VGA_G[6]     ; 7.912  ;        ;        ; 7.912  ;
; DPDT_SW[7]  ; VGA_G[7]     ; 7.939  ;        ;        ; 7.939  ;
; DPDT_SW[7]  ; VGA_G[8]     ; 7.926  ;        ;        ; 7.926  ;
; DPDT_SW[7]  ; VGA_G[9]     ; 7.932  ;        ;        ; 7.932  ;
; DPDT_SW[7]  ; VGA_R[0]     ; 12.156 ;        ;        ; 12.156 ;
; DPDT_SW[7]  ; VGA_R[1]     ; 11.451 ;        ;        ; 11.451 ;
; DPDT_SW[7]  ; VGA_R[2]     ; 11.989 ;        ;        ; 11.989 ;
; DPDT_SW[7]  ; VGA_R[3]     ; 11.900 ;        ;        ; 11.900 ;
; DPDT_SW[7]  ; VGA_R[4]     ; 11.185 ;        ;        ; 11.185 ;
; DPDT_SW[7]  ; VGA_R[5]     ; 11.925 ;        ;        ; 11.925 ;
; DPDT_SW[7]  ; VGA_R[6]     ; 11.467 ;        ;        ; 11.467 ;
; DPDT_SW[7]  ; VGA_R[7]     ; 11.547 ;        ;        ; 11.547 ;
; DPDT_SW[7]  ; VGA_R[8]     ; 11.453 ;        ;        ; 11.453 ;
; DPDT_SW[7]  ; VGA_R[9]     ; 11.526 ;        ;        ; 11.526 ;
; DPDT_SW[8]  ; VGA_B[0]     ; 12.419 ;        ;        ; 12.419 ;
; DPDT_SW[8]  ; VGA_B[1]     ; 12.785 ;        ;        ; 12.785 ;
; DPDT_SW[8]  ; VGA_B[2]     ; 12.066 ;        ;        ; 12.066 ;
; DPDT_SW[8]  ; VGA_B[3]     ; 12.009 ;        ;        ; 12.009 ;
; DPDT_SW[8]  ; VGA_B[4]     ; 12.107 ;        ;        ; 12.107 ;
; DPDT_SW[8]  ; VGA_B[5]     ; 12.095 ;        ;        ; 12.095 ;
; DPDT_SW[8]  ; VGA_B[6]     ; 12.060 ;        ;        ; 12.060 ;
; DPDT_SW[8]  ; VGA_B[7]     ; 12.360 ;        ;        ; 12.360 ;
; DPDT_SW[8]  ; VGA_B[8]     ; 12.046 ;        ;        ; 12.046 ;
; DPDT_SW[8]  ; VGA_B[9]     ; 12.045 ;        ;        ; 12.045 ;
; DPDT_SW[8]  ; VGA_G[0]     ;        ; 12.696 ; 12.696 ;        ;
; DPDT_SW[8]  ; VGA_G[1]     ;        ; 12.840 ; 12.840 ;        ;
; DPDT_SW[8]  ; VGA_G[2]     ;        ; 12.766 ; 12.766 ;        ;
; DPDT_SW[8]  ; VGA_G[3]     ;        ; 12.793 ; 12.793 ;        ;
; DPDT_SW[8]  ; VGA_G[4]     ;        ; 12.912 ; 12.912 ;        ;
; DPDT_SW[8]  ; VGA_G[5]     ;        ; 12.808 ; 12.808 ;        ;
; DPDT_SW[8]  ; VGA_G[6]     ;        ; 12.405 ; 12.405 ;        ;
; DPDT_SW[8]  ; VGA_G[7]     ;        ; 12.441 ; 12.441 ;        ;
; DPDT_SW[8]  ; VGA_G[8]     ;        ; 12.433 ; 12.433 ;        ;
; DPDT_SW[8]  ; VGA_G[9]     ;        ; 12.439 ; 12.439 ;        ;
; DPDT_SW[8]  ; VGA_R[0]     ;        ; 13.585 ; 13.585 ;        ;
; DPDT_SW[8]  ; VGA_R[1]     ;        ; 12.767 ; 12.767 ;        ;
; DPDT_SW[8]  ; VGA_R[2]     ;        ; 13.289 ; 13.289 ;        ;
; DPDT_SW[8]  ; VGA_R[3]     ;        ; 13.338 ; 13.338 ;        ;
; DPDT_SW[8]  ; VGA_R[4]     ;        ; 12.621 ; 12.621 ;        ;
; DPDT_SW[8]  ; VGA_R[5]     ;        ; 13.347 ; 13.347 ;        ;
; DPDT_SW[8]  ; VGA_R[6]     ;        ; 12.890 ; 12.890 ;        ;
; DPDT_SW[8]  ; VGA_R[7]     ;        ; 12.868 ; 12.868 ;        ;
; DPDT_SW[8]  ; VGA_R[8]     ;        ; 12.878 ; 12.878 ;        ;
; DPDT_SW[8]  ; VGA_R[9]     ;        ; 12.843 ; 12.843 ;        ;
; DPDT_SW[9]  ; VGA_B[0]     ; 12.545 ;        ;        ; 12.545 ;
; DPDT_SW[9]  ; VGA_B[1]     ; 12.911 ;        ;        ; 12.911 ;
; DPDT_SW[9]  ; VGA_B[2]     ; 12.192 ;        ;        ; 12.192 ;
; DPDT_SW[9]  ; VGA_B[3]     ; 12.135 ;        ;        ; 12.135 ;
; DPDT_SW[9]  ; VGA_B[4]     ; 12.233 ;        ;        ; 12.233 ;
; DPDT_SW[9]  ; VGA_B[5]     ; 12.221 ;        ;        ; 12.221 ;
; DPDT_SW[9]  ; VGA_B[6]     ; 12.186 ;        ;        ; 12.186 ;
; DPDT_SW[9]  ; VGA_B[7]     ; 12.486 ;        ;        ; 12.486 ;
; DPDT_SW[9]  ; VGA_B[8]     ; 12.172 ;        ;        ; 12.172 ;
; DPDT_SW[9]  ; VGA_B[9]     ; 12.171 ;        ;        ; 12.171 ;
; DPDT_SW[9]  ; VGA_G[0]     ;        ; 12.822 ; 12.822 ;        ;
; DPDT_SW[9]  ; VGA_G[1]     ;        ; 12.966 ; 12.966 ;        ;
; DPDT_SW[9]  ; VGA_G[2]     ;        ; 12.892 ; 12.892 ;        ;
; DPDT_SW[9]  ; VGA_G[3]     ;        ; 12.919 ; 12.919 ;        ;
; DPDT_SW[9]  ; VGA_G[4]     ;        ; 13.038 ; 13.038 ;        ;
; DPDT_SW[9]  ; VGA_G[5]     ;        ; 12.934 ; 12.934 ;        ;
; DPDT_SW[9]  ; VGA_G[6]     ;        ; 12.531 ; 12.531 ;        ;
; DPDT_SW[9]  ; VGA_G[7]     ;        ; 12.567 ; 12.567 ;        ;
; DPDT_SW[9]  ; VGA_G[8]     ;        ; 12.559 ; 12.559 ;        ;
; DPDT_SW[9]  ; VGA_G[9]     ;        ; 12.565 ; 12.565 ;        ;
; DPDT_SW[9]  ; VGA_R[0]     ;        ; 13.711 ; 13.711 ;        ;
; DPDT_SW[9]  ; VGA_R[1]     ;        ; 12.893 ; 12.893 ;        ;
; DPDT_SW[9]  ; VGA_R[2]     ;        ; 13.415 ; 13.415 ;        ;
; DPDT_SW[9]  ; VGA_R[3]     ;        ; 13.464 ; 13.464 ;        ;
; DPDT_SW[9]  ; VGA_R[4]     ;        ; 12.747 ; 12.747 ;        ;
; DPDT_SW[9]  ; VGA_R[5]     ;        ; 13.473 ; 13.473 ;        ;
; DPDT_SW[9]  ; VGA_R[6]     ;        ; 13.016 ; 13.016 ;        ;
; DPDT_SW[9]  ; VGA_R[7]     ;        ; 12.994 ; 12.994 ;        ;
; DPDT_SW[9]  ; VGA_R[8]     ;        ; 13.004 ; 13.004 ;        ;
; DPDT_SW[9]  ; VGA_R[9]     ;        ; 12.969 ; 12.969 ;        ;
; DPDT_SW[10] ; VGA_B[0]     ; 12.610 ;        ;        ; 12.610 ;
; DPDT_SW[10] ; VGA_B[1]     ; 12.976 ;        ;        ; 12.976 ;
; DPDT_SW[10] ; VGA_B[2]     ; 12.257 ;        ;        ; 12.257 ;
; DPDT_SW[10] ; VGA_B[3]     ; 12.200 ;        ;        ; 12.200 ;
; DPDT_SW[10] ; VGA_B[4]     ; 12.298 ;        ;        ; 12.298 ;
; DPDT_SW[10] ; VGA_B[5]     ; 12.286 ;        ;        ; 12.286 ;
; DPDT_SW[10] ; VGA_B[6]     ; 12.251 ;        ;        ; 12.251 ;
; DPDT_SW[10] ; VGA_B[7]     ; 12.551 ;        ;        ; 12.551 ;
; DPDT_SW[10] ; VGA_B[8]     ; 12.237 ;        ;        ; 12.237 ;
; DPDT_SW[10] ; VGA_B[9]     ; 12.236 ;        ;        ; 12.236 ;
; DPDT_SW[10] ; VGA_G[0]     ;        ; 12.887 ; 12.887 ;        ;
; DPDT_SW[10] ; VGA_G[1]     ;        ; 13.031 ; 13.031 ;        ;
; DPDT_SW[10] ; VGA_G[2]     ;        ; 12.957 ; 12.957 ;        ;
; DPDT_SW[10] ; VGA_G[3]     ;        ; 12.984 ; 12.984 ;        ;
; DPDT_SW[10] ; VGA_G[4]     ;        ; 13.103 ; 13.103 ;        ;
; DPDT_SW[10] ; VGA_G[5]     ;        ; 12.999 ; 12.999 ;        ;
; DPDT_SW[10] ; VGA_G[6]     ;        ; 12.596 ; 12.596 ;        ;
; DPDT_SW[10] ; VGA_G[7]     ;        ; 12.632 ; 12.632 ;        ;
; DPDT_SW[10] ; VGA_G[8]     ;        ; 12.624 ; 12.624 ;        ;
; DPDT_SW[10] ; VGA_G[9]     ;        ; 12.630 ; 12.630 ;        ;
; DPDT_SW[10] ; VGA_R[0]     ;        ; 13.776 ; 13.776 ;        ;
; DPDT_SW[10] ; VGA_R[1]     ;        ; 12.958 ; 12.958 ;        ;
; DPDT_SW[10] ; VGA_R[2]     ;        ; 13.480 ; 13.480 ;        ;
; DPDT_SW[10] ; VGA_R[3]     ;        ; 13.529 ; 13.529 ;        ;
; DPDT_SW[10] ; VGA_R[4]     ;        ; 12.812 ; 12.812 ;        ;
; DPDT_SW[10] ; VGA_R[5]     ;        ; 13.538 ; 13.538 ;        ;
; DPDT_SW[10] ; VGA_R[6]     ;        ; 13.081 ; 13.081 ;        ;
; DPDT_SW[10] ; VGA_R[7]     ;        ; 13.059 ; 13.059 ;        ;
; DPDT_SW[10] ; VGA_R[8]     ;        ; 13.069 ; 13.069 ;        ;
; DPDT_SW[10] ; VGA_R[9]     ;        ; 13.034 ; 13.034 ;        ;
; DPDT_SW[11] ; VGA_B[0]     ; 14.153 ; 12.568 ; 12.568 ; 14.153 ;
; DPDT_SW[11] ; VGA_B[1]     ; 14.519 ; 12.934 ; 12.934 ; 14.519 ;
; DPDT_SW[11] ; VGA_B[2]     ; 13.800 ; 12.215 ; 12.215 ; 13.800 ;
; DPDT_SW[11] ; VGA_B[3]     ; 13.743 ; 12.158 ; 12.158 ; 13.743 ;
; DPDT_SW[11] ; VGA_B[4]     ; 13.841 ; 12.256 ; 12.256 ; 13.841 ;
; DPDT_SW[11] ; VGA_B[5]     ; 13.829 ; 12.244 ; 12.244 ; 13.829 ;
; DPDT_SW[11] ; VGA_B[6]     ; 13.794 ; 12.209 ; 12.209 ; 13.794 ;
; DPDT_SW[11] ; VGA_B[7]     ; 14.094 ; 12.509 ; 12.509 ; 14.094 ;
; DPDT_SW[11] ; VGA_B[8]     ; 13.780 ; 12.195 ; 12.195 ; 13.780 ;
; DPDT_SW[11] ; VGA_B[9]     ; 13.779 ; 12.194 ; 12.194 ; 13.779 ;
; DPDT_SW[11] ; VGA_G[0]     ; 12.845 ; 14.430 ; 14.430 ; 12.845 ;
; DPDT_SW[11] ; VGA_G[1]     ; 12.989 ; 14.574 ; 14.574 ; 12.989 ;
; DPDT_SW[11] ; VGA_G[2]     ; 12.915 ; 14.500 ; 14.500 ; 12.915 ;
; DPDT_SW[11] ; VGA_G[3]     ; 12.942 ; 14.527 ; 14.527 ; 12.942 ;
; DPDT_SW[11] ; VGA_G[4]     ; 13.061 ; 14.646 ; 14.646 ; 13.061 ;
; DPDT_SW[11] ; VGA_G[5]     ; 12.957 ; 14.542 ; 14.542 ; 12.957 ;
; DPDT_SW[11] ; VGA_G[6]     ; 12.554 ; 14.139 ; 14.139 ; 12.554 ;
; DPDT_SW[11] ; VGA_G[7]     ; 12.590 ; 14.175 ; 14.175 ; 12.590 ;
; DPDT_SW[11] ; VGA_G[8]     ; 12.582 ; 14.167 ; 14.167 ; 12.582 ;
; DPDT_SW[11] ; VGA_G[9]     ; 12.588 ; 14.173 ; 14.173 ; 12.588 ;
; DPDT_SW[11] ; VGA_R[0]     ; 13.124 ; 14.476 ; 14.476 ; 13.124 ;
; DPDT_SW[11] ; VGA_R[1]     ; 12.306 ; 13.926 ; 13.926 ; 12.306 ;
; DPDT_SW[11] ; VGA_R[2]     ; 12.828 ; 14.459 ; 14.459 ; 12.828 ;
; DPDT_SW[11] ; VGA_R[3]     ; 12.877 ; 14.222 ; 14.222 ; 12.877 ;
; DPDT_SW[11] ; VGA_R[4]     ; 12.160 ; 13.505 ; 13.505 ; 12.160 ;
; DPDT_SW[11] ; VGA_R[5]     ; 12.886 ; 14.244 ; 14.244 ; 12.886 ;
; DPDT_SW[11] ; VGA_R[6]     ; 12.429 ; 13.787 ; 13.787 ; 12.429 ;
; DPDT_SW[11] ; VGA_R[7]     ; 12.407 ; 14.021 ; 14.021 ; 12.407 ;
; DPDT_SW[11] ; VGA_R[8]     ; 12.417 ; 13.773 ; 13.773 ; 12.417 ;
; DPDT_SW[11] ; VGA_R[9]     ; 12.382 ; 13.999 ; 13.999 ; 12.382 ;
; DPDT_SW[12] ; VGA_B[0]     ; 14.364 ; 12.642 ; 12.642 ; 14.364 ;
; DPDT_SW[12] ; VGA_B[1]     ; 14.730 ; 13.008 ; 13.008 ; 14.730 ;
; DPDT_SW[12] ; VGA_B[2]     ; 14.011 ; 12.289 ; 12.289 ; 14.011 ;
; DPDT_SW[12] ; VGA_B[3]     ; 13.954 ; 12.232 ; 12.232 ; 13.954 ;
; DPDT_SW[12] ; VGA_B[4]     ; 14.052 ; 12.330 ; 12.330 ; 14.052 ;
; DPDT_SW[12] ; VGA_B[5]     ; 14.040 ; 12.318 ; 12.318 ; 14.040 ;
; DPDT_SW[12] ; VGA_B[6]     ; 14.005 ; 12.283 ; 12.283 ; 14.005 ;
; DPDT_SW[12] ; VGA_B[7]     ; 14.305 ; 12.583 ; 12.583 ; 14.305 ;
; DPDT_SW[12] ; VGA_B[8]     ; 13.991 ; 12.269 ; 12.269 ; 13.991 ;
; DPDT_SW[12] ; VGA_B[9]     ; 13.990 ; 12.268 ; 12.268 ; 13.990 ;
; DPDT_SW[12] ; VGA_G[0]     ; 12.919 ; 14.641 ; 14.641 ; 12.919 ;
; DPDT_SW[12] ; VGA_G[1]     ; 13.063 ; 14.785 ; 14.785 ; 13.063 ;
; DPDT_SW[12] ; VGA_G[2]     ; 12.989 ; 14.711 ; 14.711 ; 12.989 ;
; DPDT_SW[12] ; VGA_G[3]     ; 13.016 ; 14.738 ; 14.738 ; 13.016 ;
; DPDT_SW[12] ; VGA_G[4]     ; 13.135 ; 14.857 ; 14.857 ; 13.135 ;
; DPDT_SW[12] ; VGA_G[5]     ; 13.031 ; 14.753 ; 14.753 ; 13.031 ;
; DPDT_SW[12] ; VGA_G[6]     ; 12.628 ; 14.350 ; 14.350 ; 12.628 ;
; DPDT_SW[12] ; VGA_G[7]     ; 12.664 ; 14.386 ; 14.386 ; 12.664 ;
; DPDT_SW[12] ; VGA_G[8]     ; 12.656 ; 14.378 ; 14.378 ; 12.656 ;
; DPDT_SW[12] ; VGA_G[9]     ; 12.662 ; 14.384 ; 14.384 ; 12.662 ;
; DPDT_SW[12] ; VGA_R[0]     ; 14.107 ; 14.687 ; 14.687 ; 14.107 ;
; DPDT_SW[12] ; VGA_R[1]     ; 13.289 ; 14.137 ; 14.137 ; 13.289 ;
; DPDT_SW[12] ; VGA_R[2]     ; 13.811 ; 14.670 ; 14.670 ; 13.811 ;
; DPDT_SW[12] ; VGA_R[3]     ; 13.860 ; 14.433 ; 14.433 ; 13.860 ;
; DPDT_SW[12] ; VGA_R[4]     ; 13.143 ; 13.716 ; 13.716 ; 13.143 ;
; DPDT_SW[12] ; VGA_R[5]     ; 13.869 ; 14.455 ; 14.455 ; 13.869 ;
; DPDT_SW[12] ; VGA_R[6]     ; 13.412 ; 13.998 ; 13.998 ; 13.412 ;
; DPDT_SW[12] ; VGA_R[7]     ; 13.390 ; 14.232 ; 14.232 ; 13.390 ;
; DPDT_SW[12] ; VGA_R[8]     ; 13.400 ; 13.984 ; 13.984 ; 13.400 ;
; DPDT_SW[12] ; VGA_R[9]     ; 13.365 ; 14.210 ; 14.210 ; 13.365 ;
; DPDT_SW[13] ; VGA_B[0]     ;        ; 24.631 ; 24.631 ;        ;
; DPDT_SW[13] ; VGA_B[1]     ;        ; 24.487 ; 24.487 ;        ;
; DPDT_SW[13] ; VGA_B[2]     ;        ; 24.146 ; 24.146 ;        ;
; DPDT_SW[13] ; VGA_B[3]     ;        ; 24.213 ; 24.213 ;        ;
; DPDT_SW[13] ; VGA_B[4]     ;        ; 24.328 ; 24.328 ;        ;
; DPDT_SW[13] ; VGA_B[5]     ;        ; 24.272 ; 24.272 ;        ;
; DPDT_SW[13] ; VGA_B[6]     ;        ; 23.843 ; 23.843 ;        ;
; DPDT_SW[13] ; VGA_B[7]     ;        ; 23.941 ; 23.941 ;        ;
; DPDT_SW[13] ; VGA_B[8]     ;        ; 24.265 ; 24.265 ;        ;
; DPDT_SW[13] ; VGA_B[9]     ;        ; 23.437 ; 23.437 ;        ;
; DPDT_SW[13] ; VGA_G[0]     ;        ; 25.023 ; 25.023 ;        ;
; DPDT_SW[13] ; VGA_G[1]     ;        ; 26.094 ; 26.094 ;        ;
; DPDT_SW[13] ; VGA_G[2]     ;        ; 25.469 ; 25.469 ;        ;
; DPDT_SW[13] ; VGA_G[3]     ;        ; 26.107 ; 26.107 ;        ;
; DPDT_SW[13] ; VGA_G[4]     ;        ; 25.867 ; 25.867 ;        ;
; DPDT_SW[13] ; VGA_G[5]     ;        ; 25.994 ; 25.994 ;        ;
; DPDT_SW[13] ; VGA_G[6]     ;        ; 24.540 ; 24.540 ;        ;
; DPDT_SW[13] ; VGA_G[7]     ;        ; 24.418 ; 24.418 ;        ;
; DPDT_SW[13] ; VGA_G[8]     ;        ; 24.565 ; 24.565 ;        ;
; DPDT_SW[13] ; VGA_G[9]     ;        ; 24.814 ; 24.814 ;        ;
; DPDT_SW[13] ; VGA_R[0]     ;        ; 25.750 ; 25.750 ;        ;
; DPDT_SW[13] ; VGA_R[1]     ;        ; 24.689 ; 24.689 ;        ;
; DPDT_SW[13] ; VGA_R[2]     ;        ; 25.518 ; 25.518 ;        ;
; DPDT_SW[13] ; VGA_R[3]     ;        ; 25.199 ; 25.199 ;        ;
; DPDT_SW[13] ; VGA_R[4]     ;        ; 24.487 ; 24.487 ;        ;
; DPDT_SW[13] ; VGA_R[5]     ;        ; 25.221 ; 25.221 ;        ;
; DPDT_SW[13] ; VGA_R[6]     ;        ; 25.052 ; 25.052 ;        ;
; DPDT_SW[13] ; VGA_R[7]     ;        ; 25.098 ; 25.098 ;        ;
; DPDT_SW[13] ; VGA_R[8]     ;        ; 25.046 ; 25.046 ;        ;
; DPDT_SW[13] ; VGA_R[9]     ;        ; 25.079 ; 25.079 ;        ;
; DPDT_SW[14] ; VGA_B[0]     ;        ; 23.238 ; 23.238 ;        ;
; DPDT_SW[14] ; VGA_B[1]     ;        ; 23.094 ; 23.094 ;        ;
; DPDT_SW[14] ; VGA_B[2]     ;        ; 22.753 ; 22.753 ;        ;
; DPDT_SW[14] ; VGA_B[3]     ;        ; 22.820 ; 22.820 ;        ;
; DPDT_SW[14] ; VGA_B[4]     ;        ; 22.935 ; 22.935 ;        ;
; DPDT_SW[14] ; VGA_B[5]     ;        ; 22.879 ; 22.879 ;        ;
; DPDT_SW[14] ; VGA_B[6]     ;        ; 22.450 ; 22.450 ;        ;
; DPDT_SW[14] ; VGA_B[7]     ;        ; 22.548 ; 22.548 ;        ;
; DPDT_SW[14] ; VGA_B[8]     ;        ; 22.872 ; 22.872 ;        ;
; DPDT_SW[14] ; VGA_B[9]     ;        ; 22.044 ; 22.044 ;        ;
; DPDT_SW[14] ; VGA_G[0]     ;        ; 23.630 ; 23.630 ;        ;
; DPDT_SW[14] ; VGA_G[1]     ;        ; 24.701 ; 24.701 ;        ;
; DPDT_SW[14] ; VGA_G[2]     ;        ; 24.076 ; 24.076 ;        ;
; DPDT_SW[14] ; VGA_G[3]     ;        ; 24.714 ; 24.714 ;        ;
; DPDT_SW[14] ; VGA_G[4]     ;        ; 24.474 ; 24.474 ;        ;
; DPDT_SW[14] ; VGA_G[5]     ;        ; 24.601 ; 24.601 ;        ;
; DPDT_SW[14] ; VGA_G[6]     ;        ; 23.147 ; 23.147 ;        ;
; DPDT_SW[14] ; VGA_G[7]     ;        ; 23.025 ; 23.025 ;        ;
; DPDT_SW[14] ; VGA_G[8]     ;        ; 23.172 ; 23.172 ;        ;
; DPDT_SW[14] ; VGA_G[9]     ;        ; 23.421 ; 23.421 ;        ;
; DPDT_SW[14] ; VGA_R[0]     ;        ; 24.357 ; 24.357 ;        ;
; DPDT_SW[14] ; VGA_R[1]     ;        ; 23.296 ; 23.296 ;        ;
; DPDT_SW[14] ; VGA_R[2]     ;        ; 24.125 ; 24.125 ;        ;
; DPDT_SW[14] ; VGA_R[3]     ;        ; 23.806 ; 23.806 ;        ;
; DPDT_SW[14] ; VGA_R[4]     ;        ; 23.094 ; 23.094 ;        ;
; DPDT_SW[14] ; VGA_R[5]     ;        ; 23.828 ; 23.828 ;        ;
; DPDT_SW[14] ; VGA_R[6]     ;        ; 23.659 ; 23.659 ;        ;
; DPDT_SW[14] ; VGA_R[7]     ;        ; 23.705 ; 23.705 ;        ;
; DPDT_SW[14] ; VGA_R[8]     ;        ; 23.653 ; 23.653 ;        ;
; DPDT_SW[14] ; VGA_R[9]     ;        ; 23.686 ; 23.686 ;        ;
; DPDT_SW[15] ; VGA_B[0]     ;        ; 20.998 ; 20.998 ;        ;
; DPDT_SW[15] ; VGA_B[1]     ;        ; 20.854 ; 20.854 ;        ;
; DPDT_SW[15] ; VGA_B[2]     ;        ; 20.513 ; 20.513 ;        ;
; DPDT_SW[15] ; VGA_B[3]     ;        ; 20.580 ; 20.580 ;        ;
; DPDT_SW[15] ; VGA_B[4]     ;        ; 20.695 ; 20.695 ;        ;
; DPDT_SW[15] ; VGA_B[5]     ;        ; 20.639 ; 20.639 ;        ;
; DPDT_SW[15] ; VGA_B[6]     ;        ; 20.210 ; 20.210 ;        ;
; DPDT_SW[15] ; VGA_B[7]     ;        ; 20.308 ; 20.308 ;        ;
; DPDT_SW[15] ; VGA_B[8]     ;        ; 20.632 ; 20.632 ;        ;
; DPDT_SW[15] ; VGA_B[9]     ;        ; 19.804 ; 19.804 ;        ;
; DPDT_SW[15] ; VGA_G[0]     ;        ; 21.619 ; 21.619 ;        ;
; DPDT_SW[15] ; VGA_G[1]     ;        ; 22.690 ; 22.690 ;        ;
; DPDT_SW[15] ; VGA_G[2]     ;        ; 22.065 ; 22.065 ;        ;
; DPDT_SW[15] ; VGA_G[3]     ;        ; 22.703 ; 22.703 ;        ;
; DPDT_SW[15] ; VGA_G[4]     ;        ; 22.463 ; 22.463 ;        ;
; DPDT_SW[15] ; VGA_G[5]     ;        ; 22.590 ; 22.590 ;        ;
; DPDT_SW[15] ; VGA_G[6]     ;        ; 21.136 ; 21.136 ;        ;
; DPDT_SW[15] ; VGA_G[7]     ;        ; 21.014 ; 21.014 ;        ;
; DPDT_SW[15] ; VGA_G[8]     ;        ; 21.161 ; 21.161 ;        ;
; DPDT_SW[15] ; VGA_G[9]     ;        ; 21.410 ; 21.410 ;        ;
; DPDT_SW[15] ; VGA_R[0]     ;        ; 22.346 ; 22.346 ;        ;
; DPDT_SW[15] ; VGA_R[1]     ;        ; 21.285 ; 21.285 ;        ;
; DPDT_SW[15] ; VGA_R[2]     ;        ; 22.114 ; 22.114 ;        ;
; DPDT_SW[15] ; VGA_R[3]     ;        ; 21.795 ; 21.795 ;        ;
; DPDT_SW[15] ; VGA_R[4]     ;        ; 21.083 ; 21.083 ;        ;
; DPDT_SW[15] ; VGA_R[5]     ;        ; 21.817 ; 21.817 ;        ;
; DPDT_SW[15] ; VGA_R[6]     ;        ; 21.648 ; 21.648 ;        ;
; DPDT_SW[15] ; VGA_R[7]     ;        ; 21.694 ; 21.694 ;        ;
; DPDT_SW[15] ; VGA_R[8]     ;        ; 21.642 ; 21.642 ;        ;
; DPDT_SW[15] ; VGA_R[9]     ;        ; 21.675 ; 21.675 ;        ;
; DPDT_SW[16] ; VGA_B[0]     ;        ; 20.805 ; 20.805 ;        ;
; DPDT_SW[16] ; VGA_B[1]     ;        ; 20.661 ; 20.661 ;        ;
; DPDT_SW[16] ; VGA_B[2]     ;        ; 20.320 ; 20.320 ;        ;
; DPDT_SW[16] ; VGA_B[3]     ;        ; 20.387 ; 20.387 ;        ;
; DPDT_SW[16] ; VGA_B[4]     ;        ; 20.502 ; 20.502 ;        ;
; DPDT_SW[16] ; VGA_B[5]     ;        ; 20.446 ; 20.446 ;        ;
; DPDT_SW[16] ; VGA_B[6]     ;        ; 20.017 ; 20.017 ;        ;
; DPDT_SW[16] ; VGA_B[7]     ;        ; 20.115 ; 20.115 ;        ;
; DPDT_SW[16] ; VGA_B[8]     ;        ; 20.439 ; 20.439 ;        ;
; DPDT_SW[16] ; VGA_B[9]     ;        ; 19.611 ; 19.611 ;        ;
; DPDT_SW[16] ; VGA_G[0]     ;        ; 21.456 ; 21.456 ;        ;
; DPDT_SW[16] ; VGA_G[1]     ;        ; 22.527 ; 22.527 ;        ;
; DPDT_SW[16] ; VGA_G[2]     ;        ; 21.902 ; 21.902 ;        ;
; DPDT_SW[16] ; VGA_G[3]     ;        ; 22.540 ; 22.540 ;        ;
; DPDT_SW[16] ; VGA_G[4]     ;        ; 22.300 ; 22.300 ;        ;
; DPDT_SW[16] ; VGA_G[5]     ;        ; 22.427 ; 22.427 ;        ;
; DPDT_SW[16] ; VGA_G[6]     ;        ; 20.973 ; 20.973 ;        ;
; DPDT_SW[16] ; VGA_G[7]     ;        ; 20.851 ; 20.851 ;        ;
; DPDT_SW[16] ; VGA_G[8]     ;        ; 20.998 ; 20.998 ;        ;
; DPDT_SW[16] ; VGA_G[9]     ;        ; 21.247 ; 21.247 ;        ;
; DPDT_SW[16] ; VGA_R[0]     ;        ; 22.183 ; 22.183 ;        ;
; DPDT_SW[16] ; VGA_R[1]     ;        ; 21.122 ; 21.122 ;        ;
; DPDT_SW[16] ; VGA_R[2]     ;        ; 21.951 ; 21.951 ;        ;
; DPDT_SW[16] ; VGA_R[3]     ;        ; 21.632 ; 21.632 ;        ;
; DPDT_SW[16] ; VGA_R[4]     ;        ; 20.920 ; 20.920 ;        ;
; DPDT_SW[16] ; VGA_R[5]     ;        ; 21.654 ; 21.654 ;        ;
; DPDT_SW[16] ; VGA_R[6]     ;        ; 21.485 ; 21.485 ;        ;
; DPDT_SW[16] ; VGA_R[7]     ;        ; 21.531 ; 21.531 ;        ;
; DPDT_SW[16] ; VGA_R[8]     ;        ; 21.479 ; 21.479 ;        ;
; DPDT_SW[16] ; VGA_R[9]     ;        ; 21.512 ; 21.512 ;        ;
; DPDT_SW[17] ; VGA_B[0]     ;        ; 19.519 ; 19.519 ;        ;
; DPDT_SW[17] ; VGA_B[1]     ;        ; 19.375 ; 19.375 ;        ;
; DPDT_SW[17] ; VGA_B[2]     ;        ; 19.034 ; 19.034 ;        ;
; DPDT_SW[17] ; VGA_B[3]     ;        ; 19.101 ; 19.101 ;        ;
; DPDT_SW[17] ; VGA_B[4]     ;        ; 19.216 ; 19.216 ;        ;
; DPDT_SW[17] ; VGA_B[5]     ;        ; 19.160 ; 19.160 ;        ;
; DPDT_SW[17] ; VGA_B[6]     ;        ; 18.731 ; 18.731 ;        ;
; DPDT_SW[17] ; VGA_B[7]     ;        ; 18.829 ; 18.829 ;        ;
; DPDT_SW[17] ; VGA_B[8]     ;        ; 19.153 ; 19.153 ;        ;
; DPDT_SW[17] ; VGA_B[9]     ;        ; 18.325 ; 18.325 ;        ;
; DPDT_SW[17] ; VGA_G[0]     ;        ; 20.556 ; 20.556 ;        ;
; DPDT_SW[17] ; VGA_G[1]     ;        ; 21.627 ; 21.627 ;        ;
; DPDT_SW[17] ; VGA_G[2]     ;        ; 21.002 ; 21.002 ;        ;
; DPDT_SW[17] ; VGA_G[3]     ;        ; 21.640 ; 21.640 ;        ;
; DPDT_SW[17] ; VGA_G[4]     ;        ; 21.400 ; 21.400 ;        ;
; DPDT_SW[17] ; VGA_G[5]     ;        ; 21.527 ; 21.527 ;        ;
; DPDT_SW[17] ; VGA_G[6]     ;        ; 20.073 ; 20.073 ;        ;
; DPDT_SW[17] ; VGA_G[7]     ;        ; 19.951 ; 19.951 ;        ;
; DPDT_SW[17] ; VGA_G[8]     ;        ; 20.098 ; 20.098 ;        ;
; DPDT_SW[17] ; VGA_G[9]     ;        ; 20.347 ; 20.347 ;        ;
; DPDT_SW[17] ; VGA_R[0]     ;        ; 21.283 ; 21.283 ;        ;
; DPDT_SW[17] ; VGA_R[1]     ;        ; 20.222 ; 20.222 ;        ;
; DPDT_SW[17] ; VGA_R[2]     ;        ; 21.051 ; 21.051 ;        ;
; DPDT_SW[17] ; VGA_R[3]     ;        ; 20.732 ; 20.732 ;        ;
; DPDT_SW[17] ; VGA_R[4]     ;        ; 20.020 ; 20.020 ;        ;
; DPDT_SW[17] ; VGA_R[5]     ;        ; 20.754 ; 20.754 ;        ;
; DPDT_SW[17] ; VGA_R[6]     ;        ; 20.585 ; 20.585 ;        ;
; DPDT_SW[17] ; VGA_R[7]     ;        ; 20.631 ; 20.631 ;        ;
; DPDT_SW[17] ; VGA_R[8]     ;        ; 20.579 ; 20.579 ;        ;
; DPDT_SW[17] ; VGA_R[9]     ;        ; 20.612 ; 20.612 ;        ;
; KEY[0]      ; LED_GREEN[0] ;        ; 12.445 ; 12.445 ;        ;
; KEY[0]      ; LED_GREEN[1] ;        ; 12.445 ; 12.445 ;        ;
; KEY[1]      ; LED_GREEN[2] ;        ; 11.357 ; 11.357 ;        ;
; KEY[1]      ; LED_GREEN[3] ;        ; 11.357 ; 11.357 ;        ;
; KEY[2]      ; LED_GREEN[4] ;        ; 10.886 ; 10.886 ;        ;
; KEY[2]      ; LED_GREEN[5] ;        ; 10.876 ; 10.876 ;        ;
; KEY[3]      ; LED_GREEN[6] ;        ; 10.357 ; 10.357 ;        ;
; KEY[3]      ; LED_GREEN[7] ;        ; 10.307 ; 10.307 ;        ;
+-------------+--------------+--------+--------+--------+--------+


+------------------------------------------------------------+
; Minimum Progagation Delay                                  ;
+-------------+--------------+-------+-------+-------+-------+
; Input Port  ; Output Port  ; RR    ; RF    ; FR    ; FF    ;
+-------------+--------------+-------+-------+-------+-------+
; DPDT_SW[0]  ; GPIO_0[26]   ;       ; 2.467 ; 2.467 ;       ;
; DPDT_SW[0]  ; GPIO_0[30]   ;       ; 2.450 ; 2.450 ;       ;
; DPDT_SW[0]  ; GPIO_0[34]   ; 2.300 ;       ;       ; 2.300 ;
; DPDT_SW[1]  ; GPIO_0[32]   ; 2.318 ;       ;       ; 2.318 ;
; DPDT_SW[2]  ; VGA_B[0]     ; 4.586 ; 4.995 ; 4.995 ; 4.586 ;
; DPDT_SW[2]  ; VGA_B[1]     ; 4.575 ; 4.981 ; 4.981 ; 4.575 ;
; DPDT_SW[2]  ; VGA_B[2]     ; 4.558 ; 4.843 ; 4.843 ; 4.558 ;
; DPDT_SW[2]  ; VGA_B[3]     ; 4.435 ; 4.842 ; 4.842 ; 4.435 ;
; DPDT_SW[2]  ; VGA_B[4]     ; 4.533 ; 4.936 ; 4.936 ; 4.533 ;
; DPDT_SW[2]  ; VGA_B[5]     ; 4.637 ; 4.934 ; 4.934 ; 4.637 ;
; DPDT_SW[2]  ; VGA_B[6]     ; 4.473 ; 4.772 ; 4.772 ; 4.473 ;
; DPDT_SW[2]  ; VGA_B[7]     ; 4.517 ; 4.812 ; 4.812 ; 4.517 ;
; DPDT_SW[2]  ; VGA_B[8]     ; 4.462 ; 4.887 ; 4.887 ; 4.462 ;
; DPDT_SW[2]  ; VGA_B[9]     ; 4.273 ; 4.610 ; 4.610 ; 4.273 ;
; DPDT_SW[2]  ; VGA_G[0]     ; 4.420 ; 4.993 ; 4.993 ; 4.420 ;
; DPDT_SW[2]  ; VGA_G[1]     ; 4.580 ; 5.300 ; 5.300 ; 4.580 ;
; DPDT_SW[2]  ; VGA_G[2]     ; 4.445 ; 5.090 ; 5.090 ; 4.445 ;
; DPDT_SW[2]  ; VGA_G[3]     ; 4.655 ; 5.297 ; 5.297 ; 4.655 ;
; DPDT_SW[2]  ; VGA_G[4]     ; 4.754 ; 5.319 ; 5.319 ; 4.754 ;
; DPDT_SW[2]  ; VGA_G[5]     ; 4.510 ; 5.228 ; 5.228 ; 4.510 ;
; DPDT_SW[2]  ; VGA_G[6]     ; 4.482 ; 4.800 ; 4.800 ; 4.482 ;
; DPDT_SW[2]  ; VGA_G[7]     ; 4.421 ; 4.735 ; 4.735 ; 4.421 ;
; DPDT_SW[2]  ; VGA_G[8]     ; 4.505 ; 4.828 ; 4.828 ; 4.505 ;
; DPDT_SW[2]  ; VGA_G[9]     ; 4.509 ; 4.904 ; 4.904 ; 4.509 ;
; DPDT_SW[2]  ; VGA_R[0]     ; 4.724 ; 5.493 ; 5.493 ; 4.724 ;
; DPDT_SW[2]  ; VGA_R[1]     ; 4.546 ; 5.179 ; 5.179 ; 4.546 ;
; DPDT_SW[2]  ; VGA_R[2]     ; 4.674 ; 5.426 ; 5.426 ; 4.674 ;
; DPDT_SW[2]  ; VGA_R[3]     ; 4.645 ; 5.276 ; 5.276 ; 4.645 ;
; DPDT_SW[2]  ; VGA_R[4]     ; 4.378 ; 5.144 ; 5.144 ; 4.378 ;
; DPDT_SW[2]  ; VGA_R[5]     ; 4.529 ; 5.294 ; 5.294 ; 4.529 ;
; DPDT_SW[2]  ; VGA_R[6]     ; 4.492 ; 5.243 ; 5.243 ; 4.492 ;
; DPDT_SW[2]  ; VGA_R[7]     ; 4.500 ; 5.251 ; 5.251 ; 4.500 ;
; DPDT_SW[2]  ; VGA_R[8]     ; 4.512 ; 5.263 ; 5.263 ; 4.512 ;
; DPDT_SW[2]  ; VGA_R[9]     ; 4.478 ; 5.230 ; 5.230 ; 4.478 ;
; DPDT_SW[3]  ; VGA_B[0]     ; 5.319 ; 5.319 ; 5.319 ; 5.319 ;
; DPDT_SW[3]  ; VGA_B[1]     ; 5.305 ; 5.305 ; 5.305 ; 5.305 ;
; DPDT_SW[3]  ; VGA_B[2]     ; 5.167 ; 5.167 ; 5.167 ; 5.167 ;
; DPDT_SW[3]  ; VGA_B[3]     ; 5.166 ; 5.166 ; 5.166 ; 5.166 ;
; DPDT_SW[3]  ; VGA_B[4]     ; 5.260 ; 5.260 ; 5.260 ; 5.260 ;
; DPDT_SW[3]  ; VGA_B[5]     ; 5.258 ; 5.258 ; 5.258 ; 5.258 ;
; DPDT_SW[3]  ; VGA_B[6]     ; 5.096 ; 5.096 ; 5.096 ; 5.096 ;
; DPDT_SW[3]  ; VGA_B[7]     ; 5.136 ; 5.136 ; 5.136 ; 5.136 ;
; DPDT_SW[3]  ; VGA_B[8]     ; 5.211 ; 5.211 ; 5.211 ; 5.211 ;
; DPDT_SW[3]  ; VGA_B[9]     ; 4.934 ; 4.934 ; 4.934 ; 4.934 ;
; DPDT_SW[3]  ; VGA_G[0]     ; 5.087 ; 5.087 ; 5.087 ; 5.087 ;
; DPDT_SW[3]  ; VGA_G[1]     ; 5.394 ; 5.394 ; 5.394 ; 5.394 ;
; DPDT_SW[3]  ; VGA_G[2]     ; 5.184 ; 5.184 ; 5.184 ; 5.184 ;
; DPDT_SW[3]  ; VGA_G[3]     ; 5.391 ; 5.391 ; 5.391 ; 5.391 ;
; DPDT_SW[3]  ; VGA_G[4]     ; 5.413 ; 5.413 ; 5.413 ; 5.413 ;
; DPDT_SW[3]  ; VGA_G[5]     ; 5.322 ; 5.322 ; 5.322 ; 5.322 ;
; DPDT_SW[3]  ; VGA_G[6]     ; 4.894 ; 4.894 ; 4.894 ; 4.894 ;
; DPDT_SW[3]  ; VGA_G[7]     ; 4.829 ; 4.829 ; 4.829 ; 4.829 ;
; DPDT_SW[3]  ; VGA_G[8]     ; 4.922 ; 4.922 ; 4.922 ; 4.922 ;
; DPDT_SW[3]  ; VGA_G[9]     ; 4.998 ; 4.998 ; 4.998 ; 4.998 ;
; DPDT_SW[3]  ; VGA_R[0]     ; 5.631 ; 5.631 ; 5.631 ; 5.631 ;
; DPDT_SW[3]  ; VGA_R[1]     ; 5.317 ; 5.317 ; 5.317 ; 5.317 ;
; DPDT_SW[3]  ; VGA_R[2]     ; 5.564 ; 5.564 ; 5.564 ; 5.564 ;
; DPDT_SW[3]  ; VGA_R[3]     ; 5.414 ; 5.414 ; 5.414 ; 5.414 ;
; DPDT_SW[3]  ; VGA_R[4]     ; 5.282 ; 5.282 ; 5.282 ; 5.282 ;
; DPDT_SW[3]  ; VGA_R[5]     ; 5.432 ; 5.432 ; 5.432 ; 5.432 ;
; DPDT_SW[3]  ; VGA_R[6]     ; 5.381 ; 5.381 ; 5.381 ; 5.381 ;
; DPDT_SW[3]  ; VGA_R[7]     ; 5.389 ; 5.389 ; 5.389 ; 5.389 ;
; DPDT_SW[3]  ; VGA_R[8]     ; 5.401 ; 5.401 ; 5.401 ; 5.401 ;
; DPDT_SW[3]  ; VGA_R[9]     ; 5.368 ; 5.368 ; 5.368 ; 5.368 ;
; DPDT_SW[4]  ; VGA_B[0]     ; 4.599 ; 4.599 ; 4.599 ; 4.599 ;
; DPDT_SW[4]  ; VGA_B[1]     ; 4.585 ; 4.585 ; 4.585 ; 4.585 ;
; DPDT_SW[4]  ; VGA_B[2]     ; 4.447 ; 4.447 ; 4.447 ; 4.447 ;
; DPDT_SW[4]  ; VGA_B[3]     ; 4.446 ; 4.446 ; 4.446 ; 4.446 ;
; DPDT_SW[4]  ; VGA_B[4]     ; 4.540 ; 4.540 ; 4.540 ; 4.540 ;
; DPDT_SW[4]  ; VGA_B[5]     ; 4.538 ; 4.538 ; 4.538 ; 4.538 ;
; DPDT_SW[4]  ; VGA_B[6]     ; 4.376 ; 4.376 ; 4.376 ; 4.376 ;
; DPDT_SW[4]  ; VGA_B[7]     ; 4.416 ; 4.416 ; 4.416 ; 4.416 ;
; DPDT_SW[4]  ; VGA_B[8]     ; 4.491 ; 4.491 ; 4.491 ; 4.491 ;
; DPDT_SW[4]  ; VGA_B[9]     ; 4.214 ; 4.214 ; 4.214 ; 4.214 ;
; DPDT_SW[4]  ; VGA_G[0]     ; 5.126 ; 5.126 ; 5.126 ; 5.126 ;
; DPDT_SW[4]  ; VGA_G[1]     ; 5.433 ; 5.433 ; 5.433 ; 5.433 ;
; DPDT_SW[4]  ; VGA_G[2]     ; 5.223 ; 5.223 ; 5.223 ; 5.223 ;
; DPDT_SW[4]  ; VGA_G[3]     ; 5.430 ; 5.430 ; 5.430 ; 5.430 ;
; DPDT_SW[4]  ; VGA_G[4]     ; 5.452 ; 5.452 ; 5.452 ; 5.452 ;
; DPDT_SW[4]  ; VGA_G[5]     ; 5.361 ; 5.361 ; 5.361 ; 5.361 ;
; DPDT_SW[4]  ; VGA_G[6]     ; 4.933 ; 4.933 ; 4.933 ; 4.933 ;
; DPDT_SW[4]  ; VGA_G[7]     ; 4.868 ; 4.868 ; 4.868 ; 4.868 ;
; DPDT_SW[4]  ; VGA_G[8]     ; 4.961 ; 4.961 ; 4.961 ; 4.961 ;
; DPDT_SW[4]  ; VGA_G[9]     ; 5.037 ; 5.037 ; 5.037 ; 5.037 ;
; DPDT_SW[4]  ; VGA_R[0]     ; 5.378 ; 5.378 ; 5.378 ; 5.378 ;
; DPDT_SW[4]  ; VGA_R[1]     ; 5.064 ; 5.064 ; 5.064 ; 5.064 ;
; DPDT_SW[4]  ; VGA_R[2]     ; 5.311 ; 5.311 ; 5.311 ; 5.311 ;
; DPDT_SW[4]  ; VGA_R[3]     ; 5.161 ; 5.161 ; 5.161 ; 5.161 ;
; DPDT_SW[4]  ; VGA_R[4]     ; 5.029 ; 5.029 ; 5.029 ; 5.029 ;
; DPDT_SW[4]  ; VGA_R[5]     ; 5.179 ; 5.179 ; 5.179 ; 5.179 ;
; DPDT_SW[4]  ; VGA_R[6]     ; 5.128 ; 5.128 ; 5.128 ; 5.128 ;
; DPDT_SW[4]  ; VGA_R[7]     ; 5.136 ; 5.136 ; 5.136 ; 5.136 ;
; DPDT_SW[4]  ; VGA_R[8]     ; 5.148 ; 5.148 ; 5.148 ; 5.148 ;
; DPDT_SW[4]  ; VGA_R[9]     ; 5.115 ; 5.115 ; 5.115 ; 5.115 ;
; DPDT_SW[7]  ; VGA_B[0]     ; 3.653 ;       ;       ; 3.653 ;
; DPDT_SW[7]  ; VGA_B[1]     ; 3.708 ;       ;       ; 3.708 ;
; DPDT_SW[7]  ; VGA_B[2]     ; 3.161 ;       ;       ; 3.161 ;
; DPDT_SW[7]  ; VGA_B[3]     ; 3.497 ;       ;       ; 3.497 ;
; DPDT_SW[7]  ; VGA_B[4]     ; 3.595 ;       ;       ; 3.595 ;
; DPDT_SW[7]  ; VGA_B[5]     ; 3.198 ;       ;       ; 3.198 ;
; DPDT_SW[7]  ; VGA_B[6]     ; 3.545 ;       ;       ; 3.545 ;
; DPDT_SW[7]  ; VGA_B[7]     ; 3.487 ;       ;       ; 3.487 ;
; DPDT_SW[7]  ; VGA_B[8]     ; 3.544 ;       ;       ; 3.544 ;
; DPDT_SW[7]  ; VGA_B[9]     ; 3.159 ;       ;       ; 3.159 ;
; DPDT_SW[7]  ; VGA_G[0]     ; 3.410 ;       ;       ; 3.410 ;
; DPDT_SW[7]  ; VGA_G[1]     ; 3.412 ;       ;       ; 3.412 ;
; DPDT_SW[7]  ; VGA_G[2]     ; 3.381 ;       ;       ; 3.381 ;
; DPDT_SW[7]  ; VGA_G[3]     ; 3.393 ;       ;       ; 3.393 ;
; DPDT_SW[7]  ; VGA_G[4]     ; 3.453 ;       ;       ; 3.453 ;
; DPDT_SW[7]  ; VGA_G[5]     ; 3.403 ;       ;       ; 3.403 ;
; DPDT_SW[7]  ; VGA_G[6]     ; 3.257 ;       ;       ; 3.257 ;
; DPDT_SW[7]  ; VGA_G[7]     ; 3.277 ;       ;       ; 3.277 ;
; DPDT_SW[7]  ; VGA_G[8]     ; 3.274 ;       ;       ; 3.274 ;
; DPDT_SW[7]  ; VGA_G[9]     ; 3.278 ;       ;       ; 3.278 ;
; DPDT_SW[7]  ; VGA_R[0]     ; 4.711 ;       ;       ; 4.711 ;
; DPDT_SW[7]  ; VGA_R[1]     ; 4.469 ;       ;       ; 4.469 ;
; DPDT_SW[7]  ; VGA_R[2]     ; 4.613 ;       ;       ; 4.613 ;
; DPDT_SW[7]  ; VGA_R[3]     ; 4.558 ;       ;       ; 4.558 ;
; DPDT_SW[7]  ; VGA_R[4]     ; 4.424 ;       ;       ; 4.424 ;
; DPDT_SW[7]  ; VGA_R[5]     ; 4.577 ;       ;       ; 4.577 ;
; DPDT_SW[7]  ; VGA_R[6]     ; 4.452 ;       ;       ; 4.452 ;
; DPDT_SW[7]  ; VGA_R[7]     ; 4.453 ;       ;       ; 4.453 ;
; DPDT_SW[7]  ; VGA_R[8]     ; 4.463 ;       ;       ; 4.463 ;
; DPDT_SW[7]  ; VGA_R[9]     ; 4.431 ;       ;       ; 4.431 ;
; DPDT_SW[8]  ; VGA_B[0]     ; 4.601 ;       ;       ; 4.601 ;
; DPDT_SW[8]  ; VGA_B[1]     ; 4.733 ;       ;       ; 4.733 ;
; DPDT_SW[8]  ; VGA_B[2]     ; 4.504 ;       ;       ; 4.504 ;
; DPDT_SW[8]  ; VGA_B[3]     ; 4.459 ;       ;       ; 4.459 ;
; DPDT_SW[8]  ; VGA_B[4]     ; 4.541 ;       ;       ; 4.541 ;
; DPDT_SW[8]  ; VGA_B[5]     ; 4.541 ;       ;       ; 4.541 ;
; DPDT_SW[8]  ; VGA_B[6]     ; 4.503 ;       ;       ; 4.503 ;
; DPDT_SW[8]  ; VGA_B[7]     ; 4.603 ;       ;       ; 4.603 ;
; DPDT_SW[8]  ; VGA_B[8]     ; 4.488 ;       ;       ; 4.488 ;
; DPDT_SW[8]  ; VGA_B[9]     ; 4.491 ;       ;       ; 4.491 ;
; DPDT_SW[8]  ; VGA_G[0]     ;       ; 4.737 ; 4.737 ;       ;
; DPDT_SW[8]  ; VGA_G[1]     ;       ; 4.760 ; 4.760 ;       ;
; DPDT_SW[8]  ; VGA_G[2]     ;       ; 4.702 ; 4.702 ;       ;
; DPDT_SW[8]  ; VGA_G[3]     ;       ; 4.720 ; 4.720 ;       ;
; DPDT_SW[8]  ; VGA_G[4]     ;       ; 4.800 ; 4.800 ;       ;
; DPDT_SW[8]  ; VGA_G[5]     ;       ; 4.735 ; 4.735 ;       ;
; DPDT_SW[8]  ; VGA_G[6]     ;       ; 4.589 ; 4.589 ;       ;
; DPDT_SW[8]  ; VGA_G[7]     ;       ; 4.619 ; 4.619 ;       ;
; DPDT_SW[8]  ; VGA_G[8]     ;       ; 4.622 ; 4.622 ;       ;
; DPDT_SW[8]  ; VGA_G[9]     ;       ; 4.625 ; 4.625 ;       ;
; DPDT_SW[8]  ; VGA_R[0]     ;       ; 5.096 ; 5.096 ;       ;
; DPDT_SW[8]  ; VGA_R[1]     ;       ; 4.794 ; 4.794 ;       ;
; DPDT_SW[8]  ; VGA_R[2]     ;       ; 4.924 ; 4.924 ;       ;
; DPDT_SW[8]  ; VGA_R[3]     ;       ; 4.952 ; 4.952 ;       ;
; DPDT_SW[8]  ; VGA_R[4]     ;       ; 4.812 ; 4.812 ;       ;
; DPDT_SW[8]  ; VGA_R[5]     ;       ; 4.957 ; 4.957 ;       ;
; DPDT_SW[8]  ; VGA_R[6]     ;       ; 4.832 ; 4.832 ;       ;
; DPDT_SW[8]  ; VGA_R[7]     ;       ; 4.783 ; 4.783 ;       ;
; DPDT_SW[8]  ; VGA_R[8]     ;       ; 4.843 ; 4.843 ;       ;
; DPDT_SW[8]  ; VGA_R[9]     ;       ; 4.756 ; 4.756 ;       ;
; DPDT_SW[9]  ; VGA_B[0]     ; 4.660 ;       ;       ; 4.660 ;
; DPDT_SW[9]  ; VGA_B[1]     ; 4.792 ;       ;       ; 4.792 ;
; DPDT_SW[9]  ; VGA_B[2]     ; 4.563 ;       ;       ; 4.563 ;
; DPDT_SW[9]  ; VGA_B[3]     ; 4.518 ;       ;       ; 4.518 ;
; DPDT_SW[9]  ; VGA_B[4]     ; 4.600 ;       ;       ; 4.600 ;
; DPDT_SW[9]  ; VGA_B[5]     ; 4.600 ;       ;       ; 4.600 ;
; DPDT_SW[9]  ; VGA_B[6]     ; 4.562 ;       ;       ; 4.562 ;
; DPDT_SW[9]  ; VGA_B[7]     ; 4.662 ;       ;       ; 4.662 ;
; DPDT_SW[9]  ; VGA_B[8]     ; 4.547 ;       ;       ; 4.547 ;
; DPDT_SW[9]  ; VGA_B[9]     ; 4.550 ;       ;       ; 4.550 ;
; DPDT_SW[9]  ; VGA_G[0]     ;       ; 4.796 ; 4.796 ;       ;
; DPDT_SW[9]  ; VGA_G[1]     ;       ; 4.819 ; 4.819 ;       ;
; DPDT_SW[9]  ; VGA_G[2]     ;       ; 4.761 ; 4.761 ;       ;
; DPDT_SW[9]  ; VGA_G[3]     ;       ; 4.779 ; 4.779 ;       ;
; DPDT_SW[9]  ; VGA_G[4]     ;       ; 4.859 ; 4.859 ;       ;
; DPDT_SW[9]  ; VGA_G[5]     ;       ; 4.794 ; 4.794 ;       ;
; DPDT_SW[9]  ; VGA_G[6]     ;       ; 4.648 ; 4.648 ;       ;
; DPDT_SW[9]  ; VGA_G[7]     ;       ; 4.678 ; 4.678 ;       ;
; DPDT_SW[9]  ; VGA_G[8]     ;       ; 4.681 ; 4.681 ;       ;
; DPDT_SW[9]  ; VGA_G[9]     ;       ; 4.684 ; 4.684 ;       ;
; DPDT_SW[9]  ; VGA_R[0]     ;       ; 5.155 ; 5.155 ;       ;
; DPDT_SW[9]  ; VGA_R[1]     ;       ; 4.853 ; 4.853 ;       ;
; DPDT_SW[9]  ; VGA_R[2]     ;       ; 4.983 ; 4.983 ;       ;
; DPDT_SW[9]  ; VGA_R[3]     ;       ; 5.011 ; 5.011 ;       ;
; DPDT_SW[9]  ; VGA_R[4]     ;       ; 4.871 ; 4.871 ;       ;
; DPDT_SW[9]  ; VGA_R[5]     ;       ; 5.016 ; 5.016 ;       ;
; DPDT_SW[9]  ; VGA_R[6]     ;       ; 4.891 ; 4.891 ;       ;
; DPDT_SW[9]  ; VGA_R[7]     ;       ; 4.842 ; 4.842 ;       ;
; DPDT_SW[9]  ; VGA_R[8]     ;       ; 4.902 ; 4.902 ;       ;
; DPDT_SW[9]  ; VGA_R[9]     ;       ; 4.815 ; 4.815 ;       ;
; DPDT_SW[10] ; VGA_B[0]     ; 4.736 ;       ;       ; 4.736 ;
; DPDT_SW[10] ; VGA_B[1]     ; 4.868 ;       ;       ; 4.868 ;
; DPDT_SW[10] ; VGA_B[2]     ; 4.639 ;       ;       ; 4.639 ;
; DPDT_SW[10] ; VGA_B[3]     ; 4.594 ;       ;       ; 4.594 ;
; DPDT_SW[10] ; VGA_B[4]     ; 4.676 ;       ;       ; 4.676 ;
; DPDT_SW[10] ; VGA_B[5]     ; 4.676 ;       ;       ; 4.676 ;
; DPDT_SW[10] ; VGA_B[6]     ; 4.638 ;       ;       ; 4.638 ;
; DPDT_SW[10] ; VGA_B[7]     ; 4.738 ;       ;       ; 4.738 ;
; DPDT_SW[10] ; VGA_B[8]     ; 4.623 ;       ;       ; 4.623 ;
; DPDT_SW[10] ; VGA_B[9]     ; 4.626 ;       ;       ; 4.626 ;
; DPDT_SW[10] ; VGA_G[0]     ;       ; 4.872 ; 4.872 ;       ;
; DPDT_SW[10] ; VGA_G[1]     ;       ; 4.895 ; 4.895 ;       ;
; DPDT_SW[10] ; VGA_G[2]     ;       ; 4.837 ; 4.837 ;       ;
; DPDT_SW[10] ; VGA_G[3]     ;       ; 4.855 ; 4.855 ;       ;
; DPDT_SW[10] ; VGA_G[4]     ;       ; 4.935 ; 4.935 ;       ;
; DPDT_SW[10] ; VGA_G[5]     ;       ; 4.870 ; 4.870 ;       ;
; DPDT_SW[10] ; VGA_G[6]     ;       ; 4.724 ; 4.724 ;       ;
; DPDT_SW[10] ; VGA_G[7]     ;       ; 4.754 ; 4.754 ;       ;
; DPDT_SW[10] ; VGA_G[8]     ;       ; 4.757 ; 4.757 ;       ;
; DPDT_SW[10] ; VGA_G[9]     ;       ; 4.760 ; 4.760 ;       ;
; DPDT_SW[10] ; VGA_R[0]     ;       ; 5.231 ; 5.231 ;       ;
; DPDT_SW[10] ; VGA_R[1]     ;       ; 4.929 ; 4.929 ;       ;
; DPDT_SW[10] ; VGA_R[2]     ;       ; 5.059 ; 5.059 ;       ;
; DPDT_SW[10] ; VGA_R[3]     ;       ; 5.087 ; 5.087 ;       ;
; DPDT_SW[10] ; VGA_R[4]     ;       ; 4.947 ; 4.947 ;       ;
; DPDT_SW[10] ; VGA_R[5]     ;       ; 5.092 ; 5.092 ;       ;
; DPDT_SW[10] ; VGA_R[6]     ;       ; 4.967 ; 4.967 ;       ;
; DPDT_SW[10] ; VGA_R[7]     ;       ; 4.918 ; 4.918 ;       ;
; DPDT_SW[10] ; VGA_R[8]     ;       ; 4.978 ; 4.978 ;       ;
; DPDT_SW[10] ; VGA_R[9]     ;       ; 4.891 ; 4.891 ;       ;
; DPDT_SW[11] ; VGA_B[0]     ; 4.770 ; 4.770 ; 4.770 ; 4.770 ;
; DPDT_SW[11] ; VGA_B[1]     ; 4.902 ; 4.902 ; 4.902 ; 4.902 ;
; DPDT_SW[11] ; VGA_B[2]     ; 4.673 ; 4.673 ; 4.673 ; 4.673 ;
; DPDT_SW[11] ; VGA_B[3]     ; 4.628 ; 4.628 ; 4.628 ; 4.628 ;
; DPDT_SW[11] ; VGA_B[4]     ; 4.710 ; 4.710 ; 4.710 ; 4.710 ;
; DPDT_SW[11] ; VGA_B[5]     ; 4.710 ; 4.710 ; 4.710 ; 4.710 ;
; DPDT_SW[11] ; VGA_B[6]     ; 4.672 ; 4.672 ; 4.672 ; 4.672 ;
; DPDT_SW[11] ; VGA_B[7]     ; 4.772 ; 4.772 ; 4.772 ; 4.772 ;
; DPDT_SW[11] ; VGA_B[8]     ; 4.657 ; 4.657 ; 4.657 ; 4.657 ;
; DPDT_SW[11] ; VGA_B[9]     ; 4.660 ; 4.660 ; 4.660 ; 4.660 ;
; DPDT_SW[11] ; VGA_G[0]     ; 4.906 ; 4.906 ; 4.906 ; 4.906 ;
; DPDT_SW[11] ; VGA_G[1]     ; 4.929 ; 4.929 ; 4.929 ; 4.929 ;
; DPDT_SW[11] ; VGA_G[2]     ; 4.871 ; 4.871 ; 4.871 ; 4.871 ;
; DPDT_SW[11] ; VGA_G[3]     ; 4.889 ; 4.889 ; 4.889 ; 4.889 ;
; DPDT_SW[11] ; VGA_G[4]     ; 4.969 ; 4.969 ; 4.969 ; 4.969 ;
; DPDT_SW[11] ; VGA_G[5]     ; 4.904 ; 4.904 ; 4.904 ; 4.904 ;
; DPDT_SW[11] ; VGA_G[6]     ; 4.758 ; 4.758 ; 4.758 ; 4.758 ;
; DPDT_SW[11] ; VGA_G[7]     ; 4.788 ; 4.788 ; 4.788 ; 4.788 ;
; DPDT_SW[11] ; VGA_G[8]     ; 4.791 ; 4.791 ; 4.791 ; 4.791 ;
; DPDT_SW[11] ; VGA_G[9]     ; 4.794 ; 4.794 ; 4.794 ; 4.794 ;
; DPDT_SW[11] ; VGA_R[0]     ; 5.058 ; 5.058 ; 5.058 ; 5.058 ;
; DPDT_SW[11] ; VGA_R[1]     ; 4.756 ; 4.756 ; 4.756 ; 4.756 ;
; DPDT_SW[11] ; VGA_R[2]     ; 4.886 ; 4.886 ; 4.886 ; 4.886 ;
; DPDT_SW[11] ; VGA_R[3]     ; 4.914 ; 4.914 ; 4.914 ; 4.914 ;
; DPDT_SW[11] ; VGA_R[4]     ; 4.774 ; 4.774 ; 4.774 ; 4.774 ;
; DPDT_SW[11] ; VGA_R[5]     ; 4.919 ; 4.919 ; 4.919 ; 4.919 ;
; DPDT_SW[11] ; VGA_R[6]     ; 4.794 ; 4.794 ; 4.794 ; 4.794 ;
; DPDT_SW[11] ; VGA_R[7]     ; 4.745 ; 4.745 ; 4.745 ; 4.745 ;
; DPDT_SW[11] ; VGA_R[8]     ; 4.805 ; 4.805 ; 4.805 ; 4.805 ;
; DPDT_SW[11] ; VGA_R[9]     ; 4.718 ; 4.718 ; 4.718 ; 4.718 ;
; DPDT_SW[12] ; VGA_B[0]     ; 4.776 ; 4.776 ; 4.776 ; 4.776 ;
; DPDT_SW[12] ; VGA_B[1]     ; 4.908 ; 4.908 ; 4.908 ; 4.908 ;
; DPDT_SW[12] ; VGA_B[2]     ; 4.679 ; 4.679 ; 4.679 ; 4.679 ;
; DPDT_SW[12] ; VGA_B[3]     ; 4.634 ; 4.634 ; 4.634 ; 4.634 ;
; DPDT_SW[12] ; VGA_B[4]     ; 4.716 ; 4.716 ; 4.716 ; 4.716 ;
; DPDT_SW[12] ; VGA_B[5]     ; 4.716 ; 4.716 ; 4.716 ; 4.716 ;
; DPDT_SW[12] ; VGA_B[6]     ; 4.678 ; 4.678 ; 4.678 ; 4.678 ;
; DPDT_SW[12] ; VGA_B[7]     ; 4.778 ; 4.778 ; 4.778 ; 4.778 ;
; DPDT_SW[12] ; VGA_B[8]     ; 4.663 ; 4.663 ; 4.663 ; 4.663 ;
; DPDT_SW[12] ; VGA_B[9]     ; 4.666 ; 4.666 ; 4.666 ; 4.666 ;
; DPDT_SW[12] ; VGA_G[0]     ; 4.912 ; 4.912 ; 4.912 ; 4.912 ;
; DPDT_SW[12] ; VGA_G[1]     ; 4.935 ; 4.935 ; 4.935 ; 4.935 ;
; DPDT_SW[12] ; VGA_G[2]     ; 4.877 ; 4.877 ; 4.877 ; 4.877 ;
; DPDT_SW[12] ; VGA_G[3]     ; 4.895 ; 4.895 ; 4.895 ; 4.895 ;
; DPDT_SW[12] ; VGA_G[4]     ; 4.975 ; 4.975 ; 4.975 ; 4.975 ;
; DPDT_SW[12] ; VGA_G[5]     ; 4.910 ; 4.910 ; 4.910 ; 4.910 ;
; DPDT_SW[12] ; VGA_G[6]     ; 4.764 ; 4.764 ; 4.764 ; 4.764 ;
; DPDT_SW[12] ; VGA_G[7]     ; 4.794 ; 4.794 ; 4.794 ; 4.794 ;
; DPDT_SW[12] ; VGA_G[8]     ; 4.797 ; 4.797 ; 4.797 ; 4.797 ;
; DPDT_SW[12] ; VGA_G[9]     ; 4.800 ; 4.800 ; 4.800 ; 4.800 ;
; DPDT_SW[12] ; VGA_R[0]     ; 5.332 ; 5.332 ; 5.332 ; 5.332 ;
; DPDT_SW[12] ; VGA_R[1]     ; 5.030 ; 5.030 ; 5.030 ; 5.030 ;
; DPDT_SW[12] ; VGA_R[2]     ; 5.160 ; 5.160 ; 5.160 ; 5.160 ;
; DPDT_SW[12] ; VGA_R[3]     ; 5.188 ; 5.188 ; 5.188 ; 5.188 ;
; DPDT_SW[12] ; VGA_R[4]     ; 5.048 ; 5.048 ; 5.048 ; 5.048 ;
; DPDT_SW[12] ; VGA_R[5]     ; 5.193 ; 5.193 ; 5.193 ; 5.193 ;
; DPDT_SW[12] ; VGA_R[6]     ; 5.068 ; 5.068 ; 5.068 ; 5.068 ;
; DPDT_SW[12] ; VGA_R[7]     ; 5.019 ; 5.019 ; 5.019 ; 5.019 ;
; DPDT_SW[12] ; VGA_R[8]     ; 5.079 ; 5.079 ; 5.079 ; 5.079 ;
; DPDT_SW[12] ; VGA_R[9]     ; 4.992 ; 4.992 ; 4.992 ; 4.992 ;
; DPDT_SW[13] ; VGA_B[0]     ;       ; 8.910 ; 8.910 ;       ;
; DPDT_SW[13] ; VGA_B[1]     ;       ; 8.896 ; 8.896 ;       ;
; DPDT_SW[13] ; VGA_B[2]     ;       ; 8.758 ; 8.758 ;       ;
; DPDT_SW[13] ; VGA_B[3]     ;       ; 8.757 ; 8.757 ;       ;
; DPDT_SW[13] ; VGA_B[4]     ;       ; 8.851 ; 8.851 ;       ;
; DPDT_SW[13] ; VGA_B[5]     ;       ; 8.849 ; 8.849 ;       ;
; DPDT_SW[13] ; VGA_B[6]     ;       ; 8.687 ; 8.687 ;       ;
; DPDT_SW[13] ; VGA_B[7]     ;       ; 8.727 ; 8.727 ;       ;
; DPDT_SW[13] ; VGA_B[8]     ;       ; 8.802 ; 8.802 ;       ;
; DPDT_SW[13] ; VGA_B[9]     ;       ; 8.525 ; 8.525 ;       ;
; DPDT_SW[13] ; VGA_G[0]     ;       ; 9.395 ; 9.395 ;       ;
; DPDT_SW[13] ; VGA_G[1]     ;       ; 9.702 ; 9.702 ;       ;
; DPDT_SW[13] ; VGA_G[2]     ;       ; 9.492 ; 9.492 ;       ;
; DPDT_SW[13] ; VGA_G[3]     ;       ; 9.699 ; 9.699 ;       ;
; DPDT_SW[13] ; VGA_G[4]     ;       ; 9.721 ; 9.721 ;       ;
; DPDT_SW[13] ; VGA_G[5]     ;       ; 9.630 ; 9.630 ;       ;
; DPDT_SW[13] ; VGA_G[6]     ;       ; 9.202 ; 9.202 ;       ;
; DPDT_SW[13] ; VGA_G[7]     ;       ; 9.137 ; 9.137 ;       ;
; DPDT_SW[13] ; VGA_G[8]     ;       ; 9.230 ; 9.230 ;       ;
; DPDT_SW[13] ; VGA_G[9]     ;       ; 9.306 ; 9.306 ;       ;
; DPDT_SW[13] ; VGA_R[0]     ;       ; 9.648 ; 9.648 ;       ;
; DPDT_SW[13] ; VGA_R[1]     ;       ; 9.334 ; 9.334 ;       ;
; DPDT_SW[13] ; VGA_R[2]     ;       ; 9.581 ; 9.581 ;       ;
; DPDT_SW[13] ; VGA_R[3]     ;       ; 9.431 ; 9.431 ;       ;
; DPDT_SW[13] ; VGA_R[4]     ;       ; 9.299 ; 9.299 ;       ;
; DPDT_SW[13] ; VGA_R[5]     ;       ; 9.449 ; 9.449 ;       ;
; DPDT_SW[13] ; VGA_R[6]     ;       ; 9.398 ; 9.398 ;       ;
; DPDT_SW[13] ; VGA_R[7]     ;       ; 9.406 ; 9.406 ;       ;
; DPDT_SW[13] ; VGA_R[8]     ;       ; 9.418 ; 9.418 ;       ;
; DPDT_SW[13] ; VGA_R[9]     ;       ; 9.385 ; 9.385 ;       ;
; DPDT_SW[14] ; VGA_B[0]     ;       ; 8.609 ; 8.609 ;       ;
; DPDT_SW[14] ; VGA_B[1]     ;       ; 8.595 ; 8.595 ;       ;
; DPDT_SW[14] ; VGA_B[2]     ;       ; 8.457 ; 8.457 ;       ;
; DPDT_SW[14] ; VGA_B[3]     ;       ; 8.456 ; 8.456 ;       ;
; DPDT_SW[14] ; VGA_B[4]     ;       ; 8.550 ; 8.550 ;       ;
; DPDT_SW[14] ; VGA_B[5]     ;       ; 8.548 ; 8.548 ;       ;
; DPDT_SW[14] ; VGA_B[6]     ;       ; 8.386 ; 8.386 ;       ;
; DPDT_SW[14] ; VGA_B[7]     ;       ; 8.426 ; 8.426 ;       ;
; DPDT_SW[14] ; VGA_B[8]     ;       ; 8.501 ; 8.501 ;       ;
; DPDT_SW[14] ; VGA_B[9]     ;       ; 8.224 ; 8.224 ;       ;
; DPDT_SW[14] ; VGA_G[0]     ;       ; 9.077 ; 9.077 ;       ;
; DPDT_SW[14] ; VGA_G[1]     ;       ; 9.384 ; 9.384 ;       ;
; DPDT_SW[14] ; VGA_G[2]     ;       ; 9.174 ; 9.174 ;       ;
; DPDT_SW[14] ; VGA_G[3]     ;       ; 9.381 ; 9.381 ;       ;
; DPDT_SW[14] ; VGA_G[4]     ;       ; 9.403 ; 9.403 ;       ;
; DPDT_SW[14] ; VGA_G[5]     ;       ; 9.312 ; 9.312 ;       ;
; DPDT_SW[14] ; VGA_G[6]     ;       ; 8.884 ; 8.884 ;       ;
; DPDT_SW[14] ; VGA_G[7]     ;       ; 8.819 ; 8.819 ;       ;
; DPDT_SW[14] ; VGA_G[8]     ;       ; 8.912 ; 8.912 ;       ;
; DPDT_SW[14] ; VGA_G[9]     ;       ; 8.988 ; 8.988 ;       ;
; DPDT_SW[14] ; VGA_R[0]     ;       ; 9.347 ; 9.347 ;       ;
; DPDT_SW[14] ; VGA_R[1]     ;       ; 9.033 ; 9.033 ;       ;
; DPDT_SW[14] ; VGA_R[2]     ;       ; 9.280 ; 9.280 ;       ;
; DPDT_SW[14] ; VGA_R[3]     ;       ; 9.130 ; 9.130 ;       ;
; DPDT_SW[14] ; VGA_R[4]     ;       ; 8.998 ; 8.998 ;       ;
; DPDT_SW[14] ; VGA_R[5]     ;       ; 9.148 ; 9.148 ;       ;
; DPDT_SW[14] ; VGA_R[6]     ;       ; 9.097 ; 9.097 ;       ;
; DPDT_SW[14] ; VGA_R[7]     ;       ; 9.105 ; 9.105 ;       ;
; DPDT_SW[14] ; VGA_R[8]     ;       ; 9.117 ; 9.117 ;       ;
; DPDT_SW[14] ; VGA_R[9]     ;       ; 9.084 ; 9.084 ;       ;
; DPDT_SW[15] ; VGA_B[0]     ;       ; 8.142 ; 8.142 ;       ;
; DPDT_SW[15] ; VGA_B[1]     ;       ; 8.128 ; 8.128 ;       ;
; DPDT_SW[15] ; VGA_B[2]     ;       ; 7.990 ; 7.990 ;       ;
; DPDT_SW[15] ; VGA_B[3]     ;       ; 7.989 ; 7.989 ;       ;
; DPDT_SW[15] ; VGA_B[4]     ;       ; 8.083 ; 8.083 ;       ;
; DPDT_SW[15] ; VGA_B[5]     ;       ; 8.081 ; 8.081 ;       ;
; DPDT_SW[15] ; VGA_B[6]     ;       ; 7.919 ; 7.919 ;       ;
; DPDT_SW[15] ; VGA_B[7]     ;       ; 7.959 ; 7.959 ;       ;
; DPDT_SW[15] ; VGA_B[8]     ;       ; 8.034 ; 8.034 ;       ;
; DPDT_SW[15] ; VGA_B[9]     ;       ; 7.757 ; 7.757 ;       ;
; DPDT_SW[15] ; VGA_G[0]     ;       ; 8.357 ; 8.357 ;       ;
; DPDT_SW[15] ; VGA_G[1]     ;       ; 8.664 ; 8.664 ;       ;
; DPDT_SW[15] ; VGA_G[2]     ;       ; 8.454 ; 8.454 ;       ;
; DPDT_SW[15] ; VGA_G[3]     ;       ; 8.661 ; 8.661 ;       ;
; DPDT_SW[15] ; VGA_G[4]     ;       ; 8.683 ; 8.683 ;       ;
; DPDT_SW[15] ; VGA_G[5]     ;       ; 8.592 ; 8.592 ;       ;
; DPDT_SW[15] ; VGA_G[6]     ;       ; 8.164 ; 8.164 ;       ;
; DPDT_SW[15] ; VGA_G[7]     ;       ; 8.099 ; 8.099 ;       ;
; DPDT_SW[15] ; VGA_G[8]     ;       ; 8.192 ; 8.192 ;       ;
; DPDT_SW[15] ; VGA_G[9]     ;       ; 8.268 ; 8.268 ;       ;
; DPDT_SW[15] ; VGA_R[0]     ;       ; 8.644 ; 8.644 ;       ;
; DPDT_SW[15] ; VGA_R[1]     ;       ; 8.330 ; 8.330 ;       ;
; DPDT_SW[15] ; VGA_R[2]     ;       ; 8.577 ; 8.577 ;       ;
; DPDT_SW[15] ; VGA_R[3]     ;       ; 8.427 ; 8.427 ;       ;
; DPDT_SW[15] ; VGA_R[4]     ;       ; 8.295 ; 8.295 ;       ;
; DPDT_SW[15] ; VGA_R[5]     ;       ; 8.445 ; 8.445 ;       ;
; DPDT_SW[15] ; VGA_R[6]     ;       ; 8.394 ; 8.394 ;       ;
; DPDT_SW[15] ; VGA_R[7]     ;       ; 8.402 ; 8.402 ;       ;
; DPDT_SW[15] ; VGA_R[8]     ;       ; 8.414 ; 8.414 ;       ;
; DPDT_SW[15] ; VGA_R[9]     ;       ; 8.381 ; 8.381 ;       ;
; DPDT_SW[16] ; VGA_B[0]     ;       ; 8.151 ; 8.151 ;       ;
; DPDT_SW[16] ; VGA_B[1]     ;       ; 8.137 ; 8.137 ;       ;
; DPDT_SW[16] ; VGA_B[2]     ;       ; 7.999 ; 7.999 ;       ;
; DPDT_SW[16] ; VGA_B[3]     ;       ; 7.998 ; 7.998 ;       ;
; DPDT_SW[16] ; VGA_B[4]     ;       ; 8.092 ; 8.092 ;       ;
; DPDT_SW[16] ; VGA_B[5]     ;       ; 8.090 ; 8.090 ;       ;
; DPDT_SW[16] ; VGA_B[6]     ;       ; 7.928 ; 7.928 ;       ;
; DPDT_SW[16] ; VGA_B[7]     ;       ; 7.968 ; 7.968 ;       ;
; DPDT_SW[16] ; VGA_B[8]     ;       ; 8.043 ; 8.043 ;       ;
; DPDT_SW[16] ; VGA_B[9]     ;       ; 7.766 ; 7.766 ;       ;
; DPDT_SW[16] ; VGA_G[0]     ;       ; 8.365 ; 8.365 ;       ;
; DPDT_SW[16] ; VGA_G[1]     ;       ; 8.672 ; 8.672 ;       ;
; DPDT_SW[16] ; VGA_G[2]     ;       ; 8.462 ; 8.462 ;       ;
; DPDT_SW[16] ; VGA_G[3]     ;       ; 8.669 ; 8.669 ;       ;
; DPDT_SW[16] ; VGA_G[4]     ;       ; 8.691 ; 8.691 ;       ;
; DPDT_SW[16] ; VGA_G[5]     ;       ; 8.600 ; 8.600 ;       ;
; DPDT_SW[16] ; VGA_G[6]     ;       ; 8.172 ; 8.172 ;       ;
; DPDT_SW[16] ; VGA_G[7]     ;       ; 8.107 ; 8.107 ;       ;
; DPDT_SW[16] ; VGA_G[8]     ;       ; 8.200 ; 8.200 ;       ;
; DPDT_SW[16] ; VGA_G[9]     ;       ; 8.276 ; 8.276 ;       ;
; DPDT_SW[16] ; VGA_R[0]     ;       ; 8.652 ; 8.652 ;       ;
; DPDT_SW[16] ; VGA_R[1]     ;       ; 8.338 ; 8.338 ;       ;
; DPDT_SW[16] ; VGA_R[2]     ;       ; 8.585 ; 8.585 ;       ;
; DPDT_SW[16] ; VGA_R[3]     ;       ; 8.435 ; 8.435 ;       ;
; DPDT_SW[16] ; VGA_R[4]     ;       ; 8.303 ; 8.303 ;       ;
; DPDT_SW[16] ; VGA_R[5]     ;       ; 8.453 ; 8.453 ;       ;
; DPDT_SW[16] ; VGA_R[6]     ;       ; 8.402 ; 8.402 ;       ;
; DPDT_SW[16] ; VGA_R[7]     ;       ; 8.410 ; 8.410 ;       ;
; DPDT_SW[16] ; VGA_R[8]     ;       ; 8.422 ; 8.422 ;       ;
; DPDT_SW[16] ; VGA_R[9]     ;       ; 8.389 ; 8.389 ;       ;
; DPDT_SW[17] ; VGA_B[0]     ;       ; 7.888 ; 7.888 ;       ;
; DPDT_SW[17] ; VGA_B[1]     ;       ; 7.874 ; 7.874 ;       ;
; DPDT_SW[17] ; VGA_B[2]     ;       ; 7.736 ; 7.736 ;       ;
; DPDT_SW[17] ; VGA_B[3]     ;       ; 7.735 ; 7.735 ;       ;
; DPDT_SW[17] ; VGA_B[4]     ;       ; 7.829 ; 7.829 ;       ;
; DPDT_SW[17] ; VGA_B[5]     ;       ; 7.827 ; 7.827 ;       ;
; DPDT_SW[17] ; VGA_B[6]     ;       ; 7.665 ; 7.665 ;       ;
; DPDT_SW[17] ; VGA_B[7]     ;       ; 7.705 ; 7.705 ;       ;
; DPDT_SW[17] ; VGA_B[8]     ;       ; 7.780 ; 7.780 ;       ;
; DPDT_SW[17] ; VGA_B[9]     ;       ; 7.503 ; 7.503 ;       ;
; DPDT_SW[17] ; VGA_G[0]     ;       ; 7.985 ; 7.985 ;       ;
; DPDT_SW[17] ; VGA_G[1]     ;       ; 8.292 ; 8.292 ;       ;
; DPDT_SW[17] ; VGA_G[2]     ;       ; 8.082 ; 8.082 ;       ;
; DPDT_SW[17] ; VGA_G[3]     ;       ; 8.289 ; 8.289 ;       ;
; DPDT_SW[17] ; VGA_G[4]     ;       ; 8.311 ; 8.311 ;       ;
; DPDT_SW[17] ; VGA_G[5]     ;       ; 8.220 ; 8.220 ;       ;
; DPDT_SW[17] ; VGA_G[6]     ;       ; 7.792 ; 7.792 ;       ;
; DPDT_SW[17] ; VGA_G[7]     ;       ; 7.727 ; 7.727 ;       ;
; DPDT_SW[17] ; VGA_G[8]     ;       ; 7.820 ; 7.820 ;       ;
; DPDT_SW[17] ; VGA_G[9]     ;       ; 7.896 ; 7.896 ;       ;
; DPDT_SW[17] ; VGA_R[0]     ;       ; 8.272 ; 8.272 ;       ;
; DPDT_SW[17] ; VGA_R[1]     ;       ; 7.958 ; 7.958 ;       ;
; DPDT_SW[17] ; VGA_R[2]     ;       ; 8.205 ; 8.205 ;       ;
; DPDT_SW[17] ; VGA_R[3]     ;       ; 8.055 ; 8.055 ;       ;
; DPDT_SW[17] ; VGA_R[4]     ;       ; 7.923 ; 7.923 ;       ;
; DPDT_SW[17] ; VGA_R[5]     ;       ; 8.073 ; 8.073 ;       ;
; DPDT_SW[17] ; VGA_R[6]     ;       ; 8.022 ; 8.022 ;       ;
; DPDT_SW[17] ; VGA_R[7]     ;       ; 8.030 ; 8.030 ;       ;
; DPDT_SW[17] ; VGA_R[8]     ;       ; 8.042 ; 8.042 ;       ;
; DPDT_SW[17] ; VGA_R[9]     ;       ; 8.009 ; 8.009 ;       ;
; KEY[0]      ; LED_GREEN[0] ;       ; 5.876 ; 5.876 ;       ;
; KEY[0]      ; LED_GREEN[1] ;       ; 5.876 ; 5.876 ;       ;
; KEY[1]      ; LED_GREEN[2] ;       ; 5.451 ; 5.451 ;       ;
; KEY[1]      ; LED_GREEN[3] ;       ; 5.451 ; 5.451 ;       ;
; KEY[2]      ; LED_GREEN[4] ;       ; 5.300 ; 5.300 ;       ;
; KEY[2]      ; LED_GREEN[5] ;       ; 5.290 ; 5.290 ;       ;
; KEY[3]      ; LED_GREEN[6] ;       ; 5.093 ; 5.093 ;       ;
; KEY[3]      ; LED_GREEN[7] ;       ; 5.043 ; 5.043 ;       ;
+-------------+--------------+-------+-------+-------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                       ;
+---------------------------------------------------------------------------+---------------------------------------------------------------------------+------------+------------+----------+----------+
; From Clock                                                                ; To Clock                                                                  ; RR Paths   ; FR Paths   ; RF Paths ; FF Paths ;
+---------------------------------------------------------------------------+---------------------------------------------------------------------------+------------+------------+----------+----------+
; OSC_27                                                                    ; OSC_27                                                                    ; 171590840  ; 0          ; 0        ; 0        ;
; OSC_50                                                                    ; OSC_27                                                                    ; false path ; 0          ; 0        ; 0        ;
; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; OSC_27                                                                    ; 20         ; 0          ; 0        ; 0        ;
; OSC_50                                                                    ; OSC_50                                                                    ; 2126       ; 0          ; 0        ; 0        ;
; Reset_Delay:u3|oRST_0                                                     ; OSC_50                                                                    ; 1          ; 1          ; 0        ; 0        ;
; OSC_27                                                                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 20         ; 0          ; 0        ; 0        ;
; Reset_Delay:u3|oRST_0                                                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; false path ; false path ; 0        ; 0        ;
; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 8361       ; 0          ; 0        ; 0        ;
; TD_CLK                                                                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; false path ; 0          ; 0        ; 0        ;
; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 149        ; 0          ; 0        ; 0        ;
; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; TD_CLK                                                                    ; false path ; 0          ; 0        ; 0        ;
; TD_CLK                                                                    ; TD_CLK                                                                    ; 127163     ; 0          ; 0        ; 0        ;
+---------------------------------------------------------------------------+---------------------------------------------------------------------------+------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                        ;
+---------------------------------------------------------------------------+---------------------------------------------------------------------------+------------+------------+----------+----------+
; From Clock                                                                ; To Clock                                                                  ; RR Paths   ; FR Paths   ; RF Paths ; FF Paths ;
+---------------------------------------------------------------------------+---------------------------------------------------------------------------+------------+------------+----------+----------+
; OSC_27                                                                    ; OSC_27                                                                    ; 171590840  ; 0          ; 0        ; 0        ;
; OSC_50                                                                    ; OSC_27                                                                    ; false path ; 0          ; 0        ; 0        ;
; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; OSC_27                                                                    ; 20         ; 0          ; 0        ; 0        ;
; OSC_50                                                                    ; OSC_50                                                                    ; 2126       ; 0          ; 0        ; 0        ;
; Reset_Delay:u3|oRST_0                                                     ; OSC_50                                                                    ; 1          ; 1          ; 0        ; 0        ;
; OSC_27                                                                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 20         ; 0          ; 0        ; 0        ;
; Reset_Delay:u3|oRST_0                                                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; false path ; false path ; 0        ; 0        ;
; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 8361       ; 0          ; 0        ; 0        ;
; TD_CLK                                                                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; false path ; 0          ; 0        ; 0        ;
; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 149        ; 0          ; 0        ; 0        ;
; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; TD_CLK                                                                    ; false path ; 0          ; 0        ; 0        ;
; TD_CLK                                                                    ; TD_CLK                                                                    ; 127163     ; 0          ; 0        ; 0        ;
+---------------------------------------------------------------------------+---------------------------------------------------------------------------+------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                                                                        ;
+---------------------------------------------------------------------------+---------------------------------------------------------------------------+------------+------------+------------+------------+
; From Clock                                                                ; To Clock                                                                  ; RR Paths   ; FR Paths   ; RF Paths   ; FF Paths   ;
+---------------------------------------------------------------------------+---------------------------------------------------------------------------+------------+------------+------------+------------+
; OSC_27                                                                    ; OSC_27                                                                    ; 28         ; 30         ; 0          ; 0          ;
; OSC_50                                                                    ; OSC_27                                                                    ; false path ; 0          ; 0          ; 0          ;
; Reset_Delay:u3|oRST_0                                                     ; OSC_27                                                                    ; false path ; false path ; false path ; false path ;
; Reset_Delay:u3|oRST_0                                                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; false path ; false path ; false path ; false path ;
; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0          ; 37         ; 0          ; 0          ;
; Reset_Delay:u3|oRST_0                                                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; false path ; false path ; 0          ; 0          ;
; OSC_50                                                                    ; TD_CLK                                                                    ; false path ; 0          ; 0          ; 0          ;
; Reset_Delay:u3|oRST_0                                                     ; TD_CLK                                                                    ; false path ; false path ; 0          ; 0          ;
+---------------------------------------------------------------------------+---------------------------------------------------------------------------+------------+------------+------------+------------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                                                                         ;
+---------------------------------------------------------------------------+---------------------------------------------------------------------------+------------+------------+------------+------------+
; From Clock                                                                ; To Clock                                                                  ; RR Paths   ; FR Paths   ; RF Paths   ; FF Paths   ;
+---------------------------------------------------------------------------+---------------------------------------------------------------------------+------------+------------+------------+------------+
; OSC_27                                                                    ; OSC_27                                                                    ; 28         ; 30         ; 0          ; 0          ;
; OSC_50                                                                    ; OSC_27                                                                    ; false path ; 0          ; 0          ; 0          ;
; Reset_Delay:u3|oRST_0                                                     ; OSC_27                                                                    ; false path ; false path ; false path ; false path ;
; Reset_Delay:u3|oRST_0                                                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; false path ; false path ; false path ; false path ;
; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0          ; 37         ; 0          ; 0          ;
; Reset_Delay:u3|oRST_0                                                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; false path ; false path ; 0          ; 0          ;
; OSC_50                                                                    ; TD_CLK                                                                    ; false path ; 0          ; 0          ; 0          ;
; Reset_Delay:u3|oRST_0                                                     ; TD_CLK                                                                    ; false path ; false path ; 0          ; 0          ;
+---------------------------------------------------------------------------+---------------------------------------------------------------------------+------------+------------+------------+------------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+-------------------------------------------------+
; Unconstrained Paths                             ;
+---------------------------------+-------+-------+
; Property                        ; Setup ; Hold  ;
+---------------------------------+-------+-------+
; Illegal Clocks                  ; 0     ; 0     ;
; Unconstrained Clocks            ; 5     ; 5     ;
; Unconstrained Input Ports       ; 49    ; 49    ;
; Unconstrained Input Port Paths  ; 876   ; 876   ;
; Unconstrained Output Ports      ; 135   ; 135   ;
; Unconstrained Output Port Paths ; 12579 ; 12579 ;
+---------------------------------+-------+-------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 11.0 Build 157 04/27/2011 SJ Full Version
    Info: Processing started: Sun May 05 20:22:09 2013
Info: Command: quartus_sta DE2_TV -c DE2_TV
Info: qsta_default_script.tcl version: #1
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Info: Low junction temperature is 0 degrees C
Info: High junction temperature is 85 degrees C
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "flipCLdet_c|combout" is a latch
Info: Evaluating HDL-embedded SDC commands
    Info: Entity dcfifo_iep1
        Info: set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a* 
        Info: set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a* 
Info: Reading SDC File: 'DE2_TV.sdc'
Info: Deriving PLL Clocks
    Info: create_generated_clock -source {u6|sdram_pll1|altpll_component|pll|inclk[0]} -multiply_by 4 -duty_cycle 50.00 -name {Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0} {u6|sdram_pll1|altpll_component|pll|clk[0]}
    Info: create_generated_clock -source {u6|sdram_pll1|altpll_component|pll|inclk[0]} -multiply_by 4 -phase -117.00 -duty_cycle 50.00 -name {Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk1} {u6|sdram_pll1|altpll_component|pll|clk[1]}
    Info: create_generated_clock -source {u6|sdram_pll1|altpll_component|pll|inclk[0]} -divide_by 29 -multiply_by 20 -duty_cycle 50.00 -name {Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2} {u6|sdram_pll1|altpll_component|pll|clk[2]}
Warning: Found combinational loop of 2 nodes
    Warning: Node "flipCLctrl~0|combout"
    Warning: Node "flipCLctrl~0|dataa"
Warning: Node: TD_HS was determined to be a clock but was found without an associated clock assignment.
Warning: Node: VGA_Ctrl:u9|oVGA_HS was determined to be a clock but was found without an associated clock assignment.
Warning: Node: I2C_AV_Config:u1|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment.
Warning: Node: new_frame was determined to be a clock but was found without an associated clock assignment.
Warning: Node: VGA_Ctrl:u9|H_Cont[0] was determined to be a clock but was found without an associated clock assignment.
Info: Analyzing Slow Model
Info: Worst-case setup slack is 2.821
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     2.821         0.000 Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 
    Info:    12.106         0.000 OSC_27 
    Info:    13.548         0.000 OSC_50 
    Info:    20.424         0.000 TD_CLK 
    Info:    49.463         0.000 Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 
Info: Worst-case hold slack is 0.499
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.499         0.000 OSC_27 
    Info:     0.499         0.000 OSC_50 
    Info:     0.499         0.000 Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 
    Info:     0.499         0.000 Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 
    Info:     0.499         0.000 TD_CLK 
Info: Worst-case recovery slack is 2.718
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     2.718         0.000 Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 
    Info:    16.222         0.000 OSC_27 
Info: Worst-case removal slack is 1.929
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     1.929         0.000 OSC_27 
    Info:     5.969         0.000 Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 
Info: Worst-case minimum pulse width slack is 1.562
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     1.562         0.000 Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 
    Info:     8.758         0.000 OSC_50 
    Info:    15.451         0.000 OSC_27 
    Info:    15.451         0.000 TD_CLK 
    Info:    25.609         0.000 Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 
Info: The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Warning: Node: TD_HS was determined to be a clock but was found without an associated clock assignment.
Warning: Node: VGA_Ctrl:u9|oVGA_HS was determined to be a clock but was found without an associated clock assignment.
Warning: Node: I2C_AV_Config:u1|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment.
Warning: Node: new_frame was determined to be a clock but was found without an associated clock assignment.
Warning: Node: VGA_Ctrl:u9|H_Cont[0] was determined to be a clock but was found without an associated clock assignment.
Info: Worst-case setup slack is 6.802
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     6.802         0.000 Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 
    Info:    17.878         0.000 OSC_50 
    Info:    29.448         0.000 OSC_27 
    Info:    31.954         0.000 TD_CLK 
    Info:    52.330         0.000 Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 
Info: Worst-case hold slack is 0.215
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.215         0.000 OSC_27 
    Info:     0.215         0.000 OSC_50 
    Info:     0.215         0.000 Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 
    Info:     0.215         0.000 Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 
    Info:     0.215         0.000 TD_CLK 
Info: Worst-case recovery slack is 3.842
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     3.842         0.000 Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 
    Info:    17.614         0.000 OSC_27 
Info: Worst-case removal slack is 0.760
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.760         0.000 OSC_27 
    Info:     5.214         0.000 Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 
Info: Worst-case minimum pulse width slack is 2.249
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     2.249         0.000 Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 
    Info:     9.000         0.000 OSC_50 
    Info:    16.138         0.000 TD_CLK 
    Info:    16.391         0.000 OSC_27 
    Info:    25.851         0.000 Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 
Info: The selected device family is not supported by the report_metastability command.
Info: Design is not fully constrained for setup requirements
Info: Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 15 warnings
    Info: Peak virtual memory: 376 megabytes
    Info: Processing ended: Sun May 05 20:22:13 2013
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:04


