var group__i2cm__registers =
[
    [ "Register Offsets", "group__I2CM__Register__Offsets.html", "group__I2CM__Register__Offsets" ],
    [ "mxc_i2cm_regs_t", "structmxc__i2cm__regs__t.html", [
      [ "fs_clk_div", "structmxc__i2cm__regs__t.html#a2b8e20a9213c0c5a65d29241b834461c", null ],
      [ "rsv004", "structmxc__i2cm__regs__t.html#ac71f4e0a7c6b97e2d394a1f8f2b6e04b", null ],
      [ "timeout", "structmxc__i2cm__regs__t.html#a7190a6797bf99ea3793c726c4db1b80c", null ],
      [ "ctrl", "structmxc__i2cm__regs__t.html#ac1f03816534f90a1e50afb6d8ab779ab", null ],
      [ "trans", "structmxc__i2cm__regs__t.html#a5493ed11eb70c05a00b692f270f7085c", null ],
      [ "intfl", "structmxc__i2cm__regs__t.html#acf8ee211c8886336cc3bc6ac1c272bae", null ],
      [ "inten", "structmxc__i2cm__regs__t.html#a56fe6cd42956616d7eaf28223411c121", null ],
      [ "rsv020", "structmxc__i2cm__regs__t.html#a6e2b3863d3520bd823bb10815f719755", null ],
      [ "bb", "structmxc__i2cm__regs__t.html#a1ff2bdaa35ab495390bd062ad1314bbd", null ]
    ] ],
    [ "mxc_i2cm_fifo_regs_t", "structmxc__i2cm__fifo__regs__t.html", [
      [ "tx", "structmxc__i2cm__fifo__regs__t.html#a312452fa62f46c779eeef49cc089716c", null ],
      [ "tx_8", "structmxc__i2cm__fifo__regs__t.html#a84478d2c8c7532e051b363264561ce49", null ],
      [ "tx_16", "structmxc__i2cm__fifo__regs__t.html#a88c2c3eb98a8911c2d10ff77ea7127fe", null ],
      [ "tx_32", "structmxc__i2cm__fifo__regs__t.html#ac0869e10de4d21fb52e17fe7ad2e2d4c", null ],
      [ "rx", "structmxc__i2cm__fifo__regs__t.html#a461ed77ab9d3b5e98ba5e95abb2715e1", null ],
      [ "rx_8", "structmxc__i2cm__fifo__regs__t.html#ae4935b8c47599dbb69b71446094af6ac", null ],
      [ "rx_16", "structmxc__i2cm__fifo__regs__t.html#a5e063d304488cc12ada605762a213618", null ],
      [ "rx_32", "structmxc__i2cm__fifo__regs__t.html#a22730f350513cbb4da79d5036f5946b5", null ]
    ] ]
];