/*
 * Automatically generated C config: don't edit
 * HVEP version: 1.0.0.0
 * Mon Mar 16 16:05:11 2020
 */
#define AUTOCONF_INCLUDED
#define CONFIG_DEBUG_UART 1
#define CONFIG_CONSOLE_INPUT 1
#define CONFIG_LINPACK 1
#define CONFIG_MEMRAND 1
#define CONFIG_CPUCHAR 1
#define CONFIG_SAXPY_REPEATS 50000
#define CONFIG_PATTERN_BENCHMARK 1
#define CONFIG_TEXT_ROM_BASE 0x0
#define CONFIG_LINPACK_CALIBRATION_TIMEOUT 1000000
#define CONFIG_QCOM_DDRSS 1
#define CONFIG_PMIC_PMBUS 1
#define CONFIG_I2CS 1
#define CONFIG_I2C_QUP 1
#define CONFIG_SAXPY_TIMEOUT 1000000
#define CONFIG_ARCH_QDF2400 1
#define CONFIG_ARCH "arm64"
#define CONFIG_RAVEN_SU_SYNC 1
#define CONFIG_UART_CON_BAUDRATE 115200
#define CONFIG_RAVEN_XU_SYNC 1
#define CONFIG_TCMTEST 1
#define CONFIG_PERF 1
#define CONFIG_SAXPY_SIZE 81920
#define CONFIG_TESTOS_HWP 1
#define CONFIG_DHRYSTONE_REPEATS 5000000
#define CONFIG_DDR_PHY_LPDDR4 1
#define CONFIG_ARCH_HAS_GICv2 1
#define CONFIG_ARCH_HAS_GICv3 1
#define CONFIG_SPI_NOR 1
#define CONFIG_CORESIGHT_DBG_CPUv80A 1
#define CONFIG_NR_CPUS 48
#define CONFIG_QDSS 1
#define CONFIG_UART 1
#define CONFIG_SPI_QUP 1
#define CONFIG_DHRYSTONE_TIMEOUT 1000000
#define CONFIG_RAVEN_EXEC_VAR 1
#define CONFIG_CORESIGHT_TPIU 1
#define CONFIG_MONACO_SLAVE_CACHE 1
#define CONFIG_ARM64 1
#define CONFIG_MONACO_RING 1
#define CONFIG_QPOWER_REPEATS 50000
#define CONFIG_UART_PL01X_DEV0 1
#define CONFIG_CPU_64v8 1
#define CONFIG_CONSOLE_OUTPUT 1
#define CONFIG_QPOWER_TIMEOUT 1000000
#define CONFIG_LLC_MASK 0xffffff
#define CONFIG_CPU_v80A 1
#define CONFIG_DEBUG 1
#define CONFIG_QDSS_DBG 1
#define CONFIG_MONACO_CACHE 1
#define CONFIG_CONSOLE_COMMAND 1
#define CONFIG_CPU_MASK 0xffffffffffff
#define CONFIG_BENCH_OPTIMIZED 1
#define CONFIG_RAVEN_IU 1
#define CONFIG_QDSS_CTI 1
#define CONFIG_GICv2 1
#define CONFIG_GICv3 1
#define CONFIG_RAVEN 1
#define CONFIG_RAVEN_SU 1
#define CONFIG_CC_GEN_DEBUG 1
#define CONFIG_RAVEN_XU 1
#define CONFIG_QDSS_PMU 1
#define CONFIG_TSENS 1
#define CONFIG_EXPERIMENTAL 1
#define CONFIG_ARCH_CENTRIQ 1
#define CONFIG_DATA_BASE 0x0
#define CONFIG_SAXPY 1
#define CONFIG_QDSS_SWITCH_DBG 1
#define CONFIG_HEAP_BASE 0x0
#define CONFIG_QDSS_SWITCH_CFG 1
#define CONFIG_MMU_SELF_MODIFY 1
#define CONFIG_CORESIGHT 1
#define CONFIG_ASMPERCPU 1
#define CONFIG_TEST_VERBOSE 1
#define CONFIG_QDSS_SWITCH_PMU 1
#define CONFIG_MONACO 1
#define CONFIG_I2C 1
#define CONFIG_DHRYSTONE 1
#define CONFIG_PMIC_SPMI 1
#define CONFIG_QDSS_TPDA 1
#define CONFIG_MEMRAND_L1HIT 1
#define CONFIG_GPIO_TLMM 1
#define CONFIG_QDSS_TPDM 1
#define CONFIG_CORESIGHT_FUNNEL 1
#define CONFIG_GIC 1
#define CONFIG_RAVEN_GLOBAL_VAR 1
#define CONFIG_AVSBUS 1
#define CONFIG_UNAME_RELEASE "4.15.0-74-generic"
#define CONFIG_DDR 1
#define CONFIG_APM 1
#define CONFIG_QPOWER 1
#define CONFIG_PWRSOC 1
#define CONFIG_CORESIGHT_ETB 1
#define CONFIG_TCM 1
#define CONFIG_RAS 1
#define CONFIG_CORESIGHT_CTI 1
#define CONFIG_ARCH_HAS_IRQC 1
#define CONFIG_KERNELVERSION "1.0.0.0"
#define CONFIG_CPU_QDF2400 1
#define CONFIG_CORESIGHT_TMC 1
#define CONFIG_IRQ 1
#define CONFIG_SPI 1
#define CONFIG_CORESIGHT_ETM 1
#define CONFIG_QDSS_SKITTER_CFG 1
#define CONFIG_MMU 1
#define CONFIG_UART_PL01X 1
#define CONFIG_SMP 1
#define CONFIG_ARCH_HAS_UART 1
#define CONFIG_RAVEN_L2_SYNC 1
#define CONFIG_MONACO_MEMORY 1
#define CONFIG_CORESIGHT_PMU 1
#define CONFIG_CORESIGHT_STM 1
#define CONFIG_LINPACK_CALIBRATION_REPEATS 10
#define CONFIG_CORESIGHT_REPLICATOR 1
#define CONFIG_RAVEN_IU_EXEC 1
#define CONFIG_DDR_MEMC_SNPS 1
