
===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= max_ss_125C_4v50 Corner ===================================

Startpoint: ena (input port clocked by clk)
Endpoint: _666_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.005782    0.245488    0.092600    4.092600 ^ ena (in)
                                                         ena (net)
                      0.245488    0.000000    4.092600 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.018152    0.578287    0.596467    4.689067 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net9 (net)
                      0.578287    0.000554    4.689621 ^ _356_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     4    0.028165    0.830734    0.628739    5.318360 v _356_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _121_ (net)
                      0.830734    0.000364    5.318724 v _362_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.004641    0.800402    0.628328    5.947052 ^ _362_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _002_ (net)
                      0.800402    0.000057    5.947109 ^ _666_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.947109   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.024240    0.228313    0.099165   20.099165 ^ clk (in)
                                                         clk (net)
                      0.228314    0.000000   20.099165 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049256    0.203532    0.449289   20.548454 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.203532    0.000645   20.549099 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.030861    0.175781    0.422242   20.971340 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.175781    0.000442   20.971783 ^ _666_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.871782   clock uncertainty
                                  0.000000   20.871782   clock reconvergence pessimism
                                 -0.705126   20.166656   library setup time
                                             20.166656   data required time
---------------------------------------------------------------------------------------------
                                             20.166656   data required time
                                             -5.947109   data arrival time
---------------------------------------------------------------------------------------------
                                             14.219547   slack (MET)


Startpoint: _664_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _668_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.024240    0.228313    0.099165    0.099165 ^ clk (in)
                                                         clk (net)
                      0.228314    0.000000    0.099165 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049256    0.203532    0.449288    0.548453 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.203532    0.000417    0.548870 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.029243    0.173335    0.420365    0.969236 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.173335    0.000266    0.969502 ^ _664_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.031766    0.993941    2.135794    3.105296 ^ _664_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[0] (net)
                      0.993941    0.000367    3.105663 ^ _360_/A2 (gf180mcu_fd_sc_mcu7t5v0__and3_1)
     3    0.017784    0.657022    1.062873    4.168536 ^ _360_/Z (gf180mcu_fd_sc_mcu7t5v0__and3_1)
                                                         _123_ (net)
                      0.657022    0.000288    4.168824 ^ _363_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.017741    0.628193    0.445699    4.614523 v _363_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _125_ (net)
                      0.628193    0.000358    4.614881 v _366_/A2 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.005944    0.407811    0.962464    5.577345 v _366_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _127_ (net)
                      0.407811    0.000121    5.577466 v _367_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004735    0.536317    0.396414    5.973880 ^ _367_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _004_ (net)
                      0.536317    0.000096    5.973976 ^ _668_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.973976   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.024240    0.228313    0.099165   20.099165 ^ clk (in)
                                                         clk (net)
                      0.228314    0.000000   20.099165 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049256    0.203532    0.449289   20.548454 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.203532    0.000417   20.548872 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.029243    0.173335    0.420364   20.969236 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.173335    0.000297   20.969532 ^ _668_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.869532   clock uncertainty
                                  0.000000   20.869532   clock reconvergence pessimism
                                 -0.667326   20.202208   library setup time
                                             20.202208   data required time
---------------------------------------------------------------------------------------------
                                             20.202208   data required time
                                             -5.973976   data arrival time
---------------------------------------------------------------------------------------------
                                             14.228230   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _665_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.005782    0.245488    0.092600    4.092600 ^ ena (in)
                                                         ena (net)
                      0.245488    0.000000    4.092600 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.018152    0.578287    0.596467    4.689067 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net9 (net)
                      0.578287    0.000554    4.689621 ^ _356_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     4    0.028165    0.830734    0.628739    5.318360 v _356_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _121_ (net)
                      0.830734    0.000638    5.318998 v _359_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004204    0.516913    0.483047    5.802045 ^ _359_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _001_ (net)
                      0.516913    0.000081    5.802126 ^ _665_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.802126   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.024240    0.228313    0.099165   20.099165 ^ clk (in)
                                                         clk (net)
                      0.228314    0.000000   20.099165 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049256    0.203532    0.449289   20.548454 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.203532    0.000417   20.548872 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.029243    0.173335    0.420364   20.969236 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.173335    0.000181   20.969418 ^ _665_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.869417   clock uncertainty
                                  0.000000   20.869417   clock reconvergence pessimism
                                 -0.663314   20.206102   library setup time
                                             20.206102   data required time
---------------------------------------------------------------------------------------------
                                             20.206102   data required time
                                             -5.802126   data arrival time
---------------------------------------------------------------------------------------------
                                             14.403975   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _664_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.005782    0.245488    0.092600    4.092600 ^ ena (in)
                                                         ena (net)
                      0.245488    0.000000    4.092600 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.018152    0.578287    0.596467    4.689067 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net9 (net)
                      0.578287    0.000554    4.689621 ^ _356_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     4    0.028165    0.830734    0.628739    5.318360 v _356_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _121_ (net)
                      0.830734    0.000591    5.318951 v _357_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004454    0.527727    0.461012    5.779963 ^ _357_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _000_ (net)
                      0.527727    0.000089    5.780053 ^ _664_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.780053   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.024240    0.228313    0.099165   20.099165 ^ clk (in)
                                                         clk (net)
                      0.228314    0.000000   20.099165 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049256    0.203532    0.449289   20.548454 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.203532    0.000417   20.548872 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.029243    0.173335    0.420364   20.969236 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.173335    0.000266   20.969501 ^ _664_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.869503   clock uncertainty
                                  0.000000   20.869503   clock reconvergence pessimism
                                 -0.665550   20.203953   library setup time
                                             20.203953   data required time
---------------------------------------------------------------------------------------------
                                             20.203953   data required time
                                             -5.780053   data arrival time
---------------------------------------------------------------------------------------------
                                             14.423901   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _664_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004799    0.218958    0.077046    4.077046 ^ rst_n (in)
                                                         rst_n (net)
                      0.218958    0.000000    4.077046 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.039123    1.143162    0.917167    4.994213 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      1.143162    0.000715    4.994929 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.059362    0.873150    0.837928    5.832856 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.873160    0.001665    5.834521 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.096975    0.733304    0.932967    6.767488 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net33 (net)
                      0.733332    0.002669    6.770157 ^ _664_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.770157   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.024240    0.228313    0.099165   20.099165 ^ clk (in)
                                                         clk (net)
                      0.228314    0.000000   20.099165 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049256    0.203532    0.449289   20.548454 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.203532    0.000417   20.548872 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.029243    0.173335    0.420364   20.969236 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.173335    0.000266   20.969501 ^ _664_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.869503   clock uncertainty
                                  0.000000   20.869503   clock reconvergence pessimism
                                  0.390357   21.259861   library recovery time
                                             21.259861   data required time
---------------------------------------------------------------------------------------------
                                             21.259861   data required time
                                             -6.770157   data arrival time
---------------------------------------------------------------------------------------------
                                             14.489702   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _665_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004799    0.218958    0.077046    4.077046 ^ rst_n (in)
                                                         rst_n (net)
                      0.218958    0.000000    4.077046 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.039123    1.143162    0.917167    4.994213 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      1.143162    0.000715    4.994929 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.059362    0.873150    0.837928    5.832856 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.873160    0.001665    5.834521 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.096975    0.733304    0.932967    6.767488 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net33 (net)
                      0.733329    0.002522    6.770010 ^ _665_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.770010   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.024240    0.228313    0.099165   20.099165 ^ clk (in)
                                                         clk (net)
                      0.228314    0.000000   20.099165 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049256    0.203532    0.449289   20.548454 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.203532    0.000417   20.548872 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.029243    0.173335    0.420364   20.969236 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.173335    0.000181   20.969418 ^ _665_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.869417   clock uncertainty
                                  0.000000   20.869417   clock reconvergence pessimism
                                  0.390357   21.259775   library recovery time
                                             21.259775   data required time
---------------------------------------------------------------------------------------------
                                             21.259775   data required time
                                             -6.770010   data arrival time
---------------------------------------------------------------------------------------------
                                             14.489764   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _669_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004799    0.218958    0.077046    4.077046 ^ rst_n (in)
                                                         rst_n (net)
                      0.218958    0.000000    4.077046 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.039123    1.143162    0.917167    4.994213 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      1.143162    0.000715    4.994929 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.059362    0.873150    0.837928    5.832856 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.873160    0.001665    5.834521 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.096975    0.733304    0.932967    6.767488 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net33 (net)
                      0.733328    0.002422    6.769910 ^ _669_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.769910   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.024240    0.228313    0.099165   20.099165 ^ clk (in)
                                                         clk (net)
                      0.228314    0.000000   20.099165 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049256    0.203532    0.449289   20.548454 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.203532    0.000417   20.548872 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.029243    0.173335    0.420364   20.969236 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.173335    0.000222   20.969458 ^ _669_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.869457   clock uncertainty
                                  0.000000   20.869457   clock reconvergence pessimism
                                  0.390357   21.259815   library recovery time
                                             21.259815   data required time
---------------------------------------------------------------------------------------------
                                             21.259815   data required time
                                             -6.769910   data arrival time
---------------------------------------------------------------------------------------------
                                             14.489905   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _670_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004799    0.218958    0.077046    4.077046 ^ rst_n (in)
                                                         rst_n (net)
                      0.218958    0.000000    4.077046 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.039123    1.143162    0.917167    4.994213 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      1.143162    0.000715    4.994929 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.059362    0.873150    0.837928    5.832856 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.873160    0.001665    5.834521 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.096975    0.733304    0.932967    6.767488 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net33 (net)
                      0.733328    0.002426    6.769914 ^ _670_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.769914   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.024240    0.228313    0.099165   20.099165 ^ clk (in)
                                                         clk (net)
                      0.228314    0.000000   20.099165 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049256    0.203532    0.449289   20.548454 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.203532    0.000417   20.548872 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.029243    0.173335    0.420364   20.969236 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.173335    0.000341   20.969578 ^ _670_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.869577   clock uncertainty
                                  0.000000   20.869577   clock reconvergence pessimism
                                  0.390357   21.259935   library recovery time
                                             21.259935   data required time
---------------------------------------------------------------------------------------------
                                             21.259935   data required time
                                             -6.769914   data arrival time
---------------------------------------------------------------------------------------------
                                             14.490020   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _671_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004799    0.218958    0.077046    4.077046 ^ rst_n (in)
                                                         rst_n (net)
                      0.218958    0.000000    4.077046 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.039123    1.143162    0.917167    4.994213 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      1.143162    0.000715    4.994929 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.059362    0.873150    0.837928    5.832856 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.873160    0.001665    5.834521 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.096975    0.733304    0.932967    6.767488 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net33 (net)
                      0.733329    0.002459    6.769948 ^ _671_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.769948   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.024240    0.228313    0.099165   20.099165 ^ clk (in)
                                                         clk (net)
                      0.228314    0.000000   20.099165 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049256    0.203532    0.449289   20.548454 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.203532    0.000417   20.548872 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.029243    0.173335    0.420364   20.969236 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.173335    0.000368   20.969603 ^ _671_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.869604   clock uncertainty
                                  0.000000   20.869604   clock reconvergence pessimism
                                  0.390357   21.259962   library recovery time
                                             21.259962   data required time
---------------------------------------------------------------------------------------------
                                             21.259962   data required time
                                             -6.769948   data arrival time
---------------------------------------------------------------------------------------------
                                             14.490014   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _668_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004799    0.218958    0.077046    4.077046 ^ rst_n (in)
                                                         rst_n (net)
                      0.218958    0.000000    4.077046 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.039123    1.143162    0.917167    4.994213 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      1.143162    0.000715    4.994929 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.059362    0.873150    0.837928    5.832856 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.873160    0.001665    5.834521 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.096975    0.733304    0.932967    6.767488 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net33 (net)
                      0.733315    0.001342    6.768830 ^ _668_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.768830   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.024240    0.228313    0.099165   20.099165 ^ clk (in)
                                                         clk (net)
                      0.228314    0.000000   20.099165 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049256    0.203532    0.449289   20.548454 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.203532    0.000417   20.548872 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.029243    0.173335    0.420364   20.969236 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.173335    0.000297   20.969532 ^ _668_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.869532   clock uncertainty
                                  0.000000   20.869532   clock reconvergence pessimism
                                  0.390359   21.259892   library recovery time
                                             21.259892   data required time
---------------------------------------------------------------------------------------------
                                             21.259892   data required time
                                             -6.768830   data arrival time
---------------------------------------------------------------------------------------------
                                             14.491062   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _666_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004799    0.218958    0.077046    4.077046 ^ rst_n (in)
                                                         rst_n (net)
                      0.218958    0.000000    4.077046 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.039123    1.143162    0.917167    4.994213 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      1.143162    0.000715    4.994929 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.059362    0.873150    0.837928    5.832856 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.873160    0.001665    5.834521 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.096975    0.733304    0.932967    6.767488 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net33 (net)
                      0.733326    0.002272    6.769760 ^ _666_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.769760   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.024240    0.228313    0.099165   20.099165 ^ clk (in)
                                                         clk (net)
                      0.228314    0.000000   20.099165 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049256    0.203532    0.449289   20.548454 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.203532    0.000645   20.549099 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.030861    0.175781    0.422242   20.971340 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.175781    0.000442   20.971783 ^ _666_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.871782   clock uncertainty
                                  0.000000   20.871782   clock reconvergence pessimism
                                  0.390807   21.262590   library recovery time
                                             21.262590   data required time
---------------------------------------------------------------------------------------------
                                             21.262590   data required time
                                             -6.769760   data arrival time
---------------------------------------------------------------------------------------------
                                             14.492830   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _667_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004799    0.218958    0.077046    4.077046 ^ rst_n (in)
                                                         rst_n (net)
                      0.218958    0.000000    4.077046 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.039123    1.143162    0.917167    4.994213 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      1.143162    0.000715    4.994929 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.059362    0.873150    0.837928    5.832856 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.873160    0.001665    5.834521 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.096975    0.733304    0.932967    6.767488 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net33 (net)
                      0.733315    0.001369    6.768857 ^ _667_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.768857   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.024240    0.228313    0.099165   20.099165 ^ clk (in)
                                                         clk (net)
                      0.228314    0.000000   20.099165 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049256    0.203532    0.449289   20.548454 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.203532    0.000645   20.549099 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.030861    0.175781    0.422242   20.971340 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.175781    0.000414   20.971754 ^ _667_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.871756   clock uncertainty
                                  0.000000   20.871756   clock reconvergence pessimism
                                  0.390808   21.262562   library recovery time
                                             21.262562   data required time
---------------------------------------------------------------------------------------------
                                             21.262562   data required time
                                             -6.768857   data arrival time
---------------------------------------------------------------------------------------------
                                             14.493705   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _648_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004799    0.218958    0.077046    4.077046 ^ rst_n (in)
                                                         rst_n (net)
                      0.218958    0.000000    4.077046 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.039123    1.143162    0.917167    4.994213 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      1.143162    0.000715    4.994929 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.059362    0.873150    0.837928    5.832856 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.873160    0.001665    5.834521 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.096975    0.733304    0.932967    6.767488 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net33 (net)
                      0.733314    0.001262    6.768750 ^ _648_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.768750   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.024240    0.228313    0.099165   20.099165 ^ clk (in)
                                                         clk (net)
                      0.228314    0.000000   20.099165 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049256    0.203532    0.449289   20.548454 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.203532    0.000645   20.549099 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.030861    0.175781    0.422242   20.971340 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.175781    0.000393   20.971733 ^ _648_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.871733   clock uncertainty
                                  0.000000   20.871733   clock reconvergence pessimism
                                  0.390808   21.262541   library recovery time
                                             21.262541   data required time
---------------------------------------------------------------------------------------------
                                             21.262541   data required time
                                             -6.768750   data arrival time
---------------------------------------------------------------------------------------------
                                             14.493792   slack (MET)


Startpoint: _648_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _648_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.024240    0.228313    0.099165    0.099165 ^ clk (in)
                                                         clk (net)
                      0.228314    0.000000    0.099165 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049256    0.203532    0.449288    0.548453 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.203532    0.000645    0.549098 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.030861    0.175781    0.422242    0.971340 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.175781    0.000393    0.971733 ^ _648_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     1    0.007005    0.368455    1.719871    2.691605 ^ _648_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaled (net)
                      0.368455    0.000098    2.691703 ^ fanout27/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     5    0.053541    0.795040    0.839540    3.531243 ^ fanout27/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                                         net27 (net)
                      0.795044    0.000913    3.532156 ^ fanout26/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    10    0.061021    0.893618    0.825651    4.357807 ^ fanout26/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net26 (net)
                      0.893618    0.000336    4.358143 ^ _413_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.005359    0.677547    0.796379    5.154522 ^ _413_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _160_ (net)
                      0.677547    0.000111    5.154634 ^ _414_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.006207    0.314452    0.597066    5.751699 ^ _414_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _021_ (net)
                      0.314452    0.000133    5.751832 ^ _648_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.751832   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.024240    0.228313    0.099165   20.099165 ^ clk (in)
                                                         clk (net)
                      0.228314    0.000000   20.099165 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049256    0.203532    0.449289   20.548454 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.203532    0.000645   20.549099 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.030861    0.175781    0.422242   20.971340 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.175781    0.000393   20.971733 ^ _648_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.871733   clock uncertainty
                                  0.000000   20.871733   clock reconvergence pessimism
                                 -0.620858   20.250875   library setup time
                                             20.250875   data required time
---------------------------------------------------------------------------------------------
                                             20.250875   data required time
                                             -5.751832   data arrival time
---------------------------------------------------------------------------------------------
                                             14.499043   slack (MET)


Startpoint: _664_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _667_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.024240    0.228313    0.099165    0.099165 ^ clk (in)
                                                         clk (net)
                      0.228314    0.000000    0.099165 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049256    0.203532    0.449288    0.548453 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.203532    0.000417    0.548870 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.029243    0.173335    0.420365    0.969236 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.173335    0.000266    0.969502 ^ _664_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.031766    0.993941    2.135794    3.105296 ^ _664_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[0] (net)
                      0.993941    0.000367    3.105663 ^ _360_/A2 (gf180mcu_fd_sc_mcu7t5v0__and3_1)
     3    0.017784    0.657022    1.062873    4.168536 ^ _360_/Z (gf180mcu_fd_sc_mcu7t5v0__and3_1)
                                                         _123_ (net)
                      0.657022    0.000231    4.168767 ^ _364_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     1    0.004132    0.239472    0.506268    4.675035 ^ _364_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                                         _126_ (net)
                      0.239472    0.000048    4.675083 ^ _365_/A4 (gf180mcu_fd_sc_mcu7t5v0__and4_1)
     1    0.006305    0.404913    1.004671    5.679753 ^ _365_/Z (gf180mcu_fd_sc_mcu7t5v0__and4_1)
                                                         _003_ (net)
                      0.404913    0.000096    5.679850 ^ _667_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.679850   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.024240    0.228313    0.099165   20.099165 ^ clk (in)
                                                         clk (net)
                      0.228314    0.000000   20.099165 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049256    0.203532    0.449289   20.548454 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.203532    0.000645   20.549099 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.030861    0.175781    0.422242   20.971340 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.175781    0.000414   20.971754 ^ _667_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.871756   clock uncertainty
                                  0.000000   20.871756   clock reconvergence pessimism
                                 -0.639552   20.232204   library setup time
                                             20.232204   data required time
---------------------------------------------------------------------------------------------
                                             20.232204   data required time
                                             -5.679850   data arrival time
---------------------------------------------------------------------------------------------
                                             14.552355   slack (MET)



