// Seed: 1758287881
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  always if (id_2) disable id_7;
  assign id_2 = 1;
  if (id_5) begin : LABEL_0
    wire id_8;
    wire id_9, id_10;
  end
endmodule
module module_1 (
    input uwire id_0,
    input wand  id_1
);
  wire id_3;
  assign id_3 = id_3;
  wire id_4;
  wire id_5;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_5,
      id_4,
      id_4,
      id_4
  );
endmodule
