{
  "module_name": "iwl-csr.h",
  "hash_id": "c190b257ade4067097f334337538997550e6da89f1a8164c09b00896abc3005d",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/wireless/intel/iwlwifi/iwl-csr.h",
  "human_readable_source": " \n \n#ifndef __iwl_csr_h__\n#define __iwl_csr_h__\n \n#define CSR_BASE    (0x000)\n\n#define CSR_HW_IF_CONFIG_REG    (CSR_BASE+0x000)  \n#define CSR_INT_COALESCING      (CSR_BASE+0x004)  \n#define CSR_INT                 (CSR_BASE+0x008)  \n#define CSR_INT_MASK            (CSR_BASE+0x00c)  \n#define CSR_FH_INT_STATUS       (CSR_BASE+0x010)  \n#define CSR_GPIO_IN             (CSR_BASE+0x018)  \n#define CSR_RESET               (CSR_BASE+0x020)  \n#define CSR_GP_CNTRL            (CSR_BASE+0x024)\n#define CSR_FUNC_SCRATCH        (CSR_BASE+0x02c)  \n\n \n#define CSR_INT_PERIODIC_REG\t(CSR_BASE+0x005)\n\n \n#define CSR_HW_REV              (CSR_BASE+0x028)\n\n \n#define CSR_HW_RF_ID\t\t(CSR_BASE+0x09c)\n\n \n#define CSR_EEPROM_REG          (CSR_BASE+0x02c)\n#define CSR_EEPROM_GP           (CSR_BASE+0x030)\n#define CSR_OTP_GP_REG   \t(CSR_BASE+0x034)\n\n#define CSR_GIO_REG\t\t(CSR_BASE+0x03C)\n#define CSR_GP_UCODE_REG\t(CSR_BASE+0x048)\n#define CSR_GP_DRIVER_REG\t(CSR_BASE+0x050)\n\n \n#define CSR_UCODE_DRV_GP1       (CSR_BASE+0x054)\n#define CSR_UCODE_DRV_GP1_SET   (CSR_BASE+0x058)\n#define CSR_UCODE_DRV_GP1_CLR   (CSR_BASE+0x05c)\n#define CSR_UCODE_DRV_GP2       (CSR_BASE+0x060)\n\n#define CSR_MBOX_SET_REG\t(CSR_BASE + 0x88)\n\n#define CSR_LED_REG             (CSR_BASE+0x094)\n#define CSR_DRAM_INT_TBL_REG\t(CSR_BASE+0x0A0)\n#define CSR_MAC_SHADOW_REG_CTRL\t\t(CSR_BASE + 0x0A8)  \n#define CSR_MAC_SHADOW_REG_CTRL_RX_WAKE\tBIT(20)\n#define CSR_MAC_SHADOW_REG_CTL2\t\t(CSR_BASE + 0x0AC)\n#define CSR_MAC_SHADOW_REG_CTL2_RX_WAKE\t0xFFFF\n\n \n#define CSR_LTR_LONG_VAL_AD\t\t\t(CSR_BASE + 0x0D4)\n#define CSR_LTR_LONG_VAL_AD_NO_SNOOP_REQ\t0x80000000\n#define CSR_LTR_LONG_VAL_AD_NO_SNOOP_SCALE\t0x1c000000\n#define CSR_LTR_LONG_VAL_AD_NO_SNOOP_VAL\t0x03ff0000\n#define CSR_LTR_LONG_VAL_AD_SNOOP_REQ\t\t0x00008000\n#define CSR_LTR_LONG_VAL_AD_SNOOP_SCALE\t\t0x00001c00\n#define CSR_LTR_LONG_VAL_AD_SNOOP_VAL\t\t0x000003ff\n#define CSR_LTR_LONG_VAL_AD_SCALE_USEC\t\t2\n\n#define CSR_LTR_LAST_MSG\t\t\t(CSR_BASE + 0x0DC)\n\n \n#define CSR_GIO_CHICKEN_BITS    (CSR_BASE+0x100)\n\n#define CSR_IPC_SLEEP_CONTROL\t(CSR_BASE + 0x114)\n#define CSR_IPC_SLEEP_CONTROL_SUSPEND\t0x3\n#define CSR_IPC_SLEEP_CONTROL_RESUME\t0\n\n \n#define CSR_DOORBELL_VECTOR\t(CSR_BASE + 0x130)\n\n \n#define CSR_HOST_CHICKEN\t(CSR_BASE + 0x204)\n#define CSR_HOST_CHICKEN_PM_IDLE_SRC_DIS_SB_PME\tBIT(19)\n\n \n#define CSR_ANA_PLL_CFG         (CSR_BASE+0x20c)\n\n \n#define CSR_MONITOR_CFG_REG\t\t(CSR_BASE+0x214)\n#define CSR_MONITOR_STATUS_REG\t\t(CSR_BASE+0x228)\n#define CSR_MONITOR_XTAL_RESOURCES\t(0x00000010)\n\n \n#define CSR_HW_REV_WA_REG\t\t(CSR_BASE+0x22C)\n\n#define CSR_DBG_HPET_MEM_REG\t\t(CSR_BASE+0x240)\n#define CSR_DBG_LINK_PWR_MGMT_REG\t(CSR_BASE+0x250)\n\n \n#define CSR_FUNC_SCRATCH_INIT_VALUE\t\t(0x01010101)\n\n \n#define CSR_HW_IF_CONFIG_REG_MSK_MAC_STEP_DASH\t(0x0000000F)\n#define CSR_HW_IF_CONFIG_REG_BIT_MONITOR_SRAM\t(0x00000080)\n#define CSR_HW_IF_CONFIG_REG_MSK_BOARD_VER\t(0x000000C0)\n#define CSR_HW_IF_CONFIG_REG_BIT_MAC_SI\t\t(0x00000100)\n#define CSR_HW_IF_CONFIG_REG_BIT_RADIO_SI\t(0x00000200)\n#define CSR_HW_IF_CONFIG_REG_D3_DEBUG\t\t(0x00000200)\n#define CSR_HW_IF_CONFIG_REG_MSK_PHY_TYPE\t(0x00000C00)\n#define CSR_HW_IF_CONFIG_REG_MSK_PHY_DASH\t(0x00003000)\n#define CSR_HW_IF_CONFIG_REG_MSK_PHY_STEP\t(0x0000C000)\n\n#define CSR_HW_IF_CONFIG_REG_POS_MAC_DASH\t(0)\n#define CSR_HW_IF_CONFIG_REG_POS_MAC_STEP\t(2)\n#define CSR_HW_IF_CONFIG_REG_POS_BOARD_VER\t(6)\n#define CSR_HW_IF_CONFIG_REG_POS_PHY_TYPE\t(10)\n#define CSR_HW_IF_CONFIG_REG_POS_PHY_DASH\t(12)\n#define CSR_HW_IF_CONFIG_REG_POS_PHY_STEP\t(14)\n\n#define CSR_HW_IF_CONFIG_REG_BIT_HAP_WAKE_L1A\t(0x00080000)\n#define CSR_HW_IF_CONFIG_REG_BIT_EEPROM_OWN_SEM\t(0x00200000)\n#define CSR_HW_IF_CONFIG_REG_BIT_NIC_READY\t(0x00400000)  \n#define CSR_HW_IF_CONFIG_REG_BIT_NIC_PREPARE_DONE (0x02000000)  \n#define CSR_HW_IF_CONFIG_REG_PREPARE\t\t  (0x08000000)  \n#define CSR_HW_IF_CONFIG_REG_ENABLE_PME\t\t  (0x10000000)\n#define CSR_HW_IF_CONFIG_REG_PERSIST_MODE\t  (0x40000000)  \n\n#define CSR_MBOX_SET_REG_OS_ALIVE\t\tBIT(5)\n\n#define CSR_INT_PERIODIC_DIS\t\t\t(0x00)  \n#define CSR_INT_PERIODIC_ENA\t\t\t(0xFF)  \n\n \n#define CSR_INT_BIT_FH_RX        (1 << 31)  \n#define CSR_INT_BIT_HW_ERR       (1 << 29)  \n#define CSR_INT_BIT_RX_PERIODIC\t (1 << 28)  \n#define CSR_INT_BIT_FH_TX        (1 << 27)  \n#define CSR_INT_BIT_SCD          (1 << 26)  \n#define CSR_INT_BIT_SW_ERR       (1 << 25)  \n#define CSR_INT_BIT_RF_KILL      (1 << 7)   \n#define CSR_INT_BIT_CT_KILL      (1 << 6)   \n#define CSR_INT_BIT_SW_RX        (1 << 3)   \n#define CSR_INT_BIT_WAKEUP       (1 << 1)   \n#define CSR_INT_BIT_ALIVE        (1 << 0)   \n\n#define CSR_INI_SET_MASK\t(CSR_INT_BIT_FH_RX   | \\\n\t\t\t\t CSR_INT_BIT_HW_ERR  | \\\n\t\t\t\t CSR_INT_BIT_FH_TX   | \\\n\t\t\t\t CSR_INT_BIT_SW_ERR  | \\\n\t\t\t\t CSR_INT_BIT_RF_KILL | \\\n\t\t\t\t CSR_INT_BIT_SW_RX   | \\\n\t\t\t\t CSR_INT_BIT_WAKEUP  | \\\n\t\t\t\t CSR_INT_BIT_ALIVE   | \\\n\t\t\t\t CSR_INT_BIT_RX_PERIODIC)\n\n \n#define CSR_FH_INT_BIT_ERR       (1 << 31)  \n#define CSR_FH_INT_BIT_HI_PRIOR  (1 << 30)  \n#define CSR_FH_INT_BIT_RX_CHNL1  (1 << 17)  \n#define CSR_FH_INT_BIT_RX_CHNL0  (1 << 16)  \n#define CSR_FH_INT_BIT_TX_CHNL1  (1 << 1)   \n#define CSR_FH_INT_BIT_TX_CHNL0  (1 << 0)   \n\n#define CSR_FH_INT_RX_MASK\t(CSR_FH_INT_BIT_HI_PRIOR | \\\n\t\t\t\tCSR_FH_INT_BIT_RX_CHNL1 | \\\n\t\t\t\tCSR_FH_INT_BIT_RX_CHNL0)\n\n#define CSR_FH_INT_TX_MASK\t(CSR_FH_INT_BIT_TX_CHNL1 | \\\n\t\t\t\tCSR_FH_INT_BIT_TX_CHNL0)\n\n \n#define CSR_GPIO_IN_BIT_AUX_POWER                   (0x00000200)\n#define CSR_GPIO_IN_VAL_VAUX_PWR_SRC                (0x00000000)\n#define CSR_GPIO_IN_VAL_VMAIN_PWR_SRC               (0x00000200)\n\n \n#define CSR_RESET_REG_FLAG_NEVO_RESET                (0x00000001)\n#define CSR_RESET_REG_FLAG_FORCE_NMI                 (0x00000002)\n#define CSR_RESET_REG_FLAG_SW_RESET\t\t     (0x00000080)\n#define CSR_RESET_REG_FLAG_MASTER_DISABLED           (0x00000100)\n#define CSR_RESET_REG_FLAG_STOP_MASTER               (0x00000200)\n#define CSR_RESET_LINK_PWR_MGMT_DISABLED             (0x80000000)\n\n \n#define CSR_GP_CNTRL_REG_FLAG_MAC_CLOCK_READY\t     (0x00000001)\n#define CSR_GP_CNTRL_REG_FLAG_INIT_DONE\t\t     (0x00000004)\n#define CSR_GP_CNTRL_REG_FLAG_MAC_ACCESS_REQ\t     (0x00000008)\n#define CSR_GP_CNTRL_REG_FLAG_GOING_TO_SLEEP\t     (0x00000010)\n#define CSR_GP_CNTRL_REG_FLAG_XTAL_ON\t\t     (0x00000400)\n\n#define CSR_GP_CNTRL_REG_VAL_MAC_ACCESS_EN\t     (0x00000001)\n\n#define CSR_GP_CNTRL_REG_MSK_POWER_SAVE_TYPE         (0x07000000)\n#define CSR_GP_CNTRL_REG_FLAG_RFKILL_WAKE_L1A_EN     (0x04000000)\n#define CSR_GP_CNTRL_REG_FLAG_HW_RF_KILL_SW          (0x08000000)\n\n \n#define CSR_GP_CNTRL_REG_FLAG_MAC_INIT\t\t\tBIT(6)\n#define CSR_GP_CNTRL_REG_FLAG_ROM_START\t\t\tBIT(7)\n#define CSR_GP_CNTRL_REG_FLAG_MAC_STATUS\t\tBIT(20)\n#define CSR_GP_CNTRL_REG_FLAG_BZ_MAC_ACCESS_REQ\t\tBIT(21)\n#define CSR_GP_CNTRL_REG_FLAG_BUS_MASTER_DISABLE_STATUS\tBIT(28)\n#define CSR_GP_CNTRL_REG_FLAG_BUS_MASTER_DISABLE_REQ\tBIT(29)\n#define CSR_GP_CNTRL_REG_FLAG_SW_RESET\t\t\tBIT(31)\n\n \n#define CSR_HW_REV_STEP_DASH(_val)     ((_val) & CSR_HW_IF_CONFIG_REG_MSK_MAC_STEP_DASH)\n#define CSR_HW_REV_TYPE(_val)          (((_val) & 0x000FFF0) >> 4)\n\n \n#define CSR_HW_RFID_FLAVOR(_val)       (((_val) & 0x000000F) >> 0)\n#define CSR_HW_RFID_DASH(_val)         (((_val) & 0x00000F0) >> 4)\n#define CSR_HW_RFID_STEP(_val)         (((_val) & 0x0000F00) >> 8)\n#define CSR_HW_RFID_TYPE(_val)         (((_val) & 0x0FFF000) >> 12)\n#define CSR_HW_RFID_IS_CDB(_val)       (((_val) & 0x10000000) >> 28)\n#define CSR_HW_RFID_IS_JACKET(_val)    (((_val) & 0x20000000) >> 29)\n\n \nenum {\n\tSILICON_A_STEP = 0,\n\tSILICON_B_STEP,\n\tSILICON_C_STEP,\n\tSILICON_D_STEP,\n\tSILICON_E_STEP,\n\tSILICON_Z_STEP = 0xf,\n};\n\n\n#define CSR_HW_REV_TYPE_MSK\t\t(0x000FFF0)\n#define CSR_HW_REV_TYPE_5300\t\t(0x0000020)\n#define CSR_HW_REV_TYPE_5350\t\t(0x0000030)\n#define CSR_HW_REV_TYPE_5100\t\t(0x0000050)\n#define CSR_HW_REV_TYPE_5150\t\t(0x0000040)\n#define CSR_HW_REV_TYPE_1000\t\t(0x0000060)\n#define CSR_HW_REV_TYPE_6x00\t\t(0x0000070)\n#define CSR_HW_REV_TYPE_6x50\t\t(0x0000080)\n#define CSR_HW_REV_TYPE_6150\t\t(0x0000084)\n#define CSR_HW_REV_TYPE_6x05\t\t(0x00000B0)\n#define CSR_HW_REV_TYPE_6x30\t\tCSR_HW_REV_TYPE_6x05\n#define CSR_HW_REV_TYPE_6x35\t\tCSR_HW_REV_TYPE_6x05\n#define CSR_HW_REV_TYPE_2x30\t\t(0x00000C0)\n#define CSR_HW_REV_TYPE_2x00\t\t(0x0000100)\n#define CSR_HW_REV_TYPE_105\t\t(0x0000110)\n#define CSR_HW_REV_TYPE_135\t\t(0x0000120)\n#define CSR_HW_REV_TYPE_3160\t\t(0x0000164)\n#define CSR_HW_REV_TYPE_7265D\t\t(0x0000210)\n#define CSR_HW_REV_TYPE_NONE\t\t(0x00001F0)\n#define CSR_HW_REV_TYPE_QNJ\t\t(0x0000360)\n#define CSR_HW_REV_TYPE_QNJ_B0\t\t(0x0000361)\n#define CSR_HW_REV_TYPE_QU_B0\t\t(0x0000331)\n#define CSR_HW_REV_TYPE_QU_C0\t\t(0x0000332)\n#define CSR_HW_REV_TYPE_QUZ\t\t(0x0000351)\n#define CSR_HW_REV_TYPE_HR_CDB\t\t(0x0000340)\n#define CSR_HW_REV_TYPE_SO\t\t(0x0000370)\n#define CSR_HW_REV_TYPE_TY\t\t(0x0000420)\n\n \n#define CSR_HW_RF_ID_TYPE_JF\t\t(0x00105100)\n#define CSR_HW_RF_ID_TYPE_HR\t\t(0x0010A000)\n#define CSR_HW_RF_ID_TYPE_HR1\t\t(0x0010c100)\n#define CSR_HW_RF_ID_TYPE_HRCDB\t\t(0x00109F00)\n#define CSR_HW_RF_ID_TYPE_GF\t\t(0x0010D000)\n#define CSR_HW_RF_ID_TYPE_GF4\t\t(0x0010E000)\n#define CSR_HW_RF_ID_TYPE_MS\t\t(0x00111000)\n\n \n#define CSR_HW_RF_STEP(_val) (((_val) >> 8) & 0xF)\n\n \n#define CSR_EEPROM_REG_READ_VALID_MSK\t(0x00000001)\n#define CSR_EEPROM_REG_BIT_CMD\t\t(0x00000002)\n#define CSR_EEPROM_REG_MSK_ADDR\t\t(0x0000FFFC)\n#define CSR_EEPROM_REG_MSK_DATA\t\t(0xFFFF0000)\n\n \n#define CSR_EEPROM_GP_VALID_MSK\t\t(0x00000007)  \n#define CSR_EEPROM_GP_IF_OWNER_MSK\t(0x00000180)\n#define CSR_EEPROM_GP_BAD_SIGNATURE_BOTH_EEP_AND_OTP\t(0x00000000)\n#define CSR_EEPROM_GP_BAD_SIG_EEP_GOOD_SIG_OTP\t\t(0x00000001)\n#define CSR_EEPROM_GP_GOOD_SIG_EEP_LESS_THAN_4K\t\t(0x00000002)\n#define CSR_EEPROM_GP_GOOD_SIG_EEP_MORE_THAN_4K\t\t(0x00000004)\n\n \n#define CSR_OTP_GP_REG_DEVICE_SELECT\t(0x00010000)  \n#define CSR_OTP_GP_REG_OTP_ACCESS_MODE\t(0x00020000)  \n#define CSR_OTP_GP_REG_ECC_CORR_STATUS_MSK          (0x00100000)  \n#define CSR_OTP_GP_REG_ECC_UNCORR_STATUS_MSK        (0x00200000)  \n\n \n#define CSR_GP_REG_POWER_SAVE_STATUS_MSK            (0x03000000)  \n#define CSR_GP_REG_NO_POWER_SAVE            (0x00000000)\n#define CSR_GP_REG_MAC_POWER_SAVE           (0x01000000)\n#define CSR_GP_REG_PHY_POWER_SAVE           (0x02000000)\n#define CSR_GP_REG_POWER_SAVE_ERROR         (0x03000000)\n\n\n \n#define CSR_GIO_REG_VAL_L0S_DISABLED\t(0x00000002)\n\n \n#define CSR_UCODE_DRV_GP1_BIT_MAC_SLEEP             (0x00000001)\n#define CSR_UCODE_SW_BIT_RFKILL                     (0x00000002)\n#define CSR_UCODE_DRV_GP1_BIT_CMD_BLOCKED           (0x00000004)\n#define CSR_UCODE_DRV_GP1_REG_BIT_CT_KILL_EXIT      (0x00000008)\n#define CSR_UCODE_DRV_GP1_BIT_D3_CFG_COMPLETE       (0x00000020)\n\n \n#define CSR_GP_DRIVER_REG_BIT_RADIO_SKU_MSK\t    (0x00000003)\n#define CSR_GP_DRIVER_REG_BIT_RADIO_SKU_3x3_HYB\t    (0x00000000)\n#define CSR_GP_DRIVER_REG_BIT_RADIO_SKU_2x2_HYB\t    (0x00000001)\n#define CSR_GP_DRIVER_REG_BIT_RADIO_SKU_2x2_IPA\t    (0x00000002)\n#define CSR_GP_DRIVER_REG_BIT_CALIB_VERSION6\t    (0x00000004)\n#define CSR_GP_DRIVER_REG_BIT_6050_1x2\t\t    (0x00000008)\n\n#define CSR_GP_DRIVER_REG_BIT_RADIO_IQ_INVER\t    (0x00000080)\n\n \n#define CSR_GIO_CHICKEN_BITS_REG_BIT_L1A_NO_L0S_RX  (0x00800000)\n#define CSR_GIO_CHICKEN_BITS_REG_BIT_DIS_L0S_EXIT_TIMER  (0x20000000)\n\n \n#define CSR_LED_BSM_CTRL_MSK (0xFFFFFFDF)\n#define CSR_LED_REG_TURN_ON (0x60)\n#define CSR_LED_REG_TURN_OFF (0x20)\n\n \n#define CSR50_ANA_PLL_CFG_VAL        (0x00880300)\n\n \n#define CSR_DBG_HPET_MEM_REG_VAL\t(0xFFFF0000)\n\n \n#define CSR_DRAM_INT_TBL_ENABLE\t\t(1 << 31)\n#define CSR_DRAM_INIT_TBL_WRITE_POINTER\t(1 << 28)\n#define CSR_DRAM_INIT_TBL_WRAP_CHECK\t(1 << 27)\n\n \n\n \n#define HEEP_CTRL_WRD_PCIEX_CTRL_REG\t(CSR_BASE+0x0ec)\n#define HEEP_CTRL_WRD_PCIEX_DATA_REG\t(CSR_BASE+0x0f4)\n\n \n#define HBUS_BASE\t(0x400)\n\n \n#define HBUS_TARG_MEM_RADDR     (HBUS_BASE+0x00c)\n#define HBUS_TARG_MEM_WADDR     (HBUS_BASE+0x010)\n#define HBUS_TARG_MEM_WDAT      (HBUS_BASE+0x018)\n#define HBUS_TARG_MEM_RDAT      (HBUS_BASE+0x01c)\n\n \n#define HBUS_TARG_MBX_C         (HBUS_BASE+0x030)\n#define HBUS_TARG_MBX_C_REG_BIT_CMD_BLOCKED         (0x00000004)\n\n \n#define HBUS_TARG_PRPH_WADDR    (HBUS_BASE+0x044)\n#define HBUS_TARG_PRPH_RADDR    (HBUS_BASE+0x048)\n#define HBUS_TARG_PRPH_WDAT     (HBUS_BASE+0x04c)\n#define HBUS_TARG_PRPH_RDAT     (HBUS_BASE+0x050)\n\n \n#define HBUS_TARG_TEST_REG\t(HBUS_BASE+0x05c)\n\n \n#define HBUS_TARG_WRPTR         (HBUS_BASE+0x060)\n \n#define HBUS_TARG_WRPTR_Q_SHIFT (16)\n#define HBUS_TARG_WRPTR_RX_Q(q) (((q) + 512) << HBUS_TARG_WRPTR_Q_SHIFT)\n\n \n  \n#define IWL_HOST_INT_TIMEOUT_MAX\t(0xFF)\n#define IWL_HOST_INT_TIMEOUT_DEF\t(0x40)\n#define IWL_HOST_INT_TIMEOUT_MIN\t(0x0)\n#define IWL_HOST_INT_OPER_MODE\t\tBIT(31)\n\n \n\n \nenum dtd_diode_reg {\n\tDTS_DIODE_REG_DIG_VAL\t\t\t= 0x000000FF,  \n\tDTS_DIODE_REG_VREF_LOW\t\t\t= 0x0000FF00,  \n\tDTS_DIODE_REG_VREF_HIGH\t\t\t= 0x00FF0000,  \n\tDTS_DIODE_REG_VREF_ID\t\t\t= 0x03000000,  \n\tDTS_DIODE_REG_PASS_ONCE\t\t\t= 0x80000000,  \n\tDTS_DIODE_REG_FLAGS_MSK\t\t\t= 0xFF000000,  \n \n\tDTS_DIODE_REG_FLAGS_VREFS_ID_POS\t= 0,\n\tDTS_DIODE_REG_FLAGS_VREFS_ID\t\t= 0x00000003,  \n\tDTS_DIODE_REG_FLAGS_PASS_ONCE_POS\t= 7,\n\tDTS_DIODE_REG_FLAGS_PASS_ONCE\t\t= 0x00000080,  \n};\n\n \n\n#define CSR_MSIX_BASE\t\t\t(0x2000)\n#define CSR_MSIX_FH_INT_CAUSES_AD\t(CSR_MSIX_BASE + 0x800)\n#define CSR_MSIX_FH_INT_MASK_AD\t\t(CSR_MSIX_BASE + 0x804)\n#define CSR_MSIX_HW_INT_CAUSES_AD\t(CSR_MSIX_BASE + 0x808)\n#define CSR_MSIX_HW_INT_MASK_AD\t\t(CSR_MSIX_BASE + 0x80C)\n#define CSR_MSIX_AUTOMASK_ST_AD\t\t(CSR_MSIX_BASE + 0x810)\n#define CSR_MSIX_RX_IVAR_AD_REG\t\t(CSR_MSIX_BASE + 0x880)\n#define CSR_MSIX_IVAR_AD_REG\t\t(CSR_MSIX_BASE + 0x890)\n#define CSR_MSIX_PENDING_PBA_AD\t\t(CSR_MSIX_BASE + 0x1000)\n#define CSR_MSIX_RX_IVAR(cause)\t\t(CSR_MSIX_RX_IVAR_AD_REG + (cause))\n#define CSR_MSIX_IVAR(cause)\t\t(CSR_MSIX_IVAR_AD_REG + (cause))\n\n#define MSIX_FH_INT_CAUSES_Q(q)\t\t(q)\n\n \nenum msix_fh_int_causes {\n\tMSIX_FH_INT_CAUSES_Q0\t\t\t= BIT(0),\n\tMSIX_FH_INT_CAUSES_Q1\t\t\t= BIT(1),\n\tMSIX_FH_INT_CAUSES_D2S_CH0_NUM\t\t= BIT(16),\n\tMSIX_FH_INT_CAUSES_D2S_CH1_NUM\t\t= BIT(17),\n\tMSIX_FH_INT_CAUSES_S2D\t\t\t= BIT(19),\n\tMSIX_FH_INT_CAUSES_FH_ERR\t\t= BIT(21),\n};\n\n \n#define MSIX_FH_INT_CAUSES_DATA_QUEUE 0xffff\n\n \nenum msix_hw_int_causes {\n\tMSIX_HW_INT_CAUSES_REG_ALIVE\t\t= BIT(0),\n\tMSIX_HW_INT_CAUSES_REG_WAKEUP\t\t= BIT(1),\n\tMSIX_HW_INT_CAUSES_REG_IML              = BIT(1),\n\tMSIX_HW_INT_CAUSES_REG_RESET_DONE\t= BIT(2),\n\tMSIX_HW_INT_CAUSES_REG_SW_ERR_BZ\t= BIT(5),\n\tMSIX_HW_INT_CAUSES_REG_CT_KILL\t\t= BIT(6),\n\tMSIX_HW_INT_CAUSES_REG_RF_KILL\t\t= BIT(7),\n\tMSIX_HW_INT_CAUSES_REG_PERIODIC\t\t= BIT(8),\n\tMSIX_HW_INT_CAUSES_REG_SW_ERR\t\t= BIT(25),\n\tMSIX_HW_INT_CAUSES_REG_SCD\t\t= BIT(26),\n\tMSIX_HW_INT_CAUSES_REG_FH_TX\t\t= BIT(27),\n\tMSIX_HW_INT_CAUSES_REG_HW_ERR\t\t= BIT(29),\n\tMSIX_HW_INT_CAUSES_REG_HAP\t\t= BIT(30),\n};\n\n#define MSIX_MIN_INTERRUPT_VECTORS\t\t2\n#define MSIX_AUTO_CLEAR_CAUSE\t\t\t0\n#define MSIX_NON_AUTO_CLEAR_CAUSE\t\tBIT(7)\n\n \n\n#define CSR_ADDR_BASE(trans)\t\t\t((trans)->cfg->mac_addr_from_csr)\n#define CSR_MAC_ADDR0_OTP(trans)\t\t(CSR_ADDR_BASE(trans) + 0x00)\n#define CSR_MAC_ADDR1_OTP(trans)\t\t(CSR_ADDR_BASE(trans) + 0x04)\n#define CSR_MAC_ADDR0_STRAP(trans)\t\t(CSR_ADDR_BASE(trans) + 0x08)\n#define CSR_MAC_ADDR1_STRAP(trans)\t\t(CSR_ADDR_BASE(trans) + 0x0c)\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}