TimeQuest Timing Analyzer report for LAB902
Wed Oct 11 20:41:46 2017
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'KEY[2]'
 12. Slow Model Setup: 'LAB901:PROCESSER|Tstep_Q.T0'
 13. Slow Model Setup: 'KEY[1]'
 14. Slow Model Hold: 'KEY[2]'
 15. Slow Model Hold: 'KEY[1]'
 16. Slow Model Hold: 'LAB901:PROCESSER|Tstep_Q.T0'
 17. Slow Model Minimum Pulse Width: 'KEY[1]'
 18. Slow Model Minimum Pulse Width: 'KEY[2]'
 19. Slow Model Minimum Pulse Width: 'LAB901:PROCESSER|Tstep_Q.T0'
 20. Setup Times
 21. Hold Times
 22. Clock to Output Times
 23. Minimum Clock to Output Times
 24. Fast Model Setup Summary
 25. Fast Model Hold Summary
 26. Fast Model Recovery Summary
 27. Fast Model Removal Summary
 28. Fast Model Minimum Pulse Width Summary
 29. Fast Model Setup: 'KEY[2]'
 30. Fast Model Setup: 'LAB901:PROCESSER|Tstep_Q.T0'
 31. Fast Model Setup: 'KEY[1]'
 32. Fast Model Hold: 'KEY[2]'
 33. Fast Model Hold: 'KEY[1]'
 34. Fast Model Hold: 'LAB901:PROCESSER|Tstep_Q.T0'
 35. Fast Model Minimum Pulse Width: 'KEY[1]'
 36. Fast Model Minimum Pulse Width: 'KEY[2]'
 37. Fast Model Minimum Pulse Width: 'LAB901:PROCESSER|Tstep_Q.T0'
 38. Setup Times
 39. Hold Times
 40. Clock to Output Times
 41. Minimum Clock to Output Times
 42. Multicorner Timing Analysis Summary
 43. Setup Times
 44. Hold Times
 45. Clock to Output Times
 46. Minimum Clock to Output Times
 47. Setup Transfers
 48. Hold Transfers
 49. Report TCCS
 50. Report RSKM
 51. Unconstrained Paths
 52. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; LAB902                                                            ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C20F484C7                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                   ;
+-----------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------+
; Clock Name                  ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                         ;
+-----------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------+
; KEY[1]                      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { KEY[1] }                      ;
; KEY[2]                      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { KEY[2] }                      ;
; LAB901:PROCESSER|Tstep_Q.T0 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { LAB901:PROCESSER|Tstep_Q.T0 } ;
+-----------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------+


+---------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                           ;
+------------+-----------------+------------+-------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                  ;
+------------+-----------------+------------+-------------------------------------------------------+
; 91.2 MHz   ; 91.2 MHz        ; KEY[2]     ;                                                       ;
; 539.96 MHz ; 216.08 MHz      ; KEY[1]     ; limit due to high minimum pulse width violation (tch) ;
+------------+-----------------+------------+-------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------+
; Slow Model Setup Summary                             ;
+-----------------------------+--------+---------------+
; Clock                       ; Slack  ; End Point TNS ;
+-----------------------------+--------+---------------+
; KEY[2]                      ; -9.965 ; -737.146      ;
; LAB901:PROCESSER|Tstep_Q.T0 ; -6.287 ; -49.564       ;
; KEY[1]                      ; -0.852 ; -3.314        ;
+-----------------------------+--------+---------------+


+------------------------------------------------------+
; Slow Model Hold Summary                              ;
+-----------------------------+--------+---------------+
; Clock                       ; Slack  ; End Point TNS ;
+-----------------------------+--------+---------------+
; KEY[2]                      ; -1.500 ; -2.919        ;
; KEY[1]                      ; 0.445  ; 0.000         ;
; LAB901:PROCESSER|Tstep_Q.T0 ; 4.898  ; 0.000         ;
+-----------------------------+--------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary               ;
+-----------------------------+--------+---------------+
; Clock                       ; Slack  ; End Point TNS ;
+-----------------------------+--------+---------------+
; KEY[1]                      ; -1.814 ; -25.719       ;
; KEY[2]                      ; -1.469 ; -116.337      ;
; LAB901:PROCESSER|Tstep_Q.T0 ; 0.500  ; 0.000         ;
+-----------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'KEY[2]'                                                                                                                                   ;
+--------+-----------------------------+----------------------------------+-----------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                          ; Launch Clock                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+----------------------------------+-----------------------------+-------------+--------------+------------+------------+
; -9.965 ; LAB901:PROCESSER|Tstep_Q.T1 ; LAB901:PROCESSER|regn:regG|Q[8]  ; KEY[2]                      ; KEY[2]      ; 1.000        ; -0.111     ; 10.892     ;
; -9.959 ; LAB901:PROCESSER|Tstep_Q.T2 ; LAB901:PROCESSER|regn:regG|Q[8]  ; KEY[2]                      ; KEY[2]      ; 1.000        ; -0.111     ; 10.886     ;
; -9.885 ; LAB901:PROCESSER|Tstep_Q.T1 ; LAB901:PROCESSER|regn:regG|Q[7]  ; KEY[2]                      ; KEY[2]      ; 1.000        ; -0.111     ; 10.812     ;
; -9.879 ; LAB901:PROCESSER|Tstep_Q.T2 ; LAB901:PROCESSER|regn:regG|Q[7]  ; KEY[2]                      ; KEY[2]      ; 1.000        ; -0.111     ; 10.806     ;
; -9.711 ; LAB901:PROCESSER|Tstep_Q.T1 ; LAB901:PROCESSER|regn:regG|Q[6]  ; KEY[2]                      ; KEY[2]      ; 1.000        ; -0.111     ; 10.638     ;
; -9.705 ; LAB901:PROCESSER|Tstep_Q.T2 ; LAB901:PROCESSER|regn:regG|Q[6]  ; KEY[2]                      ; KEY[2]      ; 1.000        ; -0.111     ; 10.632     ;
; -9.631 ; LAB901:PROCESSER|Tstep_Q.T1 ; LAB901:PROCESSER|regn:regG|Q[5]  ; KEY[2]                      ; KEY[2]      ; 1.000        ; -0.111     ; 10.558     ;
; -9.625 ; LAB901:PROCESSER|Tstep_Q.T2 ; LAB901:PROCESSER|regn:regG|Q[5]  ; KEY[2]                      ; KEY[2]      ; 1.000        ; -0.111     ; 10.552     ;
; -9.551 ; LAB901:PROCESSER|Tstep_Q.T1 ; LAB901:PROCESSER|regn:regG|Q[4]  ; KEY[2]                      ; KEY[2]      ; 1.000        ; -0.111     ; 10.478     ;
; -9.545 ; LAB901:PROCESSER|Tstep_Q.T2 ; LAB901:PROCESSER|regn:regG|Q[4]  ; KEY[2]                      ; KEY[2]      ; 1.000        ; -0.111     ; 10.472     ;
; -9.501 ; LAB901:PROCESSER|IR[1]      ; LAB901:PROCESSER|regn:regG|Q[8]  ; LAB901:PROCESSER|Tstep_Q.T0 ; KEY[2]      ; 1.000        ; 0.164      ; 10.703     ;
; -9.471 ; LAB901:PROCESSER|Tstep_Q.T1 ; LAB901:PROCESSER|regn:regG|Q[3]  ; KEY[2]                      ; KEY[2]      ; 1.000        ; -0.111     ; 10.398     ;
; -9.465 ; LAB901:PROCESSER|Tstep_Q.T2 ; LAB901:PROCESSER|regn:regG|Q[3]  ; KEY[2]                      ; KEY[2]      ; 1.000        ; -0.111     ; 10.392     ;
; -9.451 ; LAB901:PROCESSER|IR[2]      ; LAB901:PROCESSER|regn:regG|Q[8]  ; LAB901:PROCESSER|Tstep_Q.T0 ; KEY[2]      ; 1.000        ; 0.162      ; 10.651     ;
; -9.421 ; LAB901:PROCESSER|IR[1]      ; LAB901:PROCESSER|regn:regG|Q[7]  ; LAB901:PROCESSER|Tstep_Q.T0 ; KEY[2]      ; 1.000        ; 0.164      ; 10.623     ;
; -9.391 ; LAB901:PROCESSER|Tstep_Q.T1 ; LAB901:PROCESSER|regn:regG|Q[2]  ; KEY[2]                      ; KEY[2]      ; 1.000        ; -0.111     ; 10.318     ;
; -9.385 ; LAB901:PROCESSER|Tstep_Q.T2 ; LAB901:PROCESSER|regn:regG|Q[2]  ; KEY[2]                      ; KEY[2]      ; 1.000        ; -0.111     ; 10.312     ;
; -9.371 ; LAB901:PROCESSER|IR[2]      ; LAB901:PROCESSER|regn:regG|Q[7]  ; LAB901:PROCESSER|Tstep_Q.T0 ; KEY[2]      ; 1.000        ; 0.162      ; 10.571     ;
; -9.341 ; LAB901:PROCESSER|Tstep_Q.T3 ; LAB901:PROCESSER|regn:regG|Q[8]  ; KEY[2]                      ; KEY[2]      ; 1.000        ; 0.325      ; 10.704     ;
; -9.261 ; LAB901:PROCESSER|Tstep_Q.T3 ; LAB901:PROCESSER|regn:regG|Q[7]  ; KEY[2]                      ; KEY[2]      ; 1.000        ; 0.325      ; 10.624     ;
; -9.247 ; LAB901:PROCESSER|IR[1]      ; LAB901:PROCESSER|regn:regG|Q[6]  ; LAB901:PROCESSER|Tstep_Q.T0 ; KEY[2]      ; 1.000        ; 0.164      ; 10.449     ;
; -9.197 ; LAB901:PROCESSER|IR[2]      ; LAB901:PROCESSER|regn:regG|Q[6]  ; LAB901:PROCESSER|Tstep_Q.T0 ; KEY[2]      ; 1.000        ; 0.162      ; 10.397     ;
; -9.167 ; LAB901:PROCESSER|IR[1]      ; LAB901:PROCESSER|regn:regG|Q[5]  ; LAB901:PROCESSER|Tstep_Q.T0 ; KEY[2]      ; 1.000        ; 0.164      ; 10.369     ;
; -9.117 ; LAB901:PROCESSER|IR[2]      ; LAB901:PROCESSER|regn:regG|Q[5]  ; LAB901:PROCESSER|Tstep_Q.T0 ; KEY[2]      ; 1.000        ; 0.162      ; 10.317     ;
; -9.087 ; LAB901:PROCESSER|Tstep_Q.T3 ; LAB901:PROCESSER|regn:regG|Q[6]  ; KEY[2]                      ; KEY[2]      ; 1.000        ; 0.325      ; 10.450     ;
; -9.087 ; LAB901:PROCESSER|IR[1]      ; LAB901:PROCESSER|regn:regG|Q[4]  ; LAB901:PROCESSER|Tstep_Q.T0 ; KEY[2]      ; 1.000        ; 0.164      ; 10.289     ;
; -9.037 ; LAB901:PROCESSER|IR[2]      ; LAB901:PROCESSER|regn:regG|Q[4]  ; LAB901:PROCESSER|Tstep_Q.T0 ; KEY[2]      ; 1.000        ; 0.162      ; 10.237     ;
; -9.007 ; LAB901:PROCESSER|Tstep_Q.T3 ; LAB901:PROCESSER|regn:regG|Q[5]  ; KEY[2]                      ; KEY[2]      ; 1.000        ; 0.325      ; 10.370     ;
; -9.007 ; LAB901:PROCESSER|IR[1]      ; LAB901:PROCESSER|regn:regG|Q[3]  ; LAB901:PROCESSER|Tstep_Q.T0 ; KEY[2]      ; 1.000        ; 0.164      ; 10.209     ;
; -8.960 ; LAB901:PROCESSER|Tstep_Q.T1 ; LAB901:PROCESSER|regn:regG|Q[1]  ; KEY[2]                      ; KEY[2]      ; 1.000        ; -0.111     ; 9.887      ;
; -8.957 ; LAB901:PROCESSER|IR[2]      ; LAB901:PROCESSER|regn:regG|Q[3]  ; LAB901:PROCESSER|Tstep_Q.T0 ; KEY[2]      ; 1.000        ; 0.162      ; 10.157     ;
; -8.954 ; LAB901:PROCESSER|Tstep_Q.T2 ; LAB901:PROCESSER|regn:regG|Q[1]  ; KEY[2]                      ; KEY[2]      ; 1.000        ; -0.111     ; 9.881      ;
; -8.952 ; LAB901:PROCESSER|Tstep_Q.T1 ; LAB901:PROCESSER|regn:reg_2|Q[5] ; KEY[2]                      ; KEY[2]      ; 1.000        ; -0.096     ; 9.894      ;
; -8.946 ; LAB901:PROCESSER|Tstep_Q.T2 ; LAB901:PROCESSER|regn:reg_2|Q[5] ; KEY[2]                      ; KEY[2]      ; 1.000        ; -0.096     ; 9.888      ;
; -8.927 ; LAB901:PROCESSER|Tstep_Q.T3 ; LAB901:PROCESSER|regn:regG|Q[4]  ; KEY[2]                      ; KEY[2]      ; 1.000        ; 0.325      ; 10.290     ;
; -8.927 ; LAB901:PROCESSER|IR[1]      ; LAB901:PROCESSER|regn:regG|Q[2]  ; LAB901:PROCESSER|Tstep_Q.T0 ; KEY[2]      ; 1.000        ; 0.164      ; 10.129     ;
; -8.905 ; LAB901:PROCESSER|IR[3]      ; LAB901:PROCESSER|regn:regG|Q[8]  ; LAB901:PROCESSER|Tstep_Q.T0 ; KEY[2]      ; 1.000        ; 0.163      ; 10.106     ;
; -8.877 ; LAB901:PROCESSER|IR[2]      ; LAB901:PROCESSER|regn:regG|Q[2]  ; LAB901:PROCESSER|Tstep_Q.T0 ; KEY[2]      ; 1.000        ; 0.162      ; 10.077     ;
; -8.847 ; LAB901:PROCESSER|Tstep_Q.T3 ; LAB901:PROCESSER|regn:regG|Q[3]  ; KEY[2]                      ; KEY[2]      ; 1.000        ; 0.325      ; 10.210     ;
; -8.825 ; LAB901:PROCESSER|IR[3]      ; LAB901:PROCESSER|regn:regG|Q[7]  ; LAB901:PROCESSER|Tstep_Q.T0 ; KEY[2]      ; 1.000        ; 0.163      ; 10.026     ;
; -8.767 ; LAB901:PROCESSER|Tstep_Q.T3 ; LAB901:PROCESSER|regn:regG|Q[2]  ; KEY[2]                      ; KEY[2]      ; 1.000        ; 0.325      ; 10.130     ;
; -8.673 ; LAB901:PROCESSER|IR[4]      ; LAB901:PROCESSER|regn:regG|Q[8]  ; LAB901:PROCESSER|Tstep_Q.T0 ; KEY[2]      ; 1.000        ; 0.191      ; 9.902      ;
; -8.651 ; LAB901:PROCESSER|IR[3]      ; LAB901:PROCESSER|regn:regG|Q[6]  ; LAB901:PROCESSER|Tstep_Q.T0 ; KEY[2]      ; 1.000        ; 0.163      ; 9.852      ;
; -8.593 ; LAB901:PROCESSER|IR[4]      ; LAB901:PROCESSER|regn:regG|Q[7]  ; LAB901:PROCESSER|Tstep_Q.T0 ; KEY[2]      ; 1.000        ; 0.191      ; 9.822      ;
; -8.590 ; LAB901:PROCESSER|IR[6]      ; LAB901:PROCESSER|regn:regG|Q[8]  ; LAB901:PROCESSER|Tstep_Q.T0 ; KEY[2]      ; 1.000        ; 0.162      ; 9.790      ;
; -8.571 ; LAB901:PROCESSER|IR[3]      ; LAB901:PROCESSER|regn:regG|Q[5]  ; LAB901:PROCESSER|Tstep_Q.T0 ; KEY[2]      ; 1.000        ; 0.163      ; 9.772      ;
; -8.555 ; LAB901:PROCESSER|IR[7]      ; LAB901:PROCESSER|regn:regG|Q[8]  ; LAB901:PROCESSER|Tstep_Q.T0 ; KEY[2]      ; 1.000        ; 0.329      ; 9.922      ;
; -8.522 ; LAB901:PROCESSER|IR[5]      ; LAB901:PROCESSER|regn:regG|Q[8]  ; LAB901:PROCESSER|Tstep_Q.T0 ; KEY[2]      ; 1.000        ; 0.330      ; 9.890      ;
; -8.510 ; LAB901:PROCESSER|IR[6]      ; LAB901:PROCESSER|regn:regG|Q[7]  ; LAB901:PROCESSER|Tstep_Q.T0 ; KEY[2]      ; 1.000        ; 0.162      ; 9.710      ;
; -8.505 ; LAB901:PROCESSER|Tstep_Q.T1 ; LAB901:PROCESSER|regn:reg_5|Q[3] ; KEY[2]                      ; KEY[2]      ; 1.000        ; -0.063     ; 9.480      ;
; -8.501 ; LAB901:PROCESSER|Tstep_Q.T1 ; LAB901:PROCESSER|regn:reg_0|Q[5] ; KEY[2]                      ; KEY[2]      ; 1.000        ; -0.008     ; 9.531      ;
; -8.499 ; LAB901:PROCESSER|Tstep_Q.T2 ; LAB901:PROCESSER|regn:reg_5|Q[3] ; KEY[2]                      ; KEY[2]      ; 1.000        ; -0.063     ; 9.474      ;
; -8.496 ; LAB901:PROCESSER|IR[1]      ; LAB901:PROCESSER|regn:regG|Q[1]  ; LAB901:PROCESSER|Tstep_Q.T0 ; KEY[2]      ; 1.000        ; 0.164      ; 9.698      ;
; -8.495 ; LAB901:PROCESSER|Tstep_Q.T2 ; LAB901:PROCESSER|regn:reg_0|Q[5] ; KEY[2]                      ; KEY[2]      ; 1.000        ; -0.008     ; 9.525      ;
; -8.491 ; LAB901:PROCESSER|IR[3]      ; LAB901:PROCESSER|regn:regG|Q[4]  ; LAB901:PROCESSER|Tstep_Q.T0 ; KEY[2]      ; 1.000        ; 0.163      ; 9.692      ;
; -8.488 ; LAB901:PROCESSER|IR[1]      ; LAB901:PROCESSER|regn:reg_2|Q[5] ; LAB901:PROCESSER|Tstep_Q.T0 ; KEY[2]      ; 1.000        ; 0.179      ; 9.705      ;
; -8.475 ; LAB901:PROCESSER|IR[7]      ; LAB901:PROCESSER|regn:regG|Q[7]  ; LAB901:PROCESSER|Tstep_Q.T0 ; KEY[2]      ; 1.000        ; 0.329      ; 9.842      ;
; -8.457 ; LAB901:PROCESSER|Tstep_Q.T1 ; LAB901:PROCESSER|regn:reg_4|Q[5] ; KEY[2]                      ; KEY[2]      ; 1.000        ; -0.070     ; 9.425      ;
; -8.456 ; LAB901:PROCESSER|Tstep_Q.T1 ; LAB901:PROCESSER|regn:reg_6|Q[5] ; KEY[2]                      ; KEY[2]      ; 1.000        ; -0.071     ; 9.423      ;
; -8.455 ; LAB901:PROCESSER|Tstep_Q.T1 ; LAB901:PROCESSER|regn:reg_1|Q[0] ; KEY[2]                      ; KEY[2]      ; 1.000        ; -0.100     ; 9.393      ;
; -8.451 ; LAB901:PROCESSER|Tstep_Q.T2 ; LAB901:PROCESSER|regn:reg_4|Q[5] ; KEY[2]                      ; KEY[2]      ; 1.000        ; -0.070     ; 9.419      ;
; -8.450 ; LAB901:PROCESSER|Tstep_Q.T2 ; LAB901:PROCESSER|regn:reg_6|Q[5] ; KEY[2]                      ; KEY[2]      ; 1.000        ; -0.071     ; 9.417      ;
; -8.449 ; LAB901:PROCESSER|Tstep_Q.T2 ; LAB901:PROCESSER|regn:reg_1|Q[0] ; KEY[2]                      ; KEY[2]      ; 1.000        ; -0.100     ; 9.387      ;
; -8.446 ; LAB901:PROCESSER|IR[2]      ; LAB901:PROCESSER|regn:regG|Q[1]  ; LAB901:PROCESSER|Tstep_Q.T0 ; KEY[2]      ; 1.000        ; 0.162      ; 9.646      ;
; -8.442 ; LAB901:PROCESSER|IR[5]      ; LAB901:PROCESSER|regn:regG|Q[7]  ; LAB901:PROCESSER|Tstep_Q.T0 ; KEY[2]      ; 1.000        ; 0.330      ; 9.810      ;
; -8.438 ; LAB901:PROCESSER|IR[2]      ; LAB901:PROCESSER|regn:reg_2|Q[5] ; LAB901:PROCESSER|Tstep_Q.T0 ; KEY[2]      ; 1.000        ; 0.177      ; 9.653      ;
; -8.419 ; LAB901:PROCESSER|IR[4]      ; LAB901:PROCESSER|regn:regG|Q[6]  ; LAB901:PROCESSER|Tstep_Q.T0 ; KEY[2]      ; 1.000        ; 0.191      ; 9.648      ;
; -8.415 ; LAB901:PROCESSER|Tstep_Q.T1 ; LAB901:PROCESSER|regn:reg_3|Q[5] ; KEY[2]                      ; KEY[2]      ; 1.000        ; -0.124     ; 9.329      ;
; -8.411 ; LAB901:PROCESSER|IR[3]      ; LAB901:PROCESSER|regn:regG|Q[3]  ; LAB901:PROCESSER|Tstep_Q.T0 ; KEY[2]      ; 1.000        ; 0.163      ; 9.612      ;
; -8.409 ; LAB901:PROCESSER|Tstep_Q.T2 ; LAB901:PROCESSER|regn:reg_3|Q[5] ; KEY[2]                      ; KEY[2]      ; 1.000        ; -0.124     ; 9.323      ;
; -8.364 ; LAB901:PROCESSER|Tstep_Q.T1 ; LAB901:PROCESSER|regn:regA|Q[3]  ; KEY[2]                      ; KEY[2]      ; 1.000        ; -0.079     ; 9.323      ;
; -8.363 ; LAB901:PROCESSER|Tstep_Q.T1 ; LAB901:PROCESSER|regn:reg_6|Q[3] ; KEY[2]                      ; KEY[2]      ; 1.000        ; -0.079     ; 9.322      ;
; -8.358 ; LAB901:PROCESSER|Tstep_Q.T1 ; LAB901:PROCESSER|regn:regG|Q[0]  ; KEY[2]                      ; KEY[2]      ; 1.000        ; -0.111     ; 9.285      ;
; -8.358 ; LAB901:PROCESSER|Tstep_Q.T2 ; LAB901:PROCESSER|regn:regA|Q[3]  ; KEY[2]                      ; KEY[2]      ; 1.000        ; -0.079     ; 9.317      ;
; -8.357 ; LAB901:PROCESSER|Tstep_Q.T2 ; LAB901:PROCESSER|regn:reg_6|Q[3] ; KEY[2]                      ; KEY[2]      ; 1.000        ; -0.079     ; 9.316      ;
; -8.352 ; LAB901:PROCESSER|Tstep_Q.T2 ; LAB901:PROCESSER|regn:regG|Q[0]  ; KEY[2]                      ; KEY[2]      ; 1.000        ; -0.111     ; 9.279      ;
; -8.339 ; LAB901:PROCESSER|IR[4]      ; LAB901:PROCESSER|regn:regG|Q[5]  ; LAB901:PROCESSER|Tstep_Q.T0 ; KEY[2]      ; 1.000        ; 0.191      ; 9.568      ;
; -8.336 ; LAB901:PROCESSER|Tstep_Q.T3 ; LAB901:PROCESSER|regn:regG|Q[1]  ; KEY[2]                      ; KEY[2]      ; 1.000        ; 0.325      ; 9.699      ;
; -8.336 ; LAB901:PROCESSER|IR[6]      ; LAB901:PROCESSER|regn:regG|Q[6]  ; LAB901:PROCESSER|Tstep_Q.T0 ; KEY[2]      ; 1.000        ; 0.162      ; 9.536      ;
; -8.331 ; LAB901:PROCESSER|IR[3]      ; LAB901:PROCESSER|regn:regG|Q[2]  ; LAB901:PROCESSER|Tstep_Q.T0 ; KEY[2]      ; 1.000        ; 0.163      ; 9.532      ;
; -8.328 ; LAB901:PROCESSER|Tstep_Q.T3 ; LAB901:PROCESSER|regn:reg_2|Q[5] ; KEY[2]                      ; KEY[2]      ; 1.000        ; 0.340      ; 9.706      ;
; -8.327 ; LAB901:PROCESSER|Tstep_Q.T1 ; LAB901:PROCESSER|regn:reg_3|Q[2] ; KEY[2]                      ; KEY[2]      ; 1.000        ; -0.124     ; 9.241      ;
; -8.322 ; LAB901:PROCESSER|Tstep_Q.T1 ; LAB901:PROCESSER|regn:reg_2|Q[2] ; KEY[2]                      ; KEY[2]      ; 1.000        ; -0.123     ; 9.237      ;
; -8.315 ; LAB901:PROCESSER|Tstep_Q.T2 ; LAB901:PROCESSER|regn:reg_3|Q[2] ; KEY[2]                      ; KEY[2]      ; 1.000        ; -0.124     ; 9.229      ;
; -8.310 ; LAB901:PROCESSER|Tstep_Q.T2 ; LAB901:PROCESSER|regn:reg_2|Q[2] ; KEY[2]                      ; KEY[2]      ; 1.000        ; -0.123     ; 9.225      ;
; -8.308 ; LAB901:PROCESSER|Tstep_Q.T1 ; LAB901:PROCESSER|regn:regA|Q[4]  ; KEY[2]                      ; KEY[2]      ; 1.000        ; -0.088     ; 9.258      ;
; -8.302 ; LAB901:PROCESSER|Tstep_Q.T2 ; LAB901:PROCESSER|regn:regA|Q[4]  ; KEY[2]                      ; KEY[2]      ; 1.000        ; -0.088     ; 9.252      ;
; -8.301 ; LAB901:PROCESSER|IR[7]      ; LAB901:PROCESSER|regn:regG|Q[6]  ; LAB901:PROCESSER|Tstep_Q.T0 ; KEY[2]      ; 1.000        ; 0.329      ; 9.668      ;
; -8.268 ; LAB901:PROCESSER|IR[5]      ; LAB901:PROCESSER|regn:regG|Q[6]  ; LAB901:PROCESSER|Tstep_Q.T0 ; KEY[2]      ; 1.000        ; 0.330      ; 9.636      ;
; -8.259 ; LAB901:PROCESSER|IR[4]      ; LAB901:PROCESSER|regn:regG|Q[4]  ; LAB901:PROCESSER|Tstep_Q.T0 ; KEY[2]      ; 1.000        ; 0.191      ; 9.488      ;
; -8.256 ; LAB901:PROCESSER|IR[6]      ; LAB901:PROCESSER|regn:regG|Q[5]  ; LAB901:PROCESSER|Tstep_Q.T0 ; KEY[2]      ; 1.000        ; 0.162      ; 9.456      ;
; -8.252 ; LAB901:PROCESSER|Tstep_Q.T1 ; LAB901:PROCESSER|regn:reg_2|Q[0] ; KEY[2]                      ; KEY[2]      ; 1.000        ; -0.096     ; 9.194      ;
; -8.247 ; LAB901:PROCESSER|Tstep_Q.T1 ; LAB901:PROCESSER|regn:reg_1|Q[3] ; KEY[2]                      ; KEY[2]      ; 1.000        ; -0.086     ; 9.199      ;
; -8.246 ; LAB901:PROCESSER|Tstep_Q.T2 ; LAB901:PROCESSER|regn:reg_2|Q[0] ; KEY[2]                      ; KEY[2]      ; 1.000        ; -0.096     ; 9.188      ;
; -8.241 ; LAB901:PROCESSER|Tstep_Q.T2 ; LAB901:PROCESSER|regn:reg_1|Q[3] ; KEY[2]                      ; KEY[2]      ; 1.000        ; -0.086     ; 9.193      ;
; -8.233 ; LAB901:PROCESSER|Tstep_Q.T1 ; LAB901:PROCESSER|regn:reg_5|Q[7] ; KEY[2]                      ; KEY[2]      ; 1.000        ; -0.063     ; 9.208      ;
; -8.221 ; LAB901:PROCESSER|IR[7]      ; LAB901:PROCESSER|regn:regG|Q[5]  ; LAB901:PROCESSER|Tstep_Q.T0 ; KEY[2]      ; 1.000        ; 0.329      ; 9.588      ;
; -8.216 ; LAB901:PROCESSER|Tstep_Q.T1 ; LAB901:PROCESSER|regn:reg_5|Q[1] ; KEY[2]                      ; KEY[2]      ; 1.000        ; -0.112     ; 9.142      ;
; -8.213 ; LAB901:PROCESSER|Tstep_Q.T1 ; LAB901:PROCESSER|regn:reg_6|Q[1] ; KEY[2]                      ; KEY[2]      ; 1.000        ; -0.113     ; 9.138      ;
; -8.210 ; LAB901:PROCESSER|Tstep_Q.T2 ; LAB901:PROCESSER|regn:reg_5|Q[1] ; KEY[2]                      ; KEY[2]      ; 1.000        ; -0.112     ; 9.136      ;
+--------+-----------------------------+----------------------------------+-----------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'LAB901:PROCESSER|Tstep_Q.T0'                                                                                                                                                                                    ;
+--------+------------------------------------------------------------------------------------------------------------+------------------------+--------------+-----------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                  ; To Node                ; Launch Clock ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------+------------------------+--------------+-----------------------------+--------------+------------+------------+
; -6.287 ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg0 ; LAB901:PROCESSER|IR[5] ; KEY[1]       ; LAB901:PROCESSER|Tstep_Q.T0 ; 1.000        ; -0.761     ; 4.938      ;
; -6.287 ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg1 ; LAB901:PROCESSER|IR[5] ; KEY[1]       ; LAB901:PROCESSER|Tstep_Q.T0 ; 1.000        ; -0.761     ; 4.938      ;
; -6.287 ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg2 ; LAB901:PROCESSER|IR[5] ; KEY[1]       ; LAB901:PROCESSER|Tstep_Q.T0 ; 1.000        ; -0.761     ; 4.938      ;
; -6.287 ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg3 ; LAB901:PROCESSER|IR[5] ; KEY[1]       ; LAB901:PROCESSER|Tstep_Q.T0 ; 1.000        ; -0.761     ; 4.938      ;
; -6.287 ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg4 ; LAB901:PROCESSER|IR[5] ; KEY[1]       ; LAB901:PROCESSER|Tstep_Q.T0 ; 1.000        ; -0.761     ; 4.938      ;
; -5.568 ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg0 ; LAB901:PROCESSER|IR[8] ; KEY[1]       ; LAB901:PROCESSER|Tstep_Q.T0 ; 1.000        ; -0.754     ; 4.778      ;
; -5.568 ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg1 ; LAB901:PROCESSER|IR[8] ; KEY[1]       ; LAB901:PROCESSER|Tstep_Q.T0 ; 1.000        ; -0.754     ; 4.778      ;
; -5.568 ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg2 ; LAB901:PROCESSER|IR[8] ; KEY[1]       ; LAB901:PROCESSER|Tstep_Q.T0 ; 1.000        ; -0.754     ; 4.778      ;
; -5.568 ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg3 ; LAB901:PROCESSER|IR[8] ; KEY[1]       ; LAB901:PROCESSER|Tstep_Q.T0 ; 1.000        ; -0.754     ; 4.778      ;
; -5.568 ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg4 ; LAB901:PROCESSER|IR[8] ; KEY[1]       ; LAB901:PROCESSER|Tstep_Q.T0 ; 1.000        ; -0.754     ; 4.778      ;
; -5.512 ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg0 ; LAB901:PROCESSER|IR[7] ; KEY[1]       ; LAB901:PROCESSER|Tstep_Q.T0 ; 1.000        ; -0.760     ; 4.740      ;
; -5.512 ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg1 ; LAB901:PROCESSER|IR[7] ; KEY[1]       ; LAB901:PROCESSER|Tstep_Q.T0 ; 1.000        ; -0.760     ; 4.740      ;
; -5.512 ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg2 ; LAB901:PROCESSER|IR[7] ; KEY[1]       ; LAB901:PROCESSER|Tstep_Q.T0 ; 1.000        ; -0.760     ; 4.740      ;
; -5.512 ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg3 ; LAB901:PROCESSER|IR[7] ; KEY[1]       ; LAB901:PROCESSER|Tstep_Q.T0 ; 1.000        ; -0.760     ; 4.740      ;
; -5.512 ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg4 ; LAB901:PROCESSER|IR[7] ; KEY[1]       ; LAB901:PROCESSER|Tstep_Q.T0 ; 1.000        ; -0.760     ; 4.740      ;
; -5.463 ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg0 ; LAB901:PROCESSER|IR[9] ; KEY[1]       ; LAB901:PROCESSER|Tstep_Q.T0 ; 1.000        ; -0.599     ; 4.627      ;
; -5.463 ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg1 ; LAB901:PROCESSER|IR[9] ; KEY[1]       ; LAB901:PROCESSER|Tstep_Q.T0 ; 1.000        ; -0.599     ; 4.627      ;
; -5.463 ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg2 ; LAB901:PROCESSER|IR[9] ; KEY[1]       ; LAB901:PROCESSER|Tstep_Q.T0 ; 1.000        ; -0.599     ; 4.627      ;
; -5.463 ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg3 ; LAB901:PROCESSER|IR[9] ; KEY[1]       ; LAB901:PROCESSER|Tstep_Q.T0 ; 1.000        ; -0.599     ; 4.627      ;
; -5.463 ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg4 ; LAB901:PROCESSER|IR[9] ; KEY[1]       ; LAB901:PROCESSER|Tstep_Q.T0 ; 1.000        ; -0.599     ; 4.627      ;
; -5.444 ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg0 ; LAB901:PROCESSER|IR[4] ; KEY[1]       ; LAB901:PROCESSER|Tstep_Q.T0 ; 1.000        ; -0.622     ; 4.599      ;
; -5.444 ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg1 ; LAB901:PROCESSER|IR[4] ; KEY[1]       ; LAB901:PROCESSER|Tstep_Q.T0 ; 1.000        ; -0.622     ; 4.599      ;
; -5.444 ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg2 ; LAB901:PROCESSER|IR[4] ; KEY[1]       ; LAB901:PROCESSER|Tstep_Q.T0 ; 1.000        ; -0.622     ; 4.599      ;
; -5.444 ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg3 ; LAB901:PROCESSER|IR[4] ; KEY[1]       ; LAB901:PROCESSER|Tstep_Q.T0 ; 1.000        ; -0.622     ; 4.599      ;
; -5.444 ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg4 ; LAB901:PROCESSER|IR[4] ; KEY[1]       ; LAB901:PROCESSER|Tstep_Q.T0 ; 1.000        ; -0.622     ; 4.599      ;
; -5.441 ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg0 ; LAB901:PROCESSER|IR[3] ; KEY[1]       ; LAB901:PROCESSER|Tstep_Q.T0 ; 1.000        ; -0.594     ; 4.629      ;
; -5.441 ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg1 ; LAB901:PROCESSER|IR[3] ; KEY[1]       ; LAB901:PROCESSER|Tstep_Q.T0 ; 1.000        ; -0.594     ; 4.629      ;
; -5.441 ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg2 ; LAB901:PROCESSER|IR[3] ; KEY[1]       ; LAB901:PROCESSER|Tstep_Q.T0 ; 1.000        ; -0.594     ; 4.629      ;
; -5.441 ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg3 ; LAB901:PROCESSER|IR[3] ; KEY[1]       ; LAB901:PROCESSER|Tstep_Q.T0 ; 1.000        ; -0.594     ; 4.629      ;
; -5.441 ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg4 ; LAB901:PROCESSER|IR[3] ; KEY[1]       ; LAB901:PROCESSER|Tstep_Q.T0 ; 1.000        ; -0.594     ; 4.629      ;
; -5.400 ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg0 ; LAB901:PROCESSER|IR[6] ; KEY[1]       ; LAB901:PROCESSER|Tstep_Q.T0 ; 1.000        ; -0.593     ; 4.594      ;
; -5.400 ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg1 ; LAB901:PROCESSER|IR[6] ; KEY[1]       ; LAB901:PROCESSER|Tstep_Q.T0 ; 1.000        ; -0.593     ; 4.594      ;
; -5.400 ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg2 ; LAB901:PROCESSER|IR[6] ; KEY[1]       ; LAB901:PROCESSER|Tstep_Q.T0 ; 1.000        ; -0.593     ; 4.594      ;
; -5.400 ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg3 ; LAB901:PROCESSER|IR[6] ; KEY[1]       ; LAB901:PROCESSER|Tstep_Q.T0 ; 1.000        ; -0.593     ; 4.594      ;
; -5.400 ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg4 ; LAB901:PROCESSER|IR[6] ; KEY[1]       ; LAB901:PROCESSER|Tstep_Q.T0 ; 1.000        ; -0.593     ; 4.594      ;
; -5.363 ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg0 ; LAB901:PROCESSER|IR[2] ; KEY[1]       ; LAB901:PROCESSER|Tstep_Q.T0 ; 1.000        ; -0.593     ; 4.600      ;
; -5.363 ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg1 ; LAB901:PROCESSER|IR[2] ; KEY[1]       ; LAB901:PROCESSER|Tstep_Q.T0 ; 1.000        ; -0.593     ; 4.600      ;
; -5.363 ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg2 ; LAB901:PROCESSER|IR[2] ; KEY[1]       ; LAB901:PROCESSER|Tstep_Q.T0 ; 1.000        ; -0.593     ; 4.600      ;
; -5.363 ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg3 ; LAB901:PROCESSER|IR[2] ; KEY[1]       ; LAB901:PROCESSER|Tstep_Q.T0 ; 1.000        ; -0.593     ; 4.600      ;
; -5.363 ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg4 ; LAB901:PROCESSER|IR[2] ; KEY[1]       ; LAB901:PROCESSER|Tstep_Q.T0 ; 1.000        ; -0.593     ; 4.600      ;
; -5.086 ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg0 ; LAB901:PROCESSER|IR[1] ; KEY[1]       ; LAB901:PROCESSER|Tstep_Q.T0 ; 1.000        ; -0.595     ; 4.303      ;
; -5.086 ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg1 ; LAB901:PROCESSER|IR[1] ; KEY[1]       ; LAB901:PROCESSER|Tstep_Q.T0 ; 1.000        ; -0.595     ; 4.303      ;
; -5.086 ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg2 ; LAB901:PROCESSER|IR[1] ; KEY[1]       ; LAB901:PROCESSER|Tstep_Q.T0 ; 1.000        ; -0.595     ; 4.303      ;
; -5.086 ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg3 ; LAB901:PROCESSER|IR[1] ; KEY[1]       ; LAB901:PROCESSER|Tstep_Q.T0 ; 1.000        ; -0.595     ; 4.303      ;
; -5.086 ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg4 ; LAB901:PROCESSER|IR[1] ; KEY[1]       ; LAB901:PROCESSER|Tstep_Q.T0 ; 1.000        ; -0.595     ; 4.303      ;
+--------+------------------------------------------------------------------------------------------------------------+------------------------+--------------+-----------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'KEY[1]'                                                                                                                                                                                        ;
+--------+-----------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.852 ; Counter:Counter1|Q[1] ; Counter:Counter1|Q[4]                                                                                      ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.000      ; 1.890      ;
; -0.809 ; Counter:Counter1|Q[0] ; Counter:Counter1|Q[4]                                                                                      ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.000      ; 1.847      ;
; -0.772 ; Counter:Counter1|Q[1] ; Counter:Counter1|Q[3]                                                                                      ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.000      ; 1.810      ;
; -0.732 ; Counter:Counter1|Q[2] ; Counter:Counter1|Q[4]                                                                                      ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.000      ; 1.770      ;
; -0.729 ; Counter:Counter1|Q[0] ; Counter:Counter1|Q[3]                                                                                      ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.000      ; 1.767      ;
; -0.692 ; Counter:Counter1|Q[1] ; Counter:Counter1|Q[2]                                                                                      ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.000      ; 1.730      ;
; -0.692 ; Counter:Counter1|Q[3] ; Counter:Counter1|Q[4]                                                                                      ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.000      ; 1.730      ;
; -0.652 ; Counter:Counter1|Q[2] ; Counter:Counter1|Q[3]                                                                                      ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.000      ; 1.690      ;
; -0.649 ; Counter:Counter1|Q[0] ; Counter:Counter1|Q[2]                                                                                      ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.000      ; 1.687      ;
; -0.261 ; Counter:Counter1|Q[1] ; Counter:Counter1|Q[1]                                                                                      ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.000      ; 1.299      ;
; -0.259 ; Counter:Counter1|Q[3] ; Counter:Counter1|Q[3]                                                                                      ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.000      ; 1.297      ;
; -0.220 ; Counter:Counter1|Q[2] ; Counter:Counter1|Q[2]                                                                                      ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.000      ; 1.258      ;
; -0.217 ; Counter:Counter1|Q[0] ; Counter:Counter1|Q[1]                                                                                      ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.000      ; 1.255      ;
; -0.189 ; Counter:Counter1|Q[4] ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg4 ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.302      ; 1.451      ;
; -0.186 ; Counter:Counter1|Q[2] ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg2 ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.302      ; 1.448      ;
; -0.183 ; Counter:Counter1|Q[3] ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg3 ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.302      ; 1.445      ;
; -0.179 ; Counter:Counter1|Q[1] ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg1 ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.302      ; 1.441      ;
; 0.121  ; Counter:Counter1|Q[0] ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.302      ; 1.141      ;
; 0.127  ; Counter:Counter1|Q[4] ; Counter:Counter1|Q[4]                                                                                      ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.000      ; 0.911      ;
; 0.307  ; Counter:Counter1|Q[0] ; Counter:Counter1|Q[0]                                                                                      ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.000      ; 0.731      ;
+--------+-----------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'KEY[2]'                                                                                                                                         ;
+--------+----------------------------------+----------------------------------+-----------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                          ; Launch Clock                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+----------------------------------+-----------------------------+-------------+--------------+------------+------------+
; -1.500 ; LAB901:PROCESSER|Tstep_Q.T0      ; LAB901:PROCESSER|Tstep_Q.T0      ; LAB901:PROCESSER|Tstep_Q.T0 ; KEY[2]      ; 0.000        ; 2.597      ; 1.660      ;
; -1.419 ; LAB901:PROCESSER|Tstep_Q.T0      ; LAB901:PROCESSER|Tstep_Q.T1      ; LAB901:PROCESSER|Tstep_Q.T0 ; KEY[2]      ; 0.000        ; 3.042      ; 2.186      ;
; -1.000 ; LAB901:PROCESSER|Tstep_Q.T0      ; LAB901:PROCESSER|Tstep_Q.T0      ; LAB901:PROCESSER|Tstep_Q.T0 ; KEY[2]      ; -0.500       ; 2.597      ; 1.660      ;
; -0.919 ; LAB901:PROCESSER|Tstep_Q.T0      ; LAB901:PROCESSER|Tstep_Q.T1      ; LAB901:PROCESSER|Tstep_Q.T0 ; KEY[2]      ; -0.500       ; 3.042      ; 2.186      ;
; 0.445  ; LAB901:PROCESSER|Tstep_Q.T3      ; LAB901:PROCESSER|Tstep_Q.T3      ; KEY[2]                      ; KEY[2]      ; 0.000        ; 0.000      ; 0.731      ;
; 1.238  ; LAB901:PROCESSER|regn:regA|Q[0]  ; LAB901:PROCESSER|regn:regG|Q[0]  ; KEY[2]                      ; KEY[2]      ; 0.000        ; -0.001     ; 1.523      ;
; 1.250  ; LAB901:PROCESSER|regn:regA|Q[2]  ; LAB901:PROCESSER|regn:regG|Q[2]  ; KEY[2]                      ; KEY[2]      ; 0.000        ; -0.026     ; 1.510      ;
; 1.260  ; LAB901:PROCESSER|regn:reg_2|Q[3] ; LAB901:PROCESSER|regn:reg_3|Q[3] ; KEY[2]                      ; KEY[2]      ; 0.000        ; 0.000      ; 1.546      ;
; 1.260  ; LAB901:PROCESSER|regn:reg_3|Q[6] ; LAB901:PROCESSER|regn:reg_2|Q[6] ; KEY[2]                      ; KEY[2]      ; 0.000        ; 0.000      ; 1.546      ;
; 1.261  ; LAB901:PROCESSER|regn:reg_2|Q[0] ; LAB901:PROCESSER|regn:reg_3|Q[0] ; KEY[2]                      ; KEY[2]      ; 0.000        ; 0.000      ; 1.547      ;
; 1.479  ; LAB901:PROCESSER|regn:reg_1|Q[2] ; LAB901:PROCESSER|regn:regA|Q[2]  ; KEY[2]                      ; KEY[2]      ; 0.000        ; 0.001      ; 1.766      ;
; 1.528  ; LAB901:PROCESSER|regn:reg_3|Q[1] ; LAB901:PROCESSER|regn:regA|Q[1]  ; KEY[2]                      ; KEY[2]      ; 0.000        ; 0.008      ; 1.822      ;
; 1.534  ; LAB901:PROCESSER|regn:regA|Q[6]  ; LAB901:PROCESSER|regn:regG|Q[6]  ; KEY[2]                      ; KEY[2]      ; 0.000        ; -0.032     ; 1.788      ;
; 1.539  ; LAB901:PROCESSER|regn:regA|Q[5]  ; LAB901:PROCESSER|regn:regG|Q[5]  ; KEY[2]                      ; KEY[2]      ; 0.000        ; -0.026     ; 1.799      ;
; 1.561  ; LAB901:PROCESSER|regn:reg_2|Q[4] ; LAB901:PROCESSER|regn:reg_0|Q[4] ; KEY[2]                      ; KEY[2]      ; 0.000        ; 0.007      ; 1.854      ;
; 1.596  ; LAB901:PROCESSER|regn:reg_0|Q[1] ; LAB901:PROCESSER|regn:regA|Q[1]  ; KEY[2]                      ; KEY[2]      ; 0.000        ; 0.001      ; 1.883      ;
; 1.598  ; LAB901:PROCESSER|IR[1]           ; LAB901:PROCESSER|Tstep_Q.T3      ; LAB901:PROCESSER|Tstep_Q.T0 ; KEY[2]      ; 0.000        ; -0.161     ; 1.723      ;
; 1.599  ; LAB901:PROCESSER|regn:regA|Q[3]  ; LAB901:PROCESSER|regn:regG|Q[3]  ; KEY[2]                      ; KEY[2]      ; 0.000        ; -0.032     ; 1.853      ;
; 1.606  ; LAB901:PROCESSER|Tstep_Q.T3      ; LAB901:PROCESSER|Tstep_Q.T0      ; KEY[2]                      ; KEY[2]      ; 0.000        ; -0.009     ; 1.883      ;
; 1.648  ; LAB901:PROCESSER|IR[2]           ; LAB901:PROCESSER|regn:regA|Q[1]  ; LAB901:PROCESSER|Tstep_Q.T0 ; KEY[2]      ; 0.000        ; 0.185      ; 2.119      ;
; 1.648  ; LAB901:PROCESSER|IR[2]           ; LAB901:PROCESSER|regn:regA|Q[4]  ; LAB901:PROCESSER|Tstep_Q.T0 ; KEY[2]      ; 0.000        ; 0.185      ; 2.119      ;
; 1.671  ; LAB901:PROCESSER|regn:regA|Q[0]  ; LAB901:PROCESSER|regn:regG|Q[1]  ; KEY[2]                      ; KEY[2]      ; 0.000        ; -0.001     ; 1.956      ;
; 1.683  ; LAB901:PROCESSER|regn:regA|Q[2]  ; LAB901:PROCESSER|regn:regG|Q[3]  ; KEY[2]                      ; KEY[2]      ; 0.000        ; -0.026     ; 1.943      ;
; 1.733  ; LAB901:PROCESSER|IR[4]           ; LAB901:PROCESSER|regn:reg_0|Q[1] ; LAB901:PROCESSER|Tstep_Q.T0 ; KEY[2]      ; 0.000        ; 0.213      ; 2.232      ;
; 1.733  ; LAB901:PROCESSER|IR[4]           ; LAB901:PROCESSER|regn:reg_0|Q[4] ; LAB901:PROCESSER|Tstep_Q.T0 ; KEY[2]      ; 0.000        ; 0.213      ; 2.232      ;
; 1.748  ; LAB901:PROCESSER|regn:reg_7|Q[8] ; LAB901:PROCESSER|regn:regA|Q[8]  ; KEY[2]                      ; KEY[2]      ; 0.000        ; -0.086     ; 1.948      ;
; 1.751  ; LAB901:PROCESSER|regn:regA|Q[0]  ; LAB901:PROCESSER|regn:regG|Q[2]  ; KEY[2]                      ; KEY[2]      ; 0.000        ; -0.001     ; 2.036      ;
; 1.763  ; LAB901:PROCESSER|regn:regA|Q[2]  ; LAB901:PROCESSER|regn:regG|Q[4]  ; KEY[2]                      ; KEY[2]      ; 0.000        ; -0.026     ; 2.023      ;
; 1.767  ; LAB901:PROCESSER|regn:reg_1|Q[5] ; LAB901:PROCESSER|regn:regA|Q[5]  ; KEY[2]                      ; KEY[2]      ; 0.000        ; 0.001      ; 2.054      ;
; 1.780  ; LAB901:PROCESSER|regn:reg_3|Q[3] ; LAB901:PROCESSER|regn:reg_3|Q[3] ; KEY[2]                      ; KEY[2]      ; 0.000        ; 0.000      ; 2.066      ;
; 1.795  ; LAB901:PROCESSER|regn:reg_3|Q[0] ; LAB901:PROCESSER|regn:reg_3|Q[0] ; KEY[2]                      ; KEY[2]      ; 0.000        ; 0.000      ; 2.081      ;
; 1.828  ; LAB901:PROCESSER|regn:reg_3|Q[7] ; LAB901:PROCESSER|regn:regA|Q[7]  ; KEY[2]                      ; KEY[2]      ; 0.000        ; -0.002     ; 2.112      ;
; 1.831  ; LAB901:PROCESSER|regn:regA|Q[0]  ; LAB901:PROCESSER|regn:regG|Q[3]  ; KEY[2]                      ; KEY[2]      ; 0.000        ; -0.001     ; 2.116      ;
; 1.831  ; LAB901:PROCESSER|regn:reg_2|Q[5] ; LAB901:PROCESSER|regn:regA|Q[5]  ; KEY[2]                      ; KEY[2]      ; 0.000        ; 0.011      ; 2.128      ;
; 1.840  ; LAB901:PROCESSER|IR[5]           ; LAB901:PROCESSER|regn:reg_3|Q[0] ; LAB901:PROCESSER|Tstep_Q.T0 ; KEY[2]      ; 0.000        ; 0.345      ; 2.471      ;
; 1.840  ; LAB901:PROCESSER|IR[5]           ; LAB901:PROCESSER|regn:reg_3|Q[1] ; LAB901:PROCESSER|Tstep_Q.T0 ; KEY[2]      ; 0.000        ; 0.345      ; 2.471      ;
; 1.840  ; LAB901:PROCESSER|IR[5]           ; LAB901:PROCESSER|regn:reg_3|Q[3] ; LAB901:PROCESSER|Tstep_Q.T0 ; KEY[2]      ; 0.000        ; 0.345      ; 2.471      ;
; 1.840  ; LAB901:PROCESSER|IR[5]           ; LAB901:PROCESSER|regn:reg_3|Q[4] ; LAB901:PROCESSER|Tstep_Q.T0 ; KEY[2]      ; 0.000        ; 0.345      ; 2.471      ;
; 1.840  ; LAB901:PROCESSER|IR[5]           ; LAB901:PROCESSER|regn:reg_3|Q[6] ; LAB901:PROCESSER|Tstep_Q.T0 ; KEY[2]      ; 0.000        ; 0.345      ; 2.471      ;
; 1.843  ; LAB901:PROCESSER|regn:regA|Q[2]  ; LAB901:PROCESSER|regn:regG|Q[5]  ; KEY[2]                      ; KEY[2]      ; 0.000        ; -0.026     ; 2.103      ;
; 1.864  ; LAB901:PROCESSER|regn:reg_2|Q[8] ; LAB901:PROCESSER|regn:regA|Q[8]  ; KEY[2]                      ; KEY[2]      ; 0.000        ; 0.011      ; 2.161      ;
; 1.869  ; LAB901:PROCESSER|regn:reg_6|Q[4] ; LAB901:PROCESSER|regn:reg_0|Q[4] ; KEY[2]                      ; KEY[2]      ; 0.000        ; 0.024      ; 2.179      ;
; 1.878  ; LAB901:PROCESSER|regn:reg_3|Q[6] ; LAB901:PROCESSER|regn:reg_3|Q[6] ; KEY[2]                      ; KEY[2]      ; 0.000        ; 0.000      ; 2.164      ;
; 1.911  ; LAB901:PROCESSER|regn:regA|Q[0]  ; LAB901:PROCESSER|regn:regG|Q[4]  ; KEY[2]                      ; KEY[2]      ; 0.000        ; -0.001     ; 2.196      ;
; 1.911  ; LAB901:PROCESSER|regn:reg_4|Q[7] ; LAB901:PROCESSER|regn:regA|Q[7]  ; KEY[2]                      ; KEY[2]      ; 0.000        ; 0.010      ; 2.207      ;
; 1.915  ; LAB901:PROCESSER|IR[1]           ; LAB901:PROCESSER|regn:regA|Q[1]  ; LAB901:PROCESSER|Tstep_Q.T0 ; KEY[2]      ; 0.000        ; 0.187      ; 2.388      ;
; 1.915  ; LAB901:PROCESSER|IR[1]           ; LAB901:PROCESSER|regn:regA|Q[4]  ; LAB901:PROCESSER|Tstep_Q.T0 ; KEY[2]      ; 0.000        ; 0.187      ; 2.388      ;
; 1.917  ; LAB901:PROCESSER|regn:reg_1|Q[0] ; LAB901:PROCESSER|regn:reg_3|Q[0] ; KEY[2]                      ; KEY[2]      ; 0.000        ; 0.004      ; 2.207      ;
; 1.918  ; LAB901:PROCESSER|regn:reg_0|Q[2] ; LAB901:PROCESSER|regn:regA|Q[2]  ; KEY[2]                      ; KEY[2]      ; 0.000        ; -0.077     ; 2.127      ;
; 1.923  ; LAB901:PROCESSER|regn:regA|Q[2]  ; LAB901:PROCESSER|regn:regG|Q[6]  ; KEY[2]                      ; KEY[2]      ; 0.000        ; -0.026     ; 2.183      ;
; 1.970  ; LAB901:PROCESSER|regn:regA|Q[5]  ; LAB901:PROCESSER|regn:regG|Q[6]  ; KEY[2]                      ; KEY[2]      ; 0.000        ; -0.026     ; 2.230      ;
; 1.988  ; LAB901:PROCESSER|regn:reg_5|Q[1] ; LAB901:PROCESSER|regn:regA|Q[1]  ; KEY[2]                      ; KEY[2]      ; 0.000        ; 0.024      ; 2.298      ;
; 1.991  ; LAB901:PROCESSER|regn:regA|Q[0]  ; LAB901:PROCESSER|regn:regG|Q[5]  ; KEY[2]                      ; KEY[2]      ; 0.000        ; -0.001     ; 2.276      ;
; 2.024  ; LAB901:PROCESSER|regn:reg_2|Q[0] ; LAB901:PROCESSER|regn:regA|Q[0]  ; KEY[2]                      ; KEY[2]      ; 0.000        ; -0.014     ; 2.296      ;
; 2.030  ; LAB901:PROCESSER|regn:regA|Q[3]  ; LAB901:PROCESSER|regn:regG|Q[4]  ; KEY[2]                      ; KEY[2]      ; 0.000        ; -0.032     ; 2.284      ;
; 2.053  ; LAB901:PROCESSER|regn:reg_2|Q[1] ; LAB901:PROCESSER|regn:regA|Q[1]  ; KEY[2]                      ; KEY[2]      ; 0.000        ; 0.008      ; 2.347      ;
; 2.071  ; LAB901:PROCESSER|regn:regA|Q[0]  ; LAB901:PROCESSER|regn:regG|Q[6]  ; KEY[2]                      ; KEY[2]      ; 0.000        ; -0.001     ; 2.356      ;
; 2.072  ; LAB901:PROCESSER|regn:regA|Q[6]  ; LAB901:PROCESSER|regn:regG|Q[7]  ; KEY[2]                      ; KEY[2]      ; 0.000        ; -0.032     ; 2.326      ;
; 2.087  ; LAB901:PROCESSER|regn:reg_3|Q[4] ; LAB901:PROCESSER|regn:reg_0|Q[4] ; KEY[2]                      ; KEY[2]      ; 0.000        ; 0.007      ; 2.380      ;
; 2.093  ; LAB901:PROCESSER|regn:reg_3|Q[6] ; LAB901:PROCESSER|regn:reg_7|Q[6] ; KEY[2]                      ; KEY[2]      ; 0.000        ; 0.180      ; 2.559      ;
; 2.097  ; LAB901:PROCESSER|regn:regA|Q[2]  ; LAB901:PROCESSER|regn:regG|Q[7]  ; KEY[2]                      ; KEY[2]      ; 0.000        ; -0.026     ; 2.357      ;
; 2.110  ; LAB901:PROCESSER|regn:regA|Q[3]  ; LAB901:PROCESSER|regn:regG|Q[5]  ; KEY[2]                      ; KEY[2]      ; 0.000        ; -0.032     ; 2.364      ;
; 2.117  ; LAB901:PROCESSER|regn:regA|Q[1]  ; LAB901:PROCESSER|regn:regG|Q[1]  ; KEY[2]                      ; KEY[2]      ; 0.000        ; -0.023     ; 2.380      ;
; 2.124  ; LAB901:PROCESSER|regn:reg_4|Q[6] ; LAB901:PROCESSER|regn:reg_2|Q[6] ; KEY[2]                      ; KEY[2]      ; 0.000        ; -0.088     ; 2.322      ;
; 2.144  ; LAB901:PROCESSER|regn:regA|Q[5]  ; LAB901:PROCESSER|regn:regG|Q[7]  ; KEY[2]                      ; KEY[2]      ; 0.000        ; -0.026     ; 2.404      ;
; 2.152  ; LAB901:PROCESSER|regn:regA|Q[6]  ; LAB901:PROCESSER|regn:regG|Q[8]  ; KEY[2]                      ; KEY[2]      ; 0.000        ; -0.032     ; 2.406      ;
; 2.153  ; LAB901:PROCESSER|regn:reg_3|Q[1] ; LAB901:PROCESSER|regn:reg_0|Q[1] ; KEY[2]                      ; KEY[2]      ; 0.000        ; 0.007      ; 2.446      ;
; 2.177  ; LAB901:PROCESSER|regn:regA|Q[2]  ; LAB901:PROCESSER|regn:regG|Q[8]  ; KEY[2]                      ; KEY[2]      ; 0.000        ; -0.026     ; 2.437      ;
; 2.186  ; LAB901:PROCESSER|regn:regA|Q[8]  ; LAB901:PROCESSER|regn:regG|Q[8]  ; KEY[2]                      ; KEY[2]      ; 0.000        ; -0.026     ; 2.446      ;
; 2.188  ; LAB901:PROCESSER|regn:reg_4|Q[0] ; LAB901:PROCESSER|regn:reg_3|Q[0] ; KEY[2]                      ; KEY[2]      ; 0.000        ; -0.099     ; 2.375      ;
; 2.190  ; LAB901:PROCESSER|regn:regA|Q[3]  ; LAB901:PROCESSER|regn:regG|Q[6]  ; KEY[2]                      ; KEY[2]      ; 0.000        ; -0.032     ; 2.444      ;
; 2.192  ; LAB901:PROCESSER|IR[2]           ; LAB901:PROCESSER|regn:regA|Q[3]  ; LAB901:PROCESSER|Tstep_Q.T0 ; KEY[2]      ; 0.000        ; 0.194      ; 2.672      ;
; 2.192  ; LAB901:PROCESSER|IR[2]           ; LAB901:PROCESSER|regn:regA|Q[6]  ; LAB901:PROCESSER|Tstep_Q.T0 ; KEY[2]      ; 0.000        ; 0.194      ; 2.672      ;
; 2.208  ; LAB901:PROCESSER|regn:regA|Q[4]  ; LAB901:PROCESSER|regn:regG|Q[4]  ; KEY[2]                      ; KEY[2]      ; 0.000        ; -0.023     ; 2.471      ;
; 2.221  ; LAB901:PROCESSER|regn:reg_0|Q[1] ; LAB901:PROCESSER|regn:reg_0|Q[1] ; KEY[2]                      ; KEY[2]      ; 0.000        ; 0.000      ; 2.507      ;
; 2.224  ; LAB901:PROCESSER|regn:regA|Q[5]  ; LAB901:PROCESSER|regn:regG|Q[8]  ; KEY[2]                      ; KEY[2]      ; 0.000        ; -0.026     ; 2.484      ;
; 2.228  ; LAB901:PROCESSER|IR[4]           ; LAB901:PROCESSER|regn:reg_0|Q[0] ; LAB901:PROCESSER|Tstep_Q.T0 ; KEY[2]      ; 0.000        ; 0.294      ; 2.808      ;
; 2.228  ; LAB901:PROCESSER|IR[4]           ; LAB901:PROCESSER|regn:reg_0|Q[2] ; LAB901:PROCESSER|Tstep_Q.T0 ; KEY[2]      ; 0.000        ; 0.294      ; 2.808      ;
; 2.228  ; LAB901:PROCESSER|IR[4]           ; LAB901:PROCESSER|regn:reg_0|Q[3] ; LAB901:PROCESSER|Tstep_Q.T0 ; KEY[2]      ; 0.000        ; 0.294      ; 2.808      ;
; 2.228  ; LAB901:PROCESSER|IR[4]           ; LAB901:PROCESSER|regn:reg_0|Q[5] ; LAB901:PROCESSER|Tstep_Q.T0 ; KEY[2]      ; 0.000        ; 0.294      ; 2.808      ;
; 2.228  ; LAB901:PROCESSER|IR[4]           ; LAB901:PROCESSER|regn:reg_0|Q[6] ; LAB901:PROCESSER|Tstep_Q.T0 ; KEY[2]      ; 0.000        ; 0.294      ; 2.808      ;
; 2.228  ; LAB901:PROCESSER|IR[4]           ; LAB901:PROCESSER|regn:reg_0|Q[7] ; LAB901:PROCESSER|Tstep_Q.T0 ; KEY[2]      ; 0.000        ; 0.294      ; 2.808      ;
; 2.228  ; LAB901:PROCESSER|IR[4]           ; LAB901:PROCESSER|regn:reg_0|Q[8] ; LAB901:PROCESSER|Tstep_Q.T0 ; KEY[2]      ; 0.000        ; 0.294      ; 2.808      ;
; 2.231  ; LAB901:PROCESSER|regn:reg_2|Q[0] ; LAB901:PROCESSER|regn:reg_7|Q[0] ; KEY[2]                      ; KEY[2]      ; 0.000        ; 0.180      ; 2.697      ;
; 2.237  ; LAB901:PROCESSER|IR[1]           ; LAB901:PROCESSER|Tstep_Q.T2      ; LAB901:PROCESSER|Tstep_Q.T0 ; KEY[2]      ; 0.000        ; 0.275      ; 2.798      ;
; 2.238  ; LAB901:PROCESSER|IR[2]           ; LAB901:PROCESSER|regn:regA|Q[0]  ; LAB901:PROCESSER|Tstep_Q.T0 ; KEY[2]      ; 0.000        ; 0.163      ; 2.687      ;
; 2.245  ; LAB901:PROCESSER|regn:regA|Q[0]  ; LAB901:PROCESSER|regn:regG|Q[7]  ; KEY[2]                      ; KEY[2]      ; 0.000        ; -0.001     ; 2.530      ;
; 2.249  ; LAB901:PROCESSER|regn:reg_2|Q[0] ; LAB901:PROCESSER|regn:reg_0|Q[0] ; KEY[2]                      ; KEY[2]      ; 0.000        ; 0.088      ; 2.623      ;
; 2.254  ; LAB901:PROCESSER|IR[4]           ; LAB901:PROCESSER|regn:reg_5|Q[1] ; LAB901:PROCESSER|Tstep_Q.T0 ; KEY[2]      ; 0.000        ; 0.190      ; 2.730      ;
; 2.254  ; LAB901:PROCESSER|IR[4]           ; LAB901:PROCESSER|regn:reg_5|Q[4] ; LAB901:PROCESSER|Tstep_Q.T0 ; KEY[2]      ; 0.000        ; 0.190      ; 2.730      ;
; 2.271  ; LAB901:PROCESSER|regn:reg_1|Q[7] ; LAB901:PROCESSER|regn:regA|Q[7]  ; KEY[2]                      ; KEY[2]      ; 0.000        ; 0.016      ; 2.573      ;
; 2.275  ; LAB901:PROCESSER|regn:regA|Q[7]  ; LAB901:PROCESSER|regn:regG|Q[7]  ; KEY[2]                      ; KEY[2]      ; 0.000        ; -0.113     ; 2.448      ;
; 2.275  ; LAB901:PROCESSER|regn:reg_1|Q[6] ; LAB901:PROCESSER|regn:reg_2|Q[6] ; KEY[2]                      ; KEY[2]      ; 0.000        ; 0.004      ; 2.565      ;
; 2.281  ; LAB901:PROCESSER|regn:reg_5|Q[3] ; LAB901:PROCESSER|regn:reg_3|Q[3] ; KEY[2]                      ; KEY[2]      ; 0.000        ; -0.033     ; 2.534      ;
; 2.283  ; LAB901:PROCESSER|regn:reg_2|Q[0] ; LAB901:PROCESSER|regn:reg_5|Q[0] ; KEY[2]                      ; KEY[2]      ; 0.000        ; -0.035     ; 2.534      ;
; 2.284  ; LAB901:PROCESSER|regn:reg_7|Q[2] ; LAB901:PROCESSER|regn:regA|Q[2]  ; KEY[2]                      ; KEY[2]      ; 0.000        ; -0.086     ; 2.484      ;
; 2.287  ; LAB901:PROCESSER|regn:reg_1|Q[2] ; LAB901:PROCESSER|regn:reg_7|Q[2] ; KEY[2]                      ; KEY[2]      ; 0.000        ; 0.087      ; 2.660      ;
; 2.304  ; LAB901:PROCESSER|regn:reg_2|Q[0] ; LAB901:PROCESSER|regn:reg_4|Q[0] ; KEY[2]                      ; KEY[2]      ; 0.000        ; 0.099      ; 2.689      ;
; 2.318  ; LAB901:PROCESSER|IR[5]           ; LAB901:PROCESSER|regn:reg_3|Q[8] ; LAB901:PROCESSER|Tstep_Q.T0 ; KEY[2]      ; 0.000        ; 0.585      ; 3.189      ;
; 2.320  ; LAB901:PROCESSER|IR[2]           ; LAB901:PROCESSER|Tstep_Q.T3      ; LAB901:PROCESSER|Tstep_Q.T0 ; KEY[2]      ; 0.000        ; -0.163     ; 2.443      ;
+--------+----------------------------------+----------------------------------+-----------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'KEY[1]'                                                                                                                                                                                        ;
+-------+-----------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.445 ; Counter:Counter1|Q[0] ; Counter:Counter1|Q[0]                                                                                      ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 0.731      ;
; 0.589 ; Counter:Counter1|Q[0] ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.302      ; 1.141      ;
; 0.625 ; Counter:Counter1|Q[4] ; Counter:Counter1|Q[4]                                                                                      ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 0.911      ;
; 0.889 ; Counter:Counter1|Q[1] ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg1 ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.302      ; 1.441      ;
; 0.893 ; Counter:Counter1|Q[3] ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg3 ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.302      ; 1.445      ;
; 0.896 ; Counter:Counter1|Q[2] ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg2 ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.302      ; 1.448      ;
; 0.899 ; Counter:Counter1|Q[4] ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg4 ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.302      ; 1.451      ;
; 0.969 ; Counter:Counter1|Q[0] ; Counter:Counter1|Q[1]                                                                                      ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 1.255      ;
; 0.972 ; Counter:Counter1|Q[2] ; Counter:Counter1|Q[2]                                                                                      ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 1.258      ;
; 1.011 ; Counter:Counter1|Q[3] ; Counter:Counter1|Q[3]                                                                                      ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 1.297      ;
; 1.013 ; Counter:Counter1|Q[1] ; Counter:Counter1|Q[1]                                                                                      ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 1.299      ;
; 1.401 ; Counter:Counter1|Q[0] ; Counter:Counter1|Q[2]                                                                                      ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 1.687      ;
; 1.404 ; Counter:Counter1|Q[2] ; Counter:Counter1|Q[3]                                                                                      ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 1.690      ;
; 1.444 ; Counter:Counter1|Q[3] ; Counter:Counter1|Q[4]                                                                                      ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 1.730      ;
; 1.444 ; Counter:Counter1|Q[1] ; Counter:Counter1|Q[2]                                                                                      ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 1.730      ;
; 1.481 ; Counter:Counter1|Q[0] ; Counter:Counter1|Q[3]                                                                                      ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 1.767      ;
; 1.484 ; Counter:Counter1|Q[2] ; Counter:Counter1|Q[4]                                                                                      ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 1.770      ;
; 1.524 ; Counter:Counter1|Q[1] ; Counter:Counter1|Q[3]                                                                                      ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 1.810      ;
; 1.561 ; Counter:Counter1|Q[0] ; Counter:Counter1|Q[4]                                                                                      ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 1.847      ;
; 1.604 ; Counter:Counter1|Q[1] ; Counter:Counter1|Q[4]                                                                                      ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 1.890      ;
+-------+-----------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'LAB901:PROCESSER|Tstep_Q.T0'                                                                                                                                                                                    ;
+-------+------------------------------------------------------------------------------------------------------------+------------------------+--------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                  ; To Node                ; Launch Clock ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------+------------------------+--------------+-----------------------------+--------------+------------+------------+
; 4.898 ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg0 ; LAB901:PROCESSER|IR[1] ; KEY[1]       ; LAB901:PROCESSER|Tstep_Q.T0 ; 0.000        ; -0.595     ; 4.303      ;
; 4.898 ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg1 ; LAB901:PROCESSER|IR[1] ; KEY[1]       ; LAB901:PROCESSER|Tstep_Q.T0 ; 0.000        ; -0.595     ; 4.303      ;
; 4.898 ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg2 ; LAB901:PROCESSER|IR[1] ; KEY[1]       ; LAB901:PROCESSER|Tstep_Q.T0 ; 0.000        ; -0.595     ; 4.303      ;
; 4.898 ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg3 ; LAB901:PROCESSER|IR[1] ; KEY[1]       ; LAB901:PROCESSER|Tstep_Q.T0 ; 0.000        ; -0.595     ; 4.303      ;
; 4.898 ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg4 ; LAB901:PROCESSER|IR[1] ; KEY[1]       ; LAB901:PROCESSER|Tstep_Q.T0 ; 0.000        ; -0.595     ; 4.303      ;
; 5.187 ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg0 ; LAB901:PROCESSER|IR[6] ; KEY[1]       ; LAB901:PROCESSER|Tstep_Q.T0 ; 0.000        ; -0.593     ; 4.594      ;
; 5.187 ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg1 ; LAB901:PROCESSER|IR[6] ; KEY[1]       ; LAB901:PROCESSER|Tstep_Q.T0 ; 0.000        ; -0.593     ; 4.594      ;
; 5.187 ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg2 ; LAB901:PROCESSER|IR[6] ; KEY[1]       ; LAB901:PROCESSER|Tstep_Q.T0 ; 0.000        ; -0.593     ; 4.594      ;
; 5.187 ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg3 ; LAB901:PROCESSER|IR[6] ; KEY[1]       ; LAB901:PROCESSER|Tstep_Q.T0 ; 0.000        ; -0.593     ; 4.594      ;
; 5.187 ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg4 ; LAB901:PROCESSER|IR[6] ; KEY[1]       ; LAB901:PROCESSER|Tstep_Q.T0 ; 0.000        ; -0.593     ; 4.594      ;
; 5.193 ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg0 ; LAB901:PROCESSER|IR[2] ; KEY[1]       ; LAB901:PROCESSER|Tstep_Q.T0 ; 0.000        ; -0.593     ; 4.600      ;
; 5.193 ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg1 ; LAB901:PROCESSER|IR[2] ; KEY[1]       ; LAB901:PROCESSER|Tstep_Q.T0 ; 0.000        ; -0.593     ; 4.600      ;
; 5.193 ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg2 ; LAB901:PROCESSER|IR[2] ; KEY[1]       ; LAB901:PROCESSER|Tstep_Q.T0 ; 0.000        ; -0.593     ; 4.600      ;
; 5.193 ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg3 ; LAB901:PROCESSER|IR[2] ; KEY[1]       ; LAB901:PROCESSER|Tstep_Q.T0 ; 0.000        ; -0.593     ; 4.600      ;
; 5.193 ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg4 ; LAB901:PROCESSER|IR[2] ; KEY[1]       ; LAB901:PROCESSER|Tstep_Q.T0 ; 0.000        ; -0.593     ; 4.600      ;
; 5.221 ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg0 ; LAB901:PROCESSER|IR[4] ; KEY[1]       ; LAB901:PROCESSER|Tstep_Q.T0 ; 0.000        ; -0.622     ; 4.599      ;
; 5.221 ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg1 ; LAB901:PROCESSER|IR[4] ; KEY[1]       ; LAB901:PROCESSER|Tstep_Q.T0 ; 0.000        ; -0.622     ; 4.599      ;
; 5.221 ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg2 ; LAB901:PROCESSER|IR[4] ; KEY[1]       ; LAB901:PROCESSER|Tstep_Q.T0 ; 0.000        ; -0.622     ; 4.599      ;
; 5.221 ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg3 ; LAB901:PROCESSER|IR[4] ; KEY[1]       ; LAB901:PROCESSER|Tstep_Q.T0 ; 0.000        ; -0.622     ; 4.599      ;
; 5.221 ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg4 ; LAB901:PROCESSER|IR[4] ; KEY[1]       ; LAB901:PROCESSER|Tstep_Q.T0 ; 0.000        ; -0.622     ; 4.599      ;
; 5.223 ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg0 ; LAB901:PROCESSER|IR[3] ; KEY[1]       ; LAB901:PROCESSER|Tstep_Q.T0 ; 0.000        ; -0.594     ; 4.629      ;
; 5.223 ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg1 ; LAB901:PROCESSER|IR[3] ; KEY[1]       ; LAB901:PROCESSER|Tstep_Q.T0 ; 0.000        ; -0.594     ; 4.629      ;
; 5.223 ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg2 ; LAB901:PROCESSER|IR[3] ; KEY[1]       ; LAB901:PROCESSER|Tstep_Q.T0 ; 0.000        ; -0.594     ; 4.629      ;
; 5.223 ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg3 ; LAB901:PROCESSER|IR[3] ; KEY[1]       ; LAB901:PROCESSER|Tstep_Q.T0 ; 0.000        ; -0.594     ; 4.629      ;
; 5.223 ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg4 ; LAB901:PROCESSER|IR[3] ; KEY[1]       ; LAB901:PROCESSER|Tstep_Q.T0 ; 0.000        ; -0.594     ; 4.629      ;
; 5.226 ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg0 ; LAB901:PROCESSER|IR[9] ; KEY[1]       ; LAB901:PROCESSER|Tstep_Q.T0 ; 0.000        ; -0.599     ; 4.627      ;
; 5.226 ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg1 ; LAB901:PROCESSER|IR[9] ; KEY[1]       ; LAB901:PROCESSER|Tstep_Q.T0 ; 0.000        ; -0.599     ; 4.627      ;
; 5.226 ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg2 ; LAB901:PROCESSER|IR[9] ; KEY[1]       ; LAB901:PROCESSER|Tstep_Q.T0 ; 0.000        ; -0.599     ; 4.627      ;
; 5.226 ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg3 ; LAB901:PROCESSER|IR[9] ; KEY[1]       ; LAB901:PROCESSER|Tstep_Q.T0 ; 0.000        ; -0.599     ; 4.627      ;
; 5.226 ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg4 ; LAB901:PROCESSER|IR[9] ; KEY[1]       ; LAB901:PROCESSER|Tstep_Q.T0 ; 0.000        ; -0.599     ; 4.627      ;
; 5.500 ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg0 ; LAB901:PROCESSER|IR[7] ; KEY[1]       ; LAB901:PROCESSER|Tstep_Q.T0 ; 0.000        ; -0.760     ; 4.740      ;
; 5.500 ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg1 ; LAB901:PROCESSER|IR[7] ; KEY[1]       ; LAB901:PROCESSER|Tstep_Q.T0 ; 0.000        ; -0.760     ; 4.740      ;
; 5.500 ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg2 ; LAB901:PROCESSER|IR[7] ; KEY[1]       ; LAB901:PROCESSER|Tstep_Q.T0 ; 0.000        ; -0.760     ; 4.740      ;
; 5.500 ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg3 ; LAB901:PROCESSER|IR[7] ; KEY[1]       ; LAB901:PROCESSER|Tstep_Q.T0 ; 0.000        ; -0.760     ; 4.740      ;
; 5.500 ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg4 ; LAB901:PROCESSER|IR[7] ; KEY[1]       ; LAB901:PROCESSER|Tstep_Q.T0 ; 0.000        ; -0.760     ; 4.740      ;
; 5.532 ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg0 ; LAB901:PROCESSER|IR[8] ; KEY[1]       ; LAB901:PROCESSER|Tstep_Q.T0 ; 0.000        ; -0.754     ; 4.778      ;
; 5.532 ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg1 ; LAB901:PROCESSER|IR[8] ; KEY[1]       ; LAB901:PROCESSER|Tstep_Q.T0 ; 0.000        ; -0.754     ; 4.778      ;
; 5.532 ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg2 ; LAB901:PROCESSER|IR[8] ; KEY[1]       ; LAB901:PROCESSER|Tstep_Q.T0 ; 0.000        ; -0.754     ; 4.778      ;
; 5.532 ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg3 ; LAB901:PROCESSER|IR[8] ; KEY[1]       ; LAB901:PROCESSER|Tstep_Q.T0 ; 0.000        ; -0.754     ; 4.778      ;
; 5.532 ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg4 ; LAB901:PROCESSER|IR[8] ; KEY[1]       ; LAB901:PROCESSER|Tstep_Q.T0 ; 0.000        ; -0.754     ; 4.778      ;
; 5.699 ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg0 ; LAB901:PROCESSER|IR[5] ; KEY[1]       ; LAB901:PROCESSER|Tstep_Q.T0 ; 0.000        ; -0.761     ; 4.938      ;
; 5.699 ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg1 ; LAB901:PROCESSER|IR[5] ; KEY[1]       ; LAB901:PROCESSER|Tstep_Q.T0 ; 0.000        ; -0.761     ; 4.938      ;
; 5.699 ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg2 ; LAB901:PROCESSER|IR[5] ; KEY[1]       ; LAB901:PROCESSER|Tstep_Q.T0 ; 0.000        ; -0.761     ; 4.938      ;
; 5.699 ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg3 ; LAB901:PROCESSER|IR[5] ; KEY[1]       ; LAB901:PROCESSER|Tstep_Q.T0 ; 0.000        ; -0.761     ; 4.938      ;
; 5.699 ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg4 ; LAB901:PROCESSER|IR[5] ; KEY[1]       ; LAB901:PROCESSER|Tstep_Q.T0 ; 0.000        ; -0.761     ; 4.938      ;
+-------+------------------------------------------------------------------------------------------------------------+------------------------+--------------+-----------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'KEY[1]'                                                                                                                                                     ;
+--------+--------------+----------------+------------------+--------+------------+------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                                                                     ;
+--------+--------------+----------------+------------------+--------+------------+------------------------------------------------------------------------------------------------------------+
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; KEY[1] ; Rise       ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; KEY[1] ; Rise       ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; KEY[1] ; Rise       ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; KEY[1] ; Rise       ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; KEY[1] ; Rise       ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; KEY[1] ; Rise       ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; KEY[1] ; Rise       ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; KEY[1] ; Rise       ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; KEY[1] ; Rise       ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; KEY[1] ; Rise       ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.469 ; 1.000        ; 2.469          ; Port Rate        ; KEY[1] ; Rise       ; KEY[1]                                                                                                     ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; KEY[1] ; Rise       ; Counter:Counter1|Q[0]                                                                                      ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; KEY[1] ; Rise       ; Counter:Counter1|Q[0]                                                                                      ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; KEY[1] ; Rise       ; Counter:Counter1|Q[1]                                                                                      ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; KEY[1] ; Rise       ; Counter:Counter1|Q[1]                                                                                      ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; KEY[1] ; Rise       ; Counter:Counter1|Q[2]                                                                                      ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; KEY[1] ; Rise       ; Counter:Counter1|Q[2]                                                                                      ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; KEY[1] ; Rise       ; Counter:Counter1|Q[3]                                                                                      ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; KEY[1] ; Rise       ; Counter:Counter1|Q[3]                                                                                      ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; KEY[1] ; Rise       ; Counter:Counter1|Q[4]                                                                                      ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; KEY[1] ; Rise       ; Counter:Counter1|Q[4]                                                                                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[1] ; Rise       ; Counter1|Q[0]|clk                                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; Counter1|Q[0]|clk                                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[1] ; Rise       ; Counter1|Q[1]|clk                                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; Counter1|Q[1]|clk                                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[1] ; Rise       ; Counter1|Q[2]|clk                                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; Counter1|Q[2]|clk                                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[1] ; Rise       ; Counter1|Q[3]|clk                                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; Counter1|Q[3]|clk                                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[1] ; Rise       ; Counter1|Q[4]|clk                                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; Counter1|Q[4]|clk                                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[1] ; Rise       ; KEY[1]|combout                                                                                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; KEY[1]|combout                                                                                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[1] ; Rise       ; Memory|altsyncram_component|auto_generated|ram_block1a0|clk0                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; Memory|altsyncram_component|auto_generated|ram_block1a0|clk0                                               ;
+--------+--------------+----------------+------------------+--------+------------+------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'KEY[2]'                                                                           ;
+--------+--------------+----------------+------------------+--------+------------+----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                           ;
+--------+--------------+----------------+------------------+--------+------------+----------------------------------+
; -1.469 ; 1.000        ; 2.469          ; Port Rate        ; KEY[2] ; Rise       ; KEY[2]                           ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; KEY[2] ; Rise       ; LAB901:PROCESSER|Tstep_Q.T0      ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; KEY[2] ; Rise       ; LAB901:PROCESSER|Tstep_Q.T0      ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; KEY[2] ; Rise       ; LAB901:PROCESSER|Tstep_Q.T1      ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; KEY[2] ; Rise       ; LAB901:PROCESSER|Tstep_Q.T1      ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; KEY[2] ; Rise       ; LAB901:PROCESSER|Tstep_Q.T2      ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; KEY[2] ; Rise       ; LAB901:PROCESSER|Tstep_Q.T2      ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; KEY[2] ; Rise       ; LAB901:PROCESSER|Tstep_Q.T3      ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; KEY[2] ; Rise       ; LAB901:PROCESSER|Tstep_Q.T3      ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; KEY[2] ; Rise       ; LAB901:PROCESSER|regn:regA|Q[0]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; KEY[2] ; Rise       ; LAB901:PROCESSER|regn:regA|Q[0]  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; KEY[2] ; Rise       ; LAB901:PROCESSER|regn:regA|Q[1]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; KEY[2] ; Rise       ; LAB901:PROCESSER|regn:regA|Q[1]  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; KEY[2] ; Rise       ; LAB901:PROCESSER|regn:regA|Q[2]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; KEY[2] ; Rise       ; LAB901:PROCESSER|regn:regA|Q[2]  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; KEY[2] ; Rise       ; LAB901:PROCESSER|regn:regA|Q[3]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; KEY[2] ; Rise       ; LAB901:PROCESSER|regn:regA|Q[3]  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; KEY[2] ; Rise       ; LAB901:PROCESSER|regn:regA|Q[4]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; KEY[2] ; Rise       ; LAB901:PROCESSER|regn:regA|Q[4]  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; KEY[2] ; Rise       ; LAB901:PROCESSER|regn:regA|Q[5]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; KEY[2] ; Rise       ; LAB901:PROCESSER|regn:regA|Q[5]  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; KEY[2] ; Rise       ; LAB901:PROCESSER|regn:regA|Q[6]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; KEY[2] ; Rise       ; LAB901:PROCESSER|regn:regA|Q[6]  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; KEY[2] ; Rise       ; LAB901:PROCESSER|regn:regA|Q[7]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; KEY[2] ; Rise       ; LAB901:PROCESSER|regn:regA|Q[7]  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; KEY[2] ; Rise       ; LAB901:PROCESSER|regn:regA|Q[8]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; KEY[2] ; Rise       ; LAB901:PROCESSER|regn:regA|Q[8]  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; KEY[2] ; Rise       ; LAB901:PROCESSER|regn:regG|Q[0]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; KEY[2] ; Rise       ; LAB901:PROCESSER|regn:regG|Q[0]  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; KEY[2] ; Rise       ; LAB901:PROCESSER|regn:regG|Q[1]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; KEY[2] ; Rise       ; LAB901:PROCESSER|regn:regG|Q[1]  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; KEY[2] ; Rise       ; LAB901:PROCESSER|regn:regG|Q[2]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; KEY[2] ; Rise       ; LAB901:PROCESSER|regn:regG|Q[2]  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; KEY[2] ; Rise       ; LAB901:PROCESSER|regn:regG|Q[3]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; KEY[2] ; Rise       ; LAB901:PROCESSER|regn:regG|Q[3]  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; KEY[2] ; Rise       ; LAB901:PROCESSER|regn:regG|Q[4]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; KEY[2] ; Rise       ; LAB901:PROCESSER|regn:regG|Q[4]  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; KEY[2] ; Rise       ; LAB901:PROCESSER|regn:regG|Q[5]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; KEY[2] ; Rise       ; LAB901:PROCESSER|regn:regG|Q[5]  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; KEY[2] ; Rise       ; LAB901:PROCESSER|regn:regG|Q[6]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; KEY[2] ; Rise       ; LAB901:PROCESSER|regn:regG|Q[6]  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; KEY[2] ; Rise       ; LAB901:PROCESSER|regn:regG|Q[7]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; KEY[2] ; Rise       ; LAB901:PROCESSER|regn:regG|Q[7]  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; KEY[2] ; Rise       ; LAB901:PROCESSER|regn:regG|Q[8]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; KEY[2] ; Rise       ; LAB901:PROCESSER|regn:regG|Q[8]  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; KEY[2] ; Rise       ; LAB901:PROCESSER|regn:reg_0|Q[0] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; KEY[2] ; Rise       ; LAB901:PROCESSER|regn:reg_0|Q[0] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; KEY[2] ; Rise       ; LAB901:PROCESSER|regn:reg_0|Q[1] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; KEY[2] ; Rise       ; LAB901:PROCESSER|regn:reg_0|Q[1] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; KEY[2] ; Rise       ; LAB901:PROCESSER|regn:reg_0|Q[2] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; KEY[2] ; Rise       ; LAB901:PROCESSER|regn:reg_0|Q[2] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; KEY[2] ; Rise       ; LAB901:PROCESSER|regn:reg_0|Q[3] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; KEY[2] ; Rise       ; LAB901:PROCESSER|regn:reg_0|Q[3] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; KEY[2] ; Rise       ; LAB901:PROCESSER|regn:reg_0|Q[4] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; KEY[2] ; Rise       ; LAB901:PROCESSER|regn:reg_0|Q[4] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; KEY[2] ; Rise       ; LAB901:PROCESSER|regn:reg_0|Q[5] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; KEY[2] ; Rise       ; LAB901:PROCESSER|regn:reg_0|Q[5] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; KEY[2] ; Rise       ; LAB901:PROCESSER|regn:reg_0|Q[6] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; KEY[2] ; Rise       ; LAB901:PROCESSER|regn:reg_0|Q[6] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; KEY[2] ; Rise       ; LAB901:PROCESSER|regn:reg_0|Q[7] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; KEY[2] ; Rise       ; LAB901:PROCESSER|regn:reg_0|Q[7] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; KEY[2] ; Rise       ; LAB901:PROCESSER|regn:reg_0|Q[8] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; KEY[2] ; Rise       ; LAB901:PROCESSER|regn:reg_0|Q[8] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; KEY[2] ; Rise       ; LAB901:PROCESSER|regn:reg_1|Q[0] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; KEY[2] ; Rise       ; LAB901:PROCESSER|regn:reg_1|Q[0] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; KEY[2] ; Rise       ; LAB901:PROCESSER|regn:reg_1|Q[1] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; KEY[2] ; Rise       ; LAB901:PROCESSER|regn:reg_1|Q[1] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; KEY[2] ; Rise       ; LAB901:PROCESSER|regn:reg_1|Q[2] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; KEY[2] ; Rise       ; LAB901:PROCESSER|regn:reg_1|Q[2] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; KEY[2] ; Rise       ; LAB901:PROCESSER|regn:reg_1|Q[3] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; KEY[2] ; Rise       ; LAB901:PROCESSER|regn:reg_1|Q[3] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; KEY[2] ; Rise       ; LAB901:PROCESSER|regn:reg_1|Q[4] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; KEY[2] ; Rise       ; LAB901:PROCESSER|regn:reg_1|Q[4] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; KEY[2] ; Rise       ; LAB901:PROCESSER|regn:reg_1|Q[5] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; KEY[2] ; Rise       ; LAB901:PROCESSER|regn:reg_1|Q[5] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; KEY[2] ; Rise       ; LAB901:PROCESSER|regn:reg_1|Q[6] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; KEY[2] ; Rise       ; LAB901:PROCESSER|regn:reg_1|Q[6] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; KEY[2] ; Rise       ; LAB901:PROCESSER|regn:reg_1|Q[7] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; KEY[2] ; Rise       ; LAB901:PROCESSER|regn:reg_1|Q[7] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; KEY[2] ; Rise       ; LAB901:PROCESSER|regn:reg_1|Q[8] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; KEY[2] ; Rise       ; LAB901:PROCESSER|regn:reg_1|Q[8] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; KEY[2] ; Rise       ; LAB901:PROCESSER|regn:reg_2|Q[0] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; KEY[2] ; Rise       ; LAB901:PROCESSER|regn:reg_2|Q[0] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; KEY[2] ; Rise       ; LAB901:PROCESSER|regn:reg_2|Q[1] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; KEY[2] ; Rise       ; LAB901:PROCESSER|regn:reg_2|Q[1] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; KEY[2] ; Rise       ; LAB901:PROCESSER|regn:reg_2|Q[2] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; KEY[2] ; Rise       ; LAB901:PROCESSER|regn:reg_2|Q[2] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; KEY[2] ; Rise       ; LAB901:PROCESSER|regn:reg_2|Q[3] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; KEY[2] ; Rise       ; LAB901:PROCESSER|regn:reg_2|Q[3] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; KEY[2] ; Rise       ; LAB901:PROCESSER|regn:reg_2|Q[4] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; KEY[2] ; Rise       ; LAB901:PROCESSER|regn:reg_2|Q[4] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; KEY[2] ; Rise       ; LAB901:PROCESSER|regn:reg_2|Q[5] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; KEY[2] ; Rise       ; LAB901:PROCESSER|regn:reg_2|Q[5] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; KEY[2] ; Rise       ; LAB901:PROCESSER|regn:reg_2|Q[6] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; KEY[2] ; Rise       ; LAB901:PROCESSER|regn:reg_2|Q[6] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; KEY[2] ; Rise       ; LAB901:PROCESSER|regn:reg_2|Q[7] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; KEY[2] ; Rise       ; LAB901:PROCESSER|regn:reg_2|Q[7] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; KEY[2] ; Rise       ; LAB901:PROCESSER|regn:reg_2|Q[8] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; KEY[2] ; Rise       ; LAB901:PROCESSER|regn:reg_2|Q[8] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; KEY[2] ; Rise       ; LAB901:PROCESSER|regn:reg_3|Q[0] ;
+--------+--------------+----------------+------------------+--------+------------+----------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'LAB901:PROCESSER|Tstep_Q.T0'                                                                               ;
+-------+--------------+----------------+------------------+-----------------------------+------------+---------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                       ; Clock Edge ; Target                                ;
+-------+--------------+----------------+------------------+-----------------------------+------------+---------------------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; LAB901:PROCESSER|Tstep_Q.T0 ; Rise       ; LAB901:PROCESSER|IR[1]                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; LAB901:PROCESSER|Tstep_Q.T0 ; Rise       ; LAB901:PROCESSER|IR[1]                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; LAB901:PROCESSER|Tstep_Q.T0 ; Rise       ; LAB901:PROCESSER|IR[2]                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; LAB901:PROCESSER|Tstep_Q.T0 ; Rise       ; LAB901:PROCESSER|IR[2]                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; LAB901:PROCESSER|Tstep_Q.T0 ; Rise       ; LAB901:PROCESSER|IR[3]                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; LAB901:PROCESSER|Tstep_Q.T0 ; Rise       ; LAB901:PROCESSER|IR[3]                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; LAB901:PROCESSER|Tstep_Q.T0 ; Rise       ; LAB901:PROCESSER|IR[4]                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; LAB901:PROCESSER|Tstep_Q.T0 ; Rise       ; LAB901:PROCESSER|IR[4]                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; LAB901:PROCESSER|Tstep_Q.T0 ; Rise       ; LAB901:PROCESSER|IR[5]                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; LAB901:PROCESSER|Tstep_Q.T0 ; Rise       ; LAB901:PROCESSER|IR[5]                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; LAB901:PROCESSER|Tstep_Q.T0 ; Rise       ; LAB901:PROCESSER|IR[6]                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; LAB901:PROCESSER|Tstep_Q.T0 ; Rise       ; LAB901:PROCESSER|IR[6]                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; LAB901:PROCESSER|Tstep_Q.T0 ; Rise       ; LAB901:PROCESSER|IR[7]                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; LAB901:PROCESSER|Tstep_Q.T0 ; Rise       ; LAB901:PROCESSER|IR[7]                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; LAB901:PROCESSER|Tstep_Q.T0 ; Rise       ; LAB901:PROCESSER|IR[8]                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; LAB901:PROCESSER|Tstep_Q.T0 ; Rise       ; LAB901:PROCESSER|IR[8]                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; LAB901:PROCESSER|Tstep_Q.T0 ; Rise       ; LAB901:PROCESSER|IR[9]                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; LAB901:PROCESSER|Tstep_Q.T0 ; Rise       ; LAB901:PROCESSER|IR[9]                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; LAB901:PROCESSER|Tstep_Q.T0 ; Rise       ; PROCESSER|IR[1]|datac                 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; LAB901:PROCESSER|Tstep_Q.T0 ; Rise       ; PROCESSER|IR[1]|datac                 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; LAB901:PROCESSER|Tstep_Q.T0 ; Rise       ; PROCESSER|IR[2]|datac                 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; LAB901:PROCESSER|Tstep_Q.T0 ; Rise       ; PROCESSER|IR[2]|datac                 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; LAB901:PROCESSER|Tstep_Q.T0 ; Rise       ; PROCESSER|IR[3]|datac                 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; LAB901:PROCESSER|Tstep_Q.T0 ; Rise       ; PROCESSER|IR[3]|datac                 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; LAB901:PROCESSER|Tstep_Q.T0 ; Rise       ; PROCESSER|IR[4]|datac                 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; LAB901:PROCESSER|Tstep_Q.T0 ; Rise       ; PROCESSER|IR[4]|datac                 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; LAB901:PROCESSER|Tstep_Q.T0 ; Rise       ; PROCESSER|IR[5]|datad                 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; LAB901:PROCESSER|Tstep_Q.T0 ; Rise       ; PROCESSER|IR[5]|datad                 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; LAB901:PROCESSER|Tstep_Q.T0 ; Rise       ; PROCESSER|IR[6]|datac                 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; LAB901:PROCESSER|Tstep_Q.T0 ; Rise       ; PROCESSER|IR[6]|datac                 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; LAB901:PROCESSER|Tstep_Q.T0 ; Rise       ; PROCESSER|IR[7]|datad                 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; LAB901:PROCESSER|Tstep_Q.T0 ; Rise       ; PROCESSER|IR[7]|datad                 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; LAB901:PROCESSER|Tstep_Q.T0 ; Rise       ; PROCESSER|IR[8]|datad                 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; LAB901:PROCESSER|Tstep_Q.T0 ; Rise       ; PROCESSER|IR[8]|datad                 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; LAB901:PROCESSER|Tstep_Q.T0 ; Rise       ; PROCESSER|IR[9]|datac                 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; LAB901:PROCESSER|Tstep_Q.T0 ; Rise       ; PROCESSER|IR[9]|datac                 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; LAB901:PROCESSER|Tstep_Q.T0 ; Rise       ; PROCESSER|Tstep_Q.T0|regout           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; LAB901:PROCESSER|Tstep_Q.T0 ; Rise       ; PROCESSER|Tstep_Q.T0|regout           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; LAB901:PROCESSER|Tstep_Q.T0 ; Rise       ; PROCESSER|Tstep_Q.T0~clkctrl|inclk[0] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; LAB901:PROCESSER|Tstep_Q.T0 ; Rise       ; PROCESSER|Tstep_Q.T0~clkctrl|inclk[0] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; LAB901:PROCESSER|Tstep_Q.T0 ; Rise       ; PROCESSER|Tstep_Q.T0~clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; LAB901:PROCESSER|Tstep_Q.T0 ; Rise       ; PROCESSER|Tstep_Q.T0~clkctrl|outclk   ;
+-------+--------------+----------------+------------------+-----------------------------+------------+---------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; SW[*]     ; KEY[2]     ; 1.324 ; 1.324 ; Rise       ; KEY[2]          ;
;  SW[9]    ; KEY[2]     ; 1.324 ; 1.324 ; Rise       ; KEY[2]          ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; SW[*]     ; KEY[2]     ; -0.544 ; -0.544 ; Rise       ; KEY[2]          ;
;  SW[9]    ; KEY[2]     ; -0.544 ; -0.544 ; Rise       ; KEY[2]          ;
+-----------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+
; Data Port ; Clock Port                  ; Rise   ; Fall   ; Clock Edge ; Clock Reference             ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+
; LEDR[*]   ; KEY[1]                      ; 13.428 ; 13.428 ; Rise       ; KEY[1]                      ;
;  LEDR[0]  ; KEY[1]                      ; 12.386 ; 12.386 ; Rise       ; KEY[1]                      ;
;  LEDR[1]  ; KEY[1]                      ; 12.446 ; 12.446 ; Rise       ; KEY[1]                      ;
;  LEDR[2]  ; KEY[1]                      ; 12.826 ; 12.826 ; Rise       ; KEY[1]                      ;
;  LEDR[3]  ; KEY[1]                      ; 12.722 ; 12.722 ; Rise       ; KEY[1]                      ;
;  LEDR[4]  ; KEY[1]                      ; 12.795 ; 12.795 ; Rise       ; KEY[1]                      ;
;  LEDR[5]  ; KEY[1]                      ; 13.359 ; 13.359 ; Rise       ; KEY[1]                      ;
;  LEDR[6]  ; KEY[1]                      ; 12.979 ; 12.979 ; Rise       ; KEY[1]                      ;
;  LEDR[7]  ; KEY[1]                      ; 13.428 ; 13.428 ; Rise       ; KEY[1]                      ;
;  LEDR[8]  ; KEY[1]                      ; 12.144 ; 12.144 ; Rise       ; KEY[1]                      ;
; LEDR[*]   ; KEY[2]                      ; 15.641 ; 15.641 ; Rise       ; KEY[2]                      ;
;  LEDR[0]  ; KEY[2]                      ; 14.646 ; 14.646 ; Rise       ; KEY[2]                      ;
;  LEDR[1]  ; KEY[2]                      ; 15.109 ; 15.109 ; Rise       ; KEY[2]                      ;
;  LEDR[2]  ; KEY[2]                      ; 15.020 ; 15.020 ; Rise       ; KEY[2]                      ;
;  LEDR[3]  ; KEY[2]                      ; 15.281 ; 15.281 ; Rise       ; KEY[2]                      ;
;  LEDR[4]  ; KEY[2]                      ; 15.198 ; 15.198 ; Rise       ; KEY[2]                      ;
;  LEDR[5]  ; KEY[2]                      ; 15.641 ; 15.641 ; Rise       ; KEY[2]                      ;
;  LEDR[6]  ; KEY[2]                      ; 15.236 ; 15.236 ; Rise       ; KEY[2]                      ;
;  LEDR[7]  ; KEY[2]                      ; 15.355 ; 15.355 ; Rise       ; KEY[2]                      ;
;  LEDR[8]  ; KEY[2]                      ; 14.650 ; 14.650 ; Rise       ; KEY[2]                      ;
;  LEDR[9]  ; KEY[2]                      ; 8.921  ; 8.921  ; Rise       ; KEY[2]                      ;
; LEDR[*]   ; LAB901:PROCESSER|Tstep_Q.T0 ; 15.177 ; 15.177 ; Rise       ; LAB901:PROCESSER|Tstep_Q.T0 ;
;  LEDR[0]  ; LAB901:PROCESSER|Tstep_Q.T0 ; 14.182 ; 14.182 ; Rise       ; LAB901:PROCESSER|Tstep_Q.T0 ;
;  LEDR[1]  ; LAB901:PROCESSER|Tstep_Q.T0 ; 14.645 ; 14.645 ; Rise       ; LAB901:PROCESSER|Tstep_Q.T0 ;
;  LEDR[2]  ; LAB901:PROCESSER|Tstep_Q.T0 ; 14.556 ; 14.556 ; Rise       ; LAB901:PROCESSER|Tstep_Q.T0 ;
;  LEDR[3]  ; LAB901:PROCESSER|Tstep_Q.T0 ; 14.817 ; 14.817 ; Rise       ; LAB901:PROCESSER|Tstep_Q.T0 ;
;  LEDR[4]  ; LAB901:PROCESSER|Tstep_Q.T0 ; 14.734 ; 14.734 ; Rise       ; LAB901:PROCESSER|Tstep_Q.T0 ;
;  LEDR[5]  ; LAB901:PROCESSER|Tstep_Q.T0 ; 15.177 ; 15.177 ; Rise       ; LAB901:PROCESSER|Tstep_Q.T0 ;
;  LEDR[6]  ; LAB901:PROCESSER|Tstep_Q.T0 ; 14.772 ; 14.772 ; Rise       ; LAB901:PROCESSER|Tstep_Q.T0 ;
;  LEDR[7]  ; LAB901:PROCESSER|Tstep_Q.T0 ; 14.891 ; 14.891 ; Rise       ; LAB901:PROCESSER|Tstep_Q.T0 ;
;  LEDR[8]  ; LAB901:PROCESSER|Tstep_Q.T0 ; 14.186 ; 14.186 ; Rise       ; LAB901:PROCESSER|Tstep_Q.T0 ;
;  LEDR[9]  ; LAB901:PROCESSER|Tstep_Q.T0 ; 8.639  ; 8.639  ; Rise       ; LAB901:PROCESSER|Tstep_Q.T0 ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+


+------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                        ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+
; Data Port ; Clock Port                  ; Rise   ; Fall   ; Clock Edge ; Clock Reference             ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+
; LEDR[*]   ; KEY[1]                      ; 12.144 ; 12.144 ; Rise       ; KEY[1]                      ;
;  LEDR[0]  ; KEY[1]                      ; 12.386 ; 12.386 ; Rise       ; KEY[1]                      ;
;  LEDR[1]  ; KEY[1]                      ; 12.446 ; 12.446 ; Rise       ; KEY[1]                      ;
;  LEDR[2]  ; KEY[1]                      ; 12.826 ; 12.826 ; Rise       ; KEY[1]                      ;
;  LEDR[3]  ; KEY[1]                      ; 12.722 ; 12.722 ; Rise       ; KEY[1]                      ;
;  LEDR[4]  ; KEY[1]                      ; 12.795 ; 12.795 ; Rise       ; KEY[1]                      ;
;  LEDR[5]  ; KEY[1]                      ; 13.359 ; 13.359 ; Rise       ; KEY[1]                      ;
;  LEDR[6]  ; KEY[1]                      ; 12.979 ; 12.979 ; Rise       ; KEY[1]                      ;
;  LEDR[7]  ; KEY[1]                      ; 13.428 ; 13.428 ; Rise       ; KEY[1]                      ;
;  LEDR[8]  ; KEY[1]                      ; 12.144 ; 12.144 ; Rise       ; KEY[1]                      ;
; LEDR[*]   ; KEY[2]                      ; 8.262  ; 8.262  ; Rise       ; KEY[2]                      ;
;  LEDR[0]  ; KEY[2]                      ; 8.374  ; 8.374  ; Rise       ; KEY[2]                      ;
;  LEDR[1]  ; KEY[2]                      ; 8.866  ; 8.866  ; Rise       ; KEY[2]                      ;
;  LEDR[2]  ; KEY[2]                      ; 8.878  ; 8.878  ; Rise       ; KEY[2]                      ;
;  LEDR[3]  ; KEY[2]                      ; 8.737  ; 8.737  ; Rise       ; KEY[2]                      ;
;  LEDR[4]  ; KEY[2]                      ; 9.112  ; 9.112  ; Rise       ; KEY[2]                      ;
;  LEDR[5]  ; KEY[2]                      ; 9.557  ; 9.557  ; Rise       ; KEY[2]                      ;
;  LEDR[6]  ; KEY[2]                      ; 8.931  ; 8.931  ; Rise       ; KEY[2]                      ;
;  LEDR[7]  ; KEY[2]                      ; 9.796  ; 9.796  ; Rise       ; KEY[2]                      ;
;  LEDR[8]  ; KEY[2]                      ; 8.768  ; 8.768  ; Rise       ; KEY[2]                      ;
;  LEDR[9]  ; KEY[2]                      ; 8.262  ; 8.262  ; Rise       ; KEY[2]                      ;
; LEDR[*]   ; LAB901:PROCESSER|Tstep_Q.T0 ; 7.985  ; 7.985  ; Rise       ; LAB901:PROCESSER|Tstep_Q.T0 ;
;  LEDR[0]  ; LAB901:PROCESSER|Tstep_Q.T0 ; 10.383 ; 10.383 ; Rise       ; LAB901:PROCESSER|Tstep_Q.T0 ;
;  LEDR[1]  ; LAB901:PROCESSER|Tstep_Q.T0 ; 10.749 ; 10.749 ; Rise       ; LAB901:PROCESSER|Tstep_Q.T0 ;
;  LEDR[2]  ; LAB901:PROCESSER|Tstep_Q.T0 ; 10.920 ; 10.920 ; Rise       ; LAB901:PROCESSER|Tstep_Q.T0 ;
;  LEDR[3]  ; LAB901:PROCESSER|Tstep_Q.T0 ; 10.891 ; 10.891 ; Rise       ; LAB901:PROCESSER|Tstep_Q.T0 ;
;  LEDR[4]  ; LAB901:PROCESSER|Tstep_Q.T0 ; 10.967 ; 10.967 ; Rise       ; LAB901:PROCESSER|Tstep_Q.T0 ;
;  LEDR[5]  ; LAB901:PROCESSER|Tstep_Q.T0 ; 11.100 ; 11.100 ; Rise       ; LAB901:PROCESSER|Tstep_Q.T0 ;
;  LEDR[6]  ; LAB901:PROCESSER|Tstep_Q.T0 ; 11.096 ; 11.096 ; Rise       ; LAB901:PROCESSER|Tstep_Q.T0 ;
;  LEDR[7]  ; LAB901:PROCESSER|Tstep_Q.T0 ; 11.116 ; 11.116 ; Rise       ; LAB901:PROCESSER|Tstep_Q.T0 ;
;  LEDR[8]  ; LAB901:PROCESSER|Tstep_Q.T0 ; 10.677 ; 10.677 ; Rise       ; LAB901:PROCESSER|Tstep_Q.T0 ;
;  LEDR[9]  ; LAB901:PROCESSER|Tstep_Q.T0 ; 7.985  ; 7.985  ; Rise       ; LAB901:PROCESSER|Tstep_Q.T0 ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+


+------------------------------------------------------+
; Fast Model Setup Summary                             ;
+-----------------------------+--------+---------------+
; Clock                       ; Slack  ; End Point TNS ;
+-----------------------------+--------+---------------+
; KEY[2]                      ; -3.091 ; -217.992      ;
; LAB901:PROCESSER|Tstep_Q.T0 ; -2.209 ; -17.294       ;
; KEY[1]                      ; 0.301  ; 0.000         ;
+-----------------------------+--------+---------------+


+------------------------------------------------------+
; Fast Model Hold Summary                              ;
+-----------------------------+--------+---------------+
; Clock                       ; Slack  ; End Point TNS ;
+-----------------------------+--------+---------------+
; KEY[2]                      ; -0.902 ; -1.795        ;
; KEY[1]                      ; 0.208  ; 0.000         ;
; LAB901:PROCESSER|Tstep_Q.T0 ; 2.349  ; 0.000         ;
+-----------------------------+--------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary               ;
+-----------------------------+--------+---------------+
; Clock                       ; Slack  ; End Point TNS ;
+-----------------------------+--------+---------------+
; KEY[1]                      ; -1.423 ; -20.452       ;
; KEY[2]                      ; -1.222 ; -95.222       ;
; LAB901:PROCESSER|Tstep_Q.T0 ; 0.500  ; 0.000         ;
+-----------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'KEY[2]'                                                                                                                                                                                                                  ;
+--------+------------------------------------------------------------------------------------------------------------+----------------------------------+-----------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                  ; To Node                          ; Launch Clock                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------+----------------------------------+-----------------------------+-------------+--------------+------------+------------+
; -3.091 ; LAB901:PROCESSER|Tstep_Q.T1                                                                                ; LAB901:PROCESSER|regn:regG|Q[8]  ; KEY[2]                      ; KEY[2]      ; 1.000        ; -0.060     ; 4.063      ;
; -3.071 ; LAB901:PROCESSER|Tstep_Q.T2                                                                                ; LAB901:PROCESSER|regn:regG|Q[8]  ; KEY[2]                      ; KEY[2]      ; 1.000        ; -0.060     ; 4.043      ;
; -3.056 ; LAB901:PROCESSER|Tstep_Q.T1                                                                                ; LAB901:PROCESSER|regn:regG|Q[7]  ; KEY[2]                      ; KEY[2]      ; 1.000        ; -0.060     ; 4.028      ;
; -3.051 ; LAB901:PROCESSER|IR[1]                                                                                     ; LAB901:PROCESSER|regn:regG|Q[8]  ; LAB901:PROCESSER|Tstep_Q.T0 ; KEY[2]      ; 1.000        ; -0.159     ; 3.924      ;
; -3.038 ; LAB901:PROCESSER|IR[2]                                                                                     ; LAB901:PROCESSER|regn:regG|Q[8]  ; LAB901:PROCESSER|Tstep_Q.T0 ; KEY[2]      ; 1.000        ; -0.161     ; 3.909      ;
; -3.036 ; LAB901:PROCESSER|Tstep_Q.T2                                                                                ; LAB901:PROCESSER|regn:regG|Q[7]  ; KEY[2]                      ; KEY[2]      ; 1.000        ; -0.060     ; 4.008      ;
; -3.016 ; LAB901:PROCESSER|IR[1]                                                                                     ; LAB901:PROCESSER|regn:regG|Q[7]  ; LAB901:PROCESSER|Tstep_Q.T0 ; KEY[2]      ; 1.000        ; -0.159     ; 3.889      ;
; -3.003 ; LAB901:PROCESSER|IR[2]                                                                                     ; LAB901:PROCESSER|regn:regG|Q[7]  ; LAB901:PROCESSER|Tstep_Q.T0 ; KEY[2]      ; 1.000        ; -0.161     ; 3.874      ;
; -2.962 ; LAB901:PROCESSER|Tstep_Q.T1                                                                                ; LAB901:PROCESSER|regn:regG|Q[6]  ; KEY[2]                      ; KEY[2]      ; 1.000        ; -0.060     ; 3.934      ;
; -2.942 ; LAB901:PROCESSER|Tstep_Q.T2                                                                                ; LAB901:PROCESSER|regn:regG|Q[6]  ; KEY[2]                      ; KEY[2]      ; 1.000        ; -0.060     ; 3.914      ;
; -2.927 ; LAB901:PROCESSER|Tstep_Q.T1                                                                                ; LAB901:PROCESSER|regn:regG|Q[5]  ; KEY[2]                      ; KEY[2]      ; 1.000        ; -0.060     ; 3.899      ;
; -2.922 ; LAB901:PROCESSER|IR[1]                                                                                     ; LAB901:PROCESSER|regn:regG|Q[6]  ; LAB901:PROCESSER|Tstep_Q.T0 ; KEY[2]      ; 1.000        ; -0.159     ; 3.795      ;
; -2.909 ; LAB901:PROCESSER|IR[2]                                                                                     ; LAB901:PROCESSER|regn:regG|Q[6]  ; LAB901:PROCESSER|Tstep_Q.T0 ; KEY[2]      ; 1.000        ; -0.161     ; 3.780      ;
; -2.907 ; LAB901:PROCESSER|Tstep_Q.T2                                                                                ; LAB901:PROCESSER|regn:regG|Q[5]  ; KEY[2]                      ; KEY[2]      ; 1.000        ; -0.060     ; 3.879      ;
; -2.892 ; LAB901:PROCESSER|Tstep_Q.T1                                                                                ; LAB901:PROCESSER|regn:regG|Q[4]  ; KEY[2]                      ; KEY[2]      ; 1.000        ; -0.060     ; 3.864      ;
; -2.887 ; LAB901:PROCESSER|IR[1]                                                                                     ; LAB901:PROCESSER|regn:regG|Q[5]  ; LAB901:PROCESSER|Tstep_Q.T0 ; KEY[2]      ; 1.000        ; -0.159     ; 3.760      ;
; -2.874 ; LAB901:PROCESSER|IR[2]                                                                                     ; LAB901:PROCESSER|regn:regG|Q[5]  ; LAB901:PROCESSER|Tstep_Q.T0 ; KEY[2]      ; 1.000        ; -0.161     ; 3.745      ;
; -2.872 ; LAB901:PROCESSER|Tstep_Q.T2                                                                                ; LAB901:PROCESSER|regn:regG|Q[4]  ; KEY[2]                      ; KEY[2]      ; 1.000        ; -0.060     ; 3.844      ;
; -2.857 ; LAB901:PROCESSER|Tstep_Q.T1                                                                                ; LAB901:PROCESSER|regn:regG|Q[3]  ; KEY[2]                      ; KEY[2]      ; 1.000        ; -0.060     ; 3.829      ;
; -2.852 ; LAB901:PROCESSER|IR[1]                                                                                     ; LAB901:PROCESSER|regn:regG|Q[4]  ; LAB901:PROCESSER|Tstep_Q.T0 ; KEY[2]      ; 1.000        ; -0.159     ; 3.725      ;
; -2.839 ; LAB901:PROCESSER|IR[2]                                                                                     ; LAB901:PROCESSER|regn:regG|Q[4]  ; LAB901:PROCESSER|Tstep_Q.T0 ; KEY[2]      ; 1.000        ; -0.161     ; 3.710      ;
; -2.837 ; LAB901:PROCESSER|Tstep_Q.T2                                                                                ; LAB901:PROCESSER|regn:regG|Q[3]  ; KEY[2]                      ; KEY[2]      ; 1.000        ; -0.060     ; 3.809      ;
; -2.829 ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg0 ; LAB901:PROCESSER|regn:regG|Q[8]  ; KEY[1]                      ; KEY[2]      ; 1.000        ; -0.214     ; 3.647      ;
; -2.829 ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg1 ; LAB901:PROCESSER|regn:regG|Q[8]  ; KEY[1]                      ; KEY[2]      ; 1.000        ; -0.214     ; 3.647      ;
; -2.829 ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg2 ; LAB901:PROCESSER|regn:regG|Q[8]  ; KEY[1]                      ; KEY[2]      ; 1.000        ; -0.214     ; 3.647      ;
; -2.829 ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg3 ; LAB901:PROCESSER|regn:regG|Q[8]  ; KEY[1]                      ; KEY[2]      ; 1.000        ; -0.214     ; 3.647      ;
; -2.829 ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg4 ; LAB901:PROCESSER|regn:regG|Q[8]  ; KEY[1]                      ; KEY[2]      ; 1.000        ; -0.214     ; 3.647      ;
; -2.822 ; LAB901:PROCESSER|Tstep_Q.T1                                                                                ; LAB901:PROCESSER|regn:regG|Q[2]  ; KEY[2]                      ; KEY[2]      ; 1.000        ; -0.060     ; 3.794      ;
; -2.819 ; LAB901:PROCESSER|IR[3]                                                                                     ; LAB901:PROCESSER|regn:regG|Q[8]  ; LAB901:PROCESSER|Tstep_Q.T0 ; KEY[2]      ; 1.000        ; -0.159     ; 3.692      ;
; -2.817 ; LAB901:PROCESSER|IR[1]                                                                                     ; LAB901:PROCESSER|regn:regG|Q[3]  ; LAB901:PROCESSER|Tstep_Q.T0 ; KEY[2]      ; 1.000        ; -0.159     ; 3.690      ;
; -2.808 ; LAB901:PROCESSER|Tstep_Q.T3                                                                                ; LAB901:PROCESSER|regn:regG|Q[8]  ; KEY[2]                      ; KEY[2]      ; 1.000        ; 0.127      ; 3.967      ;
; -2.804 ; LAB901:PROCESSER|IR[2]                                                                                     ; LAB901:PROCESSER|regn:regG|Q[3]  ; LAB901:PROCESSER|Tstep_Q.T0 ; KEY[2]      ; 1.000        ; -0.161     ; 3.675      ;
; -2.802 ; LAB901:PROCESSER|Tstep_Q.T2                                                                                ; LAB901:PROCESSER|regn:regG|Q[2]  ; KEY[2]                      ; KEY[2]      ; 1.000        ; -0.060     ; 3.774      ;
; -2.794 ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg0 ; LAB901:PROCESSER|regn:regG|Q[7]  ; KEY[1]                      ; KEY[2]      ; 1.000        ; -0.214     ; 3.612      ;
; -2.794 ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg1 ; LAB901:PROCESSER|regn:regG|Q[7]  ; KEY[1]                      ; KEY[2]      ; 1.000        ; -0.214     ; 3.612      ;
; -2.794 ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg2 ; LAB901:PROCESSER|regn:regG|Q[7]  ; KEY[1]                      ; KEY[2]      ; 1.000        ; -0.214     ; 3.612      ;
; -2.794 ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg3 ; LAB901:PROCESSER|regn:regG|Q[7]  ; KEY[1]                      ; KEY[2]      ; 1.000        ; -0.214     ; 3.612      ;
; -2.794 ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg4 ; LAB901:PROCESSER|regn:regG|Q[7]  ; KEY[1]                      ; KEY[2]      ; 1.000        ; -0.214     ; 3.612      ;
; -2.784 ; LAB901:PROCESSER|IR[3]                                                                                     ; LAB901:PROCESSER|regn:regG|Q[7]  ; LAB901:PROCESSER|Tstep_Q.T0 ; KEY[2]      ; 1.000        ; -0.159     ; 3.657      ;
; -2.782 ; LAB901:PROCESSER|IR[1]                                                                                     ; LAB901:PROCESSER|regn:regG|Q[2]  ; LAB901:PROCESSER|Tstep_Q.T0 ; KEY[2]      ; 1.000        ; -0.159     ; 3.655      ;
; -2.776 ; LAB901:PROCESSER|IR[4]                                                                                     ; LAB901:PROCESSER|regn:regG|Q[8]  ; LAB901:PROCESSER|Tstep_Q.T0 ; KEY[2]      ; 1.000        ; -0.142     ; 3.666      ;
; -2.773 ; LAB901:PROCESSER|Tstep_Q.T3                                                                                ; LAB901:PROCESSER|regn:regG|Q[7]  ; KEY[2]                      ; KEY[2]      ; 1.000        ; 0.127      ; 3.932      ;
; -2.769 ; LAB901:PROCESSER|IR[2]                                                                                     ; LAB901:PROCESSER|regn:regG|Q[2]  ; LAB901:PROCESSER|Tstep_Q.T0 ; KEY[2]      ; 1.000        ; -0.161     ; 3.640      ;
; -2.741 ; LAB901:PROCESSER|IR[4]                                                                                     ; LAB901:PROCESSER|regn:regG|Q[7]  ; LAB901:PROCESSER|Tstep_Q.T0 ; KEY[2]      ; 1.000        ; -0.142     ; 3.631      ;
; -2.734 ; LAB901:PROCESSER|IR[6]                                                                                     ; LAB901:PROCESSER|regn:regG|Q[8]  ; LAB901:PROCESSER|Tstep_Q.T0 ; KEY[2]      ; 1.000        ; -0.161     ; 3.605      ;
; -2.734 ; LAB901:PROCESSER|IR[5]                                                                                     ; LAB901:PROCESSER|regn:regG|Q[8]  ; LAB901:PROCESSER|Tstep_Q.T0 ; KEY[2]      ; 1.000        ; -0.096     ; 3.670      ;
; -2.723 ; LAB901:PROCESSER|Tstep_Q.T1                                                                                ; LAB901:PROCESSER|regn:reg_2|Q[5] ; KEY[2]                      ; KEY[2]      ; 1.000        ; -0.047     ; 3.708      ;
; -2.712 ; LAB901:PROCESSER|IR[7]                                                                                     ; LAB901:PROCESSER|regn:regG|Q[8]  ; LAB901:PROCESSER|Tstep_Q.T0 ; KEY[2]      ; 1.000        ; -0.097     ; 3.647      ;
; -2.703 ; LAB901:PROCESSER|Tstep_Q.T2                                                                                ; LAB901:PROCESSER|regn:reg_2|Q[5] ; KEY[2]                      ; KEY[2]      ; 1.000        ; -0.047     ; 3.688      ;
; -2.700 ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg0 ; LAB901:PROCESSER|regn:regG|Q[6]  ; KEY[1]                      ; KEY[2]      ; 1.000        ; -0.214     ; 3.518      ;
; -2.700 ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg1 ; LAB901:PROCESSER|regn:regG|Q[6]  ; KEY[1]                      ; KEY[2]      ; 1.000        ; -0.214     ; 3.518      ;
; -2.700 ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg2 ; LAB901:PROCESSER|regn:regG|Q[6]  ; KEY[1]                      ; KEY[2]      ; 1.000        ; -0.214     ; 3.518      ;
; -2.700 ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg3 ; LAB901:PROCESSER|regn:regG|Q[6]  ; KEY[1]                      ; KEY[2]      ; 1.000        ; -0.214     ; 3.518      ;
; -2.700 ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg4 ; LAB901:PROCESSER|regn:regG|Q[6]  ; KEY[1]                      ; KEY[2]      ; 1.000        ; -0.214     ; 3.518      ;
; -2.699 ; LAB901:PROCESSER|IR[6]                                                                                     ; LAB901:PROCESSER|regn:regG|Q[7]  ; LAB901:PROCESSER|Tstep_Q.T0 ; KEY[2]      ; 1.000        ; -0.161     ; 3.570      ;
; -2.699 ; LAB901:PROCESSER|IR[5]                                                                                     ; LAB901:PROCESSER|regn:regG|Q[7]  ; LAB901:PROCESSER|Tstep_Q.T0 ; KEY[2]      ; 1.000        ; -0.096     ; 3.635      ;
; -2.690 ; LAB901:PROCESSER|IR[3]                                                                                     ; LAB901:PROCESSER|regn:regG|Q[6]  ; LAB901:PROCESSER|Tstep_Q.T0 ; KEY[2]      ; 1.000        ; -0.159     ; 3.563      ;
; -2.683 ; LAB901:PROCESSER|IR[1]                                                                                     ; LAB901:PROCESSER|regn:reg_2|Q[5] ; LAB901:PROCESSER|Tstep_Q.T0 ; KEY[2]      ; 1.000        ; -0.146     ; 3.569      ;
; -2.682 ; LAB901:PROCESSER|Tstep_Q.T1                                                                                ; LAB901:PROCESSER|regn:regG|Q[1]  ; KEY[2]                      ; KEY[2]      ; 1.000        ; -0.060     ; 3.654      ;
; -2.679 ; LAB901:PROCESSER|Tstep_Q.T3                                                                                ; LAB901:PROCESSER|regn:regG|Q[6]  ; KEY[2]                      ; KEY[2]      ; 1.000        ; 0.127      ; 3.838      ;
; -2.677 ; LAB901:PROCESSER|IR[7]                                                                                     ; LAB901:PROCESSER|regn:regG|Q[7]  ; LAB901:PROCESSER|Tstep_Q.T0 ; KEY[2]      ; 1.000        ; -0.097     ; 3.612      ;
; -2.670 ; LAB901:PROCESSER|IR[2]                                                                                     ; LAB901:PROCESSER|regn:reg_2|Q[5] ; LAB901:PROCESSER|Tstep_Q.T0 ; KEY[2]      ; 1.000        ; -0.148     ; 3.554      ;
; -2.665 ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg0 ; LAB901:PROCESSER|regn:regG|Q[5]  ; KEY[1]                      ; KEY[2]      ; 1.000        ; -0.214     ; 3.483      ;
; -2.665 ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg1 ; LAB901:PROCESSER|regn:regG|Q[5]  ; KEY[1]                      ; KEY[2]      ; 1.000        ; -0.214     ; 3.483      ;
; -2.665 ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg2 ; LAB901:PROCESSER|regn:regG|Q[5]  ; KEY[1]                      ; KEY[2]      ; 1.000        ; -0.214     ; 3.483      ;
; -2.665 ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg3 ; LAB901:PROCESSER|regn:regG|Q[5]  ; KEY[1]                      ; KEY[2]      ; 1.000        ; -0.214     ; 3.483      ;
; -2.665 ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg4 ; LAB901:PROCESSER|regn:regG|Q[5]  ; KEY[1]                      ; KEY[2]      ; 1.000        ; -0.214     ; 3.483      ;
; -2.662 ; LAB901:PROCESSER|Tstep_Q.T2                                                                                ; LAB901:PROCESSER|regn:regG|Q[1]  ; KEY[2]                      ; KEY[2]      ; 1.000        ; -0.060     ; 3.634      ;
; -2.655 ; LAB901:PROCESSER|IR[3]                                                                                     ; LAB901:PROCESSER|regn:regG|Q[5]  ; LAB901:PROCESSER|Tstep_Q.T0 ; KEY[2]      ; 1.000        ; -0.159     ; 3.528      ;
; -2.647 ; LAB901:PROCESSER|IR[4]                                                                                     ; LAB901:PROCESSER|regn:regG|Q[6]  ; LAB901:PROCESSER|Tstep_Q.T0 ; KEY[2]      ; 1.000        ; -0.142     ; 3.537      ;
; -2.644 ; LAB901:PROCESSER|Tstep_Q.T3                                                                                ; LAB901:PROCESSER|regn:regG|Q[5]  ; KEY[2]                      ; KEY[2]      ; 1.000        ; 0.127      ; 3.803      ;
; -2.642 ; LAB901:PROCESSER|IR[1]                                                                                     ; LAB901:PROCESSER|regn:regG|Q[1]  ; LAB901:PROCESSER|Tstep_Q.T0 ; KEY[2]      ; 1.000        ; -0.159     ; 3.515      ;
; -2.630 ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg0 ; LAB901:PROCESSER|regn:regG|Q[4]  ; KEY[1]                      ; KEY[2]      ; 1.000        ; -0.214     ; 3.448      ;
; -2.630 ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg1 ; LAB901:PROCESSER|regn:regG|Q[4]  ; KEY[1]                      ; KEY[2]      ; 1.000        ; -0.214     ; 3.448      ;
; -2.630 ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg2 ; LAB901:PROCESSER|regn:regG|Q[4]  ; KEY[1]                      ; KEY[2]      ; 1.000        ; -0.214     ; 3.448      ;
; -2.630 ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg3 ; LAB901:PROCESSER|regn:regG|Q[4]  ; KEY[1]                      ; KEY[2]      ; 1.000        ; -0.214     ; 3.448      ;
; -2.630 ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg4 ; LAB901:PROCESSER|regn:regG|Q[4]  ; KEY[1]                      ; KEY[2]      ; 1.000        ; -0.214     ; 3.448      ;
; -2.629 ; LAB901:PROCESSER|IR[2]                                                                                     ; LAB901:PROCESSER|regn:regG|Q[1]  ; LAB901:PROCESSER|Tstep_Q.T0 ; KEY[2]      ; 1.000        ; -0.161     ; 3.500      ;
; -2.620 ; LAB901:PROCESSER|IR[3]                                                                                     ; LAB901:PROCESSER|regn:regG|Q[4]  ; LAB901:PROCESSER|Tstep_Q.T0 ; KEY[2]      ; 1.000        ; -0.159     ; 3.493      ;
; -2.615 ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg0 ; LAB901:PROCESSER|regn:reg_2|Q[5] ; KEY[1]                      ; KEY[2]      ; 1.000        ; -0.201     ; 3.446      ;
; -2.615 ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg1 ; LAB901:PROCESSER|regn:reg_2|Q[5] ; KEY[1]                      ; KEY[2]      ; 1.000        ; -0.201     ; 3.446      ;
; -2.615 ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg2 ; LAB901:PROCESSER|regn:reg_2|Q[5] ; KEY[1]                      ; KEY[2]      ; 1.000        ; -0.201     ; 3.446      ;
; -2.615 ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg3 ; LAB901:PROCESSER|regn:reg_2|Q[5] ; KEY[1]                      ; KEY[2]      ; 1.000        ; -0.201     ; 3.446      ;
; -2.615 ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg4 ; LAB901:PROCESSER|regn:reg_2|Q[5] ; KEY[1]                      ; KEY[2]      ; 1.000        ; -0.201     ; 3.446      ;
; -2.612 ; LAB901:PROCESSER|IR[4]                                                                                     ; LAB901:PROCESSER|regn:regG|Q[5]  ; LAB901:PROCESSER|Tstep_Q.T0 ; KEY[2]      ; 1.000        ; -0.142     ; 3.502      ;
; -2.609 ; LAB901:PROCESSER|Tstep_Q.T3                                                                                ; LAB901:PROCESSER|regn:regG|Q[4]  ; KEY[2]                      ; KEY[2]      ; 1.000        ; 0.127      ; 3.768      ;
; -2.605 ; LAB901:PROCESSER|IR[6]                                                                                     ; LAB901:PROCESSER|regn:regG|Q[6]  ; LAB901:PROCESSER|Tstep_Q.T0 ; KEY[2]      ; 1.000        ; -0.161     ; 3.476      ;
; -2.605 ; LAB901:PROCESSER|IR[5]                                                                                     ; LAB901:PROCESSER|regn:regG|Q[6]  ; LAB901:PROCESSER|Tstep_Q.T0 ; KEY[2]      ; 1.000        ; -0.096     ; 3.541      ;
; -2.598 ; LAB901:PROCESSER|Tstep_Q.T1                                                                                ; LAB901:PROCESSER|regn:reg_5|Q[3] ; KEY[2]                      ; KEY[2]      ; 1.000        ; -0.031     ; 3.599      ;
; -2.595 ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg0 ; LAB901:PROCESSER|regn:regG|Q[3]  ; KEY[1]                      ; KEY[2]      ; 1.000        ; -0.214     ; 3.413      ;
; -2.595 ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg1 ; LAB901:PROCESSER|regn:regG|Q[3]  ; KEY[1]                      ; KEY[2]      ; 1.000        ; -0.214     ; 3.413      ;
; -2.595 ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg2 ; LAB901:PROCESSER|regn:regG|Q[3]  ; KEY[1]                      ; KEY[2]      ; 1.000        ; -0.214     ; 3.413      ;
; -2.595 ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg3 ; LAB901:PROCESSER|regn:regG|Q[3]  ; KEY[1]                      ; KEY[2]      ; 1.000        ; -0.214     ; 3.413      ;
; -2.595 ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg4 ; LAB901:PROCESSER|regn:regG|Q[3]  ; KEY[1]                      ; KEY[2]      ; 1.000        ; -0.214     ; 3.413      ;
; -2.585 ; LAB901:PROCESSER|IR[3]                                                                                     ; LAB901:PROCESSER|regn:regG|Q[3]  ; LAB901:PROCESSER|Tstep_Q.T0 ; KEY[2]      ; 1.000        ; -0.159     ; 3.458      ;
; -2.583 ; LAB901:PROCESSER|IR[7]                                                                                     ; LAB901:PROCESSER|regn:regG|Q[6]  ; LAB901:PROCESSER|Tstep_Q.T0 ; KEY[2]      ; 1.000        ; -0.097     ; 3.518      ;
; -2.578 ; LAB901:PROCESSER|Tstep_Q.T2                                                                                ; LAB901:PROCESSER|regn:reg_5|Q[3] ; KEY[2]                      ; KEY[2]      ; 1.000        ; -0.031     ; 3.579      ;
; -2.577 ; LAB901:PROCESSER|IR[4]                                                                                     ; LAB901:PROCESSER|regn:regG|Q[4]  ; LAB901:PROCESSER|Tstep_Q.T0 ; KEY[2]      ; 1.000        ; -0.142     ; 3.467      ;
; -2.574 ; LAB901:PROCESSER|Tstep_Q.T3                                                                                ; LAB901:PROCESSER|regn:regG|Q[3]  ; KEY[2]                      ; KEY[2]      ; 1.000        ; 0.127      ; 3.733      ;
; -2.570 ; LAB901:PROCESSER|IR[6]                                                                                     ; LAB901:PROCESSER|regn:regG|Q[5]  ; LAB901:PROCESSER|Tstep_Q.T0 ; KEY[2]      ; 1.000        ; -0.161     ; 3.441      ;
+--------+------------------------------------------------------------------------------------------------------------+----------------------------------+-----------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'LAB901:PROCESSER|Tstep_Q.T0'                                                                                                                                                                                    ;
+--------+------------------------------------------------------------------------------------------------------------+------------------------+--------------+-----------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                  ; To Node                ; Launch Clock ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------+------------------------+--------------+-----------------------------+--------------+------------+------------+
; -2.209 ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg0 ; LAB901:PROCESSER|IR[5] ; KEY[1]       ; LAB901:PROCESSER|Tstep_Q.T0 ; 1.000        ; -0.118     ; 2.528      ;
; -2.209 ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg1 ; LAB901:PROCESSER|IR[5] ; KEY[1]       ; LAB901:PROCESSER|Tstep_Q.T0 ; 1.000        ; -0.118     ; 2.528      ;
; -2.209 ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg2 ; LAB901:PROCESSER|IR[5] ; KEY[1]       ; LAB901:PROCESSER|Tstep_Q.T0 ; 1.000        ; -0.118     ; 2.528      ;
; -2.209 ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg3 ; LAB901:PROCESSER|IR[5] ; KEY[1]       ; LAB901:PROCESSER|Tstep_Q.T0 ; 1.000        ; -0.118     ; 2.528      ;
; -2.209 ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg4 ; LAB901:PROCESSER|IR[5] ; KEY[1]       ; LAB901:PROCESSER|Tstep_Q.T0 ; 1.000        ; -0.118     ; 2.528      ;
; -1.954 ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg0 ; LAB901:PROCESSER|IR[8] ; KEY[1]       ; LAB901:PROCESSER|Tstep_Q.T0 ; 1.000        ; -0.112     ; 2.478      ;
; -1.954 ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg1 ; LAB901:PROCESSER|IR[8] ; KEY[1]       ; LAB901:PROCESSER|Tstep_Q.T0 ; 1.000        ; -0.112     ; 2.478      ;
; -1.954 ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg2 ; LAB901:PROCESSER|IR[8] ; KEY[1]       ; LAB901:PROCESSER|Tstep_Q.T0 ; 1.000        ; -0.112     ; 2.478      ;
; -1.954 ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg3 ; LAB901:PROCESSER|IR[8] ; KEY[1]       ; LAB901:PROCESSER|Tstep_Q.T0 ; 1.000        ; -0.112     ; 2.478      ;
; -1.954 ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg4 ; LAB901:PROCESSER|IR[8] ; KEY[1]       ; LAB901:PROCESSER|Tstep_Q.T0 ; 1.000        ; -0.112     ; 2.478      ;
; -1.926 ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg0 ; LAB901:PROCESSER|IR[7] ; KEY[1]       ; LAB901:PROCESSER|Tstep_Q.T0 ; 1.000        ; -0.117     ; 2.457      ;
; -1.926 ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg1 ; LAB901:PROCESSER|IR[7] ; KEY[1]       ; LAB901:PROCESSER|Tstep_Q.T0 ; 1.000        ; -0.117     ; 2.457      ;
; -1.926 ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg2 ; LAB901:PROCESSER|IR[7] ; KEY[1]       ; LAB901:PROCESSER|Tstep_Q.T0 ; 1.000        ; -0.117     ; 2.457      ;
; -1.926 ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg3 ; LAB901:PROCESSER|IR[7] ; KEY[1]       ; LAB901:PROCESSER|Tstep_Q.T0 ; 1.000        ; -0.117     ; 2.457      ;
; -1.926 ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg4 ; LAB901:PROCESSER|IR[7] ; KEY[1]       ; LAB901:PROCESSER|Tstep_Q.T0 ; 1.000        ; -0.117     ; 2.457      ;
; -1.910 ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg0 ; LAB901:PROCESSER|IR[9] ; KEY[1]       ; LAB901:PROCESSER|Tstep_Q.T0 ; 1.000        ; -0.059     ; 2.427      ;
; -1.910 ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg1 ; LAB901:PROCESSER|IR[9] ; KEY[1]       ; LAB901:PROCESSER|Tstep_Q.T0 ; 1.000        ; -0.059     ; 2.427      ;
; -1.910 ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg2 ; LAB901:PROCESSER|IR[9] ; KEY[1]       ; LAB901:PROCESSER|Tstep_Q.T0 ; 1.000        ; -0.059     ; 2.427      ;
; -1.910 ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg3 ; LAB901:PROCESSER|IR[9] ; KEY[1]       ; LAB901:PROCESSER|Tstep_Q.T0 ; 1.000        ; -0.059     ; 2.427      ;
; -1.910 ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg4 ; LAB901:PROCESSER|IR[9] ; KEY[1]       ; LAB901:PROCESSER|Tstep_Q.T0 ; 1.000        ; -0.059     ; 2.427      ;
; -1.900 ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg0 ; LAB901:PROCESSER|IR[4] ; KEY[1]       ; LAB901:PROCESSER|Tstep_Q.T0 ; 1.000        ; -0.072     ; 2.409      ;
; -1.900 ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg1 ; LAB901:PROCESSER|IR[4] ; KEY[1]       ; LAB901:PROCESSER|Tstep_Q.T0 ; 1.000        ; -0.072     ; 2.409      ;
; -1.900 ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg2 ; LAB901:PROCESSER|IR[4] ; KEY[1]       ; LAB901:PROCESSER|Tstep_Q.T0 ; 1.000        ; -0.072     ; 2.409      ;
; -1.900 ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg3 ; LAB901:PROCESSER|IR[4] ; KEY[1]       ; LAB901:PROCESSER|Tstep_Q.T0 ; 1.000        ; -0.072     ; 2.409      ;
; -1.900 ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg4 ; LAB901:PROCESSER|IR[4] ; KEY[1]       ; LAB901:PROCESSER|Tstep_Q.T0 ; 1.000        ; -0.072     ; 2.409      ;
; -1.898 ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg0 ; LAB901:PROCESSER|IR[3] ; KEY[1]       ; LAB901:PROCESSER|Tstep_Q.T0 ; 1.000        ; -0.055     ; 2.427      ;
; -1.898 ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg1 ; LAB901:PROCESSER|IR[3] ; KEY[1]       ; LAB901:PROCESSER|Tstep_Q.T0 ; 1.000        ; -0.055     ; 2.427      ;
; -1.898 ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg2 ; LAB901:PROCESSER|IR[3] ; KEY[1]       ; LAB901:PROCESSER|Tstep_Q.T0 ; 1.000        ; -0.055     ; 2.427      ;
; -1.898 ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg3 ; LAB901:PROCESSER|IR[3] ; KEY[1]       ; LAB901:PROCESSER|Tstep_Q.T0 ; 1.000        ; -0.055     ; 2.427      ;
; -1.898 ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg4 ; LAB901:PROCESSER|IR[3] ; KEY[1]       ; LAB901:PROCESSER|Tstep_Q.T0 ; 1.000        ; -0.055     ; 2.427      ;
; -1.873 ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg0 ; LAB901:PROCESSER|IR[6] ; KEY[1]       ; LAB901:PROCESSER|Tstep_Q.T0 ; 1.000        ; -0.053     ; 2.407      ;
; -1.873 ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg1 ; LAB901:PROCESSER|IR[6] ; KEY[1]       ; LAB901:PROCESSER|Tstep_Q.T0 ; 1.000        ; -0.053     ; 2.407      ;
; -1.873 ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg2 ; LAB901:PROCESSER|IR[6] ; KEY[1]       ; LAB901:PROCESSER|Tstep_Q.T0 ; 1.000        ; -0.053     ; 2.407      ;
; -1.873 ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg3 ; LAB901:PROCESSER|IR[6] ; KEY[1]       ; LAB901:PROCESSER|Tstep_Q.T0 ; 1.000        ; -0.053     ; 2.407      ;
; -1.873 ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg4 ; LAB901:PROCESSER|IR[6] ; KEY[1]       ; LAB901:PROCESSER|Tstep_Q.T0 ; 1.000        ; -0.053     ; 2.407      ;
; -1.865 ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg0 ; LAB901:PROCESSER|IR[2] ; KEY[1]       ; LAB901:PROCESSER|Tstep_Q.T0 ; 1.000        ; -0.053     ; 2.411      ;
; -1.865 ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg1 ; LAB901:PROCESSER|IR[2] ; KEY[1]       ; LAB901:PROCESSER|Tstep_Q.T0 ; 1.000        ; -0.053     ; 2.411      ;
; -1.865 ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg2 ; LAB901:PROCESSER|IR[2] ; KEY[1]       ; LAB901:PROCESSER|Tstep_Q.T0 ; 1.000        ; -0.053     ; 2.411      ;
; -1.865 ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg3 ; LAB901:PROCESSER|IR[2] ; KEY[1]       ; LAB901:PROCESSER|Tstep_Q.T0 ; 1.000        ; -0.053     ; 2.411      ;
; -1.865 ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg4 ; LAB901:PROCESSER|IR[2] ; KEY[1]       ; LAB901:PROCESSER|Tstep_Q.T0 ; 1.000        ; -0.053     ; 2.411      ;
; -1.759 ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg0 ; LAB901:PROCESSER|IR[1] ; KEY[1]       ; LAB901:PROCESSER|Tstep_Q.T0 ; 1.000        ; -0.055     ; 2.294      ;
; -1.759 ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg1 ; LAB901:PROCESSER|IR[1] ; KEY[1]       ; LAB901:PROCESSER|Tstep_Q.T0 ; 1.000        ; -0.055     ; 2.294      ;
; -1.759 ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg2 ; LAB901:PROCESSER|IR[1] ; KEY[1]       ; LAB901:PROCESSER|Tstep_Q.T0 ; 1.000        ; -0.055     ; 2.294      ;
; -1.759 ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg3 ; LAB901:PROCESSER|IR[1] ; KEY[1]       ; LAB901:PROCESSER|Tstep_Q.T0 ; 1.000        ; -0.055     ; 2.294      ;
; -1.759 ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg4 ; LAB901:PROCESSER|IR[1] ; KEY[1]       ; LAB901:PROCESSER|Tstep_Q.T0 ; 1.000        ; -0.055     ; 2.294      ;
+--------+------------------------------------------------------------------------------------------------------------+------------------------+--------------+-----------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'KEY[1]'                                                                                                                                                                                       ;
+-------+-----------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.301 ; Counter:Counter1|Q[1] ; Counter:Counter1|Q[4]                                                                                      ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.000      ; 0.731      ;
; 0.315 ; Counter:Counter1|Q[0] ; Counter:Counter1|Q[4]                                                                                      ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.000      ; 0.717      ;
; 0.336 ; Counter:Counter1|Q[1] ; Counter:Counter1|Q[3]                                                                                      ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.000      ; 0.696      ;
; 0.349 ; Counter:Counter1|Q[2] ; Counter:Counter1|Q[4]                                                                                      ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.000      ; 0.683      ;
; 0.350 ; Counter:Counter1|Q[0] ; Counter:Counter1|Q[3]                                                                                      ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.000      ; 0.682      ;
; 0.371 ; Counter:Counter1|Q[1] ; Counter:Counter1|Q[2]                                                                                      ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.000      ; 0.661      ;
; 0.371 ; Counter:Counter1|Q[3] ; Counter:Counter1|Q[4]                                                                                      ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.000      ; 0.661      ;
; 0.384 ; Counter:Counter1|Q[2] ; Counter:Counter1|Q[3]                                                                                      ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.000      ; 0.648      ;
; 0.385 ; Counter:Counter1|Q[0] ; Counter:Counter1|Q[2]                                                                                      ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.000      ; 0.647      ;
; 0.511 ; Counter:Counter1|Q[1] ; Counter:Counter1|Q[1]                                                                                      ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.000      ; 0.521      ;
; 0.511 ; Counter:Counter1|Q[3] ; Counter:Counter1|Q[3]                                                                                      ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.000      ; 0.521      ;
; 0.520 ; Counter:Counter1|Q[0] ; Counter:Counter1|Q[1]                                                                                      ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.000      ; 0.512      ;
; 0.522 ; Counter:Counter1|Q[2] ; Counter:Counter1|Q[2]                                                                                      ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.000      ; 0.510      ;
; 0.531 ; Counter:Counter1|Q[4] ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg4 ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.142      ; 0.610      ;
; 0.532 ; Counter:Counter1|Q[2] ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg2 ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.142      ; 0.609      ;
; 0.535 ; Counter:Counter1|Q[3] ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg3 ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.142      ; 0.606      ;
; 0.536 ; Counter:Counter1|Q[1] ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg1 ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.142      ; 0.605      ;
; 0.640 ; Counter:Counter1|Q[4] ; Counter:Counter1|Q[4]                                                                                      ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.000      ; 0.392      ;
; 0.653 ; Counter:Counter1|Q[0] ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.142      ; 0.488      ;
; 0.665 ; Counter:Counter1|Q[0] ; Counter:Counter1|Q[0]                                                                                      ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.000      ; 0.367      ;
+-------+-----------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'KEY[2]'                                                                                                                                         ;
+--------+----------------------------------+----------------------------------+-----------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                          ; Launch Clock                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+----------------------------------+-----------------------------+-------------+--------------+------------+------------+
; -0.902 ; LAB901:PROCESSER|Tstep_Q.T0      ; LAB901:PROCESSER|Tstep_Q.T1      ; LAB901:PROCESSER|Tstep_Q.T0 ; KEY[2]      ; 0.000        ; 1.474      ; 0.865      ;
; -0.893 ; LAB901:PROCESSER|Tstep_Q.T0      ; LAB901:PROCESSER|Tstep_Q.T0      ; LAB901:PROCESSER|Tstep_Q.T0 ; KEY[2]      ; 0.000        ; 1.278      ; 0.678      ;
; -0.402 ; LAB901:PROCESSER|Tstep_Q.T0      ; LAB901:PROCESSER|Tstep_Q.T1      ; LAB901:PROCESSER|Tstep_Q.T0 ; KEY[2]      ; -0.500       ; 1.474      ; 0.865      ;
; -0.393 ; LAB901:PROCESSER|Tstep_Q.T0      ; LAB901:PROCESSER|Tstep_Q.T0      ; LAB901:PROCESSER|Tstep_Q.T0 ; KEY[2]      ; -0.500       ; 1.278      ; 0.678      ;
; 0.215  ; LAB901:PROCESSER|Tstep_Q.T3      ; LAB901:PROCESSER|Tstep_Q.T3      ; KEY[2]                      ; KEY[2]      ; 0.000        ; 0.000      ; 0.367      ;
; 0.454  ; LAB901:PROCESSER|regn:regA|Q[0]  ; LAB901:PROCESSER|regn:regG|Q[0]  ; KEY[2]                      ; KEY[2]      ; 0.000        ; 0.000      ; 0.606      ;
; 0.457  ; LAB901:PROCESSER|regn:regA|Q[2]  ; LAB901:PROCESSER|regn:regG|Q[2]  ; KEY[2]                      ; KEY[2]      ; 0.000        ; -0.013     ; 0.596      ;
; 0.495  ; LAB901:PROCESSER|regn:reg_3|Q[6] ; LAB901:PROCESSER|regn:reg_2|Q[6] ; KEY[2]                      ; KEY[2]      ; 0.000        ; 0.000      ; 0.647      ;
; 0.496  ; LAB901:PROCESSER|regn:reg_2|Q[3] ; LAB901:PROCESSER|regn:reg_3|Q[3] ; KEY[2]                      ; KEY[2]      ; 0.000        ; 0.000      ; 0.648      ;
; 0.497  ; LAB901:PROCESSER|regn:reg_2|Q[0] ; LAB901:PROCESSER|regn:reg_3|Q[0] ; KEY[2]                      ; KEY[2]      ; 0.000        ; 0.000      ; 0.649      ;
; 0.566  ; LAB901:PROCESSER|regn:regA|Q[5]  ; LAB901:PROCESSER|regn:regG|Q[5]  ; KEY[2]                      ; KEY[2]      ; 0.000        ; -0.013     ; 0.705      ;
; 0.587  ; LAB901:PROCESSER|regn:reg_1|Q[2] ; LAB901:PROCESSER|regn:regA|Q[2]  ; KEY[2]                      ; KEY[2]      ; 0.000        ; 0.000      ; 0.739      ;
; 0.589  ; LAB901:PROCESSER|regn:regA|Q[6]  ; LAB901:PROCESSER|regn:regG|Q[6]  ; KEY[2]                      ; KEY[2]      ; 0.000        ; -0.016     ; 0.725      ;
; 0.590  ; LAB901:PROCESSER|regn:reg_3|Q[1] ; LAB901:PROCESSER|regn:regA|Q[1]  ; KEY[2]                      ; KEY[2]      ; 0.000        ; 0.003      ; 0.745      ;
; 0.590  ; LAB901:PROCESSER|regn:regA|Q[3]  ; LAB901:PROCESSER|regn:regG|Q[3]  ; KEY[2]                      ; KEY[2]      ; 0.000        ; -0.016     ; 0.726      ;
; 0.594  ; LAB901:PROCESSER|regn:regA|Q[0]  ; LAB901:PROCESSER|regn:regG|Q[1]  ; KEY[2]                      ; KEY[2]      ; 0.000        ; 0.000      ; 0.746      ;
; 0.597  ; LAB901:PROCESSER|regn:regA|Q[2]  ; LAB901:PROCESSER|regn:regG|Q[3]  ; KEY[2]                      ; KEY[2]      ; 0.000        ; -0.013     ; 0.736      ;
; 0.608  ; LAB901:PROCESSER|regn:reg_2|Q[4] ; LAB901:PROCESSER|regn:reg_0|Q[4] ; KEY[2]                      ; KEY[2]      ; 0.000        ; 0.003      ; 0.763      ;
; 0.614  ; LAB901:PROCESSER|Tstep_Q.T3      ; LAB901:PROCESSER|Tstep_Q.T0      ; KEY[2]                      ; KEY[2]      ; 0.000        ; -0.009     ; 0.757      ;
; 0.629  ; LAB901:PROCESSER|regn:regA|Q[0]  ; LAB901:PROCESSER|regn:regG|Q[2]  ; KEY[2]                      ; KEY[2]      ; 0.000        ; 0.000      ; 0.781      ;
; 0.632  ; LAB901:PROCESSER|regn:regA|Q[2]  ; LAB901:PROCESSER|regn:regG|Q[4]  ; KEY[2]                      ; KEY[2]      ; 0.000        ; -0.013     ; 0.771      ;
; 0.641  ; LAB901:PROCESSER|regn:reg_3|Q[3] ; LAB901:PROCESSER|regn:reg_3|Q[3] ; KEY[2]                      ; KEY[2]      ; 0.000        ; 0.000      ; 0.793      ;
; 0.643  ; LAB901:PROCESSER|regn:reg_0|Q[1] ; LAB901:PROCESSER|regn:regA|Q[1]  ; KEY[2]                      ; KEY[2]      ; 0.000        ; 0.000      ; 0.795      ;
; 0.650  ; LAB901:PROCESSER|regn:reg_3|Q[0] ; LAB901:PROCESSER|regn:reg_3|Q[0] ; KEY[2]                      ; KEY[2]      ; 0.000        ; 0.000      ; 0.802      ;
; 0.664  ; LAB901:PROCESSER|regn:regA|Q[0]  ; LAB901:PROCESSER|regn:regG|Q[3]  ; KEY[2]                      ; KEY[2]      ; 0.000        ; 0.000      ; 0.816      ;
; 0.667  ; LAB901:PROCESSER|regn:regA|Q[2]  ; LAB901:PROCESSER|regn:regG|Q[5]  ; KEY[2]                      ; KEY[2]      ; 0.000        ; -0.013     ; 0.806      ;
; 0.671  ; LAB901:PROCESSER|regn:reg_1|Q[5] ; LAB901:PROCESSER|regn:regA|Q[5]  ; KEY[2]                      ; KEY[2]      ; 0.000        ; 0.000      ; 0.823      ;
; 0.699  ; LAB901:PROCESSER|regn:regA|Q[0]  ; LAB901:PROCESSER|regn:regG|Q[4]  ; KEY[2]                      ; KEY[2]      ; 0.000        ; 0.000      ; 0.851      ;
; 0.702  ; LAB901:PROCESSER|regn:regA|Q[2]  ; LAB901:PROCESSER|regn:regG|Q[6]  ; KEY[2]                      ; KEY[2]      ; 0.000        ; -0.013     ; 0.841      ;
; 0.706  ; LAB901:PROCESSER|regn:reg_7|Q[8] ; LAB901:PROCESSER|regn:regA|Q[8]  ; KEY[2]                      ; KEY[2]      ; 0.000        ; -0.041     ; 0.817      ;
; 0.706  ; LAB901:PROCESSER|regn:regA|Q[5]  ; LAB901:PROCESSER|regn:regG|Q[6]  ; KEY[2]                      ; KEY[2]      ; 0.000        ; -0.013     ; 0.845      ;
; 0.710  ; LAB901:PROCESSER|regn:reg_6|Q[4] ; LAB901:PROCESSER|regn:reg_0|Q[4] ; KEY[2]                      ; KEY[2]      ; 0.000        ; 0.016      ; 0.878      ;
; 0.711  ; LAB901:PROCESSER|regn:reg_3|Q[7] ; LAB901:PROCESSER|regn:regA|Q[7]  ; KEY[2]                      ; KEY[2]      ; 0.000        ; -0.006     ; 0.857      ;
; 0.716  ; LAB901:PROCESSER|regn:reg_2|Q[5] ; LAB901:PROCESSER|regn:regA|Q[5]  ; KEY[2]                      ; KEY[2]      ; 0.000        ; 0.000      ; 0.868      ;
; 0.720  ; LAB901:PROCESSER|regn:reg_2|Q[8] ; LAB901:PROCESSER|regn:regA|Q[8]  ; KEY[2]                      ; KEY[2]      ; 0.000        ; 0.000      ; 0.872      ;
; 0.730  ; LAB901:PROCESSER|regn:regA|Q[3]  ; LAB901:PROCESSER|regn:regG|Q[4]  ; KEY[2]                      ; KEY[2]      ; 0.000        ; -0.016     ; 0.866      ;
; 0.734  ; LAB901:PROCESSER|regn:regA|Q[0]  ; LAB901:PROCESSER|regn:regG|Q[5]  ; KEY[2]                      ; KEY[2]      ; 0.000        ; 0.000      ; 0.886      ;
; 0.735  ; LAB901:PROCESSER|regn:reg_2|Q[1] ; LAB901:PROCESSER|regn:regA|Q[1]  ; KEY[2]                      ; KEY[2]      ; 0.000        ; 0.003      ; 0.890      ;
; 0.737  ; LAB901:PROCESSER|regn:reg_1|Q[0] ; LAB901:PROCESSER|regn:reg_3|Q[0] ; KEY[2]                      ; KEY[2]      ; 0.000        ; 0.005      ; 0.894      ;
; 0.744  ; LAB901:PROCESSER|regn:reg_3|Q[6] ; LAB901:PROCESSER|regn:reg_3|Q[6] ; KEY[2]                      ; KEY[2]      ; 0.000        ; 0.000      ; 0.896      ;
; 0.757  ; LAB901:PROCESSER|regn:reg_3|Q[4] ; LAB901:PROCESSER|regn:reg_0|Q[4] ; KEY[2]                      ; KEY[2]      ; 0.000        ; 0.003      ; 0.912      ;
; 0.761  ; LAB901:PROCESSER|regn:reg_4|Q[7] ; LAB901:PROCESSER|regn:regA|Q[7]  ; KEY[2]                      ; KEY[2]      ; 0.000        ; -0.004     ; 0.909      ;
; 0.765  ; LAB901:PROCESSER|regn:regA|Q[3]  ; LAB901:PROCESSER|regn:regG|Q[5]  ; KEY[2]                      ; KEY[2]      ; 0.000        ; -0.016     ; 0.901      ;
; 0.768  ; LAB901:PROCESSER|regn:reg_5|Q[1] ; LAB901:PROCESSER|regn:regA|Q[1]  ; KEY[2]                      ; KEY[2]      ; 0.000        ; 0.016      ; 0.936      ;
; 0.769  ; LAB901:PROCESSER|regn:regA|Q[0]  ; LAB901:PROCESSER|regn:regG|Q[6]  ; KEY[2]                      ; KEY[2]      ; 0.000        ; 0.000      ; 0.921      ;
; 0.775  ; LAB901:PROCESSER|regn:reg_0|Q[2] ; LAB901:PROCESSER|regn:regA|Q[2]  ; KEY[2]                      ; KEY[2]      ; 0.000        ; -0.044     ; 0.883      ;
; 0.776  ; LAB901:PROCESSER|IR[1]           ; LAB901:PROCESSER|Tstep_Q.T3      ; LAB901:PROCESSER|Tstep_Q.T0 ; KEY[2]      ; 0.000        ; -0.286     ; 0.642      ;
; 0.781  ; LAB901:PROCESSER|regn:reg_2|Q[0] ; LAB901:PROCESSER|regn:regA|Q[0]  ; KEY[2]                      ; KEY[2]      ; 0.000        ; -0.013     ; 0.920      ;
; 0.782  ; LAB901:PROCESSER|regn:regA|Q[6]  ; LAB901:PROCESSER|regn:regG|Q[7]  ; KEY[2]                      ; KEY[2]      ; 0.000        ; -0.016     ; 0.918      ;
; 0.791  ; LAB901:PROCESSER|regn:regA|Q[1]  ; LAB901:PROCESSER|regn:regG|Q[1]  ; KEY[2]                      ; KEY[2]      ; 0.000        ; -0.016     ; 0.927      ;
; 0.796  ; LAB901:PROCESSER|regn:regA|Q[2]  ; LAB901:PROCESSER|regn:regG|Q[7]  ; KEY[2]                      ; KEY[2]      ; 0.000        ; -0.013     ; 0.935      ;
; 0.800  ; LAB901:PROCESSER|regn:regA|Q[3]  ; LAB901:PROCESSER|regn:regG|Q[6]  ; KEY[2]                      ; KEY[2]      ; 0.000        ; -0.016     ; 0.936      ;
; 0.800  ; LAB901:PROCESSER|regn:regA|Q[5]  ; LAB901:PROCESSER|regn:regG|Q[7]  ; KEY[2]                      ; KEY[2]      ; 0.000        ; -0.013     ; 0.939      ;
; 0.812  ; LAB901:PROCESSER|regn:reg_1|Q[6] ; LAB901:PROCESSER|regn:reg_2|Q[6] ; KEY[2]                      ; KEY[2]      ; 0.000        ; 0.005      ; 0.969      ;
; 0.813  ; LAB901:PROCESSER|regn:reg_3|Q[6] ; LAB901:PROCESSER|regn:reg_7|Q[6] ; KEY[2]                      ; KEY[2]      ; 0.000        ; 0.049      ; 1.014      ;
; 0.817  ; LAB901:PROCESSER|regn:regA|Q[6]  ; LAB901:PROCESSER|regn:regG|Q[8]  ; KEY[2]                      ; KEY[2]      ; 0.000        ; -0.016     ; 0.953      ;
; 0.823  ; LAB901:PROCESSER|regn:regA|Q[8]  ; LAB901:PROCESSER|regn:regG|Q[8]  ; KEY[2]                      ; KEY[2]      ; 0.000        ; -0.013     ; 0.962      ;
; 0.826  ; LAB901:PROCESSER|regn:reg_1|Q[7] ; LAB901:PROCESSER|regn:regA|Q[7]  ; KEY[2]                      ; KEY[2]      ; 0.000        ; 0.008      ; 0.986      ;
; 0.831  ; LAB901:PROCESSER|regn:regA|Q[2]  ; LAB901:PROCESSER|regn:regG|Q[8]  ; KEY[2]                      ; KEY[2]      ; 0.000        ; -0.013     ; 0.970      ;
; 0.835  ; LAB901:PROCESSER|regn:regA|Q[5]  ; LAB901:PROCESSER|regn:regG|Q[8]  ; KEY[2]                      ; KEY[2]      ; 0.000        ; -0.013     ; 0.974      ;
; 0.843  ; LAB901:PROCESSER|regn:reg_3|Q[1] ; LAB901:PROCESSER|regn:reg_0|Q[1] ; KEY[2]                      ; KEY[2]      ; 0.000        ; 0.003      ; 0.998      ;
; 0.846  ; LAB901:PROCESSER|regn:regA|Q[4]  ; LAB901:PROCESSER|regn:regG|Q[4]  ; KEY[2]                      ; KEY[2]      ; 0.000        ; -0.016     ; 0.982      ;
; 0.850  ; LAB901:PROCESSER|regn:reg_2|Q[0] ; LAB901:PROCESSER|regn:reg_0|Q[0] ; KEY[2]                      ; KEY[2]      ; 0.000        ; 0.044      ; 1.046      ;
; 0.859  ; LAB901:PROCESSER|regn:reg_4|Q[0] ; LAB901:PROCESSER|regn:reg_3|Q[0] ; KEY[2]                      ; KEY[2]      ; 0.000        ; -0.047     ; 0.964      ;
; 0.859  ; LAB901:PROCESSER|regn:reg_4|Q[6] ; LAB901:PROCESSER|regn:reg_2|Q[6] ; KEY[2]                      ; KEY[2]      ; 0.000        ; -0.045     ; 0.966      ;
; 0.863  ; LAB901:PROCESSER|regn:regA|Q[0]  ; LAB901:PROCESSER|regn:regG|Q[7]  ; KEY[2]                      ; KEY[2]      ; 0.000        ; 0.000      ; 1.015      ;
; 0.867  ; LAB901:PROCESSER|regn:regA|Q[7]  ; LAB901:PROCESSER|regn:regG|Q[7]  ; KEY[2]                      ; KEY[2]      ; 0.000        ; -0.054     ; 0.965      ;
; 0.870  ; LAB901:PROCESSER|regn:reg_2|Q[0] ; LAB901:PROCESSER|regn:reg_5|Q[0] ; KEY[2]                      ; KEY[2]      ; 0.000        ; -0.025     ; 0.997      ;
; 0.875  ; LAB901:PROCESSER|regn:reg_5|Q[6] ; LAB901:PROCESSER|regn:reg_2|Q[6] ; KEY[2]                      ; KEY[2]      ; 0.000        ; 0.025      ; 1.052      ;
; 0.876  ; LAB901:PROCESSER|IR[2]           ; LAB901:PROCESSER|regn:regA|Q[1]  ; LAB901:PROCESSER|Tstep_Q.T0 ; KEY[2]      ; 0.000        ; -0.145     ; 0.883      ;
; 0.876  ; LAB901:PROCESSER|IR[2]           ; LAB901:PROCESSER|regn:regA|Q[4]  ; LAB901:PROCESSER|Tstep_Q.T0 ; KEY[2]      ; 0.000        ; -0.145     ; 0.883      ;
; 0.882  ; LAB901:PROCESSER|regn:reg_7|Q[2] ; LAB901:PROCESSER|regn:regA|Q[2]  ; KEY[2]                      ; KEY[2]      ; 0.000        ; -0.041     ; 0.993      ;
; 0.893  ; LAB901:PROCESSER|IR[4]           ; LAB901:PROCESSER|regn:reg_0|Q[1] ; LAB901:PROCESSER|Tstep_Q.T0 ; KEY[2]      ; 0.000        ; -0.126     ; 0.919      ;
; 0.893  ; LAB901:PROCESSER|IR[4]           ; LAB901:PROCESSER|regn:reg_0|Q[4] ; LAB901:PROCESSER|Tstep_Q.T0 ; KEY[2]      ; 0.000        ; -0.126     ; 0.919      ;
; 0.894  ; LAB901:PROCESSER|regn:reg_2|Q[0] ; LAB901:PROCESSER|regn:reg_4|Q[0] ; KEY[2]                      ; KEY[2]      ; 0.000        ; 0.047      ; 1.093      ;
; 0.894  ; LAB901:PROCESSER|regn:regA|Q[3]  ; LAB901:PROCESSER|regn:regG|Q[7]  ; KEY[2]                      ; KEY[2]      ; 0.000        ; -0.016     ; 1.030      ;
; 0.896  ; LAB901:PROCESSER|regn:reg_0|Q[1] ; LAB901:PROCESSER|regn:reg_0|Q[1] ; KEY[2]                      ; KEY[2]      ; 0.000        ; 0.000      ; 1.048      ;
; 0.897  ; LAB901:PROCESSER|regn:reg_2|Q[0] ; LAB901:PROCESSER|regn:reg_7|Q[0] ; KEY[2]                      ; KEY[2]      ; 0.000        ; 0.049      ; 1.098      ;
; 0.898  ; LAB901:PROCESSER|regn:regA|Q[0]  ; LAB901:PROCESSER|regn:regG|Q[8]  ; KEY[2]                      ; KEY[2]      ; 0.000        ; 0.000      ; 1.050      ;
; 0.899  ; LAB901:PROCESSER|regn:reg_1|Q[5] ; LAB901:PROCESSER|regn:reg_7|Q[5] ; KEY[2]                      ; KEY[2]      ; 0.000        ; 0.041      ; 1.092      ;
; 0.902  ; LAB901:PROCESSER|regn:reg_5|Q[3] ; LAB901:PROCESSER|regn:reg_3|Q[3] ; KEY[2]                      ; KEY[2]      ; 0.000        ; -0.016     ; 1.038      ;
; 0.904  ; LAB901:PROCESSER|regn:reg_1|Q[2] ; LAB901:PROCESSER|regn:reg_7|Q[2] ; KEY[2]                      ; KEY[2]      ; 0.000        ; 0.041      ; 1.097      ;
; 0.905  ; LAB901:PROCESSER|regn:reg_0|Q[7] ; LAB901:PROCESSER|regn:regA|Q[7]  ; KEY[2]                      ; KEY[2]      ; 0.000        ; -0.003     ; 1.054      ;
; 0.907  ; LAB901:PROCESSER|regn:reg_6|Q[7] ; LAB901:PROCESSER|regn:regA|Q[7]  ; KEY[2]                      ; KEY[2]      ; 0.000        ; -0.013     ; 1.046      ;
; 0.913  ; LAB901:PROCESSER|regn:reg_3|Q[1] ; LAB901:PROCESSER|regn:reg_7|Q[1] ; KEY[2]                      ; KEY[2]      ; 0.000        ; 0.049      ; 1.114      ;
; 0.922  ; LAB901:PROCESSER|Tstep_Q.T3      ; LAB901:PROCESSER|Tstep_Q.T2      ; KEY[2]                      ; KEY[2]      ; 0.000        ; 0.187      ; 1.261      ;
; 0.924  ; LAB901:PROCESSER|regn:reg_0|Q[3] ; LAB901:PROCESSER|regn:reg_3|Q[3] ; KEY[2]                      ; KEY[2]      ; 0.000        ; -0.044     ; 1.032      ;
; 0.929  ; LAB901:PROCESSER|regn:regA|Q[1]  ; LAB901:PROCESSER|regn:regG|Q[2]  ; KEY[2]                      ; KEY[2]      ; 0.000        ; -0.016     ; 1.065      ;
; 0.929  ; LAB901:PROCESSER|regn:regA|Q[3]  ; LAB901:PROCESSER|regn:regG|Q[8]  ; KEY[2]                      ; KEY[2]      ; 0.000        ; -0.016     ; 1.065      ;
; 0.932  ; LAB901:PROCESSER|regn:reg_2|Q[3] ; LAB901:PROCESSER|regn:reg_2|Q[3] ; KEY[2]                      ; KEY[2]      ; 0.000        ; 0.000      ; 1.084      ;
; 0.934  ; LAB901:PROCESSER|regn:reg_1|Q[2] ; LAB901:PROCESSER|regn:reg_5|Q[2] ; KEY[2]                      ; KEY[2]      ; 0.000        ; 0.016      ; 1.102      ;
; 0.934  ; LAB901:PROCESSER|regn:reg_3|Q[0] ; LAB901:PROCESSER|regn:regA|Q[0]  ; KEY[2]                      ; KEY[2]      ; 0.000        ; -0.013     ; 1.073      ;
; 0.940  ; LAB901:PROCESSER|regn:reg_2|Q[3] ; LAB901:PROCESSER|regn:reg_7|Q[3] ; KEY[2]                      ; KEY[2]      ; 0.000        ; -0.005     ; 1.087      ;
; 0.941  ; LAB901:PROCESSER|regn:reg_3|Q[6] ; LAB901:PROCESSER|regn:reg_4|Q[6] ; KEY[2]                      ; KEY[2]      ; 0.000        ; 0.045      ; 1.138      ;
; 0.942  ; LAB901:PROCESSER|regn:reg_3|Q[6] ; LAB901:PROCESSER|regn:reg_0|Q[6] ; KEY[2]                      ; KEY[2]      ; 0.000        ; 0.044      ; 1.138      ;
; 0.944  ; LAB901:PROCESSER|regn:reg_2|Q[5] ; LAB901:PROCESSER|regn:reg_7|Q[5] ; KEY[2]                      ; KEY[2]      ; 0.000        ; 0.041      ; 1.137      ;
; 0.945  ; LAB901:PROCESSER|regn:reg_2|Q[3] ; LAB901:PROCESSER|regn:reg_0|Q[3] ; KEY[2]                      ; KEY[2]      ; 0.000        ; 0.044      ; 1.141      ;
; 0.947  ; LAB901:PROCESSER|regn:reg_2|Q[3] ; LAB901:PROCESSER|regn:reg_4|Q[3] ; KEY[2]                      ; KEY[2]      ; 0.000        ; 0.045      ; 1.144      ;
; 0.952  ; LAB901:PROCESSER|regn:reg_3|Q[6] ; LAB901:PROCESSER|regn:reg_1|Q[6] ; KEY[2]                      ; KEY[2]      ; 0.000        ; -0.005     ; 1.099      ;
; 0.960  ; LAB901:PROCESSER|regn:reg_2|Q[0] ; LAB901:PROCESSER|regn:reg_6|Q[0] ; KEY[2]                      ; KEY[2]      ; 0.000        ; 0.004      ; 1.116      ;
+--------+----------------------------------+----------------------------------+-----------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'KEY[1]'                                                                                                                                                                                        ;
+-------+-----------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.208 ; Counter:Counter1|Q[0] ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg0 ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.142      ; 0.488      ;
; 0.215 ; Counter:Counter1|Q[0] ; Counter:Counter1|Q[0]                                                                                      ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 0.367      ;
; 0.240 ; Counter:Counter1|Q[4] ; Counter:Counter1|Q[4]                                                                                      ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 0.392      ;
; 0.325 ; Counter:Counter1|Q[1] ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg1 ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.142      ; 0.605      ;
; 0.326 ; Counter:Counter1|Q[3] ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg3 ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.142      ; 0.606      ;
; 0.329 ; Counter:Counter1|Q[2] ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg2 ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.142      ; 0.609      ;
; 0.330 ; Counter:Counter1|Q[4] ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg4 ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.142      ; 0.610      ;
; 0.358 ; Counter:Counter1|Q[2] ; Counter:Counter1|Q[2]                                                                                      ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 0.510      ;
; 0.360 ; Counter:Counter1|Q[0] ; Counter:Counter1|Q[1]                                                                                      ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 0.512      ;
; 0.369 ; Counter:Counter1|Q[3] ; Counter:Counter1|Q[3]                                                                                      ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 0.521      ;
; 0.369 ; Counter:Counter1|Q[1] ; Counter:Counter1|Q[1]                                                                                      ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 0.521      ;
; 0.495 ; Counter:Counter1|Q[0] ; Counter:Counter1|Q[2]                                                                                      ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 0.647      ;
; 0.496 ; Counter:Counter1|Q[2] ; Counter:Counter1|Q[3]                                                                                      ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 0.648      ;
; 0.509 ; Counter:Counter1|Q[3] ; Counter:Counter1|Q[4]                                                                                      ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 0.661      ;
; 0.509 ; Counter:Counter1|Q[1] ; Counter:Counter1|Q[2]                                                                                      ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 0.661      ;
; 0.530 ; Counter:Counter1|Q[0] ; Counter:Counter1|Q[3]                                                                                      ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 0.682      ;
; 0.531 ; Counter:Counter1|Q[2] ; Counter:Counter1|Q[4]                                                                                      ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 0.683      ;
; 0.544 ; Counter:Counter1|Q[1] ; Counter:Counter1|Q[3]                                                                                      ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 0.696      ;
; 0.565 ; Counter:Counter1|Q[0] ; Counter:Counter1|Q[4]                                                                                      ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 0.717      ;
; 0.579 ; Counter:Counter1|Q[1] ; Counter:Counter1|Q[4]                                                                                      ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 0.731      ;
+-------+-----------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'LAB901:PROCESSER|Tstep_Q.T0'                                                                                                                                                                                    ;
+-------+------------------------------------------------------------------------------------------------------------+------------------------+--------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                  ; To Node                ; Launch Clock ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------+------------------------+--------------+-----------------------------+--------------+------------+------------+
; 2.349 ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg0 ; LAB901:PROCESSER|IR[1] ; KEY[1]       ; LAB901:PROCESSER|Tstep_Q.T0 ; 0.000        ; -0.055     ; 2.294      ;
; 2.349 ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg1 ; LAB901:PROCESSER|IR[1] ; KEY[1]       ; LAB901:PROCESSER|Tstep_Q.T0 ; 0.000        ; -0.055     ; 2.294      ;
; 2.349 ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg2 ; LAB901:PROCESSER|IR[1] ; KEY[1]       ; LAB901:PROCESSER|Tstep_Q.T0 ; 0.000        ; -0.055     ; 2.294      ;
; 2.349 ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg3 ; LAB901:PROCESSER|IR[1] ; KEY[1]       ; LAB901:PROCESSER|Tstep_Q.T0 ; 0.000        ; -0.055     ; 2.294      ;
; 2.349 ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg4 ; LAB901:PROCESSER|IR[1] ; KEY[1]       ; LAB901:PROCESSER|Tstep_Q.T0 ; 0.000        ; -0.055     ; 2.294      ;
; 2.460 ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg0 ; LAB901:PROCESSER|IR[6] ; KEY[1]       ; LAB901:PROCESSER|Tstep_Q.T0 ; 0.000        ; -0.053     ; 2.407      ;
; 2.460 ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg1 ; LAB901:PROCESSER|IR[6] ; KEY[1]       ; LAB901:PROCESSER|Tstep_Q.T0 ; 0.000        ; -0.053     ; 2.407      ;
; 2.460 ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg2 ; LAB901:PROCESSER|IR[6] ; KEY[1]       ; LAB901:PROCESSER|Tstep_Q.T0 ; 0.000        ; -0.053     ; 2.407      ;
; 2.460 ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg3 ; LAB901:PROCESSER|IR[6] ; KEY[1]       ; LAB901:PROCESSER|Tstep_Q.T0 ; 0.000        ; -0.053     ; 2.407      ;
; 2.460 ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg4 ; LAB901:PROCESSER|IR[6] ; KEY[1]       ; LAB901:PROCESSER|Tstep_Q.T0 ; 0.000        ; -0.053     ; 2.407      ;
; 2.464 ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg0 ; LAB901:PROCESSER|IR[2] ; KEY[1]       ; LAB901:PROCESSER|Tstep_Q.T0 ; 0.000        ; -0.053     ; 2.411      ;
; 2.464 ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg1 ; LAB901:PROCESSER|IR[2] ; KEY[1]       ; LAB901:PROCESSER|Tstep_Q.T0 ; 0.000        ; -0.053     ; 2.411      ;
; 2.464 ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg2 ; LAB901:PROCESSER|IR[2] ; KEY[1]       ; LAB901:PROCESSER|Tstep_Q.T0 ; 0.000        ; -0.053     ; 2.411      ;
; 2.464 ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg3 ; LAB901:PROCESSER|IR[2] ; KEY[1]       ; LAB901:PROCESSER|Tstep_Q.T0 ; 0.000        ; -0.053     ; 2.411      ;
; 2.464 ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg4 ; LAB901:PROCESSER|IR[2] ; KEY[1]       ; LAB901:PROCESSER|Tstep_Q.T0 ; 0.000        ; -0.053     ; 2.411      ;
; 2.481 ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg0 ; LAB901:PROCESSER|IR[4] ; KEY[1]       ; LAB901:PROCESSER|Tstep_Q.T0 ; 0.000        ; -0.072     ; 2.409      ;
; 2.481 ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg1 ; LAB901:PROCESSER|IR[4] ; KEY[1]       ; LAB901:PROCESSER|Tstep_Q.T0 ; 0.000        ; -0.072     ; 2.409      ;
; 2.481 ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg2 ; LAB901:PROCESSER|IR[4] ; KEY[1]       ; LAB901:PROCESSER|Tstep_Q.T0 ; 0.000        ; -0.072     ; 2.409      ;
; 2.481 ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg3 ; LAB901:PROCESSER|IR[4] ; KEY[1]       ; LAB901:PROCESSER|Tstep_Q.T0 ; 0.000        ; -0.072     ; 2.409      ;
; 2.481 ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg4 ; LAB901:PROCESSER|IR[4] ; KEY[1]       ; LAB901:PROCESSER|Tstep_Q.T0 ; 0.000        ; -0.072     ; 2.409      ;
; 2.482 ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg0 ; LAB901:PROCESSER|IR[3] ; KEY[1]       ; LAB901:PROCESSER|Tstep_Q.T0 ; 0.000        ; -0.055     ; 2.427      ;
; 2.482 ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg1 ; LAB901:PROCESSER|IR[3] ; KEY[1]       ; LAB901:PROCESSER|Tstep_Q.T0 ; 0.000        ; -0.055     ; 2.427      ;
; 2.482 ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg2 ; LAB901:PROCESSER|IR[3] ; KEY[1]       ; LAB901:PROCESSER|Tstep_Q.T0 ; 0.000        ; -0.055     ; 2.427      ;
; 2.482 ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg3 ; LAB901:PROCESSER|IR[3] ; KEY[1]       ; LAB901:PROCESSER|Tstep_Q.T0 ; 0.000        ; -0.055     ; 2.427      ;
; 2.482 ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg4 ; LAB901:PROCESSER|IR[3] ; KEY[1]       ; LAB901:PROCESSER|Tstep_Q.T0 ; 0.000        ; -0.055     ; 2.427      ;
; 2.486 ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg0 ; LAB901:PROCESSER|IR[9] ; KEY[1]       ; LAB901:PROCESSER|Tstep_Q.T0 ; 0.000        ; -0.059     ; 2.427      ;
; 2.486 ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg1 ; LAB901:PROCESSER|IR[9] ; KEY[1]       ; LAB901:PROCESSER|Tstep_Q.T0 ; 0.000        ; -0.059     ; 2.427      ;
; 2.486 ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg2 ; LAB901:PROCESSER|IR[9] ; KEY[1]       ; LAB901:PROCESSER|Tstep_Q.T0 ; 0.000        ; -0.059     ; 2.427      ;
; 2.486 ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg3 ; LAB901:PROCESSER|IR[9] ; KEY[1]       ; LAB901:PROCESSER|Tstep_Q.T0 ; 0.000        ; -0.059     ; 2.427      ;
; 2.486 ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg4 ; LAB901:PROCESSER|IR[9] ; KEY[1]       ; LAB901:PROCESSER|Tstep_Q.T0 ; 0.000        ; -0.059     ; 2.427      ;
; 2.574 ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg0 ; LAB901:PROCESSER|IR[7] ; KEY[1]       ; LAB901:PROCESSER|Tstep_Q.T0 ; 0.000        ; -0.117     ; 2.457      ;
; 2.574 ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg1 ; LAB901:PROCESSER|IR[7] ; KEY[1]       ; LAB901:PROCESSER|Tstep_Q.T0 ; 0.000        ; -0.117     ; 2.457      ;
; 2.574 ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg2 ; LAB901:PROCESSER|IR[7] ; KEY[1]       ; LAB901:PROCESSER|Tstep_Q.T0 ; 0.000        ; -0.117     ; 2.457      ;
; 2.574 ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg3 ; LAB901:PROCESSER|IR[7] ; KEY[1]       ; LAB901:PROCESSER|Tstep_Q.T0 ; 0.000        ; -0.117     ; 2.457      ;
; 2.574 ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg4 ; LAB901:PROCESSER|IR[7] ; KEY[1]       ; LAB901:PROCESSER|Tstep_Q.T0 ; 0.000        ; -0.117     ; 2.457      ;
; 2.590 ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg0 ; LAB901:PROCESSER|IR[8] ; KEY[1]       ; LAB901:PROCESSER|Tstep_Q.T0 ; 0.000        ; -0.112     ; 2.478      ;
; 2.590 ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg1 ; LAB901:PROCESSER|IR[8] ; KEY[1]       ; LAB901:PROCESSER|Tstep_Q.T0 ; 0.000        ; -0.112     ; 2.478      ;
; 2.590 ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg2 ; LAB901:PROCESSER|IR[8] ; KEY[1]       ; LAB901:PROCESSER|Tstep_Q.T0 ; 0.000        ; -0.112     ; 2.478      ;
; 2.590 ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg3 ; LAB901:PROCESSER|IR[8] ; KEY[1]       ; LAB901:PROCESSER|Tstep_Q.T0 ; 0.000        ; -0.112     ; 2.478      ;
; 2.590 ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg4 ; LAB901:PROCESSER|IR[8] ; KEY[1]       ; LAB901:PROCESSER|Tstep_Q.T0 ; 0.000        ; -0.112     ; 2.478      ;
; 2.646 ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg0 ; LAB901:PROCESSER|IR[5] ; KEY[1]       ; LAB901:PROCESSER|Tstep_Q.T0 ; 0.000        ; -0.118     ; 2.528      ;
; 2.646 ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg1 ; LAB901:PROCESSER|IR[5] ; KEY[1]       ; LAB901:PROCESSER|Tstep_Q.T0 ; 0.000        ; -0.118     ; 2.528      ;
; 2.646 ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg2 ; LAB901:PROCESSER|IR[5] ; KEY[1]       ; LAB901:PROCESSER|Tstep_Q.T0 ; 0.000        ; -0.118     ; 2.528      ;
; 2.646 ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg3 ; LAB901:PROCESSER|IR[5] ; KEY[1]       ; LAB901:PROCESSER|Tstep_Q.T0 ; 0.000        ; -0.118     ; 2.528      ;
; 2.646 ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg4 ; LAB901:PROCESSER|IR[5] ; KEY[1]       ; LAB901:PROCESSER|Tstep_Q.T0 ; 0.000        ; -0.118     ; 2.528      ;
+-------+------------------------------------------------------------------------------------------------------------+------------------------+--------------+-----------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'KEY[1]'                                                                                                                                                     ;
+--------+--------------+----------------+------------------+--------+------------+------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                                                                     ;
+--------+--------------+----------------+------------------+--------+------------+------------------------------------------------------------------------------------------------------------+
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; KEY[1] ; Rise       ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; KEY[1] ; Rise       ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; KEY[1] ; Rise       ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; KEY[1] ; Rise       ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; KEY[1] ; Rise       ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; KEY[1] ; Rise       ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; KEY[1] ; Rise       ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; KEY[1] ; Rise       ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; KEY[1] ; Rise       ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; KEY[1] ; Rise       ; ROM1:Memory|altsyncram:altsyncram_component|altsyncram_1g71:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.222 ; 1.000        ; 2.222          ; Port Rate        ; KEY[1] ; Rise       ; KEY[1]                                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[1] ; Rise       ; Counter:Counter1|Q[0]                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; Counter:Counter1|Q[0]                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[1] ; Rise       ; Counter:Counter1|Q[1]                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; Counter:Counter1|Q[1]                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[1] ; Rise       ; Counter:Counter1|Q[2]                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; Counter:Counter1|Q[2]                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[1] ; Rise       ; Counter:Counter1|Q[3]                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; Counter:Counter1|Q[3]                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[1] ; Rise       ; Counter:Counter1|Q[4]                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; Counter:Counter1|Q[4]                                                                                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[1] ; Rise       ; Counter1|Q[0]|clk                                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; Counter1|Q[0]|clk                                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[1] ; Rise       ; Counter1|Q[1]|clk                                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; Counter1|Q[1]|clk                                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[1] ; Rise       ; Counter1|Q[2]|clk                                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; Counter1|Q[2]|clk                                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[1] ; Rise       ; Counter1|Q[3]|clk                                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; Counter1|Q[3]|clk                                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[1] ; Rise       ; Counter1|Q[4]|clk                                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; Counter1|Q[4]|clk                                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[1] ; Rise       ; KEY[1]|combout                                                                                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; KEY[1]|combout                                                                                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[1] ; Rise       ; Memory|altsyncram_component|auto_generated|ram_block1a0|clk0                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; Memory|altsyncram_component|auto_generated|ram_block1a0|clk0                                               ;
+--------+--------------+----------------+------------------+--------+------------+------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'KEY[2]'                                                                           ;
+--------+--------------+----------------+------------------+--------+------------+----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                           ;
+--------+--------------+----------------+------------------+--------+------------+----------------------------------+
; -1.222 ; 1.000        ; 2.222          ; Port Rate        ; KEY[2] ; Rise       ; KEY[2]                           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[2] ; Rise       ; LAB901:PROCESSER|Tstep_Q.T0      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; LAB901:PROCESSER|Tstep_Q.T0      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[2] ; Rise       ; LAB901:PROCESSER|Tstep_Q.T1      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; LAB901:PROCESSER|Tstep_Q.T1      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[2] ; Rise       ; LAB901:PROCESSER|Tstep_Q.T2      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; LAB901:PROCESSER|Tstep_Q.T2      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[2] ; Rise       ; LAB901:PROCESSER|Tstep_Q.T3      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; LAB901:PROCESSER|Tstep_Q.T3      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[2] ; Rise       ; LAB901:PROCESSER|regn:regA|Q[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; LAB901:PROCESSER|regn:regA|Q[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[2] ; Rise       ; LAB901:PROCESSER|regn:regA|Q[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; LAB901:PROCESSER|regn:regA|Q[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[2] ; Rise       ; LAB901:PROCESSER|regn:regA|Q[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; LAB901:PROCESSER|regn:regA|Q[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[2] ; Rise       ; LAB901:PROCESSER|regn:regA|Q[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; LAB901:PROCESSER|regn:regA|Q[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[2] ; Rise       ; LAB901:PROCESSER|regn:regA|Q[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; LAB901:PROCESSER|regn:regA|Q[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[2] ; Rise       ; LAB901:PROCESSER|regn:regA|Q[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; LAB901:PROCESSER|regn:regA|Q[5]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[2] ; Rise       ; LAB901:PROCESSER|regn:regA|Q[6]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; LAB901:PROCESSER|regn:regA|Q[6]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[2] ; Rise       ; LAB901:PROCESSER|regn:regA|Q[7]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; LAB901:PROCESSER|regn:regA|Q[7]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[2] ; Rise       ; LAB901:PROCESSER|regn:regA|Q[8]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; LAB901:PROCESSER|regn:regA|Q[8]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[2] ; Rise       ; LAB901:PROCESSER|regn:regG|Q[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; LAB901:PROCESSER|regn:regG|Q[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[2] ; Rise       ; LAB901:PROCESSER|regn:regG|Q[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; LAB901:PROCESSER|regn:regG|Q[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[2] ; Rise       ; LAB901:PROCESSER|regn:regG|Q[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; LAB901:PROCESSER|regn:regG|Q[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[2] ; Rise       ; LAB901:PROCESSER|regn:regG|Q[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; LAB901:PROCESSER|regn:regG|Q[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[2] ; Rise       ; LAB901:PROCESSER|regn:regG|Q[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; LAB901:PROCESSER|regn:regG|Q[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[2] ; Rise       ; LAB901:PROCESSER|regn:regG|Q[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; LAB901:PROCESSER|regn:regG|Q[5]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[2] ; Rise       ; LAB901:PROCESSER|regn:regG|Q[6]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; LAB901:PROCESSER|regn:regG|Q[6]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[2] ; Rise       ; LAB901:PROCESSER|regn:regG|Q[7]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; LAB901:PROCESSER|regn:regG|Q[7]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[2] ; Rise       ; LAB901:PROCESSER|regn:regG|Q[8]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; LAB901:PROCESSER|regn:regG|Q[8]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[2] ; Rise       ; LAB901:PROCESSER|regn:reg_0|Q[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; LAB901:PROCESSER|regn:reg_0|Q[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[2] ; Rise       ; LAB901:PROCESSER|regn:reg_0|Q[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; LAB901:PROCESSER|regn:reg_0|Q[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[2] ; Rise       ; LAB901:PROCESSER|regn:reg_0|Q[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; LAB901:PROCESSER|regn:reg_0|Q[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[2] ; Rise       ; LAB901:PROCESSER|regn:reg_0|Q[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; LAB901:PROCESSER|regn:reg_0|Q[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[2] ; Rise       ; LAB901:PROCESSER|regn:reg_0|Q[4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; LAB901:PROCESSER|regn:reg_0|Q[4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[2] ; Rise       ; LAB901:PROCESSER|regn:reg_0|Q[5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; LAB901:PROCESSER|regn:reg_0|Q[5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[2] ; Rise       ; LAB901:PROCESSER|regn:reg_0|Q[6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; LAB901:PROCESSER|regn:reg_0|Q[6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[2] ; Rise       ; LAB901:PROCESSER|regn:reg_0|Q[7] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; LAB901:PROCESSER|regn:reg_0|Q[7] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[2] ; Rise       ; LAB901:PROCESSER|regn:reg_0|Q[8] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; LAB901:PROCESSER|regn:reg_0|Q[8] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[2] ; Rise       ; LAB901:PROCESSER|regn:reg_1|Q[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; LAB901:PROCESSER|regn:reg_1|Q[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[2] ; Rise       ; LAB901:PROCESSER|regn:reg_1|Q[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; LAB901:PROCESSER|regn:reg_1|Q[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[2] ; Rise       ; LAB901:PROCESSER|regn:reg_1|Q[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; LAB901:PROCESSER|regn:reg_1|Q[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[2] ; Rise       ; LAB901:PROCESSER|regn:reg_1|Q[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; LAB901:PROCESSER|regn:reg_1|Q[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[2] ; Rise       ; LAB901:PROCESSER|regn:reg_1|Q[4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; LAB901:PROCESSER|regn:reg_1|Q[4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[2] ; Rise       ; LAB901:PROCESSER|regn:reg_1|Q[5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; LAB901:PROCESSER|regn:reg_1|Q[5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[2] ; Rise       ; LAB901:PROCESSER|regn:reg_1|Q[6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; LAB901:PROCESSER|regn:reg_1|Q[6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[2] ; Rise       ; LAB901:PROCESSER|regn:reg_1|Q[7] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; LAB901:PROCESSER|regn:reg_1|Q[7] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[2] ; Rise       ; LAB901:PROCESSER|regn:reg_1|Q[8] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; LAB901:PROCESSER|regn:reg_1|Q[8] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[2] ; Rise       ; LAB901:PROCESSER|regn:reg_2|Q[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; LAB901:PROCESSER|regn:reg_2|Q[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[2] ; Rise       ; LAB901:PROCESSER|regn:reg_2|Q[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; LAB901:PROCESSER|regn:reg_2|Q[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[2] ; Rise       ; LAB901:PROCESSER|regn:reg_2|Q[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; LAB901:PROCESSER|regn:reg_2|Q[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[2] ; Rise       ; LAB901:PROCESSER|regn:reg_2|Q[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; LAB901:PROCESSER|regn:reg_2|Q[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[2] ; Rise       ; LAB901:PROCESSER|regn:reg_2|Q[4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; LAB901:PROCESSER|regn:reg_2|Q[4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[2] ; Rise       ; LAB901:PROCESSER|regn:reg_2|Q[5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; LAB901:PROCESSER|regn:reg_2|Q[5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[2] ; Rise       ; LAB901:PROCESSER|regn:reg_2|Q[6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; LAB901:PROCESSER|regn:reg_2|Q[6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[2] ; Rise       ; LAB901:PROCESSER|regn:reg_2|Q[7] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; LAB901:PROCESSER|regn:reg_2|Q[7] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[2] ; Rise       ; LAB901:PROCESSER|regn:reg_2|Q[8] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; LAB901:PROCESSER|regn:reg_2|Q[8] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[2] ; Rise       ; LAB901:PROCESSER|regn:reg_3|Q[0] ;
+--------+--------------+----------------+------------------+--------+------------+----------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'LAB901:PROCESSER|Tstep_Q.T0'                                                                               ;
+-------+--------------+----------------+------------------+-----------------------------+------------+---------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                       ; Clock Edge ; Target                                ;
+-------+--------------+----------------+------------------+-----------------------------+------------+---------------------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; LAB901:PROCESSER|Tstep_Q.T0 ; Rise       ; LAB901:PROCESSER|IR[1]                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; LAB901:PROCESSER|Tstep_Q.T0 ; Rise       ; LAB901:PROCESSER|IR[1]                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; LAB901:PROCESSER|Tstep_Q.T0 ; Rise       ; LAB901:PROCESSER|IR[2]                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; LAB901:PROCESSER|Tstep_Q.T0 ; Rise       ; LAB901:PROCESSER|IR[2]                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; LAB901:PROCESSER|Tstep_Q.T0 ; Rise       ; LAB901:PROCESSER|IR[3]                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; LAB901:PROCESSER|Tstep_Q.T0 ; Rise       ; LAB901:PROCESSER|IR[3]                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; LAB901:PROCESSER|Tstep_Q.T0 ; Rise       ; LAB901:PROCESSER|IR[4]                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; LAB901:PROCESSER|Tstep_Q.T0 ; Rise       ; LAB901:PROCESSER|IR[4]                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; LAB901:PROCESSER|Tstep_Q.T0 ; Rise       ; LAB901:PROCESSER|IR[5]                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; LAB901:PROCESSER|Tstep_Q.T0 ; Rise       ; LAB901:PROCESSER|IR[5]                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; LAB901:PROCESSER|Tstep_Q.T0 ; Rise       ; LAB901:PROCESSER|IR[6]                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; LAB901:PROCESSER|Tstep_Q.T0 ; Rise       ; LAB901:PROCESSER|IR[6]                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; LAB901:PROCESSER|Tstep_Q.T0 ; Rise       ; LAB901:PROCESSER|IR[7]                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; LAB901:PROCESSER|Tstep_Q.T0 ; Rise       ; LAB901:PROCESSER|IR[7]                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; LAB901:PROCESSER|Tstep_Q.T0 ; Rise       ; LAB901:PROCESSER|IR[8]                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; LAB901:PROCESSER|Tstep_Q.T0 ; Rise       ; LAB901:PROCESSER|IR[8]                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; LAB901:PROCESSER|Tstep_Q.T0 ; Rise       ; LAB901:PROCESSER|IR[9]                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; LAB901:PROCESSER|Tstep_Q.T0 ; Rise       ; LAB901:PROCESSER|IR[9]                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; LAB901:PROCESSER|Tstep_Q.T0 ; Rise       ; PROCESSER|IR[1]|datac                 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; LAB901:PROCESSER|Tstep_Q.T0 ; Rise       ; PROCESSER|IR[1]|datac                 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; LAB901:PROCESSER|Tstep_Q.T0 ; Rise       ; PROCESSER|IR[2]|datac                 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; LAB901:PROCESSER|Tstep_Q.T0 ; Rise       ; PROCESSER|IR[2]|datac                 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; LAB901:PROCESSER|Tstep_Q.T0 ; Rise       ; PROCESSER|IR[3]|datac                 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; LAB901:PROCESSER|Tstep_Q.T0 ; Rise       ; PROCESSER|IR[3]|datac                 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; LAB901:PROCESSER|Tstep_Q.T0 ; Rise       ; PROCESSER|IR[4]|datac                 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; LAB901:PROCESSER|Tstep_Q.T0 ; Rise       ; PROCESSER|IR[4]|datac                 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; LAB901:PROCESSER|Tstep_Q.T0 ; Rise       ; PROCESSER|IR[5]|datad                 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; LAB901:PROCESSER|Tstep_Q.T0 ; Rise       ; PROCESSER|IR[5]|datad                 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; LAB901:PROCESSER|Tstep_Q.T0 ; Rise       ; PROCESSER|IR[6]|datac                 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; LAB901:PROCESSER|Tstep_Q.T0 ; Rise       ; PROCESSER|IR[6]|datac                 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; LAB901:PROCESSER|Tstep_Q.T0 ; Rise       ; PROCESSER|IR[7]|datad                 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; LAB901:PROCESSER|Tstep_Q.T0 ; Rise       ; PROCESSER|IR[7]|datad                 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; LAB901:PROCESSER|Tstep_Q.T0 ; Rise       ; PROCESSER|IR[8]|datad                 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; LAB901:PROCESSER|Tstep_Q.T0 ; Rise       ; PROCESSER|IR[8]|datad                 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; LAB901:PROCESSER|Tstep_Q.T0 ; Rise       ; PROCESSER|IR[9]|datac                 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; LAB901:PROCESSER|Tstep_Q.T0 ; Rise       ; PROCESSER|IR[9]|datac                 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; LAB901:PROCESSER|Tstep_Q.T0 ; Rise       ; PROCESSER|Tstep_Q.T0|regout           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; LAB901:PROCESSER|Tstep_Q.T0 ; Rise       ; PROCESSER|Tstep_Q.T0|regout           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; LAB901:PROCESSER|Tstep_Q.T0 ; Rise       ; PROCESSER|Tstep_Q.T0~clkctrl|inclk[0] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; LAB901:PROCESSER|Tstep_Q.T0 ; Rise       ; PROCESSER|Tstep_Q.T0~clkctrl|inclk[0] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; LAB901:PROCESSER|Tstep_Q.T0 ; Rise       ; PROCESSER|Tstep_Q.T0~clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; LAB901:PROCESSER|Tstep_Q.T0 ; Rise       ; PROCESSER|Tstep_Q.T0~clkctrl|outclk   ;
+-------+--------------+----------------+------------------+-----------------------------+------------+---------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; SW[*]     ; KEY[2]     ; 0.448 ; 0.448 ; Rise       ; KEY[2]          ;
;  SW[9]    ; KEY[2]     ; 0.448 ; 0.448 ; Rise       ; KEY[2]          ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; SW[*]     ; KEY[2]     ; -0.112 ; -0.112 ; Rise       ; KEY[2]          ;
;  SW[9]    ; KEY[2]     ; -0.112 ; -0.112 ; Rise       ; KEY[2]          ;
+-----------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                              ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+
; Data Port ; Clock Port                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference             ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+
; LEDR[*]   ; KEY[1]                      ; 6.491 ; 6.491 ; Rise       ; KEY[1]                      ;
;  LEDR[0]  ; KEY[1]                      ; 6.061 ; 6.061 ; Rise       ; KEY[1]                      ;
;  LEDR[1]  ; KEY[1]                      ; 6.062 ; 6.062 ; Rise       ; KEY[1]                      ;
;  LEDR[2]  ; KEY[1]                      ; 6.227 ; 6.227 ; Rise       ; KEY[1]                      ;
;  LEDR[3]  ; KEY[1]                      ; 6.195 ; 6.195 ; Rise       ; KEY[1]                      ;
;  LEDR[4]  ; KEY[1]                      ; 6.262 ; 6.262 ; Rise       ; KEY[1]                      ;
;  LEDR[5]  ; KEY[1]                      ; 6.438 ; 6.438 ; Rise       ; KEY[1]                      ;
;  LEDR[6]  ; KEY[1]                      ; 6.286 ; 6.286 ; Rise       ; KEY[1]                      ;
;  LEDR[7]  ; KEY[1]                      ; 6.491 ; 6.491 ; Rise       ; KEY[1]                      ;
;  LEDR[8]  ; KEY[1]                      ; 5.945 ; 5.945 ; Rise       ; KEY[1]                      ;
; LEDR[*]   ; KEY[2]                      ; 6.546 ; 6.546 ; Rise       ; KEY[2]                      ;
;  LEDR[0]  ; KEY[2]                      ; 6.188 ; 6.188 ; Rise       ; KEY[2]                      ;
;  LEDR[1]  ; KEY[2]                      ; 6.324 ; 6.324 ; Rise       ; KEY[2]                      ;
;  LEDR[2]  ; KEY[2]                      ; 6.327 ; 6.327 ; Rise       ; KEY[2]                      ;
;  LEDR[3]  ; KEY[2]                      ; 6.457 ; 6.457 ; Rise       ; KEY[2]                      ;
;  LEDR[4]  ; KEY[2]                      ; 6.421 ; 6.421 ; Rise       ; KEY[2]                      ;
;  LEDR[5]  ; KEY[2]                      ; 6.546 ; 6.546 ; Rise       ; KEY[2]                      ;
;  LEDR[6]  ; KEY[2]                      ; 6.391 ; 6.391 ; Rise       ; KEY[2]                      ;
;  LEDR[7]  ; KEY[2]                      ; 6.502 ; 6.502 ; Rise       ; KEY[2]                      ;
;  LEDR[8]  ; KEY[2]                      ; 6.177 ; 6.177 ; Rise       ; KEY[2]                      ;
;  LEDR[9]  ; KEY[2]                      ; 4.046 ; 4.046 ; Rise       ; KEY[2]                      ;
; LEDR[*]   ; LAB901:PROCESSER|Tstep_Q.T0 ; 6.506 ; 6.506 ; Rise       ; LAB901:PROCESSER|Tstep_Q.T0 ;
;  LEDR[0]  ; LAB901:PROCESSER|Tstep_Q.T0 ; 6.148 ; 6.148 ; Rise       ; LAB901:PROCESSER|Tstep_Q.T0 ;
;  LEDR[1]  ; LAB901:PROCESSER|Tstep_Q.T0 ; 6.284 ; 6.284 ; Rise       ; LAB901:PROCESSER|Tstep_Q.T0 ;
;  LEDR[2]  ; LAB901:PROCESSER|Tstep_Q.T0 ; 6.287 ; 6.287 ; Rise       ; LAB901:PROCESSER|Tstep_Q.T0 ;
;  LEDR[3]  ; LAB901:PROCESSER|Tstep_Q.T0 ; 6.417 ; 6.417 ; Rise       ; LAB901:PROCESSER|Tstep_Q.T0 ;
;  LEDR[4]  ; LAB901:PROCESSER|Tstep_Q.T0 ; 6.381 ; 6.381 ; Rise       ; LAB901:PROCESSER|Tstep_Q.T0 ;
;  LEDR[5]  ; LAB901:PROCESSER|Tstep_Q.T0 ; 6.506 ; 6.506 ; Rise       ; LAB901:PROCESSER|Tstep_Q.T0 ;
;  LEDR[6]  ; LAB901:PROCESSER|Tstep_Q.T0 ; 6.351 ; 6.351 ; Rise       ; LAB901:PROCESSER|Tstep_Q.T0 ;
;  LEDR[7]  ; LAB901:PROCESSER|Tstep_Q.T0 ; 6.462 ; 6.462 ; Rise       ; LAB901:PROCESSER|Tstep_Q.T0 ;
;  LEDR[8]  ; LAB901:PROCESSER|Tstep_Q.T0 ; 6.137 ; 6.137 ; Rise       ; LAB901:PROCESSER|Tstep_Q.T0 ;
;  LEDR[9]  ; LAB901:PROCESSER|Tstep_Q.T0 ; 4.123 ; 4.123 ; Rise       ; LAB901:PROCESSER|Tstep_Q.T0 ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+


+----------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                      ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+
; Data Port ; Clock Port                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference             ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+
; LEDR[*]   ; KEY[1]                      ; 5.945 ; 5.945 ; Rise       ; KEY[1]                      ;
;  LEDR[0]  ; KEY[1]                      ; 6.061 ; 6.061 ; Rise       ; KEY[1]                      ;
;  LEDR[1]  ; KEY[1]                      ; 6.062 ; 6.062 ; Rise       ; KEY[1]                      ;
;  LEDR[2]  ; KEY[1]                      ; 6.227 ; 6.227 ; Rise       ; KEY[1]                      ;
;  LEDR[3]  ; KEY[1]                      ; 6.195 ; 6.195 ; Rise       ; KEY[1]                      ;
;  LEDR[4]  ; KEY[1]                      ; 6.262 ; 6.262 ; Rise       ; KEY[1]                      ;
;  LEDR[5]  ; KEY[1]                      ; 6.438 ; 6.438 ; Rise       ; KEY[1]                      ;
;  LEDR[6]  ; KEY[1]                      ; 6.286 ; 6.286 ; Rise       ; KEY[1]                      ;
;  LEDR[7]  ; KEY[1]                      ; 6.491 ; 6.491 ; Rise       ; KEY[1]                      ;
;  LEDR[8]  ; KEY[1]                      ; 5.945 ; 5.945 ; Rise       ; KEY[1]                      ;
; LEDR[*]   ; KEY[2]                      ; 3.774 ; 3.774 ; Rise       ; KEY[2]                      ;
;  LEDR[0]  ; KEY[2]                      ; 3.886 ; 3.886 ; Rise       ; KEY[2]                      ;
;  LEDR[1]  ; KEY[2]                      ; 4.044 ; 4.044 ; Rise       ; KEY[2]                      ;
;  LEDR[2]  ; KEY[2]                      ; 4.084 ; 4.084 ; Rise       ; KEY[2]                      ;
;  LEDR[3]  ; KEY[2]                      ; 4.038 ; 4.038 ; Rise       ; KEY[2]                      ;
;  LEDR[4]  ; KEY[2]                      ; 4.218 ; 4.218 ; Rise       ; KEY[2]                      ;
;  LEDR[5]  ; KEY[2]                      ; 4.332 ; 4.332 ; Rise       ; KEY[2]                      ;
;  LEDR[6]  ; KEY[2]                      ; 4.093 ; 4.093 ; Rise       ; KEY[2]                      ;
;  LEDR[7]  ; KEY[2]                      ; 4.481 ; 4.481 ; Rise       ; KEY[2]                      ;
;  LEDR[8]  ; KEY[2]                      ; 4.040 ; 4.040 ; Rise       ; KEY[2]                      ;
;  LEDR[9]  ; KEY[2]                      ; 3.774 ; 3.774 ; Rise       ; KEY[2]                      ;
; LEDR[*]   ; LAB901:PROCESSER|Tstep_Q.T0 ; 3.850 ; 3.850 ; Rise       ; LAB901:PROCESSER|Tstep_Q.T0 ;
;  LEDR[0]  ; LAB901:PROCESSER|Tstep_Q.T0 ; 4.766 ; 4.766 ; Rise       ; LAB901:PROCESSER|Tstep_Q.T0 ;
;  LEDR[1]  ; LAB901:PROCESSER|Tstep_Q.T0 ; 4.865 ; 4.865 ; Rise       ; LAB901:PROCESSER|Tstep_Q.T0 ;
;  LEDR[2]  ; LAB901:PROCESSER|Tstep_Q.T0 ; 4.920 ; 4.920 ; Rise       ; LAB901:PROCESSER|Tstep_Q.T0 ;
;  LEDR[3]  ; LAB901:PROCESSER|Tstep_Q.T0 ; 4.948 ; 4.948 ; Rise       ; LAB901:PROCESSER|Tstep_Q.T0 ;
;  LEDR[4]  ; LAB901:PROCESSER|Tstep_Q.T0 ; 5.025 ; 5.025 ; Rise       ; LAB901:PROCESSER|Tstep_Q.T0 ;
;  LEDR[5]  ; LAB901:PROCESSER|Tstep_Q.T0 ; 5.049 ; 5.049 ; Rise       ; LAB901:PROCESSER|Tstep_Q.T0 ;
;  LEDR[6]  ; LAB901:PROCESSER|Tstep_Q.T0 ; 5.013 ; 5.013 ; Rise       ; LAB901:PROCESSER|Tstep_Q.T0 ;
;  LEDR[7]  ; LAB901:PROCESSER|Tstep_Q.T0 ; 5.044 ; 5.044 ; Rise       ; LAB901:PROCESSER|Tstep_Q.T0 ;
;  LEDR[8]  ; LAB901:PROCESSER|Tstep_Q.T0 ; 4.826 ; 4.826 ; Rise       ; LAB901:PROCESSER|Tstep_Q.T0 ;
;  LEDR[9]  ; LAB901:PROCESSER|Tstep_Q.T0 ; 3.850 ; 3.850 ; Rise       ; LAB901:PROCESSER|Tstep_Q.T0 ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+


+---------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                         ;
+------------------------------+----------+--------+----------+---------+---------------------+
; Clock                        ; Setup    ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------------------+----------+--------+----------+---------+---------------------+
; Worst-case Slack             ; -9.965   ; -1.500 ; N/A      ; N/A     ; -1.814              ;
;  KEY[1]                      ; -0.852   ; 0.208  ; N/A      ; N/A     ; -1.814              ;
;  KEY[2]                      ; -9.965   ; -1.500 ; N/A      ; N/A     ; -1.469              ;
;  LAB901:PROCESSER|Tstep_Q.T0 ; -6.287   ; 2.349  ; N/A      ; N/A     ; 0.500               ;
; Design-wide TNS              ; -790.024 ; -2.919 ; 0.0      ; 0.0     ; -142.056            ;
;  KEY[1]                      ; -3.314   ; 0.000  ; N/A      ; N/A     ; -25.719             ;
;  KEY[2]                      ; -737.146 ; -2.919 ; N/A      ; N/A     ; -116.337            ;
;  LAB901:PROCESSER|Tstep_Q.T0 ; -49.564  ; 0.000  ; N/A      ; N/A     ; 0.000               ;
+------------------------------+----------+--------+----------+---------+---------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; SW[*]     ; KEY[2]     ; 1.324 ; 1.324 ; Rise       ; KEY[2]          ;
;  SW[9]    ; KEY[2]     ; 1.324 ; 1.324 ; Rise       ; KEY[2]          ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; SW[*]     ; KEY[2]     ; -0.112 ; -0.112 ; Rise       ; KEY[2]          ;
;  SW[9]    ; KEY[2]     ; -0.112 ; -0.112 ; Rise       ; KEY[2]          ;
+-----------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+
; Data Port ; Clock Port                  ; Rise   ; Fall   ; Clock Edge ; Clock Reference             ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+
; LEDR[*]   ; KEY[1]                      ; 13.428 ; 13.428 ; Rise       ; KEY[1]                      ;
;  LEDR[0]  ; KEY[1]                      ; 12.386 ; 12.386 ; Rise       ; KEY[1]                      ;
;  LEDR[1]  ; KEY[1]                      ; 12.446 ; 12.446 ; Rise       ; KEY[1]                      ;
;  LEDR[2]  ; KEY[1]                      ; 12.826 ; 12.826 ; Rise       ; KEY[1]                      ;
;  LEDR[3]  ; KEY[1]                      ; 12.722 ; 12.722 ; Rise       ; KEY[1]                      ;
;  LEDR[4]  ; KEY[1]                      ; 12.795 ; 12.795 ; Rise       ; KEY[1]                      ;
;  LEDR[5]  ; KEY[1]                      ; 13.359 ; 13.359 ; Rise       ; KEY[1]                      ;
;  LEDR[6]  ; KEY[1]                      ; 12.979 ; 12.979 ; Rise       ; KEY[1]                      ;
;  LEDR[7]  ; KEY[1]                      ; 13.428 ; 13.428 ; Rise       ; KEY[1]                      ;
;  LEDR[8]  ; KEY[1]                      ; 12.144 ; 12.144 ; Rise       ; KEY[1]                      ;
; LEDR[*]   ; KEY[2]                      ; 15.641 ; 15.641 ; Rise       ; KEY[2]                      ;
;  LEDR[0]  ; KEY[2]                      ; 14.646 ; 14.646 ; Rise       ; KEY[2]                      ;
;  LEDR[1]  ; KEY[2]                      ; 15.109 ; 15.109 ; Rise       ; KEY[2]                      ;
;  LEDR[2]  ; KEY[2]                      ; 15.020 ; 15.020 ; Rise       ; KEY[2]                      ;
;  LEDR[3]  ; KEY[2]                      ; 15.281 ; 15.281 ; Rise       ; KEY[2]                      ;
;  LEDR[4]  ; KEY[2]                      ; 15.198 ; 15.198 ; Rise       ; KEY[2]                      ;
;  LEDR[5]  ; KEY[2]                      ; 15.641 ; 15.641 ; Rise       ; KEY[2]                      ;
;  LEDR[6]  ; KEY[2]                      ; 15.236 ; 15.236 ; Rise       ; KEY[2]                      ;
;  LEDR[7]  ; KEY[2]                      ; 15.355 ; 15.355 ; Rise       ; KEY[2]                      ;
;  LEDR[8]  ; KEY[2]                      ; 14.650 ; 14.650 ; Rise       ; KEY[2]                      ;
;  LEDR[9]  ; KEY[2]                      ; 8.921  ; 8.921  ; Rise       ; KEY[2]                      ;
; LEDR[*]   ; LAB901:PROCESSER|Tstep_Q.T0 ; 15.177 ; 15.177 ; Rise       ; LAB901:PROCESSER|Tstep_Q.T0 ;
;  LEDR[0]  ; LAB901:PROCESSER|Tstep_Q.T0 ; 14.182 ; 14.182 ; Rise       ; LAB901:PROCESSER|Tstep_Q.T0 ;
;  LEDR[1]  ; LAB901:PROCESSER|Tstep_Q.T0 ; 14.645 ; 14.645 ; Rise       ; LAB901:PROCESSER|Tstep_Q.T0 ;
;  LEDR[2]  ; LAB901:PROCESSER|Tstep_Q.T0 ; 14.556 ; 14.556 ; Rise       ; LAB901:PROCESSER|Tstep_Q.T0 ;
;  LEDR[3]  ; LAB901:PROCESSER|Tstep_Q.T0 ; 14.817 ; 14.817 ; Rise       ; LAB901:PROCESSER|Tstep_Q.T0 ;
;  LEDR[4]  ; LAB901:PROCESSER|Tstep_Q.T0 ; 14.734 ; 14.734 ; Rise       ; LAB901:PROCESSER|Tstep_Q.T0 ;
;  LEDR[5]  ; LAB901:PROCESSER|Tstep_Q.T0 ; 15.177 ; 15.177 ; Rise       ; LAB901:PROCESSER|Tstep_Q.T0 ;
;  LEDR[6]  ; LAB901:PROCESSER|Tstep_Q.T0 ; 14.772 ; 14.772 ; Rise       ; LAB901:PROCESSER|Tstep_Q.T0 ;
;  LEDR[7]  ; LAB901:PROCESSER|Tstep_Q.T0 ; 14.891 ; 14.891 ; Rise       ; LAB901:PROCESSER|Tstep_Q.T0 ;
;  LEDR[8]  ; LAB901:PROCESSER|Tstep_Q.T0 ; 14.186 ; 14.186 ; Rise       ; LAB901:PROCESSER|Tstep_Q.T0 ;
;  LEDR[9]  ; LAB901:PROCESSER|Tstep_Q.T0 ; 8.639  ; 8.639  ; Rise       ; LAB901:PROCESSER|Tstep_Q.T0 ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+


+----------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                      ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+
; Data Port ; Clock Port                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference             ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+
; LEDR[*]   ; KEY[1]                      ; 5.945 ; 5.945 ; Rise       ; KEY[1]                      ;
;  LEDR[0]  ; KEY[1]                      ; 6.061 ; 6.061 ; Rise       ; KEY[1]                      ;
;  LEDR[1]  ; KEY[1]                      ; 6.062 ; 6.062 ; Rise       ; KEY[1]                      ;
;  LEDR[2]  ; KEY[1]                      ; 6.227 ; 6.227 ; Rise       ; KEY[1]                      ;
;  LEDR[3]  ; KEY[1]                      ; 6.195 ; 6.195 ; Rise       ; KEY[1]                      ;
;  LEDR[4]  ; KEY[1]                      ; 6.262 ; 6.262 ; Rise       ; KEY[1]                      ;
;  LEDR[5]  ; KEY[1]                      ; 6.438 ; 6.438 ; Rise       ; KEY[1]                      ;
;  LEDR[6]  ; KEY[1]                      ; 6.286 ; 6.286 ; Rise       ; KEY[1]                      ;
;  LEDR[7]  ; KEY[1]                      ; 6.491 ; 6.491 ; Rise       ; KEY[1]                      ;
;  LEDR[8]  ; KEY[1]                      ; 5.945 ; 5.945 ; Rise       ; KEY[1]                      ;
; LEDR[*]   ; KEY[2]                      ; 3.774 ; 3.774 ; Rise       ; KEY[2]                      ;
;  LEDR[0]  ; KEY[2]                      ; 3.886 ; 3.886 ; Rise       ; KEY[2]                      ;
;  LEDR[1]  ; KEY[2]                      ; 4.044 ; 4.044 ; Rise       ; KEY[2]                      ;
;  LEDR[2]  ; KEY[2]                      ; 4.084 ; 4.084 ; Rise       ; KEY[2]                      ;
;  LEDR[3]  ; KEY[2]                      ; 4.038 ; 4.038 ; Rise       ; KEY[2]                      ;
;  LEDR[4]  ; KEY[2]                      ; 4.218 ; 4.218 ; Rise       ; KEY[2]                      ;
;  LEDR[5]  ; KEY[2]                      ; 4.332 ; 4.332 ; Rise       ; KEY[2]                      ;
;  LEDR[6]  ; KEY[2]                      ; 4.093 ; 4.093 ; Rise       ; KEY[2]                      ;
;  LEDR[7]  ; KEY[2]                      ; 4.481 ; 4.481 ; Rise       ; KEY[2]                      ;
;  LEDR[8]  ; KEY[2]                      ; 4.040 ; 4.040 ; Rise       ; KEY[2]                      ;
;  LEDR[9]  ; KEY[2]                      ; 3.774 ; 3.774 ; Rise       ; KEY[2]                      ;
; LEDR[*]   ; LAB901:PROCESSER|Tstep_Q.T0 ; 3.850 ; 3.850 ; Rise       ; LAB901:PROCESSER|Tstep_Q.T0 ;
;  LEDR[0]  ; LAB901:PROCESSER|Tstep_Q.T0 ; 4.766 ; 4.766 ; Rise       ; LAB901:PROCESSER|Tstep_Q.T0 ;
;  LEDR[1]  ; LAB901:PROCESSER|Tstep_Q.T0 ; 4.865 ; 4.865 ; Rise       ; LAB901:PROCESSER|Tstep_Q.T0 ;
;  LEDR[2]  ; LAB901:PROCESSER|Tstep_Q.T0 ; 4.920 ; 4.920 ; Rise       ; LAB901:PROCESSER|Tstep_Q.T0 ;
;  LEDR[3]  ; LAB901:PROCESSER|Tstep_Q.T0 ; 4.948 ; 4.948 ; Rise       ; LAB901:PROCESSER|Tstep_Q.T0 ;
;  LEDR[4]  ; LAB901:PROCESSER|Tstep_Q.T0 ; 5.025 ; 5.025 ; Rise       ; LAB901:PROCESSER|Tstep_Q.T0 ;
;  LEDR[5]  ; LAB901:PROCESSER|Tstep_Q.T0 ; 5.049 ; 5.049 ; Rise       ; LAB901:PROCESSER|Tstep_Q.T0 ;
;  LEDR[6]  ; LAB901:PROCESSER|Tstep_Q.T0 ; 5.013 ; 5.013 ; Rise       ; LAB901:PROCESSER|Tstep_Q.T0 ;
;  LEDR[7]  ; LAB901:PROCESSER|Tstep_Q.T0 ; 5.044 ; 5.044 ; Rise       ; LAB901:PROCESSER|Tstep_Q.T0 ;
;  LEDR[8]  ; LAB901:PROCESSER|Tstep_Q.T0 ; 4.826 ; 4.826 ; Rise       ; LAB901:PROCESSER|Tstep_Q.T0 ;
;  LEDR[9]  ; LAB901:PROCESSER|Tstep_Q.T0 ; 3.850 ; 3.850 ; Rise       ; LAB901:PROCESSER|Tstep_Q.T0 ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+


+-------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                       ;
+-----------------------------+-----------------------------+----------+----------+----------+----------+
; From Clock                  ; To Clock                    ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------+-----------------------------+----------+----------+----------+----------+
; KEY[1]                      ; KEY[1]                      ; 20       ; 0        ; 0        ; 0        ;
; KEY[1]                      ; KEY[2]                      ; 630      ; 0        ; 0        ; 0        ;
; KEY[2]                      ; KEY[2]                      ; 47519    ; 0        ; 0        ; 0        ;
; LAB901:PROCESSER|Tstep_Q.T0 ; KEY[2]                      ; 193346   ; 2        ; 0        ; 0        ;
; KEY[1]                      ; LAB901:PROCESSER|Tstep_Q.T0 ; 45       ; 0        ; 0        ; 0        ;
+-----------------------------+-----------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                        ;
+-----------------------------+-----------------------------+----------+----------+----------+----------+
; From Clock                  ; To Clock                    ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------+-----------------------------+----------+----------+----------+----------+
; KEY[1]                      ; KEY[1]                      ; 20       ; 0        ; 0        ; 0        ;
; KEY[1]                      ; KEY[2]                      ; 630      ; 0        ; 0        ; 0        ;
; KEY[2]                      ; KEY[2]                      ; 47519    ; 0        ; 0        ; 0        ;
; LAB901:PROCESSER|Tstep_Q.T0 ; KEY[2]                      ; 193346   ; 2        ; 0        ; 0        ;
; KEY[1]                      ; LAB901:PROCESSER|Tstep_Q.T0 ; 45       ; 0        ; 0        ; 0        ;
+-----------------------------+-----------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 11    ; 11   ;
; Unconstrained Output Ports      ; 10    ; 10   ;
; Unconstrained Output Port Paths ; 238   ; 238  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Wed Oct 11 20:41:44 2017
Info: Command: quartus_sta LAB902 -c LAB902
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 9 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'LAB902.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name KEY[2] KEY[2]
    Info (332105): create_clock -period 1.000 -name LAB901:PROCESSER|Tstep_Q.T0 LAB901:PROCESSER|Tstep_Q.T0
    Info (332105): create_clock -period 1.000 -name KEY[1] KEY[1]
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -9.965
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -9.965      -737.146 KEY[2] 
    Info (332119):    -6.287       -49.564 LAB901:PROCESSER|Tstep_Q.T0 
    Info (332119):    -0.852        -3.314 KEY[1] 
Info (332146): Worst-case hold slack is -1.500
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.500        -2.919 KEY[2] 
    Info (332119):     0.445         0.000 KEY[1] 
    Info (332119):     4.898         0.000 LAB901:PROCESSER|Tstep_Q.T0 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.814
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.814       -25.719 KEY[1] 
    Info (332119):    -1.469      -116.337 KEY[2] 
    Info (332119):     0.500         0.000 LAB901:PROCESSER|Tstep_Q.T0 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -3.091
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.091      -217.992 KEY[2] 
    Info (332119):    -2.209       -17.294 LAB901:PROCESSER|Tstep_Q.T0 
    Info (332119):     0.301         0.000 KEY[1] 
Info (332146): Worst-case hold slack is -0.902
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.902        -1.795 KEY[2] 
    Info (332119):     0.208         0.000 KEY[1] 
    Info (332119):     2.349         0.000 LAB901:PROCESSER|Tstep_Q.T0 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.423
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.423       -20.452 KEY[1] 
    Info (332119):    -1.222       -95.222 KEY[2] 
    Info (332119):     0.500         0.000 LAB901:PROCESSER|Tstep_Q.T0 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 441 megabytes
    Info: Processing ended: Wed Oct 11 20:41:46 2017
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


