Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,1
design__inferred_latch__count,0
design__instance__count,837
design__instance__area,12492.1
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,1
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.00031240619136951864
power__switching__total,0.00006957929144846275
power__leakage__total,0.0000011474920711407322
power__total,0.0003831329813692719
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.2624182057041262
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.259515777324338
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.10300122157842855
timing__setup__ws__corner:nom_fast_1p32V_m40C,14.96847665961416
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.103001
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,Infinity
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,1
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.2715734103354439
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.26918315560697614
timing__hold__ws__corner:nom_slow_1p08V_125C,0.6052844508042955
timing__setup__ws__corner:nom_slow_1p08V_125C,13.85220155566675
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.605284
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,Infinity
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,1
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.2658728312764046
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.2625297553656803
timing__hold__ws__corner:nom_typ_1p20V_25C,0.2878525832503534
timing__setup__ws__corner:nom_typ_1p20V_25C,14.56171935359705
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.287853
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,Infinity
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,1
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.2624182057041262
clock__skew__worst_setup,0.259515777324338
timing__hold__ws,0.10300122157842855
timing__setup__ws,13.85220155566675
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.103001
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,inf
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 154.98
design__core__bbox,2.88 3.78 199.2 151.2
design__io,45
design__die__area,31318.4
design__core__area,28941.5
design__instance__count__stdcell,837
design__instance__area__stdcell,12492.1
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.431634
design__instance__utilization__stdcell,0.431634
design__rows,39
design__rows:CoreSite,39
design__sites,15951
design__sites:CoreSite,15951
design__instance__count__class:inverter,83
design__instance__area__class:inverter,453.6
design__instance__count__class:sequential_cell,98
design__instance__area__class:sequential_cell,4623.09
design__instance__count__class:multi_input_combinational_cell,431
design__instance__area__class:multi_input_combinational_cell,4274.73
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,194
design__instance__area__class:timing_repair_buffer,2910.3
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,17110.5
design__violations,0
design__instance__count__class:clock_buffer,17
design__instance__area__class:clock_buffer,154.224
design__instance__count__class:clock_inverter,14
design__instance__area__class:clock_inverter,76.2048
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,143
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,940
route__net__special,2
route__drc_errors__iter:0,310
route__wirelength__iter:0,19279
route__drc_errors__iter:1,170
route__wirelength__iter:1,19103
route__drc_errors__iter:2,155
route__wirelength__iter:2,19038
route__drc_errors__iter:3,21
route__wirelength__iter:3,19019
route__drc_errors__iter:4,2
route__wirelength__iter:4,18998
route__drc_errors__iter:5,0
route__wirelength__iter:5,18995
route__drc_errors,0
route__wirelength,18995
route__vias,4611
route__vias__singlecut,4611
route__vias__multicut,0
design__disconnected_pin__count,6
design__critical_disconnected_pin__count,0
route__wirelength__max,410.09
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,116
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,116
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,116
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,116
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19999
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.2
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.0000131637
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000130678
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.00000325505
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000130678
design_powergrid__voltage__worst,0.0000130678
design_powergrid__voltage__worst__net:VPWR,1.19999
design_powergrid__drop__worst,0.0000131637
design_powergrid__drop__worst__net:VPWR,0.0000131637
design_powergrid__voltage__worst__net:VGND,0.0000130678
design_powergrid__drop__worst__net:VGND,0.0000130678
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.000004230000000000000157985603765897764105829992331564426422119140625
ir__drop__worst,0.000013200000000000000673224496983149123252587742172181606292724609375
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
