// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module run_find_region (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        ap_ce,
        n_regions,
        d_read,
        d_read_15,
        d_read_16,
        d_read_17,
        d_read_18,
        d_read_19,
        d_read_20,
        d_read_21,
        ap_return
);

parameter    ap_ST_fsm_pp0_stage0 = 8'd1;
parameter    ap_ST_fsm_pp0_stage1 = 8'd2;
parameter    ap_ST_fsm_pp0_stage2 = 8'd4;
parameter    ap_ST_fsm_pp0_stage3 = 8'd8;
parameter    ap_ST_fsm_pp0_stage4 = 8'd16;
parameter    ap_ST_fsm_pp0_stage5 = 8'd32;
parameter    ap_ST_fsm_pp0_stage6 = 8'd64;
parameter    ap_ST_fsm_pp0_stage7 = 8'd128;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input   ap_ce;
input  [7:0] n_regions;
input  [31:0] d_read;
input  [31:0] d_read_15;
input  [31:0] d_read_16;
input  [31:0] d_read_17;
input  [31:0] d_read_18;
input  [31:0] d_read_19;
input  [31:0] d_read_20;
input  [31:0] d_read_21;
output  [5:0] ap_return;

reg ap_done;
reg ap_idle;
reg ap_ready;

(* fsm_encoding = "none" *) reg   [7:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage7;
wire    ap_block_state8_pp0_stage7_iter0;
wire    ap_block_state16_pp0_stage7_iter1;
wire    ap_block_state24_pp0_stage7_iter2;
wire    ap_block_state32_pp0_stage7_iter3;
wire    ap_block_state40_pp0_stage7_iter4;
wire    ap_block_state48_pp0_stage7_iter5;
reg    ap_block_pp0_stage7_subdone;
reg   [31:0] score_1_reg_218;
reg   [31:0] score_2_reg_238;
reg   [31:0] score_3_reg_260;
reg   [31:0] score_4_reg_282;
reg   [31:0] score_5_reg_304;
reg   [31:0] score_6_reg_326;
reg   [31:0] score_7_reg_348;
reg   [31:0] score_8_reg_370;
reg   [31:0] score_9_reg_392;
reg   [31:0] score_10_reg_414;
reg   [31:0] score_11_reg_436;
reg   [5:0] idx_27_reg_469;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state9_pp0_stage0_iter1;
wire    ap_block_state17_pp0_stage0_iter2;
wire    ap_block_state25_pp0_stage0_iter3;
wire    ap_block_state33_pp0_stage0_iter4;
wire    ap_block_state41_pp0_stage0_iter5;
wire    ap_block_state49_pp0_stage0_iter6;
wire    ap_block_pp0_stage0_11001;
reg   [31:0] d_read_7_reg_2592;
reg   [31:0] d_read11_reg_2598;
reg   [7:0] n_regions_read_reg_2604;
reg   [7:0] n_regions_read_reg_2604_pp0_iter1_reg;
reg   [7:0] n_regions_read_reg_2604_pp0_iter2_reg;
wire   [0:0] icmp_ln1077_fu_611_p2;
reg   [0:0] icmp_ln1077_reg_2639;
reg   [0:0] icmp_ln1077_reg_2639_pp0_iter1_reg;
reg   [0:0] icmp_ln1077_reg_2639_pp0_iter2_reg;
reg   [0:0] icmp_ln1077_reg_2639_pp0_iter3_reg;
reg   [0:0] icmp_ln1077_reg_2639_pp0_iter4_reg;
reg   [0:0] icmp_ln1077_reg_2639_pp0_iter5_reg;
reg   [0:0] icmp_ln1077_reg_2639_pp0_iter6_reg;
wire   [0:0] icmp_ln57_12_fu_635_p2;
reg   [0:0] icmp_ln57_12_reg_2643;
wire   [0:0] icmp_ln57_13_fu_641_p2;
reg   [0:0] icmp_ln57_13_reg_2648;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_state2_pp0_stage1_iter0;
wire    ap_block_state10_pp0_stage1_iter1;
wire    ap_block_state18_pp0_stage1_iter2;
wire    ap_block_state26_pp0_stage1_iter3;
wire    ap_block_state34_pp0_stage1_iter4;
wire    ap_block_state42_pp0_stage1_iter5;
wire    ap_block_state50_pp0_stage1_iter6;
wire    ap_block_pp0_stage1_11001;
wire   [0:0] or_ln57_fu_676_p2;
reg   [0:0] or_ln57_reg_2659;
wire   [0:0] or_ln57_1_fu_717_p2;
reg   [0:0] or_ln57_1_reg_2664;
wire   [0:0] or_ln57_2_fu_759_p2;
reg   [0:0] or_ln57_2_reg_2669;
wire   [0:0] and_ln57_10_fu_787_p2;
reg   [0:0] and_ln57_10_reg_2675;
wire   [0:0] or_ln57_13_fu_793_p2;
reg   [0:0] or_ln57_13_reg_2680;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_state3_pp0_stage2_iter0;
wire    ap_block_state11_pp0_stage2_iter1;
wire    ap_block_state19_pp0_stage2_iter2;
wire    ap_block_state27_pp0_stage2_iter3;
wire    ap_block_state35_pp0_stage2_iter4;
wire    ap_block_state43_pp0_stage2_iter5;
wire    ap_block_state51_pp0_stage2_iter6;
wire    ap_block_pp0_stage2_11001;
wire   [0:0] grp_fu_561_p2;
reg   [0:0] tmp_23_reg_2697;
wire   [0:0] grp_fu_579_p2;
reg   [0:0] tmp_29_reg_2702;
wire   [0:0] or_ln57_3_fu_839_p2;
reg   [0:0] or_ln57_3_reg_2707;
wire   [0:0] or_ln57_4_fu_875_p2;
reg   [0:0] or_ln57_4_reg_2713;
wire   [0:0] or_ln57_15_fu_887_p2;
reg   [0:0] or_ln57_15_reg_2719;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_state4_pp0_stage3_iter0;
wire    ap_block_state12_pp0_stage3_iter1;
wire    ap_block_state20_pp0_stage3_iter2;
wire    ap_block_state28_pp0_stage3_iter3;
wire    ap_block_state36_pp0_stage3_iter4;
wire    ap_block_state44_pp0_stage3_iter5;
wire    ap_block_state52_pp0_stage3_iter6;
wire    ap_block_pp0_stage3_11001;
reg   [0:0] tmp_31_reg_2736;
wire   [0:0] grp_fu_573_p2;
reg   [0:0] tmp_34_reg_2741;
wire   [0:0] icmp_ln57_10_fu_920_p2;
reg   [0:0] icmp_ln57_10_reg_2746;
wire   [0:0] icmp_ln57_11_fu_926_p2;
reg   [0:0] icmp_ln57_11_reg_2751;
wire   [0:0] icmp_ln57_14_fu_950_p2;
reg   [0:0] icmp_ln57_14_reg_2756;
wire   [0:0] icmp_ln57_15_fu_956_p2;
reg   [0:0] icmp_ln57_15_reg_2761;
wire   [0:0] or_ln57_9_fu_962_p2;
reg   [0:0] or_ln57_9_reg_2766;
wire   [0:0] idx_fu_1079_p2;
reg   [0:0] idx_reg_2771;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_state5_pp0_stage4_iter0;
wire    ap_block_state13_pp0_stage4_iter1;
wire    ap_block_state21_pp0_stage4_iter2;
wire    ap_block_state29_pp0_stage4_iter3;
wire    ap_block_state37_pp0_stage4_iter4;
wire    ap_block_state45_pp0_stage4_iter5;
wire    ap_block_state53_pp0_stage4_iter6;
wire    ap_block_pp0_stage4_11001;
reg   [0:0] idx_reg_2771_pp0_iter1_reg;
reg   [0:0] idx_reg_2771_pp0_iter2_reg;
reg   [0:0] idx_reg_2771_pp0_iter3_reg;
reg   [0:0] idx_reg_2771_pp0_iter4_reg;
reg   [0:0] idx_reg_2771_pp0_iter5_reg;
reg   [0:0] idx_reg_2771_pp0_iter6_reg;
wire   [31:0] score_fu_1085_p3;
reg   [31:0] score_reg_2789;
wire   [0:0] or_ln39_2_fu_1135_p2;
reg   [0:0] or_ln39_2_reg_2797;
reg   [0:0] or_ln39_2_reg_2797_pp0_iter1_reg;
reg   [0:0] or_ln39_2_reg_2797_pp0_iter2_reg;
reg   [0:0] or_ln39_2_reg_2797_pp0_iter3_reg;
reg   [0:0] or_ln39_2_reg_2797_pp0_iter4_reg;
reg   [0:0] or_ln39_2_reg_2797_pp0_iter5_reg;
reg   [0:0] or_ln39_2_reg_2797_pp0_iter6_reg;
wire   [0:0] icmp_ln1077_4_fu_1141_p2;
reg   [0:0] icmp_ln1077_4_reg_2801;
reg   [0:0] icmp_ln1077_4_reg_2801_pp0_iter1_reg;
reg   [0:0] icmp_ln1077_4_reg_2801_pp0_iter2_reg;
reg   [0:0] icmp_ln1077_4_reg_2801_pp0_iter3_reg;
reg   [0:0] icmp_ln1077_4_reg_2801_pp0_iter4_reg;
reg   [0:0] icmp_ln1077_4_reg_2801_pp0_iter5_reg;
reg   [0:0] icmp_ln1077_4_reg_2801_pp0_iter6_reg;
wire  signed [3:0] idx_1_fu_1160_p3;
reg  signed [3:0] idx_1_reg_2805;
reg  signed [3:0] idx_1_reg_2805_pp0_iter1_reg;
reg  signed [3:0] idx_1_reg_2805_pp0_iter2_reg;
reg  signed [3:0] idx_1_reg_2805_pp0_iter3_reg;
reg  signed [3:0] idx_1_reg_2805_pp0_iter4_reg;
reg  signed [3:0] idx_1_reg_2805_pp0_iter5_reg;
reg  signed [3:0] idx_1_reg_2805_pp0_iter6_reg;
wire   [0:0] icmp_ln1077_5_fu_1172_p2;
reg   [0:0] icmp_ln1077_5_reg_2810;
reg   [0:0] icmp_ln1077_5_reg_2810_pp0_iter1_reg;
reg   [0:0] icmp_ln1077_5_reg_2810_pp0_iter2_reg;
reg   [0:0] icmp_ln1077_5_reg_2810_pp0_iter3_reg;
reg   [0:0] icmp_ln1077_5_reg_2810_pp0_iter4_reg;
reg   [0:0] icmp_ln1077_5_reg_2810_pp0_iter5_reg;
reg   [0:0] icmp_ln1077_5_reg_2810_pp0_iter6_reg;
wire  signed [3:0] idx_2_fu_1181_p3;
reg  signed [3:0] idx_2_reg_2814;
reg  signed [3:0] idx_2_reg_2814_pp0_iter1_reg;
reg  signed [3:0] idx_2_reg_2814_pp0_iter2_reg;
reg  signed [3:0] idx_2_reg_2814_pp0_iter3_reg;
reg  signed [3:0] idx_2_reg_2814_pp0_iter4_reg;
reg  signed [3:0] idx_2_reg_2814_pp0_iter5_reg;
reg  signed [3:0] idx_2_reg_2814_pp0_iter6_reg;
wire   [0:0] icmp_ln1077_6_fu_1193_p2;
reg   [0:0] icmp_ln1077_6_reg_2819;
reg   [0:0] icmp_ln1077_6_reg_2819_pp0_iter1_reg;
reg   [0:0] icmp_ln1077_6_reg_2819_pp0_iter2_reg;
reg   [0:0] icmp_ln1077_6_reg_2819_pp0_iter3_reg;
reg   [0:0] icmp_ln1077_6_reg_2819_pp0_iter4_reg;
reg   [0:0] icmp_ln1077_6_reg_2819_pp0_iter5_reg;
reg   [0:0] icmp_ln1077_6_reg_2819_pp0_iter6_reg;
wire  signed [3:0] idx_3_fu_1202_p3;
reg  signed [3:0] idx_3_reg_2823;
reg  signed [3:0] idx_3_reg_2823_pp0_iter1_reg;
reg  signed [3:0] idx_3_reg_2823_pp0_iter2_reg;
reg  signed [3:0] idx_3_reg_2823_pp0_iter3_reg;
reg  signed [3:0] idx_3_reg_2823_pp0_iter4_reg;
reg  signed [3:0] idx_3_reg_2823_pp0_iter5_reg;
reg  signed [3:0] idx_3_reg_2823_pp0_iter6_reg;
wire   [0:0] icmp_ln1077_7_fu_1223_p2;
reg   [0:0] icmp_ln1077_7_reg_2828;
reg   [0:0] icmp_ln1077_7_reg_2828_pp0_iter1_reg;
reg   [0:0] icmp_ln1077_7_reg_2828_pp0_iter2_reg;
reg   [0:0] icmp_ln1077_7_reg_2828_pp0_iter3_reg;
reg   [0:0] icmp_ln1077_7_reg_2828_pp0_iter4_reg;
reg   [0:0] icmp_ln1077_7_reg_2828_pp0_iter5_reg;
reg   [0:0] icmp_ln1077_7_reg_2828_pp0_iter6_reg;
wire  signed [3:0] idx_4_fu_1233_p3;
reg  signed [3:0] idx_4_reg_2832;
reg  signed [3:0] idx_4_reg_2832_pp0_iter1_reg;
reg  signed [3:0] idx_4_reg_2832_pp0_iter2_reg;
reg  signed [3:0] idx_4_reg_2832_pp0_iter3_reg;
reg  signed [3:0] idx_4_reg_2832_pp0_iter4_reg;
reg  signed [3:0] idx_4_reg_2832_pp0_iter5_reg;
reg  signed [3:0] idx_4_reg_2832_pp0_iter6_reg;
wire   [0:0] icmp_ln1077_8_fu_1241_p2;
reg   [0:0] icmp_ln1077_8_reg_2839;
reg   [0:0] icmp_ln1077_8_reg_2839_pp0_iter1_reg;
reg   [0:0] icmp_ln1077_8_reg_2839_pp0_iter2_reg;
reg   [0:0] icmp_ln1077_8_reg_2839_pp0_iter3_reg;
reg   [0:0] icmp_ln1077_8_reg_2839_pp0_iter4_reg;
reg   [0:0] icmp_ln1077_8_reg_2839_pp0_iter5_reg;
reg   [0:0] icmp_ln1077_8_reg_2839_pp0_iter6_reg;
wire   [0:0] icmp_ln1077_9_fu_1246_p2;
reg   [0:0] icmp_ln1077_9_reg_2843;
reg   [0:0] icmp_ln1077_9_reg_2843_pp0_iter1_reg;
reg   [0:0] icmp_ln1077_9_reg_2843_pp0_iter2_reg;
reg   [0:0] icmp_ln1077_9_reg_2843_pp0_iter3_reg;
reg   [0:0] icmp_ln1077_9_reg_2843_pp0_iter4_reg;
reg   [0:0] icmp_ln1077_9_reg_2843_pp0_iter5_reg;
reg   [0:0] icmp_ln1077_9_reg_2843_pp0_iter6_reg;
wire   [0:0] icmp_ln1077_10_fu_1251_p2;
reg   [0:0] icmp_ln1077_10_reg_2847;
reg   [0:0] icmp_ln1077_10_reg_2847_pp0_iter1_reg;
reg   [0:0] icmp_ln1077_10_reg_2847_pp0_iter2_reg;
reg   [0:0] icmp_ln1077_10_reg_2847_pp0_iter3_reg;
reg   [0:0] icmp_ln1077_10_reg_2847_pp0_iter4_reg;
reg   [0:0] icmp_ln1077_10_reg_2847_pp0_iter5_reg;
reg   [0:0] icmp_ln1077_10_reg_2847_pp0_iter6_reg;
wire   [0:0] icmp_ln1077_11_fu_1256_p2;
reg   [0:0] icmp_ln1077_11_reg_2851;
reg   [0:0] icmp_ln1077_11_reg_2851_pp0_iter1_reg;
reg   [0:0] icmp_ln1077_11_reg_2851_pp0_iter2_reg;
reg   [0:0] icmp_ln1077_11_reg_2851_pp0_iter3_reg;
reg   [0:0] icmp_ln1077_11_reg_2851_pp0_iter4_reg;
reg   [0:0] icmp_ln1077_11_reg_2851_pp0_iter5_reg;
reg   [0:0] icmp_ln1077_11_reg_2851_pp0_iter6_reg;
wire   [0:0] icmp_ln1077_12_fu_1261_p2;
reg   [0:0] icmp_ln1077_12_reg_2855;
reg   [0:0] icmp_ln1077_12_reg_2855_pp0_iter1_reg;
reg   [0:0] icmp_ln1077_12_reg_2855_pp0_iter2_reg;
reg   [0:0] icmp_ln1077_12_reg_2855_pp0_iter3_reg;
reg   [0:0] icmp_ln1077_12_reg_2855_pp0_iter4_reg;
reg   [0:0] icmp_ln1077_12_reg_2855_pp0_iter5_reg;
reg   [0:0] icmp_ln1077_12_reg_2855_pp0_iter6_reg;
wire   [0:0] icmp_ln1077_13_fu_1266_p2;
reg   [0:0] icmp_ln1077_13_reg_2859;
reg   [0:0] icmp_ln1077_13_reg_2859_pp0_iter1_reg;
reg   [0:0] icmp_ln1077_13_reg_2859_pp0_iter2_reg;
reg   [0:0] icmp_ln1077_13_reg_2859_pp0_iter3_reg;
reg   [0:0] icmp_ln1077_13_reg_2859_pp0_iter4_reg;
reg   [0:0] icmp_ln1077_13_reg_2859_pp0_iter5_reg;
reg   [0:0] icmp_ln1077_13_reg_2859_pp0_iter6_reg;
wire   [0:0] icmp_ln1077_14_fu_1271_p2;
reg   [0:0] icmp_ln1077_14_reg_2863;
reg   [0:0] icmp_ln1077_14_reg_2863_pp0_iter1_reg;
reg   [0:0] icmp_ln1077_14_reg_2863_pp0_iter2_reg;
reg   [0:0] icmp_ln1077_14_reg_2863_pp0_iter3_reg;
reg   [0:0] icmp_ln1077_14_reg_2863_pp0_iter4_reg;
reg   [0:0] icmp_ln1077_14_reg_2863_pp0_iter5_reg;
reg   [0:0] icmp_ln1077_14_reg_2863_pp0_iter6_reg;
wire   [0:0] icmp_ln1077_15_fu_1285_p2;
reg   [0:0] icmp_ln1077_15_reg_2867;
reg   [0:0] icmp_ln1077_15_reg_2867_pp0_iter1_reg;
reg   [0:0] icmp_ln1077_15_reg_2867_pp0_iter2_reg;
reg   [0:0] icmp_ln1077_15_reg_2867_pp0_iter3_reg;
reg   [0:0] icmp_ln1077_15_reg_2867_pp0_iter4_reg;
reg   [0:0] icmp_ln1077_15_reg_2867_pp0_iter5_reg;
reg   [0:0] icmp_ln1077_15_reg_2867_pp0_iter6_reg;
wire   [0:0] icmp_ln1077_16_fu_1291_p2;
reg   [0:0] icmp_ln1077_16_reg_2871;
reg   [0:0] icmp_ln1077_16_reg_2871_pp0_iter1_reg;
reg   [0:0] icmp_ln1077_16_reg_2871_pp0_iter2_reg;
reg   [0:0] icmp_ln1077_16_reg_2871_pp0_iter3_reg;
reg   [0:0] icmp_ln1077_16_reg_2871_pp0_iter4_reg;
reg   [0:0] icmp_ln1077_16_reg_2871_pp0_iter5_reg;
reg   [0:0] icmp_ln1077_16_reg_2871_pp0_iter6_reg;
wire   [0:0] icmp_ln1077_17_fu_1296_p2;
reg   [0:0] icmp_ln1077_17_reg_2875;
reg   [0:0] icmp_ln1077_17_reg_2875_pp0_iter1_reg;
reg   [0:0] icmp_ln1077_17_reg_2875_pp0_iter2_reg;
reg   [0:0] icmp_ln1077_17_reg_2875_pp0_iter3_reg;
reg   [0:0] icmp_ln1077_17_reg_2875_pp0_iter4_reg;
reg   [0:0] icmp_ln1077_17_reg_2875_pp0_iter5_reg;
reg   [0:0] icmp_ln1077_17_reg_2875_pp0_iter6_reg;
wire   [0:0] icmp_ln1077_18_fu_1301_p2;
reg   [0:0] icmp_ln1077_18_reg_2879;
reg   [0:0] icmp_ln1077_18_reg_2879_pp0_iter1_reg;
reg   [0:0] icmp_ln1077_18_reg_2879_pp0_iter2_reg;
reg   [0:0] icmp_ln1077_18_reg_2879_pp0_iter3_reg;
reg   [0:0] icmp_ln1077_18_reg_2879_pp0_iter4_reg;
reg   [0:0] icmp_ln1077_18_reg_2879_pp0_iter5_reg;
reg   [0:0] icmp_ln1077_18_reg_2879_pp0_iter6_reg;
wire   [0:0] icmp_ln1077_19_fu_1306_p2;
reg   [0:0] icmp_ln1077_19_reg_2883;
reg   [0:0] icmp_ln1077_19_reg_2883_pp0_iter1_reg;
reg   [0:0] icmp_ln1077_19_reg_2883_pp0_iter2_reg;
reg   [0:0] icmp_ln1077_19_reg_2883_pp0_iter3_reg;
reg   [0:0] icmp_ln1077_19_reg_2883_pp0_iter4_reg;
reg   [0:0] icmp_ln1077_19_reg_2883_pp0_iter5_reg;
reg   [0:0] icmp_ln1077_19_reg_2883_pp0_iter6_reg;
wire  signed [5:0] sext_ln35_5_fu_1324_p1;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_state6_pp0_stage5_iter0;
wire    ap_block_state14_pp0_stage5_iter1;
wire    ap_block_state22_pp0_stage5_iter2;
wire    ap_block_state30_pp0_stage5_iter3;
wire    ap_block_state38_pp0_stage5_iter4;
wire    ap_block_state46_pp0_stage5_iter5;
wire    ap_block_state54_pp0_stage5_iter6;
wire    ap_block_pp0_stage5_11001;
wire  signed [5:0] sext_ln35_6_fu_1343_p1;
wire  signed [5:0] sext_ln35_7_fu_1362_p1;
wire  signed [5:0] sext_ln35_8_fu_1381_p1;
wire  signed [5:0] sext_ln35_9_fu_1400_p1;
wire  signed [5:0] sext_ln35_10_fu_1419_p1;
wire  signed [5:0] sext_ln35_11_fu_1438_p1;
wire  signed [5:0] sext_ln35_12_fu_1461_p1;
wire  signed [5:0] sext_ln35_13_fu_1476_p1;
wire   [5:0] idx_14_fu_1484_p3;
wire   [5:0] idx_15_fu_1499_p3;
reg   [5:0] idx_15_reg_2937;
wire   [31:0] select_ln62_16_fu_1551_p3;
wire   [5:0] zext_ln62_14_fu_1566_p1;
wire   [0:0] icmp_ln1077_20_fu_1570_p2;
reg   [0:0] icmp_ln1077_20_reg_2953;
wire    ap_CS_fsm_pp0_stage6;
wire    ap_block_state7_pp0_stage6_iter0;
wire    ap_block_state15_pp0_stage6_iter1;
wire    ap_block_state23_pp0_stage6_iter2;
wire    ap_block_state31_pp0_stage6_iter3;
wire    ap_block_state39_pp0_stage6_iter4;
wire    ap_block_state47_pp0_stage6_iter5;
wire    ap_block_state55_pp0_stage6_iter6;
wire    ap_block_pp0_stage6_11001;
reg   [0:0] icmp_ln1077_20_reg_2953_pp0_iter1_reg;
reg   [0:0] icmp_ln1077_20_reg_2953_pp0_iter2_reg;
reg   [0:0] icmp_ln1077_20_reg_2953_pp0_iter3_reg;
reg   [0:0] icmp_ln1077_20_reg_2953_pp0_iter4_reg;
reg   [0:0] icmp_ln1077_20_reg_2953_pp0_iter5_reg;
reg   [0:0] tmp_46_reg_2957;
wire    ap_block_pp0_stage7_11001;
wire   [31:0] select_ln62_18_fu_1620_p3;
wire   [5:0] zext_ln62_15_fu_1636_p1;
wire   [0:0] icmp_ln1077_21_fu_1640_p2;
reg   [0:0] icmp_ln1077_21_reg_2972;
reg   [0:0] icmp_ln1077_21_reg_2972_pp0_iter2_reg;
reg   [0:0] icmp_ln1077_21_reg_2972_pp0_iter3_reg;
reg   [0:0] icmp_ln1077_21_reg_2972_pp0_iter4_reg;
reg   [0:0] icmp_ln1077_21_reg_2972_pp0_iter5_reg;
reg   [0:0] icmp_ln1077_21_reg_2972_pp0_iter6_reg;
wire   [31:0] select_ln62_20_fu_1691_p3;
wire   [5:0] zext_ln62_16_fu_1707_p1;
wire   [0:0] icmp_ln1077_22_fu_1711_p2;
reg   [0:0] icmp_ln1077_22_reg_2986;
reg   [0:0] icmp_ln1077_22_reg_2986_pp0_iter2_reg;
reg   [0:0] icmp_ln1077_22_reg_2986_pp0_iter3_reg;
reg   [0:0] icmp_ln1077_22_reg_2986_pp0_iter4_reg;
reg   [0:0] icmp_ln1077_22_reg_2986_pp0_iter5_reg;
wire   [0:0] grp_fu_567_p2;
reg   [0:0] tmp_51_reg_2990;
wire   [31:0] select_ln62_22_fu_1775_p3;
wire   [5:0] zext_ln62_17_fu_1791_p1;
wire   [0:0] icmp_ln1077_23_fu_1795_p2;
reg   [0:0] icmp_ln1077_23_reg_3005;
reg   [0:0] icmp_ln1077_23_reg_3005_pp0_iter3_reg;
reg   [0:0] icmp_ln1077_23_reg_3005_pp0_iter4_reg;
reg   [0:0] icmp_ln1077_23_reg_3005_pp0_iter5_reg;
reg   [0:0] icmp_ln1077_23_reg_3005_pp0_iter6_reg;
wire   [31:0] select_ln62_24_fu_1860_p3;
wire   [5:0] zext_ln62_18_fu_1876_p1;
wire   [0:0] icmp_ln1077_24_fu_1880_p2;
reg   [0:0] icmp_ln1077_24_reg_3019;
reg   [0:0] icmp_ln1077_24_reg_3019_pp0_iter3_reg;
reg   [0:0] icmp_ln1077_24_reg_3019_pp0_iter4_reg;
reg   [0:0] icmp_ln1077_24_reg_3019_pp0_iter5_reg;
wire   [0:0] icmp_ln1077_25_fu_1885_p2;
reg   [0:0] icmp_ln1077_25_reg_3023;
reg   [0:0] icmp_ln1077_25_reg_3023_pp0_iter3_reg;
reg   [0:0] icmp_ln1077_25_reg_3023_pp0_iter4_reg;
reg   [0:0] icmp_ln1077_25_reg_3023_pp0_iter5_reg;
wire   [0:0] icmp_ln1077_26_fu_1890_p2;
reg   [0:0] icmp_ln1077_26_reg_3027;
reg   [0:0] icmp_ln1077_26_reg_3027_pp0_iter3_reg;
reg   [0:0] icmp_ln1077_26_reg_3027_pp0_iter4_reg;
reg   [0:0] icmp_ln1077_26_reg_3027_pp0_iter5_reg;
wire   [0:0] icmp_ln1077_27_fu_1895_p2;
reg   [0:0] icmp_ln1077_27_reg_3031;
reg   [0:0] icmp_ln1077_27_reg_3031_pp0_iter3_reg;
reg   [0:0] icmp_ln1077_27_reg_3031_pp0_iter4_reg;
reg   [0:0] icmp_ln1077_27_reg_3031_pp0_iter5_reg;
wire   [0:0] icmp_ln1077_28_fu_1900_p2;
reg   [0:0] icmp_ln1077_28_reg_3035;
reg   [0:0] icmp_ln1077_28_reg_3035_pp0_iter3_reg;
reg   [0:0] icmp_ln1077_28_reg_3035_pp0_iter4_reg;
reg   [0:0] icmp_ln1077_28_reg_3035_pp0_iter5_reg;
wire   [0:0] icmp_ln1077_29_fu_1905_p2;
reg   [0:0] icmp_ln1077_29_reg_3039;
reg   [0:0] icmp_ln1077_29_reg_3039_pp0_iter3_reg;
reg   [0:0] icmp_ln1077_29_reg_3039_pp0_iter4_reg;
reg   [0:0] icmp_ln1077_29_reg_3039_pp0_iter5_reg;
wire   [0:0] icmp_ln1077_30_fu_1910_p2;
reg   [0:0] icmp_ln1077_30_reg_3043;
reg   [0:0] icmp_ln1077_30_reg_3043_pp0_iter3_reg;
reg   [0:0] icmp_ln1077_30_reg_3043_pp0_iter4_reg;
reg   [0:0] icmp_ln1077_30_reg_3043_pp0_iter5_reg;
wire   [0:0] icmp_ln1077_31_fu_1924_p2;
reg   [0:0] icmp_ln1077_31_reg_3047;
reg   [0:0] icmp_ln1077_31_reg_3047_pp0_iter3_reg;
reg   [0:0] icmp_ln1077_31_reg_3047_pp0_iter4_reg;
reg   [0:0] icmp_ln1077_31_reg_3047_pp0_iter5_reg;
reg   [0:0] tmp_57_reg_3052;
wire   [31:0] select_ln62_26_fu_1989_p3;
wire   [5:0] zext_ln62_19_fu_2005_p1;
wire   [31:0] select_ln62_28_fu_2069_p3;
wire   [5:0] zext_ln62_20_fu_2085_p1;
reg   [0:0] tmp_63_reg_3077;
wire   [31:0] select_ln62_30_fu_2148_p3;
wire   [5:0] zext_ln62_21_fu_2164_p1;
wire   [31:0] select_ln62_32_fu_2228_p3;
wire   [5:0] zext_ln62_22_fu_2244_p1;
reg   [0:0] tmp_67_reg_3102;
wire   [31:0] select_ln62_34_fu_2307_p3;
wire   [5:0] zext_ln62_23_fu_2323_p1;
wire   [31:0] select_ln62_36_fu_2387_p3;
wire   [5:0] zext_ln62_24_fu_2403_p1;
reg   [0:0] tmp_71_reg_3127;
wire   [31:0] select_ln62_38_fu_2466_p3;
wire   [5:0] zext_ln62_25_fu_2482_p1;
wire   [5:0] select_ln35_fu_2486_p3;
wire   [5:0] select_ln35_1_fu_2493_p3;
wire  signed [5:0] sext_ln35_fu_2500_p1;
wire  signed [5:0] sext_ln35_1_fu_2503_p1;
wire  signed [5:0] sext_ln35_2_fu_2506_p1;
wire  signed [5:0] sext_ln35_4_fu_2509_p1;
wire   [4:0] trunc_ln35_24_fu_2512_p1;
reg   [4:0] trunc_ln35_24_reg_3172;
wire   [0:0] or_ln39_fu_2516_p2;
reg   [0:0] or_ln39_reg_3177;
wire   [0:0] icmp_ln62_24_fu_2538_p2;
reg   [0:0] icmp_ln62_24_reg_3181;
wire   [0:0] icmp_ln62_25_fu_2544_p2;
reg   [0:0] icmp_ln62_25_reg_3186;
reg    ap_enable_reg_pp0_iter0_reg;
reg    ap_block_pp0_stage6_subdone;
reg   [31:0] ap_port_reg_d_read_16;
reg   [31:0] ap_port_reg_d_read_17;
reg   [31:0] ap_port_reg_d_read_18;
reg   [31:0] ap_port_reg_d_read_19;
reg   [31:0] ap_port_reg_d_read_21;
reg   [31:0] ap_phi_reg_pp0_iter0_score_1_reg_218;
reg   [5:0] ap_phi_reg_pp0_iter0_idx_16_reg_228;
reg   [5:0] ap_phi_reg_pp0_iter1_idx_16_reg_228;
wire   [31:0] ap_phi_reg_pp0_iter0_score_2_reg_238;
reg   [31:0] ap_phi_reg_pp0_iter1_score_2_reg_238;
wire   [5:0] ap_phi_reg_pp0_iter0_idx_17_reg_249;
reg   [5:0] ap_phi_reg_pp0_iter1_idx_17_reg_249;
wire   [31:0] ap_phi_reg_pp0_iter0_score_3_reg_260;
reg   [31:0] ap_phi_reg_pp0_iter1_score_3_reg_260;
wire   [5:0] ap_phi_reg_pp0_iter0_idx_18_reg_271;
reg   [5:0] ap_phi_reg_pp0_iter1_idx_18_reg_271;
reg   [5:0] ap_phi_reg_pp0_iter2_idx_18_reg_271;
wire   [31:0] ap_phi_reg_pp0_iter0_score_4_reg_282;
reg   [31:0] ap_phi_reg_pp0_iter1_score_4_reg_282;
reg   [31:0] ap_phi_reg_pp0_iter2_score_4_reg_282;
wire   [5:0] ap_phi_reg_pp0_iter0_idx_19_reg_293;
reg   [5:0] ap_phi_reg_pp0_iter1_idx_19_reg_293;
reg   [5:0] ap_phi_reg_pp0_iter2_idx_19_reg_293;
wire   [31:0] ap_phi_reg_pp0_iter0_score_5_reg_304;
reg   [31:0] ap_phi_reg_pp0_iter1_score_5_reg_304;
reg   [31:0] ap_phi_reg_pp0_iter2_score_5_reg_304;
wire   [5:0] ap_phi_reg_pp0_iter0_idx_20_reg_315;
reg   [5:0] ap_phi_reg_pp0_iter1_idx_20_reg_315;
reg   [5:0] ap_phi_reg_pp0_iter2_idx_20_reg_315;
reg   [5:0] ap_phi_reg_pp0_iter3_idx_20_reg_315;
wire   [31:0] ap_phi_reg_pp0_iter0_score_6_reg_326;
reg   [31:0] ap_phi_reg_pp0_iter1_score_6_reg_326;
reg   [31:0] ap_phi_reg_pp0_iter2_score_6_reg_326;
reg   [31:0] ap_phi_reg_pp0_iter3_score_6_reg_326;
wire   [5:0] ap_phi_reg_pp0_iter0_idx_21_reg_337;
reg   [5:0] ap_phi_reg_pp0_iter1_idx_21_reg_337;
reg   [5:0] ap_phi_reg_pp0_iter2_idx_21_reg_337;
reg   [5:0] ap_phi_reg_pp0_iter3_idx_21_reg_337;
wire   [31:0] ap_phi_reg_pp0_iter0_score_7_reg_348;
reg   [31:0] ap_phi_reg_pp0_iter1_score_7_reg_348;
reg   [31:0] ap_phi_reg_pp0_iter2_score_7_reg_348;
reg   [31:0] ap_phi_reg_pp0_iter3_score_7_reg_348;
wire   [5:0] ap_phi_reg_pp0_iter0_idx_22_reg_359;
reg   [5:0] ap_phi_reg_pp0_iter1_idx_22_reg_359;
reg   [5:0] ap_phi_reg_pp0_iter2_idx_22_reg_359;
reg   [5:0] ap_phi_reg_pp0_iter3_idx_22_reg_359;
reg   [5:0] ap_phi_reg_pp0_iter4_idx_22_reg_359;
wire   [31:0] ap_phi_reg_pp0_iter0_score_8_reg_370;
reg   [31:0] ap_phi_reg_pp0_iter1_score_8_reg_370;
reg   [31:0] ap_phi_reg_pp0_iter2_score_8_reg_370;
reg   [31:0] ap_phi_reg_pp0_iter3_score_8_reg_370;
reg   [31:0] ap_phi_reg_pp0_iter4_score_8_reg_370;
wire   [5:0] ap_phi_reg_pp0_iter0_idx_23_reg_381;
reg   [5:0] ap_phi_reg_pp0_iter1_idx_23_reg_381;
reg   [5:0] ap_phi_reg_pp0_iter2_idx_23_reg_381;
reg   [5:0] ap_phi_reg_pp0_iter3_idx_23_reg_381;
reg   [5:0] ap_phi_reg_pp0_iter4_idx_23_reg_381;
wire   [31:0] ap_phi_reg_pp0_iter0_score_9_reg_392;
reg   [31:0] ap_phi_reg_pp0_iter1_score_9_reg_392;
reg   [31:0] ap_phi_reg_pp0_iter2_score_9_reg_392;
reg   [31:0] ap_phi_reg_pp0_iter3_score_9_reg_392;
reg   [31:0] ap_phi_reg_pp0_iter4_score_9_reg_392;
wire   [5:0] ap_phi_reg_pp0_iter0_idx_24_reg_403;
reg   [5:0] ap_phi_reg_pp0_iter1_idx_24_reg_403;
reg   [5:0] ap_phi_reg_pp0_iter2_idx_24_reg_403;
reg   [5:0] ap_phi_reg_pp0_iter3_idx_24_reg_403;
reg   [5:0] ap_phi_reg_pp0_iter4_idx_24_reg_403;
reg   [5:0] ap_phi_reg_pp0_iter5_idx_24_reg_403;
wire   [31:0] ap_phi_reg_pp0_iter0_score_10_reg_414;
reg   [31:0] ap_phi_reg_pp0_iter1_score_10_reg_414;
reg   [31:0] ap_phi_reg_pp0_iter2_score_10_reg_414;
reg   [31:0] ap_phi_reg_pp0_iter3_score_10_reg_414;
reg   [31:0] ap_phi_reg_pp0_iter4_score_10_reg_414;
reg   [31:0] ap_phi_reg_pp0_iter5_score_10_reg_414;
wire   [5:0] ap_phi_reg_pp0_iter0_idx_25_reg_425;
reg   [5:0] ap_phi_reg_pp0_iter1_idx_25_reg_425;
reg   [5:0] ap_phi_reg_pp0_iter2_idx_25_reg_425;
reg   [5:0] ap_phi_reg_pp0_iter3_idx_25_reg_425;
reg   [5:0] ap_phi_reg_pp0_iter4_idx_25_reg_425;
reg   [5:0] ap_phi_reg_pp0_iter5_idx_25_reg_425;
wire   [31:0] ap_phi_reg_pp0_iter0_score_11_reg_436;
reg   [31:0] ap_phi_reg_pp0_iter1_score_11_reg_436;
reg   [31:0] ap_phi_reg_pp0_iter2_score_11_reg_436;
reg   [31:0] ap_phi_reg_pp0_iter3_score_11_reg_436;
reg   [31:0] ap_phi_reg_pp0_iter4_score_11_reg_436;
reg   [31:0] ap_phi_reg_pp0_iter5_score_11_reg_436;
wire   [5:0] ap_phi_reg_pp0_iter0_idx_26_reg_447;
reg   [5:0] ap_phi_reg_pp0_iter1_idx_26_reg_447;
reg   [5:0] ap_phi_reg_pp0_iter2_idx_26_reg_447;
reg   [5:0] ap_phi_reg_pp0_iter3_idx_26_reg_447;
reg   [5:0] ap_phi_reg_pp0_iter4_idx_26_reg_447;
reg   [5:0] ap_phi_reg_pp0_iter5_idx_26_reg_447;
reg   [5:0] ap_phi_reg_pp0_iter6_idx_26_reg_447;
wire   [31:0] ap_phi_reg_pp0_iter0_score_12_reg_458;
reg   [31:0] ap_phi_reg_pp0_iter1_score_12_reg_458;
reg   [31:0] ap_phi_reg_pp0_iter2_score_12_reg_458;
reg   [31:0] ap_phi_reg_pp0_iter3_score_12_reg_458;
reg   [31:0] ap_phi_reg_pp0_iter4_score_12_reg_458;
reg   [31:0] ap_phi_reg_pp0_iter5_score_12_reg_458;
reg   [31:0] ap_phi_reg_pp0_iter6_score_12_reg_458;
wire   [5:0] ap_phi_reg_pp0_iter0_idx_27_reg_469;
reg   [5:0] ap_phi_reg_pp0_iter1_idx_27_reg_469;
reg   [5:0] ap_phi_reg_pp0_iter2_idx_27_reg_469;
reg   [5:0] ap_phi_reg_pp0_iter3_idx_27_reg_469;
reg   [5:0] ap_phi_reg_pp0_iter4_idx_27_reg_469;
reg   [5:0] ap_phi_reg_pp0_iter5_idx_27_reg_469;
reg   [5:0] ap_phi_reg_pp0_iter6_idx_27_reg_469;
reg   [5:0] ap_phi_mux_UnifiedRetVal_phi_fu_484_p62;
wire   [5:0] zext_ln62_26_fu_2581_p1;
reg   [5:0] ap_phi_reg_pp0_iter6_UnifiedRetVal_reg_480;
reg   [5:0] ap_phi_reg_pp0_iter0_UnifiedRetVal_reg_480;
reg   [5:0] ap_phi_reg_pp0_iter1_UnifiedRetVal_reg_480;
reg   [5:0] ap_phi_reg_pp0_iter2_UnifiedRetVal_reg_480;
reg   [5:0] ap_phi_reg_pp0_iter3_UnifiedRetVal_reg_480;
reg   [5:0] ap_phi_reg_pp0_iter4_UnifiedRetVal_reg_480;
reg   [5:0] ap_phi_reg_pp0_iter5_UnifiedRetVal_reg_480;
reg   [31:0] grp_fu_561_p0;
reg   [31:0] grp_fu_561_p1;
wire    ap_block_pp0_stage0;
wire    ap_block_pp0_stage1;
wire    ap_block_pp0_stage2;
wire    ap_block_pp0_stage3;
wire    ap_block_pp0_stage4;
wire    ap_block_pp0_stage6;
wire    ap_block_pp0_stage5;
wire    ap_block_pp0_stage7;
reg   [31:0] grp_fu_567_p0;
reg   [31:0] grp_fu_567_p1;
reg   [31:0] grp_fu_573_p0;
reg   [31:0] grp_fu_573_p1;
reg   [31:0] grp_fu_579_p0;
reg   [31:0] grp_fu_579_p1;
wire   [31:0] bitcast_ln57_6_fu_617_p1;
wire   [7:0] tmp_37_fu_621_p4;
wire   [22:0] trunc_ln57_6_fu_631_p1;
wire   [31:0] bitcast_ln57_fu_647_p1;
wire   [7:0] tmp_fu_650_p4;
wire   [22:0] trunc_ln57_fu_660_p1;
wire   [0:0] icmp_ln57_1_fu_670_p2;
wire   [0:0] icmp_ln57_fu_664_p2;
wire   [31:0] bitcast_ln57_1_fu_688_p1;
wire   [7:0] tmp_24_fu_691_p4;
wire   [22:0] trunc_ln57_1_fu_701_p1;
wire   [0:0] icmp_ln57_3_fu_711_p2;
wire   [0:0] icmp_ln57_2_fu_705_p2;
wire   [31:0] bitcast_ln57_2_fu_729_p1;
wire   [7:0] tmp_27_fu_733_p4;
wire   [22:0] trunc_ln57_2_fu_743_p1;
wire   [0:0] icmp_ln57_5_fu_753_p2;
wire   [0:0] icmp_ln57_4_fu_747_p2;
wire   [0:0] xor_ln57_fu_769_p2;
wire   [0:0] xor_ln57_fu_775_p2;
wire   [0:0] or_ln57_6_fu_765_p2;
wire   [0:0] and_ln57_fu_781_p2;
wire   [0:0] and_ln57_2_fu_723_p2;
wire   [0:0] and_ln57_fu_682_p2;
wire   [31:0] bitcast_ln57_3_fu_809_p1;
wire   [7:0] tmp_30_fu_813_p4;
wire   [22:0] trunc_ln57_3_fu_823_p1;
wire   [0:0] icmp_ln57_7_fu_833_p2;
wire   [0:0] icmp_ln57_6_fu_827_p2;
wire   [31:0] bitcast_ln57_4_fu_845_p1;
wire   [7:0] tmp_33_fu_849_p4;
wire   [22:0] trunc_ln57_4_fu_859_p1;
wire   [0:0] icmp_ln57_9_fu_869_p2;
wire   [0:0] icmp_ln57_8_fu_863_p2;
wire   [0:0] and_ln57_4_fu_804_p2;
wire   [0:0] and_ln57_3_fu_799_p2;
wire   [0:0] or_ln57_14_fu_881_p2;
wire   [31:0] bitcast_ln57_5_fu_902_p1;
wire   [7:0] tmp_36_fu_906_p4;
wire   [22:0] trunc_ln57_5_fu_916_p1;
wire   [31:0] bitcast_ln57_7_fu_932_p1;
wire   [7:0] tmp_38_fu_936_p4;
wire   [22:0] trunc_ln57_7_fu_946_p1;
wire   [0:0] and_ln57_7_fu_892_p2;
wire   [0:0] and_ln57_9_fu_897_p2;
wire   [0:0] xor_ln57_fu_992_p2;
wire   [0:0] xor_ln57_fu_998_p2;
wire   [0:0] or_ln57_5_fu_984_p2;
wire   [0:0] and_ln57_fu_1004_p2;
wire   [0:0] and_ln57_11_fu_1010_p2;
wire   [0:0] and_ln57_8_fu_980_p2;
wire   [0:0] and_ln57_1_fu_968_p2;
wire   [0:0] or_ln57_10_fu_1021_p2;
wire   [0:0] or_ln57_11_fu_1027_p2;
wire   [0:0] or_ln57_8_fu_1016_p2;
wire   [0:0] and_ln57_6_fu_976_p2;
wire   [0:0] and_ln57_5_fu_972_p2;
wire   [0:0] xor_ln57_fu_1044_p2;
wire   [0:0] xor_ln57_fu_1050_p2;
wire   [0:0] or_ln57_7_fu_988_p2;
wire   [0:0] and_ln57_fu_1056_p2;
wire   [0:0] and_ln57_12_fu_1062_p2;
wire   [0:0] or_ln57_16_fu_1038_p2;
wire   [0:0] or_ln57_17_fu_1068_p2;
wire   [0:0] or_ln57_18_fu_1074_p2;
wire   [0:0] or_ln57_12_fu_1032_p2;
wire   [6:0] tmp_39_fu_1094_p4;
wire   [0:0] icmp_ln1077_1_fu_1103_p2;
wire   [0:0] icmp_ln1077_2_fu_1109_p2;
wire   [5:0] tmp_40_fu_1120_p4;
wire   [0:0] or_ln39_1_fu_1114_p2;
wire   [0:0] icmp_ln1077_3_fu_1129_p2;
wire   [0:0] or_ln62_fu_1154_p2;
wire   [3:0] select_ln62_fu_1146_p3;
wire   [2:0] trunc_ln35_fu_1168_p1;
wire   [3:0] zext_ln62_fu_1177_p1;
wire   [2:0] trunc_ln35_1_fu_1189_p1;
wire   [3:0] zext_ln62_1_fu_1198_p1;
wire   [4:0] tmp_41_fu_1214_p4;
wire   [2:0] trunc_ln35_2_fu_1210_p1;
wire   [3:0] zext_ln62_2_fu_1229_p1;
wire   [3:0] tmp_42_fu_1276_p4;
wire  signed [4:0] sext_ln35_3_fu_1311_p1;
wire   [4:0] zext_ln62_3_fu_1314_p1;
wire  signed [4:0] idx_5_fu_1317_p3;
wire   [3:0] trunc_ln35_3_fu_1328_p1;
wire   [4:0] zext_ln62_4_fu_1332_p1;
wire  signed [4:0] idx_6_fu_1336_p3;
wire   [3:0] trunc_ln35_4_fu_1347_p1;
wire   [4:0] zext_ln62_5_fu_1351_p1;
wire  signed [4:0] idx_7_fu_1355_p3;
wire   [3:0] trunc_ln35_5_fu_1366_p1;
wire   [4:0] zext_ln62_6_fu_1370_p1;
wire  signed [4:0] idx_8_fu_1374_p3;
wire   [3:0] trunc_ln35_6_fu_1385_p1;
wire   [4:0] zext_ln62_7_fu_1389_p1;
wire  signed [4:0] idx_9_fu_1393_p3;
wire   [3:0] trunc_ln35_7_fu_1404_p1;
wire   [4:0] zext_ln62_8_fu_1408_p1;
wire  signed [4:0] idx_10_fu_1412_p3;
wire   [3:0] trunc_ln35_8_fu_1423_p1;
wire   [4:0] zext_ln62_9_fu_1427_p1;
wire  signed [4:0] idx_11_fu_1431_p3;
wire   [3:0] trunc_ln35_9_fu_1442_p1;
wire   [4:0] zext_ln62_10_fu_1446_p1;
wire  signed [4:0] idx_12_fu_1450_p3;
wire   [3:0] trunc_ln35_10_fu_1457_p1;
wire   [4:0] zext_ln62_11_fu_1465_p1;
wire  signed [4:0] idx_13_fu_1469_p3;
wire   [5:0] zext_ln62_12_fu_1480_p1;
wire   [4:0] trunc_ln35_11_fu_1491_p1;
wire   [5:0] zext_ln62_13_fu_1495_p1;
wire   [31:0] bitcast_ln62_fu_1510_p1;
wire   [7:0] tmp_43_fu_1513_p4;
wire   [22:0] trunc_ln62_fu_1523_p1;
wire   [0:0] icmp_ln62_1_fu_1533_p2;
wire   [0:0] icmp_ln62_fu_1527_p2;
wire   [0:0] or_ln62_1_fu_1539_p2;
wire   [0:0] and_ln62_fu_1545_p2;
wire   [4:0] trunc_ln35_12_fu_1506_p1;
wire   [4:0] select_ln62_17_fu_1558_p3;
wire   [31:0] bitcast_ln62_1_fu_1579_p1;
wire   [7:0] tmp_45_fu_1583_p4;
wire   [22:0] trunc_ln62_1_fu_1593_p1;
wire   [0:0] icmp_ln62_3_fu_1603_p2;
wire   [0:0] icmp_ln62_2_fu_1597_p2;
wire   [0:0] or_ln62_2_fu_1609_p2;
wire   [0:0] and_ln62_1_fu_1615_p2;
wire   [4:0] trunc_ln35_13_fu_1575_p1;
wire   [4:0] select_ln62_19_fu_1628_p3;
wire   [31:0] bitcast_ln62_2_fu_1649_p1;
wire   [7:0] tmp_47_fu_1653_p4;
wire   [22:0] trunc_ln62_2_fu_1663_p1;
wire   [0:0] icmp_ln62_5_fu_1673_p2;
wire   [0:0] icmp_ln62_4_fu_1667_p2;
wire   [0:0] or_ln62_3_fu_1679_p2;
wire   [0:0] and_ln62_2_fu_1685_p2;
wire   [4:0] trunc_ln35_14_fu_1645_p1;
wire   [4:0] select_ln62_21_fu_1699_p3;
wire   [31:0] bitcast_ln62_3_fu_1728_p1;
wire   [7:0] tmp_50_fu_1732_p4;
wire   [22:0] trunc_ln62_3_fu_1742_p1;
wire   [0:0] icmp_ln62_7_fu_1752_p2;
wire   [0:0] icmp_ln62_6_fu_1746_p2;
wire   [0:0] or_ln62_4_fu_1758_p2;
wire   [0:0] tmp_49_fu_1720_p3;
wire   [0:0] and_ln62_3_fu_1764_p2;
wire   [0:0] or_ln62_5_fu_1769_p2;
wire   [4:0] trunc_ln35_15_fu_1716_p1;
wire   [4:0] select_ln62_23_fu_1783_p3;
wire   [31:0] bitcast_ln62_4_fu_1812_p1;
wire   [7:0] tmp_53_fu_1816_p4;
wire   [22:0] trunc_ln62_4_fu_1826_p1;
wire   [0:0] icmp_ln62_9_fu_1836_p2;
wire   [0:0] icmp_ln62_8_fu_1830_p2;
wire   [0:0] or_ln62_6_fu_1842_p2;
wire   [0:0] tmp_52_fu_1804_p3;
wire   [0:0] and_ln62_4_fu_1848_p2;
wire   [0:0] or_ln62_7_fu_1854_p2;
wire   [4:0] trunc_ln35_16_fu_1800_p1;
wire   [4:0] select_ln62_25_fu_1868_p3;
wire   [2:0] tmp_78_fu_1915_p4;
wire   [31:0] bitcast_ln62_5_fu_1942_p1;
wire   [7:0] tmp_56_fu_1946_p4;
wire   [22:0] trunc_ln62_5_fu_1956_p1;
wire   [0:0] icmp_ln62_11_fu_1966_p2;
wire   [0:0] icmp_ln62_10_fu_1960_p2;
wire   [0:0] or_ln62_8_fu_1972_p2;
wire   [0:0] tmp_55_fu_1934_p3;
wire   [0:0] and_ln62_5_fu_1978_p2;
wire   [0:0] or_ln62_9_fu_1983_p2;
wire   [4:0] trunc_ln35_17_fu_1930_p1;
wire   [4:0] select_ln62_27_fu_1997_p3;
wire   [31:0] bitcast_ln62_6_fu_2021_p1;
wire   [7:0] tmp_59_fu_2025_p4;
wire   [22:0] trunc_ln62_6_fu_2035_p1;
wire   [0:0] icmp_ln62_13_fu_2045_p2;
wire   [0:0] icmp_ln62_12_fu_2039_p2;
wire   [0:0] or_ln62_10_fu_2051_p2;
wire   [0:0] tmp_58_fu_2013_p3;
wire   [0:0] and_ln62_6_fu_2057_p2;
wire   [0:0] or_ln62_11_fu_2063_p2;
wire   [4:0] trunc_ln35_18_fu_2009_p1;
wire   [4:0] select_ln62_29_fu_2077_p3;
wire   [31:0] bitcast_ln62_7_fu_2101_p1;
wire   [7:0] tmp_62_fu_2105_p4;
wire   [22:0] trunc_ln62_7_fu_2115_p1;
wire   [0:0] icmp_ln62_15_fu_2125_p2;
wire   [0:0] icmp_ln62_14_fu_2119_p2;
wire   [0:0] or_ln62_12_fu_2131_p2;
wire   [0:0] tmp_61_fu_2093_p3;
wire   [0:0] and_ln62_7_fu_2137_p2;
wire   [0:0] or_ln62_13_fu_2142_p2;
wire   [4:0] trunc_ln35_19_fu_2089_p1;
wire   [4:0] select_ln62_31_fu_2156_p3;
wire   [31:0] bitcast_ln62_8_fu_2180_p1;
wire   [7:0] tmp_64_fu_2184_p4;
wire   [22:0] trunc_ln62_8_fu_2194_p1;
wire   [0:0] icmp_ln62_17_fu_2204_p2;
wire   [0:0] icmp_ln62_16_fu_2198_p2;
wire   [0:0] or_ln62_14_fu_2210_p2;
wire   [0:0] tmp_74_fu_2172_p3;
wire   [0:0] and_ln62_8_fu_2216_p2;
wire   [0:0] or_ln62_15_fu_2222_p2;
wire   [4:0] trunc_ln35_20_fu_2168_p1;
wire   [4:0] select_ln62_33_fu_2236_p3;
wire   [31:0] bitcast_ln62_9_fu_2260_p1;
wire   [7:0] tmp_66_fu_2264_p4;
wire   [22:0] trunc_ln62_9_fu_2274_p1;
wire   [0:0] icmp_ln62_19_fu_2284_p2;
wire   [0:0] icmp_ln62_18_fu_2278_p2;
wire   [0:0] or_ln62_16_fu_2290_p2;
wire   [0:0] tmp_75_fu_2252_p3;
wire   [0:0] and_ln62_9_fu_2296_p2;
wire   [0:0] or_ln62_17_fu_2301_p2;
wire   [4:0] trunc_ln35_21_fu_2248_p1;
wire   [4:0] select_ln62_35_fu_2315_p3;
wire   [31:0] bitcast_ln62_10_fu_2339_p1;
wire   [7:0] tmp_68_fu_2343_p4;
wire   [22:0] trunc_ln62_10_fu_2353_p1;
wire   [0:0] icmp_ln62_21_fu_2363_p2;
wire   [0:0] icmp_ln62_20_fu_2357_p2;
wire   [0:0] or_ln62_18_fu_2369_p2;
wire   [0:0] tmp_76_fu_2331_p3;
wire   [0:0] and_ln62_10_fu_2375_p2;
wire   [0:0] or_ln62_19_fu_2381_p2;
wire   [4:0] trunc_ln35_22_fu_2327_p1;
wire   [4:0] select_ln62_37_fu_2395_p3;
wire   [31:0] bitcast_ln62_11_fu_2419_p1;
wire   [7:0] tmp_70_fu_2423_p4;
wire   [22:0] trunc_ln62_11_fu_2433_p1;
wire   [0:0] icmp_ln62_23_fu_2443_p2;
wire   [0:0] icmp_ln62_22_fu_2437_p2;
wire   [0:0] or_ln62_20_fu_2449_p2;
wire   [0:0] tmp_77_fu_2411_p3;
wire   [0:0] and_ln62_11_fu_2455_p2;
wire   [0:0] or_ln62_21_fu_2460_p2;
wire   [4:0] trunc_ln35_23_fu_2407_p1;
wire   [4:0] select_ln62_39_fu_2474_p3;
wire   [31:0] bitcast_ln62_12_fu_2520_p1;
wire   [7:0] tmp_72_fu_2524_p4;
wire   [22:0] trunc_ln62_12_fu_2534_p1;
wire   [0:0] or_ln62_22_fu_2558_p2;
wire   [0:0] tmp_79_fu_2550_p3;
wire   [0:0] and_ln62_12_fu_2562_p2;
wire   [0:0] or_ln62_23_fu_2568_p2;
wire   [4:0] select_ln62_40_fu_2574_p3;
reg    grp_fu_561_ce;
reg    ap_predicate_op219_fcmp_state5;
reg    ap_predicate_op288_fcmp_state7;
reg    ap_predicate_op436_fcmp_state38;
reg    ap_predicate_op456_fcmp_state40;
reg   [4:0] grp_fu_561_opcode;
wire    ap_block_pp0_stage0_00001;
wire    ap_block_pp0_stage1_00001;
wire    ap_block_pp0_stage2_00001;
wire    ap_block_pp0_stage3_00001;
wire    ap_block_pp0_stage4_00001;
wire    ap_block_pp0_stage6_00001;
wire    ap_block_pp0_stage5_00001;
wire    ap_block_pp0_stage7_00001;
reg    grp_fu_567_ce;
reg    ap_predicate_op307_fcmp_state13;
reg    ap_predicate_op326_fcmp_state15;
reg    ap_predicate_op476_fcmp_state46;
reg    ap_predicate_op496_fcmp_state48;
reg   [4:0] grp_fu_567_opcode;
reg    grp_fu_573_ce;
reg    ap_predicate_op347_fcmp_state21;
reg    ap_predicate_op368_fcmp_state23;
reg    ap_predicate_op537_fcmp_state54;
reg   [4:0] grp_fu_573_opcode;
reg    grp_fu_579_ce;
reg    ap_predicate_op396_fcmp_state29;
reg    ap_predicate_op416_fcmp_state31;
reg   [4:0] grp_fu_579_opcode;
reg   [7:0] ap_NS_fsm;
reg    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0_1to6;
reg    ap_block_pp0_stage1_subdone;
reg    ap_block_pp0_stage2_subdone;
reg    ap_block_pp0_stage3_subdone;
reg    ap_block_pp0_stage4_subdone;
reg    ap_block_pp0_stage5_subdone;
reg    ap_idle_pp0_0to5;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_3486;
reg    ap_condition_3497;
reg    ap_condition_3509;
reg    ap_condition_3522;
reg    ap_condition_3536;
reg    ap_condition_3551;
reg    ap_condition_3567;
reg    ap_condition_3584;
reg    ap_condition_3602;
reg    ap_condition_3621;
reg    ap_condition_3641;
reg    ap_condition_3662;
reg    ap_condition_3684;
reg    ap_condition_665;
reg    ap_condition_3710;
reg    ap_condition_3734;
reg    ap_condition_3758;
reg    ap_condition_3763;
reg    ap_condition_3788;
reg    ap_condition_3793;
reg    ap_condition_763;
reg    ap_condition_3821;
reg    ap_condition_3847;
reg    ap_condition_3873;
reg    ap_condition_3878;
reg    ap_condition_3905;
reg    ap_condition_3910;
reg    ap_condition_933;
reg    ap_condition_3940;
reg    ap_condition_3968;
reg    ap_condition_3996;
reg    ap_condition_4001;
reg    ap_condition_4030;
reg    ap_condition_4035;
reg    ap_condition_1026;
reg    ap_condition_4067;
reg    ap_condition_4097;
reg    ap_condition_4127;
reg    ap_condition_4132;
reg    ap_condition_4163;
reg    ap_condition_4168;
reg    ap_condition_1570;
reg    ap_condition_4202;
reg    ap_condition_4234;
reg    ap_condition_4266;
reg    ap_condition_4271;
reg    ap_condition_4304;
reg    ap_condition_4309;
reg    ap_condition_1634;
reg    ap_condition_4318;
reg    ap_condition_4324;
reg    ap_condition_4331;
reg    ap_condition_4339;
reg    ap_condition_4348;
reg    ap_condition_4358;
reg    ap_condition_4391;
reg    ap_condition_4425;
reg    ap_condition_4453;
reg    ap_condition_4458;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 8'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
end

run_fcmp_32ns_32ns_1_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
fcmp_32ns_32ns_1_2_no_dsp_1_U19(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_561_p0),
    .din1(grp_fu_561_p1),
    .ce(grp_fu_561_ce),
    .opcode(grp_fu_561_opcode),
    .dout(grp_fu_561_p2)
);

run_fcmp_32ns_32ns_1_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
fcmp_32ns_32ns_1_2_no_dsp_1_U20(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_567_p0),
    .din1(grp_fu_567_p1),
    .ce(grp_fu_567_ce),
    .opcode(grp_fu_567_opcode),
    .dout(grp_fu_567_p2)
);

run_fcmp_32ns_32ns_1_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
fcmp_32ns_32ns_1_2_no_dsp_1_U21(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_573_p0),
    .din1(grp_fu_573_p1),
    .ce(grp_fu_573_ce),
    .opcode(grp_fu_573_opcode),
    .dout(grp_fu_573_p2)
);

run_fcmp_32ns_32ns_1_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
fcmp_32ns_32ns_1_2_no_dsp_1_U22(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_579_p0),
    .din1(grp_fu_579_p1),
    .ce(grp_fu_579_ce),
    .opcode(grp_fu_579_opcode),
    .dout(grp_fu_579_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage7_subdone) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage7_subdone) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage7_subdone) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage7_subdone) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage7_subdone) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage6_subdone) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            ap_enable_reg_pp0_iter6 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage7_subdone) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_ce))) begin
        if ((1'b1 == ap_condition_3662)) begin
            ap_phi_reg_pp0_iter0_UnifiedRetVal_reg_480 <= idx_15_reg_2937;
        end else if ((1'b1 == ap_condition_3641)) begin
            ap_phi_reg_pp0_iter0_UnifiedRetVal_reg_480 <= idx_14_fu_1484_p3;
        end else if ((1'b1 == ap_condition_3621)) begin
            ap_phi_reg_pp0_iter0_UnifiedRetVal_reg_480 <= sext_ln35_13_fu_1476_p1;
        end else if ((1'b1 == ap_condition_3602)) begin
            ap_phi_reg_pp0_iter0_UnifiedRetVal_reg_480 <= sext_ln35_12_fu_1461_p1;
        end else if ((1'b1 == ap_condition_3584)) begin
            ap_phi_reg_pp0_iter0_UnifiedRetVal_reg_480 <= sext_ln35_11_fu_1438_p1;
        end else if ((1'b1 == ap_condition_3567)) begin
            ap_phi_reg_pp0_iter0_UnifiedRetVal_reg_480 <= sext_ln35_10_fu_1419_p1;
        end else if ((1'b1 == ap_condition_3551)) begin
            ap_phi_reg_pp0_iter0_UnifiedRetVal_reg_480 <= sext_ln35_9_fu_1400_p1;
        end else if ((1'b1 == ap_condition_3536)) begin
            ap_phi_reg_pp0_iter0_UnifiedRetVal_reg_480 <= sext_ln35_8_fu_1381_p1;
        end else if ((1'b1 == ap_condition_3522)) begin
            ap_phi_reg_pp0_iter0_UnifiedRetVal_reg_480 <= sext_ln35_7_fu_1362_p1;
        end else if ((1'b1 == ap_condition_3509)) begin
            ap_phi_reg_pp0_iter0_UnifiedRetVal_reg_480 <= sext_ln35_6_fu_1343_p1;
        end else if ((1'b1 == ap_condition_3497)) begin
            ap_phi_reg_pp0_iter0_UnifiedRetVal_reg_480 <= sext_ln35_5_fu_1324_p1;
        end else if ((1'b1 == ap_condition_3486)) begin
            ap_phi_reg_pp0_iter0_UnifiedRetVal_reg_480 <= 6'd63;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_3684)) begin
        if ((idx_reg_2771 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_idx_16_reg_228 <= idx_15_fu_1499_p3;
        end else if ((idx_reg_2771 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_idx_16_reg_228 <= zext_ln62_14_fu_1566_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_3684)) begin
        if ((idx_reg_2771 == 1'd1)) begin
                        ap_phi_reg_pp0_iter0_score_1_reg_218[31 : 30] <= score_reg_2789[31 : 30];
        end else if ((idx_reg_2771 == 1'd0)) begin
                        ap_phi_reg_pp0_iter0_score_1_reg_218[31 : 30] <= select_ln62_16_fu_1551_p3[31 : 30];
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        if ((1'b1 == ap_condition_3734)) begin
            ap_phi_reg_pp0_iter1_UnifiedRetVal_reg_480 <= ap_phi_reg_pp0_iter1_idx_17_reg_249;
        end else if ((1'b1 == ap_condition_3710)) begin
            ap_phi_reg_pp0_iter1_UnifiedRetVal_reg_480 <= ap_phi_reg_pp0_iter1_idx_16_reg_228;
        end else if ((1'b1 == ap_condition_665)) begin
            ap_phi_reg_pp0_iter1_UnifiedRetVal_reg_480 <= ap_phi_reg_pp0_iter0_UnifiedRetVal_reg_480;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        if ((1'b1 == ap_condition_3763)) begin
            ap_phi_reg_pp0_iter1_idx_17_reg_249 <= ap_phi_reg_pp0_iter1_idx_16_reg_228;
        end else if ((1'b1 == ap_condition_3758)) begin
            ap_phi_reg_pp0_iter1_idx_17_reg_249 <= zext_ln62_15_fu_1636_p1;
        end else if ((1'b1 == ap_condition_665)) begin
            ap_phi_reg_pp0_iter1_idx_17_reg_249 <= ap_phi_reg_pp0_iter0_idx_17_reg_249;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        if ((1'b1 == ap_condition_3793)) begin
            ap_phi_reg_pp0_iter1_idx_18_reg_271 <= ap_phi_reg_pp0_iter1_idx_17_reg_249;
        end else if ((1'b1 == ap_condition_3788)) begin
            ap_phi_reg_pp0_iter1_idx_18_reg_271 <= zext_ln62_16_fu_1707_p1;
        end else if ((1'b1 == ap_condition_665)) begin
            ap_phi_reg_pp0_iter1_idx_18_reg_271 <= ap_phi_reg_pp0_iter0_idx_18_reg_271;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        if ((1'b1 == ap_condition_3763)) begin
            ap_phi_reg_pp0_iter1_score_2_reg_238 <= score_1_reg_218;
        end else if ((1'b1 == ap_condition_3758)) begin
            ap_phi_reg_pp0_iter1_score_2_reg_238 <= select_ln62_18_fu_1620_p3;
        end else if ((1'b1 == ap_condition_665)) begin
            ap_phi_reg_pp0_iter1_score_2_reg_238 <= ap_phi_reg_pp0_iter0_score_2_reg_238;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        if ((1'b1 == ap_condition_3793)) begin
            ap_phi_reg_pp0_iter1_score_3_reg_260 <= score_2_reg_238;
        end else if ((1'b1 == ap_condition_3788)) begin
            ap_phi_reg_pp0_iter1_score_3_reg_260 <= select_ln62_20_fu_1691_p3;
        end else if ((1'b1 == ap_condition_665)) begin
            ap_phi_reg_pp0_iter1_score_3_reg_260 <= ap_phi_reg_pp0_iter0_score_3_reg_260;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        if ((1'b1 == ap_condition_3847)) begin
            ap_phi_reg_pp0_iter2_UnifiedRetVal_reg_480 <= ap_phi_reg_pp0_iter2_idx_19_reg_293;
        end else if ((1'b1 == ap_condition_3821)) begin
            ap_phi_reg_pp0_iter2_UnifiedRetVal_reg_480 <= ap_phi_reg_pp0_iter2_idx_18_reg_271;
        end else if ((1'b1 == ap_condition_763)) begin
            ap_phi_reg_pp0_iter2_UnifiedRetVal_reg_480 <= ap_phi_reg_pp0_iter1_UnifiedRetVal_reg_480;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        if ((1'b1 == ap_condition_3878)) begin
            ap_phi_reg_pp0_iter2_idx_19_reg_293 <= ap_phi_reg_pp0_iter2_idx_18_reg_271;
        end else if ((1'b1 == ap_condition_3873)) begin
            ap_phi_reg_pp0_iter2_idx_19_reg_293 <= zext_ln62_17_fu_1791_p1;
        end else if ((1'b1 == ap_condition_763)) begin
            ap_phi_reg_pp0_iter2_idx_19_reg_293 <= ap_phi_reg_pp0_iter1_idx_19_reg_293;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        if ((1'b1 == ap_condition_3910)) begin
            ap_phi_reg_pp0_iter2_idx_20_reg_315 <= ap_phi_reg_pp0_iter2_idx_19_reg_293;
        end else if ((1'b1 == ap_condition_3905)) begin
            ap_phi_reg_pp0_iter2_idx_20_reg_315 <= zext_ln62_18_fu_1876_p1;
        end else if ((1'b1 == ap_condition_763)) begin
            ap_phi_reg_pp0_iter2_idx_20_reg_315 <= ap_phi_reg_pp0_iter1_idx_20_reg_315;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        if ((1'b1 == ap_condition_3878)) begin
            ap_phi_reg_pp0_iter2_score_4_reg_282 <= score_3_reg_260;
        end else if ((1'b1 == ap_condition_3873)) begin
            ap_phi_reg_pp0_iter2_score_4_reg_282 <= select_ln62_22_fu_1775_p3;
        end else if ((1'b1 == ap_condition_763)) begin
            ap_phi_reg_pp0_iter2_score_4_reg_282 <= ap_phi_reg_pp0_iter1_score_4_reg_282;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        if ((1'b1 == ap_condition_3910)) begin
            ap_phi_reg_pp0_iter2_score_5_reg_304 <= score_4_reg_282;
        end else if ((1'b1 == ap_condition_3905)) begin
            ap_phi_reg_pp0_iter2_score_5_reg_304 <= select_ln62_24_fu_1860_p3;
        end else if ((1'b1 == ap_condition_763)) begin
            ap_phi_reg_pp0_iter2_score_5_reg_304 <= ap_phi_reg_pp0_iter1_score_5_reg_304;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        if ((1'b1 == ap_condition_3968)) begin
            ap_phi_reg_pp0_iter3_UnifiedRetVal_reg_480 <= ap_phi_reg_pp0_iter3_idx_21_reg_337;
        end else if ((1'b1 == ap_condition_3940)) begin
            ap_phi_reg_pp0_iter3_UnifiedRetVal_reg_480 <= ap_phi_reg_pp0_iter3_idx_20_reg_315;
        end else if ((1'b1 == ap_condition_933)) begin
            ap_phi_reg_pp0_iter3_UnifiedRetVal_reg_480 <= ap_phi_reg_pp0_iter2_UnifiedRetVal_reg_480;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        if ((1'b1 == ap_condition_4001)) begin
            ap_phi_reg_pp0_iter3_idx_21_reg_337 <= ap_phi_reg_pp0_iter3_idx_20_reg_315;
        end else if ((1'b1 == ap_condition_3996)) begin
            ap_phi_reg_pp0_iter3_idx_21_reg_337 <= zext_ln62_19_fu_2005_p1;
        end else if ((1'b1 == ap_condition_933)) begin
            ap_phi_reg_pp0_iter3_idx_21_reg_337 <= ap_phi_reg_pp0_iter2_idx_21_reg_337;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        if ((1'b1 == ap_condition_4035)) begin
            ap_phi_reg_pp0_iter3_idx_22_reg_359 <= ap_phi_reg_pp0_iter3_idx_21_reg_337;
        end else if ((1'b1 == ap_condition_4030)) begin
            ap_phi_reg_pp0_iter3_idx_22_reg_359 <= zext_ln62_20_fu_2085_p1;
        end else if ((1'b1 == ap_condition_933)) begin
            ap_phi_reg_pp0_iter3_idx_22_reg_359 <= ap_phi_reg_pp0_iter2_idx_22_reg_359;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        if ((1'b1 == ap_condition_4001)) begin
            ap_phi_reg_pp0_iter3_score_6_reg_326 <= score_5_reg_304;
        end else if ((1'b1 == ap_condition_3996)) begin
            ap_phi_reg_pp0_iter3_score_6_reg_326 <= select_ln62_26_fu_1989_p3;
        end else if ((1'b1 == ap_condition_933)) begin
            ap_phi_reg_pp0_iter3_score_6_reg_326 <= ap_phi_reg_pp0_iter2_score_6_reg_326;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        if ((1'b1 == ap_condition_4035)) begin
            ap_phi_reg_pp0_iter3_score_7_reg_348 <= score_6_reg_326;
        end else if ((1'b1 == ap_condition_4030)) begin
            ap_phi_reg_pp0_iter3_score_7_reg_348 <= select_ln62_28_fu_2069_p3;
        end else if ((1'b1 == ap_condition_933)) begin
            ap_phi_reg_pp0_iter3_score_7_reg_348 <= ap_phi_reg_pp0_iter2_score_7_reg_348;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        if ((1'b1 == ap_condition_4097)) begin
            ap_phi_reg_pp0_iter4_UnifiedRetVal_reg_480 <= ap_phi_reg_pp0_iter4_idx_23_reg_381;
        end else if ((1'b1 == ap_condition_4067)) begin
            ap_phi_reg_pp0_iter4_UnifiedRetVal_reg_480 <= ap_phi_reg_pp0_iter4_idx_22_reg_359;
        end else if ((1'b1 == ap_condition_1026)) begin
            ap_phi_reg_pp0_iter4_UnifiedRetVal_reg_480 <= ap_phi_reg_pp0_iter3_UnifiedRetVal_reg_480;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        if ((1'b1 == ap_condition_4132)) begin
            ap_phi_reg_pp0_iter4_idx_23_reg_381 <= ap_phi_reg_pp0_iter4_idx_22_reg_359;
        end else if ((1'b1 == ap_condition_4127)) begin
            ap_phi_reg_pp0_iter4_idx_23_reg_381 <= zext_ln62_21_fu_2164_p1;
        end else if ((1'b1 == ap_condition_1026)) begin
            ap_phi_reg_pp0_iter4_idx_23_reg_381 <= ap_phi_reg_pp0_iter3_idx_23_reg_381;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        if ((1'b1 == ap_condition_4168)) begin
            ap_phi_reg_pp0_iter4_idx_24_reg_403 <= ap_phi_reg_pp0_iter4_idx_23_reg_381;
        end else if ((1'b1 == ap_condition_4163)) begin
            ap_phi_reg_pp0_iter4_idx_24_reg_403 <= zext_ln62_22_fu_2244_p1;
        end else if ((1'b1 == ap_condition_1026)) begin
            ap_phi_reg_pp0_iter4_idx_24_reg_403 <= ap_phi_reg_pp0_iter3_idx_24_reg_403;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        if ((1'b1 == ap_condition_4132)) begin
            ap_phi_reg_pp0_iter4_score_8_reg_370 <= score_7_reg_348;
        end else if ((1'b1 == ap_condition_4127)) begin
            ap_phi_reg_pp0_iter4_score_8_reg_370 <= select_ln62_30_fu_2148_p3;
        end else if ((1'b1 == ap_condition_1026)) begin
            ap_phi_reg_pp0_iter4_score_8_reg_370 <= ap_phi_reg_pp0_iter3_score_8_reg_370;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        if ((1'b1 == ap_condition_4168)) begin
            ap_phi_reg_pp0_iter4_score_9_reg_392 <= score_8_reg_370;
        end else if ((1'b1 == ap_condition_4163)) begin
            ap_phi_reg_pp0_iter4_score_9_reg_392 <= select_ln62_32_fu_2228_p3;
        end else if ((1'b1 == ap_condition_1026)) begin
            ap_phi_reg_pp0_iter4_score_9_reg_392 <= ap_phi_reg_pp0_iter3_score_9_reg_392;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        if ((1'b1 == ap_condition_4234)) begin
            ap_phi_reg_pp0_iter5_UnifiedRetVal_reg_480 <= ap_phi_reg_pp0_iter5_idx_25_reg_425;
        end else if ((1'b1 == ap_condition_4202)) begin
            ap_phi_reg_pp0_iter5_UnifiedRetVal_reg_480 <= ap_phi_reg_pp0_iter5_idx_24_reg_403;
        end else if ((1'b1 == ap_condition_1570)) begin
            ap_phi_reg_pp0_iter5_UnifiedRetVal_reg_480 <= ap_phi_reg_pp0_iter4_UnifiedRetVal_reg_480;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        if ((1'b1 == ap_condition_4271)) begin
            ap_phi_reg_pp0_iter5_idx_25_reg_425 <= ap_phi_reg_pp0_iter5_idx_24_reg_403;
        end else if ((1'b1 == ap_condition_4266)) begin
            ap_phi_reg_pp0_iter5_idx_25_reg_425 <= zext_ln62_23_fu_2323_p1;
        end else if ((1'b1 == ap_condition_1570)) begin
            ap_phi_reg_pp0_iter5_idx_25_reg_425 <= ap_phi_reg_pp0_iter4_idx_25_reg_425;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        if ((1'b1 == ap_condition_4309)) begin
            ap_phi_reg_pp0_iter5_idx_26_reg_447 <= ap_phi_reg_pp0_iter5_idx_25_reg_425;
        end else if ((1'b1 == ap_condition_4304)) begin
            ap_phi_reg_pp0_iter5_idx_26_reg_447 <= zext_ln62_24_fu_2403_p1;
        end else if ((1'b1 == ap_condition_1570)) begin
            ap_phi_reg_pp0_iter5_idx_26_reg_447 <= ap_phi_reg_pp0_iter4_idx_26_reg_447;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        if ((1'b1 == ap_condition_4271)) begin
            ap_phi_reg_pp0_iter5_score_10_reg_414 <= score_9_reg_392;
        end else if ((1'b1 == ap_condition_4266)) begin
            ap_phi_reg_pp0_iter5_score_10_reg_414 <= select_ln62_34_fu_2307_p3;
        end else if ((1'b1 == ap_condition_1570)) begin
            ap_phi_reg_pp0_iter5_score_10_reg_414 <= ap_phi_reg_pp0_iter4_score_10_reg_414;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        if ((1'b1 == ap_condition_4309)) begin
            ap_phi_reg_pp0_iter5_score_11_reg_436 <= score_10_reg_414;
        end else if ((1'b1 == ap_condition_4304)) begin
            ap_phi_reg_pp0_iter5_score_11_reg_436 <= select_ln62_36_fu_2387_p3;
        end else if ((1'b1 == ap_condition_1570)) begin
            ap_phi_reg_pp0_iter5_score_11_reg_436 <= ap_phi_reg_pp0_iter4_score_11_reg_436;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        if ((1'b1 == ap_condition_4425)) begin
            ap_phi_reg_pp0_iter6_UnifiedRetVal_reg_480 <= ap_phi_reg_pp0_iter6_idx_27_reg_469;
        end else if ((1'b1 == ap_condition_4391)) begin
            ap_phi_reg_pp0_iter6_UnifiedRetVal_reg_480 <= ap_phi_reg_pp0_iter6_idx_26_reg_447;
        end else if ((1'b1 == ap_condition_4358)) begin
            ap_phi_reg_pp0_iter6_UnifiedRetVal_reg_480 <= sext_ln35_4_fu_2509_p1;
        end else if ((1'b1 == ap_condition_4348)) begin
            ap_phi_reg_pp0_iter6_UnifiedRetVal_reg_480 <= sext_ln35_2_fu_2506_p1;
        end else if ((1'b1 == ap_condition_4339)) begin
            ap_phi_reg_pp0_iter6_UnifiedRetVal_reg_480 <= sext_ln35_1_fu_2503_p1;
        end else if ((1'b1 == ap_condition_4331)) begin
            ap_phi_reg_pp0_iter6_UnifiedRetVal_reg_480 <= sext_ln35_fu_2500_p1;
        end else if ((1'b1 == ap_condition_4324)) begin
            ap_phi_reg_pp0_iter6_UnifiedRetVal_reg_480 <= select_ln35_1_fu_2493_p3;
        end else if ((1'b1 == ap_condition_4318)) begin
            ap_phi_reg_pp0_iter6_UnifiedRetVal_reg_480 <= select_ln35_fu_2486_p3;
        end else if ((1'b1 == ap_condition_1634)) begin
            ap_phi_reg_pp0_iter6_UnifiedRetVal_reg_480 <= ap_phi_reg_pp0_iter5_UnifiedRetVal_reg_480;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        if ((1'b1 == ap_condition_4458)) begin
            ap_phi_reg_pp0_iter6_idx_27_reg_469 <= ap_phi_reg_pp0_iter6_idx_26_reg_447;
        end else if ((1'b1 == ap_condition_4453)) begin
            ap_phi_reg_pp0_iter6_idx_27_reg_469 <= zext_ln62_25_fu_2482_p1;
        end else if ((1'b1 == ap_condition_1634)) begin
            ap_phi_reg_pp0_iter6_idx_27_reg_469 <= ap_phi_reg_pp0_iter5_idx_27_reg_469;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        if ((1'b1 == ap_condition_4458)) begin
            ap_phi_reg_pp0_iter6_score_12_reg_458 <= score_11_reg_436;
        end else if ((1'b1 == ap_condition_4453)) begin
            ap_phi_reg_pp0_iter6_score_12_reg_458 <= select_ln62_38_fu_2466_p3;
        end else if ((1'b1 == ap_condition_1634)) begin
            ap_phi_reg_pp0_iter6_score_12_reg_458 <= ap_phi_reg_pp0_iter5_score_12_reg_458;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln1077_reg_2639 == 1'd0))) begin
        and_ln57_10_reg_2675 <= and_ln57_10_fu_787_p2;
        or_ln57_13_reg_2680 <= or_ln57_13_fu_793_p2;
        or_ln57_1_reg_2664 <= or_ln57_1_fu_717_p2;
        or_ln57_2_reg_2669 <= or_ln57_2_fu_759_p2;
        or_ln57_reg_2659 <= or_ln57_fu_676_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        ap_phi_reg_pp0_iter1_idx_16_reg_228 <= ap_phi_reg_pp0_iter0_idx_16_reg_228;
        ap_phi_reg_pp0_iter1_idx_19_reg_293 <= ap_phi_reg_pp0_iter0_idx_19_reg_293;
        ap_phi_reg_pp0_iter1_idx_20_reg_315 <= ap_phi_reg_pp0_iter0_idx_20_reg_315;
        ap_phi_reg_pp0_iter1_idx_21_reg_337 <= ap_phi_reg_pp0_iter0_idx_21_reg_337;
        ap_phi_reg_pp0_iter1_idx_22_reg_359 <= ap_phi_reg_pp0_iter0_idx_22_reg_359;
        ap_phi_reg_pp0_iter1_idx_23_reg_381 <= ap_phi_reg_pp0_iter0_idx_23_reg_381;
        ap_phi_reg_pp0_iter1_idx_24_reg_403 <= ap_phi_reg_pp0_iter0_idx_24_reg_403;
        ap_phi_reg_pp0_iter1_idx_25_reg_425 <= ap_phi_reg_pp0_iter0_idx_25_reg_425;
        ap_phi_reg_pp0_iter1_idx_26_reg_447 <= ap_phi_reg_pp0_iter0_idx_26_reg_447;
        ap_phi_reg_pp0_iter1_idx_27_reg_469 <= ap_phi_reg_pp0_iter0_idx_27_reg_469;
        ap_phi_reg_pp0_iter1_score_10_reg_414 <= ap_phi_reg_pp0_iter0_score_10_reg_414;
        ap_phi_reg_pp0_iter1_score_11_reg_436 <= ap_phi_reg_pp0_iter0_score_11_reg_436;
        ap_phi_reg_pp0_iter1_score_12_reg_458 <= ap_phi_reg_pp0_iter0_score_12_reg_458;
        ap_phi_reg_pp0_iter1_score_4_reg_282 <= ap_phi_reg_pp0_iter0_score_4_reg_282;
        ap_phi_reg_pp0_iter1_score_5_reg_304 <= ap_phi_reg_pp0_iter0_score_5_reg_304;
        ap_phi_reg_pp0_iter1_score_6_reg_326 <= ap_phi_reg_pp0_iter0_score_6_reg_326;
        ap_phi_reg_pp0_iter1_score_7_reg_348 <= ap_phi_reg_pp0_iter0_score_7_reg_348;
        ap_phi_reg_pp0_iter1_score_8_reg_370 <= ap_phi_reg_pp0_iter0_score_8_reg_370;
        ap_phi_reg_pp0_iter1_score_9_reg_392 <= ap_phi_reg_pp0_iter0_score_9_reg_392;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        ap_phi_reg_pp0_iter2_idx_18_reg_271 <= ap_phi_reg_pp0_iter1_idx_18_reg_271;
        ap_phi_reg_pp0_iter2_idx_21_reg_337 <= ap_phi_reg_pp0_iter1_idx_21_reg_337;
        ap_phi_reg_pp0_iter2_idx_22_reg_359 <= ap_phi_reg_pp0_iter1_idx_22_reg_359;
        ap_phi_reg_pp0_iter2_idx_23_reg_381 <= ap_phi_reg_pp0_iter1_idx_23_reg_381;
        ap_phi_reg_pp0_iter2_idx_24_reg_403 <= ap_phi_reg_pp0_iter1_idx_24_reg_403;
        ap_phi_reg_pp0_iter2_idx_25_reg_425 <= ap_phi_reg_pp0_iter1_idx_25_reg_425;
        ap_phi_reg_pp0_iter2_idx_26_reg_447 <= ap_phi_reg_pp0_iter1_idx_26_reg_447;
        ap_phi_reg_pp0_iter2_idx_27_reg_469 <= ap_phi_reg_pp0_iter1_idx_27_reg_469;
        ap_phi_reg_pp0_iter2_score_10_reg_414 <= ap_phi_reg_pp0_iter1_score_10_reg_414;
        ap_phi_reg_pp0_iter2_score_11_reg_436 <= ap_phi_reg_pp0_iter1_score_11_reg_436;
        ap_phi_reg_pp0_iter2_score_12_reg_458 <= ap_phi_reg_pp0_iter1_score_12_reg_458;
        ap_phi_reg_pp0_iter2_score_6_reg_326 <= ap_phi_reg_pp0_iter1_score_6_reg_326;
        ap_phi_reg_pp0_iter2_score_7_reg_348 <= ap_phi_reg_pp0_iter1_score_7_reg_348;
        ap_phi_reg_pp0_iter2_score_8_reg_370 <= ap_phi_reg_pp0_iter1_score_8_reg_370;
        ap_phi_reg_pp0_iter2_score_9_reg_392 <= ap_phi_reg_pp0_iter1_score_9_reg_392;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        ap_phi_reg_pp0_iter3_idx_20_reg_315 <= ap_phi_reg_pp0_iter2_idx_20_reg_315;
        ap_phi_reg_pp0_iter3_idx_23_reg_381 <= ap_phi_reg_pp0_iter2_idx_23_reg_381;
        ap_phi_reg_pp0_iter3_idx_24_reg_403 <= ap_phi_reg_pp0_iter2_idx_24_reg_403;
        ap_phi_reg_pp0_iter3_idx_25_reg_425 <= ap_phi_reg_pp0_iter2_idx_25_reg_425;
        ap_phi_reg_pp0_iter3_idx_26_reg_447 <= ap_phi_reg_pp0_iter2_idx_26_reg_447;
        ap_phi_reg_pp0_iter3_idx_27_reg_469 <= ap_phi_reg_pp0_iter2_idx_27_reg_469;
        ap_phi_reg_pp0_iter3_score_10_reg_414 <= ap_phi_reg_pp0_iter2_score_10_reg_414;
        ap_phi_reg_pp0_iter3_score_11_reg_436 <= ap_phi_reg_pp0_iter2_score_11_reg_436;
        ap_phi_reg_pp0_iter3_score_12_reg_458 <= ap_phi_reg_pp0_iter2_score_12_reg_458;
        ap_phi_reg_pp0_iter3_score_8_reg_370 <= ap_phi_reg_pp0_iter2_score_8_reg_370;
        ap_phi_reg_pp0_iter3_score_9_reg_392 <= ap_phi_reg_pp0_iter2_score_9_reg_392;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        ap_phi_reg_pp0_iter4_idx_22_reg_359 <= ap_phi_reg_pp0_iter3_idx_22_reg_359;
        ap_phi_reg_pp0_iter4_idx_25_reg_425 <= ap_phi_reg_pp0_iter3_idx_25_reg_425;
        ap_phi_reg_pp0_iter4_idx_26_reg_447 <= ap_phi_reg_pp0_iter3_idx_26_reg_447;
        ap_phi_reg_pp0_iter4_idx_27_reg_469 <= ap_phi_reg_pp0_iter3_idx_27_reg_469;
        ap_phi_reg_pp0_iter4_score_10_reg_414 <= ap_phi_reg_pp0_iter3_score_10_reg_414;
        ap_phi_reg_pp0_iter4_score_11_reg_436 <= ap_phi_reg_pp0_iter3_score_11_reg_436;
        ap_phi_reg_pp0_iter4_score_12_reg_458 <= ap_phi_reg_pp0_iter3_score_12_reg_458;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        ap_phi_reg_pp0_iter5_idx_24_reg_403 <= ap_phi_reg_pp0_iter4_idx_24_reg_403;
        ap_phi_reg_pp0_iter5_idx_27_reg_469 <= ap_phi_reg_pp0_iter4_idx_27_reg_469;
        ap_phi_reg_pp0_iter5_score_12_reg_458 <= ap_phi_reg_pp0_iter4_score_12_reg_458;
        score_9_reg_392 <= ap_phi_reg_pp0_iter4_score_9_reg_392;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        ap_phi_reg_pp0_iter6_idx_26_reg_447 <= ap_phi_reg_pp0_iter5_idx_26_reg_447;
        score_11_reg_436 <= ap_phi_reg_pp0_iter5_score_11_reg_436;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_port_reg_d_read_16 <= d_read_16;
        ap_port_reg_d_read_17 <= d_read_17;
        ap_port_reg_d_read_18 <= d_read_18;
        ap_port_reg_d_read_19 <= d_read_19;
        ap_port_reg_d_read_21 <= d_read_21;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        d_read11_reg_2598 <= d_read;
        d_read_7_reg_2592 <= d_read_15;
        icmp_ln1077_reg_2639 <= icmp_ln1077_fu_611_p2;
        icmp_ln1077_reg_2639_pp0_iter1_reg <= icmp_ln1077_reg_2639;
        icmp_ln1077_reg_2639_pp0_iter2_reg <= icmp_ln1077_reg_2639_pp0_iter1_reg;
        icmp_ln1077_reg_2639_pp0_iter3_reg <= icmp_ln1077_reg_2639_pp0_iter2_reg;
        icmp_ln1077_reg_2639_pp0_iter4_reg <= icmp_ln1077_reg_2639_pp0_iter3_reg;
        icmp_ln1077_reg_2639_pp0_iter5_reg <= icmp_ln1077_reg_2639_pp0_iter4_reg;
        icmp_ln1077_reg_2639_pp0_iter6_reg <= icmp_ln1077_reg_2639_pp0_iter5_reg;
        n_regions_read_reg_2604 <= n_regions;
        n_regions_read_reg_2604_pp0_iter1_reg <= n_regions_read_reg_2604;
        n_regions_read_reg_2604_pp0_iter2_reg <= n_regions_read_reg_2604_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln1077_9_fu_1246_p2 == 1'd0) & (icmp_ln1077_8_fu_1241_p2 == 1'd0) & (icmp_ln1077_7_fu_1223_p2 == 1'd0) & (icmp_ln1077_6_fu_1193_p2 == 1'd0) & (icmp_ln1077_5_fu_1172_p2 == 1'd0) & (icmp_ln1077_4_fu_1141_p2 == 1'd0) & (or_ln39_2_fu_1135_p2 == 1'd0) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage4) & (icmp_ln1077_reg_2639 == 1'd0))) begin
        icmp_ln1077_10_reg_2847 <= icmp_ln1077_10_fu_1251_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        icmp_ln1077_10_reg_2847_pp0_iter1_reg <= icmp_ln1077_10_reg_2847;
        icmp_ln1077_10_reg_2847_pp0_iter2_reg <= icmp_ln1077_10_reg_2847_pp0_iter1_reg;
        icmp_ln1077_10_reg_2847_pp0_iter3_reg <= icmp_ln1077_10_reg_2847_pp0_iter2_reg;
        icmp_ln1077_10_reg_2847_pp0_iter4_reg <= icmp_ln1077_10_reg_2847_pp0_iter3_reg;
        icmp_ln1077_10_reg_2847_pp0_iter5_reg <= icmp_ln1077_10_reg_2847_pp0_iter4_reg;
        icmp_ln1077_10_reg_2847_pp0_iter6_reg <= icmp_ln1077_10_reg_2847_pp0_iter5_reg;
        icmp_ln1077_11_reg_2851_pp0_iter1_reg <= icmp_ln1077_11_reg_2851;
        icmp_ln1077_11_reg_2851_pp0_iter2_reg <= icmp_ln1077_11_reg_2851_pp0_iter1_reg;
        icmp_ln1077_11_reg_2851_pp0_iter3_reg <= icmp_ln1077_11_reg_2851_pp0_iter2_reg;
        icmp_ln1077_11_reg_2851_pp0_iter4_reg <= icmp_ln1077_11_reg_2851_pp0_iter3_reg;
        icmp_ln1077_11_reg_2851_pp0_iter5_reg <= icmp_ln1077_11_reg_2851_pp0_iter4_reg;
        icmp_ln1077_11_reg_2851_pp0_iter6_reg <= icmp_ln1077_11_reg_2851_pp0_iter5_reg;
        icmp_ln1077_12_reg_2855_pp0_iter1_reg <= icmp_ln1077_12_reg_2855;
        icmp_ln1077_12_reg_2855_pp0_iter2_reg <= icmp_ln1077_12_reg_2855_pp0_iter1_reg;
        icmp_ln1077_12_reg_2855_pp0_iter3_reg <= icmp_ln1077_12_reg_2855_pp0_iter2_reg;
        icmp_ln1077_12_reg_2855_pp0_iter4_reg <= icmp_ln1077_12_reg_2855_pp0_iter3_reg;
        icmp_ln1077_12_reg_2855_pp0_iter5_reg <= icmp_ln1077_12_reg_2855_pp0_iter4_reg;
        icmp_ln1077_12_reg_2855_pp0_iter6_reg <= icmp_ln1077_12_reg_2855_pp0_iter5_reg;
        icmp_ln1077_13_reg_2859_pp0_iter1_reg <= icmp_ln1077_13_reg_2859;
        icmp_ln1077_13_reg_2859_pp0_iter2_reg <= icmp_ln1077_13_reg_2859_pp0_iter1_reg;
        icmp_ln1077_13_reg_2859_pp0_iter3_reg <= icmp_ln1077_13_reg_2859_pp0_iter2_reg;
        icmp_ln1077_13_reg_2859_pp0_iter4_reg <= icmp_ln1077_13_reg_2859_pp0_iter3_reg;
        icmp_ln1077_13_reg_2859_pp0_iter5_reg <= icmp_ln1077_13_reg_2859_pp0_iter4_reg;
        icmp_ln1077_13_reg_2859_pp0_iter6_reg <= icmp_ln1077_13_reg_2859_pp0_iter5_reg;
        icmp_ln1077_14_reg_2863_pp0_iter1_reg <= icmp_ln1077_14_reg_2863;
        icmp_ln1077_14_reg_2863_pp0_iter2_reg <= icmp_ln1077_14_reg_2863_pp0_iter1_reg;
        icmp_ln1077_14_reg_2863_pp0_iter3_reg <= icmp_ln1077_14_reg_2863_pp0_iter2_reg;
        icmp_ln1077_14_reg_2863_pp0_iter4_reg <= icmp_ln1077_14_reg_2863_pp0_iter3_reg;
        icmp_ln1077_14_reg_2863_pp0_iter5_reg <= icmp_ln1077_14_reg_2863_pp0_iter4_reg;
        icmp_ln1077_14_reg_2863_pp0_iter6_reg <= icmp_ln1077_14_reg_2863_pp0_iter5_reg;
        icmp_ln1077_15_reg_2867_pp0_iter1_reg <= icmp_ln1077_15_reg_2867;
        icmp_ln1077_15_reg_2867_pp0_iter2_reg <= icmp_ln1077_15_reg_2867_pp0_iter1_reg;
        icmp_ln1077_15_reg_2867_pp0_iter3_reg <= icmp_ln1077_15_reg_2867_pp0_iter2_reg;
        icmp_ln1077_15_reg_2867_pp0_iter4_reg <= icmp_ln1077_15_reg_2867_pp0_iter3_reg;
        icmp_ln1077_15_reg_2867_pp0_iter5_reg <= icmp_ln1077_15_reg_2867_pp0_iter4_reg;
        icmp_ln1077_15_reg_2867_pp0_iter6_reg <= icmp_ln1077_15_reg_2867_pp0_iter5_reg;
        icmp_ln1077_16_reg_2871_pp0_iter1_reg <= icmp_ln1077_16_reg_2871;
        icmp_ln1077_16_reg_2871_pp0_iter2_reg <= icmp_ln1077_16_reg_2871_pp0_iter1_reg;
        icmp_ln1077_16_reg_2871_pp0_iter3_reg <= icmp_ln1077_16_reg_2871_pp0_iter2_reg;
        icmp_ln1077_16_reg_2871_pp0_iter4_reg <= icmp_ln1077_16_reg_2871_pp0_iter3_reg;
        icmp_ln1077_16_reg_2871_pp0_iter5_reg <= icmp_ln1077_16_reg_2871_pp0_iter4_reg;
        icmp_ln1077_16_reg_2871_pp0_iter6_reg <= icmp_ln1077_16_reg_2871_pp0_iter5_reg;
        icmp_ln1077_17_reg_2875_pp0_iter1_reg <= icmp_ln1077_17_reg_2875;
        icmp_ln1077_17_reg_2875_pp0_iter2_reg <= icmp_ln1077_17_reg_2875_pp0_iter1_reg;
        icmp_ln1077_17_reg_2875_pp0_iter3_reg <= icmp_ln1077_17_reg_2875_pp0_iter2_reg;
        icmp_ln1077_17_reg_2875_pp0_iter4_reg <= icmp_ln1077_17_reg_2875_pp0_iter3_reg;
        icmp_ln1077_17_reg_2875_pp0_iter5_reg <= icmp_ln1077_17_reg_2875_pp0_iter4_reg;
        icmp_ln1077_17_reg_2875_pp0_iter6_reg <= icmp_ln1077_17_reg_2875_pp0_iter5_reg;
        icmp_ln1077_18_reg_2879_pp0_iter1_reg <= icmp_ln1077_18_reg_2879;
        icmp_ln1077_18_reg_2879_pp0_iter2_reg <= icmp_ln1077_18_reg_2879_pp0_iter1_reg;
        icmp_ln1077_18_reg_2879_pp0_iter3_reg <= icmp_ln1077_18_reg_2879_pp0_iter2_reg;
        icmp_ln1077_18_reg_2879_pp0_iter4_reg <= icmp_ln1077_18_reg_2879_pp0_iter3_reg;
        icmp_ln1077_18_reg_2879_pp0_iter5_reg <= icmp_ln1077_18_reg_2879_pp0_iter4_reg;
        icmp_ln1077_18_reg_2879_pp0_iter6_reg <= icmp_ln1077_18_reg_2879_pp0_iter5_reg;
        icmp_ln1077_19_reg_2883_pp0_iter1_reg <= icmp_ln1077_19_reg_2883;
        icmp_ln1077_19_reg_2883_pp0_iter2_reg <= icmp_ln1077_19_reg_2883_pp0_iter1_reg;
        icmp_ln1077_19_reg_2883_pp0_iter3_reg <= icmp_ln1077_19_reg_2883_pp0_iter2_reg;
        icmp_ln1077_19_reg_2883_pp0_iter4_reg <= icmp_ln1077_19_reg_2883_pp0_iter3_reg;
        icmp_ln1077_19_reg_2883_pp0_iter5_reg <= icmp_ln1077_19_reg_2883_pp0_iter4_reg;
        icmp_ln1077_19_reg_2883_pp0_iter6_reg <= icmp_ln1077_19_reg_2883_pp0_iter5_reg;
        icmp_ln1077_21_reg_2972_pp0_iter2_reg <= icmp_ln1077_21_reg_2972;
        icmp_ln1077_21_reg_2972_pp0_iter3_reg <= icmp_ln1077_21_reg_2972_pp0_iter2_reg;
        icmp_ln1077_21_reg_2972_pp0_iter4_reg <= icmp_ln1077_21_reg_2972_pp0_iter3_reg;
        icmp_ln1077_21_reg_2972_pp0_iter5_reg <= icmp_ln1077_21_reg_2972_pp0_iter4_reg;
        icmp_ln1077_21_reg_2972_pp0_iter6_reg <= icmp_ln1077_21_reg_2972_pp0_iter5_reg;
        icmp_ln1077_23_reg_3005_pp0_iter3_reg <= icmp_ln1077_23_reg_3005;
        icmp_ln1077_23_reg_3005_pp0_iter4_reg <= icmp_ln1077_23_reg_3005_pp0_iter3_reg;
        icmp_ln1077_23_reg_3005_pp0_iter5_reg <= icmp_ln1077_23_reg_3005_pp0_iter4_reg;
        icmp_ln1077_23_reg_3005_pp0_iter6_reg <= icmp_ln1077_23_reg_3005_pp0_iter5_reg;
        icmp_ln1077_4_reg_2801_pp0_iter1_reg <= icmp_ln1077_4_reg_2801;
        icmp_ln1077_4_reg_2801_pp0_iter2_reg <= icmp_ln1077_4_reg_2801_pp0_iter1_reg;
        icmp_ln1077_4_reg_2801_pp0_iter3_reg <= icmp_ln1077_4_reg_2801_pp0_iter2_reg;
        icmp_ln1077_4_reg_2801_pp0_iter4_reg <= icmp_ln1077_4_reg_2801_pp0_iter3_reg;
        icmp_ln1077_4_reg_2801_pp0_iter5_reg <= icmp_ln1077_4_reg_2801_pp0_iter4_reg;
        icmp_ln1077_4_reg_2801_pp0_iter6_reg <= icmp_ln1077_4_reg_2801_pp0_iter5_reg;
        icmp_ln1077_5_reg_2810_pp0_iter1_reg <= icmp_ln1077_5_reg_2810;
        icmp_ln1077_5_reg_2810_pp0_iter2_reg <= icmp_ln1077_5_reg_2810_pp0_iter1_reg;
        icmp_ln1077_5_reg_2810_pp0_iter3_reg <= icmp_ln1077_5_reg_2810_pp0_iter2_reg;
        icmp_ln1077_5_reg_2810_pp0_iter4_reg <= icmp_ln1077_5_reg_2810_pp0_iter3_reg;
        icmp_ln1077_5_reg_2810_pp0_iter5_reg <= icmp_ln1077_5_reg_2810_pp0_iter4_reg;
        icmp_ln1077_5_reg_2810_pp0_iter6_reg <= icmp_ln1077_5_reg_2810_pp0_iter5_reg;
        icmp_ln1077_6_reg_2819_pp0_iter1_reg <= icmp_ln1077_6_reg_2819;
        icmp_ln1077_6_reg_2819_pp0_iter2_reg <= icmp_ln1077_6_reg_2819_pp0_iter1_reg;
        icmp_ln1077_6_reg_2819_pp0_iter3_reg <= icmp_ln1077_6_reg_2819_pp0_iter2_reg;
        icmp_ln1077_6_reg_2819_pp0_iter4_reg <= icmp_ln1077_6_reg_2819_pp0_iter3_reg;
        icmp_ln1077_6_reg_2819_pp0_iter5_reg <= icmp_ln1077_6_reg_2819_pp0_iter4_reg;
        icmp_ln1077_6_reg_2819_pp0_iter6_reg <= icmp_ln1077_6_reg_2819_pp0_iter5_reg;
        icmp_ln1077_7_reg_2828_pp0_iter1_reg <= icmp_ln1077_7_reg_2828;
        icmp_ln1077_7_reg_2828_pp0_iter2_reg <= icmp_ln1077_7_reg_2828_pp0_iter1_reg;
        icmp_ln1077_7_reg_2828_pp0_iter3_reg <= icmp_ln1077_7_reg_2828_pp0_iter2_reg;
        icmp_ln1077_7_reg_2828_pp0_iter4_reg <= icmp_ln1077_7_reg_2828_pp0_iter3_reg;
        icmp_ln1077_7_reg_2828_pp0_iter5_reg <= icmp_ln1077_7_reg_2828_pp0_iter4_reg;
        icmp_ln1077_7_reg_2828_pp0_iter6_reg <= icmp_ln1077_7_reg_2828_pp0_iter5_reg;
        icmp_ln1077_8_reg_2839_pp0_iter1_reg <= icmp_ln1077_8_reg_2839;
        icmp_ln1077_8_reg_2839_pp0_iter2_reg <= icmp_ln1077_8_reg_2839_pp0_iter1_reg;
        icmp_ln1077_8_reg_2839_pp0_iter3_reg <= icmp_ln1077_8_reg_2839_pp0_iter2_reg;
        icmp_ln1077_8_reg_2839_pp0_iter4_reg <= icmp_ln1077_8_reg_2839_pp0_iter3_reg;
        icmp_ln1077_8_reg_2839_pp0_iter5_reg <= icmp_ln1077_8_reg_2839_pp0_iter4_reg;
        icmp_ln1077_8_reg_2839_pp0_iter6_reg <= icmp_ln1077_8_reg_2839_pp0_iter5_reg;
        icmp_ln1077_9_reg_2843_pp0_iter1_reg <= icmp_ln1077_9_reg_2843;
        icmp_ln1077_9_reg_2843_pp0_iter2_reg <= icmp_ln1077_9_reg_2843_pp0_iter1_reg;
        icmp_ln1077_9_reg_2843_pp0_iter3_reg <= icmp_ln1077_9_reg_2843_pp0_iter2_reg;
        icmp_ln1077_9_reg_2843_pp0_iter4_reg <= icmp_ln1077_9_reg_2843_pp0_iter3_reg;
        icmp_ln1077_9_reg_2843_pp0_iter5_reg <= icmp_ln1077_9_reg_2843_pp0_iter4_reg;
        icmp_ln1077_9_reg_2843_pp0_iter6_reg <= icmp_ln1077_9_reg_2843_pp0_iter5_reg;
        idx_1_reg_2805_pp0_iter1_reg <= idx_1_reg_2805;
        idx_1_reg_2805_pp0_iter2_reg <= idx_1_reg_2805_pp0_iter1_reg;
        idx_1_reg_2805_pp0_iter3_reg <= idx_1_reg_2805_pp0_iter2_reg;
        idx_1_reg_2805_pp0_iter4_reg <= idx_1_reg_2805_pp0_iter3_reg;
        idx_1_reg_2805_pp0_iter5_reg <= idx_1_reg_2805_pp0_iter4_reg;
        idx_1_reg_2805_pp0_iter6_reg <= idx_1_reg_2805_pp0_iter5_reg;
        idx_2_reg_2814_pp0_iter1_reg <= idx_2_reg_2814;
        idx_2_reg_2814_pp0_iter2_reg <= idx_2_reg_2814_pp0_iter1_reg;
        idx_2_reg_2814_pp0_iter3_reg <= idx_2_reg_2814_pp0_iter2_reg;
        idx_2_reg_2814_pp0_iter4_reg <= idx_2_reg_2814_pp0_iter3_reg;
        idx_2_reg_2814_pp0_iter5_reg <= idx_2_reg_2814_pp0_iter4_reg;
        idx_2_reg_2814_pp0_iter6_reg <= idx_2_reg_2814_pp0_iter5_reg;
        idx_3_reg_2823_pp0_iter1_reg <= idx_3_reg_2823;
        idx_3_reg_2823_pp0_iter2_reg <= idx_3_reg_2823_pp0_iter1_reg;
        idx_3_reg_2823_pp0_iter3_reg <= idx_3_reg_2823_pp0_iter2_reg;
        idx_3_reg_2823_pp0_iter4_reg <= idx_3_reg_2823_pp0_iter3_reg;
        idx_3_reg_2823_pp0_iter5_reg <= idx_3_reg_2823_pp0_iter4_reg;
        idx_3_reg_2823_pp0_iter6_reg <= idx_3_reg_2823_pp0_iter5_reg;
        idx_4_reg_2832_pp0_iter1_reg <= idx_4_reg_2832;
        idx_4_reg_2832_pp0_iter2_reg <= idx_4_reg_2832_pp0_iter1_reg;
        idx_4_reg_2832_pp0_iter3_reg <= idx_4_reg_2832_pp0_iter2_reg;
        idx_4_reg_2832_pp0_iter4_reg <= idx_4_reg_2832_pp0_iter3_reg;
        idx_4_reg_2832_pp0_iter5_reg <= idx_4_reg_2832_pp0_iter4_reg;
        idx_4_reg_2832_pp0_iter6_reg <= idx_4_reg_2832_pp0_iter5_reg;
        idx_reg_2771_pp0_iter1_reg <= idx_reg_2771;
        idx_reg_2771_pp0_iter2_reg <= idx_reg_2771_pp0_iter1_reg;
        idx_reg_2771_pp0_iter3_reg <= idx_reg_2771_pp0_iter2_reg;
        idx_reg_2771_pp0_iter4_reg <= idx_reg_2771_pp0_iter3_reg;
        idx_reg_2771_pp0_iter5_reg <= idx_reg_2771_pp0_iter4_reg;
        idx_reg_2771_pp0_iter6_reg <= idx_reg_2771_pp0_iter5_reg;
        or_ln39_2_reg_2797_pp0_iter1_reg <= or_ln39_2_reg_2797;
        or_ln39_2_reg_2797_pp0_iter2_reg <= or_ln39_2_reg_2797_pp0_iter1_reg;
        or_ln39_2_reg_2797_pp0_iter3_reg <= or_ln39_2_reg_2797_pp0_iter2_reg;
        or_ln39_2_reg_2797_pp0_iter4_reg <= or_ln39_2_reg_2797_pp0_iter3_reg;
        or_ln39_2_reg_2797_pp0_iter5_reg <= or_ln39_2_reg_2797_pp0_iter4_reg;
        or_ln39_2_reg_2797_pp0_iter6_reg <= or_ln39_2_reg_2797_pp0_iter5_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln1077_10_fu_1251_p2 == 1'd0) & (icmp_ln1077_9_fu_1246_p2 == 1'd0) & (icmp_ln1077_8_fu_1241_p2 == 1'd0) & (icmp_ln1077_7_fu_1223_p2 == 1'd0) & (icmp_ln1077_6_fu_1193_p2 == 1'd0) & (icmp_ln1077_5_fu_1172_p2 == 1'd0) & (icmp_ln1077_4_fu_1141_p2 == 1'd0) & (or_ln39_2_fu_1135_p2 == 1'd0) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage4) & (icmp_ln1077_reg_2639 == 1'd0))) begin
        icmp_ln1077_11_reg_2851 <= icmp_ln1077_11_fu_1256_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln1077_11_fu_1256_p2 == 1'd0) & (icmp_ln1077_10_fu_1251_p2 == 1'd0) & (icmp_ln1077_9_fu_1246_p2 == 1'd0) & (icmp_ln1077_8_fu_1241_p2 == 1'd0) & (icmp_ln1077_7_fu_1223_p2 == 1'd0) & (icmp_ln1077_6_fu_1193_p2 == 1'd0) & (icmp_ln1077_5_fu_1172_p2 == 1'd0) & (icmp_ln1077_4_fu_1141_p2 == 1'd0) & (or_ln39_2_fu_1135_p2 == 1'd0) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage4) & (icmp_ln1077_reg_2639 == 1'd0))) begin
        icmp_ln1077_12_reg_2855 <= icmp_ln1077_12_fu_1261_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln1077_12_fu_1261_p2 == 1'd0) & (icmp_ln1077_11_fu_1256_p2 == 1'd0) & (icmp_ln1077_10_fu_1251_p2 == 1'd0) & (icmp_ln1077_9_fu_1246_p2 == 1'd0) & (icmp_ln1077_8_fu_1241_p2 == 1'd0) & (icmp_ln1077_7_fu_1223_p2 == 1'd0) & (icmp_ln1077_6_fu_1193_p2 == 1'd0) & (icmp_ln1077_5_fu_1172_p2 == 1'd0) & (icmp_ln1077_4_fu_1141_p2 == 1'd0) & (or_ln39_2_fu_1135_p2 == 1'd0) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage4) & (icmp_ln1077_reg_2639 == 1'd0))) begin
        icmp_ln1077_13_reg_2859 <= icmp_ln1077_13_fu_1266_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln1077_13_fu_1266_p2 == 1'd0) & (icmp_ln1077_12_fu_1261_p2 == 1'd0) & (icmp_ln1077_11_fu_1256_p2 == 1'd0) & (icmp_ln1077_10_fu_1251_p2 == 1'd0) & (icmp_ln1077_9_fu_1246_p2 == 1'd0) & (icmp_ln1077_8_fu_1241_p2 == 1'd0) & (icmp_ln1077_7_fu_1223_p2 == 1'd0) & (icmp_ln1077_6_fu_1193_p2 == 1'd0) & (icmp_ln1077_5_fu_1172_p2 == 1'd0) & (icmp_ln1077_4_fu_1141_p2 == 1'd0) & (or_ln39_2_fu_1135_p2 == 1'd0) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage4) & (icmp_ln1077_reg_2639 == 1'd0))) begin
        icmp_ln1077_14_reg_2863 <= icmp_ln1077_14_fu_1271_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln1077_14_fu_1271_p2 == 1'd0) & (icmp_ln1077_13_fu_1266_p2 == 1'd0) & (icmp_ln1077_12_fu_1261_p2 == 1'd0) & (icmp_ln1077_11_fu_1256_p2 == 1'd0) & (icmp_ln1077_10_fu_1251_p2 == 1'd0) & (icmp_ln1077_9_fu_1246_p2 == 1'd0) & (icmp_ln1077_8_fu_1241_p2 == 1'd0) & (icmp_ln1077_7_fu_1223_p2 == 1'd0) & (icmp_ln1077_6_fu_1193_p2 == 1'd0) & (icmp_ln1077_5_fu_1172_p2 == 1'd0) & (icmp_ln1077_4_fu_1141_p2 == 1'd0) & (or_ln39_2_fu_1135_p2 == 1'd0) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage4) & (icmp_ln1077_reg_2639 == 1'd0))) begin
        icmp_ln1077_15_reg_2867 <= icmp_ln1077_15_fu_1285_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln1077_15_fu_1285_p2 == 1'd0) & (icmp_ln1077_14_fu_1271_p2 == 1'd0) & (icmp_ln1077_13_fu_1266_p2 == 1'd0) & (icmp_ln1077_12_fu_1261_p2 == 1'd0) & (icmp_ln1077_11_fu_1256_p2 == 1'd0) & (icmp_ln1077_10_fu_1251_p2 == 1'd0) & (icmp_ln1077_9_fu_1246_p2 == 1'd0) & (icmp_ln1077_8_fu_1241_p2 == 1'd0) & (icmp_ln1077_7_fu_1223_p2 == 1'd0) & (icmp_ln1077_6_fu_1193_p2 == 1'd0) & (icmp_ln1077_5_fu_1172_p2 == 1'd0) & (icmp_ln1077_4_fu_1141_p2 == 1'd0) & (or_ln39_2_fu_1135_p2 == 1'd0) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage4) & (icmp_ln1077_reg_2639 == 1'd0))) begin
        icmp_ln1077_16_reg_2871 <= icmp_ln1077_16_fu_1291_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln1077_16_fu_1291_p2 == 1'd0) & (icmp_ln1077_15_fu_1285_p2 == 1'd0) & (icmp_ln1077_14_fu_1271_p2 == 1'd0) & (icmp_ln1077_13_fu_1266_p2 == 1'd0) & (icmp_ln1077_12_fu_1261_p2 == 1'd0) & (icmp_ln1077_11_fu_1256_p2 == 1'd0) & (icmp_ln1077_10_fu_1251_p2 == 1'd0) & (icmp_ln1077_9_fu_1246_p2 == 1'd0) & (icmp_ln1077_8_fu_1241_p2 == 1'd0) & (icmp_ln1077_7_fu_1223_p2 == 1'd0) & (icmp_ln1077_6_fu_1193_p2 == 1'd0) & (icmp_ln1077_5_fu_1172_p2 == 1'd0) & (icmp_ln1077_4_fu_1141_p2 == 1'd0) & (or_ln39_2_fu_1135_p2 == 1'd0) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage4) & (icmp_ln1077_reg_2639 == 1'd0))) begin
        icmp_ln1077_17_reg_2875 <= icmp_ln1077_17_fu_1296_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln1077_17_fu_1296_p2 == 1'd0) & (icmp_ln1077_16_fu_1291_p2 == 1'd0) & (icmp_ln1077_15_fu_1285_p2 == 1'd0) & (icmp_ln1077_14_fu_1271_p2 == 1'd0) & (icmp_ln1077_13_fu_1266_p2 == 1'd0) & (icmp_ln1077_12_fu_1261_p2 == 1'd0) & (icmp_ln1077_11_fu_1256_p2 == 1'd0) & (icmp_ln1077_10_fu_1251_p2 == 1'd0) & (icmp_ln1077_9_fu_1246_p2 == 1'd0) & (icmp_ln1077_8_fu_1241_p2 == 1'd0) & (icmp_ln1077_7_fu_1223_p2 == 1'd0) & (icmp_ln1077_6_fu_1193_p2 == 1'd0) & (icmp_ln1077_5_fu_1172_p2 == 1'd0) & (icmp_ln1077_4_fu_1141_p2 == 1'd0) & (or_ln39_2_fu_1135_p2 == 1'd0) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage4) & (icmp_ln1077_reg_2639 == 1'd0))) begin
        icmp_ln1077_18_reg_2879 <= icmp_ln1077_18_fu_1301_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln1077_18_fu_1301_p2 == 1'd0) & (icmp_ln1077_17_fu_1296_p2 == 1'd0) & (icmp_ln1077_16_fu_1291_p2 == 1'd0) & (icmp_ln1077_15_fu_1285_p2 == 1'd0) & (icmp_ln1077_14_fu_1271_p2 == 1'd0) & (icmp_ln1077_13_fu_1266_p2 == 1'd0) & (icmp_ln1077_12_fu_1261_p2 == 1'd0) & (icmp_ln1077_11_fu_1256_p2 == 1'd0) & (icmp_ln1077_10_fu_1251_p2 == 1'd0) & (icmp_ln1077_9_fu_1246_p2 == 1'd0) & (icmp_ln1077_8_fu_1241_p2 == 1'd0) & (icmp_ln1077_7_fu_1223_p2 == 1'd0) & (icmp_ln1077_6_fu_1193_p2 == 1'd0) & (icmp_ln1077_5_fu_1172_p2 == 1'd0) & (icmp_ln1077_4_fu_1141_p2 == 1'd0) & (or_ln39_2_fu_1135_p2 == 1'd0) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage4) & (icmp_ln1077_reg_2639 == 1'd0))) begin
        icmp_ln1077_19_reg_2883 <= icmp_ln1077_19_fu_1306_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (icmp_ln1077_19_reg_2883 == 1'd0) & (icmp_ln1077_18_reg_2879 == 1'd0) & (icmp_ln1077_17_reg_2875 == 1'd0) & (icmp_ln1077_16_reg_2871 == 1'd0) & (icmp_ln1077_15_reg_2867 == 1'd0) & (icmp_ln1077_14_reg_2863 == 1'd0) & (icmp_ln1077_13_reg_2859 == 1'd0) & (icmp_ln1077_12_reg_2855 == 1'd0) & (icmp_ln1077_11_reg_2851 == 1'd0) & (icmp_ln1077_10_reg_2847 == 1'd0) & (icmp_ln1077_9_reg_2843 == 1'd0) & (icmp_ln1077_8_reg_2839 == 1'd0) & (icmp_ln1077_7_reg_2828 == 1'd0) & (icmp_ln1077_6_reg_2819 == 1'd0) & (icmp_ln1077_5_reg_2810 == 1'd0) & (icmp_ln1077_4_reg_2801 == 1'd0) & (or_ln39_2_reg_2797 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b1 == ap_ce) & (icmp_ln1077_reg_2639 == 1'd0))) begin
        icmp_ln1077_20_reg_2953 <= icmp_ln1077_20_fu_1570_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b1 == ap_ce))) begin
        icmp_ln1077_20_reg_2953_pp0_iter1_reg <= icmp_ln1077_20_reg_2953;
        icmp_ln1077_20_reg_2953_pp0_iter2_reg <= icmp_ln1077_20_reg_2953_pp0_iter1_reg;
        icmp_ln1077_20_reg_2953_pp0_iter3_reg <= icmp_ln1077_20_reg_2953_pp0_iter2_reg;
        icmp_ln1077_20_reg_2953_pp0_iter4_reg <= icmp_ln1077_20_reg_2953_pp0_iter3_reg;
        icmp_ln1077_20_reg_2953_pp0_iter5_reg <= icmp_ln1077_20_reg_2953_pp0_iter4_reg;
        icmp_ln1077_22_reg_2986_pp0_iter2_reg <= icmp_ln1077_22_reg_2986;
        icmp_ln1077_22_reg_2986_pp0_iter3_reg <= icmp_ln1077_22_reg_2986_pp0_iter2_reg;
        icmp_ln1077_22_reg_2986_pp0_iter4_reg <= icmp_ln1077_22_reg_2986_pp0_iter3_reg;
        icmp_ln1077_22_reg_2986_pp0_iter5_reg <= icmp_ln1077_22_reg_2986_pp0_iter4_reg;
        icmp_ln1077_24_reg_3019_pp0_iter3_reg <= icmp_ln1077_24_reg_3019;
        icmp_ln1077_24_reg_3019_pp0_iter4_reg <= icmp_ln1077_24_reg_3019_pp0_iter3_reg;
        icmp_ln1077_24_reg_3019_pp0_iter5_reg <= icmp_ln1077_24_reg_3019_pp0_iter4_reg;
        icmp_ln1077_25_reg_3023_pp0_iter3_reg <= icmp_ln1077_25_reg_3023;
        icmp_ln1077_25_reg_3023_pp0_iter4_reg <= icmp_ln1077_25_reg_3023_pp0_iter3_reg;
        icmp_ln1077_25_reg_3023_pp0_iter5_reg <= icmp_ln1077_25_reg_3023_pp0_iter4_reg;
        icmp_ln1077_26_reg_3027_pp0_iter3_reg <= icmp_ln1077_26_reg_3027;
        icmp_ln1077_26_reg_3027_pp0_iter4_reg <= icmp_ln1077_26_reg_3027_pp0_iter3_reg;
        icmp_ln1077_26_reg_3027_pp0_iter5_reg <= icmp_ln1077_26_reg_3027_pp0_iter4_reg;
        icmp_ln1077_27_reg_3031_pp0_iter3_reg <= icmp_ln1077_27_reg_3031;
        icmp_ln1077_27_reg_3031_pp0_iter4_reg <= icmp_ln1077_27_reg_3031_pp0_iter3_reg;
        icmp_ln1077_27_reg_3031_pp0_iter5_reg <= icmp_ln1077_27_reg_3031_pp0_iter4_reg;
        icmp_ln1077_28_reg_3035_pp0_iter3_reg <= icmp_ln1077_28_reg_3035;
        icmp_ln1077_28_reg_3035_pp0_iter4_reg <= icmp_ln1077_28_reg_3035_pp0_iter3_reg;
        icmp_ln1077_28_reg_3035_pp0_iter5_reg <= icmp_ln1077_28_reg_3035_pp0_iter4_reg;
        icmp_ln1077_29_reg_3039_pp0_iter3_reg <= icmp_ln1077_29_reg_3039;
        icmp_ln1077_29_reg_3039_pp0_iter4_reg <= icmp_ln1077_29_reg_3039_pp0_iter3_reg;
        icmp_ln1077_29_reg_3039_pp0_iter5_reg <= icmp_ln1077_29_reg_3039_pp0_iter4_reg;
        icmp_ln1077_30_reg_3043_pp0_iter3_reg <= icmp_ln1077_30_reg_3043;
        icmp_ln1077_30_reg_3043_pp0_iter4_reg <= icmp_ln1077_30_reg_3043_pp0_iter3_reg;
        icmp_ln1077_30_reg_3043_pp0_iter5_reg <= icmp_ln1077_30_reg_3043_pp0_iter4_reg;
        icmp_ln1077_31_reg_3047_pp0_iter3_reg <= icmp_ln1077_31_reg_3047;
        icmp_ln1077_31_reg_3047_pp0_iter4_reg <= icmp_ln1077_31_reg_3047_pp0_iter3_reg;
        icmp_ln1077_31_reg_3047_pp0_iter5_reg <= icmp_ln1077_31_reg_3047_pp0_iter4_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln1077_20_reg_2953 == 1'd0) & (icmp_ln1077_19_reg_2883 == 1'd0) & (icmp_ln1077_18_reg_2879 == 1'd0) & (icmp_ln1077_17_reg_2875 == 1'd0) & (icmp_ln1077_16_reg_2871 == 1'd0) & (icmp_ln1077_15_reg_2867 == 1'd0) & (icmp_ln1077_14_reg_2863 == 1'd0) & (icmp_ln1077_13_reg_2859 == 1'd0) & (icmp_ln1077_12_reg_2855 == 1'd0) & (icmp_ln1077_11_reg_2851 == 1'd0) & (icmp_ln1077_10_reg_2847 == 1'd0) & (icmp_ln1077_9_reg_2843 == 1'd0) & (icmp_ln1077_8_reg_2839 == 1'd0) & (icmp_ln1077_7_reg_2828 == 1'd0) & (icmp_ln1077_6_reg_2819 == 1'd0) & (icmp_ln1077_5_reg_2810 == 1'd0) & (icmp_ln1077_4_reg_2801 == 1'd0) & (or_ln39_2_reg_2797 == 1'd0) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage4) & (icmp_ln1077_reg_2639_pp0_iter1_reg == 1'd0))) begin
        icmp_ln1077_21_reg_2972 <= icmp_ln1077_21_fu_1640_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1077_21_reg_2972 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (icmp_ln1077_20_reg_2953 == 1'd0) & (icmp_ln1077_19_reg_2883_pp0_iter1_reg == 1'd0) & (icmp_ln1077_18_reg_2879_pp0_iter1_reg == 1'd0) & (icmp_ln1077_17_reg_2875_pp0_iter1_reg == 1'd0) & (icmp_ln1077_16_reg_2871_pp0_iter1_reg == 1'd0) & (icmp_ln1077_15_reg_2867_pp0_iter1_reg == 1'd0) & (icmp_ln1077_14_reg_2863_pp0_iter1_reg == 1'd0) & (icmp_ln1077_13_reg_2859_pp0_iter1_reg == 1'd0) & (icmp_ln1077_12_reg_2855_pp0_iter1_reg == 1'd0) & (icmp_ln1077_11_reg_2851_pp0_iter1_reg == 1'd0) & (icmp_ln1077_10_reg_2847_pp0_iter1_reg == 1'd0) & (icmp_ln1077_9_reg_2843_pp0_iter1_reg == 1'd0) & (icmp_ln1077_8_reg_2839_pp0_iter1_reg == 1'd0) & (icmp_ln1077_7_reg_2828_pp0_iter1_reg == 1'd0) & (icmp_ln1077_6_reg_2819_pp0_iter1_reg == 1'd0) & (icmp_ln1077_5_reg_2810_pp0_iter1_reg == 1'd0) & (icmp_ln1077_4_reg_2801_pp0_iter1_reg == 1'd0) & (or_ln39_2_reg_2797_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b1 == ap_ce) & (icmp_ln1077_reg_2639_pp0_iter1_reg == 1'd0))) begin
        icmp_ln1077_22_reg_2986 <= icmp_ln1077_22_fu_1711_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1077_22_reg_2986 == 1'd0) & (icmp_ln1077_21_reg_2972 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln1077_20_reg_2953_pp0_iter1_reg == 1'd0) & (icmp_ln1077_19_reg_2883_pp0_iter1_reg == 1'd0) & (icmp_ln1077_18_reg_2879_pp0_iter1_reg == 1'd0) & (icmp_ln1077_17_reg_2875_pp0_iter1_reg == 1'd0) & (icmp_ln1077_16_reg_2871_pp0_iter1_reg == 1'd0) & (icmp_ln1077_15_reg_2867_pp0_iter1_reg == 1'd0) & (icmp_ln1077_14_reg_2863_pp0_iter1_reg == 1'd0) & (icmp_ln1077_13_reg_2859_pp0_iter1_reg == 1'd0) & (icmp_ln1077_12_reg_2855_pp0_iter1_reg == 1'd0) & (icmp_ln1077_11_reg_2851_pp0_iter1_reg == 1'd0) & (icmp_ln1077_10_reg_2847_pp0_iter1_reg == 1'd0) & (icmp_ln1077_9_reg_2843_pp0_iter1_reg == 1'd0) & (icmp_ln1077_8_reg_2839_pp0_iter1_reg == 1'd0) & (icmp_ln1077_7_reg_2828_pp0_iter1_reg == 1'd0) & (icmp_ln1077_6_reg_2819_pp0_iter1_reg == 1'd0) & (icmp_ln1077_5_reg_2810_pp0_iter1_reg == 1'd0) & (icmp_ln1077_4_reg_2801_pp0_iter1_reg == 1'd0) & (or_ln39_2_reg_2797_pp0_iter1_reg == 1'd0) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage4) & (icmp_ln1077_reg_2639_pp0_iter2_reg == 1'd0))) begin
        icmp_ln1077_23_reg_3005 <= icmp_ln1077_23_fu_1795_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1077_23_reg_3005 == 1'd0) & (icmp_ln1077_22_reg_2986 == 1'd0) & (icmp_ln1077_21_reg_2972_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (icmp_ln1077_20_reg_2953_pp0_iter1_reg == 1'd0) & (icmp_ln1077_19_reg_2883_pp0_iter2_reg == 1'd0) & (icmp_ln1077_18_reg_2879_pp0_iter2_reg == 1'd0) & (icmp_ln1077_17_reg_2875_pp0_iter2_reg == 1'd0) & (icmp_ln1077_16_reg_2871_pp0_iter2_reg == 1'd0) & (icmp_ln1077_15_reg_2867_pp0_iter2_reg == 1'd0) & (icmp_ln1077_14_reg_2863_pp0_iter2_reg == 1'd0) & (icmp_ln1077_13_reg_2859_pp0_iter2_reg == 1'd0) & (icmp_ln1077_12_reg_2855_pp0_iter2_reg == 1'd0) & (icmp_ln1077_11_reg_2851_pp0_iter2_reg == 1'd0) & (icmp_ln1077_10_reg_2847_pp0_iter2_reg == 1'd0) & (icmp_ln1077_9_reg_2843_pp0_iter2_reg == 1'd0) & (icmp_ln1077_8_reg_2839_pp0_iter2_reg == 1'd0) & (icmp_ln1077_7_reg_2828_pp0_iter2_reg == 1'd0) & (icmp_ln1077_6_reg_2819_pp0_iter2_reg == 1'd0) & (icmp_ln1077_5_reg_2810_pp0_iter2_reg == 1'd0) & (icmp_ln1077_4_reg_2801_pp0_iter2_reg == 1'd0) & (or_ln39_2_reg_2797_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b1 == ap_ce) & (icmp_ln1077_reg_2639_pp0_iter2_reg == 1'd0))) begin
        icmp_ln1077_24_reg_3019 <= icmp_ln1077_24_fu_1880_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1077_24_fu_1880_p2 == 1'd0) & (icmp_ln1077_23_reg_3005 == 1'd0) & (icmp_ln1077_22_reg_2986 == 1'd0) & (icmp_ln1077_21_reg_2972_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (icmp_ln1077_20_reg_2953_pp0_iter1_reg == 1'd0) & (icmp_ln1077_19_reg_2883_pp0_iter2_reg == 1'd0) & (icmp_ln1077_18_reg_2879_pp0_iter2_reg == 1'd0) & (icmp_ln1077_17_reg_2875_pp0_iter2_reg == 1'd0) & (icmp_ln1077_16_reg_2871_pp0_iter2_reg == 1'd0) & (icmp_ln1077_15_reg_2867_pp0_iter2_reg == 1'd0) & (icmp_ln1077_14_reg_2863_pp0_iter2_reg == 1'd0) & (icmp_ln1077_13_reg_2859_pp0_iter2_reg == 1'd0) & (icmp_ln1077_12_reg_2855_pp0_iter2_reg == 1'd0) & (icmp_ln1077_11_reg_2851_pp0_iter2_reg == 1'd0) & (icmp_ln1077_10_reg_2847_pp0_iter2_reg == 1'd0) & (icmp_ln1077_9_reg_2843_pp0_iter2_reg == 1'd0) & (icmp_ln1077_8_reg_2839_pp0_iter2_reg == 1'd0) & (icmp_ln1077_7_reg_2828_pp0_iter2_reg == 1'd0) & (icmp_ln1077_6_reg_2819_pp0_iter2_reg == 1'd0) & (icmp_ln1077_5_reg_2810_pp0_iter2_reg == 1'd0) & (icmp_ln1077_4_reg_2801_pp0_iter2_reg == 1'd0) & (or_ln39_2_reg_2797_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b1 == ap_ce) & (icmp_ln1077_reg_2639_pp0_iter2_reg == 1'd0))) begin
        icmp_ln1077_25_reg_3023 <= icmp_ln1077_25_fu_1885_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1077_25_fu_1885_p2 == 1'd0) & (icmp_ln1077_24_fu_1880_p2 == 1'd0) & (icmp_ln1077_23_reg_3005 == 1'd0) & (icmp_ln1077_22_reg_2986 == 1'd0) & (icmp_ln1077_21_reg_2972_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (icmp_ln1077_20_reg_2953_pp0_iter1_reg == 1'd0) & (icmp_ln1077_19_reg_2883_pp0_iter2_reg == 1'd0) & (icmp_ln1077_18_reg_2879_pp0_iter2_reg == 1'd0) & (icmp_ln1077_17_reg_2875_pp0_iter2_reg == 1'd0) & (icmp_ln1077_16_reg_2871_pp0_iter2_reg == 1'd0) & (icmp_ln1077_15_reg_2867_pp0_iter2_reg == 1'd0) & (icmp_ln1077_14_reg_2863_pp0_iter2_reg == 1'd0) & (icmp_ln1077_13_reg_2859_pp0_iter2_reg == 1'd0) & (icmp_ln1077_12_reg_2855_pp0_iter2_reg == 1'd0) & (icmp_ln1077_11_reg_2851_pp0_iter2_reg == 1'd0) & (icmp_ln1077_10_reg_2847_pp0_iter2_reg == 1'd0) & (icmp_ln1077_9_reg_2843_pp0_iter2_reg == 1'd0) & (icmp_ln1077_8_reg_2839_pp0_iter2_reg == 1'd0) & (icmp_ln1077_7_reg_2828_pp0_iter2_reg == 1'd0) & (icmp_ln1077_6_reg_2819_pp0_iter2_reg == 1'd0) & (icmp_ln1077_5_reg_2810_pp0_iter2_reg == 1'd0) & (icmp_ln1077_4_reg_2801_pp0_iter2_reg == 1'd0) & (or_ln39_2_reg_2797_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b1 == ap_ce) & (icmp_ln1077_reg_2639_pp0_iter2_reg == 1'd0))) begin
        icmp_ln1077_26_reg_3027 <= icmp_ln1077_26_fu_1890_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1077_26_fu_1890_p2 == 1'd0) & (icmp_ln1077_25_fu_1885_p2 == 1'd0) & (icmp_ln1077_24_fu_1880_p2 == 1'd0) & (icmp_ln1077_23_reg_3005 == 1'd0) & (icmp_ln1077_22_reg_2986 == 1'd0) & (icmp_ln1077_21_reg_2972_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (icmp_ln1077_20_reg_2953_pp0_iter1_reg == 1'd0) & (icmp_ln1077_19_reg_2883_pp0_iter2_reg == 1'd0) & (icmp_ln1077_18_reg_2879_pp0_iter2_reg == 1'd0) & (icmp_ln1077_17_reg_2875_pp0_iter2_reg == 1'd0) & (icmp_ln1077_16_reg_2871_pp0_iter2_reg == 1'd0) & (icmp_ln1077_15_reg_2867_pp0_iter2_reg == 1'd0) & (icmp_ln1077_14_reg_2863_pp0_iter2_reg == 1'd0) & (icmp_ln1077_13_reg_2859_pp0_iter2_reg == 1'd0) & (icmp_ln1077_12_reg_2855_pp0_iter2_reg == 1'd0) & (icmp_ln1077_11_reg_2851_pp0_iter2_reg == 1'd0) & (icmp_ln1077_10_reg_2847_pp0_iter2_reg == 1'd0) & (icmp_ln1077_9_reg_2843_pp0_iter2_reg == 1'd0) & (icmp_ln1077_8_reg_2839_pp0_iter2_reg == 1'd0) & (icmp_ln1077_7_reg_2828_pp0_iter2_reg == 1'd0) & (icmp_ln1077_6_reg_2819_pp0_iter2_reg == 1'd0) & (icmp_ln1077_5_reg_2810_pp0_iter2_reg == 1'd0) & (icmp_ln1077_4_reg_2801_pp0_iter2_reg == 1'd0) & (or_ln39_2_reg_2797_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b1 == ap_ce) & (icmp_ln1077_reg_2639_pp0_iter2_reg == 1'd0))) begin
        icmp_ln1077_27_reg_3031 <= icmp_ln1077_27_fu_1895_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1077_27_fu_1895_p2 == 1'd0) & (icmp_ln1077_26_fu_1890_p2 == 1'd0) & (icmp_ln1077_25_fu_1885_p2 == 1'd0) & (icmp_ln1077_24_fu_1880_p2 == 1'd0) & (icmp_ln1077_23_reg_3005 == 1'd0) & (icmp_ln1077_22_reg_2986 == 1'd0) & (icmp_ln1077_21_reg_2972_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (icmp_ln1077_20_reg_2953_pp0_iter1_reg == 1'd0) & (icmp_ln1077_19_reg_2883_pp0_iter2_reg == 1'd0) & (icmp_ln1077_18_reg_2879_pp0_iter2_reg == 1'd0) & (icmp_ln1077_17_reg_2875_pp0_iter2_reg == 1'd0) & (icmp_ln1077_16_reg_2871_pp0_iter2_reg == 1'd0) & (icmp_ln1077_15_reg_2867_pp0_iter2_reg == 1'd0) & (icmp_ln1077_14_reg_2863_pp0_iter2_reg == 1'd0) & (icmp_ln1077_13_reg_2859_pp0_iter2_reg == 1'd0) & (icmp_ln1077_12_reg_2855_pp0_iter2_reg == 1'd0) & (icmp_ln1077_11_reg_2851_pp0_iter2_reg == 1'd0) & (icmp_ln1077_10_reg_2847_pp0_iter2_reg == 1'd0) & (icmp_ln1077_9_reg_2843_pp0_iter2_reg == 1'd0) & (icmp_ln1077_8_reg_2839_pp0_iter2_reg == 1'd0) & (icmp_ln1077_7_reg_2828_pp0_iter2_reg == 1'd0) & (icmp_ln1077_6_reg_2819_pp0_iter2_reg == 1'd0) & (icmp_ln1077_5_reg_2810_pp0_iter2_reg == 1'd0) & (icmp_ln1077_4_reg_2801_pp0_iter2_reg == 1'd0) & (or_ln39_2_reg_2797_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b1 == ap_ce) & (icmp_ln1077_reg_2639_pp0_iter2_reg == 1'd0))) begin
        icmp_ln1077_28_reg_3035 <= icmp_ln1077_28_fu_1900_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1077_28_fu_1900_p2 == 1'd0) & (icmp_ln1077_27_fu_1895_p2 == 1'd0) & (icmp_ln1077_26_fu_1890_p2 == 1'd0) & (icmp_ln1077_25_fu_1885_p2 == 1'd0) & (icmp_ln1077_24_fu_1880_p2 == 1'd0) & (icmp_ln1077_23_reg_3005 == 1'd0) & (icmp_ln1077_22_reg_2986 == 1'd0) & (icmp_ln1077_21_reg_2972_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (icmp_ln1077_20_reg_2953_pp0_iter1_reg == 1'd0) & (icmp_ln1077_19_reg_2883_pp0_iter2_reg == 1'd0) & (icmp_ln1077_18_reg_2879_pp0_iter2_reg == 1'd0) & (icmp_ln1077_17_reg_2875_pp0_iter2_reg == 1'd0) & (icmp_ln1077_16_reg_2871_pp0_iter2_reg == 1'd0) & (icmp_ln1077_15_reg_2867_pp0_iter2_reg == 1'd0) & (icmp_ln1077_14_reg_2863_pp0_iter2_reg == 1'd0) & (icmp_ln1077_13_reg_2859_pp0_iter2_reg == 1'd0) & (icmp_ln1077_12_reg_2855_pp0_iter2_reg == 1'd0) & (icmp_ln1077_11_reg_2851_pp0_iter2_reg == 1'd0) & (icmp_ln1077_10_reg_2847_pp0_iter2_reg == 1'd0) & (icmp_ln1077_9_reg_2843_pp0_iter2_reg == 1'd0) & (icmp_ln1077_8_reg_2839_pp0_iter2_reg == 1'd0) & (icmp_ln1077_7_reg_2828_pp0_iter2_reg == 1'd0) & (icmp_ln1077_6_reg_2819_pp0_iter2_reg == 1'd0) & (icmp_ln1077_5_reg_2810_pp0_iter2_reg == 1'd0) & (icmp_ln1077_4_reg_2801_pp0_iter2_reg == 1'd0) & (or_ln39_2_reg_2797_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b1 == ap_ce) & (icmp_ln1077_reg_2639_pp0_iter2_reg == 1'd0))) begin
        icmp_ln1077_29_reg_3039 <= icmp_ln1077_29_fu_1905_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1077_29_fu_1905_p2 == 1'd0) & (icmp_ln1077_28_fu_1900_p2 == 1'd0) & (icmp_ln1077_27_fu_1895_p2 == 1'd0) & (icmp_ln1077_26_fu_1890_p2 == 1'd0) & (icmp_ln1077_25_fu_1885_p2 == 1'd0) & (icmp_ln1077_24_fu_1880_p2 == 1'd0) & (icmp_ln1077_23_reg_3005 == 1'd0) & (icmp_ln1077_22_reg_2986 == 1'd0) & (icmp_ln1077_21_reg_2972_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (icmp_ln1077_20_reg_2953_pp0_iter1_reg == 1'd0) & (icmp_ln1077_19_reg_2883_pp0_iter2_reg == 1'd0) & (icmp_ln1077_18_reg_2879_pp0_iter2_reg == 1'd0) & (icmp_ln1077_17_reg_2875_pp0_iter2_reg == 1'd0) & (icmp_ln1077_16_reg_2871_pp0_iter2_reg == 1'd0) & (icmp_ln1077_15_reg_2867_pp0_iter2_reg == 1'd0) & (icmp_ln1077_14_reg_2863_pp0_iter2_reg == 1'd0) & (icmp_ln1077_13_reg_2859_pp0_iter2_reg == 1'd0) & (icmp_ln1077_12_reg_2855_pp0_iter2_reg == 1'd0) & (icmp_ln1077_11_reg_2851_pp0_iter2_reg == 1'd0) & (icmp_ln1077_10_reg_2847_pp0_iter2_reg == 1'd0) & (icmp_ln1077_9_reg_2843_pp0_iter2_reg == 1'd0) & (icmp_ln1077_8_reg_2839_pp0_iter2_reg == 1'd0) & (icmp_ln1077_7_reg_2828_pp0_iter2_reg == 1'd0) & (icmp_ln1077_6_reg_2819_pp0_iter2_reg == 1'd0) & (icmp_ln1077_5_reg_2810_pp0_iter2_reg == 1'd0) & (icmp_ln1077_4_reg_2801_pp0_iter2_reg == 1'd0) & (or_ln39_2_reg_2797_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b1 == ap_ce) & (icmp_ln1077_reg_2639_pp0_iter2_reg == 1'd0))) begin
        icmp_ln1077_30_reg_3043 <= icmp_ln1077_30_fu_1910_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1077_30_fu_1910_p2 == 1'd0) & (icmp_ln1077_29_fu_1905_p2 == 1'd0) & (icmp_ln1077_28_fu_1900_p2 == 1'd0) & (icmp_ln1077_27_fu_1895_p2 == 1'd0) & (icmp_ln1077_26_fu_1890_p2 == 1'd0) & (icmp_ln1077_25_fu_1885_p2 == 1'd0) & (icmp_ln1077_24_fu_1880_p2 == 1'd0) & (icmp_ln1077_23_reg_3005 == 1'd0) & (icmp_ln1077_22_reg_2986 == 1'd0) & (icmp_ln1077_21_reg_2972_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (icmp_ln1077_20_reg_2953_pp0_iter1_reg == 1'd0) & (icmp_ln1077_19_reg_2883_pp0_iter2_reg == 1'd0) & (icmp_ln1077_18_reg_2879_pp0_iter2_reg == 1'd0) & (icmp_ln1077_17_reg_2875_pp0_iter2_reg == 1'd0) & (icmp_ln1077_16_reg_2871_pp0_iter2_reg == 1'd0) & (icmp_ln1077_15_reg_2867_pp0_iter2_reg == 1'd0) & (icmp_ln1077_14_reg_2863_pp0_iter2_reg == 1'd0) & (icmp_ln1077_13_reg_2859_pp0_iter2_reg == 1'd0) & (icmp_ln1077_12_reg_2855_pp0_iter2_reg == 1'd0) & (icmp_ln1077_11_reg_2851_pp0_iter2_reg == 1'd0) & (icmp_ln1077_10_reg_2847_pp0_iter2_reg == 1'd0) & (icmp_ln1077_9_reg_2843_pp0_iter2_reg == 1'd0) & (icmp_ln1077_8_reg_2839_pp0_iter2_reg == 1'd0) & (icmp_ln1077_7_reg_2828_pp0_iter2_reg == 1'd0) & (icmp_ln1077_6_reg_2819_pp0_iter2_reg == 1'd0) & (icmp_ln1077_5_reg_2810_pp0_iter2_reg == 1'd0) & (icmp_ln1077_4_reg_2801_pp0_iter2_reg == 1'd0) & (or_ln39_2_reg_2797_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b1 == ap_ce) & (icmp_ln1077_reg_2639_pp0_iter2_reg == 1'd0))) begin
        icmp_ln1077_31_reg_3047 <= icmp_ln1077_31_fu_1924_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (or_ln39_2_fu_1135_p2 == 1'd0) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage4) & (icmp_ln1077_reg_2639 == 1'd0))) begin
        icmp_ln1077_4_reg_2801 <= icmp_ln1077_4_fu_1141_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln1077_4_fu_1141_p2 == 1'd0) & (or_ln39_2_fu_1135_p2 == 1'd0) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage4) & (icmp_ln1077_reg_2639 == 1'd0))) begin
        icmp_ln1077_5_reg_2810 <= icmp_ln1077_5_fu_1172_p2;
        idx_1_reg_2805 <= idx_1_fu_1160_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln1077_5_fu_1172_p2 == 1'd0) & (icmp_ln1077_4_fu_1141_p2 == 1'd0) & (or_ln39_2_fu_1135_p2 == 1'd0) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage4) & (icmp_ln1077_reg_2639 == 1'd0))) begin
        icmp_ln1077_6_reg_2819 <= icmp_ln1077_6_fu_1193_p2;
        idx_2_reg_2814 <= idx_2_fu_1181_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln1077_6_fu_1193_p2 == 1'd0) & (icmp_ln1077_5_fu_1172_p2 == 1'd0) & (icmp_ln1077_4_fu_1141_p2 == 1'd0) & (or_ln39_2_fu_1135_p2 == 1'd0) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage4) & (icmp_ln1077_reg_2639 == 1'd0))) begin
        icmp_ln1077_7_reg_2828 <= icmp_ln1077_7_fu_1223_p2;
        idx_3_reg_2823 <= idx_3_fu_1202_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln1077_7_fu_1223_p2 == 1'd0) & (icmp_ln1077_6_fu_1193_p2 == 1'd0) & (icmp_ln1077_5_fu_1172_p2 == 1'd0) & (icmp_ln1077_4_fu_1141_p2 == 1'd0) & (or_ln39_2_fu_1135_p2 == 1'd0) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage4) & (icmp_ln1077_reg_2639 == 1'd0))) begin
        icmp_ln1077_8_reg_2839 <= icmp_ln1077_8_fu_1241_p2;
        idx_4_reg_2832 <= idx_4_fu_1233_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln1077_8_fu_1241_p2 == 1'd0) & (icmp_ln1077_7_fu_1223_p2 == 1'd0) & (icmp_ln1077_6_fu_1193_p2 == 1'd0) & (icmp_ln1077_5_fu_1172_p2 == 1'd0) & (icmp_ln1077_4_fu_1141_p2 == 1'd0) & (or_ln39_2_fu_1135_p2 == 1'd0) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage4) & (icmp_ln1077_reg_2639 == 1'd0))) begin
        icmp_ln1077_9_reg_2843 <= icmp_ln1077_9_fu_1246_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln1077_reg_2639 == 1'd0))) begin
        icmp_ln57_10_reg_2746 <= icmp_ln57_10_fu_920_p2;
        icmp_ln57_11_reg_2751 <= icmp_ln57_11_fu_926_p2;
        icmp_ln57_14_reg_2756 <= icmp_ln57_14_fu_950_p2;
        icmp_ln57_15_reg_2761 <= icmp_ln57_15_fu_956_p2;
        or_ln57_9_reg_2766 <= or_ln57_9_fu_962_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln1077_fu_611_p2 == 1'd0))) begin
        icmp_ln57_12_reg_2643 <= icmp_ln57_12_fu_635_p2;
        icmp_ln57_13_reg_2648 <= icmp_ln57_13_fu_641_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1077_30_reg_3043_pp0_iter5_reg == 1'd0) & (icmp_ln1077_29_reg_3039_pp0_iter5_reg == 1'd0) & (icmp_ln1077_28_reg_3035_pp0_iter5_reg == 1'd0) & (icmp_ln1077_27_reg_3031_pp0_iter5_reg == 1'd0) & (icmp_ln1077_26_reg_3027_pp0_iter5_reg == 1'd0) & (icmp_ln1077_25_reg_3023_pp0_iter5_reg == 1'd0) & (icmp_ln1077_24_reg_3019_pp0_iter5_reg == 1'd0) & (icmp_ln1077_23_reg_3005_pp0_iter6_reg == 1'd0) & (icmp_ln1077_22_reg_2986_pp0_iter5_reg == 1'd0) & (icmp_ln1077_21_reg_2972_pp0_iter6_reg == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (icmp_ln1077_20_reg_2953_pp0_iter5_reg == 1'd0) & (icmp_ln1077_19_reg_2883_pp0_iter6_reg == 1'd0) & (icmp_ln1077_18_reg_2879_pp0_iter6_reg == 1'd0) & (icmp_ln1077_17_reg_2875_pp0_iter6_reg == 1'd0) & (icmp_ln1077_16_reg_2871_pp0_iter6_reg == 1'd0) & (icmp_ln1077_15_reg_2867_pp0_iter6_reg == 1'd0) & (icmp_ln1077_14_reg_2863_pp0_iter6_reg == 1'd0) & (icmp_ln1077_13_reg_2859_pp0_iter6_reg == 1'd0) & (icmp_ln1077_12_reg_2855_pp0_iter6_reg == 1'd0) & (icmp_ln1077_11_reg_2851_pp0_iter6_reg == 1'd0) & (icmp_ln1077_10_reg_2847_pp0_iter6_reg == 1'd0) & (icmp_ln1077_9_reg_2843_pp0_iter6_reg == 1'd0) & (icmp_ln1077_8_reg_2839_pp0_iter6_reg == 1'd0) & (icmp_ln1077_7_reg_2828_pp0_iter6_reg == 1'd0) & (icmp_ln1077_6_reg_2819_pp0_iter6_reg == 1'd0) & (icmp_ln1077_5_reg_2810_pp0_iter6_reg == 1'd0) & (icmp_ln1077_4_reg_2801_pp0_iter6_reg == 1'd0) & (or_ln39_2_reg_2797_pp0_iter6_reg == 1'd0) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage5) & (icmp_ln1077_reg_2639_pp0_iter6_reg == 1'd0) & (or_ln39_fu_2516_p2 == 1'd0))) begin
        icmp_ln62_24_reg_3181 <= icmp_ln62_24_fu_2538_p2;
        icmp_ln62_25_reg_3186 <= icmp_ln62_25_fu_2544_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (icmp_ln1077_18_reg_2879 == 1'd0) & (icmp_ln1077_17_reg_2875 == 1'd0) & (icmp_ln1077_16_reg_2871 == 1'd0) & (icmp_ln1077_15_reg_2867 == 1'd0) & (icmp_ln1077_14_reg_2863 == 1'd0) & (icmp_ln1077_13_reg_2859 == 1'd0) & (icmp_ln1077_12_reg_2855 == 1'd0) & (icmp_ln1077_11_reg_2851 == 1'd0) & (icmp_ln1077_10_reg_2847 == 1'd0) & (icmp_ln1077_9_reg_2843 == 1'd0) & (icmp_ln1077_8_reg_2839 == 1'd0) & (icmp_ln1077_7_reg_2828 == 1'd0) & (icmp_ln1077_6_reg_2819 == 1'd0) & (icmp_ln1077_5_reg_2810 == 1'd0) & (icmp_ln1077_4_reg_2801 == 1'd0) & (or_ln39_2_reg_2797 == 1'd0) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage5) & (icmp_ln1077_reg_2639 == 1'd0))) begin
        idx_15_reg_2937 <= idx_15_fu_1499_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        idx_27_reg_469 <= ap_phi_reg_pp0_iter6_idx_27_reg_469;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage4) & (icmp_ln1077_reg_2639 == 1'd0))) begin
        idx_reg_2771 <= idx_fu_1079_p2;
        or_ln39_2_reg_2797 <= or_ln39_2_fu_1135_p2;
        score_reg_2789[31 : 30] <= score_fu_1085_p3[31 : 30];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1077_30_reg_3043_pp0_iter5_reg == 1'd0) & (icmp_ln1077_29_reg_3039_pp0_iter5_reg == 1'd0) & (icmp_ln1077_28_reg_3035_pp0_iter5_reg == 1'd0) & (icmp_ln1077_27_reg_3031_pp0_iter5_reg == 1'd0) & (icmp_ln1077_26_reg_3027_pp0_iter5_reg == 1'd0) & (icmp_ln1077_25_reg_3023_pp0_iter5_reg == 1'd0) & (icmp_ln1077_24_reg_3019_pp0_iter5_reg == 1'd0) & (icmp_ln1077_23_reg_3005_pp0_iter6_reg == 1'd0) & (icmp_ln1077_22_reg_2986_pp0_iter5_reg == 1'd0) & (icmp_ln1077_21_reg_2972_pp0_iter6_reg == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (icmp_ln1077_20_reg_2953_pp0_iter5_reg == 1'd0) & (icmp_ln1077_19_reg_2883_pp0_iter6_reg == 1'd0) & (icmp_ln1077_18_reg_2879_pp0_iter6_reg == 1'd0) & (icmp_ln1077_17_reg_2875_pp0_iter6_reg == 1'd0) & (icmp_ln1077_16_reg_2871_pp0_iter6_reg == 1'd0) & (icmp_ln1077_15_reg_2867_pp0_iter6_reg == 1'd0) & (icmp_ln1077_14_reg_2863_pp0_iter6_reg == 1'd0) & (icmp_ln1077_13_reg_2859_pp0_iter6_reg == 1'd0) & (icmp_ln1077_12_reg_2855_pp0_iter6_reg == 1'd0) & (icmp_ln1077_11_reg_2851_pp0_iter6_reg == 1'd0) & (icmp_ln1077_10_reg_2847_pp0_iter6_reg == 1'd0) & (icmp_ln1077_9_reg_2843_pp0_iter6_reg == 1'd0) & (icmp_ln1077_8_reg_2839_pp0_iter6_reg == 1'd0) & (icmp_ln1077_7_reg_2828_pp0_iter6_reg == 1'd0) & (icmp_ln1077_6_reg_2819_pp0_iter6_reg == 1'd0) & (icmp_ln1077_5_reg_2810_pp0_iter6_reg == 1'd0) & (icmp_ln1077_4_reg_2801_pp0_iter6_reg == 1'd0) & (or_ln39_2_reg_2797_pp0_iter6_reg == 1'd0) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage5) & (icmp_ln1077_reg_2639_pp0_iter6_reg == 1'd0))) begin
        or_ln39_reg_3177 <= or_ln39_fu_2516_p2;
        trunc_ln35_24_reg_3172 <= trunc_ln35_24_fu_2512_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln1077_reg_2639 == 1'd0))) begin
        or_ln57_15_reg_2719 <= or_ln57_15_fu_887_p2;
        or_ln57_3_reg_2707 <= or_ln57_3_fu_839_p2;
        or_ln57_4_reg_2713 <= or_ln57_4_fu_875_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        score_10_reg_414 <= ap_phi_reg_pp0_iter5_score_10_reg_414;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b1 == ap_ce))) begin
        score_1_reg_218[31 : 30] <= ap_phi_reg_pp0_iter0_score_1_reg_218[31 : 30];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        score_2_reg_238 <= ap_phi_reg_pp0_iter1_score_2_reg_238;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b1 == ap_ce))) begin
        score_3_reg_260 <= ap_phi_reg_pp0_iter1_score_3_reg_260;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        score_4_reg_282 <= ap_phi_reg_pp0_iter2_score_4_reg_282;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b1 == ap_ce))) begin
        score_5_reg_304 <= ap_phi_reg_pp0_iter2_score_5_reg_304;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        score_6_reg_326 <= ap_phi_reg_pp0_iter3_score_6_reg_326;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b1 == ap_ce))) begin
        score_7_reg_348 <= ap_phi_reg_pp0_iter3_score_7_reg_348;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        score_8_reg_370 <= ap_phi_reg_pp0_iter4_score_8_reg_370;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln1077_reg_2639 == 1'd0))) begin
        tmp_23_reg_2697 <= grp_fu_561_p2;
        tmp_29_reg_2702 <= grp_fu_579_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln1077_reg_2639 == 1'd0))) begin
        tmp_31_reg_2736 <= grp_fu_561_p2;
        tmp_34_reg_2741 <= grp_fu_573_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (icmp_ln1077_20_reg_2953 == 1'd0) & (icmp_ln1077_19_reg_2883 == 1'd0) & (icmp_ln1077_18_reg_2879 == 1'd0) & (icmp_ln1077_17_reg_2875 == 1'd0) & (icmp_ln1077_16_reg_2871 == 1'd0) & (icmp_ln1077_15_reg_2867 == 1'd0) & (icmp_ln1077_14_reg_2863 == 1'd0) & (icmp_ln1077_13_reg_2859 == 1'd0) & (icmp_ln1077_12_reg_2855 == 1'd0) & (icmp_ln1077_11_reg_2851 == 1'd0) & (icmp_ln1077_10_reg_2847 == 1'd0) & (icmp_ln1077_9_reg_2843 == 1'd0) & (icmp_ln1077_8_reg_2839 == 1'd0) & (icmp_ln1077_7_reg_2828 == 1'd0) & (icmp_ln1077_6_reg_2819 == 1'd0) & (icmp_ln1077_5_reg_2810 == 1'd0) & (icmp_ln1077_4_reg_2801 == 1'd0) & (or_ln39_2_reg_2797 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (idx_reg_2771 == 1'd0) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage7) & (icmp_ln1077_reg_2639 == 1'd0))) begin
        tmp_46_reg_2957 <= grp_fu_561_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1077_22_reg_2986 == 1'd0) & (icmp_ln1077_21_reg_2972 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (icmp_ln1077_20_reg_2953_pp0_iter1_reg == 1'd0) & (icmp_ln1077_19_reg_2883_pp0_iter1_reg == 1'd0) & (icmp_ln1077_18_reg_2879_pp0_iter1_reg == 1'd0) & (icmp_ln1077_17_reg_2875_pp0_iter1_reg == 1'd0) & (icmp_ln1077_16_reg_2871_pp0_iter1_reg == 1'd0) & (icmp_ln1077_15_reg_2867_pp0_iter1_reg == 1'd0) & (icmp_ln1077_14_reg_2863_pp0_iter1_reg == 1'd0) & (icmp_ln1077_13_reg_2859_pp0_iter1_reg == 1'd0) & (icmp_ln1077_12_reg_2855_pp0_iter1_reg == 1'd0) & (icmp_ln1077_11_reg_2851_pp0_iter1_reg == 1'd0) & (icmp_ln1077_10_reg_2847_pp0_iter1_reg == 1'd0) & (icmp_ln1077_9_reg_2843_pp0_iter1_reg == 1'd0) & (icmp_ln1077_8_reg_2839_pp0_iter1_reg == 1'd0) & (icmp_ln1077_7_reg_2828_pp0_iter1_reg == 1'd0) & (icmp_ln1077_6_reg_2819_pp0_iter1_reg == 1'd0) & (icmp_ln1077_5_reg_2810_pp0_iter1_reg == 1'd0) & (icmp_ln1077_4_reg_2801_pp0_iter1_reg == 1'd0) & (or_ln39_2_reg_2797_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (idx_reg_2771_pp0_iter1_reg == 1'd0) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage7) & (icmp_ln1077_reg_2639_pp0_iter1_reg == 1'd0))) begin
        tmp_51_reg_2990 <= grp_fu_567_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1077_24_reg_3019 == 1'd0) & (icmp_ln1077_23_reg_3005 == 1'd0) & (icmp_ln1077_22_reg_2986_pp0_iter2_reg == 1'd0) & (icmp_ln1077_21_reg_2972_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (icmp_ln1077_20_reg_2953_pp0_iter2_reg == 1'd0) & (icmp_ln1077_19_reg_2883_pp0_iter2_reg == 1'd0) & (icmp_ln1077_18_reg_2879_pp0_iter2_reg == 1'd0) & (icmp_ln1077_17_reg_2875_pp0_iter2_reg == 1'd0) & (icmp_ln1077_16_reg_2871_pp0_iter2_reg == 1'd0) & (icmp_ln1077_15_reg_2867_pp0_iter2_reg == 1'd0) & (icmp_ln1077_14_reg_2863_pp0_iter2_reg == 1'd0) & (icmp_ln1077_13_reg_2859_pp0_iter2_reg == 1'd0) & (icmp_ln1077_12_reg_2855_pp0_iter2_reg == 1'd0) & (icmp_ln1077_11_reg_2851_pp0_iter2_reg == 1'd0) & (icmp_ln1077_10_reg_2847_pp0_iter2_reg == 1'd0) & (icmp_ln1077_9_reg_2843_pp0_iter2_reg == 1'd0) & (icmp_ln1077_8_reg_2839_pp0_iter2_reg == 1'd0) & (icmp_ln1077_7_reg_2828_pp0_iter2_reg == 1'd0) & (icmp_ln1077_6_reg_2819_pp0_iter2_reg == 1'd0) & (icmp_ln1077_5_reg_2810_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln1077_4_reg_2801_pp0_iter2_reg == 1'd0) & (or_ln39_2_reg_2797_pp0_iter2_reg == 1'd0) & (idx_reg_2771_pp0_iter2_reg == 1'd0) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage7) & (icmp_ln1077_reg_2639_pp0_iter2_reg == 1'd0))) begin
        tmp_57_reg_3052 <= grp_fu_573_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1077_26_reg_3027_pp0_iter3_reg == 1'd0) & (icmp_ln1077_25_reg_3023_pp0_iter3_reg == 1'd0) & (icmp_ln1077_24_reg_3019_pp0_iter3_reg == 1'd0) & (icmp_ln1077_23_reg_3005_pp0_iter3_reg == 1'd0) & (icmp_ln1077_22_reg_2986_pp0_iter3_reg == 1'd0) & (icmp_ln1077_21_reg_2972_pp0_iter3_reg == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (icmp_ln1077_20_reg_2953_pp0_iter3_reg == 1'd0) & (icmp_ln1077_19_reg_2883_pp0_iter3_reg == 1'd0) & (icmp_ln1077_18_reg_2879_pp0_iter3_reg == 1'd0) & (icmp_ln1077_17_reg_2875_pp0_iter3_reg == 1'd0) & (icmp_ln1077_16_reg_2871_pp0_iter3_reg == 1'd0) & (icmp_ln1077_15_reg_2867_pp0_iter3_reg == 1'd0) & (icmp_ln1077_14_reg_2863_pp0_iter3_reg == 1'd0) & (icmp_ln1077_13_reg_2859_pp0_iter3_reg == 1'd0) & (icmp_ln1077_12_reg_2855_pp0_iter3_reg == 1'd0) & (icmp_ln1077_11_reg_2851_pp0_iter3_reg == 1'd0) & (icmp_ln1077_10_reg_2847_pp0_iter3_reg == 1'd0) & (icmp_ln1077_9_reg_2843_pp0_iter3_reg == 1'd0) & (icmp_ln1077_8_reg_2839_pp0_iter3_reg == 1'd0) & (icmp_ln1077_7_reg_2828_pp0_iter3_reg == 1'd0) & (icmp_ln1077_6_reg_2819_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1077_5_reg_2810_pp0_iter3_reg == 1'd0) & (icmp_ln1077_4_reg_2801_pp0_iter3_reg == 1'd0) & (or_ln39_2_reg_2797_pp0_iter3_reg == 1'd0) & (idx_reg_2771_pp0_iter3_reg == 1'd0) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage7) & (icmp_ln1077_reg_2639_pp0_iter3_reg == 1'd0))) begin
        tmp_63_reg_3077 <= grp_fu_579_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1077_28_reg_3035_pp0_iter4_reg == 1'd0) & (icmp_ln1077_27_reg_3031_pp0_iter4_reg == 1'd0) & (icmp_ln1077_26_reg_3027_pp0_iter4_reg == 1'd0) & (icmp_ln1077_25_reg_3023_pp0_iter4_reg == 1'd0) & (icmp_ln1077_24_reg_3019_pp0_iter4_reg == 1'd0) & (icmp_ln1077_23_reg_3005_pp0_iter4_reg == 1'd0) & (icmp_ln1077_22_reg_2986_pp0_iter4_reg == 1'd0) & (icmp_ln1077_21_reg_2972_pp0_iter4_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1077_20_reg_2953_pp0_iter4_reg == 1'd0) & (icmp_ln1077_19_reg_2883_pp0_iter4_reg == 1'd0) & (icmp_ln1077_18_reg_2879_pp0_iter4_reg == 1'd0) & (icmp_ln1077_17_reg_2875_pp0_iter4_reg == 1'd0) & (icmp_ln1077_16_reg_2871_pp0_iter4_reg == 1'd0) & (icmp_ln1077_15_reg_2867_pp0_iter4_reg == 1'd0) & (icmp_ln1077_14_reg_2863_pp0_iter4_reg == 1'd0) & (icmp_ln1077_13_reg_2859_pp0_iter4_reg == 1'd0) & (icmp_ln1077_12_reg_2855_pp0_iter4_reg == 1'd0) & (icmp_ln1077_11_reg_2851_pp0_iter4_reg == 1'd0) & (icmp_ln1077_10_reg_2847_pp0_iter4_reg == 1'd0) & (icmp_ln1077_9_reg_2843_pp0_iter4_reg == 1'd0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln1077_8_reg_2839_pp0_iter4_reg == 1'd0) & (icmp_ln1077_7_reg_2828_pp0_iter4_reg == 1'd0) & (icmp_ln1077_6_reg_2819_pp0_iter4_reg == 1'd0) & (icmp_ln1077_5_reg_2810_pp0_iter4_reg == 1'd0) & (icmp_ln1077_4_reg_2801_pp0_iter4_reg == 1'd0) & (or_ln39_2_reg_2797_pp0_iter4_reg == 1'd0) & (idx_reg_2771_pp0_iter4_reg == 1'd0) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln1077_reg_2639_pp0_iter4_reg == 1'd0))) begin
        tmp_67_reg_3102 <= grp_fu_561_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1077_30_reg_3043_pp0_iter5_reg == 1'd0) & (icmp_ln1077_29_reg_3039_pp0_iter5_reg == 1'd0) & (icmp_ln1077_28_reg_3035_pp0_iter5_reg == 1'd0) & (icmp_ln1077_27_reg_3031_pp0_iter5_reg == 1'd0) & (icmp_ln1077_26_reg_3027_pp0_iter5_reg == 1'd0) & (icmp_ln1077_25_reg_3023_pp0_iter5_reg == 1'd0) & (icmp_ln1077_24_reg_3019_pp0_iter5_reg == 1'd0) & (icmp_ln1077_23_reg_3005_pp0_iter5_reg == 1'd0) & (icmp_ln1077_22_reg_2986_pp0_iter5_reg == 1'd0) & (icmp_ln1077_21_reg_2972_pp0_iter5_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1077_20_reg_2953_pp0_iter5_reg == 1'd0) & (icmp_ln1077_19_reg_2883_pp0_iter5_reg == 1'd0) & (icmp_ln1077_18_reg_2879_pp0_iter5_reg == 1'd0) & (icmp_ln1077_17_reg_2875_pp0_iter5_reg == 1'd0) & (icmp_ln1077_16_reg_2871_pp0_iter5_reg == 1'd0) & (icmp_ln1077_15_reg_2867_pp0_iter5_reg == 1'd0) & (icmp_ln1077_14_reg_2863_pp0_iter5_reg == 1'd0) & (icmp_ln1077_13_reg_2859_pp0_iter5_reg == 1'd0) & (icmp_ln1077_12_reg_2855_pp0_iter5_reg == 1'd0) & (ap_enable_reg_pp0_iter6 == 1'b1) & (icmp_ln1077_11_reg_2851_pp0_iter5_reg == 1'd0) & (icmp_ln1077_10_reg_2847_pp0_iter5_reg == 1'd0) & (icmp_ln1077_9_reg_2843_pp0_iter5_reg == 1'd0) & (icmp_ln1077_8_reg_2839_pp0_iter5_reg == 1'd0) & (icmp_ln1077_7_reg_2828_pp0_iter5_reg == 1'd0) & (icmp_ln1077_6_reg_2819_pp0_iter5_reg == 1'd0) & (icmp_ln1077_5_reg_2810_pp0_iter5_reg == 1'd0) & (icmp_ln1077_4_reg_2801_pp0_iter5_reg == 1'd0) & (or_ln39_2_reg_2797_pp0_iter5_reg == 1'd0) & (idx_reg_2771_pp0_iter5_reg == 1'd0) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln1077_reg_2639_pp0_iter5_reg == 1'd0))) begin
        tmp_71_reg_3127 <= grp_fu_567_p2;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage6_subdone) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to5 = 1'b1;
    end else begin
        ap_idle_pp0_0to5 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0_1to6 = 1'b1;
    end else begin
        ap_idle_pp0_1to6 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln1077_30_reg_3043_pp0_iter5_reg == 1'd0) & (icmp_ln1077_29_reg_3039_pp0_iter5_reg == 1'd0) & (icmp_ln1077_28_reg_3035_pp0_iter5_reg == 1'd0) & (icmp_ln1077_27_reg_3031_pp0_iter5_reg == 1'd0) & (icmp_ln1077_26_reg_3027_pp0_iter5_reg == 1'd0) & (icmp_ln1077_25_reg_3023_pp0_iter5_reg == 1'd0) & (icmp_ln1077_24_reg_3019_pp0_iter5_reg == 1'd0) & (icmp_ln1077_23_reg_3005_pp0_iter6_reg == 1'd0) & (icmp_ln1077_22_reg_2986_pp0_iter5_reg == 1'd0) & (icmp_ln1077_21_reg_2972_pp0_iter6_reg == 1'd0) & (icmp_ln1077_20_reg_2953_pp0_iter5_reg == 1'd0) & (icmp_ln1077_19_reg_2883_pp0_iter6_reg == 1'd0) & (icmp_ln1077_18_reg_2879_pp0_iter6_reg == 1'd0) & (icmp_ln1077_17_reg_2875_pp0_iter6_reg == 1'd0) & (icmp_ln1077_16_reg_2871_pp0_iter6_reg == 1'd0) & (icmp_ln1077_15_reg_2867_pp0_iter6_reg == 1'd0) & (icmp_ln1077_14_reg_2863_pp0_iter6_reg == 1'd0) & (icmp_ln1077_13_reg_2859_pp0_iter6_reg == 1'd0) & (icmp_ln1077_12_reg_2855_pp0_iter6_reg == 1'd0) & (icmp_ln1077_11_reg_2851_pp0_iter6_reg == 1'd0) & (icmp_ln1077_10_reg_2847_pp0_iter6_reg == 1'd0) & (icmp_ln1077_9_reg_2843_pp0_iter6_reg == 1'd0) & (icmp_ln1077_8_reg_2839_pp0_iter6_reg == 1'd0) & (icmp_ln1077_7_reg_2828_pp0_iter6_reg == 1'd0) & (icmp_ln1077_6_reg_2819_pp0_iter6_reg == 1'd0) & (icmp_ln1077_5_reg_2810_pp0_iter6_reg == 1'd0) & (icmp_ln1077_4_reg_2801_pp0_iter6_reg == 1'd0) & (or_ln39_2_reg_2797_pp0_iter6_reg == 1'd0) & (icmp_ln1077_reg_2639_pp0_iter6_reg == 1'd0) & (or_ln39_reg_3177 == 1'd0))) begin
        ap_phi_mux_UnifiedRetVal_phi_fu_484_p62 = zext_ln62_26_fu_2581_p1;
    end else begin
        ap_phi_mux_UnifiedRetVal_phi_fu_484_p62 = ap_phi_reg_pp0_iter6_UnifiedRetVal_reg_480;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage7_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_idle_pp0_0to5 == 1'b1) & (ap_start == 1'b0))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))))) begin
        grp_fu_561_ce = 1'b1;
    end else begin
        grp_fu_561_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln1077_reg_2639 == 1'd0))) begin
        grp_fu_561_opcode = 5'd8;
    end else if (((1'b0 == ap_block_pp0_stage1_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln1077_reg_2639 == 1'd0))) begin
        grp_fu_561_opcode = 5'd2;
    end else if ((((1'b0 == ap_block_pp0_stage7_00001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (ap_predicate_op456_fcmp_state40 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage5_00001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (ap_predicate_op436_fcmp_state38 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage6_00001) & (ap_predicate_op288_fcmp_state7 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage4_00001) & (ap_predicate_op219_fcmp_state5 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage2_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln1077_reg_2639 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln1077_fu_611_p2 == 1'd0)))) begin
        grp_fu_561_opcode = 5'd4;
    end else begin
        grp_fu_561_opcode = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_561_p0 = ap_phi_reg_pp0_iter4_score_9_reg_392;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_561_p0 = ap_phi_reg_pp0_iter4_score_8_reg_370;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_561_p0 = ap_phi_reg_pp0_iter0_score_1_reg_218;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_561_p0 = score_fu_1085_p3;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_561_p0 = ap_port_reg_d_read_19;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_561_p0 = ap_port_reg_d_read_17;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_561_p0 = d_read11_reg_2598;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_561_p0 = d_read;
    end else begin
        grp_fu_561_p0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        grp_fu_561_p1 = 32'd2139095040;
    end else if ((((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_561_p1 = 32'd0;
    end else begin
        grp_fu_561_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))))) begin
        grp_fu_567_ce = 1'b1;
    end else begin
        grp_fu_567_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln1077_reg_2639 == 1'd0))) begin
        grp_fu_567_opcode = 5'd1;
    end else if ((((1'b0 == ap_block_pp0_stage2_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln1077_reg_2639 == 1'd0)) | ((1'b0 == ap_block_pp0_stage1_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln1077_reg_2639 == 1'd0)))) begin
        grp_fu_567_opcode = 5'd2;
    end else if ((((1'b0 == ap_block_pp0_stage7_00001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (ap_predicate_op496_fcmp_state48 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage5_00001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (ap_predicate_op476_fcmp_state46 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage6_00001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op326_fcmp_state15 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage4_00001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op307_fcmp_state13 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage0_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln1077_fu_611_p2 == 1'd0)))) begin
        grp_fu_567_opcode = 5'd4;
    end else begin
        grp_fu_567_opcode = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_567_p0 = ap_phi_reg_pp0_iter5_score_11_reg_436;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_567_p0 = ap_phi_reg_pp0_iter5_score_10_reg_414;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_567_p0 = ap_phi_reg_pp0_iter1_score_3_reg_260;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_567_p0 = ap_phi_reg_pp0_iter1_score_2_reg_238;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_567_p0 = ap_port_reg_d_read_19;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_567_p0 = ap_port_reg_d_read_17;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_567_p0 = d_read_7_reg_2592;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_567_p0 = d_read_15;
    end else begin
        grp_fu_567_p0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        grp_fu_567_p1 = 32'd2139095040;
    end else if ((((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_567_p1 = 32'd0;
    end else begin
        grp_fu_567_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))))) begin
        grp_fu_573_ce = 1'b1;
    end else begin
        grp_fu_573_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage5_00001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (ap_predicate_op537_fcmp_state54 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage6_00001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op368_fcmp_state23 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage4_00001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op347_fcmp_state21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage2_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln1077_reg_2639 == 1'd0)) | ((1'b0 == ap_block_pp0_stage1_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln1077_reg_2639 == 1'd0)))) begin
        grp_fu_573_opcode = 5'd4;
    end else if ((((1'b0 == ap_block_pp0_stage3_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln1077_reg_2639 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln1077_fu_611_p2 == 1'd0)))) begin
        grp_fu_573_opcode = 5'd8;
    end else begin
        grp_fu_573_opcode = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_573_p0 = ap_phi_reg_pp0_iter6_score_12_reg_458;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_573_p0 = ap_phi_reg_pp0_iter2_score_5_reg_304;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_573_p0 = ap_phi_reg_pp0_iter2_score_4_reg_282;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_573_p0 = ap_port_reg_d_read_21;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_573_p0 = ap_port_reg_d_read_18;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_573_p0 = ap_port_reg_d_read_16;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_573_p0 = d_read_20;
    end else begin
        grp_fu_573_p0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        grp_fu_573_p1 = 32'd2139095040;
    end else if ((((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_573_p1 = 32'd0;
    end else begin
        grp_fu_573_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))))) begin
        grp_fu_579_ce = 1'b1;
    end else begin
        grp_fu_579_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage6_00001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (ap_predicate_op416_fcmp_state31 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage4_00001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (ap_predicate_op396_fcmp_state29 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        grp_fu_579_opcode = 5'd4;
    end else if ((((1'b0 == ap_block_pp0_stage2_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln1077_reg_2639 == 1'd0)) | ((1'b0 == ap_block_pp0_stage1_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln1077_reg_2639 == 1'd0)))) begin
        grp_fu_579_opcode = 5'd2;
    end else if ((((1'b0 == ap_block_pp0_stage3_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln1077_reg_2639 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln1077_fu_611_p2 == 1'd0)))) begin
        grp_fu_579_opcode = 5'd1;
    end else begin
        grp_fu_579_opcode = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_579_p0 = ap_phi_reg_pp0_iter3_score_7_reg_348;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_579_p0 = ap_phi_reg_pp0_iter3_score_6_reg_326;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_579_p0 = ap_port_reg_d_read_21;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_579_p0 = ap_port_reg_d_read_18;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_579_p0 = ap_port_reg_d_read_16;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_579_p0 = d_read_20;
    end else begin
        grp_fu_579_p0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        grp_fu_579_p1 = 32'd2139095040;
    end else if ((((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_579_p1 = 32'd0;
    end else begin
        grp_fu_579_p1 = 'bx;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_idle_pp0_1to6 == 1'b1) & (ap_start == 1'b0)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if (((1'b0 == ap_block_pp0_stage6_subdone) & (ap_reset_idle_pp0 == 1'b0))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end else if (((1'b0 == ap_block_pp0_stage6_subdone) & (ap_reset_idle_pp0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        ap_ST_fsm_pp0_stage7 : begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign and_ln57_10_fu_787_p2 = (or_ln57_6_fu_765_p2 & and_ln57_fu_781_p2);

assign and_ln57_11_fu_1010_p2 = (or_ln57_5_fu_984_p2 & and_ln57_fu_1004_p2);

assign and_ln57_12_fu_1062_p2 = (or_ln57_7_fu_988_p2 & and_ln57_fu_1056_p2);

assign and_ln57_1_fu_968_p2 = (tmp_23_reg_2697 & or_ln57_reg_2659);

assign and_ln57_2_fu_723_p2 = (or_ln57_1_fu_717_p2 & grp_fu_567_p2);

assign and_ln57_3_fu_799_p2 = (or_ln57_1_reg_2664 & grp_fu_567_p2);

assign and_ln57_4_fu_804_p2 = (or_ln57_2_reg_2669 & grp_fu_573_p2);

assign and_ln57_5_fu_972_p2 = (tmp_29_reg_2702 & or_ln57_2_reg_2669);

assign and_ln57_6_fu_976_p2 = (tmp_31_reg_2736 & or_ln57_3_reg_2707);

assign and_ln57_7_fu_892_p2 = (or_ln57_3_reg_2707 & grp_fu_567_p2);

assign and_ln57_8_fu_980_p2 = (tmp_34_reg_2741 & or_ln57_4_reg_2713);

assign and_ln57_9_fu_897_p2 = (or_ln57_4_reg_2713 & grp_fu_579_p2);

assign and_ln57_fu_1004_p2 = (xor_ln57_fu_998_p2 & xor_ln57_fu_992_p2);

assign and_ln57_fu_1056_p2 = (xor_ln57_fu_1050_p2 & xor_ln57_fu_1044_p2);

assign and_ln57_fu_682_p2 = (or_ln57_fu_676_p2 & grp_fu_561_p2);

assign and_ln57_fu_781_p2 = (xor_ln57_fu_775_p2 & xor_ln57_fu_769_p2);

assign and_ln62_10_fu_2375_p2 = (or_ln62_18_fu_2369_p2 & grp_fu_567_p2);

assign and_ln62_11_fu_2455_p2 = (tmp_71_reg_3127 & or_ln62_20_fu_2449_p2);

assign and_ln62_12_fu_2562_p2 = (or_ln62_22_fu_2558_p2 & grp_fu_573_p2);

assign and_ln62_1_fu_1615_p2 = (tmp_46_reg_2957 & or_ln62_2_fu_1609_p2);

assign and_ln62_2_fu_1685_p2 = (or_ln62_3_fu_1679_p2 & grp_fu_567_p2);

assign and_ln62_3_fu_1764_p2 = (tmp_51_reg_2990 & or_ln62_4_fu_1758_p2);

assign and_ln62_4_fu_1848_p2 = (or_ln62_6_fu_1842_p2 & grp_fu_573_p2);

assign and_ln62_5_fu_1978_p2 = (tmp_57_reg_3052 & or_ln62_8_fu_1972_p2);

assign and_ln62_6_fu_2057_p2 = (or_ln62_10_fu_2051_p2 & grp_fu_579_p2);

assign and_ln62_7_fu_2137_p2 = (tmp_63_reg_3077 & or_ln62_12_fu_2131_p2);

assign and_ln62_8_fu_2216_p2 = (or_ln62_14_fu_2210_p2 & grp_fu_561_p2);

assign and_ln62_9_fu_2296_p2 = (tmp_67_reg_3102 & or_ln62_16_fu_2290_p2);

assign and_ln62_fu_1545_p2 = (or_ln62_1_fu_1539_p2 & grp_fu_561_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[32'd7];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage1_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage2_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage3_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage4_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage5_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage6 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage6_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage7 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage7_subdone = (1'b0 == ap_ce);
end

assign ap_block_state10_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage3_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage4_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage5_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage6_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage7_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage1_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage2_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage3_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage4_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage5_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage6_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage7_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage1_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage2_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage3_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp0_stage4_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp0_stage5_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp0_stage6_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp0_stage7_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state34_pp0_stage1_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state35_pp0_stage2_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state36_pp0_stage3_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state37_pp0_stage4_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state38_pp0_stage5_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state39_pp0_stage6_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state40_pp0_stage7_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state41_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state42_pp0_stage1_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state43_pp0_stage2_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state44_pp0_stage3_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state45_pp0_stage4_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state46_pp0_stage5_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state47_pp0_stage6_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state48_pp0_stage7_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state49_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state50_pp0_stage1_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state51_pp0_stage2_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state52_pp0_stage3_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state53_pp0_stage4_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state54_pp0_stage5_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state55_pp0_stage6_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage4_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage5_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage6_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage7_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_1026 = ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7));
end

always @ (*) begin
    ap_condition_1570 = ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7));
end

always @ (*) begin
    ap_condition_1634 = ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7));
end

always @ (*) begin
    ap_condition_3486 = ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln1077_fu_611_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_3497 = ((1'b0 == ap_block_pp0_stage5_11001) & (icmp_ln1077_9_reg_2843 == 1'd1) & (icmp_ln1077_8_reg_2839 == 1'd0) & (icmp_ln1077_7_reg_2828 == 1'd0) & (icmp_ln1077_6_reg_2819 == 1'd0) & (icmp_ln1077_5_reg_2810 == 1'd0) & (icmp_ln1077_4_reg_2801 == 1'd0) & (or_ln39_2_reg_2797 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5) & (icmp_ln1077_reg_2639 == 1'd0));
end

always @ (*) begin
    ap_condition_3509 = ((1'b0 == ap_block_pp0_stage5_11001) & (icmp_ln1077_10_reg_2847 == 1'd1) & (icmp_ln1077_9_reg_2843 == 1'd0) & (icmp_ln1077_8_reg_2839 == 1'd0) & (icmp_ln1077_7_reg_2828 == 1'd0) & (icmp_ln1077_6_reg_2819 == 1'd0) & (icmp_ln1077_5_reg_2810 == 1'd0) & (icmp_ln1077_4_reg_2801 == 1'd0) & (or_ln39_2_reg_2797 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5) & (icmp_ln1077_reg_2639 == 1'd0));
end

always @ (*) begin
    ap_condition_3522 = ((1'b0 == ap_block_pp0_stage5_11001) & (icmp_ln1077_11_reg_2851 == 1'd1) & (icmp_ln1077_10_reg_2847 == 1'd0) & (icmp_ln1077_9_reg_2843 == 1'd0) & (icmp_ln1077_8_reg_2839 == 1'd0) & (icmp_ln1077_7_reg_2828 == 1'd0) & (icmp_ln1077_6_reg_2819 == 1'd0) & (icmp_ln1077_5_reg_2810 == 1'd0) & (icmp_ln1077_4_reg_2801 == 1'd0) & (or_ln39_2_reg_2797 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5) & (icmp_ln1077_reg_2639 == 1'd0));
end

always @ (*) begin
    ap_condition_3536 = ((1'b0 == ap_block_pp0_stage5_11001) & (icmp_ln1077_12_reg_2855 == 1'd1) & (icmp_ln1077_11_reg_2851 == 1'd0) & (icmp_ln1077_10_reg_2847 == 1'd0) & (icmp_ln1077_9_reg_2843 == 1'd0) & (icmp_ln1077_8_reg_2839 == 1'd0) & (icmp_ln1077_7_reg_2828 == 1'd0) & (icmp_ln1077_6_reg_2819 == 1'd0) & (icmp_ln1077_5_reg_2810 == 1'd0) & (icmp_ln1077_4_reg_2801 == 1'd0) & (or_ln39_2_reg_2797 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5) & (icmp_ln1077_reg_2639 == 1'd0));
end

always @ (*) begin
    ap_condition_3551 = ((1'b0 == ap_block_pp0_stage5_11001) & (icmp_ln1077_13_reg_2859 == 1'd1) & (icmp_ln1077_12_reg_2855 == 1'd0) & (icmp_ln1077_11_reg_2851 == 1'd0) & (icmp_ln1077_10_reg_2847 == 1'd0) & (icmp_ln1077_9_reg_2843 == 1'd0) & (icmp_ln1077_8_reg_2839 == 1'd0) & (icmp_ln1077_7_reg_2828 == 1'd0) & (icmp_ln1077_6_reg_2819 == 1'd0) & (icmp_ln1077_5_reg_2810 == 1'd0) & (icmp_ln1077_4_reg_2801 == 1'd0) & (or_ln39_2_reg_2797 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5) & (icmp_ln1077_reg_2639 == 1'd0));
end

always @ (*) begin
    ap_condition_3567 = ((1'b0 == ap_block_pp0_stage5_11001) & (icmp_ln1077_14_reg_2863 == 1'd1) & (icmp_ln1077_13_reg_2859 == 1'd0) & (icmp_ln1077_12_reg_2855 == 1'd0) & (icmp_ln1077_11_reg_2851 == 1'd0) & (icmp_ln1077_10_reg_2847 == 1'd0) & (icmp_ln1077_9_reg_2843 == 1'd0) & (icmp_ln1077_8_reg_2839 == 1'd0) & (icmp_ln1077_7_reg_2828 == 1'd0) & (icmp_ln1077_6_reg_2819 == 1'd0) & (icmp_ln1077_5_reg_2810 == 1'd0) & (icmp_ln1077_4_reg_2801 == 1'd0) & (or_ln39_2_reg_2797 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5) & (icmp_ln1077_reg_2639 == 1'd0));
end

always @ (*) begin
    ap_condition_3584 = ((1'b0 == ap_block_pp0_stage5_11001) & (icmp_ln1077_15_reg_2867 == 1'd1) & (icmp_ln1077_14_reg_2863 == 1'd0) & (icmp_ln1077_13_reg_2859 == 1'd0) & (icmp_ln1077_12_reg_2855 == 1'd0) & (icmp_ln1077_11_reg_2851 == 1'd0) & (icmp_ln1077_10_reg_2847 == 1'd0) & (icmp_ln1077_9_reg_2843 == 1'd0) & (icmp_ln1077_8_reg_2839 == 1'd0) & (icmp_ln1077_7_reg_2828 == 1'd0) & (icmp_ln1077_6_reg_2819 == 1'd0) & (icmp_ln1077_5_reg_2810 == 1'd0) & (icmp_ln1077_4_reg_2801 == 1'd0) & (or_ln39_2_reg_2797 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5) & (icmp_ln1077_reg_2639 == 1'd0));
end

always @ (*) begin
    ap_condition_3602 = ((1'b0 == ap_block_pp0_stage5_11001) & (icmp_ln1077_16_reg_2871 == 1'd1) & (icmp_ln1077_15_reg_2867 == 1'd0) & (icmp_ln1077_14_reg_2863 == 1'd0) & (icmp_ln1077_13_reg_2859 == 1'd0) & (icmp_ln1077_12_reg_2855 == 1'd0) & (icmp_ln1077_11_reg_2851 == 1'd0) & (icmp_ln1077_10_reg_2847 == 1'd0) & (icmp_ln1077_9_reg_2843 == 1'd0) & (icmp_ln1077_8_reg_2839 == 1'd0) & (icmp_ln1077_7_reg_2828 == 1'd0) & (icmp_ln1077_6_reg_2819 == 1'd0) & (icmp_ln1077_5_reg_2810 == 1'd0) & (icmp_ln1077_4_reg_2801 == 1'd0) & (or_ln39_2_reg_2797 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5) & (icmp_ln1077_reg_2639 == 1'd0));
end

always @ (*) begin
    ap_condition_3621 = ((1'b0 == ap_block_pp0_stage5_11001) & (icmp_ln1077_17_reg_2875 == 1'd1) & (icmp_ln1077_16_reg_2871 == 1'd0) & (icmp_ln1077_15_reg_2867 == 1'd0) & (icmp_ln1077_14_reg_2863 == 1'd0) & (icmp_ln1077_13_reg_2859 == 1'd0) & (icmp_ln1077_12_reg_2855 == 1'd0) & (icmp_ln1077_11_reg_2851 == 1'd0) & (icmp_ln1077_10_reg_2847 == 1'd0) & (icmp_ln1077_9_reg_2843 == 1'd0) & (icmp_ln1077_8_reg_2839 == 1'd0) & (icmp_ln1077_7_reg_2828 == 1'd0) & (icmp_ln1077_6_reg_2819 == 1'd0) & (icmp_ln1077_5_reg_2810 == 1'd0) & (icmp_ln1077_4_reg_2801 == 1'd0) & (or_ln39_2_reg_2797 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5) & (icmp_ln1077_reg_2639 == 1'd0));
end

always @ (*) begin
    ap_condition_3641 = ((1'b0 == ap_block_pp0_stage5_11001) & (icmp_ln1077_18_reg_2879 == 1'd1) & (icmp_ln1077_17_reg_2875 == 1'd0) & (icmp_ln1077_16_reg_2871 == 1'd0) & (icmp_ln1077_15_reg_2867 == 1'd0) & (icmp_ln1077_14_reg_2863 == 1'd0) & (icmp_ln1077_13_reg_2859 == 1'd0) & (icmp_ln1077_12_reg_2855 == 1'd0) & (icmp_ln1077_11_reg_2851 == 1'd0) & (icmp_ln1077_10_reg_2847 == 1'd0) & (icmp_ln1077_9_reg_2843 == 1'd0) & (icmp_ln1077_8_reg_2839 == 1'd0) & (icmp_ln1077_7_reg_2828 == 1'd0) & (icmp_ln1077_6_reg_2819 == 1'd0) & (icmp_ln1077_5_reg_2810 == 1'd0) & (icmp_ln1077_4_reg_2801 == 1'd0) & (or_ln39_2_reg_2797 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5) & (icmp_ln1077_reg_2639 == 1'd0));
end

always @ (*) begin
    ap_condition_3662 = ((1'b0 == ap_block_pp0_stage6_11001) & (icmp_ln1077_19_reg_2883 == 1'd1) & (icmp_ln1077_18_reg_2879 == 1'd0) & (icmp_ln1077_17_reg_2875 == 1'd0) & (icmp_ln1077_16_reg_2871 == 1'd0) & (icmp_ln1077_15_reg_2867 == 1'd0) & (icmp_ln1077_14_reg_2863 == 1'd0) & (icmp_ln1077_13_reg_2859 == 1'd0) & (icmp_ln1077_12_reg_2855 == 1'd0) & (icmp_ln1077_11_reg_2851 == 1'd0) & (icmp_ln1077_10_reg_2847 == 1'd0) & (icmp_ln1077_9_reg_2843 == 1'd0) & (icmp_ln1077_8_reg_2839 == 1'd0) & (icmp_ln1077_7_reg_2828 == 1'd0) & (icmp_ln1077_6_reg_2819 == 1'd0) & (icmp_ln1077_5_reg_2810 == 1'd0) & (icmp_ln1077_4_reg_2801 == 1'd0) & (or_ln39_2_reg_2797 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage6) & (icmp_ln1077_reg_2639 == 1'd0));
end

always @ (*) begin
    ap_condition_3684 = ((1'b0 == ap_block_pp0_stage5_11001) & (icmp_ln1077_19_reg_2883 == 1'd0) & (icmp_ln1077_18_reg_2879 == 1'd0) & (icmp_ln1077_17_reg_2875 == 1'd0) & (icmp_ln1077_16_reg_2871 == 1'd0) & (icmp_ln1077_15_reg_2867 == 1'd0) & (icmp_ln1077_14_reg_2863 == 1'd0) & (icmp_ln1077_13_reg_2859 == 1'd0) & (icmp_ln1077_12_reg_2855 == 1'd0) & (icmp_ln1077_11_reg_2851 == 1'd0) & (icmp_ln1077_10_reg_2847 == 1'd0) & (icmp_ln1077_9_reg_2843 == 1'd0) & (icmp_ln1077_8_reg_2839 == 1'd0) & (icmp_ln1077_7_reg_2828 == 1'd0) & (icmp_ln1077_6_reg_2819 == 1'd0) & (icmp_ln1077_5_reg_2810 == 1'd0) & (icmp_ln1077_4_reg_2801 == 1'd0) & (or_ln39_2_reg_2797 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage5) & (icmp_ln1077_reg_2639 == 1'd0));
end

always @ (*) begin
    ap_condition_3710 = ((1'b0 == ap_block_pp0_stage3_11001) & (icmp_ln1077_20_reg_2953 == 1'd1) & (icmp_ln1077_19_reg_2883 == 1'd0) & (icmp_ln1077_18_reg_2879 == 1'd0) & (icmp_ln1077_17_reg_2875 == 1'd0) & (icmp_ln1077_16_reg_2871 == 1'd0) & (icmp_ln1077_15_reg_2867 == 1'd0) & (icmp_ln1077_14_reg_2863 == 1'd0) & (icmp_ln1077_13_reg_2859 == 1'd0) & (icmp_ln1077_12_reg_2855 == 1'd0) & (icmp_ln1077_11_reg_2851 == 1'd0) & (icmp_ln1077_10_reg_2847 == 1'd0) & (icmp_ln1077_9_reg_2843 == 1'd0) & (icmp_ln1077_8_reg_2839 == 1'd0) & (icmp_ln1077_7_reg_2828 == 1'd0) & (icmp_ln1077_6_reg_2819 == 1'd0) & (icmp_ln1077_5_reg_2810 == 1'd0) & (icmp_ln1077_4_reg_2801 == 1'd0) & (or_ln39_2_reg_2797 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln1077_reg_2639_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_condition_3734 = ((icmp_ln1077_21_reg_2972 == 1'd1) & (1'b0 == ap_block_pp0_stage5_11001) & (icmp_ln1077_20_reg_2953 == 1'd0) & (icmp_ln1077_19_reg_2883_pp0_iter1_reg == 1'd0) & (icmp_ln1077_18_reg_2879_pp0_iter1_reg == 1'd0) & (icmp_ln1077_17_reg_2875_pp0_iter1_reg == 1'd0) & (icmp_ln1077_16_reg_2871_pp0_iter1_reg == 1'd0) & (icmp_ln1077_15_reg_2867_pp0_iter1_reg == 1'd0) & (icmp_ln1077_14_reg_2863_pp0_iter1_reg == 1'd0) & (icmp_ln1077_13_reg_2859_pp0_iter1_reg == 1'd0) & (icmp_ln1077_12_reg_2855_pp0_iter1_reg == 1'd0) & (icmp_ln1077_11_reg_2851_pp0_iter1_reg == 1'd0) & (icmp_ln1077_10_reg_2847_pp0_iter1_reg == 1'd0) & (icmp_ln1077_9_reg_2843_pp0_iter1_reg == 1'd0) & (icmp_ln1077_8_reg_2839_pp0_iter1_reg == 1'd0) & (icmp_ln1077_7_reg_2828_pp0_iter1_reg == 1'd0) & (icmp_ln1077_6_reg_2819_pp0_iter1_reg == 1'd0) & (icmp_ln1077_5_reg_2810_pp0_iter1_reg == 1'd0) & (icmp_ln1077_4_reg_2801_pp0_iter1_reg == 1'd0) & (or_ln39_2_reg_2797_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (icmp_ln1077_reg_2639_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_condition_3758 = ((1'b0 == ap_block_pp0_stage3_11001) & (icmp_ln1077_20_reg_2953 == 1'd0) & (icmp_ln1077_19_reg_2883 == 1'd0) & (icmp_ln1077_18_reg_2879 == 1'd0) & (icmp_ln1077_17_reg_2875 == 1'd0) & (icmp_ln1077_16_reg_2871 == 1'd0) & (icmp_ln1077_15_reg_2867 == 1'd0) & (icmp_ln1077_14_reg_2863 == 1'd0) & (icmp_ln1077_13_reg_2859 == 1'd0) & (icmp_ln1077_12_reg_2855 == 1'd0) & (icmp_ln1077_11_reg_2851 == 1'd0) & (icmp_ln1077_10_reg_2847 == 1'd0) & (icmp_ln1077_9_reg_2843 == 1'd0) & (icmp_ln1077_8_reg_2839 == 1'd0) & (icmp_ln1077_7_reg_2828 == 1'd0) & (icmp_ln1077_6_reg_2819 == 1'd0) & (icmp_ln1077_5_reg_2810 == 1'd0) & (icmp_ln1077_4_reg_2801 == 1'd0) & (or_ln39_2_reg_2797 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (idx_reg_2771 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln1077_reg_2639_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_condition_3763 = ((1'b0 == ap_block_pp0_stage3_11001) & (icmp_ln1077_20_reg_2953 == 1'd0) & (icmp_ln1077_19_reg_2883 == 1'd0) & (icmp_ln1077_18_reg_2879 == 1'd0) & (icmp_ln1077_17_reg_2875 == 1'd0) & (icmp_ln1077_16_reg_2871 == 1'd0) & (icmp_ln1077_15_reg_2867 == 1'd0) & (icmp_ln1077_14_reg_2863 == 1'd0) & (icmp_ln1077_13_reg_2859 == 1'd0) & (icmp_ln1077_12_reg_2855 == 1'd0) & (icmp_ln1077_11_reg_2851 == 1'd0) & (icmp_ln1077_10_reg_2847 == 1'd0) & (icmp_ln1077_9_reg_2843 == 1'd0) & (icmp_ln1077_8_reg_2839 == 1'd0) & (icmp_ln1077_7_reg_2828 == 1'd0) & (icmp_ln1077_6_reg_2819 == 1'd0) & (icmp_ln1077_5_reg_2810 == 1'd0) & (icmp_ln1077_4_reg_2801 == 1'd0) & (or_ln39_2_reg_2797 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (idx_reg_2771 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln1077_reg_2639_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_condition_3788 = ((icmp_ln1077_21_reg_2972 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (icmp_ln1077_20_reg_2953 == 1'd0) & (icmp_ln1077_19_reg_2883_pp0_iter1_reg == 1'd0) & (icmp_ln1077_18_reg_2879_pp0_iter1_reg == 1'd0) & (icmp_ln1077_17_reg_2875_pp0_iter1_reg == 1'd0) & (icmp_ln1077_16_reg_2871_pp0_iter1_reg == 1'd0) & (icmp_ln1077_15_reg_2867_pp0_iter1_reg == 1'd0) & (icmp_ln1077_14_reg_2863_pp0_iter1_reg == 1'd0) & (icmp_ln1077_13_reg_2859_pp0_iter1_reg == 1'd0) & (icmp_ln1077_12_reg_2855_pp0_iter1_reg == 1'd0) & (icmp_ln1077_11_reg_2851_pp0_iter1_reg == 1'd0) & (icmp_ln1077_10_reg_2847_pp0_iter1_reg == 1'd0) & (icmp_ln1077_9_reg_2843_pp0_iter1_reg == 1'd0) & (icmp_ln1077_8_reg_2839_pp0_iter1_reg == 1'd0) & (icmp_ln1077_7_reg_2828_pp0_iter1_reg == 1'd0) & (icmp_ln1077_6_reg_2819_pp0_iter1_reg == 1'd0) & (icmp_ln1077_5_reg_2810_pp0_iter1_reg == 1'd0) & (icmp_ln1077_4_reg_2801_pp0_iter1_reg == 1'd0) & (or_ln39_2_reg_2797_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (idx_reg_2771_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5) & (icmp_ln1077_reg_2639_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_condition_3793 = ((icmp_ln1077_21_reg_2972 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (icmp_ln1077_20_reg_2953 == 1'd0) & (icmp_ln1077_19_reg_2883_pp0_iter1_reg == 1'd0) & (icmp_ln1077_18_reg_2879_pp0_iter1_reg == 1'd0) & (icmp_ln1077_17_reg_2875_pp0_iter1_reg == 1'd0) & (icmp_ln1077_16_reg_2871_pp0_iter1_reg == 1'd0) & (icmp_ln1077_15_reg_2867_pp0_iter1_reg == 1'd0) & (icmp_ln1077_14_reg_2863_pp0_iter1_reg == 1'd0) & (icmp_ln1077_13_reg_2859_pp0_iter1_reg == 1'd0) & (icmp_ln1077_12_reg_2855_pp0_iter1_reg == 1'd0) & (icmp_ln1077_11_reg_2851_pp0_iter1_reg == 1'd0) & (icmp_ln1077_10_reg_2847_pp0_iter1_reg == 1'd0) & (icmp_ln1077_9_reg_2843_pp0_iter1_reg == 1'd0) & (icmp_ln1077_8_reg_2839_pp0_iter1_reg == 1'd0) & (icmp_ln1077_7_reg_2828_pp0_iter1_reg == 1'd0) & (icmp_ln1077_6_reg_2819_pp0_iter1_reg == 1'd0) & (icmp_ln1077_5_reg_2810_pp0_iter1_reg == 1'd0) & (icmp_ln1077_4_reg_2801_pp0_iter1_reg == 1'd0) & (or_ln39_2_reg_2797_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (idx_reg_2771_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (icmp_ln1077_reg_2639_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_condition_3821 = ((icmp_ln1077_22_reg_2986 == 1'd1) & (icmp_ln1077_21_reg_2972 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (icmp_ln1077_20_reg_2953_pp0_iter1_reg == 1'd0) & (icmp_ln1077_19_reg_2883_pp0_iter1_reg == 1'd0) & (icmp_ln1077_18_reg_2879_pp0_iter1_reg == 1'd0) & (icmp_ln1077_17_reg_2875_pp0_iter1_reg == 1'd0) & (icmp_ln1077_16_reg_2871_pp0_iter1_reg == 1'd0) & (icmp_ln1077_15_reg_2867_pp0_iter1_reg == 1'd0) & (icmp_ln1077_14_reg_2863_pp0_iter1_reg == 1'd0) & (icmp_ln1077_13_reg_2859_pp0_iter1_reg == 1'd0) & (icmp_ln1077_12_reg_2855_pp0_iter1_reg == 1'd0) & (icmp_ln1077_11_reg_2851_pp0_iter1_reg == 1'd0) & (icmp_ln1077_10_reg_2847_pp0_iter1_reg == 1'd0) & (icmp_ln1077_9_reg_2843_pp0_iter1_reg == 1'd0) & (icmp_ln1077_8_reg_2839_pp0_iter1_reg == 1'd0) & (icmp_ln1077_7_reg_2828_pp0_iter1_reg == 1'd0) & (icmp_ln1077_6_reg_2819_pp0_iter1_reg == 1'd0) & (icmp_ln1077_5_reg_2810_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln1077_4_reg_2801_pp0_iter1_reg == 1'd0) & (or_ln39_2_reg_2797_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln1077_reg_2639_pp0_iter2_reg == 1'd0));
end

always @ (*) begin
    ap_condition_3847 = ((icmp_ln1077_23_reg_3005 == 1'd1) & (icmp_ln1077_22_reg_2986 == 1'd0) & (icmp_ln1077_21_reg_2972_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (icmp_ln1077_20_reg_2953_pp0_iter1_reg == 1'd0) & (icmp_ln1077_19_reg_2883_pp0_iter2_reg == 1'd0) & (icmp_ln1077_18_reg_2879_pp0_iter2_reg == 1'd0) & (icmp_ln1077_17_reg_2875_pp0_iter2_reg == 1'd0) & (icmp_ln1077_16_reg_2871_pp0_iter2_reg == 1'd0) & (icmp_ln1077_15_reg_2867_pp0_iter2_reg == 1'd0) & (icmp_ln1077_14_reg_2863_pp0_iter2_reg == 1'd0) & (icmp_ln1077_13_reg_2859_pp0_iter2_reg == 1'd0) & (icmp_ln1077_12_reg_2855_pp0_iter2_reg == 1'd0) & (icmp_ln1077_11_reg_2851_pp0_iter2_reg == 1'd0) & (icmp_ln1077_10_reg_2847_pp0_iter2_reg == 1'd0) & (icmp_ln1077_9_reg_2843_pp0_iter2_reg == 1'd0) & (icmp_ln1077_8_reg_2839_pp0_iter2_reg == 1'd0) & (icmp_ln1077_7_reg_2828_pp0_iter2_reg == 1'd0) & (icmp_ln1077_6_reg_2819_pp0_iter2_reg == 1'd0) & (icmp_ln1077_5_reg_2810_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln1077_4_reg_2801_pp0_iter2_reg == 1'd0) & (or_ln39_2_reg_2797_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5) & (icmp_ln1077_reg_2639_pp0_iter2_reg == 1'd0));
end

always @ (*) begin
    ap_condition_3873 = ((icmp_ln1077_22_reg_2986 == 1'd0) & (icmp_ln1077_21_reg_2972 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (icmp_ln1077_20_reg_2953_pp0_iter1_reg == 1'd0) & (icmp_ln1077_19_reg_2883_pp0_iter1_reg == 1'd0) & (icmp_ln1077_18_reg_2879_pp0_iter1_reg == 1'd0) & (icmp_ln1077_17_reg_2875_pp0_iter1_reg == 1'd0) & (icmp_ln1077_16_reg_2871_pp0_iter1_reg == 1'd0) & (icmp_ln1077_15_reg_2867_pp0_iter1_reg == 1'd0) & (icmp_ln1077_14_reg_2863_pp0_iter1_reg == 1'd0) & (icmp_ln1077_13_reg_2859_pp0_iter1_reg == 1'd0) & (icmp_ln1077_12_reg_2855_pp0_iter1_reg == 1'd0) & (icmp_ln1077_11_reg_2851_pp0_iter1_reg == 1'd0) & (icmp_ln1077_10_reg_2847_pp0_iter1_reg == 1'd0) & (icmp_ln1077_9_reg_2843_pp0_iter1_reg == 1'd0) & (icmp_ln1077_8_reg_2839_pp0_iter1_reg == 1'd0) & (icmp_ln1077_7_reg_2828_pp0_iter1_reg == 1'd0) & (icmp_ln1077_6_reg_2819_pp0_iter1_reg == 1'd0) & (icmp_ln1077_5_reg_2810_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln1077_4_reg_2801_pp0_iter1_reg == 1'd0) & (or_ln39_2_reg_2797_pp0_iter1_reg == 1'd0) & (idx_reg_2771_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln1077_reg_2639_pp0_iter2_reg == 1'd0));
end

always @ (*) begin
    ap_condition_3878 = ((icmp_ln1077_22_reg_2986 == 1'd0) & (icmp_ln1077_21_reg_2972 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (icmp_ln1077_20_reg_2953_pp0_iter1_reg == 1'd0) & (icmp_ln1077_19_reg_2883_pp0_iter1_reg == 1'd0) & (icmp_ln1077_18_reg_2879_pp0_iter1_reg == 1'd0) & (icmp_ln1077_17_reg_2875_pp0_iter1_reg == 1'd0) & (icmp_ln1077_16_reg_2871_pp0_iter1_reg == 1'd0) & (icmp_ln1077_15_reg_2867_pp0_iter1_reg == 1'd0) & (icmp_ln1077_14_reg_2863_pp0_iter1_reg == 1'd0) & (icmp_ln1077_13_reg_2859_pp0_iter1_reg == 1'd0) & (icmp_ln1077_12_reg_2855_pp0_iter1_reg == 1'd0) & (icmp_ln1077_11_reg_2851_pp0_iter1_reg == 1'd0) & (icmp_ln1077_10_reg_2847_pp0_iter1_reg == 1'd0) & (icmp_ln1077_9_reg_2843_pp0_iter1_reg == 1'd0) & (icmp_ln1077_8_reg_2839_pp0_iter1_reg == 1'd0) & (icmp_ln1077_7_reg_2828_pp0_iter1_reg == 1'd0) & (icmp_ln1077_6_reg_2819_pp0_iter1_reg == 1'd0) & (icmp_ln1077_5_reg_2810_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln1077_4_reg_2801_pp0_iter1_reg == 1'd0) & (or_ln39_2_reg_2797_pp0_iter1_reg == 1'd0) & (idx_reg_2771_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln1077_reg_2639_pp0_iter2_reg == 1'd0));
end

always @ (*) begin
    ap_condition_3905 = ((icmp_ln1077_23_reg_3005 == 1'd0) & (icmp_ln1077_22_reg_2986 == 1'd0) & (icmp_ln1077_21_reg_2972_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (icmp_ln1077_20_reg_2953_pp0_iter1_reg == 1'd0) & (icmp_ln1077_19_reg_2883_pp0_iter2_reg == 1'd0) & (icmp_ln1077_18_reg_2879_pp0_iter2_reg == 1'd0) & (icmp_ln1077_17_reg_2875_pp0_iter2_reg == 1'd0) & (icmp_ln1077_16_reg_2871_pp0_iter2_reg == 1'd0) & (icmp_ln1077_15_reg_2867_pp0_iter2_reg == 1'd0) & (icmp_ln1077_14_reg_2863_pp0_iter2_reg == 1'd0) & (icmp_ln1077_13_reg_2859_pp0_iter2_reg == 1'd0) & (icmp_ln1077_12_reg_2855_pp0_iter2_reg == 1'd0) & (icmp_ln1077_11_reg_2851_pp0_iter2_reg == 1'd0) & (icmp_ln1077_10_reg_2847_pp0_iter2_reg == 1'd0) & (icmp_ln1077_9_reg_2843_pp0_iter2_reg == 1'd0) & (icmp_ln1077_8_reg_2839_pp0_iter2_reg == 1'd0) & (icmp_ln1077_7_reg_2828_pp0_iter2_reg == 1'd0) & (icmp_ln1077_6_reg_2819_pp0_iter2_reg == 1'd0) & (icmp_ln1077_5_reg_2810_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln1077_4_reg_2801_pp0_iter2_reg == 1'd0) & (or_ln39_2_reg_2797_pp0_iter2_reg == 1'd0) & (idx_reg_2771_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5) & (icmp_ln1077_reg_2639_pp0_iter2_reg == 1'd0));
end

always @ (*) begin
    ap_condition_3910 = ((icmp_ln1077_23_reg_3005 == 1'd0) & (icmp_ln1077_22_reg_2986 == 1'd0) & (icmp_ln1077_21_reg_2972_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (icmp_ln1077_20_reg_2953_pp0_iter1_reg == 1'd0) & (icmp_ln1077_19_reg_2883_pp0_iter2_reg == 1'd0) & (icmp_ln1077_18_reg_2879_pp0_iter2_reg == 1'd0) & (icmp_ln1077_17_reg_2875_pp0_iter2_reg == 1'd0) & (icmp_ln1077_16_reg_2871_pp0_iter2_reg == 1'd0) & (icmp_ln1077_15_reg_2867_pp0_iter2_reg == 1'd0) & (icmp_ln1077_14_reg_2863_pp0_iter2_reg == 1'd0) & (icmp_ln1077_13_reg_2859_pp0_iter2_reg == 1'd0) & (icmp_ln1077_12_reg_2855_pp0_iter2_reg == 1'd0) & (icmp_ln1077_11_reg_2851_pp0_iter2_reg == 1'd0) & (icmp_ln1077_10_reg_2847_pp0_iter2_reg == 1'd0) & (icmp_ln1077_9_reg_2843_pp0_iter2_reg == 1'd0) & (icmp_ln1077_8_reg_2839_pp0_iter2_reg == 1'd0) & (icmp_ln1077_7_reg_2828_pp0_iter2_reg == 1'd0) & (icmp_ln1077_6_reg_2819_pp0_iter2_reg == 1'd0) & (icmp_ln1077_5_reg_2810_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln1077_4_reg_2801_pp0_iter2_reg == 1'd0) & (or_ln39_2_reg_2797_pp0_iter2_reg == 1'd0) & (idx_reg_2771_pp0_iter2_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (icmp_ln1077_reg_2639_pp0_iter2_reg == 1'd0));
end

always @ (*) begin
    ap_condition_3940 = ((icmp_ln1077_24_reg_3019 == 1'd1) & (icmp_ln1077_23_reg_3005 == 1'd0) & (icmp_ln1077_22_reg_2986_pp0_iter2_reg == 1'd0) & (icmp_ln1077_21_reg_2972_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (icmp_ln1077_20_reg_2953_pp0_iter2_reg == 1'd0) & (icmp_ln1077_19_reg_2883_pp0_iter2_reg == 1'd0) & (icmp_ln1077_18_reg_2879_pp0_iter2_reg == 1'd0) & (icmp_ln1077_17_reg_2875_pp0_iter2_reg == 1'd0) & (icmp_ln1077_16_reg_2871_pp0_iter2_reg == 1'd0) & (icmp_ln1077_15_reg_2867_pp0_iter2_reg == 1'd0) & (icmp_ln1077_14_reg_2863_pp0_iter2_reg == 1'd0) & (icmp_ln1077_13_reg_2859_pp0_iter2_reg == 1'd0) & (icmp_ln1077_12_reg_2855_pp0_iter2_reg == 1'd0) & (icmp_ln1077_11_reg_2851_pp0_iter2_reg == 1'd0) & (icmp_ln1077_10_reg_2847_pp0_iter2_reg == 1'd0) & (icmp_ln1077_9_reg_2843_pp0_iter2_reg == 1'd0) & (icmp_ln1077_8_reg_2839_pp0_iter2_reg == 1'd0) & (icmp_ln1077_7_reg_2828_pp0_iter2_reg == 1'd0) & (icmp_ln1077_6_reg_2819_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1077_5_reg_2810_pp0_iter2_reg == 1'd0) & (icmp_ln1077_4_reg_2801_pp0_iter2_reg == 1'd0) & (or_ln39_2_reg_2797_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln1077_reg_2639_pp0_iter3_reg == 1'd0));
end

always @ (*) begin
    ap_condition_3968 = ((icmp_ln1077_25_reg_3023 == 1'd1) & (icmp_ln1077_24_reg_3019 == 1'd0) & (icmp_ln1077_23_reg_3005_pp0_iter3_reg == 1'd0) & (icmp_ln1077_22_reg_2986_pp0_iter2_reg == 1'd0) & (icmp_ln1077_21_reg_2972_pp0_iter3_reg == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (icmp_ln1077_20_reg_2953_pp0_iter2_reg == 1'd0) & (icmp_ln1077_19_reg_2883_pp0_iter3_reg == 1'd0) & (icmp_ln1077_18_reg_2879_pp0_iter3_reg == 1'd0) & (icmp_ln1077_17_reg_2875_pp0_iter3_reg == 1'd0) & (icmp_ln1077_16_reg_2871_pp0_iter3_reg == 1'd0) & (icmp_ln1077_15_reg_2867_pp0_iter3_reg == 1'd0) & (icmp_ln1077_14_reg_2863_pp0_iter3_reg == 1'd0) & (icmp_ln1077_13_reg_2859_pp0_iter3_reg == 1'd0) & (icmp_ln1077_12_reg_2855_pp0_iter3_reg == 1'd0) & (icmp_ln1077_11_reg_2851_pp0_iter3_reg == 1'd0) & (icmp_ln1077_10_reg_2847_pp0_iter3_reg == 1'd0) & (icmp_ln1077_9_reg_2843_pp0_iter3_reg == 1'd0) & (icmp_ln1077_8_reg_2839_pp0_iter3_reg == 1'd0) & (icmp_ln1077_7_reg_2828_pp0_iter3_reg == 1'd0) & (icmp_ln1077_6_reg_2819_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1077_5_reg_2810_pp0_iter3_reg == 1'd0) & (icmp_ln1077_4_reg_2801_pp0_iter3_reg == 1'd0) & (or_ln39_2_reg_2797_pp0_iter3_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5) & (icmp_ln1077_reg_2639_pp0_iter3_reg == 1'd0));
end

always @ (*) begin
    ap_condition_3996 = ((icmp_ln1077_24_reg_3019 == 1'd0) & (icmp_ln1077_23_reg_3005 == 1'd0) & (icmp_ln1077_22_reg_2986_pp0_iter2_reg == 1'd0) & (icmp_ln1077_21_reg_2972_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (icmp_ln1077_20_reg_2953_pp0_iter2_reg == 1'd0) & (icmp_ln1077_19_reg_2883_pp0_iter2_reg == 1'd0) & (icmp_ln1077_18_reg_2879_pp0_iter2_reg == 1'd0) & (icmp_ln1077_17_reg_2875_pp0_iter2_reg == 1'd0) & (icmp_ln1077_16_reg_2871_pp0_iter2_reg == 1'd0) & (icmp_ln1077_15_reg_2867_pp0_iter2_reg == 1'd0) & (icmp_ln1077_14_reg_2863_pp0_iter2_reg == 1'd0) & (icmp_ln1077_13_reg_2859_pp0_iter2_reg == 1'd0) & (icmp_ln1077_12_reg_2855_pp0_iter2_reg == 1'd0) & (icmp_ln1077_11_reg_2851_pp0_iter2_reg == 1'd0) & (icmp_ln1077_10_reg_2847_pp0_iter2_reg == 1'd0) & (icmp_ln1077_9_reg_2843_pp0_iter2_reg == 1'd0) & (icmp_ln1077_8_reg_2839_pp0_iter2_reg == 1'd0) & (icmp_ln1077_7_reg_2828_pp0_iter2_reg == 1'd0) & (icmp_ln1077_6_reg_2819_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1077_5_reg_2810_pp0_iter2_reg == 1'd0) & (icmp_ln1077_4_reg_2801_pp0_iter2_reg == 1'd0) & (or_ln39_2_reg_2797_pp0_iter2_reg == 1'd0) & (idx_reg_2771_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln1077_reg_2639_pp0_iter3_reg == 1'd0));
end

always @ (*) begin
    ap_condition_4001 = ((icmp_ln1077_24_reg_3019 == 1'd0) & (icmp_ln1077_23_reg_3005 == 1'd0) & (icmp_ln1077_22_reg_2986_pp0_iter2_reg == 1'd0) & (icmp_ln1077_21_reg_2972_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (icmp_ln1077_20_reg_2953_pp0_iter2_reg == 1'd0) & (icmp_ln1077_19_reg_2883_pp0_iter2_reg == 1'd0) & (icmp_ln1077_18_reg_2879_pp0_iter2_reg == 1'd0) & (icmp_ln1077_17_reg_2875_pp0_iter2_reg == 1'd0) & (icmp_ln1077_16_reg_2871_pp0_iter2_reg == 1'd0) & (icmp_ln1077_15_reg_2867_pp0_iter2_reg == 1'd0) & (icmp_ln1077_14_reg_2863_pp0_iter2_reg == 1'd0) & (icmp_ln1077_13_reg_2859_pp0_iter2_reg == 1'd0) & (icmp_ln1077_12_reg_2855_pp0_iter2_reg == 1'd0) & (icmp_ln1077_11_reg_2851_pp0_iter2_reg == 1'd0) & (icmp_ln1077_10_reg_2847_pp0_iter2_reg == 1'd0) & (icmp_ln1077_9_reg_2843_pp0_iter2_reg == 1'd0) & (icmp_ln1077_8_reg_2839_pp0_iter2_reg == 1'd0) & (icmp_ln1077_7_reg_2828_pp0_iter2_reg == 1'd0) & (icmp_ln1077_6_reg_2819_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1077_5_reg_2810_pp0_iter2_reg == 1'd0) & (icmp_ln1077_4_reg_2801_pp0_iter2_reg == 1'd0) & (or_ln39_2_reg_2797_pp0_iter2_reg == 1'd0) & (idx_reg_2771_pp0_iter2_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln1077_reg_2639_pp0_iter3_reg == 1'd0));
end

always @ (*) begin
    ap_condition_4030 = ((icmp_ln1077_25_reg_3023 == 1'd0) & (icmp_ln1077_24_reg_3019 == 1'd0) & (icmp_ln1077_23_reg_3005_pp0_iter3_reg == 1'd0) & (icmp_ln1077_22_reg_2986_pp0_iter2_reg == 1'd0) & (icmp_ln1077_21_reg_2972_pp0_iter3_reg == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (icmp_ln1077_20_reg_2953_pp0_iter2_reg == 1'd0) & (icmp_ln1077_19_reg_2883_pp0_iter3_reg == 1'd0) & (icmp_ln1077_18_reg_2879_pp0_iter3_reg == 1'd0) & (icmp_ln1077_17_reg_2875_pp0_iter3_reg == 1'd0) & (icmp_ln1077_16_reg_2871_pp0_iter3_reg == 1'd0) & (icmp_ln1077_15_reg_2867_pp0_iter3_reg == 1'd0) & (icmp_ln1077_14_reg_2863_pp0_iter3_reg == 1'd0) & (icmp_ln1077_13_reg_2859_pp0_iter3_reg == 1'd0) & (icmp_ln1077_12_reg_2855_pp0_iter3_reg == 1'd0) & (icmp_ln1077_11_reg_2851_pp0_iter3_reg == 1'd0) & (icmp_ln1077_10_reg_2847_pp0_iter3_reg == 1'd0) & (icmp_ln1077_9_reg_2843_pp0_iter3_reg == 1'd0) & (icmp_ln1077_8_reg_2839_pp0_iter3_reg == 1'd0) & (icmp_ln1077_7_reg_2828_pp0_iter3_reg == 1'd0) & (icmp_ln1077_6_reg_2819_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1077_5_reg_2810_pp0_iter3_reg == 1'd0) & (icmp_ln1077_4_reg_2801_pp0_iter3_reg == 1'd0) & (or_ln39_2_reg_2797_pp0_iter3_reg == 1'd0) & (idx_reg_2771_pp0_iter3_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5) & (icmp_ln1077_reg_2639_pp0_iter3_reg == 1'd0));
end

always @ (*) begin
    ap_condition_4035 = ((icmp_ln1077_25_reg_3023 == 1'd0) & (icmp_ln1077_24_reg_3019 == 1'd0) & (icmp_ln1077_23_reg_3005_pp0_iter3_reg == 1'd0) & (icmp_ln1077_22_reg_2986_pp0_iter2_reg == 1'd0) & (icmp_ln1077_21_reg_2972_pp0_iter3_reg == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (icmp_ln1077_20_reg_2953_pp0_iter2_reg == 1'd0) & (icmp_ln1077_19_reg_2883_pp0_iter3_reg == 1'd0) & (icmp_ln1077_18_reg_2879_pp0_iter3_reg == 1'd0) & (icmp_ln1077_17_reg_2875_pp0_iter3_reg == 1'd0) & (icmp_ln1077_16_reg_2871_pp0_iter3_reg == 1'd0) & (icmp_ln1077_15_reg_2867_pp0_iter3_reg == 1'd0) & (icmp_ln1077_14_reg_2863_pp0_iter3_reg == 1'd0) & (icmp_ln1077_13_reg_2859_pp0_iter3_reg == 1'd0) & (icmp_ln1077_12_reg_2855_pp0_iter3_reg == 1'd0) & (icmp_ln1077_11_reg_2851_pp0_iter3_reg == 1'd0) & (icmp_ln1077_10_reg_2847_pp0_iter3_reg == 1'd0) & (icmp_ln1077_9_reg_2843_pp0_iter3_reg == 1'd0) & (icmp_ln1077_8_reg_2839_pp0_iter3_reg == 1'd0) & (icmp_ln1077_7_reg_2828_pp0_iter3_reg == 1'd0) & (icmp_ln1077_6_reg_2819_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1077_5_reg_2810_pp0_iter3_reg == 1'd0) & (icmp_ln1077_4_reg_2801_pp0_iter3_reg == 1'd0) & (or_ln39_2_reg_2797_pp0_iter3_reg == 1'd0) & (idx_reg_2771_pp0_iter3_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (icmp_ln1077_reg_2639_pp0_iter3_reg == 1'd0));
end

always @ (*) begin
    ap_condition_4067 = ((icmp_ln1077_26_reg_3027_pp0_iter3_reg == 1'd1) & (icmp_ln1077_25_reg_3023_pp0_iter3_reg == 1'd0) & (icmp_ln1077_24_reg_3019_pp0_iter3_reg == 1'd0) & (icmp_ln1077_23_reg_3005_pp0_iter3_reg == 1'd0) & (icmp_ln1077_22_reg_2986_pp0_iter3_reg == 1'd0) & (icmp_ln1077_21_reg_2972_pp0_iter3_reg == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln1077_20_reg_2953_pp0_iter3_reg == 1'd0) & (icmp_ln1077_19_reg_2883_pp0_iter3_reg == 1'd0) & (icmp_ln1077_18_reg_2879_pp0_iter3_reg == 1'd0) & (icmp_ln1077_17_reg_2875_pp0_iter3_reg == 1'd0) & (icmp_ln1077_16_reg_2871_pp0_iter3_reg == 1'd0) & (icmp_ln1077_15_reg_2867_pp0_iter3_reg == 1'd0) & (icmp_ln1077_14_reg_2863_pp0_iter3_reg == 1'd0) & (icmp_ln1077_13_reg_2859_pp0_iter3_reg == 1'd0) & (icmp_ln1077_12_reg_2855_pp0_iter3_reg == 1'd0) & (icmp_ln1077_11_reg_2851_pp0_iter3_reg == 1'd0) & (icmp_ln1077_10_reg_2847_pp0_iter3_reg == 1'd0) & (icmp_ln1077_9_reg_2843_pp0_iter3_reg == 1'd0) & (icmp_ln1077_8_reg_2839_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (icmp_ln1077_7_reg_2828_pp0_iter3_reg == 1'd0) & (icmp_ln1077_6_reg_2819_pp0_iter3_reg == 1'd0) & (icmp_ln1077_5_reg_2810_pp0_iter3_reg == 1'd0) & (icmp_ln1077_4_reg_2801_pp0_iter3_reg == 1'd0) & (or_ln39_2_reg_2797_pp0_iter3_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (icmp_ln1077_reg_2639_pp0_iter4_reg == 1'd0));
end

always @ (*) begin
    ap_condition_4097 = ((icmp_ln1077_27_reg_3031_pp0_iter3_reg == 1'd1) & (icmp_ln1077_26_reg_3027_pp0_iter3_reg == 1'd0) & (icmp_ln1077_25_reg_3023_pp0_iter3_reg == 1'd0) & (icmp_ln1077_24_reg_3019_pp0_iter3_reg == 1'd0) & (icmp_ln1077_23_reg_3005_pp0_iter4_reg == 1'd0) & (icmp_ln1077_22_reg_2986_pp0_iter3_reg == 1'd0) & (icmp_ln1077_21_reg_2972_pp0_iter4_reg == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (icmp_ln1077_20_reg_2953_pp0_iter3_reg == 1'd0) & (icmp_ln1077_19_reg_2883_pp0_iter4_reg == 1'd0) & (icmp_ln1077_18_reg_2879_pp0_iter4_reg == 1'd0) & (icmp_ln1077_17_reg_2875_pp0_iter4_reg == 1'd0) & (icmp_ln1077_16_reg_2871_pp0_iter4_reg == 1'd0) & (icmp_ln1077_15_reg_2867_pp0_iter4_reg == 1'd0) & (icmp_ln1077_14_reg_2863_pp0_iter4_reg == 1'd0) & (icmp_ln1077_13_reg_2859_pp0_iter4_reg == 1'd0) & (icmp_ln1077_12_reg_2855_pp0_iter4_reg == 1'd0) & (icmp_ln1077_11_reg_2851_pp0_iter4_reg == 1'd0) & (icmp_ln1077_10_reg_2847_pp0_iter4_reg == 1'd0) & (icmp_ln1077_9_reg_2843_pp0_iter4_reg == 1'd0) & (icmp_ln1077_8_reg_2839_pp0_iter4_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (icmp_ln1077_7_reg_2828_pp0_iter4_reg == 1'd0) & (icmp_ln1077_6_reg_2819_pp0_iter4_reg == 1'd0) & (icmp_ln1077_5_reg_2810_pp0_iter4_reg == 1'd0) & (icmp_ln1077_4_reg_2801_pp0_iter4_reg == 1'd0) & (or_ln39_2_reg_2797_pp0_iter4_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage6) & (icmp_ln1077_reg_2639_pp0_iter4_reg == 1'd0));
end

always @ (*) begin
    ap_condition_4127 = ((icmp_ln1077_26_reg_3027_pp0_iter3_reg == 1'd0) & (icmp_ln1077_25_reg_3023_pp0_iter3_reg == 1'd0) & (icmp_ln1077_24_reg_3019_pp0_iter3_reg == 1'd0) & (icmp_ln1077_23_reg_3005_pp0_iter3_reg == 1'd0) & (icmp_ln1077_22_reg_2986_pp0_iter3_reg == 1'd0) & (icmp_ln1077_21_reg_2972_pp0_iter3_reg == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln1077_20_reg_2953_pp0_iter3_reg == 1'd0) & (icmp_ln1077_19_reg_2883_pp0_iter3_reg == 1'd0) & (icmp_ln1077_18_reg_2879_pp0_iter3_reg == 1'd0) & (icmp_ln1077_17_reg_2875_pp0_iter3_reg == 1'd0) & (icmp_ln1077_16_reg_2871_pp0_iter3_reg == 1'd0) & (icmp_ln1077_15_reg_2867_pp0_iter3_reg == 1'd0) & (icmp_ln1077_14_reg_2863_pp0_iter3_reg == 1'd0) & (icmp_ln1077_13_reg_2859_pp0_iter3_reg == 1'd0) & (icmp_ln1077_12_reg_2855_pp0_iter3_reg == 1'd0) & (icmp_ln1077_11_reg_2851_pp0_iter3_reg == 1'd0) & (icmp_ln1077_10_reg_2847_pp0_iter3_reg == 1'd0) & (icmp_ln1077_9_reg_2843_pp0_iter3_reg == 1'd0) & (icmp_ln1077_8_reg_2839_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (icmp_ln1077_7_reg_2828_pp0_iter3_reg == 1'd0) & (icmp_ln1077_6_reg_2819_pp0_iter3_reg == 1'd0) & (icmp_ln1077_5_reg_2810_pp0_iter3_reg == 1'd0) & (icmp_ln1077_4_reg_2801_pp0_iter3_reg == 1'd0) & (or_ln39_2_reg_2797_pp0_iter3_reg == 1'd0) & (idx_reg_2771_pp0_iter3_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (icmp_ln1077_reg_2639_pp0_iter4_reg == 1'd0));
end

always @ (*) begin
    ap_condition_4132 = ((icmp_ln1077_26_reg_3027_pp0_iter3_reg == 1'd0) & (icmp_ln1077_25_reg_3023_pp0_iter3_reg == 1'd0) & (icmp_ln1077_24_reg_3019_pp0_iter3_reg == 1'd0) & (icmp_ln1077_23_reg_3005_pp0_iter3_reg == 1'd0) & (icmp_ln1077_22_reg_2986_pp0_iter3_reg == 1'd0) & (icmp_ln1077_21_reg_2972_pp0_iter3_reg == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln1077_20_reg_2953_pp0_iter3_reg == 1'd0) & (icmp_ln1077_19_reg_2883_pp0_iter3_reg == 1'd0) & (icmp_ln1077_18_reg_2879_pp0_iter3_reg == 1'd0) & (icmp_ln1077_17_reg_2875_pp0_iter3_reg == 1'd0) & (icmp_ln1077_16_reg_2871_pp0_iter3_reg == 1'd0) & (icmp_ln1077_15_reg_2867_pp0_iter3_reg == 1'd0) & (icmp_ln1077_14_reg_2863_pp0_iter3_reg == 1'd0) & (icmp_ln1077_13_reg_2859_pp0_iter3_reg == 1'd0) & (icmp_ln1077_12_reg_2855_pp0_iter3_reg == 1'd0) & (icmp_ln1077_11_reg_2851_pp0_iter3_reg == 1'd0) & (icmp_ln1077_10_reg_2847_pp0_iter3_reg == 1'd0) & (icmp_ln1077_9_reg_2843_pp0_iter3_reg == 1'd0) & (icmp_ln1077_8_reg_2839_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (icmp_ln1077_7_reg_2828_pp0_iter3_reg == 1'd0) & (icmp_ln1077_6_reg_2819_pp0_iter3_reg == 1'd0) & (icmp_ln1077_5_reg_2810_pp0_iter3_reg == 1'd0) & (icmp_ln1077_4_reg_2801_pp0_iter3_reg == 1'd0) & (or_ln39_2_reg_2797_pp0_iter3_reg == 1'd0) & (idx_reg_2771_pp0_iter3_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (icmp_ln1077_reg_2639_pp0_iter4_reg == 1'd0));
end

always @ (*) begin
    ap_condition_4163 = ((icmp_ln1077_27_reg_3031_pp0_iter3_reg == 1'd0) & (icmp_ln1077_26_reg_3027_pp0_iter3_reg == 1'd0) & (icmp_ln1077_25_reg_3023_pp0_iter3_reg == 1'd0) & (icmp_ln1077_24_reg_3019_pp0_iter3_reg == 1'd0) & (icmp_ln1077_23_reg_3005_pp0_iter4_reg == 1'd0) & (icmp_ln1077_22_reg_2986_pp0_iter3_reg == 1'd0) & (icmp_ln1077_21_reg_2972_pp0_iter4_reg == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (icmp_ln1077_20_reg_2953_pp0_iter3_reg == 1'd0) & (icmp_ln1077_19_reg_2883_pp0_iter4_reg == 1'd0) & (icmp_ln1077_18_reg_2879_pp0_iter4_reg == 1'd0) & (icmp_ln1077_17_reg_2875_pp0_iter4_reg == 1'd0) & (icmp_ln1077_16_reg_2871_pp0_iter4_reg == 1'd0) & (icmp_ln1077_15_reg_2867_pp0_iter4_reg == 1'd0) & (icmp_ln1077_14_reg_2863_pp0_iter4_reg == 1'd0) & (icmp_ln1077_13_reg_2859_pp0_iter4_reg == 1'd0) & (icmp_ln1077_12_reg_2855_pp0_iter4_reg == 1'd0) & (icmp_ln1077_11_reg_2851_pp0_iter4_reg == 1'd0) & (icmp_ln1077_10_reg_2847_pp0_iter4_reg == 1'd0) & (icmp_ln1077_9_reg_2843_pp0_iter4_reg == 1'd0) & (icmp_ln1077_8_reg_2839_pp0_iter4_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (icmp_ln1077_7_reg_2828_pp0_iter4_reg == 1'd0) & (icmp_ln1077_6_reg_2819_pp0_iter4_reg == 1'd0) & (icmp_ln1077_5_reg_2810_pp0_iter4_reg == 1'd0) & (icmp_ln1077_4_reg_2801_pp0_iter4_reg == 1'd0) & (or_ln39_2_reg_2797_pp0_iter4_reg == 1'd0) & (idx_reg_2771_pp0_iter4_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage6) & (icmp_ln1077_reg_2639_pp0_iter4_reg == 1'd0));
end

always @ (*) begin
    ap_condition_4168 = ((icmp_ln1077_27_reg_3031_pp0_iter3_reg == 1'd0) & (icmp_ln1077_26_reg_3027_pp0_iter3_reg == 1'd0) & (icmp_ln1077_25_reg_3023_pp0_iter3_reg == 1'd0) & (icmp_ln1077_24_reg_3019_pp0_iter3_reg == 1'd0) & (icmp_ln1077_23_reg_3005_pp0_iter4_reg == 1'd0) & (icmp_ln1077_22_reg_2986_pp0_iter3_reg == 1'd0) & (icmp_ln1077_21_reg_2972_pp0_iter4_reg == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (icmp_ln1077_20_reg_2953_pp0_iter3_reg == 1'd0) & (icmp_ln1077_19_reg_2883_pp0_iter4_reg == 1'd0) & (icmp_ln1077_18_reg_2879_pp0_iter4_reg == 1'd0) & (icmp_ln1077_17_reg_2875_pp0_iter4_reg == 1'd0) & (icmp_ln1077_16_reg_2871_pp0_iter4_reg == 1'd0) & (icmp_ln1077_15_reg_2867_pp0_iter4_reg == 1'd0) & (icmp_ln1077_14_reg_2863_pp0_iter4_reg == 1'd0) & (icmp_ln1077_13_reg_2859_pp0_iter4_reg == 1'd0) & (icmp_ln1077_12_reg_2855_pp0_iter4_reg == 1'd0) & (icmp_ln1077_11_reg_2851_pp0_iter4_reg == 1'd0) & (icmp_ln1077_10_reg_2847_pp0_iter4_reg == 1'd0) & (icmp_ln1077_9_reg_2843_pp0_iter4_reg == 1'd0) & (icmp_ln1077_8_reg_2839_pp0_iter4_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (icmp_ln1077_7_reg_2828_pp0_iter4_reg == 1'd0) & (icmp_ln1077_6_reg_2819_pp0_iter4_reg == 1'd0) & (icmp_ln1077_5_reg_2810_pp0_iter4_reg == 1'd0) & (icmp_ln1077_4_reg_2801_pp0_iter4_reg == 1'd0) & (or_ln39_2_reg_2797_pp0_iter4_reg == 1'd0) & (idx_reg_2771_pp0_iter4_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (icmp_ln1077_reg_2639_pp0_iter4_reg == 1'd0));
end

always @ (*) begin
    ap_condition_4202 = ((icmp_ln1077_28_reg_3035_pp0_iter4_reg == 1'd1) & (icmp_ln1077_27_reg_3031_pp0_iter4_reg == 1'd0) & (icmp_ln1077_26_reg_3027_pp0_iter4_reg == 1'd0) & (icmp_ln1077_25_reg_3023_pp0_iter4_reg == 1'd0) & (icmp_ln1077_24_reg_3019_pp0_iter4_reg == 1'd0) & (icmp_ln1077_23_reg_3005_pp0_iter4_reg == 1'd0) & (icmp_ln1077_22_reg_2986_pp0_iter4_reg == 1'd0) & (icmp_ln1077_21_reg_2972_pp0_iter4_reg == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln1077_20_reg_2953_pp0_iter4_reg == 1'd0) & (icmp_ln1077_19_reg_2883_pp0_iter4_reg == 1'd0) & (icmp_ln1077_18_reg_2879_pp0_iter4_reg == 1'd0) & (icmp_ln1077_17_reg_2875_pp0_iter4_reg == 1'd0) & (icmp_ln1077_16_reg_2871_pp0_iter4_reg == 1'd0) & (icmp_ln1077_15_reg_2867_pp0_iter4_reg == 1'd0) & (icmp_ln1077_14_reg_2863_pp0_iter4_reg == 1'd0) & (icmp_ln1077_13_reg_2859_pp0_iter4_reg == 1'd0) & (icmp_ln1077_12_reg_2855_pp0_iter4_reg == 1'd0) & (icmp_ln1077_11_reg_2851_pp0_iter4_reg == 1'd0) & (icmp_ln1077_10_reg_2847_pp0_iter4_reg == 1'd0) & (icmp_ln1077_9_reg_2843_pp0_iter4_reg == 1'd0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln1077_8_reg_2839_pp0_iter4_reg == 1'd0) & (icmp_ln1077_7_reg_2828_pp0_iter4_reg == 1'd0) & (icmp_ln1077_6_reg_2819_pp0_iter4_reg == 1'd0) & (icmp_ln1077_5_reg_2810_pp0_iter4_reg == 1'd0) & (icmp_ln1077_4_reg_2801_pp0_iter4_reg == 1'd0) & (or_ln39_2_reg_2797_pp0_iter4_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (icmp_ln1077_reg_2639_pp0_iter5_reg == 1'd0));
end

always @ (*) begin
    ap_condition_4234 = ((icmp_ln1077_29_reg_3039_pp0_iter4_reg == 1'd1) & (icmp_ln1077_28_reg_3035_pp0_iter4_reg == 1'd0) & (icmp_ln1077_27_reg_3031_pp0_iter4_reg == 1'd0) & (icmp_ln1077_26_reg_3027_pp0_iter4_reg == 1'd0) & (icmp_ln1077_25_reg_3023_pp0_iter4_reg == 1'd0) & (icmp_ln1077_24_reg_3019_pp0_iter4_reg == 1'd0) & (icmp_ln1077_23_reg_3005_pp0_iter5_reg == 1'd0) & (icmp_ln1077_22_reg_2986_pp0_iter4_reg == 1'd0) & (icmp_ln1077_21_reg_2972_pp0_iter5_reg == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (icmp_ln1077_20_reg_2953_pp0_iter4_reg == 1'd0) & (icmp_ln1077_19_reg_2883_pp0_iter5_reg == 1'd0) & (icmp_ln1077_18_reg_2879_pp0_iter5_reg == 1'd0) & (icmp_ln1077_17_reg_2875_pp0_iter5_reg == 1'd0) & (icmp_ln1077_16_reg_2871_pp0_iter5_reg == 1'd0) & (icmp_ln1077_15_reg_2867_pp0_iter5_reg == 1'd0) & (icmp_ln1077_14_reg_2863_pp0_iter5_reg == 1'd0) & (icmp_ln1077_13_reg_2859_pp0_iter5_reg == 1'd0) & (icmp_ln1077_12_reg_2855_pp0_iter5_reg == 1'd0) & (icmp_ln1077_11_reg_2851_pp0_iter5_reg == 1'd0) & (icmp_ln1077_10_reg_2847_pp0_iter5_reg == 1'd0) & (icmp_ln1077_9_reg_2843_pp0_iter5_reg == 1'd0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln1077_8_reg_2839_pp0_iter5_reg == 1'd0) & (icmp_ln1077_7_reg_2828_pp0_iter5_reg == 1'd0) & (icmp_ln1077_6_reg_2819_pp0_iter5_reg == 1'd0) & (icmp_ln1077_5_reg_2810_pp0_iter5_reg == 1'd0) & (icmp_ln1077_4_reg_2801_pp0_iter5_reg == 1'd0) & (or_ln39_2_reg_2797_pp0_iter5_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage6) & (icmp_ln1077_reg_2639_pp0_iter5_reg == 1'd0));
end

always @ (*) begin
    ap_condition_4266 = ((icmp_ln1077_28_reg_3035_pp0_iter4_reg == 1'd0) & (icmp_ln1077_27_reg_3031_pp0_iter4_reg == 1'd0) & (icmp_ln1077_26_reg_3027_pp0_iter4_reg == 1'd0) & (icmp_ln1077_25_reg_3023_pp0_iter4_reg == 1'd0) & (icmp_ln1077_24_reg_3019_pp0_iter4_reg == 1'd0) & (icmp_ln1077_23_reg_3005_pp0_iter4_reg == 1'd0) & (icmp_ln1077_22_reg_2986_pp0_iter4_reg == 1'd0) & (icmp_ln1077_21_reg_2972_pp0_iter4_reg == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln1077_20_reg_2953_pp0_iter4_reg == 1'd0) & (icmp_ln1077_19_reg_2883_pp0_iter4_reg == 1'd0) & (icmp_ln1077_18_reg_2879_pp0_iter4_reg == 1'd0) & (icmp_ln1077_17_reg_2875_pp0_iter4_reg == 1'd0) & (icmp_ln1077_16_reg_2871_pp0_iter4_reg == 1'd0) & (icmp_ln1077_15_reg_2867_pp0_iter4_reg == 1'd0) & (icmp_ln1077_14_reg_2863_pp0_iter4_reg == 1'd0) & (icmp_ln1077_13_reg_2859_pp0_iter4_reg == 1'd0) & (icmp_ln1077_12_reg_2855_pp0_iter4_reg == 1'd0) & (icmp_ln1077_11_reg_2851_pp0_iter4_reg == 1'd0) & (icmp_ln1077_10_reg_2847_pp0_iter4_reg == 1'd0) & (icmp_ln1077_9_reg_2843_pp0_iter4_reg == 1'd0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln1077_8_reg_2839_pp0_iter4_reg == 1'd0) & (icmp_ln1077_7_reg_2828_pp0_iter4_reg == 1'd0) & (icmp_ln1077_6_reg_2819_pp0_iter4_reg == 1'd0) & (icmp_ln1077_5_reg_2810_pp0_iter4_reg == 1'd0) & (icmp_ln1077_4_reg_2801_pp0_iter4_reg == 1'd0) & (or_ln39_2_reg_2797_pp0_iter4_reg == 1'd0) & (idx_reg_2771_pp0_iter4_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (icmp_ln1077_reg_2639_pp0_iter5_reg == 1'd0));
end

always @ (*) begin
    ap_condition_4271 = ((icmp_ln1077_28_reg_3035_pp0_iter4_reg == 1'd0) & (icmp_ln1077_27_reg_3031_pp0_iter4_reg == 1'd0) & (icmp_ln1077_26_reg_3027_pp0_iter4_reg == 1'd0) & (icmp_ln1077_25_reg_3023_pp0_iter4_reg == 1'd0) & (icmp_ln1077_24_reg_3019_pp0_iter4_reg == 1'd0) & (icmp_ln1077_23_reg_3005_pp0_iter4_reg == 1'd0) & (icmp_ln1077_22_reg_2986_pp0_iter4_reg == 1'd0) & (icmp_ln1077_21_reg_2972_pp0_iter4_reg == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln1077_20_reg_2953_pp0_iter4_reg == 1'd0) & (icmp_ln1077_19_reg_2883_pp0_iter4_reg == 1'd0) & (icmp_ln1077_18_reg_2879_pp0_iter4_reg == 1'd0) & (icmp_ln1077_17_reg_2875_pp0_iter4_reg == 1'd0) & (icmp_ln1077_16_reg_2871_pp0_iter4_reg == 1'd0) & (icmp_ln1077_15_reg_2867_pp0_iter4_reg == 1'd0) & (icmp_ln1077_14_reg_2863_pp0_iter4_reg == 1'd0) & (icmp_ln1077_13_reg_2859_pp0_iter4_reg == 1'd0) & (icmp_ln1077_12_reg_2855_pp0_iter4_reg == 1'd0) & (icmp_ln1077_11_reg_2851_pp0_iter4_reg == 1'd0) & (icmp_ln1077_10_reg_2847_pp0_iter4_reg == 1'd0) & (icmp_ln1077_9_reg_2843_pp0_iter4_reg == 1'd0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln1077_8_reg_2839_pp0_iter4_reg == 1'd0) & (icmp_ln1077_7_reg_2828_pp0_iter4_reg == 1'd0) & (icmp_ln1077_6_reg_2819_pp0_iter4_reg == 1'd0) & (icmp_ln1077_5_reg_2810_pp0_iter4_reg == 1'd0) & (icmp_ln1077_4_reg_2801_pp0_iter4_reg == 1'd0) & (or_ln39_2_reg_2797_pp0_iter4_reg == 1'd0) & (idx_reg_2771_pp0_iter4_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (icmp_ln1077_reg_2639_pp0_iter5_reg == 1'd0));
end

always @ (*) begin
    ap_condition_4304 = ((icmp_ln1077_29_reg_3039_pp0_iter4_reg == 1'd0) & (icmp_ln1077_28_reg_3035_pp0_iter4_reg == 1'd0) & (icmp_ln1077_27_reg_3031_pp0_iter4_reg == 1'd0) & (icmp_ln1077_26_reg_3027_pp0_iter4_reg == 1'd0) & (icmp_ln1077_25_reg_3023_pp0_iter4_reg == 1'd0) & (icmp_ln1077_24_reg_3019_pp0_iter4_reg == 1'd0) & (icmp_ln1077_23_reg_3005_pp0_iter5_reg == 1'd0) & (icmp_ln1077_22_reg_2986_pp0_iter4_reg == 1'd0) & (icmp_ln1077_21_reg_2972_pp0_iter5_reg == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (icmp_ln1077_20_reg_2953_pp0_iter4_reg == 1'd0) & (icmp_ln1077_19_reg_2883_pp0_iter5_reg == 1'd0) & (icmp_ln1077_18_reg_2879_pp0_iter5_reg == 1'd0) & (icmp_ln1077_17_reg_2875_pp0_iter5_reg == 1'd0) & (icmp_ln1077_16_reg_2871_pp0_iter5_reg == 1'd0) & (icmp_ln1077_15_reg_2867_pp0_iter5_reg == 1'd0) & (icmp_ln1077_14_reg_2863_pp0_iter5_reg == 1'd0) & (icmp_ln1077_13_reg_2859_pp0_iter5_reg == 1'd0) & (icmp_ln1077_12_reg_2855_pp0_iter5_reg == 1'd0) & (icmp_ln1077_11_reg_2851_pp0_iter5_reg == 1'd0) & (icmp_ln1077_10_reg_2847_pp0_iter5_reg == 1'd0) & (icmp_ln1077_9_reg_2843_pp0_iter5_reg == 1'd0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln1077_8_reg_2839_pp0_iter5_reg == 1'd0) & (icmp_ln1077_7_reg_2828_pp0_iter5_reg == 1'd0) & (icmp_ln1077_6_reg_2819_pp0_iter5_reg == 1'd0) & (icmp_ln1077_5_reg_2810_pp0_iter5_reg == 1'd0) & (icmp_ln1077_4_reg_2801_pp0_iter5_reg == 1'd0) & (or_ln39_2_reg_2797_pp0_iter5_reg == 1'd0) & (idx_reg_2771_pp0_iter5_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage6) & (icmp_ln1077_reg_2639_pp0_iter5_reg == 1'd0));
end

always @ (*) begin
    ap_condition_4309 = ((icmp_ln1077_29_reg_3039_pp0_iter4_reg == 1'd0) & (icmp_ln1077_28_reg_3035_pp0_iter4_reg == 1'd0) & (icmp_ln1077_27_reg_3031_pp0_iter4_reg == 1'd0) & (icmp_ln1077_26_reg_3027_pp0_iter4_reg == 1'd0) & (icmp_ln1077_25_reg_3023_pp0_iter4_reg == 1'd0) & (icmp_ln1077_24_reg_3019_pp0_iter4_reg == 1'd0) & (icmp_ln1077_23_reg_3005_pp0_iter5_reg == 1'd0) & (icmp_ln1077_22_reg_2986_pp0_iter4_reg == 1'd0) & (icmp_ln1077_21_reg_2972_pp0_iter5_reg == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (icmp_ln1077_20_reg_2953_pp0_iter4_reg == 1'd0) & (icmp_ln1077_19_reg_2883_pp0_iter5_reg == 1'd0) & (icmp_ln1077_18_reg_2879_pp0_iter5_reg == 1'd0) & (icmp_ln1077_17_reg_2875_pp0_iter5_reg == 1'd0) & (icmp_ln1077_16_reg_2871_pp0_iter5_reg == 1'd0) & (icmp_ln1077_15_reg_2867_pp0_iter5_reg == 1'd0) & (icmp_ln1077_14_reg_2863_pp0_iter5_reg == 1'd0) & (icmp_ln1077_13_reg_2859_pp0_iter5_reg == 1'd0) & (icmp_ln1077_12_reg_2855_pp0_iter5_reg == 1'd0) & (icmp_ln1077_11_reg_2851_pp0_iter5_reg == 1'd0) & (icmp_ln1077_10_reg_2847_pp0_iter5_reg == 1'd0) & (icmp_ln1077_9_reg_2843_pp0_iter5_reg == 1'd0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln1077_8_reg_2839_pp0_iter5_reg == 1'd0) & (icmp_ln1077_7_reg_2828_pp0_iter5_reg == 1'd0) & (icmp_ln1077_6_reg_2819_pp0_iter5_reg == 1'd0) & (icmp_ln1077_5_reg_2810_pp0_iter5_reg == 1'd0) & (icmp_ln1077_4_reg_2801_pp0_iter5_reg == 1'd0) & (or_ln39_2_reg_2797_pp0_iter5_reg == 1'd0) & (idx_reg_2771_pp0_iter5_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (icmp_ln1077_reg_2639_pp0_iter5_reg == 1'd0));
end

always @ (*) begin
    ap_condition_4318 = ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (or_ln39_2_reg_2797_pp0_iter6_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (icmp_ln1077_reg_2639_pp0_iter6_reg == 1'd0));
end

always @ (*) begin
    ap_condition_4324 = ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (icmp_ln1077_4_reg_2801_pp0_iter6_reg == 1'd1) & (or_ln39_2_reg_2797_pp0_iter6_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5) & (icmp_ln1077_reg_2639_pp0_iter6_reg == 1'd0));
end

always @ (*) begin
    ap_condition_4331 = ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (icmp_ln1077_5_reg_2810_pp0_iter6_reg == 1'd1) & (icmp_ln1077_4_reg_2801_pp0_iter6_reg == 1'd0) & (or_ln39_2_reg_2797_pp0_iter6_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5) & (icmp_ln1077_reg_2639_pp0_iter6_reg == 1'd0));
end

always @ (*) begin
    ap_condition_4339 = ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (icmp_ln1077_6_reg_2819_pp0_iter6_reg == 1'd1) & (icmp_ln1077_5_reg_2810_pp0_iter6_reg == 1'd0) & (icmp_ln1077_4_reg_2801_pp0_iter6_reg == 1'd0) & (or_ln39_2_reg_2797_pp0_iter6_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5) & (icmp_ln1077_reg_2639_pp0_iter6_reg == 1'd0));
end

always @ (*) begin
    ap_condition_4348 = ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (icmp_ln1077_7_reg_2828_pp0_iter6_reg == 1'd1) & (icmp_ln1077_6_reg_2819_pp0_iter6_reg == 1'd0) & (icmp_ln1077_5_reg_2810_pp0_iter6_reg == 1'd0) & (icmp_ln1077_4_reg_2801_pp0_iter6_reg == 1'd0) & (or_ln39_2_reg_2797_pp0_iter6_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5) & (icmp_ln1077_reg_2639_pp0_iter6_reg == 1'd0));
end

always @ (*) begin
    ap_condition_4358 = ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (icmp_ln1077_8_reg_2839_pp0_iter6_reg == 1'd1) & (icmp_ln1077_7_reg_2828_pp0_iter6_reg == 1'd0) & (icmp_ln1077_6_reg_2819_pp0_iter6_reg == 1'd0) & (icmp_ln1077_5_reg_2810_pp0_iter6_reg == 1'd0) & (icmp_ln1077_4_reg_2801_pp0_iter6_reg == 1'd0) & (or_ln39_2_reg_2797_pp0_iter6_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5) & (icmp_ln1077_reg_2639_pp0_iter6_reg == 1'd0));
end

always @ (*) begin
    ap_condition_4391 = ((icmp_ln1077_30_reg_3043_pp0_iter5_reg == 1'd1) & (icmp_ln1077_29_reg_3039_pp0_iter5_reg == 1'd0) & (icmp_ln1077_28_reg_3035_pp0_iter5_reg == 1'd0) & (icmp_ln1077_27_reg_3031_pp0_iter5_reg == 1'd0) & (icmp_ln1077_26_reg_3027_pp0_iter5_reg == 1'd0) & (icmp_ln1077_25_reg_3023_pp0_iter5_reg == 1'd0) & (icmp_ln1077_24_reg_3019_pp0_iter5_reg == 1'd0) & (icmp_ln1077_23_reg_3005_pp0_iter5_reg == 1'd0) & (icmp_ln1077_22_reg_2986_pp0_iter5_reg == 1'd0) & (icmp_ln1077_21_reg_2972_pp0_iter5_reg == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln1077_20_reg_2953_pp0_iter5_reg == 1'd0) & (icmp_ln1077_19_reg_2883_pp0_iter5_reg == 1'd0) & (icmp_ln1077_18_reg_2879_pp0_iter5_reg == 1'd0) & (icmp_ln1077_17_reg_2875_pp0_iter5_reg == 1'd0) & (icmp_ln1077_16_reg_2871_pp0_iter5_reg == 1'd0) & (icmp_ln1077_15_reg_2867_pp0_iter5_reg == 1'd0) & (icmp_ln1077_14_reg_2863_pp0_iter5_reg == 1'd0) & (icmp_ln1077_13_reg_2859_pp0_iter5_reg == 1'd0) & (icmp_ln1077_12_reg_2855_pp0_iter5_reg == 1'd0) & (ap_enable_reg_pp0_iter6 == 1'b1) & (icmp_ln1077_11_reg_2851_pp0_iter5_reg == 1'd0) & (icmp_ln1077_10_reg_2847_pp0_iter5_reg == 1'd0) & (icmp_ln1077_9_reg_2843_pp0_iter5_reg == 1'd0) & (icmp_ln1077_8_reg_2839_pp0_iter5_reg == 1'd0) & (icmp_ln1077_7_reg_2828_pp0_iter5_reg == 1'd0) & (icmp_ln1077_6_reg_2819_pp0_iter5_reg == 1'd0) & (icmp_ln1077_5_reg_2810_pp0_iter5_reg == 1'd0) & (icmp_ln1077_4_reg_2801_pp0_iter5_reg == 1'd0) & (or_ln39_2_reg_2797_pp0_iter5_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (icmp_ln1077_reg_2639_pp0_iter6_reg == 1'd0));
end

always @ (*) begin
    ap_condition_4425 = ((icmp_ln1077_30_reg_3043_pp0_iter5_reg == 1'd0) & (icmp_ln1077_29_reg_3039_pp0_iter5_reg == 1'd0) & (icmp_ln1077_28_reg_3035_pp0_iter5_reg == 1'd0) & (icmp_ln1077_27_reg_3031_pp0_iter5_reg == 1'd0) & (icmp_ln1077_26_reg_3027_pp0_iter5_reg == 1'd0) & (icmp_ln1077_25_reg_3023_pp0_iter5_reg == 1'd0) & (icmp_ln1077_24_reg_3019_pp0_iter5_reg == 1'd0) & (icmp_ln1077_23_reg_3005_pp0_iter6_reg == 1'd0) & (icmp_ln1077_22_reg_2986_pp0_iter5_reg == 1'd0) & (icmp_ln1077_21_reg_2972_pp0_iter6_reg == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (icmp_ln1077_20_reg_2953_pp0_iter5_reg == 1'd0) & (icmp_ln1077_19_reg_2883_pp0_iter6_reg == 1'd0) & (icmp_ln1077_18_reg_2879_pp0_iter6_reg == 1'd0) & (icmp_ln1077_17_reg_2875_pp0_iter6_reg == 1'd0) & (icmp_ln1077_16_reg_2871_pp0_iter6_reg == 1'd0) & (icmp_ln1077_15_reg_2867_pp0_iter6_reg == 1'd0) & (icmp_ln1077_14_reg_2863_pp0_iter6_reg == 1'd0) & (icmp_ln1077_13_reg_2859_pp0_iter6_reg == 1'd0) & (icmp_ln1077_12_reg_2855_pp0_iter6_reg == 1'd0) & (ap_enable_reg_pp0_iter6 == 1'b1) & (icmp_ln1077_11_reg_2851_pp0_iter6_reg == 1'd0) & (icmp_ln1077_10_reg_2847_pp0_iter6_reg == 1'd0) & (icmp_ln1077_9_reg_2843_pp0_iter6_reg == 1'd0) & (icmp_ln1077_8_reg_2839_pp0_iter6_reg == 1'd0) & (icmp_ln1077_7_reg_2828_pp0_iter6_reg == 1'd0) & (icmp_ln1077_6_reg_2819_pp0_iter6_reg == 1'd0) & (icmp_ln1077_5_reg_2810_pp0_iter6_reg == 1'd0) & (icmp_ln1077_4_reg_2801_pp0_iter6_reg == 1'd0) & (or_ln39_2_reg_2797_pp0_iter6_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5) & (icmp_ln1077_reg_2639_pp0_iter6_reg == 1'd0) & (or_ln39_fu_2516_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_4453 = ((icmp_ln1077_30_reg_3043_pp0_iter5_reg == 1'd0) & (icmp_ln1077_29_reg_3039_pp0_iter5_reg == 1'd0) & (icmp_ln1077_28_reg_3035_pp0_iter5_reg == 1'd0) & (icmp_ln1077_27_reg_3031_pp0_iter5_reg == 1'd0) & (icmp_ln1077_26_reg_3027_pp0_iter5_reg == 1'd0) & (icmp_ln1077_25_reg_3023_pp0_iter5_reg == 1'd0) & (icmp_ln1077_24_reg_3019_pp0_iter5_reg == 1'd0) & (icmp_ln1077_23_reg_3005_pp0_iter5_reg == 1'd0) & (icmp_ln1077_22_reg_2986_pp0_iter5_reg == 1'd0) & (icmp_ln1077_21_reg_2972_pp0_iter5_reg == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln1077_20_reg_2953_pp0_iter5_reg == 1'd0) & (icmp_ln1077_19_reg_2883_pp0_iter5_reg == 1'd0) & (icmp_ln1077_18_reg_2879_pp0_iter5_reg == 1'd0) & (icmp_ln1077_17_reg_2875_pp0_iter5_reg == 1'd0) & (icmp_ln1077_16_reg_2871_pp0_iter5_reg == 1'd0) & (icmp_ln1077_15_reg_2867_pp0_iter5_reg == 1'd0) & (icmp_ln1077_14_reg_2863_pp0_iter5_reg == 1'd0) & (icmp_ln1077_13_reg_2859_pp0_iter5_reg == 1'd0) & (icmp_ln1077_12_reg_2855_pp0_iter5_reg == 1'd0) & (ap_enable_reg_pp0_iter6 == 1'b1) & (icmp_ln1077_11_reg_2851_pp0_iter5_reg == 1'd0) & (icmp_ln1077_10_reg_2847_pp0_iter5_reg == 1'd0) & (icmp_ln1077_9_reg_2843_pp0_iter5_reg == 1'd0) & (icmp_ln1077_8_reg_2839_pp0_iter5_reg == 1'd0) & (icmp_ln1077_7_reg_2828_pp0_iter5_reg == 1'd0) & (icmp_ln1077_6_reg_2819_pp0_iter5_reg == 1'd0) & (icmp_ln1077_5_reg_2810_pp0_iter5_reg == 1'd0) & (icmp_ln1077_4_reg_2801_pp0_iter5_reg == 1'd0) & (or_ln39_2_reg_2797_pp0_iter5_reg == 1'd0) & (idx_reg_2771_pp0_iter5_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (icmp_ln1077_reg_2639_pp0_iter6_reg == 1'd0));
end

always @ (*) begin
    ap_condition_4458 = ((icmp_ln1077_30_reg_3043_pp0_iter5_reg == 1'd0) & (icmp_ln1077_29_reg_3039_pp0_iter5_reg == 1'd0) & (icmp_ln1077_28_reg_3035_pp0_iter5_reg == 1'd0) & (icmp_ln1077_27_reg_3031_pp0_iter5_reg == 1'd0) & (icmp_ln1077_26_reg_3027_pp0_iter5_reg == 1'd0) & (icmp_ln1077_25_reg_3023_pp0_iter5_reg == 1'd0) & (icmp_ln1077_24_reg_3019_pp0_iter5_reg == 1'd0) & (icmp_ln1077_23_reg_3005_pp0_iter5_reg == 1'd0) & (icmp_ln1077_22_reg_2986_pp0_iter5_reg == 1'd0) & (icmp_ln1077_21_reg_2972_pp0_iter5_reg == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln1077_20_reg_2953_pp0_iter5_reg == 1'd0) & (icmp_ln1077_19_reg_2883_pp0_iter5_reg == 1'd0) & (icmp_ln1077_18_reg_2879_pp0_iter5_reg == 1'd0) & (icmp_ln1077_17_reg_2875_pp0_iter5_reg == 1'd0) & (icmp_ln1077_16_reg_2871_pp0_iter5_reg == 1'd0) & (icmp_ln1077_15_reg_2867_pp0_iter5_reg == 1'd0) & (icmp_ln1077_14_reg_2863_pp0_iter5_reg == 1'd0) & (icmp_ln1077_13_reg_2859_pp0_iter5_reg == 1'd0) & (icmp_ln1077_12_reg_2855_pp0_iter5_reg == 1'd0) & (ap_enable_reg_pp0_iter6 == 1'b1) & (icmp_ln1077_11_reg_2851_pp0_iter5_reg == 1'd0) & (icmp_ln1077_10_reg_2847_pp0_iter5_reg == 1'd0) & (icmp_ln1077_9_reg_2843_pp0_iter5_reg == 1'd0) & (icmp_ln1077_8_reg_2839_pp0_iter5_reg == 1'd0) & (icmp_ln1077_7_reg_2828_pp0_iter5_reg == 1'd0) & (icmp_ln1077_6_reg_2819_pp0_iter5_reg == 1'd0) & (icmp_ln1077_5_reg_2810_pp0_iter5_reg == 1'd0) & (icmp_ln1077_4_reg_2801_pp0_iter5_reg == 1'd0) & (or_ln39_2_reg_2797_pp0_iter5_reg == 1'd0) & (idx_reg_2771_pp0_iter5_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (icmp_ln1077_reg_2639_pp0_iter6_reg == 1'd0));
end

always @ (*) begin
    ap_condition_665 = ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7));
end

always @ (*) begin
    ap_condition_763 = ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7));
end

always @ (*) begin
    ap_condition_933 = ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_phi_reg_pp0_iter0_idx_17_reg_249 = 'bx;

assign ap_phi_reg_pp0_iter0_idx_18_reg_271 = 'bx;

assign ap_phi_reg_pp0_iter0_idx_19_reg_293 = 'bx;

assign ap_phi_reg_pp0_iter0_idx_20_reg_315 = 'bx;

assign ap_phi_reg_pp0_iter0_idx_21_reg_337 = 'bx;

assign ap_phi_reg_pp0_iter0_idx_22_reg_359 = 'bx;

assign ap_phi_reg_pp0_iter0_idx_23_reg_381 = 'bx;

assign ap_phi_reg_pp0_iter0_idx_24_reg_403 = 'bx;

assign ap_phi_reg_pp0_iter0_idx_25_reg_425 = 'bx;

assign ap_phi_reg_pp0_iter0_idx_26_reg_447 = 'bx;

assign ap_phi_reg_pp0_iter0_idx_27_reg_469 = 'bx;

assign ap_phi_reg_pp0_iter0_score_10_reg_414 = 'bx;

assign ap_phi_reg_pp0_iter0_score_11_reg_436 = 'bx;

assign ap_phi_reg_pp0_iter0_score_12_reg_458 = 'bx;

assign ap_phi_reg_pp0_iter0_score_2_reg_238 = 'bx;

assign ap_phi_reg_pp0_iter0_score_3_reg_260 = 'bx;

assign ap_phi_reg_pp0_iter0_score_4_reg_282 = 'bx;

assign ap_phi_reg_pp0_iter0_score_5_reg_304 = 'bx;

assign ap_phi_reg_pp0_iter0_score_6_reg_326 = 'bx;

assign ap_phi_reg_pp0_iter0_score_7_reg_348 = 'bx;

assign ap_phi_reg_pp0_iter0_score_8_reg_370 = 'bx;

assign ap_phi_reg_pp0_iter0_score_9_reg_392 = 'bx;

always @ (*) begin
    ap_predicate_op219_fcmp_state5 = ((icmp_ln1077_19_fu_1306_p2 == 1'd0) & (icmp_ln1077_18_fu_1301_p2 == 1'd0) & (icmp_ln1077_17_fu_1296_p2 == 1'd0) & (icmp_ln1077_16_fu_1291_p2 == 1'd0) & (icmp_ln1077_15_fu_1285_p2 == 1'd0) & (icmp_ln1077_14_fu_1271_p2 == 1'd0) & (icmp_ln1077_13_fu_1266_p2 == 1'd0) & (icmp_ln1077_12_fu_1261_p2 == 1'd0) & (icmp_ln1077_11_fu_1256_p2 == 1'd0) & (icmp_ln1077_10_fu_1251_p2 == 1'd0) & (icmp_ln1077_9_fu_1246_p2 == 1'd0) & (icmp_ln1077_8_fu_1241_p2 == 1'd0) & (icmp_ln1077_7_fu_1223_p2 == 1'd0) & (icmp_ln1077_6_fu_1193_p2 == 1'd0) & (icmp_ln1077_5_fu_1172_p2 == 1'd0) & (icmp_ln1077_4_fu_1141_p2 == 1'd0) & (or_ln39_2_fu_1135_p2 == 1'd0) & (idx_fu_1079_p2 == 1'd0) & (icmp_ln1077_reg_2639 == 1'd0));
end

always @ (*) begin
    ap_predicate_op288_fcmp_state7 = ((icmp_ln1077_20_fu_1570_p2 == 1'd0) & (icmp_ln1077_19_reg_2883 == 1'd0) & (icmp_ln1077_18_reg_2879 == 1'd0) & (icmp_ln1077_17_reg_2875 == 1'd0) & (icmp_ln1077_16_reg_2871 == 1'd0) & (icmp_ln1077_15_reg_2867 == 1'd0) & (icmp_ln1077_14_reg_2863 == 1'd0) & (icmp_ln1077_13_reg_2859 == 1'd0) & (icmp_ln1077_12_reg_2855 == 1'd0) & (icmp_ln1077_11_reg_2851 == 1'd0) & (icmp_ln1077_10_reg_2847 == 1'd0) & (icmp_ln1077_9_reg_2843 == 1'd0) & (icmp_ln1077_8_reg_2839 == 1'd0) & (icmp_ln1077_7_reg_2828 == 1'd0) & (icmp_ln1077_6_reg_2819 == 1'd0) & (icmp_ln1077_5_reg_2810 == 1'd0) & (icmp_ln1077_4_reg_2801 == 1'd0) & (or_ln39_2_reg_2797 == 1'd0) & (idx_reg_2771 == 1'd0) & (icmp_ln1077_reg_2639 == 1'd0));
end

always @ (*) begin
    ap_predicate_op307_fcmp_state13 = ((icmp_ln1077_21_fu_1640_p2 == 1'd0) & (icmp_ln1077_20_reg_2953 == 1'd0) & (icmp_ln1077_19_reg_2883 == 1'd0) & (icmp_ln1077_18_reg_2879 == 1'd0) & (icmp_ln1077_17_reg_2875 == 1'd0) & (icmp_ln1077_16_reg_2871 == 1'd0) & (icmp_ln1077_15_reg_2867 == 1'd0) & (icmp_ln1077_14_reg_2863 == 1'd0) & (icmp_ln1077_13_reg_2859 == 1'd0) & (icmp_ln1077_12_reg_2855 == 1'd0) & (icmp_ln1077_11_reg_2851 == 1'd0) & (icmp_ln1077_10_reg_2847 == 1'd0) & (icmp_ln1077_9_reg_2843 == 1'd0) & (icmp_ln1077_8_reg_2839 == 1'd0) & (icmp_ln1077_7_reg_2828 == 1'd0) & (icmp_ln1077_6_reg_2819 == 1'd0) & (icmp_ln1077_5_reg_2810 == 1'd0) & (icmp_ln1077_4_reg_2801 == 1'd0) & (or_ln39_2_reg_2797 == 1'd0) & (idx_reg_2771 == 1'd0) & (icmp_ln1077_reg_2639_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op326_fcmp_state15 = ((icmp_ln1077_22_fu_1711_p2 == 1'd0) & (icmp_ln1077_21_reg_2972 == 1'd0) & (icmp_ln1077_20_reg_2953 == 1'd0) & (icmp_ln1077_19_reg_2883_pp0_iter1_reg == 1'd0) & (icmp_ln1077_18_reg_2879_pp0_iter1_reg == 1'd0) & (icmp_ln1077_17_reg_2875_pp0_iter1_reg == 1'd0) & (icmp_ln1077_16_reg_2871_pp0_iter1_reg == 1'd0) & (icmp_ln1077_15_reg_2867_pp0_iter1_reg == 1'd0) & (icmp_ln1077_14_reg_2863_pp0_iter1_reg == 1'd0) & (icmp_ln1077_13_reg_2859_pp0_iter1_reg == 1'd0) & (icmp_ln1077_12_reg_2855_pp0_iter1_reg == 1'd0) & (icmp_ln1077_11_reg_2851_pp0_iter1_reg == 1'd0) & (icmp_ln1077_10_reg_2847_pp0_iter1_reg == 1'd0) & (icmp_ln1077_9_reg_2843_pp0_iter1_reg == 1'd0) & (icmp_ln1077_8_reg_2839_pp0_iter1_reg == 1'd0) & (icmp_ln1077_7_reg_2828_pp0_iter1_reg == 1'd0) & (icmp_ln1077_6_reg_2819_pp0_iter1_reg == 1'd0) & (icmp_ln1077_5_reg_2810_pp0_iter1_reg == 1'd0) & (icmp_ln1077_4_reg_2801_pp0_iter1_reg == 1'd0) & (or_ln39_2_reg_2797_pp0_iter1_reg == 1'd0) & (idx_reg_2771_pp0_iter1_reg == 1'd0) & (icmp_ln1077_reg_2639_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op347_fcmp_state21 = ((icmp_ln1077_23_fu_1795_p2 == 1'd0) & (icmp_ln1077_22_reg_2986 == 1'd0) & (icmp_ln1077_21_reg_2972 == 1'd0) & (icmp_ln1077_20_reg_2953_pp0_iter1_reg == 1'd0) & (icmp_ln1077_19_reg_2883_pp0_iter1_reg == 1'd0) & (icmp_ln1077_18_reg_2879_pp0_iter1_reg == 1'd0) & (icmp_ln1077_17_reg_2875_pp0_iter1_reg == 1'd0) & (icmp_ln1077_16_reg_2871_pp0_iter1_reg == 1'd0) & (icmp_ln1077_15_reg_2867_pp0_iter1_reg == 1'd0) & (icmp_ln1077_14_reg_2863_pp0_iter1_reg == 1'd0) & (icmp_ln1077_13_reg_2859_pp0_iter1_reg == 1'd0) & (icmp_ln1077_12_reg_2855_pp0_iter1_reg == 1'd0) & (icmp_ln1077_11_reg_2851_pp0_iter1_reg == 1'd0) & (icmp_ln1077_10_reg_2847_pp0_iter1_reg == 1'd0) & (icmp_ln1077_9_reg_2843_pp0_iter1_reg == 1'd0) & (icmp_ln1077_8_reg_2839_pp0_iter1_reg == 1'd0) & (icmp_ln1077_7_reg_2828_pp0_iter1_reg == 1'd0) & (icmp_ln1077_6_reg_2819_pp0_iter1_reg == 1'd0) & (icmp_ln1077_5_reg_2810_pp0_iter1_reg == 1'd0) & (icmp_ln1077_4_reg_2801_pp0_iter1_reg == 1'd0) & (or_ln39_2_reg_2797_pp0_iter1_reg == 1'd0) & (idx_reg_2771_pp0_iter1_reg == 1'd0) & (icmp_ln1077_reg_2639_pp0_iter2_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op368_fcmp_state23 = ((icmp_ln1077_24_fu_1880_p2 == 1'd0) & (icmp_ln1077_23_reg_3005 == 1'd0) & (icmp_ln1077_22_reg_2986 == 1'd0) & (icmp_ln1077_21_reg_2972_pp0_iter2_reg == 1'd0) & (icmp_ln1077_20_reg_2953_pp0_iter1_reg == 1'd0) & (icmp_ln1077_19_reg_2883_pp0_iter2_reg == 1'd0) & (icmp_ln1077_18_reg_2879_pp0_iter2_reg == 1'd0) & (icmp_ln1077_17_reg_2875_pp0_iter2_reg == 1'd0) & (icmp_ln1077_16_reg_2871_pp0_iter2_reg == 1'd0) & (icmp_ln1077_15_reg_2867_pp0_iter2_reg == 1'd0) & (icmp_ln1077_14_reg_2863_pp0_iter2_reg == 1'd0) & (icmp_ln1077_13_reg_2859_pp0_iter2_reg == 1'd0) & (icmp_ln1077_12_reg_2855_pp0_iter2_reg == 1'd0) & (icmp_ln1077_11_reg_2851_pp0_iter2_reg == 1'd0) & (icmp_ln1077_10_reg_2847_pp0_iter2_reg == 1'd0) & (icmp_ln1077_9_reg_2843_pp0_iter2_reg == 1'd0) & (icmp_ln1077_8_reg_2839_pp0_iter2_reg == 1'd0) & (icmp_ln1077_7_reg_2828_pp0_iter2_reg == 1'd0) & (icmp_ln1077_6_reg_2819_pp0_iter2_reg == 1'd0) & (icmp_ln1077_5_reg_2810_pp0_iter2_reg == 1'd0) & (icmp_ln1077_4_reg_2801_pp0_iter2_reg == 1'd0) & (or_ln39_2_reg_2797_pp0_iter2_reg == 1'd0) & (idx_reg_2771_pp0_iter2_reg == 1'd0) & (icmp_ln1077_reg_2639_pp0_iter2_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op396_fcmp_state29 = ((icmp_ln1077_25_reg_3023 == 1'd0) & (icmp_ln1077_24_reg_3019 == 1'd0) & (icmp_ln1077_23_reg_3005 == 1'd0) & (icmp_ln1077_22_reg_2986_pp0_iter2_reg == 1'd0) & (icmp_ln1077_21_reg_2972_pp0_iter2_reg == 1'd0) & (icmp_ln1077_20_reg_2953_pp0_iter2_reg == 1'd0) & (icmp_ln1077_19_reg_2883_pp0_iter2_reg == 1'd0) & (icmp_ln1077_18_reg_2879_pp0_iter2_reg == 1'd0) & (icmp_ln1077_17_reg_2875_pp0_iter2_reg == 1'd0) & (icmp_ln1077_16_reg_2871_pp0_iter2_reg == 1'd0) & (icmp_ln1077_15_reg_2867_pp0_iter2_reg == 1'd0) & (icmp_ln1077_14_reg_2863_pp0_iter2_reg == 1'd0) & (icmp_ln1077_13_reg_2859_pp0_iter2_reg == 1'd0) & (icmp_ln1077_12_reg_2855_pp0_iter2_reg == 1'd0) & (icmp_ln1077_11_reg_2851_pp0_iter2_reg == 1'd0) & (icmp_ln1077_10_reg_2847_pp0_iter2_reg == 1'd0) & (icmp_ln1077_9_reg_2843_pp0_iter2_reg == 1'd0) & (icmp_ln1077_8_reg_2839_pp0_iter2_reg == 1'd0) & (icmp_ln1077_7_reg_2828_pp0_iter2_reg == 1'd0) & (icmp_ln1077_6_reg_2819_pp0_iter2_reg == 1'd0) & (icmp_ln1077_5_reg_2810_pp0_iter2_reg == 1'd0) & (icmp_ln1077_4_reg_2801_pp0_iter2_reg == 1'd0) & (or_ln39_2_reg_2797_pp0_iter2_reg == 1'd0) & (idx_reg_2771_pp0_iter2_reg == 1'd0) & (icmp_ln1077_reg_2639_pp0_iter3_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op416_fcmp_state31 = ((icmp_ln1077_26_reg_3027 == 1'd0) & (icmp_ln1077_25_reg_3023 == 1'd0) & (icmp_ln1077_24_reg_3019 == 1'd0) & (icmp_ln1077_23_reg_3005_pp0_iter3_reg == 1'd0) & (icmp_ln1077_22_reg_2986_pp0_iter2_reg == 1'd0) & (icmp_ln1077_21_reg_2972_pp0_iter3_reg == 1'd0) & (icmp_ln1077_20_reg_2953_pp0_iter2_reg == 1'd0) & (icmp_ln1077_19_reg_2883_pp0_iter3_reg == 1'd0) & (icmp_ln1077_18_reg_2879_pp0_iter3_reg == 1'd0) & (icmp_ln1077_17_reg_2875_pp0_iter3_reg == 1'd0) & (icmp_ln1077_16_reg_2871_pp0_iter3_reg == 1'd0) & (icmp_ln1077_15_reg_2867_pp0_iter3_reg == 1'd0) & (icmp_ln1077_14_reg_2863_pp0_iter3_reg == 1'd0) & (icmp_ln1077_13_reg_2859_pp0_iter3_reg == 1'd0) & (icmp_ln1077_12_reg_2855_pp0_iter3_reg == 1'd0) & (icmp_ln1077_11_reg_2851_pp0_iter3_reg == 1'd0) & (icmp_ln1077_10_reg_2847_pp0_iter3_reg == 1'd0) & (icmp_ln1077_9_reg_2843_pp0_iter3_reg == 1'd0) & (icmp_ln1077_8_reg_2839_pp0_iter3_reg == 1'd0) & (icmp_ln1077_7_reg_2828_pp0_iter3_reg == 1'd0) & (icmp_ln1077_6_reg_2819_pp0_iter3_reg == 1'd0) & (icmp_ln1077_5_reg_2810_pp0_iter3_reg == 1'd0) & (icmp_ln1077_4_reg_2801_pp0_iter3_reg == 1'd0) & (or_ln39_2_reg_2797_pp0_iter3_reg == 1'd0) & (idx_reg_2771_pp0_iter3_reg == 1'd0) & (icmp_ln1077_reg_2639_pp0_iter3_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op436_fcmp_state38 = ((icmp_ln1077_27_reg_3031_pp0_iter3_reg == 1'd0) & (icmp_ln1077_26_reg_3027_pp0_iter3_reg == 1'd0) & (icmp_ln1077_25_reg_3023_pp0_iter3_reg == 1'd0) & (icmp_ln1077_24_reg_3019_pp0_iter3_reg == 1'd0) & (icmp_ln1077_23_reg_3005_pp0_iter4_reg == 1'd0) & (icmp_ln1077_22_reg_2986_pp0_iter3_reg == 1'd0) & (icmp_ln1077_21_reg_2972_pp0_iter4_reg == 1'd0) & (icmp_ln1077_20_reg_2953_pp0_iter3_reg == 1'd0) & (icmp_ln1077_19_reg_2883_pp0_iter4_reg == 1'd0) & (icmp_ln1077_18_reg_2879_pp0_iter4_reg == 1'd0) & (icmp_ln1077_17_reg_2875_pp0_iter4_reg == 1'd0) & (icmp_ln1077_16_reg_2871_pp0_iter4_reg == 1'd0) & (icmp_ln1077_15_reg_2867_pp0_iter4_reg == 1'd0) & (icmp_ln1077_14_reg_2863_pp0_iter4_reg == 1'd0) & (icmp_ln1077_13_reg_2859_pp0_iter4_reg == 1'd0) & (icmp_ln1077_12_reg_2855_pp0_iter4_reg == 1'd0) & (icmp_ln1077_11_reg_2851_pp0_iter4_reg == 1'd0) & (icmp_ln1077_10_reg_2847_pp0_iter4_reg == 1'd0) & (icmp_ln1077_9_reg_2843_pp0_iter4_reg == 1'd0) & (icmp_ln1077_8_reg_2839_pp0_iter4_reg == 1'd0) & (icmp_ln1077_7_reg_2828_pp0_iter4_reg == 1'd0) & (icmp_ln1077_6_reg_2819_pp0_iter4_reg == 1'd0) & (icmp_ln1077_5_reg_2810_pp0_iter4_reg == 1'd0) & (icmp_ln1077_4_reg_2801_pp0_iter4_reg == 1'd0) & (or_ln39_2_reg_2797_pp0_iter4_reg == 1'd0) & (idx_reg_2771_pp0_iter4_reg == 1'd0) & (icmp_ln1077_reg_2639_pp0_iter4_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op456_fcmp_state40 = ((icmp_ln1077_28_reg_3035_pp0_iter4_reg == 1'd0) & (icmp_ln1077_27_reg_3031_pp0_iter4_reg == 1'd0) & (icmp_ln1077_26_reg_3027_pp0_iter4_reg == 1'd0) & (icmp_ln1077_25_reg_3023_pp0_iter4_reg == 1'd0) & (icmp_ln1077_24_reg_3019_pp0_iter4_reg == 1'd0) & (icmp_ln1077_23_reg_3005_pp0_iter4_reg == 1'd0) & (icmp_ln1077_22_reg_2986_pp0_iter4_reg == 1'd0) & (icmp_ln1077_21_reg_2972_pp0_iter4_reg == 1'd0) & (icmp_ln1077_20_reg_2953_pp0_iter4_reg == 1'd0) & (icmp_ln1077_19_reg_2883_pp0_iter4_reg == 1'd0) & (icmp_ln1077_18_reg_2879_pp0_iter4_reg == 1'd0) & (icmp_ln1077_17_reg_2875_pp0_iter4_reg == 1'd0) & (icmp_ln1077_16_reg_2871_pp0_iter4_reg == 1'd0) & (icmp_ln1077_15_reg_2867_pp0_iter4_reg == 1'd0) & (icmp_ln1077_14_reg_2863_pp0_iter4_reg == 1'd0) & (icmp_ln1077_13_reg_2859_pp0_iter4_reg == 1'd0) & (icmp_ln1077_12_reg_2855_pp0_iter4_reg == 1'd0) & (icmp_ln1077_11_reg_2851_pp0_iter4_reg == 1'd0) & (icmp_ln1077_10_reg_2847_pp0_iter4_reg == 1'd0) & (icmp_ln1077_9_reg_2843_pp0_iter4_reg == 1'd0) & (icmp_ln1077_8_reg_2839_pp0_iter4_reg == 1'd0) & (icmp_ln1077_7_reg_2828_pp0_iter4_reg == 1'd0) & (icmp_ln1077_6_reg_2819_pp0_iter4_reg == 1'd0) & (icmp_ln1077_5_reg_2810_pp0_iter4_reg == 1'd0) & (icmp_ln1077_4_reg_2801_pp0_iter4_reg == 1'd0) & (or_ln39_2_reg_2797_pp0_iter4_reg == 1'd0) & (idx_reg_2771_pp0_iter4_reg == 1'd0) & (icmp_ln1077_reg_2639_pp0_iter4_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op476_fcmp_state46 = ((icmp_ln1077_29_reg_3039_pp0_iter4_reg == 1'd0) & (icmp_ln1077_28_reg_3035_pp0_iter4_reg == 1'd0) & (icmp_ln1077_27_reg_3031_pp0_iter4_reg == 1'd0) & (icmp_ln1077_26_reg_3027_pp0_iter4_reg == 1'd0) & (icmp_ln1077_25_reg_3023_pp0_iter4_reg == 1'd0) & (icmp_ln1077_24_reg_3019_pp0_iter4_reg == 1'd0) & (icmp_ln1077_23_reg_3005_pp0_iter5_reg == 1'd0) & (icmp_ln1077_22_reg_2986_pp0_iter4_reg == 1'd0) & (icmp_ln1077_21_reg_2972_pp0_iter5_reg == 1'd0) & (icmp_ln1077_20_reg_2953_pp0_iter4_reg == 1'd0) & (icmp_ln1077_19_reg_2883_pp0_iter5_reg == 1'd0) & (icmp_ln1077_18_reg_2879_pp0_iter5_reg == 1'd0) & (icmp_ln1077_17_reg_2875_pp0_iter5_reg == 1'd0) & (icmp_ln1077_16_reg_2871_pp0_iter5_reg == 1'd0) & (icmp_ln1077_15_reg_2867_pp0_iter5_reg == 1'd0) & (icmp_ln1077_14_reg_2863_pp0_iter5_reg == 1'd0) & (icmp_ln1077_13_reg_2859_pp0_iter5_reg == 1'd0) & (icmp_ln1077_12_reg_2855_pp0_iter5_reg == 1'd0) & (icmp_ln1077_11_reg_2851_pp0_iter5_reg == 1'd0) & (icmp_ln1077_10_reg_2847_pp0_iter5_reg == 1'd0) & (icmp_ln1077_9_reg_2843_pp0_iter5_reg == 1'd0) & (icmp_ln1077_8_reg_2839_pp0_iter5_reg == 1'd0) & (icmp_ln1077_7_reg_2828_pp0_iter5_reg == 1'd0) & (icmp_ln1077_6_reg_2819_pp0_iter5_reg == 1'd0) & (icmp_ln1077_5_reg_2810_pp0_iter5_reg == 1'd0) & (icmp_ln1077_4_reg_2801_pp0_iter5_reg == 1'd0) & (or_ln39_2_reg_2797_pp0_iter5_reg == 1'd0) & (idx_reg_2771_pp0_iter5_reg == 1'd0) & (icmp_ln1077_reg_2639_pp0_iter5_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op496_fcmp_state48 = ((icmp_ln1077_30_reg_3043_pp0_iter5_reg == 1'd0) & (icmp_ln1077_29_reg_3039_pp0_iter5_reg == 1'd0) & (icmp_ln1077_28_reg_3035_pp0_iter5_reg == 1'd0) & (icmp_ln1077_27_reg_3031_pp0_iter5_reg == 1'd0) & (icmp_ln1077_26_reg_3027_pp0_iter5_reg == 1'd0) & (icmp_ln1077_25_reg_3023_pp0_iter5_reg == 1'd0) & (icmp_ln1077_24_reg_3019_pp0_iter5_reg == 1'd0) & (icmp_ln1077_23_reg_3005_pp0_iter5_reg == 1'd0) & (icmp_ln1077_22_reg_2986_pp0_iter5_reg == 1'd0) & (icmp_ln1077_21_reg_2972_pp0_iter5_reg == 1'd0) & (icmp_ln1077_20_reg_2953_pp0_iter5_reg == 1'd0) & (icmp_ln1077_19_reg_2883_pp0_iter5_reg == 1'd0) & (icmp_ln1077_18_reg_2879_pp0_iter5_reg == 1'd0) & (icmp_ln1077_17_reg_2875_pp0_iter5_reg == 1'd0) & (icmp_ln1077_16_reg_2871_pp0_iter5_reg == 1'd0) & (icmp_ln1077_15_reg_2867_pp0_iter5_reg == 1'd0) & (icmp_ln1077_14_reg_2863_pp0_iter5_reg == 1'd0) & (icmp_ln1077_13_reg_2859_pp0_iter5_reg == 1'd0) & (icmp_ln1077_12_reg_2855_pp0_iter5_reg == 1'd0) & (icmp_ln1077_11_reg_2851_pp0_iter5_reg == 1'd0) & (icmp_ln1077_10_reg_2847_pp0_iter5_reg == 1'd0) & (icmp_ln1077_9_reg_2843_pp0_iter5_reg == 1'd0) & (icmp_ln1077_8_reg_2839_pp0_iter5_reg == 1'd0) & (icmp_ln1077_7_reg_2828_pp0_iter5_reg == 1'd0) & (icmp_ln1077_6_reg_2819_pp0_iter5_reg == 1'd0) & (icmp_ln1077_5_reg_2810_pp0_iter5_reg == 1'd0) & (icmp_ln1077_4_reg_2801_pp0_iter5_reg == 1'd0) & (or_ln39_2_reg_2797_pp0_iter5_reg == 1'd0) & (idx_reg_2771_pp0_iter5_reg == 1'd0) & (icmp_ln1077_reg_2639_pp0_iter5_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op537_fcmp_state54 = ((icmp_ln1077_30_reg_3043_pp0_iter5_reg == 1'd0) & (icmp_ln1077_29_reg_3039_pp0_iter5_reg == 1'd0) & (icmp_ln1077_28_reg_3035_pp0_iter5_reg == 1'd0) & (icmp_ln1077_27_reg_3031_pp0_iter5_reg == 1'd0) & (icmp_ln1077_26_reg_3027_pp0_iter5_reg == 1'd0) & (icmp_ln1077_25_reg_3023_pp0_iter5_reg == 1'd0) & (icmp_ln1077_24_reg_3019_pp0_iter5_reg == 1'd0) & (icmp_ln1077_23_reg_3005_pp0_iter6_reg == 1'd0) & (icmp_ln1077_22_reg_2986_pp0_iter5_reg == 1'd0) & (icmp_ln1077_21_reg_2972_pp0_iter6_reg == 1'd0) & (icmp_ln1077_20_reg_2953_pp0_iter5_reg == 1'd0) & (icmp_ln1077_19_reg_2883_pp0_iter6_reg == 1'd0) & (icmp_ln1077_18_reg_2879_pp0_iter6_reg == 1'd0) & (icmp_ln1077_17_reg_2875_pp0_iter6_reg == 1'd0) & (icmp_ln1077_16_reg_2871_pp0_iter6_reg == 1'd0) & (icmp_ln1077_15_reg_2867_pp0_iter6_reg == 1'd0) & (icmp_ln1077_14_reg_2863_pp0_iter6_reg == 1'd0) & (icmp_ln1077_13_reg_2859_pp0_iter6_reg == 1'd0) & (icmp_ln1077_12_reg_2855_pp0_iter6_reg == 1'd0) & (icmp_ln1077_11_reg_2851_pp0_iter6_reg == 1'd0) & (icmp_ln1077_10_reg_2847_pp0_iter6_reg == 1'd0) & (icmp_ln1077_9_reg_2843_pp0_iter6_reg == 1'd0) & (icmp_ln1077_8_reg_2839_pp0_iter6_reg == 1'd0) & (icmp_ln1077_7_reg_2828_pp0_iter6_reg == 1'd0) & (icmp_ln1077_6_reg_2819_pp0_iter6_reg == 1'd0) & (icmp_ln1077_5_reg_2810_pp0_iter6_reg == 1'd0) & (icmp_ln1077_4_reg_2801_pp0_iter6_reg == 1'd0) & (or_ln39_2_reg_2797_pp0_iter6_reg == 1'd0) & (icmp_ln1077_reg_2639_pp0_iter6_reg == 1'd0) & (or_ln39_fu_2516_p2 == 1'd0));
end

assign ap_return = ap_phi_mux_UnifiedRetVal_phi_fu_484_p62;

assign bitcast_ln57_1_fu_688_p1 = d_read_7_reg_2592;

assign bitcast_ln57_2_fu_729_p1 = ap_port_reg_d_read_16;

assign bitcast_ln57_3_fu_809_p1 = ap_port_reg_d_read_17;

assign bitcast_ln57_4_fu_845_p1 = ap_port_reg_d_read_18;

assign bitcast_ln57_5_fu_902_p1 = ap_port_reg_d_read_19;

assign bitcast_ln57_6_fu_617_p1 = d_read_20;

assign bitcast_ln57_7_fu_932_p1 = ap_port_reg_d_read_21;

assign bitcast_ln57_fu_647_p1 = d_read11_reg_2598;

assign bitcast_ln62_10_fu_2339_p1 = score_10_reg_414;

assign bitcast_ln62_11_fu_2419_p1 = score_11_reg_436;

assign bitcast_ln62_12_fu_2520_p1 = ap_phi_reg_pp0_iter6_score_12_reg_458;

assign bitcast_ln62_1_fu_1579_p1 = score_1_reg_218;

assign bitcast_ln62_2_fu_1649_p1 = score_2_reg_238;

assign bitcast_ln62_3_fu_1728_p1 = score_3_reg_260;

assign bitcast_ln62_4_fu_1812_p1 = score_4_reg_282;

assign bitcast_ln62_5_fu_1942_p1 = score_5_reg_304;

assign bitcast_ln62_6_fu_2021_p1 = score_6_reg_326;

assign bitcast_ln62_7_fu_2101_p1 = score_7_reg_348;

assign bitcast_ln62_8_fu_2180_p1 = score_8_reg_370;

assign bitcast_ln62_9_fu_2260_p1 = score_9_reg_392;

assign bitcast_ln62_fu_1510_p1 = score_reg_2789;

assign icmp_ln1077_10_fu_1251_p2 = (($signed(n_regions_read_reg_2604) < $signed(8'd11)) ? 1'b1 : 1'b0);

assign icmp_ln1077_11_fu_1256_p2 = (($signed(n_regions_read_reg_2604) < $signed(8'd12)) ? 1'b1 : 1'b0);

assign icmp_ln1077_12_fu_1261_p2 = (($signed(n_regions_read_reg_2604) < $signed(8'd13)) ? 1'b1 : 1'b0);

assign icmp_ln1077_13_fu_1266_p2 = (($signed(n_regions_read_reg_2604) < $signed(8'd14)) ? 1'b1 : 1'b0);

assign icmp_ln1077_14_fu_1271_p2 = (($signed(n_regions_read_reg_2604) < $signed(8'd15)) ? 1'b1 : 1'b0);

assign icmp_ln1077_15_fu_1285_p2 = (($signed(tmp_42_fu_1276_p4) < $signed(4'd1)) ? 1'b1 : 1'b0);

assign icmp_ln1077_16_fu_1291_p2 = (($signed(n_regions_read_reg_2604) < $signed(8'd17)) ? 1'b1 : 1'b0);

assign icmp_ln1077_17_fu_1296_p2 = (($signed(n_regions_read_reg_2604) < $signed(8'd18)) ? 1'b1 : 1'b0);

assign icmp_ln1077_18_fu_1301_p2 = (($signed(n_regions_read_reg_2604) < $signed(8'd19)) ? 1'b1 : 1'b0);

assign icmp_ln1077_19_fu_1306_p2 = (($signed(n_regions_read_reg_2604) < $signed(8'd20)) ? 1'b1 : 1'b0);

assign icmp_ln1077_1_fu_1103_p2 = (($signed(tmp_39_fu_1094_p4) < $signed(7'd1)) ? 1'b1 : 1'b0);

assign icmp_ln1077_20_fu_1570_p2 = (($signed(n_regions_read_reg_2604) < $signed(8'd21)) ? 1'b1 : 1'b0);

assign icmp_ln1077_21_fu_1640_p2 = (($signed(n_regions_read_reg_2604_pp0_iter1_reg) < $signed(8'd22)) ? 1'b1 : 1'b0);

assign icmp_ln1077_22_fu_1711_p2 = (($signed(n_regions_read_reg_2604_pp0_iter1_reg) < $signed(8'd23)) ? 1'b1 : 1'b0);

assign icmp_ln1077_23_fu_1795_p2 = (($signed(n_regions_read_reg_2604_pp0_iter2_reg) < $signed(8'd24)) ? 1'b1 : 1'b0);

assign icmp_ln1077_24_fu_1880_p2 = (($signed(n_regions_read_reg_2604_pp0_iter2_reg) < $signed(8'd25)) ? 1'b1 : 1'b0);

assign icmp_ln1077_25_fu_1885_p2 = (($signed(n_regions_read_reg_2604_pp0_iter2_reg) < $signed(8'd26)) ? 1'b1 : 1'b0);

assign icmp_ln1077_26_fu_1890_p2 = (($signed(n_regions_read_reg_2604_pp0_iter2_reg) < $signed(8'd27)) ? 1'b1 : 1'b0);

assign icmp_ln1077_27_fu_1895_p2 = (($signed(n_regions_read_reg_2604_pp0_iter2_reg) < $signed(8'd28)) ? 1'b1 : 1'b0);

assign icmp_ln1077_28_fu_1900_p2 = (($signed(n_regions_read_reg_2604_pp0_iter2_reg) < $signed(8'd29)) ? 1'b1 : 1'b0);

assign icmp_ln1077_29_fu_1905_p2 = (($signed(n_regions_read_reg_2604_pp0_iter2_reg) < $signed(8'd30)) ? 1'b1 : 1'b0);

assign icmp_ln1077_2_fu_1109_p2 = (($signed(n_regions_read_reg_2604) < $signed(8'd3)) ? 1'b1 : 1'b0);

assign icmp_ln1077_30_fu_1910_p2 = (($signed(n_regions_read_reg_2604_pp0_iter2_reg) < $signed(8'd31)) ? 1'b1 : 1'b0);

assign icmp_ln1077_31_fu_1924_p2 = (($signed(tmp_78_fu_1915_p4) < $signed(3'd1)) ? 1'b1 : 1'b0);

assign icmp_ln1077_3_fu_1129_p2 = (($signed(tmp_40_fu_1120_p4) < $signed(6'd1)) ? 1'b1 : 1'b0);

assign icmp_ln1077_4_fu_1141_p2 = (($signed(n_regions_read_reg_2604) < $signed(8'd5)) ? 1'b1 : 1'b0);

assign icmp_ln1077_5_fu_1172_p2 = (($signed(n_regions_read_reg_2604) < $signed(8'd6)) ? 1'b1 : 1'b0);

assign icmp_ln1077_6_fu_1193_p2 = (($signed(n_regions_read_reg_2604) < $signed(8'd7)) ? 1'b1 : 1'b0);

assign icmp_ln1077_7_fu_1223_p2 = (($signed(tmp_41_fu_1214_p4) < $signed(5'd1)) ? 1'b1 : 1'b0);

assign icmp_ln1077_8_fu_1241_p2 = (($signed(n_regions_read_reg_2604) < $signed(8'd9)) ? 1'b1 : 1'b0);

assign icmp_ln1077_9_fu_1246_p2 = (($signed(n_regions_read_reg_2604) < $signed(8'd10)) ? 1'b1 : 1'b0);

assign icmp_ln1077_fu_611_p2 = (($signed(n_regions) < $signed(8'd1)) ? 1'b1 : 1'b0);

assign icmp_ln57_10_fu_920_p2 = ((tmp_36_fu_906_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln57_11_fu_926_p2 = ((trunc_ln57_5_fu_916_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln57_12_fu_635_p2 = ((tmp_37_fu_621_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln57_13_fu_641_p2 = ((trunc_ln57_6_fu_631_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln57_14_fu_950_p2 = ((tmp_38_fu_936_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln57_15_fu_956_p2 = ((trunc_ln57_7_fu_946_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln57_1_fu_670_p2 = ((trunc_ln57_fu_660_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln57_2_fu_705_p2 = ((tmp_24_fu_691_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln57_3_fu_711_p2 = ((trunc_ln57_1_fu_701_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln57_4_fu_747_p2 = ((tmp_27_fu_733_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln57_5_fu_753_p2 = ((trunc_ln57_2_fu_743_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln57_6_fu_827_p2 = ((tmp_30_fu_813_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln57_7_fu_833_p2 = ((trunc_ln57_3_fu_823_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln57_8_fu_863_p2 = ((tmp_33_fu_849_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln57_9_fu_869_p2 = ((trunc_ln57_4_fu_859_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln57_fu_664_p2 = ((tmp_fu_650_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln62_10_fu_1960_p2 = ((tmp_56_fu_1946_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln62_11_fu_1966_p2 = ((trunc_ln62_5_fu_1956_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln62_12_fu_2039_p2 = ((tmp_59_fu_2025_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln62_13_fu_2045_p2 = ((trunc_ln62_6_fu_2035_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln62_14_fu_2119_p2 = ((tmp_62_fu_2105_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln62_15_fu_2125_p2 = ((trunc_ln62_7_fu_2115_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln62_16_fu_2198_p2 = ((tmp_64_fu_2184_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln62_17_fu_2204_p2 = ((trunc_ln62_8_fu_2194_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln62_18_fu_2278_p2 = ((tmp_66_fu_2264_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln62_19_fu_2284_p2 = ((trunc_ln62_9_fu_2274_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln62_1_fu_1533_p2 = ((trunc_ln62_fu_1523_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln62_20_fu_2357_p2 = ((tmp_68_fu_2343_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln62_21_fu_2363_p2 = ((trunc_ln62_10_fu_2353_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln62_22_fu_2437_p2 = ((tmp_70_fu_2423_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln62_23_fu_2443_p2 = ((trunc_ln62_11_fu_2433_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln62_24_fu_2538_p2 = ((tmp_72_fu_2524_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln62_25_fu_2544_p2 = ((trunc_ln62_12_fu_2534_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln62_2_fu_1597_p2 = ((tmp_45_fu_1583_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln62_3_fu_1603_p2 = ((trunc_ln62_1_fu_1593_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln62_4_fu_1667_p2 = ((tmp_47_fu_1653_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln62_5_fu_1673_p2 = ((trunc_ln62_2_fu_1663_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln62_6_fu_1746_p2 = ((tmp_50_fu_1732_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln62_7_fu_1752_p2 = ((trunc_ln62_3_fu_1742_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln62_8_fu_1830_p2 = ((tmp_53_fu_1816_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln62_9_fu_1836_p2 = ((trunc_ln62_4_fu_1826_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln62_fu_1527_p2 = ((tmp_43_fu_1513_p4 != 8'd255) ? 1'b1 : 1'b0);

assign idx_10_fu_1412_p3 = ((idx_reg_2771[0:0] == 1'b1) ? sext_ln35_3_fu_1311_p1 : zext_ln62_8_fu_1408_p1);

assign idx_11_fu_1431_p3 = ((idx_reg_2771[0:0] == 1'b1) ? sext_ln35_3_fu_1311_p1 : zext_ln62_9_fu_1427_p1);

assign idx_12_fu_1450_p3 = ((idx_reg_2771[0:0] == 1'b1) ? sext_ln35_3_fu_1311_p1 : zext_ln62_10_fu_1446_p1);

assign idx_13_fu_1469_p3 = ((idx_reg_2771[0:0] == 1'b1) ? sext_ln35_3_fu_1311_p1 : zext_ln62_11_fu_1465_p1);

assign idx_14_fu_1484_p3 = ((idx_reg_2771[0:0] == 1'b1) ? sext_ln35_13_fu_1476_p1 : zext_ln62_12_fu_1480_p1);

assign idx_15_fu_1499_p3 = ((idx_reg_2771[0:0] == 1'b1) ? sext_ln35_13_fu_1476_p1 : zext_ln62_13_fu_1495_p1);

assign idx_1_fu_1160_p3 = ((or_ln62_fu_1154_p2[0:0] == 1'b1) ? select_ln62_fu_1146_p3 : 4'd0);

assign idx_2_fu_1181_p3 = ((idx_fu_1079_p2[0:0] == 1'b1) ? 4'd15 : zext_ln62_fu_1177_p1);

assign idx_3_fu_1202_p3 = ((idx_fu_1079_p2[0:0] == 1'b1) ? 4'd15 : zext_ln62_1_fu_1198_p1);

assign idx_4_fu_1233_p3 = ((idx_fu_1079_p2[0:0] == 1'b1) ? 4'd15 : zext_ln62_2_fu_1229_p1);

assign idx_5_fu_1317_p3 = ((idx_reg_2771[0:0] == 1'b1) ? sext_ln35_3_fu_1311_p1 : zext_ln62_3_fu_1314_p1);

assign idx_6_fu_1336_p3 = ((idx_reg_2771[0:0] == 1'b1) ? sext_ln35_3_fu_1311_p1 : zext_ln62_4_fu_1332_p1);

assign idx_7_fu_1355_p3 = ((idx_reg_2771[0:0] == 1'b1) ? sext_ln35_3_fu_1311_p1 : zext_ln62_5_fu_1351_p1);

assign idx_8_fu_1374_p3 = ((idx_reg_2771[0:0] == 1'b1) ? sext_ln35_3_fu_1311_p1 : zext_ln62_6_fu_1370_p1);

assign idx_9_fu_1393_p3 = ((idx_reg_2771[0:0] == 1'b1) ? sext_ln35_3_fu_1311_p1 : zext_ln62_7_fu_1389_p1);

assign idx_fu_1079_p2 = (or_ln57_18_fu_1074_p2 | or_ln57_12_fu_1032_p2);

assign or_ln39_1_fu_1114_p2 = (icmp_ln1077_2_fu_1109_p2 | icmp_ln1077_1_fu_1103_p2);

assign or_ln39_2_fu_1135_p2 = (or_ln39_1_fu_1114_p2 | icmp_ln1077_3_fu_1129_p2);

assign or_ln39_fu_2516_p2 = (idx_reg_2771_pp0_iter6_reg | icmp_ln1077_31_reg_3047_pp0_iter5_reg);

assign or_ln57_10_fu_1021_p2 = (and_ln57_8_fu_980_p2 | and_ln57_1_fu_968_p2);

assign or_ln57_11_fu_1027_p2 = (or_ln57_9_reg_2766 | or_ln57_10_fu_1021_p2);

assign or_ln57_12_fu_1032_p2 = (or_ln57_8_fu_1016_p2 | or_ln57_11_fu_1027_p2);

assign or_ln57_13_fu_793_p2 = (and_ln57_fu_682_p2 | and_ln57_2_fu_723_p2);

assign or_ln57_14_fu_881_p2 = (and_ln57_4_fu_804_p2 | and_ln57_3_fu_799_p2);

assign or_ln57_15_fu_887_p2 = (or_ln57_14_fu_881_p2 | or_ln57_13_reg_2680);

assign or_ln57_16_fu_1038_p2 = (and_ln57_6_fu_976_p2 | and_ln57_5_fu_972_p2);

assign or_ln57_17_fu_1068_p2 = (or_ln57_16_fu_1038_p2 | and_ln57_12_fu_1062_p2);

assign or_ln57_18_fu_1074_p2 = (or_ln57_17_fu_1068_p2 | or_ln57_15_reg_2719);

assign or_ln57_1_fu_717_p2 = (icmp_ln57_3_fu_711_p2 | icmp_ln57_2_fu_705_p2);

assign or_ln57_2_fu_759_p2 = (icmp_ln57_5_fu_753_p2 | icmp_ln57_4_fu_747_p2);

assign or_ln57_3_fu_839_p2 = (icmp_ln57_7_fu_833_p2 | icmp_ln57_6_fu_827_p2);

assign or_ln57_4_fu_875_p2 = (icmp_ln57_9_fu_869_p2 | icmp_ln57_8_fu_863_p2);

assign or_ln57_5_fu_984_p2 = (icmp_ln57_11_reg_2751 | icmp_ln57_10_reg_2746);

assign or_ln57_6_fu_765_p2 = (icmp_ln57_13_reg_2648 | icmp_ln57_12_reg_2643);

assign or_ln57_7_fu_988_p2 = (icmp_ln57_15_reg_2761 | icmp_ln57_14_reg_2756);

assign or_ln57_8_fu_1016_p2 = (and_ln57_11_fu_1010_p2 | and_ln57_10_reg_2675);

assign or_ln57_9_fu_962_p2 = (and_ln57_9_fu_897_p2 | and_ln57_7_fu_892_p2);

assign or_ln57_fu_676_p2 = (icmp_ln57_fu_664_p2 | icmp_ln57_1_fu_670_p2);

assign or_ln62_10_fu_2051_p2 = (icmp_ln62_13_fu_2045_p2 | icmp_ln62_12_fu_2039_p2);

assign or_ln62_11_fu_2063_p2 = (tmp_58_fu_2013_p3 | and_ln62_6_fu_2057_p2);

assign or_ln62_12_fu_2131_p2 = (icmp_ln62_15_fu_2125_p2 | icmp_ln62_14_fu_2119_p2);

assign or_ln62_13_fu_2142_p2 = (tmp_61_fu_2093_p3 | and_ln62_7_fu_2137_p2);

assign or_ln62_14_fu_2210_p2 = (icmp_ln62_17_fu_2204_p2 | icmp_ln62_16_fu_2198_p2);

assign or_ln62_15_fu_2222_p2 = (tmp_74_fu_2172_p3 | and_ln62_8_fu_2216_p2);

assign or_ln62_16_fu_2290_p2 = (icmp_ln62_19_fu_2284_p2 | icmp_ln62_18_fu_2278_p2);

assign or_ln62_17_fu_2301_p2 = (tmp_75_fu_2252_p3 | and_ln62_9_fu_2296_p2);

assign or_ln62_18_fu_2369_p2 = (icmp_ln62_21_fu_2363_p2 | icmp_ln62_20_fu_2357_p2);

assign or_ln62_19_fu_2381_p2 = (tmp_76_fu_2331_p3 | and_ln62_10_fu_2375_p2);

assign or_ln62_1_fu_1539_p2 = (icmp_ln62_fu_1527_p2 | icmp_ln62_1_fu_1533_p2);

assign or_ln62_20_fu_2449_p2 = (icmp_ln62_23_fu_2443_p2 | icmp_ln62_22_fu_2437_p2);

assign or_ln62_21_fu_2460_p2 = (tmp_77_fu_2411_p3 | and_ln62_11_fu_2455_p2);

assign or_ln62_22_fu_2558_p2 = (icmp_ln62_25_reg_3186 | icmp_ln62_24_reg_3181);

assign or_ln62_23_fu_2568_p2 = (tmp_79_fu_2550_p3 | and_ln62_12_fu_2562_p2);

assign or_ln62_2_fu_1609_p2 = (icmp_ln62_3_fu_1603_p2 | icmp_ln62_2_fu_1597_p2);

assign or_ln62_3_fu_1679_p2 = (icmp_ln62_5_fu_1673_p2 | icmp_ln62_4_fu_1667_p2);

assign or_ln62_4_fu_1758_p2 = (icmp_ln62_7_fu_1752_p2 | icmp_ln62_6_fu_1746_p2);

assign or_ln62_5_fu_1769_p2 = (tmp_49_fu_1720_p3 | and_ln62_3_fu_1764_p2);

assign or_ln62_6_fu_1842_p2 = (icmp_ln62_9_fu_1836_p2 | icmp_ln62_8_fu_1830_p2);

assign or_ln62_7_fu_1854_p2 = (tmp_52_fu_1804_p3 | and_ln62_4_fu_1848_p2);

assign or_ln62_8_fu_1972_p2 = (icmp_ln62_11_fu_1966_p2 | icmp_ln62_10_fu_1960_p2);

assign or_ln62_9_fu_1983_p2 = (tmp_55_fu_1934_p3 | and_ln62_5_fu_1978_p2);

assign or_ln62_fu_1154_p2 = (or_ln57_18_fu_1074_p2 | or_ln57_12_fu_1032_p2);

assign score_fu_1085_p3 = ((idx_fu_1079_p2[0:0] == 1'b1) ? 32'd3212836864 : 32'd2139095040);

assign select_ln35_1_fu_2493_p3 = ((idx_reg_2771_pp0_iter6_reg[0:0] == 1'b1) ? 6'd63 : 6'd0);

assign select_ln35_fu_2486_p3 = ((idx_reg_2771_pp0_iter6_reg[0:0] == 1'b1) ? 6'd63 : 6'd0);

assign select_ln62_16_fu_1551_p3 = ((and_ln62_fu_1545_p2[0:0] == 1'b1) ? 32'd2139095040 : score_reg_2789);

assign select_ln62_17_fu_1558_p3 = ((and_ln62_fu_1545_p2[0:0] == 1'b1) ? 5'd19 : trunc_ln35_12_fu_1506_p1);

assign select_ln62_18_fu_1620_p3 = ((and_ln62_1_fu_1615_p2[0:0] == 1'b1) ? 32'd2139095040 : score_1_reg_218);

assign select_ln62_19_fu_1628_p3 = ((and_ln62_1_fu_1615_p2[0:0] == 1'b1) ? 5'd20 : trunc_ln35_13_fu_1575_p1);

assign select_ln62_20_fu_1691_p3 = ((and_ln62_2_fu_1685_p2[0:0] == 1'b1) ? 32'd2139095040 : score_2_reg_238);

assign select_ln62_21_fu_1699_p3 = ((and_ln62_2_fu_1685_p2[0:0] == 1'b1) ? 5'd21 : trunc_ln35_14_fu_1645_p1);

assign select_ln62_22_fu_1775_p3 = ((or_ln62_5_fu_1769_p2[0:0] == 1'b1) ? 32'd2139095040 : score_3_reg_260);

assign select_ln62_23_fu_1783_p3 = ((or_ln62_5_fu_1769_p2[0:0] == 1'b1) ? 5'd22 : trunc_ln35_15_fu_1716_p1);

assign select_ln62_24_fu_1860_p3 = ((or_ln62_7_fu_1854_p2[0:0] == 1'b1) ? 32'd2139095040 : score_4_reg_282);

assign select_ln62_25_fu_1868_p3 = ((or_ln62_7_fu_1854_p2[0:0] == 1'b1) ? 5'd23 : trunc_ln35_16_fu_1800_p1);

assign select_ln62_26_fu_1989_p3 = ((or_ln62_9_fu_1983_p2[0:0] == 1'b1) ? 32'd2139095040 : score_5_reg_304);

assign select_ln62_27_fu_1997_p3 = ((or_ln62_9_fu_1983_p2[0:0] == 1'b1) ? 5'd24 : trunc_ln35_17_fu_1930_p1);

assign select_ln62_28_fu_2069_p3 = ((or_ln62_11_fu_2063_p2[0:0] == 1'b1) ? 32'd2139095040 : score_6_reg_326);

assign select_ln62_29_fu_2077_p3 = ((or_ln62_11_fu_2063_p2[0:0] == 1'b1) ? 5'd25 : trunc_ln35_18_fu_2009_p1);

assign select_ln62_30_fu_2148_p3 = ((or_ln62_13_fu_2142_p2[0:0] == 1'b1) ? 32'd2139095040 : score_7_reg_348);

assign select_ln62_31_fu_2156_p3 = ((or_ln62_13_fu_2142_p2[0:0] == 1'b1) ? 5'd26 : trunc_ln35_19_fu_2089_p1);

assign select_ln62_32_fu_2228_p3 = ((or_ln62_15_fu_2222_p2[0:0] == 1'b1) ? 32'd2139095040 : score_8_reg_370);

assign select_ln62_33_fu_2236_p3 = ((or_ln62_15_fu_2222_p2[0:0] == 1'b1) ? 5'd27 : trunc_ln35_20_fu_2168_p1);

assign select_ln62_34_fu_2307_p3 = ((or_ln62_17_fu_2301_p2[0:0] == 1'b1) ? 32'd2139095040 : score_9_reg_392);

assign select_ln62_35_fu_2315_p3 = ((or_ln62_17_fu_2301_p2[0:0] == 1'b1) ? 5'd28 : trunc_ln35_21_fu_2248_p1);

assign select_ln62_36_fu_2387_p3 = ((or_ln62_19_fu_2381_p2[0:0] == 1'b1) ? 32'd2139095040 : score_10_reg_414);

assign select_ln62_37_fu_2395_p3 = ((or_ln62_19_fu_2381_p2[0:0] == 1'b1) ? 5'd29 : trunc_ln35_22_fu_2327_p1);

assign select_ln62_38_fu_2466_p3 = ((or_ln62_21_fu_2460_p2[0:0] == 1'b1) ? 32'd2139095040 : score_11_reg_436);

assign select_ln62_39_fu_2474_p3 = ((or_ln62_21_fu_2460_p2[0:0] == 1'b1) ? 5'd30 : trunc_ln35_23_fu_2407_p1);

assign select_ln62_40_fu_2574_p3 = ((or_ln62_23_fu_2568_p2[0:0] == 1'b1) ? 5'd31 : trunc_ln35_24_reg_3172);

assign select_ln62_fu_1146_p3 = ((idx_fu_1079_p2[0:0] == 1'b1) ? 4'd15 : 4'd7);

assign sext_ln35_10_fu_1419_p1 = idx_10_fu_1412_p3;

assign sext_ln35_11_fu_1438_p1 = idx_11_fu_1431_p3;

assign sext_ln35_12_fu_1461_p1 = idx_12_fu_1450_p3;

assign sext_ln35_13_fu_1476_p1 = idx_13_fu_1469_p3;

assign sext_ln35_1_fu_2503_p1 = idx_2_reg_2814_pp0_iter6_reg;

assign sext_ln35_2_fu_2506_p1 = idx_3_reg_2823_pp0_iter6_reg;

assign sext_ln35_3_fu_1311_p1 = idx_4_reg_2832;

assign sext_ln35_4_fu_2509_p1 = idx_4_reg_2832_pp0_iter6_reg;

assign sext_ln35_5_fu_1324_p1 = idx_5_fu_1317_p3;

assign sext_ln35_6_fu_1343_p1 = idx_6_fu_1336_p3;

assign sext_ln35_7_fu_1362_p1 = idx_7_fu_1355_p3;

assign sext_ln35_8_fu_1381_p1 = idx_8_fu_1374_p3;

assign sext_ln35_9_fu_1400_p1 = idx_9_fu_1393_p3;

assign sext_ln35_fu_2500_p1 = idx_1_reg_2805_pp0_iter6_reg;

assign tmp_24_fu_691_p4 = {{bitcast_ln57_1_fu_688_p1[30:23]}};

assign tmp_27_fu_733_p4 = {{bitcast_ln57_2_fu_729_p1[30:23]}};

assign tmp_30_fu_813_p4 = {{bitcast_ln57_3_fu_809_p1[30:23]}};

assign tmp_33_fu_849_p4 = {{bitcast_ln57_4_fu_845_p1[30:23]}};

assign tmp_36_fu_906_p4 = {{bitcast_ln57_5_fu_902_p1[30:23]}};

assign tmp_37_fu_621_p4 = {{bitcast_ln57_6_fu_617_p1[30:23]}};

assign tmp_38_fu_936_p4 = {{bitcast_ln57_7_fu_932_p1[30:23]}};

assign tmp_39_fu_1094_p4 = {{n_regions_read_reg_2604[7:1]}};

assign tmp_40_fu_1120_p4 = {{n_regions_read_reg_2604[7:2]}};

assign tmp_41_fu_1214_p4 = {{n_regions_read_reg_2604[7:3]}};

assign tmp_42_fu_1276_p4 = {{n_regions_read_reg_2604[7:4]}};

assign tmp_43_fu_1513_p4 = {{bitcast_ln62_fu_1510_p1[30:23]}};

assign tmp_45_fu_1583_p4 = {{bitcast_ln62_1_fu_1579_p1[30:23]}};

assign tmp_47_fu_1653_p4 = {{bitcast_ln62_2_fu_1649_p1[30:23]}};

assign tmp_49_fu_1720_p3 = ap_phi_reg_pp0_iter2_idx_18_reg_271[32'd5];

assign tmp_50_fu_1732_p4 = {{bitcast_ln62_3_fu_1728_p1[30:23]}};

assign tmp_52_fu_1804_p3 = ap_phi_reg_pp0_iter2_idx_19_reg_293[32'd5];

assign tmp_53_fu_1816_p4 = {{bitcast_ln62_4_fu_1812_p1[30:23]}};

assign tmp_55_fu_1934_p3 = ap_phi_reg_pp0_iter3_idx_20_reg_315[32'd5];

assign tmp_56_fu_1946_p4 = {{bitcast_ln62_5_fu_1942_p1[30:23]}};

assign tmp_58_fu_2013_p3 = ap_phi_reg_pp0_iter3_idx_21_reg_337[32'd5];

assign tmp_59_fu_2025_p4 = {{bitcast_ln62_6_fu_2021_p1[30:23]}};

assign tmp_61_fu_2093_p3 = ap_phi_reg_pp0_iter4_idx_22_reg_359[32'd5];

assign tmp_62_fu_2105_p4 = {{bitcast_ln62_7_fu_2101_p1[30:23]}};

assign tmp_64_fu_2184_p4 = {{bitcast_ln62_8_fu_2180_p1[30:23]}};

assign tmp_66_fu_2264_p4 = {{bitcast_ln62_9_fu_2260_p1[30:23]}};

assign tmp_68_fu_2343_p4 = {{bitcast_ln62_10_fu_2339_p1[30:23]}};

assign tmp_70_fu_2423_p4 = {{bitcast_ln62_11_fu_2419_p1[30:23]}};

assign tmp_72_fu_2524_p4 = {{bitcast_ln62_12_fu_2520_p1[30:23]}};

assign tmp_74_fu_2172_p3 = ap_phi_reg_pp0_iter4_idx_23_reg_381[32'd5];

assign tmp_75_fu_2252_p3 = ap_phi_reg_pp0_iter5_idx_24_reg_403[32'd5];

assign tmp_76_fu_2331_p3 = ap_phi_reg_pp0_iter5_idx_25_reg_425[32'd5];

assign tmp_77_fu_2411_p3 = ap_phi_reg_pp0_iter6_idx_26_reg_447[32'd5];

assign tmp_78_fu_1915_p4 = {{n_regions_read_reg_2604_pp0_iter2_reg[7:5]}};

assign tmp_79_fu_2550_p3 = idx_27_reg_469[32'd5];

assign tmp_fu_650_p4 = {{bitcast_ln57_fu_647_p1[30:23]}};

assign trunc_ln35_10_fu_1457_p1 = idx_12_fu_1450_p3[3:0];

assign trunc_ln35_11_fu_1491_p1 = idx_14_fu_1484_p3[4:0];

assign trunc_ln35_12_fu_1506_p1 = idx_15_fu_1499_p3[4:0];

assign trunc_ln35_13_fu_1575_p1 = ap_phi_reg_pp0_iter1_idx_16_reg_228[4:0];

assign trunc_ln35_14_fu_1645_p1 = ap_phi_reg_pp0_iter1_idx_17_reg_249[4:0];

assign trunc_ln35_15_fu_1716_p1 = ap_phi_reg_pp0_iter2_idx_18_reg_271[4:0];

assign trunc_ln35_16_fu_1800_p1 = ap_phi_reg_pp0_iter2_idx_19_reg_293[4:0];

assign trunc_ln35_17_fu_1930_p1 = ap_phi_reg_pp0_iter3_idx_20_reg_315[4:0];

assign trunc_ln35_18_fu_2009_p1 = ap_phi_reg_pp0_iter3_idx_21_reg_337[4:0];

assign trunc_ln35_19_fu_2089_p1 = ap_phi_reg_pp0_iter4_idx_22_reg_359[4:0];

assign trunc_ln35_1_fu_1189_p1 = idx_2_fu_1181_p3[2:0];

assign trunc_ln35_20_fu_2168_p1 = ap_phi_reg_pp0_iter4_idx_23_reg_381[4:0];

assign trunc_ln35_21_fu_2248_p1 = ap_phi_reg_pp0_iter5_idx_24_reg_403[4:0];

assign trunc_ln35_22_fu_2327_p1 = ap_phi_reg_pp0_iter5_idx_25_reg_425[4:0];

assign trunc_ln35_23_fu_2407_p1 = ap_phi_reg_pp0_iter6_idx_26_reg_447[4:0];

assign trunc_ln35_24_fu_2512_p1 = ap_phi_reg_pp0_iter6_idx_27_reg_469[4:0];

assign trunc_ln35_2_fu_1210_p1 = idx_3_fu_1202_p3[2:0];

assign trunc_ln35_3_fu_1328_p1 = idx_5_fu_1317_p3[3:0];

assign trunc_ln35_4_fu_1347_p1 = idx_6_fu_1336_p3[3:0];

assign trunc_ln35_5_fu_1366_p1 = idx_7_fu_1355_p3[3:0];

assign trunc_ln35_6_fu_1385_p1 = idx_8_fu_1374_p3[3:0];

assign trunc_ln35_7_fu_1404_p1 = idx_9_fu_1393_p3[3:0];

assign trunc_ln35_8_fu_1423_p1 = idx_10_fu_1412_p3[3:0];

assign trunc_ln35_9_fu_1442_p1 = idx_11_fu_1431_p3[3:0];

assign trunc_ln35_fu_1168_p1 = idx_1_fu_1160_p3[2:0];

assign trunc_ln57_1_fu_701_p1 = bitcast_ln57_1_fu_688_p1[22:0];

assign trunc_ln57_2_fu_743_p1 = bitcast_ln57_2_fu_729_p1[22:0];

assign trunc_ln57_3_fu_823_p1 = bitcast_ln57_3_fu_809_p1[22:0];

assign trunc_ln57_4_fu_859_p1 = bitcast_ln57_4_fu_845_p1[22:0];

assign trunc_ln57_5_fu_916_p1 = bitcast_ln57_5_fu_902_p1[22:0];

assign trunc_ln57_6_fu_631_p1 = bitcast_ln57_6_fu_617_p1[22:0];

assign trunc_ln57_7_fu_946_p1 = bitcast_ln57_7_fu_932_p1[22:0];

assign trunc_ln57_fu_660_p1 = bitcast_ln57_fu_647_p1[22:0];

assign trunc_ln62_10_fu_2353_p1 = bitcast_ln62_10_fu_2339_p1[22:0];

assign trunc_ln62_11_fu_2433_p1 = bitcast_ln62_11_fu_2419_p1[22:0];

assign trunc_ln62_12_fu_2534_p1 = bitcast_ln62_12_fu_2520_p1[22:0];

assign trunc_ln62_1_fu_1593_p1 = bitcast_ln62_1_fu_1579_p1[22:0];

assign trunc_ln62_2_fu_1663_p1 = bitcast_ln62_2_fu_1649_p1[22:0];

assign trunc_ln62_3_fu_1742_p1 = bitcast_ln62_3_fu_1728_p1[22:0];

assign trunc_ln62_4_fu_1826_p1 = bitcast_ln62_4_fu_1812_p1[22:0];

assign trunc_ln62_5_fu_1956_p1 = bitcast_ln62_5_fu_1942_p1[22:0];

assign trunc_ln62_6_fu_2035_p1 = bitcast_ln62_6_fu_2021_p1[22:0];

assign trunc_ln62_7_fu_2115_p1 = bitcast_ln62_7_fu_2101_p1[22:0];

assign trunc_ln62_8_fu_2194_p1 = bitcast_ln62_8_fu_2180_p1[22:0];

assign trunc_ln62_9_fu_2274_p1 = bitcast_ln62_9_fu_2260_p1[22:0];

assign trunc_ln62_fu_1523_p1 = bitcast_ln62_fu_1510_p1[22:0];

assign xor_ln57_fu_1044_p2 = (grp_fu_573_p2 ^ 1'd1);

assign xor_ln57_fu_1050_p2 = (grp_fu_579_p2 ^ 1'd1);

assign xor_ln57_fu_769_p2 = (grp_fu_573_p2 ^ 1'd1);

assign xor_ln57_fu_775_p2 = (grp_fu_579_p2 ^ 1'd1);

assign xor_ln57_fu_992_p2 = (grp_fu_561_p2 ^ 1'd1);

assign xor_ln57_fu_998_p2 = (grp_fu_567_p2 ^ 1'd1);

assign zext_ln62_10_fu_1446_p1 = trunc_ln35_9_fu_1442_p1;

assign zext_ln62_11_fu_1465_p1 = trunc_ln35_10_fu_1457_p1;

assign zext_ln62_12_fu_1480_p1 = $unsigned(idx_13_fu_1469_p3);

assign zext_ln62_13_fu_1495_p1 = trunc_ln35_11_fu_1491_p1;

assign zext_ln62_14_fu_1566_p1 = select_ln62_17_fu_1558_p3;

assign zext_ln62_15_fu_1636_p1 = select_ln62_19_fu_1628_p3;

assign zext_ln62_16_fu_1707_p1 = select_ln62_21_fu_1699_p3;

assign zext_ln62_17_fu_1791_p1 = select_ln62_23_fu_1783_p3;

assign zext_ln62_18_fu_1876_p1 = select_ln62_25_fu_1868_p3;

assign zext_ln62_19_fu_2005_p1 = select_ln62_27_fu_1997_p3;

assign zext_ln62_1_fu_1198_p1 = trunc_ln35_1_fu_1189_p1;

assign zext_ln62_20_fu_2085_p1 = select_ln62_29_fu_2077_p3;

assign zext_ln62_21_fu_2164_p1 = select_ln62_31_fu_2156_p3;

assign zext_ln62_22_fu_2244_p1 = select_ln62_33_fu_2236_p3;

assign zext_ln62_23_fu_2323_p1 = select_ln62_35_fu_2315_p3;

assign zext_ln62_24_fu_2403_p1 = select_ln62_37_fu_2395_p3;

assign zext_ln62_25_fu_2482_p1 = select_ln62_39_fu_2474_p3;

assign zext_ln62_26_fu_2581_p1 = select_ln62_40_fu_2574_p3;

assign zext_ln62_2_fu_1229_p1 = trunc_ln35_2_fu_1210_p1;

assign zext_ln62_3_fu_1314_p1 = $unsigned(idx_4_reg_2832);

assign zext_ln62_4_fu_1332_p1 = trunc_ln35_3_fu_1328_p1;

assign zext_ln62_5_fu_1351_p1 = trunc_ln35_4_fu_1347_p1;

assign zext_ln62_6_fu_1370_p1 = trunc_ln35_5_fu_1366_p1;

assign zext_ln62_7_fu_1389_p1 = trunc_ln35_6_fu_1385_p1;

assign zext_ln62_8_fu_1408_p1 = trunc_ln35_7_fu_1404_p1;

assign zext_ln62_9_fu_1427_p1 = trunc_ln35_8_fu_1423_p1;

assign zext_ln62_fu_1177_p1 = trunc_ln35_fu_1168_p1;

always @ (posedge ap_clk) begin
    score_1_reg_218[29:0] <= 30'b111111100000000000000000000000;
    score_reg_2789[29:0] <= 30'b111111100000000000000000000000;
    ap_phi_reg_pp0_iter0_score_1_reg_218[29:0] <= 30'b111111100000000000000000000000;
end

endmodule //run_find_region
