#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Tue Jun 10 17:16:29 2025
# Process ID         : 49944
# Current directory  : /mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/final/final.runs/synth_1
# Command line       : vivado -log master.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source master.tcl
# Log file           : /mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/final/final.runs/synth_1/master.vds
# Journal file       : /mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/final/final.runs/synth_1/vivado.jou
# Running On         : linux-wooang
# Platform           : Ubuntu
# Operating System   : Ubuntu 24.04.2 LTS
# Processor Detail   : Intel(R) Core(TM) i5-1035G4 CPU @ 1.10GHz
# CPU Frequency      : 3037.854 MHz
# CPU Physical cores : 4
# CPU Logical cores  : 8
# Host memory        : 8077 MB
# Swap memory        : 8000 MB
# Total Virtual      : 16078 MB
# Available Virtual  : 6790 MB
#-----------------------------------------------------------
source master.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental /mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/final/final.srcs/utils_1/imports/synth_1/master.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/final/final.srcs/utils_1/imports/synth_1/master.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top master -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 49987
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1841.824 ; gain = 429.801 ; free physical = 207 ; free virtual = 5573
---------------------------------------------------------------------------------
INFO: [Synth 8-11241] undeclared symbol 'reset_n', assumed default net type 'wire' [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:48]
INFO: [Synth 8-6157] synthesizing module 'master' [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
INFO: [Synth 8-6157] synthesizing module 'delay_module' [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/delay_module.v:5]
INFO: [Synth 8-6157] synthesizing module 'edge_trigger_D_FF' [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/flip_flops.v:90]
INFO: [Synth 8-6157] synthesizing module 'msJKFF' [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/flip_flops.v:43]
INFO: [Synth 8-6157] synthesizing module 'srLatch' [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/flip_flops.v:4]
INFO: [Synth 8-6155] done synthesizing module 'srLatch' (0#1) [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/flip_flops.v:4]
INFO: [Synth 8-6155] done synthesizing module 'msJKFF' (0#1) [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/flip_flops.v:43]
INFO: [Synth 8-6155] done synthesizing module 'edge_trigger_D_FF' (0#1) [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/flip_flops.v:90]
INFO: [Synth 8-6155] done synthesizing module 'delay_module' (0#1) [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/delay_module.v:5]
INFO: [Synth 8-6157] synthesizing module 'encoder8to3' [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/encoder.v:4]
INFO: [Synth 8-6155] done synthesizing module 'encoder8to3' (0#1) [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/encoder.v:4]
INFO: [Synth 8-6157] synthesizing module 'state_transition' [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/state_transition.v:4]
INFO: [Synth 8-6155] done synthesizing module 'state_transition' (0#1) [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/state_transition.v:4]
INFO: [Synth 8-6157] synthesizing module 'led_counter' [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/led_counter.v:4]
INFO: [Synth 8-6157] synthesizing module 'edge_trigger_T_FF' [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/flip_flops.v:99]
INFO: [Synth 8-6155] done synthesizing module 'edge_trigger_T_FF' (0#1) [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/flip_flops.v:99]
INFO: [Synth 8-6155] done synthesizing module 'led_counter' (0#1) [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/led_counter.v:4]
INFO: [Synth 8-6157] synthesizing module 'led_output' [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/led_output.v:66]
INFO: [Synth 8-6157] synthesizing module 'led_additional' [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/led_output.v:4]
INFO: [Synth 8-6155] done synthesizing module 'led_additional' (0#1) [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/led_output.v:4]
INFO: [Synth 8-6157] synthesizing module 'basicled' [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/led_output.v:38]
INFO: [Synth 8-6155] done synthesizing module 'basicled' (0#1) [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/led_output.v:38]
INFO: [Synth 8-6155] done synthesizing module 'led_output' (0#1) [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/led_output.v:66]
INFO: [Synth 8-6157] synthesizing module 'decade_counter' [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:4]
INFO: [Synth 8-6155] done synthesizing module 'decade_counter' (0#1) [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:4]
INFO: [Synth 8-6157] synthesizing module 'bcd_to_7seg' [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/s_seg.v:4]
INFO: [Synth 8-6155] done synthesizing module 'bcd_to_7seg' (0#1) [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/s_seg.v:4]
INFO: [Synth 8-6155] done synthesizing module 'master' (0#1) [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
WARNING: [Synth 8-3848] Net output_state in module/entity state_transition does not have driver. [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/state_transition.v:8]
WARNING: [Synth 8-7129] Port state[6] in module led_additional is either unconnected or has no load
WARNING: [Synth 8-7129] Port state[5] in module led_additional is either unconnected or has no load
WARNING: [Synth 8-7129] Port ssDisp[7] in module master is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1920.793 ; gain = 508.770 ; free physical = 197 ; free virtual = 5519
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1938.605 ; gain = 526.582 ; free physical = 188 ; free virtual = 5510
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1938.605 ; gain = 526.582 ; free physical = 188 ; free virtual = 5510
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1938.605 ; gain = 0.000 ; free physical = 188 ; free virtual = 5510
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/constr.xdc]
Finished Parsing XDC File [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/constr.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/constr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/master_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/master_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2095.355 ; gain = 0.000 ; free physical = 187 ; free virtual = 5510
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2095.355 ; gain = 0.000 ; free physical = 187 ; free virtual = 5510
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2095.355 ; gain = 683.332 ; free physical = 174 ; free virtual = 5500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2103.359 ; gain = 691.336 ; free physical = 174 ; free virtual = 5500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2103.359 ; gain = 691.336 ; free physical = 173 ; free virtual = 5499
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2103.359 ; gain = 691.336 ; free physical = 172 ; free virtual = 5504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 1     
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port ssDisp[7] in module master is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2103.359 ; gain = 691.336 ; free physical = 145 ; free virtual = 5457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 2112.359 ; gain = 700.336 ; free physical = 153 ; free virtual = 5384
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 2132.391 ; gain = 720.367 ; free physical = 132 ; free virtual = 5363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_737/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_738/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_931/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_933/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_935/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_929/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_932/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_935/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_936/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_929/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_931/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_932/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_933/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_936/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_249/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_199/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_10/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_473/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_9/O'
Found timing loop:
     0: i_258/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_258/I1 (LUT2)
     2: i_257/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     3: i_257/I1 (LUT2)
     4: i_258/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
CRITICAL WARNING: [Synth 8-295] found timing loop. [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
Inferred a: "set_disable_timing -from I1 -to O i_258"
Found timing loop:
     0: i_257/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_257/I1 (LUT2)
     2: i_258/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     3: i_258/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
Inferred a: "set_disable_timing -from I1 -to O i_257"
Found timing loop:
     0: i_258/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_258/I0 (LUT2)
     2: i_0/O (LUT4)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     3: i_0/I0 (LUT4)
     4: i_258/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
CRITICAL WARNING: [Synth 8-295] found timing loop. [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
Inferred a: "set_disable_timing -from I0 -to O i_258"
Found timing loop:
     0: i_263/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_263/I1 (LUT2)
     2: i_375/O (LUT4)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
     3: i_375/I3 (LUT4)
     4: i_374/O (LUT5)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
     5: i_374/I3 (LUT5)
     6: i_263/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
CRITICAL WARNING: [Synth 8-295] found timing loop. [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
Inferred a: "set_disable_timing -from I1 -to O i_263"
Found timing loop:
     0: i_259/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_259/I1 (LUT2)
     2: i_493/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
     3: i_493/I1 (LUT2)
     4: i_259/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
CRITICAL WARNING: [Synth 8-295] found timing loop. [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
Inferred a: "set_disable_timing -from I1 -to O i_259"
Found timing loop:
     0: i_261/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_261/I1 (LUT2)
     2: i_434/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
     3: i_434/I1 (LUT2)
     4: i_260/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     5: i_260/I0 (LUT2)
     6: i_433/O (LUT3)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
     7: i_433/I1 (LUT3)
     8: i_261/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
CRITICAL WARNING: [Synth 8-295] found timing loop. [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
Inferred a: "set_disable_timing -from I1 -to O i_261"
Found timing loop:
     0: i_260/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_260/I0 (LUT2)
     2: i_433/O (LUT3)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
     3: i_433/I1 (LUT3)
     4: i_261/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     5: i_261/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
Inferred a: "set_disable_timing -from I0 -to O i_260"
Found timing loop:
     0: i_261/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_261/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
Found timing loop:
     0: i_261/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_261/I0 (LUT2)
     2: i_229/O (LUT4)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     3: i_229/I3 (LUT4)
     4: i_261/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
CRITICAL WARNING: [Synth 8-295] found timing loop. [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
Inferred a: "set_disable_timing -from I0 -to O i_261"
Found timing loop:
     0: i_262/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_262/I0 (LUT2)
     2: i_221/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     3: i_221/I0 (LUT2)
     4: i_262/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
CRITICAL WARNING: [Synth 8-295] found timing loop. [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
Inferred a: "set_disable_timing -from I0 -to O i_262"
Found timing loop:
     0: i_374/O (LUT5)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
     1: i_374/I3 (LUT5)
     2: i_263/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     3: i_263/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
Inferred a: "set_disable_timing -from I3 -to O i_374"
Found timing loop:
     0: i_263/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_263/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
Found timing loop:
     0: i_263/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_263/I0 (LUT2)
     2: i_230/O (LUT4)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     3: i_230/I3 (LUT4)
     4: i_263/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
CRITICAL WARNING: [Synth 8-295] found timing loop. [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
Inferred a: "set_disable_timing -from I0 -to O i_263"
Found timing loop:
     0: i_264/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_264/I0 (LUT2)
     2: i_3/O (LUT6)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     3: i_3/I0 (LUT6)
     4: i_264/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
CRITICAL WARNING: [Synth 8-295] found timing loop. [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
Inferred a: "set_disable_timing -from I0 -to O i_264"
Found timing loop:
     0: i_265/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_265/I1 (LUT2)
     2: i_377/O (LUT4)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
     3: i_377/I3 (LUT4)
     4: i_376/O (LUT5)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
     5: i_376/I3 (LUT5)
     6: i_265/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
CRITICAL WARNING: [Synth 8-295] found timing loop. [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
Inferred a: "set_disable_timing -from I1 -to O i_265"
Found timing loop:
     0: i_376/O (LUT5)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
     1: i_376/I3 (LUT5)
     2: i_265/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     3: i_265/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
Inferred a: "set_disable_timing -from I3 -to O i_376"
Found timing loop:
     0: i_265/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_265/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
Found timing loop:
     0: i_265/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_265/I0 (LUT2)
     2: i_231/O (LUT4)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     3: i_231/I3 (LUT4)
     4: i_265/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
CRITICAL WARNING: [Synth 8-295] found timing loop. [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
Inferred a: "set_disable_timing -from I0 -to O i_265"
Found timing loop:
     0: i_316/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_316/I0 (LUT2)
     2: i_4/O (LUT6)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     3: i_4/I0 (LUT6)
     4: i_316/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
CRITICAL WARNING: [Synth 8-295] found timing loop. [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
Inferred a: "set_disable_timing -from I0 -to O i_316"
Found timing loop:
     0: i_267/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_267/I1 (LUT2)
     2: i_266/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     3: i_266/I1 (LUT2)
     4: i_267/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
CRITICAL WARNING: [Synth 8-295] found timing loop. [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
Inferred a: "set_disable_timing -from I1 -to O i_267"
Found timing loop:
     0: i_266/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_266/I1 (LUT2)
     2: i_267/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     3: i_267/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
Inferred a: "set_disable_timing -from I1 -to O i_266"
Found timing loop:
     0: i_267/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_267/I0 (LUT2)
     2: i_5/O (LUT4)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     3: i_5/I0 (LUT4)
     4: i_267/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
CRITICAL WARNING: [Synth 8-295] found timing loop. [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
Inferred a: "set_disable_timing -from I0 -to O i_267"
Found timing loop:
     0: i_269/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_269/I1 (LUT2)
     2: i_379/O (LUT4)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
     3: i_379/I3 (LUT4)
     4: i_378/O (LUT5)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
     5: i_378/I3 (LUT5)
     6: i_269/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
CRITICAL WARNING: [Synth 8-295] found timing loop. [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
Inferred a: "set_disable_timing -from I1 -to O i_269"
Found timing loop:
     0: i_268/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_268/I1 (LUT2)
     2: i_492/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
     3: i_492/I1 (LUT2)
     4: i_268/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
CRITICAL WARNING: [Synth 8-295] found timing loop. [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
Inferred a: "set_disable_timing -from I1 -to O i_268"
Found timing loop:
     0: i_378/O (LUT5)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
     1: i_378/I3 (LUT5)
     2: i_269/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     3: i_269/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
Inferred a: "set_disable_timing -from I3 -to O i_378"
Found timing loop:
     0: i_269/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_269/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
Found timing loop:
     0: i_269/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_269/I0 (LUT2)
     2: i_232/O (LUT4)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     3: i_232/I3 (LUT4)
     4: i_269/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
CRITICAL WARNING: [Synth 8-295] found timing loop. [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
Inferred a: "set_disable_timing -from I0 -to O i_269"
Found timing loop:
     0: i_270/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_270/I0 (LUT2)
     2: i_8/O (LUT6)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     3: i_8/I0 (LUT6)
     4: i_270/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
CRITICAL WARNING: [Synth 8-295] found timing loop. [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
Inferred a: "set_disable_timing -from I0 -to O i_270"
Found timing loop:
     0: i_271/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_271/I1 (LUT2)
     2: i_381/O (LUT4)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
     3: i_381/I3 (LUT4)
     4: i_380/O (LUT5)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
     5: i_380/I3 (LUT5)
     6: i_271/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
CRITICAL WARNING: [Synth 8-295] found timing loop. [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
Inferred a: "set_disable_timing -from I1 -to O i_271"
Found timing loop:
     0: i_380/O (LUT5)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
     1: i_380/I3 (LUT5)
     2: i_271/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     3: i_271/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
Inferred a: "set_disable_timing -from I3 -to O i_380"
Found timing loop:
     0: i_271/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_271/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
Found timing loop:
     0: i_271/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_271/I0 (LUT2)
     2: i_233/O (LUT4)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     3: i_233/I3 (LUT4)
     4: i_271/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
CRITICAL WARNING: [Synth 8-295] found timing loop. [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
Inferred a: "set_disable_timing -from I0 -to O i_271"
Found timing loop:
     0: i_272/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_272/I0 (LUT2)
     2: i_9/O (LUT6)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     3: i_9/I0 (LUT6)
     4: i_272/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
CRITICAL WARNING: [Synth 8-295] found timing loop. [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
Inferred a: "set_disable_timing -from I0 -to O i_272"
Found timing loop:
     0: i_273/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_273/I1 (LUT2)
     2: i_383/O (LUT4)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
     3: i_383/I3 (LUT4)
     4: i_382/O (LUT5)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
     5: i_382/I3 (LUT5)
     6: i_273/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
CRITICAL WARNING: [Synth 8-295] found timing loop. [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
Inferred a: "set_disable_timing -from I1 -to O i_273"
Found timing loop:
     0: i_382/O (LUT5)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
     1: i_382/I3 (LUT5)
     2: i_273/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     3: i_273/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
Inferred a: "set_disable_timing -from I3 -to O i_382"
Found timing loop:
     0: i_273/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_273/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
Found timing loop:
     0: i_273/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_273/I0 (LUT2)
     2: i_234/O (LUT4)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     3: i_234/I3 (LUT4)
     4: i_273/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
CRITICAL WARNING: [Synth 8-295] found timing loop. [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
Inferred a: "set_disable_timing -from I0 -to O i_273"
Found timing loop:
     0: i_314/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_314/I0 (LUT2)
     2: i_10/O (LUT6)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     3: i_10/I0 (LUT6)
     4: i_314/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
CRITICAL WARNING: [Synth 8-295] found timing loop. [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
Inferred a: "set_disable_timing -from I0 -to O i_314"
Found timing loop:
     0: i_275/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_275/I1 (LUT2)
     2: i_274/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     3: i_274/I1 (LUT2)
     4: i_275/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
CRITICAL WARNING: [Synth 8-295] found timing loop. [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
Inferred a: "set_disable_timing -from I1 -to O i_275"
Found timing loop:
     0: i_274/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_274/I1 (LUT2)
     2: i_275/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     3: i_275/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
Inferred a: "set_disable_timing -from I1 -to O i_274"
Found timing loop:
     0: i_275/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_275/I0 (LUT2)
     2: i_11/O (LUT4)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     3: i_11/I0 (LUT4)
     4: i_275/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
CRITICAL WARNING: [Synth 8-295] found timing loop. [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
Inferred a: "set_disable_timing -from I0 -to O i_275"
Found timing loop:
     0: i_277/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_277/I1 (LUT2)
     2: i_385/O (LUT4)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
     3: i_385/I3 (LUT4)
     4: i_384/O (LUT5)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
     5: i_384/I3 (LUT5)
     6: i_277/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
CRITICAL WARNING: [Synth 8-295] found timing loop. [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
Inferred a: "set_disable_timing -from I1 -to O i_277"
Found timing loop:
     0: i_276/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_276/I1 (LUT2)
     2: i_488/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
     3: i_488/I1 (LUT2)
     4: i_276/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
CRITICAL WARNING: [Synth 8-295] found timing loop. [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
Inferred a: "set_disable_timing -from I1 -to O i_276"
Found timing loop:
     0: i_384/O (LUT5)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
     1: i_384/I3 (LUT5)
     2: i_277/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     3: i_277/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
Inferred a: "set_disable_timing -from I3 -to O i_384"
Found timing loop:
     0: i_277/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_277/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
Found timing loop:
     0: i_277/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_277/I0 (LUT2)
     2: i_235/O (LUT4)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     3: i_235/I3 (LUT4)
     4: i_277/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
CRITICAL WARNING: [Synth 8-295] found timing loop. [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
Inferred a: "set_disable_timing -from I0 -to O i_277"
Found timing loop:
     0: i_278/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_278/I0 (LUT2)
     2: i_14/O (LUT6)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     3: i_14/I0 (LUT6)
     4: i_278/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
CRITICAL WARNING: [Synth 8-295] found timing loop. [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
Inferred a: "set_disable_timing -from I0 -to O i_278"
Found timing loop:
     0: i_279/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_279/I1 (LUT2)
     2: i_387/O (LUT4)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
     3: i_387/I3 (LUT4)
     4: i_386/O (LUT5)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
     5: i_386/I3 (LUT5)
     6: i_279/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
CRITICAL WARNING: [Synth 8-295] found timing loop. [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
Inferred a: "set_disable_timing -from I1 -to O i_279"
Found timing loop:
     0: i_386/O (LUT5)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
     1: i_386/I3 (LUT5)
     2: i_279/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     3: i_279/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
Inferred a: "set_disable_timing -from I3 -to O i_386"
Found timing loop:
     0: i_279/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_279/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
Found timing loop:
     0: i_279/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_279/I0 (LUT2)
     2: i_236/O (LUT4)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     3: i_236/I3 (LUT4)
     4: i_279/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
CRITICAL WARNING: [Synth 8-295] found timing loop. [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
Inferred a: "set_disable_timing -from I0 -to O i_279"
Found timing loop:
     0: i_280/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_280/I0 (LUT2)
     2: i_15/O (LUT6)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     3: i_15/I0 (LUT6)
     4: i_280/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
CRITICAL WARNING: [Synth 8-295] found timing loop. [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
Inferred a: "set_disable_timing -from I0 -to O i_280"
Found timing loop:
     0: i_281/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_281/I1 (LUT2)
     2: i_389/O (LUT4)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
     3: i_389/I3 (LUT4)
     4: i_388/O (LUT5)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
     5: i_388/I3 (LUT5)
     6: i_281/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
CRITICAL WARNING: [Synth 8-295] found timing loop. [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
Inferred a: "set_disable_timing -from I1 -to O i_281"
Found timing loop:
     0: i_388/O (LUT5)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
     1: i_388/I3 (LUT5)
     2: i_281/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     3: i_281/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
Inferred a: "set_disable_timing -from I3 -to O i_388"
Found timing loop:
     0: i_281/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_281/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
Found timing loop:
     0: i_281/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_281/I0 (LUT2)
     2: i_237/O (LUT4)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     3: i_237/I3 (LUT4)
     4: i_281/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
CRITICAL WARNING: [Synth 8-295] found timing loop. [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
Inferred a: "set_disable_timing -from I0 -to O i_281"
Found timing loop:
     0: i_315/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_315/I0 (LUT2)
     2: i_16/O (LUT6)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     3: i_16/I5 (LUT6)
     4: i_315/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
CRITICAL WARNING: [Synth 8-295] found timing loop. [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
Inferred a: "set_disable_timing -from I0 -to O i_315"
Found timing loop:
     0: i_283/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_283/I1 (LUT2)
     2: i_282/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     3: i_282/I1 (LUT2)
     4: i_283/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
CRITICAL WARNING: [Synth 8-295] found timing loop. [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
Inferred a: "set_disable_timing -from I1 -to O i_283"
Found timing loop:
     0: i_282/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_282/I1 (LUT2)
     2: i_283/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     3: i_283/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
Inferred a: "set_disable_timing -from I1 -to O i_282"
Found timing loop:
     0: i_283/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_283/I0 (LUT2)
     2: i_17/O (LUT4)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     3: i_17/I0 (LUT4)
     4: i_283/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
CRITICAL WARNING: [Synth 8-295] found timing loop. [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
Inferred a: "set_disable_timing -from I0 -to O i_283"
Found timing loop:
     0: i_285/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_285/I1 (LUT2)
     2: i_391/O (LUT4)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
     3: i_391/I3 (LUT4)
     4: i_390/O (LUT5)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
     5: i_390/I3 (LUT5)
     6: i_285/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
CRITICAL WARNING: [Synth 8-295] found timing loop. [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
Inferred a: "set_disable_timing -from I1 -to O i_285"
Found timing loop:
     0: i_284/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_284/I1 (LUT2)
     2: i_489/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
     3: i_489/I1 (LUT2)
     4: i_284/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
CRITICAL WARNING: [Synth 8-295] found timing loop. [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
Inferred a: "set_disable_timing -from I1 -to O i_284"
Found timing loop:
     0: i_390/O (LUT5)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
     1: i_390/I3 (LUT5)
     2: i_285/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     3: i_285/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
Inferred a: "set_disable_timing -from I3 -to O i_390"
Found timing loop:
     0: i_285/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_285/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
Found timing loop:
     0: i_285/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_285/I0 (LUT2)
     2: i_238/O (LUT4)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     3: i_238/I3 (LUT4)
     4: i_285/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
CRITICAL WARNING: [Synth 8-295] found timing loop. [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
Inferred a: "set_disable_timing -from I0 -to O i_285"
Found timing loop:
     0: i_286/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_286/I0 (LUT2)
     2: i_20/O (LUT6)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     3: i_20/I0 (LUT6)
     4: i_286/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
CRITICAL WARNING: [Synth 8-295] found timing loop. [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
Inferred a: "set_disable_timing -from I0 -to O i_286"
Found timing loop:
     0: i_287/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_287/I1 (LUT2)
     2: i_393/O (LUT4)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
     3: i_393/I3 (LUT4)
     4: i_392/O (LUT5)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
     5: i_392/I3 (LUT5)
     6: i_287/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
CRITICAL WARNING: [Synth 8-295] found timing loop. [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
Inferred a: "set_disable_timing -from I1 -to O i_287"
Found timing loop:
     0: i_392/O (LUT5)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
     1: i_392/I3 (LUT5)
     2: i_287/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     3: i_287/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
Inferred a: "set_disable_timing -from I3 -to O i_392"
Found timing loop:
     0: i_287/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_287/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
Found timing loop:
     0: i_287/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_287/I0 (LUT2)
     2: i_239/O (LUT4)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     3: i_239/I3 (LUT4)
     4: i_287/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
CRITICAL WARNING: [Synth 8-295] found timing loop. [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
Inferred a: "set_disable_timing -from I0 -to O i_287"
Found timing loop:
     0: i_288/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_288/I0 (LUT2)
     2: i_21/O (LUT6)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     3: i_21/I0 (LUT6)
     4: i_288/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
CRITICAL WARNING: [Synth 8-295] found timing loop. [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
Inferred a: "set_disable_timing -from I0 -to O i_288"
Found timing loop:
     0: i_289/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_289/I1 (LUT2)
     2: i_395/O (LUT4)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
     3: i_395/I3 (LUT4)
     4: i_394/O (LUT5)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
     5: i_394/I3 (LUT5)
     6: i_289/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
CRITICAL WARNING: [Synth 8-295] found timing loop. [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
Inferred a: "set_disable_timing -from I1 -to O i_289"
Found timing loop:
     0: i_394/O (LUT5)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
     1: i_394/I3 (LUT5)
     2: i_289/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     3: i_289/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
Inferred a: "set_disable_timing -from I3 -to O i_394"
Found timing loop:
     0: i_289/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_289/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
Found timing loop:
     0: i_289/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_289/I0 (LUT2)
     2: i_240/O (LUT4)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     3: i_240/I3 (LUT4)
     4: i_289/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
CRITICAL WARNING: [Synth 8-295] found timing loop. [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
Inferred a: "set_disable_timing -from I0 -to O i_289"
Found timing loop:
     0: i_317/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_317/I0 (LUT2)
     2: i_22/O (LUT6)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     3: i_22/I0 (LUT6)
     4: i_317/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
CRITICAL WARNING: [Synth 8-295] found timing loop. [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
Inferred a: "set_disable_timing -from I0 -to O i_317"
Found timing loop:
     0: i_291/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_291/I1 (LUT2)
     2: i_290/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     3: i_290/I1 (LUT2)
     4: i_291/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
CRITICAL WARNING: [Synth 8-295] found timing loop. [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
Inferred a: "set_disable_timing -from I1 -to O i_291"
Found timing loop:
     0: i_290/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_290/I1 (LUT2)
     2: i_291/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     3: i_291/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
Inferred a: "set_disable_timing -from I1 -to O i_290"
Found timing loop:
     0: i_291/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_291/I0 (LUT2)
     2: i_23/O (LUT4)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     3: i_23/I0 (LUT4)
     4: i_291/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
CRITICAL WARNING: [Synth 8-295] found timing loop. [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
Inferred a: "set_disable_timing -from I0 -to O i_291"
Found timing loop:
     0: i_293/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_293/I1 (LUT2)
     2: i_397/O (LUT4)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
     3: i_397/I3 (LUT4)
     4: i_396/O (LUT5)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
     5: i_396/I3 (LUT5)
     6: i_293/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
CRITICAL WARNING: [Synth 8-295] found timing loop. [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
Inferred a: "set_disable_timing -from I1 -to O i_293"
Found timing loop:
     0: i_292/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_292/I1 (LUT2)
     2: i_491/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
     3: i_491/I1 (LUT2)
     4: i_292/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
CRITICAL WARNING: [Synth 8-295] found timing loop. [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
Inferred a: "set_disable_timing -from I1 -to O i_292"
Found timing loop:
     0: i_396/O (LUT5)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
     1: i_396/I3 (LUT5)
     2: i_293/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     3: i_293/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
Inferred a: "set_disable_timing -from I3 -to O i_396"
Found timing loop:
     0: i_293/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_293/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
Found timing loop:
     0: i_293/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_293/I0 (LUT2)
     2: i_241/O (LUT4)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     3: i_241/I3 (LUT4)
     4: i_293/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
CRITICAL WARNING: [Synth 8-295] found timing loop. [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
Inferred a: "set_disable_timing -from I0 -to O i_293"
Found timing loop:
     0: i_294/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_294/I0 (LUT2)
     2: i_26/O (LUT6)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     3: i_26/I0 (LUT6)
     4: i_294/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
CRITICAL WARNING: [Synth 8-295] found timing loop. [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
Inferred a: "set_disable_timing -from I0 -to O i_294"
Found timing loop:
     0: i_295/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_295/I1 (LUT2)
     2: i_399/O (LUT4)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
     3: i_399/I3 (LUT4)
     4: i_398/O (LUT5)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
     5: i_398/I3 (LUT5)
     6: i_295/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
CRITICAL WARNING: [Synth 8-295] found timing loop. [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
Inferred a: "set_disable_timing -from I1 -to O i_295"
Found timing loop:
     0: i_398/O (LUT5)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
     1: i_398/I3 (LUT5)
     2: i_295/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     3: i_295/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
Inferred a: "set_disable_timing -from I3 -to O i_398"
Found timing loop:
     0: i_295/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_295/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
Found timing loop:
     0: i_295/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_295/I0 (LUT2)
     2: i_242/O (LUT4)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     3: i_242/I3 (LUT4)
     4: i_295/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
CRITICAL WARNING: [Synth 8-295] found timing loop. [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
Inferred a: "set_disable_timing -from I0 -to O i_295"
Found timing loop:
     0: i_296/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_296/I0 (LUT2)
     2: i_27/O (LUT6)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     3: i_27/I0 (LUT6)
     4: i_296/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
CRITICAL WARNING: [Synth 8-295] found timing loop. [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
Inferred a: "set_disable_timing -from I0 -to O i_296"
Found timing loop:
     0: i_297/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_297/I1 (LUT2)
     2: i_401/O (LUT4)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
     3: i_401/I3 (LUT4)
     4: i_400/O (LUT5)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
     5: i_400/I3 (LUT5)
     6: i_297/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
CRITICAL WARNING: [Synth 8-295] found timing loop. [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
Inferred a: "set_disable_timing -from I1 -to O i_297"
Found timing loop:
     0: i_400/O (LUT5)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
     1: i_400/I3 (LUT5)
     2: i_297/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     3: i_297/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
Inferred a: "set_disable_timing -from I3 -to O i_400"
Found timing loop:
     0: i_297/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_297/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
Found timing loop:
     0: i_297/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_297/I0 (LUT2)
     2: i_243/O (LUT4)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     3: i_243/I3 (LUT4)
     4: i_297/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
CRITICAL WARNING: [Synth 8-295] found timing loop. [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
Inferred a: "set_disable_timing -from I0 -to O i_297"
Found timing loop:
     0: i_318/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_318/I0 (LUT2)
     2: i_28/O (LUT6)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     3: i_28/I0 (LUT6)
     4: i_318/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
CRITICAL WARNING: [Synth 8-295] found timing loop. [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
Inferred a: "set_disable_timing -from I0 -to O i_318"
Found timing loop:
     0: i_299/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_299/I1 (LUT2)
     2: i_298/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     3: i_298/I1 (LUT2)
     4: i_299/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
CRITICAL WARNING: [Synth 8-295] found timing loop. [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
Inferred a: "set_disable_timing -from I1 -to O i_299"
Found timing loop:
     0: i_298/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_298/I1 (LUT2)
     2: i_299/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     3: i_299/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
Inferred a: "set_disable_timing -from I1 -to O i_298"
Found timing loop:
     0: i_299/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_299/I0 (LUT2)
     2: i_29/O (LUT4)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     3: i_29/I0 (LUT4)
     4: i_299/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
CRITICAL WARNING: [Synth 8-295] found timing loop. [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
Inferred a: "set_disable_timing -from I0 -to O i_299"
Found timing loop:
     0: i_301/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_301/I1 (LUT2)
     2: i_403/O (LUT4)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
     3: i_403/I3 (LUT4)
     4: i_402/O (LUT5)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
     5: i_402/I3 (LUT5)
     6: i_301/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
CRITICAL WARNING: [Synth 8-295] found timing loop. [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
Inferred a: "set_disable_timing -from I1 -to O i_301"
Found timing loop:
     0: i_300/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_300/I1 (LUT2)
     2: i_490/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
     3: i_490/I1 (LUT2)
     4: i_300/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
CRITICAL WARNING: [Synth 8-295] found timing loop. [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
INFO: [Common 17-14] Message 'Synth 8-295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Inferred a: "set_disable_timing -from I1 -to O i_300"
Found timing loop:
     0: i_402/O (LUT5)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
     1: i_402/I3 (LUT5)
     2: i_301/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     3: i_301/O (LUT2)
Inferred a: "set_disable_timing -from I3 -to O i_402"
Found timing loop:
     0: i_301/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_301/O (LUT2)
Found timing loop:
     0: i_301/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_301/I0 (LUT2)
     2: i_244/O (LUT4)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     3: i_244/I3 (LUT4)
     4: i_301/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
Inferred a: "set_disable_timing -from I0 -to O i_301"
Found timing loop:
     0: i_302/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_302/I0 (LUT2)
     2: i_32/O (LUT6)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     3: i_32/I0 (LUT6)
     4: i_302/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
Inferred a: "set_disable_timing -from I0 -to O i_302"
Found timing loop:
     0: i_303/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_303/I1 (LUT2)
     2: i_405/O (LUT4)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
     3: i_405/I3 (LUT4)
     4: i_404/O (LUT5)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
     5: i_404/I3 (LUT5)
     6: i_303/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
Inferred a: "set_disable_timing -from I1 -to O i_303"
Found timing loop:
     0: i_404/O (LUT5)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
     1: i_404/I3 (LUT5)
     2: i_303/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     3: i_303/O (LUT2)
Inferred a: "set_disable_timing -from I3 -to O i_404"
Found timing loop:
     0: i_303/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_303/O (LUT2)
Found timing loop:
     0: i_303/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_303/I0 (LUT2)
     2: i_245/O (LUT4)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     3: i_245/I3 (LUT4)
     4: i_303/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
Inferred a: "set_disable_timing -from I0 -to O i_303"
Found timing loop:
     0: i_304/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_304/I0 (LUT2)
     2: i_33/O (LUT6)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     3: i_33/I0 (LUT6)
     4: i_304/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
Inferred a: "set_disable_timing -from I0 -to O i_304"
Found timing loop:
     0: i_305/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_305/I1 (LUT2)
     2: i_407/O (LUT4)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
     3: i_407/I3 (LUT4)
     4: i_406/O (LUT5)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
     5: i_406/I3 (LUT5)
     6: i_305/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
Inferred a: "set_disable_timing -from I1 -to O i_305"
Found timing loop:
     0: i_406/O (LUT5)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
     1: i_406/I3 (LUT5)
     2: i_305/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     3: i_305/O (LUT2)
Inferred a: "set_disable_timing -from I3 -to O i_406"
Found timing loop:
     0: i_305/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_305/O (LUT2)
Found timing loop:
     0: i_305/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_305/I0 (LUT2)
     2: i_246/O (LUT4)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     3: i_246/I3 (LUT4)
     4: i_305/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
Inferred a: "set_disable_timing -from I0 -to O i_305"
Found timing loop:
     0: i_320/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_320/I0 (LUT2)
     2: i_34/O (LUT6)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     3: i_34/I0 (LUT6)
     4: i_320/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
Inferred a: "set_disable_timing -from I0 -to O i_320"
Found timing loop:
     0: i_307/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_307/I1 (LUT2)
     2: i_306/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     3: i_306/I1 (LUT2)
     4: i_307/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
Inferred a: "set_disable_timing -from I1 -to O i_307"
Found timing loop:
     0: i_306/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_306/I1 (LUT2)
     2: i_307/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     3: i_307/O (LUT2)
Inferred a: "set_disable_timing -from I1 -to O i_306"
Found timing loop:
     0: i_307/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_307/I0 (LUT2)
     2: i_35/O (LUT4)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     3: i_35/I0 (LUT4)
     4: i_307/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
Inferred a: "set_disable_timing -from I0 -to O i_307"
Found timing loop:
     0: i_309/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_309/I1 (LUT2)
     2: i_409/O (LUT4)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
     3: i_409/I3 (LUT4)
     4: i_408/O (LUT5)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
     5: i_408/I3 (LUT5)
     6: i_309/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
Inferred a: "set_disable_timing -from I1 -to O i_309"
Found timing loop:
     0: i_308/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_308/I1 (LUT2)
     2: i_494/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
     3: i_494/I1 (LUT2)
     4: i_308/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
Inferred a: "set_disable_timing -from I1 -to O i_308"
Found timing loop:
     0: i_408/O (LUT5)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
     1: i_408/I3 (LUT5)
     2: i_309/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     3: i_309/O (LUT2)
Inferred a: "set_disable_timing -from I3 -to O i_408"
Found timing loop:
     0: i_309/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_309/O (LUT2)
Found timing loop:
     0: i_309/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_309/I0 (LUT2)
     2: i_247/O (LUT4)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     3: i_247/I3 (LUT4)
     4: i_309/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
Inferred a: "set_disable_timing -from I0 -to O i_309"
Found timing loop:
     0: i_310/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_310/I0 (LUT2)
     2: i_38/O (LUT6)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     3: i_38/I0 (LUT6)
     4: i_310/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
Inferred a: "set_disable_timing -from I0 -to O i_310"
Found timing loop:
     0: i_311/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_311/I1 (LUT2)
     2: i_411/O (LUT4)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
     3: i_411/I3 (LUT4)
     4: i_410/O (LUT5)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
     5: i_410/I3 (LUT5)
     6: i_311/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
Inferred a: "set_disable_timing -from I1 -to O i_311"
Found timing loop:
     0: i_410/O (LUT5)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
     1: i_410/I3 (LUT5)
     2: i_311/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     3: i_311/O (LUT2)
Inferred a: "set_disable_timing -from I3 -to O i_410"
Found timing loop:
     0: i_311/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_311/O (LUT2)
Found timing loop:
     0: i_311/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_311/I0 (LUT2)
     2: i_248/O (LUT4)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     3: i_248/I3 (LUT4)
     4: i_311/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
Inferred a: "set_disable_timing -from I0 -to O i_311"
Found timing loop:
     0: i_312/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_312/I0 (LUT2)
     2: i_39/O (LUT6)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     3: i_39/I0 (LUT6)
     4: i_312/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
Inferred a: "set_disable_timing -from I0 -to O i_312"
Found timing loop:
     0: i_313/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_313/I1 (LUT2)
     2: i_413/O (LUT4)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
     3: i_413/I3 (LUT4)
     4: i_412/O (LUT5)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
     5: i_412/I3 (LUT5)
     6: i_313/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
Inferred a: "set_disable_timing -from I1 -to O i_313"
Found timing loop:
     0: i_412/O (LUT5)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
     1: i_412/I3 (LUT5)
     2: i_313/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     3: i_313/O (LUT2)
Inferred a: "set_disable_timing -from I3 -to O i_412"
Found timing loop:
     0: i_313/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_313/O (LUT2)
Found timing loop:
     0: i_313/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_313/I0 (LUT2)
     2: i_249/O (LUT4)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     3: i_249/I3 (LUT4)
     4: i_313/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
Inferred a: "set_disable_timing -from I0 -to O i_313"
Found timing loop:
     0: i_319/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_319/I0 (LUT2)
     2: i_40/O (LUT6)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     3: i_40/I5 (LUT6)
     4: i_319/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
Inferred a: "set_disable_timing -from I0 -to O i_319"
Found timing loop:
     0: i_415/O (LUT6)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
     1: i_415/I5 (LUT6)
     2: i_414/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
     3: i_414/I0 (LUT2)
     4: i_415/O (LUT6)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
Inferred a: "set_disable_timing -from I5 -to O i_415"
Found timing loop:
     0: i_424/O (LUT6)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
     1: i_424/I5 (LUT6)
     2: i_423/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
     3: i_423/I0 (LUT2)
     4: i_424/O (LUT6)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
Inferred a: "set_disable_timing -from I5 -to O i_424"
Found timing loop:
     0: i_329/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_329/I1 (LUT2)
     2: i_466/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
     3: i_466/I1 (LUT2)
     4: i_328/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     5: i_328/I1 (LUT2)
     6: i_486/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
     7: i_486/I1 (LUT2)
     8: i_60/O (LUT3)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     9: i_60/I2 (LUT3)
    10: i_417/O (LUT6)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
    11: i_417/I5 (LUT6)
    12: i_93/O (LUT5)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
    13: i_93/I4 (LUT5)
    14: i_331/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
    15: i_331/I1 (LUT2)
    16: i_465/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
    17: i_465/I1 (LUT2)
    18: i_330/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
    19: i_330/I1 (LUT2)
    20: i_424/O (LUT6)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
    21: i_424/I4 (LUT6)
    22: i_91/O (LUT6)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
    23: i_91/I5 (LUT6)
    24: i_329/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
Inferred a: "set_disable_timing -from I1 -to O i_329"
Found timing loop:
     0: i_321/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_321/I1 (LUT2)
     2: i_415/O (LUT6)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
     3: i_415/I4 (LUT6)
     4: i_44/O (LUT6)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     5: i_44/I5 (LUT6)
     6: i_172/O (LUT4)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     7: i_172/I3 (LUT4)
     8: i_329/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     9: i_329/O (LUT2)
Inferred a: "set_disable_timing -from I1 -to O i_321"
Found timing loop:
     0: i_322/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_322/I0 (LUT2)
     2: i_42/O (LUT3)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     3: i_42/I2 (LUT3)
     4: i_322/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
Inferred a: "set_disable_timing -from I0 -to O i_322"
Found timing loop:
     0: i_415/O (LUT6)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
     1: i_415/I4 (LUT6)
     2: i_44/O (LUT6)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     3: i_44/I5 (LUT6)
     4: i_172/O (LUT4)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     5: i_172/I3 (LUT4)
     6: i_329/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     7: i_329/O (LUT2)
Inferred a: "set_disable_timing -from I4 -to O i_415"
Found timing loop:
     0: i_421/O (LUT6)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
     1: i_421/I5 (LUT6)
     2: i_420/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
     3: i_420/I0 (LUT2)
     4: i_421/O (LUT6)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
Inferred a: "set_disable_timing -from I5 -to O i_421"
Found timing loop:
     0: i_327/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_327/I1 (LUT2)
     2: i_467/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
     3: i_467/I1 (LUT2)
     4: i_326/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     5: i_326/I1 (LUT2)
     6: i_484/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
     7: i_484/I1 (LUT2)
     8: i_57/O (LUT6)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     9: i_57/I4 (LUT6)
    10: i_70/O (LUT6)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
    11: i_70/I5 (LUT6)
    12: i_85/O (LUT6)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
    13: i_85/I3 (LUT6)
    14: i_341/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
    15: i_341/I1 (LUT2)
    16: i_461/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
    17: i_461/I1 (LUT2)
    18: i_340/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
    19: i_340/I1 (LUT2)
    20: i_483/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
    21: i_483/I1 (LUT2)
    22: i_74/O (LUT3)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
    23: i_74/I2 (LUT3)
    24: i_419/O (LUT6)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
    25: i_419/I5 (LUT6)
    26: i_339/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
    27: i_339/I1 (LUT2)
    28: i_462/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
    29: i_462/I1 (LUT2)
    30: i_338/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
    31: i_338/I1 (LUT2)
    32: i_421/O (LUT6)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
    33: i_421/I4 (LUT6)
    34: i_428/O (LUT4)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
    35: i_428/I1 (LUT4)
    36: i_337/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
    37: i_337/I1 (LUT2)
    38: i_463/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
    39: i_463/I1 (LUT2)
    40: i_336/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
    41: i_336/I1 (LUT2)
    42: i_482/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
    43: i_482/I1 (LUT2)
    44: i_53/O (LUT3)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
    45: i_53/I2 (LUT3)
    46: i_416/O (LUT6)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
    47: i_416/I5 (LUT6)
    48: i_62/O (LUT5)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
    49: i_62/I2 (LUT5)
    50: i_327/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
Inferred a: "set_disable_timing -from I1 -to O i_327"
Found timing loop:
     0: i_329/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_329/O (LUT2)
Found timing loop:
     0: i_331/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_331/I1 (LUT2)
     2: i_465/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
     3: i_465/I1 (LUT2)
     4: i_330/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     5: i_330/I1 (LUT2)
     6: i_424/O (LUT6)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
     7: i_424/I4 (LUT6)
     8: i_91/O (LUT6)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     9: i_91/I5 (LUT6)
    10: i_329/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
    11: i_329/O (LUT2)
Inferred a: "set_disable_timing -from I1 -to O i_331"
Found timing loop:
     0: i_331/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_331/O (LUT2)
Found timing loop:
     0: i_341/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_341/I1 (LUT2)
     2: i_461/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
     3: i_461/I1 (LUT2)
     4: i_340/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     5: i_340/I1 (LUT2)
     6: i_483/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
     7: i_483/I1 (LUT2)
     8: i_74/O (LUT3)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     9: i_74/I2 (LUT3)
    10: i_419/O (LUT6)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
    11: i_419/I5 (LUT6)
    12: i_339/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
    13: i_339/I1 (LUT2)
    14: i_462/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
    15: i_462/I1 (LUT2)
    16: i_338/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
    17: i_338/I1 (LUT2)
    18: i_421/O (LUT6)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
    19: i_421/I4 (LUT6)
    20: i_428/O (LUT4)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
    21: i_428/I1 (LUT4)
    22: i_337/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
    23: i_337/I1 (LUT2)
    24: i_463/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
    25: i_463/I1 (LUT2)
    26: i_336/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
    27: i_336/I1 (LUT2)
    28: i_482/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
    29: i_482/I1 (LUT2)
    30: i_53/O (LUT3)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
    31: i_53/I2 (LUT3)
    32: i_416/O (LUT6)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
    33: i_416/I4 (LUT6)
    34: i_335/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
    35: i_335/I1 (LUT2)
    36: i_331/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
    37: i_331/O (LUT2)
Inferred a: "set_disable_timing -from I1 -to O i_341"
Found timing loop:
     0: i_337/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_337/I1 (LUT2)
     2: i_463/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
     3: i_463/I1 (LUT2)
     4: i_336/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     5: i_336/I1 (LUT2)
     6: i_482/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
     7: i_482/I1 (LUT2)
     8: i_53/O (LUT3)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     9: i_53/I2 (LUT3)
    10: i_416/O (LUT6)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
    11: i_416/I4 (LUT6)
    12: i_335/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
    13: i_335/I1 (LUT2)
    14: i_331/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
    15: i_331/O (LUT2)
Inferred a: "set_disable_timing -from I1 -to O i_337"
Found timing loop:
     0: i_331/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_331/O (LUT2)
Found timing loop:
     0: i_325/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_325/I1 (LUT2)
     2: i_468/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
     3: i_468/I1 (LUT2)
     4: i_324/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     5: i_324/I1 (LUT2)
     6: i_485/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
     7: i_485/I1 (LUT2)
     8: i_48/O (LUT6)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     9: i_48/I3 (LUT6)
    10: i_49/O (LUT6)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
    11: i_49/I5 (LUT6)
    12: i_50/O (LUT6)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
    13: i_50/I5 (LUT6)
    14: i_325/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
Inferred a: "set_disable_timing -from I1 -to O i_325"
Found timing loop:
     0: i_337/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_337/O (LUT2)
Found timing loop:
     0: i_331/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_331/O (LUT2)
Found timing loop:
     0: i_325/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_325/O (LUT2)
Found timing loop:
     0: i_339/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_339/I1 (LUT2)
     2: i_462/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
     3: i_462/I1 (LUT2)
     4: i_338/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     5: i_338/I1 (LUT2)
     6: i_421/O (LUT6)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
     7: i_421/I4 (LUT6)
     8: i_428/O (LUT4)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
     9: i_428/I1 (LUT4)
    10: i_337/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
    11: i_337/O (LUT2)
Inferred a: "set_disable_timing -from I1 -to O i_339"
Found timing loop:
     0: i_331/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_331/O (LUT2)
Found timing loop:
     0: i_327/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_327/O (LUT2)
Found timing loop:
     0: i_341/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_341/O (LUT2)
Found timing loop:
     0: i_334/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_334/I1 (LUT2)
     2: i_464/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
     3: i_464/I1 (LUT2)
     4: i_333/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     5: i_333/I1 (LUT2)
     6: i_487/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
     7: i_487/I1 (LUT2)
     8: i_65/O (LUT6)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     9: i_65/I4 (LUT6)
    10: i_66/O (LUT6)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
    11: i_66/I4 (LUT6)
    12: i_334/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
Inferred a: "set_disable_timing -from I1 -to O i_334"
Found timing loop:
     0: i_325/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_325/O (LUT2)
Found timing loop:
     0: i_341/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_341/O (LUT2)
Found timing loop:
     0: i_337/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_337/O (LUT2)
Found timing loop:
     0: i_329/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_329/O (LUT2)
Found timing loop:
     0: i_339/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_339/O (LUT2)
Found timing loop:
     0: i_334/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_334/O (LUT2)
Found timing loop:
     0: i_337/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_337/O (LUT2)
Found timing loop:
     0: i_331/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_331/O (LUT2)
Found timing loop:
     0: i_339/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_339/O (LUT2)
Found timing loop:
     0: i_327/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_327/O (LUT2)
Found timing loop:
     0: i_329/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_329/O (LUT2)
Found timing loop:
     0: i_337/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_337/O (LUT2)
Found timing loop:
     0: i_341/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_341/O (LUT2)
Found timing loop:
     0: i_339/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_339/O (LUT2)
Found timing loop:
     0: i_329/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_329/O (LUT2)
Found timing loop:
     0: i_331/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_331/O (LUT2)
Found timing loop:
     0: i_334/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_334/O (LUT2)
Found timing loop:
     0: i_334/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_334/O (LUT2)
Found timing loop:
     0: i_337/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_337/O (LUT2)
Found timing loop:
     0: i_331/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_331/O (LUT2)
Found timing loop:
     0: i_487/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
     1: i_487/I1 (LUT2)
     2: i_65/O (LUT6)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     3: i_65/I1 (LUT6)
     4: i_487/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
Inferred a: "set_disable_timing -from I1 -to O i_487"
Found timing loop:
     0: i_333/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_333/I1 (LUT2)
     2: i_487/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
     3: i_487/I0 (LUT2)
     4: i_333/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
Inferred a: "set_disable_timing -from I1 -to O i_333"
Found timing loop:
     0: i_333/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_333/I0 (LUT2)
     2: i_64/O (LUT6)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     3: i_64/I5 (LUT6)
     4: i_333/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
Inferred a: "set_disable_timing -from I0 -to O i_333"
Found timing loop:
     0: i_334/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_334/I0 (LUT2)
     2: i_227/O (LUT3)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     3: i_227/I0 (LUT3)
     4: i_334/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
Inferred a: "set_disable_timing -from I0 -to O i_334"
Found timing loop:
     0: i_331/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_331/O (LUT2)
Found timing loop:
     0: i_327/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_327/O (LUT2)
Found timing loop:
     0: i_341/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_341/O (LUT2)
Found timing loop:
     0: i_331/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_331/O (LUT2)
Found timing loop:
     0: i_337/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_337/O (LUT2)
Found timing loop:
     0: i_329/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_329/O (LUT2)
Found timing loop:
     0: i_337/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_337/O (LUT2)
Found timing loop:
     0: i_339/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_339/O (LUT2)
Found timing loop:
     0: i_331/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_331/O (LUT2)
Found timing loop:
     0: i_329/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_329/O (LUT2)
Found timing loop:
     0: i_325/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_325/O (LUT2)
Found timing loop:
     0: i_485/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
     1: i_485/I1 (LUT2)
     2: i_48/O (LUT6)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     3: i_48/I1 (LUT6)
     4: i_485/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
Inferred a: "set_disable_timing -from I1 -to O i_485"
Found timing loop:
     0: i_324/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_324/I1 (LUT2)
     2: i_485/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
     3: i_485/I0 (LUT2)
     4: i_324/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
Inferred a: "set_disable_timing -from I1 -to O i_324"
Found timing loop:
     0: i_324/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_324/I0 (LUT2)
     2: i_47/O (LUT6)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     3: i_47/I5 (LUT6)
     4: i_324/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
Inferred a: "set_disable_timing -from I0 -to O i_324"
Found timing loop:
     0: i_325/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_325/I0 (LUT2)
     2: i_225/O (LUT3)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     3: i_225/I0 (LUT3)
     4: i_325/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
Inferred a: "set_disable_timing -from I0 -to O i_325"
Found timing loop:
     0: i_329/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_329/O (LUT2)
Found timing loop:
     0: i_337/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_337/O (LUT2)
Found timing loop:
     0: i_341/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_341/O (LUT2)
Found timing loop:
     0: i_341/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_341/O (LUT2)
Found timing loop:
     0: i_337/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_337/O (LUT2)
Found timing loop:
     0: i_339/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_339/O (LUT2)
Found timing loop:
     0: i_337/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_337/O (LUT2)
Found timing loop:
     0: i_341/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_341/O (LUT2)
Found timing loop:
     0: i_337/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_337/O (LUT2)
Found timing loop:
     0: i_339/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_339/O (LUT2)
Found timing loop:
     0: i_327/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_327/O (LUT2)
Found timing loop:
     0: i_341/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_341/O (LUT2)
Found timing loop:
     0: i_337/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_337/O (LUT2)
Found timing loop:
     0: i_339/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_339/O (LUT2)
Found timing loop:
     0: i_337/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_337/O (LUT2)
Found timing loop:
     0: i_482/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
     1: i_482/I1 (LUT2)
     2: i_53/O (LUT3)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     3: i_53/I1 (LUT3)
     4: i_482/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
Inferred a: "set_disable_timing -from I1 -to O i_482"
Found timing loop:
     0: i_336/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_336/I1 (LUT2)
     2: i_482/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
     3: i_482/I0 (LUT2)
     4: i_336/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
Inferred a: "set_disable_timing -from I1 -to O i_336"
Found timing loop:
     0: i_336/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_336/I0 (LUT2)
     2: i_52/O (LUT3)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     3: i_52/I2 (LUT3)
     4: i_336/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
Inferred a: "set_disable_timing -from I0 -to O i_336"
Found timing loop:
     0: i_337/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_337/I0 (LUT2)
     2: i_222/O (LUT3)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     3: i_222/I0 (LUT3)
     4: i_337/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
Inferred a: "set_disable_timing -from I0 -to O i_337"
Found timing loop:
     0: i_339/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_339/O (LUT2)
Found timing loop:
     0: i_341/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_341/O (LUT2)
Found timing loop:
     0: i_339/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_339/O (LUT2)
Found timing loop:
     0: i_338/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_338/I1 (LUT2)
     2: i_421/O (LUT6)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
     3: i_421/I0 (LUT6)
     4: i_338/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
Inferred a: "set_disable_timing -from I1 -to O i_338"
Found timing loop:
     0: i_338/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_338/I0 (LUT2)
     2: i_77/O (LUT3)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     3: i_77/I2 (LUT3)
     4: i_338/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
Inferred a: "set_disable_timing -from I0 -to O i_338"
Found timing loop:
     0: i_339/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_339/O (LUT2)
Found timing loop:
     0: i_339/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_339/I0 (LUT2)
     2: i_78/O (LUT3)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     3: i_78/I2 (LUT3)
     4: i_339/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
Inferred a: "set_disable_timing -from I0 -to O i_339"
Found timing loop:
     0: i_341/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_341/O (LUT2)
Found timing loop:
     0: i_483/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
     1: i_483/I1 (LUT2)
     2: i_74/O (LUT3)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     3: i_74/I1 (LUT3)
     4: i_483/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
Inferred a: "set_disable_timing -from I1 -to O i_483"
Found timing loop:
     0: i_340/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_340/I1 (LUT2)
     2: i_483/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
     3: i_483/I0 (LUT2)
     4: i_340/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
Inferred a: "set_disable_timing -from I1 -to O i_340"
Found timing loop:
     0: i_340/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_340/I0 (LUT2)
     2: i_73/O (LUT3)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     3: i_73/I2 (LUT3)
     4: i_340/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
Inferred a: "set_disable_timing -from I0 -to O i_340"
Found timing loop:
     0: i_341/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_341/I0 (LUT2)
     2: i_223/O (LUT3)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     3: i_223/I0 (LUT3)
     4: i_341/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
Inferred a: "set_disable_timing -from I0 -to O i_341"
Found timing loop:
     0: i_329/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_329/O (LUT2)
Found timing loop:
     0: i_331/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_331/O (LUT2)
Found timing loop:
     0: i_329/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_329/O (LUT2)
Found timing loop:
     0: i_327/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_327/O (LUT2)
Found timing loop:
     0: i_329/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_329/O (LUT2)
Found timing loop:
     0: i_331/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_331/O (LUT2)
Found timing loop:
     0: i_327/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_327/O (LUT2)
Found timing loop:
     0: i_327/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_327/O (LUT2)
Found timing loop:
     0: i_484/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
     1: i_484/I1 (LUT2)
     2: i_57/O (LUT6)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     3: i_57/I1 (LUT6)
     4: i_484/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
Inferred a: "set_disable_timing -from I1 -to O i_484"
Found timing loop:
     0: i_326/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_326/I1 (LUT2)
     2: i_484/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
     3: i_484/I0 (LUT2)
     4: i_326/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
Inferred a: "set_disable_timing -from I1 -to O i_326"
Found timing loop:
     0: i_326/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_326/I0 (LUT2)
     2: i_56/O (LUT6)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     3: i_56/I5 (LUT6)
     4: i_326/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
Inferred a: "set_disable_timing -from I0 -to O i_326"
Found timing loop:
     0: i_327/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_327/I0 (LUT2)
     2: i_224/O (LUT3)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     3: i_224/I0 (LUT3)
     4: i_327/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
Inferred a: "set_disable_timing -from I0 -to O i_327"
Found timing loop:
     0: i_331/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_331/O (LUT2)
Found timing loop:
     0: i_330/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_330/I1 (LUT2)
     2: i_424/O (LUT6)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
     3: i_424/I3 (LUT6)
     4: i_331/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     5: i_331/O (LUT2)
Inferred a: "set_disable_timing -from I1 -to O i_330"
Found timing loop:
     0: i_330/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_330/I0 (LUT2)
     2: i_89/O (LUT3)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     3: i_89/I2 (LUT3)
     4: i_330/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
Inferred a: "set_disable_timing -from I0 -to O i_330"
Found timing loop:
     0: i_331/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_331/O (LUT2)
Found timing loop:
     0: i_331/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_331/I0 (LUT2)
     2: i_90/O (LUT3)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     3: i_90/I2 (LUT3)
     4: i_331/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
Inferred a: "set_disable_timing -from I0 -to O i_331"
Found timing loop:
     0: i_329/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_329/O (LUT2)
Found timing loop:
     0: i_329/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_329/O (LUT2)
Found timing loop:
     0: i_486/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
     1: i_486/I1 (LUT2)
     2: i_60/O (LUT3)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     3: i_60/I1 (LUT3)
     4: i_486/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
Inferred a: "set_disable_timing -from I1 -to O i_486"
Found timing loop:
     0: i_328/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_328/I1 (LUT2)
     2: i_486/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
     3: i_486/I0 (LUT2)
     4: i_328/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
Inferred a: "set_disable_timing -from I1 -to O i_328"
Found timing loop:
     0: i_328/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_328/I0 (LUT2)
     2: i_59/O (LUT3)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     3: i_59/I2 (LUT3)
     4: i_328/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
Inferred a: "set_disable_timing -from I0 -to O i_328"
Found timing loop:
     0: i_329/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_329/I0 (LUT2)
     2: i_226/O (LUT3)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     3: i_226/I0 (LUT3)
     4: i_329/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
Inferred a: "set_disable_timing -from I0 -to O i_329"
Found timing loop:
     0: i_321/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_321/O (LUT2)
Found timing loop:
     0: i_321/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_321/I0 (LUT2)
     2: i_41/O (LUT3)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     3: i_41/I2 (LUT3)
     4: i_321/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
Inferred a: "set_disable_timing -from I0 -to O i_321"
Found timing loop:
     0: i_83/O (LUT6)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_83/I5 (LUT6)
     2: i_84/O (LUT5)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     3: i_84/I4 (LUT5)
     4: i_344/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     5: i_344/I1 (LUT2)
     6: i_176/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     7: i_176/I0 (LUT2)
     8: i_343/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     9: i_343/I1 (LUT2)
    10: i_342/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
    11: i_342/I1 (LUT2)
    12: i_81/O (LUT6)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
    13: i_81/I4 (LUT6)
    14: i_83/O (LUT6)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
Inferred a: "set_disable_timing -from I5 -to O i_83"
Found timing loop:
     0: i_344/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_344/I1 (LUT2)
     2: i_176/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     3: i_176/I0 (LUT2)
     4: i_343/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     5: i_343/I1 (LUT2)
     6: i_342/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     7: i_342/I1 (LUT2)
     8: i_81/O (LUT6)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     9: i_81/I4 (LUT6)
    10: i_83/O (LUT6)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
    11: i_83/O (LUT6)
Inferred a: "set_disable_timing -from I1 -to O i_344"
Found timing loop:
     0: i_344/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_344/O (LUT2)
Found timing loop:
     0: i_344/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_344/O (LUT2)
Found timing loop:
     0: i_344/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_344/O (LUT2)
Found timing loop:
     0: i_344/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_344/O (LUT2)
Found timing loop:
     0: i_344/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_344/O (LUT2)
Found timing loop:
     0: i_344/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_344/O (LUT2)
Found timing loop:
     0: i_344/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_344/O (LUT2)
Found timing loop:
     0: i_344/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_344/O (LUT2)
Found timing loop:
     0: i_344/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_344/O (LUT2)
Found timing loop:
     0: i_342/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_342/I1 (LUT2)
     2: i_81/O (LUT6)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     3: i_81/I4 (LUT6)
     4: i_83/O (LUT6)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     5: i_83/O (LUT6)
Inferred a: "set_disable_timing -from I1 -to O i_342"
Found timing loop:
     0: i_343/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_343/I1 (LUT2)
     2: i_342/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     3: i_342/I0 (LUT2)
     4: i_343/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
Inferred a: "set_disable_timing -from I1 -to O i_343"
Found timing loop:
     0: i_344/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_344/O (LUT2)
Found timing loop:
     0: i_344/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_344/O (LUT2)
Found timing loop:
     0: i_344/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_344/O (LUT2)
Found timing loop:
     0: i_344/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_344/O (LUT2)
Found timing loop:
     0: i_83/O (LUT6)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_83/O (LUT6)
Found timing loop:
     0: i_343/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_343/I0 (LUT2)
     2: i_82/O (LUT6)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     3: i_82/I2 (LUT6)
     4: i_83/O (LUT6)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     5: i_83/O (LUT6)
Inferred a: "set_disable_timing -from I0 -to O i_343"
Found timing loop:
     0: i_344/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_344/I0 (LUT2)
     2: i_228/O (LUT3)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     3: i_228/I2 (LUT3)
     4: i_344/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
Inferred a: "set_disable_timing -from I0 -to O i_344"
Found timing loop:
     0: i_347/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_347/I1 (LUT2)
     2: i_478/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
     3: i_478/I1 (LUT2)
     4: i_481/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
     5: i_481/I1 (LUT2)
     6: i_180/O (LUT3)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     7: i_180/I2 (LUT3)
     8: i_347/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
Inferred a: "set_disable_timing -from I1 -to O i_347"
Found timing loop:
     0: i_481/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
     1: i_481/I1 (LUT2)
     2: i_180/O (LUT3)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     3: i_180/I2 (LUT3)
     4: i_347/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     5: i_347/O (LUT2)
Inferred a: "set_disable_timing -from I1 -to O i_481"
Found timing loop:
     0: i_347/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_347/O (LUT2)
Found timing loop:
     0: i_347/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_347/I0 (LUT2)
     2: i_250/O (LUT3)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     3: i_250/I2 (LUT3)
     4: i_347/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
Inferred a: "set_disable_timing -from I0 -to O i_347"
Found timing loop:
     0: i_208/O (LUT5)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_208/I3 (LUT5)
     2: i_346/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     3: i_346/I1 (LUT2)
     4: i_345/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     5: i_345/I1 (LUT2)
     6: i_208/O (LUT5)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
Inferred a: "set_disable_timing -from I3 -to O i_208"
Found timing loop:
     0: i_216/O (LUT4)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_216/I2 (LUT4)
     2: i_364/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     3: i_364/I1 (LUT2)
     4: i_216/O (LUT4)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
Inferred a: "set_disable_timing -from I2 -to O i_216"
Found timing loop:
     0: i_350/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_350/I1 (LUT2)
     2: i_209/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     3: i_209/I1 (LUT2)
     4: i_351/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     5: i_351/I1 (LUT2)
     6: i_350/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
Inferred a: "set_disable_timing -from I1 -to O i_350"
Found timing loop:
     0: i_363/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_363/I1 (LUT2)
     2: i_251/O (LUT3)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     3: i_251/I1 (LUT3)
     4: i_363/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
Inferred a: "set_disable_timing -from I1 -to O i_363"
Found timing loop:
     0: i_348/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_348/I1 (LUT2)
     2: i_367/O (LUT5)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     3: i_367/I4 (LUT5)
     4: i_348/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
Inferred a: "set_disable_timing -from I1 -to O i_348"
Found timing loop:
     0: i_363/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_363/I0 (LUT2)
     2: i_348/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     3: i_348/I0 (LUT2)
     4: i_363/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
Inferred a: "set_disable_timing -from I0 -to O i_363"
Found timing loop:
     0: i_349/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_349/I1 (LUT2)
     2: i_183/O (LUT4)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     3: i_183/I0 (LUT4)
     4: i_349/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
Inferred a: "set_disable_timing -from I1 -to O i_349"
Found timing loop:
     0: i_351/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_351/I1 (LUT2)
     2: i_350/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     3: i_350/O (LUT2)
Inferred a: "set_disable_timing -from I1 -to O i_351"
Found timing loop:
     0: i_350/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_350/I0 (LUT2)
     2: i_195/O (LUT4)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     3: i_195/I1 (LUT4)
     4: i_350/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
Inferred a: "set_disable_timing -from I0 -to O i_350"
Found timing loop:
     0: i_366/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_366/I1 (LUT2)
     2: i_256/O (LUT3)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     3: i_256/I2 (LUT3)
     4: i_366/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
Inferred a: "set_disable_timing -from I1 -to O i_366"
Found timing loop:
     0: i_354/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_354/I1 (LUT2)
     2: i_479/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
     3: i_479/I1 (LUT2)
     4: i_480/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
     5: i_480/I1 (LUT2)
     6: i_217/O (LUT3)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     7: i_217/I2 (LUT3)
     8: i_354/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
Inferred a: "set_disable_timing -from I1 -to O i_354"
Found timing loop:
     0: i_480/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
     1: i_480/I1 (LUT2)
     2: i_217/O (LUT3)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     3: i_217/I2 (LUT3)
     4: i_354/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     5: i_354/O (LUT2)
Inferred a: "set_disable_timing -from I1 -to O i_480"
Found timing loop:
     0: i_354/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_354/O (LUT2)
Found timing loop:
     0: i_354/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_354/I0 (LUT2)
     2: i_253/O (LUT3)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     3: i_253/I2 (LUT3)
     4: i_354/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
Inferred a: "set_disable_timing -from I0 -to O i_354"
Found timing loop:
     0: i_353/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_353/I1 (LUT2)
     2: i_352/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     3: i_352/I1 (LUT2)
     4: i_194/O (LUT5)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     5: i_194/I3 (LUT5)
     6: i_353/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
Inferred a: "set_disable_timing -from I1 -to O i_353"
Found timing loop:
     0: i_352/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_352/I1 (LUT2)
     2: i_194/O (LUT5)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     3: i_194/I3 (LUT5)
     4: i_353/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     5: i_353/O (LUT2)
Inferred a: "set_disable_timing -from I1 -to O i_352"
Found timing loop:
     0: i_358/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_358/I1 (LUT2)
     2: i_190/O (LUT5)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     3: i_190/I3 (LUT5)
     4: i_358/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
Inferred a: "set_disable_timing -from I1 -to O i_358"
Found timing loop:
     0: i_365/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_365/I1 (LUT2)
     2: i_254/O (LUT3)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     3: i_254/I2 (LUT3)
     4: i_365/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
Inferred a: "set_disable_timing -from I1 -to O i_365"
Found timing loop:
     0: i_360/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_360/I1 (LUT2)
     2: i_193/O (LUT4)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     3: i_193/I3 (LUT4)
     4: i_360/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
Inferred a: "set_disable_timing -from I1 -to O i_360"
Found timing loop:
     0: i_366/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_366/I0 (LUT2)
     2: i_358/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     3: i_358/I0 (LUT2)
     4: i_366/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
Inferred a: "set_disable_timing -from I0 -to O i_366"
Found timing loop:
     0: i_359/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_359/I1 (LUT2)
     2: i_181/O (LUT4)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     3: i_181/I3 (LUT4)
     4: i_366/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     5: i_366/O (LUT2)
Inferred a: "set_disable_timing -from I1 -to O i_359"
Found timing loop:
     0: i_358/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_358/I0 (LUT2)
     2: i_366/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     3: i_366/O (LUT2)
Inferred a: "set_disable_timing -from I0 -to O i_358"
Found timing loop:
     0: i_365/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_365/I0 (LUT2)
     2: i_360/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     3: i_360/I0 (LUT2)
     4: i_365/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
Inferred a: "set_disable_timing -from I0 -to O i_365"
Found timing loop:
     0: i_361/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_361/I1 (LUT2)
     2: i_182/O (LUT4)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     3: i_182/I0 (LUT4)
     4: i_361/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
Inferred a: "set_disable_timing -from I1 -to O i_361"
Found timing loop:
     0: i_355/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_355/I1 (LUT2)
     2: i_219/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     3: i_219/I1 (LUT2)
     4: i_356/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     5: i_356/I1 (LUT2)
     6: i_355/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
Inferred a: "set_disable_timing -from I1 -to O i_355"
Found timing loop:
     0: i_356/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_356/I1 (LUT2)
     2: i_355/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     3: i_355/O (LUT2)
Inferred a: "set_disable_timing -from I1 -to O i_356"
Found timing loop:
     0: i_355/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_355/I0 (LUT2)
     2: i_189/O (LUT4)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     3: i_189/I1 (LUT4)
     4: i_355/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
Inferred a: "set_disable_timing -from I0 -to O i_355"
Found timing loop:
     0: i_357/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_357/I1 (LUT2)
     2: i_218/O (LUT4)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     3: i_218/I1 (LUT4)
     4: i_357/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
Inferred a: "set_disable_timing -from I1 -to O i_357"
Found timing loop:
     0: i_366/O (LUT2)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: i_366/O (LUT2)
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_257/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_266/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_274/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_282/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_290/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_298/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_306/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_378/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_384/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_390/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_396/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_402/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_408/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_374/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_380/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_386/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_392/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_398/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_404/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_410/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_376/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_382/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_388/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_394/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_400/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_406/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_412/O'
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 2132.391 ; gain = 720.367 ; free physical = 130 ; free virtual = 5362
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 2290.203 ; gain = 878.180 ; free physical = 126 ; free virtual = 5207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 2290.203 ; gain = 878.180 ; free physical = 125 ; free virtual = 5206
---------------------------------------------------------------------------------
Found timing loop:
     0: \led_out_OBUF[16]_inst_i_182 /O (LUT5)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: \led_out_OBUF[16]_inst_i_182 /I4 (LUT5)
     2: \led_out_OBUF[16]_inst_i_140 /O (LUT5)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     3: \led_out_OBUF[16]_inst_i_140 /I4 (LUT5)
     4: \led_out_OBUF[16]_inst_i_182 /O (LUT5)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
Inferred a: "set_disable_timing -from I4 -to O \led_out_OBUF[16]_inst_i_182 "
Found timing loop:
     0: \led_out_OBUF[16]_inst_i_140 /O (LUT5)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: \led_out_OBUF[16]_inst_i_140 /I4 (LUT5)
     2: \led_out_OBUF[16]_inst_i_182 /O (LUT5)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     3: \led_out_OBUF[16]_inst_i_182 /I0 (LUT5)
     4: \led_out_OBUF[16]_inst_i_182 /O (LUT5)
Inferred a: "set_disable_timing -from I4 -to O \led_out_OBUF[16]_inst_i_140 "
Found timing loop:
     0: \led_out_OBUF[16]_inst_i_182 /O (LUT5)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: \led_out_OBUF[16]_inst_i_182 /I0 (LUT5)
     2: \led_out_OBUF[16]_inst_i_182 /O (LUT5)
Inferred a: "set_disable_timing -from I0 -to O \led_out_OBUF[16]_inst_i_182 "
Found timing loop:
     0: \led_out_OBUF[16]_inst_i_183 /O (LUT5)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: \led_out_OBUF[16]_inst_i_183 /I4 (LUT5)
     2: \led_out_OBUF[16]_inst_i_146 /O (LUT5)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     3: \led_out_OBUF[16]_inst_i_146 /I4 (LUT5)
     4: \led_out_OBUF[16]_inst_i_183 /O (LUT5)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
Inferred a: "set_disable_timing -from I4 -to O \led_out_OBUF[16]_inst_i_183 "
Found timing loop:
     0: \led_out_OBUF[16]_inst_i_146 /O (LUT5)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: \led_out_OBUF[16]_inst_i_146 /I4 (LUT5)
     2: \led_out_OBUF[16]_inst_i_183 /O (LUT5)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     3: \led_out_OBUF[16]_inst_i_183 /I0 (LUT5)
     4: \led_out_OBUF[16]_inst_i_183 /O (LUT5)
Inferred a: "set_disable_timing -from I4 -to O \led_out_OBUF[16]_inst_i_146 "
Found timing loop:
     0: \led_out_OBUF[16]_inst_i_183 /O (LUT5)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: \led_out_OBUF[16]_inst_i_183 /I0 (LUT5)
     2: \led_out_OBUF[16]_inst_i_183 /O (LUT5)
Inferred a: "set_disable_timing -from I0 -to O \led_out_OBUF[16]_inst_i_183 "
Found timing loop:
     0: \led_out_OBUF[16]_inst_i_175 /O (LUT5)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: \led_out_OBUF[16]_inst_i_175 /I4 (LUT5)
     2: \led_out_OBUF[16]_inst_i_131 /O (LUT5)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     3: \led_out_OBUF[16]_inst_i_131 /I4 (LUT5)
     4: \led_out_OBUF[16]_inst_i_175 /O (LUT5)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
Inferred a: "set_disable_timing -from I4 -to O \led_out_OBUF[16]_inst_i_175 "
Found timing loop:
     0: \led_out_OBUF[16]_inst_i_131 /O (LUT5)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: \led_out_OBUF[16]_inst_i_131 /I4 (LUT5)
     2: \led_out_OBUF[16]_inst_i_175 /O (LUT5)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     3: \led_out_OBUF[16]_inst_i_175 /I0 (LUT5)
     4: \led_out_OBUF[16]_inst_i_175 /O (LUT5)
Inferred a: "set_disable_timing -from I4 -to O \led_out_OBUF[16]_inst_i_131 "
Found timing loop:
     0: \led_out_OBUF[16]_inst_i_175 /O (LUT5)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: \led_out_OBUF[16]_inst_i_175 /I0 (LUT5)
     2: \led_out_OBUF[16]_inst_i_175 /O (LUT5)
Inferred a: "set_disable_timing -from I0 -to O \led_out_OBUF[16]_inst_i_175 "
Found timing loop:
     0: \led_out_OBUF[16]_inst_i_185 /O (LUT5)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: \led_out_OBUF[16]_inst_i_185 /I4 (LUT5)
     2: \led_out_OBUF[16]_inst_i_159 /O (LUT5)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     3: \led_out_OBUF[16]_inst_i_159 /I4 (LUT5)
     4: \led_out_OBUF[16]_inst_i_185 /O (LUT5)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
Inferred a: "set_disable_timing -from I4 -to O \led_out_OBUF[16]_inst_i_185 "
Found timing loop:
     0: \led_out_OBUF[16]_inst_i_159 /O (LUT5)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: \led_out_OBUF[16]_inst_i_159 /I4 (LUT5)
     2: \led_out_OBUF[16]_inst_i_185 /O (LUT5)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     3: \led_out_OBUF[16]_inst_i_185 /I0 (LUT5)
     4: \led_out_OBUF[16]_inst_i_185 /O (LUT5)
Inferred a: "set_disable_timing -from I4 -to O \led_out_OBUF[16]_inst_i_159 "
Found timing loop:
     0: \led_out_OBUF[16]_inst_i_185 /O (LUT5)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: \led_out_OBUF[16]_inst_i_185 /I0 (LUT5)
     2: \led_out_OBUF[16]_inst_i_185 /O (LUT5)
Inferred a: "set_disable_timing -from I0 -to O \led_out_OBUF[16]_inst_i_185 "
Found timing loop:
     0: \led_out_OBUF[16]_inst_i_184 /O (LUT5)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: \led_out_OBUF[16]_inst_i_184 /I4 (LUT5)
     2: \led_out_OBUF[16]_inst_i_153 /O (LUT5)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     3: \led_out_OBUF[16]_inst_i_153 /I4 (LUT5)
     4: \led_out_OBUF[16]_inst_i_184 /O (LUT5)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
Inferred a: "set_disable_timing -from I4 -to O \led_out_OBUF[16]_inst_i_184 "
Found timing loop:
     0: \led_out_OBUF[16]_inst_i_153 /O (LUT5)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: \led_out_OBUF[16]_inst_i_153 /I4 (LUT5)
     2: \led_out_OBUF[16]_inst_i_184 /O (LUT5)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     3: \led_out_OBUF[16]_inst_i_184 /I0 (LUT5)
     4: \led_out_OBUF[16]_inst_i_184 /O (LUT5)
Inferred a: "set_disable_timing -from I4 -to O \led_out_OBUF[16]_inst_i_153 "
Found timing loop:
     0: \led_out_OBUF[16]_inst_i_184 /O (LUT5)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: \led_out_OBUF[16]_inst_i_184 /I0 (LUT5)
     2: \led_out_OBUF[16]_inst_i_184 /O (LUT5)
Inferred a: "set_disable_timing -from I0 -to O \led_out_OBUF[16]_inst_i_184 "
Found timing loop:
     0: \led_out_OBUF[16]_inst_i_187 /O (LUT5)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: \led_out_OBUF[16]_inst_i_187 /I4 (LUT5)
     2: \led_out_OBUF[16]_inst_i_177 /O (LUT5)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     3: \led_out_OBUF[16]_inst_i_177 /I4 (LUT5)
     4: \led_out_OBUF[16]_inst_i_187 /O (LUT5)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
Inferred a: "set_disable_timing -from I4 -to O \led_out_OBUF[16]_inst_i_187 "
Found timing loop:
     0: \led_out_OBUF[16]_inst_i_177 /O (LUT5)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: \led_out_OBUF[16]_inst_i_177 /I4 (LUT5)
     2: \led_out_OBUF[16]_inst_i_187 /O (LUT5)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     3: \led_out_OBUF[16]_inst_i_187 /I0 (LUT5)
     4: \led_out_OBUF[16]_inst_i_187 /O (LUT5)
Inferred a: "set_disable_timing -from I4 -to O \led_out_OBUF[16]_inst_i_177 "
Found timing loop:
     0: \led_out_OBUF[16]_inst_i_187 /O (LUT5)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: \led_out_OBUF[16]_inst_i_187 /I0 (LUT5)
     2: \led_out_OBUF[16]_inst_i_187 /O (LUT5)
Inferred a: "set_disable_timing -from I0 -to O \led_out_OBUF[16]_inst_i_187 "
Found timing loop:
     0: \led_out_OBUF[16]_inst_i_186 /O (LUT5)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: \led_out_OBUF[16]_inst_i_186 /I4 (LUT5)
     2: \led_out_OBUF[16]_inst_i_172 /O (LUT5)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     3: \led_out_OBUF[16]_inst_i_172 /I4 (LUT5)
     4: \led_out_OBUF[16]_inst_i_186 /O (LUT5)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
Inferred a: "set_disable_timing -from I4 -to O \led_out_OBUF[16]_inst_i_186 "
Found timing loop:
     0: \led_out_OBUF[16]_inst_i_172 /O (LUT5)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: \led_out_OBUF[16]_inst_i_172 /I4 (LUT5)
     2: \led_out_OBUF[16]_inst_i_186 /O (LUT5)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     3: \led_out_OBUF[16]_inst_i_186 /I0 (LUT5)
     4: \led_out_OBUF[16]_inst_i_186 /O (LUT5)
Inferred a: "set_disable_timing -from I4 -to O \led_out_OBUF[16]_inst_i_172 "
Found timing loop:
     0: \led_out_OBUF[16]_inst_i_186 /O (LUT5)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: \led_out_OBUF[16]_inst_i_186 /I0 (LUT5)
     2: \led_out_OBUF[16]_inst_i_186 /O (LUT5)
Inferred a: "set_disable_timing -from I0 -to O \led_out_OBUF[16]_inst_i_186 "
Found timing loop:
     0: \led_out_OBUF[14]_inst_i_6 /O (LUT4)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: \led_out_OBUF[14]_inst_i_6 /I2 (LUT4)
     2: \led_out_OBUF[14]_inst_i_6 /O (LUT4)
Inferred a: "set_disable_timing -from I2 -to O \led_out_OBUF[14]_inst_i_6 "
Found timing loop:
     0: \led_out_OBUF[16]_inst_i_11 /O (LUT4)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
     1: \led_out_OBUF[16]_inst_i_11 /I3 (LUT4)
     2: \led_out_OBUF[16]_inst_i_10 /O (LUT4)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     3: \led_out_OBUF[16]_inst_i_10 /I3 (LUT4)
     4: \led_out_OBUF[16]_inst_i_11 /O (LUT4)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
Inferred a: "set_disable_timing -from I3 -to O \led_out_OBUF[16]_inst_i_11 "
Found timing loop:
     0: \led_out_OBUF[16]_inst_i_10 /O (LUT4)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: \led_out_OBUF[16]_inst_i_10 /I3 (LUT4)
     2: \led_out_OBUF[16]_inst_i_11 /O (LUT4)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
     3: \led_out_OBUF[16]_inst_i_11 /I1 (LUT4)
     4: \led_out_OBUF[16]_inst_i_11 /O (LUT4)
Inferred a: "set_disable_timing -from I3 -to O \led_out_OBUF[16]_inst_i_10 "
Found timing loop:
     0: \led_out_OBUF[16]_inst_i_11 /O (LUT4)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
     1: \led_out_OBUF[16]_inst_i_11 /I1 (LUT4)
     2: \led_out_OBUF[16]_inst_i_11 /O (LUT4)
Inferred a: "set_disable_timing -from I1 -to O \led_out_OBUF[16]_inst_i_11 "
Found timing loop:
     0: \led_out_OBUF[16]_inst_i_67 /O (LUT4)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
     1: \led_out_OBUF[16]_inst_i_67 /I3 (LUT4)
     2: \led_out_OBUF[16]_inst_i_66 /O (LUT4)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     3: \led_out_OBUF[16]_inst_i_66 /I3 (LUT4)
     4: \led_out_OBUF[16]_inst_i_67 /O (LUT4)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
Inferred a: "set_disable_timing -from I3 -to O \led_out_OBUF[16]_inst_i_67 "
Found timing loop:
     0: \led_out_OBUF[16]_inst_i_66 /O (LUT4)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: \led_out_OBUF[16]_inst_i_66 /I3 (LUT4)
     2: \led_out_OBUF[16]_inst_i_67 /O (LUT4)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
     3: \led_out_OBUF[16]_inst_i_67 /I1 (LUT4)
     4: \led_out_OBUF[16]_inst_i_67 /O (LUT4)
Inferred a: "set_disable_timing -from I3 -to O \led_out_OBUF[16]_inst_i_66 "
Found timing loop:
     0: \led_out_OBUF[16]_inst_i_67 /O (LUT4)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
     1: \led_out_OBUF[16]_inst_i_67 /I1 (LUT4)
     2: \led_out_OBUF[16]_inst_i_67 /O (LUT4)
Inferred a: "set_disable_timing -from I1 -to O \led_out_OBUF[16]_inst_i_67 "
Found timing loop:
     0: \led_out_OBUF[16]_inst_i_15 /O (LUT4)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
     1: \led_out_OBUF[16]_inst_i_15 /I3 (LUT4)
     2: \led_out_OBUF[16]_inst_i_14 /O (LUT4)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     3: \led_out_OBUF[16]_inst_i_14 /I3 (LUT4)
     4: \led_out_OBUF[16]_inst_i_15 /O (LUT4)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
Inferred a: "set_disable_timing -from I3 -to O \led_out_OBUF[16]_inst_i_15 "
Found timing loop:
     0: \led_out_OBUF[16]_inst_i_14 /O (LUT4)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: \led_out_OBUF[16]_inst_i_14 /I3 (LUT4)
     2: \led_out_OBUF[16]_inst_i_15 /O (LUT4)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
     3: \led_out_OBUF[16]_inst_i_15 /I1 (LUT4)
     4: \led_out_OBUF[16]_inst_i_15 /O (LUT4)
Inferred a: "set_disable_timing -from I3 -to O \led_out_OBUF[16]_inst_i_14 "
Found timing loop:
     0: \led_out_OBUF[16]_inst_i_15 /O (LUT4)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
     1: \led_out_OBUF[16]_inst_i_15 /I1 (LUT4)
     2: \led_out_OBUF[16]_inst_i_15 /O (LUT4)
Inferred a: "set_disable_timing -from I1 -to O \led_out_OBUF[16]_inst_i_15 "
Found timing loop:
     0: \led_out_OBUF[16]_inst_i_37 /O (LUT4)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: \led_out_OBUF[16]_inst_i_37 /I3 (LUT4)
     2: \led_out_OBUF[16]_inst_i_37 /O (LUT4)
Inferred a: "set_disable_timing -from I3 -to O \led_out_OBUF[16]_inst_i_37 "
Found timing loop:
     0: \led_out_OBUF[16]_inst_i_71 /O (LUT4)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: \led_out_OBUF[16]_inst_i_71 /I2 (LUT4)
     2: \led_out_OBUF[16]_inst_i_71 /O (LUT4)
Inferred a: "set_disable_timing -from I2 -to O \led_out_OBUF[16]_inst_i_71 "
Found timing loop:
     0: \led_out_OBUF[15]_inst_i_2 /O (LUT4)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: \led_out_OBUF[15]_inst_i_2 /I2 (LUT4)
     2: \led_out_OBUF[15]_inst_i_2 /O (LUT4)
Inferred a: "set_disable_timing -from I2 -to O \led_out_OBUF[15]_inst_i_2 "
Found timing loop:
     0: \led_out_OBUF[16]_inst_i_4 /O (LUT4)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: \led_out_OBUF[16]_inst_i_4 /I2 (LUT4)
     2: \led_out_OBUF[16]_inst_i_4 /O (LUT4)
Inferred a: "set_disable_timing -from I2 -to O \led_out_OBUF[16]_inst_i_4 "
Found timing loop:
     0: \led_out_OBUF[16]_inst_i_12 /O (LUT4)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: \led_out_OBUF[16]_inst_i_12 /I2 (LUT4)
     2: \led_out_OBUF[16]_inst_i_12 /O (LUT4)
Inferred a: "set_disable_timing -from I2 -to O \led_out_OBUF[16]_inst_i_12 "
Found timing loop:
     0: \led_out_OBUF[14]_inst_i_4 /O (LUT4)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: \led_out_OBUF[14]_inst_i_4 /I3 (LUT4)
     2: \led_out_OBUF[14]_inst_i_4 /O (LUT4)
Inferred a: "set_disable_timing -from I3 -to O \led_out_OBUF[14]_inst_i_4 "
Found timing loop:
     0: \led_out_OBUF[16]_inst_i_7 /O (LUT4)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: \led_out_OBUF[16]_inst_i_7 /I2 (LUT4)
     2: \led_out_OBUF[16]_inst_i_7 /O (LUT4)
Inferred a: "set_disable_timing -from I2 -to O \led_out_OBUF[16]_inst_i_7 "
Found timing loop:
     0: \led_select_OBUF[0]_inst_i_2 /O (LUT4)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: \led_select_OBUF[0]_inst_i_2 /I1 (LUT4)
     2: \led_select_OBUF[0]_inst_i_3 /O (LUT4)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
     3: \led_select_OBUF[0]_inst_i_3 /I2 (LUT4)
     4: \led_select_OBUF[0]_inst_i_2 /O (LUT4)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
Inferred a: "set_disable_timing -from I1 -to O \led_select_OBUF[0]_inst_i_2 "
Found timing loop:
     0: \led_select_OBUF[0]_inst_i_3 /O (LUT4)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
     1: \led_select_OBUF[0]_inst_i_3 /I2 (LUT4)
     2: \led_select_OBUF[0]_inst_i_2 /O (LUT4)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     3: \led_select_OBUF[0]_inst_i_2 /I0 (LUT4)
     4: \led_select_OBUF[0]_inst_i_2 /O (LUT4)
Inferred a: "set_disable_timing -from I2 -to O \led_select_OBUF[0]_inst_i_3 "
Found timing loop:
     0: \led_select_OBUF[0]_inst_i_2 /O (LUT4)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: \led_select_OBUF[0]_inst_i_2 /I0 (LUT4)
     2: \led_select_OBUF[0]_inst_i_2 /O (LUT4)
Inferred a: "set_disable_timing -from I0 -to O \led_select_OBUF[0]_inst_i_2 "
Found timing loop:
     0: \ssSel_OBUF[3]_inst_i_3 /O (LUT5)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: \ssSel_OBUF[3]_inst_i_3 /I4 (LUT5)
     2: \ssSel_OBUF[3]_inst_i_2 /O (LUT6)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     3: \ssSel_OBUF[3]_inst_i_2 /I5 (LUT6)
     4: \ssSel_OBUF[3]_inst_i_3 /O (LUT5)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
Inferred a: "set_disable_timing -from I4 -to O \ssSel_OBUF[3]_inst_i_3 "
Found timing loop:
     0: \ssSel_OBUF[3]_inst_i_2 /O (LUT6)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: \ssSel_OBUF[3]_inst_i_2 /I5 (LUT6)
     2: \ssSel_OBUF[3]_inst_i_3 /O (LUT5)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     3: \ssSel_OBUF[3]_inst_i_3 /I3 (LUT5)
     4: \ssSel_OBUF[3]_inst_i_3 /O (LUT5)
Inferred a: "set_disable_timing -from I5 -to O \ssSel_OBUF[3]_inst_i_2 "
Found timing loop:
     0: \ssSel_OBUF[0]_inst_i_2 /O (LUT4)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: \ssSel_OBUF[0]_inst_i_2 /I1 (LUT4)
     2: \ssSel_OBUF[0]_inst_i_3 /O (LUT4)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
     3: \ssSel_OBUF[0]_inst_i_3 /I2 (LUT4)
     4: \ssSel_OBUF[0]_inst_i_2 /O (LUT4)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
Inferred a: "set_disable_timing -from I1 -to O \ssSel_OBUF[0]_inst_i_2 "
Found timing loop:
     0: \ssSel_OBUF[0]_inst_i_3 /O (LUT4)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
     1: \ssSel_OBUF[0]_inst_i_3 /I2 (LUT4)
     2: \ssSel_OBUF[0]_inst_i_2 /O (LUT4)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     3: \ssSel_OBUF[0]_inst_i_2 /I0 (LUT4)
     4: \ssSel_OBUF[0]_inst_i_2 /O (LUT4)
Inferred a: "set_disable_timing -from I2 -to O \ssSel_OBUF[0]_inst_i_3 "
Found timing loop:
     0: \ssSel_OBUF[0]_inst_i_2 /O (LUT4)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: \ssSel_OBUF[0]_inst_i_2 /I0 (LUT4)
     2: \ssSel_OBUF[0]_inst_i_2 /O (LUT4)
Inferred a: "set_disable_timing -from I0 -to O \ssSel_OBUF[0]_inst_i_2 "
Found timing loop:
     0: \ssSel_OBUF[0]_inst_i_1 /O (LUT4)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: \ssSel_OBUF[0]_inst_i_1 /I1 (LUT4)
     2: \ssSel_OBUF[0]_inst_i_1 /O (LUT4)
Inferred a: "set_disable_timing -from I1 -to O \ssSel_OBUF[0]_inst_i_1 "
Found timing loop:
     0: \ssSel_OBUF[1]_inst_i_3 /O (LUT5)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: \ssSel_OBUF[1]_inst_i_3 /I4 (LUT5)
     2: \ssSel_OBUF[1]_inst_i_2 /O (LUT5)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     3: \ssSel_OBUF[1]_inst_i_2 /I4 (LUT5)
     4: \ssSel_OBUF[1]_inst_i_3 /O (LUT5)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
Inferred a: "set_disable_timing -from I4 -to O \ssSel_OBUF[1]_inst_i_3 "
Found timing loop:
     0: \ssSel_OBUF[1]_inst_i_2 /O (LUT5)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: \ssSel_OBUF[1]_inst_i_2 /I4 (LUT5)
     2: \ssSel_OBUF[1]_inst_i_3 /O (LUT5)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     3: \ssSel_OBUF[1]_inst_i_3 /I3 (LUT5)
     4: \ssSel_OBUF[1]_inst_i_3 /O (LUT5)
Inferred a: "set_disable_timing -from I4 -to O \ssSel_OBUF[1]_inst_i_2 "
Found timing loop:
     0: \ssSel_OBUF[3]_inst_i_3 /O (LUT5)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: \ssSel_OBUF[3]_inst_i_3 /I3 (LUT5)
     2: \ssSel_OBUF[3]_inst_i_3 /O (LUT5)
Inferred a: "set_disable_timing -from I3 -to O \ssSel_OBUF[3]_inst_i_3 "
Found timing loop:
     0: \ssSel_OBUF[3]_inst_i_1 /O (LUT5)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: \ssSel_OBUF[3]_inst_i_1 /I4 (LUT5)
     2: \ssSel_OBUF[3]_inst_i_3 /O (LUT5)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     3: \ssSel_OBUF[3]_inst_i_3 /O (LUT5)
Inferred a: "set_disable_timing -from I4 -to O \ssSel_OBUF[3]_inst_i_1 "
Found timing loop:
     0: \ssSel_OBUF[3]_inst_i_2 /O (LUT6)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: \ssSel_OBUF[3]_inst_i_2 /I3 (LUT6)
     2: \ssSel_OBUF[3]_inst_i_2 /O (LUT6)
Inferred a: "set_disable_timing -from I3 -to O \ssSel_OBUF[3]_inst_i_2 "
Found timing loop:
     0: \ssSel_OBUF[1]_inst_i_3 /O (LUT5)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: \ssSel_OBUF[1]_inst_i_3 /I3 (LUT5)
     2: \ssSel_OBUF[1]_inst_i_3 /O (LUT5)
Inferred a: "set_disable_timing -from I3 -to O \ssSel_OBUF[1]_inst_i_3 "
Found timing loop:
     0: \ssSel_OBUF[1]_inst_i_1 /O (LUT5)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: \ssSel_OBUF[1]_inst_i_1 /I2 (LUT5)
     2: \ssSel_OBUF[1]_inst_i_1 /O (LUT5)
Inferred a: "set_disable_timing -from I2 -to O \ssSel_OBUF[1]_inst_i_1 "
Found timing loop:
     0: \ssSel_OBUF[2]_inst_i_3 /O (LUT6)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: \ssSel_OBUF[2]_inst_i_3 /I3 (LUT6)
     2: \ssSel_OBUF[2]_inst_i_3 /O (LUT6)
Inferred a: "set_disable_timing -from I3 -to O \ssSel_OBUF[2]_inst_i_3 "
Found timing loop:
     0: \ssSel_OBUF[2]_inst_i_3 /O (LUT6)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: \ssSel_OBUF[2]_inst_i_3 /I1 (LUT6)
     2: \ssSel_OBUF[2]_inst_i_2 /O (LUT6)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     3: \ssSel_OBUF[2]_inst_i_2 /I5 (LUT6)
     4: \ssSel_OBUF[2]_inst_i_3 /O (LUT6)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
Inferred a: "set_disable_timing -from I1 -to O \ssSel_OBUF[2]_inst_i_3 "
Found timing loop:
     0: \ssSel_OBUF[2]_inst_i_2 /O (LUT6)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: \ssSel_OBUF[2]_inst_i_2 /I5 (LUT6)
     2: \ssSel_OBUF[2]_inst_i_3 /O (LUT6)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     3: \ssSel_OBUF[2]_inst_i_3 /O (LUT6)
Inferred a: "set_disable_timing -from I5 -to O \ssSel_OBUF[2]_inst_i_2 "
Found timing loop:
     0: \ssSel_OBUF[2]_inst_i_1 /O (LUT5)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: \ssSel_OBUF[2]_inst_i_1 /I3 (LUT5)
     2: \ssSel_OBUF[2]_inst_i_1 /O (LUT5)
Inferred a: "set_disable_timing -from I3 -to O \ssSel_OBUF[2]_inst_i_1 "
Found timing loop:
     0: \ssSel_OBUF[3]_inst_i_3 /O (LUT5)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: \ssSel_OBUF[3]_inst_i_3 /O (LUT5)
Found timing loop:
     0: \led_select_OBUF[1]_inst_i_3 /O (LUT5)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: \led_select_OBUF[1]_inst_i_3 /I4 (LUT5)
     2: \led_select_OBUF[1]_inst_i_2 /O (LUT5)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     3: \led_select_OBUF[1]_inst_i_2 /I4 (LUT5)
     4: \led_select_OBUF[1]_inst_i_3 /O (LUT5)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
Inferred a: "set_disable_timing -from I4 -to O \led_select_OBUF[1]_inst_i_3 "
Found timing loop:
     0: \led_select_OBUF[1]_inst_i_2 /O (LUT5)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: \led_select_OBUF[1]_inst_i_2 /I4 (LUT5)
     2: \led_select_OBUF[1]_inst_i_3 /O (LUT5)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     3: \led_select_OBUF[1]_inst_i_3 /I3 (LUT5)
     4: \led_select_OBUF[1]_inst_i_3 /O (LUT5)
Inferred a: "set_disable_timing -from I4 -to O \led_select_OBUF[1]_inst_i_2 "
Found timing loop:
     0: \led_select_OBUF[0]_inst_i_1 /O (LUT4)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: \led_select_OBUF[0]_inst_i_1 /I1 (LUT4)
     2: \led_select_OBUF[0]_inst_i_1 /O (LUT4)
Inferred a: "set_disable_timing -from I1 -to O \led_select_OBUF[0]_inst_i_1 "
Found timing loop:
     0: \led_select_OBUF[1]_inst_i_3 /O (LUT5)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: \led_select_OBUF[1]_inst_i_3 /I3 (LUT5)
     2: \led_select_OBUF[1]_inst_i_3 /O (LUT5)
Inferred a: "set_disable_timing -from I3 -to O \led_select_OBUF[1]_inst_i_3 "
Found timing loop:
     0: \led_select_OBUF[1]_inst_i_1 /O (LUT5)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: \led_select_OBUF[1]_inst_i_1 /I2 (LUT5)
     2: \led_select_OBUF[1]_inst_i_1 /O (LUT5)
Inferred a: "set_disable_timing -from I2 -to O \led_select_OBUF[1]_inst_i_1 "
Found timing loop:
     0: \led_select_OBUF[2]_inst_i_4 /O (LUT6)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: \led_select_OBUF[2]_inst_i_4 /I3 (LUT6)
     2: \led_select_OBUF[2]_inst_i_4 /O (LUT6)
Inferred a: "set_disable_timing -from I3 -to O \led_select_OBUF[2]_inst_i_4 "
Found timing loop:
     0: \led_select_OBUF[2]_inst_i_4 /O (LUT6)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: \led_select_OBUF[2]_inst_i_4 /I1 (LUT6)
     2: \led_select_OBUF[2]_inst_i_2 /O (LUT6)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     3: \led_select_OBUF[2]_inst_i_2 /I5 (LUT6)
     4: \led_select_OBUF[2]_inst_i_4 /O (LUT6)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
Inferred a: "set_disable_timing -from I1 -to O \led_select_OBUF[2]_inst_i_4 "
Found timing loop:
     0: \led_select_OBUF[2]_inst_i_2 /O (LUT6)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: \led_select_OBUF[2]_inst_i_2 /I5 (LUT6)
     2: \led_select_OBUF[2]_inst_i_4 /O (LUT6)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     3: \led_select_OBUF[2]_inst_i_4 /O (LUT6)
Inferred a: "set_disable_timing -from I5 -to O \led_select_OBUF[2]_inst_i_2 "
Found timing loop:
     0: \led_out_OBUF[16]_inst_i_3 /O (LUT4)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: \led_out_OBUF[16]_inst_i_3 /I3 (LUT4)
     2: \led_out_OBUF[16]_inst_i_3 /O (LUT4)
Inferred a: "set_disable_timing -from I3 -to O \led_out_OBUF[16]_inst_i_3 "
Found timing loop:
     0: \led_out_OBUF[16]_inst_i_8 /O (LUT3)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: \led_out_OBUF[16]_inst_i_8 /I0 (LUT3)
     2: \led_out_OBUF[16]_inst_i_8 /O (LUT3)
Inferred a: "set_disable_timing -from I0 -to O \led_out_OBUF[16]_inst_i_8 "
Found timing loop:
     0: \led_out_OBUF[16]_inst_i_103 /O (LUT6)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: \led_out_OBUF[16]_inst_i_103 /I5 (LUT6)
     2: \led_out_OBUF[16]_inst_i_103 /O (LUT6)
Inferred a: "set_disable_timing -from I5 -to O \led_out_OBUF[16]_inst_i_103 "
Found timing loop:
     0: \led_out_OBUF[16]_inst_i_142 /O (LUT5)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: \led_out_OBUF[16]_inst_i_142 /I3 (LUT5)
     2: \led_out_OBUF[16]_inst_i_142 /O (LUT5)
Inferred a: "set_disable_timing -from I3 -to O \led_out_OBUF[16]_inst_i_142 "
Found timing loop:
     0: \led_out_OBUF[16]_inst_i_142 /O (LUT5)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: \led_out_OBUF[16]_inst_i_142 /I2 (LUT5)
     2: \led_out_OBUF[16]_inst_i_141 /O (LUT5)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
     3: \led_out_OBUF[16]_inst_i_141 /I3 (LUT5)
     4: \led_out_OBUF[16]_inst_i_142 /O (LUT5)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
Inferred a: "set_disable_timing -from I2 -to O \led_out_OBUF[16]_inst_i_142 "
Found timing loop:
     0: \led_out_OBUF[16]_inst_i_141 /O (LUT5)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/master.v:3]
     1: \led_out_OBUF[16]_inst_i_141 /I3 (LUT5)
     2: \led_out_OBUF[16]_inst_i_142 /O (LUT5)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     3: \led_out_OBUF[16]_inst_i_142 /O (LUT5)
Inferred a: "set_disable_timing -from I3 -to O \led_out_OBUF[16]_inst_i_141 "
Found timing loop:
     0: \led_out_OBUF[16]_inst_i_102 /O (LUT3)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: \led_out_OBUF[16]_inst_i_102 /I1 (LUT3)
     2: \led_out_OBUF[16]_inst_i_102 /O (LUT3)
Inferred a: "set_disable_timing -from I1 -to O \led_out_OBUF[16]_inst_i_102 "
Found timing loop:
     0: \led_out_OBUF[16]_inst_i_143 /O (LUT5)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: \led_out_OBUF[16]_inst_i_143 /I0 (LUT5)
     2: \led_out_OBUF[16]_inst_i_143 /O (LUT5)
Inferred a: "set_disable_timing -from I0 -to O \led_out_OBUF[16]_inst_i_143 "
Found timing loop:
     0: \led_out_OBUF[16]_inst_i_104 /O (LUT6)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: \led_out_OBUF[16]_inst_i_104 /I0 (LUT6)
     2: \led_out_OBUF[16]_inst_i_104 /O (LUT6)
Inferred a: "set_disable_timing -from I0 -to O \led_out_OBUF[16]_inst_i_104 "
Found timing loop:
     0: \led_out_OBUF[16]_inst_i_100 /O (LUT5)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: \led_out_OBUF[16]_inst_i_100 /I0 (LUT5)
     2: \led_out_OBUF[16]_inst_i_100 /O (LUT5)
Inferred a: "set_disable_timing -from I0 -to O \led_out_OBUF[16]_inst_i_100 "
Found timing loop:
     0: \led_out_OBUF[16]_inst_i_107 /O (LUT3)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: \led_out_OBUF[16]_inst_i_107 /I1 (LUT3)
     2: \led_out_OBUF[16]_inst_i_107 /O (LUT3)
Inferred a: "set_disable_timing -from I1 -to O \led_out_OBUF[16]_inst_i_107 "
Found timing loop:
     0: \led_out_OBUF[16]_inst_i_147 /O (LUT5)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: \led_out_OBUF[16]_inst_i_147 /I0 (LUT5)
     2: \led_out_OBUF[16]_inst_i_147 /O (LUT5)
Inferred a: "set_disable_timing -from I0 -to O \led_out_OBUF[16]_inst_i_147 "
Found timing loop:
     0: \led_out_OBUF[16]_inst_i_108 /O (LUT6)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: \led_out_OBUF[16]_inst_i_108 /I0 (LUT6)
     2: \led_out_OBUF[16]_inst_i_108 /O (LUT6)
Inferred a: "set_disable_timing -from I0 -to O \led_out_OBUF[16]_inst_i_108 "
Found timing loop:
     0: \led_out_OBUF[16]_inst_i_149 /O (LUT5)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: \led_out_OBUF[16]_inst_i_149 /I0 (LUT5)
     2: \led_out_OBUF[16]_inst_i_149 /O (LUT5)
Inferred a: "set_disable_timing -from I0 -to O \led_out_OBUF[16]_inst_i_149 "
Found timing loop:
     0: \led_out_OBUF[16]_inst_i_109 /O (LUT6)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: \led_out_OBUF[16]_inst_i_109 /I0 (LUT6)
     2: \led_out_OBUF[16]_inst_i_109 /O (LUT6)
Inferred a: "set_disable_timing -from I0 -to O \led_out_OBUF[16]_inst_i_109 "
Found timing loop:
     0: \led_out_OBUF[16]_inst_i_105 /O (LUT5)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: \led_out_OBUF[16]_inst_i_105 /I0 (LUT5)
     2: \led_out_OBUF[16]_inst_i_105 /O (LUT5)
Inferred a: "set_disable_timing -from I0 -to O \led_out_OBUF[16]_inst_i_105 "
Found timing loop:
     0: \led_out_OBUF[16]_inst_i_94 /O (LUT3)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: \led_out_OBUF[16]_inst_i_94 /I1 (LUT3)
     2: \led_out_OBUF[16]_inst_i_94 /O (LUT3)
Inferred a: "set_disable_timing -from I1 -to O \led_out_OBUF[16]_inst_i_94 "
Found timing loop:
     0: \led_out_OBUF[16]_inst_i_129 /O (LUT5)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: \led_out_OBUF[16]_inst_i_129 /I0 (LUT5)
     2: \led_out_OBUF[16]_inst_i_129 /O (LUT5)
Inferred a: "set_disable_timing -from I0 -to O \led_out_OBUF[16]_inst_i_129 "
Found timing loop:
     0: \led_out_OBUF[16]_inst_i_93 /O (LUT6)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: \led_out_OBUF[16]_inst_i_93 /I0 (LUT6)
     2: \led_out_OBUF[16]_inst_i_93 /O (LUT6)
Inferred a: "set_disable_timing -from I0 -to O \led_out_OBUF[16]_inst_i_93 "
Found timing loop:
     0: \led_out_OBUF[16]_inst_i_127 /O (LUT5)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: \led_out_OBUF[16]_inst_i_127 /I0 (LUT5)
     2: \led_out_OBUF[16]_inst_i_127 /O (LUT5)
Inferred a: "set_disable_timing -from I0 -to O \led_out_OBUF[16]_inst_i_127 "
Found timing loop:
     0: \led_out_OBUF[16]_inst_i_92 /O (LUT6)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: \led_out_OBUF[16]_inst_i_92 /I0 (LUT6)
     2: \led_out_OBUF[16]_inst_i_92 /O (LUT6)
Inferred a: "set_disable_timing -from I0 -to O \led_out_OBUF[16]_inst_i_92 "
Found timing loop:
     0: \led_out_OBUF[16]_inst_i_132 /O (LUT5)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: \led_out_OBUF[16]_inst_i_132 /I0 (LUT5)
     2: \led_out_OBUF[16]_inst_i_132 /O (LUT5)
Inferred a: "set_disable_timing -from I0 -to O \led_out_OBUF[16]_inst_i_132 "
Found timing loop:
     0: \led_out_OBUF[16]_inst_i_116 /O (LUT3)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: \led_out_OBUF[16]_inst_i_116 /I1 (LUT3)
     2: \led_out_OBUF[16]_inst_i_116 /O (LUT3)
Inferred a: "set_disable_timing -from I1 -to O \led_out_OBUF[16]_inst_i_116 "
Found timing loop:
     0: \led_out_OBUF[16]_inst_i_160 /O (LUT5)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: \led_out_OBUF[16]_inst_i_160 /I0 (LUT5)
     2: \led_out_OBUF[16]_inst_i_160 /O (LUT5)
Inferred a: "set_disable_timing -from I0 -to O \led_out_OBUF[16]_inst_i_160 "
Found timing loop:
     0: \led_out_OBUF[16]_inst_i_117 /O (LUT6)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: \led_out_OBUF[16]_inst_i_117 /I0 (LUT6)
     2: \led_out_OBUF[16]_inst_i_117 /O (LUT6)
Inferred a: "set_disable_timing -from I0 -to O \led_out_OBUF[16]_inst_i_117 "
Found timing loop:
     0: \led_out_OBUF[16]_inst_i_162 /O (LUT5)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: \led_out_OBUF[16]_inst_i_162 /I0 (LUT5)
     2: \led_out_OBUF[16]_inst_i_162 /O (LUT5)
Inferred a: "set_disable_timing -from I0 -to O \led_out_OBUF[16]_inst_i_162 "
Found timing loop:
     0: \led_out_OBUF[16]_inst_i_118 /O (LUT6)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: \led_out_OBUF[16]_inst_i_118 /I0 (LUT6)
     2: \led_out_OBUF[16]_inst_i_118 /O (LUT6)
Inferred a: "set_disable_timing -from I0 -to O \led_out_OBUF[16]_inst_i_118 "
Found timing loop:
     0: \led_out_OBUF[16]_inst_i_114 /O (LUT5)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: \led_out_OBUF[16]_inst_i_114 /I0 (LUT5)
     2: \led_out_OBUF[16]_inst_i_114 /O (LUT5)
Inferred a: "set_disable_timing -from I0 -to O \led_out_OBUF[16]_inst_i_114 "
Found timing loop:
     0: \led_out_OBUF[16]_inst_i_111 /O (LUT3)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: \led_out_OBUF[16]_inst_i_111 /I1 (LUT3)
     2: \led_out_OBUF[16]_inst_i_111 /O (LUT3)
Inferred a: "set_disable_timing -from I1 -to O \led_out_OBUF[16]_inst_i_111 "
Found timing loop:
     0: \led_out_OBUF[16]_inst_i_154 /O (LUT5)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: \led_out_OBUF[16]_inst_i_154 /I0 (LUT5)
     2: \led_out_OBUF[16]_inst_i_154 /O (LUT5)
Inferred a: "set_disable_timing -from I0 -to O \led_out_OBUF[16]_inst_i_154 "
Found timing loop:
     0: \led_out_OBUF[16]_inst_i_112 /O (LUT6)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: \led_out_OBUF[16]_inst_i_112 /I0 (LUT6)
     2: \led_out_OBUF[16]_inst_i_112 /O (LUT6)
Inferred a: "set_disable_timing -from I0 -to O \led_out_OBUF[16]_inst_i_112 "
Found timing loop:
     0: \led_out_OBUF[16]_inst_i_156 /O (LUT5)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: \led_out_OBUF[16]_inst_i_156 /I0 (LUT5)
     2: \led_out_OBUF[16]_inst_i_156 /O (LUT5)
Inferred a: "set_disable_timing -from I0 -to O \led_out_OBUF[16]_inst_i_156 "
Found timing loop:
     0: \led_out_OBUF[16]_inst_i_113 /O (LUT6)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: \led_out_OBUF[16]_inst_i_113 /I0 (LUT6)
     2: \led_out_OBUF[16]_inst_i_113 /O (LUT6)
Inferred a: "set_disable_timing -from I0 -to O \led_out_OBUF[16]_inst_i_113 "
Found timing loop:
     0: \led_out_OBUF[16]_inst_i_151 /O (LUT5)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: \led_out_OBUF[16]_inst_i_151 /I0 (LUT5)
     2: \led_out_OBUF[16]_inst_i_151 /O (LUT5)
Inferred a: "set_disable_timing -from I0 -to O \led_out_OBUF[16]_inst_i_151 "
Found timing loop:
     0: \led_out_OBUF[16]_inst_i_136 /O (LUT3)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: \led_out_OBUF[16]_inst_i_136 /I1 (LUT3)
     2: \led_out_OBUF[16]_inst_i_136 /O (LUT3)
Inferred a: "set_disable_timing -from I1 -to O \led_out_OBUF[16]_inst_i_136 "
Found timing loop:
     0: \led_out_OBUF[16]_inst_i_178 /O (LUT5)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: \led_out_OBUF[16]_inst_i_178 /I0 (LUT5)
     2: \led_out_OBUF[16]_inst_i_178 /O (LUT5)
Inferred a: "set_disable_timing -from I0 -to O \led_out_OBUF[16]_inst_i_178 "
Found timing loop:
     0: \led_out_OBUF[16]_inst_i_137 /O (LUT6)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: \led_out_OBUF[16]_inst_i_137 /I0 (LUT6)
     2: \led_out_OBUF[16]_inst_i_137 /O (LUT6)
Inferred a: "set_disable_timing -from I0 -to O \led_out_OBUF[16]_inst_i_137 "
Found timing loop:
     0: \led_out_OBUF[16]_inst_i_180 /O (LUT5)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: \led_out_OBUF[16]_inst_i_180 /I0 (LUT5)
     2: \led_out_OBUF[16]_inst_i_180 /O (LUT5)
Inferred a: "set_disable_timing -from I0 -to O \led_out_OBUF[16]_inst_i_180 "
Found timing loop:
     0: \led_out_OBUF[16]_inst_i_138 /O (LUT6)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: \led_out_OBUF[16]_inst_i_138 /I0 (LUT6)
     2: \led_out_OBUF[16]_inst_i_138 /O (LUT6)
Inferred a: "set_disable_timing -from I0 -to O \led_out_OBUF[16]_inst_i_138 "
Found timing loop:
     0: \led_out_OBUF[16]_inst_i_134 /O (LUT5)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: \led_out_OBUF[16]_inst_i_134 /I0 (LUT5)
     2: \led_out_OBUF[16]_inst_i_134 /O (LUT5)
Inferred a: "set_disable_timing -from I0 -to O \led_out_OBUF[16]_inst_i_134 "
Found timing loop:
     0: \led_out_OBUF[16]_inst_i_125 /O (LUT3)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: \led_out_OBUF[16]_inst_i_125 /I1 (LUT3)
     2: \led_out_OBUF[16]_inst_i_125 /O (LUT3)
Inferred a: "set_disable_timing -from I1 -to O \led_out_OBUF[16]_inst_i_125 "
Found timing loop:
     0: \led_out_OBUF[16]_inst_i_170 /O (LUT5)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: \led_out_OBUF[16]_inst_i_170 /I0 (LUT5)
     2: \led_out_OBUF[16]_inst_i_170 /O (LUT5)
Inferred a: "set_disable_timing -from I0 -to O \led_out_OBUF[16]_inst_i_170 "
Found timing loop:
     0: \led_out_OBUF[16]_inst_i_124 /O (LUT6)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: \led_out_OBUF[16]_inst_i_124 /I0 (LUT6)
     2: \led_out_OBUF[16]_inst_i_124 /O (LUT6)
Inferred a: "set_disable_timing -from I0 -to O \led_out_OBUF[16]_inst_i_124 "
Found timing loop:
     0: \led_out_OBUF[16]_inst_i_168 /O (LUT5)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: \led_out_OBUF[16]_inst_i_168 /I0 (LUT5)
     2: \led_out_OBUF[16]_inst_i_168 /O (LUT5)
Inferred a: "set_disable_timing -from I0 -to O \led_out_OBUF[16]_inst_i_168 "
Found timing loop:
     0: \led_out_OBUF[16]_inst_i_123 /O (LUT6)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: \led_out_OBUF[16]_inst_i_123 /I0 (LUT6)
     2: \led_out_OBUF[16]_inst_i_123 /O (LUT6)
Inferred a: "set_disable_timing -from I0 -to O \led_out_OBUF[16]_inst_i_123 "
Found timing loop:
     0: \led_out_OBUF[16]_inst_i_173 /O (LUT5)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: \led_out_OBUF[16]_inst_i_173 /I0 (LUT5)
     2: \led_out_OBUF[16]_inst_i_173 /O (LUT5)
Inferred a: "set_disable_timing -from I0 -to O \led_out_OBUF[16]_inst_i_173 "
Found timing loop:
     0: \led_out_OBUF[11]_inst_i_2 /O (LUT4)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: \led_out_OBUF[11]_inst_i_2 /I2 (LUT4)
     2: \led_out_OBUF[11]_inst_i_2 /O (LUT4)
Inferred a: "set_disable_timing -from I2 -to O \led_out_OBUF[11]_inst_i_2 "
Found timing loop:
     0: \led_out_OBUF[16]_inst_i_31 /O (LUT4)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: \led_out_OBUF[16]_inst_i_31 /I2 (LUT4)
     2: \led_out_OBUF[16]_inst_i_31 /O (LUT4)
Inferred a: "set_disable_timing -from I2 -to O \led_out_OBUF[16]_inst_i_31 "
Found timing loop:
     0: \led_out_OBUF[16]_inst_i_6 /O (LUT4)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: \led_out_OBUF[16]_inst_i_6 /I3 (LUT4)
     2: \led_out_OBUF[16]_inst_i_6 /O (LUT4)
Inferred a: "set_disable_timing -from I3 -to O \led_out_OBUF[16]_inst_i_6 "
Found timing loop:
     0: \led_out_OBUF[0]_inst_i_3 /O (LUT4)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: \led_out_OBUF[0]_inst_i_3 /I2 (LUT4)
     2: \led_out_OBUF[0]_inst_i_3 /O (LUT4)
Inferred a: "set_disable_timing -from I2 -to O \led_out_OBUF[0]_inst_i_3 "
Found timing loop:
     0: \led_out_OBUF[16]_inst_i_135 /O (LUT6)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: \led_out_OBUF[16]_inst_i_135 /I2 (LUT6)
     2: \led_out_OBUF[16]_inst_i_135 /O (LUT6)
Inferred a: "set_disable_timing -from I2 -to O \led_out_OBUF[16]_inst_i_135 "
Found timing loop:
     0: \led_out_OBUF[16]_inst_i_115 /O (LUT6)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: \led_out_OBUF[16]_inst_i_115 /I2 (LUT6)
     2: \led_out_OBUF[16]_inst_i_115 /O (LUT6)
Inferred a: "set_disable_timing -from I2 -to O \led_out_OBUF[16]_inst_i_115 "
Found timing loop:
     0: \led_out_OBUF[16]_inst_i_101 /O (LUT6)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: \led_out_OBUF[16]_inst_i_101 /I2 (LUT6)
     2: \led_out_OBUF[16]_inst_i_101 /O (LUT6)
Inferred a: "set_disable_timing -from I2 -to O \led_out_OBUF[16]_inst_i_101 "
Found timing loop:
     0: \led_out_OBUF[16]_inst_i_106 /O (LUT6)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: \led_out_OBUF[16]_inst_i_106 /I2 (LUT6)
     2: \led_out_OBUF[16]_inst_i_106 /O (LUT6)
Inferred a: "set_disable_timing -from I2 -to O \led_out_OBUF[16]_inst_i_106 "
Found timing loop:
     0: \led_out_OBUF[16]_inst_i_95 /O (LUT6)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: \led_out_OBUF[16]_inst_i_95 /I5 (LUT6)
     2: \led_out_OBUF[16]_inst_i_95 /O (LUT6)
Inferred a: "set_disable_timing -from I5 -to O \led_out_OBUF[16]_inst_i_95 "
Found timing loop:
     0: \led_out_OBUF[16]_inst_i_110 /O (LUT6)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: \led_out_OBUF[16]_inst_i_110 /I0 (LUT6)
     2: \led_out_OBUF[16]_inst_i_110 /O (LUT6)
Inferred a: "set_disable_timing -from I0 -to O \led_out_OBUF[16]_inst_i_110 "
Found timing loop:
     0: \led_out_OBUF[16]_inst_i_126 /O (LUT6)
      [/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/code/bcd_counter.v:8]
     1: \led_out_OBUF[16]_inst_i_126 /I5 (LUT6)
     2: \led_out_OBUF[16]_inst_i_126 /O (LUT6)
Inferred a: "set_disable_timing -from I5 -to O \led_out_OBUF[16]_inst_i_126 "
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through \led_out_OBUF[16]_inst_i_6 /O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through \led_out_OBUF[16]_inst_i_140 /O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through \led_out_OBUF[16]_inst_i_146 /O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through \led_out_OBUF[16]_inst_i_131 /O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through \led_out_OBUF[16]_inst_i_159 /O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through \led_out_OBUF[16]_inst_i_153 /O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through \led_out_OBUF[16]_inst_i_177 /O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through \led_out_OBUF[16]_inst_i_172 /O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through \led_out_OBUF[16]_inst_i_141 /O'
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 2290.203 ; gain = 878.180 ; free physical = 127 ; free virtual = 5208
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 2290.203 ; gain = 878.180 ; free physical = 127 ; free virtual = 5208
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 2290.203 ; gain = 878.180 ; free physical = 127 ; free virtual = 5208
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 2290.203 ; gain = 878.180 ; free physical = 127 ; free virtual = 5208
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     6|
|3     |LUT1   |     2|
|4     |LUT2   |    28|
|5     |LUT3   |    17|
|6     |LUT4   |    52|
|7     |LUT5   |    96|
|8     |LUT6   |   120|
|9     |FDRE   |    25|
|10    |IBUF   |     9|
|11    |OBUF   |    32|
|12    |OBUFT  |     1|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 2290.203 ; gain = 878.180 ; free physical = 127 ; free virtual = 5208
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 428 critical warnings and 57 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 2290.203 ; gain = 721.430 ; free physical = 127 ; free virtual = 5208
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 2290.211 ; gain = 878.180 ; free physical = 126 ; free virtual = 5207
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2290.211 ; gain = 0.000 ; free physical = 157 ; free virtual = 5216
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2346.230 ; gain = 0.000 ; free physical = 328 ; free virtual = 5387
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 719c1ec8
INFO: [Common 17-83] Releasing license: Synthesis
51 Infos, 61 Warnings, 100 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:30 . Memory (MB): peak = 2346.230 ; gain = 962.926 ; free physical = 328 ; free virtual = 5387
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1560.389; main = 1560.389; forked = 262.350
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3049.613; main = 2346.234; forked = 946.250
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2370.242 ; gain = 0.000 ; free physical = 328 ; free virtual = 5387
INFO: [Common 17-1381] The checkpoint '/mnt/T7_wooang/Homeworks/CSED273_D.S.D/DSD_FinalProject/final/final.runs/synth_1/master.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file master_utilization_synth.rpt -pb master_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Jun 10 17:17:02 2025...
