Flow report for Lab6
Fri Oct 21 13:29:01 2022
Quartus Prime Version 19.1.0 Build 670 09/22/2019 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log
  8. Flow Messages
  9. Flow Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+--------------------------------------------------------------------------------------+
; Flow Summary                                                                         ;
+------------------------------------+-------------------------------------------------+
; Flow Status                        ; Successful - Fri Oct 21 13:29:01 2022           ;
; Quartus Prime Version              ; 19.1.0 Build 670 09/22/2019 SJ Standard Edition ;
; Revision Name                      ; Lab6                                            ;
; Top-level Entity Name              ; lab62                                           ;
; Family                             ; MAX 10                                          ;
; Device                             ; 10M50DAF484C7G                                  ;
; Timing Models                      ; Final                                           ;
; Total logic elements               ; 4,080 / 49,760 ( 8 % )                          ;
;     Total combinational functions  ; 3,473 / 49,760 ( 7 % )                          ;
;     Dedicated logic registers      ; 2,457 / 49,760 ( 5 % )                          ;
; Total registers                    ; 2526                                            ;
; Total pins                         ; 141 / 360 ( 39 % )                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 11,392 / 1,677,312 ( < 1 % )                    ;
; Embedded Multiplier 9-bit elements ; 4 / 288 ( 1 % )                                 ;
; Total PLLs                         ; 1 / 4 ( 25 % )                                  ;
; UFM blocks                         ; 0 / 1 ( 0 % )                                   ;
; ADC blocks                         ; 0 / 2 ( 0 % )                                   ;
+------------------------------------+-------------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 10/21/2022 13:27:41 ;
; Main task         ; Compilation         ;
; Revision Name     ; Lab6                ;
+-------------------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                                                       ;
+-------------------------------------+-------------------------------------------------------------+---------------+-------------------+----------------+
; Assignment Name                     ; Value                                                       ; Default Value ; Entity Name       ; Section Id     ;
+-------------------------------------+-------------------------------------------------------------+---------------+-------------------+----------------+
; COMPILER_SIGNATURE_ID               ; 225373656116316.166637686110647                             ; --            ; --                ; --             ;
; EDA_OUTPUT_DATA_FORMAT              ; Verilog Hdl                                                 ; --            ; --                ; eda_simulation ;
; EDA_SIMULATION_TOOL                 ; ModelSim-Altera (Verilog)                                   ; <None>        ; --                ; --             ;
; EDA_TIME_SCALE                      ; 1 ps                                                        ; --            ; --                ; eda_simulation ;
; MAX_CORE_JUNCTION_TEMP              ; 85                                                          ; --            ; --                ; --             ;
; MIN_CORE_JUNCTION_TEMP              ; 0                                                           ; --            ; --                ; --             ;
; MISC_FILE                           ; lab62_soc/synthesis/../lab62_soc.cmp                        ; --            ; --                ; --             ;
; MISC_FILE                           ; lab62_soc/synthesis/../../lab62_soc.qsys                    ; --            ; --                ; --             ;
; MISC_FILE                           ; lab61_soc/synthesis/../lab61_soc.cmp                        ; --            ; --                ; --             ;
; MISC_FILE                           ; lab61_soc/synthesis/../../lab61_soc.qsys                    ; --            ; --                ; --             ;
; OUTPUT_IO_TIMING_FAR_END_VMEAS      ; Half Signal Swing                                           ; --            ; --                ; --             ;
; OUTPUT_IO_TIMING_FAR_END_VMEAS      ; Half Signal Swing                                           ; --            ; --                ; --             ;
; OUTPUT_IO_TIMING_NEAR_END_VMEAS     ; Half Vccio                                                  ; --            ; --                ; --             ;
; OUTPUT_IO_TIMING_NEAR_END_VMEAS     ; Half Vccio                                                  ; --            ; --                ; --             ;
; PARTITION_COLOR                     ; -- (Not supported for targeted family)                      ; --            ; DE10_LITE_Default ; Top            ;
; PARTITION_COLOR                     ; -- (Not supported for targeted family)                      ; --            ; lab62             ; Top            ;
; PARTITION_FITTER_PRESERVATION_LEVEL ; -- (Not supported for targeted family)                      ; --            ; DE10_LITE_Default ; Top            ;
; PARTITION_FITTER_PRESERVATION_LEVEL ; -- (Not supported for targeted family)                      ; --            ; lab62             ; Top            ;
; PARTITION_NETLIST_TYPE              ; -- (Not supported for targeted family)                      ; --            ; DE10_LITE_Default ; Top            ;
; PARTITION_NETLIST_TYPE              ; -- (Not supported for targeted family)                      ; --            ; lab62             ; Top            ;
; POWER_BOARD_THERMAL_MODEL           ; None (CONSERVATIVE)                                         ; --            ; --                ; --             ;
; POWER_PRESET_COOLING_SOLUTION       ; 23 MM HEAT SINK WITH 200 LFPM AIRFLOW                       ; --            ; --                ; --             ;
; PROJECT_OUTPUT_DIRECTORY            ; output_files                                                ; --            ; --                ; --             ;
; SLD_FILE                            ; lab62_soc/synthesis/lab62_soc.regmap                        ; --            ; --                ; --             ;
; SLD_FILE                            ; lab62_soc/synthesis/lab62_soc.debuginfo                     ; --            ; --                ; --             ;
; SLD_FILE                            ; lab61_soc/synthesis/lab61_soc.regmap                        ; --            ; --                ; --             ;
; SLD_FILE                            ; lab61_soc/synthesis/lab61_soc.debuginfo                     ; --            ; --                ; --             ;
; SLD_INFO                            ; QSYS_NAME lab61_soc HAS_SOPCINFO 1 GENERATION_ID 1665611112 ; --            ; lab61_soc         ; --             ;
; SLD_INFO                            ; QSYS_NAME lab62_soc HAS_SOPCINFO 1 GENERATION_ID 1666134599 ; --            ; lab62_soc         ; --             ;
; SOPCINFO_FILE                       ; lab62_soc/synthesis/../../lab62_soc.sopcinfo                ; --            ; --                ; --             ;
; SOPCINFO_FILE                       ; lab61_soc/synthesis/../../lab61_soc.sopcinfo                ; --            ; --                ; --             ;
; SYNTHESIS_ONLY_QIP                  ; On                                                          ; --            ; --                ; --             ;
; SYNTHESIS_ONLY_QIP                  ; On                                                          ; --            ; --                ; --             ;
; TOP_LEVEL_ENTITY                    ; lab62                                                       ; Lab6          ; --                ; --             ;
+-------------------------------------+-------------------------------------------------------------+---------------+-------------------+----------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                        ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name          ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis ; 00:00:28     ; 1.0                     ; 1158 MB             ; 00:00:49                           ;
; Fitter               ; 00:00:30     ; 1.3                     ; 1731 MB             ; 00:00:51                           ;
; Assembler            ; 00:00:05     ; 1.0                     ; 835 MB              ; 00:00:03                           ;
; Timing Analyzer      ; 00:00:06     ; 1.8                     ; 941 MB              ; 00:00:10                           ;
; EDA Netlist Writer   ; 00:00:03     ; 1.0                     ; 1106 MB             ; 00:00:02                           ;
; Total                ; 00:01:12     ; --                      ; --                  ; 00:01:55                           ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+


+------------------------------------------------------------------------------------------------+
; Flow OS Summary                                                                                ;
+----------------------+--------------------------+----------------+------------+----------------+
; Module Name          ; Machine Hostname         ; OS Name        ; OS Version ; Processor type ;
+----------------------+--------------------------+----------------+------------+----------------+
; Analysis & Synthesis ; ajinusnlch-ThinkPad-X390 ; Ubuntu 22.04.1 ; 22         ; x86_64         ;
; Fitter               ; ajinusnlch-ThinkPad-X390 ; Ubuntu 22.04.1 ; 22         ; x86_64         ;
; Assembler            ; ajinusnlch-ThinkPad-X390 ; Ubuntu 22.04.1 ; 22         ; x86_64         ;
; Timing Analyzer      ; ajinusnlch-ThinkPad-X390 ; Ubuntu 22.04.1 ; 22         ; x86_64         ;
; EDA Netlist Writer   ; ajinusnlch-ThinkPad-X390 ; Ubuntu 22.04.1 ; 22         ; x86_64         ;
+----------------------+--------------------------+----------------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off Lab6 -c Lab6
quartus_fit --read_settings_files=off --write_settings_files=off Lab6 -c Lab6
quartus_asm --read_settings_files=off --write_settings_files=off Lab6 -c Lab6
quartus_sta Lab6 -c Lab6
quartus_eda --read_settings_files=off --write_settings_files=off Lab6 -c Lab6



