Release 14.7 - par P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Sat Dec 18 19:43:01 2021

All signals are completely routed.

WARNING:ParHelpers:361 - There are 6 loadless signals in this design. This design will cause Bitgen to issue DRC
   warnings.

   adc_01/adc_data_reg<14>
   adc_02/adc_data_reg<14>
   e_col_IBUF
   e_crc_IBUF
   e_mdio_IBUF
   e_rx_er_IBUF


