-makelib xcelium_lib/xil_defaultlib \
  "../../../../pcb_ok_xem7310.gen/sources_1/ip/fifo_generator_0/sim/fifo_generator_0.v" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  glbl.v
-endlib

