/* SPDX-License-Identifier: (GPL-2.0 OR MIT) */

/* This file is autogenerated by cml-utils 2022-09-19 14:02:09 +0200.
 * Commit ID: 65e179858b18a28ad7e94249437a5b7bad08265e
 */

#ifndef _LAN966X_REGS_H_
#define _LAN966X_REGS_H_

#include <linux/bitfield.h>
#include <linux/types.h>
#include <linux/bug.h>

enum lan966x_target {
	TARGET_AFI = 2,
	TARGET_ANA = 3,
	TARGET_CHIP_TOP = 5,
	TARGET_CPU = 6,
	TARGET_DEV = 13,
	TARGET_FDMA = 21,
	TARGET_GCB = 27,
	TARGET_HSIO = 32,
	TARGET_MEP = 35,
	TARGET_ORG = 36,
	TARGET_PTP = 41,
	TARGET_QS = 42,
	TARGET_QSYS = 46,
	TARGET_REW = 47,
	TARGET_SYS = 52,
	TARGET_VCAP = 61,
	NUM_TARGETS = 66
};

#define __REG(...)    __VA_ARGS__

/*      AFI:MISC:MISC_CTRL */
#define AFI_MISC_CTRL             __REG(TARGET_AFI, 0, 1, 98896, 0, 1, 32, 0, 0, 1, 4)

#define AFI_MISC_CTRL_AFI_ENA                    BIT(0)
#define AFI_MISC_CTRL_AFI_ENA_SET(x)\
	FIELD_PREP(AFI_MISC_CTRL_AFI_ENA, x)
#define AFI_MISC_CTRL_AFI_ENA_GET(x)\
	FIELD_GET(AFI_MISC_CTRL_AFI_ENA, x)

/*      AFI:MISC:NEW_FRM_CTRL */
#define AFI_NEW_FRM_CTRL          __REG(TARGET_AFI, 0, 1, 98896, 0, 1, 32, 4, 0, 1, 4)

#define AFI_NEW_FRM_CTRL_VLD                     BIT(0)
#define AFI_NEW_FRM_CTRL_VLD_SET(x)\
	FIELD_PREP(AFI_NEW_FRM_CTRL_VLD, x)
#define AFI_NEW_FRM_CTRL_VLD_GET(x)\
	FIELD_GET(AFI_NEW_FRM_CTRL_VLD, x)

/*      AFI:MISC:NEW_FRM_INFO */
#define AFI_NEW_FRM_INFO          __REG(TARGET_AFI, 0, 1, 98896, 0, 1, 32, 8, 0, 1, 4)

#define AFI_NEW_FRM_INFO_FRM_INFO                GENMASK(19, 0)
#define AFI_NEW_FRM_INFO_FRM_INFO_SET(x)\
	FIELD_PREP(AFI_NEW_FRM_INFO_FRM_INFO, x)
#define AFI_NEW_FRM_INFO_FRM_INFO_GET(x)\
	FIELD_GET(AFI_NEW_FRM_INFO_FRM_INFO, x)

/*      AFI:FRM_TBL:FRM_NEXT_AND_TYPE */
#define AFI_FRM_NXT_AND_TYPE(g)   __REG(TARGET_AFI, 0, 1, 65536, g, 2048, 16, 0, 0, 1, 4)

#define AFI_FRM_NXT_AND_TYPE_ENTRY_TYPE          BIT(16)
#define AFI_FRM_NXT_AND_TYPE_ENTRY_TYPE_SET(x)\
	FIELD_PREP(AFI_FRM_NXT_AND_TYPE_ENTRY_TYPE, x)
#define AFI_FRM_NXT_AND_TYPE_ENTRY_TYPE_GET(x)\
	FIELD_GET(AFI_FRM_NXT_AND_TYPE_ENTRY_TYPE, x)

#define AFI_FRM_NXT_AND_TYPE_NEXT_PTR            GENMASK(10, 0)
#define AFI_FRM_NXT_AND_TYPE_NEXT_PTR_SET(x)\
	FIELD_PREP(AFI_FRM_NXT_AND_TYPE_NEXT_PTR, x)
#define AFI_FRM_NXT_AND_TYPE_NEXT_PTR_GET(x)\
	FIELD_GET(AFI_FRM_NXT_AND_TYPE_NEXT_PTR, x)

/*      AFI:FRM_TBL:FRM_ENTRY_PART0 */
#define AFI_FRM_ENTRY_PART0(g)    __REG(TARGET_AFI, 0, 1, 65536, g, 2048, 16, 4, 0, 1, 4)

#define AFI_FRM_ENTRY_PART0_PART0                GENMASK(29, 0)
#define AFI_FRM_ENTRY_PART0_PART0_SET(x)\
	FIELD_PREP(AFI_FRM_ENTRY_PART0_PART0, x)
#define AFI_FRM_ENTRY_PART0_PART0_GET(x)\
	FIELD_GET(AFI_FRM_ENTRY_PART0_PART0, x)

/*      AFI:FRM_TBL:FRM_ENTRY_PART1 */
#define AFI_FRM_ENTRY_PART1(g)    __REG(TARGET_AFI, 0, 1, 65536, g, 2048, 16, 8, 0, 1, 4)

#define AFI_FRM_ENTRY_PART1_PART1                GENMASK(5, 0)
#define AFI_FRM_ENTRY_PART1_PART1_SET(x)\
	FIELD_PREP(AFI_FRM_ENTRY_PART1_PART1, x)
#define AFI_FRM_ENTRY_PART1_PART1_GET(x)\
	FIELD_GET(AFI_FRM_ENTRY_PART1_PART1, x)

/*      AFI:TTI_TBL:TTI_PORT_QU */
#define AFI_TTI_PORT_QU(g)        __REG(TARGET_AFI, 0, 1, 0, g, 2048, 32, 0, 0, 1, 4)

#define AFI_TTI_PORT_QU_QU_NUM                   GENMASK(17, 8)
#define AFI_TTI_PORT_QU_QU_NUM_SET(x)\
	FIELD_PREP(AFI_TTI_PORT_QU_QU_NUM, x)
#define AFI_TTI_PORT_QU_QU_NUM_GET(x)\
	FIELD_GET(AFI_TTI_PORT_QU_QU_NUM, x)

#define AFI_TTI_PORT_QU_PORT_NUM                 GENMASK(3, 0)
#define AFI_TTI_PORT_QU_PORT_NUM_SET(x)\
	FIELD_PREP(AFI_TTI_PORT_QU_PORT_NUM, x)
#define AFI_TTI_PORT_QU_PORT_NUM_GET(x)\
	FIELD_GET(AFI_TTI_PORT_QU_PORT_NUM, x)

/*      AFI:TTI_TBL:TTI_TIMER */
#define AFI_TTI_TIMER(g)          __REG(TARGET_AFI, 0, 1, 0, g, 2048, 32, 4, 0, 1, 4)

#define AFI_TTI_TIMER_TIMER_LEN                  GENMASK(24, 16)
#define AFI_TTI_TIMER_TIMER_LEN_SET(x)\
	FIELD_PREP(AFI_TTI_TIMER_TIMER_LEN, x)
#define AFI_TTI_TIMER_TIMER_LEN_GET(x)\
	FIELD_GET(AFI_TTI_TIMER_TIMER_LEN, x)

#define AFI_TTI_TIMER_TIMER_ENA                  BIT(6)
#define AFI_TTI_TIMER_TIMER_ENA_SET(x)\
	FIELD_PREP(AFI_TTI_TIMER_TIMER_ENA, x)
#define AFI_TTI_TIMER_TIMER_ENA_GET(x)\
	FIELD_GET(AFI_TTI_TIMER_TIMER_ENA, x)

#define AFI_TTI_TIMER_JITTER                     GENMASK(5, 4)
#define AFI_TTI_TIMER_JITTER_SET(x)\
	FIELD_PREP(AFI_TTI_TIMER_JITTER, x)
#define AFI_TTI_TIMER_JITTER_GET(x)\
	FIELD_GET(AFI_TTI_TIMER_JITTER, x)

#define AFI_TTI_TIMER_TICK_IDX                   GENMASK(2, 0)
#define AFI_TTI_TIMER_TICK_IDX_SET(x)\
	FIELD_PREP(AFI_TTI_TIMER_TICK_IDX, x)
#define AFI_TTI_TIMER_TICK_IDX_GET(x)\
	FIELD_GET(AFI_TTI_TIMER_TICK_IDX, x)

/*      AFI:TTI_TBL:TTI_FRM */
#define AFI_TTI_FRM(g)            __REG(TARGET_AFI, 0, 1, 0, g, 2048, 32, 8, 0, 1, 4)

#define AFI_TTI_FRM_FRM_PTR                      GENMASK(10, 0)
#define AFI_TTI_FRM_FRM_PTR_SET(x)\
	FIELD_PREP(AFI_TTI_FRM_FRM_PTR, x)
#define AFI_TTI_FRM_FRM_PTR_GET(x)\
	FIELD_GET(AFI_TTI_FRM_FRM_PTR, x)

/*      AFI:TTI_TBL:TTI_TICKS */
#define AFI_TTI_TICKS(g)          __REG(TARGET_AFI, 0, 1, 0, g, 2048, 32, 12, 0, 1, 4)

#define AFI_TTI_TICKS_LAST_TICK_ERA              BIT(16)
#define AFI_TTI_TICKS_LAST_TICK_ERA_SET(x)\
	FIELD_PREP(AFI_TTI_TICKS_LAST_TICK_ERA, x)
#define AFI_TTI_TICKS_LAST_TICK_ERA_GET(x)\
	FIELD_GET(AFI_TTI_TICKS_LAST_TICK_ERA, x)

#define AFI_TTI_TICKS_TICK_CNT                   GENMASK(8, 0)
#define AFI_TTI_TICKS_TICK_CNT_SET(x)\
	FIELD_PREP(AFI_TTI_TICKS_TICK_CNT, x)
#define AFI_TTI_TICKS_TICK_CNT_GET(x)\
	FIELD_GET(AFI_TTI_TICKS_TICK_CNT, x)

/*      AFI:TTI_TICKS:TTI_TICK_BASE */
#define AFI_TTI_TICK_BASE         __REG(TARGET_AFI, 0, 1, 99120, 0, 1, 44, 0, 0, 1, 4)

#define AFI_TTI_TICK_BASE_BASE_CNT               GENMASK(29, 16)
#define AFI_TTI_TICK_BASE_BASE_CNT_SET(x)\
	FIELD_PREP(AFI_TTI_TICK_BASE_BASE_CNT, x)
#define AFI_TTI_TICK_BASE_BASE_CNT_GET(x)\
	FIELD_GET(AFI_TTI_TICK_BASE_BASE_CNT, x)

#define AFI_TTI_TICK_BASE_BASE_LEN               GENMASK(13, 0)
#define AFI_TTI_TICK_BASE_BASE_LEN_SET(x)\
	FIELD_PREP(AFI_TTI_TICK_BASE_BASE_LEN, x)
#define AFI_TTI_TICK_BASE_BASE_LEN_GET(x)\
	FIELD_GET(AFI_TTI_TICK_BASE_BASE_LEN, x)

/*      AFI:TTI_TICKS:TTI_TICK_LEN_0_3 */
#define AFI_TTI_TICK_LEN_0_3      __REG(TARGET_AFI, 0, 1, 99120, 0, 1, 44, 4, 0, 1, 4)

#define AFI_TTI_TICK_LEN_0_3_LEN3                GENMASK(31, 24)
#define AFI_TTI_TICK_LEN_0_3_LEN3_SET(x)\
	FIELD_PREP(AFI_TTI_TICK_LEN_0_3_LEN3, x)
#define AFI_TTI_TICK_LEN_0_3_LEN3_GET(x)\
	FIELD_GET(AFI_TTI_TICK_LEN_0_3_LEN3, x)

#define AFI_TTI_TICK_LEN_0_3_LEN2                GENMASK(23, 16)
#define AFI_TTI_TICK_LEN_0_3_LEN2_SET(x)\
	FIELD_PREP(AFI_TTI_TICK_LEN_0_3_LEN2, x)
#define AFI_TTI_TICK_LEN_0_3_LEN2_GET(x)\
	FIELD_GET(AFI_TTI_TICK_LEN_0_3_LEN2, x)

#define AFI_TTI_TICK_LEN_0_3_LEN1                GENMASK(15, 8)
#define AFI_TTI_TICK_LEN_0_3_LEN1_SET(x)\
	FIELD_PREP(AFI_TTI_TICK_LEN_0_3_LEN1, x)
#define AFI_TTI_TICK_LEN_0_3_LEN1_GET(x)\
	FIELD_GET(AFI_TTI_TICK_LEN_0_3_LEN1, x)

#define AFI_TTI_TICK_LEN_0_3_LEN0                GENMASK(7, 0)
#define AFI_TTI_TICK_LEN_0_3_LEN0_SET(x)\
	FIELD_PREP(AFI_TTI_TICK_LEN_0_3_LEN0, x)
#define AFI_TTI_TICK_LEN_0_3_LEN0_GET(x)\
	FIELD_GET(AFI_TTI_TICK_LEN_0_3_LEN0, x)

/*      AFI:TTI_TICKS:TTI_TICK_LEN_4_7 */
#define AFI_TTI_TICK_LEN_4_7      __REG(TARGET_AFI, 0, 1, 99120, 0, 1, 44, 8, 0, 1, 4)

#define AFI_TTI_TICK_LEN_4_7_LEN7                GENMASK(31, 24)
#define AFI_TTI_TICK_LEN_4_7_LEN7_SET(x)\
	FIELD_PREP(AFI_TTI_TICK_LEN_4_7_LEN7, x)
#define AFI_TTI_TICK_LEN_4_7_LEN7_GET(x)\
	FIELD_GET(AFI_TTI_TICK_LEN_4_7_LEN7, x)

#define AFI_TTI_TICK_LEN_4_7_LEN6                GENMASK(23, 16)
#define AFI_TTI_TICK_LEN_4_7_LEN6_SET(x)\
	FIELD_PREP(AFI_TTI_TICK_LEN_4_7_LEN6, x)
#define AFI_TTI_TICK_LEN_4_7_LEN6_GET(x)\
	FIELD_GET(AFI_TTI_TICK_LEN_4_7_LEN6, x)

#define AFI_TTI_TICK_LEN_4_7_LEN5                GENMASK(15, 8)
#define AFI_TTI_TICK_LEN_4_7_LEN5_SET(x)\
	FIELD_PREP(AFI_TTI_TICK_LEN_4_7_LEN5, x)
#define AFI_TTI_TICK_LEN_4_7_LEN5_GET(x)\
	FIELD_GET(AFI_TTI_TICK_LEN_4_7_LEN5, x)

#define AFI_TTI_TICK_LEN_4_7_LEN4                GENMASK(7, 0)
#define AFI_TTI_TICK_LEN_4_7_LEN4_SET(x)\
	FIELD_PREP(AFI_TTI_TICK_LEN_4_7_LEN4, x)
#define AFI_TTI_TICK_LEN_4_7_LEN4_GET(x)\
	FIELD_GET(AFI_TTI_TICK_LEN_4_7_LEN4, x)

/*      AFI:TTI_MISC:TTI_CTRL */
#define AFI_TTI_CTRL              __REG(TARGET_AFI, 0, 1, 99164, 0, 1, 64, 48, 0, 1, 4)

#define AFI_TTI_CTRL_TTI_CAL_CNT                 GENMASK(27, 20)
#define AFI_TTI_CTRL_TTI_CAL_CNT_SET(x)\
	FIELD_PREP(AFI_TTI_CTRL_TTI_CAL_CNT, x)
#define AFI_TTI_CTRL_TTI_CAL_CNT_GET(x)\
	FIELD_GET(AFI_TTI_CTRL_TTI_CAL_CNT, x)

#define AFI_TTI_CTRL_TTI_CAL_PTR                 GENMASK(17, 16)
#define AFI_TTI_CTRL_TTI_CAL_PTR_SET(x)\
	FIELD_PREP(AFI_TTI_CTRL_TTI_CAL_PTR, x)
#define AFI_TTI_CTRL_TTI_CAL_PTR_GET(x)\
	FIELD_GET(AFI_TTI_CTRL_TTI_CAL_PTR, x)

#define AFI_TTI_CTRL_TTI_CSR_RSV                 GENMASK(15, 8)
#define AFI_TTI_CTRL_TTI_CSR_RSV_SET(x)\
	FIELD_PREP(AFI_TTI_CTRL_TTI_CSR_RSV, x)
#define AFI_TTI_CTRL_TTI_CSR_RSV_GET(x)\
	FIELD_GET(AFI_TTI_CTRL_TTI_CSR_RSV, x)

#define AFI_TTI_CTRL_TTI_CAL_LEN                 GENMASK(5, 4)
#define AFI_TTI_CTRL_TTI_CAL_LEN_SET(x)\
	FIELD_PREP(AFI_TTI_CTRL_TTI_CAL_LEN, x)
#define AFI_TTI_CTRL_TTI_CAL_LEN_GET(x)\
	FIELD_GET(AFI_TTI_CTRL_TTI_CAL_LEN, x)

#define AFI_TTI_CTRL_TTI_SERIAL_ENA              BIT(2)
#define AFI_TTI_CTRL_TTI_SERIAL_ENA_SET(x)\
	FIELD_PREP(AFI_TTI_CTRL_TTI_SERIAL_ENA, x)
#define AFI_TTI_CTRL_TTI_SERIAL_ENA_GET(x)\
	FIELD_GET(AFI_TTI_CTRL_TTI_SERIAL_ENA, x)

#define AFI_TTI_CTRL_TTI_INIT                    BIT(1)
#define AFI_TTI_CTRL_TTI_INIT_SET(x)\
	FIELD_PREP(AFI_TTI_CTRL_TTI_INIT, x)
#define AFI_TTI_CTRL_TTI_INIT_GET(x)\
	FIELD_GET(AFI_TTI_CTRL_TTI_INIT, x)

#define AFI_TTI_CTRL_TTI_ENA                     BIT(0)
#define AFI_TTI_CTRL_TTI_ENA_SET(x)\
	FIELD_PREP(AFI_TTI_CTRL_TTI_ENA, x)
#define AFI_TTI_CTRL_TTI_ENA_GET(x)\
	FIELD_GET(AFI_TTI_CTRL_TTI_ENA, x)

/*      AFI:PORT_TBL:PORT_FRM_OUT */
#define AFI_PORT_FRM_OUT(g)       __REG(TARGET_AFI, 0, 1, 98816, g, 10, 8, 0, 0, 1, 4)

#define AFI_PORT_FRM_OUT_FRM_OUT_CNT             GENMASK(26, 16)
#define AFI_PORT_FRM_OUT_FRM_OUT_CNT_SET(x)\
	FIELD_PREP(AFI_PORT_FRM_OUT_FRM_OUT_CNT, x)
#define AFI_PORT_FRM_OUT_FRM_OUT_CNT_GET(x)\
	FIELD_GET(AFI_PORT_FRM_OUT_FRM_OUT_CNT, x)

/*      AFI:PORT_TBL:PORT_CFG */
#define AFI_PORT_CFG(g)           __REG(TARGET_AFI, 0, 1, 98816, g, 10, 8, 4, 0, 1, 4)

#define AFI_PORT_CFG_FC_SKIP_TTI_INJ             BIT(16)
#define AFI_PORT_CFG_FC_SKIP_TTI_INJ_SET(x)\
	FIELD_PREP(AFI_PORT_CFG_FC_SKIP_TTI_INJ, x)
#define AFI_PORT_CFG_FC_SKIP_TTI_INJ_GET(x)\
	FIELD_GET(AFI_PORT_CFG_FC_SKIP_TTI_INJ, x)

#define AFI_PORT_CFG_FRM_OUT_MAX                 GENMASK(9, 0)
#define AFI_PORT_CFG_FRM_OUT_MAX_SET(x)\
	FIELD_PREP(AFI_PORT_CFG_FRM_OUT_MAX, x)
#define AFI_PORT_CFG_FRM_OUT_MAX_GET(x)\
	FIELD_GET(AFI_PORT_CFG_FRM_OUT_MAX, x)

/*      ANA:ANA:ADVLEARN */
#define ANA_ADVLEARN              __REG(TARGET_ANA, 0, 1, 29824, 0, 1, 244, 0, 0, 1, 4)

#define ANA_ADVLEARN_VLAN_CHK                    BIT(0)
#define ANA_ADVLEARN_VLAN_CHK_SET(x)\
	FIELD_PREP(ANA_ADVLEARN_VLAN_CHK, x)
#define ANA_ADVLEARN_VLAN_CHK_GET(x)\
	FIELD_GET(ANA_ADVLEARN_VLAN_CHK, x)

/*      ANA:ANA:VLANMASK */
#define ANA_VLANMASK              __REG(TARGET_ANA, 0, 1, 29824, 0, 1, 244, 8, 0, 1, 4)

#define ANA_VLANMASK_VLANMASK                    GENMASK(8, 0)
#define ANA_VLANMASK_VLANMASK_SET(x)\
	FIELD_PREP(ANA_VLANMASK_VLANMASK, x)
#define ANA_VLANMASK_VLANMASK_GET(x)\
	FIELD_GET(ANA_VLANMASK_VLANMASK, x)

/*      ANA:ANA:ANAGEFIL */
#define ANA_ANAGEFIL              __REG(TARGET_ANA, 0, 1, 29824, 0, 1, 244, 12, 0, 1, 4)

#define ANA_ANAGEFIL_AGE_LOCKED                  BIT(20)
#define ANA_ANAGEFIL_AGE_LOCKED_SET(x)\
	FIELD_PREP(ANA_ANAGEFIL_AGE_LOCKED, x)
#define ANA_ANAGEFIL_AGE_LOCKED_GET(x)\
	FIELD_GET(ANA_ANAGEFIL_AGE_LOCKED, x)

#define ANA_ANAGEFIL_PID_EN                      BIT(19)
#define ANA_ANAGEFIL_PID_EN_SET(x)\
	FIELD_PREP(ANA_ANAGEFIL_PID_EN, x)
#define ANA_ANAGEFIL_PID_EN_GET(x)\
	FIELD_GET(ANA_ANAGEFIL_PID_EN, x)

#define ANA_ANAGEFIL_PID_VAL                     GENMASK(18, 14)
#define ANA_ANAGEFIL_PID_VAL_SET(x)\
	FIELD_PREP(ANA_ANAGEFIL_PID_VAL, x)
#define ANA_ANAGEFIL_PID_VAL_GET(x)\
	FIELD_GET(ANA_ANAGEFIL_PID_VAL, x)

#define ANA_ANAGEFIL_VID_EN                      BIT(13)
#define ANA_ANAGEFIL_VID_EN_SET(x)\
	FIELD_PREP(ANA_ANAGEFIL_VID_EN, x)
#define ANA_ANAGEFIL_VID_EN_GET(x)\
	FIELD_GET(ANA_ANAGEFIL_VID_EN, x)

#define ANA_ANAGEFIL_VID_VAL                     GENMASK(12, 0)
#define ANA_ANAGEFIL_VID_VAL_SET(x)\
	FIELD_PREP(ANA_ANAGEFIL_VID_VAL, x)
#define ANA_ANAGEFIL_VID_VAL_GET(x)\
	FIELD_GET(ANA_ANAGEFIL_VID_VAL, x)

/*      ANA:ANA:ANAINTR */
#define ANA_ANAINTR               __REG(TARGET_ANA, 0, 1, 29824, 0, 1, 244, 16, 0, 1, 4)

#define ANA_ANAINTR_INTR                         BIT(1)
#define ANA_ANAINTR_INTR_SET(x)\
	FIELD_PREP(ANA_ANAINTR_INTR, x)
#define ANA_ANAINTR_INTR_GET(x)\
	FIELD_GET(ANA_ANAINTR_INTR, x)

#define ANA_ANAINTR_INTR_ENA                     BIT(0)
#define ANA_ANAINTR_INTR_ENA_SET(x)\
	FIELD_PREP(ANA_ANAINTR_INTR_ENA, x)
#define ANA_ANAINTR_INTR_ENA_GET(x)\
	FIELD_GET(ANA_ANAINTR_INTR_ENA, x)

/*      ANA:ANA:AUTOAGE */
#define ANA_AUTOAGE               __REG(TARGET_ANA, 0, 1, 29824, 0, 1, 244, 44, 0, 1, 4)

#define ANA_AUTOAGE_AGE_FAST                     BIT(21)
#define ANA_AUTOAGE_AGE_FAST_SET(x)\
	FIELD_PREP(ANA_AUTOAGE_AGE_FAST, x)
#define ANA_AUTOAGE_AGE_FAST_GET(x)\
	FIELD_GET(ANA_AUTOAGE_AGE_FAST, x)

#define ANA_AUTOAGE_AGE_PERIOD                   GENMASK(20, 1)
#define ANA_AUTOAGE_AGE_PERIOD_SET(x)\
	FIELD_PREP(ANA_AUTOAGE_AGE_PERIOD, x)
#define ANA_AUTOAGE_AGE_PERIOD_GET(x)\
	FIELD_GET(ANA_AUTOAGE_AGE_PERIOD, x)

#define ANA_AUTOAGE_AUTOAGE_LOCKED               BIT(0)
#define ANA_AUTOAGE_AUTOAGE_LOCKED_SET(x)\
	FIELD_PREP(ANA_AUTOAGE_AUTOAGE_LOCKED, x)
#define ANA_AUTOAGE_AUTOAGE_LOCKED_GET(x)\
	FIELD_GET(ANA_AUTOAGE_AUTOAGE_LOCKED, x)

/*      ANA:ANA:AGENCTRL */
#define ANA_AGENCTRL              __REG(TARGET_ANA, 0, 1, 29824, 0, 1, 244, 56, 0, 1, 4)

#define ANA_AGENCTRL_APPLY_SPLIT_MASK            BIT(24)
#define ANA_AGENCTRL_APPLY_SPLIT_MASK_SET(x)\
	FIELD_PREP(ANA_AGENCTRL_APPLY_SPLIT_MASK, x)
#define ANA_AGENCTRL_APPLY_SPLIT_MASK_GET(x)\
	FIELD_GET(ANA_AGENCTRL_APPLY_SPLIT_MASK, x)

#define ANA_AGENCTRL_FID_MASK                    GENMASK(23, 12)
#define ANA_AGENCTRL_FID_MASK_SET(x)\
	FIELD_PREP(ANA_AGENCTRL_FID_MASK, x)
#define ANA_AGENCTRL_FID_MASK_GET(x)\
	FIELD_GET(ANA_AGENCTRL_FID_MASK, x)

#define ANA_AGENCTRL_IGNORE_DMAC_FLAGS           BIT(11)
#define ANA_AGENCTRL_IGNORE_DMAC_FLAGS_SET(x)\
	FIELD_PREP(ANA_AGENCTRL_IGNORE_DMAC_FLAGS, x)
#define ANA_AGENCTRL_IGNORE_DMAC_FLAGS_GET(x)\
	FIELD_GET(ANA_AGENCTRL_IGNORE_DMAC_FLAGS, x)

#define ANA_AGENCTRL_IGNORE_SMAC_FLAGS           BIT(10)
#define ANA_AGENCTRL_IGNORE_SMAC_FLAGS_SET(x)\
	FIELD_PREP(ANA_AGENCTRL_IGNORE_SMAC_FLAGS, x)
#define ANA_AGENCTRL_IGNORE_SMAC_FLAGS_GET(x)\
	FIELD_GET(ANA_AGENCTRL_IGNORE_SMAC_FLAGS, x)

#define ANA_AGENCTRL_FLOOD_SPECIAL               BIT(9)
#define ANA_AGENCTRL_FLOOD_SPECIAL_SET(x)\
	FIELD_PREP(ANA_AGENCTRL_FLOOD_SPECIAL, x)
#define ANA_AGENCTRL_FLOOD_SPECIAL_GET(x)\
	FIELD_GET(ANA_AGENCTRL_FLOOD_SPECIAL, x)

#define ANA_AGENCTRL_FLOOD_IGNORE_VLAN           BIT(8)
#define ANA_AGENCTRL_FLOOD_IGNORE_VLAN_SET(x)\
	FIELD_PREP(ANA_AGENCTRL_FLOOD_IGNORE_VLAN, x)
#define ANA_AGENCTRL_FLOOD_IGNORE_VLAN_GET(x)\
	FIELD_GET(ANA_AGENCTRL_FLOOD_IGNORE_VLAN, x)

#define ANA_AGENCTRL_MIRROR_CPU                  BIT(7)
#define ANA_AGENCTRL_MIRROR_CPU_SET(x)\
	FIELD_PREP(ANA_AGENCTRL_MIRROR_CPU, x)
#define ANA_AGENCTRL_MIRROR_CPU_GET(x)\
	FIELD_GET(ANA_AGENCTRL_MIRROR_CPU, x)

#define ANA_AGENCTRL_LEARN_CPU_COPY              BIT(6)
#define ANA_AGENCTRL_LEARN_CPU_COPY_SET(x)\
	FIELD_PREP(ANA_AGENCTRL_LEARN_CPU_COPY, x)
#define ANA_AGENCTRL_LEARN_CPU_COPY_GET(x)\
	FIELD_GET(ANA_AGENCTRL_LEARN_CPU_COPY, x)

#define ANA_AGENCTRL_LEARN_FWD_KILL              BIT(5)
#define ANA_AGENCTRL_LEARN_FWD_KILL_SET(x)\
	FIELD_PREP(ANA_AGENCTRL_LEARN_FWD_KILL, x)
#define ANA_AGENCTRL_LEARN_FWD_KILL_GET(x)\
	FIELD_GET(ANA_AGENCTRL_LEARN_FWD_KILL, x)

#define ANA_AGENCTRL_LEARN_IGNORE_VLAN           BIT(4)
#define ANA_AGENCTRL_LEARN_IGNORE_VLAN_SET(x)\
	FIELD_PREP(ANA_AGENCTRL_LEARN_IGNORE_VLAN, x)
#define ANA_AGENCTRL_LEARN_IGNORE_VLAN_GET(x)\
	FIELD_GET(ANA_AGENCTRL_LEARN_IGNORE_VLAN, x)

#define ANA_AGENCTRL_CPU_CPU_KILL_ENA            BIT(3)
#define ANA_AGENCTRL_CPU_CPU_KILL_ENA_SET(x)\
	FIELD_PREP(ANA_AGENCTRL_CPU_CPU_KILL_ENA, x)
#define ANA_AGENCTRL_CPU_CPU_KILL_ENA_GET(x)\
	FIELD_GET(ANA_AGENCTRL_CPU_CPU_KILL_ENA, x)

#define ANA_AGENCTRL_GREEN_COUNT_MODE            BIT(2)
#define ANA_AGENCTRL_GREEN_COUNT_MODE_SET(x)\
	FIELD_PREP(ANA_AGENCTRL_GREEN_COUNT_MODE, x)
#define ANA_AGENCTRL_GREEN_COUNT_MODE_GET(x)\
	FIELD_GET(ANA_AGENCTRL_GREEN_COUNT_MODE, x)

#define ANA_AGENCTRL_YELLOW_COUNT_MODE           BIT(1)
#define ANA_AGENCTRL_YELLOW_COUNT_MODE_SET(x)\
	FIELD_PREP(ANA_AGENCTRL_YELLOW_COUNT_MODE, x)
#define ANA_AGENCTRL_YELLOW_COUNT_MODE_GET(x)\
	FIELD_GET(ANA_AGENCTRL_YELLOW_COUNT_MODE, x)

#define ANA_AGENCTRL_RED_COUNT_MODE              BIT(0)
#define ANA_AGENCTRL_RED_COUNT_MODE_SET(x)\
	FIELD_PREP(ANA_AGENCTRL_RED_COUNT_MODE, x)
#define ANA_AGENCTRL_RED_COUNT_MODE_GET(x)\
	FIELD_GET(ANA_AGENCTRL_RED_COUNT_MODE, x)

/*      ANA:ANA:MIRRORPORTS */
#define ANA_MIRRORPORTS           __REG(TARGET_ANA, 0, 1, 29824, 0, 1, 244, 60, 0, 1, 4)

#define ANA_MIRRORPORTS_MIRRORPORTS              GENMASK(8, 0)
#define ANA_MIRRORPORTS_MIRRORPORTS_SET(x)\
	FIELD_PREP(ANA_MIRRORPORTS_MIRRORPORTS, x)
#define ANA_MIRRORPORTS_MIRRORPORTS_GET(x)\
	FIELD_GET(ANA_MIRRORPORTS_MIRRORPORTS, x)

/*      ANA:ANA:EMIRRORPORTS */
#define ANA_EMIRRORPORTS          __REG(TARGET_ANA, 0, 1, 29824, 0, 1, 244, 64, 0, 1, 4)

#define ANA_EMIRRORPORTS_EMIRRORPORTS            GENMASK(8, 0)
#define ANA_EMIRRORPORTS_EMIRRORPORTS_SET(x)\
	FIELD_PREP(ANA_EMIRRORPORTS_EMIRRORPORTS, x)
#define ANA_EMIRRORPORTS_EMIRRORPORTS_GET(x)\
	FIELD_GET(ANA_EMIRRORPORTS_EMIRRORPORTS, x)

/*      ANA:ANA:FLOODING */
#define ANA_FLOODING(r)           __REG(TARGET_ANA, 0, 1, 29824, 0, 1, 244, 68, r, 8, 4)

#define ANA_FLOODING_FLD_UNICAST                 GENMASK(17, 12)
#define ANA_FLOODING_FLD_UNICAST_SET(x)\
	FIELD_PREP(ANA_FLOODING_FLD_UNICAST, x)
#define ANA_FLOODING_FLD_UNICAST_GET(x)\
	FIELD_GET(ANA_FLOODING_FLD_UNICAST, x)

#define ANA_FLOODING_FLD_BROADCAST               GENMASK(11, 6)
#define ANA_FLOODING_FLD_BROADCAST_SET(x)\
	FIELD_PREP(ANA_FLOODING_FLD_BROADCAST, x)
#define ANA_FLOODING_FLD_BROADCAST_GET(x)\
	FIELD_GET(ANA_FLOODING_FLD_BROADCAST, x)

#define ANA_FLOODING_FLD_MULTICAST               GENMASK(5, 0)
#define ANA_FLOODING_FLD_MULTICAST_SET(x)\
	FIELD_PREP(ANA_FLOODING_FLD_MULTICAST, x)
#define ANA_FLOODING_FLD_MULTICAST_GET(x)\
	FIELD_GET(ANA_FLOODING_FLD_MULTICAST, x)

/*      ANA:ANA:FLOODING_IPMC */
#define ANA_FLOODING_IPMC         __REG(TARGET_ANA, 0, 1, 29824, 0, 1, 244, 100, 0, 1, 4)

#define ANA_FLOODING_IPMC_FLD_MC4_CTRL           GENMASK(23, 18)
#define ANA_FLOODING_IPMC_FLD_MC4_CTRL_SET(x)\
	FIELD_PREP(ANA_FLOODING_IPMC_FLD_MC4_CTRL, x)
#define ANA_FLOODING_IPMC_FLD_MC4_CTRL_GET(x)\
	FIELD_GET(ANA_FLOODING_IPMC_FLD_MC4_CTRL, x)

#define ANA_FLOODING_IPMC_FLD_MC4_DATA           GENMASK(17, 12)
#define ANA_FLOODING_IPMC_FLD_MC4_DATA_SET(x)\
	FIELD_PREP(ANA_FLOODING_IPMC_FLD_MC4_DATA, x)
#define ANA_FLOODING_IPMC_FLD_MC4_DATA_GET(x)\
	FIELD_GET(ANA_FLOODING_IPMC_FLD_MC4_DATA, x)

#define ANA_FLOODING_IPMC_FLD_MC6_CTRL           GENMASK(11, 6)
#define ANA_FLOODING_IPMC_FLD_MC6_CTRL_SET(x)\
	FIELD_PREP(ANA_FLOODING_IPMC_FLD_MC6_CTRL, x)
#define ANA_FLOODING_IPMC_FLD_MC6_CTRL_GET(x)\
	FIELD_GET(ANA_FLOODING_IPMC_FLD_MC6_CTRL, x)

#define ANA_FLOODING_IPMC_FLD_MC6_DATA           GENMASK(5, 0)
#define ANA_FLOODING_IPMC_FLD_MC6_DATA_SET(x)\
	FIELD_PREP(ANA_FLOODING_IPMC_FLD_MC6_DATA, x)
#define ANA_FLOODING_IPMC_FLD_MC6_DATA_GET(x)\
	FIELD_GET(ANA_FLOODING_IPMC_FLD_MC6_DATA, x)

/*      ANA:ANA:PORT_MODE */
#define ANA_PORT_MODE(r)          __REG(TARGET_ANA, 0, 1, 29824, 0, 1, 244, 144, r, 10, 4)

#define ANA_PORT_MODE_REDTAG_PARSE_CFG           BIT(3)
#define ANA_PORT_MODE_REDTAG_PARSE_CFG_SET(x)\
	FIELD_PREP(ANA_PORT_MODE_REDTAG_PARSE_CFG, x)
#define ANA_PORT_MODE_REDTAG_PARSE_CFG_GET(x)\
	FIELD_GET(ANA_PORT_MODE_REDTAG_PARSE_CFG, x)

#define ANA_PORT_MODE_VLAN_PARSE_CFG             GENMASK(2, 1)
#define ANA_PORT_MODE_VLAN_PARSE_CFG_SET(x)\
	FIELD_PREP(ANA_PORT_MODE_VLAN_PARSE_CFG, x)
#define ANA_PORT_MODE_VLAN_PARSE_CFG_GET(x)\
	FIELD_GET(ANA_PORT_MODE_VLAN_PARSE_CFG, x)

#define ANA_PORT_MODE_L3_PARSE_CFG               BIT(0)
#define ANA_PORT_MODE_L3_PARSE_CFG_SET(x)\
	FIELD_PREP(ANA_PORT_MODE_L3_PARSE_CFG, x)
#define ANA_PORT_MODE_L3_PARSE_CFG_GET(x)\
	FIELD_GET(ANA_PORT_MODE_L3_PARSE_CFG, x)

/*      ANA:PGID:PGID */
#define ANA_PGID(g)               __REG(TARGET_ANA, 0, 1, 27648, g, 89, 8, 0, 0, 1, 4)

#define ANA_PGID_PGID                            GENMASK(8, 0)
#define ANA_PGID_PGID_SET(x)\
	FIELD_PREP(ANA_PGID_PGID, x)
#define ANA_PGID_PGID_GET(x)\
	FIELD_GET(ANA_PGID_PGID, x)

/*      ANA:PGID:PGID_CFG */
#define ANA_PGID_CFG(g)           __REG(TARGET_ANA, 0, 1, 27648, g, 89, 8, 4, 0, 1, 4)

#define ANA_PGID_CFG_CPUQ_DST_PGID               GENMASK(3, 1)
#define ANA_PGID_CFG_CPUQ_DST_PGID_SET(x)\
	FIELD_PREP(ANA_PGID_CFG_CPUQ_DST_PGID, x)
#define ANA_PGID_CFG_CPUQ_DST_PGID_GET(x)\
	FIELD_GET(ANA_PGID_CFG_CPUQ_DST_PGID, x)

#define ANA_PGID_CFG_OBEY_VLAN                   BIT(0)
#define ANA_PGID_CFG_OBEY_VLAN_SET(x)\
	FIELD_PREP(ANA_PGID_CFG_OBEY_VLAN, x)
#define ANA_PGID_CFG_OBEY_VLAN_GET(x)\
	FIELD_GET(ANA_PGID_CFG_OBEY_VLAN, x)

/*      ANA:ANA_TABLES:MACHDATA */
#define ANA_MACHDATA              __REG(TARGET_ANA, 0, 1, 27520, 0, 1, 128, 40, 0, 1, 4)

#define ANA_MACHDATA_VID                         GENMASK(28, 16)
#define ANA_MACHDATA_VID_SET(x)\
	FIELD_PREP(ANA_MACHDATA_VID, x)
#define ANA_MACHDATA_VID_GET(x)\
	FIELD_GET(ANA_MACHDATA_VID, x)

#define ANA_MACHDATA_MACHDATA                    GENMASK(15, 0)
#define ANA_MACHDATA_MACHDATA_SET(x)\
	FIELD_PREP(ANA_MACHDATA_MACHDATA, x)
#define ANA_MACHDATA_MACHDATA_GET(x)\
	FIELD_GET(ANA_MACHDATA_MACHDATA, x)

/*      ANA:ANA_TABLES:MACLDATA */
#define ANA_MACLDATA              __REG(TARGET_ANA, 0, 1, 27520, 0, 1, 128, 44, 0, 1, 4)

/*      ANA:ANA_TABLES:MACACCESS */
#define ANA_MACACCESS             __REG(TARGET_ANA, 0, 1, 27520, 0, 1, 128, 48, 0, 1, 4)

#define ANA_MACACCESS_CHANGE2SW                  BIT(17)
#define ANA_MACACCESS_CHANGE2SW_SET(x)\
	FIELD_PREP(ANA_MACACCESS_CHANGE2SW, x)
#define ANA_MACACCESS_CHANGE2SW_GET(x)\
	FIELD_GET(ANA_MACACCESS_CHANGE2SW, x)

#define ANA_MACACCESS_MAC_CPU_COPY               BIT(16)
#define ANA_MACACCESS_MAC_CPU_COPY_SET(x)\
	FIELD_PREP(ANA_MACACCESS_MAC_CPU_COPY, x)
#define ANA_MACACCESS_MAC_CPU_COPY_GET(x)\
	FIELD_GET(ANA_MACACCESS_MAC_CPU_COPY, x)

#define ANA_MACACCESS_SRC_KILL                   BIT(15)
#define ANA_MACACCESS_SRC_KILL_SET(x)\
	FIELD_PREP(ANA_MACACCESS_SRC_KILL, x)
#define ANA_MACACCESS_SRC_KILL_GET(x)\
	FIELD_GET(ANA_MACACCESS_SRC_KILL, x)

#define ANA_MACACCESS_IGNORE_VLAN                BIT(14)
#define ANA_MACACCESS_IGNORE_VLAN_SET(x)\
	FIELD_PREP(ANA_MACACCESS_IGNORE_VLAN, x)
#define ANA_MACACCESS_IGNORE_VLAN_GET(x)\
	FIELD_GET(ANA_MACACCESS_IGNORE_VLAN, x)

#define ANA_MACACCESS_AGED_FLAG                  BIT(13)
#define ANA_MACACCESS_AGED_FLAG_SET(x)\
	FIELD_PREP(ANA_MACACCESS_AGED_FLAG, x)
#define ANA_MACACCESS_AGED_FLAG_GET(x)\
	FIELD_GET(ANA_MACACCESS_AGED_FLAG, x)

#define ANA_MACACCESS_VALID                      BIT(12)
#define ANA_MACACCESS_VALID_SET(x)\
	FIELD_PREP(ANA_MACACCESS_VALID, x)
#define ANA_MACACCESS_VALID_GET(x)\
	FIELD_GET(ANA_MACACCESS_VALID, x)

#define ANA_MACACCESS_ENTRYTYPE                  GENMASK(11, 10)
#define ANA_MACACCESS_ENTRYTYPE_SET(x)\
	FIELD_PREP(ANA_MACACCESS_ENTRYTYPE, x)
#define ANA_MACACCESS_ENTRYTYPE_GET(x)\
	FIELD_GET(ANA_MACACCESS_ENTRYTYPE, x)

#define ANA_MACACCESS_DEST_IDX                   GENMASK(9, 4)
#define ANA_MACACCESS_DEST_IDX_SET(x)\
	FIELD_PREP(ANA_MACACCESS_DEST_IDX, x)
#define ANA_MACACCESS_DEST_IDX_GET(x)\
	FIELD_GET(ANA_MACACCESS_DEST_IDX, x)

#define ANA_MACACCESS_MAC_TABLE_CMD              GENMASK(3, 0)
#define ANA_MACACCESS_MAC_TABLE_CMD_SET(x)\
	FIELD_PREP(ANA_MACACCESS_MAC_TABLE_CMD, x)
#define ANA_MACACCESS_MAC_TABLE_CMD_GET(x)\
	FIELD_GET(ANA_MACACCESS_MAC_TABLE_CMD, x)

/*      ANA:ANA_TABLES:MACTINDX */
#define ANA_MACTINDX              __REG(TARGET_ANA, 0, 1, 27520, 0, 1, 128, 52, 0, 1, 4)

#define ANA_MACTINDX_BUCKET                      GENMASK(12, 11)
#define ANA_MACTINDX_BUCKET_SET(x)\
	FIELD_PREP(ANA_MACTINDX_BUCKET, x)
#define ANA_MACTINDX_BUCKET_GET(x)\
	FIELD_GET(ANA_MACTINDX_BUCKET, x)

#define ANA_MACTINDX_M_INDEX                     GENMASK(10, 0)
#define ANA_MACTINDX_M_INDEX_SET(x)\
	FIELD_PREP(ANA_MACTINDX_M_INDEX, x)
#define ANA_MACTINDX_M_INDEX_GET(x)\
	FIELD_GET(ANA_MACTINDX_M_INDEX, x)

/*      ANA:ANA_TABLES:VLAN_PORT_MASK */
#define ANA_VLAN_PORT_MASK        __REG(TARGET_ANA, 0, 1, 27520, 0, 1, 128, 56, 0, 1, 4)

#define ANA_VLAN_PORT_MASK_VLAN_PORT_MASK        GENMASK(8, 0)
#define ANA_VLAN_PORT_MASK_VLAN_PORT_MASK_SET(x)\
	FIELD_PREP(ANA_VLAN_PORT_MASK_VLAN_PORT_MASK, x)
#define ANA_VLAN_PORT_MASK_VLAN_PORT_MASK_GET(x)\
	FIELD_GET(ANA_VLAN_PORT_MASK_VLAN_PORT_MASK, x)

/*      ANA:ANA_TABLES:VLANACCESS */
#define ANA_VLANACCESS            __REG(TARGET_ANA, 0, 1, 27520, 0, 1, 128, 60, 0, 1, 4)

#define ANA_VLANACCESS_VLAN_TBL_CMD              GENMASK(1, 0)
#define ANA_VLANACCESS_VLAN_TBL_CMD_SET(x)\
	FIELD_PREP(ANA_VLANACCESS_VLAN_TBL_CMD, x)
#define ANA_VLANACCESS_VLAN_TBL_CMD_GET(x)\
	FIELD_GET(ANA_VLANACCESS_VLAN_TBL_CMD, x)

/*      ANA:ANA_TABLES:VLANTIDX */
#define ANA_VLANTIDX              __REG(TARGET_ANA, 0, 1, 27520, 0, 1, 128, 64, 0, 1, 4)

#define ANA_VLANTIDX_VLAN_PGID_CPU_DIS           BIT(18)
#define ANA_VLANTIDX_VLAN_PGID_CPU_DIS_SET(x)\
	FIELD_PREP(ANA_VLANTIDX_VLAN_PGID_CPU_DIS, x)
#define ANA_VLANTIDX_VLAN_PGID_CPU_DIS_GET(x)\
	FIELD_GET(ANA_VLANTIDX_VLAN_PGID_CPU_DIS, x)

#define ANA_VLANTIDX_VLAN_SEC_FWD_ENA            BIT(17)
#define ANA_VLANTIDX_VLAN_SEC_FWD_ENA_SET(x)\
	FIELD_PREP(ANA_VLANTIDX_VLAN_SEC_FWD_ENA, x)
#define ANA_VLANTIDX_VLAN_SEC_FWD_ENA_GET(x)\
	FIELD_GET(ANA_VLANTIDX_VLAN_SEC_FWD_ENA, x)

#define ANA_VLANTIDX_VLAN_FLOOD_DIS              BIT(16)
#define ANA_VLANTIDX_VLAN_FLOOD_DIS_SET(x)\
	FIELD_PREP(ANA_VLANTIDX_VLAN_FLOOD_DIS, x)
#define ANA_VLANTIDX_VLAN_FLOOD_DIS_GET(x)\
	FIELD_GET(ANA_VLANTIDX_VLAN_FLOOD_DIS, x)

#define ANA_VLANTIDX_VLAN_PRIV_VLAN              BIT(15)
#define ANA_VLANTIDX_VLAN_PRIV_VLAN_SET(x)\
	FIELD_PREP(ANA_VLANTIDX_VLAN_PRIV_VLAN, x)
#define ANA_VLANTIDX_VLAN_PRIV_VLAN_GET(x)\
	FIELD_GET(ANA_VLANTIDX_VLAN_PRIV_VLAN, x)

#define ANA_VLANTIDX_VLAN_LEARN_DISABLED         BIT(14)
#define ANA_VLANTIDX_VLAN_LEARN_DISABLED_SET(x)\
	FIELD_PREP(ANA_VLANTIDX_VLAN_LEARN_DISABLED, x)
#define ANA_VLANTIDX_VLAN_LEARN_DISABLED_GET(x)\
	FIELD_GET(ANA_VLANTIDX_VLAN_LEARN_DISABLED, x)

#define ANA_VLANTIDX_VLAN_MIRROR                 BIT(13)
#define ANA_VLANTIDX_VLAN_MIRROR_SET(x)\
	FIELD_PREP(ANA_VLANTIDX_VLAN_MIRROR, x)
#define ANA_VLANTIDX_VLAN_MIRROR_GET(x)\
	FIELD_GET(ANA_VLANTIDX_VLAN_MIRROR, x)

#define ANA_VLANTIDX_VLAN_SRC_CHK                BIT(12)
#define ANA_VLANTIDX_VLAN_SRC_CHK_SET(x)\
	FIELD_PREP(ANA_VLANTIDX_VLAN_SRC_CHK, x)
#define ANA_VLANTIDX_VLAN_SRC_CHK_GET(x)\
	FIELD_GET(ANA_VLANTIDX_VLAN_SRC_CHK, x)

#define ANA_VLANTIDX_V_INDEX                     GENMASK(11, 0)
#define ANA_VLANTIDX_V_INDEX_SET(x)\
	FIELD_PREP(ANA_VLANTIDX_V_INDEX, x)
#define ANA_VLANTIDX_V_INDEX_GET(x)\
	FIELD_GET(ANA_VLANTIDX_V_INDEX, x)

/*      ANA:ANA_TABLES:STREAMACCESS */
#define ANA_STREAMACCESS          __REG(TARGET_ANA, 0, 1, 27520, 0, 1, 128, 68, 0, 1, 4)

#define ANA_STREAMACCESS_GEN_SEQ_NUM             GENMASK(19, 4)
#define ANA_STREAMACCESS_GEN_SEQ_NUM_SET(x)\
	FIELD_PREP(ANA_STREAMACCESS_GEN_SEQ_NUM, x)
#define ANA_STREAMACCESS_GEN_SEQ_NUM_GET(x)\
	FIELD_GET(ANA_STREAMACCESS_GEN_SEQ_NUM, x)

#define ANA_STREAMACCESS_RTAG_POP_ENA            BIT(3)
#define ANA_STREAMACCESS_RTAG_POP_ENA_SET(x)\
	FIELD_PREP(ANA_STREAMACCESS_RTAG_POP_ENA, x)
#define ANA_STREAMACCESS_RTAG_POP_ENA_GET(x)\
	FIELD_GET(ANA_STREAMACCESS_RTAG_POP_ENA, x)

#define ANA_STREAMACCESS_SEQ_GEN_ENA             BIT(2)
#define ANA_STREAMACCESS_SEQ_GEN_ENA_SET(x)\
	FIELD_PREP(ANA_STREAMACCESS_SEQ_GEN_ENA, x)
#define ANA_STREAMACCESS_SEQ_GEN_ENA_GET(x)\
	FIELD_GET(ANA_STREAMACCESS_SEQ_GEN_ENA, x)

#define ANA_STREAMACCESS_STREAM_TBL_CMD          GENMASK(1, 0)
#define ANA_STREAMACCESS_STREAM_TBL_CMD_SET(x)\
	FIELD_PREP(ANA_STREAMACCESS_STREAM_TBL_CMD, x)
#define ANA_STREAMACCESS_STREAM_TBL_CMD_GET(x)\
	FIELD_GET(ANA_STREAMACCESS_STREAM_TBL_CMD, x)

/*      ANA:ANA_TABLES:STREAMTIDX */
#define ANA_STREAMTIDX            __REG(TARGET_ANA, 0, 1, 27520, 0, 1, 128, 72, 0, 1, 4)

#define ANA_STREAMTIDX_SEQ_GEN_ERR_STATUS        GENMASK(31, 30)
#define ANA_STREAMTIDX_SEQ_GEN_ERR_STATUS_SET(x)\
	FIELD_PREP(ANA_STREAMTIDX_SEQ_GEN_ERR_STATUS, x)
#define ANA_STREAMTIDX_SEQ_GEN_ERR_STATUS_GET(x)\
	FIELD_GET(ANA_STREAMTIDX_SEQ_GEN_ERR_STATUS, x)

#define ANA_STREAMTIDX_S_INDEX                   GENMASK(23, 16)
#define ANA_STREAMTIDX_S_INDEX_SET(x)\
	FIELD_PREP(ANA_STREAMTIDX_S_INDEX, x)
#define ANA_STREAMTIDX_S_INDEX_GET(x)\
	FIELD_GET(ANA_STREAMTIDX_S_INDEX, x)

#define ANA_STREAMTIDX_STREAM_SPLIT              BIT(0)
#define ANA_STREAMTIDX_STREAM_SPLIT_SET(x)\
	FIELD_PREP(ANA_STREAMTIDX_STREAM_SPLIT, x)
#define ANA_STREAMTIDX_STREAM_SPLIT_GET(x)\
	FIELD_GET(ANA_STREAMTIDX_STREAM_SPLIT, x)

/*      ANA:ANA_TABLES:SPLIT_MASK */
#define ANA_SPLIT_MASK            __REG(TARGET_ANA, 0, 1, 27520, 0, 1, 128, 76, 0, 1, 4)

#define ANA_SPLIT_MASK_SPLIT_MASK                GENMASK(8, 0)
#define ANA_SPLIT_MASK_SPLIT_MASK_SET(x)\
	FIELD_PREP(ANA_SPLIT_MASK_SPLIT_MASK, x)
#define ANA_SPLIT_MASK_SPLIT_MASK_GET(x)\
	FIELD_GET(ANA_SPLIT_MASK_SPLIT_MASK, x)

/*      ANA:ANA_TABLES:INPUT_PORT_MASK */
#define ANA_INPUT_PORT_MASK       __REG(TARGET_ANA, 0, 1, 27520, 0, 1, 128, 80, 0, 1, 4)

#define ANA_INPUT_PORT_MASK_INPUT_PORT_MASK      GENMASK(8, 0)
#define ANA_INPUT_PORT_MASK_INPUT_PORT_MASK_SET(x)\
	FIELD_PREP(ANA_INPUT_PORT_MASK_INPUT_PORT_MASK, x)
#define ANA_INPUT_PORT_MASK_INPUT_PORT_MASK_GET(x)\
	FIELD_GET(ANA_INPUT_PORT_MASK_INPUT_PORT_MASK, x)

/*      ANA:ANA_TABLES:SFIDACCESS */
#define ANA_SFIDACCESS            __REG(TARGET_ANA, 0, 1, 27520, 0, 1, 128, 84, 0, 1, 4)

#define ANA_SFIDACCESS_B_O_FRM                   BIT(24)
#define ANA_SFIDACCESS_B_O_FRM_SET(x)\
	FIELD_PREP(ANA_SFIDACCESS_B_O_FRM, x)
#define ANA_SFIDACCESS_B_O_FRM_GET(x)\
	FIELD_GET(ANA_SFIDACCESS_B_O_FRM, x)

#define ANA_SFIDACCESS_B_O_FRM_ENA               BIT(23)
#define ANA_SFIDACCESS_B_O_FRM_ENA_SET(x)\
	FIELD_PREP(ANA_SFIDACCESS_B_O_FRM_ENA, x)
#define ANA_SFIDACCESS_B_O_FRM_ENA_GET(x)\
	FIELD_GET(ANA_SFIDACCESS_B_O_FRM_ENA, x)

#define ANA_SFIDACCESS_FORCE_BLOCK               BIT(18)
#define ANA_SFIDACCESS_FORCE_BLOCK_SET(x)\
	FIELD_PREP(ANA_SFIDACCESS_FORCE_BLOCK, x)
#define ANA_SFIDACCESS_FORCE_BLOCK_GET(x)\
	FIELD_GET(ANA_SFIDACCESS_FORCE_BLOCK, x)

#define ANA_SFIDACCESS_MAX_SDU_LEN               GENMASK(17, 2)
#define ANA_SFIDACCESS_MAX_SDU_LEN_SET(x)\
	FIELD_PREP(ANA_SFIDACCESS_MAX_SDU_LEN, x)
#define ANA_SFIDACCESS_MAX_SDU_LEN_GET(x)\
	FIELD_GET(ANA_SFIDACCESS_MAX_SDU_LEN, x)

#define ANA_SFIDACCESS_SFID_TBL_CMD              GENMASK(1, 0)
#define ANA_SFIDACCESS_SFID_TBL_CMD_SET(x)\
	FIELD_PREP(ANA_SFIDACCESS_SFID_TBL_CMD, x)
#define ANA_SFIDACCESS_SFID_TBL_CMD_GET(x)\
	FIELD_GET(ANA_SFIDACCESS_SFID_TBL_CMD, x)

/*      ANA:ANA_TABLES:SFIDTIDX */
#define ANA_SFIDTIDX              __REG(TARGET_ANA, 0, 1, 27520, 0, 1, 128, 88, 0, 1, 4)

#define ANA_SFIDTIDX_SFID_INDEX                  GENMASK(7, 0)
#define ANA_SFIDTIDX_SFID_INDEX_SET(x)\
	FIELD_PREP(ANA_SFIDTIDX_SFID_INDEX, x)
#define ANA_SFIDTIDX_SFID_INDEX_GET(x)\
	FIELD_GET(ANA_SFIDTIDX_SFID_INDEX, x)

/*      ANA:ANA_TABLES:PMACACCESS */
#define ANA_PMACACCESS            __REG(TARGET_ANA, 0, 1, 27520, 0, 1, 128, 92, 0, 1, 4)

#define ANA_PMACACCESS_PMAC_CPU_COPY             BIT(16)
#define ANA_PMACACCESS_PMAC_CPU_COPY_SET(x)\
	FIELD_PREP(ANA_PMACACCESS_PMAC_CPU_COPY, x)
#define ANA_PMACACCESS_PMAC_CPU_COPY_GET(x)\
	FIELD_GET(ANA_PMACACCESS_PMAC_CPU_COPY, x)

#define ANA_PMACACCESS_PMAC_IGNORE_VLAN          BIT(14)
#define ANA_PMACACCESS_PMAC_IGNORE_VLAN_SET(x)\
	FIELD_PREP(ANA_PMACACCESS_PMAC_IGNORE_VLAN, x)
#define ANA_PMACACCESS_PMAC_IGNORE_VLAN_GET(x)\
	FIELD_GET(ANA_PMACACCESS_PMAC_IGNORE_VLAN, x)

#define ANA_PMACACCESS_PMAC_VALID                BIT(12)
#define ANA_PMACACCESS_PMAC_VALID_SET(x)\
	FIELD_PREP(ANA_PMACACCESS_PMAC_VALID, x)
#define ANA_PMACACCESS_PMAC_VALID_GET(x)\
	FIELD_GET(ANA_PMACACCESS_PMAC_VALID, x)

#define ANA_PMACACCESS_PMAC_DEST_IDX             GENMASK(9, 4)
#define ANA_PMACACCESS_PMAC_DEST_IDX_SET(x)\
	FIELD_PREP(ANA_PMACACCESS_PMAC_DEST_IDX, x)
#define ANA_PMACACCESS_PMAC_DEST_IDX_GET(x)\
	FIELD_GET(ANA_PMACACCESS_PMAC_DEST_IDX, x)

#define ANA_PMACACCESS_PMAC_TBL_CMD              GENMASK(1, 0)
#define ANA_PMACACCESS_PMAC_TBL_CMD_SET(x)\
	FIELD_PREP(ANA_PMACACCESS_PMAC_TBL_CMD, x)
#define ANA_PMACACCESS_PMAC_TBL_CMD_GET(x)\
	FIELD_GET(ANA_PMACACCESS_PMAC_TBL_CMD, x)

/*      ANA:SG_ACCESS:SG_ACCESS_CTRL */
#define ANA_SG_ACCESS_CTRL        __REG(TARGET_ANA, 0, 1, 27440, 0, 1, 8, 0, 0, 1, 4)

#define ANA_SG_ACCESS_CTRL_CONFIG_CHANGE         BIT(28)
#define ANA_SG_ACCESS_CTRL_CONFIG_CHANGE_SET(x)\
	FIELD_PREP(ANA_SG_ACCESS_CTRL_CONFIG_CHANGE, x)
#define ANA_SG_ACCESS_CTRL_CONFIG_CHANGE_GET(x)\
	FIELD_GET(ANA_SG_ACCESS_CTRL_CONFIG_CHANGE, x)

#define ANA_SG_ACCESS_CTRL_SGID                  GENMASK(7, 0)
#define ANA_SG_ACCESS_CTRL_SGID_SET(x)\
	FIELD_PREP(ANA_SG_ACCESS_CTRL_SGID, x)
#define ANA_SG_ACCESS_CTRL_SGID_GET(x)\
	FIELD_GET(ANA_SG_ACCESS_CTRL_SGID, x)

/*      ANA:SG_ACCESS:SG_PTP_DOMAIN_CFG */
#define ANA_SG_PTP_DOMAIN_CFG     __REG(TARGET_ANA, 0, 1, 27440, 0, 1, 8, 4, 0, 1, 4)

#define ANA_SG_PTP_DOMAIN_CFG_PTP_DOMAIN         GENMASK(1, 0)
#define ANA_SG_PTP_DOMAIN_CFG_PTP_DOMAIN_SET(x)\
	FIELD_PREP(ANA_SG_PTP_DOMAIN_CFG_PTP_DOMAIN, x)
#define ANA_SG_PTP_DOMAIN_CFG_PTP_DOMAIN_GET(x)\
	FIELD_GET(ANA_SG_PTP_DOMAIN_CFG_PTP_DOMAIN, x)

/*      ANA:SG_CONFIG:SG_CONFIG_REG_1 */
#define ANA_SG_CFG_1              __REG(TARGET_ANA, 0, 1, 28416, 0, 1, 128, 48, 0, 1, 4)

/*      ANA:SG_CONFIG:SG_CONFIG_REG_2 */
#define ANA_SG_CFG_2              __REG(TARGET_ANA, 0, 1, 28416, 0, 1, 128, 52, 0, 1, 4)

/*      ANA:SG_CONFIG:SG_CONFIG_REG_3 */
#define ANA_SG_CFG_3              __REG(TARGET_ANA, 0, 1, 28416, 0, 1, 128, 56, 0, 1, 4)

#define ANA_SG_CFG_3_OCTETS_EXCEEDED             BIT(29)
#define ANA_SG_CFG_3_OCTETS_EXCEEDED_SET(x)\
	FIELD_PREP(ANA_SG_CFG_3_OCTETS_EXCEEDED, x)
#define ANA_SG_CFG_3_OCTETS_EXCEEDED_GET(x)\
	FIELD_GET(ANA_SG_CFG_3_OCTETS_EXCEEDED, x)

#define ANA_SG_CFG_3_OCTETS_EXCEEDED_ENA         BIT(28)
#define ANA_SG_CFG_3_OCTETS_EXCEEDED_ENA_SET(x)\
	FIELD_PREP(ANA_SG_CFG_3_OCTETS_EXCEEDED_ENA, x)
#define ANA_SG_CFG_3_OCTETS_EXCEEDED_ENA_GET(x)\
	FIELD_GET(ANA_SG_CFG_3_OCTETS_EXCEEDED_ENA, x)

#define ANA_SG_CFG_3_INVALID_RX                  BIT(27)
#define ANA_SG_CFG_3_INVALID_RX_SET(x)\
	FIELD_PREP(ANA_SG_CFG_3_INVALID_RX, x)
#define ANA_SG_CFG_3_INVALID_RX_GET(x)\
	FIELD_GET(ANA_SG_CFG_3_INVALID_RX, x)

#define ANA_SG_CFG_3_INVALID_RX_ENA              BIT(26)
#define ANA_SG_CFG_3_INVALID_RX_ENA_SET(x)\
	FIELD_PREP(ANA_SG_CFG_3_INVALID_RX_ENA, x)
#define ANA_SG_CFG_3_INVALID_RX_ENA_GET(x)\
	FIELD_GET(ANA_SG_CFG_3_INVALID_RX_ENA, x)

#define ANA_SG_CFG_3_INIT_GATE_STATE             BIT(25)
#define ANA_SG_CFG_3_INIT_GATE_STATE_SET(x)\
	FIELD_PREP(ANA_SG_CFG_3_INIT_GATE_STATE, x)
#define ANA_SG_CFG_3_INIT_GATE_STATE_GET(x)\
	FIELD_GET(ANA_SG_CFG_3_INIT_GATE_STATE, x)

#define ANA_SG_CFG_3_INIT_IPS                    GENMASK(24, 21)
#define ANA_SG_CFG_3_INIT_IPS_SET(x)\
	FIELD_PREP(ANA_SG_CFG_3_INIT_IPS, x)
#define ANA_SG_CFG_3_INIT_IPS_GET(x)\
	FIELD_GET(ANA_SG_CFG_3_INIT_IPS, x)

#define ANA_SG_CFG_3_GATE_ENABLE                 BIT(20)
#define ANA_SG_CFG_3_GATE_ENABLE_SET(x)\
	FIELD_PREP(ANA_SG_CFG_3_GATE_ENABLE, x)
#define ANA_SG_CFG_3_GATE_ENABLE_GET(x)\
	FIELD_GET(ANA_SG_CFG_3_GATE_ENABLE, x)

#define ANA_SG_CFG_3_LIST_LENGTH                 GENMASK(18, 16)
#define ANA_SG_CFG_3_LIST_LENGTH_SET(x)\
	FIELD_PREP(ANA_SG_CFG_3_LIST_LENGTH, x)
#define ANA_SG_CFG_3_LIST_LENGTH_GET(x)\
	FIELD_GET(ANA_SG_CFG_3_LIST_LENGTH, x)

#define ANA_SG_CFG_3_BASE_TIME_SEC_MSB           GENMASK(15, 0)
#define ANA_SG_CFG_3_BASE_TIME_SEC_MSB_SET(x)\
	FIELD_PREP(ANA_SG_CFG_3_BASE_TIME_SEC_MSB, x)
#define ANA_SG_CFG_3_BASE_TIME_SEC_MSB_GET(x)\
	FIELD_GET(ANA_SG_CFG_3_BASE_TIME_SEC_MSB, x)

/*      ANA:SG_CONFIG:SG_CONFIG_REG_4 */
#define ANA_SG_CFG_4              __REG(TARGET_ANA, 0, 1, 28416, 0, 1, 128, 60, 0, 1, 4)

/*      ANA:SG_CONFIG:SG_CONFIG_REG_5 */
#define ANA_SG_CFG_5              __REG(TARGET_ANA, 0, 1, 28416, 0, 1, 128, 64, 0, 1, 4)

/*      ANA:SG_CONFIG:SG_GCL_GS_CONFIG */
#define ANA_SG_GCL_GS_CFG(r)      __REG(TARGET_ANA, 0, 1, 28416, 0, 1, 128, 0, r, 4, 4)

#define ANA_SG_GCL_GS_CFG_GATE_STATE             BIT(4)
#define ANA_SG_GCL_GS_CFG_GATE_STATE_SET(x)\
	FIELD_PREP(ANA_SG_GCL_GS_CFG_GATE_STATE, x)
#define ANA_SG_GCL_GS_CFG_GATE_STATE_GET(x)\
	FIELD_GET(ANA_SG_GCL_GS_CFG_GATE_STATE, x)

#define ANA_SG_GCL_GS_CFG_IPS                    GENMASK(3, 0)
#define ANA_SG_GCL_GS_CFG_IPS_SET(x)\
	FIELD_PREP(ANA_SG_GCL_GS_CFG_IPS, x)
#define ANA_SG_GCL_GS_CFG_IPS_GET(x)\
	FIELD_GET(ANA_SG_GCL_GS_CFG_IPS, x)

/*      ANA:SG_CONFIG:SG_GCL_TI_CONFIG */
#define ANA_SG_GCL_TI_CFG(r)      __REG(TARGET_ANA, 0, 1, 28416, 0, 1, 128, 16, r, 4, 4)

/*      ANA:SG_CONFIG:SG_GCL_OCT_CONFIG */
#define ANA_SG_GCL_OCT_CFG(r)     __REG(TARGET_ANA, 0, 1, 28416, 0, 1, 128, 32, r, 4, 4)

/*      ANA:SG_STATUS:SG_STATUS_REG_1 */
#define ANA_SG_STS_1              __REG(TARGET_ANA, 0, 1, 27424, 0, 1, 16, 0, 0, 1, 4)

/*      ANA:SG_STATUS:SG_STATUS_REG_2 */
#define ANA_SG_STS_2              __REG(TARGET_ANA, 0, 1, 27424, 0, 1, 16, 4, 0, 1, 4)

/*      ANA:SG_STATUS:SG_STATUS_REG_3 */
#define ANA_SG_STS_3              __REG(TARGET_ANA, 0, 1, 27424, 0, 1, 16, 8, 0, 1, 4)

#define ANA_SG_STS_3_GCL_OCTET_INDEX             GENMASK(27, 25)
#define ANA_SG_STS_3_GCL_OCTET_INDEX_SET(x)\
	FIELD_PREP(ANA_SG_STS_3_GCL_OCTET_INDEX, x)
#define ANA_SG_STS_3_GCL_OCTET_INDEX_GET(x)\
	FIELD_GET(ANA_SG_STS_3_GCL_OCTET_INDEX, x)

#define ANA_SG_STS_3_CONFIG_PENDING              BIT(24)
#define ANA_SG_STS_3_CONFIG_PENDING_SET(x)\
	FIELD_PREP(ANA_SG_STS_3_CONFIG_PENDING, x)
#define ANA_SG_STS_3_CONFIG_PENDING_GET(x)\
	FIELD_GET(ANA_SG_STS_3_CONFIG_PENDING, x)

#define ANA_SG_STS_3_IPS                         GENMASK(23, 20)
#define ANA_SG_STS_3_IPS_SET(x)\
	FIELD_PREP(ANA_SG_STS_3_IPS, x)
#define ANA_SG_STS_3_IPS_GET(x)\
	FIELD_GET(ANA_SG_STS_3_IPS, x)

#define ANA_SG_STS_3_GATE_STATE                  BIT(16)
#define ANA_SG_STS_3_GATE_STATE_SET(x)\
	FIELD_PREP(ANA_SG_STS_3_GATE_STATE, x)
#define ANA_SG_STS_3_GATE_STATE_GET(x)\
	FIELD_GET(ANA_SG_STS_3_GATE_STATE, x)

#define ANA_SG_STS_3_CFG_CHG_TIME_SEC_MSB        GENMASK(15, 0)
#define ANA_SG_STS_3_CFG_CHG_TIME_SEC_MSB_SET(x)\
	FIELD_PREP(ANA_SG_STS_3_CFG_CHG_TIME_SEC_MSB, x)
#define ANA_SG_STS_3_CFG_CHG_TIME_SEC_MSB_GET(x)\
	FIELD_GET(ANA_SG_STS_3_CFG_CHG_TIME_SEC_MSB, x)

/*      ANA:SG_STATUS:SG_STATUS_REG_4 */
#define ANA_SG_STS_4              __REG(TARGET_ANA, 0, 1, 27424, 0, 1, 16, 12, 0, 1, 4)

/*      ANA:PORT:VLAN_CFG */
#define ANA_VLAN_CFG(g)           __REG(TARGET_ANA, 0, 1, 28672, g, 9, 128, 0, 0, 1, 4)

#define ANA_VLAN_CFG_VLAN_PFC_ENA                BIT(21)
#define ANA_VLAN_CFG_VLAN_PFC_ENA_SET(x)\
	FIELD_PREP(ANA_VLAN_CFG_VLAN_PFC_ENA, x)
#define ANA_VLAN_CFG_VLAN_PFC_ENA_GET(x)\
	FIELD_GET(ANA_VLAN_CFG_VLAN_PFC_ENA, x)

#define ANA_VLAN_CFG_VLAN_AWARE_ENA              BIT(20)
#define ANA_VLAN_CFG_VLAN_AWARE_ENA_SET(x)\
	FIELD_PREP(ANA_VLAN_CFG_VLAN_AWARE_ENA, x)
#define ANA_VLAN_CFG_VLAN_AWARE_ENA_GET(x)\
	FIELD_GET(ANA_VLAN_CFG_VLAN_AWARE_ENA, x)

#define ANA_VLAN_CFG_VLAN_POP_CNT                GENMASK(19, 18)
#define ANA_VLAN_CFG_VLAN_POP_CNT_SET(x)\
	FIELD_PREP(ANA_VLAN_CFG_VLAN_POP_CNT, x)
#define ANA_VLAN_CFG_VLAN_POP_CNT_GET(x)\
	FIELD_GET(ANA_VLAN_CFG_VLAN_POP_CNT, x)

#define ANA_VLAN_CFG_VLAN_INNER_TAG_ENA          BIT(17)
#define ANA_VLAN_CFG_VLAN_INNER_TAG_ENA_SET(x)\
	FIELD_PREP(ANA_VLAN_CFG_VLAN_INNER_TAG_ENA, x)
#define ANA_VLAN_CFG_VLAN_INNER_TAG_ENA_GET(x)\
	FIELD_GET(ANA_VLAN_CFG_VLAN_INNER_TAG_ENA, x)

#define ANA_VLAN_CFG_VLAN_TAG_TYPE               BIT(16)
#define ANA_VLAN_CFG_VLAN_TAG_TYPE_SET(x)\
	FIELD_PREP(ANA_VLAN_CFG_VLAN_TAG_TYPE, x)
#define ANA_VLAN_CFG_VLAN_TAG_TYPE_GET(x)\
	FIELD_GET(ANA_VLAN_CFG_VLAN_TAG_TYPE, x)

#define ANA_VLAN_CFG_VLAN_PCP                    GENMASK(15, 13)
#define ANA_VLAN_CFG_VLAN_PCP_SET(x)\
	FIELD_PREP(ANA_VLAN_CFG_VLAN_PCP, x)
#define ANA_VLAN_CFG_VLAN_PCP_GET(x)\
	FIELD_GET(ANA_VLAN_CFG_VLAN_PCP, x)

#define ANA_VLAN_CFG_VLAN_DEI                    BIT(12)
#define ANA_VLAN_CFG_VLAN_DEI_SET(x)\
	FIELD_PREP(ANA_VLAN_CFG_VLAN_DEI, x)
#define ANA_VLAN_CFG_VLAN_DEI_GET(x)\
	FIELD_GET(ANA_VLAN_CFG_VLAN_DEI, x)

#define ANA_VLAN_CFG_VLAN_VID                    GENMASK(11, 0)
#define ANA_VLAN_CFG_VLAN_VID_SET(x)\
	FIELD_PREP(ANA_VLAN_CFG_VLAN_VID, x)
#define ANA_VLAN_CFG_VLAN_VID_GET(x)\
	FIELD_GET(ANA_VLAN_CFG_VLAN_VID, x)

/*      ANA:PORT:DROP_CFG */
#define ANA_DROP_CFG(g)           __REG(TARGET_ANA, 0, 1, 28672, g, 9, 128, 4, 0, 1, 4)

#define ANA_DROP_CFG_DROP_UNTAGGED_ENA           BIT(6)
#define ANA_DROP_CFG_DROP_UNTAGGED_ENA_SET(x)\
	FIELD_PREP(ANA_DROP_CFG_DROP_UNTAGGED_ENA, x)
#define ANA_DROP_CFG_DROP_UNTAGGED_ENA_GET(x)\
	FIELD_GET(ANA_DROP_CFG_DROP_UNTAGGED_ENA, x)

#define ANA_DROP_CFG_DROP_S_TAGGED_ENA           BIT(5)
#define ANA_DROP_CFG_DROP_S_TAGGED_ENA_SET(x)\
	FIELD_PREP(ANA_DROP_CFG_DROP_S_TAGGED_ENA, x)
#define ANA_DROP_CFG_DROP_S_TAGGED_ENA_GET(x)\
	FIELD_GET(ANA_DROP_CFG_DROP_S_TAGGED_ENA, x)

#define ANA_DROP_CFG_DROP_C_TAGGED_ENA           BIT(4)
#define ANA_DROP_CFG_DROP_C_TAGGED_ENA_SET(x)\
	FIELD_PREP(ANA_DROP_CFG_DROP_C_TAGGED_ENA, x)
#define ANA_DROP_CFG_DROP_C_TAGGED_ENA_GET(x)\
	FIELD_GET(ANA_DROP_CFG_DROP_C_TAGGED_ENA, x)

#define ANA_DROP_CFG_DROP_PRIO_S_TAGGED_ENA      BIT(3)
#define ANA_DROP_CFG_DROP_PRIO_S_TAGGED_ENA_SET(x)\
	FIELD_PREP(ANA_DROP_CFG_DROP_PRIO_S_TAGGED_ENA, x)
#define ANA_DROP_CFG_DROP_PRIO_S_TAGGED_ENA_GET(x)\
	FIELD_GET(ANA_DROP_CFG_DROP_PRIO_S_TAGGED_ENA, x)

#define ANA_DROP_CFG_DROP_PRIO_C_TAGGED_ENA      BIT(2)
#define ANA_DROP_CFG_DROP_PRIO_C_TAGGED_ENA_SET(x)\
	FIELD_PREP(ANA_DROP_CFG_DROP_PRIO_C_TAGGED_ENA, x)
#define ANA_DROP_CFG_DROP_PRIO_C_TAGGED_ENA_GET(x)\
	FIELD_GET(ANA_DROP_CFG_DROP_PRIO_C_TAGGED_ENA, x)

#define ANA_DROP_CFG_DROP_NULL_MAC_ENA           BIT(1)
#define ANA_DROP_CFG_DROP_NULL_MAC_ENA_SET(x)\
	FIELD_PREP(ANA_DROP_CFG_DROP_NULL_MAC_ENA, x)
#define ANA_DROP_CFG_DROP_NULL_MAC_ENA_GET(x)\
	FIELD_GET(ANA_DROP_CFG_DROP_NULL_MAC_ENA, x)

#define ANA_DROP_CFG_DROP_MC_SMAC_ENA            BIT(0)
#define ANA_DROP_CFG_DROP_MC_SMAC_ENA_SET(x)\
	FIELD_PREP(ANA_DROP_CFG_DROP_MC_SMAC_ENA, x)
#define ANA_DROP_CFG_DROP_MC_SMAC_ENA_GET(x)\
	FIELD_GET(ANA_DROP_CFG_DROP_MC_SMAC_ENA, x)

/*      ANA:PORT:QOS_CFG */
#define ANA_QOS_CFG(g)            __REG(TARGET_ANA, 0, 1, 28672, g, 9, 128, 8, 0, 1, 4)

#define ANA_QOS_CFG_DEI_STAG_ONLY_ENA            BIT(9)
#define ANA_QOS_CFG_DEI_STAG_ONLY_ENA_SET(x)\
	FIELD_PREP(ANA_QOS_CFG_DEI_STAG_ONLY_ENA, x)
#define ANA_QOS_CFG_DEI_STAG_ONLY_ENA_GET(x)\
	FIELD_GET(ANA_QOS_CFG_DEI_STAG_ONLY_ENA, x)

#define ANA_QOS_CFG_DP_DEFAULT_VAL               BIT(8)
#define ANA_QOS_CFG_DP_DEFAULT_VAL_SET(x)\
	FIELD_PREP(ANA_QOS_CFG_DP_DEFAULT_VAL, x)
#define ANA_QOS_CFG_DP_DEFAULT_VAL_GET(x)\
	FIELD_GET(ANA_QOS_CFG_DP_DEFAULT_VAL, x)

#define ANA_QOS_CFG_QOS_DEFAULT_VAL              GENMASK(7, 5)
#define ANA_QOS_CFG_QOS_DEFAULT_VAL_SET(x)\
	FIELD_PREP(ANA_QOS_CFG_QOS_DEFAULT_VAL, x)
#define ANA_QOS_CFG_QOS_DEFAULT_VAL_GET(x)\
	FIELD_GET(ANA_QOS_CFG_QOS_DEFAULT_VAL, x)

#define ANA_QOS_CFG_QOS_DSCP_ENA                 BIT(4)
#define ANA_QOS_CFG_QOS_DSCP_ENA_SET(x)\
	FIELD_PREP(ANA_QOS_CFG_QOS_DSCP_ENA, x)
#define ANA_QOS_CFG_QOS_DSCP_ENA_GET(x)\
	FIELD_GET(ANA_QOS_CFG_QOS_DSCP_ENA, x)

#define ANA_QOS_CFG_QOS_PCP_ENA                  BIT(3)
#define ANA_QOS_CFG_QOS_PCP_ENA_SET(x)\
	FIELD_PREP(ANA_QOS_CFG_QOS_PCP_ENA, x)
#define ANA_QOS_CFG_QOS_PCP_ENA_GET(x)\
	FIELD_GET(ANA_QOS_CFG_QOS_PCP_ENA, x)

#define ANA_QOS_CFG_DSCP_TRANSLATE_ENA           BIT(2)
#define ANA_QOS_CFG_DSCP_TRANSLATE_ENA_SET(x)\
	FIELD_PREP(ANA_QOS_CFG_DSCP_TRANSLATE_ENA, x)
#define ANA_QOS_CFG_DSCP_TRANSLATE_ENA_GET(x)\
	FIELD_GET(ANA_QOS_CFG_DSCP_TRANSLATE_ENA, x)

#define ANA_QOS_CFG_DSCP_REWR_CFG                GENMASK(1, 0)
#define ANA_QOS_CFG_DSCP_REWR_CFG_SET(x)\
	FIELD_PREP(ANA_QOS_CFG_DSCP_REWR_CFG, x)
#define ANA_QOS_CFG_DSCP_REWR_CFG_GET(x)\
	FIELD_GET(ANA_QOS_CFG_DSCP_REWR_CFG, x)

/*      ANA:PORT:VCAP_CFG */
#define ANA_VCAP_CFG(g)           __REG(TARGET_ANA, 0, 1, 28672, g, 9, 128, 12, 0, 1, 4)

#define ANA_VCAP_CFG_S1_SMAC_ENA                 GENMASK(17, 15)
#define ANA_VCAP_CFG_S1_SMAC_ENA_SET(x)\
	FIELD_PREP(ANA_VCAP_CFG_S1_SMAC_ENA, x)
#define ANA_VCAP_CFG_S1_SMAC_ENA_GET(x)\
	FIELD_GET(ANA_VCAP_CFG_S1_SMAC_ENA, x)

#define ANA_VCAP_CFG_S1_ENA                      BIT(14)
#define ANA_VCAP_CFG_S1_ENA_SET(x)\
	FIELD_PREP(ANA_VCAP_CFG_S1_ENA, x)
#define ANA_VCAP_CFG_S1_ENA_GET(x)\
	FIELD_GET(ANA_VCAP_CFG_S1_ENA, x)

#define ANA_VCAP_CFG_S1_DMAC_DIP_ENA             GENMASK(13, 11)
#define ANA_VCAP_CFG_S1_DMAC_DIP_ENA_SET(x)\
	FIELD_PREP(ANA_VCAP_CFG_S1_DMAC_DIP_ENA, x)
#define ANA_VCAP_CFG_S1_DMAC_DIP_ENA_GET(x)\
	FIELD_GET(ANA_VCAP_CFG_S1_DMAC_DIP_ENA, x)

#define ANA_VCAP_CFG_S1_VLAN_INNER_TAG_ENA       GENMASK(10, 8)
#define ANA_VCAP_CFG_S1_VLAN_INNER_TAG_ENA_SET(x)\
	FIELD_PREP(ANA_VCAP_CFG_S1_VLAN_INNER_TAG_ENA, x)
#define ANA_VCAP_CFG_S1_VLAN_INNER_TAG_ENA_GET(x)\
	FIELD_GET(ANA_VCAP_CFG_S1_VLAN_INNER_TAG_ENA, x)

#define ANA_VCAP_CFG_PAG_VAL                     GENMASK(7, 0)
#define ANA_VCAP_CFG_PAG_VAL_SET(x)\
	FIELD_PREP(ANA_VCAP_CFG_PAG_VAL, x)
#define ANA_VCAP_CFG_PAG_VAL_GET(x)\
	FIELD_GET(ANA_VCAP_CFG_PAG_VAL, x)

/*      ANA:PORT:VCAP_S1_KEY_CFG */
#define ANA_VCAP_S1_CFG(g, r)     __REG(TARGET_ANA, 0, 1, 28672, g, 9, 128, 16, r, 3, 4)

#define ANA_VCAP_S1_CFG_KEY_RT_CFG               GENMASK(11, 9)
#define ANA_VCAP_S1_CFG_KEY_RT_CFG_SET(x)\
	FIELD_PREP(ANA_VCAP_S1_CFG_KEY_RT_CFG, x)
#define ANA_VCAP_S1_CFG_KEY_RT_CFG_GET(x)\
	FIELD_GET(ANA_VCAP_S1_CFG_KEY_RT_CFG, x)

#define ANA_VCAP_S1_CFG_KEY_IP6_CFG              GENMASK(8, 6)
#define ANA_VCAP_S1_CFG_KEY_IP6_CFG_SET(x)\
	FIELD_PREP(ANA_VCAP_S1_CFG_KEY_IP6_CFG, x)
#define ANA_VCAP_S1_CFG_KEY_IP6_CFG_GET(x)\
	FIELD_GET(ANA_VCAP_S1_CFG_KEY_IP6_CFG, x)

#define ANA_VCAP_S1_CFG_KEY_IP4_CFG              GENMASK(5, 3)
#define ANA_VCAP_S1_CFG_KEY_IP4_CFG_SET(x)\
	FIELD_PREP(ANA_VCAP_S1_CFG_KEY_IP4_CFG, x)
#define ANA_VCAP_S1_CFG_KEY_IP4_CFG_GET(x)\
	FIELD_GET(ANA_VCAP_S1_CFG_KEY_IP4_CFG, x)

#define ANA_VCAP_S1_CFG_KEY_OTHER_CFG            GENMASK(2, 0)
#define ANA_VCAP_S1_CFG_KEY_OTHER_CFG_SET(x)\
	FIELD_PREP(ANA_VCAP_S1_CFG_KEY_OTHER_CFG, x)
#define ANA_VCAP_S1_CFG_KEY_OTHER_CFG_GET(x)\
	FIELD_GET(ANA_VCAP_S1_CFG_KEY_OTHER_CFG, x)

/*      ANA:PORT:VCAP_S2_CFG */
#define ANA_VCAP_S2_CFG(g)        __REG(TARGET_ANA, 0, 1, 28672, g, 9, 128, 28, 0, 1, 4)

#define ANA_VCAP_S2_CFG_ISDX_ENA                 GENMASK(20, 19)
#define ANA_VCAP_S2_CFG_ISDX_ENA_SET(x)\
	FIELD_PREP(ANA_VCAP_S2_CFG_ISDX_ENA, x)
#define ANA_VCAP_S2_CFG_ISDX_ENA_GET(x)\
	FIELD_GET(ANA_VCAP_S2_CFG_ISDX_ENA, x)

#define ANA_VCAP_S2_CFG_UDP_PAYLOAD_ENA          GENMASK(18, 17)
#define ANA_VCAP_S2_CFG_UDP_PAYLOAD_ENA_SET(x)\
	FIELD_PREP(ANA_VCAP_S2_CFG_UDP_PAYLOAD_ENA, x)
#define ANA_VCAP_S2_CFG_UDP_PAYLOAD_ENA_GET(x)\
	FIELD_GET(ANA_VCAP_S2_CFG_UDP_PAYLOAD_ENA, x)

#define ANA_VCAP_S2_CFG_ETYPE_PAYLOAD_ENA        GENMASK(16, 15)
#define ANA_VCAP_S2_CFG_ETYPE_PAYLOAD_ENA_SET(x)\
	FIELD_PREP(ANA_VCAP_S2_CFG_ETYPE_PAYLOAD_ENA, x)
#define ANA_VCAP_S2_CFG_ETYPE_PAYLOAD_ENA_GET(x)\
	FIELD_GET(ANA_VCAP_S2_CFG_ETYPE_PAYLOAD_ENA, x)

#define ANA_VCAP_S2_CFG_ENA                      BIT(14)
#define ANA_VCAP_S2_CFG_ENA_SET(x)\
	FIELD_PREP(ANA_VCAP_S2_CFG_ENA, x)
#define ANA_VCAP_S2_CFG_ENA_GET(x)\
	FIELD_GET(ANA_VCAP_S2_CFG_ENA, x)

#define ANA_VCAP_S2_CFG_SNAP_DIS                 GENMASK(13, 12)
#define ANA_VCAP_S2_CFG_SNAP_DIS_SET(x)\
	FIELD_PREP(ANA_VCAP_S2_CFG_SNAP_DIS, x)
#define ANA_VCAP_S2_CFG_SNAP_DIS_GET(x)\
	FIELD_GET(ANA_VCAP_S2_CFG_SNAP_DIS, x)

#define ANA_VCAP_S2_CFG_ARP_DIS                  GENMASK(11, 10)
#define ANA_VCAP_S2_CFG_ARP_DIS_SET(x)\
	FIELD_PREP(ANA_VCAP_S2_CFG_ARP_DIS, x)
#define ANA_VCAP_S2_CFG_ARP_DIS_GET(x)\
	FIELD_GET(ANA_VCAP_S2_CFG_ARP_DIS, x)

#define ANA_VCAP_S2_CFG_IP_TCPUDP_DIS            GENMASK(9, 8)
#define ANA_VCAP_S2_CFG_IP_TCPUDP_DIS_SET(x)\
	FIELD_PREP(ANA_VCAP_S2_CFG_IP_TCPUDP_DIS, x)
#define ANA_VCAP_S2_CFG_IP_TCPUDP_DIS_GET(x)\
	FIELD_GET(ANA_VCAP_S2_CFG_IP_TCPUDP_DIS, x)

#define ANA_VCAP_S2_CFG_IP_OTHER_DIS             GENMASK(7, 6)
#define ANA_VCAP_S2_CFG_IP_OTHER_DIS_SET(x)\
	FIELD_PREP(ANA_VCAP_S2_CFG_IP_OTHER_DIS, x)
#define ANA_VCAP_S2_CFG_IP_OTHER_DIS_GET(x)\
	FIELD_GET(ANA_VCAP_S2_CFG_IP_OTHER_DIS, x)

#define ANA_VCAP_S2_CFG_IP6_CFG                  GENMASK(5, 2)
#define ANA_VCAP_S2_CFG_IP6_CFG_SET(x)\
	FIELD_PREP(ANA_VCAP_S2_CFG_IP6_CFG, x)
#define ANA_VCAP_S2_CFG_IP6_CFG_GET(x)\
	FIELD_GET(ANA_VCAP_S2_CFG_IP6_CFG, x)

#define ANA_VCAP_S2_CFG_OAM_DIS                  GENMASK(1, 0)
#define ANA_VCAP_S2_CFG_OAM_DIS_SET(x)\
	FIELD_PREP(ANA_VCAP_S2_CFG_OAM_DIS, x)
#define ANA_VCAP_S2_CFG_OAM_DIS_GET(x)\
	FIELD_GET(ANA_VCAP_S2_CFG_OAM_DIS, x)

/*      ANA:PORT:QOS_PCP_DEI_MAP_CFG */
#define ANA_PCP_DEI_CFG(g, r)     __REG(TARGET_ANA, 0, 1, 28672, g, 9, 128, 32, r, 16, 4)

#define ANA_PCP_DEI_CFG_DP_PCP_DEI_VAL           BIT(3)
#define ANA_PCP_DEI_CFG_DP_PCP_DEI_VAL_SET(x)\
	FIELD_PREP(ANA_PCP_DEI_CFG_DP_PCP_DEI_VAL, x)
#define ANA_PCP_DEI_CFG_DP_PCP_DEI_VAL_GET(x)\
	FIELD_GET(ANA_PCP_DEI_CFG_DP_PCP_DEI_VAL, x)

#define ANA_PCP_DEI_CFG_QOS_PCP_DEI_VAL          GENMASK(2, 0)
#define ANA_PCP_DEI_CFG_QOS_PCP_DEI_VAL_SET(x)\
	FIELD_PREP(ANA_PCP_DEI_CFG_QOS_PCP_DEI_VAL, x)
#define ANA_PCP_DEI_CFG_QOS_PCP_DEI_VAL_GET(x)\
	FIELD_GET(ANA_PCP_DEI_CFG_QOS_PCP_DEI_VAL, x)

/*      ANA:PORT:CPU_FWD_CFG */
#define ANA_CPU_FWD_CFG(g)        __REG(TARGET_ANA, 0, 1, 28672, g, 9, 128, 96, 0, 1, 4)

#define ANA_CPU_FWD_CFG_VRAP_REDIR_ENA           BIT(7)
#define ANA_CPU_FWD_CFG_VRAP_REDIR_ENA_SET(x)\
	FIELD_PREP(ANA_CPU_FWD_CFG_VRAP_REDIR_ENA, x)
#define ANA_CPU_FWD_CFG_VRAP_REDIR_ENA_GET(x)\
	FIELD_GET(ANA_CPU_FWD_CFG_VRAP_REDIR_ENA, x)

#define ANA_CPU_FWD_CFG_MLD_REDIR_ENA            BIT(6)
#define ANA_CPU_FWD_CFG_MLD_REDIR_ENA_SET(x)\
	FIELD_PREP(ANA_CPU_FWD_CFG_MLD_REDIR_ENA, x)
#define ANA_CPU_FWD_CFG_MLD_REDIR_ENA_GET(x)\
	FIELD_GET(ANA_CPU_FWD_CFG_MLD_REDIR_ENA, x)

#define ANA_CPU_FWD_CFG_IGMP_REDIR_ENA           BIT(5)
#define ANA_CPU_FWD_CFG_IGMP_REDIR_ENA_SET(x)\
	FIELD_PREP(ANA_CPU_FWD_CFG_IGMP_REDIR_ENA, x)
#define ANA_CPU_FWD_CFG_IGMP_REDIR_ENA_GET(x)\
	FIELD_GET(ANA_CPU_FWD_CFG_IGMP_REDIR_ENA, x)

#define ANA_CPU_FWD_CFG_IPMC_CTRL_COPY_ENA       BIT(4)
#define ANA_CPU_FWD_CFG_IPMC_CTRL_COPY_ENA_SET(x)\
	FIELD_PREP(ANA_CPU_FWD_CFG_IPMC_CTRL_COPY_ENA, x)
#define ANA_CPU_FWD_CFG_IPMC_CTRL_COPY_ENA_GET(x)\
	FIELD_GET(ANA_CPU_FWD_CFG_IPMC_CTRL_COPY_ENA, x)

#define ANA_CPU_FWD_CFG_SRC_COPY_ENA             BIT(3)
#define ANA_CPU_FWD_CFG_SRC_COPY_ENA_SET(x)\
	FIELD_PREP(ANA_CPU_FWD_CFG_SRC_COPY_ENA, x)
#define ANA_CPU_FWD_CFG_SRC_COPY_ENA_GET(x)\
	FIELD_GET(ANA_CPU_FWD_CFG_SRC_COPY_ENA, x)

#define ANA_CPU_FWD_CFG_ALLBRIDGE_DROP_ENA       BIT(2)
#define ANA_CPU_FWD_CFG_ALLBRIDGE_DROP_ENA_SET(x)\
	FIELD_PREP(ANA_CPU_FWD_CFG_ALLBRIDGE_DROP_ENA, x)
#define ANA_CPU_FWD_CFG_ALLBRIDGE_DROP_ENA_GET(x)\
	FIELD_GET(ANA_CPU_FWD_CFG_ALLBRIDGE_DROP_ENA, x)

#define ANA_CPU_FWD_CFG_ALLBRIDGE_REDIR_ENA      BIT(1)
#define ANA_CPU_FWD_CFG_ALLBRIDGE_REDIR_ENA_SET(x)\
	FIELD_PREP(ANA_CPU_FWD_CFG_ALLBRIDGE_REDIR_ENA, x)
#define ANA_CPU_FWD_CFG_ALLBRIDGE_REDIR_ENA_GET(x)\
	FIELD_GET(ANA_CPU_FWD_CFG_ALLBRIDGE_REDIR_ENA, x)

#define ANA_CPU_FWD_CFG_OAM_ENA                  BIT(0)
#define ANA_CPU_FWD_CFG_OAM_ENA_SET(x)\
	FIELD_PREP(ANA_CPU_FWD_CFG_OAM_ENA, x)
#define ANA_CPU_FWD_CFG_OAM_ENA_GET(x)\
	FIELD_GET(ANA_CPU_FWD_CFG_OAM_ENA, x)

/*      ANA:PORT:CPU_FWD_BPDU_CFG */
#define ANA_CPU_FWD_BPDU_CFG(g)   __REG(TARGET_ANA, 0, 1, 28672, g, 9, 128, 100, 0, 1, 4)

#define ANA_CPU_FWD_BPDU_CFG_BPDU_DROP_ENA       GENMASK(31, 16)
#define ANA_CPU_FWD_BPDU_CFG_BPDU_DROP_ENA_SET(x)\
	FIELD_PREP(ANA_CPU_FWD_BPDU_CFG_BPDU_DROP_ENA, x)
#define ANA_CPU_FWD_BPDU_CFG_BPDU_DROP_ENA_GET(x)\
	FIELD_GET(ANA_CPU_FWD_BPDU_CFG_BPDU_DROP_ENA, x)

#define ANA_CPU_FWD_BPDU_CFG_BPDU_REDIR_ENA      GENMASK(15, 0)
#define ANA_CPU_FWD_BPDU_CFG_BPDU_REDIR_ENA_SET(x)\
	FIELD_PREP(ANA_CPU_FWD_BPDU_CFG_BPDU_REDIR_ENA, x)
#define ANA_CPU_FWD_BPDU_CFG_BPDU_REDIR_ENA_GET(x)\
	FIELD_GET(ANA_CPU_FWD_BPDU_CFG_BPDU_REDIR_ENA, x)

/*      ANA:PORT:PORT_CFG */
#define ANA_PORT_CFG(g)           __REG(TARGET_ANA, 0, 1, 28672, g, 9, 128, 112, 0, 1, 4)

#define ANA_PORT_CFG_SRC_MIRROR_ENA              BIT(13)
#define ANA_PORT_CFG_SRC_MIRROR_ENA_SET(x)\
	FIELD_PREP(ANA_PORT_CFG_SRC_MIRROR_ENA, x)
#define ANA_PORT_CFG_SRC_MIRROR_ENA_GET(x)\
	FIELD_GET(ANA_PORT_CFG_SRC_MIRROR_ENA, x)

#define ANA_PORT_CFG_LIMIT_DROP                  BIT(12)
#define ANA_PORT_CFG_LIMIT_DROP_SET(x)\
	FIELD_PREP(ANA_PORT_CFG_LIMIT_DROP, x)
#define ANA_PORT_CFG_LIMIT_DROP_GET(x)\
	FIELD_GET(ANA_PORT_CFG_LIMIT_DROP, x)

#define ANA_PORT_CFG_LIMIT_CPU                   BIT(11)
#define ANA_PORT_CFG_LIMIT_CPU_SET(x)\
	FIELD_PREP(ANA_PORT_CFG_LIMIT_CPU, x)
#define ANA_PORT_CFG_LIMIT_CPU_GET(x)\
	FIELD_GET(ANA_PORT_CFG_LIMIT_CPU, x)

#define ANA_PORT_CFG_LOCKED_PORTMOVE_DROP        BIT(10)
#define ANA_PORT_CFG_LOCKED_PORTMOVE_DROP_SET(x)\
	FIELD_PREP(ANA_PORT_CFG_LOCKED_PORTMOVE_DROP, x)
#define ANA_PORT_CFG_LOCKED_PORTMOVE_DROP_GET(x)\
	FIELD_GET(ANA_PORT_CFG_LOCKED_PORTMOVE_DROP, x)

#define ANA_PORT_CFG_LOCKED_PORTMOVE_CPU         BIT(9)
#define ANA_PORT_CFG_LOCKED_PORTMOVE_CPU_SET(x)\
	FIELD_PREP(ANA_PORT_CFG_LOCKED_PORTMOVE_CPU, x)
#define ANA_PORT_CFG_LOCKED_PORTMOVE_CPU_GET(x)\
	FIELD_GET(ANA_PORT_CFG_LOCKED_PORTMOVE_CPU, x)

#define ANA_PORT_CFG_LEARNDROP                   BIT(8)
#define ANA_PORT_CFG_LEARNDROP_SET(x)\
	FIELD_PREP(ANA_PORT_CFG_LEARNDROP, x)
#define ANA_PORT_CFG_LEARNDROP_GET(x)\
	FIELD_GET(ANA_PORT_CFG_LEARNDROP, x)

#define ANA_PORT_CFG_LEARNCPU                    BIT(7)
#define ANA_PORT_CFG_LEARNCPU_SET(x)\
	FIELD_PREP(ANA_PORT_CFG_LEARNCPU, x)
#define ANA_PORT_CFG_LEARNCPU_GET(x)\
	FIELD_GET(ANA_PORT_CFG_LEARNCPU, x)

#define ANA_PORT_CFG_LEARNAUTO                   BIT(6)
#define ANA_PORT_CFG_LEARNAUTO_SET(x)\
	FIELD_PREP(ANA_PORT_CFG_LEARNAUTO, x)
#define ANA_PORT_CFG_LEARNAUTO_GET(x)\
	FIELD_GET(ANA_PORT_CFG_LEARNAUTO, x)

#define ANA_PORT_CFG_LEARN_ENA                   BIT(5)
#define ANA_PORT_CFG_LEARN_ENA_SET(x)\
	FIELD_PREP(ANA_PORT_CFG_LEARN_ENA, x)
#define ANA_PORT_CFG_LEARN_ENA_GET(x)\
	FIELD_GET(ANA_PORT_CFG_LEARN_ENA, x)

#define ANA_PORT_CFG_RECV_ENA                    BIT(4)
#define ANA_PORT_CFG_RECV_ENA_SET(x)\
	FIELD_PREP(ANA_PORT_CFG_RECV_ENA, x)
#define ANA_PORT_CFG_RECV_ENA_GET(x)\
	FIELD_GET(ANA_PORT_CFG_RECV_ENA, x)

#define ANA_PORT_CFG_PORTID_VAL                  GENMASK(3, 0)
#define ANA_PORT_CFG_PORTID_VAL_SET(x)\
	FIELD_PREP(ANA_PORT_CFG_PORTID_VAL, x)
#define ANA_PORT_CFG_PORTID_VAL_GET(x)\
	FIELD_GET(ANA_PORT_CFG_PORTID_VAL, x)

/*      ANA:PORT:POL_CFG */
#define ANA_POL_CFG(g)            __REG(TARGET_ANA, 0, 1, 28672, g, 9, 128, 116, 0, 1, 4)

#define ANA_POL_CFG_POL_CPU_REDIR_8021           BIT(19)
#define ANA_POL_CFG_POL_CPU_REDIR_8021_SET(x)\
	FIELD_PREP(ANA_POL_CFG_POL_CPU_REDIR_8021, x)
#define ANA_POL_CFG_POL_CPU_REDIR_8021_GET(x)\
	FIELD_GET(ANA_POL_CFG_POL_CPU_REDIR_8021, x)

#define ANA_POL_CFG_POL_CPU_REDIR_IP             BIT(18)
#define ANA_POL_CFG_POL_CPU_REDIR_IP_SET(x)\
	FIELD_PREP(ANA_POL_CFG_POL_CPU_REDIR_IP, x)
#define ANA_POL_CFG_POL_CPU_REDIR_IP_GET(x)\
	FIELD_GET(ANA_POL_CFG_POL_CPU_REDIR_IP, x)

#define ANA_POL_CFG_PORT_POL_ENA                 BIT(17)
#define ANA_POL_CFG_PORT_POL_ENA_SET(x)\
	FIELD_PREP(ANA_POL_CFG_PORT_POL_ENA, x)
#define ANA_POL_CFG_PORT_POL_ENA_GET(x)\
	FIELD_GET(ANA_POL_CFG_PORT_POL_ENA, x)

#define ANA_POL_CFG_QUEUE_POL_ENA                GENMASK(16, 9)
#define ANA_POL_CFG_QUEUE_POL_ENA_SET(x)\
	FIELD_PREP(ANA_POL_CFG_QUEUE_POL_ENA, x)
#define ANA_POL_CFG_QUEUE_POL_ENA_GET(x)\
	FIELD_GET(ANA_POL_CFG_QUEUE_POL_ENA, x)

#define ANA_POL_CFG_POL_ORDER                    GENMASK(8, 0)
#define ANA_POL_CFG_POL_ORDER_SET(x)\
	FIELD_PREP(ANA_POL_CFG_POL_ORDER, x)
#define ANA_POL_CFG_POL_ORDER_GET(x)\
	FIELD_GET(ANA_POL_CFG_POL_ORDER, x)

/*      ANA:PORT:OAM_CFG */
#define ANA_OAM_CFG(g)            __REG(TARGET_ANA, 0, 1, 28672, g, 9, 128, 124, 0, 1, 4)

#define ANA_OAM_CFG_DLR_ENA                      BIT(3)
#define ANA_OAM_CFG_DLR_ENA_SET(x)\
	FIELD_PREP(ANA_OAM_CFG_DLR_ENA, x)
#define ANA_OAM_CFG_DLR_ENA_GET(x)\
	FIELD_GET(ANA_OAM_CFG_DLR_ENA, x)

#define ANA_OAM_CFG_MRP_ENA                      BIT(2)
#define ANA_OAM_CFG_MRP_ENA_SET(x)\
	FIELD_PREP(ANA_OAM_CFG_MRP_ENA, x)
#define ANA_OAM_CFG_MRP_ENA_GET(x)\
	FIELD_GET(ANA_OAM_CFG_MRP_ENA, x)

#define ANA_OAM_CFG_OAM_CFG                      GENMASK(1, 0)
#define ANA_OAM_CFG_OAM_CFG_SET(x)\
	FIELD_PREP(ANA_OAM_CFG_OAM_CFG, x)
#define ANA_OAM_CFG_OAM_CFG_GET(x)\
	FIELD_GET(ANA_OAM_CFG_OAM_CFG, x)

/*      ANA:PFC:PFC_CFG */
#define ANA_PFC_CFG(g)            __REG(TARGET_ANA, 0, 1, 30720, g, 8, 64, 0, 0, 1, 4)

#define ANA_PFC_CFG_RX_PFC_ENA                   GENMASK(9, 2)
#define ANA_PFC_CFG_RX_PFC_ENA_SET(x)\
	FIELD_PREP(ANA_PFC_CFG_RX_PFC_ENA, x)
#define ANA_PFC_CFG_RX_PFC_ENA_GET(x)\
	FIELD_GET(ANA_PFC_CFG_RX_PFC_ENA, x)

#define ANA_PFC_CFG_FC_LINK_SPEED                GENMASK(1, 0)
#define ANA_PFC_CFG_FC_LINK_SPEED_SET(x)\
	FIELD_PREP(ANA_PFC_CFG_FC_LINK_SPEED, x)
#define ANA_PFC_CFG_FC_LINK_SPEED_GET(x)\
	FIELD_GET(ANA_PFC_CFG_FC_LINK_SPEED, x)

/*      ANA:COMMON:AGGR_CFG */
#define ANA_AGGR_CFG              __REG(TARGET_ANA, 0, 1, 31232, 0, 1, 552, 0, 0, 1, 4)

#define ANA_AGGR_CFG_AC_RND_ENA                  BIT(6)
#define ANA_AGGR_CFG_AC_RND_ENA_SET(x)\
	FIELD_PREP(ANA_AGGR_CFG_AC_RND_ENA, x)
#define ANA_AGGR_CFG_AC_RND_ENA_GET(x)\
	FIELD_GET(ANA_AGGR_CFG_AC_RND_ENA, x)

#define ANA_AGGR_CFG_AC_DMAC_ENA                 BIT(5)
#define ANA_AGGR_CFG_AC_DMAC_ENA_SET(x)\
	FIELD_PREP(ANA_AGGR_CFG_AC_DMAC_ENA, x)
#define ANA_AGGR_CFG_AC_DMAC_ENA_GET(x)\
	FIELD_GET(ANA_AGGR_CFG_AC_DMAC_ENA, x)

#define ANA_AGGR_CFG_AC_SMAC_ENA                 BIT(4)
#define ANA_AGGR_CFG_AC_SMAC_ENA_SET(x)\
	FIELD_PREP(ANA_AGGR_CFG_AC_SMAC_ENA, x)
#define ANA_AGGR_CFG_AC_SMAC_ENA_GET(x)\
	FIELD_GET(ANA_AGGR_CFG_AC_SMAC_ENA, x)

#define ANA_AGGR_CFG_AC_IP6_FLOW_LBL_ENA         BIT(3)
#define ANA_AGGR_CFG_AC_IP6_FLOW_LBL_ENA_SET(x)\
	FIELD_PREP(ANA_AGGR_CFG_AC_IP6_FLOW_LBL_ENA, x)
#define ANA_AGGR_CFG_AC_IP6_FLOW_LBL_ENA_GET(x)\
	FIELD_GET(ANA_AGGR_CFG_AC_IP6_FLOW_LBL_ENA, x)

#define ANA_AGGR_CFG_AC_IP6_TCPUDP_ENA           BIT(2)
#define ANA_AGGR_CFG_AC_IP6_TCPUDP_ENA_SET(x)\
	FIELD_PREP(ANA_AGGR_CFG_AC_IP6_TCPUDP_ENA, x)
#define ANA_AGGR_CFG_AC_IP6_TCPUDP_ENA_GET(x)\
	FIELD_GET(ANA_AGGR_CFG_AC_IP6_TCPUDP_ENA, x)

#define ANA_AGGR_CFG_AC_IP4_SIPDIP_ENA           BIT(1)
#define ANA_AGGR_CFG_AC_IP4_SIPDIP_ENA_SET(x)\
	FIELD_PREP(ANA_AGGR_CFG_AC_IP4_SIPDIP_ENA, x)
#define ANA_AGGR_CFG_AC_IP4_SIPDIP_ENA_GET(x)\
	FIELD_GET(ANA_AGGR_CFG_AC_IP4_SIPDIP_ENA, x)

#define ANA_AGGR_CFG_AC_IP4_TCPUDP_ENA           BIT(0)
#define ANA_AGGR_CFG_AC_IP4_TCPUDP_ENA_SET(x)\
	FIELD_PREP(ANA_AGGR_CFG_AC_IP4_TCPUDP_ENA, x)
#define ANA_AGGR_CFG_AC_IP4_TCPUDP_ENA_GET(x)\
	FIELD_GET(ANA_AGGR_CFG_AC_IP4_TCPUDP_ENA, x)

/*      ANA:COMMON:CPUQ_CFG */
#define ANA_CPUQ_CFG              __REG(TARGET_ANA, 0, 1, 31232, 0, 1, 552, 4, 0, 1, 4)

#define ANA_CPUQ_CFG_CPUQ_MLD                    GENMASK(29, 27)
#define ANA_CPUQ_CFG_CPUQ_MLD_SET(x)\
	FIELD_PREP(ANA_CPUQ_CFG_CPUQ_MLD, x)
#define ANA_CPUQ_CFG_CPUQ_MLD_GET(x)\
	FIELD_GET(ANA_CPUQ_CFG_CPUQ_MLD, x)

#define ANA_CPUQ_CFG_CPUQ_IGMP                   GENMASK(26, 24)
#define ANA_CPUQ_CFG_CPUQ_IGMP_SET(x)\
	FIELD_PREP(ANA_CPUQ_CFG_CPUQ_IGMP, x)
#define ANA_CPUQ_CFG_CPUQ_IGMP_GET(x)\
	FIELD_GET(ANA_CPUQ_CFG_CPUQ_IGMP, x)

#define ANA_CPUQ_CFG_CPUQ_IPMC_CTRL              GENMASK(23, 21)
#define ANA_CPUQ_CFG_CPUQ_IPMC_CTRL_SET(x)\
	FIELD_PREP(ANA_CPUQ_CFG_CPUQ_IPMC_CTRL, x)
#define ANA_CPUQ_CFG_CPUQ_IPMC_CTRL_GET(x)\
	FIELD_GET(ANA_CPUQ_CFG_CPUQ_IPMC_CTRL, x)

#define ANA_CPUQ_CFG_CPUQ_ALLBRIDGE              GENMASK(20, 18)
#define ANA_CPUQ_CFG_CPUQ_ALLBRIDGE_SET(x)\
	FIELD_PREP(ANA_CPUQ_CFG_CPUQ_ALLBRIDGE, x)
#define ANA_CPUQ_CFG_CPUQ_ALLBRIDGE_GET(x)\
	FIELD_GET(ANA_CPUQ_CFG_CPUQ_ALLBRIDGE, x)

#define ANA_CPUQ_CFG_CPUQ_LOCKED_PORTMOVE        GENMASK(17, 15)
#define ANA_CPUQ_CFG_CPUQ_LOCKED_PORTMOVE_SET(x)\
	FIELD_PREP(ANA_CPUQ_CFG_CPUQ_LOCKED_PORTMOVE, x)
#define ANA_CPUQ_CFG_CPUQ_LOCKED_PORTMOVE_GET(x)\
	FIELD_GET(ANA_CPUQ_CFG_CPUQ_LOCKED_PORTMOVE, x)

#define ANA_CPUQ_CFG_CPUQ_SRC_COPY               GENMASK(14, 12)
#define ANA_CPUQ_CFG_CPUQ_SRC_COPY_SET(x)\
	FIELD_PREP(ANA_CPUQ_CFG_CPUQ_SRC_COPY, x)
#define ANA_CPUQ_CFG_CPUQ_SRC_COPY_GET(x)\
	FIELD_GET(ANA_CPUQ_CFG_CPUQ_SRC_COPY, x)

#define ANA_CPUQ_CFG_CPUQ_MAC_COPY               GENMASK(11, 9)
#define ANA_CPUQ_CFG_CPUQ_MAC_COPY_SET(x)\
	FIELD_PREP(ANA_CPUQ_CFG_CPUQ_MAC_COPY, x)
#define ANA_CPUQ_CFG_CPUQ_MAC_COPY_GET(x)\
	FIELD_GET(ANA_CPUQ_CFG_CPUQ_MAC_COPY, x)

#define ANA_CPUQ_CFG_CPUQ_LRN                    GENMASK(8, 6)
#define ANA_CPUQ_CFG_CPUQ_LRN_SET(x)\
	FIELD_PREP(ANA_CPUQ_CFG_CPUQ_LRN, x)
#define ANA_CPUQ_CFG_CPUQ_LRN_GET(x)\
	FIELD_GET(ANA_CPUQ_CFG_CPUQ_LRN, x)

#define ANA_CPUQ_CFG_CPUQ_MIRROR                 GENMASK(5, 3)
#define ANA_CPUQ_CFG_CPUQ_MIRROR_SET(x)\
	FIELD_PREP(ANA_CPUQ_CFG_CPUQ_MIRROR, x)
#define ANA_CPUQ_CFG_CPUQ_MIRROR_GET(x)\
	FIELD_GET(ANA_CPUQ_CFG_CPUQ_MIRROR, x)

#define ANA_CPUQ_CFG_CPUQ_SFLOW                  GENMASK(2, 0)
#define ANA_CPUQ_CFG_CPUQ_SFLOW_SET(x)\
	FIELD_PREP(ANA_CPUQ_CFG_CPUQ_SFLOW, x)
#define ANA_CPUQ_CFG_CPUQ_SFLOW_GET(x)\
	FIELD_GET(ANA_CPUQ_CFG_CPUQ_SFLOW, x)

/*      ANA:COMMON:CPUQ_CFG2 */
#define ANA_CPUQ_CFG2             __REG(TARGET_ANA, 0, 1, 31232, 0, 1, 552, 8, 0, 1, 4)

#define ANA_CPUQ_CFG2_CPUQ_VRAP                  GENMASK(2, 0)
#define ANA_CPUQ_CFG2_CPUQ_VRAP_SET(x)\
	FIELD_PREP(ANA_CPUQ_CFG2_CPUQ_VRAP, x)
#define ANA_CPUQ_CFG2_CPUQ_VRAP_GET(x)\
	FIELD_GET(ANA_CPUQ_CFG2_CPUQ_VRAP, x)

/*      ANA:COMMON:CPUQ_8021_CFG */
#define ANA_CPUQ_8021_CFG(r)      __REG(TARGET_ANA, 0, 1, 31232, 0, 1, 552, 12, r, 16, 4)

#define ANA_CPUQ_8021_CFG_CPUQ_BPDU_VAL          GENMASK(8, 6)
#define ANA_CPUQ_8021_CFG_CPUQ_BPDU_VAL_SET(x)\
	FIELD_PREP(ANA_CPUQ_8021_CFG_CPUQ_BPDU_VAL, x)
#define ANA_CPUQ_8021_CFG_CPUQ_BPDU_VAL_GET(x)\
	FIELD_GET(ANA_CPUQ_8021_CFG_CPUQ_BPDU_VAL, x)

#define ANA_CPUQ_8021_CFG_CPUQ_GARP_VAL          GENMASK(5, 3)
#define ANA_CPUQ_8021_CFG_CPUQ_GARP_VAL_SET(x)\
	FIELD_PREP(ANA_CPUQ_8021_CFG_CPUQ_GARP_VAL, x)
#define ANA_CPUQ_8021_CFG_CPUQ_GARP_VAL_GET(x)\
	FIELD_GET(ANA_CPUQ_8021_CFG_CPUQ_GARP_VAL, x)

#define ANA_CPUQ_8021_CFG_CPUQ_CCM_VAL           GENMASK(2, 0)
#define ANA_CPUQ_8021_CFG_CPUQ_CCM_VAL_SET(x)\
	FIELD_PREP(ANA_CPUQ_8021_CFG_CPUQ_CCM_VAL, x)
#define ANA_CPUQ_8021_CFG_CPUQ_CCM_VAL_GET(x)\
	FIELD_GET(ANA_CPUQ_8021_CFG_CPUQ_CCM_VAL, x)

/*      ANA:COMMON:DSCP_CFG */
#define ANA_DSCP_CFG(r)           __REG(TARGET_ANA, 0, 1, 31232, 0, 1, 552, 76, r, 64, 4)

#define ANA_DSCP_CFG_DP_DSCP_VAL                 BIT(11)
#define ANA_DSCP_CFG_DP_DSCP_VAL_SET(x)\
	FIELD_PREP(ANA_DSCP_CFG_DP_DSCP_VAL, x)
#define ANA_DSCP_CFG_DP_DSCP_VAL_GET(x)\
	FIELD_GET(ANA_DSCP_CFG_DP_DSCP_VAL, x)

#define ANA_DSCP_CFG_QOS_DSCP_VAL                GENMASK(10, 8)
#define ANA_DSCP_CFG_QOS_DSCP_VAL_SET(x)\
	FIELD_PREP(ANA_DSCP_CFG_QOS_DSCP_VAL, x)
#define ANA_DSCP_CFG_QOS_DSCP_VAL_GET(x)\
	FIELD_GET(ANA_DSCP_CFG_QOS_DSCP_VAL, x)

#define ANA_DSCP_CFG_DSCP_TRANSLATE_VAL          GENMASK(7, 2)
#define ANA_DSCP_CFG_DSCP_TRANSLATE_VAL_SET(x)\
	FIELD_PREP(ANA_DSCP_CFG_DSCP_TRANSLATE_VAL, x)
#define ANA_DSCP_CFG_DSCP_TRANSLATE_VAL_GET(x)\
	FIELD_GET(ANA_DSCP_CFG_DSCP_TRANSLATE_VAL, x)

#define ANA_DSCP_CFG_DSCP_TRUST_ENA              BIT(1)
#define ANA_DSCP_CFG_DSCP_TRUST_ENA_SET(x)\
	FIELD_PREP(ANA_DSCP_CFG_DSCP_TRUST_ENA, x)
#define ANA_DSCP_CFG_DSCP_TRUST_ENA_GET(x)\
	FIELD_GET(ANA_DSCP_CFG_DSCP_TRUST_ENA, x)

#define ANA_DSCP_CFG_DSCP_REWR_ENA               BIT(0)
#define ANA_DSCP_CFG_DSCP_REWR_ENA_SET(x)\
	FIELD_PREP(ANA_DSCP_CFG_DSCP_REWR_ENA, x)
#define ANA_DSCP_CFG_DSCP_REWR_ENA_GET(x)\
	FIELD_GET(ANA_DSCP_CFG_DSCP_REWR_ENA, x)

/*      ANA:POL:POL_PIR_CFG */
#define ANA_POL_PIR_CFG(g)        __REG(TARGET_ANA, 0, 1, 16384, g, 345, 32, 0, 0, 1, 4)

#define ANA_POL_PIR_CFG_PIR_RATE                 GENMASK(20, 6)
#define ANA_POL_PIR_CFG_PIR_RATE_SET(x)\
	FIELD_PREP(ANA_POL_PIR_CFG_PIR_RATE, x)
#define ANA_POL_PIR_CFG_PIR_RATE_GET(x)\
	FIELD_GET(ANA_POL_PIR_CFG_PIR_RATE, x)

#define ANA_POL_PIR_CFG_PIR_BURST                GENMASK(5, 0)
#define ANA_POL_PIR_CFG_PIR_BURST_SET(x)\
	FIELD_PREP(ANA_POL_PIR_CFG_PIR_BURST, x)
#define ANA_POL_PIR_CFG_PIR_BURST_GET(x)\
	FIELD_GET(ANA_POL_PIR_CFG_PIR_BURST, x)

/*      ANA:POL:POL_CIR_CFG */
#define ANA_POL_CIR_CFG(g)        __REG(TARGET_ANA, 0, 1, 16384, g, 345, 32, 4, 0, 1, 4)

#define ANA_POL_CIR_CFG_CIR_RATE                 GENMASK(20, 6)
#define ANA_POL_CIR_CFG_CIR_RATE_SET(x)\
	FIELD_PREP(ANA_POL_CIR_CFG_CIR_RATE, x)
#define ANA_POL_CIR_CFG_CIR_RATE_GET(x)\
	FIELD_GET(ANA_POL_CIR_CFG_CIR_RATE, x)

#define ANA_POL_CIR_CFG_CIR_BURST                GENMASK(5, 0)
#define ANA_POL_CIR_CFG_CIR_BURST_SET(x)\
	FIELD_PREP(ANA_POL_CIR_CFG_CIR_BURST, x)
#define ANA_POL_CIR_CFG_CIR_BURST_GET(x)\
	FIELD_GET(ANA_POL_CIR_CFG_CIR_BURST, x)

/*      ANA:POL:POL_MODE_CFG */
#define ANA_POL_MODE(g)           __REG(TARGET_ANA, 0, 1, 16384, g, 345, 32, 8, 0, 1, 4)

#define ANA_POL_MODE_DROP_ON_YELLOW_ENA          BIT(11)
#define ANA_POL_MODE_DROP_ON_YELLOW_ENA_SET(x)\
	FIELD_PREP(ANA_POL_MODE_DROP_ON_YELLOW_ENA, x)
#define ANA_POL_MODE_DROP_ON_YELLOW_ENA_GET(x)\
	FIELD_GET(ANA_POL_MODE_DROP_ON_YELLOW_ENA, x)

#define ANA_POL_MODE_MARK_ALL_FRMS_RED_ENA       BIT(10)
#define ANA_POL_MODE_MARK_ALL_FRMS_RED_ENA_SET(x)\
	FIELD_PREP(ANA_POL_MODE_MARK_ALL_FRMS_RED_ENA, x)
#define ANA_POL_MODE_MARK_ALL_FRMS_RED_ENA_GET(x)\
	FIELD_GET(ANA_POL_MODE_MARK_ALL_FRMS_RED_ENA, x)

#define ANA_POL_MODE_IPG_SIZE                    GENMASK(9, 5)
#define ANA_POL_MODE_IPG_SIZE_SET(x)\
	FIELD_PREP(ANA_POL_MODE_IPG_SIZE, x)
#define ANA_POL_MODE_IPG_SIZE_GET(x)\
	FIELD_GET(ANA_POL_MODE_IPG_SIZE, x)

#define ANA_POL_MODE_FRM_MODE                    GENMASK(4, 3)
#define ANA_POL_MODE_FRM_MODE_SET(x)\
	FIELD_PREP(ANA_POL_MODE_FRM_MODE, x)
#define ANA_POL_MODE_FRM_MODE_GET(x)\
	FIELD_GET(ANA_POL_MODE_FRM_MODE, x)

#define ANA_POL_MODE_DLB_COUPLED                 BIT(2)
#define ANA_POL_MODE_DLB_COUPLED_SET(x)\
	FIELD_PREP(ANA_POL_MODE_DLB_COUPLED, x)
#define ANA_POL_MODE_DLB_COUPLED_GET(x)\
	FIELD_GET(ANA_POL_MODE_DLB_COUPLED, x)

#define ANA_POL_MODE_CIR_ENA                     BIT(1)
#define ANA_POL_MODE_CIR_ENA_SET(x)\
	FIELD_PREP(ANA_POL_MODE_CIR_ENA, x)
#define ANA_POL_MODE_CIR_ENA_GET(x)\
	FIELD_GET(ANA_POL_MODE_CIR_ENA, x)

#define ANA_POL_MODE_OVERSHOOT_ENA               BIT(0)
#define ANA_POL_MODE_OVERSHOOT_ENA_SET(x)\
	FIELD_PREP(ANA_POL_MODE_OVERSHOOT_ENA, x)
#define ANA_POL_MODE_OVERSHOOT_ENA_GET(x)\
	FIELD_GET(ANA_POL_MODE_OVERSHOOT_ENA, x)

/*      ANA:POL:POL_PIR_STATE */
#define ANA_POL_PIR_STATE(g)      __REG(TARGET_ANA, 0, 1, 16384, g, 345, 32, 12, 0, 1, 4)

#define ANA_POL_PIR_STATE_PIR_LVL                GENMASK(21, 0)
#define ANA_POL_PIR_STATE_PIR_LVL_SET(x)\
	FIELD_PREP(ANA_POL_PIR_STATE_PIR_LVL, x)
#define ANA_POL_PIR_STATE_PIR_LVL_GET(x)\
	FIELD_GET(ANA_POL_PIR_STATE_PIR_LVL, x)

/*      ANA:POL:POL_CIR_STATE */
#define ANA_POL_CIR_STATE(g)      __REG(TARGET_ANA, 0, 1, 16384, g, 345, 32, 16, 0, 1, 4)

#define ANA_POL_CIR_STATE_CIR_LVL                GENMASK(21, 0)
#define ANA_POL_CIR_STATE_CIR_LVL_SET(x)\
	FIELD_PREP(ANA_POL_CIR_STATE_CIR_LVL, x)
#define ANA_POL_CIR_STATE_CIR_LVL_GET(x)\
	FIELD_GET(ANA_POL_CIR_STATE_CIR_LVL, x)

/*      ANA:POL:POL_STATE */
#define ANA_POL_STATE(g)          __REG(TARGET_ANA, 0, 1, 16384, g, 345, 32, 20, 0, 1, 4)

#define ANA_POL_STATE_MARK_ALL_FRMS_RED_SET      BIT(4)
#define ANA_POL_STATE_MARK_ALL_FRMS_RED_SET_SET(x)\
	FIELD_PREP(ANA_POL_STATE_MARK_ALL_FRMS_RED_SET, x)
#define ANA_POL_STATE_MARK_ALL_FRMS_RED_SET_GET(x)\
	FIELD_GET(ANA_POL_STATE_MARK_ALL_FRMS_RED_SET, x)

#define ANA_POL_STATE_LEAK_TIME                  GENMASK(3, 0)
#define ANA_POL_STATE_LEAK_TIME_SET(x)\
	FIELD_PREP(ANA_POL_STATE_LEAK_TIME, x)
#define ANA_POL_STATE_LEAK_TIME_GET(x)\
	FIELD_GET(ANA_POL_STATE_LEAK_TIME, x)

/*      ANA:POL_MISC:POL_FLOWC */
#define ANA_POL_FLOWC(r)          __REG(TARGET_ANA, 0, 1, 28544, 0, 1, 116, 0, r, 9, 4)

#define ANA_POL_FLOWC_POL_FLOWC                  BIT(0)
#define ANA_POL_FLOWC_POL_FLOWC_SET(x)\
	FIELD_PREP(ANA_POL_FLOWC_POL_FLOWC, x)
#define ANA_POL_FLOWC_POL_FLOWC_GET(x)\
	FIELD_GET(ANA_POL_FLOWC_POL_FLOWC, x)

/*      ANA:POL_MISC:POL_HYST */
#define ANA_POL_HYST              __REG(TARGET_ANA, 0, 1, 28544, 0, 1, 116, 108, 0, 1, 4)

#define ANA_POL_HYST_POL_FC_HYST                 GENMASK(9, 4)
#define ANA_POL_HYST_POL_FC_HYST_SET(x)\
	FIELD_PREP(ANA_POL_HYST_POL_FC_HYST, x)
#define ANA_POL_HYST_POL_FC_HYST_GET(x)\
	FIELD_GET(ANA_POL_HYST_POL_FC_HYST, x)

#define ANA_POL_HYST_POL_STOP_HYST               GENMASK(3, 0)
#define ANA_POL_HYST_POL_STOP_HYST_SET(x)\
	FIELD_PREP(ANA_POL_HYST_POL_STOP_HYST, x)
#define ANA_POL_HYST_POL_STOP_HYST_GET(x)\
	FIELD_GET(ANA_POL_HYST_POL_STOP_HYST, x)

/*      ANA:POL_MISC:POL_MISC_CFG */
#define ANA_POL_MISC_CFG          __REG(TARGET_ANA, 0, 1, 28544, 0, 1, 116, 112, 0, 1, 4)

#define ANA_POL_MISC_CFG_POL_CLOSE_ALL           BIT(1)
#define ANA_POL_MISC_CFG_POL_CLOSE_ALL_SET(x)\
	FIELD_PREP(ANA_POL_MISC_CFG_POL_CLOSE_ALL, x)
#define ANA_POL_MISC_CFG_POL_CLOSE_ALL_GET(x)\
	FIELD_GET(ANA_POL_MISC_CFG_POL_CLOSE_ALL, x)

#define ANA_POL_MISC_CFG_POL_LEAK_DIS            BIT(0)
#define ANA_POL_MISC_CFG_POL_LEAK_DIS_SET(x)\
	FIELD_PREP(ANA_POL_MISC_CFG_POL_LEAK_DIS, x)
#define ANA_POL_MISC_CFG_POL_LEAK_DIS_GET(x)\
	FIELD_GET(ANA_POL_MISC_CFG_POL_LEAK_DIS, x)

/*      CHIP_TOP:CUPHY_CFG:CUPHY_PORT_CFG */
#define CHIP_TOP_CUPHY_PORT_CFG(r) __REG(TARGET_CHIP_TOP, 0, 1, 16, 0, 1, 20, 8, r, 2, 4)

#define CHIP_TOP_CUPHY_PORT_CFG_AUTO_SQUELCH_ENA BIT(7)
#define CHIP_TOP_CUPHY_PORT_CFG_AUTO_SQUELCH_ENA_SET(x)\
	FIELD_PREP(CHIP_TOP_CUPHY_PORT_CFG_AUTO_SQUELCH_ENA, x)
#define CHIP_TOP_CUPHY_PORT_CFG_AUTO_SQUELCH_ENA_GET(x)\
	FIELD_GET(CHIP_TOP_CUPHY_PORT_CFG_AUTO_SQUELCH_ENA, x)

#define CHIP_TOP_CUPHY_PORT_CFG_COMA_MODE        BIT(6)
#define CHIP_TOP_CUPHY_PORT_CFG_COMA_MODE_SET(x)\
	FIELD_PREP(CHIP_TOP_CUPHY_PORT_CFG_COMA_MODE, x)
#define CHIP_TOP_CUPHY_PORT_CFG_COMA_MODE_GET(x)\
	FIELD_GET(CHIP_TOP_CUPHY_PORT_CFG_COMA_MODE, x)

#define CHIP_TOP_CUPHY_PORT_CFG_MODE             GENMASK(5, 1)
#define CHIP_TOP_CUPHY_PORT_CFG_MODE_SET(x)\
	FIELD_PREP(CHIP_TOP_CUPHY_PORT_CFG_MODE, x)
#define CHIP_TOP_CUPHY_PORT_CFG_MODE_GET(x)\
	FIELD_GET(CHIP_TOP_CUPHY_PORT_CFG_MODE, x)

#define CHIP_TOP_CUPHY_PORT_CFG_GTX_CLK_ENA      BIT(0)
#define CHIP_TOP_CUPHY_PORT_CFG_GTX_CLK_ENA_SET(x)\
	FIELD_PREP(CHIP_TOP_CUPHY_PORT_CFG_GTX_CLK_ENA, x)
#define CHIP_TOP_CUPHY_PORT_CFG_GTX_CLK_ENA_GET(x)\
	FIELD_GET(CHIP_TOP_CUPHY_PORT_CFG_GTX_CLK_ENA, x)

/*      CHIP_TOP:CUPHY_CFG:CUPHY_COMMON_CFG */
#define CHIP_TOP_CUPHY_COMMON_CFG __REG(TARGET_CHIP_TOP, 0, 1, 16, 0, 1, 20, 16, 0, 1, 4)

#define CHIP_TOP_CUPHY_COMMON_CFG_DEBUG_BUS_ENA  BIT(3)
#define CHIP_TOP_CUPHY_COMMON_CFG_DEBUG_BUS_ENA_SET(x)\
	FIELD_PREP(CHIP_TOP_CUPHY_COMMON_CFG_DEBUG_BUS_ENA, x)
#define CHIP_TOP_CUPHY_COMMON_CFG_DEBUG_BUS_ENA_GET(x)\
	FIELD_GET(CHIP_TOP_CUPHY_COMMON_CFG_DEBUG_BUS_ENA, x)

#define CHIP_TOP_CUPHY_COMMON_CFG_XPHYAD0        BIT(2)
#define CHIP_TOP_CUPHY_COMMON_CFG_XPHYAD0_SET(x)\
	FIELD_PREP(CHIP_TOP_CUPHY_COMMON_CFG_XPHYAD0, x)
#define CHIP_TOP_CUPHY_COMMON_CFG_XPHYAD0_GET(x)\
	FIELD_GET(CHIP_TOP_CUPHY_COMMON_CFG_XPHYAD0, x)

#define CHIP_TOP_CUPHY_COMMON_CFG_MDC_SEL        BIT(1)
#define CHIP_TOP_CUPHY_COMMON_CFG_MDC_SEL_SET(x)\
	FIELD_PREP(CHIP_TOP_CUPHY_COMMON_CFG_MDC_SEL, x)
#define CHIP_TOP_CUPHY_COMMON_CFG_MDC_SEL_GET(x)\
	FIELD_GET(CHIP_TOP_CUPHY_COMMON_CFG_MDC_SEL, x)

#define CHIP_TOP_CUPHY_COMMON_CFG_RESET_N        BIT(0)
#define CHIP_TOP_CUPHY_COMMON_CFG_RESET_N_SET(x)\
	FIELD_PREP(CHIP_TOP_CUPHY_COMMON_CFG_RESET_N, x)
#define CHIP_TOP_CUPHY_COMMON_CFG_RESET_N_GET(x)\
	FIELD_GET(CHIP_TOP_CUPHY_COMMON_CFG_RESET_N, x)

/*      CPU:CPU_REGS:RESET_PROT_STAT */
#define CPU_RESET_PROT_STAT       __REG(TARGET_CPU, 0, 1, 0, 0, 1, 168, 136, 0, 1, 4)

#define CPU_RESET_PROT_STAT_SYS_RST_PROT_VCORE   BIT(5)
#define CPU_RESET_PROT_STAT_SYS_RST_PROT_VCORE_SET(x)\
	FIELD_PREP(CPU_RESET_PROT_STAT_SYS_RST_PROT_VCORE, x)
#define CPU_RESET_PROT_STAT_SYS_RST_PROT_VCORE_GET(x)\
	FIELD_GET(CPU_RESET_PROT_STAT_SYS_RST_PROT_VCORE, x)

#define CPU_RESET_PROT_STAT_VCORE_RST_PROT_AMBA  BIT(4)
#define CPU_RESET_PROT_STAT_VCORE_RST_PROT_AMBA_SET(x)\
	FIELD_PREP(CPU_RESET_PROT_STAT_VCORE_RST_PROT_AMBA, x)
#define CPU_RESET_PROT_STAT_VCORE_RST_PROT_AMBA_GET(x)\
	FIELD_GET(CPU_RESET_PROT_STAT_VCORE_RST_PROT_AMBA, x)

#define CPU_RESET_PROT_STAT_VCORE_RST_PROT_WDT   BIT(3)
#define CPU_RESET_PROT_STAT_VCORE_RST_PROT_WDT_SET(x)\
	FIELD_PREP(CPU_RESET_PROT_STAT_VCORE_RST_PROT_WDT, x)
#define CPU_RESET_PROT_STAT_VCORE_RST_PROT_WDT_GET(x)\
	FIELD_GET(CPU_RESET_PROT_STAT_VCORE_RST_PROT_WDT, x)

#define CPU_RESET_PROT_STAT_VCORE_WDT_RST_PROT_WDT BIT(2)
#define CPU_RESET_PROT_STAT_VCORE_WDT_RST_PROT_WDT_SET(x)\
	FIELD_PREP(CPU_RESET_PROT_STAT_VCORE_WDT_RST_PROT_WDT, x)
#define CPU_RESET_PROT_STAT_VCORE_WDT_RST_PROT_WDT_GET(x)\
	FIELD_GET(CPU_RESET_PROT_STAT_VCORE_WDT_RST_PROT_WDT, x)

#define CPU_RESET_PROT_STAT_VCORE_WDT_RST_STAT   BIT(1)
#define CPU_RESET_PROT_STAT_VCORE_WDT_RST_STAT_SET(x)\
	FIELD_PREP(CPU_RESET_PROT_STAT_VCORE_WDT_RST_STAT, x)
#define CPU_RESET_PROT_STAT_VCORE_WDT_RST_STAT_GET(x)\
	FIELD_GET(CPU_RESET_PROT_STAT_VCORE_WDT_RST_STAT, x)

#define CPU_RESET_PROT_STAT_VCORE_RST_PROT_PCIE  BIT(0)
#define CPU_RESET_PROT_STAT_VCORE_RST_PROT_PCIE_SET(x)\
	FIELD_PREP(CPU_RESET_PROT_STAT_VCORE_RST_PROT_PCIE, x)
#define CPU_RESET_PROT_STAT_VCORE_RST_PROT_PCIE_GET(x)\
	FIELD_GET(CPU_RESET_PROT_STAT_VCORE_RST_PROT_PCIE, x)

/*      DEV:PORT_MODE:CLOCK_CFG */
#define DEV_CLOCK_CFG(t)          __REG(TARGET_DEV, t, 8, 0, 0, 1, 28, 0, 0, 1, 4)

#define DEV_CLOCK_CFG_MAC_TX_RST                 BIT(7)
#define DEV_CLOCK_CFG_MAC_TX_RST_SET(x)\
	FIELD_PREP(DEV_CLOCK_CFG_MAC_TX_RST, x)
#define DEV_CLOCK_CFG_MAC_TX_RST_GET(x)\
	FIELD_GET(DEV_CLOCK_CFG_MAC_TX_RST, x)

#define DEV_CLOCK_CFG_MAC_RX_RST                 BIT(6)
#define DEV_CLOCK_CFG_MAC_RX_RST_SET(x)\
	FIELD_PREP(DEV_CLOCK_CFG_MAC_RX_RST, x)
#define DEV_CLOCK_CFG_MAC_RX_RST_GET(x)\
	FIELD_GET(DEV_CLOCK_CFG_MAC_RX_RST, x)

#define DEV_CLOCK_CFG_PCS_TX_RST                 BIT(5)
#define DEV_CLOCK_CFG_PCS_TX_RST_SET(x)\
	FIELD_PREP(DEV_CLOCK_CFG_PCS_TX_RST, x)
#define DEV_CLOCK_CFG_PCS_TX_RST_GET(x)\
	FIELD_GET(DEV_CLOCK_CFG_PCS_TX_RST, x)

#define DEV_CLOCK_CFG_PCS_RX_RST                 BIT(4)
#define DEV_CLOCK_CFG_PCS_RX_RST_SET(x)\
	FIELD_PREP(DEV_CLOCK_CFG_PCS_RX_RST, x)
#define DEV_CLOCK_CFG_PCS_RX_RST_GET(x)\
	FIELD_GET(DEV_CLOCK_CFG_PCS_RX_RST, x)

#define DEV_CLOCK_CFG_PORT_RST                   BIT(3)
#define DEV_CLOCK_CFG_PORT_RST_SET(x)\
	FIELD_PREP(DEV_CLOCK_CFG_PORT_RST, x)
#define DEV_CLOCK_CFG_PORT_RST_GET(x)\
	FIELD_GET(DEV_CLOCK_CFG_PORT_RST, x)

#define DEV_CLOCK_CFG_PHY_RST                    BIT(2)
#define DEV_CLOCK_CFG_PHY_RST_SET(x)\
	FIELD_PREP(DEV_CLOCK_CFG_PHY_RST, x)
#define DEV_CLOCK_CFG_PHY_RST_GET(x)\
	FIELD_GET(DEV_CLOCK_CFG_PHY_RST, x)

#define DEV_CLOCK_CFG_LINK_SPEED                 GENMASK(1, 0)
#define DEV_CLOCK_CFG_LINK_SPEED_SET(x)\
	FIELD_PREP(DEV_CLOCK_CFG_LINK_SPEED, x)
#define DEV_CLOCK_CFG_LINK_SPEED_GET(x)\
	FIELD_GET(DEV_CLOCK_CFG_LINK_SPEED, x)

/*      DEV:PORT_MODE:PORT_MISC */
#define DEV_PORT_MISC(t)          __REG(TARGET_DEV, t, 8, 0, 0, 1, 28, 4, 0, 1, 4)

#define DEV_PORT_MISC_FWD_ERROR_ENA              BIT(8)
#define DEV_PORT_MISC_FWD_ERROR_ENA_SET(x)\
	FIELD_PREP(DEV_PORT_MISC_FWD_ERROR_ENA, x)
#define DEV_PORT_MISC_FWD_ERROR_ENA_GET(x)\
	FIELD_GET(DEV_PORT_MISC_FWD_ERROR_ENA, x)

#define DEV_PORT_MISC_FWD_PAUSE_ENA              BIT(7)
#define DEV_PORT_MISC_FWD_PAUSE_ENA_SET(x)\
	FIELD_PREP(DEV_PORT_MISC_FWD_PAUSE_ENA, x)
#define DEV_PORT_MISC_FWD_PAUSE_ENA_GET(x)\
	FIELD_GET(DEV_PORT_MISC_FWD_PAUSE_ENA, x)

#define DEV_PORT_MISC_FWD_CTRL_ENA               BIT(6)
#define DEV_PORT_MISC_FWD_CTRL_ENA_SET(x)\
	FIELD_PREP(DEV_PORT_MISC_FWD_CTRL_ENA, x)
#define DEV_PORT_MISC_FWD_CTRL_ENA_GET(x)\
	FIELD_GET(DEV_PORT_MISC_FWD_CTRL_ENA, x)

#define DEV_PORT_MISC_DEV_LOOP_ENA               GENMASK(5, 3)
#define DEV_PORT_MISC_DEV_LOOP_ENA_SET(x)\
	FIELD_PREP(DEV_PORT_MISC_DEV_LOOP_ENA, x)
#define DEV_PORT_MISC_DEV_LOOP_ENA_GET(x)\
	FIELD_GET(DEV_PORT_MISC_DEV_LOOP_ENA, x)

#define DEV_PORT_MISC_HDX_FAST_DIS               BIT(2)
#define DEV_PORT_MISC_HDX_FAST_DIS_SET(x)\
	FIELD_PREP(DEV_PORT_MISC_HDX_FAST_DIS, x)
#define DEV_PORT_MISC_HDX_FAST_DIS_GET(x)\
	FIELD_GET(DEV_PORT_MISC_HDX_FAST_DIS, x)

#define DEV_PORT_MISC_RTAG48_ENA                 BIT(1)
#define DEV_PORT_MISC_RTAG48_ENA_SET(x)\
	FIELD_PREP(DEV_PORT_MISC_RTAG48_ENA, x)
#define DEV_PORT_MISC_RTAG48_ENA_GET(x)\
	FIELD_GET(DEV_PORT_MISC_RTAG48_ENA, x)

#define DEV_PORT_MISC_RX_RAW_ENA                 BIT(0)
#define DEV_PORT_MISC_RX_RAW_ENA_SET(x)\
	FIELD_PREP(DEV_PORT_MISC_RX_RAW_ENA, x)
#define DEV_PORT_MISC_RX_RAW_ENA_GET(x)\
	FIELD_GET(DEV_PORT_MISC_RX_RAW_ENA, x)

/*      DEV:PORT_MODE:EEE_CFG */
#define DEV_EEE_CFG(t)            __REG(TARGET_DEV, t, 8, 0, 0, 1, 28, 12, 0, 1, 4)

#define DEV_EEE_CFG_EEE_ENA                      BIT(22)
#define DEV_EEE_CFG_EEE_ENA_SET(x)\
	FIELD_PREP(DEV_EEE_CFG_EEE_ENA, x)
#define DEV_EEE_CFG_EEE_ENA_GET(x)\
	FIELD_GET(DEV_EEE_CFG_EEE_ENA, x)

#define DEV_EEE_CFG_EEE_TIMER_AGE                GENMASK(21, 15)
#define DEV_EEE_CFG_EEE_TIMER_AGE_SET(x)\
	FIELD_PREP(DEV_EEE_CFG_EEE_TIMER_AGE, x)
#define DEV_EEE_CFG_EEE_TIMER_AGE_GET(x)\
	FIELD_GET(DEV_EEE_CFG_EEE_TIMER_AGE, x)

#define DEV_EEE_CFG_EEE_TIMER_WAKEUP             GENMASK(14, 8)
#define DEV_EEE_CFG_EEE_TIMER_WAKEUP_SET(x)\
	FIELD_PREP(DEV_EEE_CFG_EEE_TIMER_WAKEUP, x)
#define DEV_EEE_CFG_EEE_TIMER_WAKEUP_GET(x)\
	FIELD_GET(DEV_EEE_CFG_EEE_TIMER_WAKEUP, x)

#define DEV_EEE_CFG_EEE_TIMER_HOLDOFF            GENMASK(7, 1)
#define DEV_EEE_CFG_EEE_TIMER_HOLDOFF_SET(x)\
	FIELD_PREP(DEV_EEE_CFG_EEE_TIMER_HOLDOFF, x)
#define DEV_EEE_CFG_EEE_TIMER_HOLDOFF_GET(x)\
	FIELD_GET(DEV_EEE_CFG_EEE_TIMER_HOLDOFF, x)

#define DEV_EEE_CFG_PORT_LPI                     BIT(0)
#define DEV_EEE_CFG_PORT_LPI_SET(x)\
	FIELD_PREP(DEV_EEE_CFG_PORT_LPI, x)
#define DEV_EEE_CFG_PORT_LPI_GET(x)\
	FIELD_GET(DEV_EEE_CFG_PORT_LPI, x)

/*      DEV:PORT_MODE:PTP_MISC_CFG */
#define DEV_PTP_MISC_CFG(t)       __REG(TARGET_DEV, t, 8, 0, 0, 1, 28, 24, 0, 1, 4)

#define DEV_PTP_MISC_CFG_EXT_SOF_EN              GENMASK(17, 16)
#define DEV_PTP_MISC_CFG_EXT_SOF_EN_SET(x)\
	FIELD_PREP(DEV_PTP_MISC_CFG_EXT_SOF_EN, x)
#define DEV_PTP_MISC_CFG_EXT_SOF_EN_GET(x)\
	FIELD_GET(DEV_PTP_MISC_CFG_EXT_SOF_EN, x)

#define DEV_PTP_MISC_CFG_PHY_PREDICT_STAT        GENMASK(15, 0)
#define DEV_PTP_MISC_CFG_PHY_PREDICT_STAT_SET(x)\
	FIELD_PREP(DEV_PTP_MISC_CFG_PHY_PREDICT_STAT, x)
#define DEV_PTP_MISC_CFG_PHY_PREDICT_STAT_GET(x)\
	FIELD_GET(DEV_PTP_MISC_CFG_PHY_PREDICT_STAT, x)

/*      DEV:MAC_CFG_STATUS:MAC_ENA_CFG */
#define DEV_MAC_ENA_CFG(t)        __REG(TARGET_DEV, t, 8, 28, 0, 1, 44, 0, 0, 1, 4)

#define DEV_MAC_ENA_CFG_RX_ENA                   BIT(4)
#define DEV_MAC_ENA_CFG_RX_ENA_SET(x)\
	FIELD_PREP(DEV_MAC_ENA_CFG_RX_ENA, x)
#define DEV_MAC_ENA_CFG_RX_ENA_GET(x)\
	FIELD_GET(DEV_MAC_ENA_CFG_RX_ENA, x)

#define DEV_MAC_ENA_CFG_TX_ENA                   BIT(0)
#define DEV_MAC_ENA_CFG_TX_ENA_SET(x)\
	FIELD_PREP(DEV_MAC_ENA_CFG_TX_ENA, x)
#define DEV_MAC_ENA_CFG_TX_ENA_GET(x)\
	FIELD_GET(DEV_MAC_ENA_CFG_TX_ENA, x)

/*      DEV:MAC_CFG_STATUS:MAC_MODE_CFG */
#define DEV_MAC_MODE_CFG(t)       __REG(TARGET_DEV, t, 8, 28, 0, 1, 44, 4, 0, 1, 4)

#define DEV_MAC_MODE_CFG_FC_WORD_SYNC_ENA        BIT(8)
#define DEV_MAC_MODE_CFG_FC_WORD_SYNC_ENA_SET(x)\
	FIELD_PREP(DEV_MAC_MODE_CFG_FC_WORD_SYNC_ENA, x)
#define DEV_MAC_MODE_CFG_FC_WORD_SYNC_ENA_GET(x)\
	FIELD_GET(DEV_MAC_MODE_CFG_FC_WORD_SYNC_ENA, x)

#define DEV_MAC_MODE_CFG_GIGA_MODE_ENA           BIT(4)
#define DEV_MAC_MODE_CFG_GIGA_MODE_ENA_SET(x)\
	FIELD_PREP(DEV_MAC_MODE_CFG_GIGA_MODE_ENA, x)
#define DEV_MAC_MODE_CFG_GIGA_MODE_ENA_GET(x)\
	FIELD_GET(DEV_MAC_MODE_CFG_GIGA_MODE_ENA, x)

#define DEV_MAC_MODE_CFG_FDX_ENA                 BIT(0)
#define DEV_MAC_MODE_CFG_FDX_ENA_SET(x)\
	FIELD_PREP(DEV_MAC_MODE_CFG_FDX_ENA, x)
#define DEV_MAC_MODE_CFG_FDX_ENA_GET(x)\
	FIELD_GET(DEV_MAC_MODE_CFG_FDX_ENA, x)

/*      DEV:MAC_CFG_STATUS:MAC_MAXLEN_CFG */
#define DEV_MAC_MAXLEN_CFG(t)     __REG(TARGET_DEV, t, 8, 28, 0, 1, 44, 8, 0, 1, 4)

#define DEV_MAC_MAXLEN_CFG_MAX_LEN               GENMASK(15, 0)
#define DEV_MAC_MAXLEN_CFG_MAX_LEN_SET(x)\
	FIELD_PREP(DEV_MAC_MAXLEN_CFG_MAX_LEN, x)
#define DEV_MAC_MAXLEN_CFG_MAX_LEN_GET(x)\
	FIELD_GET(DEV_MAC_MAXLEN_CFG_MAX_LEN, x)

/*      DEV:MAC_CFG_STATUS:MAC_TAGS_CFG */
#define DEV_MAC_TAGS_CFG(t)       __REG(TARGET_DEV, t, 8, 28, 0, 1, 44, 12, 0, 1, 4)

#define DEV_MAC_TAGS_CFG_TAG_ID                  GENMASK(31, 16)
#define DEV_MAC_TAGS_CFG_TAG_ID_SET(x)\
	FIELD_PREP(DEV_MAC_TAGS_CFG_TAG_ID, x)
#define DEV_MAC_TAGS_CFG_TAG_ID_GET(x)\
	FIELD_GET(DEV_MAC_TAGS_CFG_TAG_ID, x)

#define DEV_MAC_TAGS_CFG_VLAN_LEN_AWR_ENA        BIT(2)
#define DEV_MAC_TAGS_CFG_VLAN_LEN_AWR_ENA_SET(x)\
	FIELD_PREP(DEV_MAC_TAGS_CFG_VLAN_LEN_AWR_ENA, x)
#define DEV_MAC_TAGS_CFG_VLAN_LEN_AWR_ENA_GET(x)\
	FIELD_GET(DEV_MAC_TAGS_CFG_VLAN_LEN_AWR_ENA, x)

#define DEV_MAC_TAGS_CFG_VLAN_DBL_AWR_ENA        BIT(1)
#define DEV_MAC_TAGS_CFG_VLAN_DBL_AWR_ENA_SET(x)\
	FIELD_PREP(DEV_MAC_TAGS_CFG_VLAN_DBL_AWR_ENA, x)
#define DEV_MAC_TAGS_CFG_VLAN_DBL_AWR_ENA_GET(x)\
	FIELD_GET(DEV_MAC_TAGS_CFG_VLAN_DBL_AWR_ENA, x)

#define DEV_MAC_TAGS_CFG_VLAN_AWR_ENA            BIT(0)
#define DEV_MAC_TAGS_CFG_VLAN_AWR_ENA_SET(x)\
	FIELD_PREP(DEV_MAC_TAGS_CFG_VLAN_AWR_ENA, x)
#define DEV_MAC_TAGS_CFG_VLAN_AWR_ENA_GET(x)\
	FIELD_GET(DEV_MAC_TAGS_CFG_VLAN_AWR_ENA, x)

/*      DEV:MAC_CFG_STATUS:MAC_IFG_CFG */
#define DEV_MAC_IFG_CFG(t)        __REG(TARGET_DEV, t, 8, 28, 0, 1, 44, 20, 0, 1, 4)

#define DEV_MAC_IFG_CFG_OLD_IPG_CHECK            BIT(17)
#define DEV_MAC_IFG_CFG_OLD_IPG_CHECK_SET(x)\
	FIELD_PREP(DEV_MAC_IFG_CFG_OLD_IPG_CHECK, x)
#define DEV_MAC_IFG_CFG_OLD_IPG_CHECK_GET(x)\
	FIELD_GET(DEV_MAC_IFG_CFG_OLD_IPG_CHECK, x)

#define DEV_MAC_IFG_CFG_REDUCED_TX_IFG           BIT(16)
#define DEV_MAC_IFG_CFG_REDUCED_TX_IFG_SET(x)\
	FIELD_PREP(DEV_MAC_IFG_CFG_REDUCED_TX_IFG, x)
#define DEV_MAC_IFG_CFG_REDUCED_TX_IFG_GET(x)\
	FIELD_GET(DEV_MAC_IFG_CFG_REDUCED_TX_IFG, x)

#define DEV_MAC_IFG_CFG_TX_IFG                   GENMASK(12, 8)
#define DEV_MAC_IFG_CFG_TX_IFG_SET(x)\
	FIELD_PREP(DEV_MAC_IFG_CFG_TX_IFG, x)
#define DEV_MAC_IFG_CFG_TX_IFG_GET(x)\
	FIELD_GET(DEV_MAC_IFG_CFG_TX_IFG, x)

#define DEV_MAC_IFG_CFG_RX_IFG2                  GENMASK(7, 4)
#define DEV_MAC_IFG_CFG_RX_IFG2_SET(x)\
	FIELD_PREP(DEV_MAC_IFG_CFG_RX_IFG2, x)
#define DEV_MAC_IFG_CFG_RX_IFG2_GET(x)\
	FIELD_GET(DEV_MAC_IFG_CFG_RX_IFG2, x)

#define DEV_MAC_IFG_CFG_RX_IFG1                  GENMASK(3, 0)
#define DEV_MAC_IFG_CFG_RX_IFG1_SET(x)\
	FIELD_PREP(DEV_MAC_IFG_CFG_RX_IFG1, x)
#define DEV_MAC_IFG_CFG_RX_IFG1_GET(x)\
	FIELD_GET(DEV_MAC_IFG_CFG_RX_IFG1, x)

/*      DEV:MAC_CFG_STATUS:MAC_HDX_CFG */
#define DEV_MAC_HDX_CFG(t)        __REG(TARGET_DEV, t, 8, 28, 0, 1, 44, 24, 0, 1, 4)

#define DEV_MAC_HDX_CFG_BYPASS_COL_SYNC          BIT(26)
#define DEV_MAC_HDX_CFG_BYPASS_COL_SYNC_SET(x)\
	FIELD_PREP(DEV_MAC_HDX_CFG_BYPASS_COL_SYNC, x)
#define DEV_MAC_HDX_CFG_BYPASS_COL_SYNC_GET(x)\
	FIELD_GET(DEV_MAC_HDX_CFG_BYPASS_COL_SYNC, x)

#define DEV_MAC_HDX_CFG_OB_ENA                   BIT(25)
#define DEV_MAC_HDX_CFG_OB_ENA_SET(x)\
	FIELD_PREP(DEV_MAC_HDX_CFG_OB_ENA, x)
#define DEV_MAC_HDX_CFG_OB_ENA_GET(x)\
	FIELD_GET(DEV_MAC_HDX_CFG_OB_ENA, x)

#define DEV_MAC_HDX_CFG_WEXC_DIS                 BIT(24)
#define DEV_MAC_HDX_CFG_WEXC_DIS_SET(x)\
	FIELD_PREP(DEV_MAC_HDX_CFG_WEXC_DIS, x)
#define DEV_MAC_HDX_CFG_WEXC_DIS_GET(x)\
	FIELD_GET(DEV_MAC_HDX_CFG_WEXC_DIS, x)

#define DEV_MAC_HDX_CFG_SEED                     GENMASK(23, 16)
#define DEV_MAC_HDX_CFG_SEED_SET(x)\
	FIELD_PREP(DEV_MAC_HDX_CFG_SEED, x)
#define DEV_MAC_HDX_CFG_SEED_GET(x)\
	FIELD_GET(DEV_MAC_HDX_CFG_SEED, x)

#define DEV_MAC_HDX_CFG_SEED_LOAD                BIT(12)
#define DEV_MAC_HDX_CFG_SEED_LOAD_SET(x)\
	FIELD_PREP(DEV_MAC_HDX_CFG_SEED_LOAD, x)
#define DEV_MAC_HDX_CFG_SEED_LOAD_GET(x)\
	FIELD_GET(DEV_MAC_HDX_CFG_SEED_LOAD, x)

#define DEV_MAC_HDX_CFG_RETRY_EXC_COL_ENA        BIT(8)
#define DEV_MAC_HDX_CFG_RETRY_EXC_COL_ENA_SET(x)\
	FIELD_PREP(DEV_MAC_HDX_CFG_RETRY_EXC_COL_ENA, x)
#define DEV_MAC_HDX_CFG_RETRY_EXC_COL_ENA_GET(x)\
	FIELD_GET(DEV_MAC_HDX_CFG_RETRY_EXC_COL_ENA, x)

#define DEV_MAC_HDX_CFG_LATE_COL_POS             GENMASK(6, 0)
#define DEV_MAC_HDX_CFG_LATE_COL_POS_SET(x)\
	FIELD_PREP(DEV_MAC_HDX_CFG_LATE_COL_POS, x)
#define DEV_MAC_HDX_CFG_LATE_COL_POS_GET(x)\
	FIELD_GET(DEV_MAC_HDX_CFG_LATE_COL_POS, x)

/*      DEV:MAC_CFG_STATUS:MAC_FC_MAC_LOW_CFG */
#define DEV_FC_MAC_LOW_CFG(t)     __REG(TARGET_DEV, t, 8, 28, 0, 1, 44, 32, 0, 1, 4)

#define DEV_FC_MAC_LOW_CFG_MAC_LOW               GENMASK(23, 0)
#define DEV_FC_MAC_LOW_CFG_MAC_LOW_SET(x)\
	FIELD_PREP(DEV_FC_MAC_LOW_CFG_MAC_LOW, x)
#define DEV_FC_MAC_LOW_CFG_MAC_LOW_GET(x)\
	FIELD_GET(DEV_FC_MAC_LOW_CFG_MAC_LOW, x)

/*      DEV:MAC_CFG_STATUS:MAC_FC_MAC_HIGH_CFG */
#define DEV_FC_MAC_HIGH_CFG(t)    __REG(TARGET_DEV, t, 8, 28, 0, 1, 44, 36, 0, 1, 4)

#define DEV_FC_MAC_HIGH_CFG_MAC_HIGH             GENMASK(23, 0)
#define DEV_FC_MAC_HIGH_CFG_MAC_HIGH_SET(x)\
	FIELD_PREP(DEV_FC_MAC_HIGH_CFG_MAC_HIGH, x)
#define DEV_FC_MAC_HIGH_CFG_MAC_HIGH_GET(x)\
	FIELD_GET(DEV_FC_MAC_HIGH_CFG_MAC_HIGH, x)

/*      DEV:PCS1G_CFG_STATUS:PCS1G_CFG */
#define DEV_PCS1G_CFG(t)          __REG(TARGET_DEV, t, 8, 72, 0, 1, 68, 0, 0, 1, 4)

#define DEV_PCS1G_CFG_LINK_STATUS_TYPE           BIT(4)
#define DEV_PCS1G_CFG_LINK_STATUS_TYPE_SET(x)\
	FIELD_PREP(DEV_PCS1G_CFG_LINK_STATUS_TYPE, x)
#define DEV_PCS1G_CFG_LINK_STATUS_TYPE_GET(x)\
	FIELD_GET(DEV_PCS1G_CFG_LINK_STATUS_TYPE, x)

#define DEV_PCS1G_CFG_AN_LINK_CTRL_ENA           BIT(1)
#define DEV_PCS1G_CFG_AN_LINK_CTRL_ENA_SET(x)\
	FIELD_PREP(DEV_PCS1G_CFG_AN_LINK_CTRL_ENA, x)
#define DEV_PCS1G_CFG_AN_LINK_CTRL_ENA_GET(x)\
	FIELD_GET(DEV_PCS1G_CFG_AN_LINK_CTRL_ENA, x)

#define DEV_PCS1G_CFG_PCS_ENA                    BIT(0)
#define DEV_PCS1G_CFG_PCS_ENA_SET(x)\
	FIELD_PREP(DEV_PCS1G_CFG_PCS_ENA, x)
#define DEV_PCS1G_CFG_PCS_ENA_GET(x)\
	FIELD_GET(DEV_PCS1G_CFG_PCS_ENA, x)

/*      DEV:PCS1G_CFG_STATUS:PCS1G_MODE_CFG */
#define DEV_PCS1G_MODE_CFG(t)     __REG(TARGET_DEV, t, 8, 72, 0, 1, 68, 4, 0, 1, 4)

#define DEV_PCS1G_MODE_CFG_UNIDIR_MODE_ENA       BIT(4)
#define DEV_PCS1G_MODE_CFG_UNIDIR_MODE_ENA_SET(x)\
	FIELD_PREP(DEV_PCS1G_MODE_CFG_UNIDIR_MODE_ENA, x)
#define DEV_PCS1G_MODE_CFG_UNIDIR_MODE_ENA_GET(x)\
	FIELD_GET(DEV_PCS1G_MODE_CFG_UNIDIR_MODE_ENA, x)

#define DEV_PCS1G_MODE_CFG_SAVE_PREAMBLE_ENA     BIT(1)
#define DEV_PCS1G_MODE_CFG_SAVE_PREAMBLE_ENA_SET(x)\
	FIELD_PREP(DEV_PCS1G_MODE_CFG_SAVE_PREAMBLE_ENA, x)
#define DEV_PCS1G_MODE_CFG_SAVE_PREAMBLE_ENA_GET(x)\
	FIELD_GET(DEV_PCS1G_MODE_CFG_SAVE_PREAMBLE_ENA, x)

#define DEV_PCS1G_MODE_CFG_SGMII_MODE_ENA        BIT(0)
#define DEV_PCS1G_MODE_CFG_SGMII_MODE_ENA_SET(x)\
	FIELD_PREP(DEV_PCS1G_MODE_CFG_SGMII_MODE_ENA, x)
#define DEV_PCS1G_MODE_CFG_SGMII_MODE_ENA_GET(x)\
	FIELD_GET(DEV_PCS1G_MODE_CFG_SGMII_MODE_ENA, x)

/*      DEV:PCS1G_CFG_STATUS:PCS1G_SD_CFG */
#define DEV_PCS1G_SD_CFG(t)       __REG(TARGET_DEV, t, 8, 72, 0, 1, 68, 8, 0, 1, 4)

#define DEV_PCS1G_SD_CFG_SD_SEL                  BIT(8)
#define DEV_PCS1G_SD_CFG_SD_SEL_SET(x)\
	FIELD_PREP(DEV_PCS1G_SD_CFG_SD_SEL, x)
#define DEV_PCS1G_SD_CFG_SD_SEL_GET(x)\
	FIELD_GET(DEV_PCS1G_SD_CFG_SD_SEL, x)

#define DEV_PCS1G_SD_CFG_SD_POL                  BIT(4)
#define DEV_PCS1G_SD_CFG_SD_POL_SET(x)\
	FIELD_PREP(DEV_PCS1G_SD_CFG_SD_POL, x)
#define DEV_PCS1G_SD_CFG_SD_POL_GET(x)\
	FIELD_GET(DEV_PCS1G_SD_CFG_SD_POL, x)

#define DEV_PCS1G_SD_CFG_SD_ENA                  BIT(0)
#define DEV_PCS1G_SD_CFG_SD_ENA_SET(x)\
	FIELD_PREP(DEV_PCS1G_SD_CFG_SD_ENA, x)
#define DEV_PCS1G_SD_CFG_SD_ENA_GET(x)\
	FIELD_GET(DEV_PCS1G_SD_CFG_SD_ENA, x)

/*      DEV:PCS1G_CFG_STATUS:PCS1G_ANEG_CFG */
#define DEV_PCS1G_ANEG_CFG(t)     __REG(TARGET_DEV, t, 8, 72, 0, 1, 68, 12, 0, 1, 4)

#define DEV_PCS1G_ANEG_CFG_ADV_ABILITY           GENMASK(31, 16)
#define DEV_PCS1G_ANEG_CFG_ADV_ABILITY_SET(x)\
	FIELD_PREP(DEV_PCS1G_ANEG_CFG_ADV_ABILITY, x)
#define DEV_PCS1G_ANEG_CFG_ADV_ABILITY_GET(x)\
	FIELD_GET(DEV_PCS1G_ANEG_CFG_ADV_ABILITY, x)

#define DEV_PCS1G_ANEG_CFG_SW_RESOLVE_ENA        BIT(8)
#define DEV_PCS1G_ANEG_CFG_SW_RESOLVE_ENA_SET(x)\
	FIELD_PREP(DEV_PCS1G_ANEG_CFG_SW_RESOLVE_ENA, x)
#define DEV_PCS1G_ANEG_CFG_SW_RESOLVE_ENA_GET(x)\
	FIELD_GET(DEV_PCS1G_ANEG_CFG_SW_RESOLVE_ENA, x)

#define DEV_PCS1G_ANEG_CFG_RESTART_ONE_SHOT      BIT(1)
#define DEV_PCS1G_ANEG_CFG_RESTART_ONE_SHOT_SET(x)\
	FIELD_PREP(DEV_PCS1G_ANEG_CFG_RESTART_ONE_SHOT, x)
#define DEV_PCS1G_ANEG_CFG_RESTART_ONE_SHOT_GET(x)\
	FIELD_GET(DEV_PCS1G_ANEG_CFG_RESTART_ONE_SHOT, x)

#define DEV_PCS1G_ANEG_CFG_ENA                   BIT(0)
#define DEV_PCS1G_ANEG_CFG_ENA_SET(x)\
	FIELD_PREP(DEV_PCS1G_ANEG_CFG_ENA, x)
#define DEV_PCS1G_ANEG_CFG_ENA_GET(x)\
	FIELD_GET(DEV_PCS1G_ANEG_CFG_ENA, x)

/*      DEV:PCS1G_CFG_STATUS:PCS1G_ANEG_STATUS */
#define DEV_PCS1G_ANEG_STATUS(t)  __REG(TARGET_DEV, t, 8, 72, 0, 1, 68, 32, 0, 1, 4)

#define DEV_PCS1G_ANEG_STATUS_LP_ADV             GENMASK(31, 16)
#define DEV_PCS1G_ANEG_STATUS_LP_ADV_SET(x)\
	FIELD_PREP(DEV_PCS1G_ANEG_STATUS_LP_ADV, x)
#define DEV_PCS1G_ANEG_STATUS_LP_ADV_GET(x)\
	FIELD_GET(DEV_PCS1G_ANEG_STATUS_LP_ADV, x)

#define DEV_PCS1G_ANEG_STATUS_PR                 BIT(4)
#define DEV_PCS1G_ANEG_STATUS_PR_SET(x)\
	FIELD_PREP(DEV_PCS1G_ANEG_STATUS_PR, x)
#define DEV_PCS1G_ANEG_STATUS_PR_GET(x)\
	FIELD_GET(DEV_PCS1G_ANEG_STATUS_PR, x)

#define DEV_PCS1G_ANEG_STATUS_PAGE_RX_STICKY     BIT(3)
#define DEV_PCS1G_ANEG_STATUS_PAGE_RX_STICKY_SET(x)\
	FIELD_PREP(DEV_PCS1G_ANEG_STATUS_PAGE_RX_STICKY, x)
#define DEV_PCS1G_ANEG_STATUS_PAGE_RX_STICKY_GET(x)\
	FIELD_GET(DEV_PCS1G_ANEG_STATUS_PAGE_RX_STICKY, x)

#define DEV_PCS1G_ANEG_STATUS_ANEG_COMPLETE      BIT(0)
#define DEV_PCS1G_ANEG_STATUS_ANEG_COMPLETE_SET(x)\
	FIELD_PREP(DEV_PCS1G_ANEG_STATUS_ANEG_COMPLETE, x)
#define DEV_PCS1G_ANEG_STATUS_ANEG_COMPLETE_GET(x)\
	FIELD_GET(DEV_PCS1G_ANEG_STATUS_ANEG_COMPLETE, x)

/*      DEV:PCS1G_CFG_STATUS:PCS1G_LINK_STATUS */
#define DEV_PCS1G_LINK_STATUS(t)  __REG(TARGET_DEV, t, 8, 72, 0, 1, 68, 40, 0, 1, 4)

#define DEV_PCS1G_LINK_STATUS_DELAY_VAR          GENMASK(15, 12)
#define DEV_PCS1G_LINK_STATUS_DELAY_VAR_SET(x)\
	FIELD_PREP(DEV_PCS1G_LINK_STATUS_DELAY_VAR, x)
#define DEV_PCS1G_LINK_STATUS_DELAY_VAR_GET(x)\
	FIELD_GET(DEV_PCS1G_LINK_STATUS_DELAY_VAR, x)

#define DEV_PCS1G_LINK_STATUS_SIGNAL_DETECT      BIT(8)
#define DEV_PCS1G_LINK_STATUS_SIGNAL_DETECT_SET(x)\
	FIELD_PREP(DEV_PCS1G_LINK_STATUS_SIGNAL_DETECT, x)
#define DEV_PCS1G_LINK_STATUS_SIGNAL_DETECT_GET(x)\
	FIELD_GET(DEV_PCS1G_LINK_STATUS_SIGNAL_DETECT, x)

#define DEV_PCS1G_LINK_STATUS_LINK_STATUS        BIT(4)
#define DEV_PCS1G_LINK_STATUS_LINK_STATUS_SET(x)\
	FIELD_PREP(DEV_PCS1G_LINK_STATUS_LINK_STATUS, x)
#define DEV_PCS1G_LINK_STATUS_LINK_STATUS_GET(x)\
	FIELD_GET(DEV_PCS1G_LINK_STATUS_LINK_STATUS, x)

#define DEV_PCS1G_LINK_STATUS_SYNC_STATUS        BIT(0)
#define DEV_PCS1G_LINK_STATUS_SYNC_STATUS_SET(x)\
	FIELD_PREP(DEV_PCS1G_LINK_STATUS_SYNC_STATUS, x)
#define DEV_PCS1G_LINK_STATUS_SYNC_STATUS_GET(x)\
	FIELD_GET(DEV_PCS1G_LINK_STATUS_SYNC_STATUS, x)

/*      DEV:PCS1G_CFG_STATUS:PCS1G_STICKY */
#define DEV_PCS1G_STICKY(t)       __REG(TARGET_DEV, t, 8, 72, 0, 1, 68, 48, 0, 1, 4)

#define DEV_PCS1G_STICKY_LINK_DOWN_STICKY        BIT(4)
#define DEV_PCS1G_STICKY_LINK_DOWN_STICKY_SET(x)\
	FIELD_PREP(DEV_PCS1G_STICKY_LINK_DOWN_STICKY, x)
#define DEV_PCS1G_STICKY_LINK_DOWN_STICKY_GET(x)\
	FIELD_GET(DEV_PCS1G_STICKY_LINK_DOWN_STICKY, x)

#define DEV_PCS1G_STICKY_OUT_OF_SYNC_STICKY      BIT(0)
#define DEV_PCS1G_STICKY_OUT_OF_SYNC_STICKY_SET(x)\
	FIELD_PREP(DEV_PCS1G_STICKY_OUT_OF_SYNC_STICKY, x)
#define DEV_PCS1G_STICKY_OUT_OF_SYNC_STICKY_GET(x)\
	FIELD_GET(DEV_PCS1G_STICKY_OUT_OF_SYNC_STICKY, x)

/*      DEV:MM_CONFIG:ENABLE_CONFIG */
#define DEV_ENABLE_CONFIG(t)      __REG(TARGET_DEV, t, 8, 156, 0, 1, 8, 0, 0, 1, 4)

#define DEV_ENABLE_CONFIG_KEEP_S_AFTER_D         BIT(8)
#define DEV_ENABLE_CONFIG_KEEP_S_AFTER_D_SET(x)\
	FIELD_PREP(DEV_ENABLE_CONFIG_KEEP_S_AFTER_D, x)
#define DEV_ENABLE_CONFIG_KEEP_S_AFTER_D_GET(x)\
	FIELD_GET(DEV_ENABLE_CONFIG_KEEP_S_AFTER_D, x)

#define DEV_ENABLE_CONFIG_MM_TX_ENA              BIT(4)
#define DEV_ENABLE_CONFIG_MM_TX_ENA_SET(x)\
	FIELD_PREP(DEV_ENABLE_CONFIG_MM_TX_ENA, x)
#define DEV_ENABLE_CONFIG_MM_TX_ENA_GET(x)\
	FIELD_GET(DEV_ENABLE_CONFIG_MM_TX_ENA, x)

#define DEV_ENABLE_CONFIG_MM_RX_ENA              BIT(0)
#define DEV_ENABLE_CONFIG_MM_RX_ENA_SET(x)\
	FIELD_PREP(DEV_ENABLE_CONFIG_MM_RX_ENA, x)
#define DEV_ENABLE_CONFIG_MM_RX_ENA_GET(x)\
	FIELD_GET(DEV_ENABLE_CONFIG_MM_RX_ENA, x)

/*      DEV:MM_CONFIG:VERIF_CONFIG */
#define DEV_VERIF_CONFIG(t)       __REG(TARGET_DEV, t, 8, 156, 0, 1, 8, 4, 0, 1, 4)

#define DEV_VERIF_CONFIG_VERIF_TIMER_UNITS       GENMASK(13, 12)
#define DEV_VERIF_CONFIG_VERIF_TIMER_UNITS_SET(x)\
	FIELD_PREP(DEV_VERIF_CONFIG_VERIF_TIMER_UNITS, x)
#define DEV_VERIF_CONFIG_VERIF_TIMER_UNITS_GET(x)\
	FIELD_GET(DEV_VERIF_CONFIG_VERIF_TIMER_UNITS, x)

#define DEV_VERIF_CONFIG_PRM_VERIFY_TIME         GENMASK(11, 4)
#define DEV_VERIF_CONFIG_PRM_VERIFY_TIME_SET(x)\
	FIELD_PREP(DEV_VERIF_CONFIG_PRM_VERIFY_TIME, x)
#define DEV_VERIF_CONFIG_PRM_VERIFY_TIME_GET(x)\
	FIELD_GET(DEV_VERIF_CONFIG_PRM_VERIFY_TIME, x)

#define DEV_VERIF_CONFIG_PRM_VERIFY_DIS          BIT(0)
#define DEV_VERIF_CONFIG_PRM_VERIFY_DIS_SET(x)\
	FIELD_PREP(DEV_VERIF_CONFIG_PRM_VERIFY_DIS, x)
#define DEV_VERIF_CONFIG_PRM_VERIFY_DIS_GET(x)\
	FIELD_GET(DEV_VERIF_CONFIG_PRM_VERIFY_DIS, x)

/*      DEV:MM_STATISTICS:MM_STATUS */
#define DEV_MM_STATUS(t)          __REG(TARGET_DEV, t, 8, 164, 0, 1, 4, 0, 0, 1, 4)

#define DEV_MM_STATUS_MM_TX_PRMPT_STATUS         BIT(28)
#define DEV_MM_STATUS_MM_TX_PRMPT_STATUS_SET(x)\
	FIELD_PREP(DEV_MM_STATUS_MM_TX_PRMPT_STATUS, x)
#define DEV_MM_STATUS_MM_TX_PRMPT_STATUS_GET(x)\
	FIELD_GET(DEV_MM_STATUS_MM_TX_PRMPT_STATUS, x)

#define DEV_MM_STATUS_MM_TX_FRAME_STATUS         BIT(24)
#define DEV_MM_STATUS_MM_TX_FRAME_STATUS_SET(x)\
	FIELD_PREP(DEV_MM_STATUS_MM_TX_FRAME_STATUS, x)
#define DEV_MM_STATUS_MM_TX_FRAME_STATUS_GET(x)\
	FIELD_GET(DEV_MM_STATUS_MM_TX_FRAME_STATUS, x)

#define DEV_MM_STATUS_MM_RX_FRAME_STATUS         BIT(20)
#define DEV_MM_STATUS_MM_RX_FRAME_STATUS_SET(x)\
	FIELD_PREP(DEV_MM_STATUS_MM_RX_FRAME_STATUS, x)
#define DEV_MM_STATUS_MM_RX_FRAME_STATUS_GET(x)\
	FIELD_GET(DEV_MM_STATUS_MM_RX_FRAME_STATUS, x)

#define DEV_MM_STATUS_UNEXP_TX_PFRM_STICKY       BIT(16)
#define DEV_MM_STATUS_UNEXP_TX_PFRM_STICKY_SET(x)\
	FIELD_PREP(DEV_MM_STATUS_UNEXP_TX_PFRM_STICKY, x)
#define DEV_MM_STATUS_UNEXP_TX_PFRM_STICKY_GET(x)\
	FIELD_GET(DEV_MM_STATUS_UNEXP_TX_PFRM_STICKY, x)

#define DEV_MM_STATUS_UNEXP_RX_PFRM_STICKY       BIT(12)
#define DEV_MM_STATUS_UNEXP_RX_PFRM_STICKY_SET(x)\
	FIELD_PREP(DEV_MM_STATUS_UNEXP_RX_PFRM_STICKY, x)
#define DEV_MM_STATUS_UNEXP_RX_PFRM_STICKY_GET(x)\
	FIELD_GET(DEV_MM_STATUS_UNEXP_RX_PFRM_STICKY, x)

#define DEV_MM_STATUS_PRMPT_VERIFY_STATE         GENMASK(10, 8)
#define DEV_MM_STATUS_PRMPT_VERIFY_STATE_SET(x)\
	FIELD_PREP(DEV_MM_STATUS_PRMPT_VERIFY_STATE, x)
#define DEV_MM_STATUS_PRMPT_VERIFY_STATE_GET(x)\
	FIELD_GET(DEV_MM_STATUS_PRMPT_VERIFY_STATE, x)

#define DEV_MM_STATUS_PRMPT_ACTIVE_STICKY        BIT(4)
#define DEV_MM_STATUS_PRMPT_ACTIVE_STICKY_SET(x)\
	FIELD_PREP(DEV_MM_STATUS_PRMPT_ACTIVE_STICKY, x)
#define DEV_MM_STATUS_PRMPT_ACTIVE_STICKY_GET(x)\
	FIELD_GET(DEV_MM_STATUS_PRMPT_ACTIVE_STICKY, x)

#define DEV_MM_STATUS_PRMPT_ACTIVE_STATUS        BIT(0)
#define DEV_MM_STATUS_PRMPT_ACTIVE_STATUS_SET(x)\
	FIELD_PREP(DEV_MM_STATUS_PRMPT_ACTIVE_STATUS, x)
#define DEV_MM_STATUS_PRMPT_ACTIVE_STATUS_GET(x)\
	FIELD_GET(DEV_MM_STATUS_PRMPT_ACTIVE_STATUS, x)

/*      DEV:PHASE_DETECTOR_CTRL:PHAD_CTRL */
#define DEV_PHAD_CTRL(t, g)       __REG(TARGET_DEV, t, 8, 168, g, 2, 12, 0, 0, 1, 4)

#define DEV_PHAD_CTRL_PHAD_LOCK                  BIT(17)
#define DEV_PHAD_CTRL_PHAD_LOCK_SET(x)\
	FIELD_PREP(DEV_PHAD_CTRL_PHAD_LOCK, x)
#define DEV_PHAD_CTRL_PHAD_LOCK_GET(x)\
	FIELD_GET(DEV_PHAD_CTRL_PHAD_LOCK, x)

#define DEV_PHAD_CTRL_DIV4_ACT                   BIT(16)
#define DEV_PHAD_CTRL_DIV4_ACT_SET(x)\
	FIELD_PREP(DEV_PHAD_CTRL_DIV4_ACT, x)
#define DEV_PHAD_CTRL_DIV4_ACT_GET(x)\
	FIELD_GET(DEV_PHAD_CTRL_DIV4_ACT, x)

#define DEV_PHAD_CTRL_PHAD_ENA                   BIT(15)
#define DEV_PHAD_CTRL_PHAD_ENA_SET(x)\
	FIELD_PREP(DEV_PHAD_CTRL_PHAD_ENA, x)
#define DEV_PHAD_CTRL_PHAD_ENA_GET(x)\
	FIELD_GET(DEV_PHAD_CTRL_PHAD_ENA, x)

#define DEV_PHAD_CTRL_PHAD_FAILED                BIT(14)
#define DEV_PHAD_CTRL_PHAD_FAILED_SET(x)\
	FIELD_PREP(DEV_PHAD_CTRL_PHAD_FAILED, x)
#define DEV_PHAD_CTRL_PHAD_FAILED_GET(x)\
	FIELD_GET(DEV_PHAD_CTRL_PHAD_FAILED, x)

#define DEV_PHAD_CTRL_PHAD_ADJ                   GENMASK(13, 12)
#define DEV_PHAD_CTRL_PHAD_ADJ_SET(x)\
	FIELD_PREP(DEV_PHAD_CTRL_PHAD_ADJ, x)
#define DEV_PHAD_CTRL_PHAD_ADJ_GET(x)\
	FIELD_GET(DEV_PHAD_CTRL_PHAD_ADJ, x)

#define DEV_PHAD_CTRL_ERR_MAX_ENA                BIT(11)
#define DEV_PHAD_CTRL_ERR_MAX_ENA_SET(x)\
	FIELD_PREP(DEV_PHAD_CTRL_ERR_MAX_ENA, x)
#define DEV_PHAD_CTRL_ERR_MAX_ENA_GET(x)\
	FIELD_GET(DEV_PHAD_CTRL_ERR_MAX_ENA, x)

#define DEV_PHAD_CTRL_LOCK_ACC                   GENMASK(10, 8)
#define DEV_PHAD_CTRL_LOCK_ACC_SET(x)\
	FIELD_PREP(DEV_PHAD_CTRL_LOCK_ACC, x)
#define DEV_PHAD_CTRL_LOCK_ACC_GET(x)\
	FIELD_GET(DEV_PHAD_CTRL_LOCK_ACC, x)

#define DEV_PHAD_CTRL_REALIGN_OFS                GENMASK(7, 5)
#define DEV_PHAD_CTRL_REALIGN_OFS_SET(x)\
	FIELD_PREP(DEV_PHAD_CTRL_REALIGN_OFS, x)
#define DEV_PHAD_CTRL_REALIGN_OFS_GET(x)\
	FIELD_GET(DEV_PHAD_CTRL_REALIGN_OFS, x)

#define DEV_PHAD_CTRL_TWEAKS                     GENMASK(4, 2)
#define DEV_PHAD_CTRL_TWEAKS_SET(x)\
	FIELD_PREP(DEV_PHAD_CTRL_TWEAKS, x)
#define DEV_PHAD_CTRL_TWEAKS_GET(x)\
	FIELD_GET(DEV_PHAD_CTRL_TWEAKS, x)

#define DEV_PHAD_CTRL_DIV_CFG                    GENMASK(1, 0)
#define DEV_PHAD_CTRL_DIV_CFG_SET(x)\
	FIELD_PREP(DEV_PHAD_CTRL_DIV_CFG, x)
#define DEV_PHAD_CTRL_DIV_CFG_GET(x)\
	FIELD_GET(DEV_PHAD_CTRL_DIV_CFG, x)

/*      FDMA:FDMA:FDMA_CH_ACTIVATE */
#define FDMA_CH_ACTIVATE          __REG(TARGET_FDMA, 0, 1, 8, 0, 1, 428, 0, 0, 1, 4)

#define FDMA_CH_ACTIVATE_CH_ACTIVATE             GENMASK(7, 0)
#define FDMA_CH_ACTIVATE_CH_ACTIVATE_SET(x)\
	FIELD_PREP(FDMA_CH_ACTIVATE_CH_ACTIVATE, x)
#define FDMA_CH_ACTIVATE_CH_ACTIVATE_GET(x)\
	FIELD_GET(FDMA_CH_ACTIVATE_CH_ACTIVATE, x)

/*      FDMA:FDMA:FDMA_CH_RELOAD */
#define FDMA_CH_RELOAD            __REG(TARGET_FDMA, 0, 1, 8, 0, 1, 428, 4, 0, 1, 4)

#define FDMA_CH_RELOAD_CH_RELOAD                 GENMASK(7, 0)
#define FDMA_CH_RELOAD_CH_RELOAD_SET(x)\
	FIELD_PREP(FDMA_CH_RELOAD_CH_RELOAD, x)
#define FDMA_CH_RELOAD_CH_RELOAD_GET(x)\
	FIELD_GET(FDMA_CH_RELOAD_CH_RELOAD, x)

/*      FDMA:FDMA:FDMA_CH_DISABLE */
#define FDMA_CH_DISABLE           __REG(TARGET_FDMA, 0, 1, 8, 0, 1, 428, 8, 0, 1, 4)

#define FDMA_CH_DISABLE_CH_DISABLE               GENMASK(7, 0)
#define FDMA_CH_DISABLE_CH_DISABLE_SET(x)\
	FIELD_PREP(FDMA_CH_DISABLE_CH_DISABLE, x)
#define FDMA_CH_DISABLE_CH_DISABLE_GET(x)\
	FIELD_GET(FDMA_CH_DISABLE_CH_DISABLE, x)

/*      FDMA:FDMA:FDMA_CH_FORCEDIS */
#define FDMA_CH_FORCEDIS          __REG(TARGET_FDMA, 0, 1, 8, 0, 1, 428, 12, 0, 1, 4)

#define FDMA_CH_FORCEDIS_CH_FORCEDIS             GENMASK(7, 0)
#define FDMA_CH_FORCEDIS_CH_FORCEDIS_SET(x)\
	FIELD_PREP(FDMA_CH_FORCEDIS_CH_FORCEDIS, x)
#define FDMA_CH_FORCEDIS_CH_FORCEDIS_GET(x)\
	FIELD_GET(FDMA_CH_FORCEDIS_CH_FORCEDIS, x)

/*      FDMA:FDMA:FDMA_CH_DB_DISCARD */
#define FDMA_CH_DB_DISCARD        __REG(TARGET_FDMA, 0, 1, 8, 0, 1, 428, 16, 0, 1, 4)

#define FDMA_CH_DB_DISCARD_DB_DISCARD            GENMASK(7, 0)
#define FDMA_CH_DB_DISCARD_DB_DISCARD_SET(x)\
	FIELD_PREP(FDMA_CH_DB_DISCARD_DB_DISCARD, x)
#define FDMA_CH_DB_DISCARD_DB_DISCARD_GET(x)\
	FIELD_GET(FDMA_CH_DB_DISCARD_DB_DISCARD, x)

/*      FDMA:FDMA:FDMA_CH_CNT */
#define FDMA_CH_CNT(r)            __REG(TARGET_FDMA, 0, 1, 8, 0, 1, 428, 20, r, 8, 4)

#define FDMA_CH_CNT_CH_CNT_FRM                   GENMASK(31, 16)
#define FDMA_CH_CNT_CH_CNT_FRM_SET(x)\
	FIELD_PREP(FDMA_CH_CNT_CH_CNT_FRM, x)
#define FDMA_CH_CNT_CH_CNT_FRM_GET(x)\
	FIELD_GET(FDMA_CH_CNT_CH_CNT_FRM, x)

#define FDMA_CH_CNT_CH_CNT_DB_INTR               GENMASK(15, 8)
#define FDMA_CH_CNT_CH_CNT_DB_INTR_SET(x)\
	FIELD_PREP(FDMA_CH_CNT_CH_CNT_DB_INTR, x)
#define FDMA_CH_CNT_CH_CNT_DB_INTR_GET(x)\
	FIELD_GET(FDMA_CH_CNT_CH_CNT_DB_INTR, x)

#define FDMA_CH_CNT_CH_CNT_DCB                   GENMASK(7, 0)
#define FDMA_CH_CNT_CH_CNT_DCB_SET(x)\
	FIELD_PREP(FDMA_CH_CNT_CH_CNT_DCB, x)
#define FDMA_CH_CNT_CH_CNT_DCB_GET(x)\
	FIELD_GET(FDMA_CH_CNT_CH_CNT_DCB, x)

/*      FDMA:FDMA:FDMA_DCB_LLP */
#define FDMA_DCB_LLP(r)           __REG(TARGET_FDMA, 0, 1, 8, 0, 1, 428, 52, r, 8, 4)

/*      FDMA:FDMA:FDMA_DCB_LLP1 */
#define FDMA_DCB_LLP1(r)          __REG(TARGET_FDMA, 0, 1, 8, 0, 1, 428, 84, r, 8, 4)

/*      FDMA:FDMA:FDMA_DCB_LLP_PREV */
#define FDMA_DCB_LLP_PREV(r)      __REG(TARGET_FDMA, 0, 1, 8, 0, 1, 428, 116, r, 8, 4)

/*      FDMA:FDMA:FDMA_DCB_LLP_PREV1 */
#define FDMA_DCB_LLP_PREV1(r)     __REG(TARGET_FDMA, 0, 1, 8, 0, 1, 428, 148, r, 8, 4)

/*      FDMA:FDMA:FDMA_CH_ACTIVE */
#define FDMA_CH_ACTIVE            __REG(TARGET_FDMA, 0, 1, 8, 0, 1, 428, 180, 0, 1, 4)

#define FDMA_CH_ACTIVE_CH_ACTIVE                 GENMASK(7, 0)
#define FDMA_CH_ACTIVE_CH_ACTIVE_SET(x)\
	FIELD_PREP(FDMA_CH_ACTIVE_CH_ACTIVE, x)
#define FDMA_CH_ACTIVE_CH_ACTIVE_GET(x)\
	FIELD_GET(FDMA_CH_ACTIVE_CH_ACTIVE, x)

/*      FDMA:FDMA:FDMA_CH_PENDING */
#define FDMA_CH_PENDING           __REG(TARGET_FDMA, 0, 1, 8, 0, 1, 428, 184, 0, 1, 4)

#define FDMA_CH_PENDING_CH_PENDING               GENMASK(7, 0)
#define FDMA_CH_PENDING_CH_PENDING_SET(x)\
	FIELD_PREP(FDMA_CH_PENDING_CH_PENDING, x)
#define FDMA_CH_PENDING_CH_PENDING_GET(x)\
	FIELD_GET(FDMA_CH_PENDING_CH_PENDING, x)

/*      FDMA:FDMA:FDMA_CH_IDLE */
#define FDMA_CH_IDLE              __REG(TARGET_FDMA, 0, 1, 8, 0, 1, 428, 188, 0, 1, 4)

#define FDMA_CH_IDLE_CH_IDLE                     GENMASK(7, 0)
#define FDMA_CH_IDLE_CH_IDLE_SET(x)\
	FIELD_PREP(FDMA_CH_IDLE_CH_IDLE, x)
#define FDMA_CH_IDLE_CH_IDLE_GET(x)\
	FIELD_GET(FDMA_CH_IDLE_CH_IDLE, x)

/*      FDMA:FDMA:FDMA_CH_STATUS */
#define FDMA_CH_STATUS(r)         __REG(TARGET_FDMA, 0, 1, 8, 0, 1, 428, 192, r, 8, 4)

#define FDMA_CH_STATUS_CH_FILL_LVL               GENMASK(5, 2)
#define FDMA_CH_STATUS_CH_FILL_LVL_SET(x)\
	FIELD_PREP(FDMA_CH_STATUS_CH_FILL_LVL, x)
#define FDMA_CH_STATUS_CH_FILL_LVL_GET(x)\
	FIELD_GET(FDMA_CH_STATUS_CH_FILL_LVL, x)

#define FDMA_CH_STATUS_CH_ERR_DCB_WRD128_IDX     GENMASK(1, 0)
#define FDMA_CH_STATUS_CH_ERR_DCB_WRD128_IDX_SET(x)\
	FIELD_PREP(FDMA_CH_STATUS_CH_ERR_DCB_WRD128_IDX, x)
#define FDMA_CH_STATUS_CH_ERR_DCB_WRD128_IDX_GET(x)\
	FIELD_GET(FDMA_CH_STATUS_CH_ERR_DCB_WRD128_IDX, x)

/*      FDMA:FDMA:FDMA_CH_CFG */
#define FDMA_CH_CFG(r)            __REG(TARGET_FDMA, 0, 1, 8, 0, 1, 428, 224, r, 8, 4)

#define FDMA_CH_CFG_CH_XTR_STATUS_MODE           BIT(5)
#define FDMA_CH_CFG_CH_XTR_STATUS_MODE_SET(x)\
	FIELD_PREP(FDMA_CH_CFG_CH_XTR_STATUS_MODE, x)
#define FDMA_CH_CFG_CH_XTR_STATUS_MODE_GET(x)\
	FIELD_GET(FDMA_CH_CFG_CH_XTR_STATUS_MODE, x)

#define FDMA_CH_CFG_CH_INTR_DB_EOF_ONLY          BIT(4)
#define FDMA_CH_CFG_CH_INTR_DB_EOF_ONLY_SET(x)\
	FIELD_PREP(FDMA_CH_CFG_CH_INTR_DB_EOF_ONLY, x)
#define FDMA_CH_CFG_CH_INTR_DB_EOF_ONLY_GET(x)\
	FIELD_GET(FDMA_CH_CFG_CH_INTR_DB_EOF_ONLY, x)

#define FDMA_CH_CFG_CH_INJ_PORT                  BIT(3)
#define FDMA_CH_CFG_CH_INJ_PORT_SET(x)\
	FIELD_PREP(FDMA_CH_CFG_CH_INJ_PORT, x)
#define FDMA_CH_CFG_CH_INJ_PORT_GET(x)\
	FIELD_GET(FDMA_CH_CFG_CH_INJ_PORT, x)

#define FDMA_CH_CFG_CH_DCB_DB_CNT                GENMASK(2, 1)
#define FDMA_CH_CFG_CH_DCB_DB_CNT_SET(x)\
	FIELD_PREP(FDMA_CH_CFG_CH_DCB_DB_CNT, x)
#define FDMA_CH_CFG_CH_DCB_DB_CNT_GET(x)\
	FIELD_GET(FDMA_CH_CFG_CH_DCB_DB_CNT, x)

#define FDMA_CH_CFG_CH_MEM                       BIT(0)
#define FDMA_CH_CFG_CH_MEM_SET(x)\
	FIELD_PREP(FDMA_CH_CFG_CH_MEM, x)
#define FDMA_CH_CFG_CH_MEM_GET(x)\
	FIELD_GET(FDMA_CH_CFG_CH_MEM, x)

/*      FDMA:FDMA:FDMA_CH_TRANSLATE */
#define FDMA_CH_TRANSLATE(r)      __REG(TARGET_FDMA, 0, 1, 8, 0, 1, 428, 256, r, 8, 4)

#define FDMA_CH_TRANSLATE_OFFSET                 GENMASK(15, 0)
#define FDMA_CH_TRANSLATE_OFFSET_SET(x)\
	FIELD_PREP(FDMA_CH_TRANSLATE_OFFSET, x)
#define FDMA_CH_TRANSLATE_OFFSET_GET(x)\
	FIELD_GET(FDMA_CH_TRANSLATE_OFFSET, x)

/*      FDMA:FDMA:FDMA_CH_INJ_TOKEN_CNT */
#define FDMA_CH_INJ_TOKEN_CNT(r)  __REG(TARGET_FDMA, 0, 1, 8, 0, 1, 428, 288, r, 6, 4)

#define FDMA_CH_INJ_TOKEN_CNT_CH_INJ_TOKEN_CNT   GENMASK(7, 0)
#define FDMA_CH_INJ_TOKEN_CNT_CH_INJ_TOKEN_CNT_SET(x)\
	FIELD_PREP(FDMA_CH_INJ_TOKEN_CNT_CH_INJ_TOKEN_CNT, x)
#define FDMA_CH_INJ_TOKEN_CNT_CH_INJ_TOKEN_CNT_GET(x)\
	FIELD_GET(FDMA_CH_INJ_TOKEN_CNT_CH_INJ_TOKEN_CNT, x)

/*      FDMA:FDMA:FDMA_CH_INJ_TOKEN_TICK_RLD */
#define FDMA_CH_INJ_TOKEN_TICK_RLD(r) __REG(TARGET_FDMA, 0, 1, 8, 0, 1, 428, 312, r, 6, 4)

/*      FDMA:FDMA:FDMA_CH_INJ_TOKEN_TICK_CNT */
#define FDMA_CH_INJ_TOKEN_TICK_CNT(r) __REG(TARGET_FDMA, 0, 1, 8, 0, 1, 428, 336, r, 6, 4)

/*      FDMA:FDMA:FDMA_INJ_CFG */
#define FDMA_INJ_CFG              __REG(TARGET_FDMA, 0, 1, 8, 0, 1, 428, 360, 0, 1, 4)

#define FDMA_INJ_CFG_TAXI_EOF_SOF_MIN_WRD        GENMASK(14, 11)
#define FDMA_INJ_CFG_TAXI_EOF_SOF_MIN_WRD_SET(x)\
	FIELD_PREP(FDMA_INJ_CFG_TAXI_EOF_SOF_MIN_WRD, x)
#define FDMA_INJ_CFG_TAXI_EOF_SOF_MIN_WRD_GET(x)\
	FIELD_GET(FDMA_INJ_CFG_TAXI_EOF_SOF_MIN_WRD, x)

#define FDMA_INJ_CFG_INJ_ARB_SAT                 GENMASK(10, 0)
#define FDMA_INJ_CFG_INJ_ARB_SAT_SET(x)\
	FIELD_PREP(FDMA_INJ_CFG_INJ_ARB_SAT, x)
#define FDMA_INJ_CFG_INJ_ARB_SAT_GET(x)\
	FIELD_GET(FDMA_INJ_CFG_INJ_ARB_SAT, x)

/*      FDMA:FDMA:FDMA_XTR_CFG */
#define FDMA_XTR_CFG              __REG(TARGET_FDMA, 0, 1, 8, 0, 1, 428, 364, 0, 1, 4)

#define FDMA_XTR_CFG_XTR_FIFO_WM                 GENMASK(15, 11)
#define FDMA_XTR_CFG_XTR_FIFO_WM_SET(x)\
	FIELD_PREP(FDMA_XTR_CFG_XTR_FIFO_WM, x)
#define FDMA_XTR_CFG_XTR_FIFO_WM_GET(x)\
	FIELD_GET(FDMA_XTR_CFG_XTR_FIFO_WM, x)

#define FDMA_XTR_CFG_XTR_ARB_SAT                 GENMASK(10, 0)
#define FDMA_XTR_CFG_XTR_ARB_SAT_SET(x)\
	FIELD_PREP(FDMA_XTR_CFG_XTR_ARB_SAT, x)
#define FDMA_XTR_CFG_XTR_ARB_SAT_GET(x)\
	FIELD_GET(FDMA_XTR_CFG_XTR_ARB_SAT, x)

/*      FDMA:FDMA:FDMA_PORT_CFG */
#define FDMA_PORT_CFG(r)          __REG(TARGET_FDMA, 0, 1, 8, 0, 1, 428, 368, r, 2, 4)

#define FDMA_PORT_CFG_INJ_FCS_PAD_EN             BIT(8)
#define FDMA_PORT_CFG_INJ_FCS_PAD_EN_SET(x)\
	FIELD_PREP(FDMA_PORT_CFG_INJ_FCS_PAD_EN, x)
#define FDMA_PORT_CFG_INJ_FCS_PAD_EN_GET(x)\
	FIELD_GET(FDMA_PORT_CFG_INJ_FCS_PAD_EN, x)

#define FDMA_PORT_CFG_INJ_FRM_MIN_LEN            GENMASK(7, 0)
#define FDMA_PORT_CFG_INJ_FRM_MIN_LEN_SET(x)\
	FIELD_PREP(FDMA_PORT_CFG_INJ_FRM_MIN_LEN, x)
#define FDMA_PORT_CFG_INJ_FRM_MIN_LEN_GET(x)\
	FIELD_GET(FDMA_PORT_CFG_INJ_FRM_MIN_LEN, x)

/*      FDMA:FDMA:FDMA_PORT_CTRL */
#define FDMA_PORT_CTRL(r)         __REG(TARGET_FDMA, 0, 1, 8, 0, 1, 428, 376, r, 2, 4)

#define FDMA_PORT_CTRL_INJ_STOP                  BIT(4)
#define FDMA_PORT_CTRL_INJ_STOP_SET(x)\
	FIELD_PREP(FDMA_PORT_CTRL_INJ_STOP, x)
#define FDMA_PORT_CTRL_INJ_STOP_GET(x)\
	FIELD_GET(FDMA_PORT_CTRL_INJ_STOP, x)

#define FDMA_PORT_CTRL_INJ_STOP_FORCE            BIT(3)
#define FDMA_PORT_CTRL_INJ_STOP_FORCE_SET(x)\
	FIELD_PREP(FDMA_PORT_CTRL_INJ_STOP_FORCE, x)
#define FDMA_PORT_CTRL_INJ_STOP_FORCE_GET(x)\
	FIELD_GET(FDMA_PORT_CTRL_INJ_STOP_FORCE, x)

#define FDMA_PORT_CTRL_XTR_STOP                  BIT(2)
#define FDMA_PORT_CTRL_XTR_STOP_SET(x)\
	FIELD_PREP(FDMA_PORT_CTRL_XTR_STOP, x)
#define FDMA_PORT_CTRL_XTR_STOP_GET(x)\
	FIELD_GET(FDMA_PORT_CTRL_XTR_STOP, x)

#define FDMA_PORT_CTRL_XTR_BUF_IS_EMPTY          BIT(1)
#define FDMA_PORT_CTRL_XTR_BUF_IS_EMPTY_SET(x)\
	FIELD_PREP(FDMA_PORT_CTRL_XTR_BUF_IS_EMPTY, x)
#define FDMA_PORT_CTRL_XTR_BUF_IS_EMPTY_GET(x)\
	FIELD_GET(FDMA_PORT_CTRL_XTR_BUF_IS_EMPTY, x)

#define FDMA_PORT_CTRL_XTR_BUF_RST               BIT(0)
#define FDMA_PORT_CTRL_XTR_BUF_RST_SET(x)\
	FIELD_PREP(FDMA_PORT_CTRL_XTR_BUF_RST, x)
#define FDMA_PORT_CTRL_XTR_BUF_RST_GET(x)\
	FIELD_GET(FDMA_PORT_CTRL_XTR_BUF_RST, x)

/*      FDMA:FDMA:FDMA_INTR_DCB */
#define FDMA_INTR_DCB             __REG(TARGET_FDMA, 0, 1, 8, 0, 1, 428, 384, 0, 1, 4)

#define FDMA_INTR_DCB_INTR_DCB                   GENMASK(7, 0)
#define FDMA_INTR_DCB_INTR_DCB_SET(x)\
	FIELD_PREP(FDMA_INTR_DCB_INTR_DCB, x)
#define FDMA_INTR_DCB_INTR_DCB_GET(x)\
	FIELD_GET(FDMA_INTR_DCB_INTR_DCB, x)

/*      FDMA:FDMA:FDMA_INTR_DCB_ENA */
#define FDMA_INTR_DCB_ENA         __REG(TARGET_FDMA, 0, 1, 8, 0, 1, 428, 388, 0, 1, 4)

#define FDMA_INTR_DCB_ENA_INTR_DCB_ENA           GENMASK(7, 0)
#define FDMA_INTR_DCB_ENA_INTR_DCB_ENA_SET(x)\
	FIELD_PREP(FDMA_INTR_DCB_ENA_INTR_DCB_ENA, x)
#define FDMA_INTR_DCB_ENA_INTR_DCB_ENA_GET(x)\
	FIELD_GET(FDMA_INTR_DCB_ENA_INTR_DCB_ENA, x)

/*      FDMA:FDMA:FDMA_INTR_DB */
#define FDMA_INTR_DB              __REG(TARGET_FDMA, 0, 1, 8, 0, 1, 428, 392, 0, 1, 4)

#define FDMA_INTR_DB_INTR_DB                     GENMASK(7, 0)
#define FDMA_INTR_DB_INTR_DB_SET(x)\
	FIELD_PREP(FDMA_INTR_DB_INTR_DB, x)
#define FDMA_INTR_DB_INTR_DB_GET(x)\
	FIELD_GET(FDMA_INTR_DB_INTR_DB, x)

/*      FDMA:FDMA:FDMA_INTR_DB_ENA */
#define FDMA_INTR_DB_ENA          __REG(TARGET_FDMA, 0, 1, 8, 0, 1, 428, 396, 0, 1, 4)

#define FDMA_INTR_DB_ENA_INTR_DB_ENA             GENMASK(7, 0)
#define FDMA_INTR_DB_ENA_INTR_DB_ENA_SET(x)\
	FIELD_PREP(FDMA_INTR_DB_ENA_INTR_DB_ENA, x)
#define FDMA_INTR_DB_ENA_INTR_DB_ENA_GET(x)\
	FIELD_GET(FDMA_INTR_DB_ENA_INTR_DB_ENA, x)

/*      FDMA:FDMA:FDMA_INTR_ERR */
#define FDMA_INTR_ERR             __REG(TARGET_FDMA, 0, 1, 8, 0, 1, 428, 400, 0, 1, 4)

#define FDMA_INTR_ERR_INTR_PORT_ERR              GENMASK(9, 8)
#define FDMA_INTR_ERR_INTR_PORT_ERR_SET(x)\
	FIELD_PREP(FDMA_INTR_ERR_INTR_PORT_ERR, x)
#define FDMA_INTR_ERR_INTR_PORT_ERR_GET(x)\
	FIELD_GET(FDMA_INTR_ERR_INTR_PORT_ERR, x)

#define FDMA_INTR_ERR_INTR_CH_ERR                GENMASK(7, 0)
#define FDMA_INTR_ERR_INTR_CH_ERR_SET(x)\
	FIELD_PREP(FDMA_INTR_ERR_INTR_CH_ERR, x)
#define FDMA_INTR_ERR_INTR_CH_ERR_GET(x)\
	FIELD_GET(FDMA_INTR_ERR_INTR_CH_ERR, x)

/*      FDMA:FDMA:FDMA_INTR_ENA */
#define FDMA_INTR_ENA             __REG(TARGET_FDMA, 0, 1, 8, 0, 1, 428, 404, 0, 1, 4)

#define FDMA_INTR_ENA_INTR_PORT_ENA              GENMASK(9, 8)
#define FDMA_INTR_ENA_INTR_PORT_ENA_SET(x)\
	FIELD_PREP(FDMA_INTR_ENA_INTR_PORT_ENA, x)
#define FDMA_INTR_ENA_INTR_PORT_ENA_GET(x)\
	FIELD_GET(FDMA_INTR_ENA_INTR_PORT_ENA, x)

#define FDMA_INTR_ENA_INTR_CH_ENA                GENMASK(7, 0)
#define FDMA_INTR_ENA_INTR_CH_ENA_SET(x)\
	FIELD_PREP(FDMA_INTR_ENA_INTR_CH_ENA, x)
#define FDMA_INTR_ENA_INTR_CH_ENA_GET(x)\
	FIELD_GET(FDMA_INTR_ENA_INTR_CH_ENA, x)

/*      FDMA:FDMA:FDMA_INTR_IDENT */
#define FDMA_INTR_IDENT           __REG(TARGET_FDMA, 0, 1, 8, 0, 1, 428, 408, 0, 1, 4)

#define FDMA_INTR_IDENT_INTR_PORT_IDENT          GENMASK(9, 8)
#define FDMA_INTR_IDENT_INTR_PORT_IDENT_SET(x)\
	FIELD_PREP(FDMA_INTR_IDENT_INTR_PORT_IDENT, x)
#define FDMA_INTR_IDENT_INTR_PORT_IDENT_GET(x)\
	FIELD_GET(FDMA_INTR_IDENT_INTR_PORT_IDENT, x)

#define FDMA_INTR_IDENT_INTR_CH_IDENT            GENMASK(7, 0)
#define FDMA_INTR_IDENT_INTR_CH_IDENT_SET(x)\
	FIELD_PREP(FDMA_INTR_IDENT_INTR_CH_IDENT, x)
#define FDMA_INTR_IDENT_INTR_CH_IDENT_GET(x)\
	FIELD_GET(FDMA_INTR_IDENT_INTR_CH_IDENT, x)

/*      FDMA:FDMA:FDMA_ERRORS */
#define FDMA_ERRORS               __REG(TARGET_FDMA, 0, 1, 8, 0, 1, 428, 412, 0, 1, 4)

#define FDMA_ERRORS_ERR_XTR_WR                   GENMASK(31, 30)
#define FDMA_ERRORS_ERR_XTR_WR_SET(x)\
	FIELD_PREP(FDMA_ERRORS_ERR_XTR_WR, x)
#define FDMA_ERRORS_ERR_XTR_WR_GET(x)\
	FIELD_GET(FDMA_ERRORS_ERR_XTR_WR, x)

#define FDMA_ERRORS_ERR_XTR_OVF                  GENMASK(29, 28)
#define FDMA_ERRORS_ERR_XTR_OVF_SET(x)\
	FIELD_PREP(FDMA_ERRORS_ERR_XTR_OVF, x)
#define FDMA_ERRORS_ERR_XTR_OVF_GET(x)\
	FIELD_GET(FDMA_ERRORS_ERR_XTR_OVF, x)

#define FDMA_ERRORS_ERR_XTR_TAXI32_OVF           GENMASK(27, 26)
#define FDMA_ERRORS_ERR_XTR_TAXI32_OVF_SET(x)\
	FIELD_PREP(FDMA_ERRORS_ERR_XTR_TAXI32_OVF, x)
#define FDMA_ERRORS_ERR_XTR_TAXI32_OVF_GET(x)\
	FIELD_GET(FDMA_ERRORS_ERR_XTR_TAXI32_OVF, x)

#define FDMA_ERRORS_ERR_DCB_XTR_DATAL            GENMASK(25, 24)
#define FDMA_ERRORS_ERR_DCB_XTR_DATAL_SET(x)\
	FIELD_PREP(FDMA_ERRORS_ERR_DCB_XTR_DATAL, x)
#define FDMA_ERRORS_ERR_DCB_XTR_DATAL_GET(x)\
	FIELD_GET(FDMA_ERRORS_ERR_DCB_XTR_DATAL, x)

#define FDMA_ERRORS_ERR_DCB_RD                   GENMASK(23, 16)
#define FDMA_ERRORS_ERR_DCB_RD_SET(x)\
	FIELD_PREP(FDMA_ERRORS_ERR_DCB_RD, x)
#define FDMA_ERRORS_ERR_DCB_RD_GET(x)\
	FIELD_GET(FDMA_ERRORS_ERR_DCB_RD, x)

#define FDMA_ERRORS_ERR_INJ_RD                   GENMASK(15, 10)
#define FDMA_ERRORS_ERR_INJ_RD_SET(x)\
	FIELD_PREP(FDMA_ERRORS_ERR_INJ_RD, x)
#define FDMA_ERRORS_ERR_INJ_RD_GET(x)\
	FIELD_GET(FDMA_ERRORS_ERR_INJ_RD, x)

#define FDMA_ERRORS_ERR_INJ_OUT_OF_SYNC          GENMASK(9, 8)
#define FDMA_ERRORS_ERR_INJ_OUT_OF_SYNC_SET(x)\
	FIELD_PREP(FDMA_ERRORS_ERR_INJ_OUT_OF_SYNC, x)
#define FDMA_ERRORS_ERR_INJ_OUT_OF_SYNC_GET(x)\
	FIELD_GET(FDMA_ERRORS_ERR_INJ_OUT_OF_SYNC, x)

#define FDMA_ERRORS_ERR_CH_WR                    GENMASK(7, 0)
#define FDMA_ERRORS_ERR_CH_WR_SET(x)\
	FIELD_PREP(FDMA_ERRORS_ERR_CH_WR, x)
#define FDMA_ERRORS_ERR_CH_WR_GET(x)\
	FIELD_GET(FDMA_ERRORS_ERR_CH_WR, x)

/*      FDMA:FDMA:FDMA_ERRORS_2 */
#define FDMA_ERRORS_2             __REG(TARGET_FDMA, 0, 1, 8, 0, 1, 428, 416, 0, 1, 4)

#define FDMA_ERRORS_2_ERR_XTR_FRAG               GENMASK(1, 0)
#define FDMA_ERRORS_2_ERR_XTR_FRAG_SET(x)\
	FIELD_PREP(FDMA_ERRORS_2_ERR_XTR_FRAG, x)
#define FDMA_ERRORS_2_ERR_XTR_FRAG_GET(x)\
	FIELD_GET(FDMA_ERRORS_2_ERR_XTR_FRAG, x)

/*      FDMA:FDMA:FDMA_IDLECNT */
#define FDMA_IDLECNT              __REG(TARGET_FDMA, 0, 1, 8, 0, 1, 428, 420, 0, 1, 4)

#define FDMA_IDLECNT_IDLECNT                     GENMASK(23, 0)
#define FDMA_IDLECNT_IDLECNT_SET(x)\
	FIELD_PREP(FDMA_IDLECNT_IDLECNT, x)
#define FDMA_IDLECNT_IDLECNT_GET(x)\
	FIELD_GET(FDMA_IDLECNT_IDLECNT, x)

/*      FDMA:FDMA:FDMA_CTRL */
#define FDMA_CTRL                 __REG(TARGET_FDMA, 0, 1, 8, 0, 1, 428, 424, 0, 1, 4)

#define FDMA_CTRL_NRESET                         BIT(0)
#define FDMA_CTRL_NRESET_SET(x)\
	FIELD_PREP(FDMA_CTRL_NRESET, x)
#define FDMA_CTRL_NRESET_GET(x)\
	FIELD_GET(FDMA_CTRL_NRESET, x)

/*      FDMA:FDMA_HA:FDMA_PORT_STAT */
#define FDMA_PORT_STAT(r)         __REG(TARGET_FDMA, 0, 1, 0, 0, 1, 8, 0, r, 2, 4)

#define FDMA_PORT_STAT_PORT_INJ_FRM_CNT          GENMASK(15, 0)
#define FDMA_PORT_STAT_PORT_INJ_FRM_CNT_SET(x)\
	FIELD_PREP(FDMA_PORT_STAT_PORT_INJ_FRM_CNT, x)
#define FDMA_PORT_STAT_PORT_INJ_FRM_CNT_GET(x)\
	FIELD_GET(FDMA_PORT_STAT_PORT_INJ_FRM_CNT, x)

/*      DEVCPU_GCB:CHIP_REGS:SOFT_RST */
#define GCB_SOFT_RST              __REG(TARGET_GCB, 0, 1, 0, 0, 1, 68, 12, 0, 1, 4)

#define GCB_SOFT_RST_SOFT_SWC_RST                BIT(1)
#define GCB_SOFT_RST_SOFT_SWC_RST_SET(x)\
	FIELD_PREP(GCB_SOFT_RST_SOFT_SWC_RST, x)
#define GCB_SOFT_RST_SOFT_SWC_RST_GET(x)\
	FIELD_GET(GCB_SOFT_RST_SOFT_SWC_RST, x)

#define GCB_SOFT_RST_SOFT_CHIP_RST               BIT(0)
#define GCB_SOFT_RST_SOFT_CHIP_RST_SET(x)\
	FIELD_PREP(GCB_SOFT_RST_SOFT_CHIP_RST, x)
#define GCB_SOFT_RST_SOFT_CHIP_RST_GET(x)\
	FIELD_GET(GCB_SOFT_RST_SOFT_CHIP_RST, x)

/*      DEVCPU_GCB:CHIP_REGS:HW_STAT */
#define GCB_HW_STAT               __REG(TARGET_GCB, 0, 1, 0, 0, 1, 68, 16, 0, 1, 4)

#define GCB_HW_STAT_PLL_CONF                     GENMASK(4, 3)
#define GCB_HW_STAT_PLL_CONF_SET(x)\
	FIELD_PREP(GCB_HW_STAT_PLL_CONF, x)
#define GCB_HW_STAT_PLL_CONF_GET(x)\
	FIELD_GET(GCB_HW_STAT_PLL_CONF, x)

#define GCB_HW_STAT_SJTAG_MUX                    GENMASK(2, 0)
#define GCB_HW_STAT_SJTAG_MUX_SET(x)\
	FIELD_PREP(GCB_HW_STAT_SJTAG_MUX, x)
#define GCB_HW_STAT_SJTAG_MUX_GET(x)\
	FIELD_GET(GCB_HW_STAT_SJTAG_MUX, x)

/*      DEVCPU_GCB:CHIP_REGS:BUILDID */
#define GCB_BUILDID               __REG(TARGET_GCB, 0, 1, 0, 0, 1, 68, 64, 0, 1, 4)

/*      DEVCPU_GCB:GPIO:GPIO_OUT_SET */
#define GCB_GPIO_OUT_SET          __REG(TARGET_GCB, 0, 1, 100, 0, 1, 180, 0, 0, 1, 4)

/*      DEVCPU_GCB:GPIO:GPIO_OUT_SET1 */
#define GCB_GPIO_OUT_SET1         __REG(TARGET_GCB, 0, 1, 100, 0, 1, 180, 4, 0, 1, 4)

/*      DEVCPU_GCB:GPIO:GPIO_OUT_SET2 */
#define GCB_GPIO_OUT_SET2         __REG(TARGET_GCB, 0, 1, 100, 0, 1, 180, 8, 0, 1, 4)

#define GCB_GPIO_OUT_SET2_G_OUT_SET2             GENMASK(13, 0)
#define GCB_GPIO_OUT_SET2_G_OUT_SET2_SET(x)\
	FIELD_PREP(GCB_GPIO_OUT_SET2_G_OUT_SET2, x)
#define GCB_GPIO_OUT_SET2_G_OUT_SET2_GET(x)\
	FIELD_GET(GCB_GPIO_OUT_SET2_G_OUT_SET2, x)

/*      DEVCPU_GCB:GPIO:GPIO_OUT_CLR */
#define GCB_GPIO_OUT_CLR          __REG(TARGET_GCB, 0, 1, 100, 0, 1, 180, 12, 0, 1, 4)

/*      DEVCPU_GCB:GPIO:GPIO_OUT_CLR1 */
#define GCB_GPIO_OUT_CLR1         __REG(TARGET_GCB, 0, 1, 100, 0, 1, 180, 16, 0, 1, 4)

/*      DEVCPU_GCB:GPIO:GPIO_OUT_CLR2 */
#define GCB_GPIO_OUT_CLR2         __REG(TARGET_GCB, 0, 1, 100, 0, 1, 180, 20, 0, 1, 4)

#define GCB_GPIO_OUT_CLR2_G_OUT_CLR2             GENMASK(13, 0)
#define GCB_GPIO_OUT_CLR2_G_OUT_CLR2_SET(x)\
	FIELD_PREP(GCB_GPIO_OUT_CLR2_G_OUT_CLR2, x)
#define GCB_GPIO_OUT_CLR2_G_OUT_CLR2_GET(x)\
	FIELD_GET(GCB_GPIO_OUT_CLR2_G_OUT_CLR2, x)

/*      DEVCPU_GCB:GPIO:GPIO_OUT */
#define GCB_GPIO_OUT              __REG(TARGET_GCB, 0, 1, 100, 0, 1, 180, 24, 0, 1, 4)

/*      DEVCPU_GCB:GPIO:GPIO_OUT1 */
#define GCB_GPIO_OUT1             __REG(TARGET_GCB, 0, 1, 100, 0, 1, 180, 28, 0, 1, 4)

/*      DEVCPU_GCB:GPIO:GPIO_OUT2 */
#define GCB_GPIO_OUT2             __REG(TARGET_GCB, 0, 1, 100, 0, 1, 180, 32, 0, 1, 4)

#define GCB_GPIO_OUT2_G_OUT2                     GENMASK(13, 0)
#define GCB_GPIO_OUT2_G_OUT2_SET(x)\
	FIELD_PREP(GCB_GPIO_OUT2_G_OUT2, x)
#define GCB_GPIO_OUT2_G_OUT2_GET(x)\
	FIELD_GET(GCB_GPIO_OUT2_G_OUT2, x)

/*      DEVCPU_GCB:GPIO:GPIO_ALT */
#define GCB_GPIO_ALT(r)           __REG(TARGET_GCB, 0, 1, 100, 0, 1, 180, 96, r, 3, 4)

/*      DEVCPU_GCB:GPIO:GPIO_ALT1 */
#define GCB_GPIO_ALT1(r)          __REG(TARGET_GCB, 0, 1, 100, 0, 1, 180, 108, r, 3, 4)

/*      DEVCPU_GCB:GPIO:GPIO_ALT2 */
#define GCB_GPIO_ALT2(r)          __REG(TARGET_GCB, 0, 1, 100, 0, 1, 180, 120, r, 3, 4)

#define GCB_GPIO_ALT2_G_ALT2                     GENMASK(13, 0)
#define GCB_GPIO_ALT2_G_ALT2_SET(x)\
	FIELD_PREP(GCB_GPIO_ALT2_G_ALT2, x)
#define GCB_GPIO_ALT2_G_ALT2_GET(x)\
	FIELD_GET(GCB_GPIO_ALT2_G_ALT2, x)

/*      HSIO:SYNC_ETH_CFG:SYNC_ETH_CFG */
#define HSIO_SYNC_ETH_CFG(r)      __REG(TARGET_HSIO, 0, 1, 0, 0, 1, 8, 0, r, 2, 4)

#define HSIO_SYNC_ETH_CFG_SEL_RECO_CLK_SRC       GENMASK(6, 4)
#define HSIO_SYNC_ETH_CFG_SEL_RECO_CLK_SRC_SET(x)\
	FIELD_PREP(HSIO_SYNC_ETH_CFG_SEL_RECO_CLK_SRC, x)
#define HSIO_SYNC_ETH_CFG_SEL_RECO_CLK_SRC_GET(x)\
	FIELD_GET(HSIO_SYNC_ETH_CFG_SEL_RECO_CLK_SRC, x)

#define HSIO_SYNC_ETH_CFG_SEL_RECO_CLK_DIV       GENMASK(3, 1)
#define HSIO_SYNC_ETH_CFG_SEL_RECO_CLK_DIV_SET(x)\
	FIELD_PREP(HSIO_SYNC_ETH_CFG_SEL_RECO_CLK_DIV, x)
#define HSIO_SYNC_ETH_CFG_SEL_RECO_CLK_DIV_GET(x)\
	FIELD_GET(HSIO_SYNC_ETH_CFG_SEL_RECO_CLK_DIV, x)

#define HSIO_SYNC_ETH_CFG_RECO_CLK_ENA           BIT(0)
#define HSIO_SYNC_ETH_CFG_RECO_CLK_ENA_SET(x)\
	FIELD_PREP(HSIO_SYNC_ETH_CFG_RECO_CLK_ENA, x)
#define HSIO_SYNC_ETH_CFG_RECO_CLK_ENA_GET(x)\
	FIELD_GET(HSIO_SYNC_ETH_CFG_RECO_CLK_ENA, x)

/*      HSIO:SD:SD_CFG */
#define HSIO_SD_CFG(g)            __REG(TARGET_HSIO, 0, 1, 8, g, 3, 32, 0, 0, 1, 4)

#define HSIO_SD_CFG_TEST_POWERDOWN               BIT(28)
#define HSIO_SD_CFG_TEST_POWERDOWN_SET(x)\
	FIELD_PREP(HSIO_SD_CFG_TEST_POWERDOWN, x)
#define HSIO_SD_CFG_TEST_POWERDOWN_GET(x)\
	FIELD_GET(HSIO_SD_CFG_TEST_POWERDOWN, x)

#define HSIO_SD_CFG_PHY_RESET                    BIT(27)
#define HSIO_SD_CFG_PHY_RESET_SET(x)\
	FIELD_PREP(HSIO_SD_CFG_PHY_RESET, x)
#define HSIO_SD_CFG_PHY_RESET_GET(x)\
	FIELD_GET(HSIO_SD_CFG_PHY_RESET, x)

#define HSIO_SD_CFG_RX_LOS_FILT_CNT              GENMASK(26, 20)
#define HSIO_SD_CFG_RX_LOS_FILT_CNT_SET(x)\
	FIELD_PREP(HSIO_SD_CFG_RX_LOS_FILT_CNT, x)
#define HSIO_SD_CFG_RX_LOS_FILT_CNT_GET(x)\
	FIELD_GET(HSIO_SD_CFG_RX_LOS_FILT_CNT, x)

#define HSIO_SD_CFG_TX_VBOOST_EN                 BIT(19)
#define HSIO_SD_CFG_TX_VBOOST_EN_SET(x)\
	FIELD_PREP(HSIO_SD_CFG_TX_VBOOST_EN, x)
#define HSIO_SD_CFG_TX_VBOOST_EN_GET(x)\
	FIELD_GET(HSIO_SD_CFG_TX_VBOOST_EN, x)

#define HSIO_SD_CFG_TX_RESET                     BIT(18)
#define HSIO_SD_CFG_TX_RESET_SET(x)\
	FIELD_PREP(HSIO_SD_CFG_TX_RESET, x)
#define HSIO_SD_CFG_TX_RESET_GET(x)\
	FIELD_GET(HSIO_SD_CFG_TX_RESET, x)

#define HSIO_SD_CFG_TX_RATE                      GENMASK(17, 16)
#define HSIO_SD_CFG_TX_RATE_SET(x)\
	FIELD_PREP(HSIO_SD_CFG_TX_RATE, x)
#define HSIO_SD_CFG_TX_RATE_GET(x)\
	FIELD_GET(HSIO_SD_CFG_TX_RATE, x)

#define HSIO_SD_CFG_TX_INVERT                    BIT(15)
#define HSIO_SD_CFG_TX_INVERT_SET(x)\
	FIELD_PREP(HSIO_SD_CFG_TX_INVERT, x)
#define HSIO_SD_CFG_TX_INVERT_GET(x)\
	FIELD_GET(HSIO_SD_CFG_TX_INVERT, x)

#define HSIO_SD_CFG_TX_EN                        BIT(14)
#define HSIO_SD_CFG_TX_EN_SET(x)\
	FIELD_PREP(HSIO_SD_CFG_TX_EN, x)
#define HSIO_SD_CFG_TX_EN_GET(x)\
	FIELD_GET(HSIO_SD_CFG_TX_EN, x)

#define HSIO_SD_CFG_TX_DETECT_RX_REQ             BIT(13)
#define HSIO_SD_CFG_TX_DETECT_RX_REQ_SET(x)\
	FIELD_PREP(HSIO_SD_CFG_TX_DETECT_RX_REQ, x)
#define HSIO_SD_CFG_TX_DETECT_RX_REQ_GET(x)\
	FIELD_GET(HSIO_SD_CFG_TX_DETECT_RX_REQ, x)

#define HSIO_SD_CFG_TX_DATA_EN                   BIT(12)
#define HSIO_SD_CFG_TX_DATA_EN_SET(x)\
	FIELD_PREP(HSIO_SD_CFG_TX_DATA_EN, x)
#define HSIO_SD_CFG_TX_DATA_EN_GET(x)\
	FIELD_GET(HSIO_SD_CFG_TX_DATA_EN, x)

#define HSIO_SD_CFG_TX_CM_EN                     BIT(11)
#define HSIO_SD_CFG_TX_CM_EN_SET(x)\
	FIELD_PREP(HSIO_SD_CFG_TX_CM_EN, x)
#define HSIO_SD_CFG_TX_CM_EN_GET(x)\
	FIELD_GET(HSIO_SD_CFG_TX_CM_EN, x)

#define HSIO_SD_CFG_LANE_10BIT_SEL               BIT(10)
#define HSIO_SD_CFG_LANE_10BIT_SEL_SET(x)\
	FIELD_PREP(HSIO_SD_CFG_LANE_10BIT_SEL, x)
#define HSIO_SD_CFG_LANE_10BIT_SEL_GET(x)\
	FIELD_GET(HSIO_SD_CFG_LANE_10BIT_SEL, x)

#define HSIO_SD_CFG_RX_TERM_EN                   BIT(9)
#define HSIO_SD_CFG_RX_TERM_EN_SET(x)\
	FIELD_PREP(HSIO_SD_CFG_RX_TERM_EN, x)
#define HSIO_SD_CFG_RX_TERM_EN_GET(x)\
	FIELD_GET(HSIO_SD_CFG_RX_TERM_EN, x)

#define HSIO_SD_CFG_RX_RESET                     BIT(8)
#define HSIO_SD_CFG_RX_RESET_SET(x)\
	FIELD_PREP(HSIO_SD_CFG_RX_RESET, x)
#define HSIO_SD_CFG_RX_RESET_GET(x)\
	FIELD_GET(HSIO_SD_CFG_RX_RESET, x)

#define HSIO_SD_CFG_RX_RATE                      GENMASK(7, 6)
#define HSIO_SD_CFG_RX_RATE_SET(x)\
	FIELD_PREP(HSIO_SD_CFG_RX_RATE, x)
#define HSIO_SD_CFG_RX_RATE_GET(x)\
	FIELD_GET(HSIO_SD_CFG_RX_RATE, x)

#define HSIO_SD_CFG_RX_PLL_EN                    BIT(5)
#define HSIO_SD_CFG_RX_PLL_EN_SET(x)\
	FIELD_PREP(HSIO_SD_CFG_RX_PLL_EN, x)
#define HSIO_SD_CFG_RX_PLL_EN_GET(x)\
	FIELD_GET(HSIO_SD_CFG_RX_PLL_EN, x)

#define HSIO_SD_CFG_RX_LOS_EN                    BIT(4)
#define HSIO_SD_CFG_RX_LOS_EN_SET(x)\
	FIELD_PREP(HSIO_SD_CFG_RX_LOS_EN, x)
#define HSIO_SD_CFG_RX_LOS_EN_GET(x)\
	FIELD_GET(HSIO_SD_CFG_RX_LOS_EN, x)

#define HSIO_SD_CFG_RX_INVERT                    BIT(3)
#define HSIO_SD_CFG_RX_INVERT_SET(x)\
	FIELD_PREP(HSIO_SD_CFG_RX_INVERT, x)
#define HSIO_SD_CFG_RX_INVERT_GET(x)\
	FIELD_GET(HSIO_SD_CFG_RX_INVERT, x)

#define HSIO_SD_CFG_RX_DATA_EN                   BIT(2)
#define HSIO_SD_CFG_RX_DATA_EN_SET(x)\
	FIELD_PREP(HSIO_SD_CFG_RX_DATA_EN, x)
#define HSIO_SD_CFG_RX_DATA_EN_GET(x)\
	FIELD_GET(HSIO_SD_CFG_RX_DATA_EN, x)

#define HSIO_SD_CFG_RX_ALIGN_EN                  BIT(1)
#define HSIO_SD_CFG_RX_ALIGN_EN_SET(x)\
	FIELD_PREP(HSIO_SD_CFG_RX_ALIGN_EN, x)
#define HSIO_SD_CFG_RX_ALIGN_EN_GET(x)\
	FIELD_GET(HSIO_SD_CFG_RX_ALIGN_EN, x)

#define HSIO_SD_CFG_LANE_LOOPBK_EN               BIT(0)
#define HSIO_SD_CFG_LANE_LOOPBK_EN_SET(x)\
	FIELD_PREP(HSIO_SD_CFG_LANE_LOOPBK_EN, x)
#define HSIO_SD_CFG_LANE_LOOPBK_EN_GET(x)\
	FIELD_GET(HSIO_SD_CFG_LANE_LOOPBK_EN, x)

/*      HSIO:SD:SD_CFG2 */
#define HSIO_SD_CFG2(g)           __REG(TARGET_HSIO, 0, 1, 8, g, 3, 32, 4, 0, 1, 4)

#define HSIO_SD_CFG2_RX_EQ                       GENMASK(27, 25)
#define HSIO_SD_CFG2_RX_EQ_SET(x)\
	FIELD_PREP(HSIO_SD_CFG2_RX_EQ, x)
#define HSIO_SD_CFG2_RX_EQ_GET(x)\
	FIELD_GET(HSIO_SD_CFG2_RX_EQ, x)

#define HSIO_SD_CFG2_TX_TERM_OFFSET              GENMASK(24, 20)
#define HSIO_SD_CFG2_TX_TERM_OFFSET_SET(x)\
	FIELD_PREP(HSIO_SD_CFG2_TX_TERM_OFFSET, x)
#define HSIO_SD_CFG2_TX_TERM_OFFSET_GET(x)\
	FIELD_GET(HSIO_SD_CFG2_TX_TERM_OFFSET, x)

#define HSIO_SD_CFG2_TX_VBOOST_LVL               GENMASK(19, 17)
#define HSIO_SD_CFG2_TX_VBOOST_LVL_SET(x)\
	FIELD_PREP(HSIO_SD_CFG2_TX_VBOOST_LVL, x)
#define HSIO_SD_CFG2_TX_VBOOST_LVL_GET(x)\
	FIELD_GET(HSIO_SD_CFG2_TX_VBOOST_LVL, x)

#define HSIO_SD_CFG2_LOS_BIAS                    GENMASK(16, 14)
#define HSIO_SD_CFG2_LOS_BIAS_SET(x)\
	FIELD_PREP(HSIO_SD_CFG2_LOS_BIAS, x)
#define HSIO_SD_CFG2_LOS_BIAS_GET(x)\
	FIELD_GET(HSIO_SD_CFG2_LOS_BIAS, x)

#define HSIO_SD_CFG2_TX_AMPLITUDE                GENMASK(13, 7)
#define HSIO_SD_CFG2_TX_AMPLITUDE_SET(x)\
	FIELD_PREP(HSIO_SD_CFG2_TX_AMPLITUDE, x)
#define HSIO_SD_CFG2_TX_AMPLITUDE_GET(x)\
	FIELD_GET(HSIO_SD_CFG2_TX_AMPLITUDE, x)

#define HSIO_SD_CFG2_TX_PREEMPH                  GENMASK(6, 0)
#define HSIO_SD_CFG2_TX_PREEMPH_SET(x)\
	FIELD_PREP(HSIO_SD_CFG2_TX_PREEMPH, x)
#define HSIO_SD_CFG2_TX_PREEMPH_GET(x)\
	FIELD_GET(HSIO_SD_CFG2_TX_PREEMPH, x)

/*      HSIO:SD:MPLL_CFG */
#define HSIO_MPLL_CFG(g)          __REG(TARGET_HSIO, 0, 1, 8, g, 3, 32, 8, 0, 1, 4)

#define HSIO_MPLL_CFG_REF_SSP_EN                 BIT(18)
#define HSIO_MPLL_CFG_REF_SSP_EN_SET(x)\
	FIELD_PREP(HSIO_MPLL_CFG_REF_SSP_EN, x)
#define HSIO_MPLL_CFG_REF_SSP_EN_GET(x)\
	FIELD_GET(HSIO_MPLL_CFG_REF_SSP_EN, x)

#define HSIO_MPLL_CFG_REF_CLKDIV2                BIT(17)
#define HSIO_MPLL_CFG_REF_CLKDIV2_SET(x)\
	FIELD_PREP(HSIO_MPLL_CFG_REF_CLKDIV2, x)
#define HSIO_MPLL_CFG_REF_CLKDIV2_GET(x)\
	FIELD_GET(HSIO_MPLL_CFG_REF_CLKDIV2, x)

#define HSIO_MPLL_CFG_MPLL_EN                    BIT(16)
#define HSIO_MPLL_CFG_MPLL_EN_SET(x)\
	FIELD_PREP(HSIO_MPLL_CFG_MPLL_EN, x)
#define HSIO_MPLL_CFG_MPLL_EN_GET(x)\
	FIELD_GET(HSIO_MPLL_CFG_MPLL_EN, x)

#define HSIO_MPLL_CFG_SSC_REF_CLK_SEL            GENMASK(15, 7)
#define HSIO_MPLL_CFG_SSC_REF_CLK_SEL_SET(x)\
	FIELD_PREP(HSIO_MPLL_CFG_SSC_REF_CLK_SEL, x)
#define HSIO_MPLL_CFG_SSC_REF_CLK_SEL_GET(x)\
	FIELD_GET(HSIO_MPLL_CFG_SSC_REF_CLK_SEL, x)

#define HSIO_MPLL_CFG_MPLL_MULTIPLIER            GENMASK(6, 0)
#define HSIO_MPLL_CFG_MPLL_MULTIPLIER_SET(x)\
	FIELD_PREP(HSIO_MPLL_CFG_MPLL_MULTIPLIER, x)
#define HSIO_MPLL_CFG_MPLL_MULTIPLIER_GET(x)\
	FIELD_GET(HSIO_MPLL_CFG_MPLL_MULTIPLIER, x)

/*      HSIO:SD:SD_STAT */
#define HSIO_SD_STAT(g)           __REG(TARGET_HSIO, 0, 1, 8, g, 3, 32, 12, 0, 1, 4)

#define HSIO_SD_STAT_MPLL_STATE                  BIT(6)
#define HSIO_SD_STAT_MPLL_STATE_SET(x)\
	FIELD_PREP(HSIO_SD_STAT_MPLL_STATE, x)
#define HSIO_SD_STAT_MPLL_STATE_GET(x)\
	FIELD_GET(HSIO_SD_STAT_MPLL_STATE, x)

#define HSIO_SD_STAT_TX_STATE                    BIT(5)
#define HSIO_SD_STAT_TX_STATE_SET(x)\
	FIELD_PREP(HSIO_SD_STAT_TX_STATE, x)
#define HSIO_SD_STAT_TX_STATE_GET(x)\
	FIELD_GET(HSIO_SD_STAT_TX_STATE, x)

#define HSIO_SD_STAT_TX_DETECT_RX_RESULT         BIT(4)
#define HSIO_SD_STAT_TX_DETECT_RX_RESULT_SET(x)\
	FIELD_PREP(HSIO_SD_STAT_TX_DETECT_RX_RESULT, x)
#define HSIO_SD_STAT_TX_DETECT_RX_RESULT_GET(x)\
	FIELD_GET(HSIO_SD_STAT_TX_DETECT_RX_RESULT, x)

#define HSIO_SD_STAT_TX_DETECT_RX_ACK            BIT(3)
#define HSIO_SD_STAT_TX_DETECT_RX_ACK_SET(x)\
	FIELD_PREP(HSIO_SD_STAT_TX_DETECT_RX_ACK, x)
#define HSIO_SD_STAT_TX_DETECT_RX_ACK_GET(x)\
	FIELD_GET(HSIO_SD_STAT_TX_DETECT_RX_ACK, x)

#define HSIO_SD_STAT_TX_CM_STATE                 BIT(2)
#define HSIO_SD_STAT_TX_CM_STATE_SET(x)\
	FIELD_PREP(HSIO_SD_STAT_TX_CM_STATE, x)
#define HSIO_SD_STAT_TX_CM_STATE_GET(x)\
	FIELD_GET(HSIO_SD_STAT_TX_CM_STATE, x)

#define HSIO_SD_STAT_RX_VALID                    BIT(1)
#define HSIO_SD_STAT_RX_VALID_SET(x)\
	FIELD_PREP(HSIO_SD_STAT_RX_VALID, x)
#define HSIO_SD_STAT_RX_VALID_GET(x)\
	FIELD_GET(HSIO_SD_STAT_RX_VALID, x)

#define HSIO_SD_STAT_RX_PLL_STATE                BIT(0)
#define HSIO_SD_STAT_RX_PLL_STATE_SET(x)\
	FIELD_PREP(HSIO_SD_STAT_RX_PLL_STATE, x)
#define HSIO_SD_STAT_RX_PLL_STATE_GET(x)\
	FIELD_GET(HSIO_SD_STAT_RX_PLL_STATE, x)

/*      HSIO:SD:CR_ACCESS */
#define HSIO_CR_ACCESS(g)         __REG(TARGET_HSIO, 0, 1, 8, g, 3, 32, 16, 0, 1, 4)

#define HSIO_CR_ACCESS_WRITE                     BIT(19)
#define HSIO_CR_ACCESS_WRITE_SET(x)\
	FIELD_PREP(HSIO_CR_ACCESS_WRITE, x)
#define HSIO_CR_ACCESS_WRITE_GET(x)\
	FIELD_GET(HSIO_CR_ACCESS_WRITE, x)

#define HSIO_CR_ACCESS_READ                      BIT(18)
#define HSIO_CR_ACCESS_READ_SET(x)\
	FIELD_PREP(HSIO_CR_ACCESS_READ, x)
#define HSIO_CR_ACCESS_READ_GET(x)\
	FIELD_GET(HSIO_CR_ACCESS_READ, x)

#define HSIO_CR_ACCESS_CAP_DATA                  BIT(17)
#define HSIO_CR_ACCESS_CAP_DATA_SET(x)\
	FIELD_PREP(HSIO_CR_ACCESS_CAP_DATA, x)
#define HSIO_CR_ACCESS_CAP_DATA_GET(x)\
	FIELD_GET(HSIO_CR_ACCESS_CAP_DATA, x)

#define HSIO_CR_ACCESS_CAP_ADDR                  BIT(16)
#define HSIO_CR_ACCESS_CAP_ADDR_SET(x)\
	FIELD_PREP(HSIO_CR_ACCESS_CAP_ADDR, x)
#define HSIO_CR_ACCESS_CAP_ADDR_GET(x)\
	FIELD_GET(HSIO_CR_ACCESS_CAP_ADDR, x)

#define HSIO_CR_ACCESS_DATA_IN                   GENMASK(15, 0)
#define HSIO_CR_ACCESS_DATA_IN_SET(x)\
	FIELD_PREP(HSIO_CR_ACCESS_DATA_IN, x)
#define HSIO_CR_ACCESS_DATA_IN_GET(x)\
	FIELD_GET(HSIO_CR_ACCESS_DATA_IN, x)

/*      HSIO:SD:CR_OUTPUT */
#define HSIO_CR_OUTPUT(g)         __REG(TARGET_HSIO, 0, 1, 8, g, 3, 32, 20, 0, 1, 4)

#define HSIO_CR_OUTPUT_ACK                       BIT(16)
#define HSIO_CR_OUTPUT_ACK_SET(x)\
	FIELD_PREP(HSIO_CR_OUTPUT_ACK, x)
#define HSIO_CR_OUTPUT_ACK_GET(x)\
	FIELD_GET(HSIO_CR_OUTPUT_ACK, x)

#define HSIO_CR_OUTPUT_DATA_OUT                  GENMASK(15, 0)
#define HSIO_CR_OUTPUT_DATA_OUT_SET(x)\
	FIELD_PREP(HSIO_CR_OUTPUT_DATA_OUT, x)
#define HSIO_CR_OUTPUT_DATA_OUT_GET(x)\
	FIELD_GET(HSIO_CR_OUTPUT_DATA_OUT, x)

/*      HSIO:SD:SYNC_ETH_SD_CFG */
#define HSIO_SYNC_ETH_SD_CFG(g)   __REG(TARGET_HSIO, 0, 1, 8, g, 3, 32, 24, 0, 1, 4)

#define HSIO_SYNC_ETH_SD_CFG_SD_RECO_CLK_DIV     GENMASK(5, 4)
#define HSIO_SYNC_ETH_SD_CFG_SD_RECO_CLK_DIV_SET(x)\
	FIELD_PREP(HSIO_SYNC_ETH_SD_CFG_SD_RECO_CLK_DIV, x)
#define HSIO_SYNC_ETH_SD_CFG_SD_RECO_CLK_DIV_GET(x)\
	FIELD_GET(HSIO_SYNC_ETH_SD_CFG_SD_RECO_CLK_DIV, x)

#define HSIO_SYNC_ETH_SD_CFG_SD_LINK_STAT_ENA    BIT(1)
#define HSIO_SYNC_ETH_SD_CFG_SD_LINK_STAT_ENA_SET(x)\
	FIELD_PREP(HSIO_SYNC_ETH_SD_CFG_SD_LINK_STAT_ENA, x)
#define HSIO_SYNC_ETH_SD_CFG_SD_LINK_STAT_ENA_GET(x)\
	FIELD_GET(HSIO_SYNC_ETH_SD_CFG_SD_LINK_STAT_ENA, x)

#define HSIO_SYNC_ETH_SD_CFG_SD_AUTO_SQUELCH_ENA BIT(0)
#define HSIO_SYNC_ETH_SD_CFG_SD_AUTO_SQUELCH_ENA_SET(x)\
	FIELD_PREP(HSIO_SYNC_ETH_SD_CFG_SD_AUTO_SQUELCH_ENA, x)
#define HSIO_SYNC_ETH_SD_CFG_SD_AUTO_SQUELCH_ENA_GET(x)\
	FIELD_GET(HSIO_SYNC_ETH_SD_CFG_SD_AUTO_SQUELCH_ENA, x)

/*      HSIO:SD:SIGDET_CFG */
#define HSIO_SIGDET_CFG(g)        __REG(TARGET_HSIO, 0, 1, 8, g, 3, 32, 28, 0, 1, 4)

#define HSIO_SIGDET_CFG_SD_SEL                   BIT(2)
#define HSIO_SIGDET_CFG_SD_SEL_SET(x)\
	FIELD_PREP(HSIO_SIGDET_CFG_SD_SEL, x)
#define HSIO_SIGDET_CFG_SD_SEL_GET(x)\
	FIELD_GET(HSIO_SIGDET_CFG_SD_SEL, x)

#define HSIO_SIGDET_CFG_SD_POL                   BIT(1)
#define HSIO_SIGDET_CFG_SD_POL_SET(x)\
	FIELD_PREP(HSIO_SIGDET_CFG_SD_POL, x)
#define HSIO_SIGDET_CFG_SD_POL_GET(x)\
	FIELD_GET(HSIO_SIGDET_CFG_SD_POL, x)

#define HSIO_SIGDET_CFG_SD_ENA                   BIT(0)
#define HSIO_SIGDET_CFG_SD_ENA_SET(x)\
	FIELD_PREP(HSIO_SIGDET_CFG_SD_ENA, x)
#define HSIO_SIGDET_CFG_SD_ENA_GET(x)\
	FIELD_GET(HSIO_SIGDET_CFG_SD_ENA, x)

/*      HSIO:HW_CFGSTAT:HW_CFG */
#define HSIO_HW_CFG               __REG(TARGET_HSIO, 0, 1, 104, 0, 1, 52, 0, 0, 1, 4)

#define HSIO_HW_CFG_RGMII_1_CFG                  BIT(15)
#define HSIO_HW_CFG_RGMII_1_CFG_SET(x)\
	FIELD_PREP(HSIO_HW_CFG_RGMII_1_CFG, x)
#define HSIO_HW_CFG_RGMII_1_CFG_GET(x)\
	FIELD_GET(HSIO_HW_CFG_RGMII_1_CFG, x)

#define HSIO_HW_CFG_RGMII_0_CFG                  BIT(14)
#define HSIO_HW_CFG_RGMII_0_CFG_SET(x)\
	FIELD_PREP(HSIO_HW_CFG_RGMII_0_CFG, x)
#define HSIO_HW_CFG_RGMII_0_CFG_GET(x)\
	FIELD_GET(HSIO_HW_CFG_RGMII_0_CFG, x)

#define HSIO_HW_CFG_RGMII_ENA                    GENMASK(13, 12)
#define HSIO_HW_CFG_RGMII_ENA_SET(x)\
	FIELD_PREP(HSIO_HW_CFG_RGMII_ENA, x)
#define HSIO_HW_CFG_RGMII_ENA_GET(x)\
	FIELD_GET(HSIO_HW_CFG_RGMII_ENA, x)

#define HSIO_HW_CFG_SD6G_0_CFG                   BIT(11)
#define HSIO_HW_CFG_SD6G_0_CFG_SET(x)\
	FIELD_PREP(HSIO_HW_CFG_SD6G_0_CFG, x)
#define HSIO_HW_CFG_SD6G_0_CFG_GET(x)\
	FIELD_GET(HSIO_HW_CFG_SD6G_0_CFG, x)

#define HSIO_HW_CFG_SD6G_1_CFG                   BIT(10)
#define HSIO_HW_CFG_SD6G_1_CFG_SET(x)\
	FIELD_PREP(HSIO_HW_CFG_SD6G_1_CFG, x)
#define HSIO_HW_CFG_SD6G_1_CFG_GET(x)\
	FIELD_GET(HSIO_HW_CFG_SD6G_1_CFG, x)

#define HSIO_HW_CFG_GMII_ENA                     GENMASK(9, 2)
#define HSIO_HW_CFG_GMII_ENA_SET(x)\
	FIELD_PREP(HSIO_HW_CFG_GMII_ENA, x)
#define HSIO_HW_CFG_GMII_ENA_GET(x)\
	FIELD_GET(HSIO_HW_CFG_GMII_ENA, x)

#define HSIO_HW_CFG_QSGMII_ENA                   GENMASK(1, 0)
#define HSIO_HW_CFG_QSGMII_ENA_SET(x)\
	FIELD_PREP(HSIO_HW_CFG_QSGMII_ENA, x)
#define HSIO_HW_CFG_QSGMII_ENA_GET(x)\
	FIELD_GET(HSIO_HW_CFG_QSGMII_ENA, x)

/*      HSIO:HW_CFGSTAT:GPIO_PI_CFG */
#define HSIO_GPIO_PI_CFG          __REG(TARGET_HSIO, 0, 1, 104, 0, 1, 52, 4, 0, 1, 4)

#define HSIO_GPIO_PI_CFG_PI_MUX_ENA              GENMASK(26, 0)
#define HSIO_GPIO_PI_CFG_PI_MUX_ENA_SET(x)\
	FIELD_PREP(HSIO_GPIO_PI_CFG_PI_MUX_ENA, x)
#define HSIO_GPIO_PI_CFG_PI_MUX_ENA_GET(x)\
	FIELD_GET(HSIO_GPIO_PI_CFG_PI_MUX_ENA, x)

/*      HSIO:HW_CFGSTAT:QSGMII_CFG */
#define HSIO_QSGMII_CFG           __REG(TARGET_HSIO, 0, 1, 104, 0, 1, 52, 8, 0, 1, 4)

#define HSIO_QSGMII_CFG_SHYST_DIS                BIT(4)
#define HSIO_QSGMII_CFG_SHYST_DIS_SET(x)\
	FIELD_PREP(HSIO_QSGMII_CFG_SHYST_DIS, x)
#define HSIO_QSGMII_CFG_SHYST_DIS_GET(x)\
	FIELD_GET(HSIO_QSGMII_CFG_SHYST_DIS, x)

#define HSIO_QSGMII_CFG_E_DET_ENA                BIT(3)
#define HSIO_QSGMII_CFG_E_DET_ENA_SET(x)\
	FIELD_PREP(HSIO_QSGMII_CFG_E_DET_ENA, x)
#define HSIO_QSGMII_CFG_E_DET_ENA_GET(x)\
	FIELD_GET(HSIO_QSGMII_CFG_E_DET_ENA, x)

#define HSIO_QSGMII_CFG_USE_I1_ENA               BIT(2)
#define HSIO_QSGMII_CFG_USE_I1_ENA_SET(x)\
	FIELD_PREP(HSIO_QSGMII_CFG_USE_I1_ENA, x)
#define HSIO_QSGMII_CFG_USE_I1_ENA_GET(x)\
	FIELD_GET(HSIO_QSGMII_CFG_USE_I1_ENA, x)

#define HSIO_QSGMII_CFG_FLIP_LANES               GENMASK(1, 0)
#define HSIO_QSGMII_CFG_FLIP_LANES_SET(x)\
	FIELD_PREP(HSIO_QSGMII_CFG_FLIP_LANES, x)
#define HSIO_QSGMII_CFG_FLIP_LANES_GET(x)\
	FIELD_GET(HSIO_QSGMII_CFG_FLIP_LANES, x)

/*      HSIO:HW_CFGSTAT:QSGMII_STAT */
#define HSIO_QSGMII_STAT(r)       __REG(TARGET_HSIO, 0, 1, 104, 0, 1, 52, 12, r, 2, 4)

#define HSIO_QSGMII_STAT_DELAY_VAR_X200PS        GENMASK(7, 2)
#define HSIO_QSGMII_STAT_DELAY_VAR_X200PS_SET(x)\
	FIELD_PREP(HSIO_QSGMII_STAT_DELAY_VAR_X200PS, x)
#define HSIO_QSGMII_STAT_DELAY_VAR_X200PS_GET(x)\
	FIELD_GET(HSIO_QSGMII_STAT_DELAY_VAR_X200PS, x)

#define HSIO_QSGMII_STAT_SYNC                    GENMASK(1, 0)
#define HSIO_QSGMII_STAT_SYNC_SET(x)\
	FIELD_PREP(HSIO_QSGMII_STAT_SYNC, x)
#define HSIO_QSGMII_STAT_SYNC_GET(x)\
	FIELD_GET(HSIO_QSGMII_STAT_SYNC, x)

/*      HSIO:HW_CFGSTAT:RGMII_CFG */
#define HSIO_RGMII_CFG(r)         __REG(TARGET_HSIO, 0, 1, 104, 0, 1, 52, 20, r, 2, 4)

#define HSIO_RGMII_CFG_IB_RX_LINK_STATUS         BIT(15)
#define HSIO_RGMII_CFG_IB_RX_LINK_STATUS_SET(x)\
	FIELD_PREP(HSIO_RGMII_CFG_IB_RX_LINK_STATUS, x)
#define HSIO_RGMII_CFG_IB_RX_LINK_STATUS_GET(x)\
	FIELD_GET(HSIO_RGMII_CFG_IB_RX_LINK_STATUS, x)

#define HSIO_RGMII_CFG_IB_RX_DUPLEX              BIT(14)
#define HSIO_RGMII_CFG_IB_RX_DUPLEX_SET(x)\
	FIELD_PREP(HSIO_RGMII_CFG_IB_RX_DUPLEX, x)
#define HSIO_RGMII_CFG_IB_RX_DUPLEX_GET(x)\
	FIELD_GET(HSIO_RGMII_CFG_IB_RX_DUPLEX, x)

#define HSIO_RGMII_CFG_IB_RX_SPEED               GENMASK(13, 12)
#define HSIO_RGMII_CFG_IB_RX_SPEED_SET(x)\
	FIELD_PREP(HSIO_RGMII_CFG_IB_RX_SPEED, x)
#define HSIO_RGMII_CFG_IB_RX_SPEED_GET(x)\
	FIELD_GET(HSIO_RGMII_CFG_IB_RX_SPEED, x)

#define HSIO_RGMII_CFG_IB_TX_LINK_STATUS         BIT(11)
#define HSIO_RGMII_CFG_IB_TX_LINK_STATUS_SET(x)\
	FIELD_PREP(HSIO_RGMII_CFG_IB_TX_LINK_STATUS, x)
#define HSIO_RGMII_CFG_IB_TX_LINK_STATUS_GET(x)\
	FIELD_GET(HSIO_RGMII_CFG_IB_TX_LINK_STATUS, x)

#define HSIO_RGMII_CFG_IB_TX_FDX                 BIT(10)
#define HSIO_RGMII_CFG_IB_TX_FDX_SET(x)\
	FIELD_PREP(HSIO_RGMII_CFG_IB_TX_FDX, x)
#define HSIO_RGMII_CFG_IB_TX_FDX_GET(x)\
	FIELD_GET(HSIO_RGMII_CFG_IB_TX_FDX, x)

#define HSIO_RGMII_CFG_IB_TX_MII_SPD             BIT(9)
#define HSIO_RGMII_CFG_IB_TX_MII_SPD_SET(x)\
	FIELD_PREP(HSIO_RGMII_CFG_IB_TX_MII_SPD, x)
#define HSIO_RGMII_CFG_IB_TX_MII_SPD_GET(x)\
	FIELD_GET(HSIO_RGMII_CFG_IB_TX_MII_SPD, x)

#define HSIO_RGMII_CFG_IB_TX_SPD_1G              BIT(8)
#define HSIO_RGMII_CFG_IB_TX_SPD_1G_SET(x)\
	FIELD_PREP(HSIO_RGMII_CFG_IB_TX_SPD_1G, x)
#define HSIO_RGMII_CFG_IB_TX_SPD_1G_GET(x)\
	FIELD_GET(HSIO_RGMII_CFG_IB_TX_SPD_1G, x)

#define HSIO_RGMII_CFG_IB_TX_ENA                 BIT(7)
#define HSIO_RGMII_CFG_IB_TX_ENA_SET(x)\
	FIELD_PREP(HSIO_RGMII_CFG_IB_TX_ENA, x)
#define HSIO_RGMII_CFG_IB_TX_ENA_GET(x)\
	FIELD_GET(HSIO_RGMII_CFG_IB_TX_ENA, x)

#define HSIO_RGMII_CFG_IB_RX_ENA                 BIT(6)
#define HSIO_RGMII_CFG_IB_RX_ENA_SET(x)\
	FIELD_PREP(HSIO_RGMII_CFG_IB_RX_ENA, x)
#define HSIO_RGMII_CFG_IB_RX_ENA_GET(x)\
	FIELD_GET(HSIO_RGMII_CFG_IB_RX_ENA, x)

#define HSIO_RGMII_CFG_IB_ENA                    BIT(5)
#define HSIO_RGMII_CFG_IB_ENA_SET(x)\
	FIELD_PREP(HSIO_RGMII_CFG_IB_ENA, x)
#define HSIO_RGMII_CFG_IB_ENA_GET(x)\
	FIELD_GET(HSIO_RGMII_CFG_IB_ENA, x)

#define HSIO_RGMII_CFG_TX_CLK_CFG                GENMASK(4, 2)
#define HSIO_RGMII_CFG_TX_CLK_CFG_SET(x)\
	FIELD_PREP(HSIO_RGMII_CFG_TX_CLK_CFG, x)
#define HSIO_RGMII_CFG_TX_CLK_CFG_GET(x)\
	FIELD_GET(HSIO_RGMII_CFG_TX_CLK_CFG, x)

#define HSIO_RGMII_CFG_RGMII_TX_RST              BIT(1)
#define HSIO_RGMII_CFG_RGMII_TX_RST_SET(x)\
	FIELD_PREP(HSIO_RGMII_CFG_RGMII_TX_RST, x)
#define HSIO_RGMII_CFG_RGMII_TX_RST_GET(x)\
	FIELD_GET(HSIO_RGMII_CFG_RGMII_TX_RST, x)

#define HSIO_RGMII_CFG_RGMII_RX_RST              BIT(0)
#define HSIO_RGMII_CFG_RGMII_RX_RST_SET(x)\
	FIELD_PREP(HSIO_RGMII_CFG_RGMII_RX_RST, x)
#define HSIO_RGMII_CFG_RGMII_RX_RST_GET(x)\
	FIELD_GET(HSIO_RGMII_CFG_RGMII_RX_RST, x)

/*      HSIO:HW_CFGSTAT:RMII_CFG */
#define HSIO_RMII_CFG(r)          __REG(TARGET_HSIO, 0, 1, 104, 0, 1, 52, 28, r, 2, 4)

#define HSIO_RMII_CFG_REF_CLK_SEL                BIT(6)
#define HSIO_RMII_CFG_REF_CLK_SEL_SET(x)\
	FIELD_PREP(HSIO_RMII_CFG_REF_CLK_SEL, x)
#define HSIO_RMII_CFG_REF_CLK_SEL_GET(x)\
	FIELD_GET(HSIO_RMII_CFG_REF_CLK_SEL, x)

#define HSIO_RMII_CFG_CFG_TX_EDGE                BIT(5)
#define HSIO_RMII_CFG_CFG_TX_EDGE_SET(x)\
	FIELD_PREP(HSIO_RMII_CFG_CFG_TX_EDGE, x)
#define HSIO_RMII_CFG_CFG_TX_EDGE_GET(x)\
	FIELD_GET(HSIO_RMII_CFG_CFG_TX_EDGE, x)

#define HSIO_RMII_CFG_FDX_CFG                    BIT(4)
#define HSIO_RMII_CFG_FDX_CFG_SET(x)\
	FIELD_PREP(HSIO_RMII_CFG_FDX_CFG, x)
#define HSIO_RMII_CFG_FDX_CFG_GET(x)\
	FIELD_GET(HSIO_RMII_CFG_FDX_CFG, x)

#define HSIO_RMII_CFG_SPEED_CFG                  BIT(3)
#define HSIO_RMII_CFG_SPEED_CFG_SET(x)\
	FIELD_PREP(HSIO_RMII_CFG_SPEED_CFG, x)
#define HSIO_RMII_CFG_SPEED_CFG_GET(x)\
	FIELD_GET(HSIO_RMII_CFG_SPEED_CFG, x)

#define HSIO_RMII_CFG_RMII_TX_RST                BIT(2)
#define HSIO_RMII_CFG_RMII_TX_RST_SET(x)\
	FIELD_PREP(HSIO_RMII_CFG_RMII_TX_RST, x)
#define HSIO_RMII_CFG_RMII_TX_RST_GET(x)\
	FIELD_GET(HSIO_RMII_CFG_RMII_TX_RST, x)

#define HSIO_RMII_CFG_RMII_RX_RST                BIT(1)
#define HSIO_RMII_CFG_RMII_RX_RST_SET(x)\
	FIELD_PREP(HSIO_RMII_CFG_RMII_RX_RST, x)
#define HSIO_RMII_CFG_RMII_RX_RST_GET(x)\
	FIELD_GET(HSIO_RMII_CFG_RMII_RX_RST, x)

#define HSIO_RMII_CFG_RMII_ENA                   BIT(0)
#define HSIO_RMII_CFG_RMII_ENA_SET(x)\
	FIELD_PREP(HSIO_RMII_CFG_RMII_ENA, x)
#define HSIO_RMII_CFG_RMII_ENA_GET(x)\
	FIELD_GET(HSIO_RMII_CFG_RMII_ENA, x)

/*      HSIO:HW_CFGSTAT:DLL_CFG */
#define HSIO_DLL_CFG(r)           __REG(TARGET_HSIO, 0, 1, 104, 0, 1, 52, 36, r, 4, 4)

#define HSIO_DLL_CFG_DLL_CLK_ENA                 BIT(20)
#define HSIO_DLL_CFG_DLL_CLK_ENA_SET(x)\
	FIELD_PREP(HSIO_DLL_CFG_DLL_CLK_ENA, x)
#define HSIO_DLL_CFG_DLL_CLK_ENA_GET(x)\
	FIELD_GET(HSIO_DLL_CFG_DLL_CLK_ENA, x)

#define HSIO_DLL_CFG_BIST_PASS                   BIT(19)
#define HSIO_DLL_CFG_BIST_PASS_SET(x)\
	FIELD_PREP(HSIO_DLL_CFG_BIST_PASS, x)
#define HSIO_DLL_CFG_BIST_PASS_GET(x)\
	FIELD_GET(HSIO_DLL_CFG_BIST_PASS, x)

#define HSIO_DLL_CFG_BIST_END                    BIT(18)
#define HSIO_DLL_CFG_BIST_END_SET(x)\
	FIELD_PREP(HSIO_DLL_CFG_BIST_END, x)
#define HSIO_DLL_CFG_BIST_END_GET(x)\
	FIELD_GET(HSIO_DLL_CFG_BIST_END, x)

#define HSIO_DLL_CFG_BIST_START                  BIT(17)
#define HSIO_DLL_CFG_BIST_START_SET(x)\
	FIELD_PREP(HSIO_DLL_CFG_BIST_START, x)
#define HSIO_DLL_CFG_BIST_START_GET(x)\
	FIELD_GET(HSIO_DLL_CFG_BIST_START, x)

#define HSIO_DLL_CFG_TAP_SEL                     GENMASK(16, 10)
#define HSIO_DLL_CFG_TAP_SEL_SET(x)\
	FIELD_PREP(HSIO_DLL_CFG_TAP_SEL, x)
#define HSIO_DLL_CFG_TAP_SEL_GET(x)\
	FIELD_GET(HSIO_DLL_CFG_TAP_SEL, x)

#define HSIO_DLL_CFG_TAP_ADJ                     GENMASK(9, 3)
#define HSIO_DLL_CFG_TAP_ADJ_SET(x)\
	FIELD_PREP(HSIO_DLL_CFG_TAP_ADJ, x)
#define HSIO_DLL_CFG_TAP_ADJ_GET(x)\
	FIELD_GET(HSIO_DLL_CFG_TAP_ADJ, x)

#define HSIO_DLL_CFG_DELAY_ENA                   BIT(2)
#define HSIO_DLL_CFG_DELAY_ENA_SET(x)\
	FIELD_PREP(HSIO_DLL_CFG_DELAY_ENA, x)
#define HSIO_DLL_CFG_DELAY_ENA_GET(x)\
	FIELD_GET(HSIO_DLL_CFG_DELAY_ENA, x)

#define HSIO_DLL_CFG_DLL_ENA                     BIT(1)
#define HSIO_DLL_CFG_DLL_ENA_SET(x)\
	FIELD_PREP(HSIO_DLL_CFG_DLL_ENA, x)
#define HSIO_DLL_CFG_DLL_ENA_GET(x)\
	FIELD_GET(HSIO_DLL_CFG_DLL_ENA, x)

#define HSIO_DLL_CFG_DLL_RST                     BIT(0)
#define HSIO_DLL_CFG_DLL_RST_SET(x)\
	FIELD_PREP(HSIO_DLL_CFG_DLL_RST, x)
#define HSIO_DLL_CFG_DLL_RST_GET(x)\
	FIELD_GET(HSIO_DLL_CFG_DLL_RST, x)

/*      OAM_MEP:COMMON:MEP_CTRL */
#define MEP_MEP_CTRL              __REG(TARGET_MEP, 0, 1, 3328, 0, 1, 196, 0, 0, 1, 4)

#define MEP_MEP_CTRL_LOC_SCAN_ENA                BIT(1)
#define MEP_MEP_CTRL_LOC_SCAN_ENA_SET(x)\
	FIELD_PREP(MEP_MEP_CTRL_LOC_SCAN_ENA, x)
#define MEP_MEP_CTRL_LOC_SCAN_ENA_GET(x)\
	FIELD_GET(MEP_MEP_CTRL_LOC_SCAN_ENA, x)

#define MEP_MEP_CTRL_MEP_ENA                     BIT(0)
#define MEP_MEP_CTRL_MEP_ENA_SET(x)\
	FIELD_PREP(MEP_MEP_CTRL_MEP_ENA, x)
#define MEP_MEP_CTRL_MEP_ENA_GET(x)\
	FIELD_GET(MEP_MEP_CTRL_MEP_ENA, x)

/*      OAM_MEP:COMMON:LOC_PERIOD_CFG */
#define MEP_LOC_PERIOD_CFG(r)     __REG(TARGET_MEP, 0, 1, 3328, 0, 1, 196, 56, r, 10, 4)

/*      OAM_MEP:COMMON:LOC_CTRL */
#define MEP_LOC_CTRL              __REG(TARGET_MEP, 0, 1, 3328, 0, 1, 196, 96, 0, 1, 4)

#define MEP_LOC_CTRL_BASE_TICK_CNT               GENMASK(31, 24)
#define MEP_LOC_CTRL_BASE_TICK_CNT_SET(x)\
	FIELD_PREP(MEP_LOC_CTRL_BASE_TICK_CNT, x)
#define MEP_LOC_CTRL_BASE_TICK_CNT_GET(x)\
	FIELD_GET(MEP_LOC_CTRL_BASE_TICK_CNT, x)

#define MEP_LOC_CTRL_BETWEEN_ENTRY_SCAN          GENMASK(23, 16)
#define MEP_LOC_CTRL_BETWEEN_ENTRY_SCAN_SET(x)\
	FIELD_PREP(MEP_LOC_CTRL_BETWEEN_ENTRY_SCAN, x)
#define MEP_LOC_CTRL_BETWEEN_ENTRY_SCAN_GET(x)\
	FIELD_GET(MEP_LOC_CTRL_BETWEEN_ENTRY_SCAN, x)

#define MEP_LOC_CTRL_FORCE_HW_SCAN_ENA           GENMASK(13, 4)
#define MEP_LOC_CTRL_FORCE_HW_SCAN_ENA_SET(x)\
	FIELD_PREP(MEP_LOC_CTRL_FORCE_HW_SCAN_ENA, x)
#define MEP_LOC_CTRL_FORCE_HW_SCAN_ENA_GET(x)\
	FIELD_GET(MEP_LOC_CTRL_FORCE_HW_SCAN_ENA, x)

#define MEP_LOC_CTRL_FORCE_HW_SCAN_STOP_ENA      BIT(0)
#define MEP_LOC_CTRL_FORCE_HW_SCAN_STOP_ENA_SET(x)\
	FIELD_PREP(MEP_LOC_CTRL_FORCE_HW_SCAN_STOP_ENA, x)
#define MEP_LOC_CTRL_FORCE_HW_SCAN_STOP_ENA_GET(x)\
	FIELD_GET(MEP_LOC_CTRL_FORCE_HW_SCAN_STOP_ENA, x)

/*      OAM_MEP:COMMON:INTR_CTRL */
#define MEP_INTR_CTRL             __REG(TARGET_MEP, 0, 1, 3328, 0, 1, 196, 104, 0, 1, 4)

#define MEP_INTR_CTRL_OAM_MEP_INTR_ENA           BIT(25)
#define MEP_INTR_CTRL_OAM_MEP_INTR_ENA_SET(x)\
	FIELD_PREP(MEP_INTR_CTRL_OAM_MEP_INTR_ENA, x)
#define MEP_INTR_CTRL_OAM_MEP_INTR_ENA_GET(x)\
	FIELD_GET(MEP_INTR_CTRL_OAM_MEP_INTR_ENA, x)

#define MEP_INTR_CTRL_OAM_MEP_INTR               BIT(8)
#define MEP_INTR_CTRL_OAM_MEP_INTR_SET(x)\
	FIELD_PREP(MEP_INTR_CTRL_OAM_MEP_INTR, x)
#define MEP_INTR_CTRL_OAM_MEP_INTR_GET(x)\
	FIELD_GET(MEP_INTR_CTRL_OAM_MEP_INTR, x)

/*      OAM_MEP:COMMON:INTR */
#define MEP_INTR                  __REG(TARGET_MEP, 0, 1, 3328, 0, 1, 196, 108, 0, 1, 4)

#define MEP_INTR_CCM_INTR                        GENMASK(23, 16)
#define MEP_INTR_CCM_INTR_SET(x)\
	FIELD_PREP(MEP_INTR_CCM_INTR, x)
#define MEP_INTR_CCM_INTR_GET(x)\
	FIELD_GET(MEP_INTR_CCM_INTR, x)

#define MEP_INTR_MRP_INTR                        GENMASK(15, 8)
#define MEP_INTR_MRP_INTR_SET(x)\
	FIELD_PREP(MEP_INTR_MRP_INTR, x)
#define MEP_INTR_MRP_INTR_GET(x)\
	FIELD_GET(MEP_INTR_MRP_INTR, x)

#define MEP_INTR_DLR_INTR                        GENMASK(7, 0)
#define MEP_INTR_DLR_INTR_SET(x)\
	FIELD_PREP(MEP_INTR_DLR_INTR, x)
#define MEP_INTR_DLR_INTR_GET(x)\
	FIELD_GET(MEP_INTR_DLR_INTR, x)

/*      OAM_MEP:COMMON:COMMON_MEP_MC_MAC_LSB */
#define MEP_MC_MAC_LSB            __REG(TARGET_MEP, 0, 1, 3328, 0, 1, 196, 144, 0, 1, 4)

#define MEP_MC_MAC_LSB_MEP_MC_MAC_LSB            GENMASK(30, 3)
#define MEP_MC_MAC_LSB_MEP_MC_MAC_LSB_SET(x)\
	FIELD_PREP(MEP_MC_MAC_LSB_MEP_MC_MAC_LSB, x)
#define MEP_MC_MAC_LSB_MEP_MC_MAC_LSB_GET(x)\
	FIELD_GET(MEP_MC_MAC_LSB_MEP_MC_MAC_LSB, x)

/*      OAM_MEP:COMMON:COMMON_MEP_MC_MAC_MSB */
#define MEP_MC_MAC_MSB            __REG(TARGET_MEP, 0, 1, 3328, 0, 1, 196, 148, 0, 1, 4)

#define MEP_MC_MAC_MSB_MEP_MC_MAC_MSB            GENMASK(15, 0)
#define MEP_MC_MAC_MSB_MEP_MC_MAC_MSB_SET(x)\
	FIELD_PREP(MEP_MC_MAC_MSB_MEP_MC_MAC_MSB, x)
#define MEP_MC_MAC_MSB_MEP_MC_MAC_MSB_GET(x)\
	FIELD_GET(MEP_MC_MAC_MSB_MEP_MC_MAC_MSB, x)

/*      OAM_MEP:COMMON:MEL_FILTERING_CFG */
#define MEP_MEL_FILTERING_CFG(r)  __REG(TARGET_MEP, 0, 1, 3328, 0, 1, 196, 152, r, 8, 4)

#define MEP_MEL_FILTERING_CFG_MEL_PORTMASK       GENMASK(7, 0)
#define MEP_MEL_FILTERING_CFG_MEL_PORTMASK_SET(x)\
	FIELD_PREP(MEP_MEL_FILTERING_CFG_MEL_PORTMASK, x)
#define MEP_MEL_FILTERING_CFG_MEL_PORTMASK_GET(x)\
	FIELD_GET(MEP_MEL_FILTERING_CFG_MEL_PORTMASK, x)

/*      OAM_MEP:VOE:BASIC_CTRL */
#define MEP_BASIC_CTRL(g)         __REG(TARGET_MEP, 0, 1, 0, g, 8, 128, 0, 0, 1, 4)

#define MEP_BASIC_CTRL_DMAC_ERR_REDIR_ENA        BIT(9)
#define MEP_BASIC_CTRL_DMAC_ERR_REDIR_ENA_SET(x)\
	FIELD_PREP(MEP_BASIC_CTRL_DMAC_ERR_REDIR_ENA, x)
#define MEP_BASIC_CTRL_DMAC_ERR_REDIR_ENA_GET(x)\
	FIELD_GET(MEP_BASIC_CTRL_DMAC_ERR_REDIR_ENA, x)

#define MEP_BASIC_CTRL_RX_DMAC_CHK_SEL           GENMASK(8, 7)
#define MEP_BASIC_CTRL_RX_DMAC_CHK_SEL_SET(x)\
	FIELD_PREP(MEP_BASIC_CTRL_RX_DMAC_CHK_SEL, x)
#define MEP_BASIC_CTRL_RX_DMAC_CHK_SEL_GET(x)\
	FIELD_GET(MEP_BASIC_CTRL_RX_DMAC_CHK_SEL, x)

#define MEP_BASIC_CTRL_CPU_ONCE_CCM_TLV          BIT(6)
#define MEP_BASIC_CTRL_CPU_ONCE_CCM_TLV_SET(x)\
	FIELD_PREP(MEP_BASIC_CTRL_CPU_ONCE_CCM_TLV, x)
#define MEP_BASIC_CTRL_CPU_ONCE_CCM_TLV_GET(x)\
	FIELD_GET(MEP_BASIC_CTRL_CPU_ONCE_CCM_TLV, x)

#define MEP_BASIC_CTRL_CCM_ERR_CPU_ONCE          BIT(5)
#define MEP_BASIC_CTRL_CCM_ERR_CPU_ONCE_SET(x)\
	FIELD_PREP(MEP_BASIC_CTRL_CCM_ERR_CPU_ONCE, x)
#define MEP_BASIC_CTRL_CCM_ERR_CPU_ONCE_GET(x)\
	FIELD_GET(MEP_BASIC_CTRL_CCM_ERR_CPU_ONCE, x)

#define MEP_BASIC_CTRL_CCM_ERR_CPU_COPY_ENA      BIT(4)
#define MEP_BASIC_CTRL_CCM_ERR_CPU_COPY_ENA_SET(x)\
	FIELD_PREP(MEP_BASIC_CTRL_CCM_ERR_CPU_COPY_ENA, x)
#define MEP_BASIC_CTRL_CCM_ERR_CPU_COPY_ENA_GET(x)\
	FIELD_GET(MEP_BASIC_CTRL_CCM_ERR_CPU_COPY_ENA, x)

#define MEP_BASIC_CTRL_CCM_NXT_CPU_ONCE          BIT(3)
#define MEP_BASIC_CTRL_CCM_NXT_CPU_ONCE_SET(x)\
	FIELD_PREP(MEP_BASIC_CTRL_CCM_NXT_CPU_ONCE, x)
#define MEP_BASIC_CTRL_CCM_NXT_CPU_ONCE_GET(x)\
	FIELD_GET(MEP_BASIC_CTRL_CCM_NXT_CPU_ONCE, x)

#define MEP_BASIC_CTRL_MIP_UC_ONLY_COPY_ENA      BIT(2)
#define MEP_BASIC_CTRL_MIP_UC_ONLY_COPY_ENA_SET(x)\
	FIELD_PREP(MEP_BASIC_CTRL_MIP_UC_ONLY_COPY_ENA, x)
#define MEP_BASIC_CTRL_MIP_UC_ONLY_COPY_ENA_GET(x)\
	FIELD_GET(MEP_BASIC_CTRL_MIP_UC_ONLY_COPY_ENA, x)

#define MEP_BASIC_CTRL_VOE_AS_MIP_ENA            BIT(1)
#define MEP_BASIC_CTRL_VOE_AS_MIP_ENA_SET(x)\
	FIELD_PREP(MEP_BASIC_CTRL_VOE_AS_MIP_ENA, x)
#define MEP_BASIC_CTRL_VOE_AS_MIP_ENA_GET(x)\
	FIELD_GET(MEP_BASIC_CTRL_VOE_AS_MIP_ENA, x)

#define MEP_BASIC_CTRL_VOE_ENA                   BIT(0)
#define MEP_BASIC_CTRL_VOE_ENA_SET(x)\
	FIELD_PREP(MEP_BASIC_CTRL_VOE_ENA, x)
#define MEP_BASIC_CTRL_VOE_ENA_GET(x)\
	FIELD_GET(MEP_BASIC_CTRL_VOE_ENA, x)

/*      OAM_MEP:VOE:MEL_CTRL */
#define MEP_MEL_CTRL(g)           __REG(TARGET_MEP, 0, 1, 0, g, 8, 128, 4, 0, 1, 4)

#define MEP_MEL_CTRL_MEL_VAL                     GENMASK(6, 4)
#define MEP_MEL_CTRL_MEL_VAL_SET(x)\
	FIELD_PREP(MEP_MEL_CTRL_MEL_VAL, x)
#define MEP_MEL_CTRL_MEL_VAL_GET(x)\
	FIELD_GET(MEP_MEL_CTRL_MEL_VAL, x)

#define MEP_MEL_CTRL_CPU_HITME_ONCE_MTL          BIT(3)
#define MEP_MEL_CTRL_CPU_HITME_ONCE_MTL_SET(x)\
	FIELD_PREP(MEP_MEL_CTRL_CPU_HITME_ONCE_MTL, x)
#define MEP_MEL_CTRL_CPU_HITME_ONCE_MTL_GET(x)\
	FIELD_GET(MEP_MEL_CTRL_CPU_HITME_ONCE_MTL, x)

#define MEP_MEL_CTRL_CPU_COPY_MTL                BIT(2)
#define MEP_MEL_CTRL_CPU_COPY_MTL_SET(x)\
	FIELD_PREP(MEP_MEL_CTRL_CPU_COPY_MTL, x)
#define MEP_MEL_CTRL_CPU_COPY_MTL_GET(x)\
	FIELD_GET(MEP_MEL_CTRL_CPU_COPY_MTL, x)

#define MEP_MEL_CTRL_CPU_HITME_ONCE_CCM_MTL      BIT(1)
#define MEP_MEL_CTRL_CPU_HITME_ONCE_CCM_MTL_SET(x)\
	FIELD_PREP(MEP_MEL_CTRL_CPU_HITME_ONCE_CCM_MTL, x)
#define MEP_MEL_CTRL_CPU_HITME_ONCE_CCM_MTL_GET(x)\
	FIELD_GET(MEP_MEL_CTRL_CPU_HITME_ONCE_CCM_MTL, x)

#define MEP_MEL_CTRL_CPU_COPY_CCM_MTL            BIT(0)
#define MEP_MEL_CTRL_CPU_COPY_CCM_MTL_SET(x)\
	FIELD_PREP(MEP_MEL_CTRL_CPU_COPY_CCM_MTL, x)
#define MEP_MEL_CTRL_CPU_COPY_CCM_MTL_GET(x)\
	FIELD_GET(MEP_MEL_CTRL_CPU_COPY_CCM_MTL, x)

/*      OAM_MEP:VOE:OAM_CPU_COPY_CTRL */
#define MEP_CPU_COPY_CTRL(g)      __REG(TARGET_MEP, 0, 1, 0, g, 8, 128, 8, 0, 1, 4)

#define MEP_CPU_COPY_CTRL_GENERIC_COPY_MASK      GENMASK(13, 6)
#define MEP_CPU_COPY_CTRL_GENERIC_COPY_MASK_SET(x)\
	FIELD_PREP(MEP_CPU_COPY_CTRL_GENERIC_COPY_MASK, x)
#define MEP_CPU_COPY_CTRL_GENERIC_COPY_MASK_GET(x)\
	FIELD_GET(MEP_CPU_COPY_CTRL_GENERIC_COPY_MASK, x)

#define MEP_CPU_COPY_CTRL_UNK_OPCODE_CPU_CP      BIT(5)
#define MEP_CPU_COPY_CTRL_UNK_OPCODE_CPU_CP_SET(x)\
	FIELD_PREP(MEP_CPU_COPY_CTRL_UNK_OPCODE_CPU_CP, x)
#define MEP_CPU_COPY_CTRL_UNK_OPCODE_CPU_CP_GET(x)\
	FIELD_GET(MEP_CPU_COPY_CTRL_UNK_OPCODE_CPU_CP, x)

#define MEP_CPU_COPY_CTRL_LTM_CPU_CP             BIT(4)
#define MEP_CPU_COPY_CTRL_LTM_CPU_CP_SET(x)\
	FIELD_PREP(MEP_CPU_COPY_CTRL_LTM_CPU_CP, x)
#define MEP_CPU_COPY_CTRL_LTM_CPU_CP_GET(x)\
	FIELD_GET(MEP_CPU_COPY_CTRL_LTM_CPU_CP, x)

#define MEP_CPU_COPY_CTRL_LTR_CPU_CP             BIT(3)
#define MEP_CPU_COPY_CTRL_LTR_CPU_CP_SET(x)\
	FIELD_PREP(MEP_CPU_COPY_CTRL_LTR_CPU_CP, x)
#define MEP_CPU_COPY_CTRL_LTR_CPU_CP_GET(x)\
	FIELD_GET(MEP_CPU_COPY_CTRL_LTR_CPU_CP, x)

#define MEP_CPU_COPY_CTRL_LBM_CPU_CP             BIT(2)
#define MEP_CPU_COPY_CTRL_LBM_CPU_CP_SET(x)\
	FIELD_PREP(MEP_CPU_COPY_CTRL_LBM_CPU_CP, x)
#define MEP_CPU_COPY_CTRL_LBM_CPU_CP_GET(x)\
	FIELD_GET(MEP_CPU_COPY_CTRL_LBM_CPU_CP, x)

#define MEP_CPU_COPY_CTRL_LBR_CPU_CP             BIT(1)
#define MEP_CPU_COPY_CTRL_LBR_CPU_CP_SET(x)\
	FIELD_PREP(MEP_CPU_COPY_CTRL_LBR_CPU_CP, x)
#define MEP_CPU_COPY_CTRL_LBR_CPU_CP_GET(x)\
	FIELD_GET(MEP_CPU_COPY_CTRL_LBR_CPU_CP, x)

#define MEP_CPU_COPY_CTRL_CCM_CPU_CP             BIT(0)
#define MEP_CPU_COPY_CTRL_CCM_CPU_CP_SET(x)\
	FIELD_PREP(MEP_CPU_COPY_CTRL_CCM_CPU_CP, x)
#define MEP_CPU_COPY_CTRL_CCM_CPU_CP_GET(x)\
	FIELD_GET(MEP_CPU_COPY_CTRL_CCM_CPU_CP, x)

/*      OAM_MEP:VOE:MEP_UC_MAC_LSB */
#define MEP_UC_MAC_LSB(g)         __REG(TARGET_MEP, 0, 1, 0, g, 8, 128, 24, 0, 1, 4)

/*      OAM_MEP:VOE:MEP_UC_MAC_MSB */
#define MEP_UC_MAC_MSB(g)         __REG(TARGET_MEP, 0, 1, 0, g, 8, 128, 28, 0, 1, 4)

#define MEP_UC_MAC_MSB_MEP_UC_MAC_MSB            GENMASK(15, 0)
#define MEP_UC_MAC_MSB_MEP_UC_MAC_MSB_SET(x)\
	FIELD_PREP(MEP_UC_MAC_MSB_MEP_UC_MAC_MSB, x)
#define MEP_UC_MAC_MSB_MEP_UC_MAC_MSB_GET(x)\
	FIELD_GET(MEP_UC_MAC_MSB_MEP_UC_MAC_MSB, x)

/*      OAM_MEP:VOE:OAM_HW_CTRL */
#define MEP_HW_CTRL(g)            __REG(TARGET_MEP, 0, 1, 0, g, 8, 128, 32, 0, 1, 4)

#define MEP_HW_CTRL_CCM_ENA                      BIT(0)
#define MEP_HW_CTRL_CCM_ENA_SET(x)\
	FIELD_PREP(MEP_HW_CTRL_CCM_ENA, x)
#define MEP_HW_CTRL_CCM_ENA_GET(x)\
	FIELD_GET(MEP_HW_CTRL_CCM_ENA, x)

/*      OAM_MEP:VOE:CCM_CFG */
#define MEP_CCM_CFG(g)            __REG(TARGET_MEP, 0, 1, 0, g, 8, 128, 36, 0, 1, 4)

#define MEP_CCM_CFG_CCM_RX_SEQ_CHK_ENA           BIT(19)
#define MEP_CCM_CFG_CCM_RX_SEQ_CHK_ENA_SET(x)\
	FIELD_PREP(MEP_CCM_CFG_CCM_RX_SEQ_CHK_ENA, x)
#define MEP_CCM_CFG_CCM_RX_SEQ_CHK_ENA_GET(x)\
	FIELD_GET(MEP_CCM_CFG_CCM_RX_SEQ_CHK_ENA, x)

#define MEP_CCM_CFG_CCM_MISS_CNT                 GENMASK(18, 16)
#define MEP_CCM_CFG_CCM_MISS_CNT_SET(x)\
	FIELD_PREP(MEP_CCM_CFG_CCM_MISS_CNT, x)
#define MEP_CCM_CFG_CCM_MISS_CNT_GET(x)\
	FIELD_GET(MEP_CCM_CFG_CCM_MISS_CNT, x)

#define MEP_CCM_CFG_CCM_PRIO                     GENMASK(15, 13)
#define MEP_CCM_CFG_CCM_PRIO_SET(x)\
	FIELD_PREP(MEP_CCM_CFG_CCM_PRIO, x)
#define MEP_CCM_CFG_CCM_PRIO_GET(x)\
	FIELD_GET(MEP_CCM_CFG_CCM_PRIO, x)

#define MEP_CCM_CFG_CCM_PERIOD                   GENMASK(12, 10)
#define MEP_CCM_CFG_CCM_PERIOD_SET(x)\
	FIELD_PREP(MEP_CCM_CFG_CCM_PERIOD, x)
#define MEP_CCM_CFG_CCM_PERIOD_GET(x)\
	FIELD_GET(MEP_CCM_CFG_CCM_PERIOD, x)

#define MEP_CCM_CFG_CCM_MEGID_CHK_ENA            BIT(9)
#define MEP_CCM_CFG_CCM_MEGID_CHK_ENA_SET(x)\
	FIELD_PREP(MEP_CCM_CFG_CCM_MEGID_CHK_ENA, x)
#define MEP_CCM_CFG_CCM_MEGID_CHK_ENA_GET(x)\
	FIELD_GET(MEP_CCM_CFG_CCM_MEGID_CHK_ENA, x)

#define MEP_CCM_CFG_CCM_MEPID_CHK_ENA            BIT(8)
#define MEP_CCM_CFG_CCM_MEPID_CHK_ENA_SET(x)\
	FIELD_PREP(MEP_CCM_CFG_CCM_MEPID_CHK_ENA, x)
#define MEP_CCM_CFG_CCM_MEPID_CHK_ENA_GET(x)\
	FIELD_GET(MEP_CCM_CFG_CCM_MEPID_CHK_ENA, x)

#define MEP_CCM_CFG_CCM_PERIOD_ERR               BIT(7)
#define MEP_CCM_CFG_CCM_PERIOD_ERR_SET(x)\
	FIELD_PREP(MEP_CCM_CFG_CCM_PERIOD_ERR, x)
#define MEP_CCM_CFG_CCM_PERIOD_ERR_GET(x)\
	FIELD_GET(MEP_CCM_CFG_CCM_PERIOD_ERR, x)

#define MEP_CCM_CFG_CCM_PRIO_ERR                 BIT(6)
#define MEP_CCM_CFG_CCM_PRIO_ERR_SET(x)\
	FIELD_PREP(MEP_CCM_CFG_CCM_PRIO_ERR, x)
#define MEP_CCM_CFG_CCM_PRIO_ERR_GET(x)\
	FIELD_GET(MEP_CCM_CFG_CCM_PRIO_ERR, x)

#define MEP_CCM_CFG_CCM_ZERO_PERIOD_ERR          BIT(5)
#define MEP_CCM_CFG_CCM_ZERO_PERIOD_ERR_SET(x)\
	FIELD_PREP(MEP_CCM_CFG_CCM_ZERO_PERIOD_ERR, x)
#define MEP_CCM_CFG_CCM_ZERO_PERIOD_ERR_GET(x)\
	FIELD_GET(MEP_CCM_CFG_CCM_ZERO_PERIOD_ERR, x)

#define MEP_CCM_CFG_CCM_RX_RDI                   BIT(4)
#define MEP_CCM_CFG_CCM_RX_RDI_SET(x)\
	FIELD_PREP(MEP_CCM_CFG_CCM_RX_RDI, x)
#define MEP_CCM_CFG_CCM_RX_RDI_GET(x)\
	FIELD_GET(MEP_CCM_CFG_CCM_RX_RDI, x)

#define MEP_CCM_CFG_CCM_LOC_DEFECT               BIT(3)
#define MEP_CCM_CFG_CCM_LOC_DEFECT_SET(x)\
	FIELD_PREP(MEP_CCM_CFG_CCM_LOC_DEFECT, x)
#define MEP_CCM_CFG_CCM_LOC_DEFECT_GET(x)\
	FIELD_GET(MEP_CCM_CFG_CCM_LOC_DEFECT, x)

#define MEP_CCM_CFG_CCM_MEPID_ERR                BIT(2)
#define MEP_CCM_CFG_CCM_MEPID_ERR_SET(x)\
	FIELD_PREP(MEP_CCM_CFG_CCM_MEPID_ERR, x)
#define MEP_CCM_CFG_CCM_MEPID_ERR_GET(x)\
	FIELD_GET(MEP_CCM_CFG_CCM_MEPID_ERR, x)

#define MEP_CCM_CFG_CCM_MEGID_ERR                BIT(1)
#define MEP_CCM_CFG_CCM_MEGID_ERR_SET(x)\
	FIELD_PREP(MEP_CCM_CFG_CCM_MEGID_ERR, x)
#define MEP_CCM_CFG_CCM_MEGID_ERR_GET(x)\
	FIELD_GET(MEP_CCM_CFG_CCM_MEGID_ERR, x)

#define MEP_CCM_CFG_OAM_MEL_ERR                  BIT(0)
#define MEP_CCM_CFG_OAM_MEL_ERR_SET(x)\
	FIELD_PREP(MEP_CCM_CFG_OAM_MEL_ERR, x)
#define MEP_CCM_CFG_OAM_MEL_ERR_GET(x)\
	FIELD_GET(MEP_CCM_CFG_OAM_MEL_ERR, x)

/*      OAM_MEP:VOE:CCM_RX_VLD_FC_CNT */
#define MEP_CCM_RX_VL_FC_CNT(g)   __REG(TARGET_MEP, 0, 1, 0, g, 8, 128, 40, 0, 1, 4)

/*      OAM_MEP:VOE:CCM_RX_INVLD_FC_CNT */
#define MEP_CCM_RX_IV_FC_CNT(g)   __REG(TARGET_MEP, 0, 1, 0, g, 8, 128, 44, 0, 1, 4)

/*      OAM_MEP:VOE:CCM_RX_SEQ_CFG */
#define MEP_CCM_RX_SEQ_CFG(g)     __REG(TARGET_MEP, 0, 1, 0, g, 8, 128, 48, 0, 1, 4)

/*      OAM_MEP:VOE:CCM_MEPID_CFG */
#define MEP_CCM_MEPID_CFG(g)      __REG(TARGET_MEP, 0, 1, 0, g, 8, 128, 52, 0, 1, 4)

#define MEP_CCM_MEPID_CFG_CCM_MEPID              GENMASK(15, 0)
#define MEP_CCM_MEPID_CFG_CCM_MEPID_SET(x)\
	FIELD_PREP(MEP_CCM_MEPID_CFG_CCM_MEPID, x)
#define MEP_CCM_MEPID_CFG_CCM_MEPID_GET(x)\
	FIELD_GET(MEP_CCM_MEPID_CFG_CCM_MEPID, x)

/*      OAM_MEP:VOE:CCM_MEGID_CFG */
#define MEP_CCM_MEGID_CFG(g, r)   __REG(TARGET_MEP, 0, 1, 0, g, 8, 128, 56, r, 12, 4)

/*      OAM_MEP:VOE:OAM_RX_STICKY */
#define MEP_RX_STICKY(g)          __REG(TARGET_MEP, 0, 1, 0, g, 8, 128, 104, 0, 1, 4)

#define MEP_RX_STICKY_GENERIC_RX_MASK            GENMASK(18, 11)
#define MEP_RX_STICKY_GENERIC_RX_MASK_SET(x)\
	FIELD_PREP(MEP_RX_STICKY_GENERIC_RX_MASK, x)
#define MEP_RX_STICKY_GENERIC_RX_MASK_GET(x)\
	FIELD_GET(MEP_RX_STICKY_GENERIC_RX_MASK, x)

#define MEP_RX_STICKY_UNK_OPCODE_RX_STICKY       BIT(10)
#define MEP_RX_STICKY_UNK_OPCODE_RX_STICKY_SET(x)\
	FIELD_PREP(MEP_RX_STICKY_UNK_OPCODE_RX_STICKY, x)
#define MEP_RX_STICKY_UNK_OPCODE_RX_STICKY_GET(x)\
	FIELD_GET(MEP_RX_STICKY_UNK_OPCODE_RX_STICKY, x)

#define MEP_RX_STICKY_LTM_RX_STICKY              BIT(9)
#define MEP_RX_STICKY_LTM_RX_STICKY_SET(x)\
	FIELD_PREP(MEP_RX_STICKY_LTM_RX_STICKY, x)
#define MEP_RX_STICKY_LTM_RX_STICKY_GET(x)\
	FIELD_GET(MEP_RX_STICKY_LTM_RX_STICKY, x)

#define MEP_RX_STICKY_LTR_RX_STICKY              BIT(8)
#define MEP_RX_STICKY_LTR_RX_STICKY_SET(x)\
	FIELD_PREP(MEP_RX_STICKY_LTR_RX_STICKY, x)
#define MEP_RX_STICKY_LTR_RX_STICKY_GET(x)\
	FIELD_GET(MEP_RX_STICKY_LTR_RX_STICKY, x)

#define MEP_RX_STICKY_LBM_RX_STICKY              BIT(7)
#define MEP_RX_STICKY_LBM_RX_STICKY_SET(x)\
	FIELD_PREP(MEP_RX_STICKY_LBM_RX_STICKY, x)
#define MEP_RX_STICKY_LBM_RX_STICKY_GET(x)\
	FIELD_GET(MEP_RX_STICKY_LBM_RX_STICKY, x)

#define MEP_RX_STICKY_LBR_RX_STICKY              BIT(6)
#define MEP_RX_STICKY_LBR_RX_STICKY_SET(x)\
	FIELD_PREP(MEP_RX_STICKY_LBR_RX_STICKY, x)
#define MEP_RX_STICKY_LBR_RX_STICKY_GET(x)\
	FIELD_GET(MEP_RX_STICKY_LBR_RX_STICKY, x)

#define MEP_RX_STICKY_CCM_RX_STICKY              BIT(5)
#define MEP_RX_STICKY_CCM_RX_STICKY_SET(x)\
	FIELD_PREP(MEP_RX_STICKY_CCM_RX_STICKY, x)
#define MEP_RX_STICKY_CCM_RX_STICKY_GET(x)\
	FIELD_GET(MEP_RX_STICKY_CCM_RX_STICKY, x)

#define MEP_RX_STICKY_CCM_LM_RX_STICKY           BIT(4)
#define MEP_RX_STICKY_CCM_LM_RX_STICKY_SET(x)\
	FIELD_PREP(MEP_RX_STICKY_CCM_LM_RX_STICKY, x)
#define MEP_RX_STICKY_CCM_LM_RX_STICKY_GET(x)\
	FIELD_GET(MEP_RX_STICKY_CCM_LM_RX_STICKY, x)

#define MEP_RX_STICKY_CCM_RX_SEQ_ERR_STICKY      BIT(3)
#define MEP_RX_STICKY_CCM_RX_SEQ_ERR_STICKY_SET(x)\
	FIELD_PREP(MEP_RX_STICKY_CCM_RX_SEQ_ERR_STICKY, x)
#define MEP_RX_STICKY_CCM_RX_SEQ_ERR_STICKY_GET(x)\
	FIELD_GET(MEP_RX_STICKY_CCM_RX_SEQ_ERR_STICKY, x)

#define MEP_RX_STICKY_OAM_AS_DATA_STICKY         BIT(2)
#define MEP_RX_STICKY_OAM_AS_DATA_STICKY_SET(x)\
	FIELD_PREP(MEP_RX_STICKY_OAM_AS_DATA_STICKY, x)
#define MEP_RX_STICKY_OAM_AS_DATA_STICKY_GET(x)\
	FIELD_GET(MEP_RX_STICKY_OAM_AS_DATA_STICKY, x)

#define MEP_RX_STICKY_MEP_EGR_BLOCK_STICKY       BIT(1)
#define MEP_RX_STICKY_MEP_EGR_BLOCK_STICKY_SET(x)\
	FIELD_PREP(MEP_RX_STICKY_MEP_EGR_BLOCK_STICKY, x)
#define MEP_RX_STICKY_MEP_EGR_BLOCK_STICKY_GET(x)\
	FIELD_GET(MEP_RX_STICKY_MEP_EGR_BLOCK_STICKY, x)

#define MEP_RX_STICKY_MAC_ADDR_ERR_STICKY        BIT(0)
#define MEP_RX_STICKY_MAC_ADDR_ERR_STICKY_SET(x)\
	FIELD_PREP(MEP_RX_STICKY_MAC_ADDR_ERR_STICKY, x)
#define MEP_RX_STICKY_MAC_ADDR_ERR_STICKY_GET(x)\
	FIELD_GET(MEP_RX_STICKY_MAC_ADDR_ERR_STICKY, x)

/*      OAM_MEP:VOE:STICKY */
#define MEP_STICKY(g)             __REG(TARGET_MEP, 0, 1, 0, g, 8, 128, 108, 0, 1, 4)

#define MEP_STICKY_CCM_PERIOD_STICKY             BIT(7)
#define MEP_STICKY_CCM_PERIOD_STICKY_SET(x)\
	FIELD_PREP(MEP_STICKY_CCM_PERIOD_STICKY, x)
#define MEP_STICKY_CCM_PERIOD_STICKY_GET(x)\
	FIELD_GET(MEP_STICKY_CCM_PERIOD_STICKY, x)

#define MEP_STICKY_CCM_PRIO_STICKY               BIT(6)
#define MEP_STICKY_CCM_PRIO_STICKY_SET(x)\
	FIELD_PREP(MEP_STICKY_CCM_PRIO_STICKY, x)
#define MEP_STICKY_CCM_PRIO_STICKY_GET(x)\
	FIELD_GET(MEP_STICKY_CCM_PRIO_STICKY, x)

#define MEP_STICKY_CCM_ZERO_PERIOD_STICKY        BIT(5)
#define MEP_STICKY_CCM_ZERO_PERIOD_STICKY_SET(x)\
	FIELD_PREP(MEP_STICKY_CCM_ZERO_PERIOD_STICKY, x)
#define MEP_STICKY_CCM_ZERO_PERIOD_STICKY_GET(x)\
	FIELD_GET(MEP_STICKY_CCM_ZERO_PERIOD_STICKY, x)

#define MEP_STICKY_CCM_RX_RDI_STICKY             BIT(4)
#define MEP_STICKY_CCM_RX_RDI_STICKY_SET(x)\
	FIELD_PREP(MEP_STICKY_CCM_RX_RDI_STICKY, x)
#define MEP_STICKY_CCM_RX_RDI_STICKY_GET(x)\
	FIELD_GET(MEP_STICKY_CCM_RX_RDI_STICKY, x)

#define MEP_STICKY_CCM_LOC_STICKY                BIT(3)
#define MEP_STICKY_CCM_LOC_STICKY_SET(x)\
	FIELD_PREP(MEP_STICKY_CCM_LOC_STICKY, x)
#define MEP_STICKY_CCM_LOC_STICKY_GET(x)\
	FIELD_GET(MEP_STICKY_CCM_LOC_STICKY, x)

#define MEP_STICKY_CCM_MEPID_STICKY              BIT(2)
#define MEP_STICKY_CCM_MEPID_STICKY_SET(x)\
	FIELD_PREP(MEP_STICKY_CCM_MEPID_STICKY, x)
#define MEP_STICKY_CCM_MEPID_STICKY_GET(x)\
	FIELD_GET(MEP_STICKY_CCM_MEPID_STICKY, x)

#define MEP_STICKY_CCM_MEGID_STICKY              BIT(1)
#define MEP_STICKY_CCM_MEGID_STICKY_SET(x)\
	FIELD_PREP(MEP_STICKY_CCM_MEGID_STICKY, x)
#define MEP_STICKY_CCM_MEGID_STICKY_GET(x)\
	FIELD_GET(MEP_STICKY_CCM_MEGID_STICKY, x)

#define MEP_STICKY_OAM_MEL_STICKY                BIT(0)
#define MEP_STICKY_OAM_MEL_STICKY_SET(x)\
	FIELD_PREP(MEP_STICKY_OAM_MEL_STICKY, x)
#define MEP_STICKY_OAM_MEL_STICKY_GET(x)\
	FIELD_GET(MEP_STICKY_OAM_MEL_STICKY, x)

/*      OAM_MEP:VOE:INTR_ENA */
#define MEP_INTR_ENA(g)           __REG(TARGET_MEP, 0, 1, 0, g, 8, 128, 112, 0, 1, 4)

#define MEP_INTR_ENA_CCM_PER_INTR_ENA            BIT(7)
#define MEP_INTR_ENA_CCM_PER_INTR_ENA_SET(x)\
	FIELD_PREP(MEP_INTR_ENA_CCM_PER_INTR_ENA, x)
#define MEP_INTR_ENA_CCM_PER_INTR_ENA_GET(x)\
	FIELD_GET(MEP_INTR_ENA_CCM_PER_INTR_ENA, x)

#define MEP_INTR_ENA_CCM_PRIO_INTR_ENA           BIT(6)
#define MEP_INTR_ENA_CCM_PRIO_INTR_ENA_SET(x)\
	FIELD_PREP(MEP_INTR_ENA_CCM_PRIO_INTR_ENA, x)
#define MEP_INTR_ENA_CCM_PRIO_INTR_ENA_GET(x)\
	FIELD_GET(MEP_INTR_ENA_CCM_PRIO_INTR_ENA, x)

#define MEP_INTR_ENA_CCM_ZERO_PER_INTR_ENA       BIT(5)
#define MEP_INTR_ENA_CCM_ZERO_PER_INTR_ENA_SET(x)\
	FIELD_PREP(MEP_INTR_ENA_CCM_ZERO_PER_INTR_ENA, x)
#define MEP_INTR_ENA_CCM_ZERO_PER_INTR_ENA_GET(x)\
	FIELD_GET(MEP_INTR_ENA_CCM_ZERO_PER_INTR_ENA, x)

#define MEP_INTR_ENA_CCM_RX_RDI_INTR_ENA         BIT(4)
#define MEP_INTR_ENA_CCM_RX_RDI_INTR_ENA_SET(x)\
	FIELD_PREP(MEP_INTR_ENA_CCM_RX_RDI_INTR_ENA, x)
#define MEP_INTR_ENA_CCM_RX_RDI_INTR_ENA_GET(x)\
	FIELD_GET(MEP_INTR_ENA_CCM_RX_RDI_INTR_ENA, x)

#define MEP_INTR_ENA_CCM_LOC_INTR_ENA            BIT(3)
#define MEP_INTR_ENA_CCM_LOC_INTR_ENA_SET(x)\
	FIELD_PREP(MEP_INTR_ENA_CCM_LOC_INTR_ENA, x)
#define MEP_INTR_ENA_CCM_LOC_INTR_ENA_GET(x)\
	FIELD_GET(MEP_INTR_ENA_CCM_LOC_INTR_ENA, x)

#define MEP_INTR_ENA_CCM_MEPID_INTR_ENA          BIT(2)
#define MEP_INTR_ENA_CCM_MEPID_INTR_ENA_SET(x)\
	FIELD_PREP(MEP_INTR_ENA_CCM_MEPID_INTR_ENA, x)
#define MEP_INTR_ENA_CCM_MEPID_INTR_ENA_GET(x)\
	FIELD_GET(MEP_INTR_ENA_CCM_MEPID_INTR_ENA, x)

#define MEP_INTR_ENA_CCM_MEGID_INTR_ENA          BIT(1)
#define MEP_INTR_ENA_CCM_MEGID_INTR_ENA_SET(x)\
	FIELD_PREP(MEP_INTR_ENA_CCM_MEGID_INTR_ENA, x)
#define MEP_INTR_ENA_CCM_MEGID_INTR_ENA_GET(x)\
	FIELD_GET(MEP_INTR_ENA_CCM_MEGID_INTR_ENA, x)

#define MEP_INTR_ENA_OAM_MEL_INTR_ENA            BIT(0)
#define MEP_INTR_ENA_OAM_MEL_INTR_ENA_SET(x)\
	FIELD_PREP(MEP_INTR_ENA_OAM_MEL_INTR_ENA, x)
#define MEP_INTR_ENA_OAM_MEL_INTR_ENA_GET(x)\
	FIELD_GET(MEP_INTR_ENA_OAM_MEL_INTR_ENA, x)

/*      OAM_MEP:VOE:RX_SEL_OAM_CNT */
#define MEP_RX_SEL_CNT(g)         __REG(TARGET_MEP, 0, 1, 0, g, 8, 128, 116, 0, 1, 4)

/*      OAM_MEP:VOE:RX_OAM_FRM_CNT */
#define MEP_RX_FRM_CNT(g)         __REG(TARGET_MEP, 0, 1, 0, g, 8, 128, 120, 0, 1, 4)

/*      OAM_MEP:PORT_PM:PORT_RX_FRM_CNT */
#define MEP_PORT_RX_FRM_CNT(g)    __REG(TARGET_MEP, 0, 1, 3072, g, 64, 4, 0, 0, 1, 4)

/*      OAM_MEP:MRP:MRP_CTRL */
#define MEP_MRP_CTRL(g)           __REG(TARGET_MEP, 0, 1, 1024, g, 8, 128, 0, 0, 1, 4)

#define MEP_MRP_CTRL_ITST_CHK_SEQ_ENA            BIT(11)
#define MEP_MRP_CTRL_ITST_CHK_SEQ_ENA_SET(x)\
	FIELD_PREP(MEP_MRP_CTRL_ITST_CHK_SEQ_ENA, x)
#define MEP_MRP_CTRL_ITST_CHK_SEQ_ENA_GET(x)\
	FIELD_GET(MEP_MRP_CTRL_ITST_CHK_SEQ_ENA, x)

#define MEP_MRP_CTRL_TST_CHK_SEQ_ENA             BIT(10)
#define MEP_MRP_CTRL_TST_CHK_SEQ_ENA_SET(x)\
	FIELD_PREP(MEP_MRP_CTRL_TST_CHK_SEQ_ENA, x)
#define MEP_MRP_CTRL_TST_CHK_SEQ_ENA_GET(x)\
	FIELD_GET(MEP_MRP_CTRL_TST_CHK_SEQ_ENA, x)

#define MEP_MRP_CTRL_CHK_DMAC_ENA                BIT(9)
#define MEP_MRP_CTRL_CHK_DMAC_ENA_SET(x)\
	FIELD_PREP(MEP_MRP_CTRL_CHK_DMAC_ENA, x)
#define MEP_MRP_CTRL_CHK_DMAC_ENA_GET(x)\
	FIELD_GET(MEP_MRP_CTRL_CHK_DMAC_ENA, x)

#define MEP_MRP_CTRL_ALLOW_MRP_OUIS_ENA          BIT(8)
#define MEP_MRP_CTRL_ALLOW_MRP_OUIS_ENA_SET(x)\
	FIELD_PREP(MEP_MRP_CTRL_ALLOW_MRP_OUIS_ENA, x)
#define MEP_MRP_CTRL_ALLOW_MRP_OUIS_ENA_GET(x)\
	FIELD_GET(MEP_MRP_CTRL_ALLOW_MRP_OUIS_ENA, x)

#define MEP_MRP_CTRL_CHK_VERSION_ENA             BIT(7)
#define MEP_MRP_CTRL_CHK_VERSION_ENA_SET(x)\
	FIELD_PREP(MEP_MRP_CTRL_CHK_VERSION_ENA, x)
#define MEP_MRP_CTRL_CHK_VERSION_ENA_GET(x)\
	FIELD_GET(MEP_MRP_CTRL_CHK_VERSION_ENA, x)

#define MEP_MRP_CTRL_MRP_VERSION                 GENMASK(6, 3)
#define MEP_MRP_CTRL_MRP_VERSION_SET(x)\
	FIELD_PREP(MEP_MRP_CTRL_MRP_VERSION, x)
#define MEP_MRP_CTRL_MRP_VERSION_GET(x)\
	FIELD_GET(MEP_MRP_CTRL_MRP_VERSION, x)

#define MEP_MRP_CTRL_MRP_TST_ENA                 BIT(2)
#define MEP_MRP_CTRL_MRP_TST_ENA_SET(x)\
	FIELD_PREP(MEP_MRP_CTRL_MRP_TST_ENA, x)
#define MEP_MRP_CTRL_MRP_TST_ENA_GET(x)\
	FIELD_GET(MEP_MRP_CTRL_MRP_TST_ENA, x)

#define MEP_MRP_CTRL_MRP_ITST_ENA                BIT(1)
#define MEP_MRP_CTRL_MRP_ITST_ENA_SET(x)\
	FIELD_PREP(MEP_MRP_CTRL_MRP_ITST_ENA, x)
#define MEP_MRP_CTRL_MRP_ITST_ENA_GET(x)\
	FIELD_GET(MEP_MRP_CTRL_MRP_ITST_ENA, x)

#define MEP_MRP_CTRL_MRP_ENA                     BIT(0)
#define MEP_MRP_CTRL_MRP_ENA_SET(x)\
	FIELD_PREP(MEP_MRP_CTRL_MRP_ENA, x)
#define MEP_MRP_CTRL_MRP_ENA_GET(x)\
	FIELD_GET(MEP_MRP_CTRL_MRP_ENA, x)

/*      OAM_MEP:MRP:MRP_FWD_CTRL */
#define MEP_MRP_FWD_CTRL(g)       __REG(TARGET_MEP, 0, 1, 1024, g, 8, 128, 4, 0, 1, 4)

#define MEP_MRP_FWD_CTRL_ICON_MASK_ENA           BIT(25)
#define MEP_MRP_FWD_CTRL_ICON_MASK_ENA_SET(x)\
	FIELD_PREP(MEP_MRP_FWD_CTRL_ICON_MASK_ENA, x)
#define MEP_MRP_FWD_CTRL_ICON_MASK_ENA_GET(x)\
	FIELD_GET(MEP_MRP_FWD_CTRL_ICON_MASK_ENA, x)

#define MEP_MRP_FWD_CTRL_RING_MASK_ENA           BIT(24)
#define MEP_MRP_FWD_CTRL_RING_MASK_ENA_SET(x)\
	FIELD_PREP(MEP_MRP_FWD_CTRL_RING_MASK_ENA, x)
#define MEP_MRP_FWD_CTRL_RING_MASK_ENA_GET(x)\
	FIELD_GET(MEP_MRP_FWD_CTRL_RING_MASK_ENA, x)

#define MEP_MRP_FWD_CTRL_ERR_FWD_SEL             GENMASK(23, 22)
#define MEP_MRP_FWD_CTRL_ERR_FWD_SEL_SET(x)\
	FIELD_PREP(MEP_MRP_FWD_CTRL_ERR_FWD_SEL, x)
#define MEP_MRP_FWD_CTRL_ERR_FWD_SEL_GET(x)\
	FIELD_GET(MEP_MRP_FWD_CTRL_ERR_FWD_SEL, x)

#define MEP_MRP_FWD_CTRL_MRP_TST_FWD_SEL         GENMASK(21, 20)
#define MEP_MRP_FWD_CTRL_MRP_TST_FWD_SEL_SET(x)\
	FIELD_PREP(MEP_MRP_FWD_CTRL_MRP_TST_FWD_SEL, x)
#define MEP_MRP_FWD_CTRL_MRP_TST_FWD_SEL_GET(x)\
	FIELD_GET(MEP_MRP_FWD_CTRL_MRP_TST_FWD_SEL, x)

#define MEP_MRP_FWD_CTRL_MRP_TPM_FWD_SEL         GENMASK(19, 18)
#define MEP_MRP_FWD_CTRL_MRP_TPM_FWD_SEL_SET(x)\
	FIELD_PREP(MEP_MRP_FWD_CTRL_MRP_TPM_FWD_SEL, x)
#define MEP_MRP_FWD_CTRL_MRP_TPM_FWD_SEL_GET(x)\
	FIELD_GET(MEP_MRP_FWD_CTRL_MRP_TPM_FWD_SEL, x)

#define MEP_MRP_FWD_CTRL_MRP_LD_FWD_SEL          GENMASK(17, 16)
#define MEP_MRP_FWD_CTRL_MRP_LD_FWD_SEL_SET(x)\
	FIELD_PREP(MEP_MRP_FWD_CTRL_MRP_LD_FWD_SEL, x)
#define MEP_MRP_FWD_CTRL_MRP_LD_FWD_SEL_GET(x)\
	FIELD_GET(MEP_MRP_FWD_CTRL_MRP_LD_FWD_SEL, x)

#define MEP_MRP_FWD_CTRL_MRP_LU_FWD_SEL          GENMASK(15, 14)
#define MEP_MRP_FWD_CTRL_MRP_LU_FWD_SEL_SET(x)\
	FIELD_PREP(MEP_MRP_FWD_CTRL_MRP_LU_FWD_SEL, x)
#define MEP_MRP_FWD_CTRL_MRP_LU_FWD_SEL_GET(x)\
	FIELD_GET(MEP_MRP_FWD_CTRL_MRP_LU_FWD_SEL, x)

#define MEP_MRP_FWD_CTRL_MRP_TC_FWD_SEL          GENMASK(13, 12)
#define MEP_MRP_FWD_CTRL_MRP_TC_FWD_SEL_SET(x)\
	FIELD_PREP(MEP_MRP_FWD_CTRL_MRP_TC_FWD_SEL, x)
#define MEP_MRP_FWD_CTRL_MRP_TC_FWD_SEL_GET(x)\
	FIELD_GET(MEP_MRP_FWD_CTRL_MRP_TC_FWD_SEL, x)

#define MEP_MRP_FWD_CTRL_MRP_ITST_FWD_SEL        GENMASK(11, 10)
#define MEP_MRP_FWD_CTRL_MRP_ITST_FWD_SEL_SET(x)\
	FIELD_PREP(MEP_MRP_FWD_CTRL_MRP_ITST_FWD_SEL, x)
#define MEP_MRP_FWD_CTRL_MRP_ITST_FWD_SEL_GET(x)\
	FIELD_GET(MEP_MRP_FWD_CTRL_MRP_ITST_FWD_SEL, x)

#define MEP_MRP_FWD_CTRL_MRP_ITC_FWD_SEL         GENMASK(9, 8)
#define MEP_MRP_FWD_CTRL_MRP_ITC_FWD_SEL_SET(x)\
	FIELD_PREP(MEP_MRP_FWD_CTRL_MRP_ITC_FWD_SEL, x)
#define MEP_MRP_FWD_CTRL_MRP_ITC_FWD_SEL_GET(x)\
	FIELD_GET(MEP_MRP_FWD_CTRL_MRP_ITC_FWD_SEL, x)

#define MEP_MRP_FWD_CTRL_MRP_ILD_FWD_SEL         GENMASK(7, 6)
#define MEP_MRP_FWD_CTRL_MRP_ILD_FWD_SEL_SET(x)\
	FIELD_PREP(MEP_MRP_FWD_CTRL_MRP_ILD_FWD_SEL, x)
#define MEP_MRP_FWD_CTRL_MRP_ILD_FWD_SEL_GET(x)\
	FIELD_GET(MEP_MRP_FWD_CTRL_MRP_ILD_FWD_SEL, x)

#define MEP_MRP_FWD_CTRL_MRP_ILU_FWD_SEL         GENMASK(5, 4)
#define MEP_MRP_FWD_CTRL_MRP_ILU_FWD_SEL_SET(x)\
	FIELD_PREP(MEP_MRP_FWD_CTRL_MRP_ILU_FWD_SEL, x)
#define MEP_MRP_FWD_CTRL_MRP_ILU_FWD_SEL_GET(x)\
	FIELD_GET(MEP_MRP_FWD_CTRL_MRP_ILU_FWD_SEL, x)

#define MEP_MRP_FWD_CTRL_MRP_ILSP_FWD_SEL        GENMASK(3, 2)
#define MEP_MRP_FWD_CTRL_MRP_ILSP_FWD_SEL_SET(x)\
	FIELD_PREP(MEP_MRP_FWD_CTRL_MRP_ILSP_FWD_SEL, x)
#define MEP_MRP_FWD_CTRL_MRP_ILSP_FWD_SEL_GET(x)\
	FIELD_GET(MEP_MRP_FWD_CTRL_MRP_ILSP_FWD_SEL, x)

#define MEP_MRP_FWD_CTRL_OTHER_FWD_SEL           GENMASK(1, 0)
#define MEP_MRP_FWD_CTRL_OTHER_FWD_SEL_SET(x)\
	FIELD_PREP(MEP_MRP_FWD_CTRL_OTHER_FWD_SEL, x)
#define MEP_MRP_FWD_CTRL_OTHER_FWD_SEL_GET(x)\
	FIELD_GET(MEP_MRP_FWD_CTRL_OTHER_FWD_SEL, x)

/*      OAM_MEP:MRP:RING_MASK_CFG */
#define MEP_RING_MASK_CFG(g)      __REG(TARGET_MEP, 0, 1, 1024, g, 8, 128, 8, 0, 1, 4)

#define MEP_RING_MASK_CFG_RING_PORTMASK          GENMASK(7, 0)
#define MEP_RING_MASK_CFG_RING_PORTMASK_SET(x)\
	FIELD_PREP(MEP_RING_MASK_CFG_RING_PORTMASK, x)
#define MEP_RING_MASK_CFG_RING_PORTMASK_GET(x)\
	FIELD_GET(MEP_RING_MASK_CFG_RING_PORTMASK, x)

/*      OAM_MEP:MRP:ICON_MASK_CFG */
#define MEP_ICON_MASK_CFG(g)      __REG(TARGET_MEP, 0, 1, 1024, g, 8, 128, 12, 0, 1, 4)

#define MEP_ICON_MASK_CFG_ICON_PORTMASK          GENMASK(7, 0)
#define MEP_ICON_MASK_CFG_ICON_PORTMASK_SET(x)\
	FIELD_PREP(MEP_ICON_MASK_CFG_ICON_PORTMASK, x)
#define MEP_ICON_MASK_CFG_ICON_PORTMASK_GET(x)\
	FIELD_GET(MEP_ICON_MASK_CFG_ICON_PORTMASK, x)

/*      OAM_MEP:MRP:TST_FWD_CTRL */
#define MEP_TST_FWD_CTRL(g)       __REG(TARGET_MEP, 0, 1, 1024, g, 8, 128, 16, 0, 1, 4)

#define MEP_TST_FWD_CTRL_NXT_LOC_CPU_HITME       BIT(8)
#define MEP_TST_FWD_CTRL_NXT_LOC_CPU_HITME_SET(x)\
	FIELD_PREP(MEP_TST_FWD_CTRL_NXT_LOC_CPU_HITME, x)
#define MEP_TST_FWD_CTRL_NXT_LOC_CPU_HITME_GET(x)\
	FIELD_GET(MEP_TST_FWD_CTRL_NXT_LOC_CPU_HITME, x)

#define MEP_TST_FWD_CTRL_HI_PRIO_FWD_SEL         GENMASK(7, 6)
#define MEP_TST_FWD_CTRL_HI_PRIO_FWD_SEL_SET(x)\
	FIELD_PREP(MEP_TST_FWD_CTRL_HI_PRIO_FWD_SEL, x)
#define MEP_TST_FWD_CTRL_HI_PRIO_FWD_SEL_GET(x)\
	FIELD_GET(MEP_TST_FWD_CTRL_HI_PRIO_FWD_SEL, x)

#define MEP_TST_FWD_CTRL_LO_PRIO_FWD_SEL         GENMASK(5, 4)
#define MEP_TST_FWD_CTRL_LO_PRIO_FWD_SEL_SET(x)\
	FIELD_PREP(MEP_TST_FWD_CTRL_LO_PRIO_FWD_SEL, x)
#define MEP_TST_FWD_CTRL_LO_PRIO_FWD_SEL_GET(x)\
	FIELD_GET(MEP_TST_FWD_CTRL_LO_PRIO_FWD_SEL, x)

#define MEP_TST_FWD_CTRL_REM_FWD_SEL             GENMASK(3, 2)
#define MEP_TST_FWD_CTRL_REM_FWD_SEL_SET(x)\
	FIELD_PREP(MEP_TST_FWD_CTRL_REM_FWD_SEL, x)
#define MEP_TST_FWD_CTRL_REM_FWD_SEL_GET(x)\
	FIELD_GET(MEP_TST_FWD_CTRL_REM_FWD_SEL, x)

#define MEP_TST_FWD_CTRL_OWN_FWD_SEL             GENMASK(1, 0)
#define MEP_TST_FWD_CTRL_OWN_FWD_SEL_SET(x)\
	FIELD_PREP(MEP_TST_FWD_CTRL_OWN_FWD_SEL, x)
#define MEP_TST_FWD_CTRL_OWN_FWD_SEL_GET(x)\
	FIELD_GET(MEP_TST_FWD_CTRL_OWN_FWD_SEL, x)

/*      OAM_MEP:MRP:TST_CFG */
#define MEP_TST_CFG(g)            __REG(TARGET_MEP, 0, 1, 1024, g, 8, 128, 20, 0, 1, 4)

#define MEP_TST_CFG_SAMPLE_LO_PRIO_ENA           BIT(16)
#define MEP_TST_CFG_SAMPLE_LO_PRIO_ENA_SET(x)\
	FIELD_PREP(MEP_TST_CFG_SAMPLE_LO_PRIO_ENA, x)
#define MEP_TST_CFG_SAMPLE_LO_PRIO_ENA_GET(x)\
	FIELD_GET(MEP_TST_CFG_SAMPLE_LO_PRIO_ENA, x)

#define MEP_TST_CFG_SAMPLE_HI_PRIO_ENA           BIT(15)
#define MEP_TST_CFG_SAMPLE_HI_PRIO_ENA_SET(x)\
	FIELD_PREP(MEP_TST_CFG_SAMPLE_HI_PRIO_ENA, x)
#define MEP_TST_CFG_SAMPLE_HI_PRIO_ENA_GET(x)\
	FIELD_GET(MEP_TST_CFG_SAMPLE_HI_PRIO_ENA, x)

#define MEP_TST_CFG_CHK_REM_PRIO_ENA             BIT(14)
#define MEP_TST_CFG_CHK_REM_PRIO_ENA_SET(x)\
	FIELD_PREP(MEP_TST_CFG_CHK_REM_PRIO_ENA, x)
#define MEP_TST_CFG_CHK_REM_PRIO_ENA_GET(x)\
	FIELD_GET(MEP_TST_CFG_CHK_REM_PRIO_ENA, x)

#define MEP_TST_CFG_CHK_BEST_MRM_ENA             BIT(13)
#define MEP_TST_CFG_CHK_BEST_MRM_ENA_SET(x)\
	FIELD_PREP(MEP_TST_CFG_CHK_BEST_MRM_ENA, x)
#define MEP_TST_CFG_CHK_BEST_MRM_ENA_GET(x)\
	FIELD_GET(MEP_TST_CFG_CHK_BEST_MRM_ENA, x)

#define MEP_TST_CFG_CLR_MISS_CNT_ENA             BIT(12)
#define MEP_TST_CFG_CLR_MISS_CNT_ENA_SET(x)\
	FIELD_PREP(MEP_TST_CFG_CLR_MISS_CNT_ENA, x)
#define MEP_TST_CFG_CLR_MISS_CNT_ENA_GET(x)\
	FIELD_GET(MEP_TST_CFG_CLR_MISS_CNT_ENA, x)

#define MEP_TST_CFG_MAX_MISS_CNT                 GENMASK(11, 8)
#define MEP_TST_CFG_MAX_MISS_CNT_SET(x)\
	FIELD_PREP(MEP_TST_CFG_MAX_MISS_CNT, x)
#define MEP_TST_CFG_MAX_MISS_CNT_GET(x)\
	FIELD_GET(MEP_TST_CFG_MAX_MISS_CNT, x)

#define MEP_TST_CFG_MISS_CNT                     GENMASK(7, 4)
#define MEP_TST_CFG_MISS_CNT_SET(x)\
	FIELD_PREP(MEP_TST_CFG_MISS_CNT, x)
#define MEP_TST_CFG_MISS_CNT_GET(x)\
	FIELD_GET(MEP_TST_CFG_MISS_CNT, x)

#define MEP_TST_CFG_LOC_PERIOD                   GENMASK(3, 0)
#define MEP_TST_CFG_LOC_PERIOD_SET(x)\
	FIELD_PREP(MEP_TST_CFG_LOC_PERIOD, x)
#define MEP_TST_CFG_LOC_PERIOD_GET(x)\
	FIELD_GET(MEP_TST_CFG_LOC_PERIOD, x)

/*      OAM_MEP:MRP:TST_PRIO_CFG */
#define MEP_TST_PRIO_CFG(g)       __REG(TARGET_MEP, 0, 1, 1024, g, 8, 128, 24, 0, 1, 4)

#define MEP_TST_PRIO_CFG_OWN_PRIO                GENMASK(31, 16)
#define MEP_TST_PRIO_CFG_OWN_PRIO_SET(x)\
	FIELD_PREP(MEP_TST_PRIO_CFG_OWN_PRIO, x)
#define MEP_TST_PRIO_CFG_OWN_PRIO_GET(x)\
	FIELD_GET(MEP_TST_PRIO_CFG_OWN_PRIO, x)

#define MEP_TST_PRIO_CFG_BEST_PRIO               GENMASK(15, 0)
#define MEP_TST_PRIO_CFG_BEST_PRIO_SET(x)\
	FIELD_PREP(MEP_TST_PRIO_CFG_BEST_PRIO, x)
#define MEP_TST_PRIO_CFG_BEST_PRIO_GET(x)\
	FIELD_GET(MEP_TST_PRIO_CFG_BEST_PRIO, x)

/*      OAM_MEP:MRP:ITST_FWD_CTRL */
#define MEP_ITST_FWD_CTRL(g)      __REG(TARGET_MEP, 0, 1, 1024, g, 8, 128, 28, 0, 1, 4)

#define MEP_ITST_FWD_CTRL_NXT_LOC_CPU_HITME      BIT(4)
#define MEP_ITST_FWD_CTRL_NXT_LOC_CPU_HITME_SET(x)\
	FIELD_PREP(MEP_ITST_FWD_CTRL_NXT_LOC_CPU_HITME, x)
#define MEP_ITST_FWD_CTRL_NXT_LOC_CPU_HITME_GET(x)\
	FIELD_GET(MEP_ITST_FWD_CTRL_NXT_LOC_CPU_HITME, x)

#define MEP_ITST_FWD_CTRL_REM_FWD_SEL            GENMASK(3, 2)
#define MEP_ITST_FWD_CTRL_REM_FWD_SEL_SET(x)\
	FIELD_PREP(MEP_ITST_FWD_CTRL_REM_FWD_SEL, x)
#define MEP_ITST_FWD_CTRL_REM_FWD_SEL_GET(x)\
	FIELD_GET(MEP_ITST_FWD_CTRL_REM_FWD_SEL, x)

#define MEP_ITST_FWD_CTRL_OWN_FWD_SEL            GENMASK(1, 0)
#define MEP_ITST_FWD_CTRL_OWN_FWD_SEL_SET(x)\
	FIELD_PREP(MEP_ITST_FWD_CTRL_OWN_FWD_SEL, x)
#define MEP_ITST_FWD_CTRL_OWN_FWD_SEL_GET(x)\
	FIELD_GET(MEP_ITST_FWD_CTRL_OWN_FWD_SEL, x)

/*      OAM_MEP:MRP:ITST_CFG */
#define MEP_ITST_CFG(g)           __REG(TARGET_MEP, 0, 1, 1024, g, 8, 128, 32, 0, 1, 4)

#define MEP_ITST_CFG_ITST_CLR_MISS_CNT_ENA       BIT(12)
#define MEP_ITST_CFG_ITST_CLR_MISS_CNT_ENA_SET(x)\
	FIELD_PREP(MEP_ITST_CFG_ITST_CLR_MISS_CNT_ENA, x)
#define MEP_ITST_CFG_ITST_CLR_MISS_CNT_ENA_GET(x)\
	FIELD_GET(MEP_ITST_CFG_ITST_CLR_MISS_CNT_ENA, x)

#define MEP_ITST_CFG_ITST_MAX_MISS_CNT           GENMASK(11, 8)
#define MEP_ITST_CFG_ITST_MAX_MISS_CNT_SET(x)\
	FIELD_PREP(MEP_ITST_CFG_ITST_MAX_MISS_CNT, x)
#define MEP_ITST_CFG_ITST_MAX_MISS_CNT_GET(x)\
	FIELD_GET(MEP_ITST_CFG_ITST_MAX_MISS_CNT, x)

#define MEP_ITST_CFG_ITST_MISS_CNT               GENMASK(7, 4)
#define MEP_ITST_CFG_ITST_MISS_CNT_SET(x)\
	FIELD_PREP(MEP_ITST_CFG_ITST_MISS_CNT, x)
#define MEP_ITST_CFG_ITST_MISS_CNT_GET(x)\
	FIELD_GET(MEP_ITST_CFG_ITST_MISS_CNT, x)

#define MEP_ITST_CFG_ITST_LOC_PERIOD             GENMASK(3, 0)
#define MEP_ITST_CFG_ITST_LOC_PERIOD_SET(x)\
	FIELD_PREP(MEP_ITST_CFG_ITST_LOC_PERIOD, x)
#define MEP_ITST_CFG_ITST_LOC_PERIOD_GET(x)\
	FIELD_GET(MEP_ITST_CFG_ITST_LOC_PERIOD, x)

/*      OAM_MEP:MRP:MRP_MAC_LSB */
#define MEP_MRP_MAC_LSB(g)        __REG(TARGET_MEP, 0, 1, 1024, g, 8, 128, 40, 0, 1, 4)

/*      OAM_MEP:MRP:MRP_MAC_MSB */
#define MEP_MRP_MAC_MSB(g)        __REG(TARGET_MEP, 0, 1, 1024, g, 8, 128, 44, 0, 1, 4)

#define MEP_MRP_MAC_MSB_MRP_MAC_MSB              GENMASK(15, 0)
#define MEP_MRP_MAC_MSB_MRP_MAC_MSB_SET(x)\
	FIELD_PREP(MEP_MRP_MAC_MSB_MRP_MAC_MSB, x)
#define MEP_MRP_MAC_MSB_MRP_MAC_MSB_GET(x)\
	FIELD_GET(MEP_MRP_MAC_MSB_MRP_MAC_MSB, x)

/*      OAM_MEP:MRP:BEST_MAC_LSB */
#define MEP_BEST_MAC_LSB(g)       __REG(TARGET_MEP, 0, 1, 1024, g, 8, 128, 48, 0, 1, 4)

/*      OAM_MEP:MRP:BEST_MAC_MSB */
#define MEP_BEST_MAC_MSB(g)       __REG(TARGET_MEP, 0, 1, 1024, g, 8, 128, 52, 0, 1, 4)

#define MEP_BEST_MAC_MSB_BEST_MAC_MSB            GENMASK(15, 0)
#define MEP_BEST_MAC_MSB_BEST_MAC_MSB_SET(x)\
	FIELD_PREP(MEP_BEST_MAC_MSB_BEST_MAC_MSB, x)
#define MEP_BEST_MAC_MSB_BEST_MAC_MSB_GET(x)\
	FIELD_GET(MEP_BEST_MAC_MSB_BEST_MAC_MSB, x)

/*      OAM_MEP:MRP:MRP_STICKY */
#define MEP_MRP_STICKY(g)         __REG(TARGET_MEP, 0, 1, 1024, g, 8, 128, 96, 0, 1, 4)

#define MEP_MRP_STICKY_MRP_RX_STICKY             BIT(6)
#define MEP_MRP_STICKY_MRP_RX_STICKY_SET(x)\
	FIELD_PREP(MEP_MRP_STICKY_MRP_RX_STICKY, x)
#define MEP_MRP_STICKY_MRP_RX_STICKY_GET(x)\
	FIELD_GET(MEP_MRP_STICKY_MRP_RX_STICKY, x)

#define MEP_MRP_STICKY_MRP_RX_PROC_STICKY        BIT(5)
#define MEP_MRP_STICKY_MRP_RX_PROC_STICKY_SET(x)\
	FIELD_PREP(MEP_MRP_STICKY_MRP_RX_PROC_STICKY, x)
#define MEP_MRP_STICKY_MRP_RX_PROC_STICKY_GET(x)\
	FIELD_GET(MEP_MRP_STICKY_MRP_RX_PROC_STICKY, x)

#define MEP_MRP_STICKY_DMAC_ERR_STICKY           BIT(4)
#define MEP_MRP_STICKY_DMAC_ERR_STICKY_SET(x)\
	FIELD_PREP(MEP_MRP_STICKY_DMAC_ERR_STICKY, x)
#define MEP_MRP_STICKY_DMAC_ERR_STICKY_GET(x)\
	FIELD_GET(MEP_MRP_STICKY_DMAC_ERR_STICKY, x)

#define MEP_MRP_STICKY_VERSION_ERR_STICKY        BIT(3)
#define MEP_MRP_STICKY_VERSION_ERR_STICKY_SET(x)\
	FIELD_PREP(MEP_MRP_STICKY_VERSION_ERR_STICKY, x)
#define MEP_MRP_STICKY_VERSION_ERR_STICKY_GET(x)\
	FIELD_GET(MEP_MRP_STICKY_VERSION_ERR_STICKY, x)

#define MEP_MRP_STICKY_RX_SEQ_ERR_STICKY         BIT(2)
#define MEP_MRP_STICKY_RX_SEQ_ERR_STICKY_SET(x)\
	FIELD_PREP(MEP_MRP_STICKY_RX_SEQ_ERR_STICKY, x)
#define MEP_MRP_STICKY_RX_SEQ_ERR_STICKY_GET(x)\
	FIELD_GET(MEP_MRP_STICKY_RX_SEQ_ERR_STICKY, x)

#define MEP_MRP_STICKY_ITST_LOC_STICKY           BIT(1)
#define MEP_MRP_STICKY_ITST_LOC_STICKY_SET(x)\
	FIELD_PREP(MEP_MRP_STICKY_ITST_LOC_STICKY, x)
#define MEP_MRP_STICKY_ITST_LOC_STICKY_GET(x)\
	FIELD_GET(MEP_MRP_STICKY_ITST_LOC_STICKY, x)

#define MEP_MRP_STICKY_TST_LOC_STICKY            BIT(0)
#define MEP_MRP_STICKY_TST_LOC_STICKY_SET(x)\
	FIELD_PREP(MEP_MRP_STICKY_TST_LOC_STICKY, x)
#define MEP_MRP_STICKY_TST_LOC_STICKY_GET(x)\
	FIELD_GET(MEP_MRP_STICKY_TST_LOC_STICKY, x)

/*      OAM_MEP:MRP:MRP_INTR_ENA */
#define MEP_MRP_INTR_ENA(g)       __REG(TARGET_MEP, 0, 1, 1024, g, 8, 128, 100, 0, 1, 4)

#define MEP_MRP_INTR_ENA_ITST_LOC_INTR_ENA       BIT(1)
#define MEP_MRP_INTR_ENA_ITST_LOC_INTR_ENA_SET(x)\
	FIELD_PREP(MEP_MRP_INTR_ENA_ITST_LOC_INTR_ENA, x)
#define MEP_MRP_INTR_ENA_ITST_LOC_INTR_ENA_GET(x)\
	FIELD_GET(MEP_MRP_INTR_ENA_ITST_LOC_INTR_ENA, x)

#define MEP_MRP_INTR_ENA_TST_LOC_INTR_ENA        BIT(0)
#define MEP_MRP_INTR_ENA_TST_LOC_INTR_ENA_SET(x)\
	FIELD_PREP(MEP_MRP_INTR_ENA_TST_LOC_INTR_ENA, x)
#define MEP_MRP_INTR_ENA_TST_LOC_INTR_ENA_GET(x)\
	FIELD_GET(MEP_MRP_INTR_ENA_TST_LOC_INTR_ENA, x)

/*      DEVCPU_ORG:ORG:SEMA_CFG */
#define ORG_SEMA_CFG(t)           __REG(TARGET_ORG, t, 2, 0, 0, 1, 72, 36, 0, 1, 4)

#define ORG_SEMA_CFG_SEMA_INTR_POL               GENMASK(7, 0)
#define ORG_SEMA_CFG_SEMA_INTR_POL_SET(x)\
	FIELD_PREP(ORG_SEMA_CFG_SEMA_INTR_POL, x)
#define ORG_SEMA_CFG_SEMA_INTR_POL_GET(x)\
	FIELD_GET(ORG_SEMA_CFG_SEMA_INTR_POL, x)

/*      DEVCPU_ORG:ORG:SEMA */
#define ORG_SEMA(t, r)            __REG(TARGET_ORG, t, 2, 0, 0, 1, 72, 40, r, 8, 4)

#define ORG_SEMA_SEMA                            BIT(0)
#define ORG_SEMA_SEMA_SET(x)\
	FIELD_PREP(ORG_SEMA_SEMA, x)
#define ORG_SEMA_SEMA_GET(x)\
	FIELD_GET(ORG_SEMA_SEMA, x)

/*      PTP:PTP_CFG:PTP_PIN_INTR */
#define PTP_PIN_INTR              __REG(TARGET_PTP, 0, 1, 512, 0, 1, 16, 0, 0, 1, 4)

#define PTP_PIN_INTR_INTR_PTP                    GENMASK(7, 0)
#define PTP_PIN_INTR_INTR_PTP_SET(x)\
	FIELD_PREP(PTP_PIN_INTR_INTR_PTP, x)
#define PTP_PIN_INTR_INTR_PTP_GET(x)\
	FIELD_GET(PTP_PIN_INTR_INTR_PTP, x)

/*      PTP:PTP_CFG:PTP_PIN_INTR_ENA */
#define PTP_PIN_INTR_ENA          __REG(TARGET_PTP, 0, 1, 512, 0, 1, 16, 4, 0, 1, 4)

#define PTP_PIN_INTR_ENA_INTR_ENA                GENMASK(7, 0)
#define PTP_PIN_INTR_ENA_INTR_ENA_SET(x)\
	FIELD_PREP(PTP_PIN_INTR_ENA_INTR_ENA, x)
#define PTP_PIN_INTR_ENA_INTR_ENA_GET(x)\
	FIELD_GET(PTP_PIN_INTR_ENA_INTR_ENA, x)

/*      PTP:PTP_CFG:PTP_DOM_CFG */
#define PTP_DOM_CFG               __REG(TARGET_PTP, 0, 1, 512, 0, 1, 16, 12, 0, 1, 4)

#define PTP_DOM_CFG_ENA                          GENMASK(11, 9)
#define PTP_DOM_CFG_ENA_SET(x)\
	FIELD_PREP(PTP_DOM_CFG_ENA, x)
#define PTP_DOM_CFG_ENA_GET(x)\
	FIELD_GET(PTP_DOM_CFG_ENA, x)

#define PTP_DOM_CFG_HOLD                         GENMASK(8, 6)
#define PTP_DOM_CFG_HOLD_SET(x)\
	FIELD_PREP(PTP_DOM_CFG_HOLD, x)
#define PTP_DOM_CFG_HOLD_GET(x)\
	FIELD_GET(PTP_DOM_CFG_HOLD, x)

#define PTP_DOM_CFG_TOD_FREEZE                   GENMASK(5, 3)
#define PTP_DOM_CFG_TOD_FREEZE_SET(x)\
	FIELD_PREP(PTP_DOM_CFG_TOD_FREEZE, x)
#define PTP_DOM_CFG_TOD_FREEZE_GET(x)\
	FIELD_GET(PTP_DOM_CFG_TOD_FREEZE, x)

#define PTP_DOM_CFG_CLKCFG_DIS                   GENMASK(2, 0)
#define PTP_DOM_CFG_CLKCFG_DIS_SET(x)\
	FIELD_PREP(PTP_DOM_CFG_CLKCFG_DIS, x)
#define PTP_DOM_CFG_CLKCFG_DIS_GET(x)\
	FIELD_GET(PTP_DOM_CFG_CLKCFG_DIS, x)

/*      PTP:PTP_TOD_DOMAINS:CLK_PER_CFG */
#define PTP_CLK_PER_CFG(g, r)     __REG(TARGET_PTP, 0, 1, 528, g, 3, 28, 0, r, 2, 4)

/*      PTP:PTP_PINS:PTP_PIN_CFG */
#define PTP_PIN_CFG(g)            __REG(TARGET_PTP, 0, 1, 0, g, 8, 64, 0, 0, 1, 4)

#define PTP_PIN_CFG_PIN_ACTION                   GENMASK(29, 27)
#define PTP_PIN_CFG_PIN_ACTION_SET(x)\
	FIELD_PREP(PTP_PIN_CFG_PIN_ACTION, x)
#define PTP_PIN_CFG_PIN_ACTION_GET(x)\
	FIELD_GET(PTP_PIN_CFG_PIN_ACTION, x)

#define PTP_PIN_CFG_PIN_SYNC                     GENMASK(26, 25)
#define PTP_PIN_CFG_PIN_SYNC_SET(x)\
	FIELD_PREP(PTP_PIN_CFG_PIN_SYNC, x)
#define PTP_PIN_CFG_PIN_SYNC_GET(x)\
	FIELD_GET(PTP_PIN_CFG_PIN_SYNC, x)

#define PTP_PIN_CFG_PIN_INV_POL                  BIT(24)
#define PTP_PIN_CFG_PIN_INV_POL_SET(x)\
	FIELD_PREP(PTP_PIN_CFG_PIN_INV_POL, x)
#define PTP_PIN_CFG_PIN_INV_POL_GET(x)\
	FIELD_GET(PTP_PIN_CFG_PIN_INV_POL, x)

#define PTP_PIN_CFG_PIN_SELECT                   GENMASK(23, 21)
#define PTP_PIN_CFG_PIN_SELECT_SET(x)\
	FIELD_PREP(PTP_PIN_CFG_PIN_SELECT, x)
#define PTP_PIN_CFG_PIN_SELECT_GET(x)\
	FIELD_GET(PTP_PIN_CFG_PIN_SELECT, x)

#define PTP_PIN_CFG_CLK_SELECT                   GENMASK(20, 18)
#define PTP_PIN_CFG_CLK_SELECT_SET(x)\
	FIELD_PREP(PTP_PIN_CFG_CLK_SELECT, x)
#define PTP_PIN_CFG_CLK_SELECT_GET(x)\
	FIELD_GET(PTP_PIN_CFG_CLK_SELECT, x)

#define PTP_PIN_CFG_PIN_DOM                      GENMASK(17, 16)
#define PTP_PIN_CFG_PIN_DOM_SET(x)\
	FIELD_PREP(PTP_PIN_CFG_PIN_DOM, x)
#define PTP_PIN_CFG_PIN_DOM_GET(x)\
	FIELD_GET(PTP_PIN_CFG_PIN_DOM, x)

#define PTP_PIN_CFG_PIN_OPT                      GENMASK(15, 14)
#define PTP_PIN_CFG_PIN_OPT_SET(x)\
	FIELD_PREP(PTP_PIN_CFG_PIN_OPT, x)
#define PTP_PIN_CFG_PIN_OPT_GET(x)\
	FIELD_GET(PTP_PIN_CFG_PIN_OPT, x)

#define PTP_PIN_CFG_PIN_EMBEDDED_CLK             BIT(13)
#define PTP_PIN_CFG_PIN_EMBEDDED_CLK_SET(x)\
	FIELD_PREP(PTP_PIN_CFG_PIN_EMBEDDED_CLK, x)
#define PTP_PIN_CFG_PIN_EMBEDDED_CLK_GET(x)\
	FIELD_GET(PTP_PIN_CFG_PIN_EMBEDDED_CLK, x)

#define PTP_PIN_CFG_PIN_OUTP_OFS                 GENMASK(12, 0)
#define PTP_PIN_CFG_PIN_OUTP_OFS_SET(x)\
	FIELD_PREP(PTP_PIN_CFG_PIN_OUTP_OFS, x)
#define PTP_PIN_CFG_PIN_OUTP_OFS_GET(x)\
	FIELD_GET(PTP_PIN_CFG_PIN_OUTP_OFS, x)

/*      PTP:PTP_PINS:PTP_TOD_SEC_MSB */
#define PTP_TOD_SEC_MSB(g)        __REG(TARGET_PTP, 0, 1, 0, g, 8, 64, 4, 0, 1, 4)

#define PTP_TOD_SEC_MSB_TOD_SEC_MSB              GENMASK(15, 0)
#define PTP_TOD_SEC_MSB_TOD_SEC_MSB_SET(x)\
	FIELD_PREP(PTP_TOD_SEC_MSB_TOD_SEC_MSB, x)
#define PTP_TOD_SEC_MSB_TOD_SEC_MSB_GET(x)\
	FIELD_GET(PTP_TOD_SEC_MSB_TOD_SEC_MSB, x)

/*      PTP:PTP_PINS:PTP_TOD_SEC_LSB */
#define PTP_TOD_SEC_LSB(g)        __REG(TARGET_PTP, 0, 1, 0, g, 8, 64, 8, 0, 1, 4)

/*      PTP:PTP_PINS:PTP_TOD_NSEC */
#define PTP_TOD_NSEC(g)           __REG(TARGET_PTP, 0, 1, 0, g, 8, 64, 12, 0, 1, 4)

#define PTP_TOD_NSEC_TOD_NSEC                    GENMASK(29, 0)
#define PTP_TOD_NSEC_TOD_NSEC_SET(x)\
	FIELD_PREP(PTP_TOD_NSEC_TOD_NSEC, x)
#define PTP_TOD_NSEC_TOD_NSEC_GET(x)\
	FIELD_GET(PTP_TOD_NSEC_TOD_NSEC, x)

/*      PTP:PTP_PINS:PTP_TOD_NSEC_FRAC */
#define PTP_TOD_NSEC_FRAC(g)      __REG(TARGET_PTP, 0, 1, 0, g, 8, 64, 16, 0, 1, 4)

#define PTP_TOD_NSEC_FRAC_TOD_NSEC_FRAC          GENMASK(7, 0)
#define PTP_TOD_NSEC_FRAC_TOD_NSEC_FRAC_SET(x)\
	FIELD_PREP(PTP_TOD_NSEC_FRAC_TOD_NSEC_FRAC, x)
#define PTP_TOD_NSEC_FRAC_TOD_NSEC_FRAC_GET(x)\
	FIELD_GET(PTP_TOD_NSEC_FRAC_TOD_NSEC_FRAC, x)

/*      PTP:PTP_PINS:PIN_WF_HIGH_PERIOD */
#define PTP_WF_HIGH_PERIOD(g)     __REG(TARGET_PTP, 0, 1, 0, g, 8, 64, 24, 0, 1, 4)

#define PTP_WF_HIGH_PERIOD_PIN_WFH(x)            ((x) & GENMASK(29, 0))
#define PTP_WF_HIGH_PERIOD_PIN_WFH_M             GENMASK(29, 0)
#define PTP_WF_HIGH_PERIOD_PIN_WFH_X(x)          ((x) & GENMASK(29, 0))

/*      PTP:PTP_PINS:PIN_WF_LOW_PERIOD */
#define PTP_WF_LOW_PERIOD(g)      __REG(TARGET_PTP, 0, 1, 0, g, 8, 64, 28, 0, 1, 4)

#define PTP_WF_LOW_PERIOD_PIN_WFL(x)             ((x) & GENMASK(29, 0))
#define PTP_WF_LOW_PERIOD_PIN_WFL_M              GENMASK(29, 0)
#define PTP_WF_LOW_PERIOD_PIN_WFL_X(x)           ((x) & GENMASK(29, 0))

/*      PTP:PTP_TS_FIFO:PTP_TWOSTEP_CTRL */
#define PTP_TWOSTEP_CTRL          __REG(TARGET_PTP, 0, 1, 612, 0, 1, 12, 0, 0, 1, 4)

#define PTP_TWOSTEP_CTRL_OVWR_ENA                BIT(12)
#define PTP_TWOSTEP_CTRL_OVWR_ENA_SET(x)\
	FIELD_PREP(PTP_TWOSTEP_CTRL_OVWR_ENA, x)
#define PTP_TWOSTEP_CTRL_OVWR_ENA_GET(x)\
	FIELD_GET(PTP_TWOSTEP_CTRL_OVWR_ENA, x)

#define PTP_TWOSTEP_CTRL_NXT                     BIT(11)
#define PTP_TWOSTEP_CTRL_NXT_SET(x)\
	FIELD_PREP(PTP_TWOSTEP_CTRL_NXT, x)
#define PTP_TWOSTEP_CTRL_NXT_GET(x)\
	FIELD_GET(PTP_TWOSTEP_CTRL_NXT, x)

#define PTP_TWOSTEP_CTRL_VLD                     BIT(10)
#define PTP_TWOSTEP_CTRL_VLD_SET(x)\
	FIELD_PREP(PTP_TWOSTEP_CTRL_VLD, x)
#define PTP_TWOSTEP_CTRL_VLD_GET(x)\
	FIELD_GET(PTP_TWOSTEP_CTRL_VLD, x)

#define PTP_TWOSTEP_CTRL_STAMP_TX                BIT(9)
#define PTP_TWOSTEP_CTRL_STAMP_TX_SET(x)\
	FIELD_PREP(PTP_TWOSTEP_CTRL_STAMP_TX, x)
#define PTP_TWOSTEP_CTRL_STAMP_TX_GET(x)\
	FIELD_GET(PTP_TWOSTEP_CTRL_STAMP_TX, x)

#define PTP_TWOSTEP_CTRL_STAMP_PORT              GENMASK(8, 1)
#define PTP_TWOSTEP_CTRL_STAMP_PORT_SET(x)\
	FIELD_PREP(PTP_TWOSTEP_CTRL_STAMP_PORT, x)
#define PTP_TWOSTEP_CTRL_STAMP_PORT_GET(x)\
	FIELD_GET(PTP_TWOSTEP_CTRL_STAMP_PORT, x)

#define PTP_TWOSTEP_CTRL_OVFL                    BIT(0)
#define PTP_TWOSTEP_CTRL_OVFL_SET(x)\
	FIELD_PREP(PTP_TWOSTEP_CTRL_OVFL, x)
#define PTP_TWOSTEP_CTRL_OVFL_GET(x)\
	FIELD_GET(PTP_TWOSTEP_CTRL_OVFL, x)

/*      PTP:PTP_TS_FIFO:PTP_TWOSTEP_STAMP */
#define PTP_TWOSTEP_STAMP         __REG(TARGET_PTP, 0, 1, 612, 0, 1, 12, 4, 0, 1, 4)

#define PTP_TWOSTEP_STAMP_STAMP_NSEC             GENMASK(31, 2)
#define PTP_TWOSTEP_STAMP_STAMP_NSEC_SET(x)\
	FIELD_PREP(PTP_TWOSTEP_STAMP_STAMP_NSEC, x)
#define PTP_TWOSTEP_STAMP_STAMP_NSEC_GET(x)\
	FIELD_GET(PTP_TWOSTEP_STAMP_STAMP_NSEC, x)

#define PTP_TWOSTEP_STAMP_STAMP_SUB_NSEC         GENMASK(1, 0)
#define PTP_TWOSTEP_STAMP_STAMP_SUB_NSEC_SET(x)\
	FIELD_PREP(PTP_TWOSTEP_STAMP_STAMP_SUB_NSEC, x)
#define PTP_TWOSTEP_STAMP_STAMP_SUB_NSEC_GET(x)\
	FIELD_GET(PTP_TWOSTEP_STAMP_STAMP_SUB_NSEC, x)

/*      DEVCPU_QS:XTR:XTR_GRP_CFG */
#define QS_XTR_GRP_CFG(r)         __REG(TARGET_QS, 0, 1, 0, 0, 1, 36, 0, r, 2, 4)

#define QS_XTR_GRP_CFG_MODE                      GENMASK(3, 2)
#define QS_XTR_GRP_CFG_MODE_SET(x)\
	FIELD_PREP(QS_XTR_GRP_CFG_MODE, x)
#define QS_XTR_GRP_CFG_MODE_GET(x)\
	FIELD_GET(QS_XTR_GRP_CFG_MODE, x)

#define QS_XTR_GRP_CFG_STATUS_WORD_POS           BIT(1)
#define QS_XTR_GRP_CFG_STATUS_WORD_POS_SET(x)\
	FIELD_PREP(QS_XTR_GRP_CFG_STATUS_WORD_POS, x)
#define QS_XTR_GRP_CFG_STATUS_WORD_POS_GET(x)\
	FIELD_GET(QS_XTR_GRP_CFG_STATUS_WORD_POS, x)

#define QS_XTR_GRP_CFG_BYTE_SWAP                 BIT(0)
#define QS_XTR_GRP_CFG_BYTE_SWAP_SET(x)\
	FIELD_PREP(QS_XTR_GRP_CFG_BYTE_SWAP, x)
#define QS_XTR_GRP_CFG_BYTE_SWAP_GET(x)\
	FIELD_GET(QS_XTR_GRP_CFG_BYTE_SWAP, x)

/*      DEVCPU_QS:XTR:XTR_RD */
#define QS_XTR_RD(r)              __REG(TARGET_QS, 0, 1, 0, 0, 1, 36, 8, r, 2, 4)

/*      DEVCPU_QS:XTR:XTR_FLUSH */
#define QS_XTR_FLUSH              __REG(TARGET_QS, 0, 1, 0, 0, 1, 36, 24, 0, 1, 4)

#define QS_XTR_FLUSH_FLUSH                       GENMASK(1, 0)
#define QS_XTR_FLUSH_FLUSH_SET(x)\
	FIELD_PREP(QS_XTR_FLUSH_FLUSH, x)
#define QS_XTR_FLUSH_FLUSH_GET(x)\
	FIELD_GET(QS_XTR_FLUSH_FLUSH, x)

/*      DEVCPU_QS:XTR:XTR_DATA_PRESENT */
#define QS_XTR_DATA_PRESENT       __REG(TARGET_QS, 0, 1, 0, 0, 1, 36, 28, 0, 1, 4)

#define QS_XTR_DATA_PRESENT_DATA_PRESENT         GENMASK(1, 0)
#define QS_XTR_DATA_PRESENT_DATA_PRESENT_SET(x)\
	FIELD_PREP(QS_XTR_DATA_PRESENT_DATA_PRESENT, x)
#define QS_XTR_DATA_PRESENT_DATA_PRESENT_GET(x)\
	FIELD_GET(QS_XTR_DATA_PRESENT_DATA_PRESENT, x)

/*      DEVCPU_QS:INJ:INJ_GRP_CFG */
#define QS_INJ_GRP_CFG(r)         __REG(TARGET_QS, 0, 1, 36, 0, 1, 40, 0, r, 2, 4)

#define QS_INJ_GRP_CFG_MODE                      GENMASK(3, 2)
#define QS_INJ_GRP_CFG_MODE_SET(x)\
	FIELD_PREP(QS_INJ_GRP_CFG_MODE, x)
#define QS_INJ_GRP_CFG_MODE_GET(x)\
	FIELD_GET(QS_INJ_GRP_CFG_MODE, x)

#define QS_INJ_GRP_CFG_BYTE_SWAP                 BIT(0)
#define QS_INJ_GRP_CFG_BYTE_SWAP_SET(x)\
	FIELD_PREP(QS_INJ_GRP_CFG_BYTE_SWAP, x)
#define QS_INJ_GRP_CFG_BYTE_SWAP_GET(x)\
	FIELD_GET(QS_INJ_GRP_CFG_BYTE_SWAP, x)

/*      DEVCPU_QS:INJ:INJ_WR */
#define QS_INJ_WR(r)              __REG(TARGET_QS, 0, 1, 36, 0, 1, 40, 8, r, 2, 4)

/*      DEVCPU_QS:INJ:INJ_CTRL */
#define QS_INJ_CTRL(r)            __REG(TARGET_QS, 0, 1, 36, 0, 1, 40, 16, r, 2, 4)

#define QS_INJ_CTRL_GAP_SIZE                     GENMASK(24, 21)
#define QS_INJ_CTRL_GAP_SIZE_SET(x)\
	FIELD_PREP(QS_INJ_CTRL_GAP_SIZE, x)
#define QS_INJ_CTRL_GAP_SIZE_GET(x)\
	FIELD_GET(QS_INJ_CTRL_GAP_SIZE, x)

#define QS_INJ_CTRL_ABORT                        BIT(20)
#define QS_INJ_CTRL_ABORT_SET(x)\
	FIELD_PREP(QS_INJ_CTRL_ABORT, x)
#define QS_INJ_CTRL_ABORT_GET(x)\
	FIELD_GET(QS_INJ_CTRL_ABORT, x)

#define QS_INJ_CTRL_EOF                          BIT(19)
#define QS_INJ_CTRL_EOF_SET(x)\
	FIELD_PREP(QS_INJ_CTRL_EOF, x)
#define QS_INJ_CTRL_EOF_GET(x)\
	FIELD_GET(QS_INJ_CTRL_EOF, x)

#define QS_INJ_CTRL_SOF                          BIT(18)
#define QS_INJ_CTRL_SOF_SET(x)\
	FIELD_PREP(QS_INJ_CTRL_SOF, x)
#define QS_INJ_CTRL_SOF_GET(x)\
	FIELD_GET(QS_INJ_CTRL_SOF, x)

#define QS_INJ_CTRL_VLD_BYTES                    GENMASK(17, 16)
#define QS_INJ_CTRL_VLD_BYTES_SET(x)\
	FIELD_PREP(QS_INJ_CTRL_VLD_BYTES, x)
#define QS_INJ_CTRL_VLD_BYTES_GET(x)\
	FIELD_GET(QS_INJ_CTRL_VLD_BYTES, x)

/*      DEVCPU_QS:INJ:INJ_STATUS */
#define QS_INJ_STATUS             __REG(TARGET_QS, 0, 1, 36, 0, 1, 40, 24, 0, 1, 4)

#define QS_INJ_STATUS_WMARK_REACHED              GENMASK(5, 4)
#define QS_INJ_STATUS_WMARK_REACHED_SET(x)\
	FIELD_PREP(QS_INJ_STATUS_WMARK_REACHED, x)
#define QS_INJ_STATUS_WMARK_REACHED_GET(x)\
	FIELD_GET(QS_INJ_STATUS_WMARK_REACHED, x)

#define QS_INJ_STATUS_FIFO_RDY                   GENMASK(3, 2)
#define QS_INJ_STATUS_FIFO_RDY_SET(x)\
	FIELD_PREP(QS_INJ_STATUS_FIFO_RDY, x)
#define QS_INJ_STATUS_FIFO_RDY_GET(x)\
	FIELD_GET(QS_INJ_STATUS_FIFO_RDY, x)

#define QS_INJ_STATUS_INJ_IN_PROGRESS            GENMASK(1, 0)
#define QS_INJ_STATUS_INJ_IN_PROGRESS_SET(x)\
	FIELD_PREP(QS_INJ_STATUS_INJ_IN_PROGRESS, x)
#define QS_INJ_STATUS_INJ_IN_PROGRESS_GET(x)\
	FIELD_GET(QS_INJ_STATUS_INJ_IN_PROGRESS, x)

/*      QSYS:SYSTEM:PORT_MODE */
#define QSYS_PORT_MODE(r)         __REG(TARGET_QSYS, 0, 1, 28008, 0, 1, 216, 0, r, 10, 4)

#define QSYS_PORT_MODE_DEQUEUE_DIS               BIT(1)
#define QSYS_PORT_MODE_DEQUEUE_DIS_SET(x)\
	FIELD_PREP(QSYS_PORT_MODE_DEQUEUE_DIS, x)
#define QSYS_PORT_MODE_DEQUEUE_DIS_GET(x)\
	FIELD_GET(QSYS_PORT_MODE_DEQUEUE_DIS, x)

#define QSYS_PORT_MODE_DEQUEUE_LATE              BIT(0)
#define QSYS_PORT_MODE_DEQUEUE_LATE_SET(x)\
	FIELD_PREP(QSYS_PORT_MODE_DEQUEUE_LATE, x)
#define QSYS_PORT_MODE_DEQUEUE_LATE_GET(x)\
	FIELD_GET(QSYS_PORT_MODE_DEQUEUE_LATE, x)

/*      QSYS:SYSTEM:SWITCH_PORT_MODE */
#define QSYS_SW_PORT_MODE(r)      __REG(TARGET_QSYS, 0, 1, 28008, 0, 1, 216, 80, r, 9, 4)

#define QSYS_SW_PORT_MODE_PORT_ENA               BIT(18)
#define QSYS_SW_PORT_MODE_PORT_ENA_SET(x)\
	FIELD_PREP(QSYS_SW_PORT_MODE_PORT_ENA, x)
#define QSYS_SW_PORT_MODE_PORT_ENA_GET(x)\
	FIELD_GET(QSYS_SW_PORT_MODE_PORT_ENA, x)

#define QSYS_SW_PORT_MODE_IDEQ_DIS               BIT(17)
#define QSYS_SW_PORT_MODE_IDEQ_DIS_SET(x)\
	FIELD_PREP(QSYS_SW_PORT_MODE_IDEQ_DIS, x)
#define QSYS_SW_PORT_MODE_IDEQ_DIS_GET(x)\
	FIELD_GET(QSYS_SW_PORT_MODE_IDEQ_DIS, x)

#define QSYS_SW_PORT_MODE_SCH_NEXT_CFG           GENMASK(16, 14)
#define QSYS_SW_PORT_MODE_SCH_NEXT_CFG_SET(x)\
	FIELD_PREP(QSYS_SW_PORT_MODE_SCH_NEXT_CFG, x)
#define QSYS_SW_PORT_MODE_SCH_NEXT_CFG_GET(x)\
	FIELD_GET(QSYS_SW_PORT_MODE_SCH_NEXT_CFG, x)

#define QSYS_SW_PORT_MODE_YEL_RSRVD              BIT(13)
#define QSYS_SW_PORT_MODE_YEL_RSRVD_SET(x)\
	FIELD_PREP(QSYS_SW_PORT_MODE_YEL_RSRVD, x)
#define QSYS_SW_PORT_MODE_YEL_RSRVD_GET(x)\
	FIELD_GET(QSYS_SW_PORT_MODE_YEL_RSRVD, x)

#define QSYS_SW_PORT_MODE_INGRESS_DROP_MODE      BIT(12)
#define QSYS_SW_PORT_MODE_INGRESS_DROP_MODE_SET(x)\
	FIELD_PREP(QSYS_SW_PORT_MODE_INGRESS_DROP_MODE, x)
#define QSYS_SW_PORT_MODE_INGRESS_DROP_MODE_GET(x)\
	FIELD_GET(QSYS_SW_PORT_MODE_INGRESS_DROP_MODE, x)

#define QSYS_SW_PORT_MODE_TX_PFC_ENA             GENMASK(11, 4)
#define QSYS_SW_PORT_MODE_TX_PFC_ENA_SET(x)\
	FIELD_PREP(QSYS_SW_PORT_MODE_TX_PFC_ENA, x)
#define QSYS_SW_PORT_MODE_TX_PFC_ENA_GET(x)\
	FIELD_GET(QSYS_SW_PORT_MODE_TX_PFC_ENA, x)

#define QSYS_SW_PORT_MODE_TX_PFC_MODE            BIT(3)
#define QSYS_SW_PORT_MODE_TX_PFC_MODE_SET(x)\
	FIELD_PREP(QSYS_SW_PORT_MODE_TX_PFC_MODE, x)
#define QSYS_SW_PORT_MODE_TX_PFC_MODE_GET(x)\
	FIELD_GET(QSYS_SW_PORT_MODE_TX_PFC_MODE, x)

#define QSYS_SW_PORT_MODE_FWD_TWOCYCLE_MODE      BIT(2)
#define QSYS_SW_PORT_MODE_FWD_TWOCYCLE_MODE_SET(x)\
	FIELD_PREP(QSYS_SW_PORT_MODE_FWD_TWOCYCLE_MODE, x)
#define QSYS_SW_PORT_MODE_FWD_TWOCYCLE_MODE_GET(x)\
	FIELD_GET(QSYS_SW_PORT_MODE_FWD_TWOCYCLE_MODE, x)

#define QSYS_SW_PORT_MODE_AGING_MODE             GENMASK(1, 0)
#define QSYS_SW_PORT_MODE_AGING_MODE_SET(x)\
	FIELD_PREP(QSYS_SW_PORT_MODE_AGING_MODE, x)
#define QSYS_SW_PORT_MODE_AGING_MODE_GET(x)\
	FIELD_GET(QSYS_SW_PORT_MODE_AGING_MODE, x)

/*      QSYS:SYSTEM:STAT_CNT_CFG */
#define QSYS_STAT_CFG             __REG(TARGET_QSYS, 0, 1, 28008, 0, 1, 216, 116, 0, 1, 4)

#define QSYS_STAT_CFG_TX_LLCT_CNT_ENA            BIT(8)
#define QSYS_STAT_CFG_TX_LLCT_CNT_ENA_SET(x)\
	FIELD_PREP(QSYS_STAT_CFG_TX_LLCT_CNT_ENA, x)
#define QSYS_STAT_CFG_TX_LLCT_CNT_ENA_GET(x)\
	FIELD_GET(QSYS_STAT_CFG_TX_LLCT_CNT_ENA, x)

#define QSYS_STAT_CFG_TX_CT_CNT_ENA              BIT(7)
#define QSYS_STAT_CFG_TX_CT_CNT_ENA_SET(x)\
	FIELD_PREP(QSYS_STAT_CFG_TX_CT_CNT_ENA, x)
#define QSYS_STAT_CFG_TX_CT_CNT_ENA_GET(x)\
	FIELD_GET(QSYS_STAT_CFG_TX_CT_CNT_ENA, x)

#define QSYS_STAT_CFG_TX_GREEN_CNT_MODE          BIT(6)
#define QSYS_STAT_CFG_TX_GREEN_CNT_MODE_SET(x)\
	FIELD_PREP(QSYS_STAT_CFG_TX_GREEN_CNT_MODE, x)
#define QSYS_STAT_CFG_TX_GREEN_CNT_MODE_GET(x)\
	FIELD_GET(QSYS_STAT_CFG_TX_GREEN_CNT_MODE, x)

#define QSYS_STAT_CFG_TX_YELLOW_CNT_MODE         BIT(5)
#define QSYS_STAT_CFG_TX_YELLOW_CNT_MODE_SET(x)\
	FIELD_PREP(QSYS_STAT_CFG_TX_YELLOW_CNT_MODE, x)
#define QSYS_STAT_CFG_TX_YELLOW_CNT_MODE_GET(x)\
	FIELD_GET(QSYS_STAT_CFG_TX_YELLOW_CNT_MODE, x)

#define QSYS_STAT_CFG_DROP_GREEN_CNT_MODE        BIT(4)
#define QSYS_STAT_CFG_DROP_GREEN_CNT_MODE_SET(x)\
	FIELD_PREP(QSYS_STAT_CFG_DROP_GREEN_CNT_MODE, x)
#define QSYS_STAT_CFG_DROP_GREEN_CNT_MODE_GET(x)\
	FIELD_GET(QSYS_STAT_CFG_DROP_GREEN_CNT_MODE, x)

#define QSYS_STAT_CFG_DROP_YELLOW_CNT_MODE       BIT(3)
#define QSYS_STAT_CFG_DROP_YELLOW_CNT_MODE_SET(x)\
	FIELD_PREP(QSYS_STAT_CFG_DROP_YELLOW_CNT_MODE, x)
#define QSYS_STAT_CFG_DROP_YELLOW_CNT_MODE_GET(x)\
	FIELD_GET(QSYS_STAT_CFG_DROP_YELLOW_CNT_MODE, x)

#define QSYS_STAT_CFG_DROP_COUNT_ONCE            BIT(2)
#define QSYS_STAT_CFG_DROP_COUNT_ONCE_SET(x)\
	FIELD_PREP(QSYS_STAT_CFG_DROP_COUNT_ONCE, x)
#define QSYS_STAT_CFG_DROP_COUNT_ONCE_GET(x)\
	FIELD_GET(QSYS_STAT_CFG_DROP_COUNT_ONCE, x)

#define QSYS_STAT_CFG_DROP_COUNT_EGRESS          BIT(1)
#define QSYS_STAT_CFG_DROP_COUNT_EGRESS_SET(x)\
	FIELD_PREP(QSYS_STAT_CFG_DROP_COUNT_EGRESS, x)
#define QSYS_STAT_CFG_DROP_COUNT_EGRESS_GET(x)\
	FIELD_GET(QSYS_STAT_CFG_DROP_COUNT_EGRESS, x)

#define QSYS_STAT_CFG_DROP_COUNT_DISAB           BIT(0)
#define QSYS_STAT_CFG_DROP_COUNT_DISAB_SET(x)\
	FIELD_PREP(QSYS_STAT_CFG_DROP_COUNT_DISAB, x)
#define QSYS_STAT_CFG_DROP_COUNT_DISAB_GET(x)\
	FIELD_GET(QSYS_STAT_CFG_DROP_COUNT_DISAB, x)

/*      QSYS:SYSTEM:IGR_NO_SHARING */
#define QSYS_IGR_NO_SHARING       __REG(TARGET_QSYS, 0, 1, 28008, 0, 1, 216, 156, 0, 1, 4)

#define QSYS_IGR_NO_SHARING_IGR_NO_SHARING       GENMASK(8, 0)
#define QSYS_IGR_NO_SHARING_IGR_NO_SHARING_SET(x)\
	FIELD_PREP(QSYS_IGR_NO_SHARING_IGR_NO_SHARING, x)
#define QSYS_IGR_NO_SHARING_IGR_NO_SHARING_GET(x)\
	FIELD_GET(QSYS_IGR_NO_SHARING_IGR_NO_SHARING, x)

/*      QSYS:SYSTEM:EGR_NO_SHARING */
#define QSYS_EGR_NO_SHARING       __REG(TARGET_QSYS, 0, 1, 28008, 0, 1, 216, 160, 0, 1, 4)

#define QSYS_EGR_NO_SHARING_EGR_NO_SHARING       GENMASK(8, 0)
#define QSYS_EGR_NO_SHARING_EGR_NO_SHARING_SET(x)\
	FIELD_PREP(QSYS_EGR_NO_SHARING_EGR_NO_SHARING, x)
#define QSYS_EGR_NO_SHARING_EGR_NO_SHARING_GET(x)\
	FIELD_GET(QSYS_EGR_NO_SHARING_EGR_NO_SHARING, x)

/*      QSYS:SYSTEM:SW_STATUS */
#define QSYS_SW_STATUS(r)         __REG(TARGET_QSYS, 0, 1, 28008, 0, 1, 216, 164, r, 9, 4)

#define QSYS_SW_STATUS_EQ_AVAIL                  GENMASK(7, 0)
#define QSYS_SW_STATUS_EQ_AVAIL_SET(x)\
	FIELD_PREP(QSYS_SW_STATUS_EQ_AVAIL, x)
#define QSYS_SW_STATUS_EQ_AVAIL_GET(x)\
	FIELD_GET(QSYS_SW_STATUS_EQ_AVAIL, x)

/*      QSYS:SYSTEM:CPU_GROUP_MAP */
#define QSYS_CPU_GROUP_MAP        __REG(TARGET_QSYS, 0, 1, 28008, 0, 1, 216, 204, 0, 1, 4)

#define QSYS_CPU_GROUP_MAP_CPU_GROUP_MAP         GENMASK(7, 0)
#define QSYS_CPU_GROUP_MAP_CPU_GROUP_MAP_SET(x)\
	FIELD_PREP(QSYS_CPU_GROUP_MAP_CPU_GROUP_MAP, x)
#define QSYS_CPU_GROUP_MAP_CPU_GROUP_MAP_GET(x)\
	FIELD_GET(QSYS_CPU_GROUP_MAP_CPU_GROUP_MAP, x)

/*      QSYS:RES_QOS_ADV:RED_PROFILE */
#define QSYS_RED_PROFILE(r)       __REG(TARGET_QSYS, 0, 1, 28264, 0, 1, 68, 0, r, 16, 4)

#define QSYS_RED_PROFILE_WM_RED_LOW              GENMASK(15, 8)
#define QSYS_RED_PROFILE_WM_RED_LOW_SET(x)\
	FIELD_PREP(QSYS_RED_PROFILE_WM_RED_LOW, x)
#define QSYS_RED_PROFILE_WM_RED_LOW_GET(x)\
	FIELD_GET(QSYS_RED_PROFILE_WM_RED_LOW, x)

#define QSYS_RED_PROFILE_WM_RED_HIGH             GENMASK(7, 0)
#define QSYS_RED_PROFILE_WM_RED_HIGH_SET(x)\
	FIELD_PREP(QSYS_RED_PROFILE_WM_RED_HIGH, x)
#define QSYS_RED_PROFILE_WM_RED_HIGH_GET(x)\
	FIELD_GET(QSYS_RED_PROFILE_WM_RED_HIGH, x)

/*      QSYS:RES_QOS_ADV:RES_QOS_MODE */
#define QSYS_RES_QOS_MODE         __REG(TARGET_QSYS, 0, 1, 28264, 0, 1, 68, 64, 0, 1, 4)

#define QSYS_RES_QOS_MODE_RES_QOS_RSRVD          GENMASK(7, 0)
#define QSYS_RES_QOS_MODE_RES_QOS_RSRVD_SET(x)\
	FIELD_PREP(QSYS_RES_QOS_MODE_RES_QOS_RSRVD, x)
#define QSYS_RES_QOS_MODE_RES_QOS_RSRVD_GET(x)\
	FIELD_GET(QSYS_RES_QOS_MODE_RES_QOS_RSRVD, x)

/*      QSYS:RES_CTRL:RES_CFG */
#define QSYS_RES_CFG(g)           __REG(TARGET_QSYS, 0, 1, 32768, g, 1024, 8, 0, 0, 1, 4)

#define QSYS_RES_CFG_WM_HIGH                     GENMASK(8, 0)
#define QSYS_RES_CFG_WM_HIGH_SET(x)\
	FIELD_PREP(QSYS_RES_CFG_WM_HIGH, x)
#define QSYS_RES_CFG_WM_HIGH_GET(x)\
	FIELD_GET(QSYS_RES_CFG_WM_HIGH, x)

/*      QSYS:RES_CTRL:RES_STAT */
#define QSYS_RES_STAT(g)          __REG(TARGET_QSYS, 0, 1, 32768, g, 1024, 8, 4, 0, 1, 4)

#define QSYS_RES_STAT_INUSE                      GENMASK(23, 12)
#define QSYS_RES_STAT_INUSE_SET(x)\
	FIELD_PREP(QSYS_RES_STAT_INUSE, x)
#define QSYS_RES_STAT_INUSE_GET(x)\
	FIELD_GET(QSYS_RES_STAT_INUSE, x)

#define QSYS_RES_STAT_MAXUSE                     GENMASK(11, 0)
#define QSYS_RES_STAT_MAXUSE_SET(x)\
	FIELD_PREP(QSYS_RES_STAT_MAXUSE, x)
#define QSYS_RES_STAT_MAXUSE_GET(x)\
	FIELD_GET(QSYS_RES_STAT_MAXUSE, x)

/*      QSYS:DROP_CFG:EGR_DROP_MODE */
#define QSYS_EGR_DROP_MODE        __REG(TARGET_QSYS, 0, 1, 28332, 0, 1, 8, 0, 0, 1, 4)

#define QSYS_EGR_DROP_MODE_EGRESS_DROP_MODE      GENMASK(8, 0)
#define QSYS_EGR_DROP_MODE_EGRESS_DROP_MODE_SET(x)\
	FIELD_PREP(QSYS_EGR_DROP_MODE_EGRESS_DROP_MODE, x)
#define QSYS_EGR_DROP_MODE_EGRESS_DROP_MODE_GET(x)\
	FIELD_GET(QSYS_EGR_DROP_MODE_EGRESS_DROP_MODE, x)

/*      QSYS:DROP_CFG:MISC_DROP_CFG */
#define QSYS_MISC_DROP_CFG        __REG(TARGET_QSYS, 0, 1, 28332, 0, 1, 8, 4, 0, 1, 4)

#define QSYS_MISC_DROP_CFG_FRER_ENA              BIT(0)
#define QSYS_MISC_DROP_CFG_FRER_ENA_SET(x)\
	FIELD_PREP(QSYS_MISC_DROP_CFG_FRER_ENA, x)
#define QSYS_MISC_DROP_CFG_FRER_ENA_GET(x)\
	FIELD_GET(QSYS_MISC_DROP_CFG_FRER_ENA, x)

/*      QSYS:Q_MAX_SDU:QMAXSDU_CFG_0 */
#define QSYS_QMAXSDU_CFG_0(r)     __REG(TARGET_QSYS, 0, 1, 28348, 0, 1, 288, 0, r, 9, 4)

#define QSYS_QMAXSDU_CFG_0_QMAXSDU_0             GENMASK(15, 0)
#define QSYS_QMAXSDU_CFG_0_QMAXSDU_0_SET(x)\
	FIELD_PREP(QSYS_QMAXSDU_CFG_0_QMAXSDU_0, x)
#define QSYS_QMAXSDU_CFG_0_QMAXSDU_0_GET(x)\
	FIELD_GET(QSYS_QMAXSDU_CFG_0_QMAXSDU_0, x)

/*      QSYS:Q_MAX_SDU:QMAXSDU_CFG_1 */
#define QSYS_QMAXSDU_CFG_1(r)     __REG(TARGET_QSYS, 0, 1, 28348, 0, 1, 288, 36, r, 9, 4)

#define QSYS_QMAXSDU_CFG_1_QMAXSDU_1             GENMASK(15, 0)
#define QSYS_QMAXSDU_CFG_1_QMAXSDU_1_SET(x)\
	FIELD_PREP(QSYS_QMAXSDU_CFG_1_QMAXSDU_1, x)
#define QSYS_QMAXSDU_CFG_1_QMAXSDU_1_GET(x)\
	FIELD_GET(QSYS_QMAXSDU_CFG_1_QMAXSDU_1, x)

/*      QSYS:Q_MAX_SDU:QMAXSDU_CFG_2 */
#define QSYS_QMAXSDU_CFG_2(r)     __REG(TARGET_QSYS, 0, 1, 28348, 0, 1, 288, 72, r, 9, 4)

#define QSYS_QMAXSDU_CFG_2_QMAXSDU_2             GENMASK(15, 0)
#define QSYS_QMAXSDU_CFG_2_QMAXSDU_2_SET(x)\
	FIELD_PREP(QSYS_QMAXSDU_CFG_2_QMAXSDU_2, x)
#define QSYS_QMAXSDU_CFG_2_QMAXSDU_2_GET(x)\
	FIELD_GET(QSYS_QMAXSDU_CFG_2_QMAXSDU_2, x)

/*      QSYS:Q_MAX_SDU:QMAXSDU_CFG_3 */
#define QSYS_QMAXSDU_CFG_3(r)     __REG(TARGET_QSYS, 0, 1, 28348, 0, 1, 288, 108, r, 9, 4)

#define QSYS_QMAXSDU_CFG_3_QMAXSDU_3             GENMASK(15, 0)
#define QSYS_QMAXSDU_CFG_3_QMAXSDU_3_SET(x)\
	FIELD_PREP(QSYS_QMAXSDU_CFG_3_QMAXSDU_3, x)
#define QSYS_QMAXSDU_CFG_3_QMAXSDU_3_GET(x)\
	FIELD_GET(QSYS_QMAXSDU_CFG_3_QMAXSDU_3, x)

/*      QSYS:Q_MAX_SDU:QMAXSDU_CFG_4 */
#define QSYS_QMAXSDU_CFG_4(r)     __REG(TARGET_QSYS, 0, 1, 28348, 0, 1, 288, 144, r, 9, 4)

#define QSYS_QMAXSDU_CFG_4_QMAXSDU_4             GENMASK(15, 0)
#define QSYS_QMAXSDU_CFG_4_QMAXSDU_4_SET(x)\
	FIELD_PREP(QSYS_QMAXSDU_CFG_4_QMAXSDU_4, x)
#define QSYS_QMAXSDU_CFG_4_QMAXSDU_4_GET(x)\
	FIELD_GET(QSYS_QMAXSDU_CFG_4_QMAXSDU_4, x)

/*      QSYS:Q_MAX_SDU:QMAXSDU_CFG_5 */
#define QSYS_QMAXSDU_CFG_5(r)     __REG(TARGET_QSYS, 0, 1, 28348, 0, 1, 288, 180, r, 9, 4)

#define QSYS_QMAXSDU_CFG_5_QMAXSDU_5             GENMASK(15, 0)
#define QSYS_QMAXSDU_CFG_5_QMAXSDU_5_SET(x)\
	FIELD_PREP(QSYS_QMAXSDU_CFG_5_QMAXSDU_5, x)
#define QSYS_QMAXSDU_CFG_5_QMAXSDU_5_GET(x)\
	FIELD_GET(QSYS_QMAXSDU_CFG_5_QMAXSDU_5, x)

/*      QSYS:Q_MAX_SDU:QMAXSDU_CFG_6 */
#define QSYS_QMAXSDU_CFG_6(r)     __REG(TARGET_QSYS, 0, 1, 28348, 0, 1, 288, 216, r, 9, 4)

#define QSYS_QMAXSDU_CFG_6_QMAXSDU_6             GENMASK(15, 0)
#define QSYS_QMAXSDU_CFG_6_QMAXSDU_6_SET(x)\
	FIELD_PREP(QSYS_QMAXSDU_CFG_6_QMAXSDU_6, x)
#define QSYS_QMAXSDU_CFG_6_QMAXSDU_6_GET(x)\
	FIELD_GET(QSYS_QMAXSDU_CFG_6_QMAXSDU_6, x)

/*      QSYS:Q_MAX_SDU:QMAXSDU_CFG_7 */
#define QSYS_QMAXSDU_CFG_7(r)     __REG(TARGET_QSYS, 0, 1, 28348, 0, 1, 288, 252, r, 9, 4)

#define QSYS_QMAXSDU_CFG_7_QMAXSDU_7             GENMASK(15, 0)
#define QSYS_QMAXSDU_CFG_7_QMAXSDU_7_SET(x)\
	FIELD_PREP(QSYS_QMAXSDU_CFG_7_QMAXSDU_7, x)
#define QSYS_QMAXSDU_CFG_7_QMAXSDU_7_GET(x)\
	FIELD_GET(QSYS_QMAXSDU_CFG_7_QMAXSDU_7, x)

/*      QSYS:PREEMPTION:PREEMPTION_CFG */
#define QSYS_PREEMPT_CFG(r)       __REG(TARGET_QSYS, 0, 1, 28636, 0, 1, 32, 0, r, 8, 4)

#define QSYS_PREEMPT_CFG_STRICT_IPG              GENMASK(13, 12)
#define QSYS_PREEMPT_CFG_STRICT_IPG_SET(x)\
	FIELD_PREP(QSYS_PREEMPT_CFG_STRICT_IPG, x)
#define QSYS_PREEMPT_CFG_STRICT_IPG_GET(x)\
	FIELD_GET(QSYS_PREEMPT_CFG_STRICT_IPG, x)

#define QSYS_PREEMPT_CFG_P_QUEUES                GENMASK(7, 0)
#define QSYS_PREEMPT_CFG_P_QUEUES_SET(x)\
	FIELD_PREP(QSYS_PREEMPT_CFG_P_QUEUES, x)
#define QSYS_PREEMPT_CFG_P_QUEUES_GET(x)\
	FIELD_GET(QSYS_PREEMPT_CFG_P_QUEUES, x)

/*      QSYS:HSCH:CIR_CFG */
#define QSYS_CIR_CFG(g)           __REG(TARGET_QSYS, 0, 1, 16384, g, 90, 128, 0, 0, 1, 4)

#define QSYS_CIR_CFG_CIR_RATE                    GENMASK(20, 6)
#define QSYS_CIR_CFG_CIR_RATE_SET(x)\
	FIELD_PREP(QSYS_CIR_CFG_CIR_RATE, x)
#define QSYS_CIR_CFG_CIR_RATE_GET(x)\
	FIELD_GET(QSYS_CIR_CFG_CIR_RATE, x)

#define QSYS_CIR_CFG_CIR_BURST                   GENMASK(5, 0)
#define QSYS_CIR_CFG_CIR_BURST_SET(x)\
	FIELD_PREP(QSYS_CIR_CFG_CIR_BURST, x)
#define QSYS_CIR_CFG_CIR_BURST_GET(x)\
	FIELD_GET(QSYS_CIR_CFG_CIR_BURST, x)

/*      QSYS:HSCH:EIR_CFG */
#define QSYS_EIR_CFG(g)           __REG(TARGET_QSYS, 0, 1, 16384, g, 90, 128, 4, 0, 1, 4)

#define QSYS_EIR_CFG_EIR_RATE                    GENMASK(21, 7)
#define QSYS_EIR_CFG_EIR_RATE_SET(x)\
	FIELD_PREP(QSYS_EIR_CFG_EIR_RATE, x)
#define QSYS_EIR_CFG_EIR_RATE_GET(x)\
	FIELD_GET(QSYS_EIR_CFG_EIR_RATE, x)

#define QSYS_EIR_CFG_EIR_BURST                   GENMASK(6, 1)
#define QSYS_EIR_CFG_EIR_BURST_SET(x)\
	FIELD_PREP(QSYS_EIR_CFG_EIR_BURST, x)
#define QSYS_EIR_CFG_EIR_BURST_GET(x)\
	FIELD_GET(QSYS_EIR_CFG_EIR_BURST, x)

#define QSYS_EIR_CFG_EIR_MARK_ENA                BIT(0)
#define QSYS_EIR_CFG_EIR_MARK_ENA_SET(x)\
	FIELD_PREP(QSYS_EIR_CFG_EIR_MARK_ENA, x)
#define QSYS_EIR_CFG_EIR_MARK_ENA_GET(x)\
	FIELD_GET(QSYS_EIR_CFG_EIR_MARK_ENA, x)

/*      QSYS:HSCH:SE_CFG */
#define QSYS_SE_CFG(g)            __REG(TARGET_QSYS, 0, 1, 16384, g, 90, 128, 8, 0, 1, 4)

#define QSYS_SE_CFG_SE_DWRR_CNT                  GENMASK(9, 6)
#define QSYS_SE_CFG_SE_DWRR_CNT_SET(x)\
	FIELD_PREP(QSYS_SE_CFG_SE_DWRR_CNT, x)
#define QSYS_SE_CFG_SE_DWRR_CNT_GET(x)\
	FIELD_GET(QSYS_SE_CFG_SE_DWRR_CNT, x)

#define QSYS_SE_CFG_SE_RR_ENA                    BIT(5)
#define QSYS_SE_CFG_SE_RR_ENA_SET(x)\
	FIELD_PREP(QSYS_SE_CFG_SE_RR_ENA, x)
#define QSYS_SE_CFG_SE_RR_ENA_GET(x)\
	FIELD_GET(QSYS_SE_CFG_SE_RR_ENA, x)

#define QSYS_SE_CFG_SE_AVB_ENA                   BIT(4)
#define QSYS_SE_CFG_SE_AVB_ENA_SET(x)\
	FIELD_PREP(QSYS_SE_CFG_SE_AVB_ENA, x)
#define QSYS_SE_CFG_SE_AVB_ENA_GET(x)\
	FIELD_GET(QSYS_SE_CFG_SE_AVB_ENA, x)

#define QSYS_SE_CFG_SE_FRM_MODE                  GENMASK(3, 2)
#define QSYS_SE_CFG_SE_FRM_MODE_SET(x)\
	FIELD_PREP(QSYS_SE_CFG_SE_FRM_MODE, x)
#define QSYS_SE_CFG_SE_FRM_MODE_GET(x)\
	FIELD_GET(QSYS_SE_CFG_SE_FRM_MODE, x)

#define QSYS_SE_CFG_SE_EXC_ENA                   BIT(1)
#define QSYS_SE_CFG_SE_EXC_ENA_SET(x)\
	FIELD_PREP(QSYS_SE_CFG_SE_EXC_ENA, x)
#define QSYS_SE_CFG_SE_EXC_ENA_GET(x)\
	FIELD_GET(QSYS_SE_CFG_SE_EXC_ENA, x)

#define QSYS_SE_CFG_SE_EXC_FWD                   BIT(0)
#define QSYS_SE_CFG_SE_EXC_FWD_SET(x)\
	FIELD_PREP(QSYS_SE_CFG_SE_EXC_FWD, x)
#define QSYS_SE_CFG_SE_EXC_FWD_GET(x)\
	FIELD_GET(QSYS_SE_CFG_SE_EXC_FWD, x)

/*      QSYS:HSCH:SE_DWRR_CFG */
#define QSYS_SE_DWRR_CFG(g, r)    __REG(TARGET_QSYS, 0, 1, 16384, g, 90, 128, 12, r, 12, 4)

#define QSYS_SE_DWRR_CFG_DWRR_COST               GENMASK(4, 0)
#define QSYS_SE_DWRR_CFG_DWRR_COST_SET(x)\
	FIELD_PREP(QSYS_SE_DWRR_CFG_DWRR_COST, x)
#define QSYS_SE_DWRR_CFG_DWRR_COST_GET(x)\
	FIELD_GET(QSYS_SE_DWRR_CFG_DWRR_COST, x)

/*      QSYS:HSCH:SE_CONNECT */
#define QSYS_SE_CONNECT(g)        __REG(TARGET_QSYS, 0, 1, 16384, g, 90, 128, 60, 0, 1, 4)

#define QSYS_SE_CONNECT_SE_OUTP_IDX              GENMASK(24, 17)
#define QSYS_SE_CONNECT_SE_OUTP_IDX_SET(x)\
	FIELD_PREP(QSYS_SE_CONNECT_SE_OUTP_IDX, x)
#define QSYS_SE_CONNECT_SE_OUTP_IDX_GET(x)\
	FIELD_GET(QSYS_SE_CONNECT_SE_OUTP_IDX, x)

#define QSYS_SE_CONNECT_SE_INP_IDX               GENMASK(16, 9)
#define QSYS_SE_CONNECT_SE_INP_IDX_SET(x)\
	FIELD_PREP(QSYS_SE_CONNECT_SE_INP_IDX, x)
#define QSYS_SE_CONNECT_SE_INP_IDX_GET(x)\
	FIELD_GET(QSYS_SE_CONNECT_SE_INP_IDX, x)

#define QSYS_SE_CONNECT_SE_OUTP_CON              GENMASK(8, 5)
#define QSYS_SE_CONNECT_SE_OUTP_CON_SET(x)\
	FIELD_PREP(QSYS_SE_CONNECT_SE_OUTP_CON, x)
#define QSYS_SE_CONNECT_SE_OUTP_CON_GET(x)\
	FIELD_GET(QSYS_SE_CONNECT_SE_OUTP_CON, x)

#define QSYS_SE_CONNECT_SE_INP_CNT               GENMASK(4, 1)
#define QSYS_SE_CONNECT_SE_INP_CNT_SET(x)\
	FIELD_PREP(QSYS_SE_CONNECT_SE_INP_CNT, x)
#define QSYS_SE_CONNECT_SE_INP_CNT_GET(x)\
	FIELD_GET(QSYS_SE_CONNECT_SE_INP_CNT, x)

#define QSYS_SE_CONNECT_SE_TERMINAL              BIT(0)
#define QSYS_SE_CONNECT_SE_TERMINAL_SET(x)\
	FIELD_PREP(QSYS_SE_CONNECT_SE_TERMINAL, x)
#define QSYS_SE_CONNECT_SE_TERMINAL_GET(x)\
	FIELD_GET(QSYS_SE_CONNECT_SE_TERMINAL, x)

/*      QSYS:HSCH:SE_DLB_SENSE */
#define QSYS_SE_DLB_SENSE(g)      __REG(TARGET_QSYS, 0, 1, 16384, g, 90, 128, 64, 0, 1, 4)

#define QSYS_SE_DLB_SENSE_SE_DLB_PRIO            GENMASK(13, 11)
#define QSYS_SE_DLB_SENSE_SE_DLB_PRIO_SET(x)\
	FIELD_PREP(QSYS_SE_DLB_SENSE_SE_DLB_PRIO, x)
#define QSYS_SE_DLB_SENSE_SE_DLB_PRIO_GET(x)\
	FIELD_GET(QSYS_SE_DLB_SENSE_SE_DLB_PRIO, x)

#define QSYS_SE_DLB_SENSE_SE_DLB_SPORT           GENMASK(10, 7)
#define QSYS_SE_DLB_SENSE_SE_DLB_SPORT_SET(x)\
	FIELD_PREP(QSYS_SE_DLB_SENSE_SE_DLB_SPORT, x)
#define QSYS_SE_DLB_SENSE_SE_DLB_SPORT_GET(x)\
	FIELD_GET(QSYS_SE_DLB_SENSE_SE_DLB_SPORT, x)

#define QSYS_SE_DLB_SENSE_SE_DLB_DPORT           GENMASK(6, 3)
#define QSYS_SE_DLB_SENSE_SE_DLB_DPORT_SET(x)\
	FIELD_PREP(QSYS_SE_DLB_SENSE_SE_DLB_DPORT, x)
#define QSYS_SE_DLB_SENSE_SE_DLB_DPORT_GET(x)\
	FIELD_GET(QSYS_SE_DLB_SENSE_SE_DLB_DPORT, x)

#define QSYS_SE_DLB_SENSE_SE_DLB_PRIO_ENA        BIT(2)
#define QSYS_SE_DLB_SENSE_SE_DLB_PRIO_ENA_SET(x)\
	FIELD_PREP(QSYS_SE_DLB_SENSE_SE_DLB_PRIO_ENA, x)
#define QSYS_SE_DLB_SENSE_SE_DLB_PRIO_ENA_GET(x)\
	FIELD_GET(QSYS_SE_DLB_SENSE_SE_DLB_PRIO_ENA, x)

#define QSYS_SE_DLB_SENSE_SE_DLB_SPORT_ENA       BIT(1)
#define QSYS_SE_DLB_SENSE_SE_DLB_SPORT_ENA_SET(x)\
	FIELD_PREP(QSYS_SE_DLB_SENSE_SE_DLB_SPORT_ENA, x)
#define QSYS_SE_DLB_SENSE_SE_DLB_SPORT_ENA_GET(x)\
	FIELD_GET(QSYS_SE_DLB_SENSE_SE_DLB_SPORT_ENA, x)

#define QSYS_SE_DLB_SENSE_SE_DLB_DPORT_ENA       BIT(0)
#define QSYS_SE_DLB_SENSE_SE_DLB_DPORT_ENA_SET(x)\
	FIELD_PREP(QSYS_SE_DLB_SENSE_SE_DLB_DPORT_ENA, x)
#define QSYS_SE_DLB_SENSE_SE_DLB_DPORT_ENA_GET(x)\
	FIELD_GET(QSYS_SE_DLB_SENSE_SE_DLB_DPORT_ENA, x)

/*      QSYS:HSCH:CIR_STATE */
#define QSYS_CIR_STATE(g)         __REG(TARGET_QSYS, 0, 1, 16384, g, 90, 128, 68, 0, 1, 4)

#define QSYS_CIR_STATE_CIR_LVL                   GENMASK(25, 4)
#define QSYS_CIR_STATE_CIR_LVL_SET(x)\
	FIELD_PREP(QSYS_CIR_STATE_CIR_LVL, x)
#define QSYS_CIR_STATE_CIR_LVL_GET(x)\
	FIELD_GET(QSYS_CIR_STATE_CIR_LVL, x)

#define QSYS_CIR_STATE_SHP_TIME                  GENMASK(3, 0)
#define QSYS_CIR_STATE_SHP_TIME_SET(x)\
	FIELD_PREP(QSYS_CIR_STATE_SHP_TIME, x)
#define QSYS_CIR_STATE_SHP_TIME_GET(x)\
	FIELD_GET(QSYS_CIR_STATE_SHP_TIME, x)

/*      QSYS:HSCH:EIR_STATE */
#define QSYS_EIR_STATE(g)         __REG(TARGET_QSYS, 0, 1, 16384, g, 90, 128, 72, 0, 1, 4)

#define QSYS_EIR_STATE_EIR_LVL                   GENMASK(21, 0)
#define QSYS_EIR_STATE_EIR_LVL_SET(x)\
	FIELD_PREP(QSYS_EIR_STATE_EIR_LVL, x)
#define QSYS_EIR_STATE_EIR_LVL_GET(x)\
	FIELD_GET(QSYS_EIR_STATE_EIR_LVL, x)

/*      QSYS:HSCH:SE_STATE */
#define QSYS_SE_STATE(g)          __REG(TARGET_QSYS, 0, 1, 16384, g, 90, 128, 76, 0, 1, 4)

#define QSYS_SE_STATE_SE_OUTP_LVL                GENMASK(2, 1)
#define QSYS_SE_STATE_SE_OUTP_LVL_SET(x)\
	FIELD_PREP(QSYS_SE_STATE_SE_OUTP_LVL, x)
#define QSYS_SE_STATE_SE_OUTP_LVL_GET(x)\
	FIELD_GET(QSYS_SE_STATE_SE_OUTP_LVL, x)

#define QSYS_SE_STATE_SE_WAS_YEL                 BIT(0)
#define QSYS_SE_STATE_SE_WAS_YEL_SET(x)\
	FIELD_PREP(QSYS_SE_STATE_SE_WAS_YEL, x)
#define QSYS_SE_STATE_SE_WAS_YEL_GET(x)\
	FIELD_GET(QSYS_SE_STATE_SE_WAS_YEL, x)

/*      QSYS:HSCH_MISC:HSCH_MISC_CFG */
#define QSYS_HSCH_MISC_CFG        __REG(TARGET_QSYS, 0, 1, 28668, 0, 1, 4, 0, 0, 1, 4)

#define QSYS_HSCH_MISC_CFG_SE_CONNECT_VLD        BIT(7)
#define QSYS_HSCH_MISC_CFG_SE_CONNECT_VLD_SET(x)\
	FIELD_PREP(QSYS_HSCH_MISC_CFG_SE_CONNECT_VLD, x)
#define QSYS_HSCH_MISC_CFG_SE_CONNECT_VLD_GET(x)\
	FIELD_GET(QSYS_HSCH_MISC_CFG_SE_CONNECT_VLD, x)

#define QSYS_HSCH_MISC_CFG_FRM_ADJ               GENMASK(6, 2)
#define QSYS_HSCH_MISC_CFG_FRM_ADJ_SET(x)\
	FIELD_PREP(QSYS_HSCH_MISC_CFG_FRM_ADJ, x)
#define QSYS_HSCH_MISC_CFG_FRM_ADJ_GET(x)\
	FIELD_GET(QSYS_HSCH_MISC_CFG_FRM_ADJ, x)

#define QSYS_HSCH_MISC_CFG_LEAK_DIS              BIT(1)
#define QSYS_HSCH_MISC_CFG_LEAK_DIS_SET(x)\
	FIELD_PREP(QSYS_HSCH_MISC_CFG_LEAK_DIS, x)
#define QSYS_HSCH_MISC_CFG_LEAK_DIS_GET(x)\
	FIELD_GET(QSYS_HSCH_MISC_CFG_LEAK_DIS, x)

#define QSYS_HSCH_MISC_CFG_PFC_BYP_UPD           BIT(0)
#define QSYS_HSCH_MISC_CFG_PFC_BYP_UPD_SET(x)\
	FIELD_PREP(QSYS_HSCH_MISC_CFG_PFC_BYP_UPD, x)
#define QSYS_HSCH_MISC_CFG_PFC_BYP_UPD_GET(x)\
	FIELD_GET(QSYS_HSCH_MISC_CFG_PFC_BYP_UPD, x)

/*      QSYS:TAS_CONFIG:TAS_CFG_CTRL */
#define QSYS_TAS_CFG_CTRL         __REG(TARGET_QSYS, 0, 1, 57372, 0, 1, 12, 0, 0, 1, 4)

#define QSYS_TAS_CFG_CTRL_LIST_NUM_MAX           GENMASK(27, 23)
#define QSYS_TAS_CFG_CTRL_LIST_NUM_MAX_SET(x)\
	FIELD_PREP(QSYS_TAS_CFG_CTRL_LIST_NUM_MAX, x)
#define QSYS_TAS_CFG_CTRL_LIST_NUM_MAX_GET(x)\
	FIELD_GET(QSYS_TAS_CFG_CTRL_LIST_NUM_MAX, x)

#define QSYS_TAS_CFG_CTRL_LIST_NUM               GENMASK(22, 18)
#define QSYS_TAS_CFG_CTRL_LIST_NUM_SET(x)\
	FIELD_PREP(QSYS_TAS_CFG_CTRL_LIST_NUM, x)
#define QSYS_TAS_CFG_CTRL_LIST_NUM_GET(x)\
	FIELD_GET(QSYS_TAS_CFG_CTRL_LIST_NUM, x)

#define QSYS_TAS_CFG_CTRL_ALWAYS_GB_SCH_Q        BIT(17)
#define QSYS_TAS_CFG_CTRL_ALWAYS_GB_SCH_Q_SET(x)\
	FIELD_PREP(QSYS_TAS_CFG_CTRL_ALWAYS_GB_SCH_Q, x)
#define QSYS_TAS_CFG_CTRL_ALWAYS_GB_SCH_Q_GET(x)\
	FIELD_GET(QSYS_TAS_CFG_CTRL_ALWAYS_GB_SCH_Q, x)

#define QSYS_TAS_CFG_CTRL_GCL_ENTRY_NUM          GENMASK(16, 5)
#define QSYS_TAS_CFG_CTRL_GCL_ENTRY_NUM_SET(x)\
	FIELD_PREP(QSYS_TAS_CFG_CTRL_GCL_ENTRY_NUM, x)
#define QSYS_TAS_CFG_CTRL_GCL_ENTRY_NUM_GET(x)\
	FIELD_GET(QSYS_TAS_CFG_CTRL_GCL_ENTRY_NUM, x)

#define QSYS_TAS_CFG_CTRL_MINIMUM_GB_VAL         GENMASK(4, 0)
#define QSYS_TAS_CFG_CTRL_MINIMUM_GB_VAL_SET(x)\
	FIELD_PREP(QSYS_TAS_CFG_CTRL_MINIMUM_GB_VAL, x)
#define QSYS_TAS_CFG_CTRL_MINIMUM_GB_VAL_GET(x)\
	FIELD_GET(QSYS_TAS_CFG_CTRL_MINIMUM_GB_VAL, x)

/*      QSYS:TAS_CONFIG:TAS_GATE_STATE_CTRL */
#define QSYS_TAS_GS_CTRL          __REG(TARGET_QSYS, 0, 1, 57372, 0, 1, 12, 4, 0, 1, 4)

#define QSYS_TAS_GS_CTRL_HSCH_POS                GENMASK(2, 0)
#define QSYS_TAS_GS_CTRL_HSCH_POS_SET(x)\
	FIELD_PREP(QSYS_TAS_GS_CTRL_HSCH_POS, x)
#define QSYS_TAS_GS_CTRL_HSCH_POS_GET(x)\
	FIELD_GET(QSYS_TAS_GS_CTRL_HSCH_POS, x)

/*      QSYS:TAS_CONFIG:TAS_STATEMACHINE_CFG */
#define QSYS_TAS_STM_CFG          __REG(TARGET_QSYS, 0, 1, 57372, 0, 1, 12, 8, 0, 1, 4)

#define QSYS_TAS_STM_CFG_REVISIT_DLY             GENMASK(7, 0)
#define QSYS_TAS_STM_CFG_REVISIT_DLY_SET(x)\
	FIELD_PREP(QSYS_TAS_STM_CFG_REVISIT_DLY, x)
#define QSYS_TAS_STM_CFG_REVISIT_DLY_GET(x)\
	FIELD_GET(QSYS_TAS_STM_CFG_REVISIT_DLY, x)

/*      QSYS:TAS_PROFILE_CFG:TAS_QMAXSDU_CFG */
#define QSYS_TAS_QMAXSDU_CFG(g, r) __REG(TARGET_QSYS, 0, 1, 30720, g, 16, 64, 0, r, 8, 4)

#define QSYS_TAS_QMAXSDU_CFG_QMAXSDU_VAL         GENMASK(7, 0)
#define QSYS_TAS_QMAXSDU_CFG_QMAXSDU_VAL_SET(x)\
	FIELD_PREP(QSYS_TAS_QMAXSDU_CFG_QMAXSDU_VAL, x)
#define QSYS_TAS_QMAXSDU_CFG_QMAXSDU_VAL_GET(x)\
	FIELD_GET(QSYS_TAS_QMAXSDU_CFG_QMAXSDU_VAL, x)

/*      QSYS:TAS_PROFILE_CFG:TAS_PROFILE_CONFIG */
#define QSYS_TAS_PROFILE_CFG(g)   __REG(TARGET_QSYS, 0, 1, 30720, g, 16, 64, 32, 0, 1, 4)

#define QSYS_TAS_PROFILE_CFG_PORT_NUM            GENMASK(21, 19)
#define QSYS_TAS_PROFILE_CFG_PORT_NUM_SET(x)\
	FIELD_PREP(QSYS_TAS_PROFILE_CFG_PORT_NUM, x)
#define QSYS_TAS_PROFILE_CFG_PORT_NUM_GET(x)\
	FIELD_GET(QSYS_TAS_PROFILE_CFG_PORT_NUM, x)

#define QSYS_TAS_PROFILE_CFG_LINK_SPEED          GENMASK(18, 16)
#define QSYS_TAS_PROFILE_CFG_LINK_SPEED_SET(x)\
	FIELD_PREP(QSYS_TAS_PROFILE_CFG_LINK_SPEED, x)
#define QSYS_TAS_PROFILE_CFG_LINK_SPEED_GET(x)\
	FIELD_GET(QSYS_TAS_PROFILE_CFG_LINK_SPEED, x)

#define QSYS_TAS_PROFILE_CFG_SCH_QUEUES          GENMASK(15, 8)
#define QSYS_TAS_PROFILE_CFG_SCH_QUEUES_SET(x)\
	FIELD_PREP(QSYS_TAS_PROFILE_CFG_SCH_QUEUES, x)
#define QSYS_TAS_PROFILE_CFG_SCH_QUEUES_GET(x)\
	FIELD_GET(QSYS_TAS_PROFILE_CFG_SCH_QUEUES, x)

#define QSYS_TAS_PROFILE_CFG_HOLDADVANCE         GENMASK(7, 0)
#define QSYS_TAS_PROFILE_CFG_HOLDADVANCE_SET(x)\
	FIELD_PREP(QSYS_TAS_PROFILE_CFG_HOLDADVANCE, x)
#define QSYS_TAS_PROFILE_CFG_HOLDADVANCE_GET(x)\
	FIELD_GET(QSYS_TAS_PROFILE_CFG_HOLDADVANCE, x)

/*      QSYS:TAS_LIST_CFG:TAS_BASE_TIME_NSEC */
#define QSYS_TAS_BT_NSEC          __REG(TARGET_QSYS, 0, 1, 27904, 0, 1, 64, 0, 0, 1, 4)

#define QSYS_TAS_BT_NSEC_NSEC                    GENMASK(29, 0)
#define QSYS_TAS_BT_NSEC_NSEC_SET(x)\
	FIELD_PREP(QSYS_TAS_BT_NSEC_NSEC, x)
#define QSYS_TAS_BT_NSEC_NSEC_GET(x)\
	FIELD_GET(QSYS_TAS_BT_NSEC_NSEC, x)

/*      QSYS:TAS_LIST_CFG:TAS_BASE_TIME_SEC_LSB */
#define QSYS_TAS_BT_SEC_LSB       __REG(TARGET_QSYS, 0, 1, 27904, 0, 1, 64, 4, 0, 1, 4)

/*      QSYS:TAS_LIST_CFG:TAS_BASE_TIME_SEC_MSB */
#define QSYS_TAS_BT_SEC_MSB       __REG(TARGET_QSYS, 0, 1, 27904, 0, 1, 64, 8, 0, 1, 4)

#define QSYS_TAS_BT_SEC_MSB_SEC_MSB              GENMASK(15, 0)
#define QSYS_TAS_BT_SEC_MSB_SEC_MSB_SET(x)\
	FIELD_PREP(QSYS_TAS_BT_SEC_MSB_SEC_MSB, x)
#define QSYS_TAS_BT_SEC_MSB_SEC_MSB_GET(x)\
	FIELD_GET(QSYS_TAS_BT_SEC_MSB_SEC_MSB, x)

/*      QSYS:TAS_LIST_CFG:TAS_NEXT_OPER_TIME_NSEC */
#define QSYS_TAS_NTM_NSEC         __REG(TARGET_QSYS, 0, 1, 27904, 0, 1, 64, 12, 0, 1, 4)

#define QSYS_TAS_NTM_NSEC_NSEC                   GENMASK(29, 0)
#define QSYS_TAS_NTM_NSEC_NSEC_SET(x)\
	FIELD_PREP(QSYS_TAS_NTM_NSEC_NSEC, x)
#define QSYS_TAS_NTM_NSEC_NSEC_GET(x)\
	FIELD_GET(QSYS_TAS_NTM_NSEC_NSEC, x)

/*      QSYS:TAS_LIST_CFG:TAS_NEXT_OPER_TIME_SEC_LSB */
#define QSYS_TAS_NTM_SEC_LSB      __REG(TARGET_QSYS, 0, 1, 27904, 0, 1, 64, 16, 0, 1, 4)

/*      QSYS:TAS_LIST_CFG:TAS_NEXT_OPER_TIME_SEC_MSB */
#define QSYS_TAS_NTM_SEC_MSB      __REG(TARGET_QSYS, 0, 1, 27904, 0, 1, 64, 20, 0, 1, 4)

#define QSYS_TAS_NTM_SEC_MSB_SEC_MSB             GENMASK(15, 0)
#define QSYS_TAS_NTM_SEC_MSB_SEC_MSB_SET(x)\
	FIELD_PREP(QSYS_TAS_NTM_SEC_MSB_SEC_MSB, x)
#define QSYS_TAS_NTM_SEC_MSB_SEC_MSB_GET(x)\
	FIELD_GET(QSYS_TAS_NTM_SEC_MSB_SEC_MSB, x)

/*      QSYS:TAS_LIST_CFG:TAS_CYCLE_TIME_CFG */
#define QSYS_TAS_CT_CFG           __REG(TARGET_QSYS, 0, 1, 27904, 0, 1, 64, 24, 0, 1, 4)

/*      QSYS:TAS_LIST_CFG:TAS_STARTUP_CFG */
#define QSYS_TAS_STARTUP_CFG      __REG(TARGET_QSYS, 0, 1, 27904, 0, 1, 64, 28, 0, 1, 4)

#define QSYS_TAS_STARTUP_CFG_OBSOLETE_IDX        GENMASK(27, 23)
#define QSYS_TAS_STARTUP_CFG_OBSOLETE_IDX_SET(x)\
	FIELD_PREP(QSYS_TAS_STARTUP_CFG_OBSOLETE_IDX, x)
#define QSYS_TAS_STARTUP_CFG_OBSOLETE_IDX_GET(x)\
	FIELD_GET(QSYS_TAS_STARTUP_CFG_OBSOLETE_IDX, x)

#define QSYS_TAS_STARTUP_CFG_STARTUP_ERROR       BIT(22)
#define QSYS_TAS_STARTUP_CFG_STARTUP_ERROR_SET(x)\
	FIELD_PREP(QSYS_TAS_STARTUP_CFG_STARTUP_ERROR, x)
#define QSYS_TAS_STARTUP_CFG_STARTUP_ERROR_GET(x)\
	FIELD_GET(QSYS_TAS_STARTUP_CFG_STARTUP_ERROR, x)

#define QSYS_TAS_STARTUP_CFG_STARTUP_TIME        GENMASK(21, 0)
#define QSYS_TAS_STARTUP_CFG_STARTUP_TIME_SET(x)\
	FIELD_PREP(QSYS_TAS_STARTUP_CFG_STARTUP_TIME, x)
#define QSYS_TAS_STARTUP_CFG_STARTUP_TIME_GET(x)\
	FIELD_GET(QSYS_TAS_STARTUP_CFG_STARTUP_TIME, x)

/*      QSYS:TAS_LIST_CFG:TAS_LIST_CFG */
#define QSYS_TAS_LIST_CFG         __REG(TARGET_QSYS, 0, 1, 27904, 0, 1, 64, 32, 0, 1, 4)

#define QSYS_TAS_LIST_CFG_LIST_BASE_ADDR         GENMASK(11, 0)
#define QSYS_TAS_LIST_CFG_LIST_BASE_ADDR_SET(x)\
	FIELD_PREP(QSYS_TAS_LIST_CFG_LIST_BASE_ADDR, x)
#define QSYS_TAS_LIST_CFG_LIST_BASE_ADDR_GET(x)\
	FIELD_GET(QSYS_TAS_LIST_CFG_LIST_BASE_ADDR, x)

/*      QSYS:TAS_LIST_CFG:TAS_LIST_STATE */
#define QSYS_TAS_LST              __REG(TARGET_QSYS, 0, 1, 27904, 0, 1, 64, 36, 0, 1, 4)

#define QSYS_TAS_LST_LIST_STATE                  GENMASK(2, 0)
#define QSYS_TAS_LST_LIST_STATE_SET(x)\
	FIELD_PREP(QSYS_TAS_LST_LIST_STATE, x)
#define QSYS_TAS_LST_LIST_STATE_GET(x)\
	FIELD_GET(QSYS_TAS_LST_LIST_STATE, x)

/*      QSYS:TAS_LIST_CFG:TAS_LIST_PTR_STATE */
#define QSYS_TAS_LIST_PTR_STATE   __REG(TARGET_QSYS, 0, 1, 27904, 0, 1, 64, 40, 0, 1, 4)

#define QSYS_TAS_LIST_PTR_STATE_CUR_PTR          GENMASK(11, 0)
#define QSYS_TAS_LIST_PTR_STATE_CUR_PTR_SET(x)\
	FIELD_PREP(QSYS_TAS_LIST_PTR_STATE_CUR_PTR, x)
#define QSYS_TAS_LIST_PTR_STATE_CUR_PTR_GET(x)\
	FIELD_GET(QSYS_TAS_LIST_PTR_STATE_CUR_PTR, x)

/*      QSYS:TAS_LIST_CFG:TAS_LIST_STATE_INT */
#define QSYS_TAS_LST_INT          __REG(TARGET_QSYS, 0, 1, 27904, 0, 1, 64, 44, 0, 1, 4)

/*      QSYS:TAS_GCL_CFG:TAS_GCL_CTRL_CFG */
#define QSYS_TAS_GCL_CT_CFG       __REG(TARGET_QSYS, 0, 1, 27968, 0, 1, 16, 0, 0, 1, 4)

#define QSYS_TAS_GCL_CT_CFG_HSCH_POS             GENMASK(12, 10)
#define QSYS_TAS_GCL_CT_CFG_HSCH_POS_SET(x)\
	FIELD_PREP(QSYS_TAS_GCL_CT_CFG_HSCH_POS, x)
#define QSYS_TAS_GCL_CT_CFG_HSCH_POS_GET(x)\
	FIELD_GET(QSYS_TAS_GCL_CT_CFG_HSCH_POS, x)

#define QSYS_TAS_GCL_CT_CFG_GATE_STATE           GENMASK(9, 2)
#define QSYS_TAS_GCL_CT_CFG_GATE_STATE_SET(x)\
	FIELD_PREP(QSYS_TAS_GCL_CT_CFG_GATE_STATE, x)
#define QSYS_TAS_GCL_CT_CFG_GATE_STATE_GET(x)\
	FIELD_GET(QSYS_TAS_GCL_CT_CFG_GATE_STATE, x)

#define QSYS_TAS_GCL_CT_CFG_OP_TYPE              GENMASK(1, 0)
#define QSYS_TAS_GCL_CT_CFG_OP_TYPE_SET(x)\
	FIELD_PREP(QSYS_TAS_GCL_CT_CFG_OP_TYPE, x)
#define QSYS_TAS_GCL_CT_CFG_OP_TYPE_GET(x)\
	FIELD_GET(QSYS_TAS_GCL_CT_CFG_OP_TYPE, x)

/*      QSYS:TAS_GCL_CFG:TAS_GCL_CTRL_CFG2 */
#define QSYS_TAS_GCL_CT_CFG2      __REG(TARGET_QSYS, 0, 1, 27968, 0, 1, 16, 4, 0, 1, 4)

#define QSYS_TAS_GCL_CT_CFG2_PORT_PROFILE        GENMASK(15, 12)
#define QSYS_TAS_GCL_CT_CFG2_PORT_PROFILE_SET(x)\
	FIELD_PREP(QSYS_TAS_GCL_CT_CFG2_PORT_PROFILE, x)
#define QSYS_TAS_GCL_CT_CFG2_PORT_PROFILE_GET(x)\
	FIELD_GET(QSYS_TAS_GCL_CT_CFG2_PORT_PROFILE, x)

#define QSYS_TAS_GCL_CT_CFG2_NEXT_GCL            GENMASK(11, 0)
#define QSYS_TAS_GCL_CT_CFG2_NEXT_GCL_SET(x)\
	FIELD_PREP(QSYS_TAS_GCL_CT_CFG2_NEXT_GCL, x)
#define QSYS_TAS_GCL_CT_CFG2_NEXT_GCL_GET(x)\
	FIELD_GET(QSYS_TAS_GCL_CT_CFG2_NEXT_GCL, x)

/*      QSYS:TAS_GCL_CFG:TAS_GCL_TIME_CFG */
#define QSYS_TAS_GCL_TM_CFG       __REG(TARGET_QSYS, 0, 1, 27968, 0, 1, 16, 8, 0, 1, 4)

/*      QSYS:HSCH_TAS_STATE:TAS_GATE_STATE */
#define QSYS_TAS_GATE_STATE       __REG(TARGET_QSYS, 0, 1, 28004, 0, 1, 4, 0, 0, 1, 4)

#define QSYS_TAS_GATE_STATE_TAS_GATE_STATE       GENMASK(7, 0)
#define QSYS_TAS_GATE_STATE_TAS_GATE_STATE_SET(x)\
	FIELD_PREP(QSYS_TAS_GATE_STATE_TAS_GATE_STATE, x)
#define QSYS_TAS_GATE_STATE_TAS_GATE_STATE_GET(x)\
	FIELD_GET(QSYS_TAS_GATE_STATE_TAS_GATE_STATE, x)

/*      QSYS:FRER_MAP:FRER_FIRST_MEMBER */
#define QSYS_FRER_FIRST(g)        __REG(TARGET_QSYS, 0, 1, 40960, g, 256, 32, 0, 0, 1, 4)

#define QSYS_FRER_FIRST_FRER_FIRST_MEMBER        GENMASK(8, 0)
#define QSYS_FRER_FIRST_FRER_FIRST_MEMBER_SET(x)\
	FIELD_PREP(QSYS_FRER_FIRST_FRER_FIRST_MEMBER, x)
#define QSYS_FRER_FIRST_FRER_FIRST_MEMBER_GET(x)\
	FIELD_GET(QSYS_FRER_FIRST_FRER_FIRST_MEMBER, x)

/*      QSYS:FRER_MAP:FRER_PORT */
#define QSYS_FRER_PORT(g, r)      __REG(TARGET_QSYS, 0, 1, 40960, g, 256, 32, 4, r, 4, 4)

#define QSYS_FRER_PORT_FRER_EGR_PORT             GENMASK(3, 0)
#define QSYS_FRER_PORT_FRER_EGR_PORT_SET(x)\
	FIELD_PREP(QSYS_FRER_PORT_FRER_EGR_PORT, x)
#define QSYS_FRER_PORT_FRER_EGR_PORT_GET(x)\
	FIELD_GET(QSYS_FRER_PORT_FRER_EGR_PORT, x)

/*      QSYS:FRER_CFG:FRER_CFG */
#define QSYS_FRER_CFG             __REG(TARGET_QSYS, 0, 1, 57384, 0, 1, 4, 0, 0, 1, 4)

#define QSYS_FRER_CFG_WATCHDOG_PRESCALER         GENMASK(24, 9)
#define QSYS_FRER_CFG_WATCHDOG_PRESCALER_SET(x)\
	FIELD_PREP(QSYS_FRER_CFG_WATCHDOG_PRESCALER, x)
#define QSYS_FRER_CFG_WATCHDOG_PRESCALER_GET(x)\
	FIELD_GET(QSYS_FRER_CFG_WATCHDOG_PRESCALER, x)

#define QSYS_FRER_CFG_ADDR                       GENMASK(8, 0)
#define QSYS_FRER_CFG_ADDR_SET(x)\
	FIELD_PREP(QSYS_FRER_CFG_ADDR, x)
#define QSYS_FRER_CFG_ADDR_GET(x)\
	FIELD_GET(QSYS_FRER_CFG_ADDR, x)

/*      QSYS:FRER_CFG_COMPOUND:FRER_CFG_COMPOUND */
#define QSYS_FRER_CFG_CMP(g)      __REG(TARGET_QSYS, 0, 1, 31744, g, 256, 4, 0, 0, 1, 4)

#define QSYS_FRER_CFG_CMP_TAKE_NO_SEQUENCE       BIT(20)
#define QSYS_FRER_CFG_CMP_TAKE_NO_SEQUENCE_SET(x)\
	FIELD_PREP(QSYS_FRER_CFG_CMP_TAKE_NO_SEQUENCE, x)
#define QSYS_FRER_CFG_CMP_TAKE_NO_SEQUENCE_GET(x)\
	FIELD_GET(QSYS_FRER_CFG_CMP_TAKE_NO_SEQUENCE, x)

#define QSYS_FRER_CFG_CMP_VECTOR_ALGORITHM       BIT(19)
#define QSYS_FRER_CFG_CMP_VECTOR_ALGORITHM_SET(x)\
	FIELD_PREP(QSYS_FRER_CFG_CMP_VECTOR_ALGORITHM, x)
#define QSYS_FRER_CFG_CMP_VECTOR_ALGORITHM_GET(x)\
	FIELD_GET(QSYS_FRER_CFG_CMP_VECTOR_ALGORITHM, x)

#define QSYS_FRER_CFG_CMP_HISTORY_LENGTH         GENMASK(18, 14)
#define QSYS_FRER_CFG_CMP_HISTORY_LENGTH_SET(x)\
	FIELD_PREP(QSYS_FRER_CFG_CMP_HISTORY_LENGTH, x)
#define QSYS_FRER_CFG_CMP_HISTORY_LENGTH_GET(x)\
	FIELD_GET(QSYS_FRER_CFG_CMP_HISTORY_LENGTH, x)

#define QSYS_FRER_CFG_CMP_RESET_TICKS            GENMASK(13, 2)
#define QSYS_FRER_CFG_CMP_RESET_TICKS_SET(x)\
	FIELD_PREP(QSYS_FRER_CFG_CMP_RESET_TICKS, x)
#define QSYS_FRER_CFG_CMP_RESET_TICKS_GET(x)\
	FIELD_GET(QSYS_FRER_CFG_CMP_RESET_TICKS, x)

#define QSYS_FRER_CFG_CMP_RESET                  BIT(1)
#define QSYS_FRER_CFG_CMP_RESET_SET(x)\
	FIELD_PREP(QSYS_FRER_CFG_CMP_RESET, x)
#define QSYS_FRER_CFG_CMP_RESET_GET(x)\
	FIELD_GET(QSYS_FRER_CFG_CMP_RESET, x)

#define QSYS_FRER_CFG_CMP_ENABLE                 BIT(0)
#define QSYS_FRER_CFG_CMP_ENABLE_SET(x)\
	FIELD_PREP(QSYS_FRER_CFG_CMP_ENABLE, x)
#define QSYS_FRER_CFG_CMP_ENABLE_GET(x)\
	FIELD_GET(QSYS_FRER_CFG_CMP_ENABLE, x)

/*      QSYS:FRER_CFG_MEMBER:FRER_CFG_MEMBER */
#define QSYS_FRER_CFG_MBM(g)      __REG(TARGET_QSYS, 0, 1, 28672, g, 512, 4, 0, 0, 1, 4)

#define QSYS_FRER_CFG_MBM_TAKE_NO_SEQUENCE       BIT(28)
#define QSYS_FRER_CFG_MBM_TAKE_NO_SEQUENCE_SET(x)\
	FIELD_PREP(QSYS_FRER_CFG_MBM_TAKE_NO_SEQUENCE, x)
#define QSYS_FRER_CFG_MBM_TAKE_NO_SEQUENCE_GET(x)\
	FIELD_GET(QSYS_FRER_CFG_MBM_TAKE_NO_SEQUENCE, x)

#define QSYS_FRER_CFG_MBM_VECTOR_ALGORITHM       BIT(27)
#define QSYS_FRER_CFG_MBM_VECTOR_ALGORITHM_SET(x)\
	FIELD_PREP(QSYS_FRER_CFG_MBM_VECTOR_ALGORITHM, x)
#define QSYS_FRER_CFG_MBM_VECTOR_ALGORITHM_GET(x)\
	FIELD_GET(QSYS_FRER_CFG_MBM_VECTOR_ALGORITHM, x)

#define QSYS_FRER_CFG_MBM_HISTORY_LENGTH         GENMASK(26, 22)
#define QSYS_FRER_CFG_MBM_HISTORY_LENGTH_SET(x)\
	FIELD_PREP(QSYS_FRER_CFG_MBM_HISTORY_LENGTH, x)
#define QSYS_FRER_CFG_MBM_HISTORY_LENGTH_GET(x)\
	FIELD_GET(QSYS_FRER_CFG_MBM_HISTORY_LENGTH, x)

#define QSYS_FRER_CFG_MBM_RESET_TICKS            GENMASK(21, 10)
#define QSYS_FRER_CFG_MBM_RESET_TICKS_SET(x)\
	FIELD_PREP(QSYS_FRER_CFG_MBM_RESET_TICKS, x)
#define QSYS_FRER_CFG_MBM_RESET_TICKS_GET(x)\
	FIELD_GET(QSYS_FRER_CFG_MBM_RESET_TICKS, x)

#define QSYS_FRER_CFG_MBM_RESET                  BIT(9)
#define QSYS_FRER_CFG_MBM_RESET_SET(x)\
	FIELD_PREP(QSYS_FRER_CFG_MBM_RESET, x)
#define QSYS_FRER_CFG_MBM_RESET_GET(x)\
	FIELD_GET(QSYS_FRER_CFG_MBM_RESET, x)

#define QSYS_FRER_CFG_MBM_ENABLE                 BIT(8)
#define QSYS_FRER_CFG_MBM_ENABLE_SET(x)\
	FIELD_PREP(QSYS_FRER_CFG_MBM_ENABLE, x)
#define QSYS_FRER_CFG_MBM_ENABLE_GET(x)\
	FIELD_GET(QSYS_FRER_CFG_MBM_ENABLE, x)

#define QSYS_FRER_CFG_MBM_COMPOUND_HANDLE        GENMASK(7, 0)
#define QSYS_FRER_CFG_MBM_COMPOUND_HANDLE_SET(x)\
	FIELD_PREP(QSYS_FRER_CFG_MBM_COMPOUND_HANDLE, x)
#define QSYS_FRER_CFG_MBM_COMPOUND_HANDLE_GET(x)\
	FIELD_GET(QSYS_FRER_CFG_MBM_COMPOUND_HANDLE, x)

/*      QSYS:FRER_CNT_COMPOUND:CNT_COMPOUND_RESETS */
#define QSYS_CNT_CMP_RS(g)        __REG(TARGET_QSYS, 0, 1, 49152, g, 256, 32, 0, 0, 1, 4)

/*      QSYS:FRER_CNT_COMPOUND:CNT_COMPOUND_TAGLESS */
#define QSYS_CNT_CMP_TL(g)        __REG(TARGET_QSYS, 0, 1, 49152, g, 256, 32, 4, 0, 1, 4)

/*      QSYS:FRER_CNT_COMPOUND:CNT_COMPOUND_PASSED */
#define QSYS_CNT_CMP_PS(g)        __REG(TARGET_QSYS, 0, 1, 49152, g, 256, 32, 8, 0, 1, 4)

/*      QSYS:FRER_CNT_COMPOUND:CNT_COMPOUND_DISCARDED */
#define QSYS_CNT_CMP_DC(g)        __REG(TARGET_QSYS, 0, 1, 49152, g, 256, 32, 12, 0, 1, 4)

/*      QSYS:FRER_CNT_COMPOUND:CNT_COMPOUND_OUTOFORDER */
#define QSYS_CNT_CMP_OO(g)        __REG(TARGET_QSYS, 0, 1, 49152, g, 256, 32, 16, 0, 1, 4)

/*      QSYS:FRER_CNT_COMPOUND:CNT_COMPOUND_ROGUE */
#define QSYS_CNT_CMP_RG(g)        __REG(TARGET_QSYS, 0, 1, 49152, g, 256, 32, 20, 0, 1, 4)

/*      QSYS:FRER_CNT_COMPOUND:CNT_COMPOUND_LOST */
#define QSYS_CNT_CMP_LS(g)        __REG(TARGET_QSYS, 0, 1, 49152, g, 256, 32, 24, 0, 1, 4)

/*      QSYS:FRER_CNT_MEMBER:CNT_MEMBER_RESETS */
#define QSYS_CNT_MBM_RS(g)        __REG(TARGET_QSYS, 0, 1, 0, g, 512, 32, 0, 0, 1, 4)

/*      QSYS:FRER_CNT_MEMBER:CNT_MEMBER_TAGLESS */
#define QSYS_CNT_MBM_TL(g)        __REG(TARGET_QSYS, 0, 1, 0, g, 512, 32, 4, 0, 1, 4)

/*      QSYS:FRER_CNT_MEMBER:CNT_MEMBER_PASSED */
#define QSYS_CNT_MBM_PS(g)        __REG(TARGET_QSYS, 0, 1, 0, g, 512, 32, 8, 0, 1, 4)

/*      QSYS:FRER_CNT_MEMBER:CNT_MEMBER_DISCARDED */
#define QSYS_CNT_MBM_DC(g)        __REG(TARGET_QSYS, 0, 1, 0, g, 512, 32, 12, 0, 1, 4)

/*      QSYS:FRER_CNT_MEMBER:CNT_MEMBER_OUTOFORDER */
#define QSYS_CNT_MBM_OO(g)        __REG(TARGET_QSYS, 0, 1, 0, g, 512, 32, 16, 0, 1, 4)

/*      QSYS:FRER_CNT_MEMBER:CNT_MEMBER_ROGUE */
#define QSYS_CNT_MBM_RG(g)        __REG(TARGET_QSYS, 0, 1, 0, g, 512, 32, 20, 0, 1, 4)

/*      QSYS:FRER_CNT_MEMBER:CNT_MEMBER_LOST */
#define QSYS_CNT_MBM_LS(g)        __REG(TARGET_QSYS, 0, 1, 0, g, 512, 32, 24, 0, 1, 4)

/*      REW:PORT:PORT_VLAN_CFG */
#define REW_PORT_VLAN_CFG(g)      __REG(TARGET_REW, 0, 1, 0, g, 10, 128, 0, 0, 1, 4)

#define REW_PORT_VLAN_CFG_PORT_TPID              GENMASK(31, 16)
#define REW_PORT_VLAN_CFG_PORT_TPID_SET(x)\
	FIELD_PREP(REW_PORT_VLAN_CFG_PORT_TPID, x)
#define REW_PORT_VLAN_CFG_PORT_TPID_GET(x)\
	FIELD_GET(REW_PORT_VLAN_CFG_PORT_TPID, x)

#define REW_PORT_VLAN_CFG_PORT_DEI               BIT(15)
#define REW_PORT_VLAN_CFG_PORT_DEI_SET(x)\
	FIELD_PREP(REW_PORT_VLAN_CFG_PORT_DEI, x)
#define REW_PORT_VLAN_CFG_PORT_DEI_GET(x)\
	FIELD_GET(REW_PORT_VLAN_CFG_PORT_DEI, x)

#define REW_PORT_VLAN_CFG_PORT_PCP               GENMASK(14, 12)
#define REW_PORT_VLAN_CFG_PORT_PCP_SET(x)\
	FIELD_PREP(REW_PORT_VLAN_CFG_PORT_PCP, x)
#define REW_PORT_VLAN_CFG_PORT_PCP_GET(x)\
	FIELD_GET(REW_PORT_VLAN_CFG_PORT_PCP, x)

#define REW_PORT_VLAN_CFG_PORT_VID               GENMASK(11, 0)
#define REW_PORT_VLAN_CFG_PORT_VID_SET(x)\
	FIELD_PREP(REW_PORT_VLAN_CFG_PORT_VID, x)
#define REW_PORT_VLAN_CFG_PORT_VID_GET(x)\
	FIELD_GET(REW_PORT_VLAN_CFG_PORT_VID, x)

/*      REW:PORT:TAG_CFG */
#define REW_TAG_CFG(g)            __REG(TARGET_REW, 0, 1, 0, g, 10, 128, 4, 0, 1, 4)

#define REW_TAG_CFG_TAG_CFG                      GENMASK(8, 7)
#define REW_TAG_CFG_TAG_CFG_SET(x)\
	FIELD_PREP(REW_TAG_CFG_TAG_CFG, x)
#define REW_TAG_CFG_TAG_CFG_GET(x)\
	FIELD_GET(REW_TAG_CFG_TAG_CFG, x)

#define REW_TAG_CFG_TAG_TPID_CFG                 GENMASK(6, 5)
#define REW_TAG_CFG_TAG_TPID_CFG_SET(x)\
	FIELD_PREP(REW_TAG_CFG_TAG_TPID_CFG, x)
#define REW_TAG_CFG_TAG_TPID_CFG_GET(x)\
	FIELD_GET(REW_TAG_CFG_TAG_TPID_CFG, x)

#define REW_TAG_CFG_TAG_VID_CFG                  BIT(4)
#define REW_TAG_CFG_TAG_VID_CFG_SET(x)\
	FIELD_PREP(REW_TAG_CFG_TAG_VID_CFG, x)
#define REW_TAG_CFG_TAG_VID_CFG_GET(x)\
	FIELD_GET(REW_TAG_CFG_TAG_VID_CFG, x)

#define REW_TAG_CFG_TAG_PCP_CFG                  GENMASK(3, 2)
#define REW_TAG_CFG_TAG_PCP_CFG_SET(x)\
	FIELD_PREP(REW_TAG_CFG_TAG_PCP_CFG, x)
#define REW_TAG_CFG_TAG_PCP_CFG_GET(x)\
	FIELD_GET(REW_TAG_CFG_TAG_PCP_CFG, x)

#define REW_TAG_CFG_TAG_DEI_CFG                  GENMASK(1, 0)
#define REW_TAG_CFG_TAG_DEI_CFG_SET(x)\
	FIELD_PREP(REW_TAG_CFG_TAG_DEI_CFG, x)
#define REW_TAG_CFG_TAG_DEI_CFG_GET(x)\
	FIELD_GET(REW_TAG_CFG_TAG_DEI_CFG, x)

/*      REW:PORT:PORT_CFG */
#define REW_PORT_CFG(g)           __REG(TARGET_REW, 0, 1, 0, g, 10, 128, 8, 0, 1, 4)

#define REW_PORT_CFG_ES0_EN                      BIT(4)
#define REW_PORT_CFG_ES0_EN_SET(x)\
	FIELD_PREP(REW_PORT_CFG_ES0_EN, x)
#define REW_PORT_CFG_ES0_EN_GET(x)\
	FIELD_GET(REW_PORT_CFG_ES0_EN, x)

#define REW_PORT_CFG_FCS_UPDATE_NONCPU_CFG       GENMASK(3, 2)
#define REW_PORT_CFG_FCS_UPDATE_NONCPU_CFG_SET(x)\
	FIELD_PREP(REW_PORT_CFG_FCS_UPDATE_NONCPU_CFG, x)
#define REW_PORT_CFG_FCS_UPDATE_NONCPU_CFG_GET(x)\
	FIELD_GET(REW_PORT_CFG_FCS_UPDATE_NONCPU_CFG, x)

#define REW_PORT_CFG_FCS_UPDATE_CPU_ENA          BIT(1)
#define REW_PORT_CFG_FCS_UPDATE_CPU_ENA_SET(x)\
	FIELD_PREP(REW_PORT_CFG_FCS_UPDATE_CPU_ENA, x)
#define REW_PORT_CFG_FCS_UPDATE_CPU_ENA_GET(x)\
	FIELD_GET(REW_PORT_CFG_FCS_UPDATE_CPU_ENA, x)

#define REW_PORT_CFG_NO_REWRITE                  BIT(0)
#define REW_PORT_CFG_NO_REWRITE_SET(x)\
	FIELD_PREP(REW_PORT_CFG_NO_REWRITE, x)
#define REW_PORT_CFG_NO_REWRITE_GET(x)\
	FIELD_GET(REW_PORT_CFG_NO_REWRITE, x)

/*      REW:PORT:PCP_DEI_QOS_MAP_CFG */
#define REW_PCP_DEI_CFG(g, r)     __REG(TARGET_REW, 0, 1, 0, g, 10, 128, 16, r, 16, 4)

#define REW_PCP_DEI_CFG_DEI_QOS_VAL              BIT(3)
#define REW_PCP_DEI_CFG_DEI_QOS_VAL_SET(x)\
	FIELD_PREP(REW_PCP_DEI_CFG_DEI_QOS_VAL, x)
#define REW_PCP_DEI_CFG_DEI_QOS_VAL_GET(x)\
	FIELD_GET(REW_PCP_DEI_CFG_DEI_QOS_VAL, x)

#define REW_PCP_DEI_CFG_PCP_QOS_VAL              GENMASK(2, 0)
#define REW_PCP_DEI_CFG_PCP_QOS_VAL_SET(x)\
	FIELD_PREP(REW_PCP_DEI_CFG_PCP_QOS_VAL, x)
#define REW_PCP_DEI_CFG_PCP_QOS_VAL_GET(x)\
	FIELD_GET(REW_PCP_DEI_CFG_PCP_QOS_VAL, x)

/*      REW:PORT:PTP_MISC_CFG */
#define REW_PTP_MISC_CFG(g)       __REG(TARGET_REW, 0, 1, 0, g, 10, 128, 80, 0, 1, 4)

#define REW_PTP_MISC_CFG_PTP_RSRV_MOVEBACK       BIT(2)
#define REW_PTP_MISC_CFG_PTP_RSRV_MOVEBACK_SET(x)\
	FIELD_PREP(REW_PTP_MISC_CFG_PTP_RSRV_MOVEBACK, x)
#define REW_PTP_MISC_CFG_PTP_RSRV_MOVEBACK_GET(x)\
	FIELD_GET(REW_PTP_MISC_CFG_PTP_RSRV_MOVEBACK, x)

#define REW_PTP_MISC_CFG_PTP_SIGNATURE_SEL       GENMASK(1, 0)
#define REW_PTP_MISC_CFG_PTP_SIGNATURE_SEL_SET(x)\
	FIELD_PREP(REW_PTP_MISC_CFG_PTP_SIGNATURE_SEL, x)
#define REW_PTP_MISC_CFG_PTP_SIGNATURE_SEL_GET(x)\
	FIELD_GET(REW_PTP_MISC_CFG_PTP_SIGNATURE_SEL, x)

/*      REW:PORT:CCM_TX_CFG */
#define REW_CCM_TX_CFG(g)         __REG(TARGET_REW, 0, 1, 0, g, 10, 128, 108, 0, 1, 4)

#define REW_CCM_TX_CFG_CCM_SEQ_UPD_ENA           BIT(1)
#define REW_CCM_TX_CFG_CCM_SEQ_UPD_ENA_SET(x)\
	FIELD_PREP(REW_CCM_TX_CFG_CCM_SEQ_UPD_ENA, x)
#define REW_CCM_TX_CFG_CCM_SEQ_UPD_ENA_GET(x)\
	FIELD_GET(REW_CCM_TX_CFG_CCM_SEQ_UPD_ENA, x)

#define REW_CCM_TX_CFG_CCM_TX_RDI                BIT(0)
#define REW_CCM_TX_CFG_CCM_TX_RDI_SET(x)\
	FIELD_PREP(REW_CCM_TX_CFG_CCM_TX_RDI, x)
#define REW_CCM_TX_CFG_CCM_TX_RDI_GET(x)\
	FIELD_GET(REW_CCM_TX_CFG_CCM_TX_RDI, x)

/*      REW:PORT:MRP_TX_CFG */
#define REW_MRP_TX_CFG(g, r)      __REG(TARGET_REW, 0, 1, 0, g, 10, 128, 112, r, 2, 4)

#define REW_MRP_TX_CFG_MRP_TIMESTAMP_UPD         BIT(22)
#define REW_MRP_TX_CFG_MRP_TIMESTAMP_UPD_SET(x)\
	FIELD_PREP(REW_MRP_TX_CFG_MRP_TIMESTAMP_UPD, x)
#define REW_MRP_TX_CFG_MRP_TIMESTAMP_UPD_GET(x)\
	FIELD_GET(REW_MRP_TX_CFG_MRP_TIMESTAMP_UPD, x)

#define REW_MRP_TX_CFG_MRP_SEQ_UPD               BIT(21)
#define REW_MRP_TX_CFG_MRP_SEQ_UPD_SET(x)\
	FIELD_PREP(REW_MRP_TX_CFG_MRP_SEQ_UPD, x)
#define REW_MRP_TX_CFG_MRP_SEQ_UPD_GET(x)\
	FIELD_GET(REW_MRP_TX_CFG_MRP_SEQ_UPD, x)

#define REW_MRP_TX_CFG_MRP_MISC_UPD              BIT(20)
#define REW_MRP_TX_CFG_MRP_MISC_UPD_SET(x)\
	FIELD_PREP(REW_MRP_TX_CFG_MRP_MISC_UPD, x)
#define REW_MRP_TX_CFG_MRP_MISC_UPD_GET(x)\
	FIELD_GET(REW_MRP_TX_CFG_MRP_MISC_UPD, x)

#define REW_MRP_TX_CFG_MRP_STATE                 GENMASK(19, 18)
#define REW_MRP_TX_CFG_MRP_STATE_SET(x)\
	FIELD_PREP(REW_MRP_TX_CFG_MRP_STATE, x)
#define REW_MRP_TX_CFG_MRP_STATE_GET(x)\
	FIELD_GET(REW_MRP_TX_CFG_MRP_STATE, x)

#define REW_MRP_TX_CFG_MRP_PORTROLE              GENMASK(17, 16)
#define REW_MRP_TX_CFG_MRP_PORTROLE_SET(x)\
	FIELD_PREP(REW_MRP_TX_CFG_MRP_PORTROLE, x)
#define REW_MRP_TX_CFG_MRP_PORTROLE_GET(x)\
	FIELD_GET(REW_MRP_TX_CFG_MRP_PORTROLE, x)

#define REW_MRP_TX_CFG_MRP_TRANS                 GENMASK(15, 0)
#define REW_MRP_TX_CFG_MRP_TRANS_SET(x)\
	FIELD_PREP(REW_MRP_TX_CFG_MRP_TRANS, x)
#define REW_MRP_TX_CFG_MRP_TRANS_GET(x)\
	FIELD_GET(REW_MRP_TX_CFG_MRP_TRANS, x)

/*      REW:PTP_SEQ_NO:PTP_SEQ_NO */
#define REW_PTP_SEQ_NO(r)         __REG(TARGET_REW, 0, 1, 2048, 0, 1, 1024, 0, r, 256, 4)

#define REW_PTP_SEQ_NO_PTP_SEQ_NO_1              GENMASK(31, 16)
#define REW_PTP_SEQ_NO_PTP_SEQ_NO_1_SET(x)\
	FIELD_PREP(REW_PTP_SEQ_NO_PTP_SEQ_NO_1, x)
#define REW_PTP_SEQ_NO_PTP_SEQ_NO_1_GET(x)\
	FIELD_GET(REW_PTP_SEQ_NO_PTP_SEQ_NO_1, x)

#define REW_PTP_SEQ_NO_PTP_SEQ_NO_0              GENMASK(15, 0)
#define REW_PTP_SEQ_NO_PTP_SEQ_NO_0_SET(x)\
	FIELD_PREP(REW_PTP_SEQ_NO_PTP_SEQ_NO_0, x)
#define REW_PTP_SEQ_NO_PTP_SEQ_NO_0_GET(x)\
	FIELD_GET(REW_PTP_SEQ_NO_PTP_SEQ_NO_0, x)

/*      REW:COMMON:STAT_CFG */
#define REW_STAT_CFG              __REG(TARGET_REW,\
					0, 1, 3072, 0, 1, 528, 520, 0, 1, 4)

#define REW_STAT_CFG_STAT_MODE(x)                ((x) & GENMASK(1, 0))
#define REW_STAT_CFG_STAT_MODE_M                 GENMASK(1, 0)
#define REW_STAT_CFG_STAT_MODE_X(x)              ((x) & GENMASK(1, 0))

/*      SYS:SYSTEM:RESET_CFG */
#define SYS_RESET_CFG             __REG(TARGET_SYS, 0, 1, 4128, 0, 1, 168, 0, 0, 1, 4)

#define SYS_RESET_CFG_CORE_ENA                   BIT(0)
#define SYS_RESET_CFG_CORE_ENA_SET(x)\
	FIELD_PREP(SYS_RESET_CFG_CORE_ENA, x)
#define SYS_RESET_CFG_CORE_ENA_GET(x)\
	FIELD_GET(SYS_RESET_CFG_CORE_ENA, x)

/*      SYS:SYSTEM:PORT_MODE */
#define SYS_PORT_MODE(r)          __REG(TARGET_SYS, 0, 1, 4128, 0, 1, 168, 44, r, 10, 4)

#define SYS_PORT_MODE_DATA_WO_TS                 GENMASK(7, 6)
#define SYS_PORT_MODE_DATA_WO_TS_SET(x)\
	FIELD_PREP(SYS_PORT_MODE_DATA_WO_TS, x)
#define SYS_PORT_MODE_DATA_WO_TS_GET(x)\
	FIELD_GET(SYS_PORT_MODE_DATA_WO_TS, x)

#define SYS_PORT_MODE_INCL_INJ_HDR               GENMASK(5, 4)
#define SYS_PORT_MODE_INCL_INJ_HDR_SET(x)\
	FIELD_PREP(SYS_PORT_MODE_INCL_INJ_HDR, x)
#define SYS_PORT_MODE_INCL_INJ_HDR_GET(x)\
	FIELD_GET(SYS_PORT_MODE_INCL_INJ_HDR, x)

#define SYS_PORT_MODE_INCL_XTR_HDR               GENMASK(3, 2)
#define SYS_PORT_MODE_INCL_XTR_HDR_SET(x)\
	FIELD_PREP(SYS_PORT_MODE_INCL_XTR_HDR, x)
#define SYS_PORT_MODE_INCL_XTR_HDR_GET(x)\
	FIELD_GET(SYS_PORT_MODE_INCL_XTR_HDR, x)

#define SYS_PORT_MODE_INJ_HDR_ERR                BIT(1)
#define SYS_PORT_MODE_INJ_HDR_ERR_SET(x)\
	FIELD_PREP(SYS_PORT_MODE_INJ_HDR_ERR, x)
#define SYS_PORT_MODE_INJ_HDR_ERR_GET(x)\
	FIELD_GET(SYS_PORT_MODE_INJ_HDR_ERR, x)

#define SYS_PORT_MODE_PAD_DIS                    BIT(0)
#define SYS_PORT_MODE_PAD_DIS_SET(x)\
	FIELD_PREP(SYS_PORT_MODE_PAD_DIS, x)
#define SYS_PORT_MODE_PAD_DIS_GET(x)\
	FIELD_GET(SYS_PORT_MODE_PAD_DIS, x)

/*      SYS:SYSTEM:FRONT_PORT_MODE */
#define SYS_FRONT_PORT_MODE(r)    __REG(TARGET_SYS, 0, 1, 4128, 0, 1, 168, 84, r, 8, 4)

#define SYS_FRONT_PORT_MODE_ADD_FRAG_SIZE        GENMASK(9, 8)
#define SYS_FRONT_PORT_MODE_ADD_FRAG_SIZE_SET(x)\
	FIELD_PREP(SYS_FRONT_PORT_MODE_ADD_FRAG_SIZE, x)
#define SYS_FRONT_PORT_MODE_ADD_FRAG_SIZE_GET(x)\
	FIELD_GET(SYS_FRONT_PORT_MODE_ADD_FRAG_SIZE, x)

#define SYS_FRONT_PORT_MODE_HDX_MODE             BIT(1)
#define SYS_FRONT_PORT_MODE_HDX_MODE_SET(x)\
	FIELD_PREP(SYS_FRONT_PORT_MODE_HDX_MODE, x)
#define SYS_FRONT_PORT_MODE_HDX_MODE_GET(x)\
	FIELD_GET(SYS_FRONT_PORT_MODE_HDX_MODE, x)

#define SYS_FRONT_PORT_MODE_DONT_WAIT_FOR_TS     BIT(0)
#define SYS_FRONT_PORT_MODE_DONT_WAIT_FOR_TS_SET(x)\
	FIELD_PREP(SYS_FRONT_PORT_MODE_DONT_WAIT_FOR_TS, x)
#define SYS_FRONT_PORT_MODE_DONT_WAIT_FOR_TS_GET(x)\
	FIELD_GET(SYS_FRONT_PORT_MODE_DONT_WAIT_FOR_TS, x)

/*      SYS:SYSTEM:FRM_AGING */
#define SYS_FRM_AGING             __REG(TARGET_SYS, 0, 1, 4128, 0, 1, 168, 116, 0, 1, 4)

#define SYS_FRM_AGING_AGE_TX_ENA                 BIT(20)
#define SYS_FRM_AGING_AGE_TX_ENA_SET(x)\
	FIELD_PREP(SYS_FRM_AGING_AGE_TX_ENA, x)
#define SYS_FRM_AGING_AGE_TX_ENA_GET(x)\
	FIELD_GET(SYS_FRM_AGING_AGE_TX_ENA, x)

#define SYS_FRM_AGING_MAX_AGE                    GENMASK(19, 0)
#define SYS_FRM_AGING_MAX_AGE_SET(x)\
	FIELD_PREP(SYS_FRM_AGING_MAX_AGE, x)
#define SYS_FRM_AGING_MAX_AGE_GET(x)\
	FIELD_GET(SYS_FRM_AGING_MAX_AGE, x)

/*      SYS:SYSTEM:STAT_CFG */
#define SYS_STAT_CFG              __REG(TARGET_SYS, 0, 1, 4128, 0, 1, 168, 120, 0, 1, 4)

#define SYS_STAT_CFG_STAT_CLEAR_SHOT             GENMASK(16, 10)
#define SYS_STAT_CFG_STAT_CLEAR_SHOT_SET(x)\
	FIELD_PREP(SYS_STAT_CFG_STAT_CLEAR_SHOT, x)
#define SYS_STAT_CFG_STAT_CLEAR_SHOT_GET(x)\
	FIELD_GET(SYS_STAT_CFG_STAT_CLEAR_SHOT, x)

#define SYS_STAT_CFG_STAT_VIEW                   GENMASK(9, 0)
#define SYS_STAT_CFG_STAT_VIEW_SET(x)\
	FIELD_PREP(SYS_STAT_CFG_STAT_VIEW, x)
#define SYS_STAT_CFG_STAT_VIEW_GET(x)\
	FIELD_GET(SYS_STAT_CFG_STAT_VIEW, x)

/*      SYS:PAUSE_CFG:PAUSE_CFG */
#define SYS_PAUSE_CFG(r)          __REG(TARGET_SYS, 0, 1, 4296, 0, 1, 112, 0, r, 9, 4)

#define SYS_PAUSE_CFG_PAUSE_START                GENMASK(18, 10)
#define SYS_PAUSE_CFG_PAUSE_START_SET(x)\
	FIELD_PREP(SYS_PAUSE_CFG_PAUSE_START, x)
#define SYS_PAUSE_CFG_PAUSE_START_GET(x)\
	FIELD_GET(SYS_PAUSE_CFG_PAUSE_START, x)

#define SYS_PAUSE_CFG_PAUSE_STOP                 GENMASK(9, 1)
#define SYS_PAUSE_CFG_PAUSE_STOP_SET(x)\
	FIELD_PREP(SYS_PAUSE_CFG_PAUSE_STOP, x)
#define SYS_PAUSE_CFG_PAUSE_STOP_GET(x)\
	FIELD_GET(SYS_PAUSE_CFG_PAUSE_STOP, x)

#define SYS_PAUSE_CFG_PAUSE_ENA                  BIT(0)
#define SYS_PAUSE_CFG_PAUSE_ENA_SET(x)\
	FIELD_PREP(SYS_PAUSE_CFG_PAUSE_ENA, x)
#define SYS_PAUSE_CFG_PAUSE_ENA_GET(x)\
	FIELD_GET(SYS_PAUSE_CFG_PAUSE_ENA, x)

/*      SYS:PAUSE_CFG:PAUSE_TOT_CFG */
#define SYS_PAUSE_TOT_CFG         __REG(TARGET_SYS, 0, 1, 4296, 0, 1, 112, 36, 0, 1, 4)

#define SYS_PAUSE_TOT_CFG_PAUSE_TOT_START        GENMASK(17, 9)
#define SYS_PAUSE_TOT_CFG_PAUSE_TOT_START_SET(x)\
	FIELD_PREP(SYS_PAUSE_TOT_CFG_PAUSE_TOT_START, x)
#define SYS_PAUSE_TOT_CFG_PAUSE_TOT_START_GET(x)\
	FIELD_GET(SYS_PAUSE_TOT_CFG_PAUSE_TOT_START, x)

#define SYS_PAUSE_TOT_CFG_PAUSE_TOT_STOP         GENMASK(8, 0)
#define SYS_PAUSE_TOT_CFG_PAUSE_TOT_STOP_SET(x)\
	FIELD_PREP(SYS_PAUSE_TOT_CFG_PAUSE_TOT_STOP, x)
#define SYS_PAUSE_TOT_CFG_PAUSE_TOT_STOP_GET(x)\
	FIELD_GET(SYS_PAUSE_TOT_CFG_PAUSE_TOT_STOP, x)

/*      SYS:PAUSE_CFG:ATOP */
#define SYS_ATOP(r)               __REG(TARGET_SYS, 0, 1, 4296, 0, 1, 112, 40, r, 9, 4)

#define SYS_ATOP_ATOP                            GENMASK(8, 0)
#define SYS_ATOP_ATOP_SET(x)\
	FIELD_PREP(SYS_ATOP_ATOP, x)
#define SYS_ATOP_ATOP_GET(x)\
	FIELD_GET(SYS_ATOP_ATOP, x)

/*      SYS:PAUSE_CFG:ATOP_TOT_CFG */
#define SYS_ATOP_TOT_CFG          __REG(TARGET_SYS, 0, 1, 4296, 0, 1, 112, 76, 0, 1, 4)

#define SYS_ATOP_TOT_CFG_ATOP_TOT                GENMASK(8, 0)
#define SYS_ATOP_TOT_CFG_ATOP_TOT_SET(x)\
	FIELD_PREP(SYS_ATOP_TOT_CFG_ATOP_TOT, x)
#define SYS_ATOP_TOT_CFG_ATOP_TOT_GET(x)\
	FIELD_GET(SYS_ATOP_TOT_CFG_ATOP_TOT, x)

/*      SYS:PAUSE_CFG:MAC_FC_CFG */
#define SYS_MAC_FC_CFG(r)         __REG(TARGET_SYS, 0, 1, 4296, 0, 1, 112, 80, r, 8, 4)

#define SYS_MAC_FC_CFG_FC_LINK_SPEED             GENMASK(27, 26)
#define SYS_MAC_FC_CFG_FC_LINK_SPEED_SET(x)\
	FIELD_PREP(SYS_MAC_FC_CFG_FC_LINK_SPEED, x)
#define SYS_MAC_FC_CFG_FC_LINK_SPEED_GET(x)\
	FIELD_GET(SYS_MAC_FC_CFG_FC_LINK_SPEED, x)

#define SYS_MAC_FC_CFG_FC_LATENCY_CFG            GENMASK(25, 20)
#define SYS_MAC_FC_CFG_FC_LATENCY_CFG_SET(x)\
	FIELD_PREP(SYS_MAC_FC_CFG_FC_LATENCY_CFG, x)
#define SYS_MAC_FC_CFG_FC_LATENCY_CFG_GET(x)\
	FIELD_GET(SYS_MAC_FC_CFG_FC_LATENCY_CFG, x)

#define SYS_MAC_FC_CFG_ZERO_PAUSE_ENA            BIT(18)
#define SYS_MAC_FC_CFG_ZERO_PAUSE_ENA_SET(x)\
	FIELD_PREP(SYS_MAC_FC_CFG_ZERO_PAUSE_ENA, x)
#define SYS_MAC_FC_CFG_ZERO_PAUSE_ENA_GET(x)\
	FIELD_GET(SYS_MAC_FC_CFG_ZERO_PAUSE_ENA, x)

#define SYS_MAC_FC_CFG_TX_FC_ENA                 BIT(17)
#define SYS_MAC_FC_CFG_TX_FC_ENA_SET(x)\
	FIELD_PREP(SYS_MAC_FC_CFG_TX_FC_ENA, x)
#define SYS_MAC_FC_CFG_TX_FC_ENA_GET(x)\
	FIELD_GET(SYS_MAC_FC_CFG_TX_FC_ENA, x)

#define SYS_MAC_FC_CFG_RX_FC_ENA                 BIT(16)
#define SYS_MAC_FC_CFG_RX_FC_ENA_SET(x)\
	FIELD_PREP(SYS_MAC_FC_CFG_RX_FC_ENA, x)
#define SYS_MAC_FC_CFG_RX_FC_ENA_GET(x)\
	FIELD_GET(SYS_MAC_FC_CFG_RX_FC_ENA, x)

#define SYS_MAC_FC_CFG_PAUSE_VAL_CFG             GENMASK(15, 0)
#define SYS_MAC_FC_CFG_PAUSE_VAL_CFG_SET(x)\
	FIELD_PREP(SYS_MAC_FC_CFG_PAUSE_VAL_CFG, x)
#define SYS_MAC_FC_CFG_PAUSE_VAL_CFG_GET(x)\
	FIELD_GET(SYS_MAC_FC_CFG_PAUSE_VAL_CFG, x)

/*      SYS:STAT:CNT */
#define SYS_CNT(g)                __REG(TARGET_SYS, 0, 1, 0, g, 896, 4, 0, 0, 1, 4)

/*      SYS:PSTATE:FPORT_STATE */
#define SYS_FPORT_STATE(r)        __REG(TARGET_SYS, 0, 1, 4096, 0, 1, 32, 0, r, 8, 4)

#define SYS_FPORT_STATE_MAC_HOLD                 BIT(0)
#define SYS_FPORT_STATE_MAC_HOLD_SET(x)\
	FIELD_PREP(SYS_FPORT_STATE_MAC_HOLD, x)
#define SYS_FPORT_STATE_MAC_HOLD_GET(x)\
	FIELD_GET(SYS_FPORT_STATE_MAC_HOLD, x)

/*      SYS:RAM_CTRL:RAM_INIT */
#define SYS_RAM_INIT              __REG(TARGET_SYS, 0, 1, 4432, 0, 1, 4, 0, 0, 1, 4)

#define SYS_RAM_INIT_RAM_INIT                    BIT(1)
#define SYS_RAM_INIT_RAM_INIT_SET(x)\
	FIELD_PREP(SYS_RAM_INIT_RAM_INIT, x)
#define SYS_RAM_INIT_RAM_INIT_GET(x)\
	FIELD_GET(SYS_RAM_INIT_RAM_INIT, x)

#define SYS_RAM_INIT_RAM_CFG_HOOK                BIT(0)
#define SYS_RAM_INIT_RAM_CFG_HOOK_SET(x)\
	FIELD_PREP(SYS_RAM_INIT_RAM_CFG_HOOK, x)
#define SYS_RAM_INIT_RAM_CFG_HOOK_GET(x)\
	FIELD_GET(SYS_RAM_INIT_RAM_CFG_HOOK, x)

/*      SYS:PTPPORT:PCH_CFG */
#define SYS_PCH_CFG(g)            __REG(TARGET_SYS, 0, 1, 4452, g, 10, 28, 0, 0, 1, 4)

#define SYS_PCH_CFG_PCH_SUB_PORT_ID              GENMASK(10, 7)
#define SYS_PCH_CFG_PCH_SUB_PORT_ID_SET(x)\
	FIELD_PREP(SYS_PCH_CFG_PCH_SUB_PORT_ID, x)
#define SYS_PCH_CFG_PCH_SUB_PORT_ID_GET(x)\
	FIELD_GET(SYS_PCH_CFG_PCH_SUB_PORT_ID, x)

#define SYS_PCH_CFG_PCH_TX_MODE                  GENMASK(6, 5)
#define SYS_PCH_CFG_PCH_TX_MODE_SET(x)\
	FIELD_PREP(SYS_PCH_CFG_PCH_TX_MODE, x)
#define SYS_PCH_CFG_PCH_TX_MODE_GET(x)\
	FIELD_GET(SYS_PCH_CFG_PCH_TX_MODE, x)

#define SYS_PCH_CFG_PCH_RX_MODE                  GENMASK(4, 2)
#define SYS_PCH_CFG_PCH_RX_MODE_SET(x)\
	FIELD_PREP(SYS_PCH_CFG_PCH_RX_MODE, x)
#define SYS_PCH_CFG_PCH_RX_MODE_GET(x)\
	FIELD_GET(SYS_PCH_CFG_PCH_RX_MODE, x)

#define SYS_PCH_CFG_PCH_ERR_MODE                 GENMASK(1, 0)
#define SYS_PCH_CFG_PCH_ERR_MODE_SET(x)\
	FIELD_PREP(SYS_PCH_CFG_PCH_ERR_MODE, x)
#define SYS_PCH_CFG_PCH_ERR_MODE_GET(x)\
	FIELD_GET(SYS_PCH_CFG_PCH_ERR_MODE, x)

/*      SYS:PTPPORT:PTP_CFG */
#define SYS_PTP_CFG(g)            __REG(TARGET_SYS, 0, 1, 4452, g, 10, 28, 4, 0, 1, 4)

#define SYS_PTP_CFG_PTP_DOM_VAL                  GENMASK(3, 2)
#define SYS_PTP_CFG_PTP_DOM_VAL_SET(x)\
	FIELD_PREP(SYS_PTP_CFG_PTP_DOM_VAL, x)
#define SYS_PTP_CFG_PTP_DOM_VAL_GET(x)\
	FIELD_GET(SYS_PTP_CFG_PTP_DOM_VAL, x)

#define SYS_PTP_CFG_PTP_UDP6_CSUM_DIS            BIT(1)
#define SYS_PTP_CFG_PTP_UDP6_CSUM_DIS_SET(x)\
	FIELD_PREP(SYS_PTP_CFG_PTP_UDP6_CSUM_DIS, x)
#define SYS_PTP_CFG_PTP_UDP6_CSUM_DIS_GET(x)\
	FIELD_GET(SYS_PTP_CFG_PTP_UDP6_CSUM_DIS, x)

#define SYS_PTP_CFG_PTP_UDP4_CSUM_DIS            BIT(0)
#define SYS_PTP_CFG_PTP_UDP4_CSUM_DIS_SET(x)\
	FIELD_PREP(SYS_PTP_CFG_PTP_UDP4_CSUM_DIS, x)
#define SYS_PTP_CFG_PTP_UDP4_CSUM_DIS_GET(x)\
	FIELD_GET(SYS_PTP_CFG_PTP_UDP4_CSUM_DIS, x)

/*      SYS:PTPPORT:PTP_RXDLY_CFG */
#define SYS_PTP_RXDLY_CFG(g)      __REG(TARGET_SYS, 0, 1, 4452, g, 10, 28, 8, 0, 1, 4)

#define SYS_PTP_RXDLY_CFG_PTP_RX_IO_DLY          GENMASK(23, 0)
#define SYS_PTP_RXDLY_CFG_PTP_RX_IO_DLY_SET(x)\
	FIELD_PREP(SYS_PTP_RXDLY_CFG_PTP_RX_IO_DLY, x)
#define SYS_PTP_RXDLY_CFG_PTP_RX_IO_DLY_GET(x)\
	FIELD_GET(SYS_PTP_RXDLY_CFG_PTP_RX_IO_DLY, x)

/*      SYS:PTPPORT:PTP_TXDLY_CFG */
#define SYS_PTP_TXDLY_CFG(g)      __REG(TARGET_SYS, 0, 1, 4452, g, 10, 28, 12, 0, 1, 4)

#define SYS_PTP_TXDLY_CFG_PTP_TX_IO_DLY          GENMASK(23, 0)
#define SYS_PTP_TXDLY_CFG_PTP_TX_IO_DLY_SET(x)\
	FIELD_PREP(SYS_PTP_TXDLY_CFG_PTP_TX_IO_DLY, x)
#define SYS_PTP_TXDLY_CFG_PTP_TX_IO_DLY_GET(x)\
	FIELD_GET(SYS_PTP_TXDLY_CFG_PTP_TX_IO_DLY, x)

/*      SYS:PTPPORT:PTP_MODE_CFG */
#define SYS_PTP_MODE_CFG(g, r)    __REG(TARGET_SYS, 0, 1, 4452, g, 10, 28, 20, r, 2, 4)

#define SYS_PTP_MODE_CFG_PTP_MODE_VAL            GENMASK(1, 0)
#define SYS_PTP_MODE_CFG_PTP_MODE_VAL_SET(x)\
	FIELD_PREP(SYS_PTP_MODE_CFG_PTP_MODE_VAL, x)
#define SYS_PTP_MODE_CFG_PTP_MODE_VAL_GET(x)\
	FIELD_GET(SYS_PTP_MODE_CFG_PTP_MODE_VAL, x)

/*      VCAP_ES0:VCAP_CORE_CFG:VCAP_UPDATE_CTRL */
#define VCAP_UPDATE_CTRL(t)       __REG(TARGET_VCAP, t, 3, 0, 0, 1, 8, 0, 0, 1, 4)

#define VCAP_UPDATE_CTRL_UPDATE_CMD              GENMASK(24, 22)
#define VCAP_UPDATE_CTRL_UPDATE_CMD_SET(x)\
	FIELD_PREP(VCAP_UPDATE_CTRL_UPDATE_CMD, x)
#define VCAP_UPDATE_CTRL_UPDATE_CMD_GET(x)\
	FIELD_GET(VCAP_UPDATE_CTRL_UPDATE_CMD, x)

#define VCAP_UPDATE_CTRL_UPDATE_ENTRY_DIS        BIT(21)
#define VCAP_UPDATE_CTRL_UPDATE_ENTRY_DIS_SET(x)\
	FIELD_PREP(VCAP_UPDATE_CTRL_UPDATE_ENTRY_DIS, x)
#define VCAP_UPDATE_CTRL_UPDATE_ENTRY_DIS_GET(x)\
	FIELD_GET(VCAP_UPDATE_CTRL_UPDATE_ENTRY_DIS, x)

#define VCAP_UPDATE_CTRL_UPDATE_ACTION_DIS       BIT(20)
#define VCAP_UPDATE_CTRL_UPDATE_ACTION_DIS_SET(x)\
	FIELD_PREP(VCAP_UPDATE_CTRL_UPDATE_ACTION_DIS, x)
#define VCAP_UPDATE_CTRL_UPDATE_ACTION_DIS_GET(x)\
	FIELD_GET(VCAP_UPDATE_CTRL_UPDATE_ACTION_DIS, x)

#define VCAP_UPDATE_CTRL_UPDATE_CNT_DIS          BIT(19)
#define VCAP_UPDATE_CTRL_UPDATE_CNT_DIS_SET(x)\
	FIELD_PREP(VCAP_UPDATE_CTRL_UPDATE_CNT_DIS, x)
#define VCAP_UPDATE_CTRL_UPDATE_CNT_DIS_GET(x)\
	FIELD_GET(VCAP_UPDATE_CTRL_UPDATE_CNT_DIS, x)

#define VCAP_UPDATE_CTRL_UPDATE_ADDR             GENMASK(18, 3)
#define VCAP_UPDATE_CTRL_UPDATE_ADDR_SET(x)\
	FIELD_PREP(VCAP_UPDATE_CTRL_UPDATE_ADDR, x)
#define VCAP_UPDATE_CTRL_UPDATE_ADDR_GET(x)\
	FIELD_GET(VCAP_UPDATE_CTRL_UPDATE_ADDR, x)

#define VCAP_UPDATE_CTRL_UPDATE_SHOT             BIT(2)
#define VCAP_UPDATE_CTRL_UPDATE_SHOT_SET(x)\
	FIELD_PREP(VCAP_UPDATE_CTRL_UPDATE_SHOT, x)
#define VCAP_UPDATE_CTRL_UPDATE_SHOT_GET(x)\
	FIELD_GET(VCAP_UPDATE_CTRL_UPDATE_SHOT, x)

#define VCAP_UPDATE_CTRL_CLEAR_CACHE             BIT(1)
#define VCAP_UPDATE_CTRL_CLEAR_CACHE_SET(x)\
	FIELD_PREP(VCAP_UPDATE_CTRL_CLEAR_CACHE, x)
#define VCAP_UPDATE_CTRL_CLEAR_CACHE_GET(x)\
	FIELD_GET(VCAP_UPDATE_CTRL_CLEAR_CACHE, x)

#define VCAP_UPDATE_CTRL_MV_TRAFFIC_IGN          BIT(0)
#define VCAP_UPDATE_CTRL_MV_TRAFFIC_IGN_SET(x)\
	FIELD_PREP(VCAP_UPDATE_CTRL_MV_TRAFFIC_IGN, x)
#define VCAP_UPDATE_CTRL_MV_TRAFFIC_IGN_GET(x)\
	FIELD_GET(VCAP_UPDATE_CTRL_MV_TRAFFIC_IGN, x)

/*      VCAP_ES0:VCAP_CORE_CFG:VCAP_MV_CFG */
#define VCAP_MV_CFG(t)            __REG(TARGET_VCAP, t, 3, 0, 0, 1, 8, 4, 0, 1, 4)

#define VCAP_MV_CFG_MV_NUM_POS                   GENMASK(31, 16)
#define VCAP_MV_CFG_MV_NUM_POS_SET(x)\
	FIELD_PREP(VCAP_MV_CFG_MV_NUM_POS, x)
#define VCAP_MV_CFG_MV_NUM_POS_GET(x)\
	FIELD_GET(VCAP_MV_CFG_MV_NUM_POS, x)

#define VCAP_MV_CFG_MV_SIZE                      GENMASK(15, 0)
#define VCAP_MV_CFG_MV_SIZE_SET(x)\
	FIELD_PREP(VCAP_MV_CFG_MV_SIZE, x)
#define VCAP_MV_CFG_MV_SIZE_GET(x)\
	FIELD_GET(VCAP_MV_CFG_MV_SIZE, x)

/*      VCAP_ES0:VCAP_CORE_CACHE:VCAP_ENTRY_DAT */
#define VCAP_ENTRY_DAT(t, r)      __REG(TARGET_VCAP, t, 3, 8, 0, 1, 904, 0, r, 64, 4)

/*      VCAP_ES0:VCAP_CORE_CACHE:VCAP_MASK_DAT */
#define VCAP_MASK_DAT(t, r)       __REG(TARGET_VCAP, t, 3, 8, 0, 1, 904, 256, r, 64, 4)

/*      VCAP_ES0:VCAP_CORE_CACHE:VCAP_ACTION_DAT */
#define VCAP_ACTION_DAT(t, r)     __REG(TARGET_VCAP, t, 3, 8, 0, 1, 904, 512, r, 64, 4)

/*      VCAP_ES0:VCAP_CORE_CACHE:VCAP_CNT_DAT */
#define VCAP_CNT_DAT(t, r)        __REG(TARGET_VCAP, t, 3, 8, 0, 1, 904, 768, r, 32, 4)

/*      VCAP_ES0:VCAP_CORE_CACHE:VCAP_CNT_FW_DAT */
#define VCAP_CNT_FW_DAT(t)        __REG(TARGET_VCAP, t, 3, 8, 0, 1, 904, 896, 0, 1, 4)

/*      VCAP_ES0:VCAP_CORE_CACHE:VCAP_TG_DAT */
#define VCAP_TG_DAT(t)            __REG(TARGET_VCAP, t, 3, 8, 0, 1, 904, 900, 0, 1, 4)

/*      VCAP_ES0:VCAP_CORE_MAP:VCAP_CORE_IDX */
#define VCAP_CORE_IDX(t)          __REG(TARGET_VCAP, t, 3, 912, 0, 1, 8, 0, 0, 1, 4)

#define VCAP_CORE_IDX_CORE_IDX                   GENMASK(3, 0)
#define VCAP_CORE_IDX_CORE_IDX_SET(x)\
	FIELD_PREP(VCAP_CORE_IDX_CORE_IDX, x)
#define VCAP_CORE_IDX_CORE_IDX_GET(x)\
	FIELD_GET(VCAP_CORE_IDX_CORE_IDX, x)

/*      VCAP_ES0:VCAP_CORE_MAP:VCAP_CORE_MAP */
#define VCAP_CORE_MAP(t)          __REG(TARGET_VCAP, t, 3, 912, 0, 1, 8, 4, 0, 1, 4)

#define VCAP_CORE_MAP_CORE_MAP                   GENMASK(2, 0)
#define VCAP_CORE_MAP_CORE_MAP_SET(x)\
	FIELD_PREP(VCAP_CORE_MAP_CORE_MAP, x)
#define VCAP_CORE_MAP_CORE_MAP_GET(x)\
	FIELD_GET(VCAP_CORE_MAP_CORE_MAP, x)

/*      VCAP_ES0:VCAP_CONST:VCAP_VER */
#define VCAP_VER(t)               __REG(TARGET_VCAP, t, 3, 924, 0, 1, 40, 0, 0, 1, 4)

/*      VCAP_ES0:VCAP_CONST:ENTRY_WIDTH */
#define VCAP_ENTRY_WIDTH(t)       __REG(TARGET_VCAP, t, 3, 924, 0, 1, 40, 4, 0, 1, 4)

/*      VCAP_ES0:VCAP_CONST:ENTRY_CNT */
#define VCAP_ENTRY_CNT(t)         __REG(TARGET_VCAP, t, 3, 924, 0, 1, 40, 8, 0, 1, 4)

/*      VCAP_ES0:VCAP_CONST:ENTRY_SWCNT */
#define VCAP_ENTRY_SWCNT(t)       __REG(TARGET_VCAP, t, 3, 924, 0, 1, 40, 12, 0, 1, 4)

/*      VCAP_ES0:VCAP_CONST:ENTRY_TG_WIDTH */
#define VCAP_ENTRY_TG_WIDTH(t)    __REG(TARGET_VCAP, t, 3, 924, 0, 1, 40, 16, 0, 1, 4)

/*      VCAP_ES0:VCAP_CONST:ACTION_DEF_CNT */
#define VCAP_ACTION_DEF_CNT(t)    __REG(TARGET_VCAP, t, 3, 924, 0, 1, 40, 20, 0, 1, 4)

/*      VCAP_ES0:VCAP_CONST:ACTION_WIDTH */
#define VCAP_ACTION_WIDTH(t)      __REG(TARGET_VCAP, t, 3, 924, 0, 1, 40, 24, 0, 1, 4)

/*      VCAP_ES0:VCAP_CONST:CNT_WIDTH */
#define VCAP_CNT_WIDTH(t)         __REG(TARGET_VCAP, t, 3, 924, 0, 1, 40, 28, 0, 1, 4)

/*      VCAP_ES0:VCAP_CONST:CORE_CNT */
#define VCAP_CORE_CNT(t)          __REG(TARGET_VCAP, t, 3, 924, 0, 1, 40, 32, 0, 1, 4)

/*      VCAP_ES0:VCAP_CONST:IF_CNT */
#define VCAP_IF_CNT(t)            __REG(TARGET_VCAP, t, 3, 924, 0, 1, 40, 36, 0, 1, 4)

#endif /* _LAN966X_REGS_H_ */
