#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Jul  8 17:16:29 2022
# Process ID: 7508
# Current directory: C:/Users/lenovo/Desktop/7.8-2/tesbench/tesbench/realize/cpu_design
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1224 C:\Users\lenovo\Desktop\7.8-2\tesbench\tesbench\realize\cpu_design\cpu_design.xpr
# Log file: C:/Users/lenovo/Desktop/7.8-2/tesbench/tesbench/realize/cpu_design/vivado.log
# Journal file: C:/Users/lenovo/Desktop/7.8-2/tesbench/tesbench/realize/cpu_design\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/lenovo/Desktop/7.8-2/tesbench/tesbench/realize/cpu_design/cpu_design.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/lenovo/Desktop/7.8-2/tesbench/tesbench/realize/cpu_design/cpu_design.srcs/sources_1/new/Button.v] -no_script -reset -force -quiet
remove_files  C:/Users/lenovo/Desktop/7.8-2/tesbench/tesbench/realize/cpu_design/cpu_design.srcs/sources_1/new/Button.v
file delete -force C:/Users/lenovo/Desktop/7.8-2/tesbench/tesbench/realize/cpu_design/cpu_design.srcs/sources_1/new/Button.v
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {20} CONFIG.MMCM_DIVCLK_DIVIDE {5} CONFIG.MMCM_CLKFBOUT_MULT_F {41} CONFIG.MMCM_CLKIN1_PERIOD {10.000} CONFIG.MMCM_CLKIN2_PERIOD {10.000} CONFIG.MMCM_CLKOUT0_DIVIDE_F {41} CONFIG.CLKOUT1_JITTER {397.791} CONFIG.CLKOUT1_PHASE_ERROR {313.282}] [get_ips cpuclk]
generate_target all [get_files  C:/Users/lenovo/Desktop/7.8-2/tesbench/tesbench/realize/cpu_design/cpu_design.srcs/sources_1/ip/cpuclk/cpuclk.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'cpuclk'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'cpuclk'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'cpuclk'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'cpuclk'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'cpuclk'...
catch { config_ip_cache -export [get_ips -all cpuclk] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP cpuclk, cache-ID = dc094f13cc4d5191; cache size = 14.988 MB.
catch { [ delete_ip_run [get_ips -all cpuclk] ] }
INFO: [Project 1-386] Moving file 'C:/Users/lenovo/Desktop/7.8-2/tesbench/tesbench/realize/cpu_design/cpu_design.srcs/sources_1/ip/cpuclk/cpuclk.xci' from fileset 'cpuclk' to fileset 'sources_1'.
export_ip_user_files -of_objects [get_files C:/Users/lenovo/Desktop/7.8-2/tesbench/tesbench/realize/cpu_design/cpu_design.srcs/sources_1/ip/cpuclk/cpuclk.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/lenovo/Desktop/7.8-2/tesbench/tesbench/realize/cpu_design/cpu_design.srcs/sources_1/ip/cpuclk/cpuclk.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'C:/Users/lenovo/Desktop/7.8-2/tesbench/tesbench/realize/cpu_design/cpu_design.srcs/sources_1/ip/cpuclk/cpuclk.xci'
export_simulation -of_objects [get_files C:/Users/lenovo/Desktop/7.8-2/tesbench/tesbench/realize/cpu_design/cpu_design.srcs/sources_1/ip/cpuclk/cpuclk.xci] -directory C:/Users/lenovo/Desktop/7.8-2/tesbench/tesbench/realize/cpu_design/cpu_design.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/lenovo/Desktop/7.8-2/tesbench/tesbench/realize/cpu_design/cpu_design.ip_user_files -ipstatic_source_dir C:/Users/lenovo/Desktop/7.8-2/tesbench/tesbench/realize/cpu_design/cpu_design.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/lenovo/Desktop/7.8-2/tesbench/tesbench/realize/cpu_design/cpu_design.cache/compile_simlib/modelsim} {questa=C:/Users/lenovo/Desktop/7.8-2/tesbench/tesbench/realize/cpu_design/cpu_design.cache/compile_simlib/questa} {riviera=C:/Users/lenovo/Desktop/7.8-2/tesbench/tesbench/realize/cpu_design/cpu_design.cache/compile_simlib/riviera} {activehdl=C:/Users/lenovo/Desktop/7.8-2/tesbench/tesbench/realize/cpu_design/cpu_design.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 16
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/lenovo/Desktop/7.8-2/tesbench/tesbench/realize/cpu_design/cpu_design.srcs/sources_1/ip/cpuclk/cpuclk.xci' is already up-to-date
[Fri Jul  8 17:18:33 2022] Launched synth_1...
Run output will be captured here: C:/Users/lenovo/Desktop/7.8-2/tesbench/tesbench/realize/cpu_design/cpu_design.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 16
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/lenovo/Desktop/7.8-2/tesbench/tesbench/realize/cpu_design/cpu_design.srcs/sources_1/ip/cpuclk/cpuclk.xci' is already up-to-date
[Fri Jul  8 17:20:14 2022] Launched synth_1...
Run output will be captured here: C:/Users/lenovo/Desktop/7.8-2/tesbench/tesbench/realize/cpu_design/cpu_design.runs/synth_1/runme.log
launch_runs impl_1 -jobs 16
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/lenovo/Desktop/7.8-2/tesbench/tesbench/realize/cpu_design/cpu_design.srcs/sources_1/ip/cpuclk/cpuclk.xci' is already up-to-date
[Fri Jul  8 17:21:38 2022] Launched impl_1...
Run output will be captured here: C:/Users/lenovo/Desktop/7.8-2/tesbench/tesbench/realize/cpu_design/cpu_design.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 16
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/lenovo/Desktop/7.8-2/tesbench/tesbench/realize/cpu_design/cpu_design.srcs/sources_1/ip/cpuclk/cpuclk.xci' is already up-to-date
[Fri Jul  8 17:27:23 2022] Launched impl_1...
Run output will be captured here: C:/Users/lenovo/Desktop/7.8-2/tesbench/tesbench/realize/cpu_design/cpu_design.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/Port_#0006.Hub_#0001
set_property PROGRAM.FILE {C:/Users/lenovo/Desktop/7.8-2/tesbench/tesbench/realize/cpu_design/cpu_design.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/lenovo/Desktop/7.8-2/tesbench/tesbench/realize/cpu_design/cpu_design.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2040.266 ; gain = 0.711
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/Port_#0006.Hub_#0001
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/Port_#0006.Hub_#0001
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/Port_#0006.Hub_#0001
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/Port_#0006.Hub_#0001
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/Port_#0006.Hub_#0001
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/Port_#0006.Hub_#0001
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/Port_#0006.Hub_#0001
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/Port_#0006.Hub_#0001
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/Port_#0006.Hub_#0001
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/Port_#0006.Hub_#0001
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-514] HW Server shutdown. Disconnecting from server: localhost:3121
exit
INFO: [Common 17-206] Exiting Vivado at Fri Jul  8 18:07:56 2022...
