
baremetal_CM7.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001980  08000298  08000298  00010298  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000010  08001c18  08001c18  00011c18  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08001c28  08001c28  00020010  2**0
                  CONTENTS
  4 .ARM          00000000  08001c28  08001c28  00020010  2**0
                  CONTENTS
  5 .preinit_array 00000000  08001c28  08001c28  00020010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08001c28  08001c28  00011c28  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08001c2c  08001c2c  00011c2c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000010  24000000  08001c30  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000020  24000010  08001c40  00020010  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  24000030  08001c40  00020030  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  00020010  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000ee76  00000000  00000000  0002003e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001e73  00000000  00000000  0002eeb4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000006d0  00000000  00000000  00030d28  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000618  00000000  00000000  000313f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00037200  00000000  00000000  00031a10  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00007f71  00000000  00000000  00068c10  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0016d1a7  00000000  00000000  00070b81  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  001ddd28  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001980  00000000  00000000  001ddd7c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000298 <__do_global_dtors_aux>:
 8000298:	b510      	push	{r4, lr}
 800029a:	4c05      	ldr	r4, [pc, #20]	; (80002b0 <__do_global_dtors_aux+0x18>)
 800029c:	7823      	ldrb	r3, [r4, #0]
 800029e:	b933      	cbnz	r3, 80002ae <__do_global_dtors_aux+0x16>
 80002a0:	4b04      	ldr	r3, [pc, #16]	; (80002b4 <__do_global_dtors_aux+0x1c>)
 80002a2:	b113      	cbz	r3, 80002aa <__do_global_dtors_aux+0x12>
 80002a4:	4804      	ldr	r0, [pc, #16]	; (80002b8 <__do_global_dtors_aux+0x20>)
 80002a6:	f3af 8000 	nop.w
 80002aa:	2301      	movs	r3, #1
 80002ac:	7023      	strb	r3, [r4, #0]
 80002ae:	bd10      	pop	{r4, pc}
 80002b0:	24000010 	.word	0x24000010
 80002b4:	00000000 	.word	0x00000000
 80002b8:	08001c00 	.word	0x08001c00

080002bc <frame_dummy>:
 80002bc:	b508      	push	{r3, lr}
 80002be:	4b03      	ldr	r3, [pc, #12]	; (80002cc <frame_dummy+0x10>)
 80002c0:	b11b      	cbz	r3, 80002ca <frame_dummy+0xe>
 80002c2:	4903      	ldr	r1, [pc, #12]	; (80002d0 <frame_dummy+0x14>)
 80002c4:	4803      	ldr	r0, [pc, #12]	; (80002d4 <frame_dummy+0x18>)
 80002c6:	f3af 8000 	nop.w
 80002ca:	bd08      	pop	{r3, pc}
 80002cc:	00000000 	.word	0x00000000
 80002d0:	24000014 	.word	0x24000014
 80002d4:	08001c00 	.word	0x08001c00

080002d8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80002d8:	b480      	push	{r7}
 80002da:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80002dc:	4b3f      	ldr	r3, [pc, #252]	; (80003dc <SystemInit+0x104>)
 80002de:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80002e2:	4a3e      	ldr	r2, [pc, #248]	; (80003dc <SystemInit+0x104>)
 80002e4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80002e8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

    /*SEVONPEND enabled so that an interrupt coming from the CPU(n) interrupt signal is
     detectable by the CPU after a WFI/WFE instruction.*/
 SCB->SCR |= SCB_SCR_SEVONPEND_Msk;
 80002ec:	4b3b      	ldr	r3, [pc, #236]	; (80003dc <SystemInit+0x104>)
 80002ee:	691b      	ldr	r3, [r3, #16]
 80002f0:	4a3a      	ldr	r2, [pc, #232]	; (80003dc <SystemInit+0x104>)
 80002f2:	f043 0310 	orr.w	r3, r3, #16
 80002f6:	6113      	str	r3, [r2, #16]

#ifdef CORE_CM7
  /* Reset the RCC clock configuration to the default reset state ------------*/
   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80002f8:	4b39      	ldr	r3, [pc, #228]	; (80003e0 <SystemInit+0x108>)
 80002fa:	681b      	ldr	r3, [r3, #0]
 80002fc:	f003 030f 	and.w	r3, r3, #15
 8000300:	2b06      	cmp	r3, #6
 8000302:	d807      	bhi.n	8000314 <SystemInit+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
	MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000304:	4b36      	ldr	r3, [pc, #216]	; (80003e0 <SystemInit+0x108>)
 8000306:	681b      	ldr	r3, [r3, #0]
 8000308:	f023 030f 	bic.w	r3, r3, #15
 800030c:	4a34      	ldr	r2, [pc, #208]	; (80003e0 <SystemInit+0x108>)
 800030e:	f043 0307 	orr.w	r3, r3, #7
 8000312:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8000314:	4b33      	ldr	r3, [pc, #204]	; (80003e4 <SystemInit+0x10c>)
 8000316:	681b      	ldr	r3, [r3, #0]
 8000318:	4a32      	ldr	r2, [pc, #200]	; (80003e4 <SystemInit+0x10c>)
 800031a:	f043 0301 	orr.w	r3, r3, #1
 800031e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000320:	4b30      	ldr	r3, [pc, #192]	; (80003e4 <SystemInit+0x10c>)
 8000322:	2200      	movs	r2, #0
 8000324:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, RC48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8000326:	4b2f      	ldr	r3, [pc, #188]	; (80003e4 <SystemInit+0x10c>)
 8000328:	681a      	ldr	r2, [r3, #0]
 800032a:	492e      	ldr	r1, [pc, #184]	; (80003e4 <SystemInit+0x10c>)
 800032c:	4b2e      	ldr	r3, [pc, #184]	; (80003e8 <SystemInit+0x110>)
 800032e:	4013      	ands	r3, r2
 8000330:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000332:	4b2b      	ldr	r3, [pc, #172]	; (80003e0 <SystemInit+0x108>)
 8000334:	681b      	ldr	r3, [r3, #0]
 8000336:	f003 0308 	and.w	r3, r3, #8
 800033a:	2b00      	cmp	r3, #0
 800033c:	d007      	beq.n	800034e <SystemInit+0x76>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
	MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 800033e:	4b28      	ldr	r3, [pc, #160]	; (80003e0 <SystemInit+0x108>)
 8000340:	681b      	ldr	r3, [r3, #0]
 8000342:	f023 030f 	bic.w	r3, r3, #15
 8000346:	4a26      	ldr	r2, [pc, #152]	; (80003e0 <SystemInit+0x108>)
 8000348:	f043 0307 	orr.w	r3, r3, #7
 800034c:	6013      	str	r3, [r2, #0]
  }

  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 800034e:	4b25      	ldr	r3, [pc, #148]	; (80003e4 <SystemInit+0x10c>)
 8000350:	2200      	movs	r2, #0
 8000352:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8000354:	4b23      	ldr	r3, [pc, #140]	; (80003e4 <SystemInit+0x10c>)
 8000356:	2200      	movs	r2, #0
 8000358:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 800035a:	4b22      	ldr	r3, [pc, #136]	; (80003e4 <SystemInit+0x10c>)
 800035c:	2200      	movs	r2, #0
 800035e:	621a      	str	r2, [r3, #32]

  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8000360:	4b20      	ldr	r3, [pc, #128]	; (80003e4 <SystemInit+0x10c>)
 8000362:	4a22      	ldr	r2, [pc, #136]	; (80003ec <SystemInit+0x114>)
 8000364:	629a      	str	r2, [r3, #40]	; 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8000366:	4b1f      	ldr	r3, [pc, #124]	; (80003e4 <SystemInit+0x10c>)
 8000368:	4a21      	ldr	r2, [pc, #132]	; (80003f0 <SystemInit+0x118>)
 800036a:	62da      	str	r2, [r3, #44]	; 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 800036c:	4b1d      	ldr	r3, [pc, #116]	; (80003e4 <SystemInit+0x10c>)
 800036e:	4a21      	ldr	r2, [pc, #132]	; (80003f4 <SystemInit+0x11c>)
 8000370:	631a      	str	r2, [r3, #48]	; 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8000372:	4b1c      	ldr	r3, [pc, #112]	; (80003e4 <SystemInit+0x10c>)
 8000374:	2200      	movs	r2, #0
 8000376:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8000378:	4b1a      	ldr	r3, [pc, #104]	; (80003e4 <SystemInit+0x10c>)
 800037a:	4a1e      	ldr	r2, [pc, #120]	; (80003f4 <SystemInit+0x11c>)
 800037c:	639a      	str	r2, [r3, #56]	; 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 800037e:	4b19      	ldr	r3, [pc, #100]	; (80003e4 <SystemInit+0x10c>)
 8000380:	2200      	movs	r2, #0
 8000382:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8000384:	4b17      	ldr	r3, [pc, #92]	; (80003e4 <SystemInit+0x10c>)
 8000386:	4a1b      	ldr	r2, [pc, #108]	; (80003f4 <SystemInit+0x11c>)
 8000388:	641a      	str	r2, [r3, #64]	; 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 800038a:	4b16      	ldr	r3, [pc, #88]	; (80003e4 <SystemInit+0x10c>)
 800038c:	2200      	movs	r2, #0
 800038e:	645a      	str	r2, [r3, #68]	; 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000390:	4b14      	ldr	r3, [pc, #80]	; (80003e4 <SystemInit+0x10c>)
 8000392:	681b      	ldr	r3, [r3, #0]
 8000394:	4a13      	ldr	r2, [pc, #76]	; (80003e4 <SystemInit+0x10c>)
 8000396:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800039a:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 800039c:	4b11      	ldr	r3, [pc, #68]	; (80003e4 <SystemInit+0x10c>)
 800039e:	2200      	movs	r2, #0
 80003a0:	661a      	str	r2, [r3, #96]	; 0x60

  /* Enable CortexM7 HSEM EXTI line (line 78)*/
  EXTI_D2->EMR3 |= 0x4000UL;
 80003a2:	4b15      	ldr	r3, [pc, #84]	; (80003f8 <SystemInit+0x120>)
 80003a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80003a6:	4a14      	ldr	r2, [pc, #80]	; (80003f8 <SystemInit+0x120>)
 80003a8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80003ac:	6253      	str	r3, [r2, #36]	; 0x24


  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 80003ae:	4b13      	ldr	r3, [pc, #76]	; (80003fc <SystemInit+0x124>)
 80003b0:	681a      	ldr	r2, [r3, #0]
 80003b2:	4b13      	ldr	r3, [pc, #76]	; (8000400 <SystemInit+0x128>)
 80003b4:	4013      	ands	r3, r2
 80003b6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80003ba:	d202      	bcs.n	80003c2 <SystemInit+0xea>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 80003bc:	4b11      	ldr	r3, [pc, #68]	; (8000404 <SystemInit+0x12c>)
 80003be:	2201      	movs	r2, #1
 80003c0:	601a      	str	r2, [r3, #0]
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 80003c2:	4b11      	ldr	r3, [pc, #68]	; (8000408 <SystemInit+0x130>)
 80003c4:	f243 02d2 	movw	r2, #12498	; 0x30d2
 80003c8:	601a      	str	r2, [r3, #0]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = D1_AXISRAM_BASE  | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM */
#else
  SCB->VTOR = FLASH_BANK1_BASE | VECT_TAB_OFFSET;       /* Vector Table Relocation in Internal FLASH */
 80003ca:	4b04      	ldr	r3, [pc, #16]	; (80003dc <SystemInit+0x104>)
 80003cc:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80003d0:	609a      	str	r2, [r3, #8]
#else
#error Please #define CORE_CM4 or CORE_CM7
#endif
#endif

}
 80003d2:	bf00      	nop
 80003d4:	46bd      	mov	sp, r7
 80003d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003da:	4770      	bx	lr
 80003dc:	e000ed00 	.word	0xe000ed00
 80003e0:	52002000 	.word	0x52002000
 80003e4:	58024400 	.word	0x58024400
 80003e8:	eaf6ed7f 	.word	0xeaf6ed7f
 80003ec:	02020200 	.word	0x02020200
 80003f0:	01ff0000 	.word	0x01ff0000
 80003f4:	01010280 	.word	0x01010280
 80003f8:	580000c0 	.word	0x580000c0
 80003fc:	5c001000 	.word	0x5c001000
 8000400:	ffff0000 	.word	0xffff0000
 8000404:	51008108 	.word	0x51008108
 8000408:	52004000 	.word	0x52004000

0800040c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 800040c:	b480      	push	{r7}
 800040e:	b083      	sub	sp, #12
 8000410:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000412:	4b12      	ldr	r3, [pc, #72]	; (800045c <MX_DMA_Init+0x50>)
 8000414:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8000418:	4a10      	ldr	r2, [pc, #64]	; (800045c <MX_DMA_Init+0x50>)
 800041a:	f043 0301 	orr.w	r3, r3, #1
 800041e:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8000422:	4b0e      	ldr	r3, [pc, #56]	; (800045c <MX_DMA_Init+0x50>)
 8000424:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8000428:	f003 0301 	and.w	r3, r3, #1
 800042c:	607b      	str	r3, [r7, #4]
 800042e:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA2_CLK_ENABLE();
 8000430:	4b0a      	ldr	r3, [pc, #40]	; (800045c <MX_DMA_Init+0x50>)
 8000432:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8000436:	4a09      	ldr	r2, [pc, #36]	; (800045c <MX_DMA_Init+0x50>)
 8000438:	f043 0302 	orr.w	r3, r3, #2
 800043c:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8000440:	4b06      	ldr	r3, [pc, #24]	; (800045c <MX_DMA_Init+0x50>)
 8000442:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8000446:	f003 0302 	and.w	r3, r3, #2
 800044a:	603b      	str	r3, [r7, #0]
 800044c:	683b      	ldr	r3, [r7, #0]

}
 800044e:	bf00      	nop
 8000450:	370c      	adds	r7, #12
 8000452:	46bd      	mov	sp, r7
 8000454:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000458:	4770      	bx	lr
 800045a:	bf00      	nop
 800045c:	58024400 	.word	0x58024400

08000460 <MX_GPIO_Init>:
/** Configure pins
     PH0-OSC_IN (PH0)   ------> RCC_OSC_IN
     PH1-OSC_OUT (PH1)   ------> RCC_OSC_OUT
*/
void MX_GPIO_Init(void)
{
 8000460:	b480      	push	{r7}
 8000462:	b083      	sub	sp, #12
 8000464:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000466:	4b0a      	ldr	r3, [pc, #40]	; (8000490 <MX_GPIO_Init+0x30>)
 8000468:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800046c:	4a08      	ldr	r2, [pc, #32]	; (8000490 <MX_GPIO_Init+0x30>)
 800046e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000472:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000476:	4b06      	ldr	r3, [pc, #24]	; (8000490 <MX_GPIO_Init+0x30>)
 8000478:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800047c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000480:	607b      	str	r3, [r7, #4]
 8000482:	687b      	ldr	r3, [r7, #4]

}
 8000484:	bf00      	nop
 8000486:	370c      	adds	r7, #12
 8000488:	46bd      	mov	sp, r7
 800048a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800048e:	4770      	bx	lr
 8000490:	58024400 	.word	0x58024400

08000494 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000494:	b580      	push	{r7, lr}
 8000496:	b086      	sub	sp, #24
 8000498:	af00      	add	r7, sp, #0
/* USER CODE BEGIN Boot_Mode_Sequence_0 */
  int32_t timeout;
/* USER CODE END Boot_Mode_Sequence_0 */

  /* MPU Configuration--------------------------------------------------------*/
 MPU_Config();
 800049a:	f000 f91f 	bl	80006dc <MPU_Config>
  \details Turns on I-Cache
  */
__STATIC_FORCEINLINE void SCB_EnableICache (void)
{
  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 800049e:	4b50      	ldr	r3, [pc, #320]	; (80005e0 <main+0x14c>)
 80004a0:	695b      	ldr	r3, [r3, #20]
 80004a2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80004a6:	2b00      	cmp	r3, #0
 80004a8:	d11b      	bne.n	80004e2 <main+0x4e>
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80004aa:	f3bf 8f4f 	dsb	sy
}
 80004ae:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80004b0:	f3bf 8f6f 	isb	sy
}
 80004b4:	bf00      	nop

    __DSB();
    __ISB();
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 80004b6:	4b4a      	ldr	r3, [pc, #296]	; (80005e0 <main+0x14c>)
 80004b8:	2200      	movs	r2, #0
 80004ba:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 80004be:	f3bf 8f4f 	dsb	sy
}
 80004c2:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80004c4:	f3bf 8f6f 	isb	sy
}
 80004c8:	bf00      	nop
    __DSB();
    __ISB();
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 80004ca:	4b45      	ldr	r3, [pc, #276]	; (80005e0 <main+0x14c>)
 80004cc:	695b      	ldr	r3, [r3, #20]
 80004ce:	4a44      	ldr	r2, [pc, #272]	; (80005e0 <main+0x14c>)
 80004d0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80004d4:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 80004d6:	f3bf 8f4f 	dsb	sy
}
 80004da:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80004dc:	f3bf 8f6f 	isb	sy
}
 80004e0:	e000      	b.n	80004e4 <main+0x50>
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 80004e2:	bf00      	nop
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
 80004e4:	4b3e      	ldr	r3, [pc, #248]	; (80005e0 <main+0x14c>)
 80004e6:	695b      	ldr	r3, [r3, #20]
 80004e8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80004ec:	2b00      	cmp	r3, #0
 80004ee:	d138      	bne.n	8000562 <main+0xce>

    SCB->CSSELR = 0U;                       /* select Level 1 data cache */
 80004f0:	4b3b      	ldr	r3, [pc, #236]	; (80005e0 <main+0x14c>)
 80004f2:	2200      	movs	r2, #0
 80004f4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 80004f8:	f3bf 8f4f 	dsb	sy
}
 80004fc:	bf00      	nop
    __DSB();

    ccsidr = SCB->CCSIDR;
 80004fe:	4b38      	ldr	r3, [pc, #224]	; (80005e0 <main+0x14c>)
 8000500:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8000504:	613b      	str	r3, [r7, #16]

                                            /* invalidate D-Cache */
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 8000506:	693b      	ldr	r3, [r7, #16]
 8000508:	0b5b      	lsrs	r3, r3, #13
 800050a:	f3c3 030e 	ubfx	r3, r3, #0, #15
 800050e:	60fb      	str	r3, [r7, #12]
    do {
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 8000510:	693b      	ldr	r3, [r7, #16]
 8000512:	08db      	lsrs	r3, r3, #3
 8000514:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8000518:	60bb      	str	r3, [r7, #8]
      do {
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 800051a:	68fb      	ldr	r3, [r7, #12]
 800051c:	015a      	lsls	r2, r3, #5
 800051e:	f643 73e0 	movw	r3, #16352	; 0x3fe0
 8000522:	4013      	ands	r3, r2
                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
 8000524:	68ba      	ldr	r2, [r7, #8]
 8000526:	0792      	lsls	r2, r2, #30
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8000528:	492d      	ldr	r1, [pc, #180]	; (80005e0 <main+0x14c>)
 800052a:	4313      	orrs	r3, r2
 800052c:	f8c1 3260 	str.w	r3, [r1, #608]	; 0x260
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (ways-- != 0U);
 8000530:	68bb      	ldr	r3, [r7, #8]
 8000532:	1e5a      	subs	r2, r3, #1
 8000534:	60ba      	str	r2, [r7, #8]
 8000536:	2b00      	cmp	r3, #0
 8000538:	d1ef      	bne.n	800051a <main+0x86>
    } while(sets-- != 0U);
 800053a:	68fb      	ldr	r3, [r7, #12]
 800053c:	1e5a      	subs	r2, r3, #1
 800053e:	60fa      	str	r2, [r7, #12]
 8000540:	2b00      	cmp	r3, #0
 8000542:	d1e5      	bne.n	8000510 <main+0x7c>
  __ASM volatile ("dsb 0xF":::"memory");
 8000544:	f3bf 8f4f 	dsb	sy
}
 8000548:	bf00      	nop
    __DSB();

    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 800054a:	4b25      	ldr	r3, [pc, #148]	; (80005e0 <main+0x14c>)
 800054c:	695b      	ldr	r3, [r3, #20]
 800054e:	4a24      	ldr	r2, [pc, #144]	; (80005e0 <main+0x14c>)
 8000550:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000554:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8000556:	f3bf 8f4f 	dsb	sy
}
 800055a:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800055c:	f3bf 8f6f 	isb	sy
}
 8000560:	e000      	b.n	8000564 <main+0xd0>
    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
 8000562:	bf00      	nop
  /* Enable D-Cache---------------------------------------------------------*/
  SCB_EnableDCache();

/* USER CODE BEGIN Boot_Mode_Sequence_1 */
  /* Wait until CPU2 boots and enters in stop mode or timeout*/
  timeout = 0xFFFF;
 8000564:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000568:	617b      	str	r3, [r7, #20]
//  while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) != RESET) && (timeout-- > 0));
//  if ( timeout < 0 )
//  {
//  Error_Handler();
//  }
  while(__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) != RESET) { asm("NOP"); }
 800056a:	e000      	b.n	800056e <main+0xda>
 800056c:	bf00      	nop
 800056e:	4b1d      	ldr	r3, [pc, #116]	; (80005e4 <main+0x150>)
 8000570:	681b      	ldr	r3, [r3, #0]
 8000572:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8000576:	2b00      	cmp	r3, #0
 8000578:	d1f8      	bne.n	800056c <main+0xd8>
/* USER CODE END Boot_Mode_Sequence_1 */
  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800057a:	f000 f94f 	bl	800081c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800057e:	f000 f833 	bl	80005e8 <SystemClock_Config>
/* USER CODE BEGIN Boot_Mode_Sequence_2 */
/* When system initialization is finished, Cortex-M7 will release Cortex-M4 by means of
HSEM notification */
/*HW semaphore Clock enable*/
__HAL_RCC_HSEM_CLK_ENABLE();
 8000582:	4b18      	ldr	r3, [pc, #96]	; (80005e4 <main+0x150>)
 8000584:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000588:	4a16      	ldr	r2, [pc, #88]	; (80005e4 <main+0x150>)
 800058a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800058e:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000592:	4b14      	ldr	r3, [pc, #80]	; (80005e4 <main+0x150>)
 8000594:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000598:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800059c:	607b      	str	r3, [r7, #4]
 800059e:	687b      	ldr	r3, [r7, #4]
/*Take HSEM */
HAL_HSEM_FastTake(HSEM_ID_0);
 80005a0:	2000      	movs	r0, #0
 80005a2:	f000 fb39 	bl	8000c18 <HAL_HSEM_FastTake>
/*Release HSEM in order to notify the CPU2(CM4)*/
HAL_HSEM_Release(HSEM_ID_0,0);
 80005a6:	2100      	movs	r1, #0
 80005a8:	2000      	movs	r0, #0
 80005aa:	f000 fb4f 	bl	8000c4c <HAL_HSEM_Release>
/* wait until CPU2 wakes up from stop mode */
timeout = 0xFFFF;
 80005ae:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80005b2:	617b      	str	r3, [r7, #20]
while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) == RESET) && (timeout-- > 0));
 80005b4:	bf00      	nop
 80005b6:	4b0b      	ldr	r3, [pc, #44]	; (80005e4 <main+0x150>)
 80005b8:	681b      	ldr	r3, [r3, #0]
 80005ba:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80005be:	2b00      	cmp	r3, #0
 80005c0:	d104      	bne.n	80005cc <main+0x138>
 80005c2:	697b      	ldr	r3, [r7, #20]
 80005c4:	1e5a      	subs	r2, r3, #1
 80005c6:	617a      	str	r2, [r7, #20]
 80005c8:	2b00      	cmp	r3, #0
 80005ca:	dcf4      	bgt.n	80005b6 <main+0x122>
if ( timeout < 0 )
 80005cc:	697b      	ldr	r3, [r7, #20]
 80005ce:	2b00      	cmp	r3, #0
 80005d0:	da01      	bge.n	80005d6 <main+0x142>
{
Error_Handler();
 80005d2:	f000 f8b0 	bl	8000736 <Error_Handler>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005d6:	f7ff ff43 	bl	8000460 <MX_GPIO_Init>
  MX_DMA_Init();
 80005da:	f7ff ff17 	bl	800040c <MX_DMA_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80005de:	e7fe      	b.n	80005de <main+0x14a>
 80005e0:	e000ed00 	.word	0xe000ed00
 80005e4:	58024400 	.word	0x58024400

080005e8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80005e8:	b580      	push	{r7, lr}
 80005ea:	b09c      	sub	sp, #112	; 0x70
 80005ec:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80005ee:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80005f2:	224c      	movs	r2, #76	; 0x4c
 80005f4:	2100      	movs	r1, #0
 80005f6:	4618      	mov	r0, r3
 80005f8:	f001 fafa 	bl	8001bf0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80005fc:	1d3b      	adds	r3, r7, #4
 80005fe:	2220      	movs	r2, #32
 8000600:	2100      	movs	r1, #0
 8000602:	4618      	mov	r0, r3
 8000604:	f001 faf4 	bl	8001bf0 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8000608:	2002      	movs	r0, #2
 800060a:	f000 fb33 	bl	8000c74 <HAL_PWREx_ConfigSupply>
  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 800060e:	2300      	movs	r3, #0
 8000610:	603b      	str	r3, [r7, #0]
 8000612:	4b30      	ldr	r3, [pc, #192]	; (80006d4 <SystemClock_Config+0xec>)
 8000614:	699b      	ldr	r3, [r3, #24]
 8000616:	4a2f      	ldr	r2, [pc, #188]	; (80006d4 <SystemClock_Config+0xec>)
 8000618:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800061c:	6193      	str	r3, [r2, #24]
 800061e:	4b2d      	ldr	r3, [pc, #180]	; (80006d4 <SystemClock_Config+0xec>)
 8000620:	699b      	ldr	r3, [r3, #24]
 8000622:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000626:	603b      	str	r3, [r7, #0]
 8000628:	4b2b      	ldr	r3, [pc, #172]	; (80006d8 <SystemClock_Config+0xf0>)
 800062a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800062c:	4a2a      	ldr	r2, [pc, #168]	; (80006d8 <SystemClock_Config+0xf0>)
 800062e:	f043 0301 	orr.w	r3, r3, #1
 8000632:	62d3      	str	r3, [r2, #44]	; 0x2c
 8000634:	4b28      	ldr	r3, [pc, #160]	; (80006d8 <SystemClock_Config+0xf0>)
 8000636:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000638:	f003 0301 	and.w	r3, r3, #1
 800063c:	603b      	str	r3, [r7, #0]
 800063e:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000640:	bf00      	nop
 8000642:	4b24      	ldr	r3, [pc, #144]	; (80006d4 <SystemClock_Config+0xec>)
 8000644:	699b      	ldr	r3, [r3, #24]
 8000646:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800064a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800064e:	d1f8      	bne.n	8000642 <SystemClock_Config+0x5a>
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000650:	2301      	movs	r3, #1
 8000652:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000654:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000658:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800065a:	2302      	movs	r3, #2
 800065c:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800065e:	2302      	movs	r3, #2
 8000660:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000662:	2301      	movs	r3, #1
 8000664:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLN = 60;
 8000666:	233c      	movs	r3, #60	; 0x3c
 8000668:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 800066a:	2302      	movs	r3, #2
 800066c:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLQ = 5;
 800066e:	2305      	movs	r3, #5
 8000670:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000672:	2302      	movs	r3, #2
 8000674:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8000676:	230c      	movs	r3, #12
 8000678:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 800067a:	2300      	movs	r3, #0
 800067c:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 800067e:	2300      	movs	r3, #0
 8000680:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000682:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000686:	4618      	mov	r0, r3
 8000688:	f000 fb4e 	bl	8000d28 <HAL_RCC_OscConfig>
 800068c:	4603      	mov	r3, r0
 800068e:	2b00      	cmp	r3, #0
 8000690:	d001      	beq.n	8000696 <SystemClock_Config+0xae>
  {
    Error_Handler();
 8000692:	f000 f850 	bl	8000736 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000696:	233f      	movs	r3, #63	; 0x3f
 8000698:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800069a:	2303      	movs	r3, #3
 800069c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 800069e:	2300      	movs	r3, #0
 80006a0:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 80006a2:	2308      	movs	r3, #8
 80006a4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 80006a6:	2340      	movs	r3, #64	; 0x40
 80006a8:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 80006aa:	2340      	movs	r3, #64	; 0x40
 80006ac:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 80006ae:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80006b2:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 80006b4:	2340      	movs	r3, #64	; 0x40
 80006b6:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80006b8:	1d3b      	adds	r3, r7, #4
 80006ba:	2104      	movs	r1, #4
 80006bc:	4618      	mov	r0, r3
 80006be:	f000 ff43 	bl	8001548 <HAL_RCC_ClockConfig>
 80006c2:	4603      	mov	r3, r0
 80006c4:	2b00      	cmp	r3, #0
 80006c6:	d001      	beq.n	80006cc <SystemClock_Config+0xe4>
  {
    Error_Handler();
 80006c8:	f000 f835 	bl	8000736 <Error_Handler>
  }
}
 80006cc:	bf00      	nop
 80006ce:	3770      	adds	r7, #112	; 0x70
 80006d0:	46bd      	mov	sp, r7
 80006d2:	bd80      	pop	{r7, pc}
 80006d4:	58024800 	.word	0x58024800
 80006d8:	58000400 	.word	0x58000400

080006dc <MPU_Config>:
/* USER CODE END 4 */

/* MPU Configuration */

void MPU_Config(void)
{
 80006dc:	b580      	push	{r7, lr}
 80006de:	b084      	sub	sp, #16
 80006e0:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 80006e2:	463b      	mov	r3, r7
 80006e4:	2200      	movs	r2, #0
 80006e6:	601a      	str	r2, [r3, #0]
 80006e8:	605a      	str	r2, [r3, #4]
 80006ea:	609a      	str	r2, [r3, #8]
 80006ec:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 80006ee:	f000 fa17 	bl	8000b20 <HAL_MPU_Disable>
  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 80006f2:	2301      	movs	r3, #1
 80006f4:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 80006f6:	2300      	movs	r3, #0
 80006f8:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x24000000;
 80006fa:	f04f 5310 	mov.w	r3, #603979776	; 0x24000000
 80006fe:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_512KB;
 8000700:	2312      	movs	r3, #18
 8000702:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x0;
 8000704:	2300      	movs	r3, #0
 8000706:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 8000708:	2300      	movs	r3, #0
 800070a:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_FULL_ACCESS;
 800070c:	2303      	movs	r3, #3
 800070e:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_ENABLE;
 8000710:	2300      	movs	r3, #0
 8000712:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_NOT_SHAREABLE;
 8000714:	2300      	movs	r3, #0
 8000716:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 8000718:	2300      	movs	r3, #0
 800071a:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 800071c:	2300      	movs	r3, #0
 800071e:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8000720:	463b      	mov	r3, r7
 8000722:	4618      	mov	r0, r3
 8000724:	f000 fa34 	bl	8000b90 <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 8000728:	2004      	movs	r0, #4
 800072a:	f000 fa11 	bl	8000b50 <HAL_MPU_Enable>

}
 800072e:	bf00      	nop
 8000730:	3710      	adds	r7, #16
 8000732:	46bd      	mov	sp, r7
 8000734:	bd80      	pop	{r7, pc}

08000736 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000736:	b480      	push	{r7}
 8000738:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 800073a:	b672      	cpsid	i
}
 800073c:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800073e:	e7fe      	b.n	800073e <Error_Handler+0x8>

08000740 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000740:	b480      	push	{r7}
 8000742:	b083      	sub	sp, #12
 8000744:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000746:	4b0a      	ldr	r3, [pc, #40]	; (8000770 <HAL_MspInit+0x30>)
 8000748:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800074c:	4a08      	ldr	r2, [pc, #32]	; (8000770 <HAL_MspInit+0x30>)
 800074e:	f043 0302 	orr.w	r3, r3, #2
 8000752:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8000756:	4b06      	ldr	r3, [pc, #24]	; (8000770 <HAL_MspInit+0x30>)
 8000758:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800075c:	f003 0302 	and.w	r3, r3, #2
 8000760:	607b      	str	r3, [r7, #4]
 8000762:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000764:	bf00      	nop
 8000766:	370c      	adds	r7, #12
 8000768:	46bd      	mov	sp, r7
 800076a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800076e:	4770      	bx	lr
 8000770:	58024400 	.word	0x58024400

08000774 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000774:	b480      	push	{r7}
 8000776:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000778:	e7fe      	b.n	8000778 <NMI_Handler+0x4>

0800077a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800077a:	b480      	push	{r7}
 800077c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800077e:	e7fe      	b.n	800077e <HardFault_Handler+0x4>

08000780 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000780:	b480      	push	{r7}
 8000782:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000784:	e7fe      	b.n	8000784 <MemManage_Handler+0x4>

08000786 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000786:	b480      	push	{r7}
 8000788:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800078a:	e7fe      	b.n	800078a <BusFault_Handler+0x4>

0800078c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800078c:	b480      	push	{r7}
 800078e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000790:	e7fe      	b.n	8000790 <UsageFault_Handler+0x4>

08000792 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000792:	b480      	push	{r7}
 8000794:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000796:	bf00      	nop
 8000798:	46bd      	mov	sp, r7
 800079a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800079e:	4770      	bx	lr

080007a0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80007a0:	b480      	push	{r7}
 80007a2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80007a4:	bf00      	nop
 80007a6:	46bd      	mov	sp, r7
 80007a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007ac:	4770      	bx	lr

080007ae <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80007ae:	b480      	push	{r7}
 80007b0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80007b2:	bf00      	nop
 80007b4:	46bd      	mov	sp, r7
 80007b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007ba:	4770      	bx	lr

080007bc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80007bc:	b580      	push	{r7, lr}
 80007be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80007c0:	f000 f89e 	bl	8000900 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80007c4:	bf00      	nop
 80007c6:	bd80      	pop	{r7, pc}

080007c8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 80007c8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000800 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 80007cc:	f7ff fd84 	bl	80002d8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80007d0:	480c      	ldr	r0, [pc, #48]	; (8000804 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80007d2:	490d      	ldr	r1, [pc, #52]	; (8000808 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80007d4:	4a0d      	ldr	r2, [pc, #52]	; (800080c <LoopFillZerobss+0x1a>)
  movs r3, #0
 80007d6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80007d8:	e002      	b.n	80007e0 <LoopCopyDataInit>

080007da <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80007da:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80007dc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80007de:	3304      	adds	r3, #4

080007e0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80007e0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80007e2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80007e4:	d3f9      	bcc.n	80007da <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80007e6:	4a0a      	ldr	r2, [pc, #40]	; (8000810 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80007e8:	4c0a      	ldr	r4, [pc, #40]	; (8000814 <LoopFillZerobss+0x22>)
  movs r3, #0
 80007ea:	2300      	movs	r3, #0
  b LoopFillZerobss
 80007ec:	e001      	b.n	80007f2 <LoopFillZerobss>

080007ee <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80007ee:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80007f0:	3204      	adds	r2, #4

080007f2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80007f2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80007f4:	d3fb      	bcc.n	80007ee <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80007f6:	f001 f9d7 	bl	8001ba8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80007fa:	f7ff fe4b 	bl	8000494 <main>
  bx  lr
 80007fe:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000800:	24040000 	.word	0x24040000
  ldr r0, =_sdata
 8000804:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8000808:	24000010 	.word	0x24000010
  ldr r2, =_sidata
 800080c:	08001c30 	.word	0x08001c30
  ldr r2, =_sbss
 8000810:	24000010 	.word	0x24000010
  ldr r4, =_ebss
 8000814:	24000030 	.word	0x24000030

08000818 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000818:	e7fe      	b.n	8000818 <ADC3_IRQHandler>
	...

0800081c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800081c:	b580      	push	{r7, lr}
 800081e:	b082      	sub	sp, #8
 8000820:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000822:	2003      	movs	r0, #3
 8000824:	f000 f94a 	bl	8000abc <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8000828:	f001 f844 	bl	80018b4 <HAL_RCC_GetSysClockFreq>
 800082c:	4602      	mov	r2, r0
 800082e:	4b15      	ldr	r3, [pc, #84]	; (8000884 <HAL_Init+0x68>)
 8000830:	699b      	ldr	r3, [r3, #24]
 8000832:	0a1b      	lsrs	r3, r3, #8
 8000834:	f003 030f 	and.w	r3, r3, #15
 8000838:	4913      	ldr	r1, [pc, #76]	; (8000888 <HAL_Init+0x6c>)
 800083a:	5ccb      	ldrb	r3, [r1, r3]
 800083c:	f003 031f 	and.w	r3, r3, #31
 8000840:	fa22 f303 	lsr.w	r3, r2, r3
 8000844:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8000846:	4b0f      	ldr	r3, [pc, #60]	; (8000884 <HAL_Init+0x68>)
 8000848:	699b      	ldr	r3, [r3, #24]
 800084a:	f003 030f 	and.w	r3, r3, #15
 800084e:	4a0e      	ldr	r2, [pc, #56]	; (8000888 <HAL_Init+0x6c>)
 8000850:	5cd3      	ldrb	r3, [r2, r3]
 8000852:	f003 031f 	and.w	r3, r3, #31
 8000856:	687a      	ldr	r2, [r7, #4]
 8000858:	fa22 f303 	lsr.w	r3, r2, r3
 800085c:	4a0b      	ldr	r2, [pc, #44]	; (800088c <HAL_Init+0x70>)
 800085e:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8000860:	4a0b      	ldr	r2, [pc, #44]	; (8000890 <HAL_Init+0x74>)
 8000862:	687b      	ldr	r3, [r7, #4]
 8000864:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000866:	2000      	movs	r0, #0
 8000868:	f000 f814 	bl	8000894 <HAL_InitTick>
 800086c:	4603      	mov	r3, r0
 800086e:	2b00      	cmp	r3, #0
 8000870:	d001      	beq.n	8000876 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8000872:	2301      	movs	r3, #1
 8000874:	e002      	b.n	800087c <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8000876:	f7ff ff63 	bl	8000740 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800087a:	2300      	movs	r3, #0
}
 800087c:	4618      	mov	r0, r3
 800087e:	3708      	adds	r7, #8
 8000880:	46bd      	mov	sp, r7
 8000882:	bd80      	pop	{r7, pc}
 8000884:	58024400 	.word	0x58024400
 8000888:	08001c18 	.word	0x08001c18
 800088c:	24000004 	.word	0x24000004
 8000890:	24000000 	.word	0x24000000

08000894 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000894:	b580      	push	{r7, lr}
 8000896:	b082      	sub	sp, #8
 8000898:	af00      	add	r7, sp, #0
 800089a:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 800089c:	4b15      	ldr	r3, [pc, #84]	; (80008f4 <HAL_InitTick+0x60>)
 800089e:	781b      	ldrb	r3, [r3, #0]
 80008a0:	2b00      	cmp	r3, #0
 80008a2:	d101      	bne.n	80008a8 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 80008a4:	2301      	movs	r3, #1
 80008a6:	e021      	b.n	80008ec <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 80008a8:	4b13      	ldr	r3, [pc, #76]	; (80008f8 <HAL_InitTick+0x64>)
 80008aa:	681a      	ldr	r2, [r3, #0]
 80008ac:	4b11      	ldr	r3, [pc, #68]	; (80008f4 <HAL_InitTick+0x60>)
 80008ae:	781b      	ldrb	r3, [r3, #0]
 80008b0:	4619      	mov	r1, r3
 80008b2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80008b6:	fbb3 f3f1 	udiv	r3, r3, r1
 80008ba:	fbb2 f3f3 	udiv	r3, r2, r3
 80008be:	4618      	mov	r0, r3
 80008c0:	f000 f921 	bl	8000b06 <HAL_SYSTICK_Config>
 80008c4:	4603      	mov	r3, r0
 80008c6:	2b00      	cmp	r3, #0
 80008c8:	d001      	beq.n	80008ce <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 80008ca:	2301      	movs	r3, #1
 80008cc:	e00e      	b.n	80008ec <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80008ce:	687b      	ldr	r3, [r7, #4]
 80008d0:	2b0f      	cmp	r3, #15
 80008d2:	d80a      	bhi.n	80008ea <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80008d4:	2200      	movs	r2, #0
 80008d6:	6879      	ldr	r1, [r7, #4]
 80008d8:	f04f 30ff 	mov.w	r0, #4294967295
 80008dc:	f000 f8f9 	bl	8000ad2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80008e0:	4a06      	ldr	r2, [pc, #24]	; (80008fc <HAL_InitTick+0x68>)
 80008e2:	687b      	ldr	r3, [r7, #4]
 80008e4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80008e6:	2300      	movs	r3, #0
 80008e8:	e000      	b.n	80008ec <HAL_InitTick+0x58>
    return HAL_ERROR;
 80008ea:	2301      	movs	r3, #1
}
 80008ec:	4618      	mov	r0, r3
 80008ee:	3708      	adds	r7, #8
 80008f0:	46bd      	mov	sp, r7
 80008f2:	bd80      	pop	{r7, pc}
 80008f4:	2400000c 	.word	0x2400000c
 80008f8:	24000000 	.word	0x24000000
 80008fc:	24000008 	.word	0x24000008

08000900 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000900:	b480      	push	{r7}
 8000902:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000904:	4b06      	ldr	r3, [pc, #24]	; (8000920 <HAL_IncTick+0x20>)
 8000906:	781b      	ldrb	r3, [r3, #0]
 8000908:	461a      	mov	r2, r3
 800090a:	4b06      	ldr	r3, [pc, #24]	; (8000924 <HAL_IncTick+0x24>)
 800090c:	681b      	ldr	r3, [r3, #0]
 800090e:	4413      	add	r3, r2
 8000910:	4a04      	ldr	r2, [pc, #16]	; (8000924 <HAL_IncTick+0x24>)
 8000912:	6013      	str	r3, [r2, #0]
}
 8000914:	bf00      	nop
 8000916:	46bd      	mov	sp, r7
 8000918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800091c:	4770      	bx	lr
 800091e:	bf00      	nop
 8000920:	2400000c 	.word	0x2400000c
 8000924:	2400002c 	.word	0x2400002c

08000928 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000928:	b480      	push	{r7}
 800092a:	af00      	add	r7, sp, #0
  return uwTick;
 800092c:	4b03      	ldr	r3, [pc, #12]	; (800093c <HAL_GetTick+0x14>)
 800092e:	681b      	ldr	r3, [r3, #0]
}
 8000930:	4618      	mov	r0, r3
 8000932:	46bd      	mov	sp, r7
 8000934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000938:	4770      	bx	lr
 800093a:	bf00      	nop
 800093c:	2400002c 	.word	0x2400002c

08000940 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8000940:	b480      	push	{r7}
 8000942:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8000944:	4b03      	ldr	r3, [pc, #12]	; (8000954 <HAL_GetREVID+0x14>)
 8000946:	681b      	ldr	r3, [r3, #0]
 8000948:	0c1b      	lsrs	r3, r3, #16
}
 800094a:	4618      	mov	r0, r3
 800094c:	46bd      	mov	sp, r7
 800094e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000952:	4770      	bx	lr
 8000954:	5c001000 	.word	0x5c001000

08000958 <__NVIC_SetPriorityGrouping>:
{
 8000958:	b480      	push	{r7}
 800095a:	b085      	sub	sp, #20
 800095c:	af00      	add	r7, sp, #0
 800095e:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000960:	687b      	ldr	r3, [r7, #4]
 8000962:	f003 0307 	and.w	r3, r3, #7
 8000966:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000968:	4b0b      	ldr	r3, [pc, #44]	; (8000998 <__NVIC_SetPriorityGrouping+0x40>)
 800096a:	68db      	ldr	r3, [r3, #12]
 800096c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800096e:	68ba      	ldr	r2, [r7, #8]
 8000970:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000974:	4013      	ands	r3, r2
 8000976:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000978:	68fb      	ldr	r3, [r7, #12]
 800097a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800097c:	68bb      	ldr	r3, [r7, #8]
 800097e:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8000980:	4b06      	ldr	r3, [pc, #24]	; (800099c <__NVIC_SetPriorityGrouping+0x44>)
 8000982:	4313      	orrs	r3, r2
 8000984:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000986:	4a04      	ldr	r2, [pc, #16]	; (8000998 <__NVIC_SetPriorityGrouping+0x40>)
 8000988:	68bb      	ldr	r3, [r7, #8]
 800098a:	60d3      	str	r3, [r2, #12]
}
 800098c:	bf00      	nop
 800098e:	3714      	adds	r7, #20
 8000990:	46bd      	mov	sp, r7
 8000992:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000996:	4770      	bx	lr
 8000998:	e000ed00 	.word	0xe000ed00
 800099c:	05fa0000 	.word	0x05fa0000

080009a0 <__NVIC_GetPriorityGrouping>:
{
 80009a0:	b480      	push	{r7}
 80009a2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80009a4:	4b04      	ldr	r3, [pc, #16]	; (80009b8 <__NVIC_GetPriorityGrouping+0x18>)
 80009a6:	68db      	ldr	r3, [r3, #12]
 80009a8:	0a1b      	lsrs	r3, r3, #8
 80009aa:	f003 0307 	and.w	r3, r3, #7
}
 80009ae:	4618      	mov	r0, r3
 80009b0:	46bd      	mov	sp, r7
 80009b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009b6:	4770      	bx	lr
 80009b8:	e000ed00 	.word	0xe000ed00

080009bc <__NVIC_SetPriority>:
{
 80009bc:	b480      	push	{r7}
 80009be:	b083      	sub	sp, #12
 80009c0:	af00      	add	r7, sp, #0
 80009c2:	4603      	mov	r3, r0
 80009c4:	6039      	str	r1, [r7, #0]
 80009c6:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80009c8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80009cc:	2b00      	cmp	r3, #0
 80009ce:	db0a      	blt.n	80009e6 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80009d0:	683b      	ldr	r3, [r7, #0]
 80009d2:	b2da      	uxtb	r2, r3
 80009d4:	490c      	ldr	r1, [pc, #48]	; (8000a08 <__NVIC_SetPriority+0x4c>)
 80009d6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80009da:	0112      	lsls	r2, r2, #4
 80009dc:	b2d2      	uxtb	r2, r2
 80009de:	440b      	add	r3, r1
 80009e0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80009e4:	e00a      	b.n	80009fc <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80009e6:	683b      	ldr	r3, [r7, #0]
 80009e8:	b2da      	uxtb	r2, r3
 80009ea:	4908      	ldr	r1, [pc, #32]	; (8000a0c <__NVIC_SetPriority+0x50>)
 80009ec:	88fb      	ldrh	r3, [r7, #6]
 80009ee:	f003 030f 	and.w	r3, r3, #15
 80009f2:	3b04      	subs	r3, #4
 80009f4:	0112      	lsls	r2, r2, #4
 80009f6:	b2d2      	uxtb	r2, r2
 80009f8:	440b      	add	r3, r1
 80009fa:	761a      	strb	r2, [r3, #24]
}
 80009fc:	bf00      	nop
 80009fe:	370c      	adds	r7, #12
 8000a00:	46bd      	mov	sp, r7
 8000a02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a06:	4770      	bx	lr
 8000a08:	e000e100 	.word	0xe000e100
 8000a0c:	e000ed00 	.word	0xe000ed00

08000a10 <NVIC_EncodePriority>:
{
 8000a10:	b480      	push	{r7}
 8000a12:	b089      	sub	sp, #36	; 0x24
 8000a14:	af00      	add	r7, sp, #0
 8000a16:	60f8      	str	r0, [r7, #12]
 8000a18:	60b9      	str	r1, [r7, #8]
 8000a1a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000a1c:	68fb      	ldr	r3, [r7, #12]
 8000a1e:	f003 0307 	and.w	r3, r3, #7
 8000a22:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000a24:	69fb      	ldr	r3, [r7, #28]
 8000a26:	f1c3 0307 	rsb	r3, r3, #7
 8000a2a:	2b04      	cmp	r3, #4
 8000a2c:	bf28      	it	cs
 8000a2e:	2304      	movcs	r3, #4
 8000a30:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000a32:	69fb      	ldr	r3, [r7, #28]
 8000a34:	3304      	adds	r3, #4
 8000a36:	2b06      	cmp	r3, #6
 8000a38:	d902      	bls.n	8000a40 <NVIC_EncodePriority+0x30>
 8000a3a:	69fb      	ldr	r3, [r7, #28]
 8000a3c:	3b03      	subs	r3, #3
 8000a3e:	e000      	b.n	8000a42 <NVIC_EncodePriority+0x32>
 8000a40:	2300      	movs	r3, #0
 8000a42:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000a44:	f04f 32ff 	mov.w	r2, #4294967295
 8000a48:	69bb      	ldr	r3, [r7, #24]
 8000a4a:	fa02 f303 	lsl.w	r3, r2, r3
 8000a4e:	43da      	mvns	r2, r3
 8000a50:	68bb      	ldr	r3, [r7, #8]
 8000a52:	401a      	ands	r2, r3
 8000a54:	697b      	ldr	r3, [r7, #20]
 8000a56:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000a58:	f04f 31ff 	mov.w	r1, #4294967295
 8000a5c:	697b      	ldr	r3, [r7, #20]
 8000a5e:	fa01 f303 	lsl.w	r3, r1, r3
 8000a62:	43d9      	mvns	r1, r3
 8000a64:	687b      	ldr	r3, [r7, #4]
 8000a66:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000a68:	4313      	orrs	r3, r2
}
 8000a6a:	4618      	mov	r0, r3
 8000a6c:	3724      	adds	r7, #36	; 0x24
 8000a6e:	46bd      	mov	sp, r7
 8000a70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a74:	4770      	bx	lr
	...

08000a78 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000a78:	b580      	push	{r7, lr}
 8000a7a:	b082      	sub	sp, #8
 8000a7c:	af00      	add	r7, sp, #0
 8000a7e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000a80:	687b      	ldr	r3, [r7, #4]
 8000a82:	3b01      	subs	r3, #1
 8000a84:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000a88:	d301      	bcc.n	8000a8e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000a8a:	2301      	movs	r3, #1
 8000a8c:	e00f      	b.n	8000aae <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000a8e:	4a0a      	ldr	r2, [pc, #40]	; (8000ab8 <SysTick_Config+0x40>)
 8000a90:	687b      	ldr	r3, [r7, #4]
 8000a92:	3b01      	subs	r3, #1
 8000a94:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000a96:	210f      	movs	r1, #15
 8000a98:	f04f 30ff 	mov.w	r0, #4294967295
 8000a9c:	f7ff ff8e 	bl	80009bc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000aa0:	4b05      	ldr	r3, [pc, #20]	; (8000ab8 <SysTick_Config+0x40>)
 8000aa2:	2200      	movs	r2, #0
 8000aa4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000aa6:	4b04      	ldr	r3, [pc, #16]	; (8000ab8 <SysTick_Config+0x40>)
 8000aa8:	2207      	movs	r2, #7
 8000aaa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000aac:	2300      	movs	r3, #0
}
 8000aae:	4618      	mov	r0, r3
 8000ab0:	3708      	adds	r7, #8
 8000ab2:	46bd      	mov	sp, r7
 8000ab4:	bd80      	pop	{r7, pc}
 8000ab6:	bf00      	nop
 8000ab8:	e000e010 	.word	0xe000e010

08000abc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000abc:	b580      	push	{r7, lr}
 8000abe:	b082      	sub	sp, #8
 8000ac0:	af00      	add	r7, sp, #0
 8000ac2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000ac4:	6878      	ldr	r0, [r7, #4]
 8000ac6:	f7ff ff47 	bl	8000958 <__NVIC_SetPriorityGrouping>
}
 8000aca:	bf00      	nop
 8000acc:	3708      	adds	r7, #8
 8000ace:	46bd      	mov	sp, r7
 8000ad0:	bd80      	pop	{r7, pc}

08000ad2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000ad2:	b580      	push	{r7, lr}
 8000ad4:	b086      	sub	sp, #24
 8000ad6:	af00      	add	r7, sp, #0
 8000ad8:	4603      	mov	r3, r0
 8000ada:	60b9      	str	r1, [r7, #8]
 8000adc:	607a      	str	r2, [r7, #4]
 8000ade:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000ae0:	f7ff ff5e 	bl	80009a0 <__NVIC_GetPriorityGrouping>
 8000ae4:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000ae6:	687a      	ldr	r2, [r7, #4]
 8000ae8:	68b9      	ldr	r1, [r7, #8]
 8000aea:	6978      	ldr	r0, [r7, #20]
 8000aec:	f7ff ff90 	bl	8000a10 <NVIC_EncodePriority>
 8000af0:	4602      	mov	r2, r0
 8000af2:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000af6:	4611      	mov	r1, r2
 8000af8:	4618      	mov	r0, r3
 8000afa:	f7ff ff5f 	bl	80009bc <__NVIC_SetPriority>
}
 8000afe:	bf00      	nop
 8000b00:	3718      	adds	r7, #24
 8000b02:	46bd      	mov	sp, r7
 8000b04:	bd80      	pop	{r7, pc}

08000b06 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000b06:	b580      	push	{r7, lr}
 8000b08:	b082      	sub	sp, #8
 8000b0a:	af00      	add	r7, sp, #0
 8000b0c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000b0e:	6878      	ldr	r0, [r7, #4]
 8000b10:	f7ff ffb2 	bl	8000a78 <SysTick_Config>
 8000b14:	4603      	mov	r3, r0
}
 8000b16:	4618      	mov	r0, r3
 8000b18:	3708      	adds	r7, #8
 8000b1a:	46bd      	mov	sp, r7
 8000b1c:	bd80      	pop	{r7, pc}
	...

08000b20 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8000b20:	b480      	push	{r7}
 8000b22:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 8000b24:	f3bf 8f5f 	dmb	sy
}
 8000b28:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8000b2a:	4b07      	ldr	r3, [pc, #28]	; (8000b48 <HAL_MPU_Disable+0x28>)
 8000b2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000b2e:	4a06      	ldr	r2, [pc, #24]	; (8000b48 <HAL_MPU_Disable+0x28>)
 8000b30:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000b34:	6253      	str	r3, [r2, #36]	; 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8000b36:	4b05      	ldr	r3, [pc, #20]	; (8000b4c <HAL_MPU_Disable+0x2c>)
 8000b38:	2200      	movs	r2, #0
 8000b3a:	605a      	str	r2, [r3, #4]
}
 8000b3c:	bf00      	nop
 8000b3e:	46bd      	mov	sp, r7
 8000b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b44:	4770      	bx	lr
 8000b46:	bf00      	nop
 8000b48:	e000ed00 	.word	0xe000ed00
 8000b4c:	e000ed90 	.word	0xe000ed90

08000b50 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8000b50:	b480      	push	{r7}
 8000b52:	b083      	sub	sp, #12
 8000b54:	af00      	add	r7, sp, #0
 8000b56:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8000b58:	4a0b      	ldr	r2, [pc, #44]	; (8000b88 <HAL_MPU_Enable+0x38>)
 8000b5a:	687b      	ldr	r3, [r7, #4]
 8000b5c:	f043 0301 	orr.w	r3, r3, #1
 8000b60:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 8000b62:	4b0a      	ldr	r3, [pc, #40]	; (8000b8c <HAL_MPU_Enable+0x3c>)
 8000b64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000b66:	4a09      	ldr	r2, [pc, #36]	; (8000b8c <HAL_MPU_Enable+0x3c>)
 8000b68:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000b6c:	6253      	str	r3, [r2, #36]	; 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8000b6e:	f3bf 8f4f 	dsb	sy
}
 8000b72:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000b74:	f3bf 8f6f 	isb	sy
}
 8000b78:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8000b7a:	bf00      	nop
 8000b7c:	370c      	adds	r7, #12
 8000b7e:	46bd      	mov	sp, r7
 8000b80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b84:	4770      	bx	lr
 8000b86:	bf00      	nop
 8000b88:	e000ed90 	.word	0xe000ed90
 8000b8c:	e000ed00 	.word	0xe000ed00

08000b90 <HAL_MPU_ConfigRegion>:
  * @param  MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                  the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(MPU_Region_InitTypeDef *MPU_Init)
{
 8000b90:	b480      	push	{r7}
 8000b92:	b083      	sub	sp, #12
 8000b94:	af00      	add	r7, sp, #0
 8000b96:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_MPU_REGION_NUMBER(MPU_Init->Number));
  assert_param(IS_MPU_REGION_ENABLE(MPU_Init->Enable));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8000b98:	687b      	ldr	r3, [r7, #4]
 8000b9a:	785a      	ldrb	r2, [r3, #1]
 8000b9c:	4b1d      	ldr	r3, [pc, #116]	; (8000c14 <HAL_MPU_ConfigRegion+0x84>)
 8000b9e:	609a      	str	r2, [r3, #8]

  if ((MPU_Init->Enable) != 0UL)
 8000ba0:	687b      	ldr	r3, [r7, #4]
 8000ba2:	781b      	ldrb	r3, [r3, #0]
 8000ba4:	2b00      	cmp	r3, #0
 8000ba6:	d029      	beq.n	8000bfc <HAL_MPU_ConfigRegion+0x6c>
    assert_param(IS_MPU_ACCESS_CACHEABLE(MPU_Init->IsCacheable));
    assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
    assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
    assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

    MPU->RBAR = MPU_Init->BaseAddress;
 8000ba8:	4a1a      	ldr	r2, [pc, #104]	; (8000c14 <HAL_MPU_ConfigRegion+0x84>)
 8000baa:	687b      	ldr	r3, [r7, #4]
 8000bac:	685b      	ldr	r3, [r3, #4]
 8000bae:	60d3      	str	r3, [r2, #12]
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8000bb0:	687b      	ldr	r3, [r7, #4]
 8000bb2:	7b1b      	ldrb	r3, [r3, #12]
 8000bb4:	071a      	lsls	r2, r3, #28
                ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8000bb6:	687b      	ldr	r3, [r7, #4]
 8000bb8:	7adb      	ldrb	r3, [r3, #11]
 8000bba:	061b      	lsls	r3, r3, #24
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8000bbc:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8000bbe:	687b      	ldr	r3, [r7, #4]
 8000bc0:	7a9b      	ldrb	r3, [r3, #10]
 8000bc2:	04db      	lsls	r3, r3, #19
                ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8000bc4:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8000bc6:	687b      	ldr	r3, [r7, #4]
 8000bc8:	7b5b      	ldrb	r3, [r3, #13]
 8000bca:	049b      	lsls	r3, r3, #18
                ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8000bcc:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8000bce:	687b      	ldr	r3, [r7, #4]
 8000bd0:	7b9b      	ldrb	r3, [r3, #14]
 8000bd2:	045b      	lsls	r3, r3, #17
                ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8000bd4:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8000bd6:	687b      	ldr	r3, [r7, #4]
 8000bd8:	7bdb      	ldrb	r3, [r3, #15]
 8000bda:	041b      	lsls	r3, r3, #16
                ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8000bdc:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8000bde:	687b      	ldr	r3, [r7, #4]
 8000be0:	7a5b      	ldrb	r3, [r3, #9]
 8000be2:	021b      	lsls	r3, r3, #8
                ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8000be4:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8000be6:	687b      	ldr	r3, [r7, #4]
 8000be8:	7a1b      	ldrb	r3, [r3, #8]
 8000bea:	005b      	lsls	r3, r3, #1
                ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8000bec:	4313      	orrs	r3, r2
                ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 8000bee:	687a      	ldr	r2, [r7, #4]
 8000bf0:	7812      	ldrb	r2, [r2, #0]
 8000bf2:	4611      	mov	r1, r2
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8000bf4:	4a07      	ldr	r2, [pc, #28]	; (8000c14 <HAL_MPU_ConfigRegion+0x84>)
                ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8000bf6:	430b      	orrs	r3, r1
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8000bf8:	6113      	str	r3, [r2, #16]
  else
  {
    MPU->RBAR = 0x00;
    MPU->RASR = 0x00;
  }
}
 8000bfa:	e005      	b.n	8000c08 <HAL_MPU_ConfigRegion+0x78>
    MPU->RBAR = 0x00;
 8000bfc:	4b05      	ldr	r3, [pc, #20]	; (8000c14 <HAL_MPU_ConfigRegion+0x84>)
 8000bfe:	2200      	movs	r2, #0
 8000c00:	60da      	str	r2, [r3, #12]
    MPU->RASR = 0x00;
 8000c02:	4b04      	ldr	r3, [pc, #16]	; (8000c14 <HAL_MPU_ConfigRegion+0x84>)
 8000c04:	2200      	movs	r2, #0
 8000c06:	611a      	str	r2, [r3, #16]
}
 8000c08:	bf00      	nop
 8000c0a:	370c      	adds	r7, #12
 8000c0c:	46bd      	mov	sp, r7
 8000c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c12:	4770      	bx	lr
 8000c14:	e000ed90 	.word	0xe000ed90

08000c18 <HAL_HSEM_FastTake>:
  * @brief  Fast Take a semaphore with 1 Step mode.
  * @param  SemID: semaphore ID from 0 to 31
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HSEM_FastTake(uint32_t SemID)
{
 8000c18:	b480      	push	{r7}
 8000c1a:	b083      	sub	sp, #12
 8000c1c:	af00      	add	r7, sp, #0
 8000c1e:	6078      	str	r0, [r7, #4]
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
  }
#else
  /* Read the RLR register to take the semaphore */
  if (HSEM->RLR[SemID] == (HSEM_CR_COREID_CURRENT | HSEM_RLR_LOCK))
 8000c20:	4a08      	ldr	r2, [pc, #32]	; (8000c44 <HAL_HSEM_FastTake+0x2c>)
 8000c22:	687b      	ldr	r3, [r7, #4]
 8000c24:	3320      	adds	r3, #32
 8000c26:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000c2a:	4a07      	ldr	r2, [pc, #28]	; (8000c48 <HAL_HSEM_FastTake+0x30>)
 8000c2c:	4293      	cmp	r3, r2
 8000c2e:	d101      	bne.n	8000c34 <HAL_HSEM_FastTake+0x1c>
  {
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
 8000c30:	2300      	movs	r3, #0
 8000c32:	e000      	b.n	8000c36 <HAL_HSEM_FastTake+0x1e>
  }
#endif

  /* Semaphore take fails */
  return HAL_ERROR;
 8000c34:	2301      	movs	r3, #1
}
 8000c36:	4618      	mov	r0, r3
 8000c38:	370c      	adds	r7, #12
 8000c3a:	46bd      	mov	sp, r7
 8000c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c40:	4770      	bx	lr
 8000c42:	bf00      	nop
 8000c44:	58026400 	.word	0x58026400
 8000c48:	80000300 	.word	0x80000300

08000c4c <HAL_HSEM_Release>:
  * @param  SemID: semaphore ID from 0 to 31
  * @param  ProcessID: Process ID from 0 to 255
  * @retval None
  */
void  HAL_HSEM_Release(uint32_t SemID, uint32_t ProcessID)
{
 8000c4c:	b480      	push	{r7}
 8000c4e:	b083      	sub	sp, #12
 8000c50:	af00      	add	r7, sp, #0
 8000c52:	6078      	str	r0, [r7, #4]
 8000c54:	6039      	str	r1, [r7, #0]

  /* Clear the semaphore by writing to the R register : the MasterID , the processID and take bit = 0  */
#if  USE_MULTI_CORE_SHARED_CODE != 0U
  HSEM->R[SemID] = (ProcessID | ((HAL_GetCurrentCPUID() << POSITION_VAL(HSEM_R_MASTERID)) & HSEM_R_MASTERID));
#else
  HSEM->R[SemID] = (ProcessID | HSEM_CR_COREID_CURRENT);
 8000c56:	4906      	ldr	r1, [pc, #24]	; (8000c70 <HAL_HSEM_Release+0x24>)
 8000c58:	683b      	ldr	r3, [r7, #0]
 8000c5a:	f443 7240 	orr.w	r2, r3, #768	; 0x300
 8000c5e:	687b      	ldr	r3, [r7, #4]
 8000c60:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
#endif

}
 8000c64:	bf00      	nop
 8000c66:	370c      	adds	r7, #12
 8000c68:	46bd      	mov	sp, r7
 8000c6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c6e:	4770      	bx	lr
 8000c70:	58026400 	.word	0x58026400

08000c74 <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8000c74:	b580      	push	{r7, lr}
 8000c76:	b084      	sub	sp, #16
 8000c78:	af00      	add	r7, sp, #0
 8000c7a:	6078      	str	r0, [r7, #4]

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
 8000c7c:	4b29      	ldr	r3, [pc, #164]	; (8000d24 <HAL_PWREx_ConfigSupply+0xb0>)
 8000c7e:	68db      	ldr	r3, [r3, #12]
 8000c80:	f003 0307 	and.w	r3, r3, #7
 8000c84:	2b06      	cmp	r3, #6
 8000c86:	d00a      	beq.n	8000c9e <HAL_PWREx_ConfigSupply+0x2a>
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8000c88:	4b26      	ldr	r3, [pc, #152]	; (8000d24 <HAL_PWREx_ConfigSupply+0xb0>)
 8000c8a:	68db      	ldr	r3, [r3, #12]
 8000c8c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8000c90:	687a      	ldr	r2, [r7, #4]
 8000c92:	429a      	cmp	r2, r3
 8000c94:	d001      	beq.n	8000c9a <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8000c96:	2301      	movs	r3, #1
 8000c98:	e040      	b.n	8000d1c <HAL_PWREx_ConfigSupply+0xa8>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8000c9a:	2300      	movs	r3, #0
 8000c9c:	e03e      	b.n	8000d1c <HAL_PWREx_ConfigSupply+0xa8>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8000c9e:	4b21      	ldr	r3, [pc, #132]	; (8000d24 <HAL_PWREx_ConfigSupply+0xb0>)
 8000ca0:	68db      	ldr	r3, [r3, #12]
 8000ca2:	f023 023f 	bic.w	r2, r3, #63	; 0x3f
 8000ca6:	491f      	ldr	r1, [pc, #124]	; (8000d24 <HAL_PWREx_ConfigSupply+0xb0>)
 8000ca8:	687b      	ldr	r3, [r7, #4]
 8000caa:	4313      	orrs	r3, r2
 8000cac:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8000cae:	f7ff fe3b 	bl	8000928 <HAL_GetTick>
 8000cb2:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8000cb4:	e009      	b.n	8000cca <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8000cb6:	f7ff fe37 	bl	8000928 <HAL_GetTick>
 8000cba:	4602      	mov	r2, r0
 8000cbc:	68fb      	ldr	r3, [r7, #12]
 8000cbe:	1ad3      	subs	r3, r2, r3
 8000cc0:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8000cc4:	d901      	bls.n	8000cca <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8000cc6:	2301      	movs	r3, #1
 8000cc8:	e028      	b.n	8000d1c <HAL_PWREx_ConfigSupply+0xa8>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8000cca:	4b16      	ldr	r3, [pc, #88]	; (8000d24 <HAL_PWREx_ConfigSupply+0xb0>)
 8000ccc:	685b      	ldr	r3, [r3, #4]
 8000cce:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8000cd2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8000cd6:	d1ee      	bne.n	8000cb6 <HAL_PWREx_ConfigSupply+0x42>
    }
  }

#if defined (SMPS)
  /* When the SMPS supplies external circuits verify that SDEXTRDY flag is set */
  if ((SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT_AND_LDO) ||
 8000cd8:	687b      	ldr	r3, [r7, #4]
 8000cda:	2b1e      	cmp	r3, #30
 8000cdc:	d008      	beq.n	8000cf0 <HAL_PWREx_ConfigSupply+0x7c>
 8000cde:	687b      	ldr	r3, [r7, #4]
 8000ce0:	2b2e      	cmp	r3, #46	; 0x2e
 8000ce2:	d005      	beq.n	8000cf0 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT_AND_LDO) ||
 8000ce4:	687b      	ldr	r3, [r7, #4]
 8000ce6:	2b1d      	cmp	r3, #29
 8000ce8:	d002      	beq.n	8000cf0 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT)         ||
 8000cea:	687b      	ldr	r3, [r7, #4]
 8000cec:	2b2d      	cmp	r3, #45	; 0x2d
 8000cee:	d114      	bne.n	8000d1a <HAL_PWREx_ConfigSupply+0xa6>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT))
  {
    /* Get the current tick number */
    tickstart = HAL_GetTick ();
 8000cf0:	f7ff fe1a 	bl	8000928 <HAL_GetTick>
 8000cf4:	60f8      	str	r0, [r7, #12]

    /* Wait till SMPS external supply ready flag is set */
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 8000cf6:	e009      	b.n	8000d0c <HAL_PWREx_ConfigSupply+0x98>
    {
      if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8000cf8:	f7ff fe16 	bl	8000928 <HAL_GetTick>
 8000cfc:	4602      	mov	r2, r0
 8000cfe:	68fb      	ldr	r3, [r7, #12]
 8000d00:	1ad3      	subs	r3, r2, r3
 8000d02:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8000d06:	d901      	bls.n	8000d0c <HAL_PWREx_ConfigSupply+0x98>
      {
        return HAL_ERROR;
 8000d08:	2301      	movs	r3, #1
 8000d0a:	e007      	b.n	8000d1c <HAL_PWREx_ConfigSupply+0xa8>
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 8000d0c:	4b05      	ldr	r3, [pc, #20]	; (8000d24 <HAL_PWREx_ConfigSupply+0xb0>)
 8000d0e:	68db      	ldr	r3, [r3, #12]
 8000d10:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000d14:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000d18:	d1ee      	bne.n	8000cf8 <HAL_PWREx_ConfigSupply+0x84>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8000d1a:	2300      	movs	r3, #0
}
 8000d1c:	4618      	mov	r0, r3
 8000d1e:	3710      	adds	r7, #16
 8000d20:	46bd      	mov	sp, r7
 8000d22:	bd80      	pop	{r7, pc}
 8000d24:	58024800 	.word	0x58024800

08000d28 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000d28:	b580      	push	{r7, lr}
 8000d2a:	b08c      	sub	sp, #48	; 0x30
 8000d2c:	af00      	add	r7, sp, #0
 8000d2e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

    /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000d30:	687b      	ldr	r3, [r7, #4]
 8000d32:	2b00      	cmp	r3, #0
 8000d34:	d101      	bne.n	8000d3a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000d36:	2301      	movs	r3, #1
 8000d38:	e3ff      	b.n	800153a <HAL_RCC_OscConfig+0x812>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000d3a:	687b      	ldr	r3, [r7, #4]
 8000d3c:	681b      	ldr	r3, [r3, #0]
 8000d3e:	f003 0301 	and.w	r3, r3, #1
 8000d42:	2b00      	cmp	r3, #0
 8000d44:	f000 8087 	beq.w	8000e56 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8000d48:	4b99      	ldr	r3, [pc, #612]	; (8000fb0 <HAL_RCC_OscConfig+0x288>)
 8000d4a:	691b      	ldr	r3, [r3, #16]
 8000d4c:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8000d50:	62fb      	str	r3, [r7, #44]	; 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8000d52:	4b97      	ldr	r3, [pc, #604]	; (8000fb0 <HAL_RCC_OscConfig+0x288>)
 8000d54:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000d56:	62bb      	str	r3, [r7, #40]	; 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8000d58:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000d5a:	2b10      	cmp	r3, #16
 8000d5c:	d007      	beq.n	8000d6e <HAL_RCC_OscConfig+0x46>
 8000d5e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000d60:	2b18      	cmp	r3, #24
 8000d62:	d110      	bne.n	8000d86 <HAL_RCC_OscConfig+0x5e>
 8000d64:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000d66:	f003 0303 	and.w	r3, r3, #3
 8000d6a:	2b02      	cmp	r3, #2
 8000d6c:	d10b      	bne.n	8000d86 <HAL_RCC_OscConfig+0x5e>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000d6e:	4b90      	ldr	r3, [pc, #576]	; (8000fb0 <HAL_RCC_OscConfig+0x288>)
 8000d70:	681b      	ldr	r3, [r3, #0]
 8000d72:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000d76:	2b00      	cmp	r3, #0
 8000d78:	d06c      	beq.n	8000e54 <HAL_RCC_OscConfig+0x12c>
 8000d7a:	687b      	ldr	r3, [r7, #4]
 8000d7c:	685b      	ldr	r3, [r3, #4]
 8000d7e:	2b00      	cmp	r3, #0
 8000d80:	d168      	bne.n	8000e54 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8000d82:	2301      	movs	r3, #1
 8000d84:	e3d9      	b.n	800153a <HAL_RCC_OscConfig+0x812>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000d86:	687b      	ldr	r3, [r7, #4]
 8000d88:	685b      	ldr	r3, [r3, #4]
 8000d8a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000d8e:	d106      	bne.n	8000d9e <HAL_RCC_OscConfig+0x76>
 8000d90:	4b87      	ldr	r3, [pc, #540]	; (8000fb0 <HAL_RCC_OscConfig+0x288>)
 8000d92:	681b      	ldr	r3, [r3, #0]
 8000d94:	4a86      	ldr	r2, [pc, #536]	; (8000fb0 <HAL_RCC_OscConfig+0x288>)
 8000d96:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000d9a:	6013      	str	r3, [r2, #0]
 8000d9c:	e02e      	b.n	8000dfc <HAL_RCC_OscConfig+0xd4>
 8000d9e:	687b      	ldr	r3, [r7, #4]
 8000da0:	685b      	ldr	r3, [r3, #4]
 8000da2:	2b00      	cmp	r3, #0
 8000da4:	d10c      	bne.n	8000dc0 <HAL_RCC_OscConfig+0x98>
 8000da6:	4b82      	ldr	r3, [pc, #520]	; (8000fb0 <HAL_RCC_OscConfig+0x288>)
 8000da8:	681b      	ldr	r3, [r3, #0]
 8000daa:	4a81      	ldr	r2, [pc, #516]	; (8000fb0 <HAL_RCC_OscConfig+0x288>)
 8000dac:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000db0:	6013      	str	r3, [r2, #0]
 8000db2:	4b7f      	ldr	r3, [pc, #508]	; (8000fb0 <HAL_RCC_OscConfig+0x288>)
 8000db4:	681b      	ldr	r3, [r3, #0]
 8000db6:	4a7e      	ldr	r2, [pc, #504]	; (8000fb0 <HAL_RCC_OscConfig+0x288>)
 8000db8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000dbc:	6013      	str	r3, [r2, #0]
 8000dbe:	e01d      	b.n	8000dfc <HAL_RCC_OscConfig+0xd4>
 8000dc0:	687b      	ldr	r3, [r7, #4]
 8000dc2:	685b      	ldr	r3, [r3, #4]
 8000dc4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000dc8:	d10c      	bne.n	8000de4 <HAL_RCC_OscConfig+0xbc>
 8000dca:	4b79      	ldr	r3, [pc, #484]	; (8000fb0 <HAL_RCC_OscConfig+0x288>)
 8000dcc:	681b      	ldr	r3, [r3, #0]
 8000dce:	4a78      	ldr	r2, [pc, #480]	; (8000fb0 <HAL_RCC_OscConfig+0x288>)
 8000dd0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000dd4:	6013      	str	r3, [r2, #0]
 8000dd6:	4b76      	ldr	r3, [pc, #472]	; (8000fb0 <HAL_RCC_OscConfig+0x288>)
 8000dd8:	681b      	ldr	r3, [r3, #0]
 8000dda:	4a75      	ldr	r2, [pc, #468]	; (8000fb0 <HAL_RCC_OscConfig+0x288>)
 8000ddc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000de0:	6013      	str	r3, [r2, #0]
 8000de2:	e00b      	b.n	8000dfc <HAL_RCC_OscConfig+0xd4>
 8000de4:	4b72      	ldr	r3, [pc, #456]	; (8000fb0 <HAL_RCC_OscConfig+0x288>)
 8000de6:	681b      	ldr	r3, [r3, #0]
 8000de8:	4a71      	ldr	r2, [pc, #452]	; (8000fb0 <HAL_RCC_OscConfig+0x288>)
 8000dea:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000dee:	6013      	str	r3, [r2, #0]
 8000df0:	4b6f      	ldr	r3, [pc, #444]	; (8000fb0 <HAL_RCC_OscConfig+0x288>)
 8000df2:	681b      	ldr	r3, [r3, #0]
 8000df4:	4a6e      	ldr	r2, [pc, #440]	; (8000fb0 <HAL_RCC_OscConfig+0x288>)
 8000df6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000dfa:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000dfc:	687b      	ldr	r3, [r7, #4]
 8000dfe:	685b      	ldr	r3, [r3, #4]
 8000e00:	2b00      	cmp	r3, #0
 8000e02:	d013      	beq.n	8000e2c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000e04:	f7ff fd90 	bl	8000928 <HAL_GetTick>
 8000e08:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8000e0a:	e008      	b.n	8000e1e <HAL_RCC_OscConfig+0xf6>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000e0c:	f7ff fd8c 	bl	8000928 <HAL_GetTick>
 8000e10:	4602      	mov	r2, r0
 8000e12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e14:	1ad3      	subs	r3, r2, r3
 8000e16:	2b64      	cmp	r3, #100	; 0x64
 8000e18:	d901      	bls.n	8000e1e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8000e1a:	2303      	movs	r3, #3
 8000e1c:	e38d      	b.n	800153a <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8000e1e:	4b64      	ldr	r3, [pc, #400]	; (8000fb0 <HAL_RCC_OscConfig+0x288>)
 8000e20:	681b      	ldr	r3, [r3, #0]
 8000e22:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000e26:	2b00      	cmp	r3, #0
 8000e28:	d0f0      	beq.n	8000e0c <HAL_RCC_OscConfig+0xe4>
 8000e2a:	e014      	b.n	8000e56 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000e2c:	f7ff fd7c 	bl	8000928 <HAL_GetTick>
 8000e30:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8000e32:	e008      	b.n	8000e46 <HAL_RCC_OscConfig+0x11e>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000e34:	f7ff fd78 	bl	8000928 <HAL_GetTick>
 8000e38:	4602      	mov	r2, r0
 8000e3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e3c:	1ad3      	subs	r3, r2, r3
 8000e3e:	2b64      	cmp	r3, #100	; 0x64
 8000e40:	d901      	bls.n	8000e46 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8000e42:	2303      	movs	r3, #3
 8000e44:	e379      	b.n	800153a <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8000e46:	4b5a      	ldr	r3, [pc, #360]	; (8000fb0 <HAL_RCC_OscConfig+0x288>)
 8000e48:	681b      	ldr	r3, [r3, #0]
 8000e4a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000e4e:	2b00      	cmp	r3, #0
 8000e50:	d1f0      	bne.n	8000e34 <HAL_RCC_OscConfig+0x10c>
 8000e52:	e000      	b.n	8000e56 <HAL_RCC_OscConfig+0x12e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000e54:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000e56:	687b      	ldr	r3, [r7, #4]
 8000e58:	681b      	ldr	r3, [r3, #0]
 8000e5a:	f003 0302 	and.w	r3, r3, #2
 8000e5e:	2b00      	cmp	r3, #0
 8000e60:	f000 80ae 	beq.w	8000fc0 <HAL_RCC_OscConfig+0x298>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8000e64:	4b52      	ldr	r3, [pc, #328]	; (8000fb0 <HAL_RCC_OscConfig+0x288>)
 8000e66:	691b      	ldr	r3, [r3, #16]
 8000e68:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8000e6c:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8000e6e:	4b50      	ldr	r3, [pc, #320]	; (8000fb0 <HAL_RCC_OscConfig+0x288>)
 8000e70:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000e72:	61fb      	str	r3, [r7, #28]
    if((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8000e74:	6a3b      	ldr	r3, [r7, #32]
 8000e76:	2b00      	cmp	r3, #0
 8000e78:	d007      	beq.n	8000e8a <HAL_RCC_OscConfig+0x162>
 8000e7a:	6a3b      	ldr	r3, [r7, #32]
 8000e7c:	2b18      	cmp	r3, #24
 8000e7e:	d13a      	bne.n	8000ef6 <HAL_RCC_OscConfig+0x1ce>
 8000e80:	69fb      	ldr	r3, [r7, #28]
 8000e82:	f003 0303 	and.w	r3, r3, #3
 8000e86:	2b00      	cmp	r3, #0
 8000e88:	d135      	bne.n	8000ef6 <HAL_RCC_OscConfig+0x1ce>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8000e8a:	4b49      	ldr	r3, [pc, #292]	; (8000fb0 <HAL_RCC_OscConfig+0x288>)
 8000e8c:	681b      	ldr	r3, [r3, #0]
 8000e8e:	f003 0304 	and.w	r3, r3, #4
 8000e92:	2b00      	cmp	r3, #0
 8000e94:	d005      	beq.n	8000ea2 <HAL_RCC_OscConfig+0x17a>
 8000e96:	687b      	ldr	r3, [r7, #4]
 8000e98:	68db      	ldr	r3, [r3, #12]
 8000e9a:	2b00      	cmp	r3, #0
 8000e9c:	d101      	bne.n	8000ea2 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8000e9e:	2301      	movs	r3, #1
 8000ea0:	e34b      	b.n	800153a <HAL_RCC_OscConfig+0x812>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000ea2:	f7ff fd4d 	bl	8000940 <HAL_GetREVID>
 8000ea6:	4603      	mov	r3, r0
 8000ea8:	f241 0203 	movw	r2, #4099	; 0x1003
 8000eac:	4293      	cmp	r3, r2
 8000eae:	d817      	bhi.n	8000ee0 <HAL_RCC_OscConfig+0x1b8>
 8000eb0:	687b      	ldr	r3, [r7, #4]
 8000eb2:	691b      	ldr	r3, [r3, #16]
 8000eb4:	2b40      	cmp	r3, #64	; 0x40
 8000eb6:	d108      	bne.n	8000eca <HAL_RCC_OscConfig+0x1a2>
 8000eb8:	4b3d      	ldr	r3, [pc, #244]	; (8000fb0 <HAL_RCC_OscConfig+0x288>)
 8000eba:	685b      	ldr	r3, [r3, #4]
 8000ebc:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 8000ec0:	4a3b      	ldr	r2, [pc, #236]	; (8000fb0 <HAL_RCC_OscConfig+0x288>)
 8000ec2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000ec6:	6053      	str	r3, [r2, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8000ec8:	e07a      	b.n	8000fc0 <HAL_RCC_OscConfig+0x298>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000eca:	4b39      	ldr	r3, [pc, #228]	; (8000fb0 <HAL_RCC_OscConfig+0x288>)
 8000ecc:	685b      	ldr	r3, [r3, #4]
 8000ece:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8000ed2:	687b      	ldr	r3, [r7, #4]
 8000ed4:	691b      	ldr	r3, [r3, #16]
 8000ed6:	031b      	lsls	r3, r3, #12
 8000ed8:	4935      	ldr	r1, [pc, #212]	; (8000fb0 <HAL_RCC_OscConfig+0x288>)
 8000eda:	4313      	orrs	r3, r2
 8000edc:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8000ede:	e06f      	b.n	8000fc0 <HAL_RCC_OscConfig+0x298>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000ee0:	4b33      	ldr	r3, [pc, #204]	; (8000fb0 <HAL_RCC_OscConfig+0x288>)
 8000ee2:	685b      	ldr	r3, [r3, #4]
 8000ee4:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8000ee8:	687b      	ldr	r3, [r7, #4]
 8000eea:	691b      	ldr	r3, [r3, #16]
 8000eec:	061b      	lsls	r3, r3, #24
 8000eee:	4930      	ldr	r1, [pc, #192]	; (8000fb0 <HAL_RCC_OscConfig+0x288>)
 8000ef0:	4313      	orrs	r3, r2
 8000ef2:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8000ef4:	e064      	b.n	8000fc0 <HAL_RCC_OscConfig+0x298>
    }

    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8000ef6:	687b      	ldr	r3, [r7, #4]
 8000ef8:	68db      	ldr	r3, [r3, #12]
 8000efa:	2b00      	cmp	r3, #0
 8000efc:	d045      	beq.n	8000f8a <HAL_RCC_OscConfig+0x262>
      {
     /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8000efe:	4b2c      	ldr	r3, [pc, #176]	; (8000fb0 <HAL_RCC_OscConfig+0x288>)
 8000f00:	681b      	ldr	r3, [r3, #0]
 8000f02:	f023 0219 	bic.w	r2, r3, #25
 8000f06:	687b      	ldr	r3, [r7, #4]
 8000f08:	68db      	ldr	r3, [r3, #12]
 8000f0a:	4929      	ldr	r1, [pc, #164]	; (8000fb0 <HAL_RCC_OscConfig+0x288>)
 8000f0c:	4313      	orrs	r3, r2
 8000f0e:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000f10:	f7ff fd0a 	bl	8000928 <HAL_GetTick>
 8000f14:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8000f16:	e008      	b.n	8000f2a <HAL_RCC_OscConfig+0x202>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000f18:	f7ff fd06 	bl	8000928 <HAL_GetTick>
 8000f1c:	4602      	mov	r2, r0
 8000f1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f20:	1ad3      	subs	r3, r2, r3
 8000f22:	2b02      	cmp	r3, #2
 8000f24:	d901      	bls.n	8000f2a <HAL_RCC_OscConfig+0x202>
          {
            return HAL_TIMEOUT;
 8000f26:	2303      	movs	r3, #3
 8000f28:	e307      	b.n	800153a <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8000f2a:	4b21      	ldr	r3, [pc, #132]	; (8000fb0 <HAL_RCC_OscConfig+0x288>)
 8000f2c:	681b      	ldr	r3, [r3, #0]
 8000f2e:	f003 0304 	and.w	r3, r3, #4
 8000f32:	2b00      	cmp	r3, #0
 8000f34:	d0f0      	beq.n	8000f18 <HAL_RCC_OscConfig+0x1f0>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000f36:	f7ff fd03 	bl	8000940 <HAL_GetREVID>
 8000f3a:	4603      	mov	r3, r0
 8000f3c:	f241 0203 	movw	r2, #4099	; 0x1003
 8000f40:	4293      	cmp	r3, r2
 8000f42:	d817      	bhi.n	8000f74 <HAL_RCC_OscConfig+0x24c>
 8000f44:	687b      	ldr	r3, [r7, #4]
 8000f46:	691b      	ldr	r3, [r3, #16]
 8000f48:	2b40      	cmp	r3, #64	; 0x40
 8000f4a:	d108      	bne.n	8000f5e <HAL_RCC_OscConfig+0x236>
 8000f4c:	4b18      	ldr	r3, [pc, #96]	; (8000fb0 <HAL_RCC_OscConfig+0x288>)
 8000f4e:	685b      	ldr	r3, [r3, #4]
 8000f50:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 8000f54:	4a16      	ldr	r2, [pc, #88]	; (8000fb0 <HAL_RCC_OscConfig+0x288>)
 8000f56:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000f5a:	6053      	str	r3, [r2, #4]
 8000f5c:	e030      	b.n	8000fc0 <HAL_RCC_OscConfig+0x298>
 8000f5e:	4b14      	ldr	r3, [pc, #80]	; (8000fb0 <HAL_RCC_OscConfig+0x288>)
 8000f60:	685b      	ldr	r3, [r3, #4]
 8000f62:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8000f66:	687b      	ldr	r3, [r7, #4]
 8000f68:	691b      	ldr	r3, [r3, #16]
 8000f6a:	031b      	lsls	r3, r3, #12
 8000f6c:	4910      	ldr	r1, [pc, #64]	; (8000fb0 <HAL_RCC_OscConfig+0x288>)
 8000f6e:	4313      	orrs	r3, r2
 8000f70:	604b      	str	r3, [r1, #4]
 8000f72:	e025      	b.n	8000fc0 <HAL_RCC_OscConfig+0x298>
 8000f74:	4b0e      	ldr	r3, [pc, #56]	; (8000fb0 <HAL_RCC_OscConfig+0x288>)
 8000f76:	685b      	ldr	r3, [r3, #4]
 8000f78:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8000f7c:	687b      	ldr	r3, [r7, #4]
 8000f7e:	691b      	ldr	r3, [r3, #16]
 8000f80:	061b      	lsls	r3, r3, #24
 8000f82:	490b      	ldr	r1, [pc, #44]	; (8000fb0 <HAL_RCC_OscConfig+0x288>)
 8000f84:	4313      	orrs	r3, r2
 8000f86:	604b      	str	r3, [r1, #4]
 8000f88:	e01a      	b.n	8000fc0 <HAL_RCC_OscConfig+0x298>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000f8a:	4b09      	ldr	r3, [pc, #36]	; (8000fb0 <HAL_RCC_OscConfig+0x288>)
 8000f8c:	681b      	ldr	r3, [r3, #0]
 8000f8e:	4a08      	ldr	r2, [pc, #32]	; (8000fb0 <HAL_RCC_OscConfig+0x288>)
 8000f90:	f023 0301 	bic.w	r3, r3, #1
 8000f94:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000f96:	f7ff fcc7 	bl	8000928 <HAL_GetTick>
 8000f9a:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8000f9c:	e00a      	b.n	8000fb4 <HAL_RCC_OscConfig+0x28c>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000f9e:	f7ff fcc3 	bl	8000928 <HAL_GetTick>
 8000fa2:	4602      	mov	r2, r0
 8000fa4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000fa6:	1ad3      	subs	r3, r2, r3
 8000fa8:	2b02      	cmp	r3, #2
 8000faa:	d903      	bls.n	8000fb4 <HAL_RCC_OscConfig+0x28c>
          {
            return HAL_TIMEOUT;
 8000fac:	2303      	movs	r3, #3
 8000fae:	e2c4      	b.n	800153a <HAL_RCC_OscConfig+0x812>
 8000fb0:	58024400 	.word	0x58024400
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8000fb4:	4ba4      	ldr	r3, [pc, #656]	; (8001248 <HAL_RCC_OscConfig+0x520>)
 8000fb6:	681b      	ldr	r3, [r3, #0]
 8000fb8:	f003 0304 	and.w	r3, r3, #4
 8000fbc:	2b00      	cmp	r3, #0
 8000fbe:	d1ee      	bne.n	8000f9e <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8000fc0:	687b      	ldr	r3, [r7, #4]
 8000fc2:	681b      	ldr	r3, [r3, #0]
 8000fc4:	f003 0310 	and.w	r3, r3, #16
 8000fc8:	2b00      	cmp	r3, #0
 8000fca:	f000 80a9 	beq.w	8001120 <HAL_RCC_OscConfig+0x3f8>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8000fce:	4b9e      	ldr	r3, [pc, #632]	; (8001248 <HAL_RCC_OscConfig+0x520>)
 8000fd0:	691b      	ldr	r3, [r3, #16]
 8000fd2:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8000fd6:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8000fd8:	4b9b      	ldr	r3, [pc, #620]	; (8001248 <HAL_RCC_OscConfig+0x520>)
 8000fda:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000fdc:	617b      	str	r3, [r7, #20]
    if((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8000fde:	69bb      	ldr	r3, [r7, #24]
 8000fe0:	2b08      	cmp	r3, #8
 8000fe2:	d007      	beq.n	8000ff4 <HAL_RCC_OscConfig+0x2cc>
 8000fe4:	69bb      	ldr	r3, [r7, #24]
 8000fe6:	2b18      	cmp	r3, #24
 8000fe8:	d13a      	bne.n	8001060 <HAL_RCC_OscConfig+0x338>
 8000fea:	697b      	ldr	r3, [r7, #20]
 8000fec:	f003 0303 	and.w	r3, r3, #3
 8000ff0:	2b01      	cmp	r3, #1
 8000ff2:	d135      	bne.n	8001060 <HAL_RCC_OscConfig+0x338>
    {
      /* When CSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8000ff4:	4b94      	ldr	r3, [pc, #592]	; (8001248 <HAL_RCC_OscConfig+0x520>)
 8000ff6:	681b      	ldr	r3, [r3, #0]
 8000ff8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000ffc:	2b00      	cmp	r3, #0
 8000ffe:	d005      	beq.n	800100c <HAL_RCC_OscConfig+0x2e4>
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	69db      	ldr	r3, [r3, #28]
 8001004:	2b80      	cmp	r3, #128	; 0x80
 8001006:	d001      	beq.n	800100c <HAL_RCC_OscConfig+0x2e4>
      {
        return HAL_ERROR;
 8001008:	2301      	movs	r3, #1
 800100a:	e296      	b.n	800153a <HAL_RCC_OscConfig+0x812>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800100c:	f7ff fc98 	bl	8000940 <HAL_GetREVID>
 8001010:	4603      	mov	r3, r0
 8001012:	f241 0203 	movw	r2, #4099	; 0x1003
 8001016:	4293      	cmp	r3, r2
 8001018:	d817      	bhi.n	800104a <HAL_RCC_OscConfig+0x322>
 800101a:	687b      	ldr	r3, [r7, #4]
 800101c:	6a1b      	ldr	r3, [r3, #32]
 800101e:	2b20      	cmp	r3, #32
 8001020:	d108      	bne.n	8001034 <HAL_RCC_OscConfig+0x30c>
 8001022:	4b89      	ldr	r3, [pc, #548]	; (8001248 <HAL_RCC_OscConfig+0x520>)
 8001024:	685b      	ldr	r3, [r3, #4]
 8001026:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 800102a:	4a87      	ldr	r2, [pc, #540]	; (8001248 <HAL_RCC_OscConfig+0x520>)
 800102c:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8001030:	6053      	str	r3, [r2, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8001032:	e075      	b.n	8001120 <HAL_RCC_OscConfig+0x3f8>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8001034:	4b84      	ldr	r3, [pc, #528]	; (8001248 <HAL_RCC_OscConfig+0x520>)
 8001036:	685b      	ldr	r3, [r3, #4]
 8001038:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 800103c:	687b      	ldr	r3, [r7, #4]
 800103e:	6a1b      	ldr	r3, [r3, #32]
 8001040:	069b      	lsls	r3, r3, #26
 8001042:	4981      	ldr	r1, [pc, #516]	; (8001248 <HAL_RCC_OscConfig+0x520>)
 8001044:	4313      	orrs	r3, r2
 8001046:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8001048:	e06a      	b.n	8001120 <HAL_RCC_OscConfig+0x3f8>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800104a:	4b7f      	ldr	r3, [pc, #508]	; (8001248 <HAL_RCC_OscConfig+0x520>)
 800104c:	68db      	ldr	r3, [r3, #12]
 800104e:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	6a1b      	ldr	r3, [r3, #32]
 8001056:	061b      	lsls	r3, r3, #24
 8001058:	497b      	ldr	r1, [pc, #492]	; (8001248 <HAL_RCC_OscConfig+0x520>)
 800105a:	4313      	orrs	r3, r2
 800105c:	60cb      	str	r3, [r1, #12]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800105e:	e05f      	b.n	8001120 <HAL_RCC_OscConfig+0x3f8>
      }
    }
    else
    {
      /* Check the CSI State */
      if((RCC_OscInitStruct->CSIState)!= RCC_CSI_OFF)
 8001060:	687b      	ldr	r3, [r7, #4]
 8001062:	69db      	ldr	r3, [r3, #28]
 8001064:	2b00      	cmp	r3, #0
 8001066:	d042      	beq.n	80010ee <HAL_RCC_OscConfig+0x3c6>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8001068:	4b77      	ldr	r3, [pc, #476]	; (8001248 <HAL_RCC_OscConfig+0x520>)
 800106a:	681b      	ldr	r3, [r3, #0]
 800106c:	4a76      	ldr	r2, [pc, #472]	; (8001248 <HAL_RCC_OscConfig+0x520>)
 800106e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001072:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001074:	f7ff fc58 	bl	8000928 <HAL_GetTick>
 8001078:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800107a:	e008      	b.n	800108e <HAL_RCC_OscConfig+0x366>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 800107c:	f7ff fc54 	bl	8000928 <HAL_GetTick>
 8001080:	4602      	mov	r2, r0
 8001082:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001084:	1ad3      	subs	r3, r2, r3
 8001086:	2b02      	cmp	r3, #2
 8001088:	d901      	bls.n	800108e <HAL_RCC_OscConfig+0x366>
          {
            return HAL_TIMEOUT;
 800108a:	2303      	movs	r3, #3
 800108c:	e255      	b.n	800153a <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800108e:	4b6e      	ldr	r3, [pc, #440]	; (8001248 <HAL_RCC_OscConfig+0x520>)
 8001090:	681b      	ldr	r3, [r3, #0]
 8001092:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001096:	2b00      	cmp	r3, #0
 8001098:	d0f0      	beq.n	800107c <HAL_RCC_OscConfig+0x354>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800109a:	f7ff fc51 	bl	8000940 <HAL_GetREVID>
 800109e:	4603      	mov	r3, r0
 80010a0:	f241 0203 	movw	r2, #4099	; 0x1003
 80010a4:	4293      	cmp	r3, r2
 80010a6:	d817      	bhi.n	80010d8 <HAL_RCC_OscConfig+0x3b0>
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	6a1b      	ldr	r3, [r3, #32]
 80010ac:	2b20      	cmp	r3, #32
 80010ae:	d108      	bne.n	80010c2 <HAL_RCC_OscConfig+0x39a>
 80010b0:	4b65      	ldr	r3, [pc, #404]	; (8001248 <HAL_RCC_OscConfig+0x520>)
 80010b2:	685b      	ldr	r3, [r3, #4]
 80010b4:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 80010b8:	4a63      	ldr	r2, [pc, #396]	; (8001248 <HAL_RCC_OscConfig+0x520>)
 80010ba:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80010be:	6053      	str	r3, [r2, #4]
 80010c0:	e02e      	b.n	8001120 <HAL_RCC_OscConfig+0x3f8>
 80010c2:	4b61      	ldr	r3, [pc, #388]	; (8001248 <HAL_RCC_OscConfig+0x520>)
 80010c4:	685b      	ldr	r3, [r3, #4]
 80010c6:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	6a1b      	ldr	r3, [r3, #32]
 80010ce:	069b      	lsls	r3, r3, #26
 80010d0:	495d      	ldr	r1, [pc, #372]	; (8001248 <HAL_RCC_OscConfig+0x520>)
 80010d2:	4313      	orrs	r3, r2
 80010d4:	604b      	str	r3, [r1, #4]
 80010d6:	e023      	b.n	8001120 <HAL_RCC_OscConfig+0x3f8>
 80010d8:	4b5b      	ldr	r3, [pc, #364]	; (8001248 <HAL_RCC_OscConfig+0x520>)
 80010da:	68db      	ldr	r3, [r3, #12]
 80010dc:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	6a1b      	ldr	r3, [r3, #32]
 80010e4:	061b      	lsls	r3, r3, #24
 80010e6:	4958      	ldr	r1, [pc, #352]	; (8001248 <HAL_RCC_OscConfig+0x520>)
 80010e8:	4313      	orrs	r3, r2
 80010ea:	60cb      	str	r3, [r1, #12]
 80010ec:	e018      	b.n	8001120 <HAL_RCC_OscConfig+0x3f8>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 80010ee:	4b56      	ldr	r3, [pc, #344]	; (8001248 <HAL_RCC_OscConfig+0x520>)
 80010f0:	681b      	ldr	r3, [r3, #0]
 80010f2:	4a55      	ldr	r2, [pc, #340]	; (8001248 <HAL_RCC_OscConfig+0x520>)
 80010f4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80010f8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80010fa:	f7ff fc15 	bl	8000928 <HAL_GetTick>
 80010fe:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8001100:	e008      	b.n	8001114 <HAL_RCC_OscConfig+0x3ec>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 8001102:	f7ff fc11 	bl	8000928 <HAL_GetTick>
 8001106:	4602      	mov	r2, r0
 8001108:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800110a:	1ad3      	subs	r3, r2, r3
 800110c:	2b02      	cmp	r3, #2
 800110e:	d901      	bls.n	8001114 <HAL_RCC_OscConfig+0x3ec>
          {
            return HAL_TIMEOUT;
 8001110:	2303      	movs	r3, #3
 8001112:	e212      	b.n	800153a <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8001114:	4b4c      	ldr	r3, [pc, #304]	; (8001248 <HAL_RCC_OscConfig+0x520>)
 8001116:	681b      	ldr	r3, [r3, #0]
 8001118:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800111c:	2b00      	cmp	r3, #0
 800111e:	d1f0      	bne.n	8001102 <HAL_RCC_OscConfig+0x3da>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001120:	687b      	ldr	r3, [r7, #4]
 8001122:	681b      	ldr	r3, [r3, #0]
 8001124:	f003 0308 	and.w	r3, r3, #8
 8001128:	2b00      	cmp	r3, #0
 800112a:	d036      	beq.n	800119a <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	695b      	ldr	r3, [r3, #20]
 8001130:	2b00      	cmp	r3, #0
 8001132:	d019      	beq.n	8001168 <HAL_RCC_OscConfig+0x440>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001134:	4b44      	ldr	r3, [pc, #272]	; (8001248 <HAL_RCC_OscConfig+0x520>)
 8001136:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001138:	4a43      	ldr	r2, [pc, #268]	; (8001248 <HAL_RCC_OscConfig+0x520>)
 800113a:	f043 0301 	orr.w	r3, r3, #1
 800113e:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001140:	f7ff fbf2 	bl	8000928 <HAL_GetTick>
 8001144:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8001146:	e008      	b.n	800115a <HAL_RCC_OscConfig+0x432>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001148:	f7ff fbee 	bl	8000928 <HAL_GetTick>
 800114c:	4602      	mov	r2, r0
 800114e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001150:	1ad3      	subs	r3, r2, r3
 8001152:	2b02      	cmp	r3, #2
 8001154:	d901      	bls.n	800115a <HAL_RCC_OscConfig+0x432>
        {
          return HAL_TIMEOUT;
 8001156:	2303      	movs	r3, #3
 8001158:	e1ef      	b.n	800153a <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800115a:	4b3b      	ldr	r3, [pc, #236]	; (8001248 <HAL_RCC_OscConfig+0x520>)
 800115c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800115e:	f003 0302 	and.w	r3, r3, #2
 8001162:	2b00      	cmp	r3, #0
 8001164:	d0f0      	beq.n	8001148 <HAL_RCC_OscConfig+0x420>
 8001166:	e018      	b.n	800119a <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001168:	4b37      	ldr	r3, [pc, #220]	; (8001248 <HAL_RCC_OscConfig+0x520>)
 800116a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800116c:	4a36      	ldr	r2, [pc, #216]	; (8001248 <HAL_RCC_OscConfig+0x520>)
 800116e:	f023 0301 	bic.w	r3, r3, #1
 8001172:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001174:	f7ff fbd8 	bl	8000928 <HAL_GetTick>
 8001178:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800117a:	e008      	b.n	800118e <HAL_RCC_OscConfig+0x466>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800117c:	f7ff fbd4 	bl	8000928 <HAL_GetTick>
 8001180:	4602      	mov	r2, r0
 8001182:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001184:	1ad3      	subs	r3, r2, r3
 8001186:	2b02      	cmp	r3, #2
 8001188:	d901      	bls.n	800118e <HAL_RCC_OscConfig+0x466>
        {
          return HAL_TIMEOUT;
 800118a:	2303      	movs	r3, #3
 800118c:	e1d5      	b.n	800153a <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800118e:	4b2e      	ldr	r3, [pc, #184]	; (8001248 <HAL_RCC_OscConfig+0x520>)
 8001190:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001192:	f003 0302 	and.w	r3, r3, #2
 8001196:	2b00      	cmp	r3, #0
 8001198:	d1f0      	bne.n	800117c <HAL_RCC_OscConfig+0x454>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800119a:	687b      	ldr	r3, [r7, #4]
 800119c:	681b      	ldr	r3, [r3, #0]
 800119e:	f003 0320 	and.w	r3, r3, #32
 80011a2:	2b00      	cmp	r3, #0
 80011a4:	d036      	beq.n	8001214 <HAL_RCC_OscConfig+0x4ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if((RCC_OscInitStruct->HSI48State)!= RCC_HSI48_OFF)
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	699b      	ldr	r3, [r3, #24]
 80011aa:	2b00      	cmp	r3, #0
 80011ac:	d019      	beq.n	80011e2 <HAL_RCC_OscConfig+0x4ba>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80011ae:	4b26      	ldr	r3, [pc, #152]	; (8001248 <HAL_RCC_OscConfig+0x520>)
 80011b0:	681b      	ldr	r3, [r3, #0]
 80011b2:	4a25      	ldr	r2, [pc, #148]	; (8001248 <HAL_RCC_OscConfig+0x520>)
 80011b4:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80011b8:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80011ba:	f7ff fbb5 	bl	8000928 <HAL_GetTick>
 80011be:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80011c0:	e008      	b.n	80011d4 <HAL_RCC_OscConfig+0x4ac>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 80011c2:	f7ff fbb1 	bl	8000928 <HAL_GetTick>
 80011c6:	4602      	mov	r2, r0
 80011c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80011ca:	1ad3      	subs	r3, r2, r3
 80011cc:	2b02      	cmp	r3, #2
 80011ce:	d901      	bls.n	80011d4 <HAL_RCC_OscConfig+0x4ac>
        {
          return HAL_TIMEOUT;
 80011d0:	2303      	movs	r3, #3
 80011d2:	e1b2      	b.n	800153a <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80011d4:	4b1c      	ldr	r3, [pc, #112]	; (8001248 <HAL_RCC_OscConfig+0x520>)
 80011d6:	681b      	ldr	r3, [r3, #0]
 80011d8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80011dc:	2b00      	cmp	r3, #0
 80011de:	d0f0      	beq.n	80011c2 <HAL_RCC_OscConfig+0x49a>
 80011e0:	e018      	b.n	8001214 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80011e2:	4b19      	ldr	r3, [pc, #100]	; (8001248 <HAL_RCC_OscConfig+0x520>)
 80011e4:	681b      	ldr	r3, [r3, #0]
 80011e6:	4a18      	ldr	r2, [pc, #96]	; (8001248 <HAL_RCC_OscConfig+0x520>)
 80011e8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80011ec:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80011ee:	f7ff fb9b 	bl	8000928 <HAL_GetTick>
 80011f2:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80011f4:	e008      	b.n	8001208 <HAL_RCC_OscConfig+0x4e0>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 80011f6:	f7ff fb97 	bl	8000928 <HAL_GetTick>
 80011fa:	4602      	mov	r2, r0
 80011fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80011fe:	1ad3      	subs	r3, r2, r3
 8001200:	2b02      	cmp	r3, #2
 8001202:	d901      	bls.n	8001208 <HAL_RCC_OscConfig+0x4e0>
        {
          return HAL_TIMEOUT;
 8001204:	2303      	movs	r3, #3
 8001206:	e198      	b.n	800153a <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8001208:	4b0f      	ldr	r3, [pc, #60]	; (8001248 <HAL_RCC_OscConfig+0x520>)
 800120a:	681b      	ldr	r3, [r3, #0]
 800120c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001210:	2b00      	cmp	r3, #0
 8001212:	d1f0      	bne.n	80011f6 <HAL_RCC_OscConfig+0x4ce>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	681b      	ldr	r3, [r3, #0]
 8001218:	f003 0304 	and.w	r3, r3, #4
 800121c:	2b00      	cmp	r3, #0
 800121e:	f000 8085 	beq.w	800132c <HAL_RCC_OscConfig+0x604>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8001222:	4b0a      	ldr	r3, [pc, #40]	; (800124c <HAL_RCC_OscConfig+0x524>)
 8001224:	681b      	ldr	r3, [r3, #0]
 8001226:	4a09      	ldr	r2, [pc, #36]	; (800124c <HAL_RCC_OscConfig+0x524>)
 8001228:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800122c:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800122e:	f7ff fb7b 	bl	8000928 <HAL_GetTick>
 8001232:	6278      	str	r0, [r7, #36]	; 0x24

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8001234:	e00c      	b.n	8001250 <HAL_RCC_OscConfig+0x528>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8001236:	f7ff fb77 	bl	8000928 <HAL_GetTick>
 800123a:	4602      	mov	r2, r0
 800123c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800123e:	1ad3      	subs	r3, r2, r3
 8001240:	2b64      	cmp	r3, #100	; 0x64
 8001242:	d905      	bls.n	8001250 <HAL_RCC_OscConfig+0x528>
      {
        return HAL_TIMEOUT;
 8001244:	2303      	movs	r3, #3
 8001246:	e178      	b.n	800153a <HAL_RCC_OscConfig+0x812>
 8001248:	58024400 	.word	0x58024400
 800124c:	58024800 	.word	0x58024800
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8001250:	4b96      	ldr	r3, [pc, #600]	; (80014ac <HAL_RCC_OscConfig+0x784>)
 8001252:	681b      	ldr	r3, [r3, #0]
 8001254:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001258:	2b00      	cmp	r3, #0
 800125a:	d0ec      	beq.n	8001236 <HAL_RCC_OscConfig+0x50e>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	689b      	ldr	r3, [r3, #8]
 8001260:	2b01      	cmp	r3, #1
 8001262:	d106      	bne.n	8001272 <HAL_RCC_OscConfig+0x54a>
 8001264:	4b92      	ldr	r3, [pc, #584]	; (80014b0 <HAL_RCC_OscConfig+0x788>)
 8001266:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001268:	4a91      	ldr	r2, [pc, #580]	; (80014b0 <HAL_RCC_OscConfig+0x788>)
 800126a:	f043 0301 	orr.w	r3, r3, #1
 800126e:	6713      	str	r3, [r2, #112]	; 0x70
 8001270:	e02d      	b.n	80012ce <HAL_RCC_OscConfig+0x5a6>
 8001272:	687b      	ldr	r3, [r7, #4]
 8001274:	689b      	ldr	r3, [r3, #8]
 8001276:	2b00      	cmp	r3, #0
 8001278:	d10c      	bne.n	8001294 <HAL_RCC_OscConfig+0x56c>
 800127a:	4b8d      	ldr	r3, [pc, #564]	; (80014b0 <HAL_RCC_OscConfig+0x788>)
 800127c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800127e:	4a8c      	ldr	r2, [pc, #560]	; (80014b0 <HAL_RCC_OscConfig+0x788>)
 8001280:	f023 0301 	bic.w	r3, r3, #1
 8001284:	6713      	str	r3, [r2, #112]	; 0x70
 8001286:	4b8a      	ldr	r3, [pc, #552]	; (80014b0 <HAL_RCC_OscConfig+0x788>)
 8001288:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800128a:	4a89      	ldr	r2, [pc, #548]	; (80014b0 <HAL_RCC_OscConfig+0x788>)
 800128c:	f023 0304 	bic.w	r3, r3, #4
 8001290:	6713      	str	r3, [r2, #112]	; 0x70
 8001292:	e01c      	b.n	80012ce <HAL_RCC_OscConfig+0x5a6>
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	689b      	ldr	r3, [r3, #8]
 8001298:	2b05      	cmp	r3, #5
 800129a:	d10c      	bne.n	80012b6 <HAL_RCC_OscConfig+0x58e>
 800129c:	4b84      	ldr	r3, [pc, #528]	; (80014b0 <HAL_RCC_OscConfig+0x788>)
 800129e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80012a0:	4a83      	ldr	r2, [pc, #524]	; (80014b0 <HAL_RCC_OscConfig+0x788>)
 80012a2:	f043 0304 	orr.w	r3, r3, #4
 80012a6:	6713      	str	r3, [r2, #112]	; 0x70
 80012a8:	4b81      	ldr	r3, [pc, #516]	; (80014b0 <HAL_RCC_OscConfig+0x788>)
 80012aa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80012ac:	4a80      	ldr	r2, [pc, #512]	; (80014b0 <HAL_RCC_OscConfig+0x788>)
 80012ae:	f043 0301 	orr.w	r3, r3, #1
 80012b2:	6713      	str	r3, [r2, #112]	; 0x70
 80012b4:	e00b      	b.n	80012ce <HAL_RCC_OscConfig+0x5a6>
 80012b6:	4b7e      	ldr	r3, [pc, #504]	; (80014b0 <HAL_RCC_OscConfig+0x788>)
 80012b8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80012ba:	4a7d      	ldr	r2, [pc, #500]	; (80014b0 <HAL_RCC_OscConfig+0x788>)
 80012bc:	f023 0301 	bic.w	r3, r3, #1
 80012c0:	6713      	str	r3, [r2, #112]	; 0x70
 80012c2:	4b7b      	ldr	r3, [pc, #492]	; (80014b0 <HAL_RCC_OscConfig+0x788>)
 80012c4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80012c6:	4a7a      	ldr	r2, [pc, #488]	; (80014b0 <HAL_RCC_OscConfig+0x788>)
 80012c8:	f023 0304 	bic.w	r3, r3, #4
 80012cc:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	689b      	ldr	r3, [r3, #8]
 80012d2:	2b00      	cmp	r3, #0
 80012d4:	d015      	beq.n	8001302 <HAL_RCC_OscConfig+0x5da>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80012d6:	f7ff fb27 	bl	8000928 <HAL_GetTick>
 80012da:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80012dc:	e00a      	b.n	80012f4 <HAL_RCC_OscConfig+0x5cc>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80012de:	f7ff fb23 	bl	8000928 <HAL_GetTick>
 80012e2:	4602      	mov	r2, r0
 80012e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80012e6:	1ad3      	subs	r3, r2, r3
 80012e8:	f241 3288 	movw	r2, #5000	; 0x1388
 80012ec:	4293      	cmp	r3, r2
 80012ee:	d901      	bls.n	80012f4 <HAL_RCC_OscConfig+0x5cc>
        {
          return HAL_TIMEOUT;
 80012f0:	2303      	movs	r3, #3
 80012f2:	e122      	b.n	800153a <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80012f4:	4b6e      	ldr	r3, [pc, #440]	; (80014b0 <HAL_RCC_OscConfig+0x788>)
 80012f6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80012f8:	f003 0302 	and.w	r3, r3, #2
 80012fc:	2b00      	cmp	r3, #0
 80012fe:	d0ee      	beq.n	80012de <HAL_RCC_OscConfig+0x5b6>
 8001300:	e014      	b.n	800132c <HAL_RCC_OscConfig+0x604>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001302:	f7ff fb11 	bl	8000928 <HAL_GetTick>
 8001306:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8001308:	e00a      	b.n	8001320 <HAL_RCC_OscConfig+0x5f8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800130a:	f7ff fb0d 	bl	8000928 <HAL_GetTick>
 800130e:	4602      	mov	r2, r0
 8001310:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001312:	1ad3      	subs	r3, r2, r3
 8001314:	f241 3288 	movw	r2, #5000	; 0x1388
 8001318:	4293      	cmp	r3, r2
 800131a:	d901      	bls.n	8001320 <HAL_RCC_OscConfig+0x5f8>
        {
          return HAL_TIMEOUT;
 800131c:	2303      	movs	r3, #3
 800131e:	e10c      	b.n	800153a <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8001320:	4b63      	ldr	r3, [pc, #396]	; (80014b0 <HAL_RCC_OscConfig+0x788>)
 8001322:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001324:	f003 0302 	and.w	r3, r3, #2
 8001328:	2b00      	cmp	r3, #0
 800132a:	d1ee      	bne.n	800130a <HAL_RCC_OscConfig+0x5e2>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001330:	2b00      	cmp	r3, #0
 8001332:	f000 8101 	beq.w	8001538 <HAL_RCC_OscConfig+0x810>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8001336:	4b5e      	ldr	r3, [pc, #376]	; (80014b0 <HAL_RCC_OscConfig+0x788>)
 8001338:	691b      	ldr	r3, [r3, #16]
 800133a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800133e:	2b18      	cmp	r3, #24
 8001340:	f000 80bc 	beq.w	80014bc <HAL_RCC_OscConfig+0x794>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001348:	2b02      	cmp	r3, #2
 800134a:	f040 8095 	bne.w	8001478 <HAL_RCC_OscConfig+0x750>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800134e:	4b58      	ldr	r3, [pc, #352]	; (80014b0 <HAL_RCC_OscConfig+0x788>)
 8001350:	681b      	ldr	r3, [r3, #0]
 8001352:	4a57      	ldr	r2, [pc, #348]	; (80014b0 <HAL_RCC_OscConfig+0x788>)
 8001354:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001358:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800135a:	f7ff fae5 	bl	8000928 <HAL_GetTick>
 800135e:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8001360:	e008      	b.n	8001374 <HAL_RCC_OscConfig+0x64c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001362:	f7ff fae1 	bl	8000928 <HAL_GetTick>
 8001366:	4602      	mov	r2, r0
 8001368:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800136a:	1ad3      	subs	r3, r2, r3
 800136c:	2b02      	cmp	r3, #2
 800136e:	d901      	bls.n	8001374 <HAL_RCC_OscConfig+0x64c>
          {
            return HAL_TIMEOUT;
 8001370:	2303      	movs	r3, #3
 8001372:	e0e2      	b.n	800153a <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8001374:	4b4e      	ldr	r3, [pc, #312]	; (80014b0 <HAL_RCC_OscConfig+0x788>)
 8001376:	681b      	ldr	r3, [r3, #0]
 8001378:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800137c:	2b00      	cmp	r3, #0
 800137e:	d1f0      	bne.n	8001362 <HAL_RCC_OscConfig+0x63a>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001380:	4b4b      	ldr	r3, [pc, #300]	; (80014b0 <HAL_RCC_OscConfig+0x788>)
 8001382:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001384:	4b4b      	ldr	r3, [pc, #300]	; (80014b4 <HAL_RCC_OscConfig+0x78c>)
 8001386:	4013      	ands	r3, r2
 8001388:	687a      	ldr	r2, [r7, #4]
 800138a:	6a91      	ldr	r1, [r2, #40]	; 0x28
 800138c:	687a      	ldr	r2, [r7, #4]
 800138e:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8001390:	0112      	lsls	r2, r2, #4
 8001392:	430a      	orrs	r2, r1
 8001394:	4946      	ldr	r1, [pc, #280]	; (80014b0 <HAL_RCC_OscConfig+0x788>)
 8001396:	4313      	orrs	r3, r2
 8001398:	628b      	str	r3, [r1, #40]	; 0x28
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800139e:	3b01      	subs	r3, #1
 80013a0:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80013a8:	3b01      	subs	r3, #1
 80013aa:	025b      	lsls	r3, r3, #9
 80013ac:	b29b      	uxth	r3, r3
 80013ae:	431a      	orrs	r2, r3
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80013b4:	3b01      	subs	r3, #1
 80013b6:	041b      	lsls	r3, r3, #16
 80013b8:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 80013bc:	431a      	orrs	r2, r3
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80013c2:	3b01      	subs	r3, #1
 80013c4:	061b      	lsls	r3, r3, #24
 80013c6:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 80013ca:	4939      	ldr	r1, [pc, #228]	; (80014b0 <HAL_RCC_OscConfig+0x788>)
 80013cc:	4313      	orrs	r3, r2
 80013ce:	630b      	str	r3, [r1, #48]	; 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

         /* Disable PLLFRACN . */
         __HAL_RCC_PLLFRACN_DISABLE();
 80013d0:	4b37      	ldr	r3, [pc, #220]	; (80014b0 <HAL_RCC_OscConfig+0x788>)
 80013d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80013d4:	4a36      	ldr	r2, [pc, #216]	; (80014b0 <HAL_RCC_OscConfig+0x788>)
 80013d6:	f023 0301 	bic.w	r3, r3, #1
 80013da:	62d3      	str	r3, [r2, #44]	; 0x2c

         /* Configure PLL PLL1FRACN */
         __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80013dc:	4b34      	ldr	r3, [pc, #208]	; (80014b0 <HAL_RCC_OscConfig+0x788>)
 80013de:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80013e0:	4b35      	ldr	r3, [pc, #212]	; (80014b8 <HAL_RCC_OscConfig+0x790>)
 80013e2:	4013      	ands	r3, r2
 80013e4:	687a      	ldr	r2, [r7, #4]
 80013e6:	6c92      	ldr	r2, [r2, #72]	; 0x48
 80013e8:	00d2      	lsls	r2, r2, #3
 80013ea:	4931      	ldr	r1, [pc, #196]	; (80014b0 <HAL_RCC_OscConfig+0x788>)
 80013ec:	4313      	orrs	r3, r2
 80013ee:	634b      	str	r3, [r1, #52]	; 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 80013f0:	4b2f      	ldr	r3, [pc, #188]	; (80014b0 <HAL_RCC_OscConfig+0x788>)
 80013f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80013f4:	f023 020c 	bic.w	r2, r3, #12
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013fc:	492c      	ldr	r1, [pc, #176]	; (80014b0 <HAL_RCC_OscConfig+0x788>)
 80013fe:	4313      	orrs	r3, r2
 8001400:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8001402:	4b2b      	ldr	r3, [pc, #172]	; (80014b0 <HAL_RCC_OscConfig+0x788>)
 8001404:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001406:	f023 0202 	bic.w	r2, r3, #2
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800140e:	4928      	ldr	r1, [pc, #160]	; (80014b0 <HAL_RCC_OscConfig+0x788>)
 8001410:	4313      	orrs	r3, r2
 8001412:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8001414:	4b26      	ldr	r3, [pc, #152]	; (80014b0 <HAL_RCC_OscConfig+0x788>)
 8001416:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001418:	4a25      	ldr	r2, [pc, #148]	; (80014b0 <HAL_RCC_OscConfig+0x788>)
 800141a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800141e:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1Q Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8001420:	4b23      	ldr	r3, [pc, #140]	; (80014b0 <HAL_RCC_OscConfig+0x788>)
 8001422:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001424:	4a22      	ldr	r2, [pc, #136]	; (80014b0 <HAL_RCC_OscConfig+0x788>)
 8001426:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800142a:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1R  Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 800142c:	4b20      	ldr	r3, [pc, #128]	; (80014b0 <HAL_RCC_OscConfig+0x788>)
 800142e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001430:	4a1f      	ldr	r2, [pc, #124]	; (80014b0 <HAL_RCC_OscConfig+0x788>)
 8001432:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001436:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1FRACN . */
         __HAL_RCC_PLLFRACN_ENABLE();
 8001438:	4b1d      	ldr	r3, [pc, #116]	; (80014b0 <HAL_RCC_OscConfig+0x788>)
 800143a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800143c:	4a1c      	ldr	r2, [pc, #112]	; (80014b0 <HAL_RCC_OscConfig+0x788>)
 800143e:	f043 0301 	orr.w	r3, r3, #1
 8001442:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001444:	4b1a      	ldr	r3, [pc, #104]	; (80014b0 <HAL_RCC_OscConfig+0x788>)
 8001446:	681b      	ldr	r3, [r3, #0]
 8001448:	4a19      	ldr	r2, [pc, #100]	; (80014b0 <HAL_RCC_OscConfig+0x788>)
 800144a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800144e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001450:	f7ff fa6a 	bl	8000928 <HAL_GetTick>
 8001454:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8001456:	e008      	b.n	800146a <HAL_RCC_OscConfig+0x742>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001458:	f7ff fa66 	bl	8000928 <HAL_GetTick>
 800145c:	4602      	mov	r2, r0
 800145e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001460:	1ad3      	subs	r3, r2, r3
 8001462:	2b02      	cmp	r3, #2
 8001464:	d901      	bls.n	800146a <HAL_RCC_OscConfig+0x742>
          {
            return HAL_TIMEOUT;
 8001466:	2303      	movs	r3, #3
 8001468:	e067      	b.n	800153a <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800146a:	4b11      	ldr	r3, [pc, #68]	; (80014b0 <HAL_RCC_OscConfig+0x788>)
 800146c:	681b      	ldr	r3, [r3, #0]
 800146e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001472:	2b00      	cmp	r3, #0
 8001474:	d0f0      	beq.n	8001458 <HAL_RCC_OscConfig+0x730>
 8001476:	e05f      	b.n	8001538 <HAL_RCC_OscConfig+0x810>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001478:	4b0d      	ldr	r3, [pc, #52]	; (80014b0 <HAL_RCC_OscConfig+0x788>)
 800147a:	681b      	ldr	r3, [r3, #0]
 800147c:	4a0c      	ldr	r2, [pc, #48]	; (80014b0 <HAL_RCC_OscConfig+0x788>)
 800147e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001482:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001484:	f7ff fa50 	bl	8000928 <HAL_GetTick>
 8001488:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800148a:	e008      	b.n	800149e <HAL_RCC_OscConfig+0x776>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800148c:	f7ff fa4c 	bl	8000928 <HAL_GetTick>
 8001490:	4602      	mov	r2, r0
 8001492:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001494:	1ad3      	subs	r3, r2, r3
 8001496:	2b02      	cmp	r3, #2
 8001498:	d901      	bls.n	800149e <HAL_RCC_OscConfig+0x776>
          {
            return HAL_TIMEOUT;
 800149a:	2303      	movs	r3, #3
 800149c:	e04d      	b.n	800153a <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800149e:	4b04      	ldr	r3, [pc, #16]	; (80014b0 <HAL_RCC_OscConfig+0x788>)
 80014a0:	681b      	ldr	r3, [r3, #0]
 80014a2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80014a6:	2b00      	cmp	r3, #0
 80014a8:	d1f0      	bne.n	800148c <HAL_RCC_OscConfig+0x764>
 80014aa:	e045      	b.n	8001538 <HAL_RCC_OscConfig+0x810>
 80014ac:	58024800 	.word	0x58024800
 80014b0:	58024400 	.word	0x58024400
 80014b4:	fffffc0c 	.word	0xfffffc0c
 80014b8:	ffff0007 	.word	0xffff0007
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 80014bc:	4b21      	ldr	r3, [pc, #132]	; (8001544 <HAL_RCC_OscConfig+0x81c>)
 80014be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80014c0:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 80014c2:	4b20      	ldr	r3, [pc, #128]	; (8001544 <HAL_RCC_OscConfig+0x81c>)
 80014c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014c6:	60fb      	str	r3, [r7, #12]
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80014cc:	2b01      	cmp	r3, #1
 80014ce:	d031      	beq.n	8001534 <HAL_RCC_OscConfig+0x80c>
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80014d0:	693b      	ldr	r3, [r7, #16]
 80014d2:	f003 0203 	and.w	r2, r3, #3
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80014da:	429a      	cmp	r2, r3
 80014dc:	d12a      	bne.n	8001534 <HAL_RCC_OscConfig+0x80c>
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 80014de:	693b      	ldr	r3, [r7, #16]
 80014e0:	091b      	lsrs	r3, r3, #4
 80014e2:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80014ea:	429a      	cmp	r2, r3
 80014ec:	d122      	bne.n	8001534 <HAL_RCC_OscConfig+0x80c>
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80014ee:	68fb      	ldr	r3, [r7, #12]
 80014f0:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014f8:	3b01      	subs	r3, #1
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 80014fa:	429a      	cmp	r2, r3
 80014fc:	d11a      	bne.n	8001534 <HAL_RCC_OscConfig+0x80c>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80014fe:	68fb      	ldr	r3, [r7, #12]
 8001500:	0a5b      	lsrs	r3, r3, #9
 8001502:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800150a:	3b01      	subs	r3, #1
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800150c:	429a      	cmp	r2, r3
 800150e:	d111      	bne.n	8001534 <HAL_RCC_OscConfig+0x80c>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8001510:	68fb      	ldr	r3, [r7, #12]
 8001512:	0c1b      	lsrs	r3, r3, #16
 8001514:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800151c:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800151e:	429a      	cmp	r2, r3
 8001520:	d108      	bne.n	8001534 <HAL_RCC_OscConfig+0x80c>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8001522:	68fb      	ldr	r3, [r7, #12]
 8001524:	0e1b      	lsrs	r3, r3, #24
 8001526:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800152e:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8001530:	429a      	cmp	r2, r3
 8001532:	d001      	beq.n	8001538 <HAL_RCC_OscConfig+0x810>
      {
        return HAL_ERROR;
 8001534:	2301      	movs	r3, #1
 8001536:	e000      	b.n	800153a <HAL_RCC_OscConfig+0x812>
      }
    }
  }
  return HAL_OK;
 8001538:	2300      	movs	r3, #0
}
 800153a:	4618      	mov	r0, r3
 800153c:	3730      	adds	r7, #48	; 0x30
 800153e:	46bd      	mov	sp, r7
 8001540:	bd80      	pop	{r7, pc}
 8001542:	bf00      	nop
 8001544:	58024400 	.word	0x58024400

08001548 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001548:	b580      	push	{r7, lr}
 800154a:	b086      	sub	sp, #24
 800154c:	af00      	add	r7, sp, #0
 800154e:	6078      	str	r0, [r7, #4]
 8001550:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

   /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	2b00      	cmp	r3, #0
 8001556:	d101      	bne.n	800155c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001558:	2301      	movs	r3, #1
 800155a:	e19c      	b.n	8001896 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800155c:	4b8a      	ldr	r3, [pc, #552]	; (8001788 <HAL_RCC_ClockConfig+0x240>)
 800155e:	681b      	ldr	r3, [r3, #0]
 8001560:	f003 030f 	and.w	r3, r3, #15
 8001564:	683a      	ldr	r2, [r7, #0]
 8001566:	429a      	cmp	r2, r3
 8001568:	d910      	bls.n	800158c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800156a:	4b87      	ldr	r3, [pc, #540]	; (8001788 <HAL_RCC_ClockConfig+0x240>)
 800156c:	681b      	ldr	r3, [r3, #0]
 800156e:	f023 020f 	bic.w	r2, r3, #15
 8001572:	4985      	ldr	r1, [pc, #532]	; (8001788 <HAL_RCC_ClockConfig+0x240>)
 8001574:	683b      	ldr	r3, [r7, #0]
 8001576:	4313      	orrs	r3, r2
 8001578:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800157a:	4b83      	ldr	r3, [pc, #524]	; (8001788 <HAL_RCC_ClockConfig+0x240>)
 800157c:	681b      	ldr	r3, [r3, #0]
 800157e:	f003 030f 	and.w	r3, r3, #15
 8001582:	683a      	ldr	r2, [r7, #0]
 8001584:	429a      	cmp	r2, r3
 8001586:	d001      	beq.n	800158c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8001588:	2301      	movs	r3, #1
 800158a:	e184      	b.n	8001896 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	681b      	ldr	r3, [r3, #0]
 8001590:	f003 0304 	and.w	r3, r3, #4
 8001594:	2b00      	cmp	r3, #0
 8001596:	d010      	beq.n	80015ba <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	691a      	ldr	r2, [r3, #16]
 800159c:	4b7b      	ldr	r3, [pc, #492]	; (800178c <HAL_RCC_ClockConfig+0x244>)
 800159e:	699b      	ldr	r3, [r3, #24]
 80015a0:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80015a4:	429a      	cmp	r2, r3
 80015a6:	d908      	bls.n	80015ba <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80015a8:	4b78      	ldr	r3, [pc, #480]	; (800178c <HAL_RCC_ClockConfig+0x244>)
 80015aa:	699b      	ldr	r3, [r3, #24]
 80015ac:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	691b      	ldr	r3, [r3, #16]
 80015b4:	4975      	ldr	r1, [pc, #468]	; (800178c <HAL_RCC_ClockConfig+0x244>)
 80015b6:	4313      	orrs	r3, r2
 80015b8:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	681b      	ldr	r3, [r3, #0]
 80015be:	f003 0308 	and.w	r3, r3, #8
 80015c2:	2b00      	cmp	r3, #0
 80015c4:	d010      	beq.n	80015e8 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	695a      	ldr	r2, [r3, #20]
 80015ca:	4b70      	ldr	r3, [pc, #448]	; (800178c <HAL_RCC_ClockConfig+0x244>)
 80015cc:	69db      	ldr	r3, [r3, #28]
 80015ce:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80015d2:	429a      	cmp	r2, r3
 80015d4:	d908      	bls.n	80015e8 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80015d6:	4b6d      	ldr	r3, [pc, #436]	; (800178c <HAL_RCC_ClockConfig+0x244>)
 80015d8:	69db      	ldr	r3, [r3, #28]
 80015da:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	695b      	ldr	r3, [r3, #20]
 80015e2:	496a      	ldr	r1, [pc, #424]	; (800178c <HAL_RCC_ClockConfig+0x244>)
 80015e4:	4313      	orrs	r3, r2
 80015e6:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
  }
#endif
    }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	681b      	ldr	r3, [r3, #0]
 80015ec:	f003 0310 	and.w	r3, r3, #16
 80015f0:	2b00      	cmp	r3, #0
 80015f2:	d010      	beq.n	8001616 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	699a      	ldr	r2, [r3, #24]
 80015f8:	4b64      	ldr	r3, [pc, #400]	; (800178c <HAL_RCC_ClockConfig+0x244>)
 80015fa:	69db      	ldr	r3, [r3, #28]
 80015fc:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8001600:	429a      	cmp	r2, r3
 8001602:	d908      	bls.n	8001616 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8001604:	4b61      	ldr	r3, [pc, #388]	; (800178c <HAL_RCC_ClockConfig+0x244>)
 8001606:	69db      	ldr	r3, [r3, #28]
 8001608:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	699b      	ldr	r3, [r3, #24]
 8001610:	495e      	ldr	r1, [pc, #376]	; (800178c <HAL_RCC_ClockConfig+0x244>)
 8001612:	4313      	orrs	r3, r2
 8001614:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	681b      	ldr	r3, [r3, #0]
 800161a:	f003 0320 	and.w	r3, r3, #32
 800161e:	2b00      	cmp	r3, #0
 8001620:	d010      	beq.n	8001644 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	69da      	ldr	r2, [r3, #28]
 8001626:	4b59      	ldr	r3, [pc, #356]	; (800178c <HAL_RCC_ClockConfig+0x244>)
 8001628:	6a1b      	ldr	r3, [r3, #32]
 800162a:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800162e:	429a      	cmp	r2, r3
 8001630:	d908      	bls.n	8001644 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 8001632:	4b56      	ldr	r3, [pc, #344]	; (800178c <HAL_RCC_ClockConfig+0x244>)
 8001634:	6a1b      	ldr	r3, [r3, #32]
 8001636:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	69db      	ldr	r3, [r3, #28]
 800163e:	4953      	ldr	r1, [pc, #332]	; (800178c <HAL_RCC_ClockConfig+0x244>)
 8001640:	4313      	orrs	r3, r2
 8001642:	620b      	str	r3, [r1, #32]
    }
#endif
  }

   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	681b      	ldr	r3, [r3, #0]
 8001648:	f003 0302 	and.w	r3, r3, #2
 800164c:	2b00      	cmp	r3, #0
 800164e:	d010      	beq.n	8001672 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	68da      	ldr	r2, [r3, #12]
 8001654:	4b4d      	ldr	r3, [pc, #308]	; (800178c <HAL_RCC_ClockConfig+0x244>)
 8001656:	699b      	ldr	r3, [r3, #24]
 8001658:	f003 030f 	and.w	r3, r3, #15
 800165c:	429a      	cmp	r2, r3
 800165e:	d908      	bls.n	8001672 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001660:	4b4a      	ldr	r3, [pc, #296]	; (800178c <HAL_RCC_ClockConfig+0x244>)
 8001662:	699b      	ldr	r3, [r3, #24]
 8001664:	f023 020f 	bic.w	r2, r3, #15
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	68db      	ldr	r3, [r3, #12]
 800166c:	4947      	ldr	r1, [pc, #284]	; (800178c <HAL_RCC_ClockConfig+0x244>)
 800166e:	4313      	orrs	r3, r2
 8001670:	618b      	str	r3, [r1, #24]
    }
#endif
  }

    /*------------------------- SYSCLK Configuration -------------------------*/
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	681b      	ldr	r3, [r3, #0]
 8001676:	f003 0301 	and.w	r3, r3, #1
 800167a:	2b00      	cmp	r3, #0
 800167c:	d055      	beq.n	800172a <HAL_RCC_ClockConfig+0x1e2>
    {
      assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
      assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 800167e:	4b43      	ldr	r3, [pc, #268]	; (800178c <HAL_RCC_ClockConfig+0x244>)
 8001680:	699b      	ldr	r3, [r3, #24]
 8001682:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	689b      	ldr	r3, [r3, #8]
 800168a:	4940      	ldr	r1, [pc, #256]	; (800178c <HAL_RCC_ClockConfig+0x244>)
 800168c:	4313      	orrs	r3, r2
 800168e:	618b      	str	r3, [r1, #24]
#else
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	685b      	ldr	r3, [r3, #4]
 8001694:	2b02      	cmp	r3, #2
 8001696:	d107      	bne.n	80016a8 <HAL_RCC_ClockConfig+0x160>
      {
        /* Check the HSE ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001698:	4b3c      	ldr	r3, [pc, #240]	; (800178c <HAL_RCC_ClockConfig+0x244>)
 800169a:	681b      	ldr	r3, [r3, #0]
 800169c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80016a0:	2b00      	cmp	r3, #0
 80016a2:	d121      	bne.n	80016e8 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 80016a4:	2301      	movs	r3, #1
 80016a6:	e0f6      	b.n	8001896 <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* PLL is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	685b      	ldr	r3, [r3, #4]
 80016ac:	2b03      	cmp	r3, #3
 80016ae:	d107      	bne.n	80016c0 <HAL_RCC_ClockConfig+0x178>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80016b0:	4b36      	ldr	r3, [pc, #216]	; (800178c <HAL_RCC_ClockConfig+0x244>)
 80016b2:	681b      	ldr	r3, [r3, #0]
 80016b4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80016b8:	2b00      	cmp	r3, #0
 80016ba:	d115      	bne.n	80016e8 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 80016bc:	2301      	movs	r3, #1
 80016be:	e0ea      	b.n	8001896 <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* CSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	685b      	ldr	r3, [r3, #4]
 80016c4:	2b01      	cmp	r3, #1
 80016c6:	d107      	bne.n	80016d8 <HAL_RCC_ClockConfig+0x190>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80016c8:	4b30      	ldr	r3, [pc, #192]	; (800178c <HAL_RCC_ClockConfig+0x244>)
 80016ca:	681b      	ldr	r3, [r3, #0]
 80016cc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80016d0:	2b00      	cmp	r3, #0
 80016d2:	d109      	bne.n	80016e8 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 80016d4:	2301      	movs	r3, #1
 80016d6:	e0de      	b.n	8001896 <HAL_RCC_ClockConfig+0x34e>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80016d8:	4b2c      	ldr	r3, [pc, #176]	; (800178c <HAL_RCC_ClockConfig+0x244>)
 80016da:	681b      	ldr	r3, [r3, #0]
 80016dc:	f003 0304 	and.w	r3, r3, #4
 80016e0:	2b00      	cmp	r3, #0
 80016e2:	d101      	bne.n	80016e8 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 80016e4:	2301      	movs	r3, #1
 80016e6:	e0d6      	b.n	8001896 <HAL_RCC_ClockConfig+0x34e>
        }
      }
      MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80016e8:	4b28      	ldr	r3, [pc, #160]	; (800178c <HAL_RCC_ClockConfig+0x244>)
 80016ea:	691b      	ldr	r3, [r3, #16]
 80016ec:	f023 0207 	bic.w	r2, r3, #7
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	685b      	ldr	r3, [r3, #4]
 80016f4:	4925      	ldr	r1, [pc, #148]	; (800178c <HAL_RCC_ClockConfig+0x244>)
 80016f6:	4313      	orrs	r3, r2
 80016f8:	610b      	str	r3, [r1, #16]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80016fa:	f7ff f915 	bl	8000928 <HAL_GetTick>
 80016fe:	6178      	str	r0, [r7, #20]

        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001700:	e00a      	b.n	8001718 <HAL_RCC_ClockConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001702:	f7ff f911 	bl	8000928 <HAL_GetTick>
 8001706:	4602      	mov	r2, r0
 8001708:	697b      	ldr	r3, [r7, #20]
 800170a:	1ad3      	subs	r3, r2, r3
 800170c:	f241 3288 	movw	r2, #5000	; 0x1388
 8001710:	4293      	cmp	r3, r2
 8001712:	d901      	bls.n	8001718 <HAL_RCC_ClockConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 8001714:	2303      	movs	r3, #3
 8001716:	e0be      	b.n	8001896 <HAL_RCC_ClockConfig+0x34e>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001718:	4b1c      	ldr	r3, [pc, #112]	; (800178c <HAL_RCC_ClockConfig+0x244>)
 800171a:	691b      	ldr	r3, [r3, #16]
 800171c:	f003 0238 	and.w	r2, r3, #56	; 0x38
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	685b      	ldr	r3, [r3, #4]
 8001724:	00db      	lsls	r3, r3, #3
 8001726:	429a      	cmp	r2, r3
 8001728:	d1eb      	bne.n	8001702 <HAL_RCC_ClockConfig+0x1ba>

    }

    /* Decreasing the BUS frequency divider */
   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	681b      	ldr	r3, [r3, #0]
 800172e:	f003 0302 	and.w	r3, r3, #2
 8001732:	2b00      	cmp	r3, #0
 8001734:	d010      	beq.n	8001758 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	68da      	ldr	r2, [r3, #12]
 800173a:	4b14      	ldr	r3, [pc, #80]	; (800178c <HAL_RCC_ClockConfig+0x244>)
 800173c:	699b      	ldr	r3, [r3, #24]
 800173e:	f003 030f 	and.w	r3, r3, #15
 8001742:	429a      	cmp	r2, r3
 8001744:	d208      	bcs.n	8001758 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001746:	4b11      	ldr	r3, [pc, #68]	; (800178c <HAL_RCC_ClockConfig+0x244>)
 8001748:	699b      	ldr	r3, [r3, #24]
 800174a:	f023 020f 	bic.w	r2, r3, #15
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	68db      	ldr	r3, [r3, #12]
 8001752:	490e      	ldr	r1, [pc, #56]	; (800178c <HAL_RCC_ClockConfig+0x244>)
 8001754:	4313      	orrs	r3, r2
 8001756:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001758:	4b0b      	ldr	r3, [pc, #44]	; (8001788 <HAL_RCC_ClockConfig+0x240>)
 800175a:	681b      	ldr	r3, [r3, #0]
 800175c:	f003 030f 	and.w	r3, r3, #15
 8001760:	683a      	ldr	r2, [r7, #0]
 8001762:	429a      	cmp	r2, r3
 8001764:	d214      	bcs.n	8001790 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001766:	4b08      	ldr	r3, [pc, #32]	; (8001788 <HAL_RCC_ClockConfig+0x240>)
 8001768:	681b      	ldr	r3, [r3, #0]
 800176a:	f023 020f 	bic.w	r2, r3, #15
 800176e:	4906      	ldr	r1, [pc, #24]	; (8001788 <HAL_RCC_ClockConfig+0x240>)
 8001770:	683b      	ldr	r3, [r7, #0]
 8001772:	4313      	orrs	r3, r2
 8001774:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001776:	4b04      	ldr	r3, [pc, #16]	; (8001788 <HAL_RCC_ClockConfig+0x240>)
 8001778:	681b      	ldr	r3, [r3, #0]
 800177a:	f003 030f 	and.w	r3, r3, #15
 800177e:	683a      	ldr	r2, [r7, #0]
 8001780:	429a      	cmp	r2, r3
 8001782:	d005      	beq.n	8001790 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8001784:	2301      	movs	r3, #1
 8001786:	e086      	b.n	8001896 <HAL_RCC_ClockConfig+0x34e>
 8001788:	52002000 	.word	0x52002000
 800178c:	58024400 	.word	0x58024400
    }
 }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	681b      	ldr	r3, [r3, #0]
 8001794:	f003 0304 	and.w	r3, r3, #4
 8001798:	2b00      	cmp	r3, #0
 800179a:	d010      	beq.n	80017be <HAL_RCC_ClockConfig+0x276>
 {
#if defined(RCC_D1CFGR_D1PPRE)
   if((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	691a      	ldr	r2, [r3, #16]
 80017a0:	4b3f      	ldr	r3, [pc, #252]	; (80018a0 <HAL_RCC_ClockConfig+0x358>)
 80017a2:	699b      	ldr	r3, [r3, #24]
 80017a4:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80017a8:	429a      	cmp	r2, r3
 80017aa:	d208      	bcs.n	80017be <HAL_RCC_ClockConfig+0x276>
   {
     assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
     MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80017ac:	4b3c      	ldr	r3, [pc, #240]	; (80018a0 <HAL_RCC_ClockConfig+0x358>)
 80017ae:	699b      	ldr	r3, [r3, #24]
 80017b0:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	691b      	ldr	r3, [r3, #16]
 80017b8:	4939      	ldr	r1, [pc, #228]	; (80018a0 <HAL_RCC_ClockConfig+0x358>)
 80017ba:	4313      	orrs	r3, r2
 80017bc:	618b      	str	r3, [r1, #24]
   }
#endif
 }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	681b      	ldr	r3, [r3, #0]
 80017c2:	f003 0308 	and.w	r3, r3, #8
 80017c6:	2b00      	cmp	r3, #0
 80017c8:	d010      	beq.n	80017ec <HAL_RCC_ClockConfig+0x2a4>
 {
#if defined(RCC_D2CFGR_D2PPRE1)
   if((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	695a      	ldr	r2, [r3, #20]
 80017ce:	4b34      	ldr	r3, [pc, #208]	; (80018a0 <HAL_RCC_ClockConfig+0x358>)
 80017d0:	69db      	ldr	r3, [r3, #28]
 80017d2:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80017d6:	429a      	cmp	r2, r3
 80017d8:	d208      	bcs.n	80017ec <HAL_RCC_ClockConfig+0x2a4>
   {
     assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80017da:	4b31      	ldr	r3, [pc, #196]	; (80018a0 <HAL_RCC_ClockConfig+0x358>)
 80017dc:	69db      	ldr	r3, [r3, #28]
 80017de:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	695b      	ldr	r3, [r3, #20]
 80017e6:	492e      	ldr	r1, [pc, #184]	; (80018a0 <HAL_RCC_ClockConfig+0x358>)
 80017e8:	4313      	orrs	r3, r2
 80017ea:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	681b      	ldr	r3, [r3, #0]
 80017f0:	f003 0310 	and.w	r3, r3, #16
 80017f4:	2b00      	cmp	r3, #0
 80017f6:	d010      	beq.n	800181a <HAL_RCC_ClockConfig+0x2d2>
 {
#if defined (RCC_D2CFGR_D2PPRE2)
   if((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	699a      	ldr	r2, [r3, #24]
 80017fc:	4b28      	ldr	r3, [pc, #160]	; (80018a0 <HAL_RCC_ClockConfig+0x358>)
 80017fe:	69db      	ldr	r3, [r3, #28]
 8001800:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8001804:	429a      	cmp	r2, r3
 8001806:	d208      	bcs.n	800181a <HAL_RCC_ClockConfig+0x2d2>
   {
     assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8001808:	4b25      	ldr	r3, [pc, #148]	; (80018a0 <HAL_RCC_ClockConfig+0x358>)
 800180a:	69db      	ldr	r3, [r3, #28]
 800180c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	699b      	ldr	r3, [r3, #24]
 8001814:	4922      	ldr	r1, [pc, #136]	; (80018a0 <HAL_RCC_ClockConfig+0x358>)
 8001816:	4313      	orrs	r3, r2
 8001818:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	681b      	ldr	r3, [r3, #0]
 800181e:	f003 0320 	and.w	r3, r3, #32
 8001822:	2b00      	cmp	r3, #0
 8001824:	d010      	beq.n	8001848 <HAL_RCC_ClockConfig+0x300>
 {
#if defined(RCC_D3CFGR_D3PPRE)
   if((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	69da      	ldr	r2, [r3, #28]
 800182a:	4b1d      	ldr	r3, [pc, #116]	; (80018a0 <HAL_RCC_ClockConfig+0x358>)
 800182c:	6a1b      	ldr	r3, [r3, #32]
 800182e:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8001832:	429a      	cmp	r2, r3
 8001834:	d208      	bcs.n	8001848 <HAL_RCC_ClockConfig+0x300>
   {
     assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
     MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 8001836:	4b1a      	ldr	r3, [pc, #104]	; (80018a0 <HAL_RCC_ClockConfig+0x358>)
 8001838:	6a1b      	ldr	r3, [r3, #32]
 800183a:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	69db      	ldr	r3, [r3, #28]
 8001842:	4917      	ldr	r1, [pc, #92]	; (80018a0 <HAL_RCC_ClockConfig+0x358>)
 8001844:	4313      	orrs	r3, r2
 8001846:	620b      	str	r3, [r1, #32]
#endif
 }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8001848:	f000 f834 	bl	80018b4 <HAL_RCC_GetSysClockFreq>
 800184c:	4602      	mov	r2, r0
 800184e:	4b14      	ldr	r3, [pc, #80]	; (80018a0 <HAL_RCC_ClockConfig+0x358>)
 8001850:	699b      	ldr	r3, [r3, #24]
 8001852:	0a1b      	lsrs	r3, r3, #8
 8001854:	f003 030f 	and.w	r3, r3, #15
 8001858:	4912      	ldr	r1, [pc, #72]	; (80018a4 <HAL_RCC_ClockConfig+0x35c>)
 800185a:	5ccb      	ldrb	r3, [r1, r3]
 800185c:	f003 031f 	and.w	r3, r3, #31
 8001860:	fa22 f303 	lsr.w	r3, r2, r3
 8001864:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8001866:	4b0e      	ldr	r3, [pc, #56]	; (80018a0 <HAL_RCC_ClockConfig+0x358>)
 8001868:	699b      	ldr	r3, [r3, #24]
 800186a:	f003 030f 	and.w	r3, r3, #15
 800186e:	4a0d      	ldr	r2, [pc, #52]	; (80018a4 <HAL_RCC_ClockConfig+0x35c>)
 8001870:	5cd3      	ldrb	r3, [r2, r3]
 8001872:	f003 031f 	and.w	r3, r3, #31
 8001876:	693a      	ldr	r2, [r7, #16]
 8001878:	fa22 f303 	lsr.w	r3, r2, r3
 800187c:	4a0a      	ldr	r2, [pc, #40]	; (80018a8 <HAL_RCC_ClockConfig+0x360>)
 800187e:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8001880:	4a0a      	ldr	r2, [pc, #40]	; (80018ac <HAL_RCC_ClockConfig+0x364>)
 8001882:	693b      	ldr	r3, [r7, #16]
 8001884:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick (uwTickPrio);
 8001886:	4b0a      	ldr	r3, [pc, #40]	; (80018b0 <HAL_RCC_ClockConfig+0x368>)
 8001888:	681b      	ldr	r3, [r3, #0]
 800188a:	4618      	mov	r0, r3
 800188c:	f7ff f802 	bl	8000894 <HAL_InitTick>
 8001890:	4603      	mov	r3, r0
 8001892:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8001894:	7bfb      	ldrb	r3, [r7, #15]
}
 8001896:	4618      	mov	r0, r3
 8001898:	3718      	adds	r7, #24
 800189a:	46bd      	mov	sp, r7
 800189c:	bd80      	pop	{r7, pc}
 800189e:	bf00      	nop
 80018a0:	58024400 	.word	0x58024400
 80018a4:	08001c18 	.word	0x08001c18
 80018a8:	24000004 	.word	0x24000004
 80018ac:	24000000 	.word	0x24000000
 80018b0:	24000008 	.word	0x24000008

080018b4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80018b4:	b480      	push	{r7}
 80018b6:	b089      	sub	sp, #36	; 0x24
 80018b8:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 80018ba:	4bb3      	ldr	r3, [pc, #716]	; (8001b88 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80018bc:	691b      	ldr	r3, [r3, #16]
 80018be:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80018c2:	2b18      	cmp	r3, #24
 80018c4:	f200 8155 	bhi.w	8001b72 <HAL_RCC_GetSysClockFreq+0x2be>
 80018c8:	a201      	add	r2, pc, #4	; (adr r2, 80018d0 <HAL_RCC_GetSysClockFreq+0x1c>)
 80018ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80018ce:	bf00      	nop
 80018d0:	08001935 	.word	0x08001935
 80018d4:	08001b73 	.word	0x08001b73
 80018d8:	08001b73 	.word	0x08001b73
 80018dc:	08001b73 	.word	0x08001b73
 80018e0:	08001b73 	.word	0x08001b73
 80018e4:	08001b73 	.word	0x08001b73
 80018e8:	08001b73 	.word	0x08001b73
 80018ec:	08001b73 	.word	0x08001b73
 80018f0:	0800195b 	.word	0x0800195b
 80018f4:	08001b73 	.word	0x08001b73
 80018f8:	08001b73 	.word	0x08001b73
 80018fc:	08001b73 	.word	0x08001b73
 8001900:	08001b73 	.word	0x08001b73
 8001904:	08001b73 	.word	0x08001b73
 8001908:	08001b73 	.word	0x08001b73
 800190c:	08001b73 	.word	0x08001b73
 8001910:	08001961 	.word	0x08001961
 8001914:	08001b73 	.word	0x08001b73
 8001918:	08001b73 	.word	0x08001b73
 800191c:	08001b73 	.word	0x08001b73
 8001920:	08001b73 	.word	0x08001b73
 8001924:	08001b73 	.word	0x08001b73
 8001928:	08001b73 	.word	0x08001b73
 800192c:	08001b73 	.word	0x08001b73
 8001930:	08001967 	.word	0x08001967
  {
  case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8001934:	4b94      	ldr	r3, [pc, #592]	; (8001b88 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8001936:	681b      	ldr	r3, [r3, #0]
 8001938:	f003 0320 	and.w	r3, r3, #32
 800193c:	2b00      	cmp	r3, #0
 800193e:	d009      	beq.n	8001954 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8001940:	4b91      	ldr	r3, [pc, #580]	; (8001b88 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8001942:	681b      	ldr	r3, [r3, #0]
 8001944:	08db      	lsrs	r3, r3, #3
 8001946:	f003 0303 	and.w	r3, r3, #3
 800194a:	4a90      	ldr	r2, [pc, #576]	; (8001b8c <HAL_RCC_GetSysClockFreq+0x2d8>)
 800194c:	fa22 f303 	lsr.w	r3, r2, r3
 8001950:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

    break;
 8001952:	e111      	b.n	8001b78 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8001954:	4b8d      	ldr	r3, [pc, #564]	; (8001b8c <HAL_RCC_GetSysClockFreq+0x2d8>)
 8001956:	61bb      	str	r3, [r7, #24]
    break;
 8001958:	e10e      	b.n	8001b78 <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 800195a:	4b8d      	ldr	r3, [pc, #564]	; (8001b90 <HAL_RCC_GetSysClockFreq+0x2dc>)
 800195c:	61bb      	str	r3, [r7, #24]
    break;
 800195e:	e10b      	b.n	8001b78 <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    sysclockfreq = HSE_VALUE;
 8001960:	4b8c      	ldr	r3, [pc, #560]	; (8001b94 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8001962:	61bb      	str	r3, [r7, #24]
    break;
 8001964:	e108      	b.n	8001b78 <HAL_RCC_GetSysClockFreq+0x2c4>
  case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8001966:	4b88      	ldr	r3, [pc, #544]	; (8001b88 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8001968:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800196a:	f003 0303 	and.w	r3, r3, #3
 800196e:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 8001970:	4b85      	ldr	r3, [pc, #532]	; (8001b88 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8001972:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001974:	091b      	lsrs	r3, r3, #4
 8001976:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800197a:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 800197c:	4b82      	ldr	r3, [pc, #520]	; (8001b88 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800197e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001980:	f003 0301 	and.w	r3, r3, #1
 8001984:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8001986:	4b80      	ldr	r3, [pc, #512]	; (8001b88 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8001988:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800198a:	08db      	lsrs	r3, r3, #3
 800198c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8001990:	68fa      	ldr	r2, [r7, #12]
 8001992:	fb02 f303 	mul.w	r3, r2, r3
 8001996:	ee07 3a90 	vmov	s15, r3
 800199a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800199e:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 80019a2:	693b      	ldr	r3, [r7, #16]
 80019a4:	2b00      	cmp	r3, #0
 80019a6:	f000 80e1 	beq.w	8001b6c <HAL_RCC_GetSysClockFreq+0x2b8>
 80019aa:	697b      	ldr	r3, [r7, #20]
 80019ac:	2b02      	cmp	r3, #2
 80019ae:	f000 8083 	beq.w	8001ab8 <HAL_RCC_GetSysClockFreq+0x204>
 80019b2:	697b      	ldr	r3, [r7, #20]
 80019b4:	2b02      	cmp	r3, #2
 80019b6:	f200 80a1 	bhi.w	8001afc <HAL_RCC_GetSysClockFreq+0x248>
 80019ba:	697b      	ldr	r3, [r7, #20]
 80019bc:	2b00      	cmp	r3, #0
 80019be:	d003      	beq.n	80019c8 <HAL_RCC_GetSysClockFreq+0x114>
 80019c0:	697b      	ldr	r3, [r7, #20]
 80019c2:	2b01      	cmp	r3, #1
 80019c4:	d056      	beq.n	8001a74 <HAL_RCC_GetSysClockFreq+0x1c0>
 80019c6:	e099      	b.n	8001afc <HAL_RCC_GetSysClockFreq+0x248>
    {
      switch (pllsource)
      {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80019c8:	4b6f      	ldr	r3, [pc, #444]	; (8001b88 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80019ca:	681b      	ldr	r3, [r3, #0]
 80019cc:	f003 0320 	and.w	r3, r3, #32
 80019d0:	2b00      	cmp	r3, #0
 80019d2:	d02d      	beq.n	8001a30 <HAL_RCC_GetSysClockFreq+0x17c>
        {
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80019d4:	4b6c      	ldr	r3, [pc, #432]	; (8001b88 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80019d6:	681b      	ldr	r3, [r3, #0]
 80019d8:	08db      	lsrs	r3, r3, #3
 80019da:	f003 0303 	and.w	r3, r3, #3
 80019de:	4a6b      	ldr	r2, [pc, #428]	; (8001b8c <HAL_RCC_GetSysClockFreq+0x2d8>)
 80019e0:	fa22 f303 	lsr.w	r3, r2, r3
 80019e4:	607b      	str	r3, [r7, #4]
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	ee07 3a90 	vmov	s15, r3
 80019ec:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80019f0:	693b      	ldr	r3, [r7, #16]
 80019f2:	ee07 3a90 	vmov	s15, r3
 80019f6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80019fa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80019fe:	4b62      	ldr	r3, [pc, #392]	; (8001b88 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8001a00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a02:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001a06:	ee07 3a90 	vmov	s15, r3
 8001a0a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8001a0e:	ed97 6a02 	vldr	s12, [r7, #8]
 8001a12:	eddf 5a61 	vldr	s11, [pc, #388]	; 8001b98 <HAL_RCC_GetSysClockFreq+0x2e4>
 8001a16:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8001a1a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8001a1e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8001a22:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8001a26:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001a2a:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
        }
        break;
 8001a2e:	e087      	b.n	8001b40 <HAL_RCC_GetSysClockFreq+0x28c>
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8001a30:	693b      	ldr	r3, [r7, #16]
 8001a32:	ee07 3a90 	vmov	s15, r3
 8001a36:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001a3a:	eddf 6a58 	vldr	s13, [pc, #352]	; 8001b9c <HAL_RCC_GetSysClockFreq+0x2e8>
 8001a3e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8001a42:	4b51      	ldr	r3, [pc, #324]	; (8001b88 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8001a44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a46:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001a4a:	ee07 3a90 	vmov	s15, r3
 8001a4e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8001a52:	ed97 6a02 	vldr	s12, [r7, #8]
 8001a56:	eddf 5a50 	vldr	s11, [pc, #320]	; 8001b98 <HAL_RCC_GetSysClockFreq+0x2e4>
 8001a5a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8001a5e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8001a62:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8001a66:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8001a6a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001a6e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8001a72:	e065      	b.n	8001b40 <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8001a74:	693b      	ldr	r3, [r7, #16]
 8001a76:	ee07 3a90 	vmov	s15, r3
 8001a7a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001a7e:	eddf 6a48 	vldr	s13, [pc, #288]	; 8001ba0 <HAL_RCC_GetSysClockFreq+0x2ec>
 8001a82:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8001a86:	4b40      	ldr	r3, [pc, #256]	; (8001b88 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8001a88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a8a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001a8e:	ee07 3a90 	vmov	s15, r3
 8001a92:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8001a96:	ed97 6a02 	vldr	s12, [r7, #8]
 8001a9a:	eddf 5a3f 	vldr	s11, [pc, #252]	; 8001b98 <HAL_RCC_GetSysClockFreq+0x2e4>
 8001a9e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8001aa2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8001aa6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8001aaa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8001aae:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001ab2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8001ab6:	e043      	b.n	8001b40 <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8001ab8:	693b      	ldr	r3, [r7, #16]
 8001aba:	ee07 3a90 	vmov	s15, r3
 8001abe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001ac2:	eddf 6a38 	vldr	s13, [pc, #224]	; 8001ba4 <HAL_RCC_GetSysClockFreq+0x2f0>
 8001ac6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8001aca:	4b2f      	ldr	r3, [pc, #188]	; (8001b88 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8001acc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ace:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001ad2:	ee07 3a90 	vmov	s15, r3
 8001ad6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8001ada:	ed97 6a02 	vldr	s12, [r7, #8]
 8001ade:	eddf 5a2e 	vldr	s11, [pc, #184]	; 8001b98 <HAL_RCC_GetSysClockFreq+0x2e4>
 8001ae2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8001ae6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8001aea:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8001aee:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8001af2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001af6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8001afa:	e021      	b.n	8001b40 <HAL_RCC_GetSysClockFreq+0x28c>

      default:
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8001afc:	693b      	ldr	r3, [r7, #16]
 8001afe:	ee07 3a90 	vmov	s15, r3
 8001b02:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001b06:	eddf 6a26 	vldr	s13, [pc, #152]	; 8001ba0 <HAL_RCC_GetSysClockFreq+0x2ec>
 8001b0a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8001b0e:	4b1e      	ldr	r3, [pc, #120]	; (8001b88 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8001b10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b12:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001b16:	ee07 3a90 	vmov	s15, r3
 8001b1a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8001b1e:	ed97 6a02 	vldr	s12, [r7, #8]
 8001b22:	eddf 5a1d 	vldr	s11, [pc, #116]	; 8001b98 <HAL_RCC_GetSysClockFreq+0x2e4>
 8001b26:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8001b2a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8001b2e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8001b32:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8001b36:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001b3a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8001b3e:	bf00      	nop
      }
      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1U ) ;
 8001b40:	4b11      	ldr	r3, [pc, #68]	; (8001b88 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8001b42:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b44:	0a5b      	lsrs	r3, r3, #9
 8001b46:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001b4a:	3301      	adds	r3, #1
 8001b4c:	603b      	str	r3, [r7, #0]
      sysclockfreq =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 8001b4e:	683b      	ldr	r3, [r7, #0]
 8001b50:	ee07 3a90 	vmov	s15, r3
 8001b54:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001b58:	edd7 6a07 	vldr	s13, [r7, #28]
 8001b5c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001b60:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001b64:	ee17 3a90 	vmov	r3, s15
 8001b68:	61bb      	str	r3, [r7, #24]
    }
    else
    {
      sysclockfreq = 0U;
    }
    break;
 8001b6a:	e005      	b.n	8001b78 <HAL_RCC_GetSysClockFreq+0x2c4>
      sysclockfreq = 0U;
 8001b6c:	2300      	movs	r3, #0
 8001b6e:	61bb      	str	r3, [r7, #24]
    break;
 8001b70:	e002      	b.n	8001b78 <HAL_RCC_GetSysClockFreq+0x2c4>

  default:
    sysclockfreq = CSI_VALUE;
 8001b72:	4b07      	ldr	r3, [pc, #28]	; (8001b90 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8001b74:	61bb      	str	r3, [r7, #24]
    break;
 8001b76:	bf00      	nop
  }

  return sysclockfreq;
 8001b78:	69bb      	ldr	r3, [r7, #24]
}
 8001b7a:	4618      	mov	r0, r3
 8001b7c:	3724      	adds	r7, #36	; 0x24
 8001b7e:	46bd      	mov	sp, r7
 8001b80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b84:	4770      	bx	lr
 8001b86:	bf00      	nop
 8001b88:	58024400 	.word	0x58024400
 8001b8c:	03d09000 	.word	0x03d09000
 8001b90:	003d0900 	.word	0x003d0900
 8001b94:	00f42400 	.word	0x00f42400
 8001b98:	46000000 	.word	0x46000000
 8001b9c:	4c742400 	.word	0x4c742400
 8001ba0:	4a742400 	.word	0x4a742400
 8001ba4:	4b742400 	.word	0x4b742400

08001ba8 <__libc_init_array>:
 8001ba8:	b570      	push	{r4, r5, r6, lr}
 8001baa:	4d0d      	ldr	r5, [pc, #52]	; (8001be0 <__libc_init_array+0x38>)
 8001bac:	4c0d      	ldr	r4, [pc, #52]	; (8001be4 <__libc_init_array+0x3c>)
 8001bae:	1b64      	subs	r4, r4, r5
 8001bb0:	10a4      	asrs	r4, r4, #2
 8001bb2:	2600      	movs	r6, #0
 8001bb4:	42a6      	cmp	r6, r4
 8001bb6:	d109      	bne.n	8001bcc <__libc_init_array+0x24>
 8001bb8:	4d0b      	ldr	r5, [pc, #44]	; (8001be8 <__libc_init_array+0x40>)
 8001bba:	4c0c      	ldr	r4, [pc, #48]	; (8001bec <__libc_init_array+0x44>)
 8001bbc:	f000 f820 	bl	8001c00 <_init>
 8001bc0:	1b64      	subs	r4, r4, r5
 8001bc2:	10a4      	asrs	r4, r4, #2
 8001bc4:	2600      	movs	r6, #0
 8001bc6:	42a6      	cmp	r6, r4
 8001bc8:	d105      	bne.n	8001bd6 <__libc_init_array+0x2e>
 8001bca:	bd70      	pop	{r4, r5, r6, pc}
 8001bcc:	f855 3b04 	ldr.w	r3, [r5], #4
 8001bd0:	4798      	blx	r3
 8001bd2:	3601      	adds	r6, #1
 8001bd4:	e7ee      	b.n	8001bb4 <__libc_init_array+0xc>
 8001bd6:	f855 3b04 	ldr.w	r3, [r5], #4
 8001bda:	4798      	blx	r3
 8001bdc:	3601      	adds	r6, #1
 8001bde:	e7f2      	b.n	8001bc6 <__libc_init_array+0x1e>
 8001be0:	08001c28 	.word	0x08001c28
 8001be4:	08001c28 	.word	0x08001c28
 8001be8:	08001c28 	.word	0x08001c28
 8001bec:	08001c2c 	.word	0x08001c2c

08001bf0 <memset>:
 8001bf0:	4402      	add	r2, r0
 8001bf2:	4603      	mov	r3, r0
 8001bf4:	4293      	cmp	r3, r2
 8001bf6:	d100      	bne.n	8001bfa <memset+0xa>
 8001bf8:	4770      	bx	lr
 8001bfa:	f803 1b01 	strb.w	r1, [r3], #1
 8001bfe:	e7f9      	b.n	8001bf4 <memset+0x4>

08001c00 <_init>:
 8001c00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001c02:	bf00      	nop
 8001c04:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001c06:	bc08      	pop	{r3}
 8001c08:	469e      	mov	lr, r3
 8001c0a:	4770      	bx	lr

08001c0c <_fini>:
 8001c0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001c0e:	bf00      	nop
 8001c10:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001c12:	bc08      	pop	{r3}
 8001c14:	469e      	mov	lr, r3
 8001c16:	4770      	bx	lr
