/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.
*/
(header "symbol" (version "1.2"))
(symbol
	(rect 16 16 176 240)
	(text "MX8x4" (rect 5 0 46 19)(font "Intel Clear" (font_size 8)))
	(text "inst" (rect 8 203 24 220)(font "Intel Clear" ))
	(port
		(pt 0 32)
		(input)
		(text "D7_[3..0]" (rect 0 0 55 19)(font "Intel Clear" (font_size 8)))
		(text "D7_[3..0]" (rect 21 27 76 46)(font "Intel Clear" (font_size 8)))
		(line (pt 0 32)(pt 16 32)(line_width 3))
	)
	(port
		(pt 0 48)
		(input)
		(text "D6_[3..0]" (rect 0 0 55 19)(font "Intel Clear" (font_size 8)))
		(text "D6_[3..0]" (rect 21 43 76 62)(font "Intel Clear" (font_size 8)))
		(line (pt 0 48)(pt 16 48)(line_width 3))
	)
	(port
		(pt 0 64)
		(input)
		(text "D5_[3..0]" (rect 0 0 55 19)(font "Intel Clear" (font_size 8)))
		(text "D5_[3..0]" (rect 21 59 76 78)(font "Intel Clear" (font_size 8)))
		(line (pt 0 64)(pt 16 64)(line_width 3))
	)
	(port
		(pt 0 80)
		(input)
		(text "D4_[3..0]" (rect 0 0 55 19)(font "Intel Clear" (font_size 8)))
		(text "D4_[3..0]" (rect 21 75 76 94)(font "Intel Clear" (font_size 8)))
		(line (pt 0 80)(pt 16 80)(line_width 3))
	)
	(port
		(pt 0 96)
		(input)
		(text "D3_[3..0]" (rect 0 0 55 19)(font "Intel Clear" (font_size 8)))
		(text "D3_[3..0]" (rect 21 91 76 110)(font "Intel Clear" (font_size 8)))
		(line (pt 0 96)(pt 16 96)(line_width 3))
	)
	(port
		(pt 0 112)
		(input)
		(text "D2_[3..0]" (rect 0 0 55 19)(font "Intel Clear" (font_size 8)))
		(text "D2_[3..0]" (rect 21 107 76 126)(font "Intel Clear" (font_size 8)))
		(line (pt 0 112)(pt 16 112)(line_width 3))
	)
	(port
		(pt 0 128)
		(input)
		(text "D1_[3..0]" (rect 0 0 55 19)(font "Intel Clear" (font_size 8)))
		(text "D1_[3..0]" (rect 21 123 76 142)(font "Intel Clear" (font_size 8)))
		(line (pt 0 128)(pt 16 128)(line_width 3))
	)
	(port
		(pt 0 144)
		(input)
		(text "D0_[3..0]" (rect 0 0 55 19)(font "Intel Clear" (font_size 8)))
		(text "D0_[3..0]" (rect 21 139 76 158)(font "Intel Clear" (font_size 8)))
		(line (pt 0 144)(pt 16 144)(line_width 3))
	)
	(port
		(pt 0 160)
		(input)
		(text "S2" (rect 0 0 16 19)(font "Intel Clear" (font_size 8)))
		(text "S2" (rect 21 155 37 174)(font "Intel Clear" (font_size 8)))
		(line (pt 0 160)(pt 16 160))
	)
	(port
		(pt 0 176)
		(input)
		(text "S1" (rect 0 0 16 19)(font "Intel Clear" (font_size 8)))
		(text "S1" (rect 21 171 37 190)(font "Intel Clear" (font_size 8)))
		(line (pt 0 176)(pt 16 176))
	)
	(port
		(pt 0 192)
		(input)
		(text "S0" (rect 0 0 16 19)(font "Intel Clear" (font_size 8)))
		(text "S0" (rect 21 187 37 206)(font "Intel Clear" (font_size 8)))
		(line (pt 0 192)(pt 16 192))
	)
	(port
		(pt 160 32)
		(output)
		(text "Q_[3..0]" (rect 0 0 47 19)(font "Intel Clear" (font_size 8)))
		(text "Q_[3..0]" (rect 92 27 139 46)(font "Intel Clear" (font_size 8)))
		(line (pt 160 32)(pt 144 32)(line_width 3))
	)
	(drawing
		(rectangle (rect 16 16 144 208))
	)
)
