<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
<title>Page 189</title>

<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
<style type="text/css">
<!--
	p {margin: 0; padding: 0;}	.ft00{font-size:9px;font-family:Times;color:#000000;}
	.ft01{font-size:11px;font-family:Times;color:#0860a8;}
	.ft02{font-size:11px;font-family:Times;color:#000000;}
	.ft03{font-size:8px;font-family:Times;color:#000000;}
	.ft04{font-size:16px;font-family:Times;color:#0860a8;}
	.ft05{font-size:11px;font-family:Times;color:#000000;}
	.ft06{font-size:12px;font-family:Times;color:#0860a8;}
	.ft07{font-size:11px;line-height:16px;font-family:Times;color:#000000;}
	.ft08{font-size:11px;line-height:24px;font-family:Times;color:#000000;}
	.ft09{font-size:11px;line-height:19px;font-family:Times;color:#000000;}
-->
</style>
</head>
<body bgcolor="#A0A0A0" vlink="blue" link="blue">
<div id="page189-div" style="position:relative;width:918px;height:1188px;">
<img width="918" height="1188" src="o_fe12b1e2a880e0ce189.png" alt="background image"/>
<p style="position:absolute;top:1103px;left:774px;white-space:nowrap" class="ft00">Vol. 3A&#160;6-3</p>
<p style="position:absolute;top:47px;left:609px;white-space:nowrap" class="ft01">INTERRUPT&#160;AND&#160;EXCEPTION HANDLING</p>
<p style="position:absolute;top:544px;left:69px;white-space:nowrap" class="ft07">The&#160;processor‚Äôs local&#160;APIC&#160;is normally&#160;connected to a&#160;system-based&#160;I/O&#160;APIC. Here, external interrupts received at&#160;<br/>the I/O&#160;APIC‚Äôs&#160;pins can be directed to the local APIC&#160;through&#160;the&#160;system bus (Pentium&#160;4, Intel Core&#160;Duo,&#160;Intel Core&#160;<br/>2,&#160;Intel</p>
<p style="position:absolute;top:575px;left:118px;white-space:nowrap" class="ft03">¬Æ</p>
<p style="position:absolute;top:577px;left:129px;white-space:nowrap" class="ft02">&#160;Atom‚Ñ¢,&#160;and&#160;Intel Xeon processors) or&#160;the&#160;APIC&#160;serial&#160;bus (P6 family&#160;and&#160;Pentium&#160;processors). The I/O&#160;</p>
<p style="position:absolute;top:594px;left:69px;white-space:nowrap" class="ft07">APIC determines the&#160;vector number of&#160;the interrupt&#160;and sends this&#160;number to&#160;the local&#160;APIC. When&#160;a system&#160;<br/>contains&#160;multiple&#160;processors, processors can&#160;also send&#160;interrupts&#160;to one&#160;another by means&#160;of&#160;the system&#160;bus&#160;<br/>(Pentium&#160;4,&#160;Intel Core Duo,&#160;Intel&#160;Core 2, Intel Atom,&#160;and&#160;Intel&#160;Xeon processors) or&#160;the APIC serial&#160;bus&#160;(P6&#160;family&#160;<br/>and Pentium processors).&#160;<br/>The LINT[1:0] pins are&#160;not available on the Intel486&#160;processor and&#160;earlier&#160;Pentium processors that do not contain&#160;<br/>an on-chip local APIC. These processors have&#160;dedicated NMI and INTR pins.&#160;With these&#160;processors, external&#160;inter-<br/>rupts are&#160;typically&#160;generated&#160;by a system-based&#160;interrupt&#160;controller (8259A),&#160;with&#160;the interrupts being signaled&#160;<br/>through the INTR&#160;pin.<br/>Note that several other&#160;pins on&#160;the processor&#160;can&#160;cause&#160;a&#160;processor&#160;interrupt to&#160;occur.&#160;However,&#160;these&#160;interrupts&#160;<br/>are not handled by&#160;the interrupt&#160;and exception&#160;mechanism described&#160;in&#160;this chapter.&#160;These pins include&#160;the&#160;<br/>RESET#, FLUSH#,&#160;STPCLK#,&#160;SMI#,&#160;R/S#,&#160;and INIT# pins. Whether they are&#160;included on a&#160;particular processor is&#160;<br/>implementation dependent.&#160;Pin functions are&#160;described&#160;in&#160;the data books&#160;for&#160;the individual&#160;processors. The SMI#&#160;<br/>pin is&#160;described<a href="˛ˇ">&#160;in Chapter&#160;34,&#160;‚ÄúSystem&#160;Management&#160;Mode.‚Äù</a></p>
<p style="position:absolute;top:857px;left:69px;white-space:nowrap" class="ft04">6.3.2&#160;</p>
<p style="position:absolute;top:857px;left:149px;white-space:nowrap" class="ft04">Maskable Hardware&#160;Interrupts</p>
<p style="position:absolute;top:888px;left:69px;white-space:nowrap" class="ft07">Any external interrupt that is delivered to&#160;the&#160;processor by&#160;means of the INTR pin or through&#160;the&#160;local&#160;APIC is called&#160;<br/>a maskable&#160;hardware&#160;interrupt. Maskable hardware interrupts that&#160;can be delivered through&#160;the INTR pin&#160;include&#160;<br/>all IA-32 architecture&#160;defined interrupt vectors from&#160;0&#160;through&#160;255; those&#160;that&#160;can be&#160;delivered&#160;through&#160;the local&#160;<br/>APIC&#160;include interrupt vectors 16&#160;through 255.&#160;<br/>The IF flag in the EFLAGS register permits all maskable&#160;hardware interrupts to&#160;be ma<a href="o_fe12b1e2a880e0ce-192.html">sked as a group (see Section&#160;<br/>6.8.1,&#160;‚ÄúMasking Maskable Hardware&#160;Interrupts‚Äù). Note that when inter</a>rupts&#160;0 through 15&#160;are delivered&#160;through the&#160;<br/>local APIC,&#160;the APIC indicates the&#160;receipt of an&#160;illegal&#160;vector.&#160;</p>
<p style="position:absolute;top:124px;left:75px;white-space:nowrap" class="ft02">15</p>
<p style="position:absolute;top:124px;left:148px;white-space:nowrap" class="ft02">‚Äî</p>
<p style="position:absolute;top:124px;left:213px;white-space:nowrap" class="ft02">(Intel reserved. Do not use.)</p>
<p style="position:absolute;top:124px;left:526px;white-space:nowrap" class="ft02">No</p>
<p style="position:absolute;top:148px;left:75px;white-space:nowrap" class="ft02">16</p>
<p style="position:absolute;top:148px;left:148px;white-space:nowrap" class="ft02">#MF</p>
<p style="position:absolute;top:148px;left:213px;white-space:nowrap" class="ft02">x87&#160;FPU&#160;Floating-Point&#160;Error (Math&#160;</p>
<p style="position:absolute;top:164px;left:213px;white-space:nowrap" class="ft02">Fault)</p>
<p style="position:absolute;top:148px;left:434px;white-space:nowrap" class="ft02">Fault</p>
<p style="position:absolute;top:148px;left:526px;white-space:nowrap" class="ft02">No</p>
<p style="position:absolute;top:148px;left:589px;white-space:nowrap" class="ft02">x87 FPU&#160;floating-point&#160;or WAIT/FWAIT&#160;</p>
<p style="position:absolute;top:164px;left:589px;white-space:nowrap" class="ft02">instruction.</p>
<p style="position:absolute;top:189px;left:75px;white-space:nowrap" class="ft02">17</p>
<p style="position:absolute;top:189px;left:148px;white-space:nowrap" class="ft02">#AC</p>
<p style="position:absolute;top:189px;left:213px;white-space:nowrap" class="ft02">Alignment&#160;Check</p>
<p style="position:absolute;top:189px;left:434px;white-space:nowrap" class="ft02">Fault</p>
<p style="position:absolute;top:189px;left:526px;white-space:nowrap" class="ft02">Yes&#160;</p>
<p style="position:absolute;top:205px;left:526px;white-space:nowrap" class="ft02">(Zero)</p>
<p style="position:absolute;top:189px;left:589px;white-space:nowrap" class="ft02">Any data&#160;reference in memory.</p>
<p style="position:absolute;top:186px;left:764px;white-space:nowrap" class="ft03">3</p>
<p style="position:absolute;top:229px;left:75px;white-space:nowrap" class="ft02">18</p>
<p style="position:absolute;top:229px;left:148px;white-space:nowrap" class="ft02">#MC</p>
<p style="position:absolute;top:229px;left:213px;white-space:nowrap" class="ft02">Machine&#160;Check</p>
<p style="position:absolute;top:229px;left:434px;white-space:nowrap" class="ft02">Abort</p>
<p style="position:absolute;top:229px;left:526px;white-space:nowrap" class="ft02">No</p>
<p style="position:absolute;top:229px;left:589px;white-space:nowrap" class="ft02">Error codes (if&#160;any) and source are&#160;model&#160;</p>
<p style="position:absolute;top:245px;left:589px;white-space:nowrap" class="ft02">dependent.</p>
<p style="position:absolute;top:243px;left:652px;white-space:nowrap" class="ft03">4</p>
<p style="position:absolute;top:270px;left:75px;white-space:nowrap" class="ft02">19</p>
<p style="position:absolute;top:270px;left:148px;white-space:nowrap" class="ft02">#XM</p>
<p style="position:absolute;top:270px;left:213px;white-space:nowrap" class="ft02">SIMD Floating-Point&#160;Exception</p>
<p style="position:absolute;top:270px;left:434px;white-space:nowrap" class="ft02">Fault</p>
<p style="position:absolute;top:270px;left:526px;white-space:nowrap" class="ft02">No</p>
<p style="position:absolute;top:270px;left:589px;white-space:nowrap" class="ft02">SSE/SSE2/SSE3 floating-point&#160;</p>
<p style="position:absolute;top:286px;left:589px;white-space:nowrap" class="ft02">instructions</p>
<p style="position:absolute;top:283px;left:656px;white-space:nowrap" class="ft03">5</p>
<p style="position:absolute;top:310px;left:75px;white-space:nowrap" class="ft02">20</p>
<p style="position:absolute;top:310px;left:148px;white-space:nowrap" class="ft02">#VE</p>
<p style="position:absolute;top:310px;left:213px;white-space:nowrap" class="ft02">Virtualization Exception</p>
<p style="position:absolute;top:310px;left:434px;white-space:nowrap" class="ft02">Fault</p>
<p style="position:absolute;top:310px;left:526px;white-space:nowrap" class="ft02">No</p>
<p style="position:absolute;top:310px;left:589px;white-space:nowrap" class="ft02">EPT violations</p>
<p style="position:absolute;top:307px;left:669px;white-space:nowrap" class="ft03">6</p>
<p style="position:absolute;top:334px;left:75px;white-space:nowrap" class="ft02">21-31</p>
<p style="position:absolute;top:334px;left:148px;white-space:nowrap" class="ft02">‚Äî</p>
<p style="position:absolute;top:334px;left:213px;white-space:nowrap" class="ft02">Intel reserved. Do&#160;not&#160;use.</p>
<p style="position:absolute;top:358px;left:75px;white-space:nowrap" class="ft02">32-255</p>
<p style="position:absolute;top:358px;left:148px;white-space:nowrap" class="ft02">‚Äî</p>
<p style="position:absolute;top:358px;left:213px;white-space:nowrap" class="ft02">User&#160;Defined (Non-reserved)&#160;</p>
<p style="position:absolute;top:375px;left:213px;white-space:nowrap" class="ft02">Interrupts</p>
<p style="position:absolute;top:358px;left:434px;white-space:nowrap" class="ft02">Interrupt</p>
<p style="position:absolute;top:358px;left:589px;white-space:nowrap" class="ft02">External interrupt or&#160;INT&#160;<i>n</i>&#160;instruction.</p>
<p style="position:absolute;top:399px;left:75px;white-space:nowrap" class="ft01">NOTES:</p>
<p style="position:absolute;top:418px;left:75px;white-space:nowrap" class="ft09">1. The UD2&#160;instruction&#160;was&#160;introduced&#160;in the Pentium&#160;Pro&#160;processor.<br/>2. Processors after the Intel386&#160;processor do&#160;not generate&#160;this&#160;exception.<br/>3.&#160;This&#160;exception&#160;was introduced&#160;in&#160;the&#160;Intel486&#160;processor.<br/>4. This exception was introduced&#160;in&#160;the Pentium&#160;processor&#160;and enhanced&#160;in&#160;the P6 family processors.<br/>5. This exception was introduced in the Pentium&#160;III processor.<br/>6. This exception can occur only on processors that&#160;support the 1-setting of&#160;the ‚ÄúEPT-violation #VE‚Äù VM-execution control.</p>
<p style="position:absolute;top:100px;left:244px;white-space:nowrap" class="ft06">Table 6-1.&#160;&#160;Protected-Mode&#160;Exceptions and Interrupts &#160;(Contd.)</p>
</div>
</body>
</html>
