// Seed: 560240068
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6[-1 : 1],
    id_7,
    id_8,
    id_9
);
  inout wor id_9;
  output wand id_8;
  inout wire id_7;
  output logic [7:0] id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  output tri0 id_2;
  inout wire id_1;
  logic id_10;
  assign id_8 = -1'b0 || id_10;
  assign id_2 = id_10 * 1;
  assign id_9#(
      .id_7 (1'b0),
      .id_9 (-1),
      .id_10(1),
      .id_9 (-1'b0)
  ) = 1;
endmodule
module module_1 #(
    parameter id_12 = 32'd57,
    parameter id_20 = 32'd19,
    parameter id_21 = 32'd60,
    parameter id_22 = 32'd50,
    parameter id_9  = 32'd92
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    _id_9,
    id_10,
    id_11[id_20 : id_22],
    _id_12,
    .id_23(id_13),
    id_14[id_21-id_12 : 1'd0],
    id_15,
    id_16,
    id_17,
    id_18,
    id_19[-1 : id_9(1)+-1],
    _id_20,
    _id_21,
    _id_22
);
  input wire _id_22;
  output wire _id_21;
  inout wire _id_20;
  output logic [7:0] id_19;
  output wire id_18;
  inout wire id_17;
  inout wire id_16;
  output wire id_15;
  inout logic [7:0] id_14;
  output wire id_13;
  input wire _id_12;
  input logic [7:0] id_11;
  input wire id_10;
  input wire _id_9;
  inout wire id_8;
  output wire id_7;
  output wire id_6;
  module_0 modCall_1 (
      id_17,
      id_18,
      id_16,
      id_16,
      id_2,
      id_14,
      id_8,
      id_6,
      id_17
  );
  input wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
endmodule
