{"vcs1":{"timestamp_begin":1747746821.622217692, "rt":9.34, "ut":9.52, "st":0.61}}
{"vcselab":{"timestamp_begin":1747746831.041143778, "rt":0.37, "ut":0.26, "st":0.10}}
{"link":{"timestamp_begin":1747746831.469605596, "rt":0.41, "ut":0.20, "st":0.21}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747746820.979164942}
{"VCS_COMP_START_TIME": 1747746820.979164942}
{"VCS_COMP_END_TIME": 1747746832.012776786}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog +define+ -debug_all -kdb -timescale=1ns/1ns -f filelist.f -f rtl_filelist.f -o simv"}
{"vcs1": {"peak_mem": 487852}}
{"vcselab": {"peak_mem": 183888}}
