{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 06 23:12:32 2018 " "Info: Processing started: Wed Jun 06 23:12:32 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off text_editor -c text_editor --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off text_editor -c text_editor --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_USE_ENABLE_CLOCK_LATENCY_FOR_PLL" "" "Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" {  } {  } 0 0 "Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "8 " "Warning: Found 8 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "keyboard_to_char_addr:inst\|keyboard:inst7\|keyboard_clk_filtered " "Info: Detected ripple clock \"keyboard_to_char_addr:inst\|keyboard:inst7\|keyboard_clk_filtered\" as buffer" {  } { { "keyboard.vhd" "" { Text "keyboard.vhd" 18 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "keyboard_to_char_addr:inst\|keyboard:inst7\|keyboard_clk_filtered" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "keyboard_to_char_addr:inst\|keyboard:inst7\|ready_set " "Info: Detected ripple clock \"keyboard_to_char_addr:inst\|keyboard:inst7\|ready_set\" as buffer" {  } { { "keyboard.vhd" "" { Text "keyboard.vhd" 17 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "keyboard_to_char_addr:inst\|keyboard:inst7\|ready_set" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "keyboard_to_char_addr:inst\|control_module:inst1\|Mux4 " "Info: Detected gated clock \"keyboard_to_char_addr:inst\|control_module:inst1\|Mux4\" as buffer" {  } { { "lab4/control_module.vhd" "" { Text "E:/ECE-318 Design Project/lab4/control_module.vhd" 44 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "keyboard_to_char_addr:inst\|control_module:inst1\|Mux4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "keyboard_to_char_addr:inst\|keyboard:inst7\|scan_ready " "Info: Detected ripple clock \"keyboard_to_char_addr:inst\|keyboard:inst7\|scan_ready\" as buffer" {  } { { "keyboard.vhd" "" { Text "keyboard.vhd" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "keyboard_to_char_addr:inst\|keyboard:inst7\|scan_ready" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "keyboard_to_char_addr:inst\|control_module:inst1\|dflop:sreg\|qi\[2\] " "Info: Detected ripple clock \"keyboard_to_char_addr:inst\|control_module:inst1\|dflop:sreg\|qi\[2\]\" as buffer" {  } { { "lab4/dflop.vhd" "" { Text "E:/ECE-318 Design Project/lab4/dflop.vhd" 17 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "keyboard_to_char_addr:inst\|control_module:inst1\|dflop:sreg\|qi\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "keyboard_to_char_addr:inst\|control_module:inst1\|dflop:sreg\|qi\[0\] " "Info: Detected ripple clock \"keyboard_to_char_addr:inst\|control_module:inst1\|dflop:sreg\|qi\[0\]\" as buffer" {  } { { "lab4/dflop.vhd" "" { Text "E:/ECE-318 Design Project/lab4/dflop.vhd" 17 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "keyboard_to_char_addr:inst\|control_module:inst1\|dflop:sreg\|qi\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "keyboard_to_char_addr:inst\|control_module:inst1\|dflop:sreg\|qi\[1\] " "Info: Detected ripple clock \"keyboard_to_char_addr:inst\|control_module:inst1\|dflop:sreg\|qi\[1\]\" as buffer" {  } { { "lab4/dflop.vhd" "" { Text "E:/ECE-318 Design Project/lab4/dflop.vhd" 17 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "keyboard_to_char_addr:inst\|control_module:inst1\|dflop:sreg\|qi\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "keyboard_to_char_addr:inst\|control_module:inst1\|Mux3 " "Info: Detected gated clock \"keyboard_to_char_addr:inst\|control_module:inst1\|Mux3\" as buffer" {  } { { "lab4/control_module.vhd" "" { Text "E:/ECE-318 Design Project/lab4/control_module.vhd" 44 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "keyboard_to_char_addr:inst\|control_module:inst1\|Mux3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "VGA_SYNC:inst8\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 register display_memory:inst1\|memory\[27\]\[23\]\[0\] memory Char_ROM:inst7\|lpm_rom:char_gen_rom\|altrom:srom\|altsyncram:rom_block\|altsyncram_6401:auto_generated\|ram_block1a0~porta_address_reg3 -164 ps " "Info: Slack time is -164 ps for clock \"VGA_SYNC:inst8\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0\" between source register \"display_memory:inst1\|memory\[27\]\[23\]\[0\]\" and destination memory \"Char_ROM:inst7\|lpm_rom:char_gen_rom\|altrom:srom\|altsyncram:rom_block\|altsyncram_6401:auto_generated\|ram_block1a0~porta_address_reg3\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "10.883 ns + Largest register memory " "Info: + Largest register to memory requirement is 10.883 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "17.642 ns + " "Info: + Setup relationship between source and destination is 17.642 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 17.642 ns " "Info: + Latch edge is 17.642 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination VGA_SYNC:inst8\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 40.000 ns -2.358 ns  50 " "Info: Clock period of Destination clock \"VGA_SYNC:inst8\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0\" is 40.000 ns with  offset of -2.358 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source CLOCK_50 20.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"CLOCK_50\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-6.474 ns + Largest " "Info: + Largest clock skew is -6.474 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "VGA_SYNC:inst8\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 destination 2.725 ns + Shortest memory " "Info: + Shortest clock path from clock \"VGA_SYNC:inst8\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0\" to destination memory is 2.725 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VGA_SYNC:inst8\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'VGA_SYNC:inst8\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_SYNC:inst8|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns VGA_SYNC:inst8\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 56 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 56; COMB Node = 'VGA_SYNC:inst8\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { VGA_SYNC:inst8|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 VGA_SYNC:inst8|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.973 ns) + CELL(0.661 ns) 2.725 ns Char_ROM:inst7\|lpm_rom:char_gen_rom\|altrom:srom\|altsyncram:rom_block\|altsyncram_6401:auto_generated\|ram_block1a0~porta_address_reg3 3 MEM M4K_X26_Y17 8 " "Info: 3: + IC(0.973 ns) + CELL(0.661 ns) = 2.725 ns; Loc. = M4K_X26_Y17; Fanout = 8; MEM Node = 'Char_ROM:inst7\|lpm_rom:char_gen_rom\|altrom:srom\|altsyncram:rom_block\|altsyncram_6401:auto_generated\|ram_block1a0~porta_address_reg3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.634 ns" { VGA_SYNC:inst8|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl Char_ROM:inst7|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg3 } "NODE_NAME" } } { "db/altsyncram_6401.tdf" "" { Text "E:/ECE-318 Design Project/db/altsyncram_6401.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.661 ns ( 24.26 % ) " "Info: Total cell delay = 0.661 ns ( 24.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.064 ns ( 75.74 % ) " "Info: Total interconnect delay = 2.064 ns ( 75.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.725 ns" { VGA_SYNC:inst8|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 VGA_SYNC:inst8|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl Char_ROM:inst7|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg3 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.725 ns" { VGA_SYNC:inst8|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 {} VGA_SYNC:inst8|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl {} Char_ROM:inst7|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg3 {} } { 0.000ns 1.091ns 0.973ns } { 0.000ns 0.000ns 0.661ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 9.199 ns - Longest register " "Info: - Longest clock path from clock \"CLOCK_50\" to source register is 9.199 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 6 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 6; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "text_editor.bdf" "" { Schematic "E:/ECE-318 Design Project/text_editor.bdf" { { -520 -120 48 -504 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.958 ns) + CELL(0.787 ns) 3.744 ns keyboard_to_char_addr:inst\|keyboard:inst7\|keyboard_clk_filtered 2 REG LCFF_X28_Y32_N15 5 " "Info: 2: + IC(1.958 ns) + CELL(0.787 ns) = 3.744 ns; Loc. = LCFF_X28_Y32_N15; Fanout = 5; REG Node = 'keyboard_to_char_addr:inst\|keyboard:inst7\|keyboard_clk_filtered'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.745 ns" { CLOCK_50 keyboard_to_char_addr:inst|keyboard:inst7|keyboard_clk_filtered } "NODE_NAME" } } { "keyboard.vhd" "" { Text "keyboard.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.429 ns) + CELL(0.787 ns) 4.960 ns keyboard_to_char_addr:inst\|keyboard:inst7\|ready_set 3 REG LCFF_X29_Y32_N1 2 " "Info: 3: + IC(0.429 ns) + CELL(0.787 ns) = 4.960 ns; Loc. = LCFF_X29_Y32_N1; Fanout = 2; REG Node = 'keyboard_to_char_addr:inst\|keyboard:inst7\|ready_set'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.216 ns" { keyboard_to_char_addr:inst|keyboard:inst7|keyboard_clk_filtered keyboard_to_char_addr:inst|keyboard:inst7|ready_set } "NODE_NAME" } } { "keyboard.vhd" "" { Text "keyboard.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.763 ns) + CELL(0.787 ns) 6.510 ns keyboard_to_char_addr:inst\|keyboard:inst7\|scan_ready 4 REG LCFF_X30_Y35_N13 5 " "Info: 4: + IC(0.763 ns) + CELL(0.787 ns) = 6.510 ns; Loc. = LCFF_X30_Y35_N13; Fanout = 5; REG Node = 'keyboard_to_char_addr:inst\|keyboard:inst7\|scan_ready'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.550 ns" { keyboard_to_char_addr:inst|keyboard:inst7|ready_set keyboard_to_char_addr:inst|keyboard:inst7|scan_ready } "NODE_NAME" } } { "keyboard.vhd" "" { Text "keyboard.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.317 ns) + CELL(0.150 ns) 6.977 ns keyboard_to_char_addr:inst\|control_module:inst1\|Mux3 5 COMB LCCOMB_X30_Y35_N24 9 " "Info: 5: + IC(0.317 ns) + CELL(0.150 ns) = 6.977 ns; Loc. = LCCOMB_X30_Y35_N24; Fanout = 9; COMB Node = 'keyboard_to_char_addr:inst\|control_module:inst1\|Mux3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.467 ns" { keyboard_to_char_addr:inst|keyboard:inst7|scan_ready keyboard_to_char_addr:inst|control_module:inst1|Mux3 } "NODE_NAME" } } { "lab4/control_module.vhd" "" { Text "E:/ECE-318 Design Project/lab4/control_module.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.685 ns) + CELL(0.000 ns) 7.662 ns keyboard_to_char_addr:inst\|control_module:inst1\|Mux3~clkctrl 6 COMB CLKCTRL_G11 7200 " "Info: 6: + IC(0.685 ns) + CELL(0.000 ns) = 7.662 ns; Loc. = CLKCTRL_G11; Fanout = 7200; COMB Node = 'keyboard_to_char_addr:inst\|control_module:inst1\|Mux3~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.685 ns" { keyboard_to_char_addr:inst|control_module:inst1|Mux3 keyboard_to_char_addr:inst|control_module:inst1|Mux3~clkctrl } "NODE_NAME" } } { "lab4/control_module.vhd" "" { Text "E:/ECE-318 Design Project/lab4/control_module.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(0.537 ns) 9.199 ns display_memory:inst1\|memory\[27\]\[23\]\[0\] 7 REG LCFF_X19_Y12_N13 1 " "Info: 7: + IC(1.000 ns) + CELL(0.537 ns) = 9.199 ns; Loc. = LCFF_X19_Y12_N13; Fanout = 1; REG Node = 'display_memory:inst1\|memory\[27\]\[23\]\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.537 ns" { keyboard_to_char_addr:inst|control_module:inst1|Mux3~clkctrl display_memory:inst1|memory[27][23][0] } "NODE_NAME" } } { "display_memory.vhd" "" { Text "E:/ECE-318 Design Project/display_memory.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.047 ns ( 43.99 % ) " "Info: Total cell delay = 4.047 ns ( 43.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.152 ns ( 56.01 % ) " "Info: Total interconnect delay = 5.152 ns ( 56.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.199 ns" { CLOCK_50 keyboard_to_char_addr:inst|keyboard:inst7|keyboard_clk_filtered keyboard_to_char_addr:inst|keyboard:inst7|ready_set keyboard_to_char_addr:inst|keyboard:inst7|scan_ready keyboard_to_char_addr:inst|control_module:inst1|Mux3 keyboard_to_char_addr:inst|control_module:inst1|Mux3~clkctrl display_memory:inst1|memory[27][23][0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.199 ns" { CLOCK_50 {} CLOCK_50~combout {} keyboard_to_char_addr:inst|keyboard:inst7|keyboard_clk_filtered {} keyboard_to_char_addr:inst|keyboard:inst7|ready_set {} keyboard_to_char_addr:inst|keyboard:inst7|scan_ready {} keyboard_to_char_addr:inst|control_module:inst1|Mux3 {} keyboard_to_char_addr:inst|control_module:inst1|Mux3~clkctrl {} display_memory:inst1|memory[27][23][0] {} } { 0.000ns 0.000ns 1.958ns 0.429ns 0.763ns 0.317ns 0.685ns 1.000ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.787ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.725 ns" { VGA_SYNC:inst8|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 VGA_SYNC:inst8|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl Char_ROM:inst7|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg3 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.725 ns" { VGA_SYNC:inst8|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 {} VGA_SYNC:inst8|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl {} Char_ROM:inst7|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg3 {} } { 0.000ns 1.091ns 0.973ns } { 0.000ns 0.000ns 0.661ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.199 ns" { CLOCK_50 keyboard_to_char_addr:inst|keyboard:inst7|keyboard_clk_filtered keyboard_to_char_addr:inst|keyboard:inst7|ready_set keyboard_to_char_addr:inst|keyboard:inst7|scan_ready keyboard_to_char_addr:inst|control_module:inst1|Mux3 keyboard_to_char_addr:inst|control_module:inst1|Mux3~clkctrl display_memory:inst1|memory[27][23][0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.199 ns" { CLOCK_50 {} CLOCK_50~combout {} keyboard_to_char_addr:inst|keyboard:inst7|keyboard_clk_filtered {} keyboard_to_char_addr:inst|keyboard:inst7|ready_set {} keyboard_to_char_addr:inst|keyboard:inst7|scan_ready {} keyboard_to_char_addr:inst|control_module:inst1|Mux3 {} keyboard_to_char_addr:inst|control_module:inst1|Mux3~clkctrl {} display_memory:inst1|memory[27][23][0] {} } { 0.000ns 0.000ns 1.958ns 0.429ns 0.763ns 0.317ns 0.685ns 1.000ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.787ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "display_memory.vhd" "" { Text "E:/ECE-318 Design Project/display_memory.vhd" 20 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.035 ns - " "Info: - Micro setup delay of destination is 0.035 ns" {  } { { "db/altsyncram_6401.tdf" "" { Text "E:/ECE-318 Design Project/db/altsyncram_6401.tdf" 34 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.725 ns" { VGA_SYNC:inst8|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 VGA_SYNC:inst8|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl Char_ROM:inst7|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg3 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.725 ns" { VGA_SYNC:inst8|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 {} VGA_SYNC:inst8|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl {} Char_ROM:inst7|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg3 {} } { 0.000ns 1.091ns 0.973ns } { 0.000ns 0.000ns 0.661ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.199 ns" { CLOCK_50 keyboard_to_char_addr:inst|keyboard:inst7|keyboard_clk_filtered keyboard_to_char_addr:inst|keyboard:inst7|ready_set keyboard_to_char_addr:inst|keyboard:inst7|scan_ready keyboard_to_char_addr:inst|control_module:inst1|Mux3 keyboard_to_char_addr:inst|control_module:inst1|Mux3~clkctrl display_memory:inst1|memory[27][23][0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.199 ns" { CLOCK_50 {} CLOCK_50~combout {} keyboard_to_char_addr:inst|keyboard:inst7|keyboard_clk_filtered {} keyboard_to_char_addr:inst|keyboard:inst7|ready_set {} keyboard_to_char_addr:inst|keyboard:inst7|scan_ready {} keyboard_to_char_addr:inst|control_module:inst1|Mux3 {} keyboard_to_char_addr:inst|control_module:inst1|Mux3~clkctrl {} display_memory:inst1|memory[27][23][0] {} } { 0.000ns 0.000ns 1.958ns 0.429ns 0.763ns 0.317ns 0.685ns 1.000ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.787ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.047 ns - Longest register memory " "Info: - Longest register to memory delay is 11.047 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns display_memory:inst1\|memory\[27\]\[23\]\[0\] 1 REG LCFF_X19_Y12_N13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y12_N13; Fanout = 1; REG Node = 'display_memory:inst1\|memory\[27\]\[23\]\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { display_memory:inst1|memory[27][23][0] } "NODE_NAME" } } { "display_memory.vhd" "" { Text "E:/ECE-318 Design Project/display_memory.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.484 ns) + CELL(0.150 ns) 0.634 ns display_memory:inst1\|Mux185~487 2 COMB LCCOMB_X20_Y12_N12 1 " "Info: 2: + IC(0.484 ns) + CELL(0.150 ns) = 0.634 ns; Loc. = LCCOMB_X20_Y12_N12; Fanout = 1; COMB Node = 'display_memory:inst1\|Mux185~487'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.634 ns" { display_memory:inst1|memory[27][23][0] display_memory:inst1|Mux185~487 } "NODE_NAME" } } { "display_memory.vhd" "" { Text "E:/ECE-318 Design Project/display_memory.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.240 ns) + CELL(0.150 ns) 1.024 ns display_memory:inst1\|Mux185~488 3 COMB LCCOMB_X20_Y12_N18 1 " "Info: 3: + IC(0.240 ns) + CELL(0.150 ns) = 1.024 ns; Loc. = LCCOMB_X20_Y12_N18; Fanout = 1; COMB Node = 'display_memory:inst1\|Mux185~488'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.390 ns" { display_memory:inst1|Mux185~487 display_memory:inst1|Mux185~488 } "NODE_NAME" } } { "display_memory.vhd" "" { Text "E:/ECE-318 Design Project/display_memory.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.107 ns) + CELL(0.271 ns) 3.402 ns display_memory:inst1\|Mux185~489 4 COMB LCCOMB_X47_Y24_N18 1 " "Info: 4: + IC(2.107 ns) + CELL(0.271 ns) = 3.402 ns; Loc. = LCCOMB_X47_Y24_N18; Fanout = 1; COMB Node = 'display_memory:inst1\|Mux185~489'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.378 ns" { display_memory:inst1|Mux185~488 display_memory:inst1|Mux185~489 } "NODE_NAME" } } { "display_memory.vhd" "" { Text "E:/ECE-318 Design Project/display_memory.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.437 ns) + CELL(0.150 ns) 4.989 ns display_memory:inst1\|Mux185~500 5 COMB LCCOMB_X35_Y20_N12 1 " "Info: 5: + IC(1.437 ns) + CELL(0.150 ns) = 4.989 ns; Loc. = LCCOMB_X35_Y20_N12; Fanout = 1; COMB Node = 'display_memory:inst1\|Mux185~500'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.587 ns" { display_memory:inst1|Mux185~489 display_memory:inst1|Mux185~500 } "NODE_NAME" } } { "display_memory.vhd" "" { Text "E:/ECE-318 Design Project/display_memory.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.240 ns) + CELL(0.150 ns) 5.379 ns display_memory:inst1\|Mux185~503 6 COMB LCCOMB_X35_Y20_N2 1 " "Info: 6: + IC(0.240 ns) + CELL(0.150 ns) = 5.379 ns; Loc. = LCCOMB_X35_Y20_N2; Fanout = 1; COMB Node = 'display_memory:inst1\|Mux185~503'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.390 ns" { display_memory:inst1|Mux185~500 display_memory:inst1|Mux185~503 } "NODE_NAME" } } { "display_memory.vhd" "" { Text "E:/ECE-318 Design Project/display_memory.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.670 ns) + CELL(0.150 ns) 6.199 ns display_memory:inst1\|Mux185~504 7 COMB LCCOMB_X37_Y20_N2 1 " "Info: 7: + IC(0.670 ns) + CELL(0.150 ns) = 6.199 ns; Loc. = LCCOMB_X37_Y20_N2; Fanout = 1; COMB Node = 'display_memory:inst1\|Mux185~504'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.820 ns" { display_memory:inst1|Mux185~503 display_memory:inst1|Mux185~504 } "NODE_NAME" } } { "display_memory.vhd" "" { Text "E:/ECE-318 Design Project/display_memory.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.524 ns) + CELL(0.150 ns) 7.873 ns display_memory:inst1\|Mux185~584 8 COMB LCCOMB_X29_Y13_N28 1 " "Info: 8: + IC(1.524 ns) + CELL(0.150 ns) = 7.873 ns; Loc. = LCCOMB_X29_Y13_N28; Fanout = 1; COMB Node = 'display_memory:inst1\|Mux185~584'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.674 ns" { display_memory:inst1|Mux185~504 display_memory:inst1|Mux185~584 } "NODE_NAME" } } { "display_memory.vhd" "" { Text "E:/ECE-318 Design Project/display_memory.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.951 ns) + CELL(0.150 ns) 8.974 ns display_memory:inst1\|Mux185~585 9 COMB LCCOMB_X32_Y15_N0 1 " "Info: 9: + IC(0.951 ns) + CELL(0.150 ns) = 8.974 ns; Loc. = LCCOMB_X32_Y15_N0; Fanout = 1; COMB Node = 'display_memory:inst1\|Mux185~585'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.101 ns" { display_memory:inst1|Mux185~584 display_memory:inst1|Mux185~585 } "NODE_NAME" } } { "display_memory.vhd" "" { Text "E:/ECE-318 Design Project/display_memory.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.762 ns) + CELL(0.150 ns) 9.886 ns display_memory:inst1\|Mux185~799 10 COMB LCCOMB_X31_Y17_N4 1 " "Info: 10: + IC(0.762 ns) + CELL(0.150 ns) = 9.886 ns; Loc. = LCCOMB_X31_Y17_N4; Fanout = 1; COMB Node = 'display_memory:inst1\|Mux185~799'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.912 ns" { display_memory:inst1|Mux185~585 display_memory:inst1|Mux185~799 } "NODE_NAME" } } { "display_memory.vhd" "" { Text "E:/ECE-318 Design Project/display_memory.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.019 ns) + CELL(0.142 ns) 11.047 ns Char_ROM:inst7\|lpm_rom:char_gen_rom\|altrom:srom\|altsyncram:rom_block\|altsyncram_6401:auto_generated\|ram_block1a0~porta_address_reg3 11 MEM M4K_X26_Y17 8 " "Info: 11: + IC(1.019 ns) + CELL(0.142 ns) = 11.047 ns; Loc. = M4K_X26_Y17; Fanout = 8; MEM Node = 'Char_ROM:inst7\|lpm_rom:char_gen_rom\|altrom:srom\|altsyncram:rom_block\|altsyncram_6401:auto_generated\|ram_block1a0~porta_address_reg3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.161 ns" { display_memory:inst1|Mux185~799 Char_ROM:inst7|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg3 } "NODE_NAME" } } { "db/altsyncram_6401.tdf" "" { Text "E:/ECE-318 Design Project/db/altsyncram_6401.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.613 ns ( 14.60 % ) " "Info: Total cell delay = 1.613 ns ( 14.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.434 ns ( 85.40 % ) " "Info: Total interconnect delay = 9.434 ns ( 85.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.047 ns" { display_memory:inst1|memory[27][23][0] display_memory:inst1|Mux185~487 display_memory:inst1|Mux185~488 display_memory:inst1|Mux185~489 display_memory:inst1|Mux185~500 display_memory:inst1|Mux185~503 display_memory:inst1|Mux185~504 display_memory:inst1|Mux185~584 display_memory:inst1|Mux185~585 display_memory:inst1|Mux185~799 Char_ROM:inst7|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg3 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "11.047 ns" { display_memory:inst1|memory[27][23][0] {} display_memory:inst1|Mux185~487 {} display_memory:inst1|Mux185~488 {} display_memory:inst1|Mux185~489 {} display_memory:inst1|Mux185~500 {} display_memory:inst1|Mux185~503 {} display_memory:inst1|Mux185~504 {} display_memory:inst1|Mux185~584 {} display_memory:inst1|Mux185~585 {} display_memory:inst1|Mux185~799 {} Char_ROM:inst7|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg3 {} } { 0.000ns 0.484ns 0.240ns 2.107ns 1.437ns 0.240ns 0.670ns 1.524ns 0.951ns 0.762ns 1.019ns } { 0.000ns 0.150ns 0.150ns 0.271ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.142ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.725 ns" { VGA_SYNC:inst8|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 VGA_SYNC:inst8|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl Char_ROM:inst7|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg3 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.725 ns" { VGA_SYNC:inst8|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 {} VGA_SYNC:inst8|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl {} Char_ROM:inst7|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg3 {} } { 0.000ns 1.091ns 0.973ns } { 0.000ns 0.000ns 0.661ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.199 ns" { CLOCK_50 keyboard_to_char_addr:inst|keyboard:inst7|keyboard_clk_filtered keyboard_to_char_addr:inst|keyboard:inst7|ready_set keyboard_to_char_addr:inst|keyboard:inst7|scan_ready keyboard_to_char_addr:inst|control_module:inst1|Mux3 keyboard_to_char_addr:inst|control_module:inst1|Mux3~clkctrl display_memory:inst1|memory[27][23][0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.199 ns" { CLOCK_50 {} CLOCK_50~combout {} keyboard_to_char_addr:inst|keyboard:inst7|keyboard_clk_filtered {} keyboard_to_char_addr:inst|keyboard:inst7|ready_set {} keyboard_to_char_addr:inst|keyboard:inst7|scan_ready {} keyboard_to_char_addr:inst|control_module:inst1|Mux3 {} keyboard_to_char_addr:inst|control_module:inst1|Mux3~clkctrl {} display_memory:inst1|memory[27][23][0] {} } { 0.000ns 0.000ns 1.958ns 0.429ns 0.763ns 0.317ns 0.685ns 1.000ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.787ns 0.150ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.047 ns" { display_memory:inst1|memory[27][23][0] display_memory:inst1|Mux185~487 display_memory:inst1|Mux185~488 display_memory:inst1|Mux185~489 display_memory:inst1|Mux185~500 display_memory:inst1|Mux185~503 display_memory:inst1|Mux185~504 display_memory:inst1|Mux185~584 display_memory:inst1|Mux185~585 display_memory:inst1|Mux185~799 Char_ROM:inst7|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg3 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "11.047 ns" { display_memory:inst1|memory[27][23][0] {} display_memory:inst1|Mux185~487 {} display_memory:inst1|Mux185~488 {} display_memory:inst1|Mux185~489 {} display_memory:inst1|Mux185~500 {} display_memory:inst1|Mux185~503 {} display_memory:inst1|Mux185~504 {} display_memory:inst1|Mux185~584 {} display_memory:inst1|Mux185~585 {} display_memory:inst1|Mux185~799 {} Char_ROM:inst7|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg3 {} } { 0.000ns 0.484ns 0.240ns 2.107ns 1.437ns 0.240ns 0.670ns 1.524ns 0.951ns 0.762ns 1.019ns } { 0.000ns 0.150ns 0.150ns 0.271ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.142ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_FULL_REQUIREMENTS_NOT_MET" "Clock Setup: 'VGA_SYNC:inst8\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0' 2 " "Warning: Can't achieve timing requirement Clock Setup: 'VGA_SYNC:inst8\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0' along 2 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve timing requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "CLOCK_50 register counter:inst2\|row_count\[1\] register display_memory:inst1\|memory\[2\]\[25\]\[4\] 8.378 ns " "Info: Slack time is 8.378 ns for clock \"CLOCK_50\" between source register \"counter:inst2\|row_count\[1\]\" and destination register \"display_memory:inst1\|memory\[2\]\[25\]\[4\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "86.04 MHz 11.622 ns " "Info: Fmax is 86.04 MHz (period= 11.622 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "17.112 ns + Largest register register " "Info: + Largest register to register requirement is 17.112 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "20.000 ns + " "Info: + Setup relationship between source and destination is 20.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 20.000 ns " "Info: + Latch edge is 20.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination CLOCK_50 20.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"CLOCK_50\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source CLOCK_50 20.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"CLOCK_50\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-2.674 ns + Largest " "Info: + Largest clock skew is -2.674 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 6.554 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCK_50\" to destination register is 6.554 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 6 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 6; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "text_editor.bdf" "" { Schematic "E:/ECE-318 Design Project/text_editor.bdf" { { -520 -120 48 -504 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.950 ns) + CELL(0.787 ns) 3.736 ns keyboard_to_char_addr:inst\|control_module:inst1\|dflop:sreg\|qi\[2\] 2 REG LCFF_X30_Y35_N9 6 " "Info: 2: + IC(1.950 ns) + CELL(0.787 ns) = 3.736 ns; Loc. = LCFF_X30_Y35_N9; Fanout = 6; REG Node = 'keyboard_to_char_addr:inst\|control_module:inst1\|dflop:sreg\|qi\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.737 ns" { CLOCK_50 keyboard_to_char_addr:inst|control_module:inst1|dflop:sreg|qi[2] } "NODE_NAME" } } { "lab4/dflop.vhd" "" { Text "E:/ECE-318 Design Project/lab4/dflop.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.322 ns) + CELL(0.275 ns) 4.333 ns keyboard_to_char_addr:inst\|control_module:inst1\|Mux3 3 COMB LCCOMB_X30_Y35_N24 9 " "Info: 3: + IC(0.322 ns) + CELL(0.275 ns) = 4.333 ns; Loc. = LCCOMB_X30_Y35_N24; Fanout = 9; COMB Node = 'keyboard_to_char_addr:inst\|control_module:inst1\|Mux3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.597 ns" { keyboard_to_char_addr:inst|control_module:inst1|dflop:sreg|qi[2] keyboard_to_char_addr:inst|control_module:inst1|Mux3 } "NODE_NAME" } } { "lab4/control_module.vhd" "" { Text "E:/ECE-318 Design Project/lab4/control_module.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.685 ns) + CELL(0.000 ns) 5.018 ns keyboard_to_char_addr:inst\|control_module:inst1\|Mux3~clkctrl 4 COMB CLKCTRL_G11 7200 " "Info: 4: + IC(0.685 ns) + CELL(0.000 ns) = 5.018 ns; Loc. = CLKCTRL_G11; Fanout = 7200; COMB Node = 'keyboard_to_char_addr:inst\|control_module:inst1\|Mux3~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.685 ns" { keyboard_to_char_addr:inst|control_module:inst1|Mux3 keyboard_to_char_addr:inst|control_module:inst1|Mux3~clkctrl } "NODE_NAME" } } { "lab4/control_module.vhd" "" { Text "E:/ECE-318 Design Project/lab4/control_module.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.999 ns) + CELL(0.537 ns) 6.554 ns display_memory:inst1\|memory\[2\]\[25\]\[4\] 5 REG LCFF_X47_Y12_N13 1 " "Info: 5: + IC(0.999 ns) + CELL(0.537 ns) = 6.554 ns; Loc. = LCFF_X47_Y12_N13; Fanout = 1; REG Node = 'display_memory:inst1\|memory\[2\]\[25\]\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.536 ns" { keyboard_to_char_addr:inst|control_module:inst1|Mux3~clkctrl display_memory:inst1|memory[2][25][4] } "NODE_NAME" } } { "display_memory.vhd" "" { Text "E:/ECE-318 Design Project/display_memory.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.598 ns ( 39.64 % ) " "Info: Total cell delay = 2.598 ns ( 39.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.956 ns ( 60.36 % ) " "Info: Total interconnect delay = 3.956 ns ( 60.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.554 ns" { CLOCK_50 keyboard_to_char_addr:inst|control_module:inst1|dflop:sreg|qi[2] keyboard_to_char_addr:inst|control_module:inst1|Mux3 keyboard_to_char_addr:inst|control_module:inst1|Mux3~clkctrl display_memory:inst1|memory[2][25][4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.554 ns" { CLOCK_50 {} CLOCK_50~combout {} keyboard_to_char_addr:inst|control_module:inst1|dflop:sreg|qi[2] {} keyboard_to_char_addr:inst|control_module:inst1|Mux3 {} keyboard_to_char_addr:inst|control_module:inst1|Mux3~clkctrl {} display_memory:inst1|memory[2][25][4] {} } { 0.000ns 0.000ns 1.950ns 0.322ns 0.685ns 0.999ns } { 0.000ns 0.999ns 0.787ns 0.275ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 9.228 ns - Longest register " "Info: - Longest clock path from clock \"CLOCK_50\" to source register is 9.228 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 6 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 6; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "text_editor.bdf" "" { Schematic "E:/ECE-318 Design Project/text_editor.bdf" { { -520 -120 48 -504 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.958 ns) + CELL(0.787 ns) 3.744 ns keyboard_to_char_addr:inst\|keyboard:inst7\|keyboard_clk_filtered 2 REG LCFF_X28_Y32_N15 5 " "Info: 2: + IC(1.958 ns) + CELL(0.787 ns) = 3.744 ns; Loc. = LCFF_X28_Y32_N15; Fanout = 5; REG Node = 'keyboard_to_char_addr:inst\|keyboard:inst7\|keyboard_clk_filtered'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.745 ns" { CLOCK_50 keyboard_to_char_addr:inst|keyboard:inst7|keyboard_clk_filtered } "NODE_NAME" } } { "keyboard.vhd" "" { Text "keyboard.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.429 ns) + CELL(0.787 ns) 4.960 ns keyboard_to_char_addr:inst\|keyboard:inst7\|ready_set 3 REG LCFF_X29_Y32_N1 2 " "Info: 3: + IC(0.429 ns) + CELL(0.787 ns) = 4.960 ns; Loc. = LCFF_X29_Y32_N1; Fanout = 2; REG Node = 'keyboard_to_char_addr:inst\|keyboard:inst7\|ready_set'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.216 ns" { keyboard_to_char_addr:inst|keyboard:inst7|keyboard_clk_filtered keyboard_to_char_addr:inst|keyboard:inst7|ready_set } "NODE_NAME" } } { "keyboard.vhd" "" { Text "keyboard.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.763 ns) + CELL(0.787 ns) 6.510 ns keyboard_to_char_addr:inst\|keyboard:inst7\|scan_ready 4 REG LCFF_X30_Y35_N13 5 " "Info: 4: + IC(0.763 ns) + CELL(0.787 ns) = 6.510 ns; Loc. = LCFF_X30_Y35_N13; Fanout = 5; REG Node = 'keyboard_to_char_addr:inst\|keyboard:inst7\|scan_ready'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.550 ns" { keyboard_to_char_addr:inst|keyboard:inst7|ready_set keyboard_to_char_addr:inst|keyboard:inst7|scan_ready } "NODE_NAME" } } { "keyboard.vhd" "" { Text "keyboard.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.316 ns) + CELL(0.150 ns) 6.976 ns keyboard_to_char_addr:inst\|control_module:inst1\|Mux4 5 COMB LCCOMB_X30_Y35_N4 9 " "Info: 5: + IC(0.316 ns) + CELL(0.150 ns) = 6.976 ns; Loc. = LCCOMB_X30_Y35_N4; Fanout = 9; COMB Node = 'keyboard_to_char_addr:inst\|control_module:inst1\|Mux4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.466 ns" { keyboard_to_char_addr:inst|keyboard:inst7|scan_ready keyboard_to_char_addr:inst|control_module:inst1|Mux4 } "NODE_NAME" } } { "lab4/control_module.vhd" "" { Text "E:/ECE-318 Design Project/lab4/control_module.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.687 ns) + CELL(0.000 ns) 7.663 ns keyboard_to_char_addr:inst\|control_module:inst1\|Mux4~clkctrl 6 COMB CLKCTRL_G9 12 " "Info: 6: + IC(0.687 ns) + CELL(0.000 ns) = 7.663 ns; Loc. = CLKCTRL_G9; Fanout = 12; COMB Node = 'keyboard_to_char_addr:inst\|control_module:inst1\|Mux4~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.687 ns" { keyboard_to_char_addr:inst|control_module:inst1|Mux4 keyboard_to_char_addr:inst|control_module:inst1|Mux4~clkctrl } "NODE_NAME" } } { "lab4/control_module.vhd" "" { Text "E:/ECE-318 Design Project/lab4/control_module.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.028 ns) + CELL(0.537 ns) 9.228 ns counter:inst2\|row_count\[1\] 7 REG LCFF_X25_Y20_N3 20 " "Info: 7: + IC(1.028 ns) + CELL(0.537 ns) = 9.228 ns; Loc. = LCFF_X25_Y20_N3; Fanout = 20; REG Node = 'counter:inst2\|row_count\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.565 ns" { keyboard_to_char_addr:inst|control_module:inst1|Mux4~clkctrl counter:inst2|row_count[1] } "NODE_NAME" } } { "counter.vhd" "" { Text "E:/ECE-318 Design Project/counter.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.047 ns ( 43.86 % ) " "Info: Total cell delay = 4.047 ns ( 43.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.181 ns ( 56.14 % ) " "Info: Total interconnect delay = 5.181 ns ( 56.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.228 ns" { CLOCK_50 keyboard_to_char_addr:inst|keyboard:inst7|keyboard_clk_filtered keyboard_to_char_addr:inst|keyboard:inst7|ready_set keyboard_to_char_addr:inst|keyboard:inst7|scan_ready keyboard_to_char_addr:inst|control_module:inst1|Mux4 keyboard_to_char_addr:inst|control_module:inst1|Mux4~clkctrl counter:inst2|row_count[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.228 ns" { CLOCK_50 {} CLOCK_50~combout {} keyboard_to_char_addr:inst|keyboard:inst7|keyboard_clk_filtered {} keyboard_to_char_addr:inst|keyboard:inst7|ready_set {} keyboard_to_char_addr:inst|keyboard:inst7|scan_ready {} keyboard_to_char_addr:inst|control_module:inst1|Mux4 {} keyboard_to_char_addr:inst|control_module:inst1|Mux4~clkctrl {} counter:inst2|row_count[1] {} } { 0.000ns 0.000ns 1.958ns 0.429ns 0.763ns 0.316ns 0.687ns 1.028ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.787ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.554 ns" { CLOCK_50 keyboard_to_char_addr:inst|control_module:inst1|dflop:sreg|qi[2] keyboard_to_char_addr:inst|control_module:inst1|Mux3 keyboard_to_char_addr:inst|control_module:inst1|Mux3~clkctrl display_memory:inst1|memory[2][25][4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.554 ns" { CLOCK_50 {} CLOCK_50~combout {} keyboard_to_char_addr:inst|control_module:inst1|dflop:sreg|qi[2] {} keyboard_to_char_addr:inst|control_module:inst1|Mux3 {} keyboard_to_char_addr:inst|control_module:inst1|Mux3~clkctrl {} display_memory:inst1|memory[2][25][4] {} } { 0.000ns 0.000ns 1.950ns 0.322ns 0.685ns 0.999ns } { 0.000ns 0.999ns 0.787ns 0.275ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.228 ns" { CLOCK_50 keyboard_to_char_addr:inst|keyboard:inst7|keyboard_clk_filtered keyboard_to_char_addr:inst|keyboard:inst7|ready_set keyboard_to_char_addr:inst|keyboard:inst7|scan_ready keyboard_to_char_addr:inst|control_module:inst1|Mux4 keyboard_to_char_addr:inst|control_module:inst1|Mux4~clkctrl counter:inst2|row_count[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.228 ns" { CLOCK_50 {} CLOCK_50~combout {} keyboard_to_char_addr:inst|keyboard:inst7|keyboard_clk_filtered {} keyboard_to_char_addr:inst|keyboard:inst7|ready_set {} keyboard_to_char_addr:inst|keyboard:inst7|scan_ready {} keyboard_to_char_addr:inst|control_module:inst1|Mux4 {} keyboard_to_char_addr:inst|control_module:inst1|Mux4~clkctrl {} counter:inst2|row_count[1] {} } { 0.000ns 0.000ns 1.958ns 0.429ns 0.763ns 0.316ns 0.687ns 1.028ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.787ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "counter.vhd" "" { Text "E:/ECE-318 Design Project/counter.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "display_memory.vhd" "" { Text "E:/ECE-318 Design Project/display_memory.vhd" 20 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.554 ns" { CLOCK_50 keyboard_to_char_addr:inst|control_module:inst1|dflop:sreg|qi[2] keyboard_to_char_addr:inst|control_module:inst1|Mux3 keyboard_to_char_addr:inst|control_module:inst1|Mux3~clkctrl display_memory:inst1|memory[2][25][4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.554 ns" { CLOCK_50 {} CLOCK_50~combout {} keyboard_to_char_addr:inst|control_module:inst1|dflop:sreg|qi[2] {} keyboard_to_char_addr:inst|control_module:inst1|Mux3 {} keyboard_to_char_addr:inst|control_module:inst1|Mux3~clkctrl {} display_memory:inst1|memory[2][25][4] {} } { 0.000ns 0.000ns 1.950ns 0.322ns 0.685ns 0.999ns } { 0.000ns 0.999ns 0.787ns 0.275ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.228 ns" { CLOCK_50 keyboard_to_char_addr:inst|keyboard:inst7|keyboard_clk_filtered keyboard_to_char_addr:inst|keyboard:inst7|ready_set keyboard_to_char_addr:inst|keyboard:inst7|scan_ready keyboard_to_char_addr:inst|control_module:inst1|Mux4 keyboard_to_char_addr:inst|control_module:inst1|Mux4~clkctrl counter:inst2|row_count[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.228 ns" { CLOCK_50 {} CLOCK_50~combout {} keyboard_to_char_addr:inst|keyboard:inst7|keyboard_clk_filtered {} keyboard_to_char_addr:inst|keyboard:inst7|ready_set {} keyboard_to_char_addr:inst|keyboard:inst7|scan_ready {} keyboard_to_char_addr:inst|control_module:inst1|Mux4 {} keyboard_to_char_addr:inst|control_module:inst1|Mux4~clkctrl {} counter:inst2|row_count[1] {} } { 0.000ns 0.000ns 1.958ns 0.429ns 0.763ns 0.316ns 0.687ns 1.028ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.787ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.734 ns - Longest register register " "Info: - Longest register to register delay is 8.734 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter:inst2\|row_count\[1\] 1 REG LCFF_X25_Y20_N3 20 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y20_N3; Fanout = 20; REG Node = 'counter:inst2\|row_count\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter:inst2|row_count[1] } "NODE_NAME" } } { "counter.vhd" "" { Text "E:/ECE-318 Design Project/counter.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.347 ns) + CELL(0.416 ns) 2.763 ns display_memory:inst1\|Decoder0~4 2 COMB LCCOMB_X25_Y14_N0 2 " "Info: 2: + IC(2.347 ns) + CELL(0.416 ns) = 2.763 ns; Loc. = LCCOMB_X25_Y14_N0; Fanout = 2; COMB Node = 'display_memory:inst1\|Decoder0~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.763 ns" { counter:inst2|row_count[1] display_memory:inst1|Decoder0~4 } "NODE_NAME" } } { "display_memory.vhd" "" { Text "E:/ECE-318 Design Project/display_memory.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.795 ns) + CELL(0.413 ns) 3.971 ns display_memory:inst1\|memory\[2\]\[31\]\[0\]~0 3 COMB LCCOMB_X25_Y18_N18 40 " "Info: 3: + IC(0.795 ns) + CELL(0.413 ns) = 3.971 ns; Loc. = LCCOMB_X25_Y18_N18; Fanout = 40; COMB Node = 'display_memory:inst1\|memory\[2\]\[31\]\[0\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.208 ns" { display_memory:inst1|Decoder0~4 display_memory:inst1|memory[2][31][0]~0 } "NODE_NAME" } } { "display_memory.vhd" "" { Text "E:/ECE-318 Design Project/display_memory.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.297 ns) + CELL(0.150 ns) 7.418 ns display_memory:inst1\|memory\[2\]\[25\]\[0\]~0 4 COMB LCCOMB_X47_Y12_N8 6 " "Info: 4: + IC(3.297 ns) + CELL(0.150 ns) = 7.418 ns; Loc. = LCCOMB_X47_Y12_N8; Fanout = 6; COMB Node = 'display_memory:inst1\|memory\[2\]\[25\]\[0\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.447 ns" { display_memory:inst1|memory[2][31][0]~0 display_memory:inst1|memory[2][25][0]~0 } "NODE_NAME" } } { "display_memory.vhd" "" { Text "E:/ECE-318 Design Project/display_memory.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.656 ns) + CELL(0.660 ns) 8.734 ns display_memory:inst1\|memory\[2\]\[25\]\[4\] 5 REG LCFF_X47_Y12_N13 1 " "Info: 5: + IC(0.656 ns) + CELL(0.660 ns) = 8.734 ns; Loc. = LCFF_X47_Y12_N13; Fanout = 1; REG Node = 'display_memory:inst1\|memory\[2\]\[25\]\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.316 ns" { display_memory:inst1|memory[2][25][0]~0 display_memory:inst1|memory[2][25][4] } "NODE_NAME" } } { "display_memory.vhd" "" { Text "E:/ECE-318 Design Project/display_memory.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.639 ns ( 18.77 % ) " "Info: Total cell delay = 1.639 ns ( 18.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.095 ns ( 81.23 % ) " "Info: Total interconnect delay = 7.095 ns ( 81.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.734 ns" { counter:inst2|row_count[1] display_memory:inst1|Decoder0~4 display_memory:inst1|memory[2][31][0]~0 display_memory:inst1|memory[2][25][0]~0 display_memory:inst1|memory[2][25][4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.734 ns" { counter:inst2|row_count[1] {} display_memory:inst1|Decoder0~4 {} display_memory:inst1|memory[2][31][0]~0 {} display_memory:inst1|memory[2][25][0]~0 {} display_memory:inst1|memory[2][25][4] {} } { 0.000ns 2.347ns 0.795ns 3.297ns 0.656ns } { 0.000ns 0.416ns 0.413ns 0.150ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.554 ns" { CLOCK_50 keyboard_to_char_addr:inst|control_module:inst1|dflop:sreg|qi[2] keyboard_to_char_addr:inst|control_module:inst1|Mux3 keyboard_to_char_addr:inst|control_module:inst1|Mux3~clkctrl display_memory:inst1|memory[2][25][4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.554 ns" { CLOCK_50 {} CLOCK_50~combout {} keyboard_to_char_addr:inst|control_module:inst1|dflop:sreg|qi[2] {} keyboard_to_char_addr:inst|control_module:inst1|Mux3 {} keyboard_to_char_addr:inst|control_module:inst1|Mux3~clkctrl {} display_memory:inst1|memory[2][25][4] {} } { 0.000ns 0.000ns 1.950ns 0.322ns 0.685ns 0.999ns } { 0.000ns 0.999ns 0.787ns 0.275ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.228 ns" { CLOCK_50 keyboard_to_char_addr:inst|keyboard:inst7|keyboard_clk_filtered keyboard_to_char_addr:inst|keyboard:inst7|ready_set keyboard_to_char_addr:inst|keyboard:inst7|scan_ready keyboard_to_char_addr:inst|control_module:inst1|Mux4 keyboard_to_char_addr:inst|control_module:inst1|Mux4~clkctrl counter:inst2|row_count[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.228 ns" { CLOCK_50 {} CLOCK_50~combout {} keyboard_to_char_addr:inst|keyboard:inst7|keyboard_clk_filtered {} keyboard_to_char_addr:inst|keyboard:inst7|ready_set {} keyboard_to_char_addr:inst|keyboard:inst7|scan_ready {} keyboard_to_char_addr:inst|control_module:inst1|Mux4 {} keyboard_to_char_addr:inst|control_module:inst1|Mux4~clkctrl {} counter:inst2|row_count[1] {} } { 0.000ns 0.000ns 1.958ns 0.429ns 0.763ns 0.316ns 0.687ns 1.028ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.787ns 0.150ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.734 ns" { counter:inst2|row_count[1] display_memory:inst1|Decoder0~4 display_memory:inst1|memory[2][31][0]~0 display_memory:inst1|memory[2][25][0]~0 display_memory:inst1|memory[2][25][4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.734 ns" { counter:inst2|row_count[1] {} display_memory:inst1|Decoder0~4 {} display_memory:inst1|memory[2][31][0]~0 {} display_memory:inst1|memory[2][25][0]~0 {} display_memory:inst1|memory[2][25][4] {} } { 0.000ns 2.347ns 0.795ns 3.297ns 0.656ns } { 0.000ns 0.416ns 0.413ns 0.150ns 0.660ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "VGA_SYNC:inst8\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 register VGA_SYNC:inst8\|h_count\[9\] register VGA_SYNC:inst8\|horiz_sync 546 ps " "Info: Minimum slack time is 546 ps for clock \"VGA_SYNC:inst8\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0\" between source register \"VGA_SYNC:inst8\|h_count\[9\]\" and destination register \"VGA_SYNC:inst8\|horiz_sync\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.562 ns + Shortest register register " "Info: + Shortest register to register delay is 0.562 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VGA_SYNC:inst8\|h_count\[9\] 1 REG LCFF_X30_Y18_N29 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y18_N29; Fanout = 7; REG Node = 'VGA_SYNC:inst8\|h_count\[9\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_SYNC:inst8|h_count[9] } "NODE_NAME" } } { "vga_sync.vhd" "" { Text "vga_sync.vhd" 124 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.328 ns) + CELL(0.150 ns) 0.478 ns VGA_SYNC:inst8\|process_0~6 2 COMB LCCOMB_X30_Y18_N24 1 " "Info: 2: + IC(0.328 ns) + CELL(0.150 ns) = 0.478 ns; Loc. = LCCOMB_X30_Y18_N24; Fanout = 1; COMB Node = 'VGA_SYNC:inst8\|process_0~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.478 ns" { VGA_SYNC:inst8|h_count[9] VGA_SYNC:inst8|process_0~6 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.562 ns VGA_SYNC:inst8\|horiz_sync 3 REG LCFF_X30_Y18_N25 1 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.562 ns; Loc. = LCFF_X30_Y18_N25; Fanout = 1; REG Node = 'VGA_SYNC:inst8\|horiz_sync'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { VGA_SYNC:inst8|process_0~6 VGA_SYNC:inst8|horiz_sync } "NODE_NAME" } } { "vga_sync.vhd" "" { Text "vga_sync.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.234 ns ( 41.64 % ) " "Info: Total cell delay = 0.234 ns ( 41.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.328 ns ( 58.36 % ) " "Info: Total interconnect delay = 0.328 ns ( 58.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.562 ns" { VGA_SYNC:inst8|h_count[9] VGA_SYNC:inst8|process_0~6 VGA_SYNC:inst8|horiz_sync } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.562 ns" { VGA_SYNC:inst8|h_count[9] {} VGA_SYNC:inst8|process_0~6 {} VGA_SYNC:inst8|horiz_sync {} } { 0.000ns 0.328ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.016 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.016 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -2.358 ns " "Info: + Latch edge is -2.358 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination VGA_SYNC:inst8\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 40.000 ns -2.358 ns  50 " "Info: Clock period of Destination clock \"VGA_SYNC:inst8\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0\" is 40.000 ns with  offset of -2.358 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.358 ns " "Info: - Launch edge is -2.358 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source VGA_SYNC:inst8\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 40.000 ns -2.358 ns  50 " "Info: Clock period of Source clock \"VGA_SYNC:inst8\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0\" is 40.000 ns with  offset of -2.358 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "VGA_SYNC:inst8\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 destination 2.671 ns + Longest register " "Info: + Longest clock path from clock \"VGA_SYNC:inst8\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0\" to destination register is 2.671 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VGA_SYNC:inst8\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'VGA_SYNC:inst8\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_SYNC:inst8|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns VGA_SYNC:inst8\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 56 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 56; COMB Node = 'VGA_SYNC:inst8\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { VGA_SYNC:inst8|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 VGA_SYNC:inst8|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.043 ns) + CELL(0.537 ns) 2.671 ns VGA_SYNC:inst8\|horiz_sync 3 REG LCFF_X30_Y18_N25 1 " "Info: 3: + IC(1.043 ns) + CELL(0.537 ns) = 2.671 ns; Loc. = LCFF_X30_Y18_N25; Fanout = 1; REG Node = 'VGA_SYNC:inst8\|horiz_sync'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.580 ns" { VGA_SYNC:inst8|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl VGA_SYNC:inst8|horiz_sync } "NODE_NAME" } } { "vga_sync.vhd" "" { Text "vga_sync.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.10 % ) " "Info: Total cell delay = 0.537 ns ( 20.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.134 ns ( 79.90 % ) " "Info: Total interconnect delay = 2.134 ns ( 79.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.671 ns" { VGA_SYNC:inst8|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 VGA_SYNC:inst8|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl VGA_SYNC:inst8|horiz_sync } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.671 ns" { VGA_SYNC:inst8|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 {} VGA_SYNC:inst8|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl {} VGA_SYNC:inst8|horiz_sync {} } { 0.000ns 1.091ns 1.043ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "VGA_SYNC:inst8\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 source 2.671 ns - Shortest register " "Info: - Shortest clock path from clock \"VGA_SYNC:inst8\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0\" to source register is 2.671 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VGA_SYNC:inst8\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'VGA_SYNC:inst8\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_SYNC:inst8|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns VGA_SYNC:inst8\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 56 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 56; COMB Node = 'VGA_SYNC:inst8\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { VGA_SYNC:inst8|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 VGA_SYNC:inst8|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.043 ns) + CELL(0.537 ns) 2.671 ns VGA_SYNC:inst8\|h_count\[9\] 3 REG LCFF_X30_Y18_N29 7 " "Info: 3: + IC(1.043 ns) + CELL(0.537 ns) = 2.671 ns; Loc. = LCFF_X30_Y18_N29; Fanout = 7; REG Node = 'VGA_SYNC:inst8\|h_count\[9\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.580 ns" { VGA_SYNC:inst8|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl VGA_SYNC:inst8|h_count[9] } "NODE_NAME" } } { "vga_sync.vhd" "" { Text "vga_sync.vhd" 124 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.10 % ) " "Info: Total cell delay = 0.537 ns ( 20.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.134 ns ( 79.90 % ) " "Info: Total interconnect delay = 2.134 ns ( 79.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.671 ns" { VGA_SYNC:inst8|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 VGA_SYNC:inst8|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl VGA_SYNC:inst8|h_count[9] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.671 ns" { VGA_SYNC:inst8|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 {} VGA_SYNC:inst8|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl {} VGA_SYNC:inst8|h_count[9] {} } { 0.000ns 1.091ns 1.043ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.671 ns" { VGA_SYNC:inst8|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 VGA_SYNC:inst8|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl VGA_SYNC:inst8|horiz_sync } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.671 ns" { VGA_SYNC:inst8|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 {} VGA_SYNC:inst8|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl {} VGA_SYNC:inst8|horiz_sync {} } { 0.000ns 1.091ns 1.043ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.671 ns" { VGA_SYNC:inst8|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 VGA_SYNC:inst8|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl VGA_SYNC:inst8|h_count[9] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.671 ns" { VGA_SYNC:inst8|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 {} VGA_SYNC:inst8|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl {} VGA_SYNC:inst8|h_count[9] {} } { 0.000ns 1.091ns 1.043ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "vga_sync.vhd" "" { Text "vga_sync.vhd" 124 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "vga_sync.vhd" "" { Text "vga_sync.vhd" 14 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.671 ns" { VGA_SYNC:inst8|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 VGA_SYNC:inst8|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl VGA_SYNC:inst8|horiz_sync } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.671 ns" { VGA_SYNC:inst8|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 {} VGA_SYNC:inst8|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl {} VGA_SYNC:inst8|horiz_sync {} } { 0.000ns 1.091ns 1.043ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.671 ns" { VGA_SYNC:inst8|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 VGA_SYNC:inst8|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl VGA_SYNC:inst8|h_count[9] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.671 ns" { VGA_SYNC:inst8|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 {} VGA_SYNC:inst8|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl {} VGA_SYNC:inst8|h_count[9] {} } { 0.000ns 1.091ns 1.043ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.562 ns" { VGA_SYNC:inst8|h_count[9] VGA_SYNC:inst8|process_0~6 VGA_SYNC:inst8|horiz_sync } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.562 ns" { VGA_SYNC:inst8|h_count[9] {} VGA_SYNC:inst8|process_0~6 {} VGA_SYNC:inst8|horiz_sync {} } { 0.000ns 0.328ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.671 ns" { VGA_SYNC:inst8|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 VGA_SYNC:inst8|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl VGA_SYNC:inst8|horiz_sync } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.671 ns" { VGA_SYNC:inst8|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 {} VGA_SYNC:inst8|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl {} VGA_SYNC:inst8|horiz_sync {} } { 0.000ns 1.091ns 1.043ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.671 ns" { VGA_SYNC:inst8|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 VGA_SYNC:inst8|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl VGA_SYNC:inst8|h_count[9] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.671 ns" { VGA_SYNC:inst8|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 {} VGA_SYNC:inst8|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl {} VGA_SYNC:inst8|h_count[9] {} } { 0.000ns 1.091ns 1.043ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "CLOCK_50 register keyboard_to_char_addr:inst\|keyboard:inst7\|INCNT\[1\] register keyboard_to_char_addr:inst\|keyboard:inst7\|INCNT\[1\] 391 ps " "Info: Minimum slack time is 391 ps for clock \"CLOCK_50\" between source register \"keyboard_to_char_addr:inst\|keyboard:inst7\|INCNT\[1\]\" and destination register \"keyboard_to_char_addr:inst\|keyboard:inst7\|INCNT\[1\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns + Shortest register register " "Info: + Shortest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns keyboard_to_char_addr:inst\|keyboard:inst7\|INCNT\[1\] 1 REG LCFF_X30_Y32_N7 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y32_N7; Fanout = 4; REG Node = 'keyboard_to_char_addr:inst\|keyboard:inst7\|INCNT\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { keyboard_to_char_addr:inst|keyboard:inst7|INCNT[1] } "NODE_NAME" } } { "keyboard.vhd" "" { Text "keyboard.vhd" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns keyboard_to_char_addr:inst\|keyboard:inst7\|INCNT~2 2 COMB LCCOMB_X30_Y32_N6 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X30_Y32_N6; Fanout = 1; COMB Node = 'keyboard_to_char_addr:inst\|keyboard:inst7\|INCNT~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { keyboard_to_char_addr:inst|keyboard:inst7|INCNT[1] keyboard_to_char_addr:inst|keyboard:inst7|INCNT~2 } "NODE_NAME" } } { "keyboard.vhd" "" { Text "keyboard.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.407 ns keyboard_to_char_addr:inst\|keyboard:inst7\|INCNT\[1\] 3 REG LCFF_X30_Y32_N7 4 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X30_Y32_N7; Fanout = 4; REG Node = 'keyboard_to_char_addr:inst\|keyboard:inst7\|INCNT\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { keyboard_to_char_addr:inst|keyboard:inst7|INCNT~2 keyboard_to_char_addr:inst|keyboard:inst7|INCNT[1] } "NODE_NAME" } } { "keyboard.vhd" "" { Text "keyboard.vhd" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.407 ns ( 100.00 % ) " "Info: Total cell delay = 0.407 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { keyboard_to_char_addr:inst|keyboard:inst7|INCNT[1] keyboard_to_char_addr:inst|keyboard:inst7|INCNT~2 keyboard_to_char_addr:inst|keyboard:inst7|INCNT[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { keyboard_to_char_addr:inst|keyboard:inst7|INCNT[1] {} keyboard_to_char_addr:inst|keyboard:inst7|INCNT~2 {} keyboard_to_char_addr:inst|keyboard:inst7|INCNT[1] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.016 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.016 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination CLOCK_50 20.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"CLOCK_50\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source CLOCK_50 20.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"CLOCK_50\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 8.587 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to destination register is 8.587 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 6 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 6; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "text_editor.bdf" "" { Schematic "E:/ECE-318 Design Project/text_editor.bdf" { { -520 -120 48 -504 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.958 ns) + CELL(0.787 ns) 3.744 ns keyboard_to_char_addr:inst\|keyboard:inst7\|keyboard_clk_filtered 2 REG LCFF_X28_Y32_N15 5 " "Info: 2: + IC(1.958 ns) + CELL(0.787 ns) = 3.744 ns; Loc. = LCFF_X28_Y32_N15; Fanout = 5; REG Node = 'keyboard_to_char_addr:inst\|keyboard:inst7\|keyboard_clk_filtered'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.745 ns" { CLOCK_50 keyboard_to_char_addr:inst|keyboard:inst7|keyboard_clk_filtered } "NODE_NAME" } } { "keyboard.vhd" "" { Text "keyboard.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.277 ns) + CELL(0.000 ns) 7.021 ns keyboard_to_char_addr:inst\|keyboard:inst7\|keyboard_clk_filtered~clkctrl 3 COMB CLKCTRL_G10 22 " "Info: 3: + IC(3.277 ns) + CELL(0.000 ns) = 7.021 ns; Loc. = CLKCTRL_G10; Fanout = 22; COMB Node = 'keyboard_to_char_addr:inst\|keyboard:inst7\|keyboard_clk_filtered~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.277 ns" { keyboard_to_char_addr:inst|keyboard:inst7|keyboard_clk_filtered keyboard_to_char_addr:inst|keyboard:inst7|keyboard_clk_filtered~clkctrl } "NODE_NAME" } } { "keyboard.vhd" "" { Text "keyboard.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.029 ns) + CELL(0.537 ns) 8.587 ns keyboard_to_char_addr:inst\|keyboard:inst7\|INCNT\[1\] 4 REG LCFF_X30_Y32_N7 4 " "Info: 4: + IC(1.029 ns) + CELL(0.537 ns) = 8.587 ns; Loc. = LCFF_X30_Y32_N7; Fanout = 4; REG Node = 'keyboard_to_char_addr:inst\|keyboard:inst7\|INCNT\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.566 ns" { keyboard_to_char_addr:inst|keyboard:inst7|keyboard_clk_filtered~clkctrl keyboard_to_char_addr:inst|keyboard:inst7|INCNT[1] } "NODE_NAME" } } { "keyboard.vhd" "" { Text "keyboard.vhd" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 27.05 % ) " "Info: Total cell delay = 2.323 ns ( 27.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.264 ns ( 72.95 % ) " "Info: Total interconnect delay = 6.264 ns ( 72.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.587 ns" { CLOCK_50 keyboard_to_char_addr:inst|keyboard:inst7|keyboard_clk_filtered keyboard_to_char_addr:inst|keyboard:inst7|keyboard_clk_filtered~clkctrl keyboard_to_char_addr:inst|keyboard:inst7|INCNT[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.587 ns" { CLOCK_50 {} CLOCK_50~combout {} keyboard_to_char_addr:inst|keyboard:inst7|keyboard_clk_filtered {} keyboard_to_char_addr:inst|keyboard:inst7|keyboard_clk_filtered~clkctrl {} keyboard_to_char_addr:inst|keyboard:inst7|INCNT[1] {} } { 0.000ns 0.000ns 1.958ns 3.277ns 1.029ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 8.587 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK_50\" to source register is 8.587 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 6 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 6; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "text_editor.bdf" "" { Schematic "E:/ECE-318 Design Project/text_editor.bdf" { { -520 -120 48 -504 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.958 ns) + CELL(0.787 ns) 3.744 ns keyboard_to_char_addr:inst\|keyboard:inst7\|keyboard_clk_filtered 2 REG LCFF_X28_Y32_N15 5 " "Info: 2: + IC(1.958 ns) + CELL(0.787 ns) = 3.744 ns; Loc. = LCFF_X28_Y32_N15; Fanout = 5; REG Node = 'keyboard_to_char_addr:inst\|keyboard:inst7\|keyboard_clk_filtered'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.745 ns" { CLOCK_50 keyboard_to_char_addr:inst|keyboard:inst7|keyboard_clk_filtered } "NODE_NAME" } } { "keyboard.vhd" "" { Text "keyboard.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.277 ns) + CELL(0.000 ns) 7.021 ns keyboard_to_char_addr:inst\|keyboard:inst7\|keyboard_clk_filtered~clkctrl 3 COMB CLKCTRL_G10 22 " "Info: 3: + IC(3.277 ns) + CELL(0.000 ns) = 7.021 ns; Loc. = CLKCTRL_G10; Fanout = 22; COMB Node = 'keyboard_to_char_addr:inst\|keyboard:inst7\|keyboard_clk_filtered~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.277 ns" { keyboard_to_char_addr:inst|keyboard:inst7|keyboard_clk_filtered keyboard_to_char_addr:inst|keyboard:inst7|keyboard_clk_filtered~clkctrl } "NODE_NAME" } } { "keyboard.vhd" "" { Text "keyboard.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.029 ns) + CELL(0.537 ns) 8.587 ns keyboard_to_char_addr:inst\|keyboard:inst7\|INCNT\[1\] 4 REG LCFF_X30_Y32_N7 4 " "Info: 4: + IC(1.029 ns) + CELL(0.537 ns) = 8.587 ns; Loc. = LCFF_X30_Y32_N7; Fanout = 4; REG Node = 'keyboard_to_char_addr:inst\|keyboard:inst7\|INCNT\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.566 ns" { keyboard_to_char_addr:inst|keyboard:inst7|keyboard_clk_filtered~clkctrl keyboard_to_char_addr:inst|keyboard:inst7|INCNT[1] } "NODE_NAME" } } { "keyboard.vhd" "" { Text "keyboard.vhd" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 27.05 % ) " "Info: Total cell delay = 2.323 ns ( 27.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.264 ns ( 72.95 % ) " "Info: Total interconnect delay = 6.264 ns ( 72.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.587 ns" { CLOCK_50 keyboard_to_char_addr:inst|keyboard:inst7|keyboard_clk_filtered keyboard_to_char_addr:inst|keyboard:inst7|keyboard_clk_filtered~clkctrl keyboard_to_char_addr:inst|keyboard:inst7|INCNT[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.587 ns" { CLOCK_50 {} CLOCK_50~combout {} keyboard_to_char_addr:inst|keyboard:inst7|keyboard_clk_filtered {} keyboard_to_char_addr:inst|keyboard:inst7|keyboard_clk_filtered~clkctrl {} keyboard_to_char_addr:inst|keyboard:inst7|INCNT[1] {} } { 0.000ns 0.000ns 1.958ns 3.277ns 1.029ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.587 ns" { CLOCK_50 keyboard_to_char_addr:inst|keyboard:inst7|keyboard_clk_filtered keyboard_to_char_addr:inst|keyboard:inst7|keyboard_clk_filtered~clkctrl keyboard_to_char_addr:inst|keyboard:inst7|INCNT[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.587 ns" { CLOCK_50 {} CLOCK_50~combout {} keyboard_to_char_addr:inst|keyboard:inst7|keyboard_clk_filtered {} keyboard_to_char_addr:inst|keyboard:inst7|keyboard_clk_filtered~clkctrl {} keyboard_to_char_addr:inst|keyboard:inst7|INCNT[1] {} } { 0.000ns 0.000ns 1.958ns 3.277ns 1.029ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "keyboard.vhd" "" { Text "keyboard.vhd" 75 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "keyboard.vhd" "" { Text "keyboard.vhd" 75 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.587 ns" { CLOCK_50 keyboard_to_char_addr:inst|keyboard:inst7|keyboard_clk_filtered keyboard_to_char_addr:inst|keyboard:inst7|keyboard_clk_filtered~clkctrl keyboard_to_char_addr:inst|keyboard:inst7|INCNT[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.587 ns" { CLOCK_50 {} CLOCK_50~combout {} keyboard_to_char_addr:inst|keyboard:inst7|keyboard_clk_filtered {} keyboard_to_char_addr:inst|keyboard:inst7|keyboard_clk_filtered~clkctrl {} keyboard_to_char_addr:inst|keyboard:inst7|INCNT[1] {} } { 0.000ns 0.000ns 1.958ns 3.277ns 1.029ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { keyboard_to_char_addr:inst|keyboard:inst7|INCNT[1] keyboard_to_char_addr:inst|keyboard:inst7|INCNT~2 keyboard_to_char_addr:inst|keyboard:inst7|INCNT[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { keyboard_to_char_addr:inst|keyboard:inst7|INCNT[1] {} keyboard_to_char_addr:inst|keyboard:inst7|INCNT~2 {} keyboard_to_char_addr:inst|keyboard:inst7|INCNT[1] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.587 ns" { CLOCK_50 keyboard_to_char_addr:inst|keyboard:inst7|keyboard_clk_filtered keyboard_to_char_addr:inst|keyboard:inst7|keyboard_clk_filtered~clkctrl keyboard_to_char_addr:inst|keyboard:inst7|INCNT[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.587 ns" { CLOCK_50 {} CLOCK_50~combout {} keyboard_to_char_addr:inst|keyboard:inst7|keyboard_clk_filtered {} keyboard_to_char_addr:inst|keyboard:inst7|keyboard_clk_filtered~clkctrl {} keyboard_to_char_addr:inst|keyboard:inst7|INCNT[1] {} } { 0.000ns 0.000ns 1.958ns 3.277ns 1.029ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "display_memory:inst1\|memory\[14\]\[29\]\[1\] KEY\[3\] CLOCK_50 6.125 ns register " "Info: tsu for register \"display_memory:inst1\|memory\[14\]\[29\]\[1\]\" (data pin = \"KEY\[3\]\", clock pin = \"CLOCK_50\") is 6.125 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.736 ns + Longest pin register " "Info: + Longest pin to register delay is 12.736 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns KEY\[3\] 1 PIN PIN_W26 40 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_W26; Fanout = 40; PIN Node = 'KEY\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[3] } "NODE_NAME" } } { "text_editor.bdf" "" { Schematic "E:/ECE-318 Design Project/text_editor.bdf" { { -504 -120 48 -488 "KEY\[3\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.393 ns) + CELL(0.275 ns) 7.530 ns display_memory:inst1\|memory\[14\]\[31\]\[0\]~0 2 COMB LCCOMB_X25_Y20_N14 40 " "Info: 2: + IC(6.393 ns) + CELL(0.275 ns) = 7.530 ns; Loc. = LCCOMB_X25_Y20_N14; Fanout = 40; COMB Node = 'display_memory:inst1\|memory\[14\]\[31\]\[0\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.668 ns" { KEY[3] display_memory:inst1|memory[14][31][0]~0 } "NODE_NAME" } } { "display_memory.vhd" "" { Text "E:/ECE-318 Design Project/display_memory.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.359 ns) + CELL(0.275 ns) 10.164 ns display_memory:inst1\|memory\[14\]\[29\]\[0\]~0 3 COMB LCCOMB_X46_Y16_N14 6 " "Info: 3: + IC(2.359 ns) + CELL(0.275 ns) = 10.164 ns; Loc. = LCCOMB_X46_Y16_N14; Fanout = 6; COMB Node = 'display_memory:inst1\|memory\[14\]\[29\]\[0\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.634 ns" { display_memory:inst1|memory[14][31][0]~0 display_memory:inst1|memory[14][29][0]~0 } "NODE_NAME" } } { "display_memory.vhd" "" { Text "E:/ECE-318 Design Project/display_memory.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.912 ns) + CELL(0.660 ns) 12.736 ns display_memory:inst1\|memory\[14\]\[29\]\[1\] 4 REG LCFF_X19_Y20_N1 1 " "Info: 4: + IC(1.912 ns) + CELL(0.660 ns) = 12.736 ns; Loc. = LCFF_X19_Y20_N1; Fanout = 1; REG Node = 'display_memory:inst1\|memory\[14\]\[29\]\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.572 ns" { display_memory:inst1|memory[14][29][0]~0 display_memory:inst1|memory[14][29][1] } "NODE_NAME" } } { "display_memory.vhd" "" { Text "E:/ECE-318 Design Project/display_memory.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.072 ns ( 16.27 % ) " "Info: Total cell delay = 2.072 ns ( 16.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.664 ns ( 83.73 % ) " "Info: Total interconnect delay = 10.664 ns ( 83.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.736 ns" { KEY[3] display_memory:inst1|memory[14][31][0]~0 display_memory:inst1|memory[14][29][0]~0 display_memory:inst1|memory[14][29][1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "12.736 ns" { KEY[3] {} KEY[3]~combout {} display_memory:inst1|memory[14][31][0]~0 {} display_memory:inst1|memory[14][29][0]~0 {} display_memory:inst1|memory[14][29][1] {} } { 0.000ns 0.000ns 6.393ns 2.359ns 1.912ns } { 0.000ns 0.862ns 0.275ns 0.275ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "display_memory.vhd" "" { Text "E:/ECE-318 Design Project/display_memory.vhd" 20 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 6.575 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK_50\" to destination register is 6.575 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 6 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 6; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "text_editor.bdf" "" { Schematic "E:/ECE-318 Design Project/text_editor.bdf" { { -520 -120 48 -504 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.950 ns) + CELL(0.787 ns) 3.736 ns keyboard_to_char_addr:inst\|control_module:inst1\|dflop:sreg\|qi\[2\] 2 REG LCFF_X30_Y35_N9 6 " "Info: 2: + IC(1.950 ns) + CELL(0.787 ns) = 3.736 ns; Loc. = LCFF_X30_Y35_N9; Fanout = 6; REG Node = 'keyboard_to_char_addr:inst\|control_module:inst1\|dflop:sreg\|qi\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.737 ns" { CLOCK_50 keyboard_to_char_addr:inst|control_module:inst1|dflop:sreg|qi[2] } "NODE_NAME" } } { "lab4/dflop.vhd" "" { Text "E:/ECE-318 Design Project/lab4/dflop.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.322 ns) + CELL(0.275 ns) 4.333 ns keyboard_to_char_addr:inst\|control_module:inst1\|Mux3 3 COMB LCCOMB_X30_Y35_N24 9 " "Info: 3: + IC(0.322 ns) + CELL(0.275 ns) = 4.333 ns; Loc. = LCCOMB_X30_Y35_N24; Fanout = 9; COMB Node = 'keyboard_to_char_addr:inst\|control_module:inst1\|Mux3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.597 ns" { keyboard_to_char_addr:inst|control_module:inst1|dflop:sreg|qi[2] keyboard_to_char_addr:inst|control_module:inst1|Mux3 } "NODE_NAME" } } { "lab4/control_module.vhd" "" { Text "E:/ECE-318 Design Project/lab4/control_module.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.685 ns) + CELL(0.000 ns) 5.018 ns keyboard_to_char_addr:inst\|control_module:inst1\|Mux3~clkctrl 4 COMB CLKCTRL_G11 7200 " "Info: 4: + IC(0.685 ns) + CELL(0.000 ns) = 5.018 ns; Loc. = CLKCTRL_G11; Fanout = 7200; COMB Node = 'keyboard_to_char_addr:inst\|control_module:inst1\|Mux3~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.685 ns" { keyboard_to_char_addr:inst|control_module:inst1|Mux3 keyboard_to_char_addr:inst|control_module:inst1|Mux3~clkctrl } "NODE_NAME" } } { "lab4/control_module.vhd" "" { Text "E:/ECE-318 Design Project/lab4/control_module.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.020 ns) + CELL(0.537 ns) 6.575 ns display_memory:inst1\|memory\[14\]\[29\]\[1\] 5 REG LCFF_X19_Y20_N1 1 " "Info: 5: + IC(1.020 ns) + CELL(0.537 ns) = 6.575 ns; Loc. = LCFF_X19_Y20_N1; Fanout = 1; REG Node = 'display_memory:inst1\|memory\[14\]\[29\]\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.557 ns" { keyboard_to_char_addr:inst|control_module:inst1|Mux3~clkctrl display_memory:inst1|memory[14][29][1] } "NODE_NAME" } } { "display_memory.vhd" "" { Text "E:/ECE-318 Design Project/display_memory.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.598 ns ( 39.51 % ) " "Info: Total cell delay = 2.598 ns ( 39.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.977 ns ( 60.49 % ) " "Info: Total interconnect delay = 3.977 ns ( 60.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.575 ns" { CLOCK_50 keyboard_to_char_addr:inst|control_module:inst1|dflop:sreg|qi[2] keyboard_to_char_addr:inst|control_module:inst1|Mux3 keyboard_to_char_addr:inst|control_module:inst1|Mux3~clkctrl display_memory:inst1|memory[14][29][1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.575 ns" { CLOCK_50 {} CLOCK_50~combout {} keyboard_to_char_addr:inst|control_module:inst1|dflop:sreg|qi[2] {} keyboard_to_char_addr:inst|control_module:inst1|Mux3 {} keyboard_to_char_addr:inst|control_module:inst1|Mux3~clkctrl {} display_memory:inst1|memory[14][29][1] {} } { 0.000ns 0.000ns 1.950ns 0.322ns 0.685ns 1.020ns } { 0.000ns 0.999ns 0.787ns 0.275ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.736 ns" { KEY[3] display_memory:inst1|memory[14][31][0]~0 display_memory:inst1|memory[14][29][0]~0 display_memory:inst1|memory[14][29][1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "12.736 ns" { KEY[3] {} KEY[3]~combout {} display_memory:inst1|memory[14][31][0]~0 {} display_memory:inst1|memory[14][29][0]~0 {} display_memory:inst1|memory[14][29][1] {} } { 0.000ns 0.000ns 6.393ns 2.359ns 1.912ns } { 0.000ns 0.862ns 0.275ns 0.275ns 0.660ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.575 ns" { CLOCK_50 keyboard_to_char_addr:inst|control_module:inst1|dflop:sreg|qi[2] keyboard_to_char_addr:inst|control_module:inst1|Mux3 keyboard_to_char_addr:inst|control_module:inst1|Mux3~clkctrl display_memory:inst1|memory[14][29][1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.575 ns" { CLOCK_50 {} CLOCK_50~combout {} keyboard_to_char_addr:inst|control_module:inst1|dflop:sreg|qi[2] {} keyboard_to_char_addr:inst|control_module:inst1|Mux3 {} keyboard_to_char_addr:inst|control_module:inst1|Mux3~clkctrl {} display_memory:inst1|memory[14][29][1] {} } { 0.000ns 0.000ns 1.950ns 0.322ns 0.685ns 1.020ns } { 0.000ns 0.999ns 0.787ns 0.275ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK_50 LEDR\[0\] keyboard_to_char_addr:inst\|reg8:inst13\|state\[6\] 12.418 ns register " "Info: tco from clock \"CLOCK_50\" to destination pin \"LEDR\[0\]\" through register \"keyboard_to_char_addr:inst\|reg8:inst13\|state\[6\]\" is 12.418 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 2.681 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to source register is 2.681 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 6 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 6; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "text_editor.bdf" "" { Schematic "E:/ECE-318 Design Project/text_editor.bdf" { { -520 -120 48 -504 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 25 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 25; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "text_editor.bdf" "" { Schematic "E:/ECE-318 Design Project/text_editor.bdf" { { -520 -120 48 -504 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.027 ns) + CELL(0.537 ns) 2.681 ns keyboard_to_char_addr:inst\|reg8:inst13\|state\[6\] 3 REG LCFF_X23_Y31_N17 14 " "Info: 3: + IC(1.027 ns) + CELL(0.537 ns) = 2.681 ns; Loc. = LCFF_X23_Y31_N17; Fanout = 14; REG Node = 'keyboard_to_char_addr:inst\|reg8:inst13\|state\[6\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.564 ns" { CLOCK_50~clkctrl keyboard_to_char_addr:inst|reg8:inst13|state[6] } "NODE_NAME" } } { "lab4/reg8.vhd" "" { Text "E:/ECE-318 Design Project/lab4/reg8.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.29 % ) " "Info: Total cell delay = 1.536 ns ( 57.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.145 ns ( 42.71 % ) " "Info: Total interconnect delay = 1.145 ns ( 42.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.681 ns" { CLOCK_50 CLOCK_50~clkctrl keyboard_to_char_addr:inst|reg8:inst13|state[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.681 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} keyboard_to_char_addr:inst|reg8:inst13|state[6] {} } { 0.000ns 0.000ns 0.118ns 1.027ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "lab4/reg8.vhd" "" { Text "E:/ECE-318 Design Project/lab4/reg8.vhd" 20 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.487 ns + Longest register pin " "Info: + Longest register to pin delay is 9.487 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns keyboard_to_char_addr:inst\|reg8:inst13\|state\[6\] 1 REG LCFF_X23_Y31_N17 14 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y31_N17; Fanout = 14; REG Node = 'keyboard_to_char_addr:inst\|reg8:inst13\|state\[6\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { keyboard_to_char_addr:inst|reg8:inst13|state[6] } "NODE_NAME" } } { "lab4/reg8.vhd" "" { Text "E:/ECE-318 Design Project/lab4/reg8.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.751 ns) + CELL(0.415 ns) 1.166 ns keyboard_to_char_addr:inst\|COMPARE:inst\|Equal0~3 2 COMB LCCOMB_X24_Y31_N8 1 " "Info: 2: + IC(0.751 ns) + CELL(0.415 ns) = 1.166 ns; Loc. = LCCOMB_X24_Y31_N8; Fanout = 1; COMB Node = 'keyboard_to_char_addr:inst\|COMPARE:inst\|Equal0~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.166 ns" { keyboard_to_char_addr:inst|reg8:inst13|state[6] keyboard_to_char_addr:inst|COMPARE:inst|Equal0~3 } "NODE_NAME" } } { "lab4/compare.vhd" "" { Text "E:/ECE-318 Design Project/lab4/compare.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.481 ns) + CELL(0.275 ns) 2.922 ns keyboard_to_char_addr:inst\|COMPARE:inst\|Equal0~4 3 COMB LCCOMB_X24_Y31_N2 32 " "Info: 3: + IC(1.481 ns) + CELL(0.275 ns) = 2.922 ns; Loc. = LCCOMB_X24_Y31_N2; Fanout = 32; COMB Node = 'keyboard_to_char_addr:inst\|COMPARE:inst\|Equal0~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.756 ns" { keyboard_to_char_addr:inst|COMPARE:inst|Equal0~3 keyboard_to_char_addr:inst|COMPARE:inst|Equal0~4 } "NODE_NAME" } } { "lab4/compare.vhd" "" { Text "E:/ECE-318 Design Project/lab4/compare.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.747 ns) + CELL(2.818 ns) 9.487 ns LEDR\[0\] 4 PIN PIN_AE23 0 " "Info: 4: + IC(3.747 ns) + CELL(2.818 ns) = 9.487 ns; Loc. = PIN_AE23; Fanout = 0; PIN Node = 'LEDR\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.565 ns" { keyboard_to_char_addr:inst|COMPARE:inst|Equal0~4 LEDR[0] } "NODE_NAME" } } { "text_editor.bdf" "" { Schematic "E:/ECE-318 Design Project/text_editor.bdf" { { -624 536 712 -608 "LEDR\[0\]" "" } { -376 824 1000 -360 "LEDR\[1\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.508 ns ( 36.98 % ) " "Info: Total cell delay = 3.508 ns ( 36.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.979 ns ( 63.02 % ) " "Info: Total interconnect delay = 5.979 ns ( 63.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.487 ns" { keyboard_to_char_addr:inst|reg8:inst13|state[6] keyboard_to_char_addr:inst|COMPARE:inst|Equal0~3 keyboard_to_char_addr:inst|COMPARE:inst|Equal0~4 LEDR[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.487 ns" { keyboard_to_char_addr:inst|reg8:inst13|state[6] {} keyboard_to_char_addr:inst|COMPARE:inst|Equal0~3 {} keyboard_to_char_addr:inst|COMPARE:inst|Equal0~4 {} LEDR[0] {} } { 0.000ns 0.751ns 1.481ns 3.747ns } { 0.000ns 0.415ns 0.275ns 2.818ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.681 ns" { CLOCK_50 CLOCK_50~clkctrl keyboard_to_char_addr:inst|reg8:inst13|state[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.681 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} keyboard_to_char_addr:inst|reg8:inst13|state[6] {} } { 0.000ns 0.000ns 0.118ns 1.027ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.487 ns" { keyboard_to_char_addr:inst|reg8:inst13|state[6] keyboard_to_char_addr:inst|COMPARE:inst|Equal0~3 keyboard_to_char_addr:inst|COMPARE:inst|Equal0~4 LEDR[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.487 ns" { keyboard_to_char_addr:inst|reg8:inst13|state[6] {} keyboard_to_char_addr:inst|COMPARE:inst|Equal0~3 {} keyboard_to_char_addr:inst|COMPARE:inst|Equal0~4 {} LEDR[0] {} } { 0.000ns 0.751ns 1.481ns 3.747ns } { 0.000ns 0.415ns 0.275ns 2.818ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "keyboard_to_char_addr:inst\|keyboard:inst7\|SHIFTIN\[8\] PS2_DAT CLOCK_50 2.226 ns register " "Info: th for register \"keyboard_to_char_addr:inst\|keyboard:inst7\|SHIFTIN\[8\]\" (data pin = \"PS2_DAT\", clock pin = \"CLOCK_50\") is 2.226 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 8.587 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to destination register is 8.587 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 6 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 6; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "text_editor.bdf" "" { Schematic "E:/ECE-318 Design Project/text_editor.bdf" { { -520 -120 48 -504 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.958 ns) + CELL(0.787 ns) 3.744 ns keyboard_to_char_addr:inst\|keyboard:inst7\|keyboard_clk_filtered 2 REG LCFF_X28_Y32_N15 5 " "Info: 2: + IC(1.958 ns) + CELL(0.787 ns) = 3.744 ns; Loc. = LCFF_X28_Y32_N15; Fanout = 5; REG Node = 'keyboard_to_char_addr:inst\|keyboard:inst7\|keyboard_clk_filtered'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.745 ns" { CLOCK_50 keyboard_to_char_addr:inst|keyboard:inst7|keyboard_clk_filtered } "NODE_NAME" } } { "keyboard.vhd" "" { Text "keyboard.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.277 ns) + CELL(0.000 ns) 7.021 ns keyboard_to_char_addr:inst\|keyboard:inst7\|keyboard_clk_filtered~clkctrl 3 COMB CLKCTRL_G10 22 " "Info: 3: + IC(3.277 ns) + CELL(0.000 ns) = 7.021 ns; Loc. = CLKCTRL_G10; Fanout = 22; COMB Node = 'keyboard_to_char_addr:inst\|keyboard:inst7\|keyboard_clk_filtered~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.277 ns" { keyboard_to_char_addr:inst|keyboard:inst7|keyboard_clk_filtered keyboard_to_char_addr:inst|keyboard:inst7|keyboard_clk_filtered~clkctrl } "NODE_NAME" } } { "keyboard.vhd" "" { Text "keyboard.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.029 ns) + CELL(0.537 ns) 8.587 ns keyboard_to_char_addr:inst\|keyboard:inst7\|SHIFTIN\[8\] 4 REG LCFF_X28_Y32_N17 1 " "Info: 4: + IC(1.029 ns) + CELL(0.537 ns) = 8.587 ns; Loc. = LCFF_X28_Y32_N17; Fanout = 1; REG Node = 'keyboard_to_char_addr:inst\|keyboard:inst7\|SHIFTIN\[8\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.566 ns" { keyboard_to_char_addr:inst|keyboard:inst7|keyboard_clk_filtered~clkctrl keyboard_to_char_addr:inst|keyboard:inst7|SHIFTIN[8] } "NODE_NAME" } } { "keyboard.vhd" "" { Text "keyboard.vhd" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 27.05 % ) " "Info: Total cell delay = 2.323 ns ( 27.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.264 ns ( 72.95 % ) " "Info: Total interconnect delay = 6.264 ns ( 72.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.587 ns" { CLOCK_50 keyboard_to_char_addr:inst|keyboard:inst7|keyboard_clk_filtered keyboard_to_char_addr:inst|keyboard:inst7|keyboard_clk_filtered~clkctrl keyboard_to_char_addr:inst|keyboard:inst7|SHIFTIN[8] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.587 ns" { CLOCK_50 {} CLOCK_50~combout {} keyboard_to_char_addr:inst|keyboard:inst7|keyboard_clk_filtered {} keyboard_to_char_addr:inst|keyboard:inst7|keyboard_clk_filtered~clkctrl {} keyboard_to_char_addr:inst|keyboard:inst7|SHIFTIN[8] {} } { 0.000ns 0.000ns 1.958ns 3.277ns 1.029ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "keyboard.vhd" "" { Text "keyboard.vhd" 75 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.627 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.627 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.882 ns) 0.882 ns PS2_DAT 1 PIN PIN_C24 3 " "Info: 1: + IC(0.000 ns) + CELL(0.882 ns) = 0.882 ns; Loc. = PIN_C24; Fanout = 3; PIN Node = 'PS2_DAT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PS2_DAT } "NODE_NAME" } } { "text_editor.bdf" "" { Schematic "E:/ECE-318 Design Project/text_editor.bdf" { { -536 -120 48 -520 "PS2_DAT" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.512 ns) + CELL(0.149 ns) 6.543 ns keyboard_to_char_addr:inst\|keyboard:inst7\|SHIFTIN\[8\]~feeder 2 COMB LCCOMB_X28_Y32_N16 1 " "Info: 2: + IC(5.512 ns) + CELL(0.149 ns) = 6.543 ns; Loc. = LCCOMB_X28_Y32_N16; Fanout = 1; COMB Node = 'keyboard_to_char_addr:inst\|keyboard:inst7\|SHIFTIN\[8\]~feeder'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.661 ns" { PS2_DAT keyboard_to_char_addr:inst|keyboard:inst7|SHIFTIN[8]~feeder } "NODE_NAME" } } { "keyboard.vhd" "" { Text "keyboard.vhd" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 6.627 ns keyboard_to_char_addr:inst\|keyboard:inst7\|SHIFTIN\[8\] 3 REG LCFF_X28_Y32_N17 1 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 6.627 ns; Loc. = LCFF_X28_Y32_N17; Fanout = 1; REG Node = 'keyboard_to_char_addr:inst\|keyboard:inst7\|SHIFTIN\[8\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { keyboard_to_char_addr:inst|keyboard:inst7|SHIFTIN[8]~feeder keyboard_to_char_addr:inst|keyboard:inst7|SHIFTIN[8] } "NODE_NAME" } } { "keyboard.vhd" "" { Text "keyboard.vhd" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.115 ns ( 16.83 % ) " "Info: Total cell delay = 1.115 ns ( 16.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.512 ns ( 83.17 % ) " "Info: Total interconnect delay = 5.512 ns ( 83.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.627 ns" { PS2_DAT keyboard_to_char_addr:inst|keyboard:inst7|SHIFTIN[8]~feeder keyboard_to_char_addr:inst|keyboard:inst7|SHIFTIN[8] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.627 ns" { PS2_DAT {} PS2_DAT~combout {} keyboard_to_char_addr:inst|keyboard:inst7|SHIFTIN[8]~feeder {} keyboard_to_char_addr:inst|keyboard:inst7|SHIFTIN[8] {} } { 0.000ns 0.000ns 5.512ns 0.000ns } { 0.000ns 0.882ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.587 ns" { CLOCK_50 keyboard_to_char_addr:inst|keyboard:inst7|keyboard_clk_filtered keyboard_to_char_addr:inst|keyboard:inst7|keyboard_clk_filtered~clkctrl keyboard_to_char_addr:inst|keyboard:inst7|SHIFTIN[8] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.587 ns" { CLOCK_50 {} CLOCK_50~combout {} keyboard_to_char_addr:inst|keyboard:inst7|keyboard_clk_filtered {} keyboard_to_char_addr:inst|keyboard:inst7|keyboard_clk_filtered~clkctrl {} keyboard_to_char_addr:inst|keyboard:inst7|SHIFTIN[8] {} } { 0.000ns 0.000ns 1.958ns 3.277ns 1.029ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.627 ns" { PS2_DAT keyboard_to_char_addr:inst|keyboard:inst7|SHIFTIN[8]~feeder keyboard_to_char_addr:inst|keyboard:inst7|SHIFTIN[8] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.627 ns" { PS2_DAT {} PS2_DAT~combout {} keyboard_to_char_addr:inst|keyboard:inst7|SHIFTIN[8]~feeder {} keyboard_to_char_addr:inst|keyboard:inst7|SHIFTIN[8] {} } { 0.000ns 0.000ns 5.512ns 0.000ns } { 0.000ns 0.882ns 0.149ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WTAN_REQUIREMENTS_NOT_MET_SLOW" "" "Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details." {  } {  } 1 0 "Timing requirements for slow timing model timing analysis were not met. See Report window for details." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 4 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "229 " "Info: Peak virtual memory: 229 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 06 23:12:36 2018 " "Info: Processing ended: Wed Jun 06 23:12:36 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
