vhdl SFR "C:\Project Files\Xilinx\Experiment3\ShiftReg\SHIFT.vhd"
vhdl work "C:\Project Files\Xilinx\Experiment3\ShiftReg\test.vhd"
