//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-32688072
// Cuda compilation tools, release 12.1, V12.1.105
// Based on NVVM 7.0.1
//

.version 8.1
.target sm_52
.address_size 64

	// .globl	StretchIP_PhaseLock
.global .align 8 .u64 _ZN50_INTERNAL_00000000_19_StretchIP_PhaseLock_254395562nv6target6detail9all_hostsE = 1;
.global .align 8 .u64 _ZN50_INTERNAL_00000000_19_StretchIP_PhaseLock_254395562nv6target6detail9sm_35_bitE = 2;
.global .align 8 .u64 _ZN50_INTERNAL_00000000_19_StretchIP_PhaseLock_254395562nv6target6detail9sm_37_bitE = 4;
.global .align 8 .u64 _ZN50_INTERNAL_00000000_19_StretchIP_PhaseLock_254395562nv6target6detail9sm_50_bitE = 8;
.global .align 8 .u64 _ZN50_INTERNAL_00000000_19_StretchIP_PhaseLock_254395562nv6target6detail9sm_52_bitE = 16;
.global .align 8 .u64 _ZN50_INTERNAL_00000000_19_StretchIP_PhaseLock_254395562nv6target6detail9sm_53_bitE = 32;
.global .align 8 .u64 _ZN50_INTERNAL_00000000_19_StretchIP_PhaseLock_254395562nv6target6detail9sm_60_bitE = 64;
.global .align 8 .u64 _ZN50_INTERNAL_00000000_19_StretchIP_PhaseLock_254395562nv6target6detail9sm_61_bitE = 128;
.global .align 8 .u64 _ZN50_INTERNAL_00000000_19_StretchIP_PhaseLock_254395562nv6target6detail9sm_62_bitE = 256;
.global .align 8 .u64 _ZN50_INTERNAL_00000000_19_StretchIP_PhaseLock_254395562nv6target6detail9sm_70_bitE = 512;
.global .align 8 .u64 _ZN50_INTERNAL_00000000_19_StretchIP_PhaseLock_254395562nv6target6detail9sm_72_bitE = 1024;
.global .align 8 .u64 _ZN50_INTERNAL_00000000_19_StretchIP_PhaseLock_254395562nv6target6detail9sm_75_bitE = 2048;
.global .align 8 .u64 _ZN50_INTERNAL_00000000_19_StretchIP_PhaseLock_254395562nv6target6detail9sm_80_bitE = 4096;
.global .align 8 .u64 _ZN50_INTERNAL_00000000_19_StretchIP_PhaseLock_254395562nv6target6detail9sm_86_bitE = 8192;
.global .align 8 .u64 _ZN50_INTERNAL_00000000_19_StretchIP_PhaseLock_254395562nv6target6detail9sm_87_bitE = 16384;
.global .align 8 .u64 _ZN50_INTERNAL_00000000_19_StretchIP_PhaseLock_254395562nv6target6detail9sm_89_bitE = 32768;
.global .align 8 .u64 _ZN50_INTERNAL_00000000_19_StretchIP_PhaseLock_254395562nv6target6detail9sm_90_bitE = 65536;
.global .align 8 .u64 _ZN50_INTERNAL_00000000_19_StretchIP_PhaseLock_254395562nv6target6detail11all_devicesE = 131070;
.global .align 8 .b8 _ZN50_INTERNAL_00000000_19_StretchIP_PhaseLock_254395562nv6target7is_hostE[8] = {1, 0, 0, 0, 0, 0, 0, 0};
.global .align 8 .b8 _ZN50_INTERNAL_00000000_19_StretchIP_PhaseLock_254395562nv6target9is_deviceE[8] = {254, 255, 1, 0, 0, 0, 0, 0};
.global .align 8 .b8 _ZN50_INTERNAL_00000000_19_StretchIP_PhaseLock_254395562nv6target10any_targetE[8] = {255, 255, 1, 0, 0, 0, 0, 0};
.global .align 8 .b8 _ZN50_INTERNAL_00000000_19_StretchIP_PhaseLock_254395562nv6target9no_targetE[8];
.global .align 8 .u64 _ZN50_INTERNAL_00000000_19_StretchIP_PhaseLock_254395562nv6target5sm_35E = 35;
.global .align 8 .u64 _ZN50_INTERNAL_00000000_19_StretchIP_PhaseLock_254395562nv6target5sm_37E = 37;
.global .align 8 .u64 _ZN50_INTERNAL_00000000_19_StretchIP_PhaseLock_254395562nv6target5sm_50E = 50;
.global .align 8 .u64 _ZN50_INTERNAL_00000000_19_StretchIP_PhaseLock_254395562nv6target5sm_52E = 52;
.global .align 8 .u64 _ZN50_INTERNAL_00000000_19_StretchIP_PhaseLock_254395562nv6target5sm_53E = 53;
.global .align 8 .u64 _ZN50_INTERNAL_00000000_19_StretchIP_PhaseLock_254395562nv6target5sm_60E = 60;
.global .align 8 .u64 _ZN50_INTERNAL_00000000_19_StretchIP_PhaseLock_254395562nv6target5sm_61E = 61;
.global .align 8 .u64 _ZN50_INTERNAL_00000000_19_StretchIP_PhaseLock_254395562nv6target5sm_62E = 62;
.global .align 8 .u64 _ZN50_INTERNAL_00000000_19_StretchIP_PhaseLock_254395562nv6target5sm_70E = 70;
.global .align 8 .u64 _ZN50_INTERNAL_00000000_19_StretchIP_PhaseLock_254395562nv6target5sm_72E = 72;
.global .align 8 .u64 _ZN50_INTERNAL_00000000_19_StretchIP_PhaseLock_254395562nv6target5sm_75E = 75;
.global .align 8 .u64 _ZN50_INTERNAL_00000000_19_StretchIP_PhaseLock_254395562nv6target5sm_80E = 80;
.global .align 8 .u64 _ZN50_INTERNAL_00000000_19_StretchIP_PhaseLock_254395562nv6target5sm_86E = 86;
.global .align 8 .u64 _ZN50_INTERNAL_00000000_19_StretchIP_PhaseLock_254395562nv6target5sm_87E = 87;
.global .align 8 .u64 _ZN50_INTERNAL_00000000_19_StretchIP_PhaseLock_254395562nv6target5sm_89E = 89;
.global .align 8 .u64 _ZN50_INTERNAL_00000000_19_StretchIP_PhaseLock_254395562nv6target5sm_90E = 90;
.global .align 4 .b8 __cudart_i2opi_f[24] = {65, 144, 67, 60, 153, 149, 98, 219, 192, 221, 52, 245, 209, 87, 39, 252, 41, 21, 68, 78, 110, 131, 249, 162};

.visible .entry StretchIP_PhaseLock(
	.param .u32 StretchIP_PhaseLock_param_0,
	.param .u64 StretchIP_PhaseLock_param_1,
	.param .f32 StretchIP_PhaseLock_param_2
)
{
	.local .align 4 .b8 	__local_depot0[28];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<48>;
	.reg .f32 	%f<180>;
	.reg .b32 	%r<161>;
	.reg .f64 	%fd<5>;
	.reg .b64 	%rd<50>;


	mov.u64 	%SPL, __local_depot0;
	ld.param.u32 	%r38, [StretchIP_PhaseLock_param_0];
	ld.param.u64 	%rd16, [StretchIP_PhaseLock_param_1];
	ld.param.f32 	%f42, [StretchIP_PhaseLock_param_2];
	cvta.to.global.u64 	%rd1, %rd16;
	add.u64 	%rd2, %SPL, 0;
	mov.u32 	%r39, %ntid.x;
	mov.u32 	%r40, %ctaid.x;
	mov.u32 	%r41, %tid.x;
	mad.lo.s32 	%r1, %r40, %r39, %r41;
	setp.ge.s32 	%p1, %r1, %r38;
	@%p1 bra 	$L__BB0_36;

	cvt.rn.f32.s32 	%f43, %r1;
	div.rn.f32 	%f44, %f43, %f42;
	cvt.rmi.f32.f32 	%f45, %f44;
	cvt.rzi.s32.f32 	%r42, %f45;
	add.s32 	%r43, %r42, 1;
	add.s32 	%r44, %r38, -1;
	min.s32 	%r45, %r43, %r44;
	cvt.rn.f32.s32 	%f46, %r42;
	sub.f32 	%f1, %f44, %f46;
	mul.wide.s32 	%rd18, %r42, 8;
	add.s64 	%rd19, %rd1, %rd18;
	ld.global.v2.f32 	{%f47, %f48}, [%rd19];
	mul.wide.s32 	%rd20, %r45, 8;
	add.s64 	%rd21, %rd1, %rd20;
	ld.global.v2.f32 	{%f49, %f50}, [%rd21];
	abs.f32 	%f6, %f47;
	abs.f32 	%f7, %f48;
	mov.b32 	%r46, %f7;
	mov.b32 	%r47, %f6;
	min.s32 	%r48, %r46, %r47;
	mov.b32 	%f51, %r48;
	max.s32 	%r49, %r46, %r47;
	mov.b32 	%f52, %r49;
	and.b32  	%r50, %r49, -33554432;
	mov.u32 	%r51, 2122317824;
	sub.s32 	%r52, %r51, %r50;
	mov.b32 	%f53, %r52;
	mul.f32 	%f54, %f51, %f53;
	mul.f32 	%f55, %f52, %f53;
	mul.f32 	%f56, %f54, %f54;
	fma.rn.f32 	%f57, %f55, %f55, %f56;
	sqrt.rn.f32 	%f58, %f57;
	or.b32  	%r53, %r50, 8388608;
	mov.b32 	%f59, %r53;
	mul.f32 	%f60, %f58, %f59;
	setp.eq.f32 	%p2, %f51, 0f00000000;
	selp.f32 	%f61, %f52, %f60, %p2;
	setp.eq.f32 	%p3, %f51, 0f7F800000;
	selp.f32 	%f62, 0f7F800000, %f61, %p3;
	abs.f32 	%f8, %f49;
	abs.f32 	%f9, %f50;
	mov.b32 	%r54, %f9;
	mov.b32 	%r55, %f8;
	min.s32 	%r56, %r54, %r55;
	mov.b32 	%f63, %r56;
	max.s32 	%r57, %r54, %r55;
	mov.b32 	%f64, %r57;
	and.b32  	%r58, %r57, -33554432;
	sub.s32 	%r59, %r51, %r58;
	mov.b32 	%f65, %r59;
	mul.f32 	%f66, %f63, %f65;
	mul.f32 	%f67, %f64, %f65;
	mul.f32 	%f68, %f66, %f66;
	fma.rn.f32 	%f69, %f67, %f67, %f68;
	sqrt.rn.f32 	%f70, %f69;
	or.b32  	%r60, %r58, 8388608;
	mov.b32 	%f71, %r60;
	mul.f32 	%f72, %f70, %f71;
	setp.eq.f32 	%p4, %f63, 0f00000000;
	selp.f32 	%f73, %f64, %f72, %p4;
	setp.eq.f32 	%p5, %f63, 0f7F800000;
	selp.f32 	%f74, 0f7F800000, %f73, %p5;
	mov.f32 	%f75, 0f3F800000;
	sub.f32 	%f76, %f75, %f1;
	mul.f32 	%f77, %f1, %f74;
	fma.rn.f32 	%f10, %f76, %f62, %f77;
	setp.eq.f32 	%p6, %f6, 0f00000000;
	setp.eq.f32 	%p7, %f7, 0f00000000;
	and.pred  	%p8, %p6, %p7;
	@%p8 bra 	$L__BB0_5;
	bra.uni 	$L__BB0_2;

$L__BB0_5:
	mov.b32 	%r71, %f47;
	shr.s32 	%r72, %r71, 31;
	and.b32  	%r73, %r72, 1078530011;
	mov.b32 	%r74, %f48;
	and.b32  	%r75, %r74, -2147483648;
	or.b32  	%r76, %r73, %r75;
	mov.b32 	%f172, %r76;
	bra.uni 	$L__BB0_6;

$L__BB0_2:
	setp.eq.f32 	%p9, %f6, 0f7F800000;
	setp.eq.f32 	%p10, %f7, 0f7F800000;
	and.pred  	%p11, %p9, %p10;
	@%p11 bra 	$L__BB0_4;
	bra.uni 	$L__BB0_3;

$L__BB0_4:
	mov.b32 	%r66, %f47;
	setp.lt.s32 	%p15, %r66, 0;
	selp.b32 	%r67, 1075235812, 1061752795, %p15;
	mov.b32 	%r68, %f48;
	and.b32  	%r69, %r68, -2147483648;
	or.b32  	%r70, %r67, %r69;
	mov.b32 	%f172, %r70;
	bra.uni 	$L__BB0_6;

$L__BB0_3:
	max.f32 	%f78, %f7, %f6;
	min.f32 	%f79, %f7, %f6;
	div.rn.f32 	%f80, %f79, %f78;
	mul.rn.f32 	%f81, %f80, %f80;
	mov.f32 	%f82, 0fC0B59883;
	mov.f32 	%f83, 0fBF52C7EA;
	fma.rn.f32 	%f84, %f81, %f83, %f82;
	mov.f32 	%f85, 0fC0D21907;
	fma.rn.f32 	%f86, %f84, %f81, %f85;
	mul.f32 	%f87, %f81, %f86;
	mul.f32 	%f88, %f80, %f87;
	add.f32 	%f89, %f81, 0f41355DC0;
	mov.f32 	%f90, 0f41E6BD60;
	fma.rn.f32 	%f91, %f89, %f81, %f90;
	mov.f32 	%f92, 0f419D92C8;
	fma.rn.f32 	%f93, %f91, %f81, %f92;
	rcp.rn.f32 	%f94, %f93;
	fma.rn.f32 	%f95, %f88, %f94, %f80;
	mov.f32 	%f96, 0f3FC90FDB;
	sub.f32 	%f97, %f96, %f95;
	setp.gt.f32 	%p12, %f7, %f6;
	selp.f32 	%f98, %f97, %f95, %p12;
	mov.b32 	%r61, %f47;
	setp.lt.s32 	%p13, %r61, 0;
	mov.f32 	%f99, 0f40490FDB;
	sub.f32 	%f100, %f99, %f98;
	selp.f32 	%f101, %f100, %f98, %p13;
	mov.b32 	%r62, %f101;
	mov.b32 	%r63, %f48;
	and.b32  	%r64, %r63, -2147483648;
	or.b32  	%r65, %r64, %r62;
	mov.b32 	%f102, %r65;
	add.f32 	%f103, %f6, %f7;
	setp.le.f32 	%p14, %f103, 0f7F800000;
	selp.f32 	%f172, %f102, %f103, %p14;

$L__BB0_6:
	setp.eq.f32 	%p16, %f9, 0f00000000;
	setp.eq.f32 	%p17, %f8, 0f00000000;
	and.pred  	%p18, %p17, %p16;
	@%p18 bra 	$L__BB0_10;
	bra.uni 	$L__BB0_7;

$L__BB0_10:
	mov.b32 	%r87, %f49;
	shr.s32 	%r88, %r87, 31;
	and.b32  	%r89, %r88, 1078530011;
	mov.b32 	%r90, %f50;
	and.b32  	%r91, %r90, -2147483648;
	or.b32  	%r92, %r89, %r91;
	mov.b32 	%f173, %r92;
	bra.uni 	$L__BB0_11;

$L__BB0_7:
	setp.eq.f32 	%p19, %f8, 0f7F800000;
	setp.eq.f32 	%p20, %f9, 0f7F800000;
	and.pred  	%p21, %p19, %p20;
	@%p21 bra 	$L__BB0_9;
	bra.uni 	$L__BB0_8;

$L__BB0_9:
	mov.b32 	%r82, %f49;
	setp.lt.s32 	%p25, %r82, 0;
	selp.b32 	%r83, 1075235812, 1061752795, %p25;
	mov.b32 	%r84, %f50;
	and.b32  	%r85, %r84, -2147483648;
	or.b32  	%r86, %r83, %r85;
	mov.b32 	%f173, %r86;
	bra.uni 	$L__BB0_11;

$L__BB0_8:
	max.f32 	%f104, %f9, %f8;
	min.f32 	%f105, %f9, %f8;
	div.rn.f32 	%f106, %f105, %f104;
	mul.rn.f32 	%f107, %f106, %f106;
	mov.f32 	%f108, 0fC0B59883;
	mov.f32 	%f109, 0fBF52C7EA;
	fma.rn.f32 	%f110, %f107, %f109, %f108;
	mov.f32 	%f111, 0fC0D21907;
	fma.rn.f32 	%f112, %f110, %f107, %f111;
	mul.f32 	%f113, %f107, %f112;
	mul.f32 	%f114, %f106, %f113;
	add.f32 	%f115, %f107, 0f41355DC0;
	mov.f32 	%f116, 0f41E6BD60;
	fma.rn.f32 	%f117, %f115, %f107, %f116;
	mov.f32 	%f118, 0f419D92C8;
	fma.rn.f32 	%f119, %f117, %f107, %f118;
	rcp.rn.f32 	%f120, %f119;
	fma.rn.f32 	%f121, %f114, %f120, %f106;
	mov.f32 	%f122, 0f3FC90FDB;
	sub.f32 	%f123, %f122, %f121;
	setp.gt.f32 	%p22, %f9, %f8;
	selp.f32 	%f124, %f123, %f121, %p22;
	mov.b32 	%r77, %f49;
	setp.lt.s32 	%p23, %r77, 0;
	mov.f32 	%f125, 0f40490FDB;
	sub.f32 	%f126, %f125, %f124;
	selp.f32 	%f127, %f126, %f124, %p23;
	mov.b32 	%r78, %f127;
	mov.b32 	%r79, %f50;
	and.b32  	%r80, %r79, -2147483648;
	or.b32  	%r81, %r80, %r78;
	mov.b32 	%f128, %r81;
	add.f32 	%f129, %f8, %f9;
	setp.le.f32 	%p24, %f129, 0f7F800000;
	selp.f32 	%f173, %f128, %f129, %p24;

$L__BB0_11:
	sub.f32 	%f130, %f173, %f172;
	setp.gt.f32 	%p26, %f130, 0f40490FDB;
	add.f32 	%f131, %f130, 0fC0C90FDB;
	selp.f32 	%f132, %f131, %f130, %p26;
	setp.lt.f32 	%p27, %f132, 0fC0490FDB;
	add.f32 	%f133, %f132, 0f40C90FDB;
	selp.f32 	%f134, %f133, %f132, %p27;
	fma.rn.f32 	%f19, %f1, %f134, %f172;
	mul.f32 	%f135, %f19, 0f3F22F983;
	cvt.rni.s32.f32 	%r160, %f135;
	cvt.rn.f32.s32 	%f136, %r160;
	mov.f32 	%f137, 0fBFC90FDA;
	fma.rn.f32 	%f138, %f136, %f137, %f19;
	mov.f32 	%f139, 0fB3A22168;
	fma.rn.f32 	%f140, %f136, %f139, %f138;
	mov.f32 	%f141, 0fA7C234C5;
	fma.rn.f32 	%f177, %f136, %f141, %f140;
	abs.f32 	%f21, %f19;
	setp.ltu.f32 	%p28, %f21, 0f47CE4780;
	add.s64 	%rd3, %rd2, 24;
	mov.u32 	%r156, %r160;
	mov.f32 	%f174, %f177;
	@%p28 bra 	$L__BB0_19;

	setp.eq.f32 	%p29, %f21, 0f7F800000;
	@%p29 bra 	$L__BB0_18;
	bra.uni 	$L__BB0_13;

$L__BB0_18:
	mov.f32 	%f144, 0f00000000;
	mul.rn.f32 	%f174, %f19, %f144;
	mov.u32 	%r156, 0;
	bra.uni 	$L__BB0_19;

$L__BB0_13:
	mov.b32 	%r3, %f19;
	bfe.u32 	%r94, %r3, 23, 8;
	add.s32 	%r4, %r94, -128;
	shl.b32 	%r95, %r3, 8;
	or.b32  	%r5, %r95, -2147483648;
	shr.u32 	%r6, %r4, 5;
	mov.u64 	%rd46, 0;
	mov.u32 	%r153, 0;
	mov.u64 	%rd45, __cudart_i2opi_f;
	mov.u64 	%rd44, %rd2;

$L__BB0_14:
	.pragma "nounroll";
	ld.global.nc.u32 	%r96, [%rd45];
	mad.wide.u32 	%rd24, %r96, %r5, %rd46;
	shr.u64 	%rd46, %rd24, 32;
	st.local.u32 	[%rd44], %rd24;
	add.s64 	%rd45, %rd45, 4;
	add.s64 	%rd44, %rd44, 4;
	add.s32 	%r153, %r153, 1;
	setp.ne.s32 	%p30, %r153, 6;
	@%p30 bra 	$L__BB0_14;

	st.local.u32 	[%rd3], %rd46;
	mov.u32 	%r97, 4;
	sub.s32 	%r9, %r97, %r6;
	mov.u32 	%r98, 6;
	sub.s32 	%r99, %r98, %r6;
	mul.wide.s32 	%rd25, %r99, 4;
	add.s64 	%rd26, %rd2, %rd25;
	ld.local.u32 	%r154, [%rd26];
	ld.local.u32 	%r155, [%rd26+-4];
	and.b32  	%r12, %r4, 31;
	setp.eq.s32 	%p31, %r12, 0;
	@%p31 bra 	$L__BB0_17;

	mov.u32 	%r100, 32;
	sub.s32 	%r101, %r100, %r12;
	shr.u32 	%r102, %r155, %r101;
	shl.b32 	%r103, %r154, %r12;
	add.s32 	%r154, %r102, %r103;
	mul.wide.s32 	%rd27, %r9, 4;
	add.s64 	%rd28, %rd2, %rd27;
	ld.local.u32 	%r104, [%rd28];
	shr.u32 	%r105, %r104, %r101;
	shl.b32 	%r106, %r155, %r12;
	add.s32 	%r155, %r105, %r106;

$L__BB0_17:
	and.b32  	%r107, %r3, -2147483648;
	shr.u32 	%r108, %r155, 30;
	shl.b32 	%r109, %r154, 2;
	or.b32  	%r110, %r108, %r109;
	shr.u32 	%r111, %r110, 31;
	shr.u32 	%r112, %r154, 30;
	add.s32 	%r113, %r111, %r112;
	neg.s32 	%r114, %r113;
	setp.eq.s32 	%p32, %r107, 0;
	selp.b32 	%r156, %r113, %r114, %p32;
	setp.ne.s32 	%p33, %r111, 0;
	xor.b32  	%r115, %r107, -2147483648;
	selp.b32 	%r116, %r115, %r107, %p33;
	selp.b32 	%r117, -1, 0, %p33;
	xor.b32  	%r118, %r110, %r117;
	shl.b32 	%r119, %r155, 2;
	xor.b32  	%r120, %r119, %r117;
	cvt.u64.u32 	%rd29, %r118;
	cvt.u64.u32 	%rd30, %r120;
	bfi.b64 	%rd31, %rd29, %rd30, 32, 32;
	cvt.rn.f64.s64 	%fd1, %rd31;
	mul.f64 	%fd2, %fd1, 0d3BF921FB54442D19;
	cvt.rn.f32.f64 	%f142, %fd2;
	setp.eq.s32 	%p34, %r116, 0;
	neg.f32 	%f143, %f142;
	selp.f32 	%f174, %f142, %f143, %p34;

$L__BB0_19:
	add.s32 	%r19, %r156, 1;
	and.b32  	%r20, %r19, 1;
	setp.eq.s32 	%p35, %r20, 0;
	selp.f32 	%f25, %f174, 0f3F800000, %p35;
	mul.rn.f32 	%f26, %f174, %f174;
	mov.f32 	%f175, 0fB94D4153;
	@%p35 bra 	$L__BB0_21;

	mov.f32 	%f146, 0fBAB607ED;
	mov.f32 	%f147, 0f37CBAC00;
	fma.rn.f32 	%f175, %f147, %f26, %f146;

$L__BB0_21:
	selp.f32 	%f148, 0f3C0885E4, 0f3D2AAABB, %p35;
	fma.rn.f32 	%f149, %f175, %f26, %f148;
	selp.f32 	%f150, 0fBE2AAAA8, 0fBEFFFFFF, %p35;
	fma.rn.f32 	%f151, %f149, %f26, %f150;
	mov.f32 	%f152, 0f00000000;
	fma.rn.f32 	%f153, %f26, %f25, %f152;
	fma.rn.f32 	%f176, %f151, %f153, %f25;
	and.b32  	%r122, %r19, 2;
	setp.eq.s32 	%p37, %r122, 0;
	@%p37 bra 	$L__BB0_23;

	mov.f32 	%f155, 0fBF800000;
	fma.rn.f32 	%f176, %f176, %f155, %f152;

$L__BB0_23:
	@%p28 bra 	$L__BB0_31;

	setp.eq.f32 	%p39, %f21, 0f7F800000;
	@%p39 bra 	$L__BB0_30;
	bra.uni 	$L__BB0_25;

$L__BB0_30:
	mov.f32 	%f158, 0f00000000;
	mul.rn.f32 	%f177, %f19, %f158;
	mov.u32 	%r160, 0;
	bra.uni 	$L__BB0_31;

$L__BB0_25:
	mov.b32 	%r21, %f19;
	bfe.u32 	%r124, %r21, 23, 8;
	add.s32 	%r22, %r124, -128;
	shl.b32 	%r125, %r21, 8;
	or.b32  	%r23, %r125, -2147483648;
	shr.u32 	%r24, %r22, 5;
	mov.u64 	%rd49, 0;
	mov.u32 	%r157, 0;
	mov.u64 	%rd48, __cudart_i2opi_f;
	mov.u64 	%rd47, %rd2;

$L__BB0_26:
	.pragma "nounroll";
	ld.global.nc.u32 	%r126, [%rd48];
	mad.wide.u32 	%rd34, %r126, %r23, %rd49;
	shr.u64 	%rd49, %rd34, 32;
	st.local.u32 	[%rd47], %rd34;
	add.s64 	%rd48, %rd48, 4;
	add.s64 	%rd47, %rd47, 4;
	add.s32 	%r157, %r157, 1;
	setp.ne.s32 	%p40, %r157, 6;
	@%p40 bra 	$L__BB0_26;

	st.local.u32 	[%rd3], %rd49;
	mov.u32 	%r127, 4;
	sub.s32 	%r27, %r127, %r24;
	mov.u32 	%r128, 6;
	sub.s32 	%r129, %r128, %r24;
	mul.wide.s32 	%rd35, %r129, 4;
	add.s64 	%rd36, %rd2, %rd35;
	ld.local.u32 	%r158, [%rd36];
	ld.local.u32 	%r159, [%rd36+-4];
	and.b32  	%r30, %r22, 31;
	setp.eq.s32 	%p41, %r30, 0;
	@%p41 bra 	$L__BB0_29;

	mov.u32 	%r130, 32;
	sub.s32 	%r131, %r130, %r30;
	shr.u32 	%r132, %r159, %r131;
	shl.b32 	%r133, %r158, %r30;
	add.s32 	%r158, %r132, %r133;
	mul.wide.s32 	%rd37, %r27, 4;
	add.s64 	%rd38, %rd2, %rd37;
	ld.local.u32 	%r134, [%rd38];
	shr.u32 	%r135, %r134, %r131;
	shl.b32 	%r136, %r159, %r30;
	add.s32 	%r159, %r135, %r136;

$L__BB0_29:
	and.b32  	%r137, %r21, -2147483648;
	shr.u32 	%r138, %r159, 30;
	shl.b32 	%r139, %r158, 2;
	or.b32  	%r140, %r138, %r139;
	shr.u32 	%r141, %r140, 31;
	shr.u32 	%r142, %r158, 30;
	add.s32 	%r143, %r141, %r142;
	neg.s32 	%r144, %r143;
	setp.eq.s32 	%p42, %r137, 0;
	selp.b32 	%r160, %r143, %r144, %p42;
	setp.ne.s32 	%p43, %r141, 0;
	xor.b32  	%r145, %r137, -2147483648;
	selp.b32 	%r146, %r145, %r137, %p43;
	selp.b32 	%r147, -1, 0, %p43;
	xor.b32  	%r148, %r140, %r147;
	shl.b32 	%r149, %r159, 2;
	xor.b32  	%r150, %r149, %r147;
	cvt.u64.u32 	%rd39, %r148;
	cvt.u64.u32 	%rd40, %r150;
	bfi.b64 	%rd41, %rd39, %rd40, 32, 32;
	cvt.rn.f64.s64 	%fd3, %rd41;
	mul.f64 	%fd4, %fd3, 0d3BF921FB54442D19;
	cvt.rn.f32.f64 	%f156, %fd4;
	setp.eq.s32 	%p44, %r146, 0;
	neg.f32 	%f157, %f156;
	selp.f32 	%f177, %f156, %f157, %p44;

$L__BB0_31:
	and.b32  	%r37, %r160, 1;
	setp.eq.s32 	%p45, %r37, 0;
	selp.f32 	%f35, %f177, 0f3F800000, %p45;
	mul.rn.f32 	%f36, %f177, %f177;
	mov.f32 	%f178, 0fB94D4153;
	@%p45 bra 	$L__BB0_33;

	mov.f32 	%f160, 0fBAB607ED;
	mov.f32 	%f161, 0f37CBAC00;
	fma.rn.f32 	%f178, %f161, %f36, %f160;

$L__BB0_33:
	selp.f32 	%f162, 0f3C0885E4, 0f3D2AAABB, %p45;
	fma.rn.f32 	%f163, %f178, %f36, %f162;
	selp.f32 	%f164, 0fBE2AAAA8, 0fBEFFFFFF, %p45;
	fma.rn.f32 	%f165, %f163, %f36, %f164;
	mov.f32 	%f166, 0f00000000;
	fma.rn.f32 	%f167, %f36, %f35, %f166;
	fma.rn.f32 	%f179, %f165, %f167, %f35;
	and.b32  	%r152, %r160, 2;
	setp.eq.s32 	%p47, %r152, 0;
	@%p47 bra 	$L__BB0_35;

	mov.f32 	%f169, 0fBF800000;
	fma.rn.f32 	%f179, %f179, %f169, %f166;

$L__BB0_35:
	bar.sync 	0;
	mul.wide.s32 	%rd42, %r1, 8;
	add.s64 	%rd43, %rd1, %rd42;
	mul.f32 	%f170, %f10, %f179;
	mul.f32 	%f171, %f10, %f176;
	st.global.v2.f32 	[%rd43], {%f171, %f170};

$L__BB0_36:
	ret;

}

 