Timing Analyzer report for RTF
Thu Feb 27 11:17:52 2025
Quartus Prime Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'sc5|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Hold: 'sc5|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Metastability Summary
 15. Slow 1200mV 0C Model Fmax Summary
 16. Slow 1200mV 0C Model Setup Summary
 17. Slow 1200mV 0C Model Hold Summary
 18. Slow 1200mV 0C Model Recovery Summary
 19. Slow 1200mV 0C Model Removal Summary
 20. Slow 1200mV 0C Model Minimum Pulse Width Summary
 21. Slow 1200mV 0C Model Setup: 'sc5|altpll_component|auto_generated|pll1|clk[0]'
 22. Slow 1200mV 0C Model Hold: 'sc5|altpll_component|auto_generated|pll1|clk[0]'
 23. Slow 1200mV 0C Model Metastability Summary
 24. Fast 1200mV 0C Model Setup Summary
 25. Fast 1200mV 0C Model Hold Summary
 26. Fast 1200mV 0C Model Recovery Summary
 27. Fast 1200mV 0C Model Removal Summary
 28. Fast 1200mV 0C Model Minimum Pulse Width Summary
 29. Fast 1200mV 0C Model Setup: 'sc5|altpll_component|auto_generated|pll1|clk[0]'
 30. Fast 1200mV 0C Model Hold: 'sc5|altpll_component|auto_generated|pll1|clk[0]'
 31. Fast 1200mV 0C Model Metastability Summary
 32. Multicorner Timing Analysis Summary
 33. Board Trace Model Assignments
 34. Input Transition Times
 35. Signal Integrity Metrics (Slow 1200mv 0c Model)
 36. Signal Integrity Metrics (Slow 1200mv 85c Model)
 37. Signal Integrity Metrics (Fast 1200mv 0c Model)
 38. Setup Transfers
 39. Hold Transfers
 40. Report TCCS
 41. Report RSKM
 42. Unconstrained Paths Summary
 43. Clock Status Summary
 44. Unconstrained Input Ports
 45. Unconstrained Output Ports
 46. Unconstrained Input Ports
 47. Unconstrained Output Ports
 48. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2024  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+--------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                        ;
+-----------------------+--------------------------------------------------------+
; Quartus Prime Version ; Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                 ;
; Revision Name         ; RTF                                                    ;
; Device Family         ; Cyclone IV E                                           ;
; Device Name           ; EP4CE115F29C7                                          ;
; Timing Models         ; Final                                                  ;
; Delay Model           ; Combined                                               ;
; Rise/Fall Delays      ; Enabled                                                ;
+-----------------------+--------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.28        ;
; Maximum used               ; 12          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  12.6%      ;
;     Processors 3-12        ;   1.5%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                           ;
+-------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+---------------------------------------------------+-----------------------------------------------------+
; Clock Name                                      ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                            ; Targets                                             ;
+-------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+---------------------------------------------------+-----------------------------------------------------+
; CLK                                             ; Base      ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                   ; { CLK }                                             ;
; sc5|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 10.000 ; 100.0 MHz ; 0.000 ; 5.000  ; 50.00      ; 1         ; 2           ;       ;        ;           ;            ; false    ; CLK    ; sc5|altpll_component|auto_generated|pll1|inclk[0] ; { sc5|altpll_component|auto_generated|pll1|clk[0] } ;
+-------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+---------------------------------------------------+-----------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                   ;
+-----------+-----------------+-------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                      ; Note ;
+-----------+-----------------+-------------------------------------------------+------+
; 79.07 MHz ; 79.07 MHz       ; sc5|altpll_component|auto_generated|pll1|clk[0] ;      ;
+-----------+-----------------+-------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+--------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                      ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; sc5|altpll_component|auto_generated|pll1|clk[0] ; -2.647 ; -57.728       ;
+-------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                      ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.390 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+-------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                       ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; sc5|altpll_component|auto_generated|pll1|clk[0] ; 4.705 ; 0.000         ;
; CLK                                             ; 9.891 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'sc5|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                   ;
+--------+-------------------------------------------------------+----------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                             ; To Node                                            ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------+----------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; -2.647 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[1] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[20] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.343      ; 12.988     ;
; -2.565 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[3] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[20] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.343      ; 12.906     ;
; -2.531 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[0] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[20] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.343      ; 12.872     ;
; -2.529 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[2] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[20] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.343      ; 12.870     ;
; -2.491 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[1] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[17] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.343      ; 12.832     ;
; -2.483 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[1] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[19] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.343      ; 12.824     ;
; -2.409 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[3] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[17] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.343      ; 12.750     ;
; -2.401 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[3] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[19] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.343      ; 12.742     ;
; -2.385 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[1] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[18] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.343      ; 12.726     ;
; -2.375 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[0] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[17] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.343      ; 12.716     ;
; -2.373 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[2] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[17] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.343      ; 12.714     ;
; -2.367 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[0] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[19] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.343      ; 12.708     ;
; -2.365 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[2] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[19] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.343      ; 12.706     ;
; -2.303 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[3] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[18] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.343      ; 12.644     ;
; -2.288 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[1] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[14] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.343      ; 12.629     ;
; -2.288 ; FIR_filter:sc0|registro_paralelo:sc14|qp[6]           ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[20] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.338      ; 12.624     ;
; -2.269 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[0] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[18] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.343      ; 12.610     ;
; -2.267 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[2] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[18] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.343      ; 12.608     ;
; -2.242 ; FIR_filter:sc0|registro_paralelo:sc15|qp[2]           ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[20] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.344      ; 12.584     ;
; -2.206 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[3] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[14] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.343      ; 12.547     ;
; -2.172 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[0] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[14] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.343      ; 12.513     ;
; -2.170 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[2] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[14] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.343      ; 12.511     ;
; -2.132 ; FIR_filter:sc0|registro_paralelo:sc14|qp[6]           ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[17] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.338      ; 12.468     ;
; -2.124 ; FIR_filter:sc0|registro_paralelo:sc14|qp[6]           ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[19] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.338      ; 12.460     ;
; -2.097 ; FIR_filter:sc0|registro_paralelo:sc32|qp[9]           ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[20] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.359      ; 12.454     ;
; -2.096 ; FIR_filter:sc0|registro_paralelo:sc25|qp[1]           ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[20] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.344      ; 12.438     ;
; -2.086 ; FIR_filter:sc0|registro_paralelo:sc15|qp[2]           ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[17] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.344      ; 12.428     ;
; -2.082 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[1] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[16] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.346      ; 12.426     ;
; -2.078 ; FIR_filter:sc0|registro_paralelo:sc15|qp[2]           ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[19] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.344      ; 12.420     ;
; -2.062 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[1] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[13] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.343      ; 12.403     ;
; -2.033 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[4] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[20] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.346      ; 12.377     ;
; -2.026 ; FIR_filter:sc0|registro_paralelo:sc14|qp[6]           ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[18] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.338      ; 12.362     ;
; -2.022 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[1] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[15] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.346      ; 12.366     ;
; -2.008 ; FIR_filter:sc0|registro_paralelo:sc19|qp[1]           ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[20] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.337      ; 12.343     ;
; -2.000 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[3] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[16] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.346      ; 12.344     ;
; -1.980 ; FIR_filter:sc0|registro_paralelo:sc15|qp[2]           ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[18] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.344      ; 12.322     ;
; -1.980 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[3] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[13] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.343      ; 12.321     ;
; -1.967 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[1] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[12] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.346      ; 12.311     ;
; -1.967 ; FIR_filter:sc0|registro_paralelo:sc19|qp[2]           ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[20] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.361      ; 12.326     ;
; -1.966 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[0] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[16] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.346      ; 12.310     ;
; -1.964 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[2] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[16] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.346      ; 12.308     ;
; -1.959 ; FIR_filter:sc0|registro_paralelo:sc10|qp[7]           ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[20] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.302      ; 12.259     ;
; -1.951 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[1] ; FIR_filter:sc0|MAC:sc2|registro_r:Bloque_4|qp[20]  ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.380      ; 12.329     ;
; -1.946 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[0] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[13] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.343      ; 12.287     ;
; -1.944 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[2] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[13] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.343      ; 12.285     ;
; -1.941 ; FIR_filter:sc0|registro_paralelo:sc32|qp[9]           ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[17] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.359      ; 12.298     ;
; -1.940 ; FIR_filter:sc0|registro_paralelo:sc25|qp[1]           ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[17] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.344      ; 12.282     ;
; -1.940 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[3] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[15] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.346      ; 12.284     ;
; -1.939 ; FIR_filter:sc0|registro_paralelo:sc36|qp[9]           ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[20] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.359      ; 12.296     ;
; -1.933 ; FIR_filter:sc0|registro_paralelo:sc32|qp[9]           ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[19] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.359      ; 12.290     ;
; -1.932 ; FIR_filter:sc0|registro_paralelo:sc25|qp[1]           ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[19] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.344      ; 12.274     ;
; -1.929 ; FIR_filter:sc0|registro_paralelo:sc14|qp[6]           ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[14] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.338      ; 12.265     ;
; -1.912 ; FIR_filter:sc0|registro_paralelo:sc15|qp[7]           ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[20] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.344      ; 12.254     ;
; -1.906 ; FIR_filter:sc0|registro_paralelo:sc17|qp[3]           ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[20] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.074     ; 11.830     ;
; -1.906 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[0] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[15] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.346      ; 12.250     ;
; -1.905 ; FIR_filter:sc0|registro_paralelo:sc11|qp[9]           ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[20] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.113     ; 11.790     ;
; -1.904 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[2] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[15] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.346      ; 12.248     ;
; -1.893 ; FIR_filter:sc0|registro_paralelo:sc13|qp[3]           ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[20] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.074     ; 11.817     ;
; -1.893 ; FIR_filter:sc0|registro_paralelo:sc28|qp[8]           ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[20] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.122     ; 11.769     ;
; -1.891 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[1] ; FIR_filter:sc0|MAC:sc2|registro_r:Bloque_4|qp[19]  ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.380      ; 12.269     ;
; -1.885 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[3] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[12] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.346      ; 12.229     ;
; -1.883 ; FIR_filter:sc0|registro_paralelo:sc15|qp[2]           ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[14] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.344      ; 12.225     ;
; -1.877 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[4] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[17] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.346      ; 12.221     ;
; -1.870 ; FIR_filter:sc0|registro_paralelo:sc7|qp[8]            ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[20] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 11.780     ;
; -1.869 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[4] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[19] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.346      ; 12.213     ;
; -1.869 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[3] ; FIR_filter:sc0|MAC:sc2|registro_r:Bloque_4|qp[20]  ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.380      ; 12.247     ;
; -1.857 ; FIR_filter:sc0|registro_paralelo:sc17|qp[1]           ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[20] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.337      ; 12.192     ;
; -1.852 ; FIR_filter:sc0|registro_paralelo:sc19|qp[1]           ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[17] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.337      ; 12.187     ;
; -1.851 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[0] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[12] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.346      ; 12.195     ;
; -1.849 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[2] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[12] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.346      ; 12.193     ;
; -1.844 ; FIR_filter:sc0|registro_paralelo:sc18|qp[4]           ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[20] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.338      ; 12.180     ;
; -1.844 ; FIR_filter:sc0|registro_paralelo:sc19|qp[1]           ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[19] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.337      ; 12.179     ;
; -1.835 ; FIR_filter:sc0|registro_paralelo:sc32|qp[9]           ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[18] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.359      ; 12.192     ;
; -1.835 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[0] ; FIR_filter:sc0|MAC:sc2|registro_r:Bloque_4|qp[20]  ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.380      ; 12.213     ;
; -1.834 ; FIR_filter:sc0|registro_paralelo:sc25|qp[1]           ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[18] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.344      ; 12.176     ;
; -1.833 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[2] ; FIR_filter:sc0|MAC:sc2|registro_r:Bloque_4|qp[20]  ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.380      ; 12.211     ;
; -1.832 ; FIR_filter:sc0|registro_paralelo:sc8|qp[8]            ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[20] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.344      ; 12.174     ;
; -1.819 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[1] ; FIR_filter:sc0|MAC:sc2|registro_r:Bloque_4|qp[18]  ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.380      ; 12.197     ;
; -1.812 ; FIR_filter:sc0|registro_paralelo:sc33|qp[9]           ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[20] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.359      ; 12.169     ;
; -1.811 ; FIR_filter:sc0|registro_paralelo:sc19|qp[2]           ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[17] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.361      ; 12.170     ;
; -1.809 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[3] ; FIR_filter:sc0|MAC:sc2|registro_r:Bloque_4|qp[19]  ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.380      ; 12.187     ;
; -1.803 ; FIR_filter:sc0|registro_paralelo:sc10|qp[7]           ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[17] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.302      ; 12.103     ;
; -1.803 ; FIR_filter:sc0|registro_paralelo:sc19|qp[2]           ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[19] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.361      ; 12.162     ;
; -1.795 ; FIR_filter:sc0|registro_paralelo:sc10|qp[7]           ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[19] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.302      ; 12.095     ;
; -1.790 ; FIR_filter:sc0|registro_paralelo:sc34|qp[9]           ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[20] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.359      ; 12.147     ;
; -1.784 ; FIR_filter:sc0|registro_paralelo:sc33|qp[7]           ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[20] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.345      ; 12.127     ;
; -1.783 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[1] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[9]  ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.339      ; 12.120     ;
; -1.783 ; FIR_filter:sc0|registro_paralelo:sc36|qp[9]           ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[17] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.359      ; 12.140     ;
; -1.780 ; FIR_filter:sc0|registro_paralelo:sc18|qp[9]           ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[20] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.319      ; 12.097     ;
; -1.776 ; FIR_filter:sc0|registro_paralelo:sc10|qp[8]           ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[20] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.344      ; 12.118     ;
; -1.775 ; FIR_filter:sc0|registro_paralelo:sc36|qp[9]           ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[19] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.359      ; 12.132     ;
; -1.775 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[0] ; FIR_filter:sc0|MAC:sc2|registro_r:Bloque_4|qp[19]  ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.380      ; 12.153     ;
; -1.773 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[2] ; FIR_filter:sc0|MAC:sc2|registro_r:Bloque_4|qp[19]  ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.380      ; 12.151     ;
; -1.771 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[4] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[18] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.346      ; 12.115     ;
; -1.768 ; FIR_filter:sc0|registro_paralelo:sc36|qp[3]           ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[20] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.361      ; 12.127     ;
; -1.760 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[1] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[11] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.346      ; 12.104     ;
; -1.759 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[1] ; FIR_filter:sc0|MAC:sc2|registro_r:Bloque_4|qp[17]  ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.380      ; 12.137     ;
; -1.756 ; FIR_filter:sc0|registro_paralelo:sc15|qp[7]           ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[17] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.344      ; 12.098     ;
; -1.750 ; FIR_filter:sc0|registro_paralelo:sc17|qp[3]           ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[17] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.074     ; 11.674     ;
; -1.749 ; FIR_filter:sc0|registro_paralelo:sc11|qp[9]           ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[17] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.113     ; 11.634     ;
+--------+-------------------------------------------------------+----------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'sc5|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                               ;
+-------+----------------------------------------------------+---------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                                           ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+---------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.390 ; FIR_filter:sc0|MAC:sc2|FSM_MAC:Bloque_6|qp[1]      ; FIR_filter:sc0|MAC:sc2|FSM_MAC:Bloque_6|qp[1]     ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 0.674      ;
; 0.404 ; FSM_RTF:sc4|qp[2]                                  ; FSM_RTF:sc4|qp[2]                                 ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; DAC7564:sc2|spi_master:sc0|receive_transmit        ; DAC7564:sc2|spi_master:sc0|receive_transmit       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; DAC7564:sc2|spi_master:sc0|INT_sclk                ; DAC7564:sc2|spi_master:sc0|INT_sclk               ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; DAC7564:sc2|spi_master:sc0|mosi                    ; DAC7564:sc2|spi_master:sc0|mosi                   ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; DAC7564:sc2|spi_master:sc0|last_bit[0]             ; DAC7564:sc2|spi_master:sc0|last_bit[0]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; DAC7564:sc2|spi_master:sc0|state                   ; DAC7564:sc2|spi_master:sc0|state                  ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.428 ; FIR_filter:sc0|registro_paralelo:sc30|qp[2]        ; FIR_filter:sc0|registro_paralelo:sc31|qp[2]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.695      ;
; 0.428 ; FIR_filter:sc0|registro_paralelo:sc50|qp[4]        ; FIR_filter:sc0|registro_paralelo:sc51|qp[4]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.695      ;
; 0.428 ; FIR_filter:sc0|registro_paralelo:sc11|qp[6]        ; FIR_filter:sc0|registro_paralelo:sc12|qp[6]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.695      ;
; 0.428 ; contador_bt_clear:sc6|qp[9]                        ; contador_bt_clear:sc6|qp[9]                       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.693      ;
; 0.429 ; FIR_filter:sc0|registro_paralelo:sc45|qp[0]        ; FIR_filter:sc0|registro_paralelo:sc46|qp[0]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; FIR_filter:sc0|registro_paralelo:sc29|qp[1]        ; FIR_filter:sc0|registro_paralelo:sc30|qp[1]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; FIR_filter:sc0|registro_paralelo:sc11|qp[2]        ; FIR_filter:sc0|registro_paralelo:sc12|qp[2]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; FIR_filter:sc0|registro_paralelo:sc39|qp[4]        ; FIR_filter:sc0|registro_paralelo:sc40|qp[4]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; FIR_filter:sc0|registro_paralelo:sc31|qp[5]        ; FIR_filter:sc0|registro_paralelo:sc32|qp[5]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; FIR_filter:sc0|registro_paralelo:sc39|qp[6]        ; FIR_filter:sc0|registro_paralelo:sc40|qp[6]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; FIR_filter:sc0|registro_paralelo:sc43|qp[7]        ; FIR_filter:sc0|registro_paralelo:sc44|qp[7]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; FIR_filter:sc0|registro_paralelo:sc43|qp[9]        ; FIR_filter:sc0|registro_paralelo:sc44|qp[9]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.695      ;
; 0.430 ; FIR_filter:sc0|registro_paralelo:sc43|qp[1]        ; FIR_filter:sc0|registro_paralelo:sc44|qp[1]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; FIR_filter:sc0|registro_paralelo:sc31|qp[1]        ; FIR_filter:sc0|registro_paralelo:sc32|qp[1]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.697      ;
; 0.430 ; FIR_filter:sc0|registro_paralelo:sc31|qp[3]        ; FIR_filter:sc0|registro_paralelo:sc32|qp[3]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; FIR_filter:sc0|registro_paralelo:sc45|qp[4]        ; FIR_filter:sc0|registro_paralelo:sc46|qp[4]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.697      ;
; 0.430 ; FIR_filter:sc0|registro_paralelo:sc39|qp[8]        ; FIR_filter:sc0|registro_paralelo:sc40|qp[8]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.697      ;
; 0.431 ; FIR_filter:sc0|registro_paralelo:sc31|qp[9]        ; FIR_filter:sc0|registro_paralelo:sc32|qp[9]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.697      ;
; 0.432 ; FIR_filter:sc0|registro_paralelo:sc50|qp[0]        ; FIR_filter:sc0|registro_paralelo:sc51|qp[0]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.699      ;
; 0.434 ; FIR_filter:sc0|registro_paralelo:sc34|qp[6]        ; FIR_filter:sc0|registro_paralelo:sc35|qp[6]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.701      ;
; 0.435 ; FIR_filter:sc0|registro_paralelo:sc48|qp[2]        ; FIR_filter:sc0|registro_paralelo:sc49|qp[2]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.702      ;
; 0.435 ; FIR_filter:sc0|registro_paralelo:sc48|qp[0]        ; FIR_filter:sc0|registro_paralelo:sc49|qp[0]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.702      ;
; 0.435 ; FIR_filter:sc0|registro_paralelo:sc33|qp[0]        ; FIR_filter:sc0|registro_paralelo:sc34|qp[0]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.702      ;
; 0.435 ; FIR_filter:sc0|registro_paralelo:sc30|qp[0]        ; FIR_filter:sc0|registro_paralelo:sc31|qp[0]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.702      ;
; 0.435 ; FIR_filter:sc0|registro_paralelo:sc35|qp[2]        ; FIR_filter:sc0|registro_paralelo:sc36|qp[2]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.702      ;
; 0.435 ; FIR_filter:sc0|registro_paralelo:sc41|qp[3]        ; FIR_filter:sc0|registro_paralelo:sc42|qp[3]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.701      ;
; 0.435 ; FIR_filter:sc0|registro_paralelo:sc40|qp[3]        ; FIR_filter:sc0|registro_paralelo:sc41|qp[3]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.701      ;
; 0.435 ; FIR_filter:sc0|registro_paralelo:sc41|qp[7]        ; FIR_filter:sc0|registro_paralelo:sc42|qp[7]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.702      ;
; 0.435 ; FIR_filter:sc0|registro_paralelo:sc35|qp[8]        ; FIR_filter:sc0|registro_paralelo:sc36|qp[8]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.702      ;
; 0.435 ; FIR_filter:sc0|registro_paralelo:sc49|qp[9]        ; FIR_filter:sc0|registro_paralelo:sc50|qp[9]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.701      ;
; 0.436 ; FIR_filter:sc0|registro_paralelo:sc35|qp[0]        ; FIR_filter:sc0|registro_paralelo:sc36|qp[0]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.703      ;
; 0.436 ; FIR_filter:sc0|registro_paralelo:sc34|qp[0]        ; FIR_filter:sc0|registro_paralelo:sc35|qp[0]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.703      ;
; 0.436 ; FIR_filter:sc0|registro_paralelo:sc23|qp[0]        ; FIR_filter:sc0|registro_paralelo:sc24|qp[0]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.703      ;
; 0.436 ; FIR_filter:sc0|registro_paralelo:sc11|qp[1]        ; FIR_filter:sc0|registro_paralelo:sc12|qp[1]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.703      ;
; 0.436 ; FIR_filter:sc0|registro_paralelo:sc34|qp[2]        ; FIR_filter:sc0|registro_paralelo:sc35|qp[2]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.703      ;
; 0.436 ; FIR_filter:sc0|registro_paralelo:sc49|qp[3]        ; FIR_filter:sc0|registro_paralelo:sc50|qp[3]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.702      ;
; 0.436 ; FIR_filter:sc0|registro_paralelo:sc33|qp[4]        ; FIR_filter:sc0|registro_paralelo:sc34|qp[4]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.703      ;
; 0.436 ; FIR_filter:sc0|registro_paralelo:sc49|qp[5]        ; FIR_filter:sc0|registro_paralelo:sc50|qp[5]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.703      ;
; 0.436 ; FIR_filter:sc0|registro_paralelo:sc41|qp[5]        ; FIR_filter:sc0|registro_paralelo:sc42|qp[5]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.703      ;
; 0.436 ; FIR_filter:sc0|registro_paralelo:sc40|qp[5]        ; FIR_filter:sc0|registro_paralelo:sc41|qp[5]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.703      ;
; 0.436 ; FIR_filter:sc0|registro_paralelo:sc40|qp[7]        ; FIR_filter:sc0|registro_paralelo:sc41|qp[7]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.703      ;
; 0.436 ; FIR_filter:sc0|registro_paralelo:sc33|qp[8]        ; FIR_filter:sc0|registro_paralelo:sc34|qp[8]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.703      ;
; 0.436 ; FIR_filter:sc0|registro_paralelo:sc23|qp[8]        ; FIR_filter:sc0|registro_paralelo:sc24|qp[8]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.703      ;
; 0.437 ; FIR_filter:sc0|registro_paralelo:sc35|qp[6]        ; FIR_filter:sc0|registro_paralelo:sc36|qp[6]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.704      ;
; 0.437 ; FIR_filter:sc0|registro_paralelo:sc33|qp[6]        ; FIR_filter:sc0|registro_paralelo:sc34|qp[6]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.704      ;
; 0.437 ; FIR_filter:sc0|registro_paralelo:sc33|qp[2]        ; FIR_filter:sc0|registro_paralelo:sc34|qp[2]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.704      ;
; 0.437 ; FIR_filter:sc0|registro_paralelo:sc23|qp[2]        ; FIR_filter:sc0|registro_paralelo:sc24|qp[2]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.704      ;
; 0.437 ; FIR_filter:sc0|registro_paralelo:sc34|qp[4]        ; FIR_filter:sc0|registro_paralelo:sc35|qp[4]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.704      ;
; 0.437 ; FIR_filter:sc0|registro_paralelo:sc30|qp[4]        ; FIR_filter:sc0|registro_paralelo:sc31|qp[4]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.704      ;
; 0.437 ; FIR_filter:sc0|registro_paralelo:sc48|qp[5]        ; FIR_filter:sc0|registro_paralelo:sc49|qp[5]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.704      ;
; 0.437 ; FIR_filter:sc0|registro_paralelo:sc23|qp[5]        ; FIR_filter:sc0|registro_paralelo:sc24|qp[5]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.703      ;
; 0.437 ; FIR_filter:sc0|registro_paralelo:sc49|qp[7]        ; FIR_filter:sc0|registro_paralelo:sc50|qp[7]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.704      ;
; 0.437 ; FIR_filter:sc0|registro_paralelo:sc48|qp[7]        ; FIR_filter:sc0|registro_paralelo:sc49|qp[7]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.704      ;
; 0.437 ; FIR_filter:sc0|registro_paralelo:sc37|qp[8]        ; FIR_filter:sc0|registro_paralelo:sc38|qp[8]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.704      ;
; 0.437 ; FIR_filter:sc0|registro_paralelo:sc34|qp[8]        ; FIR_filter:sc0|registro_paralelo:sc35|qp[8]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.704      ;
; 0.437 ; FIR_filter:sc0|registro_paralelo:sc48|qp[9]        ; FIR_filter:sc0|registro_paralelo:sc49|qp[9]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.703      ;
; 0.437 ; FIR_filter:sc0|registro_paralelo:sc41|qp[9]        ; FIR_filter:sc0|registro_paralelo:sc42|qp[9]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.703      ;
; 0.437 ; FIR_filter:sc0|registro_paralelo:sc40|qp[9]        ; FIR_filter:sc0|registro_paralelo:sc41|qp[9]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.703      ;
; 0.437 ; FIR_filter:sc0|registro_paralelo:sc24|qp[9]        ; FIR_filter:sc0|registro_paralelo:sc25|qp[9]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.703      ;
; 0.438 ; FIR_filter:sc0|registro_paralelo:sc40|qp[1]        ; FIR_filter:sc0|registro_paralelo:sc41|qp[1]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.704      ;
; 0.438 ; FIR_filter:sc0|registro_paralelo:sc23|qp[1]        ; FIR_filter:sc0|registro_paralelo:sc24|qp[1]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.705      ;
; 0.438 ; FIR_filter:sc0|registro_paralelo:sc39|qp[3]        ; FIR_filter:sc0|registro_paralelo:sc40|qp[3]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.704      ;
; 0.438 ; FIR_filter:sc0|registro_paralelo:sc23|qp[4]        ; FIR_filter:sc0|registro_paralelo:sc24|qp[4]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.705      ;
; 0.438 ; FIR_filter:sc0|registro_paralelo:sc48|qp[6]        ; FIR_filter:sc0|registro_paralelo:sc49|qp[6]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.705      ;
; 0.439 ; FIR_filter:sc0|registro_paralelo:sc41|qp[1]        ; FIR_filter:sc0|registro_paralelo:sc42|qp[1]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.705      ;
; 0.440 ; FIR_filter:sc0|registro_paralelo:sc48|qp[4]        ; FIR_filter:sc0|registro_paralelo:sc49|qp[4]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.707      ;
; 0.440 ; FIR_filter:sc0|registro_paralelo:sc24|qp[7]        ; FIR_filter:sc0|registro_paralelo:sc25|qp[7]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.706      ;
; 0.443 ; DAC7564:sc2|spi_master:sc0|clk_toggles[5]          ; DAC7564:sc2|spi_master:sc0|clk_toggles[5]         ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.709      ;
; 0.451 ; FIR_filter:sc0|registro_paralelo:sc10|qp[7]        ; FIR_filter:sc0|registro_paralelo:sc11|qp[7]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.718      ;
; 0.451 ; FIR_filter:sc0|registro_paralelo:sc49|qp[1]        ; FIR_filter:sc0|registro_paralelo:sc50|qp[1]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.717      ;
; 0.451 ; FIR_filter:sc0|registro_paralelo:sc6|qp[1]         ; FIR_filter:sc0|registro_paralelo:sc7|qp[1]        ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.718      ;
; 0.451 ; FIR_filter:sc0|registro_paralelo:sc35|qp[4]        ; FIR_filter:sc0|registro_paralelo:sc36|qp[4]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.718      ;
; 0.451 ; FIR_filter:sc0|registro_paralelo:sc10|qp[5]        ; FIR_filter:sc0|registro_paralelo:sc11|qp[5]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.718      ;
; 0.452 ; FIR_filter:sc0|registro_paralelo:sc23|qp[6]        ; FIR_filter:sc0|registro_paralelo:sc24|qp[6]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.719      ;
; 0.452 ; FIR_filter:sc0|registro_paralelo:sc12|qp[7]        ; FIR_filter:sc0|registro_paralelo:sc13|qp[7]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.719      ;
; 0.452 ; FIR_filter:sc0|registro_paralelo:sc24|qp[1]        ; FIR_filter:sc0|registro_paralelo:sc25|qp[1]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.719      ;
; 0.452 ; FIR_filter:sc0|registro_paralelo:sc18|qp[2]        ; FIR_filter:sc0|registro_paralelo:sc19|qp[2]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.718      ;
; 0.452 ; FIR_filter:sc0|registro_paralelo:sc24|qp[3]        ; FIR_filter:sc0|registro_paralelo:sc25|qp[3]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.718      ;
; 0.452 ; FIR_filter:sc0|registro_paralelo:sc11|qp[4]        ; FIR_filter:sc0|registro_paralelo:sc12|qp[4]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.719      ;
; 0.452 ; FIR_filter:sc0|registro_paralelo:sc37|qp[6]        ; FIR_filter:sc0|registro_paralelo:sc38|qp[6]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.719      ;
; 0.453 ; FIR_filter:sc0|registro_paralelo:sc7|qp[2]         ; FIR_filter:sc0|registro_paralelo:sc8|qp[2]        ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.720      ;
; 0.453 ; FIR_filter:sc0|registro_paralelo:sc23|qp[3]        ; FIR_filter:sc0|registro_paralelo:sc24|qp[3]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.719      ;
; 0.454 ; FIR_filter:sc0|registro_paralelo:sc19|qp[3]        ; FIR_filter:sc0|registro_paralelo:sc20|qp[3]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.720      ;
; 0.489 ; FSM_RTF:sc4|qp[2]                                  ; FSM_RTF:sc4|qp[1]                                 ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.754      ;
; 0.541 ; FIR_filter:sc0|registro_paralelo:sc47|qp[1]        ; FIR_filter:sc0|registro_paralelo:sc48|qp[1]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.543      ; 1.270      ;
; 0.547 ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[20] ; FIR_filter:sc0|MAC:sc2|registro_r:Bloque_4|qp[20] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.137      ; 0.870      ;
; 0.554 ; DAC7564:sc2|spi_master:sc0|txBuffer[18]            ; DAC7564:sc2|spi_master:sc0|txBuffer[19]           ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.819      ;
; 0.554 ; DAC7564:sc2|spi_master:sc0|txBuffer[3]             ; DAC7564:sc2|spi_master:sc0|txBuffer[4]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.819      ;
; 0.556 ; DAC7564:sc2|spi_master:sc0|txBuffer[16]            ; DAC7564:sc2|spi_master:sc0|txBuffer[17]           ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.821      ;
; 0.556 ; DAC7564:sc2|spi_master:sc0|txBuffer[2]             ; DAC7564:sc2|spi_master:sc0|txBuffer[3]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.821      ;
; 0.556 ; DAC7564:sc2|spi_master:sc0|txBuffer[1]             ; DAC7564:sc2|spi_master:sc0|txBuffer[2]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.821      ;
; 0.556 ; DAC7564:sc2|spi_master:sc0|txBuffer[0]             ; DAC7564:sc2|spi_master:sc0|txBuffer[1]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.821      ;
; 0.557 ; FIR_filter:sc0|registro_paralelo:sc36|qp[0]        ; FIR_filter:sc0|registro_paralelo:sc37|qp[0]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.515      ; 1.258      ;
+-------+----------------------------------------------------+---------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                    ;
+-----------+-----------------+-------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                      ; Note ;
+-----------+-----------------+-------------------------------------------------+------+
; 87.43 MHz ; 87.43 MHz       ; sc5|altpll_component|auto_generated|pll1|clk[0] ;      ;
+-----------+-----------------+-------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                       ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; sc5|altpll_component|auto_generated|pll1|clk[0] ; -1.438 ; -21.737       ;
+-------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                       ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.349 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                        ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; sc5|altpll_component|auto_generated|pll1|clk[0] ; 4.691 ; 0.000         ;
; CLK                                             ; 9.887 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'sc5|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                    ;
+--------+-------------------------------------------------------+----------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                             ; To Node                                            ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------+----------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; -1.438 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[1] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[20] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.316      ; 11.753     ;
; -1.365 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[1] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[17] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.316      ; 11.680     ;
; -1.351 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[1] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[19] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.316      ; 11.666     ;
; -1.345 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[3] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[20] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.316      ; 11.660     ;
; -1.343 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[0] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[20] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.316      ; 11.658     ;
; -1.314 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[2] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[20] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.316      ; 11.629     ;
; -1.272 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[3] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[17] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.316      ; 11.587     ;
; -1.270 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[0] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[17] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.316      ; 11.585     ;
; -1.258 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[3] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[19] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.316      ; 11.573     ;
; -1.256 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[0] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[19] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.316      ; 11.571     ;
; -1.241 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[2] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[17] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.316      ; 11.556     ;
; -1.227 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[2] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[19] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.316      ; 11.542     ;
; -1.205 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[1] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[18] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.316      ; 11.520     ;
; -1.128 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[1] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[14] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.316      ; 11.443     ;
; -1.112 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[3] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[18] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.316      ; 11.427     ;
; -1.110 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[0] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[18] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.316      ; 11.425     ;
; -1.081 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[2] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[18] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.316      ; 11.396     ;
; -1.065 ; FIR_filter:sc0|registro_paralelo:sc14|qp[6]           ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[20] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.310      ; 11.374     ;
; -1.042 ; FIR_filter:sc0|registro_paralelo:sc15|qp[2]           ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[20] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.317      ; 11.358     ;
; -1.035 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[3] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[14] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.316      ; 11.350     ;
; -1.033 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[0] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[14] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.316      ; 11.348     ;
; -1.016 ; FIR_filter:sc0|registro_paralelo:sc25|qp[1]           ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[20] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.317      ; 11.332     ;
; -1.004 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[2] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[14] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.316      ; 11.319     ;
; -0.992 ; FIR_filter:sc0|registro_paralelo:sc14|qp[6]           ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[17] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.310      ; 11.301     ;
; -0.980 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[1] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[13] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.316      ; 11.295     ;
; -0.978 ; FIR_filter:sc0|registro_paralelo:sc14|qp[6]           ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[19] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.310      ; 11.287     ;
; -0.969 ; FIR_filter:sc0|registro_paralelo:sc15|qp[2]           ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[17] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.317      ; 11.285     ;
; -0.955 ; FIR_filter:sc0|registro_paralelo:sc15|qp[2]           ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[19] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.317      ; 11.271     ;
; -0.943 ; FIR_filter:sc0|registro_paralelo:sc25|qp[1]           ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[17] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.317      ; 11.259     ;
; -0.929 ; FIR_filter:sc0|registro_paralelo:sc25|qp[1]           ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[19] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.317      ; 11.245     ;
; -0.927 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[1] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[15] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.317      ; 11.243     ;
; -0.922 ; FIR_filter:sc0|registro_paralelo:sc32|qp[9]           ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[20] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.333      ; 11.254     ;
; -0.920 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[1] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[16] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.317      ; 11.236     ;
; -0.887 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[3] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[13] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.316      ; 11.202     ;
; -0.885 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[0] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[13] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.316      ; 11.200     ;
; -0.877 ; FIR_filter:sc0|registro_paralelo:sc19|qp[2]           ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[20] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.336      ; 11.212     ;
; -0.856 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[2] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[13] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.316      ; 11.171     ;
; -0.849 ; FIR_filter:sc0|registro_paralelo:sc32|qp[9]           ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[17] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.333      ; 11.181     ;
; -0.835 ; FIR_filter:sc0|registro_paralelo:sc32|qp[9]           ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[19] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.333      ; 11.167     ;
; -0.834 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[3] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[15] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.317      ; 11.150     ;
; -0.832 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[0] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[15] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.317      ; 11.148     ;
; -0.832 ; FIR_filter:sc0|registro_paralelo:sc14|qp[6]           ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[18] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.310      ; 11.141     ;
; -0.828 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[4] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[20] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.319      ; 11.146     ;
; -0.827 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[3] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[16] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.317      ; 11.143     ;
; -0.825 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[0] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[16] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.317      ; 11.141     ;
; -0.809 ; FIR_filter:sc0|registro_paralelo:sc15|qp[2]           ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[18] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.317      ; 11.125     ;
; -0.808 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[1] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[12] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.317      ; 11.124     ;
; -0.804 ; FIR_filter:sc0|registro_paralelo:sc19|qp[2]           ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[17] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.336      ; 11.139     ;
; -0.803 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[2] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[15] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.317      ; 11.119     ;
; -0.797 ; FIR_filter:sc0|registro_paralelo:sc17|qp[3]           ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[20] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.065     ; 10.731     ;
; -0.796 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[2] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[16] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.317      ; 11.112     ;
; -0.794 ; FIR_filter:sc0|registro_paralelo:sc11|qp[9]           ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[20] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.100     ; 10.693     ;
; -0.792 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[1] ; FIR_filter:sc0|MAC:sc2|registro_r:Bloque_4|qp[19]  ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.350      ; 11.141     ;
; -0.790 ; FIR_filter:sc0|registro_paralelo:sc19|qp[2]           ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[19] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.336      ; 11.125     ;
; -0.787 ; FIR_filter:sc0|registro_paralelo:sc19|qp[1]           ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[20] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.309      ; 11.095     ;
; -0.786 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[1] ; FIR_filter:sc0|MAC:sc2|registro_r:Bloque_4|qp[20]  ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.350      ; 11.135     ;
; -0.785 ; FIR_filter:sc0|registro_paralelo:sc10|qp[7]           ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[20] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.278      ; 11.062     ;
; -0.785 ; FIR_filter:sc0|registro_paralelo:sc13|qp[3]           ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[20] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.065     ; 10.719     ;
; -0.783 ; FIR_filter:sc0|registro_paralelo:sc25|qp[1]           ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[18] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.317      ; 11.099     ;
; -0.776 ; FIR_filter:sc0|registro_paralelo:sc36|qp[9]           ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[20] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.333      ; 11.108     ;
; -0.755 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[4] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[17] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.319      ; 11.073     ;
; -0.755 ; FIR_filter:sc0|registro_paralelo:sc14|qp[6]           ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[14] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.310      ; 11.064     ;
; -0.748 ; FIR_filter:sc0|registro_paralelo:sc7|qp[8]            ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[20] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 10.670     ;
; -0.741 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[4] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[19] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.319      ; 11.059     ;
; -0.739 ; FIR_filter:sc0|registro_paralelo:sc28|qp[8]           ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[20] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.110     ; 10.628     ;
; -0.732 ; FIR_filter:sc0|registro_paralelo:sc15|qp[2]           ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[14] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.317      ; 11.048     ;
; -0.728 ; FIR_filter:sc0|registro_paralelo:sc15|qp[7]           ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[20] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.317      ; 11.044     ;
; -0.724 ; FIR_filter:sc0|registro_paralelo:sc17|qp[3]           ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[17] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.065     ; 10.658     ;
; -0.721 ; FIR_filter:sc0|registro_paralelo:sc11|qp[9]           ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[17] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.100     ; 10.620     ;
; -0.715 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[3] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[12] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.317      ; 11.031     ;
; -0.714 ; FIR_filter:sc0|registro_paralelo:sc19|qp[1]           ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[17] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.309      ; 11.022     ;
; -0.713 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[0] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[12] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.317      ; 11.029     ;
; -0.712 ; FIR_filter:sc0|registro_paralelo:sc10|qp[7]           ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[17] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.278      ; 10.989     ;
; -0.712 ; FIR_filter:sc0|registro_paralelo:sc13|qp[3]           ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[17] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.065     ; 10.646     ;
; -0.710 ; FIR_filter:sc0|registro_paralelo:sc17|qp[3]           ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[19] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.065     ; 10.644     ;
; -0.707 ; FIR_filter:sc0|registro_paralelo:sc11|qp[9]           ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[19] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.100     ; 10.606     ;
; -0.706 ; FIR_filter:sc0|registro_paralelo:sc25|qp[1]           ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[14] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.317      ; 11.022     ;
; -0.704 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[1] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[9]  ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.312      ; 11.015     ;
; -0.703 ; FIR_filter:sc0|registro_paralelo:sc36|qp[9]           ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[17] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.333      ; 11.035     ;
; -0.700 ; FIR_filter:sc0|registro_paralelo:sc19|qp[1]           ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[19] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.309      ; 11.008     ;
; -0.699 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[3] ; FIR_filter:sc0|MAC:sc2|registro_r:Bloque_4|qp[19]  ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.350      ; 11.048     ;
; -0.698 ; FIR_filter:sc0|registro_paralelo:sc10|qp[7]           ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[19] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.278      ; 10.975     ;
; -0.698 ; FIR_filter:sc0|registro_paralelo:sc13|qp[3]           ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[19] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.065     ; 10.632     ;
; -0.697 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[1] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[11] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.317      ; 11.013     ;
; -0.697 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[0] ; FIR_filter:sc0|MAC:sc2|registro_r:Bloque_4|qp[19]  ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.350      ; 11.046     ;
; -0.693 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[3] ; FIR_filter:sc0|MAC:sc2|registro_r:Bloque_4|qp[20]  ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.350      ; 11.042     ;
; -0.691 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[0] ; FIR_filter:sc0|MAC:sc2|registro_r:Bloque_4|qp[20]  ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.350      ; 11.040     ;
; -0.689 ; FIR_filter:sc0|registro_paralelo:sc36|qp[9]           ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[19] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.333      ; 11.021     ;
; -0.689 ; FIR_filter:sc0|registro_paralelo:sc32|qp[9]           ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[18] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.333      ; 11.021     ;
; -0.685 ; FIR_filter:sc0|registro_paralelo:sc18|qp[4]           ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[20] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.310      ; 10.994     ;
; -0.684 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[2] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[12] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.317      ; 11.000     ;
; -0.681 ; FIR_filter:sc0|registro_paralelo:sc10|qp[8]           ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[20] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.317      ; 10.997     ;
; -0.676 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[1] ; FIR_filter:sc0|MAC:sc2|registro_r:Bloque_4|qp[17]  ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.350      ; 11.025     ;
; -0.675 ; FIR_filter:sc0|registro_paralelo:sc7|qp[8]            ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[17] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 10.597     ;
; -0.670 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[1] ; FIR_filter:sc0|MAC:sc2|registro_r:Bloque_4|qp[18]  ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.350      ; 11.019     ;
; -0.668 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[2] ; FIR_filter:sc0|MAC:sc2|registro_r:Bloque_4|qp[19]  ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.350      ; 11.017     ;
; -0.666 ; FIR_filter:sc0|registro_paralelo:sc28|qp[8]           ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[17] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.110     ; 10.555     ;
; -0.662 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[2] ; FIR_filter:sc0|MAC:sc2|registro_r:Bloque_4|qp[20]  ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.350      ; 11.011     ;
; -0.661 ; FIR_filter:sc0|registro_paralelo:sc7|qp[8]            ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[19] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 10.583     ;
; -0.659 ; FIR_filter:sc0|registro_paralelo:sc17|qp[1]           ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[20] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.309      ; 10.967     ;
+--------+-------------------------------------------------------+----------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'sc5|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                ;
+-------+----------------------------------------------------+---------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                                           ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+---------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.349 ; FIR_filter:sc0|MAC:sc2|FSM_MAC:Bloque_6|qp[1]      ; FIR_filter:sc0|MAC:sc2|FSM_MAC:Bloque_6|qp[1]     ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.608      ;
; 0.355 ; FSM_RTF:sc4|qp[2]                                  ; FSM_RTF:sc4|qp[2]                                 ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.356 ; DAC7564:sc2|spi_master:sc0|receive_transmit        ; DAC7564:sc2|spi_master:sc0|receive_transmit       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; DAC7564:sc2|spi_master:sc0|INT_sclk                ; DAC7564:sc2|spi_master:sc0|INT_sclk               ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; DAC7564:sc2|spi_master:sc0|mosi                    ; DAC7564:sc2|spi_master:sc0|mosi                   ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; DAC7564:sc2|spi_master:sc0|last_bit[0]             ; DAC7564:sc2|spi_master:sc0|last_bit[0]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; DAC7564:sc2|spi_master:sc0|state                   ; DAC7564:sc2|spi_master:sc0|state                  ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.386 ; contador_bt_clear:sc6|qp[9]                        ; contador_bt_clear:sc6|qp[9]                       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.628      ;
; 0.395 ; FIR_filter:sc0|registro_paralelo:sc30|qp[2]        ; FIR_filter:sc0|registro_paralelo:sc31|qp[2]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.638      ;
; 0.395 ; FIR_filter:sc0|registro_paralelo:sc50|qp[4]        ; FIR_filter:sc0|registro_paralelo:sc51|qp[4]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.638      ;
; 0.395 ; FIR_filter:sc0|registro_paralelo:sc31|qp[5]        ; FIR_filter:sc0|registro_paralelo:sc32|qp[5]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.638      ;
; 0.395 ; FIR_filter:sc0|registro_paralelo:sc11|qp[6]        ; FIR_filter:sc0|registro_paralelo:sc12|qp[6]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.638      ;
; 0.396 ; FIR_filter:sc0|registro_paralelo:sc45|qp[0]        ; FIR_filter:sc0|registro_paralelo:sc46|qp[0]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; FIR_filter:sc0|registro_paralelo:sc29|qp[1]        ; FIR_filter:sc0|registro_paralelo:sc30|qp[1]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; FIR_filter:sc0|registro_paralelo:sc11|qp[2]        ; FIR_filter:sc0|registro_paralelo:sc12|qp[2]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; FIR_filter:sc0|registro_paralelo:sc39|qp[6]        ; FIR_filter:sc0|registro_paralelo:sc40|qp[6]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.639      ;
; 0.397 ; FIR_filter:sc0|registro_paralelo:sc43|qp[1]        ; FIR_filter:sc0|registro_paralelo:sc44|qp[1]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; FIR_filter:sc0|registro_paralelo:sc31|qp[1]        ; FIR_filter:sc0|registro_paralelo:sc32|qp[1]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; FIR_filter:sc0|registro_paralelo:sc45|qp[4]        ; FIR_filter:sc0|registro_paralelo:sc46|qp[4]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; FIR_filter:sc0|registro_paralelo:sc39|qp[4]        ; FIR_filter:sc0|registro_paralelo:sc40|qp[4]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; FIR_filter:sc0|registro_paralelo:sc43|qp[7]        ; FIR_filter:sc0|registro_paralelo:sc44|qp[7]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; FIR_filter:sc0|registro_paralelo:sc43|qp[9]        ; FIR_filter:sc0|registro_paralelo:sc44|qp[9]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; FIR_filter:sc0|registro_paralelo:sc31|qp[9]        ; FIR_filter:sc0|registro_paralelo:sc32|qp[9]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.640      ;
; 0.398 ; FIR_filter:sc0|registro_paralelo:sc31|qp[3]        ; FIR_filter:sc0|registro_paralelo:sc32|qp[3]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; FIR_filter:sc0|registro_paralelo:sc39|qp[8]        ; FIR_filter:sc0|registro_paralelo:sc40|qp[8]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.641      ;
; 0.400 ; FIR_filter:sc0|registro_paralelo:sc48|qp[2]        ; FIR_filter:sc0|registro_paralelo:sc49|qp[2]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.644      ;
; 0.400 ; FIR_filter:sc0|registro_paralelo:sc50|qp[0]        ; FIR_filter:sc0|registro_paralelo:sc51|qp[0]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.643      ;
; 0.401 ; FIR_filter:sc0|registro_paralelo:sc34|qp[6]        ; FIR_filter:sc0|registro_paralelo:sc35|qp[6]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.644      ;
; 0.401 ; FIR_filter:sc0|registro_paralelo:sc48|qp[0]        ; FIR_filter:sc0|registro_paralelo:sc49|qp[0]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.644      ;
; 0.401 ; FIR_filter:sc0|registro_paralelo:sc49|qp[9]        ; FIR_filter:sc0|registro_paralelo:sc50|qp[9]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.643      ;
; 0.401 ; DAC7564:sc2|spi_master:sc0|clk_toggles[5]          ; DAC7564:sc2|spi_master:sc0|clk_toggles[5]         ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.643      ;
; 0.402 ; FIR_filter:sc0|registro_paralelo:sc35|qp[0]        ; FIR_filter:sc0|registro_paralelo:sc36|qp[0]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.645      ;
; 0.402 ; FIR_filter:sc0|registro_paralelo:sc30|qp[0]        ; FIR_filter:sc0|registro_paralelo:sc31|qp[0]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.645      ;
; 0.402 ; FIR_filter:sc0|registro_paralelo:sc23|qp[0]        ; FIR_filter:sc0|registro_paralelo:sc24|qp[0]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.645      ;
; 0.402 ; FIR_filter:sc0|registro_paralelo:sc35|qp[2]        ; FIR_filter:sc0|registro_paralelo:sc36|qp[2]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.645      ;
; 0.402 ; FIR_filter:sc0|registro_paralelo:sc34|qp[2]        ; FIR_filter:sc0|registro_paralelo:sc35|qp[2]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.645      ;
; 0.402 ; FIR_filter:sc0|registro_paralelo:sc49|qp[3]        ; FIR_filter:sc0|registro_paralelo:sc50|qp[3]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.644      ;
; 0.402 ; FIR_filter:sc0|registro_paralelo:sc41|qp[3]        ; FIR_filter:sc0|registro_paralelo:sc42|qp[3]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.644      ;
; 0.402 ; FIR_filter:sc0|registro_paralelo:sc41|qp[5]        ; FIR_filter:sc0|registro_paralelo:sc42|qp[5]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.645      ;
; 0.402 ; FIR_filter:sc0|registro_paralelo:sc41|qp[7]        ; FIR_filter:sc0|registro_paralelo:sc42|qp[7]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.645      ;
; 0.402 ; FIR_filter:sc0|registro_paralelo:sc35|qp[8]        ; FIR_filter:sc0|registro_paralelo:sc36|qp[8]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.645      ;
; 0.402 ; FIR_filter:sc0|registro_paralelo:sc24|qp[9]        ; FIR_filter:sc0|registro_paralelo:sc25|qp[9]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.645      ;
; 0.403 ; FIR_filter:sc0|registro_paralelo:sc34|qp[0]        ; FIR_filter:sc0|registro_paralelo:sc35|qp[0]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.646      ;
; 0.403 ; FIR_filter:sc0|registro_paralelo:sc33|qp[0]        ; FIR_filter:sc0|registro_paralelo:sc34|qp[0]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.646      ;
; 0.403 ; FIR_filter:sc0|registro_paralelo:sc11|qp[1]        ; FIR_filter:sc0|registro_paralelo:sc12|qp[1]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.646      ;
; 0.403 ; FIR_filter:sc0|registro_paralelo:sc40|qp[3]        ; FIR_filter:sc0|registro_paralelo:sc41|qp[3]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.645      ;
; 0.403 ; FIR_filter:sc0|registro_paralelo:sc33|qp[4]        ; FIR_filter:sc0|registro_paralelo:sc34|qp[4]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.646      ;
; 0.403 ; FIR_filter:sc0|registro_paralelo:sc30|qp[4]        ; FIR_filter:sc0|registro_paralelo:sc31|qp[4]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.646      ;
; 0.403 ; FIR_filter:sc0|registro_paralelo:sc49|qp[5]        ; FIR_filter:sc0|registro_paralelo:sc50|qp[5]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.646      ;
; 0.403 ; FIR_filter:sc0|registro_paralelo:sc40|qp[5]        ; FIR_filter:sc0|registro_paralelo:sc41|qp[5]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.646      ;
; 0.403 ; FIR_filter:sc0|registro_paralelo:sc23|qp[5]        ; FIR_filter:sc0|registro_paralelo:sc24|qp[5]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.646      ;
; 0.403 ; FIR_filter:sc0|registro_paralelo:sc37|qp[8]        ; FIR_filter:sc0|registro_paralelo:sc38|qp[8]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.646      ;
; 0.403 ; FIR_filter:sc0|registro_paralelo:sc33|qp[8]        ; FIR_filter:sc0|registro_paralelo:sc34|qp[8]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.646      ;
; 0.403 ; FIR_filter:sc0|registro_paralelo:sc48|qp[9]        ; FIR_filter:sc0|registro_paralelo:sc49|qp[9]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.645      ;
; 0.403 ; FIR_filter:sc0|registro_paralelo:sc41|qp[9]        ; FIR_filter:sc0|registro_paralelo:sc42|qp[9]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.645      ;
; 0.404 ; FIR_filter:sc0|registro_paralelo:sc35|qp[6]        ; FIR_filter:sc0|registro_paralelo:sc36|qp[6]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.647      ;
; 0.404 ; FIR_filter:sc0|registro_paralelo:sc33|qp[6]        ; FIR_filter:sc0|registro_paralelo:sc34|qp[6]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.647      ;
; 0.404 ; FIR_filter:sc0|registro_paralelo:sc40|qp[1]        ; FIR_filter:sc0|registro_paralelo:sc41|qp[1]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.647      ;
; 0.404 ; FIR_filter:sc0|registro_paralelo:sc33|qp[2]        ; FIR_filter:sc0|registro_paralelo:sc34|qp[2]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.647      ;
; 0.404 ; FIR_filter:sc0|registro_paralelo:sc23|qp[2]        ; FIR_filter:sc0|registro_paralelo:sc24|qp[2]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.647      ;
; 0.404 ; FIR_filter:sc0|registro_paralelo:sc48|qp[5]        ; FIR_filter:sc0|registro_paralelo:sc49|qp[5]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.647      ;
; 0.404 ; FIR_filter:sc0|registro_paralelo:sc49|qp[7]        ; FIR_filter:sc0|registro_paralelo:sc50|qp[7]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.647      ;
; 0.404 ; FIR_filter:sc0|registro_paralelo:sc48|qp[7]        ; FIR_filter:sc0|registro_paralelo:sc49|qp[7]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.647      ;
; 0.404 ; FIR_filter:sc0|registro_paralelo:sc40|qp[7]        ; FIR_filter:sc0|registro_paralelo:sc41|qp[7]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.647      ;
; 0.404 ; FIR_filter:sc0|registro_paralelo:sc34|qp[8]        ; FIR_filter:sc0|registro_paralelo:sc35|qp[8]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.647      ;
; 0.404 ; FIR_filter:sc0|registro_paralelo:sc23|qp[8]        ; FIR_filter:sc0|registro_paralelo:sc24|qp[8]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.647      ;
; 0.405 ; FIR_filter:sc0|registro_paralelo:sc41|qp[1]        ; FIR_filter:sc0|registro_paralelo:sc42|qp[1]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.648      ;
; 0.405 ; FIR_filter:sc0|registro_paralelo:sc23|qp[1]        ; FIR_filter:sc0|registro_paralelo:sc24|qp[1]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.648      ;
; 0.405 ; FIR_filter:sc0|registro_paralelo:sc39|qp[3]        ; FIR_filter:sc0|registro_paralelo:sc40|qp[3]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.647      ;
; 0.405 ; FIR_filter:sc0|registro_paralelo:sc34|qp[4]        ; FIR_filter:sc0|registro_paralelo:sc35|qp[4]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.648      ;
; 0.405 ; FIR_filter:sc0|registro_paralelo:sc23|qp[4]        ; FIR_filter:sc0|registro_paralelo:sc24|qp[4]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.648      ;
; 0.405 ; FIR_filter:sc0|registro_paralelo:sc24|qp[7]        ; FIR_filter:sc0|registro_paralelo:sc25|qp[7]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.648      ;
; 0.405 ; FIR_filter:sc0|registro_paralelo:sc40|qp[9]        ; FIR_filter:sc0|registro_paralelo:sc41|qp[9]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.647      ;
; 0.406 ; FIR_filter:sc0|registro_paralelo:sc48|qp[4]        ; FIR_filter:sc0|registro_paralelo:sc49|qp[4]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.649      ;
; 0.406 ; FIR_filter:sc0|registro_paralelo:sc48|qp[6]        ; FIR_filter:sc0|registro_paralelo:sc49|qp[6]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.649      ;
; 0.415 ; FIR_filter:sc0|registro_paralelo:sc49|qp[1]        ; FIR_filter:sc0|registro_paralelo:sc50|qp[1]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.658      ;
; 0.416 ; FIR_filter:sc0|registro_paralelo:sc12|qp[7]        ; FIR_filter:sc0|registro_paralelo:sc13|qp[7]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.660      ;
; 0.416 ; FIR_filter:sc0|registro_paralelo:sc10|qp[7]        ; FIR_filter:sc0|registro_paralelo:sc11|qp[7]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.660      ;
; 0.416 ; FIR_filter:sc0|registro_paralelo:sc35|qp[4]        ; FIR_filter:sc0|registro_paralelo:sc36|qp[4]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.659      ;
; 0.416 ; FIR_filter:sc0|registro_paralelo:sc10|qp[5]        ; FIR_filter:sc0|registro_paralelo:sc11|qp[5]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.660      ;
; 0.417 ; FIR_filter:sc0|registro_paralelo:sc6|qp[1]         ; FIR_filter:sc0|registro_paralelo:sc7|qp[1]        ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.660      ;
; 0.417 ; FIR_filter:sc0|registro_paralelo:sc24|qp[3]        ; FIR_filter:sc0|registro_paralelo:sc25|qp[3]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.659      ;
; 0.417 ; FIR_filter:sc0|registro_paralelo:sc37|qp[6]        ; FIR_filter:sc0|registro_paralelo:sc38|qp[6]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.660      ;
; 0.418 ; FIR_filter:sc0|registro_paralelo:sc23|qp[6]        ; FIR_filter:sc0|registro_paralelo:sc24|qp[6]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.661      ;
; 0.418 ; FIR_filter:sc0|registro_paralelo:sc24|qp[1]        ; FIR_filter:sc0|registro_paralelo:sc25|qp[1]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.661      ;
; 0.418 ; FIR_filter:sc0|registro_paralelo:sc18|qp[2]        ; FIR_filter:sc0|registro_paralelo:sc19|qp[2]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.660      ;
; 0.418 ; FIR_filter:sc0|registro_paralelo:sc23|qp[3]        ; FIR_filter:sc0|registro_paralelo:sc24|qp[3]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.660      ;
; 0.418 ; FIR_filter:sc0|registro_paralelo:sc11|qp[4]        ; FIR_filter:sc0|registro_paralelo:sc12|qp[4]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.661      ;
; 0.419 ; FIR_filter:sc0|registro_paralelo:sc7|qp[2]         ; FIR_filter:sc0|registro_paralelo:sc8|qp[2]        ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.662      ;
; 0.420 ; FIR_filter:sc0|registro_paralelo:sc19|qp[3]        ; FIR_filter:sc0|registro_paralelo:sc20|qp[3]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.662      ;
; 0.442 ; FSM_RTF:sc4|qp[2]                                  ; FSM_RTF:sc4|qp[1]                                 ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.684      ;
; 0.506 ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[20] ; FIR_filter:sc0|MAC:sc2|registro_r:Bloque_4|qp[20] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.124      ; 0.801      ;
; 0.507 ; DAC7564:sc2|spi_master:sc0|txBuffer[3]             ; DAC7564:sc2|spi_master:sc0|txBuffer[4]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.750      ;
; 0.508 ; DAC7564:sc2|spi_master:sc0|txBuffer[1]             ; DAC7564:sc2|spi_master:sc0|txBuffer[2]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.751      ;
; 0.509 ; DAC7564:sc2|spi_master:sc0|txBuffer[18]            ; DAC7564:sc2|spi_master:sc0|txBuffer[19]           ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.750      ;
; 0.509 ; DAC7564:sc2|spi_master:sc0|txBuffer[2]             ; DAC7564:sc2|spi_master:sc0|txBuffer[3]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.752      ;
; 0.509 ; DAC7564:sc2|spi_master:sc0|txBuffer[0]             ; DAC7564:sc2|spi_master:sc0|txBuffer[1]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.752      ;
; 0.510 ; FIR_filter:sc0|registro_paralelo:sc47|qp[1]        ; FIR_filter:sc0|registro_paralelo:sc48|qp[1]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.498      ; 1.179      ;
; 0.510 ; DAC7564:sc2|spi_master:sc0|txBuffer[16]            ; DAC7564:sc2|spi_master:sc0|txBuffer[17]           ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.751      ;
; 0.513 ; FIR_filter:sc0|registro_paralelo:sc36|qp[0]        ; FIR_filter:sc0|registro_paralelo:sc37|qp[0]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.468      ; 1.152      ;
+-------+----------------------------------------------------+---------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                      ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; sc5|altpll_component|auto_generated|pll1|clk[0] ; 3.022 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                       ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.179 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                        ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; sc5|altpll_component|auto_generated|pll1|clk[0] ; 4.775 ; 0.000         ;
; CLK                                             ; 9.574 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'sc5|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                   ;
+-------+-------------------------------------------------------+----------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                             ; To Node                                            ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------+----------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 3.022 ; FSM_RTF:sc4|qp[2]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[4]             ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.010     ; 1.955      ;
; 3.022 ; FSM_RTF:sc4|qp[2]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[5]             ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.010     ; 1.955      ;
; 3.022 ; FSM_RTF:sc4|qp[2]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[6]             ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.010     ; 1.955      ;
; 3.022 ; FSM_RTF:sc4|qp[2]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[7]             ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.010     ; 1.955      ;
; 3.022 ; FSM_RTF:sc4|qp[2]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[8]             ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.010     ; 1.955      ;
; 3.022 ; FSM_RTF:sc4|qp[2]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[9]             ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.010     ; 1.955      ;
; 3.022 ; FSM_RTF:sc4|qp[2]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[10]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.010     ; 1.955      ;
; 3.022 ; FSM_RTF:sc4|qp[2]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[11]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.010     ; 1.955      ;
; 3.022 ; FSM_RTF:sc4|qp[2]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[12]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.010     ; 1.955      ;
; 3.022 ; FSM_RTF:sc4|qp[2]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[13]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.010     ; 1.955      ;
; 3.022 ; FSM_RTF:sc4|qp[2]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[14]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.010     ; 1.955      ;
; 3.022 ; FSM_RTF:sc4|qp[2]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[15]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.010     ; 1.955      ;
; 3.022 ; FSM_RTF:sc4|qp[2]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[3]             ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.010     ; 1.955      ;
; 3.022 ; FSM_RTF:sc4|qp[2]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[2]             ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.010     ; 1.955      ;
; 3.022 ; FSM_RTF:sc4|qp[2]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[1]             ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.010     ; 1.955      ;
; 3.022 ; FSM_RTF:sc4|qp[2]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[0]             ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.010     ; 1.955      ;
; 3.082 ; FSM_RTF:sc4|qp[1]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[4]             ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.010     ; 1.895      ;
; 3.082 ; FSM_RTF:sc4|qp[1]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[5]             ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.010     ; 1.895      ;
; 3.082 ; FSM_RTF:sc4|qp[1]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[6]             ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.010     ; 1.895      ;
; 3.082 ; FSM_RTF:sc4|qp[1]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[7]             ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.010     ; 1.895      ;
; 3.082 ; FSM_RTF:sc4|qp[1]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[8]             ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.010     ; 1.895      ;
; 3.082 ; FSM_RTF:sc4|qp[1]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[9]             ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.010     ; 1.895      ;
; 3.082 ; FSM_RTF:sc4|qp[1]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[10]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.010     ; 1.895      ;
; 3.082 ; FSM_RTF:sc4|qp[1]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[11]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.010     ; 1.895      ;
; 3.082 ; FSM_RTF:sc4|qp[1]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[12]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.010     ; 1.895      ;
; 3.082 ; FSM_RTF:sc4|qp[1]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[13]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.010     ; 1.895      ;
; 3.082 ; FSM_RTF:sc4|qp[1]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[14]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.010     ; 1.895      ;
; 3.082 ; FSM_RTF:sc4|qp[1]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[15]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.010     ; 1.895      ;
; 3.082 ; FSM_RTF:sc4|qp[1]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[3]             ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.010     ; 1.895      ;
; 3.082 ; FSM_RTF:sc4|qp[1]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[2]             ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.010     ; 1.895      ;
; 3.082 ; FSM_RTF:sc4|qp[1]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[1]             ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.010     ; 1.895      ;
; 3.082 ; FSM_RTF:sc4|qp[1]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[0]             ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.010     ; 1.895      ;
; 3.195 ; FSM_RTF:sc4|qp[0]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[4]             ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.010     ; 1.782      ;
; 3.195 ; FSM_RTF:sc4|qp[0]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[5]             ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.010     ; 1.782      ;
; 3.195 ; FSM_RTF:sc4|qp[0]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[6]             ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.010     ; 1.782      ;
; 3.195 ; FSM_RTF:sc4|qp[0]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[7]             ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.010     ; 1.782      ;
; 3.195 ; FSM_RTF:sc4|qp[0]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[8]             ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.010     ; 1.782      ;
; 3.195 ; FSM_RTF:sc4|qp[0]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[9]             ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.010     ; 1.782      ;
; 3.195 ; FSM_RTF:sc4|qp[0]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[10]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.010     ; 1.782      ;
; 3.195 ; FSM_RTF:sc4|qp[0]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[11]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.010     ; 1.782      ;
; 3.195 ; FSM_RTF:sc4|qp[0]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[12]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.010     ; 1.782      ;
; 3.195 ; FSM_RTF:sc4|qp[0]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[13]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.010     ; 1.782      ;
; 3.195 ; FSM_RTF:sc4|qp[0]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[14]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.010     ; 1.782      ;
; 3.195 ; FSM_RTF:sc4|qp[0]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[15]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.010     ; 1.782      ;
; 3.195 ; FSM_RTF:sc4|qp[0]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[3]             ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.010     ; 1.782      ;
; 3.195 ; FSM_RTF:sc4|qp[0]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[2]             ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.010     ; 1.782      ;
; 3.195 ; FSM_RTF:sc4|qp[0]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[1]             ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.010     ; 1.782      ;
; 3.195 ; FSM_RTF:sc4|qp[0]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[0]             ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.010     ; 1.782      ;
; 3.290 ; FSM_RTF:sc4|qp[2]                                     ; DAC7564:sc2|spi_master:sc0|busy                    ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.026     ; 1.671      ;
; 3.350 ; FSM_RTF:sc4|qp[1]                                     ; DAC7564:sc2|spi_master:sc0|busy                    ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.026     ; 1.611      ;
; 3.356 ; FSM_RTF:sc4|qp[0]                                     ; DAC7564:sc2|spi_master:sc0|clk_toggles[4]          ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.025     ; 1.606      ;
; 3.356 ; FSM_RTF:sc4|qp[0]                                     ; DAC7564:sc2|spi_master:sc0|clk_toggles[0]          ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.025     ; 1.606      ;
; 3.356 ; FSM_RTF:sc4|qp[0]                                     ; DAC7564:sc2|spi_master:sc0|clk_toggles[1]          ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.025     ; 1.606      ;
; 3.356 ; FSM_RTF:sc4|qp[0]                                     ; DAC7564:sc2|spi_master:sc0|clk_toggles[2]          ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.025     ; 1.606      ;
; 3.356 ; FSM_RTF:sc4|qp[0]                                     ; DAC7564:sc2|spi_master:sc0|clk_toggles[3]          ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.025     ; 1.606      ;
; 3.356 ; FSM_RTF:sc4|qp[0]                                     ; DAC7564:sc2|spi_master:sc0|clk_toggles[5]          ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.025     ; 1.606      ;
; 3.376 ; FSM_RTF:sc4|qp[2]                                     ; DAC7564:sc2|spi_master:sc0|clk_toggles[4]          ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.025     ; 1.586      ;
; 3.376 ; FSM_RTF:sc4|qp[2]                                     ; DAC7564:sc2|spi_master:sc0|clk_toggles[0]          ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.025     ; 1.586      ;
; 3.376 ; FSM_RTF:sc4|qp[2]                                     ; DAC7564:sc2|spi_master:sc0|clk_toggles[1]          ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.025     ; 1.586      ;
; 3.376 ; FSM_RTF:sc4|qp[2]                                     ; DAC7564:sc2|spi_master:sc0|clk_toggles[2]          ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.025     ; 1.586      ;
; 3.376 ; FSM_RTF:sc4|qp[2]                                     ; DAC7564:sc2|spi_master:sc0|clk_toggles[3]          ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.025     ; 1.586      ;
; 3.376 ; FSM_RTF:sc4|qp[2]                                     ; DAC7564:sc2|spi_master:sc0|clk_toggles[5]          ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.025     ; 1.586      ;
; 3.418 ; FSM_RTF:sc4|qp[2]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[23]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.027     ; 1.542      ;
; 3.418 ; FSM_RTF:sc4|qp[2]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[22]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.027     ; 1.542      ;
; 3.418 ; FSM_RTF:sc4|qp[2]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[21]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.027     ; 1.542      ;
; 3.418 ; FSM_RTF:sc4|qp[2]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[20]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.027     ; 1.542      ;
; 3.418 ; FSM_RTF:sc4|qp[2]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[19]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.027     ; 1.542      ;
; 3.418 ; FSM_RTF:sc4|qp[2]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[18]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.027     ; 1.542      ;
; 3.418 ; FSM_RTF:sc4|qp[2]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[17]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.027     ; 1.542      ;
; 3.418 ; FSM_RTF:sc4|qp[2]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[16]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.027     ; 1.542      ;
; 3.418 ; FSM_RTF:sc4|qp[2]                                     ; DAC7564:sc2|spi_master:sc0|INT_sclk                ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.027     ; 1.542      ;
; 3.463 ; FSM_RTF:sc4|qp[0]                                     ; DAC7564:sc2|spi_master:sc0|busy                    ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.026     ; 1.498      ;
; 3.478 ; FSM_RTF:sc4|qp[1]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[23]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.027     ; 1.482      ;
; 3.478 ; FSM_RTF:sc4|qp[1]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[22]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.027     ; 1.482      ;
; 3.478 ; FSM_RTF:sc4|qp[1]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[21]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.027     ; 1.482      ;
; 3.478 ; FSM_RTF:sc4|qp[1]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[20]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.027     ; 1.482      ;
; 3.478 ; FSM_RTF:sc4|qp[1]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[19]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.027     ; 1.482      ;
; 3.478 ; FSM_RTF:sc4|qp[1]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[18]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.027     ; 1.482      ;
; 3.478 ; FSM_RTF:sc4|qp[1]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[17]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.027     ; 1.482      ;
; 3.478 ; FSM_RTF:sc4|qp[1]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[16]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.027     ; 1.482      ;
; 3.478 ; FSM_RTF:sc4|qp[1]                                     ; DAC7564:sc2|spi_master:sc0|INT_sclk                ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.027     ; 1.482      ;
; 3.591 ; FSM_RTF:sc4|qp[0]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[23]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.027     ; 1.369      ;
; 3.591 ; FSM_RTF:sc4|qp[0]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[22]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.027     ; 1.369      ;
; 3.591 ; FSM_RTF:sc4|qp[0]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[21]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.027     ; 1.369      ;
; 3.591 ; FSM_RTF:sc4|qp[0]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[20]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.027     ; 1.369      ;
; 3.591 ; FSM_RTF:sc4|qp[0]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[19]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.027     ; 1.369      ;
; 3.591 ; FSM_RTF:sc4|qp[0]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[18]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.027     ; 1.369      ;
; 3.591 ; FSM_RTF:sc4|qp[0]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[17]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.027     ; 1.369      ;
; 3.591 ; FSM_RTF:sc4|qp[0]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[16]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.027     ; 1.369      ;
; 3.591 ; FSM_RTF:sc4|qp[0]                                     ; DAC7564:sc2|spi_master:sc0|INT_sclk                ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.027     ; 1.369      ;
; 3.622 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[1] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[20] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.165      ; 6.530      ;
; 3.706 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[3] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[20] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.165      ; 6.446      ;
; 3.706 ; FSM_RTF:sc4|qp[1]                                     ; DAC7564:sc2|spi_master:sc0|clk_toggles[4]          ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.025     ; 1.256      ;
; 3.706 ; FSM_RTF:sc4|qp[1]                                     ; DAC7564:sc2|spi_master:sc0|clk_toggles[0]          ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.025     ; 1.256      ;
; 3.706 ; FSM_RTF:sc4|qp[1]                                     ; DAC7564:sc2|spi_master:sc0|clk_toggles[1]          ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.025     ; 1.256      ;
; 3.706 ; FSM_RTF:sc4|qp[1]                                     ; DAC7564:sc2|spi_master:sc0|clk_toggles[2]          ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.025     ; 1.256      ;
; 3.706 ; FSM_RTF:sc4|qp[1]                                     ; DAC7564:sc2|spi_master:sc0|clk_toggles[3]          ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.025     ; 1.256      ;
; 3.706 ; FSM_RTF:sc4|qp[1]                                     ; DAC7564:sc2|spi_master:sc0|clk_toggles[5]          ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.025     ; 1.256      ;
; 3.709 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[0] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[20] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.165      ; 6.443      ;
; 3.720 ; FIR_filter:sc0|MAC:sc2|registro_r:Bloque_4|qp[13]     ; DAC7564:sc2|spi_master:sc0|txBuffer[8]             ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.264     ; 1.003      ;
+-------+-------------------------------------------------------+----------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'sc5|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                ;
+-------+----------------------------------------------------+---------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                                           ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+---------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.179 ; DAC7564:sc2|spi_master:sc0|receive_transmit        ; DAC7564:sc2|spi_master:sc0|receive_transmit       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; DAC7564:sc2|spi_master:sc0|INT_sclk                ; DAC7564:sc2|spi_master:sc0|INT_sclk               ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; DAC7564:sc2|spi_master:sc0|mosi                    ; DAC7564:sc2|spi_master:sc0|mosi                   ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; DAC7564:sc2|spi_master:sc0|last_bit[0]             ; DAC7564:sc2|spi_master:sc0|last_bit[0]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; DAC7564:sc2|spi_master:sc0|state                   ; DAC7564:sc2|spi_master:sc0|state                  ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.181 ; FIR_filter:sc0|MAC:sc2|FSM_MAC:Bloque_6|qp[1]      ; FIR_filter:sc0|MAC:sc2|FSM_MAC:Bloque_6|qp[1]     ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.314      ;
; 0.183 ; FSM_RTF:sc4|qp[2]                                  ; FSM_RTF:sc4|qp[2]                                 ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.187 ; FIR_filter:sc0|registro_paralelo:sc30|qp[2]        ; FIR_filter:sc0|registro_paralelo:sc31|qp[2]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.313      ;
; 0.187 ; FIR_filter:sc0|registro_paralelo:sc31|qp[5]        ; FIR_filter:sc0|registro_paralelo:sc32|qp[5]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.313      ;
; 0.187 ; FIR_filter:sc0|registro_paralelo:sc11|qp[6]        ; FIR_filter:sc0|registro_paralelo:sc12|qp[6]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.313      ;
; 0.188 ; FIR_filter:sc0|registro_paralelo:sc11|qp[2]        ; FIR_filter:sc0|registro_paralelo:sc12|qp[2]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; FIR_filter:sc0|registro_paralelo:sc50|qp[4]        ; FIR_filter:sc0|registro_paralelo:sc51|qp[4]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.313      ;
; 0.189 ; FIR_filter:sc0|registro_paralelo:sc45|qp[0]        ; FIR_filter:sc0|registro_paralelo:sc46|qp[0]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; FIR_filter:sc0|registro_paralelo:sc43|qp[1]        ; FIR_filter:sc0|registro_paralelo:sc44|qp[1]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; FIR_filter:sc0|registro_paralelo:sc29|qp[1]        ; FIR_filter:sc0|registro_paralelo:sc30|qp[1]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; FIR_filter:sc0|registro_paralelo:sc31|qp[3]        ; FIR_filter:sc0|registro_paralelo:sc32|qp[3]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; FIR_filter:sc0|registro_paralelo:sc39|qp[6]        ; FIR_filter:sc0|registro_paralelo:sc40|qp[6]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; FIR_filter:sc0|registro_paralelo:sc43|qp[7]        ; FIR_filter:sc0|registro_paralelo:sc44|qp[7]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; FIR_filter:sc0|registro_paralelo:sc43|qp[9]        ; FIR_filter:sc0|registro_paralelo:sc44|qp[9]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.190 ; FIR_filter:sc0|registro_paralelo:sc45|qp[4]        ; FIR_filter:sc0|registro_paralelo:sc46|qp[4]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; FIR_filter:sc0|registro_paralelo:sc39|qp[4]        ; FIR_filter:sc0|registro_paralelo:sc40|qp[4]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; FIR_filter:sc0|registro_paralelo:sc39|qp[8]        ; FIR_filter:sc0|registro_paralelo:sc40|qp[8]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.316      ;
; 0.190 ; FIR_filter:sc0|registro_paralelo:sc31|qp[9]        ; FIR_filter:sc0|registro_paralelo:sc32|qp[9]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.315      ;
; 0.191 ; FIR_filter:sc0|registro_paralelo:sc48|qp[2]        ; FIR_filter:sc0|registro_paralelo:sc49|qp[2]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.317      ;
; 0.191 ; FIR_filter:sc0|registro_paralelo:sc34|qp[6]        ; FIR_filter:sc0|registro_paralelo:sc35|qp[6]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.317      ;
; 0.191 ; FIR_filter:sc0|registro_paralelo:sc50|qp[0]        ; FIR_filter:sc0|registro_paralelo:sc51|qp[0]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.317      ;
; 0.191 ; FIR_filter:sc0|registro_paralelo:sc48|qp[0]        ; FIR_filter:sc0|registro_paralelo:sc49|qp[0]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.317      ;
; 0.191 ; FIR_filter:sc0|registro_paralelo:sc31|qp[1]        ; FIR_filter:sc0|registro_paralelo:sc32|qp[1]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.316      ;
; 0.191 ; FIR_filter:sc0|registro_paralelo:sc49|qp[9]        ; FIR_filter:sc0|registro_paralelo:sc50|qp[9]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.316      ;
; 0.192 ; FIR_filter:sc0|registro_paralelo:sc35|qp[2]        ; FIR_filter:sc0|registro_paralelo:sc36|qp[2]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.318      ;
; 0.192 ; FIR_filter:sc0|registro_paralelo:sc34|qp[2]        ; FIR_filter:sc0|registro_paralelo:sc35|qp[2]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.318      ;
; 0.192 ; FIR_filter:sc0|registro_paralelo:sc41|qp[3]        ; FIR_filter:sc0|registro_paralelo:sc42|qp[3]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.317      ;
; 0.192 ; FIR_filter:sc0|registro_paralelo:sc40|qp[3]        ; FIR_filter:sc0|registro_paralelo:sc41|qp[3]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.317      ;
; 0.192 ; FIR_filter:sc0|registro_paralelo:sc23|qp[5]        ; FIR_filter:sc0|registro_paralelo:sc24|qp[5]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.318      ;
; 0.192 ; FIR_filter:sc0|registro_paralelo:sc41|qp[7]        ; FIR_filter:sc0|registro_paralelo:sc42|qp[7]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.318      ;
; 0.193 ; FIR_filter:sc0|registro_paralelo:sc33|qp[6]        ; FIR_filter:sc0|registro_paralelo:sc34|qp[6]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.319      ;
; 0.193 ; FIR_filter:sc0|registro_paralelo:sc30|qp[0]        ; FIR_filter:sc0|registro_paralelo:sc31|qp[0]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.318      ;
; 0.193 ; FIR_filter:sc0|registro_paralelo:sc23|qp[0]        ; FIR_filter:sc0|registro_paralelo:sc24|qp[0]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.318      ;
; 0.193 ; FIR_filter:sc0|registro_paralelo:sc33|qp[2]        ; FIR_filter:sc0|registro_paralelo:sc34|qp[2]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.319      ;
; 0.193 ; FIR_filter:sc0|registro_paralelo:sc23|qp[2]        ; FIR_filter:sc0|registro_paralelo:sc24|qp[2]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.319      ;
; 0.193 ; FIR_filter:sc0|registro_paralelo:sc49|qp[3]        ; FIR_filter:sc0|registro_paralelo:sc50|qp[3]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.318      ;
; 0.193 ; FIR_filter:sc0|registro_paralelo:sc33|qp[4]        ; FIR_filter:sc0|registro_paralelo:sc34|qp[4]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.318      ;
; 0.193 ; FIR_filter:sc0|registro_paralelo:sc49|qp[5]        ; FIR_filter:sc0|registro_paralelo:sc50|qp[5]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.318      ;
; 0.193 ; FIR_filter:sc0|registro_paralelo:sc41|qp[5]        ; FIR_filter:sc0|registro_paralelo:sc42|qp[5]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.318      ;
; 0.193 ; FIR_filter:sc0|registro_paralelo:sc40|qp[7]        ; FIR_filter:sc0|registro_paralelo:sc41|qp[7]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.319      ;
; 0.193 ; FIR_filter:sc0|registro_paralelo:sc37|qp[8]        ; FIR_filter:sc0|registro_paralelo:sc38|qp[8]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.319      ;
; 0.193 ; FIR_filter:sc0|registro_paralelo:sc35|qp[8]        ; FIR_filter:sc0|registro_paralelo:sc36|qp[8]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.318      ;
; 0.193 ; FIR_filter:sc0|registro_paralelo:sc48|qp[9]        ; FIR_filter:sc0|registro_paralelo:sc49|qp[9]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.318      ;
; 0.193 ; contador_bt_clear:sc6|qp[9]                        ; contador_bt_clear:sc6|qp[9]                       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.317      ;
; 0.194 ; FIR_filter:sc0|registro_paralelo:sc35|qp[6]        ; FIR_filter:sc0|registro_paralelo:sc36|qp[6]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.320      ;
; 0.194 ; FIR_filter:sc0|registro_paralelo:sc35|qp[0]        ; FIR_filter:sc0|registro_paralelo:sc36|qp[0]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.319      ;
; 0.194 ; FIR_filter:sc0|registro_paralelo:sc34|qp[0]        ; FIR_filter:sc0|registro_paralelo:sc35|qp[0]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.319      ;
; 0.194 ; FIR_filter:sc0|registro_paralelo:sc33|qp[0]        ; FIR_filter:sc0|registro_paralelo:sc34|qp[0]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.319      ;
; 0.194 ; FIR_filter:sc0|registro_paralelo:sc40|qp[1]        ; FIR_filter:sc0|registro_paralelo:sc41|qp[1]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.319      ;
; 0.194 ; FIR_filter:sc0|registro_paralelo:sc11|qp[1]        ; FIR_filter:sc0|registro_paralelo:sc12|qp[1]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.319      ;
; 0.194 ; FIR_filter:sc0|registro_paralelo:sc30|qp[4]        ; FIR_filter:sc0|registro_paralelo:sc31|qp[4]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.319      ;
; 0.194 ; FIR_filter:sc0|registro_paralelo:sc40|qp[5]        ; FIR_filter:sc0|registro_paralelo:sc41|qp[5]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.319      ;
; 0.194 ; FIR_filter:sc0|registro_paralelo:sc49|qp[7]        ; FIR_filter:sc0|registro_paralelo:sc50|qp[7]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.320      ;
; 0.194 ; FIR_filter:sc0|registro_paralelo:sc48|qp[7]        ; FIR_filter:sc0|registro_paralelo:sc49|qp[7]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.320      ;
; 0.194 ; FIR_filter:sc0|registro_paralelo:sc34|qp[8]        ; FIR_filter:sc0|registro_paralelo:sc35|qp[8]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.319      ;
; 0.194 ; FIR_filter:sc0|registro_paralelo:sc33|qp[8]        ; FIR_filter:sc0|registro_paralelo:sc34|qp[8]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.319      ;
; 0.194 ; FIR_filter:sc0|registro_paralelo:sc23|qp[8]        ; FIR_filter:sc0|registro_paralelo:sc24|qp[8]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.319      ;
; 0.194 ; FIR_filter:sc0|registro_paralelo:sc41|qp[9]        ; FIR_filter:sc0|registro_paralelo:sc42|qp[9]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.319      ;
; 0.194 ; FIR_filter:sc0|registro_paralelo:sc40|qp[9]        ; FIR_filter:sc0|registro_paralelo:sc41|qp[9]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.319      ;
; 0.194 ; FIR_filter:sc0|registro_paralelo:sc24|qp[9]        ; FIR_filter:sc0|registro_paralelo:sc25|qp[9]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.319      ;
; 0.195 ; FIR_filter:sc0|registro_paralelo:sc41|qp[1]        ; FIR_filter:sc0|registro_paralelo:sc42|qp[1]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.320      ;
; 0.195 ; FIR_filter:sc0|registro_paralelo:sc23|qp[1]        ; FIR_filter:sc0|registro_paralelo:sc24|qp[1]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.320      ;
; 0.195 ; FIR_filter:sc0|registro_paralelo:sc39|qp[3]        ; FIR_filter:sc0|registro_paralelo:sc40|qp[3]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.320      ;
; 0.195 ; FIR_filter:sc0|registro_paralelo:sc34|qp[4]        ; FIR_filter:sc0|registro_paralelo:sc35|qp[4]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.320      ;
; 0.195 ; FIR_filter:sc0|registro_paralelo:sc48|qp[5]        ; FIR_filter:sc0|registro_paralelo:sc49|qp[5]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.320      ;
; 0.195 ; FIR_filter:sc0|registro_paralelo:sc24|qp[7]        ; FIR_filter:sc0|registro_paralelo:sc25|qp[7]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.321      ;
; 0.196 ; FIR_filter:sc0|registro_paralelo:sc23|qp[4]        ; FIR_filter:sc0|registro_paralelo:sc24|qp[4]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.321      ;
; 0.196 ; FIR_filter:sc0|registro_paralelo:sc48|qp[6]        ; FIR_filter:sc0|registro_paralelo:sc49|qp[6]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.321      ;
; 0.197 ; FIR_filter:sc0|registro_paralelo:sc48|qp[4]        ; FIR_filter:sc0|registro_paralelo:sc49|qp[4]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.322      ;
; 0.198 ; DAC7564:sc2|spi_master:sc0|clk_toggles[5]          ; DAC7564:sc2|spi_master:sc0|clk_toggles[5]         ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.326      ;
; 0.199 ; FIR_filter:sc0|registro_paralelo:sc10|qp[7]        ; FIR_filter:sc0|registro_paralelo:sc11|qp[7]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.325      ;
; 0.200 ; FIR_filter:sc0|registro_paralelo:sc12|qp[7]        ; FIR_filter:sc0|registro_paralelo:sc13|qp[7]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.326      ;
; 0.200 ; FIR_filter:sc0|registro_paralelo:sc49|qp[1]        ; FIR_filter:sc0|registro_paralelo:sc50|qp[1]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.325      ;
; 0.200 ; FIR_filter:sc0|registro_paralelo:sc6|qp[1]         ; FIR_filter:sc0|registro_paralelo:sc7|qp[1]        ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.325      ;
; 0.200 ; FIR_filter:sc0|registro_paralelo:sc24|qp[3]        ; FIR_filter:sc0|registro_paralelo:sc25|qp[3]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.325      ;
; 0.200 ; FIR_filter:sc0|registro_paralelo:sc10|qp[5]        ; FIR_filter:sc0|registro_paralelo:sc11|qp[5]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.326      ;
; 0.201 ; FIR_filter:sc0|registro_paralelo:sc23|qp[6]        ; FIR_filter:sc0|registro_paralelo:sc24|qp[6]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.327      ;
; 0.201 ; FIR_filter:sc0|registro_paralelo:sc23|qp[3]        ; FIR_filter:sc0|registro_paralelo:sc24|qp[3]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.326      ;
; 0.201 ; FIR_filter:sc0|registro_paralelo:sc35|qp[4]        ; FIR_filter:sc0|registro_paralelo:sc36|qp[4]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.326      ;
; 0.201 ; FIR_filter:sc0|registro_paralelo:sc11|qp[4]        ; FIR_filter:sc0|registro_paralelo:sc12|qp[4]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.327      ;
; 0.201 ; FIR_filter:sc0|registro_paralelo:sc37|qp[6]        ; FIR_filter:sc0|registro_paralelo:sc38|qp[6]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.326      ;
; 0.202 ; FIR_filter:sc0|registro_paralelo:sc24|qp[1]        ; FIR_filter:sc0|registro_paralelo:sc25|qp[1]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.327      ;
; 0.202 ; FIR_filter:sc0|registro_paralelo:sc18|qp[2]        ; FIR_filter:sc0|registro_paralelo:sc19|qp[2]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.326      ;
; 0.203 ; FIR_filter:sc0|registro_paralelo:sc7|qp[2]         ; FIR_filter:sc0|registro_paralelo:sc8|qp[2]        ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.328      ;
; 0.203 ; FIR_filter:sc0|registro_paralelo:sc19|qp[3]        ; FIR_filter:sc0|registro_paralelo:sc20|qp[3]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.328      ;
; 0.223 ; FIR_filter:sc0|registro_paralelo:sc47|qp[1]        ; FIR_filter:sc0|registro_paralelo:sc48|qp[1]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.255      ; 0.562      ;
; 0.227 ; FIR_filter:sc0|registro_paralelo:sc6|qp[0]         ; FIR_filter:sc0|registro_paralelo:sc7|qp[0]        ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.244      ; 0.555      ;
; 0.227 ; FSM_RTF:sc4|qp[2]                                  ; FSM_RTF:sc4|qp[1]                                 ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.351      ;
; 0.228 ; FIR_filter:sc0|registro_paralelo:sc21|qp[4]        ; FIR_filter:sc0|registro_paralelo:sc22|qp[4]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.247      ; 0.559      ;
; 0.233 ; FIR_filter:sc0|registro_paralelo:sc29|qp[6]        ; FIR_filter:sc0|registro_paralelo:sc30|qp[6]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.246      ; 0.563      ;
; 0.237 ; FIR_filter:sc0|registro_paralelo:sc28|qp[7]        ; FIR_filter:sc0|registro_paralelo:sc29|qp[7]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.244      ; 0.565      ;
; 0.242 ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[20] ; FIR_filter:sc0|MAC:sc2|registro_r:Bloque_4|qp[20] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.390      ;
; 0.242 ; FIR_filter:sc0|registro_paralelo:sc36|qp[0]        ; FIR_filter:sc0|registro_paralelo:sc37|qp[0]       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.246      ; 0.572      ;
; 0.245 ; DAC7564:sc2|spi_master:sc0|txBuffer[18]            ; DAC7564:sc2|spi_master:sc0|txBuffer[19]           ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.373      ;
; 0.245 ; DAC7564:sc2|spi_master:sc0|txBuffer[3]             ; DAC7564:sc2|spi_master:sc0|txBuffer[4]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.373      ;
+-------+----------------------------------------------------+---------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                           ;
+--------------------------------------------------+---------+-------+----------+---------+---------------------+
; Clock                                            ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack                                 ; -2.647  ; 0.179 ; N/A      ; N/A     ; 4.691               ;
;  CLK                                             ; N/A     ; N/A   ; N/A      ; N/A     ; 9.574               ;
;  sc5|altpll_component|auto_generated|pll1|clk[0] ; -2.647  ; 0.179 ; N/A      ; N/A     ; 4.691               ;
; Design-wide TNS                                  ; -57.728 ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLK                                             ; N/A     ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  sc5|altpll_component|auto_generated|pll1|clk[0] ; -57.728 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+--------------------------------------------------+---------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; CLKO          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; CS            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SCLK          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MOSI          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; STF                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; RST                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; TRI                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLK                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; X[0]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; X[1]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; X[2]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; X[3]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; X[4]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; X[5]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; X[6]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; X[7]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; X[8]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; X[9]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; CLKO          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; CS            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SCLK          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; MOSI          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; CLKO          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; CS            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SCLK          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; MOSI          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; CLKO          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; CS            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SCLK          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; MOSI          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                               ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; From Clock                                      ; To Clock                                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 532630   ; 3        ; 117      ; 412      ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; From Clock                                      ; To Clock                                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 532630   ; 3        ; 117      ; 412      ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 12    ; 12   ;
; Unconstrained Input Port Paths  ; 612   ; 612  ;
; Unconstrained Output Ports      ; 4     ; 4    ;
; Unconstrained Output Port Paths ; 6     ; 6    ;
+---------------------------------+-------+------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                        ;
+-------------------------------------------------+-------------------------------------------------+-----------+-------------+
; Target                                          ; Clock                                           ; Type      ; Status      ;
+-------------------------------------------------+-------------------------------------------------+-----------+-------------+
; CLK                                             ; CLK                                             ; Base      ; Constrained ;
; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
+-------------------------------------------------+-------------------------------------------------+-----------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; RST        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TRI        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; X[0]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; X[1]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; X[2]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; X[3]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; X[4]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; X[5]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; X[6]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; X[7]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; X[8]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; X[9]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; CLKO        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CS          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MOSI        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SCLK        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; RST        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TRI        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; X[0]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; X[1]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; X[2]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; X[3]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; X[4]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; X[5]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; X[6]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; X[7]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; X[8]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; X[9]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; CLKO        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CS          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MOSI        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SCLK        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition
    Info: Processing started: Thu Feb 27 11:17:50 2025
Info: Command: quartus_sta RTF -c RTF
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'RTF.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name CLK CLK
    Info (332110): create_generated_clock -source {sc5|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {sc5|altpll_component|auto_generated|pll1|clk[0]} {sc5|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -2.647
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.647             -57.728 sc5|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.390
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.390               0.000 sc5|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 4.705
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.705               0.000 sc5|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.891               0.000 CLK 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -1.438
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.438             -21.737 sc5|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.349
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.349               0.000 sc5|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 4.691
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.691               0.000 sc5|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.887               0.000 CLK 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 3.022
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.022               0.000 sc5|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.179
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.179               0.000 sc5|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 4.775
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.775               0.000 sc5|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.574               0.000 CLK 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 4966 megabytes
    Info: Processing ended: Thu Feb 27 11:17:52 2025
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


