{"children":[{"children":[{"data":[552,947,0,0,36],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[0,0,0,0,0],"details":[{"text":"Stream implemented 256 bits wide with a buffer size of 0 elements.","type":"text"},{"text":"256b wide with 0 elements.","type":"brief"}],"name":"Component call","type":"resource"},{"data":[0,0,0,0,0],"details":[{"text":"Stream implemented 1 bit wide with a buffer size of 0 elements.","type":"text"},{"text":"1b wide with 0 elements.","type":"brief"}],"name":"Component return","type":"resource"},{"data":[14,46,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 6 bits and depth 1","type":"text"},{"text":"1 register of width 32 bits and depth 1","type":"text"},{"text":"Register,\n1 reg, 6 width by 1 depth,\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Variable: \n - 'i' (atax.cpp:18)","type":"resource"},{"data":[14,46,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 6 bits and depth 1","type":"text"},{"text":"1 register of width 32 bits and depth 1","type":"text"},{"text":"Register,\n1 reg, 6 width by 1 depth,\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Variable: \n - 'i' (atax.cpp:29)","type":"resource"},{"data":[14,46,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"details":[{"text":" Depth was increased by a factor of 63 due to a loop initiation interval of 63.","type":"text"}],"text":"1 register of width 6 bits and depth 1","type":"text"},{"details":[{"text":" Depth was increased by a factor of 63 due to a loop initiation interval of 63.","type":"text"}],"text":"1 register of width 32 bits and depth 1","type":"text"},{"text":"Register,\n1 reg, 6 width by 1 depth,\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Variable: \n - 'i' (atax.cpp:43)","type":"resource"},{"data":[14,46,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 6 bits and depth 1","type":"text"},{"text":"1 register of width 32 bits and depth 1","type":"text"},{"text":"Register,\n1 reg, 6 width by 1 depth,\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Variable: \n - 'j' (atax.cpp:20)","type":"resource"},{"data":[14,46,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 6 bits and depth 1","type":"text"},{"text":"1 register of width 32 bits and depth 1","type":"text"},{"text":"Register,\n1 reg, 6 width by 1 depth,\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Variable: \n - 'j' (atax.cpp:32)","type":"resource"},{"data":[14,46,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 6 bits and depth 1","type":"text"},{"text":"1 register of width 32 bits and depth 1","type":"text"},{"text":"Register,\n1 reg, 6 width by 1 depth,\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Variable: \n - 'j' (atax.cpp:36)","type":"resource"},{"data":[24,101,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 bits and depth 1","type":"text"},{"text":"Register,\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Variable: \n - 't' (atax.cpp:31)","type":"resource"},{"data":[0,0,2,0,0],"details":[{"Additional information":[{"text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits.","type":"text"},{"text":"Requested size 1600 bytes, implemented size 2048 bytes, stall-free, 2 reads and 1 write. ","type":"text"},{"text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance.","type":"text"}],"Bank depth":"512 words","Bank width":"32 bits","Implemented size":"2048 bytes","Memory Usage":"2 RAMs","Memory system":"Stall-free","Number of banks":"1","Number of private copies":"1","Number of replicates":"1","Requested size":"1600 bytes","User defined HLS attributes":"hls_memory; hls_singlepump; ","type":"table"},{"text":"Stall-free,\n1600B requested,\n2048B implemented.","type":"brief"}],"name":"atax.cpp:13 (A_local)","type":"resource"},{"data":[0,0,0,0,2],"details":[{"Additional information":"Requested size 80 bytes, implemented size 128 bytes, stall-free, 1 read and 1 write. ","Bank depth":"32 words","Bank width":"32 bits","Implemented size":"128 bytes","Memory Usage":"2 MLABs","Memory system":"Stall-free","Number of banks":"1","Number of private copies":"1","Number of replicates":"1","Requested size":"80 bytes","User defined HLS attributes":"hls_memory; hls_singlepump; ","type":"table"},{"text":"Stall-free,\n80B requested,\n128B implemented.","type":"brief"}],"name":"atax.cpp:14 (x_local)","type":"resource"},{"data":[0,0,0,0,2],"details":[{"Additional information":[{"text":"Requested size 80 bytes, implemented size 128 bytes, stall-free, 2 reads and 2 writes. ","type":"text"},{"text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance.","type":"text"}],"Bank depth":"32 words","Bank width":"32 bits","Implemented size":"128 bytes","Memory Usage":"2 MLABs","Memory system":"Stall-free","Number of banks":"1","Number of private copies":"1","Number of replicates":"1","Requested size":"80 bytes","User defined HLS attributes":"hls_memory; hls_singlepump; ","type":"table"},{"text":"Stall-free,\n80B requested,\n128B implemented.","type":"brief"}],"name":"atax.cpp:15 (y_local)","type":"resource"},{"data":[0,0,0,0,2],"details":[{"Additional information":[{"text":"Requested size 80 bytes, implemented size 128 bytes, stall-free, 2 reads and 2 writes. ","type":"text"},{"text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance.","type":"text"}],"Bank depth":"32 words","Bank width":"32 bits","Implemented size":"128 bytes","Memory Usage":"2 MLABs","Memory system":"Stall-free","Number of banks":"1","Number of private copies":"1","Number of replicates":"1","Requested size":"80 bytes","User defined HLS attributes":"hls_memory; hls_singlepump; ","type":"table"},{"text":"Stall-free,\n80B requested,\n128B implemented.","type":"brief"}],"name":"atax.cpp:16 (tmp_local)","type":"resource"},{"children":[{"count":10,"data":[592,1900,6,0,28],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"}],"data":[592,1900,6,0,28],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/atax/atax.cpp","line":"11"}]],"name":"Stream Read","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/atax/atax.cpp","line":11}]],"name":"/home/dirren/IntelHLS/atax/atax.cpp:11","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[35,24,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/atax/atax.cpp","line":"40"}]],"name":"Store","type":"resource"}],"data":[35,24,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/atax/atax.cpp","line":40}]],"name":"/home/dirren/IntelHLS/atax/atax.cpp:40","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,1,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/atax/atax.cpp","line":"36"}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/atax/atax.cpp","line":"36"}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/atax/atax.cpp","line":"36"}]],"name":"2-bit Select","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/atax/atax.cpp","line":"36"}]],"name":"6-bit Integer Compare","type":"resource"}],"data":[6,1,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/atax/atax.cpp","line":36}]],"name":"/home/dirren/IntelHLS/atax/atax.cpp:36","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/atax/atax.cpp","line":"38"}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[32,0,0,1.5,0],"debug":[[{"filename":"/home/dirren/IntelHLS/atax/atax.cpp","line":"38"}]],"name":"32-bit Integer Multiply","type":"resource"},{"count":2,"data":[52,82,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/atax/atax.cpp","line":"38"}]],"name":"Load","type":"resource"},{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/atax/atax.cpp","line":"38"}]],"name":"Store","type":"resource"}],"data":[150,106,0,1.5,0],"debug":[[{"filename":"/home/dirren/IntelHLS/atax/atax.cpp","line":38}]],"name":"/home/dirren/IntelHLS/atax/atax.cpp:38","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[3,2,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/atax/atax.cpp","line":"48"}]],"name":"Stream Write","type":"resource"}],"data":[3,2,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/atax/atax.cpp","line":48}]],"name":"/home/dirren/IntelHLS/atax/atax.cpp:48","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/atax/atax.cpp","line":"43"}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/atax/atax.cpp","line":"43"}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/atax/atax.cpp","line":"43"}]],"name":"4-bit Select","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/atax/atax.cpp","line":"43"}]],"name":"6-bit Integer Compare","type":"resource"},{"count":1,"data":[4,2,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/atax/atax.cpp","line":"43"}]],"name":"Iteration Initiation","type":"resource"}],"data":[12,2,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/atax/atax.cpp","line":43}]],"name":"/home/dirren/IntelHLS/atax/atax.cpp:43","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[9,8,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/atax/atax.cpp","line":"45"}]],"name":"Load","type":"resource"},{"count":1,"data":[92,272,0,0,5],"debug":[[{"filename":"/home/dirren/IntelHLS/atax/atax.cpp","line":"45"}]],"name":"Store","type":"resource"}],"data":[101,280,0,0,5],"debug":[[{"filename":"/home/dirren/IntelHLS/atax/atax.cpp","line":45}]],"name":"/home/dirren/IntelHLS/atax/atax.cpp:45","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[9,8,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/atax/atax.cpp","line":"46"}]],"name":"Load","type":"resource"},{"count":1,"data":[94,272,0,0,5],"debug":[[{"filename":"/home/dirren/IntelHLS/atax/atax.cpp","line":"46"}]],"name":"Store","type":"resource"}],"data":[103,280,0,0,5],"debug":[[{"filename":"/home/dirren/IntelHLS/atax/atax.cpp","line":46}]],"name":"/home/dirren/IntelHLS/atax/atax.cpp:46","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/atax/atax.cpp","line":"18"}]],"name":"6-bit Integer Compare","type":"resource"}],"data":[2,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/atax/atax.cpp","line":18}]],"name":"/home/dirren/IntelHLS/atax/atax.cpp:18","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[251,221,0,0,7],"debug":[[{"filename":"/home/dirren/IntelHLS/atax/atax.cpp","line":"24"}]],"name":"Load","type":"resource"},{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/atax/atax.cpp","line":"24"}]],"name":"Store","type":"resource"}],"data":[285,245,0,0,7],"debug":[[{"filename":"/home/dirren/IntelHLS/atax/atax.cpp","line":24}]],"name":"/home/dirren/IntelHLS/atax/atax.cpp:24","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[251,221,0,0,7],"debug":[[{"filename":"/home/dirren/IntelHLS/atax/atax.cpp","line":"25"}]],"name":"Load","type":"resource"},{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/atax/atax.cpp","line":"25"}]],"name":"Store","type":"resource"}],"data":[285,245,0,0,7],"debug":[[{"filename":"/home/dirren/IntelHLS/atax/atax.cpp","line":25}]],"name":"/home/dirren/IntelHLS/atax/atax.cpp:25","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[251,221,0,0,7],"debug":[[{"filename":"/home/dirren/IntelHLS/atax/atax.cpp","line":"26"}]],"name":"Load","type":"resource"},{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/atax/atax.cpp","line":"26"}]],"name":"Store","type":"resource"}],"data":[285,245,0,0,7],"debug":[[{"filename":"/home/dirren/IntelHLS/atax/atax.cpp","line":26}]],"name":"/home/dirren/IntelHLS/atax/atax.cpp:26","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,1,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/atax/atax.cpp","line":"20"}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/atax/atax.cpp","line":"20"}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/atax/atax.cpp","line":"20"}]],"name":"2-bit Select","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/atax/atax.cpp","line":"20"}]],"name":"6-bit Integer Compare","type":"resource"}],"data":[6,1,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/atax/atax.cpp","line":20}]],"name":"/home/dirren/IntelHLS/atax/atax.cpp:20","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[251,221,0,0,7],"debug":[[{"filename":"/home/dirren/IntelHLS/atax/atax.cpp","line":"22"}]],"name":"Load","type":"resource"},{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/atax/atax.cpp","line":"22"}]],"name":"Store","type":"resource"}],"data":[285,245,0,0,7],"debug":[[{"filename":"/home/dirren/IntelHLS/atax/atax.cpp","line":22}]],"name":"/home/dirren/IntelHLS/atax/atax.cpp:22","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/atax/atax.cpp","line":"29"}]],"name":"6-bit Integer Compare","type":"resource"}],"data":[2,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/atax/atax.cpp","line":29}]],"name":"/home/dirren/IntelHLS/atax/atax.cpp:29","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[26,41,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/atax/atax.cpp","line":"31"}]],"name":"Load","type":"resource"}],"data":[26,41,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/atax/atax.cpp","line":31}]],"name":"/home/dirren/IntelHLS/atax/atax.cpp:31","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,1,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/atax/atax.cpp","line":"32"}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/atax/atax.cpp","line":"32"}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/atax/atax.cpp","line":"32"}]],"name":"2-bit Select","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/atax/atax.cpp","line":"32"}]],"name":"6-bit Integer Compare","type":"resource"}],"data":[6,1,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/atax/atax.cpp","line":32}]],"name":"/home/dirren/IntelHLS/atax/atax.cpp:32","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/atax/atax.cpp","line":"34"}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[32,0,0,1.5,0],"debug":[[{"filename":"/home/dirren/IntelHLS/atax/atax.cpp","line":"34"}]],"name":"32-bit Integer Multiply","type":"resource"},{"count":2,"data":[52,82,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/atax/atax.cpp","line":"34"}]],"name":"Load","type":"resource"}],"data":[116,82,0,1.5,0],"debug":[[{"filename":"/home/dirren/IntelHLS/atax/atax.cpp","line":34}]],"name":"/home/dirren/IntelHLS/atax/atax.cpp:34","replace_name":"true","type":"resource"}],"compute_units":1,"data":[2961,5024,8,3,108],"debug":[[{"filename":"atax.cpp","line":13}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"1 compute unit.","type":"brief"}],"name":"atax","total_kernel_resources":[2961,5024,8,3,108],"total_percent":[0.828076,0.599368,0.294007,0.294877,0.197628],"type":"function"}],"columns":["","ALUTs","FFs","RAMs","DSPs","MLABs","Details"],"data":[2961,5024,8,3,108],"debug_enabled":"true","max_resources":[854400,1708800,2713,1518,42720],"name":"System","total":[2961,5024,8,3,108],"total_percent":[0.828076,0.599368,0.294007,0.294877,0.197628],"type":"module"}