diff --git a/rtl/verilog/wb_ram_generic.v b/rtl/verilog/wb_ram_generic.v
index 7e019ac..d934c41 100644
--- a/rtl/verilog/wb_ram_generic.v
+++ b/rtl/verilog/wb_ram_generic.v
@@ -28,15 +28,13 @@ module wb_ram_generic
    reg [31:0] 	 mem [0:depth-1] /* verilator public */;
 
    always @(posedge clk) begin
-      if (we[0]) mem[waddr][7:0]   <= din[7:0];
-      if (we[1]) mem[waddr][15:8]  <= din[15:8];
-      if (we[2]) mem[waddr][23:16] <= din[23:16];
-      if (we[3]) mem[waddr][31:24] <= din[31:24];
+      if (|we)
+         mem[waddr] <= din;
       dout <= mem[raddr];
    end
 
    generate
-      initial
+   initial
 	if(memfile != "") begin
 	   $display("Preloading %m from %s", memfile);
 	   $readmemh(memfile, mem);
