$date
	Thu Oct  9 20:15:43 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module xor_gate_tb $end
$var wire 1 ! c $end
$var reg 1 " a $end
$var reg 1 # b $end
$scope module dut $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 ! c $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0#
0"
0!
$end
#1
1!
1#
#2
0#
1"
#3
0!
1#
#4
