Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (lin64) Build 1412921 Wed Nov 18 09:44:32 MST 2015
| Date         : Thu Mar 10 15:51:41 2016
| Host         : minmi running 64-bit elementary OS Freya
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file system_wrapper_timing_summary_routed.rpt -rpx system_wrapper_timing_summary_routed.rpx
| Design       : system_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.441        0.000                      0                 4904        0.037        0.000                      0                 4904        3.000        0.000                       0                  4855  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)       Period(ns)      Frequency(MHz)
-----                            ------------       ----------      --------------
clk_fpga_0                       {0.000 5.000}      10.000          100.000         
system_i/clk_wiz_0/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_system_clk_wiz_0_0    {0.000 20.000}     40.000          25.000          
  clkfbout_system_clk_wiz_0_0    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                             4.441        0.000                      0                   48        0.166        0.000                      0                   48        4.500        0.000                       0                    45  
system_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_system_clk_wiz_0_0         20.008        0.000                      0                 4850        0.037        0.000                      0                 4850       19.020        0.000                       0                  4806  
  clkfbout_system_clk_wiz_0_0                                                                                                                                                      7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                   To Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                   --------                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_system_clk_wiz_0_0  clk_fpga_0                         7.597        0.000                      0                   30        0.173        0.000                      0                   30  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        4.441ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.166ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.441ns  (required time - arrival time)
  Source:                 system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.215ns  (logic 0.828ns (15.877%)  route 4.387ns (84.123%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 12.683 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.723     3.031    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X40Y74         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y74         FDRE (Prop_fdre_C_Q)         0.456     3.487 f  system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[0]/Q
                         net (fo=3, routed)           0.682     4.169    system_i/zybo_hdmi_0/U0/DVID/shift_clock[0]
    SLICE_X41Y74         LUT6 (Prop_lut6_I5_O)        0.124     4.293 r  system_i/zybo_hdmi_0/U0/DVID/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.426     4.719    system_i/zybo_hdmi_0/U0/DVID/shift_red[9]_i_2_n_0
    SLICE_X40Y74         LUT5 (Prop_lut5_I0_O)        0.124     4.843 r  system_i/zybo_hdmi_0/U0/DVID/shift_red[9]_i_1/O
                         net (fo=30, routed)          3.279     8.122    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/shift_clock_reg[5]
    SLICE_X14Y94         LUT3 (Prop_lut3_I1_O)        0.124     8.246 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/shift_blue[3]_i_1/O
                         net (fo=1, routed)           0.000     8.246    system_i/zybo_hdmi_0/U0/DVID/shift_blue_0[3]
    SLICE_X14Y94         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.491    12.683    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X14Y94         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[3]/C
                         clock pessimism              0.130    12.813    
                         clock uncertainty           -0.154    12.659    
    SLICE_X14Y94         FDRE (Setup_fdre_C_D)        0.029    12.688    system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[3]
  -------------------------------------------------------------------
                         required time                         12.688    
                         arrival time                          -8.246    
  -------------------------------------------------------------------
                         slack                                  4.441    

Slack (MET) :             4.455ns  (required time - arrival time)
  Source:                 system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.204ns  (logic 0.828ns (15.911%)  route 4.376ns (84.089%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 12.683 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.723     3.031    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X40Y74         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y74         FDRE (Prop_fdre_C_Q)         0.456     3.487 f  system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[0]/Q
                         net (fo=3, routed)           0.682     4.169    system_i/zybo_hdmi_0/U0/DVID/shift_clock[0]
    SLICE_X41Y74         LUT6 (Prop_lut6_I5_O)        0.124     4.293 r  system_i/zybo_hdmi_0/U0/DVID/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.426     4.719    system_i/zybo_hdmi_0/U0/DVID/shift_red[9]_i_2_n_0
    SLICE_X40Y74         LUT5 (Prop_lut5_I0_O)        0.124     4.843 r  system_i/zybo_hdmi_0/U0/DVID/shift_red[9]_i_1/O
                         net (fo=30, routed)          3.268     8.111    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/shift_clock_reg[5]
    SLICE_X14Y94         LUT3 (Prop_lut3_I1_O)        0.124     8.235 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/shift_blue[4]_i_1/O
                         net (fo=1, routed)           0.000     8.235    system_i/zybo_hdmi_0/U0/DVID/shift_blue_0[4]
    SLICE_X14Y94         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.491    12.683    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X14Y94         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[4]/C
                         clock pessimism              0.130    12.813    
                         clock uncertainty           -0.154    12.659    
    SLICE_X14Y94         FDRE (Setup_fdre_C_D)        0.031    12.690    system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[4]
  -------------------------------------------------------------------
                         required time                         12.690    
                         arrival time                          -8.235    
  -------------------------------------------------------------------
                         slack                                  4.455    

Slack (MET) :             4.461ns  (required time - arrival time)
  Source:                 system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.241ns  (logic 0.854ns (16.294%)  route 4.387ns (83.706%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 12.683 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.723     3.031    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X40Y74         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y74         FDRE (Prop_fdre_C_Q)         0.456     3.487 f  system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[0]/Q
                         net (fo=3, routed)           0.682     4.169    system_i/zybo_hdmi_0/U0/DVID/shift_clock[0]
    SLICE_X41Y74         LUT6 (Prop_lut6_I5_O)        0.124     4.293 r  system_i/zybo_hdmi_0/U0/DVID/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.426     4.719    system_i/zybo_hdmi_0/U0/DVID/shift_red[9]_i_2_n_0
    SLICE_X40Y74         LUT5 (Prop_lut5_I0_O)        0.124     4.843 r  system_i/zybo_hdmi_0/U0/DVID/shift_red[9]_i_1/O
                         net (fo=30, routed)          3.279     8.122    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/shift_clock_reg[5]
    SLICE_X14Y94         LUT3 (Prop_lut3_I1_O)        0.150     8.272 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/shift_blue[6]_i_1/O
                         net (fo=1, routed)           0.000     8.272    system_i/zybo_hdmi_0/U0/DVID/shift_blue_0[6]
    SLICE_X14Y94         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.491    12.683    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X14Y94         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[6]/C
                         clock pessimism              0.130    12.813    
                         clock uncertainty           -0.154    12.659    
    SLICE_X14Y94         FDRE (Setup_fdre_C_D)        0.075    12.734    system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[6]
  -------------------------------------------------------------------
                         required time                         12.734    
                         arrival time                          -8.272    
  -------------------------------------------------------------------
                         slack                                  4.461    

Slack (MET) :             4.473ns  (required time - arrival time)
  Source:                 system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.230ns  (logic 0.854ns (16.329%)  route 4.376ns (83.671%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 12.683 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.723     3.031    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X40Y74         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y74         FDRE (Prop_fdre_C_Q)         0.456     3.487 f  system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[0]/Q
                         net (fo=3, routed)           0.682     4.169    system_i/zybo_hdmi_0/U0/DVID/shift_clock[0]
    SLICE_X41Y74         LUT6 (Prop_lut6_I5_O)        0.124     4.293 r  system_i/zybo_hdmi_0/U0/DVID/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.426     4.719    system_i/zybo_hdmi_0/U0/DVID/shift_red[9]_i_2_n_0
    SLICE_X40Y74         LUT5 (Prop_lut5_I0_O)        0.124     4.843 r  system_i/zybo_hdmi_0/U0/DVID/shift_red[9]_i_1/O
                         net (fo=30, routed)          3.268     8.111    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/shift_clock_reg[5]
    SLICE_X14Y94         LUT3 (Prop_lut3_I1_O)        0.150     8.261 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/shift_blue[5]_i_1/O
                         net (fo=1, routed)           0.000     8.261    system_i/zybo_hdmi_0/U0/DVID/shift_blue_0[5]
    SLICE_X14Y94         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.491    12.683    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X14Y94         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[5]/C
                         clock pessimism              0.130    12.813    
                         clock uncertainty           -0.154    12.659    
    SLICE_X14Y94         FDRE (Setup_fdre_C_D)        0.075    12.734    system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[5]
  -------------------------------------------------------------------
                         required time                         12.734    
                         arrival time                          -8.261    
  -------------------------------------------------------------------
                         slack                                  4.473    

Slack (MET) :             4.476ns  (required time - arrival time)
  Source:                 system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.183ns  (logic 0.828ns (15.975%)  route 4.355ns (84.025%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 12.683 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.723     3.031    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X40Y74         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y74         FDRE (Prop_fdre_C_Q)         0.456     3.487 f  system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[0]/Q
                         net (fo=3, routed)           0.682     4.169    system_i/zybo_hdmi_0/U0/DVID/shift_clock[0]
    SLICE_X41Y74         LUT6 (Prop_lut6_I5_O)        0.124     4.293 r  system_i/zybo_hdmi_0/U0/DVID/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.426     4.719    system_i/zybo_hdmi_0/U0/DVID/shift_red[9]_i_2_n_0
    SLICE_X40Y74         LUT5 (Prop_lut5_I0_O)        0.124     4.843 r  system_i/zybo_hdmi_0/U0/DVID/shift_red[9]_i_1/O
                         net (fo=30, routed)          3.247     8.090    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/shift_clock_reg[5]
    SLICE_X15Y93         LUT3 (Prop_lut3_I1_O)        0.124     8.214 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/shift_blue[2]_i_1/O
                         net (fo=1, routed)           0.000     8.214    system_i/zybo_hdmi_0/U0/DVID/shift_blue_0[2]
    SLICE_X15Y93         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.491    12.683    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X15Y93         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[2]/C
                         clock pessimism              0.130    12.813    
                         clock uncertainty           -0.154    12.659    
    SLICE_X15Y93         FDRE (Setup_fdre_C_D)        0.031    12.690    system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[2]
  -------------------------------------------------------------------
                         required time                         12.690    
                         arrival time                          -8.214    
  -------------------------------------------------------------------
                         slack                                  4.476    

Slack (MET) :             4.476ns  (required time - arrival time)
  Source:                 system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.182ns  (logic 0.828ns (15.978%)  route 4.354ns (84.022%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 12.683 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.723     3.031    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X40Y74         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y74         FDRE (Prop_fdre_C_Q)         0.456     3.487 f  system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[0]/Q
                         net (fo=3, routed)           0.682     4.169    system_i/zybo_hdmi_0/U0/DVID/shift_clock[0]
    SLICE_X41Y74         LUT6 (Prop_lut6_I5_O)        0.124     4.293 r  system_i/zybo_hdmi_0/U0/DVID/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.426     4.719    system_i/zybo_hdmi_0/U0/DVID/shift_red[9]_i_2_n_0
    SLICE_X40Y74         LUT5 (Prop_lut5_I0_O)        0.124     4.843 r  system_i/zybo_hdmi_0/U0/DVID/shift_red[9]_i_1/O
                         net (fo=30, routed)          3.246     8.089    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/shift_clock_reg[5]
    SLICE_X15Y93         LUT3 (Prop_lut3_I1_O)        0.124     8.213 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/shift_blue[0]_i_1/O
                         net (fo=1, routed)           0.000     8.213    system_i/zybo_hdmi_0/U0/DVID/shift_blue_0[0]
    SLICE_X15Y93         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.491    12.683    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X15Y93         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[0]/C
                         clock pessimism              0.130    12.813    
                         clock uncertainty           -0.154    12.659    
    SLICE_X15Y93         FDRE (Setup_fdre_C_D)        0.031    12.690    system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[0]
  -------------------------------------------------------------------
                         required time                         12.690    
                         arrival time                          -8.213    
  -------------------------------------------------------------------
                         slack                                  4.476    

Slack (MET) :             4.494ns  (required time - arrival time)
  Source:                 system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.208ns  (logic 0.854ns (16.398%)  route 4.354ns (83.602%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 12.683 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.723     3.031    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X40Y74         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y74         FDRE (Prop_fdre_C_Q)         0.456     3.487 f  system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[0]/Q
                         net (fo=3, routed)           0.682     4.169    system_i/zybo_hdmi_0/U0/DVID/shift_clock[0]
    SLICE_X41Y74         LUT6 (Prop_lut6_I5_O)        0.124     4.293 r  system_i/zybo_hdmi_0/U0/DVID/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.426     4.719    system_i/zybo_hdmi_0/U0/DVID/shift_red[9]_i_2_n_0
    SLICE_X40Y74         LUT5 (Prop_lut5_I0_O)        0.124     4.843 r  system_i/zybo_hdmi_0/U0/DVID/shift_red[9]_i_1/O
                         net (fo=30, routed)          3.246     8.089    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/shift_clock_reg[5]
    SLICE_X15Y93         LUT3 (Prop_lut3_I1_O)        0.150     8.239 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/shift_blue[1]_i_1/O
                         net (fo=1, routed)           0.000     8.239    system_i/zybo_hdmi_0/U0/DVID/shift_blue_0[1]
    SLICE_X15Y93         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.491    12.683    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X15Y93         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[1]/C
                         clock pessimism              0.130    12.813    
                         clock uncertainty           -0.154    12.659    
    SLICE_X15Y93         FDRE (Setup_fdre_C_D)        0.075    12.734    system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[1]
  -------------------------------------------------------------------
                         required time                         12.734    
                         arrival time                          -8.239    
  -------------------------------------------------------------------
                         slack                                  4.494    

Slack (MET) :             4.524ns  (required time - arrival time)
  Source:                 system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.179ns  (logic 0.824ns (15.910%)  route 4.355ns (84.090%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 12.683 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.723     3.031    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X40Y74         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y74         FDRE (Prop_fdre_C_Q)         0.456     3.487 f  system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[0]/Q
                         net (fo=3, routed)           0.682     4.169    system_i/zybo_hdmi_0/U0/DVID/shift_clock[0]
    SLICE_X41Y74         LUT6 (Prop_lut6_I5_O)        0.124     4.293 r  system_i/zybo_hdmi_0/U0/DVID/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.426     4.719    system_i/zybo_hdmi_0/U0/DVID/shift_red[9]_i_2_n_0
    SLICE_X40Y74         LUT5 (Prop_lut5_I0_O)        0.124     4.843 r  system_i/zybo_hdmi_0/U0/DVID/shift_red[9]_i_1/O
                         net (fo=30, routed)          3.247     8.090    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/shift_clock_reg[5]
    SLICE_X15Y93         LUT3 (Prop_lut3_I1_O)        0.120     8.210 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/shift_blue[7]_i_1/O
                         net (fo=1, routed)           0.000     8.210    system_i/zybo_hdmi_0/U0/DVID/shift_blue_0[7]
    SLICE_X15Y93         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.491    12.683    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X15Y93         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[7]/C
                         clock pessimism              0.130    12.813    
                         clock uncertainty           -0.154    12.659    
    SLICE_X15Y93         FDRE (Setup_fdre_C_D)        0.075    12.734    system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[7]
  -------------------------------------------------------------------
                         required time                         12.734    
                         arrival time                          -8.210    
  -------------------------------------------------------------------
                         slack                                  4.524    

Slack (MET) :             4.657ns  (required time - arrival time)
  Source:                 system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.541ns  (logic 0.704ns (15.505%)  route 3.837ns (84.495%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 12.682 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.723     3.031    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X40Y74         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y74         FDRE (Prop_fdre_C_Q)         0.456     3.487 f  system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[0]/Q
                         net (fo=3, routed)           0.682     4.169    system_i/zybo_hdmi_0/U0/DVID/shift_clock[0]
    SLICE_X41Y74         LUT6 (Prop_lut6_I5_O)        0.124     4.293 r  system_i/zybo_hdmi_0/U0/DVID/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.426     4.719    system_i/zybo_hdmi_0/U0/DVID/shift_red[9]_i_2_n_0
    SLICE_X40Y74         LUT5 (Prop_lut5_I0_O)        0.124     4.843 r  system_i/zybo_hdmi_0/U0/DVID/shift_red[9]_i_1/O
                         net (fo=30, routed)          2.729     7.572    system_i/zybo_hdmi_0/U0/DVID/shift_red[9]_i_1_n_0
    SLICE_X15Y91         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.490    12.682    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X15Y91         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[9]/C
                         clock pessimism              0.130    12.812    
                         clock uncertainty           -0.154    12.658    
    SLICE_X15Y91         FDRE (Setup_fdre_C_R)       -0.429    12.229    system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[9]
  -------------------------------------------------------------------
                         required time                         12.229    
                         arrival time                          -7.572    
  -------------------------------------------------------------------
                         slack                                  4.657    

Slack (MET) :             4.659ns  (required time - arrival time)
  Source:                 system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.539ns  (logic 0.704ns (15.512%)  route 3.835ns (84.488%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 12.682 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.723     3.031    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X40Y74         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y74         FDRE (Prop_fdre_C_Q)         0.456     3.487 f  system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[0]/Q
                         net (fo=3, routed)           0.682     4.169    system_i/zybo_hdmi_0/U0/DVID/shift_clock[0]
    SLICE_X41Y74         LUT6 (Prop_lut6_I5_O)        0.124     4.293 r  system_i/zybo_hdmi_0/U0/DVID/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.426     4.719    system_i/zybo_hdmi_0/U0/DVID/shift_red[9]_i_2_n_0
    SLICE_X40Y74         LUT5 (Prop_lut5_I0_O)        0.124     4.843 r  system_i/zybo_hdmi_0/U0/DVID/shift_red[9]_i_1/O
                         net (fo=30, routed)          2.726     7.570    system_i/zybo_hdmi_0/U0/DVID/shift_red[9]_i_1_n_0
    SLICE_X17Y95         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.490    12.682    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X17Y95         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[9]/C
                         clock pessimism              0.130    12.812    
                         clock uncertainty           -0.154    12.658    
    SLICE_X17Y95         FDRE (Setup_fdre_C_R)       -0.429    12.229    system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[9]
  -------------------------------------------------------------------
                         required time                         12.229    
                         arrival time                          -7.570    
  -------------------------------------------------------------------
                         slack                                  4.659    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.189ns (66.115%)  route 0.097ns (33.885%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.562     0.903    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X27Y98         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y98         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[9]/Q
                         net (fo=1, routed)           0.097     1.140    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/data1[7]
    SLICE_X26Y98         LUT3 (Prop_lut3_I0_O)        0.048     1.188 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/shift_red[7]_i_1/O
                         net (fo=1, routed)           0.000     1.188    system_i/zybo_hdmi_0/U0/DVID/shift_red[7]
    SLICE_X26Y98         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.831     1.201    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X26Y98         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[7]/C
                         clock pessimism             -0.285     0.916    
    SLICE_X26Y98         FDRE (Hold_fdre_C_D)         0.107     1.023    system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.023    
                         arrival time                           1.188    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (57.099%)  route 0.140ns (42.901%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.562     0.903    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X26Y98         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y98         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[2]/Q
                         net (fo=1, routed)           0.140     1.183    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/data1[0]
    SLICE_X27Y97         LUT3 (Prop_lut3_I0_O)        0.045     1.228 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/shift_red[0]_i_1/O
                         net (fo=1, routed)           0.000     1.228    system_i/zybo_hdmi_0/U0/DVID/shift_red[0]
    SLICE_X27Y97         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.831     1.201    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X27Y97         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[0]/C
                         clock pessimism             -0.282     0.919    
    SLICE_X27Y97         FDRE (Hold_fdre_C_D)         0.091     1.010    system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.010    
                         arrival time                           1.228    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.226ns (72.544%)  route 0.086ns (27.456%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.562     0.903    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X17Y97         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y97         FDRE (Prop_fdre_C_Q)         0.128     1.031 r  system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[4]/Q
                         net (fo=1, routed)           0.086     1.116    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/shift_green[2]
    SLICE_X17Y97         LUT3 (Prop_lut3_I0_O)        0.098     1.214 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/shift_green[2]_i_1/O
                         net (fo=1, routed)           0.000     1.214    system_i/zybo_hdmi_0/U0/DVID/shift_green_1[2]
    SLICE_X17Y97         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.831     1.201    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X17Y97         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[2]/C
                         clock pessimism             -0.298     0.903    
    SLICE_X17Y97         FDRE (Hold_fdre_C_D)         0.092     0.995    system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.995    
                         arrival time                           1.214    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.226ns (69.120%)  route 0.101ns (30.880%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.562     0.903    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X26Y98         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y98         FDRE (Prop_fdre_C_Q)         0.128     1.031 r  system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[5]/Q
                         net (fo=1, routed)           0.101     1.132    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/data1[3]
    SLICE_X26Y98         LUT3 (Prop_lut3_I0_O)        0.098     1.230 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/shift_red[3]_i_1/O
                         net (fo=1, routed)           0.000     1.230    system_i/zybo_hdmi_0/U0/DVID/shift_red[3]
    SLICE_X26Y98         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.831     1.201    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X26Y98         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[3]/C
                         clock pessimism             -0.298     0.903    
    SLICE_X26Y98         FDRE (Hold_fdre_C_D)         0.092     0.995    system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.995    
                         arrival time                           1.230    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.183ns (53.493%)  route 0.159ns (46.507%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.562     0.903    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X17Y97         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y97         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[5]/Q
                         net (fo=1, routed)           0.159     1.203    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/shift_green[3]
    SLICE_X17Y97         LUT3 (Prop_lut3_I0_O)        0.042     1.245 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/shift_green[3]_i_1/O
                         net (fo=1, routed)           0.000     1.245    system_i/zybo_hdmi_0/U0/DVID/shift_green_1[3]
    SLICE_X17Y97         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.831     1.201    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X17Y97         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[3]/C
                         clock pessimism             -0.298     0.903    
    SLICE_X17Y97         FDRE (Hold_fdre_C_D)         0.107     1.010    system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.010    
                         arrival time                           1.245    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.226ns (67.929%)  route 0.107ns (32.071%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.562     0.903    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X26Y98         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y98         FDRE (Prop_fdre_C_Q)         0.128     1.031 r  system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[6]/Q
                         net (fo=1, routed)           0.107     1.137    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/data1[4]
    SLICE_X26Y98         LUT3 (Prop_lut3_I0_O)        0.098     1.235 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/shift_red[4]_i_1/O
                         net (fo=1, routed)           0.000     1.235    system_i/zybo_hdmi_0/U0/DVID/shift_red[4]
    SLICE_X26Y98         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.831     1.201    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X26Y98         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[4]/C
                         clock pessimism             -0.298     0.903    
    SLICE_X26Y98         FDRE (Hold_fdre_C_D)         0.092     0.995    system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.995    
                         arrival time                           1.235    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.616%)  route 0.197ns (51.384%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.562     0.903    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X26Y99         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y99         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[8]/Q
                         net (fo=1, routed)           0.197     1.240    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/data1[6]
    SLICE_X26Y98         LUT3 (Prop_lut3_I0_O)        0.045     1.285 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/shift_red[6]_i_1/O
                         net (fo=1, routed)           0.000     1.285    system_i/zybo_hdmi_0/U0/DVID/shift_red[6]
    SLICE_X26Y98         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.831     1.201    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X26Y98         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[6]/C
                         clock pessimism             -0.282     0.919    
    SLICE_X26Y98         FDRE (Hold_fdre_C_D)         0.107     1.026    system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.026    
                         arrival time                           1.285    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.230ns (59.382%)  route 0.157ns (40.618%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.561     0.902    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X15Y93         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y93         FDRE (Prop_fdre_C_Q)         0.128     1.030 r  system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[7]/Q
                         net (fo=1, routed)           0.157     1.187    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/shift_blue[5]
    SLICE_X14Y94         LUT3 (Prop_lut3_I0_O)        0.102     1.289 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/shift_blue[5]_i_1/O
                         net (fo=1, routed)           0.000     1.289    system_i/zybo_hdmi_0/U0/DVID/shift_blue_0[5]
    SLICE_X14Y94         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.830     1.200    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X14Y94         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[5]/C
                         clock pessimism             -0.282     0.918    
    SLICE_X14Y94         FDRE (Hold_fdre_C_D)         0.107     1.025    system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.025    
                         arrival time                           1.289    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.141ns (42.500%)  route 0.191ns (57.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.577     0.918    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X40Y74         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y74         FDRE (Prop_fdre_C_Q)         0.141     1.059 r  system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[3]/Q
                         net (fo=2, routed)           0.191     1.249    system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg_n_0_[3]
    SLICE_X40Y74         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.844     1.214    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X40Y74         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[1]/C
                         clock pessimism             -0.296     0.918    
    SLICE_X40Y74         FDRE (Hold_fdre_C_D)         0.066     0.984    system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.984    
                         arrival time                           1.249    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.613%)  route 0.234ns (62.387%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.577     0.918    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X41Y74         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y74         FDRE (Prop_fdre_C_Q)         0.141     1.059 r  system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[2]/Q
                         net (fo=2, routed)           0.234     1.292    system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg_n_0_[2]
    SLICE_X40Y74         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.844     1.214    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X40Y74         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[0]/C
                         clock pessimism             -0.283     0.931    
    SLICE_X40Y74         FDRE (Hold_fdre_C_D)         0.070     1.001    system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.001    
                         arrival time                           1.292    
  -------------------------------------------------------------------
                         slack                                  0.292    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     ODDR/C   n/a            1.474         10.000      8.526      OLOGIC_X0Y92   system_i/zybo_hdmi_0/U0/DVID/ODDR2_BLUE/C
Min Period        n/a     ODDR/C   n/a            1.474         10.000      8.526      OLOGIC_X0Y74   system_i/zybo_hdmi_0/U0/DVID/ODDR2_CLK/C
Min Period        n/a     ODDR/C   n/a            1.474         10.000      8.526      OLOGIC_X0Y98   system_i/zybo_hdmi_0/U0/DVID/ODDR2_GREEN/C
Min Period        n/a     ODDR/C   n/a            1.474         10.000      8.526      OLOGIC_X0Y96   system_i/zybo_hdmi_0/U0/DVID/ODDR2_RED/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X15Y93   system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X15Y93   system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X15Y93   system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y94   system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y94   system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y93   system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y93   system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y93   system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y93   system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y93   system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y93   system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y94   system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y94   system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y94   system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y94   system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y95   system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[8]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y93   system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y93   system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y93   system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y94   system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y94   system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y94   system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y94   system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y93   system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[7]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y95   system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[8]/C



---------------------------------------------------------------------------------------------------
From Clock:  system_i/clk_wiz_0/inst/clk_in1
  To Clock:  system_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         system_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { system_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_system_clk_wiz_0_0
  To Clock:  clk_out1_system_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       20.008ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.037ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             20.008ns  (required time - arrival time)
  Source:                 system_i/vga_gaussian_blur_1/U0/A[0]__5/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/vga_gaussian_blur_1/U0/rgb_out_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_system_clk_wiz_0_0 rise@40.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.904ns  (logic 9.799ns (49.232%)  route 10.105ns (50.768%))
  Logic Levels:           30  (CARRY4=19 LUT2=5 LUT3=3 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 41.486 - 40.000 ) 
    Source Clock Delay      (SCD):    1.654ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.677     1.677    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4804, routed)        1.654     1.654    system_i/vga_gaussian_blur_1/U0/clk_25
    SLICE_X19Y82         FDRE                                         r  system_i/vga_gaussian_blur_1/U0/A[0]__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y82         FDRE (Prop_fdre_C_Q)         0.456     2.110 r  system_i/vga_gaussian_blur_1/U0/A[0]__5/Q
                         net (fo=6, routed)           0.650     2.760    system_i/vga_gaussian_blur_1/U0/A[0]__5_n_0
    SLICE_X20Y81         LUT2 (Prop_lut2_I0_O)        0.124     2.884 r  system_i/vga_gaussian_blur_1/U0/rgb_out[0]_i_113/O
                         net (fo=1, routed)           0.000     2.884    system_i/vga_gaussian_blur_1/U0/rgb_out[0]_i_113_n_0
    SLICE_X20Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.397 r  system_i/vga_gaussian_blur_1/U0/rgb_out_reg[0]_i_101/CO[3]
                         net (fo=1, routed)           0.000     3.397    system_i/vga_gaussian_blur_1/U0/rgb_out_reg[0]_i_101_n_0
    SLICE_X20Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.720 r  system_i/vga_gaussian_blur_1/U0/rgb_out_reg[0]_i_114/O[1]
                         net (fo=1, routed)           0.801     4.521    system_i/vga_gaussian_blur_1/U0/rgb_out_reg[0]_i_114_n_6
    SLICE_X21Y83         LUT2 (Prop_lut2_I1_O)        0.306     4.827 r  system_i/vga_gaussian_blur_1/U0/rgb_out[0]_i_105/O
                         net (fo=1, routed)           0.000     4.827    system_i/vga_gaussian_blur_1/U0/rgb_out[0]_i_105_n_0
    SLICE_X21Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.359 r  system_i/vga_gaussian_blur_1/U0/rgb_out_reg[0]_i_99/CO[3]
                         net (fo=1, routed)           0.000     5.359    system_i/vga_gaussian_blur_1/U0/rgb_out_reg[0]_i_99_n_0
    SLICE_X21Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.581 r  system_i/vga_gaussian_blur_1/U0/rgb_out_reg[23]_i_136/O[0]
                         net (fo=1, routed)           0.821     6.402    system_i/vga_gaussian_blur_1/U0/rgb_out3__0[10]
    SLICE_X19Y84         LUT2 (Prop_lut2_I1_O)        0.299     6.701 r  system_i/vga_gaussian_blur_1/U0/rgb_out[23]_i_134/O
                         net (fo=1, routed)           0.000     6.701    system_i/vga_gaussian_blur_1/U0/rgb_out[23]_i_134_n_0
    SLICE_X19Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.251 r  system_i/vga_gaussian_blur_1/U0/rgb_out_reg[23]_i_118/CO[3]
                         net (fo=1, routed)           0.000     7.251    system_i/vga_gaussian_blur_1/U0/rgb_out_reg[23]_i_118_n_0
    SLICE_X19Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.473 r  system_i/vga_gaussian_blur_1/U0/rgb_out_reg[23]_i_103/O[0]
                         net (fo=1, routed)           0.965     8.438    system_i/vga_gaussian_blur_1/U0/C__0[13]
    SLICE_X15Y84         LUT2 (Prop_lut2_I1_O)        0.299     8.737 r  system_i/vga_gaussian_blur_1/U0/rgb_out[23]_i_85/O
                         net (fo=1, routed)           0.000     8.737    system_i/vga_gaussian_blur_1/U0/rgb_out[23]_i_85_n_0
    SLICE_X15Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.269 r  system_i/vga_gaussian_blur_1/U0/rgb_out_reg[23]_i_67/CO[3]
                         net (fo=1, routed)           0.000     9.269    system_i/vga_gaussian_blur_1/U0/rgb_out_reg[23]_i_67_n_0
    SLICE_X15Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.603 r  system_i/vga_gaussian_blur_1/U0/rgb_out_reg[23]_i_44/O[1]
                         net (fo=2, routed)           0.683    10.286    system_i/vga_gaussian_blur_1/U0/PCIN[18]
    SLICE_X16Y84         LUT3 (Prop_lut3_I2_O)        0.332    10.618 r  system_i/vga_gaussian_blur_1/U0/rgb_out[23]_i_59/O
                         net (fo=2, routed)           0.822    11.440    system_i/vga_gaussian_blur_1/U0/rgb_out[23]_i_59_n_0
    SLICE_X16Y84         LUT4 (Prop_lut4_I3_O)        0.331    11.771 r  system_i/vga_gaussian_blur_1/U0/rgb_out[23]_i_63/O
                         net (fo=1, routed)           0.000    11.771    system_i/vga_gaussian_blur_1/U0/rgb_out[23]_i_63_n_0
    SLICE_X16Y84         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.147 r  system_i/vga_gaussian_blur_1/U0/rgb_out_reg[23]_i_35/CO[3]
                         net (fo=1, routed)           0.000    12.147    system_i/vga_gaussian_blur_1/U0/rgb_out_reg[23]_i_35_n_0
    SLICE_X16Y85         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.386 r  system_i/vga_gaussian_blur_1/U0/rgb_out_reg[23]_i_24/O[2]
                         net (fo=2, routed)           0.430    12.816    system_i/vga_gaussian_blur_1/U0/PCOUT[22]
    SLICE_X17Y85         LUT3 (Prop_lut3_I2_O)        0.330    13.146 r  system_i/vga_gaussian_blur_1/U0/rgb_out[19]_i_4/O
                         net (fo=2, routed)           0.690    13.836    system_i/vga_gaussian_blur_1/U0/rgb_out[19]_i_4_n_0
    SLICE_X17Y85         LUT4 (Prop_lut4_I0_O)        0.327    14.163 r  system_i/vga_gaussian_blur_1/U0/rgb_out[19]_i_8/O
                         net (fo=1, routed)           0.000    14.163    system_i/vga_gaussian_blur_1/U0/rgb_out[19]_i_8_n_0
    SLICE_X17Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.564 r  system_i/vga_gaussian_blur_1/U0/rgb_out_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.564    system_i/vga_gaussian_blur_1/U0/rgb_out_reg[19]_i_3_n_0
    SLICE_X17Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.678 r  system_i/vga_gaussian_blur_1/U0/rgb_out_reg[23]_i_8/CO[3]
                         net (fo=1, routed)           0.000    14.678    system_i/vga_gaussian_blur_1/U0/rgb_out_reg[23]_i_8_n_0
    SLICE_X17Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.991 f  system_i/vga_gaussian_blur_1/U0/rgb_out_reg[23]_i_3/O[3]
                         net (fo=25, routed)          1.177    16.168    system_i/vga_gaussian_blur_1/U0/rgb_out3_2[31]
    SLICE_X14Y84         LUT2 (Prop_lut2_I1_O)        0.306    16.474 r  system_i/vga_gaussian_blur_1/U0/rgb_out[0]_i_15/O
                         net (fo=1, routed)           0.000    16.474    system_i/vga_gaussian_blur_1/U0/rgb_out[0]_i_15_n_0
    SLICE_X14Y84         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.875 r  system_i/vga_gaussian_blur_1/U0/rgb_out_reg[0]_i_3/CO[3]
                         net (fo=48, routed)          2.044    18.919    system_i/vga_gaussian_blur_1/rgb_out4
    SLICE_X22Y80         LUT3 (Prop_lut3_I1_O)        0.124    19.043 r  system_i/vga_gaussian_blur_1/rgb_out[4]_i_8/O
                         net (fo=1, routed)           0.000    19.043    system_i/vga_gaussian_blur_1/p_1_out[1]
    SLICE_X22Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.575 r  system_i/vga_gaussian_blur_1/rgb_out_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.575    system_i/vga_gaussian_blur_1/rgb_out_reg[4]_i_2_n_0
    SLICE_X22Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.689 r  system_i/vga_gaussian_blur_1/rgb_out_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.689    system_i/vga_gaussian_blur_1/rgb_out_reg[8]_i_2_n_0
    SLICE_X22Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.803 r  system_i/vga_gaussian_blur_1/rgb_out_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.803    system_i/vga_gaussian_blur_1/rgb_out_reg[12]_i_2_n_0
    SLICE_X22Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.917 r  system_i/vga_gaussian_blur_1/rgb_out_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.917    system_i/vga_gaussian_blur_1/rgb_out_reg[16]_i_2_n_0
    SLICE_X22Y84         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.230 r  system_i/vga_gaussian_blur_1/rgb_out_reg[20]_i_2/O[3]
                         net (fo=1, routed)           1.021    21.252    system_i/vga_gaussian_blur_1/U0/rgb_out1[19]
    SLICE_X18Y87         LUT5 (Prop_lut5_I0_O)        0.306    21.558 r  system_i/vga_gaussian_blur_1/U0/rgb_out[20]_i_1/O
                         net (fo=1, routed)           0.000    21.558    system_i/vga_gaussian_blur_1/U0/rgb_out[20]_i_1_n_0
    SLICE_X18Y87         FDRE                                         r  system_i/vga_gaussian_blur_1/U0/rgb_out_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.487    41.487    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    38.310 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    39.909    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4804, routed)        1.486    41.486    system_i/vga_gaussian_blur_1/U0/clk_25
    SLICE_X18Y87         FDRE                                         r  system_i/vga_gaussian_blur_1/U0/rgb_out_reg[20]/C
                         clock pessimism              0.148    41.634    
                         clock uncertainty           -0.098    41.536    
    SLICE_X18Y87         FDRE (Setup_fdre_C_D)        0.029    41.565    system_i/vga_gaussian_blur_1/U0/rgb_out_reg[20]
  -------------------------------------------------------------------
                         required time                         41.565    
                         arrival time                         -21.558    
  -------------------------------------------------------------------
                         slack                                 20.008    

Slack (MET) :             20.063ns  (required time - arrival time)
  Source:                 system_i/vga_gaussian_blur_2/U0/A[1]__4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/vga_gaussian_blur_2/U0/rgb_out_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_system_clk_wiz_0_0 rise@40.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.715ns  (logic 9.611ns (48.751%)  route 10.104ns (51.249%))
  Logic Levels:           28  (CARRY4=17 LUT2=5 LUT3=3 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 41.489 - 40.000 ) 
    Source Clock Delay      (SCD):    1.659ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.677     1.677    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4804, routed)        1.659     1.659    system_i/vga_gaussian_blur_2/U0/clk_25
    SLICE_X31Y87         FDRE                                         r  system_i/vga_gaussian_blur_2/U0/A[1]__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y87         FDRE (Prop_fdre_C_Q)         0.456     2.115 r  system_i/vga_gaussian_blur_2/U0/A[1]__4/Q
                         net (fo=2, routed)           0.653     2.768    system_i/vga_gaussian_blur_2/U0/A[1]__4_n_0
    SLICE_X31Y89         LUT2 (Prop_lut2_I1_O)        0.124     2.892 r  system_i/vga_gaussian_blur_2/U0/rgb_out[0]_i_112/O
                         net (fo=1, routed)           0.000     2.892    system_i/vga_gaussian_blur_2/U0/rgb_out[0]_i_112_n_0
    SLICE_X31Y89         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     3.532 r  system_i/vga_gaussian_blur_2/U0/rgb_out_reg[0]_i_101/O[3]
                         net (fo=1, routed)           0.803     4.334    system_i/vga_gaussian_blur_2/U0/rgb_out_reg[0]_i_101_n_4
    SLICE_X29Y89         LUT2 (Prop_lut2_I1_O)        0.306     4.640 r  system_i/vga_gaussian_blur_2/U0/rgb_out[0]_i_107/O
                         net (fo=1, routed)           0.000     4.640    system_i/vga_gaussian_blur_2/U0/rgb_out[0]_i_107_n_0
    SLICE_X29Y89         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.038 r  system_i/vga_gaussian_blur_2/U0/rgb_out_reg[0]_i_100/CO[3]
                         net (fo=1, routed)           0.000     5.038    system_i/vga_gaussian_blur_2/U0/rgb_out_reg[0]_i_100_n_0
    SLICE_X29Y90         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.277 r  system_i/vga_gaussian_blur_2/U0/rgb_out_reg[0]_i_99/O[2]
                         net (fo=1, routed)           0.671     5.948    system_i/vga_gaussian_blur_2/U0/rgb_out3__0[8]
    SLICE_X28Y90         LUT2 (Prop_lut2_I1_O)        0.302     6.250 r  system_i/vga_gaussian_blur_2/U0/rgb_out[0]_i_91/O
                         net (fo=1, routed)           0.000     6.250    system_i/vga_gaussian_blur_2/U0/rgb_out[0]_i_91_n_0
    SLICE_X28Y90         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.626 r  system_i/vga_gaussian_blur_2/U0/rgb_out_reg[0]_i_89/CO[3]
                         net (fo=1, routed)           0.000     6.626    system_i/vga_gaussian_blur_2/U0/rgb_out_reg[0]_i_89_n_0
    SLICE_X28Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.949 r  system_i/vga_gaussian_blur_2/U0/rgb_out_reg[23]_i_118/O[1]
                         net (fo=1, routed)           1.056     8.004    system_i/vga_gaussian_blur_2/U0/C__0[10]
    SLICE_X25Y91         LUT2 (Prop_lut2_I1_O)        0.306     8.310 r  system_i/vga_gaussian_blur_2/U0/rgb_out[23]_i_101/O
                         net (fo=1, routed)           0.000     8.310    system_i/vga_gaussian_blur_2/U0/rgb_out[23]_i_101_n_0
    SLICE_X25Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.860 r  system_i/vga_gaussian_blur_2/U0/rgb_out_reg[23]_i_81/CO[3]
                         net (fo=1, routed)           0.000     8.860    system_i/vga_gaussian_blur_2/U0/rgb_out_reg[23]_i_81_n_0
    SLICE_X25Y92         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.194 r  system_i/vga_gaussian_blur_2/U0/rgb_out_reg[23]_i_67/O[1]
                         net (fo=2, routed)           1.044    10.238    system_i/vga_gaussian_blur_2/U0/PCIN[14]
    SLICE_X26Y91         LUT3 (Prop_lut3_I2_O)        0.333    10.571 r  system_i/vga_gaussian_blur_2/U0/rgb_out[15]_i_13/O
                         net (fo=2, routed)           0.690    11.261    system_i/vga_gaussian_blur_2/U0/rgb_out[15]_i_13_n_0
    SLICE_X26Y91         LUT4 (Prop_lut4_I3_O)        0.327    11.588 r  system_i/vga_gaussian_blur_2/U0/rgb_out[15]_i_17/O
                         net (fo=1, routed)           0.000    11.588    system_i/vga_gaussian_blur_2/U0/rgb_out[15]_i_17_n_0
    SLICE_X26Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.989 r  system_i/vga_gaussian_blur_2/U0/rgb_out_reg[15]_i_12/CO[3]
                         net (fo=1, routed)           0.000    11.989    system_i/vga_gaussian_blur_2/U0/rgb_out_reg[15]_i_12_n_0
    SLICE_X26Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.103 r  system_i/vga_gaussian_blur_2/U0/rgb_out_reg[23]_i_35/CO[3]
                         net (fo=1, routed)           0.000    12.103    system_i/vga_gaussian_blur_2/U0/rgb_out_reg[23]_i_35_n_0
    SLICE_X26Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.326 r  system_i/vga_gaussian_blur_2/U0/rgb_out_reg[23]_i_24/O[0]
                         net (fo=2, routed)           0.737    13.063    system_i/vga_gaussian_blur_2/U0/PCOUT[20]
    SLICE_X33Y93         LUT3 (Prop_lut3_I2_O)        0.293    13.356 r  system_i/vga_gaussian_blur_2/U0/rgb_out[19]_i_6/O
                         net (fo=2, routed)           0.668    14.023    system_i/vga_gaussian_blur_2/U0/rgb_out[19]_i_6_n_0
    SLICE_X33Y93         LUT4 (Prop_lut4_I3_O)        0.326    14.349 r  system_i/vga_gaussian_blur_2/U0/rgb_out[19]_i_10/O
                         net (fo=1, routed)           0.000    14.349    system_i/vga_gaussian_blur_2/U0/rgb_out[19]_i_10_n_0
    SLICE_X33Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.899 r  system_i/vga_gaussian_blur_2/U0/rgb_out_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.899    system_i/vga_gaussian_blur_2/U0/rgb_out_reg[19]_i_3_n_0
    SLICE_X33Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.233 f  system_i/vga_gaussian_blur_2/U0/rgb_out_reg[23]_i_8/O[1]
                         net (fo=5, routed)           1.384    16.618    system_i/vga_gaussian_blur_2/U0/rgb_out_reg[23]_0[21]
    SLICE_X27Y93         LUT2 (Prop_lut2_I1_O)        0.303    16.921 r  system_i/vga_gaussian_blur_2/U0/rgb_out[0]_i_18/O
                         net (fo=1, routed)           0.000    16.921    system_i/vga_gaussian_blur_2/U0/rgb_out[0]_i_18_n_0
    SLICE_X27Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.453 r  system_i/vga_gaussian_blur_2/U0/rgb_out_reg[0]_i_3/CO[3]
                         net (fo=48, routed)          1.858    19.311    system_i/vga_gaussian_blur_2/rgb_out4
    SLICE_X23Y90         LUT3 (Prop_lut3_I1_O)        0.124    19.435 r  system_i/vga_gaussian_blur_2/rgb_out[8]_i_6/O
                         net (fo=1, routed)           0.000    19.435    system_i/vga_gaussian_blur_2/p_1_out[6]
    SLICE_X23Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.985 r  system_i/vga_gaussian_blur_2/rgb_out_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.985    system_i/vga_gaussian_blur_2/rgb_out_reg[8]_i_2_n_0
    SLICE_X23Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.099 r  system_i/vga_gaussian_blur_2/rgb_out_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.099    system_i/vga_gaussian_blur_2/rgb_out_reg[12]_i_2_n_0
    SLICE_X23Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.213 r  system_i/vga_gaussian_blur_2/rgb_out_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.213    system_i/vga_gaussian_blur_2/rgb_out_reg[16]_i_2_n_0
    SLICE_X23Y93         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.526 r  system_i/vga_gaussian_blur_2/rgb_out_reg[20]_i_2/O[3]
                         net (fo=1, routed)           0.542    21.068    system_i/vga_gaussian_blur_2/U0/rgb_out1[19]
    SLICE_X21Y93         LUT5 (Prop_lut5_I0_O)        0.306    21.374 r  system_i/vga_gaussian_blur_2/U0/rgb_out[20]_i_1/O
                         net (fo=1, routed)           0.000    21.374    system_i/vga_gaussian_blur_2/U0/rgb_out[20]_i_1_n_0
    SLICE_X21Y93         FDRE                                         r  system_i/vga_gaussian_blur_2/U0/rgb_out_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.487    41.487    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    38.310 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    39.909    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4804, routed)        1.489    41.489    system_i/vga_gaussian_blur_2/U0/clk_25
    SLICE_X21Y93         FDRE                                         r  system_i/vga_gaussian_blur_2/U0/rgb_out_reg[20]/C
                         clock pessimism              0.014    41.503    
                         clock uncertainty           -0.098    41.405    
    SLICE_X21Y93         FDRE (Setup_fdre_C_D)        0.031    41.436    system_i/vga_gaussian_blur_2/U0/rgb_out_reg[20]
  -------------------------------------------------------------------
                         required time                         41.436    
                         arrival time                         -21.374    
  -------------------------------------------------------------------
                         slack                                 20.063    

Slack (MET) :             20.079ns  (required time - arrival time)
  Source:                 system_i/vga_gaussian_blur_2/U0/A[1]__4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/vga_gaussian_blur_2/U0/rgb_out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_system_clk_wiz_0_0 rise@40.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.698ns  (logic 9.383ns (47.635%)  route 10.315ns (52.365%))
  Logic Levels:           26  (CARRY4=15 LUT2=5 LUT3=3 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 41.489 - 40.000 ) 
    Source Clock Delay      (SCD):    1.659ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.677     1.677    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4804, routed)        1.659     1.659    system_i/vga_gaussian_blur_2/U0/clk_25
    SLICE_X31Y87         FDRE                                         r  system_i/vga_gaussian_blur_2/U0/A[1]__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y87         FDRE (Prop_fdre_C_Q)         0.456     2.115 r  system_i/vga_gaussian_blur_2/U0/A[1]__4/Q
                         net (fo=2, routed)           0.653     2.768    system_i/vga_gaussian_blur_2/U0/A[1]__4_n_0
    SLICE_X31Y89         LUT2 (Prop_lut2_I1_O)        0.124     2.892 r  system_i/vga_gaussian_blur_2/U0/rgb_out[0]_i_112/O
                         net (fo=1, routed)           0.000     2.892    system_i/vga_gaussian_blur_2/U0/rgb_out[0]_i_112_n_0
    SLICE_X31Y89         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     3.532 r  system_i/vga_gaussian_blur_2/U0/rgb_out_reg[0]_i_101/O[3]
                         net (fo=1, routed)           0.803     4.334    system_i/vga_gaussian_blur_2/U0/rgb_out_reg[0]_i_101_n_4
    SLICE_X29Y89         LUT2 (Prop_lut2_I1_O)        0.306     4.640 r  system_i/vga_gaussian_blur_2/U0/rgb_out[0]_i_107/O
                         net (fo=1, routed)           0.000     4.640    system_i/vga_gaussian_blur_2/U0/rgb_out[0]_i_107_n_0
    SLICE_X29Y89         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.038 r  system_i/vga_gaussian_blur_2/U0/rgb_out_reg[0]_i_100/CO[3]
                         net (fo=1, routed)           0.000     5.038    system_i/vga_gaussian_blur_2/U0/rgb_out_reg[0]_i_100_n_0
    SLICE_X29Y90         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.277 r  system_i/vga_gaussian_blur_2/U0/rgb_out_reg[0]_i_99/O[2]
                         net (fo=1, routed)           0.671     5.948    system_i/vga_gaussian_blur_2/U0/rgb_out3__0[8]
    SLICE_X28Y90         LUT2 (Prop_lut2_I1_O)        0.302     6.250 r  system_i/vga_gaussian_blur_2/U0/rgb_out[0]_i_91/O
                         net (fo=1, routed)           0.000     6.250    system_i/vga_gaussian_blur_2/U0/rgb_out[0]_i_91_n_0
    SLICE_X28Y90         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.626 r  system_i/vga_gaussian_blur_2/U0/rgb_out_reg[0]_i_89/CO[3]
                         net (fo=1, routed)           0.000     6.626    system_i/vga_gaussian_blur_2/U0/rgb_out_reg[0]_i_89_n_0
    SLICE_X28Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.949 r  system_i/vga_gaussian_blur_2/U0/rgb_out_reg[23]_i_118/O[1]
                         net (fo=1, routed)           1.056     8.004    system_i/vga_gaussian_blur_2/U0/C__0[10]
    SLICE_X25Y91         LUT2 (Prop_lut2_I1_O)        0.306     8.310 r  system_i/vga_gaussian_blur_2/U0/rgb_out[23]_i_101/O
                         net (fo=1, routed)           0.000     8.310    system_i/vga_gaussian_blur_2/U0/rgb_out[23]_i_101_n_0
    SLICE_X25Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.860 r  system_i/vga_gaussian_blur_2/U0/rgb_out_reg[23]_i_81/CO[3]
                         net (fo=1, routed)           0.000     8.860    system_i/vga_gaussian_blur_2/U0/rgb_out_reg[23]_i_81_n_0
    SLICE_X25Y92         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.194 r  system_i/vga_gaussian_blur_2/U0/rgb_out_reg[23]_i_67/O[1]
                         net (fo=2, routed)           1.044    10.238    system_i/vga_gaussian_blur_2/U0/PCIN[14]
    SLICE_X26Y91         LUT3 (Prop_lut3_I2_O)        0.333    10.571 r  system_i/vga_gaussian_blur_2/U0/rgb_out[15]_i_13/O
                         net (fo=2, routed)           0.690    11.261    system_i/vga_gaussian_blur_2/U0/rgb_out[15]_i_13_n_0
    SLICE_X26Y91         LUT4 (Prop_lut4_I3_O)        0.327    11.588 r  system_i/vga_gaussian_blur_2/U0/rgb_out[15]_i_17/O
                         net (fo=1, routed)           0.000    11.588    system_i/vga_gaussian_blur_2/U0/rgb_out[15]_i_17_n_0
    SLICE_X26Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.989 r  system_i/vga_gaussian_blur_2/U0/rgb_out_reg[15]_i_12/CO[3]
                         net (fo=1, routed)           0.000    11.989    system_i/vga_gaussian_blur_2/U0/rgb_out_reg[15]_i_12_n_0
    SLICE_X26Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.103 r  system_i/vga_gaussian_blur_2/U0/rgb_out_reg[23]_i_35/CO[3]
                         net (fo=1, routed)           0.000    12.103    system_i/vga_gaussian_blur_2/U0/rgb_out_reg[23]_i_35_n_0
    SLICE_X26Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.326 r  system_i/vga_gaussian_blur_2/U0/rgb_out_reg[23]_i_24/O[0]
                         net (fo=2, routed)           0.737    13.063    system_i/vga_gaussian_blur_2/U0/PCOUT[20]
    SLICE_X33Y93         LUT3 (Prop_lut3_I2_O)        0.293    13.356 r  system_i/vga_gaussian_blur_2/U0/rgb_out[19]_i_6/O
                         net (fo=2, routed)           0.668    14.023    system_i/vga_gaussian_blur_2/U0/rgb_out[19]_i_6_n_0
    SLICE_X33Y93         LUT4 (Prop_lut4_I3_O)        0.326    14.349 r  system_i/vga_gaussian_blur_2/U0/rgb_out[19]_i_10/O
                         net (fo=1, routed)           0.000    14.349    system_i/vga_gaussian_blur_2/U0/rgb_out[19]_i_10_n_0
    SLICE_X33Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.899 r  system_i/vga_gaussian_blur_2/U0/rgb_out_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.899    system_i/vga_gaussian_blur_2/U0/rgb_out_reg[19]_i_3_n_0
    SLICE_X33Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.233 f  system_i/vga_gaussian_blur_2/U0/rgb_out_reg[23]_i_8/O[1]
                         net (fo=5, routed)           1.384    16.618    system_i/vga_gaussian_blur_2/U0/rgb_out_reg[23]_0[21]
    SLICE_X27Y93         LUT2 (Prop_lut2_I1_O)        0.303    16.921 r  system_i/vga_gaussian_blur_2/U0/rgb_out[0]_i_18/O
                         net (fo=1, routed)           0.000    16.921    system_i/vga_gaussian_blur_2/U0/rgb_out[0]_i_18_n_0
    SLICE_X27Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.453 r  system_i/vga_gaussian_blur_2/U0/rgb_out_reg[0]_i_3/CO[3]
                         net (fo=48, routed)          1.858    19.311    system_i/vga_gaussian_blur_2/rgb_out4
    SLICE_X23Y90         LUT3 (Prop_lut3_I1_O)        0.124    19.435 r  system_i/vga_gaussian_blur_2/rgb_out[8]_i_6/O
                         net (fo=1, routed)           0.000    19.435    system_i/vga_gaussian_blur_2/p_1_out[6]
    SLICE_X23Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.985 r  system_i/vga_gaussian_blur_2/rgb_out_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.985    system_i/vga_gaussian_blur_2/rgb_out_reg[8]_i_2_n_0
    SLICE_X23Y91         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.298 r  system_i/vga_gaussian_blur_2/rgb_out_reg[12]_i_2/O[3]
                         net (fo=1, routed)           0.753    21.051    system_i/vga_gaussian_blur_2/U0/rgb_out1[11]
    SLICE_X19Y91         LUT5 (Prop_lut5_I0_O)        0.306    21.357 r  system_i/vga_gaussian_blur_2/U0/rgb_out[12]_i_1/O
                         net (fo=1, routed)           0.000    21.357    system_i/vga_gaussian_blur_2/U0/rgb_out[12]_i_1_n_0
    SLICE_X19Y91         FDRE                                         r  system_i/vga_gaussian_blur_2/U0/rgb_out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.487    41.487    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    38.310 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    39.909    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4804, routed)        1.489    41.489    system_i/vga_gaussian_blur_2/U0/clk_25
    SLICE_X19Y91         FDRE                                         r  system_i/vga_gaussian_blur_2/U0/rgb_out_reg[12]/C
                         clock pessimism              0.014    41.503    
                         clock uncertainty           -0.098    41.405    
    SLICE_X19Y91         FDRE (Setup_fdre_C_D)        0.031    41.436    system_i/vga_gaussian_blur_2/U0/rgb_out_reg[12]
  -------------------------------------------------------------------
                         required time                         41.436    
                         arrival time                         -21.357    
  -------------------------------------------------------------------
                         slack                                 20.079    

Slack (MET) :             20.092ns  (required time - arrival time)
  Source:                 system_i/vga_gaussian_blur_2/U0/A[1]__4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/vga_gaussian_blur_2/U0/rgb_out_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_system_clk_wiz_0_0 rise@40.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.779ns  (logic 9.497ns (48.015%)  route 10.282ns (51.985%))
  Logic Levels:           27  (CARRY4=16 LUT2=5 LUT3=3 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 41.485 - 40.000 ) 
    Source Clock Delay      (SCD):    1.659ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.677     1.677    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4804, routed)        1.659     1.659    system_i/vga_gaussian_blur_2/U0/clk_25
    SLICE_X31Y87         FDRE                                         r  system_i/vga_gaussian_blur_2/U0/A[1]__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y87         FDRE (Prop_fdre_C_Q)         0.456     2.115 r  system_i/vga_gaussian_blur_2/U0/A[1]__4/Q
                         net (fo=2, routed)           0.653     2.768    system_i/vga_gaussian_blur_2/U0/A[1]__4_n_0
    SLICE_X31Y89         LUT2 (Prop_lut2_I1_O)        0.124     2.892 r  system_i/vga_gaussian_blur_2/U0/rgb_out[0]_i_112/O
                         net (fo=1, routed)           0.000     2.892    system_i/vga_gaussian_blur_2/U0/rgb_out[0]_i_112_n_0
    SLICE_X31Y89         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     3.532 r  system_i/vga_gaussian_blur_2/U0/rgb_out_reg[0]_i_101/O[3]
                         net (fo=1, routed)           0.803     4.334    system_i/vga_gaussian_blur_2/U0/rgb_out_reg[0]_i_101_n_4
    SLICE_X29Y89         LUT2 (Prop_lut2_I1_O)        0.306     4.640 r  system_i/vga_gaussian_blur_2/U0/rgb_out[0]_i_107/O
                         net (fo=1, routed)           0.000     4.640    system_i/vga_gaussian_blur_2/U0/rgb_out[0]_i_107_n_0
    SLICE_X29Y89         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.038 r  system_i/vga_gaussian_blur_2/U0/rgb_out_reg[0]_i_100/CO[3]
                         net (fo=1, routed)           0.000     5.038    system_i/vga_gaussian_blur_2/U0/rgb_out_reg[0]_i_100_n_0
    SLICE_X29Y90         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.277 r  system_i/vga_gaussian_blur_2/U0/rgb_out_reg[0]_i_99/O[2]
                         net (fo=1, routed)           0.671     5.948    system_i/vga_gaussian_blur_2/U0/rgb_out3__0[8]
    SLICE_X28Y90         LUT2 (Prop_lut2_I1_O)        0.302     6.250 r  system_i/vga_gaussian_blur_2/U0/rgb_out[0]_i_91/O
                         net (fo=1, routed)           0.000     6.250    system_i/vga_gaussian_blur_2/U0/rgb_out[0]_i_91_n_0
    SLICE_X28Y90         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.626 r  system_i/vga_gaussian_blur_2/U0/rgb_out_reg[0]_i_89/CO[3]
                         net (fo=1, routed)           0.000     6.626    system_i/vga_gaussian_blur_2/U0/rgb_out_reg[0]_i_89_n_0
    SLICE_X28Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.949 r  system_i/vga_gaussian_blur_2/U0/rgb_out_reg[23]_i_118/O[1]
                         net (fo=1, routed)           1.056     8.004    system_i/vga_gaussian_blur_2/U0/C__0[10]
    SLICE_X25Y91         LUT2 (Prop_lut2_I1_O)        0.306     8.310 r  system_i/vga_gaussian_blur_2/U0/rgb_out[23]_i_101/O
                         net (fo=1, routed)           0.000     8.310    system_i/vga_gaussian_blur_2/U0/rgb_out[23]_i_101_n_0
    SLICE_X25Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.860 r  system_i/vga_gaussian_blur_2/U0/rgb_out_reg[23]_i_81/CO[3]
                         net (fo=1, routed)           0.000     8.860    system_i/vga_gaussian_blur_2/U0/rgb_out_reg[23]_i_81_n_0
    SLICE_X25Y92         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.194 r  system_i/vga_gaussian_blur_2/U0/rgb_out_reg[23]_i_67/O[1]
                         net (fo=2, routed)           1.044    10.238    system_i/vga_gaussian_blur_2/U0/PCIN[14]
    SLICE_X26Y91         LUT3 (Prop_lut3_I2_O)        0.333    10.571 r  system_i/vga_gaussian_blur_2/U0/rgb_out[15]_i_13/O
                         net (fo=2, routed)           0.690    11.261    system_i/vga_gaussian_blur_2/U0/rgb_out[15]_i_13_n_0
    SLICE_X26Y91         LUT4 (Prop_lut4_I3_O)        0.327    11.588 r  system_i/vga_gaussian_blur_2/U0/rgb_out[15]_i_17/O
                         net (fo=1, routed)           0.000    11.588    system_i/vga_gaussian_blur_2/U0/rgb_out[15]_i_17_n_0
    SLICE_X26Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.989 r  system_i/vga_gaussian_blur_2/U0/rgb_out_reg[15]_i_12/CO[3]
                         net (fo=1, routed)           0.000    11.989    system_i/vga_gaussian_blur_2/U0/rgb_out_reg[15]_i_12_n_0
    SLICE_X26Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.103 r  system_i/vga_gaussian_blur_2/U0/rgb_out_reg[23]_i_35/CO[3]
                         net (fo=1, routed)           0.000    12.103    system_i/vga_gaussian_blur_2/U0/rgb_out_reg[23]_i_35_n_0
    SLICE_X26Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.326 r  system_i/vga_gaussian_blur_2/U0/rgb_out_reg[23]_i_24/O[0]
                         net (fo=2, routed)           0.737    13.063    system_i/vga_gaussian_blur_2/U0/PCOUT[20]
    SLICE_X33Y93         LUT3 (Prop_lut3_I2_O)        0.293    13.356 r  system_i/vga_gaussian_blur_2/U0/rgb_out[19]_i_6/O
                         net (fo=2, routed)           0.668    14.023    system_i/vga_gaussian_blur_2/U0/rgb_out[19]_i_6_n_0
    SLICE_X33Y93         LUT4 (Prop_lut4_I3_O)        0.326    14.349 r  system_i/vga_gaussian_blur_2/U0/rgb_out[19]_i_10/O
                         net (fo=1, routed)           0.000    14.349    system_i/vga_gaussian_blur_2/U0/rgb_out[19]_i_10_n_0
    SLICE_X33Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.899 r  system_i/vga_gaussian_blur_2/U0/rgb_out_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.899    system_i/vga_gaussian_blur_2/U0/rgb_out_reg[19]_i_3_n_0
    SLICE_X33Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.233 f  system_i/vga_gaussian_blur_2/U0/rgb_out_reg[23]_i_8/O[1]
                         net (fo=5, routed)           1.384    16.618    system_i/vga_gaussian_blur_2/U0/rgb_out_reg[23]_0[21]
    SLICE_X27Y93         LUT2 (Prop_lut2_I1_O)        0.303    16.921 r  system_i/vga_gaussian_blur_2/U0/rgb_out[0]_i_18/O
                         net (fo=1, routed)           0.000    16.921    system_i/vga_gaussian_blur_2/U0/rgb_out[0]_i_18_n_0
    SLICE_X27Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.453 r  system_i/vga_gaussian_blur_2/U0/rgb_out_reg[0]_i_3/CO[3]
                         net (fo=48, routed)          1.858    19.311    system_i/vga_gaussian_blur_2/rgb_out4
    SLICE_X23Y90         LUT3 (Prop_lut3_I1_O)        0.124    19.435 r  system_i/vga_gaussian_blur_2/rgb_out[8]_i_6/O
                         net (fo=1, routed)           0.000    19.435    system_i/vga_gaussian_blur_2/p_1_out[6]
    SLICE_X23Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.985 r  system_i/vga_gaussian_blur_2/rgb_out_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.985    system_i/vga_gaussian_blur_2/rgb_out_reg[8]_i_2_n_0
    SLICE_X23Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.099 r  system_i/vga_gaussian_blur_2/rgb_out_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.099    system_i/vga_gaussian_blur_2/rgb_out_reg[12]_i_2_n_0
    SLICE_X23Y92         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.412 r  system_i/vga_gaussian_blur_2/rgb_out_reg[16]_i_2/O[3]
                         net (fo=1, routed)           0.721    21.132    system_i/vga_gaussian_blur_2/U0/rgb_out1[15]
    SLICE_X23Y95         LUT5 (Prop_lut5_I0_O)        0.306    21.438 r  system_i/vga_gaussian_blur_2/U0/rgb_out[16]_i_1/O
                         net (fo=1, routed)           0.000    21.438    system_i/vga_gaussian_blur_2/U0/rgb_out[16]_i_1_n_0
    SLICE_X23Y95         FDRE                                         r  system_i/vga_gaussian_blur_2/U0/rgb_out_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.487    41.487    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    38.310 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    39.909    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4804, routed)        1.485    41.485    system_i/vga_gaussian_blur_2/U0/clk_25
    SLICE_X23Y95         FDRE                                         r  system_i/vga_gaussian_blur_2/U0/rgb_out_reg[16]/C
                         clock pessimism              0.114    41.599    
                         clock uncertainty           -0.098    41.501    
    SLICE_X23Y95         FDRE (Setup_fdre_C_D)        0.029    41.530    system_i/vga_gaussian_blur_2/U0/rgb_out_reg[16]
  -------------------------------------------------------------------
                         required time                         41.530    
                         arrival time                         -21.438    
  -------------------------------------------------------------------
                         slack                                 20.092    

Slack (MET) :             20.163ns  (required time - arrival time)
  Source:                 system_i/vga_gaussian_blur_2/U0/A[1]__4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/vga_gaussian_blur_2/U0/rgb_out_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_system_clk_wiz_0_0 rise@40.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.712ns  (logic 9.743ns (49.428%)  route 9.969ns (50.572%))
  Logic Levels:           29  (CARRY4=18 LUT2=5 LUT3=3 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 41.485 - 40.000 ) 
    Source Clock Delay      (SCD):    1.659ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.677     1.677    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4804, routed)        1.659     1.659    system_i/vga_gaussian_blur_2/U0/clk_25
    SLICE_X31Y87         FDRE                                         r  system_i/vga_gaussian_blur_2/U0/A[1]__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y87         FDRE (Prop_fdre_C_Q)         0.456     2.115 r  system_i/vga_gaussian_blur_2/U0/A[1]__4/Q
                         net (fo=2, routed)           0.653     2.768    system_i/vga_gaussian_blur_2/U0/A[1]__4_n_0
    SLICE_X31Y89         LUT2 (Prop_lut2_I1_O)        0.124     2.892 r  system_i/vga_gaussian_blur_2/U0/rgb_out[0]_i_112/O
                         net (fo=1, routed)           0.000     2.892    system_i/vga_gaussian_blur_2/U0/rgb_out[0]_i_112_n_0
    SLICE_X31Y89         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     3.532 r  system_i/vga_gaussian_blur_2/U0/rgb_out_reg[0]_i_101/O[3]
                         net (fo=1, routed)           0.803     4.334    system_i/vga_gaussian_blur_2/U0/rgb_out_reg[0]_i_101_n_4
    SLICE_X29Y89         LUT2 (Prop_lut2_I1_O)        0.306     4.640 r  system_i/vga_gaussian_blur_2/U0/rgb_out[0]_i_107/O
                         net (fo=1, routed)           0.000     4.640    system_i/vga_gaussian_blur_2/U0/rgb_out[0]_i_107_n_0
    SLICE_X29Y89         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.038 r  system_i/vga_gaussian_blur_2/U0/rgb_out_reg[0]_i_100/CO[3]
                         net (fo=1, routed)           0.000     5.038    system_i/vga_gaussian_blur_2/U0/rgb_out_reg[0]_i_100_n_0
    SLICE_X29Y90         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.277 r  system_i/vga_gaussian_blur_2/U0/rgb_out_reg[0]_i_99/O[2]
                         net (fo=1, routed)           0.671     5.948    system_i/vga_gaussian_blur_2/U0/rgb_out3__0[8]
    SLICE_X28Y90         LUT2 (Prop_lut2_I1_O)        0.302     6.250 r  system_i/vga_gaussian_blur_2/U0/rgb_out[0]_i_91/O
                         net (fo=1, routed)           0.000     6.250    system_i/vga_gaussian_blur_2/U0/rgb_out[0]_i_91_n_0
    SLICE_X28Y90         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.626 r  system_i/vga_gaussian_blur_2/U0/rgb_out_reg[0]_i_89/CO[3]
                         net (fo=1, routed)           0.000     6.626    system_i/vga_gaussian_blur_2/U0/rgb_out_reg[0]_i_89_n_0
    SLICE_X28Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.949 r  system_i/vga_gaussian_blur_2/U0/rgb_out_reg[23]_i_118/O[1]
                         net (fo=1, routed)           1.056     8.004    system_i/vga_gaussian_blur_2/U0/C__0[10]
    SLICE_X25Y91         LUT2 (Prop_lut2_I1_O)        0.306     8.310 r  system_i/vga_gaussian_blur_2/U0/rgb_out[23]_i_101/O
                         net (fo=1, routed)           0.000     8.310    system_i/vga_gaussian_blur_2/U0/rgb_out[23]_i_101_n_0
    SLICE_X25Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.860 r  system_i/vga_gaussian_blur_2/U0/rgb_out_reg[23]_i_81/CO[3]
                         net (fo=1, routed)           0.000     8.860    system_i/vga_gaussian_blur_2/U0/rgb_out_reg[23]_i_81_n_0
    SLICE_X25Y92         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.194 r  system_i/vga_gaussian_blur_2/U0/rgb_out_reg[23]_i_67/O[1]
                         net (fo=2, routed)           1.044    10.238    system_i/vga_gaussian_blur_2/U0/PCIN[14]
    SLICE_X26Y91         LUT3 (Prop_lut3_I2_O)        0.333    10.571 r  system_i/vga_gaussian_blur_2/U0/rgb_out[15]_i_13/O
                         net (fo=2, routed)           0.690    11.261    system_i/vga_gaussian_blur_2/U0/rgb_out[15]_i_13_n_0
    SLICE_X26Y91         LUT4 (Prop_lut4_I3_O)        0.327    11.588 r  system_i/vga_gaussian_blur_2/U0/rgb_out[15]_i_17/O
                         net (fo=1, routed)           0.000    11.588    system_i/vga_gaussian_blur_2/U0/rgb_out[15]_i_17_n_0
    SLICE_X26Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.989 r  system_i/vga_gaussian_blur_2/U0/rgb_out_reg[15]_i_12/CO[3]
                         net (fo=1, routed)           0.000    11.989    system_i/vga_gaussian_blur_2/U0/rgb_out_reg[15]_i_12_n_0
    SLICE_X26Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.103 r  system_i/vga_gaussian_blur_2/U0/rgb_out_reg[23]_i_35/CO[3]
                         net (fo=1, routed)           0.000    12.103    system_i/vga_gaussian_blur_2/U0/rgb_out_reg[23]_i_35_n_0
    SLICE_X26Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.326 r  system_i/vga_gaussian_blur_2/U0/rgb_out_reg[23]_i_24/O[0]
                         net (fo=2, routed)           0.737    13.063    system_i/vga_gaussian_blur_2/U0/PCOUT[20]
    SLICE_X33Y93         LUT3 (Prop_lut3_I2_O)        0.293    13.356 r  system_i/vga_gaussian_blur_2/U0/rgb_out[19]_i_6/O
                         net (fo=2, routed)           0.668    14.023    system_i/vga_gaussian_blur_2/U0/rgb_out[19]_i_6_n_0
    SLICE_X33Y93         LUT4 (Prop_lut4_I3_O)        0.326    14.349 r  system_i/vga_gaussian_blur_2/U0/rgb_out[19]_i_10/O
                         net (fo=1, routed)           0.000    14.349    system_i/vga_gaussian_blur_2/U0/rgb_out[19]_i_10_n_0
    SLICE_X33Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.899 r  system_i/vga_gaussian_blur_2/U0/rgb_out_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.899    system_i/vga_gaussian_blur_2/U0/rgb_out_reg[19]_i_3_n_0
    SLICE_X33Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.233 f  system_i/vga_gaussian_blur_2/U0/rgb_out_reg[23]_i_8/O[1]
                         net (fo=5, routed)           1.384    16.618    system_i/vga_gaussian_blur_2/U0/rgb_out_reg[23]_0[21]
    SLICE_X27Y93         LUT2 (Prop_lut2_I1_O)        0.303    16.921 r  system_i/vga_gaussian_blur_2/U0/rgb_out[0]_i_18/O
                         net (fo=1, routed)           0.000    16.921    system_i/vga_gaussian_blur_2/U0/rgb_out[0]_i_18_n_0
    SLICE_X27Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.453 r  system_i/vga_gaussian_blur_2/U0/rgb_out_reg[0]_i_3/CO[3]
                         net (fo=48, routed)          1.858    19.311    system_i/vga_gaussian_blur_2/rgb_out4
    SLICE_X23Y90         LUT3 (Prop_lut3_I1_O)        0.124    19.435 r  system_i/vga_gaussian_blur_2/rgb_out[8]_i_6/O
                         net (fo=1, routed)           0.000    19.435    system_i/vga_gaussian_blur_2/p_1_out[6]
    SLICE_X23Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.985 r  system_i/vga_gaussian_blur_2/rgb_out_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.985    system_i/vga_gaussian_blur_2/rgb_out_reg[8]_i_2_n_0
    SLICE_X23Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.099 r  system_i/vga_gaussian_blur_2/rgb_out_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.099    system_i/vga_gaussian_blur_2/rgb_out_reg[12]_i_2_n_0
    SLICE_X23Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.213 r  system_i/vga_gaussian_blur_2/rgb_out_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.213    system_i/vga_gaussian_blur_2/rgb_out_reg[16]_i_2_n_0
    SLICE_X23Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.327 r  system_i/vga_gaussian_blur_2/rgb_out_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.327    system_i/vga_gaussian_blur_2/rgb_out_reg[20]_i_2_n_0
    SLICE_X23Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.661 r  system_i/vga_gaussian_blur_2/rgb_out_reg[23]_i_2/O[1]
                         net (fo=1, routed)           0.407    21.068    system_i/vga_gaussian_blur_2/U0/rgb_out1[21]
    SLICE_X23Y95         LUT5 (Prop_lut5_I0_O)        0.303    21.371 r  system_i/vga_gaussian_blur_2/U0/rgb_out[22]_i_1/O
                         net (fo=1, routed)           0.000    21.371    system_i/vga_gaussian_blur_2/U0/rgb_out[22]_i_1_n_0
    SLICE_X23Y95         FDRE                                         r  system_i/vga_gaussian_blur_2/U0/rgb_out_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.487    41.487    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    38.310 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    39.909    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4804, routed)        1.485    41.485    system_i/vga_gaussian_blur_2/U0/clk_25
    SLICE_X23Y95         FDRE                                         r  system_i/vga_gaussian_blur_2/U0/rgb_out_reg[22]/C
                         clock pessimism              0.114    41.599    
                         clock uncertainty           -0.098    41.501    
    SLICE_X23Y95         FDRE (Setup_fdre_C_D)        0.032    41.533    system_i/vga_gaussian_blur_2/U0/rgb_out_reg[22]
  -------------------------------------------------------------------
                         required time                         41.533    
                         arrival time                         -21.371    
  -------------------------------------------------------------------
                         slack                                 20.163    

Slack (MET) :             20.200ns  (required time - arrival time)
  Source:                 system_i/vga_gaussian_blur_2/U0/A[1]__4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/vga_gaussian_blur_2/U0/rgb_out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_system_clk_wiz_0_0 rise@40.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.576ns  (logic 9.401ns (48.024%)  route 10.175ns (51.976%))
  Logic Levels:           26  (CARRY4=15 LUT2=5 LUT3=3 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 41.489 - 40.000 ) 
    Source Clock Delay      (SCD):    1.659ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.677     1.677    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4804, routed)        1.659     1.659    system_i/vga_gaussian_blur_2/U0/clk_25
    SLICE_X31Y87         FDRE                                         r  system_i/vga_gaussian_blur_2/U0/A[1]__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y87         FDRE (Prop_fdre_C_Q)         0.456     2.115 r  system_i/vga_gaussian_blur_2/U0/A[1]__4/Q
                         net (fo=2, routed)           0.653     2.768    system_i/vga_gaussian_blur_2/U0/A[1]__4_n_0
    SLICE_X31Y89         LUT2 (Prop_lut2_I1_O)        0.124     2.892 r  system_i/vga_gaussian_blur_2/U0/rgb_out[0]_i_112/O
                         net (fo=1, routed)           0.000     2.892    system_i/vga_gaussian_blur_2/U0/rgb_out[0]_i_112_n_0
    SLICE_X31Y89         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     3.532 r  system_i/vga_gaussian_blur_2/U0/rgb_out_reg[0]_i_101/O[3]
                         net (fo=1, routed)           0.803     4.334    system_i/vga_gaussian_blur_2/U0/rgb_out_reg[0]_i_101_n_4
    SLICE_X29Y89         LUT2 (Prop_lut2_I1_O)        0.306     4.640 r  system_i/vga_gaussian_blur_2/U0/rgb_out[0]_i_107/O
                         net (fo=1, routed)           0.000     4.640    system_i/vga_gaussian_blur_2/U0/rgb_out[0]_i_107_n_0
    SLICE_X29Y89         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.038 r  system_i/vga_gaussian_blur_2/U0/rgb_out_reg[0]_i_100/CO[3]
                         net (fo=1, routed)           0.000     5.038    system_i/vga_gaussian_blur_2/U0/rgb_out_reg[0]_i_100_n_0
    SLICE_X29Y90         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.277 r  system_i/vga_gaussian_blur_2/U0/rgb_out_reg[0]_i_99/O[2]
                         net (fo=1, routed)           0.671     5.948    system_i/vga_gaussian_blur_2/U0/rgb_out3__0[8]
    SLICE_X28Y90         LUT2 (Prop_lut2_I1_O)        0.302     6.250 r  system_i/vga_gaussian_blur_2/U0/rgb_out[0]_i_91/O
                         net (fo=1, routed)           0.000     6.250    system_i/vga_gaussian_blur_2/U0/rgb_out[0]_i_91_n_0
    SLICE_X28Y90         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.626 r  system_i/vga_gaussian_blur_2/U0/rgb_out_reg[0]_i_89/CO[3]
                         net (fo=1, routed)           0.000     6.626    system_i/vga_gaussian_blur_2/U0/rgb_out_reg[0]_i_89_n_0
    SLICE_X28Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.949 r  system_i/vga_gaussian_blur_2/U0/rgb_out_reg[23]_i_118/O[1]
                         net (fo=1, routed)           1.056     8.004    system_i/vga_gaussian_blur_2/U0/C__0[10]
    SLICE_X25Y91         LUT2 (Prop_lut2_I1_O)        0.306     8.310 r  system_i/vga_gaussian_blur_2/U0/rgb_out[23]_i_101/O
                         net (fo=1, routed)           0.000     8.310    system_i/vga_gaussian_blur_2/U0/rgb_out[23]_i_101_n_0
    SLICE_X25Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.860 r  system_i/vga_gaussian_blur_2/U0/rgb_out_reg[23]_i_81/CO[3]
                         net (fo=1, routed)           0.000     8.860    system_i/vga_gaussian_blur_2/U0/rgb_out_reg[23]_i_81_n_0
    SLICE_X25Y92         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.194 r  system_i/vga_gaussian_blur_2/U0/rgb_out_reg[23]_i_67/O[1]
                         net (fo=2, routed)           1.044    10.238    system_i/vga_gaussian_blur_2/U0/PCIN[14]
    SLICE_X26Y91         LUT3 (Prop_lut3_I2_O)        0.333    10.571 r  system_i/vga_gaussian_blur_2/U0/rgb_out[15]_i_13/O
                         net (fo=2, routed)           0.690    11.261    system_i/vga_gaussian_blur_2/U0/rgb_out[15]_i_13_n_0
    SLICE_X26Y91         LUT4 (Prop_lut4_I3_O)        0.327    11.588 r  system_i/vga_gaussian_blur_2/U0/rgb_out[15]_i_17/O
                         net (fo=1, routed)           0.000    11.588    system_i/vga_gaussian_blur_2/U0/rgb_out[15]_i_17_n_0
    SLICE_X26Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.989 r  system_i/vga_gaussian_blur_2/U0/rgb_out_reg[15]_i_12/CO[3]
                         net (fo=1, routed)           0.000    11.989    system_i/vga_gaussian_blur_2/U0/rgb_out_reg[15]_i_12_n_0
    SLICE_X26Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.103 r  system_i/vga_gaussian_blur_2/U0/rgb_out_reg[23]_i_35/CO[3]
                         net (fo=1, routed)           0.000    12.103    system_i/vga_gaussian_blur_2/U0/rgb_out_reg[23]_i_35_n_0
    SLICE_X26Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.326 r  system_i/vga_gaussian_blur_2/U0/rgb_out_reg[23]_i_24/O[0]
                         net (fo=2, routed)           0.737    13.063    system_i/vga_gaussian_blur_2/U0/PCOUT[20]
    SLICE_X33Y93         LUT3 (Prop_lut3_I2_O)        0.293    13.356 r  system_i/vga_gaussian_blur_2/U0/rgb_out[19]_i_6/O
                         net (fo=2, routed)           0.668    14.023    system_i/vga_gaussian_blur_2/U0/rgb_out[19]_i_6_n_0
    SLICE_X33Y93         LUT4 (Prop_lut4_I3_O)        0.326    14.349 r  system_i/vga_gaussian_blur_2/U0/rgb_out[19]_i_10/O
                         net (fo=1, routed)           0.000    14.349    system_i/vga_gaussian_blur_2/U0/rgb_out[19]_i_10_n_0
    SLICE_X33Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.899 r  system_i/vga_gaussian_blur_2/U0/rgb_out_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.899    system_i/vga_gaussian_blur_2/U0/rgb_out_reg[19]_i_3_n_0
    SLICE_X33Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.233 f  system_i/vga_gaussian_blur_2/U0/rgb_out_reg[23]_i_8/O[1]
                         net (fo=5, routed)           1.384    16.618    system_i/vga_gaussian_blur_2/U0/rgb_out_reg[23]_0[21]
    SLICE_X27Y93         LUT2 (Prop_lut2_I1_O)        0.303    16.921 r  system_i/vga_gaussian_blur_2/U0/rgb_out[0]_i_18/O
                         net (fo=1, routed)           0.000    16.921    system_i/vga_gaussian_blur_2/U0/rgb_out[0]_i_18_n_0
    SLICE_X27Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.453 r  system_i/vga_gaussian_blur_2/U0/rgb_out_reg[0]_i_3/CO[3]
                         net (fo=48, routed)          1.858    19.311    system_i/vga_gaussian_blur_2/rgb_out4
    SLICE_X23Y90         LUT3 (Prop_lut3_I1_O)        0.124    19.435 r  system_i/vga_gaussian_blur_2/rgb_out[8]_i_6/O
                         net (fo=1, routed)           0.000    19.435    system_i/vga_gaussian_blur_2/p_1_out[6]
    SLICE_X23Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.985 r  system_i/vga_gaussian_blur_2/rgb_out_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.985    system_i/vga_gaussian_blur_2/rgb_out_reg[8]_i_2_n_0
    SLICE_X23Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.319 r  system_i/vga_gaussian_blur_2/rgb_out_reg[12]_i_2/O[1]
                         net (fo=1, routed)           0.613    20.932    system_i/vga_gaussian_blur_2/U0/rgb_out1[9]
    SLICE_X18Y91         LUT5 (Prop_lut5_I0_O)        0.303    21.235 r  system_i/vga_gaussian_blur_2/U0/rgb_out[10]_i_1/O
                         net (fo=1, routed)           0.000    21.235    system_i/vga_gaussian_blur_2/U0/rgb_out[10]_i_1_n_0
    SLICE_X18Y91         FDRE                                         r  system_i/vga_gaussian_blur_2/U0/rgb_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.487    41.487    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    38.310 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    39.909    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4804, routed)        1.489    41.489    system_i/vga_gaussian_blur_2/U0/clk_25
    SLICE_X18Y91         FDRE                                         r  system_i/vga_gaussian_blur_2/U0/rgb_out_reg[10]/C
                         clock pessimism              0.014    41.503    
                         clock uncertainty           -0.098    41.405    
    SLICE_X18Y91         FDRE (Setup_fdre_C_D)        0.029    41.434    system_i/vga_gaussian_blur_2/U0/rgb_out_reg[10]
  -------------------------------------------------------------------
                         required time                         41.434    
                         arrival time                         -21.235    
  -------------------------------------------------------------------
                         slack                                 20.200    

Slack (MET) :             20.226ns  (required time - arrival time)
  Source:                 system_i/vga_gaussian_blur_1/U0/A[0]__5/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/vga_gaussian_blur_1/U0/rgb_out_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_system_clk_wiz_0_0 rise@40.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.545ns  (logic 9.815ns (50.218%)  route 9.730ns (49.782%))
  Logic Levels:           31  (CARRY4=20 LUT2=5 LUT3=3 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.480ns = ( 41.480 - 40.000 ) 
    Source Clock Delay      (SCD):    1.654ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.677     1.677    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4804, routed)        1.654     1.654    system_i/vga_gaussian_blur_1/U0/clk_25
    SLICE_X19Y82         FDRE                                         r  system_i/vga_gaussian_blur_1/U0/A[0]__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y82         FDRE (Prop_fdre_C_Q)         0.456     2.110 r  system_i/vga_gaussian_blur_1/U0/A[0]__5/Q
                         net (fo=6, routed)           0.650     2.760    system_i/vga_gaussian_blur_1/U0/A[0]__5_n_0
    SLICE_X20Y81         LUT2 (Prop_lut2_I0_O)        0.124     2.884 r  system_i/vga_gaussian_blur_1/U0/rgb_out[0]_i_113/O
                         net (fo=1, routed)           0.000     2.884    system_i/vga_gaussian_blur_1/U0/rgb_out[0]_i_113_n_0
    SLICE_X20Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.397 r  system_i/vga_gaussian_blur_1/U0/rgb_out_reg[0]_i_101/CO[3]
                         net (fo=1, routed)           0.000     3.397    system_i/vga_gaussian_blur_1/U0/rgb_out_reg[0]_i_101_n_0
    SLICE_X20Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.720 r  system_i/vga_gaussian_blur_1/U0/rgb_out_reg[0]_i_114/O[1]
                         net (fo=1, routed)           0.801     4.521    system_i/vga_gaussian_blur_1/U0/rgb_out_reg[0]_i_114_n_6
    SLICE_X21Y83         LUT2 (Prop_lut2_I1_O)        0.306     4.827 r  system_i/vga_gaussian_blur_1/U0/rgb_out[0]_i_105/O
                         net (fo=1, routed)           0.000     4.827    system_i/vga_gaussian_blur_1/U0/rgb_out[0]_i_105_n_0
    SLICE_X21Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.359 r  system_i/vga_gaussian_blur_1/U0/rgb_out_reg[0]_i_99/CO[3]
                         net (fo=1, routed)           0.000     5.359    system_i/vga_gaussian_blur_1/U0/rgb_out_reg[0]_i_99_n_0
    SLICE_X21Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.581 r  system_i/vga_gaussian_blur_1/U0/rgb_out_reg[23]_i_136/O[0]
                         net (fo=1, routed)           0.821     6.402    system_i/vga_gaussian_blur_1/U0/rgb_out3__0[10]
    SLICE_X19Y84         LUT2 (Prop_lut2_I1_O)        0.299     6.701 r  system_i/vga_gaussian_blur_1/U0/rgb_out[23]_i_134/O
                         net (fo=1, routed)           0.000     6.701    system_i/vga_gaussian_blur_1/U0/rgb_out[23]_i_134_n_0
    SLICE_X19Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.251 r  system_i/vga_gaussian_blur_1/U0/rgb_out_reg[23]_i_118/CO[3]
                         net (fo=1, routed)           0.000     7.251    system_i/vga_gaussian_blur_1/U0/rgb_out_reg[23]_i_118_n_0
    SLICE_X19Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.473 r  system_i/vga_gaussian_blur_1/U0/rgb_out_reg[23]_i_103/O[0]
                         net (fo=1, routed)           0.965     8.438    system_i/vga_gaussian_blur_1/U0/C__0[13]
    SLICE_X15Y84         LUT2 (Prop_lut2_I1_O)        0.299     8.737 r  system_i/vga_gaussian_blur_1/U0/rgb_out[23]_i_85/O
                         net (fo=1, routed)           0.000     8.737    system_i/vga_gaussian_blur_1/U0/rgb_out[23]_i_85_n_0
    SLICE_X15Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.269 r  system_i/vga_gaussian_blur_1/U0/rgb_out_reg[23]_i_67/CO[3]
                         net (fo=1, routed)           0.000     9.269    system_i/vga_gaussian_blur_1/U0/rgb_out_reg[23]_i_67_n_0
    SLICE_X15Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.603 r  system_i/vga_gaussian_blur_1/U0/rgb_out_reg[23]_i_44/O[1]
                         net (fo=2, routed)           0.683    10.286    system_i/vga_gaussian_blur_1/U0/PCIN[18]
    SLICE_X16Y84         LUT3 (Prop_lut3_I2_O)        0.332    10.618 r  system_i/vga_gaussian_blur_1/U0/rgb_out[23]_i_59/O
                         net (fo=2, routed)           0.822    11.440    system_i/vga_gaussian_blur_1/U0/rgb_out[23]_i_59_n_0
    SLICE_X16Y84         LUT4 (Prop_lut4_I3_O)        0.331    11.771 r  system_i/vga_gaussian_blur_1/U0/rgb_out[23]_i_63/O
                         net (fo=1, routed)           0.000    11.771    system_i/vga_gaussian_blur_1/U0/rgb_out[23]_i_63_n_0
    SLICE_X16Y84         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.147 r  system_i/vga_gaussian_blur_1/U0/rgb_out_reg[23]_i_35/CO[3]
                         net (fo=1, routed)           0.000    12.147    system_i/vga_gaussian_blur_1/U0/rgb_out_reg[23]_i_35_n_0
    SLICE_X16Y85         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.386 r  system_i/vga_gaussian_blur_1/U0/rgb_out_reg[23]_i_24/O[2]
                         net (fo=2, routed)           0.430    12.816    system_i/vga_gaussian_blur_1/U0/PCOUT[22]
    SLICE_X17Y85         LUT3 (Prop_lut3_I2_O)        0.330    13.146 r  system_i/vga_gaussian_blur_1/U0/rgb_out[19]_i_4/O
                         net (fo=2, routed)           0.690    13.836    system_i/vga_gaussian_blur_1/U0/rgb_out[19]_i_4_n_0
    SLICE_X17Y85         LUT4 (Prop_lut4_I0_O)        0.327    14.163 r  system_i/vga_gaussian_blur_1/U0/rgb_out[19]_i_8/O
                         net (fo=1, routed)           0.000    14.163    system_i/vga_gaussian_blur_1/U0/rgb_out[19]_i_8_n_0
    SLICE_X17Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.564 r  system_i/vga_gaussian_blur_1/U0/rgb_out_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.564    system_i/vga_gaussian_blur_1/U0/rgb_out_reg[19]_i_3_n_0
    SLICE_X17Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.678 r  system_i/vga_gaussian_blur_1/U0/rgb_out_reg[23]_i_8/CO[3]
                         net (fo=1, routed)           0.000    14.678    system_i/vga_gaussian_blur_1/U0/rgb_out_reg[23]_i_8_n_0
    SLICE_X17Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.991 f  system_i/vga_gaussian_blur_1/U0/rgb_out_reg[23]_i_3/O[3]
                         net (fo=25, routed)          1.177    16.168    system_i/vga_gaussian_blur_1/U0/rgb_out3_2[31]
    SLICE_X14Y84         LUT2 (Prop_lut2_I1_O)        0.306    16.474 r  system_i/vga_gaussian_blur_1/U0/rgb_out[0]_i_15/O
                         net (fo=1, routed)           0.000    16.474    system_i/vga_gaussian_blur_1/U0/rgb_out[0]_i_15_n_0
    SLICE_X14Y84         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.875 r  system_i/vga_gaussian_blur_1/U0/rgb_out_reg[0]_i_3/CO[3]
                         net (fo=48, routed)          2.044    18.919    system_i/vga_gaussian_blur_1/rgb_out4
    SLICE_X22Y80         LUT3 (Prop_lut3_I1_O)        0.124    19.043 r  system_i/vga_gaussian_blur_1/rgb_out[4]_i_8/O
                         net (fo=1, routed)           0.000    19.043    system_i/vga_gaussian_blur_1/p_1_out[1]
    SLICE_X22Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.575 r  system_i/vga_gaussian_blur_1/rgb_out_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.575    system_i/vga_gaussian_blur_1/rgb_out_reg[4]_i_2_n_0
    SLICE_X22Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.689 r  system_i/vga_gaussian_blur_1/rgb_out_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.689    system_i/vga_gaussian_blur_1/rgb_out_reg[8]_i_2_n_0
    SLICE_X22Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.803 r  system_i/vga_gaussian_blur_1/rgb_out_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.803    system_i/vga_gaussian_blur_1/rgb_out_reg[12]_i_2_n_0
    SLICE_X22Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.917 r  system_i/vga_gaussian_blur_1/rgb_out_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.917    system_i/vga_gaussian_blur_1/rgb_out_reg[16]_i_2_n_0
    SLICE_X22Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.031 r  system_i/vga_gaussian_blur_1/rgb_out_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.031    system_i/vga_gaussian_blur_1/rgb_out_reg[20]_i_2_n_0
    SLICE_X22Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.253 r  system_i/vga_gaussian_blur_1/rgb_out_reg[23]_i_2/O[0]
                         net (fo=1, routed)           0.647    20.900    system_i/vga_gaussian_blur_1/U0/rgb_out1[20]
    SLICE_X23Y85         LUT5 (Prop_lut5_I0_O)        0.299    21.199 r  system_i/vga_gaussian_blur_1/U0/rgb_out[21]_i_1/O
                         net (fo=1, routed)           0.000    21.199    system_i/vga_gaussian_blur_1/U0/rgb_out[21]_i_1_n_0
    SLICE_X23Y85         FDRE                                         r  system_i/vga_gaussian_blur_1/U0/rgb_out_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.487    41.487    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    38.310 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    39.909    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4804, routed)        1.480    41.480    system_i/vga_gaussian_blur_1/U0/clk_25
    SLICE_X23Y85         FDRE                                         r  system_i/vga_gaussian_blur_1/U0/rgb_out_reg[21]/C
                         clock pessimism              0.014    41.494    
                         clock uncertainty           -0.098    41.396    
    SLICE_X23Y85         FDRE (Setup_fdre_C_D)        0.029    41.425    system_i/vga_gaussian_blur_1/U0/rgb_out_reg[21]
  -------------------------------------------------------------------
                         required time                         41.425    
                         arrival time                         -21.199    
  -------------------------------------------------------------------
                         slack                                 20.226    

Slack (MET) :             20.234ns  (required time - arrival time)
  Source:                 system_i/vga_gaussian_blur_0/U0/A[4]__4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/vga_gaussian_blur_0/U0/rgb_out_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_system_clk_wiz_0_0 rise@40.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.635ns  (logic 9.435ns (48.052%)  route 10.200ns (51.948%))
  Logic Levels:           29  (CARRY4=18 LUT2=5 LUT3=3 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.475ns = ( 41.475 - 40.000 ) 
    Source Clock Delay      (SCD):    1.654ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.677     1.677    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4804, routed)        1.654     1.654    system_i/vga_gaussian_blur_0/U0/clk_25
    SLICE_X14Y68         FDRE                                         r  system_i/vga_gaussian_blur_0/U0/A[4]__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y68         FDRE (Prop_fdre_C_Q)         0.456     2.110 r  system_i/vga_gaussian_blur_0/U0/A[4]__4/Q
                         net (fo=2, routed)           1.124     3.234    system_i/vga_gaussian_blur_0/U0/A[4]__4_n_0
    SLICE_X11Y67         LUT2 (Prop_lut2_I1_O)        0.124     3.358 r  system_i/vga_gaussian_blur_0/U0/rgb_out[0]_i_118/O
                         net (fo=1, routed)           0.000     3.358    system_i/vga_gaussian_blur_0/U0/rgb_out[0]_i_118_n_0
    SLICE_X11Y67         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     3.964 r  system_i/vga_gaussian_blur_0/U0/rgb_out_reg[0]_i_114/O[3]
                         net (fo=1, routed)           0.934     4.897    system_i/vga_gaussian_blur_0/U0/rgb_out_reg[0]_i_114_n_4
    SLICE_X13Y69         LUT2 (Prop_lut2_I1_O)        0.306     5.203 r  system_i/vga_gaussian_blur_0/U0/rgb_out[0]_i_103/O
                         net (fo=1, routed)           0.000     5.203    system_i/vga_gaussian_blur_0/U0/rgb_out[0]_i_103_n_0
    SLICE_X13Y69         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.601 r  system_i/vga_gaussian_blur_0/U0/rgb_out_reg[0]_i_99/CO[3]
                         net (fo=1, routed)           0.000     5.601    system_i/vga_gaussian_blur_0/U0/rgb_out_reg[0]_i_99_n_0
    SLICE_X13Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.823 r  system_i/vga_gaussian_blur_0/U0/rgb_out_reg[23]_i_136/O[0]
                         net (fo=1, routed)           0.939     6.762    system_i/vga_gaussian_blur_0/U0/rgb_out3__0[10]
    SLICE_X14Y66         LUT2 (Prop_lut2_I1_O)        0.299     7.061 r  system_i/vga_gaussian_blur_0/U0/rgb_out[23]_i_134/O
                         net (fo=1, routed)           0.000     7.061    system_i/vga_gaussian_blur_0/U0/rgb_out[23]_i_134_n_0
    SLICE_X14Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.611 r  system_i/vga_gaussian_blur_0/U0/rgb_out_reg[23]_i_118/CO[3]
                         net (fo=1, routed)           0.000     7.611    system_i/vga_gaussian_blur_0/U0/rgb_out_reg[23]_i_118_n_0
    SLICE_X14Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.945 r  system_i/vga_gaussian_blur_0/U0/rgb_out_reg[23]_i_103/O[1]
                         net (fo=1, routed)           0.748     8.693    system_i/vga_gaussian_blur_0/U0/C__0[14]
    SLICE_X16Y67         LUT2 (Prop_lut2_I1_O)        0.303     8.996 r  system_i/vga_gaussian_blur_0/U0/rgb_out[23]_i_84/O
                         net (fo=1, routed)           0.000     8.996    system_i/vga_gaussian_blur_0/U0/rgb_out[23]_i_84_n_0
    SLICE_X16Y67         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     9.639 r  system_i/vga_gaussian_blur_0/U0/rgb_out_reg[23]_i_67/O[3]
                         net (fo=2, routed)           1.107    10.746    system_i/vga_gaussian_blur_0/U0/PCIN[16]
    SLICE_X21Y71         LUT3 (Prop_lut3_I2_O)        0.335    11.081 r  system_i/vga_gaussian_blur_0/U0/rgb_out[23]_i_61/O
                         net (fo=2, routed)           0.700    11.781    system_i/vga_gaussian_blur_0/U0/rgb_out[23]_i_61_n_0
    SLICE_X21Y71         LUT4 (Prop_lut4_I3_O)        0.326    12.107 r  system_i/vga_gaussian_blur_0/U0/rgb_out[23]_i_65/O
                         net (fo=1, routed)           0.000    12.107    system_i/vga_gaussian_blur_0/U0/rgb_out[23]_i_65_n_0
    SLICE_X21Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.657 r  system_i/vga_gaussian_blur_0/U0/rgb_out_reg[23]_i_35/CO[3]
                         net (fo=1, routed)           0.000    12.657    system_i/vga_gaussian_blur_0/U0/rgb_out_reg[23]_i_35_n_0
    SLICE_X21Y72         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.896 r  system_i/vga_gaussian_blur_0/U0/rgb_out_reg[23]_i_24/O[2]
                         net (fo=2, routed)           0.960    13.856    system_i/vga_gaussian_blur_0/U0/PCOUT[22]
    SLICE_X15Y72         LUT3 (Prop_lut3_I2_O)        0.332    14.188 r  system_i/vga_gaussian_blur_0/U0/rgb_out[19]_i_4/O
                         net (fo=2, routed)           0.690    14.878    system_i/vga_gaussian_blur_0/U0/rgb_out[19]_i_4_n_0
    SLICE_X15Y72         LUT4 (Prop_lut4_I0_O)        0.327    15.205 r  system_i/vga_gaussian_blur_0/U0/rgb_out[19]_i_8/O
                         net (fo=1, routed)           0.000    15.205    system_i/vga_gaussian_blur_0/U0/rgb_out[19]_i_8_n_0
    SLICE_X15Y72         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.606 r  system_i/vga_gaussian_blur_0/U0/rgb_out_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.606    system_i/vga_gaussian_blur_0/U0/rgb_out_reg[19]_i_3_n_0
    SLICE_X15Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.720 r  system_i/vga_gaussian_blur_0/U0/rgb_out_reg[23]_i_8/CO[3]
                         net (fo=1, routed)           0.000    15.720    system_i/vga_gaussian_blur_0/U0/rgb_out_reg[23]_i_8_n_0
    SLICE_X15Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.942 f  system_i/vga_gaussian_blur_0/U0/rgb_out_reg[23]_i_3/O[0]
                         net (fo=2, routed)           0.822    16.763    system_i/vga_gaussian_blur_0/U0/rgb_out3_2[28]
    SLICE_X17Y73         LUT2 (Prop_lut2_I0_O)        0.299    17.062 r  system_i/vga_gaussian_blur_0/U0/rgb_out[0]_i_16/O
                         net (fo=1, routed)           0.000    17.062    system_i/vga_gaussian_blur_0/U0/rgb_out[0]_i_16_n_0
    SLICE_X17Y73         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.460 r  system_i/vga_gaussian_blur_0/U0/rgb_out_reg[0]_i_3/CO[3]
                         net (fo=48, routed)          1.586    19.047    system_i/vga_gaussian_blur_0/rgb_out4
    SLICE_X19Y70         LUT3 (Prop_lut3_I1_O)        0.124    19.171 r  system_i/vga_gaussian_blur_0/rgb_out[4]_i_7/O
                         net (fo=1, routed)           0.000    19.171    system_i/vga_gaussian_blur_0/p_1_out[2]
    SLICE_X19Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.721 r  system_i/vga_gaussian_blur_0/rgb_out_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.721    system_i/vga_gaussian_blur_0/rgb_out_reg[4]_i_2_n_0
    SLICE_X19Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.835 r  system_i/vga_gaussian_blur_0/rgb_out_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.835    system_i/vga_gaussian_blur_0/rgb_out_reg[8]_i_2_n_0
    SLICE_X19Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.949 r  system_i/vga_gaussian_blur_0/rgb_out_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.949    system_i/vga_gaussian_blur_0/rgb_out_reg[12]_i_2_n_0
    SLICE_X19Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.063 r  system_i/vga_gaussian_blur_0/rgb_out_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.063    system_i/vga_gaussian_blur_0/rgb_out_reg[16]_i_2_n_0
    SLICE_X19Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.177 r  system_i/vga_gaussian_blur_0/rgb_out_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.009    20.186    system_i/vga_gaussian_blur_0/rgb_out_reg[20]_i_2_n_0
    SLICE_X19Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.408 r  system_i/vga_gaussian_blur_0/rgb_out_reg[23]_i_2/O[0]
                         net (fo=1, routed)           0.582    20.990    system_i/vga_gaussian_blur_0/U0/rgb_out1[20]
    SLICE_X18Y76         LUT5 (Prop_lut5_I0_O)        0.299    21.289 r  system_i/vga_gaussian_blur_0/U0/rgb_out[21]_i_1/O
                         net (fo=1, routed)           0.000    21.289    system_i/vga_gaussian_blur_0/U0/rgb_out[21]_i_1_n_0
    SLICE_X18Y76         FDRE                                         r  system_i/vga_gaussian_blur_0/U0/rgb_out_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.487    41.487    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    38.310 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    39.909    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4804, routed)        1.475    41.475    system_i/vga_gaussian_blur_0/U0/clk_25
    SLICE_X18Y76         FDRE                                         r  system_i/vga_gaussian_blur_0/U0/rgb_out_reg[21]/C
                         clock pessimism              0.114    41.589    
                         clock uncertainty           -0.098    41.491    
    SLICE_X18Y76         FDRE (Setup_fdre_C_D)        0.031    41.522    system_i/vga_gaussian_blur_0/U0/rgb_out_reg[21]
  -------------------------------------------------------------------
                         required time                         41.522    
                         arrival time                         -21.289    
  -------------------------------------------------------------------
                         slack                                 20.234    

Slack (MET) :             20.239ns  (required time - arrival time)
  Source:                 system_i/vga_gaussian_blur_2/U0/A[1]__4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/vga_gaussian_blur_2/U0/rgb_out_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_system_clk_wiz_0_0 rise@40.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.635ns  (logic 9.629ns (49.041%)  route 10.006ns (50.959%))
  Logic Levels:           28  (CARRY4=17 LUT2=5 LUT3=3 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 41.485 - 40.000 ) 
    Source Clock Delay      (SCD):    1.659ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.677     1.677    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4804, routed)        1.659     1.659    system_i/vga_gaussian_blur_2/U0/clk_25
    SLICE_X31Y87         FDRE                                         r  system_i/vga_gaussian_blur_2/U0/A[1]__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y87         FDRE (Prop_fdre_C_Q)         0.456     2.115 r  system_i/vga_gaussian_blur_2/U0/A[1]__4/Q
                         net (fo=2, routed)           0.653     2.768    system_i/vga_gaussian_blur_2/U0/A[1]__4_n_0
    SLICE_X31Y89         LUT2 (Prop_lut2_I1_O)        0.124     2.892 r  system_i/vga_gaussian_blur_2/U0/rgb_out[0]_i_112/O
                         net (fo=1, routed)           0.000     2.892    system_i/vga_gaussian_blur_2/U0/rgb_out[0]_i_112_n_0
    SLICE_X31Y89         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     3.532 r  system_i/vga_gaussian_blur_2/U0/rgb_out_reg[0]_i_101/O[3]
                         net (fo=1, routed)           0.803     4.334    system_i/vga_gaussian_blur_2/U0/rgb_out_reg[0]_i_101_n_4
    SLICE_X29Y89         LUT2 (Prop_lut2_I1_O)        0.306     4.640 r  system_i/vga_gaussian_blur_2/U0/rgb_out[0]_i_107/O
                         net (fo=1, routed)           0.000     4.640    system_i/vga_gaussian_blur_2/U0/rgb_out[0]_i_107_n_0
    SLICE_X29Y89         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.038 r  system_i/vga_gaussian_blur_2/U0/rgb_out_reg[0]_i_100/CO[3]
                         net (fo=1, routed)           0.000     5.038    system_i/vga_gaussian_blur_2/U0/rgb_out_reg[0]_i_100_n_0
    SLICE_X29Y90         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.277 r  system_i/vga_gaussian_blur_2/U0/rgb_out_reg[0]_i_99/O[2]
                         net (fo=1, routed)           0.671     5.948    system_i/vga_gaussian_blur_2/U0/rgb_out3__0[8]
    SLICE_X28Y90         LUT2 (Prop_lut2_I1_O)        0.302     6.250 r  system_i/vga_gaussian_blur_2/U0/rgb_out[0]_i_91/O
                         net (fo=1, routed)           0.000     6.250    system_i/vga_gaussian_blur_2/U0/rgb_out[0]_i_91_n_0
    SLICE_X28Y90         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.626 r  system_i/vga_gaussian_blur_2/U0/rgb_out_reg[0]_i_89/CO[3]
                         net (fo=1, routed)           0.000     6.626    system_i/vga_gaussian_blur_2/U0/rgb_out_reg[0]_i_89_n_0
    SLICE_X28Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.949 r  system_i/vga_gaussian_blur_2/U0/rgb_out_reg[23]_i_118/O[1]
                         net (fo=1, routed)           1.056     8.004    system_i/vga_gaussian_blur_2/U0/C__0[10]
    SLICE_X25Y91         LUT2 (Prop_lut2_I1_O)        0.306     8.310 r  system_i/vga_gaussian_blur_2/U0/rgb_out[23]_i_101/O
                         net (fo=1, routed)           0.000     8.310    system_i/vga_gaussian_blur_2/U0/rgb_out[23]_i_101_n_0
    SLICE_X25Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.860 r  system_i/vga_gaussian_blur_2/U0/rgb_out_reg[23]_i_81/CO[3]
                         net (fo=1, routed)           0.000     8.860    system_i/vga_gaussian_blur_2/U0/rgb_out_reg[23]_i_81_n_0
    SLICE_X25Y92         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.194 r  system_i/vga_gaussian_blur_2/U0/rgb_out_reg[23]_i_67/O[1]
                         net (fo=2, routed)           1.044    10.238    system_i/vga_gaussian_blur_2/U0/PCIN[14]
    SLICE_X26Y91         LUT3 (Prop_lut3_I2_O)        0.333    10.571 r  system_i/vga_gaussian_blur_2/U0/rgb_out[15]_i_13/O
                         net (fo=2, routed)           0.690    11.261    system_i/vga_gaussian_blur_2/U0/rgb_out[15]_i_13_n_0
    SLICE_X26Y91         LUT4 (Prop_lut4_I3_O)        0.327    11.588 r  system_i/vga_gaussian_blur_2/U0/rgb_out[15]_i_17/O
                         net (fo=1, routed)           0.000    11.588    system_i/vga_gaussian_blur_2/U0/rgb_out[15]_i_17_n_0
    SLICE_X26Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.989 r  system_i/vga_gaussian_blur_2/U0/rgb_out_reg[15]_i_12/CO[3]
                         net (fo=1, routed)           0.000    11.989    system_i/vga_gaussian_blur_2/U0/rgb_out_reg[15]_i_12_n_0
    SLICE_X26Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.103 r  system_i/vga_gaussian_blur_2/U0/rgb_out_reg[23]_i_35/CO[3]
                         net (fo=1, routed)           0.000    12.103    system_i/vga_gaussian_blur_2/U0/rgb_out_reg[23]_i_35_n_0
    SLICE_X26Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.326 r  system_i/vga_gaussian_blur_2/U0/rgb_out_reg[23]_i_24/O[0]
                         net (fo=2, routed)           0.737    13.063    system_i/vga_gaussian_blur_2/U0/PCOUT[20]
    SLICE_X33Y93         LUT3 (Prop_lut3_I2_O)        0.293    13.356 r  system_i/vga_gaussian_blur_2/U0/rgb_out[19]_i_6/O
                         net (fo=2, routed)           0.668    14.023    system_i/vga_gaussian_blur_2/U0/rgb_out[19]_i_6_n_0
    SLICE_X33Y93         LUT4 (Prop_lut4_I3_O)        0.326    14.349 r  system_i/vga_gaussian_blur_2/U0/rgb_out[19]_i_10/O
                         net (fo=1, routed)           0.000    14.349    system_i/vga_gaussian_blur_2/U0/rgb_out[19]_i_10_n_0
    SLICE_X33Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.899 r  system_i/vga_gaussian_blur_2/U0/rgb_out_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.899    system_i/vga_gaussian_blur_2/U0/rgb_out_reg[19]_i_3_n_0
    SLICE_X33Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.233 f  system_i/vga_gaussian_blur_2/U0/rgb_out_reg[23]_i_8/O[1]
                         net (fo=5, routed)           1.384    16.618    system_i/vga_gaussian_blur_2/U0/rgb_out_reg[23]_0[21]
    SLICE_X27Y93         LUT2 (Prop_lut2_I1_O)        0.303    16.921 r  system_i/vga_gaussian_blur_2/U0/rgb_out[0]_i_18/O
                         net (fo=1, routed)           0.000    16.921    system_i/vga_gaussian_blur_2/U0/rgb_out[0]_i_18_n_0
    SLICE_X27Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.453 r  system_i/vga_gaussian_blur_2/U0/rgb_out_reg[0]_i_3/CO[3]
                         net (fo=48, routed)          1.858    19.311    system_i/vga_gaussian_blur_2/rgb_out4
    SLICE_X23Y90         LUT3 (Prop_lut3_I1_O)        0.124    19.435 r  system_i/vga_gaussian_blur_2/rgb_out[8]_i_6/O
                         net (fo=1, routed)           0.000    19.435    system_i/vga_gaussian_blur_2/p_1_out[6]
    SLICE_X23Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.985 r  system_i/vga_gaussian_blur_2/rgb_out_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.985    system_i/vga_gaussian_blur_2/rgb_out_reg[8]_i_2_n_0
    SLICE_X23Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.099 r  system_i/vga_gaussian_blur_2/rgb_out_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.099    system_i/vga_gaussian_blur_2/rgb_out_reg[12]_i_2_n_0
    SLICE_X23Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.213 r  system_i/vga_gaussian_blur_2/rgb_out_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.213    system_i/vga_gaussian_blur_2/rgb_out_reg[16]_i_2_n_0
    SLICE_X23Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.547 r  system_i/vga_gaussian_blur_2/rgb_out_reg[20]_i_2/O[1]
                         net (fo=1, routed)           0.444    20.991    system_i/vga_gaussian_blur_2/U0/rgb_out1[17]
    SLICE_X22Y95         LUT5 (Prop_lut5_I0_O)        0.303    21.294 r  system_i/vga_gaussian_blur_2/U0/rgb_out[18]_i_1/O
                         net (fo=1, routed)           0.000    21.294    system_i/vga_gaussian_blur_2/U0/rgb_out[18]_i_1_n_0
    SLICE_X22Y95         FDRE                                         r  system_i/vga_gaussian_blur_2/U0/rgb_out_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.487    41.487    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    38.310 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    39.909    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4804, routed)        1.485    41.485    system_i/vga_gaussian_blur_2/U0/clk_25
    SLICE_X22Y95         FDRE                                         r  system_i/vga_gaussian_blur_2/U0/rgb_out_reg[18]/C
                         clock pessimism              0.114    41.599    
                         clock uncertainty           -0.098    41.501    
    SLICE_X22Y95         FDRE (Setup_fdre_C_D)        0.031    41.532    system_i/vga_gaussian_blur_2/U0/rgb_out_reg[18]
  -------------------------------------------------------------------
                         required time                         41.532    
                         arrival time                         -21.294    
  -------------------------------------------------------------------
                         slack                                 20.239    

Slack (MET) :             20.239ns  (required time - arrival time)
  Source:                 system_i/vga_gaussian_blur_2/U0/A[1]__4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/vga_gaussian_blur_2/U0/rgb_out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_system_clk_wiz_0_0 rise@40.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.536ns  (logic 9.419ns (48.214%)  route 10.117ns (51.786%))
  Logic Levels:           27  (CARRY4=16 LUT2=5 LUT3=3 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 41.489 - 40.000 ) 
    Source Clock Delay      (SCD):    1.659ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.677     1.677    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4804, routed)        1.659     1.659    system_i/vga_gaussian_blur_2/U0/clk_25
    SLICE_X31Y87         FDRE                                         r  system_i/vga_gaussian_blur_2/U0/A[1]__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y87         FDRE (Prop_fdre_C_Q)         0.456     2.115 r  system_i/vga_gaussian_blur_2/U0/A[1]__4/Q
                         net (fo=2, routed)           0.653     2.768    system_i/vga_gaussian_blur_2/U0/A[1]__4_n_0
    SLICE_X31Y89         LUT2 (Prop_lut2_I1_O)        0.124     2.892 r  system_i/vga_gaussian_blur_2/U0/rgb_out[0]_i_112/O
                         net (fo=1, routed)           0.000     2.892    system_i/vga_gaussian_blur_2/U0/rgb_out[0]_i_112_n_0
    SLICE_X31Y89         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     3.532 r  system_i/vga_gaussian_blur_2/U0/rgb_out_reg[0]_i_101/O[3]
                         net (fo=1, routed)           0.803     4.334    system_i/vga_gaussian_blur_2/U0/rgb_out_reg[0]_i_101_n_4
    SLICE_X29Y89         LUT2 (Prop_lut2_I1_O)        0.306     4.640 r  system_i/vga_gaussian_blur_2/U0/rgb_out[0]_i_107/O
                         net (fo=1, routed)           0.000     4.640    system_i/vga_gaussian_blur_2/U0/rgb_out[0]_i_107_n_0
    SLICE_X29Y89         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.038 r  system_i/vga_gaussian_blur_2/U0/rgb_out_reg[0]_i_100/CO[3]
                         net (fo=1, routed)           0.000     5.038    system_i/vga_gaussian_blur_2/U0/rgb_out_reg[0]_i_100_n_0
    SLICE_X29Y90         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.277 r  system_i/vga_gaussian_blur_2/U0/rgb_out_reg[0]_i_99/O[2]
                         net (fo=1, routed)           0.671     5.948    system_i/vga_gaussian_blur_2/U0/rgb_out3__0[8]
    SLICE_X28Y90         LUT2 (Prop_lut2_I1_O)        0.302     6.250 r  system_i/vga_gaussian_blur_2/U0/rgb_out[0]_i_91/O
                         net (fo=1, routed)           0.000     6.250    system_i/vga_gaussian_blur_2/U0/rgb_out[0]_i_91_n_0
    SLICE_X28Y90         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.626 r  system_i/vga_gaussian_blur_2/U0/rgb_out_reg[0]_i_89/CO[3]
                         net (fo=1, routed)           0.000     6.626    system_i/vga_gaussian_blur_2/U0/rgb_out_reg[0]_i_89_n_0
    SLICE_X28Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.949 r  system_i/vga_gaussian_blur_2/U0/rgb_out_reg[23]_i_118/O[1]
                         net (fo=1, routed)           1.056     8.004    system_i/vga_gaussian_blur_2/U0/C__0[10]
    SLICE_X25Y91         LUT2 (Prop_lut2_I1_O)        0.306     8.310 r  system_i/vga_gaussian_blur_2/U0/rgb_out[23]_i_101/O
                         net (fo=1, routed)           0.000     8.310    system_i/vga_gaussian_blur_2/U0/rgb_out[23]_i_101_n_0
    SLICE_X25Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.860 r  system_i/vga_gaussian_blur_2/U0/rgb_out_reg[23]_i_81/CO[3]
                         net (fo=1, routed)           0.000     8.860    system_i/vga_gaussian_blur_2/U0/rgb_out_reg[23]_i_81_n_0
    SLICE_X25Y92         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.194 r  system_i/vga_gaussian_blur_2/U0/rgb_out_reg[23]_i_67/O[1]
                         net (fo=2, routed)           1.044    10.238    system_i/vga_gaussian_blur_2/U0/PCIN[14]
    SLICE_X26Y91         LUT3 (Prop_lut3_I2_O)        0.333    10.571 r  system_i/vga_gaussian_blur_2/U0/rgb_out[15]_i_13/O
                         net (fo=2, routed)           0.690    11.261    system_i/vga_gaussian_blur_2/U0/rgb_out[15]_i_13_n_0
    SLICE_X26Y91         LUT4 (Prop_lut4_I3_O)        0.327    11.588 r  system_i/vga_gaussian_blur_2/U0/rgb_out[15]_i_17/O
                         net (fo=1, routed)           0.000    11.588    system_i/vga_gaussian_blur_2/U0/rgb_out[15]_i_17_n_0
    SLICE_X26Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.989 r  system_i/vga_gaussian_blur_2/U0/rgb_out_reg[15]_i_12/CO[3]
                         net (fo=1, routed)           0.000    11.989    system_i/vga_gaussian_blur_2/U0/rgb_out_reg[15]_i_12_n_0
    SLICE_X26Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.103 r  system_i/vga_gaussian_blur_2/U0/rgb_out_reg[23]_i_35/CO[3]
                         net (fo=1, routed)           0.000    12.103    system_i/vga_gaussian_blur_2/U0/rgb_out_reg[23]_i_35_n_0
    SLICE_X26Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.326 r  system_i/vga_gaussian_blur_2/U0/rgb_out_reg[23]_i_24/O[0]
                         net (fo=2, routed)           0.737    13.063    system_i/vga_gaussian_blur_2/U0/PCOUT[20]
    SLICE_X33Y93         LUT3 (Prop_lut3_I2_O)        0.293    13.356 r  system_i/vga_gaussian_blur_2/U0/rgb_out[19]_i_6/O
                         net (fo=2, routed)           0.668    14.023    system_i/vga_gaussian_blur_2/U0/rgb_out[19]_i_6_n_0
    SLICE_X33Y93         LUT4 (Prop_lut4_I3_O)        0.326    14.349 r  system_i/vga_gaussian_blur_2/U0/rgb_out[19]_i_10/O
                         net (fo=1, routed)           0.000    14.349    system_i/vga_gaussian_blur_2/U0/rgb_out[19]_i_10_n_0
    SLICE_X33Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.899 r  system_i/vga_gaussian_blur_2/U0/rgb_out_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.899    system_i/vga_gaussian_blur_2/U0/rgb_out_reg[19]_i_3_n_0
    SLICE_X33Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.233 f  system_i/vga_gaussian_blur_2/U0/rgb_out_reg[23]_i_8/O[1]
                         net (fo=5, routed)           1.384    16.618    system_i/vga_gaussian_blur_2/U0/rgb_out_reg[23]_0[21]
    SLICE_X27Y93         LUT2 (Prop_lut2_I1_O)        0.303    16.921 r  system_i/vga_gaussian_blur_2/U0/rgb_out[0]_i_18/O
                         net (fo=1, routed)           0.000    16.921    system_i/vga_gaussian_blur_2/U0/rgb_out[0]_i_18_n_0
    SLICE_X27Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.453 r  system_i/vga_gaussian_blur_2/U0/rgb_out_reg[0]_i_3/CO[3]
                         net (fo=48, routed)          1.858    19.311    system_i/vga_gaussian_blur_2/rgb_out4
    SLICE_X23Y90         LUT3 (Prop_lut3_I1_O)        0.124    19.435 r  system_i/vga_gaussian_blur_2/rgb_out[8]_i_6/O
                         net (fo=1, routed)           0.000    19.435    system_i/vga_gaussian_blur_2/p_1_out[6]
    SLICE_X23Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.985 r  system_i/vga_gaussian_blur_2/rgb_out_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.985    system_i/vga_gaussian_blur_2/rgb_out_reg[8]_i_2_n_0
    SLICE_X23Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.099 r  system_i/vga_gaussian_blur_2/rgb_out_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.099    system_i/vga_gaussian_blur_2/rgb_out_reg[12]_i_2_n_0
    SLICE_X23Y92         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.338 r  system_i/vga_gaussian_blur_2/rgb_out_reg[16]_i_2/O[2]
                         net (fo=1, routed)           0.555    20.893    system_i/vga_gaussian_blur_2/U0/rgb_out1[14]
    SLICE_X21Y93         LUT5 (Prop_lut5_I0_O)        0.302    21.195 r  system_i/vga_gaussian_blur_2/U0/rgb_out[15]_i_1/O
                         net (fo=1, routed)           0.000    21.195    system_i/vga_gaussian_blur_2/U0/rgb_out[15]_i_1_n_0
    SLICE_X21Y93         FDRE                                         r  system_i/vga_gaussian_blur_2/U0/rgb_out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.487    41.487    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    38.310 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    39.909    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4804, routed)        1.489    41.489    system_i/vga_gaussian_blur_2/U0/clk_25
    SLICE_X21Y93         FDRE                                         r  system_i/vga_gaussian_blur_2/U0/rgb_out_reg[15]/C
                         clock pessimism              0.014    41.503    
                         clock uncertainty           -0.098    41.405    
    SLICE_X21Y93         FDRE (Setup_fdre_C_D)        0.029    41.434    system_i/vga_gaussian_blur_2/U0/rgb_out_reg[15]
  -------------------------------------------------------------------
                         required time                         41.434    
                         arrival time                         -21.195    
  -------------------------------------------------------------------
                         slack                                 20.239    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 system_i/vga_gaussian_blur_0/U0/rgb_buffer_1_reg[801][18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/vga_gaussian_blur_0/U0/rgb_buffer_1_reg[833][18]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.537%)  route 0.113ns (44.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.546     0.546    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4804, routed)        0.557     0.557    system_i/vga_gaussian_blur_0/U0/clk_25
    SLICE_X15Y64         FDRE                                         r  system_i/vga_gaussian_blur_0/U0/rgb_buffer_1_reg[801][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y64         FDRE (Prop_fdre_C_Q)         0.141     0.698 r  system_i/vga_gaussian_blur_0/U0/rgb_buffer_1_reg[801][18]/Q
                         net (fo=1, routed)           0.113     0.811    system_i/vga_gaussian_blur_0/U0/rgb_buffer_1_reg_n_0_[801][18]
    SLICE_X16Y63         SRLC32E                                      r  system_i/vga_gaussian_blur_0/U0/rgb_buffer_1_reg[833][18]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.812     0.812    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4804, routed)        0.825     0.825    system_i/vga_gaussian_blur_0/U0/clk_25
    SLICE_X16Y63         SRLC32E                                      r  system_i/vga_gaussian_blur_0/U0/rgb_buffer_1_reg[833][18]_srl32/CLK
                         clock pessimism             -0.234     0.591    
    SLICE_X16Y63         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     0.774    system_i/vga_gaussian_blur_0/U0/rgb_buffer_1_reg[833][18]_srl32
  -------------------------------------------------------------------
                         required time                         -0.774    
                         arrival time                           0.811    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 system_i/vga_color_test_0/U0/rgb_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/vga_gaussian_blur_0/U0/C[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.462%)  route 0.235ns (62.538%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.546     0.546    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4804, routed)        0.552     0.552    system_i/vga_color_test_0/U0/clk_25
    SLICE_X22Y67         FDSE                                         r  system_i/vga_color_test_0/U0/rgb_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y67         FDSE (Prop_fdse_C_Q)         0.141     0.693 r  system_i/vga_color_test_0/U0/rgb_reg[1]/Q
                         net (fo=2, routed)           0.235     0.928    system_i/vga_gaussian_blur_0/U0/rgb_in[1]
    SLICE_X18Y67         FDRE                                         r  system_i/vga_gaussian_blur_0/U0/C[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.812     0.812    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4804, routed)        0.822     0.822    system_i/vga_gaussian_blur_0/U0/clk_25
    SLICE_X18Y67         FDRE                                         r  system_i/vga_gaussian_blur_0/U0/C[1]/C
                         clock pessimism             -0.005     0.817    
    SLICE_X18Y67         FDRE (Hold_fdre_C_D)         0.072     0.889    system_i/vga_gaussian_blur_0/U0/C[1]
  -------------------------------------------------------------------
                         required time                         -0.889    
                         arrival time                           0.928    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 system_i/vga_gaussian_blur_1/U0/rgb_buffer_1_reg[801][23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/vga_gaussian_blur_1/U0/rgb_buffer_1_reg[833][23]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.313%)  route 0.119ns (45.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.573ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.546     0.546    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4804, routed)        0.573     0.573    system_i/vga_gaussian_blur_1/U0/clk_25
    SLICE_X2Y78          FDRE                                         r  system_i/vga_gaussian_blur_1/U0/rgb_buffer_1_reg[801][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDRE (Prop_fdre_C_Q)         0.141     0.714 r  system_i/vga_gaussian_blur_1/U0/rgb_buffer_1_reg[801][23]/Q
                         net (fo=1, routed)           0.119     0.832    system_i/vga_gaussian_blur_1/U0/rgb_buffer_1_reg_n_0_[801][23]
    SLICE_X0Y78          SRLC32E                                      r  system_i/vga_gaussian_blur_1/U0/rgb_buffer_1_reg[833][23]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.812     0.812    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4804, routed)        0.838     0.838    system_i/vga_gaussian_blur_1/U0/clk_25
    SLICE_X0Y78          SRLC32E                                      r  system_i/vga_gaussian_blur_1/U0/rgb_buffer_1_reg[833][23]_srl32/CLK
                         clock pessimism             -0.234     0.604    
    SLICE_X0Y78          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     0.787    system_i/vga_gaussian_blur_1/U0/rgb_buffer_1_reg[833][23]_srl32
  -------------------------------------------------------------------
                         required time                         -0.787    
                         arrival time                           0.832    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 system_i/vga_gaussian_blur_1/U0/rgb_buffer_1_reg[801][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/vga_gaussian_blur_1/U0/rgb_buffer_1_reg[833][10]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.141ns (57.415%)  route 0.105ns (42.585%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.546     0.546    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4804, routed)        0.584     0.584    system_i/vga_gaussian_blur_1/U0/clk_25
    SLICE_X36Y65         FDRE                                         r  system_i/vga_gaussian_blur_1/U0/rgb_buffer_1_reg[801][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y65         FDRE (Prop_fdre_C_Q)         0.141     0.725 r  system_i/vga_gaussian_blur_1/U0/rgb_buffer_1_reg[801][10]/Q
                         net (fo=1, routed)           0.105     0.829    system_i/vga_gaussian_blur_1/U0/rgb_buffer_1_reg_n_0_[801][10]
    SLICE_X38Y64         SRLC32E                                      r  system_i/vga_gaussian_blur_1/U0/rgb_buffer_1_reg[833][10]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.812     0.812    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4804, routed)        0.853     0.853    system_i/vga_gaussian_blur_1/U0/clk_25
    SLICE_X38Y64         SRLC32E                                      r  system_i/vga_gaussian_blur_1/U0/rgb_buffer_1_reg[833][10]_srl32/CLK
                         clock pessimism             -0.254     0.599    
    SLICE_X38Y64         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     0.782    system_i/vga_gaussian_blur_1/U0/rgb_buffer_1_reg[833][10]_srl32
  -------------------------------------------------------------------
                         required time                         -0.782    
                         arrival time                           0.829    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 system_i/vga_gaussian_blur_0/U0/C[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/vga_gaussian_blur_0/U0/A[4]__11/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.964%)  route 0.221ns (61.036%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.551ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.546     0.546    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4804, routed)        0.551     0.551    system_i/vga_gaussian_blur_0/U0/clk_25
    SLICE_X22Y68         FDRE                                         r  system_i/vga_gaussian_blur_0/U0/C[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y68         FDRE (Prop_fdre_C_Q)         0.141     0.692 r  system_i/vga_gaussian_blur_0/U0/C[4]/Q
                         net (fo=3, routed)           0.221     0.913    system_i/vga_gaussian_blur_0/U0/C_n_0_[4]
    SLICE_X19Y67         FDRE                                         r  system_i/vga_gaussian_blur_0/U0/A[4]__11/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.812     0.812    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4804, routed)        0.822     0.822    system_i/vga_gaussian_blur_0/U0/clk_25
    SLICE_X19Y67         FDRE                                         r  system_i/vga_gaussian_blur_0/U0/A[4]__11/C
                         clock pessimism             -0.005     0.817    
    SLICE_X19Y67         FDRE (Hold_fdre_C_D)         0.047     0.864    system_i/vga_gaussian_blur_0/U0/A[4]__11
  -------------------------------------------------------------------
                         required time                         -0.864    
                         arrival time                           0.913    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 system_i/vga_gaussian_blur_2/U0/rgb_buffer_1_reg[801][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/vga_gaussian_blur_2/U0/rgb_buffer_1_reg[833][12]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.546     0.546    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4804, routed)        0.563     0.563    system_i/vga_gaussian_blur_2/U0/clk_25
    SLICE_X11Y91         FDRE                                         r  system_i/vga_gaussian_blur_2/U0/rgb_buffer_1_reg[801][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y91         FDRE (Prop_fdre_C_Q)         0.141     0.704 r  system_i/vga_gaussian_blur_2/U0/rgb_buffer_1_reg[801][12]/Q
                         net (fo=1, routed)           0.110     0.814    system_i/vga_gaussian_blur_2/U0/rgb_buffer_1_reg_n_0_[801][12]
    SLICE_X10Y91         SRLC32E                                      r  system_i/vga_gaussian_blur_2/U0/rgb_buffer_1_reg[833][12]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.812     0.812    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4804, routed)        0.832     0.832    system_i/vga_gaussian_blur_2/U0/clk_25
    SLICE_X10Y91         SRLC32E                                      r  system_i/vga_gaussian_blur_2/U0/rgb_buffer_1_reg[833][12]_srl32/CLK
                         clock pessimism             -0.256     0.576    
    SLICE_X10Y91         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     0.759    system_i/vga_gaussian_blur_2/U0/rgb_buffer_1_reg[833][12]_srl32
  -------------------------------------------------------------------
                         required time                         -0.759    
                         arrival time                           0.814    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 system_i/vga_gaussian_blur_1/U0/C[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/vga_gaussian_blur_1/U0/A[9]__7/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.853%)  route 0.231ns (62.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.546     0.546    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4804, routed)        0.552     0.552    system_i/vga_gaussian_blur_1/U0/clk_25
    SLICE_X22Y82         FDRE                                         r  system_i/vga_gaussian_blur_1/U0/C[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y82         FDRE (Prop_fdre_C_Q)         0.141     0.693 r  system_i/vga_gaussian_blur_1/U0/C[9]/Q
                         net (fo=3, routed)           0.231     0.924    system_i/vga_gaussian_blur_1/U0/C_n_0_[9]
    SLICE_X15Y82         FDRE                                         r  system_i/vga_gaussian_blur_1/U0/A[9]__7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.812     0.812    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4804, routed)        0.822     0.822    system_i/vga_gaussian_blur_1/U0/clk_25
    SLICE_X15Y82         FDRE                                         r  system_i/vga_gaussian_blur_1/U0/A[9]__7/C
                         clock pessimism             -0.005     0.817    
    SLICE_X15Y82         FDRE (Hold_fdre_C_D)         0.051     0.868    system_i/vga_gaussian_blur_1/U0/A[9]__7
  -------------------------------------------------------------------
                         required time                         -0.868    
                         arrival time                           0.924    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 system_i/vga_gaussian_blur_0/U0/hsync_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/vga_gaussian_blur_1/U0/hsync_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.186ns (44.545%)  route 0.232ns (55.455%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.546     0.546    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4804, routed)        0.564     0.564    system_i/vga_gaussian_blur_0/U0/clk_25
    SLICE_X31Y49         FDRE                                         r  system_i/vga_gaussian_blur_0/U0/hsync_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  system_i/vga_gaussian_blur_0/U0/hsync_out_reg/Q
                         net (fo=2, routed)           0.232     0.936    system_i/vga_gaussian_blur_1/U0/hsync_in
    SLICE_X35Y50         LUT3 (Prop_lut3_I2_O)        0.045     0.981 r  system_i/vga_gaussian_blur_1/U0/hsync_out_i_1/O
                         net (fo=1, routed)           0.000     0.981    system_i/vga_gaussian_blur_1/U0/hsync_out_i_1_n_0
    SLICE_X35Y50         FDRE                                         r  system_i/vga_gaussian_blur_1/U0/hsync_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.812     0.812    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4804, routed)        0.832     0.832    system_i/vga_gaussian_blur_1/U0/clk_25
    SLICE_X35Y50         FDRE                                         r  system_i/vga_gaussian_blur_1/U0/hsync_out_reg/C
                         clock pessimism              0.000     0.832    
    SLICE_X35Y50         FDRE (Hold_fdre_C_D)         0.091     0.923    system_i/vga_gaussian_blur_1/U0/hsync_out_reg
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           0.981    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 system_i/vga_gaussian_blur_1/U0/C[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/vga_gaussian_blur_1/U0/A[12]__7/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.141ns (35.425%)  route 0.257ns (64.575%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.551ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.546     0.546    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4804, routed)        0.551     0.551    system_i/vga_gaussian_blur_1/U0/clk_25
    SLICE_X22Y81         FDRE                                         r  system_i/vga_gaussian_blur_1/U0/C[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y81         FDRE (Prop_fdre_C_Q)         0.141     0.692 r  system_i/vga_gaussian_blur_1/U0/C[12]/Q
                         net (fo=3, routed)           0.257     0.949    system_i/vga_gaussian_blur_1/U0/C_n_0_[12]
    SLICE_X14Y81         FDRE                                         r  system_i/vga_gaussian_blur_1/U0/A[12]__7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.812     0.812    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4804, routed)        0.821     0.821    system_i/vga_gaussian_blur_1/U0/clk_25
    SLICE_X14Y81         FDRE                                         r  system_i/vga_gaussian_blur_1/U0/A[12]__7/C
                         clock pessimism             -0.005     0.816    
    SLICE_X14Y81         FDRE (Hold_fdre_C_D)         0.070     0.886    system_i/vga_gaussian_blur_1/U0/A[12]__7
  -------------------------------------------------------------------
                         required time                         -0.886    
                         arrival time                           0.949    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 system_i/vga_gaussian_blur_1/U0/rgb_buffer_1_reg[2][16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/vga_gaussian_blur_1/U0/rgb_buffer_1_reg[34][16]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.141ns (49.720%)  route 0.143ns (50.280%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.546     0.546    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4804, routed)        0.557     0.557    system_i/vga_gaussian_blur_1/U0/clk_25
    SLICE_X14Y84         FDRE                                         r  system_i/vga_gaussian_blur_1/U0/rgb_buffer_1_reg[2][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y84         FDRE (Prop_fdre_C_Q)         0.141     0.698 r  system_i/vga_gaussian_blur_1/U0/rgb_buffer_1_reg[2][16]/Q
                         net (fo=3, routed)           0.143     0.840    system_i/vga_gaussian_blur_1/U0/rgb_buffer_1_reg[2]__0[16]
    SLICE_X12Y84         SRLC32E                                      r  system_i/vga_gaussian_blur_1/U0/rgb_buffer_1_reg[34][16]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.812     0.812    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4804, routed)        0.827     0.827    system_i/vga_gaussian_blur_1/U0/clk_25
    SLICE_X12Y84         SRLC32E                                      r  system_i/vga_gaussian_blur_1/U0/rgb_buffer_1_reg[34][16]_srl32/CLK
                         clock pessimism             -0.234     0.593    
    SLICE_X12Y84         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     0.776    system_i/vga_gaussian_blur_1/U0/rgb_buffer_1_reg[34][16]_srl32
  -------------------------------------------------------------------
                         required time                         -0.776    
                         arrival time                           0.840    
  -------------------------------------------------------------------
                         slack                                  0.065    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_system_clk_wiz_0_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1    system_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X19Y69     system_i/vga_gaussian_blur_0/U0/rgb_out_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X17Y86     system_i/vga_gaussian_blur_1/U0/A[2]__0/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X19Y81     system_i/vga_gaussian_blur_1/U0/A[2]__11/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X19Y85     system_i/vga_gaussian_blur_1/U0/A[2]__2/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X19Y80     system_i/vga_gaussian_blur_1/U0/A[2]__4/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X22Y81     system_i/vga_gaussian_blur_1/U0/A[2]__5/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X20Y81     system_i/vga_gaussian_blur_1/U0/A[2]__6/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X15Y86     system_i/vga_gaussian_blur_1/U0/A[3]__0/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         20.000      19.020     SLICE_X30Y37     system_i/vga_gaussian_blur_0/U0/rgb_buffer_1_reg[1217][6]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         20.000      19.020     SLICE_X10Y53     system_i/vga_gaussian_blur_0/U0/rgb_buffer_1_reg[1249][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         20.000      19.020     SLICE_X6Y55      system_i/vga_gaussian_blur_0/U0/rgb_buffer_1_reg[1249][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         20.000      19.020     SLICE_X4Y54      system_i/vga_gaussian_blur_0/U0/rgb_buffer_1_reg[1249][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         20.000      19.020     SLICE_X4Y55      system_i/vga_gaussian_blur_0/U0/rgb_buffer_1_reg[226][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         20.000      19.020     SLICE_X12Y56     system_i/vga_gaussian_blur_0/U0/rgb_buffer_1_reg[226][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         20.000      19.020     SLICE_X24Y44     system_i/vga_gaussian_blur_0/U0/rgb_buffer_1_reg[226][15]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         20.000      19.020     SLICE_X24Y43     system_i/vga_gaussian_blur_0/U0/rgb_buffer_1_reg[226][16]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         20.000      19.020     SLICE_X28Y31     system_i/vga_gaussian_blur_0/U0/rgb_buffer_1_reg[674][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         20.000      19.020     SLICE_X34Y60     system_i/vga_gaussian_blur_1/U0/rgb_buffer_1_reg[1313][5]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         20.000      19.020     SLICE_X0Y61      system_i/vga_gaussian_blur_0/U0/rgb_buffer_1_reg[1249][17]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         20.000      19.020     SLICE_X4Y46      system_i/vga_gaussian_blur_1/U0/rgb_buffer_1_reg[799][18]_srl29/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         20.000      19.020     SLICE_X4Y44      system_i/vga_gaussian_blur_0/U0/rgb_buffer_1_reg[1249][4]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         20.000      19.020     SLICE_X4Y45      system_i/vga_gaussian_blur_0/U0/rgb_buffer_1_reg[226][8]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         20.000      19.020     SLICE_X12Y61     system_i/vga_gaussian_blur_0/U0/rgb_buffer_1_reg[226][9]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         20.000      19.020     SLICE_X28Y36     system_i/vga_gaussian_blur_1/U0/rgb_buffer_1_reg[799][1]_srl29/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         20.000      19.020     SLICE_X28Y36     system_i/vga_gaussian_blur_1/U0/rgb_buffer_1_reg[799][5]_srl29/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         20.000      19.020     SLICE_X0Y61      system_i/vga_gaussian_blur_0/U0/rgb_buffer_1_reg[1281][17]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         20.000      19.020     SLICE_X28Y36     system_i/vga_gaussian_blur_1/U0/rgb_buffer_1_reg[799][9]_srl29/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         20.000      19.020     SLICE_X4Y44      system_i/vga_gaussian_blur_0/U0/rgb_buffer_1_reg[1281][4]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_system_clk_wiz_0_0
  To Clock:  clkfbout_system_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_system_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    system_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_system_clk_wiz_0_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        7.597ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.173ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.597ns  (required time - arrival time)
  Source:                 system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/encoded_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.977ns  (logic 0.419ns (14.076%)  route 2.558ns (85.924%))
  Logic Levels:           0  
  Clock Path Skew:        1.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 12.684 - 10.000 ) 
    Source Clock Delay      (SCD):    1.666ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.677     1.677    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4804, routed)        1.666     1.666    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/clk_25
    SLICE_X15Y97         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/encoded_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y97         FDRE (Prop_fdre_C_Q)         0.419     2.085 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/encoded_reg[8]/Q
                         net (fo=1, routed)           2.558     4.643    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN_n_9
    SLICE_X14Y97         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.492    12.684    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X14Y97         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[8]/C
                         clock pessimism              0.000    12.684    
                         clock uncertainty           -0.202    12.482    
    SLICE_X14Y97         FDRE (Setup_fdre_C_D)       -0.242    12.240    system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[8]
  -------------------------------------------------------------------
                         required time                         12.240    
                         arrival time                          -4.643    
  -------------------------------------------------------------------
                         slack                                  7.597    

Slack (MET) :             7.632ns  (required time - arrival time)
  Source:                 system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/encoded_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.947ns  (logic 0.419ns (14.216%)  route 2.528ns (85.784%))
  Logic Levels:           0  
  Clock Path Skew:        1.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 12.682 - 10.000 ) 
    Source Clock Delay      (SCD):    1.659ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.677     1.677    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4804, routed)        1.659     1.659    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/clk_25
    SLICE_X23Y98         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/encoded_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y98         FDRE (Prop_fdre_C_Q)         0.419     2.078 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/encoded_reg[8]/Q
                         net (fo=1, routed)           2.528     4.606    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED_n_9
    SLICE_X26Y99         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.490    12.682    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X26Y99         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[8]/C
                         clock pessimism              0.000    12.682    
                         clock uncertainty           -0.202    12.480    
    SLICE_X26Y99         FDRE (Setup_fdre_C_D)       -0.242    12.238    system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[8]
  -------------------------------------------------------------------
                         required time                         12.238    
                         arrival time                          -4.606    
  -------------------------------------------------------------------
                         slack                                  7.632    

Slack (MET) :             7.648ns  (required time - arrival time)
  Source:                 system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/encoded_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.243ns  (logic 0.608ns (18.749%)  route 2.635ns (81.251%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 12.683 - 10.000 ) 
    Source Clock Delay      (SCD):    1.665ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.677     1.677    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4804, routed)        1.665     1.665    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/clk_25
    SLICE_X15Y94         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/encoded_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y94         FDRE (Prop_fdre_C_Q)         0.456     2.121 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/encoded_reg[5]/Q
                         net (fo=1, routed)           2.635     4.756    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/encoded_reg_n_0_[5]
    SLICE_X14Y94         LUT3 (Prop_lut3_I2_O)        0.152     4.908 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/shift_blue[5]_i_1/O
                         net (fo=1, routed)           0.000     4.908    system_i/zybo_hdmi_0/U0/DVID/shift_blue_0[5]
    SLICE_X14Y94         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.491    12.683    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X14Y94         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[5]/C
                         clock pessimism              0.000    12.683    
                         clock uncertainty           -0.202    12.481    
    SLICE_X14Y94         FDRE (Setup_fdre_C_D)        0.075    12.556    system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[5]
  -------------------------------------------------------------------
                         required time                         12.556    
                         arrival time                          -4.908    
  -------------------------------------------------------------------
                         slack                                  7.648    

Slack (MET) :             7.677ns  (required time - arrival time)
  Source:                 system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/encoded_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.175ns  (logic 0.580ns (18.266%)  route 2.595ns (81.734%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 12.682 - 10.000 ) 
    Source Clock Delay      (SCD):    1.659ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.677     1.677    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4804, routed)        1.659     1.659    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/clk_25
    SLICE_X23Y98         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/encoded_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y98         FDRE (Prop_fdre_C_Q)         0.456     2.115 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/encoded_reg[4]/Q
                         net (fo=1, routed)           2.595     4.710    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/encoded_reg_n_0_[4]
    SLICE_X26Y98         LUT3 (Prop_lut3_I2_O)        0.124     4.834 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/shift_red[4]_i_1/O
                         net (fo=1, routed)           0.000     4.834    system_i/zybo_hdmi_0/U0/DVID/shift_red[4]
    SLICE_X26Y98         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.490    12.682    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X26Y98         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[4]/C
                         clock pessimism              0.000    12.682    
                         clock uncertainty           -0.202    12.480    
    SLICE_X26Y98         FDRE (Setup_fdre_C_D)        0.031    12.511    system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[4]
  -------------------------------------------------------------------
                         required time                         12.511    
                         arrival time                          -4.834    
  -------------------------------------------------------------------
                         slack                                  7.677    

Slack (MET) :             7.687ns  (required time - arrival time)
  Source:                 system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/encoded_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.063ns  (logic 0.456ns (14.888%)  route 2.607ns (85.112%))
  Logic Levels:           0  
  Clock Path Skew:        1.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 12.682 - 10.000 ) 
    Source Clock Delay      (SCD):    1.663ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.677     1.677    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4804, routed)        1.663     1.663    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/clk_25
    SLICE_X15Y89         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/encoded_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y89         FDRE (Prop_fdre_C_Q)         0.456     2.119 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/encoded_reg[9]/Q
                         net (fo=1, routed)           2.607     4.726    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE_n_9
    SLICE_X15Y91         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.490    12.682    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X15Y91         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[9]/C
                         clock pessimism              0.000    12.682    
                         clock uncertainty           -0.202    12.480    
    SLICE_X15Y91         FDRE (Setup_fdre_C_D)       -0.067    12.413    system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[9]
  -------------------------------------------------------------------
                         required time                         12.413    
                         arrival time                          -4.726    
  -------------------------------------------------------------------
                         slack                                  7.687    

Slack (MET) :             7.692ns  (required time - arrival time)
  Source:                 system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/encoded_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.890ns  (logic 0.419ns (14.497%)  route 2.471ns (85.503%))
  Logic Levels:           0  
  Clock Path Skew:        1.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 12.682 - 10.000 ) 
    Source Clock Delay      (SCD):    1.659ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.677     1.677    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4804, routed)        1.659     1.659    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/clk_25
    SLICE_X23Y98         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/encoded_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y98         FDRE (Prop_fdre_C_Q)         0.419     2.078 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/encoded_reg[9]/Q
                         net (fo=1, routed)           2.471     4.549    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED_n_8
    SLICE_X27Y98         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.490    12.682    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X27Y98         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[9]/C
                         clock pessimism              0.000    12.682    
                         clock uncertainty           -0.202    12.480    
    SLICE_X27Y98         FDRE (Setup_fdre_C_D)       -0.239    12.241    system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[9]
  -------------------------------------------------------------------
                         required time                         12.241    
                         arrival time                          -4.549    
  -------------------------------------------------------------------
                         slack                                  7.692    

Slack (MET) :             7.700ns  (required time - arrival time)
  Source:                 system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/encoded_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.192ns  (logic 0.610ns (19.111%)  route 2.582ns (80.889%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 12.683 - 10.000 ) 
    Source Clock Delay      (SCD):    1.664ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.677     1.677    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4804, routed)        1.664     1.664    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/clk_25
    SLICE_X15Y92         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/encoded_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y92         FDRE (Prop_fdre_C_Q)         0.456     2.120 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/encoded_reg[7]/Q
                         net (fo=1, routed)           2.582     4.702    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/encoded_reg_n_0_[7]
    SLICE_X15Y93         LUT3 (Prop_lut3_I2_O)        0.154     4.856 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/shift_blue[7]_i_1/O
                         net (fo=1, routed)           0.000     4.856    system_i/zybo_hdmi_0/U0/DVID/shift_blue_0[7]
    SLICE_X15Y93         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.491    12.683    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X15Y93         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[7]/C
                         clock pessimism              0.000    12.683    
                         clock uncertainty           -0.202    12.481    
    SLICE_X15Y93         FDRE (Setup_fdre_C_D)        0.075    12.556    system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[7]
  -------------------------------------------------------------------
                         required time                         12.556    
                         arrival time                          -4.856    
  -------------------------------------------------------------------
                         slack                                  7.700    

Slack (MET) :             7.701ns  (required time - arrival time)
  Source:                 system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/encoded_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.151ns  (logic 0.580ns (18.406%)  route 2.571ns (81.594%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 12.682 - 10.000 ) 
    Source Clock Delay      (SCD):    1.659ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.677     1.677    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4804, routed)        1.659     1.659    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/clk_25
    SLICE_X22Y98         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/encoded_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y98         FDRE (Prop_fdre_C_Q)         0.456     2.115 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/encoded_reg[3]/Q
                         net (fo=1, routed)           2.571     4.686    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/encoded_reg_n_0_[3]
    SLICE_X26Y98         LUT3 (Prop_lut3_I2_O)        0.124     4.810 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/shift_red[3]_i_1/O
                         net (fo=1, routed)           0.000     4.810    system_i/zybo_hdmi_0/U0/DVID/shift_red[3]
    SLICE_X26Y98         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.490    12.682    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X26Y98         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[3]/C
                         clock pessimism              0.000    12.682    
                         clock uncertainty           -0.202    12.480    
    SLICE_X26Y98         FDRE (Setup_fdre_C_D)        0.031    12.511    system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[3]
  -------------------------------------------------------------------
                         required time                         12.511    
                         arrival time                          -4.810    
  -------------------------------------------------------------------
                         slack                                  7.701    

Slack (MET) :             7.708ns  (required time - arrival time)
  Source:                 system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/encoded_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.139ns  (logic 0.580ns (18.480%)  route 2.559ns (81.520%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 12.683 - 10.000 ) 
    Source Clock Delay      (SCD):    1.665ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.677     1.677    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4804, routed)        1.665     1.665    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/clk_25
    SLICE_X15Y94         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/encoded_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y94         FDRE (Prop_fdre_C_Q)         0.456     2.121 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/encoded_reg[4]/Q
                         net (fo=1, routed)           2.559     4.680    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/encoded_reg_n_0_[4]
    SLICE_X14Y94         LUT3 (Prop_lut3_I2_O)        0.124     4.804 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/shift_blue[4]_i_1/O
                         net (fo=1, routed)           0.000     4.804    system_i/zybo_hdmi_0/U0/DVID/shift_blue_0[4]
    SLICE_X14Y94         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.491    12.683    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X14Y94         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[4]/C
                         clock pessimism              0.000    12.683    
                         clock uncertainty           -0.202    12.481    
    SLICE_X14Y94         FDRE (Setup_fdre_C_D)        0.031    12.512    system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[4]
  -------------------------------------------------------------------
                         required time                         12.512    
                         arrival time                          -4.804    
  -------------------------------------------------------------------
                         slack                                  7.708    

Slack (MET) :             7.709ns  (required time - arrival time)
  Source:                 system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/encoded_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.181ns  (logic 0.608ns (19.114%)  route 2.573ns (80.886%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 12.683 - 10.000 ) 
    Source Clock Delay      (SCD):    1.666ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.677     1.677    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4804, routed)        1.666     1.666    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/clk_25
    SLICE_X15Y97         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/encoded_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y97         FDRE (Prop_fdre_C_Q)         0.456     2.122 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/encoded_reg[7]/Q
                         net (fo=1, routed)           2.573     4.695    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/encoded_reg_n_0_[7]
    SLICE_X17Y97         LUT3 (Prop_lut3_I2_O)        0.152     4.847 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/shift_green[7]_i_1/O
                         net (fo=1, routed)           0.000     4.847    system_i/zybo_hdmi_0/U0/DVID/shift_green_1[7]
    SLICE_X17Y97         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.491    12.683    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X17Y97         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[7]/C
                         clock pessimism              0.000    12.683    
                         clock uncertainty           -0.202    12.481    
    SLICE_X17Y97         FDRE (Setup_fdre_C_D)        0.075    12.556    system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[7]
  -------------------------------------------------------------------
                         required time                         12.556    
                         arrival time                          -4.847    
  -------------------------------------------------------------------
                         slack                                  7.709    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/encoded_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.085ns  (logic 0.141ns (12.997%)  route 0.944ns (87.003%))
  Logic Levels:           0  
  Clock Path Skew:        0.640ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.546     0.546    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4804, routed)        0.559     0.559    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/clk_25
    SLICE_X15Y89         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/encoded_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y89         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/encoded_reg[9]/Q
                         net (fo=1, routed)           0.944     1.644    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE_n_9
    SLICE_X15Y91         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.829     1.199    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X15Y91         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[9]/C
                         clock pessimism              0.000     1.199    
                         clock uncertainty            0.202     1.401    
    SLICE_X15Y91         FDRE (Hold_fdre_C_D)         0.070     1.471    system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.471    
                         arrival time                           1.644    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/encoded_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.095ns  (logic 0.141ns (12.871%)  route 0.954ns (87.129%))
  Logic Levels:           0  
  Clock Path Skew:        0.639ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.546     0.546    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4804, routed)        0.561     0.561    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/clk_25
    SLICE_X17Y94         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/encoded_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y94         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/encoded_reg[9]/Q
                         net (fo=1, routed)           0.954     1.656    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN_n_8
    SLICE_X17Y95         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.830     1.200    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X17Y95         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[9]/C
                         clock pessimism              0.000     1.200    
                         clock uncertainty            0.202     1.402    
    SLICE_X17Y95         FDRE (Hold_fdre_C_D)         0.070     1.472    system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.472    
                         arrival time                           1.656    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/encoded_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.135ns  (logic 0.185ns (16.307%)  route 0.950ns (83.693%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.639ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.546     0.546    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4804, routed)        0.562     0.562    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/clk_25
    SLICE_X18Y97         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/encoded_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y97         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/encoded_reg[6]/Q
                         net (fo=1, routed)           0.950     1.652    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/encoded_reg_n_0_[6]
    SLICE_X17Y97         LUT3 (Prop_lut3_I2_O)        0.044     1.696 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/shift_green[6]_i_1/O
                         net (fo=1, routed)           0.000     1.696    system_i/zybo_hdmi_0/U0/DVID/shift_green_1[6]
    SLICE_X17Y97         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.831     1.201    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X17Y97         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[6]/C
                         clock pessimism              0.000     1.201    
                         clock uncertainty            0.202     1.403    
    SLICE_X17Y97         FDRE (Hold_fdre_C_D)         0.107     1.510    system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.510    
                         arrival time                           1.696    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/encoded_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.103ns  (logic 0.141ns (12.780%)  route 0.962ns (87.220%))
  Logic Levels:           0  
  Clock Path Skew:        0.639ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.546     0.546    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4804, routed)        0.564     0.564    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/clk_25
    SLICE_X13Y94         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/encoded_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y94         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/encoded_reg[8]/Q
                         net (fo=1, routed)           0.962     1.667    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE_n_10
    SLICE_X13Y95         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.833     1.203    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X13Y95         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[8]/C
                         clock pessimism              0.000     1.203    
                         clock uncertainty            0.202     1.405    
    SLICE_X13Y95         FDRE (Hold_fdre_C_D)         0.070     1.475    system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.475    
                         arrival time                           1.667    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/encoded_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.144ns  (logic 0.185ns (16.174%)  route 0.959ns (83.826%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.640ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.546     0.546    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4804, routed)        0.560     0.560    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/clk_25
    SLICE_X15Y92         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/encoded_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y92         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/encoded_reg[7]/Q
                         net (fo=1, routed)           0.959     1.660    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/encoded_reg_n_0_[7]
    SLICE_X15Y93         LUT3 (Prop_lut3_I2_O)        0.044     1.704 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/shift_blue[7]_i_1/O
                         net (fo=1, routed)           0.000     1.704    system_i/zybo_hdmi_0/U0/DVID/shift_blue_0[7]
    SLICE_X15Y93         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.830     1.200    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X15Y93         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[7]/C
                         clock pessimism              0.000     1.200    
                         clock uncertainty            0.202     1.402    
    SLICE_X15Y93         FDRE (Hold_fdre_C_D)         0.107     1.509    system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.509    
                         arrival time                           1.704    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/encoded_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.132ns  (logic 0.186ns (16.427%)  route 0.946ns (83.573%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.642ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.546     0.546    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4804, routed)        0.559     0.559    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/clk_25
    SLICE_X23Y98         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/encoded_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y98         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/encoded_reg[0]/Q
                         net (fo=1, routed)           0.946     1.646    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/encoded_reg_n_0_[0]
    SLICE_X27Y97         LUT3 (Prop_lut3_I2_O)        0.045     1.691 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/shift_red[0]_i_1/O
                         net (fo=1, routed)           0.000     1.691    system_i/zybo_hdmi_0/U0/DVID/shift_red[0]
    SLICE_X27Y97         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.831     1.201    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X27Y97         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[0]/C
                         clock pessimism              0.000     1.201    
                         clock uncertainty            0.202     1.403    
    SLICE_X27Y97         FDRE (Hold_fdre_C_D)         0.091     1.494    system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.494    
                         arrival time                           1.691    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/encoded_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.145ns  (logic 0.183ns (15.976%)  route 0.962ns (84.024%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.639ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.546     0.546    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4804, routed)        0.562     0.562    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/clk_25
    SLICE_X26Y97         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/encoded_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y97         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/encoded_reg[1]/Q
                         net (fo=1, routed)           0.962     1.665    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/encoded_reg_n_0_[1]
    SLICE_X27Y97         LUT3 (Prop_lut3_I2_O)        0.042     1.707 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/shift_red[1]_i_1/O
                         net (fo=1, routed)           0.000     1.707    system_i/zybo_hdmi_0/U0/DVID/shift_red[1]
    SLICE_X27Y97         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.831     1.201    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X27Y97         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[1]/C
                         clock pessimism              0.000     1.201    
                         clock uncertainty            0.202     1.403    
    SLICE_X27Y97         FDRE (Hold_fdre_C_D)         0.107     1.510    system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.510    
                         arrival time                           1.707    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/encoded_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.134ns  (logic 0.186ns (16.404%)  route 0.948ns (83.596%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.639ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.546     0.546    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4804, routed)        0.561     0.561    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/clk_25
    SLICE_X15Y94         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/encoded_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y94         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/encoded_reg[3]/Q
                         net (fo=1, routed)           0.948     1.650    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/encoded_reg_n_0_[3]
    SLICE_X14Y94         LUT3 (Prop_lut3_I2_O)        0.045     1.695 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/shift_blue[3]_i_1/O
                         net (fo=1, routed)           0.000     1.695    system_i/zybo_hdmi_0/U0/DVID/shift_blue_0[3]
    SLICE_X14Y94         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.830     1.200    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X14Y94         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[3]/C
                         clock pessimism              0.000     1.200    
                         clock uncertainty            0.202     1.402    
    SLICE_X14Y94         FDRE (Hold_fdre_C_D)         0.091     1.493    system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.493    
                         arrival time                           1.695    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/encoded_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.158ns  (logic 0.186ns (16.065%)  route 0.972ns (83.935%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.639ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.546     0.546    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4804, routed)        0.561     0.561    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/clk_25
    SLICE_X15Y94         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/encoded_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y94         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/encoded_reg[5]/Q
                         net (fo=1, routed)           0.972     1.673    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/encoded_reg_n_0_[5]
    SLICE_X14Y94         LUT3 (Prop_lut3_I2_O)        0.045     1.718 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/shift_blue[5]_i_1/O
                         net (fo=1, routed)           0.000     1.718    system_i/zybo_hdmi_0/U0/DVID/shift_blue_0[5]
    SLICE_X14Y94         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.830     1.200    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X14Y94         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[5]/C
                         clock pessimism              0.000     1.200    
                         clock uncertainty            0.202     1.402    
    SLICE_X14Y94         FDRE (Hold_fdre_C_D)         0.107     1.509    system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.509    
                         arrival time                           1.718    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/encoded_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.145ns  (logic 0.186ns (16.238%)  route 0.959ns (83.762%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.639ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.546     0.546    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4804, routed)        0.562     0.562    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/clk_25
    SLICE_X15Y97         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/encoded_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y97         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/encoded_reg[5]/Q
                         net (fo=1, routed)           0.959     1.662    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/encoded_reg_n_0_[5]
    SLICE_X17Y97         LUT3 (Prop_lut3_I2_O)        0.045     1.707 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/shift_green[5]_i_1/O
                         net (fo=1, routed)           0.000     1.707    system_i/zybo_hdmi_0/U0/DVID/shift_green_1[5]
    SLICE_X17Y97         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.831     1.201    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X17Y97         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[5]/C
                         clock pessimism              0.000     1.201    
                         clock uncertainty            0.202     1.403    
    SLICE_X17Y97         FDRE (Hold_fdre_C_D)         0.092     1.495    system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.495    
                         arrival time                           1.707    
  -------------------------------------------------------------------
                         slack                                  0.212    





