{
    "blargg/cpu_instrs/cpu_instrs.gb": "cpu_instrs\n\n01:ok  02:ok  03:ok  04:ok  05:ok  06:ok  07:ok  08:ok  09:ok  10:ok  11:ok  \n\nPassed all tests\n",
    "blargg/cpu_instrs/individual/01-special.gb": "01-special\n\n\nPassed\n",
    "blargg/cpu_instrs/individual/02-interrupts.gb": "02-interrupts\n\n\nPassed\n",
    "blargg/cpu_instrs/individual/03-op sp,hl.gb": "03-op sp,hl\n\n\nPassed\n",
    "blargg/cpu_instrs/individual/04-op r,imm.gb": "04-op r,imm\n\n\nPassed\n",
    "blargg/cpu_instrs/individual/05-op rp.gb": "05-op rp\n\n\nPassed\n",
    "blargg/cpu_instrs/individual/06-ld r,r.gb": "06-ld r,r\n\n\nPassed\n",
    "blargg/cpu_instrs/individual/07-jr,jp,call,ret,rst.gb": "07-jr,jp,call,ret,rst\n\n\nPassed\n",
    "blargg/cpu_instrs/individual/08-misc instrs.gb": "08-misc instrs\n\n\nPassed\n",
    "blargg/cpu_instrs/individual/09-op r,r.gb": "09-op r,r\n\n\nPassed\n",
    "blargg/cpu_instrs/individual/10-bit ops.gb": "10-bit ops\n\n\nPassed\n",
    "blargg/cpu_instrs/individual/11-op a,(hl).gb": "11-op a,(hl)\n\n\nPassed\n",
    "blargg/dmg_sound/dmg_sound.gb": "dmg_sound\n\n01:ok  02:ok  03:03  04:08  05:02  06:ok  07:05  08:01  09:01  10:01  11:ok  12:01  \n\nRun failed tests\nindividually for\nmore details.\n\nFailed #3\n",
    "blargg/dmg_sound/rom_singles/01-registers.gb": "01-registers\n\n\nPassed\n",
    "blargg/dmg_sound/rom_singles/02-len ctr.gb": "02-len ctr\n\n0 1 2 3 \nPassed\n",
    "blargg/dmg_sound/rom_singles/03-trigger.gb": "03-trigger\n\n0 \nEnabling in first half of length period should clock length\n\nFailed #3\n",
    "blargg/dmg_sound/rom_singles/04-sweep.gb": "04-sweep\n\n\nIf shift=0 and period>0, trigger enables\n\nFailed #8\n",
    "blargg/dmg_sound/rom_singles/05-sweep details.gb": "05-sweep details\n\n\nTimer treats period 0 as 8\n\nFailed #2\n",
    "blargg/dmg_sound/rom_singles/06-overflow on trigger.gb": "06-overflow on trigger\n\n0555 0666 071C 0787 07C1 07E0 07F0 \n0556 0667 071D 0788 07C2 07E1 07F1 \nPassed\n",
    "blargg/dmg_sound/rom_singles/07-len sweep period sync.gb": "07-len sweep period sync\n\n\nPowering up APU MODs next frame time with 8192\n\nFailed #5\n",
    "blargg/dmg_sound/rom_singles/08-len ctr during power.gb": "08-len ctr during power\n\n40 00 40 40 3CF589B4 \nFailed\n",
    "blargg/dmg_sound/rom_singles/09-wave read while on.gb": "09-wave read while on\n\nFF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF 3689339D \nFailed\n",
    "blargg/dmg_sound/rom_singles/10-wave trigger while on.gb": "10-wave trigger while on\n\n00 11 22 33 44 55 66 77 88 99 AA BB CC DD EE FF \n00 11 22 33 44 55 66 77 88 99 AA BB CC DD EE FF \n00 11 22 33 44 55 66 77 88 99 AA BB CC DD EE FF \n00 11 22 33 44 55 66 77 88 99 AA BB CC DD EE FF \n00 11 22 33 44 55 66 77 88 99",
    "blargg/dmg_sound/rom_singles/11-regs after power.gb": "11-regs after power\n\n\nPassed\n",
    "blargg/dmg_sound/rom_singles/12-wave write while on.gb": "12-wave write while on\n\n00 11 22 33 44 55 66 77 88 99 AA BB CC DD EE FF \n00 11 22 33 44 55 66 77 88 99 AA BB CC DD EE FF \n00 11 22 33 44 55 66 77 88 99 AA BB CC DD EE FF \n00 11 22 33 44 55 66 77 88 99 AA BB CC DD EE FF \n00 11 22 33 44 55 66 77 88 99 A",
    "blargg/instr_timing/instr_timing.gb": "instr_timing\n\n\nPassed\n",
    "blargg/interrupt_time/interrupt_time.gb": "interrupt time\n\n00 00 00 \n00 08 0D \n01 00 00 \n01 08 0D \n\nPassed\n",
    "blargg/mem_timing/individual/01-read_timing.gb": "01-read_timing\n\n\nPassed\n",
    "blargg/mem_timing/individual/02-write_timing.gb": "02-write_timing\n\n\nPassed\n",
    "blargg/mem_timing/individual/03-modify_timing.gb": "03-modify_timing\n\n\nPassed\n",
    "blargg/mem_timing/mem_timing.gb": "mem_timing\n\n01:ok  02:ok  03:ok  \n\nPassed all tests\n",
    "blargg/mem_timing-2/mem_timing.gb": "mem_timing\n\n01:ok  02:ok  03:ok  \n\nPassed\n",
    "blargg/mem_timing-2/rom_singles/01-read_timing.gb": "01-read_timing\n\n\nPassed\n",
    "blargg/mem_timing-2/rom_singles/02-write_timing.gb": "02-write_timing\n\n\nPassed\n",
    "blargg/mem_timing-2/rom_singles/03-modify_timing.gb": "03-modify_timing\n\n\nPassed\n",
    "blargg/oam_bug/oam_bug.gb": "oam_bug\n\n01:03  02:02  03:ok  04:03  05:02  06:ok  07:01  08:02  \n\nRun failed tests\nindividually for\nmore details.\n\nFailed\n",
    "blargg/oam_bug/rom_singles/1-lcd_sync.gb": "1-lcd_sync\n\n\nTurning LCD on starts too early in scanline\n\nFailed #3\n",
    "blargg/oam_bug/rom_singles/2-causes.gb": "2-causes\n\n\nLD DE,$FE00 : INC DE\n\nFailed #2\n",
    "blargg/oam_bug/rom_singles/3-non_causes.gb": "3-non_causes\n\n\nPassed\n",
    "blargg/oam_bug/rom_singles/4-scanline_timing.gb": "4-scanline_timing\n\n\nINC DE at first corruption\n\nFailed #3\n",
    "blargg/oam_bug/rom_singles/5-timing_bug.gb": "5-timing_bug\n\n\nShould corrupt at beginning of first scanline\n\nFailed #2\n",
    "blargg/oam_bug/rom_singles/6-timing_no_bug.gb": "6-timing_no_bug\n\n00 -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- \n10 -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- \n20 -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- \n30 -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- \n40 -- -- -- -- -- -- -- --",
    "blargg/oam_bug/rom_singles/7-timing_effect.gb": "7-timing_effect\n\n00000000 \nFailed\n",
    "blargg/oam_bug/rom_singles/8-instr_effect.gb": "8-instr_effect\n\n00000000 \nINC/DEC rp pattern is wrong\n\nFailed #2\n",
    "blargg/cgb_sound/cgb_sound.gb": "cgb_sound\n\n01:ok  02:ok  03:03  04:08  05:02  06:ok  07:05  08:ok  09:01  10:ok  11:ok  12:02  \n\nRun failed tests\nindividually for\nmore details.\n\nFailed #3\n",
    "blargg/cgb_sound/rom_singles/01-registers.gb": "01-registers\n\n\nPassed\n",
    "blargg/cgb_sound/rom_singles/02-len ctr.gb": "02-len ctr\n\n0 1 2 3 \nPassed\n",
    "blargg/cgb_sound/rom_singles/03-trigger.gb": "03-trigger\n\n0 \nEnabling in first half of length period should clock length\n\nFailed #3\n",
    "blargg/cgb_sound/rom_singles/04-sweep.gb": "04-sweep\n\n\nIf shift=0 and period>0, trigger enables\n\nFailed #8\n",
    "blargg/cgb_sound/rom_singles/05-sweep details.gb": "05-sweep details\n\n\nTimer treats period 0 as 8\n\nFailed #2\n",
    "blargg/cgb_sound/rom_singles/06-overflow on trigger.gb": "06-overflow on trigger\n\n0555 0666 071C 0787 07C1 07E0 07F0 \n0556 0667 071D 0788 07C2 07E1 07F1 \nPassed\n",
    "blargg/cgb_sound/rom_singles/07-len sweep period sync.gb": "07-len sweep period sync\n\n\nPowering up APU MODs next frame time with 8192\n\nFailed #5\n",
    "blargg/cgb_sound/rom_singles/08-len ctr during power.gb": "08-len ctr during power\n\n40 00 40 40 \nPassed\n",
    "blargg/cgb_sound/rom_singles/09-wave read while on.gb": "09-wave read while on\n\n11 99 22 DD BB 99 11 66 CC CC BB DD FF 11 99 00 00 11 00 33 44 FF AA 00 66 AA FF 88 99 FF 77 FF BB 88 11 44 88 33 CC 88 44 22 BB AA 88 55 66 55 44 FF BB EE 00 33 66 BB DD 44 BB 44 77 DD 66 AA 00 BB 77 22 AA A0A04014 \nFailed\n",
    "blargg/cgb_sound/rom_singles/10-wave trigger while on.gb": "10-wave trigger while on\n\n00 11 22 33 44 55 66 77 88 99 AA BB CC DD EE FF \n00 11 22 33 44 55 66 77 88 99 AA BB CC DD EE FF \n00 11 22 33 44 55 66 77 88 99 AA BB CC DD EE FF \n00 11 22 33 44 55 66 77 88 99 AA BB CC DD EE FF \n00 11 22 33 44 55 66 77 88 99",
    "blargg/cgb_sound/rom_singles/11-regs after power.gb": "11-regs after power\n\n\nPassed\n",
    "blargg/cgb_sound/rom_singles/12-wave.gb": "12-wave\n\n\nTimer period or phase resetting is wrong\n\nFailed #2\n"
}