
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 30000000
Simulation Instructions: 30000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs gap_traces/cc-6.trace.gz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Heartbeat CPU 0 instructions: 10000004 cycles: 2549830 heartbeat IPC: 3.92183 cumulative IPC: 3.92183 (Simulation time: 0 hr 0 min 34 sec) 
Heartbeat CPU 0 instructions: 20000002 cycles: 5242350 heartbeat IPC: 3.71399 cumulative IPC: 3.81508 (Simulation time: 0 hr 1 min 18 sec) 
Heartbeat CPU 0 instructions: 30000004 cycles: 8005875 heartbeat IPC: 3.61857 cumulative IPC: 3.74725 (Simulation time: 0 hr 1 min 58 sec) 

Warmup complete CPU 0 instructions: 30000004 cycles: 8005875 (Simulation time: 0 hr 1 min 58 sec) 

Heartbeat CPU 0 instructions: 40000000 cycles: 58234940 heartbeat IPC: 0.199088 cumulative IPC: 0.199088 (Simulation time: 0 hr 3 min 38 sec) 
Heartbeat CPU 0 instructions: 50000000 cycles: 108113476 heartbeat IPC: 0.200487 cumulative IPC: 0.199785 (Simulation time: 0 hr 6 min 16 sec) 
Heartbeat CPU 0 instructions: 60000003 cycles: 156805771 heartbeat IPC: 0.205371 cumulative IPC: 0.201613 (Simulation time: 0 hr 8 min 40 sec) 
Finished CPU 0 instructions: 30000004 cycles: 148799897 cumulative IPC: 0.201613 (Simulation time: 0 hr 8 min 40 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.201613 instructions: 30000004 cycles: 148799897
cpu0_DTLB TOTAL     ACCESS:    7981609  HIT:    6403869  MISS:    1577740
cpu0_DTLB LOAD      ACCESS:    7875040  HIT:    6297300  MISS:    1577740
cpu0_DTLB RFO       ACCESS:     106569  HIT:     106569  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 9.73014 cycles
cpu0_ITLB TOTAL     ACCESS:    3221803  HIT:    3221803  MISS:          0
cpu0_ITLB LOAD      ACCESS:    3221803  HIT:    3221803  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:    1577740  HIT:    1575402  MISS:       2338
cpu0_STLB LOAD      ACCESS:    1577740  HIT:    1575402  MISS:       2338
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 209.828 cycles
cpu0_L1D TOTAL     ACCESS:    6570712  HIT:    4499253  MISS:    2071459
cpu0_L1D LOAD      ACCESS:    6461442  HIT:    4390134  MISS:    2071308
cpu0_L1D RFO       ACCESS:     106932  HIT:     106932  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:       2338  HIT:       2187  MISS:        151
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 92.7977 cycles
cpu0_L2C TOTAL     ACCESS:    2159357  HIT:     489446  MISS:    1669911
cpu0_L2C LOAD      ACCESS:    2071308  HIT:     402111  MISS:    1669197
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:      87898  HIT:      87293  MISS:        605
cpu0_L2C TRANSLATION ACCESS:        151  HIT:         42  MISS:        109
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 101.227 cycles
LLC TOTAL     ACCESS:    1756977  HIT:    1025200  MISS:     731777
LLC LOAD      ACCESS:    1669197  HIT:     937515  MISS:     731682
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:      87671  HIT:      87578  MISS:         93
LLC TRANSLATION ACCESS:        109  HIT:        107  MISS:          2
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 183.095 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      15976  ROW_BUFFER_MISS:     715674
 DBUS AVG_CONGESTED_CYCLE:    3.74196
 WQ ROW_BUFFER_HIT:      45432  ROW_BUFFER_MISS:      39255  FULL:          0


CPU 0 Branch Prediction Accuracy: 84.6764% MPKI: 31.4387 Average ROB Occupancy at Mispredict: 14.6285
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 31.4387
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

