<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › avr32 › mm › tlb.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>tlb.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * AVR32 TLB operations</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2004-2006 Atmel Corporation</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License version 2 as</span>
<span class="cm"> * published by the Free Software Foundation.</span>
<span class="cm"> */</span>
<span class="cp">#include &lt;linux/mm.h&gt;</span>

<span class="cp">#include &lt;asm/mmu_context.h&gt;</span>

<span class="cm">/* TODO: Get the correct number from the CONFIG1 system register */</span>
<span class="cp">#define NR_TLB_ENTRIES 32</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">show_dtlb_entry</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">index</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">tlbehi</span><span class="p">,</span> <span class="n">tlbehi_save</span><span class="p">,</span> <span class="n">tlbelo</span><span class="p">,</span> <span class="n">mmucr</span><span class="p">,</span> <span class="n">mmucr_save</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>

	<span class="n">local_irq_save</span><span class="p">(</span><span class="n">flags</span><span class="p">);</span>
	<span class="n">mmucr_save</span> <span class="o">=</span> <span class="n">sysreg_read</span><span class="p">(</span><span class="n">MMUCR</span><span class="p">);</span>
	<span class="n">tlbehi_save</span> <span class="o">=</span> <span class="n">sysreg_read</span><span class="p">(</span><span class="n">TLBEHI</span><span class="p">);</span>
	<span class="n">mmucr</span> <span class="o">=</span> <span class="n">SYSREG_BFINS</span><span class="p">(</span><span class="n">DRP</span><span class="p">,</span> <span class="n">index</span><span class="p">,</span> <span class="n">mmucr_save</span><span class="p">);</span>
	<span class="n">sysreg_write</span><span class="p">(</span><span class="n">MMUCR</span><span class="p">,</span> <span class="n">mmucr</span><span class="p">);</span>

	<span class="n">__builtin_tlbr</span><span class="p">();</span>
	<span class="n">cpu_sync_pipeline</span><span class="p">();</span>

	<span class="n">tlbehi</span> <span class="o">=</span> <span class="n">sysreg_read</span><span class="p">(</span><span class="n">TLBEHI</span><span class="p">);</span>
	<span class="n">tlbelo</span> <span class="o">=</span> <span class="n">sysreg_read</span><span class="p">(</span><span class="n">TLBELO</span><span class="p">);</span>

	<span class="n">printk</span><span class="p">(</span><span class="s">&quot;%2u: %c %c %02x   %05x %05x %o  %o  %c %c %c %c</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
	       <span class="n">index</span><span class="p">,</span>
	       <span class="n">SYSREG_BFEXT</span><span class="p">(</span><span class="n">TLBEHI_V</span><span class="p">,</span> <span class="n">tlbehi</span><span class="p">)</span> <span class="o">?</span> <span class="sc">&#39;1&#39;</span> <span class="o">:</span> <span class="sc">&#39;0&#39;</span><span class="p">,</span>
	       <span class="n">SYSREG_BFEXT</span><span class="p">(</span><span class="n">G</span><span class="p">,</span> <span class="n">tlbelo</span><span class="p">)</span> <span class="o">?</span> <span class="sc">&#39;1&#39;</span> <span class="o">:</span> <span class="sc">&#39;0&#39;</span><span class="p">,</span>
	       <span class="n">SYSREG_BFEXT</span><span class="p">(</span><span class="n">ASID</span><span class="p">,</span> <span class="n">tlbehi</span><span class="p">),</span>
	       <span class="n">SYSREG_BFEXT</span><span class="p">(</span><span class="n">VPN</span><span class="p">,</span> <span class="n">tlbehi</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">2</span><span class="p">,</span>
	       <span class="n">SYSREG_BFEXT</span><span class="p">(</span><span class="n">PFN</span><span class="p">,</span> <span class="n">tlbelo</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">2</span><span class="p">,</span>
	       <span class="n">SYSREG_BFEXT</span><span class="p">(</span><span class="n">AP</span><span class="p">,</span> <span class="n">tlbelo</span><span class="p">),</span>
	       <span class="n">SYSREG_BFEXT</span><span class="p">(</span><span class="n">SZ</span><span class="p">,</span> <span class="n">tlbelo</span><span class="p">),</span>
	       <span class="n">SYSREG_BFEXT</span><span class="p">(</span><span class="n">TLBELO_C</span><span class="p">,</span> <span class="n">tlbelo</span><span class="p">)</span> <span class="o">?</span> <span class="sc">&#39;C&#39;</span> <span class="o">:</span> <span class="sc">&#39; &#39;</span><span class="p">,</span>
	       <span class="n">SYSREG_BFEXT</span><span class="p">(</span><span class="n">B</span><span class="p">,</span> <span class="n">tlbelo</span><span class="p">)</span> <span class="o">?</span> <span class="sc">&#39;B&#39;</span> <span class="o">:</span> <span class="sc">&#39; &#39;</span><span class="p">,</span>
	       <span class="n">SYSREG_BFEXT</span><span class="p">(</span><span class="n">W</span><span class="p">,</span> <span class="n">tlbelo</span><span class="p">)</span> <span class="o">?</span> <span class="sc">&#39;W&#39;</span> <span class="o">:</span> <span class="sc">&#39; &#39;</span><span class="p">,</span>
	       <span class="n">SYSREG_BFEXT</span><span class="p">(</span><span class="n">TLBELO_D</span><span class="p">,</span> <span class="n">tlbelo</span><span class="p">)</span> <span class="o">?</span> <span class="sc">&#39;D&#39;</span> <span class="o">:</span> <span class="sc">&#39; &#39;</span><span class="p">);</span>

	<span class="n">sysreg_write</span><span class="p">(</span><span class="n">MMUCR</span><span class="p">,</span> <span class="n">mmucr_save</span><span class="p">);</span>
	<span class="n">sysreg_write</span><span class="p">(</span><span class="n">TLBEHI</span><span class="p">,</span> <span class="n">tlbehi_save</span><span class="p">);</span>
	<span class="n">cpu_sync_pipeline</span><span class="p">();</span>
	<span class="n">local_irq_restore</span><span class="p">(</span><span class="n">flags</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">dump_dtlb</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="n">printk</span><span class="p">(</span><span class="s">&quot;ID  V G ASID VPN   PFN   AP SZ C B W D</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">NR_TLB_ENTRIES</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">show_dtlb_entry</span><span class="p">(</span><span class="n">i</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">update_dtlb</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">address</span><span class="p">,</span> <span class="n">pte_t</span> <span class="n">pte</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">tlbehi</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">mmucr</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * We&#39;re not changing the ASID here, so no need to flush the</span>
<span class="cm">	 * pipeline.</span>
<span class="cm">	 */</span>
	<span class="n">tlbehi</span> <span class="o">=</span> <span class="n">sysreg_read</span><span class="p">(</span><span class="n">TLBEHI</span><span class="p">);</span>
	<span class="n">tlbehi</span> <span class="o">=</span> <span class="n">SYSREG_BF</span><span class="p">(</span><span class="n">ASID</span><span class="p">,</span> <span class="n">SYSREG_BFEXT</span><span class="p">(</span><span class="n">ASID</span><span class="p">,</span> <span class="n">tlbehi</span><span class="p">));</span>
	<span class="n">tlbehi</span> <span class="o">|=</span> <span class="n">address</span> <span class="o">&amp;</span> <span class="n">MMU_VPN_MASK</span><span class="p">;</span>
	<span class="n">tlbehi</span> <span class="o">|=</span> <span class="n">SYSREG_BIT</span><span class="p">(</span><span class="n">TLBEHI_V</span><span class="p">);</span>
	<span class="n">sysreg_write</span><span class="p">(</span><span class="n">TLBEHI</span><span class="p">,</span> <span class="n">tlbehi</span><span class="p">);</span>

	<span class="cm">/* Does this mapping already exist? */</span>
	<span class="n">__builtin_tlbs</span><span class="p">();</span>
	<span class="n">mmucr</span> <span class="o">=</span> <span class="n">sysreg_read</span><span class="p">(</span><span class="n">MMUCR</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">mmucr</span> <span class="o">&amp;</span> <span class="n">SYSREG_BIT</span><span class="p">(</span><span class="n">MMUCR_N</span><span class="p">))</span> <span class="p">{</span>
		<span class="cm">/* Not found -- pick a not-recently-accessed entry */</span>
		<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">rp</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">tlbar</span> <span class="o">=</span> <span class="n">sysreg_read</span><span class="p">(</span><span class="n">TLBARLO</span><span class="p">);</span>

		<span class="n">rp</span> <span class="o">=</span> <span class="mi">32</span> <span class="o">-</span> <span class="n">fls</span><span class="p">(</span><span class="n">tlbar</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">rp</span> <span class="o">==</span> <span class="mi">32</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">rp</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
			<span class="n">sysreg_write</span><span class="p">(</span><span class="n">TLBARLO</span><span class="p">,</span> <span class="o">-</span><span class="mi">1L</span><span class="p">);</span>
		<span class="p">}</span>

		<span class="n">mmucr</span> <span class="o">=</span> <span class="n">SYSREG_BFINS</span><span class="p">(</span><span class="n">DRP</span><span class="p">,</span> <span class="n">rp</span><span class="p">,</span> <span class="n">mmucr</span><span class="p">);</span>
		<span class="n">sysreg_write</span><span class="p">(</span><span class="n">MMUCR</span><span class="p">,</span> <span class="n">mmucr</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">sysreg_write</span><span class="p">(</span><span class="n">TLBELO</span><span class="p">,</span> <span class="n">pte_val</span><span class="p">(</span><span class="n">pte</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">_PAGE_FLAGS_HARDWARE_MASK</span><span class="p">);</span>

	<span class="cm">/* Let&#39;s go */</span>
	<span class="n">__builtin_tlbw</span><span class="p">();</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">update_mmu_cache</span><span class="p">(</span><span class="k">struct</span> <span class="n">vm_area_struct</span> <span class="o">*</span><span class="n">vma</span><span class="p">,</span>
		      <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">address</span><span class="p">,</span> <span class="n">pte_t</span> <span class="o">*</span><span class="n">ptep</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>

	<span class="cm">/* ptrace may call this routine */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">vma</span> <span class="o">&amp;&amp;</span> <span class="n">current</span><span class="o">-&gt;</span><span class="n">active_mm</span> <span class="o">!=</span> <span class="n">vma</span><span class="o">-&gt;</span><span class="n">vm_mm</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="n">local_irq_save</span><span class="p">(</span><span class="n">flags</span><span class="p">);</span>
	<span class="n">update_dtlb</span><span class="p">(</span><span class="n">address</span><span class="p">,</span> <span class="o">*</span><span class="n">ptep</span><span class="p">);</span>
	<span class="n">local_irq_restore</span><span class="p">(</span><span class="n">flags</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">__flush_tlb_page</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">asid</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">page</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">mmucr</span><span class="p">,</span> <span class="n">tlbehi</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * Caller is responsible for masking out non-PFN bits in page</span>
<span class="cm">	 * and changing the current ASID if necessary. This means that</span>
<span class="cm">	 * we don&#39;t need to flush the pipeline after writing TLBEHI.</span>
<span class="cm">	 */</span>
	<span class="n">tlbehi</span> <span class="o">=</span> <span class="n">page</span> <span class="o">|</span> <span class="n">asid</span><span class="p">;</span>
	<span class="n">sysreg_write</span><span class="p">(</span><span class="n">TLBEHI</span><span class="p">,</span> <span class="n">tlbehi</span><span class="p">);</span>

	<span class="n">__builtin_tlbs</span><span class="p">();</span>
	<span class="n">mmucr</span> <span class="o">=</span> <span class="n">sysreg_read</span><span class="p">(</span><span class="n">MMUCR</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">mmucr</span> <span class="o">&amp;</span> <span class="n">SYSREG_BIT</span><span class="p">(</span><span class="n">MMUCR_N</span><span class="p">)))</span> <span class="p">{</span>
		<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">entry</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">tlbarlo</span><span class="p">;</span>

		<span class="cm">/* Clear the &quot;valid&quot; bit */</span>
		<span class="n">sysreg_write</span><span class="p">(</span><span class="n">TLBEHI</span><span class="p">,</span> <span class="n">tlbehi</span><span class="p">);</span>

		<span class="cm">/* mark the entry as &quot;not accessed&quot; */</span>
		<span class="n">entry</span> <span class="o">=</span> <span class="n">SYSREG_BFEXT</span><span class="p">(</span><span class="n">DRP</span><span class="p">,</span> <span class="n">mmucr</span><span class="p">);</span>
		<span class="n">tlbarlo</span> <span class="o">=</span> <span class="n">sysreg_read</span><span class="p">(</span><span class="n">TLBARLO</span><span class="p">);</span>
		<span class="n">tlbarlo</span> <span class="o">|=</span> <span class="p">(</span><span class="mh">0x80000000UL</span> <span class="o">&gt;&gt;</span> <span class="n">entry</span><span class="p">);</span>
		<span class="n">sysreg_write</span><span class="p">(</span><span class="n">TLBARLO</span><span class="p">,</span> <span class="n">tlbarlo</span><span class="p">);</span>

		<span class="cm">/* update the entry with valid bit clear */</span>
		<span class="n">__builtin_tlbw</span><span class="p">();</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">flush_tlb_page</span><span class="p">(</span><span class="k">struct</span> <span class="n">vm_area_struct</span> <span class="o">*</span><span class="n">vma</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">page</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">vma</span><span class="o">-&gt;</span><span class="n">vm_mm</span> <span class="o">&amp;&amp;</span> <span class="n">vma</span><span class="o">-&gt;</span><span class="n">vm_mm</span><span class="o">-&gt;</span><span class="n">context</span> <span class="o">!=</span> <span class="n">NO_CONTEXT</span><span class="p">)</span> <span class="p">{</span>
		<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">,</span> <span class="n">asid</span><span class="p">;</span>
		<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">saved_asid</span> <span class="o">=</span> <span class="n">MMU_NO_ASID</span><span class="p">;</span>

		<span class="n">asid</span> <span class="o">=</span> <span class="n">vma</span><span class="o">-&gt;</span><span class="n">vm_mm</span><span class="o">-&gt;</span><span class="n">context</span> <span class="o">&amp;</span> <span class="n">MMU_CONTEXT_ASID_MASK</span><span class="p">;</span>
		<span class="n">page</span> <span class="o">&amp;=</span> <span class="n">PAGE_MASK</span><span class="p">;</span>

		<span class="n">local_irq_save</span><span class="p">(</span><span class="n">flags</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">vma</span><span class="o">-&gt;</span><span class="n">vm_mm</span> <span class="o">!=</span> <span class="n">current</span><span class="o">-&gt;</span><span class="n">mm</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">saved_asid</span> <span class="o">=</span> <span class="n">get_asid</span><span class="p">();</span>
			<span class="n">set_asid</span><span class="p">(</span><span class="n">asid</span><span class="p">);</span>
		<span class="p">}</span>

		<span class="n">__flush_tlb_page</span><span class="p">(</span><span class="n">asid</span><span class="p">,</span> <span class="n">page</span><span class="p">);</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">saved_asid</span> <span class="o">!=</span> <span class="n">MMU_NO_ASID</span><span class="p">)</span>
			<span class="n">set_asid</span><span class="p">(</span><span class="n">saved_asid</span><span class="p">);</span>
		<span class="n">local_irq_restore</span><span class="p">(</span><span class="n">flags</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">flush_tlb_range</span><span class="p">(</span><span class="k">struct</span> <span class="n">vm_area_struct</span> <span class="o">*</span><span class="n">vma</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">start</span><span class="p">,</span>
		     <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">end</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">mm_struct</span> <span class="o">*</span><span class="n">mm</span> <span class="o">=</span> <span class="n">vma</span><span class="o">-&gt;</span><span class="n">vm_mm</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">mm</span><span class="o">-&gt;</span><span class="n">context</span> <span class="o">!=</span> <span class="n">NO_CONTEXT</span><span class="p">)</span> <span class="p">{</span>
		<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>
		<span class="kt">int</span> <span class="n">size</span><span class="p">;</span>

		<span class="n">local_irq_save</span><span class="p">(</span><span class="n">flags</span><span class="p">);</span>
		<span class="n">size</span> <span class="o">=</span> <span class="p">(</span><span class="n">end</span> <span class="o">-</span> <span class="n">start</span> <span class="o">+</span> <span class="p">(</span><span class="n">PAGE_SIZE</span> <span class="o">-</span> <span class="mi">1</span><span class="p">))</span> <span class="o">&gt;&gt;</span> <span class="n">PAGE_SHIFT</span><span class="p">;</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">size</span> <span class="o">&gt;</span> <span class="p">(</span><span class="n">MMU_DTLB_ENTRIES</span> <span class="o">/</span> <span class="mi">4</span><span class="p">))</span> <span class="p">{</span> <span class="cm">/* Too many entries to flush */</span>
			<span class="n">mm</span><span class="o">-&gt;</span><span class="n">context</span> <span class="o">=</span> <span class="n">NO_CONTEXT</span><span class="p">;</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">mm</span> <span class="o">==</span> <span class="n">current</span><span class="o">-&gt;</span><span class="n">mm</span><span class="p">)</span>
				<span class="n">activate_context</span><span class="p">(</span><span class="n">mm</span><span class="p">);</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">asid</span><span class="p">;</span>
			<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">saved_asid</span><span class="p">;</span>

			<span class="n">asid</span> <span class="o">=</span> <span class="n">mm</span><span class="o">-&gt;</span><span class="n">context</span> <span class="o">&amp;</span> <span class="n">MMU_CONTEXT_ASID_MASK</span><span class="p">;</span>
			<span class="n">saved_asid</span> <span class="o">=</span> <span class="n">MMU_NO_ASID</span><span class="p">;</span>

			<span class="n">start</span> <span class="o">&amp;=</span> <span class="n">PAGE_MASK</span><span class="p">;</span>
			<span class="n">end</span> <span class="o">+=</span> <span class="p">(</span><span class="n">PAGE_SIZE</span> <span class="o">-</span> <span class="mi">1</span><span class="p">);</span>
			<span class="n">end</span> <span class="o">&amp;=</span> <span class="n">PAGE_MASK</span><span class="p">;</span>

			<span class="k">if</span> <span class="p">(</span><span class="n">mm</span> <span class="o">!=</span> <span class="n">current</span><span class="o">-&gt;</span><span class="n">mm</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">saved_asid</span> <span class="o">=</span> <span class="n">get_asid</span><span class="p">();</span>
				<span class="n">set_asid</span><span class="p">(</span><span class="n">asid</span><span class="p">);</span>
			<span class="p">}</span>

			<span class="k">while</span> <span class="p">(</span><span class="n">start</span> <span class="o">&lt;</span> <span class="n">end</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">__flush_tlb_page</span><span class="p">(</span><span class="n">asid</span><span class="p">,</span> <span class="n">start</span><span class="p">);</span>
				<span class="n">start</span> <span class="o">+=</span> <span class="n">PAGE_SIZE</span><span class="p">;</span>
			<span class="p">}</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">saved_asid</span> <span class="o">!=</span> <span class="n">MMU_NO_ASID</span><span class="p">)</span>
				<span class="n">set_asid</span><span class="p">(</span><span class="n">saved_asid</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="n">local_irq_restore</span><span class="p">(</span><span class="n">flags</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * This function depends on the pages to be flushed having the G</span>
<span class="cm"> * (global) bit set in their pte. This is true for all</span>
<span class="cm"> * PAGE_KERNEL(_RO) pages.</span>
<span class="cm"> */</span>
<span class="kt">void</span> <span class="nf">flush_tlb_kernel_range</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">start</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">end</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">size</span><span class="p">;</span>

	<span class="n">size</span> <span class="o">=</span> <span class="p">(</span><span class="n">end</span> <span class="o">-</span> <span class="n">start</span> <span class="o">+</span> <span class="p">(</span><span class="n">PAGE_SIZE</span> <span class="o">-</span> <span class="mi">1</span><span class="p">))</span> <span class="o">&gt;&gt;</span> <span class="n">PAGE_SHIFT</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">size</span> <span class="o">&gt;</span> <span class="p">(</span><span class="n">MMU_DTLB_ENTRIES</span> <span class="o">/</span> <span class="mi">4</span><span class="p">))</span> <span class="p">{</span> <span class="cm">/* Too many entries to flush */</span>
		<span class="n">flush_tlb_all</span><span class="p">();</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">asid</span><span class="p">;</span>

		<span class="n">local_irq_save</span><span class="p">(</span><span class="n">flags</span><span class="p">);</span>
		<span class="n">asid</span> <span class="o">=</span> <span class="n">get_asid</span><span class="p">();</span>

		<span class="n">start</span> <span class="o">&amp;=</span> <span class="n">PAGE_MASK</span><span class="p">;</span>
		<span class="n">end</span> <span class="o">+=</span> <span class="p">(</span><span class="n">PAGE_SIZE</span> <span class="o">-</span> <span class="mi">1</span><span class="p">);</span>
		<span class="n">end</span> <span class="o">&amp;=</span> <span class="n">PAGE_MASK</span><span class="p">;</span>

		<span class="k">while</span> <span class="p">(</span><span class="n">start</span> <span class="o">&lt;</span> <span class="n">end</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">__flush_tlb_page</span><span class="p">(</span><span class="n">asid</span><span class="p">,</span> <span class="n">start</span><span class="p">);</span>
			<span class="n">start</span> <span class="o">+=</span> <span class="n">PAGE_SIZE</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="n">local_irq_restore</span><span class="p">(</span><span class="n">flags</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">flush_tlb_mm</span><span class="p">(</span><span class="k">struct</span> <span class="n">mm_struct</span> <span class="o">*</span><span class="n">mm</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* Invalidate all TLB entries of this process by getting a new ASID */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">mm</span><span class="o">-&gt;</span><span class="n">context</span> <span class="o">!=</span> <span class="n">NO_CONTEXT</span><span class="p">)</span> <span class="p">{</span>
		<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>

		<span class="n">local_irq_save</span><span class="p">(</span><span class="n">flags</span><span class="p">);</span>
		<span class="n">mm</span><span class="o">-&gt;</span><span class="n">context</span> <span class="o">=</span> <span class="n">NO_CONTEXT</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">mm</span> <span class="o">==</span> <span class="n">current</span><span class="o">-&gt;</span><span class="n">mm</span><span class="p">)</span>
			<span class="n">activate_context</span><span class="p">(</span><span class="n">mm</span><span class="p">);</span>
		<span class="n">local_irq_restore</span><span class="p">(</span><span class="n">flags</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">flush_tlb_all</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>

	<span class="n">local_irq_save</span><span class="p">(</span><span class="n">flags</span><span class="p">);</span>
	<span class="n">sysreg_write</span><span class="p">(</span><span class="n">MMUCR</span><span class="p">,</span> <span class="n">sysreg_read</span><span class="p">(</span><span class="n">MMUCR</span><span class="p">)</span> <span class="o">|</span> <span class="n">SYSREG_BIT</span><span class="p">(</span><span class="n">MMUCR_I</span><span class="p">));</span>
	<span class="n">local_irq_restore</span><span class="p">(</span><span class="n">flags</span><span class="p">);</span>
<span class="p">}</span>

<span class="cp">#ifdef CONFIG_PROC_FS</span>

<span class="cp">#include &lt;linux/seq_file.h&gt;</span>
<span class="cp">#include &lt;linux/proc_fs.h&gt;</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>

<span class="k">static</span> <span class="kt">void</span> <span class="o">*</span><span class="nf">tlb_start</span><span class="p">(</span><span class="k">struct</span> <span class="n">seq_file</span> <span class="o">*</span><span class="n">tlb</span><span class="p">,</span> <span class="n">loff_t</span> <span class="o">*</span><span class="n">pos</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">tlb_index</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">*</span><span class="n">pos</span> <span class="o">&gt;=</span> <span class="n">NR_TLB_ENTRIES</span><span class="p">)</span>
		<span class="k">return</span> <span class="nb">NULL</span><span class="p">;</span>

	<span class="n">tlb_index</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">return</span> <span class="o">&amp;</span><span class="n">tlb_index</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="o">*</span><span class="nf">tlb_next</span><span class="p">(</span><span class="k">struct</span> <span class="n">seq_file</span> <span class="o">*</span><span class="n">tlb</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">v</span><span class="p">,</span> <span class="n">loff_t</span> <span class="o">*</span><span class="n">pos</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="o">*</span><span class="n">index</span> <span class="o">=</span> <span class="n">v</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">*</span><span class="n">index</span> <span class="o">&gt;=</span> <span class="n">NR_TLB_ENTRIES</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)</span>
		<span class="k">return</span> <span class="nb">NULL</span><span class="p">;</span>

	<span class="o">++*</span><span class="n">pos</span><span class="p">;</span>
	<span class="o">++*</span><span class="n">index</span><span class="p">;</span>
	<span class="k">return</span> <span class="n">index</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">tlb_stop</span><span class="p">(</span><span class="k">struct</span> <span class="n">seq_file</span> <span class="o">*</span><span class="n">tlb</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">v</span><span class="p">)</span>
<span class="p">{</span>

<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">tlb_show</span><span class="p">(</span><span class="k">struct</span> <span class="n">seq_file</span> <span class="o">*</span><span class="n">tlb</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">v</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">tlbehi</span><span class="p">,</span> <span class="n">tlbehi_save</span><span class="p">,</span> <span class="n">tlbelo</span><span class="p">,</span> <span class="n">mmucr</span><span class="p">,</span> <span class="n">mmucr_save</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="o">*</span><span class="n">index</span> <span class="o">=</span> <span class="n">v</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">*</span><span class="n">index</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
		<span class="n">seq_puts</span><span class="p">(</span><span class="n">tlb</span><span class="p">,</span> <span class="s">&quot;ID  V G ASID VPN   PFN   AP SZ C B W D</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

	<span class="n">BUG_ON</span><span class="p">(</span><span class="o">*</span><span class="n">index</span> <span class="o">&gt;=</span> <span class="n">NR_TLB_ENTRIES</span><span class="p">);</span>

	<span class="n">local_irq_save</span><span class="p">(</span><span class="n">flags</span><span class="p">);</span>
	<span class="n">mmucr_save</span> <span class="o">=</span> <span class="n">sysreg_read</span><span class="p">(</span><span class="n">MMUCR</span><span class="p">);</span>
	<span class="n">tlbehi_save</span> <span class="o">=</span> <span class="n">sysreg_read</span><span class="p">(</span><span class="n">TLBEHI</span><span class="p">);</span>
	<span class="n">mmucr</span> <span class="o">=</span> <span class="n">SYSREG_BFINS</span><span class="p">(</span><span class="n">DRP</span><span class="p">,</span> <span class="o">*</span><span class="n">index</span><span class="p">,</span> <span class="n">mmucr_save</span><span class="p">);</span>
	<span class="n">sysreg_write</span><span class="p">(</span><span class="n">MMUCR</span><span class="p">,</span> <span class="n">mmucr</span><span class="p">);</span>

	<span class="cm">/* TLBR might change the ASID */</span>
	<span class="n">__builtin_tlbr</span><span class="p">();</span>
	<span class="n">cpu_sync_pipeline</span><span class="p">();</span>

	<span class="n">tlbehi</span> <span class="o">=</span> <span class="n">sysreg_read</span><span class="p">(</span><span class="n">TLBEHI</span><span class="p">);</span>
	<span class="n">tlbelo</span> <span class="o">=</span> <span class="n">sysreg_read</span><span class="p">(</span><span class="n">TLBELO</span><span class="p">);</span>

	<span class="n">sysreg_write</span><span class="p">(</span><span class="n">MMUCR</span><span class="p">,</span> <span class="n">mmucr_save</span><span class="p">);</span>
	<span class="n">sysreg_write</span><span class="p">(</span><span class="n">TLBEHI</span><span class="p">,</span> <span class="n">tlbehi_save</span><span class="p">);</span>
	<span class="n">cpu_sync_pipeline</span><span class="p">();</span>
	<span class="n">local_irq_restore</span><span class="p">(</span><span class="n">flags</span><span class="p">);</span>

	<span class="n">seq_printf</span><span class="p">(</span><span class="n">tlb</span><span class="p">,</span> <span class="s">&quot;%2lu: %c %c %02x   %05x %05x %o  %o  %c %c %c %c</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		   <span class="o">*</span><span class="n">index</span><span class="p">,</span>
		   <span class="n">SYSREG_BFEXT</span><span class="p">(</span><span class="n">TLBEHI_V</span><span class="p">,</span> <span class="n">tlbehi</span><span class="p">)</span> <span class="o">?</span> <span class="sc">&#39;1&#39;</span> <span class="o">:</span> <span class="sc">&#39;0&#39;</span><span class="p">,</span>
		   <span class="n">SYSREG_BFEXT</span><span class="p">(</span><span class="n">G</span><span class="p">,</span> <span class="n">tlbelo</span><span class="p">)</span> <span class="o">?</span> <span class="sc">&#39;1&#39;</span> <span class="o">:</span> <span class="sc">&#39;0&#39;</span><span class="p">,</span>
		   <span class="n">SYSREG_BFEXT</span><span class="p">(</span><span class="n">ASID</span><span class="p">,</span> <span class="n">tlbehi</span><span class="p">),</span>
		   <span class="n">SYSREG_BFEXT</span><span class="p">(</span><span class="n">VPN</span><span class="p">,</span> <span class="n">tlbehi</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">2</span><span class="p">,</span>
		   <span class="n">SYSREG_BFEXT</span><span class="p">(</span><span class="n">PFN</span><span class="p">,</span> <span class="n">tlbelo</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">2</span><span class="p">,</span>
		   <span class="n">SYSREG_BFEXT</span><span class="p">(</span><span class="n">AP</span><span class="p">,</span> <span class="n">tlbelo</span><span class="p">),</span>
		   <span class="n">SYSREG_BFEXT</span><span class="p">(</span><span class="n">SZ</span><span class="p">,</span> <span class="n">tlbelo</span><span class="p">),</span>
		   <span class="n">SYSREG_BFEXT</span><span class="p">(</span><span class="n">TLBELO_C</span><span class="p">,</span> <span class="n">tlbelo</span><span class="p">)</span> <span class="o">?</span> <span class="sc">&#39;1&#39;</span> <span class="o">:</span> <span class="sc">&#39;0&#39;</span><span class="p">,</span>
		   <span class="n">SYSREG_BFEXT</span><span class="p">(</span><span class="n">B</span><span class="p">,</span> <span class="n">tlbelo</span><span class="p">)</span> <span class="o">?</span> <span class="sc">&#39;1&#39;</span> <span class="o">:</span> <span class="sc">&#39;0&#39;</span><span class="p">,</span>
		   <span class="n">SYSREG_BFEXT</span><span class="p">(</span><span class="n">W</span><span class="p">,</span> <span class="n">tlbelo</span><span class="p">)</span> <span class="o">?</span> <span class="sc">&#39;1&#39;</span> <span class="o">:</span> <span class="sc">&#39;0&#39;</span><span class="p">,</span>
		   <span class="n">SYSREG_BFEXT</span><span class="p">(</span><span class="n">TLBELO_D</span><span class="p">,</span> <span class="n">tlbelo</span><span class="p">)</span> <span class="o">?</span> <span class="sc">&#39;1&#39;</span> <span class="o">:</span> <span class="sc">&#39;0&#39;</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">seq_operations</span> <span class="n">tlb_ops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">start</span>		<span class="o">=</span> <span class="n">tlb_start</span><span class="p">,</span>
	<span class="p">.</span><span class="n">next</span>		<span class="o">=</span> <span class="n">tlb_next</span><span class="p">,</span>
	<span class="p">.</span><span class="n">stop</span>		<span class="o">=</span> <span class="n">tlb_stop</span><span class="p">,</span>
	<span class="p">.</span><span class="n">show</span>		<span class="o">=</span> <span class="n">tlb_show</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">tlb_open</span><span class="p">(</span><span class="k">struct</span> <span class="n">inode</span> <span class="o">*</span><span class="n">inode</span><span class="p">,</span> <span class="k">struct</span> <span class="n">file</span> <span class="o">*</span><span class="n">file</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">seq_open</span><span class="p">(</span><span class="n">file</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">tlb_ops</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">file_operations</span> <span class="n">proc_tlb_operations</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">open</span>		<span class="o">=</span> <span class="n">tlb_open</span><span class="p">,</span>
	<span class="p">.</span><span class="n">read</span>		<span class="o">=</span> <span class="n">seq_read</span><span class="p">,</span>
	<span class="p">.</span><span class="n">llseek</span>		<span class="o">=</span> <span class="n">seq_lseek</span><span class="p">,</span>
	<span class="p">.</span><span class="n">release</span>	<span class="o">=</span> <span class="n">seq_release</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__init</span> <span class="nf">proctlb_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">proc_create</span><span class="p">(</span><span class="s">&quot;tlb&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">proc_tlb_operations</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>
<span class="n">late_initcall</span><span class="p">(</span><span class="n">proctlb_init</span><span class="p">);</span>
<span class="cp">#endif </span><span class="cm">/* CONFIG_PROC_FS */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
