Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Sat Dec  2 13:13:29 2023
| Host         : LAPTOP-K6G3ST0S running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    68          
TIMING-18  Warning           Missing input or output delay  8           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (68)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (90)
5. checking no_input_delay (8)
6. checking no_output_delay (25)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (68)
-------------------------
 There are 20 register/latch pins with no clock driven by root clock pin: CLK/ACLK_reg/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: CLK/CLK_DIV_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CLK/CLK_DIV_reg[17]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: Drive/PWM0/TC/E_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Station/WasherPWM/TCR0/E_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Station/matSys/internalCLK_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (90)
-------------------------------------------------
 There are 90 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (25)
--------------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.248        0.000                      0                  118        0.196        0.000                      0                  118        4.500        0.000                       0                    67  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.248        0.000                      0                  118        0.196        0.000                      0                  118        4.500        0.000                       0                    67  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.248ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.196ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.248ns  (required time - arrival time)
  Source:                 Station/SSEGDriver0/capture_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Station/SSEGDriver0/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.792ns  (logic 2.582ns (53.885%)  route 2.210ns (46.116%))
  Logic Levels:           7  (CARRY4=3 LUT1=1 LUT2=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.761ns = ( 14.761 - 10.000 ) 
    Source Clock Delay      (SCD):    5.057ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.536     5.057    Station/SSEGDriver0/CLK100MHZ_IBUF_BUFG
    SLICE_X29Y73         FDRE                                         r  Station/SSEGDriver0/capture_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y73         FDRE (Prop_fdre_C_Q)         0.419     5.476 f  Station/SSEGDriver0/capture_reg[2]/Q
                         net (fo=2, routed)           0.637     6.113    Station/SSEGDriver0/capture_reg_n_0_[2]
    SLICE_X28Y73         LUT1 (Prop_lut1_I0_O)        0.299     6.412 r  Station/SSEGDriver0/state3_carry_i_3/O
                         net (fo=1, routed)           0.000     6.412    Station/SSEGDriver0/state3_carry_i_3_n_0
    SLICE_X28Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.962 r  Station/SSEGDriver0/state3_carry/CO[3]
                         net (fo=1, routed)           0.000     6.962    Station/SSEGDriver0/state3_carry_n_0
    SLICE_X28Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.076 r  Station/SSEGDriver0/state3_carry__0/CO[3]
                         net (fo=1, routed)           0.009     7.085    Station/SSEGDriver0/state3_carry__0_n_0
    SLICE_X28Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.419 f  Station/SSEGDriver0/state3_carry__1/O[1]
                         net (fo=2, routed)           0.751     8.170    Station/SSEGDriver0/in7[10]
    SLICE_X30Y75         LUT2 (Prop_lut2_I1_O)        0.329     8.499 f  Station/SSEGDriver0/FSM_sequential_state[0]_i_4/O
                         net (fo=1, routed)           0.813     9.312    Station/SSEGDriver0/FSM_sequential_state[0]_i_4_n_0
    SLICE_X30Y73         LUT6 (Prop_lut6_I2_O)        0.328     9.640 r  Station/SSEGDriver0/FSM_sequential_state[0]_i_2/O
                         net (fo=1, routed)           0.000     9.640    Station/SSEGDriver0/FSM_sequential_state[0]_i_2_n_0
    SLICE_X30Y73         MUXF7 (Prop_muxf7_I0_O)      0.209     9.849 r  Station/SSEGDriver0/FSM_sequential_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     9.849    Station/SSEGDriver0/state__0[0]
    SLICE_X30Y73         FDRE                                         r  Station/SSEGDriver0/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.420    14.761    Station/SSEGDriver0/CLK100MHZ_IBUF_BUFG
    SLICE_X30Y73         FDRE                                         r  Station/SSEGDriver0/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.258    15.019    
                         clock uncertainty           -0.035    14.984    
    SLICE_X30Y73         FDRE (Setup_fdre_C_D)        0.113    15.097    Station/SSEGDriver0/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.097    
                         arrival time                          -9.849    
  -------------------------------------------------------------------
                         slack                                  5.248    

Slack (MET) :             5.887ns  (required time - arrival time)
  Source:                 Station/SSEGDriver0/capture_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Station/SSEGDriver0/capture_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.958ns  (logic 2.019ns (51.005%)  route 1.939ns (48.995%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.761ns = ( 14.761 - 10.000 ) 
    Source Clock Delay      (SCD):    5.057ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.536     5.057    Station/SSEGDriver0/CLK100MHZ_IBUF_BUFG
    SLICE_X29Y73         FDRE                                         r  Station/SSEGDriver0/capture_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y73         FDRE (Prop_fdre_C_Q)         0.419     5.476 f  Station/SSEGDriver0/capture_reg[2]/Q
                         net (fo=2, routed)           0.637     6.113    Station/SSEGDriver0/capture_reg_n_0_[2]
    SLICE_X28Y73         LUT1 (Prop_lut1_I0_O)        0.299     6.412 r  Station/SSEGDriver0/state3_carry_i_3/O
                         net (fo=1, routed)           0.000     6.412    Station/SSEGDriver0/state3_carry_i_3_n_0
    SLICE_X28Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.962 r  Station/SSEGDriver0/state3_carry/CO[3]
                         net (fo=1, routed)           0.000     6.962    Station/SSEGDriver0/state3_carry_n_0
    SLICE_X28Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.076 r  Station/SSEGDriver0/state3_carry__0/CO[3]
                         net (fo=1, routed)           0.009     7.085    Station/SSEGDriver0/state3_carry__0_n_0
    SLICE_X28Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.419 r  Station/SSEGDriver0/state3_carry__1/O[1]
                         net (fo=2, routed)           0.751     8.170    Station/SSEGDriver0/in7[10]
    SLICE_X30Y75         LUT3 (Prop_lut3_I0_O)        0.303     8.473 r  Station/SSEGDriver0/capture[10]_i_1/O
                         net (fo=1, routed)           0.543     9.015    Station/SSEGDriver0/capture[10]
    SLICE_X29Y75         FDRE                                         r  Station/SSEGDriver0/capture_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.420    14.761    Station/SSEGDriver0/CLK100MHZ_IBUF_BUFG
    SLICE_X29Y75         FDRE                                         r  Station/SSEGDriver0/capture_reg[10]/C
                         clock pessimism              0.258    15.019    
                         clock uncertainty           -0.035    14.984    
    SLICE_X29Y75         FDRE (Setup_fdre_C_D)       -0.081    14.903    Station/SSEGDriver0/capture_reg[10]
  -------------------------------------------------------------------
                         required time                         14.903    
                         arrival time                          -9.015    
  -------------------------------------------------------------------
                         slack                                  5.887    

Slack (MET) :             6.296ns  (required time - arrival time)
  Source:                 Station/SSEGDriver0/capture_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Station/SSEGDriver0/capture_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.706ns  (logic 1.931ns (52.108%)  route 1.775ns (47.892%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.761ns = ( 14.761 - 10.000 ) 
    Source Clock Delay      (SCD):    5.057ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.536     5.057    Station/SSEGDriver0/CLK100MHZ_IBUF_BUFG
    SLICE_X29Y73         FDRE                                         r  Station/SSEGDriver0/capture_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y73         FDRE (Prop_fdre_C_Q)         0.419     5.476 f  Station/SSEGDriver0/capture_reg[2]/Q
                         net (fo=2, routed)           0.637     6.113    Station/SSEGDriver0/capture_reg_n_0_[2]
    SLICE_X28Y73         LUT1 (Prop_lut1_I0_O)        0.299     6.412 r  Station/SSEGDriver0/state3_carry_i_3/O
                         net (fo=1, routed)           0.000     6.412    Station/SSEGDriver0/state3_carry_i_3_n_0
    SLICE_X28Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.962 r  Station/SSEGDriver0/state3_carry/CO[3]
                         net (fo=1, routed)           0.000     6.962    Station/SSEGDriver0/state3_carry_n_0
    SLICE_X28Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.076 r  Station/SSEGDriver0/state3_carry__0/CO[3]
                         net (fo=1, routed)           0.009     7.085    Station/SSEGDriver0/state3_carry__0_n_0
    SLICE_X28Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.307 r  Station/SSEGDriver0/state3_carry__1/O[0]
                         net (fo=2, routed)           1.129     8.436    Station/SSEGDriver0/in7[9]
    SLICE_X29Y75         LUT3 (Prop_lut3_I0_O)        0.327     8.763 r  Station/SSEGDriver0/capture[9]_i_1/O
                         net (fo=1, routed)           0.000     8.763    Station/SSEGDriver0/capture[9]
    SLICE_X29Y75         FDRE                                         r  Station/SSEGDriver0/capture_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.420    14.761    Station/SSEGDriver0/CLK100MHZ_IBUF_BUFG
    SLICE_X29Y75         FDRE                                         r  Station/SSEGDriver0/capture_reg[9]/C
                         clock pessimism              0.258    15.019    
                         clock uncertainty           -0.035    14.984    
    SLICE_X29Y75         FDRE (Setup_fdre_C_D)        0.075    15.059    Station/SSEGDriver0/capture_reg[9]
  -------------------------------------------------------------------
                         required time                         15.059    
                         arrival time                          -8.763    
  -------------------------------------------------------------------
                         slack                                  6.296    

Slack (MET) :             6.541ns  (required time - arrival time)
  Source:                 CLK/ACLK_GEN_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK/ACLK_GEN_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.873ns  (logic 0.704ns (24.507%)  route 2.169ns (75.493%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.761ns = ( 14.761 - 10.000 ) 
    Source Clock Delay      (SCD):    5.061ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.540     5.061    CLK/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y69         FDRE                                         r  CLK/ACLK_GEN_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y69         FDRE (Prop_fdre_C_Q)         0.456     5.517 r  CLK/ACLK_GEN_reg[0]/Q
                         net (fo=3, routed)           1.035     6.552    CLK/ACLK_GEN[0]
    SLICE_X35Y69         LUT4 (Prop_lut4_I3_O)        0.124     6.676 f  CLK/ACLK_GEN[16]_i_4/O
                         net (fo=1, routed)           0.402     7.078    CLK/ACLK_GEN[16]_i_4_n_0
    SLICE_X35Y70         LUT6 (Prop_lut6_I2_O)        0.124     7.202 r  CLK/ACLK_GEN[16]_i_1/O
                         net (fo=18, routed)          0.732     7.934    CLK/ACLK
    SLICE_X34Y72         FDRE                                         r  CLK/ACLK_GEN_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.420    14.761    CLK/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y72         FDRE                                         r  CLK/ACLK_GEN_reg[13]/C
                         clock pessimism              0.273    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X34Y72         FDRE (Setup_fdre_C_R)       -0.524    14.475    CLK/ACLK_GEN_reg[13]
  -------------------------------------------------------------------
                         required time                         14.475    
                         arrival time                          -7.934    
  -------------------------------------------------------------------
                         slack                                  6.541    

Slack (MET) :             6.541ns  (required time - arrival time)
  Source:                 CLK/ACLK_GEN_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK/ACLK_GEN_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.873ns  (logic 0.704ns (24.507%)  route 2.169ns (75.493%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.761ns = ( 14.761 - 10.000 ) 
    Source Clock Delay      (SCD):    5.061ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.540     5.061    CLK/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y69         FDRE                                         r  CLK/ACLK_GEN_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y69         FDRE (Prop_fdre_C_Q)         0.456     5.517 r  CLK/ACLK_GEN_reg[0]/Q
                         net (fo=3, routed)           1.035     6.552    CLK/ACLK_GEN[0]
    SLICE_X35Y69         LUT4 (Prop_lut4_I3_O)        0.124     6.676 f  CLK/ACLK_GEN[16]_i_4/O
                         net (fo=1, routed)           0.402     7.078    CLK/ACLK_GEN[16]_i_4_n_0
    SLICE_X35Y70         LUT6 (Prop_lut6_I2_O)        0.124     7.202 r  CLK/ACLK_GEN[16]_i_1/O
                         net (fo=18, routed)          0.732     7.934    CLK/ACLK
    SLICE_X34Y72         FDRE                                         r  CLK/ACLK_GEN_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.420    14.761    CLK/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y72         FDRE                                         r  CLK/ACLK_GEN_reg[14]/C
                         clock pessimism              0.273    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X34Y72         FDRE (Setup_fdre_C_R)       -0.524    14.475    CLK/ACLK_GEN_reg[14]
  -------------------------------------------------------------------
                         required time                         14.475    
                         arrival time                          -7.934    
  -------------------------------------------------------------------
                         slack                                  6.541    

Slack (MET) :             6.541ns  (required time - arrival time)
  Source:                 CLK/ACLK_GEN_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK/ACLK_GEN_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.873ns  (logic 0.704ns (24.507%)  route 2.169ns (75.493%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.761ns = ( 14.761 - 10.000 ) 
    Source Clock Delay      (SCD):    5.061ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.540     5.061    CLK/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y69         FDRE                                         r  CLK/ACLK_GEN_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y69         FDRE (Prop_fdre_C_Q)         0.456     5.517 r  CLK/ACLK_GEN_reg[0]/Q
                         net (fo=3, routed)           1.035     6.552    CLK/ACLK_GEN[0]
    SLICE_X35Y69         LUT4 (Prop_lut4_I3_O)        0.124     6.676 f  CLK/ACLK_GEN[16]_i_4/O
                         net (fo=1, routed)           0.402     7.078    CLK/ACLK_GEN[16]_i_4_n_0
    SLICE_X35Y70         LUT6 (Prop_lut6_I2_O)        0.124     7.202 r  CLK/ACLK_GEN[16]_i_1/O
                         net (fo=18, routed)          0.732     7.934    CLK/ACLK
    SLICE_X34Y72         FDRE                                         r  CLK/ACLK_GEN_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.420    14.761    CLK/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y72         FDRE                                         r  CLK/ACLK_GEN_reg[15]/C
                         clock pessimism              0.273    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X34Y72         FDRE (Setup_fdre_C_R)       -0.524    14.475    CLK/ACLK_GEN_reg[15]
  -------------------------------------------------------------------
                         required time                         14.475    
                         arrival time                          -7.934    
  -------------------------------------------------------------------
                         slack                                  6.541    

Slack (MET) :             6.541ns  (required time - arrival time)
  Source:                 CLK/ACLK_GEN_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK/ACLK_GEN_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.873ns  (logic 0.704ns (24.507%)  route 2.169ns (75.493%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.761ns = ( 14.761 - 10.000 ) 
    Source Clock Delay      (SCD):    5.061ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.540     5.061    CLK/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y69         FDRE                                         r  CLK/ACLK_GEN_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y69         FDRE (Prop_fdre_C_Q)         0.456     5.517 r  CLK/ACLK_GEN_reg[0]/Q
                         net (fo=3, routed)           1.035     6.552    CLK/ACLK_GEN[0]
    SLICE_X35Y69         LUT4 (Prop_lut4_I3_O)        0.124     6.676 f  CLK/ACLK_GEN[16]_i_4/O
                         net (fo=1, routed)           0.402     7.078    CLK/ACLK_GEN[16]_i_4_n_0
    SLICE_X35Y70         LUT6 (Prop_lut6_I2_O)        0.124     7.202 r  CLK/ACLK_GEN[16]_i_1/O
                         net (fo=18, routed)          0.732     7.934    CLK/ACLK
    SLICE_X34Y72         FDRE                                         r  CLK/ACLK_GEN_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.420    14.761    CLK/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y72         FDRE                                         r  CLK/ACLK_GEN_reg[16]/C
                         clock pessimism              0.273    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X34Y72         FDRE (Setup_fdre_C_R)       -0.524    14.475    CLK/ACLK_GEN_reg[16]
  -------------------------------------------------------------------
                         required time                         14.475    
                         arrival time                          -7.934    
  -------------------------------------------------------------------
                         slack                                  6.541    

Slack (MET) :             6.597ns  (required time - arrival time)
  Source:                 CLK/ACLK_GEN_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK/ACLK_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.369ns  (logic 0.828ns (24.579%)  route 2.541ns (75.421%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.760ns = ( 14.760 - 10.000 ) 
    Source Clock Delay      (SCD):    5.061ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.540     5.061    CLK/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y69         FDRE                                         r  CLK/ACLK_GEN_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y69         FDRE (Prop_fdre_C_Q)         0.456     5.517 r  CLK/ACLK_GEN_reg[0]/Q
                         net (fo=3, routed)           1.035     6.552    CLK/ACLK_GEN[0]
    SLICE_X35Y69         LUT4 (Prop_lut4_I3_O)        0.124     6.676 f  CLK/ACLK_GEN[16]_i_4/O
                         net (fo=1, routed)           0.402     7.078    CLK/ACLK_GEN[16]_i_4_n_0
    SLICE_X35Y70         LUT6 (Prop_lut6_I2_O)        0.124     7.202 r  CLK/ACLK_GEN[16]_i_1/O
                         net (fo=18, routed)          1.104     8.306    CLK/ACLK
    SLICE_X35Y73         LUT2 (Prop_lut2_I0_O)        0.124     8.430 r  CLK/ACLK_i_1/O
                         net (fo=1, routed)           0.000     8.430    CLK/ACLK_i_1_n_0
    SLICE_X35Y73         FDRE                                         r  CLK/ACLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.419    14.760    CLK/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y73         FDRE                                         r  CLK/ACLK_reg/C
                         clock pessimism              0.273    15.033    
                         clock uncertainty           -0.035    14.998    
    SLICE_X35Y73         FDRE (Setup_fdre_C_D)        0.029    15.027    CLK/ACLK_reg
  -------------------------------------------------------------------
                         required time                         15.027    
                         arrival time                          -8.430    
  -------------------------------------------------------------------
                         slack                                  6.597    

Slack (MET) :             6.681ns  (required time - arrival time)
  Source:                 CLK/ACLK_GEN_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK/ACLK_GEN_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.737ns  (logic 0.704ns (25.717%)  route 2.033ns (74.283%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.764ns = ( 14.764 - 10.000 ) 
    Source Clock Delay      (SCD):    5.061ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.540     5.061    CLK/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y69         FDRE                                         r  CLK/ACLK_GEN_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y69         FDRE (Prop_fdre_C_Q)         0.456     5.517 r  CLK/ACLK_GEN_reg[0]/Q
                         net (fo=3, routed)           1.035     6.552    CLK/ACLK_GEN[0]
    SLICE_X35Y69         LUT4 (Prop_lut4_I3_O)        0.124     6.676 f  CLK/ACLK_GEN[16]_i_4/O
                         net (fo=1, routed)           0.402     7.078    CLK/ACLK_GEN[16]_i_4_n_0
    SLICE_X35Y70         LUT6 (Prop_lut6_I2_O)        0.124     7.202 r  CLK/ACLK_GEN[16]_i_1/O
                         net (fo=18, routed)          0.596     7.798    CLK/ACLK
    SLICE_X34Y69         FDRE                                         r  CLK/ACLK_GEN_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.423    14.764    CLK/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y69         FDRE                                         r  CLK/ACLK_GEN_reg[1]/C
                         clock pessimism              0.275    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X34Y69         FDRE (Setup_fdre_C_R)       -0.524    14.480    CLK/ACLK_GEN_reg[1]
  -------------------------------------------------------------------
                         required time                         14.480    
                         arrival time                          -7.798    
  -------------------------------------------------------------------
                         slack                                  6.681    

Slack (MET) :             6.681ns  (required time - arrival time)
  Source:                 CLK/ACLK_GEN_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK/ACLK_GEN_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.737ns  (logic 0.704ns (25.717%)  route 2.033ns (74.283%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.764ns = ( 14.764 - 10.000 ) 
    Source Clock Delay      (SCD):    5.061ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.540     5.061    CLK/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y69         FDRE                                         r  CLK/ACLK_GEN_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y69         FDRE (Prop_fdre_C_Q)         0.456     5.517 r  CLK/ACLK_GEN_reg[0]/Q
                         net (fo=3, routed)           1.035     6.552    CLK/ACLK_GEN[0]
    SLICE_X35Y69         LUT4 (Prop_lut4_I3_O)        0.124     6.676 f  CLK/ACLK_GEN[16]_i_4/O
                         net (fo=1, routed)           0.402     7.078    CLK/ACLK_GEN[16]_i_4_n_0
    SLICE_X35Y70         LUT6 (Prop_lut6_I2_O)        0.124     7.202 r  CLK/ACLK_GEN[16]_i_1/O
                         net (fo=18, routed)          0.596     7.798    CLK/ACLK
    SLICE_X34Y69         FDRE                                         r  CLK/ACLK_GEN_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.423    14.764    CLK/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y69         FDRE                                         r  CLK/ACLK_GEN_reg[2]/C
                         clock pessimism              0.275    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X34Y69         FDRE (Setup_fdre_C_R)       -0.524    14.480    CLK/ACLK_GEN_reg[2]
  -------------------------------------------------------------------
                         required time                         14.480    
                         arrival time                          -7.798    
  -------------------------------------------------------------------
                         slack                                  6.681    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 Station/SSEGDriver0/y_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Station/SSEGDriver0/decimalTemp_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.141ns (46.598%)  route 0.162ns (53.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.941ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.548     1.431    Station/SSEGDriver0/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y74         FDRE                                         r  Station/SSEGDriver0/y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y74         FDRE (Prop_fdre_C_Q)         0.141     1.572 r  Station/SSEGDriver0/y_reg[4]/Q
                         net (fo=4, routed)           0.162     1.734    Station/SSEGDriver0/p_0_in[0]
    SLICE_X31Y75         FDSE                                         r  Station/SSEGDriver0/decimalTemp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.813     1.941    Station/SSEGDriver0/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y75         FDSE                                         r  Station/SSEGDriver0/decimalTemp_reg[4]/C
                         clock pessimism             -0.478     1.463    
    SLICE_X31Y75         FDSE (Hold_fdse_C_D)         0.075     1.538    Station/SSEGDriver0/decimalTemp_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 Station/SSEGDriver0/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Station/SSEGDriver0/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.254ns (76.010%)  route 0.080ns (23.990%))
  Logic Levels:           1  (MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.549     1.432    Station/SSEGDriver0/CLK100MHZ_IBUF_BUFG
    SLICE_X30Y73         FDRE                                         r  Station/SSEGDriver0/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y73         FDRE (Prop_fdre_C_Q)         0.164     1.596 r  Station/SSEGDriver0/FSM_sequential_state_reg[0]/Q
                         net (fo=20, routed)          0.080     1.676    Station/SSEGDriver0/FSM_sequential_state_reg_n_0_[0]
    SLICE_X30Y73         MUXF7 (Prop_muxf7_S_O)       0.090     1.766 r  Station/SSEGDriver0/FSM_sequential_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.766    Station/SSEGDriver0/state__0[0]
    SLICE_X30Y73         FDRE                                         r  Station/SSEGDriver0/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.814     1.942    Station/SSEGDriver0/CLK100MHZ_IBUF_BUFG
    SLICE_X30Y73         FDRE                                         r  Station/SSEGDriver0/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.510     1.432    
    SLICE_X30Y73         FDRE (Hold_fdre_C_D)         0.134     1.566    Station/SSEGDriver0/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 Station/SSEGDriver0/y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Station/SSEGDriver0/y_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.246ns (73.912%)  route 0.087ns (26.088%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.941ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.548     1.431    Station/SSEGDriver0/CLK100MHZ_IBUF_BUFG
    SLICE_X30Y74         FDRE                                         r  Station/SSEGDriver0/y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y74         FDRE (Prop_fdre_C_Q)         0.148     1.579 r  Station/SSEGDriver0/y_reg[2]/Q
                         net (fo=7, routed)           0.087     1.666    Station/SSEGDriver0/y_reg_n_0_[2]
    SLICE_X30Y74         LUT6 (Prop_lut6_I4_O)        0.098     1.764 r  Station/SSEGDriver0/y[3]_i_1/O
                         net (fo=1, routed)           0.000     1.764    Station/SSEGDriver0/y[3]
    SLICE_X30Y74         FDRE                                         r  Station/SSEGDriver0/y_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.813     1.941    Station/SSEGDriver0/CLK100MHZ_IBUF_BUFG
    SLICE_X30Y74         FDRE                                         r  Station/SSEGDriver0/y_reg[3]/C
                         clock pessimism             -0.510     1.431    
    SLICE_X30Y74         FDRE (Hold_fdre_C_D)         0.121     1.552    Station/SSEGDriver0/y_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 Station/SSEGDriver0/y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Station/SSEGDriver0/y_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.209ns (62.089%)  route 0.128ns (37.911%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.941ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.548     1.431    Station/SSEGDriver0/CLK100MHZ_IBUF_BUFG
    SLICE_X30Y74         FDRE                                         r  Station/SSEGDriver0/y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y74         FDRE (Prop_fdre_C_Q)         0.164     1.595 r  Station/SSEGDriver0/y_reg[0]/Q
                         net (fo=8, routed)           0.128     1.723    Station/SSEGDriver0/y_reg_n_0_[0]
    SLICE_X31Y74         LUT6 (Prop_lut6_I2_O)        0.045     1.768 r  Station/SSEGDriver0/y[4]_i_1/O
                         net (fo=1, routed)           0.000     1.768    Station/SSEGDriver0/y[4]
    SLICE_X31Y74         FDRE                                         r  Station/SSEGDriver0/y_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.813     1.941    Station/SSEGDriver0/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y74         FDRE                                         r  Station/SSEGDriver0/y_reg[4]/C
                         clock pessimism             -0.497     1.444    
    SLICE_X31Y74         FDRE (Hold_fdre_C_D)         0.091     1.535    Station/SSEGDriver0/y_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 Station/SSEGDriver0/y_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Station/SSEGDriver0/decimalTemp_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.164ns (52.145%)  route 0.151ns (47.855%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.941ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.548     1.431    Station/SSEGDriver0/CLK100MHZ_IBUF_BUFG
    SLICE_X30Y75         FDRE                                         r  Station/SSEGDriver0/y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y75         FDRE (Prop_fdre_C_Q)         0.164     1.595 r  Station/SSEGDriver0/y_reg[1]/Q
                         net (fo=7, routed)           0.151     1.746    Station/SSEGDriver0/y_reg_n_0_[1]
    SLICE_X31Y75         FDSE                                         r  Station/SSEGDriver0/decimalTemp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.813     1.941    Station/SSEGDriver0/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y75         FDSE                                         r  Station/SSEGDriver0/decimalTemp_reg[1]/C
                         clock pessimism             -0.497     1.444    
    SLICE_X31Y75         FDSE (Hold_fdse_C_D)         0.066     1.510    Station/SSEGDriver0/decimalTemp_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.510    
                         arrival time                           1.746    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 Station/SSEGDriver0/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Station/SSEGDriver0/y_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.212ns (54.746%)  route 0.175ns (45.254%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.941ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.549     1.432    Station/SSEGDriver0/CLK100MHZ_IBUF_BUFG
    SLICE_X30Y73         FDRE                                         r  Station/SSEGDriver0/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y73         FDRE (Prop_fdre_C_Q)         0.164     1.596 f  Station/SSEGDriver0/FSM_sequential_state_reg[0]/Q
                         net (fo=20, routed)          0.175     1.771    Station/SSEGDriver0/FSM_sequential_state_reg_n_0_[0]
    SLICE_X30Y74         LUT5 (Prop_lut5_I1_O)        0.048     1.819 r  Station/SSEGDriver0/y[2]_i_1/O
                         net (fo=1, routed)           0.000     1.819    Station/SSEGDriver0/y[2]_i_1_n_0
    SLICE_X30Y74         FDRE                                         r  Station/SSEGDriver0/y_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.813     1.941    Station/SSEGDriver0/CLK100MHZ_IBUF_BUFG
    SLICE_X30Y74         FDRE                                         r  Station/SSEGDriver0/y_reg[2]/C
                         clock pessimism             -0.497     1.444    
    SLICE_X30Y74         FDRE (Hold_fdre_C_D)         0.131     1.575    Station/SSEGDriver0/y_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 Station/SSEGDriver0/y_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Station/SSEGDriver0/y_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.209ns (52.339%)  route 0.190ns (47.661%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.941ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.548     1.431    Station/SSEGDriver0/CLK100MHZ_IBUF_BUFG
    SLICE_X30Y74         FDRE                                         r  Station/SSEGDriver0/y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y74         FDRE (Prop_fdre_C_Q)         0.164     1.595 f  Station/SSEGDriver0/y_reg[3]/Q
                         net (fo=6, routed)           0.190     1.786    Station/SSEGDriver0/y_reg_n_0_[3]
    SLICE_X30Y75         LUT6 (Prop_lut6_I3_O)        0.045     1.831 r  Station/SSEGDriver0/y[1]_i_1/O
                         net (fo=1, routed)           0.000     1.831    Station/SSEGDriver0/y[1]
    SLICE_X30Y75         FDRE                                         r  Station/SSEGDriver0/y_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.813     1.941    Station/SSEGDriver0/CLK100MHZ_IBUF_BUFG
    SLICE_X30Y75         FDRE                                         r  Station/SSEGDriver0/y_reg[1]/C
                         clock pessimism             -0.478     1.463    
    SLICE_X30Y75         FDRE (Hold_fdre_C_D)         0.121     1.584    Station/SSEGDriver0/y_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 Station/SSEGDriver0/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Station/SSEGDriver0/y_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.941ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.549     1.432    Station/SSEGDriver0/CLK100MHZ_IBUF_BUFG
    SLICE_X30Y73         FDRE                                         r  Station/SSEGDriver0/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y73         FDRE (Prop_fdre_C_Q)         0.164     1.596 f  Station/SSEGDriver0/FSM_sequential_state_reg[0]/Q
                         net (fo=20, routed)          0.175     1.771    Station/SSEGDriver0/FSM_sequential_state_reg_n_0_[0]
    SLICE_X30Y74         LUT3 (Prop_lut3_I2_O)        0.045     1.816 r  Station/SSEGDriver0/y[0]_i_1/O
                         net (fo=1, routed)           0.000     1.816    Station/SSEGDriver0/y[0]_i_1_n_0
    SLICE_X30Y74         FDRE                                         r  Station/SSEGDriver0/y_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.813     1.941    Station/SSEGDriver0/CLK100MHZ_IBUF_BUFG
    SLICE_X30Y74         FDRE                                         r  Station/SSEGDriver0/y_reg[0]/C
                         clock pessimism             -0.497     1.444    
    SLICE_X30Y74         FDRE (Hold_fdre_C_D)         0.120     1.564    Station/SSEGDriver0/y_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 CLK/CLK_DIV_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK/CLK_DIV_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.549     1.432    CLK/CLK100MHZ_IBUF_BUFG
    SLICE_X30Y76         FDRE                                         r  CLK/CLK_DIV_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y76         FDRE (Prop_fdre_C_Q)         0.164     1.596 r  CLK/CLK_DIV_reg[2]/Q
                         net (fo=1, routed)           0.114     1.711    CLK/CLK_DIV_reg_n_0_[2]
    SLICE_X30Y76         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.821 r  CLK/CLK_DIV_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.821    CLK/CLK_DIV_reg[0]_i_1_n_5
    SLICE_X30Y76         FDRE                                         r  CLK/CLK_DIV_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.814     1.942    CLK/CLK100MHZ_IBUF_BUFG
    SLICE_X30Y76         FDRE                                         r  CLK/CLK_DIV_reg[2]/C
                         clock pessimism             -0.510     1.432    
    SLICE_X30Y76         FDRE (Hold_fdre_C_D)         0.134     1.566    CLK/CLK_DIV_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 CLK/CLK_DIV_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK/CLK_DIV_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.552     1.435    CLK/CLK100MHZ_IBUF_BUFG
    SLICE_X30Y79         FDRE                                         r  CLK/CLK_DIV_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y79         FDRE (Prop_fdre_C_Q)         0.164     1.599 r  CLK/CLK_DIV_reg[14]/Q
                         net (fo=1, routed)           0.114     1.714    CLK/CLK_DIV_reg_n_0_[14]
    SLICE_X30Y79         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.824 r  CLK/CLK_DIV_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.824    CLK/CLK_DIV_reg[12]_i_1_n_5
    SLICE_X30Y79         FDRE                                         r  CLK/CLK_DIV_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.818     1.946    CLK/CLK100MHZ_IBUF_BUFG
    SLICE_X30Y79         FDRE                                         r  CLK/CLK_DIV_reg[14]/C
                         clock pessimism             -0.511     1.435    
    SLICE_X30Y79         FDRE (Hold_fdre_C_D)         0.134     1.569    CLK/CLK_DIV_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.254    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     XADC/DCLK  n/a            4.000         10.000      6.000      XADC_X0Y0      Station/XADC0/xadc1/inst/DCLK
Min Period        n/a     BUFG/I     n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X35Y69   CLK/ACLK_GEN_reg[0]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X34Y71   CLK/ACLK_GEN_reg[10]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X34Y71   CLK/ACLK_GEN_reg[11]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X34Y71   CLK/ACLK_GEN_reg[12]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X34Y72   CLK/ACLK_GEN_reg[13]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X34Y72   CLK/ACLK_GEN_reg[14]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X34Y72   CLK/ACLK_GEN_reg[15]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X34Y72   CLK/ACLK_GEN_reg[16]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X35Y69   CLK/ACLK_GEN_reg[0]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X35Y69   CLK/ACLK_GEN_reg[0]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X34Y71   CLK/ACLK_GEN_reg[10]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X34Y71   CLK/ACLK_GEN_reg[10]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X34Y71   CLK/ACLK_GEN_reg[11]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X34Y71   CLK/ACLK_GEN_reg[11]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X34Y71   CLK/ACLK_GEN_reg[12]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X34Y71   CLK/ACLK_GEN_reg[12]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X34Y72   CLK/ACLK_GEN_reg[13]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X34Y72   CLK/ACLK_GEN_reg[13]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X35Y69   CLK/ACLK_GEN_reg[0]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X35Y69   CLK/ACLK_GEN_reg[0]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X34Y71   CLK/ACLK_GEN_reg[10]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X34Y71   CLK/ACLK_GEN_reg[10]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X34Y71   CLK/ACLK_GEN_reg[11]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X34Y71   CLK/ACLK_GEN_reg[11]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X34Y71   CLK/ACLK_GEN_reg[12]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X34Y71   CLK/ACLK_GEN_reg[12]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X34Y72   CLK/ACLK_GEN_reg[13]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X34Y72   CLK/ACLK_GEN_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           119 Endpoints
Min Delay           119 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw
                            (input port)
  Destination:            LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.065ns  (logic 5.306ns (40.608%)  route 7.760ns (59.392%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw (IN)
                         net (fo=0)                   0.000     0.000    sw
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF_inst/O
                         net (fo=7, routed)           3.578     5.031    LED_OBUF[0]
    SLICE_X28Y59         LUT2 (Prop_lut2_I1_O)        0.150     5.181 r  LED_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           4.182     9.362    LED_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         3.703    13.065 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000    13.065    LED[7]
    V14                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw
                            (input port)
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.978ns  (logic 5.083ns (39.168%)  route 7.895ns (60.832%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw (IN)
                         net (fo=0)                   0.000     0.000    sw
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF_inst/O
                         net (fo=7, routed)           3.578     5.031    LED_OBUF[0]
    SLICE_X28Y59         LUT2 (Prop_lut2_I1_O)        0.124     5.155 r  LED_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.317     9.471    LED_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         3.506    12.978 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.978    LED[6]
    U14                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw
                            (input port)
  Destination:            LED[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.425ns  (logic 5.315ns (42.778%)  route 7.110ns (57.222%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw (IN)
                         net (fo=0)                   0.000     0.000    sw
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF_inst/O
                         net (fo=7, routed)           3.609     5.062    LED_OBUF[0]
    SLICE_X29Y59         LUT2 (Prop_lut2_I1_O)        0.152     5.214 r  LED_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           3.501     8.715    LED_OBUF[9]
    V3                   OBUF (Prop_obuf_I_O)         3.710    12.425 r  LED_OBUF[9]_inst/O
                         net (fo=0)                   0.000    12.425    LED[9]
    V3                                                                r  LED[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw
                            (input port)
  Destination:            LED[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.203ns  (logic 5.081ns (41.637%)  route 7.122ns (58.363%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw (IN)
                         net (fo=0)                   0.000     0.000    sw
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF_inst/O
                         net (fo=7, routed)           3.609     5.062    LED_OBUF[0]
    SLICE_X29Y59         LUT2 (Prop_lut2_I1_O)        0.124     5.186 r  LED_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           3.513     8.699    LED_OBUF[8]
    V13                  OBUF (Prop_obuf_I_O)         3.504    12.203 r  LED_OBUF[8]_inst/O
                         net (fo=0)                   0.000    12.203    LED[8]
    V13                                                               r  LED[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw
                            (input port)
  Destination:            LED[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.939ns  (logic 5.277ns (44.195%)  route 6.663ns (55.805%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw (IN)
                         net (fo=0)                   0.000     0.000    sw
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF_inst/O
                         net (fo=7, routed)           3.086     4.538    LED_OBUF[0]
    SLICE_X30Y59         LUT2 (Prop_lut2_I1_O)        0.116     4.654 r  LED_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           3.577     8.232    LED_OBUF[11]
    U3                   OBUF (Prop_obuf_I_O)         3.708    11.939 r  LED_OBUF[11]_inst/O
                         net (fo=0)                   0.000    11.939    LED[11]
    U3                                                                r  LED[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw
                            (input port)
  Destination:            LED[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.547ns  (logic 5.102ns (44.185%)  route 6.445ns (55.815%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw (IN)
                         net (fo=0)                   0.000     0.000    sw
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF_inst/O
                         net (fo=7, routed)           3.086     4.538    LED_OBUF[0]
    SLICE_X30Y59         LUT2 (Prop_lut2_I1_O)        0.124     4.662 r  LED_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           3.360     8.022    LED_OBUF[10]
    W3                   OBUF (Prop_obuf_I_O)         3.525    11.547 r  LED_OBUF[10]_inst/O
                         net (fo=0)                   0.000    11.547    LED[10]
    W3                                                                r  LED[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 JC0
                            (input port)
  Destination:            LED[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.073ns  (logic 5.003ns (45.188%)  route 6.069ns (54.812%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K17                                               0.000     0.000 r  JC0 (IN)
                         net (fo=0)                   0.000     0.000    JC0
    K17                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  JC0_IBUF_inst/O
                         net (fo=5, routed)           6.069     7.551    LED_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         3.521    11.073 r  LED_OBUF[15]_inst/O
                         net (fo=0)                   0.000    11.073    LED[15]
    L1                                                                r  LED[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Station/SSEG_Display0/ASEL_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.657ns  (logic 4.373ns (41.037%)  route 6.284ns (58.963%))
  Logic Levels:           4  (FDRE=1 LUT2=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y76         FDRE                         0.000     0.000 r  Station/SSEG_Display0/ASEL_reg[1]/C
    SLICE_X32Y76         FDRE (Prop_fdre_C_Q)         0.419     0.419 f  Station/SSEG_Display0/ASEL_reg[1]/Q
                         net (fo=16, routed)          0.913     1.332    Station/SSEG_Display0/Q[1]
    SLICE_X32Y76         LUT2 (Prop_lut2_I0_O)        0.299     1.631 f  Station/SSEG_Display0/seg_OBUF[2]_inst_i_2/O
                         net (fo=2, routed)           0.676     2.307    Station/SSEGDriver0/seg[1]
    SLICE_X34Y76         LUT6 (Prop_lut6_I5_O)        0.124     2.431 r  Station/SSEGDriver0/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.695     7.126    seg_OBUF[1]
    U7                   OBUF (Prop_obuf_I_O)         3.531    10.657 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.657    seg[1]
    U7                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Station/SSEG_Display0/ASEL_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.602ns  (logic 4.346ns (40.995%)  route 6.256ns (59.005%))
  Logic Levels:           4  (FDRE=1 LUT2=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y76         FDRE                         0.000     0.000 r  Station/SSEG_Display0/ASEL_reg[1]/C
    SLICE_X32Y76         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  Station/SSEG_Display0/ASEL_reg[1]/Q
                         net (fo=16, routed)          0.913     1.332    Station/SSEG_Display0/Q[1]
    SLICE_X32Y76         LUT2 (Prop_lut2_I0_O)        0.299     1.631 r  Station/SSEG_Display0/seg_OBUF[2]_inst_i_2/O
                         net (fo=2, routed)           0.825     2.456    Station/SSEGDriver0/seg[1]
    SLICE_X34Y76         LUT6 (Prop_lut6_I4_O)        0.124     2.580 r  Station/SSEGDriver0/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.518     7.098    seg_OBUF[2]
    V5                   OBUF (Prop_obuf_I_O)         3.504    10.602 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.602    seg[2]
    V5                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Station/SSEG_Display0/ASEL_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.432ns  (logic 4.371ns (41.902%)  route 6.061ns (58.098%))
  Logic Levels:           4  (FDRE=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y76         FDRE                         0.000     0.000 r  Station/SSEG_Display0/ASEL_reg[1]/C
    SLICE_X32Y76         FDRE (Prop_fdre_C_Q)         0.419     0.419 f  Station/SSEG_Display0/ASEL_reg[1]/Q
                         net (fo=16, routed)          0.924     1.343    Station/SSEGDriver0/seg[0][1]
    SLICE_X32Y76         LUT6 (Prop_lut6_I5_O)        0.299     1.642 r  Station/SSEGDriver0/seg_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.658     2.300    Station/SSEGDriver0/seg_OBUF[6]_inst_i_2_n_0
    SLICE_X33Y76         LUT6 (Prop_lut6_I5_O)        0.124     2.424 r  Station/SSEGDriver0/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.478     6.903    seg_OBUF[6]
    W6                   OBUF (Prop_obuf_I_O)         3.529    10.432 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.432    seg[6]
    W6                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Drive/PWM0/TC/TCR_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Drive/PWM0/TC/TCR_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.287ns  (logic 0.191ns (66.511%)  route 0.096ns (33.489%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y76         FDRE                         0.000     0.000 r  Drive/PWM0/TC/TCR_reg[3]/C
    SLICE_X36Y76         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  Drive/PWM0/TC/TCR_reg[3]/Q
                         net (fo=7, routed)           0.096     0.242    Drive/PWM0/TC/TCR[3]
    SLICE_X37Y76         LUT6 (Prop_lut6_I3_O)        0.045     0.287 r  Drive/PWM0/TC/TCR[6]_i_1/O
                         net (fo=1, routed)           0.000     0.287    Drive/PWM0/TC/p_0_in__0[6]
    SLICE_X37Y76         FDRE                                         r  Drive/PWM0/TC/TCR_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Drive/M0/CrossNum_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            Drive/M0/state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.298ns  (logic 0.186ns (62.385%)  route 0.112ns (37.615%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y78         FDRE                         0.000     0.000 r  Drive/M0/CrossNum_reg/C
    SLICE_X32Y78         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  Drive/M0/CrossNum_reg/Q
                         net (fo=3, routed)           0.112     0.253    Drive/M0/out
    SLICE_X33Y78         LUT6 (Prop_lut6_I2_O)        0.045     0.298 r  Drive/M0/state[2]_i_1/O
                         net (fo=1, routed)           0.000     0.298    Drive/M0/state[2]
    SLICE_X33Y78         FDRE                                         r  Drive/M0/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Drive/PWM0/TC/TCR_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Drive/PWM0/TC/TCR_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.312ns  (logic 0.191ns (61.214%)  route 0.121ns (38.786%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y76         FDRE                         0.000     0.000 r  Drive/PWM0/TC/TCR_reg[1]/C
    SLICE_X36Y76         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  Drive/PWM0/TC/TCR_reg[1]/Q
                         net (fo=8, routed)           0.121     0.267    Drive/PWM0/TC/TCR[1]
    SLICE_X37Y76         LUT6 (Prop_lut6_I1_O)        0.045     0.312 r  Drive/PWM0/TC/TCR[5]_i_1/O
                         net (fo=1, routed)           0.000     0.312    Drive/PWM0/TC/p_0_in__0[5]
    SLICE_X37Y76         FDRE                                         r  Drive/PWM0/TC/TCR_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Drive/PWM0/CCB/CCRx_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Drive/PWM0/OutB/R_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.323ns  (logic 0.186ns (57.598%)  route 0.137ns (42.402%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y77         FDRE                         0.000     0.000 r  Drive/PWM0/CCB/CCRx_reg[5]/C
    SLICE_X36Y77         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Drive/PWM0/CCB/CCRx_reg[5]/Q
                         net (fo=1, routed)           0.137     0.278    Drive/PWM0/TC/R_reg[1]
    SLICE_X37Y77         LUT6 (Prop_lut6_I3_O)        0.045     0.323 r  Drive/PWM0/TC/R_i_1__0/O
                         net (fo=1, routed)           0.000     0.323    Drive/PWM0/OutB/R_reg_0
    SLICE_X37Y77         FDRE                                         r  Drive/PWM0/OutB/R_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Drive/M0/state_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Drive/M0/CrossNum_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.328ns  (logic 0.186ns (56.689%)  route 0.142ns (43.311%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y78         FDRE                         0.000     0.000 r  Drive/M0/state_reg[3]/C
    SLICE_X33Y78         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Drive/M0/state_reg[3]/Q
                         net (fo=11, routed)          0.142     0.283    Drive/M0/state_reg_n_0_[3]
    SLICE_X32Y78         LUT5 (Prop_lut5_I4_O)        0.045     0.328 r  Drive/M0/CrossNum_i_1/O
                         net (fo=1, routed)           0.000     0.328    Drive/M0/CrossNum_i_1_n_0
    SLICE_X32Y78         FDRE                                         r  Drive/M0/CrossNum_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Drive/PWM0/TC/TCR_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Drive/PWM0/OutA/R_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.330ns  (logic 0.191ns (57.800%)  route 0.139ns (42.200%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y76         FDRE                         0.000     0.000 r  Drive/PWM0/TC/TCR_reg[6]/C
    SLICE_X37Y76         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  Drive/PWM0/TC/TCR_reg[6]/Q
                         net (fo=4, routed)           0.139     0.285    Drive/PWM0/TC/TCR[6]
    SLICE_X37Y77         LUT6 (Prop_lut6_I0_O)        0.045     0.330 r  Drive/PWM0/TC/R_i_1/O
                         net (fo=1, routed)           0.000     0.330    Drive/PWM0/OutA/R_reg_0
    SLICE_X37Y77         FDRE                                         r  Drive/PWM0/OutA/R_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Station/matSys/controlServo_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            Station/WasherPWM/CCRServo_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.347ns  (logic 0.141ns (40.603%)  route 0.206ns (59.397%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y70         FDRE                         0.000     0.000 r  Station/matSys/controlServo_reg/C
    SLICE_X32Y70         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Station/matSys/controlServo_reg/Q
                         net (fo=3, routed)           0.206     0.347    Station/WasherPWM/controlServo
    SLICE_X32Y72         FDRE                                         r  Station/WasherPWM/CCRServo_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Station/matSys/divideCLK_reg[4]/C
                            (rising edge-triggered cell FDSE)
  Destination:            Station/matSys/internalCLK_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.347ns  (logic 0.186ns (53.549%)  route 0.161ns (46.451%))
  Logic Levels:           2  (FDSE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y79         FDSE                         0.000     0.000 r  Station/matSys/divideCLK_reg[4]/C
    SLICE_X28Y79         FDSE (Prop_fdse_C_Q)         0.141     0.141 r  Station/matSys/divideCLK_reg[4]/Q
                         net (fo=5, routed)           0.161     0.302    Station/matSys/divideCLK_reg[4]
    SLICE_X31Y79         LUT6 (Prop_lut6_I1_O)        0.045     0.347 r  Station/matSys/internalCLK_i_1/O
                         net (fo=1, routed)           0.000     0.347    Station/matSys/internalCLK_i_1_n_0
    SLICE_X31Y79         FDRE                                         r  Station/matSys/internalCLK_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Drive/overcurrentB/Enable_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            Drive/overcurrentB/Enable_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.353ns  (logic 0.186ns (52.660%)  route 0.167ns (47.340%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y82         FDRE                         0.000     0.000 r  Drive/overcurrentB/Enable_reg/C
    SLICE_X37Y82         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Drive/overcurrentB/Enable_reg/Q
                         net (fo=3, routed)           0.167     0.308    Drive/overcurrentB/Enable
    SLICE_X37Y82         LUT3 (Prop_lut3_I0_O)        0.045     0.353 r  Drive/overcurrentB/Enable_i_1__0/O
                         net (fo=1, routed)           0.000     0.353    Drive/overcurrentB/Enable_i_1__0_n_0
    SLICE_X37Y82         FDRE                                         r  Drive/overcurrentB/Enable_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Station/matSys/divideCLK_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Station/matSys/divideCLK_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.353ns  (logic 0.186ns (52.647%)  route 0.167ns (47.353%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y80         FDRE                         0.000     0.000 r  Station/matSys/divideCLK_reg[0]/C
    SLICE_X28Y80         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Station/matSys/divideCLK_reg[0]/Q
                         net (fo=8, routed)           0.167     0.308    Station/matSys/divideCLK_reg[0]
    SLICE_X28Y79         LUT6 (Prop_lut6_I2_O)        0.045     0.353 r  Station/matSys/divideCLK[5]_i_1/O
                         net (fo=1, routed)           0.000     0.353    Station/matSys/divideCLK[5]_i_1_n_0
    SLICE_X28Y79         FDSE                                         r  Station/matSys/divideCLK_reg[5]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Station/SSEGDriver0/decimalTemp_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.741ns  (logic 4.202ns (39.116%)  route 6.540ns (60.884%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.533     5.054    Station/SSEGDriver0/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y75         FDSE                                         r  Station/SSEGDriver0/decimalTemp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y75         FDSE (Prop_fdse_C_Q)         0.456     5.510 r  Station/SSEGDriver0/decimalTemp_reg[0]/Q
                         net (fo=8, routed)           1.290     6.800    Station/SSEGDriver0/decimalTemp_reg_n_0_[0]
    SLICE_X34Y75         LUT4 (Prop_lut4_I3_O)        0.124     6.924 f  Station/SSEGDriver0/seg_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.701     7.625    Station/SSEGDriver0/seg_OBUF[0]_inst_i_2_n_0
    SLICE_X35Y75         LUT5 (Prop_lut5_I1_O)        0.124     7.749 r  Station/SSEGDriver0/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.548    12.297    seg_OBUF[0]
    V7                   OBUF (Prop_obuf_I_O)         3.498    15.795 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.795    seg[0]
    V7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Station/SSEGDriver0/decimalTemp_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.681ns  (logic 4.239ns (39.690%)  route 6.442ns (60.310%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.533     5.054    Station/SSEGDriver0/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y75         FDSE                                         r  Station/SSEGDriver0/decimalTemp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y75         FDSE (Prop_fdse_C_Q)         0.456     5.510 r  Station/SSEGDriver0/decimalTemp_reg[1]/Q
                         net (fo=8, routed)           1.668     7.178    Station/SSEGDriver0/decimalTemp_reg_n_0_[1]
    SLICE_X31Y75         LUT6 (Prop_lut6_I0_O)        0.124     7.302 r  Station/SSEGDriver0/seg_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           0.473     7.775    Station/SSEGDriver0/seg_OBUF[5]_inst_i_2_n_0
    SLICE_X31Y75         LUT6 (Prop_lut6_I5_O)        0.124     7.899 r  Station/SSEGDriver0/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           4.300    12.199    seg_OBUF[5]
    U8                   OBUF (Prop_obuf_I_O)         3.535    15.735 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    15.735    seg[5]
    U8                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Station/SSEGDriver0/decimalTemp_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.584ns  (logic 4.373ns (41.321%)  route 6.211ns (58.679%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.533     5.054    Station/SSEGDriver0/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y75         FDSE                                         r  Station/SSEGDriver0/decimalTemp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y75         FDSE (Prop_fdse_C_Q)         0.419     5.473 r  Station/SSEGDriver0/decimalTemp_reg[4]/Q
                         net (fo=8, routed)           1.064     6.537    Station/SSEGDriver0/sel0[0]
    SLICE_X34Y76         LUT6 (Prop_lut6_I0_O)        0.299     6.836 r  Station/SSEGDriver0/seg_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.452     7.288    Station/SSEGDriver0/seg_OBUF[1]_inst_i_2_n_0
    SLICE_X34Y76         LUT6 (Prop_lut6_I0_O)        0.124     7.412 r  Station/SSEGDriver0/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.695    12.106    seg_OBUF[1]
    U7                   OBUF (Prop_obuf_I_O)         3.531    15.638 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.638    seg[1]
    U7                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Station/SSEGDriver0/decimalTemp_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.581ns  (logic 4.233ns (40.006%)  route 6.348ns (59.994%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.533     5.054    Station/SSEGDriver0/CLK100MHZ_IBUF_BUFG
    SLICE_X32Y75         FDSE                                         r  Station/SSEGDriver0/decimalTemp_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y75         FDSE (Prop_fdse_C_Q)         0.456     5.510 r  Station/SSEGDriver0/decimalTemp_reg[6]/Q
                         net (fo=8, routed)           1.212     6.721    Station/SSEGDriver0/sel0[2]
    SLICE_X32Y76         LUT6 (Prop_lut6_I1_O)        0.124     6.845 r  Station/SSEGDriver0/seg_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.658     7.504    Station/SSEGDriver0/seg_OBUF[6]_inst_i_2_n_0
    SLICE_X33Y76         LUT6 (Prop_lut6_I5_O)        0.124     7.628 r  Station/SSEGDriver0/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.478    12.106    seg_OBUF[6]
    W6                   OBUF (Prop_obuf_I_O)         3.529    15.635 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.635    seg[6]
    W6                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Station/SSEGDriver0/decimalTemp_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.429ns  (logic 4.498ns (43.125%)  route 5.932ns (56.875%))
  Logic Levels:           3  (LUT5=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.533     5.054    Station/SSEGDriver0/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y75         FDSE                                         r  Station/SSEGDriver0/decimalTemp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y75         FDSE (Prop_fdse_C_Q)         0.456     5.510 r  Station/SSEGDriver0/decimalTemp_reg[0]/Q
                         net (fo=8, routed)           1.644     7.154    Station/SSEGDriver0/decimalTemp_reg_n_0_[0]
    SLICE_X34Y74         LUT5 (Prop_lut5_I2_O)        0.124     7.278 r  Station/SSEGDriver0/seg_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.000     7.278    Station/SSEGDriver0/seg_OBUF[4]_inst_i_2_n_0
    SLICE_X34Y74         MUXF7 (Prop_muxf7_I0_O)      0.209     7.487 r  Station/SSEGDriver0/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           4.288    11.774    seg_OBUF[4]
    V8                   OBUF (Prop_obuf_I_O)         3.709    15.483 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    15.483    seg[4]
    V8                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Station/SSEGDriver0/decimalTemp_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.349ns  (logic 4.346ns (41.999%)  route 6.002ns (58.001%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.533     5.054    Station/SSEGDriver0/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y75         FDSE                                         r  Station/SSEGDriver0/decimalTemp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y75         FDSE (Prop_fdse_C_Q)         0.419     5.473 r  Station/SSEGDriver0/decimalTemp_reg[4]/Q
                         net (fo=8, routed)           1.203     6.676    Station/SSEGDriver0/sel0[0]
    SLICE_X34Y76         LUT6 (Prop_lut6_I4_O)        0.299     6.975 r  Station/SSEGDriver0/seg_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.282     7.257    Station/SSEGDriver0/seg_OBUF[2]_inst_i_3_n_0
    SLICE_X34Y76         LUT6 (Prop_lut6_I5_O)        0.124     7.381 r  Station/SSEGDriver0/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.518    11.898    seg_OBUF[2]
    V5                   OBUF (Prop_obuf_I_O)         3.504    15.403 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.403    seg[2]
    V5                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Station/SSEGDriver0/decimalTemp_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.144ns  (logic 4.650ns (45.836%)  route 5.495ns (54.164%))
  Logic Levels:           3  (LUT5=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.533     5.054    Station/SSEGDriver0/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y75         FDSE                                         r  Station/SSEGDriver0/decimalTemp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y75         FDSE (Prop_fdse_C_Q)         0.419     5.473 r  Station/SSEGDriver0/decimalTemp_reg[4]/Q
                         net (fo=8, routed)           1.386     6.859    Station/SSEGDriver0/sel0[0]
    SLICE_X34Y74         LUT5 (Prop_lut5_I3_O)        0.299     7.158 r  Station/SSEGDriver0/seg_OBUF[7]_inst_i_3/O
                         net (fo=1, routed)           0.000     7.158    Station/SSEGDriver0/seg_OBUF[7]_inst_i_3_n_0
    SLICE_X34Y74         MUXF7 (Prop_muxf7_I1_O)      0.247     7.405 r  Station/SSEGDriver0/seg_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           4.108    11.513    seg_OBUF[7]
    W7                   OBUF (Prop_obuf_I_O)         3.685    15.198 r  seg_OBUF[7]_inst/O
                         net (fo=0)                   0.000    15.198    seg[7]
    W7                                                                r  seg[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Station/SSEGDriver0/decimalTemp_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.129ns  (logic 4.362ns (43.064%)  route 5.767ns (56.936%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.533     5.054    Station/SSEGDriver0/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y75         FDSE                                         r  Station/SSEGDriver0/decimalTemp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y75         FDSE (Prop_fdse_C_Q)         0.419     5.473 r  Station/SSEGDriver0/decimalTemp_reg[4]/Q
                         net (fo=8, routed)           0.973     6.446    Station/SSEGDriver0/sel0[0]
    SLICE_X33Y74         LUT6 (Prop_lut6_I1_O)        0.299     6.745 r  Station/SSEGDriver0/seg_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.473     7.218    Station/SSEGDriver0/seg_OBUF[3]_inst_i_2_n_0
    SLICE_X33Y74         LUT6 (Prop_lut6_I0_O)        0.124     7.342 r  Station/SSEGDriver0/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.321    11.663    seg_OBUF[3]
    U5                   OBUF (Prop_obuf_I_O)         3.520    15.183 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.183    seg[3]
    U5                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Station/XADC0/xadc1/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Station/matSys/state_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.694ns  (logic 1.946ns (34.176%)  route 3.748ns (65.824%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.534     5.055    Station/XADC0/xadc1/dclk_in
    XADC_X0Y0            XADC                                         r  Station/XADC0/xadc1/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[6])
                                                      1.214     6.269 r  Station/XADC0/xadc1/inst/DO[6]
                         net (fo=4, routed)           1.165     7.434    Station/XADC0/do_out[1]
    SLICE_X30Y75         LUT6 (Prop_lut6_I5_O)        0.124     7.558 f  Station/XADC0/state[2]_i_8/O
                         net (fo=1, routed)           0.728     8.286    Station/XADC0/state[2]_i_8_n_0
    SLICE_X29Y75         LUT4 (Prop_lut4_I0_O)        0.152     8.438 f  Station/XADC0/state[2]_i_5/O
                         net (fo=2, routed)           1.055     9.493    Station/XADC0/state[2]_i_5_n_0
    SLICE_X29Y70         LUT6 (Prop_lut6_I4_O)        0.332     9.825 r  Station/XADC0/state[0]_i_2__0/O
                         net (fo=1, routed)           0.800    10.625    Station/matSys/state_reg[0]_0
    SLICE_X29Y68         LUT5 (Prop_lut5_I0_O)        0.124    10.749 r  Station/matSys/state[0]_i_1__0/O
                         net (fo=1, routed)           0.000    10.749    Station/matSys/p_0_in[0]
    SLICE_X29Y68         FDRE                                         r  Station/matSys/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Station/XADC0/xadc1/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Station/matSys/state_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.192ns  (logic 1.946ns (37.484%)  route 3.246ns (62.516%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.534     5.055    Station/XADC0/xadc1/dclk_in
    XADC_X0Y0            XADC                                         r  Station/XADC0/xadc1/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[6])
                                                      1.214     6.269 r  Station/XADC0/xadc1/inst/DO[6]
                         net (fo=4, routed)           1.165     7.434    Station/XADC0/do_out[1]
    SLICE_X30Y75         LUT6 (Prop_lut6_I5_O)        0.124     7.558 f  Station/XADC0/state[2]_i_8/O
                         net (fo=1, routed)           0.728     8.286    Station/XADC0/state[2]_i_8_n_0
    SLICE_X29Y75         LUT4 (Prop_lut4_I0_O)        0.152     8.438 f  Station/XADC0/state[2]_i_5/O
                         net (fo=2, routed)           0.888     9.326    Station/XADC0/state[2]_i_5_n_0
    SLICE_X29Y70         LUT6 (Prop_lut6_I5_O)        0.332     9.658 r  Station/XADC0/state[2]_i_2__0/O
                         net (fo=2, routed)           0.465    10.122    Station/matSys/state_reg[1]_0
    SLICE_X30Y68         LUT5 (Prop_lut5_I0_O)        0.124    10.246 r  Station/matSys/state[1]_i_1__0/O
                         net (fo=1, routed)           0.000    10.246    Station/matSys/p_0_in[1]
    SLICE_X30Y68         FDRE                                         r  Station/matSys/state_reg[1]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Station/XADC0/xadc1/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Station/matSys/state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.027ns  (logic 0.391ns (38.056%)  route 0.636ns (61.944%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.548     1.431    Station/XADC0/xadc1/dclk_in
    XADC_X0Y0            XADC                                         r  Station/XADC0/xadc1/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[11])
                                                      0.256     1.687 r  Station/XADC0/xadc1/inst/DO[11]
                         net (fo=5, routed)           0.223     1.911    Station/XADC0/do_out[6]
    SLICE_X29Y74         LUT6 (Prop_lut6_I1_O)        0.045     1.956 f  Station/XADC0/state[2]_i_3/O
                         net (fo=2, routed)           0.232     2.188    Station/XADC0/state[2]_i_3_n_0
    SLICE_X29Y70         LUT6 (Prop_lut6_I0_O)        0.045     2.233 f  Station/XADC0/state[2]_i_2__0/O
                         net (fo=2, routed)           0.181     2.414    Station/matSys/state_reg[1]_0
    SLICE_X30Y68         LUT5 (Prop_lut5_I0_O)        0.045     2.459 r  Station/matSys/state[2]_i_1__0/O
                         net (fo=1, routed)           0.000     2.459    Station/matSys/p_0_in[2]
    SLICE_X30Y68         FDRE                                         r  Station/matSys/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Station/XADC0/xadc1/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Station/matSys/state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.029ns  (logic 0.391ns (37.982%)  route 0.638ns (62.018%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.548     1.431    Station/XADC0/xadc1/dclk_in
    XADC_X0Y0            XADC                                         r  Station/XADC0/xadc1/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[11])
                                                      0.256     1.687 f  Station/XADC0/xadc1/inst/DO[11]
                         net (fo=5, routed)           0.223     1.911    Station/XADC0/do_out[6]
    SLICE_X29Y74         LUT6 (Prop_lut6_I1_O)        0.045     1.956 r  Station/XADC0/state[2]_i_3/O
                         net (fo=2, routed)           0.232     2.188    Station/XADC0/state[2]_i_3_n_0
    SLICE_X29Y70         LUT6 (Prop_lut6_I0_O)        0.045     2.233 r  Station/XADC0/state[2]_i_2__0/O
                         net (fo=2, routed)           0.183     2.416    Station/matSys/state_reg[1]_0
    SLICE_X30Y68         LUT5 (Prop_lut5_I0_O)        0.045     2.461 r  Station/matSys/state[1]_i_1__0/O
                         net (fo=1, routed)           0.000     2.461    Station/matSys/p_0_in[1]
    SLICE_X30Y68         FDRE                                         r  Station/matSys/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Station/XADC0/xadc1/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Station/matSys/state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.145ns  (logic 0.391ns (34.146%)  route 0.754ns (65.854%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.548     1.431    Station/XADC0/xadc1/dclk_in
    XADC_X0Y0            XADC                                         r  Station/XADC0/xadc1/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[8])
                                                      0.256     1.687 r  Station/XADC0/xadc1/inst/DO[8]
                         net (fo=5, routed)           0.214     1.901    Station/XADC0/do_out[3]
    SLICE_X29Y75         LUT4 (Prop_lut4_I3_O)        0.045     1.946 f  Station/XADC0/state[0]_i_3/O
                         net (fo=1, routed)           0.261     2.207    Station/XADC0/state[0]_i_3_n_0
    SLICE_X29Y70         LUT6 (Prop_lut6_I5_O)        0.045     2.252 r  Station/XADC0/state[0]_i_2__0/O
                         net (fo=1, routed)           0.279     2.531    Station/matSys/state_reg[0]_0
    SLICE_X29Y68         LUT5 (Prop_lut5_I0_O)        0.045     2.576 r  Station/matSys/state[0]_i_1__0/O
                         net (fo=1, routed)           0.000     2.576    Station/matSys/p_0_in[0]
    SLICE_X29Y68         FDRE                                         r  Station/matSys/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Station/SSEGDriver0/decimalTemp_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.105ns  (logic 1.463ns (47.123%)  route 1.642ns (52.877%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.548     1.431    Station/SSEGDriver0/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y75         FDSE                                         r  Station/SSEGDriver0/decimalTemp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y75         FDSE (Prop_fdse_C_Q)         0.128     1.559 r  Station/SSEGDriver0/decimalTemp_reg[4]/Q
                         net (fo=8, routed)           0.069     1.628    Station/SSEGDriver0/sel0[0]
    SLICE_X31Y75         LUT6 (Prop_lut6_I1_O)        0.099     1.727 r  Station/SSEGDriver0/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.572     3.300    seg_OBUF[5]
    U8                   OBUF (Prop_obuf_I_O)         1.236     4.536 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.536    seg[5]
    U8                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Station/SSEGDriver0/decimalTemp_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.187ns  (logic 1.536ns (48.190%)  route 1.651ns (51.810%))
  Logic Levels:           3  (LUT5=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.548     1.431    Station/SSEGDriver0/CLK100MHZ_IBUF_BUFG
    SLICE_X32Y74         FDSE                                         r  Station/SSEGDriver0/decimalTemp_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y74         FDSE (Prop_fdse_C_Q)         0.141     1.572 r  Station/SSEGDriver0/decimalTemp_reg[5]/Q
                         net (fo=8, routed)           0.164     1.736    Station/SSEGDriver0/sel0[1]
    SLICE_X34Y74         LUT5 (Prop_lut5_I1_O)        0.045     1.781 r  Station/SSEGDriver0/seg_OBUF[7]_inst_i_3/O
                         net (fo=1, routed)           0.000     1.781    Station/SSEGDriver0/seg_OBUF[7]_inst_i_3_n_0
    SLICE_X34Y74         MUXF7 (Prop_muxf7_I1_O)      0.075     1.856 r  Station/SSEGDriver0/seg_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           1.487     3.343    seg_OBUF[7]
    W7                   OBUF (Prop_obuf_I_O)         1.275     4.618 r  seg_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.618    seg[7]
    W7                                                                r  seg[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Station/SSEGDriver0/decimalTemp_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.218ns  (logic 1.407ns (43.714%)  route 1.811ns (56.286%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.548     1.431    Station/SSEGDriver0/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y75         FDSE                                         r  Station/SSEGDriver0/decimalTemp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y75         FDSE (Prop_fdse_C_Q)         0.141     1.572 r  Station/SSEGDriver0/decimalTemp_reg[1]/Q
                         net (fo=8, routed)           0.231     1.803    Station/SSEGDriver0/decimalTemp_reg_n_0_[1]
    SLICE_X33Y74         LUT6 (Prop_lut6_I1_O)        0.045     1.848 r  Station/SSEGDriver0/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.580     3.429    seg_OBUF[3]
    U5                   OBUF (Prop_obuf_I_O)         1.221     4.650 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.650    seg[3]
    U5                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Station/SSEGDriver0/decimalTemp_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.227ns  (logic 1.392ns (43.116%)  route 1.836ns (56.884%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.548     1.431    Station/SSEGDriver0/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y75         FDSE                                         r  Station/SSEGDriver0/decimalTemp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y75         FDSE (Prop_fdse_C_Q)         0.141     1.572 r  Station/SSEGDriver0/decimalTemp_reg[1]/Q
                         net (fo=8, routed)           0.171     1.744    Station/SSEGDriver0/decimalTemp_reg_n_0_[1]
    SLICE_X34Y76         LUT6 (Prop_lut6_I0_O)        0.045     1.789 r  Station/SSEGDriver0/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.665     3.453    seg_OBUF[2]
    V5                   OBUF (Prop_obuf_I_O)         1.206     4.659 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.659    seg[2]
    V5                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Station/SSEGDriver0/decimalTemp_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.268ns  (logic 1.549ns (47.413%)  route 1.718ns (52.587%))
  Logic Levels:           3  (LUT5=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.548     1.431    Station/SSEGDriver0/CLK100MHZ_IBUF_BUFG
    SLICE_X32Y74         FDSE                                         r  Station/SSEGDriver0/decimalTemp_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y74         FDSE (Prop_fdse_C_Q)         0.141     1.572 r  Station/SSEGDriver0/decimalTemp_reg[5]/Q
                         net (fo=8, routed)           0.166     1.738    Station/SSEGDriver0/sel0[1]
    SLICE_X34Y74         LUT5 (Prop_lut5_I3_O)        0.045     1.783 r  Station/SSEGDriver0/seg_OBUF[4]_inst_i_3/O
                         net (fo=1, routed)           0.000     1.783    Station/SSEGDriver0/seg_OBUF[4]_inst_i_3_n_0
    SLICE_X34Y74         MUXF7 (Prop_muxf7_I1_O)      0.064     1.847 r  Station/SSEGDriver0/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.553     3.400    seg_OBUF[4]
    V8                   OBUF (Prop_obuf_I_O)         1.299     4.699 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.699    seg[4]
    V8                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Station/SSEGDriver0/decimalTemp_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.286ns  (logic 1.385ns (42.141%)  route 1.901ns (57.859%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.548     1.431    Station/SSEGDriver0/CLK100MHZ_IBUF_BUFG
    SLICE_X32Y75         FDSE                                         r  Station/SSEGDriver0/decimalTemp_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y75         FDSE (Prop_fdse_C_Q)         0.141     1.572 f  Station/SSEGDriver0/decimalTemp_reg[7]/Q
                         net (fo=8, routed)           0.213     1.785    Station/SSEGDriver0/sel0[3]
    SLICE_X35Y75         LUT5 (Prop_lut5_I3_O)        0.045     1.830 r  Station/SSEGDriver0/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.688     3.518    seg_OBUF[0]
    V7                   OBUF (Prop_obuf_I_O)         1.199     4.717 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.717    seg[0]
    V7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Station/SSEGDriver0/decimalTemp_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.362ns  (logic 1.416ns (42.120%)  route 1.946ns (57.880%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.548     1.431    Station/SSEGDriver0/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y75         FDSE                                         r  Station/SSEGDriver0/decimalTemp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y75         FDSE (Prop_fdse_C_Q)         0.141     1.572 r  Station/SSEGDriver0/decimalTemp_reg[0]/Q
                         net (fo=8, routed)           0.267     1.839    Station/SSEGDriver0/decimalTemp_reg_n_0_[0]
    SLICE_X33Y76         LUT6 (Prop_lut6_I4_O)        0.045     1.884 r  Station/SSEGDriver0/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.679     3.563    seg_OBUF[6]
    W6                   OBUF (Prop_obuf_I_O)         1.230     4.793 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.793    seg[6]
    W6                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Station/matSys/correctStation_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            Station/SSEGDriver0/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.814ns  (logic 0.794ns (43.779%)  route 1.020ns (56.221%))
  Logic Levels:           3  (FDRE=1 LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y69         FDRE                         0.000     0.000 r  Station/matSys/correctStation_reg/C
    SLICE_X32Y69         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Station/matSys/correctStation_reg/Q
                         net (fo=10, routed)          1.020     1.476    Station/XADC0/out
    SLICE_X30Y73         LUT6 (Prop_lut6_I0_O)        0.124     1.600 r  Station/XADC0/FSM_sequential_state[0]_i_3/O
                         net (fo=1, routed)           0.000     1.600    Station/SSEGDriver0/FSM_sequential_state_reg[0]_0
    SLICE_X30Y73         MUXF7 (Prop_muxf7_I1_O)      0.214     1.814 r  Station/SSEGDriver0/FSM_sequential_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.814    Station/SSEGDriver0/state__0[0]
    SLICE_X30Y73         FDRE                                         r  Station/SSEGDriver0/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.420     4.761    Station/SSEGDriver0/CLK100MHZ_IBUF_BUFG
    SLICE_X30Y73         FDRE                                         r  Station/SSEGDriver0/FSM_sequential_state_reg[0]/C

Slack:                    inf
  Source:                 Station/matSys/correctStation_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            Station/SSEGDriver0/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.749ns  (logic 0.580ns (33.169%)  route 1.169ns (66.831%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y69         FDRE                         0.000     0.000 r  Station/matSys/correctStation_reg/C
    SLICE_X32Y69         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Station/matSys/correctStation_reg/Q
                         net (fo=10, routed)          1.169     1.625    Station/SSEGDriver0/out
    SLICE_X30Y73         LUT3 (Prop_lut3_I1_O)        0.124     1.749 r  Station/SSEGDriver0/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.749    Station/SSEGDriver0/state__0[1]
    SLICE_X30Y73         FDRE                                         r  Station/SSEGDriver0/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.420     4.761    Station/SSEGDriver0/CLK100MHZ_IBUF_BUFG
    SLICE_X30Y73         FDRE                                         r  Station/SSEGDriver0/FSM_sequential_state_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Station/matSys/correctStation_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            Station/SSEGDriver0/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.638ns  (logic 0.248ns (38.893%)  route 0.390ns (61.107%))
  Logic Levels:           3  (FDRE=1 LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y69         FDRE                         0.000     0.000 r  Station/matSys/correctStation_reg/C
    SLICE_X32Y69         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Station/matSys/correctStation_reg/Q
                         net (fo=10, routed)          0.390     0.531    Station/SSEGDriver0/out
    SLICE_X30Y73         LUT6 (Prop_lut6_I5_O)        0.045     0.576 r  Station/SSEGDriver0/FSM_sequential_state[0]_i_2/O
                         net (fo=1, routed)           0.000     0.576    Station/SSEGDriver0/FSM_sequential_state[0]_i_2_n_0
    SLICE_X30Y73         MUXF7 (Prop_muxf7_I0_O)      0.062     0.638 r  Station/SSEGDriver0/FSM_sequential_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.638    Station/SSEGDriver0/state__0[0]
    SLICE_X30Y73         FDRE                                         r  Station/SSEGDriver0/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.814     1.942    Station/SSEGDriver0/CLK100MHZ_IBUF_BUFG
    SLICE_X30Y73         FDRE                                         r  Station/SSEGDriver0/FSM_sequential_state_reg[0]/C

Slack:                    inf
  Source:                 Station/matSys/correctStation_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            Station/SSEGDriver0/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.638ns  (logic 0.186ns (29.170%)  route 0.452ns (70.830%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y69         FDRE                         0.000     0.000 r  Station/matSys/correctStation_reg/C
    SLICE_X32Y69         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Station/matSys/correctStation_reg/Q
                         net (fo=10, routed)          0.452     0.593    Station/SSEGDriver0/out
    SLICE_X30Y73         LUT3 (Prop_lut3_I1_O)        0.045     0.638 r  Station/SSEGDriver0/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.638    Station/SSEGDriver0/state__0[1]
    SLICE_X30Y73         FDRE                                         r  Station/SSEGDriver0/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.814     1.942    Station/SSEGDriver0/CLK100MHZ_IBUF_BUFG
    SLICE_X30Y73         FDRE                                         r  Station/SSEGDriver0/FSM_sequential_state_reg[1]/C





