{
	"author": [
		"Luc Burgun",
		"N. Dictus",
		"Alain Greiner",
		"E. Pradho",
		"C. Sarwary"
	],
	"booktitle": "Proceedings of the European Conference on Design Automation (EDAC), European Test Conference (ETC) and the European Event in ASIC Design (EUROASIC)",
	"booktitleshort": "EDAC-ETC-EUROASIC",
	"crossref": "conf/eurodac/1994edac",
	"dblpkey": "conf/eurodac/BurgunDGPS94",
	"pages": "669",
	"publisher": "IEEE Computer Society",
	"publishershort": "IEEE CS",
	"stemmed": [
		"multilevel",
		"logic",
		"synthesi",
		"of",
		"veri",
		"high",
		"complex",
		"circuit"
	],
	"tag": [
		"complexity",
		"logic",
		"multi",
		"synthesis"
	],
	"title": "Multilevel Logic Synthesis of Very High Complexity Circuits",
	"type": "inproceedings",
	"venue": "DATE",
	"year": 1994
}