; ModuleID = '/llk/IR_all_yes/sound/soc/sprd/sprd-mcdt.c_pt.bc'
source_filename = "../sound/soc/sprd/sprd-mcdt.c"
target datalayout = "E-m:e-p:32:32-Fi8-i64:64-v128:64:128-a:0:32-n32-S64"
target triple = "armebv6k-unknown-linux-gnueabi"

module asm ".syntax unified"
module asm "\09.section \22___kcrctab_gpl+sprd_mcdt_chan_write\22, \22a\22\09"
module asm "\09.weak\09__crc_sprd_mcdt_chan_write\09\09\09\09"
module asm "\09.long\09__crc_sprd_mcdt_chan_write\09\09\09\09"
module asm "\09.previous\09\09\09\09\09"
module asm "\09.section \22__ksymtab_strings\22,\22aMS\22,%progbits,1\09"
module asm "__kstrtab_sprd_mcdt_chan_write:\09\09\09\09\09"
module asm "\09.asciz \09\22sprd_mcdt_chan_write\22\09\09\09\09\09"
module asm "__kstrtabns_sprd_mcdt_chan_write:\09\09\09\09\09"
module asm "\09.asciz \09\22\22\09\09\09\09\09"
module asm "\09.previous\09\09\09\09\09\09"
module asm "\09.section \22___kcrctab_gpl+sprd_mcdt_chan_read\22, \22a\22\09"
module asm "\09.weak\09__crc_sprd_mcdt_chan_read\09\09\09\09"
module asm "\09.long\09__crc_sprd_mcdt_chan_read\09\09\09\09"
module asm "\09.previous\09\09\09\09\09"
module asm "\09.section \22__ksymtab_strings\22,\22aMS\22,%progbits,1\09"
module asm "__kstrtab_sprd_mcdt_chan_read:\09\09\09\09\09"
module asm "\09.asciz \09\22sprd_mcdt_chan_read\22\09\09\09\09\09"
module asm "__kstrtabns_sprd_mcdt_chan_read:\09\09\09\09\09"
module asm "\09.asciz \09\22\22\09\09\09\09\09"
module asm "\09.previous\09\09\09\09\09\09"
module asm "\09.section \22___kcrctab_gpl+sprd_mcdt_chan_int_enable\22, \22a\22\09"
module asm "\09.weak\09__crc_sprd_mcdt_chan_int_enable\09\09\09\09"
module asm "\09.long\09__crc_sprd_mcdt_chan_int_enable\09\09\09\09"
module asm "\09.previous\09\09\09\09\09"
module asm "\09.section \22__ksymtab_strings\22,\22aMS\22,%progbits,1\09"
module asm "__kstrtab_sprd_mcdt_chan_int_enable:\09\09\09\09\09"
module asm "\09.asciz \09\22sprd_mcdt_chan_int_enable\22\09\09\09\09\09"
module asm "__kstrtabns_sprd_mcdt_chan_int_enable:\09\09\09\09\09"
module asm "\09.asciz \09\22\22\09\09\09\09\09"
module asm "\09.previous\09\09\09\09\09\09"
module asm "\09.section \22___kcrctab_gpl+sprd_mcdt_chan_int_disable\22, \22a\22\09"
module asm "\09.weak\09__crc_sprd_mcdt_chan_int_disable\09\09\09\09"
module asm "\09.long\09__crc_sprd_mcdt_chan_int_disable\09\09\09\09"
module asm "\09.previous\09\09\09\09\09"
module asm "\09.section \22__ksymtab_strings\22,\22aMS\22,%progbits,1\09"
module asm "__kstrtab_sprd_mcdt_chan_int_disable:\09\09\09\09\09"
module asm "\09.asciz \09\22sprd_mcdt_chan_int_disable\22\09\09\09\09\09"
module asm "__kstrtabns_sprd_mcdt_chan_int_disable:\09\09\09\09\09"
module asm "\09.asciz \09\22\22\09\09\09\09\09"
module asm "\09.previous\09\09\09\09\09\09"
module asm "\09.section \22___kcrctab_gpl+sprd_mcdt_chan_dma_enable\22, \22a\22\09"
module asm "\09.weak\09__crc_sprd_mcdt_chan_dma_enable\09\09\09\09"
module asm "\09.long\09__crc_sprd_mcdt_chan_dma_enable\09\09\09\09"
module asm "\09.previous\09\09\09\09\09"
module asm "\09.section \22__ksymtab_strings\22,\22aMS\22,%progbits,1\09"
module asm "__kstrtab_sprd_mcdt_chan_dma_enable:\09\09\09\09\09"
module asm "\09.asciz \09\22sprd_mcdt_chan_dma_enable\22\09\09\09\09\09"
module asm "__kstrtabns_sprd_mcdt_chan_dma_enable:\09\09\09\09\09"
module asm "\09.asciz \09\22\22\09\09\09\09\09"
module asm "\09.previous\09\09\09\09\09\09"
module asm "\09.section \22___kcrctab_gpl+sprd_mcdt_chan_dma_disable\22, \22a\22\09"
module asm "\09.weak\09__crc_sprd_mcdt_chan_dma_disable\09\09\09\09"
module asm "\09.long\09__crc_sprd_mcdt_chan_dma_disable\09\09\09\09"
module asm "\09.previous\09\09\09\09\09"
module asm "\09.section \22__ksymtab_strings\22,\22aMS\22,%progbits,1\09"
module asm "__kstrtab_sprd_mcdt_chan_dma_disable:\09\09\09\09\09"
module asm "\09.asciz \09\22sprd_mcdt_chan_dma_disable\22\09\09\09\09\09"
module asm "__kstrtabns_sprd_mcdt_chan_dma_disable:\09\09\09\09\09"
module asm "\09.asciz \09\22\22\09\09\09\09\09"
module asm "\09.previous\09\09\09\09\09\09"
module asm "\09.section \22___kcrctab_gpl+sprd_mcdt_request_chan\22, \22a\22\09"
module asm "\09.weak\09__crc_sprd_mcdt_request_chan\09\09\09\09"
module asm "\09.long\09__crc_sprd_mcdt_request_chan\09\09\09\09"
module asm "\09.previous\09\09\09\09\09"
module asm "\09.section \22__ksymtab_strings\22,\22aMS\22,%progbits,1\09"
module asm "__kstrtab_sprd_mcdt_request_chan:\09\09\09\09\09"
module asm "\09.asciz \09\22sprd_mcdt_request_chan\22\09\09\09\09\09"
module asm "__kstrtabns_sprd_mcdt_request_chan:\09\09\09\09\09"
module asm "\09.asciz \09\22\22\09\09\09\09\09"
module asm "\09.previous\09\09\09\09\09\09"
module asm "\09.section \22___kcrctab_gpl+sprd_mcdt_free_chan\22, \22a\22\09"
module asm "\09.weak\09__crc_sprd_mcdt_free_chan\09\09\09\09"
module asm "\09.long\09__crc_sprd_mcdt_free_chan\09\09\09\09"
module asm "\09.previous\09\09\09\09\09"
module asm "\09.section \22__ksymtab_strings\22,\22aMS\22,%progbits,1\09"
module asm "__kstrtab_sprd_mcdt_free_chan:\09\09\09\09\09"
module asm "\09.asciz \09\22sprd_mcdt_free_chan\22\09\09\09\09\09"
module asm "__kstrtabns_sprd_mcdt_free_chan:\09\09\09\09\09"
module asm "\09.asciz \09\22\22\09\09\09\09\09"
module asm "\09.previous\09\09\09\09\09\09"

%struct.pi_entry = type { ptr, ptr, ptr, i32, ptr, ptr }
%struct.kernel_symbol = type { i32, ptr, ptr }
%struct.mutex = type { %struct.atomic_t, %struct.raw_spinlock, %struct.optimistic_spin_queue, %struct.list_head, ptr, %struct.lockdep_map }
%struct.atomic_t = type { i32 }
%struct.raw_spinlock = type { %struct.arch_spinlock_t, i32, i32, ptr, %struct.lockdep_map }
%struct.arch_spinlock_t = type { %union.anon.1 }
%union.anon.1 = type { i32 }
%struct.optimistic_spin_queue = type { %struct.atomic_t }
%struct.list_head = type { ptr, ptr }
%struct.lockdep_map = type { ptr, [2 x ptr], ptr, i8, i8, i8, i32, i32 }
%struct.platform_driver = type { ptr, ptr, ptr, ptr, ptr, %struct.device_driver, ptr, i8 }
%struct.device_driver = type { ptr, ptr, ptr, ptr, i8, i32, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr }
%struct.of_device_id = type { [32 x i8], [32 x i8], [128 x i8], ptr }
%struct.lock_class_key = type { %union.anon }
%union.anon = type { %struct.hlist_node }
%struct.hlist_node = type { ptr, ptr }
%struct.sprd_mcdt_dev = type { ptr, ptr, %struct.spinlock, [20 x %struct.sprd_mcdt_chan] }
%struct.spinlock = type { %union.anon.0 }
%union.anon.0 = type { %struct.raw_spinlock }
%struct.sprd_mcdt_chan = type { ptr, i8, i32, i32, i32, ptr, i8, i8, %struct.list_head }
%struct.platform_device = type { ptr, i32, i8, %struct.device, i64, %struct.device_dma_parameters, i32, ptr, ptr, ptr, ptr, %struct.pdev_archdata }
%struct.device = type { %struct.kobject, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, %struct.mutex, %struct.mutex, %struct.dev_links_info, %struct.dev_pm_info, ptr, ptr, ptr, %struct.dev_msi_info, ptr, ptr, i64, i64, ptr, ptr, %struct.list_head, ptr, ptr, %struct.dev_archdata, ptr, ptr, i32, i32, %struct.spinlock, %struct.list_head, ptr, ptr, ptr, ptr, ptr, i32, i8 }
%struct.kobject = type { ptr, %struct.list_head, ptr, ptr, ptr, ptr, %struct.kref, %struct.delayed_work, i8 }
%struct.kref = type { %struct.refcount_struct }
%struct.refcount_struct = type { %struct.atomic_t }
%struct.delayed_work = type { %struct.work_struct, %struct.timer_list, ptr, i32 }
%struct.work_struct = type { %struct.atomic_t, %struct.list_head, ptr, %struct.lockdep_map }
%struct.timer_list = type { %struct.hlist_node, i32, ptr, i32, %struct.lockdep_map }
%struct.dev_links_info = type { %struct.list_head, %struct.list_head, %struct.list_head, i32 }
%struct.dev_pm_info = type { %struct.pm_message, i16, i32, %struct.spinlock, %struct.list_head, %struct.completion, ptr, i8, %struct.hrtimer, i64, %struct.work_struct, %struct.wait_queue_head, ptr, %struct.atomic_t, %struct.atomic_t, i16, i32, i32, i32, i32, i32, i32, i64, i64, i64, i64, ptr, ptr, ptr }
%struct.pm_message = type { i32 }
%struct.completion = type { i32, %struct.swait_queue_head }
%struct.swait_queue_head = type { %struct.raw_spinlock, %struct.list_head }
%struct.hrtimer = type { %struct.timerqueue_node, i64, ptr, ptr, i8, i8, i8, i8 }
%struct.timerqueue_node = type { %struct.rb_node, i64 }
%struct.rb_node = type { i32, ptr, ptr }
%struct.wait_queue_head = type { %struct.spinlock, %struct.list_head }
%struct.dev_msi_info = type { ptr, ptr }
%struct.dev_archdata = type { ptr, i8 }
%struct.device_dma_parameters = type { i32, i32, i32 }
%struct.pdev_archdata = type { ptr }
%struct.sprd_mcdt_chan_callback = type { ptr, ptr }

@sprd_mcdt_chan_write._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str, ptr @.str.1, ptr @.str.2, i32 580, ptr @.str.3, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str = internal constant { [42 x i8], [54 x i8] } { [42 x i8] c"Can not write data when DMA mode enabled\0A\00", [54 x i8] zeroinitializer }, align 32
@.str.1 = internal constant { [21 x i8], [43 x i8] } { [21 x i8] c"sprd_mcdt_chan_write\00", [43 x i8] zeroinitializer }, align 32
@.str.2 = internal constant { [27 x i8], [37 x i8] } { [27 x i8] c"sound/soc/sprd/sprd-mcdt.c\00", [37 x i8] zeroinitializer }, align 32
@.str.3 = internal constant { [3 x i8], [29 x i8] } { [3 x i8] c"\013\00", [29 x i8] zeroinitializer }, align 32
@.str.4 = internal constant { [8 x i8], [24 x i8] } { [8 x i8] c"%s %s: \00", [24 x i8] zeroinitializer }, align 32
@sprd_mcdt_chan_write._entry_ptr = internal global ptr @sprd_mcdt_chan_write._entry, section ".printk_index", align 4
@sprd_mcdt_chan_write._entry.5 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.6, ptr @.str.1, ptr @.str.2, i32 586, ptr @.str.3, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.6 = internal constant { [26 x i8], [38 x i8] } { [26 x i8] c"Channel fifo is full now\0A\00", [38 x i8] zeroinitializer }, align 32
@sprd_mcdt_chan_write._entry_ptr.7 = internal global ptr @sprd_mcdt_chan_write._entry.5, section ".printk_index", align 4
@sprd_mcdt_chan_write._entry.8 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.9, ptr @.str.1, ptr @.str.2, i32 594, ptr @.str.3, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.9 = internal constant { [50 x i8], [46 x i8] } { [50 x i8] c"Data size is larger than the available fifo size\0A\00", [46 x i8] zeroinitializer }, align 32
@sprd_mcdt_chan_write._entry_ptr.10 = internal global ptr @sprd_mcdt_chan_write._entry.8, section ".printk_index", align 4
@__kstrtab_sprd_mcdt_chan_write = external dso_local constant [0 x i8], align 1
@__kstrtabns_sprd_mcdt_chan_write = external dso_local constant [0 x i8], align 1
@__ksymtab_sprd_mcdt_chan_write = internal constant %struct.kernel_symbol { i32 ptrtoint (ptr @sprd_mcdt_chan_write to i32), ptr @__kstrtab_sprd_mcdt_chan_write, ptr @__kstrtabns_sprd_mcdt_chan_write }, section "___ksymtab_gpl+sprd_mcdt_chan_write", align 4
@sprd_mcdt_chan_read._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.11, ptr @.str.12, ptr @.str.2, i32 630, ptr @.str.3, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.11 = internal constant { [41 x i8], [55 x i8] } { [41 x i8] c"Can not read data when DMA mode enabled\0A\00", [55 x i8] zeroinitializer }, align 32
@.str.12 = internal constant { [20 x i8], [44 x i8] } { [20 x i8] c"sprd_mcdt_chan_read\00", [44 x i8] zeroinitializer }, align 32
@sprd_mcdt_chan_read._entry_ptr = internal global ptr @sprd_mcdt_chan_read._entry, section ".printk_index", align 4
@sprd_mcdt_chan_read._entry.13 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.14, ptr @.str.12, ptr @.str.2, i32 636, ptr @.str.3, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.14 = internal constant { [23 x i8], [41 x i8] } { [23 x i8] c"Channel fifo is empty\0A\00", [41 x i8] zeroinitializer }, align 32
@sprd_mcdt_chan_read._entry_ptr.15 = internal global ptr @sprd_mcdt_chan_read._entry.13, section ".printk_index", align 4
@__kstrtab_sprd_mcdt_chan_read = external dso_local constant [0 x i8], align 1
@__kstrtabns_sprd_mcdt_chan_read = external dso_local constant [0 x i8], align 1
@__ksymtab_sprd_mcdt_chan_read = internal constant %struct.kernel_symbol { i32 ptrtoint (ptr @sprd_mcdt_chan_read to i32), ptr @__kstrtab_sprd_mcdt_chan_read, ptr @__kstrtabns_sprd_mcdt_chan_read }, section "___ksymtab_gpl+sprd_mcdt_chan_read", align 4
@sprd_mcdt_chan_int_enable._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.16, ptr @.str.17, ptr @.str.2, i32 681, ptr @.str.3, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.16 = internal constant { [31 x i8], [33 x i8] } { [31 x i8] c"Failed to set interrupt mode.\0A\00", [33 x i8] zeroinitializer }, align 32
@.str.17 = internal constant { [26 x i8], [38 x i8] } { [26 x i8] c"sprd_mcdt_chan_int_enable\00", [38 x i8] zeroinitializer }, align 32
@sprd_mcdt_chan_int_enable._entry_ptr = internal global ptr @sprd_mcdt_chan_int_enable._entry, section ".printk_index", align 4
@sprd_mcdt_chan_int_enable._entry.18 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.19, ptr @.str.17, ptr @.str.2, i32 706, ptr @.str.3, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.19 = internal constant { [26 x i8], [38 x i8] } { [26 x i8] c"Unsupported channel type\0A\00", [38 x i8] zeroinitializer }, align 32
@sprd_mcdt_chan_int_enable._entry_ptr.20 = internal global ptr @sprd_mcdt_chan_int_enable._entry.18, section ".printk_index", align 4
@__kstrtab_sprd_mcdt_chan_int_enable = external dso_local constant [0 x i8], align 1
@__kstrtabns_sprd_mcdt_chan_int_enable = external dso_local constant [0 x i8], align 1
@__ksymtab_sprd_mcdt_chan_int_enable = internal constant %struct.kernel_symbol { i32 ptrtoint (ptr @sprd_mcdt_chan_int_enable to i32), ptr @__kstrtab_sprd_mcdt_chan_int_enable, ptr @__kstrtabns_sprd_mcdt_chan_int_enable }, section "___ksymtab_gpl+sprd_mcdt_chan_int_enable", align 4
@__kstrtab_sprd_mcdt_chan_int_disable = external dso_local constant [0 x i8], align 1
@__kstrtabns_sprd_mcdt_chan_int_disable = external dso_local constant [0 x i8], align 1
@__ksymtab_sprd_mcdt_chan_int_disable = internal constant %struct.kernel_symbol { i32 ptrtoint (ptr @sprd_mcdt_chan_int_disable to i32), ptr @__kstrtab_sprd_mcdt_chan_int_disable, ptr @__kstrtabns_sprd_mcdt_chan_int_disable }, section "___ksymtab_gpl+sprd_mcdt_chan_int_disable", align 4
@sprd_mcdt_chan_dma_enable._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.21, ptr @.str.22, ptr @.str.2, i32 785, ptr @.str.3, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.21 = internal constant { [24 x i8], [40 x i8] } { [24 x i8] c"Failed to set DMA mode\0A\00", [40 x i8] zeroinitializer }, align 32
@.str.22 = internal constant { [26 x i8], [38 x i8] } { [26 x i8] c"sprd_mcdt_chan_dma_enable\00", [38 x i8] zeroinitializer }, align 32
@sprd_mcdt_chan_dma_enable._entry_ptr = internal global ptr @sprd_mcdt_chan_dma_enable._entry, section ".printk_index", align 4
@sprd_mcdt_chan_dma_enable._entry.23 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.19, ptr @.str.22, ptr @.str.2, i32 810, ptr @.str.3, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@sprd_mcdt_chan_dma_enable._entry_ptr.24 = internal global ptr @sprd_mcdt_chan_dma_enable._entry.23, section ".printk_index", align 4
@__kstrtab_sprd_mcdt_chan_dma_enable = external dso_local constant [0 x i8], align 1
@__kstrtabns_sprd_mcdt_chan_dma_enable = external dso_local constant [0 x i8], align 1
@__ksymtab_sprd_mcdt_chan_dma_enable = internal constant %struct.kernel_symbol { i32 ptrtoint (ptr @sprd_mcdt_chan_dma_enable to i32), ptr @__kstrtab_sprd_mcdt_chan_dma_enable, ptr @__kstrtabns_sprd_mcdt_chan_dma_enable }, section "___ksymtab_gpl+sprd_mcdt_chan_dma_enable", align 4
@__kstrtab_sprd_mcdt_chan_dma_disable = external dso_local constant [0 x i8], align 1
@__kstrtabns_sprd_mcdt_chan_dma_disable = external dso_local constant [0 x i8], align 1
@__ksymtab_sprd_mcdt_chan_dma_disable = internal constant %struct.kernel_symbol { i32 ptrtoint (ptr @sprd_mcdt_chan_dma_disable to i32), ptr @__kstrtab_sprd_mcdt_chan_dma_disable, ptr @__kstrtabns_sprd_mcdt_chan_dma_disable }, section "___ksymtab_gpl+sprd_mcdt_chan_dma_disable", align 4
@sprd_mcdt_list_mutex = internal global { %struct.mutex, [36 x i8] } { %struct.mutex { %struct.atomic_t zeroinitializer, %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str.25, i8 0, i8 2, i8 0, i32 0, i32 0 } }, %struct.optimistic_spin_queue zeroinitializer, %struct.list_head { ptr getelementptr (i8, ptr @sprd_mcdt_list_mutex, i64 52), ptr getelementptr (i8, ptr @sprd_mcdt_list_mutex, i64 52) }, ptr @sprd_mcdt_list_mutex, %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str.26, i8 0, i8 4, i8 0, i32 0, i32 0 } }, [36 x i8] zeroinitializer }, align 32
@sprd_mcdt_chan_list = internal global { %struct.list_head, [24 x i8] } { %struct.list_head { ptr @sprd_mcdt_chan_list, ptr @sprd_mcdt_chan_list }, [24 x i8] zeroinitializer }, align 32
@__kstrtab_sprd_mcdt_request_chan = external dso_local constant [0 x i8], align 1
@__kstrtabns_sprd_mcdt_request_chan = external dso_local constant [0 x i8], align 1
@__ksymtab_sprd_mcdt_request_chan = internal constant %struct.kernel_symbol { i32 ptrtoint (ptr @sprd_mcdt_request_chan to i32), ptr @__kstrtab_sprd_mcdt_request_chan, ptr @__kstrtabns_sprd_mcdt_request_chan }, section "___ksymtab_gpl+sprd_mcdt_request_chan", align 4
@__kstrtab_sprd_mcdt_free_chan = external dso_local constant [0 x i8], align 1
@__kstrtabns_sprd_mcdt_free_chan = external dso_local constant [0 x i8], align 1
@__ksymtab_sprd_mcdt_free_chan = internal constant %struct.kernel_symbol { i32 ptrtoint (ptr @sprd_mcdt_free_chan to i32), ptr @__kstrtab_sprd_mcdt_free_chan, ptr @__kstrtabns_sprd_mcdt_free_chan }, section "___ksymtab_gpl+sprd_mcdt_free_chan", align 4
@__initcall__kmod_sprd_mcdt__187_1005_sprd_mcdt_driver_init6 = internal global ptr @sprd_mcdt_driver_init, section ".initcall6.init", align 4
@sprd_mcdt_driver = internal global { %struct.platform_driver, [56 x i8] } { %struct.platform_driver { ptr @sprd_mcdt_probe, ptr @sprd_mcdt_remove, ptr null, ptr null, ptr null, %struct.device_driver { ptr @.str.27, ptr null, ptr null, ptr null, i8 0, i32 0, ptr @sprd_mcdt_of_match, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null }, ptr null, i8 0 }, [56 x i8] zeroinitializer }, align 32
@__exitcall_sprd_mcdt_driver_exit = internal global ptr @sprd_mcdt_driver_exit, section ".exitcall.exit", align 4
@__UNIQUE_ID_description188 = internal constant [68 x i8] c"sprd_mcdt.description=Spreadtrum Multi-Channel Data Transfer Driver\00", section ".modinfo", align 1
@__UNIQUE_ID_file189 = internal constant [40 x i8] c"sprd_mcdt.file=sound/soc/sprd/sprd-mcdt\00", section ".modinfo", align 1
@__UNIQUE_ID_license190 = internal constant [25 x i8] c"sprd_mcdt.license=GPL v2\00", section ".modinfo", align 1
@.str.25 = internal constant { [31 x i8], [33 x i8] } { [31 x i8] c"sprd_mcdt_list_mutex.wait_lock\00", [33 x i8] zeroinitializer }, align 32
@.str.26 = internal constant { [21 x i8], [43 x i8] } { [21 x i8] c"sprd_mcdt_list_mutex\00", [43 x i8] zeroinitializer }, align 32
@.str.27 = internal constant { [10 x i8], [22 x i8] } { [10 x i8] c"sprd-mcdt\00", [22 x i8] zeroinitializer }, align 32
@sprd_mcdt_of_match = internal constant { [2 x %struct.of_device_id], [120 x i8] } { [2 x %struct.of_device_id] [%struct.of_device_id { [32 x i8] zeroinitializer, [32 x i8] zeroinitializer, [128 x i8] c"sprd,sc9860-mcdt\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00", ptr null }, %struct.of_device_id zeroinitializer], [120 x i8] zeroinitializer }, align 32
@sprd_mcdt_probe.__key = internal global { %struct.lock_class_key, [24 x i8] } zeroinitializer, align 32
@.str.28 = internal constant { [12 x i8], [20 x i8] } { [12 x i8] c"&mcdt->lock\00", [20 x i8] zeroinitializer }, align 32
@sprd_mcdt_probe._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.29, ptr @.str.30, ptr @.str.2, i32 967, ptr @.str.3, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.29 = internal constant { [28 x i8], [36 x i8] } { [28 x i8] c"Failed to request MCDT IRQ\0A\00", [36 x i8] zeroinitializer }, align 32
@.str.30 = internal constant { [16 x i8], [16 x i8] } { [16 x i8] c"sprd_mcdt_probe\00", [16 x i8] zeroinitializer }, align 32
@sprd_mcdt_probe._entry_ptr = internal global ptr @sprd_mcdt_probe._entry, section ".printk_index", align 4
@switch.table.sprd_mcdt_chan_write = internal constant { [10 x i32], [56 x i8] } { [10 x i32] [i32 308, i32 308, i32 308, i32 308, i32 312, i32 312, i32 312, i32 312, i32 316, i32 316], [56 x i8] zeroinitializer }, align 32
@switch.table.sprd_mcdt_chan_write.31 = internal constant { [10 x i32], [56 x i8] } { [10 x i32] [i32 4, i32 12, i32 20, i32 28, i32 4, i32 12, i32 20, i32 28, i32 4, i32 12], [56 x i8] zeroinitializer }, align 32
@switch.table.sprd_mcdt_chan_read = internal constant { [10 x i32], [56 x i8] } { [10 x i32] [i32 308, i32 308, i32 308, i32 308, i32 312, i32 312, i32 312, i32 312, i32 316, i32 316], [56 x i8] zeroinitializer }, align 32
@switch.table.sprd_mcdt_chan_read.32 = internal constant { [10 x i32], [56 x i8] } { [10 x i32] [i32 1, i32 9, i32 17, i32 25, i32 1, i32 9, i32 17, i32 25, i32 1, i32 9], [56 x i8] zeroinitializer }, align 32
@switch.table.sprd_mcdt_chan_int_enable = internal constant { [10 x i32], [56 x i8] } { [10 x i32] [i32 1, i32 9, i32 17, i32 25, i32 1, i32 9, i32 17, i32 25, i32 1, i32 9], [56 x i8] zeroinitializer }, align 32
@switch.table.sprd_mcdt_chan_int_enable.33 = internal constant { [10 x i32], [56 x i8] } { [10 x i32] [i32 180, i32 180, i32 180, i32 180, i32 184, i32 184, i32 184, i32 184, i32 188, i32 188], [56 x i8] zeroinitializer }, align 32
@switch.table.sprd_mcdt_chan_int_enable.34 = internal constant { [10 x i32], [56 x i8] } { [10 x i32] [i32 2, i32 10, i32 18, i32 26, i32 2, i32 10, i32 18, i32 26, i32 2, i32 10], [56 x i8] zeroinitializer }, align 32
@switch.table.sprd_mcdt_chan_int_enable.35 = internal constant { [10 x i32], [56 x i8] } { [10 x i32] [i32 180, i32 180, i32 180, i32 180, i32 184, i32 184, i32 184, i32 184, i32 188, i32 188], [56 x i8] zeroinitializer }, align 32
@switch.table.sprd_mcdt_chan_int_disable = internal constant { [10 x i32], [56 x i8] } { [10 x i32] [i32 1, i32 9, i32 17, i32 25, i32 1, i32 9, i32 17, i32 25, i32 1, i32 9], [56 x i8] zeroinitializer }, align 32
@switch.table.sprd_mcdt_chan_int_disable.36 = internal constant { [10 x i32], [56 x i8] } { [10 x i32] [i32 180, i32 180, i32 180, i32 180, i32 184, i32 184, i32 184, i32 184, i32 188, i32 188], [56 x i8] zeroinitializer }, align 32
@switch.table.sprd_mcdt_chan_int_disable.37 = internal constant { [10 x i32], [56 x i8] } { [10 x i32] [i32 1, i32 9, i32 17, i32 25, i32 1, i32 9, i32 17, i32 25, i32 1, i32 9], [56 x i8] zeroinitializer }, align 32
@switch.table.sprd_mcdt_chan_int_disable.38 = internal constant { [10 x i32], [56 x i8] } { [10 x i32] [i32 192, i32 192, i32 192, i32 192, i32 196, i32 196, i32 196, i32 196, i32 200, i32 200], [56 x i8] zeroinitializer }, align 32
@switch.table.sprd_mcdt_chan_int_disable.39 = internal constant { [10 x i32], [56 x i8] } { [10 x i32] [i32 2, i32 10, i32 18, i32 26, i32 2, i32 10, i32 18, i32 26, i32 2, i32 10], [56 x i8] zeroinitializer }, align 32
@switch.table.sprd_mcdt_chan_int_disable.40 = internal constant { [10 x i32], [56 x i8] } { [10 x i32] [i32 180, i32 180, i32 180, i32 180, i32 184, i32 184, i32 184, i32 184, i32 188, i32 188], [56 x i8] zeroinitializer }, align 32
@switch.table.sprd_mcdt_chan_int_disable.41 = internal constant { [10 x i32], [56 x i8] } { [10 x i32] [i32 2, i32 10, i32 18, i32 26, i32 2, i32 10, i32 18, i32 26, i32 2, i32 10], [56 x i8] zeroinitializer }, align 32
@switch.table.sprd_mcdt_chan_int_disable.42 = internal constant { [10 x i32], [56 x i8] } { [10 x i32] [i32 192, i32 192, i32 192, i32 192, i32 196, i32 196, i32 196, i32 196, i32 200, i32 200], [56 x i8] zeroinitializer }, align 32
@switch.table.sprd_mcdt_irq_handler = internal constant { [10 x i32], [56 x i8] } { [10 x i32] [i32 1, i32 9, i32 17, i32 25, i32 1, i32 9, i32 17, i32 25, i32 1, i32 9], [56 x i8] zeroinitializer }, align 32
@switch.table.sprd_mcdt_irq_handler.43 = internal constant { [10 x i32], [56 x i8] } { [10 x i32] [i32 216, i32 216, i32 216, i32 216, i32 220, i32 220, i32 220, i32 220, i32 224, i32 224], [56 x i8] zeroinitializer }, align 32
@switch.table.sprd_mcdt_irq_handler.44 = internal constant { [10 x i32], [56 x i8] } { [10 x i32] [i32 1, i32 9, i32 17, i32 25, i32 1, i32 9, i32 17, i32 25, i32 1, i32 9], [56 x i8] zeroinitializer }, align 32
@switch.table.sprd_mcdt_irq_handler.45 = internal constant { [10 x i32], [56 x i8] } { [10 x i32] [i32 192, i32 192, i32 192, i32 192, i32 196, i32 196, i32 196, i32 196, i32 200, i32 200], [56 x i8] zeroinitializer }, align 32
@switch.table.sprd_mcdt_irq_handler.46 = internal constant { [10 x i32], [56 x i8] } { [10 x i32] [i32 2, i32 10, i32 18, i32 26, i32 2, i32 10, i32 18, i32 26, i32 2, i32 10], [56 x i8] zeroinitializer }, align 32
@switch.table.sprd_mcdt_irq_handler.47 = internal constant { [10 x i32], [56 x i8] } { [10 x i32] [i32 216, i32 216, i32 216, i32 216, i32 220, i32 220, i32 220, i32 220, i32 224, i32 224], [56 x i8] zeroinitializer }, align 32
@switch.table.sprd_mcdt_irq_handler.48 = internal constant { [10 x i32], [56 x i8] } { [10 x i32] [i32 2, i32 10, i32 18, i32 26, i32 2, i32 10, i32 18, i32 26, i32 2, i32 10], [56 x i8] zeroinitializer }, align 32
@switch.table.sprd_mcdt_irq_handler.49 = internal constant { [10 x i32], [56 x i8] } { [10 x i32] [i32 192, i32 192, i32 192, i32 192, i32 196, i32 196, i32 196, i32 196, i32 200, i32 200], [56 x i8] zeroinitializer }, align 32
@__sancov_gen_cov_switch_values = internal global [4 x i64] [i64 2, i64 32, i64 0, i64 1]
@__sancov_gen_cov_switch_values.50 = internal global [4 x i64] [i64 2, i64 32, i64 0, i64 1]
@__sancov_gen_cov_switch_values.51 = internal global [4 x i64] [i64 2, i64 32, i64 0, i64 1]
@__sancov_gen_cov_switch_values.52 = internal global [7 x i64] [i64 5, i64 32, i64 0, i64 1, i64 2, i64 3, i64 4]
@__sancov_gen_cov_switch_values.53 = internal global [10 x i64] [i64 8, i64 8, i64 1, i64 2, i64 3, i64 4, i64 5, i64 6, i64 7, i64 9]
@__sancov_gen_cov_switch_values.54 = internal global [12 x i64] [i64 10, i64 8, i64 0, i64 1, i64 2, i64 3, i64 4, i64 5, i64 6, i64 7, i64 8, i64 9]
@__sancov_gen_cov_switch_values.55 = internal global [7 x i64] [i64 5, i64 32, i64 0, i64 1, i64 2, i64 3, i64 4]
@__sancov_gen_cov_switch_values.56 = internal global [10 x i64] [i64 8, i64 8, i64 1, i64 2, i64 3, i64 4, i64 5, i64 6, i64 7, i64 9]
@__sancov_gen_cov_switch_values.57 = internal global [12 x i64] [i64 10, i64 8, i64 0, i64 1, i64 2, i64 3, i64 4, i64 5, i64 6, i64 7, i64 8, i64 9]
@__sancov_gen_cov_switch_values.58 = internal global [4 x i64] [i64 2, i64 32, i64 0, i64 1]
@___asan_gen_.76 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.165, i32 579, i32 3 }
@___asan_gen_.82 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.165, i32 586, i32 3 }
@___asan_gen_.88 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.165, i32 593, i32 3 }
@___asan_gen_.97 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.165, i32 630, i32 3 }
@___asan_gen_.103 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.165, i32 636, i32 3 }
@___asan_gen_.112 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.165, i32 681, i32 3 }
@___asan_gen_.118 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.165, i32 706, i32 3 }
@___asan_gen_.127 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.165, i32 785, i32 3 }
@___asan_gen_.130 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.165, i32 810, i32 3 }
@___asan_gen_.131 = private unnamed_addr constant [21 x i8] c"sprd_mcdt_list_mutex\00", align 1
@___asan_gen_.134 = private unnamed_addr constant [20 x i8] c"sprd_mcdt_chan_list\00", align 1
@___asan_gen_.136 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.165, i32 115, i32 8 }
@___asan_gen_.137 = private unnamed_addr constant [17 x i8] c"sprd_mcdt_driver\00", align 1
@___asan_gen_.139 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.165, i32 996, i32 31 }
@___asan_gen_.145 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.165, i32 116, i32 8 }
@___asan_gen_.148 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.165, i32 1000, i32 11 }
@___asan_gen_.149 = private unnamed_addr constant [19 x i8] c"sprd_mcdt_of_match\00", align 1
@___asan_gen_.151 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.165, i32 990, i32 34 }
@___asan_gen_.152 = private unnamed_addr constant [6 x i8] c"__key\00", align 1
@___asan_gen_.157 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.165, i32 957, i32 2 }
@___asan_gen_.158 = private unnamed_addr constant [7 x i8] c"_entry\00", align 1
@___asan_gen_.164 = private unnamed_addr constant [17 x i8] c"<string literal>\00", align 1
@___asan_gen_.165 = private constant [30 x i8] c"../sound/soc/sprd/sprd-mcdt.c\00", align 1
@___asan_gen_.166 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.165, i32 967, i32 3 }
@___asan_gen_.167 = private unnamed_addr constant [34 x i8] c"switch.table.sprd_mcdt_chan_write\00", align 1
@___asan_gen_.168 = private unnamed_addr constant [37 x i8] c"switch.table.sprd_mcdt_chan_write.31\00", align 1
@___asan_gen_.169 = private unnamed_addr constant [33 x i8] c"switch.table.sprd_mcdt_chan_read\00", align 1
@___asan_gen_.170 = private unnamed_addr constant [36 x i8] c"switch.table.sprd_mcdt_chan_read.32\00", align 1
@___asan_gen_.171 = private unnamed_addr constant [39 x i8] c"switch.table.sprd_mcdt_chan_int_enable\00", align 1
@___asan_gen_.172 = private unnamed_addr constant [42 x i8] c"switch.table.sprd_mcdt_chan_int_enable.33\00", align 1
@___asan_gen_.173 = private unnamed_addr constant [42 x i8] c"switch.table.sprd_mcdt_chan_int_enable.34\00", align 1
@___asan_gen_.174 = private unnamed_addr constant [42 x i8] c"switch.table.sprd_mcdt_chan_int_enable.35\00", align 1
@___asan_gen_.175 = private unnamed_addr constant [40 x i8] c"switch.table.sprd_mcdt_chan_int_disable\00", align 1
@___asan_gen_.176 = private unnamed_addr constant [43 x i8] c"switch.table.sprd_mcdt_chan_int_disable.36\00", align 1
@___asan_gen_.177 = private unnamed_addr constant [43 x i8] c"switch.table.sprd_mcdt_chan_int_disable.37\00", align 1
@___asan_gen_.178 = private unnamed_addr constant [43 x i8] c"switch.table.sprd_mcdt_chan_int_disable.38\00", align 1
@___asan_gen_.179 = private unnamed_addr constant [43 x i8] c"switch.table.sprd_mcdt_chan_int_disable.39\00", align 1
@___asan_gen_.180 = private unnamed_addr constant [43 x i8] c"switch.table.sprd_mcdt_chan_int_disable.40\00", align 1
@___asan_gen_.181 = private unnamed_addr constant [43 x i8] c"switch.table.sprd_mcdt_chan_int_disable.41\00", align 1
@___asan_gen_.182 = private unnamed_addr constant [43 x i8] c"switch.table.sprd_mcdt_chan_int_disable.42\00", align 1
@___asan_gen_.183 = private unnamed_addr constant [35 x i8] c"switch.table.sprd_mcdt_irq_handler\00", align 1
@___asan_gen_.184 = private unnamed_addr constant [38 x i8] c"switch.table.sprd_mcdt_irq_handler.43\00", align 1
@___asan_gen_.185 = private unnamed_addr constant [38 x i8] c"switch.table.sprd_mcdt_irq_handler.44\00", align 1
@___asan_gen_.186 = private unnamed_addr constant [38 x i8] c"switch.table.sprd_mcdt_irq_handler.45\00", align 1
@___asan_gen_.187 = private unnamed_addr constant [38 x i8] c"switch.table.sprd_mcdt_irq_handler.46\00", align 1
@___asan_gen_.188 = private unnamed_addr constant [38 x i8] c"switch.table.sprd_mcdt_irq_handler.47\00", align 1
@___asan_gen_.189 = private unnamed_addr constant [38 x i8] c"switch.table.sprd_mcdt_irq_handler.48\00", align 1
@___asan_gen_.190 = private unnamed_addr constant [38 x i8] c"switch.table.sprd_mcdt_irq_handler.49\00", align 1
@llvm.compiler.used = appending global [84 x ptr] [ptr @__UNIQUE_ID_description188, ptr @__UNIQUE_ID_file189, ptr @__UNIQUE_ID_license190, ptr @__exitcall_sprd_mcdt_driver_exit, ptr @__initcall__kmod_sprd_mcdt__187_1005_sprd_mcdt_driver_init6, ptr @__ksymtab_sprd_mcdt_chan_dma_disable, ptr @__ksymtab_sprd_mcdt_chan_dma_enable, ptr @__ksymtab_sprd_mcdt_chan_int_disable, ptr @__ksymtab_sprd_mcdt_chan_int_enable, ptr @__ksymtab_sprd_mcdt_chan_read, ptr @__ksymtab_sprd_mcdt_chan_write, ptr @__ksymtab_sprd_mcdt_free_chan, ptr @__ksymtab_sprd_mcdt_request_chan, ptr @sprd_mcdt_chan_dma_enable._entry, ptr @sprd_mcdt_chan_dma_enable._entry.23, ptr @sprd_mcdt_chan_dma_enable._entry_ptr, ptr @sprd_mcdt_chan_dma_enable._entry_ptr.24, ptr @sprd_mcdt_chan_int_enable._entry, ptr @sprd_mcdt_chan_int_enable._entry.18, ptr @sprd_mcdt_chan_int_enable._entry_ptr, ptr @sprd_mcdt_chan_int_enable._entry_ptr.20, ptr @sprd_mcdt_chan_read._entry, ptr @sprd_mcdt_chan_read._entry.13, ptr @sprd_mcdt_chan_read._entry_ptr, ptr @sprd_mcdt_chan_read._entry_ptr.15, ptr @sprd_mcdt_chan_write._entry, ptr @sprd_mcdt_chan_write._entry.5, ptr @sprd_mcdt_chan_write._entry.8, ptr @sprd_mcdt_chan_write._entry_ptr, ptr @sprd_mcdt_chan_write._entry_ptr.10, ptr @sprd_mcdt_chan_write._entry_ptr.7, ptr @sprd_mcdt_driver_exit, ptr @sprd_mcdt_probe._entry, ptr @sprd_mcdt_probe._entry_ptr, ptr @.str, ptr @.str.1, ptr @.str.2, ptr @.str.3, ptr @.str.4, ptr @.str.6, ptr @.str.9, ptr @.str.11, ptr @.str.12, ptr @.str.14, ptr @.str.16, ptr @.str.17, ptr @.str.19, ptr @.str.21, ptr @.str.22, ptr @sprd_mcdt_list_mutex, ptr @sprd_mcdt_chan_list, ptr @sprd_mcdt_driver, ptr @.str.25, ptr @.str.26, ptr @.str.27, ptr @sprd_mcdt_of_match, ptr @sprd_mcdt_probe.__key, ptr @.str.28, ptr @.str.29, ptr @.str.30, ptr @switch.table.sprd_mcdt_chan_write, ptr @switch.table.sprd_mcdt_chan_write.31, ptr @switch.table.sprd_mcdt_chan_read, ptr @switch.table.sprd_mcdt_chan_read.32, ptr @switch.table.sprd_mcdt_chan_int_enable, ptr @switch.table.sprd_mcdt_chan_int_enable.33, ptr @switch.table.sprd_mcdt_chan_int_enable.34, ptr @switch.table.sprd_mcdt_chan_int_enable.35, ptr @switch.table.sprd_mcdt_chan_int_disable, ptr @switch.table.sprd_mcdt_chan_int_disable.36, ptr @switch.table.sprd_mcdt_chan_int_disable.37, ptr @switch.table.sprd_mcdt_chan_int_disable.38, ptr @switch.table.sprd_mcdt_chan_int_disable.39, ptr @switch.table.sprd_mcdt_chan_int_disable.40, ptr @switch.table.sprd_mcdt_chan_int_disable.41, ptr @switch.table.sprd_mcdt_chan_int_disable.42, ptr @switch.table.sprd_mcdt_irq_handler, ptr @switch.table.sprd_mcdt_irq_handler.43, ptr @switch.table.sprd_mcdt_irq_handler.44, ptr @switch.table.sprd_mcdt_irq_handler.45, ptr @switch.table.sprd_mcdt_irq_handler.46, ptr @switch.table.sprd_mcdt_irq_handler.47, ptr @switch.table.sprd_mcdt_irq_handler.48, ptr @switch.table.sprd_mcdt_irq_handler.49], section "llvm.metadata"
@0 = internal global [60 x { i32, i32, i32, i32, i32, i32, i32, i32 }] [{ i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sprd_mcdt_chan_write._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.158 to i32), i32 ptrtoint (ptr @___asan_gen_.165 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.76 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str to i32), i32 42, i32 96, i32 ptrtoint (ptr @___asan_gen_.164 to i32), i32 ptrtoint (ptr @___asan_gen_.165 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.76 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.1 to i32), i32 21, i32 64, i32 ptrtoint (ptr @___asan_gen_.164 to i32), i32 ptrtoint (ptr @___asan_gen_.165 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.76 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.2 to i32), i32 27, i32 64, i32 ptrtoint (ptr @___asan_gen_.164 to i32), i32 ptrtoint (ptr @___asan_gen_.165 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.76 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.3 to i32), i32 3, i32 32, i32 ptrtoint (ptr @___asan_gen_.164 to i32), i32 ptrtoint (ptr @___asan_gen_.165 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.76 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.4 to i32), i32 8, i32 32, i32 ptrtoint (ptr @___asan_gen_.164 to i32), i32 ptrtoint (ptr @___asan_gen_.165 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.76 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sprd_mcdt_chan_write._entry.5 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.158 to i32), i32 ptrtoint (ptr @___asan_gen_.165 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.82 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.6 to i32), i32 26, i32 64, i32 ptrtoint (ptr @___asan_gen_.164 to i32), i32 ptrtoint (ptr @___asan_gen_.165 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.82 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sprd_mcdt_chan_write._entry.8 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.158 to i32), i32 ptrtoint (ptr @___asan_gen_.165 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.88 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.9 to i32), i32 50, i32 96, i32 ptrtoint (ptr @___asan_gen_.164 to i32), i32 ptrtoint (ptr @___asan_gen_.165 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.88 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sprd_mcdt_chan_read._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.158 to i32), i32 ptrtoint (ptr @___asan_gen_.165 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.97 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.11 to i32), i32 41, i32 96, i32 ptrtoint (ptr @___asan_gen_.164 to i32), i32 ptrtoint (ptr @___asan_gen_.165 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.97 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.12 to i32), i32 20, i32 64, i32 ptrtoint (ptr @___asan_gen_.164 to i32), i32 ptrtoint (ptr @___asan_gen_.165 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.97 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sprd_mcdt_chan_read._entry.13 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.158 to i32), i32 ptrtoint (ptr @___asan_gen_.165 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.103 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.14 to i32), i32 23, i32 64, i32 ptrtoint (ptr @___asan_gen_.164 to i32), i32 ptrtoint (ptr @___asan_gen_.165 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.103 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sprd_mcdt_chan_int_enable._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.158 to i32), i32 ptrtoint (ptr @___asan_gen_.165 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.112 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.16 to i32), i32 31, i32 64, i32 ptrtoint (ptr @___asan_gen_.164 to i32), i32 ptrtoint (ptr @___asan_gen_.165 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.112 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.17 to i32), i32 26, i32 64, i32 ptrtoint (ptr @___asan_gen_.164 to i32), i32 ptrtoint (ptr @___asan_gen_.165 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.112 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sprd_mcdt_chan_int_enable._entry.18 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.158 to i32), i32 ptrtoint (ptr @___asan_gen_.165 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.118 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.19 to i32), i32 26, i32 64, i32 ptrtoint (ptr @___asan_gen_.164 to i32), i32 ptrtoint (ptr @___asan_gen_.165 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.118 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sprd_mcdt_chan_dma_enable._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.158 to i32), i32 ptrtoint (ptr @___asan_gen_.165 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.127 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.21 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.164 to i32), i32 ptrtoint (ptr @___asan_gen_.165 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.127 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.22 to i32), i32 26, i32 64, i32 ptrtoint (ptr @___asan_gen_.164 to i32), i32 ptrtoint (ptr @___asan_gen_.165 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.127 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sprd_mcdt_chan_dma_enable._entry.23 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.158 to i32), i32 ptrtoint (ptr @___asan_gen_.165 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.130 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sprd_mcdt_list_mutex to i32), i32 92, i32 128, i32 ptrtoint (ptr @___asan_gen_.131 to i32), i32 ptrtoint (ptr @___asan_gen_.165 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.145 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sprd_mcdt_chan_list to i32), i32 8, i32 32, i32 ptrtoint (ptr @___asan_gen_.134 to i32), i32 ptrtoint (ptr @___asan_gen_.165 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.136 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sprd_mcdt_driver to i32), i32 104, i32 160, i32 ptrtoint (ptr @___asan_gen_.137 to i32), i32 ptrtoint (ptr @___asan_gen_.165 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.139 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.25 to i32), i32 31, i32 64, i32 ptrtoint (ptr @___asan_gen_.164 to i32), i32 ptrtoint (ptr @___asan_gen_.165 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.145 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.26 to i32), i32 21, i32 64, i32 ptrtoint (ptr @___asan_gen_.164 to i32), i32 ptrtoint (ptr @___asan_gen_.165 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.145 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.27 to i32), i32 10, i32 32, i32 ptrtoint (ptr @___asan_gen_.164 to i32), i32 ptrtoint (ptr @___asan_gen_.165 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.148 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sprd_mcdt_of_match to i32), i32 392, i32 512, i32 ptrtoint (ptr @___asan_gen_.149 to i32), i32 ptrtoint (ptr @___asan_gen_.165 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.151 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sprd_mcdt_probe.__key to i32), i32 8, i32 32, i32 ptrtoint (ptr @___asan_gen_.152 to i32), i32 ptrtoint (ptr @___asan_gen_.165 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.157 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.28 to i32), i32 12, i32 32, i32 ptrtoint (ptr @___asan_gen_.164 to i32), i32 ptrtoint (ptr @___asan_gen_.165 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.157 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sprd_mcdt_probe._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.158 to i32), i32 ptrtoint (ptr @___asan_gen_.165 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.166 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.29 to i32), i32 28, i32 64, i32 ptrtoint (ptr @___asan_gen_.164 to i32), i32 ptrtoint (ptr @___asan_gen_.165 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.166 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.30 to i32), i32 16, i32 32, i32 ptrtoint (ptr @___asan_gen_.164 to i32), i32 ptrtoint (ptr @___asan_gen_.165 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.166 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @switch.table.sprd_mcdt_chan_write to i32), i32 40, i32 96, i32 ptrtoint (ptr @___asan_gen_.167 to i32), i32 ptrtoint (ptr @___asan_gen_.165 to i32), i32 0, i32 0, i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @switch.table.sprd_mcdt_chan_write.31 to i32), i32 40, i32 96, i32 ptrtoint (ptr @___asan_gen_.168 to i32), i32 ptrtoint (ptr @___asan_gen_.165 to i32), i32 0, i32 0, i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @switch.table.sprd_mcdt_chan_read to i32), i32 40, i32 96, i32 ptrtoint (ptr @___asan_gen_.169 to i32), i32 ptrtoint (ptr @___asan_gen_.165 to i32), i32 0, i32 0, i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @switch.table.sprd_mcdt_chan_read.32 to i32), i32 40, i32 96, i32 ptrtoint (ptr @___asan_gen_.170 to i32), i32 ptrtoint (ptr @___asan_gen_.165 to i32), i32 0, i32 0, i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @switch.table.sprd_mcdt_chan_int_enable to i32), i32 40, i32 96, i32 ptrtoint (ptr @___asan_gen_.171 to i32), i32 ptrtoint (ptr @___asan_gen_.165 to i32), i32 0, i32 0, i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @switch.table.sprd_mcdt_chan_int_enable.33 to i32), i32 40, i32 96, i32 ptrtoint (ptr @___asan_gen_.172 to i32), i32 ptrtoint (ptr @___asan_gen_.165 to i32), i32 0, i32 0, i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @switch.table.sprd_mcdt_chan_int_enable.34 to i32), i32 40, i32 96, i32 ptrtoint (ptr @___asan_gen_.173 to i32), i32 ptrtoint (ptr @___asan_gen_.165 to i32), i32 0, i32 0, i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @switch.table.sprd_mcdt_chan_int_enable.35 to i32), i32 40, i32 96, i32 ptrtoint (ptr @___asan_gen_.174 to i32), i32 ptrtoint (ptr @___asan_gen_.165 to i32), i32 0, i32 0, i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @switch.table.sprd_mcdt_chan_int_disable to i32), i32 40, i32 96, i32 ptrtoint (ptr @___asan_gen_.175 to i32), i32 ptrtoint (ptr @___asan_gen_.165 to i32), i32 0, i32 0, i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @switch.table.sprd_mcdt_chan_int_disable.36 to i32), i32 40, i32 96, i32 ptrtoint (ptr @___asan_gen_.176 to i32), i32 ptrtoint (ptr @___asan_gen_.165 to i32), i32 0, i32 0, i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @switch.table.sprd_mcdt_chan_int_disable.37 to i32), i32 40, i32 96, i32 ptrtoint (ptr @___asan_gen_.177 to i32), i32 ptrtoint (ptr @___asan_gen_.165 to i32), i32 0, i32 0, i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @switch.table.sprd_mcdt_chan_int_disable.38 to i32), i32 40, i32 96, i32 ptrtoint (ptr @___asan_gen_.178 to i32), i32 ptrtoint (ptr @___asan_gen_.165 to i32), i32 0, i32 0, i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @switch.table.sprd_mcdt_chan_int_disable.39 to i32), i32 40, i32 96, i32 ptrtoint (ptr @___asan_gen_.179 to i32), i32 ptrtoint (ptr @___asan_gen_.165 to i32), i32 0, i32 0, i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @switch.table.sprd_mcdt_chan_int_disable.40 to i32), i32 40, i32 96, i32 ptrtoint (ptr @___asan_gen_.180 to i32), i32 ptrtoint (ptr @___asan_gen_.165 to i32), i32 0, i32 0, i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @switch.table.sprd_mcdt_chan_int_disable.41 to i32), i32 40, i32 96, i32 ptrtoint (ptr @___asan_gen_.181 to i32), i32 ptrtoint (ptr @___asan_gen_.165 to i32), i32 0, i32 0, i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @switch.table.sprd_mcdt_chan_int_disable.42 to i32), i32 40, i32 96, i32 ptrtoint (ptr @___asan_gen_.182 to i32), i32 ptrtoint (ptr @___asan_gen_.165 to i32), i32 0, i32 0, i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @switch.table.sprd_mcdt_irq_handler to i32), i32 40, i32 96, i32 ptrtoint (ptr @___asan_gen_.183 to i32), i32 ptrtoint (ptr @___asan_gen_.165 to i32), i32 0, i32 0, i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @switch.table.sprd_mcdt_irq_handler.43 to i32), i32 40, i32 96, i32 ptrtoint (ptr @___asan_gen_.184 to i32), i32 ptrtoint (ptr @___asan_gen_.165 to i32), i32 0, i32 0, i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @switch.table.sprd_mcdt_irq_handler.44 to i32), i32 40, i32 96, i32 ptrtoint (ptr @___asan_gen_.185 to i32), i32 ptrtoint (ptr @___asan_gen_.165 to i32), i32 0, i32 0, i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @switch.table.sprd_mcdt_irq_handler.45 to i32), i32 40, i32 96, i32 ptrtoint (ptr @___asan_gen_.186 to i32), i32 ptrtoint (ptr @___asan_gen_.165 to i32), i32 0, i32 0, i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @switch.table.sprd_mcdt_irq_handler.46 to i32), i32 40, i32 96, i32 ptrtoint (ptr @___asan_gen_.187 to i32), i32 ptrtoint (ptr @___asan_gen_.165 to i32), i32 0, i32 0, i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @switch.table.sprd_mcdt_irq_handler.47 to i32), i32 40, i32 96, i32 ptrtoint (ptr @___asan_gen_.188 to i32), i32 ptrtoint (ptr @___asan_gen_.165 to i32), i32 0, i32 0, i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @switch.table.sprd_mcdt_irq_handler.48 to i32), i32 40, i32 96, i32 ptrtoint (ptr @___asan_gen_.189 to i32), i32 ptrtoint (ptr @___asan_gen_.165 to i32), i32 0, i32 0, i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @switch.table.sprd_mcdt_irq_handler.49 to i32), i32 40, i32 96, i32 ptrtoint (ptr @___asan_gen_.190 to i32), i32 ptrtoint (ptr @___asan_gen_.165 to i32), i32 0, i32 0, i32 -1 }]
@llvm.used = appending global [2 x ptr] [ptr @asan.module_ctor, ptr @asan.module_dtor], section "llvm.metadata"
@llvm.global_ctors = appending global [1 x { i32, ptr, ptr }] [{ i32, ptr, ptr } { i32 1, ptr @asan.module_ctor, ptr null }]
@llvm.global_dtors = appending global [1 x { i32, ptr, ptr }] [{ i32, ptr, ptr } { i32 1, ptr @asan.module_dtor, ptr null }]

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local i32 @sprd_mcdt_chan_write(ptr nocapture noundef readonly %chan, ptr nocapture noundef readonly %tx_buf, i32 noundef %size) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #8
  call void @llvm.arm.gnu.eabi.mcount()
  %0 = ptrtoint ptr %chan to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %chan, align 4
  %div56 = lshr i32 %size, 2
  %lock = getelementptr inbounds %struct.sprd_mcdt_dev, ptr %1, i32 0, i32 2
  %call3 = tail call i32 @_raw_spin_lock_irqsave(ptr noundef %lock) #6
  %dma_enable = getelementptr inbounds %struct.sprd_mcdt_chan, ptr %chan, i32 0, i32 6
  %2 = ptrtoint ptr %dma_enable to i32
  call void @__asan_load1_noabort(i32 %2)
  %3 = load i8, ptr %dma_enable, align 4, !range !95
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %3)
  %tobool.not = icmp eq i8 %3, 0
  br i1 %tobool.not, label %if.end, label %entry.cleanup.sink.split_crit_edge

entry.cleanup.sink.split_crit_edge:               ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #8
  br label %cleanup.sink.split

if.end:                                           ; preds = %entry
  %id = getelementptr inbounds %struct.sprd_mcdt_chan, ptr %chan, i32 0, i32 1
  %4 = ptrtoint ptr %id to i32
  call void @__asan_load1_noabort(i32 %4)
  %5 = load i8, ptr %id, align 4
  call void @__sanitizer_cov_trace_const_cmp1(i8 10, i8 %5)
  %6 = icmp ult i8 %5, 10
  br i1 %6, label %switch.lookup, label %if.end.if.end17_crit_edge

if.end.if.end17_crit_edge:                        ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #8
  br label %if.end17

switch.lookup:                                    ; preds = %if.end
  %7 = sext i8 %5 to i32
  %switch.gep = getelementptr inbounds [10 x i32], ptr @switch.table.sprd_mcdt_chan_write, i32 0, i32 %7
  %8 = ptrtoint ptr %switch.gep to i32
  call void @__asan_load4_noabort(i32 %8)
  %switch.load = load i32, ptr %switch.gep, align 4
  %9 = sext i8 %5 to i32
  %switch.gep70 = getelementptr inbounds [10 x i32], ptr @switch.table.sprd_mcdt_chan_write.31, i32 0, i32 %9
  %10 = ptrtoint ptr %switch.gep70 to i32
  call void @__asan_load4_noabort(i32 %10)
  %switch.load71 = load i32, ptr %switch.gep70, align 4
  %base.i = getelementptr inbounds %struct.sprd_mcdt_dev, ptr %1, i32 0, i32 1
  %11 = ptrtoint ptr %base.i to i32
  call void @__asan_load4_noabort(i32 %11)
  %12 = load ptr, ptr %base.i, align 4
  %add.ptr.i = getelementptr i8, ptr %12, i32 %switch.load
  %13 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i) #6, !srcloc !96
  %14 = tail call i32 @llvm.bswap.i32(i32 %13) #6
  %shl.i = shl nuw nsw i32 1, %switch.load71
  %and.i = and i32 %14, %shl.i
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i)
  %tobool.i.not = icmp eq i32 %and.i, 0
  br i1 %tobool.i.not, label %switch.lookup.if.end17_crit_edge, label %switch.lookup.cleanup.sink.split_crit_edge

switch.lookup.cleanup.sink.split_crit_edge:       ; preds = %switch.lookup
  call void @__sanitizer_cov_trace_pc() #8
  br label %cleanup.sink.split

switch.lookup.if.end17_crit_edge:                 ; preds = %switch.lookup
  call void @__sanitizer_cov_trace_pc() #8
  br label %if.end17

if.end17:                                         ; preds = %switch.lookup.if.end17_crit_edge, %if.end.if.end17_crit_edge
  %15 = ptrtoint ptr %id to i32
  call void @__asan_load1_noabort(i32 %15)
  %16 = load i8, ptr %id, align 4
  %conv.i = zext i8 %16 to i32
  %mul.i = shl nuw nsw i32 %conv.i, 3
  %add.i = add nuw nsw i32 %mul.i, 228
  %base.i57 = getelementptr inbounds %struct.sprd_mcdt_dev, ptr %1, i32 0, i32 1
  %17 = ptrtoint ptr %base.i57 to i32
  call void @__asan_load4_noabort(i32 %17)
  %18 = load ptr, ptr %base.i57, align 4
  %add.ptr.i58 = getelementptr i8, ptr %18, i32 %add.i
  %19 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i58) #6, !srcloc !96
  %20 = tail call i32 @llvm.bswap.i32(i32 %19) #6
  %shr.i = lshr i32 %20, 16
  %and.i59 = and i32 %shr.i, 1023
  %21 = ptrtoint ptr %base.i57 to i32
  call void @__asan_load4_noabort(i32 %21)
  %22 = load ptr, ptr %base.i57, align 4
  %add.ptr3.i = getelementptr i8, ptr %22, i32 %add.i
  %23 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr3.i) #6, !srcloc !96
  %24 = and i32 %23, -16580608
  %25 = tail call i32 @llvm.bswap.i32(i32 %24) #6
  call void @__sanitizer_cov_trace_cmp4(i32 %and.i59, i32 %25)
  %cmp.not.i = icmp ugt i32 %and.i59, %25
  %retval.0.in.p.v.i = select i1 %cmp.not.i, i32 0, i32 512
  %retval.0.in.p.i = sub nsw i32 %and.i59, %25
  %retval.0.in.i = add nsw i32 %retval.0.in.p.i, %retval.0.in.p.v.i
  %retval.0.i60 = shl nsw i32 %retval.0.in.i, 2
  call void @__sanitizer_cov_trace_cmp4(i32 %retval.0.i60, i32 %size)
  %cmp20 = icmp ult i32 %retval.0.i60, %size
  br i1 %cmp20, label %if.end17.cleanup.sink.split_crit_edge, label %while.cond.preheader

if.end17.cleanup.sink.split_crit_edge:            ; preds = %if.end17
  call void @__sanitizer_cov_trace_pc() #8
  br label %cleanup.sink.split

while.cond.preheader:                             ; preds = %if.end17
  call void @__sanitizer_cov_trace_const_cmp4(i32 4, i32 %size)
  %cmp2966.not = icmp ult i32 %size, 4
  br i1 %cmp2966.not, label %while.cond.preheader.cleanup_crit_edge, label %while.body.preheader

while.cond.preheader.cleanup_crit_edge:           ; preds = %while.cond.preheader
  call void @__sanitizer_cov_trace_pc() #8
  br label %cleanup

while.body.preheader:                             ; preds = %while.cond.preheader
  %umax = call i32 @llvm.umax.i32(i32 %div56, i32 1)
  br label %while.body

while.body:                                       ; preds = %while.body.while.body_crit_edge, %while.body.preheader
  %buf.068 = phi ptr [ %incdec.ptr, %while.body.while.body_crit_edge ], [ %tx_buf, %while.body.preheader ]
  %i.067 = phi i32 [ %inc, %while.body.while.body_crit_edge ], [ 0, %while.body.preheader ]
  %inc = add nuw nsw i32 %i.067, 1
  %26 = ptrtoint ptr %id to i32
  call void @__asan_load1_noabort(i32 %26)
  %27 = load i8, ptr %id, align 4
  %incdec.ptr = getelementptr i32, ptr %buf.068, i32 1
  %28 = ptrtoint ptr %buf.068 to i32
  call void @__asan_load4_noabort(i32 %28)
  %29 = load i32, ptr %buf.068, align 4
  %conv.i61 = zext i8 %27 to i32
  %mul.i62 = shl nuw nsw i32 %conv.i61, 2
  %30 = tail call i32 @llvm.bswap.i32(i32 %29) #6
  %31 = ptrtoint ptr %base.i57 to i32
  call void @__asan_load4_noabort(i32 %31)
  %32 = load ptr, ptr %base.i57, align 4
  %add.ptr.i64 = getelementptr i8, ptr %32, i32 %mul.i62
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i64, i32 %30) #6, !srcloc !97
  %exitcond.not = icmp eq i32 %inc, %umax
  br i1 %exitcond.not, label %while.body.cleanup_crit_edge, label %while.body.while.body_crit_edge

while.body.while.body_crit_edge:                  ; preds = %while.body
  call void @__sanitizer_cov_trace_pc() #8
  br label %while.body

while.body.cleanup_crit_edge:                     ; preds = %while.body
  call void @__sanitizer_cov_trace_pc() #8
  br label %cleanup

cleanup.sink.split:                               ; preds = %if.end17.cleanup.sink.split_crit_edge, %switch.lookup.cleanup.sink.split_crit_edge, %entry.cleanup.sink.split_crit_edge
  %.str.9.sink = phi ptr [ @.str, %entry.cleanup.sink.split_crit_edge ], [ @.str.6, %switch.lookup.cleanup.sink.split_crit_edge ], [ @.str.9, %if.end17.cleanup.sink.split_crit_edge ]
  %retval.0.ph = phi i32 [ -22, %entry.cleanup.sink.split_crit_edge ], [ -16, %switch.lookup.cleanup.sink.split_crit_edge ], [ -16, %if.end17.cleanup.sink.split_crit_edge ]
  %33 = ptrtoint ptr %1 to i32
  call void @__asan_load4_noabort(i32 %33)
  %34 = load ptr, ptr %1, align 4
  tail call void (ptr, ptr, ...) @_dev_err(ptr noundef %34, ptr noundef nonnull %.str.9.sink) #9
  br label %cleanup

cleanup:                                          ; preds = %cleanup.sink.split, %while.body.cleanup_crit_edge, %while.cond.preheader.cleanup_crit_edge
  %retval.0 = phi i32 [ 0, %while.cond.preheader.cleanup_crit_edge ], [ %retval.0.ph, %cleanup.sink.split ], [ 0, %while.body.cleanup_crit_edge ]
  tail call void @_raw_spin_unlock_irqrestore(ptr noundef %lock, i32 noundef %call3) #6
  ret i32 %retval.0
}

; Function Attrs: argmemonly nocallback nofree nosync nounwind willreturn
declare void @llvm.lifetime.start.p0(i64 immarg, ptr nocapture) #1

; Function Attrs: argmemonly nocallback nofree nosync nounwind willreturn
declare void @llvm.lifetime.end.p0(i64 immarg, ptr nocapture) #1

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @_raw_spin_lock_irqsave(ptr noundef) local_unnamed_addr #2 section ".spinlock.text"

; Function Attrs: cold null_pointer_is_valid
declare dso_local void @_dev_err(ptr noundef, ptr noundef, ...) local_unnamed_addr #3

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local i32 @sprd_mcdt_chan_read(ptr nocapture noundef readonly %chan, ptr nocapture noundef writeonly %rx_buf, i32 noundef %size) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #8
  call void @llvm.arm.gnu.eabi.mcount()
  %0 = ptrtoint ptr %chan to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %chan, align 4
  %div51 = lshr i32 %size, 2
  %lock = getelementptr inbounds %struct.sprd_mcdt_dev, ptr %1, i32 0, i32 2
  %call3 = tail call i32 @_raw_spin_lock_irqsave(ptr noundef %lock) #6
  %dma_enable = getelementptr inbounds %struct.sprd_mcdt_chan, ptr %chan, i32 0, i32 6
  %2 = ptrtoint ptr %dma_enable to i32
  call void @__asan_load1_noabort(i32 %2)
  %3 = load i8, ptr %dma_enable, align 4, !range !95
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %3)
  %tobool.not = icmp eq i8 %3, 0
  br i1 %tobool.not, label %if.end, label %do.end8

do.end8:                                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #8
  %4 = ptrtoint ptr %1 to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load ptr, ptr %1, align 4
  tail call void (ptr, ptr, ...) @_dev_err(ptr noundef %5, ptr noundef nonnull @.str.11) #9
  tail call void @_raw_spin_unlock_irqrestore(ptr noundef %lock, i32 noundef %call3) #6
  br label %cleanup

if.end:                                           ; preds = %entry
  %id = getelementptr inbounds %struct.sprd_mcdt_chan, ptr %chan, i32 0, i32 1
  %6 = ptrtoint ptr %id to i32
  call void @__asan_load1_noabort(i32 %6)
  %7 = load i8, ptr %id, align 4
  call void @__sanitizer_cov_trace_const_cmp1(i8 10, i8 %7)
  %8 = icmp ult i8 %7, 10
  br i1 %8, label %switch.lookup, label %if.end.if.end17_crit_edge

if.end.if.end17_crit_edge:                        ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #8
  br label %if.end17

switch.lookup:                                    ; preds = %if.end
  %9 = sext i8 %7 to i32
  %switch.gep = getelementptr inbounds [10 x i32], ptr @switch.table.sprd_mcdt_chan_read, i32 0, i32 %9
  %10 = ptrtoint ptr %switch.gep to i32
  call void @__asan_load4_noabort(i32 %10)
  %switch.load = load i32, ptr %switch.gep, align 4
  %11 = sext i8 %7 to i32
  %switch.gep66 = getelementptr inbounds [10 x i32], ptr @switch.table.sprd_mcdt_chan_read.32, i32 0, i32 %11
  %12 = ptrtoint ptr %switch.gep66 to i32
  call void @__asan_load4_noabort(i32 %12)
  %switch.load67 = load i32, ptr %switch.gep66, align 4
  %base.i = getelementptr inbounds %struct.sprd_mcdt_dev, ptr %1, i32 0, i32 1
  %13 = ptrtoint ptr %base.i to i32
  call void @__asan_load4_noabort(i32 %13)
  %14 = load ptr, ptr %base.i, align 4
  %add.ptr.i = getelementptr i8, ptr %14, i32 %switch.load
  %15 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i) #6, !srcloc !96
  %16 = tail call i32 @llvm.bswap.i32(i32 %15) #6
  %shl.i = shl nuw nsw i32 1, %switch.load67
  %and.i = and i32 %16, %shl.i
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i)
  %tobool.i.not = icmp eq i32 %and.i, 0
  br i1 %tobool.i.not, label %switch.lookup.if.end17_crit_edge, label %do.end14

switch.lookup.if.end17_crit_edge:                 ; preds = %switch.lookup
  call void @__sanitizer_cov_trace_pc() #8
  br label %if.end17

do.end14:                                         ; preds = %switch.lookup
  call void @__sanitizer_cov_trace_pc() #8
  %17 = ptrtoint ptr %1 to i32
  call void @__asan_load4_noabort(i32 %17)
  %18 = load ptr, ptr %1, align 4
  tail call void (ptr, ptr, ...) @_dev_err(ptr noundef %18, ptr noundef nonnull @.str.14) #9
  tail call void @_raw_spin_unlock_irqrestore(ptr noundef %lock, i32 noundef %call3) #6
  br label %cleanup

if.end17:                                         ; preds = %switch.lookup.if.end17_crit_edge, %if.end.if.end17_crit_edge
  %19 = ptrtoint ptr %id to i32
  call void @__asan_load1_noabort(i32 %19)
  %20 = load i8, ptr %id, align 4
  %conv.i = zext i8 %20 to i32
  %mul.i = shl nuw nsw i32 %conv.i, 3
  %add.i = add nuw nsw i32 %mul.i, 232
  %base.i52 = getelementptr inbounds %struct.sprd_mcdt_dev, ptr %1, i32 0, i32 1
  %21 = ptrtoint ptr %base.i52 to i32
  call void @__asan_load4_noabort(i32 %21)
  %22 = load ptr, ptr %base.i52, align 4
  %add.ptr.i53 = getelementptr i8, ptr %22, i32 %add.i
  %23 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i53) #6, !srcloc !96
  %24 = tail call i32 @llvm.bswap.i32(i32 %23) #6
  %shr.i = lshr i32 %24, 16
  %and.i54 = and i32 %shr.i, 1023
  %25 = ptrtoint ptr %base.i52 to i32
  call void @__asan_load4_noabort(i32 %25)
  %26 = load ptr, ptr %base.i52, align 4
  %add.ptr3.i = getelementptr i8, ptr %26, i32 %add.i
  %27 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr3.i) #6, !srcloc !96
  %28 = and i32 %27, -16580608
  %29 = tail call i32 @llvm.bswap.i32(i32 %28) #6
  call void @__sanitizer_cov_trace_cmp4(i32 %29, i32 %and.i54)
  %cmp.not.i = icmp ult i32 %29, %and.i54
  %retval.0.in.p.v.i = select i1 %cmp.not.i, i32 512, i32 0
  %retval.0.in.p.i = sub nsw i32 %29, %and.i54
  %retval.0.in.i = add nsw i32 %retval.0.in.p.v.i, %retval.0.in.p.i
  %retval.0.i55 = shl nsw i32 %retval.0.in.i, 2
  call void @__sanitizer_cov_trace_cmp4(i32 %retval.0.i55, i32 %size)
  %cmp20 = icmp ult i32 %retval.0.i55, %size
  %spec.select = select i1 %cmp20, i32 %retval.0.in.i, i32 %div51
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %spec.select)
  %cmp2562 = icmp sgt i32 %spec.select, 0
  br i1 %cmp2562, label %if.end17.while.body_crit_edge, label %if.end17.while.end_crit_edge

if.end17.while.end_crit_edge:                     ; preds = %if.end17
  call void @__sanitizer_cov_trace_pc() #8
  br label %while.end

if.end17.while.body_crit_edge:                    ; preds = %if.end17
  br label %while.body

while.body:                                       ; preds = %while.body.while.body_crit_edge, %if.end17.while.body_crit_edge
  %buf.064 = phi ptr [ %incdec.ptr, %while.body.while.body_crit_edge ], [ %rx_buf, %if.end17.while.body_crit_edge ]
  %i.063 = phi i32 [ %inc, %while.body.while.body_crit_edge ], [ 0, %if.end17.while.body_crit_edge ]
  %inc = add nuw nsw i32 %i.063, 1
  %30 = ptrtoint ptr %id to i32
  call void @__asan_load1_noabort(i32 %30)
  %31 = load i8, ptr %id, align 4
  %incdec.ptr = getelementptr i32, ptr %buf.064, i32 1
  %conv.i56 = zext i8 %31 to i32
  %mul.i57 = shl nuw nsw i32 %conv.i56, 2
  %add.i58 = add nuw nsw i32 %mul.i57, 40
  %32 = ptrtoint ptr %base.i52 to i32
  call void @__asan_load4_noabort(i32 %32)
  %33 = load ptr, ptr %base.i52, align 4
  %add.ptr.i60 = getelementptr i8, ptr %33, i32 %add.i58
  %34 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i60) #6, !srcloc !96
  %35 = tail call i32 @llvm.bswap.i32(i32 %34) #6
  %36 = ptrtoint ptr %buf.064 to i32
  call void @__asan_store4_noabort(i32 %36)
  store i32 %35, ptr %buf.064, align 4
  %exitcond.not = icmp eq i32 %inc, %spec.select
  br i1 %exitcond.not, label %while.body.while.end_crit_edge, label %while.body.while.body_crit_edge

while.body.while.body_crit_edge:                  ; preds = %while.body
  call void @__sanitizer_cov_trace_pc() #8
  br label %while.body

while.body.while.end_crit_edge:                   ; preds = %while.body
  call void @__sanitizer_cov_trace_pc() #8
  br label %while.end

while.end:                                        ; preds = %while.body.while.end_crit_edge, %if.end17.while.end_crit_edge
  tail call void @_raw_spin_unlock_irqrestore(ptr noundef %lock, i32 noundef %call3) #6
  %mul = shl i32 %spec.select, 2
  br label %cleanup

cleanup:                                          ; preds = %while.end, %do.end14, %do.end8
  %retval.0 = phi i32 [ -22, %do.end8 ], [ -16, %do.end14 ], [ %mul, %while.end ]
  ret i32 %retval.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local i32 @sprd_mcdt_chan_int_enable(ptr nocapture noundef %chan, i32 noundef %water_mark, ptr noundef %cb) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #8
  call void @llvm.arm.gnu.eabi.mcount()
  %0 = ptrtoint ptr %chan to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %chan, align 4
  %lock = getelementptr inbounds %struct.sprd_mcdt_dev, ptr %1, i32 0, i32 2
  %call3 = tail call i32 @_raw_spin_lock_irqsave(ptr noundef %lock) #6
  %dma_enable = getelementptr inbounds %struct.sprd_mcdt_chan, ptr %chan, i32 0, i32 6
  %2 = ptrtoint ptr %dma_enable to i32
  call void @__asan_load1_noabort(i32 %2)
  %3 = load i8, ptr %dma_enable, align 4, !range !95
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %3)
  %tobool.not = icmp eq i8 %3, 0
  br i1 %tobool.not, label %lor.lhs.false, label %entry.do.end11_crit_edge

entry.do.end11_crit_edge:                         ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #8
  br label %do.end11

lor.lhs.false:                                    ; preds = %entry
  %int_enable = getelementptr inbounds %struct.sprd_mcdt_chan, ptr %chan, i32 0, i32 7
  %4 = ptrtoint ptr %int_enable to i32
  call void @__asan_load1_noabort(i32 %4)
  %5 = load i8, ptr %int_enable, align 1, !range !95
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %5)
  %tobool7.not = icmp eq i8 %5, 0
  br i1 %tobool7.not, label %if.end, label %lor.lhs.false.do.end11_crit_edge

lor.lhs.false.do.end11_crit_edge:                 ; preds = %lor.lhs.false
  call void @__sanitizer_cov_trace_pc() #8
  br label %do.end11

do.end11:                                         ; preds = %lor.lhs.false.do.end11_crit_edge, %entry.do.end11_crit_edge
  %6 = ptrtoint ptr %1 to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load ptr, ptr %1, align 4
  tail call void (ptr, ptr, ...) @_dev_err(ptr noundef %7, ptr noundef nonnull @.str.16) #9
  br label %cleanup

if.end:                                           ; preds = %lor.lhs.false
  %type = getelementptr inbounds %struct.sprd_mcdt_chan, ptr %chan, i32 0, i32 3
  %8 = ptrtoint ptr %type to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load i32, ptr %type, align 4
  %10 = zext i32 %9 to i64
  call void @__sanitizer_cov_trace_switch(i64 %10, ptr @__sancov_gen_cov_switch_values)
  switch i32 %9, label %sw.epilog [
    i32 1, label %sw.bb
    i32 0, label %sw.bb16
  ]

sw.bb:                                            ; preds = %if.end
  %id = getelementptr inbounds %struct.sprd_mcdt_chan, ptr %chan, i32 0, i32 1
  %11 = ptrtoint ptr %id to i32
  call void @__asan_load1_noabort(i32 %11)
  %12 = load i8, ptr %id, align 4
  %conv.i = zext i8 %12 to i32
  %shl.i = shl i32 65536, %conv.i
  %base.i.i = getelementptr inbounds %struct.sprd_mcdt_dev, ptr %1, i32 0, i32 1
  %13 = ptrtoint ptr %base.i.i to i32
  call void @__asan_load4_noabort(i32 %13)
  %14 = load ptr, ptr %base.i.i, align 4
  %add.ptr.i.i = getelementptr i8, ptr %14, i32 332
  %15 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i.i) #6, !srcloc !96
  %16 = tail call i32 @llvm.bswap.i32(i32 %15) #6
  %or.i.i = or i32 %16, %shl.i
  %17 = tail call i32 @llvm.bswap.i32(i32 %or.i.i) #6
  %18 = ptrtoint ptr %base.i.i to i32
  call void @__asan_load4_noabort(i32 %18)
  %19 = load ptr, ptr %base.i.i, align 4
  %add.ptr3.i.i = getelementptr i8, ptr %19, i32 332
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr3.i.i, i32 %17) #6, !srcloc !97
  %20 = ptrtoint ptr %id to i32
  call void @__asan_load1_noabort(i32 %20)
  %21 = load i8, ptr %id, align 4
  %conv.i61 = zext i8 %21 to i32
  %mul.i = shl nuw nsw i32 %conv.i61, 2
  %add.i = add nuw nsw i32 %mul.i, 136
  %and1.i = and i32 %water_mark, 511
  %22 = ptrtoint ptr %base.i.i to i32
  call void @__asan_load4_noabort(i32 %22)
  %23 = load ptr, ptr %base.i.i, align 4
  %add.ptr.i.i63 = getelementptr i8, ptr %23, i32 %add.i
  %24 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i.i63) #6, !srcloc !96
  %25 = and i32 %24, 16646398
  %26 = tail call i32 @llvm.bswap.i32(i32 %25) #6
  %or.i = or i32 %and1.i, %26
  %or.i.i64 = or i32 %or.i, 33488896
  %27 = tail call i32 @llvm.bswap.i32(i32 %or.i.i64) #6
  %28 = ptrtoint ptr %base.i.i to i32
  call void @__asan_load4_noabort(i32 %28)
  %29 = load ptr, ptr %base.i.i, align 4
  %add.ptr3.i.i65 = getelementptr i8, ptr %29, i32 %add.i
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr3.i.i65, i32 %27) #6, !srcloc !97
  %30 = ptrtoint ptr %id to i32
  call void @__asan_load1_noabort(i32 %30)
  %31 = load i8, ptr %id, align 4
  call void @__sanitizer_cov_trace_const_cmp1(i8 10, i8 %31)
  %32 = icmp ult i8 %31, 10
  br i1 %32, label %switch.lookup, label %sw.bb.sprd_mcdt_int_type_shift.exit.i_crit_edge

sw.bb.sprd_mcdt_int_type_shift.exit.i_crit_edge:  ; preds = %sw.bb
  call void @__sanitizer_cov_trace_pc() #8
  br label %sprd_mcdt_int_type_shift.exit.i

switch.lookup:                                    ; preds = %sw.bb
  call void @__sanitizer_cov_trace_pc() #8
  %33 = sext i8 %31 to i32
  %switch.gep = getelementptr inbounds [10 x i32], ptr @switch.table.sprd_mcdt_chan_int_enable, i32 0, i32 %33
  %34 = ptrtoint ptr %switch.gep to i32
  call void @__asan_load4_noabort(i32 %34)
  %switch.load = load i32, ptr %switch.gep, align 4
  br label %sprd_mcdt_int_type_shift.exit.i

sprd_mcdt_int_type_shift.exit.i:                  ; preds = %switch.lookup, %sw.bb.sprd_mcdt_int_type_shift.exit.i_crit_edge
  %retval.0.i.i = phi i32 [ %switch.load, %switch.lookup ], [ 0, %sw.bb.sprd_mcdt_int_type_shift.exit.i_crit_edge ]
  call void @__sanitizer_cov_trace_const_cmp1(i8 10, i8 %31)
  %35 = icmp ult i8 %31, 10
  br i1 %35, label %switch.lookup118, label %sprd_mcdt_int_type_shift.exit.i.sprd_mcdt_chan_int_en.exit_crit_edge

sprd_mcdt_int_type_shift.exit.i.sprd_mcdt_chan_int_en.exit_crit_edge: ; preds = %sprd_mcdt_int_type_shift.exit.i
  call void @__sanitizer_cov_trace_pc() #8
  br label %sprd_mcdt_chan_int_en.exit

switch.lookup118:                                 ; preds = %sprd_mcdt_int_type_shift.exit.i
  call void @__sanitizer_cov_trace_pc() #8
  %36 = sext i8 %31 to i32
  %switch.gep119 = getelementptr inbounds [10 x i32], ptr @switch.table.sprd_mcdt_chan_int_enable.33, i32 0, i32 %36
  %37 = ptrtoint ptr %switch.gep119 to i32
  call void @__asan_load4_noabort(i32 %37)
  %switch.load120 = load i32, ptr %switch.gep119, align 4
  %shl.i66 = shl nuw nsw i32 1, %retval.0.i.i
  %38 = ptrtoint ptr %base.i.i to i32
  call void @__asan_load4_noabort(i32 %38)
  %39 = load ptr, ptr %base.i.i, align 4
  %add.ptr.i.i68 = getelementptr i8, ptr %39, i32 %switch.load120
  %40 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i.i68) #6
  %41 = tail call i32 @llvm.bswap.i32(i32 %40) #6
  %or.i.i69 = or i32 %41, %shl.i66
  %42 = tail call i32 @llvm.bswap.i32(i32 %or.i.i69) #6
  %43 = ptrtoint ptr %base.i.i to i32
  call void @__asan_load4_noabort(i32 %43)
  %44 = load ptr, ptr %base.i.i, align 4
  %add.ptr3.i.i70 = getelementptr i8, ptr %44, i32 %switch.load120
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr3.i.i70, i32 %42) #6, !srcloc !97
  br label %sprd_mcdt_chan_int_en.exit

sprd_mcdt_chan_int_en.exit:                       ; preds = %switch.lookup118, %sprd_mcdt_int_type_shift.exit.i.sprd_mcdt_chan_int_en.exit_crit_edge
  %45 = ptrtoint ptr %id to i32
  call void @__asan_load1_noabort(i32 %45)
  %46 = load i8, ptr %id, align 4
  %conv.i71 = zext i8 %46 to i32
  %shl.i72 = shl nuw i32 1, %conv.i71
  %47 = ptrtoint ptr %base.i.i to i32
  call void @__asan_load4_noabort(i32 %47)
  %48 = load ptr, ptr %base.i.i, align 4
  %add.ptr.i.i74 = getelementptr i8, ptr %48, i32 320
  %49 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i.i74) #6
  %50 = tail call i32 @llvm.bswap.i32(i32 %49) #6
  %or.i.i75 = or i32 %50, %shl.i72
  %51 = tail call i32 @llvm.bswap.i32(i32 %or.i.i75) #6
  %52 = ptrtoint ptr %base.i.i to i32
  call void @__asan_load4_noabort(i32 %52)
  %53 = load ptr, ptr %base.i.i, align 4
  %add.ptr3.i.i76 = getelementptr i8, ptr %53, i32 320
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr3.i.i76, i32 %51) #6, !srcloc !97
  br label %if.then26

sw.bb16:                                          ; preds = %if.end
  %id17 = getelementptr inbounds %struct.sprd_mcdt_chan, ptr %chan, i32 0, i32 1
  %54 = ptrtoint ptr %id17 to i32
  call void @__asan_load1_noabort(i32 %54)
  %55 = load i8, ptr %id17, align 4
  %conv.i77 = zext i8 %55 to i32
  %shl.i78 = shl nuw i32 1, %conv.i77
  %base.i.i79 = getelementptr inbounds %struct.sprd_mcdt_dev, ptr %1, i32 0, i32 1
  %56 = ptrtoint ptr %base.i.i79 to i32
  call void @__asan_load4_noabort(i32 %56)
  %57 = load ptr, ptr %base.i.i79, align 4
  %add.ptr.i.i80 = getelementptr i8, ptr %57, i32 332
  %58 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i.i80) #6, !srcloc !96
  %59 = tail call i32 @llvm.bswap.i32(i32 %58) #6
  %or.i.i81 = or i32 %59, %shl.i78
  %60 = tail call i32 @llvm.bswap.i32(i32 %or.i.i81) #6
  %61 = ptrtoint ptr %base.i.i79 to i32
  call void @__asan_load4_noabort(i32 %61)
  %62 = load ptr, ptr %base.i.i79, align 4
  %add.ptr3.i.i82 = getelementptr i8, ptr %62, i32 332
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr3.i.i82, i32 %60) #6, !srcloc !97
  %63 = ptrtoint ptr %id17 to i32
  call void @__asan_load1_noabort(i32 %63)
  %64 = load i8, ptr %id17, align 4
  %conv.i83 = zext i8 %64 to i32
  %mul.i84 = shl nuw nsw i32 %conv.i83, 2
  %add.i85 = add nuw nsw i32 %mul.i84, 96
  %shl.i86 = shl i32 %water_mark, 16
  %and.i = and i32 %shl.i86, 33488896
  %65 = ptrtoint ptr %base.i.i79 to i32
  call void @__asan_load4_noabort(i32 %65)
  %66 = load ptr, ptr %base.i.i79, align 4
  %add.ptr.i.i88 = getelementptr i8, ptr %66, i32 %add.i85
  %67 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i.i88) #6, !srcloc !96
  %68 = and i32 %67, 16646398
  %69 = tail call i32 @llvm.bswap.i32(i32 %68) #6
  %or.i89 = or i32 %and.i, %69
  %or.i.i90 = or i32 %or.i89, 511
  %70 = tail call i32 @llvm.bswap.i32(i32 %or.i.i90) #6
  %71 = ptrtoint ptr %base.i.i79 to i32
  call void @__asan_load4_noabort(i32 %71)
  %72 = load ptr, ptr %base.i.i79, align 4
  %add.ptr3.i.i91 = getelementptr i8, ptr %72, i32 %add.i85
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr3.i.i91, i32 %70) #6, !srcloc !97
  %73 = ptrtoint ptr %id17 to i32
  call void @__asan_load1_noabort(i32 %73)
  %74 = load i8, ptr %id17, align 4
  call void @__sanitizer_cov_trace_const_cmp1(i8 10, i8 %74)
  %75 = icmp ult i8 %74, 10
  br i1 %75, label %switch.lookup121, label %sw.bb16.sprd_mcdt_int_type_shift.exit.i97_crit_edge

sw.bb16.sprd_mcdt_int_type_shift.exit.i97_crit_edge: ; preds = %sw.bb16
  call void @__sanitizer_cov_trace_pc() #8
  br label %sprd_mcdt_int_type_shift.exit.i97

switch.lookup121:                                 ; preds = %sw.bb16
  call void @__sanitizer_cov_trace_pc() #8
  %76 = sext i8 %74 to i32
  %switch.gep122 = getelementptr inbounds [10 x i32], ptr @switch.table.sprd_mcdt_chan_int_enable.34, i32 0, i32 %76
  %77 = ptrtoint ptr %switch.gep122 to i32
  call void @__asan_load4_noabort(i32 %77)
  %switch.load123 = load i32, ptr %switch.gep122, align 4
  br label %sprd_mcdt_int_type_shift.exit.i97

sprd_mcdt_int_type_shift.exit.i97:                ; preds = %switch.lookup121, %sw.bb16.sprd_mcdt_int_type_shift.exit.i97_crit_edge
  %retval.0.i.i96 = phi i32 [ %switch.load123, %switch.lookup121 ], [ 0, %sw.bb16.sprd_mcdt_int_type_shift.exit.i97_crit_edge ]
  call void @__sanitizer_cov_trace_const_cmp1(i8 10, i8 %74)
  %78 = icmp ult i8 %74, 10
  br i1 %78, label %switch.lookup124, label %sprd_mcdt_int_type_shift.exit.i97.sprd_mcdt_chan_int_en.exit107_crit_edge

sprd_mcdt_int_type_shift.exit.i97.sprd_mcdt_chan_int_en.exit107_crit_edge: ; preds = %sprd_mcdt_int_type_shift.exit.i97
  call void @__sanitizer_cov_trace_pc() #8
  br label %sprd_mcdt_chan_int_en.exit107

switch.lookup124:                                 ; preds = %sprd_mcdt_int_type_shift.exit.i97
  call void @__sanitizer_cov_trace_pc() #8
  %79 = sext i8 %74 to i32
  %switch.gep125 = getelementptr inbounds [10 x i32], ptr @switch.table.sprd_mcdt_chan_int_enable.35, i32 0, i32 %79
  %80 = ptrtoint ptr %switch.gep125 to i32
  call void @__asan_load4_noabort(i32 %80)
  %switch.load126 = load i32, ptr %switch.gep125, align 4
  %shl.i101 = shl nuw nsw i32 1, %retval.0.i.i96
  %81 = ptrtoint ptr %base.i.i79 to i32
  call void @__asan_load4_noabort(i32 %81)
  %82 = load ptr, ptr %base.i.i79, align 4
  %add.ptr.i.i103 = getelementptr i8, ptr %82, i32 %switch.load126
  %83 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i.i103) #6
  %84 = tail call i32 @llvm.bswap.i32(i32 %83) #6
  %or.i.i105 = or i32 %84, %shl.i101
  %85 = tail call i32 @llvm.bswap.i32(i32 %or.i.i105) #6
  %86 = ptrtoint ptr %base.i.i79 to i32
  call void @__asan_load4_noabort(i32 %86)
  %87 = load ptr, ptr %base.i.i79, align 4
  %add.ptr3.i.i106 = getelementptr i8, ptr %87, i32 %switch.load126
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr3.i.i106, i32 %85) #6, !srcloc !97
  br label %sprd_mcdt_chan_int_en.exit107

sprd_mcdt_chan_int_en.exit107:                    ; preds = %switch.lookup124, %sprd_mcdt_int_type_shift.exit.i97.sprd_mcdt_chan_int_en.exit107_crit_edge
  %88 = ptrtoint ptr %id17 to i32
  call void @__asan_load1_noabort(i32 %88)
  %89 = load i8, ptr %id17, align 4
  %conv.i108 = zext i8 %89 to i32
  %shl.i109 = shl nuw i32 1, %conv.i108
  %90 = ptrtoint ptr %base.i.i79 to i32
  call void @__asan_load4_noabort(i32 %90)
  %91 = load ptr, ptr %base.i.i79, align 4
  %add.ptr.i.i111 = getelementptr i8, ptr %91, i32 320
  %92 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i.i111) #6
  %93 = tail call i32 @llvm.bswap.i32(i32 %92) #6
  %or.i.i112 = or i32 %93, %shl.i109
  %94 = tail call i32 @llvm.bswap.i32(i32 %or.i.i112) #6
  %95 = ptrtoint ptr %base.i.i79 to i32
  call void @__asan_load4_noabort(i32 %95)
  %96 = load ptr, ptr %base.i.i79, align 4
  %add.ptr3.i.i113 = getelementptr i8, ptr %96, i32 320
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr3.i.i113, i32 %94) #6, !srcloc !97
  br label %if.then26

sw.epilog:                                        ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #8
  %97 = ptrtoint ptr %1 to i32
  call void @__asan_load4_noabort(i32 %97)
  %98 = load ptr, ptr %1, align 4
  tail call void (ptr, ptr, ...) @_dev_err(ptr noundef %98, ptr noundef nonnull @.str.19) #9
  br label %cleanup

if.then26:                                        ; preds = %sprd_mcdt_chan_int_en.exit107, %sprd_mcdt_chan_int_en.exit
  %cb27 = getelementptr inbounds %struct.sprd_mcdt_chan, ptr %chan, i32 0, i32 5
  %99 = ptrtoint ptr %cb27 to i32
  call void @__asan_store4_noabort(i32 %99)
  store ptr %cb, ptr %cb27, align 4
  %100 = ptrtoint ptr %int_enable to i32
  call void @__asan_store1_noabort(i32 %100)
  store i8 1, ptr %int_enable, align 1
  br label %cleanup

cleanup:                                          ; preds = %if.then26, %sw.epilog, %do.end11
  %retval.0 = phi i32 [ -22, %do.end11 ], [ 0, %if.then26 ], [ -22, %sw.epilog ]
  tail call void @_raw_spin_unlock_irqrestore(ptr noundef %lock, i32 noundef %call3) #6
  ret i32 %retval.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local void @sprd_mcdt_chan_int_disable(ptr nocapture noundef %chan) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #8
  call void @llvm.arm.gnu.eabi.mcount()
  %0 = ptrtoint ptr %chan to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %chan, align 4
  %lock = getelementptr inbounds %struct.sprd_mcdt_dev, ptr %1, i32 0, i32 2
  %call3 = tail call i32 @_raw_spin_lock_irqsave(ptr noundef %lock) #6
  %int_enable = getelementptr inbounds %struct.sprd_mcdt_chan, ptr %chan, i32 0, i32 7
  %2 = ptrtoint ptr %int_enable to i32
  call void @__asan_load1_noabort(i32 %2)
  %3 = load i8, ptr %int_enable, align 1, !range !95
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %3)
  %tobool.not = icmp eq i8 %3, 0
  br i1 %tobool.not, label %entry.cleanup_crit_edge, label %if.end

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #8
  br label %cleanup

if.end:                                           ; preds = %entry
  %type = getelementptr inbounds %struct.sprd_mcdt_chan, ptr %chan, i32 0, i32 3
  %4 = ptrtoint ptr %type to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load i32, ptr %type, align 4
  %6 = zext i32 %5 to i64
  call void @__sanitizer_cov_trace_switch(i64 %6, ptr @__sancov_gen_cov_switch_values.50)
  switch i32 %5, label %if.end.sw.epilog_crit_edge [
    i32 1, label %sw.bb
    i32 0, label %sw.bb9
  ]

if.end.sw.epilog_crit_edge:                       ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #8
  br label %sw.epilog

sw.bb:                                            ; preds = %if.end
  %id = getelementptr inbounds %struct.sprd_mcdt_chan, ptr %chan, i32 0, i32 1
  %7 = ptrtoint ptr %id to i32
  call void @__asan_load1_noabort(i32 %7)
  %8 = load i8, ptr %id, align 4
  call void @__sanitizer_cov_trace_const_cmp1(i8 10, i8 %8)
  %9 = icmp ult i8 %8, 10
  br i1 %9, label %switch.lookup, label %sw.bb.sprd_mcdt_int_type_shift.exit.i_crit_edge

sw.bb.sprd_mcdt_int_type_shift.exit.i_crit_edge:  ; preds = %sw.bb
  call void @__sanitizer_cov_trace_pc() #8
  br label %sprd_mcdt_int_type_shift.exit.i

switch.lookup:                                    ; preds = %sw.bb
  call void @__sanitizer_cov_trace_pc() #8
  %10 = sext i8 %8 to i32
  %switch.gep = getelementptr inbounds [10 x i32], ptr @switch.table.sprd_mcdt_chan_int_disable, i32 0, i32 %10
  %11 = ptrtoint ptr %switch.gep to i32
  call void @__asan_load4_noabort(i32 %11)
  %switch.load = load i32, ptr %switch.gep, align 4
  br label %sprd_mcdt_int_type_shift.exit.i

sprd_mcdt_int_type_shift.exit.i:                  ; preds = %switch.lookup, %sw.bb.sprd_mcdt_int_type_shift.exit.i_crit_edge
  %retval.0.i.i = phi i32 [ %switch.load, %switch.lookup ], [ 0, %sw.bb.sprd_mcdt_int_type_shift.exit.i_crit_edge ]
  call void @__sanitizer_cov_trace_const_cmp1(i8 10, i8 %8)
  %12 = icmp ult i8 %8, 10
  br i1 %12, label %switch.lookup90, label %sprd_mcdt_int_type_shift.exit.i.sprd_mcdt_chan_int_en.exit_crit_edge

sprd_mcdt_int_type_shift.exit.i.sprd_mcdt_chan_int_en.exit_crit_edge: ; preds = %sprd_mcdt_int_type_shift.exit.i
  call void @__sanitizer_cov_trace_pc() #8
  br label %sprd_mcdt_chan_int_en.exit

switch.lookup90:                                  ; preds = %sprd_mcdt_int_type_shift.exit.i
  call void @__sanitizer_cov_trace_pc() #8
  %13 = sext i8 %8 to i32
  %switch.gep91 = getelementptr inbounds [10 x i32], ptr @switch.table.sprd_mcdt_chan_int_disable.36, i32 0, i32 %13
  %14 = ptrtoint ptr %switch.gep91 to i32
  call void @__asan_load4_noabort(i32 %14)
  %switch.load92 = load i32, ptr %switch.gep91, align 4
  %shl.i = shl nuw nsw i32 1, %retval.0.i.i
  %base.i.i = getelementptr inbounds %struct.sprd_mcdt_dev, ptr %1, i32 0, i32 1
  %15 = ptrtoint ptr %base.i.i to i32
  call void @__asan_load4_noabort(i32 %15)
  %16 = load ptr, ptr %base.i.i, align 4
  %add.ptr.i.i = getelementptr i8, ptr %16, i32 %switch.load92
  %17 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i.i) #6
  %18 = tail call i32 @llvm.bswap.i32(i32 %17) #6
  %neg.i13.i = xor i32 %shl.i, -1
  %and.i14.i = and i32 %18, %neg.i13.i
  %19 = tail call i32 @llvm.bswap.i32(i32 %and.i14.i) #6
  %20 = ptrtoint ptr %base.i.i to i32
  call void @__asan_load4_noabort(i32 %20)
  %21 = load ptr, ptr %base.i.i, align 4
  %add.ptr3.i15.i = getelementptr i8, ptr %21, i32 %switch.load92
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr3.i15.i, i32 %19) #6, !srcloc !97
  br label %sprd_mcdt_chan_int_en.exit

sprd_mcdt_chan_int_en.exit:                       ; preds = %switch.lookup90, %sprd_mcdt_int_type_shift.exit.i.sprd_mcdt_chan_int_en.exit_crit_edge
  %22 = ptrtoint ptr %id to i32
  call void @__asan_load1_noabort(i32 %22)
  %23 = load i8, ptr %id, align 4
  call void @__sanitizer_cov_trace_const_cmp1(i8 10, i8 %23)
  %24 = icmp ult i8 %23, 10
  br i1 %24, label %switch.lookup93, label %sprd_mcdt_chan_int_en.exit.sprd_mcdt_int_type_shift.exit.i39_crit_edge

sprd_mcdt_chan_int_en.exit.sprd_mcdt_int_type_shift.exit.i39_crit_edge: ; preds = %sprd_mcdt_chan_int_en.exit
  call void @__sanitizer_cov_trace_pc() #8
  br label %sprd_mcdt_int_type_shift.exit.i39

switch.lookup93:                                  ; preds = %sprd_mcdt_chan_int_en.exit
  call void @__sanitizer_cov_trace_pc() #8
  %25 = sext i8 %23 to i32
  %switch.gep94 = getelementptr inbounds [10 x i32], ptr @switch.table.sprd_mcdt_chan_int_disable.37, i32 0, i32 %25
  %26 = ptrtoint ptr %switch.gep94 to i32
  call void @__asan_load4_noabort(i32 %26)
  %switch.load95 = load i32, ptr %switch.gep94, align 4
  br label %sprd_mcdt_int_type_shift.exit.i39

sprd_mcdt_int_type_shift.exit.i39:                ; preds = %switch.lookup93, %sprd_mcdt_chan_int_en.exit.sprd_mcdt_int_type_shift.exit.i39_crit_edge
  %retval.0.i.i38 = phi i32 [ %switch.load95, %switch.lookup93 ], [ 0, %sprd_mcdt_chan_int_en.exit.sprd_mcdt_int_type_shift.exit.i39_crit_edge ]
  call void @__sanitizer_cov_trace_const_cmp1(i8 10, i8 %23)
  %27 = icmp ult i8 %23, 10
  br i1 %27, label %switch.lookup96, label %sprd_mcdt_int_type_shift.exit.i39.sprd_mcdt_chan_int_clear.exit_crit_edge

sprd_mcdt_int_type_shift.exit.i39.sprd_mcdt_chan_int_clear.exit_crit_edge: ; preds = %sprd_mcdt_int_type_shift.exit.i39
  call void @__sanitizer_cov_trace_pc() #8
  br label %sprd_mcdt_chan_int_clear.exit

switch.lookup96:                                  ; preds = %sprd_mcdt_int_type_shift.exit.i39
  call void @__sanitizer_cov_trace_pc() #8
  %28 = sext i8 %23 to i32
  %switch.gep97 = getelementptr inbounds [10 x i32], ptr @switch.table.sprd_mcdt_chan_int_disable.38, i32 0, i32 %28
  %29 = ptrtoint ptr %switch.gep97 to i32
  call void @__asan_load4_noabort(i32 %29)
  %switch.load98 = load i32, ptr %switch.gep97, align 4
  %shl.i43 = shl nuw nsw i32 1, %retval.0.i.i38
  %base.i.i44 = getelementptr inbounds %struct.sprd_mcdt_dev, ptr %1, i32 0, i32 1
  %30 = ptrtoint ptr %base.i.i44 to i32
  call void @__asan_load4_noabort(i32 %30)
  %31 = load ptr, ptr %base.i.i44, align 4
  %add.ptr.i.i45 = getelementptr i8, ptr %31, i32 %switch.load98
  %32 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i.i45) #6, !srcloc !96
  %33 = tail call i32 @llvm.bswap.i32(i32 %32) #6
  %or.i.i = or i32 %33, %shl.i43
  %34 = tail call i32 @llvm.bswap.i32(i32 %or.i.i) #6
  %35 = ptrtoint ptr %base.i.i44 to i32
  call void @__asan_load4_noabort(i32 %35)
  %36 = load ptr, ptr %base.i.i44, align 4
  %add.ptr3.i.i = getelementptr i8, ptr %36, i32 %switch.load98
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr3.i.i, i32 %34) #6, !srcloc !97
  br label %sprd_mcdt_chan_int_clear.exit

sprd_mcdt_chan_int_clear.exit:                    ; preds = %switch.lookup96, %sprd_mcdt_int_type_shift.exit.i39.sprd_mcdt_chan_int_clear.exit_crit_edge
  %37 = ptrtoint ptr %id to i32
  call void @__asan_load1_noabort(i32 %37)
  %38 = load i8, ptr %id, align 4
  %conv.i = zext i8 %38 to i32
  %shl.i47 = shl nuw i32 1, %conv.i
  %base.i.i48 = getelementptr inbounds %struct.sprd_mcdt_dev, ptr %1, i32 0, i32 1
  %39 = ptrtoint ptr %base.i.i48 to i32
  call void @__asan_load4_noabort(i32 %39)
  %40 = load ptr, ptr %base.i.i48, align 4
  %add.ptr.i.i49 = getelementptr i8, ptr %40, i32 320
  %41 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i.i49) #6
  %42 = tail call i32 @llvm.bswap.i32(i32 %41) #6
  %neg.i10.i = xor i32 %shl.i47, -1
  %and.i11.i = and i32 %42, %neg.i10.i
  %43 = tail call i32 @llvm.bswap.i32(i32 %and.i11.i) #6
  %44 = ptrtoint ptr %base.i.i48 to i32
  call void @__asan_load4_noabort(i32 %44)
  %45 = load ptr, ptr %base.i.i48, align 4
  %add.ptr3.i12.i = getelementptr i8, ptr %45, i32 320
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr3.i12.i, i32 %43) #6, !srcloc !97
  br label %sw.epilog

sw.bb9:                                           ; preds = %if.end
  %id10 = getelementptr inbounds %struct.sprd_mcdt_chan, ptr %chan, i32 0, i32 1
  %46 = ptrtoint ptr %id10 to i32
  call void @__asan_load1_noabort(i32 %46)
  %47 = load i8, ptr %id10, align 4
  call void @__sanitizer_cov_trace_const_cmp1(i8 10, i8 %47)
  %48 = icmp ult i8 %47, 10
  br i1 %48, label %switch.lookup99, label %sw.bb9.sprd_mcdt_int_type_shift.exit.i55_crit_edge

sw.bb9.sprd_mcdt_int_type_shift.exit.i55_crit_edge: ; preds = %sw.bb9
  call void @__sanitizer_cov_trace_pc() #8
  br label %sprd_mcdt_int_type_shift.exit.i55

switch.lookup99:                                  ; preds = %sw.bb9
  call void @__sanitizer_cov_trace_pc() #8
  %49 = sext i8 %47 to i32
  %switch.gep100 = getelementptr inbounds [10 x i32], ptr @switch.table.sprd_mcdt_chan_int_disable.39, i32 0, i32 %49
  %50 = ptrtoint ptr %switch.gep100 to i32
  call void @__asan_load4_noabort(i32 %50)
  %switch.load101 = load i32, ptr %switch.gep100, align 4
  br label %sprd_mcdt_int_type_shift.exit.i55

sprd_mcdt_int_type_shift.exit.i55:                ; preds = %switch.lookup99, %sw.bb9.sprd_mcdt_int_type_shift.exit.i55_crit_edge
  %retval.0.i.i54 = phi i32 [ %switch.load101, %switch.lookup99 ], [ 0, %sw.bb9.sprd_mcdt_int_type_shift.exit.i55_crit_edge ]
  call void @__sanitizer_cov_trace_const_cmp1(i8 10, i8 %47)
  %51 = icmp ult i8 %47, 10
  br i1 %51, label %switch.lookup102, label %sprd_mcdt_int_type_shift.exit.i55.sprd_mcdt_chan_int_en.exit66_crit_edge

sprd_mcdt_int_type_shift.exit.i55.sprd_mcdt_chan_int_en.exit66_crit_edge: ; preds = %sprd_mcdt_int_type_shift.exit.i55
  call void @__sanitizer_cov_trace_pc() #8
  br label %sprd_mcdt_chan_int_en.exit66

switch.lookup102:                                 ; preds = %sprd_mcdt_int_type_shift.exit.i55
  call void @__sanitizer_cov_trace_pc() #8
  %52 = sext i8 %47 to i32
  %switch.gep103 = getelementptr inbounds [10 x i32], ptr @switch.table.sprd_mcdt_chan_int_disable.40, i32 0, i32 %52
  %53 = ptrtoint ptr %switch.gep103 to i32
  call void @__asan_load4_noabort(i32 %53)
  %switch.load104 = load i32, ptr %switch.gep103, align 4
  %shl.i59 = shl nuw nsw i32 1, %retval.0.i.i54
  %base.i.i60 = getelementptr inbounds %struct.sprd_mcdt_dev, ptr %1, i32 0, i32 1
  %54 = ptrtoint ptr %base.i.i60 to i32
  call void @__asan_load4_noabort(i32 %54)
  %55 = load ptr, ptr %base.i.i60, align 4
  %add.ptr.i.i61 = getelementptr i8, ptr %55, i32 %switch.load104
  %56 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i.i61) #6
  %57 = tail call i32 @llvm.bswap.i32(i32 %56) #6
  %neg.i13.i63 = xor i32 %shl.i59, -1
  %and.i14.i64 = and i32 %57, %neg.i13.i63
  %58 = tail call i32 @llvm.bswap.i32(i32 %and.i14.i64) #6
  %59 = ptrtoint ptr %base.i.i60 to i32
  call void @__asan_load4_noabort(i32 %59)
  %60 = load ptr, ptr %base.i.i60, align 4
  %add.ptr3.i15.i65 = getelementptr i8, ptr %60, i32 %switch.load104
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr3.i15.i65, i32 %58) #6, !srcloc !97
  br label %sprd_mcdt_chan_int_en.exit66

sprd_mcdt_chan_int_en.exit66:                     ; preds = %switch.lookup102, %sprd_mcdt_int_type_shift.exit.i55.sprd_mcdt_chan_int_en.exit66_crit_edge
  %61 = ptrtoint ptr %id10 to i32
  call void @__asan_load1_noabort(i32 %61)
  %62 = load i8, ptr %id10, align 4
  call void @__sanitizer_cov_trace_const_cmp1(i8 10, i8 %62)
  %63 = icmp ult i8 %62, 10
  br i1 %63, label %switch.lookup105, label %sprd_mcdt_chan_int_en.exit66.sprd_mcdt_int_type_shift.exit.i72_crit_edge

sprd_mcdt_chan_int_en.exit66.sprd_mcdt_int_type_shift.exit.i72_crit_edge: ; preds = %sprd_mcdt_chan_int_en.exit66
  call void @__sanitizer_cov_trace_pc() #8
  br label %sprd_mcdt_int_type_shift.exit.i72

switch.lookup105:                                 ; preds = %sprd_mcdt_chan_int_en.exit66
  call void @__sanitizer_cov_trace_pc() #8
  %64 = sext i8 %62 to i32
  %switch.gep106 = getelementptr inbounds [10 x i32], ptr @switch.table.sprd_mcdt_chan_int_disable.41, i32 0, i32 %64
  %65 = ptrtoint ptr %switch.gep106 to i32
  call void @__asan_load4_noabort(i32 %65)
  %switch.load107 = load i32, ptr %switch.gep106, align 4
  br label %sprd_mcdt_int_type_shift.exit.i72

sprd_mcdt_int_type_shift.exit.i72:                ; preds = %switch.lookup105, %sprd_mcdt_chan_int_en.exit66.sprd_mcdt_int_type_shift.exit.i72_crit_edge
  %retval.0.i.i71 = phi i32 [ %switch.load107, %switch.lookup105 ], [ 0, %sprd_mcdt_chan_int_en.exit66.sprd_mcdt_int_type_shift.exit.i72_crit_edge ]
  call void @__sanitizer_cov_trace_const_cmp1(i8 10, i8 %62)
  %66 = icmp ult i8 %62, 10
  br i1 %66, label %switch.lookup108, label %sprd_mcdt_int_type_shift.exit.i72.sprd_mcdt_chan_int_clear.exit82_crit_edge

sprd_mcdt_int_type_shift.exit.i72.sprd_mcdt_chan_int_clear.exit82_crit_edge: ; preds = %sprd_mcdt_int_type_shift.exit.i72
  call void @__sanitizer_cov_trace_pc() #8
  br label %sprd_mcdt_chan_int_clear.exit82

switch.lookup108:                                 ; preds = %sprd_mcdt_int_type_shift.exit.i72
  call void @__sanitizer_cov_trace_pc() #8
  %67 = sext i8 %62 to i32
  %switch.gep109 = getelementptr inbounds [10 x i32], ptr @switch.table.sprd_mcdt_chan_int_disable.42, i32 0, i32 %67
  %68 = ptrtoint ptr %switch.gep109 to i32
  call void @__asan_load4_noabort(i32 %68)
  %switch.load110 = load i32, ptr %switch.gep109, align 4
  %shl.i76 = shl nuw nsw i32 1, %retval.0.i.i71
  %base.i.i77 = getelementptr inbounds %struct.sprd_mcdt_dev, ptr %1, i32 0, i32 1
  %69 = ptrtoint ptr %base.i.i77 to i32
  call void @__asan_load4_noabort(i32 %69)
  %70 = load ptr, ptr %base.i.i77, align 4
  %add.ptr.i.i78 = getelementptr i8, ptr %70, i32 %switch.load110
  %71 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i.i78) #6, !srcloc !96
  %72 = tail call i32 @llvm.bswap.i32(i32 %71) #6
  %or.i.i79 = or i32 %72, %shl.i76
  %73 = tail call i32 @llvm.bswap.i32(i32 %or.i.i79) #6
  %74 = ptrtoint ptr %base.i.i77 to i32
  call void @__asan_load4_noabort(i32 %74)
  %75 = load ptr, ptr %base.i.i77, align 4
  %add.ptr3.i.i80 = getelementptr i8, ptr %75, i32 %switch.load110
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr3.i.i80, i32 %73) #6, !srcloc !97
  br label %sprd_mcdt_chan_int_clear.exit82

sprd_mcdt_chan_int_clear.exit82:                  ; preds = %switch.lookup108, %sprd_mcdt_int_type_shift.exit.i72.sprd_mcdt_chan_int_clear.exit82_crit_edge
  %76 = ptrtoint ptr %id10 to i32
  call void @__asan_load1_noabort(i32 %76)
  %77 = load i8, ptr %id10, align 4
  %conv.i83 = zext i8 %77 to i32
  %shl.i84 = shl nuw i32 1, %conv.i83
  %base.i.i85 = getelementptr inbounds %struct.sprd_mcdt_dev, ptr %1, i32 0, i32 1
  %78 = ptrtoint ptr %base.i.i85 to i32
  call void @__asan_load4_noabort(i32 %78)
  %79 = load ptr, ptr %base.i.i85, align 4
  %add.ptr.i.i86 = getelementptr i8, ptr %79, i32 320
  %80 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i.i86) #6
  %81 = tail call i32 @llvm.bswap.i32(i32 %80) #6
  %neg.i10.i87 = xor i32 %shl.i84, -1
  %and.i11.i88 = and i32 %81, %neg.i10.i87
  %82 = tail call i32 @llvm.bswap.i32(i32 %and.i11.i88) #6
  %83 = ptrtoint ptr %base.i.i85 to i32
  call void @__asan_load4_noabort(i32 %83)
  %84 = load ptr, ptr %base.i.i85, align 4
  %add.ptr3.i12.i89 = getelementptr i8, ptr %84, i32 320
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr3.i12.i89, i32 %82) #6, !srcloc !97
  br label %sw.epilog

sw.epilog:                                        ; preds = %sprd_mcdt_chan_int_clear.exit82, %sprd_mcdt_chan_int_clear.exit, %if.end.sw.epilog_crit_edge
  %85 = ptrtoint ptr %int_enable to i32
  call void @__asan_store1_noabort(i32 %85)
  store i8 0, ptr %int_enable, align 1
  br label %cleanup

cleanup:                                          ; preds = %sw.epilog, %entry.cleanup_crit_edge
  tail call void @_raw_spin_unlock_irqrestore(ptr noundef %lock, i32 noundef %call3) #6
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local i32 @sprd_mcdt_chan_dma_enable(ptr nocapture noundef %chan, i32 noundef %dma_chan, i32 noundef %water_mark) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #8
  call void @llvm.arm.gnu.eabi.mcount()
  %0 = ptrtoint ptr %chan to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %chan, align 4
  %lock = getelementptr inbounds %struct.sprd_mcdt_dev, ptr %1, i32 0, i32 2
  %call3 = tail call i32 @_raw_spin_lock_irqsave(ptr noundef %lock) #6
  %dma_enable = getelementptr inbounds %struct.sprd_mcdt_chan, ptr %chan, i32 0, i32 6
  %2 = ptrtoint ptr %dma_enable to i32
  call void @__asan_load1_noabort(i32 %2)
  %3 = load i8, ptr %dma_enable, align 4, !range !95
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %3)
  %tobool.not = icmp eq i8 %3, 0
  br i1 %tobool.not, label %lor.lhs.false, label %entry.do.end14_crit_edge

entry.do.end14_crit_edge:                         ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #8
  br label %do.end14

lor.lhs.false:                                    ; preds = %entry
  %int_enable = getelementptr inbounds %struct.sprd_mcdt_chan, ptr %chan, i32 0, i32 7
  %4 = ptrtoint ptr %int_enable to i32
  call void @__asan_load1_noabort(i32 %4)
  %5 = load i8, ptr %int_enable, align 1, !range !95
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %5)
  %tobool7.not = icmp ne i8 %5, 0
  call void @__sanitizer_cov_trace_const_cmp4(i32 4, i32 %dma_chan)
  %cmp10 = icmp ugt i32 %dma_chan, 4
  %or.cond = or i1 %cmp10, %tobool7.not
  br i1 %or.cond, label %lor.lhs.false.do.end14_crit_edge, label %if.end

lor.lhs.false.do.end14_crit_edge:                 ; preds = %lor.lhs.false
  call void @__sanitizer_cov_trace_pc() #8
  br label %do.end14

do.end14:                                         ; preds = %lor.lhs.false.do.end14_crit_edge, %entry.do.end14_crit_edge
  %6 = ptrtoint ptr %1 to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load ptr, ptr %1, align 4
  tail call void (ptr, ptr, ...) @_dev_err(ptr noundef %7, ptr noundef nonnull @.str.21) #9
  br label %cleanup

if.end:                                           ; preds = %lor.lhs.false
  %type = getelementptr inbounds %struct.sprd_mcdt_chan, ptr %chan, i32 0, i32 3
  %8 = ptrtoint ptr %type to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load i32, ptr %type, align 4
  %10 = zext i32 %9 to i64
  call void @__sanitizer_cov_trace_switch(i64 %10, ptr @__sancov_gen_cov_switch_values.51)
  switch i32 %9, label %sw.epilog [
    i32 1, label %sw.bb
    i32 0, label %sw.bb20
  ]

sw.bb:                                            ; preds = %if.end
  %id = getelementptr inbounds %struct.sprd_mcdt_chan, ptr %chan, i32 0, i32 1
  %11 = ptrtoint ptr %id to i32
  call void @__asan_load1_noabort(i32 %11)
  %12 = load i8, ptr %id, align 4
  %conv.i = zext i8 %12 to i32
  %shl.i = shl i32 65536, %conv.i
  %base.i.i = getelementptr inbounds %struct.sprd_mcdt_dev, ptr %1, i32 0, i32 1
  %13 = ptrtoint ptr %base.i.i to i32
  call void @__asan_load4_noabort(i32 %13)
  %14 = load ptr, ptr %base.i.i, align 4
  %add.ptr.i.i = getelementptr i8, ptr %14, i32 332
  %15 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i.i) #6, !srcloc !96
  %16 = tail call i32 @llvm.bswap.i32(i32 %15) #6
  %or.i.i = or i32 %16, %shl.i
  %17 = tail call i32 @llvm.bswap.i32(i32 %or.i.i) #6
  %18 = ptrtoint ptr %base.i.i to i32
  call void @__asan_load4_noabort(i32 %18)
  %19 = load ptr, ptr %base.i.i, align 4
  %add.ptr3.i.i = getelementptr i8, ptr %19, i32 332
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr3.i.i, i32 %17) #6, !srcloc !97
  %20 = ptrtoint ptr %id to i32
  call void @__asan_load1_noabort(i32 %20)
  %21 = load i8, ptr %id, align 4
  %conv.i72 = zext i8 %21 to i32
  %mul.i = shl nuw nsw i32 %conv.i72, 2
  %add.i = add nuw nsw i32 %mul.i, 136
  %and1.i = and i32 %water_mark, 511
  %22 = ptrtoint ptr %base.i.i to i32
  call void @__asan_load4_noabort(i32 %22)
  %23 = load ptr, ptr %base.i.i, align 4
  %add.ptr.i.i74 = getelementptr i8, ptr %23, i32 %add.i
  %24 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i.i74) #6, !srcloc !96
  %25 = and i32 %24, 16646398
  %26 = tail call i32 @llvm.bswap.i32(i32 %25) #6
  %or.i = or i32 %and1.i, %26
  %or.i.i75 = or i32 %or.i, 33488896
  %27 = tail call i32 @llvm.bswap.i32(i32 %or.i.i75) #6
  %28 = ptrtoint ptr %base.i.i to i32
  call void @__asan_load4_noabort(i32 %28)
  %29 = load ptr, ptr %base.i.i, align 4
  %add.ptr3.i.i76 = getelementptr i8, ptr %29, i32 %add.i
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr3.i.i76, i32 %27) #6, !srcloc !97
  %30 = ptrtoint ptr %id to i32
  call void @__asan_load1_noabort(i32 %30)
  %31 = load i8, ptr %id, align 4
  %conv.i77 = zext i8 %31 to i32
  %shl.i78 = shl nuw i32 1, %conv.i77
  %32 = ptrtoint ptr %base.i.i to i32
  call void @__asan_load4_noabort(i32 %32)
  %33 = load ptr, ptr %base.i.i, align 4
  %add.ptr.i.i80 = getelementptr i8, ptr %33, i32 176
  %34 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i.i80) #6
  %35 = tail call i32 @llvm.bswap.i32(i32 %34) #6
  %or.i.i81 = or i32 %35, %shl.i78
  %36 = tail call i32 @llvm.bswap.i32(i32 %or.i.i81) #6
  %37 = ptrtoint ptr %base.i.i to i32
  call void @__asan_load4_noabort(i32 %37)
  %38 = load ptr, ptr %base.i.i, align 4
  %add.ptr3.i.i82 = getelementptr i8, ptr %38, i32 176
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr3.i.i82, i32 %36) #6, !srcloc !97
  %39 = ptrtoint ptr %id to i32
  call void @__asan_load1_noabort(i32 %39)
  %40 = load i8, ptr %id, align 4
  %41 = zext i32 %dma_chan to i64
  call void @__sanitizer_cov_trace_switch(i64 %41, ptr @__sancov_gen_cov_switch_values.52)
  switch i32 %dma_chan, label %sw.bb.sprd_mcdt_adc_dma_chn_select.exit_crit_edge [
    i32 0, label %sw.bb.i
    i32 1, label %sw.bb1.i
    i32 2, label %sw.bb4.i
    i32 3, label %sw.bb7.i
    i32 4, label %sw.bb10.i
  ]

sw.bb.sprd_mcdt_adc_dma_chn_select.exit_crit_edge: ; preds = %sw.bb
  call void @__sanitizer_cov_trace_pc() #8
  br label %sprd_mcdt_adc_dma_chn_select.exit

sw.bb.i:                                          ; preds = %sw.bb
  call void @__sanitizer_cov_trace_pc() #8
  %conv.i83 = zext i8 %40 to i32
  %42 = ptrtoint ptr %base.i.i to i32
  call void @__asan_load4_noabort(i32 %42)
  %43 = load ptr, ptr %base.i.i, align 4
  %add.ptr.i.i85 = getelementptr i8, ptr %43, i32 336
  %44 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i.i85) #6, !srcloc !96
  %45 = and i32 %44, -251658241
  %46 = tail call i32 @llvm.bswap.i32(i32 %45) #6
  %or.i.i86 = or i32 %46, %conv.i83
  %47 = tail call i32 @llvm.bswap.i32(i32 %or.i.i86) #6
  %48 = ptrtoint ptr %base.i.i to i32
  call void @__asan_load4_noabort(i32 %48)
  %49 = load ptr, ptr %base.i.i, align 4
  %add.ptr3.i.i87 = getelementptr i8, ptr %49, i32 336
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr3.i.i87, i32 %47) #6, !srcloc !97
  br label %sprd_mcdt_adc_dma_chn_select.exitthread-pre-split

sw.bb1.i:                                         ; preds = %sw.bb
  call void @__sanitizer_cov_trace_pc() #8
  %conv2.i = zext i8 %40 to i32
  %shl3.i = shl nuw nsw i32 %conv2.i, 4
  %50 = ptrtoint ptr %base.i.i to i32
  call void @__asan_load4_noabort(i32 %50)
  %51 = load ptr, ptr %base.i.i, align 4
  %add.ptr.i22.i = getelementptr i8, ptr %51, i32 336
  %52 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i22.i) #6, !srcloc !96
  %53 = and i32 %52, 268435455
  %54 = tail call i32 @llvm.bswap.i32(i32 %53) #6
  %or.i24.i = or i32 %54, %shl3.i
  %55 = tail call i32 @llvm.bswap.i32(i32 %or.i24.i) #6
  %56 = ptrtoint ptr %base.i.i to i32
  call void @__asan_load4_noabort(i32 %56)
  %57 = load ptr, ptr %base.i.i, align 4
  %add.ptr3.i25.i = getelementptr i8, ptr %57, i32 336
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr3.i25.i, i32 %55) #6, !srcloc !97
  br label %sprd_mcdt_adc_dma_chn_select.exitthread-pre-split

sw.bb4.i:                                         ; preds = %sw.bb
  call void @__sanitizer_cov_trace_pc() #8
  %conv5.i = zext i8 %40 to i32
  %shl6.i = shl nuw nsw i32 %conv5.i, 8
  %58 = ptrtoint ptr %base.i.i to i32
  call void @__asan_load4_noabort(i32 %58)
  %59 = load ptr, ptr %base.i.i, align 4
  %add.ptr.i27.i = getelementptr i8, ptr %59, i32 336
  %60 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i27.i) #6, !srcloc !96
  %61 = and i32 %60, -983041
  %62 = tail call i32 @llvm.bswap.i32(i32 %61) #6
  %or.i29.i = or i32 %62, %shl6.i
  %63 = tail call i32 @llvm.bswap.i32(i32 %or.i29.i) #6
  %64 = ptrtoint ptr %base.i.i to i32
  call void @__asan_load4_noabort(i32 %64)
  %65 = load ptr, ptr %base.i.i, align 4
  %add.ptr3.i30.i = getelementptr i8, ptr %65, i32 336
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr3.i30.i, i32 %63) #6, !srcloc !97
  br label %sprd_mcdt_adc_dma_chn_select.exitthread-pre-split

sw.bb7.i:                                         ; preds = %sw.bb
  call void @__sanitizer_cov_trace_pc() #8
  %conv8.i = zext i8 %40 to i32
  %shl9.i = shl nuw nsw i32 %conv8.i, 12
  %66 = ptrtoint ptr %base.i.i to i32
  call void @__asan_load4_noabort(i32 %66)
  %67 = load ptr, ptr %base.i.i, align 4
  %add.ptr.i32.i = getelementptr i8, ptr %67, i32 336
  %68 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i32.i) #6, !srcloc !96
  %69 = and i32 %68, -15728641
  %70 = tail call i32 @llvm.bswap.i32(i32 %69) #6
  %or.i34.i = or i32 %70, %shl9.i
  %71 = tail call i32 @llvm.bswap.i32(i32 %or.i34.i) #6
  %72 = ptrtoint ptr %base.i.i to i32
  call void @__asan_load4_noabort(i32 %72)
  %73 = load ptr, ptr %base.i.i, align 4
  %add.ptr3.i35.i = getelementptr i8, ptr %73, i32 336
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr3.i35.i, i32 %71) #6, !srcloc !97
  br label %sprd_mcdt_adc_dma_chn_select.exitthread-pre-split

sw.bb10.i:                                        ; preds = %sw.bb
  call void @__sanitizer_cov_trace_pc() #8
  %conv11.i = zext i8 %40 to i32
  %shl12.i = shl nuw nsw i32 %conv11.i, 16
  %74 = ptrtoint ptr %base.i.i to i32
  call void @__asan_load4_noabort(i32 %74)
  %75 = load ptr, ptr %base.i.i, align 4
  %add.ptr.i37.i = getelementptr i8, ptr %75, i32 336
  %76 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i37.i) #6, !srcloc !96
  %77 = and i32 %76, -3841
  %78 = tail call i32 @llvm.bswap.i32(i32 %77) #6
  %or.i39.i = or i32 %78, %shl12.i
  %79 = tail call i32 @llvm.bswap.i32(i32 %or.i39.i) #6
  %80 = ptrtoint ptr %base.i.i to i32
  call void @__asan_load4_noabort(i32 %80)
  %81 = load ptr, ptr %base.i.i, align 4
  %add.ptr3.i40.i = getelementptr i8, ptr %81, i32 336
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr3.i40.i, i32 %79) #6, !srcloc !97
  br label %sprd_mcdt_adc_dma_chn_select.exitthread-pre-split

sprd_mcdt_adc_dma_chn_select.exitthread-pre-split: ; preds = %sw.bb10.i, %sw.bb7.i, %sw.bb4.i, %sw.bb1.i, %sw.bb.i
  %82 = ptrtoint ptr %id to i32
  call void @__asan_load1_noabort(i32 %82)
  %.pr = load i8, ptr %id, align 4
  br label %sprd_mcdt_adc_dma_chn_select.exit

sprd_mcdt_adc_dma_chn_select.exit:                ; preds = %sprd_mcdt_adc_dma_chn_select.exitthread-pre-split, %sw.bb.sprd_mcdt_adc_dma_chn_select.exit_crit_edge
  %83 = phi i8 [ %.pr, %sprd_mcdt_adc_dma_chn_select.exitthread-pre-split ], [ %40, %sw.bb.sprd_mcdt_adc_dma_chn_select.exit_crit_edge ]
  %84 = zext i8 %83 to i64
  call void @__sanitizer_cov_trace_switch(i64 %84, ptr @__sancov_gen_cov_switch_values.53)
  switch i8 %83, label %sprd_mcdt_adc_dma_chn_select.exit.sprd_mcdt_dma_ack_shift.exit.i_crit_edge [
    i8 7, label %sw.bb7.i.i
    i8 6, label %sw.bb6.i.i
    i8 1, label %sprd_mcdt_adc_dma_chn_select.exit.sw.bb1.i.i_crit_edge
    i8 9, label %sprd_mcdt_adc_dma_chn_select.exit.sw.bb1.i.i_crit_edge175
    i8 2, label %sprd_mcdt_adc_dma_chn_select.exit.sw.epilog.i_crit_edge
    i8 3, label %sw.bb3.i.i
    i8 4, label %sw.bb4.i.i
    i8 5, label %sw.bb5.i.i
  ]

sprd_mcdt_adc_dma_chn_select.exit.sw.epilog.i_crit_edge: ; preds = %sprd_mcdt_adc_dma_chn_select.exit
  call void @__sanitizer_cov_trace_pc() #8
  br label %sw.epilog.i

sprd_mcdt_adc_dma_chn_select.exit.sw.bb1.i.i_crit_edge175: ; preds = %sprd_mcdt_adc_dma_chn_select.exit
  call void @__sanitizer_cov_trace_pc() #8
  br label %sw.bb1.i.i

sprd_mcdt_adc_dma_chn_select.exit.sw.bb1.i.i_crit_edge: ; preds = %sprd_mcdt_adc_dma_chn_select.exit
  call void @__sanitizer_cov_trace_pc() #8
  br label %sw.bb1.i.i

sprd_mcdt_adc_dma_chn_select.exit.sprd_mcdt_dma_ack_shift.exit.i_crit_edge: ; preds = %sprd_mcdt_adc_dma_chn_select.exit
  call void @__sanitizer_cov_trace_pc() #8
  br label %sprd_mcdt_dma_ack_shift.exit.i

sw.bb1.i.i:                                       ; preds = %sprd_mcdt_adc_dma_chn_select.exit.sw.bb1.i.i_crit_edge, %sprd_mcdt_adc_dma_chn_select.exit.sw.bb1.i.i_crit_edge175
  br label %sprd_mcdt_dma_ack_shift.exit.i

sw.bb3.i.i:                                       ; preds = %sprd_mcdt_adc_dma_chn_select.exit
  call void @__sanitizer_cov_trace_pc() #8
  br label %sw.epilog.i

sw.bb4.i.i:                                       ; preds = %sprd_mcdt_adc_dma_chn_select.exit
  call void @__sanitizer_cov_trace_pc() #8
  br label %sw.epilog.i

sw.bb5.i.i:                                       ; preds = %sprd_mcdt_adc_dma_chn_select.exit
  call void @__sanitizer_cov_trace_pc() #8
  br label %sw.epilog.i

sw.bb6.i.i:                                       ; preds = %sprd_mcdt_adc_dma_chn_select.exit
  call void @__sanitizer_cov_trace_pc() #8
  br label %sw.epilog.i

sw.bb7.i.i:                                       ; preds = %sprd_mcdt_adc_dma_chn_select.exit
  call void @__sanitizer_cov_trace_pc() #8
  br label %sw.epilog.i

sprd_mcdt_dma_ack_shift.exit.i:                   ; preds = %sw.bb1.i.i, %sprd_mcdt_adc_dma_chn_select.exit.sprd_mcdt_dma_ack_shift.exit.i_crit_edge
  %retval.0.i.i = phi i32 [ 4, %sw.bb1.i.i ], [ 0, %sprd_mcdt_adc_dma_chn_select.exit.sprd_mcdt_dma_ack_shift.exit.i_crit_edge ]
  %85 = zext i8 %83 to i64
  call void @__sanitizer_cov_trace_switch(i64 %85, ptr @__sancov_gen_cov_switch_values.54)
  switch i8 %83, label %sprd_mcdt_dma_ack_shift.exit.i.if.then31_crit_edge [
    i8 0, label %sprd_mcdt_dma_ack_shift.exit.i.sw.epilog.i_crit_edge
    i8 1, label %sprd_mcdt_dma_ack_shift.exit.i.sw.epilog.i_crit_edge176
    i8 2, label %sprd_mcdt_dma_ack_shift.exit.i.sw.epilog.i_crit_edge177
    i8 3, label %sprd_mcdt_dma_ack_shift.exit.i.sw.epilog.i_crit_edge178
    i8 4, label %sprd_mcdt_dma_ack_shift.exit.i.sw.epilog.i_crit_edge179
    i8 5, label %sprd_mcdt_dma_ack_shift.exit.i.sw.epilog.i_crit_edge180
    i8 6, label %sprd_mcdt_dma_ack_shift.exit.i.sw.epilog.i_crit_edge181
    i8 7, label %sprd_mcdt_dma_ack_shift.exit.i.sw.epilog.i_crit_edge182
    i8 8, label %sprd_mcdt_dma_ack_shift.exit.i.sw.bb1.i88_crit_edge
    i8 9, label %sprd_mcdt_dma_ack_shift.exit.i.sw.bb1.i88_crit_edge183
  ]

sprd_mcdt_dma_ack_shift.exit.i.sw.bb1.i88_crit_edge183: ; preds = %sprd_mcdt_dma_ack_shift.exit.i
  call void @__sanitizer_cov_trace_pc() #8
  br label %sw.bb1.i88

sprd_mcdt_dma_ack_shift.exit.i.sw.bb1.i88_crit_edge: ; preds = %sprd_mcdt_dma_ack_shift.exit.i
  call void @__sanitizer_cov_trace_pc() #8
  br label %sw.bb1.i88

sprd_mcdt_dma_ack_shift.exit.i.sw.epilog.i_crit_edge182: ; preds = %sprd_mcdt_dma_ack_shift.exit.i
  call void @__sanitizer_cov_trace_pc() #8
  br label %sw.epilog.i

sprd_mcdt_dma_ack_shift.exit.i.sw.epilog.i_crit_edge181: ; preds = %sprd_mcdt_dma_ack_shift.exit.i
  call void @__sanitizer_cov_trace_pc() #8
  br label %sw.epilog.i

sprd_mcdt_dma_ack_shift.exit.i.sw.epilog.i_crit_edge180: ; preds = %sprd_mcdt_dma_ack_shift.exit.i
  call void @__sanitizer_cov_trace_pc() #8
  br label %sw.epilog.i

sprd_mcdt_dma_ack_shift.exit.i.sw.epilog.i_crit_edge179: ; preds = %sprd_mcdt_dma_ack_shift.exit.i
  call void @__sanitizer_cov_trace_pc() #8
  br label %sw.epilog.i

sprd_mcdt_dma_ack_shift.exit.i.sw.epilog.i_crit_edge178: ; preds = %sprd_mcdt_dma_ack_shift.exit.i
  call void @__sanitizer_cov_trace_pc() #8
  br label %sw.epilog.i

sprd_mcdt_dma_ack_shift.exit.i.sw.epilog.i_crit_edge177: ; preds = %sprd_mcdt_dma_ack_shift.exit.i
  call void @__sanitizer_cov_trace_pc() #8
  br label %sw.epilog.i

sprd_mcdt_dma_ack_shift.exit.i.sw.epilog.i_crit_edge176: ; preds = %sprd_mcdt_dma_ack_shift.exit.i
  call void @__sanitizer_cov_trace_pc() #8
  br label %sw.epilog.i

sprd_mcdt_dma_ack_shift.exit.i.sw.epilog.i_crit_edge: ; preds = %sprd_mcdt_dma_ack_shift.exit.i
  call void @__sanitizer_cov_trace_pc() #8
  br label %sw.epilog.i

sprd_mcdt_dma_ack_shift.exit.i.if.then31_crit_edge: ; preds = %sprd_mcdt_dma_ack_shift.exit.i
  call void @__sanitizer_cov_trace_pc() #8
  br label %if.then31

sw.bb1.i88:                                       ; preds = %sprd_mcdt_dma_ack_shift.exit.i.sw.bb1.i88_crit_edge, %sprd_mcdt_dma_ack_shift.exit.i.sw.bb1.i88_crit_edge183
  br label %sw.epilog.i

sw.epilog.i:                                      ; preds = %sw.bb1.i88, %sprd_mcdt_dma_ack_shift.exit.i.sw.epilog.i_crit_edge, %sprd_mcdt_dma_ack_shift.exit.i.sw.epilog.i_crit_edge176, %sprd_mcdt_dma_ack_shift.exit.i.sw.epilog.i_crit_edge177, %sprd_mcdt_dma_ack_shift.exit.i.sw.epilog.i_crit_edge178, %sprd_mcdt_dma_ack_shift.exit.i.sw.epilog.i_crit_edge179, %sprd_mcdt_dma_ack_shift.exit.i.sw.epilog.i_crit_edge180, %sprd_mcdt_dma_ack_shift.exit.i.sw.epilog.i_crit_edge181, %sprd_mcdt_dma_ack_shift.exit.i.sw.epilog.i_crit_edge182, %sw.bb7.i.i, %sw.bb6.i.i, %sw.bb5.i.i, %sw.bb4.i.i, %sw.bb3.i.i, %sprd_mcdt_adc_dma_chn_select.exit.sw.epilog.i_crit_edge
  %retval.0.i9.i = phi i32 [ %retval.0.i.i, %sw.bb1.i88 ], [ %retval.0.i.i, %sprd_mcdt_dma_ack_shift.exit.i.sw.epilog.i_crit_edge ], [ %retval.0.i.i, %sprd_mcdt_dma_ack_shift.exit.i.sw.epilog.i_crit_edge176 ], [ %retval.0.i.i, %sprd_mcdt_dma_ack_shift.exit.i.sw.epilog.i_crit_edge177 ], [ %retval.0.i.i, %sprd_mcdt_dma_ack_shift.exit.i.sw.epilog.i_crit_edge178 ], [ %retval.0.i.i, %sprd_mcdt_dma_ack_shift.exit.i.sw.epilog.i_crit_edge179 ], [ %retval.0.i.i, %sprd_mcdt_dma_ack_shift.exit.i.sw.epilog.i_crit_edge180 ], [ %retval.0.i.i, %sprd_mcdt_dma_ack_shift.exit.i.sw.epilog.i_crit_edge181 ], [ %retval.0.i.i, %sprd_mcdt_dma_ack_shift.exit.i.sw.epilog.i_crit_edge182 ], [ 28, %sw.bb7.i.i ], [ 24, %sw.bb6.i.i ], [ 12, %sw.bb3.i.i ], [ 16, %sw.bb4.i.i ], [ 20, %sw.bb5.i.i ], [ 8, %sprd_mcdt_adc_dma_chn_select.exit.sw.epilog.i_crit_edge ]
  %reg.0.i = phi i32 [ 352, %sw.bb1.i88 ], [ 348, %sprd_mcdt_dma_ack_shift.exit.i.sw.epilog.i_crit_edge ], [ 348, %sprd_mcdt_dma_ack_shift.exit.i.sw.epilog.i_crit_edge176 ], [ 348, %sprd_mcdt_dma_ack_shift.exit.i.sw.epilog.i_crit_edge177 ], [ 348, %sprd_mcdt_dma_ack_shift.exit.i.sw.epilog.i_crit_edge178 ], [ 348, %sprd_mcdt_dma_ack_shift.exit.i.sw.epilog.i_crit_edge179 ], [ 348, %sprd_mcdt_dma_ack_shift.exit.i.sw.epilog.i_crit_edge180 ], [ 348, %sprd_mcdt_dma_ack_shift.exit.i.sw.epilog.i_crit_edge181 ], [ 348, %sprd_mcdt_dma_ack_shift.exit.i.sw.epilog.i_crit_edge182 ], [ 348, %sw.bb7.i.i ], [ 348, %sw.bb6.i.i ], [ 348, %sw.bb3.i.i ], [ 348, %sw.bb4.i.i ], [ 348, %sw.bb5.i.i ], [ 348, %sprd_mcdt_adc_dma_chn_select.exit.sw.epilog.i_crit_edge ]
  %shl.i89 = shl nuw nsw i32 %dma_chan, %retval.0.i9.i
  %shl2.i = shl nuw i32 15, %retval.0.i9.i
  %86 = ptrtoint ptr %base.i.i to i32
  call void @__asan_load4_noabort(i32 %86)
  %87 = load ptr, ptr %base.i.i, align 4
  %add.ptr.i.i91 = getelementptr i8, ptr %87, i32 %reg.0.i
  %88 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i.i91) #6, !srcloc !96
  %89 = tail call i32 @llvm.bswap.i32(i32 %88) #6
  %neg.i.i = xor i32 %shl2.i, -1
  %and.i.i = and i32 %89, %neg.i.i
  %or.i.i92 = or i32 %and.i.i, %shl.i89
  %90 = tail call i32 @llvm.bswap.i32(i32 %or.i.i92) #6
  %91 = ptrtoint ptr %base.i.i to i32
  call void @__asan_load4_noabort(i32 %91)
  %92 = load ptr, ptr %base.i.i, align 4
  %add.ptr3.i.i93 = getelementptr i8, ptr %92, i32 %reg.0.i
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr3.i.i93, i32 %90) #6, !srcloc !97
  br label %if.then31

sw.bb20:                                          ; preds = %if.end
  %id21 = getelementptr inbounds %struct.sprd_mcdt_chan, ptr %chan, i32 0, i32 1
  %93 = ptrtoint ptr %id21 to i32
  call void @__asan_load1_noabort(i32 %93)
  %94 = load i8, ptr %id21, align 4
  %conv.i94 = zext i8 %94 to i32
  %shl.i95 = shl nuw i32 1, %conv.i94
  %base.i.i96 = getelementptr inbounds %struct.sprd_mcdt_dev, ptr %1, i32 0, i32 1
  %95 = ptrtoint ptr %base.i.i96 to i32
  call void @__asan_load4_noabort(i32 %95)
  %96 = load ptr, ptr %base.i.i96, align 4
  %add.ptr.i.i97 = getelementptr i8, ptr %96, i32 332
  %97 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i.i97) #6, !srcloc !96
  %98 = tail call i32 @llvm.bswap.i32(i32 %97) #6
  %or.i.i98 = or i32 %98, %shl.i95
  %99 = tail call i32 @llvm.bswap.i32(i32 %or.i.i98) #6
  %100 = ptrtoint ptr %base.i.i96 to i32
  call void @__asan_load4_noabort(i32 %100)
  %101 = load ptr, ptr %base.i.i96, align 4
  %add.ptr3.i.i99 = getelementptr i8, ptr %101, i32 332
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr3.i.i99, i32 %99) #6, !srcloc !97
  %102 = ptrtoint ptr %id21 to i32
  call void @__asan_load1_noabort(i32 %102)
  %103 = load i8, ptr %id21, align 4
  %conv.i100 = zext i8 %103 to i32
  %mul.i101 = shl nuw nsw i32 %conv.i100, 2
  %add.i102 = add nuw nsw i32 %mul.i101, 96
  %shl.i103 = shl i32 %water_mark, 16
  %and.i = and i32 %shl.i103, 33488896
  %104 = ptrtoint ptr %base.i.i96 to i32
  call void @__asan_load4_noabort(i32 %104)
  %105 = load ptr, ptr %base.i.i96, align 4
  %add.ptr.i.i105 = getelementptr i8, ptr %105, i32 %add.i102
  %106 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i.i105) #6, !srcloc !96
  %107 = and i32 %106, 16646398
  %108 = tail call i32 @llvm.bswap.i32(i32 %107) #6
  %or.i106 = or i32 %and.i, %108
  %or.i.i107 = or i32 %or.i106, 511
  %109 = tail call i32 @llvm.bswap.i32(i32 %or.i.i107) #6
  %110 = ptrtoint ptr %base.i.i96 to i32
  call void @__asan_load4_noabort(i32 %110)
  %111 = load ptr, ptr %base.i.i96, align 4
  %add.ptr3.i.i108 = getelementptr i8, ptr %111, i32 %add.i102
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr3.i.i108, i32 %109) #6, !srcloc !97
  %112 = ptrtoint ptr %id21 to i32
  call void @__asan_load1_noabort(i32 %112)
  %113 = load i8, ptr %id21, align 4
  %conv.i109 = zext i8 %113 to i32
  %shl.i110 = shl i32 65536, %conv.i109
  %114 = ptrtoint ptr %base.i.i96 to i32
  call void @__asan_load4_noabort(i32 %114)
  %115 = load ptr, ptr %base.i.i96, align 4
  %add.ptr.i.i112 = getelementptr i8, ptr %115, i32 176
  %116 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i.i112) #6
  %117 = tail call i32 @llvm.bswap.i32(i32 %116) #6
  %or.i.i113 = or i32 %117, %shl.i110
  %118 = tail call i32 @llvm.bswap.i32(i32 %or.i.i113) #6
  %119 = ptrtoint ptr %base.i.i96 to i32
  call void @__asan_load4_noabort(i32 %119)
  %120 = load ptr, ptr %base.i.i96, align 4
  %add.ptr3.i.i114 = getelementptr i8, ptr %120, i32 176
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr3.i.i114, i32 %118) #6, !srcloc !97
  %121 = ptrtoint ptr %id21 to i32
  call void @__asan_load1_noabort(i32 %121)
  %122 = load i8, ptr %id21, align 4
  %123 = zext i32 %dma_chan to i64
  call void @__sanitizer_cov_trace_switch(i64 %123, ptr @__sancov_gen_cov_switch_values.55)
  switch i32 %dma_chan, label %sw.bb20.sprd_mcdt_dac_dma_chn_select.exit_crit_edge [
    i32 0, label %sw.bb.i120
    i32 1, label %sw.bb1.i127
    i32 2, label %sw.bb4.i134
    i32 3, label %sw.bb7.i141
    i32 4, label %sw.bb10.i148
  ]

sw.bb20.sprd_mcdt_dac_dma_chn_select.exit_crit_edge: ; preds = %sw.bb20
  call void @__sanitizer_cov_trace_pc() #8
  br label %sprd_mcdt_dac_dma_chn_select.exit

sw.bb.i120:                                       ; preds = %sw.bb20
  call void @__sanitizer_cov_trace_pc() #8
  %conv.i115 = zext i8 %122 to i32
  %124 = ptrtoint ptr %base.i.i96 to i32
  call void @__asan_load4_noabort(i32 %124)
  %125 = load ptr, ptr %base.i.i96, align 4
  %add.ptr.i.i117 = getelementptr i8, ptr %125, i32 328
  %126 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i.i117) #6, !srcloc !96
  %127 = and i32 %126, -251658241
  %128 = tail call i32 @llvm.bswap.i32(i32 %127) #6
  %or.i.i118 = or i32 %128, %conv.i115
  %129 = tail call i32 @llvm.bswap.i32(i32 %or.i.i118) #6
  %130 = ptrtoint ptr %base.i.i96 to i32
  call void @__asan_load4_noabort(i32 %130)
  %131 = load ptr, ptr %base.i.i96, align 4
  %add.ptr3.i.i119 = getelementptr i8, ptr %131, i32 328
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr3.i.i119, i32 %129) #6, !srcloc !97
  br label %sprd_mcdt_dac_dma_chn_select.exitthread-pre-split

sw.bb1.i127:                                      ; preds = %sw.bb20
  call void @__sanitizer_cov_trace_pc() #8
  %conv2.i121 = zext i8 %122 to i32
  %shl3.i122 = shl nuw nsw i32 %conv2.i121, 4
  %132 = ptrtoint ptr %base.i.i96 to i32
  call void @__asan_load4_noabort(i32 %132)
  %133 = load ptr, ptr %base.i.i96, align 4
  %add.ptr.i22.i124 = getelementptr i8, ptr %133, i32 328
  %134 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i22.i124) #6, !srcloc !96
  %135 = and i32 %134, 268435455
  %136 = tail call i32 @llvm.bswap.i32(i32 %135) #6
  %or.i24.i125 = or i32 %136, %shl3.i122
  %137 = tail call i32 @llvm.bswap.i32(i32 %or.i24.i125) #6
  %138 = ptrtoint ptr %base.i.i96 to i32
  call void @__asan_load4_noabort(i32 %138)
  %139 = load ptr, ptr %base.i.i96, align 4
  %add.ptr3.i25.i126 = getelementptr i8, ptr %139, i32 328
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr3.i25.i126, i32 %137) #6, !srcloc !97
  br label %sprd_mcdt_dac_dma_chn_select.exitthread-pre-split

sw.bb4.i134:                                      ; preds = %sw.bb20
  call void @__sanitizer_cov_trace_pc() #8
  %conv5.i128 = zext i8 %122 to i32
  %shl6.i129 = shl nuw nsw i32 %conv5.i128, 8
  %140 = ptrtoint ptr %base.i.i96 to i32
  call void @__asan_load4_noabort(i32 %140)
  %141 = load ptr, ptr %base.i.i96, align 4
  %add.ptr.i27.i131 = getelementptr i8, ptr %141, i32 328
  %142 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i27.i131) #6, !srcloc !96
  %143 = and i32 %142, -983041
  %144 = tail call i32 @llvm.bswap.i32(i32 %143) #6
  %or.i29.i132 = or i32 %144, %shl6.i129
  %145 = tail call i32 @llvm.bswap.i32(i32 %or.i29.i132) #6
  %146 = ptrtoint ptr %base.i.i96 to i32
  call void @__asan_load4_noabort(i32 %146)
  %147 = load ptr, ptr %base.i.i96, align 4
  %add.ptr3.i30.i133 = getelementptr i8, ptr %147, i32 328
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr3.i30.i133, i32 %145) #6, !srcloc !97
  br label %sprd_mcdt_dac_dma_chn_select.exitthread-pre-split

sw.bb7.i141:                                      ; preds = %sw.bb20
  call void @__sanitizer_cov_trace_pc() #8
  %conv8.i135 = zext i8 %122 to i32
  %shl9.i136 = shl nuw nsw i32 %conv8.i135, 12
  %148 = ptrtoint ptr %base.i.i96 to i32
  call void @__asan_load4_noabort(i32 %148)
  %149 = load ptr, ptr %base.i.i96, align 4
  %add.ptr.i32.i138 = getelementptr i8, ptr %149, i32 328
  %150 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i32.i138) #6, !srcloc !96
  %151 = and i32 %150, -15728641
  %152 = tail call i32 @llvm.bswap.i32(i32 %151) #6
  %or.i34.i139 = or i32 %152, %shl9.i136
  %153 = tail call i32 @llvm.bswap.i32(i32 %or.i34.i139) #6
  %154 = ptrtoint ptr %base.i.i96 to i32
  call void @__asan_load4_noabort(i32 %154)
  %155 = load ptr, ptr %base.i.i96, align 4
  %add.ptr3.i35.i140 = getelementptr i8, ptr %155, i32 328
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr3.i35.i140, i32 %153) #6, !srcloc !97
  br label %sprd_mcdt_dac_dma_chn_select.exitthread-pre-split

sw.bb10.i148:                                     ; preds = %sw.bb20
  call void @__sanitizer_cov_trace_pc() #8
  %conv11.i142 = zext i8 %122 to i32
  %shl12.i143 = shl nuw nsw i32 %conv11.i142, 16
  %156 = ptrtoint ptr %base.i.i96 to i32
  call void @__asan_load4_noabort(i32 %156)
  %157 = load ptr, ptr %base.i.i96, align 4
  %add.ptr.i37.i145 = getelementptr i8, ptr %157, i32 328
  %158 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i37.i145) #6, !srcloc !96
  %159 = and i32 %158, -3841
  %160 = tail call i32 @llvm.bswap.i32(i32 %159) #6
  %or.i39.i146 = or i32 %160, %shl12.i143
  %161 = tail call i32 @llvm.bswap.i32(i32 %or.i39.i146) #6
  %162 = ptrtoint ptr %base.i.i96 to i32
  call void @__asan_load4_noabort(i32 %162)
  %163 = load ptr, ptr %base.i.i96, align 4
  %add.ptr3.i40.i147 = getelementptr i8, ptr %163, i32 328
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr3.i40.i147, i32 %161) #6, !srcloc !97
  br label %sprd_mcdt_dac_dma_chn_select.exitthread-pre-split

sprd_mcdt_dac_dma_chn_select.exitthread-pre-split: ; preds = %sw.bb10.i148, %sw.bb7.i141, %sw.bb4.i134, %sw.bb1.i127, %sw.bb.i120
  %164 = ptrtoint ptr %id21 to i32
  call void @__asan_load1_noabort(i32 %164)
  %.pr170 = load i8, ptr %id21, align 4
  br label %sprd_mcdt_dac_dma_chn_select.exit

sprd_mcdt_dac_dma_chn_select.exit:                ; preds = %sprd_mcdt_dac_dma_chn_select.exitthread-pre-split, %sw.bb20.sprd_mcdt_dac_dma_chn_select.exit_crit_edge
  %165 = phi i8 [ %.pr170, %sprd_mcdt_dac_dma_chn_select.exitthread-pre-split ], [ %122, %sw.bb20.sprd_mcdt_dac_dma_chn_select.exit_crit_edge ]
  %166 = zext i8 %165 to i64
  call void @__sanitizer_cov_trace_switch(i64 %166, ptr @__sancov_gen_cov_switch_values.56)
  switch i8 %165, label %sprd_mcdt_dac_dma_chn_select.exit.sprd_mcdt_dma_ack_shift.exit.i157_crit_edge [
    i8 7, label %sw.bb7.i.i155
    i8 6, label %sw.bb6.i.i154
    i8 1, label %sprd_mcdt_dac_dma_chn_select.exit.sw.bb1.i.i150_crit_edge
    i8 9, label %sprd_mcdt_dac_dma_chn_select.exit.sw.bb1.i.i150_crit_edge184
    i8 2, label %sprd_mcdt_dac_dma_chn_select.exit.sw.epilog.i169_crit_edge
    i8 3, label %sw.bb3.i.i151
    i8 4, label %sw.bb4.i.i152
    i8 5, label %sw.bb5.i.i153
  ]

sprd_mcdt_dac_dma_chn_select.exit.sw.epilog.i169_crit_edge: ; preds = %sprd_mcdt_dac_dma_chn_select.exit
  call void @__sanitizer_cov_trace_pc() #8
  br label %sw.epilog.i169

sprd_mcdt_dac_dma_chn_select.exit.sw.bb1.i.i150_crit_edge184: ; preds = %sprd_mcdt_dac_dma_chn_select.exit
  call void @__sanitizer_cov_trace_pc() #8
  br label %sw.bb1.i.i150

sprd_mcdt_dac_dma_chn_select.exit.sw.bb1.i.i150_crit_edge: ; preds = %sprd_mcdt_dac_dma_chn_select.exit
  call void @__sanitizer_cov_trace_pc() #8
  br label %sw.bb1.i.i150

sprd_mcdt_dac_dma_chn_select.exit.sprd_mcdt_dma_ack_shift.exit.i157_crit_edge: ; preds = %sprd_mcdt_dac_dma_chn_select.exit
  call void @__sanitizer_cov_trace_pc() #8
  br label %sprd_mcdt_dma_ack_shift.exit.i157

sw.bb1.i.i150:                                    ; preds = %sprd_mcdt_dac_dma_chn_select.exit.sw.bb1.i.i150_crit_edge, %sprd_mcdt_dac_dma_chn_select.exit.sw.bb1.i.i150_crit_edge184
  br label %sprd_mcdt_dma_ack_shift.exit.i157

sw.bb3.i.i151:                                    ; preds = %sprd_mcdt_dac_dma_chn_select.exit
  call void @__sanitizer_cov_trace_pc() #8
  br label %sw.epilog.i169

sw.bb4.i.i152:                                    ; preds = %sprd_mcdt_dac_dma_chn_select.exit
  call void @__sanitizer_cov_trace_pc() #8
  br label %sw.epilog.i169

sw.bb5.i.i153:                                    ; preds = %sprd_mcdt_dac_dma_chn_select.exit
  call void @__sanitizer_cov_trace_pc() #8
  br label %sw.epilog.i169

sw.bb6.i.i154:                                    ; preds = %sprd_mcdt_dac_dma_chn_select.exit
  call void @__sanitizer_cov_trace_pc() #8
  br label %sw.epilog.i169

sw.bb7.i.i155:                                    ; preds = %sprd_mcdt_dac_dma_chn_select.exit
  call void @__sanitizer_cov_trace_pc() #8
  br label %sw.epilog.i169

sprd_mcdt_dma_ack_shift.exit.i157:                ; preds = %sw.bb1.i.i150, %sprd_mcdt_dac_dma_chn_select.exit.sprd_mcdt_dma_ack_shift.exit.i157_crit_edge
  %retval.0.i.i156 = phi i32 [ 4, %sw.bb1.i.i150 ], [ 0, %sprd_mcdt_dac_dma_chn_select.exit.sprd_mcdt_dma_ack_shift.exit.i157_crit_edge ]
  %167 = zext i8 %165 to i64
  call void @__sanitizer_cov_trace_switch(i64 %167, ptr @__sancov_gen_cov_switch_values.57)
  switch i8 %165, label %sprd_mcdt_dma_ack_shift.exit.i157.if.then31_crit_edge [
    i8 0, label %sprd_mcdt_dma_ack_shift.exit.i157.sw.epilog.i169_crit_edge
    i8 1, label %sprd_mcdt_dma_ack_shift.exit.i157.sw.epilog.i169_crit_edge185
    i8 2, label %sprd_mcdt_dma_ack_shift.exit.i157.sw.epilog.i169_crit_edge186
    i8 3, label %sprd_mcdt_dma_ack_shift.exit.i157.sw.epilog.i169_crit_edge187
    i8 4, label %sprd_mcdt_dma_ack_shift.exit.i157.sw.epilog.i169_crit_edge188
    i8 5, label %sprd_mcdt_dma_ack_shift.exit.i157.sw.epilog.i169_crit_edge189
    i8 6, label %sprd_mcdt_dma_ack_shift.exit.i157.sw.epilog.i169_crit_edge190
    i8 7, label %sprd_mcdt_dma_ack_shift.exit.i157.sw.epilog.i169_crit_edge191
    i8 8, label %sprd_mcdt_dma_ack_shift.exit.i157.sw.bb1.i158_crit_edge
    i8 9, label %sprd_mcdt_dma_ack_shift.exit.i157.sw.bb1.i158_crit_edge192
  ]

sprd_mcdt_dma_ack_shift.exit.i157.sw.bb1.i158_crit_edge192: ; preds = %sprd_mcdt_dma_ack_shift.exit.i157
  call void @__sanitizer_cov_trace_pc() #8
  br label %sw.bb1.i158

sprd_mcdt_dma_ack_shift.exit.i157.sw.bb1.i158_crit_edge: ; preds = %sprd_mcdt_dma_ack_shift.exit.i157
  call void @__sanitizer_cov_trace_pc() #8
  br label %sw.bb1.i158

sprd_mcdt_dma_ack_shift.exit.i157.sw.epilog.i169_crit_edge191: ; preds = %sprd_mcdt_dma_ack_shift.exit.i157
  call void @__sanitizer_cov_trace_pc() #8
  br label %sw.epilog.i169

sprd_mcdt_dma_ack_shift.exit.i157.sw.epilog.i169_crit_edge190: ; preds = %sprd_mcdt_dma_ack_shift.exit.i157
  call void @__sanitizer_cov_trace_pc() #8
  br label %sw.epilog.i169

sprd_mcdt_dma_ack_shift.exit.i157.sw.epilog.i169_crit_edge189: ; preds = %sprd_mcdt_dma_ack_shift.exit.i157
  call void @__sanitizer_cov_trace_pc() #8
  br label %sw.epilog.i169

sprd_mcdt_dma_ack_shift.exit.i157.sw.epilog.i169_crit_edge188: ; preds = %sprd_mcdt_dma_ack_shift.exit.i157
  call void @__sanitizer_cov_trace_pc() #8
  br label %sw.epilog.i169

sprd_mcdt_dma_ack_shift.exit.i157.sw.epilog.i169_crit_edge187: ; preds = %sprd_mcdt_dma_ack_shift.exit.i157
  call void @__sanitizer_cov_trace_pc() #8
  br label %sw.epilog.i169

sprd_mcdt_dma_ack_shift.exit.i157.sw.epilog.i169_crit_edge186: ; preds = %sprd_mcdt_dma_ack_shift.exit.i157
  call void @__sanitizer_cov_trace_pc() #8
  br label %sw.epilog.i169

sprd_mcdt_dma_ack_shift.exit.i157.sw.epilog.i169_crit_edge185: ; preds = %sprd_mcdt_dma_ack_shift.exit.i157
  call void @__sanitizer_cov_trace_pc() #8
  br label %sw.epilog.i169

sprd_mcdt_dma_ack_shift.exit.i157.sw.epilog.i169_crit_edge: ; preds = %sprd_mcdt_dma_ack_shift.exit.i157
  call void @__sanitizer_cov_trace_pc() #8
  br label %sw.epilog.i169

sprd_mcdt_dma_ack_shift.exit.i157.if.then31_crit_edge: ; preds = %sprd_mcdt_dma_ack_shift.exit.i157
  call void @__sanitizer_cov_trace_pc() #8
  br label %if.then31

sw.bb1.i158:                                      ; preds = %sprd_mcdt_dma_ack_shift.exit.i157.sw.bb1.i158_crit_edge, %sprd_mcdt_dma_ack_shift.exit.i157.sw.bb1.i158_crit_edge192
  br label %sw.epilog.i169

sw.epilog.i169:                                   ; preds = %sw.bb1.i158, %sprd_mcdt_dma_ack_shift.exit.i157.sw.epilog.i169_crit_edge, %sprd_mcdt_dma_ack_shift.exit.i157.sw.epilog.i169_crit_edge185, %sprd_mcdt_dma_ack_shift.exit.i157.sw.epilog.i169_crit_edge186, %sprd_mcdt_dma_ack_shift.exit.i157.sw.epilog.i169_crit_edge187, %sprd_mcdt_dma_ack_shift.exit.i157.sw.epilog.i169_crit_edge188, %sprd_mcdt_dma_ack_shift.exit.i157.sw.epilog.i169_crit_edge189, %sprd_mcdt_dma_ack_shift.exit.i157.sw.epilog.i169_crit_edge190, %sprd_mcdt_dma_ack_shift.exit.i157.sw.epilog.i169_crit_edge191, %sw.bb7.i.i155, %sw.bb6.i.i154, %sw.bb5.i.i153, %sw.bb4.i.i152, %sw.bb3.i.i151, %sprd_mcdt_dac_dma_chn_select.exit.sw.epilog.i169_crit_edge
  %retval.0.i9.i159 = phi i32 [ %retval.0.i.i156, %sw.bb1.i158 ], [ %retval.0.i.i156, %sprd_mcdt_dma_ack_shift.exit.i157.sw.epilog.i169_crit_edge ], [ %retval.0.i.i156, %sprd_mcdt_dma_ack_shift.exit.i157.sw.epilog.i169_crit_edge185 ], [ %retval.0.i.i156, %sprd_mcdt_dma_ack_shift.exit.i157.sw.epilog.i169_crit_edge186 ], [ %retval.0.i.i156, %sprd_mcdt_dma_ack_shift.exit.i157.sw.epilog.i169_crit_edge187 ], [ %retval.0.i.i156, %sprd_mcdt_dma_ack_shift.exit.i157.sw.epilog.i169_crit_edge188 ], [ %retval.0.i.i156, %sprd_mcdt_dma_ack_shift.exit.i157.sw.epilog.i169_crit_edge189 ], [ %retval.0.i.i156, %sprd_mcdt_dma_ack_shift.exit.i157.sw.epilog.i169_crit_edge190 ], [ %retval.0.i.i156, %sprd_mcdt_dma_ack_shift.exit.i157.sw.epilog.i169_crit_edge191 ], [ 28, %sw.bb7.i.i155 ], [ 24, %sw.bb6.i.i154 ], [ 12, %sw.bb3.i.i151 ], [ 16, %sw.bb4.i.i152 ], [ 20, %sw.bb5.i.i153 ], [ 8, %sprd_mcdt_dac_dma_chn_select.exit.sw.epilog.i169_crit_edge ]
  %reg.0.i160 = phi i32 [ 344, %sw.bb1.i158 ], [ 340, %sprd_mcdt_dma_ack_shift.exit.i157.sw.epilog.i169_crit_edge ], [ 340, %sprd_mcdt_dma_ack_shift.exit.i157.sw.epilog.i169_crit_edge185 ], [ 340, %sprd_mcdt_dma_ack_shift.exit.i157.sw.epilog.i169_crit_edge186 ], [ 340, %sprd_mcdt_dma_ack_shift.exit.i157.sw.epilog.i169_crit_edge187 ], [ 340, %sprd_mcdt_dma_ack_shift.exit.i157.sw.epilog.i169_crit_edge188 ], [ 340, %sprd_mcdt_dma_ack_shift.exit.i157.sw.epilog.i169_crit_edge189 ], [ 340, %sprd_mcdt_dma_ack_shift.exit.i157.sw.epilog.i169_crit_edge190 ], [ 340, %sprd_mcdt_dma_ack_shift.exit.i157.sw.epilog.i169_crit_edge191 ], [ 340, %sw.bb7.i.i155 ], [ 340, %sw.bb6.i.i154 ], [ 340, %sw.bb3.i.i151 ], [ 340, %sw.bb4.i.i152 ], [ 340, %sw.bb5.i.i153 ], [ 340, %sprd_mcdt_dac_dma_chn_select.exit.sw.epilog.i169_crit_edge ]
  %shl.i161 = shl nuw nsw i32 %dma_chan, %retval.0.i9.i159
  %shl2.i162 = shl nuw i32 15, %retval.0.i9.i159
  %168 = ptrtoint ptr %base.i.i96 to i32
  call void @__asan_load4_noabort(i32 %168)
  %169 = load ptr, ptr %base.i.i96, align 4
  %add.ptr.i.i164 = getelementptr i8, ptr %169, i32 %reg.0.i160
  %170 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i.i164) #6, !srcloc !96
  %171 = tail call i32 @llvm.bswap.i32(i32 %170) #6
  %neg.i.i165 = xor i32 %shl2.i162, -1
  %and.i.i166 = and i32 %171, %neg.i.i165
  %or.i.i167 = or i32 %and.i.i166, %shl.i161
  %172 = tail call i32 @llvm.bswap.i32(i32 %or.i.i167) #6
  %173 = ptrtoint ptr %base.i.i96 to i32
  call void @__asan_load4_noabort(i32 %173)
  %174 = load ptr, ptr %base.i.i96, align 4
  %add.ptr3.i.i168 = getelementptr i8, ptr %174, i32 %reg.0.i160
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr3.i.i168, i32 %172) #6, !srcloc !97
  br label %if.then31

sw.epilog:                                        ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #8
  %175 = ptrtoint ptr %1 to i32
  call void @__asan_load4_noabort(i32 %175)
  %176 = load ptr, ptr %1, align 4
  tail call void (ptr, ptr, ...) @_dev_err(ptr noundef %176, ptr noundef nonnull @.str.19) #9
  br label %cleanup

if.then31:                                        ; preds = %sw.epilog.i169, %sprd_mcdt_dma_ack_shift.exit.i157.if.then31_crit_edge, %sw.epilog.i, %sprd_mcdt_dma_ack_shift.exit.i.if.then31_crit_edge
  %177 = ptrtoint ptr %dma_enable to i32
  call void @__asan_store1_noabort(i32 %177)
  store i8 1, ptr %dma_enable, align 4
  br label %cleanup

cleanup:                                          ; preds = %if.then31, %sw.epilog, %do.end14
  %retval.0 = phi i32 [ -22, %do.end14 ], [ 0, %if.then31 ], [ -22, %sw.epilog ]
  tail call void @_raw_spin_unlock_irqrestore(ptr noundef %lock, i32 noundef %call3) #6
  ret i32 %retval.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local void @sprd_mcdt_chan_dma_disable(ptr nocapture noundef %chan) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #8
  call void @llvm.arm.gnu.eabi.mcount()
  %0 = ptrtoint ptr %chan to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %chan, align 4
  %lock = getelementptr inbounds %struct.sprd_mcdt_dev, ptr %1, i32 0, i32 2
  %call3 = tail call i32 @_raw_spin_lock_irqsave(ptr noundef %lock) #6
  %dma_enable = getelementptr inbounds %struct.sprd_mcdt_chan, ptr %chan, i32 0, i32 6
  %2 = ptrtoint ptr %dma_enable to i32
  call void @__asan_load1_noabort(i32 %2)
  %3 = load i8, ptr %dma_enable, align 4, !range !95
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %3)
  %tobool.not = icmp eq i8 %3, 0
  br i1 %tobool.not, label %entry.cleanup_crit_edge, label %if.end

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #8
  br label %cleanup

if.end:                                           ; preds = %entry
  %type = getelementptr inbounds %struct.sprd_mcdt_chan, ptr %chan, i32 0, i32 3
  %4 = ptrtoint ptr %type to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load i32, ptr %type, align 4
  %6 = zext i32 %5 to i64
  call void @__sanitizer_cov_trace_switch(i64 %6, ptr @__sancov_gen_cov_switch_values.58)
  switch i32 %5, label %if.end.sw.epilog_crit_edge [
    i32 1, label %sw.bb
    i32 0, label %sw.bb8
  ]

if.end.sw.epilog_crit_edge:                       ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #8
  br label %sw.epilog

sw.bb:                                            ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #8
  %id = getelementptr inbounds %struct.sprd_mcdt_chan, ptr %chan, i32 0, i32 1
  %7 = ptrtoint ptr %id to i32
  call void @__asan_load1_noabort(i32 %7)
  %8 = load i8, ptr %id, align 4
  %conv.i = zext i8 %8 to i32
  %shl.i = shl nuw i32 1, %conv.i
  %base.i.i = getelementptr inbounds %struct.sprd_mcdt_dev, ptr %1, i32 0, i32 1
  %9 = ptrtoint ptr %base.i.i to i32
  call void @__asan_load4_noabort(i32 %9)
  %10 = load ptr, ptr %base.i.i, align 4
  %add.ptr.i.i = getelementptr i8, ptr %10, i32 176
  %11 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i.i) #6
  %12 = tail call i32 @llvm.bswap.i32(i32 %11) #6
  %neg.i10.i = xor i32 %shl.i, -1
  %and.i11.i = and i32 %12, %neg.i10.i
  %13 = tail call i32 @llvm.bswap.i32(i32 %and.i11.i) #6
  %14 = ptrtoint ptr %base.i.i to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load ptr, ptr %base.i.i, align 4
  %add.ptr3.i12.i = getelementptr i8, ptr %15, i32 176
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr3.i12.i, i32 %13) #6, !srcloc !97
  %16 = ptrtoint ptr %id to i32
  call void @__asan_load1_noabort(i32 %16)
  %17 = load i8, ptr %id, align 4
  %conv.i28 = zext i8 %17 to i32
  %shl.i29 = shl i32 65536, %conv.i28
  %18 = ptrtoint ptr %base.i.i to i32
  call void @__asan_load4_noabort(i32 %18)
  %19 = load ptr, ptr %base.i.i, align 4
  %add.ptr.i.i31 = getelementptr i8, ptr %19, i32 332
  %20 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i.i31) #6, !srcloc !96
  %21 = tail call i32 @llvm.bswap.i32(i32 %20) #6
  %or.i.i = or i32 %21, %shl.i29
  %22 = tail call i32 @llvm.bswap.i32(i32 %or.i.i) #6
  %23 = ptrtoint ptr %base.i.i to i32
  call void @__asan_load4_noabort(i32 %23)
  %24 = load ptr, ptr %base.i.i, align 4
  %add.ptr3.i.i = getelementptr i8, ptr %24, i32 332
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr3.i.i, i32 %22) #6, !srcloc !97
  br label %sw.epilog

sw.bb8:                                           ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #8
  %id9 = getelementptr inbounds %struct.sprd_mcdt_chan, ptr %chan, i32 0, i32 1
  %25 = ptrtoint ptr %id9 to i32
  call void @__asan_load1_noabort(i32 %25)
  %26 = load i8, ptr %id9, align 4
  %conv.i32 = zext i8 %26 to i32
  %shl.i33 = shl i32 65536, %conv.i32
  %base.i.i34 = getelementptr inbounds %struct.sprd_mcdt_dev, ptr %1, i32 0, i32 1
  %27 = ptrtoint ptr %base.i.i34 to i32
  call void @__asan_load4_noabort(i32 %27)
  %28 = load ptr, ptr %base.i.i34, align 4
  %add.ptr.i.i35 = getelementptr i8, ptr %28, i32 176
  %29 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i.i35) #6
  %30 = tail call i32 @llvm.bswap.i32(i32 %29) #6
  %neg.i8.i = xor i32 %shl.i33, -1
  %and.i9.i = and i32 %30, %neg.i8.i
  %31 = tail call i32 @llvm.bswap.i32(i32 %and.i9.i) #6
  %32 = ptrtoint ptr %base.i.i34 to i32
  call void @__asan_load4_noabort(i32 %32)
  %33 = load ptr, ptr %base.i.i34, align 4
  %add.ptr3.i10.i = getelementptr i8, ptr %33, i32 176
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr3.i10.i, i32 %31) #6, !srcloc !97
  %34 = ptrtoint ptr %id9 to i32
  call void @__asan_load1_noabort(i32 %34)
  %35 = load i8, ptr %id9, align 4
  %conv.i36 = zext i8 %35 to i32
  %shl.i37 = shl nuw i32 1, %conv.i36
  %36 = ptrtoint ptr %base.i.i34 to i32
  call void @__asan_load4_noabort(i32 %36)
  %37 = load ptr, ptr %base.i.i34, align 4
  %add.ptr.i.i39 = getelementptr i8, ptr %37, i32 332
  %38 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i.i39) #6, !srcloc !96
  %39 = tail call i32 @llvm.bswap.i32(i32 %38) #6
  %or.i.i40 = or i32 %39, %shl.i37
  %40 = tail call i32 @llvm.bswap.i32(i32 %or.i.i40) #6
  %41 = ptrtoint ptr %base.i.i34 to i32
  call void @__asan_load4_noabort(i32 %41)
  %42 = load ptr, ptr %base.i.i34, align 4
  %add.ptr3.i.i41 = getelementptr i8, ptr %42, i32 332
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr3.i.i41, i32 %40) #6, !srcloc !97
  br label %sw.epilog

sw.epilog:                                        ; preds = %sw.bb8, %sw.bb, %if.end.sw.epilog_crit_edge
  %43 = ptrtoint ptr %dma_enable to i32
  call void @__asan_store1_noabort(i32 %43)
  store i8 0, ptr %dma_enable, align 4
  br label %cleanup

cleanup:                                          ; preds = %sw.epilog, %entry.cleanup_crit_edge
  tail call void @_raw_spin_unlock_irqrestore(ptr noundef %lock, i32 noundef %call3) #6
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local ptr @sprd_mcdt_request_chan(i8 noundef zeroext %channel, i32 noundef %type) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #8
  call void @llvm.arm.gnu.eabi.mcount()
  tail call void @mutex_lock_nested(ptr noundef nonnull @sprd_mcdt_list_mutex, i32 noundef 0) #6
  %.pn25 = load ptr, ptr @sprd_mcdt_chan_list, align 4
  %cmp26 = icmp eq ptr %.pn25, @sprd_mcdt_chan_list
  br i1 %cmp26, label %entry.for.end_crit_edge, label %entry.for.body_crit_edge

entry.for.body_crit_edge:                         ; preds = %entry
  br label %for.body

entry.for.end_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #8
  br label %for.end

for.body:                                         ; preds = %for.inc.for.body_crit_edge, %entry.for.body_crit_edge
  %.pn27 = phi ptr [ %.pn, %for.inc.for.body_crit_edge ], [ %.pn25, %entry.for.body_crit_edge ]
  %type1 = getelementptr i8, ptr %.pn27, i32 -16
  %0 = ptrtoint ptr %type1 to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load i32, ptr %type1, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %1, i32 %type)
  %cmp2 = icmp eq i32 %1, %type
  br i1 %cmp2, label %land.lhs.true, label %for.body.for.inc_crit_edge

for.body.for.inc_crit_edge:                       ; preds = %for.body
  call void @__sanitizer_cov_trace_pc() #8
  br label %for.inc

land.lhs.true:                                    ; preds = %for.body
  %id = getelementptr i8, ptr %.pn27, i32 -24
  %2 = ptrtoint ptr %id to i32
  call void @__asan_load1_noabort(i32 %2)
  %3 = load i8, ptr %id, align 4
  call void @__sanitizer_cov_trace_cmp1(i8 %3, i8 %channel)
  %cmp4 = icmp eq i8 %3, %channel
  br i1 %cmp4, label %if.then, label %land.lhs.true.for.inc_crit_edge

land.lhs.true.for.inc_crit_edge:                  ; preds = %land.lhs.true
  call void @__sanitizer_cov_trace_pc() #8
  br label %for.inc

if.then:                                          ; preds = %land.lhs.true
  %temp.0.le = getelementptr i8, ptr %.pn27, i32 -28
  %call.i.i = tail call zeroext i1 @__list_del_entry_valid(ptr noundef %.pn27) #6
  br i1 %call.i.i, label %if.end.i.i, label %if.then.list_del_init.exit_crit_edge

if.then.list_del_init.exit_crit_edge:             ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #8
  br label %list_del_init.exit

if.end.i.i:                                       ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #8
  %prev.i.i = getelementptr inbounds %struct.list_head, ptr %.pn27, i32 0, i32 1
  %4 = ptrtoint ptr %prev.i.i to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load ptr, ptr %prev.i.i, align 4
  %6 = ptrtoint ptr %.pn27 to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load ptr, ptr %.pn27, align 4
  %prev1.i.i.i = getelementptr inbounds %struct.list_head, ptr %7, i32 0, i32 1
  %8 = ptrtoint ptr %prev1.i.i.i to i32
  call void @__asan_store4_noabort(i32 %8)
  store ptr %5, ptr %prev1.i.i.i, align 4
  %9 = ptrtoint ptr %5 to i32
  call void @__asan_store4_noabort(i32 %9)
  store volatile ptr %7, ptr %5, align 4
  br label %list_del_init.exit

list_del_init.exit:                               ; preds = %if.end.i.i, %if.then.list_del_init.exit_crit_edge
  %10 = ptrtoint ptr %.pn27 to i32
  call void @__asan_store4_noabort(i32 %10)
  store volatile ptr %.pn27, ptr %.pn27, align 4
  %prev.i3.i = getelementptr inbounds %struct.list_head, ptr %.pn27, i32 0, i32 1
  %11 = ptrtoint ptr %prev.i3.i to i32
  call void @__asan_store4_noabort(i32 %11)
  store ptr %.pn27, ptr %prev.i3.i, align 4
  br label %for.end

for.inc:                                          ; preds = %land.lhs.true.for.inc_crit_edge, %for.body.for.inc_crit_edge
  %12 = ptrtoint ptr %.pn27 to i32
  call void @__asan_load4_noabort(i32 %12)
  %.pn = load ptr, ptr %.pn27, align 4
  %cmp = icmp eq ptr %.pn, @sprd_mcdt_chan_list
  br i1 %cmp, label %for.inc.for.end_crit_edge, label %for.inc.for.body_crit_edge

for.inc.for.body_crit_edge:                       ; preds = %for.inc
  call void @__sanitizer_cov_trace_pc() #8
  br label %for.body

for.inc.for.end_crit_edge:                        ; preds = %for.inc
  call void @__sanitizer_cov_trace_pc() #8
  br label %for.end

for.end:                                          ; preds = %for.inc.for.end_crit_edge, %list_del_init.exit, %entry.for.end_crit_edge
  %spec.store.select = phi ptr [ %temp.0.le, %list_del_init.exit ], [ null, %entry.for.end_crit_edge ], [ null, %for.inc.for.end_crit_edge ]
  tail call void @mutex_unlock(ptr noundef nonnull @sprd_mcdt_list_mutex) #6
  ret ptr %spec.store.select
}

; Function Attrs: null_pointer_is_valid
declare dso_local void @mutex_lock_nested(ptr noundef, i32 noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @mutex_unlock(ptr noundef) local_unnamed_addr #2

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local void @sprd_mcdt_free_chan(ptr noundef %chan) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #8
  call void @llvm.arm.gnu.eabi.mcount()
  tail call void @sprd_mcdt_chan_dma_disable(ptr noundef %chan)
  tail call void @sprd_mcdt_chan_int_disable(ptr noundef %chan)
  tail call void @mutex_lock_nested(ptr noundef nonnull @sprd_mcdt_list_mutex, i32 noundef 0) #6
  br label %for.cond

for.cond:                                         ; preds = %for.body.for.cond_crit_edge, %entry
  %.pn.in = phi ptr [ @sprd_mcdt_chan_list, %entry ], [ %.pn, %for.body.for.cond_crit_edge ]
  %0 = ptrtoint ptr %.pn.in to i32
  call void @__asan_load4_noabort(i32 %0)
  %.pn = load ptr, ptr %.pn.in, align 4
  %cmp.not = icmp eq ptr %.pn, @sprd_mcdt_chan_list
  br i1 %cmp.not, label %for.end, label %for.body

for.body:                                         ; preds = %for.cond
  %temp.0 = getelementptr i8, ptr %.pn, i32 -28
  %cmp1 = icmp eq ptr %temp.0, %chan
  br i1 %cmp1, label %for.body.cleanup_crit_edge, label %for.body.for.cond_crit_edge

for.body.for.cond_crit_edge:                      ; preds = %for.body
  call void @__sanitizer_cov_trace_pc() #8
  br label %for.cond

for.body.cleanup_crit_edge:                       ; preds = %for.body
  call void @__sanitizer_cov_trace_pc() #8
  br label %cleanup

for.end:                                          ; preds = %for.cond
  %list6 = getelementptr inbounds %struct.sprd_mcdt_chan, ptr %chan, i32 0, i32 8
  %1 = load ptr, ptr getelementptr inbounds (%struct.list_head, ptr @sprd_mcdt_chan_list, i32 0, i32 1), align 4
  %call.i.i = tail call zeroext i1 @__list_add_valid(ptr noundef %list6, ptr noundef %1, ptr noundef nonnull @sprd_mcdt_chan_list) #6
  br i1 %call.i.i, label %if.end.i.i, label %for.end.cleanup_crit_edge

for.end.cleanup_crit_edge:                        ; preds = %for.end
  call void @__sanitizer_cov_trace_pc() #8
  br label %cleanup

if.end.i.i:                                       ; preds = %for.end
  call void @__sanitizer_cov_trace_pc() #8
  store ptr %list6, ptr getelementptr inbounds (%struct.list_head, ptr @sprd_mcdt_chan_list, i32 0, i32 1), align 4
  %2 = ptrtoint ptr %list6 to i32
  call void @__asan_store4_noabort(i32 %2)
  store ptr @sprd_mcdt_chan_list, ptr %list6, align 4
  %prev3.i.i = getelementptr inbounds %struct.sprd_mcdt_chan, ptr %chan, i32 0, i32 8, i32 1
  %3 = ptrtoint ptr %prev3.i.i to i32
  call void @__asan_store4_noabort(i32 %3)
  store ptr %1, ptr %prev3.i.i, align 4
  %4 = ptrtoint ptr %1 to i32
  call void @__asan_store4_noabort(i32 %4)
  store volatile ptr %list6, ptr %1, align 4
  br label %cleanup

cleanup:                                          ; preds = %if.end.i.i, %for.end.cleanup_crit_edge, %for.body.cleanup_crit_edge
  tail call void @mutex_unlock(ptr noundef nonnull @sprd_mcdt_list_mutex) #6
  ret void
}

; Function Attrs: cold nounwind null_pointer_is_valid optsize sanitize_address sspstrong uwtable(sync)
define internal i32 @sprd_mcdt_driver_init() #4 section ".init.text" align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #8
  call void @llvm.arm.gnu.eabi.mcount()
  %call = tail call i32 @__platform_driver_register(ptr noundef nonnull @sprd_mcdt_driver, ptr noundef null) #6
  ret i32 %call
}

; Function Attrs: cold nounwind null_pointer_is_valid optsize sanitize_address sspstrong uwtable(sync)
define internal void @sprd_mcdt_driver_exit() #4 section ".exit.text" align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #8
  tail call void @platform_driver_unregister(ptr noundef nonnull @sprd_mcdt_driver) #6
  ret void
}

; Function Attrs: null_pointer_is_valid
declare dso_local void @platform_driver_unregister(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @_raw_spin_unlock_irqrestore(ptr noundef, i32 noundef) local_unnamed_addr #2 section ".spinlock.text"

; Function Attrs: nocallback nofree nosync nounwind readnone speculatable willreturn
declare i32 @llvm.bswap.i32(i32) #5

; Function Attrs: null_pointer_is_valid
declare dso_local zeroext i1 @__list_del_entry_valid(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local zeroext i1 @__list_add_valid(ptr noundef, ptr noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @__platform_driver_register(ptr noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @sprd_mcdt_probe(ptr noundef %pdev) #0 align 64 {
entry:
  %res = alloca ptr, align 4
  call void @__sanitizer_cov_trace_pc() #8
  call void @llvm.arm.gnu.eabi.mcount()
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %res) #6
  %0 = ptrtoint ptr %res to i32
  call void @__asan_store4_noabort(i32 %0)
  store ptr inttoptr (i32 -1 to ptr), ptr %res, align 4, !annotation !98
  %dev = getelementptr inbounds %struct.platform_device, ptr %pdev, i32 0, i32 3
  %call.i = tail call noalias ptr @devm_kmalloc(ptr noundef %dev, i32 noundef 772, i32 noundef 3520) #6
  %tobool.not = icmp eq ptr %call.i, null
  br i1 %tobool.not, label %entry.cleanup_crit_edge, label %if.end

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #8
  br label %cleanup

if.end:                                           ; preds = %entry
  %call1 = call ptr @devm_platform_get_and_ioremap_resource(ptr noundef %pdev, i32 noundef 0, ptr noundef nonnull %res) #6
  %base = getelementptr inbounds %struct.sprd_mcdt_dev, ptr %call.i, i32 0, i32 1
  %1 = ptrtoint ptr %base to i32
  call void @__asan_store4_noabort(i32 %1)
  store ptr %call1, ptr %base, align 4
  %cmp.i = icmp ugt ptr %call1, inttoptr (i32 -4096 to ptr)
  br i1 %cmp.i, label %if.then4, label %if.end7

if.then4:                                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #8
  %2 = ptrtoint ptr %call1 to i32
  br label %cleanup

if.end7:                                          ; preds = %if.end
  %3 = ptrtoint ptr %call.i to i32
  call void @__asan_store4_noabort(i32 %3)
  store ptr %dev, ptr %call.i, align 4
  %lock = getelementptr inbounds %struct.sprd_mcdt_dev, ptr %call.i, i32 0, i32 2
  call void @__raw_spin_lock_init(ptr noundef %lock, ptr noundef nonnull @.str.28, ptr noundef nonnull @sprd_mcdt_probe.__key, i16 noundef signext 3) #6
  %driver_data.i.i = getelementptr inbounds %struct.platform_device, ptr %pdev, i32 0, i32 3, i32 8
  %4 = ptrtoint ptr %driver_data.i.i to i32
  call void @__asan_store4_noabort(i32 %4)
  store ptr %call.i, ptr %driver_data.i.i, align 4
  %call11 = call i32 @platform_get_irq(ptr noundef %pdev, i32 noundef 0) #6
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call11)
  %cmp = icmp slt i32 %call11, 0
  br i1 %cmp, label %if.end7.cleanup_crit_edge, label %if.end13

if.end7.cleanup_crit_edge:                        ; preds = %if.end7
  call void @__sanitizer_cov_trace_pc() #8
  br label %cleanup

if.end13:                                         ; preds = %if.end7
  %call.i43 = call i32 @devm_request_threaded_irq(ptr noundef %dev, i32 noundef %call11, ptr noundef nonnull @sprd_mcdt_irq_handler, ptr noundef null, i32 noundef 0, ptr noundef nonnull @.str.27, ptr noundef nonnull %call.i) #6
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call.i43)
  %tobool16.not = icmp eq i32 %call.i43, 0
  br i1 %tobool16.not, label %if.end22, label %do.end20

do.end20:                                         ; preds = %if.end13
  call void @__sanitizer_cov_trace_pc() #8
  call void (ptr, ptr, ...) @_dev_err(ptr noundef %dev, ptr noundef nonnull @.str.29) #9
  br label %cleanup

if.end22:                                         ; preds = %if.end13
  %5 = ptrtoint ptr %res to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load ptr, ptr %res, align 4
  br label %for.body.i

for.body.i:                                       ; preds = %list_add_tail.exit.i.for.body.i_crit_edge, %if.end22
  %i.032.i = phi i32 [ 0, %if.end22 ], [ %inc.i, %list_add_tail.exit.i.for.body.i_crit_edge ]
  %arrayidx.i = getelementptr %struct.sprd_mcdt_dev, ptr %call.i, i32 0, i32 3, i32 %i.032.i
  call void @__sanitizer_cov_trace_const_cmp4(i32 10, i32 %i.032.i)
  %cmp2.i = icmp ult i32 %i.032.i, 10
  br i1 %cmp2.i, label %if.then.i, label %if.else.i

if.then.i:                                        ; preds = %for.body.i
  call void @__sanitizer_cov_trace_pc() #8
  %conv.i = trunc i32 %i.032.i to i8
  %id.i = getelementptr %struct.sprd_mcdt_dev, ptr %call.i, i32 0, i32 3, i32 %i.032.i, i32 1
  %7 = ptrtoint ptr %id.i to i32
  call void @__asan_store1_noabort(i32 %7)
  store i8 %conv.i, ptr %id.i, align 4
  %type.i = getelementptr %struct.sprd_mcdt_dev, ptr %call.i, i32 0, i32 3, i32 %i.032.i, i32 3
  %8 = ptrtoint ptr %type.i to i32
  call void @__asan_store4_noabort(i32 %8)
  store i32 1, ptr %type.i, align 4
  %9 = ptrtoint ptr %6 to i32
  call void @__asan_load4_noabort(i32 %9)
  %10 = load i32, ptr %6, align 4
  %mul.i = shl nuw nsw i32 %i.032.i, 2
  %add.i = add nuw nsw i32 %mul.i, 40
  %add3.i = add i32 %add.i, %10
  br label %if.end.i

if.else.i:                                        ; preds = %for.body.i
  call void @__sanitizer_cov_trace_pc() #8
  %sub.i = add nsw i32 %i.032.i, -10
  %conv4.i = trunc i32 %sub.i to i8
  %id5.i = getelementptr %struct.sprd_mcdt_dev, ptr %call.i, i32 0, i32 3, i32 %i.032.i, i32 1
  %11 = ptrtoint ptr %id5.i to i32
  call void @__asan_store1_noabort(i32 %11)
  store i8 %conv4.i, ptr %id5.i, align 4
  %type6.i = getelementptr %struct.sprd_mcdt_dev, ptr %call.i, i32 0, i32 3, i32 %i.032.i, i32 3
  %12 = ptrtoint ptr %type6.i to i32
  call void @__asan_store4_noabort(i32 %12)
  store i32 0, ptr %type6.i, align 4
  %13 = ptrtoint ptr %6 to i32
  call void @__asan_load4_noabort(i32 %13)
  %14 = load i32, ptr %6, align 4
  %mul10.i = shl nuw nsw i32 %sub.i, 2
  %add11.i = add i32 %14, %mul10.i
  br label %if.end.i

if.end.i:                                         ; preds = %if.else.i, %if.then.i
  %add11.sink.i = phi i32 [ %add3.i, %if.then.i ], [ %add11.i, %if.else.i ]
  %15 = getelementptr %struct.sprd_mcdt_dev, ptr %call.i, i32 0, i32 3, i32 %i.032.i, i32 2
  %16 = ptrtoint ptr %15 to i32
  call void @__asan_store4_noabort(i32 %16)
  store i32 %add11.sink.i, ptr %15, align 4
  %17 = ptrtoint ptr %arrayidx.i to i32
  call void @__asan_store4_noabort(i32 %17)
  store ptr %call.i, ptr %arrayidx.i, align 4
  %list.i = getelementptr %struct.sprd_mcdt_dev, ptr %call.i, i32 0, i32 3, i32 %i.032.i, i32 8
  %18 = ptrtoint ptr %list.i to i32
  call void @__asan_store4_noabort(i32 %18)
  store volatile ptr %list.i, ptr %list.i, align 4
  %prev.i.i = getelementptr %struct.sprd_mcdt_dev, ptr %call.i, i32 0, i32 3, i32 %i.032.i, i32 8, i32 1
  %19 = ptrtoint ptr %prev.i.i to i32
  call void @__asan_store4_noabort(i32 %19)
  store ptr %list.i, ptr %prev.i.i, align 4
  call void @mutex_lock_nested(ptr noundef nonnull @sprd_mcdt_list_mutex, i32 noundef 0) #6
  %20 = load ptr, ptr getelementptr inbounds (%struct.list_head, ptr @sprd_mcdt_chan_list, i32 0, i32 1), align 4
  %call.i.i.i = call zeroext i1 @__list_add_valid(ptr noundef %list.i, ptr noundef %20, ptr noundef nonnull @sprd_mcdt_chan_list) #6
  br i1 %call.i.i.i, label %if.end.i.i.i, label %if.end.i.list_add_tail.exit.i_crit_edge

if.end.i.list_add_tail.exit.i_crit_edge:          ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #8
  br label %list_add_tail.exit.i

if.end.i.i.i:                                     ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #8
  store ptr %list.i, ptr getelementptr inbounds (%struct.list_head, ptr @sprd_mcdt_chan_list, i32 0, i32 1), align 4
  %21 = ptrtoint ptr %list.i to i32
  call void @__asan_store4_noabort(i32 %21)
  store ptr @sprd_mcdt_chan_list, ptr %list.i, align 4
  %22 = ptrtoint ptr %prev.i.i to i32
  call void @__asan_store4_noabort(i32 %22)
  store ptr %20, ptr %prev.i.i, align 4
  %23 = ptrtoint ptr %20 to i32
  call void @__asan_store4_noabort(i32 %23)
  store volatile ptr %list.i, ptr %20, align 4
  br label %list_add_tail.exit.i

list_add_tail.exit.i:                             ; preds = %if.end.i.i.i, %if.end.i.list_add_tail.exit.i_crit_edge
  call void @mutex_unlock(ptr noundef nonnull @sprd_mcdt_list_mutex) #6
  %inc.i = add nuw nsw i32 %i.032.i, 1
  %exitcond.not.i = icmp eq i32 %inc.i, 20
  br i1 %exitcond.not.i, label %list_add_tail.exit.i.cleanup_crit_edge, label %list_add_tail.exit.i.for.body.i_crit_edge

list_add_tail.exit.i.for.body.i_crit_edge:        ; preds = %list_add_tail.exit.i
  call void @__sanitizer_cov_trace_pc() #8
  br label %for.body.i

list_add_tail.exit.i.cleanup_crit_edge:           ; preds = %list_add_tail.exit.i
  call void @__sanitizer_cov_trace_pc() #8
  br label %cleanup

cleanup:                                          ; preds = %list_add_tail.exit.i.cleanup_crit_edge, %do.end20, %if.end7.cleanup_crit_edge, %if.then4, %entry.cleanup_crit_edge
  %retval.0 = phi i32 [ %2, %if.then4 ], [ %call.i43, %do.end20 ], [ -12, %entry.cleanup_crit_edge ], [ %call11, %if.end7.cleanup_crit_edge ], [ 0, %list_add_tail.exit.i.cleanup_crit_edge ]
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %res) #6
  ret i32 %retval.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @sprd_mcdt_remove(ptr nocapture noundef readnone %pdev) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #8
  call void @llvm.arm.gnu.eabi.mcount()
  tail call void @mutex_lock_nested(ptr noundef nonnull @sprd_mcdt_list_mutex, i32 noundef 0) #6
  %0 = load ptr, ptr @sprd_mcdt_chan_list, align 4
  %cmp.not14 = icmp eq ptr %0, @sprd_mcdt_chan_list
  br i1 %cmp.not14, label %entry.for.end_crit_edge, label %entry.for.body_crit_edge

entry.for.body_crit_edge:                         ; preds = %entry
  br label %for.body

entry.for.end_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #8
  br label %for.end

for.body:                                         ; preds = %list_del.exit.for.body_crit_edge, %entry.for.body_crit_edge
  %1 = phi ptr [ %.pn, %list_del.exit.for.body_crit_edge ], [ %0, %entry.for.body_crit_edge ]
  %2 = ptrtoint ptr %1 to i32
  call void @__asan_load4_noabort(i32 %2)
  %.pn = load ptr, ptr %1, align 4
  %call.i.i = tail call zeroext i1 @__list_del_entry_valid(ptr noundef %1) #6
  br i1 %call.i.i, label %if.end.i.i, label %for.body.list_del.exit_crit_edge

for.body.list_del.exit_crit_edge:                 ; preds = %for.body
  call void @__sanitizer_cov_trace_pc() #8
  br label %list_del.exit

if.end.i.i:                                       ; preds = %for.body
  call void @__sanitizer_cov_trace_pc() #8
  %prev.i.i = getelementptr inbounds %struct.list_head, ptr %1, i32 0, i32 1
  %3 = ptrtoint ptr %prev.i.i to i32
  call void @__asan_load4_noabort(i32 %3)
  %4 = load ptr, ptr %prev.i.i, align 4
  %5 = ptrtoint ptr %1 to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load ptr, ptr %1, align 4
  %prev1.i.i.i = getelementptr inbounds %struct.list_head, ptr %6, i32 0, i32 1
  %7 = ptrtoint ptr %prev1.i.i.i to i32
  call void @__asan_store4_noabort(i32 %7)
  store ptr %4, ptr %prev1.i.i.i, align 4
  %8 = ptrtoint ptr %4 to i32
  call void @__asan_store4_noabort(i32 %8)
  store volatile ptr %6, ptr %4, align 4
  br label %list_del.exit

list_del.exit:                                    ; preds = %if.end.i.i, %for.body.list_del.exit_crit_edge
  %9 = ptrtoint ptr %1 to i32
  call void @__asan_store4_noabort(i32 %9)
  store ptr inttoptr (i32 256 to ptr), ptr %1, align 4
  %prev.i = getelementptr inbounds %struct.list_head, ptr %1, i32 0, i32 1
  %10 = ptrtoint ptr %prev.i to i32
  call void @__asan_store4_noabort(i32 %10)
  store ptr inttoptr (i32 290 to ptr), ptr %prev.i, align 4
  %cmp.not = icmp eq ptr %.pn, @sprd_mcdt_chan_list
  br i1 %cmp.not, label %list_del.exit.for.end_crit_edge, label %list_del.exit.for.body_crit_edge

list_del.exit.for.body_crit_edge:                 ; preds = %list_del.exit
  call void @__sanitizer_cov_trace_pc() #8
  br label %for.body

list_del.exit.for.end_crit_edge:                  ; preds = %list_del.exit
  call void @__sanitizer_cov_trace_pc() #8
  br label %for.end

for.end:                                          ; preds = %list_del.exit.for.end_crit_edge, %entry.for.end_crit_edge
  tail call void @mutex_unlock(ptr noundef nonnull @sprd_mcdt_list_mutex) #6
  ret i32 0
}

; Function Attrs: null_pointer_is_valid
declare dso_local ptr @devm_platform_get_and_ioremap_resource(ptr noundef, i32 noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @__raw_spin_lock_init(ptr noundef, ptr noundef, ptr noundef, i16 noundef signext) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @platform_get_irq(ptr noundef, i32 noundef) local_unnamed_addr #2

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @sprd_mcdt_irq_handler(i32 noundef %irq, ptr noundef %dev_id) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #8
  call void @llvm.arm.gnu.eabi.mcount()
  %lock = getelementptr inbounds %struct.sprd_mcdt_dev, ptr %dev_id, i32 0, i32 2
  tail call void @_raw_spin_lock(ptr noundef %lock) #6
  %base.i = getelementptr inbounds %struct.sprd_mcdt_dev, ptr %dev_id, i32 0, i32 1
  br label %for.body

for.body:                                         ; preds = %for.inc.for.body_crit_edge, %entry
  %i.098 = phi i32 [ 0, %entry ], [ %inc, %for.inc.for.body_crit_edge ]
  %conv = trunc i32 %i.098 to i8
  call void @__sanitizer_cov_trace_const_cmp1(i8 10, i8 %conv)
  %0 = icmp ult i8 %conv, 10
  br i1 %0, label %switch.lookup, label %for.body.sprd_mcdt_int_type_shift.exit.i_crit_edge

for.body.sprd_mcdt_int_type_shift.exit.i_crit_edge: ; preds = %for.body
  call void @__sanitizer_cov_trace_pc() #8
  br label %sprd_mcdt_int_type_shift.exit.i

switch.lookup:                                    ; preds = %for.body
  call void @__sanitizer_cov_trace_pc() #8
  %sext130 = shl i32 %i.098, 24
  %1 = ashr exact i32 %sext130, 24
  %switch.gep = getelementptr inbounds [10 x i32], ptr @switch.table.sprd_mcdt_irq_handler, i32 0, i32 %1
  %2 = ptrtoint ptr %switch.gep to i32
  call void @__asan_load4_noabort(i32 %2)
  %switch.load = load i32, ptr %switch.gep, align 4
  br label %sprd_mcdt_int_type_shift.exit.i

sprd_mcdt_int_type_shift.exit.i:                  ; preds = %switch.lookup, %for.body.sprd_mcdt_int_type_shift.exit.i_crit_edge
  %retval.0.i.i = phi i32 [ %switch.load, %switch.lookup ], [ 0, %for.body.sprd_mcdt_int_type_shift.exit.i_crit_edge ]
  call void @__sanitizer_cov_trace_const_cmp1(i8 10, i8 %conv)
  %3 = icmp ult i8 %conv, 10
  br i1 %3, label %switch.lookup103, label %sprd_mcdt_int_type_shift.exit.i.for.inc_crit_edge

sprd_mcdt_int_type_shift.exit.i.for.inc_crit_edge: ; preds = %sprd_mcdt_int_type_shift.exit.i
  call void @__sanitizer_cov_trace_pc() #8
  br label %for.inc

switch.lookup103:                                 ; preds = %sprd_mcdt_int_type_shift.exit.i
  %sext127 = shl i32 %i.098, 24
  %4 = ashr exact i32 %sext127, 24
  %switch.gep104 = getelementptr inbounds [10 x i32], ptr @switch.table.sprd_mcdt_irq_handler.43, i32 0, i32 %4
  %5 = ptrtoint ptr %switch.gep104 to i32
  call void @__asan_load4_noabort(i32 %5)
  %switch.load105 = load i32, ptr %switch.gep104, align 4
  %6 = ptrtoint ptr %base.i to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load ptr, ptr %base.i, align 4
  %add.ptr.i = getelementptr i8, ptr %7, i32 %switch.load105
  %8 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i) #6, !srcloc !96
  %9 = tail call i32 @llvm.bswap.i32(i32 %8) #6
  %shl.i = shl nuw nsw i32 1, %retval.0.i.i
  %and.i = and i32 %9, %shl.i
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i)
  %tobool.i.not = icmp eq i32 %and.i, 0
  br i1 %tobool.i.not, label %switch.lookup103.for.inc_crit_edge, label %if.then

switch.lookup103.for.inc_crit_edge:               ; preds = %switch.lookup103
  call void @__sanitizer_cov_trace_pc() #8
  br label %for.inc

if.then:                                          ; preds = %switch.lookup103
  call void @__sanitizer_cov_trace_const_cmp1(i8 10, i8 %conv)
  %10 = icmp ult i8 %conv, 10
  br i1 %10, label %switch.lookup106, label %if.then.sprd_mcdt_int_type_shift.exit.i57_crit_edge

if.then.sprd_mcdt_int_type_shift.exit.i57_crit_edge: ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #8
  br label %sprd_mcdt_int_type_shift.exit.i57

switch.lookup106:                                 ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #8
  %sext129 = shl i32 %i.098, 24
  %11 = ashr exact i32 %sext129, 24
  %switch.gep107 = getelementptr inbounds [10 x i32], ptr @switch.table.sprd_mcdt_irq_handler.44, i32 0, i32 %11
  %12 = ptrtoint ptr %switch.gep107 to i32
  call void @__asan_load4_noabort(i32 %12)
  %switch.load108 = load i32, ptr %switch.gep107, align 4
  br label %sprd_mcdt_int_type_shift.exit.i57

sprd_mcdt_int_type_shift.exit.i57:                ; preds = %switch.lookup106, %if.then.sprd_mcdt_int_type_shift.exit.i57_crit_edge
  %retval.0.i.i56 = phi i32 [ %switch.load108, %switch.lookup106 ], [ 0, %if.then.sprd_mcdt_int_type_shift.exit.i57_crit_edge ]
  call void @__sanitizer_cov_trace_const_cmp1(i8 10, i8 %conv)
  %13 = icmp ult i8 %conv, 10
  br i1 %13, label %switch.lookup109, label %sprd_mcdt_int_type_shift.exit.i57.sprd_mcdt_chan_int_clear.exit_crit_edge

sprd_mcdt_int_type_shift.exit.i57.sprd_mcdt_chan_int_clear.exit_crit_edge: ; preds = %sprd_mcdt_int_type_shift.exit.i57
  call void @__sanitizer_cov_trace_pc() #8
  br label %sprd_mcdt_chan_int_clear.exit

switch.lookup109:                                 ; preds = %sprd_mcdt_int_type_shift.exit.i57
  call void @__sanitizer_cov_trace_pc() #8
  %sext128 = shl i32 %i.098, 24
  %14 = ashr exact i32 %sext128, 24
  %switch.gep110 = getelementptr inbounds [10 x i32], ptr @switch.table.sprd_mcdt_irq_handler.45, i32 0, i32 %14
  %15 = ptrtoint ptr %switch.gep110 to i32
  call void @__asan_load4_noabort(i32 %15)
  %switch.load111 = load i32, ptr %switch.gep110, align 4
  %shl.i61 = shl nuw nsw i32 1, %retval.0.i.i56
  %16 = ptrtoint ptr %base.i to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load ptr, ptr %base.i, align 4
  %add.ptr.i.i = getelementptr i8, ptr %17, i32 %switch.load111
  %18 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i.i) #6, !srcloc !96
  %19 = tail call i32 @llvm.bswap.i32(i32 %18) #6
  %or.i.i = or i32 %19, %shl.i61
  %20 = tail call i32 @llvm.bswap.i32(i32 %or.i.i) #6
  %21 = ptrtoint ptr %base.i to i32
  call void @__asan_load4_noabort(i32 %21)
  %22 = load ptr, ptr %base.i, align 4
  %add.ptr3.i.i = getelementptr i8, ptr %22, i32 %switch.load111
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr3.i.i, i32 %20) #6, !srcloc !97
  br label %sprd_mcdt_chan_int_clear.exit

sprd_mcdt_chan_int_clear.exit:                    ; preds = %switch.lookup109, %sprd_mcdt_int_type_shift.exit.i57.sprd_mcdt_chan_int_clear.exit_crit_edge
  %cb = getelementptr %struct.sprd_mcdt_dev, ptr %dev_id, i32 0, i32 3, i32 %i.098, i32 5
  %23 = ptrtoint ptr %cb to i32
  call void @__asan_load4_noabort(i32 %23)
  %24 = load ptr, ptr %cb, align 4
  %tobool.not = icmp eq ptr %24, null
  br i1 %tobool.not, label %sprd_mcdt_chan_int_clear.exit.for.inc_crit_edge, label %if.then3

sprd_mcdt_chan_int_clear.exit.for.inc_crit_edge:  ; preds = %sprd_mcdt_chan_int_clear.exit
  call void @__sanitizer_cov_trace_pc() #8
  br label %for.inc

if.then3:                                         ; preds = %sprd_mcdt_chan_int_clear.exit
  call void @__sanitizer_cov_trace_pc() #8
  %25 = ptrtoint ptr %24 to i32
  call void @__asan_load4_noabort(i32 %25)
  %26 = load ptr, ptr %24, align 4
  %data = getelementptr inbounds %struct.sprd_mcdt_chan_callback, ptr %24, i32 0, i32 1
  %27 = ptrtoint ptr %data to i32
  call void @__asan_load4_noabort(i32 %27)
  %28 = load ptr, ptr %data, align 4
  tail call void %26(ptr noundef %28) #6
  br label %for.inc

for.inc:                                          ; preds = %if.then3, %sprd_mcdt_chan_int_clear.exit.for.inc_crit_edge, %switch.lookup103.for.inc_crit_edge, %sprd_mcdt_int_type_shift.exit.i.for.inc_crit_edge
  %inc = add nuw nsw i32 %i.098, 1
  %exitcond.not = icmp eq i32 %inc, 10
  br i1 %exitcond.not, label %for.inc.for.body10_crit_edge, label %for.inc.for.body_crit_edge

for.inc.for.body_crit_edge:                       ; preds = %for.inc
  call void @__sanitizer_cov_trace_pc() #8
  br label %for.body

for.inc.for.body10_crit_edge:                     ; preds = %for.inc
  br label %for.body10

for.body10:                                       ; preds = %for.inc27.for.body10_crit_edge, %for.inc.for.body10_crit_edge
  %i.1100 = phi i32 [ %inc28, %for.inc27.for.body10_crit_edge ], [ 0, %for.inc.for.body10_crit_edge ]
  %conv11 = trunc i32 %i.1100 to i8
  call void @__sanitizer_cov_trace_const_cmp1(i8 10, i8 %conv11)
  %29 = icmp ult i8 %conv11, 10
  br i1 %29, label %switch.lookup112, label %for.body10.sprd_mcdt_int_type_shift.exit.i68_crit_edge

for.body10.sprd_mcdt_int_type_shift.exit.i68_crit_edge: ; preds = %for.body10
  call void @__sanitizer_cov_trace_pc() #8
  br label %sprd_mcdt_int_type_shift.exit.i68

switch.lookup112:                                 ; preds = %for.body10
  call void @__sanitizer_cov_trace_pc() #8
  %sext126 = shl i32 %i.1100, 24
  %30 = ashr exact i32 %sext126, 24
  %switch.gep113 = getelementptr inbounds [10 x i32], ptr @switch.table.sprd_mcdt_irq_handler.46, i32 0, i32 %30
  %31 = ptrtoint ptr %switch.gep113 to i32
  call void @__asan_load4_noabort(i32 %31)
  %switch.load114 = load i32, ptr %switch.gep113, align 4
  br label %sprd_mcdt_int_type_shift.exit.i68

sprd_mcdt_int_type_shift.exit.i68:                ; preds = %switch.lookup112, %for.body10.sprd_mcdt_int_type_shift.exit.i68_crit_edge
  %retval.0.i.i67 = phi i32 [ %switch.load114, %switch.lookup112 ], [ 0, %for.body10.sprd_mcdt_int_type_shift.exit.i68_crit_edge ]
  call void @__sanitizer_cov_trace_const_cmp1(i8 10, i8 %conv11)
  %32 = icmp ult i8 %conv11, 10
  br i1 %32, label %switch.lookup115, label %sprd_mcdt_int_type_shift.exit.i68.for.inc27_crit_edge

sprd_mcdt_int_type_shift.exit.i68.for.inc27_crit_edge: ; preds = %sprd_mcdt_int_type_shift.exit.i68
  call void @__sanitizer_cov_trace_pc() #8
  br label %for.inc27

switch.lookup115:                                 ; preds = %sprd_mcdt_int_type_shift.exit.i68
  %sext = shl i32 %i.1100, 24
  %33 = ashr exact i32 %sext, 24
  %switch.gep116 = getelementptr inbounds [10 x i32], ptr @switch.table.sprd_mcdt_irq_handler.47, i32 0, i32 %33
  %34 = ptrtoint ptr %switch.gep116 to i32
  call void @__asan_load4_noabort(i32 %34)
  %switch.load117 = load i32, ptr %switch.gep116, align 4
  %35 = ptrtoint ptr %base.i to i32
  call void @__asan_load4_noabort(i32 %35)
  %36 = load ptr, ptr %base.i, align 4
  %add.ptr.i73 = getelementptr i8, ptr %36, i32 %switch.load117
  %37 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i73) #6, !srcloc !96
  %38 = tail call i32 @llvm.bswap.i32(i32 %37) #6
  %shl.i74 = shl nuw nsw i32 1, %retval.0.i.i67
  %and.i75 = and i32 %38, %shl.i74
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i75)
  %tobool.i76.not = icmp eq i32 %and.i75, 0
  br i1 %tobool.i76.not, label %switch.lookup115.for.inc27_crit_edge, label %if.then13

switch.lookup115.for.inc27_crit_edge:             ; preds = %switch.lookup115
  call void @__sanitizer_cov_trace_pc() #8
  br label %for.inc27

if.then13:                                        ; preds = %switch.lookup115
  %add = add nuw nsw i32 %i.1100, 10
  call void @__sanitizer_cov_trace_const_cmp1(i8 10, i8 %conv11)
  %39 = icmp ult i8 %conv11, 10
  br i1 %39, label %switch.lookup118, label %if.then13.sprd_mcdt_int_type_shift.exit.i85_crit_edge

if.then13.sprd_mcdt_int_type_shift.exit.i85_crit_edge: ; preds = %if.then13
  call void @__sanitizer_cov_trace_pc() #8
  br label %sprd_mcdt_int_type_shift.exit.i85

switch.lookup118:                                 ; preds = %if.then13
  call void @__sanitizer_cov_trace_pc() #8
  %sext125 = shl i32 %i.1100, 24
  %40 = ashr exact i32 %sext125, 24
  %switch.gep119 = getelementptr inbounds [10 x i32], ptr @switch.table.sprd_mcdt_irq_handler.48, i32 0, i32 %40
  %41 = ptrtoint ptr %switch.gep119 to i32
  call void @__asan_load4_noabort(i32 %41)
  %switch.load120 = load i32, ptr %switch.gep119, align 4
  br label %sprd_mcdt_int_type_shift.exit.i85

sprd_mcdt_int_type_shift.exit.i85:                ; preds = %switch.lookup118, %if.then13.sprd_mcdt_int_type_shift.exit.i85_crit_edge
  %retval.0.i.i84 = phi i32 [ %switch.load120, %switch.lookup118 ], [ 0, %if.then13.sprd_mcdt_int_type_shift.exit.i85_crit_edge ]
  call void @__sanitizer_cov_trace_const_cmp1(i8 10, i8 %conv11)
  %42 = icmp ult i8 %conv11, 10
  br i1 %42, label %switch.lookup121, label %sprd_mcdt_int_type_shift.exit.i85.sprd_mcdt_chan_int_clear.exit95_crit_edge

sprd_mcdt_int_type_shift.exit.i85.sprd_mcdt_chan_int_clear.exit95_crit_edge: ; preds = %sprd_mcdt_int_type_shift.exit.i85
  call void @__sanitizer_cov_trace_pc() #8
  br label %sprd_mcdt_chan_int_clear.exit95

switch.lookup121:                                 ; preds = %sprd_mcdt_int_type_shift.exit.i85
  call void @__sanitizer_cov_trace_pc() #8
  %sext124 = shl i32 %i.1100, 24
  %43 = ashr exact i32 %sext124, 24
  %switch.gep122 = getelementptr inbounds [10 x i32], ptr @switch.table.sprd_mcdt_irq_handler.49, i32 0, i32 %43
  %44 = ptrtoint ptr %switch.gep122 to i32
  call void @__asan_load4_noabort(i32 %44)
  %switch.load123 = load i32, ptr %switch.gep122, align 4
  %shl.i89 = shl nuw nsw i32 1, %retval.0.i.i84
  %45 = ptrtoint ptr %base.i to i32
  call void @__asan_load4_noabort(i32 %45)
  %46 = load ptr, ptr %base.i, align 4
  %add.ptr.i.i91 = getelementptr i8, ptr %46, i32 %switch.load123
  %47 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i.i91) #6, !srcloc !96
  %48 = tail call i32 @llvm.bswap.i32(i32 %47) #6
  %or.i.i92 = or i32 %48, %shl.i89
  %49 = tail call i32 @llvm.bswap.i32(i32 %or.i.i92) #6
  %50 = ptrtoint ptr %base.i to i32
  call void @__asan_load4_noabort(i32 %50)
  %51 = load ptr, ptr %base.i, align 4
  %add.ptr3.i.i93 = getelementptr i8, ptr %51, i32 %switch.load123
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr3.i.i93, i32 %49) #6, !srcloc !97
  br label %sprd_mcdt_chan_int_clear.exit95

sprd_mcdt_chan_int_clear.exit95:                  ; preds = %switch.lookup121, %sprd_mcdt_int_type_shift.exit.i85.sprd_mcdt_chan_int_clear.exit95_crit_edge
  %cb18 = getelementptr %struct.sprd_mcdt_dev, ptr %dev_id, i32 0, i32 3, i32 %add, i32 5
  %52 = ptrtoint ptr %cb18 to i32
  call void @__asan_load4_noabort(i32 %52)
  %53 = load ptr, ptr %cb18, align 4
  %tobool19.not = icmp eq ptr %53, null
  br i1 %tobool19.not, label %sprd_mcdt_chan_int_clear.exit95.for.inc27_crit_edge, label %if.then20

sprd_mcdt_chan_int_clear.exit95.for.inc27_crit_edge: ; preds = %sprd_mcdt_chan_int_clear.exit95
  call void @__sanitizer_cov_trace_pc() #8
  br label %for.inc27

if.then20:                                        ; preds = %sprd_mcdt_chan_int_clear.exit95
  call void @__sanitizer_cov_trace_pc() #8
  %54 = ptrtoint ptr %53 to i32
  call void @__asan_load4_noabort(i32 %54)
  %55 = load ptr, ptr %53, align 4
  %data24 = getelementptr inbounds %struct.sprd_mcdt_chan_callback, ptr %53, i32 0, i32 1
  %56 = ptrtoint ptr %data24 to i32
  call void @__asan_load4_noabort(i32 %56)
  %57 = load ptr, ptr %data24, align 4
  tail call void %55(ptr noundef %57) #6
  br label %for.inc27

for.inc27:                                        ; preds = %if.then20, %sprd_mcdt_chan_int_clear.exit95.for.inc27_crit_edge, %switch.lookup115.for.inc27_crit_edge, %sprd_mcdt_int_type_shift.exit.i68.for.inc27_crit_edge
  %inc28 = add nuw nsw i32 %i.1100, 1
  %exitcond102.not = icmp eq i32 %inc28, 10
  br i1 %exitcond102.not, label %for.end29, label %for.inc27.for.body10_crit_edge

for.inc27.for.body10_crit_edge:                   ; preds = %for.inc27
  call void @__sanitizer_cov_trace_pc() #8
  br label %for.body10

for.end29:                                        ; preds = %for.inc27
  call void @__sanitizer_cov_trace_pc() #8
  tail call void @_raw_spin_unlock(ptr noundef %lock) #6
  ret i32 1
}

; Function Attrs: null_pointer_is_valid
declare dso_local noalias ptr @devm_kmalloc(ptr noundef, i32 noundef, i32 noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @devm_request_threaded_irq(ptr noundef, i32 noundef, ptr noundef, ptr noundef, i32 noundef, ptr noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @_raw_spin_lock(ptr noundef) local_unnamed_addr #2 section ".spinlock.text"

; Function Attrs: null_pointer_is_valid
declare dso_local void @_raw_spin_unlock(ptr noundef) local_unnamed_addr #2 section ".spinlock.text"

; Function Attrs: nocallback nofree nosync nounwind readnone speculatable willreturn
declare i32 @llvm.umax.i32(i32, i32) #5

; Function Attrs: nounwind
declare void @llvm.arm.gnu.eabi.mcount() #6

declare void @__sanitizer_cov_trace_cmp1(i8 zeroext, i8 zeroext)

declare void @__sanitizer_cov_trace_cmp4(i32 zeroext, i32 zeroext)

declare void @__sanitizer_cov_trace_const_cmp1(i8 zeroext, i8 zeroext)

declare void @__sanitizer_cov_trace_const_cmp4(i32 zeroext, i32 zeroext)

declare void @__sanitizer_cov_trace_switch(i64, ptr)

declare void @__sanitizer_cov_trace_pc()

declare void @__asan_load1_noabort(i32)

declare void @__asan_load4_noabort(i32)

declare void @__asan_store1_noabort(i32)

declare void @__asan_store4_noabort(i32)

declare void @__asan_register_globals(i32, i32)

declare void @__asan_unregister_globals(i32, i32)

; Function Attrs: nounwind uwtable(sync)
define internal void @asan.module_ctor() #7 {
  call void @__asan_register_globals(i32 ptrtoint (ptr @0 to i32), i32 60)
  ret void
}

; Function Attrs: nounwind uwtable(sync)
define internal void @asan.module_dtor() #7 {
  call void @__asan_unregister_globals(i32 ptrtoint (ptr @0 to i32), i32 60)
  ret void
}

attributes #0 = { nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync) "frame-pointer"="all" "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="mpcore" "target-features"="+armv6k,+dsp,+soft-float,+strict-align,-aes,-bf16,-d32,-dotprod,-fp-armv8,-fp-armv8d16,-fp-armv8d16sp,-fp-armv8sp,-fp16,-fp16fml,-fp64,-fpregs,-fullfp16,-mve,-mve.fp,-neon,-sha2,-thumb-mode,-vfp2,-vfp2sp,-vfp3,-vfp3d16,-vfp3d16sp,-vfp3sp,-vfp4,-vfp4d16,-vfp4d16sp,-vfp4sp" "use-soft-float"="true" "warn-stack-size"="1024" }
attributes #1 = { argmemonly nocallback nofree nosync nounwind willreturn }
attributes #2 = { null_pointer_is_valid "frame-pointer"="all" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="mpcore" "target-features"="+armv6k,+dsp,+soft-float,+strict-align,-aes,-bf16,-d32,-dotprod,-fp-armv8,-fp-armv8d16,-fp-armv8d16sp,-fp-armv8sp,-fp16,-fp16fml,-fp64,-fpregs,-fullfp16,-mve,-mve.fp,-neon,-sha2,-thumb-mode,-vfp2,-vfp2sp,-vfp3,-vfp3d16,-vfp3d16sp,-vfp3sp,-vfp4,-vfp4d16,-vfp4d16sp,-vfp4sp" "use-soft-float"="true" }
attributes #3 = { cold null_pointer_is_valid "frame-pointer"="all" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="mpcore" "target-features"="+armv6k,+dsp,+soft-float,+strict-align,-aes,-bf16,-d32,-dotprod,-fp-armv8,-fp-armv8d16,-fp-armv8d16sp,-fp-armv8sp,-fp16,-fp16fml,-fp64,-fpregs,-fullfp16,-mve,-mve.fp,-neon,-sha2,-thumb-mode,-vfp2,-vfp2sp,-vfp3,-vfp3d16,-vfp3d16sp,-vfp3sp,-vfp4,-vfp4d16,-vfp4d16sp,-vfp4sp" "use-soft-float"="true" }
attributes #4 = { cold nounwind null_pointer_is_valid optsize sanitize_address sspstrong uwtable(sync) "frame-pointer"="all" "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="mpcore" "target-features"="+armv6k,+dsp,+soft-float,+strict-align,-aes,-bf16,-d32,-dotprod,-fp-armv8,-fp-armv8d16,-fp-armv8d16sp,-fp-armv8sp,-fp16,-fp16fml,-fp64,-fpregs,-fullfp16,-mve,-mve.fp,-neon,-sha2,-thumb-mode,-vfp2,-vfp2sp,-vfp3,-vfp3d16,-vfp3d16sp,-vfp3sp,-vfp4,-vfp4d16,-vfp4d16sp,-vfp4sp" "use-soft-float"="true" "warn-stack-size"="1024" }
attributes #5 = { nocallback nofree nosync nounwind readnone speculatable willreturn }
attributes #6 = { nounwind }
attributes #7 = { nounwind uwtable(sync) "frame-pointer"="all" }
attributes #8 = { nomerge }
attributes #9 = { cold nounwind }

!llvm.asan.globals = !{!0, !2, !3, !4, !5, !6, !7, !8, !10, !11, !12, !14, !15, !16, !18, !20, !21, !22, !23, !25, !26, !27, !29, !31, !32, !33, !34, !36, !37, !38, !40, !42, !44, !45, !46, !47, !49, !50, !52, !54, !56, !58, !60, !61, !63, !65, !66, !68, !69, !70, !72, !74, !76, !78, !79, !81, !82, !83, !84}
!llvm.module.flags = !{!86, !87, !88, !89, !90, !91, !92, !93}
!llvm.ident = !{!94}

!0 = !{ptr @.str, !1, !"<string literal>", i1 false, i1 false}
!1 = !{!"../sound/soc/sprd/sprd-mcdt.c", i32 579, i32 3}
!2 = !{ptr @.str.1, !1, !"<string literal>", i1 false, i1 false}
!3 = !{ptr @.str.2, !1, !"<string literal>", i1 false, i1 false}
!4 = !{ptr @.str.3, !1, !"<string literal>", i1 false, i1 false}
!5 = !{ptr @.str.4, !1, !"<string literal>", i1 false, i1 false}
!6 = !{ptr @sprd_mcdt_chan_write._entry, !1, !"_entry", i1 false, i1 false}
!7 = !{ptr @sprd_mcdt_chan_write._entry_ptr, !1, !"_entry_ptr", i1 false, i1 false}
!8 = !{ptr @.str.6, !9, !"<string literal>", i1 false, i1 false}
!9 = !{!"../sound/soc/sprd/sprd-mcdt.c", i32 586, i32 3}
!10 = !{ptr @sprd_mcdt_chan_write._entry.5, !9, !"_entry", i1 false, i1 false}
!11 = !{ptr @sprd_mcdt_chan_write._entry_ptr.7, !9, !"_entry_ptr", i1 false, i1 false}
!12 = !{ptr @.str.9, !13, !"<string literal>", i1 false, i1 false}
!13 = !{!"../sound/soc/sprd/sprd-mcdt.c", i32 593, i32 3}
!14 = !{ptr @sprd_mcdt_chan_write._entry.8, !13, !"_entry", i1 false, i1 false}
!15 = !{ptr @sprd_mcdt_chan_write._entry_ptr.10, !13, !"_entry_ptr", i1 false, i1 false}
!16 = !{ptr @__ksymtab_sprd_mcdt_chan_write, !17, !"__ksymtab_sprd_mcdt_chan_write", i1 false, i1 false}
!17 = !{!"../sound/soc/sprd/sprd-mcdt.c", i32 605, i32 1}
!18 = !{ptr @.str.11, !19, !"<string literal>", i1 false, i1 false}
!19 = !{!"../sound/soc/sprd/sprd-mcdt.c", i32 630, i32 3}
!20 = !{ptr @.str.12, !19, !"<string literal>", i1 false, i1 false}
!21 = !{ptr @sprd_mcdt_chan_read._entry, !19, !"_entry", i1 false, i1 false}
!22 = !{ptr @sprd_mcdt_chan_read._entry_ptr, !19, !"_entry_ptr", i1 false, i1 false}
!23 = !{ptr @.str.14, !24, !"<string literal>", i1 false, i1 false}
!24 = !{!"../sound/soc/sprd/sprd-mcdt.c", i32 636, i32 3}
!25 = !{ptr @sprd_mcdt_chan_read._entry.13, !24, !"_entry", i1 false, i1 false}
!26 = !{ptr @sprd_mcdt_chan_read._entry_ptr.15, !24, !"_entry_ptr", i1 false, i1 false}
!27 = !{ptr @__ksymtab_sprd_mcdt_chan_read, !28, !"__ksymtab_sprd_mcdt_chan_read", i1 false, i1 false}
!28 = !{!"../sound/soc/sprd/sprd-mcdt.c", i32 651, i32 1}
!29 = !{ptr @.str.16, !30, !"<string literal>", i1 false, i1 false}
!30 = !{!"../sound/soc/sprd/sprd-mcdt.c", i32 681, i32 3}
!31 = !{ptr @.str.17, !30, !"<string literal>", i1 false, i1 false}
!32 = !{ptr @sprd_mcdt_chan_int_enable._entry, !30, !"_entry", i1 false, i1 false}
!33 = !{ptr @sprd_mcdt_chan_int_enable._entry_ptr, !30, !"_entry_ptr", i1 false, i1 false}
!34 = !{ptr @.str.19, !35, !"<string literal>", i1 false, i1 false}
!35 = !{!"../sound/soc/sprd/sprd-mcdt.c", i32 706, i32 3}
!36 = !{ptr @sprd_mcdt_chan_int_enable._entry.18, !35, !"_entry", i1 false, i1 false}
!37 = !{ptr @sprd_mcdt_chan_int_enable._entry_ptr.20, !35, !"_entry_ptr", i1 false, i1 false}
!38 = !{ptr @__ksymtab_sprd_mcdt_chan_int_enable, !39, !"__ksymtab_sprd_mcdt_chan_int_enable", i1 false, i1 false}
!39 = !{!"../sound/soc/sprd/sprd-mcdt.c", i32 719, i32 1}
!40 = !{ptr @__ksymtab_sprd_mcdt_chan_int_disable, !41, !"__ksymtab_sprd_mcdt_chan_int_disable", i1 false, i1 false}
!41 = !{!"../sound/soc/sprd/sprd-mcdt.c", i32 759, i32 1}
!42 = !{ptr @.str.21, !43, !"<string literal>", i1 false, i1 false}
!43 = !{!"../sound/soc/sprd/sprd-mcdt.c", i32 785, i32 3}
!44 = !{ptr @.str.22, !43, !"<string literal>", i1 false, i1 false}
!45 = !{ptr @sprd_mcdt_chan_dma_enable._entry, !43, !"_entry", i1 false, i1 false}
!46 = !{ptr @sprd_mcdt_chan_dma_enable._entry_ptr, !43, !"_entry_ptr", i1 false, i1 false}
!47 = !{ptr @sprd_mcdt_chan_dma_enable._entry.23, !48, !"_entry", i1 false, i1 false}
!48 = !{!"../sound/soc/sprd/sprd-mcdt.c", i32 810, i32 3}
!49 = !{ptr @sprd_mcdt_chan_dma_enable._entry_ptr.24, !48, !"_entry_ptr", i1 false, i1 false}
!50 = !{ptr @__ksymtab_sprd_mcdt_chan_dma_enable, !51, !"__ksymtab_sprd_mcdt_chan_dma_enable", i1 false, i1 false}
!51 = !{!"../sound/soc/sprd/sprd-mcdt.c", i32 821, i32 1}
!52 = !{ptr @__ksymtab_sprd_mcdt_chan_dma_disable, !53, !"__ksymtab_sprd_mcdt_chan_dma_disable", i1 false, i1 false}
!53 = !{!"../sound/soc/sprd/sprd-mcdt.c", i32 857, i32 1}
!54 = !{ptr @__ksymtab_sprd_mcdt_request_chan, !55, !"__ksymtab_sprd_mcdt_request_chan", i1 false, i1 false}
!55 = !{!"../sound/soc/sprd/sprd-mcdt.c", i32 887, i32 1}
!56 = !{ptr @__ksymtab_sprd_mcdt_free_chan, !57, !"__ksymtab_sprd_mcdt_free_chan", i1 false, i1 false}
!57 = !{!"../sound/soc/sprd/sprd-mcdt.c", i32 912, i32 1}
!58 = !{ptr @__initcall__kmod_sprd_mcdt__187_1005_sprd_mcdt_driver_init6, !59, !"__initcall__kmod_sprd_mcdt__187_1005_sprd_mcdt_driver_init6", i1 false, i1 false}
!59 = !{!"../sound/soc/sprd/sprd-mcdt.c", i32 1005, i32 1}
!60 = !{ptr @__exitcall_sprd_mcdt_driver_exit, !59, !"__exitcall_sprd_mcdt_driver_exit", i1 false, i1 false}
!61 = !{ptr @__UNIQUE_ID_description188, !62, !"__UNIQUE_ID_description188", i1 false, i1 false}
!62 = !{!"../sound/soc/sprd/sprd-mcdt.c", i32 1007, i32 1}
!63 = !{ptr @__UNIQUE_ID_file189, !64, !"__UNIQUE_ID_file189", i1 false, i1 false}
!64 = !{!"../sound/soc/sprd/sprd-mcdt.c", i32 1008, i32 1}
!65 = !{ptr @__UNIQUE_ID_license190, !64, !"__UNIQUE_ID_license190", i1 false, i1 false}
!66 = !{ptr @.str.25, !67, !"<string literal>", i1 false, i1 false}
!67 = !{!"../sound/soc/sprd/sprd-mcdt.c", i32 116, i32 8}
!68 = !{ptr @.str.26, !67, !"<string literal>", i1 false, i1 false}
!69 = !{ptr @sprd_mcdt_list_mutex, !67, !"sprd_mcdt_list_mutex", i1 false, i1 false}
!70 = !{ptr @sprd_mcdt_chan_list, !71, !"sprd_mcdt_chan_list", i1 false, i1 false}
!71 = !{!"../sound/soc/sprd/sprd-mcdt.c", i32 115, i32 8}
!72 = !{ptr @.str.27, !73, !"<string literal>", i1 false, i1 false}
!73 = !{!"../sound/soc/sprd/sprd-mcdt.c", i32 1000, i32 11}
!74 = !{ptr @sprd_mcdt_driver, !75, !"sprd_mcdt_driver", i1 false, i1 false}
!75 = !{!"../sound/soc/sprd/sprd-mcdt.c", i32 996, i32 31}
!76 = !{ptr @sprd_mcdt_probe.__key, !77, !"__key", i1 false, i1 false}
!77 = !{!"../sound/soc/sprd/sprd-mcdt.c", i32 957, i32 2}
!78 = !{ptr @.str.28, !77, !"<string literal>", i1 false, i1 false}
!79 = !{ptr @.str.29, !80, !"<string literal>", i1 false, i1 false}
!80 = !{!"../sound/soc/sprd/sprd-mcdt.c", i32 967, i32 3}
!81 = !{ptr @.str.30, !80, !"<string literal>", i1 false, i1 false}
!82 = !{ptr @sprd_mcdt_probe._entry, !80, !"_entry", i1 false, i1 false}
!83 = !{ptr @sprd_mcdt_probe._entry_ptr, !80, !"_entry_ptr", i1 false, i1 false}
!84 = !{ptr @sprd_mcdt_of_match, !85, !"sprd_mcdt_of_match", i1 false, i1 false}
!85 = !{!"../sound/soc/sprd/sprd-mcdt.c", i32 990, i32 34}
!86 = !{i32 1, !"wchar_size", i32 2}
!87 = !{i32 1, !"min_enum_size", i32 4}
!88 = !{i32 8, !"branch-target-enforcement", i32 0}
!89 = !{i32 8, !"sign-return-address", i32 0}
!90 = !{i32 8, !"sign-return-address-all", i32 0}
!91 = !{i32 8, !"sign-return-address-with-bkey", i32 0}
!92 = !{i32 7, !"uwtable", i32 1}
!93 = !{i32 7, !"frame-pointer", i32 2}
!94 = !{!"clang version 15.0.0 (git@github.com:linkeLi0421/llvm-project15-IRDumperPass.git 23ab625cb005cd08da083f9b643a7feed9af8abe)"}
!95 = !{i8 0, i8 2}
!96 = !{i64 4220562}
!97 = !{i64 4220144}
!98 = !{!"auto-init"}
