# Chapter 8.1: Dynamic Power

## ğŸ“‹ Chapter Overview

**Dynamic power** is consumed when circuits switch states. It consists of switching power (charging/discharging capacitors) and short-circuit power (momentary current during transitions). Understanding these components is key to power optimization.

---

## ğŸ¯ Learning Objectives

After completing this chapter, you will be able to:
- Calculate switching power consumption
- Understand activity factor and its impact
- Analyze short-circuit power
- Apply techniques to reduce dynamic power

---

## 8.1.1 Switching Power

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    SWITCHING POWER DISSIPATION                       â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                      â”‚
â”‚   Power is consumed charging and discharging load capacitance:     â”‚
â”‚                                                                      â”‚
â”‚   Charging (0â†’1):                    Discharging (1â†’0):             â”‚
â”‚                                                                      â”‚
â”‚       VDD                                VDD                        â”‚
â”‚        â”‚                                  â”‚                         â”‚
â”‚       â•â•ªâ• PMOS ON                        â•â•ªâ• PMOS OFF              â”‚
â”‚        â”‚                                  â”‚                         â”‚
â”‚        â”œâ”€â”€â”€â”€â†’ Vout                        â”œâ”€â”€â”€â”€â†’ Vout              â”‚
â”‚        â”‚        â†—                         â”‚        â†˜               â”‚
â”‚       â•â•ªâ•     â•â•§â•                        â•â•ªâ•     â•â•§â•               â”‚
â”‚        â”‚     C_L â†‘                        â”‚     C_L â†“              â”‚
â”‚       GND   Charging                     GND   Discharging         â”‚
â”‚                                                                      â”‚
â”‚   Energy from VDD during charging:                                 â”‚
â”‚   $E_{VDD} = C_L \cdot V_{DD}^2$                                   â”‚
â”‚                                                                      â”‚
â”‚   Energy stored in capacitor:                                       â”‚
â”‚   $E_{stored} = \frac{1}{2} C_L V_{DD}^2$                          â”‚
â”‚                                                                      â”‚
â”‚   Energy dissipated in PMOS (during charge):                       â”‚
â”‚   $E_{dissipated} = E_{VDD} - E_{stored} = \frac{1}{2} C_L V_{DD}^2$â”‚
â”‚                                                                      â”‚
â”‚   During discharge, stored energy dissipated in NMOS:              â”‚
â”‚   $E_{dissipated} = \frac{1}{2} C_L V_{DD}^2$                      â”‚
â”‚                                                                      â”‚
â”‚   Total energy per complete cycle (0â†’1â†’0):                         â”‚
â”‚   $E_{cycle} = C_L V_{DD}^2$                                       â”‚
â”‚                                                                      â”‚
â”‚                                                                      â”‚
â”‚   Dynamic switching power:                                          â”‚
â”‚                                                                      â”‚
â”‚   $P_{switching} = C_L \cdot V_{DD}^2 \cdot f$                     â”‚
â”‚                                                                      â”‚
â”‚   Where:                                                            â”‚
â”‚   â€¢ C_L = load capacitance                                         â”‚
â”‚   â€¢ V_DD = supply voltage                                          â”‚
â”‚   â€¢ f = switching frequency                                        â”‚
â”‚                                                                      â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## 8.1.2 Activity Factor

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    ACTIVITY FACTOR (Î±)                               â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                      â”‚
â”‚   Not every node switches every clock cycle!                       â”‚
â”‚                                                                      â”‚
â”‚   Activity factor Î± = probability of 0â†’1 transition per cycle     â”‚
â”‚                                                                      â”‚
â”‚   CLK  â”€â” â”Œâ”€â” â”Œâ”€â” â”Œâ”€â” â”Œâ”€â” â”Œâ”€â” â”Œâ”€â” â”Œâ”€â” â”Œâ”€                          â”‚
â”‚         â””â”€â”˜ â””â”€â”˜ â””â”€â”˜ â””â”€â”˜ â””â”€â”˜ â””â”€â”˜ â””â”€â”˜ â””â”€â”˜                            â”‚
â”‚         1   2   3   4   5   6   7   8                               â”‚
â”‚                                                                      â”‚
â”‚   Node â”€â”€â”€â”€â”€â”   â”Œâ”€â”€â”€â”€â”€â”       â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€                          â”‚
â”‚   (Î±=0.25)  â””â”€â”€â”€â”˜     â””â”€â”€â”€â”€â”€â”€â”€â”˜                                    â”‚
â”‚              â†‘         â†‘       â†‘                                    â”‚
â”‚         0â†’1 transitions: 3 in 8 cycles                             â”‚
â”‚         Î± = 3/8 â‰ˆ 0.375                                            â”‚
â”‚                                                                      â”‚
â”‚                                                                      â”‚
â”‚   Complete power equation:                                          â”‚
â”‚                                                                      â”‚
â”‚   $P_{dynamic} = \alpha \cdot C_L \cdot V_{DD}^2 \cdot f$          â”‚
â”‚                                                                      â”‚
â”‚                                                                      â”‚
â”‚   Typical activity factors:                                         â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”‚
â”‚   â”‚ Signal Type         â”‚ Typical Î± â”‚ Comments                   â”‚  â”‚
â”‚   â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤  â”‚
â”‚   â”‚ Clock               â”‚ 1.0       â”‚ Toggles every cycle        â”‚  â”‚
â”‚   â”‚ Data (random)       â”‚ 0.5       â”‚ 50% probability            â”‚  â”‚
â”‚   â”‚ Control signals     â”‚ 0.1-0.2   â”‚ Infrequent changes         â”‚  â”‚
â”‚   â”‚ Memory address      â”‚ 0.3-0.4   â”‚ Sequential patterns        â”‚  â”‚
â”‚   â”‚ Enable signals      â”‚ 0.01-0.1  â”‚ Rarely toggle              â”‚  â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â”‚
â”‚                                                                      â”‚
â”‚   Statistical activity factor:                                      â”‚
â”‚                                                                      â”‚
â”‚   $\alpha = P_0 \times P_1 = P_0 \times (1-P_0)$                   â”‚
â”‚                                                                      â”‚
â”‚   Maximum when P_0 = P_1 = 0.5 â†’ Î±_max = 0.25                      â”‚
â”‚                                                                      â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## 8.1.3 Short-Circuit Power

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    SHORT-CIRCUIT POWER                               â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                      â”‚
â”‚   During input transition, BOTH transistors conduct briefly:       â”‚
â”‚                                                                      â”‚
â”‚   Input   â”€â”€â”€â”€â”€â”€â”€â”€â”€â•²           â•±â”€â”€â”€â”€â”€â”€â”€â”€â”€                           â”‚
â”‚   (slow rise)       â•²         â•±                                     â”‚
â”‚                      â•²       â•±                                      â”‚
â”‚                       â•²     â•±                                       â”‚
â”‚                        â•²   â•±                                        â”‚
â”‚                         â•² â•±                                         â”‚
â”‚                          X                                          â”‚
â”‚                         â•± â•²                                         â”‚
â”‚                        â•±   â•²                                        â”‚
â”‚             â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â•±     â•²â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€                             â”‚
â”‚                                                                      â”‚
â”‚       VDDâ”€V_tn  â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â—â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€  PMOS turns on             â”‚
â”‚                             â”‚                                       â”‚
â”‚       V_tp      â”€â”€â”€â”€â”€â”€â—â”€â”€â”€â”€â”€â”‚â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€  NMOS turns on             â”‚
â”‚                       â”‚     â”‚                                       â”‚
â”‚                       â”‚â†â”€â”€â”€â†’â”‚                                       â”‚
â”‚                    Short-circuit                                    â”‚
â”‚                    current window                                   â”‚
â”‚                                                                      â”‚
â”‚                                                                      â”‚
â”‚   Short-circuit current path:                                       â”‚
â”‚                                                                      â”‚
â”‚       VDD                                                           â”‚
â”‚        â”‚                                                            â”‚
â”‚       â•â•ªâ• PMOS (partially on)                                      â”‚
â”‚        â”‚                                                            â”‚
â”‚        â†“ I_sc (crowbar current)                                    â”‚
â”‚        â”‚                                                            â”‚
â”‚       â•â•ªâ• NMOS (partially on)                                      â”‚
â”‚        â”‚                                                            â”‚
â”‚       GND                                                           â”‚
â”‚                                                                      â”‚
â”‚                                                                      â”‚
â”‚   Short-circuit power:                                              â”‚
â”‚                                                                      â”‚
â”‚   $P_{sc} = I_{peak} \cdot V_{DD} \cdot \frac{t_{rise}}{T} \cdot k$â”‚
â”‚                                                                      â”‚
â”‚   Where k â‰ˆ 0.1-0.2 (depends on waveform shape)                   â”‚
â”‚                                                                      â”‚
â”‚   Typically P_sc = 5-20% of switching power                        â”‚
â”‚                                                                      â”‚
â”‚   To minimize short-circuit power:                                 â”‚
â”‚   â€¢ Make input rise/fall times â‰ˆ output rise/fall times           â”‚
â”‚   â€¢ Avoid very slow input transitions                              â”‚
â”‚   â€¢ Keep input slew < 2Ã— output slew                              â”‚
â”‚                                                                      â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## 8.1.4 Capacitance Components

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    LOAD CAPACITANCE BREAKDOWN                        â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                      â”‚
â”‚   Total capacitance that must be charged:                          â”‚
â”‚                                                                      â”‚
â”‚   $C_L = C_{gate} + C_{wire} + C_{diffusion}$                      â”‚
â”‚                                                                      â”‚
â”‚                                                                      â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â” â”‚
â”‚   â”‚                        Driving Gate                           â”‚ â”‚
â”‚   â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”â”‚ â”‚
â”‚   â”‚   â”‚        Output node                                      â”‚â”‚ â”‚
â”‚   â”‚   â”‚            â—â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â†’   â”‚â”‚ â”‚
â”‚   â”‚   â”‚            â”‚                                            â”‚â”‚ â”‚
â”‚   â”‚   â”‚           â•â•§â• C_diff (drain diffusion)                 â”‚â”‚ â”‚
â”‚   â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”‚â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜â”‚ â”‚
â”‚   â”‚                â”‚                                              â”‚ â”‚
â”‚   â”‚      Wire      â”‚                                              â”‚ â”‚
â”‚   â”‚   â•â•â•â•â•â•â•â•â•â•â•â•â•â•ªâ•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•  â”‚ â”‚
â”‚   â”‚                â”‚  C_wire (interconnect)                       â”‚ â”‚
â”‚   â”‚               â•â•§â•                                             â”‚ â”‚
â”‚   â”‚                â”‚                                              â”‚ â”‚
â”‚   â”‚                â”‚    Fanout gates                              â”‚ â”‚
â”‚   â”‚                â”œâ”€â”€â”€â”€â—â”€â”€â”€â”€â—â”€â”€â”€â”€â—                               â”‚ â”‚
â”‚   â”‚                â”‚   â•â•§â•  â•â•§â•  â•â•§â•  C_gate (input caps)        â”‚ â”‚
â”‚   â”‚                â”‚                                              â”‚ â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜ â”‚
â”‚                                                                      â”‚
â”‚   Capacitance contributions:                                        â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”‚
â”‚   â”‚ Component         â”‚ Typical %  â”‚ Reduction Method           â”‚  â”‚
â”‚   â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤  â”‚
â”‚   â”‚ Gate capacitance  â”‚ 30-50%     â”‚ Reduce fanout              â”‚  â”‚
â”‚   â”‚ Wire capacitance  â”‚ 30-50%     â”‚ Shorter wires, higher metalâ”‚  â”‚
â”‚   â”‚ Diffusion cap     â”‚ 10-20%     â”‚ Smaller transistors        â”‚  â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â”‚
â”‚                                                                      â”‚
â”‚   Power reduction strategy: Minimize effective C_L                 â”‚
â”‚                                                                      â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## 8.1.5 Dynamic Power Example

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    POWER CALCULATION EXAMPLE                         â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                      â”‚
â”‚   Given circuit:                                                    â”‚
â”‚   â€¢ 1 million gates                                                â”‚
â”‚   â€¢ Average capacitance per gate: 10 fF                            â”‚
â”‚   â€¢ V_DD = 1.0V                                                    â”‚
â”‚   â€¢ Clock frequency: 1 GHz                                         â”‚
â”‚   â€¢ Average activity factor: 0.1                                   â”‚
â”‚                                                                      â”‚
â”‚   Calculate dynamic power:                                          â”‚
â”‚                                                                      â”‚
â”‚   Total switching capacitance per cycle:                           â”‚
â”‚   $C_{total} = \alpha \times N_{gates} \times C_{avg}$             â”‚
â”‚   $C_{total} = 0.1 \times 10^6 \times 10 fF = 1 nF$               â”‚
â”‚                                                                      â”‚
â”‚   Dynamic power:                                                    â”‚
â”‚   $P = C_{total} \times V_{DD}^2 \times f$                         â”‚
â”‚   $P = 1 nF \times (1.0V)^2 \times 1 GHz$                          â”‚
â”‚   $P = 1 \times 10^{-9} \times 1 \times 10^9$                      â”‚
â”‚   $P = 1 W$                                                        â”‚
â”‚                                                                      â”‚
â”‚                                                                      â”‚
â”‚   Impact of voltage scaling (reduce V_DD to 0.8V):                 â”‚
â”‚                                                                      â”‚
â”‚   $P_{new} = C \times (0.8V)^2 \times f$                           â”‚
â”‚   $P_{new} = 1 nF \times 0.64 \times 1 GHz = 0.64 W$              â”‚
â”‚                                                                      â”‚
â”‚   Power reduction: 36%!                                            â”‚
â”‚   (VÂ² dependence makes voltage scaling very effective)             â”‚
â”‚                                                                      â”‚
â”‚                                                                      â”‚
â”‚   Impact of frequency scaling (reduce f to 500 MHz):               â”‚
â”‚                                                                      â”‚
â”‚   $P_{new} = 1 nF \times 1V^2 \times 500 MHz = 0.5 W$             â”‚
â”‚                                                                      â”‚
â”‚   Power reduction: 50%                                             â”‚
â”‚   (Linear with frequency - less effective than voltage)           â”‚
â”‚                                                                      â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## 8.1.6 Glitching Power

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    GLITCHING (SPURIOUS TRANSITIONS)                  â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                      â”‚
â”‚   Glitches are unwanted transitions that waste power:              â”‚
â”‚                                                                      â”‚
â”‚   Example: 2-level XOR implementation                              â”‚
â”‚                                                                      â”‚
â”‚        A â”€â”€â”€â”¬â”€â”€â”€[INV]â”€â”€â”€â”                                          â”‚
â”‚             â”‚           â”œâ”€â”€[AND]â”€â”€â”                                â”‚
â”‚        B â”€â”€â”€â”‚â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜         â”‚                                â”‚
â”‚             â”‚                     â”œâ”€â”€[OR]â”€â”€â”€ Y                     â”‚
â”‚             â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”         â”‚                                â”‚
â”‚                         â”œâ”€â”€[AND]â”€â”€â”˜                                â”‚
â”‚        B â”€â”€â”€[INV]â”€â”€â”€â”€â”€â”€â”€â”˜                                          â”‚
â”‚                                                                      â”‚
â”‚   If A and B change at different times:                            â”‚
â”‚                                                                      â”‚
â”‚   A    â”€â”€â”€â”€â”€â”                                                       â”‚
â”‚             â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€                                    â”‚
â”‚                                                                      â”‚
â”‚   B    â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”                                                 â”‚
â”‚                   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€                                    â”‚
â”‚                                                                      â”‚
â”‚   Y    â”€â”€â”€â”€â”€â” â”Œâ”€â”€â”€â”                                                 â”‚
â”‚   (ideal)   â””â”€â”˜   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€  (should stay low)                â”‚
â”‚                                                                      â”‚
â”‚   Y    â”€â”€â”€â”€â”€â” â”Œâ”€â” â”Œâ”€â” â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€                                   â”‚
â”‚   (actual)  â””â”€â”˜ â””â”€â”˜ â””â”€â”˜          (glitches!)                       â”‚
â”‚              â†‘   â†‘                                                  â”‚
â”‚           Glitches (waste power)                                    â”‚
â”‚                                                                      â”‚
â”‚                                                                      â”‚
â”‚   Glitch reduction techniques:                                      â”‚
â”‚                                                                      â”‚
â”‚   1. Balance path delays                                           â”‚
â”‚      â€¢ Make all paths to a gate arrive at same time               â”‚
â”‚                                                                      â”‚
â”‚   2. Reduce logic depth                                            â”‚
â”‚      â€¢ Fewer levels = fewer glitch opportunities                  â”‚
â”‚                                                                      â”‚
â”‚   3. Use hazard-free logic                                         â”‚
â”‚      â€¢ Add consensus terms in K-maps                              â”‚
â”‚                                                                      â”‚
â”‚   4. Add registers (pipeline)                                      â”‚
â”‚      â€¢ Glitches don't propagate through registers                 â”‚
â”‚                                                                      â”‚
â”‚   Glitch power can be 20-70% of total switching power!            â”‚
â”‚                                                                      â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## ğŸ“Š Summary Table

| Power Component | Formula | Reduction Technique |
|-----------------|---------|---------------------|
| Switching Power | $\alpha C_L V_{DD}^2 f$ | Reduce V, C, Î±, f |
| Short-Circuit | $I_{sc} V_{DD} t_{sc} f$ | Balance input/output slew |
| Glitching | Extra transitions Ã— CVÂ²f | Balance path delays |
| Activity Factor | $P_0 \times P_1$ | Data encoding, clock gating |

---

## â“ Quick Revision Questions

1. **Derive the expression for dynamic power from first principles.**

2. **Why does voltage have a squared effect on power while frequency is linear?**

3. **What is the maximum possible activity factor for random data? Why?**

4. **Calculate power for: Î±=0.2, C=5fF, V=0.9V, f=2GHz.**

5. **How do glitches increase power consumption? How can they be reduced?**

6. **Why should input and output slew rates be matched?**

---

## ğŸ”— Navigation

| Previous | Up | Next |
|----------|-------|------|
| â† [Unit 8 Home](README.md) | [Unit 8 Home](README.md) | [Static Power â†’](02-static-power.md) |
