-- Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
-- Date        : Sun Sep  9 16:00:25 2018
-- Host        : DESKTOP-HQKVQ13 running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ design_1_microblaze_0_0_sim_netlist.vhdl
-- Design      : design_1_microblaze_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7s50csga324-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Byte_Doublet_Handle_gti is
  port (
    wb_read_msb_doublet_sel_reg_0 : out STD_LOGIC;
    wb_read_lsb_1_sel : out STD_LOGIC_VECTOR ( 0 to 0 );
    wb_read_msb_doublet_sel : out STD_LOGIC;
    DATA_INB : out STD_LOGIC_VECTOR ( 0 to 31 );
    \M_AXI_DP_WDATA[31]\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    \wb_read_lsb_1_sel_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \LOCKSTEP_Out_reg[3031]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    sync_reset : in STD_LOGIC;
    EX_PipeRun : in STD_LOGIC;
    EX_Reverse_Mem_Access : in STD_LOGIC;
    Clk : in STD_LOGIC;
    MEM_PipeRun : in STD_LOGIC;
    mem_byte_access : in STD_LOGIC;
    M_AXI_DC_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    incoming_data_valid : in STD_LOGIC;
    mem_doublet_access : in STD_LOGIC;
    \Using_FPGA.Native\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \EX_Op2_reg[31]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    mem_byte_access_reg : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Byte_Doublet_Handle_gti;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Byte_Doublet_Handle_gti is
  signal \^m_axi_dp_wdata[31]\ : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal \mem_byte_selects_reg_n_0_[1]\ : STD_LOGIC;
  signal \wb_read_lsb_1_sel[0]_i_1_n_0\ : STD_LOGIC;
  signal \^wb_read_lsb_1_sel_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \wb_read_lsb_sel[1]_i_1_n_0\ : STD_LOGIC;
  signal \^wb_read_msb_doublet_sel_reg_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \wb_read_lsb_1_sel[0]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \wb_read_lsb_sel[1]_i_1\ : label is "soft_lutpair0";
begin
  \M_AXI_DP_WDATA[31]\(35 downto 0) <= \^m_axi_dp_wdata[31]\(35 downto 0);
  \wb_read_lsb_1_sel_reg[0]_0\(0) <= \^wb_read_lsb_1_sel_reg[0]_0\(0);
  wb_read_msb_doublet_sel_reg_0 <= \^wb_read_msb_doublet_sel_reg_0\;
\MEM_DataBus_Byte_Enable_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => EX_PipeRun,
      D => \EX_Op2_reg[31]\(3),
      Q => \^m_axi_dp_wdata[31]\(3),
      R => sync_reset
    );
\MEM_DataBus_Byte_Enable_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => EX_PipeRun,
      D => \EX_Op2_reg[31]\(2),
      Q => \^m_axi_dp_wdata[31]\(2),
      R => sync_reset
    );
\MEM_DataBus_Byte_Enable_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => EX_PipeRun,
      D => \EX_Op2_reg[31]\(1),
      Q => \^m_axi_dp_wdata[31]\(1),
      R => sync_reset
    );
\MEM_DataBus_Byte_Enable_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => EX_PipeRun,
      D => \EX_Op2_reg[31]\(0),
      Q => \^m_axi_dp_wdata[31]\(0),
      R => sync_reset
    );
\MEM_DataBus_Write_Data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => EX_PipeRun,
      D => \Using_FPGA.Native\(31),
      Q => \^m_axi_dp_wdata[31]\(35),
      R => sync_reset
    );
\MEM_DataBus_Write_Data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => EX_PipeRun,
      D => \Using_FPGA.Native\(21),
      Q => \^m_axi_dp_wdata[31]\(25),
      R => sync_reset
    );
\MEM_DataBus_Write_Data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => EX_PipeRun,
      D => \Using_FPGA.Native\(20),
      Q => \^m_axi_dp_wdata[31]\(24),
      R => sync_reset
    );
\MEM_DataBus_Write_Data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => EX_PipeRun,
      D => \Using_FPGA.Native\(19),
      Q => \^m_axi_dp_wdata[31]\(23),
      R => sync_reset
    );
\MEM_DataBus_Write_Data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => EX_PipeRun,
      D => \Using_FPGA.Native\(18),
      Q => \^m_axi_dp_wdata[31]\(22),
      R => sync_reset
    );
\MEM_DataBus_Write_Data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => EX_PipeRun,
      D => \Using_FPGA.Native\(17),
      Q => \^m_axi_dp_wdata[31]\(21),
      R => sync_reset
    );
\MEM_DataBus_Write_Data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => EX_PipeRun,
      D => \Using_FPGA.Native\(16),
      Q => \^m_axi_dp_wdata[31]\(20),
      R => sync_reset
    );
\MEM_DataBus_Write_Data_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => EX_PipeRun,
      D => \Using_FPGA.Native\(15),
      Q => \^m_axi_dp_wdata[31]\(19),
      R => sync_reset
    );
\MEM_DataBus_Write_Data_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => EX_PipeRun,
      D => \Using_FPGA.Native\(14),
      Q => \^m_axi_dp_wdata[31]\(18),
      R => sync_reset
    );
\MEM_DataBus_Write_Data_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => EX_PipeRun,
      D => \Using_FPGA.Native\(13),
      Q => \^m_axi_dp_wdata[31]\(17),
      R => sync_reset
    );
\MEM_DataBus_Write_Data_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => EX_PipeRun,
      D => \Using_FPGA.Native\(12),
      Q => \^m_axi_dp_wdata[31]\(16),
      R => sync_reset
    );
\MEM_DataBus_Write_Data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => EX_PipeRun,
      D => \Using_FPGA.Native\(30),
      Q => \^m_axi_dp_wdata[31]\(34),
      R => sync_reset
    );
\MEM_DataBus_Write_Data_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => EX_PipeRun,
      D => \Using_FPGA.Native\(11),
      Q => \^m_axi_dp_wdata[31]\(15),
      R => sync_reset
    );
\MEM_DataBus_Write_Data_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => EX_PipeRun,
      D => \Using_FPGA.Native\(10),
      Q => \^m_axi_dp_wdata[31]\(14),
      R => sync_reset
    );
\MEM_DataBus_Write_Data_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => EX_PipeRun,
      D => \Using_FPGA.Native\(9),
      Q => \^m_axi_dp_wdata[31]\(13),
      R => sync_reset
    );
\MEM_DataBus_Write_Data_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => EX_PipeRun,
      D => \Using_FPGA.Native\(8),
      Q => \^m_axi_dp_wdata[31]\(12),
      R => sync_reset
    );
\MEM_DataBus_Write_Data_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => EX_PipeRun,
      D => \Using_FPGA.Native\(7),
      Q => \^m_axi_dp_wdata[31]\(11),
      R => sync_reset
    );
\MEM_DataBus_Write_Data_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => EX_PipeRun,
      D => \Using_FPGA.Native\(6),
      Q => \^m_axi_dp_wdata[31]\(10),
      R => sync_reset
    );
\MEM_DataBus_Write_Data_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => EX_PipeRun,
      D => \Using_FPGA.Native\(5),
      Q => \^m_axi_dp_wdata[31]\(9),
      R => sync_reset
    );
\MEM_DataBus_Write_Data_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => EX_PipeRun,
      D => \Using_FPGA.Native\(4),
      Q => \^m_axi_dp_wdata[31]\(8),
      R => sync_reset
    );
\MEM_DataBus_Write_Data_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => EX_PipeRun,
      D => \Using_FPGA.Native\(3),
      Q => \^m_axi_dp_wdata[31]\(7),
      R => sync_reset
    );
\MEM_DataBus_Write_Data_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => EX_PipeRun,
      D => \Using_FPGA.Native\(2),
      Q => \^m_axi_dp_wdata[31]\(6),
      R => sync_reset
    );
\MEM_DataBus_Write_Data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => EX_PipeRun,
      D => \Using_FPGA.Native\(29),
      Q => \^m_axi_dp_wdata[31]\(33),
      R => sync_reset
    );
\MEM_DataBus_Write_Data_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => EX_PipeRun,
      D => \Using_FPGA.Native\(1),
      Q => \^m_axi_dp_wdata[31]\(5),
      R => sync_reset
    );
\MEM_DataBus_Write_Data_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => EX_PipeRun,
      D => \Using_FPGA.Native\(0),
      Q => \^m_axi_dp_wdata[31]\(4),
      R => sync_reset
    );
\MEM_DataBus_Write_Data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => EX_PipeRun,
      D => \Using_FPGA.Native\(28),
      Q => \^m_axi_dp_wdata[31]\(32),
      R => sync_reset
    );
\MEM_DataBus_Write_Data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => EX_PipeRun,
      D => \Using_FPGA.Native\(27),
      Q => \^m_axi_dp_wdata[31]\(31),
      R => sync_reset
    );
\MEM_DataBus_Write_Data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => EX_PipeRun,
      D => \Using_FPGA.Native\(26),
      Q => \^m_axi_dp_wdata[31]\(30),
      R => sync_reset
    );
\MEM_DataBus_Write_Data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => EX_PipeRun,
      D => \Using_FPGA.Native\(25),
      Q => \^m_axi_dp_wdata[31]\(29),
      R => sync_reset
    );
\MEM_DataBus_Write_Data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => EX_PipeRun,
      D => \Using_FPGA.Native\(24),
      Q => \^m_axi_dp_wdata[31]\(28),
      R => sync_reset
    );
\MEM_DataBus_Write_Data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => EX_PipeRun,
      D => \Using_FPGA.Native\(23),
      Q => \^m_axi_dp_wdata[31]\(27),
      R => sync_reset
    );
\MEM_DataBus_Write_Data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => EX_PipeRun,
      D => \Using_FPGA.Native\(22),
      Q => \^m_axi_dp_wdata[31]\(26),
      R => sync_reset
    );
\Using_FPGA.Native_i_14__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => M_AXI_DC_RDATA(31),
      I1 => \^m_axi_dp_wdata[31]\(35),
      I2 => incoming_data_valid,
      O => DATA_INB(0)
    );
\Using_FPGA.Native_i_15__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => M_AXI_DC_RDATA(30),
      I1 => \^m_axi_dp_wdata[31]\(34),
      I2 => incoming_data_valid,
      O => DATA_INB(1)
    );
\Using_FPGA.Native_i_16__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => M_AXI_DC_RDATA(29),
      I1 => \^m_axi_dp_wdata[31]\(33),
      I2 => incoming_data_valid,
      O => DATA_INB(2)
    );
\Using_FPGA.Native_i_17__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => M_AXI_DC_RDATA(28),
      I1 => \^m_axi_dp_wdata[31]\(32),
      I2 => incoming_data_valid,
      O => DATA_INB(3)
    );
\Using_FPGA.Native_i_1__218\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => M_AXI_DC_RDATA(27),
      I1 => \^m_axi_dp_wdata[31]\(31),
      I2 => incoming_data_valid,
      O => DATA_INB(4)
    );
\Using_FPGA.Native_i_1__219\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => M_AXI_DC_RDATA(23),
      I1 => \^m_axi_dp_wdata[31]\(27),
      I2 => incoming_data_valid,
      O => DATA_INB(8)
    );
\Using_FPGA.Native_i_1__220\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => M_AXI_DC_RDATA(19),
      I1 => \^m_axi_dp_wdata[31]\(23),
      I2 => incoming_data_valid,
      O => DATA_INB(12)
    );
\Using_FPGA.Native_i_1__221\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => M_AXI_DC_RDATA(15),
      I1 => \^m_axi_dp_wdata[31]\(19),
      I2 => incoming_data_valid,
      O => DATA_INB(16)
    );
\Using_FPGA.Native_i_1__222\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => M_AXI_DC_RDATA(11),
      I1 => \^m_axi_dp_wdata[31]\(15),
      I2 => incoming_data_valid,
      O => DATA_INB(20)
    );
\Using_FPGA.Native_i_1__223\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => M_AXI_DC_RDATA(7),
      I1 => \^m_axi_dp_wdata[31]\(11),
      I2 => incoming_data_valid,
      O => DATA_INB(24)
    );
\Using_FPGA.Native_i_1__224\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => M_AXI_DC_RDATA(3),
      I1 => \^m_axi_dp_wdata[31]\(7),
      I2 => incoming_data_valid,
      O => DATA_INB(28)
    );
\Using_FPGA.Native_i_2__142\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => M_AXI_DC_RDATA(26),
      I1 => \^m_axi_dp_wdata[31]\(30),
      I2 => incoming_data_valid,
      O => DATA_INB(5)
    );
\Using_FPGA.Native_i_2__143\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => M_AXI_DC_RDATA(22),
      I1 => \^m_axi_dp_wdata[31]\(26),
      I2 => incoming_data_valid,
      O => DATA_INB(9)
    );
\Using_FPGA.Native_i_2__144\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => M_AXI_DC_RDATA(18),
      I1 => \^m_axi_dp_wdata[31]\(22),
      I2 => incoming_data_valid,
      O => DATA_INB(13)
    );
\Using_FPGA.Native_i_2__145\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => M_AXI_DC_RDATA(14),
      I1 => \^m_axi_dp_wdata[31]\(18),
      I2 => incoming_data_valid,
      O => DATA_INB(17)
    );
\Using_FPGA.Native_i_2__146\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => M_AXI_DC_RDATA(10),
      I1 => \^m_axi_dp_wdata[31]\(14),
      I2 => incoming_data_valid,
      O => DATA_INB(21)
    );
\Using_FPGA.Native_i_2__147\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => M_AXI_DC_RDATA(6),
      I1 => \^m_axi_dp_wdata[31]\(10),
      I2 => incoming_data_valid,
      O => DATA_INB(25)
    );
\Using_FPGA.Native_i_2__148\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => M_AXI_DC_RDATA(2),
      I1 => \^m_axi_dp_wdata[31]\(6),
      I2 => incoming_data_valid,
      O => DATA_INB(29)
    );
\Using_FPGA.Native_i_3__48\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => M_AXI_DC_RDATA(25),
      I1 => \^m_axi_dp_wdata[31]\(29),
      I2 => incoming_data_valid,
      O => DATA_INB(6)
    );
\Using_FPGA.Native_i_3__49\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => M_AXI_DC_RDATA(21),
      I1 => \^m_axi_dp_wdata[31]\(25),
      I2 => incoming_data_valid,
      O => DATA_INB(10)
    );
\Using_FPGA.Native_i_3__50\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => M_AXI_DC_RDATA(17),
      I1 => \^m_axi_dp_wdata[31]\(21),
      I2 => incoming_data_valid,
      O => DATA_INB(14)
    );
\Using_FPGA.Native_i_3__51\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => M_AXI_DC_RDATA(13),
      I1 => \^m_axi_dp_wdata[31]\(17),
      I2 => incoming_data_valid,
      O => DATA_INB(18)
    );
\Using_FPGA.Native_i_3__52\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => M_AXI_DC_RDATA(9),
      I1 => \^m_axi_dp_wdata[31]\(13),
      I2 => incoming_data_valid,
      O => DATA_INB(22)
    );
\Using_FPGA.Native_i_3__53\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => M_AXI_DC_RDATA(5),
      I1 => \^m_axi_dp_wdata[31]\(9),
      I2 => incoming_data_valid,
      O => DATA_INB(26)
    );
\Using_FPGA.Native_i_3__54\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => M_AXI_DC_RDATA(1),
      I1 => \^m_axi_dp_wdata[31]\(5),
      I2 => incoming_data_valid,
      O => DATA_INB(30)
    );
\Using_FPGA.Native_i_4__15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => M_AXI_DC_RDATA(24),
      I1 => \^m_axi_dp_wdata[31]\(28),
      I2 => incoming_data_valid,
      O => DATA_INB(7)
    );
\Using_FPGA.Native_i_4__16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => M_AXI_DC_RDATA(20),
      I1 => \^m_axi_dp_wdata[31]\(24),
      I2 => incoming_data_valid,
      O => DATA_INB(11)
    );
\Using_FPGA.Native_i_4__17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => M_AXI_DC_RDATA(16),
      I1 => \^m_axi_dp_wdata[31]\(20),
      I2 => incoming_data_valid,
      O => DATA_INB(15)
    );
\Using_FPGA.Native_i_4__18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => M_AXI_DC_RDATA(12),
      I1 => \^m_axi_dp_wdata[31]\(16),
      I2 => incoming_data_valid,
      O => DATA_INB(19)
    );
\Using_FPGA.Native_i_4__19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => M_AXI_DC_RDATA(8),
      I1 => \^m_axi_dp_wdata[31]\(12),
      I2 => incoming_data_valid,
      O => DATA_INB(23)
    );
\Using_FPGA.Native_i_4__20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => M_AXI_DC_RDATA(4),
      I1 => \^m_axi_dp_wdata[31]\(8),
      I2 => incoming_data_valid,
      O => DATA_INB(27)
    );
\Using_FPGA.Native_i_4__21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => M_AXI_DC_RDATA(0),
      I1 => \^m_axi_dp_wdata[31]\(4),
      I2 => incoming_data_valid,
      O => DATA_INB(31)
    );
\mem_byte_selects_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => EX_PipeRun,
      D => \Using_FPGA.Native_0\,
      Q => \^wb_read_lsb_1_sel_reg[0]_0\(0),
      R => sync_reset
    );
\mem_byte_selects_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => EX_PipeRun,
      D => D(0),
      Q => \mem_byte_selects_reg_n_0_[1]\,
      R => sync_reset
    );
mem_reverse_byteorder_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => EX_PipeRun,
      D => EX_Reverse_Mem_Access,
      Q => \^wb_read_msb_doublet_sel_reg_0\,
      R => sync_reset
    );
\wb_read_lsb_1_sel[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \^wb_read_lsb_1_sel_reg[0]_0\(0),
      I1 => mem_doublet_access,
      I2 => \^wb_read_msb_doublet_sel_reg_0\,
      O => \wb_read_lsb_1_sel[0]_i_1_n_0\
    );
\wb_read_lsb_1_sel_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => MEM_PipeRun,
      D => \wb_read_lsb_1_sel[0]_i_1_n_0\,
      Q => wb_read_lsb_1_sel(0),
      R => sync_reset
    );
\wb_read_lsb_sel[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \mem_byte_selects_reg_n_0_[1]\,
      I1 => mem_byte_access,
      I2 => \^wb_read_msb_doublet_sel_reg_0\,
      O => \wb_read_lsb_sel[1]_i_1_n_0\
    );
\wb_read_lsb_sel_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => MEM_PipeRun,
      D => mem_byte_access_reg(0),
      Q => \LOCKSTEP_Out_reg[3031]\(1),
      R => sync_reset
    );
\wb_read_lsb_sel_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => MEM_PipeRun,
      D => \wb_read_lsb_sel[1]_i_1_n_0\,
      Q => \LOCKSTEP_Out_reg[3031]\(0),
      R => sync_reset
    );
wb_read_msb_doublet_sel_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => MEM_PipeRun,
      D => \^wb_read_msb_doublet_sel_reg_0\,
      Q => wb_read_msb_doublet_sel,
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Cache_Interface__parameterized1\ is
  port (
    \M_AXI_IC_ARADDR[31]\ : out STD_LOGIC_VECTOR ( 33 downto 0 );
    ex_mbar_stall_no_sleep_1_reg : out STD_LOGIC;
    icache_idle : out STD_LOGIC;
    \Use_XX_Accesses.xx_wait_for_data_reg\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    icache_miss_hold_reg : out STD_LOGIC;
    update_idle : out STD_LOGIC;
    DIBDI : out STD_LOGIC_VECTOR ( 4 downto 0 );
    new_data_addr : out STD_LOGIC_VECTOR ( 1 downto 0 );
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    read_stream_valid : out STD_LOGIC;
    read_victim_valid : out STD_LOGIC;
    ADDRBWRADDR : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \Use_XX_Accesses.xx_wait_for_data_postponed_reg\ : out STD_LOGIC;
    \FSM_sequential_cache_state_reg[2]\ : out STD_LOGIC;
    \FSM_sequential_cache_state_reg[1]\ : out STD_LOGIC;
    \FSM_sequential_cache_state_reg[0]\ : out STD_LOGIC;
    \cacheline_cnt_reg[0]\ : out STD_LOGIC;
    \cacheline_cnt_reg[1]\ : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    Read_Req : in STD_LOGIC;
    Clk : in STD_LOGIC;
    M_AXI_IC_RLAST : in STD_LOGIC;
    M_AXI_IC_ARREADY : in STD_LOGIC;
    read_data_stall : in STD_LOGIC;
    M_AXI_IC_RVALID : in STD_LOGIC;
    valid_Req_XX_reg : in STD_LOGIC;
    Carry_IN : in STD_LOGIC;
    if_fetch_in_progress : in STD_LOGIC;
    cache_req_raw : in STD_LOGIC;
    icache_miss_hold : in STD_LOGIC;
    \Use_XX_Accesses.xx_wait_for_data_reg_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 29 downto 0 );
    \valid_Bits_1_reg[0]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    read_stream_valid_reg : in STD_LOGIC;
    read_victim_valid_reg : in STD_LOGIC;
    cacheline_cnt : in STD_LOGIC_VECTOR ( 0 to 1 );
    \FSM_sequential_cache_state_reg[2]_0\ : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \new_tag_addr_reg[0]\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \EX_Op1_reg[17]\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    xx_wait_for_data_postponed : in STD_LOGIC;
    valid_addr_strobe_q : in STD_LOGIC;
    Carry_OUT : in STD_LOGIC;
    in0 : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Cache_Interface__parameterized1\ : entity is "Cache_Interface";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Cache_Interface__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Cache_Interface__parameterized1\ is
  signal \^dibdi\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \FSM_sequential_cache_state[2]_i_3_n_0\ : STD_LOGIC;
  signal \^m_axi_ic_araddr[31]\ : STD_LOGIC_VECTOR ( 33 downto 0 );
  signal \Use_XX_Accesses.xx_valid_data_i_2_n_0\ : STD_LOGIC;
  signal \Use_XX_Accesses.xx_wait_for_data_i_2_n_0\ : STD_LOGIC;
  signal \Using_AXI.M_AXI_ARBURST[1]_i_1_n_0\ : STD_LOGIC;
  signal \Using_AXI.M_AXI_ARVALID_I_i_1_n_0\ : STD_LOGIC;
  signal \Using_AXI.Use_Read_Data_Active.axi_cacheline_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \Using_AXI.Use_Read_Data_Active.axi_cacheline_cnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \Using_AXI.Use_Read_Data_Active.first_word_i_1_n_0\ : STD_LOGIC;
  signal \Using_AXI.r_fifo_mem_reg[15][9]_srl16_i_2_n_0\ : STD_LOGIC;
  signal \Using_AXI.r_read_fifo_addr[0]_i_1_n_0\ : STD_LOGIC;
  signal \Using_AXI.r_read_fifo_addr[0]_i_2_n_0\ : STD_LOGIC;
  signal \Using_AXI.r_read_fifo_addr[0]_i_3_n_0\ : STD_LOGIC;
  signal \Using_AXI.r_read_fifo_addr[1]_i_1_n_0\ : STD_LOGIC;
  signal \Using_AXI.r_read_fifo_addr[2]_i_1_n_0\ : STD_LOGIC;
  signal \Using_AXI.r_read_fifo_addr[3]_i_1_n_0\ : STD_LOGIC;
  signal \Using_AXI.r_read_fifo_addr_reg__0\ : STD_LOGIC_VECTOR ( 0 to 3 );
  signal \Using_FPGA.Native_i_29__0_n_0\ : STD_LOGIC;
  signal axi_cacheline_cnt : STD_LOGIC_VECTOR ( 0 to 1 );
  signal cache_state1 : STD_LOGIC;
  signal convert_Burst : STD_LOGIC;
  signal convert_Kind : STD_LOGIC;
  signal convert_Low_Addr : STD_LOGIC_VECTOR ( 28 to 29 );
  signal first_word : STD_LOGIC;
  signal \^icache_idle\ : STD_LOGIC;
  signal \^new_data_addr\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal new_data_low_addr1 : STD_LOGIC;
  signal p_2_out : STD_LOGIC;
  signal plusOp : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal read_data_active : STD_LOGIC;
  signal read_data_cnt : STD_LOGIC_VECTOR ( 0 to 1 );
  signal read_data_counter : STD_LOGIC_VECTOR ( 0 to 1 );
  signal read_data_id : STD_LOGIC;
  signal read_req_granted : STD_LOGIC;
  signal \^update_idle\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_cache_state[2]_i_2\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \Use_XX_Accesses.xx_valid_data_i_2\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \Use_XX_Accesses.xx_wait_for_data_postponed_i_2\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \Using_AXI.Use_Read_Data_Active.axi_cacheline_cnt[0]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \Using_AXI.Use_Read_Data_Active.read_data_counter[1]_i_1\ : label is "soft_lutpair93";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Using_AXI.r_fifo_mem_reg[15][0]_srl16\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.r_fifo_mem_reg[15] ";
  attribute srl_name : string;
  attribute srl_name of \Using_AXI.r_fifo_mem_reg[15][0]_srl16\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.r_fifo_mem_reg[15][0]_srl16 ";
  attribute srl_bus_name of \Using_AXI.r_fifo_mem_reg[15][1]_srl16\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.r_fifo_mem_reg[15] ";
  attribute srl_name of \Using_AXI.r_fifo_mem_reg[15][1]_srl16\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.r_fifo_mem_reg[15][1]_srl16 ";
  attribute srl_bus_name of \Using_AXI.r_fifo_mem_reg[15][2]_srl16\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.r_fifo_mem_reg[15] ";
  attribute srl_name of \Using_AXI.r_fifo_mem_reg[15][2]_srl16\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.r_fifo_mem_reg[15][2]_srl16 ";
  attribute srl_bus_name of \Using_AXI.r_fifo_mem_reg[15][4]_srl16\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.r_fifo_mem_reg[15] ";
  attribute srl_name of \Using_AXI.r_fifo_mem_reg[15][4]_srl16\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.r_fifo_mem_reg[15][4]_srl16 ";
  attribute srl_bus_name of \Using_AXI.r_fifo_mem_reg[15][9]_srl16\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.r_fifo_mem_reg[15] ";
  attribute srl_name of \Using_AXI.r_fifo_mem_reg[15][9]_srl16\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.r_fifo_mem_reg[15][9]_srl16 ";
  attribute SOFT_HLUTNM of \Using_AXI.r_read_fifo_addr[0]_i_2\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \Using_AXI.r_read_fifo_addr[3]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \Using_FPGA.Native_i_10__1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \Using_FPGA.Native_i_9__1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \cacheline_cnt[0]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \cacheline_cnt[1]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \new_tag_addr[0]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \valid_Bits_1[0]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \valid_Bits_1[1]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \valid_Bits_1[2]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \valid_Bits_1[3]_i_1\ : label is "soft_lutpair95";
begin
  DIBDI(4 downto 0) <= \^dibdi\(4 downto 0);
  E(0) <= \^e\(0);
  \M_AXI_IC_ARADDR[31]\(33 downto 0) <= \^m_axi_ic_araddr[31]\(33 downto 0);
  icache_idle <= \^icache_idle\;
  new_data_addr(1 downto 0) <= \^new_data_addr\(1 downto 0);
  update_idle <= \^update_idle\;
\FSM_sequential_cache_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001FFFF00010000"
    )
        port map (
      I0 => \FSM_sequential_cache_state_reg[2]_0\,
      I1 => \^update_idle\,
      I2 => read_data_id,
      I3 => \out\(1),
      I4 => \FSM_sequential_cache_state[2]_i_3_n_0\,
      I5 => in0(0),
      O => \FSM_sequential_cache_state_reg[0]\
    );
\FSM_sequential_cache_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000EFFFF000E0000"
    )
        port map (
      I0 => cache_state1,
      I1 => \out\(0),
      I2 => \out\(2),
      I3 => \out\(1),
      I4 => \FSM_sequential_cache_state[2]_i_3_n_0\,
      I5 => in0(1),
      O => \FSM_sequential_cache_state_reg[1]\
    );
\FSM_sequential_cache_state[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00C1FFFF00C10000"
    )
        port map (
      I0 => cache_state1,
      I1 => \out\(1),
      I2 => \out\(0),
      I3 => \out\(2),
      I4 => \FSM_sequential_cache_state[2]_i_3_n_0\,
      I5 => in0(2),
      O => \FSM_sequential_cache_state_reg[2]\
    );
\FSM_sequential_cache_state[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"007E"
    )
        port map (
      I0 => cacheline_cnt(0),
      I1 => cacheline_cnt(1),
      I2 => \^dibdi\(0),
      I3 => read_data_id,
      O => cache_state1
    );
\FSM_sequential_cache_state[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008081808100"
    )
        port map (
      I0 => \^dibdi\(0),
      I1 => cacheline_cnt(1),
      I2 => cacheline_cnt(0),
      I3 => \out\(0),
      I4 => \out\(1),
      I5 => \out\(2),
      O => \FSM_sequential_cache_state[2]_i_3_n_0\
    );
Pause_Ack_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \Using_AXI.r_read_fifo_addr_reg__0\(2),
      I1 => \Using_AXI.r_read_fifo_addr_reg__0\(3),
      I2 => \Using_AXI.r_read_fifo_addr_reg__0\(1),
      I3 => \Using_AXI.r_read_fifo_addr_reg__0\(0),
      I4 => \FSM_sequential_cache_state_reg[2]_0\,
      I5 => \out\(1),
      O => \^icache_idle\
    );
\Use_XX_Accesses.xx_valid_data_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000008000000000"
    )
        port map (
      I0 => read_data_id,
      I1 => \Using_FPGA.Native_i_29__0_n_0\,
      I2 => \Use_XX_Accesses.xx_wait_for_data_reg_0\,
      I3 => Q(0),
      I4 => read_data_cnt(1),
      I5 => \Use_XX_Accesses.xx_valid_data_i_2_n_0\,
      O => \^e\(0)
    );
\Use_XX_Accesses.xx_valid_data_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CA0A35F5"
    )
        port map (
      I0 => read_data_counter(0),
      I1 => convert_Kind,
      I2 => first_word,
      I3 => convert_Low_Addr(28),
      I4 => Q(1),
      O => \Use_XX_Accesses.xx_valid_data_i_2_n_0\
    );
\Use_XX_Accesses.xx_wait_for_data_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \Use_XX_Accesses.xx_wait_for_data_i_2_n_0\,
      I1 => \^e\(0),
      I2 => sync_reset,
      O => \Use_XX_Accesses.xx_wait_for_data_reg\
    );
\Use_XX_Accesses.xx_wait_for_data_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDFF1130"
    )
        port map (
      I0 => Carry_IN,
      I1 => read_data_active,
      I2 => xx_wait_for_data_postponed,
      I3 => cache_req_raw,
      I4 => \Use_XX_Accesses.xx_wait_for_data_reg_0\,
      O => \Use_XX_Accesses.xx_wait_for_data_i_2_n_0\
    );
\Use_XX_Accesses.xx_wait_for_data_postponed_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C074C0C0C0C0C0"
    )
        port map (
      I0 => Carry_IN,
      I1 => read_data_active,
      I2 => xx_wait_for_data_postponed,
      I3 => valid_addr_strobe_q,
      I4 => Carry_OUT,
      I5 => valid_Req_XX_reg,
      O => \Use_XX_Accesses.xx_wait_for_data_postponed_reg\
    );
\Use_XX_Accesses.xx_wait_for_data_postponed_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AA8"
    )
        port map (
      I0 => convert_Burst,
      I1 => axi_cacheline_cnt(0),
      I2 => axi_cacheline_cnt(1),
      I3 => \Using_FPGA.Native_i_29__0_n_0\,
      O => read_data_active
    );
\Using_AXI.M_AXI_ARADDR_I_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => Read_Req,
      D => Q(8),
      Q => \^m_axi_ic_araddr[31]\(12),
      R => sync_reset
    );
\Using_AXI.M_AXI_ARADDR_I_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => Read_Req,
      D => Q(9),
      Q => \^m_axi_ic_araddr[31]\(13),
      R => sync_reset
    );
\Using_AXI.M_AXI_ARADDR_I_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => Read_Req,
      D => Q(10),
      Q => \^m_axi_ic_araddr[31]\(14),
      R => sync_reset
    );
\Using_AXI.M_AXI_ARADDR_I_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => Read_Req,
      D => Q(11),
      Q => \^m_axi_ic_araddr[31]\(15),
      R => sync_reset
    );
\Using_AXI.M_AXI_ARADDR_I_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => Read_Req,
      D => Q(12),
      Q => \^m_axi_ic_araddr[31]\(16),
      R => sync_reset
    );
\Using_AXI.M_AXI_ARADDR_I_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => Read_Req,
      D => Q(13),
      Q => \^m_axi_ic_araddr[31]\(17),
      R => sync_reset
    );
\Using_AXI.M_AXI_ARADDR_I_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => Read_Req,
      D => Q(14),
      Q => \^m_axi_ic_araddr[31]\(18),
      R => sync_reset
    );
\Using_AXI.M_AXI_ARADDR_I_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => Read_Req,
      D => Q(15),
      Q => \^m_axi_ic_araddr[31]\(19),
      R => sync_reset
    );
\Using_AXI.M_AXI_ARADDR_I_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => Read_Req,
      D => Q(16),
      Q => \^m_axi_ic_araddr[31]\(20),
      R => sync_reset
    );
\Using_AXI.M_AXI_ARADDR_I_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => Read_Req,
      D => Q(17),
      Q => \^m_axi_ic_araddr[31]\(21),
      R => sync_reset
    );
\Using_AXI.M_AXI_ARADDR_I_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => Read_Req,
      D => Q(18),
      Q => \^m_axi_ic_araddr[31]\(22),
      R => sync_reset
    );
\Using_AXI.M_AXI_ARADDR_I_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => Read_Req,
      D => Q(19),
      Q => \^m_axi_ic_araddr[31]\(23),
      R => sync_reset
    );
\Using_AXI.M_AXI_ARADDR_I_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => Read_Req,
      D => Q(20),
      Q => \^m_axi_ic_araddr[31]\(24),
      R => sync_reset
    );
\Using_AXI.M_AXI_ARADDR_I_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => Read_Req,
      D => Q(21),
      Q => \^m_axi_ic_araddr[31]\(25),
      R => sync_reset
    );
\Using_AXI.M_AXI_ARADDR_I_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => Read_Req,
      D => Q(22),
      Q => \^m_axi_ic_araddr[31]\(26),
      R => sync_reset
    );
\Using_AXI.M_AXI_ARADDR_I_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => Read_Req,
      D => Q(23),
      Q => \^m_axi_ic_araddr[31]\(27),
      R => sync_reset
    );
\Using_AXI.M_AXI_ARADDR_I_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => Read_Req,
      D => Q(24),
      Q => \^m_axi_ic_araddr[31]\(28),
      R => sync_reset
    );
\Using_AXI.M_AXI_ARADDR_I_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => Read_Req,
      D => Q(25),
      Q => \^m_axi_ic_araddr[31]\(29),
      R => sync_reset
    );
\Using_AXI.M_AXI_ARADDR_I_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => Read_Req,
      D => Q(26),
      Q => \^m_axi_ic_araddr[31]\(30),
      R => sync_reset
    );
\Using_AXI.M_AXI_ARADDR_I_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => Read_Req,
      D => Q(27),
      Q => \^m_axi_ic_araddr[31]\(31),
      R => sync_reset
    );
\Using_AXI.M_AXI_ARADDR_I_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => Read_Req,
      D => Q(0),
      Q => \^m_axi_ic_araddr[31]\(4),
      R => sync_reset
    );
\Using_AXI.M_AXI_ARADDR_I_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => Read_Req,
      D => Q(28),
      Q => \^m_axi_ic_araddr[31]\(32),
      R => sync_reset
    );
\Using_AXI.M_AXI_ARADDR_I_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => Read_Req,
      D => Q(29),
      Q => \^m_axi_ic_araddr[31]\(33),
      R => sync_reset
    );
\Using_AXI.M_AXI_ARADDR_I_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => Read_Req,
      D => Q(1),
      Q => \^m_axi_ic_araddr[31]\(5),
      R => sync_reset
    );
\Using_AXI.M_AXI_ARADDR_I_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => Read_Req,
      D => Q(2),
      Q => \^m_axi_ic_araddr[31]\(6),
      R => sync_reset
    );
\Using_AXI.M_AXI_ARADDR_I_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => Read_Req,
      D => Q(3),
      Q => \^m_axi_ic_araddr[31]\(7),
      R => sync_reset
    );
\Using_AXI.M_AXI_ARADDR_I_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => Read_Req,
      D => Q(4),
      Q => \^m_axi_ic_araddr[31]\(8),
      R => sync_reset
    );
\Using_AXI.M_AXI_ARADDR_I_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => Read_Req,
      D => Q(5),
      Q => \^m_axi_ic_araddr[31]\(9),
      R => sync_reset
    );
\Using_AXI.M_AXI_ARADDR_I_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => Read_Req,
      D => Q(6),
      Q => \^m_axi_ic_araddr[31]\(10),
      R => sync_reset
    );
\Using_AXI.M_AXI_ARADDR_I_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => Read_Req,
      D => Q(7),
      Q => \^m_axi_ic_araddr[31]\(11),
      R => sync_reset
    );
\Using_AXI.M_AXI_ARBURST[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555554545400"
    )
        port map (
      I0 => sync_reset,
      I1 => \^update_idle\,
      I2 => new_data_low_addr1,
      I3 => cache_req_raw,
      I4 => icache_miss_hold,
      I5 => \^m_axi_ic_araddr[31]\(2),
      O => \Using_AXI.M_AXI_ARBURST[1]_i_1_n_0\
    );
\Using_AXI.M_AXI_ARBURST[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => read_stream_valid_reg,
      I1 => read_victim_valid_reg,
      O => new_data_low_addr1
    );
\Using_AXI.M_AXI_ARBURST_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \Using_AXI.M_AXI_ARBURST[1]_i_1_n_0\,
      Q => \^m_axi_ic_araddr[31]\(2),
      R => '0'
    );
\Using_AXI.M_AXI_ARCACHE_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => Read_Req,
      D => Read_Req,
      Q => \^m_axi_ic_araddr[31]\(1),
      R => sync_reset
    );
\Using_AXI.M_AXI_ARLEN_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => Read_Req,
      D => '1',
      Q => \^m_axi_ic_araddr[31]\(3),
      R => sync_reset
    );
\Using_AXI.M_AXI_ARVALID_I_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"54545400FEFEFEAA"
    )
        port map (
      I0 => \^m_axi_ic_araddr[31]\(0),
      I1 => icache_miss_hold,
      I2 => cache_req_raw,
      I3 => new_data_low_addr1,
      I4 => \^update_idle\,
      I5 => M_AXI_IC_ARREADY,
      O => \Using_AXI.M_AXI_ARVALID_I_i_1_n_0\
    );
\Using_AXI.M_AXI_ARVALID_I_reg\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \Using_AXI.M_AXI_ARVALID_I_i_1_n_0\,
      Q => \^m_axi_ic_araddr[31]\(0),
      R => sync_reset
    );
\Using_AXI.Use_Read_Data_Active.axi_cacheline_cnt[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => axi_cacheline_cnt(1),
      I1 => axi_cacheline_cnt(0),
      O => \Using_AXI.Use_Read_Data_Active.axi_cacheline_cnt[0]_i_1_n_0\
    );
\Using_AXI.Use_Read_Data_Active.axi_cacheline_cnt[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => axi_cacheline_cnt(1),
      O => \Using_AXI.Use_Read_Data_Active.axi_cacheline_cnt[1]_i_1_n_0\
    );
\Using_AXI.Use_Read_Data_Active.axi_cacheline_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => p_2_out,
      D => \Using_AXI.Use_Read_Data_Active.axi_cacheline_cnt[0]_i_1_n_0\,
      Q => axi_cacheline_cnt(0),
      R => sync_reset
    );
\Using_AXI.Use_Read_Data_Active.axi_cacheline_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => p_2_out,
      D => \Using_AXI.Use_Read_Data_Active.axi_cacheline_cnt[1]_i_1_n_0\,
      Q => axi_cacheline_cnt(1),
      R => sync_reset
    );
\Using_AXI.Use_Read_Data_Active.first_word_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0ACA"
    )
        port map (
      I0 => first_word,
      I1 => M_AXI_IC_RLAST,
      I2 => \Using_FPGA.Native_i_29__0_n_0\,
      I3 => read_data_stall,
      I4 => sync_reset,
      O => \Using_AXI.Use_Read_Data_Active.first_word_i_1_n_0\
    );
\Using_AXI.Use_Read_Data_Active.first_word_reg\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \Using_AXI.Use_Read_Data_Active.first_word_i_1_n_0\,
      Q => first_word,
      R => '0'
    );
\Using_AXI.Use_Read_Data_Active.read_data_counter[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Using_FPGA.Native_i_29__0_n_0\,
      I1 => convert_Burst,
      O => p_2_out
    );
\Using_AXI.Use_Read_Data_Active.read_data_counter[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33005A5ACC005A5A"
    )
        port map (
      I0 => read_data_counter(1),
      I1 => convert_Low_Addr(29),
      I2 => read_data_counter(0),
      I3 => convert_Kind,
      I4 => first_word,
      I5 => convert_Low_Addr(28),
      O => plusOp(1)
    );
\Using_AXI.Use_Read_Data_Active.read_data_counter[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"35F5"
    )
        port map (
      I0 => read_data_counter(1),
      I1 => convert_Kind,
      I2 => first_word,
      I3 => convert_Low_Addr(29),
      O => plusOp(0)
    );
\Using_AXI.Use_Read_Data_Active.read_data_counter_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => p_2_out,
      D => plusOp(1),
      Q => read_data_counter(0),
      R => sync_reset
    );
\Using_AXI.Use_Read_Data_Active.read_data_counter_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => p_2_out,
      D => plusOp(0),
      Q => read_data_counter(1),
      R => sync_reset
    );
\Using_AXI.r_fifo_mem_reg[15][0]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \Using_AXI.r_read_fifo_addr_reg__0\(3),
      A1 => \Using_AXI.r_read_fifo_addr_reg__0\(2),
      A2 => \Using_AXI.r_read_fifo_addr_reg__0\(1),
      A3 => \Using_AXI.r_read_fifo_addr_reg__0\(0),
      CE => read_req_granted,
      CLK => Clk,
      D => '1',
      Q => convert_Kind
    );
\Using_AXI.r_fifo_mem_reg[15][1]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \Using_AXI.r_read_fifo_addr_reg__0\(3),
      A1 => \Using_AXI.r_read_fifo_addr_reg__0\(2),
      A2 => \Using_AXI.r_read_fifo_addr_reg__0\(1),
      A3 => \Using_AXI.r_read_fifo_addr_reg__0\(0),
      CE => read_req_granted,
      CLK => Clk,
      D => \^m_axi_ic_araddr[31]\(5),
      Q => convert_Low_Addr(28)
    );
\Using_AXI.r_fifo_mem_reg[15][2]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \Using_AXI.r_read_fifo_addr_reg__0\(3),
      A1 => \Using_AXI.r_read_fifo_addr_reg__0\(2),
      A2 => \Using_AXI.r_read_fifo_addr_reg__0\(1),
      A3 => \Using_AXI.r_read_fifo_addr_reg__0\(0),
      CE => read_req_granted,
      CLK => Clk,
      D => \^m_axi_ic_araddr[31]\(4),
      Q => convert_Low_Addr(29)
    );
\Using_AXI.r_fifo_mem_reg[15][4]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \Using_AXI.r_read_fifo_addr_reg__0\(3),
      A1 => \Using_AXI.r_read_fifo_addr_reg__0\(2),
      A2 => \Using_AXI.r_read_fifo_addr_reg__0\(1),
      A3 => \Using_AXI.r_read_fifo_addr_reg__0\(0),
      CE => read_req_granted,
      CLK => Clk,
      D => '1',
      Q => convert_Burst
    );
\Using_AXI.r_fifo_mem_reg[15][9]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \Using_AXI.r_read_fifo_addr_reg__0\(3),
      A1 => \Using_AXI.r_read_fifo_addr_reg__0\(2),
      A2 => \Using_AXI.r_read_fifo_addr_reg__0\(1),
      A3 => \Using_AXI.r_read_fifo_addr_reg__0\(0),
      CE => read_req_granted,
      CLK => Clk,
      D => \Using_AXI.r_fifo_mem_reg[15][9]_srl16_i_2_n_0\,
      Q => read_data_id
    );
\Using_AXI.r_fifo_mem_reg[15][9]_srl16_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^m_axi_ic_araddr[31]\(0),
      I1 => M_AXI_IC_ARREADY,
      O => read_req_granted
    );
\Using_AXI.r_fifo_mem_reg[15][9]_srl16_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => valid_Req_XX_reg,
      I1 => Carry_IN,
      O => \Using_AXI.r_fifo_mem_reg[15][9]_srl16_i_2_n_0\
    );
\Using_AXI.r_read_fifo_addr[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \Using_FPGA.Native_i_29__0_n_0\,
      I1 => M_AXI_IC_RLAST,
      I2 => \^m_axi_ic_araddr[31]\(0),
      I3 => M_AXI_IC_ARREADY,
      O => \Using_AXI.r_read_fifo_addr[0]_i_1_n_0\
    );
\Using_AXI.r_read_fifo_addr[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF40FD02"
    )
        port map (
      I0 => \Using_AXI.r_read_fifo_addr[0]_i_3_n_0\,
      I1 => \Using_AXI.r_read_fifo_addr_reg__0\(3),
      I2 => \Using_AXI.r_read_fifo_addr_reg__0\(2),
      I3 => \Using_AXI.r_read_fifo_addr_reg__0\(0),
      I4 => \Using_AXI.r_read_fifo_addr_reg__0\(1),
      O => \Using_AXI.r_read_fifo_addr[0]_i_2_n_0\
    );
\Using_AXI.r_read_fifo_addr[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0888"
    )
        port map (
      I0 => M_AXI_IC_RLAST,
      I1 => \Using_FPGA.Native_i_29__0_n_0\,
      I2 => M_AXI_IC_ARREADY,
      I3 => \^m_axi_ic_araddr[31]\(0),
      O => \Using_AXI.r_read_fifo_addr[0]_i_3_n_0\
    );
\Using_AXI.r_read_fifo_addr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5AA2AFFBF0040"
    )
        port map (
      I0 => \Using_AXI.r_read_fifo_addr_reg__0\(3),
      I1 => M_AXI_IC_RLAST,
      I2 => \Using_FPGA.Native_i_29__0_n_0\,
      I3 => read_req_granted,
      I4 => \Using_AXI.r_read_fifo_addr_reg__0\(1),
      I5 => \Using_AXI.r_read_fifo_addr_reg__0\(2),
      O => \Using_AXI.r_read_fifo_addr[1]_i_1_n_0\
    );
\Using_AXI.r_read_fifo_addr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55959595AA6A6A6A"
    )
        port map (
      I0 => \Using_AXI.r_read_fifo_addr_reg__0\(3),
      I1 => M_AXI_IC_RLAST,
      I2 => \Using_FPGA.Native_i_29__0_n_0\,
      I3 => M_AXI_IC_ARREADY,
      I4 => \^m_axi_ic_araddr[31]\(0),
      I5 => \Using_AXI.r_read_fifo_addr_reg__0\(2),
      O => \Using_AXI.r_read_fifo_addr[2]_i_1_n_0\
    );
\Using_AXI.r_read_fifo_addr[3]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \Using_AXI.r_read_fifo_addr_reg__0\(3),
      O => \Using_AXI.r_read_fifo_addr[3]_i_1_n_0\
    );
\Using_AXI.r_read_fifo_addr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => Clk,
      CE => \Using_AXI.r_read_fifo_addr[0]_i_1_n_0\,
      D => \Using_AXI.r_read_fifo_addr[0]_i_2_n_0\,
      Q => \Using_AXI.r_read_fifo_addr_reg__0\(0),
      S => sync_reset
    );
\Using_AXI.r_read_fifo_addr_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => Clk,
      CE => \Using_AXI.r_read_fifo_addr[0]_i_1_n_0\,
      D => \Using_AXI.r_read_fifo_addr[1]_i_1_n_0\,
      Q => \Using_AXI.r_read_fifo_addr_reg__0\(1),
      S => sync_reset
    );
\Using_AXI.r_read_fifo_addr_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => Clk,
      CE => \Using_AXI.r_read_fifo_addr[0]_i_1_n_0\,
      D => \Using_AXI.r_read_fifo_addr[2]_i_1_n_0\,
      Q => \Using_AXI.r_read_fifo_addr_reg__0\(2),
      S => sync_reset
    );
\Using_AXI.r_read_fifo_addr_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => Clk,
      CE => \Using_AXI.r_read_fifo_addr[0]_i_1_n_0\,
      D => \Using_AXI.r_read_fifo_addr[3]_i_1_n_0\,
      Q => \Using_AXI.r_read_fifo_addr_reg__0\(3),
      S => sync_reset
    );
\Using_FPGA.Native_i_10__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B380"
    )
        port map (
      I0 => convert_Low_Addr(29),
      I1 => first_word,
      I2 => convert_Kind,
      I3 => read_data_counter(1),
      O => read_data_cnt(1)
    );
\Using_FPGA.Native_i_13__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \new_tag_addr_reg[0]\(10),
      I1 => \EX_Op1_reg[17]\(10),
      I2 => \^dibdi\(0),
      O => ADDRBWRADDR(10)
    );
\Using_FPGA.Native_i_14__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \new_tag_addr_reg[0]\(9),
      I1 => \EX_Op1_reg[17]\(9),
      I2 => \^dibdi\(0),
      O => ADDRBWRADDR(9)
    );
\Using_FPGA.Native_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \new_tag_addr_reg[0]\(8),
      I1 => \EX_Op1_reg[17]\(8),
      I2 => \^dibdi\(0),
      O => ADDRBWRADDR(8)
    );
\Using_FPGA.Native_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \new_tag_addr_reg[0]\(7),
      I1 => \EX_Op1_reg[17]\(7),
      I2 => \^dibdi\(0),
      O => ADDRBWRADDR(7)
    );
\Using_FPGA.Native_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \new_tag_addr_reg[0]\(6),
      I1 => \EX_Op1_reg[17]\(6),
      I2 => \^dibdi\(0),
      O => ADDRBWRADDR(6)
    );
\Using_FPGA.Native_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \new_tag_addr_reg[0]\(5),
      I1 => \EX_Op1_reg[17]\(5),
      I2 => \^dibdi\(0),
      O => ADDRBWRADDR(5)
    );
\Using_FPGA.Native_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \new_tag_addr_reg[0]\(4),
      I1 => \EX_Op1_reg[17]\(4),
      I2 => \^dibdi\(0),
      O => ADDRBWRADDR(4)
    );
\Using_FPGA.Native_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \new_tag_addr_reg[0]\(3),
      I1 => \EX_Op1_reg[17]\(3),
      I2 => \^dibdi\(0),
      O => ADDRBWRADDR(3)
    );
\Using_FPGA.Native_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \new_tag_addr_reg[0]\(2),
      I1 => \EX_Op1_reg[17]\(2),
      I2 => \^dibdi\(0),
      O => ADDRBWRADDR(2)
    );
\Using_FPGA.Native_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \new_tag_addr_reg[0]\(1),
      I1 => \EX_Op1_reg[17]\(1),
      I2 => \^dibdi\(0),
      O => ADDRBWRADDR(1)
    );
\Using_FPGA.Native_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \new_tag_addr_reg[0]\(0),
      I1 => \EX_Op1_reg[17]\(0),
      I2 => \^dibdi\(0),
      O => ADDRBWRADDR(0)
    );
\Using_FPGA.Native_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA02"
    )
        port map (
      I0 => \^dibdi\(0),
      I1 => \^new_data_addr\(1),
      I2 => \^new_data_addr\(0),
      I3 => \valid_Bits_1_reg[0]\(3),
      O => \^dibdi\(4)
    );
\Using_FPGA.Native_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA08"
    )
        port map (
      I0 => \^dibdi\(0),
      I1 => \^new_data_addr\(0),
      I2 => \^new_data_addr\(1),
      I3 => \valid_Bits_1_reg[0]\(2),
      O => \^dibdi\(3)
    );
\Using_FPGA.Native_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA08"
    )
        port map (
      I0 => \^dibdi\(0),
      I1 => \^new_data_addr\(1),
      I2 => \^new_data_addr\(0),
      I3 => \valid_Bits_1_reg[0]\(1),
      O => \^dibdi\(2)
    );
\Using_FPGA.Native_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA80"
    )
        port map (
      I0 => \^dibdi\(0),
      I1 => \^new_data_addr\(1),
      I2 => \^new_data_addr\(0),
      I3 => \valid_Bits_1_reg[0]\(0),
      O => \^dibdi\(1)
    );
\Using_FPGA.Native_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => read_victim_valid_reg,
      I1 => read_data_id,
      I2 => \Using_FPGA.Native_i_29__0_n_0\,
      O => \^dibdi\(0)
    );
\Using_FPGA.Native_i_29__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0444444444444444"
    )
        port map (
      I0 => read_data_stall,
      I1 => M_AXI_IC_RVALID,
      I2 => \Using_AXI.r_read_fifo_addr_reg__0\(2),
      I3 => \Using_AXI.r_read_fifo_addr_reg__0\(3),
      I4 => \Using_AXI.r_read_fifo_addr_reg__0\(1),
      I5 => \Using_AXI.r_read_fifo_addr_reg__0\(0),
      O => \Using_FPGA.Native_i_29__0_n_0\
    );
\Using_FPGA.Native_i_3__36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0E02"
    )
        port map (
      I0 => read_data_cnt(0),
      I1 => read_stream_valid_reg,
      I2 => read_victim_valid_reg,
      I3 => cacheline_cnt(0),
      O => \^new_data_addr\(1)
    );
\Using_FPGA.Native_i_4__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0E02"
    )
        port map (
      I0 => read_data_cnt(1),
      I1 => read_stream_valid_reg,
      I2 => read_victim_valid_reg,
      I3 => cacheline_cnt(1),
      O => \^new_data_addr\(0)
    );
\Using_FPGA.Native_i_9__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B380"
    )
        port map (
      I0 => convert_Low_Addr(28),
      I1 => first_word,
      I2 => convert_Kind,
      I3 => read_data_counter(0),
      O => read_data_cnt(0)
    );
\cacheline_cnt[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => cacheline_cnt(1),
      I1 => \^dibdi\(0),
      I2 => cacheline_cnt(0),
      O => \cacheline_cnt_reg[0]\
    );
\cacheline_cnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^dibdi\(0),
      I1 => cacheline_cnt(1),
      O => \cacheline_cnt_reg[1]\
    );
ex_mbar_stall_no_sleep_1_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^icache_idle\,
      I1 => if_fetch_in_progress,
      O => ex_mbar_stall_no_sleep_1_reg
    );
icache_miss_hold_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000010FFF0"
    )
        port map (
      I0 => \^update_idle\,
      I1 => new_data_low_addr1,
      I2 => cache_req_raw,
      I3 => icache_miss_hold,
      I4 => read_req_granted,
      I5 => sync_reset,
      O => icache_miss_hold_reg
    );
\new_tag_addr[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => \^dibdi\(0),
      I1 => cacheline_cnt(1),
      I2 => cacheline_cnt(0),
      O => \^update_idle\
    );
read_stream_valid_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010101010101010"
    )
        port map (
      I0 => \out\(0),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => cacheline_cnt(0),
      I4 => cacheline_cnt(1),
      I5 => \^dibdi\(0),
      O => read_stream_valid
    );
read_victim_valid_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010101010101010"
    )
        port map (
      I0 => \out\(0),
      I1 => \out\(1),
      I2 => \out\(2),
      I3 => cacheline_cnt(0),
      I4 => cacheline_cnt(1),
      I5 => \^dibdi\(0),
      O => read_victim_valid
    );
\valid_Bits_1[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
        port map (
      I0 => \valid_Bits_1_reg[0]\(3),
      I1 => \^new_data_addr\(0),
      I2 => \^new_data_addr\(1),
      O => D(3)
    );
\valid_Bits_1[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \valid_Bits_1_reg[0]\(2),
      I1 => \^new_data_addr\(1),
      I2 => \^new_data_addr\(0),
      O => D(2)
    );
\valid_Bits_1[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \valid_Bits_1_reg[0]\(1),
      I1 => \^new_data_addr\(0),
      I2 => \^new_data_addr\(1),
      O => D(1)
    );
\valid_Bits_1[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \valid_Bits_1_reg[0]\(0),
      I1 => \^new_data_addr\(0),
      I2 => \^new_data_addr\(1),
      O => D(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DAXI_interface is
  port (
    active_access : out STD_LOGIC;
    wb_dext_Data_Strobe : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    active_access_reg_0 : out STD_LOGIC;
    Trace_WB_Jump_Taken_reg : out STD_LOGIC;
    \LOCKSTEP_Out_reg[3031]\ : out STD_LOGIC;
    \LOCKSTEP_Out_reg[3032]\ : out STD_LOGIC;
    \LOCKSTEP_Out_reg[3033]\ : out STD_LOGIC;
    \LOCKSTEP_Out_reg[3034]\ : out STD_LOGIC;
    \LOCKSTEP_Out_reg[3035]\ : out STD_LOGIC;
    \LOCKSTEP_Out_reg[3036]\ : out STD_LOGIC;
    \LOCKSTEP_Out_reg[3037]\ : out STD_LOGIC;
    \LOCKSTEP_Out_reg[3038]\ : out STD_LOGIC;
    \LOCKSTEP_Out_reg[3023]\ : out STD_LOGIC;
    \LOCKSTEP_Out_reg[3024]\ : out STD_LOGIC;
    \LOCKSTEP_Out_reg[3025]\ : out STD_LOGIC;
    \LOCKSTEP_Out_reg[3026]\ : out STD_LOGIC;
    \LOCKSTEP_Out_reg[3027]\ : out STD_LOGIC;
    \LOCKSTEP_Out_reg[3028]\ : out STD_LOGIC;
    \LOCKSTEP_Out_reg[3029]\ : out STD_LOGIC;
    \LOCKSTEP_Out_reg[3030]\ : out STD_LOGIC;
    \LOCKSTEP_Out_reg[3022]\ : out STD_LOGIC;
    \LOCKSTEP_Out_reg[3031]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \LOCKSTEP_Out_reg[3021]\ : out STD_LOGIC;
    \LOCKSTEP_Out_reg[3020]\ : out STD_LOGIC;
    \LOCKSTEP_Out_reg[3019]\ : out STD_LOGIC;
    \LOCKSTEP_Out_reg[3018]\ : out STD_LOGIC;
    \LOCKSTEP_Out_reg[3017]\ : out STD_LOGIC;
    \LOCKSTEP_Out_reg[3016]\ : out STD_LOGIC;
    \LOCKSTEP_Out_reg[3015]\ : out STD_LOGIC;
    \LOCKSTEP_Out_reg[3014]\ : out STD_LOGIC;
    \LOCKSTEP_Out_reg[3013]\ : out STD_LOGIC;
    \LOCKSTEP_Out_reg[3012]\ : out STD_LOGIC;
    \LOCKSTEP_Out_reg[3011]\ : out STD_LOGIC;
    \LOCKSTEP_Out_reg[3010]\ : out STD_LOGIC;
    \LOCKSTEP_Out_reg[3009]\ : out STD_LOGIC;
    \LOCKSTEP_Out_reg[3008]\ : out STD_LOGIC;
    \LOCKSTEP_Out_reg[3007]\ : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    Clk : in STD_LOGIC;
    active_access_reg_1 : in STD_LOGIC;
    mem_write_req_reg : in STD_LOGIC;
    mem_write_req_reg_0 : in STD_LOGIC;
    mem_write_req_reg_1 : in STD_LOGIC;
    MEM_DataBus_Access_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    DReady : in STD_LOGIC;
    MEM_DCache_Drop_request : in STD_LOGIC;
    DWait : in STD_LOGIC;
    M_AXI_DP_RVALID : in STD_LOGIC;
    M_AXI_DP_BVALID : in STD_LOGIC;
    wb_databus_read_data : in STD_LOGIC_VECTOR ( 0 to 31 );
    \wb_read_lsb_sel_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    wb_read_msb_doublet_sel : in STD_LOGIC;
    wb_read_lsb_1_sel : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    wb_dcache_valid_read_data : in STD_LOGIC_VECTOR ( 15 downto 0 );
    M_AXI_DP_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DAXI_interface;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DAXI_interface is
  signal \^lockstep_out_reg[3031]_0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal MEM_DAXI_Data_Strobe : STD_LOGIC;
  signal \^active_access\ : STD_LOGIC;
  signal active_access_d1 : STD_LOGIC;
  signal \mem_access_completed0__0\ : STD_LOGIC;
  signal \^wb_dext_data_strobe\ : STD_LOGIC;
begin
  \LOCKSTEP_Out_reg[3031]_0\(31 downto 0) <= \^lockstep_out_reg[3031]_0\(31 downto 0);
  active_access <= \^active_access\;
  wb_dext_Data_Strobe <= \^wb_dext_data_strobe\;
M_AXI_DP_ARVALID_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => mem_write_req_reg_1,
      Q => D(0),
      R => '0'
    );
M_AXI_DP_AWVALID_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => mem_write_req_reg,
      Q => D(2),
      R => '0'
    );
M_AXI_DP_WVALID_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => mem_write_req_reg_0,
      Q => D(1),
      R => '0'
    );
\Trace_New_Reg_Value[0]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEEFFFFFEEE0000"
    )
        port map (
      I0 => Q(7),
      I1 => wb_dcache_valid_read_data(7),
      I2 => \^lockstep_out_reg[3031]_0\(7),
      I3 => \^wb_dext_data_strobe\,
      I4 => wb_read_msb_doublet_sel,
      I5 => wb_databus_read_data(0),
      O => \LOCKSTEP_Out_reg[3007]\
    );
\Trace_New_Reg_Value[10]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEEFFFFFEEE0000"
    )
        port map (
      I0 => Q(13),
      I1 => wb_dcache_valid_read_data(13),
      I2 => \^lockstep_out_reg[3031]_0\(13),
      I3 => \^wb_dext_data_strobe\,
      I4 => wb_read_msb_doublet_sel,
      I5 => wb_databus_read_data(10),
      O => \LOCKSTEP_Out_reg[3017]\
    );
\Trace_New_Reg_Value[11]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEEFFFFFEEE0000"
    )
        port map (
      I0 => Q(12),
      I1 => wb_dcache_valid_read_data(12),
      I2 => \^lockstep_out_reg[3031]_0\(12),
      I3 => \^wb_dext_data_strobe\,
      I4 => wb_read_msb_doublet_sel,
      I5 => wb_databus_read_data(11),
      O => \LOCKSTEP_Out_reg[3018]\
    );
\Trace_New_Reg_Value[12]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEEFFFFFEEE0000"
    )
        port map (
      I0 => Q(11),
      I1 => wb_dcache_valid_read_data(11),
      I2 => \^lockstep_out_reg[3031]_0\(11),
      I3 => \^wb_dext_data_strobe\,
      I4 => wb_read_msb_doublet_sel,
      I5 => wb_databus_read_data(12),
      O => \LOCKSTEP_Out_reg[3019]\
    );
\Trace_New_Reg_Value[13]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEEFFFFFEEE0000"
    )
        port map (
      I0 => Q(10),
      I1 => wb_dcache_valid_read_data(10),
      I2 => \^lockstep_out_reg[3031]_0\(10),
      I3 => \^wb_dext_data_strobe\,
      I4 => wb_read_msb_doublet_sel,
      I5 => wb_databus_read_data(13),
      O => \LOCKSTEP_Out_reg[3020]\
    );
\Trace_New_Reg_Value[14]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEEFFFFFEEE0000"
    )
        port map (
      I0 => Q(9),
      I1 => wb_dcache_valid_read_data(9),
      I2 => \^lockstep_out_reg[3031]_0\(9),
      I3 => \^wb_dext_data_strobe\,
      I4 => wb_read_msb_doublet_sel,
      I5 => wb_databus_read_data(14),
      O => \LOCKSTEP_Out_reg[3021]\
    );
\Trace_New_Reg_Value[15]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEEFFFFFEEE0000"
    )
        port map (
      I0 => Q(8),
      I1 => wb_dcache_valid_read_data(8),
      I2 => \^lockstep_out_reg[3031]_0\(8),
      I3 => \^wb_dext_data_strobe\,
      I4 => wb_read_msb_doublet_sel,
      I5 => wb_databus_read_data(15),
      O => \LOCKSTEP_Out_reg[3022]\
    );
\Trace_New_Reg_Value[16]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFAACCF000AACC"
    )
        port map (
      I0 => wb_databus_read_data(8),
      I1 => wb_databus_read_data(0),
      I2 => wb_databus_read_data(24),
      I3 => wb_read_msb_doublet_sel,
      I4 => wb_read_lsb_1_sel(0),
      I5 => wb_databus_read_data(16),
      O => \LOCKSTEP_Out_reg[3023]\
    );
\Trace_New_Reg_Value[17]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFAACCF000AACC"
    )
        port map (
      I0 => wb_databus_read_data(9),
      I1 => wb_databus_read_data(1),
      I2 => wb_databus_read_data(25),
      I3 => wb_read_msb_doublet_sel,
      I4 => wb_read_lsb_1_sel(0),
      I5 => wb_databus_read_data(17),
      O => \LOCKSTEP_Out_reg[3024]\
    );
\Trace_New_Reg_Value[18]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFAACCF000AACC"
    )
        port map (
      I0 => wb_databus_read_data(10),
      I1 => wb_databus_read_data(2),
      I2 => wb_databus_read_data(26),
      I3 => wb_read_msb_doublet_sel,
      I4 => wb_read_lsb_1_sel(0),
      I5 => wb_databus_read_data(18),
      O => \LOCKSTEP_Out_reg[3025]\
    );
\Trace_New_Reg_Value[19]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFAACCF000AACC"
    )
        port map (
      I0 => wb_databus_read_data(11),
      I1 => wb_databus_read_data(3),
      I2 => wb_databus_read_data(27),
      I3 => wb_read_msb_doublet_sel,
      I4 => wb_read_lsb_1_sel(0),
      I5 => wb_databus_read_data(19),
      O => \LOCKSTEP_Out_reg[3026]\
    );
\Trace_New_Reg_Value[1]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEEFFFFFEEE0000"
    )
        port map (
      I0 => Q(6),
      I1 => wb_dcache_valid_read_data(6),
      I2 => \^lockstep_out_reg[3031]_0\(6),
      I3 => \^wb_dext_data_strobe\,
      I4 => wb_read_msb_doublet_sel,
      I5 => wb_databus_read_data(1),
      O => \LOCKSTEP_Out_reg[3008]\
    );
\Trace_New_Reg_Value[20]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFAACCF000AACC"
    )
        port map (
      I0 => wb_databus_read_data(12),
      I1 => wb_databus_read_data(4),
      I2 => wb_databus_read_data(28),
      I3 => wb_read_msb_doublet_sel,
      I4 => wb_read_lsb_1_sel(0),
      I5 => wb_databus_read_data(20),
      O => \LOCKSTEP_Out_reg[3027]\
    );
\Trace_New_Reg_Value[21]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFAACCF000AACC"
    )
        port map (
      I0 => wb_databus_read_data(13),
      I1 => wb_databus_read_data(5),
      I2 => wb_databus_read_data(29),
      I3 => wb_read_msb_doublet_sel,
      I4 => wb_read_lsb_1_sel(0),
      I5 => wb_databus_read_data(21),
      O => \LOCKSTEP_Out_reg[3028]\
    );
\Trace_New_Reg_Value[22]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFAACCF000AACC"
    )
        port map (
      I0 => wb_databus_read_data(14),
      I1 => wb_databus_read_data(6),
      I2 => wb_databus_read_data(30),
      I3 => wb_read_msb_doublet_sel,
      I4 => wb_read_lsb_1_sel(0),
      I5 => wb_databus_read_data(22),
      O => \LOCKSTEP_Out_reg[3029]\
    );
\Trace_New_Reg_Value[23]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFAACCF000AACC"
    )
        port map (
      I0 => wb_databus_read_data(15),
      I1 => wb_databus_read_data(7),
      I2 => wb_databus_read_data(31),
      I3 => wb_read_msb_doublet_sel,
      I4 => wb_read_lsb_1_sel(0),
      I5 => wb_databus_read_data(23),
      O => \LOCKSTEP_Out_reg[3030]\
    );
\Trace_New_Reg_Value[24]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFAACCF000AACC"
    )
        port map (
      I0 => wb_databus_read_data(8),
      I1 => wb_databus_read_data(0),
      I2 => wb_databus_read_data(24),
      I3 => \wb_read_lsb_sel_reg[0]\(0),
      I4 => \wb_read_lsb_sel_reg[0]\(1),
      I5 => wb_databus_read_data(16),
      O => \LOCKSTEP_Out_reg[3031]\
    );
\Trace_New_Reg_Value[25]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFAACCF000AACC"
    )
        port map (
      I0 => wb_databus_read_data(9),
      I1 => wb_databus_read_data(1),
      I2 => wb_databus_read_data(25),
      I3 => \wb_read_lsb_sel_reg[0]\(0),
      I4 => \wb_read_lsb_sel_reg[0]\(1),
      I5 => wb_databus_read_data(17),
      O => \LOCKSTEP_Out_reg[3032]\
    );
\Trace_New_Reg_Value[26]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFAACCF000AACC"
    )
        port map (
      I0 => wb_databus_read_data(10),
      I1 => wb_databus_read_data(2),
      I2 => wb_databus_read_data(26),
      I3 => \wb_read_lsb_sel_reg[0]\(0),
      I4 => \wb_read_lsb_sel_reg[0]\(1),
      I5 => wb_databus_read_data(18),
      O => \LOCKSTEP_Out_reg[3033]\
    );
\Trace_New_Reg_Value[27]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFAACCF000AACC"
    )
        port map (
      I0 => wb_databus_read_data(11),
      I1 => wb_databus_read_data(3),
      I2 => wb_databus_read_data(27),
      I3 => \wb_read_lsb_sel_reg[0]\(0),
      I4 => \wb_read_lsb_sel_reg[0]\(1),
      I5 => wb_databus_read_data(19),
      O => \LOCKSTEP_Out_reg[3034]\
    );
\Trace_New_Reg_Value[28]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFAACCF000AACC"
    )
        port map (
      I0 => wb_databus_read_data(12),
      I1 => wb_databus_read_data(4),
      I2 => wb_databus_read_data(28),
      I3 => \wb_read_lsb_sel_reg[0]\(0),
      I4 => \wb_read_lsb_sel_reg[0]\(1),
      I5 => wb_databus_read_data(20),
      O => \LOCKSTEP_Out_reg[3035]\
    );
\Trace_New_Reg_Value[29]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFAACCF000AACC"
    )
        port map (
      I0 => wb_databus_read_data(13),
      I1 => wb_databus_read_data(5),
      I2 => wb_databus_read_data(29),
      I3 => \wb_read_lsb_sel_reg[0]\(0),
      I4 => \wb_read_lsb_sel_reg[0]\(1),
      I5 => wb_databus_read_data(21),
      O => \LOCKSTEP_Out_reg[3036]\
    );
\Trace_New_Reg_Value[2]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEEFFFFFEEE0000"
    )
        port map (
      I0 => Q(5),
      I1 => wb_dcache_valid_read_data(5),
      I2 => \^lockstep_out_reg[3031]_0\(5),
      I3 => \^wb_dext_data_strobe\,
      I4 => wb_read_msb_doublet_sel,
      I5 => wb_databus_read_data(2),
      O => \LOCKSTEP_Out_reg[3009]\
    );
\Trace_New_Reg_Value[30]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFAACCF000AACC"
    )
        port map (
      I0 => wb_databus_read_data(14),
      I1 => wb_databus_read_data(6),
      I2 => wb_databus_read_data(30),
      I3 => \wb_read_lsb_sel_reg[0]\(0),
      I4 => \wb_read_lsb_sel_reg[0]\(1),
      I5 => wb_databus_read_data(22),
      O => \LOCKSTEP_Out_reg[3037]\
    );
\Trace_New_Reg_Value[31]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFAACCF000AACC"
    )
        port map (
      I0 => wb_databus_read_data(15),
      I1 => wb_databus_read_data(7),
      I2 => wb_databus_read_data(31),
      I3 => \wb_read_lsb_sel_reg[0]\(0),
      I4 => \wb_read_lsb_sel_reg[0]\(1),
      I5 => wb_databus_read_data(23),
      O => \LOCKSTEP_Out_reg[3038]\
    );
\Trace_New_Reg_Value[3]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEEFFFFFEEE0000"
    )
        port map (
      I0 => Q(4),
      I1 => wb_dcache_valid_read_data(4),
      I2 => \^lockstep_out_reg[3031]_0\(4),
      I3 => \^wb_dext_data_strobe\,
      I4 => wb_read_msb_doublet_sel,
      I5 => wb_databus_read_data(3),
      O => \LOCKSTEP_Out_reg[3010]\
    );
\Trace_New_Reg_Value[4]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEEFFFFFEEE0000"
    )
        port map (
      I0 => Q(3),
      I1 => wb_dcache_valid_read_data(3),
      I2 => \^lockstep_out_reg[3031]_0\(3),
      I3 => \^wb_dext_data_strobe\,
      I4 => wb_read_msb_doublet_sel,
      I5 => wb_databus_read_data(4),
      O => \LOCKSTEP_Out_reg[3011]\
    );
\Trace_New_Reg_Value[5]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEEFFFFFEEE0000"
    )
        port map (
      I0 => Q(2),
      I1 => wb_dcache_valid_read_data(2),
      I2 => \^lockstep_out_reg[3031]_0\(2),
      I3 => \^wb_dext_data_strobe\,
      I4 => wb_read_msb_doublet_sel,
      I5 => wb_databus_read_data(5),
      O => \LOCKSTEP_Out_reg[3012]\
    );
\Trace_New_Reg_Value[6]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEEFFFFFEEE0000"
    )
        port map (
      I0 => Q(1),
      I1 => wb_dcache_valid_read_data(1),
      I2 => \^lockstep_out_reg[3031]_0\(1),
      I3 => \^wb_dext_data_strobe\,
      I4 => wb_read_msb_doublet_sel,
      I5 => wb_databus_read_data(6),
      O => \LOCKSTEP_Out_reg[3013]\
    );
\Trace_New_Reg_Value[7]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEEFFFFFEEE0000"
    )
        port map (
      I0 => Q(0),
      I1 => wb_dcache_valid_read_data(0),
      I2 => \^lockstep_out_reg[3031]_0\(0),
      I3 => \^wb_dext_data_strobe\,
      I4 => wb_read_msb_doublet_sel,
      I5 => wb_databus_read_data(7),
      O => \LOCKSTEP_Out_reg[3014]\
    );
\Trace_New_Reg_Value[8]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEEFFFFFEEE0000"
    )
        port map (
      I0 => Q(15),
      I1 => wb_dcache_valid_read_data(15),
      I2 => \^lockstep_out_reg[3031]_0\(15),
      I3 => \^wb_dext_data_strobe\,
      I4 => wb_read_msb_doublet_sel,
      I5 => wb_databus_read_data(8),
      O => \LOCKSTEP_Out_reg[3015]\
    );
\Trace_New_Reg_Value[9]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEEFFFFFEEE0000"
    )
        port map (
      I0 => Q(14),
      I1 => wb_dcache_valid_read_data(14),
      I2 => \^lockstep_out_reg[3031]_0\(14),
      I3 => \^wb_dext_data_strobe\,
      I4 => wb_read_msb_doublet_sel,
      I5 => wb_databus_read_data(9),
      O => \LOCKSTEP_Out_reg[3016]\
    );
\Using_FPGA.Native_i_1__238\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => DReady,
      I1 => MEM_DAXI_Data_Strobe,
      O => Trace_WB_Jump_Taken_reg
    );
WB_DAXI_Data_Strobe_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => MEM_DAXI_Data_Strobe,
      Q => \^wb_dext_data_strobe\,
      R => sync_reset
    );
\WB_DAXI_Read_Data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => M_AXI_DP_RVALID,
      D => M_AXI_DP_RDATA(31),
      Q => \^lockstep_out_reg[3031]_0\(31),
      R => sync_reset
    );
\WB_DAXI_Read_Data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => M_AXI_DP_RVALID,
      D => M_AXI_DP_RDATA(21),
      Q => \^lockstep_out_reg[3031]_0\(21),
      R => sync_reset
    );
\WB_DAXI_Read_Data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => M_AXI_DP_RVALID,
      D => M_AXI_DP_RDATA(20),
      Q => \^lockstep_out_reg[3031]_0\(20),
      R => sync_reset
    );
\WB_DAXI_Read_Data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => M_AXI_DP_RVALID,
      D => M_AXI_DP_RDATA(19),
      Q => \^lockstep_out_reg[3031]_0\(19),
      R => sync_reset
    );
\WB_DAXI_Read_Data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => M_AXI_DP_RVALID,
      D => M_AXI_DP_RDATA(18),
      Q => \^lockstep_out_reg[3031]_0\(18),
      R => sync_reset
    );
\WB_DAXI_Read_Data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => M_AXI_DP_RVALID,
      D => M_AXI_DP_RDATA(17),
      Q => \^lockstep_out_reg[3031]_0\(17),
      R => sync_reset
    );
\WB_DAXI_Read_Data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => M_AXI_DP_RVALID,
      D => M_AXI_DP_RDATA(16),
      Q => \^lockstep_out_reg[3031]_0\(16),
      R => sync_reset
    );
\WB_DAXI_Read_Data_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => M_AXI_DP_RVALID,
      D => M_AXI_DP_RDATA(15),
      Q => \^lockstep_out_reg[3031]_0\(15),
      R => sync_reset
    );
\WB_DAXI_Read_Data_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => M_AXI_DP_RVALID,
      D => M_AXI_DP_RDATA(14),
      Q => \^lockstep_out_reg[3031]_0\(14),
      R => sync_reset
    );
\WB_DAXI_Read_Data_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => M_AXI_DP_RVALID,
      D => M_AXI_DP_RDATA(13),
      Q => \^lockstep_out_reg[3031]_0\(13),
      R => sync_reset
    );
\WB_DAXI_Read_Data_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => M_AXI_DP_RVALID,
      D => M_AXI_DP_RDATA(12),
      Q => \^lockstep_out_reg[3031]_0\(12),
      R => sync_reset
    );
\WB_DAXI_Read_Data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => M_AXI_DP_RVALID,
      D => M_AXI_DP_RDATA(30),
      Q => \^lockstep_out_reg[3031]_0\(30),
      R => sync_reset
    );
\WB_DAXI_Read_Data_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => M_AXI_DP_RVALID,
      D => M_AXI_DP_RDATA(11),
      Q => \^lockstep_out_reg[3031]_0\(11),
      R => sync_reset
    );
\WB_DAXI_Read_Data_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => M_AXI_DP_RVALID,
      D => M_AXI_DP_RDATA(10),
      Q => \^lockstep_out_reg[3031]_0\(10),
      R => sync_reset
    );
\WB_DAXI_Read_Data_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => M_AXI_DP_RVALID,
      D => M_AXI_DP_RDATA(9),
      Q => \^lockstep_out_reg[3031]_0\(9),
      R => sync_reset
    );
\WB_DAXI_Read_Data_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => M_AXI_DP_RVALID,
      D => M_AXI_DP_RDATA(8),
      Q => \^lockstep_out_reg[3031]_0\(8),
      R => sync_reset
    );
\WB_DAXI_Read_Data_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => M_AXI_DP_RVALID,
      D => M_AXI_DP_RDATA(7),
      Q => \^lockstep_out_reg[3031]_0\(7),
      R => sync_reset
    );
\WB_DAXI_Read_Data_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => M_AXI_DP_RVALID,
      D => M_AXI_DP_RDATA(6),
      Q => \^lockstep_out_reg[3031]_0\(6),
      R => sync_reset
    );
\WB_DAXI_Read_Data_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => M_AXI_DP_RVALID,
      D => M_AXI_DP_RDATA(5),
      Q => \^lockstep_out_reg[3031]_0\(5),
      R => sync_reset
    );
\WB_DAXI_Read_Data_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => M_AXI_DP_RVALID,
      D => M_AXI_DP_RDATA(4),
      Q => \^lockstep_out_reg[3031]_0\(4),
      R => sync_reset
    );
\WB_DAXI_Read_Data_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => M_AXI_DP_RVALID,
      D => M_AXI_DP_RDATA(3),
      Q => \^lockstep_out_reg[3031]_0\(3),
      R => sync_reset
    );
\WB_DAXI_Read_Data_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => M_AXI_DP_RVALID,
      D => M_AXI_DP_RDATA(2),
      Q => \^lockstep_out_reg[3031]_0\(2),
      R => sync_reset
    );
\WB_DAXI_Read_Data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => M_AXI_DP_RVALID,
      D => M_AXI_DP_RDATA(29),
      Q => \^lockstep_out_reg[3031]_0\(29),
      R => sync_reset
    );
\WB_DAXI_Read_Data_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => M_AXI_DP_RVALID,
      D => M_AXI_DP_RDATA(1),
      Q => \^lockstep_out_reg[3031]_0\(1),
      R => sync_reset
    );
\WB_DAXI_Read_Data_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => M_AXI_DP_RVALID,
      D => M_AXI_DP_RDATA(0),
      Q => \^lockstep_out_reg[3031]_0\(0),
      R => sync_reset
    );
\WB_DAXI_Read_Data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => M_AXI_DP_RVALID,
      D => M_AXI_DP_RDATA(28),
      Q => \^lockstep_out_reg[3031]_0\(28),
      R => sync_reset
    );
\WB_DAXI_Read_Data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => M_AXI_DP_RVALID,
      D => M_AXI_DP_RDATA(27),
      Q => \^lockstep_out_reg[3031]_0\(27),
      R => sync_reset
    );
\WB_DAXI_Read_Data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => M_AXI_DP_RVALID,
      D => M_AXI_DP_RDATA(26),
      Q => \^lockstep_out_reg[3031]_0\(26),
      R => sync_reset
    );
\WB_DAXI_Read_Data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => M_AXI_DP_RVALID,
      D => M_AXI_DP_RDATA(25),
      Q => \^lockstep_out_reg[3031]_0\(25),
      R => sync_reset
    );
\WB_DAXI_Read_Data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => M_AXI_DP_RVALID,
      D => M_AXI_DP_RDATA(24),
      Q => \^lockstep_out_reg[3031]_0\(24),
      R => sync_reset
    );
\WB_DAXI_Read_Data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => M_AXI_DP_RVALID,
      D => M_AXI_DP_RDATA(23),
      Q => \^lockstep_out_reg[3031]_0\(23),
      R => sync_reset
    );
\WB_DAXI_Read_Data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => M_AXI_DP_RVALID,
      D => M_AXI_DP_RDATA(22),
      Q => \^lockstep_out_reg[3031]_0\(22),
      R => sync_reset
    );
active_access_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^active_access\,
      Q => active_access_d1,
      R => sync_reset
    );
active_access_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => active_access_reg_1,
      Q => \^active_access\,
      R => '0'
    );
mem_access_completed0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => M_AXI_DP_RVALID,
      I1 => M_AXI_DP_BVALID,
      I2 => \^active_access\,
      O => \mem_access_completed0__0\
    );
mem_access_completed_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \mem_access_completed0__0\,
      Q => MEM_DAXI_Data_Strobe,
      R => sync_reset
    );
new_request: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => MEM_DataBus_Access_reg(0),
      I1 => DReady,
      I2 => MEM_DCache_Drop_request,
      I3 => DWait,
      I4 => active_access_d1,
      O => active_access_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_AND2B1L is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    EX_PipeRun : in STD_LOGIC;
    SRI : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_AND2B1L;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_AND2B1L is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.AND2B1L
    generic map(
      IS_SRI_INVERTED => '0'
    )
        port map (
      DI => EX_PipeRun,
      O => D(0),
      SRI => SRI
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_AND2B1L_272 is
  port (
    if_ready : out STD_LOGIC;
    ib_Ready_MMU : in STD_LOGIC;
    if_missed_fetch : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_AND2B1L_272 : entity is "MB_AND2B1L";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_AND2B1L_272;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_AND2B1L_272 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.AND2B1L
    generic map(
      IS_SRI_INVERTED => '0'
    )
        port map (
      DI => ib_Ready_MMU,
      O => if_ready,
      SRI => if_missed_fetch
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_AND2B1L_29 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    mem_tag_miss_without_parity : in STD_LOGIC;
    mem_valid_req_XX_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_AND2B1L_29 : entity is "MB_AND2B1L";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_AND2B1L_29;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_AND2B1L_29 is
  signal SRI : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.AND2B1L
    generic map(
      IS_SRI_INVERTED => '0'
    )
        port map (
      DI => mem_tag_miss_without_parity,
      O => E(0),
      SRI => SRI
    );
\Using_FPGA.Native_i_1__209\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mem_valid_req_XX_reg,
      O => SRI
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_AND2B1L_30 is
  port (
    mem_cache_hit_pending : out STD_LOGIC;
    in0 : out STD_LOGIC;
    mem_tag_hit_without_parity : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    use_cacheline_copy : in STD_LOGIC;
    A : in STD_LOGIC;
    delay_update_idle_reg : in STD_LOGIC;
    mem_read_cache_miss : in STD_LOGIC;
    EX_PipeRun : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_AND2B1L_30 : entity is "MB_AND2B1L";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_AND2B1L_30;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_AND2B1L_30 is
  signal \^mem_cache_hit_pending\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  mem_cache_hit_pending <= \^mem_cache_hit_pending\;
\Using_FPGA.Native\: unisim.vcomponents.AND2B1L
    generic map(
      IS_SRI_INVERTED => '0'
    )
        port map (
      DI => mem_tag_hit_without_parity,
      O => \^mem_cache_hit_pending\,
      SRI => \Using_FPGA.Native_0\
    );
use_cacheline_copy_cmb_inferred_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EFEEEEEE"
    )
        port map (
      I0 => \^mem_cache_hit_pending\,
      I1 => use_cacheline_copy,
      I2 => A,
      I3 => delay_update_idle_reg,
      I4 => mem_read_cache_miss,
      I5 => EX_PipeRun,
      O => in0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE is
  port (
    \LOCKSTEP_Out_reg[2914]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    MEM_PipeRun : in STD_LOGIC;
    wb_PC_II_31 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDE";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => MEM_PipeRun,
      D => wb_PC_II_31,
      Q => \LOCKSTEP_Out_reg[2914]\(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_513 is
  port (
    \LOCKSTEP_Out_reg[2924]\ : out STD_LOGIC;
    MEM_PipeRun : in STD_LOGIC;
    wb_PC_II_21 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_513 : entity is "MB_FDE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_513;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_513 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDE";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => MEM_PipeRun,
      D => wb_PC_II_21,
      Q => \LOCKSTEP_Out_reg[2924]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_516 is
  port (
    \LOCKSTEP_Out_reg[2925]\ : out STD_LOGIC;
    MEM_PipeRun : in STD_LOGIC;
    wb_PC_II_20 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_516 : entity is "MB_FDE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_516;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_516 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDE";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => MEM_PipeRun,
      D => wb_PC_II_20,
      Q => \LOCKSTEP_Out_reg[2925]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_519 is
  port (
    \LOCKSTEP_Out_reg[2926]\ : out STD_LOGIC;
    MEM_PipeRun : in STD_LOGIC;
    wb_PC_II_19 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_519 : entity is "MB_FDE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_519;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_519 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDE";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => MEM_PipeRun,
      D => wb_PC_II_19,
      Q => \LOCKSTEP_Out_reg[2926]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_522 is
  port (
    \LOCKSTEP_Out_reg[2927]\ : out STD_LOGIC;
    MEM_PipeRun : in STD_LOGIC;
    wb_PC_II_18 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_522 : entity is "MB_FDE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_522;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_522 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDE";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => MEM_PipeRun,
      D => wb_PC_II_18,
      Q => \LOCKSTEP_Out_reg[2927]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_525 is
  port (
    \LOCKSTEP_Out_reg[2928]\ : out STD_LOGIC;
    MEM_PipeRun : in STD_LOGIC;
    wb_PC_II_17 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_525 : entity is "MB_FDE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_525;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_525 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDE";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => MEM_PipeRun,
      D => wb_PC_II_17,
      Q => \LOCKSTEP_Out_reg[2928]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_528 is
  port (
    \LOCKSTEP_Out_reg[2929]\ : out STD_LOGIC;
    MEM_PipeRun : in STD_LOGIC;
    wb_PC_II_16 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_528 : entity is "MB_FDE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_528;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_528 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDE";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => MEM_PipeRun,
      D => wb_PC_II_16,
      Q => \LOCKSTEP_Out_reg[2929]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_531 is
  port (
    \LOCKSTEP_Out_reg[2930]\ : out STD_LOGIC;
    MEM_PipeRun : in STD_LOGIC;
    wb_PC_II_15 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_531 : entity is "MB_FDE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_531;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_531 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDE";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => MEM_PipeRun,
      D => wb_PC_II_15,
      Q => \LOCKSTEP_Out_reg[2930]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_534 is
  port (
    \LOCKSTEP_Out_reg[2931]\ : out STD_LOGIC;
    MEM_PipeRun : in STD_LOGIC;
    wb_PC_II_14 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_534 : entity is "MB_FDE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_534;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_534 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDE";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => MEM_PipeRun,
      D => wb_PC_II_14,
      Q => \LOCKSTEP_Out_reg[2931]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_537 is
  port (
    \LOCKSTEP_Out_reg[2932]\ : out STD_LOGIC;
    MEM_PipeRun : in STD_LOGIC;
    wb_PC_II_13 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_537 : entity is "MB_FDE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_537;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_537 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDE";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => MEM_PipeRun,
      D => wb_PC_II_13,
      Q => \LOCKSTEP_Out_reg[2932]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_540 is
  port (
    \LOCKSTEP_Out_reg[2933]\ : out STD_LOGIC;
    MEM_PipeRun : in STD_LOGIC;
    wb_PC_II_12 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_540 : entity is "MB_FDE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_540;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_540 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDE";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => MEM_PipeRun,
      D => wb_PC_II_12,
      Q => \LOCKSTEP_Out_reg[2933]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_543 is
  port (
    \LOCKSTEP_Out_reg[2915]\ : out STD_LOGIC;
    MEM_PipeRun : in STD_LOGIC;
    wb_PC_II_30 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_543 : entity is "MB_FDE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_543;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_543 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDE";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => MEM_PipeRun,
      D => wb_PC_II_30,
      Q => \LOCKSTEP_Out_reg[2915]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_546 is
  port (
    \LOCKSTEP_Out_reg[2934]\ : out STD_LOGIC;
    MEM_PipeRun : in STD_LOGIC;
    wb_PC_II_11 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_546 : entity is "MB_FDE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_546;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_546 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDE";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => MEM_PipeRun,
      D => wb_PC_II_11,
      Q => \LOCKSTEP_Out_reg[2934]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_549 is
  port (
    \LOCKSTEP_Out_reg[2935]\ : out STD_LOGIC;
    MEM_PipeRun : in STD_LOGIC;
    wb_PC_II_10 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_549 : entity is "MB_FDE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_549;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_549 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDE";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => MEM_PipeRun,
      D => wb_PC_II_10,
      Q => \LOCKSTEP_Out_reg[2935]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_552 is
  port (
    \LOCKSTEP_Out_reg[2936]\ : out STD_LOGIC;
    MEM_PipeRun : in STD_LOGIC;
    wb_PC_II_9 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_552 : entity is "MB_FDE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_552;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_552 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDE";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => MEM_PipeRun,
      D => wb_PC_II_9,
      Q => \LOCKSTEP_Out_reg[2936]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_555 is
  port (
    \LOCKSTEP_Out_reg[2937]\ : out STD_LOGIC;
    MEM_PipeRun : in STD_LOGIC;
    wb_PC_II_8 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_555 : entity is "MB_FDE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_555;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_555 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDE";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => MEM_PipeRun,
      D => wb_PC_II_8,
      Q => \LOCKSTEP_Out_reg[2937]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_558 is
  port (
    \LOCKSTEP_Out_reg[2938]\ : out STD_LOGIC;
    MEM_PipeRun : in STD_LOGIC;
    wb_PC_II_7 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_558 : entity is "MB_FDE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_558;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_558 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDE";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => MEM_PipeRun,
      D => wb_PC_II_7,
      Q => \LOCKSTEP_Out_reg[2938]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_561 is
  port (
    \LOCKSTEP_Out_reg[2939]\ : out STD_LOGIC;
    MEM_PipeRun : in STD_LOGIC;
    wb_PC_II_6 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_561 : entity is "MB_FDE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_561;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_561 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDE";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => MEM_PipeRun,
      D => wb_PC_II_6,
      Q => \LOCKSTEP_Out_reg[2939]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_564 is
  port (
    \LOCKSTEP_Out_reg[2940]\ : out STD_LOGIC;
    MEM_PipeRun : in STD_LOGIC;
    wb_PC_II_5 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_564 : entity is "MB_FDE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_564;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_564 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDE";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => MEM_PipeRun,
      D => wb_PC_II_5,
      Q => \LOCKSTEP_Out_reg[2940]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_567 is
  port (
    \LOCKSTEP_Out_reg[2941]\ : out STD_LOGIC;
    MEM_PipeRun : in STD_LOGIC;
    wb_PC_II_4 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_567 : entity is "MB_FDE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_567;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_567 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDE";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => MEM_PipeRun,
      D => wb_PC_II_4,
      Q => \LOCKSTEP_Out_reg[2941]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_570 is
  port (
    \LOCKSTEP_Out_reg[2942]\ : out STD_LOGIC;
    MEM_PipeRun : in STD_LOGIC;
    wb_PC_II_3 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_570 : entity is "MB_FDE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_570;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_570 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDE";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => MEM_PipeRun,
      D => wb_PC_II_3,
      Q => \LOCKSTEP_Out_reg[2942]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_573 is
  port (
    \LOCKSTEP_Out_reg[2943]\ : out STD_LOGIC;
    MEM_PipeRun : in STD_LOGIC;
    wb_PC_II_2 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_573 : entity is "MB_FDE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_573;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_573 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDE";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => MEM_PipeRun,
      D => wb_PC_II_2,
      Q => \LOCKSTEP_Out_reg[2943]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_576 is
  port (
    \LOCKSTEP_Out_reg[2916]\ : out STD_LOGIC;
    MEM_PipeRun : in STD_LOGIC;
    wb_PC_II_29 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_576 : entity is "MB_FDE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_576;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_576 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDE";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => MEM_PipeRun,
      D => wb_PC_II_29,
      Q => \LOCKSTEP_Out_reg[2916]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_579 is
  port (
    \LOCKSTEP_Out_reg[2944]\ : out STD_LOGIC;
    MEM_PipeRun : in STD_LOGIC;
    wb_PC_II_1 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_579 : entity is "MB_FDE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_579;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_579 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDE";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => MEM_PipeRun,
      D => wb_PC_II_1,
      Q => \LOCKSTEP_Out_reg[2944]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_582 is
  port (
    DI : out STD_LOGIC;
    MEM_PipeRun : in STD_LOGIC;
    wb_PC_II_0 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_582 : entity is "MB_FDE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_582;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_582 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDE";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => MEM_PipeRun,
      D => wb_PC_II_0,
      Q => DI,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_585 is
  port (
    \LOCKSTEP_Out_reg[2917]\ : out STD_LOGIC;
    MEM_PipeRun : in STD_LOGIC;
    wb_PC_II_28 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_585 : entity is "MB_FDE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_585;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_585 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDE";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => MEM_PipeRun,
      D => wb_PC_II_28,
      Q => \LOCKSTEP_Out_reg[2917]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_588 is
  port (
    \LOCKSTEP_Out_reg[2918]\ : out STD_LOGIC;
    MEM_PipeRun : in STD_LOGIC;
    wb_PC_II_27 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_588 : entity is "MB_FDE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_588;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_588 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDE";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => MEM_PipeRun,
      D => wb_PC_II_27,
      Q => \LOCKSTEP_Out_reg[2918]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_591 is
  port (
    \LOCKSTEP_Out_reg[2919]\ : out STD_LOGIC;
    MEM_PipeRun : in STD_LOGIC;
    wb_PC_II_26 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_591 : entity is "MB_FDE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_591;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_591 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDE";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => MEM_PipeRun,
      D => wb_PC_II_26,
      Q => \LOCKSTEP_Out_reg[2919]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_594 is
  port (
    \LOCKSTEP_Out_reg[2920]\ : out STD_LOGIC;
    MEM_PipeRun : in STD_LOGIC;
    wb_PC_II_25 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_594 : entity is "MB_FDE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_594;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_594 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDE";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => MEM_PipeRun,
      D => wb_PC_II_25,
      Q => \LOCKSTEP_Out_reg[2920]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_597 is
  port (
    \LOCKSTEP_Out_reg[2921]\ : out STD_LOGIC;
    MEM_PipeRun : in STD_LOGIC;
    wb_PC_II_24 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_597 : entity is "MB_FDE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_597;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_597 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDE";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => MEM_PipeRun,
      D => wb_PC_II_24,
      Q => \LOCKSTEP_Out_reg[2921]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_600 is
  port (
    \LOCKSTEP_Out_reg[2922]\ : out STD_LOGIC;
    MEM_PipeRun : in STD_LOGIC;
    wb_PC_II_23 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_600 : entity is "MB_FDE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_600;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_600 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDE";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => MEM_PipeRun,
      D => wb_PC_II_23,
      Q => \LOCKSTEP_Out_reg[2922]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_603 is
  port (
    \LOCKSTEP_Out_reg[2923]\ : out STD_LOGIC;
    MEM_PipeRun : in STD_LOGIC;
    wb_PC_II_22 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_603 : entity is "MB_FDE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_603;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_603 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDE";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => MEM_PipeRun,
      D => wb_PC_II_22,
      Q => \LOCKSTEP_Out_reg[2923]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR is
  port (
    wb_dcache_valid_read_data : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    WB_DCache_Valid_Read_data_i_31 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => WB_DCache_Valid_Read_data_i_31,
      Q => wb_dcache_valid_read_data(0),
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE is
  port (
    w_fifo_exist : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \Using_AXI.Use_AXI_Write.new_write_cmd_allowed_reg\ : out STD_LOGIC;
    \M_AXI_DC_WSTRB[3]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    M_AXI_DC_WVALID : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_AXI.Use_AXI_Write.write_data_stall_i_reg\ : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    w_fifo_exist_i : in STD_LOGIC;
    Clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \Using_AXI.Use_AXI_Write.aw_w_fifo_exist_reg\ : in STD_LOGIC;
    M_AXI_DC_WREADY : in STD_LOGIC;
    write_req_granted : in STD_LOGIC;
    \Using_AXI.Use_AXI_Write.pending_write_reg[4]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    allow_aw_write : in STD_LOGIC;
    w_read_fifo_addr_3 : in STD_LOGIC;
    w_read_fifo_addr_0 : in STD_LOGIC;
    w_read_fifo_addr_1 : in STD_LOGIC;
    w_read_fifo_addr_2 : in STD_LOGIC;
    Write_Data_Valid : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    write_cacheline_offset : in STD_LOGIC_VECTOR ( 0 to 1 );
    Write_Data_Stall : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE is
  signal \Using_AXI.Use_AXI_Write.aw_w_read_fifo_addr[0]_i_3_n_0\ : STD_LOGIC;
  signal \Using_AXI.Use_AXI_Write.write_data_stall_i_i_2_n_0\ : STD_LOGIC;
  signal allow_aw_w_write : STD_LOGIC;
  signal \new_write_aw_w__0\ : STD_LOGIC;
  signal \p_41_out__0\ : STD_LOGIC;
  signal \^w_fifo_exist\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of M_AXI_DC_WLAST_INST_0 : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \M_AXI_DC_WSTRB[0]_INST_0\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \M_AXI_DC_WSTRB[1]_INST_0\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \M_AXI_DC_WSTRB[2]_INST_0\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \M_AXI_DC_WSTRB[3]_INST_0\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of M_AXI_DC_WVALID_INST_0 : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \Using_AXI.Use_AXI_Write.aw_w_read_fifo_addr[0]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \Using_AXI.Use_AXI_Write.aw_w_read_fifo_addr[0]_i_2\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \Using_AXI.Use_AXI_Write.aw_w_read_fifo_addr[0]_i_3\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \Using_AXI.Use_AXI_Write.aw_w_read_fifo_addr[1]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \Using_AXI.Use_AXI_Write.new_write_cmd_allowed_i_4\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \Using_AXI.Use_AXI_Write.write_data_stall_i_i_3\ : label is "soft_lutpair67";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  w_fifo_exist <= \^w_fifo_exist\;
M_AXI_DC_WLAST_INST_0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^w_fifo_exist\,
      I1 => \Using_AXI.Use_AXI_Write.aw_w_fifo_exist_reg\,
      I2 => write_cacheline_offset(1),
      I3 => write_cacheline_offset(0),
      O => \M_AXI_DC_WSTRB[3]\(0)
    );
\M_AXI_DC_WSTRB[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \Using_AXI.Use_AXI_Write.aw_w_fifo_exist_reg\,
      I1 => \^w_fifo_exist\,
      I2 => \out\(0),
      O => \M_AXI_DC_WSTRB[3]\(1)
    );
\M_AXI_DC_WSTRB[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \Using_AXI.Use_AXI_Write.aw_w_fifo_exist_reg\,
      I1 => \^w_fifo_exist\,
      I2 => \out\(1),
      O => \M_AXI_DC_WSTRB[3]\(2)
    );
\M_AXI_DC_WSTRB[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \Using_AXI.Use_AXI_Write.aw_w_fifo_exist_reg\,
      I1 => \^w_fifo_exist\,
      I2 => \out\(2),
      O => \M_AXI_DC_WSTRB[3]\(3)
    );
\M_AXI_DC_WSTRB[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \Using_AXI.Use_AXI_Write.aw_w_fifo_exist_reg\,
      I1 => \^w_fifo_exist\,
      I2 => \out\(3),
      O => \M_AXI_DC_WSTRB[3]\(4)
    );
M_AXI_DC_WVALID_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^w_fifo_exist\,
      I1 => \Using_AXI.Use_AXI_Write.aw_w_fifo_exist_reg\,
      O => M_AXI_DC_WVALID
    );
\Using_AXI.Use_AXI_Write.aw_w_read_fifo_addr[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => M_AXI_DC_WREADY,
      I1 => \Using_AXI.Use_AXI_Write.aw_w_fifo_exist_reg\,
      I2 => \^w_fifo_exist\,
      I3 => write_req_granted,
      O => E(0)
    );
\Using_AXI.Use_AXI_Write.aw_w_read_fifo_addr[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF40FD02"
    )
        port map (
      I0 => \Using_AXI.Use_AXI_Write.aw_w_read_fifo_addr[0]_i_3_n_0\,
      I1 => Q(0),
      I2 => Q(1),
      I3 => Q(3),
      I4 => Q(2),
      O => D(2)
    );
\Using_AXI.Use_AXI_Write.aw_w_read_fifo_addr[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^w_fifo_exist\,
      I1 => \Using_AXI.Use_AXI_Write.aw_w_fifo_exist_reg\,
      I2 => M_AXI_DC_WREADY,
      I3 => write_req_granted,
      O => \Using_AXI.Use_AXI_Write.aw_w_read_fifo_addr[0]_i_3_n_0\
    );
\Using_AXI.Use_AXI_Write.aw_w_read_fifo_addr[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D2B4"
    )
        port map (
      I0 => Q(0),
      I1 => \Using_AXI.Use_AXI_Write.aw_w_read_fifo_addr[0]_i_3_n_0\,
      I2 => Q(2),
      I3 => Q(1),
      O => D(1)
    );
\Using_AXI.Use_AXI_Write.aw_w_read_fifo_addr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => Q(0),
      I1 => \Using_AXI.Use_AXI_Write.aw_w_read_fifo_addr[0]_i_3_n_0\,
      I2 => Q(1),
      O => D(0)
    );
\Using_AXI.Use_AXI_Write.new_write_cmd_allowed_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F000000FF000000"
    )
        port map (
      I0 => \Using_AXI.Use_AXI_Write.pending_write_reg[4]\(2),
      I1 => \Using_AXI.Use_AXI_Write.pending_write_reg[4]\(1),
      I2 => \Using_AXI.Use_AXI_Write.pending_write_reg[4]\(3),
      I3 => allow_aw_w_write,
      I4 => allow_aw_write,
      I5 => \Using_AXI.Use_AXI_Write.pending_write_reg[4]\(0),
      O => \Using_AXI.Use_AXI_Write.new_write_cmd_allowed_reg\
    );
\Using_AXI.Use_AXI_Write.new_write_cmd_allowed_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB3FFFFFFBFFFFFF"
    )
        port map (
      I0 => \Using_AXI.Use_AXI_Write.aw_w_read_fifo_addr[0]_i_3_n_0\,
      I1 => Q(3),
      I2 => Q(0),
      I3 => Q(1),
      I4 => Q(2),
      I5 => \new_write_aw_w__0\,
      O => allow_aw_w_write
    );
\Using_AXI.Use_AXI_Write.new_write_cmd_allowed_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => write_req_granted,
      I1 => \^w_fifo_exist\,
      I2 => \Using_AXI.Use_AXI_Write.aw_w_fifo_exist_reg\,
      I3 => M_AXI_DC_WREADY,
      O => \new_write_aw_w__0\
    );
\Using_AXI.Use_AXI_Write.write_data_stall_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAABFFF2AAA8000"
    )
        port map (
      I0 => \Using_AXI.Use_AXI_Write.write_data_stall_i_i_2_n_0\,
      I1 => M_AXI_DC_WREADY,
      I2 => \Using_AXI.Use_AXI_Write.aw_w_fifo_exist_reg\,
      I3 => \^w_fifo_exist\,
      I4 => Write_Data_Valid,
      I5 => Write_Data_Stall,
      O => \Using_AXI.Use_AXI_Write.write_data_stall_i_reg\
    );
\Using_AXI.Use_AXI_Write.write_data_stall_i_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08440000"
    )
        port map (
      I0 => \p_41_out__0\,
      I1 => w_read_fifo_addr_3,
      I2 => w_read_fifo_addr_0,
      I3 => w_read_fifo_addr_1,
      I4 => w_read_fifo_addr_2,
      O => \Using_AXI.Use_AXI_Write.write_data_stall_i_i_2_n_0\
    );
\Using_AXI.Use_AXI_Write.write_data_stall_i_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^w_fifo_exist\,
      I1 => \Using_AXI.Use_AXI_Write.aw_w_fifo_exist_reg\,
      I2 => M_AXI_DC_WREADY,
      I3 => Write_Data_Valid,
      O => \p_41_out__0\
    );
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => w_fifo_exist_i,
      Q => \^w_fifo_exist\,
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_250 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    ex_branch_with_delayslot_reg : in STD_LOGIC;
    \Performance_Debug_Control.dbg_stop_if_delay_i_reg\ : in STD_LOGIC;
    Clk : in STD_LOGIC;
    mem_exception_from_ex : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_250 : entity is "MB_FDRE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_250;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_250 is
  signal Q2_out : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => ex_branch_with_delayslot_reg,
      D => \Performance_Debug_Control.dbg_stop_if_delay_i_reg\,
      Q => Q2_out,
      R => sync_reset
    );
\wb_exception_kind_i[28]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => mem_exception_from_ex,
      I1 => Q2_out,
      O => D(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_251 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    ex_branch_with_delayslot_reg : in STD_LOGIC;
    Clk : in STD_LOGIC;
    ex_Interrupt_Brk_combo_reg : in STD_LOGIC;
    ex_valid_reg : in STD_LOGIC;
    \Performance_Debug_Control.dbg_stop_if_delay_i_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Performance_Debug_Control.ex_dbg_pc_hit_i_reg\ : in STD_LOGIC;
    mem_exception_from_ex : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_251 : entity is "MB_FDRE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_251;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_251 is
  signal Q0_out : STD_LOGIC;
  signal \Using_FPGA.Native_i_1__11_n_0\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => ex_branch_with_delayslot_reg,
      D => \Using_FPGA.Native_i_1__11_n_0\,
      Q => Q0_out,
      R => sync_reset
    );
\Using_FPGA.Native_i_1__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8088"
    )
        port map (
      I0 => ex_Interrupt_Brk_combo_reg,
      I1 => ex_valid_reg,
      I2 => \Performance_Debug_Control.dbg_stop_if_delay_i_reg\(0),
      I3 => \Performance_Debug_Control.ex_dbg_pc_hit_i_reg\,
      O => \Using_FPGA.Native_i_1__11_n_0\
    );
\wb_exception_kind_i[30]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => mem_exception_from_ex,
      I1 => Q0_out,
      O => D(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_252 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    ex_branch_with_delayslot_reg : in STD_LOGIC;
    ex_exception_no_load_store_mask : in STD_LOGIC;
    Clk : in STD_LOGIC;
    mem_exception_from_ex : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_252 : entity is "MB_FDRE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_252;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_252 is
  signal \Using_FPGA.Native_n_0\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => ex_branch_with_delayslot_reg,
      D => ex_exception_no_load_store_mask,
      Q => \Using_FPGA.Native_n_0\,
      R => sync_reset
    );
\wb_exception_kind_i[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => mem_exception_from_ex,
      I1 => \Using_FPGA.Native_n_0\,
      O => D(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_253 is
  port (
    mem_byte_access_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    sync_reset : in STD_LOGIC;
    of_pause_reg : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    Clk : in STD_LOGIC;
    \EX_Op3_reg[0]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    \Using_FPGA.Native_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_253 : entity is "MB_FDRE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_253;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_253 is
  signal \^mem_byte_access_reg\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  mem_byte_access_reg <= \^mem_byte_access_reg\;
\Data_Write[0]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00EF45FF00EA40"
    )
        port map (
      I0 => \^mem_byte_access_reg\,
      I1 => \EX_Op3_reg[0]\(15),
      I2 => \Using_FPGA.Native_1\,
      I3 => \EX_Op3_reg[0]\(7),
      I4 => \Using_FPGA.Native_2\,
      I5 => \EX_Op3_reg[0]\(31),
      O => D(31)
    );
\Data_Write[10]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DD88CDCDDD88C8C8"
    )
        port map (
      I0 => \^mem_byte_access_reg\,
      I1 => \EX_Op3_reg[0]\(5),
      I2 => \Using_FPGA.Native_1\,
      I3 => \EX_Op3_reg[0]\(13),
      I4 => \Using_FPGA.Native_2\,
      I5 => \EX_Op3_reg[0]\(21),
      O => D(21)
    );
\Data_Write[11]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DD88CDCDDD88C8C8"
    )
        port map (
      I0 => \^mem_byte_access_reg\,
      I1 => \EX_Op3_reg[0]\(4),
      I2 => \Using_FPGA.Native_1\,
      I3 => \EX_Op3_reg[0]\(12),
      I4 => \Using_FPGA.Native_2\,
      I5 => \EX_Op3_reg[0]\(20),
      O => D(20)
    );
\Data_Write[12]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DD88CDCDDD88C8C8"
    )
        port map (
      I0 => \^mem_byte_access_reg\,
      I1 => \EX_Op3_reg[0]\(3),
      I2 => \Using_FPGA.Native_1\,
      I3 => \EX_Op3_reg[0]\(11),
      I4 => \Using_FPGA.Native_2\,
      I5 => \EX_Op3_reg[0]\(19),
      O => D(19)
    );
\Data_Write[13]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DD88CDCDDD88C8C8"
    )
        port map (
      I0 => \^mem_byte_access_reg\,
      I1 => \EX_Op3_reg[0]\(2),
      I2 => \Using_FPGA.Native_1\,
      I3 => \EX_Op3_reg[0]\(10),
      I4 => \Using_FPGA.Native_2\,
      I5 => \EX_Op3_reg[0]\(18),
      O => D(18)
    );
\Data_Write[14]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DD88CDCDDD88C8C8"
    )
        port map (
      I0 => \^mem_byte_access_reg\,
      I1 => \EX_Op3_reg[0]\(1),
      I2 => \Using_FPGA.Native_1\,
      I3 => \EX_Op3_reg[0]\(9),
      I4 => \Using_FPGA.Native_2\,
      I5 => \EX_Op3_reg[0]\(17),
      O => D(17)
    );
\Data_Write[15]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DD88CDCDDD88C8C8"
    )
        port map (
      I0 => \^mem_byte_access_reg\,
      I1 => \EX_Op3_reg[0]\(0),
      I2 => \Using_FPGA.Native_1\,
      I3 => \EX_Op3_reg[0]\(8),
      I4 => \Using_FPGA.Native_2\,
      I5 => \EX_Op3_reg[0]\(16),
      O => D(16)
    );
\Data_Write[16]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8DDDDCDC88888"
    )
        port map (
      I0 => \^mem_byte_access_reg\,
      I1 => \EX_Op3_reg[0]\(7),
      I2 => \Using_FPGA.Native_1\,
      I3 => \EX_Op3_reg[0]\(23),
      I4 => \Using_FPGA.Native_2\,
      I5 => \EX_Op3_reg[0]\(15),
      O => D(15)
    );
\Data_Write[17]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8DDDDCDC88888"
    )
        port map (
      I0 => \^mem_byte_access_reg\,
      I1 => \EX_Op3_reg[0]\(6),
      I2 => \Using_FPGA.Native_1\,
      I3 => \EX_Op3_reg[0]\(22),
      I4 => \Using_FPGA.Native_2\,
      I5 => \EX_Op3_reg[0]\(14),
      O => D(14)
    );
\Data_Write[18]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8DDDDCDC88888"
    )
        port map (
      I0 => \^mem_byte_access_reg\,
      I1 => \EX_Op3_reg[0]\(5),
      I2 => \Using_FPGA.Native_1\,
      I3 => \EX_Op3_reg[0]\(21),
      I4 => \Using_FPGA.Native_2\,
      I5 => \EX_Op3_reg[0]\(13),
      O => D(13)
    );
\Data_Write[19]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8DDDDCDC88888"
    )
        port map (
      I0 => \^mem_byte_access_reg\,
      I1 => \EX_Op3_reg[0]\(4),
      I2 => \Using_FPGA.Native_1\,
      I3 => \EX_Op3_reg[0]\(20),
      I4 => \Using_FPGA.Native_2\,
      I5 => \EX_Op3_reg[0]\(12),
      O => D(12)
    );
\Data_Write[1]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00EF45FF00EA40"
    )
        port map (
      I0 => \^mem_byte_access_reg\,
      I1 => \EX_Op3_reg[0]\(14),
      I2 => \Using_FPGA.Native_1\,
      I3 => \EX_Op3_reg[0]\(6),
      I4 => \Using_FPGA.Native_2\,
      I5 => \EX_Op3_reg[0]\(30),
      O => D(30)
    );
\Data_Write[20]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8DDDDCDC88888"
    )
        port map (
      I0 => \^mem_byte_access_reg\,
      I1 => \EX_Op3_reg[0]\(3),
      I2 => \Using_FPGA.Native_1\,
      I3 => \EX_Op3_reg[0]\(19),
      I4 => \Using_FPGA.Native_2\,
      I5 => \EX_Op3_reg[0]\(11),
      O => D(11)
    );
\Data_Write[21]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8DDDDCDC88888"
    )
        port map (
      I0 => \^mem_byte_access_reg\,
      I1 => \EX_Op3_reg[0]\(2),
      I2 => \Using_FPGA.Native_1\,
      I3 => \EX_Op3_reg[0]\(18),
      I4 => \Using_FPGA.Native_2\,
      I5 => \EX_Op3_reg[0]\(10),
      O => D(10)
    );
\Data_Write[22]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8DDDDCDC88888"
    )
        port map (
      I0 => \^mem_byte_access_reg\,
      I1 => \EX_Op3_reg[0]\(1),
      I2 => \Using_FPGA.Native_1\,
      I3 => \EX_Op3_reg[0]\(17),
      I4 => \Using_FPGA.Native_2\,
      I5 => \EX_Op3_reg[0]\(9),
      O => D(9)
    );
\Data_Write[23]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8DDDDCDC88888"
    )
        port map (
      I0 => \^mem_byte_access_reg\,
      I1 => \EX_Op3_reg[0]\(0),
      I2 => \Using_FPGA.Native_1\,
      I3 => \EX_Op3_reg[0]\(16),
      I4 => \Using_FPGA.Native_2\,
      I5 => \EX_Op3_reg[0]\(8),
      O => D(8)
    );
\Data_Write[24]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEAFFFF45400000"
    )
        port map (
      I0 => \^mem_byte_access_reg\,
      I1 => \EX_Op3_reg[0]\(15),
      I2 => \Using_FPGA.Native_1\,
      I3 => \EX_Op3_reg[0]\(31),
      I4 => \Using_FPGA.Native_2\,
      I5 => \EX_Op3_reg[0]\(7),
      O => D(7)
    );
\Data_Write[25]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEAFFFF45400000"
    )
        port map (
      I0 => \^mem_byte_access_reg\,
      I1 => \EX_Op3_reg[0]\(14),
      I2 => \Using_FPGA.Native_1\,
      I3 => \EX_Op3_reg[0]\(30),
      I4 => \Using_FPGA.Native_2\,
      I5 => \EX_Op3_reg[0]\(6),
      O => D(6)
    );
\Data_Write[26]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEAFFFF45400000"
    )
        port map (
      I0 => \^mem_byte_access_reg\,
      I1 => \EX_Op3_reg[0]\(13),
      I2 => \Using_FPGA.Native_1\,
      I3 => \EX_Op3_reg[0]\(29),
      I4 => \Using_FPGA.Native_2\,
      I5 => \EX_Op3_reg[0]\(5),
      O => D(5)
    );
\Data_Write[27]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEAFFFF45400000"
    )
        port map (
      I0 => \^mem_byte_access_reg\,
      I1 => \EX_Op3_reg[0]\(12),
      I2 => \Using_FPGA.Native_1\,
      I3 => \EX_Op3_reg[0]\(28),
      I4 => \Using_FPGA.Native_2\,
      I5 => \EX_Op3_reg[0]\(4),
      O => D(4)
    );
\Data_Write[28]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEAFFFF45400000"
    )
        port map (
      I0 => \^mem_byte_access_reg\,
      I1 => \EX_Op3_reg[0]\(11),
      I2 => \Using_FPGA.Native_1\,
      I3 => \EX_Op3_reg[0]\(27),
      I4 => \Using_FPGA.Native_2\,
      I5 => \EX_Op3_reg[0]\(3),
      O => D(3)
    );
\Data_Write[29]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEAFFFF45400000"
    )
        port map (
      I0 => \^mem_byte_access_reg\,
      I1 => \EX_Op3_reg[0]\(10),
      I2 => \Using_FPGA.Native_1\,
      I3 => \EX_Op3_reg[0]\(26),
      I4 => \Using_FPGA.Native_2\,
      I5 => \EX_Op3_reg[0]\(2),
      O => D(2)
    );
\Data_Write[2]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00EF45FF00EA40"
    )
        port map (
      I0 => \^mem_byte_access_reg\,
      I1 => \EX_Op3_reg[0]\(13),
      I2 => \Using_FPGA.Native_1\,
      I3 => \EX_Op3_reg[0]\(5),
      I4 => \Using_FPGA.Native_2\,
      I5 => \EX_Op3_reg[0]\(29),
      O => D(29)
    );
\Data_Write[30]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEAFFFF45400000"
    )
        port map (
      I0 => \^mem_byte_access_reg\,
      I1 => \EX_Op3_reg[0]\(9),
      I2 => \Using_FPGA.Native_1\,
      I3 => \EX_Op3_reg[0]\(25),
      I4 => \Using_FPGA.Native_2\,
      I5 => \EX_Op3_reg[0]\(1),
      O => D(1)
    );
\Data_Write[31]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEAFFFF45400000"
    )
        port map (
      I0 => \^mem_byte_access_reg\,
      I1 => \EX_Op3_reg[0]\(8),
      I2 => \Using_FPGA.Native_1\,
      I3 => \EX_Op3_reg[0]\(24),
      I4 => \Using_FPGA.Native_2\,
      I5 => \EX_Op3_reg[0]\(0),
      O => D(0)
    );
\Data_Write[3]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00EF45FF00EA40"
    )
        port map (
      I0 => \^mem_byte_access_reg\,
      I1 => \EX_Op3_reg[0]\(12),
      I2 => \Using_FPGA.Native_1\,
      I3 => \EX_Op3_reg[0]\(4),
      I4 => \Using_FPGA.Native_2\,
      I5 => \EX_Op3_reg[0]\(28),
      O => D(28)
    );
\Data_Write[4]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00EF45FF00EA40"
    )
        port map (
      I0 => \^mem_byte_access_reg\,
      I1 => \EX_Op3_reg[0]\(11),
      I2 => \Using_FPGA.Native_1\,
      I3 => \EX_Op3_reg[0]\(3),
      I4 => \Using_FPGA.Native_2\,
      I5 => \EX_Op3_reg[0]\(27),
      O => D(27)
    );
\Data_Write[5]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00EF45FF00EA40"
    )
        port map (
      I0 => \^mem_byte_access_reg\,
      I1 => \EX_Op3_reg[0]\(10),
      I2 => \Using_FPGA.Native_1\,
      I3 => \EX_Op3_reg[0]\(2),
      I4 => \Using_FPGA.Native_2\,
      I5 => \EX_Op3_reg[0]\(26),
      O => D(26)
    );
\Data_Write[6]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00EF45FF00EA40"
    )
        port map (
      I0 => \^mem_byte_access_reg\,
      I1 => \EX_Op3_reg[0]\(9),
      I2 => \Using_FPGA.Native_1\,
      I3 => \EX_Op3_reg[0]\(1),
      I4 => \Using_FPGA.Native_2\,
      I5 => \EX_Op3_reg[0]\(25),
      O => D(25)
    );
\Data_Write[7]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00EF45FF00EA40"
    )
        port map (
      I0 => \^mem_byte_access_reg\,
      I1 => \EX_Op3_reg[0]\(8),
      I2 => \Using_FPGA.Native_1\,
      I3 => \EX_Op3_reg[0]\(0),
      I4 => \Using_FPGA.Native_2\,
      I5 => \EX_Op3_reg[0]\(24),
      O => D(24)
    );
\Data_Write[8]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DD88CDCDDD88C8C8"
    )
        port map (
      I0 => \^mem_byte_access_reg\,
      I1 => \EX_Op3_reg[0]\(7),
      I2 => \Using_FPGA.Native_1\,
      I3 => \EX_Op3_reg[0]\(15),
      I4 => \Using_FPGA.Native_2\,
      I5 => \EX_Op3_reg[0]\(23),
      O => D(23)
    );
\Data_Write[9]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DD88CDCDDD88C8C8"
    )
        port map (
      I0 => \^mem_byte_access_reg\,
      I1 => \EX_Op3_reg[0]\(6),
      I2 => \Using_FPGA.Native_1\,
      I3 => \EX_Op3_reg[0]\(14),
      I4 => \Using_FPGA.Native_2\,
      I5 => \EX_Op3_reg[0]\(22),
      O => D(22)
    );
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => of_pause_reg,
      D => \Using_FPGA.Native_0\,
      Q => \^mem_byte_access_reg\,
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_254 is
  port (
    EX_Doublet_Access : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    of_pause_reg : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_254 : entity is "MB_FDRE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_254;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_254 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => of_pause_reg,
      D => \Using_FPGA.Native_0\,
      Q => EX_Doublet_Access,
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_255 is
  port (
    ex_is_load_instr_s : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    mem_is_multi_or_load_instr0 : out STD_LOGIC;
    MEM_Sel_MEM_Res_I_reg : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    of_pause_reg : in STD_LOGIC;
    D233_out : in STD_LOGIC;
    Clk : in STD_LOGIC;
    ex_Interrupt_Brk_combo_reg : in STD_LOGIC;
    \Performance_Debug_Control.dbg_stop_if_delay_i_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Performance_Debug_Control.ex_dbg_pc_hit_i_reg\ : in STD_LOGIC;
    ex_Take_Intr_or_Exc_reg : in STD_LOGIC;
    ex_valid_reg : in STD_LOGIC;
    ex_is_multi_instr2 : in STD_LOGIC;
    ex_Sel_SPR_EAR : in STD_LOGIC;
    ex_Sel_SPR_EDR : in STD_LOGIC;
    ex_Sel_SPR_PVR : in STD_LOGIC;
    ex_Sel_SPR_BTR : in STD_LOGIC;
    ex_Sel_SPR_SHR : in STD_LOGIC;
    ex_Sel_SPR_FSR : in STD_LOGIC;
    ex_Sel_SPR_SLR : in STD_LOGIC;
    ex_Sel_SPR_ESR : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_255 : entity is "MB_FDRE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_255;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_255 is
  signal MEM_Sel_MEM_Res_I_i_2_n_0 : STD_LOGIC;
  signal \^ex_is_load_instr_s\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  ex_is_load_instr_s <= \^ex_is_load_instr_s\;
MEM_Sel_MEM_Res_I_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => ex_Sel_SPR_EAR,
      I1 => ex_Sel_SPR_EDR,
      I2 => ex_Sel_SPR_PVR,
      I3 => MEM_Sel_MEM_Res_I_i_2_n_0,
      O => MEM_Sel_MEM_Res_I_reg
    );
MEM_Sel_MEM_Res_I_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => ex_Sel_SPR_BTR,
      I1 => ex_Sel_SPR_SHR,
      I2 => \^ex_is_load_instr_s\,
      I3 => ex_Sel_SPR_FSR,
      I4 => ex_Sel_SPR_SLR,
      I5 => ex_Sel_SPR_ESR,
      O => MEM_Sel_MEM_Res_I_i_2_n_0
    );
Read_Strobe_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000202200000000"
    )
        port map (
      I0 => \^ex_is_load_instr_s\,
      I1 => ex_Interrupt_Brk_combo_reg,
      I2 => \Performance_Debug_Control.dbg_stop_if_delay_i_reg\(0),
      I3 => \Performance_Debug_Control.ex_dbg_pc_hit_i_reg\,
      I4 => ex_Take_Intr_or_Exc_reg,
      I5 => ex_valid_reg,
      O => D(0)
    );
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => of_pause_reg,
      D => D233_out,
      Q => \^ex_is_load_instr_s\,
      R => sync_reset
    );
mem_is_multi_or_load_instr_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^ex_is_load_instr_s\,
      I1 => ex_is_multi_instr2,
      O => mem_is_multi_or_load_instr0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_256 is
  port (
    ex_is_lwx_instr_s : out STD_LOGIC;
    ex_MSR_Load_LWX_SWX_C : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    of_pause_reg : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    Clk : in STD_LOGIC;
    ex_valid_reg : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    mem_valid_reg : in STD_LOGIC;
    wb_exception_i_reg : in STD_LOGIC;
    \Using_FPGA.Native_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_256 : entity is "MB_FDRE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_256;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_256 is
  signal \^ex_is_lwx_instr_s\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  ex_is_lwx_instr_s <= \^ex_is_lwx_instr_s\;
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => of_pause_reg,
      D => \Using_FPGA.Native_0\,
      Q => \^ex_is_lwx_instr_s\,
      R => sync_reset
    );
\Using_FPGA.Native_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000003000000020"
    )
        port map (
      I0 => \^ex_is_lwx_instr_s\,
      I1 => ex_valid_reg,
      I2 => \Using_FPGA.Native_1\,
      I3 => mem_valid_reg,
      I4 => wb_exception_i_reg,
      I5 => \Using_FPGA.Native_2\,
      O => ex_MSR_Load_LWX_SWX_C
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_257 is
  port (
    \Using_LWX_SWX_instr.ex_reservation_reg\ : out STD_LOGIC;
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    of_pause_reg : in STD_LOGIC;
    D235_out : in STD_LOGIC;
    Clk : in STD_LOGIC;
    \Using_LWX_SWX_instr.ex_reservation_reg_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    \wb_exception_kind_i_reg[28]\ : in STD_LOGIC;
    ex_load_alu_carry_reg : in STD_LOGIC;
    ex_branch_with_delayslot_reg : in STD_LOGIC;
    \Using_FPGA.Native_2\ : in STD_LOGIC;
    \EX_Op1_reg[29]\ : in STD_LOGIC;
    ex_MSR_Load_ALU_C : in STD_LOGIC;
    \EX_Op1_reg[31]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ex_MSR_Load_Shift_C : in STD_LOGIC;
    ex_MSR_Load_LWX_SWX_C : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_257 : entity is "MB_FDRE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_257;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_257 is
  signal \Using_FPGA.Native_i_2__89_n_0\ : STD_LOGIC;
  signal \^using_lwx_swx_instr.ex_reservation_reg\ : STD_LOGIC;
  signal ex_LWX_SWX_Carry : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  \Using_LWX_SWX_instr.ex_reservation_reg\ <= \^using_lwx_swx_instr.ex_reservation_reg\;
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => of_pause_reg,
      D => D235_out,
      Q => \^using_lwx_swx_instr.ex_reservation_reg\,
      R => sync_reset
    );
\Using_FPGA.Native_i_1__149\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8BBBBBBB88888"
    )
        port map (
      I0 => \Using_FPGA.Native_1\,
      I1 => \wb_exception_kind_i_reg[28]\,
      I2 => \Using_FPGA.Native_i_2__89_n_0\,
      I3 => ex_load_alu_carry_reg,
      I4 => ex_branch_with_delayslot_reg,
      I5 => \Using_FPGA.Native_2\,
      O => \Using_FPGA.Native_0\
    );
\Using_FPGA.Native_i_2__89\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3030330030302222"
    )
        port map (
      I0 => \EX_Op1_reg[29]\,
      I1 => ex_MSR_Load_ALU_C,
      I2 => \EX_Op1_reg[31]\(0),
      I3 => ex_LWX_SWX_Carry,
      I4 => ex_MSR_Load_Shift_C,
      I5 => ex_MSR_Load_LWX_SWX_C,
      O => \Using_FPGA.Native_i_2__89_n_0\
    );
\Using_FPGA.Native_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^using_lwx_swx_instr.ex_reservation_reg\,
      I1 => \Using_LWX_SWX_instr.ex_reservation_reg_0\,
      O => ex_LWX_SWX_Carry
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_258 is
  port (
    mem_write_req_reg : out STD_LOGIC;
    MEM_DataBus_Access_reg : out STD_LOGIC;
    ex_databus_access : out STD_LOGIC;
    \Using_LWX_SWX_instr.ex_reservation_reg\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    mem_load_store_access0 : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    of_pause_reg : in STD_LOGIC;
    D237_out : in STD_LOGIC;
    Clk : in STD_LOGIC;
    mem_databus_access : in STD_LOGIC;
    ex_branch_with_delayslot_reg : in STD_LOGIC;
    mem_valid_reg : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    ex_set_bip_reg : in STD_LOGIC;
    ex_valid_reg : in STD_LOGIC;
    wb_exception_i_reg : in STD_LOGIC;
    ex_is_lwx_instr_s : in STD_LOGIC;
    \Using_LWX_SWX_instr.ex_reservation_reg_0\ : in STD_LOGIC;
    ex_is_load_instr_s : in STD_LOGIC;
    wb_exception_i_reg_0 : in STD_LOGIC;
    mem_valid_reg_0 : in STD_LOGIC;
    mem_valid_reg_1 : in STD_LOGIC;
    mem_exception_from_ex : in STD_LOGIC;
    ex_Take_Intr_or_Exc_reg : in STD_LOGIC;
    ex_valid_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_258 : entity is "MB_FDRE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_258;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_258 is
  signal \Using_LWX_SWX_instr.ex_reservation_i_2_n_0\ : STD_LOGIC;
  signal \Using_LWX_SWX_instr.ex_reservation_i_3_n_0\ : STD_LOGIC;
  signal \^ex_databus_access\ : STD_LOGIC;
  signal \^mem_write_req_reg\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  ex_databus_access <= \^ex_databus_access\;
  mem_write_req_reg <= \^mem_write_req_reg\;
MEM_DataBus_Access_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44004450"
    )
        port map (
      I0 => sync_reset,
      I1 => \^ex_databus_access\,
      I2 => mem_databus_access,
      I3 => ex_branch_with_delayslot_reg,
      I4 => mem_valid_reg,
      O => MEM_DataBus_Access_reg
    );
MEM_DataBus_Access_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000100010"
    )
        port map (
      I0 => wb_exception_i_reg_0,
      I1 => mem_valid_reg_0,
      I2 => \^mem_write_req_reg\,
      I3 => ex_valid_reg,
      I4 => \Using_LWX_SWX_instr.ex_reservation_reg_0\,
      I5 => \Using_FPGA.Native_0\,
      O => \^ex_databus_access\
    );
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => of_pause_reg,
      D => D237_out,
      Q => \^mem_write_req_reg\,
      R => sync_reset
    );
\Using_LWX_SWX_instr.ex_reservation_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"007F007F0000007F"
    )
        port map (
      I0 => ex_branch_with_delayslot_reg,
      I1 => \Using_FPGA.Native_0\,
      I2 => \Using_LWX_SWX_instr.ex_reservation_i_2_n_0\,
      I3 => \Using_LWX_SWX_instr.ex_reservation_i_3_n_0\,
      I4 => ex_set_bip_reg,
      I5 => ex_valid_reg,
      O => \Using_LWX_SWX_instr.ex_reservation_reg\
    );
\Using_LWX_SWX_instr.ex_reservation_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000444"
    )
        port map (
      I0 => ex_valid_reg,
      I1 => \^mem_write_req_reg\,
      I2 => mem_valid_reg_1,
      I3 => mem_exception_from_ex,
      I4 => wb_exception_i_reg_0,
      O => \Using_LWX_SWX_instr.ex_reservation_i_2_n_0\
    );
\Using_LWX_SWX_instr.ex_reservation_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFAABF"
    )
        port map (
      I0 => wb_exception_i_reg,
      I1 => \Using_LWX_SWX_instr.ex_reservation_i_2_n_0\,
      I2 => ex_is_lwx_instr_s,
      I3 => \Using_LWX_SWX_instr.ex_reservation_reg_0\,
      I4 => sync_reset,
      O => \Using_LWX_SWX_instr.ex_reservation_i_3_n_0\
    );
Write_Strobe_INST_0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004404"
    )
        port map (
      I0 => ex_valid_reg,
      I1 => \^mem_write_req_reg\,
      I2 => \Using_FPGA.Native_0\,
      I3 => \Using_LWX_SWX_instr.ex_reservation_reg_0\,
      I4 => ex_is_load_instr_s,
      O => D(0)
    );
mem_load_store_access_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004404"
    )
        port map (
      I0 => ex_Take_Intr_or_Exc_reg,
      I1 => \^mem_write_req_reg\,
      I2 => \Using_FPGA.Native_0\,
      I3 => \Using_LWX_SWX_instr.ex_reservation_reg_0\,
      I4 => ex_valid_reg_0,
      O => mem_load_store_access0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_259 is
  port (
    EX_Reverse_Mem_Access : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    of_pause_reg : in STD_LOGIC;
    D241_out : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_259 : entity is "MB_FDRE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_259;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_259 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => of_pause_reg,
      D => D241_out,
      Q => EX_Reverse_Mem_Access,
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_260 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    \Using_FPGA.Native_1\ : out STD_LOGIC;
    \Using_FPGA.Native_2\ : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    of_pause_reg : in STD_LOGIC;
    \Using_FPGA.Native_3\ : in STD_LOGIC;
    Clk : in STD_LOGIC;
    ex_Interrupt_Brk_combo_reg : in STD_LOGIC;
    \Performance_Debug_Control.dbg_stop_if_delay_i_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Performance_Debug_Control.ex_dbg_pc_hit_i_reg\ : in STD_LOGIC;
    ex_Take_Intr_or_Exc_reg : in STD_LOGIC;
    ex_valid_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \Using_FPGA.Native_4\ : in STD_LOGIC;
    \wb_exception_kind_i_reg[28]\ : in STD_LOGIC;
    ex_MSR_Set_SW_BIP : in STD_LOGIC;
    of_MSR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ex_branch_with_delayslot_reg : in STD_LOGIC;
    \Using_FPGA.Native_5\ : in STD_LOGIC;
    ex_set_bip_reg : in STD_LOGIC;
    ex_valid_reg_0 : in STD_LOGIC;
    \EX_Op1_reg[28]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ex_move_to_MSR_instr_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_260 : entity is "MB_FDRE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_260;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_260 is
  signal \Data_Flow_I/msr_reg_i/ex_MSR_cmb2_out\ : STD_LOGIC_VECTOR ( 28 to 28 );
  signal \Using_FPGA.Native_i_3__0_n_0\ : STD_LOGIC;
  signal ex_clear_MSR_BIP_instr_s : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => of_pause_reg,
      D => \Using_FPGA.Native_3\,
      Q => ex_clear_MSR_BIP_instr_s,
      R => sync_reset
    );
\Using_FPGA.Native_i_1__145\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8BBB8BBB888"
    )
        port map (
      I0 => \Using_FPGA.Native_4\,
      I1 => \wb_exception_kind_i_reg[28]\,
      I2 => \Data_Flow_I/msr_reg_i/ex_MSR_cmb2_out\(28),
      I3 => of_pause_reg,
      I4 => ex_MSR_Set_SW_BIP,
      I5 => of_MSR(0),
      O => \Using_FPGA.Native_1\
    );
\Using_FPGA.Native_i_1__148\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \Using_FPGA.Native_4\,
      I1 => \wb_exception_kind_i_reg[28]\,
      I2 => \Data_Flow_I/msr_reg_i/ex_MSR_cmb2_out\(28),
      I3 => ex_branch_with_delayslot_reg,
      I4 => \Using_FPGA.Native_5\,
      O => \Using_FPGA.Native_2\
    );
\Using_FPGA.Native_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFBAFFFF"
    )
        port map (
      I0 => ex_Interrupt_Brk_combo_reg,
      I1 => \Performance_Debug_Control.dbg_stop_if_delay_i_reg\(0),
      I2 => \Performance_Debug_Control.ex_dbg_pc_hit_i_reg\,
      I3 => ex_Take_Intr_or_Exc_reg,
      I4 => ex_valid_reg,
      I5 => \Using_FPGA.Native_i_3__0_n_0\,
      O => \Using_FPGA.Native_0\
    );
\Using_FPGA.Native_i_2__90\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFAFBFB0B0A0A0A"
    )
        port map (
      I0 => ex_set_bip_reg,
      I1 => ex_clear_MSR_BIP_instr_s,
      I2 => ex_valid_reg_0,
      I3 => \EX_Op1_reg[28]\(0),
      I4 => ex_move_to_MSR_instr_reg,
      I5 => \Using_FPGA.Native_5\,
      O => \Data_Flow_I/msr_reg_i/ex_MSR_cmb2_out\(28)
    );
\Using_FPGA.Native_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF7FFF"
    )
        port map (
      I0 => Q(5),
      I1 => Q(0),
      I2 => Q(3),
      I3 => Q(2),
      I4 => Q(1),
      I5 => Q(4),
      O => \Using_FPGA.Native_i_3__0_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_658 is
  port (
    mem_ex_result : out STD_LOGIC_VECTOR ( 0 to 0 );
    R : in STD_LOGIC;
    EX_PipeRun : in STD_LOGIC;
    EX_Fwd : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_658 : entity is "MB_FDRE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_658;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_658 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => EX_PipeRun,
      D => EX_Fwd(0),
      Q => mem_ex_result(0),
      R => R
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_659 is
  port (
    \WB_MEM_Result_reg[10]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    R : in STD_LOGIC;
    EX_PipeRun : in STD_LOGIC;
    EX_Fwd : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_659 : entity is "MB_FDRE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_659;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_659 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => EX_PipeRun,
      D => EX_Fwd(0),
      Q => \WB_MEM_Result_reg[10]\(0),
      R => R
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_660 is
  port (
    \WB_MEM_Result_reg[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    R : in STD_LOGIC;
    EX_PipeRun : in STD_LOGIC;
    EX_Fwd : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_660 : entity is "MB_FDRE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_660;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_660 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => EX_PipeRun,
      D => EX_Fwd(0),
      Q => \WB_MEM_Result_reg[11]\(0),
      R => R
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_661 is
  port (
    \WB_MEM_Result_reg[12]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    R : in STD_LOGIC;
    EX_PipeRun : in STD_LOGIC;
    EX_Fwd : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_661 : entity is "MB_FDRE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_661;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_661 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => EX_PipeRun,
      D => EX_Fwd(0),
      Q => \WB_MEM_Result_reg[12]\(0),
      R => R
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_662 is
  port (
    \WB_MEM_Result_reg[13]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    R : in STD_LOGIC;
    EX_PipeRun : in STD_LOGIC;
    EX_Fwd : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_662 : entity is "MB_FDRE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_662;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_662 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => EX_PipeRun,
      D => EX_Fwd(0),
      Q => \WB_MEM_Result_reg[13]\(0),
      R => R
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_663 is
  port (
    \WB_MEM_Result_reg[14]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    R : in STD_LOGIC;
    EX_PipeRun : in STD_LOGIC;
    EX_Fwd : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_663 : entity is "MB_FDRE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_663;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_663 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => EX_PipeRun,
      D => EX_Fwd(0),
      Q => \WB_MEM_Result_reg[14]\(0),
      R => R
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_664 is
  port (
    \WB_MEM_Result_reg[15]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    R : in STD_LOGIC;
    EX_PipeRun : in STD_LOGIC;
    EX_Fwd : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_664 : entity is "MB_FDRE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_664;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_664 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => EX_PipeRun,
      D => EX_Fwd(0),
      Q => \WB_MEM_Result_reg[15]\(0),
      R => R
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_665 is
  port (
    \WB_MEM_Result_reg[16]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    R : in STD_LOGIC;
    EX_PipeRun : in STD_LOGIC;
    EX_Fwd : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_665 : entity is "MB_FDRE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_665;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_665 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => EX_PipeRun,
      D => EX_Fwd(0),
      Q => \WB_MEM_Result_reg[16]\(0),
      R => R
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_666 is
  port (
    \WB_MEM_Result_reg[17]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    R : in STD_LOGIC;
    EX_PipeRun : in STD_LOGIC;
    EX_Fwd : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_666 : entity is "MB_FDRE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_666;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_666 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => EX_PipeRun,
      D => EX_Fwd(0),
      Q => \WB_MEM_Result_reg[17]\(0),
      R => R
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_667 is
  port (
    \WB_MEM_Result_reg[18]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    R : in STD_LOGIC;
    EX_PipeRun : in STD_LOGIC;
    EX_Fwd : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_667 : entity is "MB_FDRE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_667;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_667 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => EX_PipeRun,
      D => EX_Fwd(0),
      Q => \WB_MEM_Result_reg[18]\(0),
      R => R
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_668 is
  port (
    \WB_MEM_Result_reg[19]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    R : in STD_LOGIC;
    EX_PipeRun : in STD_LOGIC;
    EX_Fwd : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_668 : entity is "MB_FDRE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_668;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_668 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => EX_PipeRun,
      D => EX_Fwd(0),
      Q => \WB_MEM_Result_reg[19]\(0),
      R => R
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_669 is
  port (
    \WB_MEM_Result_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    R : in STD_LOGIC;
    EX_PipeRun : in STD_LOGIC;
    EX_Fwd : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_669 : entity is "MB_FDRE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_669;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_669 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => EX_PipeRun,
      D => EX_Fwd(0),
      Q => \WB_MEM_Result_reg[1]\(0),
      R => R
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_670 is
  port (
    \WB_MEM_Result_reg[20]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    R : in STD_LOGIC;
    EX_PipeRun : in STD_LOGIC;
    EX_Fwd : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_670 : entity is "MB_FDRE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_670;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_670 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => EX_PipeRun,
      D => EX_Fwd(0),
      Q => \WB_MEM_Result_reg[20]\(0),
      R => R
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_671 is
  port (
    \WB_MEM_Result_reg[21]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    R : in STD_LOGIC;
    EX_PipeRun : in STD_LOGIC;
    EX_Fwd : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_671 : entity is "MB_FDRE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_671;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_671 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => EX_PipeRun,
      D => EX_Fwd(0),
      Q => \WB_MEM_Result_reg[21]\(0),
      R => R
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_672 is
  port (
    \WB_MEM_Result_reg[22]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    R : in STD_LOGIC;
    EX_PipeRun : in STD_LOGIC;
    EX_Fwd : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_672 : entity is "MB_FDRE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_672;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_672 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => EX_PipeRun,
      D => EX_Fwd(0),
      Q => \WB_MEM_Result_reg[22]\(0),
      R => R
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_673 is
  port (
    \WB_MEM_Result_reg[23]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    R : in STD_LOGIC;
    EX_PipeRun : in STD_LOGIC;
    EX_Fwd : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_673 : entity is "MB_FDRE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_673;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_673 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => EX_PipeRun,
      D => EX_Fwd(0),
      Q => \WB_MEM_Result_reg[23]\(0),
      R => R
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_674 is
  port (
    mem_ex_result : out STD_LOGIC_VECTOR ( 0 to 0 );
    R : in STD_LOGIC;
    EX_PipeRun : in STD_LOGIC;
    EX_Fwd : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_674 : entity is "MB_FDRE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_674;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_674 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => EX_PipeRun,
      D => EX_Fwd(0),
      Q => mem_ex_result(0),
      R => R
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_675 is
  port (
    \WB_MEM_Result_reg[25]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    R : in STD_LOGIC;
    EX_PipeRun : in STD_LOGIC;
    EX_Fwd : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_675 : entity is "MB_FDRE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_675;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_675 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => EX_PipeRun,
      D => EX_Fwd(0),
      Q => \WB_MEM_Result_reg[25]\(0),
      R => R
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_676 is
  port (
    mem_ex_result : out STD_LOGIC_VECTOR ( 0 to 0 );
    R : in STD_LOGIC;
    EX_PipeRun : in STD_LOGIC;
    EX_Fwd : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_676 : entity is "MB_FDRE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_676;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_676 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => EX_PipeRun,
      D => EX_Fwd(0),
      Q => mem_ex_result(0),
      R => R
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_677 is
  port (
    \WB_MEM_Result_reg[27]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    R : in STD_LOGIC;
    EX_PipeRun : in STD_LOGIC;
    EX_Fwd : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_677 : entity is "MB_FDRE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_677;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_677 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => EX_PipeRun,
      D => EX_Fwd(0),
      Q => \WB_MEM_Result_reg[27]\(0),
      R => R
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_678 is
  port (
    mem_ex_result : out STD_LOGIC_VECTOR ( 0 to 0 );
    R : in STD_LOGIC;
    EX_PipeRun : in STD_LOGIC;
    EX_Fwd : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_678 : entity is "MB_FDRE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_678;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_678 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => EX_PipeRun,
      D => EX_Fwd(0),
      Q => mem_ex_result(0),
      R => R
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_679 is
  port (
    mem_ex_result : out STD_LOGIC_VECTOR ( 0 to 0 );
    R : in STD_LOGIC;
    EX_PipeRun : in STD_LOGIC;
    EX_Fwd : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_679 : entity is "MB_FDRE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_679;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_679 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => EX_PipeRun,
      D => EX_Fwd(0),
      Q => mem_ex_result(0),
      R => R
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_680 is
  port (
    \WB_MEM_Result_reg[2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    R : in STD_LOGIC;
    EX_PipeRun : in STD_LOGIC;
    EX_Fwd : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_680 : entity is "MB_FDRE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_680;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_680 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => EX_PipeRun,
      D => EX_Fwd(0),
      Q => \WB_MEM_Result_reg[2]\(0),
      R => R
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_681 is
  port (
    mem_ex_result : out STD_LOGIC_VECTOR ( 0 to 0 );
    R : in STD_LOGIC;
    EX_PipeRun : in STD_LOGIC;
    EX_Fwd : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_681 : entity is "MB_FDRE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_681;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_681 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => EX_PipeRun,
      D => EX_Fwd(0),
      Q => mem_ex_result(0),
      R => R
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_682 is
  port (
    \WB_MEM_Result_reg[31]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    R : in STD_LOGIC;
    EX_PipeRun : in STD_LOGIC;
    EX_Fwd : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_682 : entity is "MB_FDRE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_682;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_682 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => EX_PipeRun,
      D => EX_Fwd(0),
      Q => \WB_MEM_Result_reg[31]\(0),
      R => R
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_683 is
  port (
    \WB_MEM_Result_reg[3]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    R : in STD_LOGIC;
    EX_PipeRun : in STD_LOGIC;
    EX_Fwd : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_683 : entity is "MB_FDRE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_683;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_683 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => EX_PipeRun,
      D => EX_Fwd(0),
      Q => \WB_MEM_Result_reg[3]\(0),
      R => R
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_684 is
  port (
    \WB_MEM_Result_reg[4]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    R : in STD_LOGIC;
    EX_PipeRun : in STD_LOGIC;
    EX_Fwd : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_684 : entity is "MB_FDRE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_684;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_684 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => EX_PipeRun,
      D => EX_Fwd(0),
      Q => \WB_MEM_Result_reg[4]\(0),
      R => R
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_685 is
  port (
    \WB_MEM_Result_reg[5]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    R : in STD_LOGIC;
    EX_PipeRun : in STD_LOGIC;
    EX_Fwd : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_685 : entity is "MB_FDRE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_685;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_685 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => EX_PipeRun,
      D => EX_Fwd(0),
      Q => \WB_MEM_Result_reg[5]\(0),
      R => R
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_686 is
  port (
    \WB_MEM_Result_reg[6]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    R : in STD_LOGIC;
    EX_PipeRun : in STD_LOGIC;
    EX_Fwd : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_686 : entity is "MB_FDRE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_686;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_686 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => EX_PipeRun,
      D => EX_Fwd(0),
      Q => \WB_MEM_Result_reg[6]\(0),
      R => R
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_687 is
  port (
    \WB_MEM_Result_reg[7]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    R : in STD_LOGIC;
    EX_PipeRun : in STD_LOGIC;
    EX_Fwd : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_687 : entity is "MB_FDRE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_687;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_687 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => EX_PipeRun,
      D => EX_Fwd(0),
      Q => \WB_MEM_Result_reg[7]\(0),
      R => R
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_688 is
  port (
    \WB_MEM_Result_reg[8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    R : in STD_LOGIC;
    EX_PipeRun : in STD_LOGIC;
    EX_Fwd : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_688 : entity is "MB_FDRE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_688;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_688 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => EX_PipeRun,
      D => EX_Fwd(0),
      Q => \WB_MEM_Result_reg[8]\(0),
      R => R
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_689 is
  port (
    \WB_MEM_Result_reg[9]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    R : in STD_LOGIC;
    EX_PipeRun : in STD_LOGIC;
    EX_Fwd : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_689 : entity is "MB_FDRE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_689;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_689 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => EX_PipeRun,
      D => EX_Fwd(0),
      Q => \WB_MEM_Result_reg[9]\(0),
      R => R
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_100 is
  port (
    wb_dcache_valid_read_data : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    WB_DCache_Valid_Read_data_i_3 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_100 : entity is "MB_FDR";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_100;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_100 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => WB_DCache_Valid_Read_data_i_3,
      Q => wb_dcache_valid_read_data(0),
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_102 is
  port (
    wb_dcache_valid_read_data : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    WB_DCache_Valid_Read_data_i_2 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_102 : entity is "MB_FDR";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_102;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_102 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => WB_DCache_Valid_Read_data_i_2,
      Q => wb_dcache_valid_read_data(0),
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_104 is
  port (
    wb_dcache_valid_read_data : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    WB_DCache_Valid_Read_data_i_29 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_104 : entity is "MB_FDR";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_104;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_104 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => WB_DCache_Valid_Read_data_i_29,
      Q => wb_dcache_valid_read_data(0),
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_106 is
  port (
    wb_dcache_valid_read_data : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    WB_DCache_Valid_Read_data_i_1 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_106 : entity is "MB_FDR";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_106;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_106 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => WB_DCache_Valid_Read_data_i_1,
      Q => wb_dcache_valid_read_data(0),
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_108 is
  port (
    wb_dcache_valid_read_data : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    WB_DCache_Valid_Read_data_i_0 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_108 : entity is "MB_FDR";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_108;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_108 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => WB_DCache_Valid_Read_data_i_0,
      Q => wb_dcache_valid_read_data(0),
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_110 is
  port (
    wb_dcache_valid_read_data : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    WB_DCache_Valid_Read_data_i_28 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_110 : entity is "MB_FDR";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_110;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_110 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => WB_DCache_Valid_Read_data_i_28,
      Q => wb_dcache_valid_read_data(0),
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_112 is
  port (
    wb_dcache_valid_read_data : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    WB_DCache_Valid_Read_data_i_27 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_112 : entity is "MB_FDR";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_112;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_112 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => WB_DCache_Valid_Read_data_i_27,
      Q => wb_dcache_valid_read_data(0),
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_114 is
  port (
    wb_dcache_valid_read_data : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    WB_DCache_Valid_Read_data_i_26 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_114 : entity is "MB_FDR";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_114;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_114 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => WB_DCache_Valid_Read_data_i_26,
      Q => wb_dcache_valid_read_data(0),
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_116 is
  port (
    wb_dcache_valid_read_data : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    WB_DCache_Valid_Read_data_i_25 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_116 : entity is "MB_FDR";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_116;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_116 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => WB_DCache_Valid_Read_data_i_25,
      Q => wb_dcache_valid_read_data(0),
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_118 is
  port (
    wb_dcache_valid_read_data : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    WB_DCache_Valid_Read_data_i_24 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_118 : entity is "MB_FDR";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_118;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_118 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => WB_DCache_Valid_Read_data_i_24,
      Q => wb_dcache_valid_read_data(0),
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_120 is
  port (
    wb_dcache_valid_read_data : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    WB_DCache_Valid_Read_data_i_23 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_120 : entity is "MB_FDR";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_120;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_120 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => WB_DCache_Valid_Read_data_i_23,
      Q => wb_dcache_valid_read_data(0),
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_122 is
  port (
    wb_dcache_valid_read_data : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    WB_DCache_Valid_Read_data_i_22 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_122 : entity is "MB_FDR";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_122;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_122 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => WB_DCache_Valid_Read_data_i_22,
      Q => wb_dcache_valid_read_data(0),
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_261 is
  port (
    of_clear_MSR_BIP_hold_s : out STD_LOGIC;
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    of_clear_MSR_BIP_hold_cmb92_out : in STD_LOGIC;
    Clk : in STD_LOGIC;
    ex_Interrupt_Brk_combo_reg : in STD_LOGIC;
    I0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_261 : entity is "MB_FDR";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_261;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_261 is
  signal \^of_clear_msr_bip_hold_s\ : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  of_clear_MSR_BIP_hold_s <= \^of_clear_msr_bip_hold_s\;
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => of_clear_MSR_BIP_hold_cmb92_out,
      Q => \^of_clear_msr_bip_hold_s\,
      R => sync_reset
    );
\Using_FPGA.Native_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \^of_clear_msr_bip_hold_s\,
      I1 => ex_Interrupt_Brk_combo_reg,
      I2 => I0,
      O => \Using_FPGA.Native_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_308 is
  port (
    addr : out STD_LOGIC_VECTOR ( 0 to 0 );
    jump_or_not_full0 : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    sel_input_iii_3 : in STD_LOGIC;
    Clk : in STD_LOGIC;
    if_sel_input : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_308 : entity is "MB_FDR";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_308;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_308 is
  signal \^addr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  addr(0) <= \^addr\(0);
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => sel_input_iii_3,
      Q => \^addr\(0),
      R => sync_reset
    );
\Using_FPGA.Native_i_1__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^addr\(0),
      I1 => if_sel_input(0),
      O => jump_or_not_full0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_309 is
  port (
    if_sel_input : out STD_LOGIC_VECTOR ( 0 to 0 );
    addr : out STD_LOGIC_VECTOR ( 0 to 0 );
    IFetch : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Not_Using_TLBS.last_Valid_Instr_Addr_reg[29]\ : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    sel_input_iii_2 : in STD_LOGIC;
    Clk : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    if_fetch_in_progress_reg : in STD_LOGIC;
    in0 : in STD_LOGIC;
    ex_jump : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_309 : entity is "MB_FDR";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_309;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_309 is
  signal \^if_sel_input\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  if_sel_input(0) <= \^if_sel_input\(0);
IFetch_INST_0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAEAEAEE"
    )
        port map (
      I0 => if_fetch_in_progress_reg,
      I1 => in0,
      I2 => ex_jump,
      I3 => \^if_sel_input\(0),
      I4 => \Using_FPGA.Native_0\(0),
      O => IFetch(0)
    );
\PC_Buffer_reg[3][31]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^if_sel_input\(0),
      I1 => \Using_FPGA.Native_0\(0),
      O => addr(0)
    );
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => sel_input_iii_2,
      Q => \^if_sel_input\(0),
      R => sync_reset
    );
\Using_FPGA.Native_i_1__16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
        port map (
      I0 => ex_jump,
      I1 => \^if_sel_input\(0),
      I2 => \Using_FPGA.Native_0\(0),
      O => \Not_Using_TLBS.last_Valid_Instr_Addr_reg[29]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_311 is
  port (
    if_sel_input : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    sel_input_iii_1 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_311 : entity is "MB_FDR";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_311;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_311 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => sel_input_iii_1,
      Q => if_sel_input(0),
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_313 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    I1 : out STD_LOGIC;
    I13_out : out STD_LOGIC;
    I17_out : out STD_LOGIC;
    I111_out : out STD_LOGIC;
    I115_out : out STD_LOGIC;
    I119_out : out STD_LOGIC;
    I123_out : out STD_LOGIC;
    I127_out : out STD_LOGIC;
    I131_out : out STD_LOGIC;
    I135_out : out STD_LOGIC;
    I187_out : out STD_LOGIC;
    I191_out : out STD_LOGIC;
    I195_out : out STD_LOGIC;
    I199_out : out STD_LOGIC;
    I1103_out : out STD_LOGIC;
    I1107_out : out STD_LOGIC;
    I1111_out : out STD_LOGIC;
    I1115_out : out STD_LOGIC;
    I1119_out : out STD_LOGIC;
    I1123_out : out STD_LOGIC;
    I1155_out : out STD_LOGIC;
    I1163_out : out STD_LOGIC;
    I1167_out : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    sel_input_i_1 : in STD_LOGIC;
    Clk : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 22 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_313 : entity is "MB_FDR";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_313;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_313 is
  signal \^using_fpga.native_0\ : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  \Using_FPGA.Native_0\ <= \^using_fpga.native_0\;
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => sel_input_i_1,
      Q => \^using_fpga.native_0\,
      R => sync_reset
    );
\Using_FPGA.Native_i_2__39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \in\(0),
      I1 => \^using_fpga.native_0\,
      I2 => \out\(0),
      O => I1
    );
\Using_FPGA.Native_i_2__40\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \in\(1),
      I1 => \^using_fpga.native_0\,
      I2 => \out\(1),
      O => I13_out
    );
\Using_FPGA.Native_i_2__41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \in\(2),
      I1 => \^using_fpga.native_0\,
      I2 => \out\(2),
      O => I17_out
    );
\Using_FPGA.Native_i_2__42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \in\(3),
      I1 => \^using_fpga.native_0\,
      I2 => \out\(3),
      O => I111_out
    );
\Using_FPGA.Native_i_2__43\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \in\(4),
      I1 => \^using_fpga.native_0\,
      I2 => \out\(4),
      O => I115_out
    );
\Using_FPGA.Native_i_2__44\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \in\(5),
      I1 => \^using_fpga.native_0\,
      I2 => \out\(5),
      O => I119_out
    );
\Using_FPGA.Native_i_2__45\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \in\(6),
      I1 => \^using_fpga.native_0\,
      I2 => \out\(6),
      O => I123_out
    );
\Using_FPGA.Native_i_2__46\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \in\(7),
      I1 => \^using_fpga.native_0\,
      I2 => \out\(7),
      O => I127_out
    );
\Using_FPGA.Native_i_2__47\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \in\(8),
      I1 => \^using_fpga.native_0\,
      I2 => \out\(8),
      O => I131_out
    );
\Using_FPGA.Native_i_2__48\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \in\(9),
      I1 => \^using_fpga.native_0\,
      I2 => \out\(9),
      O => I135_out
    );
\Using_FPGA.Native_i_2__61\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \in\(0),
      I1 => \^using_fpga.native_0\,
      I2 => \out\(10),
      O => I187_out
    );
\Using_FPGA.Native_i_2__62\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \in\(1),
      I1 => \^using_fpga.native_0\,
      I2 => \out\(11),
      O => I191_out
    );
\Using_FPGA.Native_i_2__63\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \in\(2),
      I1 => \^using_fpga.native_0\,
      I2 => \out\(12),
      O => I195_out
    );
\Using_FPGA.Native_i_2__64\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \in\(3),
      I1 => \^using_fpga.native_0\,
      I2 => \out\(13),
      O => I199_out
    );
\Using_FPGA.Native_i_2__65\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \in\(4),
      I1 => \^using_fpga.native_0\,
      I2 => \out\(14),
      O => I1103_out
    );
\Using_FPGA.Native_i_2__66\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \in\(5),
      I1 => \^using_fpga.native_0\,
      I2 => \out\(15),
      O => I1107_out
    );
\Using_FPGA.Native_i_2__67\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \in\(6),
      I1 => \^using_fpga.native_0\,
      I2 => \out\(16),
      O => I1111_out
    );
\Using_FPGA.Native_i_2__68\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \in\(7),
      I1 => \^using_fpga.native_0\,
      I2 => \out\(17),
      O => I1115_out
    );
\Using_FPGA.Native_i_2__69\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \in\(8),
      I1 => \^using_fpga.native_0\,
      I2 => \out\(18),
      O => I1119_out
    );
\Using_FPGA.Native_i_2__70\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \in\(9),
      I1 => \^using_fpga.native_0\,
      I2 => \out\(19),
      O => I1123_out
    );
\Using_FPGA.Native_i_2__78\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \in\(10),
      I1 => \^using_fpga.native_0\,
      I2 => \out\(20),
      O => I1155_out
    );
\Using_FPGA.Native_i_2__80\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \in\(11),
      I1 => \^using_fpga.native_0\,
      I2 => \out\(21),
      O => I1163_out
    );
\Using_FPGA.Native_i_2__81\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \in\(12),
      I1 => \^using_fpga.native_0\,
      I2 => \out\(22),
      O => I1167_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_315 is
  port (
    \ex_opcode_reg[0]\ : out STD_LOGIC;
    ex_is_div_instr_I_reg : out STD_LOGIC;
    use_Reg_Neg_S_reg : out STD_LOGIC;
    ex_Write_DCache_decode_reg : out STD_LOGIC;
    use_Reg_Neg_S_reg_0 : out STD_LOGIC;
    ex_gpr_write : out STD_LOGIC;
    ex_gpr_write_dbg_reg : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    of_instr_ii_42 : in STD_LOGIC;
    Clk : in STD_LOGIC;
    EX_Is_Div_Instr : in STD_LOGIC;
    ex_branch_with_delayslot_reg : in STD_LOGIC;
    of_pause_reg : in STD_LOGIC;
    of_op2_sel_imm : in STD_LOGIC;
    ex_is_multi_or_load_instr : in STD_LOGIC;
    of_read_ex_write_op2_conflict_part1 : in STD_LOGIC;
    of_read_ex_write_op2_conflict_part2 : in STD_LOGIC;
    mem_is_multi_or_load_instr : in STD_LOGIC;
    of_read_mem_write_op2_conflict_part1 : in STD_LOGIC;
    of_read_mem_write_op2_conflict_part2 : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    \Using_FPGA.Native_2\ : in STD_LOGIC;
    \Using_FPGA.Native_3\ : in STD_LOGIC;
    \Using_FPGA.Native_4\ : in STD_LOGIC;
    \Using_FPGA.Native_5\ : in STD_LOGIC;
    \Using_FPGA.Native_6\ : in STD_LOGIC;
    \Using_FPGA.Native_7\ : in STD_LOGIC;
    wb_exception_i_reg : in STD_LOGIC;
    ex_gpr_write_dbg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_315 : entity is "MB_FDR";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_315;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_315 is
  signal \^ex_write_dcache_decode_reg\ : STD_LOGIC;
  signal \^ex_gpr_write\ : STD_LOGIC;
  signal ex_is_div_instr_I0 : STD_LOGIC;
  signal \^ex_opcode_reg[0]\ : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  ex_Write_DCache_decode_reg <= \^ex_write_dcache_decode_reg\;
  ex_gpr_write <= \^ex_gpr_write\;
  \ex_opcode_reg[0]\ <= \^ex_opcode_reg[0]\;
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => of_instr_ii_42,
      Q => \^ex_opcode_reg[0]\,
      R => sync_reset
    );
\Using_FPGA.Native_i_1__3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFFFFFF"
    )
        port map (
      I0 => \^ex_write_dcache_decode_reg\,
      I1 => of_op2_sel_imm,
      I2 => ex_is_multi_or_load_instr,
      I3 => of_read_ex_write_op2_conflict_part1,
      I4 => of_read_ex_write_op2_conflict_part2,
      O => use_Reg_Neg_S_reg
    );
\Using_FPGA.Native_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFFFFFF"
    )
        port map (
      I0 => \^ex_write_dcache_decode_reg\,
      I1 => of_op2_sel_imm,
      I2 => mem_is_multi_or_load_instr,
      I3 => of_read_mem_write_op2_conflict_part1,
      I4 => of_read_mem_write_op2_conflict_part2,
      O => use_Reg_Neg_S_reg_0
    );
\Using_FPGA.Native_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFDFFFFFFFF"
    )
        port map (
      I0 => \^ex_opcode_reg[0]\,
      I1 => \Using_FPGA.Native_5\,
      I2 => \Using_FPGA.Native_4\,
      I3 => \Using_FPGA.Native_6\,
      I4 => \Using_FPGA.Native_7\,
      I5 => \Using_FPGA.Native_1\,
      O => \^ex_write_dcache_decode_reg\
    );
ex_gpr_write_dbg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000A3000000A0"
    )
        port map (
      I0 => \^ex_gpr_write\,
      I1 => ex_branch_with_delayslot_reg,
      I2 => of_pause_reg,
      I3 => wb_exception_i_reg,
      I4 => sync_reset,
      I5 => ex_gpr_write_dbg,
      O => ex_gpr_write_dbg_reg
    );
ex_gpr_write_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F7F00007F7F007F"
    )
        port map (
      I0 => \Using_FPGA.Native_0\,
      I1 => \^ex_opcode_reg[0]\,
      I2 => \Using_FPGA.Native_1\,
      I3 => \Using_FPGA.Native_2\,
      I4 => \^ex_write_dcache_decode_reg\,
      I5 => \Using_FPGA.Native_3\,
      O => \^ex_gpr_write\
    );
ex_is_div_instr_I_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000CC0A"
    )
        port map (
      I0 => EX_Is_Div_Instr,
      I1 => ex_is_div_instr_I0,
      I2 => ex_branch_with_delayslot_reg,
      I3 => of_pause_reg,
      I4 => sync_reset,
      O => ex_is_div_instr_I_reg
    );
ex_is_div_instr_I_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => \^ex_opcode_reg[0]\,
      I1 => \Using_FPGA.Native_4\,
      I2 => \Using_FPGA.Native_5\,
      I3 => \Using_FPGA.Native_6\,
      I4 => \Using_FPGA.Native_1\,
      O => ex_is_div_instr_I0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_317 is
  port (
    \ex_instr_reg[10]\ : out STD_LOGIC;
    \EX_Op3_reg[1]\ : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    of_instr_ii_32 : in STD_LOGIC;
    Clk : in STD_LOGIC;
    \mem_gpr_write_addr_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_317 : entity is "MB_FDR";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_317;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_317 is
  signal \^ex_instr_reg[10]\ : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  \ex_instr_reg[10]\ <= \^ex_instr_reg[10]\;
\EX_Op3[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \mem_gpr_write_addr_reg[2]\(0),
      I1 => \^ex_instr_reg[10]\,
      I2 => \Using_FPGA.Native_0\,
      I3 => \mem_gpr_write_addr_reg[2]\(2),
      I4 => \Using_FPGA.Native_1\,
      I5 => \mem_gpr_write_addr_reg[2]\(1),
      O => \EX_Op3_reg[1]\
    );
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => of_instr_ii_32,
      Q => \^ex_instr_reg[10]\,
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_319 is
  port (
    \ex_instr_reg[11]\ : out STD_LOGIC;
    \Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg\ : out STD_LOGIC;
    ex_branch_with_delayslot_reg : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    of_instr_ii_31 : in STD_LOGIC;
    Clk : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    \Using_FPGA.Native_2\ : in STD_LOGIC;
    \Using_FPGA.Native_3\ : in STD_LOGIC;
    \Using_FPGA.Native_4\ : in STD_LOGIC;
    \Using_FPGA.Native_5\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_319 : entity is "MB_FDR";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_319;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_319 is
  signal \^ex_instr_reg[11]\ : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  \ex_instr_reg[11]\ <= \^ex_instr_reg[11]\;
\Performance_Debug_Control.ex_dbg_pc_hit_i_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^ex_instr_reg[11]\,
      I1 => \Using_FPGA.Native_0\,
      I2 => \Using_FPGA.Native_1\,
      O => \Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg\
    );
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => of_instr_ii_31,
      Q => \^ex_instr_reg[11]\,
      R => sync_reset
    );
ex_branch_with_delayslot_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1D331DFF"
    )
        port map (
      I0 => \^ex_instr_reg[11]\,
      I1 => \Using_FPGA.Native_2\,
      I2 => \Using_FPGA.Native_3\,
      I3 => \Using_FPGA.Native_4\,
      I4 => \Using_FPGA.Native_5\,
      O => ex_branch_with_delayslot_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_321 is
  port (
    \ex_instr_reg[12]\ : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    of_instr_ii_30 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_321 : entity is "MB_FDR";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_321;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_321 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => of_instr_ii_30,
      Q => \ex_instr_reg[12]\,
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_323 is
  port (
    \ex_instr_reg[13]\ : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    of_instr_ii_29 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_323 : entity is "MB_FDR";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_323;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_323 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => of_instr_ii_29,
      Q => \ex_instr_reg[13]\,
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_325 is
  port (
    \ex_instr_reg[14]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    of_instr_ii_28 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_325 : entity is "MB_FDR";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_325;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_325 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => of_instr_ii_28,
      Q => \ex_instr_reg[14]\(0),
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_327 is
  port (
    \ex_instr_reg[15]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    of_instr_ii_27 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_327 : entity is "MB_FDR";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_327;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_327 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => of_instr_ii_27,
      Q => \ex_instr_reg[15]\(0),
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_329 is
  port (
    \ex_instr_reg[16]\ : out STD_LOGIC;
    \Performance_Debug_Control.ex_brki_hit_reg\ : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    of_instr_ii_26 : in STD_LOGIC;
    Clk : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    \Using_FPGA.Native_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_329 : entity is "MB_FDR";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_329;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_329 is
  signal \^ex_instr_reg[16]\ : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  \ex_instr_reg[16]\ <= \^ex_instr_reg[16]\;
\Performance_Debug_Control.ex_brki_hit_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^ex_instr_reg[16]\,
      I1 => \Using_FPGA.Native_0\,
      I2 => \Using_FPGA.Native_1\,
      I3 => \Using_FPGA.Native_2\,
      O => \Performance_Debug_Control.ex_brki_hit_reg\
    );
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => of_instr_ii_26,
      Q => \^ex_instr_reg[16]\,
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_331 is
  port (
    \ex_instr_reg[17]\ : out STD_LOGIC;
    ex_is_multi_instr2_reg : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    of_instr_ii_25 : in STD_LOGIC;
    Clk : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_331 : entity is "MB_FDR";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_331;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_331 is
  signal \^ex_instr_reg[17]\ : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  \ex_instr_reg[17]\ <= \^ex_instr_reg[17]\;
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => of_instr_ii_25,
      Q => \^ex_instr_reg[17]\,
      R => sync_reset
    );
ex_is_multi_instr2_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ex_instr_reg[17]\,
      I1 => \Using_FPGA.Native_0\,
      O => ex_is_multi_instr2_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_333 is
  port (
    \ex_instr_reg[18]\ : out STD_LOGIC;
    of_brki_0x18 : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    of_instr_ii_24 : in STD_LOGIC;
    Clk : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    \Using_FPGA.Native_2\ : in STD_LOGIC;
    \Using_FPGA.Native_3\ : in STD_LOGIC;
    \Using_FPGA.Native_4\ : in STD_LOGIC;
    \Using_FPGA.Native_5\ : in STD_LOGIC;
    \Using_FPGA.Native_6\ : in STD_LOGIC;
    \Using_FPGA.Native_7\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_333 : entity is "MB_FDR";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_333;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_333 is
  signal \Performance_Debug_Control.ex_dbg_pc_hit_i_i_6_n_0\ : STD_LOGIC;
  signal \^ex_instr_reg[18]\ : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  \ex_instr_reg[18]\ <= \^ex_instr_reg[18]\;
\Performance_Debug_Control.ex_dbg_pc_hit_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \Performance_Debug_Control.ex_dbg_pc_hit_i_i_6_n_0\,
      I1 => \Using_FPGA.Native_0\,
      I2 => \Using_FPGA.Native_1\,
      I3 => \Using_FPGA.Native_2\,
      I4 => \Using_FPGA.Native_3\,
      I5 => \Using_FPGA.Native_4\,
      O => of_brki_0x18
    );
\Performance_Debug_Control.ex_dbg_pc_hit_i_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \^ex_instr_reg[18]\,
      I1 => \Using_FPGA.Native_5\,
      I2 => \Using_FPGA.Native_6\,
      I3 => \Using_FPGA.Native_7\,
      O => \Performance_Debug_Control.ex_dbg_pc_hit_i_i_6_n_0\
    );
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => of_instr_ii_24,
      Q => \^ex_instr_reg[18]\,
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_335 is
  port (
    \ex_instr_reg[19]\ : out STD_LOGIC;
    \Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg\ : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    of_instr_ii_23 : in STD_LOGIC;
    Clk : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    \Using_FPGA.Native_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_335 : entity is "MB_FDR";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_335;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_335 is
  signal \^ex_instr_reg[19]\ : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  \ex_instr_reg[19]\ <= \^ex_instr_reg[19]\;
\Performance_Debug_Control.ex_dbg_pc_hit_i_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^ex_instr_reg[19]\,
      I1 => \Using_FPGA.Native_0\,
      I2 => \Using_FPGA.Native_1\,
      I3 => \Using_FPGA.Native_2\,
      O => \Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg\
    );
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => of_instr_ii_23,
      Q => \^ex_instr_reg[19]\,
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_337 is
  port (
    \ex_opcode_reg[1]\ : out STD_LOGIC;
    \Performance_Debug_Control.ex_brki_hit_reg\ : out STD_LOGIC;
    Dbg_Clean_Stop_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ex_op1_cmp_eq_n5_out : out STD_LOGIC;
    force2_reg : out STD_LOGIC;
    use_Reg_Neg_DI1_out : out STD_LOGIC;
    force_Val10_out : out STD_LOGIC;
    use_Reg_Neg_S3_out : out STD_LOGIC;
    force12_out : out STD_LOGIC;
    ex_gpr_write_dbg_reg : out STD_LOGIC;
    ex_set_bip : out STD_LOGIC;
    \EX_ALU_Op_reg[0]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ex_load_alu_carry96_out : out STD_LOGIC;
    ex_enable_alu_i_reg : out STD_LOGIC;
    ex_alu_sel_logic_i102_out : out STD_LOGIC;
    EX_Use_Carry103_out : out STD_LOGIC;
    EX_Unsigned_Op104_out : out STD_LOGIC;
    EX_CMP_Op105_out : out STD_LOGIC;
    ex_mbar_decode_reg : out STD_LOGIC;
    ex_mbar_decode_reg_0 : out STD_LOGIC;
    D237_out : out STD_LOGIC;
    D233_out : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    of_instr_ii_41 : in STD_LOGIC;
    Clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    \Using_FPGA.Native_2\ : in STD_LOGIC;
    \Using_FPGA.Native_3\ : in STD_LOGIC;
    ex_jump_nodelay_reg : in STD_LOGIC;
    ex_jump : in STD_LOGIC;
    \Using_FPGA.Native_4\ : in STD_LOGIC;
    \Using_FPGA.Native_5\ : in STD_LOGIC;
    \Using_FPGA.Native_6\ : in STD_LOGIC;
    \Using_FPGA.Native_7\ : in STD_LOGIC;
    \Using_FPGA.Native_8\ : in STD_LOGIC;
    \Using_FPGA.Native_9\ : in STD_LOGIC;
    \Using_FPGA.Native_10\ : in STD_LOGIC;
    \Using_FPGA.Native_11\ : in STD_LOGIC;
    \Using_FPGA.Native_12\ : in STD_LOGIC;
    \Using_FPGA.Native_13\ : in STD_LOGIC;
    \Using_FPGA.Native_14\ : in STD_LOGIC;
    \Using_FPGA.Native_15\ : in STD_LOGIC;
    \Using_FPGA.Native_16\ : in STD_LOGIC;
    \Using_FPGA.Native_17\ : in STD_LOGIC;
    \Using_FPGA.Native_18\ : in STD_LOGIC;
    \Using_FPGA.Native_19\ : in STD_LOGIC;
    of_Take_Interrupt : in STD_LOGIC;
    \Using_FPGA.Native_20\ : in STD_LOGIC;
    \Using_FPGA.Native_21\ : in STD_LOGIC;
    \Using_FPGA.Native_22\ : in STD_LOGIC;
    \Using_FPGA.Native_23\ : in STD_LOGIC;
    ex_branch_with_delayslot_reg : in STD_LOGIC;
    ex_mbar_decode : in STD_LOGIC;
    of_pause_reg : in STD_LOGIC;
    \Using_FPGA.Native_24\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_337 : entity is "MB_FDR";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_337;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_337 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal EX_CMP_Op_i_2_n_0 : STD_LOGIC;
  signal \Performance_Debug_Control.ex_brki_hit_i_2_n_0\ : STD_LOGIC;
  signal \^ex_mbar_decode_reg\ : STD_LOGIC;
  signal \^ex_opcode_reg[1]\ : STD_LOGIC;
  signal ex_set_bip_i_2_n_0 : STD_LOGIC;
  signal \^force2_reg\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \EX_ALU_Op[0]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of EX_Use_Carry_i_1 : label is "soft_lutpair3";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM of \Using_FPGA.Native_i_1__18\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \Using_FPGA.Native_i_1__8\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of ex_alu_sel_logic_i_i_1 : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of ex_load_alu_carry_i_1 : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of ex_op1_cmp_eq_n_i_1 : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of ex_set_bip_i_2 : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of force2_i_1 : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of force_Val1_i_1 : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of use_Reg_Neg_DI_i_1 : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of use_Reg_Neg_S_i_1 : label is "soft_lutpair7";
begin
  E(0) <= \^e\(0);
  ex_mbar_decode_reg <= \^ex_mbar_decode_reg\;
  \ex_opcode_reg[1]\ <= \^ex_opcode_reg[1]\;
  force2_reg <= \^force2_reg\;
Dbg_Clean_Stop_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"888F"
    )
        port map (
      I0 => ex_jump_nodelay_reg,
      I1 => ex_jump,
      I2 => \^e\(0),
      I3 => \Using_FPGA.Native_4\,
      O => Dbg_Clean_Stop_reg
    );
\EX_ALU_Op[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F9FF"
    )
        port map (
      I0 => \Using_FPGA.Native_13\,
      I1 => \^ex_opcode_reg[1]\,
      I2 => \Using_FPGA.Native_5\,
      I3 => \Using_FPGA.Native_16\,
      I4 => EX_CMP_Op_i_2_n_0,
      O => \EX_ALU_Op_reg[0]\(1)
    );
\EX_ALU_Op[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFAAABAA"
    )
        port map (
      I0 => EX_CMP_Op_i_2_n_0,
      I1 => \^ex_opcode_reg[1]\,
      I2 => \Using_FPGA.Native_13\,
      I3 => \Using_FPGA.Native_14\,
      I4 => \Using_FPGA.Native_16\,
      O => \EX_ALU_Op_reg[0]\(0)
    );
EX_CMP_Op_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => \Using_FPGA.Native_7\,
      I1 => \^ex_opcode_reg[1]\,
      I2 => \Using_FPGA.Native_13\,
      I3 => \Using_FPGA.Native_19\,
      I4 => EX_CMP_Op_i_2_n_0,
      O => EX_CMP_Op105_out
    );
EX_CMP_Op_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAABAAAAAAAAAAA"
    )
        port map (
      I0 => of_Take_Interrupt,
      I1 => \^ex_opcode_reg[1]\,
      I2 => \Using_FPGA.Native_5\,
      I3 => \Using_FPGA.Native_8\,
      I4 => \Using_FPGA.Native_6\,
      I5 => \Using_FPGA.Native_1\,
      O => EX_CMP_Op_i_2_n_0
    );
EX_Unsigned_Op_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => \Using_FPGA.Native_7\,
      I1 => \^ex_opcode_reg[1]\,
      I2 => \Using_FPGA.Native_13\,
      I3 => \Using_FPGA.Native_18\,
      I4 => EX_CMP_Op_i_2_n_0,
      O => EX_Unsigned_Op104_out
    );
EX_Use_Carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \Using_FPGA.Native_5\,
      I1 => \Using_FPGA.Native_13\,
      I2 => \^ex_opcode_reg[1]\,
      I3 => EX_CMP_Op_i_2_n_0,
      O => EX_Use_Carry103_out
    );
\Performance_Debug_Control.ex_brki_hit_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => Q(0),
      I1 => \Performance_Debug_Control.ex_brki_hit_i_2_n_0\,
      I2 => \Using_FPGA.Native_0\,
      I3 => \Using_FPGA.Native_1\,
      I4 => \Using_FPGA.Native_2\,
      I5 => \Using_FPGA.Native_3\,
      O => \Performance_Debug_Control.ex_brki_hit_reg\
    );
\Performance_Debug_Control.ex_brki_hit_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^ex_mbar_decode_reg\,
      I1 => \Using_FPGA.Native_20\,
      I2 => \Using_FPGA.Native_21\,
      I3 => \Using_FPGA.Native_17\,
      I4 => \Using_FPGA.Native_22\,
      I5 => \Using_FPGA.Native_23\,
      O => \Performance_Debug_Control.ex_brki_hit_i_2_n_0\
    );
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => of_instr_ii_41,
      Q => \^ex_opcode_reg[1]\,
      R => sync_reset
    );
\Using_FPGA.Native_i_1__18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^ex_opcode_reg[1]\,
      I1 => \Using_FPGA.Native_13\,
      I2 => \Using_FPGA.Native_8\,
      O => D233_out
    );
\Using_FPGA.Native_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0888"
    )
        port map (
      I0 => \^ex_opcode_reg[1]\,
      I1 => \Using_FPGA.Native_13\,
      I2 => ex_jump_nodelay_reg,
      I3 => ex_jump,
      O => D237_out
    );
ex_alu_sel_logic_i_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0006"
    )
        port map (
      I0 => \^ex_opcode_reg[1]\,
      I1 => \Using_FPGA.Native_13\,
      I2 => EX_CMP_Op_i_2_n_0,
      I3 => \Using_FPGA.Native_8\,
      O => ex_alu_sel_logic_i102_out
    );
ex_enable_alu_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEEFFFFFFFFF"
    )
        port map (
      I0 => \Using_FPGA.Native_8\,
      I1 => EX_CMP_Op_i_2_n_0,
      I2 => \Using_FPGA.Native_13\,
      I3 => \^ex_opcode_reg[1]\,
      I4 => \Using_FPGA.Native_7\,
      I5 => \Using_FPGA.Native_17\,
      O => ex_enable_alu_i_reg
    );
ex_gpr_write_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55BBFFFF55BBFAAA"
    )
        port map (
      I0 => \^ex_opcode_reg[1]\,
      I1 => \Using_FPGA.Native_0\,
      I2 => \Using_FPGA.Native_15\,
      I3 => \Using_FPGA.Native_14\,
      I4 => \Using_FPGA.Native_5\,
      I5 => \Using_FPGA.Native_7\,
      O => ex_gpr_write_dbg_reg
    );
ex_load_alu_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^ex_opcode_reg[1]\,
      I1 => \Using_FPGA.Native_13\,
      I2 => EX_CMP_Op_i_2_n_0,
      I3 => \Using_FPGA.Native_8\,
      O => ex_load_alu_carry96_out
    );
ex_mbar_decode_cmb_inferred_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F440044"
    )
        port map (
      I0 => ex_branch_with_delayslot_reg,
      I1 => ex_mbar_decode,
      I2 => \^ex_mbar_decode_reg\,
      I3 => of_pause_reg,
      I4 => \Using_FPGA.Native_24\(0),
      O => ex_mbar_decode_reg_0
    );
ex_mbar_decode_cmb_inferred_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \^ex_opcode_reg[1]\,
      I1 => \Using_FPGA.Native_14\,
      I2 => \Using_FPGA.Native_13\,
      I3 => \Using_FPGA.Native_8\,
      I4 => \Using_FPGA.Native_5\,
      I5 => \Using_FPGA.Native_7\,
      O => \^ex_mbar_decode_reg\
    );
ex_op1_cmp_eq_n_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0028"
    )
        port map (
      I0 => \^force2_reg\,
      I1 => \Using_FPGA.Native_10\,
      I2 => \Using_FPGA.Native_11\,
      I3 => \Using_FPGA.Native_12\,
      O => ex_op1_cmp_eq_n5_out
    );
ex_set_bip_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => ex_set_bip_i_2_n_0,
      I1 => \Using_FPGA.Native_0\,
      I2 => \Using_FPGA.Native_1\,
      I3 => \Using_FPGA.Native_2\,
      O => ex_set_bip
    );
ex_set_bip_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => \^ex_opcode_reg[1]\,
      I1 => \Using_FPGA.Native_5\,
      I2 => \Using_FPGA.Native_8\,
      I3 => \Using_FPGA.Native_14\,
      I4 => \Using_FPGA.Native_13\,
      O => ex_set_bip_i_2_n_0
    );
force1_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^force2_reg\,
      I1 => \Using_FPGA.Native_12\,
      I2 => \Using_FPGA.Native_10\,
      O => force12_out
    );
force2_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => \^ex_opcode_reg[1]\,
      I1 => \Using_FPGA.Native_5\,
      I2 => \Using_FPGA.Native_8\,
      I3 => \Using_FPGA.Native_13\,
      I4 => \Using_FPGA.Native_14\,
      O => \^force2_reg\
    );
force_Val1_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^force2_reg\,
      I1 => \Using_FPGA.Native_12\,
      I2 => \Using_FPGA.Native_10\,
      O => force_Val10_out
    );
\imm_reg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000000000"
    )
        port map (
      I0 => \^ex_opcode_reg[1]\,
      I1 => \Using_FPGA.Native_5\,
      I2 => \Using_FPGA.Native_6\,
      I3 => \Using_FPGA.Native_7\,
      I4 => \Using_FPGA.Native_8\,
      I5 => \Using_FPGA.Native_9\,
      O => \^e\(0)
    );
use_Reg_Neg_DI_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2008"
    )
        port map (
      I0 => \^force2_reg\,
      I1 => \Using_FPGA.Native_12\,
      I2 => \Using_FPGA.Native_10\,
      I3 => \Using_FPGA.Native_11\,
      O => use_Reg_Neg_DI1_out
    );
use_Reg_Neg_S_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2008"
    )
        port map (
      I0 => \^force2_reg\,
      I1 => \Using_FPGA.Native_10\,
      I2 => \Using_FPGA.Native_12\,
      I3 => \Using_FPGA.Native_11\,
      O => use_Reg_Neg_S3_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_339 is
  port (
    \ex_instr_reg[20]\ : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    of_instr_ii_22 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_339 : entity is "MB_FDR";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_339;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_339 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => of_instr_ii_22,
      Q => \ex_instr_reg[20]\,
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_341 is
  port (
    \ex_instr_reg[21]\ : out STD_LOGIC;
    ex_sel_alu_i0 : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    of_instr_ii_21 : in STD_LOGIC;
    Clk : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    \Using_FPGA.Native_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_341 : entity is "MB_FDR";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_341;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_341 is
  signal \^ex_instr_reg[21]\ : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  \ex_instr_reg[21]\ <= \^ex_instr_reg[21]\;
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => of_instr_ii_21,
      Q => \^ex_instr_reg[21]\,
      R => sync_reset
    );
ex_sel_alu_i_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0DFF"
    )
        port map (
      I0 => \^ex_instr_reg[21]\,
      I1 => \Using_FPGA.Native_0\,
      I2 => \Using_FPGA.Native_1\,
      I3 => \Using_FPGA.Native_2\,
      O => ex_sel_alu_i0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_343 is
  port (
    \ex_instr_reg[22]\ : out STD_LOGIC;
    D241_out : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    of_instr_ii_20 : in STD_LOGIC;
    Clk : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_343 : entity is "MB_FDR";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_343;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_343 is
  signal \^ex_instr_reg[22]\ : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  \ex_instr_reg[22]\ <= \^ex_instr_reg[22]\;
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => of_instr_ii_20,
      Q => \^ex_instr_reg[22]\,
      R => sync_reset
    );
\Using_FPGA.Native_i_1__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^ex_instr_reg[22]\,
      I1 => \Using_FPGA.Native_0\,
      O => D241_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_345 is
  port (
    \ex_instr_reg[23]\ : out STD_LOGIC;
    EX_SWAP_Instr_reg : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    of_instr_ii_19 : in STD_LOGIC;
    Clk : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    \Using_FPGA.Native_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_345 : entity is "MB_FDR";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_345;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_345 is
  signal \^ex_instr_reg[23]\ : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  \ex_instr_reg[23]\ <= \^ex_instr_reg[23]\;
EX_SWAP_Instr_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \^ex_instr_reg[23]\,
      I1 => \Using_FPGA.Native_0\,
      I2 => \Using_FPGA.Native_1\,
      I3 => \Using_FPGA.Native_2\,
      O => EX_SWAP_Instr_reg
    );
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => of_instr_ii_19,
      Q => \^ex_instr_reg[23]\,
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_347 is
  port (
    \ex_instr_reg[24]\ : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    of_instr_ii_18 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_347 : entity is "MB_FDR";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_347;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_347 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => of_instr_ii_18,
      Q => \ex_instr_reg[24]\,
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_349 is
  port (
    \EX_Shift_Op_reg[0]\ : out STD_LOGIC;
    ex_load_shift_carry0 : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    of_instr_ii_17 : in STD_LOGIC;
    Clk : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_349 : entity is "MB_FDR";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_349;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_349 is
  signal \^ex_shift_op_reg[0]\ : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  \EX_Shift_Op_reg[0]\ <= \^ex_shift_op_reg[0]\;
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => of_instr_ii_17,
      Q => \^ex_shift_op_reg[0]\,
      R => sync_reset
    );
ex_load_shift_carry_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"07"
    )
        port map (
      I0 => \^ex_shift_op_reg[0]\,
      I1 => \Using_FPGA.Native_0\,
      I2 => \Using_FPGA.Native_1\,
      O => ex_load_shift_carry0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_351 is
  port (
    \EX_Shift_Op_reg[1]\ : out STD_LOGIC;
    \EX_Sext_Op_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    of_instr_ii_16 : in STD_LOGIC;
    Clk : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    \Using_FPGA.Native_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_351 : entity is "MB_FDR";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_351;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_351 is
  signal \^ex_shift_op_reg[1]\ : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  \EX_Shift_Op_reg[1]\ <= \^ex_shift_op_reg[1]\;
\EX_Sext_Op[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F7"
    )
        port map (
      I0 => \^ex_shift_op_reg[1]\,
      I1 => \Using_FPGA.Native_0\,
      I2 => \Using_FPGA.Native_1\,
      I3 => \Using_FPGA.Native_2\,
      O => \EX_Sext_Op_reg[1]\(0)
    );
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => of_instr_ii_16,
      Q => \^ex_shift_op_reg[1]\,
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_353 is
  port (
    \ex_instr_reg[27]\ : out STD_LOGIC;
    \Performance_Debug_Control.ex_brki_hit_reg\ : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    of_instr_ii_15 : in STD_LOGIC;
    Clk : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    \Using_FPGA.Native_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_353 : entity is "MB_FDR";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_353;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_353 is
  signal \^ex_instr_reg[27]\ : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  \ex_instr_reg[27]\ <= \^ex_instr_reg[27]\;
\Performance_Debug_Control.ex_brki_hit_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => \^ex_instr_reg[27]\,
      I1 => \Using_FPGA.Native_0\,
      I2 => \Using_FPGA.Native_1\,
      I3 => \Using_FPGA.Native_2\,
      O => \Performance_Debug_Control.ex_brki_hit_reg\
    );
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => of_instr_ii_15,
      Q => \^ex_instr_reg[27]\,
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_355 is
  port (
    \ex_instr_reg[28]\ : out STD_LOGIC;
    \EX_Sext_Op_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ex_Write_ICache_i_reg : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    of_instr_ii_14 : in STD_LOGIC;
    Clk : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    \Using_FPGA.Native_2\ : in STD_LOGIC;
    \Using_FPGA.Native_3\ : in STD_LOGIC;
    \Using_FPGA.Native_4\ : in STD_LOGIC;
    of_pause_reg : in STD_LOGIC;
    ex_Write_ICache_i : in STD_LOGIC;
    ex_branch_with_delayslot_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_355 : entity is "MB_FDR";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_355;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_355 is
  signal \^ex_instr_reg[28]\ : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  \ex_instr_reg[28]\ <= \^ex_instr_reg[28]\;
\EX_Sext_Op[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0EFFFFFFFFFFFF"
    )
        port map (
      I0 => \^ex_instr_reg[28]\,
      I1 => \Using_FPGA.Native_0\,
      I2 => \Using_FPGA.Native_1\,
      I3 => \Using_FPGA.Native_2\,
      I4 => \Using_FPGA.Native_3\,
      I5 => \Using_FPGA.Native_4\,
      O => \EX_Sext_Op_reg[0]\(0)
    );
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => of_instr_ii_14,
      Q => \^ex_instr_reg[28]\,
      R => sync_reset
    );
ex_Write_ICache_i_cmb_inferred_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^ex_instr_reg[28]\,
      I1 => \Using_FPGA.Native_2\,
      I2 => of_pause_reg,
      I3 => ex_Write_ICache_i,
      I4 => ex_branch_with_delayslot_reg,
      O => ex_Write_ICache_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_357 is
  port (
    \ex_instr_reg[29]\ : out STD_LOGIC;
    ex_Write_DCache_decode_reg : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    of_instr_ii_13 : in STD_LOGIC;
    Clk : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    of_pause_reg : in STD_LOGIC;
    ex_Write_DCache_decode_reg_0 : in STD_LOGIC;
    ex_branch_with_delayslot_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_357 : entity is "MB_FDR";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_357;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_357 is
  signal \^ex_instr_reg[29]\ : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  \ex_instr_reg[29]\ <= \^ex_instr_reg[29]\;
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => of_instr_ii_13,
      Q => \^ex_instr_reg[29]\,
      R => sync_reset
    );
ex_Write_DCache_decode_cmb_inferred_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^ex_instr_reg[29]\,
      I1 => \Using_FPGA.Native_0\,
      I2 => of_pause_reg,
      I3 => ex_Write_DCache_decode_reg_0,
      I4 => ex_branch_with_delayslot_reg,
      O => ex_Write_DCache_decode_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_359 is
  port (
    \ex_opcode_reg[2]\ : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    of_instr_ii_40 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_359 : entity is "MB_FDR";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_359;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_359 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => of_instr_ii_40,
      Q => \ex_opcode_reg[2]\,
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_361 is
  port (
    \ex_instr_reg[30]\ : out STD_LOGIC;
    p_2_in : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    of_instr_ii_12 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_361 : entity is "MB_FDR";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_361;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_361 is
  signal \^ex_instr_reg[30]\ : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  \ex_instr_reg[30]\ <= \^ex_instr_reg[30]\;
EX_SWAP_BYTE_Instr_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ex_instr_reg[30]\,
      O => p_2_in
    );
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => of_instr_ii_12,
      Q => \^ex_instr_reg[30]\,
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_363 is
  port (
    \ex_instr_reg[31]\ : out STD_LOGIC;
    \Performance_Debug_Control.ex_brki_hit_reg\ : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    of_instr_ii_11 : in STD_LOGIC;
    Clk : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    \Using_FPGA.Native_2\ : in STD_LOGIC;
    \Using_FPGA.Native_3\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_363 : entity is "MB_FDR";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_363;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_363 is
  signal \^ex_instr_reg[31]\ : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  \ex_instr_reg[31]\ <= \^ex_instr_reg[31]\;
\Performance_Debug_Control.ex_brki_hit_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFB"
    )
        port map (
      I0 => \^ex_instr_reg[31]\,
      I1 => \Using_FPGA.Native_0\,
      I2 => \Using_FPGA.Native_1\,
      I3 => \Using_FPGA.Native_2\,
      I4 => \Using_FPGA.Native_3\,
      O => \Performance_Debug_Control.ex_brki_hit_reg\
    );
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => of_instr_ii_11,
      Q => \^ex_instr_reg[31]\,
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_365 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    \EX_Op3_reg[1]\ : out STD_LOGIC;
    use_Reg_Neg_S_reg : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    of_instr_ii_10 : in STD_LOGIC;
    Clk : in STD_LOGIC;
    mem_gpr_write : in STD_LOGIC;
    mem_valid_reg : in STD_LOGIC;
    mem_is_multi_or_load_instr : in STD_LOGIC;
    of_read_mem_write_op3_conflict_part2 : in STD_LOGIC;
    of_read_mem_write_op3_conflict_part1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_365 : entity is "MB_FDR";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_365;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_365 is
  signal \^using_fpga.native_0\ : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  \Using_FPGA.Native_0\ <= \^using_fpga.native_0\;
\EX_Op3[0]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mem_gpr_write,
      I1 => mem_valid_reg,
      I2 => \^using_fpga.native_0\,
      O => \EX_Op3_reg[1]\
    );
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => of_instr_ii_10,
      Q => \^using_fpga.native_0\,
      R => sync_reset
    );
\Using_FPGA.Native_i_1__103\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => mem_is_multi_or_load_instr,
      I1 => \^using_fpga.native_0\,
      I2 => of_read_mem_write_op3_conflict_part2,
      I3 => of_read_mem_write_op3_conflict_part1,
      O => use_Reg_Neg_S_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_367 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    \EX_Branch_CMP_Op1_reg[1]\ : out STD_LOGIC;
    \EX_Branch_CMP_Op1_reg[0]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    sync_reset : in STD_LOGIC;
    of_instr_ii_9 : in STD_LOGIC;
    Clk : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \wb_gpr_write_addr_reg[3]\ : in STD_LOGIC;
    \Using_FPGA.Native_2\ : in STD_LOGIC;
    mem_valid_reg : in STD_LOGIC;
    \mem_gpr_write_addr_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \mem_gpr_write_addr_reg[4]\ : in STD_LOGIC;
    \Using_FPGA.Native_3\ : in STD_LOGIC;
    ex_sel_alu_i_reg : in STD_LOGIC;
    GPR_Op1 : in STD_LOGIC_VECTOR ( 0 to 31 );
    WB_Doublet_Access_reg : in STD_LOGIC;
    MEM_Fwd : in STD_LOGIC_VECTOR ( 5 downto 0 );
    EX_SWAP_Instr_reg : in STD_LOGIC;
    WB_Doublet_Access_reg_0 : in STD_LOGIC;
    \Using_FPGA.Native_4\ : in STD_LOGIC_VECTOR ( 25 downto 0 );
    EX_SWAP_Instr_reg_0 : in STD_LOGIC;
    WB_Doublet_Access_reg_1 : in STD_LOGIC;
    EX_SWAP_Instr_reg_1 : in STD_LOGIC;
    WB_Doublet_Access_reg_2 : in STD_LOGIC;
    EX_SWAP_Instr_reg_2 : in STD_LOGIC;
    WB_Doublet_Access_reg_3 : in STD_LOGIC;
    EX_SWAP_Instr_reg_3 : in STD_LOGIC;
    WB_Doublet_Access_reg_4 : in STD_LOGIC;
    EX_SWAP_Instr_reg_4 : in STD_LOGIC;
    WB_Doublet_Access_reg_5 : in STD_LOGIC;
    EX_SWAP_Instr_reg_5 : in STD_LOGIC;
    WB_Doublet_Access_reg_6 : in STD_LOGIC;
    EX_SWAP_Instr_reg_6 : in STD_LOGIC;
    WB_Byte_Access_reg : in STD_LOGIC_VECTOR ( 15 downto 0 );
    EX_SWAP_Instr_reg_7 : in STD_LOGIC;
    EX_SWAP_Instr_reg_8 : in STD_LOGIC;
    EX_SWAP_Instr_reg_9 : in STD_LOGIC;
    EX_SWAP_Instr_reg_10 : in STD_LOGIC;
    EX_SWAP_Instr_reg_11 : in STD_LOGIC;
    EX_SWAP_Instr_reg_12 : in STD_LOGIC;
    EX_SWAP_Instr_reg_13 : in STD_LOGIC;
    EX_SWAP_Instr_reg_14 : in STD_LOGIC;
    EX_SWAP_Instr_reg_15 : in STD_LOGIC;
    EX_SWAP_Instr_reg_16 : in STD_LOGIC;
    EX_SWAP_Instr_reg_17 : in STD_LOGIC;
    EX_SWAP_Instr_reg_18 : in STD_LOGIC;
    EX_SWAP_Instr_reg_19 : in STD_LOGIC;
    EX_SWAP_Instr_reg_20 : in STD_LOGIC;
    EX_SWAP_Instr_reg_21 : in STD_LOGIC;
    EX_SWAP_Instr_reg_22 : in STD_LOGIC;
    WB_Doublet_Access_reg_7 : in STD_LOGIC;
    EX_SWAP_Instr_reg_23 : in STD_LOGIC;
    WB_Doublet_Access_reg_8 : in STD_LOGIC;
    EX_SWAP_Instr_reg_24 : in STD_LOGIC;
    WB_Doublet_Access_reg_9 : in STD_LOGIC;
    EX_SWAP_Instr_reg_25 : in STD_LOGIC;
    WB_Doublet_Access_reg_10 : in STD_LOGIC;
    EX_SWAP_Instr_reg_26 : in STD_LOGIC;
    WB_Doublet_Access_reg_11 : in STD_LOGIC;
    EX_SWAP_Instr_reg_27 : in STD_LOGIC;
    WB_Doublet_Access_reg_12 : in STD_LOGIC;
    EX_SWAP_Instr_reg_28 : in STD_LOGIC;
    WB_Doublet_Access_reg_13 : in STD_LOGIC;
    EX_SWAP_Instr_reg_29 : in STD_LOGIC;
    WB_Doublet_Access_reg_14 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_367 : entity is "MB_FDR";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_367;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_367 is
  signal \^ex_branch_cmp_op1_reg[1]\ : STD_LOGIC;
  signal \^using_fpga.native_0\ : STD_LOGIC;
  signal of_op1_sel : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  \EX_Branch_CMP_Op1_reg[1]\ <= \^ex_branch_cmp_op1_reg[1]\;
  \Using_FPGA.Native_0\ <= \^using_fpga.native_0\;
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => of_instr_ii_9,
      Q => \^using_fpga.native_0\,
      R => sync_reset
    );
\Using_FPGA.Native_i_1__109\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => EX_SWAP_Instr_reg,
      I1 => GPR_Op1(2),
      I2 => WB_Doublet_Access_reg_0,
      I3 => of_op1_sel(0),
      I4 => \Using_FPGA.Native_1\(0),
      I5 => \Using_FPGA.Native_4\(24),
      O => \EX_Branch_CMP_Op1_reg[0]\(29)
    );
\Using_FPGA.Native_i_1__110\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => EX_SWAP_Instr_reg_0,
      I1 => GPR_Op1(4),
      I2 => WB_Doublet_Access_reg_1,
      I3 => of_op1_sel(0),
      I4 => \Using_FPGA.Native_1\(0),
      I5 => \Using_FPGA.Native_4\(22),
      O => \EX_Branch_CMP_Op1_reg[0]\(27)
    );
\Using_FPGA.Native_i_1__111\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => EX_SWAP_Instr_reg_1,
      I1 => GPR_Op1(6),
      I2 => WB_Doublet_Access_reg_2,
      I3 => of_op1_sel(0),
      I4 => \Using_FPGA.Native_1\(0),
      I5 => \Using_FPGA.Native_4\(20),
      O => \EX_Branch_CMP_Op1_reg[0]\(25)
    );
\Using_FPGA.Native_i_1__112\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => EX_SWAP_Instr_reg_2,
      I1 => GPR_Op1(8),
      I2 => WB_Doublet_Access_reg_3,
      I3 => of_op1_sel(0),
      I4 => \Using_FPGA.Native_1\(0),
      I5 => \Using_FPGA.Native_4\(18),
      O => \EX_Branch_CMP_Op1_reg[0]\(23)
    );
\Using_FPGA.Native_i_1__113\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => EX_SWAP_Instr_reg_3,
      I1 => GPR_Op1(10),
      I2 => WB_Doublet_Access_reg_4,
      I3 => of_op1_sel(0),
      I4 => \Using_FPGA.Native_1\(0),
      I5 => \Using_FPGA.Native_4\(16),
      O => \EX_Branch_CMP_Op1_reg[0]\(21)
    );
\Using_FPGA.Native_i_1__114\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => EX_SWAP_Instr_reg_4,
      I1 => GPR_Op1(12),
      I2 => WB_Doublet_Access_reg_5,
      I3 => of_op1_sel(0),
      I4 => \Using_FPGA.Native_1\(0),
      I5 => \Using_FPGA.Native_4\(14),
      O => \EX_Branch_CMP_Op1_reg[0]\(19)
    );
\Using_FPGA.Native_i_1__115\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => EX_SWAP_Instr_reg_5,
      I1 => GPR_Op1(14),
      I2 => WB_Doublet_Access_reg_6,
      I3 => of_op1_sel(0),
      I4 => \Using_FPGA.Native_1\(0),
      I5 => \Using_FPGA.Native_4\(12),
      O => \EX_Branch_CMP_Op1_reg[0]\(17)
    );
\Using_FPGA.Native_i_1__116\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => EX_SWAP_Instr_reg_6,
      I1 => GPR_Op1(16),
      I2 => WB_Byte_Access_reg(15),
      I3 => of_op1_sel(0),
      I4 => \Using_FPGA.Native_1\(0),
      I5 => \Using_FPGA.Native_4\(10),
      O => \EX_Branch_CMP_Op1_reg[0]\(15)
    );
\Using_FPGA.Native_i_1__117\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => EX_SWAP_Instr_reg_7,
      I1 => GPR_Op1(18),
      I2 => WB_Byte_Access_reg(13),
      I3 => of_op1_sel(0),
      I4 => \Using_FPGA.Native_1\(0),
      I5 => \Using_FPGA.Native_4\(8),
      O => \EX_Branch_CMP_Op1_reg[0]\(13)
    );
\Using_FPGA.Native_i_1__118\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => EX_SWAP_Instr_reg_8,
      I1 => GPR_Op1(20),
      I2 => WB_Byte_Access_reg(11),
      I3 => of_op1_sel(0),
      I4 => \Using_FPGA.Native_1\(0),
      I5 => \Using_FPGA.Native_4\(6),
      O => \EX_Branch_CMP_Op1_reg[0]\(11)
    );
\Using_FPGA.Native_i_1__119\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => EX_SWAP_Instr_reg_9,
      I1 => GPR_Op1(22),
      I2 => WB_Byte_Access_reg(9),
      I3 => of_op1_sel(0),
      I4 => \Using_FPGA.Native_1\(0),
      I5 => \Using_FPGA.Native_4\(4),
      O => \EX_Branch_CMP_Op1_reg[0]\(9)
    );
\Using_FPGA.Native_i_1__120\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => EX_SWAP_Instr_reg_10,
      I1 => GPR_Op1(24),
      I2 => WB_Byte_Access_reg(7),
      I3 => of_op1_sel(0),
      I4 => \Using_FPGA.Native_1\(0),
      I5 => MEM_Fwd(4),
      O => \EX_Branch_CMP_Op1_reg[0]\(7)
    );
\Using_FPGA.Native_i_1__121\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => EX_SWAP_Instr_reg_11,
      I1 => GPR_Op1(26),
      I2 => WB_Byte_Access_reg(5),
      I3 => of_op1_sel(0),
      I4 => \Using_FPGA.Native_1\(0),
      I5 => MEM_Fwd(3),
      O => \EX_Branch_CMP_Op1_reg[0]\(5)
    );
\Using_FPGA.Native_i_1__122\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => EX_SWAP_Instr_reg_12,
      I1 => GPR_Op1(28),
      I2 => WB_Byte_Access_reg(3),
      I3 => of_op1_sel(0),
      I4 => \Using_FPGA.Native_1\(0),
      I5 => MEM_Fwd(2),
      O => \EX_Branch_CMP_Op1_reg[0]\(3)
    );
\Using_FPGA.Native_i_1__123\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => EX_SWAP_Instr_reg_13,
      I1 => GPR_Op1(30),
      I2 => WB_Byte_Access_reg(1),
      I3 => of_op1_sel(0),
      I4 => \Using_FPGA.Native_1\(0),
      I5 => MEM_Fwd(0),
      O => \EX_Branch_CMP_Op1_reg[0]\(1)
    );
\Using_FPGA.Native_i_1__124\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => EX_SWAP_Instr_reg_14,
      I1 => GPR_Op1(31),
      I2 => WB_Byte_Access_reg(0),
      I3 => of_op1_sel(0),
      I4 => \Using_FPGA.Native_1\(0),
      I5 => \Using_FPGA.Native_4\(0),
      O => \EX_Branch_CMP_Op1_reg[0]\(0)
    );
\Using_FPGA.Native_i_1__125\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => EX_SWAP_Instr_reg_15,
      I1 => GPR_Op1(29),
      I2 => WB_Byte_Access_reg(2),
      I3 => of_op1_sel(0),
      I4 => \Using_FPGA.Native_1\(0),
      I5 => MEM_Fwd(1),
      O => \EX_Branch_CMP_Op1_reg[0]\(2)
    );
\Using_FPGA.Native_i_1__126\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => EX_SWAP_Instr_reg_16,
      I1 => GPR_Op1(27),
      I2 => WB_Byte_Access_reg(4),
      I3 => of_op1_sel(0),
      I4 => \Using_FPGA.Native_1\(0),
      I5 => \Using_FPGA.Native_4\(1),
      O => \EX_Branch_CMP_Op1_reg[0]\(4)
    );
\Using_FPGA.Native_i_1__127\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => EX_SWAP_Instr_reg_17,
      I1 => GPR_Op1(25),
      I2 => WB_Byte_Access_reg(6),
      I3 => of_op1_sel(0),
      I4 => \Using_FPGA.Native_1\(0),
      I5 => \Using_FPGA.Native_4\(2),
      O => \EX_Branch_CMP_Op1_reg[0]\(6)
    );
\Using_FPGA.Native_i_1__128\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => EX_SWAP_Instr_reg_18,
      I1 => GPR_Op1(23),
      I2 => WB_Byte_Access_reg(8),
      I3 => of_op1_sel(0),
      I4 => \Using_FPGA.Native_1\(0),
      I5 => \Using_FPGA.Native_4\(3),
      O => \EX_Branch_CMP_Op1_reg[0]\(8)
    );
\Using_FPGA.Native_i_1__129\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => EX_SWAP_Instr_reg_19,
      I1 => GPR_Op1(21),
      I2 => WB_Byte_Access_reg(10),
      I3 => of_op1_sel(0),
      I4 => \Using_FPGA.Native_1\(0),
      I5 => \Using_FPGA.Native_4\(5),
      O => \EX_Branch_CMP_Op1_reg[0]\(10)
    );
\Using_FPGA.Native_i_1__130\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => EX_SWAP_Instr_reg_20,
      I1 => GPR_Op1(19),
      I2 => WB_Byte_Access_reg(12),
      I3 => of_op1_sel(0),
      I4 => \Using_FPGA.Native_1\(0),
      I5 => \Using_FPGA.Native_4\(7),
      O => \EX_Branch_CMP_Op1_reg[0]\(12)
    );
\Using_FPGA.Native_i_1__131\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => EX_SWAP_Instr_reg_21,
      I1 => GPR_Op1(17),
      I2 => WB_Byte_Access_reg(14),
      I3 => of_op1_sel(0),
      I4 => \Using_FPGA.Native_1\(0),
      I5 => \Using_FPGA.Native_4\(9),
      O => \EX_Branch_CMP_Op1_reg[0]\(14)
    );
\Using_FPGA.Native_i_1__132\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => EX_SWAP_Instr_reg_22,
      I1 => GPR_Op1(15),
      I2 => WB_Doublet_Access_reg_7,
      I3 => of_op1_sel(0),
      I4 => \Using_FPGA.Native_1\(0),
      I5 => \Using_FPGA.Native_4\(11),
      O => \EX_Branch_CMP_Op1_reg[0]\(16)
    );
\Using_FPGA.Native_i_1__133\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => EX_SWAP_Instr_reg_23,
      I1 => GPR_Op1(13),
      I2 => WB_Doublet_Access_reg_8,
      I3 => of_op1_sel(0),
      I4 => \Using_FPGA.Native_1\(0),
      I5 => \Using_FPGA.Native_4\(13),
      O => \EX_Branch_CMP_Op1_reg[0]\(18)
    );
\Using_FPGA.Native_i_1__134\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => EX_SWAP_Instr_reg_24,
      I1 => GPR_Op1(11),
      I2 => WB_Doublet_Access_reg_9,
      I3 => of_op1_sel(0),
      I4 => \Using_FPGA.Native_1\(0),
      I5 => \Using_FPGA.Native_4\(15),
      O => \EX_Branch_CMP_Op1_reg[0]\(20)
    );
\Using_FPGA.Native_i_1__135\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => EX_SWAP_Instr_reg_25,
      I1 => GPR_Op1(9),
      I2 => WB_Doublet_Access_reg_10,
      I3 => of_op1_sel(0),
      I4 => \Using_FPGA.Native_1\(0),
      I5 => \Using_FPGA.Native_4\(17),
      O => \EX_Branch_CMP_Op1_reg[0]\(22)
    );
\Using_FPGA.Native_i_1__136\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => EX_SWAP_Instr_reg_26,
      I1 => GPR_Op1(7),
      I2 => WB_Doublet_Access_reg_11,
      I3 => of_op1_sel(0),
      I4 => \Using_FPGA.Native_1\(0),
      I5 => \Using_FPGA.Native_4\(19),
      O => \EX_Branch_CMP_Op1_reg[0]\(24)
    );
\Using_FPGA.Native_i_1__137\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => EX_SWAP_Instr_reg_27,
      I1 => GPR_Op1(5),
      I2 => WB_Doublet_Access_reg_12,
      I3 => of_op1_sel(0),
      I4 => \Using_FPGA.Native_1\(0),
      I5 => \Using_FPGA.Native_4\(21),
      O => \EX_Branch_CMP_Op1_reg[0]\(26)
    );
\Using_FPGA.Native_i_1__138\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => EX_SWAP_Instr_reg_28,
      I1 => GPR_Op1(3),
      I2 => WB_Doublet_Access_reg_13,
      I3 => of_op1_sel(0),
      I4 => \Using_FPGA.Native_1\(0),
      I5 => \Using_FPGA.Native_4\(23),
      O => \EX_Branch_CMP_Op1_reg[0]\(28)
    );
\Using_FPGA.Native_i_1__139\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => EX_SWAP_Instr_reg_29,
      I1 => GPR_Op1(1),
      I2 => WB_Doublet_Access_reg_14,
      I3 => of_op1_sel(0),
      I4 => \Using_FPGA.Native_1\(0),
      I5 => \Using_FPGA.Native_4\(25),
      O => \EX_Branch_CMP_Op1_reg[0]\(30)
    );
\Using_FPGA.Native_i_2__82\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => ex_sel_alu_i_reg,
      I1 => GPR_Op1(0),
      I2 => WB_Doublet_Access_reg,
      I3 => of_op1_sel(0),
      I4 => \Using_FPGA.Native_1\(0),
      I5 => MEM_Fwd(5),
      O => \EX_Branch_CMP_Op1_reg[0]\(31)
    );
\Using_FPGA.Native_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => \^ex_branch_cmp_op1_reg[1]\,
      I1 => \wb_gpr_write_addr_reg[3]\,
      I2 => \Using_FPGA.Native_2\,
      O => of_op1_sel(0)
    );
\Using_FPGA.Native_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0082000000000082"
    )
        port map (
      I0 => mem_valid_reg,
      I1 => \mem_gpr_write_addr_reg[0]\(1),
      I2 => \^using_fpga.native_0\,
      I3 => \mem_gpr_write_addr_reg[4]\,
      I4 => \Using_FPGA.Native_3\,
      I5 => \mem_gpr_write_addr_reg[0]\(0),
      O => \^ex_branch_cmp_op1_reg[1]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_369 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    \EX_Branch_CMP_Op1_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \EX_Branch_CMP_Op1_reg[0]_0\ : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    of_instr_ii_8 : in STD_LOGIC;
    Clk : in STD_LOGIC;
    \mem_gpr_write_addr_reg[0]\ : in STD_LOGIC;
    \wb_gpr_write_addr_reg[3]\ : in STD_LOGIC;
    \ex_gpr_write_addr_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    \Using_FPGA.Native_2\ : in STD_LOGIC;
    ex_valid_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_369 : entity is "MB_FDR";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_369;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_369 is
  signal \^ex_branch_cmp_op1_reg[0]_0\ : STD_LOGIC;
  signal \^using_fpga.native_0\ : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  \EX_Branch_CMP_Op1_reg[0]_0\ <= \^ex_branch_cmp_op1_reg[0]_0\;
  \Using_FPGA.Native_0\ <= \^using_fpga.native_0\;
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => of_instr_ii_8,
      Q => \^using_fpga.native_0\,
      R => sync_reset
    );
\Using_FPGA.Native_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \^ex_branch_cmp_op1_reg[0]_0\,
      I1 => \mem_gpr_write_addr_reg[0]\,
      I2 => \wb_gpr_write_addr_reg[3]\,
      O => \EX_Branch_CMP_Op1_reg[0]\(0)
    );
\Using_FPGA.Native_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000009009"
    )
        port map (
      I0 => \^using_fpga.native_0\,
      I1 => \ex_gpr_write_addr_reg[0]\(0),
      I2 => \ex_gpr_write_addr_reg[0]\(1),
      I3 => \Using_FPGA.Native_1\,
      I4 => \Using_FPGA.Native_2\,
      I5 => ex_valid_reg,
      O => \^ex_branch_cmp_op1_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_371 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    of_instr_ii_7 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_371 : entity is "MB_FDR";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_371;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_371 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => of_instr_ii_7,
      Q => \Using_FPGA.Native_0\,
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_373 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    of_instr_ii_6 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_373 : entity is "MB_FDR";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_373;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_373 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => of_instr_ii_6,
      Q => \Using_FPGA.Native_0\,
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_375 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    \EX_Branch_CMP_Op1_reg[0]\ : out STD_LOGIC;
    \EX_Branch_CMP_Op1_reg[0]_0\ : out STD_LOGIC;
    \EX_Branch_CMP_Op1_reg[1]\ : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    of_instr_ii_5 : in STD_LOGIC;
    Clk : in STD_LOGIC;
    \wb_gpr_write_addr_reg[0]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    \Using_FPGA.Native_2\ : in STD_LOGIC;
    wb_valid_reg : in STD_LOGIC;
    \ex_gpr_write_addr_reg[4]\ : in STD_LOGIC;
    I0 : in STD_LOGIC;
    \Using_FPGA.Native_3\ : in STD_LOGIC;
    I4 : in STD_LOGIC;
    \mem_gpr_write_addr_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \Using_FPGA.Native_4\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_375 : entity is "MB_FDR";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_375;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_375 is
  signal \^using_fpga.native_0\ : STD_LOGIC;
  signal \Using_FPGA.Native_i_12_n_0\ : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  \Using_FPGA.Native_0\ <= \^using_fpga.native_0\;
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => of_instr_ii_5,
      Q => \^using_fpga.native_0\,
      R => sync_reset
    );
\Using_FPGA.Native_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \mem_gpr_write_addr_reg[2]\(0),
      I1 => \^using_fpga.native_0\,
      I2 => \Using_FPGA.Native_1\,
      I3 => \mem_gpr_write_addr_reg[2]\(1),
      I4 => \Using_FPGA.Native_3\,
      I5 => \mem_gpr_write_addr_reg[2]\(2),
      O => \EX_Branch_CMP_Op1_reg[1]\
    );
\Using_FPGA.Native_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^using_fpga.native_0\,
      I1 => \wb_gpr_write_addr_reg[0]\(0),
      I2 => \Using_FPGA.Native_3\,
      I3 => \wb_gpr_write_addr_reg[0]\(2),
      I4 => \wb_gpr_write_addr_reg[0]\(3),
      I5 => \Using_FPGA.Native_4\,
      O => \Using_FPGA.Native_i_12_n_0\
    );
\Using_FPGA.Native_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^using_fpga.native_0\,
      I1 => \ex_gpr_write_addr_reg[4]\,
      I2 => I0,
      I3 => \Using_FPGA.Native_1\,
      I4 => \Using_FPGA.Native_3\,
      I5 => I4,
      O => \EX_Branch_CMP_Op1_reg[0]_0\
    );
\Using_FPGA.Native_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000082000082"
    )
        port map (
      I0 => \Using_FPGA.Native_i_12_n_0\,
      I1 => \wb_gpr_write_addr_reg[0]\(1),
      I2 => \Using_FPGA.Native_1\,
      I3 => \wb_gpr_write_addr_reg[0]\(4),
      I4 => \Using_FPGA.Native_2\,
      I5 => wb_valid_reg,
      O => \EX_Branch_CMP_Op1_reg[0]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_377 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    \EX_Op2_reg[0]\ : out STD_LOGIC;
    \EX_Op2_reg[0]_0\ : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    of_instr_ii_4 : in STD_LOGIC;
    Clk : in STD_LOGIC;
    ex_valid_reg : in STD_LOGIC;
    \ex_gpr_write_addr_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    \Using_FPGA.Native_2\ : in STD_LOGIC;
    \mem_gpr_write_addr_reg[0]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \Using_FPGA.Native_3\ : in STD_LOGIC;
    \Using_FPGA.Native_4\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_377 : entity is "MB_FDR";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_377;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_377 is
  signal \^using_fpga.native_0\ : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  \Using_FPGA.Native_0\ <= \^using_fpga.native_0\;
\EX_Op2[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBEFFFFFFFFFFBE"
    )
        port map (
      I0 => ex_valid_reg,
      I1 => \ex_gpr_write_addr_reg[0]\(1),
      I2 => \^using_fpga.native_0\,
      I3 => \Using_FPGA.Native_1\,
      I4 => \Using_FPGA.Native_2\,
      I5 => \ex_gpr_write_addr_reg[0]\(0),
      O => \EX_Op2_reg[0]\
    );
\EX_Op2[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \mem_gpr_write_addr_reg[0]\(2),
      I1 => \^using_fpga.native_0\,
      I2 => \mem_gpr_write_addr_reg[0]\(1),
      I3 => \Using_FPGA.Native_3\,
      I4 => \mem_gpr_write_addr_reg[0]\(0),
      I5 => \Using_FPGA.Native_4\,
      O => \EX_Op2_reg[0]_0\
    );
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => of_instr_ii_4,
      Q => \^using_fpga.native_0\,
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_379 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    of_instr_ii_3 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_379 : entity is "MB_FDR";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_379;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_379 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => of_instr_ii_3,
      Q => \Using_FPGA.Native_0\,
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_381 is
  port (
    \ex_opcode_reg[3]\ : out STD_LOGIC;
    \EX_ALU_Op_reg[1]\ : out STD_LOGIC;
    ex_branch_with_delayslot_i_reg : out STD_LOGIC;
    ex_branch_with_delayslot_reg : out STD_LOGIC;
    of_op2_sel_imm : out STD_LOGIC;
    ex_atomic_Instruction_Pair0 : out STD_LOGIC;
    ex_enable_sext_shift_i0 : out STD_LOGIC;
    of_read_imm_reg_ii_reg : out STD_LOGIC;
    \EX_Op2_reg[0]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    sync_reset : in STD_LOGIC;
    of_instr_ii_39 : in STD_LOGIC;
    Clk : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    wb_exception_i_reg : in STD_LOGIC;
    of_pause_reg : in STD_LOGIC;
    ex_branch_with_delayslot_i : in STD_LOGIC;
    \wb_gpr_write_addr_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_2\ : in STD_LOGIC;
    of_Take_Interrupt : in STD_LOGIC;
    \wb_gpr_write_addr_reg[3]_0\ : in STD_LOGIC;
    mem_gpr_write_reg : in STD_LOGIC;
    \ex_gpr_write_addr_reg[0]\ : in STD_LOGIC;
    \Using_FPGA.Native_3\ : in STD_LOGIC;
    \Using_FPGA.Native_4\ : in STD_LOGIC;
    \Using_FPGA.Native_5\ : in STD_LOGIC;
    \Using_FPGA.Native_6\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_7\ : in STD_LOGIC;
    ex_sel_alu_i_reg : in STD_LOGIC;
    WB_Doublet_Access_reg : in STD_LOGIC;
    MEM_Fwd : in STD_LOGIC_VECTOR ( 5 downto 0 );
    EX_SWAP_Instr_reg : in STD_LOGIC;
    WB_Doublet_Access_reg_0 : in STD_LOGIC;
    \Using_FPGA.Native_8\ : in STD_LOGIC_VECTOR ( 25 downto 0 );
    EX_SWAP_Instr_reg_0 : in STD_LOGIC;
    WB_Doublet_Access_reg_1 : in STD_LOGIC;
    EX_SWAP_Instr_reg_1 : in STD_LOGIC;
    WB_Doublet_Access_reg_2 : in STD_LOGIC;
    EX_SWAP_Instr_reg_2 : in STD_LOGIC;
    WB_Doublet_Access_reg_3 : in STD_LOGIC;
    EX_SWAP_Instr_reg_3 : in STD_LOGIC;
    WB_Doublet_Access_reg_4 : in STD_LOGIC;
    EX_SWAP_Instr_reg_4 : in STD_LOGIC;
    WB_Doublet_Access_reg_5 : in STD_LOGIC;
    EX_SWAP_Instr_reg_5 : in STD_LOGIC;
    WB_Doublet_Access_reg_6 : in STD_LOGIC;
    EX_SWAP_Instr_reg_6 : in STD_LOGIC;
    WB_Byte_Access_reg : in STD_LOGIC_VECTOR ( 15 downto 0 );
    EX_SWAP_Instr_reg_7 : in STD_LOGIC;
    EX_SWAP_Instr_reg_8 : in STD_LOGIC;
    EX_SWAP_Instr_reg_9 : in STD_LOGIC;
    EX_SWAP_Instr_reg_10 : in STD_LOGIC;
    EX_SWAP_Instr_reg_11 : in STD_LOGIC;
    EX_SWAP_Instr_reg_12 : in STD_LOGIC;
    EX_SWAP_Instr_reg_13 : in STD_LOGIC;
    EX_SWAP_Instr_reg_14 : in STD_LOGIC;
    EX_SWAP_Instr_reg_15 : in STD_LOGIC;
    EX_SWAP_Instr_reg_16 : in STD_LOGIC;
    EX_SWAP_Instr_reg_17 : in STD_LOGIC;
    EX_SWAP_Instr_reg_18 : in STD_LOGIC;
    EX_SWAP_Instr_reg_19 : in STD_LOGIC;
    EX_SWAP_Instr_reg_20 : in STD_LOGIC;
    EX_SWAP_Instr_reg_21 : in STD_LOGIC;
    EX_SWAP_Instr_reg_22 : in STD_LOGIC;
    WB_Doublet_Access_reg_7 : in STD_LOGIC;
    EX_SWAP_Instr_reg_23 : in STD_LOGIC;
    WB_Doublet_Access_reg_8 : in STD_LOGIC;
    EX_SWAP_Instr_reg_24 : in STD_LOGIC;
    WB_Doublet_Access_reg_9 : in STD_LOGIC;
    EX_SWAP_Instr_reg_25 : in STD_LOGIC;
    WB_Doublet_Access_reg_10 : in STD_LOGIC;
    EX_SWAP_Instr_reg_26 : in STD_LOGIC;
    WB_Doublet_Access_reg_11 : in STD_LOGIC;
    EX_SWAP_Instr_reg_27 : in STD_LOGIC;
    WB_Doublet_Access_reg_12 : in STD_LOGIC;
    EX_SWAP_Instr_reg_28 : in STD_LOGIC;
    WB_Doublet_Access_reg_13 : in STD_LOGIC;
    EX_SWAP_Instr_reg_29 : in STD_LOGIC;
    WB_Doublet_Access_reg_14 : in STD_LOGIC;
    GPR_Op2 : in STD_LOGIC_VECTOR ( 0 to 31 );
    \Using_FPGA.Native_9\ : in STD_LOGIC;
    of_read_imm_reg : in STD_LOGIC;
    \imm_reg_reg[0]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \Using_FPGA.Native_10\ : in STD_LOGIC;
    \Using_FPGA.Native_11\ : in STD_LOGIC;
    \Using_FPGA.Native_12\ : in STD_LOGIC;
    \Using_FPGA.Native_13\ : in STD_LOGIC;
    \Using_FPGA.Native_14\ : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_381 : entity is "MB_FDR";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_381;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_381 is
  signal \Data_Flow_I/of_op2_imm_addr\ : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \EX_Op2[0]_i_2_n_0\ : STD_LOGIC;
  signal \EX_Op2[10]_i_2_n_0\ : STD_LOGIC;
  signal \EX_Op2[11]_i_2_n_0\ : STD_LOGIC;
  signal \EX_Op2[12]_i_2_n_0\ : STD_LOGIC;
  signal \EX_Op2[13]_i_2_n_0\ : STD_LOGIC;
  signal \EX_Op2[14]_i_2_n_0\ : STD_LOGIC;
  signal \EX_Op2[15]_i_2_n_0\ : STD_LOGIC;
  signal \EX_Op2[16]_i_2_n_0\ : STD_LOGIC;
  signal \EX_Op2[17]_i_2_n_0\ : STD_LOGIC;
  signal \EX_Op2[18]_i_2_n_0\ : STD_LOGIC;
  signal \EX_Op2[19]_i_2_n_0\ : STD_LOGIC;
  signal \EX_Op2[1]_i_2_n_0\ : STD_LOGIC;
  signal \EX_Op2[20]_i_2_n_0\ : STD_LOGIC;
  signal \EX_Op2[21]_i_2_n_0\ : STD_LOGIC;
  signal \EX_Op2[22]_i_2_n_0\ : STD_LOGIC;
  signal \EX_Op2[23]_i_2_n_0\ : STD_LOGIC;
  signal \EX_Op2[24]_i_2_n_0\ : STD_LOGIC;
  signal \EX_Op2[25]_i_2_n_0\ : STD_LOGIC;
  signal \EX_Op2[26]_i_2_n_0\ : STD_LOGIC;
  signal \EX_Op2[28]_i_2_n_0\ : STD_LOGIC;
  signal \EX_Op2[29]_i_2_n_0\ : STD_LOGIC;
  signal \EX_Op2[2]_i_2_n_0\ : STD_LOGIC;
  signal \EX_Op2[30]_i_2_n_0\ : STD_LOGIC;
  signal \EX_Op2[31]_i_2_n_0\ : STD_LOGIC;
  signal \EX_Op2[3]_i_2_n_0\ : STD_LOGIC;
  signal \EX_Op2[4]_i_2_n_0\ : STD_LOGIC;
  signal \EX_Op2[5]_i_2_n_0\ : STD_LOGIC;
  signal \EX_Op2[6]_i_2_n_0\ : STD_LOGIC;
  signal \EX_Op2[7]_i_2_n_0\ : STD_LOGIC;
  signal \EX_Op2[8]_i_2_n_0\ : STD_LOGIC;
  signal \EX_Op2[9]_i_2_n_0\ : STD_LOGIC;
  signal \^ex_branch_with_delayslot_reg\ : STD_LOGIC;
  signal \^ex_opcode_reg[3]\ : STD_LOGIC;
  signal of_op2_sel : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \^of_op2_sel_imm\ : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of ex_branch_with_delayslot_i_1 : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of ex_enable_sext_shift_i_i_1 : label is "soft_lutpair9";
begin
  ex_branch_with_delayslot_reg <= \^ex_branch_with_delayslot_reg\;
  \ex_opcode_reg[3]\ <= \^ex_opcode_reg[3]\;
  of_op2_sel_imm <= \^of_op2_sel_imm\;
\EX_ALU_Op[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => \^ex_opcode_reg[3]\,
      I1 => \Using_FPGA.Native_0\,
      I2 => \Using_FPGA.Native_1\,
      O => \EX_ALU_Op_reg[1]\
    );
\EX_Op2[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => ex_sel_alu_i_reg,
      I1 => \EX_Op2[0]_i_2_n_0\,
      I2 => WB_Doublet_Access_reg,
      I3 => \wb_gpr_write_addr_reg[3]\(0),
      I4 => of_op2_sel(1),
      I5 => MEM_Fwd(5),
      O => \EX_Op2_reg[0]\(31)
    );
\EX_Op2[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => GPR_Op2(0),
      I1 => \^of_op2_sel_imm\,
      I2 => \Using_FPGA.Native_9\,
      I3 => of_read_imm_reg,
      I4 => \imm_reg_reg[0]\(15),
      I5 => of_Take_Interrupt,
      O => \EX_Op2[0]_i_2_n_0\
    );
\EX_Op2[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000040004040404"
    )
        port map (
      I0 => \^of_op2_sel_imm\,
      I1 => \Using_FPGA.Native_2\,
      I2 => of_Take_Interrupt,
      I3 => \wb_gpr_write_addr_reg[3]_0\,
      I4 => mem_gpr_write_reg,
      I5 => \ex_gpr_write_addr_reg[0]\,
      O => of_op2_sel(1)
    );
\EX_Op2[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => EX_SWAP_Instr_reg_3,
      I1 => \EX_Op2[10]_i_2_n_0\,
      I2 => WB_Doublet_Access_reg_4,
      I3 => \wb_gpr_write_addr_reg[3]\(0),
      I4 => of_op2_sel(1),
      I5 => \Using_FPGA.Native_8\(16),
      O => \EX_Op2_reg[0]\(21)
    );
\EX_Op2[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => GPR_Op2(10),
      I1 => \^of_op2_sel_imm\,
      I2 => \Using_FPGA.Native_9\,
      I3 => of_read_imm_reg,
      I4 => \imm_reg_reg[0]\(5),
      I5 => of_Take_Interrupt,
      O => \EX_Op2[10]_i_2_n_0\
    );
\EX_Op2[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => EX_SWAP_Instr_reg_24,
      I1 => \EX_Op2[11]_i_2_n_0\,
      I2 => WB_Doublet_Access_reg_9,
      I3 => \wb_gpr_write_addr_reg[3]\(0),
      I4 => of_op2_sel(1),
      I5 => \Using_FPGA.Native_8\(15),
      O => \EX_Op2_reg[0]\(20)
    );
\EX_Op2[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => GPR_Op2(11),
      I1 => \^of_op2_sel_imm\,
      I2 => \Using_FPGA.Native_9\,
      I3 => of_read_imm_reg,
      I4 => \imm_reg_reg[0]\(4),
      I5 => of_Take_Interrupt,
      O => \EX_Op2[11]_i_2_n_0\
    );
\EX_Op2[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => EX_SWAP_Instr_reg_4,
      I1 => \EX_Op2[12]_i_2_n_0\,
      I2 => WB_Doublet_Access_reg_5,
      I3 => \wb_gpr_write_addr_reg[3]\(0),
      I4 => of_op2_sel(1),
      I5 => \Using_FPGA.Native_8\(14),
      O => \EX_Op2_reg[0]\(19)
    );
\EX_Op2[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => GPR_Op2(12),
      I1 => \^of_op2_sel_imm\,
      I2 => \Using_FPGA.Native_9\,
      I3 => of_read_imm_reg,
      I4 => \imm_reg_reg[0]\(3),
      I5 => of_Take_Interrupt,
      O => \EX_Op2[12]_i_2_n_0\
    );
\EX_Op2[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => EX_SWAP_Instr_reg_23,
      I1 => \EX_Op2[13]_i_2_n_0\,
      I2 => WB_Doublet_Access_reg_8,
      I3 => \wb_gpr_write_addr_reg[3]\(0),
      I4 => of_op2_sel(1),
      I5 => \Using_FPGA.Native_8\(13),
      O => \EX_Op2_reg[0]\(18)
    );
\EX_Op2[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => GPR_Op2(13),
      I1 => \^of_op2_sel_imm\,
      I2 => \Using_FPGA.Native_9\,
      I3 => of_read_imm_reg,
      I4 => \imm_reg_reg[0]\(2),
      I5 => of_Take_Interrupt,
      O => \EX_Op2[13]_i_2_n_0\
    );
\EX_Op2[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => EX_SWAP_Instr_reg_5,
      I1 => \EX_Op2[14]_i_2_n_0\,
      I2 => WB_Doublet_Access_reg_6,
      I3 => \wb_gpr_write_addr_reg[3]\(0),
      I4 => of_op2_sel(1),
      I5 => \Using_FPGA.Native_8\(12),
      O => \EX_Op2_reg[0]\(17)
    );
\EX_Op2[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => GPR_Op2(14),
      I1 => \^of_op2_sel_imm\,
      I2 => \Using_FPGA.Native_9\,
      I3 => of_read_imm_reg,
      I4 => \imm_reg_reg[0]\(1),
      I5 => of_Take_Interrupt,
      O => \EX_Op2[14]_i_2_n_0\
    );
\EX_Op2[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => EX_SWAP_Instr_reg_22,
      I1 => \EX_Op2[15]_i_2_n_0\,
      I2 => WB_Doublet_Access_reg_7,
      I3 => \wb_gpr_write_addr_reg[3]\(0),
      I4 => of_op2_sel(1),
      I5 => \Using_FPGA.Native_8\(11),
      O => \EX_Op2_reg[0]\(16)
    );
\EX_Op2[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => GPR_Op2(15),
      I1 => \^of_op2_sel_imm\,
      I2 => \Using_FPGA.Native_9\,
      I3 => of_read_imm_reg,
      I4 => \imm_reg_reg[0]\(0),
      I5 => of_Take_Interrupt,
      O => \EX_Op2[15]_i_2_n_0\
    );
\EX_Op2[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => EX_SWAP_Instr_reg_6,
      I1 => \EX_Op2[16]_i_2_n_0\,
      I2 => WB_Byte_Access_reg(15),
      I3 => \wb_gpr_write_addr_reg[3]\(0),
      I4 => of_op2_sel(1),
      I5 => \Using_FPGA.Native_8\(10),
      O => \EX_Op2_reg[0]\(15)
    );
\EX_Op2[16]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => GPR_Op2(16),
      I1 => \^of_op2_sel_imm\,
      I2 => \Using_FPGA.Native_9\,
      I3 => of_Take_Interrupt,
      O => \EX_Op2[16]_i_2_n_0\
    );
\EX_Op2[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => EX_SWAP_Instr_reg_21,
      I1 => \EX_Op2[17]_i_2_n_0\,
      I2 => WB_Byte_Access_reg(14),
      I3 => \wb_gpr_write_addr_reg[3]\(0),
      I4 => of_op2_sel(1),
      I5 => \Using_FPGA.Native_8\(9),
      O => \EX_Op2_reg[0]\(14)
    );
\EX_Op2[17]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => GPR_Op2(17),
      I1 => \^of_op2_sel_imm\,
      I2 => \Using_FPGA.Native_14\(9),
      I3 => of_Take_Interrupt,
      O => \EX_Op2[17]_i_2_n_0\
    );
\EX_Op2[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => EX_SWAP_Instr_reg_7,
      I1 => \EX_Op2[18]_i_2_n_0\,
      I2 => WB_Byte_Access_reg(13),
      I3 => \wb_gpr_write_addr_reg[3]\(0),
      I4 => of_op2_sel(1),
      I5 => \Using_FPGA.Native_8\(8),
      O => \EX_Op2_reg[0]\(13)
    );
\EX_Op2[18]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => GPR_Op2(18),
      I1 => \^of_op2_sel_imm\,
      I2 => \Using_FPGA.Native_14\(8),
      I3 => of_Take_Interrupt,
      O => \EX_Op2[18]_i_2_n_0\
    );
\EX_Op2[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => EX_SWAP_Instr_reg_20,
      I1 => \EX_Op2[19]_i_2_n_0\,
      I2 => WB_Byte_Access_reg(12),
      I3 => \wb_gpr_write_addr_reg[3]\(0),
      I4 => of_op2_sel(1),
      I5 => \Using_FPGA.Native_8\(7),
      O => \EX_Op2_reg[0]\(12)
    );
\EX_Op2[19]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => GPR_Op2(19),
      I1 => \^of_op2_sel_imm\,
      I2 => \Using_FPGA.Native_14\(7),
      I3 => of_Take_Interrupt,
      O => \EX_Op2[19]_i_2_n_0\
    );
\EX_Op2[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => EX_SWAP_Instr_reg_29,
      I1 => \EX_Op2[1]_i_2_n_0\,
      I2 => WB_Doublet_Access_reg_14,
      I3 => \wb_gpr_write_addr_reg[3]\(0),
      I4 => of_op2_sel(1),
      I5 => \Using_FPGA.Native_8\(25),
      O => \EX_Op2_reg[0]\(30)
    );
\EX_Op2[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => GPR_Op2(1),
      I1 => \^of_op2_sel_imm\,
      I2 => \Using_FPGA.Native_9\,
      I3 => of_read_imm_reg,
      I4 => \imm_reg_reg[0]\(14),
      I5 => of_Take_Interrupt,
      O => \EX_Op2[1]_i_2_n_0\
    );
\EX_Op2[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => EX_SWAP_Instr_reg_8,
      I1 => \EX_Op2[20]_i_2_n_0\,
      I2 => WB_Byte_Access_reg(11),
      I3 => \wb_gpr_write_addr_reg[3]\(0),
      I4 => of_op2_sel(1),
      I5 => \Using_FPGA.Native_8\(6),
      O => \EX_Op2_reg[0]\(11)
    );
\EX_Op2[20]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => GPR_Op2(20),
      I1 => \^of_op2_sel_imm\,
      I2 => \Using_FPGA.Native_14\(6),
      I3 => of_Take_Interrupt,
      O => \EX_Op2[20]_i_2_n_0\
    );
\EX_Op2[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => EX_SWAP_Instr_reg_19,
      I1 => \EX_Op2[21]_i_2_n_0\,
      I2 => WB_Byte_Access_reg(10),
      I3 => \wb_gpr_write_addr_reg[3]\(0),
      I4 => of_op2_sel(1),
      I5 => \Using_FPGA.Native_8\(5),
      O => \EX_Op2_reg[0]\(10)
    );
\EX_Op2[21]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => GPR_Op2(21),
      I1 => \^of_op2_sel_imm\,
      I2 => \Using_FPGA.Native_1\,
      I3 => of_Take_Interrupt,
      O => \EX_Op2[21]_i_2_n_0\
    );
\EX_Op2[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => EX_SWAP_Instr_reg_9,
      I1 => \EX_Op2[22]_i_2_n_0\,
      I2 => WB_Byte_Access_reg(9),
      I3 => \wb_gpr_write_addr_reg[3]\(0),
      I4 => of_op2_sel(1),
      I5 => \Using_FPGA.Native_8\(4),
      O => \EX_Op2_reg[0]\(9)
    );
\EX_Op2[22]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => GPR_Op2(22),
      I1 => \^of_op2_sel_imm\,
      I2 => \Using_FPGA.Native_14\(5),
      I3 => of_Take_Interrupt,
      O => \EX_Op2[22]_i_2_n_0\
    );
\EX_Op2[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => EX_SWAP_Instr_reg_18,
      I1 => \EX_Op2[23]_i_2_n_0\,
      I2 => WB_Byte_Access_reg(8),
      I3 => \wb_gpr_write_addr_reg[3]\(0),
      I4 => of_op2_sel(1),
      I5 => \Using_FPGA.Native_8\(3),
      O => \EX_Op2_reg[0]\(8)
    );
\EX_Op2[23]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => GPR_Op2(23),
      I1 => \^of_op2_sel_imm\,
      I2 => \Using_FPGA.Native_14\(4),
      I3 => of_Take_Interrupt,
      O => \EX_Op2[23]_i_2_n_0\
    );
\EX_Op2[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => EX_SWAP_Instr_reg_10,
      I1 => \EX_Op2[24]_i_2_n_0\,
      I2 => WB_Byte_Access_reg(7),
      I3 => \wb_gpr_write_addr_reg[3]\(0),
      I4 => of_op2_sel(1),
      I5 => MEM_Fwd(4),
      O => \EX_Op2_reg[0]\(7)
    );
\EX_Op2[24]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => GPR_Op2(24),
      I1 => \^of_op2_sel_imm\,
      I2 => \Using_FPGA.Native_14\(3),
      I3 => of_Take_Interrupt,
      O => \EX_Op2[24]_i_2_n_0\
    );
\EX_Op2[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => EX_SWAP_Instr_reg_17,
      I1 => \EX_Op2[25]_i_2_n_0\,
      I2 => WB_Byte_Access_reg(6),
      I3 => \wb_gpr_write_addr_reg[3]\(0),
      I4 => of_op2_sel(1),
      I5 => \Using_FPGA.Native_8\(2),
      O => \EX_Op2_reg[0]\(6)
    );
\EX_Op2[25]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => GPR_Op2(25),
      I1 => \^of_op2_sel_imm\,
      I2 => \Using_FPGA.Native_14\(2),
      I3 => of_Take_Interrupt,
      O => \EX_Op2[25]_i_2_n_0\
    );
\EX_Op2[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => EX_SWAP_Instr_reg_11,
      I1 => \EX_Op2[26]_i_2_n_0\,
      I2 => WB_Byte_Access_reg(5),
      I3 => \wb_gpr_write_addr_reg[3]\(0),
      I4 => of_op2_sel(1),
      I5 => MEM_Fwd(3),
      O => \EX_Op2_reg[0]\(5)
    );
\EX_Op2[26]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => GPR_Op2(26),
      I1 => \^of_op2_sel_imm\,
      I2 => \Using_FPGA.Native_14\(1),
      I3 => of_Take_Interrupt,
      O => \EX_Op2[26]_i_2_n_0\
    );
\EX_Op2[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => EX_SWAP_Instr_reg_16,
      I1 => \Data_Flow_I/of_op2_imm_addr\(4),
      I2 => WB_Byte_Access_reg(4),
      I3 => \wb_gpr_write_addr_reg[3]\(0),
      I4 => of_op2_sel(1),
      I5 => \Using_FPGA.Native_8\(1),
      O => \EX_Op2_reg[0]\(4)
    );
\EX_Op2[27]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAE"
    )
        port map (
      I0 => of_Take_Interrupt,
      I1 => GPR_Op2(27),
      I2 => \^of_op2_sel_imm\,
      I3 => \Using_FPGA.Native_14\(0),
      O => \Data_Flow_I/of_op2_imm_addr\(4)
    );
\EX_Op2[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => EX_SWAP_Instr_reg_12,
      I1 => \EX_Op2[28]_i_2_n_0\,
      I2 => WB_Byte_Access_reg(3),
      I3 => \wb_gpr_write_addr_reg[3]\(0),
      I4 => of_op2_sel(1),
      I5 => MEM_Fwd(2),
      O => \EX_Op2_reg[0]\(3)
    );
\EX_Op2[28]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => GPR_Op2(28),
      I1 => \^of_op2_sel_imm\,
      I2 => \Using_FPGA.Native_13\,
      I3 => of_Take_Interrupt,
      O => \EX_Op2[28]_i_2_n_0\
    );
\EX_Op2[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => EX_SWAP_Instr_reg_15,
      I1 => \EX_Op2[29]_i_2_n_0\,
      I2 => WB_Byte_Access_reg(2),
      I3 => \wb_gpr_write_addr_reg[3]\(0),
      I4 => of_op2_sel(1),
      I5 => MEM_Fwd(1),
      O => \EX_Op2_reg[0]\(2)
    );
\EX_Op2[29]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => GPR_Op2(29),
      I1 => \^of_op2_sel_imm\,
      I2 => \Using_FPGA.Native_12\,
      I3 => of_Take_Interrupt,
      O => \EX_Op2[29]_i_2_n_0\
    );
\EX_Op2[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => EX_SWAP_Instr_reg,
      I1 => \EX_Op2[2]_i_2_n_0\,
      I2 => WB_Doublet_Access_reg_0,
      I3 => \wb_gpr_write_addr_reg[3]\(0),
      I4 => of_op2_sel(1),
      I5 => \Using_FPGA.Native_8\(24),
      O => \EX_Op2_reg[0]\(29)
    );
\EX_Op2[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => GPR_Op2(2),
      I1 => \^of_op2_sel_imm\,
      I2 => \Using_FPGA.Native_9\,
      I3 => of_read_imm_reg,
      I4 => \imm_reg_reg[0]\(13),
      I5 => of_Take_Interrupt,
      O => \EX_Op2[2]_i_2_n_0\
    );
\EX_Op2[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => EX_SWAP_Instr_reg_13,
      I1 => \EX_Op2[30]_i_2_n_0\,
      I2 => WB_Byte_Access_reg(1),
      I3 => \wb_gpr_write_addr_reg[3]\(0),
      I4 => of_op2_sel(1),
      I5 => MEM_Fwd(0),
      O => \EX_Op2_reg[0]\(1)
    );
\EX_Op2[30]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => GPR_Op2(30),
      I1 => \^of_op2_sel_imm\,
      I2 => \Using_FPGA.Native_11\,
      I3 => of_Take_Interrupt,
      O => \EX_Op2[30]_i_2_n_0\
    );
\EX_Op2[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => EX_SWAP_Instr_reg_14,
      I1 => \EX_Op2[31]_i_2_n_0\,
      I2 => WB_Byte_Access_reg(0),
      I3 => \wb_gpr_write_addr_reg[3]\(0),
      I4 => of_op2_sel(1),
      I5 => \Using_FPGA.Native_8\(0),
      O => \EX_Op2_reg[0]\(0)
    );
\EX_Op2[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => GPR_Op2(31),
      I1 => \^of_op2_sel_imm\,
      I2 => \Using_FPGA.Native_10\,
      I3 => of_Take_Interrupt,
      O => \EX_Op2[31]_i_2_n_0\
    );
\EX_Op2[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => EX_SWAP_Instr_reg_28,
      I1 => \EX_Op2[3]_i_2_n_0\,
      I2 => WB_Doublet_Access_reg_13,
      I3 => \wb_gpr_write_addr_reg[3]\(0),
      I4 => of_op2_sel(1),
      I5 => \Using_FPGA.Native_8\(23),
      O => \EX_Op2_reg[0]\(28)
    );
\EX_Op2[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => GPR_Op2(3),
      I1 => \^of_op2_sel_imm\,
      I2 => \Using_FPGA.Native_9\,
      I3 => of_read_imm_reg,
      I4 => \imm_reg_reg[0]\(12),
      I5 => of_Take_Interrupt,
      O => \EX_Op2[3]_i_2_n_0\
    );
\EX_Op2[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => EX_SWAP_Instr_reg_0,
      I1 => \EX_Op2[4]_i_2_n_0\,
      I2 => WB_Doublet_Access_reg_1,
      I3 => \wb_gpr_write_addr_reg[3]\(0),
      I4 => of_op2_sel(1),
      I5 => \Using_FPGA.Native_8\(22),
      O => \EX_Op2_reg[0]\(27)
    );
\EX_Op2[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => GPR_Op2(4),
      I1 => \^of_op2_sel_imm\,
      I2 => \Using_FPGA.Native_9\,
      I3 => of_read_imm_reg,
      I4 => \imm_reg_reg[0]\(11),
      I5 => of_Take_Interrupt,
      O => \EX_Op2[4]_i_2_n_0\
    );
\EX_Op2[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => EX_SWAP_Instr_reg_27,
      I1 => \EX_Op2[5]_i_2_n_0\,
      I2 => WB_Doublet_Access_reg_12,
      I3 => \wb_gpr_write_addr_reg[3]\(0),
      I4 => of_op2_sel(1),
      I5 => \Using_FPGA.Native_8\(21),
      O => \EX_Op2_reg[0]\(26)
    );
\EX_Op2[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => GPR_Op2(5),
      I1 => \^of_op2_sel_imm\,
      I2 => \Using_FPGA.Native_9\,
      I3 => of_read_imm_reg,
      I4 => \imm_reg_reg[0]\(10),
      I5 => of_Take_Interrupt,
      O => \EX_Op2[5]_i_2_n_0\
    );
\EX_Op2[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => EX_SWAP_Instr_reg_1,
      I1 => \EX_Op2[6]_i_2_n_0\,
      I2 => WB_Doublet_Access_reg_2,
      I3 => \wb_gpr_write_addr_reg[3]\(0),
      I4 => of_op2_sel(1),
      I5 => \Using_FPGA.Native_8\(20),
      O => \EX_Op2_reg[0]\(25)
    );
\EX_Op2[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => GPR_Op2(6),
      I1 => \^of_op2_sel_imm\,
      I2 => \Using_FPGA.Native_9\,
      I3 => of_read_imm_reg,
      I4 => \imm_reg_reg[0]\(9),
      I5 => of_Take_Interrupt,
      O => \EX_Op2[6]_i_2_n_0\
    );
\EX_Op2[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => EX_SWAP_Instr_reg_26,
      I1 => \EX_Op2[7]_i_2_n_0\,
      I2 => WB_Doublet_Access_reg_11,
      I3 => \wb_gpr_write_addr_reg[3]\(0),
      I4 => of_op2_sel(1),
      I5 => \Using_FPGA.Native_8\(19),
      O => \EX_Op2_reg[0]\(24)
    );
\EX_Op2[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => GPR_Op2(7),
      I1 => \^of_op2_sel_imm\,
      I2 => \Using_FPGA.Native_9\,
      I3 => of_read_imm_reg,
      I4 => \imm_reg_reg[0]\(8),
      I5 => of_Take_Interrupt,
      O => \EX_Op2[7]_i_2_n_0\
    );
\EX_Op2[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => EX_SWAP_Instr_reg_2,
      I1 => \EX_Op2[8]_i_2_n_0\,
      I2 => WB_Doublet_Access_reg_3,
      I3 => \wb_gpr_write_addr_reg[3]\(0),
      I4 => of_op2_sel(1),
      I5 => \Using_FPGA.Native_8\(18),
      O => \EX_Op2_reg[0]\(23)
    );
\EX_Op2[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => GPR_Op2(8),
      I1 => \^of_op2_sel_imm\,
      I2 => \Using_FPGA.Native_9\,
      I3 => of_read_imm_reg,
      I4 => \imm_reg_reg[0]\(7),
      I5 => of_Take_Interrupt,
      O => \EX_Op2[8]_i_2_n_0\
    );
\EX_Op2[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => EX_SWAP_Instr_reg_25,
      I1 => \EX_Op2[9]_i_2_n_0\,
      I2 => WB_Doublet_Access_reg_10,
      I3 => \wb_gpr_write_addr_reg[3]\(0),
      I4 => of_op2_sel(1),
      I5 => \Using_FPGA.Native_8\(17),
      O => \EX_Op2_reg[0]\(22)
    );
\EX_Op2[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => GPR_Op2(9),
      I1 => \^of_op2_sel_imm\,
      I2 => \Using_FPGA.Native_9\,
      I3 => of_read_imm_reg,
      I4 => \imm_reg_reg[0]\(6),
      I5 => of_Take_Interrupt,
      O => \EX_Op2[9]_i_2_n_0\
    );
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => of_instr_ii_39,
      Q => \^ex_opcode_reg[3]\,
      R => sync_reset
    );
\Using_FPGA.Native_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCECCCCCCCCCCCC"
    )
        port map (
      I0 => \^ex_opcode_reg[3]\,
      I1 => \Using_FPGA.Native_0\,
      I2 => \Using_FPGA.Native_3\,
      I3 => \Using_FPGA.Native_4\,
      I4 => \Using_FPGA.Native_5\,
      I5 => \Using_FPGA.Native_6\,
      O => \^of_op2_sel_imm\
    );
ex_atomic_Instruction_Pair_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^ex_branch_with_delayslot_reg\,
      I1 => E(0),
      O => ex_atomic_Instruction_Pair0
    );
ex_branch_with_delayslot_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => of_Take_Interrupt,
      I1 => \^ex_opcode_reg[3]\,
      I2 => \Using_FPGA.Native_5\,
      I3 => \Using_FPGA.Native_4\,
      I4 => \Using_FPGA.Native_7\,
      O => \^ex_branch_with_delayslot_reg\
    );
ex_branch_with_delayslot_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => wb_exception_i_reg,
      I1 => \^ex_branch_with_delayslot_reg\,
      I2 => of_pause_reg,
      I3 => ex_branch_with_delayslot_i,
      I4 => sync_reset,
      O => ex_branch_with_delayslot_i_reg
    );
ex_enable_sext_shift_i_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^ex_opcode_reg[3]\,
      I1 => \Using_FPGA.Native_5\,
      I2 => \Using_FPGA.Native_4\,
      O => ex_enable_sext_shift_i0
    );
of_read_imm_reg_ii_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \^ex_opcode_reg[3]\,
      I1 => \Using_FPGA.Native_0\,
      I2 => \Using_FPGA.Native_5\,
      I3 => \Using_FPGA.Native_6\,
      I4 => \Using_FPGA.Native_3\,
      I5 => \Using_FPGA.Native_4\,
      O => of_read_imm_reg_ii_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_383 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    \EX_Op2_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \EX_Op2_reg[0]_0\ : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    of_instr_ii_2 : in STD_LOGIC;
    Clk : in STD_LOGIC;
    \wb_gpr_write_addr_reg[3]\ : in STD_LOGIC;
    of_Take_Interrupt : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    of_op2_sel_imm : in STD_LOGIC;
    \ex_gpr_write_addr_reg[0]\ : in STD_LOGIC;
    \mem_gpr_write_addr_reg[0]\ : in STD_LOGIC;
    \Using_FPGA.Native_2\ : in STD_LOGIC;
    mem_gpr_write : in STD_LOGIC;
    mem_valid_reg : in STD_LOGIC;
    \mem_gpr_write_addr_reg[2]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \Using_FPGA.Native_3\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_383 : entity is "MB_FDR";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_383;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_383 is
  signal \EX_Op2[0]_i_8_n_0\ : STD_LOGIC;
  signal \^ex_op2_reg[0]_0\ : STD_LOGIC;
  signal \^using_fpga.native_0\ : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  \EX_Op2_reg[0]_0\ <= \^ex_op2_reg[0]_0\;
  \Using_FPGA.Native_0\ <= \^using_fpga.native_0\;
\EX_Op2[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000E0000000000"
    )
        port map (
      I0 => \^ex_op2_reg[0]_0\,
      I1 => \wb_gpr_write_addr_reg[3]\,
      I2 => of_Take_Interrupt,
      I3 => \Using_FPGA.Native_1\,
      I4 => of_op2_sel_imm,
      I5 => \ex_gpr_write_addr_reg[0]\,
      O => \EX_Op2_reg[0]\(0)
    );
\EX_Op2[0]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \EX_Op2[0]_i_8_n_0\,
      I1 => \mem_gpr_write_addr_reg[0]\,
      I2 => \Using_FPGA.Native_2\,
      O => \^ex_op2_reg[0]_0\
    );
\EX_Op2[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8808880800008808"
    )
        port map (
      I0 => mem_gpr_write,
      I1 => mem_valid_reg,
      I2 => \^using_fpga.native_0\,
      I3 => \mem_gpr_write_addr_reg[2]\(1),
      I4 => \mem_gpr_write_addr_reg[2]\(0),
      I5 => \Using_FPGA.Native_3\,
      O => \EX_Op2[0]_i_8_n_0\
    );
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => of_instr_ii_2,
      Q => \^using_fpga.native_0\,
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_385 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    \EX_Op2_reg[0]\ : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    of_instr_ii_1 : in STD_LOGIC;
    Clk : in STD_LOGIC;
    \mem_gpr_write_addr_reg[1]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    \Using_FPGA.Native_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_385 : entity is "MB_FDR";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_385;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_385 is
  signal \^using_fpga.native_0\ : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  \Using_FPGA.Native_0\ <= \^using_fpga.native_0\;
\EX_Op2[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FF22FF2FFFF2FF2"
    )
        port map (
      I0 => \^using_fpga.native_0\,
      I1 => \mem_gpr_write_addr_reg[1]\(1),
      I2 => \Using_FPGA.Native_1\,
      I3 => \mem_gpr_write_addr_reg[1]\(2),
      I4 => \Using_FPGA.Native_2\,
      I5 => \mem_gpr_write_addr_reg[1]\(0),
      O => \EX_Op2_reg[0]\
    );
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => of_instr_ii_1,
      Q => \^using_fpga.native_0\,
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_387 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    \EX_Op2_reg[0]\ : out STD_LOGIC;
    \EX_Op2_reg[0]_0\ : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    of_instr_ii_0 : in STD_LOGIC;
    Clk : in STD_LOGIC;
    \wb_gpr_write_addr_reg[0]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    of_predecode : in STD_LOGIC_VECTOR ( 2 downto 0 );
    wb_valid_reg : in STD_LOGIC;
    \ex_gpr_write_addr_reg[4]\ : in STD_LOGIC;
    I0 : in STD_LOGIC;
    I4 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_387 : entity is "MB_FDR";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_387;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_387 is
  signal \EX_Op2[0]_i_11_n_0\ : STD_LOGIC;
  signal \^using_fpga.native_0\ : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  \Using_FPGA.Native_0\ <= \^using_fpga.native_0\;
\EX_Op2[0]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^using_fpga.native_0\,
      I1 => \wb_gpr_write_addr_reg[0]\(0),
      I2 => of_predecode(0),
      I3 => \wb_gpr_write_addr_reg[0]\(2),
      I4 => \wb_gpr_write_addr_reg[0]\(3),
      I5 => of_predecode(1),
      O => \EX_Op2[0]_i_11_n_0\
    );
\EX_Op2[0]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^using_fpga.native_0\,
      I1 => \ex_gpr_write_addr_reg[4]\,
      I2 => I0,
      I3 => \Using_FPGA.Native_1\,
      I4 => of_predecode(0),
      I5 => I4,
      O => \EX_Op2_reg[0]_0\
    );
\EX_Op2[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000082000082"
    )
        port map (
      I0 => \EX_Op2[0]_i_11_n_0\,
      I1 => \wb_gpr_write_addr_reg[0]\(1),
      I2 => \Using_FPGA.Native_1\,
      I3 => \wb_gpr_write_addr_reg[0]\(4),
      I4 => of_predecode(2),
      I5 => wb_valid_reg,
      O => \EX_Op2_reg[0]\
    );
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => of_instr_ii_0,
      Q => \^using_fpga.native_0\,
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_389 is
  port (
    \ex_opcode_reg[4]\ : out STD_LOGIC;
    force_Val2_N_reg : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    of_instr_ii_38 : in STD_LOGIC;
    Clk : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    \Using_FPGA.Native_2\ : in STD_LOGIC;
    \Using_FPGA.Native_3\ : in STD_LOGIC;
    \Using_FPGA.Native_4\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_389 : entity is "MB_FDR";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_389;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_389 is
  signal \^ex_opcode_reg[4]\ : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  \ex_opcode_reg[4]\ <= \^ex_opcode_reg[4]\;
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => of_instr_ii_38,
      Q => \^ex_opcode_reg[4]\,
      R => sync_reset
    );
force_Val2_N_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF9DFFFFFFFFFFFF"
    )
        port map (
      I0 => \^ex_opcode_reg[4]\,
      I1 => \Using_FPGA.Native_0\,
      I2 => \Using_FPGA.Native_1\,
      I3 => \Using_FPGA.Native_2\,
      I4 => \Using_FPGA.Native_3\,
      I5 => \Using_FPGA.Native_4\,
      O => force_Val2_N_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_391 is
  port (
    \ex_opcode_reg[5]\ : out STD_LOGIC;
    ex_is_multi_or_load_instr0 : out STD_LOGIC;
    ex_is_multi_or_load_instr_reg : out STD_LOGIC;
    of_Sel_SPR_MSR88_out : out STD_LOGIC;
    of_op1_sel_spr_pc : out STD_LOGIC;
    of_op1_sel_spr : out STD_LOGIC;
    ex_move_to_MSR_instr113_out : out STD_LOGIC;
    D235_out : out STD_LOGIC;
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    \Using_FPGA.Native_1\ : out STD_LOGIC;
    \Using_FPGA.Native_2\ : out STD_LOGIC;
    \Using_FPGA.Native_3\ : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    of_instr_ii_37 : in STD_LOGIC;
    Clk : in STD_LOGIC;
    \Using_FPGA.Native_4\ : in STD_LOGIC;
    \Using_FPGA.Native_5\ : in STD_LOGIC;
    \Using_FPGA.Native_6\ : in STD_LOGIC;
    \Using_FPGA.Native_7\ : in STD_LOGIC;
    \Using_FPGA.Native_8\ : in STD_LOGIC;
    \Using_FPGA.Native_9\ : in STD_LOGIC;
    \Using_FPGA.Native_10\ : in STD_LOGIC;
    \Using_FPGA.Native_11\ : in STD_LOGIC;
    \Using_FPGA.Native_12\ : in STD_LOGIC;
    \Using_FPGA.Native_13\ : in STD_LOGIC;
    \Using_FPGA.Native_14\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_391 : entity is "MB_FDR";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_391;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_391 is
  signal \^using_fpga.native_0\ : STD_LOGIC;
  signal \^ex_is_multi_or_load_instr_reg\ : STD_LOGIC;
  signal \^ex_opcode_reg[5]\ : STD_LOGIC;
  signal \^of_op1_sel_spr\ : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Using_FPGA.Native_i_1__23\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \Using_FPGA.Native_i_2__5\ : label is "soft_lutpair10";
begin
  \Using_FPGA.Native_0\ <= \^using_fpga.native_0\;
  ex_is_multi_or_load_instr_reg <= \^ex_is_multi_or_load_instr_reg\;
  \ex_opcode_reg[5]\ <= \^ex_opcode_reg[5]\;
  of_op1_sel_spr <= \^of_op1_sel_spr\;
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => of_instr_ii_37,
      Q => \^ex_opcode_reg[5]\,
      R => sync_reset
    );
\Using_FPGA.Native_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => \^using_fpga.native_0\,
      I1 => \Using_FPGA.Native_14\,
      I2 => \Using_FPGA.Native_7\,
      I3 => \Using_FPGA.Native_12\,
      I4 => \Using_FPGA.Native_13\,
      I5 => \Using_FPGA.Native_6\,
      O => D235_out
    );
\Using_FPGA.Native_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => \^using_fpga.native_0\,
      I1 => \Using_FPGA.Native_14\,
      I2 => \Using_FPGA.Native_7\,
      I3 => \Using_FPGA.Native_12\,
      I4 => \Using_FPGA.Native_13\,
      I5 => \Using_FPGA.Native_6\,
      O => \Using_FPGA.Native_1\
    );
\Using_FPGA.Native_i_1__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ex_opcode_reg[5]\,
      I1 => \Using_FPGA.Native_12\,
      O => \Using_FPGA.Native_2\
    );
\Using_FPGA.Native_i_1__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^ex_opcode_reg[5]\,
      I1 => \Using_FPGA.Native_12\,
      O => \Using_FPGA.Native_3\
    );
\Using_FPGA.Native_i_1__2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"11F1111111111111"
    )
        port map (
      I0 => \^ex_is_multi_or_load_instr_reg\,
      I1 => \Using_FPGA.Native_4\,
      I2 => \Using_FPGA.Native_12\,
      I3 => \Using_FPGA.Native_7\,
      I4 => \Using_FPGA.Native_5\,
      I5 => \Using_FPGA.Native_6\,
      O => \^of_op1_sel_spr\
    );
\Using_FPGA.Native_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^ex_opcode_reg[5]\,
      I1 => \Using_FPGA.Native_5\,
      O => \^using_fpga.native_0\
    );
\Using_FPGA.Native_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00800000AAAAAAAA"
    )
        port map (
      I0 => \^of_op1_sel_spr\,
      I1 => \Using_FPGA.Native_6\,
      I2 => \Using_FPGA.Native_5\,
      I3 => \Using_FPGA.Native_7\,
      I4 => \Using_FPGA.Native_12\,
      I5 => \Using_FPGA.Native_11\,
      O => of_op1_sel_spr_pc
    );
ex_is_multi_or_load_instr_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1FFF1111"
    )
        port map (
      I0 => \^ex_is_multi_or_load_instr_reg\,
      I1 => \Using_FPGA.Native_4\,
      I2 => \Using_FPGA.Native_5\,
      I3 => \Using_FPGA.Native_6\,
      I4 => \Using_FPGA.Native_7\,
      O => ex_is_multi_or_load_instr0
    );
ex_mfsmsr_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => \^ex_is_multi_or_load_instr_reg\,
      I1 => \Using_FPGA.Native_4\,
      I2 => \Using_FPGA.Native_8\,
      I3 => \Using_FPGA.Native_9\,
      I4 => \Using_FPGA.Native_10\,
      I5 => \Using_FPGA.Native_11\,
      O => of_Sel_SPR_MSR88_out
    );
ex_move_to_MSR_instr_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => \^ex_is_multi_or_load_instr_reg\,
      I1 => \Using_FPGA.Native_4\,
      I2 => \Using_FPGA.Native_11\,
      I3 => \Using_FPGA.Native_10\,
      I4 => \Using_FPGA.Native_9\,
      I5 => \Using_FPGA.Native_8\,
      O => ex_move_to_MSR_instr113_out
    );
ex_move_to_MSR_instr_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF7FFFFFFFF"
    )
        port map (
      I0 => \^ex_opcode_reg[5]\,
      I1 => \Using_FPGA.Native_5\,
      I2 => \Using_FPGA.Native_7\,
      I3 => \Using_FPGA.Native_12\,
      I4 => \Using_FPGA.Native_13\,
      I5 => \Using_FPGA.Native_6\,
      O => \^ex_is_multi_or_load_instr_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_393 is
  port (
    \ex_gpr_write_addr_reg[0]\ : out STD_LOGIC;
    ex_gpr_write_reg : out STD_LOGIC;
    ex_mbar_is_sleep_reg : out STD_LOGIC;
    \EX_Op3_reg[0]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    sync_reset : in STD_LOGIC;
    of_instr_ii_36 : in STD_LOGIC;
    Clk : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    wb_valid_reg : in STD_LOGIC;
    \wb_gpr_write_addr_reg[3]\ : in STD_LOGIC;
    wb_exception_i_reg : in STD_LOGIC;
    ex_gpr_write : in STD_LOGIC;
    of_pause_reg : in STD_LOGIC;
    ex_gpr_write_reg_0 : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    \Using_FPGA.Native_2\ : in STD_LOGIC;
    \Using_FPGA.Native_3\ : in STD_LOGIC;
    \Using_FPGA.Native_4\ : in STD_LOGIC;
    ex_mbar_is_sleep : in STD_LOGIC;
    \ex_gpr_write_addr_reg[2]\ : in STD_LOGIC;
    \ex_gpr_write_addr_reg[3]\ : in STD_LOGIC;
    \ex_gpr_write_addr_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ex_valid_reg : in STD_LOGIC;
    \mem_gpr_write_addr_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \mem_gpr_write_addr_reg[4]\ : in STD_LOGIC;
    mem_gpr_write_reg : in STD_LOGIC;
    \wb_gpr_write_addr_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ex_sel_alu_i_reg : in STD_LOGIC;
    GPR_Op3 : in STD_LOGIC_VECTOR ( 0 to 31 );
    WB_Doublet_Access_reg : in STD_LOGIC;
    MEM_Fwd : in STD_LOGIC_VECTOR ( 5 downto 0 );
    EX_SWAP_Instr_reg : in STD_LOGIC;
    WB_Doublet_Access_reg_0 : in STD_LOGIC;
    \Using_FPGA.Native_5\ : in STD_LOGIC_VECTOR ( 25 downto 0 );
    EX_SWAP_Instr_reg_0 : in STD_LOGIC;
    WB_Doublet_Access_reg_1 : in STD_LOGIC;
    EX_SWAP_Instr_reg_1 : in STD_LOGIC;
    WB_Doublet_Access_reg_2 : in STD_LOGIC;
    EX_SWAP_Instr_reg_2 : in STD_LOGIC;
    WB_Doublet_Access_reg_3 : in STD_LOGIC;
    EX_SWAP_Instr_reg_3 : in STD_LOGIC;
    WB_Doublet_Access_reg_4 : in STD_LOGIC;
    EX_SWAP_Instr_reg_4 : in STD_LOGIC;
    WB_Doublet_Access_reg_5 : in STD_LOGIC;
    EX_SWAP_Instr_reg_5 : in STD_LOGIC;
    WB_Doublet_Access_reg_6 : in STD_LOGIC;
    EX_SWAP_Instr_reg_6 : in STD_LOGIC;
    WB_Byte_Access_reg : in STD_LOGIC_VECTOR ( 15 downto 0 );
    EX_SWAP_Instr_reg_7 : in STD_LOGIC;
    EX_SWAP_Instr_reg_8 : in STD_LOGIC;
    EX_SWAP_Instr_reg_9 : in STD_LOGIC;
    EX_SWAP_Instr_reg_10 : in STD_LOGIC;
    EX_SWAP_Instr_reg_11 : in STD_LOGIC;
    EX_SWAP_Instr_reg_12 : in STD_LOGIC;
    EX_SWAP_Instr_reg_13 : in STD_LOGIC;
    EX_SWAP_Instr_reg_14 : in STD_LOGIC;
    EX_SWAP_Instr_reg_15 : in STD_LOGIC;
    EX_SWAP_Instr_reg_16 : in STD_LOGIC;
    EX_SWAP_Instr_reg_17 : in STD_LOGIC;
    EX_SWAP_Instr_reg_18 : in STD_LOGIC;
    EX_SWAP_Instr_reg_19 : in STD_LOGIC;
    EX_SWAP_Instr_reg_20 : in STD_LOGIC;
    EX_SWAP_Instr_reg_21 : in STD_LOGIC;
    EX_SWAP_Instr_reg_22 : in STD_LOGIC;
    WB_Doublet_Access_reg_7 : in STD_LOGIC;
    EX_SWAP_Instr_reg_23 : in STD_LOGIC;
    WB_Doublet_Access_reg_8 : in STD_LOGIC;
    EX_SWAP_Instr_reg_24 : in STD_LOGIC;
    WB_Doublet_Access_reg_9 : in STD_LOGIC;
    EX_SWAP_Instr_reg_25 : in STD_LOGIC;
    WB_Doublet_Access_reg_10 : in STD_LOGIC;
    EX_SWAP_Instr_reg_26 : in STD_LOGIC;
    WB_Doublet_Access_reg_11 : in STD_LOGIC;
    EX_SWAP_Instr_reg_27 : in STD_LOGIC;
    WB_Doublet_Access_reg_12 : in STD_LOGIC;
    EX_SWAP_Instr_reg_28 : in STD_LOGIC;
    WB_Doublet_Access_reg_13 : in STD_LOGIC;
    EX_SWAP_Instr_reg_29 : in STD_LOGIC;
    WB_Doublet_Access_reg_14 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_393 : entity is "MB_FDR";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_393;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_393 is
  signal \EX_Op3[0]_i_12_n_0\ : STD_LOGIC;
  signal \EX_Op3[0]_i_7_n_0\ : STD_LOGIC;
  signal \EX_Op3[0]_i_8_n_0\ : STD_LOGIC;
  signal \EX_Op3[0]_i_9_n_0\ : STD_LOGIC;
  signal \^ex_gpr_write_addr_reg[0]\ : STD_LOGIC;
  signal ex_gpr_write_i_2_n_0 : STD_LOGIC;
  signal of_op3_sel : STD_LOGIC_VECTOR ( 0 to 1 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  \ex_gpr_write_addr_reg[0]\ <= \^ex_gpr_write_addr_reg[0]\;
\EX_Op3[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => ex_sel_alu_i_reg,
      I1 => GPR_Op3(0),
      I2 => WB_Doublet_Access_reg,
      I3 => of_op3_sel(0),
      I4 => of_op3_sel(1),
      I5 => MEM_Fwd(5),
      O => \EX_Op3_reg[0]\(31)
    );
\EX_Op3[0]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B00B000000000000"
    )
        port map (
      I0 => \^ex_gpr_write_addr_reg[0]\,
      I1 => \ex_gpr_write_addr_reg[0]_0\(1),
      I2 => \Using_FPGA.Native_1\,
      I3 => \ex_gpr_write_addr_reg[0]_0\(0),
      I4 => ex_valid_reg,
      I5 => ex_gpr_write_reg_0,
      O => \EX_Op3[0]_i_12_n_0\
    );
\EX_Op3[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000100FFFF"
    )
        port map (
      I0 => \Using_FPGA.Native_0\,
      I1 => wb_valid_reg,
      I2 => \wb_gpr_write_addr_reg[3]\,
      I3 => \EX_Op3[0]_i_7_n_0\,
      I4 => \EX_Op3[0]_i_8_n_0\,
      I5 => \EX_Op3[0]_i_9_n_0\,
      O => of_op3_sel(0)
    );
\EX_Op3[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0100FFFF0000"
    )
        port map (
      I0 => \Using_FPGA.Native_0\,
      I1 => wb_valid_reg,
      I2 => \wb_gpr_write_addr_reg[3]\,
      I3 => \EX_Op3[0]_i_7_n_0\,
      I4 => \EX_Op3[0]_i_9_n_0\,
      I5 => \EX_Op3[0]_i_8_n_0\,
      O => of_op3_sel(1)
    );
\EX_Op3[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^ex_gpr_write_addr_reg[0]\,
      I1 => \wb_gpr_write_addr_reg[0]\(1),
      I2 => \wb_gpr_write_addr_reg[0]\(0),
      I3 => \Using_FPGA.Native_1\,
      O => \EX_Op3[0]_i_7_n_0\
    );
\EX_Op3[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F6FFFFF6FFFFFFFF"
    )
        port map (
      I0 => \mem_gpr_write_addr_reg[0]\(1),
      I1 => \^ex_gpr_write_addr_reg[0]\,
      I2 => \mem_gpr_write_addr_reg[4]\,
      I3 => \Using_FPGA.Native_1\,
      I4 => \mem_gpr_write_addr_reg[0]\(0),
      I5 => mem_gpr_write_reg,
      O => \EX_Op3[0]_i_8_n_0\
    );
\EX_Op3[0]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \EX_Op3[0]_i_12_n_0\,
      I1 => \ex_gpr_write_addr_reg[2]\,
      I2 => \ex_gpr_write_addr_reg[3]\,
      O => \EX_Op3[0]_i_9_n_0\
    );
\EX_Op3[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => EX_SWAP_Instr_reg_3,
      I1 => GPR_Op3(10),
      I2 => WB_Doublet_Access_reg_4,
      I3 => of_op3_sel(0),
      I4 => of_op3_sel(1),
      I5 => \Using_FPGA.Native_5\(16),
      O => \EX_Op3_reg[0]\(21)
    );
\EX_Op3[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => EX_SWAP_Instr_reg_24,
      I1 => GPR_Op3(11),
      I2 => WB_Doublet_Access_reg_9,
      I3 => of_op3_sel(0),
      I4 => of_op3_sel(1),
      I5 => \Using_FPGA.Native_5\(15),
      O => \EX_Op3_reg[0]\(20)
    );
\EX_Op3[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => EX_SWAP_Instr_reg_4,
      I1 => GPR_Op3(12),
      I2 => WB_Doublet_Access_reg_5,
      I3 => of_op3_sel(0),
      I4 => of_op3_sel(1),
      I5 => \Using_FPGA.Native_5\(14),
      O => \EX_Op3_reg[0]\(19)
    );
\EX_Op3[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => EX_SWAP_Instr_reg_23,
      I1 => GPR_Op3(13),
      I2 => WB_Doublet_Access_reg_8,
      I3 => of_op3_sel(0),
      I4 => of_op3_sel(1),
      I5 => \Using_FPGA.Native_5\(13),
      O => \EX_Op3_reg[0]\(18)
    );
\EX_Op3[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => EX_SWAP_Instr_reg_5,
      I1 => GPR_Op3(14),
      I2 => WB_Doublet_Access_reg_6,
      I3 => of_op3_sel(0),
      I4 => of_op3_sel(1),
      I5 => \Using_FPGA.Native_5\(12),
      O => \EX_Op3_reg[0]\(17)
    );
\EX_Op3[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => EX_SWAP_Instr_reg_22,
      I1 => GPR_Op3(15),
      I2 => WB_Doublet_Access_reg_7,
      I3 => of_op3_sel(0),
      I4 => of_op3_sel(1),
      I5 => \Using_FPGA.Native_5\(11),
      O => \EX_Op3_reg[0]\(16)
    );
\EX_Op3[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => EX_SWAP_Instr_reg_6,
      I1 => GPR_Op3(16),
      I2 => WB_Byte_Access_reg(15),
      I3 => of_op3_sel(0),
      I4 => of_op3_sel(1),
      I5 => \Using_FPGA.Native_5\(10),
      O => \EX_Op3_reg[0]\(15)
    );
\EX_Op3[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => EX_SWAP_Instr_reg_21,
      I1 => GPR_Op3(17),
      I2 => WB_Byte_Access_reg(14),
      I3 => of_op3_sel(0),
      I4 => of_op3_sel(1),
      I5 => \Using_FPGA.Native_5\(9),
      O => \EX_Op3_reg[0]\(14)
    );
\EX_Op3[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => EX_SWAP_Instr_reg_7,
      I1 => GPR_Op3(18),
      I2 => WB_Byte_Access_reg(13),
      I3 => of_op3_sel(0),
      I4 => of_op3_sel(1),
      I5 => \Using_FPGA.Native_5\(8),
      O => \EX_Op3_reg[0]\(13)
    );
\EX_Op3[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => EX_SWAP_Instr_reg_20,
      I1 => GPR_Op3(19),
      I2 => WB_Byte_Access_reg(12),
      I3 => of_op3_sel(0),
      I4 => of_op3_sel(1),
      I5 => \Using_FPGA.Native_5\(7),
      O => \EX_Op3_reg[0]\(12)
    );
\EX_Op3[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => EX_SWAP_Instr_reg_29,
      I1 => GPR_Op3(1),
      I2 => WB_Doublet_Access_reg_14,
      I3 => of_op3_sel(0),
      I4 => of_op3_sel(1),
      I5 => \Using_FPGA.Native_5\(25),
      O => \EX_Op3_reg[0]\(30)
    );
\EX_Op3[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => EX_SWAP_Instr_reg_8,
      I1 => GPR_Op3(20),
      I2 => WB_Byte_Access_reg(11),
      I3 => of_op3_sel(0),
      I4 => of_op3_sel(1),
      I5 => \Using_FPGA.Native_5\(6),
      O => \EX_Op3_reg[0]\(11)
    );
\EX_Op3[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => EX_SWAP_Instr_reg_19,
      I1 => GPR_Op3(21),
      I2 => WB_Byte_Access_reg(10),
      I3 => of_op3_sel(0),
      I4 => of_op3_sel(1),
      I5 => \Using_FPGA.Native_5\(5),
      O => \EX_Op3_reg[0]\(10)
    );
\EX_Op3[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => EX_SWAP_Instr_reg_9,
      I1 => GPR_Op3(22),
      I2 => WB_Byte_Access_reg(9),
      I3 => of_op3_sel(0),
      I4 => of_op3_sel(1),
      I5 => \Using_FPGA.Native_5\(4),
      O => \EX_Op3_reg[0]\(9)
    );
\EX_Op3[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => EX_SWAP_Instr_reg_18,
      I1 => GPR_Op3(23),
      I2 => WB_Byte_Access_reg(8),
      I3 => of_op3_sel(0),
      I4 => of_op3_sel(1),
      I5 => \Using_FPGA.Native_5\(3),
      O => \EX_Op3_reg[0]\(8)
    );
\EX_Op3[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => EX_SWAP_Instr_reg_10,
      I1 => GPR_Op3(24),
      I2 => WB_Byte_Access_reg(7),
      I3 => of_op3_sel(0),
      I4 => of_op3_sel(1),
      I5 => MEM_Fwd(4),
      O => \EX_Op3_reg[0]\(7)
    );
\EX_Op3[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => EX_SWAP_Instr_reg_17,
      I1 => GPR_Op3(25),
      I2 => WB_Byte_Access_reg(6),
      I3 => of_op3_sel(0),
      I4 => of_op3_sel(1),
      I5 => \Using_FPGA.Native_5\(2),
      O => \EX_Op3_reg[0]\(6)
    );
\EX_Op3[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => EX_SWAP_Instr_reg_11,
      I1 => GPR_Op3(26),
      I2 => WB_Byte_Access_reg(5),
      I3 => of_op3_sel(0),
      I4 => of_op3_sel(1),
      I5 => MEM_Fwd(3),
      O => \EX_Op3_reg[0]\(5)
    );
\EX_Op3[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => EX_SWAP_Instr_reg_16,
      I1 => GPR_Op3(27),
      I2 => WB_Byte_Access_reg(4),
      I3 => of_op3_sel(0),
      I4 => of_op3_sel(1),
      I5 => \Using_FPGA.Native_5\(1),
      O => \EX_Op3_reg[0]\(4)
    );
\EX_Op3[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => EX_SWAP_Instr_reg_12,
      I1 => GPR_Op3(28),
      I2 => WB_Byte_Access_reg(3),
      I3 => of_op3_sel(0),
      I4 => of_op3_sel(1),
      I5 => MEM_Fwd(2),
      O => \EX_Op3_reg[0]\(3)
    );
\EX_Op3[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => EX_SWAP_Instr_reg_15,
      I1 => GPR_Op3(29),
      I2 => WB_Byte_Access_reg(2),
      I3 => of_op3_sel(0),
      I4 => of_op3_sel(1),
      I5 => MEM_Fwd(1),
      O => \EX_Op3_reg[0]\(2)
    );
\EX_Op3[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => EX_SWAP_Instr_reg,
      I1 => GPR_Op3(2),
      I2 => WB_Doublet_Access_reg_0,
      I3 => of_op3_sel(0),
      I4 => of_op3_sel(1),
      I5 => \Using_FPGA.Native_5\(24),
      O => \EX_Op3_reg[0]\(29)
    );
\EX_Op3[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => EX_SWAP_Instr_reg_13,
      I1 => GPR_Op3(30),
      I2 => WB_Byte_Access_reg(1),
      I3 => of_op3_sel(0),
      I4 => of_op3_sel(1),
      I5 => MEM_Fwd(0),
      O => \EX_Op3_reg[0]\(1)
    );
\EX_Op3[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => EX_SWAP_Instr_reg_14,
      I1 => GPR_Op3(31),
      I2 => WB_Byte_Access_reg(0),
      I3 => of_op3_sel(0),
      I4 => of_op3_sel(1),
      I5 => \Using_FPGA.Native_5\(0),
      O => \EX_Op3_reg[0]\(0)
    );
\EX_Op3[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => EX_SWAP_Instr_reg_28,
      I1 => GPR_Op3(3),
      I2 => WB_Doublet_Access_reg_13,
      I3 => of_op3_sel(0),
      I4 => of_op3_sel(1),
      I5 => \Using_FPGA.Native_5\(23),
      O => \EX_Op3_reg[0]\(28)
    );
\EX_Op3[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => EX_SWAP_Instr_reg_0,
      I1 => GPR_Op3(4),
      I2 => WB_Doublet_Access_reg_1,
      I3 => of_op3_sel(0),
      I4 => of_op3_sel(1),
      I5 => \Using_FPGA.Native_5\(22),
      O => \EX_Op3_reg[0]\(27)
    );
\EX_Op3[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => EX_SWAP_Instr_reg_27,
      I1 => GPR_Op3(5),
      I2 => WB_Doublet_Access_reg_12,
      I3 => of_op3_sel(0),
      I4 => of_op3_sel(1),
      I5 => \Using_FPGA.Native_5\(21),
      O => \EX_Op3_reg[0]\(26)
    );
\EX_Op3[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => EX_SWAP_Instr_reg_1,
      I1 => GPR_Op3(6),
      I2 => WB_Doublet_Access_reg_2,
      I3 => of_op3_sel(0),
      I4 => of_op3_sel(1),
      I5 => \Using_FPGA.Native_5\(20),
      O => \EX_Op3_reg[0]\(25)
    );
\EX_Op3[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => EX_SWAP_Instr_reg_26,
      I1 => GPR_Op3(7),
      I2 => WB_Doublet_Access_reg_11,
      I3 => of_op3_sel(0),
      I4 => of_op3_sel(1),
      I5 => \Using_FPGA.Native_5\(19),
      O => \EX_Op3_reg[0]\(24)
    );
\EX_Op3[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => EX_SWAP_Instr_reg_2,
      I1 => GPR_Op3(8),
      I2 => WB_Doublet_Access_reg_3,
      I3 => of_op3_sel(0),
      I4 => of_op3_sel(1),
      I5 => \Using_FPGA.Native_5\(18),
      O => \EX_Op3_reg[0]\(23)
    );
\EX_Op3[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => EX_SWAP_Instr_reg_25,
      I1 => GPR_Op3(9),
      I2 => WB_Doublet_Access_reg_10,
      I3 => of_op3_sel(0),
      I4 => of_op3_sel(1),
      I5 => \Using_FPGA.Native_5\(17),
      O => \EX_Op3_reg[0]\(22)
    );
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => of_instr_ii_36,
      Q => \^ex_gpr_write_addr_reg[0]\,
      R => sync_reset
    );
ex_gpr_write_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200020202000000"
    )
        port map (
      I0 => ex_gpr_write_i_2_n_0,
      I1 => sync_reset,
      I2 => wb_exception_i_reg,
      I3 => ex_gpr_write,
      I4 => of_pause_reg,
      I5 => ex_gpr_write_reg_0,
      O => ex_gpr_write_reg
    );
ex_gpr_write_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFD"
    )
        port map (
      I0 => of_pause_reg,
      I1 => \^ex_gpr_write_addr_reg[0]\,
      I2 => \Using_FPGA.Native_1\,
      I3 => \Using_FPGA.Native_2\,
      I4 => \Using_FPGA.Native_3\,
      I5 => \Using_FPGA.Native_4\,
      O => ex_gpr_write_i_2_n_0
    );
ex_mbar_is_sleep_cmb_inferred_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => \^ex_gpr_write_addr_reg[0]\,
      I1 => \Using_FPGA.Native_1\,
      I2 => of_pause_reg,
      I3 => ex_mbar_is_sleep,
      O => ex_mbar_is_sleep_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_395 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    of_instr_ii_35 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_395 : entity is "MB_FDR";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_395;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_395 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => of_instr_ii_35,
      Q => D(0),
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_397 is
  port (
    \ex_instr_reg[8]\ : out STD_LOGIC;
    \EX_Op3_reg[1]\ : out STD_LOGIC;
    \EX_Op3_reg[1]_0\ : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    of_instr_ii_34 : in STD_LOGIC;
    Clk : in STD_LOGIC;
    I4 : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    I0 : in STD_LOGIC;
    \wb_gpr_write_addr_reg[2]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \Using_FPGA.Native_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_397 : entity is "MB_FDR";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_397;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_397 is
  signal \^ex_instr_reg[8]\ : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  \ex_instr_reg[8]\ <= \^ex_instr_reg[8]\;
\EX_Op3[0]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6F6FFF6F"
    )
        port map (
      I0 => I4,
      I1 => \^ex_instr_reg[8]\,
      I2 => \Using_FPGA.Native_0\,
      I3 => \Using_FPGA.Native_1\,
      I4 => I0,
      O => \EX_Op3_reg[1]\
    );
\EX_Op3[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2FF2"
    )
        port map (
      I0 => \^ex_instr_reg[8]\,
      I1 => \wb_gpr_write_addr_reg[2]\(1),
      I2 => \Using_FPGA.Native_2\,
      I3 => \wb_gpr_write_addr_reg[2]\(0),
      O => \EX_Op3_reg[1]_0\
    );
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => of_instr_ii_34,
      Q => \^ex_instr_reg[8]\,
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_399 is
  port (
    \ex_instr_reg[9]\ : out STD_LOGIC;
    ex_op1_cmp_eq : out STD_LOGIC;
    \EX_Op3_reg[1]\ : out STD_LOGIC;
    \EX_Op3_reg[1]_0\ : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    of_instr_ii_33 : in STD_LOGIC;
    Clk : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    ex_op1_cmp_eq1 : in STD_LOGIC;
    I0 : in STD_LOGIC;
    \ex_gpr_write_addr_reg[4]\ : in STD_LOGIC;
    \Using_FPGA.Native_2\ : in STD_LOGIC;
    \ex_gpr_write_addr_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \wb_gpr_write_addr_reg[2]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \Using_FPGA.Native_3\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_399 : entity is "MB_FDR";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_399;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_399 is
  signal \^ex_instr_reg[9]\ : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  \ex_instr_reg[9]\ <= \^ex_instr_reg[9]\;
\EX_Op3[0]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FF22FF2FFFF2FF2"
    )
        port map (
      I0 => I0,
      I1 => \^ex_instr_reg[9]\,
      I2 => \Using_FPGA.Native_0\,
      I3 => \ex_gpr_write_addr_reg[4]\,
      I4 => \Using_FPGA.Native_2\,
      I5 => \ex_gpr_write_addr_reg[0]\(0),
      O => \EX_Op3_reg[1]\
    );
\EX_Op3[0]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6F6FFF6F"
    )
        port map (
      I0 => \wb_gpr_write_addr_reg[2]\(0),
      I1 => \^ex_instr_reg[9]\,
      I2 => \Using_FPGA.Native_3\,
      I3 => \wb_gpr_write_addr_reg[2]\(1),
      I4 => \Using_FPGA.Native_1\,
      O => \EX_Op3_reg[1]_0\
    );
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => of_instr_ii_33,
      Q => \^ex_instr_reg[9]\,
      R => sync_reset
    );
ex_op1_cmp_eq_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EBFF"
    )
        port map (
      I0 => \^ex_instr_reg[9]\,
      I1 => \Using_FPGA.Native_0\,
      I2 => \Using_FPGA.Native_1\,
      I3 => ex_op1_cmp_eq1,
      O => ex_op1_cmp_eq
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_401 is
  port (
    \imm_reg_reg[0]\ : out STD_LOGIC;
    of_pipe_ctrl_reg0 : out STD_LOGIC;
    ex_valid_reg : out STD_LOGIC;
    ex_valid_jump_reg : out STD_LOGIC;
    ex_valid_keep_reg : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    of_Valid_II : in STD_LOGIC;
    Clk : in STD_LOGIC;
    \wb_exception_kind_i_reg[28]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    wb_exception_i_reg : in STD_LOGIC;
    mem_exception_from_ex : in STD_LOGIC;
    mem_valid_reg : in STD_LOGIC;
    ex_jump : in STD_LOGIC;
    ex_jump_nodelay_reg : in STD_LOGIC;
    ex_valid_reg_0 : in STD_LOGIC;
    ex_valid_reg_1 : in STD_LOGIC;
    ex_branch_with_delayslot_reg : in STD_LOGIC;
    of_pause_reg : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    ex_valid_keep : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_401 : entity is "MB_FDR";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_401;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_401 is
  signal \^imm_reg_reg[0]\ : STD_LOGIC;
  signal of_next_ex_valid : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  \imm_reg_reg[0]\ <= \^imm_reg_reg[0]\;
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => of_Valid_II,
      Q => \^imm_reg_reg[0]\,
      R => sync_reset
    );
\Using_FPGA.Native_i_1__1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8AAAAAAA"
    )
        port map (
      I0 => \^imm_reg_reg[0]\,
      I1 => \wb_exception_kind_i_reg[28]\(1),
      I2 => \wb_exception_kind_i_reg[28]\(0),
      I3 => \wb_exception_kind_i_reg[28]\(2),
      I4 => wb_exception_i_reg,
      O => of_pipe_ctrl_reg0
    );
ex_valid_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000C000C0000000A"
    )
        port map (
      I0 => ex_valid_reg_1,
      I1 => of_next_ex_valid,
      I2 => sync_reset,
      I3 => wb_exception_i_reg,
      I4 => ex_branch_with_delayslot_reg,
      I5 => of_pause_reg,
      O => ex_valid_reg
    );
ex_valid_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000707070"
    )
        port map (
      I0 => mem_exception_from_ex,
      I1 => mem_valid_reg,
      I2 => \^imm_reg_reg[0]\,
      I3 => ex_jump,
      I4 => ex_jump_nodelay_reg,
      I5 => ex_valid_reg_0,
      O => of_next_ex_valid
    );
ex_valid_jump_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000C000C0000000A"
    )
        port map (
      I0 => \out\,
      I1 => of_next_ex_valid,
      I2 => sync_reset,
      I3 => wb_exception_i_reg,
      I4 => ex_branch_with_delayslot_reg,
      I5 => of_pause_reg,
      O => ex_valid_jump_reg
    );
ex_valid_keep_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => of_next_ex_valid,
      I1 => of_pause_reg,
      I2 => ex_valid_keep,
      O => ex_valid_keep_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_402 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    I0125_out : out STD_LOGIC;
    I1 : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    of_pc_ii_31 : in STD_LOGIC;
    Clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    if_missed_fetch_reg : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    of_op1_sel_spr_pc : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_402 : entity is "MB_FDR";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_402;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_402 is
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  D(0) <= \^d\(0);
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => of_pc_ii_31,
      Q => \^d\(0),
      R => sync_reset
    );
\Using_FPGA.Native_i_1__70\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => Q(0),
      I1 => if_missed_fetch_reg,
      I2 => \Using_FPGA.Native_0\,
      I3 => \^d\(0),
      O => I0125_out
    );
\Using_FPGA.Native_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^d\(0),
      I1 => \Using_FPGA.Native_1\,
      I2 => of_op1_sel_spr_pc,
      O => I1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_404 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \EX_Op1_reg[10]\ : out STD_LOGIC;
    I085_out : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    of_pc_ii_21 : in STD_LOGIC;
    Clk : in STD_LOGIC;
    of_op1_sel_spr_pc : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    if_missed_fetch_reg : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_404 : entity is "MB_FDR";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_404;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_404 is
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  D(0) <= \^d\(0);
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => of_pc_ii_21,
      Q => \^d\(0),
      R => sync_reset
    );
\Using_FPGA.Native_i_1__80\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => Q(0),
      I1 => if_missed_fetch_reg,
      I2 => \Using_FPGA.Native_0\,
      I3 => \^d\(0),
      O => I085_out
    );
\Using_FPGA.Native_i_2__166\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^d\(0),
      I1 => of_op1_sel_spr_pc,
      O => \EX_Op1_reg[10]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_406 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \EX_Op1_reg[11]\ : out STD_LOGIC;
    I081_out : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    of_pc_ii_20 : in STD_LOGIC;
    Clk : in STD_LOGIC;
    of_op1_sel_spr_pc : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    if_missed_fetch_reg : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_406 : entity is "MB_FDR";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_406;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_406 is
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  D(0) <= \^d\(0);
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => of_pc_ii_20,
      Q => \^d\(0),
      R => sync_reset
    );
\Using_FPGA.Native_i_1__81\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => Q(0),
      I1 => if_missed_fetch_reg,
      I2 => \Using_FPGA.Native_0\,
      I3 => \^d\(0),
      O => I081_out
    );
\Using_FPGA.Native_i_2__165\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^d\(0),
      I1 => of_op1_sel_spr_pc,
      O => \EX_Op1_reg[11]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_408 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \EX_Op1_reg[12]\ : out STD_LOGIC;
    I077_out : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    of_pc_ii_19 : in STD_LOGIC;
    Clk : in STD_LOGIC;
    of_op1_sel_spr_pc : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    if_missed_fetch_reg : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_408 : entity is "MB_FDR";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_408;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_408 is
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  D(0) <= \^d\(0);
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => of_pc_ii_19,
      Q => \^d\(0),
      R => sync_reset
    );
\Using_FPGA.Native_i_1__82\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => Q(0),
      I1 => if_missed_fetch_reg,
      I2 => \Using_FPGA.Native_0\,
      I3 => \^d\(0),
      O => I077_out
    );
\Using_FPGA.Native_i_2__164\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^d\(0),
      I1 => of_op1_sel_spr_pc,
      O => \EX_Op1_reg[12]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_410 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \EX_Op1_reg[13]\ : out STD_LOGIC;
    I073_out : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    of_pc_ii_18 : in STD_LOGIC;
    Clk : in STD_LOGIC;
    of_op1_sel_spr_pc : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    if_missed_fetch_reg : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_410 : entity is "MB_FDR";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_410;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_410 is
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  D(0) <= \^d\(0);
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => of_pc_ii_18,
      Q => \^d\(0),
      R => sync_reset
    );
\Using_FPGA.Native_i_1__83\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => Q(0),
      I1 => if_missed_fetch_reg,
      I2 => \Using_FPGA.Native_0\,
      I3 => \^d\(0),
      O => I073_out
    );
\Using_FPGA.Native_i_2__163\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^d\(0),
      I1 => of_op1_sel_spr_pc,
      O => \EX_Op1_reg[13]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_412 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \EX_Op1_reg[14]\ : out STD_LOGIC;
    I069_out : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    of_pc_ii_17 : in STD_LOGIC;
    Clk : in STD_LOGIC;
    of_op1_sel_spr_pc : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    if_missed_fetch_reg : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_412 : entity is "MB_FDR";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_412;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_412 is
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  D(0) <= \^d\(0);
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => of_pc_ii_17,
      Q => \^d\(0),
      R => sync_reset
    );
\Using_FPGA.Native_i_1__84\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => Q(0),
      I1 => if_missed_fetch_reg,
      I2 => \Using_FPGA.Native_0\,
      I3 => \^d\(0),
      O => I069_out
    );
\Using_FPGA.Native_i_2__162\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^d\(0),
      I1 => of_op1_sel_spr_pc,
      O => \EX_Op1_reg[14]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_414 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \EX_Op1_reg[15]\ : out STD_LOGIC;
    I065_out : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    of_pc_ii_16 : in STD_LOGIC;
    Clk : in STD_LOGIC;
    of_op1_sel_spr_pc : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    if_missed_fetch_reg : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_414 : entity is "MB_FDR";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_414;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_414 is
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  D(0) <= \^d\(0);
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => of_pc_ii_16,
      Q => \^d\(0),
      R => sync_reset
    );
\Using_FPGA.Native_i_1__85\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => Q(0),
      I1 => if_missed_fetch_reg,
      I2 => \Using_FPGA.Native_0\,
      I3 => \^d\(0),
      O => I065_out
    );
\Using_FPGA.Native_i_2__161\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^d\(0),
      I1 => of_op1_sel_spr_pc,
      O => \EX_Op1_reg[15]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_416 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \EX_Op1_reg[16]\ : out STD_LOGIC;
    I061_out : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    of_pc_ii_15 : in STD_LOGIC;
    Clk : in STD_LOGIC;
    of_op1_sel_spr_pc : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    if_missed_fetch_reg : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_416 : entity is "MB_FDR";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_416;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_416 is
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  D(0) <= \^d\(0);
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => of_pc_ii_15,
      Q => \^d\(0),
      R => sync_reset
    );
\Using_FPGA.Native_i_1__86\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => Q(0),
      I1 => if_missed_fetch_reg,
      I2 => \Using_FPGA.Native_0\,
      I3 => \^d\(0),
      O => I061_out
    );
\Using_FPGA.Native_i_2__160\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^d\(0),
      I1 => of_op1_sel_spr_pc,
      O => \EX_Op1_reg[16]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_418 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \EX_Op1_reg[17]\ : out STD_LOGIC;
    I057_out : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    of_pc_ii_14 : in STD_LOGIC;
    Clk : in STD_LOGIC;
    of_op1_sel_spr_pc : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    if_missed_fetch_reg : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_418 : entity is "MB_FDR";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_418;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_418 is
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  D(0) <= \^d\(0);
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => of_pc_ii_14,
      Q => \^d\(0),
      R => sync_reset
    );
\Using_FPGA.Native_i_1__87\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => Q(0),
      I1 => if_missed_fetch_reg,
      I2 => \Using_FPGA.Native_0\,
      I3 => \^d\(0),
      O => I057_out
    );
\Using_FPGA.Native_i_2__159\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^d\(0),
      I1 => of_op1_sel_spr_pc,
      O => \EX_Op1_reg[17]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_420 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \EX_Op1_reg[18]\ : out STD_LOGIC;
    I053_out : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    of_pc_ii_13 : in STD_LOGIC;
    Clk : in STD_LOGIC;
    of_op1_sel_spr_pc : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    if_missed_fetch_reg : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_420 : entity is "MB_FDR";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_420;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_420 is
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  D(0) <= \^d\(0);
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => of_pc_ii_13,
      Q => \^d\(0),
      R => sync_reset
    );
\Using_FPGA.Native_i_1__88\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => Q(0),
      I1 => if_missed_fetch_reg,
      I2 => \Using_FPGA.Native_0\,
      I3 => \^d\(0),
      O => I053_out
    );
\Using_FPGA.Native_i_2__158\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^d\(0),
      I1 => of_op1_sel_spr_pc,
      O => \EX_Op1_reg[18]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_422 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \EX_Op1_reg[19]\ : out STD_LOGIC;
    I049_out : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    of_pc_ii_12 : in STD_LOGIC;
    Clk : in STD_LOGIC;
    of_op1_sel_spr_pc : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    if_missed_fetch_reg : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_422 : entity is "MB_FDR";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_422;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_422 is
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  D(0) <= \^d\(0);
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => of_pc_ii_12,
      Q => \^d\(0),
      R => sync_reset
    );
\Using_FPGA.Native_i_1__89\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => Q(0),
      I1 => if_missed_fetch_reg,
      I2 => \Using_FPGA.Native_0\,
      I3 => \^d\(0),
      O => I049_out
    );
\Using_FPGA.Native_i_2__157\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^d\(0),
      I1 => of_op1_sel_spr_pc,
      O => \EX_Op1_reg[19]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_424 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \EX_Op1_reg[1]\ : out STD_LOGIC;
    I0121_out : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    of_pc_ii_30 : in STD_LOGIC;
    Clk : in STD_LOGIC;
    of_op1_sel_spr_pc : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    if_missed_fetch_reg : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_424 : entity is "MB_FDR";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_424;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_424 is
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  D(0) <= \^d\(0);
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => of_pc_ii_30,
      Q => \^d\(0),
      R => sync_reset
    );
\Using_FPGA.Native_i_1__71\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => Q(0),
      I1 => if_missed_fetch_reg,
      I2 => \Using_FPGA.Native_0\,
      I3 => \^d\(0),
      O => I0121_out
    );
\Using_FPGA.Native_i_2__175\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^d\(0),
      I1 => of_op1_sel_spr_pc,
      O => \EX_Op1_reg[1]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_426 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \EX_Op1_reg[20]\ : out STD_LOGIC;
    I045_out : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    of_pc_ii_11 : in STD_LOGIC;
    Clk : in STD_LOGIC;
    of_op1_sel_spr_pc : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    if_missed_fetch_reg : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_426 : entity is "MB_FDR";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_426;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_426 is
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  D(0) <= \^d\(0);
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => of_pc_ii_11,
      Q => \^d\(0),
      R => sync_reset
    );
\Using_FPGA.Native_i_1__90\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => Q(0),
      I1 => if_missed_fetch_reg,
      I2 => \Using_FPGA.Native_0\,
      I3 => \^d\(0),
      O => I045_out
    );
\Using_FPGA.Native_i_2__156\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^d\(0),
      I1 => of_op1_sel_spr_pc,
      O => \EX_Op1_reg[20]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_428 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \EX_Op1_reg[21]\ : out STD_LOGIC;
    I041_out : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    of_pc_ii_10 : in STD_LOGIC;
    Clk : in STD_LOGIC;
    of_op1_sel_spr_pc : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    if_missed_fetch_reg : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_428 : entity is "MB_FDR";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_428;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_428 is
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  D(0) <= \^d\(0);
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => of_pc_ii_10,
      Q => \^d\(0),
      R => sync_reset
    );
\Using_FPGA.Native_i_1__91\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => Q(0),
      I1 => if_missed_fetch_reg,
      I2 => \Using_FPGA.Native_0\,
      I3 => \^d\(0),
      O => I041_out
    );
\Using_FPGA.Native_i_2__155\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^d\(0),
      I1 => of_op1_sel_spr_pc,
      O => \EX_Op1_reg[21]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_430 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \EX_Op1_reg[22]\ : out STD_LOGIC;
    I037_out : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    of_pc_ii_9 : in STD_LOGIC;
    Clk : in STD_LOGIC;
    of_op1_sel_spr_pc : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    if_missed_fetch_reg : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_430 : entity is "MB_FDR";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_430;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_430 is
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  D(0) <= \^d\(0);
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => of_pc_ii_9,
      Q => \^d\(0),
      R => sync_reset
    );
\Using_FPGA.Native_i_1__92\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => Q(0),
      I1 => if_missed_fetch_reg,
      I2 => \Using_FPGA.Native_0\,
      I3 => \^d\(0),
      O => I037_out
    );
\Using_FPGA.Native_i_2__154\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^d\(0),
      I1 => of_op1_sel_spr_pc,
      O => \EX_Op1_reg[22]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_432 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \EX_Op1_reg[23]\ : out STD_LOGIC;
    I033_out : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    of_pc_ii_8 : in STD_LOGIC;
    Clk : in STD_LOGIC;
    of_op1_sel_spr_pc : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    if_missed_fetch_reg : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_432 : entity is "MB_FDR";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_432;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_432 is
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  D(0) <= \^d\(0);
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => of_pc_ii_8,
      Q => \^d\(0),
      R => sync_reset
    );
\Using_FPGA.Native_i_1__93\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => Q(0),
      I1 => if_missed_fetch_reg,
      I2 => \Using_FPGA.Native_0\,
      I3 => \^d\(0),
      O => I033_out
    );
\Using_FPGA.Native_i_2__153\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^d\(0),
      I1 => of_op1_sel_spr_pc,
      O => \EX_Op1_reg[23]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_434 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    I029_out : out STD_LOGIC;
    \EX_Op1_reg[24]\ : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    of_pc_ii_7 : in STD_LOGIC;
    Clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    if_missed_fetch_reg : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    ex_MSR : in STD_LOGIC_VECTOR ( 0 to 0 );
    of_op1_sel_spr_pc : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_434 : entity is "MB_FDR";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_434;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_434 is
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  D(0) <= \^d\(0);
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => of_pc_ii_7,
      Q => \^d\(0),
      R => sync_reset
    );
\Using_FPGA.Native_i_1__94\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => Q(0),
      I1 => if_missed_fetch_reg,
      I2 => \Using_FPGA.Native_0\,
      I3 => \^d\(0),
      O => I029_out
    );
\Using_FPGA.Native_i_2__87\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^d\(0),
      I1 => ex_MSR(0),
      I2 => of_op1_sel_spr_pc,
      O => \EX_Op1_reg[24]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_436 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \EX_Op1_reg[25]\ : out STD_LOGIC;
    I025_out : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    of_pc_ii_6 : in STD_LOGIC;
    Clk : in STD_LOGIC;
    of_op1_sel_spr_pc : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    if_missed_fetch_reg : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_436 : entity is "MB_FDR";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_436;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_436 is
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  D(0) <= \^d\(0);
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => of_pc_ii_6,
      Q => \^d\(0),
      R => sync_reset
    );
\Using_FPGA.Native_i_1__95\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => Q(0),
      I1 => if_missed_fetch_reg,
      I2 => \Using_FPGA.Native_0\,
      I3 => \^d\(0),
      O => I025_out
    );
\Using_FPGA.Native_i_2__152\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^d\(0),
      I1 => of_op1_sel_spr_pc,
      O => \EX_Op1_reg[25]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_438 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    I021_out : out STD_LOGIC;
    \EX_Op1_reg[26]\ : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    of_pc_ii_5 : in STD_LOGIC;
    Clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    if_missed_fetch_reg : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    of_op1_sel_spr_pc : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_438 : entity is "MB_FDR";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_438;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_438 is
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  D(0) <= \^d\(0);
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => of_pc_ii_5,
      Q => \^d\(0),
      R => sync_reset
    );
\Using_FPGA.Native_i_1__96\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => Q(0),
      I1 => if_missed_fetch_reg,
      I2 => \Using_FPGA.Native_0\,
      I3 => \^d\(0),
      O => I021_out
    );
\Using_FPGA.Native_i_2__86\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^d\(0),
      I1 => \Using_FPGA.Native_1\,
      I2 => of_op1_sel_spr_pc,
      O => \EX_Op1_reg[26]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_440 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \EX_Op1_reg[27]\ : out STD_LOGIC;
    I017_out : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    of_pc_ii_4 : in STD_LOGIC;
    Clk : in STD_LOGIC;
    of_op1_sel_spr_pc : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    if_missed_fetch_reg : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_440 : entity is "MB_FDR";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_440;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_440 is
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  D(0) <= \^d\(0);
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => of_pc_ii_4,
      Q => \^d\(0),
      R => sync_reset
    );
\Using_FPGA.Native_i_1__97\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => Q(0),
      I1 => if_missed_fetch_reg,
      I2 => \Using_FPGA.Native_0\,
      I3 => \^d\(0),
      O => I017_out
    );
\Using_FPGA.Native_i_2__151\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^d\(0),
      I1 => of_op1_sel_spr_pc,
      O => \EX_Op1_reg[27]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_442 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    I013_out : out STD_LOGIC;
    \EX_Op1_reg[28]\ : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    of_pc_ii_3 : in STD_LOGIC;
    Clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    if_missed_fetch_reg : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    of_op1_sel_spr_pc : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_442 : entity is "MB_FDR";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_442;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_442 is
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  D(0) <= \^d\(0);
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => of_pc_ii_3,
      Q => \^d\(0),
      R => sync_reset
    );
\Using_FPGA.Native_i_1__98\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => Q(0),
      I1 => if_missed_fetch_reg,
      I2 => \Using_FPGA.Native_0\,
      I3 => \^d\(0),
      O => I013_out
    );
\Using_FPGA.Native_i_2__85\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^d\(0),
      I1 => \Using_FPGA.Native_1\,
      I2 => of_op1_sel_spr_pc,
      O => \EX_Op1_reg[28]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_444 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    I09_out : out STD_LOGIC;
    \EX_Op1_reg[29]\ : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    of_pc_ii_2 : in STD_LOGIC;
    Clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    if_missed_fetch_reg : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    of_op1_sel_spr_pc : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_444 : entity is "MB_FDR";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_444;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_444 is
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  D(0) <= \^d\(0);
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => of_pc_ii_2,
      Q => \^d\(0),
      R => sync_reset
    );
\Using_FPGA.Native_i_1__99\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => Q(0),
      I1 => if_missed_fetch_reg,
      I2 => \Using_FPGA.Native_0\,
      I3 => \^d\(0),
      O => I09_out
    );
\Using_FPGA.Native_i_2__84\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^d\(0),
      I1 => \Using_FPGA.Native_1\,
      I2 => of_op1_sel_spr_pc,
      O => \EX_Op1_reg[29]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_446 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \EX_Op1_reg[2]\ : out STD_LOGIC;
    I0117_out : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    of_pc_ii_29 : in STD_LOGIC;
    Clk : in STD_LOGIC;
    of_op1_sel_spr_pc : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    if_missed_fetch_reg : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_446 : entity is "MB_FDR";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_446;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_446 is
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  D(0) <= \^d\(0);
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => of_pc_ii_29,
      Q => \^d\(0),
      R => sync_reset
    );
\Using_FPGA.Native_i_1__72\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => Q(0),
      I1 => if_missed_fetch_reg,
      I2 => \Using_FPGA.Native_0\,
      I3 => \^d\(0),
      O => I0117_out
    );
\Using_FPGA.Native_i_2__174\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^d\(0),
      I1 => of_op1_sel_spr_pc,
      O => \EX_Op1_reg[2]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_448 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    I05_out : out STD_LOGIC;
    \EX_Op1_reg[30]\ : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    of_pc_ii_1 : in STD_LOGIC;
    Clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    if_missed_fetch_reg : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    of_op1_sel_spr_pc : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_448 : entity is "MB_FDR";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_448;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_448 is
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  D(0) <= \^d\(0);
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => of_pc_ii_1,
      Q => \^d\(0),
      R => sync_reset
    );
\Using_FPGA.Native_i_1__100\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => Q(0),
      I1 => if_missed_fetch_reg,
      I2 => \Using_FPGA.Native_0\,
      I3 => \^d\(0),
      O => I05_out
    );
\Using_FPGA.Native_i_2__83\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^d\(0),
      I1 => \Using_FPGA.Native_1\,
      I2 => of_op1_sel_spr_pc,
      O => \EX_Op1_reg[30]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_450 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \EX_Op1_reg[31]\ : out STD_LOGIC;
    I0 : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    of_pc_ii_0 : in STD_LOGIC;
    Clk : in STD_LOGIC;
    of_op1_sel_spr_pc : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    if_missed_fetch_reg : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_450 : entity is "MB_FDR";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_450;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_450 is
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  D(0) <= \^d\(0);
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => of_pc_ii_0,
      Q => \^d\(0),
      R => sync_reset
    );
\Using_FPGA.Native_i_1__101\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => Q(0),
      I1 => if_missed_fetch_reg,
      I2 => \Using_FPGA.Native_0\,
      I3 => \^d\(0),
      O => I0
    );
\Using_FPGA.Native_i_2__150\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^d\(0),
      I1 => of_op1_sel_spr_pc,
      O => \EX_Op1_reg[31]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_452 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \EX_Op1_reg[3]\ : out STD_LOGIC;
    I0113_out : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    of_pc_ii_28 : in STD_LOGIC;
    Clk : in STD_LOGIC;
    of_op1_sel_spr_pc : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    if_missed_fetch_reg : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_452 : entity is "MB_FDR";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_452;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_452 is
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  D(0) <= \^d\(0);
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => of_pc_ii_28,
      Q => \^d\(0),
      R => sync_reset
    );
\Using_FPGA.Native_i_1__73\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => Q(0),
      I1 => if_missed_fetch_reg,
      I2 => \Using_FPGA.Native_0\,
      I3 => \^d\(0),
      O => I0113_out
    );
\Using_FPGA.Native_i_2__173\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^d\(0),
      I1 => of_op1_sel_spr_pc,
      O => \EX_Op1_reg[3]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_454 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \EX_Op1_reg[4]\ : out STD_LOGIC;
    I0109_out : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    of_pc_ii_27 : in STD_LOGIC;
    Clk : in STD_LOGIC;
    of_op1_sel_spr_pc : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    if_missed_fetch_reg : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_454 : entity is "MB_FDR";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_454;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_454 is
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  D(0) <= \^d\(0);
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => of_pc_ii_27,
      Q => \^d\(0),
      R => sync_reset
    );
\Using_FPGA.Native_i_1__74\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => Q(0),
      I1 => if_missed_fetch_reg,
      I2 => \Using_FPGA.Native_0\,
      I3 => \^d\(0),
      O => I0109_out
    );
\Using_FPGA.Native_i_2__172\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^d\(0),
      I1 => of_op1_sel_spr_pc,
      O => \EX_Op1_reg[4]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_456 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \EX_Op1_reg[5]\ : out STD_LOGIC;
    I0105_out : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    of_pc_ii_26 : in STD_LOGIC;
    Clk : in STD_LOGIC;
    of_op1_sel_spr_pc : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    if_missed_fetch_reg : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_456 : entity is "MB_FDR";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_456;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_456 is
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  D(0) <= \^d\(0);
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => of_pc_ii_26,
      Q => \^d\(0),
      R => sync_reset
    );
\Using_FPGA.Native_i_1__75\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => Q(0),
      I1 => if_missed_fetch_reg,
      I2 => \Using_FPGA.Native_0\,
      I3 => \^d\(0),
      O => I0105_out
    );
\Using_FPGA.Native_i_2__171\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^d\(0),
      I1 => of_op1_sel_spr_pc,
      O => \EX_Op1_reg[5]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_458 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \EX_Op1_reg[6]\ : out STD_LOGIC;
    I0101_out : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    of_pc_ii_25 : in STD_LOGIC;
    Clk : in STD_LOGIC;
    of_op1_sel_spr_pc : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    if_missed_fetch_reg : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_458 : entity is "MB_FDR";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_458;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_458 is
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  D(0) <= \^d\(0);
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => of_pc_ii_25,
      Q => \^d\(0),
      R => sync_reset
    );
\Using_FPGA.Native_i_1__76\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => Q(0),
      I1 => if_missed_fetch_reg,
      I2 => \Using_FPGA.Native_0\,
      I3 => \^d\(0),
      O => I0101_out
    );
\Using_FPGA.Native_i_2__170\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^d\(0),
      I1 => of_op1_sel_spr_pc,
      O => \EX_Op1_reg[6]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_460 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \EX_Op1_reg[7]\ : out STD_LOGIC;
    I097_out : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    of_pc_ii_24 : in STD_LOGIC;
    Clk : in STD_LOGIC;
    of_op1_sel_spr_pc : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    if_missed_fetch_reg : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_460 : entity is "MB_FDR";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_460;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_460 is
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  D(0) <= \^d\(0);
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => of_pc_ii_24,
      Q => \^d\(0),
      R => sync_reset
    );
\Using_FPGA.Native_i_1__77\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => Q(0),
      I1 => if_missed_fetch_reg,
      I2 => \Using_FPGA.Native_0\,
      I3 => \^d\(0),
      O => I097_out
    );
\Using_FPGA.Native_i_2__169\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^d\(0),
      I1 => of_op1_sel_spr_pc,
      O => \EX_Op1_reg[7]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_462 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \EX_Op1_reg[8]\ : out STD_LOGIC;
    I093_out : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    of_pc_ii_23 : in STD_LOGIC;
    Clk : in STD_LOGIC;
    of_op1_sel_spr_pc : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    if_missed_fetch_reg : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_462 : entity is "MB_FDR";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_462;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_462 is
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  D(0) <= \^d\(0);
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => of_pc_ii_23,
      Q => \^d\(0),
      R => sync_reset
    );
\Using_FPGA.Native_i_1__78\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => Q(0),
      I1 => if_missed_fetch_reg,
      I2 => \Using_FPGA.Native_0\,
      I3 => \^d\(0),
      O => I093_out
    );
\Using_FPGA.Native_i_2__168\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^d\(0),
      I1 => of_op1_sel_spr_pc,
      O => \EX_Op1_reg[8]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_464 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \EX_Op1_reg[9]\ : out STD_LOGIC;
    I089_out : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    of_pc_ii_22 : in STD_LOGIC;
    Clk : in STD_LOGIC;
    of_op1_sel_spr_pc : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    if_missed_fetch_reg : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_464 : entity is "MB_FDR";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_464;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_464 is
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  D(0) <= \^d\(0);
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => of_pc_ii_22,
      Q => \^d\(0),
      R => sync_reset
    );
\Using_FPGA.Native_i_1__79\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => Q(0),
      I1 => if_missed_fetch_reg,
      I2 => \Using_FPGA.Native_0\,
      I3 => \^d\(0),
      O => I089_out
    );
\Using_FPGA.Native_i_2__167\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^d\(0),
      I1 => of_op1_sel_spr_pc,
      O => \EX_Op1_reg[9]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_497 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    MEM_Fwd : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Clk : in STD_LOGIC;
    wb_MSR_Clear_IE : in STD_LOGIC;
    \EX_Op1_reg[24]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ex_MTS_MSR : in STD_LOGIC;
    EX_PipeRun : in STD_LOGIC;
    ex_MSR : in STD_LOGIC_VECTOR ( 0 to 0 );
    MEM_Sel_MSR : in STD_LOGIC;
    mem_ex_result : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_497 : entity is "MB_FDR";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_497;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_497 is
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  D(0) <= \^d\(0);
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \Using_FPGA.Native_1\,
      Q => \^d\(0),
      R => sync_reset
    );
\Using_FPGA.Native_i_1__146\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \^d\(0),
      I1 => wb_MSR_Clear_IE,
      I2 => \EX_Op1_reg[24]\(0),
      I3 => ex_MTS_MSR,
      I4 => EX_PipeRun,
      I5 => ex_MSR(0),
      O => \Using_FPGA.Native_0\
    );
\WB_MEM_Result[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(0),
      I1 => MEM_Sel_MSR,
      I2 => mem_ex_result(0),
      O => MEM_Fwd(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_498 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    MEM_Fwd : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Clk : in STD_LOGIC;
    wb_MSR_Clear_IE : in STD_LOGIC;
    \EX_Op1_reg[26]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ex_MTS_MSR : in STD_LOGIC;
    EX_PipeRun : in STD_LOGIC;
    \Using_FPGA.Native_2\ : in STD_LOGIC;
    MEM_Sel_MSR : in STD_LOGIC;
    mem_ex_result : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_498 : entity is "MB_FDR";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_498;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_498 is
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  D(0) <= \^d\(0);
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \Using_FPGA.Native_1\,
      Q => \^d\(0),
      R => sync_reset
    );
\Using_FPGA.Native_i_1__147\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \^d\(0),
      I1 => wb_MSR_Clear_IE,
      I2 => \EX_Op1_reg[26]\(0),
      I3 => ex_MTS_MSR,
      I4 => EX_PipeRun,
      I5 => \Using_FPGA.Native_2\,
      O => \Using_FPGA.Native_0\
    );
\WB_MEM_Result[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(0),
      I1 => MEM_Sel_MSR,
      I2 => mem_ex_result(0),
      O => MEM_Fwd(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_499 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    MEM_Fwd : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    Clk : in STD_LOGIC;
    MEM_Sel_MSR : in STD_LOGIC;
    mem_ex_result : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_499 : entity is "MB_FDR";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_499;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_499 is
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  D(0) <= \^d\(0);
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \Using_FPGA.Native_0\,
      Q => \^d\(0),
      R => sync_reset
    );
\WB_MEM_Result[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(0),
      I1 => MEM_Sel_MSR,
      I2 => mem_ex_result(0),
      O => MEM_Fwd(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_500 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    MEM_Fwd : out STD_LOGIC_VECTOR ( 1 downto 0 );
    sync_reset : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    Clk : in STD_LOGIC;
    MEM_Sel_MSR : in STD_LOGIC;
    mem_ex_result : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_500 : entity is "MB_FDR";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_500;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_500 is
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \WB_MEM_Result[0]_i_2\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \WB_MEM_Result[29]_i_1\ : label is "soft_lutpair2";
begin
  D(0) <= \^d\(0);
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \Using_FPGA.Native_0\,
      Q => \^d\(0),
      R => sync_reset
    );
\WB_MEM_Result[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(0),
      I1 => MEM_Sel_MSR,
      I2 => mem_ex_result(1),
      O => MEM_Fwd(1)
    );
\WB_MEM_Result[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(0),
      I1 => MEM_Sel_MSR,
      I2 => mem_ex_result(0),
      O => MEM_Fwd(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_501 is
  port (
    \WB_MEM_Result_reg[30]\ : out STD_LOGIC;
    MEM_Fwd : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    Clk : in STD_LOGIC;
    MEM_Sel_MSR : in STD_LOGIC;
    mem_ex_result : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_501 : entity is "MB_FDR";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_501;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_501 is
  signal \^wb_mem_result_reg[30]\ : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  \WB_MEM_Result_reg[30]\ <= \^wb_mem_result_reg[30]\;
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \Using_FPGA.Native_0\,
      Q => \^wb_mem_result_reg[30]\,
      R => sync_reset
    );
\WB_MEM_Result[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^wb_mem_result_reg[30]\,
      I1 => MEM_Sel_MSR,
      I2 => mem_ex_result(0),
      O => MEM_Fwd(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_502 is
  port (
    ex_MSR : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_502 : entity is "MB_FDR";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_502;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_502 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \Using_FPGA.Native_0\,
      Q => ex_MSR(0),
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_503 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_503 : entity is "MB_FDR";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_503;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_503 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \Using_FPGA.Native_1\,
      Q => \Using_FPGA.Native_0\,
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_504 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_504 : entity is "MB_FDR";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_504;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_504 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \Using_FPGA.Native_1\,
      Q => \Using_FPGA.Native_0\,
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_505 is
  port (
    of_MSR : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_505 : entity is "MB_FDR";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_505;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_505 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \Using_FPGA.Native_0\,
      Q => of_MSR(0),
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_506 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_506 : entity is "MB_FDR";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_506;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_506 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \Using_FPGA.Native_1\,
      Q => \Using_FPGA.Native_0\,
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_507 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_507 : entity is "MB_FDR";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_507;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_507 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \Using_FPGA.Native_1\,
      Q => \Using_FPGA.Native_0\,
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_508 is
  port (
    of_MSR : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_508 : entity is "MB_FDR";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_508;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_508 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \Using_FPGA.Native_0\,
      Q => of_MSR(0),
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_62 is
  port (
    wb_dcache_valid_read_data : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    WB_DCache_Valid_Read_data_i_21 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_62 : entity is "MB_FDR";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_62;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_62 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => WB_DCache_Valid_Read_data_i_21,
      Q => wb_dcache_valid_read_data(0),
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_64 is
  port (
    wb_dcache_valid_read_data : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    WB_DCache_Valid_Read_data_i_20 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_64 : entity is "MB_FDR";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_64;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_64 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => WB_DCache_Valid_Read_data_i_20,
      Q => wb_dcache_valid_read_data(0),
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_66 is
  port (
    wb_dcache_valid_read_data : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    WB_DCache_Valid_Read_data_i_19 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_66 : entity is "MB_FDR";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_66;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_66 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => WB_DCache_Valid_Read_data_i_19,
      Q => wb_dcache_valid_read_data(0),
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_68 is
  port (
    wb_dcache_valid_read_data : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    WB_DCache_Valid_Read_data_i_18 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_68 : entity is "MB_FDR";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_68;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_68 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => WB_DCache_Valid_Read_data_i_18,
      Q => wb_dcache_valid_read_data(0),
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_70 is
  port (
    wb_dcache_valid_read_data : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    WB_DCache_Valid_Read_data_i_17 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_70 : entity is "MB_FDR";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_70;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_70 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => WB_DCache_Valid_Read_data_i_17,
      Q => wb_dcache_valid_read_data(0),
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_72 is
  port (
    wb_dcache_valid_read_data : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    WB_DCache_Valid_Read_data_i_16 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_72 : entity is "MB_FDR";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_72;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_72 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => WB_DCache_Valid_Read_data_i_16,
      Q => wb_dcache_valid_read_data(0),
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_74 is
  port (
    wb_dcache_valid_read_data : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    WB_DCache_Valid_Read_data_i_15 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_74 : entity is "MB_FDR";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_74;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_74 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => WB_DCache_Valid_Read_data_i_15,
      Q => wb_dcache_valid_read_data(0),
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_76 is
  port (
    wb_dcache_valid_read_data : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    WB_DCache_Valid_Read_data_i_14 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_76 : entity is "MB_FDR";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_76;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_76 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => WB_DCache_Valid_Read_data_i_14,
      Q => wb_dcache_valid_read_data(0),
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_78 is
  port (
    wb_dcache_valid_read_data : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    WB_DCache_Valid_Read_data_i_13 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_78 : entity is "MB_FDR";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_78;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_78 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => WB_DCache_Valid_Read_data_i_13,
      Q => wb_dcache_valid_read_data(0),
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_80 is
  port (
    wb_dcache_valid_read_data : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    WB_DCache_Valid_Read_data_i_12 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_80 : entity is "MB_FDR";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_80;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_80 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => WB_DCache_Valid_Read_data_i_12,
      Q => wb_dcache_valid_read_data(0),
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_82 is
  port (
    wb_dcache_valid_read_data : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    WB_DCache_Valid_Read_data_i_30 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_82 : entity is "MB_FDR";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_82;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_82 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => WB_DCache_Valid_Read_data_i_30,
      Q => wb_dcache_valid_read_data(0),
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_84 is
  port (
    wb_dcache_valid_read_data : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    WB_DCache_Valid_Read_data_i_11 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_84 : entity is "MB_FDR";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_84;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_84 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => WB_DCache_Valid_Read_data_i_11,
      Q => wb_dcache_valid_read_data(0),
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_86 is
  port (
    wb_dcache_valid_read_data : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    WB_DCache_Valid_Read_data_i_10 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_86 : entity is "MB_FDR";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_86;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_86 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => WB_DCache_Valid_Read_data_i_10,
      Q => wb_dcache_valid_read_data(0),
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_88 is
  port (
    wb_dcache_valid_read_data : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    WB_DCache_Valid_Read_data_i_9 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_88 : entity is "MB_FDR";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_88;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_88 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => WB_DCache_Valid_Read_data_i_9,
      Q => wb_dcache_valid_read_data(0),
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_90 is
  port (
    wb_dcache_valid_read_data : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    WB_DCache_Valid_Read_data_i_8 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_90 : entity is "MB_FDR";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_90;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_90 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => WB_DCache_Valid_Read_data_i_8,
      Q => wb_dcache_valid_read_data(0),
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_92 is
  port (
    wb_dcache_valid_read_data : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    WB_DCache_Valid_Read_data_i_7 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_92 : entity is "MB_FDR";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_92;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_92 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => WB_DCache_Valid_Read_data_i_7,
      Q => wb_dcache_valid_read_data(0),
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_94 is
  port (
    wb_dcache_valid_read_data : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    WB_DCache_Valid_Read_data_i_6 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_94 : entity is "MB_FDR";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_94;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_94 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => WB_DCache_Valid_Read_data_i_6,
      Q => wb_dcache_valid_read_data(0),
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_96 is
  port (
    wb_dcache_valid_read_data : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    WB_DCache_Valid_Read_data_i_5 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_96 : entity is "MB_FDR";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_96;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_96 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => WB_DCache_Valid_Read_data_i_5,
      Q => wb_dcache_valid_read_data(0),
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_98 is
  port (
    wb_dcache_valid_read_data : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    WB_DCache_Valid_Read_data_i_4 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_98 : entity is "MB_FDR";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_98;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_98 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => WB_DCache_Valid_Read_data_i_4,
      Q => wb_dcache_valid_read_data(0),
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDS is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    I0169_out : out STD_LOGIC;
    I0165_out : out STD_LOGIC;
    I0161_out : out STD_LOGIC;
    I0157_out : out STD_LOGIC;
    I0153_out : out STD_LOGIC;
    I0149_out : out STD_LOGIC;
    I0145_out : out STD_LOGIC;
    I0141_out : out STD_LOGIC;
    I0137_out : out STD_LOGIC;
    I0133_out : out STD_LOGIC;
    I0129_out : out STD_LOGIC;
    I0125_out : out STD_LOGIC;
    I0121_out : out STD_LOGIC;
    I0117_out : out STD_LOGIC;
    I0113_out : out STD_LOGIC;
    I0109_out : out STD_LOGIC;
    I0105_out : out STD_LOGIC;
    I0101_out : out STD_LOGIC;
    I097_out : out STD_LOGIC;
    I093_out : out STD_LOGIC;
    I089_out : out STD_LOGIC;
    I085_out : out STD_LOGIC;
    I081_out : out STD_LOGIC;
    I077_out : out STD_LOGIC;
    I073_out : out STD_LOGIC;
    I069_out : out STD_LOGIC;
    I065_out : out STD_LOGIC;
    I061_out : out STD_LOGIC;
    I057_out : out STD_LOGIC;
    I053_out : out STD_LOGIC;
    I049_out : out STD_LOGIC;
    I045_out : out STD_LOGIC;
    I037_out : out STD_LOGIC;
    I033_out : out STD_LOGIC;
    I029_out : out STD_LOGIC;
    I025_out : out STD_LOGIC;
    I021_out : out STD_LOGIC;
    I017_out : out STD_LOGIC;
    I013_out : out STD_LOGIC;
    I09_out : out STD_LOGIC;
    I05_out : out STD_LOGIC;
    I0_1 : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    sel_input_i_0 : in STD_LOGIC;
    Clk : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    if_missed_fetch_reg : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    \Using_FPGA.Native_2\ : in STD_LOGIC;
    \Serial_Dbg_Intf.if_debug_ready_i_reg\ : in STD_LOGIC_VECTOR ( 19 downto 0 );
    \Use_XX_Accesses.xx_data_reg[2]\ : in STD_LOGIC;
    \Using_FPGA.Native_3\ : in STD_LOGIC;
    \Using_FPGA.Native_4\ : in STD_LOGIC;
    \Use_XX_Accesses.xx_data_reg[4]\ : in STD_LOGIC;
    \Using_FPGA.Native_5\ : in STD_LOGIC;
    \Use_XX_Accesses.xx_data_reg[5]\ : in STD_LOGIC;
    \Using_FPGA.Native_6\ : in STD_LOGIC;
    \Use_XX_Accesses.xx_data_reg[6]\ : in STD_LOGIC;
    \Using_FPGA.Native_7\ : in STD_LOGIC;
    \Use_XX_Accesses.xx_data_reg[7]\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Use_XX_Accesses.xx_data_reg[8]\ : in STD_LOGIC;
    \Using_FPGA.Native_8\ : in STD_LOGIC;
    \Use_XX_Accesses.xx_data_reg[9]\ : in STD_LOGIC;
    \Using_FPGA.Native_9\ : in STD_LOGIC;
    \Use_XX_Accesses.xx_data_reg[10]\ : in STD_LOGIC;
    \Using_FPGA.Native_10\ : in STD_LOGIC;
    \Using_FPGA.Native_11\ : in STD_LOGIC_VECTOR ( 20 downto 0 );
    \Use_XX_Accesses.xx_data_reg[21]\ : in STD_LOGIC;
    \Use_XX_Accesses.xx_data_reg[22]\ : in STD_LOGIC;
    \Use_XX_Accesses.xx_data_reg[23]\ : in STD_LOGIC;
    \Use_XX_Accesses.xx_data_reg[24]\ : in STD_LOGIC;
    \Use_XX_Accesses.xx_data_reg[25]\ : in STD_LOGIC;
    \Use_XX_Accesses.xx_data_reg[26]\ : in STD_LOGIC;
    \Use_XX_Accesses.xx_data_reg[27]\ : in STD_LOGIC;
    \Use_XX_Accesses.xx_data_reg[28]\ : in STD_LOGIC;
    \Use_XX_Accesses.xx_data_reg[29]\ : in STD_LOGIC;
    \Use_XX_Accesses.xx_data_reg[30]\ : in STD_LOGIC;
    \Use_XX_Accesses.xx_data_reg[31]\ : in STD_LOGIC;
    \Using_FPGA.Native_12\ : in STD_LOGIC;
    \Using_FPGA.Native_13\ : in STD_LOGIC;
    of_predecode : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDS;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDS is
  signal \^using_fpga.native_0\ : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDS";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  \Using_FPGA.Native_0\ <= \^using_fpga.native_0\;
\Using_FPGA.Native\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => Clk,
      CE => '1',
      D => sel_input_i_0,
      Q => \^using_fpga.native_0\,
      S => sync_reset
    );
\Using_FPGA.Native_i_1__27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \in\(12),
      I1 => if_missed_fetch_reg,
      I2 => \^using_fpga.native_0\,
      I3 => \Using_FPGA.Native_1\,
      O => I0169_out
    );
\Using_FPGA.Native_i_1__28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \in\(11),
      I1 => if_missed_fetch_reg,
      I2 => \^using_fpga.native_0\,
      I3 => \Using_FPGA.Native_2\,
      O => I0165_out
    );
\Using_FPGA.Native_i_1__29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFFFFFF8000000"
    )
        port map (
      I0 => \Serial_Dbg_Intf.if_debug_ready_i_reg\(19),
      I1 => \Serial_Dbg_Intf.if_debug_ready_i_reg\(18),
      I2 => \Use_XX_Accesses.xx_data_reg[2]\,
      I3 => if_missed_fetch_reg,
      I4 => \^using_fpga.native_0\,
      I5 => \Using_FPGA.Native_3\,
      O => I0161_out
    );
\Using_FPGA.Native_i_1__30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \in\(10),
      I1 => if_missed_fetch_reg,
      I2 => \^using_fpga.native_0\,
      I3 => \Using_FPGA.Native_4\,
      O => I0157_out
    );
\Using_FPGA.Native_i_1__31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFFFFFF8000000"
    )
        port map (
      I0 => \Serial_Dbg_Intf.if_debug_ready_i_reg\(19),
      I1 => \Serial_Dbg_Intf.if_debug_ready_i_reg\(17),
      I2 => \Use_XX_Accesses.xx_data_reg[4]\,
      I3 => if_missed_fetch_reg,
      I4 => \^using_fpga.native_0\,
      I5 => \Using_FPGA.Native_5\,
      O => I0153_out
    );
\Using_FPGA.Native_i_1__32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFFFFFF8000000"
    )
        port map (
      I0 => \Serial_Dbg_Intf.if_debug_ready_i_reg\(19),
      I1 => \Serial_Dbg_Intf.if_debug_ready_i_reg\(16),
      I2 => \Use_XX_Accesses.xx_data_reg[5]\,
      I3 => if_missed_fetch_reg,
      I4 => \^using_fpga.native_0\,
      I5 => \Using_FPGA.Native_6\,
      O => I0149_out
    );
\Using_FPGA.Native_i_1__33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFFFFFF8000000"
    )
        port map (
      I0 => \Serial_Dbg_Intf.if_debug_ready_i_reg\(19),
      I1 => \Serial_Dbg_Intf.if_debug_ready_i_reg\(15),
      I2 => \Use_XX_Accesses.xx_data_reg[6]\,
      I3 => if_missed_fetch_reg,
      I4 => \^using_fpga.native_0\,
      I5 => \Using_FPGA.Native_7\,
      O => I0145_out
    );
\Using_FPGA.Native_i_1__34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFFFFFF8000000"
    )
        port map (
      I0 => \Serial_Dbg_Intf.if_debug_ready_i_reg\(19),
      I1 => \Serial_Dbg_Intf.if_debug_ready_i_reg\(14),
      I2 => \Use_XX_Accesses.xx_data_reg[7]\,
      I3 => if_missed_fetch_reg,
      I4 => \^using_fpga.native_0\,
      I5 => D(0),
      O => I0141_out
    );
\Using_FPGA.Native_i_1__35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFFFFFF8000000"
    )
        port map (
      I0 => \Serial_Dbg_Intf.if_debug_ready_i_reg\(19),
      I1 => \Serial_Dbg_Intf.if_debug_ready_i_reg\(13),
      I2 => \Use_XX_Accesses.xx_data_reg[8]\,
      I3 => if_missed_fetch_reg,
      I4 => \^using_fpga.native_0\,
      I5 => \Using_FPGA.Native_8\,
      O => I0137_out
    );
\Using_FPGA.Native_i_1__36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFFFFFF8000000"
    )
        port map (
      I0 => \Serial_Dbg_Intf.if_debug_ready_i_reg\(19),
      I1 => \Serial_Dbg_Intf.if_debug_ready_i_reg\(12),
      I2 => \Use_XX_Accesses.xx_data_reg[9]\,
      I3 => if_missed_fetch_reg,
      I4 => \^using_fpga.native_0\,
      I5 => \Using_FPGA.Native_9\,
      O => I0133_out
    );
\Using_FPGA.Native_i_1__37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFFFFFF8000000"
    )
        port map (
      I0 => \Serial_Dbg_Intf.if_debug_ready_i_reg\(19),
      I1 => \Serial_Dbg_Intf.if_debug_ready_i_reg\(11),
      I2 => \Use_XX_Accesses.xx_data_reg[10]\,
      I3 => if_missed_fetch_reg,
      I4 => \^using_fpga.native_0\,
      I5 => \Using_FPGA.Native_10\,
      O => I0129_out
    );
\Using_FPGA.Native_i_1__38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \in\(9),
      I1 => if_missed_fetch_reg,
      I2 => \^using_fpga.native_0\,
      I3 => \Using_FPGA.Native_11\(20),
      O => I0125_out
    );
\Using_FPGA.Native_i_1__39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \in\(8),
      I1 => if_missed_fetch_reg,
      I2 => \^using_fpga.native_0\,
      I3 => \Using_FPGA.Native_11\(19),
      O => I0121_out
    );
\Using_FPGA.Native_i_1__40\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \in\(7),
      I1 => if_missed_fetch_reg,
      I2 => \^using_fpga.native_0\,
      I3 => \Using_FPGA.Native_11\(18),
      O => I0117_out
    );
\Using_FPGA.Native_i_1__41\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \in\(6),
      I1 => if_missed_fetch_reg,
      I2 => \^using_fpga.native_0\,
      I3 => \Using_FPGA.Native_11\(17),
      O => I0113_out
    );
\Using_FPGA.Native_i_1__42\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \in\(5),
      I1 => if_missed_fetch_reg,
      I2 => \^using_fpga.native_0\,
      I3 => \Using_FPGA.Native_11\(16),
      O => I0109_out
    );
\Using_FPGA.Native_i_1__43\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \in\(4),
      I1 => if_missed_fetch_reg,
      I2 => \^using_fpga.native_0\,
      I3 => \Using_FPGA.Native_11\(15),
      O => I0105_out
    );
\Using_FPGA.Native_i_1__44\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \in\(3),
      I1 => if_missed_fetch_reg,
      I2 => \^using_fpga.native_0\,
      I3 => \Using_FPGA.Native_11\(14),
      O => I0101_out
    );
\Using_FPGA.Native_i_1__45\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \in\(2),
      I1 => if_missed_fetch_reg,
      I2 => \^using_fpga.native_0\,
      I3 => \Using_FPGA.Native_11\(13),
      O => I097_out
    );
\Using_FPGA.Native_i_1__46\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \in\(1),
      I1 => if_missed_fetch_reg,
      I2 => \^using_fpga.native_0\,
      I3 => \Using_FPGA.Native_11\(12),
      O => I093_out
    );
\Using_FPGA.Native_i_1__47\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \in\(0),
      I1 => if_missed_fetch_reg,
      I2 => \^using_fpga.native_0\,
      I3 => \Using_FPGA.Native_11\(11),
      O => I089_out
    );
\Using_FPGA.Native_i_1__48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFFFFFF8000000"
    )
        port map (
      I0 => \Serial_Dbg_Intf.if_debug_ready_i_reg\(19),
      I1 => \Serial_Dbg_Intf.if_debug_ready_i_reg\(10),
      I2 => \Use_XX_Accesses.xx_data_reg[21]\,
      I3 => if_missed_fetch_reg,
      I4 => \^using_fpga.native_0\,
      I5 => \Using_FPGA.Native_11\(10),
      O => I085_out
    );
\Using_FPGA.Native_i_1__49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFFFFFF8000000"
    )
        port map (
      I0 => \Serial_Dbg_Intf.if_debug_ready_i_reg\(19),
      I1 => \Serial_Dbg_Intf.if_debug_ready_i_reg\(9),
      I2 => \Use_XX_Accesses.xx_data_reg[22]\,
      I3 => if_missed_fetch_reg,
      I4 => \^using_fpga.native_0\,
      I5 => \Using_FPGA.Native_11\(9),
      O => I081_out
    );
\Using_FPGA.Native_i_1__50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFFFFFF8000000"
    )
        port map (
      I0 => \Serial_Dbg_Intf.if_debug_ready_i_reg\(19),
      I1 => \Serial_Dbg_Intf.if_debug_ready_i_reg\(8),
      I2 => \Use_XX_Accesses.xx_data_reg[23]\,
      I3 => if_missed_fetch_reg,
      I4 => \^using_fpga.native_0\,
      I5 => \Using_FPGA.Native_11\(8),
      O => I077_out
    );
\Using_FPGA.Native_i_1__51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFFFFFF8000000"
    )
        port map (
      I0 => \Serial_Dbg_Intf.if_debug_ready_i_reg\(19),
      I1 => \Serial_Dbg_Intf.if_debug_ready_i_reg\(7),
      I2 => \Use_XX_Accesses.xx_data_reg[24]\,
      I3 => if_missed_fetch_reg,
      I4 => \^using_fpga.native_0\,
      I5 => \Using_FPGA.Native_11\(7),
      O => I073_out
    );
\Using_FPGA.Native_i_1__52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFFFFFF8000000"
    )
        port map (
      I0 => \Serial_Dbg_Intf.if_debug_ready_i_reg\(19),
      I1 => \Serial_Dbg_Intf.if_debug_ready_i_reg\(6),
      I2 => \Use_XX_Accesses.xx_data_reg[25]\,
      I3 => if_missed_fetch_reg,
      I4 => \^using_fpga.native_0\,
      I5 => \Using_FPGA.Native_11\(6),
      O => I069_out
    );
\Using_FPGA.Native_i_1__53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFFFFFF8000000"
    )
        port map (
      I0 => \Serial_Dbg_Intf.if_debug_ready_i_reg\(19),
      I1 => \Serial_Dbg_Intf.if_debug_ready_i_reg\(5),
      I2 => \Use_XX_Accesses.xx_data_reg[26]\,
      I3 => if_missed_fetch_reg,
      I4 => \^using_fpga.native_0\,
      I5 => \Using_FPGA.Native_11\(5),
      O => I065_out
    );
\Using_FPGA.Native_i_1__54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFFFFFF8000000"
    )
        port map (
      I0 => \Serial_Dbg_Intf.if_debug_ready_i_reg\(19),
      I1 => \Serial_Dbg_Intf.if_debug_ready_i_reg\(4),
      I2 => \Use_XX_Accesses.xx_data_reg[27]\,
      I3 => if_missed_fetch_reg,
      I4 => \^using_fpga.native_0\,
      I5 => \Using_FPGA.Native_11\(4),
      O => I061_out
    );
\Using_FPGA.Native_i_1__55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFFFFFF8000000"
    )
        port map (
      I0 => \Serial_Dbg_Intf.if_debug_ready_i_reg\(19),
      I1 => \Serial_Dbg_Intf.if_debug_ready_i_reg\(3),
      I2 => \Use_XX_Accesses.xx_data_reg[28]\,
      I3 => if_missed_fetch_reg,
      I4 => \^using_fpga.native_0\,
      I5 => \Using_FPGA.Native_11\(3),
      O => I057_out
    );
\Using_FPGA.Native_i_1__56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFFFFFF8000000"
    )
        port map (
      I0 => \Serial_Dbg_Intf.if_debug_ready_i_reg\(19),
      I1 => \Serial_Dbg_Intf.if_debug_ready_i_reg\(2),
      I2 => \Use_XX_Accesses.xx_data_reg[29]\,
      I3 => if_missed_fetch_reg,
      I4 => \^using_fpga.native_0\,
      I5 => \Using_FPGA.Native_11\(2),
      O => I053_out
    );
\Using_FPGA.Native_i_1__57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFFFFFF8000000"
    )
        port map (
      I0 => \Serial_Dbg_Intf.if_debug_ready_i_reg\(19),
      I1 => \Serial_Dbg_Intf.if_debug_ready_i_reg\(1),
      I2 => \Use_XX_Accesses.xx_data_reg[30]\,
      I3 => if_missed_fetch_reg,
      I4 => \^using_fpga.native_0\,
      I5 => \Using_FPGA.Native_11\(1),
      O => I049_out
    );
\Using_FPGA.Native_i_1__58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFFFFFF8000000"
    )
        port map (
      I0 => \Serial_Dbg_Intf.if_debug_ready_i_reg\(19),
      I1 => \Serial_Dbg_Intf.if_debug_ready_i_reg\(0),
      I2 => \Use_XX_Accesses.xx_data_reg[31]\,
      I3 => if_missed_fetch_reg,
      I4 => \^using_fpga.native_0\,
      I5 => \Using_FPGA.Native_11\(0),
      O => I045_out
    );
\Using_FPGA.Native_i_1__60\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \in\(9),
      I1 => if_missed_fetch_reg,
      I2 => \^using_fpga.native_0\,
      I3 => \Using_FPGA.Native_12\,
      O => I037_out
    );
\Using_FPGA.Native_i_1__61\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \in\(8),
      I1 => if_missed_fetch_reg,
      I2 => \^using_fpga.native_0\,
      I3 => \Using_FPGA.Native_13\,
      O => I033_out
    );
\Using_FPGA.Native_i_1__62\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \in\(7),
      I1 => if_missed_fetch_reg,
      I2 => \^using_fpga.native_0\,
      I3 => of_predecode(7),
      O => I029_out
    );
\Using_FPGA.Native_i_1__63\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \in\(6),
      I1 => if_missed_fetch_reg,
      I2 => \^using_fpga.native_0\,
      I3 => of_predecode(6),
      O => I025_out
    );
\Using_FPGA.Native_i_1__64\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \in\(5),
      I1 => if_missed_fetch_reg,
      I2 => \^using_fpga.native_0\,
      I3 => of_predecode(5),
      O => I021_out
    );
\Using_FPGA.Native_i_1__65\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \in\(4),
      I1 => if_missed_fetch_reg,
      I2 => \^using_fpga.native_0\,
      I3 => of_predecode(4),
      O => I017_out
    );
\Using_FPGA.Native_i_1__66\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \in\(3),
      I1 => if_missed_fetch_reg,
      I2 => \^using_fpga.native_0\,
      I3 => of_predecode(3),
      O => I013_out
    );
\Using_FPGA.Native_i_1__67\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \in\(2),
      I1 => if_missed_fetch_reg,
      I2 => \^using_fpga.native_0\,
      I3 => of_predecode(2),
      O => I09_out
    );
\Using_FPGA.Native_i_1__68\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \in\(1),
      I1 => if_missed_fetch_reg,
      I2 => \^using_fpga.native_0\,
      I3 => of_predecode(1),
      O => I05_out
    );
\Using_FPGA.Native_i_1__69\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \in\(0),
      I1 => if_missed_fetch_reg,
      I2 => \^using_fpga.native_0\,
      I3 => of_predecode(0),
      O => I0_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDSE is
  port (
    w_read_fifo_addr_3 : out STD_LOGIC;
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    w_read_fifo_addr_i_3 : in STD_LOGIC;
    Clk : in STD_LOGIC;
    w_read_fifo_addr_2 : in STD_LOGIC;
    w_read_fifo_addr_0 : in STD_LOGIC;
    w_read_fifo_addr_1 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDSE;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDSE is
  signal \^w_read_fifo_addr_3\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  w_read_fifo_addr_3 <= \^w_read_fifo_addr_3\;
\Using_FPGA.Native\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_S_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => w_read_fifo_addr_i_3,
      Q => \^w_read_fifo_addr_3\,
      S => sync_reset
    );
\Using_FPGA.Native_i_1__214\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^w_read_fifo_addr_3\,
      I1 => w_read_fifo_addr_2,
      I2 => w_read_fifo_addr_0,
      I3 => w_read_fifo_addr_1,
      O => \Using_FPGA.Native_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDSE_181 is
  port (
    w_read_fifo_addr_2 : out STD_LOGIC;
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    w_read_fifo_addr_i_2 : in STD_LOGIC;
    Clk : in STD_LOGIC;
    w_read_fifo_addr_0 : in STD_LOGIC;
    w_read_fifo_addr_1 : in STD_LOGIC;
    w_read_fifo_addr_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDSE_181 : entity is "MB_FDSE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDSE_181;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDSE_181 is
  signal \^w_read_fifo_addr_2\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  w_read_fifo_addr_2 <= \^w_read_fifo_addr_2\;
\Using_FPGA.Native\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_S_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => w_read_fifo_addr_i_2,
      Q => \^w_read_fifo_addr_2\,
      S => sync_reset
    );
\Using_FPGA.Native_i_2__177\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => \^w_read_fifo_addr_2\,
      I1 => w_read_fifo_addr_0,
      I2 => w_read_fifo_addr_1,
      I3 => w_read_fifo_addr_3,
      O => \Using_FPGA.Native_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDSE_183 is
  port (
    w_read_fifo_addr_1 : out STD_LOGIC;
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    \Using_FPGA.Native_1\ : out STD_LOGIC;
    I1 : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    w_read_fifo_addr_i_1 : in STD_LOGIC;
    Clk : in STD_LOGIC;
    w_read_fifo_addr_0 : in STD_LOGIC;
    w_read_fifo_addr_2 : in STD_LOGIC;
    w_read_fifo_addr_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDSE_183 : entity is "MB_FDSE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDSE_183;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDSE_183 is
  signal \^w_read_fifo_addr_1\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Using_FPGA.Native_i_1__228\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \Using_FPGA.Native_i_2__176\ : label is "soft_lutpair63";
begin
  w_read_fifo_addr_1 <= \^w_read_fifo_addr_1\;
\Using_FPGA.Native\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_S_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => w_read_fifo_addr_i_1,
      Q => \^w_read_fifo_addr_1\,
      S => sync_reset
    );
\Using_FPGA.Native_i_1__228\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^w_read_fifo_addr_1\,
      I1 => w_read_fifo_addr_0,
      I2 => w_read_fifo_addr_2,
      I3 => w_read_fifo_addr_3,
      O => I1
    );
\Using_FPGA.Native_i_2__135\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^w_read_fifo_addr_1\,
      I1 => w_read_fifo_addr_0,
      O => \Using_FPGA.Native_1\
    );
\Using_FPGA.Native_i_2__176\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \^w_read_fifo_addr_1\,
      I1 => w_read_fifo_addr_0,
      I2 => w_read_fifo_addr_2,
      O => \Using_FPGA.Native_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDSE_185 is
  port (
    w_read_fifo_addr_0 : out STD_LOGIC;
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    \Using_FPGA.Native_1\ : out STD_LOGIC;
    \Using_FPGA.Native_2\ : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    w_read_fifo_addr_i_0 : in STD_LOGIC;
    Clk : in STD_LOGIC;
    w_read_fifo_addr_1 : in STD_LOGIC;
    w_read_fifo_addr_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDSE_185 : entity is "MB_FDSE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDSE_185;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDSE_185 is
  signal \^w_read_fifo_addr_0\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Using_FPGA.Native_i_1__215\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \Using_FPGA.Native_i_1__229\ : label is "soft_lutpair64";
begin
  w_read_fifo_addr_0 <= \^w_read_fifo_addr_0\;
\Using_FPGA.Native\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_S_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => w_read_fifo_addr_i_0,
      Q => \^w_read_fifo_addr_0\,
      S => sync_reset
    );
\Using_FPGA.Native_i_1__215\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^w_read_fifo_addr_0\,
      I1 => w_read_fifo_addr_1,
      O => \Using_FPGA.Native_0\
    );
\Using_FPGA.Native_i_1__227\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^w_read_fifo_addr_0\,
      O => \Using_FPGA.Native_1\
    );
\Using_FPGA.Native_i_1__229\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^w_read_fifo_addr_0\,
      I1 => w_read_fifo_addr_1,
      I2 => w_read_fifo_addr_2,
      O => \Using_FPGA.Native_2\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4 is
  port (
    S : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \EX_ALU_Op_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_CMP_Op_reg : in STD_LOGIC;
    alu_AddSub_1 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FA0A"
    )
        port map (
      I0 => Q(0),
      I1 => \EX_ALU_Op_reg[0]\(0),
      I2 => EX_CMP_Op_reg,
      I3 => alu_AddSub_1,
      O => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized1\ is
  port (
    WEB : out STD_LOGIC_VECTOR ( 0 to 0 );
    cacheline_copy_hit0 : out STD_LOGIC;
    mem_cache_hit : in STD_LOGIC;
    mem_mch_adjusted_be_posted : in STD_LOGIC_VECTOR ( 0 to 0 );
    I2 : in STD_LOGIC;
    p_0_in44_out : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized1\ : entity is "MB_LUT4";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized1\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEC"
    )
        port map (
      I0 => mem_cache_hit,
      I1 => mem_mch_adjusted_be_posted(0),
      I2 => I2,
      I3 => p_0_in44_out,
      O => WEB(0)
    );
\Using_FPGA.Native_i_2__149\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => D(1),
      I3 => Q(2),
      I4 => D(0),
      I5 => Q(3),
      O => cacheline_copy_hit0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized1_24\ is
  port (
    WEB : out STD_LOGIC_VECTOR ( 0 to 0 );
    mem_cache_hit : in STD_LOGIC;
    mem_mch_adjusted_be_posted : in STD_LOGIC_VECTOR ( 0 to 0 );
    mem_write_req_reg : in STD_LOGIC;
    p_0_in44_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized1_24\ : entity is "MB_LUT4";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized1_24\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized1_24\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEC"
    )
        port map (
      I0 => mem_cache_hit,
      I1 => mem_mch_adjusted_be_posted(0),
      I2 => mem_write_req_reg,
      I3 => p_0_in44_out,
      O => WEB(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized1_25\ is
  port (
    WEB : out STD_LOGIC_VECTOR ( 0 to 0 );
    mem_cache_hit : in STD_LOGIC;
    mem_mch_adjusted_be_posted : in STD_LOGIC_VECTOR ( 0 to 0 );
    mem_write_req_reg : in STD_LOGIC;
    p_0_in44_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized1_25\ : entity is "MB_LUT4";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized1_25\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized1_25\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEC"
    )
        port map (
      I0 => mem_cache_hit,
      I1 => mem_mch_adjusted_be_posted(0),
      I2 => mem_write_req_reg,
      I3 => p_0_in44_out,
      O => WEB(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized1_26\ is
  port (
    WEB : out STD_LOGIC_VECTOR ( 0 to 0 );
    mem_cache_hit : in STD_LOGIC;
    mem_mch_adjusted_be_posted : in STD_LOGIC_VECTOR ( 0 to 0 );
    mem_write_req_reg : in STD_LOGIC;
    p_0_in44_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized1_26\ : entity is "MB_LUT4";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized1_26\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized1_26\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEC"
    )
        port map (
      I0 => mem_cache_hit,
      I1 => mem_mch_adjusted_be_posted(0),
      I2 => mem_write_req_reg,
      I3 => p_0_in44_out,
      O => WEB(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT5 is
  port (
    WB_DCache_Valid_Read_data_i_31 : out STD_LOGIC;
    cacheline_copy_data_31 : in STD_LOGIC;
    DATA_OUTA : in STD_LOGIC_VECTOR ( 0 to 0 );
    use_cacheline_copy : in STD_LOGIC;
    \Use_XX_Accesses.No_Coherence.xx_valid_data_reg\ : in STD_LOGIC;
    \Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT5;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT5 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAC0000"
    )
        port map (
      I0 => cacheline_copy_data_31,
      I1 => DATA_OUTA(0),
      I2 => use_cacheline_copy,
      I3 => \Use_XX_Accesses.No_Coherence.xx_valid_data_reg\,
      I4 => \Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0\,
      O => WB_DCache_Valid_Read_data_i_31
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT5_101 is
  port (
    WB_DCache_Valid_Read_data_i_3 : out STD_LOGIC;
    cacheline_copy_data_3 : in STD_LOGIC;
    DATA_OUTA : in STD_LOGIC_VECTOR ( 0 to 0 );
    use_cacheline_copy : in STD_LOGIC;
    \Use_XX_Accesses.No_Coherence.xx_valid_data_reg\ : in STD_LOGIC;
    \Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT5_101 : entity is "MB_LUT5";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT5_101;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT5_101 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAC0000"
    )
        port map (
      I0 => cacheline_copy_data_3,
      I1 => DATA_OUTA(0),
      I2 => use_cacheline_copy,
      I3 => \Use_XX_Accesses.No_Coherence.xx_valid_data_reg\,
      I4 => \Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0\,
      O => WB_DCache_Valid_Read_data_i_3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT5_103 is
  port (
    WB_DCache_Valid_Read_data_i_2 : out STD_LOGIC;
    cacheline_copy_data_2 : in STD_LOGIC;
    DATA_OUTA : in STD_LOGIC_VECTOR ( 0 to 0 );
    use_cacheline_copy : in STD_LOGIC;
    \Use_XX_Accesses.No_Coherence.xx_valid_data_reg\ : in STD_LOGIC;
    \Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT5_103 : entity is "MB_LUT5";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT5_103;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT5_103 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAC0000"
    )
        port map (
      I0 => cacheline_copy_data_2,
      I1 => DATA_OUTA(0),
      I2 => use_cacheline_copy,
      I3 => \Use_XX_Accesses.No_Coherence.xx_valid_data_reg\,
      I4 => \Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0\,
      O => WB_DCache_Valid_Read_data_i_2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT5_105 is
  port (
    WB_DCache_Valid_Read_data_i_29 : out STD_LOGIC;
    cacheline_copy_data_29 : in STD_LOGIC;
    DATA_OUTA : in STD_LOGIC_VECTOR ( 0 to 0 );
    use_cacheline_copy : in STD_LOGIC;
    \Use_XX_Accesses.No_Coherence.xx_valid_data_reg\ : in STD_LOGIC;
    \Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT5_105 : entity is "MB_LUT5";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT5_105;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT5_105 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAC0000"
    )
        port map (
      I0 => cacheline_copy_data_29,
      I1 => DATA_OUTA(0),
      I2 => use_cacheline_copy,
      I3 => \Use_XX_Accesses.No_Coherence.xx_valid_data_reg\,
      I4 => \Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0\,
      O => WB_DCache_Valid_Read_data_i_29
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT5_107 is
  port (
    WB_DCache_Valid_Read_data_i_1 : out STD_LOGIC;
    cacheline_copy_data_1 : in STD_LOGIC;
    DATA_OUTA : in STD_LOGIC_VECTOR ( 0 to 0 );
    use_cacheline_copy : in STD_LOGIC;
    \Use_XX_Accesses.No_Coherence.xx_valid_data_reg\ : in STD_LOGIC;
    \Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT5_107 : entity is "MB_LUT5";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT5_107;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT5_107 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAC0000"
    )
        port map (
      I0 => cacheline_copy_data_1,
      I1 => DATA_OUTA(0),
      I2 => use_cacheline_copy,
      I3 => \Use_XX_Accesses.No_Coherence.xx_valid_data_reg\,
      I4 => \Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0\,
      O => WB_DCache_Valid_Read_data_i_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT5_109 is
  port (
    WB_DCache_Valid_Read_data_i_0 : out STD_LOGIC;
    cacheline_copy_data_0 : in STD_LOGIC;
    DATA_OUTA : in STD_LOGIC_VECTOR ( 0 to 0 );
    use_cacheline_copy : in STD_LOGIC;
    \Use_XX_Accesses.No_Coherence.xx_valid_data_reg\ : in STD_LOGIC;
    \Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT5_109 : entity is "MB_LUT5";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT5_109;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT5_109 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAC0000"
    )
        port map (
      I0 => cacheline_copy_data_0,
      I1 => DATA_OUTA(0),
      I2 => use_cacheline_copy,
      I3 => \Use_XX_Accesses.No_Coherence.xx_valid_data_reg\,
      I4 => \Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0\,
      O => WB_DCache_Valid_Read_data_i_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT5_111 is
  port (
    WB_DCache_Valid_Read_data_i_28 : out STD_LOGIC;
    cacheline_copy_data_28 : in STD_LOGIC;
    DATA_OUTA : in STD_LOGIC_VECTOR ( 0 to 0 );
    use_cacheline_copy : in STD_LOGIC;
    \Use_XX_Accesses.No_Coherence.xx_valid_data_reg\ : in STD_LOGIC;
    \Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT5_111 : entity is "MB_LUT5";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT5_111;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT5_111 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAC0000"
    )
        port map (
      I0 => cacheline_copy_data_28,
      I1 => DATA_OUTA(0),
      I2 => use_cacheline_copy,
      I3 => \Use_XX_Accesses.No_Coherence.xx_valid_data_reg\,
      I4 => \Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0\,
      O => WB_DCache_Valid_Read_data_i_28
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT5_113 is
  port (
    WB_DCache_Valid_Read_data_i_27 : out STD_LOGIC;
    cacheline_copy_data_27 : in STD_LOGIC;
    DATA_OUTA : in STD_LOGIC_VECTOR ( 0 to 0 );
    use_cacheline_copy : in STD_LOGIC;
    \Use_XX_Accesses.No_Coherence.xx_valid_data_reg\ : in STD_LOGIC;
    \Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT5_113 : entity is "MB_LUT5";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT5_113;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT5_113 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAC0000"
    )
        port map (
      I0 => cacheline_copy_data_27,
      I1 => DATA_OUTA(0),
      I2 => use_cacheline_copy,
      I3 => \Use_XX_Accesses.No_Coherence.xx_valid_data_reg\,
      I4 => \Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0\,
      O => WB_DCache_Valid_Read_data_i_27
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT5_115 is
  port (
    WB_DCache_Valid_Read_data_i_26 : out STD_LOGIC;
    cacheline_copy_data_26 : in STD_LOGIC;
    DATA_OUTA : in STD_LOGIC_VECTOR ( 0 to 0 );
    use_cacheline_copy : in STD_LOGIC;
    \Use_XX_Accesses.No_Coherence.xx_valid_data_reg\ : in STD_LOGIC;
    \Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT5_115 : entity is "MB_LUT5";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT5_115;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT5_115 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAC0000"
    )
        port map (
      I0 => cacheline_copy_data_26,
      I1 => DATA_OUTA(0),
      I2 => use_cacheline_copy,
      I3 => \Use_XX_Accesses.No_Coherence.xx_valid_data_reg\,
      I4 => \Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0\,
      O => WB_DCache_Valid_Read_data_i_26
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT5_117 is
  port (
    WB_DCache_Valid_Read_data_i_25 : out STD_LOGIC;
    cacheline_copy_data_25 : in STD_LOGIC;
    DATA_OUTA : in STD_LOGIC_VECTOR ( 0 to 0 );
    use_cacheline_copy : in STD_LOGIC;
    \Use_XX_Accesses.No_Coherence.xx_valid_data_reg\ : in STD_LOGIC;
    \Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT5_117 : entity is "MB_LUT5";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT5_117;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT5_117 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAC0000"
    )
        port map (
      I0 => cacheline_copy_data_25,
      I1 => DATA_OUTA(0),
      I2 => use_cacheline_copy,
      I3 => \Use_XX_Accesses.No_Coherence.xx_valid_data_reg\,
      I4 => \Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0\,
      O => WB_DCache_Valid_Read_data_i_25
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT5_119 is
  port (
    WB_DCache_Valid_Read_data_i_24 : out STD_LOGIC;
    cacheline_copy_data_24 : in STD_LOGIC;
    DATA_OUTA : in STD_LOGIC_VECTOR ( 0 to 0 );
    use_cacheline_copy : in STD_LOGIC;
    \Use_XX_Accesses.No_Coherence.xx_valid_data_reg\ : in STD_LOGIC;
    \Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT5_119 : entity is "MB_LUT5";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT5_119;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT5_119 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAC0000"
    )
        port map (
      I0 => cacheline_copy_data_24,
      I1 => DATA_OUTA(0),
      I2 => use_cacheline_copy,
      I3 => \Use_XX_Accesses.No_Coherence.xx_valid_data_reg\,
      I4 => \Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0\,
      O => WB_DCache_Valid_Read_data_i_24
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT5_121 is
  port (
    WB_DCache_Valid_Read_data_i_23 : out STD_LOGIC;
    cacheline_copy_data_23 : in STD_LOGIC;
    DATA_OUTA : in STD_LOGIC_VECTOR ( 0 to 0 );
    use_cacheline_copy : in STD_LOGIC;
    \Use_XX_Accesses.No_Coherence.xx_valid_data_reg\ : in STD_LOGIC;
    \Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT5_121 : entity is "MB_LUT5";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT5_121;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT5_121 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAC0000"
    )
        port map (
      I0 => cacheline_copy_data_23,
      I1 => DATA_OUTA(0),
      I2 => use_cacheline_copy,
      I3 => \Use_XX_Accesses.No_Coherence.xx_valid_data_reg\,
      I4 => \Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0\,
      O => WB_DCache_Valid_Read_data_i_23
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT5_123 is
  port (
    WB_DCache_Valid_Read_data_i_22 : out STD_LOGIC;
    cacheline_copy_data_22 : in STD_LOGIC;
    DATA_OUTA : in STD_LOGIC_VECTOR ( 0 to 0 );
    use_cacheline_copy : in STD_LOGIC;
    \Use_XX_Accesses.No_Coherence.xx_valid_data_reg\ : in STD_LOGIC;
    \Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT5_123 : entity is "MB_LUT5";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT5_123;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT5_123 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAC0000"
    )
        port map (
      I0 => cacheline_copy_data_22,
      I1 => DATA_OUTA(0),
      I2 => use_cacheline_copy,
      I3 => \Use_XX_Accesses.No_Coherence.xx_valid_data_reg\,
      I4 => \Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0\,
      O => WB_DCache_Valid_Read_data_i_22
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT5_63 is
  port (
    WB_DCache_Valid_Read_data_i_21 : out STD_LOGIC;
    cacheline_copy_data_21 : in STD_LOGIC;
    DATA_OUTA : in STD_LOGIC_VECTOR ( 0 to 0 );
    use_cacheline_copy : in STD_LOGIC;
    \Use_XX_Accesses.No_Coherence.xx_valid_data_reg\ : in STD_LOGIC;
    \Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT5_63 : entity is "MB_LUT5";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT5_63;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT5_63 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAC0000"
    )
        port map (
      I0 => cacheline_copy_data_21,
      I1 => DATA_OUTA(0),
      I2 => use_cacheline_copy,
      I3 => \Use_XX_Accesses.No_Coherence.xx_valid_data_reg\,
      I4 => \Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0\,
      O => WB_DCache_Valid_Read_data_i_21
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT5_65 is
  port (
    WB_DCache_Valid_Read_data_i_20 : out STD_LOGIC;
    cacheline_copy_data_20 : in STD_LOGIC;
    DATA_OUTA : in STD_LOGIC_VECTOR ( 0 to 0 );
    use_cacheline_copy : in STD_LOGIC;
    \Use_XX_Accesses.No_Coherence.xx_valid_data_reg\ : in STD_LOGIC;
    \Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT5_65 : entity is "MB_LUT5";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT5_65;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT5_65 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAC0000"
    )
        port map (
      I0 => cacheline_copy_data_20,
      I1 => DATA_OUTA(0),
      I2 => use_cacheline_copy,
      I3 => \Use_XX_Accesses.No_Coherence.xx_valid_data_reg\,
      I4 => \Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0\,
      O => WB_DCache_Valid_Read_data_i_20
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT5_67 is
  port (
    WB_DCache_Valid_Read_data_i_19 : out STD_LOGIC;
    cacheline_copy_data_19 : in STD_LOGIC;
    DATA_OUTA : in STD_LOGIC_VECTOR ( 0 to 0 );
    use_cacheline_copy : in STD_LOGIC;
    \Use_XX_Accesses.No_Coherence.xx_valid_data_reg\ : in STD_LOGIC;
    \Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT5_67 : entity is "MB_LUT5";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT5_67;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT5_67 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAC0000"
    )
        port map (
      I0 => cacheline_copy_data_19,
      I1 => DATA_OUTA(0),
      I2 => use_cacheline_copy,
      I3 => \Use_XX_Accesses.No_Coherence.xx_valid_data_reg\,
      I4 => \Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0\,
      O => WB_DCache_Valid_Read_data_i_19
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT5_69 is
  port (
    WB_DCache_Valid_Read_data_i_18 : out STD_LOGIC;
    cacheline_copy_data_18 : in STD_LOGIC;
    DATA_OUTA : in STD_LOGIC_VECTOR ( 0 to 0 );
    use_cacheline_copy : in STD_LOGIC;
    \Use_XX_Accesses.No_Coherence.xx_valid_data_reg\ : in STD_LOGIC;
    \Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT5_69 : entity is "MB_LUT5";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT5_69;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT5_69 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAC0000"
    )
        port map (
      I0 => cacheline_copy_data_18,
      I1 => DATA_OUTA(0),
      I2 => use_cacheline_copy,
      I3 => \Use_XX_Accesses.No_Coherence.xx_valid_data_reg\,
      I4 => \Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0\,
      O => WB_DCache_Valid_Read_data_i_18
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT5_71 is
  port (
    WB_DCache_Valid_Read_data_i_17 : out STD_LOGIC;
    cacheline_copy_data_17 : in STD_LOGIC;
    DATA_OUTA : in STD_LOGIC_VECTOR ( 0 to 0 );
    use_cacheline_copy : in STD_LOGIC;
    \Use_XX_Accesses.No_Coherence.xx_valid_data_reg\ : in STD_LOGIC;
    \Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT5_71 : entity is "MB_LUT5";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT5_71;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT5_71 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAC0000"
    )
        port map (
      I0 => cacheline_copy_data_17,
      I1 => DATA_OUTA(0),
      I2 => use_cacheline_copy,
      I3 => \Use_XX_Accesses.No_Coherence.xx_valid_data_reg\,
      I4 => \Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0\,
      O => WB_DCache_Valid_Read_data_i_17
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT5_73 is
  port (
    WB_DCache_Valid_Read_data_i_16 : out STD_LOGIC;
    cacheline_copy_data_16 : in STD_LOGIC;
    DATA_OUTA : in STD_LOGIC_VECTOR ( 0 to 0 );
    use_cacheline_copy : in STD_LOGIC;
    \Use_XX_Accesses.No_Coherence.xx_valid_data_reg\ : in STD_LOGIC;
    \Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT5_73 : entity is "MB_LUT5";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT5_73;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT5_73 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAC0000"
    )
        port map (
      I0 => cacheline_copy_data_16,
      I1 => DATA_OUTA(0),
      I2 => use_cacheline_copy,
      I3 => \Use_XX_Accesses.No_Coherence.xx_valid_data_reg\,
      I4 => \Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0\,
      O => WB_DCache_Valid_Read_data_i_16
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT5_75 is
  port (
    WB_DCache_Valid_Read_data_i_15 : out STD_LOGIC;
    cacheline_copy_data_15 : in STD_LOGIC;
    DATA_OUTA : in STD_LOGIC_VECTOR ( 0 to 0 );
    use_cacheline_copy : in STD_LOGIC;
    \Use_XX_Accesses.No_Coherence.xx_valid_data_reg\ : in STD_LOGIC;
    \Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT5_75 : entity is "MB_LUT5";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT5_75;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT5_75 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAC0000"
    )
        port map (
      I0 => cacheline_copy_data_15,
      I1 => DATA_OUTA(0),
      I2 => use_cacheline_copy,
      I3 => \Use_XX_Accesses.No_Coherence.xx_valid_data_reg\,
      I4 => \Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0\,
      O => WB_DCache_Valid_Read_data_i_15
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT5_77 is
  port (
    WB_DCache_Valid_Read_data_i_14 : out STD_LOGIC;
    cacheline_copy_data_14 : in STD_LOGIC;
    DATA_OUTA : in STD_LOGIC_VECTOR ( 0 to 0 );
    use_cacheline_copy : in STD_LOGIC;
    \Use_XX_Accesses.No_Coherence.xx_valid_data_reg\ : in STD_LOGIC;
    \Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT5_77 : entity is "MB_LUT5";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT5_77;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT5_77 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAC0000"
    )
        port map (
      I0 => cacheline_copy_data_14,
      I1 => DATA_OUTA(0),
      I2 => use_cacheline_copy,
      I3 => \Use_XX_Accesses.No_Coherence.xx_valid_data_reg\,
      I4 => \Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0\,
      O => WB_DCache_Valid_Read_data_i_14
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT5_79 is
  port (
    WB_DCache_Valid_Read_data_i_13 : out STD_LOGIC;
    cacheline_copy_data_13 : in STD_LOGIC;
    DATA_OUTA : in STD_LOGIC_VECTOR ( 0 to 0 );
    use_cacheline_copy : in STD_LOGIC;
    \Use_XX_Accesses.No_Coherence.xx_valid_data_reg\ : in STD_LOGIC;
    \Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT5_79 : entity is "MB_LUT5";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT5_79;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT5_79 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAC0000"
    )
        port map (
      I0 => cacheline_copy_data_13,
      I1 => DATA_OUTA(0),
      I2 => use_cacheline_copy,
      I3 => \Use_XX_Accesses.No_Coherence.xx_valid_data_reg\,
      I4 => \Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0\,
      O => WB_DCache_Valid_Read_data_i_13
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT5_81 is
  port (
    WB_DCache_Valid_Read_data_i_12 : out STD_LOGIC;
    cacheline_copy_data_12 : in STD_LOGIC;
    DATA_OUTA : in STD_LOGIC_VECTOR ( 0 to 0 );
    use_cacheline_copy : in STD_LOGIC;
    \Use_XX_Accesses.No_Coherence.xx_valid_data_reg\ : in STD_LOGIC;
    \Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT5_81 : entity is "MB_LUT5";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT5_81;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT5_81 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAC0000"
    )
        port map (
      I0 => cacheline_copy_data_12,
      I1 => DATA_OUTA(0),
      I2 => use_cacheline_copy,
      I3 => \Use_XX_Accesses.No_Coherence.xx_valid_data_reg\,
      I4 => \Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0\,
      O => WB_DCache_Valid_Read_data_i_12
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT5_83 is
  port (
    WB_DCache_Valid_Read_data_i_30 : out STD_LOGIC;
    cacheline_copy_data_30 : in STD_LOGIC;
    DATA_OUTA : in STD_LOGIC_VECTOR ( 0 to 0 );
    use_cacheline_copy : in STD_LOGIC;
    \Use_XX_Accesses.No_Coherence.xx_valid_data_reg\ : in STD_LOGIC;
    \Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT5_83 : entity is "MB_LUT5";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT5_83;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT5_83 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAC0000"
    )
        port map (
      I0 => cacheline_copy_data_30,
      I1 => DATA_OUTA(0),
      I2 => use_cacheline_copy,
      I3 => \Use_XX_Accesses.No_Coherence.xx_valid_data_reg\,
      I4 => \Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0\,
      O => WB_DCache_Valid_Read_data_i_30
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT5_85 is
  port (
    WB_DCache_Valid_Read_data_i_11 : out STD_LOGIC;
    cacheline_copy_data_11 : in STD_LOGIC;
    DATA_OUTA : in STD_LOGIC_VECTOR ( 0 to 0 );
    use_cacheline_copy : in STD_LOGIC;
    \Use_XX_Accesses.No_Coherence.xx_valid_data_reg\ : in STD_LOGIC;
    \Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT5_85 : entity is "MB_LUT5";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT5_85;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT5_85 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAC0000"
    )
        port map (
      I0 => cacheline_copy_data_11,
      I1 => DATA_OUTA(0),
      I2 => use_cacheline_copy,
      I3 => \Use_XX_Accesses.No_Coherence.xx_valid_data_reg\,
      I4 => \Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0\,
      O => WB_DCache_Valid_Read_data_i_11
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT5_87 is
  port (
    WB_DCache_Valid_Read_data_i_10 : out STD_LOGIC;
    cacheline_copy_data_10 : in STD_LOGIC;
    DATA_OUTA : in STD_LOGIC_VECTOR ( 0 to 0 );
    use_cacheline_copy : in STD_LOGIC;
    \Use_XX_Accesses.No_Coherence.xx_valid_data_reg\ : in STD_LOGIC;
    \Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT5_87 : entity is "MB_LUT5";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT5_87;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT5_87 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAC0000"
    )
        port map (
      I0 => cacheline_copy_data_10,
      I1 => DATA_OUTA(0),
      I2 => use_cacheline_copy,
      I3 => \Use_XX_Accesses.No_Coherence.xx_valid_data_reg\,
      I4 => \Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0\,
      O => WB_DCache_Valid_Read_data_i_10
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT5_89 is
  port (
    WB_DCache_Valid_Read_data_i_9 : out STD_LOGIC;
    cacheline_copy_data_9 : in STD_LOGIC;
    DATA_OUTA : in STD_LOGIC_VECTOR ( 0 to 0 );
    use_cacheline_copy : in STD_LOGIC;
    \Use_XX_Accesses.No_Coherence.xx_valid_data_reg\ : in STD_LOGIC;
    \Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT5_89 : entity is "MB_LUT5";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT5_89;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT5_89 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAC0000"
    )
        port map (
      I0 => cacheline_copy_data_9,
      I1 => DATA_OUTA(0),
      I2 => use_cacheline_copy,
      I3 => \Use_XX_Accesses.No_Coherence.xx_valid_data_reg\,
      I4 => \Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0\,
      O => WB_DCache_Valid_Read_data_i_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT5_91 is
  port (
    WB_DCache_Valid_Read_data_i_8 : out STD_LOGIC;
    cacheline_copy_data_8 : in STD_LOGIC;
    DATA_OUTA : in STD_LOGIC_VECTOR ( 0 to 0 );
    use_cacheline_copy : in STD_LOGIC;
    \Use_XX_Accesses.No_Coherence.xx_valid_data_reg\ : in STD_LOGIC;
    \Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT5_91 : entity is "MB_LUT5";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT5_91;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT5_91 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAC0000"
    )
        port map (
      I0 => cacheline_copy_data_8,
      I1 => DATA_OUTA(0),
      I2 => use_cacheline_copy,
      I3 => \Use_XX_Accesses.No_Coherence.xx_valid_data_reg\,
      I4 => \Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0\,
      O => WB_DCache_Valid_Read_data_i_8
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT5_93 is
  port (
    WB_DCache_Valid_Read_data_i_7 : out STD_LOGIC;
    cacheline_copy_data_7 : in STD_LOGIC;
    DATA_OUTA : in STD_LOGIC_VECTOR ( 0 to 0 );
    use_cacheline_copy : in STD_LOGIC;
    \Use_XX_Accesses.No_Coherence.xx_valid_data_reg\ : in STD_LOGIC;
    \Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT5_93 : entity is "MB_LUT5";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT5_93;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT5_93 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAC0000"
    )
        port map (
      I0 => cacheline_copy_data_7,
      I1 => DATA_OUTA(0),
      I2 => use_cacheline_copy,
      I3 => \Use_XX_Accesses.No_Coherence.xx_valid_data_reg\,
      I4 => \Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0\,
      O => WB_DCache_Valid_Read_data_i_7
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT5_95 is
  port (
    WB_DCache_Valid_Read_data_i_6 : out STD_LOGIC;
    cacheline_copy_data_6 : in STD_LOGIC;
    DATA_OUTA : in STD_LOGIC_VECTOR ( 0 to 0 );
    use_cacheline_copy : in STD_LOGIC;
    \Use_XX_Accesses.No_Coherence.xx_valid_data_reg\ : in STD_LOGIC;
    \Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT5_95 : entity is "MB_LUT5";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT5_95;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT5_95 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAC0000"
    )
        port map (
      I0 => cacheline_copy_data_6,
      I1 => DATA_OUTA(0),
      I2 => use_cacheline_copy,
      I3 => \Use_XX_Accesses.No_Coherence.xx_valid_data_reg\,
      I4 => \Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0\,
      O => WB_DCache_Valid_Read_data_i_6
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT5_97 is
  port (
    WB_DCache_Valid_Read_data_i_5 : out STD_LOGIC;
    cacheline_copy_data_5 : in STD_LOGIC;
    DATA_OUTA : in STD_LOGIC_VECTOR ( 0 to 0 );
    use_cacheline_copy : in STD_LOGIC;
    \Use_XX_Accesses.No_Coherence.xx_valid_data_reg\ : in STD_LOGIC;
    \Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT5_97 : entity is "MB_LUT5";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT5_97;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT5_97 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAC0000"
    )
        port map (
      I0 => cacheline_copy_data_5,
      I1 => DATA_OUTA(0),
      I2 => use_cacheline_copy,
      I3 => \Use_XX_Accesses.No_Coherence.xx_valid_data_reg\,
      I4 => \Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0\,
      O => WB_DCache_Valid_Read_data_i_5
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT5_99 is
  port (
    WB_DCache_Valid_Read_data_i_4 : out STD_LOGIC;
    cacheline_copy_data_4 : in STD_LOGIC;
    DATA_OUTA : in STD_LOGIC_VECTOR ( 0 to 0 );
    use_cacheline_copy : in STD_LOGIC;
    \Use_XX_Accesses.No_Coherence.xx_valid_data_reg\ : in STD_LOGIC;
    \Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT5_99 : entity is "MB_LUT5";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT5_99;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT5_99 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAC0000"
    )
        port map (
      I0 => cacheline_copy_data_4,
      I1 => DATA_OUTA(0),
      I2 => use_cacheline_copy,
      I3 => \Use_XX_Accesses.No_Coherence.xx_valid_data_reg\,
      I4 => \Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0\,
      O => WB_DCache_Valid_Read_data_i_4
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6 is
  port (
    sel_input_iii_3 : out STD_LOGIC;
    if_sel_input : in STD_LOGIC_VECTOR ( 0 to 0 );
    addr : in STD_LOGIC_VECTOR ( 0 to 0 );
    if_missed_fetch_reg : in STD_LOGIC;
    of_pause_reg : in STD_LOGIC;
    I5 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CCF0AACC"
    )
        port map (
      I0 => if_sel_input(0),
      I1 => addr(0),
      I2 => '0',
      I3 => if_missed_fetch_reg,
      I4 => of_pause_reg,
      I5 => I5,
      O => sel_input_iii_3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2 is
  port (
    DI : out STD_LOGIC;
    S : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \EX_ALU_Op_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \EX_Op1_reg[9]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_ALU_Sel_Logic : in STD_LOGIC;
    EX_Enable_ALU : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
        port map (
      I0 => Q(0),
      I1 => \EX_ALU_Op_reg[0]\(1),
      I2 => \EX_Op1_reg[9]\(0),
      I3 => \EX_ALU_Op_reg[0]\(0),
      I4 => EX_ALU_Sel_Logic,
      I5 => EX_Enable_ALU,
      O5 => DI,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_722 is
  port (
    DI : out STD_LOGIC;
    S : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \EX_ALU_Op_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \EX_Op1_reg[8]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_ALU_Sel_Logic : in STD_LOGIC;
    EX_Enable_ALU : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_722 : entity is "MB_LUT6_2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_722;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_722 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
        port map (
      I0 => Q(0),
      I1 => \EX_ALU_Op_reg[0]\(1),
      I2 => \EX_Op1_reg[8]\(0),
      I3 => \EX_ALU_Op_reg[0]\(0),
      I4 => EX_ALU_Sel_Logic,
      I5 => EX_Enable_ALU,
      O5 => DI,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_724 is
  port (
    DI : out STD_LOGIC;
    S : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \EX_ALU_Op_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \EX_Op1_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_ALU_Sel_Logic : in STD_LOGIC;
    EX_Enable_ALU : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_724 : entity is "MB_LUT6_2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_724;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_724 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
        port map (
      I0 => Q(0),
      I1 => \EX_ALU_Op_reg[0]\(1),
      I2 => \EX_Op1_reg[7]\(0),
      I3 => \EX_ALU_Op_reg[0]\(0),
      I4 => EX_ALU_Sel_Logic,
      I5 => EX_Enable_ALU,
      O5 => DI,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_726 is
  port (
    DI : out STD_LOGIC;
    S : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \EX_ALU_Op_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \EX_Op1_reg[6]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_ALU_Sel_Logic : in STD_LOGIC;
    EX_Enable_ALU : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_726 : entity is "MB_LUT6_2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_726;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_726 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
        port map (
      I0 => Q(0),
      I1 => \EX_ALU_Op_reg[0]\(1),
      I2 => \EX_Op1_reg[6]\(0),
      I3 => \EX_ALU_Op_reg[0]\(0),
      I4 => EX_ALU_Sel_Logic,
      I5 => EX_Enable_ALU,
      O5 => DI,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_728 is
  port (
    DI : out STD_LOGIC;
    S : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \EX_ALU_Op_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \EX_Op1_reg[5]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_ALU_Sel_Logic : in STD_LOGIC;
    EX_Enable_ALU : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_728 : entity is "MB_LUT6_2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_728;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_728 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
        port map (
      I0 => Q(0),
      I1 => \EX_ALU_Op_reg[0]\(1),
      I2 => \EX_Op1_reg[5]\(0),
      I3 => \EX_ALU_Op_reg[0]\(0),
      I4 => EX_ALU_Sel_Logic,
      I5 => EX_Enable_ALU,
      O5 => DI,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_730 is
  port (
    DI : out STD_LOGIC;
    S : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \EX_ALU_Op_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \EX_Op1_reg[4]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_ALU_Sel_Logic : in STD_LOGIC;
    EX_Enable_ALU : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_730 : entity is "MB_LUT6_2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_730;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_730 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
        port map (
      I0 => Q(0),
      I1 => \EX_ALU_Op_reg[0]\(1),
      I2 => \EX_Op1_reg[4]\(0),
      I3 => \EX_ALU_Op_reg[0]\(0),
      I4 => EX_ALU_Sel_Logic,
      I5 => EX_Enable_ALU,
      O5 => DI,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_732 is
  port (
    DI : out STD_LOGIC;
    S : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \EX_ALU_Op_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \EX_Op1_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_ALU_Sel_Logic : in STD_LOGIC;
    EX_Enable_ALU : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_732 : entity is "MB_LUT6_2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_732;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_732 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
        port map (
      I0 => Q(0),
      I1 => \EX_ALU_Op_reg[0]\(1),
      I2 => \EX_Op1_reg[3]\(0),
      I3 => \EX_ALU_Op_reg[0]\(0),
      I4 => EX_ALU_Sel_Logic,
      I5 => EX_Enable_ALU,
      O5 => DI,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_734 is
  port (
    DI : out STD_LOGIC;
    S : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \EX_ALU_Op_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \EX_Op1_reg[31]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_ALU_Sel_Logic : in STD_LOGIC;
    EX_Enable_ALU : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_734 : entity is "MB_LUT6_2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_734;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_734 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
        port map (
      I0 => Q(0),
      I1 => \EX_ALU_Op_reg[0]\(1),
      I2 => \EX_Op1_reg[31]\(0),
      I3 => \EX_ALU_Op_reg[0]\(0),
      I4 => EX_ALU_Sel_Logic,
      I5 => EX_Enable_ALU,
      O5 => DI,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_736 is
  port (
    DI : out STD_LOGIC;
    S : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \EX_ALU_Op_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \EX_Op1_reg[30]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_ALU_Sel_Logic : in STD_LOGIC;
    EX_Enable_ALU : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_736 : entity is "MB_LUT6_2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_736;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_736 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
        port map (
      I0 => Q(0),
      I1 => \EX_ALU_Op_reg[0]\(1),
      I2 => \EX_Op1_reg[30]\(0),
      I3 => \EX_ALU_Op_reg[0]\(0),
      I4 => EX_ALU_Sel_Logic,
      I5 => EX_Enable_ALU,
      O5 => DI,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_738 is
  port (
    DI : out STD_LOGIC;
    S : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \EX_ALU_Op_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \EX_Op1_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_ALU_Sel_Logic : in STD_LOGIC;
    EX_Enable_ALU : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_738 : entity is "MB_LUT6_2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_738;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_738 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
        port map (
      I0 => Q(0),
      I1 => \EX_ALU_Op_reg[0]\(1),
      I2 => \EX_Op1_reg[2]\(0),
      I3 => \EX_ALU_Op_reg[0]\(0),
      I4 => EX_ALU_Sel_Logic,
      I5 => EX_Enable_ALU,
      O5 => DI,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_740 is
  port (
    DI : out STD_LOGIC;
    S : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \EX_ALU_Op_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \EX_Op1_reg[29]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_ALU_Sel_Logic : in STD_LOGIC;
    EX_Enable_ALU : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_740 : entity is "MB_LUT6_2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_740;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_740 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
        port map (
      I0 => Q(0),
      I1 => \EX_ALU_Op_reg[0]\(1),
      I2 => \EX_Op1_reg[29]\(0),
      I3 => \EX_ALU_Op_reg[0]\(0),
      I4 => EX_ALU_Sel_Logic,
      I5 => EX_Enable_ALU,
      O5 => DI,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_742 is
  port (
    DI : out STD_LOGIC;
    S : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \EX_ALU_Op_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \EX_Op1_reg[28]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_ALU_Sel_Logic : in STD_LOGIC;
    EX_Enable_ALU : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_742 : entity is "MB_LUT6_2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_742;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_742 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
        port map (
      I0 => Q(0),
      I1 => \EX_ALU_Op_reg[0]\(1),
      I2 => \EX_Op1_reg[28]\(0),
      I3 => \EX_ALU_Op_reg[0]\(0),
      I4 => EX_ALU_Sel_Logic,
      I5 => EX_Enable_ALU,
      O5 => DI,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_744 is
  port (
    DI : out STD_LOGIC;
    S : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \EX_ALU_Op_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \EX_Op1_reg[27]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_ALU_Sel_Logic : in STD_LOGIC;
    EX_Enable_ALU : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_744 : entity is "MB_LUT6_2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_744;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_744 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
        port map (
      I0 => Q(0),
      I1 => \EX_ALU_Op_reg[0]\(1),
      I2 => \EX_Op1_reg[27]\(0),
      I3 => \EX_ALU_Op_reg[0]\(0),
      I4 => EX_ALU_Sel_Logic,
      I5 => EX_Enable_ALU,
      O5 => DI,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_746 is
  port (
    DI : out STD_LOGIC;
    S : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \EX_ALU_Op_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \EX_Op1_reg[26]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_ALU_Sel_Logic : in STD_LOGIC;
    EX_Enable_ALU : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_746 : entity is "MB_LUT6_2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_746;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_746 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
        port map (
      I0 => Q(0),
      I1 => \EX_ALU_Op_reg[0]\(1),
      I2 => \EX_Op1_reg[26]\(0),
      I3 => \EX_ALU_Op_reg[0]\(0),
      I4 => EX_ALU_Sel_Logic,
      I5 => EX_Enable_ALU,
      O5 => DI,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_748 is
  port (
    DI : out STD_LOGIC;
    S : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \EX_ALU_Op_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \EX_Op1_reg[25]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_ALU_Sel_Logic : in STD_LOGIC;
    EX_Enable_ALU : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_748 : entity is "MB_LUT6_2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_748;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_748 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
        port map (
      I0 => Q(0),
      I1 => \EX_ALU_Op_reg[0]\(1),
      I2 => \EX_Op1_reg[25]\(0),
      I3 => \EX_ALU_Op_reg[0]\(0),
      I4 => EX_ALU_Sel_Logic,
      I5 => EX_Enable_ALU,
      O5 => DI,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_750 is
  port (
    DI : out STD_LOGIC;
    S : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \EX_ALU_Op_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \EX_Op1_reg[24]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_ALU_Sel_Logic : in STD_LOGIC;
    EX_Enable_ALU : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_750 : entity is "MB_LUT6_2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_750;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_750 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
        port map (
      I0 => Q(0),
      I1 => \EX_ALU_Op_reg[0]\(1),
      I2 => \EX_Op1_reg[24]\(0),
      I3 => \EX_ALU_Op_reg[0]\(0),
      I4 => EX_ALU_Sel_Logic,
      I5 => EX_Enable_ALU,
      O5 => DI,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_752 is
  port (
    DI : out STD_LOGIC;
    S : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \EX_ALU_Op_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \EX_Op1_reg[23]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_ALU_Sel_Logic : in STD_LOGIC;
    EX_Enable_ALU : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_752 : entity is "MB_LUT6_2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_752;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_752 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
        port map (
      I0 => Q(0),
      I1 => \EX_ALU_Op_reg[0]\(1),
      I2 => \EX_Op1_reg[23]\(0),
      I3 => \EX_ALU_Op_reg[0]\(0),
      I4 => EX_ALU_Sel_Logic,
      I5 => EX_Enable_ALU,
      O5 => DI,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_754 is
  port (
    DI : out STD_LOGIC;
    S : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \EX_ALU_Op_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \EX_Op1_reg[22]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_ALU_Sel_Logic : in STD_LOGIC;
    EX_Enable_ALU : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_754 : entity is "MB_LUT6_2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_754;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_754 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
        port map (
      I0 => Q(0),
      I1 => \EX_ALU_Op_reg[0]\(1),
      I2 => \EX_Op1_reg[22]\(0),
      I3 => \EX_ALU_Op_reg[0]\(0),
      I4 => EX_ALU_Sel_Logic,
      I5 => EX_Enable_ALU,
      O5 => DI,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_756 is
  port (
    DI : out STD_LOGIC;
    S : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \EX_ALU_Op_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \EX_Op1_reg[21]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_ALU_Sel_Logic : in STD_LOGIC;
    EX_Enable_ALU : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_756 : entity is "MB_LUT6_2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_756;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_756 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
        port map (
      I0 => Q(0),
      I1 => \EX_ALU_Op_reg[0]\(1),
      I2 => \EX_Op1_reg[21]\(0),
      I3 => \EX_ALU_Op_reg[0]\(0),
      I4 => EX_ALU_Sel_Logic,
      I5 => EX_Enable_ALU,
      O5 => DI,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_758 is
  port (
    DI : out STD_LOGIC;
    S : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \EX_ALU_Op_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \EX_Op1_reg[20]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_ALU_Sel_Logic : in STD_LOGIC;
    EX_Enable_ALU : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_758 : entity is "MB_LUT6_2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_758;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_758 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
        port map (
      I0 => Q(0),
      I1 => \EX_ALU_Op_reg[0]\(1),
      I2 => \EX_Op1_reg[20]\(0),
      I3 => \EX_ALU_Op_reg[0]\(0),
      I4 => EX_ALU_Sel_Logic,
      I5 => EX_Enable_ALU,
      O5 => DI,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_760 is
  port (
    DI : out STD_LOGIC;
    S : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \EX_ALU_Op_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \EX_Op1_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_ALU_Sel_Logic : in STD_LOGIC;
    EX_Enable_ALU : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_760 : entity is "MB_LUT6_2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_760;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_760 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
        port map (
      I0 => Q(0),
      I1 => \EX_ALU_Op_reg[0]\(1),
      I2 => \EX_Op1_reg[1]\(0),
      I3 => \EX_ALU_Op_reg[0]\(0),
      I4 => EX_ALU_Sel_Logic,
      I5 => EX_Enable_ALU,
      O5 => DI,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_762 is
  port (
    DI : out STD_LOGIC;
    S : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \EX_ALU_Op_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \EX_Op1_reg[19]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_ALU_Sel_Logic : in STD_LOGIC;
    EX_Enable_ALU : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_762 : entity is "MB_LUT6_2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_762;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_762 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
        port map (
      I0 => Q(0),
      I1 => \EX_ALU_Op_reg[0]\(1),
      I2 => \EX_Op1_reg[19]\(0),
      I3 => \EX_ALU_Op_reg[0]\(0),
      I4 => EX_ALU_Sel_Logic,
      I5 => EX_Enable_ALU,
      O5 => DI,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_764 is
  port (
    DI : out STD_LOGIC;
    S : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \EX_ALU_Op_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \EX_Op1_reg[18]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_ALU_Sel_Logic : in STD_LOGIC;
    EX_Enable_ALU : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_764 : entity is "MB_LUT6_2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_764;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_764 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
        port map (
      I0 => Q(0),
      I1 => \EX_ALU_Op_reg[0]\(1),
      I2 => \EX_Op1_reg[18]\(0),
      I3 => \EX_ALU_Op_reg[0]\(0),
      I4 => EX_ALU_Sel_Logic,
      I5 => EX_Enable_ALU,
      O5 => DI,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_766 is
  port (
    DI : out STD_LOGIC;
    S : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \EX_ALU_Op_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \EX_Op1_reg[17]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_ALU_Sel_Logic : in STD_LOGIC;
    EX_Enable_ALU : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_766 : entity is "MB_LUT6_2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_766;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_766 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
        port map (
      I0 => Q(0),
      I1 => \EX_ALU_Op_reg[0]\(1),
      I2 => \EX_Op1_reg[17]\(0),
      I3 => \EX_ALU_Op_reg[0]\(0),
      I4 => EX_ALU_Sel_Logic,
      I5 => EX_Enable_ALU,
      O5 => DI,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_768 is
  port (
    DI : out STD_LOGIC;
    S : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \EX_ALU_Op_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \EX_Op1_reg[16]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_ALU_Sel_Logic : in STD_LOGIC;
    EX_Enable_ALU : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_768 : entity is "MB_LUT6_2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_768;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_768 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
        port map (
      I0 => Q(0),
      I1 => \EX_ALU_Op_reg[0]\(1),
      I2 => \EX_Op1_reg[16]\(0),
      I3 => \EX_ALU_Op_reg[0]\(0),
      I4 => EX_ALU_Sel_Logic,
      I5 => EX_Enable_ALU,
      O5 => DI,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_770 is
  port (
    DI : out STD_LOGIC;
    S : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \EX_ALU_Op_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \EX_Op1_reg[15]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_ALU_Sel_Logic : in STD_LOGIC;
    EX_Enable_ALU : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_770 : entity is "MB_LUT6_2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_770;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_770 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
        port map (
      I0 => Q(0),
      I1 => \EX_ALU_Op_reg[0]\(1),
      I2 => \EX_Op1_reg[15]\(0),
      I3 => \EX_ALU_Op_reg[0]\(0),
      I4 => EX_ALU_Sel_Logic,
      I5 => EX_Enable_ALU,
      O5 => DI,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_772 is
  port (
    DI : out STD_LOGIC;
    S : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \EX_ALU_Op_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \EX_Op1_reg[14]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_ALU_Sel_Logic : in STD_LOGIC;
    EX_Enable_ALU : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_772 : entity is "MB_LUT6_2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_772;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_772 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
        port map (
      I0 => Q(0),
      I1 => \EX_ALU_Op_reg[0]\(1),
      I2 => \EX_Op1_reg[14]\(0),
      I3 => \EX_ALU_Op_reg[0]\(0),
      I4 => EX_ALU_Sel_Logic,
      I5 => EX_Enable_ALU,
      O5 => DI,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_774 is
  port (
    DI : out STD_LOGIC;
    S : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \EX_ALU_Op_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \EX_Op1_reg[13]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_ALU_Sel_Logic : in STD_LOGIC;
    EX_Enable_ALU : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_774 : entity is "MB_LUT6_2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_774;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_774 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
        port map (
      I0 => Q(0),
      I1 => \EX_ALU_Op_reg[0]\(1),
      I2 => \EX_Op1_reg[13]\(0),
      I3 => \EX_ALU_Op_reg[0]\(0),
      I4 => EX_ALU_Sel_Logic,
      I5 => EX_Enable_ALU,
      O5 => DI,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_776 is
  port (
    DI : out STD_LOGIC;
    S : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \EX_ALU_Op_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \EX_Op1_reg[12]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_ALU_Sel_Logic : in STD_LOGIC;
    EX_Enable_ALU : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_776 : entity is "MB_LUT6_2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_776;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_776 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
        port map (
      I0 => Q(0),
      I1 => \EX_ALU_Op_reg[0]\(1),
      I2 => \EX_Op1_reg[12]\(0),
      I3 => \EX_ALU_Op_reg[0]\(0),
      I4 => EX_ALU_Sel_Logic,
      I5 => EX_Enable_ALU,
      O5 => DI,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_778 is
  port (
    DI : out STD_LOGIC;
    S : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \EX_ALU_Op_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \EX_Op1_reg[11]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_ALU_Sel_Logic : in STD_LOGIC;
    EX_Enable_ALU : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_778 : entity is "MB_LUT6_2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_778;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_778 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
        port map (
      I0 => Q(0),
      I1 => \EX_ALU_Op_reg[0]\(1),
      I2 => \EX_Op1_reg[11]\(0),
      I3 => \EX_ALU_Op_reg[0]\(0),
      I4 => EX_ALU_Sel_Logic,
      I5 => EX_Enable_ALU,
      O5 => DI,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_780 is
  port (
    DI : out STD_LOGIC;
    S : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \EX_ALU_Op_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \EX_Op1_reg[10]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_ALU_Sel_Logic : in STD_LOGIC;
    EX_Enable_ALU : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_780 : entity is "MB_LUT6_2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_780;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_780 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
        port map (
      I0 => Q(0),
      I1 => \EX_ALU_Op_reg[0]\(1),
      I2 => \EX_Op1_reg[10]\(0),
      I3 => \EX_ALU_Op_reg[0]\(0),
      I4 => EX_ALU_Sel_Logic,
      I5 => EX_Enable_ALU,
      O5 => DI,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized1\ is
  port (
    muxcy_di : out STD_LOGIC;
    muxcy_sel : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized1\ : entity is "MB_LUT6_2";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized1\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"00FF00FFFEFEFEFE"
    )
        port map (
      I0 => '0',
      I1 => '0',
      I2 => '0',
      I3 => '0',
      I4 => '0',
      I5 => '1',
      O5 => muxcy_di,
      O6 => muxcy_sel
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized5\ is
  port (
    wb_PC_II_31 : out STD_LOGIC;
    addr_AddSub_31 : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \wb_exception_kind_i_reg[28]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mem_pc_i_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    MEM_WB_Sel_Mem_PC : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized5\ : entity is "MB_LUT6_2";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized5\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized5\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"96969696FF00AAAA"
    )
        port map (
      I0 => \Using_FPGA.Native_0\(0),
      I1 => '0',
      I2 => \wb_exception_kind_i_reg[28]\(0),
      I3 => \mem_pc_i_reg[0]\(0),
      I4 => MEM_WB_Sel_Mem_PC,
      I5 => '1',
      O5 => wb_PC_II_31,
      O6 => addr_AddSub_31
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized5_511\ is
  port (
    wb_PC_II_21 : out STD_LOGIC;
    S : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \wb_exception_kind_i_reg[28]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mem_pc_i_reg[10]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    MEM_WB_Sel_Mem_PC : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized5_511\ : entity is "MB_LUT6_2";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized5_511\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized5_511\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"96969696FF00AAAA"
    )
        port map (
      I0 => \Using_FPGA.Native_0\,
      I1 => '0',
      I2 => \wb_exception_kind_i_reg[28]\(0),
      I3 => \mem_pc_i_reg[10]\(0),
      I4 => MEM_WB_Sel_Mem_PC,
      I5 => '1',
      O5 => wb_PC_II_21,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized5_514\ is
  port (
    wb_PC_II_20 : out STD_LOGIC;
    S : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \wb_exception_kind_i_reg[28]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mem_pc_i_reg[11]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    MEM_WB_Sel_Mem_PC : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized5_514\ : entity is "MB_LUT6_2";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized5_514\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized5_514\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"96969696FF00AAAA"
    )
        port map (
      I0 => \Using_FPGA.Native_0\,
      I1 => '0',
      I2 => \wb_exception_kind_i_reg[28]\(0),
      I3 => \mem_pc_i_reg[11]\(0),
      I4 => MEM_WB_Sel_Mem_PC,
      I5 => '1',
      O5 => wb_PC_II_20,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized5_517\ is
  port (
    wb_PC_II_19 : out STD_LOGIC;
    S : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \wb_exception_kind_i_reg[28]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mem_pc_i_reg[12]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    MEM_WB_Sel_Mem_PC : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized5_517\ : entity is "MB_LUT6_2";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized5_517\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized5_517\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"96969696FF00AAAA"
    )
        port map (
      I0 => \Using_FPGA.Native_0\,
      I1 => '0',
      I2 => \wb_exception_kind_i_reg[28]\(0),
      I3 => \mem_pc_i_reg[12]\(0),
      I4 => MEM_WB_Sel_Mem_PC,
      I5 => '1',
      O5 => wb_PC_II_19,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized5_520\ is
  port (
    wb_PC_II_18 : out STD_LOGIC;
    S : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \wb_exception_kind_i_reg[28]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mem_pc_i_reg[13]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    MEM_WB_Sel_Mem_PC : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized5_520\ : entity is "MB_LUT6_2";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized5_520\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized5_520\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"96969696FF00AAAA"
    )
        port map (
      I0 => \Using_FPGA.Native_0\,
      I1 => '0',
      I2 => \wb_exception_kind_i_reg[28]\(0),
      I3 => \mem_pc_i_reg[13]\(0),
      I4 => MEM_WB_Sel_Mem_PC,
      I5 => '1',
      O5 => wb_PC_II_18,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized5_523\ is
  port (
    wb_PC_II_17 : out STD_LOGIC;
    S : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \wb_exception_kind_i_reg[28]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mem_pc_i_reg[14]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    MEM_WB_Sel_Mem_PC : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized5_523\ : entity is "MB_LUT6_2";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized5_523\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized5_523\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"96969696FF00AAAA"
    )
        port map (
      I0 => \Using_FPGA.Native_0\,
      I1 => '0',
      I2 => \wb_exception_kind_i_reg[28]\(0),
      I3 => \mem_pc_i_reg[14]\(0),
      I4 => MEM_WB_Sel_Mem_PC,
      I5 => '1',
      O5 => wb_PC_II_17,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized5_526\ is
  port (
    wb_PC_II_16 : out STD_LOGIC;
    S : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \wb_exception_kind_i_reg[28]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mem_pc_i_reg[15]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    MEM_WB_Sel_Mem_PC : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized5_526\ : entity is "MB_LUT6_2";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized5_526\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized5_526\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"96969696FF00AAAA"
    )
        port map (
      I0 => \Using_FPGA.Native_0\,
      I1 => '0',
      I2 => \wb_exception_kind_i_reg[28]\(0),
      I3 => \mem_pc_i_reg[15]\(0),
      I4 => MEM_WB_Sel_Mem_PC,
      I5 => '1',
      O5 => wb_PC_II_16,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized5_529\ is
  port (
    wb_PC_II_15 : out STD_LOGIC;
    S : out STD_LOGIC;
    DI : in STD_LOGIC;
    \wb_exception_kind_i_reg[28]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mem_pc_i_reg[16]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    MEM_WB_Sel_Mem_PC : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized5_529\ : entity is "MB_LUT6_2";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized5_529\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized5_529\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"96969696FF00AAAA"
    )
        port map (
      I0 => DI,
      I1 => '0',
      I2 => \wb_exception_kind_i_reg[28]\(0),
      I3 => \mem_pc_i_reg[16]\(0),
      I4 => MEM_WB_Sel_Mem_PC,
      I5 => '1',
      O5 => wb_PC_II_15,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized5_532\ is
  port (
    wb_PC_II_14 : out STD_LOGIC;
    S : out STD_LOGIC;
    DI : in STD_LOGIC;
    \wb_exception_kind_i_reg[28]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mem_pc_i_reg[17]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    MEM_WB_Sel_Mem_PC : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized5_532\ : entity is "MB_LUT6_2";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized5_532\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized5_532\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"96969696FF00AAAA"
    )
        port map (
      I0 => DI,
      I1 => '0',
      I2 => \wb_exception_kind_i_reg[28]\(0),
      I3 => \mem_pc_i_reg[17]\(0),
      I4 => MEM_WB_Sel_Mem_PC,
      I5 => '1',
      O5 => wb_PC_II_14,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized5_535\ is
  port (
    wb_PC_II_13 : out STD_LOGIC;
    S : out STD_LOGIC;
    DI : in STD_LOGIC;
    \wb_exception_kind_i_reg[28]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mem_pc_i_reg[18]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    MEM_WB_Sel_Mem_PC : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized5_535\ : entity is "MB_LUT6_2";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized5_535\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized5_535\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"96969696FF00AAAA"
    )
        port map (
      I0 => DI,
      I1 => '0',
      I2 => \wb_exception_kind_i_reg[28]\(0),
      I3 => \mem_pc_i_reg[18]\(0),
      I4 => MEM_WB_Sel_Mem_PC,
      I5 => '1',
      O5 => wb_PC_II_13,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized5_538\ is
  port (
    wb_PC_II_12 : out STD_LOGIC;
    S : out STD_LOGIC;
    DI : in STD_LOGIC;
    \wb_exception_kind_i_reg[28]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mem_pc_i_reg[19]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    MEM_WB_Sel_Mem_PC : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized5_538\ : entity is "MB_LUT6_2";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized5_538\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized5_538\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"96969696FF00AAAA"
    )
        port map (
      I0 => DI,
      I1 => '0',
      I2 => \wb_exception_kind_i_reg[28]\(0),
      I3 => \mem_pc_i_reg[19]\(0),
      I4 => MEM_WB_Sel_Mem_PC,
      I5 => '1',
      O5 => wb_PC_II_12,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized5_541\ is
  port (
    wb_PC_II_30 : out STD_LOGIC;
    S : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \wb_exception_kind_i_reg[28]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mem_pc_i_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    MEM_WB_Sel_Mem_PC : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized5_541\ : entity is "MB_LUT6_2";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized5_541\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized5_541\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"96969696FF00AAAA"
    )
        port map (
      I0 => \Using_FPGA.Native_0\,
      I1 => '0',
      I2 => \wb_exception_kind_i_reg[28]\(0),
      I3 => \mem_pc_i_reg[1]\(0),
      I4 => MEM_WB_Sel_Mem_PC,
      I5 => '1',
      O5 => wb_PC_II_30,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized5_544\ is
  port (
    wb_PC_II_11 : out STD_LOGIC;
    S : out STD_LOGIC;
    DI : in STD_LOGIC;
    \wb_exception_kind_i_reg[28]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mem_pc_i_reg[20]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    MEM_WB_Sel_Mem_PC : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized5_544\ : entity is "MB_LUT6_2";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized5_544\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized5_544\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"96969696FF00AAAA"
    )
        port map (
      I0 => DI,
      I1 => '0',
      I2 => \wb_exception_kind_i_reg[28]\(0),
      I3 => \mem_pc_i_reg[20]\(0),
      I4 => MEM_WB_Sel_Mem_PC,
      I5 => '1',
      O5 => wb_PC_II_11,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized5_547\ is
  port (
    wb_PC_II_10 : out STD_LOGIC;
    S : out STD_LOGIC;
    DI : in STD_LOGIC;
    \wb_exception_kind_i_reg[28]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mem_pc_i_reg[21]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    MEM_WB_Sel_Mem_PC : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized5_547\ : entity is "MB_LUT6_2";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized5_547\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized5_547\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"96969696FF00AAAA"
    )
        port map (
      I0 => DI,
      I1 => '0',
      I2 => \wb_exception_kind_i_reg[28]\(0),
      I3 => \mem_pc_i_reg[21]\(0),
      I4 => MEM_WB_Sel_Mem_PC,
      I5 => '1',
      O5 => wb_PC_II_10,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized5_550\ is
  port (
    wb_PC_II_9 : out STD_LOGIC;
    S : out STD_LOGIC;
    DI : in STD_LOGIC;
    \wb_exception_kind_i_reg[28]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mem_pc_i_reg[22]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    MEM_WB_Sel_Mem_PC : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized5_550\ : entity is "MB_LUT6_2";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized5_550\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized5_550\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"96969696FF00AAAA"
    )
        port map (
      I0 => DI,
      I1 => '0',
      I2 => \wb_exception_kind_i_reg[28]\(0),
      I3 => \mem_pc_i_reg[22]\(0),
      I4 => MEM_WB_Sel_Mem_PC,
      I5 => '1',
      O5 => wb_PC_II_9,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized5_553\ is
  port (
    wb_PC_II_8 : out STD_LOGIC;
    S : out STD_LOGIC;
    DI : in STD_LOGIC;
    \wb_exception_kind_i_reg[28]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mem_pc_i_reg[23]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    MEM_WB_Sel_Mem_PC : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized5_553\ : entity is "MB_LUT6_2";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized5_553\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized5_553\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"96969696FF00AAAA"
    )
        port map (
      I0 => DI,
      I1 => '0',
      I2 => \wb_exception_kind_i_reg[28]\(0),
      I3 => \mem_pc_i_reg[23]\(0),
      I4 => MEM_WB_Sel_Mem_PC,
      I5 => '1',
      O5 => wb_PC_II_8,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized5_556\ is
  port (
    wb_PC_II_7 : out STD_LOGIC;
    S : out STD_LOGIC;
    DI : in STD_LOGIC;
    \wb_exception_kind_i_reg[28]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mem_pc_i_reg[24]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    MEM_WB_Sel_Mem_PC : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized5_556\ : entity is "MB_LUT6_2";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized5_556\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized5_556\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"96969696FF00AAAA"
    )
        port map (
      I0 => DI,
      I1 => '0',
      I2 => \wb_exception_kind_i_reg[28]\(0),
      I3 => \mem_pc_i_reg[24]\(0),
      I4 => MEM_WB_Sel_Mem_PC,
      I5 => '1',
      O5 => wb_PC_II_7,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized5_559\ is
  port (
    wb_PC_II_6 : out STD_LOGIC;
    S : out STD_LOGIC;
    DI : in STD_LOGIC;
    \wb_exception_kind_i_reg[28]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mem_pc_i_reg[25]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    MEM_WB_Sel_Mem_PC : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized5_559\ : entity is "MB_LUT6_2";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized5_559\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized5_559\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"96969696FF00AAAA"
    )
        port map (
      I0 => DI,
      I1 => '0',
      I2 => \wb_exception_kind_i_reg[28]\(0),
      I3 => \mem_pc_i_reg[25]\(0),
      I4 => MEM_WB_Sel_Mem_PC,
      I5 => '1',
      O5 => wb_PC_II_6,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized5_562\ is
  port (
    wb_PC_II_5 : out STD_LOGIC;
    S : out STD_LOGIC;
    DI : in STD_LOGIC;
    \wb_exception_kind_i_reg[28]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mem_pc_i_reg[26]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    MEM_WB_Sel_Mem_PC : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized5_562\ : entity is "MB_LUT6_2";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized5_562\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized5_562\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"96969696FF00AAAA"
    )
        port map (
      I0 => DI,
      I1 => '0',
      I2 => \wb_exception_kind_i_reg[28]\(0),
      I3 => \mem_pc_i_reg[26]\(0),
      I4 => MEM_WB_Sel_Mem_PC,
      I5 => '1',
      O5 => wb_PC_II_5,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized5_565\ is
  port (
    wb_PC_II_4 : out STD_LOGIC;
    S : out STD_LOGIC;
    DI : in STD_LOGIC;
    \wb_exception_kind_i_reg[28]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mem_pc_i_reg[27]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    MEM_WB_Sel_Mem_PC : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized5_565\ : entity is "MB_LUT6_2";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized5_565\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized5_565\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"96969696FF00AAAA"
    )
        port map (
      I0 => DI,
      I1 => '0',
      I2 => \wb_exception_kind_i_reg[28]\(0),
      I3 => \mem_pc_i_reg[27]\(0),
      I4 => MEM_WB_Sel_Mem_PC,
      I5 => '1',
      O5 => wb_PC_II_4,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized5_568\ is
  port (
    wb_PC_II_3 : out STD_LOGIC;
    S : out STD_LOGIC;
    DI : in STD_LOGIC;
    \wb_exception_kind_i_reg[28]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mem_pc_i_reg[28]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    MEM_WB_Sel_Mem_PC : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized5_568\ : entity is "MB_LUT6_2";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized5_568\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized5_568\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"96969696FF00AAAA"
    )
        port map (
      I0 => DI,
      I1 => '0',
      I2 => \wb_exception_kind_i_reg[28]\(0),
      I3 => \mem_pc_i_reg[28]\(0),
      I4 => MEM_WB_Sel_Mem_PC,
      I5 => '1',
      O5 => wb_PC_II_3,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized5_571\ is
  port (
    wb_PC_II_2 : out STD_LOGIC;
    S : out STD_LOGIC;
    DI : in STD_LOGIC;
    I1_0 : in STD_LOGIC;
    \wb_exception_kind_i_reg[28]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mem_pc_i_reg[29]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    MEM_WB_Sel_Mem_PC : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized5_571\ : entity is "MB_LUT6_2";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized5_571\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized5_571\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"96969696FF00AAAA"
    )
        port map (
      I0 => DI,
      I1 => I1_0,
      I2 => \wb_exception_kind_i_reg[28]\(0),
      I3 => \mem_pc_i_reg[29]\(0),
      I4 => MEM_WB_Sel_Mem_PC,
      I5 => '1',
      O5 => wb_PC_II_2,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized5_574\ is
  port (
    wb_PC_II_29 : out STD_LOGIC;
    S : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \wb_exception_kind_i_reg[28]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mem_pc_i_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    MEM_WB_Sel_Mem_PC : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized5_574\ : entity is "MB_LUT6_2";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized5_574\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized5_574\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"96969696FF00AAAA"
    )
        port map (
      I0 => \Using_FPGA.Native_0\,
      I1 => '0',
      I2 => \wb_exception_kind_i_reg[28]\(0),
      I3 => \mem_pc_i_reg[2]\(0),
      I4 => MEM_WB_Sel_Mem_PC,
      I5 => '1',
      O5 => wb_PC_II_29,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized5_577\ is
  port (
    wb_PC_II_1 : out STD_LOGIC;
    S : out STD_LOGIC;
    DI : in STD_LOGIC;
    \wb_exception_kind_i_reg[28]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mem_pc_i_reg[30]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    MEM_WB_Sel_Mem_PC : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized5_577\ : entity is "MB_LUT6_2";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized5_577\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized5_577\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"96969696FF00AAAA"
    )
        port map (
      I0 => DI,
      I1 => '0',
      I2 => \wb_exception_kind_i_reg[28]\(0),
      I3 => \mem_pc_i_reg[30]\(0),
      I4 => MEM_WB_Sel_Mem_PC,
      I5 => '1',
      O5 => wb_PC_II_1,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized5_580\ is
  port (
    wb_PC_II_0 : out STD_LOGIC;
    S : out STD_LOGIC;
    DI : in STD_LOGIC;
    \wb_exception_kind_i_reg[28]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mem_pc_i_reg[31]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    MEM_WB_Sel_Mem_PC : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized5_580\ : entity is "MB_LUT6_2";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized5_580\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized5_580\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"96969696FF00AAAA"
    )
        port map (
      I0 => DI,
      I1 => '0',
      I2 => \wb_exception_kind_i_reg[28]\(0),
      I3 => \mem_pc_i_reg[31]\(0),
      I4 => MEM_WB_Sel_Mem_PC,
      I5 => '1',
      O5 => wb_PC_II_0,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized5_583\ is
  port (
    wb_PC_II_28 : out STD_LOGIC;
    S : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \wb_exception_kind_i_reg[28]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mem_pc_i_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    MEM_WB_Sel_Mem_PC : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized5_583\ : entity is "MB_LUT6_2";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized5_583\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized5_583\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"96969696FF00AAAA"
    )
        port map (
      I0 => \Using_FPGA.Native_0\,
      I1 => '0',
      I2 => \wb_exception_kind_i_reg[28]\(0),
      I3 => \mem_pc_i_reg[3]\(0),
      I4 => MEM_WB_Sel_Mem_PC,
      I5 => '1',
      O5 => wb_PC_II_28,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized5_586\ is
  port (
    wb_PC_II_27 : out STD_LOGIC;
    S : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \wb_exception_kind_i_reg[28]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mem_pc_i_reg[4]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    MEM_WB_Sel_Mem_PC : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized5_586\ : entity is "MB_LUT6_2";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized5_586\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized5_586\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"96969696FF00AAAA"
    )
        port map (
      I0 => \Using_FPGA.Native_0\,
      I1 => '0',
      I2 => \wb_exception_kind_i_reg[28]\(0),
      I3 => \mem_pc_i_reg[4]\(0),
      I4 => MEM_WB_Sel_Mem_PC,
      I5 => '1',
      O5 => wb_PC_II_27,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized5_589\ is
  port (
    wb_PC_II_26 : out STD_LOGIC;
    S : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \wb_exception_kind_i_reg[28]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mem_pc_i_reg[5]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    MEM_WB_Sel_Mem_PC : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized5_589\ : entity is "MB_LUT6_2";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized5_589\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized5_589\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"96969696FF00AAAA"
    )
        port map (
      I0 => \Using_FPGA.Native_0\,
      I1 => '0',
      I2 => \wb_exception_kind_i_reg[28]\(0),
      I3 => \mem_pc_i_reg[5]\(0),
      I4 => MEM_WB_Sel_Mem_PC,
      I5 => '1',
      O5 => wb_PC_II_26,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized5_592\ is
  port (
    wb_PC_II_25 : out STD_LOGIC;
    S : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \wb_exception_kind_i_reg[28]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mem_pc_i_reg[6]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    MEM_WB_Sel_Mem_PC : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized5_592\ : entity is "MB_LUT6_2";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized5_592\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized5_592\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"96969696FF00AAAA"
    )
        port map (
      I0 => \Using_FPGA.Native_0\,
      I1 => '0',
      I2 => \wb_exception_kind_i_reg[28]\(0),
      I3 => \mem_pc_i_reg[6]\(0),
      I4 => MEM_WB_Sel_Mem_PC,
      I5 => '1',
      O5 => wb_PC_II_25,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized5_595\ is
  port (
    wb_PC_II_24 : out STD_LOGIC;
    S : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \wb_exception_kind_i_reg[28]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mem_pc_i_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    MEM_WB_Sel_Mem_PC : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized5_595\ : entity is "MB_LUT6_2";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized5_595\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized5_595\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"96969696FF00AAAA"
    )
        port map (
      I0 => \Using_FPGA.Native_0\,
      I1 => '0',
      I2 => \wb_exception_kind_i_reg[28]\(0),
      I3 => \mem_pc_i_reg[7]\(0),
      I4 => MEM_WB_Sel_Mem_PC,
      I5 => '1',
      O5 => wb_PC_II_24,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized5_598\ is
  port (
    wb_PC_II_23 : out STD_LOGIC;
    S : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \wb_exception_kind_i_reg[28]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mem_pc_i_reg[8]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    MEM_WB_Sel_Mem_PC : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized5_598\ : entity is "MB_LUT6_2";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized5_598\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized5_598\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"96969696FF00AAAA"
    )
        port map (
      I0 => \Using_FPGA.Native_0\,
      I1 => '0',
      I2 => \wb_exception_kind_i_reg[28]\(0),
      I3 => \mem_pc_i_reg[8]\(0),
      I4 => MEM_WB_Sel_Mem_PC,
      I5 => '1',
      O5 => wb_PC_II_23,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized5_601\ is
  port (
    wb_PC_II_22 : out STD_LOGIC;
    S : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \wb_exception_kind_i_reg[28]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mem_pc_i_reg[9]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    MEM_WB_Sel_Mem_PC : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized5_601\ : entity is "MB_LUT6_2";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized5_601\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized5_601\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"96969696FF00AAAA"
    )
        port map (
      I0 => \Using_FPGA.Native_0\,
      I1 => '0',
      I2 => \wb_exception_kind_i_reg[28]\(0),
      I3 => \mem_pc_i_reg[9]\(0),
      I4 => MEM_WB_Sel_Mem_PC,
      I5 => '1',
      O5 => wb_PC_II_22,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_310 is
  port (
    sel_input_iii_2 : out STD_LOGIC;
    if_sel_input : in STD_LOGIC_VECTOR ( 1 downto 0 );
    addr : in STD_LOGIC_VECTOR ( 0 to 0 );
    if_missed_fetch_reg : in STD_LOGIC;
    of_pause_reg : in STD_LOGIC;
    I5 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_310 : entity is "MB_LUT6";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_310;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_310 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CCF0AACC"
    )
        port map (
      I0 => if_sel_input(0),
      I1 => if_sel_input(1),
      I2 => addr(0),
      I3 => if_missed_fetch_reg,
      I4 => of_pause_reg,
      I5 => I5,
      O => sel_input_iii_2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_312 is
  port (
    sel_input_iii_1 : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    if_sel_input : in STD_LOGIC_VECTOR ( 1 downto 0 );
    if_missed_fetch_reg : in STD_LOGIC;
    of_pause_reg : in STD_LOGIC;
    I5 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_312 : entity is "MB_LUT6";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_312;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_312 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CCF0AACC"
    )
        port map (
      I0 => \Using_FPGA.Native_0\,
      I1 => if_sel_input(0),
      I2 => if_sel_input(1),
      I3 => if_missed_fetch_reg,
      I4 => of_pause_reg,
      I5 => I5,
      O => sel_input_iii_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_314 is
  port (
    sel_input_iii_0 : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    if_sel_input : in STD_LOGIC_VECTOR ( 0 to 0 );
    if_missed_fetch_reg : in STD_LOGIC;
    of_pause_reg : in STD_LOGIC;
    I5 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_314 : entity is "MB_LUT6";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_314;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_314 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CCF0AACC"
    )
        port map (
      I0 => \Using_FPGA.Native_0\,
      I1 => \Using_FPGA.Native_1\,
      I2 => if_sel_input(0),
      I3 => if_missed_fetch_reg,
      I4 => of_pause_reg,
      I5 => I5,
      O => sel_input_iii_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6__parameterized10\ is
  port (
    A : out STD_LOGIC;
    I0 : in STD_LOGIC;
    of_predecode : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ex_gpr_write_addr_reg[4]\ : in STD_LOGIC;
    ex_gpr_write_reg : in STD_LOGIC;
    ex_valid_reg : in STD_LOGIC;
    O : in STD_LOGIC;
    ex_is_multi_or_load_instr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6__parameterized10\ : entity is "MB_LUT6";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6__parameterized10\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6__parameterized10\ is
  signal of_read_ex_write_op1_conflict_part2 : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000000000"
    )
        port map (
      I0 => I0,
      I1 => of_predecode(1),
      I2 => \ex_gpr_write_addr_reg[4]\,
      I3 => of_predecode(0),
      I4 => ex_gpr_write_reg,
      I5 => ex_valid_reg,
      O => of_read_ex_write_op1_conflict_part2
    );
\Using_FPGA.Native_i_1__106\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => of_read_ex_write_op1_conflict_part2,
      I1 => O,
      I2 => ex_is_multi_or_load_instr,
      O => A
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6__parameterized10_263\ is
  port (
    of_read_ex_write_op2_conflict_part2 : out STD_LOGIC;
    I0 : in STD_LOGIC;
    of_predecode : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ex_gpr_write_addr_reg[4]\ : in STD_LOGIC;
    ex_gpr_write_reg : in STD_LOGIC;
    ex_valid_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6__parameterized10_263\ : entity is "MB_LUT6";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6__parameterized10_263\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6__parameterized10_263\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000000000"
    )
        port map (
      I0 => I0,
      I1 => of_predecode(1),
      I2 => \ex_gpr_write_addr_reg[4]\,
      I3 => of_predecode(0),
      I4 => ex_gpr_write_reg,
      I5 => ex_valid_reg,
      O => of_read_ex_write_op2_conflict_part2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6__parameterized10_265\ is
  port (
    use_Reg_Neg_S_reg : out STD_LOGIC;
    I0 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ex_gpr_write_addr_reg[4]\ : in STD_LOGIC;
    ex_gpr_write_reg : in STD_LOGIC;
    ex_valid_reg : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    of_read_ex_write_op3_conflict_part1 : in STD_LOGIC;
    ex_is_multi_or_load_instr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6__parameterized10_265\ : entity is "MB_LUT6";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6__parameterized10_265\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6__parameterized10_265\ is
  signal of_read_ex_write_op3_conflict_part2 : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000000000"
    )
        port map (
      I0 => I0,
      I1 => D(1),
      I2 => \ex_gpr_write_addr_reg[4]\,
      I3 => D(0),
      I4 => ex_gpr_write_reg,
      I5 => ex_valid_reg,
      O => of_read_ex_write_op3_conflict_part2
    );
\Using_FPGA.Native_i_1__104\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => of_read_ex_write_op3_conflict_part2,
      I1 => \Using_FPGA.Native_0\(0),
      I2 => of_read_ex_write_op3_conflict_part1,
      I3 => ex_is_multi_or_load_instr,
      O => use_Reg_Neg_S_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6__parameterized10_267\ is
  port (
    use_Reg_Neg_S_reg : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    of_predecode : in STD_LOGIC_VECTOR ( 1 downto 0 );
    mem_gpr_write : in STD_LOGIC;
    mem_valid_reg : in STD_LOGIC;
    of_read_mem_write_op1_conflict_part1 : in STD_LOGIC;
    mem_is_multi_or_load_instr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6__parameterized10_267\ : entity is "MB_LUT6";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6__parameterized10_267\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6__parameterized10_267\ is
  signal of_read_mem_write_op1_conflict_part2 : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000000000"
    )
        port map (
      I0 => Q(1),
      I1 => of_predecode(1),
      I2 => Q(0),
      I3 => of_predecode(0),
      I4 => mem_gpr_write,
      I5 => mem_valid_reg,
      O => of_read_mem_write_op1_conflict_part2
    );
\Using_FPGA.Native_i_1__105\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => of_read_mem_write_op1_conflict_part2,
      I1 => of_read_mem_write_op1_conflict_part1,
      I2 => mem_is_multi_or_load_instr,
      O => use_Reg_Neg_S_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6__parameterized10_269\ is
  port (
    of_read_mem_write_op2_conflict_part2 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    of_predecode : in STD_LOGIC_VECTOR ( 1 downto 0 );
    mem_gpr_write : in STD_LOGIC;
    mem_valid_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6__parameterized10_269\ : entity is "MB_LUT6";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6__parameterized10_269\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6__parameterized10_269\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000000000"
    )
        port map (
      I0 => Q(1),
      I1 => of_predecode(1),
      I2 => Q(0),
      I3 => of_predecode(0),
      I4 => mem_gpr_write,
      I5 => mem_valid_reg,
      O => of_read_mem_write_op2_conflict_part2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6__parameterized10_271\ is
  port (
    of_read_mem_write_op3_conflict_part2 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    mem_gpr_write : in STD_LOGIC;
    mem_valid_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6__parameterized10_271\ : entity is "MB_LUT6";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6__parameterized10_271\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6__parameterized10_271\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000000000"
    )
        port map (
      I0 => Q(1),
      I1 => D(1),
      I2 => Q(0),
      I3 => D(0),
      I4 => mem_gpr_write,
      I5 => mem_valid_reg,
      O => of_read_mem_write_op3_conflict_part2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6__parameterized12\ is
  port (
    alu_AddSub_1 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \EX_ALU_Op_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \EX_Op1_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_ALU_Sel_Logic : in STD_LOGIC;
    EX_Enable_ALU : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6__parameterized12\ : entity is "MB_LUT6";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6__parameterized12\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6__parameterized12\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"607AA67800008888"
    )
        port map (
      I0 => Q(0),
      I1 => \EX_ALU_Op_reg[0]\(1),
      I2 => \EX_Op1_reg[0]\(0),
      I3 => \EX_ALU_Op_reg[0]\(0),
      I4 => EX_ALU_Sel_Logic,
      I5 => EX_Enable_ALU,
      O => alu_AddSub_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6__parameterized2\ is
  port (
    sel_input_delayslot : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    if_sel_input : in STD_LOGIC_VECTOR ( 0 to 0 );
    if_missed_fetch_reg : in STD_LOGIC;
    of_pause_reg : in STD_LOGIC;
    I5 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6__parameterized2\ : entity is "MB_LUT6";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6__parameterized2\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFFCCF0AACC"
    )
        port map (
      I0 => \Using_FPGA.Native_0\,
      I1 => \Using_FPGA.Native_1\,
      I2 => if_sel_input(0),
      I3 => if_missed_fetch_reg,
      I4 => of_pause_reg,
      I5 => I5,
      O => sel_input_delayslot
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6__parameterized20\ is
  port (
    w_read_fifo_addr_i_3 : out STD_LOGIC;
    w_read_fifo_addr_3 : in STD_LOGIC;
    I1 : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    Write_Data_Valid : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    M_AXI_DC_WREADY : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6__parameterized20\ : entity is "MB_LUT6";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6__parameterized20\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6__parameterized20\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0CCAACCAACCAA"
    )
        port map (
      I0 => w_read_fifo_addr_3,
      I1 => I1,
      I2 => \Using_FPGA.Native_0\,
      I3 => Write_Data_Valid,
      I4 => \Using_FPGA.Native_1\,
      I5 => M_AXI_DC_WREADY,
      O => w_read_fifo_addr_i_3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6__parameterized20_182\ is
  port (
    w_read_fifo_addr_i_2 : out STD_LOGIC;
    w_read_fifo_addr_2 : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Write_Data_Valid : in STD_LOGIC;
    \Using_FPGA.Native_2\ : in STD_LOGIC;
    M_AXI_DC_WREADY : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6__parameterized20_182\ : entity is "MB_LUT6";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6__parameterized20_182\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6__parameterized20_182\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0CCAACCAACCAA"
    )
        port map (
      I0 => w_read_fifo_addr_2,
      I1 => \Using_FPGA.Native_0\,
      I2 => \Using_FPGA.Native_1\,
      I3 => Write_Data_Valid,
      I4 => \Using_FPGA.Native_2\,
      I5 => M_AXI_DC_WREADY,
      O => w_read_fifo_addr_i_2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6__parameterized20_184\ is
  port (
    w_read_fifo_addr_i_1 : out STD_LOGIC;
    w_read_fifo_addr_1 : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Write_Data_Valid : in STD_LOGIC;
    \Using_FPGA.Native_2\ : in STD_LOGIC;
    M_AXI_DC_WREADY : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6__parameterized20_184\ : entity is "MB_LUT6";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6__parameterized20_184\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6__parameterized20_184\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0CCAACCAACCAA"
    )
        port map (
      I0 => w_read_fifo_addr_1,
      I1 => \Using_FPGA.Native_0\,
      I2 => \Using_FPGA.Native_1\,
      I3 => Write_Data_Valid,
      I4 => \Using_FPGA.Native_2\,
      I5 => M_AXI_DC_WREADY,
      O => w_read_fifo_addr_i_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6__parameterized20_186\ is
  port (
    w_read_fifo_addr_i_0 : out STD_LOGIC;
    Write_Data_Valid : out STD_LOGIC;
    w_read_fifo_addr_0 : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    M_AXI_DC_WREADY : in STD_LOGIC;
    write_data_done : in STD_LOGIC;
    mem_write_req_reg : in STD_LOGIC;
    mem_valid_req_XX_reg : in STD_LOGIC;
    Write_Data_Stall : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6__parameterized20_186\ : entity is "MB_LUT6";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6__parameterized20_186\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6__parameterized20_186\ is
  signal \^write_data_valid\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  Write_Data_Valid <= \^write_data_valid\;
\Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][0]_srl16_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => write_data_done,
      I1 => mem_write_req_reg,
      I2 => mem_valid_req_XX_reg,
      I3 => Write_Data_Stall,
      O => \^write_data_valid\
    );
\Using_FPGA.Native\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0CCAACCAACCAA"
    )
        port map (
      I0 => w_read_fifo_addr_0,
      I1 => \Using_FPGA.Native_0\,
      I2 => \Using_FPGA.Native_0\,
      I3 => \^write_data_valid\,
      I4 => \Using_FPGA.Native_1\,
      I5 => M_AXI_DC_WREADY,
      O => w_read_fifo_addr_i_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6__parameterized22\ is
  port (
    w_fifo_exist_i : out STD_LOGIC;
    w_fifo_exist : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    Write_Data_Valid : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    M_AXI_DC_WREADY : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6__parameterized22\ : entity is "MB_LUT6";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6__parameterized22\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6__parameterized22\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA0FCCAACCAACCAA"
    )
        port map (
      I0 => w_fifo_exist,
      I1 => '1',
      I2 => \Using_FPGA.Native_0\,
      I3 => Write_Data_Valid,
      I4 => \Using_FPGA.Native_1\,
      I5 => M_AXI_DC_WREADY,
      O => w_fifo_exist_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6__parameterized4\ is
  port (
    sel_input_i_0 : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    if_missed_fetch_reg : in STD_LOGIC;
    of_pause_reg : in STD_LOGIC;
    I4_0 : in STD_LOGIC;
    I5 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6__parameterized4\ : entity is "MB_LUT6";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6__parameterized4\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6__parameterized4\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FFFFAE0AAE0A"
    )
        port map (
      I0 => \Using_FPGA.Native_0\,
      I1 => \Using_FPGA.Native_1\,
      I2 => if_missed_fetch_reg,
      I3 => of_pause_reg,
      I4 => I4_0,
      I5 => I5,
      O => sel_input_i_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6__parameterized6\ is
  port (
    of_Valid_II : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    if_missed_fetch_reg : in STD_LOGIC;
    of_pause_reg : in STD_LOGIC;
    I4_0 : in STD_LOGIC;
    I5 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6__parameterized6\ : entity is "MB_LUT6";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6__parameterized6\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6__parameterized6\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF000051F551F5"
    )
        port map (
      I0 => \Using_FPGA.Native_0\,
      I1 => \Using_FPGA.Native_1\,
      I2 => if_missed_fetch_reg,
      I3 => of_pause_reg,
      I4 => I4_0,
      I5 => I5,
      O => of_Valid_II
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6__parameterized8\ is
  port (
    O : out STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 2 downto 0 );
    of_predecode : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6__parameterized8\ : entity is "MB_LUT6";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6__parameterized8\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6__parameterized8\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => D(2),
      I1 => of_predecode(2),
      I2 => D(1),
      I3 => of_predecode(1),
      I4 => D(0),
      I5 => of_predecode(0),
      O => O
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6__parameterized8_262\ is
  port (
    of_read_ex_write_op2_conflict_part1 : out STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 2 downto 0 );
    of_predecode : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6__parameterized8_262\ : entity is "MB_LUT6";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6__parameterized8_262\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6__parameterized8_262\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => D(2),
      I1 => of_predecode(2),
      I2 => D(1),
      I3 => of_predecode(1),
      I4 => D(0),
      I5 => of_predecode(0),
      O => of_read_ex_write_op2_conflict_part1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6__parameterized8_264\ is
  port (
    of_read_ex_write_op3_conflict_part1 : out STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \Using_FPGA.Native_1\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6__parameterized8_264\ : entity is "MB_LUT6";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6__parameterized8_264\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6__parameterized8_264\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => D(2),
      I1 => \Using_FPGA.Native_0\(1),
      I2 => D(1),
      I3 => \Using_FPGA.Native_0\(0),
      I4 => D(0),
      I5 => \Using_FPGA.Native_1\(0),
      O => of_read_ex_write_op3_conflict_part1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6__parameterized8_266\ is
  port (
    of_read_mem_write_op1_conflict_part1 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    of_predecode : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6__parameterized8_266\ : entity is "MB_LUT6";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6__parameterized8_266\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6__parameterized8_266\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(2),
      I1 => of_predecode(2),
      I2 => Q(1),
      I3 => of_predecode(1),
      I4 => Q(0),
      I5 => of_predecode(0),
      O => of_read_mem_write_op1_conflict_part1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6__parameterized8_268\ is
  port (
    of_read_mem_write_op2_conflict_part1 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    of_predecode : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6__parameterized8_268\ : entity is "MB_LUT6";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6__parameterized8_268\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6__parameterized8_268\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(2),
      I1 => of_predecode(2),
      I2 => Q(1),
      I3 => of_predecode(1),
      I4 => Q(0),
      I5 => of_predecode(0),
      O => of_read_mem_write_op2_conflict_part1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6__parameterized8_270\ is
  port (
    of_read_mem_write_op3_conflict_part1 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6__parameterized8_270\ : entity is "MB_LUT6";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6__parameterized8_270\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6__parameterized8_270\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(2),
      I1 => D(1),
      I2 => Q(1),
      I3 => D(0),
      I4 => Q(0),
      I5 => \Using_FPGA.Native_0\(0),
      O => of_read_mem_write_op3_conflict_part1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MULT_AND is
  port (
    DI : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \EX_ALU_Op_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MULT_AND;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MULT_AND is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "MULT_AND";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.Native\ : label is "LO:O";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \EX_ALU_Op_reg[0]\(0),
      O => DI
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY is
  port (
    mem_databus_ready : out STD_LOGIC;
    mem_access_completed_reg : in STD_LOGIC;
    mem_dcache_data_strobe : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : in STD_LOGIC;
    lopt_8 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY is
  signal \^lopt_1\ : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal \^lopt_3\ : STD_LOGIC;
  signal \^lopt_4\ : STD_LOGIC;
  signal \^lopt_5\ : STD_LOGIC;
  signal \^lopt_6\ : STD_LOGIC;
  signal \^lopt_7\ : STD_LOGIC;
  signal \^lopt_8\ : STD_LOGIC;
  signal lopt_9 : STD_LOGIC;
  signal \NLW_Using_FPGA.Native_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.Native_CARRY4\ : label is "LO:O";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native_CARRY4\ : label is "PRIMITIVE";
begin
  \^lopt_2\ <= lopt_1;
  \^lopt_3\ <= lopt_2;
  \^lopt_5\ <= lopt_4;
  \^lopt_6\ <= lopt_5;
  \^lopt_8\ <= lopt_7;
  lopt <= \^lopt_1\;
  lopt_3 <= \^lopt_4\;
  lopt_6 <= \^lopt_7\;
  lopt_9 <= lopt_8;
\Using_FPGA.Native_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => mem_dcache_data_strobe,
      CO(3) => \^lopt_7\,
      CO(2) => \^lopt_4\,
      CO(1) => \^lopt_1\,
      CO(0) => mem_databus_ready,
      CYINIT => '0',
      DI(3) => \^lopt_8\,
      DI(2) => \^lopt_5\,
      DI(1) => \^lopt_2\,
      DI(0) => '1',
      O(3 downto 0) => \NLW_Using_FPGA.Native_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3) => lopt_9,
      S(2) => \^lopt_6\,
      S(1) => \^lopt_3\,
      S(0) => mem_access_completed_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_10 is
  port (
    carry_chain_2 : out STD_LOGIC;
    \Comp_Carry_Chain[2].carry_sel_reg\ : in STD_LOGIC;
    carry_chain_3 : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_10 : entity is "MB_MUXCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_10;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_10 is
  signal \<const0>\ : STD_LOGIC;
  signal \^carry_chain_2\ : STD_LOGIC;
begin
  \^carry_chain_2\ <= lopt;
  carry_chain_2 <= \^carry_chain_2\;
  lopt_1 <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_11 is
  port (
    carry_chain_1 : out STD_LOGIC;
    \Comp_Carry_Chain[3].carry_sel_reg\ : in STD_LOGIC;
    carry_chain_2 : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : in STD_LOGIC;
    lopt_8 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_11 : entity is "MB_MUXCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_11;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_11 is
  signal \^lopt_1\ : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal \^lopt_3\ : STD_LOGIC;
  signal \^lopt_4\ : STD_LOGIC;
  signal \^lopt_5\ : STD_LOGIC;
  signal \^lopt_6\ : STD_LOGIC;
  signal \^lopt_7\ : STD_LOGIC;
  signal \^lopt_8\ : STD_LOGIC;
  signal lopt_9 : STD_LOGIC;
  signal \NLW_Using_FPGA.Native_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.Native_CARRY4\ : label is "LO:O";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native_CARRY4\ : label is "PRIMITIVE";
begin
  \^lopt_2\ <= lopt_1;
  \^lopt_3\ <= lopt_2;
  \^lopt_5\ <= lopt_4;
  \^lopt_6\ <= lopt_5;
  \^lopt_8\ <= lopt_7;
  lopt <= \^lopt_1\;
  lopt_3 <= \^lopt_4\;
  lopt_6 <= \^lopt_7\;
  lopt_9 <= lopt_8;
\Using_FPGA.Native_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => carry_chain_2,
      CO(3) => \^lopt_7\,
      CO(2) => \^lopt_4\,
      CO(1) => \^lopt_1\,
      CO(0) => carry_chain_1,
      CYINIT => '0',
      DI(3) => \^lopt_8\,
      DI(2) => \^lopt_5\,
      DI(1) => \^lopt_2\,
      DI(0) => '0',
      O(3 downto 0) => \NLW_Using_FPGA.Native_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3) => lopt_9,
      S(2) => \^lopt_6\,
      S(1) => \^lopt_3\,
      S(0) => \Comp_Carry_Chain[3].carry_sel_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_12 is
  port (
    Carry_OUT : out STD_LOGIC;
    Trace_ICache_Hit0 : out STD_LOGIC;
    Read_Req : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Comp_Carry_Chain[4].carry_sel_reg\ : in STD_LOGIC;
    carry_chain_1 : in STD_LOGIC;
    valid_addr_strobe_q : in STD_LOGIC;
    Carry_IN : in STD_LOGIC;
    icache_miss_hold : in STD_LOGIC;
    read_stream_valid_reg : in STD_LOGIC;
    read_victim_valid_reg : in STD_LOGIC;
    \cacheline_cnt_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    valid_Req_XX_reg : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_12 : entity is "MB_MUXCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_12;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_12 is
  signal \<const0>\ : STD_LOGIC;
  signal \^carry_out\ : STD_LOGIC;
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of Trace_ICache_Hit_i_1 : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \req_Addr[4]_i_1\ : label is "soft_lutpair98";
begin
  Carry_OUT <= \^carry_out\;
  E(0) <= \^e\(0);
  \^carry_out\ <= lopt;
  lopt_1 <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
Trace_ICache_Hit_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^carry_out\,
      I1 => valid_addr_strobe_q,
      I2 => Carry_IN,
      O => Trace_ICache_Hit0
    );
\Using_AXI.M_AXI_ARADDR_I[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEE000E"
    )
        port map (
      I0 => icache_miss_hold,
      I1 => \^e\(0),
      I2 => read_stream_valid_reg,
      I3 => read_victim_valid_reg,
      I4 => \cacheline_cnt_reg[1]\(0),
      O => Read_Req
    );
\req_Addr[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => valid_Req_XX_reg,
      I1 => \^carry_out\,
      I2 => valid_addr_strobe_q,
      O => \^e\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_13 is
  port (
    carry_chain_5 : out STD_LOGIC;
    Carry_IN : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : in STD_LOGIC;
    lopt_8 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_13 : entity is "MB_MUXCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_13;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_13 is
  signal \^lopt_1\ : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal \^lopt_3\ : STD_LOGIC;
  signal \^lopt_4\ : STD_LOGIC;
  signal \^lopt_5\ : STD_LOGIC;
  signal \^lopt_6\ : STD_LOGIC;
  signal \^lopt_7\ : STD_LOGIC;
  signal \^lopt_8\ : STD_LOGIC;
  signal lopt_9 : STD_LOGIC;
  signal \NLW_Using_FPGA.Native_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.Native_CARRY4\ : label is "LO:O";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native_CARRY4\ : label is "PRIMITIVE";
begin
  \^lopt_2\ <= lopt_1;
  \^lopt_3\ <= lopt_2;
  \^lopt_5\ <= lopt_4;
  \^lopt_6\ <= lopt_5;
  \^lopt_8\ <= lopt_7;
  lopt <= \^lopt_1\;
  lopt_3 <= \^lopt_4\;
  lopt_6 <= \^lopt_7\;
  lopt_9 <= lopt_8;
\Using_FPGA.Native_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \^lopt_7\,
      CO(2) => \^lopt_4\,
      CO(1) => \^lopt_1\,
      CO(0) => carry_chain_5,
      CYINIT => Carry_IN,
      DI(3) => \^lopt_8\,
      DI(2) => \^lopt_5\,
      DI(1) => \^lopt_2\,
      DI(0) => '0',
      O(3 downto 0) => \NLW_Using_FPGA.Native_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3) => lopt_9,
      S(2) => \^lopt_6\,
      S(1) => \^lopt_3\,
      S(0) => '1'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_132 is
  port (
    carry_chain_4 : out STD_LOGIC;
    S : in STD_LOGIC;
    mem_valid_req_XX_reg : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC;
    lopt_4 : out STD_LOGIC;
    lopt_5 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_132 : entity is "MB_MUXCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_132;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_132 is
  signal \^lopt_1\ : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal \^lopt_3\ : STD_LOGIC;
  signal \^lopt_4\ : STD_LOGIC;
  signal \^lopt_5\ : STD_LOGIC;
  signal lopt_6 : STD_LOGIC;
  signal \NLW_Using_FPGA.Native_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.Native_CARRY4\ : label is "LO:O";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native_CARRY4\ : label is "PRIMITIVE";
begin
  \^lopt_2\ <= lopt_1;
  \^lopt_4\ <= lopt_3;
  lopt <= \^lopt_1\;
  lopt_2 <= \^lopt_3\;
  lopt_4 <= \^lopt_5\;
  lopt_6 <= lopt_5;
\Using_FPGA.Native_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \^lopt_5\,
      CO(2) => \^lopt_3\,
      CO(1) => \^lopt_1\,
      CO(0) => carry_chain_4,
      CYINIT => '0',
      DI(3) => mem_valid_req_XX_reg,
      DI(2) => mem_valid_req_XX_reg,
      DI(1) => mem_valid_req_XX_reg,
      DI(0) => mem_valid_req_XX_reg,
      O(3 downto 0) => \NLW_Using_FPGA.Native_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3) => lopt_6,
      S(2) => \^lopt_4\,
      S(1) => \^lopt_2\,
      S(0) => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_133 is
  port (
    carry_chain_3 : out STD_LOGIC;
    \Comp_Carry_Chain[1].carry_sel_reg_0\ : in STD_LOGIC;
    mem_valid_req_XX_reg : in STD_LOGIC;
    carry_chain_4 : in STD_LOGIC;
    lopt : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_133 : entity is "MB_MUXCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_133;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_133 is
  signal \^carry_chain_3\ : STD_LOGIC;
begin
  \^carry_chain_3\ <= lopt;
  carry_chain_3 <= \^carry_chain_3\;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_134 is
  port (
    carry_chain_2 : out STD_LOGIC;
    \Comp_Carry_Chain[2].carry_sel_reg_1\ : in STD_LOGIC;
    mem_valid_req_XX_reg : in STD_LOGIC;
    carry_chain_3 : in STD_LOGIC;
    lopt : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_134 : entity is "MB_MUXCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_134;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_134 is
  signal \^carry_chain_2\ : STD_LOGIC;
begin
  \^carry_chain_2\ <= lopt;
  carry_chain_2 <= \^carry_chain_2\;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_135 is
  port (
    carry_chain_1 : out STD_LOGIC;
    \Comp_Carry_Chain[3].carry_sel_reg_2\ : in STD_LOGIC;
    mem_valid_req_XX_reg : in STD_LOGIC;
    carry_chain_2 : in STD_LOGIC;
    lopt : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_135 : entity is "MB_MUXCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_135;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_135 is
  signal \^carry_chain_1\ : STD_LOGIC;
begin
  \^carry_chain_1\ <= lopt;
  carry_chain_1 <= \^carry_chain_1\;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_136 is
  port (
    mem_tag_miss_without_parity : out STD_LOGIC;
    mem_write_cache_miss : out STD_LOGIC;
    \Comp_Carry_Chain[4].carry_sel_reg\ : in STD_LOGIC;
    mem_valid_req_XX_reg : in STD_LOGIC;
    carry_chain_1 : in STD_LOGIC;
    mem_write_req_reg : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_136 : entity is "MB_MUXCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_136;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_136 is
  signal \^lopt_1\ : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal \^lopt_3\ : STD_LOGIC;
  signal \^lopt_4\ : STD_LOGIC;
  signal \^lopt_5\ : STD_LOGIC;
  signal lopt_6 : STD_LOGIC;
  signal \^mem_tag_miss_without_parity\ : STD_LOGIC;
  signal \NLW_Using_FPGA.Native_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_Using_FPGA.Native_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_Using_FPGA.Native_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Using_FPGA.Native_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.Native_CARRY4\ : label is "LO:O";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native_CARRY4\ : label is "PRIMITIVE";
begin
  \^lopt_2\ <= lopt_1;
  \^lopt_3\ <= lopt_2;
  \^lopt_5\ <= lopt_4;
  lopt <= \^lopt_1\;
  lopt_3 <= \^lopt_4\;
  lopt_6 <= lopt_5;
  mem_tag_miss_without_parity <= \^mem_tag_miss_without_parity\;
\Using_FPGA.Native_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => carry_chain_1,
      CO(3) => \NLW_Using_FPGA.Native_CARRY4_CO_UNCONNECTED\(3),
      CO(2) => \^lopt_4\,
      CO(1) => \^lopt_1\,
      CO(0) => \^mem_tag_miss_without_parity\,
      CYINIT => '0',
      DI(3) => \NLW_Using_FPGA.Native_CARRY4_DI_UNCONNECTED\(3),
      DI(2) => \^lopt_5\,
      DI(1) => \^lopt_2\,
      DI(0) => mem_valid_req_XX_reg,
      O(3 downto 0) => \NLW_Using_FPGA.Native_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3) => \NLW_Using_FPGA.Native_CARRY4_S_UNCONNECTED\(3),
      S(2) => lopt_6,
      S(1) => \^lopt_3\,
      S(0) => \Comp_Carry_Chain[4].carry_sel_reg\
    );
mem_write_cache_miss_delayed_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^mem_tag_miss_without_parity\,
      I1 => mem_valid_req_XX_reg,
      I2 => mem_write_req_reg,
      O => mem_write_cache_miss
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_137 is
  port (
    carry_chain_4 : out STD_LOGIC;
    S : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : in STD_LOGIC;
    lopt_8 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_137 : entity is "MB_MUXCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_137;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_137 is
  signal \^lopt_1\ : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal \^lopt_3\ : STD_LOGIC;
  signal \^lopt_4\ : STD_LOGIC;
  signal \^lopt_5\ : STD_LOGIC;
  signal \^lopt_6\ : STD_LOGIC;
  signal \^lopt_7\ : STD_LOGIC;
  signal \^lopt_8\ : STD_LOGIC;
  signal lopt_9 : STD_LOGIC;
  signal \NLW_Using_FPGA.Native_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.Native_CARRY4\ : label is "LO:O";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native_CARRY4\ : label is "PRIMITIVE";
begin
  \^lopt_2\ <= lopt_1;
  \^lopt_3\ <= lopt_2;
  \^lopt_5\ <= lopt_4;
  \^lopt_6\ <= lopt_5;
  \^lopt_8\ <= lopt_7;
  lopt <= \^lopt_1\;
  lopt_3 <= \^lopt_4\;
  lopt_6 <= \^lopt_7\;
  lopt_9 <= lopt_8;
\Using_FPGA.Native_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \^lopt_7\,
      CO(2) => \^lopt_4\,
      CO(1) => \^lopt_1\,
      CO(0) => carry_chain_4,
      CYINIT => '1',
      DI(3) => \^lopt_8\,
      DI(2) => \^lopt_5\,
      DI(1) => \^lopt_2\,
      DI(0) => '0',
      O(3 downto 0) => \NLW_Using_FPGA.Native_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3) => lopt_9,
      S(2) => \^lopt_6\,
      S(1) => \^lopt_3\,
      S(0) => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_138 is
  port (
    carry_chain_3 : out STD_LOGIC;
    \Comp_Carry_Chain[1].carry_sel_reg\ : in STD_LOGIC;
    carry_chain_4 : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_138 : entity is "MB_MUXCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_138;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_138 is
  signal \<const0>\ : STD_LOGIC;
  signal \^carry_chain_3\ : STD_LOGIC;
begin
  \^carry_chain_3\ <= lopt;
  carry_chain_3 <= \^carry_chain_3\;
  lopt_1 <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_139 is
  port (
    carry_chain_2 : out STD_LOGIC;
    \Comp_Carry_Chain[2].carry_sel_reg\ : in STD_LOGIC;
    carry_chain_3 : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_139 : entity is "MB_MUXCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_139;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_139 is
  signal \<const0>\ : STD_LOGIC;
  signal \^carry_chain_2\ : STD_LOGIC;
begin
  \^carry_chain_2\ <= lopt;
  carry_chain_2 <= \^carry_chain_2\;
  lopt_1 <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_140 is
  port (
    carry_chain_1 : out STD_LOGIC;
    \Comp_Carry_Chain[3].carry_sel_reg\ : in STD_LOGIC;
    carry_chain_2 : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_140 : entity is "MB_MUXCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_140;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_140 is
  signal \<const0>\ : STD_LOGIC;
  signal \^carry_chain_1\ : STD_LOGIC;
begin
  \^carry_chain_1\ <= lopt;
  carry_chain_1 <= \^carry_chain_1\;
  lopt_1 <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_141 is
  port (
    mem_tag_hit_without_parity : out STD_LOGIC;
    \Comp_Carry_Chain[4].carry_sel_reg\ : in STD_LOGIC;
    carry_chain_1 : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : in STD_LOGIC;
    lopt_8 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_141 : entity is "MB_MUXCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_141;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_141 is
  signal \^lopt_1\ : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal \^lopt_3\ : STD_LOGIC;
  signal \^lopt_4\ : STD_LOGIC;
  signal \^lopt_5\ : STD_LOGIC;
  signal \^lopt_6\ : STD_LOGIC;
  signal \^lopt_7\ : STD_LOGIC;
  signal \^lopt_8\ : STD_LOGIC;
  signal lopt_9 : STD_LOGIC;
  signal \NLW_Using_FPGA.Native_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.Native_CARRY4\ : label is "LO:O";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native_CARRY4\ : label is "PRIMITIVE";
begin
  \^lopt_2\ <= lopt_1;
  \^lopt_3\ <= lopt_2;
  \^lopt_5\ <= lopt_4;
  \^lopt_6\ <= lopt_5;
  \^lopt_8\ <= lopt_7;
  lopt <= \^lopt_1\;
  lopt_3 <= \^lopt_4\;
  lopt_6 <= \^lopt_7\;
  lopt_9 <= lopt_8;
\Using_FPGA.Native_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => carry_chain_1,
      CO(3) => \^lopt_7\,
      CO(2) => \^lopt_4\,
      CO(1) => \^lopt_1\,
      CO(0) => mem_tag_hit_without_parity,
      CYINIT => '0',
      DI(3) => \^lopt_8\,
      DI(2) => \^lopt_5\,
      DI(1) => \^lopt_2\,
      DI(0) => '0',
      O(3 downto 0) => \NLW_Using_FPGA.Native_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3) => lopt_9,
      S(2) => \^lopt_6\,
      S(1) => \^lopt_3\,
      S(0) => \Comp_Carry_Chain[4].carry_sel_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_142 is
  port (
    mem_read_cache_miss_i : out STD_LOGIC;
    mem_tag_miss_without_parity : in STD_LOGIC;
    mem_valid_req : in STD_LOGIC;
    mem_write_req_reg : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_142 : entity is "MB_MUXCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_142;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_142 is
  signal \<const0>\ : STD_LOGIC;
  signal \Using_FPGA.Native_i_1__237_n_0\ : STD_LOGIC;
  signal \^mem_read_cache_miss_i\ : STD_LOGIC;
begin
  \^mem_read_cache_miss_i\ <= lopt;
  lopt_1 <= \<const0>\;
  lopt_2 <= \Using_FPGA.Native_i_1__237_n_0\;
  mem_read_cache_miss_i <= \^mem_read_cache_miss_i\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\Using_FPGA.Native_i_1__237\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_valid_req,
      I1 => mem_write_req_reg,
      O => \Using_FPGA.Native_i_1__237_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_143 is
  port (
    mem_read_cache_hit_direct : out STD_LOGIC;
    mem_cache_hit : in STD_LOGIC;
    mem_write_req_reg : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_143 : entity is "MB_MUXCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_143;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_143 is
  signal \<const0>\ : STD_LOGIC;
  signal \Using_FPGA.Native_i_1__230_n_0\ : STD_LOGIC;
  signal \^mem_read_cache_hit_direct\ : STD_LOGIC;
begin
  \^mem_read_cache_hit_direct\ <= lopt;
  lopt_1 <= \<const0>\;
  lopt_2 <= \Using_FPGA.Native_i_1__230_n_0\;
  mem_read_cache_hit_direct <= \^mem_read_cache_hit_direct\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\Using_FPGA.Native_i_1__230\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mem_write_req_reg,
      O => \Using_FPGA.Native_i_1__230_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_144 is
  port (
    mem_read_cache_hit : out STD_LOGIC;
    mem_read_cache_hit_direct : in STD_LOGIC;
    mem_write_req_reg : in STD_LOGIC;
    use_cacheline_copy : in STD_LOGIC;
    cacheline_copy_hit0 : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_144 : entity is "MB_MUXCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_144;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_144 is
  signal \<const1>\ : STD_LOGIC;
  signal \Using_FPGA.Native_i_1__236_n_0\ : STD_LOGIC;
  signal \^mem_read_cache_hit\ : STD_LOGIC;
begin
  \^mem_read_cache_hit\ <= lopt;
  lopt_1 <= \<const1>\;
  lopt_2 <= \Using_FPGA.Native_i_1__236_n_0\;
  mem_read_cache_hit <= \^mem_read_cache_hit\;
\Using_FPGA.Native_i_1__236\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => mem_write_req_reg,
      I1 => use_cacheline_copy,
      I2 => cacheline_copy_hit0,
      O => \Using_FPGA.Native_i_1__236_n_0\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_145 is
  port (
    dcache_data_strobe_ii : out STD_LOGIC;
    \CacheLine_Cnt_reg[1]\ : in STD_LOGIC;
    dcache_data_strobe_iii : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_145 : entity is "MB_MUXCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_145;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_145 is
  signal \<const1>\ : STD_LOGIC;
  signal \^dcache_data_strobe_ii\ : STD_LOGIC;
begin
  \^dcache_data_strobe_ii\ <= lopt;
  dcache_data_strobe_ii <= \^dcache_data_strobe_ii\;
  lopt_1 <= \<const1>\;
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_146 is
  port (
    dcache_data_strobe_iii : out STD_LOGIC;
    mem_data_updated_reg : in STD_LOGIC;
    dcache_data_strobe_iiii : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_146 : entity is "MB_MUXCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_146;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_146 is
  signal \<const1>\ : STD_LOGIC;
  signal \^dcache_data_strobe_iii\ : STD_LOGIC;
begin
  \^dcache_data_strobe_iii\ <= lopt;
  dcache_data_strobe_iii <= \^dcache_data_strobe_iii\;
  lopt_1 <= \<const1>\;
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_147 is
  port (
    dcache_data_strobe_iiii : out STD_LOGIC;
    mem_data_updated_reg : in STD_LOGIC;
    mem_read_cache_hit : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : in STD_LOGIC;
    lopt_8 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_147 : entity is "MB_MUXCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_147;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_147 is
  signal \^lopt_1\ : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal \^lopt_3\ : STD_LOGIC;
  signal \^lopt_4\ : STD_LOGIC;
  signal \^lopt_5\ : STD_LOGIC;
  signal \^lopt_6\ : STD_LOGIC;
  signal \^lopt_7\ : STD_LOGIC;
  signal \^lopt_8\ : STD_LOGIC;
  signal lopt_9 : STD_LOGIC;
  signal \NLW_Using_FPGA.Native_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.Native_CARRY4\ : label is "LO:O";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native_CARRY4\ : label is "PRIMITIVE";
begin
  \^lopt_2\ <= lopt_1;
  \^lopt_3\ <= lopt_2;
  \^lopt_5\ <= lopt_4;
  \^lopt_6\ <= lopt_5;
  \^lopt_8\ <= lopt_7;
  lopt <= \^lopt_1\;
  lopt_3 <= \^lopt_4\;
  lopt_6 <= \^lopt_7\;
  lopt_9 <= lopt_8;
\Using_FPGA.Native_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => mem_read_cache_hit,
      CO(3) => \^lopt_7\,
      CO(2) => \^lopt_4\,
      CO(1) => \^lopt_1\,
      CO(0) => dcache_data_strobe_iiii,
      CYINIT => '0',
      DI(3) => \^lopt_8\,
      DI(2) => \^lopt_5\,
      DI(1) => \^lopt_2\,
      DI(0) => '1',
      O(3 downto 0) => \NLW_Using_FPGA.Native_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3) => lopt_9,
      S(2) => \^lopt_6\,
      S(1) => \^lopt_3\,
      S(0) => mem_data_updated_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_149 is
  port (
    mem_cache_hit : out STD_LOGIC;
    Trace_Cache_Hit0 : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    mem_tag_hit_without_parity : in STD_LOGIC;
    mem_first_cycle : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_149 : entity is "MB_MUXCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_149;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_149 is
  signal \<const0>\ : STD_LOGIC;
  signal \^mem_cache_hit\ : STD_LOGIC;
begin
  \^mem_cache_hit\ <= lopt;
  lopt_1 <= \<const0>\;
  mem_cache_hit <= \^mem_cache_hit\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
Trace_Cache_Hit_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^mem_cache_hit\,
      I1 => mem_first_cycle,
      O => Trace_Cache_Hit0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_187 is
  port (
    Trace_Cache_Rdy_reg : out STD_LOGIC;
    dcache_data_strobe_ii : in STD_LOGIC;
    \Use_XX_Accesses.No_Coherence.xx_valid_data_reg\ : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_187 : entity is "MB_MUXCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_187;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_187 is
  signal \<const1>\ : STD_LOGIC;
  signal S : STD_LOGIC;
  signal \^trace_cache_rdy_reg\ : STD_LOGIC;
begin
  Trace_Cache_Rdy_reg <= \^trace_cache_rdy_reg\;
  \^trace_cache_rdy_reg\ <= lopt;
  lopt_1 <= \<const1>\;
  lopt_2 <= S;
\Using_FPGA.Native_i_1__232\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \Use_XX_Accesses.No_Coherence.xx_valid_data_reg\,
      O => S
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_188 is
  port (
    \Using_AXI.M_AXI_ARCACHE_reg[3]\ : out STD_LOGIC;
    \Using_AXI.M_AXI_ARCACHE_reg[3]_0\ : out STD_LOGIC;
    \Use_XX_Accesses.No_Coherence.ongoing_accesses_reg[1]\ : out STD_LOGIC;
    \Use_XX_Accesses.No_Coherence.ongoing_accesses_reg[0]\ : out STD_LOGIC;
    mem_read_cache_miss_i : in STD_LOGIC;
    read_req_done : in STD_LOGIC;
    mem_write_req_reg : in STD_LOGIC;
    mem_valid_req : in STD_LOGIC;
    mem_valid_req_XX_reg : in STD_LOGIC;
    ongoing_accesses : in STD_LOGIC_VECTOR ( 1 downto 0 );
    mem_first_cycle : in STD_LOGIC;
    p_16_in : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_188 : entity is "MB_MUXCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_188;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_188 is
  signal \<const1>\ : STD_LOGIC;
  signal \^using_axi.m_axi_arcache_reg[3]\ : STD_LOGIC;
  signal \Using_FPGA.Native_i_1__231_n_0\ : STD_LOGIC;
begin
  \Using_AXI.M_AXI_ARCACHE_reg[3]\ <= \^using_axi.m_axi_arcache_reg[3]\;
  \^using_axi.m_axi_arcache_reg[3]\ <= lopt;
  lopt_1 <= \<const1>\;
  lopt_2 <= \Using_FPGA.Native_i_1__231_n_0\;
\Use_XX_Accesses.No_Coherence.ongoing_accesses[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"807F7F80"
    )
        port map (
      I0 => mem_first_cycle,
      I1 => mem_valid_req,
      I2 => \^using_axi.m_axi_arcache_reg[3]\,
      I3 => p_16_in,
      I4 => ongoing_accesses(0),
      O => \Use_XX_Accesses.No_Coherence.ongoing_accesses_reg[0]\
    );
\Use_XX_Accesses.No_Coherence.ongoing_accesses[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAA7FFF15558000"
    )
        port map (
      I0 => ongoing_accesses(0),
      I1 => mem_first_cycle,
      I2 => mem_valid_req,
      I3 => \^using_axi.m_axi_arcache_reg[3]\,
      I4 => p_16_in,
      I5 => ongoing_accesses(1),
      O => \Use_XX_Accesses.No_Coherence.ongoing_accesses_reg[1]\
    );
\Using_AXI.M_AXI_ARADDR_I[31]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => read_req_done,
      I1 => \^using_axi.m_axi_arcache_reg[3]\,
      I2 => mem_write_req_reg,
      O => \Using_AXI.M_AXI_ARCACHE_reg[3]_0\
    );
\Using_FPGA.Native_i_1__231\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => mem_valid_req,
      I1 => mem_valid_req_XX_reg,
      O => \Using_FPGA.Native_i_1__231_n_0\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_21 is
  port (
    ib_ready : out STD_LOGIC;
    S_0 : in STD_LOGIC;
    iside_data_strobe_combined2 : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_21 : entity is "MB_MUXCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_21;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_21 is
  signal \<const1>\ : STD_LOGIC;
  signal \^ib_ready\ : STD_LOGIC;
begin
  \^ib_ready\ <= lopt;
  ib_ready <= \^ib_ready\;
  lopt_1 <= \<const1>\;
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_212 is
  port (
    carry_7 : out STD_LOGIC;
    SRL16_Sel_7 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : in STD_LOGIC;
    lopt_8 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_212 : entity is "MB_MUXCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_212;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_212 is
  signal \^lopt_1\ : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal \^lopt_3\ : STD_LOGIC;
  signal \^lopt_4\ : STD_LOGIC;
  signal \^lopt_5\ : STD_LOGIC;
  signal \^lopt_6\ : STD_LOGIC;
  signal \^lopt_7\ : STD_LOGIC;
  signal \^lopt_8\ : STD_LOGIC;
  signal lopt_9 : STD_LOGIC;
  signal \NLW_Using_FPGA.Native_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.Native_CARRY4\ : label is "LO:O";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native_CARRY4\ : label is "PRIMITIVE";
begin
  \^lopt_2\ <= lopt_1;
  \^lopt_3\ <= lopt_2;
  \^lopt_5\ <= lopt_4;
  \^lopt_6\ <= lopt_5;
  \^lopt_8\ <= lopt_7;
  lopt <= \^lopt_1\;
  lopt_3 <= \^lopt_4\;
  lopt_6 <= \^lopt_7\;
  lopt_9 <= lopt_8;
\Using_FPGA.Native_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \^lopt_7\,
      CO(2) => \^lopt_4\,
      CO(1) => \^lopt_1\,
      CO(0) => carry_7,
      CYINIT => Q(0),
      DI(3) => \^lopt_8\,
      DI(2) => \^lopt_5\,
      DI(1) => \^lopt_2\,
      DI(0) => '0',
      O(3 downto 0) => \NLW_Using_FPGA.Native_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3) => lopt_9,
      S(2) => \^lopt_6\,
      S(1) => \^lopt_3\,
      S(0) => SRL16_Sel_7
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_213 is
  port (
    carry_6 : out STD_LOGIC;
    SRL16_Sel_6 : in STD_LOGIC;
    carry_7 : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_213 : entity is "MB_MUXCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_213;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_213 is
  signal \<const0>\ : STD_LOGIC;
  signal \^carry_6\ : STD_LOGIC;
begin
  \^carry_6\ <= lopt;
  carry_6 <= \^carry_6\;
  lopt_1 <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_215 is
  port (
    carry_5 : out STD_LOGIC;
    SRL16_Sel_5 : in STD_LOGIC;
    carry_6 : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_215 : entity is "MB_MUXCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_215;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_215 is
  signal \<const0>\ : STD_LOGIC;
  signal \^carry_5\ : STD_LOGIC;
begin
  \^carry_5\ <= lopt;
  carry_5 <= \^carry_5\;
  lopt_1 <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_217 is
  port (
    carry_4 : out STD_LOGIC;
    SRL16_Sel_4 : in STD_LOGIC;
    carry_5 : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_217 : entity is "MB_MUXCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_217;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_217 is
  signal \<const0>\ : STD_LOGIC;
  signal \^carry_4\ : STD_LOGIC;
begin
  \^carry_4\ <= lopt;
  carry_4 <= \^carry_4\;
  lopt_1 <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_219 is
  port (
    carry_3 : out STD_LOGIC;
    SRL16_Sel_3 : in STD_LOGIC;
    carry_4 : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : in STD_LOGIC;
    lopt_8 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_219 : entity is "MB_MUXCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_219;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_219 is
  signal \^lopt_1\ : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal \^lopt_3\ : STD_LOGIC;
  signal \^lopt_4\ : STD_LOGIC;
  signal \^lopt_5\ : STD_LOGIC;
  signal \^lopt_6\ : STD_LOGIC;
  signal \^lopt_7\ : STD_LOGIC;
  signal \^lopt_8\ : STD_LOGIC;
  signal lopt_9 : STD_LOGIC;
  signal \NLW_Using_FPGA.Native_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.Native_CARRY4\ : label is "LO:O";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native_CARRY4\ : label is "PRIMITIVE";
begin
  \^lopt_2\ <= lopt_1;
  \^lopt_3\ <= lopt_2;
  \^lopt_5\ <= lopt_4;
  \^lopt_6\ <= lopt_5;
  \^lopt_8\ <= lopt_7;
  lopt <= \^lopt_1\;
  lopt_3 <= \^lopt_4\;
  lopt_6 <= \^lopt_7\;
  lopt_9 <= lopt_8;
\Using_FPGA.Native_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => carry_4,
      CO(3) => \^lopt_7\,
      CO(2) => \^lopt_4\,
      CO(1) => \^lopt_1\,
      CO(0) => carry_3,
      CYINIT => '0',
      DI(3) => \^lopt_8\,
      DI(2) => \^lopt_5\,
      DI(1) => \^lopt_2\,
      DI(0) => '0',
      O(3 downto 0) => \NLW_Using_FPGA.Native_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3) => lopt_9,
      S(2) => \^lopt_6\,
      S(1) => \^lopt_3\,
      S(0) => SRL16_Sel_3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_22 is
  port (
    iside_data_strobe_combined : out STD_LOGIC;
    S : in STD_LOGIC;
    icache_data_strobe : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_22 : entity is "MB_MUXCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_22;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_22 is
  signal \^lopt_1\ : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal \^lopt_3\ : STD_LOGIC;
  signal \^lopt_4\ : STD_LOGIC;
  signal \^lopt_5\ : STD_LOGIC;
  signal \^lopt_6\ : STD_LOGIC;
  signal \^lopt_7\ : STD_LOGIC;
  signal lopt_8 : STD_LOGIC;
  signal \NLW_Using_FPGA.Native_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.Native_CARRY4\ : label is "LO:O";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native_CARRY4\ : label is "PRIMITIVE";
begin
  \^lopt_2\ <= lopt_1;
  \^lopt_3\ <= lopt_2;
  \^lopt_5\ <= lopt_4;
  \^lopt_6\ <= lopt_5;
  lopt <= \^lopt_1\;
  lopt_3 <= \^lopt_4\;
  lopt_6 <= \^lopt_7\;
  lopt_8 <= lopt_7;
\Using_FPGA.Native_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => icache_data_strobe,
      CO(3) => \^lopt_7\,
      CO(2) => \^lopt_4\,
      CO(1) => \^lopt_1\,
      CO(0) => iside_data_strobe_combined,
      CYINIT => '0',
      DI(3) => lopt_8,
      DI(2) => \^lopt_5\,
      DI(1) => \^lopt_2\,
      DI(0) => '1',
      O(3 downto 0) => \NLW_Using_FPGA.Native_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3) => lopt_8,
      S(2) => \^lopt_6\,
      S(1) => \^lopt_3\,
      S(0) => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_221 is
  port (
    carry_2 : out STD_LOGIC;
    SRL16_Sel_2 : in STD_LOGIC;
    carry_3 : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_221 : entity is "MB_MUXCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_221;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_221 is
  signal \<const0>\ : STD_LOGIC;
  signal \^carry_2\ : STD_LOGIC;
begin
  \^carry_2\ <= lopt;
  carry_2 <= \^carry_2\;
  lopt_1 <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_223 is
  port (
    carry_1 : out STD_LOGIC;
    SRL16_Sel_1 : in STD_LOGIC;
    carry_2 : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_223 : entity is "MB_MUXCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_223;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_223 is
  signal \<const0>\ : STD_LOGIC;
  signal \^carry_1\ : STD_LOGIC;
begin
  \^carry_1\ <= lopt;
  carry_1 <= \^carry_1\;
  lopt_1 <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_225 is
  port (
    carry_0 : out STD_LOGIC;
    SRL16_Sel_0 : in STD_LOGIC;
    carry_1 : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_225 : entity is "MB_MUXCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_225;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_225 is
  signal \<const0>\ : STD_LOGIC;
  signal \^carry_0\ : STD_LOGIC;
begin
  \^carry_0\ <= lopt;
  carry_0 <= \^carry_0\;
  lopt_1 <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_227 is
  port (
    Hit : out STD_LOGIC;
    p_44_out : out STD_LOGIC;
    \Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg\ : out STD_LOGIC;
    carry_0 : in STD_LOGIC;
    \Performance_Debug_Control.dbg_stop_i_reg\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    of_brki_0x18 : in STD_LOGIC;
    \Performance_Debug_Control.normal_stop_i_reg\ : in STD_LOGIC;
    OF_PipeRun : in STD_LOGIC;
    \Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg\ : in STD_LOGIC;
    force_stop_i : in STD_LOGIC;
    single_Step_N : in STD_LOGIC;
    \Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg_0\ : in STD_LOGIC;
    EX_PipeRun : in STD_LOGIC;
    ex_Exception_Taken : in STD_LOGIC;
    mem_Exception_Taken : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_227 : entity is "MB_MUXCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_227;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_227 is
  signal \^hit\ : STD_LOGIC;
  signal \Performance_Debug_Control.ex_dbg_pc_hit_i_i_5_n_0\ : STD_LOGIC;
  signal \^p_44_out\ : STD_LOGIC;
  signal \NLW_Using_FPGA.Native_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_Using_FPGA.Native_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_Using_FPGA.Native_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Using_FPGA.Native_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.Native_CARRY4\ : label is "LO:O";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native_CARRY4\ : label is "PRIMITIVE";
begin
  Hit <= \^hit\;
  p_44_out <= \^p_44_out\;
\Performance_Debug_Control.ex_dbg_pc_hit_i_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEA00000000"
    )
        port map (
      I0 => \Performance_Debug_Control.dbg_stop_i_reg\,
      I1 => Q(0),
      I2 => of_brki_0x18,
      I3 => \Performance_Debug_Control.normal_stop_i_reg\,
      I4 => \Performance_Debug_Control.ex_dbg_pc_hit_i_i_5_n_0\,
      I5 => OF_PipeRun,
      O => \^p_44_out\
    );
\Performance_Debug_Control.ex_dbg_pc_hit_i_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => \Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg\,
      I1 => \^hit\,
      I2 => force_stop_i,
      O => \Performance_Debug_Control.ex_dbg_pc_hit_i_i_5_n_0\
    );
\Performance_Debug_Control.ex_dbg_pc_hit_single_step_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555555CCCC0CCC"
    )
        port map (
      I0 => single_Step_N,
      I1 => \Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg_0\,
      I2 => EX_PipeRun,
      I3 => ex_Exception_Taken,
      I4 => mem_Exception_Taken,
      I5 => \^p_44_out\,
      O => \Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg\
    );
\Using_FPGA.Native_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => carry_0,
      CO(3 downto 1) => \NLW_Using_FPGA.Native_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \^hit\,
      CYINIT => '0',
      DI(3 downto 1) => \NLW_Using_FPGA.Native_CARRY4_DI_UNCONNECTED\(3 downto 1),
      DI(0) => '1',
      O(3 downto 0) => \NLW_Using_FPGA.Native_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \NLW_Using_FPGA.Native_CARRY4_S_UNCONNECTED\(3 downto 1),
      S(0) => '1'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_23 is
  port (
    iside_data_strobe_combined2 : out STD_LOGIC;
    wb_exception_i_reg : in STD_LOGIC;
    iside_data_strobe_combined : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_23 : entity is "MB_MUXCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_23;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_23 is
  signal \<const0>\ : STD_LOGIC;
  signal \^iside_data_strobe_combined2\ : STD_LOGIC;
begin
  \^iside_data_strobe_combined2\ <= lopt;
  iside_data_strobe_combined2 <= \^iside_data_strobe_combined2\;
  lopt_1 <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_282 is
  port (
    mem_wait_on_ready_N : out STD_LOGIC;
    mem_databus_ready : in STD_LOGIC;
    mem_valid_reg : in STD_LOGIC;
    mem_Write_DCache : in STD_LOGIC;
    mem_load_store_access : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_282 : entity is "MB_MUXCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_282;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_282 is
  signal \<const1>\ : STD_LOGIC;
  signal S : STD_LOGIC;
  signal \^mem_wait_on_ready_n\ : STD_LOGIC;
begin
  \^mem_wait_on_ready_n\ <= lopt;
  lopt_1 <= \<const1>\;
  lopt_2 <= S;
  mem_wait_on_ready_N <= \^mem_wait_on_ready_n\;
\Using_FPGA.Native_i_1__20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => mem_valid_reg,
      I1 => mem_Write_DCache,
      I2 => mem_load_store_access,
      O => S
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_283 is
  port (
    Trace_WB_Jump_Taken_reg : out STD_LOGIC;
    wb_valid_reg : out STD_LOGIC;
    wb_gpr_write_dbg0 : out STD_LOGIC;
    wb_gpr_write_i0 : out STD_LOGIC;
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    \Using_FPGA.Native_1\ : out STD_LOGIC;
    \Using_FPGA.Native_2\ : out STD_LOGIC;
    \Using_FPGA.Native_3\ : out STD_LOGIC;
    \Using_FPGA.Native_4\ : out STD_LOGIC;
    mem_wait_on_ready_N : in STD_LOGIC;
    WB_PipeRun : in STD_LOGIC;
    mem_valid_reg : in STD_LOGIC;
    wb_valid_reg_0 : in STD_LOGIC;
    sync_reset : in STD_LOGIC;
    mem_gpr_write_dbg : in STD_LOGIC;
    wb_exception_i_reg : in STD_LOGIC;
    mem_gpr_write : in STD_LOGIC;
    \wb_exception_kind_i_reg[28]\ : in STD_LOGIC;
    \Using_FPGA.Native_5\ : in STD_LOGIC;
    \Using_FPGA.Native_6\ : in STD_LOGIC;
    \Using_FPGA.Native_7\ : in STD_LOGIC;
    \Using_FPGA.Native_8\ : in STD_LOGIC;
    \Using_FPGA.Native_9\ : in STD_LOGIC;
    \Using_FPGA.Native_10\ : in STD_LOGIC;
    \Using_FPGA.Native_11\ : in STD_LOGIC;
    \Using_FPGA.Native_12\ : in STD_LOGIC;
    ex_MSR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_13\ : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_283 : entity is "MB_MUXCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_283;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_283 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^trace_wb_jump_taken_reg\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of wb_gpr_write_dbg_i_1 : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of wb_gpr_write_i_i_1 : label is "soft_lutpair40";
begin
  Trace_WB_Jump_Taken_reg <= \^trace_wb_jump_taken_reg\;
  \^trace_wb_jump_taken_reg\ <= lopt;
  lopt_1 <= \<const0>\;
  lopt_2 <= \<const1>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\Using_FPGA.Native_i_1__140\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \wb_exception_kind_i_reg[28]\,
      I1 => \Using_FPGA.Native_5\,
      I2 => \^trace_wb_jump_taken_reg\,
      I3 => \Using_FPGA.Native_6\,
      O => \Using_FPGA.Native_0\
    );
\Using_FPGA.Native_i_1__141\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \wb_exception_kind_i_reg[28]\,
      I1 => \Using_FPGA.Native_7\,
      I2 => \^trace_wb_jump_taken_reg\,
      I3 => \Using_FPGA.Native_8\,
      O => \Using_FPGA.Native_1\
    );
\Using_FPGA.Native_i_1__142\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \wb_exception_kind_i_reg[28]\,
      I1 => \Using_FPGA.Native_9\,
      I2 => \^trace_wb_jump_taken_reg\,
      I3 => \Using_FPGA.Native_10\,
      O => \Using_FPGA.Native_2\
    );
\Using_FPGA.Native_i_1__143\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \wb_exception_kind_i_reg[28]\,
      I1 => \Using_FPGA.Native_11\,
      I2 => \^trace_wb_jump_taken_reg\,
      I3 => \Using_FPGA.Native_12\,
      O => \Using_FPGA.Native_3\
    );
\Using_FPGA.Native_i_1__144\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \wb_exception_kind_i_reg[28]\,
      I1 => ex_MSR(0),
      I2 => \^trace_wb_jump_taken_reg\,
      I3 => \Using_FPGA.Native_13\,
      O => \Using_FPGA.Native_4\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
wb_gpr_write_dbg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => mem_gpr_write_dbg,
      I1 => sync_reset,
      I2 => wb_exception_i_reg,
      I3 => \^trace_wb_jump_taken_reg\,
      O => wb_gpr_write_dbg0
    );
wb_gpr_write_i_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => mem_gpr_write,
      I1 => sync_reset,
      I2 => wb_exception_i_reg,
      I3 => \^trace_wb_jump_taken_reg\,
      O => wb_gpr_write_i0
    );
wb_valid_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000C5C0"
    )
        port map (
      I0 => WB_PipeRun,
      I1 => mem_valid_reg,
      I2 => \^trace_wb_jump_taken_reg\,
      I3 => wb_valid_reg_0,
      I4 => sync_reset,
      O => wb_valid_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_284 is
  port (
    jump_carry1 : out STD_LOGIC;
    S : in STD_LOGIC;
    DI : in STD_LOGIC;
    EX_Op1_Zero : in STD_LOGIC;
    lopt : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_284 : entity is "MB_MUXCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_284;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_284 is
  signal \^jump_carry1\ : STD_LOGIC;
begin
  \^jump_carry1\ <= lopt;
  jump_carry1 <= \^jump_carry1\;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_285 is
  port (
    jump_carry2 : out STD_LOGIC;
    jump_carry1 : in STD_LOGIC;
    ex_Take_Intr_or_Exc_reg : in STD_LOGIC;
    force_Val2_N : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    force2 : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : in STD_LOGIC;
    lopt_8 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_285 : entity is "MB_MUXCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_285;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_285 is
  signal \Using_FPGA.Native_i_2__0_n_0\ : STD_LOGIC;
  signal force_jump2 : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal \^lopt_3\ : STD_LOGIC;
  signal \^lopt_4\ : STD_LOGIC;
  signal \^lopt_5\ : STD_LOGIC;
  signal \^lopt_6\ : STD_LOGIC;
  signal \^lopt_7\ : STD_LOGIC;
  signal \^lopt_8\ : STD_LOGIC;
  signal lopt_9 : STD_LOGIC;
  signal \NLW_Using_FPGA.Native_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.Native_CARRY4\ : label is "LO:O";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native_CARRY4\ : label is "PRIMITIVE";
begin
  \^lopt_2\ <= lopt_1;
  \^lopt_3\ <= lopt_2;
  \^lopt_5\ <= lopt_4;
  \^lopt_6\ <= lopt_5;
  \^lopt_8\ <= lopt_7;
  lopt <= \^lopt_1\;
  lopt_3 <= \^lopt_4\;
  lopt_6 <= \^lopt_7\;
  lopt_9 <= lopt_8;
\Using_FPGA.Native_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => jump_carry1,
      CO(3) => \^lopt_7\,
      CO(2) => \^lopt_4\,
      CO(1) => \^lopt_1\,
      CO(0) => jump_carry2,
      CYINIT => '0',
      DI(3) => \^lopt_8\,
      DI(2) => \^lopt_5\,
      DI(1) => \^lopt_2\,
      DI(0) => \Using_FPGA.Native_i_2__0_n_0\,
      O(3 downto 0) => \NLW_Using_FPGA.Native_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3) => lopt_9,
      S(2) => \^lopt_6\,
      S(1) => \^lopt_3\,
      S(0) => force_jump2
    );
\Using_FPGA.Native_i_1__102\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => force2,
      I1 => \out\,
      I2 => ex_Take_Intr_or_Exc_reg,
      O => force_jump2
    );
\Using_FPGA.Native_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => ex_Take_Intr_or_Exc_reg,
      I1 => force_Val2_N,
      I2 => \out\,
      O => \Using_FPGA.Native_i_2__0_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_286 is
  port (
    ex_jump_wanted : out STD_LOGIC;
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    \Performance_Debug_Control.ex_dbg_pc_hit_i_reg\ : in STD_LOGIC;
    jump_carry2 : in STD_LOGIC;
    ex_jump_hold_reg : in STD_LOGIC;
    ex_branch_with_delayslot : in STD_LOGIC;
    of_valid : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_286 : entity is "MB_MUXCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_286;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_286 is
  signal \<const0>\ : STD_LOGIC;
  signal \^ex_jump_wanted\ : STD_LOGIC;
begin
  \^ex_jump_wanted\ <= lopt;
  ex_jump_wanted <= \^ex_jump_wanted\;
  lopt_1 <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\Using_FPGA.Native_i_1__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DD5D"
    )
        port map (
      I0 => \^ex_jump_wanted\,
      I1 => ex_jump_hold_reg,
      I2 => ex_branch_with_delayslot,
      I3 => of_valid,
      O => \Using_FPGA.Native_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_287 is
  port (
    jump_carry4 : out STD_LOGIC;
    ex_jump_wanted : in STD_LOGIC;
    ex_jump_q : in STD_LOGIC;
    of_valid : in STD_LOGIC;
    ex_branch_with_delayslot : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_287 : entity is "MB_MUXCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_287;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_287 is
  signal \<const0>\ : STD_LOGIC;
  signal \Using_FPGA.Native_i_1__25_n_0\ : STD_LOGIC;
  signal \^jump_carry4\ : STD_LOGIC;
begin
  \^jump_carry4\ <= lopt;
  jump_carry4 <= \^jump_carry4\;
  lopt_1 <= \<const0>\;
  lopt_2 <= \Using_FPGA.Native_i_1__25_n_0\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\Using_FPGA.Native_i_1__25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => ex_jump_q,
      I1 => of_valid,
      I2 => ex_branch_with_delayslot,
      O => \Using_FPGA.Native_i_1__25_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_288 is
  port (
    jump_carry5 : out STD_LOGIC;
    jump_carry4 : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_288 : entity is "MB_MUXCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_288;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_288 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^jump_carry5\ : STD_LOGIC;
begin
  \^jump_carry5\ <= lopt;
  jump_carry5 <= \^jump_carry5\;
  lopt_1 <= \<const0>\;
  lopt_2 <= \<const1>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_289 is
  port (
    ex_jump_q_reg : out STD_LOGIC;
    ex_Take_Intr_or_Exc_reg : out STD_LOGIC;
    I5 : out STD_LOGIC;
    of_read_imm_reg_ii_reg : out STD_LOGIC;
    ex_delayslot_Instr0 : out STD_LOGIC;
    keep_jump_taken_with_ds_reg : out STD_LOGIC;
    \if_pc_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ex_jump_hold_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    if_missed_fetch_reg : out STD_LOGIC;
    mem_jump_taken_reg : out STD_LOGIC;
    ex_jump_q_reg_0 : out STD_LOGIC;
    valid_Req_reg : out STD_LOGIC;
    \Not_Using_TLBS.instr_Addr_1_reg[0]\ : out STD_LOGIC_VECTOR ( 29 downto 0 );
    valid_Req_XX_reg : out STD_LOGIC;
    jump_carry5 : in STD_LOGIC;
    of_Take_Interrupt : in STD_LOGIC;
    of_pause_reg : in STD_LOGIC;
    ex_Take_Intr_or_Exc_reg_0 : in STD_LOGIC;
    sync_reset : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    wb_exception_i_reg : in STD_LOGIC;
    ex_jump_nodelay_reg : in STD_LOGIC;
    keep_jump_taken_with_ds : in STD_LOGIC;
    ex_branch_with_delayslot : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    ex_jump_hold : in STD_LOGIC;
    ex_branch_with_delayslot_reg : in STD_LOGIC;
    \EX_Op2_reg[0]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    O56_out : in STD_LOGIC;
    \if_pc_reg[1]\ : in STD_LOGIC;
    \if_pc_reg[2]\ : in STD_LOGIC;
    \if_pc_reg[3]\ : in STD_LOGIC;
    \if_pc_reg[4]\ : in STD_LOGIC;
    \if_pc_reg[5]\ : in STD_LOGIC;
    \if_pc_reg[6]\ : in STD_LOGIC;
    \if_pc_reg[7]\ : in STD_LOGIC;
    \if_pc_reg[8]\ : in STD_LOGIC;
    \if_pc_reg[9]\ : in STD_LOGIC;
    \if_pc_reg[10]\ : in STD_LOGIC;
    \if_pc_reg[11]\ : in STD_LOGIC;
    \if_pc_reg[12]\ : in STD_LOGIC;
    \if_pc_reg[13]\ : in STD_LOGIC;
    \if_pc_reg[14]\ : in STD_LOGIC;
    \if_pc_reg[15]\ : in STD_LOGIC;
    \if_pc_reg[16]\ : in STD_LOGIC;
    \if_pc_reg[17]\ : in STD_LOGIC;
    \if_pc_reg[18]\ : in STD_LOGIC;
    \if_pc_reg[19]\ : in STD_LOGIC;
    \if_pc_reg[20]\ : in STD_LOGIC;
    \if_pc_reg[21]\ : in STD_LOGIC;
    \if_pc_reg[22]\ : in STD_LOGIC;
    \if_pc_reg[23]\ : in STD_LOGIC;
    \if_pc_reg[24]\ : in STD_LOGIC;
    \if_pc_reg[25]\ : in STD_LOGIC;
    \if_pc_reg[26]\ : in STD_LOGIC;
    \if_pc_reg[27]\ : in STD_LOGIC;
    \if_pc_reg[28]\ : in STD_LOGIC;
    O : in STD_LOGIC;
    \if_pc_reg[30]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ex_mbar_stall_no_sleep_1 : in STD_LOGIC;
    ex_first_cycle : in STD_LOGIC;
    ex_mbar_decode : in STD_LOGIC;
    ex_mbar_sleep : in STD_LOGIC;
    if_missed_fetch : in STD_LOGIC;
    ib_Ready_MMU : in STD_LOGIC;
    LOCKSTEP_Master_Out : in STD_LOGIC_VECTOR ( 0 to 0 );
    ex_jump_q : in STD_LOGIC;
    \wb_MSR_i_reg[26]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    icache_data_strobe : in STD_LOGIC;
    valid_Req : in STD_LOGIC;
    \Not_Using_TLBS.last_Valid_Instr_Addr_reg[0]\ : in STD_LOGIC_VECTOR ( 29 downto 0 );
    valid_Req_XX_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_289 : entity is "MB_MUXCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_289;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_289 is
  signal \^d\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \Using_FPGA.Native_i_1__107_n_0\ : STD_LOGIC;
  signal \^ex_jump_q_reg\ : STD_LOGIC;
  signal valid_Req_XX_i_2_n_0 : STD_LOGIC;
  signal \NLW_Using_FPGA.Native_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_Using_FPGA.Native_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_Using_FPGA.Native_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Using_FPGA.Native_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Instr_Addr[0]_INST_0\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \Instr_Addr[10]_INST_0\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \Instr_Addr[11]_INST_0\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \Instr_Addr[12]_INST_0\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \Instr_Addr[13]_INST_0\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \Instr_Addr[14]_INST_0\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \Instr_Addr[15]_INST_0\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \Instr_Addr[16]_INST_0\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \Instr_Addr[17]_INST_0\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \Instr_Addr[18]_INST_0\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \Instr_Addr[19]_INST_0\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \Instr_Addr[1]_INST_0\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \Instr_Addr[20]_INST_0\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \Instr_Addr[21]_INST_0\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \Instr_Addr[22]_INST_0\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \Instr_Addr[23]_INST_0\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \Instr_Addr[24]_INST_0\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \Instr_Addr[25]_INST_0\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \Instr_Addr[26]_INST_0\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \Instr_Addr[27]_INST_0\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \Instr_Addr[28]_INST_0\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \Instr_Addr[29]_INST_0\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \Instr_Addr[2]_INST_0\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \Instr_Addr[30]_INST_0\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \Instr_Addr[31]_INST_0\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \Instr_Addr[3]_INST_0\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \Instr_Addr[4]_INST_0\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \Instr_Addr[5]_INST_0\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \Instr_Addr[6]_INST_0\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \Instr_Addr[7]_INST_0\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \Instr_Addr[8]_INST_0\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \Instr_Addr[9]_INST_0\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \Not_Using_TLBS.instr_Addr_1[0]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \Not_Using_TLBS.instr_Addr_1[10]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \Not_Using_TLBS.instr_Addr_1[11]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \Not_Using_TLBS.instr_Addr_1[12]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \Not_Using_TLBS.instr_Addr_1[13]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \Not_Using_TLBS.instr_Addr_1[14]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \Not_Using_TLBS.instr_Addr_1[15]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \Not_Using_TLBS.instr_Addr_1[16]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \Not_Using_TLBS.instr_Addr_1[1]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \Not_Using_TLBS.instr_Addr_1[2]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \Not_Using_TLBS.instr_Addr_1[3]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \Not_Using_TLBS.instr_Addr_1[4]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \Not_Using_TLBS.instr_Addr_1[5]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \Not_Using_TLBS.instr_Addr_1[6]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \Not_Using_TLBS.instr_Addr_1[7]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \Not_Using_TLBS.instr_Addr_1[8]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \Not_Using_TLBS.instr_Addr_1[9]_i_1\ : label is "soft_lutpair24";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.Native_CARRY4\ : label is "LO:O";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native_CARRY4\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM of ex_delayslot_Instr_i_1 : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of ex_jump_hold_i_1 : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of ex_jump_q_i_1 : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \if_pc[0]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of keep_jump_taken_with_ds_i_1 : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of mem_jump_taken_i_1 : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of of_read_imm_reg_ii_i_3 : label is "soft_lutpair32";
begin
  D(31 downto 0) <= \^d\(31 downto 0);
  ex_jump_q_reg <= \^ex_jump_q_reg\;
\Instr_Addr[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \EX_Op2_reg[0]\(31),
      I1 => \^ex_jump_q_reg\,
      I2 => O56_out,
      O => \^d\(31)
    );
\Instr_Addr[10]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \EX_Op2_reg[0]\(21),
      I1 => \^ex_jump_q_reg\,
      I2 => \if_pc_reg[10]\,
      O => \^d\(21)
    );
\Instr_Addr[11]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \EX_Op2_reg[0]\(20),
      I1 => \^ex_jump_q_reg\,
      I2 => \if_pc_reg[11]\,
      O => \^d\(20)
    );
\Instr_Addr[12]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \EX_Op2_reg[0]\(19),
      I1 => \^ex_jump_q_reg\,
      I2 => \if_pc_reg[12]\,
      O => \^d\(19)
    );
\Instr_Addr[13]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \EX_Op2_reg[0]\(18),
      I1 => \^ex_jump_q_reg\,
      I2 => \if_pc_reg[13]\,
      O => \^d\(18)
    );
\Instr_Addr[14]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \EX_Op2_reg[0]\(17),
      I1 => \^ex_jump_q_reg\,
      I2 => \if_pc_reg[14]\,
      O => \^d\(17)
    );
\Instr_Addr[15]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \EX_Op2_reg[0]\(16),
      I1 => \^ex_jump_q_reg\,
      I2 => \if_pc_reg[15]\,
      O => \^d\(16)
    );
\Instr_Addr[16]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \EX_Op2_reg[0]\(15),
      I1 => \^ex_jump_q_reg\,
      I2 => \if_pc_reg[16]\,
      O => \^d\(15)
    );
\Instr_Addr[17]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \EX_Op2_reg[0]\(14),
      I1 => \^ex_jump_q_reg\,
      I2 => \if_pc_reg[17]\,
      O => \^d\(14)
    );
\Instr_Addr[18]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \EX_Op2_reg[0]\(13),
      I1 => \^ex_jump_q_reg\,
      I2 => \if_pc_reg[18]\,
      O => \^d\(13)
    );
\Instr_Addr[19]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \EX_Op2_reg[0]\(12),
      I1 => \^ex_jump_q_reg\,
      I2 => \if_pc_reg[19]\,
      O => \^d\(12)
    );
\Instr_Addr[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \EX_Op2_reg[0]\(30),
      I1 => \^ex_jump_q_reg\,
      I2 => \if_pc_reg[1]\,
      O => \^d\(30)
    );
\Instr_Addr[20]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \EX_Op2_reg[0]\(11),
      I1 => \^ex_jump_q_reg\,
      I2 => \if_pc_reg[20]\,
      O => \^d\(11)
    );
\Instr_Addr[21]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \EX_Op2_reg[0]\(10),
      I1 => \^ex_jump_q_reg\,
      I2 => \if_pc_reg[21]\,
      O => \^d\(10)
    );
\Instr_Addr[22]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \EX_Op2_reg[0]\(9),
      I1 => \^ex_jump_q_reg\,
      I2 => \if_pc_reg[22]\,
      O => \^d\(9)
    );
\Instr_Addr[23]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \EX_Op2_reg[0]\(8),
      I1 => \^ex_jump_q_reg\,
      I2 => \if_pc_reg[23]\,
      O => \^d\(8)
    );
\Instr_Addr[24]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \EX_Op2_reg[0]\(7),
      I1 => \^ex_jump_q_reg\,
      I2 => \if_pc_reg[24]\,
      O => \^d\(7)
    );
\Instr_Addr[25]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \EX_Op2_reg[0]\(6),
      I1 => \^ex_jump_q_reg\,
      I2 => \if_pc_reg[25]\,
      O => \^d\(6)
    );
\Instr_Addr[26]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \EX_Op2_reg[0]\(5),
      I1 => \^ex_jump_q_reg\,
      I2 => \if_pc_reg[26]\,
      O => \^d\(5)
    );
\Instr_Addr[27]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \EX_Op2_reg[0]\(4),
      I1 => \^ex_jump_q_reg\,
      I2 => \if_pc_reg[27]\,
      O => \^d\(4)
    );
\Instr_Addr[28]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \EX_Op2_reg[0]\(3),
      I1 => \^ex_jump_q_reg\,
      I2 => \if_pc_reg[28]\,
      O => \^d\(3)
    );
\Instr_Addr[29]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \EX_Op2_reg[0]\(2),
      I1 => \^ex_jump_q_reg\,
      I2 => O,
      O => \^d\(2)
    );
\Instr_Addr[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \EX_Op2_reg[0]\(29),
      I1 => \^ex_jump_q_reg\,
      I2 => \if_pc_reg[2]\,
      O => \^d\(29)
    );
\Instr_Addr[30]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \EX_Op2_reg[0]\(1),
      I1 => \^ex_jump_q_reg\,
      I2 => \if_pc_reg[30]\(1),
      O => \^d\(1)
    );
\Instr_Addr[31]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \EX_Op2_reg[0]\(0),
      I1 => \^ex_jump_q_reg\,
      I2 => \if_pc_reg[30]\(0),
      O => \^d\(0)
    );
\Instr_Addr[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \EX_Op2_reg[0]\(28),
      I1 => \^ex_jump_q_reg\,
      I2 => \if_pc_reg[3]\,
      O => \^d\(28)
    );
\Instr_Addr[4]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \EX_Op2_reg[0]\(27),
      I1 => \^ex_jump_q_reg\,
      I2 => \if_pc_reg[4]\,
      O => \^d\(27)
    );
\Instr_Addr[5]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \EX_Op2_reg[0]\(26),
      I1 => \^ex_jump_q_reg\,
      I2 => \if_pc_reg[5]\,
      O => \^d\(26)
    );
\Instr_Addr[6]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \EX_Op2_reg[0]\(25),
      I1 => \^ex_jump_q_reg\,
      I2 => \if_pc_reg[6]\,
      O => \^d\(25)
    );
\Instr_Addr[7]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \EX_Op2_reg[0]\(24),
      I1 => \^ex_jump_q_reg\,
      I2 => \if_pc_reg[7]\,
      O => \^d\(24)
    );
\Instr_Addr[8]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \EX_Op2_reg[0]\(23),
      I1 => \^ex_jump_q_reg\,
      I2 => \if_pc_reg[8]\,
      O => \^d\(23)
    );
\Instr_Addr[9]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \EX_Op2_reg[0]\(22),
      I1 => \^ex_jump_q_reg\,
      I2 => \if_pc_reg[9]\,
      O => \^d\(22)
    );
\Not_Using_TLBS.instr_Addr_1[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \EX_Op2_reg[0]\(31),
      I1 => \^ex_jump_q_reg\,
      I2 => O56_out,
      I3 => \Not_Using_TLBS.last_Valid_Instr_Addr_reg[0]\(29),
      I4 => \Using_FPGA.Native_0\,
      O => \Not_Using_TLBS.instr_Addr_1_reg[0]\(29)
    );
\Not_Using_TLBS.instr_Addr_1[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \EX_Op2_reg[0]\(21),
      I1 => \^ex_jump_q_reg\,
      I2 => \if_pc_reg[10]\,
      I3 => \Not_Using_TLBS.last_Valid_Instr_Addr_reg[0]\(19),
      I4 => \Using_FPGA.Native_0\,
      O => \Not_Using_TLBS.instr_Addr_1_reg[0]\(19)
    );
\Not_Using_TLBS.instr_Addr_1[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \EX_Op2_reg[0]\(20),
      I1 => \^ex_jump_q_reg\,
      I2 => \if_pc_reg[11]\,
      I3 => \Not_Using_TLBS.last_Valid_Instr_Addr_reg[0]\(18),
      I4 => \Using_FPGA.Native_0\,
      O => \Not_Using_TLBS.instr_Addr_1_reg[0]\(18)
    );
\Not_Using_TLBS.instr_Addr_1[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \EX_Op2_reg[0]\(19),
      I1 => \^ex_jump_q_reg\,
      I2 => \if_pc_reg[12]\,
      I3 => \Not_Using_TLBS.last_Valid_Instr_Addr_reg[0]\(17),
      I4 => \Using_FPGA.Native_0\,
      O => \Not_Using_TLBS.instr_Addr_1_reg[0]\(17)
    );
\Not_Using_TLBS.instr_Addr_1[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \EX_Op2_reg[0]\(18),
      I1 => \^ex_jump_q_reg\,
      I2 => \if_pc_reg[13]\,
      I3 => \Not_Using_TLBS.last_Valid_Instr_Addr_reg[0]\(16),
      I4 => \Using_FPGA.Native_0\,
      O => \Not_Using_TLBS.instr_Addr_1_reg[0]\(16)
    );
\Not_Using_TLBS.instr_Addr_1[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \EX_Op2_reg[0]\(17),
      I1 => \^ex_jump_q_reg\,
      I2 => \if_pc_reg[14]\,
      I3 => \Not_Using_TLBS.last_Valid_Instr_Addr_reg[0]\(15),
      I4 => \Using_FPGA.Native_0\,
      O => \Not_Using_TLBS.instr_Addr_1_reg[0]\(15)
    );
\Not_Using_TLBS.instr_Addr_1[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \EX_Op2_reg[0]\(16),
      I1 => \^ex_jump_q_reg\,
      I2 => \if_pc_reg[15]\,
      I3 => \Not_Using_TLBS.last_Valid_Instr_Addr_reg[0]\(14),
      I4 => \Using_FPGA.Native_0\,
      O => \Not_Using_TLBS.instr_Addr_1_reg[0]\(14)
    );
\Not_Using_TLBS.instr_Addr_1[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \EX_Op2_reg[0]\(15),
      I1 => \^ex_jump_q_reg\,
      I2 => \if_pc_reg[16]\,
      I3 => \Not_Using_TLBS.last_Valid_Instr_Addr_reg[0]\(13),
      I4 => \Using_FPGA.Native_0\,
      O => \Not_Using_TLBS.instr_Addr_1_reg[0]\(13)
    );
\Not_Using_TLBS.instr_Addr_1[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \EX_Op2_reg[0]\(30),
      I1 => \^ex_jump_q_reg\,
      I2 => \if_pc_reg[1]\,
      I3 => \Not_Using_TLBS.last_Valid_Instr_Addr_reg[0]\(28),
      I4 => \Using_FPGA.Native_0\,
      O => \Not_Using_TLBS.instr_Addr_1_reg[0]\(28)
    );
\Not_Using_TLBS.instr_Addr_1[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \EX_Op2_reg[0]\(29),
      I1 => \^ex_jump_q_reg\,
      I2 => \if_pc_reg[2]\,
      I3 => \Not_Using_TLBS.last_Valid_Instr_Addr_reg[0]\(27),
      I4 => \Using_FPGA.Native_0\,
      O => \Not_Using_TLBS.instr_Addr_1_reg[0]\(27)
    );
\Not_Using_TLBS.instr_Addr_1[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \EX_Op2_reg[0]\(28),
      I1 => \^ex_jump_q_reg\,
      I2 => \if_pc_reg[3]\,
      I3 => \Not_Using_TLBS.last_Valid_Instr_Addr_reg[0]\(26),
      I4 => \Using_FPGA.Native_0\,
      O => \Not_Using_TLBS.instr_Addr_1_reg[0]\(26)
    );
\Not_Using_TLBS.instr_Addr_1[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \EX_Op2_reg[0]\(27),
      I1 => \^ex_jump_q_reg\,
      I2 => \if_pc_reg[4]\,
      I3 => \Not_Using_TLBS.last_Valid_Instr_Addr_reg[0]\(25),
      I4 => \Using_FPGA.Native_0\,
      O => \Not_Using_TLBS.instr_Addr_1_reg[0]\(25)
    );
\Not_Using_TLBS.instr_Addr_1[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \EX_Op2_reg[0]\(26),
      I1 => \^ex_jump_q_reg\,
      I2 => \if_pc_reg[5]\,
      I3 => \Not_Using_TLBS.last_Valid_Instr_Addr_reg[0]\(24),
      I4 => \Using_FPGA.Native_0\,
      O => \Not_Using_TLBS.instr_Addr_1_reg[0]\(24)
    );
\Not_Using_TLBS.instr_Addr_1[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \EX_Op2_reg[0]\(25),
      I1 => \^ex_jump_q_reg\,
      I2 => \if_pc_reg[6]\,
      I3 => \Not_Using_TLBS.last_Valid_Instr_Addr_reg[0]\(23),
      I4 => \Using_FPGA.Native_0\,
      O => \Not_Using_TLBS.instr_Addr_1_reg[0]\(23)
    );
\Not_Using_TLBS.instr_Addr_1[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \EX_Op2_reg[0]\(24),
      I1 => \^ex_jump_q_reg\,
      I2 => \if_pc_reg[7]\,
      I3 => \Not_Using_TLBS.last_Valid_Instr_Addr_reg[0]\(22),
      I4 => \Using_FPGA.Native_0\,
      O => \Not_Using_TLBS.instr_Addr_1_reg[0]\(22)
    );
\Not_Using_TLBS.instr_Addr_1[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \EX_Op2_reg[0]\(23),
      I1 => \^ex_jump_q_reg\,
      I2 => \if_pc_reg[8]\,
      I3 => \Not_Using_TLBS.last_Valid_Instr_Addr_reg[0]\(21),
      I4 => \Using_FPGA.Native_0\,
      O => \Not_Using_TLBS.instr_Addr_1_reg[0]\(21)
    );
\Not_Using_TLBS.instr_Addr_1[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \EX_Op2_reg[0]\(22),
      I1 => \^ex_jump_q_reg\,
      I2 => \if_pc_reg[9]\,
      I3 => \Not_Using_TLBS.last_Valid_Instr_Addr_reg[0]\(20),
      I4 => \Using_FPGA.Native_0\,
      O => \Not_Using_TLBS.instr_Addr_1_reg[0]\(20)
    );
\Using_FPGA.Native_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => jump_carry5,
      CO(3 downto 1) => \NLW_Using_FPGA.Native_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \^ex_jump_q_reg\,
      CYINIT => '0',
      DI(3 downto 1) => \NLW_Using_FPGA.Native_CARRY4_DI_UNCONNECTED\(3 downto 1),
      DI(0) => '0',
      O(3 downto 0) => \NLW_Using_FPGA.Native_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \NLW_Using_FPGA.Native_CARRY4_S_UNCONNECTED\(3 downto 1),
      S(0) => \Using_FPGA.Native_i_1__107_n_0\
    );
\Using_FPGA.Native_i_10__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \EX_Op2_reg[0]\(6),
      I1 => \^ex_jump_q_reg\,
      I2 => \if_pc_reg[25]\,
      I3 => \Not_Using_TLBS.last_Valid_Instr_Addr_reg[0]\(4),
      I4 => \Using_FPGA.Native_0\,
      O => \Not_Using_TLBS.instr_Addr_1_reg[0]\(4)
    );
\Using_FPGA.Native_i_11__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \EX_Op2_reg[0]\(5),
      I1 => \^ex_jump_q_reg\,
      I2 => \if_pc_reg[26]\,
      I3 => \Not_Using_TLBS.last_Valid_Instr_Addr_reg[0]\(3),
      I4 => \Using_FPGA.Native_0\,
      O => \Not_Using_TLBS.instr_Addr_1_reg[0]\(3)
    );
\Using_FPGA.Native_i_12__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \EX_Op2_reg[0]\(4),
      I1 => \^ex_jump_q_reg\,
      I2 => \if_pc_reg[27]\,
      I3 => \Not_Using_TLBS.last_Valid_Instr_Addr_reg[0]\(2),
      I4 => \Using_FPGA.Native_0\,
      O => \Not_Using_TLBS.instr_Addr_1_reg[0]\(2)
    );
\Using_FPGA.Native_i_1__107\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFABFFFF"
    )
        port map (
      I0 => ex_jump_hold,
      I1 => ex_mbar_stall_no_sleep_1,
      I2 => ex_first_cycle,
      I3 => ex_Take_Intr_or_Exc_reg_0,
      I4 => ex_mbar_decode,
      I5 => ex_mbar_sleep,
      O => \Using_FPGA.Native_i_1__107_n_0\
    );
\Using_FPGA.Native_i_1__188\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \EX_Op2_reg[0]\(3),
      I1 => \^ex_jump_q_reg\,
      I2 => \if_pc_reg[28]\,
      I3 => \Not_Using_TLBS.last_Valid_Instr_Addr_reg[0]\(1),
      I4 => \Using_FPGA.Native_0\,
      O => \Not_Using_TLBS.instr_Addr_1_reg[0]\(1)
    );
\Using_FPGA.Native_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAAAAAAA"
    )
        port map (
      I0 => \^ex_jump_q_reg\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => Q(2),
      I4 => wb_exception_i_reg,
      O => I5
    );
\Using_FPGA.Native_i_2__123\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \EX_Op2_reg[0]\(14),
      I1 => \^ex_jump_q_reg\,
      I2 => \if_pc_reg[17]\,
      I3 => \Not_Using_TLBS.last_Valid_Instr_Addr_reg[0]\(12),
      I4 => \Using_FPGA.Native_0\,
      O => \Not_Using_TLBS.instr_Addr_1_reg[0]\(12)
    );
\Using_FPGA.Native_i_2__124\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \EX_Op2_reg[0]\(2),
      I1 => \^ex_jump_q_reg\,
      I2 => O,
      I3 => \Not_Using_TLBS.last_Valid_Instr_Addr_reg[0]\(0),
      I4 => \Using_FPGA.Native_0\,
      O => \Not_Using_TLBS.instr_Addr_1_reg[0]\(0)
    );
\Using_FPGA.Native_i_3__35\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \EX_Op2_reg[0]\(13),
      I1 => \^ex_jump_q_reg\,
      I2 => \if_pc_reg[18]\,
      I3 => \Not_Using_TLBS.last_Valid_Instr_Addr_reg[0]\(11),
      I4 => \Using_FPGA.Native_0\,
      O => \Not_Using_TLBS.instr_Addr_1_reg[0]\(11)
    );
\Using_FPGA.Native_i_4__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \EX_Op2_reg[0]\(12),
      I1 => \^ex_jump_q_reg\,
      I2 => \if_pc_reg[19]\,
      I3 => \Not_Using_TLBS.last_Valid_Instr_Addr_reg[0]\(10),
      I4 => \Using_FPGA.Native_0\,
      O => \Not_Using_TLBS.instr_Addr_1_reg[0]\(10)
    );
\Using_FPGA.Native_i_5__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \EX_Op2_reg[0]\(11),
      I1 => \^ex_jump_q_reg\,
      I2 => \if_pc_reg[20]\,
      I3 => \Not_Using_TLBS.last_Valid_Instr_Addr_reg[0]\(9),
      I4 => \Using_FPGA.Native_0\,
      O => \Not_Using_TLBS.instr_Addr_1_reg[0]\(9)
    );
\Using_FPGA.Native_i_6__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \EX_Op2_reg[0]\(10),
      I1 => \^ex_jump_q_reg\,
      I2 => \if_pc_reg[21]\,
      I3 => \Not_Using_TLBS.last_Valid_Instr_Addr_reg[0]\(8),
      I4 => \Using_FPGA.Native_0\,
      O => \Not_Using_TLBS.instr_Addr_1_reg[0]\(8)
    );
\Using_FPGA.Native_i_7__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \EX_Op2_reg[0]\(9),
      I1 => \^ex_jump_q_reg\,
      I2 => \if_pc_reg[22]\,
      I3 => \Not_Using_TLBS.last_Valid_Instr_Addr_reg[0]\(7),
      I4 => \Using_FPGA.Native_0\,
      O => \Not_Using_TLBS.instr_Addr_1_reg[0]\(7)
    );
\Using_FPGA.Native_i_8__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \EX_Op2_reg[0]\(8),
      I1 => \^ex_jump_q_reg\,
      I2 => \if_pc_reg[23]\,
      I3 => \Not_Using_TLBS.last_Valid_Instr_Addr_reg[0]\(6),
      I4 => \Using_FPGA.Native_0\,
      O => \Not_Using_TLBS.instr_Addr_1_reg[0]\(6)
    );
\Using_FPGA.Native_i_9__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \EX_Op2_reg[0]\(7),
      I1 => \^ex_jump_q_reg\,
      I2 => \if_pc_reg[24]\,
      I3 => \Not_Using_TLBS.last_Valid_Instr_Addr_reg[0]\(5),
      I4 => \Using_FPGA.Native_0\,
      O => \Not_Using_TLBS.instr_Addr_1_reg[0]\(5)
    );
ex_Take_Intr_or_Exc_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000C5C0"
    )
        port map (
      I0 => \^ex_jump_q_reg\,
      I1 => of_Take_Interrupt,
      I2 => of_pause_reg,
      I3 => ex_Take_Intr_or_Exc_reg_0,
      I4 => sync_reset,
      O => ex_Take_Intr_or_Exc_reg
    );
ex_delayslot_Instr_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => keep_jump_taken_with_ds,
      I1 => ex_branch_with_delayslot,
      I2 => \^ex_jump_q_reg\,
      O => ex_delayslot_Instr0
    );
ex_jump_hold_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => ex_jump_hold,
      I1 => \^ex_jump_q_reg\,
      I2 => ex_branch_with_delayslot_reg,
      O => ex_jump_hold_reg
    );
ex_jump_q_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => ex_jump_q,
      I1 => \^ex_jump_q_reg\,
      I2 => ex_branch_with_delayslot_reg,
      O => ex_jump_q_reg_0
    );
if_missed_fetch_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000004E"
    )
        port map (
      I0 => if_missed_fetch,
      I1 => \^ex_jump_q_reg\,
      I2 => ib_Ready_MMU,
      I3 => \Using_FPGA.Native_0\,
      I4 => LOCKSTEP_Master_Out(0),
      I5 => sync_reset,
      O => if_missed_fetch_reg
    );
\if_pc[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^ex_jump_q_reg\,
      I1 => \Using_FPGA.Native_0\,
      O => \if_pc_reg[0]\(0)
    );
keep_jump_taken_with_ds_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000EA"
    )
        port map (
      I0 => keep_jump_taken_with_ds,
      I1 => \^ex_jump_q_reg\,
      I2 => ex_branch_with_delayslot,
      I3 => of_pause_reg,
      I4 => sync_reset,
      O => keep_jump_taken_with_ds_reg
    );
mem_jump_taken_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^ex_jump_q_reg\,
      I1 => ex_jump_hold,
      O => mem_jump_taken_reg
    );
of_read_imm_reg_ii_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^ex_jump_q_reg\,
      I1 => ex_jump_nodelay_reg,
      O => of_read_imm_reg_ii_reg
    );
valid_Req_XX_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22220030"
    )
        port map (
      I0 => valid_Req_XX_i_2_n_0,
      I1 => sync_reset,
      I2 => valid_Req_XX_reg_0,
      I3 => icache_data_strobe,
      I4 => \Using_FPGA.Native_0\,
      O => valid_Req_XX_reg
    );
valid_Req_XX_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000010150000"
    )
        port map (
      I0 => \^d\(29),
      I1 => \EX_Op2_reg[0]\(28),
      I2 => \^ex_jump_q_reg\,
      I3 => \if_pc_reg[3]\,
      I4 => \^d\(31),
      I5 => \^d\(30),
      O => valid_Req_XX_i_2_n_0
    );
valid_Req_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000088880F00"
    )
        port map (
      I0 => \wb_MSR_i_reg[26]\(0),
      I1 => valid_Req_XX_i_2_n_0,
      I2 => icache_data_strobe,
      I3 => valid_Req,
      I4 => \Using_FPGA.Native_0\,
      I5 => sync_reset,
      O => valid_Req_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_290 is
  port (
    CI : out STD_LOGIC;
    jump_or_not_full0 : in STD_LOGIC;
    if_pc_incr_carry1 : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_290 : entity is "MB_MUXCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_290;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_290 is
  signal \<const0>\ : STD_LOGIC;
  signal \^ci\ : STD_LOGIC;
begin
  CI <= \^ci\;
  \^ci\ <= lopt;
  lopt_1 <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_291 is
  port (
    if_pc_incr_carry0 : out STD_LOGIC;
    if_missed_fetch : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : in STD_LOGIC;
    lopt_8 : in STD_LOGIC;
    lopt_9 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_291 : entity is "MB_MUXCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_291;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_291 is
  signal if_valid : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
  signal lopt_10 : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal \^lopt_3\ : STD_LOGIC;
  signal \^lopt_4\ : STD_LOGIC;
  signal \^lopt_5\ : STD_LOGIC;
  signal \^lopt_6\ : STD_LOGIC;
  signal \^lopt_7\ : STD_LOGIC;
  signal \^lopt_8\ : STD_LOGIC;
  signal \^lopt_9\ : STD_LOGIC;
  signal \NLW_Using_FPGA.Native_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.Native_CARRY4\ : label is "LO:O";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native_CARRY4\ : label is "PRIMITIVE";
begin
  \^lopt_2\ <= lopt_1;
  \^lopt_3\ <= lopt_2;
  \^lopt_5\ <= lopt_4;
  \^lopt_6\ <= lopt_5;
  \^lopt_8\ <= lopt_7;
  \^lopt_9\ <= lopt_8;
  lopt <= \^lopt_1\;
  lopt_3 <= \^lopt_4\;
  lopt_6 <= \^lopt_7\;
  lopt_9 <= lopt_10;
\Using_FPGA.Native_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \^lopt_7\,
      CO(2) => \^lopt_4\,
      CO(1) => \^lopt_1\,
      CO(0) => if_pc_incr_carry0,
      CYINIT => '1',
      DI(3) => \^lopt_8\,
      DI(2) => \^lopt_5\,
      DI(1) => \^lopt_2\,
      DI(0) => '0',
      O(3) => lopt_10,
      O(2 downto 0) => \NLW_Using_FPGA.Native_CARRY4_O_UNCONNECTED\(2 downto 0),
      S(3) => \^lopt_9\,
      S(2) => \^lopt_6\,
      S(1) => \^lopt_3\,
      S(0) => if_valid
    );
\Using_FPGA.Native_i_1__21\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => if_missed_fetch,
      O => if_valid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_292 is
  port (
    if_pc_incr_carry1 : out STD_LOGIC;
    \Performance_Debug_Control.dbg_stop_if_delay_i_reg\ : in STD_LOGIC;
    if_pc_incr_carry0 : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_292 : entity is "MB_MUXCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_292;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_292 is
  signal \<const0>\ : STD_LOGIC;
  signal \^if_pc_incr_carry1\ : STD_LOGIC;
begin
  \^if_pc_incr_carry1\ <= lopt;
  if_pc_incr_carry1 <= \^if_pc_incr_carry1\;
  lopt_1 <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_293 is
  port (
    ib_Ready_MMU : out STD_LOGIC;
    ex_jump_nodelay_reg : out STD_LOGIC;
    if_fetch_in_progress_reg : out STD_LOGIC;
    ib_ready : in STD_LOGIC;
    if_missed_fetch : in STD_LOGIC;
    if_fetch_in_progress_reg_0 : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_293 : entity is "MB_MUXCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_293;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_293 is
  signal \<const1>\ : STD_LOGIC;
  signal \^ib_ready_mmu\ : STD_LOGIC;
begin
  \^ib_ready_mmu\ <= lopt;
  ib_Ready_MMU <= \^ib_ready_mmu\;
  lopt_1 <= \<const1>\;
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
ex_jump_nodelay_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => if_missed_fetch,
      I1 => \^ib_ready_mmu\,
      O => ex_jump_nodelay_reg
    );
if_fetch_in_progress_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000F4"
    )
        port map (
      I0 => \^ib_ready_mmu\,
      I1 => if_fetch_in_progress_reg_0,
      I2 => \Using_FPGA.Native_0\,
      I3 => \Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg\,
      I4 => D(0),
      I5 => sync_reset,
      O => if_fetch_in_progress_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_294 is
  port (
    ib_addr_strobe_iii : out STD_LOGIC;
    \out\ : in STD_LOGIC;
    ib_ready_MMU_or_not_if_fetch_in_progress : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_294 : entity is "MB_MUXCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_294;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_294 is
  signal \<const0>\ : STD_LOGIC;
  signal \^ib_addr_strobe_iii\ : STD_LOGIC;
begin
  \^ib_addr_strobe_iii\ <= lopt;
  ib_addr_strobe_iii <= \^ib_addr_strobe_iii\;
  lopt_1 <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_295 is
  port (
    ib_ready_MMU_or_not_if_fetch_in_progress : out STD_LOGIC;
    if_fetch_in_progress_reg : in STD_LOGIC;
    ib_Ready_MMU : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_295 : entity is "MB_MUXCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_295;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_295 is
  signal \^lopt_1\ : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal \^lopt_3\ : STD_LOGIC;
  signal \^lopt_4\ : STD_LOGIC;
  signal \^lopt_5\ : STD_LOGIC;
  signal lopt_6 : STD_LOGIC;
  signal \NLW_Using_FPGA.Native_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_Using_FPGA.Native_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_Using_FPGA.Native_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Using_FPGA.Native_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.Native_CARRY4\ : label is "LO:O";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native_CARRY4\ : label is "PRIMITIVE";
begin
  \^lopt_2\ <= lopt_1;
  \^lopt_3\ <= lopt_2;
  \^lopt_5\ <= lopt_4;
  lopt <= \^lopt_1\;
  lopt_3 <= \^lopt_4\;
  lopt_6 <= lopt_5;
\Using_FPGA.Native_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => ib_Ready_MMU,
      CO(3) => \NLW_Using_FPGA.Native_CARRY4_CO_UNCONNECTED\(3),
      CO(2) => \^lopt_4\,
      CO(1) => \^lopt_1\,
      CO(0) => ib_ready_MMU_or_not_if_fetch_in_progress,
      CYINIT => '0',
      DI(3) => \NLW_Using_FPGA.Native_CARRY4_DI_UNCONNECTED\(3),
      DI(2) => \^lopt_5\,
      DI(1) => \^lopt_2\,
      DI(0) => '1',
      O(3 downto 0) => \NLW_Using_FPGA.Native_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3) => \NLW_Using_FPGA.Native_CARRY4_S_UNCONNECTED\(3),
      S(2) => lopt_6,
      S(1) => \^lopt_3\,
      S(0) => if_fetch_in_progress_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_296 is
  port (
    I_AS : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    ib_addr_strobe_iii : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_296 : entity is "MB_MUXCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_296;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_296 is
  signal \<const0>\ : STD_LOGIC;
  signal \^i_as\ : STD_LOGIC;
begin
  I_AS <= \^i_as\;
  \^i_as\ <= lopt;
  lopt_1 <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_297 is
  port (
    of_PipeRun_carry_2 : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    of_PipeRun_carry_3 : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_297 : entity is "MB_MUXCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_297;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_297 is
  signal \<const0>\ : STD_LOGIC;
  signal \^of_piperun_carry_2\ : STD_LOGIC;
begin
  \^of_piperun_carry_2\ <= lopt;
  lopt_1 <= \<const0>\;
  of_PipeRun_carry_2 <= \^of_piperun_carry_2\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_298 is
  port (
    of_PipeRun_carry_3 : out STD_LOGIC;
    mem_is_multi_or_load_instr_reg : in STD_LOGIC;
    of_PipeRun_carry_4 : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_298 : entity is "MB_MUXCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_298;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_298 is
  signal \<const0>\ : STD_LOGIC;
  signal \^of_piperun_carry_3\ : STD_LOGIC;
begin
  \^of_piperun_carry_3\ <= lopt;
  lopt_1 <= \<const0>\;
  of_PipeRun_carry_3 <= \^of_piperun_carry_3\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_299 is
  port (
    of_PipeRun_carry_4 : out STD_LOGIC;
    ex_is_multi_or_load_instr_reg : in STD_LOGIC;
    of_PipeRun_carry_5 : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_299 : entity is "MB_MUXCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_299;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_299 is
  signal \<const0>\ : STD_LOGIC;
  signal \^of_piperun_carry_4\ : STD_LOGIC;
begin
  \^of_piperun_carry_4\ <= lopt;
  lopt_1 <= \<const0>\;
  of_PipeRun_carry_4 <= \^of_piperun_carry_4\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_300 is
  port (
    of_PipeRun_carry_5 : out STD_LOGIC;
    mem_is_multi_or_load_instr_reg : in STD_LOGIC;
    of_PipeRun_carry_6 : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : in STD_LOGIC;
    lopt_8 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_300 : entity is "MB_MUXCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_300;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_300 is
  signal \^lopt_1\ : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal \^lopt_3\ : STD_LOGIC;
  signal \^lopt_4\ : STD_LOGIC;
  signal \^lopt_5\ : STD_LOGIC;
  signal \^lopt_6\ : STD_LOGIC;
  signal \^lopt_7\ : STD_LOGIC;
  signal \^lopt_8\ : STD_LOGIC;
  signal lopt_9 : STD_LOGIC;
  signal \NLW_Using_FPGA.Native_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.Native_CARRY4\ : label is "LO:O";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native_CARRY4\ : label is "PRIMITIVE";
begin
  \^lopt_2\ <= lopt_1;
  \^lopt_3\ <= lopt_2;
  \^lopt_5\ <= lopt_4;
  \^lopt_6\ <= lopt_5;
  \^lopt_8\ <= lopt_7;
  lopt <= \^lopt_1\;
  lopt_3 <= \^lopt_4\;
  lopt_6 <= \^lopt_7\;
  lopt_9 <= lopt_8;
\Using_FPGA.Native_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => of_PipeRun_carry_6,
      CO(3) => \^lopt_7\,
      CO(2) => \^lopt_4\,
      CO(1) => \^lopt_1\,
      CO(0) => of_PipeRun_carry_5,
      CYINIT => '0',
      DI(3) => \^lopt_8\,
      DI(2) => \^lopt_5\,
      DI(1) => \^lopt_2\,
      DI(0) => '0',
      O(3 downto 0) => \NLW_Using_FPGA.Native_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3) => lopt_9,
      S(2) => \^lopt_6\,
      S(1) => \^lopt_3\,
      S(0) => mem_is_multi_or_load_instr_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_301 is
  port (
    of_PipeRun_carry_6 : out STD_LOGIC;
    A : in STD_LOGIC;
    of_PipeRun_carry_7 : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_301 : entity is "MB_MUXCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_301;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_301 is
  signal \<const0>\ : STD_LOGIC;
  signal \^of_piperun_carry_6\ : STD_LOGIC;
begin
  \^of_piperun_carry_6\ <= lopt;
  lopt_1 <= \<const0>\;
  of_PipeRun_carry_6 <= \^of_piperun_carry_6\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_302 is
  port (
    of_PipeRun_carry_7 : out STD_LOGIC;
    of_pipe_ctrl_reg0 : in STD_LOGIC;
    ex_branch_with_delayslot_reg : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_302 : entity is "MB_MUXCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_302;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_302 is
  signal \<const0>\ : STD_LOGIC;
  signal \^of_piperun_carry_7\ : STD_LOGIC;
begin
  \^of_piperun_carry_7\ <= lopt;
  lopt_1 <= \<const0>\;
  of_PipeRun_carry_7 <= \^of_piperun_carry_7\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_303 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    \Performance_Debug_Control.ex_dbg_pc_hit_i_reg\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    mem_valid_reg : out STD_LOGIC;
    of_clear_MSR_BIP_hold_cmb92_out : out STD_LOGIC;
    of_set_MSR_IE_hold_reg : out STD_LOGIC;
    mem_gpr_write_reg : out STD_LOGIC;
    mem_gpr_write_dbg_reg : out STD_LOGIC;
    \Using_FPGA.Native_1\ : out STD_LOGIC;
    of_PipeRun_carry_9 : in STD_LOGIC;
    mem_valid_reg_0 : in STD_LOGIC;
    ex_valid_reg : in STD_LOGIC;
    \Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg\ : in STD_LOGIC;
    p_44_out : in STD_LOGIC;
    \Performance_Debug_Control.ex_dbg_pc_hit_i_reg_0\ : in STD_LOGIC;
    wb_exception_i_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \Performance_Debug_Control.dbg_freeze_nohalt_reg\ : in STD_LOGIC;
    \Use_Async_Reset.sync_reset_reg\ : in STD_LOGIC;
    mem_exception_from_ex : in STD_LOGIC;
    ex_Take_Intr_or_Exc_reg : in STD_LOGIC;
    mem_valid_reg_1 : in STD_LOGIC;
    mem_valid_reg_2 : in STD_LOGIC;
    I0 : in STD_LOGIC;
    ex_Interrupt_Brk_combo_reg : in STD_LOGIC;
    of_clear_MSR_BIP_hold_s : in STD_LOGIC;
    of_pause_reg : in STD_LOGIC;
    \ex_gpr_write_addr_reg[4]\ : in STD_LOGIC;
    of_set_MSR_IE_hold_reg_0 : in STD_LOGIC;
    sync_reset : in STD_LOGIC;
    ex_gpr_write_reg : in STD_LOGIC;
    mem_gpr_write : in STD_LOGIC;
    ex_gpr_write_dbg : in STD_LOGIC;
    mem_gpr_write_dbg : in STD_LOGIC;
    \wb_exception_kind_i_reg[28]\ : in STD_LOGIC;
    ex_MSR_cmb2_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_2\ : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_303 : entity is "MB_MUXCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_303;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_303 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^using_fpga.native_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of mem_gpr_write_dbg_i_1 : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of mem_gpr_write_i_1 : label is "soft_lutpair11";
begin
  \Using_FPGA.Native_0\ <= \^using_fpga.native_0\;
  \^using_fpga.native_0\ <= lopt;
  lopt_1 <= \<const0>\;
  lopt_2 <= \<const1>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\Performance_Debug_Control.ex_dbg_pc_hit_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDF55FFFF0000"
    )
        port map (
      I0 => \^using_fpga.native_0\,
      I1 => mem_valid_reg_0,
      I2 => ex_valid_reg,
      I3 => \Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg\,
      I4 => p_44_out,
      I5 => \Performance_Debug_Control.ex_dbg_pc_hit_i_reg_0\,
      O => \Performance_Debug_Control.ex_dbg_pc_hit_i_reg\
    );
\Using_FPGA.Native_i_1__183\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \wb_exception_kind_i_reg[28]\,
      I1 => ex_MSR_cmb2_out(0),
      I2 => \^using_fpga.native_0\,
      I3 => \Using_FPGA.Native_2\,
      O => \Using_FPGA.Native_1\
    );
\Using_FPGA.Native_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF20"
    )
        port map (
      I0 => I0,
      I1 => ex_Interrupt_Brk_combo_reg,
      I2 => \^using_fpga.native_0\,
      I3 => of_clear_MSR_BIP_hold_s,
      I4 => of_pause_reg,
      O => of_clear_MSR_BIP_hold_cmb92_out
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
mem_gpr_write_dbg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ex_gpr_write_dbg,
      I1 => \^using_fpga.native_0\,
      I2 => mem_gpr_write_dbg,
      O => mem_gpr_write_dbg_reg
    );
mem_gpr_write_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ex_gpr_write_reg,
      I1 => \^using_fpga.native_0\,
      I2 => mem_gpr_write,
      O => mem_gpr_write_reg
    );
\mem_pc_i[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FF7F00000000"
    )
        port map (
      I0 => wb_exception_i_reg,
      I1 => Q(2),
      I2 => Q(0),
      I3 => Q(1),
      I4 => \Performance_Debug_Control.dbg_freeze_nohalt_reg\,
      I5 => \^using_fpga.native_0\,
      O => E(0)
    );
mem_valid_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02000A0002AA0A00"
    )
        port map (
      I0 => \Use_Async_Reset.sync_reset_reg\,
      I1 => mem_exception_from_ex,
      I2 => ex_Take_Intr_or_Exc_reg,
      I3 => \^using_fpga.native_0\,
      I4 => mem_valid_reg_1,
      I5 => mem_valid_reg_2,
      O => mem_valid_reg
    );
of_set_MSR_IE_hold_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000FF0020"
    )
        port map (
      I0 => \ex_gpr_write_addr_reg[4]\,
      I1 => ex_Interrupt_Brk_combo_reg,
      I2 => \^using_fpga.native_0\,
      I3 => of_pause_reg,
      I4 => of_set_MSR_IE_hold_reg_0,
      I5 => sync_reset,
      O => of_set_MSR_IE_hold_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_304 is
  port (
    of_PipeRun_carry_9 : out STD_LOGIC;
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    ex_branch_with_delayslot_reg : in STD_LOGIC;
    of_PipeRun_carry_10 : in STD_LOGIC;
    ex_jump_hold : in STD_LOGIC;
    ex_mbar_stall_no_sleep_1 : in STD_LOGIC;
    ex_first_cycle : in STD_LOGIC;
    ex_Take_Intr_or_Exc_reg : in STD_LOGIC;
    ex_mbar_decode : in STD_LOGIC;
    ex_mbar_sleep : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : in STD_LOGIC;
    lopt_8 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_304 : entity is "MB_MUXCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_304;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_304 is
  signal \^lopt_1\ : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal \^lopt_3\ : STD_LOGIC;
  signal \^lopt_4\ : STD_LOGIC;
  signal \^lopt_5\ : STD_LOGIC;
  signal \^lopt_6\ : STD_LOGIC;
  signal \^lopt_7\ : STD_LOGIC;
  signal \^lopt_8\ : STD_LOGIC;
  signal lopt_9 : STD_LOGIC;
  signal \NLW_Using_FPGA.Native_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.Native_CARRY4\ : label is "LO:O";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native_CARRY4\ : label is "PRIMITIVE";
begin
  \^lopt_2\ <= lopt_1;
  \^lopt_3\ <= lopt_2;
  \^lopt_5\ <= lopt_4;
  \^lopt_6\ <= lopt_5;
  \^lopt_8\ <= lopt_7;
  lopt <= \^lopt_1\;
  lopt_3 <= \^lopt_4\;
  lopt_6 <= \^lopt_7\;
  lopt_9 <= lopt_8;
\Using_FPGA.Native_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => of_PipeRun_carry_10,
      CO(3) => \^lopt_7\,
      CO(2) => \^lopt_4\,
      CO(1) => \^lopt_1\,
      CO(0) => of_PipeRun_carry_9,
      CYINIT => '0',
      DI(3) => \^lopt_8\,
      DI(2) => \^lopt_5\,
      DI(1) => \^lopt_2\,
      DI(0) => '0',
      O(3 downto 0) => \NLW_Using_FPGA.Native_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3) => lopt_9,
      S(2) => \^lopt_6\,
      S(1) => \^lopt_3\,
      S(0) => ex_branch_with_delayslot_reg
    );
\Using_FPGA.Native_i_2__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFABFFFF"
    )
        port map (
      I0 => ex_jump_hold,
      I1 => ex_mbar_stall_no_sleep_1,
      I2 => ex_first_cycle,
      I3 => ex_Take_Intr_or_Exc_reg,
      I4 => ex_mbar_decode,
      I5 => ex_mbar_sleep,
      O => \Using_FPGA.Native_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_305 is
  port (
    of_PipeRun_carry_10 : out STD_LOGIC;
    \Using_LWX_SWX_instr.ex_reservation_reg\ : out STD_LOGIC;
    mem_valid_reg : in STD_LOGIC;
    icache_idle : in STD_LOGIC;
    ex_write_icache_done_i : in STD_LOGIC;
    ex_Write_ICache_i : in STD_LOGIC;
    ex_valid_reg : in STD_LOGIC;
    ex_Take_Intr_or_Exc_reg : in STD_LOGIC;
    \Performance_Debug_Control.ex_dbg_pc_hit_i_reg\ : in STD_LOGIC;
    \Performance_Debug_Control.dbg_stop_if_delay_i_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ex_Interrupt_Brk_combo_reg : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_305 : entity is "MB_MUXCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_305;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_305 is
  signal \<const0>\ : STD_LOGIC;
  signal \^using_lwx_swx_instr.ex_reservation_reg\ : STD_LOGIC;
  signal \^of_piperun_carry_10\ : STD_LOGIC;
  signal of_pipe_ctrl : STD_LOGIC_VECTOR ( 1 to 1 );
begin
  \Using_LWX_SWX_instr.ex_reservation_reg\ <= \^using_lwx_swx_instr.ex_reservation_reg\;
  \^of_piperun_carry_10\ <= lopt;
  lopt_1 <= \<const0>\;
  lopt_2 <= of_pipe_ctrl(1);
  of_PipeRun_carry_10 <= \^of_piperun_carry_10\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\Using_FPGA.Native_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => icache_idle,
      I1 => ex_write_icache_done_i,
      I2 => ex_Write_ICache_i,
      I3 => \^using_lwx_swx_instr.ex_reservation_reg\,
      O => of_pipe_ctrl(1)
    );
Write_Strobe_INST_0_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFDDFD"
    )
        port map (
      I0 => ex_valid_reg,
      I1 => ex_Take_Intr_or_Exc_reg,
      I2 => \Performance_Debug_Control.ex_dbg_pc_hit_i_reg\,
      I3 => \Performance_Debug_Control.dbg_stop_if_delay_i_reg\(0),
      I4 => ex_Interrupt_Brk_combo_reg,
      O => \^using_lwx_swx_instr.ex_reservation_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_306 is
  port (
    use_Reg_Neg_S_reg : out STD_LOGIC;
    ex_write_icache_done_i_reg : out STD_LOGIC;
    ex_jump_nodelay_reg : out STD_LOGIC;
    of_read_imm_reg_ii_reg : out STD_LOGIC;
    of_Take_Interrupt_hold_reg : out STD_LOGIC;
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    of_PipeRun_carry_1 : in STD_LOGIC;
    ex_write_icache_done_i : in STD_LOGIC;
    icache_idle : in STD_LOGIC;
    ex_valid_reg : in STD_LOGIC;
    ex_Write_ICache_i : in STD_LOGIC;
    ex_jump_nodelay_reg_0 : in STD_LOGIC;
    of_Take_Interrupt : in STD_LOGIC;
    ex_jump : in STD_LOGIC;
    of_branch_with_delayslot118_out : in STD_LOGIC;
    if_missed_fetch_reg : in STD_LOGIC;
    sync_reset : in STD_LOGIC;
    wb_exception_i_reg : in STD_LOGIC;
    mem_exception_from_ex : in STD_LOGIC;
    mem_valid_reg : in STD_LOGIC;
    ex_valid_reg_0 : in STD_LOGIC;
    LOCKSTEP_Master_Out : in STD_LOGIC_VECTOR ( 0 to 0 );
    of_read_imm_reg_ii : in STD_LOGIC;
    ex_jump_nodelay_reg_1 : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    of_Take_Interrupt_hold : in STD_LOGIC;
    of_pause : in STD_LOGIC;
    \wb_exception_kind_i_reg[28]\ : in STD_LOGIC;
    ex_MSR_cmb2_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    of_MSR : in STD_LOGIC_VECTOR ( 0 to 0 );
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_306 : entity is "MB_MUXCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_306;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_306 is
  signal \<const0>\ : STD_LOGIC;
  signal \Using_FPGA.Native_i_1__22_n_0\ : STD_LOGIC;
  signal of_read_imm_reg_ii_i_2_n_0 : STD_LOGIC;
  signal \^use_reg_neg_s_reg\ : STD_LOGIC;
begin
  \^use_reg_neg_s_reg\ <= lopt;
  lopt_1 <= \<const0>\;
  lopt_2 <= \Using_FPGA.Native_i_1__22_n_0\;
  use_Reg_Neg_S_reg <= \^use_reg_neg_s_reg\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\Using_FPGA.Native_i_1__182\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \wb_exception_kind_i_reg[28]\,
      I1 => ex_MSR_cmb2_out(0),
      I2 => \^use_reg_neg_s_reg\,
      I3 => of_MSR(0),
      O => \Using_FPGA.Native_0\
    );
\Using_FPGA.Native_i_1__22\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => of_pause,
      O => \Using_FPGA.Native_i_1__22_n_0\
    );
ex_jump_nodelay_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CACADAFA"
    )
        port map (
      I0 => ex_jump_nodelay_reg_0,
      I1 => of_Take_Interrupt,
      I2 => \^use_reg_neg_s_reg\,
      I3 => ex_jump,
      I4 => of_branch_with_delayslot118_out,
      I5 => if_missed_fetch_reg,
      O => ex_jump_nodelay_reg
    );
ex_write_icache_done_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44544444"
    )
        port map (
      I0 => \^use_reg_neg_s_reg\,
      I1 => ex_write_icache_done_i,
      I2 => icache_idle,
      I3 => ex_valid_reg,
      I4 => ex_Write_ICache_i,
      O => ex_write_icache_done_i_reg
    );
of_Take_Interrupt_hold_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"000E"
    )
        port map (
      I0 => of_Take_Interrupt_hold,
      I1 => of_Take_Interrupt,
      I2 => \^use_reg_neg_s_reg\,
      I3 => sync_reset,
      O => of_Take_Interrupt_hold_reg
    );
of_read_imm_reg_ii_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010101"
    )
        port map (
      I0 => sync_reset,
      I1 => of_read_imm_reg_ii_i_2_n_0,
      I2 => wb_exception_i_reg,
      I3 => mem_exception_from_ex,
      I4 => mem_valid_reg,
      I5 => ex_valid_reg_0,
      O => of_read_imm_reg_ii_reg
    );
of_read_imm_reg_ii_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFBABFBFBFBFB"
    )
        port map (
      I0 => LOCKSTEP_Master_Out(0),
      I1 => of_read_imm_reg_ii,
      I2 => \^use_reg_neg_s_reg\,
      I3 => of_Take_Interrupt,
      I4 => ex_jump_nodelay_reg_1,
      I5 => \Using_FPGA.Native_1\,
      O => of_read_imm_reg_ii_i_2_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_307 is
  port (
    of_PipeRun_carry_1 : out STD_LOGIC;
    mem_is_multi_or_load_instr_reg : in STD_LOGIC;
    of_PipeRun_carry_2 : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_307 : entity is "MB_MUXCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_307;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_307 is
  signal \^lopt_1\ : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal lopt_3 : STD_LOGIC;
  signal \NLW_Using_FPGA.Native_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_Using_FPGA.Native_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_Using_FPGA.Native_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Using_FPGA.Native_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.Native_CARRY4\ : label is "LO:O";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native_CARRY4\ : label is "PRIMITIVE";
begin
  \^lopt_2\ <= lopt_1;
  lopt <= \^lopt_1\;
  lopt_3 <= lopt_2;
\Using_FPGA.Native_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => of_PipeRun_carry_2,
      CO(3 downto 2) => \NLW_Using_FPGA.Native_CARRY4_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \^lopt_1\,
      CO(0) => of_PipeRun_carry_1,
      CYINIT => '0',
      DI(3 downto 2) => \NLW_Using_FPGA.Native_CARRY4_DI_UNCONNECTED\(3 downto 2),
      DI(1) => \^lopt_2\,
      DI(0) => '0',
      O(3 downto 0) => \NLW_Using_FPGA.Native_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => \NLW_Using_FPGA.Native_CARRY4_S_UNCONNECTED\(3 downto 2),
      S(1) => lopt_3,
      S(0) => mem_is_multi_or_load_instr_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_495 is
  port (
    ex_pre_alu_carry : out STD_LOGIC;
    muxcy_sel : in STD_LOGIC;
    muxcy_di : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : in STD_LOGIC;
    lopt_8 : in STD_LOGIC;
    lopt_9 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_495 : entity is "MB_MUXCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_495;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_495 is
  signal \^lopt_1\ : STD_LOGIC;
  signal lopt_10 : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal \^lopt_3\ : STD_LOGIC;
  signal \^lopt_4\ : STD_LOGIC;
  signal \^lopt_5\ : STD_LOGIC;
  signal \^lopt_6\ : STD_LOGIC;
  signal \^lopt_7\ : STD_LOGIC;
  signal \^lopt_8\ : STD_LOGIC;
  signal \^lopt_9\ : STD_LOGIC;
  signal \NLW_Using_FPGA.Native_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.Native_CARRY4\ : label is "LO:O";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native_CARRY4\ : label is "PRIMITIVE";
begin
  \^lopt_2\ <= lopt_1;
  \^lopt_3\ <= lopt_2;
  \^lopt_5\ <= lopt_4;
  \^lopt_6\ <= lopt_5;
  \^lopt_8\ <= lopt_7;
  \^lopt_9\ <= lopt_8;
  lopt <= \^lopt_1\;
  lopt_3 <= \^lopt_4\;
  lopt_6 <= \^lopt_7\;
  lopt_9 <= lopt_10;
\Using_FPGA.Native_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \^lopt_7\,
      CO(2) => \^lopt_4\,
      CO(1) => \^lopt_1\,
      CO(0) => ex_pre_alu_carry,
      CYINIT => \Using_FPGA.Native_0\,
      DI(3) => \^lopt_8\,
      DI(2) => \^lopt_5\,
      DI(1) => \^lopt_2\,
      DI(0) => muxcy_di,
      O(3) => lopt_10,
      O(2 downto 0) => \NLW_Using_FPGA.Native_CARRY4_O_UNCONNECTED\(2 downto 0),
      S(3) => \^lopt_9\,
      S(2) => \^lopt_6\,
      S(1) => \^lopt_3\,
      S(0) => muxcy_sel
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_496 is
  port (
    ex_alu_carryin : out STD_LOGIC;
    ex_pre_alu_carry : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_496 : entity is "MB_MUXCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_496;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_496 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^ex_alu_carryin\ : STD_LOGIC;
begin
  \^ex_alu_carryin\ <= lopt;
  ex_alu_carryin <= \^ex_alu_carryin\;
  lopt_1 <= \<const0>\;
  lopt_2 <= \<const1>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_509 is
  port (
    CI : out STD_LOGIC;
    \wb_exception_kind_i_reg[28]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : in STD_LOGIC;
    lopt_8 : in STD_LOGIC;
    lopt_9 : out STD_LOGIC;
    lopt_10 : out STD_LOGIC;
    lopt_11 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_509 : entity is "MB_MUXCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_509;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_509 is
  signal \^lopt_1\ : STD_LOGIC;
  signal \^lopt_10\ : STD_LOGIC;
  signal \^lopt_11\ : STD_LOGIC;
  signal lopt_12 : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal \^lopt_3\ : STD_LOGIC;
  signal \^lopt_4\ : STD_LOGIC;
  signal \^lopt_5\ : STD_LOGIC;
  signal \^lopt_6\ : STD_LOGIC;
  signal \^lopt_7\ : STD_LOGIC;
  signal \^lopt_8\ : STD_LOGIC;
  signal \^lopt_9\ : STD_LOGIC;
  signal \NLW_Using_FPGA.Native_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.Native_CARRY4\ : label is "LO:O";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native_CARRY4\ : label is "PRIMITIVE";
begin
  \^lopt_2\ <= lopt_1;
  \^lopt_3\ <= lopt_2;
  \^lopt_5\ <= lopt_4;
  \^lopt_6\ <= lopt_5;
  \^lopt_8\ <= lopt_7;
  \^lopt_9\ <= lopt_8;
  lopt <= \^lopt_1\;
  lopt_10 <= \^lopt_11\;
  lopt_11 <= lopt_12;
  lopt_3 <= \^lopt_4\;
  lopt_6 <= \^lopt_7\;
  lopt_9 <= \^lopt_10\;
\Using_FPGA.Native_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \^lopt_7\,
      CO(2) => \^lopt_4\,
      CO(1) => \^lopt_1\,
      CO(0) => CI,
      CYINIT => '1',
      DI(3) => \^lopt_8\,
      DI(2) => \^lopt_5\,
      DI(1) => \^lopt_2\,
      DI(0) => '0',
      O(3) => lopt_12,
      O(2) => \^lopt_11\,
      O(1) => \^lopt_10\,
      O(0) => \NLW_Using_FPGA.Native_CARRY4_O_UNCONNECTED\(0),
      S(3) => \^lopt_9\,
      S(2) => \^lopt_6\,
      S(1) => \^lopt_3\,
      S(0) => \wb_exception_kind_i_reg[28]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_6 is
  port (
    word_is_valid : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    Carry_OUT : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_6 : entity is "MB_MUXCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_6;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_6 is
  signal \<const0>\ : STD_LOGIC;
  signal \^word_is_valid\ : STD_LOGIC;
begin
  \^word_is_valid\ <= lopt;
  lopt_1 <= \<const0>\;
  word_is_valid <= \^word_is_valid\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_604 is
  port (
    zero_CI_0 : out STD_LOGIC;
    EX_Op1_CMP_Equal : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : out STD_LOGIC;
    lopt_6 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_604 : entity is "MB_MUXCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_604;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_604 is
  signal \^lopt_1\ : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal \^lopt_3\ : STD_LOGIC;
  signal \^lopt_4\ : STD_LOGIC;
  signal \^lopt_5\ : STD_LOGIC;
  signal \^lopt_6\ : STD_LOGIC;
  signal lopt_7 : STD_LOGIC;
  signal \NLW_Using_FPGA.Native_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.Native_CARRY4\ : label is "LO:O";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native_CARRY4\ : label is "PRIMITIVE";
begin
  \^lopt_2\ <= lopt_1;
  \^lopt_3\ <= lopt_2;
  \^lopt_5\ <= lopt_4;
  lopt <= \^lopt_1\;
  lopt_3 <= \^lopt_4\;
  lopt_5 <= \^lopt_6\;
  lopt_7 <= lopt_6;
\Using_FPGA.Native_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \^lopt_6\,
      CO(2) => \^lopt_4\,
      CO(1) => \^lopt_1\,
      CO(0) => zero_CI_0,
      CYINIT => '1',
      DI(3) => \^lopt_2\,
      DI(2) => \^lopt_2\,
      DI(1) => \^lopt_2\,
      DI(0) => '0',
      O(3 downto 0) => \NLW_Using_FPGA.Native_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3) => lopt_7,
      S(2) => \^lopt_5\,
      S(1) => \^lopt_3\,
      S(0) => EX_Op1_CMP_Equal
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_605 is
  port (
    zero_CI_1 : out STD_LOGIC;
    \Zero_Detecting[0].nibble_Zero_reg\ : in STD_LOGIC;
    EX_Op1_CMP_Equal_n : in STD_LOGIC;
    zero_CI_0 : in STD_LOGIC;
    lopt : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_605 : entity is "MB_MUXCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_605;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_605 is
  signal \^zero_ci_1\ : STD_LOGIC;
begin
  \^zero_ci_1\ <= lopt;
  zero_CI_1 <= \^zero_ci_1\;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_606 is
  port (
    zero_CI_2 : out STD_LOGIC;
    S : in STD_LOGIC;
    EX_Op1_CMP_Equal_n : in STD_LOGIC;
    zero_CI_1 : in STD_LOGIC;
    lopt : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_606 : entity is "MB_MUXCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_606;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_606 is
  signal \^zero_ci_2\ : STD_LOGIC;
begin
  \^zero_ci_2\ <= lopt;
  zero_CI_2 <= \^zero_ci_2\;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_607 is
  port (
    zero_CI_3 : out STD_LOGIC;
    \Zero_Detecting[2].nibble_Zero_reg\ : in STD_LOGIC;
    EX_Op1_CMP_Equal_n : in STD_LOGIC;
    zero_CI_2 : in STD_LOGIC;
    lopt : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_607 : entity is "MB_MUXCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_607;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_607 is
  signal \^zero_ci_3\ : STD_LOGIC;
begin
  \^zero_ci_3\ <= lopt;
  zero_CI_3 <= \^zero_ci_3\;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_608 is
  port (
    zero_CI_4 : out STD_LOGIC;
    \Zero_Detecting[3].nibble_Zero_reg\ : in STD_LOGIC;
    EX_Op1_CMP_Equal_n : in STD_LOGIC;
    zero_CI_3 : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC;
    lopt_4 : out STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_608 : entity is "MB_MUXCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_608;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_608 is
  signal \^lopt_1\ : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal \^lopt_3\ : STD_LOGIC;
  signal \^lopt_4\ : STD_LOGIC;
  signal \^lopt_5\ : STD_LOGIC;
  signal \^lopt_6\ : STD_LOGIC;
  signal lopt_7 : STD_LOGIC;
  signal \NLW_Using_FPGA.Native_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.Native_CARRY4\ : label is "LO:O";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native_CARRY4\ : label is "PRIMITIVE";
begin
  \^lopt_2\ <= lopt_1;
  \^lopt_4\ <= lopt_3;
  \^lopt_6\ <= lopt_5;
  lopt <= \^lopt_1\;
  lopt_2 <= \^lopt_3\;
  lopt_4 <= \^lopt_5\;
  lopt_7 <= lopt_6;
\Using_FPGA.Native_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => zero_CI_3,
      CO(3) => \^lopt_5\,
      CO(2) => \^lopt_3\,
      CO(1) => \^lopt_1\,
      CO(0) => zero_CI_4,
      CYINIT => '0',
      DI(3) => \^lopt_6\,
      DI(2) => EX_Op1_CMP_Equal_n,
      DI(1) => EX_Op1_CMP_Equal_n,
      DI(0) => EX_Op1_CMP_Equal_n,
      O(3 downto 0) => \NLW_Using_FPGA.Native_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3) => lopt_7,
      S(2) => \^lopt_4\,
      S(1) => \^lopt_2\,
      S(0) => \Zero_Detecting[3].nibble_Zero_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_609 is
  port (
    zero_CI_5 : out STD_LOGIC;
    \Zero_Detecting[4].nibble_Zero_reg\ : in STD_LOGIC;
    EX_Op1_CMP_Equal_n : in STD_LOGIC;
    zero_CI_4 : in STD_LOGIC;
    lopt : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_609 : entity is "MB_MUXCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_609;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_609 is
  signal \^zero_ci_5\ : STD_LOGIC;
begin
  \^zero_ci_5\ <= lopt;
  zero_CI_5 <= \^zero_ci_5\;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_610 is
  port (
    EX_Op1_Zero : out STD_LOGIC;
    \Zero_Detecting[5].nibble_Zero_reg\ : in STD_LOGIC;
    EX_Op1_CMP_Equal_n : in STD_LOGIC;
    zero_CI_5 : in STD_LOGIC;
    lopt : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_610 : entity is "MB_MUXCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_610;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_610 is
  signal \^ex_op1_zero\ : STD_LOGIC;
begin
  EX_Op1_Zero <= \^ex_op1_zero\;
  \^ex_op1_zero\ <= lopt;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_690 is
  port (
    CI : out STD_LOGIC;
    EX_Use_Carry : in STD_LOGIC;
    DI : in STD_LOGIC;
    ex_alu_carryin : in STD_LOGIC;
    lopt : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_690 : entity is "MB_MUXCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_690;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_690 is
  signal \^ci\ : STD_LOGIC;
begin
  CI <= \^ci\;
  \^ci\ <= lopt;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_7 is
  port (
    icache_data_strobe : out STD_LOGIC;
    word_is_valid : in STD_LOGIC;
    \A__0\ : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_7 : entity is "MB_MUXCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_7;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_7 is
  signal \<const1>\ : STD_LOGIC;
  signal S : STD_LOGIC;
  signal \^icache_data_strobe\ : STD_LOGIC;
begin
  \^icache_data_strobe\ <= lopt;
  icache_data_strobe <= \^icache_data_strobe\;
  lopt_1 <= \<const1>\;
  lopt_2 <= S;
\Using_FPGA.Native_i_1__197\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \A__0\,
      O => S
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_783 is
  port (
    CI : out STD_LOGIC;
    EX_CMP_Op_reg : in STD_LOGIC;
    EX_Unsigned_Op : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_783 : entity is "MB_MUXCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_783;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_783 is
  signal \^ci\ : STD_LOGIC;
begin
  CI <= \^ci\;
  \^ci\ <= lopt;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_8 is
  port (
    carry_chain_4 : out STD_LOGIC;
    S : in STD_LOGIC;
    carry_chain_5 : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_8 : entity is "MB_MUXCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_8;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_8 is
  signal \<const0>\ : STD_LOGIC;
  signal \^carry_chain_4\ : STD_LOGIC;
begin
  \^carry_chain_4\ <= lopt;
  carry_chain_4 <= \^carry_chain_4\;
  lopt_1 <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_9 is
  port (
    carry_chain_3 : out STD_LOGIC;
    \Comp_Carry_Chain[1].carry_sel_reg\ : in STD_LOGIC;
    carry_chain_4 : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_9 : entity is "MB_MUXCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_9;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_9 is
  signal \<const0>\ : STD_LOGIC;
  signal \^carry_chain_3\ : STD_LOGIC;
begin
  \^carry_chain_3\ <= lopt;
  carry_chain_3 <= \^carry_chain_3\;
  lopt_1 <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY is
  port (
    O56_out : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    LO : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY is
  signal \NLW_Using_FPGA.Native_I2_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Using_FPGA.Native_I2_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Using_FPGA.Native_I2_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_Using_FPGA.Native_I2_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native_I2_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native_I2_CARRY4\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native_I2_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => LO,
      CO(3 downto 0) => \NLW_Using_FPGA.Native_I2_CARRY4_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => \NLW_Using_FPGA.Native_I2_CARRY4_DI_UNCONNECTED\(3 downto 0),
      O(3 downto 1) => \NLW_Using_FPGA.Native_I2_CARRY4_O_UNCONNECTED\(3 downto 1),
      O(0) => O56_out,
      S(3 downto 1) => \NLW_Using_FPGA.Native_I2_CARRY4_S_UNCONNECTED\(3 downto 1),
      S(0) => Q(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_466 is
  port (
    LO : out STD_LOGIC;
    \if_pc_reg[10]\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \if_pc_reg[11]\ : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_466 : entity is "MB_MUXCY_XORCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_466;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_466 is
  signal \<const0>\ : STD_LOGIC;
  signal \^lo\ : STD_LOGIC;
  signal \^if_pc_reg[10]\ : STD_LOGIC;
begin
  LO <= \^lo\;
  \^if_pc_reg[10]\ <= lopt_2;
  \^lo\ <= lopt;
  \if_pc_reg[10]\ <= \^if_pc_reg[10]\;
  lopt_1 <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_467 is
  port (
    LO : out STD_LOGIC;
    \if_pc_reg[11]\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \if_pc_reg[12]\ : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_467 : entity is "MB_MUXCY_XORCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_467;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_467 is
  signal \<const0>\ : STD_LOGIC;
  signal \^lo\ : STD_LOGIC;
  signal \^if_pc_reg[11]\ : STD_LOGIC;
begin
  LO <= \^lo\;
  \^if_pc_reg[11]\ <= lopt_2;
  \^lo\ <= lopt;
  \if_pc_reg[11]\ <= \^if_pc_reg[11]\;
  lopt_1 <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_468 is
  port (
    LO : out STD_LOGIC;
    \if_pc_reg[12]\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \if_pc_reg[13]\ : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : in STD_LOGIC;
    lopt_8 : in STD_LOGIC;
    lopt_9 : out STD_LOGIC;
    lopt_10 : out STD_LOGIC;
    lopt_11 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_468 : entity is "MB_MUXCY_XORCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_468;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_468 is
  signal \^lopt_1\ : STD_LOGIC;
  signal \^lopt_10\ : STD_LOGIC;
  signal \^lopt_11\ : STD_LOGIC;
  signal lopt_12 : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal \^lopt_3\ : STD_LOGIC;
  signal \^lopt_4\ : STD_LOGIC;
  signal \^lopt_5\ : STD_LOGIC;
  signal \^lopt_6\ : STD_LOGIC;
  signal \^lopt_7\ : STD_LOGIC;
  signal \^lopt_8\ : STD_LOGIC;
  signal \^lopt_9\ : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native_I1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.Native_I1_CARRY4\ : label is "LO:O";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native_I1_CARRY4\ : label is "PRIMITIVE";
begin
  \^lopt_2\ <= lopt_1;
  \^lopt_3\ <= lopt_2;
  \^lopt_5\ <= lopt_4;
  \^lopt_6\ <= lopt_5;
  \^lopt_8\ <= lopt_7;
  \^lopt_9\ <= lopt_8;
  lopt <= \^lopt_1\;
  lopt_10 <= \^lopt_11\;
  lopt_11 <= lopt_12;
  lopt_3 <= \^lopt_4\;
  lopt_6 <= \^lopt_7\;
  lopt_9 <= \^lopt_10\;
\Using_FPGA.Native_I1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => \if_pc_reg[13]\,
      CO(3) => \^lopt_7\,
      CO(2) => \^lopt_4\,
      CO(1) => \^lopt_1\,
      CO(0) => LO,
      CYINIT => '0',
      DI(3) => \^lopt_8\,
      DI(2) => \^lopt_5\,
      DI(1) => \^lopt_2\,
      DI(0) => '0',
      O(3) => lopt_12,
      O(2) => \^lopt_11\,
      O(1) => \^lopt_10\,
      O(0) => \if_pc_reg[12]\,
      S(3) => \^lopt_9\,
      S(2) => \^lopt_6\,
      S(1) => \^lopt_3\,
      S(0) => Q(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_469 is
  port (
    LO : out STD_LOGIC;
    \if_pc_reg[13]\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \if_pc_reg[14]\ : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_469 : entity is "MB_MUXCY_XORCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_469;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_469 is
  signal \<const0>\ : STD_LOGIC;
  signal \^lo\ : STD_LOGIC;
  signal \^if_pc_reg[13]\ : STD_LOGIC;
begin
  LO <= \^lo\;
  \^if_pc_reg[13]\ <= lopt_2;
  \^lo\ <= lopt;
  \if_pc_reg[13]\ <= \^if_pc_reg[13]\;
  lopt_1 <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_470 is
  port (
    LO : out STD_LOGIC;
    \if_pc_reg[14]\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \if_pc_reg[15]\ : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_470 : entity is "MB_MUXCY_XORCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_470;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_470 is
  signal \<const0>\ : STD_LOGIC;
  signal \^lo\ : STD_LOGIC;
  signal \^if_pc_reg[14]\ : STD_LOGIC;
begin
  LO <= \^lo\;
  \^if_pc_reg[14]\ <= lopt_2;
  \^lo\ <= lopt;
  \if_pc_reg[14]\ <= \^if_pc_reg[14]\;
  lopt_1 <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_471 is
  port (
    LO : out STD_LOGIC;
    \if_pc_reg[15]\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \if_pc_reg[16]\ : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_471 : entity is "MB_MUXCY_XORCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_471;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_471 is
  signal \<const0>\ : STD_LOGIC;
  signal \^lo\ : STD_LOGIC;
  signal \^if_pc_reg[15]\ : STD_LOGIC;
begin
  LO <= \^lo\;
  \^if_pc_reg[15]\ <= lopt_2;
  \^lo\ <= lopt;
  \if_pc_reg[15]\ <= \^if_pc_reg[15]\;
  lopt_1 <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_472 is
  port (
    LO : out STD_LOGIC;
    \if_pc_reg[16]\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \if_pc_reg[17]\ : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : in STD_LOGIC;
    lopt_8 : in STD_LOGIC;
    lopt_9 : out STD_LOGIC;
    lopt_10 : out STD_LOGIC;
    lopt_11 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_472 : entity is "MB_MUXCY_XORCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_472;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_472 is
  signal \^lopt_1\ : STD_LOGIC;
  signal \^lopt_10\ : STD_LOGIC;
  signal \^lopt_11\ : STD_LOGIC;
  signal lopt_12 : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal \^lopt_3\ : STD_LOGIC;
  signal \^lopt_4\ : STD_LOGIC;
  signal \^lopt_5\ : STD_LOGIC;
  signal \^lopt_6\ : STD_LOGIC;
  signal \^lopt_7\ : STD_LOGIC;
  signal \^lopt_8\ : STD_LOGIC;
  signal \^lopt_9\ : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native_I1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.Native_I1_CARRY4\ : label is "LO:O";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native_I1_CARRY4\ : label is "PRIMITIVE";
begin
  \^lopt_2\ <= lopt_1;
  \^lopt_3\ <= lopt_2;
  \^lopt_5\ <= lopt_4;
  \^lopt_6\ <= lopt_5;
  \^lopt_8\ <= lopt_7;
  \^lopt_9\ <= lopt_8;
  lopt <= \^lopt_1\;
  lopt_10 <= \^lopt_11\;
  lopt_11 <= lopt_12;
  lopt_3 <= \^lopt_4\;
  lopt_6 <= \^lopt_7\;
  lopt_9 <= \^lopt_10\;
\Using_FPGA.Native_I1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => \if_pc_reg[17]\,
      CO(3) => \^lopt_7\,
      CO(2) => \^lopt_4\,
      CO(1) => \^lopt_1\,
      CO(0) => LO,
      CYINIT => '0',
      DI(3) => \^lopt_8\,
      DI(2) => \^lopt_5\,
      DI(1) => \^lopt_2\,
      DI(0) => '0',
      O(3) => lopt_12,
      O(2) => \^lopt_11\,
      O(1) => \^lopt_10\,
      O(0) => \if_pc_reg[16]\,
      S(3) => \^lopt_9\,
      S(2) => \^lopt_6\,
      S(1) => \^lopt_3\,
      S(0) => Q(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_473 is
  port (
    LO : out STD_LOGIC;
    \if_pc_reg[17]\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \if_pc_reg[18]\ : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_473 : entity is "MB_MUXCY_XORCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_473;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_473 is
  signal \<const0>\ : STD_LOGIC;
  signal \^lo\ : STD_LOGIC;
  signal \^if_pc_reg[17]\ : STD_LOGIC;
begin
  LO <= \^lo\;
  \^if_pc_reg[17]\ <= lopt_2;
  \^lo\ <= lopt;
  \if_pc_reg[17]\ <= \^if_pc_reg[17]\;
  lopt_1 <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_474 is
  port (
    LO : out STD_LOGIC;
    \if_pc_reg[18]\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \if_pc_reg[19]\ : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_474 : entity is "MB_MUXCY_XORCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_474;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_474 is
  signal \<const0>\ : STD_LOGIC;
  signal \^lo\ : STD_LOGIC;
  signal \^if_pc_reg[18]\ : STD_LOGIC;
begin
  LO <= \^lo\;
  \^if_pc_reg[18]\ <= lopt_2;
  \^lo\ <= lopt;
  \if_pc_reg[18]\ <= \^if_pc_reg[18]\;
  lopt_1 <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_475 is
  port (
    LO : out STD_LOGIC;
    \if_pc_reg[19]\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \if_pc_reg[20]\ : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_475 : entity is "MB_MUXCY_XORCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_475;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_475 is
  signal \<const0>\ : STD_LOGIC;
  signal \^lo\ : STD_LOGIC;
  signal \^if_pc_reg[19]\ : STD_LOGIC;
begin
  LO <= \^lo\;
  \^if_pc_reg[19]\ <= lopt_2;
  \^lo\ <= lopt;
  \if_pc_reg[19]\ <= \^if_pc_reg[19]\;
  lopt_1 <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_476 is
  port (
    LO : out STD_LOGIC;
    \if_pc_reg[1]\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \if_pc_reg[2]\ : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_476 : entity is "MB_MUXCY_XORCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_476;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_476 is
  signal \<const0>\ : STD_LOGIC;
  signal \^lo\ : STD_LOGIC;
  signal \^if_pc_reg[1]\ : STD_LOGIC;
begin
  LO <= \^lo\;
  \^if_pc_reg[1]\ <= lopt_2;
  \^lo\ <= lopt;
  \if_pc_reg[1]\ <= \^if_pc_reg[1]\;
  lopt_1 <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_477 is
  port (
    LO : out STD_LOGIC;
    \if_pc_reg[20]\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \if_pc_reg[21]\ : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : in STD_LOGIC;
    lopt_8 : in STD_LOGIC;
    lopt_9 : out STD_LOGIC;
    lopt_10 : out STD_LOGIC;
    lopt_11 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_477 : entity is "MB_MUXCY_XORCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_477;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_477 is
  signal \^lopt_1\ : STD_LOGIC;
  signal \^lopt_10\ : STD_LOGIC;
  signal \^lopt_11\ : STD_LOGIC;
  signal lopt_12 : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal \^lopt_3\ : STD_LOGIC;
  signal \^lopt_4\ : STD_LOGIC;
  signal \^lopt_5\ : STD_LOGIC;
  signal \^lopt_6\ : STD_LOGIC;
  signal \^lopt_7\ : STD_LOGIC;
  signal \^lopt_8\ : STD_LOGIC;
  signal \^lopt_9\ : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native_I1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.Native_I1_CARRY4\ : label is "LO:O";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native_I1_CARRY4\ : label is "PRIMITIVE";
begin
  \^lopt_2\ <= lopt_1;
  \^lopt_3\ <= lopt_2;
  \^lopt_5\ <= lopt_4;
  \^lopt_6\ <= lopt_5;
  \^lopt_8\ <= lopt_7;
  \^lopt_9\ <= lopt_8;
  lopt <= \^lopt_1\;
  lopt_10 <= \^lopt_11\;
  lopt_11 <= lopt_12;
  lopt_3 <= \^lopt_4\;
  lopt_6 <= \^lopt_7\;
  lopt_9 <= \^lopt_10\;
\Using_FPGA.Native_I1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => \if_pc_reg[21]\,
      CO(3) => \^lopt_7\,
      CO(2) => \^lopt_4\,
      CO(1) => \^lopt_1\,
      CO(0) => LO,
      CYINIT => '0',
      DI(3) => \^lopt_8\,
      DI(2) => \^lopt_5\,
      DI(1) => \^lopt_2\,
      DI(0) => '0',
      O(3) => lopt_12,
      O(2) => \^lopt_11\,
      O(1) => \^lopt_10\,
      O(0) => \if_pc_reg[20]\,
      S(3) => \^lopt_9\,
      S(2) => \^lopt_6\,
      S(1) => \^lopt_3\,
      S(0) => Q(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_478 is
  port (
    LO : out STD_LOGIC;
    \if_pc_reg[21]\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \if_pc_reg[22]\ : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_478 : entity is "MB_MUXCY_XORCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_478;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_478 is
  signal \<const0>\ : STD_LOGIC;
  signal \^lo\ : STD_LOGIC;
  signal \^if_pc_reg[21]\ : STD_LOGIC;
begin
  LO <= \^lo\;
  \^if_pc_reg[21]\ <= lopt_2;
  \^lo\ <= lopt;
  \if_pc_reg[21]\ <= \^if_pc_reg[21]\;
  lopt_1 <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_479 is
  port (
    LO : out STD_LOGIC;
    \if_pc_reg[22]\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \if_pc_reg[23]\ : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_479 : entity is "MB_MUXCY_XORCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_479;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_479 is
  signal \<const0>\ : STD_LOGIC;
  signal \^lo\ : STD_LOGIC;
  signal \^if_pc_reg[22]\ : STD_LOGIC;
begin
  LO <= \^lo\;
  \^if_pc_reg[22]\ <= lopt_2;
  \^lo\ <= lopt;
  \if_pc_reg[22]\ <= \^if_pc_reg[22]\;
  lopt_1 <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_480 is
  port (
    LO : out STD_LOGIC;
    \if_pc_reg[23]\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \if_pc_reg[24]\ : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_480 : entity is "MB_MUXCY_XORCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_480;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_480 is
  signal \<const0>\ : STD_LOGIC;
  signal \^lo\ : STD_LOGIC;
  signal \^if_pc_reg[23]\ : STD_LOGIC;
begin
  LO <= \^lo\;
  \^if_pc_reg[23]\ <= lopt_2;
  \^lo\ <= lopt;
  \if_pc_reg[23]\ <= \^if_pc_reg[23]\;
  lopt_1 <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_481 is
  port (
    LO : out STD_LOGIC;
    \if_pc_reg[24]\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \if_pc_reg[25]\ : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : in STD_LOGIC;
    lopt_8 : in STD_LOGIC;
    lopt_9 : out STD_LOGIC;
    lopt_10 : out STD_LOGIC;
    lopt_11 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_481 : entity is "MB_MUXCY_XORCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_481;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_481 is
  signal \^lopt_1\ : STD_LOGIC;
  signal \^lopt_10\ : STD_LOGIC;
  signal \^lopt_11\ : STD_LOGIC;
  signal lopt_12 : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal \^lopt_3\ : STD_LOGIC;
  signal \^lopt_4\ : STD_LOGIC;
  signal \^lopt_5\ : STD_LOGIC;
  signal \^lopt_6\ : STD_LOGIC;
  signal \^lopt_7\ : STD_LOGIC;
  signal \^lopt_8\ : STD_LOGIC;
  signal \^lopt_9\ : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native_I1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.Native_I1_CARRY4\ : label is "LO:O";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native_I1_CARRY4\ : label is "PRIMITIVE";
begin
  \^lopt_2\ <= lopt_1;
  \^lopt_3\ <= lopt_2;
  \^lopt_5\ <= lopt_4;
  \^lopt_6\ <= lopt_5;
  \^lopt_8\ <= lopt_7;
  \^lopt_9\ <= lopt_8;
  lopt <= \^lopt_1\;
  lopt_10 <= \^lopt_11\;
  lopt_11 <= lopt_12;
  lopt_3 <= \^lopt_4\;
  lopt_6 <= \^lopt_7\;
  lopt_9 <= \^lopt_10\;
\Using_FPGA.Native_I1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => \if_pc_reg[25]\,
      CO(3) => \^lopt_7\,
      CO(2) => \^lopt_4\,
      CO(1) => \^lopt_1\,
      CO(0) => LO,
      CYINIT => '0',
      DI(3) => \^lopt_8\,
      DI(2) => \^lopt_5\,
      DI(1) => \^lopt_2\,
      DI(0) => '0',
      O(3) => lopt_12,
      O(2) => \^lopt_11\,
      O(1) => \^lopt_10\,
      O(0) => \if_pc_reg[24]\,
      S(3) => \^lopt_9\,
      S(2) => \^lopt_6\,
      S(1) => \^lopt_3\,
      S(0) => Q(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_482 is
  port (
    LO : out STD_LOGIC;
    \if_pc_reg[25]\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \if_pc_reg[26]\ : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_482 : entity is "MB_MUXCY_XORCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_482;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_482 is
  signal \<const0>\ : STD_LOGIC;
  signal \^lo\ : STD_LOGIC;
  signal \^if_pc_reg[25]\ : STD_LOGIC;
begin
  LO <= \^lo\;
  \^if_pc_reg[25]\ <= lopt_2;
  \^lo\ <= lopt;
  \if_pc_reg[25]\ <= \^if_pc_reg[25]\;
  lopt_1 <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_483 is
  port (
    LO : out STD_LOGIC;
    \if_pc_reg[26]\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \if_pc_reg[27]\ : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_483 : entity is "MB_MUXCY_XORCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_483;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_483 is
  signal \<const0>\ : STD_LOGIC;
  signal \^lo\ : STD_LOGIC;
  signal \^if_pc_reg[26]\ : STD_LOGIC;
begin
  LO <= \^lo\;
  \^if_pc_reg[26]\ <= lopt_2;
  \^lo\ <= lopt;
  \if_pc_reg[26]\ <= \^if_pc_reg[26]\;
  lopt_1 <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_484 is
  port (
    LO : out STD_LOGIC;
    \if_pc_reg[27]\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \if_pc_reg[28]\ : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_484 : entity is "MB_MUXCY_XORCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_484;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_484 is
  signal \<const0>\ : STD_LOGIC;
  signal \^lo\ : STD_LOGIC;
  signal \^if_pc_reg[27]\ : STD_LOGIC;
begin
  LO <= \^lo\;
  \^if_pc_reg[27]\ <= lopt_2;
  \^lo\ <= lopt;
  \if_pc_reg[27]\ <= \^if_pc_reg[27]\;
  lopt_1 <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_485 is
  port (
    LO : out STD_LOGIC;
    \if_pc_reg[28]\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \if_pc_reg[29]\ : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : in STD_LOGIC;
    lopt_8 : in STD_LOGIC;
    lopt_9 : out STD_LOGIC;
    lopt_10 : out STD_LOGIC;
    lopt_11 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_485 : entity is "MB_MUXCY_XORCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_485;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_485 is
  signal \^lopt_1\ : STD_LOGIC;
  signal \^lopt_10\ : STD_LOGIC;
  signal \^lopt_11\ : STD_LOGIC;
  signal lopt_12 : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal \^lopt_3\ : STD_LOGIC;
  signal \^lopt_4\ : STD_LOGIC;
  signal \^lopt_5\ : STD_LOGIC;
  signal \^lopt_6\ : STD_LOGIC;
  signal \^lopt_7\ : STD_LOGIC;
  signal \^lopt_8\ : STD_LOGIC;
  signal \^lopt_9\ : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native_I1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.Native_I1_CARRY4\ : label is "LO:O";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native_I1_CARRY4\ : label is "PRIMITIVE";
begin
  \^lopt_2\ <= lopt_1;
  \^lopt_3\ <= lopt_2;
  \^lopt_5\ <= lopt_4;
  \^lopt_6\ <= lopt_5;
  \^lopt_8\ <= lopt_7;
  \^lopt_9\ <= lopt_8;
  lopt <= \^lopt_1\;
  lopt_10 <= \^lopt_11\;
  lopt_11 <= lopt_12;
  lopt_3 <= \^lopt_4\;
  lopt_6 <= \^lopt_7\;
  lopt_9 <= \^lopt_10\;
\Using_FPGA.Native_I1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => \if_pc_reg[29]\,
      CO(3) => \^lopt_7\,
      CO(2) => \^lopt_4\,
      CO(1) => \^lopt_1\,
      CO(0) => LO,
      CYINIT => '0',
      DI(3) => \^lopt_8\,
      DI(2) => \^lopt_5\,
      DI(1) => \^lopt_2\,
      DI(0) => '0',
      O(3) => lopt_12,
      O(2) => \^lopt_11\,
      O(1) => \^lopt_10\,
      O(0) => \if_pc_reg[28]\,
      S(3) => \^lopt_9\,
      S(2) => \^lopt_6\,
      S(1) => \^lopt_3\,
      S(0) => Q(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_486 is
  port (
    LO : out STD_LOGIC;
    O : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    CI : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_486 : entity is "MB_MUXCY_XORCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_486;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_486 is
  signal \<const0>\ : STD_LOGIC;
  signal \^lo\ : STD_LOGIC;
  signal \^o\ : STD_LOGIC;
begin
  LO <= \^lo\;
  O <= \^o\;
  \^lo\ <= lopt;
  \^o\ <= lopt_2;
  lopt_1 <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_487 is
  port (
    LO : out STD_LOGIC;
    \if_pc_reg[2]\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \if_pc_reg[3]\ : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_487 : entity is "MB_MUXCY_XORCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_487;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_487 is
  signal \<const0>\ : STD_LOGIC;
  signal \^lo\ : STD_LOGIC;
  signal \^if_pc_reg[2]\ : STD_LOGIC;
begin
  LO <= \^lo\;
  \^if_pc_reg[2]\ <= lopt_2;
  \^lo\ <= lopt;
  \if_pc_reg[2]\ <= \^if_pc_reg[2]\;
  lopt_1 <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_488 is
  port (
    LO : out STD_LOGIC;
    \if_pc_reg[3]\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \if_pc_reg[4]\ : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_488 : entity is "MB_MUXCY_XORCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_488;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_488 is
  signal \<const0>\ : STD_LOGIC;
  signal \^lo\ : STD_LOGIC;
  signal \^if_pc_reg[3]\ : STD_LOGIC;
begin
  LO <= \^lo\;
  \^if_pc_reg[3]\ <= lopt_2;
  \^lo\ <= lopt;
  \if_pc_reg[3]\ <= \^if_pc_reg[3]\;
  lopt_1 <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_489 is
  port (
    LO : out STD_LOGIC;
    \if_pc_reg[4]\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \if_pc_reg[5]\ : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : in STD_LOGIC;
    lopt_8 : in STD_LOGIC;
    lopt_9 : out STD_LOGIC;
    lopt_10 : out STD_LOGIC;
    lopt_11 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_489 : entity is "MB_MUXCY_XORCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_489;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_489 is
  signal \^lopt_1\ : STD_LOGIC;
  signal \^lopt_10\ : STD_LOGIC;
  signal \^lopt_11\ : STD_LOGIC;
  signal lopt_12 : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal \^lopt_3\ : STD_LOGIC;
  signal \^lopt_4\ : STD_LOGIC;
  signal \^lopt_5\ : STD_LOGIC;
  signal \^lopt_6\ : STD_LOGIC;
  signal \^lopt_7\ : STD_LOGIC;
  signal \^lopt_8\ : STD_LOGIC;
  signal \^lopt_9\ : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native_I1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.Native_I1_CARRY4\ : label is "LO:O";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native_I1_CARRY4\ : label is "PRIMITIVE";
begin
  \^lopt_2\ <= lopt_1;
  \^lopt_3\ <= lopt_2;
  \^lopt_5\ <= lopt_4;
  \^lopt_6\ <= lopt_5;
  \^lopt_8\ <= lopt_7;
  \^lopt_9\ <= lopt_8;
  lopt <= \^lopt_1\;
  lopt_10 <= \^lopt_11\;
  lopt_11 <= lopt_12;
  lopt_3 <= \^lopt_4\;
  lopt_6 <= \^lopt_7\;
  lopt_9 <= \^lopt_10\;
\Using_FPGA.Native_I1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => \if_pc_reg[5]\,
      CO(3) => \^lopt_7\,
      CO(2) => \^lopt_4\,
      CO(1) => \^lopt_1\,
      CO(0) => LO,
      CYINIT => '0',
      DI(3) => \^lopt_8\,
      DI(2) => \^lopt_5\,
      DI(1) => \^lopt_2\,
      DI(0) => '0',
      O(3) => lopt_12,
      O(2) => \^lopt_11\,
      O(1) => \^lopt_10\,
      O(0) => \if_pc_reg[4]\,
      S(3) => \^lopt_9\,
      S(2) => \^lopt_6\,
      S(1) => \^lopt_3\,
      S(0) => Q(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_490 is
  port (
    LO : out STD_LOGIC;
    \if_pc_reg[5]\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \if_pc_reg[6]\ : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_490 : entity is "MB_MUXCY_XORCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_490;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_490 is
  signal \<const0>\ : STD_LOGIC;
  signal \^lo\ : STD_LOGIC;
  signal \^if_pc_reg[5]\ : STD_LOGIC;
begin
  LO <= \^lo\;
  \^if_pc_reg[5]\ <= lopt_2;
  \^lo\ <= lopt;
  \if_pc_reg[5]\ <= \^if_pc_reg[5]\;
  lopt_1 <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_491 is
  port (
    LO : out STD_LOGIC;
    \if_pc_reg[6]\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \if_pc_reg[7]\ : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_491 : entity is "MB_MUXCY_XORCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_491;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_491 is
  signal \<const0>\ : STD_LOGIC;
  signal \^lo\ : STD_LOGIC;
  signal \^if_pc_reg[6]\ : STD_LOGIC;
begin
  LO <= \^lo\;
  \^if_pc_reg[6]\ <= lopt_2;
  \^lo\ <= lopt;
  \if_pc_reg[6]\ <= \^if_pc_reg[6]\;
  lopt_1 <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_492 is
  port (
    LO : out STD_LOGIC;
    \if_pc_reg[7]\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \if_pc_reg[8]\ : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_492 : entity is "MB_MUXCY_XORCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_492;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_492 is
  signal \<const0>\ : STD_LOGIC;
  signal \^lo\ : STD_LOGIC;
  signal \^if_pc_reg[7]\ : STD_LOGIC;
begin
  LO <= \^lo\;
  \^if_pc_reg[7]\ <= lopt_2;
  \^lo\ <= lopt;
  \if_pc_reg[7]\ <= \^if_pc_reg[7]\;
  lopt_1 <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_493 is
  port (
    LO : out STD_LOGIC;
    \if_pc_reg[8]\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \if_pc_reg[9]\ : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : in STD_LOGIC;
    lopt_8 : in STD_LOGIC;
    lopt_9 : out STD_LOGIC;
    lopt_10 : out STD_LOGIC;
    lopt_11 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_493 : entity is "MB_MUXCY_XORCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_493;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_493 is
  signal \^lopt_1\ : STD_LOGIC;
  signal \^lopt_10\ : STD_LOGIC;
  signal \^lopt_11\ : STD_LOGIC;
  signal lopt_12 : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal \^lopt_3\ : STD_LOGIC;
  signal \^lopt_4\ : STD_LOGIC;
  signal \^lopt_5\ : STD_LOGIC;
  signal \^lopt_6\ : STD_LOGIC;
  signal \^lopt_7\ : STD_LOGIC;
  signal \^lopt_8\ : STD_LOGIC;
  signal \^lopt_9\ : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native_I1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.Native_I1_CARRY4\ : label is "LO:O";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native_I1_CARRY4\ : label is "PRIMITIVE";
begin
  \^lopt_2\ <= lopt_1;
  \^lopt_3\ <= lopt_2;
  \^lopt_5\ <= lopt_4;
  \^lopt_6\ <= lopt_5;
  \^lopt_8\ <= lopt_7;
  \^lopt_9\ <= lopt_8;
  lopt <= \^lopt_1\;
  lopt_10 <= \^lopt_11\;
  lopt_11 <= lopt_12;
  lopt_3 <= \^lopt_4\;
  lopt_6 <= \^lopt_7\;
  lopt_9 <= \^lopt_10\;
\Using_FPGA.Native_I1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => \if_pc_reg[9]\,
      CO(3) => \^lopt_7\,
      CO(2) => \^lopt_4\,
      CO(1) => \^lopt_1\,
      CO(0) => LO,
      CYINIT => '0',
      DI(3) => \^lopt_8\,
      DI(2) => \^lopt_5\,
      DI(1) => \^lopt_2\,
      DI(0) => '0',
      O(3) => lopt_12,
      O(2) => \^lopt_11\,
      O(1) => \^lopt_10\,
      O(0) => \if_pc_reg[8]\,
      S(3) => \^lopt_9\,
      S(2) => \^lopt_6\,
      S(1) => \^lopt_3\,
      S(0) => Q(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_494 is
  port (
    LO : out STD_LOGIC;
    \if_pc_reg[9]\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    CI : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_494 : entity is "MB_MUXCY_XORCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_494;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_494 is
  signal \<const0>\ : STD_LOGIC;
  signal \^lo\ : STD_LOGIC;
  signal \^if_pc_reg[9]\ : STD_LOGIC;
begin
  LO <= \^lo\;
  \^if_pc_reg[9]\ <= lopt_2;
  \^lo\ <= lopt;
  \if_pc_reg[9]\ <= \^if_pc_reg[9]\;
  lopt_1 <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_510 is
  port (
    \LOCKSTEP_Out_reg[3007]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    addr_AddSub_31 : in STD_LOGIC;
    LO : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_510 : entity is "MB_MUXCY_XORCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_510;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_510 is
  signal \NLW_Using_FPGA.Native_I2_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Using_FPGA.Native_I2_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Using_FPGA.Native_I2_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_Using_FPGA.Native_I2_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native_I2_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native_I2_CARRY4\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native_I2_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => LO,
      CO(3 downto 0) => \NLW_Using_FPGA.Native_I2_CARRY4_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => \NLW_Using_FPGA.Native_I2_CARRY4_DI_UNCONNECTED\(3 downto 0),
      O(3 downto 1) => \NLW_Using_FPGA.Native_I2_CARRY4_O_UNCONNECTED\(3 downto 1),
      O(0) => \LOCKSTEP_Out_reg[3007]\(0),
      S(3 downto 1) => \NLW_Using_FPGA.Native_I2_CARRY4_S_UNCONNECTED\(3 downto 1),
      S(0) => addr_AddSub_31
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_512 is
  port (
    LO : out STD_LOGIC;
    \LOCKSTEP_Out_reg[3017]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC;
    \Using_FPGA.Native\ : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_512 : entity is "MB_MUXCY_XORCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_512;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_512 is
  signal \^lo\ : STD_LOGIC;
  signal \^lockstep_out_reg[3017]\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  LO <= \^lo\;
  \LOCKSTEP_Out_reg[3017]\(0) <= \^lockstep_out_reg[3017]\(0);
  \^lo\ <= lopt;
  \^lockstep_out_reg[3017]\(0) <= lopt_1;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_515 is
  port (
    LO : out STD_LOGIC;
    \LOCKSTEP_Out_reg[3018]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC;
    \Using_FPGA.Native\ : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_515 : entity is "MB_MUXCY_XORCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_515;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_515 is
  signal \^lo\ : STD_LOGIC;
  signal \^lockstep_out_reg[3018]\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  LO <= \^lo\;
  \LOCKSTEP_Out_reg[3018]\(0) <= \^lockstep_out_reg[3018]\(0);
  \^lo\ <= lopt;
  \^lockstep_out_reg[3018]\(0) <= lopt_1;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_518 is
  port (
    LO : out STD_LOGIC;
    \LOCKSTEP_Out_reg[3019]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC;
    \Using_FPGA.Native\ : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : in STD_LOGIC;
    lopt_8 : in STD_LOGIC;
    lopt_9 : out STD_LOGIC;
    lopt_10 : out STD_LOGIC;
    lopt_11 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_518 : entity is "MB_MUXCY_XORCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_518;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_518 is
  signal \^lopt_1\ : STD_LOGIC;
  signal \^lopt_10\ : STD_LOGIC;
  signal \^lopt_11\ : STD_LOGIC;
  signal lopt_12 : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal \^lopt_3\ : STD_LOGIC;
  signal \^lopt_4\ : STD_LOGIC;
  signal \^lopt_5\ : STD_LOGIC;
  signal \^lopt_6\ : STD_LOGIC;
  signal \^lopt_7\ : STD_LOGIC;
  signal \^lopt_8\ : STD_LOGIC;
  signal \^lopt_9\ : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native_I1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.Native_I1_CARRY4\ : label is "LO:O";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native_I1_CARRY4\ : label is "PRIMITIVE";
begin
  \^lopt_2\ <= lopt_1;
  \^lopt_3\ <= lopt_2;
  \^lopt_5\ <= lopt_4;
  \^lopt_6\ <= lopt_5;
  \^lopt_8\ <= lopt_7;
  \^lopt_9\ <= lopt_8;
  lopt <= \^lopt_1\;
  lopt_10 <= \^lopt_11\;
  lopt_11 <= lopt_12;
  lopt_3 <= \^lopt_4\;
  lopt_6 <= \^lopt_7\;
  lopt_9 <= \^lopt_10\;
\Using_FPGA.Native_I1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => \Using_FPGA.Native_0\,
      CO(3) => \^lopt_7\,
      CO(2) => \^lopt_4\,
      CO(1) => \^lopt_1\,
      CO(0) => LO,
      CYINIT => '0',
      DI(3) => \^lopt_8\,
      DI(2) => \^lopt_5\,
      DI(1) => \^lopt_2\,
      DI(0) => \Using_FPGA.Native\,
      O(3) => lopt_12,
      O(2) => \^lopt_11\,
      O(1) => \^lopt_10\,
      O(0) => \LOCKSTEP_Out_reg[3019]\(0),
      S(3) => \^lopt_9\,
      S(2) => \^lopt_6\,
      S(1) => \^lopt_3\,
      S(0) => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_521 is
  port (
    LO : out STD_LOGIC;
    \LOCKSTEP_Out_reg[3020]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC;
    \Using_FPGA.Native\ : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_521 : entity is "MB_MUXCY_XORCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_521;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_521 is
  signal \^lo\ : STD_LOGIC;
  signal \^lockstep_out_reg[3020]\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  LO <= \^lo\;
  \LOCKSTEP_Out_reg[3020]\(0) <= \^lockstep_out_reg[3020]\(0);
  \^lo\ <= lopt;
  \^lockstep_out_reg[3020]\(0) <= lopt_1;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_524 is
  port (
    LO : out STD_LOGIC;
    \LOCKSTEP_Out_reg[3021]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC;
    \Using_FPGA.Native\ : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_524 : entity is "MB_MUXCY_XORCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_524;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_524 is
  signal \^lo\ : STD_LOGIC;
  signal \^lockstep_out_reg[3021]\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  LO <= \^lo\;
  \LOCKSTEP_Out_reg[3021]\(0) <= \^lockstep_out_reg[3021]\(0);
  \^lo\ <= lopt;
  \^lockstep_out_reg[3021]\(0) <= lopt_1;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_527 is
  port (
    LO : out STD_LOGIC;
    \LOCKSTEP_Out_reg[3022]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC;
    \Using_FPGA.Native\ : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_527 : entity is "MB_MUXCY_XORCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_527;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_527 is
  signal \^lo\ : STD_LOGIC;
  signal \^lockstep_out_reg[3022]\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  LO <= \^lo\;
  \LOCKSTEP_Out_reg[3022]\(0) <= \^lockstep_out_reg[3022]\(0);
  \^lo\ <= lopt;
  \^lockstep_out_reg[3022]\(0) <= lopt_1;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_530 is
  port (
    \data_rd_reg_reg[16]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \LOCKSTEP_Out_reg[3023]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    LO : out STD_LOGIC;
    WB_GPR_Wr_Dbg : in STD_LOGIC;
    \Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg\ : in STD_LOGIC;
    DI : in STD_LOGIC;
    read_register_MSR_1_reg : in STD_LOGIC;
    wb_exception_i_reg : in STD_LOGIC;
    WB_Byte_Access : in STD_LOGIC;
    wb_read_msb_doublet_sel_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC;
    \Using_FPGA.Native\ : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : in STD_LOGIC;
    lopt_8 : in STD_LOGIC;
    lopt_9 : out STD_LOGIC;
    lopt_10 : out STD_LOGIC;
    lopt_11 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_530 : entity is "MB_MUXCY_XORCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_530;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_530 is
  signal \^lockstep_out_reg[3023]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^lopt_1\ : STD_LOGIC;
  signal \^lopt_10\ : STD_LOGIC;
  signal \^lopt_11\ : STD_LOGIC;
  signal lopt_12 : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal \^lopt_3\ : STD_LOGIC;
  signal \^lopt_4\ : STD_LOGIC;
  signal \^lopt_5\ : STD_LOGIC;
  signal \^lopt_6\ : STD_LOGIC;
  signal \^lopt_7\ : STD_LOGIC;
  signal \^lopt_8\ : STD_LOGIC;
  signal \^lopt_9\ : STD_LOGIC;
  signal wb_excep_return_addr : STD_LOGIC_VECTOR ( 16 to 16 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native_I1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.Native_I1_CARRY4\ : label is "LO:O";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native_I1_CARRY4\ : label is "PRIMITIVE";
begin
  \LOCKSTEP_Out_reg[3023]\(0) <= \^lockstep_out_reg[3023]\(0);
  \^lopt_2\ <= lopt_1;
  \^lopt_3\ <= lopt_2;
  \^lopt_5\ <= lopt_4;
  \^lopt_6\ <= lopt_5;
  \^lopt_8\ <= lopt_7;
  \^lopt_9\ <= lopt_8;
  lopt <= \^lopt_1\;
  lopt_10 <= \^lopt_11\;
  lopt_11 <= lopt_12;
  lopt_3 <= \^lopt_4\;
  lopt_6 <= \^lopt_7\;
  lopt_9 <= \^lopt_10\;
\Trace_New_Reg_Value[16]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBB8B88"
    )
        port map (
      I0 => wb_excep_return_addr(16),
      I1 => wb_exception_i_reg,
      I2 => WB_Byte_Access,
      I3 => wb_read_msb_doublet_sel_reg,
      I4 => Q(0),
      O => \^lockstep_out_reg[3023]\(0)
    );
\Using_FPGA.Native_I1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => \Using_FPGA.Native\,
      CO(3) => \^lopt_7\,
      CO(2) => \^lopt_4\,
      CO(1) => \^lopt_1\,
      CO(0) => LO,
      CYINIT => '0',
      DI(3) => \^lopt_8\,
      DI(2) => \^lopt_5\,
      DI(1) => \^lopt_2\,
      DI(0) => DI,
      O(3) => lopt_12,
      O(2) => \^lopt_11\,
      O(1) => \^lopt_10\,
      O(0) => wb_excep_return_addr(16),
      S(3) => \^lopt_9\,
      S(2) => \^lopt_6\,
      S(1) => \^lopt_3\,
      S(0) => S
    );
\data_rd_reg[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8080BF80"
    )
        port map (
      I0 => \^lockstep_out_reg[3023]\(0),
      I1 => WB_GPR_Wr_Dbg,
      I2 => \Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg\,
      I3 => DI,
      I4 => read_register_MSR_1_reg,
      O => \data_rd_reg_reg[16]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_533 is
  port (
    \data_rd_reg_reg[17]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \LOCKSTEP_Out_reg[3024]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    LO : out STD_LOGIC;
    WB_GPR_Wr_Dbg : in STD_LOGIC;
    \Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg\ : in STD_LOGIC;
    DI : in STD_LOGIC;
    read_register_MSR_1_reg : in STD_LOGIC;
    wb_exception_i_reg : in STD_LOGIC;
    WB_Byte_Access : in STD_LOGIC;
    wb_read_msb_doublet_sel_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC;
    \Using_FPGA.Native\ : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_533 : entity is "MB_MUXCY_XORCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_533;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_533 is
  signal \^lo\ : STD_LOGIC;
  signal \^lockstep_out_reg[3024]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal wb_excep_return_addr : STD_LOGIC_VECTOR ( 17 to 17 );
begin
  LO <= \^lo\;
  \LOCKSTEP_Out_reg[3024]\(0) <= \^lockstep_out_reg[3024]\(0);
  \^lo\ <= lopt;
  wb_excep_return_addr(17) <= lopt_1;
\Trace_New_Reg_Value[17]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBB8B88"
    )
        port map (
      I0 => wb_excep_return_addr(17),
      I1 => wb_exception_i_reg,
      I2 => WB_Byte_Access,
      I3 => wb_read_msb_doublet_sel_reg,
      I4 => Q(0),
      O => \^lockstep_out_reg[3024]\(0)
    );
\data_rd_reg[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8080BF80"
    )
        port map (
      I0 => \^lockstep_out_reg[3024]\(0),
      I1 => WB_GPR_Wr_Dbg,
      I2 => \Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg\,
      I3 => DI,
      I4 => read_register_MSR_1_reg,
      O => \data_rd_reg_reg[17]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_536 is
  port (
    \data_rd_reg_reg[18]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \LOCKSTEP_Out_reg[3025]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    LO : out STD_LOGIC;
    WB_GPR_Wr_Dbg : in STD_LOGIC;
    \Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg\ : in STD_LOGIC;
    DI : in STD_LOGIC;
    read_register_MSR_1_reg : in STD_LOGIC;
    wb_exception_i_reg : in STD_LOGIC;
    WB_Byte_Access : in STD_LOGIC;
    wb_read_msb_doublet_sel_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC;
    \Using_FPGA.Native\ : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_536 : entity is "MB_MUXCY_XORCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_536;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_536 is
  signal \^lo\ : STD_LOGIC;
  signal \^lockstep_out_reg[3025]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal wb_excep_return_addr : STD_LOGIC_VECTOR ( 18 to 18 );
begin
  LO <= \^lo\;
  \LOCKSTEP_Out_reg[3025]\(0) <= \^lockstep_out_reg[3025]\(0);
  \^lo\ <= lopt;
  wb_excep_return_addr(18) <= lopt_1;
\Trace_New_Reg_Value[18]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBB8B88"
    )
        port map (
      I0 => wb_excep_return_addr(18),
      I1 => wb_exception_i_reg,
      I2 => WB_Byte_Access,
      I3 => wb_read_msb_doublet_sel_reg,
      I4 => Q(0),
      O => \^lockstep_out_reg[3025]\(0)
    );
\data_rd_reg[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8080BF80"
    )
        port map (
      I0 => \^lockstep_out_reg[3025]\(0),
      I1 => WB_GPR_Wr_Dbg,
      I2 => \Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg\,
      I3 => DI,
      I4 => read_register_MSR_1_reg,
      O => \data_rd_reg_reg[18]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_539 is
  port (
    \data_rd_reg_reg[19]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \LOCKSTEP_Out_reg[3026]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    LO : out STD_LOGIC;
    WB_GPR_Wr_Dbg : in STD_LOGIC;
    \Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg\ : in STD_LOGIC;
    DI : in STD_LOGIC;
    read_register_MSR_1_reg : in STD_LOGIC;
    wb_exception_i_reg : in STD_LOGIC;
    WB_Byte_Access : in STD_LOGIC;
    wb_read_msb_doublet_sel_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC;
    \Using_FPGA.Native\ : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_539 : entity is "MB_MUXCY_XORCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_539;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_539 is
  signal \^lo\ : STD_LOGIC;
  signal \^lockstep_out_reg[3026]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal wb_excep_return_addr : STD_LOGIC_VECTOR ( 19 to 19 );
begin
  LO <= \^lo\;
  \LOCKSTEP_Out_reg[3026]\(0) <= \^lockstep_out_reg[3026]\(0);
  \^lo\ <= lopt;
  wb_excep_return_addr(19) <= lopt_1;
\Trace_New_Reg_Value[19]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBB8B88"
    )
        port map (
      I0 => wb_excep_return_addr(19),
      I1 => wb_exception_i_reg,
      I2 => WB_Byte_Access,
      I3 => wb_read_msb_doublet_sel_reg,
      I4 => Q(0),
      O => \^lockstep_out_reg[3026]\(0)
    );
\data_rd_reg[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8080BF80"
    )
        port map (
      I0 => \^lockstep_out_reg[3026]\(0),
      I1 => WB_GPR_Wr_Dbg,
      I2 => \Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg\,
      I3 => DI,
      I4 => read_register_MSR_1_reg,
      O => \data_rd_reg_reg[19]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_542 is
  port (
    LO : out STD_LOGIC;
    \LOCKSTEP_Out_reg[3008]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC;
    \Using_FPGA.Native\ : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_542 : entity is "MB_MUXCY_XORCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_542;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_542 is
  signal \^lo\ : STD_LOGIC;
  signal \^lockstep_out_reg[3008]\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  LO <= \^lo\;
  \LOCKSTEP_Out_reg[3008]\(0) <= \^lockstep_out_reg[3008]\(0);
  \^lo\ <= lopt;
  \^lockstep_out_reg[3008]\(0) <= lopt_1;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_545 is
  port (
    \data_rd_reg_reg[20]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \LOCKSTEP_Out_reg[3027]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    LO : out STD_LOGIC;
    WB_GPR_Wr_Dbg : in STD_LOGIC;
    \Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg\ : in STD_LOGIC;
    DI : in STD_LOGIC;
    read_register_MSR_1_reg : in STD_LOGIC;
    wb_exception_i_reg : in STD_LOGIC;
    WB_Byte_Access : in STD_LOGIC;
    wb_read_msb_doublet_sel_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC;
    \Using_FPGA.Native\ : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : in STD_LOGIC;
    lopt_8 : in STD_LOGIC;
    lopt_9 : out STD_LOGIC;
    lopt_10 : out STD_LOGIC;
    lopt_11 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_545 : entity is "MB_MUXCY_XORCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_545;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_545 is
  signal \^lockstep_out_reg[3027]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^lopt_1\ : STD_LOGIC;
  signal \^lopt_10\ : STD_LOGIC;
  signal \^lopt_11\ : STD_LOGIC;
  signal lopt_12 : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal \^lopt_3\ : STD_LOGIC;
  signal \^lopt_4\ : STD_LOGIC;
  signal \^lopt_5\ : STD_LOGIC;
  signal \^lopt_6\ : STD_LOGIC;
  signal \^lopt_7\ : STD_LOGIC;
  signal \^lopt_8\ : STD_LOGIC;
  signal \^lopt_9\ : STD_LOGIC;
  signal wb_excep_return_addr : STD_LOGIC_VECTOR ( 20 to 20 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native_I1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.Native_I1_CARRY4\ : label is "LO:O";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native_I1_CARRY4\ : label is "PRIMITIVE";
begin
  \LOCKSTEP_Out_reg[3027]\(0) <= \^lockstep_out_reg[3027]\(0);
  \^lopt_2\ <= lopt_1;
  \^lopt_3\ <= lopt_2;
  \^lopt_5\ <= lopt_4;
  \^lopt_6\ <= lopt_5;
  \^lopt_8\ <= lopt_7;
  \^lopt_9\ <= lopt_8;
  lopt <= \^lopt_1\;
  lopt_10 <= \^lopt_11\;
  lopt_11 <= lopt_12;
  lopt_3 <= \^lopt_4\;
  lopt_6 <= \^lopt_7\;
  lopt_9 <= \^lopt_10\;
\Trace_New_Reg_Value[20]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBB8B88"
    )
        port map (
      I0 => wb_excep_return_addr(20),
      I1 => wb_exception_i_reg,
      I2 => WB_Byte_Access,
      I3 => wb_read_msb_doublet_sel_reg,
      I4 => Q(0),
      O => \^lockstep_out_reg[3027]\(0)
    );
\Using_FPGA.Native_I1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => \Using_FPGA.Native\,
      CO(3) => \^lopt_7\,
      CO(2) => \^lopt_4\,
      CO(1) => \^lopt_1\,
      CO(0) => LO,
      CYINIT => '0',
      DI(3) => \^lopt_8\,
      DI(2) => \^lopt_5\,
      DI(1) => \^lopt_2\,
      DI(0) => DI,
      O(3) => lopt_12,
      O(2) => \^lopt_11\,
      O(1) => \^lopt_10\,
      O(0) => wb_excep_return_addr(20),
      S(3) => \^lopt_9\,
      S(2) => \^lopt_6\,
      S(1) => \^lopt_3\,
      S(0) => S
    );
\data_rd_reg[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8080BF80"
    )
        port map (
      I0 => \^lockstep_out_reg[3027]\(0),
      I1 => WB_GPR_Wr_Dbg,
      I2 => \Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg\,
      I3 => DI,
      I4 => read_register_MSR_1_reg,
      O => \data_rd_reg_reg[20]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_548 is
  port (
    \data_rd_reg_reg[21]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \LOCKSTEP_Out_reg[3028]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    LO : out STD_LOGIC;
    WB_GPR_Wr_Dbg : in STD_LOGIC;
    \Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg\ : in STD_LOGIC;
    DI : in STD_LOGIC;
    read_register_MSR_1_reg : in STD_LOGIC;
    wb_exception_i_reg : in STD_LOGIC;
    WB_Byte_Access : in STD_LOGIC;
    wb_read_msb_doublet_sel_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC;
    \Using_FPGA.Native\ : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_548 : entity is "MB_MUXCY_XORCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_548;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_548 is
  signal \^lo\ : STD_LOGIC;
  signal \^lockstep_out_reg[3028]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal wb_excep_return_addr : STD_LOGIC_VECTOR ( 21 to 21 );
begin
  LO <= \^lo\;
  \LOCKSTEP_Out_reg[3028]\(0) <= \^lockstep_out_reg[3028]\(0);
  \^lo\ <= lopt;
  wb_excep_return_addr(21) <= lopt_1;
\Trace_New_Reg_Value[21]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBB8B88"
    )
        port map (
      I0 => wb_excep_return_addr(21),
      I1 => wb_exception_i_reg,
      I2 => WB_Byte_Access,
      I3 => wb_read_msb_doublet_sel_reg,
      I4 => Q(0),
      O => \^lockstep_out_reg[3028]\(0)
    );
\data_rd_reg[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8080BF80"
    )
        port map (
      I0 => \^lockstep_out_reg[3028]\(0),
      I1 => WB_GPR_Wr_Dbg,
      I2 => \Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg\,
      I3 => DI,
      I4 => read_register_MSR_1_reg,
      O => \data_rd_reg_reg[21]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_551 is
  port (
    \data_rd_reg_reg[22]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \LOCKSTEP_Out_reg[3029]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    LO : out STD_LOGIC;
    WB_GPR_Wr_Dbg : in STD_LOGIC;
    \Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg\ : in STD_LOGIC;
    DI : in STD_LOGIC;
    read_register_MSR_1_reg : in STD_LOGIC;
    wb_exception_i_reg : in STD_LOGIC;
    WB_Byte_Access : in STD_LOGIC;
    wb_read_msb_doublet_sel_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC;
    \Using_FPGA.Native\ : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_551 : entity is "MB_MUXCY_XORCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_551;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_551 is
  signal \^lo\ : STD_LOGIC;
  signal \^lockstep_out_reg[3029]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal wb_excep_return_addr : STD_LOGIC_VECTOR ( 22 to 22 );
begin
  LO <= \^lo\;
  \LOCKSTEP_Out_reg[3029]\(0) <= \^lockstep_out_reg[3029]\(0);
  \^lo\ <= lopt;
  wb_excep_return_addr(22) <= lopt_1;
\Trace_New_Reg_Value[22]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBB8B88"
    )
        port map (
      I0 => wb_excep_return_addr(22),
      I1 => wb_exception_i_reg,
      I2 => WB_Byte_Access,
      I3 => wb_read_msb_doublet_sel_reg,
      I4 => Q(0),
      O => \^lockstep_out_reg[3029]\(0)
    );
\data_rd_reg[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8080BF80"
    )
        port map (
      I0 => \^lockstep_out_reg[3029]\(0),
      I1 => WB_GPR_Wr_Dbg,
      I2 => \Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg\,
      I3 => DI,
      I4 => read_register_MSR_1_reg,
      O => \data_rd_reg_reg[22]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_554 is
  port (
    \data_rd_reg_reg[23]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \LOCKSTEP_Out_reg[3030]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    LO : out STD_LOGIC;
    WB_GPR_Wr_Dbg : in STD_LOGIC;
    \Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg\ : in STD_LOGIC;
    DI : in STD_LOGIC;
    read_register_MSR_1_reg : in STD_LOGIC;
    wb_exception_i_reg : in STD_LOGIC;
    WB_Byte_Access : in STD_LOGIC;
    wb_read_msb_doublet_sel_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC;
    \Using_FPGA.Native\ : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_554 : entity is "MB_MUXCY_XORCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_554;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_554 is
  signal \^lo\ : STD_LOGIC;
  signal \^lockstep_out_reg[3030]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal wb_excep_return_addr : STD_LOGIC_VECTOR ( 23 to 23 );
begin
  LO <= \^lo\;
  \LOCKSTEP_Out_reg[3030]\(0) <= \^lockstep_out_reg[3030]\(0);
  \^lo\ <= lopt;
  wb_excep_return_addr(23) <= lopt_1;
\Trace_New_Reg_Value[23]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBB8B88"
    )
        port map (
      I0 => wb_excep_return_addr(23),
      I1 => wb_exception_i_reg,
      I2 => WB_Byte_Access,
      I3 => wb_read_msb_doublet_sel_reg,
      I4 => Q(0),
      O => \^lockstep_out_reg[3030]\(0)
    );
\data_rd_reg[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8080BF80"
    )
        port map (
      I0 => \^lockstep_out_reg[3030]\(0),
      I1 => WB_GPR_Wr_Dbg,
      I2 => \Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg\,
      I3 => DI,
      I4 => read_register_MSR_1_reg,
      O => \data_rd_reg_reg[23]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_557 is
  port (
    \data_rd_reg_reg[24]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \LOCKSTEP_Out_reg[3031]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    LO : out STD_LOGIC;
    WB_GPR_Wr_Dbg : in STD_LOGIC;
    \Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg\ : in STD_LOGIC;
    \wb_MSR_i_reg[24]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    read_register_MSR_1_reg : in STD_LOGIC;
    DI : in STD_LOGIC;
    wb_exception_i_reg : in STD_LOGIC;
    \wb_read_lsb_sel_reg[1]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC;
    \Using_FPGA.Native\ : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : in STD_LOGIC;
    lopt_8 : in STD_LOGIC;
    lopt_9 : out STD_LOGIC;
    lopt_10 : out STD_LOGIC;
    lopt_11 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_557 : entity is "MB_MUXCY_XORCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_557;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_557 is
  signal \^lockstep_out_reg[3031]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^lopt_1\ : STD_LOGIC;
  signal \^lopt_10\ : STD_LOGIC;
  signal \^lopt_11\ : STD_LOGIC;
  signal lopt_12 : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal \^lopt_3\ : STD_LOGIC;
  signal \^lopt_4\ : STD_LOGIC;
  signal \^lopt_5\ : STD_LOGIC;
  signal \^lopt_6\ : STD_LOGIC;
  signal \^lopt_7\ : STD_LOGIC;
  signal \^lopt_8\ : STD_LOGIC;
  signal \^lopt_9\ : STD_LOGIC;
  signal wb_excep_return_addr : STD_LOGIC_VECTOR ( 24 to 24 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native_I1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.Native_I1_CARRY4\ : label is "LO:O";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native_I1_CARRY4\ : label is "PRIMITIVE";
begin
  \LOCKSTEP_Out_reg[3031]\(0) <= \^lockstep_out_reg[3031]\(0);
  \^lopt_2\ <= lopt_1;
  \^lopt_3\ <= lopt_2;
  \^lopt_5\ <= lopt_4;
  \^lopt_6\ <= lopt_5;
  \^lopt_8\ <= lopt_7;
  \^lopt_9\ <= lopt_8;
  lopt <= \^lopt_1\;
  lopt_10 <= \^lopt_11\;
  lopt_11 <= lopt_12;
  lopt_3 <= \^lopt_4\;
  lopt_6 <= \^lopt_7\;
  lopt_9 <= \^lopt_10\;
\Trace_New_Reg_Value[24]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBB8"
    )
        port map (
      I0 => wb_excep_return_addr(24),
      I1 => wb_exception_i_reg,
      I2 => \wb_read_lsb_sel_reg[1]\,
      I3 => Q(0),
      O => \^lockstep_out_reg[3031]\(0)
    );
\Using_FPGA.Native_I1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => \Using_FPGA.Native\,
      CO(3) => \^lopt_7\,
      CO(2) => \^lopt_4\,
      CO(1) => \^lopt_1\,
      CO(0) => LO,
      CYINIT => '0',
      DI(3) => \^lopt_8\,
      DI(2) => \^lopt_5\,
      DI(1) => \^lopt_2\,
      DI(0) => DI,
      O(3) => lopt_12,
      O(2) => \^lopt_11\,
      O(1) => \^lopt_10\,
      O(0) => wb_excep_return_addr(24),
      S(3) => \^lopt_9\,
      S(2) => \^lopt_6\,
      S(1) => \^lopt_3\,
      S(0) => S
    );
\data_rd_reg[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BFBFBF808080"
    )
        port map (
      I0 => \^lockstep_out_reg[3031]\(0),
      I1 => WB_GPR_Wr_Dbg,
      I2 => \Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg\,
      I3 => \wb_MSR_i_reg[24]\(0),
      I4 => read_register_MSR_1_reg,
      I5 => DI,
      O => \data_rd_reg_reg[24]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_560 is
  port (
    \data_rd_reg_reg[25]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \LOCKSTEP_Out_reg[3032]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    LO : out STD_LOGIC;
    WB_GPR_Wr_Dbg : in STD_LOGIC;
    \Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg\ : in STD_LOGIC;
    DI : in STD_LOGIC;
    read_register_MSR_1_reg : in STD_LOGIC;
    wb_exception_i_reg : in STD_LOGIC;
    \wb_read_lsb_sel_reg[1]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC;
    \Using_FPGA.Native\ : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_560 : entity is "MB_MUXCY_XORCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_560;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_560 is
  signal \^lo\ : STD_LOGIC;
  signal \^lockstep_out_reg[3032]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal wb_excep_return_addr : STD_LOGIC_VECTOR ( 25 to 25 );
begin
  LO <= \^lo\;
  \LOCKSTEP_Out_reg[3032]\(0) <= \^lockstep_out_reg[3032]\(0);
  \^lo\ <= lopt;
  wb_excep_return_addr(25) <= lopt_1;
\Trace_New_Reg_Value[25]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBB8"
    )
        port map (
      I0 => wb_excep_return_addr(25),
      I1 => wb_exception_i_reg,
      I2 => \wb_read_lsb_sel_reg[1]\,
      I3 => Q(0),
      O => \^lockstep_out_reg[3032]\(0)
    );
\data_rd_reg[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8080BF80"
    )
        port map (
      I0 => \^lockstep_out_reg[3032]\(0),
      I1 => WB_GPR_Wr_Dbg,
      I2 => \Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg\,
      I3 => DI,
      I4 => read_register_MSR_1_reg,
      O => \data_rd_reg_reg[25]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_563 is
  port (
    \data_rd_reg_reg[26]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \LOCKSTEP_Out_reg[3033]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    LO : out STD_LOGIC;
    WB_GPR_Wr_Dbg : in STD_LOGIC;
    \Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg\ : in STD_LOGIC;
    \wb_MSR_i_reg[26]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    read_register_MSR_1_reg : in STD_LOGIC;
    DI : in STD_LOGIC;
    wb_exception_i_reg : in STD_LOGIC;
    \wb_read_lsb_sel_reg[1]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC;
    \Using_FPGA.Native\ : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_563 : entity is "MB_MUXCY_XORCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_563;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_563 is
  signal \^lo\ : STD_LOGIC;
  signal \^lockstep_out_reg[3033]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal wb_excep_return_addr : STD_LOGIC_VECTOR ( 26 to 26 );
begin
  LO <= \^lo\;
  \LOCKSTEP_Out_reg[3033]\(0) <= \^lockstep_out_reg[3033]\(0);
  \^lo\ <= lopt;
  wb_excep_return_addr(26) <= lopt_1;
\Trace_New_Reg_Value[26]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBB8"
    )
        port map (
      I0 => wb_excep_return_addr(26),
      I1 => wb_exception_i_reg,
      I2 => \wb_read_lsb_sel_reg[1]\,
      I3 => Q(0),
      O => \^lockstep_out_reg[3033]\(0)
    );
\data_rd_reg[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BFBFBF808080"
    )
        port map (
      I0 => \^lockstep_out_reg[3033]\(0),
      I1 => WB_GPR_Wr_Dbg,
      I2 => \Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg\,
      I3 => \wb_MSR_i_reg[26]\(0),
      I4 => read_register_MSR_1_reg,
      I5 => DI,
      O => \data_rd_reg_reg[26]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_566 is
  port (
    \data_rd_reg_reg[27]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \LOCKSTEP_Out_reg[3034]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    LO : out STD_LOGIC;
    WB_GPR_Wr_Dbg : in STD_LOGIC;
    \Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg\ : in STD_LOGIC;
    DI : in STD_LOGIC;
    read_register_MSR_1_reg : in STD_LOGIC;
    wb_exception_i_reg : in STD_LOGIC;
    \wb_read_lsb_sel_reg[1]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC;
    \Using_FPGA.Native\ : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_566 : entity is "MB_MUXCY_XORCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_566;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_566 is
  signal \^lo\ : STD_LOGIC;
  signal \^lockstep_out_reg[3034]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal wb_excep_return_addr : STD_LOGIC_VECTOR ( 27 to 27 );
begin
  LO <= \^lo\;
  \LOCKSTEP_Out_reg[3034]\(0) <= \^lockstep_out_reg[3034]\(0);
  \^lo\ <= lopt;
  wb_excep_return_addr(27) <= lopt_1;
\Trace_New_Reg_Value[27]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBB8"
    )
        port map (
      I0 => wb_excep_return_addr(27),
      I1 => wb_exception_i_reg,
      I2 => \wb_read_lsb_sel_reg[1]\,
      I3 => Q(0),
      O => \^lockstep_out_reg[3034]\(0)
    );
\data_rd_reg[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8080BF80"
    )
        port map (
      I0 => \^lockstep_out_reg[3034]\(0),
      I1 => WB_GPR_Wr_Dbg,
      I2 => \Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg\,
      I3 => DI,
      I4 => read_register_MSR_1_reg,
      O => \data_rd_reg_reg[27]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_569 is
  port (
    \data_rd_reg_reg[28]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \LOCKSTEP_Out_reg[3035]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    LO : out STD_LOGIC;
    WB_GPR_Wr_Dbg : in STD_LOGIC;
    \Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg\ : in STD_LOGIC;
    \wb_MSR_i_reg[28]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    read_register_MSR_1_reg : in STD_LOGIC;
    DI : in STD_LOGIC;
    wb_exception_i_reg : in STD_LOGIC;
    \wb_read_lsb_sel_reg[1]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC;
    \Using_FPGA.Native\ : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : in STD_LOGIC;
    lopt_8 : in STD_LOGIC;
    lopt_9 : out STD_LOGIC;
    lopt_10 : out STD_LOGIC;
    lopt_11 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_569 : entity is "MB_MUXCY_XORCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_569;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_569 is
  signal \^lockstep_out_reg[3035]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^lopt_1\ : STD_LOGIC;
  signal \^lopt_10\ : STD_LOGIC;
  signal \^lopt_11\ : STD_LOGIC;
  signal lopt_12 : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal \^lopt_3\ : STD_LOGIC;
  signal \^lopt_4\ : STD_LOGIC;
  signal \^lopt_5\ : STD_LOGIC;
  signal \^lopt_6\ : STD_LOGIC;
  signal \^lopt_7\ : STD_LOGIC;
  signal \^lopt_8\ : STD_LOGIC;
  signal \^lopt_9\ : STD_LOGIC;
  signal wb_excep_return_addr : STD_LOGIC_VECTOR ( 28 to 28 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native_I1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.Native_I1_CARRY4\ : label is "LO:O";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native_I1_CARRY4\ : label is "PRIMITIVE";
begin
  \LOCKSTEP_Out_reg[3035]\(0) <= \^lockstep_out_reg[3035]\(0);
  \^lopt_2\ <= lopt_1;
  \^lopt_3\ <= lopt_2;
  \^lopt_5\ <= lopt_4;
  \^lopt_6\ <= lopt_5;
  \^lopt_8\ <= lopt_7;
  \^lopt_9\ <= lopt_8;
  lopt <= \^lopt_1\;
  lopt_10 <= \^lopt_11\;
  lopt_11 <= lopt_12;
  lopt_3 <= \^lopt_4\;
  lopt_6 <= \^lopt_7\;
  lopt_9 <= \^lopt_10\;
\Trace_New_Reg_Value[28]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBB8"
    )
        port map (
      I0 => wb_excep_return_addr(28),
      I1 => wb_exception_i_reg,
      I2 => \wb_read_lsb_sel_reg[1]\,
      I3 => Q(0),
      O => \^lockstep_out_reg[3035]\(0)
    );
\Using_FPGA.Native_I1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => \Using_FPGA.Native\,
      CO(3) => \^lopt_7\,
      CO(2) => \^lopt_4\,
      CO(1) => \^lopt_1\,
      CO(0) => LO,
      CYINIT => '0',
      DI(3) => \^lopt_8\,
      DI(2) => \^lopt_5\,
      DI(1) => \^lopt_2\,
      DI(0) => DI,
      O(3) => lopt_12,
      O(2) => \^lopt_11\,
      O(1) => \^lopt_10\,
      O(0) => wb_excep_return_addr(28),
      S(3) => \^lopt_9\,
      S(2) => \^lopt_6\,
      S(1) => \^lopt_3\,
      S(0) => S
    );
\data_rd_reg[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BFBFBF808080"
    )
        port map (
      I0 => \^lockstep_out_reg[3035]\(0),
      I1 => WB_GPR_Wr_Dbg,
      I2 => \Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg\,
      I3 => \wb_MSR_i_reg[28]\(0),
      I4 => read_register_MSR_1_reg,
      I5 => DI,
      O => \data_rd_reg_reg[28]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_572 is
  port (
    \data_rd_reg_reg[29]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \LOCKSTEP_Out_reg[3036]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    LO : out STD_LOGIC;
    WB_GPR_Wr_Dbg : in STD_LOGIC;
    \Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg\ : in STD_LOGIC;
    \wb_MSR_i_reg[29]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    read_register_MSR_1_reg : in STD_LOGIC;
    DI : in STD_LOGIC;
    wb_exception_i_reg : in STD_LOGIC;
    \wb_read_lsb_sel_reg[1]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC;
    \Using_FPGA.Native\ : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_572 : entity is "MB_MUXCY_XORCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_572;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_572 is
  signal \^lo\ : STD_LOGIC;
  signal \^lockstep_out_reg[3036]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal wb_excep_return_addr : STD_LOGIC_VECTOR ( 29 to 29 );
begin
  LO <= \^lo\;
  \LOCKSTEP_Out_reg[3036]\(0) <= \^lockstep_out_reg[3036]\(0);
  \^lo\ <= lopt;
  wb_excep_return_addr(29) <= lopt_1;
\Trace_New_Reg_Value[29]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBB8"
    )
        port map (
      I0 => wb_excep_return_addr(29),
      I1 => wb_exception_i_reg,
      I2 => \wb_read_lsb_sel_reg[1]\,
      I3 => Q(0),
      O => \^lockstep_out_reg[3036]\(0)
    );
\data_rd_reg[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BFBFBF808080"
    )
        port map (
      I0 => \^lockstep_out_reg[3036]\(0),
      I1 => WB_GPR_Wr_Dbg,
      I2 => \Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg\,
      I3 => \wb_MSR_i_reg[29]\(0),
      I4 => read_register_MSR_1_reg,
      I5 => DI,
      O => \data_rd_reg_reg[29]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_575 is
  port (
    LO : out STD_LOGIC;
    \LOCKSTEP_Out_reg[3009]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC;
    \Using_FPGA.Native\ : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_575 : entity is "MB_MUXCY_XORCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_575;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_575 is
  signal \^lo\ : STD_LOGIC;
  signal \^lockstep_out_reg[3009]\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  LO <= \^lo\;
  \LOCKSTEP_Out_reg[3009]\(0) <= \^lockstep_out_reg[3009]\(0);
  \^lo\ <= lopt;
  \^lockstep_out_reg[3009]\(0) <= lopt_1;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_578 is
  port (
    \data_rd_reg_reg[30]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \LOCKSTEP_Out_reg[3037]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    LO : out STD_LOGIC;
    WB_GPR_Wr_Dbg : in STD_LOGIC;
    \Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg\ : in STD_LOGIC;
    \wb_MSR_i_reg[30]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    read_register_MSR_1_reg : in STD_LOGIC;
    DI : in STD_LOGIC;
    wb_exception_i_reg : in STD_LOGIC;
    \wb_read_lsb_sel_reg[1]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC;
    \Using_FPGA.Native\ : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_578 : entity is "MB_MUXCY_XORCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_578;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_578 is
  signal \^lo\ : STD_LOGIC;
  signal \^lockstep_out_reg[3037]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal wb_excep_return_addr : STD_LOGIC_VECTOR ( 30 to 30 );
begin
  LO <= \^lo\;
  \LOCKSTEP_Out_reg[3037]\(0) <= \^lockstep_out_reg[3037]\(0);
  \^lo\ <= lopt;
  wb_excep_return_addr(30) <= lopt_1;
\Trace_New_Reg_Value[30]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBB8"
    )
        port map (
      I0 => wb_excep_return_addr(30),
      I1 => wb_exception_i_reg,
      I2 => \wb_read_lsb_sel_reg[1]\,
      I3 => Q(0),
      O => \^lockstep_out_reg[3037]\(0)
    );
\data_rd_reg[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BFBFBF808080"
    )
        port map (
      I0 => \^lockstep_out_reg[3037]\(0),
      I1 => WB_GPR_Wr_Dbg,
      I2 => \Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg\,
      I3 => \wb_MSR_i_reg[30]\(0),
      I4 => read_register_MSR_1_reg,
      I5 => DI,
      O => \data_rd_reg_reg[30]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_581 is
  port (
    \data_rd_reg_reg[31]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \LOCKSTEP_Out_reg[3038]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    LO : out STD_LOGIC;
    WB_GPR_Wr_Dbg : in STD_LOGIC;
    \Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg\ : in STD_LOGIC;
    DI : in STD_LOGIC;
    read_register_MSR_1_reg : in STD_LOGIC;
    wb_exception_i_reg : in STD_LOGIC;
    \wb_read_lsb_sel_reg[1]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC;
    CI : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_581 : entity is "MB_MUXCY_XORCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_581;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_581 is
  signal \^lo\ : STD_LOGIC;
  signal \^lockstep_out_reg[3038]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal wb_excep_return_addr : STD_LOGIC_VECTOR ( 31 to 31 );
begin
  LO <= \^lo\;
  \LOCKSTEP_Out_reg[3038]\(0) <= \^lockstep_out_reg[3038]\(0);
  \^lo\ <= lopt;
  wb_excep_return_addr(31) <= lopt_1;
\Trace_New_Reg_Value[31]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBB8"
    )
        port map (
      I0 => wb_excep_return_addr(31),
      I1 => wb_exception_i_reg,
      I2 => \wb_read_lsb_sel_reg[1]\,
      I3 => Q(0),
      O => \^lockstep_out_reg[3038]\(0)
    );
\data_rd_reg[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8080BF80"
    )
        port map (
      I0 => \^lockstep_out_reg[3038]\(0),
      I1 => WB_GPR_Wr_Dbg,
      I2 => \Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg\,
      I3 => DI,
      I4 => read_register_MSR_1_reg,
      O => \data_rd_reg_reg[31]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_584 is
  port (
    LO : out STD_LOGIC;
    \LOCKSTEP_Out_reg[3010]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC;
    \Using_FPGA.Native\ : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_584 : entity is "MB_MUXCY_XORCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_584;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_584 is
  signal \^lo\ : STD_LOGIC;
  signal \^lockstep_out_reg[3010]\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  LO <= \^lo\;
  \LOCKSTEP_Out_reg[3010]\(0) <= \^lockstep_out_reg[3010]\(0);
  \^lo\ <= lopt;
  \^lockstep_out_reg[3010]\(0) <= lopt_1;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_587 is
  port (
    LO : out STD_LOGIC;
    \LOCKSTEP_Out_reg[3011]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC;
    \Using_FPGA.Native\ : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : in STD_LOGIC;
    lopt_8 : in STD_LOGIC;
    lopt_9 : out STD_LOGIC;
    lopt_10 : out STD_LOGIC;
    lopt_11 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_587 : entity is "MB_MUXCY_XORCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_587;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_587 is
  signal \^lopt_1\ : STD_LOGIC;
  signal \^lopt_10\ : STD_LOGIC;
  signal \^lopt_11\ : STD_LOGIC;
  signal lopt_12 : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal \^lopt_3\ : STD_LOGIC;
  signal \^lopt_4\ : STD_LOGIC;
  signal \^lopt_5\ : STD_LOGIC;
  signal \^lopt_6\ : STD_LOGIC;
  signal \^lopt_7\ : STD_LOGIC;
  signal \^lopt_8\ : STD_LOGIC;
  signal \^lopt_9\ : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native_I1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.Native_I1_CARRY4\ : label is "LO:O";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native_I1_CARRY4\ : label is "PRIMITIVE";
begin
  \^lopt_2\ <= lopt_1;
  \^lopt_3\ <= lopt_2;
  \^lopt_5\ <= lopt_4;
  \^lopt_6\ <= lopt_5;
  \^lopt_8\ <= lopt_7;
  \^lopt_9\ <= lopt_8;
  lopt <= \^lopt_1\;
  lopt_10 <= \^lopt_11\;
  lopt_11 <= lopt_12;
  lopt_3 <= \^lopt_4\;
  lopt_6 <= \^lopt_7\;
  lopt_9 <= \^lopt_10\;
\Using_FPGA.Native_I1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => \Using_FPGA.Native_0\,
      CO(3) => \^lopt_7\,
      CO(2) => \^lopt_4\,
      CO(1) => \^lopt_1\,
      CO(0) => LO,
      CYINIT => '0',
      DI(3) => \^lopt_8\,
      DI(2) => \^lopt_5\,
      DI(1) => \^lopt_2\,
      DI(0) => \Using_FPGA.Native\,
      O(3) => lopt_12,
      O(2) => \^lopt_11\,
      O(1) => \^lopt_10\,
      O(0) => \LOCKSTEP_Out_reg[3011]\(0),
      S(3) => \^lopt_9\,
      S(2) => \^lopt_6\,
      S(1) => \^lopt_3\,
      S(0) => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_590 is
  port (
    LO : out STD_LOGIC;
    \LOCKSTEP_Out_reg[3012]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC;
    \Using_FPGA.Native\ : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_590 : entity is "MB_MUXCY_XORCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_590;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_590 is
  signal \^lo\ : STD_LOGIC;
  signal \^lockstep_out_reg[3012]\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  LO <= \^lo\;
  \LOCKSTEP_Out_reg[3012]\(0) <= \^lockstep_out_reg[3012]\(0);
  \^lo\ <= lopt;
  \^lockstep_out_reg[3012]\(0) <= lopt_1;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_593 is
  port (
    LO : out STD_LOGIC;
    \LOCKSTEP_Out_reg[3013]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC;
    \Using_FPGA.Native\ : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_593 : entity is "MB_MUXCY_XORCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_593;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_593 is
  signal \^lo\ : STD_LOGIC;
  signal \^lockstep_out_reg[3013]\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  LO <= \^lo\;
  \LOCKSTEP_Out_reg[3013]\(0) <= \^lockstep_out_reg[3013]\(0);
  \^lo\ <= lopt;
  \^lockstep_out_reg[3013]\(0) <= lopt_1;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_596 is
  port (
    LO : out STD_LOGIC;
    \LOCKSTEP_Out_reg[3014]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC;
    \Using_FPGA.Native\ : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_596 : entity is "MB_MUXCY_XORCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_596;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_596 is
  signal \^lo\ : STD_LOGIC;
  signal \^lockstep_out_reg[3014]\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  LO <= \^lo\;
  \LOCKSTEP_Out_reg[3014]\(0) <= \^lockstep_out_reg[3014]\(0);
  \^lo\ <= lopt;
  \^lockstep_out_reg[3014]\(0) <= lopt_1;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_599 is
  port (
    LO : out STD_LOGIC;
    \LOCKSTEP_Out_reg[3015]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC;
    \Using_FPGA.Native\ : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : in STD_LOGIC;
    lopt_8 : in STD_LOGIC;
    lopt_9 : out STD_LOGIC;
    lopt_10 : out STD_LOGIC;
    lopt_11 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_599 : entity is "MB_MUXCY_XORCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_599;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_599 is
  signal \^lopt_1\ : STD_LOGIC;
  signal \^lopt_10\ : STD_LOGIC;
  signal \^lopt_11\ : STD_LOGIC;
  signal lopt_12 : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal \^lopt_3\ : STD_LOGIC;
  signal \^lopt_4\ : STD_LOGIC;
  signal \^lopt_5\ : STD_LOGIC;
  signal \^lopt_6\ : STD_LOGIC;
  signal \^lopt_7\ : STD_LOGIC;
  signal \^lopt_8\ : STD_LOGIC;
  signal \^lopt_9\ : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native_I1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.Native_I1_CARRY4\ : label is "LO:O";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native_I1_CARRY4\ : label is "PRIMITIVE";
begin
  \^lopt_2\ <= lopt_1;
  \^lopt_3\ <= lopt_2;
  \^lopt_5\ <= lopt_4;
  \^lopt_6\ <= lopt_5;
  \^lopt_8\ <= lopt_7;
  \^lopt_9\ <= lopt_8;
  lopt <= \^lopt_1\;
  lopt_10 <= \^lopt_11\;
  lopt_11 <= lopt_12;
  lopt_3 <= \^lopt_4\;
  lopt_6 <= \^lopt_7\;
  lopt_9 <= \^lopt_10\;
\Using_FPGA.Native_I1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => \Using_FPGA.Native_0\,
      CO(3) => \^lopt_7\,
      CO(2) => \^lopt_4\,
      CO(1) => \^lopt_1\,
      CO(0) => LO,
      CYINIT => '0',
      DI(3) => \^lopt_8\,
      DI(2) => \^lopt_5\,
      DI(1) => \^lopt_2\,
      DI(0) => \Using_FPGA.Native\,
      O(3) => lopt_12,
      O(2) => \^lopt_11\,
      O(1) => \^lopt_10\,
      O(0) => \LOCKSTEP_Out_reg[3015]\(0),
      S(3) => \^lopt_9\,
      S(2) => \^lopt_6\,
      S(1) => \^lopt_3\,
      S(0) => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_602 is
  port (
    LO : out STD_LOGIC;
    \LOCKSTEP_Out_reg[3016]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC;
    \Using_FPGA.Native\ : in STD_LOGIC;
    CI : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_602 : entity is "MB_MUXCY_XORCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_602;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_602 is
  signal \^lo\ : STD_LOGIC;
  signal \^lockstep_out_reg[3016]\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  LO <= \^lo\;
  \LOCKSTEP_Out_reg[3016]\(0) <= \^lockstep_out_reg[3016]\(0);
  \^lo\ <= lopt;
  \^lockstep_out_reg[3016]\(0) <= lopt_1;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_721 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \Data_Addr[9]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC;
    DI : in STD_LOGIC;
    EX_CarryIn : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_721 : entity is "MB_MUXCY_XORCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_721;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_721 is
  signal \^data_addr[9]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ex_carryout\ : STD_LOGIC;
begin
  \Data_Addr[9]\(0) <= \^data_addr[9]\(0);
  EX_CarryOut <= \^ex_carryout\;
  \^data_addr[9]\(0) <= lopt_1;
  \^ex_carryout\ <= lopt;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_723 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \Data_Addr[8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC;
    DI : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_723 : entity is "MB_MUXCY_XORCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_723;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_723 is
  signal \^data_addr[8]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ex_carryout\ : STD_LOGIC;
begin
  \Data_Addr[8]\(0) <= \^data_addr[8]\(0);
  EX_CarryOut <= \^ex_carryout\;
  \^data_addr[8]\(0) <= lopt_1;
  \^ex_carryout\ <= lopt;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_725 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \Data_Addr[7]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC;
    DI : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_725 : entity is "MB_MUXCY_XORCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_725;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_725 is
  signal \^data_addr[7]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ex_carryout\ : STD_LOGIC;
begin
  \Data_Addr[7]\(0) <= \^data_addr[7]\(0);
  EX_CarryOut <= \^ex_carryout\;
  \^data_addr[7]\(0) <= lopt_1;
  \^ex_carryout\ <= lopt;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_727 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \Data_Addr[6]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC;
    DI : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : in STD_LOGIC;
    lopt_8 : in STD_LOGIC;
    lopt_9 : out STD_LOGIC;
    lopt_10 : out STD_LOGIC;
    lopt_11 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_727 : entity is "MB_MUXCY_XORCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_727;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_727 is
  signal \^lopt_1\ : STD_LOGIC;
  signal \^lopt_10\ : STD_LOGIC;
  signal \^lopt_11\ : STD_LOGIC;
  signal lopt_12 : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal \^lopt_3\ : STD_LOGIC;
  signal \^lopt_4\ : STD_LOGIC;
  signal \^lopt_5\ : STD_LOGIC;
  signal \^lopt_6\ : STD_LOGIC;
  signal \^lopt_7\ : STD_LOGIC;
  signal \^lopt_8\ : STD_LOGIC;
  signal \^lopt_9\ : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native_I1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.Native_I1_CARRY4\ : label is "LO:O";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native_I1_CARRY4\ : label is "PRIMITIVE";
begin
  \^lopt_2\ <= lopt_1;
  \^lopt_3\ <= lopt_2;
  \^lopt_5\ <= lopt_4;
  \^lopt_6\ <= lopt_5;
  \^lopt_8\ <= lopt_7;
  \^lopt_9\ <= lopt_8;
  lopt <= \^lopt_1\;
  lopt_10 <= \^lopt_11\;
  lopt_11 <= lopt_12;
  lopt_3 <= \^lopt_4\;
  lopt_6 <= \^lopt_7\;
  lopt_9 <= \^lopt_10\;
\Using_FPGA.Native_I1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => LO,
      CO(3) => \^lopt_7\,
      CO(2) => \^lopt_4\,
      CO(1) => \^lopt_1\,
      CO(0) => EX_CarryOut,
      CYINIT => '0',
      DI(3) => \^lopt_8\,
      DI(2) => \^lopt_5\,
      DI(1) => \^lopt_2\,
      DI(0) => DI,
      O(3) => lopt_12,
      O(2) => \^lopt_11\,
      O(1) => \^lopt_10\,
      O(0) => \Data_Addr[6]\(0),
      S(3) => \^lopt_9\,
      S(2) => \^lopt_6\,
      S(1) => \^lopt_3\,
      S(0) => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_729 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \Data_Addr[5]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC;
    DI : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_729 : entity is "MB_MUXCY_XORCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_729;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_729 is
  signal \^data_addr[5]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ex_carryout\ : STD_LOGIC;
begin
  \Data_Addr[5]\(0) <= \^data_addr[5]\(0);
  EX_CarryOut <= \^ex_carryout\;
  \^data_addr[5]\(0) <= lopt_1;
  \^ex_carryout\ <= lopt;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_731 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \Data_Addr[4]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC;
    DI : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_731 : entity is "MB_MUXCY_XORCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_731;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_731 is
  signal \^data_addr[4]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ex_carryout\ : STD_LOGIC;
begin
  \Data_Addr[4]\(0) <= \^data_addr[4]\(0);
  EX_CarryOut <= \^ex_carryout\;
  \^data_addr[4]\(0) <= lopt_1;
  \^ex_carryout\ <= lopt;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_733 is
  port (
    mem_valid_req0 : out STD_LOGIC;
    \Data_Addr[3]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    EX_CarryOut : out STD_LOGIC;
    ex_MSR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ex_databus_access : in STD_LOGIC;
    \EX_Op2_reg[0]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S : in STD_LOGIC;
    DI : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_733 : entity is "MB_MUXCY_XORCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_733;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_733 is
  signal \^data_addr[3]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ex_carryout\ : STD_LOGIC;
begin
  \Data_Addr[3]\(0) <= \^data_addr[3]\(0);
  EX_CarryOut <= \^ex_carryout\;
  \^data_addr[3]\(0) <= lopt_1;
  \^ex_carryout\ <= lopt;
mem_valid_req_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => ex_MSR(0),
      I1 => ex_databus_access,
      I2 => \^data_addr[3]\(0),
      I3 => \EX_Op2_reg[0]\(1),
      I4 => \EX_Op2_reg[0]\(0),
      I5 => \EX_Op2_reg[0]\(2),
      O => mem_valid_req0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_735 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \MEM_DataBus_Addr_reg[31]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC;
    DI : in STD_LOGIC;
    EX_CarryIn : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_735 : entity is "MB_MUXCY_XORCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_735;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_735 is
  signal \^ex_carryout\ : STD_LOGIC;
  signal \^mem_databus_addr_reg[31]\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  EX_CarryOut <= \^ex_carryout\;
  \MEM_DataBus_Addr_reg[31]\(0) <= \^mem_databus_addr_reg[31]\(0);
  \^ex_carryout\ <= lopt;
  \^mem_databus_addr_reg[31]\(0) <= lopt_1;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_737 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \MEM_DataBus_Addr_reg[30]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC;
    DI : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : in STD_LOGIC;
    lopt_8 : in STD_LOGIC;
    lopt_9 : out STD_LOGIC;
    lopt_10 : out STD_LOGIC;
    lopt_11 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_737 : entity is "MB_MUXCY_XORCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_737;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_737 is
  signal \^lopt_1\ : STD_LOGIC;
  signal \^lopt_10\ : STD_LOGIC;
  signal \^lopt_11\ : STD_LOGIC;
  signal lopt_12 : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal \^lopt_3\ : STD_LOGIC;
  signal \^lopt_4\ : STD_LOGIC;
  signal \^lopt_5\ : STD_LOGIC;
  signal \^lopt_6\ : STD_LOGIC;
  signal \^lopt_7\ : STD_LOGIC;
  signal \^lopt_8\ : STD_LOGIC;
  signal \^lopt_9\ : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native_I1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.Native_I1_CARRY4\ : label is "LO:O";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native_I1_CARRY4\ : label is "PRIMITIVE";
begin
  \^lopt_2\ <= lopt_1;
  \^lopt_3\ <= lopt_2;
  \^lopt_5\ <= lopt_4;
  \^lopt_6\ <= lopt_5;
  \^lopt_8\ <= lopt_7;
  \^lopt_9\ <= lopt_8;
  lopt <= \^lopt_1\;
  lopt_10 <= \^lopt_11\;
  lopt_11 <= lopt_12;
  lopt_3 <= \^lopt_4\;
  lopt_6 <= \^lopt_7\;
  lopt_9 <= \^lopt_10\;
\Using_FPGA.Native_I1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => LO,
      CO(3) => \^lopt_7\,
      CO(2) => \^lopt_4\,
      CO(1) => \^lopt_1\,
      CO(0) => EX_CarryOut,
      CYINIT => '0',
      DI(3) => \^lopt_8\,
      DI(2) => \^lopt_5\,
      DI(1) => \^lopt_2\,
      DI(0) => DI,
      O(3) => lopt_12,
      O(2) => \^lopt_11\,
      O(1) => \^lopt_10\,
      O(0) => \MEM_DataBus_Addr_reg[30]\(0),
      S(3) => \^lopt_9\,
      S(2) => \^lopt_6\,
      S(1) => \^lopt_3\,
      S(0) => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_739 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \Data_Addr[2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC;
    DI : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : in STD_LOGIC;
    lopt_8 : in STD_LOGIC;
    lopt_9 : out STD_LOGIC;
    lopt_10 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_739 : entity is "MB_MUXCY_XORCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_739;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_739 is
  signal \^lopt_1\ : STD_LOGIC;
  signal \^lopt_10\ : STD_LOGIC;
  signal lopt_11 : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal \^lopt_3\ : STD_LOGIC;
  signal \^lopt_4\ : STD_LOGIC;
  signal \^lopt_5\ : STD_LOGIC;
  signal \^lopt_6\ : STD_LOGIC;
  signal \^lopt_7\ : STD_LOGIC;
  signal \^lopt_8\ : STD_LOGIC;
  signal \^lopt_9\ : STD_LOGIC;
  signal \NLW_Using_FPGA.Native_I1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native_I1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.Native_I1_CARRY4\ : label is "LO:O";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native_I1_CARRY4\ : label is "PRIMITIVE";
begin
  \^lopt_2\ <= lopt_1;
  \^lopt_3\ <= lopt_2;
  \^lopt_5\ <= lopt_4;
  \^lopt_6\ <= lopt_5;
  \^lopt_8\ <= lopt_7;
  \^lopt_9\ <= lopt_8;
  lopt <= \^lopt_1\;
  lopt_10 <= lopt_11;
  lopt_3 <= \^lopt_4\;
  lopt_6 <= \^lopt_7\;
  lopt_9 <= \^lopt_10\;
\Using_FPGA.Native_I1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => LO,
      CO(3) => \^lopt_7\,
      CO(2) => \^lopt_4\,
      CO(1) => \^lopt_1\,
      CO(0) => EX_CarryOut,
      CYINIT => '0',
      DI(3) => \^lopt_8\,
      DI(2) => \^lopt_5\,
      DI(1) => \^lopt_2\,
      DI(0) => DI,
      O(3) => lopt_11,
      O(2) => \NLW_Using_FPGA.Native_I1_CARRY4_O_UNCONNECTED\(2),
      O(1) => \^lopt_10\,
      O(0) => \Data_Addr[2]\(0),
      S(3) => \^lopt_9\,
      S(2) => \^lopt_6\,
      S(1) => \^lopt_3\,
      S(0) => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_741 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \Data_Addr[29]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC;
    DI : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_741 : entity is "MB_MUXCY_XORCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_741;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_741 is
  signal \^data_addr[29]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ex_carryout\ : STD_LOGIC;
begin
  \Data_Addr[29]\(0) <= \^data_addr[29]\(0);
  EX_CarryOut <= \^ex_carryout\;
  \^data_addr[29]\(0) <= lopt_1;
  \^ex_carryout\ <= lopt;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_743 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \Data_Addr[28]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC;
    DI : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_743 : entity is "MB_MUXCY_XORCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_743;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_743 is
  signal \^data_addr[28]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ex_carryout\ : STD_LOGIC;
begin
  \Data_Addr[28]\(0) <= \^data_addr[28]\(0);
  EX_CarryOut <= \^ex_carryout\;
  \^data_addr[28]\(0) <= lopt_1;
  \^ex_carryout\ <= lopt;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_745 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \Data_Addr[27]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC;
    DI : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_745 : entity is "MB_MUXCY_XORCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_745;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_745 is
  signal \^data_addr[27]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ex_carryout\ : STD_LOGIC;
begin
  \Data_Addr[27]\(0) <= \^data_addr[27]\(0);
  EX_CarryOut <= \^ex_carryout\;
  \^data_addr[27]\(0) <= lopt_1;
  \^ex_carryout\ <= lopt;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_747 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \Data_Addr[26]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC;
    DI : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : in STD_LOGIC;
    lopt_8 : in STD_LOGIC;
    lopt_9 : out STD_LOGIC;
    lopt_10 : out STD_LOGIC;
    lopt_11 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_747 : entity is "MB_MUXCY_XORCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_747;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_747 is
  signal \^lopt_1\ : STD_LOGIC;
  signal \^lopt_10\ : STD_LOGIC;
  signal \^lopt_11\ : STD_LOGIC;
  signal lopt_12 : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal \^lopt_3\ : STD_LOGIC;
  signal \^lopt_4\ : STD_LOGIC;
  signal \^lopt_5\ : STD_LOGIC;
  signal \^lopt_6\ : STD_LOGIC;
  signal \^lopt_7\ : STD_LOGIC;
  signal \^lopt_8\ : STD_LOGIC;
  signal \^lopt_9\ : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native_I1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.Native_I1_CARRY4\ : label is "LO:O";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native_I1_CARRY4\ : label is "PRIMITIVE";
begin
  \^lopt_2\ <= lopt_1;
  \^lopt_3\ <= lopt_2;
  \^lopt_5\ <= lopt_4;
  \^lopt_6\ <= lopt_5;
  \^lopt_8\ <= lopt_7;
  \^lopt_9\ <= lopt_8;
  lopt <= \^lopt_1\;
  lopt_10 <= \^lopt_11\;
  lopt_11 <= lopt_12;
  lopt_3 <= \^lopt_4\;
  lopt_6 <= \^lopt_7\;
  lopt_9 <= \^lopt_10\;
\Using_FPGA.Native_I1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => LO,
      CO(3) => \^lopt_7\,
      CO(2) => \^lopt_4\,
      CO(1) => \^lopt_1\,
      CO(0) => EX_CarryOut,
      CYINIT => '0',
      DI(3) => \^lopt_8\,
      DI(2) => \^lopt_5\,
      DI(1) => \^lopt_2\,
      DI(0) => DI,
      O(3) => lopt_12,
      O(2) => \^lopt_11\,
      O(1) => \^lopt_10\,
      O(0) => \Data_Addr[26]\(0),
      S(3) => \^lopt_9\,
      S(2) => \^lopt_6\,
      S(1) => \^lopt_3\,
      S(0) => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_749 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \Data_Addr[25]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC;
    DI : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_749 : entity is "MB_MUXCY_XORCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_749;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_749 is
  signal \^data_addr[25]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ex_carryout\ : STD_LOGIC;
begin
  \Data_Addr[25]\(0) <= \^data_addr[25]\(0);
  EX_CarryOut <= \^ex_carryout\;
  \^data_addr[25]\(0) <= lopt_1;
  \^ex_carryout\ <= lopt;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_751 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \Data_Addr[24]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC;
    DI : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_751 : entity is "MB_MUXCY_XORCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_751;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_751 is
  signal \^data_addr[24]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ex_carryout\ : STD_LOGIC;
begin
  \Data_Addr[24]\(0) <= \^data_addr[24]\(0);
  EX_CarryOut <= \^ex_carryout\;
  \^data_addr[24]\(0) <= lopt_1;
  \^ex_carryout\ <= lopt;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_753 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \Data_Addr[23]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC;
    DI : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_753 : entity is "MB_MUXCY_XORCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_753;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_753 is
  signal \^data_addr[23]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ex_carryout\ : STD_LOGIC;
begin
  \Data_Addr[23]\(0) <= \^data_addr[23]\(0);
  EX_CarryOut <= \^ex_carryout\;
  \^data_addr[23]\(0) <= lopt_1;
  \^ex_carryout\ <= lopt;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_755 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \Data_Addr[22]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC;
    DI : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : in STD_LOGIC;
    lopt_8 : in STD_LOGIC;
    lopt_9 : out STD_LOGIC;
    lopt_10 : out STD_LOGIC;
    lopt_11 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_755 : entity is "MB_MUXCY_XORCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_755;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_755 is
  signal \^lopt_1\ : STD_LOGIC;
  signal \^lopt_10\ : STD_LOGIC;
  signal \^lopt_11\ : STD_LOGIC;
  signal lopt_12 : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal \^lopt_3\ : STD_LOGIC;
  signal \^lopt_4\ : STD_LOGIC;
  signal \^lopt_5\ : STD_LOGIC;
  signal \^lopt_6\ : STD_LOGIC;
  signal \^lopt_7\ : STD_LOGIC;
  signal \^lopt_8\ : STD_LOGIC;
  signal \^lopt_9\ : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native_I1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.Native_I1_CARRY4\ : label is "LO:O";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native_I1_CARRY4\ : label is "PRIMITIVE";
begin
  \^lopt_2\ <= lopt_1;
  \^lopt_3\ <= lopt_2;
  \^lopt_5\ <= lopt_4;
  \^lopt_6\ <= lopt_5;
  \^lopt_8\ <= lopt_7;
  \^lopt_9\ <= lopt_8;
  lopt <= \^lopt_1\;
  lopt_10 <= \^lopt_11\;
  lopt_11 <= lopt_12;
  lopt_3 <= \^lopt_4\;
  lopt_6 <= \^lopt_7\;
  lopt_9 <= \^lopt_10\;
\Using_FPGA.Native_I1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => LO,
      CO(3) => \^lopt_7\,
      CO(2) => \^lopt_4\,
      CO(1) => \^lopt_1\,
      CO(0) => EX_CarryOut,
      CYINIT => '0',
      DI(3) => \^lopt_8\,
      DI(2) => \^lopt_5\,
      DI(1) => \^lopt_2\,
      DI(0) => DI,
      O(3) => lopt_12,
      O(2) => \^lopt_11\,
      O(1) => \^lopt_10\,
      O(0) => \Data_Addr[22]\(0),
      S(3) => \^lopt_9\,
      S(2) => \^lopt_6\,
      S(1) => \^lopt_3\,
      S(0) => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_757 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \Data_Addr[21]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC;
    DI : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_757 : entity is "MB_MUXCY_XORCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_757;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_757 is
  signal \^data_addr[21]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ex_carryout\ : STD_LOGIC;
begin
  \Data_Addr[21]\(0) <= \^data_addr[21]\(0);
  EX_CarryOut <= \^ex_carryout\;
  \^data_addr[21]\(0) <= lopt_1;
  \^ex_carryout\ <= lopt;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_759 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \Data_Addr[20]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC;
    DI : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_759 : entity is "MB_MUXCY_XORCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_759;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_759 is
  signal \^data_addr[20]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ex_carryout\ : STD_LOGIC;
begin
  \Data_Addr[20]\(0) <= \^data_addr[20]\(0);
  EX_CarryOut <= \^ex_carryout\;
  \^data_addr[20]\(0) <= lopt_1;
  \^ex_carryout\ <= lopt;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_761 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \Data_Addr[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC;
    DI : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_761 : entity is "MB_MUXCY_XORCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_761;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_761 is
  signal \^data_addr[1]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ex_carryout\ : STD_LOGIC;
begin
  \Data_Addr[1]\(0) <= \^data_addr[1]\(0);
  EX_CarryOut <= \^ex_carryout\;
  \^data_addr[1]\(0) <= lopt_1;
  \^ex_carryout\ <= lopt;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_763 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \Data_Addr[19]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC;
    DI : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_763 : entity is "MB_MUXCY_XORCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_763;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_763 is
  signal \^data_addr[19]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ex_carryout\ : STD_LOGIC;
begin
  \Data_Addr[19]\(0) <= \^data_addr[19]\(0);
  EX_CarryOut <= \^ex_carryout\;
  \^data_addr[19]\(0) <= lopt_1;
  \^ex_carryout\ <= lopt;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_765 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \Data_Addr[18]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC;
    DI : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : in STD_LOGIC;
    lopt_8 : in STD_LOGIC;
    lopt_9 : out STD_LOGIC;
    lopt_10 : out STD_LOGIC;
    lopt_11 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_765 : entity is "MB_MUXCY_XORCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_765;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_765 is
  signal \^lopt_1\ : STD_LOGIC;
  signal \^lopt_10\ : STD_LOGIC;
  signal \^lopt_11\ : STD_LOGIC;
  signal lopt_12 : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal \^lopt_3\ : STD_LOGIC;
  signal \^lopt_4\ : STD_LOGIC;
  signal \^lopt_5\ : STD_LOGIC;
  signal \^lopt_6\ : STD_LOGIC;
  signal \^lopt_7\ : STD_LOGIC;
  signal \^lopt_8\ : STD_LOGIC;
  signal \^lopt_9\ : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native_I1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.Native_I1_CARRY4\ : label is "LO:O";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native_I1_CARRY4\ : label is "PRIMITIVE";
begin
  \^lopt_2\ <= lopt_1;
  \^lopt_3\ <= lopt_2;
  \^lopt_5\ <= lopt_4;
  \^lopt_6\ <= lopt_5;
  \^lopt_8\ <= lopt_7;
  \^lopt_9\ <= lopt_8;
  lopt <= \^lopt_1\;
  lopt_10 <= \^lopt_11\;
  lopt_11 <= lopt_12;
  lopt_3 <= \^lopt_4\;
  lopt_6 <= \^lopt_7\;
  lopt_9 <= \^lopt_10\;
\Using_FPGA.Native_I1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => LO,
      CO(3) => \^lopt_7\,
      CO(2) => \^lopt_4\,
      CO(1) => \^lopt_1\,
      CO(0) => EX_CarryOut,
      CYINIT => '0',
      DI(3) => \^lopt_8\,
      DI(2) => \^lopt_5\,
      DI(1) => \^lopt_2\,
      DI(0) => DI,
      O(3) => lopt_12,
      O(2) => \^lopt_11\,
      O(1) => \^lopt_10\,
      O(0) => \Data_Addr[18]\(0),
      S(3) => \^lopt_9\,
      S(2) => \^lopt_6\,
      S(1) => \^lopt_3\,
      S(0) => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_767 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \Data_Addr[17]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC;
    DI : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_767 : entity is "MB_MUXCY_XORCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_767;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_767 is
  signal \^data_addr[17]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ex_carryout\ : STD_LOGIC;
begin
  \Data_Addr[17]\(0) <= \^data_addr[17]\(0);
  EX_CarryOut <= \^ex_carryout\;
  \^data_addr[17]\(0) <= lopt_1;
  \^ex_carryout\ <= lopt;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_769 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \Data_Addr[16]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC;
    DI : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_769 : entity is "MB_MUXCY_XORCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_769;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_769 is
  signal \^data_addr[16]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ex_carryout\ : STD_LOGIC;
begin
  \Data_Addr[16]\(0) <= \^data_addr[16]\(0);
  EX_CarryOut <= \^ex_carryout\;
  \^data_addr[16]\(0) <= lopt_1;
  \^ex_carryout\ <= lopt;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_771 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \Data_Addr[15]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC;
    DI : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_771 : entity is "MB_MUXCY_XORCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_771;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_771 is
  signal \^data_addr[15]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ex_carryout\ : STD_LOGIC;
begin
  \Data_Addr[15]\(0) <= \^data_addr[15]\(0);
  EX_CarryOut <= \^ex_carryout\;
  \^data_addr[15]\(0) <= lopt_1;
  \^ex_carryout\ <= lopt;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_773 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \Data_Addr[14]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC;
    DI : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : in STD_LOGIC;
    lopt_8 : in STD_LOGIC;
    lopt_9 : out STD_LOGIC;
    lopt_10 : out STD_LOGIC;
    lopt_11 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_773 : entity is "MB_MUXCY_XORCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_773;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_773 is
  signal \^lopt_1\ : STD_LOGIC;
  signal \^lopt_10\ : STD_LOGIC;
  signal \^lopt_11\ : STD_LOGIC;
  signal lopt_12 : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal \^lopt_3\ : STD_LOGIC;
  signal \^lopt_4\ : STD_LOGIC;
  signal \^lopt_5\ : STD_LOGIC;
  signal \^lopt_6\ : STD_LOGIC;
  signal \^lopt_7\ : STD_LOGIC;
  signal \^lopt_8\ : STD_LOGIC;
  signal \^lopt_9\ : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native_I1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.Native_I1_CARRY4\ : label is "LO:O";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native_I1_CARRY4\ : label is "PRIMITIVE";
begin
  \^lopt_2\ <= lopt_1;
  \^lopt_3\ <= lopt_2;
  \^lopt_5\ <= lopt_4;
  \^lopt_6\ <= lopt_5;
  \^lopt_8\ <= lopt_7;
  \^lopt_9\ <= lopt_8;
  lopt <= \^lopt_1\;
  lopt_10 <= \^lopt_11\;
  lopt_11 <= lopt_12;
  lopt_3 <= \^lopt_4\;
  lopt_6 <= \^lopt_7\;
  lopt_9 <= \^lopt_10\;
\Using_FPGA.Native_I1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => LO,
      CO(3) => \^lopt_7\,
      CO(2) => \^lopt_4\,
      CO(1) => \^lopt_1\,
      CO(0) => EX_CarryOut,
      CYINIT => '0',
      DI(3) => \^lopt_8\,
      DI(2) => \^lopt_5\,
      DI(1) => \^lopt_2\,
      DI(0) => DI,
      O(3) => lopt_12,
      O(2) => \^lopt_11\,
      O(1) => \^lopt_10\,
      O(0) => \Data_Addr[14]\(0),
      S(3) => \^lopt_9\,
      S(2) => \^lopt_6\,
      S(1) => \^lopt_3\,
      S(0) => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_775 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \Data_Addr[13]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC;
    DI : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_775 : entity is "MB_MUXCY_XORCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_775;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_775 is
  signal \^data_addr[13]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ex_carryout\ : STD_LOGIC;
begin
  \Data_Addr[13]\(0) <= \^data_addr[13]\(0);
  EX_CarryOut <= \^ex_carryout\;
  \^data_addr[13]\(0) <= lopt_1;
  \^ex_carryout\ <= lopt;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_777 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \Data_Addr[12]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC;
    DI : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_777 : entity is "MB_MUXCY_XORCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_777;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_777 is
  signal \^data_addr[12]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ex_carryout\ : STD_LOGIC;
begin
  \Data_Addr[12]\(0) <= \^data_addr[12]\(0);
  EX_CarryOut <= \^ex_carryout\;
  \^data_addr[12]\(0) <= lopt_1;
  \^ex_carryout\ <= lopt;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_779 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \Data_Addr[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC;
    DI : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_779 : entity is "MB_MUXCY_XORCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_779;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_779 is
  signal \^data_addr[11]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ex_carryout\ : STD_LOGIC;
begin
  \Data_Addr[11]\(0) <= \^data_addr[11]\(0);
  EX_CarryOut <= \^ex_carryout\;
  \^data_addr[11]\(0) <= lopt_1;
  \^ex_carryout\ <= lopt;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_781 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \Data_Addr[10]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC;
    DI : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : in STD_LOGIC;
    lopt_8 : in STD_LOGIC;
    lopt_9 : out STD_LOGIC;
    lopt_10 : out STD_LOGIC;
    lopt_11 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_781 : entity is "MB_MUXCY_XORCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_781;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_781 is
  signal \^lopt_1\ : STD_LOGIC;
  signal \^lopt_10\ : STD_LOGIC;
  signal \^lopt_11\ : STD_LOGIC;
  signal lopt_12 : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal \^lopt_3\ : STD_LOGIC;
  signal \^lopt_4\ : STD_LOGIC;
  signal \^lopt_5\ : STD_LOGIC;
  signal \^lopt_6\ : STD_LOGIC;
  signal \^lopt_7\ : STD_LOGIC;
  signal \^lopt_8\ : STD_LOGIC;
  signal \^lopt_9\ : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native_I1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.Native_I1_CARRY4\ : label is "LO:O";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native_I1_CARRY4\ : label is "PRIMITIVE";
begin
  \^lopt_2\ <= lopt_1;
  \^lopt_3\ <= lopt_2;
  \^lopt_5\ <= lopt_4;
  \^lopt_6\ <= lopt_5;
  \^lopt_8\ <= lopt_7;
  \^lopt_9\ <= lopt_8;
  lopt <= \^lopt_1\;
  lopt_10 <= \^lopt_11\;
  lopt_11 <= lopt_12;
  lopt_3 <= \^lopt_4\;
  lopt_6 <= \^lopt_7\;
  lopt_9 <= \^lopt_10\;
\Using_FPGA.Native_I1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => LO,
      CO(3) => \^lopt_7\,
      CO(2) => \^lopt_4\,
      CO(1) => \^lopt_1\,
      CO(0) => EX_CarryOut,
      CYINIT => '0',
      DI(3) => \^lopt_8\,
      DI(2) => \^lopt_5\,
      DI(1) => \^lopt_2\,
      DI(0) => DI,
      O(3) => lopt_12,
      O(2) => \^lopt_11\,
      O(1) => \^lopt_10\,
      O(0) => \Data_Addr[10]\(0),
      S(3) => \^lopt_9\,
      S(2) => \^lopt_6\,
      S(1) => \^lopt_3\,
      S(0) => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_782 is
  port (
    p_26_in : out STD_LOGIC;
    \Data_Addr[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native\ : out STD_LOGIC;
    \EX_Op2_reg[1]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ex_databus_access : in STD_LOGIC;
    S : in STD_LOGIC;
    DI : in STD_LOGIC;
    CI : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_782 : entity is "MB_MUXCY_XORCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_782;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_782 is
  signal \^data_addr[0]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^using_fpga.native\ : STD_LOGIC;
begin
  \Data_Addr[0]\(0) <= \^data_addr[0]\(0);
  \Using_FPGA.Native\ <= \^using_fpga.native\;
  \^data_addr[0]\(0) <= lopt_1;
  \^using_fpga.native\ <= lopt;
mem_valid_req_XX_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => \^data_addr[0]\(0),
      I1 => \EX_Op2_reg[1]\(1),
      I2 => \EX_Op2_reg[1]\(2),
      I3 => \EX_Op2_reg[1]\(0),
      I4 => ex_databus_access,
      O => p_26_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7 is
  port (
    sel_input_i_1 : out STD_LOGIC;
    I4_0 : out STD_LOGIC;
    sel_input_iii_0 : in STD_LOGIC;
    sel_input_delayslot : in STD_LOGIC;
    ex_branch_with_delayslot_i : in STD_LOGIC;
    \wb_exception_kind_i_reg[28]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    wb_exception_i_reg : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7 is
  signal \^i4_0\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  I4_0 <= \^i4_0\;
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => sel_input_iii_0,
      I1 => sel_input_delayslot,
      O => sel_input_i_1,
      S => \^i4_0\
    );
\Using_FPGA.Native_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8AAAAAAA"
    )
        port map (
      I0 => ex_branch_with_delayslot_i,
      I1 => \wb_exception_kind_i_reg[28]\(1),
      I2 => \wb_exception_kind_i_reg[28]\(0),
      I3 => \wb_exception_kind_i_reg[28]\(2),
      I4 => wb_exception_i_reg,
      O => \^i4_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_316 is
  port (
    of_instr_ii_42 : out STD_LOGIC;
    of_pause_reg : in STD_LOGIC;
    I0169_out : in STD_LOGIC;
    I1167_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_316 : entity is "MB_MUXF7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_316;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_316 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I0169_out,
      I1 => I1167_out,
      O => of_instr_ii_42,
      S => of_pause_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_318 is
  port (
    of_instr_ii_32 : out STD_LOGIC;
    of_pause_reg : in STD_LOGIC;
    I0129_out : in STD_LOGIC;
    I1127_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_318 : entity is "MB_MUXF7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_318;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_318 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I0129_out,
      I1 => I1127_out,
      O => of_instr_ii_32,
      S => of_pause_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_320 is
  port (
    of_instr_ii_31 : out STD_LOGIC;
    of_pause_reg : in STD_LOGIC;
    I0125_out : in STD_LOGIC;
    I1123_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_320 : entity is "MB_MUXF7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_320;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_320 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I0125_out,
      I1 => I1123_out,
      O => of_instr_ii_31,
      S => of_pause_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_322 is
  port (
    of_instr_ii_30 : out STD_LOGIC;
    of_pause_reg : in STD_LOGIC;
    I0121_out : in STD_LOGIC;
    I1119_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_322 : entity is "MB_MUXF7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_322;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_322 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I0121_out,
      I1 => I1119_out,
      O => of_instr_ii_30,
      S => of_pause_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_324 is
  port (
    of_instr_ii_29 : out STD_LOGIC;
    of_pause_reg : in STD_LOGIC;
    I0117_out : in STD_LOGIC;
    I1115_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_324 : entity is "MB_MUXF7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_324;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_324 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I0117_out,
      I1 => I1115_out,
      O => of_instr_ii_29,
      S => of_pause_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_326 is
  port (
    of_instr_ii_28 : out STD_LOGIC;
    of_pause_reg : in STD_LOGIC;
    I0113_out : in STD_LOGIC;
    I1111_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_326 : entity is "MB_MUXF7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_326;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_326 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I0113_out,
      I1 => I1111_out,
      O => of_instr_ii_28,
      S => of_pause_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_328 is
  port (
    of_instr_ii_27 : out STD_LOGIC;
    of_pause_reg : in STD_LOGIC;
    I0109_out : in STD_LOGIC;
    I1107_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_328 : entity is "MB_MUXF7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_328;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_328 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I0109_out,
      I1 => I1107_out,
      O => of_instr_ii_27,
      S => of_pause_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_330 is
  port (
    of_instr_ii_26 : out STD_LOGIC;
    of_pause_reg : in STD_LOGIC;
    I0105_out : in STD_LOGIC;
    I1103_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_330 : entity is "MB_MUXF7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_330;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_330 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I0105_out,
      I1 => I1103_out,
      O => of_instr_ii_26,
      S => of_pause_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_332 is
  port (
    of_instr_ii_25 : out STD_LOGIC;
    of_pause_reg : in STD_LOGIC;
    I0101_out : in STD_LOGIC;
    I199_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_332 : entity is "MB_MUXF7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_332;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_332 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I0101_out,
      I1 => I199_out,
      O => of_instr_ii_25,
      S => of_pause_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_334 is
  port (
    of_instr_ii_24 : out STD_LOGIC;
    of_pause_reg : in STD_LOGIC;
    I097_out : in STD_LOGIC;
    I195_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_334 : entity is "MB_MUXF7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_334;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_334 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I097_out,
      I1 => I195_out,
      O => of_instr_ii_24,
      S => of_pause_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_336 is
  port (
    of_instr_ii_23 : out STD_LOGIC;
    of_pause_reg : in STD_LOGIC;
    I093_out : in STD_LOGIC;
    I191_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_336 : entity is "MB_MUXF7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_336;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_336 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I093_out,
      I1 => I191_out,
      O => of_instr_ii_23,
      S => of_pause_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_338 is
  port (
    of_instr_ii_41 : out STD_LOGIC;
    of_pause_reg : in STD_LOGIC;
    I0165_out : in STD_LOGIC;
    I1163_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_338 : entity is "MB_MUXF7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_338;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_338 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I0165_out,
      I1 => I1163_out,
      O => of_instr_ii_41,
      S => of_pause_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_340 is
  port (
    of_instr_ii_22 : out STD_LOGIC;
    of_pause_reg : in STD_LOGIC;
    I089_out : in STD_LOGIC;
    I187_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_340 : entity is "MB_MUXF7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_340;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_340 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I089_out,
      I1 => I187_out,
      O => of_instr_ii_22,
      S => of_pause_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_342 is
  port (
    of_instr_ii_21 : out STD_LOGIC;
    of_pause_reg : in STD_LOGIC;
    I085_out : in STD_LOGIC;
    I183_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_342 : entity is "MB_MUXF7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_342;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_342 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I085_out,
      I1 => I183_out,
      O => of_instr_ii_21,
      S => of_pause_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_344 is
  port (
    of_instr_ii_20 : out STD_LOGIC;
    of_pause_reg : in STD_LOGIC;
    I081_out : in STD_LOGIC;
    I179_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_344 : entity is "MB_MUXF7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_344;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_344 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I081_out,
      I1 => I179_out,
      O => of_instr_ii_20,
      S => of_pause_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_346 is
  port (
    of_instr_ii_19 : out STD_LOGIC;
    of_pause_reg : in STD_LOGIC;
    I077_out : in STD_LOGIC;
    I175_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_346 : entity is "MB_MUXF7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_346;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_346 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I077_out,
      I1 => I175_out,
      O => of_instr_ii_19,
      S => of_pause_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_348 is
  port (
    of_instr_ii_18 : out STD_LOGIC;
    of_pause_reg : in STD_LOGIC;
    I073_out : in STD_LOGIC;
    I171_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_348 : entity is "MB_MUXF7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_348;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_348 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I073_out,
      I1 => I171_out,
      O => of_instr_ii_18,
      S => of_pause_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_350 is
  port (
    of_instr_ii_17 : out STD_LOGIC;
    of_pause_reg : in STD_LOGIC;
    I069_out : in STD_LOGIC;
    I167_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_350 : entity is "MB_MUXF7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_350;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_350 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I069_out,
      I1 => I167_out,
      O => of_instr_ii_17,
      S => of_pause_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_352 is
  port (
    of_instr_ii_16 : out STD_LOGIC;
    of_pause_reg : in STD_LOGIC;
    I065_out : in STD_LOGIC;
    I163_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_352 : entity is "MB_MUXF7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_352;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_352 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I065_out,
      I1 => I163_out,
      O => of_instr_ii_16,
      S => of_pause_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_354 is
  port (
    of_instr_ii_15 : out STD_LOGIC;
    of_pause_reg : in STD_LOGIC;
    I061_out : in STD_LOGIC;
    I159_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_354 : entity is "MB_MUXF7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_354;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_354 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I061_out,
      I1 => I159_out,
      O => of_instr_ii_15,
      S => of_pause_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_356 is
  port (
    of_instr_ii_14 : out STD_LOGIC;
    of_pause_reg : in STD_LOGIC;
    I057_out : in STD_LOGIC;
    I155_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_356 : entity is "MB_MUXF7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_356;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_356 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I057_out,
      I1 => I155_out,
      O => of_instr_ii_14,
      S => of_pause_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_358 is
  port (
    of_instr_ii_13 : out STD_LOGIC;
    of_pause_reg : in STD_LOGIC;
    I053_out : in STD_LOGIC;
    I151_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_358 : entity is "MB_MUXF7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_358;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_358 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I053_out,
      I1 => I151_out,
      O => of_instr_ii_13,
      S => of_pause_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_360 is
  port (
    of_instr_ii_40 : out STD_LOGIC;
    of_pause_reg : in STD_LOGIC;
    I0161_out : in STD_LOGIC;
    I1159_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_360 : entity is "MB_MUXF7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_360;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_360 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I0161_out,
      I1 => I1159_out,
      O => of_instr_ii_40,
      S => of_pause_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_362 is
  port (
    of_instr_ii_12 : out STD_LOGIC;
    of_pause_reg : in STD_LOGIC;
    I049_out : in STD_LOGIC;
    I147_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_362 : entity is "MB_MUXF7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_362;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_362 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I049_out,
      I1 => I147_out,
      O => of_instr_ii_12,
      S => of_pause_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_364 is
  port (
    of_instr_ii_11 : out STD_LOGIC;
    of_pause_reg : in STD_LOGIC;
    I045_out : in STD_LOGIC;
    I143_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_364 : entity is "MB_MUXF7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_364;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_364 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I045_out,
      I1 => I143_out,
      O => of_instr_ii_11,
      S => of_pause_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_366 is
  port (
    of_instr_ii_10 : out STD_LOGIC;
    of_pause_reg : in STD_LOGIC;
    I041_out : in STD_LOGIC;
    I139_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_366 : entity is "MB_MUXF7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_366;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_366 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I041_out,
      I1 => I139_out,
      O => of_instr_ii_10,
      S => of_pause_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_368 is
  port (
    of_instr_ii_9 : out STD_LOGIC;
    of_pause_reg : in STD_LOGIC;
    I037_out : in STD_LOGIC;
    I135_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_368 : entity is "MB_MUXF7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_368;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_368 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I037_out,
      I1 => I135_out,
      O => of_instr_ii_9,
      S => of_pause_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_370 is
  port (
    of_instr_ii_8 : out STD_LOGIC;
    of_pause_reg : in STD_LOGIC;
    I033_out : in STD_LOGIC;
    I131_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_370 : entity is "MB_MUXF7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_370;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_370 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I033_out,
      I1 => I131_out,
      O => of_instr_ii_8,
      S => of_pause_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_372 is
  port (
    of_instr_ii_7 : out STD_LOGIC;
    of_pause_reg : in STD_LOGIC;
    I029_out : in STD_LOGIC;
    I127_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_372 : entity is "MB_MUXF7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_372;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_372 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I029_out,
      I1 => I127_out,
      O => of_instr_ii_7,
      S => of_pause_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_374 is
  port (
    of_instr_ii_6 : out STD_LOGIC;
    of_pause_reg : in STD_LOGIC;
    I025_out : in STD_LOGIC;
    I123_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_374 : entity is "MB_MUXF7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_374;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_374 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I025_out,
      I1 => I123_out,
      O => of_instr_ii_6,
      S => of_pause_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_376 is
  port (
    of_instr_ii_5 : out STD_LOGIC;
    of_pause_reg : in STD_LOGIC;
    I021_out : in STD_LOGIC;
    I119_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_376 : entity is "MB_MUXF7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_376;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_376 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I021_out,
      I1 => I119_out,
      O => of_instr_ii_5,
      S => of_pause_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_378 is
  port (
    of_instr_ii_4 : out STD_LOGIC;
    of_pause_reg : in STD_LOGIC;
    I017_out : in STD_LOGIC;
    I115_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_378 : entity is "MB_MUXF7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_378;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_378 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I017_out,
      I1 => I115_out,
      O => of_instr_ii_4,
      S => of_pause_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_380 is
  port (
    of_instr_ii_3 : out STD_LOGIC;
    of_pause_reg : in STD_LOGIC;
    I013_out : in STD_LOGIC;
    I111_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_380 : entity is "MB_MUXF7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_380;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_380 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I013_out,
      I1 => I111_out,
      O => of_instr_ii_3,
      S => of_pause_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_382 is
  port (
    of_instr_ii_39 : out STD_LOGIC;
    of_pause_reg : in STD_LOGIC;
    I0157_out : in STD_LOGIC;
    I1155_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_382 : entity is "MB_MUXF7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_382;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_382 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I0157_out,
      I1 => I1155_out,
      O => of_instr_ii_39,
      S => of_pause_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_384 is
  port (
    of_instr_ii_2 : out STD_LOGIC;
    of_pause_reg : in STD_LOGIC;
    I09_out : in STD_LOGIC;
    I17_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_384 : entity is "MB_MUXF7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_384;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_384 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I09_out,
      I1 => I17_out,
      O => of_instr_ii_2,
      S => of_pause_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_386 is
  port (
    of_instr_ii_1 : out STD_LOGIC;
    of_pause_reg : in STD_LOGIC;
    I05_out : in STD_LOGIC;
    I13_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_386 : entity is "MB_MUXF7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_386;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_386 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I05_out,
      I1 => I13_out,
      O => of_instr_ii_1,
      S => of_pause_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_388 is
  port (
    of_instr_ii_0 : out STD_LOGIC;
    of_pause_reg : in STD_LOGIC;
    I0_1 : in STD_LOGIC;
    I1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_388 : entity is "MB_MUXF7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_388;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_388 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I0_1,
      I1 => I1,
      O => of_instr_ii_0,
      S => of_pause_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_390 is
  port (
    of_instr_ii_38 : out STD_LOGIC;
    of_pause_reg : in STD_LOGIC;
    I0153_out : in STD_LOGIC;
    I1151_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_390 : entity is "MB_MUXF7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_390;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_390 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I0153_out,
      I1 => I1151_out,
      O => of_instr_ii_38,
      S => of_pause_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_392 is
  port (
    of_instr_ii_37 : out STD_LOGIC;
    of_pause_reg : in STD_LOGIC;
    I0149_out : in STD_LOGIC;
    I1147_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_392 : entity is "MB_MUXF7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_392;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_392 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I0149_out,
      I1 => I1147_out,
      O => of_instr_ii_37,
      S => of_pause_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_394 is
  port (
    of_instr_ii_36 : out STD_LOGIC;
    of_pause_reg : in STD_LOGIC;
    I0145_out : in STD_LOGIC;
    I1143_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_394 : entity is "MB_MUXF7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_394;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_394 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I0145_out,
      I1 => I1143_out,
      O => of_instr_ii_36,
      S => of_pause_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_396 is
  port (
    of_instr_ii_35 : out STD_LOGIC;
    of_pause_reg : in STD_LOGIC;
    I0141_out : in STD_LOGIC;
    I1139_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_396 : entity is "MB_MUXF7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_396;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_396 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I0141_out,
      I1 => I1139_out,
      O => of_instr_ii_35,
      S => of_pause_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_398 is
  port (
    of_instr_ii_34 : out STD_LOGIC;
    of_pause_reg : in STD_LOGIC;
    I0137_out : in STD_LOGIC;
    I1135_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_398 : entity is "MB_MUXF7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_398;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_398 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I0137_out,
      I1 => I1135_out,
      O => of_instr_ii_34,
      S => of_pause_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_400 is
  port (
    of_instr_ii_33 : out STD_LOGIC;
    of_pause_reg : in STD_LOGIC;
    I0133_out : in STD_LOGIC;
    I1131_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_400 : entity is "MB_MUXF7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_400;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_400 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I0133_out,
      I1 => I1131_out,
      O => of_instr_ii_33,
      S => of_pause_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_403 is
  port (
    of_pc_ii_31 : out STD_LOGIC;
    of_pause_reg : in STD_LOGIC;
    I0125_out : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_403 : entity is "MB_MUXF7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_403;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_403 is
  signal I1123_out : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I0125_out,
      I1 => I1123_out,
      O => of_pc_ii_31,
      S => of_pause_reg
    );
\Using_FPGA.Native_i_2__38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(0),
      I1 => \Using_FPGA.Native_0\,
      I2 => \out\(0),
      O => I1123_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_405 is
  port (
    of_pc_ii_21 : out STD_LOGIC;
    of_pause_reg : in STD_LOGIC;
    I085_out : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_405 : entity is "MB_MUXF7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_405;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_405 is
  signal I183_out : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I085_out,
      I1 => I183_out,
      O => of_pc_ii_21,
      S => of_pause_reg
    );
\Using_FPGA.Native_i_2__28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(0),
      I1 => \Using_FPGA.Native_0\,
      I2 => \out\(0),
      O => I183_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_407 is
  port (
    of_pc_ii_20 : out STD_LOGIC;
    of_pause_reg : in STD_LOGIC;
    I081_out : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_407 : entity is "MB_MUXF7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_407;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_407 is
  signal I179_out : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I081_out,
      I1 => I179_out,
      O => of_pc_ii_20,
      S => of_pause_reg
    );
\Using_FPGA.Native_i_2__27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(0),
      I1 => \Using_FPGA.Native_0\,
      I2 => \out\(0),
      O => I179_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_409 is
  port (
    of_pc_ii_19 : out STD_LOGIC;
    of_pause_reg : in STD_LOGIC;
    I077_out : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_409 : entity is "MB_MUXF7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_409;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_409 is
  signal I175_out : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I077_out,
      I1 => I175_out,
      O => of_pc_ii_19,
      S => of_pause_reg
    );
\Using_FPGA.Native_i_2__26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(0),
      I1 => \Using_FPGA.Native_0\,
      I2 => \out\(0),
      O => I175_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_411 is
  port (
    of_pc_ii_18 : out STD_LOGIC;
    of_pause_reg : in STD_LOGIC;
    I073_out : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_411 : entity is "MB_MUXF7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_411;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_411 is
  signal I171_out : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I073_out,
      I1 => I171_out,
      O => of_pc_ii_18,
      S => of_pause_reg
    );
\Using_FPGA.Native_i_2__25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(0),
      I1 => \Using_FPGA.Native_0\,
      I2 => \out\(0),
      O => I171_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_413 is
  port (
    of_pc_ii_17 : out STD_LOGIC;
    of_pause_reg : in STD_LOGIC;
    I069_out : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_413 : entity is "MB_MUXF7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_413;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_413 is
  signal I167_out : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I069_out,
      I1 => I167_out,
      O => of_pc_ii_17,
      S => of_pause_reg
    );
\Using_FPGA.Native_i_2__24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(0),
      I1 => \Using_FPGA.Native_0\,
      I2 => \out\(0),
      O => I167_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_415 is
  port (
    of_pc_ii_16 : out STD_LOGIC;
    of_pause_reg : in STD_LOGIC;
    I065_out : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_415 : entity is "MB_MUXF7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_415;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_415 is
  signal I163_out : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I065_out,
      I1 => I163_out,
      O => of_pc_ii_16,
      S => of_pause_reg
    );
\Using_FPGA.Native_i_2__23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(0),
      I1 => \Using_FPGA.Native_0\,
      I2 => \out\(0),
      O => I163_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_417 is
  port (
    of_pc_ii_15 : out STD_LOGIC;
    of_pause_reg : in STD_LOGIC;
    I061_out : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_417 : entity is "MB_MUXF7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_417;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_417 is
  signal I159_out : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I061_out,
      I1 => I159_out,
      O => of_pc_ii_15,
      S => of_pause_reg
    );
\Using_FPGA.Native_i_2__22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(0),
      I1 => \Using_FPGA.Native_0\,
      I2 => \out\(0),
      O => I159_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_419 is
  port (
    of_pc_ii_14 : out STD_LOGIC;
    of_pause_reg : in STD_LOGIC;
    I057_out : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_419 : entity is "MB_MUXF7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_419;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_419 is
  signal I155_out : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I057_out,
      I1 => I155_out,
      O => of_pc_ii_14,
      S => of_pause_reg
    );
\Using_FPGA.Native_i_2__21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(0),
      I1 => \Using_FPGA.Native_0\,
      I2 => \out\(0),
      O => I155_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_421 is
  port (
    of_pc_ii_13 : out STD_LOGIC;
    of_pause_reg : in STD_LOGIC;
    I053_out : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_421 : entity is "MB_MUXF7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_421;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_421 is
  signal I151_out : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I053_out,
      I1 => I151_out,
      O => of_pc_ii_13,
      S => of_pause_reg
    );
\Using_FPGA.Native_i_2__20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(0),
      I1 => \Using_FPGA.Native_0\,
      I2 => \out\(0),
      O => I151_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_423 is
  port (
    of_pc_ii_12 : out STD_LOGIC;
    of_pause_reg : in STD_LOGIC;
    I049_out : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_423 : entity is "MB_MUXF7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_423;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_423 is
  signal I147_out : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I049_out,
      I1 => I147_out,
      O => of_pc_ii_12,
      S => of_pause_reg
    );
\Using_FPGA.Native_i_2__19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(0),
      I1 => \Using_FPGA.Native_0\,
      I2 => \out\(0),
      O => I147_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_425 is
  port (
    of_pc_ii_30 : out STD_LOGIC;
    of_pause_reg : in STD_LOGIC;
    I0121_out : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_425 : entity is "MB_MUXF7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_425;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_425 is
  signal I1119_out : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I0121_out,
      I1 => I1119_out,
      O => of_pc_ii_30,
      S => of_pause_reg
    );
\Using_FPGA.Native_i_2__37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(0),
      I1 => \Using_FPGA.Native_0\,
      I2 => \out\(0),
      O => I1119_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_427 is
  port (
    of_pc_ii_11 : out STD_LOGIC;
    of_pause_reg : in STD_LOGIC;
    I045_out : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_427 : entity is "MB_MUXF7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_427;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_427 is
  signal I143_out : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I045_out,
      I1 => I143_out,
      O => of_pc_ii_11,
      S => of_pause_reg
    );
\Using_FPGA.Native_i_2__18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(0),
      I1 => \Using_FPGA.Native_0\,
      I2 => \out\(0),
      O => I143_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_429 is
  port (
    of_pc_ii_10 : out STD_LOGIC;
    of_pause_reg : in STD_LOGIC;
    I041_out : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_429 : entity is "MB_MUXF7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_429;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_429 is
  signal I139_out : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I041_out,
      I1 => I139_out,
      O => of_pc_ii_10,
      S => of_pause_reg
    );
\Using_FPGA.Native_i_2__17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(0),
      I1 => \Using_FPGA.Native_0\,
      I2 => \out\(0),
      O => I139_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_431 is
  port (
    of_pc_ii_9 : out STD_LOGIC;
    of_pause_reg : in STD_LOGIC;
    I037_out : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_431 : entity is "MB_MUXF7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_431;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_431 is
  signal I135_out : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I037_out,
      I1 => I135_out,
      O => of_pc_ii_9,
      S => of_pause_reg
    );
\Using_FPGA.Native_i_2__16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(0),
      I1 => \Using_FPGA.Native_0\,
      I2 => \out\(0),
      O => I135_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_433 is
  port (
    of_pc_ii_8 : out STD_LOGIC;
    of_pause_reg : in STD_LOGIC;
    I033_out : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_433 : entity is "MB_MUXF7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_433;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_433 is
  signal I131_out : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I033_out,
      I1 => I131_out,
      O => of_pc_ii_8,
      S => of_pause_reg
    );
\Using_FPGA.Native_i_2__15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(0),
      I1 => \Using_FPGA.Native_0\,
      I2 => \out\(0),
      O => I131_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_435 is
  port (
    of_pc_ii_7 : out STD_LOGIC;
    of_pause_reg : in STD_LOGIC;
    I029_out : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_435 : entity is "MB_MUXF7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_435;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_435 is
  signal I127_out : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I029_out,
      I1 => I127_out,
      O => of_pc_ii_7,
      S => of_pause_reg
    );
\Using_FPGA.Native_i_2__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(0),
      I1 => \Using_FPGA.Native_0\,
      I2 => \out\(0),
      O => I127_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_437 is
  port (
    of_pc_ii_6 : out STD_LOGIC;
    of_pause_reg : in STD_LOGIC;
    I025_out : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_437 : entity is "MB_MUXF7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_437;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_437 is
  signal I123_out : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I025_out,
      I1 => I123_out,
      O => of_pc_ii_6,
      S => of_pause_reg
    );
\Using_FPGA.Native_i_2__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(0),
      I1 => \Using_FPGA.Native_0\,
      I2 => \out\(0),
      O => I123_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_439 is
  port (
    of_pc_ii_5 : out STD_LOGIC;
    of_pause_reg : in STD_LOGIC;
    I021_out : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_439 : entity is "MB_MUXF7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_439;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_439 is
  signal I119_out : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I021_out,
      I1 => I119_out,
      O => of_pc_ii_5,
      S => of_pause_reg
    );
\Using_FPGA.Native_i_2__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(0),
      I1 => \Using_FPGA.Native_0\,
      I2 => \out\(0),
      O => I119_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_441 is
  port (
    of_pc_ii_4 : out STD_LOGIC;
    of_pause_reg : in STD_LOGIC;
    I017_out : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_441 : entity is "MB_MUXF7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_441;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_441 is
  signal I115_out : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I017_out,
      I1 => I115_out,
      O => of_pc_ii_4,
      S => of_pause_reg
    );
\Using_FPGA.Native_i_2__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(0),
      I1 => \Using_FPGA.Native_0\,
      I2 => \out\(0),
      O => I115_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_443 is
  port (
    of_pc_ii_3 : out STD_LOGIC;
    of_pause_reg : in STD_LOGIC;
    I013_out : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_443 : entity is "MB_MUXF7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_443;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_443 is
  signal I111_out : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I013_out,
      I1 => I111_out,
      O => of_pc_ii_3,
      S => of_pause_reg
    );
\Using_FPGA.Native_i_2__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(0),
      I1 => \Using_FPGA.Native_0\,
      I2 => \out\(0),
      O => I111_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_445 is
  port (
    of_pc_ii_2 : out STD_LOGIC;
    of_pause_reg : in STD_LOGIC;
    I09_out : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_445 : entity is "MB_MUXF7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_445;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_445 is
  signal I17_out : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I09_out,
      I1 => I17_out,
      O => of_pc_ii_2,
      S => of_pause_reg
    );
\Using_FPGA.Native_i_2__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(0),
      I1 => \Using_FPGA.Native_0\,
      I2 => \out\(0),
      O => I17_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_447 is
  port (
    of_pc_ii_29 : out STD_LOGIC;
    of_pause_reg : in STD_LOGIC;
    I0117_out : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_447 : entity is "MB_MUXF7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_447;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_447 is
  signal I1115_out : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I0117_out,
      I1 => I1115_out,
      O => of_pc_ii_29,
      S => of_pause_reg
    );
\Using_FPGA.Native_i_2__36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(0),
      I1 => \Using_FPGA.Native_0\,
      I2 => \out\(0),
      O => I1115_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_449 is
  port (
    of_pc_ii_1 : out STD_LOGIC;
    of_pause_reg : in STD_LOGIC;
    I05_out : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_449 : entity is "MB_MUXF7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_449;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_449 is
  signal I13_out : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I05_out,
      I1 => I13_out,
      O => of_pc_ii_1,
      S => of_pause_reg
    );
\Using_FPGA.Native_i_2__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(0),
      I1 => \Using_FPGA.Native_0\,
      I2 => \out\(0),
      O => I13_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_451 is
  port (
    of_pc_ii_0 : out STD_LOGIC;
    of_pause_reg : in STD_LOGIC;
    I0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_451 : entity is "MB_MUXF7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_451;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_451 is
  signal I1_0 : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I0,
      I1 => I1_0,
      O => of_pc_ii_0,
      S => of_pause_reg
    );
\Using_FPGA.Native_i_2__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(0),
      I1 => \Using_FPGA.Native_0\,
      I2 => \out\(0),
      O => I1_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_453 is
  port (
    of_pc_ii_28 : out STD_LOGIC;
    of_pause_reg : in STD_LOGIC;
    I0113_out : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_453 : entity is "MB_MUXF7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_453;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_453 is
  signal I1111_out : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I0113_out,
      I1 => I1111_out,
      O => of_pc_ii_28,
      S => of_pause_reg
    );
\Using_FPGA.Native_i_2__35\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(0),
      I1 => \Using_FPGA.Native_0\,
      I2 => \out\(0),
      O => I1111_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_455 is
  port (
    of_pc_ii_27 : out STD_LOGIC;
    of_pause_reg : in STD_LOGIC;
    I0109_out : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_455 : entity is "MB_MUXF7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_455;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_455 is
  signal I1107_out : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I0109_out,
      I1 => I1107_out,
      O => of_pc_ii_27,
      S => of_pause_reg
    );
\Using_FPGA.Native_i_2__34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(0),
      I1 => \Using_FPGA.Native_0\,
      I2 => \out\(0),
      O => I1107_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_457 is
  port (
    of_pc_ii_26 : out STD_LOGIC;
    of_pause_reg : in STD_LOGIC;
    I0105_out : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_457 : entity is "MB_MUXF7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_457;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_457 is
  signal I1103_out : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I0105_out,
      I1 => I1103_out,
      O => of_pc_ii_26,
      S => of_pause_reg
    );
\Using_FPGA.Native_i_2__33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(0),
      I1 => \Using_FPGA.Native_0\,
      I2 => \out\(0),
      O => I1103_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_459 is
  port (
    of_pc_ii_25 : out STD_LOGIC;
    of_pause_reg : in STD_LOGIC;
    I0101_out : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_459 : entity is "MB_MUXF7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_459;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_459 is
  signal I199_out : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I0101_out,
      I1 => I199_out,
      O => of_pc_ii_25,
      S => of_pause_reg
    );
\Using_FPGA.Native_i_2__32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(0),
      I1 => \Using_FPGA.Native_0\,
      I2 => \out\(0),
      O => I199_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_461 is
  port (
    of_pc_ii_24 : out STD_LOGIC;
    of_pause_reg : in STD_LOGIC;
    I097_out : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_461 : entity is "MB_MUXF7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_461;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_461 is
  signal I195_out : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I097_out,
      I1 => I195_out,
      O => of_pc_ii_24,
      S => of_pause_reg
    );
\Using_FPGA.Native_i_2__31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(0),
      I1 => \Using_FPGA.Native_0\,
      I2 => \out\(0),
      O => I195_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_463 is
  port (
    of_pc_ii_23 : out STD_LOGIC;
    of_pause_reg : in STD_LOGIC;
    I093_out : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_463 : entity is "MB_MUXF7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_463;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_463 is
  signal I191_out : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I093_out,
      I1 => I191_out,
      O => of_pc_ii_23,
      S => of_pause_reg
    );
\Using_FPGA.Native_i_2__30\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(0),
      I1 => \Using_FPGA.Native_0\,
      I2 => \out\(0),
      O => I191_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_465 is
  port (
    of_pc_ii_22 : out STD_LOGIC;
    of_pause_reg : in STD_LOGIC;
    I089_out : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_465 : entity is "MB_MUXF7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_465;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_465 is
  signal I187_out : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I089_out,
      I1 => I187_out,
      O => of_pc_ii_22,
      S => of_pause_reg
    );
\Using_FPGA.Native_i_2__29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(0),
      I1 => \Using_FPGA.Native_0\,
      I2 => \out\(0),
      O => I187_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_626 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    swap_result_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    of_op1_sel_spr : in STD_LOGIC;
    ex_sel_alu_i_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    I1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    EX_SWAP_BYTE_Instr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_626 : entity is "MB_MUXF7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_626;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_626 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => ex_sel_alu_i_reg(0),
      I1 => I1,
      O => D(0),
      S => of_op1_sel_spr
    );
\Using_FPGA.Native_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(0),
      I1 => EX_SWAP_BYTE_Instr,
      I2 => Q(1),
      O => swap_result_reg(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_627 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    swap_result : out STD_LOGIC_VECTOR ( 0 to 0 );
    of_op1_sel_spr : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    EX_SWAP_BYTE_Instr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_627 : entity is "MB_MUXF7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_627;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_627 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Using_FPGA.Native_0\(0),
      I1 => \Using_FPGA.Native_1\,
      O => D(0),
      S => of_op1_sel_spr
    );
\Using_FPGA.Native_i_2__113\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(1),
      I1 => EX_SWAP_BYTE_Instr,
      I2 => Q(0),
      O => swap_result(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_628 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    swap_result : out STD_LOGIC_VECTOR ( 0 to 0 );
    of_op1_sel_spr : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    EX_SWAP_BYTE_Instr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_628 : entity is "MB_MUXF7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_628;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_628 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Using_FPGA.Native_0\(0),
      I1 => \Using_FPGA.Native_1\,
      O => D(0),
      S => of_op1_sel_spr
    );
\Using_FPGA.Native_i_2__112\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(1),
      I1 => EX_SWAP_BYTE_Instr,
      I2 => Q(0),
      O => swap_result(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_629 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    swap_result : out STD_LOGIC_VECTOR ( 0 to 0 );
    of_op1_sel_spr : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    EX_SWAP_BYTE_Instr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_629 : entity is "MB_MUXF7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_629;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_629 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Using_FPGA.Native_0\(0),
      I1 => \Using_FPGA.Native_1\,
      O => D(0),
      S => of_op1_sel_spr
    );
\Using_FPGA.Native_i_2__111\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(1),
      I1 => EX_SWAP_BYTE_Instr,
      I2 => Q(0),
      O => swap_result(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_630 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    swap_result : out STD_LOGIC_VECTOR ( 0 to 0 );
    of_op1_sel_spr : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    EX_SWAP_BYTE_Instr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_630 : entity is "MB_MUXF7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_630;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_630 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Using_FPGA.Native_0\(0),
      I1 => \Using_FPGA.Native_1\,
      O => D(0),
      S => of_op1_sel_spr
    );
\Using_FPGA.Native_i_2__110\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(1),
      I1 => EX_SWAP_BYTE_Instr,
      I2 => Q(0),
      O => swap_result(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_631 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    swap_result : out STD_LOGIC_VECTOR ( 0 to 0 );
    of_op1_sel_spr : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    EX_SWAP_BYTE_Instr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_631 : entity is "MB_MUXF7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_631;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_631 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Using_FPGA.Native_0\(0),
      I1 => \Using_FPGA.Native_1\,
      O => D(0),
      S => of_op1_sel_spr
    );
\Using_FPGA.Native_i_2__109\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(1),
      I1 => EX_SWAP_BYTE_Instr,
      I2 => Q(0),
      O => swap_result(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_632 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    swap_result : out STD_LOGIC_VECTOR ( 0 to 0 );
    of_op1_sel_spr : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    EX_SWAP_BYTE_Instr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_632 : entity is "MB_MUXF7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_632;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_632 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Using_FPGA.Native_0\(0),
      I1 => \Using_FPGA.Native_1\,
      O => D(0),
      S => of_op1_sel_spr
    );
\Using_FPGA.Native_i_2__108\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(1),
      I1 => EX_SWAP_BYTE_Instr,
      I2 => Q(0),
      O => swap_result(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_633 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    swap_result : out STD_LOGIC_VECTOR ( 0 to 0 );
    of_op1_sel_spr : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    EX_SWAP_BYTE_Instr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_633 : entity is "MB_MUXF7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_633;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_633 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Using_FPGA.Native_0\(0),
      I1 => \Using_FPGA.Native_1\,
      O => D(0),
      S => of_op1_sel_spr
    );
\Using_FPGA.Native_i_2__107\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(0),
      I1 => EX_SWAP_BYTE_Instr,
      I2 => Q(1),
      O => swap_result(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_634 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    swap_result : out STD_LOGIC_VECTOR ( 0 to 0 );
    of_op1_sel_spr : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    EX_SWAP_BYTE_Instr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_634 : entity is "MB_MUXF7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_634;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_634 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Using_FPGA.Native_0\(0),
      I1 => \Using_FPGA.Native_1\,
      O => D(0),
      S => of_op1_sel_spr
    );
\Using_FPGA.Native_i_2__106\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(0),
      I1 => EX_SWAP_BYTE_Instr,
      I2 => Q(1),
      O => swap_result(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_635 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    swap_result : out STD_LOGIC_VECTOR ( 0 to 0 );
    of_op1_sel_spr : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    EX_SWAP_BYTE_Instr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_635 : entity is "MB_MUXF7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_635;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_635 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Using_FPGA.Native_0\(0),
      I1 => \Using_FPGA.Native_1\,
      O => D(0),
      S => of_op1_sel_spr
    );
\Using_FPGA.Native_i_2__105\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(0),
      I1 => EX_SWAP_BYTE_Instr,
      I2 => Q(1),
      O => swap_result(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_636 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    swap_result : out STD_LOGIC_VECTOR ( 0 to 0 );
    of_op1_sel_spr : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    EX_SWAP_BYTE_Instr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_636 : entity is "MB_MUXF7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_636;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_636 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Using_FPGA.Native_0\(0),
      I1 => \Using_FPGA.Native_1\,
      O => D(0),
      S => of_op1_sel_spr
    );
\Using_FPGA.Native_i_2__104\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(0),
      I1 => EX_SWAP_BYTE_Instr,
      I2 => Q(1),
      O => swap_result(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_637 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    swap_result_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    of_op1_sel_spr : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    EX_SWAP_BYTE_Instr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_637 : entity is "MB_MUXF7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_637;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_637 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Using_FPGA.Native_0\(0),
      I1 => \Using_FPGA.Native_1\,
      O => D(0),
      S => of_op1_sel_spr
    );
\Using_FPGA.Native_i_2__122\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(0),
      I1 => EX_SWAP_BYTE_Instr,
      I2 => Q(1),
      O => swap_result_reg(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_638 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    swap_result : out STD_LOGIC_VECTOR ( 0 to 0 );
    of_op1_sel_spr : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    EX_SWAP_BYTE_Instr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_638 : entity is "MB_MUXF7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_638;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_638 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Using_FPGA.Native_0\(0),
      I1 => \Using_FPGA.Native_1\,
      O => D(0),
      S => of_op1_sel_spr
    );
\Using_FPGA.Native_i_2__103\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(0),
      I1 => EX_SWAP_BYTE_Instr,
      I2 => Q(1),
      O => swap_result(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_639 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    swap_result : out STD_LOGIC_VECTOR ( 0 to 0 );
    of_op1_sel_spr : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    EX_SWAP_BYTE_Instr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_639 : entity is "MB_MUXF7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_639;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_639 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Using_FPGA.Native_0\(0),
      I1 => \Using_FPGA.Native_1\,
      O => D(0),
      S => of_op1_sel_spr
    );
\Using_FPGA.Native_i_2__102\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(0),
      I1 => EX_SWAP_BYTE_Instr,
      I2 => Q(1),
      O => swap_result(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_640 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    swap_result : out STD_LOGIC_VECTOR ( 0 to 0 );
    of_op1_sel_spr : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    EX_SWAP_BYTE_Instr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_640 : entity is "MB_MUXF7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_640;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_640 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Using_FPGA.Native_0\(0),
      I1 => \Using_FPGA.Native_1\,
      O => D(0),
      S => of_op1_sel_spr
    );
\Using_FPGA.Native_i_2__101\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(0),
      I1 => EX_SWAP_BYTE_Instr,
      I2 => Q(1),
      O => swap_result(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_641 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    swap_result : out STD_LOGIC_VECTOR ( 0 to 0 );
    of_op1_sel_spr : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    EX_SWAP_BYTE_Instr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_641 : entity is "MB_MUXF7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_641;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_641 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Using_FPGA.Native_0\(0),
      I1 => \Using_FPGA.Native_1\,
      O => D(0),
      S => of_op1_sel_spr
    );
\Using_FPGA.Native_i_2__100\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(0),
      I1 => EX_SWAP_BYTE_Instr,
      I2 => Q(1),
      O => swap_result(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_642 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    swap_result : out STD_LOGIC_VECTOR ( 0 to 0 );
    of_op1_sel_spr : in STD_LOGIC;
    EX_SWAP_Instr_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    EX_SWAP_BYTE_Instr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_642 : entity is "MB_MUXF7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_642;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_642 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => EX_SWAP_Instr_reg(0),
      I1 => \Using_FPGA.Native_0\,
      O => D(0),
      S => of_op1_sel_spr
    );
\Using_FPGA.Native_i_2__99\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(1),
      I1 => EX_SWAP_BYTE_Instr,
      I2 => Q(0),
      O => swap_result(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_643 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    swap_result : out STD_LOGIC_VECTOR ( 0 to 0 );
    of_op1_sel_spr : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    EX_SWAP_BYTE_Instr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_643 : entity is "MB_MUXF7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_643;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_643 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Using_FPGA.Native_0\(0),
      I1 => \Using_FPGA.Native_1\,
      O => D(0),
      S => of_op1_sel_spr
    );
\Using_FPGA.Native_i_2__98\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(1),
      I1 => EX_SWAP_BYTE_Instr,
      I2 => Q(0),
      O => swap_result(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_644 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    swap_result : out STD_LOGIC_VECTOR ( 0 to 0 );
    of_op1_sel_spr : in STD_LOGIC;
    EX_SWAP_Instr_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    EX_SWAP_BYTE_Instr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_644 : entity is "MB_MUXF7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_644;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_644 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => EX_SWAP_Instr_reg(0),
      I1 => \Using_FPGA.Native_0\,
      O => D(0),
      S => of_op1_sel_spr
    );
\Using_FPGA.Native_i_2__97\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(1),
      I1 => EX_SWAP_BYTE_Instr,
      I2 => Q(0),
      O => swap_result(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_645 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    swap_result : out STD_LOGIC_VECTOR ( 0 to 0 );
    of_op1_sel_spr : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    EX_SWAP_BYTE_Instr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_645 : entity is "MB_MUXF7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_645;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_645 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Using_FPGA.Native_0\(0),
      I1 => \Using_FPGA.Native_1\,
      O => D(0),
      S => of_op1_sel_spr
    );
\Using_FPGA.Native_i_2__96\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(1),
      I1 => EX_SWAP_BYTE_Instr,
      I2 => Q(0),
      O => swap_result(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_646 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    swap_result : out STD_LOGIC_VECTOR ( 0 to 0 );
    of_op1_sel_spr : in STD_LOGIC;
    EX_SWAP_Instr_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    EX_SWAP_BYTE_Instr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_646 : entity is "MB_MUXF7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_646;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_646 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => EX_SWAP_Instr_reg(0),
      I1 => \Using_FPGA.Native_0\,
      O => D(0),
      S => of_op1_sel_spr
    );
\Using_FPGA.Native_i_2__95\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(1),
      I1 => EX_SWAP_BYTE_Instr,
      I2 => Q(0),
      O => swap_result(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_647 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    swap_result : out STD_LOGIC_VECTOR ( 0 to 0 );
    of_op1_sel_spr : in STD_LOGIC;
    EX_SWAP_Instr_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    EX_SWAP_BYTE_Instr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_647 : entity is "MB_MUXF7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_647;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_647 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => EX_SWAP_Instr_reg(0),
      I1 => \Using_FPGA.Native_0\,
      O => D(0),
      S => of_op1_sel_spr
    );
\Using_FPGA.Native_i_2__94\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(1),
      I1 => EX_SWAP_BYTE_Instr,
      I2 => Q(0),
      O => swap_result(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_648 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    swap_result_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    of_op1_sel_spr : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    EX_SWAP_BYTE_Instr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_648 : entity is "MB_MUXF7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_648;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_648 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Using_FPGA.Native_0\(0),
      I1 => \Using_FPGA.Native_1\,
      O => D(0),
      S => of_op1_sel_spr
    );
\Using_FPGA.Native_i_2__121\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(0),
      I1 => EX_SWAP_BYTE_Instr,
      I2 => Q(1),
      O => swap_result_reg(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_649 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    swap_result : out STD_LOGIC_VECTOR ( 0 to 0 );
    of_op1_sel_spr : in STD_LOGIC;
    EX_SWAP_Instr_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    EX_SWAP_BYTE_Instr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_649 : entity is "MB_MUXF7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_649;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_649 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => EX_SWAP_Instr_reg(0),
      I1 => \Using_FPGA.Native_0\,
      O => D(0),
      S => of_op1_sel_spr
    );
\Using_FPGA.Native_i_2__93\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(1),
      I1 => EX_SWAP_BYTE_Instr,
      I2 => Q(0),
      O => swap_result(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_650 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    swap_result : out STD_LOGIC_VECTOR ( 0 to 0 );
    of_op1_sel_spr : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    EX_SWAP_BYTE_Instr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_650 : entity is "MB_MUXF7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_650;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_650 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Using_FPGA.Native_0\(0),
      I1 => \Using_FPGA.Native_1\,
      O => D(0),
      S => of_op1_sel_spr
    );
\Using_FPGA.Native_i_2__92\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(1),
      I1 => EX_SWAP_BYTE_Instr,
      I2 => Q(0),
      O => swap_result(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_651 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    swap_result_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    of_op1_sel_spr : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    EX_SWAP_BYTE_Instr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_651 : entity is "MB_MUXF7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_651;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_651 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Using_FPGA.Native_0\(0),
      I1 => \Using_FPGA.Native_1\,
      O => D(0),
      S => of_op1_sel_spr
    );
\Using_FPGA.Native_i_2__120\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(0),
      I1 => EX_SWAP_BYTE_Instr,
      I2 => Q(1),
      O => swap_result_reg(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_652 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    swap_result_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    of_op1_sel_spr : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    EX_SWAP_BYTE_Instr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_652 : entity is "MB_MUXF7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_652;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_652 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Using_FPGA.Native_0\(0),
      I1 => \Using_FPGA.Native_1\,
      O => D(0),
      S => of_op1_sel_spr
    );
\Using_FPGA.Native_i_2__119\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(0),
      I1 => EX_SWAP_BYTE_Instr,
      I2 => Q(1),
      O => swap_result_reg(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_653 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    swap_result_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    of_op1_sel_spr : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    EX_SWAP_BYTE_Instr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_653 : entity is "MB_MUXF7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_653;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_653 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Using_FPGA.Native_0\(0),
      I1 => \Using_FPGA.Native_1\,
      O => D(0),
      S => of_op1_sel_spr
    );
\Using_FPGA.Native_i_2__118\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(0),
      I1 => EX_SWAP_BYTE_Instr,
      I2 => Q(1),
      O => swap_result_reg(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_654 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    swap_result_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    of_op1_sel_spr : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    EX_SWAP_BYTE_Instr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_654 : entity is "MB_MUXF7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_654;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_654 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Using_FPGA.Native_0\(0),
      I1 => \Using_FPGA.Native_1\,
      O => D(0),
      S => of_op1_sel_spr
    );
\Using_FPGA.Native_i_2__117\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(0),
      I1 => EX_SWAP_BYTE_Instr,
      I2 => Q(1),
      O => swap_result_reg(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_655 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    swap_result_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    of_op1_sel_spr : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    EX_SWAP_BYTE_Instr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_655 : entity is "MB_MUXF7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_655;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_655 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Using_FPGA.Native_0\(0),
      I1 => \Using_FPGA.Native_1\,
      O => D(0),
      S => of_op1_sel_spr
    );
\Using_FPGA.Native_i_2__116\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(0),
      I1 => EX_SWAP_BYTE_Instr,
      I2 => Q(1),
      O => swap_result_reg(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_656 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    swap_result : out STD_LOGIC_VECTOR ( 0 to 0 );
    of_op1_sel_spr : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    EX_SWAP_BYTE_Instr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_656 : entity is "MB_MUXF7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_656;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_656 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Using_FPGA.Native_0\(0),
      I1 => \Using_FPGA.Native_1\,
      O => D(0),
      S => of_op1_sel_spr
    );
\Using_FPGA.Native_i_2__115\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(1),
      I1 => EX_SWAP_BYTE_Instr,
      I2 => Q(0),
      O => swap_result(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_657 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    swap_result : out STD_LOGIC_VECTOR ( 0 to 0 );
    of_op1_sel_spr : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    EX_SWAP_BYTE_Instr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_657 : entity is "MB_MUXF7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_657;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_657 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Using_FPGA.Native_0\(0),
      I1 => \Using_FPGA.Native_1\,
      O => D(0),
      S => of_op1_sel_spr
    );
\Using_FPGA.Native_i_2__114\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(1),
      I1 => EX_SWAP_BYTE_Instr,
      I2 => Q(0),
      O => swap_result(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32M is
  port (
    GPR_Op1 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    GPR_Op2 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    GPR_Op3 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Clk : in STD_LOGIC;
    wb_reset_reg : in STD_LOGIC;
    WB_Fwd : in STD_LOGIC_VECTOR ( 1 downto 0 );
    OF_GPR_Op1_Rd_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    OF_GPR_Op2_Rd_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    OF_GPR_Op3_Rd_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    ADDRD : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32M;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32M is
  signal \Using_FPGA.Native_n_6\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_7\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      ADDRA(4) => OF_GPR_Op1_Rd_Addr(0),
      ADDRA(3) => OF_GPR_Op1_Rd_Addr(1),
      ADDRA(2) => OF_GPR_Op1_Rd_Addr(2),
      ADDRA(1) => OF_GPR_Op1_Rd_Addr(3),
      ADDRA(0) => OF_GPR_Op1_Rd_Addr(4),
      ADDRB(4) => OF_GPR_Op2_Rd_Addr(0),
      ADDRB(3) => OF_GPR_Op2_Rd_Addr(1),
      ADDRB(2) => OF_GPR_Op2_Rd_Addr(2),
      ADDRB(1) => OF_GPR_Op2_Rd_Addr(3),
      ADDRB(0) => OF_GPR_Op2_Rd_Addr(4),
      ADDRC(4) => OF_GPR_Op3_Rd_Addr(0),
      ADDRC(3) => OF_GPR_Op3_Rd_Addr(1),
      ADDRC(2) => OF_GPR_Op3_Rd_Addr(2),
      ADDRC(1) => OF_GPR_Op3_Rd_Addr(3),
      ADDRC(0) => OF_GPR_Op3_Rd_Addr(4),
      ADDRD(4 downto 0) => ADDRD(4 downto 0),
      DIA(1 downto 0) => WB_Fwd(1 downto 0),
      DIB(1 downto 0) => WB_Fwd(1 downto 0),
      DIC(1 downto 0) => WB_Fwd(1 downto 0),
      DID(1 downto 0) => WB_Fwd(1 downto 0),
      DOA(1 downto 0) => GPR_Op1(1 downto 0),
      DOB(1 downto 0) => GPR_Op2(1 downto 0),
      DOC(1 downto 0) => GPR_Op3(1 downto 0),
      DOD(1) => \Using_FPGA.Native_n_6\,
      DOD(0) => \Using_FPGA.Native_n_7\,
      WCLK => Clk,
      WE => wb_reset_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32M_611 is
  port (
    GPR_Op1 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    GPR_Op2 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    GPR_Op3 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Clk : in STD_LOGIC;
    wb_reset_reg : in STD_LOGIC;
    WB_Fwd : in STD_LOGIC_VECTOR ( 1 downto 0 );
    OF_GPR_Op1_Rd_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    OF_GPR_Op2_Rd_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    OF_GPR_Op3_Rd_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    ADDRD : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32M_611 : entity is "MB_RAM32M";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32M_611;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32M_611 is
  signal \Using_FPGA.Native_n_6\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_7\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      ADDRA(4) => OF_GPR_Op1_Rd_Addr(0),
      ADDRA(3) => OF_GPR_Op1_Rd_Addr(1),
      ADDRA(2) => OF_GPR_Op1_Rd_Addr(2),
      ADDRA(1) => OF_GPR_Op1_Rd_Addr(3),
      ADDRA(0) => OF_GPR_Op1_Rd_Addr(4),
      ADDRB(4) => OF_GPR_Op2_Rd_Addr(0),
      ADDRB(3) => OF_GPR_Op2_Rd_Addr(1),
      ADDRB(2) => OF_GPR_Op2_Rd_Addr(2),
      ADDRB(1) => OF_GPR_Op2_Rd_Addr(3),
      ADDRB(0) => OF_GPR_Op2_Rd_Addr(4),
      ADDRC(4) => OF_GPR_Op3_Rd_Addr(0),
      ADDRC(3) => OF_GPR_Op3_Rd_Addr(1),
      ADDRC(2) => OF_GPR_Op3_Rd_Addr(2),
      ADDRC(1) => OF_GPR_Op3_Rd_Addr(3),
      ADDRC(0) => OF_GPR_Op3_Rd_Addr(4),
      ADDRD(4 downto 0) => ADDRD(4 downto 0),
      DIA(1 downto 0) => WB_Fwd(1 downto 0),
      DIB(1 downto 0) => WB_Fwd(1 downto 0),
      DIC(1 downto 0) => WB_Fwd(1 downto 0),
      DID(1 downto 0) => WB_Fwd(1 downto 0),
      DOA(1 downto 0) => GPR_Op1(1 downto 0),
      DOB(1 downto 0) => GPR_Op2(1 downto 0),
      DOC(1 downto 0) => GPR_Op3(1 downto 0),
      DOD(1) => \Using_FPGA.Native_n_6\,
      DOD(0) => \Using_FPGA.Native_n_7\,
      WCLK => Clk,
      WE => wb_reset_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32M_612 is
  port (
    GPR_Op1 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    GPR_Op2 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    GPR_Op3 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Clk : in STD_LOGIC;
    wb_reset_reg : in STD_LOGIC;
    WB_Fwd : in STD_LOGIC_VECTOR ( 1 downto 0 );
    OF_GPR_Op1_Rd_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    OF_GPR_Op2_Rd_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    OF_GPR_Op3_Rd_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    ADDRD : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32M_612 : entity is "MB_RAM32M";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32M_612;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32M_612 is
  signal \Using_FPGA.Native_n_6\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_7\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      ADDRA(4) => OF_GPR_Op1_Rd_Addr(0),
      ADDRA(3) => OF_GPR_Op1_Rd_Addr(1),
      ADDRA(2) => OF_GPR_Op1_Rd_Addr(2),
      ADDRA(1) => OF_GPR_Op1_Rd_Addr(3),
      ADDRA(0) => OF_GPR_Op1_Rd_Addr(4),
      ADDRB(4) => OF_GPR_Op2_Rd_Addr(0),
      ADDRB(3) => OF_GPR_Op2_Rd_Addr(1),
      ADDRB(2) => OF_GPR_Op2_Rd_Addr(2),
      ADDRB(1) => OF_GPR_Op2_Rd_Addr(3),
      ADDRB(0) => OF_GPR_Op2_Rd_Addr(4),
      ADDRC(4) => OF_GPR_Op3_Rd_Addr(0),
      ADDRC(3) => OF_GPR_Op3_Rd_Addr(1),
      ADDRC(2) => OF_GPR_Op3_Rd_Addr(2),
      ADDRC(1) => OF_GPR_Op3_Rd_Addr(3),
      ADDRC(0) => OF_GPR_Op3_Rd_Addr(4),
      ADDRD(4 downto 0) => ADDRD(4 downto 0),
      DIA(1 downto 0) => WB_Fwd(1 downto 0),
      DIB(1 downto 0) => WB_Fwd(1 downto 0),
      DIC(1 downto 0) => WB_Fwd(1 downto 0),
      DID(1 downto 0) => WB_Fwd(1 downto 0),
      DOA(1 downto 0) => GPR_Op1(1 downto 0),
      DOB(1 downto 0) => GPR_Op2(1 downto 0),
      DOC(1 downto 0) => GPR_Op3(1 downto 0),
      DOD(1) => \Using_FPGA.Native_n_6\,
      DOD(0) => \Using_FPGA.Native_n_7\,
      WCLK => Clk,
      WE => wb_reset_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32M_613 is
  port (
    GPR_Op1 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    GPR_Op2 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    GPR_Op3 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Clk : in STD_LOGIC;
    wb_reset_reg : in STD_LOGIC;
    WB_Fwd : in STD_LOGIC_VECTOR ( 1 downto 0 );
    OF_GPR_Op1_Rd_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    OF_GPR_Op2_Rd_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    OF_GPR_Op3_Rd_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    ADDRD : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32M_613 : entity is "MB_RAM32M";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32M_613;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32M_613 is
  signal \Using_FPGA.Native_n_6\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_7\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      ADDRA(4) => OF_GPR_Op1_Rd_Addr(0),
      ADDRA(3) => OF_GPR_Op1_Rd_Addr(1),
      ADDRA(2) => OF_GPR_Op1_Rd_Addr(2),
      ADDRA(1) => OF_GPR_Op1_Rd_Addr(3),
      ADDRA(0) => OF_GPR_Op1_Rd_Addr(4),
      ADDRB(4) => OF_GPR_Op2_Rd_Addr(0),
      ADDRB(3) => OF_GPR_Op2_Rd_Addr(1),
      ADDRB(2) => OF_GPR_Op2_Rd_Addr(2),
      ADDRB(1) => OF_GPR_Op2_Rd_Addr(3),
      ADDRB(0) => OF_GPR_Op2_Rd_Addr(4),
      ADDRC(4) => OF_GPR_Op3_Rd_Addr(0),
      ADDRC(3) => OF_GPR_Op3_Rd_Addr(1),
      ADDRC(2) => OF_GPR_Op3_Rd_Addr(2),
      ADDRC(1) => OF_GPR_Op3_Rd_Addr(3),
      ADDRC(0) => OF_GPR_Op3_Rd_Addr(4),
      ADDRD(4 downto 0) => ADDRD(4 downto 0),
      DIA(1 downto 0) => WB_Fwd(1 downto 0),
      DIB(1 downto 0) => WB_Fwd(1 downto 0),
      DIC(1 downto 0) => WB_Fwd(1 downto 0),
      DID(1 downto 0) => WB_Fwd(1 downto 0),
      DOA(1 downto 0) => GPR_Op1(1 downto 0),
      DOB(1 downto 0) => GPR_Op2(1 downto 0),
      DOC(1 downto 0) => GPR_Op3(1 downto 0),
      DOD(1) => \Using_FPGA.Native_n_6\,
      DOD(0) => \Using_FPGA.Native_n_7\,
      WCLK => Clk,
      WE => wb_reset_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32M_614 is
  port (
    GPR_Op1 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    GPR_Op2 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    GPR_Op3 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Clk : in STD_LOGIC;
    wb_reset_reg : in STD_LOGIC;
    WB_Fwd : in STD_LOGIC_VECTOR ( 1 downto 0 );
    OF_GPR_Op1_Rd_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    OF_GPR_Op2_Rd_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    OF_GPR_Op3_Rd_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    ADDRD : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32M_614 : entity is "MB_RAM32M";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32M_614;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32M_614 is
  signal \Using_FPGA.Native_n_6\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_7\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      ADDRA(4) => OF_GPR_Op1_Rd_Addr(0),
      ADDRA(3) => OF_GPR_Op1_Rd_Addr(1),
      ADDRA(2) => OF_GPR_Op1_Rd_Addr(2),
      ADDRA(1) => OF_GPR_Op1_Rd_Addr(3),
      ADDRA(0) => OF_GPR_Op1_Rd_Addr(4),
      ADDRB(4) => OF_GPR_Op2_Rd_Addr(0),
      ADDRB(3) => OF_GPR_Op2_Rd_Addr(1),
      ADDRB(2) => OF_GPR_Op2_Rd_Addr(2),
      ADDRB(1) => OF_GPR_Op2_Rd_Addr(3),
      ADDRB(0) => OF_GPR_Op2_Rd_Addr(4),
      ADDRC(4) => OF_GPR_Op3_Rd_Addr(0),
      ADDRC(3) => OF_GPR_Op3_Rd_Addr(1),
      ADDRC(2) => OF_GPR_Op3_Rd_Addr(2),
      ADDRC(1) => OF_GPR_Op3_Rd_Addr(3),
      ADDRC(0) => OF_GPR_Op3_Rd_Addr(4),
      ADDRD(4 downto 0) => ADDRD(4 downto 0),
      DIA(1 downto 0) => WB_Fwd(1 downto 0),
      DIB(1 downto 0) => WB_Fwd(1 downto 0),
      DIC(1 downto 0) => WB_Fwd(1 downto 0),
      DID(1 downto 0) => WB_Fwd(1 downto 0),
      DOA(1 downto 0) => GPR_Op1(1 downto 0),
      DOB(1 downto 0) => GPR_Op2(1 downto 0),
      DOC(1 downto 0) => GPR_Op3(1 downto 0),
      DOD(1) => \Using_FPGA.Native_n_6\,
      DOD(0) => \Using_FPGA.Native_n_7\,
      WCLK => Clk,
      WE => wb_reset_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32M_615 is
  port (
    GPR_Op1 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    GPR_Op2 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    GPR_Op3 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Clk : in STD_LOGIC;
    wb_reset_reg : in STD_LOGIC;
    WB_Fwd : in STD_LOGIC_VECTOR ( 1 downto 0 );
    OF_GPR_Op1_Rd_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    OF_GPR_Op2_Rd_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    OF_GPR_Op3_Rd_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    ADDRD : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32M_615 : entity is "MB_RAM32M";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32M_615;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32M_615 is
  signal \Using_FPGA.Native_n_6\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_7\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      ADDRA(4) => OF_GPR_Op1_Rd_Addr(0),
      ADDRA(3) => OF_GPR_Op1_Rd_Addr(1),
      ADDRA(2) => OF_GPR_Op1_Rd_Addr(2),
      ADDRA(1) => OF_GPR_Op1_Rd_Addr(3),
      ADDRA(0) => OF_GPR_Op1_Rd_Addr(4),
      ADDRB(4) => OF_GPR_Op2_Rd_Addr(0),
      ADDRB(3) => OF_GPR_Op2_Rd_Addr(1),
      ADDRB(2) => OF_GPR_Op2_Rd_Addr(2),
      ADDRB(1) => OF_GPR_Op2_Rd_Addr(3),
      ADDRB(0) => OF_GPR_Op2_Rd_Addr(4),
      ADDRC(4) => OF_GPR_Op3_Rd_Addr(0),
      ADDRC(3) => OF_GPR_Op3_Rd_Addr(1),
      ADDRC(2) => OF_GPR_Op3_Rd_Addr(2),
      ADDRC(1) => OF_GPR_Op3_Rd_Addr(3),
      ADDRC(0) => OF_GPR_Op3_Rd_Addr(4),
      ADDRD(4 downto 0) => ADDRD(4 downto 0),
      DIA(1 downto 0) => WB_Fwd(1 downto 0),
      DIB(1 downto 0) => WB_Fwd(1 downto 0),
      DIC(1 downto 0) => WB_Fwd(1 downto 0),
      DID(1 downto 0) => WB_Fwd(1 downto 0),
      DOA(1 downto 0) => GPR_Op1(1 downto 0),
      DOB(1 downto 0) => GPR_Op2(1 downto 0),
      DOC(1 downto 0) => GPR_Op3(1 downto 0),
      DOD(1) => \Using_FPGA.Native_n_6\,
      DOD(0) => \Using_FPGA.Native_n_7\,
      WCLK => Clk,
      WE => wb_reset_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32M_616 is
  port (
    GPR_Op1 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    GPR_Op2 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    GPR_Op3 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Clk : in STD_LOGIC;
    wb_reset_reg : in STD_LOGIC;
    WB_Fwd : in STD_LOGIC_VECTOR ( 1 downto 0 );
    OF_GPR_Op1_Rd_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    OF_GPR_Op2_Rd_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    OF_GPR_Op3_Rd_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    ADDRD : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32M_616 : entity is "MB_RAM32M";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32M_616;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32M_616 is
  signal \Using_FPGA.Native_n_6\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_7\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      ADDRA(4) => OF_GPR_Op1_Rd_Addr(0),
      ADDRA(3) => OF_GPR_Op1_Rd_Addr(1),
      ADDRA(2) => OF_GPR_Op1_Rd_Addr(2),
      ADDRA(1) => OF_GPR_Op1_Rd_Addr(3),
      ADDRA(0) => OF_GPR_Op1_Rd_Addr(4),
      ADDRB(4) => OF_GPR_Op2_Rd_Addr(0),
      ADDRB(3) => OF_GPR_Op2_Rd_Addr(1),
      ADDRB(2) => OF_GPR_Op2_Rd_Addr(2),
      ADDRB(1) => OF_GPR_Op2_Rd_Addr(3),
      ADDRB(0) => OF_GPR_Op2_Rd_Addr(4),
      ADDRC(4) => OF_GPR_Op3_Rd_Addr(0),
      ADDRC(3) => OF_GPR_Op3_Rd_Addr(1),
      ADDRC(2) => OF_GPR_Op3_Rd_Addr(2),
      ADDRC(1) => OF_GPR_Op3_Rd_Addr(3),
      ADDRC(0) => OF_GPR_Op3_Rd_Addr(4),
      ADDRD(4 downto 0) => ADDRD(4 downto 0),
      DIA(1 downto 0) => WB_Fwd(1 downto 0),
      DIB(1 downto 0) => WB_Fwd(1 downto 0),
      DIC(1 downto 0) => WB_Fwd(1 downto 0),
      DID(1 downto 0) => WB_Fwd(1 downto 0),
      DOA(1 downto 0) => GPR_Op1(1 downto 0),
      DOB(1 downto 0) => GPR_Op2(1 downto 0),
      DOC(1 downto 0) => GPR_Op3(1 downto 0),
      DOD(1) => \Using_FPGA.Native_n_6\,
      DOD(0) => \Using_FPGA.Native_n_7\,
      WCLK => Clk,
      WE => wb_reset_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32M_617 is
  port (
    GPR_Op1 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    GPR_Op2 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    GPR_Op3 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Clk : in STD_LOGIC;
    wb_reset_reg : in STD_LOGIC;
    WB_Fwd : in STD_LOGIC_VECTOR ( 1 downto 0 );
    OF_GPR_Op1_Rd_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    OF_GPR_Op2_Rd_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    OF_GPR_Op3_Rd_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    ADDRD : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32M_617 : entity is "MB_RAM32M";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32M_617;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32M_617 is
  signal \Using_FPGA.Native_n_6\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_7\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      ADDRA(4) => OF_GPR_Op1_Rd_Addr(0),
      ADDRA(3) => OF_GPR_Op1_Rd_Addr(1),
      ADDRA(2) => OF_GPR_Op1_Rd_Addr(2),
      ADDRA(1) => OF_GPR_Op1_Rd_Addr(3),
      ADDRA(0) => OF_GPR_Op1_Rd_Addr(4),
      ADDRB(4) => OF_GPR_Op2_Rd_Addr(0),
      ADDRB(3) => OF_GPR_Op2_Rd_Addr(1),
      ADDRB(2) => OF_GPR_Op2_Rd_Addr(2),
      ADDRB(1) => OF_GPR_Op2_Rd_Addr(3),
      ADDRB(0) => OF_GPR_Op2_Rd_Addr(4),
      ADDRC(4) => OF_GPR_Op3_Rd_Addr(0),
      ADDRC(3) => OF_GPR_Op3_Rd_Addr(1),
      ADDRC(2) => OF_GPR_Op3_Rd_Addr(2),
      ADDRC(1) => OF_GPR_Op3_Rd_Addr(3),
      ADDRC(0) => OF_GPR_Op3_Rd_Addr(4),
      ADDRD(4 downto 0) => ADDRD(4 downto 0),
      DIA(1 downto 0) => WB_Fwd(1 downto 0),
      DIB(1 downto 0) => WB_Fwd(1 downto 0),
      DIC(1 downto 0) => WB_Fwd(1 downto 0),
      DID(1 downto 0) => WB_Fwd(1 downto 0),
      DOA(1 downto 0) => GPR_Op1(1 downto 0),
      DOB(1 downto 0) => GPR_Op2(1 downto 0),
      DOC(1 downto 0) => GPR_Op3(1 downto 0),
      DOD(1) => \Using_FPGA.Native_n_6\,
      DOD(0) => \Using_FPGA.Native_n_7\,
      WCLK => Clk,
      WE => wb_reset_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32M_618 is
  port (
    GPR_Op1 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    GPR_Op2 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    GPR_Op3 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Clk : in STD_LOGIC;
    wb_reset_reg : in STD_LOGIC;
    WB_Fwd : in STD_LOGIC_VECTOR ( 1 downto 0 );
    OF_GPR_Op1_Rd_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    OF_GPR_Op2_Rd_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    OF_GPR_Op3_Rd_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    ADDRD : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32M_618 : entity is "MB_RAM32M";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32M_618;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32M_618 is
  signal \Using_FPGA.Native_n_6\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_7\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      ADDRA(4) => OF_GPR_Op1_Rd_Addr(0),
      ADDRA(3) => OF_GPR_Op1_Rd_Addr(1),
      ADDRA(2) => OF_GPR_Op1_Rd_Addr(2),
      ADDRA(1) => OF_GPR_Op1_Rd_Addr(3),
      ADDRA(0) => OF_GPR_Op1_Rd_Addr(4),
      ADDRB(4) => OF_GPR_Op2_Rd_Addr(0),
      ADDRB(3) => OF_GPR_Op2_Rd_Addr(1),
      ADDRB(2) => OF_GPR_Op2_Rd_Addr(2),
      ADDRB(1) => OF_GPR_Op2_Rd_Addr(3),
      ADDRB(0) => OF_GPR_Op2_Rd_Addr(4),
      ADDRC(4) => OF_GPR_Op3_Rd_Addr(0),
      ADDRC(3) => OF_GPR_Op3_Rd_Addr(1),
      ADDRC(2) => OF_GPR_Op3_Rd_Addr(2),
      ADDRC(1) => OF_GPR_Op3_Rd_Addr(3),
      ADDRC(0) => OF_GPR_Op3_Rd_Addr(4),
      ADDRD(4 downto 0) => ADDRD(4 downto 0),
      DIA(1 downto 0) => WB_Fwd(1 downto 0),
      DIB(1 downto 0) => WB_Fwd(1 downto 0),
      DIC(1 downto 0) => WB_Fwd(1 downto 0),
      DID(1 downto 0) => WB_Fwd(1 downto 0),
      DOA(1 downto 0) => GPR_Op1(1 downto 0),
      DOB(1 downto 0) => GPR_Op2(1 downto 0),
      DOC(1 downto 0) => GPR_Op3(1 downto 0),
      DOD(1) => \Using_FPGA.Native_n_6\,
      DOD(0) => \Using_FPGA.Native_n_7\,
      WCLK => Clk,
      WE => wb_reset_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32M_619 is
  port (
    GPR_Op1 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    GPR_Op2 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    GPR_Op3 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Clk : in STD_LOGIC;
    wb_reset_reg : in STD_LOGIC;
    WB_Fwd : in STD_LOGIC_VECTOR ( 1 downto 0 );
    OF_GPR_Op1_Rd_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    OF_GPR_Op2_Rd_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    OF_GPR_Op3_Rd_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    ADDRD : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32M_619 : entity is "MB_RAM32M";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32M_619;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32M_619 is
  signal \Using_FPGA.Native_n_6\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_7\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      ADDRA(4) => OF_GPR_Op1_Rd_Addr(0),
      ADDRA(3) => OF_GPR_Op1_Rd_Addr(1),
      ADDRA(2) => OF_GPR_Op1_Rd_Addr(2),
      ADDRA(1) => OF_GPR_Op1_Rd_Addr(3),
      ADDRA(0) => OF_GPR_Op1_Rd_Addr(4),
      ADDRB(4) => OF_GPR_Op2_Rd_Addr(0),
      ADDRB(3) => OF_GPR_Op2_Rd_Addr(1),
      ADDRB(2) => OF_GPR_Op2_Rd_Addr(2),
      ADDRB(1) => OF_GPR_Op2_Rd_Addr(3),
      ADDRB(0) => OF_GPR_Op2_Rd_Addr(4),
      ADDRC(4) => OF_GPR_Op3_Rd_Addr(0),
      ADDRC(3) => OF_GPR_Op3_Rd_Addr(1),
      ADDRC(2) => OF_GPR_Op3_Rd_Addr(2),
      ADDRC(1) => OF_GPR_Op3_Rd_Addr(3),
      ADDRC(0) => OF_GPR_Op3_Rd_Addr(4),
      ADDRD(4 downto 0) => ADDRD(4 downto 0),
      DIA(1 downto 0) => WB_Fwd(1 downto 0),
      DIB(1 downto 0) => WB_Fwd(1 downto 0),
      DIC(1 downto 0) => WB_Fwd(1 downto 0),
      DID(1 downto 0) => WB_Fwd(1 downto 0),
      DOA(1 downto 0) => GPR_Op1(1 downto 0),
      DOB(1 downto 0) => GPR_Op2(1 downto 0),
      DOC(1 downto 0) => GPR_Op3(1 downto 0),
      DOD(1) => \Using_FPGA.Native_n_6\,
      DOD(0) => \Using_FPGA.Native_n_7\,
      WCLK => Clk,
      WE => wb_reset_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32M_620 is
  port (
    GPR_Op1 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    GPR_Op2 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    GPR_Op3 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Clk : in STD_LOGIC;
    wb_reset_reg : in STD_LOGIC;
    WB_Fwd : in STD_LOGIC_VECTOR ( 1 downto 0 );
    OF_GPR_Op1_Rd_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    OF_GPR_Op2_Rd_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    OF_GPR_Op3_Rd_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    ADDRD : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32M_620 : entity is "MB_RAM32M";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32M_620;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32M_620 is
  signal \Using_FPGA.Native_n_6\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_7\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      ADDRA(4) => OF_GPR_Op1_Rd_Addr(0),
      ADDRA(3) => OF_GPR_Op1_Rd_Addr(1),
      ADDRA(2) => OF_GPR_Op1_Rd_Addr(2),
      ADDRA(1) => OF_GPR_Op1_Rd_Addr(3),
      ADDRA(0) => OF_GPR_Op1_Rd_Addr(4),
      ADDRB(4) => OF_GPR_Op2_Rd_Addr(0),
      ADDRB(3) => OF_GPR_Op2_Rd_Addr(1),
      ADDRB(2) => OF_GPR_Op2_Rd_Addr(2),
      ADDRB(1) => OF_GPR_Op2_Rd_Addr(3),
      ADDRB(0) => OF_GPR_Op2_Rd_Addr(4),
      ADDRC(4) => OF_GPR_Op3_Rd_Addr(0),
      ADDRC(3) => OF_GPR_Op3_Rd_Addr(1),
      ADDRC(2) => OF_GPR_Op3_Rd_Addr(2),
      ADDRC(1) => OF_GPR_Op3_Rd_Addr(3),
      ADDRC(0) => OF_GPR_Op3_Rd_Addr(4),
      ADDRD(4 downto 0) => ADDRD(4 downto 0),
      DIA(1 downto 0) => WB_Fwd(1 downto 0),
      DIB(1 downto 0) => WB_Fwd(1 downto 0),
      DIC(1 downto 0) => WB_Fwd(1 downto 0),
      DID(1 downto 0) => WB_Fwd(1 downto 0),
      DOA(1 downto 0) => GPR_Op1(1 downto 0),
      DOB(1 downto 0) => GPR_Op2(1 downto 0),
      DOC(1 downto 0) => GPR_Op3(1 downto 0),
      DOD(1) => \Using_FPGA.Native_n_6\,
      DOD(0) => \Using_FPGA.Native_n_7\,
      WCLK => Clk,
      WE => wb_reset_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32M_621 is
  port (
    GPR_Op1 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    GPR_Op2 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    GPR_Op3 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Clk : in STD_LOGIC;
    wb_reset_reg : in STD_LOGIC;
    WB_Fwd : in STD_LOGIC_VECTOR ( 1 downto 0 );
    OF_GPR_Op1_Rd_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    OF_GPR_Op2_Rd_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    OF_GPR_Op3_Rd_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    ADDRD : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32M_621 : entity is "MB_RAM32M";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32M_621;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32M_621 is
  signal \Using_FPGA.Native_n_6\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_7\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      ADDRA(4) => OF_GPR_Op1_Rd_Addr(0),
      ADDRA(3) => OF_GPR_Op1_Rd_Addr(1),
      ADDRA(2) => OF_GPR_Op1_Rd_Addr(2),
      ADDRA(1) => OF_GPR_Op1_Rd_Addr(3),
      ADDRA(0) => OF_GPR_Op1_Rd_Addr(4),
      ADDRB(4) => OF_GPR_Op2_Rd_Addr(0),
      ADDRB(3) => OF_GPR_Op2_Rd_Addr(1),
      ADDRB(2) => OF_GPR_Op2_Rd_Addr(2),
      ADDRB(1) => OF_GPR_Op2_Rd_Addr(3),
      ADDRB(0) => OF_GPR_Op2_Rd_Addr(4),
      ADDRC(4) => OF_GPR_Op3_Rd_Addr(0),
      ADDRC(3) => OF_GPR_Op3_Rd_Addr(1),
      ADDRC(2) => OF_GPR_Op3_Rd_Addr(2),
      ADDRC(1) => OF_GPR_Op3_Rd_Addr(3),
      ADDRC(0) => OF_GPR_Op3_Rd_Addr(4),
      ADDRD(4 downto 0) => ADDRD(4 downto 0),
      DIA(1 downto 0) => WB_Fwd(1 downto 0),
      DIB(1 downto 0) => WB_Fwd(1 downto 0),
      DIC(1 downto 0) => WB_Fwd(1 downto 0),
      DID(1 downto 0) => WB_Fwd(1 downto 0),
      DOA(1 downto 0) => GPR_Op1(1 downto 0),
      DOB(1 downto 0) => GPR_Op2(1 downto 0),
      DOC(1 downto 0) => GPR_Op3(1 downto 0),
      DOD(1) => \Using_FPGA.Native_n_6\,
      DOD(0) => \Using_FPGA.Native_n_7\,
      WCLK => Clk,
      WE => wb_reset_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32M_622 is
  port (
    GPR_Op1 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    GPR_Op2 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    GPR_Op3 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Clk : in STD_LOGIC;
    wb_reset_reg : in STD_LOGIC;
    WB_Fwd : in STD_LOGIC_VECTOR ( 1 downto 0 );
    OF_GPR_Op1_Rd_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    OF_GPR_Op2_Rd_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    OF_GPR_Op3_Rd_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    ADDRD : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32M_622 : entity is "MB_RAM32M";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32M_622;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32M_622 is
  signal \Using_FPGA.Native_n_6\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_7\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      ADDRA(4) => OF_GPR_Op1_Rd_Addr(0),
      ADDRA(3) => OF_GPR_Op1_Rd_Addr(1),
      ADDRA(2) => OF_GPR_Op1_Rd_Addr(2),
      ADDRA(1) => OF_GPR_Op1_Rd_Addr(3),
      ADDRA(0) => OF_GPR_Op1_Rd_Addr(4),
      ADDRB(4) => OF_GPR_Op2_Rd_Addr(0),
      ADDRB(3) => OF_GPR_Op2_Rd_Addr(1),
      ADDRB(2) => OF_GPR_Op2_Rd_Addr(2),
      ADDRB(1) => OF_GPR_Op2_Rd_Addr(3),
      ADDRB(0) => OF_GPR_Op2_Rd_Addr(4),
      ADDRC(4) => OF_GPR_Op3_Rd_Addr(0),
      ADDRC(3) => OF_GPR_Op3_Rd_Addr(1),
      ADDRC(2) => OF_GPR_Op3_Rd_Addr(2),
      ADDRC(1) => OF_GPR_Op3_Rd_Addr(3),
      ADDRC(0) => OF_GPR_Op3_Rd_Addr(4),
      ADDRD(4 downto 0) => ADDRD(4 downto 0),
      DIA(1 downto 0) => WB_Fwd(1 downto 0),
      DIB(1 downto 0) => WB_Fwd(1 downto 0),
      DIC(1 downto 0) => WB_Fwd(1 downto 0),
      DID(1 downto 0) => WB_Fwd(1 downto 0),
      DOA(1 downto 0) => GPR_Op1(1 downto 0),
      DOB(1 downto 0) => GPR_Op2(1 downto 0),
      DOC(1 downto 0) => GPR_Op3(1 downto 0),
      DOD(1) => \Using_FPGA.Native_n_6\,
      DOD(0) => \Using_FPGA.Native_n_7\,
      WCLK => Clk,
      WE => wb_reset_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32M_623 is
  port (
    GPR_Op1 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    GPR_Op2 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    GPR_Op3 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Clk : in STD_LOGIC;
    wb_reset_reg : in STD_LOGIC;
    WB_Fwd : in STD_LOGIC_VECTOR ( 1 downto 0 );
    OF_GPR_Op1_Rd_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    OF_GPR_Op2_Rd_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    OF_GPR_Op3_Rd_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    ADDRD : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32M_623 : entity is "MB_RAM32M";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32M_623;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32M_623 is
  signal \Using_FPGA.Native_n_6\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_7\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      ADDRA(4) => OF_GPR_Op1_Rd_Addr(0),
      ADDRA(3) => OF_GPR_Op1_Rd_Addr(1),
      ADDRA(2) => OF_GPR_Op1_Rd_Addr(2),
      ADDRA(1) => OF_GPR_Op1_Rd_Addr(3),
      ADDRA(0) => OF_GPR_Op1_Rd_Addr(4),
      ADDRB(4) => OF_GPR_Op2_Rd_Addr(0),
      ADDRB(3) => OF_GPR_Op2_Rd_Addr(1),
      ADDRB(2) => OF_GPR_Op2_Rd_Addr(2),
      ADDRB(1) => OF_GPR_Op2_Rd_Addr(3),
      ADDRB(0) => OF_GPR_Op2_Rd_Addr(4),
      ADDRC(4) => OF_GPR_Op3_Rd_Addr(0),
      ADDRC(3) => OF_GPR_Op3_Rd_Addr(1),
      ADDRC(2) => OF_GPR_Op3_Rd_Addr(2),
      ADDRC(1) => OF_GPR_Op3_Rd_Addr(3),
      ADDRC(0) => OF_GPR_Op3_Rd_Addr(4),
      ADDRD(4 downto 0) => ADDRD(4 downto 0),
      DIA(1 downto 0) => WB_Fwd(1 downto 0),
      DIB(1 downto 0) => WB_Fwd(1 downto 0),
      DIC(1 downto 0) => WB_Fwd(1 downto 0),
      DID(1 downto 0) => WB_Fwd(1 downto 0),
      DOA(1 downto 0) => GPR_Op1(1 downto 0),
      DOB(1 downto 0) => GPR_Op2(1 downto 0),
      DOC(1 downto 0) => GPR_Op3(1 downto 0),
      DOD(1) => \Using_FPGA.Native_n_6\,
      DOD(0) => \Using_FPGA.Native_n_7\,
      WCLK => Clk,
      WE => wb_reset_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32M_624 is
  port (
    GPR_Op1 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    GPR_Op2 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    GPR_Op3 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Clk : in STD_LOGIC;
    wb_reset_reg : in STD_LOGIC;
    WB_Fwd : in STD_LOGIC_VECTOR ( 1 downto 0 );
    OF_GPR_Op1_Rd_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    OF_GPR_Op2_Rd_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    OF_GPR_Op3_Rd_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    ADDRD : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32M_624 : entity is "MB_RAM32M";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32M_624;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32M_624 is
  signal \Using_FPGA.Native_n_6\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_7\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      ADDRA(4) => OF_GPR_Op1_Rd_Addr(0),
      ADDRA(3) => OF_GPR_Op1_Rd_Addr(1),
      ADDRA(2) => OF_GPR_Op1_Rd_Addr(2),
      ADDRA(1) => OF_GPR_Op1_Rd_Addr(3),
      ADDRA(0) => OF_GPR_Op1_Rd_Addr(4),
      ADDRB(4) => OF_GPR_Op2_Rd_Addr(0),
      ADDRB(3) => OF_GPR_Op2_Rd_Addr(1),
      ADDRB(2) => OF_GPR_Op2_Rd_Addr(2),
      ADDRB(1) => OF_GPR_Op2_Rd_Addr(3),
      ADDRB(0) => OF_GPR_Op2_Rd_Addr(4),
      ADDRC(4) => OF_GPR_Op3_Rd_Addr(0),
      ADDRC(3) => OF_GPR_Op3_Rd_Addr(1),
      ADDRC(2) => OF_GPR_Op3_Rd_Addr(2),
      ADDRC(1) => OF_GPR_Op3_Rd_Addr(3),
      ADDRC(0) => OF_GPR_Op3_Rd_Addr(4),
      ADDRD(4 downto 0) => ADDRD(4 downto 0),
      DIA(1 downto 0) => WB_Fwd(1 downto 0),
      DIB(1 downto 0) => WB_Fwd(1 downto 0),
      DIC(1 downto 0) => WB_Fwd(1 downto 0),
      DID(1 downto 0) => WB_Fwd(1 downto 0),
      DOA(1 downto 0) => GPR_Op1(1 downto 0),
      DOB(1 downto 0) => GPR_Op2(1 downto 0),
      DOC(1 downto 0) => GPR_Op3(1 downto 0),
      DOD(1) => \Using_FPGA.Native_n_6\,
      DOD(0) => \Using_FPGA.Native_n_7\,
      WCLK => Clk,
      WE => wb_reset_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32M_625 is
  port (
    GPR_Op1 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    GPR_Op2 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    GPR_Op3 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Clk : in STD_LOGIC;
    wb_reset_reg : in STD_LOGIC;
    WB_Fwd : in STD_LOGIC_VECTOR ( 1 downto 0 );
    OF_GPR_Op1_Rd_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    OF_GPR_Op2_Rd_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    OF_GPR_Op3_Rd_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    ADDRD : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32M_625 : entity is "MB_RAM32M";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32M_625;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32M_625 is
  signal \Using_FPGA.Native_n_6\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_7\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      ADDRA(4) => OF_GPR_Op1_Rd_Addr(0),
      ADDRA(3) => OF_GPR_Op1_Rd_Addr(1),
      ADDRA(2) => OF_GPR_Op1_Rd_Addr(2),
      ADDRA(1) => OF_GPR_Op1_Rd_Addr(3),
      ADDRA(0) => OF_GPR_Op1_Rd_Addr(4),
      ADDRB(4) => OF_GPR_Op2_Rd_Addr(0),
      ADDRB(3) => OF_GPR_Op2_Rd_Addr(1),
      ADDRB(2) => OF_GPR_Op2_Rd_Addr(2),
      ADDRB(1) => OF_GPR_Op2_Rd_Addr(3),
      ADDRB(0) => OF_GPR_Op2_Rd_Addr(4),
      ADDRC(4) => OF_GPR_Op3_Rd_Addr(0),
      ADDRC(3) => OF_GPR_Op3_Rd_Addr(1),
      ADDRC(2) => OF_GPR_Op3_Rd_Addr(2),
      ADDRC(1) => OF_GPR_Op3_Rd_Addr(3),
      ADDRC(0) => OF_GPR_Op3_Rd_Addr(4),
      ADDRD(4 downto 0) => ADDRD(4 downto 0),
      DIA(1 downto 0) => WB_Fwd(1 downto 0),
      DIB(1 downto 0) => WB_Fwd(1 downto 0),
      DIC(1 downto 0) => WB_Fwd(1 downto 0),
      DID(1 downto 0) => WB_Fwd(1 downto 0),
      DOA(1 downto 0) => GPR_Op1(1 downto 0),
      DOB(1 downto 0) => GPR_Op2(1 downto 0),
      DOC(1 downto 0) => GPR_Op3(1 downto 0),
      DOD(1) => \Using_FPGA.Native_n_6\,
      DOD(0) => \Using_FPGA.Native_n_7\,
      WCLK => Clk,
      WE => wb_reset_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D is
  port (
    cacheline_copy_data_22 : out STD_LOGIC;
    Clk : in STD_LOGIC;
    M_AXI_DC_RDATA : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_AXI.r_read_fifo_addr_reg[2]\ : in STD_LOGIC;
    read_data_cnt : in STD_LOGIC_VECTOR ( 0 to 1 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D is
  signal \Using_FPGA.Native_n_1\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A0 => read_data_cnt(1),
      A1 => read_data_cnt(0),
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => M_AXI_DC_RDATA(0),
      DPO => cacheline_copy_data_22,
      DPRA0 => D(0),
      DPRA1 => D(1),
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => \Using_FPGA.Native_n_1\,
      WCLK => Clk,
      WE => \Using_AXI.r_read_fifo_addr_reg[2]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_150 is
  port (
    cacheline_copy_data_23 : out STD_LOGIC;
    Clk : in STD_LOGIC;
    M_AXI_DC_RDATA : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_AXI.r_read_fifo_addr_reg[2]\ : in STD_LOGIC;
    read_data_cnt : in STD_LOGIC_VECTOR ( 0 to 1 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_150 : entity is "MB_RAM32X1D";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_150;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_150 is
  signal \Using_FPGA.Native_n_1\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A0 => read_data_cnt(1),
      A1 => read_data_cnt(0),
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => M_AXI_DC_RDATA(0),
      DPO => cacheline_copy_data_23,
      DPRA0 => D(0),
      DPRA1 => D(1),
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => \Using_FPGA.Native_n_1\,
      WCLK => Clk,
      WE => \Using_AXI.r_read_fifo_addr_reg[2]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_151 is
  port (
    cacheline_copy_data_24 : out STD_LOGIC;
    Clk : in STD_LOGIC;
    M_AXI_DC_RDATA : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_AXI.r_read_fifo_addr_reg[2]\ : in STD_LOGIC;
    read_data_cnt : in STD_LOGIC_VECTOR ( 0 to 1 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_151 : entity is "MB_RAM32X1D";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_151;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_151 is
  signal \Using_FPGA.Native_n_1\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A0 => read_data_cnt(1),
      A1 => read_data_cnt(0),
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => M_AXI_DC_RDATA(0),
      DPO => cacheline_copy_data_24,
      DPRA0 => D(0),
      DPRA1 => D(1),
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => \Using_FPGA.Native_n_1\,
      WCLK => Clk,
      WE => \Using_AXI.r_read_fifo_addr_reg[2]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_152 is
  port (
    cacheline_copy_data_25 : out STD_LOGIC;
    Clk : in STD_LOGIC;
    M_AXI_DC_RDATA : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_AXI.r_read_fifo_addr_reg[2]\ : in STD_LOGIC;
    read_data_cnt : in STD_LOGIC_VECTOR ( 0 to 1 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_152 : entity is "MB_RAM32X1D";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_152;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_152 is
  signal \Using_FPGA.Native_n_1\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A0 => read_data_cnt(1),
      A1 => read_data_cnt(0),
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => M_AXI_DC_RDATA(0),
      DPO => cacheline_copy_data_25,
      DPRA0 => D(0),
      DPRA1 => D(1),
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => \Using_FPGA.Native_n_1\,
      WCLK => Clk,
      WE => \Using_AXI.r_read_fifo_addr_reg[2]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_153 is
  port (
    cacheline_copy_data_26 : out STD_LOGIC;
    Clk : in STD_LOGIC;
    M_AXI_DC_RDATA : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_AXI.r_read_fifo_addr_reg[2]\ : in STD_LOGIC;
    read_data_cnt : in STD_LOGIC_VECTOR ( 0 to 1 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_153 : entity is "MB_RAM32X1D";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_153;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_153 is
  signal \Using_FPGA.Native_n_1\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A0 => read_data_cnt(1),
      A1 => read_data_cnt(0),
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => M_AXI_DC_RDATA(0),
      DPO => cacheline_copy_data_26,
      DPRA0 => D(0),
      DPRA1 => D(1),
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => \Using_FPGA.Native_n_1\,
      WCLK => Clk,
      WE => \Using_AXI.r_read_fifo_addr_reg[2]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_154 is
  port (
    cacheline_copy_data_27 : out STD_LOGIC;
    Clk : in STD_LOGIC;
    M_AXI_DC_RDATA : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_AXI.r_read_fifo_addr_reg[2]\ : in STD_LOGIC;
    read_data_cnt : in STD_LOGIC_VECTOR ( 0 to 1 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_154 : entity is "MB_RAM32X1D";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_154;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_154 is
  signal \Using_FPGA.Native_n_1\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A0 => read_data_cnt(1),
      A1 => read_data_cnt(0),
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => M_AXI_DC_RDATA(0),
      DPO => cacheline_copy_data_27,
      DPRA0 => D(0),
      DPRA1 => D(1),
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => \Using_FPGA.Native_n_1\,
      WCLK => Clk,
      WE => \Using_AXI.r_read_fifo_addr_reg[2]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_155 is
  port (
    cacheline_copy_data_28 : out STD_LOGIC;
    Clk : in STD_LOGIC;
    M_AXI_DC_RDATA : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_AXI.r_read_fifo_addr_reg[2]\ : in STD_LOGIC;
    read_data_cnt : in STD_LOGIC_VECTOR ( 0 to 1 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_155 : entity is "MB_RAM32X1D";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_155;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_155 is
  signal \Using_FPGA.Native_n_1\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A0 => read_data_cnt(1),
      A1 => read_data_cnt(0),
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => M_AXI_DC_RDATA(0),
      DPO => cacheline_copy_data_28,
      DPRA0 => D(0),
      DPRA1 => D(1),
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => \Using_FPGA.Native_n_1\,
      WCLK => Clk,
      WE => \Using_AXI.r_read_fifo_addr_reg[2]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_156 is
  port (
    cacheline_copy_data_0 : out STD_LOGIC;
    Clk : in STD_LOGIC;
    M_AXI_DC_RDATA : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_AXI.r_read_fifo_addr_reg[2]\ : in STD_LOGIC;
    read_data_cnt : in STD_LOGIC_VECTOR ( 0 to 1 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_156 : entity is "MB_RAM32X1D";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_156;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_156 is
  signal \Using_FPGA.Native_n_1\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A0 => read_data_cnt(1),
      A1 => read_data_cnt(0),
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => M_AXI_DC_RDATA(0),
      DPO => cacheline_copy_data_0,
      DPRA0 => D(0),
      DPRA1 => D(1),
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => \Using_FPGA.Native_n_1\,
      WCLK => Clk,
      WE => \Using_AXI.r_read_fifo_addr_reg[2]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_157 is
  port (
    cacheline_copy_data_1 : out STD_LOGIC;
    Clk : in STD_LOGIC;
    M_AXI_DC_RDATA : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_AXI.r_read_fifo_addr_reg[2]\ : in STD_LOGIC;
    read_data_cnt : in STD_LOGIC_VECTOR ( 0 to 1 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_157 : entity is "MB_RAM32X1D";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_157;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_157 is
  signal \Using_FPGA.Native_n_1\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A0 => read_data_cnt(1),
      A1 => read_data_cnt(0),
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => M_AXI_DC_RDATA(0),
      DPO => cacheline_copy_data_1,
      DPRA0 => D(0),
      DPRA1 => D(1),
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => \Using_FPGA.Native_n_1\,
      WCLK => Clk,
      WE => \Using_AXI.r_read_fifo_addr_reg[2]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_158 is
  port (
    cacheline_copy_data_29 : out STD_LOGIC;
    Clk : in STD_LOGIC;
    M_AXI_DC_RDATA : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_AXI.r_read_fifo_addr_reg[2]\ : in STD_LOGIC;
    read_data_cnt : in STD_LOGIC_VECTOR ( 0 to 1 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_158 : entity is "MB_RAM32X1D";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_158;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_158 is
  signal \Using_FPGA.Native_n_1\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A0 => read_data_cnt(1),
      A1 => read_data_cnt(0),
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => M_AXI_DC_RDATA(0),
      DPO => cacheline_copy_data_29,
      DPRA0 => D(0),
      DPRA1 => D(1),
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => \Using_FPGA.Native_n_1\,
      WCLK => Clk,
      WE => \Using_AXI.r_read_fifo_addr_reg[2]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_159 is
  port (
    cacheline_copy_data_2 : out STD_LOGIC;
    Clk : in STD_LOGIC;
    M_AXI_DC_RDATA : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_AXI.r_read_fifo_addr_reg[2]\ : in STD_LOGIC;
    read_data_cnt : in STD_LOGIC_VECTOR ( 0 to 1 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_159 : entity is "MB_RAM32X1D";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_159;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_159 is
  signal \Using_FPGA.Native_n_1\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A0 => read_data_cnt(1),
      A1 => read_data_cnt(0),
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => M_AXI_DC_RDATA(0),
      DPO => cacheline_copy_data_2,
      DPRA0 => D(0),
      DPRA1 => D(1),
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => \Using_FPGA.Native_n_1\,
      WCLK => Clk,
      WE => \Using_AXI.r_read_fifo_addr_reg[2]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_160 is
  port (
    cacheline_copy_data_3 : out STD_LOGIC;
    Clk : in STD_LOGIC;
    M_AXI_DC_RDATA : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_AXI.r_read_fifo_addr_reg[2]\ : in STD_LOGIC;
    read_data_cnt : in STD_LOGIC_VECTOR ( 0 to 1 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_160 : entity is "MB_RAM32X1D";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_160;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_160 is
  signal \Using_FPGA.Native_n_1\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A0 => read_data_cnt(1),
      A1 => read_data_cnt(0),
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => M_AXI_DC_RDATA(0),
      DPO => cacheline_copy_data_3,
      DPRA0 => D(0),
      DPRA1 => D(1),
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => \Using_FPGA.Native_n_1\,
      WCLK => Clk,
      WE => \Using_AXI.r_read_fifo_addr_reg[2]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_161 is
  port (
    cacheline_copy_data_4 : out STD_LOGIC;
    Clk : in STD_LOGIC;
    M_AXI_DC_RDATA : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_AXI.r_read_fifo_addr_reg[2]\ : in STD_LOGIC;
    read_data_cnt : in STD_LOGIC_VECTOR ( 0 to 1 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_161 : entity is "MB_RAM32X1D";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_161;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_161 is
  signal \Using_FPGA.Native_n_1\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A0 => read_data_cnt(1),
      A1 => read_data_cnt(0),
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => M_AXI_DC_RDATA(0),
      DPO => cacheline_copy_data_4,
      DPRA0 => D(0),
      DPRA1 => D(1),
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => \Using_FPGA.Native_n_1\,
      WCLK => Clk,
      WE => \Using_AXI.r_read_fifo_addr_reg[2]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_162 is
  port (
    cacheline_copy_data_5 : out STD_LOGIC;
    Clk : in STD_LOGIC;
    M_AXI_DC_RDATA : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_AXI.r_read_fifo_addr_reg[2]\ : in STD_LOGIC;
    read_data_cnt : in STD_LOGIC_VECTOR ( 0 to 1 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_162 : entity is "MB_RAM32X1D";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_162;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_162 is
  signal \Using_FPGA.Native_n_1\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A0 => read_data_cnt(1),
      A1 => read_data_cnt(0),
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => M_AXI_DC_RDATA(0),
      DPO => cacheline_copy_data_5,
      DPRA0 => D(0),
      DPRA1 => D(1),
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => \Using_FPGA.Native_n_1\,
      WCLK => Clk,
      WE => \Using_AXI.r_read_fifo_addr_reg[2]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_163 is
  port (
    cacheline_copy_data_6 : out STD_LOGIC;
    Clk : in STD_LOGIC;
    M_AXI_DC_RDATA : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_AXI.r_read_fifo_addr_reg[2]\ : in STD_LOGIC;
    read_data_cnt : in STD_LOGIC_VECTOR ( 0 to 1 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_163 : entity is "MB_RAM32X1D";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_163;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_163 is
  signal \Using_FPGA.Native_n_1\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A0 => read_data_cnt(1),
      A1 => read_data_cnt(0),
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => M_AXI_DC_RDATA(0),
      DPO => cacheline_copy_data_6,
      DPRA0 => D(0),
      DPRA1 => D(1),
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => \Using_FPGA.Native_n_1\,
      WCLK => Clk,
      WE => \Using_AXI.r_read_fifo_addr_reg[2]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_164 is
  port (
    cacheline_copy_data_7 : out STD_LOGIC;
    Clk : in STD_LOGIC;
    M_AXI_DC_RDATA : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_AXI.r_read_fifo_addr_reg[2]\ : in STD_LOGIC;
    read_data_cnt : in STD_LOGIC_VECTOR ( 0 to 1 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_164 : entity is "MB_RAM32X1D";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_164;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_164 is
  signal \Using_FPGA.Native_n_1\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A0 => read_data_cnt(1),
      A1 => read_data_cnt(0),
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => M_AXI_DC_RDATA(0),
      DPO => cacheline_copy_data_7,
      DPRA0 => D(0),
      DPRA1 => D(1),
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => \Using_FPGA.Native_n_1\,
      WCLK => Clk,
      WE => \Using_AXI.r_read_fifo_addr_reg[2]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_165 is
  port (
    cacheline_copy_data_8 : out STD_LOGIC;
    Clk : in STD_LOGIC;
    M_AXI_DC_RDATA : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_AXI.r_read_fifo_addr_reg[2]\ : in STD_LOGIC;
    read_data_cnt : in STD_LOGIC_VECTOR ( 0 to 1 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_165 : entity is "MB_RAM32X1D";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_165;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_165 is
  signal \Using_FPGA.Native_n_1\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A0 => read_data_cnt(1),
      A1 => read_data_cnt(0),
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => M_AXI_DC_RDATA(0),
      DPO => cacheline_copy_data_8,
      DPRA0 => D(0),
      DPRA1 => D(1),
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => \Using_FPGA.Native_n_1\,
      WCLK => Clk,
      WE => \Using_AXI.r_read_fifo_addr_reg[2]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_166 is
  port (
    cacheline_copy_data_9 : out STD_LOGIC;
    Clk : in STD_LOGIC;
    M_AXI_DC_RDATA : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_AXI.r_read_fifo_addr_reg[2]\ : in STD_LOGIC;
    read_data_cnt : in STD_LOGIC_VECTOR ( 0 to 1 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_166 : entity is "MB_RAM32X1D";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_166;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_166 is
  signal \Using_FPGA.Native_n_1\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A0 => read_data_cnt(1),
      A1 => read_data_cnt(0),
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => M_AXI_DC_RDATA(0),
      DPO => cacheline_copy_data_9,
      DPRA0 => D(0),
      DPRA1 => D(1),
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => \Using_FPGA.Native_n_1\,
      WCLK => Clk,
      WE => \Using_AXI.r_read_fifo_addr_reg[2]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_167 is
  port (
    cacheline_copy_data_10 : out STD_LOGIC;
    Clk : in STD_LOGIC;
    M_AXI_DC_RDATA : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_AXI.r_read_fifo_addr_reg[2]\ : in STD_LOGIC;
    read_data_cnt : in STD_LOGIC_VECTOR ( 0 to 1 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_167 : entity is "MB_RAM32X1D";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_167;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_167 is
  signal \Using_FPGA.Native_n_1\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A0 => read_data_cnt(1),
      A1 => read_data_cnt(0),
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => M_AXI_DC_RDATA(0),
      DPO => cacheline_copy_data_10,
      DPRA0 => D(0),
      DPRA1 => D(1),
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => \Using_FPGA.Native_n_1\,
      WCLK => Clk,
      WE => \Using_AXI.r_read_fifo_addr_reg[2]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_168 is
  port (
    cacheline_copy_data_11 : out STD_LOGIC;
    Clk : in STD_LOGIC;
    M_AXI_DC_RDATA : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_AXI.r_read_fifo_addr_reg[2]\ : in STD_LOGIC;
    read_data_cnt : in STD_LOGIC_VECTOR ( 0 to 1 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_168 : entity is "MB_RAM32X1D";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_168;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_168 is
  signal \Using_FPGA.Native_n_1\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A0 => read_data_cnt(1),
      A1 => read_data_cnt(0),
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => M_AXI_DC_RDATA(0),
      DPO => cacheline_copy_data_11,
      DPRA0 => D(0),
      DPRA1 => D(1),
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => \Using_FPGA.Native_n_1\,
      WCLK => Clk,
      WE => \Using_AXI.r_read_fifo_addr_reg[2]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_169 is
  port (
    cacheline_copy_data_30 : out STD_LOGIC;
    Clk : in STD_LOGIC;
    M_AXI_DC_RDATA : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_AXI.r_read_fifo_addr_reg[2]\ : in STD_LOGIC;
    read_data_cnt : in STD_LOGIC_VECTOR ( 0 to 1 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_169 : entity is "MB_RAM32X1D";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_169;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_169 is
  signal \Using_FPGA.Native_n_1\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A0 => read_data_cnt(1),
      A1 => read_data_cnt(0),
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => M_AXI_DC_RDATA(0),
      DPO => cacheline_copy_data_30,
      DPRA0 => D(0),
      DPRA1 => D(1),
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => \Using_FPGA.Native_n_1\,
      WCLK => Clk,
      WE => \Using_AXI.r_read_fifo_addr_reg[2]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_170 is
  port (
    cacheline_copy_data_12 : out STD_LOGIC;
    Clk : in STD_LOGIC;
    M_AXI_DC_RDATA : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_AXI.r_read_fifo_addr_reg[2]\ : in STD_LOGIC;
    read_data_cnt : in STD_LOGIC_VECTOR ( 0 to 1 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_170 : entity is "MB_RAM32X1D";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_170;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_170 is
  signal \Using_FPGA.Native_n_1\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A0 => read_data_cnt(1),
      A1 => read_data_cnt(0),
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => M_AXI_DC_RDATA(0),
      DPO => cacheline_copy_data_12,
      DPRA0 => D(0),
      DPRA1 => D(1),
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => \Using_FPGA.Native_n_1\,
      WCLK => Clk,
      WE => \Using_AXI.r_read_fifo_addr_reg[2]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_171 is
  port (
    cacheline_copy_data_13 : out STD_LOGIC;
    Clk : in STD_LOGIC;
    M_AXI_DC_RDATA : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_AXI.r_read_fifo_addr_reg[2]\ : in STD_LOGIC;
    read_data_cnt : in STD_LOGIC_VECTOR ( 0 to 1 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_171 : entity is "MB_RAM32X1D";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_171;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_171 is
  signal \Using_FPGA.Native_n_1\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A0 => read_data_cnt(1),
      A1 => read_data_cnt(0),
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => M_AXI_DC_RDATA(0),
      DPO => cacheline_copy_data_13,
      DPRA0 => D(0),
      DPRA1 => D(1),
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => \Using_FPGA.Native_n_1\,
      WCLK => Clk,
      WE => \Using_AXI.r_read_fifo_addr_reg[2]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_172 is
  port (
    cacheline_copy_data_14 : out STD_LOGIC;
    Clk : in STD_LOGIC;
    M_AXI_DC_RDATA : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_AXI.r_read_fifo_addr_reg[2]\ : in STD_LOGIC;
    read_data_cnt : in STD_LOGIC_VECTOR ( 0 to 1 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_172 : entity is "MB_RAM32X1D";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_172;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_172 is
  signal \Using_FPGA.Native_n_1\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A0 => read_data_cnt(1),
      A1 => read_data_cnt(0),
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => M_AXI_DC_RDATA(0),
      DPO => cacheline_copy_data_14,
      DPRA0 => D(0),
      DPRA1 => D(1),
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => \Using_FPGA.Native_n_1\,
      WCLK => Clk,
      WE => \Using_AXI.r_read_fifo_addr_reg[2]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_173 is
  port (
    cacheline_copy_data_15 : out STD_LOGIC;
    Clk : in STD_LOGIC;
    M_AXI_DC_RDATA : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_AXI.r_read_fifo_addr_reg[2]\ : in STD_LOGIC;
    read_data_cnt : in STD_LOGIC_VECTOR ( 0 to 1 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_173 : entity is "MB_RAM32X1D";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_173;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_173 is
  signal \Using_FPGA.Native_n_1\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A0 => read_data_cnt(1),
      A1 => read_data_cnt(0),
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => M_AXI_DC_RDATA(0),
      DPO => cacheline_copy_data_15,
      DPRA0 => D(0),
      DPRA1 => D(1),
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => \Using_FPGA.Native_n_1\,
      WCLK => Clk,
      WE => \Using_AXI.r_read_fifo_addr_reg[2]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_174 is
  port (
    cacheline_copy_data_16 : out STD_LOGIC;
    Clk : in STD_LOGIC;
    M_AXI_DC_RDATA : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_AXI.r_read_fifo_addr_reg[2]\ : in STD_LOGIC;
    read_data_cnt : in STD_LOGIC_VECTOR ( 0 to 1 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_174 : entity is "MB_RAM32X1D";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_174;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_174 is
  signal \Using_FPGA.Native_n_1\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A0 => read_data_cnt(1),
      A1 => read_data_cnt(0),
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => M_AXI_DC_RDATA(0),
      DPO => cacheline_copy_data_16,
      DPRA0 => D(0),
      DPRA1 => D(1),
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => \Using_FPGA.Native_n_1\,
      WCLK => Clk,
      WE => \Using_AXI.r_read_fifo_addr_reg[2]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_175 is
  port (
    cacheline_copy_data_17 : out STD_LOGIC;
    Clk : in STD_LOGIC;
    M_AXI_DC_RDATA : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_AXI.r_read_fifo_addr_reg[2]\ : in STD_LOGIC;
    read_data_cnt : in STD_LOGIC_VECTOR ( 0 to 1 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_175 : entity is "MB_RAM32X1D";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_175;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_175 is
  signal \Using_FPGA.Native_n_1\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A0 => read_data_cnt(1),
      A1 => read_data_cnt(0),
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => M_AXI_DC_RDATA(0),
      DPO => cacheline_copy_data_17,
      DPRA0 => D(0),
      DPRA1 => D(1),
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => \Using_FPGA.Native_n_1\,
      WCLK => Clk,
      WE => \Using_AXI.r_read_fifo_addr_reg[2]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_176 is
  port (
    cacheline_copy_data_18 : out STD_LOGIC;
    Clk : in STD_LOGIC;
    M_AXI_DC_RDATA : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_AXI.r_read_fifo_addr_reg[2]\ : in STD_LOGIC;
    read_data_cnt : in STD_LOGIC_VECTOR ( 0 to 1 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_176 : entity is "MB_RAM32X1D";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_176;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_176 is
  signal \Using_FPGA.Native_n_1\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A0 => read_data_cnt(1),
      A1 => read_data_cnt(0),
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => M_AXI_DC_RDATA(0),
      DPO => cacheline_copy_data_18,
      DPRA0 => D(0),
      DPRA1 => D(1),
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => \Using_FPGA.Native_n_1\,
      WCLK => Clk,
      WE => \Using_AXI.r_read_fifo_addr_reg[2]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_177 is
  port (
    cacheline_copy_data_19 : out STD_LOGIC;
    Clk : in STD_LOGIC;
    M_AXI_DC_RDATA : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_AXI.r_read_fifo_addr_reg[2]\ : in STD_LOGIC;
    read_data_cnt : in STD_LOGIC_VECTOR ( 0 to 1 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_177 : entity is "MB_RAM32X1D";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_177;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_177 is
  signal \Using_FPGA.Native_n_1\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A0 => read_data_cnt(1),
      A1 => read_data_cnt(0),
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => M_AXI_DC_RDATA(0),
      DPO => cacheline_copy_data_19,
      DPRA0 => D(0),
      DPRA1 => D(1),
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => \Using_FPGA.Native_n_1\,
      WCLK => Clk,
      WE => \Using_AXI.r_read_fifo_addr_reg[2]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_178 is
  port (
    cacheline_copy_data_20 : out STD_LOGIC;
    Clk : in STD_LOGIC;
    M_AXI_DC_RDATA : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_AXI.r_read_fifo_addr_reg[2]\ : in STD_LOGIC;
    read_data_cnt : in STD_LOGIC_VECTOR ( 0 to 1 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_178 : entity is "MB_RAM32X1D";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_178;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_178 is
  signal \Using_FPGA.Native_n_1\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A0 => read_data_cnt(1),
      A1 => read_data_cnt(0),
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => M_AXI_DC_RDATA(0),
      DPO => cacheline_copy_data_20,
      DPRA0 => D(0),
      DPRA1 => D(1),
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => \Using_FPGA.Native_n_1\,
      WCLK => Clk,
      WE => \Using_AXI.r_read_fifo_addr_reg[2]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_179 is
  port (
    cacheline_copy_data_21 : out STD_LOGIC;
    Clk : in STD_LOGIC;
    M_AXI_DC_RDATA : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_AXI.r_read_fifo_addr_reg[2]\ : in STD_LOGIC;
    read_data_cnt : in STD_LOGIC_VECTOR ( 0 to 1 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_179 : entity is "MB_RAM32X1D";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_179;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_179 is
  signal \Using_FPGA.Native_n_1\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A0 => read_data_cnt(1),
      A1 => read_data_cnt(0),
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => M_AXI_DC_RDATA(0),
      DPO => cacheline_copy_data_21,
      DPRA0 => D(0),
      DPRA1 => D(1),
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => \Using_FPGA.Native_n_1\,
      WCLK => Clk,
      WE => \Using_AXI.r_read_fifo_addr_reg[2]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_180 is
  port (
    cacheline_copy_data_31 : out STD_LOGIC;
    Clk : in STD_LOGIC;
    M_AXI_DC_RDATA : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_AXI.r_read_fifo_addr_reg[2]\ : in STD_LOGIC;
    read_data_cnt : in STD_LOGIC_VECTOR ( 0 to 1 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_180 : entity is "MB_RAM32X1D";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_180;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_180 is
  signal \Using_FPGA.Native_n_1\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A0 => read_data_cnt(1),
      A1 => read_data_cnt(0),
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => M_AXI_DC_RDATA(0),
      DPO => cacheline_copy_data_31,
      DPRA0 => D(0),
      DPRA1 => D(1),
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => \Using_FPGA.Native_n_1\,
      WCLK => Clk,
      WE => \Using_AXI.r_read_fifo_addr_reg[2]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAMB36 is
  port (
    A : out STD_LOGIC_VECTOR ( 0 to 13 );
    Trace_ICache_Rdy_reg : out STD_LOGIC;
    Clk : in STD_LOGIC;
    ENB1_out : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 10 downto 0 );
    DIBDI : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \Not_Using_TLBS.last_Valid_Instr_Addr_reg[28]\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAMB36;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAMB36 is
  signal \Using_FPGA.Native_n_10\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_11\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_12\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_13\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_14\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_15\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_16\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_17\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_18\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_19\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_36\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_37\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_38\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_39\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_4\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_40\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_41\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_42\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_43\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_44\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_45\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_46\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_47\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_48\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_49\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_5\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_50\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_51\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_52\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_53\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_54\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_55\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_56\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_57\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_58\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_59\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_6\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_60\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_61\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_62\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_63\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_64\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_65\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_66\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_67\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_68\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_69\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_7\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_72\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_73\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_74\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_75\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_8\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_9\ : STD_LOGIC;
  signal Valid_Data_Bits : STD_LOGIC_VECTOR ( 0 to 3 );
  signal \NLW_Using_FPGA.Native_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Using_FPGA.Native_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Using_FPGA.Native_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Using_FPGA.Native_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Using_FPGA.Native_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_Using_FPGA.Native_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "NONE",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 4) => D(10 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 4) => ADDRBWRADDR(10 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_Using_FPGA.Native_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_Using_FPGA.Native_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => Clk,
      CLKBWRCLK => Clk,
      DBITERR => \NLW_Using_FPGA.Native_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 16) => B"0000000000000000",
      DIBDI(15 downto 0) => DIBDI(15 downto 0),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 2) => B"00",
      DIPBDIP(1 downto 0) => Q(1 downto 0),
      DOADO(31) => \Using_FPGA.Native_n_4\,
      DOADO(30) => \Using_FPGA.Native_n_5\,
      DOADO(29) => \Using_FPGA.Native_n_6\,
      DOADO(28) => \Using_FPGA.Native_n_7\,
      DOADO(27) => \Using_FPGA.Native_n_8\,
      DOADO(26) => \Using_FPGA.Native_n_9\,
      DOADO(25) => \Using_FPGA.Native_n_10\,
      DOADO(24) => \Using_FPGA.Native_n_11\,
      DOADO(23) => \Using_FPGA.Native_n_12\,
      DOADO(22) => \Using_FPGA.Native_n_13\,
      DOADO(21) => \Using_FPGA.Native_n_14\,
      DOADO(20) => \Using_FPGA.Native_n_15\,
      DOADO(19) => \Using_FPGA.Native_n_16\,
      DOADO(18) => \Using_FPGA.Native_n_17\,
      DOADO(17) => \Using_FPGA.Native_n_18\,
      DOADO(16) => \Using_FPGA.Native_n_19\,
      DOADO(15) => Valid_Data_Bits(0),
      DOADO(14) => Valid_Data_Bits(1),
      DOADO(13) => Valid_Data_Bits(2),
      DOADO(12) => Valid_Data_Bits(3),
      DOADO(11) => A(0),
      DOADO(10) => A(1),
      DOADO(9) => A(2),
      DOADO(8) => A(3),
      DOADO(7) => A(4),
      DOADO(6) => A(5),
      DOADO(5) => A(6),
      DOADO(4) => A(7),
      DOADO(3) => A(8),
      DOADO(2) => A(9),
      DOADO(1) => A(10),
      DOADO(0) => A(11),
      DOBDO(31) => \Using_FPGA.Native_n_36\,
      DOBDO(30) => \Using_FPGA.Native_n_37\,
      DOBDO(29) => \Using_FPGA.Native_n_38\,
      DOBDO(28) => \Using_FPGA.Native_n_39\,
      DOBDO(27) => \Using_FPGA.Native_n_40\,
      DOBDO(26) => \Using_FPGA.Native_n_41\,
      DOBDO(25) => \Using_FPGA.Native_n_42\,
      DOBDO(24) => \Using_FPGA.Native_n_43\,
      DOBDO(23) => \Using_FPGA.Native_n_44\,
      DOBDO(22) => \Using_FPGA.Native_n_45\,
      DOBDO(21) => \Using_FPGA.Native_n_46\,
      DOBDO(20) => \Using_FPGA.Native_n_47\,
      DOBDO(19) => \Using_FPGA.Native_n_48\,
      DOBDO(18) => \Using_FPGA.Native_n_49\,
      DOBDO(17) => \Using_FPGA.Native_n_50\,
      DOBDO(16) => \Using_FPGA.Native_n_51\,
      DOBDO(15) => \Using_FPGA.Native_n_52\,
      DOBDO(14) => \Using_FPGA.Native_n_53\,
      DOBDO(13) => \Using_FPGA.Native_n_54\,
      DOBDO(12) => \Using_FPGA.Native_n_55\,
      DOBDO(11) => \Using_FPGA.Native_n_56\,
      DOBDO(10) => \Using_FPGA.Native_n_57\,
      DOBDO(9) => \Using_FPGA.Native_n_58\,
      DOBDO(8) => \Using_FPGA.Native_n_59\,
      DOBDO(7) => \Using_FPGA.Native_n_60\,
      DOBDO(6) => \Using_FPGA.Native_n_61\,
      DOBDO(5) => \Using_FPGA.Native_n_62\,
      DOBDO(4) => \Using_FPGA.Native_n_63\,
      DOBDO(3) => \Using_FPGA.Native_n_64\,
      DOBDO(2) => \Using_FPGA.Native_n_65\,
      DOBDO(1) => \Using_FPGA.Native_n_66\,
      DOBDO(0) => \Using_FPGA.Native_n_67\,
      DOPADOP(3) => \Using_FPGA.Native_n_68\,
      DOPADOP(2) => \Using_FPGA.Native_n_69\,
      DOPADOP(1) => A(12),
      DOPADOP(0) => A(13),
      DOPBDOP(3) => \Using_FPGA.Native_n_72\,
      DOPBDOP(2) => \Using_FPGA.Native_n_73\,
      DOPBDOP(1) => \Using_FPGA.Native_n_74\,
      DOPBDOP(0) => \Using_FPGA.Native_n_75\,
      ECCPARITY(7 downto 0) => \NLW_Using_FPGA.Native_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => '1',
      ENBWREN => ENB1_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_Using_FPGA.Native_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_Using_FPGA.Native_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000011"
    );
\Using_FPGA.Native_i_1__189\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Valid_Data_Bits(3),
      I1 => Valid_Data_Bits(1),
      I2 => \Not_Using_TLBS.last_Valid_Instr_Addr_reg[28]\(0),
      I3 => Valid_Data_Bits(2),
      I4 => \Not_Using_TLBS.last_Valid_Instr_Addr_reg[28]\(1),
      I5 => Valid_Data_Bits(0),
      O => Trace_ICache_Rdy_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAMB36_189 is
  port (
    mem_write_cache_miss_delayed_reg : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \Comp_Carry_Chain[4].carry_sel_reg\ : out STD_LOGIC;
    \Comp_Carry_Chain[4].carry_sel_reg_0\ : out STD_LOGIC;
    S : out STD_LOGIC;
    Trace_Cache_Hit_reg : out STD_LOGIC;
    mem_cache_hit_pending_delayed_reg : out STD_LOGIC;
    Clk : in STD_LOGIC;
    EX_PipeRun : in STD_LOGIC;
    ENB : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 16 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 10 downto 0 );
    DATA_INB_0 : in STD_LOGIC_VECTOR ( 16 downto 0 );
    DIBDI : in STD_LOGIC_VECTOR ( 0 to 0 );
    mem_valid_req : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAMB36_189 : entity is "MB_RAMB36";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAMB36_189;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAMB36_189 is
  signal \Using_FPGA.Native_n_10\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_11\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_12\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_13\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_14\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_15\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_16\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_17\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_18\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_19\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_36\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_37\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_38\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_39\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_4\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_40\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_41\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_42\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_43\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_44\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_45\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_46\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_47\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_48\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_49\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_5\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_50\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_51\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_52\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_53\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_54\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_55\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_56\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_57\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_58\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_59\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_6\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_60\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_61\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_62\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_63\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_64\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_65\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_66\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_67\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_68\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_69\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_7\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_72\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_73\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_74\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_75\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_8\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_9\ : STD_LOGIC;
  signal Valid_Data_Bits : STD_LOGIC_VECTOR ( 0 to 3 );
  signal comp1_miss_A : STD_LOGIC_VECTOR ( 0 to 1 );
  signal \^mem_write_cache_miss_delayed_reg\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \NLW_Using_FPGA.Native_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Using_FPGA.Native_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Using_FPGA.Native_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Using_FPGA.Native_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Using_FPGA.Native_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_Using_FPGA.Native_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  mem_write_cache_miss_delayed_reg(11 downto 0) <= \^mem_write_cache_miss_delayed_reg\(11 downto 0);
\Using_FPGA.Native\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "NONE",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 4) => D(16 downto 6),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 4) => ADDRBWRADDR(10 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_Using_FPGA.Native_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_Using_FPGA.Native_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => Clk,
      CLKBWRCLK => Clk,
      DBITERR => \NLW_Using_FPGA.Native_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 16) => B"0000000000000000",
      DIBDI(15 downto 12) => DATA_INB_0(16 downto 13),
      DIBDI(11) => DIBDI(0),
      DIBDI(10 downto 0) => DATA_INB_0(12 downto 2),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 2) => B"00",
      DIPBDIP(1 downto 0) => DATA_INB_0(1 downto 0),
      DOADO(31) => \Using_FPGA.Native_n_4\,
      DOADO(30) => \Using_FPGA.Native_n_5\,
      DOADO(29) => \Using_FPGA.Native_n_6\,
      DOADO(28) => \Using_FPGA.Native_n_7\,
      DOADO(27) => \Using_FPGA.Native_n_8\,
      DOADO(26) => \Using_FPGA.Native_n_9\,
      DOADO(25) => \Using_FPGA.Native_n_10\,
      DOADO(24) => \Using_FPGA.Native_n_11\,
      DOADO(23) => \Using_FPGA.Native_n_12\,
      DOADO(22) => \Using_FPGA.Native_n_13\,
      DOADO(21) => \Using_FPGA.Native_n_14\,
      DOADO(20) => \Using_FPGA.Native_n_15\,
      DOADO(19) => \Using_FPGA.Native_n_16\,
      DOADO(18) => \Using_FPGA.Native_n_17\,
      DOADO(17) => \Using_FPGA.Native_n_18\,
      DOADO(16) => \Using_FPGA.Native_n_19\,
      DOADO(15) => Valid_Data_Bits(0),
      DOADO(14) => Valid_Data_Bits(1),
      DOADO(13) => Valid_Data_Bits(2),
      DOADO(12) => Valid_Data_Bits(3),
      DOADO(11) => comp1_miss_A(0),
      DOADO(10) => comp1_miss_A(1),
      DOADO(9 downto 0) => \^mem_write_cache_miss_delayed_reg\(11 downto 2),
      DOBDO(31) => \Using_FPGA.Native_n_36\,
      DOBDO(30) => \Using_FPGA.Native_n_37\,
      DOBDO(29) => \Using_FPGA.Native_n_38\,
      DOBDO(28) => \Using_FPGA.Native_n_39\,
      DOBDO(27) => \Using_FPGA.Native_n_40\,
      DOBDO(26) => \Using_FPGA.Native_n_41\,
      DOBDO(25) => \Using_FPGA.Native_n_42\,
      DOBDO(24) => \Using_FPGA.Native_n_43\,
      DOBDO(23) => \Using_FPGA.Native_n_44\,
      DOBDO(22) => \Using_FPGA.Native_n_45\,
      DOBDO(21) => \Using_FPGA.Native_n_46\,
      DOBDO(20) => \Using_FPGA.Native_n_47\,
      DOBDO(19) => \Using_FPGA.Native_n_48\,
      DOBDO(18) => \Using_FPGA.Native_n_49\,
      DOBDO(17) => \Using_FPGA.Native_n_50\,
      DOBDO(16) => \Using_FPGA.Native_n_51\,
      DOBDO(15) => \Using_FPGA.Native_n_52\,
      DOBDO(14) => \Using_FPGA.Native_n_53\,
      DOBDO(13) => \Using_FPGA.Native_n_54\,
      DOBDO(12) => \Using_FPGA.Native_n_55\,
      DOBDO(11) => \Using_FPGA.Native_n_56\,
      DOBDO(10) => \Using_FPGA.Native_n_57\,
      DOBDO(9) => \Using_FPGA.Native_n_58\,
      DOBDO(8) => \Using_FPGA.Native_n_59\,
      DOBDO(7) => \Using_FPGA.Native_n_60\,
      DOBDO(6) => \Using_FPGA.Native_n_61\,
      DOBDO(5) => \Using_FPGA.Native_n_62\,
      DOBDO(4) => \Using_FPGA.Native_n_63\,
      DOBDO(3) => \Using_FPGA.Native_n_64\,
      DOBDO(2) => \Using_FPGA.Native_n_65\,
      DOBDO(1) => \Using_FPGA.Native_n_66\,
      DOBDO(0) => \Using_FPGA.Native_n_67\,
      DOPADOP(3) => \Using_FPGA.Native_n_68\,
      DOPADOP(2) => \Using_FPGA.Native_n_69\,
      DOPADOP(1 downto 0) => \^mem_write_cache_miss_delayed_reg\(1 downto 0),
      DOPBDOP(3) => \Using_FPGA.Native_n_72\,
      DOPBDOP(2) => \Using_FPGA.Native_n_73\,
      DOPBDOP(1) => \Using_FPGA.Native_n_74\,
      DOPBDOP(0) => \Using_FPGA.Native_n_75\,
      ECCPARITY(7 downto 0) => \NLW_Using_FPGA.Native_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => EX_PipeRun,
      ENBWREN => ENB,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_Using_FPGA.Native_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_Using_FPGA.Native_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000011"
    );
\Using_FPGA.Native_i_1__210\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => D(5),
      I1 => comp1_miss_A(1),
      I2 => comp1_miss_A(0),
      I3 => \^mem_write_cache_miss_delayed_reg\(11),
      I4 => D(4),
      O => \Comp_Carry_Chain[4].carry_sel_reg\
    );
\Using_FPGA.Native_i_1__211\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8008"
    )
        port map (
      I0 => comp1_miss_A(0),
      I1 => mem_valid_req,
      I2 => comp1_miss_A(1),
      I3 => D(5),
      O => \Comp_Carry_Chain[4].carry_sel_reg_0\
    );
\Using_FPGA.Native_i_1__212\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"82000082"
    )
        port map (
      I0 => mem_valid_req,
      I1 => D(2),
      I2 => \^mem_write_cache_miss_delayed_reg\(0),
      I3 => D(3),
      I4 => \^mem_write_cache_miss_delayed_reg\(1),
      O => S
    );
\Using_FPGA.Native_i_1__216\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Valid_Data_Bits(3),
      I1 => Valid_Data_Bits(1),
      I2 => D(0),
      I3 => Valid_Data_Bits(2),
      I4 => D(1),
      I5 => Valid_Data_Bits(0),
      O => Trace_Cache_Hit_reg
    );
\Using_FPGA.Native_i_1__226\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Valid_Data_Bits(3),
      I1 => Valid_Data_Bits(2),
      I2 => D(1),
      I3 => Valid_Data_Bits(1),
      I4 => D(0),
      I5 => Valid_Data_Bits(0),
      O => mem_cache_hit_pending_delayed_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAMB36__parameterized1\ is
  port (
    DATA_OUTA : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Clk : in STD_LOGIC;
    ENB : in STD_LOGIC;
    \Not_Using_TLBS.last_Valid_Instr_Addr_reg[17]\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 12 downto 0 );
    read_victim_valid_reg : in STD_LOGIC;
    M_AXI_IC_RDATA : in STD_LOGIC_VECTOR ( 3 downto 0 );
    read_stream_valid_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAMB36__parameterized1\ : entity is "MB_RAMB36";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAMB36__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAMB36__parameterized1\ is
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \Using_FPGA.Native_n_10\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_11\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_12\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_13\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_14\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_15\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_16\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_17\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_18\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_19\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_20\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_21\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_22\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_23\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_24\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_25\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_26\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_27\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_28\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_29\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_30\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_31\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_36\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_37\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_38\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_39\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_4\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_40\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_41\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_42\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_43\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_44\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_45\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_46\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_47\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_48\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_49\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_5\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_50\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_51\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_52\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_53\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_54\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_55\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_56\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_57\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_58\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_59\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_6\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_60\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_61\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_62\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_63\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_64\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_65\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_66\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_67\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_68\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_69\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_7\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_70\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_71\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_72\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_73\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_74\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_75\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_8\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_9\ : STD_LOGIC;
  signal \NLW_Using_FPGA.Native_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Using_FPGA.Native_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Using_FPGA.Native_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Using_FPGA.Native_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Using_FPGA.Native_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_Using_FPGA.Native_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  D(3 downto 0) <= \^d\(3 downto 0);
\Using_FPGA.Native\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 4,
      READ_WIDTH_B => 4,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "NONE",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 4,
      WRITE_WIDTH_B => 4
    )
        port map (
      ADDRARDADDR(15) => '0',
      ADDRARDADDR(14 downto 2) => \Not_Using_TLBS.last_Valid_Instr_Addr_reg[17]\(12 downto 0),
      ADDRARDADDR(1 downto 0) => B"00",
      ADDRBWRADDR(15) => '0',
      ADDRBWRADDR(14 downto 2) => ADDRBWRADDR(12 downto 0),
      ADDRBWRADDR(1 downto 0) => B"00",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_Using_FPGA.Native_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_Using_FPGA.Native_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => Clk,
      CLKBWRCLK => Clk,
      DBITERR => \NLW_Using_FPGA.Native_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 4) => B"0000000000000000000000000000",
      DIBDI(3 downto 0) => \^d\(3 downto 0),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31) => \Using_FPGA.Native_n_4\,
      DOADO(30) => \Using_FPGA.Native_n_5\,
      DOADO(29) => \Using_FPGA.Native_n_6\,
      DOADO(28) => \Using_FPGA.Native_n_7\,
      DOADO(27) => \Using_FPGA.Native_n_8\,
      DOADO(26) => \Using_FPGA.Native_n_9\,
      DOADO(25) => \Using_FPGA.Native_n_10\,
      DOADO(24) => \Using_FPGA.Native_n_11\,
      DOADO(23) => \Using_FPGA.Native_n_12\,
      DOADO(22) => \Using_FPGA.Native_n_13\,
      DOADO(21) => \Using_FPGA.Native_n_14\,
      DOADO(20) => \Using_FPGA.Native_n_15\,
      DOADO(19) => \Using_FPGA.Native_n_16\,
      DOADO(18) => \Using_FPGA.Native_n_17\,
      DOADO(17) => \Using_FPGA.Native_n_18\,
      DOADO(16) => \Using_FPGA.Native_n_19\,
      DOADO(15) => \Using_FPGA.Native_n_20\,
      DOADO(14) => \Using_FPGA.Native_n_21\,
      DOADO(13) => \Using_FPGA.Native_n_22\,
      DOADO(12) => \Using_FPGA.Native_n_23\,
      DOADO(11) => \Using_FPGA.Native_n_24\,
      DOADO(10) => \Using_FPGA.Native_n_25\,
      DOADO(9) => \Using_FPGA.Native_n_26\,
      DOADO(8) => \Using_FPGA.Native_n_27\,
      DOADO(7) => \Using_FPGA.Native_n_28\,
      DOADO(6) => \Using_FPGA.Native_n_29\,
      DOADO(5) => \Using_FPGA.Native_n_30\,
      DOADO(4) => \Using_FPGA.Native_n_31\,
      DOADO(3 downto 0) => DATA_OUTA(3 downto 0),
      DOBDO(31) => \Using_FPGA.Native_n_36\,
      DOBDO(30) => \Using_FPGA.Native_n_37\,
      DOBDO(29) => \Using_FPGA.Native_n_38\,
      DOBDO(28) => \Using_FPGA.Native_n_39\,
      DOBDO(27) => \Using_FPGA.Native_n_40\,
      DOBDO(26) => \Using_FPGA.Native_n_41\,
      DOBDO(25) => \Using_FPGA.Native_n_42\,
      DOBDO(24) => \Using_FPGA.Native_n_43\,
      DOBDO(23) => \Using_FPGA.Native_n_44\,
      DOBDO(22) => \Using_FPGA.Native_n_45\,
      DOBDO(21) => \Using_FPGA.Native_n_46\,
      DOBDO(20) => \Using_FPGA.Native_n_47\,
      DOBDO(19) => \Using_FPGA.Native_n_48\,
      DOBDO(18) => \Using_FPGA.Native_n_49\,
      DOBDO(17) => \Using_FPGA.Native_n_50\,
      DOBDO(16) => \Using_FPGA.Native_n_51\,
      DOBDO(15) => \Using_FPGA.Native_n_52\,
      DOBDO(14) => \Using_FPGA.Native_n_53\,
      DOBDO(13) => \Using_FPGA.Native_n_54\,
      DOBDO(12) => \Using_FPGA.Native_n_55\,
      DOBDO(11) => \Using_FPGA.Native_n_56\,
      DOBDO(10) => \Using_FPGA.Native_n_57\,
      DOBDO(9) => \Using_FPGA.Native_n_58\,
      DOBDO(8) => \Using_FPGA.Native_n_59\,
      DOBDO(7) => \Using_FPGA.Native_n_60\,
      DOBDO(6) => \Using_FPGA.Native_n_61\,
      DOBDO(5) => \Using_FPGA.Native_n_62\,
      DOBDO(4) => \Using_FPGA.Native_n_63\,
      DOBDO(3) => \Using_FPGA.Native_n_64\,
      DOBDO(2) => \Using_FPGA.Native_n_65\,
      DOBDO(1) => \Using_FPGA.Native_n_66\,
      DOBDO(0) => \Using_FPGA.Native_n_67\,
      DOPADOP(3) => \Using_FPGA.Native_n_68\,
      DOPADOP(2) => \Using_FPGA.Native_n_69\,
      DOPADOP(1) => \Using_FPGA.Native_n_70\,
      DOPADOP(0) => \Using_FPGA.Native_n_71\,
      DOPBDOP(3) => \Using_FPGA.Native_n_72\,
      DOPBDOP(2) => \Using_FPGA.Native_n_73\,
      DOPBDOP(1) => \Using_FPGA.Native_n_74\,
      DOPBDOP(0) => \Using_FPGA.Native_n_75\,
      ECCPARITY(7 downto 0) => \NLW_Using_FPGA.Native_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => '1',
      ENBWREN => ENB,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_Using_FPGA.Native_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_Using_FPGA.Native_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000001"
    );
\Using_FPGA.Native_i_5__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => read_victim_valid_reg,
      I1 => M_AXI_IC_RDATA(3),
      I2 => read_stream_valid_reg,
      O => \^d\(3)
    );
\Using_FPGA.Native_i_6__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => read_victim_valid_reg,
      I1 => M_AXI_IC_RDATA(2),
      I2 => read_stream_valid_reg,
      O => \^d\(2)
    );
\Using_FPGA.Native_i_7__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => read_victim_valid_reg,
      I1 => M_AXI_IC_RDATA(1),
      I2 => read_stream_valid_reg,
      O => \^d\(1)
    );
\Using_FPGA.Native_i_8__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => read_victim_valid_reg,
      I1 => M_AXI_IC_RDATA(0),
      I2 => read_stream_valid_reg,
      O => \^d\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAMB36__parameterized1_14\ is
  port (
    DATA_OUTA : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Clk : in STD_LOGIC;
    ENB : in STD_LOGIC;
    \Not_Using_TLBS.last_Valid_Instr_Addr_reg[17]\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 12 downto 0 );
    read_victim_valid_reg : in STD_LOGIC;
    M_AXI_IC_RDATA : in STD_LOGIC_VECTOR ( 3 downto 0 );
    read_stream_valid_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAMB36__parameterized1_14\ : entity is "MB_RAMB36";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAMB36__parameterized1_14\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAMB36__parameterized1_14\ is
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \Using_FPGA.Native_n_10\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_11\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_12\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_13\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_14\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_15\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_16\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_17\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_18\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_19\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_20\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_21\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_22\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_23\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_24\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_25\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_26\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_27\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_28\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_29\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_30\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_31\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_36\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_37\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_38\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_39\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_4\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_40\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_41\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_42\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_43\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_44\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_45\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_46\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_47\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_48\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_49\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_5\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_50\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_51\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_52\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_53\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_54\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_55\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_56\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_57\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_58\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_59\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_6\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_60\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_61\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_62\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_63\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_64\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_65\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_66\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_67\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_68\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_69\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_7\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_70\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_71\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_72\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_73\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_74\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_75\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_8\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_9\ : STD_LOGIC;
  signal \NLW_Using_FPGA.Native_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Using_FPGA.Native_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Using_FPGA.Native_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Using_FPGA.Native_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Using_FPGA.Native_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_Using_FPGA.Native_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  D(3 downto 0) <= \^d\(3 downto 0);
\Using_FPGA.Native\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 4,
      READ_WIDTH_B => 4,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "NONE",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 4,
      WRITE_WIDTH_B => 4
    )
        port map (
      ADDRARDADDR(15) => '0',
      ADDRARDADDR(14 downto 2) => \Not_Using_TLBS.last_Valid_Instr_Addr_reg[17]\(12 downto 0),
      ADDRARDADDR(1 downto 0) => B"00",
      ADDRBWRADDR(15) => '0',
      ADDRBWRADDR(14 downto 2) => ADDRBWRADDR(12 downto 0),
      ADDRBWRADDR(1 downto 0) => B"00",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_Using_FPGA.Native_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_Using_FPGA.Native_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => Clk,
      CLKBWRCLK => Clk,
      DBITERR => \NLW_Using_FPGA.Native_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 4) => B"0000000000000000000000000000",
      DIBDI(3 downto 0) => \^d\(3 downto 0),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31) => \Using_FPGA.Native_n_4\,
      DOADO(30) => \Using_FPGA.Native_n_5\,
      DOADO(29) => \Using_FPGA.Native_n_6\,
      DOADO(28) => \Using_FPGA.Native_n_7\,
      DOADO(27) => \Using_FPGA.Native_n_8\,
      DOADO(26) => \Using_FPGA.Native_n_9\,
      DOADO(25) => \Using_FPGA.Native_n_10\,
      DOADO(24) => \Using_FPGA.Native_n_11\,
      DOADO(23) => \Using_FPGA.Native_n_12\,
      DOADO(22) => \Using_FPGA.Native_n_13\,
      DOADO(21) => \Using_FPGA.Native_n_14\,
      DOADO(20) => \Using_FPGA.Native_n_15\,
      DOADO(19) => \Using_FPGA.Native_n_16\,
      DOADO(18) => \Using_FPGA.Native_n_17\,
      DOADO(17) => \Using_FPGA.Native_n_18\,
      DOADO(16) => \Using_FPGA.Native_n_19\,
      DOADO(15) => \Using_FPGA.Native_n_20\,
      DOADO(14) => \Using_FPGA.Native_n_21\,
      DOADO(13) => \Using_FPGA.Native_n_22\,
      DOADO(12) => \Using_FPGA.Native_n_23\,
      DOADO(11) => \Using_FPGA.Native_n_24\,
      DOADO(10) => \Using_FPGA.Native_n_25\,
      DOADO(9) => \Using_FPGA.Native_n_26\,
      DOADO(8) => \Using_FPGA.Native_n_27\,
      DOADO(7) => \Using_FPGA.Native_n_28\,
      DOADO(6) => \Using_FPGA.Native_n_29\,
      DOADO(5) => \Using_FPGA.Native_n_30\,
      DOADO(4) => \Using_FPGA.Native_n_31\,
      DOADO(3 downto 0) => DATA_OUTA(3 downto 0),
      DOBDO(31) => \Using_FPGA.Native_n_36\,
      DOBDO(30) => \Using_FPGA.Native_n_37\,
      DOBDO(29) => \Using_FPGA.Native_n_38\,
      DOBDO(28) => \Using_FPGA.Native_n_39\,
      DOBDO(27) => \Using_FPGA.Native_n_40\,
      DOBDO(26) => \Using_FPGA.Native_n_41\,
      DOBDO(25) => \Using_FPGA.Native_n_42\,
      DOBDO(24) => \Using_FPGA.Native_n_43\,
      DOBDO(23) => \Using_FPGA.Native_n_44\,
      DOBDO(22) => \Using_FPGA.Native_n_45\,
      DOBDO(21) => \Using_FPGA.Native_n_46\,
      DOBDO(20) => \Using_FPGA.Native_n_47\,
      DOBDO(19) => \Using_FPGA.Native_n_48\,
      DOBDO(18) => \Using_FPGA.Native_n_49\,
      DOBDO(17) => \Using_FPGA.Native_n_50\,
      DOBDO(16) => \Using_FPGA.Native_n_51\,
      DOBDO(15) => \Using_FPGA.Native_n_52\,
      DOBDO(14) => \Using_FPGA.Native_n_53\,
      DOBDO(13) => \Using_FPGA.Native_n_54\,
      DOBDO(12) => \Using_FPGA.Native_n_55\,
      DOBDO(11) => \Using_FPGA.Native_n_56\,
      DOBDO(10) => \Using_FPGA.Native_n_57\,
      DOBDO(9) => \Using_FPGA.Native_n_58\,
      DOBDO(8) => \Using_FPGA.Native_n_59\,
      DOBDO(7) => \Using_FPGA.Native_n_60\,
      DOBDO(6) => \Using_FPGA.Native_n_61\,
      DOBDO(5) => \Using_FPGA.Native_n_62\,
      DOBDO(4) => \Using_FPGA.Native_n_63\,
      DOBDO(3) => \Using_FPGA.Native_n_64\,
      DOBDO(2) => \Using_FPGA.Native_n_65\,
      DOBDO(1) => \Using_FPGA.Native_n_66\,
      DOBDO(0) => \Using_FPGA.Native_n_67\,
      DOPADOP(3) => \Using_FPGA.Native_n_68\,
      DOPADOP(2) => \Using_FPGA.Native_n_69\,
      DOPADOP(1) => \Using_FPGA.Native_n_70\,
      DOPADOP(0) => \Using_FPGA.Native_n_71\,
      DOPBDOP(3) => \Using_FPGA.Native_n_72\,
      DOPBDOP(2) => \Using_FPGA.Native_n_73\,
      DOPBDOP(1) => \Using_FPGA.Native_n_74\,
      DOPBDOP(0) => \Using_FPGA.Native_n_75\,
      ECCPARITY(7 downto 0) => \NLW_Using_FPGA.Native_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => '1',
      ENBWREN => ENB,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_Using_FPGA.Native_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_Using_FPGA.Native_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000001"
    );
\Using_FPGA.Native_i_1__190\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => read_victim_valid_reg,
      I1 => M_AXI_IC_RDATA(3),
      I2 => read_stream_valid_reg,
      O => \^d\(3)
    );
\Using_FPGA.Native_i_2__125\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => read_victim_valid_reg,
      I1 => M_AXI_IC_RDATA(2),
      I2 => read_stream_valid_reg,
      O => \^d\(2)
    );
\Using_FPGA.Native_i_3__37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => read_victim_valid_reg,
      I1 => M_AXI_IC_RDATA(1),
      I2 => read_stream_valid_reg,
      O => \^d\(1)
    );
\Using_FPGA.Native_i_4__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => read_victim_valid_reg,
      I1 => M_AXI_IC_RDATA(0),
      I2 => read_stream_valid_reg,
      O => \^d\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAMB36__parameterized1_15\ is
  port (
    DATA_OUTA : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Clk : in STD_LOGIC;
    ENB : in STD_LOGIC;
    \Not_Using_TLBS.last_Valid_Instr_Addr_reg[17]\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 12 downto 0 );
    read_victim_valid_reg : in STD_LOGIC;
    M_AXI_IC_RDATA : in STD_LOGIC_VECTOR ( 3 downto 0 );
    read_stream_valid_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAMB36__parameterized1_15\ : entity is "MB_RAMB36";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAMB36__parameterized1_15\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAMB36__parameterized1_15\ is
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \Using_FPGA.Native_n_10\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_11\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_12\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_13\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_14\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_15\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_16\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_17\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_18\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_19\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_20\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_21\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_22\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_23\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_24\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_25\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_26\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_27\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_28\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_29\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_30\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_31\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_36\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_37\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_38\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_39\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_4\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_40\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_41\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_42\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_43\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_44\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_45\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_46\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_47\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_48\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_49\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_5\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_50\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_51\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_52\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_53\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_54\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_55\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_56\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_57\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_58\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_59\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_6\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_60\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_61\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_62\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_63\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_64\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_65\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_66\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_67\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_68\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_69\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_7\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_70\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_71\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_72\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_73\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_74\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_75\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_8\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_9\ : STD_LOGIC;
  signal \NLW_Using_FPGA.Native_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Using_FPGA.Native_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Using_FPGA.Native_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Using_FPGA.Native_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Using_FPGA.Native_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_Using_FPGA.Native_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  D(3 downto 0) <= \^d\(3 downto 0);
\Using_FPGA.Native\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 4,
      READ_WIDTH_B => 4,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "NONE",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 4,
      WRITE_WIDTH_B => 4
    )
        port map (
      ADDRARDADDR(15) => '0',
      ADDRARDADDR(14 downto 2) => \Not_Using_TLBS.last_Valid_Instr_Addr_reg[17]\(12 downto 0),
      ADDRARDADDR(1 downto 0) => B"00",
      ADDRBWRADDR(15) => '0',
      ADDRBWRADDR(14 downto 2) => ADDRBWRADDR(12 downto 0),
      ADDRBWRADDR(1 downto 0) => B"00",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_Using_FPGA.Native_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_Using_FPGA.Native_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => Clk,
      CLKBWRCLK => Clk,
      DBITERR => \NLW_Using_FPGA.Native_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 4) => B"0000000000000000000000000000",
      DIBDI(3 downto 0) => \^d\(3 downto 0),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31) => \Using_FPGA.Native_n_4\,
      DOADO(30) => \Using_FPGA.Native_n_5\,
      DOADO(29) => \Using_FPGA.Native_n_6\,
      DOADO(28) => \Using_FPGA.Native_n_7\,
      DOADO(27) => \Using_FPGA.Native_n_8\,
      DOADO(26) => \Using_FPGA.Native_n_9\,
      DOADO(25) => \Using_FPGA.Native_n_10\,
      DOADO(24) => \Using_FPGA.Native_n_11\,
      DOADO(23) => \Using_FPGA.Native_n_12\,
      DOADO(22) => \Using_FPGA.Native_n_13\,
      DOADO(21) => \Using_FPGA.Native_n_14\,
      DOADO(20) => \Using_FPGA.Native_n_15\,
      DOADO(19) => \Using_FPGA.Native_n_16\,
      DOADO(18) => \Using_FPGA.Native_n_17\,
      DOADO(17) => \Using_FPGA.Native_n_18\,
      DOADO(16) => \Using_FPGA.Native_n_19\,
      DOADO(15) => \Using_FPGA.Native_n_20\,
      DOADO(14) => \Using_FPGA.Native_n_21\,
      DOADO(13) => \Using_FPGA.Native_n_22\,
      DOADO(12) => \Using_FPGA.Native_n_23\,
      DOADO(11) => \Using_FPGA.Native_n_24\,
      DOADO(10) => \Using_FPGA.Native_n_25\,
      DOADO(9) => \Using_FPGA.Native_n_26\,
      DOADO(8) => \Using_FPGA.Native_n_27\,
      DOADO(7) => \Using_FPGA.Native_n_28\,
      DOADO(6) => \Using_FPGA.Native_n_29\,
      DOADO(5) => \Using_FPGA.Native_n_30\,
      DOADO(4) => \Using_FPGA.Native_n_31\,
      DOADO(3 downto 0) => DATA_OUTA(3 downto 0),
      DOBDO(31) => \Using_FPGA.Native_n_36\,
      DOBDO(30) => \Using_FPGA.Native_n_37\,
      DOBDO(29) => \Using_FPGA.Native_n_38\,
      DOBDO(28) => \Using_FPGA.Native_n_39\,
      DOBDO(27) => \Using_FPGA.Native_n_40\,
      DOBDO(26) => \Using_FPGA.Native_n_41\,
      DOBDO(25) => \Using_FPGA.Native_n_42\,
      DOBDO(24) => \Using_FPGA.Native_n_43\,
      DOBDO(23) => \Using_FPGA.Native_n_44\,
      DOBDO(22) => \Using_FPGA.Native_n_45\,
      DOBDO(21) => \Using_FPGA.Native_n_46\,
      DOBDO(20) => \Using_FPGA.Native_n_47\,
      DOBDO(19) => \Using_FPGA.Native_n_48\,
      DOBDO(18) => \Using_FPGA.Native_n_49\,
      DOBDO(17) => \Using_FPGA.Native_n_50\,
      DOBDO(16) => \Using_FPGA.Native_n_51\,
      DOBDO(15) => \Using_FPGA.Native_n_52\,
      DOBDO(14) => \Using_FPGA.Native_n_53\,
      DOBDO(13) => \Using_FPGA.Native_n_54\,
      DOBDO(12) => \Using_FPGA.Native_n_55\,
      DOBDO(11) => \Using_FPGA.Native_n_56\,
      DOBDO(10) => \Using_FPGA.Native_n_57\,
      DOBDO(9) => \Using_FPGA.Native_n_58\,
      DOBDO(8) => \Using_FPGA.Native_n_59\,
      DOBDO(7) => \Using_FPGA.Native_n_60\,
      DOBDO(6) => \Using_FPGA.Native_n_61\,
      DOBDO(5) => \Using_FPGA.Native_n_62\,
      DOBDO(4) => \Using_FPGA.Native_n_63\,
      DOBDO(3) => \Using_FPGA.Native_n_64\,
      DOBDO(2) => \Using_FPGA.Native_n_65\,
      DOBDO(1) => \Using_FPGA.Native_n_66\,
      DOBDO(0) => \Using_FPGA.Native_n_67\,
      DOPADOP(3) => \Using_FPGA.Native_n_68\,
      DOPADOP(2) => \Using_FPGA.Native_n_69\,
      DOPADOP(1) => \Using_FPGA.Native_n_70\,
      DOPADOP(0) => \Using_FPGA.Native_n_71\,
      DOPBDOP(3) => \Using_FPGA.Native_n_72\,
      DOPBDOP(2) => \Using_FPGA.Native_n_73\,
      DOPBDOP(1) => \Using_FPGA.Native_n_74\,
      DOPBDOP(0) => \Using_FPGA.Native_n_75\,
      ECCPARITY(7 downto 0) => \NLW_Using_FPGA.Native_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => '1',
      ENBWREN => ENB,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_Using_FPGA.Native_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_Using_FPGA.Native_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000001"
    );
\Using_FPGA.Native_i_1__191\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => read_victim_valid_reg,
      I1 => M_AXI_IC_RDATA(3),
      I2 => read_stream_valid_reg,
      O => \^d\(3)
    );
\Using_FPGA.Native_i_2__126\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => read_victim_valid_reg,
      I1 => M_AXI_IC_RDATA(2),
      I2 => read_stream_valid_reg,
      O => \^d\(2)
    );
\Using_FPGA.Native_i_3__38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => read_victim_valid_reg,
      I1 => M_AXI_IC_RDATA(1),
      I2 => read_stream_valid_reg,
      O => \^d\(1)
    );
\Using_FPGA.Native_i_4__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => read_victim_valid_reg,
      I1 => M_AXI_IC_RDATA(0),
      I2 => read_stream_valid_reg,
      O => \^d\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAMB36__parameterized1_16\ is
  port (
    DATA_OUTA : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Clk : in STD_LOGIC;
    ENB : in STD_LOGIC;
    \Not_Using_TLBS.last_Valid_Instr_Addr_reg[17]\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 12 downto 0 );
    read_victim_valid_reg : in STD_LOGIC;
    M_AXI_IC_RDATA : in STD_LOGIC_VECTOR ( 3 downto 0 );
    read_stream_valid_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAMB36__parameterized1_16\ : entity is "MB_RAMB36";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAMB36__parameterized1_16\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAMB36__parameterized1_16\ is
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \Using_FPGA.Native_n_10\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_11\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_12\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_13\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_14\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_15\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_16\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_17\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_18\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_19\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_20\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_21\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_22\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_23\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_24\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_25\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_26\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_27\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_28\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_29\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_30\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_31\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_36\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_37\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_38\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_39\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_4\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_40\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_41\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_42\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_43\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_44\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_45\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_46\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_47\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_48\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_49\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_5\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_50\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_51\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_52\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_53\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_54\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_55\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_56\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_57\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_58\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_59\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_6\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_60\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_61\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_62\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_63\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_64\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_65\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_66\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_67\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_68\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_69\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_7\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_70\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_71\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_72\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_73\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_74\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_75\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_8\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_9\ : STD_LOGIC;
  signal \NLW_Using_FPGA.Native_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Using_FPGA.Native_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Using_FPGA.Native_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Using_FPGA.Native_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Using_FPGA.Native_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_Using_FPGA.Native_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  D(3 downto 0) <= \^d\(3 downto 0);
\Using_FPGA.Native\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 4,
      READ_WIDTH_B => 4,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "NONE",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 4,
      WRITE_WIDTH_B => 4
    )
        port map (
      ADDRARDADDR(15) => '0',
      ADDRARDADDR(14 downto 2) => \Not_Using_TLBS.last_Valid_Instr_Addr_reg[17]\(12 downto 0),
      ADDRARDADDR(1 downto 0) => B"00",
      ADDRBWRADDR(15) => '0',
      ADDRBWRADDR(14 downto 2) => ADDRBWRADDR(12 downto 0),
      ADDRBWRADDR(1 downto 0) => B"00",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_Using_FPGA.Native_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_Using_FPGA.Native_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => Clk,
      CLKBWRCLK => Clk,
      DBITERR => \NLW_Using_FPGA.Native_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 4) => B"0000000000000000000000000000",
      DIBDI(3 downto 0) => \^d\(3 downto 0),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31) => \Using_FPGA.Native_n_4\,
      DOADO(30) => \Using_FPGA.Native_n_5\,
      DOADO(29) => \Using_FPGA.Native_n_6\,
      DOADO(28) => \Using_FPGA.Native_n_7\,
      DOADO(27) => \Using_FPGA.Native_n_8\,
      DOADO(26) => \Using_FPGA.Native_n_9\,
      DOADO(25) => \Using_FPGA.Native_n_10\,
      DOADO(24) => \Using_FPGA.Native_n_11\,
      DOADO(23) => \Using_FPGA.Native_n_12\,
      DOADO(22) => \Using_FPGA.Native_n_13\,
      DOADO(21) => \Using_FPGA.Native_n_14\,
      DOADO(20) => \Using_FPGA.Native_n_15\,
      DOADO(19) => \Using_FPGA.Native_n_16\,
      DOADO(18) => \Using_FPGA.Native_n_17\,
      DOADO(17) => \Using_FPGA.Native_n_18\,
      DOADO(16) => \Using_FPGA.Native_n_19\,
      DOADO(15) => \Using_FPGA.Native_n_20\,
      DOADO(14) => \Using_FPGA.Native_n_21\,
      DOADO(13) => \Using_FPGA.Native_n_22\,
      DOADO(12) => \Using_FPGA.Native_n_23\,
      DOADO(11) => \Using_FPGA.Native_n_24\,
      DOADO(10) => \Using_FPGA.Native_n_25\,
      DOADO(9) => \Using_FPGA.Native_n_26\,
      DOADO(8) => \Using_FPGA.Native_n_27\,
      DOADO(7) => \Using_FPGA.Native_n_28\,
      DOADO(6) => \Using_FPGA.Native_n_29\,
      DOADO(5) => \Using_FPGA.Native_n_30\,
      DOADO(4) => \Using_FPGA.Native_n_31\,
      DOADO(3 downto 0) => DATA_OUTA(3 downto 0),
      DOBDO(31) => \Using_FPGA.Native_n_36\,
      DOBDO(30) => \Using_FPGA.Native_n_37\,
      DOBDO(29) => \Using_FPGA.Native_n_38\,
      DOBDO(28) => \Using_FPGA.Native_n_39\,
      DOBDO(27) => \Using_FPGA.Native_n_40\,
      DOBDO(26) => \Using_FPGA.Native_n_41\,
      DOBDO(25) => \Using_FPGA.Native_n_42\,
      DOBDO(24) => \Using_FPGA.Native_n_43\,
      DOBDO(23) => \Using_FPGA.Native_n_44\,
      DOBDO(22) => \Using_FPGA.Native_n_45\,
      DOBDO(21) => \Using_FPGA.Native_n_46\,
      DOBDO(20) => \Using_FPGA.Native_n_47\,
      DOBDO(19) => \Using_FPGA.Native_n_48\,
      DOBDO(18) => \Using_FPGA.Native_n_49\,
      DOBDO(17) => \Using_FPGA.Native_n_50\,
      DOBDO(16) => \Using_FPGA.Native_n_51\,
      DOBDO(15) => \Using_FPGA.Native_n_52\,
      DOBDO(14) => \Using_FPGA.Native_n_53\,
      DOBDO(13) => \Using_FPGA.Native_n_54\,
      DOBDO(12) => \Using_FPGA.Native_n_55\,
      DOBDO(11) => \Using_FPGA.Native_n_56\,
      DOBDO(10) => \Using_FPGA.Native_n_57\,
      DOBDO(9) => \Using_FPGA.Native_n_58\,
      DOBDO(8) => \Using_FPGA.Native_n_59\,
      DOBDO(7) => \Using_FPGA.Native_n_60\,
      DOBDO(6) => \Using_FPGA.Native_n_61\,
      DOBDO(5) => \Using_FPGA.Native_n_62\,
      DOBDO(4) => \Using_FPGA.Native_n_63\,
      DOBDO(3) => \Using_FPGA.Native_n_64\,
      DOBDO(2) => \Using_FPGA.Native_n_65\,
      DOBDO(1) => \Using_FPGA.Native_n_66\,
      DOBDO(0) => \Using_FPGA.Native_n_67\,
      DOPADOP(3) => \Using_FPGA.Native_n_68\,
      DOPADOP(2) => \Using_FPGA.Native_n_69\,
      DOPADOP(1) => \Using_FPGA.Native_n_70\,
      DOPADOP(0) => \Using_FPGA.Native_n_71\,
      DOPBDOP(3) => \Using_FPGA.Native_n_72\,
      DOPBDOP(2) => \Using_FPGA.Native_n_73\,
      DOPBDOP(1) => \Using_FPGA.Native_n_74\,
      DOPBDOP(0) => \Using_FPGA.Native_n_75\,
      ECCPARITY(7 downto 0) => \NLW_Using_FPGA.Native_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => '1',
      ENBWREN => ENB,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_Using_FPGA.Native_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_Using_FPGA.Native_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000001"
    );
\Using_FPGA.Native_i_1__192\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => read_victim_valid_reg,
      I1 => M_AXI_IC_RDATA(3),
      I2 => read_stream_valid_reg,
      O => \^d\(3)
    );
\Using_FPGA.Native_i_2__127\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => read_victim_valid_reg,
      I1 => M_AXI_IC_RDATA(2),
      I2 => read_stream_valid_reg,
      O => \^d\(2)
    );
\Using_FPGA.Native_i_3__39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => read_victim_valid_reg,
      I1 => M_AXI_IC_RDATA(1),
      I2 => read_stream_valid_reg,
      O => \^d\(1)
    );
\Using_FPGA.Native_i_4__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => read_victim_valid_reg,
      I1 => M_AXI_IC_RDATA(0),
      I2 => read_stream_valid_reg,
      O => \^d\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAMB36__parameterized1_17\ is
  port (
    DATA_OUTA : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Clk : in STD_LOGIC;
    ENB : in STD_LOGIC;
    \Not_Using_TLBS.last_Valid_Instr_Addr_reg[17]\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 12 downto 0 );
    read_victim_valid_reg : in STD_LOGIC;
    M_AXI_IC_RDATA : in STD_LOGIC_VECTOR ( 3 downto 0 );
    read_stream_valid_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAMB36__parameterized1_17\ : entity is "MB_RAMB36";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAMB36__parameterized1_17\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAMB36__parameterized1_17\ is
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \Using_FPGA.Native_n_10\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_11\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_12\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_13\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_14\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_15\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_16\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_17\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_18\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_19\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_20\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_21\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_22\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_23\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_24\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_25\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_26\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_27\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_28\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_29\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_30\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_31\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_36\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_37\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_38\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_39\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_4\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_40\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_41\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_42\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_43\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_44\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_45\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_46\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_47\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_48\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_49\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_5\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_50\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_51\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_52\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_53\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_54\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_55\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_56\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_57\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_58\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_59\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_6\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_60\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_61\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_62\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_63\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_64\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_65\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_66\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_67\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_68\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_69\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_7\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_70\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_71\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_72\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_73\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_74\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_75\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_8\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_9\ : STD_LOGIC;
  signal \NLW_Using_FPGA.Native_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Using_FPGA.Native_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Using_FPGA.Native_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Using_FPGA.Native_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Using_FPGA.Native_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_Using_FPGA.Native_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  D(3 downto 0) <= \^d\(3 downto 0);
\Using_FPGA.Native\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 4,
      READ_WIDTH_B => 4,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "NONE",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 4,
      WRITE_WIDTH_B => 4
    )
        port map (
      ADDRARDADDR(15) => '0',
      ADDRARDADDR(14 downto 2) => \Not_Using_TLBS.last_Valid_Instr_Addr_reg[17]\(12 downto 0),
      ADDRARDADDR(1 downto 0) => B"00",
      ADDRBWRADDR(15) => '0',
      ADDRBWRADDR(14 downto 2) => ADDRBWRADDR(12 downto 0),
      ADDRBWRADDR(1 downto 0) => B"00",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_Using_FPGA.Native_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_Using_FPGA.Native_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => Clk,
      CLKBWRCLK => Clk,
      DBITERR => \NLW_Using_FPGA.Native_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 4) => B"0000000000000000000000000000",
      DIBDI(3 downto 0) => \^d\(3 downto 0),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31) => \Using_FPGA.Native_n_4\,
      DOADO(30) => \Using_FPGA.Native_n_5\,
      DOADO(29) => \Using_FPGA.Native_n_6\,
      DOADO(28) => \Using_FPGA.Native_n_7\,
      DOADO(27) => \Using_FPGA.Native_n_8\,
      DOADO(26) => \Using_FPGA.Native_n_9\,
      DOADO(25) => \Using_FPGA.Native_n_10\,
      DOADO(24) => \Using_FPGA.Native_n_11\,
      DOADO(23) => \Using_FPGA.Native_n_12\,
      DOADO(22) => \Using_FPGA.Native_n_13\,
      DOADO(21) => \Using_FPGA.Native_n_14\,
      DOADO(20) => \Using_FPGA.Native_n_15\,
      DOADO(19) => \Using_FPGA.Native_n_16\,
      DOADO(18) => \Using_FPGA.Native_n_17\,
      DOADO(17) => \Using_FPGA.Native_n_18\,
      DOADO(16) => \Using_FPGA.Native_n_19\,
      DOADO(15) => \Using_FPGA.Native_n_20\,
      DOADO(14) => \Using_FPGA.Native_n_21\,
      DOADO(13) => \Using_FPGA.Native_n_22\,
      DOADO(12) => \Using_FPGA.Native_n_23\,
      DOADO(11) => \Using_FPGA.Native_n_24\,
      DOADO(10) => \Using_FPGA.Native_n_25\,
      DOADO(9) => \Using_FPGA.Native_n_26\,
      DOADO(8) => \Using_FPGA.Native_n_27\,
      DOADO(7) => \Using_FPGA.Native_n_28\,
      DOADO(6) => \Using_FPGA.Native_n_29\,
      DOADO(5) => \Using_FPGA.Native_n_30\,
      DOADO(4) => \Using_FPGA.Native_n_31\,
      DOADO(3 downto 0) => DATA_OUTA(3 downto 0),
      DOBDO(31) => \Using_FPGA.Native_n_36\,
      DOBDO(30) => \Using_FPGA.Native_n_37\,
      DOBDO(29) => \Using_FPGA.Native_n_38\,
      DOBDO(28) => \Using_FPGA.Native_n_39\,
      DOBDO(27) => \Using_FPGA.Native_n_40\,
      DOBDO(26) => \Using_FPGA.Native_n_41\,
      DOBDO(25) => \Using_FPGA.Native_n_42\,
      DOBDO(24) => \Using_FPGA.Native_n_43\,
      DOBDO(23) => \Using_FPGA.Native_n_44\,
      DOBDO(22) => \Using_FPGA.Native_n_45\,
      DOBDO(21) => \Using_FPGA.Native_n_46\,
      DOBDO(20) => \Using_FPGA.Native_n_47\,
      DOBDO(19) => \Using_FPGA.Native_n_48\,
      DOBDO(18) => \Using_FPGA.Native_n_49\,
      DOBDO(17) => \Using_FPGA.Native_n_50\,
      DOBDO(16) => \Using_FPGA.Native_n_51\,
      DOBDO(15) => \Using_FPGA.Native_n_52\,
      DOBDO(14) => \Using_FPGA.Native_n_53\,
      DOBDO(13) => \Using_FPGA.Native_n_54\,
      DOBDO(12) => \Using_FPGA.Native_n_55\,
      DOBDO(11) => \Using_FPGA.Native_n_56\,
      DOBDO(10) => \Using_FPGA.Native_n_57\,
      DOBDO(9) => \Using_FPGA.Native_n_58\,
      DOBDO(8) => \Using_FPGA.Native_n_59\,
      DOBDO(7) => \Using_FPGA.Native_n_60\,
      DOBDO(6) => \Using_FPGA.Native_n_61\,
      DOBDO(5) => \Using_FPGA.Native_n_62\,
      DOBDO(4) => \Using_FPGA.Native_n_63\,
      DOBDO(3) => \Using_FPGA.Native_n_64\,
      DOBDO(2) => \Using_FPGA.Native_n_65\,
      DOBDO(1) => \Using_FPGA.Native_n_66\,
      DOBDO(0) => \Using_FPGA.Native_n_67\,
      DOPADOP(3) => \Using_FPGA.Native_n_68\,
      DOPADOP(2) => \Using_FPGA.Native_n_69\,
      DOPADOP(1) => \Using_FPGA.Native_n_70\,
      DOPADOP(0) => \Using_FPGA.Native_n_71\,
      DOPBDOP(3) => \Using_FPGA.Native_n_72\,
      DOPBDOP(2) => \Using_FPGA.Native_n_73\,
      DOPBDOP(1) => \Using_FPGA.Native_n_74\,
      DOPBDOP(0) => \Using_FPGA.Native_n_75\,
      ECCPARITY(7 downto 0) => \NLW_Using_FPGA.Native_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => '1',
      ENBWREN => ENB,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_Using_FPGA.Native_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_Using_FPGA.Native_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000001"
    );
\Using_FPGA.Native_i_1__193\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => read_victim_valid_reg,
      I1 => M_AXI_IC_RDATA(3),
      I2 => read_stream_valid_reg,
      O => \^d\(3)
    );
\Using_FPGA.Native_i_2__128\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => read_victim_valid_reg,
      I1 => M_AXI_IC_RDATA(2),
      I2 => read_stream_valid_reg,
      O => \^d\(2)
    );
\Using_FPGA.Native_i_3__40\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => read_victim_valid_reg,
      I1 => M_AXI_IC_RDATA(1),
      I2 => read_stream_valid_reg,
      O => \^d\(1)
    );
\Using_FPGA.Native_i_4__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => read_victim_valid_reg,
      I1 => M_AXI_IC_RDATA(0),
      I2 => read_stream_valid_reg,
      O => \^d\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAMB36__parameterized1_18\ is
  port (
    DATA_OUTA : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Clk : in STD_LOGIC;
    ENB : in STD_LOGIC;
    \Not_Using_TLBS.last_Valid_Instr_Addr_reg[17]\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 12 downto 0 );
    read_victim_valid_reg : in STD_LOGIC;
    M_AXI_IC_RDATA : in STD_LOGIC_VECTOR ( 3 downto 0 );
    read_stream_valid_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAMB36__parameterized1_18\ : entity is "MB_RAMB36";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAMB36__parameterized1_18\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAMB36__parameterized1_18\ is
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \Using_FPGA.Native_n_10\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_11\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_12\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_13\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_14\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_15\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_16\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_17\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_18\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_19\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_20\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_21\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_22\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_23\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_24\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_25\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_26\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_27\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_28\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_29\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_30\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_31\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_36\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_37\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_38\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_39\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_4\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_40\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_41\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_42\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_43\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_44\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_45\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_46\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_47\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_48\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_49\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_5\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_50\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_51\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_52\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_53\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_54\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_55\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_56\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_57\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_58\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_59\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_6\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_60\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_61\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_62\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_63\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_64\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_65\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_66\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_67\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_68\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_69\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_7\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_70\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_71\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_72\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_73\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_74\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_75\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_8\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_9\ : STD_LOGIC;
  signal \NLW_Using_FPGA.Native_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Using_FPGA.Native_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Using_FPGA.Native_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Using_FPGA.Native_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Using_FPGA.Native_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_Using_FPGA.Native_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  D(3 downto 0) <= \^d\(3 downto 0);
\Using_FPGA.Native\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 4,
      READ_WIDTH_B => 4,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "NONE",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 4,
      WRITE_WIDTH_B => 4
    )
        port map (
      ADDRARDADDR(15) => '0',
      ADDRARDADDR(14 downto 2) => \Not_Using_TLBS.last_Valid_Instr_Addr_reg[17]\(12 downto 0),
      ADDRARDADDR(1 downto 0) => B"00",
      ADDRBWRADDR(15) => '0',
      ADDRBWRADDR(14 downto 2) => ADDRBWRADDR(12 downto 0),
      ADDRBWRADDR(1 downto 0) => B"00",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_Using_FPGA.Native_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_Using_FPGA.Native_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => Clk,
      CLKBWRCLK => Clk,
      DBITERR => \NLW_Using_FPGA.Native_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 4) => B"0000000000000000000000000000",
      DIBDI(3 downto 0) => \^d\(3 downto 0),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31) => \Using_FPGA.Native_n_4\,
      DOADO(30) => \Using_FPGA.Native_n_5\,
      DOADO(29) => \Using_FPGA.Native_n_6\,
      DOADO(28) => \Using_FPGA.Native_n_7\,
      DOADO(27) => \Using_FPGA.Native_n_8\,
      DOADO(26) => \Using_FPGA.Native_n_9\,
      DOADO(25) => \Using_FPGA.Native_n_10\,
      DOADO(24) => \Using_FPGA.Native_n_11\,
      DOADO(23) => \Using_FPGA.Native_n_12\,
      DOADO(22) => \Using_FPGA.Native_n_13\,
      DOADO(21) => \Using_FPGA.Native_n_14\,
      DOADO(20) => \Using_FPGA.Native_n_15\,
      DOADO(19) => \Using_FPGA.Native_n_16\,
      DOADO(18) => \Using_FPGA.Native_n_17\,
      DOADO(17) => \Using_FPGA.Native_n_18\,
      DOADO(16) => \Using_FPGA.Native_n_19\,
      DOADO(15) => \Using_FPGA.Native_n_20\,
      DOADO(14) => \Using_FPGA.Native_n_21\,
      DOADO(13) => \Using_FPGA.Native_n_22\,
      DOADO(12) => \Using_FPGA.Native_n_23\,
      DOADO(11) => \Using_FPGA.Native_n_24\,
      DOADO(10) => \Using_FPGA.Native_n_25\,
      DOADO(9) => \Using_FPGA.Native_n_26\,
      DOADO(8) => \Using_FPGA.Native_n_27\,
      DOADO(7) => \Using_FPGA.Native_n_28\,
      DOADO(6) => \Using_FPGA.Native_n_29\,
      DOADO(5) => \Using_FPGA.Native_n_30\,
      DOADO(4) => \Using_FPGA.Native_n_31\,
      DOADO(3 downto 0) => DATA_OUTA(3 downto 0),
      DOBDO(31) => \Using_FPGA.Native_n_36\,
      DOBDO(30) => \Using_FPGA.Native_n_37\,
      DOBDO(29) => \Using_FPGA.Native_n_38\,
      DOBDO(28) => \Using_FPGA.Native_n_39\,
      DOBDO(27) => \Using_FPGA.Native_n_40\,
      DOBDO(26) => \Using_FPGA.Native_n_41\,
      DOBDO(25) => \Using_FPGA.Native_n_42\,
      DOBDO(24) => \Using_FPGA.Native_n_43\,
      DOBDO(23) => \Using_FPGA.Native_n_44\,
      DOBDO(22) => \Using_FPGA.Native_n_45\,
      DOBDO(21) => \Using_FPGA.Native_n_46\,
      DOBDO(20) => \Using_FPGA.Native_n_47\,
      DOBDO(19) => \Using_FPGA.Native_n_48\,
      DOBDO(18) => \Using_FPGA.Native_n_49\,
      DOBDO(17) => \Using_FPGA.Native_n_50\,
      DOBDO(16) => \Using_FPGA.Native_n_51\,
      DOBDO(15) => \Using_FPGA.Native_n_52\,
      DOBDO(14) => \Using_FPGA.Native_n_53\,
      DOBDO(13) => \Using_FPGA.Native_n_54\,
      DOBDO(12) => \Using_FPGA.Native_n_55\,
      DOBDO(11) => \Using_FPGA.Native_n_56\,
      DOBDO(10) => \Using_FPGA.Native_n_57\,
      DOBDO(9) => \Using_FPGA.Native_n_58\,
      DOBDO(8) => \Using_FPGA.Native_n_59\,
      DOBDO(7) => \Using_FPGA.Native_n_60\,
      DOBDO(6) => \Using_FPGA.Native_n_61\,
      DOBDO(5) => \Using_FPGA.Native_n_62\,
      DOBDO(4) => \Using_FPGA.Native_n_63\,
      DOBDO(3) => \Using_FPGA.Native_n_64\,
      DOBDO(2) => \Using_FPGA.Native_n_65\,
      DOBDO(1) => \Using_FPGA.Native_n_66\,
      DOBDO(0) => \Using_FPGA.Native_n_67\,
      DOPADOP(3) => \Using_FPGA.Native_n_68\,
      DOPADOP(2) => \Using_FPGA.Native_n_69\,
      DOPADOP(1) => \Using_FPGA.Native_n_70\,
      DOPADOP(0) => \Using_FPGA.Native_n_71\,
      DOPBDOP(3) => \Using_FPGA.Native_n_72\,
      DOPBDOP(2) => \Using_FPGA.Native_n_73\,
      DOPBDOP(1) => \Using_FPGA.Native_n_74\,
      DOPBDOP(0) => \Using_FPGA.Native_n_75\,
      ECCPARITY(7 downto 0) => \NLW_Using_FPGA.Native_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => '1',
      ENBWREN => ENB,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_Using_FPGA.Native_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_Using_FPGA.Native_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000001"
    );
\Using_FPGA.Native_i_1__194\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => read_victim_valid_reg,
      I1 => M_AXI_IC_RDATA(3),
      I2 => read_stream_valid_reg,
      O => \^d\(3)
    );
\Using_FPGA.Native_i_2__129\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => read_victim_valid_reg,
      I1 => M_AXI_IC_RDATA(2),
      I2 => read_stream_valid_reg,
      O => \^d\(2)
    );
\Using_FPGA.Native_i_3__41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => read_victim_valid_reg,
      I1 => M_AXI_IC_RDATA(1),
      I2 => read_stream_valid_reg,
      O => \^d\(1)
    );
\Using_FPGA.Native_i_4__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => read_victim_valid_reg,
      I1 => M_AXI_IC_RDATA(0),
      I2 => read_stream_valid_reg,
      O => \^d\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAMB36__parameterized1_19\ is
  port (
    DATA_OUTA : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Clk : in STD_LOGIC;
    ENB : in STD_LOGIC;
    \Not_Using_TLBS.last_Valid_Instr_Addr_reg[17]\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 12 downto 0 );
    read_victim_valid_reg : in STD_LOGIC;
    M_AXI_IC_RDATA : in STD_LOGIC_VECTOR ( 3 downto 0 );
    read_stream_valid_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAMB36__parameterized1_19\ : entity is "MB_RAMB36";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAMB36__parameterized1_19\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAMB36__parameterized1_19\ is
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \Using_FPGA.Native_n_10\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_11\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_12\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_13\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_14\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_15\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_16\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_17\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_18\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_19\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_20\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_21\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_22\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_23\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_24\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_25\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_26\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_27\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_28\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_29\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_30\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_31\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_36\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_37\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_38\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_39\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_4\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_40\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_41\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_42\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_43\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_44\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_45\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_46\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_47\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_48\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_49\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_5\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_50\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_51\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_52\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_53\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_54\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_55\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_56\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_57\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_58\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_59\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_6\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_60\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_61\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_62\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_63\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_64\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_65\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_66\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_67\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_68\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_69\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_7\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_70\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_71\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_72\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_73\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_74\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_75\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_8\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_9\ : STD_LOGIC;
  signal \NLW_Using_FPGA.Native_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Using_FPGA.Native_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Using_FPGA.Native_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Using_FPGA.Native_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Using_FPGA.Native_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_Using_FPGA.Native_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  D(3 downto 0) <= \^d\(3 downto 0);
\Using_FPGA.Native\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 4,
      READ_WIDTH_B => 4,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "NONE",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 4,
      WRITE_WIDTH_B => 4
    )
        port map (
      ADDRARDADDR(15) => '0',
      ADDRARDADDR(14 downto 2) => \Not_Using_TLBS.last_Valid_Instr_Addr_reg[17]\(12 downto 0),
      ADDRARDADDR(1 downto 0) => B"00",
      ADDRBWRADDR(15) => '0',
      ADDRBWRADDR(14 downto 2) => ADDRBWRADDR(12 downto 0),
      ADDRBWRADDR(1 downto 0) => B"00",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_Using_FPGA.Native_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_Using_FPGA.Native_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => Clk,
      CLKBWRCLK => Clk,
      DBITERR => \NLW_Using_FPGA.Native_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 4) => B"0000000000000000000000000000",
      DIBDI(3 downto 0) => \^d\(3 downto 0),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31) => \Using_FPGA.Native_n_4\,
      DOADO(30) => \Using_FPGA.Native_n_5\,
      DOADO(29) => \Using_FPGA.Native_n_6\,
      DOADO(28) => \Using_FPGA.Native_n_7\,
      DOADO(27) => \Using_FPGA.Native_n_8\,
      DOADO(26) => \Using_FPGA.Native_n_9\,
      DOADO(25) => \Using_FPGA.Native_n_10\,
      DOADO(24) => \Using_FPGA.Native_n_11\,
      DOADO(23) => \Using_FPGA.Native_n_12\,
      DOADO(22) => \Using_FPGA.Native_n_13\,
      DOADO(21) => \Using_FPGA.Native_n_14\,
      DOADO(20) => \Using_FPGA.Native_n_15\,
      DOADO(19) => \Using_FPGA.Native_n_16\,
      DOADO(18) => \Using_FPGA.Native_n_17\,
      DOADO(17) => \Using_FPGA.Native_n_18\,
      DOADO(16) => \Using_FPGA.Native_n_19\,
      DOADO(15) => \Using_FPGA.Native_n_20\,
      DOADO(14) => \Using_FPGA.Native_n_21\,
      DOADO(13) => \Using_FPGA.Native_n_22\,
      DOADO(12) => \Using_FPGA.Native_n_23\,
      DOADO(11) => \Using_FPGA.Native_n_24\,
      DOADO(10) => \Using_FPGA.Native_n_25\,
      DOADO(9) => \Using_FPGA.Native_n_26\,
      DOADO(8) => \Using_FPGA.Native_n_27\,
      DOADO(7) => \Using_FPGA.Native_n_28\,
      DOADO(6) => \Using_FPGA.Native_n_29\,
      DOADO(5) => \Using_FPGA.Native_n_30\,
      DOADO(4) => \Using_FPGA.Native_n_31\,
      DOADO(3 downto 0) => DATA_OUTA(3 downto 0),
      DOBDO(31) => \Using_FPGA.Native_n_36\,
      DOBDO(30) => \Using_FPGA.Native_n_37\,
      DOBDO(29) => \Using_FPGA.Native_n_38\,
      DOBDO(28) => \Using_FPGA.Native_n_39\,
      DOBDO(27) => \Using_FPGA.Native_n_40\,
      DOBDO(26) => \Using_FPGA.Native_n_41\,
      DOBDO(25) => \Using_FPGA.Native_n_42\,
      DOBDO(24) => \Using_FPGA.Native_n_43\,
      DOBDO(23) => \Using_FPGA.Native_n_44\,
      DOBDO(22) => \Using_FPGA.Native_n_45\,
      DOBDO(21) => \Using_FPGA.Native_n_46\,
      DOBDO(20) => \Using_FPGA.Native_n_47\,
      DOBDO(19) => \Using_FPGA.Native_n_48\,
      DOBDO(18) => \Using_FPGA.Native_n_49\,
      DOBDO(17) => \Using_FPGA.Native_n_50\,
      DOBDO(16) => \Using_FPGA.Native_n_51\,
      DOBDO(15) => \Using_FPGA.Native_n_52\,
      DOBDO(14) => \Using_FPGA.Native_n_53\,
      DOBDO(13) => \Using_FPGA.Native_n_54\,
      DOBDO(12) => \Using_FPGA.Native_n_55\,
      DOBDO(11) => \Using_FPGA.Native_n_56\,
      DOBDO(10) => \Using_FPGA.Native_n_57\,
      DOBDO(9) => \Using_FPGA.Native_n_58\,
      DOBDO(8) => \Using_FPGA.Native_n_59\,
      DOBDO(7) => \Using_FPGA.Native_n_60\,
      DOBDO(6) => \Using_FPGA.Native_n_61\,
      DOBDO(5) => \Using_FPGA.Native_n_62\,
      DOBDO(4) => \Using_FPGA.Native_n_63\,
      DOBDO(3) => \Using_FPGA.Native_n_64\,
      DOBDO(2) => \Using_FPGA.Native_n_65\,
      DOBDO(1) => \Using_FPGA.Native_n_66\,
      DOBDO(0) => \Using_FPGA.Native_n_67\,
      DOPADOP(3) => \Using_FPGA.Native_n_68\,
      DOPADOP(2) => \Using_FPGA.Native_n_69\,
      DOPADOP(1) => \Using_FPGA.Native_n_70\,
      DOPADOP(0) => \Using_FPGA.Native_n_71\,
      DOPBDOP(3) => \Using_FPGA.Native_n_72\,
      DOPBDOP(2) => \Using_FPGA.Native_n_73\,
      DOPBDOP(1) => \Using_FPGA.Native_n_74\,
      DOPBDOP(0) => \Using_FPGA.Native_n_75\,
      ECCPARITY(7 downto 0) => \NLW_Using_FPGA.Native_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => '1',
      ENBWREN => ENB,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_Using_FPGA.Native_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_Using_FPGA.Native_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000001"
    );
\Using_FPGA.Native_i_1__195\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => read_victim_valid_reg,
      I1 => M_AXI_IC_RDATA(3),
      I2 => read_stream_valid_reg,
      O => \^d\(3)
    );
\Using_FPGA.Native_i_2__130\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => read_victim_valid_reg,
      I1 => M_AXI_IC_RDATA(2),
      I2 => read_stream_valid_reg,
      O => \^d\(2)
    );
\Using_FPGA.Native_i_3__42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => read_victim_valid_reg,
      I1 => M_AXI_IC_RDATA(1),
      I2 => read_stream_valid_reg,
      O => \^d\(1)
    );
\Using_FPGA.Native_i_4__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => read_victim_valid_reg,
      I1 => M_AXI_IC_RDATA(0),
      I2 => read_stream_valid_reg,
      O => \^d\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAMB36__parameterized1_190\ is
  port (
    DATA_OUTA : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Clk : in STD_LOGIC;
    EX_PipeRun : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 12 downto 0 );
    ADDRB : in STD_LOGIC_VECTOR ( 0 to 12 );
    DATA_INB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    WEB : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAMB36__parameterized1_190\ : entity is "MB_RAMB36";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAMB36__parameterized1_190\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAMB36__parameterized1_190\ is
  signal \Using_FPGA.Native_n_10\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_11\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_12\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_13\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_14\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_15\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_16\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_17\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_18\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_19\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_20\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_21\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_22\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_23\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_24\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_25\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_26\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_27\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_28\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_29\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_30\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_31\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_36\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_37\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_38\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_39\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_4\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_40\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_41\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_42\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_43\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_44\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_45\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_46\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_47\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_48\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_49\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_5\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_50\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_51\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_52\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_53\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_54\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_55\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_56\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_57\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_58\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_59\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_6\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_60\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_61\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_62\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_63\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_64\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_65\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_66\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_67\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_68\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_69\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_7\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_70\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_71\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_72\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_73\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_74\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_75\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_8\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_9\ : STD_LOGIC;
  signal \NLW_Using_FPGA.Native_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Using_FPGA.Native_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Using_FPGA.Native_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Using_FPGA.Native_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Using_FPGA.Native_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_Using_FPGA.Native_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 4,
      READ_WIDTH_B => 4,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "NONE",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 4,
      WRITE_WIDTH_B => 4
    )
        port map (
      ADDRARDADDR(15) => '0',
      ADDRARDADDR(14 downto 2) => D(12 downto 0),
      ADDRARDADDR(1 downto 0) => B"00",
      ADDRBWRADDR(15) => '0',
      ADDRBWRADDR(14) => ADDRB(0),
      ADDRBWRADDR(13) => ADDRB(1),
      ADDRBWRADDR(12) => ADDRB(2),
      ADDRBWRADDR(11) => ADDRB(3),
      ADDRBWRADDR(10) => ADDRB(4),
      ADDRBWRADDR(9) => ADDRB(5),
      ADDRBWRADDR(8) => ADDRB(6),
      ADDRBWRADDR(7) => ADDRB(7),
      ADDRBWRADDR(6) => ADDRB(8),
      ADDRBWRADDR(5) => ADDRB(9),
      ADDRBWRADDR(4) => ADDRB(10),
      ADDRBWRADDR(3) => ADDRB(11),
      ADDRBWRADDR(2) => ADDRB(12),
      ADDRBWRADDR(1 downto 0) => B"00",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_Using_FPGA.Native_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_Using_FPGA.Native_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => Clk,
      CLKBWRCLK => Clk,
      DBITERR => \NLW_Using_FPGA.Native_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 4) => B"0000000000000000000000000000",
      DIBDI(3 downto 0) => DATA_INB(3 downto 0),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31) => \Using_FPGA.Native_n_4\,
      DOADO(30) => \Using_FPGA.Native_n_5\,
      DOADO(29) => \Using_FPGA.Native_n_6\,
      DOADO(28) => \Using_FPGA.Native_n_7\,
      DOADO(27) => \Using_FPGA.Native_n_8\,
      DOADO(26) => \Using_FPGA.Native_n_9\,
      DOADO(25) => \Using_FPGA.Native_n_10\,
      DOADO(24) => \Using_FPGA.Native_n_11\,
      DOADO(23) => \Using_FPGA.Native_n_12\,
      DOADO(22) => \Using_FPGA.Native_n_13\,
      DOADO(21) => \Using_FPGA.Native_n_14\,
      DOADO(20) => \Using_FPGA.Native_n_15\,
      DOADO(19) => \Using_FPGA.Native_n_16\,
      DOADO(18) => \Using_FPGA.Native_n_17\,
      DOADO(17) => \Using_FPGA.Native_n_18\,
      DOADO(16) => \Using_FPGA.Native_n_19\,
      DOADO(15) => \Using_FPGA.Native_n_20\,
      DOADO(14) => \Using_FPGA.Native_n_21\,
      DOADO(13) => \Using_FPGA.Native_n_22\,
      DOADO(12) => \Using_FPGA.Native_n_23\,
      DOADO(11) => \Using_FPGA.Native_n_24\,
      DOADO(10) => \Using_FPGA.Native_n_25\,
      DOADO(9) => \Using_FPGA.Native_n_26\,
      DOADO(8) => \Using_FPGA.Native_n_27\,
      DOADO(7) => \Using_FPGA.Native_n_28\,
      DOADO(6) => \Using_FPGA.Native_n_29\,
      DOADO(5) => \Using_FPGA.Native_n_30\,
      DOADO(4) => \Using_FPGA.Native_n_31\,
      DOADO(3 downto 0) => DATA_OUTA(3 downto 0),
      DOBDO(31) => \Using_FPGA.Native_n_36\,
      DOBDO(30) => \Using_FPGA.Native_n_37\,
      DOBDO(29) => \Using_FPGA.Native_n_38\,
      DOBDO(28) => \Using_FPGA.Native_n_39\,
      DOBDO(27) => \Using_FPGA.Native_n_40\,
      DOBDO(26) => \Using_FPGA.Native_n_41\,
      DOBDO(25) => \Using_FPGA.Native_n_42\,
      DOBDO(24) => \Using_FPGA.Native_n_43\,
      DOBDO(23) => \Using_FPGA.Native_n_44\,
      DOBDO(22) => \Using_FPGA.Native_n_45\,
      DOBDO(21) => \Using_FPGA.Native_n_46\,
      DOBDO(20) => \Using_FPGA.Native_n_47\,
      DOBDO(19) => \Using_FPGA.Native_n_48\,
      DOBDO(18) => \Using_FPGA.Native_n_49\,
      DOBDO(17) => \Using_FPGA.Native_n_50\,
      DOBDO(16) => \Using_FPGA.Native_n_51\,
      DOBDO(15) => \Using_FPGA.Native_n_52\,
      DOBDO(14) => \Using_FPGA.Native_n_53\,
      DOBDO(13) => \Using_FPGA.Native_n_54\,
      DOBDO(12) => \Using_FPGA.Native_n_55\,
      DOBDO(11) => \Using_FPGA.Native_n_56\,
      DOBDO(10) => \Using_FPGA.Native_n_57\,
      DOBDO(9) => \Using_FPGA.Native_n_58\,
      DOBDO(8) => \Using_FPGA.Native_n_59\,
      DOBDO(7) => \Using_FPGA.Native_n_60\,
      DOBDO(6) => \Using_FPGA.Native_n_61\,
      DOBDO(5) => \Using_FPGA.Native_n_62\,
      DOBDO(4) => \Using_FPGA.Native_n_63\,
      DOBDO(3) => \Using_FPGA.Native_n_64\,
      DOBDO(2) => \Using_FPGA.Native_n_65\,
      DOBDO(1) => \Using_FPGA.Native_n_66\,
      DOBDO(0) => \Using_FPGA.Native_n_67\,
      DOPADOP(3) => \Using_FPGA.Native_n_68\,
      DOPADOP(2) => \Using_FPGA.Native_n_69\,
      DOPADOP(1) => \Using_FPGA.Native_n_70\,
      DOPADOP(0) => \Using_FPGA.Native_n_71\,
      DOPBDOP(3) => \Using_FPGA.Native_n_72\,
      DOPBDOP(2) => \Using_FPGA.Native_n_73\,
      DOPBDOP(1) => \Using_FPGA.Native_n_74\,
      DOPBDOP(0) => \Using_FPGA.Native_n_75\,
      ECCPARITY(7 downto 0) => \NLW_Using_FPGA.Native_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => EX_PipeRun,
      ENBWREN => '1',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_Using_FPGA.Native_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_Using_FPGA.Native_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 1) => B"0000000",
      WEBWE(0) => WEB(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAMB36__parameterized1_191\ is
  port (
    DATA_OUTA : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Clk : in STD_LOGIC;
    EX_PipeRun : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 12 downto 0 );
    ADDRB : in STD_LOGIC_VECTOR ( 0 to 12 );
    DATA_INB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    WEB : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAMB36__parameterized1_191\ : entity is "MB_RAMB36";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAMB36__parameterized1_191\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAMB36__parameterized1_191\ is
  signal \Using_FPGA.Native_n_10\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_11\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_12\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_13\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_14\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_15\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_16\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_17\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_18\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_19\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_20\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_21\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_22\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_23\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_24\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_25\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_26\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_27\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_28\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_29\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_30\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_31\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_36\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_37\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_38\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_39\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_4\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_40\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_41\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_42\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_43\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_44\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_45\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_46\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_47\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_48\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_49\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_5\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_50\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_51\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_52\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_53\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_54\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_55\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_56\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_57\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_58\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_59\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_6\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_60\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_61\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_62\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_63\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_64\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_65\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_66\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_67\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_68\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_69\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_7\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_70\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_71\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_72\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_73\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_74\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_75\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_8\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_9\ : STD_LOGIC;
  signal \NLW_Using_FPGA.Native_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Using_FPGA.Native_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Using_FPGA.Native_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Using_FPGA.Native_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Using_FPGA.Native_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_Using_FPGA.Native_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 4,
      READ_WIDTH_B => 4,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "NONE",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 4,
      WRITE_WIDTH_B => 4
    )
        port map (
      ADDRARDADDR(15) => '0',
      ADDRARDADDR(14 downto 2) => D(12 downto 0),
      ADDRARDADDR(1 downto 0) => B"00",
      ADDRBWRADDR(15) => '0',
      ADDRBWRADDR(14) => ADDRB(0),
      ADDRBWRADDR(13) => ADDRB(1),
      ADDRBWRADDR(12) => ADDRB(2),
      ADDRBWRADDR(11) => ADDRB(3),
      ADDRBWRADDR(10) => ADDRB(4),
      ADDRBWRADDR(9) => ADDRB(5),
      ADDRBWRADDR(8) => ADDRB(6),
      ADDRBWRADDR(7) => ADDRB(7),
      ADDRBWRADDR(6) => ADDRB(8),
      ADDRBWRADDR(5) => ADDRB(9),
      ADDRBWRADDR(4) => ADDRB(10),
      ADDRBWRADDR(3) => ADDRB(11),
      ADDRBWRADDR(2) => ADDRB(12),
      ADDRBWRADDR(1 downto 0) => B"00",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_Using_FPGA.Native_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_Using_FPGA.Native_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => Clk,
      CLKBWRCLK => Clk,
      DBITERR => \NLW_Using_FPGA.Native_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 4) => B"0000000000000000000000000000",
      DIBDI(3 downto 0) => DATA_INB(3 downto 0),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31) => \Using_FPGA.Native_n_4\,
      DOADO(30) => \Using_FPGA.Native_n_5\,
      DOADO(29) => \Using_FPGA.Native_n_6\,
      DOADO(28) => \Using_FPGA.Native_n_7\,
      DOADO(27) => \Using_FPGA.Native_n_8\,
      DOADO(26) => \Using_FPGA.Native_n_9\,
      DOADO(25) => \Using_FPGA.Native_n_10\,
      DOADO(24) => \Using_FPGA.Native_n_11\,
      DOADO(23) => \Using_FPGA.Native_n_12\,
      DOADO(22) => \Using_FPGA.Native_n_13\,
      DOADO(21) => \Using_FPGA.Native_n_14\,
      DOADO(20) => \Using_FPGA.Native_n_15\,
      DOADO(19) => \Using_FPGA.Native_n_16\,
      DOADO(18) => \Using_FPGA.Native_n_17\,
      DOADO(17) => \Using_FPGA.Native_n_18\,
      DOADO(16) => \Using_FPGA.Native_n_19\,
      DOADO(15) => \Using_FPGA.Native_n_20\,
      DOADO(14) => \Using_FPGA.Native_n_21\,
      DOADO(13) => \Using_FPGA.Native_n_22\,
      DOADO(12) => \Using_FPGA.Native_n_23\,
      DOADO(11) => \Using_FPGA.Native_n_24\,
      DOADO(10) => \Using_FPGA.Native_n_25\,
      DOADO(9) => \Using_FPGA.Native_n_26\,
      DOADO(8) => \Using_FPGA.Native_n_27\,
      DOADO(7) => \Using_FPGA.Native_n_28\,
      DOADO(6) => \Using_FPGA.Native_n_29\,
      DOADO(5) => \Using_FPGA.Native_n_30\,
      DOADO(4) => \Using_FPGA.Native_n_31\,
      DOADO(3 downto 0) => DATA_OUTA(3 downto 0),
      DOBDO(31) => \Using_FPGA.Native_n_36\,
      DOBDO(30) => \Using_FPGA.Native_n_37\,
      DOBDO(29) => \Using_FPGA.Native_n_38\,
      DOBDO(28) => \Using_FPGA.Native_n_39\,
      DOBDO(27) => \Using_FPGA.Native_n_40\,
      DOBDO(26) => \Using_FPGA.Native_n_41\,
      DOBDO(25) => \Using_FPGA.Native_n_42\,
      DOBDO(24) => \Using_FPGA.Native_n_43\,
      DOBDO(23) => \Using_FPGA.Native_n_44\,
      DOBDO(22) => \Using_FPGA.Native_n_45\,
      DOBDO(21) => \Using_FPGA.Native_n_46\,
      DOBDO(20) => \Using_FPGA.Native_n_47\,
      DOBDO(19) => \Using_FPGA.Native_n_48\,
      DOBDO(18) => \Using_FPGA.Native_n_49\,
      DOBDO(17) => \Using_FPGA.Native_n_50\,
      DOBDO(16) => \Using_FPGA.Native_n_51\,
      DOBDO(15) => \Using_FPGA.Native_n_52\,
      DOBDO(14) => \Using_FPGA.Native_n_53\,
      DOBDO(13) => \Using_FPGA.Native_n_54\,
      DOBDO(12) => \Using_FPGA.Native_n_55\,
      DOBDO(11) => \Using_FPGA.Native_n_56\,
      DOBDO(10) => \Using_FPGA.Native_n_57\,
      DOBDO(9) => \Using_FPGA.Native_n_58\,
      DOBDO(8) => \Using_FPGA.Native_n_59\,
      DOBDO(7) => \Using_FPGA.Native_n_60\,
      DOBDO(6) => \Using_FPGA.Native_n_61\,
      DOBDO(5) => \Using_FPGA.Native_n_62\,
      DOBDO(4) => \Using_FPGA.Native_n_63\,
      DOBDO(3) => \Using_FPGA.Native_n_64\,
      DOBDO(2) => \Using_FPGA.Native_n_65\,
      DOBDO(1) => \Using_FPGA.Native_n_66\,
      DOBDO(0) => \Using_FPGA.Native_n_67\,
      DOPADOP(3) => \Using_FPGA.Native_n_68\,
      DOPADOP(2) => \Using_FPGA.Native_n_69\,
      DOPADOP(1) => \Using_FPGA.Native_n_70\,
      DOPADOP(0) => \Using_FPGA.Native_n_71\,
      DOPBDOP(3) => \Using_FPGA.Native_n_72\,
      DOPBDOP(2) => \Using_FPGA.Native_n_73\,
      DOPBDOP(1) => \Using_FPGA.Native_n_74\,
      DOPBDOP(0) => \Using_FPGA.Native_n_75\,
      ECCPARITY(7 downto 0) => \NLW_Using_FPGA.Native_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => EX_PipeRun,
      ENBWREN => '1',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_Using_FPGA.Native_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_Using_FPGA.Native_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 1) => B"0000000",
      WEBWE(0) => WEB(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAMB36__parameterized1_192\ is
  port (
    DATA_OUTA : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Clk : in STD_LOGIC;
    EX_PipeRun : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 12 downto 0 );
    ADDRB : in STD_LOGIC_VECTOR ( 0 to 12 );
    DATA_INB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    WEB : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAMB36__parameterized1_192\ : entity is "MB_RAMB36";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAMB36__parameterized1_192\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAMB36__parameterized1_192\ is
  signal \Using_FPGA.Native_n_10\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_11\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_12\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_13\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_14\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_15\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_16\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_17\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_18\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_19\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_20\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_21\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_22\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_23\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_24\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_25\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_26\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_27\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_28\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_29\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_30\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_31\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_36\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_37\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_38\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_39\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_4\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_40\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_41\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_42\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_43\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_44\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_45\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_46\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_47\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_48\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_49\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_5\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_50\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_51\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_52\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_53\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_54\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_55\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_56\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_57\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_58\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_59\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_6\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_60\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_61\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_62\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_63\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_64\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_65\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_66\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_67\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_68\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_69\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_7\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_70\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_71\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_72\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_73\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_74\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_75\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_8\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_9\ : STD_LOGIC;
  signal \NLW_Using_FPGA.Native_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Using_FPGA.Native_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Using_FPGA.Native_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Using_FPGA.Native_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Using_FPGA.Native_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_Using_FPGA.Native_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 4,
      READ_WIDTH_B => 4,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "NONE",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 4,
      WRITE_WIDTH_B => 4
    )
        port map (
      ADDRARDADDR(15) => '0',
      ADDRARDADDR(14 downto 2) => D(12 downto 0),
      ADDRARDADDR(1 downto 0) => B"00",
      ADDRBWRADDR(15) => '0',
      ADDRBWRADDR(14) => ADDRB(0),
      ADDRBWRADDR(13) => ADDRB(1),
      ADDRBWRADDR(12) => ADDRB(2),
      ADDRBWRADDR(11) => ADDRB(3),
      ADDRBWRADDR(10) => ADDRB(4),
      ADDRBWRADDR(9) => ADDRB(5),
      ADDRBWRADDR(8) => ADDRB(6),
      ADDRBWRADDR(7) => ADDRB(7),
      ADDRBWRADDR(6) => ADDRB(8),
      ADDRBWRADDR(5) => ADDRB(9),
      ADDRBWRADDR(4) => ADDRB(10),
      ADDRBWRADDR(3) => ADDRB(11),
      ADDRBWRADDR(2) => ADDRB(12),
      ADDRBWRADDR(1 downto 0) => B"00",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_Using_FPGA.Native_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_Using_FPGA.Native_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => Clk,
      CLKBWRCLK => Clk,
      DBITERR => \NLW_Using_FPGA.Native_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 4) => B"0000000000000000000000000000",
      DIBDI(3 downto 0) => DATA_INB(3 downto 0),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31) => \Using_FPGA.Native_n_4\,
      DOADO(30) => \Using_FPGA.Native_n_5\,
      DOADO(29) => \Using_FPGA.Native_n_6\,
      DOADO(28) => \Using_FPGA.Native_n_7\,
      DOADO(27) => \Using_FPGA.Native_n_8\,
      DOADO(26) => \Using_FPGA.Native_n_9\,
      DOADO(25) => \Using_FPGA.Native_n_10\,
      DOADO(24) => \Using_FPGA.Native_n_11\,
      DOADO(23) => \Using_FPGA.Native_n_12\,
      DOADO(22) => \Using_FPGA.Native_n_13\,
      DOADO(21) => \Using_FPGA.Native_n_14\,
      DOADO(20) => \Using_FPGA.Native_n_15\,
      DOADO(19) => \Using_FPGA.Native_n_16\,
      DOADO(18) => \Using_FPGA.Native_n_17\,
      DOADO(17) => \Using_FPGA.Native_n_18\,
      DOADO(16) => \Using_FPGA.Native_n_19\,
      DOADO(15) => \Using_FPGA.Native_n_20\,
      DOADO(14) => \Using_FPGA.Native_n_21\,
      DOADO(13) => \Using_FPGA.Native_n_22\,
      DOADO(12) => \Using_FPGA.Native_n_23\,
      DOADO(11) => \Using_FPGA.Native_n_24\,
      DOADO(10) => \Using_FPGA.Native_n_25\,
      DOADO(9) => \Using_FPGA.Native_n_26\,
      DOADO(8) => \Using_FPGA.Native_n_27\,
      DOADO(7) => \Using_FPGA.Native_n_28\,
      DOADO(6) => \Using_FPGA.Native_n_29\,
      DOADO(5) => \Using_FPGA.Native_n_30\,
      DOADO(4) => \Using_FPGA.Native_n_31\,
      DOADO(3 downto 0) => DATA_OUTA(3 downto 0),
      DOBDO(31) => \Using_FPGA.Native_n_36\,
      DOBDO(30) => \Using_FPGA.Native_n_37\,
      DOBDO(29) => \Using_FPGA.Native_n_38\,
      DOBDO(28) => \Using_FPGA.Native_n_39\,
      DOBDO(27) => \Using_FPGA.Native_n_40\,
      DOBDO(26) => \Using_FPGA.Native_n_41\,
      DOBDO(25) => \Using_FPGA.Native_n_42\,
      DOBDO(24) => \Using_FPGA.Native_n_43\,
      DOBDO(23) => \Using_FPGA.Native_n_44\,
      DOBDO(22) => \Using_FPGA.Native_n_45\,
      DOBDO(21) => \Using_FPGA.Native_n_46\,
      DOBDO(20) => \Using_FPGA.Native_n_47\,
      DOBDO(19) => \Using_FPGA.Native_n_48\,
      DOBDO(18) => \Using_FPGA.Native_n_49\,
      DOBDO(17) => \Using_FPGA.Native_n_50\,
      DOBDO(16) => \Using_FPGA.Native_n_51\,
      DOBDO(15) => \Using_FPGA.Native_n_52\,
      DOBDO(14) => \Using_FPGA.Native_n_53\,
      DOBDO(13) => \Using_FPGA.Native_n_54\,
      DOBDO(12) => \Using_FPGA.Native_n_55\,
      DOBDO(11) => \Using_FPGA.Native_n_56\,
      DOBDO(10) => \Using_FPGA.Native_n_57\,
      DOBDO(9) => \Using_FPGA.Native_n_58\,
      DOBDO(8) => \Using_FPGA.Native_n_59\,
      DOBDO(7) => \Using_FPGA.Native_n_60\,
      DOBDO(6) => \Using_FPGA.Native_n_61\,
      DOBDO(5) => \Using_FPGA.Native_n_62\,
      DOBDO(4) => \Using_FPGA.Native_n_63\,
      DOBDO(3) => \Using_FPGA.Native_n_64\,
      DOBDO(2) => \Using_FPGA.Native_n_65\,
      DOBDO(1) => \Using_FPGA.Native_n_66\,
      DOBDO(0) => \Using_FPGA.Native_n_67\,
      DOPADOP(3) => \Using_FPGA.Native_n_68\,
      DOPADOP(2) => \Using_FPGA.Native_n_69\,
      DOPADOP(1) => \Using_FPGA.Native_n_70\,
      DOPADOP(0) => \Using_FPGA.Native_n_71\,
      DOPBDOP(3) => \Using_FPGA.Native_n_72\,
      DOPBDOP(2) => \Using_FPGA.Native_n_73\,
      DOPBDOP(1) => \Using_FPGA.Native_n_74\,
      DOPBDOP(0) => \Using_FPGA.Native_n_75\,
      ECCPARITY(7 downto 0) => \NLW_Using_FPGA.Native_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => EX_PipeRun,
      ENBWREN => '1',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_Using_FPGA.Native_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_Using_FPGA.Native_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 1) => B"0000000",
      WEBWE(0) => WEB(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAMB36__parameterized1_193\ is
  port (
    DATA_OUTA : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Clk : in STD_LOGIC;
    EX_PipeRun : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 12 downto 0 );
    ADDRB : in STD_LOGIC_VECTOR ( 0 to 12 );
    DATA_INB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    WEB : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAMB36__parameterized1_193\ : entity is "MB_RAMB36";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAMB36__parameterized1_193\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAMB36__parameterized1_193\ is
  signal \Using_FPGA.Native_n_10\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_11\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_12\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_13\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_14\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_15\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_16\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_17\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_18\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_19\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_20\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_21\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_22\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_23\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_24\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_25\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_26\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_27\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_28\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_29\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_30\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_31\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_36\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_37\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_38\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_39\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_4\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_40\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_41\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_42\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_43\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_44\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_45\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_46\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_47\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_48\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_49\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_5\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_50\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_51\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_52\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_53\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_54\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_55\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_56\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_57\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_58\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_59\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_6\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_60\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_61\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_62\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_63\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_64\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_65\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_66\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_67\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_68\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_69\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_7\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_70\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_71\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_72\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_73\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_74\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_75\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_8\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_9\ : STD_LOGIC;
  signal \NLW_Using_FPGA.Native_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Using_FPGA.Native_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Using_FPGA.Native_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Using_FPGA.Native_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Using_FPGA.Native_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_Using_FPGA.Native_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 4,
      READ_WIDTH_B => 4,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "NONE",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 4,
      WRITE_WIDTH_B => 4
    )
        port map (
      ADDRARDADDR(15) => '0',
      ADDRARDADDR(14 downto 2) => D(12 downto 0),
      ADDRARDADDR(1 downto 0) => B"00",
      ADDRBWRADDR(15) => '0',
      ADDRBWRADDR(14) => ADDRB(0),
      ADDRBWRADDR(13) => ADDRB(1),
      ADDRBWRADDR(12) => ADDRB(2),
      ADDRBWRADDR(11) => ADDRB(3),
      ADDRBWRADDR(10) => ADDRB(4),
      ADDRBWRADDR(9) => ADDRB(5),
      ADDRBWRADDR(8) => ADDRB(6),
      ADDRBWRADDR(7) => ADDRB(7),
      ADDRBWRADDR(6) => ADDRB(8),
      ADDRBWRADDR(5) => ADDRB(9),
      ADDRBWRADDR(4) => ADDRB(10),
      ADDRBWRADDR(3) => ADDRB(11),
      ADDRBWRADDR(2) => ADDRB(12),
      ADDRBWRADDR(1 downto 0) => B"00",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_Using_FPGA.Native_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_Using_FPGA.Native_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => Clk,
      CLKBWRCLK => Clk,
      DBITERR => \NLW_Using_FPGA.Native_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 4) => B"0000000000000000000000000000",
      DIBDI(3 downto 0) => DATA_INB(3 downto 0),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31) => \Using_FPGA.Native_n_4\,
      DOADO(30) => \Using_FPGA.Native_n_5\,
      DOADO(29) => \Using_FPGA.Native_n_6\,
      DOADO(28) => \Using_FPGA.Native_n_7\,
      DOADO(27) => \Using_FPGA.Native_n_8\,
      DOADO(26) => \Using_FPGA.Native_n_9\,
      DOADO(25) => \Using_FPGA.Native_n_10\,
      DOADO(24) => \Using_FPGA.Native_n_11\,
      DOADO(23) => \Using_FPGA.Native_n_12\,
      DOADO(22) => \Using_FPGA.Native_n_13\,
      DOADO(21) => \Using_FPGA.Native_n_14\,
      DOADO(20) => \Using_FPGA.Native_n_15\,
      DOADO(19) => \Using_FPGA.Native_n_16\,
      DOADO(18) => \Using_FPGA.Native_n_17\,
      DOADO(17) => \Using_FPGA.Native_n_18\,
      DOADO(16) => \Using_FPGA.Native_n_19\,
      DOADO(15) => \Using_FPGA.Native_n_20\,
      DOADO(14) => \Using_FPGA.Native_n_21\,
      DOADO(13) => \Using_FPGA.Native_n_22\,
      DOADO(12) => \Using_FPGA.Native_n_23\,
      DOADO(11) => \Using_FPGA.Native_n_24\,
      DOADO(10) => \Using_FPGA.Native_n_25\,
      DOADO(9) => \Using_FPGA.Native_n_26\,
      DOADO(8) => \Using_FPGA.Native_n_27\,
      DOADO(7) => \Using_FPGA.Native_n_28\,
      DOADO(6) => \Using_FPGA.Native_n_29\,
      DOADO(5) => \Using_FPGA.Native_n_30\,
      DOADO(4) => \Using_FPGA.Native_n_31\,
      DOADO(3 downto 0) => DATA_OUTA(3 downto 0),
      DOBDO(31) => \Using_FPGA.Native_n_36\,
      DOBDO(30) => \Using_FPGA.Native_n_37\,
      DOBDO(29) => \Using_FPGA.Native_n_38\,
      DOBDO(28) => \Using_FPGA.Native_n_39\,
      DOBDO(27) => \Using_FPGA.Native_n_40\,
      DOBDO(26) => \Using_FPGA.Native_n_41\,
      DOBDO(25) => \Using_FPGA.Native_n_42\,
      DOBDO(24) => \Using_FPGA.Native_n_43\,
      DOBDO(23) => \Using_FPGA.Native_n_44\,
      DOBDO(22) => \Using_FPGA.Native_n_45\,
      DOBDO(21) => \Using_FPGA.Native_n_46\,
      DOBDO(20) => \Using_FPGA.Native_n_47\,
      DOBDO(19) => \Using_FPGA.Native_n_48\,
      DOBDO(18) => \Using_FPGA.Native_n_49\,
      DOBDO(17) => \Using_FPGA.Native_n_50\,
      DOBDO(16) => \Using_FPGA.Native_n_51\,
      DOBDO(15) => \Using_FPGA.Native_n_52\,
      DOBDO(14) => \Using_FPGA.Native_n_53\,
      DOBDO(13) => \Using_FPGA.Native_n_54\,
      DOBDO(12) => \Using_FPGA.Native_n_55\,
      DOBDO(11) => \Using_FPGA.Native_n_56\,
      DOBDO(10) => \Using_FPGA.Native_n_57\,
      DOBDO(9) => \Using_FPGA.Native_n_58\,
      DOBDO(8) => \Using_FPGA.Native_n_59\,
      DOBDO(7) => \Using_FPGA.Native_n_60\,
      DOBDO(6) => \Using_FPGA.Native_n_61\,
      DOBDO(5) => \Using_FPGA.Native_n_62\,
      DOBDO(4) => \Using_FPGA.Native_n_63\,
      DOBDO(3) => \Using_FPGA.Native_n_64\,
      DOBDO(2) => \Using_FPGA.Native_n_65\,
      DOBDO(1) => \Using_FPGA.Native_n_66\,
      DOBDO(0) => \Using_FPGA.Native_n_67\,
      DOPADOP(3) => \Using_FPGA.Native_n_68\,
      DOPADOP(2) => \Using_FPGA.Native_n_69\,
      DOPADOP(1) => \Using_FPGA.Native_n_70\,
      DOPADOP(0) => \Using_FPGA.Native_n_71\,
      DOPBDOP(3) => \Using_FPGA.Native_n_72\,
      DOPBDOP(2) => \Using_FPGA.Native_n_73\,
      DOPBDOP(1) => \Using_FPGA.Native_n_74\,
      DOPBDOP(0) => \Using_FPGA.Native_n_75\,
      ECCPARITY(7 downto 0) => \NLW_Using_FPGA.Native_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => EX_PipeRun,
      ENBWREN => '1',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_Using_FPGA.Native_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_Using_FPGA.Native_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 1) => B"0000000",
      WEBWE(0) => WEB(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAMB36__parameterized1_194\ is
  port (
    DATA_OUTA : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Clk : in STD_LOGIC;
    EX_PipeRun : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 12 downto 0 );
    ADDRB : in STD_LOGIC_VECTOR ( 0 to 12 );
    DATA_INB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    WEB : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAMB36__parameterized1_194\ : entity is "MB_RAMB36";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAMB36__parameterized1_194\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAMB36__parameterized1_194\ is
  signal \Using_FPGA.Native_n_10\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_11\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_12\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_13\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_14\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_15\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_16\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_17\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_18\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_19\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_20\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_21\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_22\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_23\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_24\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_25\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_26\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_27\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_28\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_29\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_30\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_31\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_36\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_37\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_38\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_39\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_4\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_40\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_41\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_42\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_43\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_44\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_45\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_46\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_47\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_48\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_49\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_5\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_50\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_51\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_52\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_53\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_54\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_55\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_56\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_57\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_58\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_59\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_6\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_60\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_61\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_62\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_63\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_64\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_65\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_66\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_67\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_68\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_69\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_7\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_70\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_71\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_72\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_73\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_74\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_75\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_8\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_9\ : STD_LOGIC;
  signal \NLW_Using_FPGA.Native_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Using_FPGA.Native_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Using_FPGA.Native_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Using_FPGA.Native_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Using_FPGA.Native_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_Using_FPGA.Native_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 4,
      READ_WIDTH_B => 4,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "NONE",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 4,
      WRITE_WIDTH_B => 4
    )
        port map (
      ADDRARDADDR(15) => '0',
      ADDRARDADDR(14 downto 2) => D(12 downto 0),
      ADDRARDADDR(1 downto 0) => B"00",
      ADDRBWRADDR(15) => '0',
      ADDRBWRADDR(14) => ADDRB(0),
      ADDRBWRADDR(13) => ADDRB(1),
      ADDRBWRADDR(12) => ADDRB(2),
      ADDRBWRADDR(11) => ADDRB(3),
      ADDRBWRADDR(10) => ADDRB(4),
      ADDRBWRADDR(9) => ADDRB(5),
      ADDRBWRADDR(8) => ADDRB(6),
      ADDRBWRADDR(7) => ADDRB(7),
      ADDRBWRADDR(6) => ADDRB(8),
      ADDRBWRADDR(5) => ADDRB(9),
      ADDRBWRADDR(4) => ADDRB(10),
      ADDRBWRADDR(3) => ADDRB(11),
      ADDRBWRADDR(2) => ADDRB(12),
      ADDRBWRADDR(1 downto 0) => B"00",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_Using_FPGA.Native_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_Using_FPGA.Native_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => Clk,
      CLKBWRCLK => Clk,
      DBITERR => \NLW_Using_FPGA.Native_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 4) => B"0000000000000000000000000000",
      DIBDI(3 downto 0) => DATA_INB(3 downto 0),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31) => \Using_FPGA.Native_n_4\,
      DOADO(30) => \Using_FPGA.Native_n_5\,
      DOADO(29) => \Using_FPGA.Native_n_6\,
      DOADO(28) => \Using_FPGA.Native_n_7\,
      DOADO(27) => \Using_FPGA.Native_n_8\,
      DOADO(26) => \Using_FPGA.Native_n_9\,
      DOADO(25) => \Using_FPGA.Native_n_10\,
      DOADO(24) => \Using_FPGA.Native_n_11\,
      DOADO(23) => \Using_FPGA.Native_n_12\,
      DOADO(22) => \Using_FPGA.Native_n_13\,
      DOADO(21) => \Using_FPGA.Native_n_14\,
      DOADO(20) => \Using_FPGA.Native_n_15\,
      DOADO(19) => \Using_FPGA.Native_n_16\,
      DOADO(18) => \Using_FPGA.Native_n_17\,
      DOADO(17) => \Using_FPGA.Native_n_18\,
      DOADO(16) => \Using_FPGA.Native_n_19\,
      DOADO(15) => \Using_FPGA.Native_n_20\,
      DOADO(14) => \Using_FPGA.Native_n_21\,
      DOADO(13) => \Using_FPGA.Native_n_22\,
      DOADO(12) => \Using_FPGA.Native_n_23\,
      DOADO(11) => \Using_FPGA.Native_n_24\,
      DOADO(10) => \Using_FPGA.Native_n_25\,
      DOADO(9) => \Using_FPGA.Native_n_26\,
      DOADO(8) => \Using_FPGA.Native_n_27\,
      DOADO(7) => \Using_FPGA.Native_n_28\,
      DOADO(6) => \Using_FPGA.Native_n_29\,
      DOADO(5) => \Using_FPGA.Native_n_30\,
      DOADO(4) => \Using_FPGA.Native_n_31\,
      DOADO(3 downto 0) => DATA_OUTA(3 downto 0),
      DOBDO(31) => \Using_FPGA.Native_n_36\,
      DOBDO(30) => \Using_FPGA.Native_n_37\,
      DOBDO(29) => \Using_FPGA.Native_n_38\,
      DOBDO(28) => \Using_FPGA.Native_n_39\,
      DOBDO(27) => \Using_FPGA.Native_n_40\,
      DOBDO(26) => \Using_FPGA.Native_n_41\,
      DOBDO(25) => \Using_FPGA.Native_n_42\,
      DOBDO(24) => \Using_FPGA.Native_n_43\,
      DOBDO(23) => \Using_FPGA.Native_n_44\,
      DOBDO(22) => \Using_FPGA.Native_n_45\,
      DOBDO(21) => \Using_FPGA.Native_n_46\,
      DOBDO(20) => \Using_FPGA.Native_n_47\,
      DOBDO(19) => \Using_FPGA.Native_n_48\,
      DOBDO(18) => \Using_FPGA.Native_n_49\,
      DOBDO(17) => \Using_FPGA.Native_n_50\,
      DOBDO(16) => \Using_FPGA.Native_n_51\,
      DOBDO(15) => \Using_FPGA.Native_n_52\,
      DOBDO(14) => \Using_FPGA.Native_n_53\,
      DOBDO(13) => \Using_FPGA.Native_n_54\,
      DOBDO(12) => \Using_FPGA.Native_n_55\,
      DOBDO(11) => \Using_FPGA.Native_n_56\,
      DOBDO(10) => \Using_FPGA.Native_n_57\,
      DOBDO(9) => \Using_FPGA.Native_n_58\,
      DOBDO(8) => \Using_FPGA.Native_n_59\,
      DOBDO(7) => \Using_FPGA.Native_n_60\,
      DOBDO(6) => \Using_FPGA.Native_n_61\,
      DOBDO(5) => \Using_FPGA.Native_n_62\,
      DOBDO(4) => \Using_FPGA.Native_n_63\,
      DOBDO(3) => \Using_FPGA.Native_n_64\,
      DOBDO(2) => \Using_FPGA.Native_n_65\,
      DOBDO(1) => \Using_FPGA.Native_n_66\,
      DOBDO(0) => \Using_FPGA.Native_n_67\,
      DOPADOP(3) => \Using_FPGA.Native_n_68\,
      DOPADOP(2) => \Using_FPGA.Native_n_69\,
      DOPADOP(1) => \Using_FPGA.Native_n_70\,
      DOPADOP(0) => \Using_FPGA.Native_n_71\,
      DOPBDOP(3) => \Using_FPGA.Native_n_72\,
      DOPBDOP(2) => \Using_FPGA.Native_n_73\,
      DOPBDOP(1) => \Using_FPGA.Native_n_74\,
      DOPBDOP(0) => \Using_FPGA.Native_n_75\,
      ECCPARITY(7 downto 0) => \NLW_Using_FPGA.Native_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => EX_PipeRun,
      ENBWREN => '1',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_Using_FPGA.Native_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_Using_FPGA.Native_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 1) => B"0000000",
      WEBWE(0) => WEB(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAMB36__parameterized1_195\ is
  port (
    DATA_OUTA : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Clk : in STD_LOGIC;
    EX_PipeRun : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 12 downto 0 );
    ADDRB : in STD_LOGIC_VECTOR ( 0 to 12 );
    DATA_INB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    WEB : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAMB36__parameterized1_195\ : entity is "MB_RAMB36";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAMB36__parameterized1_195\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAMB36__parameterized1_195\ is
  signal \Using_FPGA.Native_n_10\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_11\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_12\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_13\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_14\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_15\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_16\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_17\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_18\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_19\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_20\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_21\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_22\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_23\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_24\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_25\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_26\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_27\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_28\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_29\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_30\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_31\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_36\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_37\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_38\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_39\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_4\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_40\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_41\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_42\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_43\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_44\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_45\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_46\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_47\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_48\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_49\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_5\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_50\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_51\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_52\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_53\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_54\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_55\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_56\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_57\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_58\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_59\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_6\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_60\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_61\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_62\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_63\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_64\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_65\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_66\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_67\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_68\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_69\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_7\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_70\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_71\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_72\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_73\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_74\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_75\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_8\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_9\ : STD_LOGIC;
  signal \NLW_Using_FPGA.Native_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Using_FPGA.Native_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Using_FPGA.Native_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Using_FPGA.Native_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Using_FPGA.Native_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_Using_FPGA.Native_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 4,
      READ_WIDTH_B => 4,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "NONE",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 4,
      WRITE_WIDTH_B => 4
    )
        port map (
      ADDRARDADDR(15) => '0',
      ADDRARDADDR(14 downto 2) => D(12 downto 0),
      ADDRARDADDR(1 downto 0) => B"00",
      ADDRBWRADDR(15) => '0',
      ADDRBWRADDR(14) => ADDRB(0),
      ADDRBWRADDR(13) => ADDRB(1),
      ADDRBWRADDR(12) => ADDRB(2),
      ADDRBWRADDR(11) => ADDRB(3),
      ADDRBWRADDR(10) => ADDRB(4),
      ADDRBWRADDR(9) => ADDRB(5),
      ADDRBWRADDR(8) => ADDRB(6),
      ADDRBWRADDR(7) => ADDRB(7),
      ADDRBWRADDR(6) => ADDRB(8),
      ADDRBWRADDR(5) => ADDRB(9),
      ADDRBWRADDR(4) => ADDRB(10),
      ADDRBWRADDR(3) => ADDRB(11),
      ADDRBWRADDR(2) => ADDRB(12),
      ADDRBWRADDR(1 downto 0) => B"00",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_Using_FPGA.Native_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_Using_FPGA.Native_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => Clk,
      CLKBWRCLK => Clk,
      DBITERR => \NLW_Using_FPGA.Native_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 4) => B"0000000000000000000000000000",
      DIBDI(3 downto 0) => DATA_INB(3 downto 0),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31) => \Using_FPGA.Native_n_4\,
      DOADO(30) => \Using_FPGA.Native_n_5\,
      DOADO(29) => \Using_FPGA.Native_n_6\,
      DOADO(28) => \Using_FPGA.Native_n_7\,
      DOADO(27) => \Using_FPGA.Native_n_8\,
      DOADO(26) => \Using_FPGA.Native_n_9\,
      DOADO(25) => \Using_FPGA.Native_n_10\,
      DOADO(24) => \Using_FPGA.Native_n_11\,
      DOADO(23) => \Using_FPGA.Native_n_12\,
      DOADO(22) => \Using_FPGA.Native_n_13\,
      DOADO(21) => \Using_FPGA.Native_n_14\,
      DOADO(20) => \Using_FPGA.Native_n_15\,
      DOADO(19) => \Using_FPGA.Native_n_16\,
      DOADO(18) => \Using_FPGA.Native_n_17\,
      DOADO(17) => \Using_FPGA.Native_n_18\,
      DOADO(16) => \Using_FPGA.Native_n_19\,
      DOADO(15) => \Using_FPGA.Native_n_20\,
      DOADO(14) => \Using_FPGA.Native_n_21\,
      DOADO(13) => \Using_FPGA.Native_n_22\,
      DOADO(12) => \Using_FPGA.Native_n_23\,
      DOADO(11) => \Using_FPGA.Native_n_24\,
      DOADO(10) => \Using_FPGA.Native_n_25\,
      DOADO(9) => \Using_FPGA.Native_n_26\,
      DOADO(8) => \Using_FPGA.Native_n_27\,
      DOADO(7) => \Using_FPGA.Native_n_28\,
      DOADO(6) => \Using_FPGA.Native_n_29\,
      DOADO(5) => \Using_FPGA.Native_n_30\,
      DOADO(4) => \Using_FPGA.Native_n_31\,
      DOADO(3 downto 0) => DATA_OUTA(3 downto 0),
      DOBDO(31) => \Using_FPGA.Native_n_36\,
      DOBDO(30) => \Using_FPGA.Native_n_37\,
      DOBDO(29) => \Using_FPGA.Native_n_38\,
      DOBDO(28) => \Using_FPGA.Native_n_39\,
      DOBDO(27) => \Using_FPGA.Native_n_40\,
      DOBDO(26) => \Using_FPGA.Native_n_41\,
      DOBDO(25) => \Using_FPGA.Native_n_42\,
      DOBDO(24) => \Using_FPGA.Native_n_43\,
      DOBDO(23) => \Using_FPGA.Native_n_44\,
      DOBDO(22) => \Using_FPGA.Native_n_45\,
      DOBDO(21) => \Using_FPGA.Native_n_46\,
      DOBDO(20) => \Using_FPGA.Native_n_47\,
      DOBDO(19) => \Using_FPGA.Native_n_48\,
      DOBDO(18) => \Using_FPGA.Native_n_49\,
      DOBDO(17) => \Using_FPGA.Native_n_50\,
      DOBDO(16) => \Using_FPGA.Native_n_51\,
      DOBDO(15) => \Using_FPGA.Native_n_52\,
      DOBDO(14) => \Using_FPGA.Native_n_53\,
      DOBDO(13) => \Using_FPGA.Native_n_54\,
      DOBDO(12) => \Using_FPGA.Native_n_55\,
      DOBDO(11) => \Using_FPGA.Native_n_56\,
      DOBDO(10) => \Using_FPGA.Native_n_57\,
      DOBDO(9) => \Using_FPGA.Native_n_58\,
      DOBDO(8) => \Using_FPGA.Native_n_59\,
      DOBDO(7) => \Using_FPGA.Native_n_60\,
      DOBDO(6) => \Using_FPGA.Native_n_61\,
      DOBDO(5) => \Using_FPGA.Native_n_62\,
      DOBDO(4) => \Using_FPGA.Native_n_63\,
      DOBDO(3) => \Using_FPGA.Native_n_64\,
      DOBDO(2) => \Using_FPGA.Native_n_65\,
      DOBDO(1) => \Using_FPGA.Native_n_66\,
      DOBDO(0) => \Using_FPGA.Native_n_67\,
      DOPADOP(3) => \Using_FPGA.Native_n_68\,
      DOPADOP(2) => \Using_FPGA.Native_n_69\,
      DOPADOP(1) => \Using_FPGA.Native_n_70\,
      DOPADOP(0) => \Using_FPGA.Native_n_71\,
      DOPBDOP(3) => \Using_FPGA.Native_n_72\,
      DOPBDOP(2) => \Using_FPGA.Native_n_73\,
      DOPBDOP(1) => \Using_FPGA.Native_n_74\,
      DOPBDOP(0) => \Using_FPGA.Native_n_75\,
      ECCPARITY(7 downto 0) => \NLW_Using_FPGA.Native_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => EX_PipeRun,
      ENBWREN => '1',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_Using_FPGA.Native_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_Using_FPGA.Native_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 1) => B"0000000",
      WEBWE(0) => WEB(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAMB36__parameterized1_196\ is
  port (
    DATA_OUTA : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Clk : in STD_LOGIC;
    EX_PipeRun : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 12 downto 0 );
    ADDRB : in STD_LOGIC_VECTOR ( 0 to 12 );
    DATA_INB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    WEB : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAMB36__parameterized1_196\ : entity is "MB_RAMB36";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAMB36__parameterized1_196\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAMB36__parameterized1_196\ is
  signal \Using_FPGA.Native_n_10\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_11\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_12\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_13\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_14\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_15\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_16\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_17\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_18\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_19\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_20\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_21\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_22\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_23\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_24\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_25\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_26\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_27\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_28\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_29\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_30\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_31\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_36\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_37\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_38\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_39\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_4\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_40\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_41\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_42\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_43\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_44\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_45\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_46\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_47\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_48\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_49\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_5\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_50\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_51\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_52\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_53\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_54\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_55\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_56\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_57\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_58\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_59\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_6\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_60\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_61\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_62\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_63\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_64\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_65\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_66\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_67\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_68\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_69\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_7\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_70\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_71\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_72\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_73\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_74\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_75\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_8\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_9\ : STD_LOGIC;
  signal \NLW_Using_FPGA.Native_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Using_FPGA.Native_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Using_FPGA.Native_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Using_FPGA.Native_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Using_FPGA.Native_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_Using_FPGA.Native_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 4,
      READ_WIDTH_B => 4,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "NONE",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 4,
      WRITE_WIDTH_B => 4
    )
        port map (
      ADDRARDADDR(15) => '0',
      ADDRARDADDR(14 downto 2) => D(12 downto 0),
      ADDRARDADDR(1 downto 0) => B"00",
      ADDRBWRADDR(15) => '0',
      ADDRBWRADDR(14) => ADDRB(0),
      ADDRBWRADDR(13) => ADDRB(1),
      ADDRBWRADDR(12) => ADDRB(2),
      ADDRBWRADDR(11) => ADDRB(3),
      ADDRBWRADDR(10) => ADDRB(4),
      ADDRBWRADDR(9) => ADDRB(5),
      ADDRBWRADDR(8) => ADDRB(6),
      ADDRBWRADDR(7) => ADDRB(7),
      ADDRBWRADDR(6) => ADDRB(8),
      ADDRBWRADDR(5) => ADDRB(9),
      ADDRBWRADDR(4) => ADDRB(10),
      ADDRBWRADDR(3) => ADDRB(11),
      ADDRBWRADDR(2) => ADDRB(12),
      ADDRBWRADDR(1 downto 0) => B"00",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_Using_FPGA.Native_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_Using_FPGA.Native_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => Clk,
      CLKBWRCLK => Clk,
      DBITERR => \NLW_Using_FPGA.Native_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 4) => B"0000000000000000000000000000",
      DIBDI(3 downto 0) => DATA_INB(3 downto 0),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31) => \Using_FPGA.Native_n_4\,
      DOADO(30) => \Using_FPGA.Native_n_5\,
      DOADO(29) => \Using_FPGA.Native_n_6\,
      DOADO(28) => \Using_FPGA.Native_n_7\,
      DOADO(27) => \Using_FPGA.Native_n_8\,
      DOADO(26) => \Using_FPGA.Native_n_9\,
      DOADO(25) => \Using_FPGA.Native_n_10\,
      DOADO(24) => \Using_FPGA.Native_n_11\,
      DOADO(23) => \Using_FPGA.Native_n_12\,
      DOADO(22) => \Using_FPGA.Native_n_13\,
      DOADO(21) => \Using_FPGA.Native_n_14\,
      DOADO(20) => \Using_FPGA.Native_n_15\,
      DOADO(19) => \Using_FPGA.Native_n_16\,
      DOADO(18) => \Using_FPGA.Native_n_17\,
      DOADO(17) => \Using_FPGA.Native_n_18\,
      DOADO(16) => \Using_FPGA.Native_n_19\,
      DOADO(15) => \Using_FPGA.Native_n_20\,
      DOADO(14) => \Using_FPGA.Native_n_21\,
      DOADO(13) => \Using_FPGA.Native_n_22\,
      DOADO(12) => \Using_FPGA.Native_n_23\,
      DOADO(11) => \Using_FPGA.Native_n_24\,
      DOADO(10) => \Using_FPGA.Native_n_25\,
      DOADO(9) => \Using_FPGA.Native_n_26\,
      DOADO(8) => \Using_FPGA.Native_n_27\,
      DOADO(7) => \Using_FPGA.Native_n_28\,
      DOADO(6) => \Using_FPGA.Native_n_29\,
      DOADO(5) => \Using_FPGA.Native_n_30\,
      DOADO(4) => \Using_FPGA.Native_n_31\,
      DOADO(3 downto 0) => DATA_OUTA(3 downto 0),
      DOBDO(31) => \Using_FPGA.Native_n_36\,
      DOBDO(30) => \Using_FPGA.Native_n_37\,
      DOBDO(29) => \Using_FPGA.Native_n_38\,
      DOBDO(28) => \Using_FPGA.Native_n_39\,
      DOBDO(27) => \Using_FPGA.Native_n_40\,
      DOBDO(26) => \Using_FPGA.Native_n_41\,
      DOBDO(25) => \Using_FPGA.Native_n_42\,
      DOBDO(24) => \Using_FPGA.Native_n_43\,
      DOBDO(23) => \Using_FPGA.Native_n_44\,
      DOBDO(22) => \Using_FPGA.Native_n_45\,
      DOBDO(21) => \Using_FPGA.Native_n_46\,
      DOBDO(20) => \Using_FPGA.Native_n_47\,
      DOBDO(19) => \Using_FPGA.Native_n_48\,
      DOBDO(18) => \Using_FPGA.Native_n_49\,
      DOBDO(17) => \Using_FPGA.Native_n_50\,
      DOBDO(16) => \Using_FPGA.Native_n_51\,
      DOBDO(15) => \Using_FPGA.Native_n_52\,
      DOBDO(14) => \Using_FPGA.Native_n_53\,
      DOBDO(13) => \Using_FPGA.Native_n_54\,
      DOBDO(12) => \Using_FPGA.Native_n_55\,
      DOBDO(11) => \Using_FPGA.Native_n_56\,
      DOBDO(10) => \Using_FPGA.Native_n_57\,
      DOBDO(9) => \Using_FPGA.Native_n_58\,
      DOBDO(8) => \Using_FPGA.Native_n_59\,
      DOBDO(7) => \Using_FPGA.Native_n_60\,
      DOBDO(6) => \Using_FPGA.Native_n_61\,
      DOBDO(5) => \Using_FPGA.Native_n_62\,
      DOBDO(4) => \Using_FPGA.Native_n_63\,
      DOBDO(3) => \Using_FPGA.Native_n_64\,
      DOBDO(2) => \Using_FPGA.Native_n_65\,
      DOBDO(1) => \Using_FPGA.Native_n_66\,
      DOBDO(0) => \Using_FPGA.Native_n_67\,
      DOPADOP(3) => \Using_FPGA.Native_n_68\,
      DOPADOP(2) => \Using_FPGA.Native_n_69\,
      DOPADOP(1) => \Using_FPGA.Native_n_70\,
      DOPADOP(0) => \Using_FPGA.Native_n_71\,
      DOPBDOP(3) => \Using_FPGA.Native_n_72\,
      DOPBDOP(2) => \Using_FPGA.Native_n_73\,
      DOPBDOP(1) => \Using_FPGA.Native_n_74\,
      DOPBDOP(0) => \Using_FPGA.Native_n_75\,
      ECCPARITY(7 downto 0) => \NLW_Using_FPGA.Native_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => EX_PipeRun,
      ENBWREN => '1',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_Using_FPGA.Native_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_Using_FPGA.Native_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 1) => B"0000000",
      WEBWE(0) => WEB(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAMB36__parameterized1_197\ is
  port (
    DATA_OUTA : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Clk : in STD_LOGIC;
    EX_PipeRun : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 12 downto 0 );
    ADDRB : in STD_LOGIC_VECTOR ( 0 to 12 );
    DATA_INB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    WEB : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAMB36__parameterized1_197\ : entity is "MB_RAMB36";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAMB36__parameterized1_197\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAMB36__parameterized1_197\ is
  signal \Using_FPGA.Native_n_10\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_11\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_12\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_13\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_14\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_15\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_16\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_17\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_18\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_19\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_20\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_21\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_22\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_23\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_24\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_25\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_26\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_27\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_28\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_29\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_30\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_31\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_36\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_37\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_38\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_39\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_4\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_40\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_41\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_42\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_43\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_44\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_45\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_46\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_47\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_48\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_49\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_5\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_50\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_51\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_52\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_53\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_54\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_55\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_56\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_57\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_58\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_59\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_6\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_60\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_61\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_62\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_63\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_64\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_65\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_66\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_67\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_68\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_69\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_7\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_70\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_71\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_72\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_73\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_74\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_75\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_8\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_9\ : STD_LOGIC;
  signal \NLW_Using_FPGA.Native_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Using_FPGA.Native_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Using_FPGA.Native_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Using_FPGA.Native_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Using_FPGA.Native_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_Using_FPGA.Native_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 4,
      READ_WIDTH_B => 4,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "NONE",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 4,
      WRITE_WIDTH_B => 4
    )
        port map (
      ADDRARDADDR(15) => '0',
      ADDRARDADDR(14 downto 2) => D(12 downto 0),
      ADDRARDADDR(1 downto 0) => B"00",
      ADDRBWRADDR(15) => '0',
      ADDRBWRADDR(14) => ADDRB(0),
      ADDRBWRADDR(13) => ADDRB(1),
      ADDRBWRADDR(12) => ADDRB(2),
      ADDRBWRADDR(11) => ADDRB(3),
      ADDRBWRADDR(10) => ADDRB(4),
      ADDRBWRADDR(9) => ADDRB(5),
      ADDRBWRADDR(8) => ADDRB(6),
      ADDRBWRADDR(7) => ADDRB(7),
      ADDRBWRADDR(6) => ADDRB(8),
      ADDRBWRADDR(5) => ADDRB(9),
      ADDRBWRADDR(4) => ADDRB(10),
      ADDRBWRADDR(3) => ADDRB(11),
      ADDRBWRADDR(2) => ADDRB(12),
      ADDRBWRADDR(1 downto 0) => B"00",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_Using_FPGA.Native_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_Using_FPGA.Native_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => Clk,
      CLKBWRCLK => Clk,
      DBITERR => \NLW_Using_FPGA.Native_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 4) => B"0000000000000000000000000000",
      DIBDI(3 downto 0) => DATA_INB(3 downto 0),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31) => \Using_FPGA.Native_n_4\,
      DOADO(30) => \Using_FPGA.Native_n_5\,
      DOADO(29) => \Using_FPGA.Native_n_6\,
      DOADO(28) => \Using_FPGA.Native_n_7\,
      DOADO(27) => \Using_FPGA.Native_n_8\,
      DOADO(26) => \Using_FPGA.Native_n_9\,
      DOADO(25) => \Using_FPGA.Native_n_10\,
      DOADO(24) => \Using_FPGA.Native_n_11\,
      DOADO(23) => \Using_FPGA.Native_n_12\,
      DOADO(22) => \Using_FPGA.Native_n_13\,
      DOADO(21) => \Using_FPGA.Native_n_14\,
      DOADO(20) => \Using_FPGA.Native_n_15\,
      DOADO(19) => \Using_FPGA.Native_n_16\,
      DOADO(18) => \Using_FPGA.Native_n_17\,
      DOADO(17) => \Using_FPGA.Native_n_18\,
      DOADO(16) => \Using_FPGA.Native_n_19\,
      DOADO(15) => \Using_FPGA.Native_n_20\,
      DOADO(14) => \Using_FPGA.Native_n_21\,
      DOADO(13) => \Using_FPGA.Native_n_22\,
      DOADO(12) => \Using_FPGA.Native_n_23\,
      DOADO(11) => \Using_FPGA.Native_n_24\,
      DOADO(10) => \Using_FPGA.Native_n_25\,
      DOADO(9) => \Using_FPGA.Native_n_26\,
      DOADO(8) => \Using_FPGA.Native_n_27\,
      DOADO(7) => \Using_FPGA.Native_n_28\,
      DOADO(6) => \Using_FPGA.Native_n_29\,
      DOADO(5) => \Using_FPGA.Native_n_30\,
      DOADO(4) => \Using_FPGA.Native_n_31\,
      DOADO(3 downto 0) => DATA_OUTA(3 downto 0),
      DOBDO(31) => \Using_FPGA.Native_n_36\,
      DOBDO(30) => \Using_FPGA.Native_n_37\,
      DOBDO(29) => \Using_FPGA.Native_n_38\,
      DOBDO(28) => \Using_FPGA.Native_n_39\,
      DOBDO(27) => \Using_FPGA.Native_n_40\,
      DOBDO(26) => \Using_FPGA.Native_n_41\,
      DOBDO(25) => \Using_FPGA.Native_n_42\,
      DOBDO(24) => \Using_FPGA.Native_n_43\,
      DOBDO(23) => \Using_FPGA.Native_n_44\,
      DOBDO(22) => \Using_FPGA.Native_n_45\,
      DOBDO(21) => \Using_FPGA.Native_n_46\,
      DOBDO(20) => \Using_FPGA.Native_n_47\,
      DOBDO(19) => \Using_FPGA.Native_n_48\,
      DOBDO(18) => \Using_FPGA.Native_n_49\,
      DOBDO(17) => \Using_FPGA.Native_n_50\,
      DOBDO(16) => \Using_FPGA.Native_n_51\,
      DOBDO(15) => \Using_FPGA.Native_n_52\,
      DOBDO(14) => \Using_FPGA.Native_n_53\,
      DOBDO(13) => \Using_FPGA.Native_n_54\,
      DOBDO(12) => \Using_FPGA.Native_n_55\,
      DOBDO(11) => \Using_FPGA.Native_n_56\,
      DOBDO(10) => \Using_FPGA.Native_n_57\,
      DOBDO(9) => \Using_FPGA.Native_n_58\,
      DOBDO(8) => \Using_FPGA.Native_n_59\,
      DOBDO(7) => \Using_FPGA.Native_n_60\,
      DOBDO(6) => \Using_FPGA.Native_n_61\,
      DOBDO(5) => \Using_FPGA.Native_n_62\,
      DOBDO(4) => \Using_FPGA.Native_n_63\,
      DOBDO(3) => \Using_FPGA.Native_n_64\,
      DOBDO(2) => \Using_FPGA.Native_n_65\,
      DOBDO(1) => \Using_FPGA.Native_n_66\,
      DOBDO(0) => \Using_FPGA.Native_n_67\,
      DOPADOP(3) => \Using_FPGA.Native_n_68\,
      DOPADOP(2) => \Using_FPGA.Native_n_69\,
      DOPADOP(1) => \Using_FPGA.Native_n_70\,
      DOPADOP(0) => \Using_FPGA.Native_n_71\,
      DOPBDOP(3) => \Using_FPGA.Native_n_72\,
      DOPBDOP(2) => \Using_FPGA.Native_n_73\,
      DOPBDOP(1) => \Using_FPGA.Native_n_74\,
      DOPBDOP(0) => \Using_FPGA.Native_n_75\,
      ECCPARITY(7 downto 0) => \NLW_Using_FPGA.Native_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => EX_PipeRun,
      ENBWREN => '1',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_Using_FPGA.Native_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_Using_FPGA.Native_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 1) => B"0000000",
      WEBWE(0) => WEB(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAMB36__parameterized1_20\ is
  port (
    DATA_OUTA : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Clk : in STD_LOGIC;
    ENB : in STD_LOGIC;
    \Not_Using_TLBS.last_Valid_Instr_Addr_reg[17]\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 12 downto 0 );
    read_victim_valid_reg : in STD_LOGIC;
    M_AXI_IC_RDATA : in STD_LOGIC_VECTOR ( 3 downto 0 );
    read_stream_valid_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAMB36__parameterized1_20\ : entity is "MB_RAMB36";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAMB36__parameterized1_20\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAMB36__parameterized1_20\ is
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \Using_FPGA.Native_n_10\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_11\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_12\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_13\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_14\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_15\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_16\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_17\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_18\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_19\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_20\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_21\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_22\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_23\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_24\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_25\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_26\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_27\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_28\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_29\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_30\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_31\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_36\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_37\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_38\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_39\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_4\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_40\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_41\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_42\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_43\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_44\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_45\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_46\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_47\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_48\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_49\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_5\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_50\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_51\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_52\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_53\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_54\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_55\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_56\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_57\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_58\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_59\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_6\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_60\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_61\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_62\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_63\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_64\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_65\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_66\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_67\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_68\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_69\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_7\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_70\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_71\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_72\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_73\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_74\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_75\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_8\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_9\ : STD_LOGIC;
  signal \NLW_Using_FPGA.Native_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Using_FPGA.Native_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Using_FPGA.Native_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Using_FPGA.Native_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Using_FPGA.Native_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_Using_FPGA.Native_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  D(3 downto 0) <= \^d\(3 downto 0);
\Using_FPGA.Native\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 4,
      READ_WIDTH_B => 4,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "NONE",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 4,
      WRITE_WIDTH_B => 4
    )
        port map (
      ADDRARDADDR(15) => '0',
      ADDRARDADDR(14 downto 2) => \Not_Using_TLBS.last_Valid_Instr_Addr_reg[17]\(12 downto 0),
      ADDRARDADDR(1 downto 0) => B"00",
      ADDRBWRADDR(15) => '0',
      ADDRBWRADDR(14 downto 2) => ADDRBWRADDR(12 downto 0),
      ADDRBWRADDR(1 downto 0) => B"00",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_Using_FPGA.Native_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_Using_FPGA.Native_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => Clk,
      CLKBWRCLK => Clk,
      DBITERR => \NLW_Using_FPGA.Native_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 4) => B"0000000000000000000000000000",
      DIBDI(3 downto 0) => \^d\(3 downto 0),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31) => \Using_FPGA.Native_n_4\,
      DOADO(30) => \Using_FPGA.Native_n_5\,
      DOADO(29) => \Using_FPGA.Native_n_6\,
      DOADO(28) => \Using_FPGA.Native_n_7\,
      DOADO(27) => \Using_FPGA.Native_n_8\,
      DOADO(26) => \Using_FPGA.Native_n_9\,
      DOADO(25) => \Using_FPGA.Native_n_10\,
      DOADO(24) => \Using_FPGA.Native_n_11\,
      DOADO(23) => \Using_FPGA.Native_n_12\,
      DOADO(22) => \Using_FPGA.Native_n_13\,
      DOADO(21) => \Using_FPGA.Native_n_14\,
      DOADO(20) => \Using_FPGA.Native_n_15\,
      DOADO(19) => \Using_FPGA.Native_n_16\,
      DOADO(18) => \Using_FPGA.Native_n_17\,
      DOADO(17) => \Using_FPGA.Native_n_18\,
      DOADO(16) => \Using_FPGA.Native_n_19\,
      DOADO(15) => \Using_FPGA.Native_n_20\,
      DOADO(14) => \Using_FPGA.Native_n_21\,
      DOADO(13) => \Using_FPGA.Native_n_22\,
      DOADO(12) => \Using_FPGA.Native_n_23\,
      DOADO(11) => \Using_FPGA.Native_n_24\,
      DOADO(10) => \Using_FPGA.Native_n_25\,
      DOADO(9) => \Using_FPGA.Native_n_26\,
      DOADO(8) => \Using_FPGA.Native_n_27\,
      DOADO(7) => \Using_FPGA.Native_n_28\,
      DOADO(6) => \Using_FPGA.Native_n_29\,
      DOADO(5) => \Using_FPGA.Native_n_30\,
      DOADO(4) => \Using_FPGA.Native_n_31\,
      DOADO(3 downto 0) => DATA_OUTA(3 downto 0),
      DOBDO(31) => \Using_FPGA.Native_n_36\,
      DOBDO(30) => \Using_FPGA.Native_n_37\,
      DOBDO(29) => \Using_FPGA.Native_n_38\,
      DOBDO(28) => \Using_FPGA.Native_n_39\,
      DOBDO(27) => \Using_FPGA.Native_n_40\,
      DOBDO(26) => \Using_FPGA.Native_n_41\,
      DOBDO(25) => \Using_FPGA.Native_n_42\,
      DOBDO(24) => \Using_FPGA.Native_n_43\,
      DOBDO(23) => \Using_FPGA.Native_n_44\,
      DOBDO(22) => \Using_FPGA.Native_n_45\,
      DOBDO(21) => \Using_FPGA.Native_n_46\,
      DOBDO(20) => \Using_FPGA.Native_n_47\,
      DOBDO(19) => \Using_FPGA.Native_n_48\,
      DOBDO(18) => \Using_FPGA.Native_n_49\,
      DOBDO(17) => \Using_FPGA.Native_n_50\,
      DOBDO(16) => \Using_FPGA.Native_n_51\,
      DOBDO(15) => \Using_FPGA.Native_n_52\,
      DOBDO(14) => \Using_FPGA.Native_n_53\,
      DOBDO(13) => \Using_FPGA.Native_n_54\,
      DOBDO(12) => \Using_FPGA.Native_n_55\,
      DOBDO(11) => \Using_FPGA.Native_n_56\,
      DOBDO(10) => \Using_FPGA.Native_n_57\,
      DOBDO(9) => \Using_FPGA.Native_n_58\,
      DOBDO(8) => \Using_FPGA.Native_n_59\,
      DOBDO(7) => \Using_FPGA.Native_n_60\,
      DOBDO(6) => \Using_FPGA.Native_n_61\,
      DOBDO(5) => \Using_FPGA.Native_n_62\,
      DOBDO(4) => \Using_FPGA.Native_n_63\,
      DOBDO(3) => \Using_FPGA.Native_n_64\,
      DOBDO(2) => \Using_FPGA.Native_n_65\,
      DOBDO(1) => \Using_FPGA.Native_n_66\,
      DOBDO(0) => \Using_FPGA.Native_n_67\,
      DOPADOP(3) => \Using_FPGA.Native_n_68\,
      DOPADOP(2) => \Using_FPGA.Native_n_69\,
      DOPADOP(1) => \Using_FPGA.Native_n_70\,
      DOPADOP(0) => \Using_FPGA.Native_n_71\,
      DOPBDOP(3) => \Using_FPGA.Native_n_72\,
      DOPBDOP(2) => \Using_FPGA.Native_n_73\,
      DOPBDOP(1) => \Using_FPGA.Native_n_74\,
      DOPBDOP(0) => \Using_FPGA.Native_n_75\,
      ECCPARITY(7 downto 0) => \NLW_Using_FPGA.Native_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => '1',
      ENBWREN => ENB,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_Using_FPGA.Native_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_Using_FPGA.Native_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000001"
    );
\Using_FPGA.Native_i_1__196\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => read_victim_valid_reg,
      I1 => M_AXI_IC_RDATA(3),
      I2 => read_stream_valid_reg,
      O => \^d\(3)
    );
\Using_FPGA.Native_i_2__131\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => read_victim_valid_reg,
      I1 => M_AXI_IC_RDATA(2),
      I2 => read_stream_valid_reg,
      O => \^d\(2)
    );
\Using_FPGA.Native_i_3__43\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => read_victim_valid_reg,
      I1 => M_AXI_IC_RDATA(1),
      I2 => read_stream_valid_reg,
      O => \^d\(1)
    );
\Using_FPGA.Native_i_4__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => read_victim_valid_reg,
      I1 => M_AXI_IC_RDATA(0),
      I2 => read_stream_valid_reg,
      O => \^d\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRL16E is
  port (
    Q_0 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Dbg_Clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRL16E;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRL16E is
  attribute box_type : string;
  attribute box_type of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_1/Use_unisim.MB_SRL16E_I1 ";
begin
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"881B",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => '0',
      CLK => Dbg_Clk,
      D => '0',
      Q => Q_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRL16E__parameterized1\ is
  port (
    Q11_in : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Dbg_Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRL16E__parameterized1\ : entity is "MB_SRL16E";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRL16E__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRL16E__parameterized1\ is
  attribute box_type : string;
  attribute box_type of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_2/Use_unisim.MB_SRL16E_I1 ";
begin
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => '0',
      CLK => Dbg_Clk,
      D => '0',
      Q => Q11_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRL16E__parameterized11\ is
  port (
    Dbg_TDO : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Dbg_Clk : in STD_LOGIC;
    Data_Read_Reg_En : in STD_LOGIC;
    TDO_Data_Reg : in STD_LOGIC;
    \Serial_Dbg_Intf.shift_count_reg[6]\ : in STD_LOGIC;
    Config_Reg_En : in STD_LOGIC;
    TDO_Instr_Reg : in STD_LOGIC;
    Instr_Insert_Reg_En : in STD_LOGIC;
    tdo_config_word1_0 : in STD_LOGIC;
    Q0_in : in STD_LOGIC;
    Q2_in : in STD_LOGIC;
    Q3_in : in STD_LOGIC;
    Q0_out : in STD_LOGIC;
    Status_Reg_En : in STD_LOGIC;
    TDO_Status_Reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRL16E__parameterized11\ : entity is "MB_SRL16E";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRL16E__parameterized11\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRL16E__parameterized11\ is
  signal Dbg_TDO_INST_0_i_12_n_0 : STD_LOGIC;
  signal Dbg_TDO_INST_0_i_23_n_0 : STD_LOGIC;
  signal Dbg_TDO_INST_0_i_2_n_0 : STD_LOGIC;
  signal Dbg_TDO_INST_0_i_5_n_0 : STD_LOGIC;
  signal Q1_in : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_4/Use_unisim.MB_SRL16E_I1 ";
begin
Dbg_TDO_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => Status_Reg_En,
      I1 => Dbg_TDO_INST_0_i_2_n_0,
      I2 => TDO_Status_Reg,
      O => Dbg_TDO
    );
Dbg_TDO_INST_0_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CA0ACACACA0A0A0A"
    )
        port map (
      I0 => Dbg_TDO_INST_0_i_23_n_0,
      I1 => Q(5),
      I2 => Q(6),
      I3 => tdo_config_word1_0,
      I4 => Q(4),
      I5 => Q0_in,
      O => Dbg_TDO_INST_0_i_12_n_0
    );
Dbg_TDO_INST_0_i_2: unisim.vcomponents.MUXF7
     port map (
      I0 => Dbg_TDO_INST_0_i_5_n_0,
      I1 => TDO_Data_Reg,
      O => Dbg_TDO_INST_0_i_2_n_0,
      S => Data_Read_Reg_En
    );
Dbg_TDO_INST_0_i_23: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q1_in,
      I1 => Q2_in,
      I2 => Q(5),
      I3 => Q3_in,
      I4 => Q(4),
      I5 => Q0_out,
      O => Dbg_TDO_INST_0_i_23_n_0
    );
Dbg_TDO_INST_0_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB800B800B800"
    )
        port map (
      I0 => Dbg_TDO_INST_0_i_12_n_0,
      I1 => Q(7),
      I2 => \Serial_Dbg_Intf.shift_count_reg[6]\,
      I3 => Config_Reg_En,
      I4 => TDO_Instr_Reg,
      I5 => Instr_Insert_Reg_En,
      O => Dbg_TDO_INST_0_i_5_n_0
    );
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"2400",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => '0',
      CLK => Dbg_Clk,
      D => '0',
      Q => Q1_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRL16E__parameterized1_198\ is
  port (
    Q0_in : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Dbg_Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRL16E__parameterized1_198\ : entity is "MB_SRL16E";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRL16E__parameterized1_198\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRL16E__parameterized1_198\ is
  attribute box_type : string;
  attribute box_type of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_7/Use_unisim.MB_SRL16E_I1 ";
begin
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => '0',
      CLK => Dbg_Clk,
      D => '0',
      Q => Q0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRL16E__parameterized1_199\ is
  port (
    tdo_config_word1_0 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Dbg_Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRL16E__parameterized1_199\ : entity is "MB_SRL16E";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRL16E__parameterized1_199\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRL16E__parameterized1_199\ is
  attribute box_type : string;
  attribute box_type of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_8/Use_unisim.MB_SRL16E_I1 ";
begin
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => '0',
      CLK => Dbg_Clk,
      D => '0',
      Q => tdo_config_word1_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRL16E__parameterized1_200\ is
  port (
    Q4_out : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Dbg_Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRL16E__parameterized1_200\ : entity is "MB_SRL16E";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRL16E__parameterized1_200\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRL16E__parameterized1_200\ is
  attribute box_type : string;
  attribute box_type of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses ";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[3].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1 ";
begin
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => '0',
      CLK => Dbg_Clk,
      D => '0',
      Q => Q4_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRL16E__parameterized1_203\ is
  port (
    Q0_out : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Dbg_Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRL16E__parameterized1_203\ : entity is "MB_SRL16E";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRL16E__parameterized1_203\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRL16E__parameterized1_203\ is
  attribute box_type : string;
  attribute box_type of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses ";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[7].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1 ";
begin
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => '0',
      CLK => Dbg_Clk,
      D => '0',
      Q => Q0_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRL16E__parameterized3\ is
  port (
    Q6_out : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Dbg_Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRL16E__parameterized3\ : entity is "MB_SRL16E";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRL16E__parameterized3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRL16E__parameterized3\ is
  attribute box_type : string;
  attribute box_type of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses ";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[1].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1 ";
begin
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"FFFF",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => '0',
      CLK => Dbg_Clk,
      D => '0',
      Q => Q6_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRL16E__parameterized3_201\ is
  port (
    Q2_out : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Dbg_Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRL16E__parameterized3_201\ : entity is "MB_SRL16E";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRL16E__parameterized3_201\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRL16E__parameterized3_201\ is
  attribute box_type : string;
  attribute box_type of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses ";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[5].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1 ";
begin
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"FFFF",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => '0',
      CLK => Dbg_Clk,
      D => '0',
      Q => Q2_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRL16E__parameterized5\ is
  port (
    Dbg_TDO : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    Dbg_Clk : in STD_LOGIC;
    \Serial_Dbg_Intf.shift_count_reg[5]\ : in STD_LOGIC;
    Q6_out : in STD_LOGIC;
    Q11_in : in STD_LOGIC;
    Q_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRL16E__parameterized5\ : entity is "MB_SRL16E";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRL16E__parameterized5\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRL16E__parameterized5\ is
  signal Dbg_TDO_INST_0_i_24_n_0 : STD_LOGIC;
  signal Q5_out : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses ";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[2].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1 ";
begin
Dbg_TDO_INST_0_i_13: unisim.vcomponents.MUXF7
     port map (
      I0 => Dbg_TDO_INST_0_i_24_n_0,
      I1 => \Serial_Dbg_Intf.shift_count_reg[5]\,
      O => Dbg_TDO,
      S => Q(6)
    );
Dbg_TDO_INST_0_i_24: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q5_out,
      I1 => Q6_out,
      I2 => Q(5),
      I3 => Q11_in,
      I4 => Q(4),
      I5 => Q_0,
      O => Dbg_TDO_INST_0_i_24_n_0
    );
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"8FFF",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => '0',
      CLK => Dbg_Clk,
      D => '0',
      Q => Q5_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRL16E__parameterized5_202\ is
  port (
    Dbg_TDO : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    Dbg_Clk : in STD_LOGIC;
    Q2_out : in STD_LOGIC;
    Q3_out : in STD_LOGIC;
    Q4_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRL16E__parameterized5_202\ : entity is "MB_SRL16E";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRL16E__parameterized5_202\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRL16E__parameterized5_202\ is
  signal Q1_out : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses ";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[6].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1 ";
begin
Dbg_TDO_INST_0_i_25: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q1_out,
      I1 => Q2_out,
      I2 => Q(5),
      I3 => Q3_out,
      I4 => Q(4),
      I5 => Q4_out,
      O => Dbg_TDO
    );
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"8FFF",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => '0',
      CLK => Dbg_Clk,
      D => '0',
      Q => Q1_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRL16E__parameterized7\ is
  port (
    Q3_out : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Dbg_Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRL16E__parameterized7\ : entity is "MB_SRL16E";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRL16E__parameterized7\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRL16E__parameterized7\ is
  attribute box_type : string;
  attribute box_type of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses ";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[4].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1 ";
begin
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"8000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => '0',
      CLK => Dbg_Clk,
      D => '0',
      Q => Q3_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRL16E__parameterized7_204\ is
  port (
    Q3_in : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Dbg_Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRL16E__parameterized7_204\ : entity is "MB_SRL16E";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRL16E__parameterized7_204\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRL16E__parameterized7_204\ is
  attribute box_type : string;
  attribute box_type of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses ";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[8].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1 ";
begin
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"8000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => '0',
      CLK => Dbg_Clk,
      D => '0',
      Q => Q3_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRL16E__parameterized9\ is
  port (
    Q2_in : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Dbg_Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRL16E__parameterized9\ : entity is "MB_SRL16E";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRL16E__parameterized9\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRL16E__parameterized9\ is
  attribute box_type : string;
  attribute box_type of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_3/Use_unisim.MB_SRL16E_I1 ";
begin
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0064",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => '0',
      CLK => Dbg_Clk,
      D => '0',
      Q => Q2_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRLC16E is
  port (
    SRL16_Sel_7 : out STD_LOGIC;
    \which_pc__0\ : out STD_LOGIC;
    SRL16_MC15_7 : in STD_LOGIC;
    Address : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Dbg_Clk : in STD_LOGIC;
    Dbg_Reg_En : in STD_LOGIC_VECTOR ( 0 to 7 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRLC16E;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRLC16E is
  signal \Use_unisim.MB_SRL16CE_I1_i_2_n_0\ : STD_LOGIC;
  signal \Use_unisim.MB_SRL16CE_I1_i_3_n_0\ : STD_LOGIC;
  signal \Use_unisim.MB_SRL16CE_I1_n_1\ : STD_LOGIC;
  signal \^which_pc__0\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Use_unisim.MB_SRL16CE_I1\ : label is "PRIMITIVE";
begin
  \which_pc__0\ <= \^which_pc__0\;
\Use_unisim.MB_SRL16CE_I1\: unisim.vcomponents.SRLC16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Address(0),
      A1 => Address(1),
      A2 => Address(2),
      A3 => Address(3),
      CE => \^which_pc__0\,
      CLK => Dbg_Clk,
      D => SRL16_MC15_7,
      Q => SRL16_Sel_7,
      Q15 => \Use_unisim.MB_SRL16CE_I1_n_1\
    );
\Use_unisim.MB_SRL16CE_I1_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => Dbg_Reg_En(2),
      I1 => Dbg_Reg_En(7),
      I2 => \Use_unisim.MB_SRL16CE_I1_i_2_n_0\,
      I3 => Dbg_Reg_En(6),
      I4 => Dbg_Reg_En(3),
      I5 => \Use_unisim.MB_SRL16CE_I1_i_3_n_0\,
      O => \^which_pc__0\
    );
\Use_unisim.MB_SRL16CE_I1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Dbg_Reg_En(1),
      I1 => Dbg_Reg_En(0),
      O => \Use_unisim.MB_SRL16CE_I1_i_2_n_0\
    );
\Use_unisim.MB_SRL16CE_I1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Dbg_Reg_En(4),
      I1 => Dbg_Reg_En(5),
      O => \Use_unisim.MB_SRL16CE_I1_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRLC16E_214 is
  port (
    SRL16_Sel_6 : out STD_LOGIC;
    SRL16_MC15_7 : out STD_LOGIC;
    \which_pc__0\ : in STD_LOGIC;
    SRL16_MC15_6 : in STD_LOGIC;
    Address : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Dbg_Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRLC16E_214 : entity is "MB_SRLC16E";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRLC16E_214;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRLC16E_214 is
  attribute box_type : string;
  attribute box_type of \Use_unisim.MB_SRL16CE_I1\ : label is "PRIMITIVE";
begin
\Use_unisim.MB_SRL16CE_I1\: unisim.vcomponents.SRLC16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Address(0),
      A1 => Address(1),
      A2 => Address(2),
      A3 => Address(3),
      CE => \which_pc__0\,
      CLK => Dbg_Clk,
      D => SRL16_MC15_6,
      Q => SRL16_Sel_6,
      Q15 => SRL16_MC15_7
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRLC16E_216 is
  port (
    SRL16_Sel_5 : out STD_LOGIC;
    SRL16_MC15_6 : out STD_LOGIC;
    \which_pc__0\ : in STD_LOGIC;
    SRL16_MC15_5 : in STD_LOGIC;
    Address : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Dbg_Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRLC16E_216 : entity is "MB_SRLC16E";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRLC16E_216;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRLC16E_216 is
  attribute box_type : string;
  attribute box_type of \Use_unisim.MB_SRL16CE_I1\ : label is "PRIMITIVE";
begin
\Use_unisim.MB_SRL16CE_I1\: unisim.vcomponents.SRLC16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Address(0),
      A1 => Address(1),
      A2 => Address(2),
      A3 => Address(3),
      CE => \which_pc__0\,
      CLK => Dbg_Clk,
      D => SRL16_MC15_5,
      Q => SRL16_Sel_5,
      Q15 => SRL16_MC15_6
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRLC16E_218 is
  port (
    SRL16_Sel_4 : out STD_LOGIC;
    SRL16_MC15_5 : out STD_LOGIC;
    \which_pc__0\ : in STD_LOGIC;
    SRL16_MC15_4 : in STD_LOGIC;
    Address : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Dbg_Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRLC16E_218 : entity is "MB_SRLC16E";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRLC16E_218;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRLC16E_218 is
  attribute box_type : string;
  attribute box_type of \Use_unisim.MB_SRL16CE_I1\ : label is "PRIMITIVE";
begin
\Use_unisim.MB_SRL16CE_I1\: unisim.vcomponents.SRLC16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Address(0),
      A1 => Address(1),
      A2 => Address(2),
      A3 => Address(3),
      CE => \which_pc__0\,
      CLK => Dbg_Clk,
      D => SRL16_MC15_4,
      Q => SRL16_Sel_4,
      Q15 => SRL16_MC15_5
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRLC16E_220 is
  port (
    SRL16_Sel_3 : out STD_LOGIC;
    SRL16_MC15_4 : out STD_LOGIC;
    \which_pc__0\ : in STD_LOGIC;
    SRL16_MC15_3 : in STD_LOGIC;
    Address : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Dbg_Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRLC16E_220 : entity is "MB_SRLC16E";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRLC16E_220;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRLC16E_220 is
  attribute box_type : string;
  attribute box_type of \Use_unisim.MB_SRL16CE_I1\ : label is "PRIMITIVE";
begin
\Use_unisim.MB_SRL16CE_I1\: unisim.vcomponents.SRLC16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Address(0),
      A1 => Address(1),
      A2 => Address(2),
      A3 => Address(3),
      CE => \which_pc__0\,
      CLK => Dbg_Clk,
      D => SRL16_MC15_3,
      Q => SRL16_Sel_3,
      Q15 => SRL16_MC15_4
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRLC16E_222 is
  port (
    SRL16_Sel_2 : out STD_LOGIC;
    SRL16_MC15_3 : out STD_LOGIC;
    \which_pc__0\ : in STD_LOGIC;
    SRL16_MC15_2 : in STD_LOGIC;
    Address : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Dbg_Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRLC16E_222 : entity is "MB_SRLC16E";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRLC16E_222;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRLC16E_222 is
  attribute box_type : string;
  attribute box_type of \Use_unisim.MB_SRL16CE_I1\ : label is "PRIMITIVE";
begin
\Use_unisim.MB_SRL16CE_I1\: unisim.vcomponents.SRLC16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Address(0),
      A1 => Address(1),
      A2 => Address(2),
      A3 => Address(3),
      CE => \which_pc__0\,
      CLK => Dbg_Clk,
      D => SRL16_MC15_2,
      Q => SRL16_Sel_2,
      Q15 => SRL16_MC15_3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRLC16E_224 is
  port (
    SRL16_Sel_1 : out STD_LOGIC;
    SRL16_MC15_2 : out STD_LOGIC;
    \which_pc__0\ : in STD_LOGIC;
    SRL16_MC15_1 : in STD_LOGIC;
    Address : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Dbg_Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRLC16E_224 : entity is "MB_SRLC16E";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRLC16E_224;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRLC16E_224 is
  attribute box_type : string;
  attribute box_type of \Use_unisim.MB_SRL16CE_I1\ : label is "PRIMITIVE";
begin
\Use_unisim.MB_SRL16CE_I1\: unisim.vcomponents.SRLC16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Address(0),
      A1 => Address(1),
      A2 => Address(2),
      A3 => Address(3),
      CE => \which_pc__0\,
      CLK => Dbg_Clk,
      D => SRL16_MC15_1,
      Q => SRL16_Sel_1,
      Q15 => SRL16_MC15_2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRLC16E_226 is
  port (
    SRL16_Sel_0 : out STD_LOGIC;
    SRL16_MC15_1 : out STD_LOGIC;
    \which_pc__0\ : in STD_LOGIC;
    Dbg_TDI : in STD_LOGIC;
    Address : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Dbg_Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRLC16E_226 : entity is "MB_SRLC16E";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRLC16E_226;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRLC16E_226 is
  attribute box_type : string;
  attribute box_type of \Use_unisim.MB_SRL16CE_I1\ : label is "PRIMITIVE";
begin
\Use_unisim.MB_SRL16CE_I1\: unisim.vcomponents.SRLC16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Address(0),
      A1 => Address(1),
      A2 => Address(2),
      A3 => Address(3),
      CE => \which_pc__0\,
      CLK => Dbg_Clk,
      D => Dbg_TDI,
      Q => SRL16_Sel_0,
      Q15 => SRL16_MC15_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Shift_Logic_Module_gti is
  port (
    \out\ : out STD_LOGIC;
    \Using_FPGA.Native\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    \EX_Op1_reg[24]\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Shift_Logic_Module_gti;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Shift_Logic_Module_gti is
  signal sign_0_15 : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sign_0_15 : signal is "true";
  signal sign_16_23 : STD_LOGIC;
  attribute RTL_KEEP of sign_16_23 : signal is "true";
begin
  \Using_FPGA.Native\ <= sign_0_15;
  \out\ <= sign_16_23;
  sign_0_15 <= \EX_Op1_reg[24]\;
  sign_16_23 <= in0;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_instr_mux is
  port (
    ib_data : out STD_LOGIC_VECTOR ( 0 to 31 );
    \Using_FPGA.Native\ : out STD_LOGIC;
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    \Using_FPGA.Native_1\ : out STD_LOGIC;
    \Using_FPGA.Native_2\ : out STD_LOGIC;
    \Using_FPGA.Native_3\ : out STD_LOGIC;
    \Using_FPGA.Native_4\ : out STD_LOGIC;
    \Using_FPGA.Native_5\ : out STD_LOGIC;
    \Using_FPGA.Native_6\ : out STD_LOGIC;
    \Using_FPGA.Native_7\ : out STD_LOGIC;
    \Using_FPGA.Native_8\ : out STD_LOGIC;
    \Using_FPGA.Native_9\ : out STD_LOGIC;
    \Using_FPGA.Native_10\ : out STD_LOGIC;
    \Using_FPGA.Native_11\ : out STD_LOGIC;
    \Using_FPGA.Native_12\ : out STD_LOGIC;
    \Using_FPGA.Native_13\ : out STD_LOGIC;
    \Using_FPGA.Native_14\ : out STD_LOGIC;
    \Using_FPGA.Native_15\ : out STD_LOGIC;
    \Using_FPGA.Native_16\ : out STD_LOGIC;
    \Using_FPGA.Native_17\ : out STD_LOGIC;
    LOCKSTEP_Master_Out : in STD_LOGIC_VECTOR ( 32 downto 0 );
    \Use_XX_Accesses.xx_data_reg[0]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DATA_OUTA : in STD_LOGIC_VECTOR ( 0 to 31 );
    \A__0\ : in STD_LOGIC;
    IReady : in STD_LOGIC;
    Instr : in STD_LOGIC_VECTOR ( 0 to 31 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_instr_mux;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_instr_mux is
  signal IB_data10_out : STD_LOGIC_VECTOR ( 31 downto 11 );
  signal IB_data11_out : STD_LOGIC_VECTOR ( 31 downto 11 );
  signal IB_data2 : STD_LOGIC_VECTOR ( 28 to 28 );
  signal \^using_fpga.native\ : STD_LOGIC;
  signal \^using_fpga.native_0\ : STD_LOGIC;
  signal \^using_fpga.native_1\ : STD_LOGIC;
  signal \^using_fpga.native_10\ : STD_LOGIC;
  signal \^using_fpga.native_11\ : STD_LOGIC;
  signal \^using_fpga.native_12\ : STD_LOGIC;
  signal \^using_fpga.native_13\ : STD_LOGIC;
  signal \^using_fpga.native_14\ : STD_LOGIC;
  signal \^using_fpga.native_15\ : STD_LOGIC;
  signal \^using_fpga.native_16\ : STD_LOGIC;
  signal \^using_fpga.native_17\ : STD_LOGIC;
  signal \^using_fpga.native_2\ : STD_LOGIC;
  signal \^using_fpga.native_3\ : STD_LOGIC;
  signal \^using_fpga.native_4\ : STD_LOGIC;
  signal \^using_fpga.native_5\ : STD_LOGIC;
  signal \^using_fpga.native_6\ : STD_LOGIC;
  signal \^using_fpga.native_7\ : STD_LOGIC;
  signal \^using_fpga.native_8\ : STD_LOGIC;
  signal \^using_fpga.native_9\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ibuffer_reg[3][0]_srl4_i_3\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \ibuffer_reg[3][1]_srl4_i_3\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \ibuffer_reg[3][33]_srl4_i_3\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \ibuffer_reg[3][34]_srl4_i_3\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \ibuffer_reg[3][35]_srl4_i_3\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \ibuffer_reg[3][36]_srl4_i_3\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \ibuffer_reg[3][37]_srl4_i_3\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \ibuffer_reg[3][38]_srl4_i_3\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \ibuffer_reg[3][39]_srl4_i_3\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \ibuffer_reg[3][3]_srl4_i_3\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \ibuffer_reg[3][40]_srl4_i_3\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \ibuffer_reg[3][41]_srl4_i_3\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \ibuffer_reg[3][42]_srl4_i_3\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \ibuffer_reg[3][42]_srl4_i_4\ : label is "soft_lutpair99";
begin
  \Using_FPGA.Native\ <= \^using_fpga.native\;
  \Using_FPGA.Native_0\ <= \^using_fpga.native_0\;
  \Using_FPGA.Native_1\ <= \^using_fpga.native_1\;
  \Using_FPGA.Native_10\ <= \^using_fpga.native_10\;
  \Using_FPGA.Native_11\ <= \^using_fpga.native_11\;
  \Using_FPGA.Native_12\ <= \^using_fpga.native_12\;
  \Using_FPGA.Native_13\ <= \^using_fpga.native_13\;
  \Using_FPGA.Native_14\ <= \^using_fpga.native_14\;
  \Using_FPGA.Native_15\ <= \^using_fpga.native_15\;
  \Using_FPGA.Native_16\ <= \^using_fpga.native_16\;
  \Using_FPGA.Native_17\ <= \^using_fpga.native_17\;
  \Using_FPGA.Native_2\ <= \^using_fpga.native_2\;
  \Using_FPGA.Native_3\ <= \^using_fpga.native_3\;
  \Using_FPGA.Native_4\ <= \^using_fpga.native_4\;
  \Using_FPGA.Native_5\ <= \^using_fpga.native_5\;
  \Using_FPGA.Native_6\ <= \^using_fpga.native_6\;
  \Using_FPGA.Native_7\ <= \^using_fpga.native_7\;
  \Using_FPGA.Native_8\ <= \^using_fpga.native_8\;
  \Using_FPGA.Native_9\ <= \^using_fpga.native_9\;
\Using_FPGA.Native_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFAC000000AC"
    )
        port map (
      I0 => \Use_XX_Accesses.xx_data_reg[0]\(0),
      I1 => DATA_OUTA(31),
      I2 => \A__0\,
      I3 => IReady,
      I4 => LOCKSTEP_Master_Out(32),
      I5 => Instr(31),
      O => \^using_fpga.native\
    );
\Using_FPGA.Native_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFAC000000AC"
    )
        port map (
      I0 => \Use_XX_Accesses.xx_data_reg[0]\(1),
      I1 => DATA_OUTA(30),
      I2 => \A__0\,
      I3 => IReady,
      I4 => LOCKSTEP_Master_Out(32),
      I5 => Instr(30),
      O => \^using_fpga.native_0\
    );
\Using_FPGA.Native_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFAC000000AC"
    )
        port map (
      I0 => \Use_XX_Accesses.xx_data_reg[0]\(2),
      I1 => DATA_OUTA(29),
      I2 => \A__0\,
      I3 => IReady,
      I4 => LOCKSTEP_Master_Out(32),
      I5 => Instr(29),
      O => \^using_fpga.native_1\
    );
\Using_FPGA.Native_i_3__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFAC000000AC"
    )
        port map (
      I0 => \Use_XX_Accesses.xx_data_reg[0]\(21),
      I1 => DATA_OUTA(10),
      I2 => \A__0\,
      I3 => IReady,
      I4 => LOCKSTEP_Master_Out(32),
      I5 => Instr(10),
      O => \^using_fpga.native_10\
    );
\Using_FPGA.Native_i_3__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFAC000000AC"
    )
        port map (
      I0 => \Use_XX_Accesses.xx_data_reg[0]\(22),
      I1 => DATA_OUTA(9),
      I2 => \A__0\,
      I3 => IReady,
      I4 => LOCKSTEP_Master_Out(32),
      I5 => Instr(9),
      O => \^using_fpga.native_11\
    );
\Using_FPGA.Native_i_3__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFAC000000AC"
    )
        port map (
      I0 => \Use_XX_Accesses.xx_data_reg[0]\(23),
      I1 => DATA_OUTA(8),
      I2 => \A__0\,
      I3 => IReady,
      I4 => LOCKSTEP_Master_Out(32),
      I5 => Instr(8),
      O => \^using_fpga.native_12\
    );
\Using_FPGA.Native_i_3__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFAC000000AC"
    )
        port map (
      I0 => \Use_XX_Accesses.xx_data_reg[0]\(24),
      I1 => DATA_OUTA(7),
      I2 => \A__0\,
      I3 => IReady,
      I4 => LOCKSTEP_Master_Out(32),
      I5 => Instr(7),
      O => \^using_fpga.native_13\
    );
\Using_FPGA.Native_i_3__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFAC000000AC"
    )
        port map (
      I0 => \Use_XX_Accesses.xx_data_reg[0]\(25),
      I1 => DATA_OUTA(6),
      I2 => \A__0\,
      I3 => IReady,
      I4 => LOCKSTEP_Master_Out(32),
      I5 => Instr(6),
      O => \^using_fpga.native_14\
    );
\Using_FPGA.Native_i_3__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFAC000000AC"
    )
        port map (
      I0 => \Use_XX_Accesses.xx_data_reg[0]\(26),
      I1 => DATA_OUTA(5),
      I2 => \A__0\,
      I3 => IReady,
      I4 => LOCKSTEP_Master_Out(32),
      I5 => Instr(5),
      O => \^using_fpga.native_15\
    );
\Using_FPGA.Native_i_3__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFAC000000AC"
    )
        port map (
      I0 => \Use_XX_Accesses.xx_data_reg[0]\(27),
      I1 => DATA_OUTA(4),
      I2 => \A__0\,
      I3 => IReady,
      I4 => LOCKSTEP_Master_Out(32),
      I5 => Instr(4),
      O => \^using_fpga.native_16\
    );
\Using_FPGA.Native_i_3__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFAC000000AC"
    )
        port map (
      I0 => \Use_XX_Accesses.xx_data_reg[0]\(29),
      I1 => DATA_OUTA(2),
      I2 => \A__0\,
      I3 => IReady,
      I4 => LOCKSTEP_Master_Out(32),
      I5 => Instr(2),
      O => \^using_fpga.native_17\
    );
\Using_FPGA.Native_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFAC000000AC"
    )
        port map (
      I0 => \Use_XX_Accesses.xx_data_reg[0]\(3),
      I1 => DATA_OUTA(28),
      I2 => \A__0\,
      I3 => IReady,
      I4 => LOCKSTEP_Master_Out(32),
      I5 => Instr(28),
      O => \^using_fpga.native_2\
    );
\Using_FPGA.Native_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFAC000000AC"
    )
        port map (
      I0 => \Use_XX_Accesses.xx_data_reg[0]\(4),
      I1 => DATA_OUTA(27),
      I2 => \A__0\,
      I3 => IReady,
      I4 => LOCKSTEP_Master_Out(32),
      I5 => Instr(27),
      O => \^using_fpga.native_3\
    );
\Using_FPGA.Native_i_3__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFAC000000AC"
    )
        port map (
      I0 => \Use_XX_Accesses.xx_data_reg[0]\(5),
      I1 => DATA_OUTA(26),
      I2 => \A__0\,
      I3 => IReady,
      I4 => LOCKSTEP_Master_Out(32),
      I5 => Instr(26),
      O => \^using_fpga.native_4\
    );
\Using_FPGA.Native_i_3__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFAC000000AC"
    )
        port map (
      I0 => \Use_XX_Accesses.xx_data_reg[0]\(6),
      I1 => DATA_OUTA(25),
      I2 => \A__0\,
      I3 => IReady,
      I4 => LOCKSTEP_Master_Out(32),
      I5 => Instr(25),
      O => \^using_fpga.native_5\
    );
\Using_FPGA.Native_i_3__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFAC000000AC"
    )
        port map (
      I0 => \Use_XX_Accesses.xx_data_reg[0]\(7),
      I1 => DATA_OUTA(24),
      I2 => \A__0\,
      I3 => IReady,
      I4 => LOCKSTEP_Master_Out(32),
      I5 => Instr(24),
      O => \^using_fpga.native_6\
    );
\Using_FPGA.Native_i_3__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFAC000000AC"
    )
        port map (
      I0 => \Use_XX_Accesses.xx_data_reg[0]\(8),
      I1 => DATA_OUTA(23),
      I2 => \A__0\,
      I3 => IReady,
      I4 => LOCKSTEP_Master_Out(32),
      I5 => Instr(23),
      O => \^using_fpga.native_7\
    );
\Using_FPGA.Native_i_3__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFAC000000AC"
    )
        port map (
      I0 => \Use_XX_Accesses.xx_data_reg[0]\(9),
      I1 => DATA_OUTA(22),
      I2 => \A__0\,
      I3 => IReady,
      I4 => LOCKSTEP_Master_Out(32),
      I5 => Instr(22),
      O => \^using_fpga.native_8\
    );
\Using_FPGA.Native_i_3__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFAC000000AC"
    )
        port map (
      I0 => \Use_XX_Accesses.xx_data_reg[0]\(10),
      I1 => DATA_OUTA(21),
      I2 => \A__0\,
      I3 => IReady,
      I4 => LOCKSTEP_Master_Out(32),
      I5 => Instr(21),
      O => \^using_fpga.native_9\
    );
\ibuffer_reg[3][0]_srl4_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEEFFFEEFEE"
    )
        port map (
      I0 => IB_data11_out(31),
      I1 => IB_data10_out(31),
      I2 => \A__0\,
      I3 => DATA_OUTA(0),
      I4 => \Use_XX_Accesses.xx_data_reg[0]\(31),
      I5 => IB_data2(28),
      O => ib_data(0)
    );
\ibuffer_reg[3][0]_srl4_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => LOCKSTEP_Master_Out(31),
      I1 => LOCKSTEP_Master_Out(32),
      O => IB_data11_out(31)
    );
\ibuffer_reg[3][0]_srl4_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => Instr(0),
      I1 => LOCKSTEP_Master_Out(32),
      I2 => IReady,
      O => IB_data10_out(31)
    );
\ibuffer_reg[3][10]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => LOCKSTEP_Master_Out(32),
      I1 => LOCKSTEP_Master_Out(21),
      I2 => \^using_fpga.native_10\,
      O => ib_data(10)
    );
\ibuffer_reg[3][1]_srl4_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEEFFFEEFEE"
    )
        port map (
      I0 => IB_data11_out(30),
      I1 => IB_data10_out(30),
      I2 => \A__0\,
      I3 => DATA_OUTA(1),
      I4 => \Use_XX_Accesses.xx_data_reg[0]\(30),
      I5 => IB_data2(28),
      O => ib_data(1)
    );
\ibuffer_reg[3][1]_srl4_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => LOCKSTEP_Master_Out(30),
      I1 => LOCKSTEP_Master_Out(32),
      O => IB_data11_out(30)
    );
\ibuffer_reg[3][1]_srl4_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => Instr(1),
      I1 => LOCKSTEP_Master_Out(32),
      I2 => IReady,
      O => IB_data10_out(30)
    );
\ibuffer_reg[3][21]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => LOCKSTEP_Master_Out(32),
      I1 => LOCKSTEP_Master_Out(10),
      I2 => \^using_fpga.native_9\,
      O => ib_data(21)
    );
\ibuffer_reg[3][22]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => LOCKSTEP_Master_Out(32),
      I1 => LOCKSTEP_Master_Out(9),
      I2 => \^using_fpga.native_8\,
      O => ib_data(22)
    );
\ibuffer_reg[3][23]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => LOCKSTEP_Master_Out(32),
      I1 => LOCKSTEP_Master_Out(8),
      I2 => \^using_fpga.native_7\,
      O => ib_data(23)
    );
\ibuffer_reg[3][24]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => LOCKSTEP_Master_Out(32),
      I1 => LOCKSTEP_Master_Out(7),
      I2 => \^using_fpga.native_6\,
      O => ib_data(24)
    );
\ibuffer_reg[3][25]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => LOCKSTEP_Master_Out(32),
      I1 => LOCKSTEP_Master_Out(6),
      I2 => \^using_fpga.native_5\,
      O => ib_data(25)
    );
\ibuffer_reg[3][26]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => LOCKSTEP_Master_Out(32),
      I1 => LOCKSTEP_Master_Out(5),
      I2 => \^using_fpga.native_4\,
      O => ib_data(26)
    );
\ibuffer_reg[3][27]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => LOCKSTEP_Master_Out(32),
      I1 => LOCKSTEP_Master_Out(4),
      I2 => \^using_fpga.native_3\,
      O => ib_data(27)
    );
\ibuffer_reg[3][28]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => LOCKSTEP_Master_Out(32),
      I1 => LOCKSTEP_Master_Out(3),
      I2 => \^using_fpga.native_2\,
      O => ib_data(28)
    );
\ibuffer_reg[3][29]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => LOCKSTEP_Master_Out(32),
      I1 => LOCKSTEP_Master_Out(2),
      I2 => \^using_fpga.native_1\,
      O => ib_data(29)
    );
\ibuffer_reg[3][2]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => LOCKSTEP_Master_Out(32),
      I1 => LOCKSTEP_Master_Out(29),
      I2 => \^using_fpga.native_17\,
      O => ib_data(2)
    );
\ibuffer_reg[3][30]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => LOCKSTEP_Master_Out(32),
      I1 => LOCKSTEP_Master_Out(1),
      I2 => \^using_fpga.native_0\,
      O => ib_data(30)
    );
\ibuffer_reg[3][31]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => LOCKSTEP_Master_Out(32),
      I1 => LOCKSTEP_Master_Out(0),
      I2 => \^using_fpga.native\,
      O => ib_data(31)
    );
\ibuffer_reg[3][33]_srl4_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEEFFFEEFEE"
    )
        port map (
      I0 => IB_data11_out(20),
      I1 => IB_data10_out(20),
      I2 => \A__0\,
      I3 => DATA_OUTA(11),
      I4 => \Use_XX_Accesses.xx_data_reg[0]\(20),
      I5 => IB_data2(28),
      O => ib_data(11)
    );
\ibuffer_reg[3][33]_srl4_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => LOCKSTEP_Master_Out(20),
      I1 => LOCKSTEP_Master_Out(32),
      O => IB_data11_out(20)
    );
\ibuffer_reg[3][33]_srl4_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => Instr(11),
      I1 => LOCKSTEP_Master_Out(32),
      I2 => IReady,
      O => IB_data10_out(20)
    );
\ibuffer_reg[3][34]_srl4_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEEFFFEEFEE"
    )
        port map (
      I0 => IB_data11_out(19),
      I1 => IB_data10_out(19),
      I2 => \A__0\,
      I3 => DATA_OUTA(12),
      I4 => \Use_XX_Accesses.xx_data_reg[0]\(19),
      I5 => IB_data2(28),
      O => ib_data(12)
    );
\ibuffer_reg[3][34]_srl4_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => LOCKSTEP_Master_Out(19),
      I1 => LOCKSTEP_Master_Out(32),
      O => IB_data11_out(19)
    );
\ibuffer_reg[3][34]_srl4_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => Instr(12),
      I1 => LOCKSTEP_Master_Out(32),
      I2 => IReady,
      O => IB_data10_out(19)
    );
\ibuffer_reg[3][35]_srl4_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEEFFFEEFEE"
    )
        port map (
      I0 => IB_data11_out(18),
      I1 => IB_data10_out(18),
      I2 => \A__0\,
      I3 => DATA_OUTA(13),
      I4 => \Use_XX_Accesses.xx_data_reg[0]\(18),
      I5 => IB_data2(28),
      O => ib_data(13)
    );
\ibuffer_reg[3][35]_srl4_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => LOCKSTEP_Master_Out(18),
      I1 => LOCKSTEP_Master_Out(32),
      O => IB_data11_out(18)
    );
\ibuffer_reg[3][35]_srl4_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => Instr(13),
      I1 => LOCKSTEP_Master_Out(32),
      I2 => IReady,
      O => IB_data10_out(18)
    );
\ibuffer_reg[3][36]_srl4_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEEFFFEEFEE"
    )
        port map (
      I0 => IB_data11_out(17),
      I1 => IB_data10_out(17),
      I2 => \A__0\,
      I3 => DATA_OUTA(14),
      I4 => \Use_XX_Accesses.xx_data_reg[0]\(17),
      I5 => IB_data2(28),
      O => ib_data(14)
    );
\ibuffer_reg[3][36]_srl4_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => LOCKSTEP_Master_Out(17),
      I1 => LOCKSTEP_Master_Out(32),
      O => IB_data11_out(17)
    );
\ibuffer_reg[3][36]_srl4_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => Instr(14),
      I1 => LOCKSTEP_Master_Out(32),
      I2 => IReady,
      O => IB_data10_out(17)
    );
\ibuffer_reg[3][37]_srl4_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEEFFFEEFEE"
    )
        port map (
      I0 => IB_data11_out(16),
      I1 => IB_data10_out(16),
      I2 => \A__0\,
      I3 => DATA_OUTA(15),
      I4 => \Use_XX_Accesses.xx_data_reg[0]\(16),
      I5 => IB_data2(28),
      O => ib_data(15)
    );
\ibuffer_reg[3][37]_srl4_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => LOCKSTEP_Master_Out(16),
      I1 => LOCKSTEP_Master_Out(32),
      O => IB_data11_out(16)
    );
\ibuffer_reg[3][37]_srl4_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => Instr(15),
      I1 => LOCKSTEP_Master_Out(32),
      I2 => IReady,
      O => IB_data10_out(16)
    );
\ibuffer_reg[3][38]_srl4_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEEFFFEEFEE"
    )
        port map (
      I0 => IB_data11_out(15),
      I1 => IB_data10_out(15),
      I2 => \A__0\,
      I3 => DATA_OUTA(16),
      I4 => \Use_XX_Accesses.xx_data_reg[0]\(15),
      I5 => IB_data2(28),
      O => ib_data(16)
    );
\ibuffer_reg[3][38]_srl4_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => LOCKSTEP_Master_Out(15),
      I1 => LOCKSTEP_Master_Out(32),
      O => IB_data11_out(15)
    );
\ibuffer_reg[3][38]_srl4_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => Instr(16),
      I1 => LOCKSTEP_Master_Out(32),
      I2 => IReady,
      O => IB_data10_out(15)
    );
\ibuffer_reg[3][39]_srl4_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEEFFFEEFEE"
    )
        port map (
      I0 => IB_data11_out(14),
      I1 => IB_data10_out(14),
      I2 => \A__0\,
      I3 => DATA_OUTA(17),
      I4 => \Use_XX_Accesses.xx_data_reg[0]\(14),
      I5 => IB_data2(28),
      O => ib_data(17)
    );
\ibuffer_reg[3][39]_srl4_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => LOCKSTEP_Master_Out(14),
      I1 => LOCKSTEP_Master_Out(32),
      O => IB_data11_out(14)
    );
\ibuffer_reg[3][39]_srl4_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => Instr(17),
      I1 => LOCKSTEP_Master_Out(32),
      I2 => IReady,
      O => IB_data10_out(14)
    );
\ibuffer_reg[3][3]_srl4_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEEFFFEEFEE"
    )
        port map (
      I0 => IB_data11_out(28),
      I1 => IB_data10_out(28),
      I2 => \A__0\,
      I3 => DATA_OUTA(3),
      I4 => \Use_XX_Accesses.xx_data_reg[0]\(28),
      I5 => IB_data2(28),
      O => ib_data(3)
    );
\ibuffer_reg[3][3]_srl4_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => LOCKSTEP_Master_Out(28),
      I1 => LOCKSTEP_Master_Out(32),
      O => IB_data11_out(28)
    );
\ibuffer_reg[3][3]_srl4_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => Instr(3),
      I1 => LOCKSTEP_Master_Out(32),
      I2 => IReady,
      O => IB_data10_out(28)
    );
\ibuffer_reg[3][40]_srl4_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEEFFFEEFEE"
    )
        port map (
      I0 => IB_data11_out(13),
      I1 => IB_data10_out(13),
      I2 => \A__0\,
      I3 => DATA_OUTA(18),
      I4 => \Use_XX_Accesses.xx_data_reg[0]\(13),
      I5 => IB_data2(28),
      O => ib_data(18)
    );
\ibuffer_reg[3][40]_srl4_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => LOCKSTEP_Master_Out(13),
      I1 => LOCKSTEP_Master_Out(32),
      O => IB_data11_out(13)
    );
\ibuffer_reg[3][40]_srl4_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => Instr(18),
      I1 => LOCKSTEP_Master_Out(32),
      I2 => IReady,
      O => IB_data10_out(13)
    );
\ibuffer_reg[3][41]_srl4_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEEFFFEEFEE"
    )
        port map (
      I0 => IB_data11_out(12),
      I1 => IB_data10_out(12),
      I2 => \A__0\,
      I3 => DATA_OUTA(19),
      I4 => \Use_XX_Accesses.xx_data_reg[0]\(12),
      I5 => IB_data2(28),
      O => ib_data(19)
    );
\ibuffer_reg[3][41]_srl4_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => LOCKSTEP_Master_Out(12),
      I1 => LOCKSTEP_Master_Out(32),
      O => IB_data11_out(12)
    );
\ibuffer_reg[3][41]_srl4_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => Instr(19),
      I1 => LOCKSTEP_Master_Out(32),
      I2 => IReady,
      O => IB_data10_out(12)
    );
\ibuffer_reg[3][42]_srl4_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEEFFFEEFEE"
    )
        port map (
      I0 => IB_data11_out(11),
      I1 => IB_data10_out(11),
      I2 => \A__0\,
      I3 => DATA_OUTA(20),
      I4 => \Use_XX_Accesses.xx_data_reg[0]\(11),
      I5 => IB_data2(28),
      O => ib_data(20)
    );
\ibuffer_reg[3][42]_srl4_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => LOCKSTEP_Master_Out(11),
      I1 => LOCKSTEP_Master_Out(32),
      O => IB_data11_out(11)
    );
\ibuffer_reg[3][42]_srl4_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => Instr(20),
      I1 => LOCKSTEP_Master_Out(32),
      I2 => IReady,
      O => IB_data10_out(11)
    );
\ibuffer_reg[3][42]_srl4_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => LOCKSTEP_Master_Out(32),
      I1 => IReady,
      O => IB_data2(28)
    );
\ibuffer_reg[3][4]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => LOCKSTEP_Master_Out(32),
      I1 => LOCKSTEP_Master_Out(27),
      I2 => \^using_fpga.native_16\,
      O => ib_data(4)
    );
\ibuffer_reg[3][5]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => LOCKSTEP_Master_Out(32),
      I1 => LOCKSTEP_Master_Out(26),
      I2 => \^using_fpga.native_15\,
      O => ib_data(5)
    );
\ibuffer_reg[3][6]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => LOCKSTEP_Master_Out(32),
      I1 => LOCKSTEP_Master_Out(25),
      I2 => \^using_fpga.native_14\,
      O => ib_data(6)
    );
\ibuffer_reg[3][7]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => LOCKSTEP_Master_Out(32),
      I1 => LOCKSTEP_Master_Out(24),
      I2 => \^using_fpga.native_13\,
      O => ib_data(7)
    );
\ibuffer_reg[3][8]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => LOCKSTEP_Master_Out(32),
      I1 => LOCKSTEP_Master_Out(23),
      I2 => \^using_fpga.native_12\,
      O => ib_data(8)
    );
\ibuffer_reg[3][9]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => LOCKSTEP_Master_Out(32),
      I1 => LOCKSTEP_Master_Out(22),
      I2 => \^using_fpga.native_11\,
      O => ib_data(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \reset_temp__0\ : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit is
  signal sync : STD_LOGIC_VECTOR ( 1 to 2 );
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Synchronize.use_sync_reset.sync_reg[1]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Synchronize.use_sync_reset.sync_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \Synchronize.use_sync_reset.sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \Synchronize.use_sync_reset.sync_reg[2]\ : label is "yes";
begin
  \out\(0) <= sync(2);
\Synchronize.use_sync_reset.sync_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \reset_temp__0\,
      Q => sync(1),
      R => '0'
    );
\Synchronize.use_sync_reset.sync_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_0 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    Wakeup : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_0 : entity is "mb_sync_bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_0 is
  signal sync : STD_LOGIC_VECTOR ( 1 to 2 );
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Synchronize.use_sync_reset.sync_reg[1]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Synchronize.use_sync_reset.sync_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \Synchronize.use_sync_reset.sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \Synchronize.use_sync_reset.sync_reg[2]\ : label is "yes";
begin
  \out\(0) <= sync(2);
\Synchronize.use_sync_reset.sync_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => Wakeup(0),
      Q => sync(1),
      R => SR(0)
    );
\Synchronize.use_sync_reset.sync_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_1 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    Wakeup : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_1 : entity is "mb_sync_bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_1 is
  signal sync : STD_LOGIC_VECTOR ( 1 to 2 );
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Synchronize.use_sync_reset.sync_reg[1]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Synchronize.use_sync_reset.sync_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \Synchronize.use_sync_reset.sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \Synchronize.use_sync_reset.sync_reg[2]\ : label is "yes";
begin
  \out\(0) <= sync(2);
\Synchronize.use_sync_reset.sync_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => Wakeup(0),
      Q => sync(1),
      R => SR(0)
    );
\Synchronize.use_sync_reset.sync_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_228 is
  port (
    sample_synced : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_93_out : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_228 : entity is "mb_sync_bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_228;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_228 is
  signal sync : STD_LOGIC_VECTOR ( 1 to 2 );
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Synchronize.use_sync_reset.sync_reg[1]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Synchronize.use_sync_reset.sync_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \Synchronize.use_sync_reset.sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \Synchronize.use_sync_reset.sync_reg[2]\ : label is "yes";
begin
  sample_synced(0) <= sync(2);
\Serial_Dbg_Intf.normal_stop_cmd_i_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sync(2),
      I1 => Q(0),
      O => p_93_out
    );
\Synchronize.use_sync_reset.sync_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => D(0),
      Q => sync(1),
      R => sync_reset
    );
\Synchronize.use_sync_reset.sync_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_229 is
  port (
    sample_synced : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_90_out : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    \Serial_Dbg_Intf.force_stop_TClk_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_229 : entity is "mb_sync_bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_229;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_229 is
  signal sync : STD_LOGIC_VECTOR ( 1 to 2 );
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Synchronize.use_sync_reset.sync_reg[1]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Synchronize.use_sync_reset.sync_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \Synchronize.use_sync_reset.sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \Synchronize.use_sync_reset.sync_reg[2]\ : label is "yes";
begin
  sample_synced(0) <= sync(2);
\Serial_Dbg_Intf.force_stop_cmd_i_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sync(2),
      I1 => Q(0),
      O => p_90_out
    );
\Synchronize.use_sync_reset.sync_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \Serial_Dbg_Intf.force_stop_TClk_reg\(0),
      Q => sync(1),
      R => sync_reset
    );
\Synchronize.use_sync_reset.sync_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_230 is
  port (
    sample_synced : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_87_out : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    \Serial_Dbg_Intf.single_Step_TClk_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_230 : entity is "mb_sync_bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_230;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_230 is
  signal sync : STD_LOGIC_VECTOR ( 1 to 2 );
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Synchronize.use_sync_reset.sync_reg[1]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Synchronize.use_sync_reset.sync_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \Synchronize.use_sync_reset.sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \Synchronize.use_sync_reset.sync_reg[2]\ : label is "yes";
begin
  sample_synced(0) <= sync(2);
\Serial_Dbg_Intf.start_single_cmd_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sync(2),
      I1 => Q(0),
      O => p_87_out
    );
\Synchronize.use_sync_reset.sync_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \Serial_Dbg_Intf.single_Step_TClk_reg\(0),
      Q => sync(1),
      R => sync_reset
    );
\Synchronize.use_sync_reset.sync_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_231 is
  port (
    sample_synced : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_85_out : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    \Serial_Dbg_Intf.command_reg_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_231 : entity is "mb_sync_bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_231;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_231 is
  signal sync : STD_LOGIC_VECTOR ( 1 to 2 );
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Synchronize.use_sync_reset.sync_reg[1]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Synchronize.use_sync_reset.sync_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \Synchronize.use_sync_reset.sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \Synchronize.use_sync_reset.sync_reg[2]\ : label is "yes";
begin
  sample_synced(0) <= sync(2);
\Serial_Dbg_Intf.read_register_MSR_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sync(2),
      I1 => Q(0),
      O => p_85_out
    );
\Synchronize.use_sync_reset.sync_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \Serial_Dbg_Intf.command_reg_reg[0]\(0),
      Q => sync(1),
      R => sync_reset
    );
\Synchronize.use_sync_reset.sync_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_232 is
  port (
    sample_synced : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_82_out : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    \Serial_Dbg_Intf.command_reg_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_232 : entity is "mb_sync_bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_232;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_232 is
  signal sync : STD_LOGIC_VECTOR ( 1 to 2 );
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Synchronize.use_sync_reset.sync_reg[1]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Synchronize.use_sync_reset.sync_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \Synchronize.use_sync_reset.sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \Synchronize.use_sync_reset.sync_reg[2]\ : label is "yes";
begin
  sample_synced(0) <= sync(2);
\Serial_Dbg_Intf.read_register_PC_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sync(2),
      I1 => Q(0),
      O => p_82_out
    );
\Synchronize.use_sync_reset.sync_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \Serial_Dbg_Intf.command_reg_reg[1]\(0),
      Q => sync(1),
      R => sync_reset
    );
\Synchronize.use_sync_reset.sync_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_233 is
  port (
    sample_synced : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Serial_Dbg_Intf.trig_in_1_reg\ : out STD_LOGIC;
    p_11_out : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    \Synchronize.use_sync_reset.sync_reg[2]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Dbg_Trig_In : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Serial_Dbg_Intf.continue_from_brk_TClk_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_233 : entity is "mb_sync_bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_233;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_233 is
  signal \Serial_Dbg_Intf.trig_in_1_i_2_n_0\ : STD_LOGIC;
  signal sync : STD_LOGIC_VECTOR ( 1 to 2 );
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Synchronize.use_sync_reset.sync_reg[1]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Synchronize.use_sync_reset.sync_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \Synchronize.use_sync_reset.sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \Synchronize.use_sync_reset.sync_reg[2]\ : label is "yes";
begin
  sample_synced(0) <= sync(2);
\Serial_Dbg_Intf.continue_from_brk_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => Q(2),
      I1 => sync(2),
      I2 => Q(1),
      I3 => \Synchronize.use_sync_reset.sync_reg[2]_0\(1),
      O => p_11_out
    );
\Serial_Dbg_Intf.trig_in_1_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2202"
    )
        port map (
      I0 => \Serial_Dbg_Intf.trig_in_1_i_2_n_0\,
      I1 => sync_reset,
      I2 => \Synchronize.use_sync_reset.sync_reg[2]_0\(0),
      I3 => Q(0),
      O => \Serial_Dbg_Intf.trig_in_1_reg\
    );
\Serial_Dbg_Intf.trig_in_1_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF22F2"
    )
        port map (
      I0 => sync(2),
      I1 => Q(2),
      I2 => \Synchronize.use_sync_reset.sync_reg[2]_0\(2),
      I3 => Q(3),
      I4 => Dbg_Trig_In(0),
      O => \Serial_Dbg_Intf.trig_in_1_i_2_n_0\
    );
\Synchronize.use_sync_reset.sync_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \Serial_Dbg_Intf.continue_from_brk_TClk_reg\(0),
      Q => sync(1),
      R => sync_reset
    );
\Synchronize.use_sync_reset.sync_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_234 is
  port (
    sample_synced : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_75_out : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    \Serial_Dbg_Intf.New_Dbg_Instr2_TCK_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_234 : entity is "mb_sync_bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_234;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_234 is
  signal sync : STD_LOGIC_VECTOR ( 1 to 2 );
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Synchronize.use_sync_reset.sync_reg[1]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Synchronize.use_sync_reset.sync_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \Synchronize.use_sync_reset.sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \Synchronize.use_sync_reset.sync_reg[2]\ : label is "yes";
begin
  sample_synced(0) <= sync(2);
\Serial_Dbg_Intf.if_debug_ready_i_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sync(2),
      I1 => Q(0),
      O => p_75_out
    );
\Synchronize.use_sync_reset.sync_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \Serial_Dbg_Intf.New_Dbg_Instr2_TCK_reg\(0),
      Q => sync(1),
      R => sync_reset
    );
\Synchronize.use_sync_reset.sync_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_235 is
  port (
    sample_synced : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Serial_Dbg_Intf.trig_ack_out_1_reg\ : out STD_LOGIC;
    Dbg_Trig_Ack_Out : in STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    Dbg_Trig_Out : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_235 : entity is "mb_sync_bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_235;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_235 is
  signal sync : STD_LOGIC_VECTOR ( 1 to 2 );
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Synchronize.use_sync_reset.sync_reg[1]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Synchronize.use_sync_reset.sync_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \Synchronize.use_sync_reset.sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \Synchronize.use_sync_reset.sync_reg[2]\ : label is "yes";
begin
  sample_synced(0) <= sync(2);
\Serial_Dbg_Intf.trig_ack_out_1_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2302"
    )
        port map (
      I0 => Dbg_Trig_Ack_Out(0),
      I1 => sync_reset,
      I2 => Q(0),
      I3 => sync(2),
      O => \Serial_Dbg_Intf.trig_ack_out_1_reg\
    );
\Synchronize.use_sync_reset.sync_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => Dbg_Trig_Out(0),
      Q => sync(1),
      R => sync_reset
    );
\Synchronize.use_sync_reset.sync_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_236 is
  port (
    sample_synced : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    Dbg_Trig_Ack_In : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_236 : entity is "mb_sync_bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_236;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_236 is
  signal sync : STD_LOGIC_VECTOR ( 1 to 2 );
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Synchronize.use_sync_reset.sync_reg[1]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Synchronize.use_sync_reset.sync_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \Synchronize.use_sync_reset.sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \Synchronize.use_sync_reset.sync_reg[2]\ : label is "yes";
begin
  sample_synced(0) <= sync(2);
\Synchronize.use_sync_reset.sync_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => Dbg_Trig_Ack_In(0),
      Q => sync(1),
      R => sync_reset
    );
\Synchronize.use_sync_reset.sync_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_237 is
  port (
    sample_synced : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    \Serial_Dbg_Intf.control_reg_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_237 : entity is "mb_sync_bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_237;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_237 is
  signal sync : STD_LOGIC_VECTOR ( 1 to 2 );
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Synchronize.use_sync_reset.sync_reg[1]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Synchronize.use_sync_reset.sync_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \Synchronize.use_sync_reset.sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \Synchronize.use_sync_reset.sync_reg[2]\ : label is "yes";
begin
  sample_synced(0) <= sync(2);
\Synchronize.use_sync_reset.sync_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \Serial_Dbg_Intf.control_reg_reg[3]\(0),
      Q => sync(1),
      R => sync_reset
    );
\Synchronize.use_sync_reset.sync_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit__parameterized1\ is
  port (
    external_interrupt : out STD_LOGIC;
    Interrupt : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit__parameterized1\ : entity is "mb_sync_bit";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit__parameterized1\ is
begin
\Single_Synchronize.use_sync_reset.sync_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => Interrupt,
      Q => external_interrupt,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit__parameterized1_205\ is
  port (
    dbg_continue_i_reg : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    LOCKSTEP_Master_Out : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Clk : in STD_LOGIC;
    \Performance_Debug_Control.dbg_stop_i_reg\ : in STD_LOGIC;
    \Serial_Dbg_Intf.normal_stop_cmd_i_reg\ : in STD_LOGIC;
    \Serial_Dbg_Intf.if_debug_ready_i_reg\ : in STD_LOGIC;
    of_pause : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit__parameterized1_205\ : entity is "mb_sync_bit";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit__parameterized1_205\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit__parameterized1_205\ is
  signal dbg_wakeup_synced : STD_LOGIC;
begin
\Single_Synchronize.use_sync_reset.sync_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => LOCKSTEP_Master_Out(1),
      Q => dbg_wakeup_synced,
      R => sync_reset
    );
dbg_continue_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FFFE0000"
    )
        port map (
      I0 => \Performance_Debug_Control.dbg_stop_i_reg\,
      I1 => dbg_wakeup_synced,
      I2 => \Serial_Dbg_Intf.normal_stop_cmd_i_reg\,
      I3 => \Serial_Dbg_Intf.if_debug_ready_i_reg\,
      I4 => of_pause,
      I5 => LOCKSTEP_Master_Out(0),
      O => dbg_continue_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit__parameterized1_210\ is
  port (
    trig_ack_in_0_synced : out STD_LOGIC;
    trig_in_0_reg : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    Dbg_Trig_Ack_In : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    Dbg_Trig_In : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    mb_halted_1 : in STD_LOGIC;
    trig_ack_in_0_synced_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit__parameterized1_210\ : entity is "mb_sync_bit";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit__parameterized1_210\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit__parameterized1_210\ is
  signal \^trig_ack_in_0_synced\ : STD_LOGIC;
begin
  trig_ack_in_0_synced <= \^trig_ack_in_0_synced\;
\Single_Synchronize.use_sync_reset.sync_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => Dbg_Trig_Ack_In(0),
      Q => \^trig_ack_in_0_synced\,
      R => sync_reset
    );
trig_in_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AE00AE000000AE"
    )
        port map (
      I0 => Dbg_Trig_In(0),
      I1 => D(0),
      I2 => mb_halted_1,
      I3 => sync_reset,
      I4 => \^trig_ack_in_0_synced\,
      I5 => trig_ack_in_0_synced_1,
      O => trig_in_0_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit__parameterized1_211\ is
  port (
    trig_out_0_synced : out STD_LOGIC;
    \Performance_Debug_Control.trig_ack_out_0_reg\ : out STD_LOGIC;
    \Performance_Debug_Control.dbg_stop_i_reg\ : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    Dbg_Trig_Out : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    Dbg_Trig_Ack_Out : in STD_LOGIC_VECTOR ( 0 to 0 );
    trig_out_0_synced_1 : in STD_LOGIC;
    \Performance_Debug_Control.dbg_stop_i_reg_0\ : in STD_LOGIC;
    Dbg_Stop : in STD_LOGIC;
    dbg_stop_1 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    dbg_stop_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit__parameterized1_211\ : entity is "mb_sync_bit";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit__parameterized1_211\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit__parameterized1_211\ is
  signal p_48_out : STD_LOGIC;
  signal \^trig_out_0_synced\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Performance_Debug_Control.dbg_stop_i_i_2\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \Performance_Debug_Control.trig_ack_out_0_i_1\ : label is "soft_lutpair50";
begin
  trig_out_0_synced <= \^trig_out_0_synced\;
\Performance_Debug_Control.dbg_stop_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAFFAAAE"
    )
        port map (
      I0 => \Performance_Debug_Control.dbg_stop_i_reg_0\,
      I1 => Dbg_Stop,
      I2 => dbg_stop_1,
      I3 => D(0),
      I4 => p_48_out,
      I5 => dbg_stop_i,
      O => \Performance_Debug_Control.dbg_stop_i_reg\
    );
\Performance_Debug_Control.dbg_stop_i_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^trig_out_0_synced\,
      I1 => trig_out_0_synced_1,
      O => p_48_out
    );
\Performance_Debug_Control.trig_ack_out_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2302"
    )
        port map (
      I0 => Dbg_Trig_Ack_Out(0),
      I1 => sync_reset,
      I2 => trig_out_0_synced_1,
      I3 => \^trig_out_0_synced\,
      O => \Performance_Debug_Control.trig_ack_out_0_reg\
    );
\Single_Synchronize.use_sync_reset.sync_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => Dbg_Trig_Out(0),
      Q => \^trig_out_0_synced\,
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit__parameterized4\ is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    dbg_brki_hit : in STD_LOGIC;
    Dbg_Clk : in STD_LOGIC;
    \Single_Synchronize.use_async_reset.sync_i_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit__parameterized4\ : entity is "mb_sync_bit";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit__parameterized4\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit__parameterized4\ is
begin
\Single_Synchronize.use_async_reset.sync_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => '1',
      CLR => \Single_Synchronize.use_async_reset.sync_i_1\,
      D => dbg_brki_hit,
      Q => D(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit__parameterized4_206\ is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Single_Synchronize.use_async_reset.sync_reg_0\ : out STD_LOGIC;
    Pause : in STD_LOGIC;
    Dbg_Clk : in STD_LOGIC;
    Scan_En : in STD_LOGIC;
    Scan_Reset_Sel : in STD_LOGIC;
    Scan_Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit__parameterized4_206\ : entity is "mb_sync_bit";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit__parameterized4_206\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit__parameterized4_206\ is
  signal \^single_synchronize.use_async_reset.sync_reg_0\ : STD_LOGIC;
begin
  \Single_Synchronize.use_async_reset.sync_reg_0\ <= \^single_synchronize.use_async_reset.sync_reg_0\;
\Single_Synchronize.use_async_reset.sync_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => Scan_En,
      I1 => Scan_Reset_Sel,
      I2 => Scan_Reset,
      O => \^single_synchronize.use_async_reset.sync_reg_0\
    );
\Single_Synchronize.use_async_reset.sync_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => '1',
      CLR => \^single_synchronize.use_async_reset.sync_reg_0\,
      D => Pause,
      Q => D(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit__parameterized4_207\ is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    running_clock : in STD_LOGIC;
    Dbg_Clk : in STD_LOGIC;
    \Single_Synchronize.use_async_reset.sync_i_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit__parameterized4_207\ : entity is "mb_sync_bit";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit__parameterized4_207\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit__parameterized4_207\ is
begin
\Single_Synchronize.use_async_reset.sync_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => '1',
      CLR => \Single_Synchronize.use_async_reset.sync_i_1\,
      D => running_clock,
      Q => D(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit__parameterized4_208\ is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    Sleep : in STD_LOGIC;
    Dbg_Clk : in STD_LOGIC;
    \Single_Synchronize.use_async_reset.sync_i_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit__parameterized4_208\ : entity is "mb_sync_bit";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit__parameterized4_208\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit__parameterized4_208\ is
begin
\Single_Synchronize.use_async_reset.sync_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => '1',
      CLR => \Single_Synchronize.use_async_reset.sync_i_1\,
      D => Sleep,
      Q => D(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit__parameterized4_209\ is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg\ : in STD_LOGIC;
    Dbg_Clk : in STD_LOGIC;
    \Single_Synchronize.use_async_reset.sync_i_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit__parameterized4_209\ : entity is "mb_sync_bit";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit__parameterized4_209\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit__parameterized4_209\ is
begin
\Single_Synchronize.use_async_reset.sync_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => '1',
      CLR => \Single_Synchronize.use_async_reset.sync_i_1\,
      D => \Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg\,
      Q => D(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit__parameterized4_238\ is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    dbg_hit : in STD_LOGIC_VECTOR ( 0 to 0 );
    Dbg_Clk : in STD_LOGIC;
    \Single_Synchronize.use_async_reset.sync_i_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit__parameterized4_238\ : entity is "mb_sync_bit";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit__parameterized4_238\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit__parameterized4_238\ is
begin
\Single_Synchronize.use_async_reset.sync_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => '1',
      CLR => \Single_Synchronize.use_async_reset.sync_i_1\,
      D => dbg_hit(0),
      Q => D(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_read_data_mux is
  port (
    wb_databus_read_data : out STD_LOGIC_VECTOR ( 0 to 31 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wb_dcache_valid_read_data : in STD_LOGIC_VECTOR ( 0 to 31 );
    \WB_DAXI_Read_Data_reg[0]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wb_dext_Data_Strobe : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_read_data_mux;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_read_data_mux is
begin
\Trace_New_Reg_Value[0]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEE"
    )
        port map (
      I0 => Q(31),
      I1 => wb_dcache_valid_read_data(0),
      I2 => \WB_DAXI_Read_Data_reg[0]\(31),
      I3 => wb_dext_Data_Strobe,
      O => wb_databus_read_data(0)
    );
\Trace_New_Reg_Value[10]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEE"
    )
        port map (
      I0 => Q(21),
      I1 => wb_dcache_valid_read_data(10),
      I2 => \WB_DAXI_Read_Data_reg[0]\(21),
      I3 => wb_dext_Data_Strobe,
      O => wb_databus_read_data(10)
    );
\Trace_New_Reg_Value[11]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEE"
    )
        port map (
      I0 => Q(20),
      I1 => wb_dcache_valid_read_data(11),
      I2 => \WB_DAXI_Read_Data_reg[0]\(20),
      I3 => wb_dext_Data_Strobe,
      O => wb_databus_read_data(11)
    );
\Trace_New_Reg_Value[12]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEE"
    )
        port map (
      I0 => Q(19),
      I1 => wb_dcache_valid_read_data(12),
      I2 => \WB_DAXI_Read_Data_reg[0]\(19),
      I3 => wb_dext_Data_Strobe,
      O => wb_databus_read_data(12)
    );
\Trace_New_Reg_Value[13]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEE"
    )
        port map (
      I0 => Q(18),
      I1 => wb_dcache_valid_read_data(13),
      I2 => \WB_DAXI_Read_Data_reg[0]\(18),
      I3 => wb_dext_Data_Strobe,
      O => wb_databus_read_data(13)
    );
\Trace_New_Reg_Value[14]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEE"
    )
        port map (
      I0 => Q(17),
      I1 => wb_dcache_valid_read_data(14),
      I2 => \WB_DAXI_Read_Data_reg[0]\(17),
      I3 => wb_dext_Data_Strobe,
      O => wb_databus_read_data(14)
    );
\Trace_New_Reg_Value[15]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEE"
    )
        port map (
      I0 => Q(16),
      I1 => wb_dcache_valid_read_data(15),
      I2 => \WB_DAXI_Read_Data_reg[0]\(16),
      I3 => wb_dext_Data_Strobe,
      O => wb_databus_read_data(15)
    );
\Trace_New_Reg_Value[16]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEE"
    )
        port map (
      I0 => Q(7),
      I1 => wb_dcache_valid_read_data(24),
      I2 => \WB_DAXI_Read_Data_reg[0]\(7),
      I3 => wb_dext_Data_Strobe,
      O => wb_databus_read_data(24)
    );
\Trace_New_Reg_Value[16]_INST_0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEE"
    )
        port map (
      I0 => Q(15),
      I1 => wb_dcache_valid_read_data(16),
      I2 => \WB_DAXI_Read_Data_reg[0]\(15),
      I3 => wb_dext_Data_Strobe,
      O => wb_databus_read_data(16)
    );
\Trace_New_Reg_Value[17]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEE"
    )
        port map (
      I0 => Q(6),
      I1 => wb_dcache_valid_read_data(25),
      I2 => \WB_DAXI_Read_Data_reg[0]\(6),
      I3 => wb_dext_Data_Strobe,
      O => wb_databus_read_data(25)
    );
\Trace_New_Reg_Value[17]_INST_0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEE"
    )
        port map (
      I0 => Q(14),
      I1 => wb_dcache_valid_read_data(17),
      I2 => \WB_DAXI_Read_Data_reg[0]\(14),
      I3 => wb_dext_Data_Strobe,
      O => wb_databus_read_data(17)
    );
\Trace_New_Reg_Value[18]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEE"
    )
        port map (
      I0 => Q(5),
      I1 => wb_dcache_valid_read_data(26),
      I2 => \WB_DAXI_Read_Data_reg[0]\(5),
      I3 => wb_dext_Data_Strobe,
      O => wb_databus_read_data(26)
    );
\Trace_New_Reg_Value[18]_INST_0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEE"
    )
        port map (
      I0 => Q(13),
      I1 => wb_dcache_valid_read_data(18),
      I2 => \WB_DAXI_Read_Data_reg[0]\(13),
      I3 => wb_dext_Data_Strobe,
      O => wb_databus_read_data(18)
    );
\Trace_New_Reg_Value[19]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEE"
    )
        port map (
      I0 => Q(4),
      I1 => wb_dcache_valid_read_data(27),
      I2 => \WB_DAXI_Read_Data_reg[0]\(4),
      I3 => wb_dext_Data_Strobe,
      O => wb_databus_read_data(27)
    );
\Trace_New_Reg_Value[19]_INST_0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEE"
    )
        port map (
      I0 => Q(12),
      I1 => wb_dcache_valid_read_data(19),
      I2 => \WB_DAXI_Read_Data_reg[0]\(12),
      I3 => wb_dext_Data_Strobe,
      O => wb_databus_read_data(19)
    );
\Trace_New_Reg_Value[1]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEE"
    )
        port map (
      I0 => Q(30),
      I1 => wb_dcache_valid_read_data(1),
      I2 => \WB_DAXI_Read_Data_reg[0]\(30),
      I3 => wb_dext_Data_Strobe,
      O => wb_databus_read_data(1)
    );
\Trace_New_Reg_Value[20]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEE"
    )
        port map (
      I0 => Q(3),
      I1 => wb_dcache_valid_read_data(28),
      I2 => \WB_DAXI_Read_Data_reg[0]\(3),
      I3 => wb_dext_Data_Strobe,
      O => wb_databus_read_data(28)
    );
\Trace_New_Reg_Value[20]_INST_0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEE"
    )
        port map (
      I0 => Q(11),
      I1 => wb_dcache_valid_read_data(20),
      I2 => \WB_DAXI_Read_Data_reg[0]\(11),
      I3 => wb_dext_Data_Strobe,
      O => wb_databus_read_data(20)
    );
\Trace_New_Reg_Value[21]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEE"
    )
        port map (
      I0 => Q(2),
      I1 => wb_dcache_valid_read_data(29),
      I2 => \WB_DAXI_Read_Data_reg[0]\(2),
      I3 => wb_dext_Data_Strobe,
      O => wb_databus_read_data(29)
    );
\Trace_New_Reg_Value[21]_INST_0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEE"
    )
        port map (
      I0 => Q(10),
      I1 => wb_dcache_valid_read_data(21),
      I2 => \WB_DAXI_Read_Data_reg[0]\(10),
      I3 => wb_dext_Data_Strobe,
      O => wb_databus_read_data(21)
    );
\Trace_New_Reg_Value[22]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEE"
    )
        port map (
      I0 => Q(1),
      I1 => wb_dcache_valid_read_data(30),
      I2 => \WB_DAXI_Read_Data_reg[0]\(1),
      I3 => wb_dext_Data_Strobe,
      O => wb_databus_read_data(30)
    );
\Trace_New_Reg_Value[22]_INST_0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEE"
    )
        port map (
      I0 => Q(9),
      I1 => wb_dcache_valid_read_data(22),
      I2 => \WB_DAXI_Read_Data_reg[0]\(9),
      I3 => wb_dext_Data_Strobe,
      O => wb_databus_read_data(22)
    );
\Trace_New_Reg_Value[23]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEE"
    )
        port map (
      I0 => Q(0),
      I1 => wb_dcache_valid_read_data(31),
      I2 => \WB_DAXI_Read_Data_reg[0]\(0),
      I3 => wb_dext_Data_Strobe,
      O => wb_databus_read_data(31)
    );
\Trace_New_Reg_Value[23]_INST_0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEE"
    )
        port map (
      I0 => Q(8),
      I1 => wb_dcache_valid_read_data(23),
      I2 => \WB_DAXI_Read_Data_reg[0]\(8),
      I3 => wb_dext_Data_Strobe,
      O => wb_databus_read_data(23)
    );
\Trace_New_Reg_Value[2]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEE"
    )
        port map (
      I0 => Q(29),
      I1 => wb_dcache_valid_read_data(2),
      I2 => \WB_DAXI_Read_Data_reg[0]\(29),
      I3 => wb_dext_Data_Strobe,
      O => wb_databus_read_data(2)
    );
\Trace_New_Reg_Value[3]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEE"
    )
        port map (
      I0 => Q(28),
      I1 => wb_dcache_valid_read_data(3),
      I2 => \WB_DAXI_Read_Data_reg[0]\(28),
      I3 => wb_dext_Data_Strobe,
      O => wb_databus_read_data(3)
    );
\Trace_New_Reg_Value[4]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEE"
    )
        port map (
      I0 => Q(27),
      I1 => wb_dcache_valid_read_data(4),
      I2 => \WB_DAXI_Read_Data_reg[0]\(27),
      I3 => wb_dext_Data_Strobe,
      O => wb_databus_read_data(4)
    );
\Trace_New_Reg_Value[5]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEE"
    )
        port map (
      I0 => Q(26),
      I1 => wb_dcache_valid_read_data(5),
      I2 => \WB_DAXI_Read_Data_reg[0]\(26),
      I3 => wb_dext_Data_Strobe,
      O => wb_databus_read_data(5)
    );
\Trace_New_Reg_Value[6]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEE"
    )
        port map (
      I0 => Q(25),
      I1 => wb_dcache_valid_read_data(6),
      I2 => \WB_DAXI_Read_Data_reg[0]\(25),
      I3 => wb_dext_Data_Strobe,
      O => wb_databus_read_data(6)
    );
\Trace_New_Reg_Value[7]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEE"
    )
        port map (
      I0 => Q(24),
      I1 => wb_dcache_valid_read_data(7),
      I2 => \WB_DAXI_Read_Data_reg[0]\(24),
      I3 => wb_dext_Data_Strobe,
      O => wb_databus_read_data(7)
    );
\Trace_New_Reg_Value[8]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEE"
    )
        port map (
      I0 => Q(23),
      I1 => wb_dcache_valid_read_data(8),
      I2 => \WB_DAXI_Read_Data_reg[0]\(23),
      I3 => wb_dext_Data_Strobe,
      O => wb_databus_read_data(8)
    );
\Trace_New_Reg_Value[9]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEE"
    )
        port map (
      I0 => Q(22),
      I1 => wb_dcache_valid_read_data(9),
      I2 => \WB_DAXI_Read_Data_reg[0]\(22),
      I3 => wb_dext_Data_Strobe,
      O => wb_databus_read_data(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit is
  port (
    EX_CarryOut : out STD_LOGIC;
    \Data_Addr[10]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \EX_ALU_Op_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \EX_Op1_reg[10]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_ALU_Sel_Logic : in STD_LOGIC;
    EX_Enable_ALU : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : in STD_LOGIC;
    lopt_8 : in STD_LOGIC;
    lopt_9 : out STD_LOGIC;
    lopt_10 : out STD_LOGIC;
    lopt_11 : out STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit is
  signal alu_AddSub : STD_LOGIC;
  signal op2_is_1 : STD_LOGIC;
begin
\Not_Last_Bit.I_ALU_LUT_V5\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_780
     port map (
      DI => op2_is_1,
      \EX_ALU_Op_reg[0]\(1 downto 0) => \EX_ALU_Op_reg[0]\(1 downto 0),
      EX_ALU_Sel_Logic => EX_ALU_Sel_Logic,
      EX_Enable_ALU => EX_Enable_ALU,
      \EX_Op1_reg[10]\(0) => \EX_Op1_reg[10]\(0),
      Q(0) => Q(0),
      S => alu_AddSub
    );
\Not_Last_Bit.MUXCY_XOR_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_781
     port map (
      DI => op2_is_1,
      \Data_Addr[10]\(0) => \Data_Addr[10]\(0),
      EX_CarryOut => EX_CarryOut,
      LO => LO,
      S => alu_AddSub,
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_10 => lopt_10,
      lopt_11 => lopt_11,
      lopt_2 => lopt_2,
      lopt_3 => lopt_3,
      lopt_4 => lopt_4,
      lopt_5 => lopt_5,
      lopt_6 => lopt_6,
      lopt_7 => lopt_7,
      lopt_8 => lopt_8,
      lopt_9 => lopt_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_691 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \Data_Addr[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \EX_ALU_Op_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \EX_Op1_reg[11]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_ALU_Sel_Logic : in STD_LOGIC;
    EX_Enable_ALU : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_691 : entity is "ALU_Bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_691;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_691 is
  signal alu_AddSub : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
  signal op2_is_1 : STD_LOGIC;
begin
  \^lopt_1\ <= lopt_3;
  lopt_1 <= op2_is_1;
  lopt_2 <= alu_AddSub;
\Not_Last_Bit.I_ALU_LUT_V5\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_778
     port map (
      DI => op2_is_1,
      \EX_ALU_Op_reg[0]\(1 downto 0) => \EX_ALU_Op_reg[0]\(1 downto 0),
      EX_ALU_Sel_Logic => EX_ALU_Sel_Logic,
      EX_Enable_ALU => EX_Enable_ALU,
      \EX_Op1_reg[11]\(0) => \EX_Op1_reg[11]\(0),
      Q(0) => Q(0),
      S => alu_AddSub
    );
\Not_Last_Bit.MUXCY_XOR_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_779
     port map (
      DI => op2_is_1,
      \Data_Addr[11]\(0) => \Data_Addr[11]\(0),
      EX_CarryOut => EX_CarryOut,
      LO => LO,
      S => alu_AddSub,
      lopt => lopt,
      lopt_1 => \^lopt_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_692 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \Data_Addr[12]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \EX_ALU_Op_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \EX_Op1_reg[12]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_ALU_Sel_Logic : in STD_LOGIC;
    EX_Enable_ALU : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_692 : entity is "ALU_Bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_692;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_692 is
  signal alu_AddSub : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
  signal op2_is_1 : STD_LOGIC;
begin
  \^lopt_1\ <= lopt_3;
  lopt_1 <= op2_is_1;
  lopt_2 <= alu_AddSub;
\Not_Last_Bit.I_ALU_LUT_V5\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_776
     port map (
      DI => op2_is_1,
      \EX_ALU_Op_reg[0]\(1 downto 0) => \EX_ALU_Op_reg[0]\(1 downto 0),
      EX_ALU_Sel_Logic => EX_ALU_Sel_Logic,
      EX_Enable_ALU => EX_Enable_ALU,
      \EX_Op1_reg[12]\(0) => \EX_Op1_reg[12]\(0),
      Q(0) => Q(0),
      S => alu_AddSub
    );
\Not_Last_Bit.MUXCY_XOR_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_777
     port map (
      DI => op2_is_1,
      \Data_Addr[12]\(0) => \Data_Addr[12]\(0),
      EX_CarryOut => EX_CarryOut,
      LO => LO,
      S => alu_AddSub,
      lopt => lopt,
      lopt_1 => \^lopt_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_693 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \Data_Addr[13]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \EX_ALU_Op_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \EX_Op1_reg[13]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_ALU_Sel_Logic : in STD_LOGIC;
    EX_Enable_ALU : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_693 : entity is "ALU_Bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_693;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_693 is
  signal alu_AddSub : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
  signal op2_is_1 : STD_LOGIC;
begin
  \^lopt_1\ <= lopt_3;
  lopt_1 <= op2_is_1;
  lopt_2 <= alu_AddSub;
\Not_Last_Bit.I_ALU_LUT_V5\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_774
     port map (
      DI => op2_is_1,
      \EX_ALU_Op_reg[0]\(1 downto 0) => \EX_ALU_Op_reg[0]\(1 downto 0),
      EX_ALU_Sel_Logic => EX_ALU_Sel_Logic,
      EX_Enable_ALU => EX_Enable_ALU,
      \EX_Op1_reg[13]\(0) => \EX_Op1_reg[13]\(0),
      Q(0) => Q(0),
      S => alu_AddSub
    );
\Not_Last_Bit.MUXCY_XOR_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_775
     port map (
      DI => op2_is_1,
      \Data_Addr[13]\(0) => \Data_Addr[13]\(0),
      EX_CarryOut => EX_CarryOut,
      LO => LO,
      S => alu_AddSub,
      lopt => lopt,
      lopt_1 => \^lopt_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_694 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \Data_Addr[14]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \EX_ALU_Op_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \EX_Op1_reg[14]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_ALU_Sel_Logic : in STD_LOGIC;
    EX_Enable_ALU : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : in STD_LOGIC;
    lopt_8 : in STD_LOGIC;
    lopt_9 : out STD_LOGIC;
    lopt_10 : out STD_LOGIC;
    lopt_11 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_694 : entity is "ALU_Bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_694;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_694 is
  signal alu_AddSub : STD_LOGIC;
  signal op2_is_1 : STD_LOGIC;
begin
\Not_Last_Bit.I_ALU_LUT_V5\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_772
     port map (
      DI => op2_is_1,
      \EX_ALU_Op_reg[0]\(1 downto 0) => \EX_ALU_Op_reg[0]\(1 downto 0),
      EX_ALU_Sel_Logic => EX_ALU_Sel_Logic,
      EX_Enable_ALU => EX_Enable_ALU,
      \EX_Op1_reg[14]\(0) => \EX_Op1_reg[14]\(0),
      Q(0) => Q(0),
      S => alu_AddSub
    );
\Not_Last_Bit.MUXCY_XOR_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_773
     port map (
      DI => op2_is_1,
      \Data_Addr[14]\(0) => \Data_Addr[14]\(0),
      EX_CarryOut => EX_CarryOut,
      LO => LO,
      S => alu_AddSub,
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_10 => lopt_10,
      lopt_11 => lopt_11,
      lopt_2 => lopt_2,
      lopt_3 => lopt_3,
      lopt_4 => lopt_4,
      lopt_5 => lopt_5,
      lopt_6 => lopt_6,
      lopt_7 => lopt_7,
      lopt_8 => lopt_8,
      lopt_9 => lopt_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_695 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \Data_Addr[15]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \EX_ALU_Op_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \EX_Op1_reg[15]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_ALU_Sel_Logic : in STD_LOGIC;
    EX_Enable_ALU : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_695 : entity is "ALU_Bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_695;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_695 is
  signal alu_AddSub : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
  signal op2_is_1 : STD_LOGIC;
begin
  \^lopt_1\ <= lopt_3;
  lopt_1 <= op2_is_1;
  lopt_2 <= alu_AddSub;
\Not_Last_Bit.I_ALU_LUT_V5\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_770
     port map (
      DI => op2_is_1,
      \EX_ALU_Op_reg[0]\(1 downto 0) => \EX_ALU_Op_reg[0]\(1 downto 0),
      EX_ALU_Sel_Logic => EX_ALU_Sel_Logic,
      EX_Enable_ALU => EX_Enable_ALU,
      \EX_Op1_reg[15]\(0) => \EX_Op1_reg[15]\(0),
      Q(0) => Q(0),
      S => alu_AddSub
    );
\Not_Last_Bit.MUXCY_XOR_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_771
     port map (
      DI => op2_is_1,
      \Data_Addr[15]\(0) => \Data_Addr[15]\(0),
      EX_CarryOut => EX_CarryOut,
      LO => LO,
      S => alu_AddSub,
      lopt => lopt,
      lopt_1 => \^lopt_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_696 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \Data_Addr[16]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \EX_ALU_Op_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \EX_Op1_reg[16]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_ALU_Sel_Logic : in STD_LOGIC;
    EX_Enable_ALU : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_696 : entity is "ALU_Bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_696;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_696 is
  signal alu_AddSub : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
  signal op2_is_1 : STD_LOGIC;
begin
  \^lopt_1\ <= lopt_3;
  lopt_1 <= op2_is_1;
  lopt_2 <= alu_AddSub;
\Not_Last_Bit.I_ALU_LUT_V5\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_768
     port map (
      DI => op2_is_1,
      \EX_ALU_Op_reg[0]\(1 downto 0) => \EX_ALU_Op_reg[0]\(1 downto 0),
      EX_ALU_Sel_Logic => EX_ALU_Sel_Logic,
      EX_Enable_ALU => EX_Enable_ALU,
      \EX_Op1_reg[16]\(0) => \EX_Op1_reg[16]\(0),
      Q(0) => Q(0),
      S => alu_AddSub
    );
\Not_Last_Bit.MUXCY_XOR_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_769
     port map (
      DI => op2_is_1,
      \Data_Addr[16]\(0) => \Data_Addr[16]\(0),
      EX_CarryOut => EX_CarryOut,
      LO => LO,
      S => alu_AddSub,
      lopt => lopt,
      lopt_1 => \^lopt_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_697 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \Data_Addr[17]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \EX_ALU_Op_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \EX_Op1_reg[17]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_ALU_Sel_Logic : in STD_LOGIC;
    EX_Enable_ALU : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_697 : entity is "ALU_Bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_697;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_697 is
  signal alu_AddSub : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
  signal op2_is_1 : STD_LOGIC;
begin
  \^lopt_1\ <= lopt_3;
  lopt_1 <= op2_is_1;
  lopt_2 <= alu_AddSub;
\Not_Last_Bit.I_ALU_LUT_V5\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_766
     port map (
      DI => op2_is_1,
      \EX_ALU_Op_reg[0]\(1 downto 0) => \EX_ALU_Op_reg[0]\(1 downto 0),
      EX_ALU_Sel_Logic => EX_ALU_Sel_Logic,
      EX_Enable_ALU => EX_Enable_ALU,
      \EX_Op1_reg[17]\(0) => \EX_Op1_reg[17]\(0),
      Q(0) => Q(0),
      S => alu_AddSub
    );
\Not_Last_Bit.MUXCY_XOR_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_767
     port map (
      DI => op2_is_1,
      \Data_Addr[17]\(0) => \Data_Addr[17]\(0),
      EX_CarryOut => EX_CarryOut,
      LO => LO,
      S => alu_AddSub,
      lopt => lopt,
      lopt_1 => \^lopt_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_698 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \Data_Addr[18]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \EX_ALU_Op_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \EX_Op1_reg[18]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_ALU_Sel_Logic : in STD_LOGIC;
    EX_Enable_ALU : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : in STD_LOGIC;
    lopt_8 : in STD_LOGIC;
    lopt_9 : out STD_LOGIC;
    lopt_10 : out STD_LOGIC;
    lopt_11 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_698 : entity is "ALU_Bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_698;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_698 is
  signal alu_AddSub : STD_LOGIC;
  signal op2_is_1 : STD_LOGIC;
begin
\Not_Last_Bit.I_ALU_LUT_V5\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_764
     port map (
      DI => op2_is_1,
      \EX_ALU_Op_reg[0]\(1 downto 0) => \EX_ALU_Op_reg[0]\(1 downto 0),
      EX_ALU_Sel_Logic => EX_ALU_Sel_Logic,
      EX_Enable_ALU => EX_Enable_ALU,
      \EX_Op1_reg[18]\(0) => \EX_Op1_reg[18]\(0),
      Q(0) => Q(0),
      S => alu_AddSub
    );
\Not_Last_Bit.MUXCY_XOR_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_765
     port map (
      DI => op2_is_1,
      \Data_Addr[18]\(0) => \Data_Addr[18]\(0),
      EX_CarryOut => EX_CarryOut,
      LO => LO,
      S => alu_AddSub,
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_10 => lopt_10,
      lopt_11 => lopt_11,
      lopt_2 => lopt_2,
      lopt_3 => lopt_3,
      lopt_4 => lopt_4,
      lopt_5 => lopt_5,
      lopt_6 => lopt_6,
      lopt_7 => lopt_7,
      lopt_8 => lopt_8,
      lopt_9 => lopt_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_699 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \Data_Addr[19]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \EX_ALU_Op_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \EX_Op1_reg[19]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_ALU_Sel_Logic : in STD_LOGIC;
    EX_Enable_ALU : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_699 : entity is "ALU_Bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_699;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_699 is
  signal alu_AddSub : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
  signal op2_is_1 : STD_LOGIC;
begin
  \^lopt_1\ <= lopt_3;
  lopt_1 <= op2_is_1;
  lopt_2 <= alu_AddSub;
\Not_Last_Bit.I_ALU_LUT_V5\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_762
     port map (
      DI => op2_is_1,
      \EX_ALU_Op_reg[0]\(1 downto 0) => \EX_ALU_Op_reg[0]\(1 downto 0),
      EX_ALU_Sel_Logic => EX_ALU_Sel_Logic,
      EX_Enable_ALU => EX_Enable_ALU,
      \EX_Op1_reg[19]\(0) => \EX_Op1_reg[19]\(0),
      Q(0) => Q(0),
      S => alu_AddSub
    );
\Not_Last_Bit.MUXCY_XOR_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_763
     port map (
      DI => op2_is_1,
      \Data_Addr[19]\(0) => \Data_Addr[19]\(0),
      EX_CarryOut => EX_CarryOut,
      LO => LO,
      S => alu_AddSub,
      lopt => lopt,
      lopt_1 => \^lopt_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_700 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \Data_Addr[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \EX_ALU_Op_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \EX_Op1_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_ALU_Sel_Logic : in STD_LOGIC;
    EX_Enable_ALU : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_700 : entity is "ALU_Bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_700;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_700 is
  signal alu_AddSub : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
  signal op2_is_1 : STD_LOGIC;
begin
  \^lopt_1\ <= lopt_3;
  lopt_1 <= op2_is_1;
  lopt_2 <= alu_AddSub;
\Not_Last_Bit.I_ALU_LUT_V5\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_760
     port map (
      DI => op2_is_1,
      \EX_ALU_Op_reg[0]\(1 downto 0) => \EX_ALU_Op_reg[0]\(1 downto 0),
      EX_ALU_Sel_Logic => EX_ALU_Sel_Logic,
      EX_Enable_ALU => EX_Enable_ALU,
      \EX_Op1_reg[1]\(0) => \EX_Op1_reg[1]\(0),
      Q(0) => Q(0),
      S => alu_AddSub
    );
\Not_Last_Bit.MUXCY_XOR_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_761
     port map (
      DI => op2_is_1,
      \Data_Addr[1]\(0) => \Data_Addr[1]\(0),
      EX_CarryOut => EX_CarryOut,
      LO => LO,
      S => alu_AddSub,
      lopt => lopt,
      lopt_1 => \^lopt_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_701 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \Data_Addr[20]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \EX_ALU_Op_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \EX_Op1_reg[20]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_ALU_Sel_Logic : in STD_LOGIC;
    EX_Enable_ALU : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_701 : entity is "ALU_Bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_701;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_701 is
  signal alu_AddSub : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
  signal op2_is_1 : STD_LOGIC;
begin
  \^lopt_1\ <= lopt_3;
  lopt_1 <= op2_is_1;
  lopt_2 <= alu_AddSub;
\Not_Last_Bit.I_ALU_LUT_V5\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_758
     port map (
      DI => op2_is_1,
      \EX_ALU_Op_reg[0]\(1 downto 0) => \EX_ALU_Op_reg[0]\(1 downto 0),
      EX_ALU_Sel_Logic => EX_ALU_Sel_Logic,
      EX_Enable_ALU => EX_Enable_ALU,
      \EX_Op1_reg[20]\(0) => \EX_Op1_reg[20]\(0),
      Q(0) => Q(0),
      S => alu_AddSub
    );
\Not_Last_Bit.MUXCY_XOR_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_759
     port map (
      DI => op2_is_1,
      \Data_Addr[20]\(0) => \Data_Addr[20]\(0),
      EX_CarryOut => EX_CarryOut,
      LO => LO,
      S => alu_AddSub,
      lopt => lopt,
      lopt_1 => \^lopt_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_702 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \Data_Addr[21]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \EX_ALU_Op_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \EX_Op1_reg[21]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_ALU_Sel_Logic : in STD_LOGIC;
    EX_Enable_ALU : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_702 : entity is "ALU_Bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_702;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_702 is
  signal alu_AddSub : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
  signal op2_is_1 : STD_LOGIC;
begin
  \^lopt_1\ <= lopt_3;
  lopt_1 <= op2_is_1;
  lopt_2 <= alu_AddSub;
\Not_Last_Bit.I_ALU_LUT_V5\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_756
     port map (
      DI => op2_is_1,
      \EX_ALU_Op_reg[0]\(1 downto 0) => \EX_ALU_Op_reg[0]\(1 downto 0),
      EX_ALU_Sel_Logic => EX_ALU_Sel_Logic,
      EX_Enable_ALU => EX_Enable_ALU,
      \EX_Op1_reg[21]\(0) => \EX_Op1_reg[21]\(0),
      Q(0) => Q(0),
      S => alu_AddSub
    );
\Not_Last_Bit.MUXCY_XOR_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_757
     port map (
      DI => op2_is_1,
      \Data_Addr[21]\(0) => \Data_Addr[21]\(0),
      EX_CarryOut => EX_CarryOut,
      LO => LO,
      S => alu_AddSub,
      lopt => lopt,
      lopt_1 => \^lopt_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_703 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \Data_Addr[22]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \EX_ALU_Op_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \EX_Op1_reg[22]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_ALU_Sel_Logic : in STD_LOGIC;
    EX_Enable_ALU : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : in STD_LOGIC;
    lopt_8 : in STD_LOGIC;
    lopt_9 : out STD_LOGIC;
    lopt_10 : out STD_LOGIC;
    lopt_11 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_703 : entity is "ALU_Bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_703;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_703 is
  signal alu_AddSub : STD_LOGIC;
  signal op2_is_1 : STD_LOGIC;
begin
\Not_Last_Bit.I_ALU_LUT_V5\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_754
     port map (
      DI => op2_is_1,
      \EX_ALU_Op_reg[0]\(1 downto 0) => \EX_ALU_Op_reg[0]\(1 downto 0),
      EX_ALU_Sel_Logic => EX_ALU_Sel_Logic,
      EX_Enable_ALU => EX_Enable_ALU,
      \EX_Op1_reg[22]\(0) => \EX_Op1_reg[22]\(0),
      Q(0) => Q(0),
      S => alu_AddSub
    );
\Not_Last_Bit.MUXCY_XOR_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_755
     port map (
      DI => op2_is_1,
      \Data_Addr[22]\(0) => \Data_Addr[22]\(0),
      EX_CarryOut => EX_CarryOut,
      LO => LO,
      S => alu_AddSub,
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_10 => lopt_10,
      lopt_11 => lopt_11,
      lopt_2 => lopt_2,
      lopt_3 => lopt_3,
      lopt_4 => lopt_4,
      lopt_5 => lopt_5,
      lopt_6 => lopt_6,
      lopt_7 => lopt_7,
      lopt_8 => lopt_8,
      lopt_9 => lopt_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_704 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \Data_Addr[23]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \EX_ALU_Op_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \EX_Op1_reg[23]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_ALU_Sel_Logic : in STD_LOGIC;
    EX_Enable_ALU : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_704 : entity is "ALU_Bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_704;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_704 is
  signal alu_AddSub : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
  signal op2_is_1 : STD_LOGIC;
begin
  \^lopt_1\ <= lopt_3;
  lopt_1 <= op2_is_1;
  lopt_2 <= alu_AddSub;
\Not_Last_Bit.I_ALU_LUT_V5\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_752
     port map (
      DI => op2_is_1,
      \EX_ALU_Op_reg[0]\(1 downto 0) => \EX_ALU_Op_reg[0]\(1 downto 0),
      EX_ALU_Sel_Logic => EX_ALU_Sel_Logic,
      EX_Enable_ALU => EX_Enable_ALU,
      \EX_Op1_reg[23]\(0) => \EX_Op1_reg[23]\(0),
      Q(0) => Q(0),
      S => alu_AddSub
    );
\Not_Last_Bit.MUXCY_XOR_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_753
     port map (
      DI => op2_is_1,
      \Data_Addr[23]\(0) => \Data_Addr[23]\(0),
      EX_CarryOut => EX_CarryOut,
      LO => LO,
      S => alu_AddSub,
      lopt => lopt,
      lopt_1 => \^lopt_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_705 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \Data_Addr[24]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \EX_ALU_Op_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \EX_Op1_reg[24]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_ALU_Sel_Logic : in STD_LOGIC;
    EX_Enable_ALU : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_705 : entity is "ALU_Bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_705;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_705 is
  signal alu_AddSub : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
  signal op2_is_1 : STD_LOGIC;
begin
  \^lopt_1\ <= lopt_3;
  lopt_1 <= op2_is_1;
  lopt_2 <= alu_AddSub;
\Not_Last_Bit.I_ALU_LUT_V5\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_750
     port map (
      DI => op2_is_1,
      \EX_ALU_Op_reg[0]\(1 downto 0) => \EX_ALU_Op_reg[0]\(1 downto 0),
      EX_ALU_Sel_Logic => EX_ALU_Sel_Logic,
      EX_Enable_ALU => EX_Enable_ALU,
      \EX_Op1_reg[24]\(0) => \EX_Op1_reg[24]\(0),
      Q(0) => Q(0),
      S => alu_AddSub
    );
\Not_Last_Bit.MUXCY_XOR_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_751
     port map (
      DI => op2_is_1,
      \Data_Addr[24]\(0) => \Data_Addr[24]\(0),
      EX_CarryOut => EX_CarryOut,
      LO => LO,
      S => alu_AddSub,
      lopt => lopt,
      lopt_1 => \^lopt_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_706 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \Data_Addr[25]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \EX_ALU_Op_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \EX_Op1_reg[25]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_ALU_Sel_Logic : in STD_LOGIC;
    EX_Enable_ALU : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_706 : entity is "ALU_Bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_706;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_706 is
  signal alu_AddSub : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
  signal op2_is_1 : STD_LOGIC;
begin
  \^lopt_1\ <= lopt_3;
  lopt_1 <= op2_is_1;
  lopt_2 <= alu_AddSub;
\Not_Last_Bit.I_ALU_LUT_V5\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_748
     port map (
      DI => op2_is_1,
      \EX_ALU_Op_reg[0]\(1 downto 0) => \EX_ALU_Op_reg[0]\(1 downto 0),
      EX_ALU_Sel_Logic => EX_ALU_Sel_Logic,
      EX_Enable_ALU => EX_Enable_ALU,
      \EX_Op1_reg[25]\(0) => \EX_Op1_reg[25]\(0),
      Q(0) => Q(0),
      S => alu_AddSub
    );
\Not_Last_Bit.MUXCY_XOR_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_749
     port map (
      DI => op2_is_1,
      \Data_Addr[25]\(0) => \Data_Addr[25]\(0),
      EX_CarryOut => EX_CarryOut,
      LO => LO,
      S => alu_AddSub,
      lopt => lopt,
      lopt_1 => \^lopt_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_707 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \Data_Addr[26]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \EX_ALU_Op_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \EX_Op1_reg[26]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_ALU_Sel_Logic : in STD_LOGIC;
    EX_Enable_ALU : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : in STD_LOGIC;
    lopt_8 : in STD_LOGIC;
    lopt_9 : out STD_LOGIC;
    lopt_10 : out STD_LOGIC;
    lopt_11 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_707 : entity is "ALU_Bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_707;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_707 is
  signal alu_AddSub : STD_LOGIC;
  signal op2_is_1 : STD_LOGIC;
begin
\Not_Last_Bit.I_ALU_LUT_V5\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_746
     port map (
      DI => op2_is_1,
      \EX_ALU_Op_reg[0]\(1 downto 0) => \EX_ALU_Op_reg[0]\(1 downto 0),
      EX_ALU_Sel_Logic => EX_ALU_Sel_Logic,
      EX_Enable_ALU => EX_Enable_ALU,
      \EX_Op1_reg[26]\(0) => \EX_Op1_reg[26]\(0),
      Q(0) => Q(0),
      S => alu_AddSub
    );
\Not_Last_Bit.MUXCY_XOR_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_747
     port map (
      DI => op2_is_1,
      \Data_Addr[26]\(0) => \Data_Addr[26]\(0),
      EX_CarryOut => EX_CarryOut,
      LO => LO,
      S => alu_AddSub,
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_10 => lopt_10,
      lopt_11 => lopt_11,
      lopt_2 => lopt_2,
      lopt_3 => lopt_3,
      lopt_4 => lopt_4,
      lopt_5 => lopt_5,
      lopt_6 => lopt_6,
      lopt_7 => lopt_7,
      lopt_8 => lopt_8,
      lopt_9 => lopt_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_708 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \Data_Addr[27]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \EX_ALU_Op_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \EX_Op1_reg[27]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_ALU_Sel_Logic : in STD_LOGIC;
    EX_Enable_ALU : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_708 : entity is "ALU_Bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_708;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_708 is
  signal alu_AddSub : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
  signal op2_is_1 : STD_LOGIC;
begin
  \^lopt_1\ <= lopt_3;
  lopt_1 <= op2_is_1;
  lopt_2 <= alu_AddSub;
\Not_Last_Bit.I_ALU_LUT_V5\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_744
     port map (
      DI => op2_is_1,
      \EX_ALU_Op_reg[0]\(1 downto 0) => \EX_ALU_Op_reg[0]\(1 downto 0),
      EX_ALU_Sel_Logic => EX_ALU_Sel_Logic,
      EX_Enable_ALU => EX_Enable_ALU,
      \EX_Op1_reg[27]\(0) => \EX_Op1_reg[27]\(0),
      Q(0) => Q(0),
      S => alu_AddSub
    );
\Not_Last_Bit.MUXCY_XOR_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_745
     port map (
      DI => op2_is_1,
      \Data_Addr[27]\(0) => \Data_Addr[27]\(0),
      EX_CarryOut => EX_CarryOut,
      LO => LO,
      S => alu_AddSub,
      lopt => lopt,
      lopt_1 => \^lopt_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_709 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \Data_Addr[28]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \EX_ALU_Op_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \EX_Op1_reg[28]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_ALU_Sel_Logic : in STD_LOGIC;
    EX_Enable_ALU : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_709 : entity is "ALU_Bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_709;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_709 is
  signal alu_AddSub : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
  signal op2_is_1 : STD_LOGIC;
begin
  \^lopt_1\ <= lopt_3;
  lopt_1 <= op2_is_1;
  lopt_2 <= alu_AddSub;
\Not_Last_Bit.I_ALU_LUT_V5\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_742
     port map (
      DI => op2_is_1,
      \EX_ALU_Op_reg[0]\(1 downto 0) => \EX_ALU_Op_reg[0]\(1 downto 0),
      EX_ALU_Sel_Logic => EX_ALU_Sel_Logic,
      EX_Enable_ALU => EX_Enable_ALU,
      \EX_Op1_reg[28]\(0) => \EX_Op1_reg[28]\(0),
      Q(0) => Q(0),
      S => alu_AddSub
    );
\Not_Last_Bit.MUXCY_XOR_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_743
     port map (
      DI => op2_is_1,
      \Data_Addr[28]\(0) => \Data_Addr[28]\(0),
      EX_CarryOut => EX_CarryOut,
      LO => LO,
      S => alu_AddSub,
      lopt => lopt,
      lopt_1 => \^lopt_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_710 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \Data_Addr[29]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \EX_ALU_Op_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \EX_Op1_reg[29]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_ALU_Sel_Logic : in STD_LOGIC;
    EX_Enable_ALU : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_710 : entity is "ALU_Bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_710;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_710 is
  signal alu_AddSub : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
  signal op2_is_1 : STD_LOGIC;
begin
  \^lopt_1\ <= lopt_3;
  lopt_1 <= op2_is_1;
  lopt_2 <= alu_AddSub;
\Not_Last_Bit.I_ALU_LUT_V5\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_740
     port map (
      DI => op2_is_1,
      \EX_ALU_Op_reg[0]\(1 downto 0) => \EX_ALU_Op_reg[0]\(1 downto 0),
      EX_ALU_Sel_Logic => EX_ALU_Sel_Logic,
      EX_Enable_ALU => EX_Enable_ALU,
      \EX_Op1_reg[29]\(0) => \EX_Op1_reg[29]\(0),
      Q(0) => Q(0),
      S => alu_AddSub
    );
\Not_Last_Bit.MUXCY_XOR_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_741
     port map (
      DI => op2_is_1,
      \Data_Addr[29]\(0) => \Data_Addr[29]\(0),
      EX_CarryOut => EX_CarryOut,
      LO => LO,
      S => alu_AddSub,
      lopt => lopt,
      lopt_1 => \^lopt_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_711 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \Data_Addr[2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \EX_ALU_Op_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \EX_Op1_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_ALU_Sel_Logic : in STD_LOGIC;
    EX_Enable_ALU : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : in STD_LOGIC;
    lopt_8 : in STD_LOGIC;
    lopt_9 : out STD_LOGIC;
    lopt_10 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_711 : entity is "ALU_Bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_711;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_711 is
  signal alu_AddSub : STD_LOGIC;
  signal op2_is_1 : STD_LOGIC;
begin
\Not_Last_Bit.I_ALU_LUT_V5\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_738
     port map (
      DI => op2_is_1,
      \EX_ALU_Op_reg[0]\(1 downto 0) => \EX_ALU_Op_reg[0]\(1 downto 0),
      EX_ALU_Sel_Logic => EX_ALU_Sel_Logic,
      EX_Enable_ALU => EX_Enable_ALU,
      \EX_Op1_reg[2]\(0) => \EX_Op1_reg[2]\(0),
      Q(0) => Q(0),
      S => alu_AddSub
    );
\Not_Last_Bit.MUXCY_XOR_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_739
     port map (
      DI => op2_is_1,
      \Data_Addr[2]\(0) => \Data_Addr[2]\(0),
      EX_CarryOut => EX_CarryOut,
      LO => LO,
      S => alu_AddSub,
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_10 => lopt_10,
      lopt_2 => lopt_2,
      lopt_3 => lopt_3,
      lopt_4 => lopt_4,
      lopt_5 => lopt_5,
      lopt_6 => lopt_6,
      lopt_7 => lopt_7,
      lopt_8 => lopt_8,
      lopt_9 => lopt_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_712 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \MEM_DataBus_Addr_reg[30]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \EX_ALU_Op_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \EX_Op1_reg[30]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_ALU_Sel_Logic : in STD_LOGIC;
    EX_Enable_ALU : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : in STD_LOGIC;
    lopt_8 : in STD_LOGIC;
    lopt_9 : out STD_LOGIC;
    lopt_10 : out STD_LOGIC;
    lopt_11 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_712 : entity is "ALU_Bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_712;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_712 is
  signal alu_AddSub : STD_LOGIC;
  signal op2_is_1 : STD_LOGIC;
begin
\Not_Last_Bit.I_ALU_LUT_V5\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_736
     port map (
      DI => op2_is_1,
      \EX_ALU_Op_reg[0]\(1 downto 0) => \EX_ALU_Op_reg[0]\(1 downto 0),
      EX_ALU_Sel_Logic => EX_ALU_Sel_Logic,
      EX_Enable_ALU => EX_Enable_ALU,
      \EX_Op1_reg[30]\(0) => \EX_Op1_reg[30]\(0),
      Q(0) => Q(0),
      S => alu_AddSub
    );
\Not_Last_Bit.MUXCY_XOR_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_737
     port map (
      DI => op2_is_1,
      EX_CarryOut => EX_CarryOut,
      LO => LO,
      \MEM_DataBus_Addr_reg[30]\(0) => \MEM_DataBus_Addr_reg[30]\(0),
      S => alu_AddSub,
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_10 => lopt_10,
      lopt_11 => lopt_11,
      lopt_2 => lopt_2,
      lopt_3 => lopt_3,
      lopt_4 => lopt_4,
      lopt_5 => lopt_5,
      lopt_6 => lopt_6,
      lopt_7 => lopt_7,
      lopt_8 => lopt_8,
      lopt_9 => lopt_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_713 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \MEM_DataBus_Addr_reg[31]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \EX_ALU_Op_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \EX_Op1_reg[31]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_ALU_Sel_Logic : in STD_LOGIC;
    EX_Enable_ALU : in STD_LOGIC;
    EX_CarryIn : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_713 : entity is "ALU_Bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_713;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_713 is
  signal alu_AddSub : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
  signal op2_is_1 : STD_LOGIC;
begin
  \^lopt_1\ <= lopt_3;
  lopt_1 <= op2_is_1;
  lopt_2 <= alu_AddSub;
\Not_Last_Bit.I_ALU_LUT_V5\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_734
     port map (
      DI => op2_is_1,
      \EX_ALU_Op_reg[0]\(1 downto 0) => \EX_ALU_Op_reg[0]\(1 downto 0),
      EX_ALU_Sel_Logic => EX_ALU_Sel_Logic,
      EX_Enable_ALU => EX_Enable_ALU,
      \EX_Op1_reg[31]\(0) => \EX_Op1_reg[31]\(0),
      Q(0) => Q(0),
      S => alu_AddSub
    );
\Not_Last_Bit.MUXCY_XOR_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_735
     port map (
      DI => op2_is_1,
      EX_CarryIn => EX_CarryIn,
      EX_CarryOut => EX_CarryOut,
      \MEM_DataBus_Addr_reg[31]\(0) => \MEM_DataBus_Addr_reg[31]\(0),
      S => alu_AddSub,
      lopt => lopt,
      lopt_1 => \^lopt_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_714 is
  port (
    mem_valid_req0 : out STD_LOGIC;
    \Data_Addr[3]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    EX_CarryOut : out STD_LOGIC;
    ex_MSR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ex_databus_access : in STD_LOGIC;
    \EX_Op2_reg[0]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \EX_ALU_Op_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \EX_Op1_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_ALU_Sel_Logic : in STD_LOGIC;
    EX_Enable_ALU : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_714 : entity is "ALU_Bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_714;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_714 is
  signal alu_AddSub : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
  signal op2_is_1 : STD_LOGIC;
begin
  \^lopt_1\ <= lopt_3;
  lopt_1 <= op2_is_1;
  lopt_2 <= alu_AddSub;
\Not_Last_Bit.I_ALU_LUT_V5\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_732
     port map (
      DI => op2_is_1,
      \EX_ALU_Op_reg[0]\(1 downto 0) => \EX_ALU_Op_reg[0]\(1 downto 0),
      EX_ALU_Sel_Logic => EX_ALU_Sel_Logic,
      EX_Enable_ALU => EX_Enable_ALU,
      \EX_Op1_reg[3]\(0) => \EX_Op1_reg[3]\(0),
      Q(0) => Q(0),
      S => alu_AddSub
    );
\Not_Last_Bit.MUXCY_XOR_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_733
     port map (
      DI => op2_is_1,
      \Data_Addr[3]\(0) => \Data_Addr[3]\(0),
      EX_CarryOut => EX_CarryOut,
      \EX_Op2_reg[0]\(2 downto 0) => \EX_Op2_reg[0]\(2 downto 0),
      LO => LO,
      S => alu_AddSub,
      ex_MSR(0) => ex_MSR(0),
      ex_databus_access => ex_databus_access,
      lopt => lopt,
      lopt_1 => \^lopt_1\,
      mem_valid_req0 => mem_valid_req0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_715 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \Data_Addr[4]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \EX_ALU_Op_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \EX_Op1_reg[4]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_ALU_Sel_Logic : in STD_LOGIC;
    EX_Enable_ALU : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_715 : entity is "ALU_Bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_715;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_715 is
  signal alu_AddSub : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
  signal op2_is_1 : STD_LOGIC;
begin
  \^lopt_1\ <= lopt_3;
  lopt_1 <= op2_is_1;
  lopt_2 <= alu_AddSub;
\Not_Last_Bit.I_ALU_LUT_V5\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_730
     port map (
      DI => op2_is_1,
      \EX_ALU_Op_reg[0]\(1 downto 0) => \EX_ALU_Op_reg[0]\(1 downto 0),
      EX_ALU_Sel_Logic => EX_ALU_Sel_Logic,
      EX_Enable_ALU => EX_Enable_ALU,
      \EX_Op1_reg[4]\(0) => \EX_Op1_reg[4]\(0),
      Q(0) => Q(0),
      S => alu_AddSub
    );
\Not_Last_Bit.MUXCY_XOR_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_731
     port map (
      DI => op2_is_1,
      \Data_Addr[4]\(0) => \Data_Addr[4]\(0),
      EX_CarryOut => EX_CarryOut,
      LO => LO,
      S => alu_AddSub,
      lopt => lopt,
      lopt_1 => \^lopt_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_716 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \Data_Addr[5]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \EX_ALU_Op_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \EX_Op1_reg[5]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_ALU_Sel_Logic : in STD_LOGIC;
    EX_Enable_ALU : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_716 : entity is "ALU_Bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_716;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_716 is
  signal alu_AddSub : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
  signal op2_is_1 : STD_LOGIC;
begin
  \^lopt_1\ <= lopt_3;
  lopt_1 <= op2_is_1;
  lopt_2 <= alu_AddSub;
\Not_Last_Bit.I_ALU_LUT_V5\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_728
     port map (
      DI => op2_is_1,
      \EX_ALU_Op_reg[0]\(1 downto 0) => \EX_ALU_Op_reg[0]\(1 downto 0),
      EX_ALU_Sel_Logic => EX_ALU_Sel_Logic,
      EX_Enable_ALU => EX_Enable_ALU,
      \EX_Op1_reg[5]\(0) => \EX_Op1_reg[5]\(0),
      Q(0) => Q(0),
      S => alu_AddSub
    );
\Not_Last_Bit.MUXCY_XOR_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_729
     port map (
      DI => op2_is_1,
      \Data_Addr[5]\(0) => \Data_Addr[5]\(0),
      EX_CarryOut => EX_CarryOut,
      LO => LO,
      S => alu_AddSub,
      lopt => lopt,
      lopt_1 => \^lopt_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_717 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \Data_Addr[6]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \EX_ALU_Op_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \EX_Op1_reg[6]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_ALU_Sel_Logic : in STD_LOGIC;
    EX_Enable_ALU : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : in STD_LOGIC;
    lopt_8 : in STD_LOGIC;
    lopt_9 : out STD_LOGIC;
    lopt_10 : out STD_LOGIC;
    lopt_11 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_717 : entity is "ALU_Bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_717;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_717 is
  signal alu_AddSub : STD_LOGIC;
  signal op2_is_1 : STD_LOGIC;
begin
\Not_Last_Bit.I_ALU_LUT_V5\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_726
     port map (
      DI => op2_is_1,
      \EX_ALU_Op_reg[0]\(1 downto 0) => \EX_ALU_Op_reg[0]\(1 downto 0),
      EX_ALU_Sel_Logic => EX_ALU_Sel_Logic,
      EX_Enable_ALU => EX_Enable_ALU,
      \EX_Op1_reg[6]\(0) => \EX_Op1_reg[6]\(0),
      Q(0) => Q(0),
      S => alu_AddSub
    );
\Not_Last_Bit.MUXCY_XOR_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_727
     port map (
      DI => op2_is_1,
      \Data_Addr[6]\(0) => \Data_Addr[6]\(0),
      EX_CarryOut => EX_CarryOut,
      LO => LO,
      S => alu_AddSub,
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_10 => lopt_10,
      lopt_11 => lopt_11,
      lopt_2 => lopt_2,
      lopt_3 => lopt_3,
      lopt_4 => lopt_4,
      lopt_5 => lopt_5,
      lopt_6 => lopt_6,
      lopt_7 => lopt_7,
      lopt_8 => lopt_8,
      lopt_9 => lopt_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_718 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \Data_Addr[7]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \EX_ALU_Op_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \EX_Op1_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_ALU_Sel_Logic : in STD_LOGIC;
    EX_Enable_ALU : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_718 : entity is "ALU_Bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_718;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_718 is
  signal alu_AddSub : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
  signal op2_is_1 : STD_LOGIC;
begin
  \^lopt_1\ <= lopt_3;
  lopt_1 <= op2_is_1;
  lopt_2 <= alu_AddSub;
\Not_Last_Bit.I_ALU_LUT_V5\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_724
     port map (
      DI => op2_is_1,
      \EX_ALU_Op_reg[0]\(1 downto 0) => \EX_ALU_Op_reg[0]\(1 downto 0),
      EX_ALU_Sel_Logic => EX_ALU_Sel_Logic,
      EX_Enable_ALU => EX_Enable_ALU,
      \EX_Op1_reg[7]\(0) => \EX_Op1_reg[7]\(0),
      Q(0) => Q(0),
      S => alu_AddSub
    );
\Not_Last_Bit.MUXCY_XOR_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_725
     port map (
      DI => op2_is_1,
      \Data_Addr[7]\(0) => \Data_Addr[7]\(0),
      EX_CarryOut => EX_CarryOut,
      LO => LO,
      S => alu_AddSub,
      lopt => lopt,
      lopt_1 => \^lopt_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_719 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \Data_Addr[8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \EX_ALU_Op_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \EX_Op1_reg[8]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_ALU_Sel_Logic : in STD_LOGIC;
    EX_Enable_ALU : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_719 : entity is "ALU_Bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_719;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_719 is
  signal alu_AddSub : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
  signal op2_is_1 : STD_LOGIC;
begin
  \^lopt_1\ <= lopt_3;
  lopt_1 <= op2_is_1;
  lopt_2 <= alu_AddSub;
\Not_Last_Bit.I_ALU_LUT_V5\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_722
     port map (
      DI => op2_is_1,
      \EX_ALU_Op_reg[0]\(1 downto 0) => \EX_ALU_Op_reg[0]\(1 downto 0),
      EX_ALU_Sel_Logic => EX_ALU_Sel_Logic,
      EX_Enable_ALU => EX_Enable_ALU,
      \EX_Op1_reg[8]\(0) => \EX_Op1_reg[8]\(0),
      Q(0) => Q(0),
      S => alu_AddSub
    );
\Not_Last_Bit.MUXCY_XOR_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_723
     port map (
      DI => op2_is_1,
      \Data_Addr[8]\(0) => \Data_Addr[8]\(0),
      EX_CarryOut => EX_CarryOut,
      LO => LO,
      S => alu_AddSub,
      lopt => lopt,
      lopt_1 => \^lopt_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_720 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \Data_Addr[9]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \EX_ALU_Op_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \EX_Op1_reg[9]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_ALU_Sel_Logic : in STD_LOGIC;
    EX_Enable_ALU : in STD_LOGIC;
    EX_CarryIn : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_720 : entity is "ALU_Bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_720;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_720 is
  signal alu_AddSub : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
  signal op2_is_1 : STD_LOGIC;
begin
  \^lopt_1\ <= lopt_3;
  lopt_1 <= op2_is_1;
  lopt_2 <= alu_AddSub;
\Not_Last_Bit.I_ALU_LUT_V5\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2
     port map (
      DI => op2_is_1,
      \EX_ALU_Op_reg[0]\(1 downto 0) => \EX_ALU_Op_reg[0]\(1 downto 0),
      EX_ALU_Sel_Logic => EX_ALU_Sel_Logic,
      EX_Enable_ALU => EX_Enable_ALU,
      \EX_Op1_reg[9]\(0) => \EX_Op1_reg[9]\(0),
      Q(0) => Q(0),
      S => alu_AddSub
    );
\Not_Last_Bit.MUXCY_XOR_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_721
     port map (
      DI => op2_is_1,
      \Data_Addr[9]\(0) => \Data_Addr[9]\(0),
      EX_CarryIn => EX_CarryIn,
      EX_CarryOut => EX_CarryOut,
      S => alu_AddSub,
      lopt => lopt,
      lopt_1 => \^lopt_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit__parameterized2\ is
  port (
    p_26_in : out STD_LOGIC;
    \Data_Addr[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native\ : out STD_LOGIC;
    EX_CMP_Op_reg : in STD_LOGIC;
    EX_Unsigned_Op : in STD_LOGIC;
    LO : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \EX_ALU_Op_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \EX_Op1_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_ALU_Sel_Logic : in STD_LOGIC;
    EX_Enable_ALU : in STD_LOGIC;
    S : in STD_LOGIC;
    \EX_Op2_reg[1]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ex_databus_access : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit__parameterized2\ : entity is "ALU_Bit";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit__parameterized2\ is
  signal alu_AddSub : STD_LOGIC;
  signal alu_AddSub_1 : STD_LOGIC;
  signal invert_result : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal op2_is_1 : STD_LOGIC;
begin
  \^lopt_2\ <= lopt_4;
  lopt_2 <= op2_is_1;
  lopt_3 <= alu_AddSub;
\Last_Bit.I_ALU_LUT_2\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4
     port map (
      \EX_ALU_Op_reg[0]\(0) => \EX_ALU_Op_reg[0]\(1),
      EX_CMP_Op_reg => S,
      Q(0) => Q(0),
      S => alu_AddSub,
      alu_AddSub_1 => alu_AddSub_1
    );
\Last_Bit.I_ALU_LUT_V5\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6__parameterized12\
     port map (
      \EX_ALU_Op_reg[0]\(1 downto 0) => \EX_ALU_Op_reg[0]\(1 downto 0),
      EX_ALU_Sel_Logic => EX_ALU_Sel_Logic,
      EX_Enable_ALU => EX_Enable_ALU,
      \EX_Op1_reg[0]\(0) => \EX_Op1_reg[0]\(0),
      Q(0) => Q(0),
      alu_AddSub_1 => alu_AddSub_1
    );
\Last_Bit.MULT_AND_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MULT_AND
     port map (
      DI => op2_is_1,
      \EX_ALU_Op_reg[0]\(0) => \EX_ALU_Op_reg[0]\(1),
      Q(0) => Q(0)
    );
\Last_Bit.MUXCY_XOR_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_782
     port map (
      CI => invert_result,
      DI => op2_is_1,
      \Data_Addr[0]\(0) => \Data_Addr[0]\(0),
      \EX_Op2_reg[1]\(2 downto 0) => \EX_Op2_reg[1]\(2 downto 0),
      S => alu_AddSub,
      \Using_FPGA.Native\ => \Using_FPGA.Native\,
      ex_databus_access => ex_databus_access,
      lopt => lopt_1,
      lopt_1 => \^lopt_2\,
      p_26_in => p_26_in
    );
\Last_Bit.Pre_MUXCY_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_783
     port map (
      CI => invert_result,
      EX_CMP_Op_reg => EX_CMP_Op_reg,
      EX_Unsigned_Op => EX_Unsigned_Op,
      LO => LO,
      lopt => lopt
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Cache_Interface is
  port (
    M_AXI_DC_WVALID : out STD_LOGIC;
    Write_Resp_Received : out STD_LOGIC;
    \M_AXI_DC_AWADDR[31]\ : out STD_LOGIC_VECTOR ( 104 downto 0 );
    in0 : out STD_LOGIC;
    Trace_Cache_Rdy_reg : out STD_LOGIC;
    Trace_Cache_Rdy_reg_0 : out STD_LOGIC;
    \Using_New_CacheInterface_for_AXI.valid_Bits_1_reg[0]\ : out STD_LOGIC;
    Trace_Cache_Rdy_reg_1 : out STD_LOGIC;
    write_req_done_hold_cmb : out STD_LOGIC;
    read_req_done_cmb : out STD_LOGIC;
    mem_Write_Allowed_on_miss_hold_cmb : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    write_data_done_cmb : out STD_LOGIC;
    mem_data_updated_cmb : out STD_LOGIC;
    write_req0 : out STD_LOGIC;
    DATA_INB_0 : out STD_LOGIC_VECTOR ( 16 downto 0 );
    read_data_cnt : out STD_LOGIC_VECTOR ( 0 to 1 );
    cacheline_copy_valid_cmb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ADDRB : out STD_LOGIC_VECTOR ( 0 to 12 );
    ENB : out STD_LOGIC;
    p_16_in : out STD_LOGIC;
    p_0_in44_out : out STD_LOGIC;
    xx_target_word_received : out STD_LOGIC;
    mem_mch_adjusted_be_posted : out STD_LOGIC_VECTOR ( 0 to 3 );
    mem_write_cache_hit : out STD_LOGIC;
    \Using_FPGA.Native\ : out STD_LOGIC;
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    \Using_FPGA.Native_1\ : out STD_LOGIC;
    I2 : out STD_LOGIC;
    ADDRBWRADDR : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \CacheLine_Cnt_reg[0]\ : out STD_LOGIC;
    \CacheLine_Cnt_reg[1]\ : out STD_LOGIC;
    M_AXI_DC_WREADY : in STD_LOGIC;
    sync_reset : in STD_LOGIC;
    Clk : in STD_LOGIC;
    \Using_New_CacheInterface_for_AXI.read_req_done_reg\ : in STD_LOGIC;
    write_req : in STD_LOGIC;
    M_AXI_DC_BVALID : in STD_LOGIC;
    M_AXI_DC_AWREADY : in STD_LOGIC;
    write_req_drop : in STD_LOGIC;
    EX_PipeRun : in STD_LOGIC;
    mem_data_updated : in STD_LOGIC;
    mem_write_cache_hit_delayed : in STD_LOGIC;
    mem_first_cycle : in STD_LOGIC;
    delay_update_idle_reg : in STD_LOGIC;
    mem_Write_DCache : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    CacheLine_Cnt : in STD_LOGIC_VECTOR ( 0 to 1 );
    cache_updated_allowed : in STD_LOGIC;
    mem_write_cache_miss_delayed : in STD_LOGIC;
    mem_Write_Allowed_on_miss_hold : in STD_LOGIC;
    write_req_done_hold : in STD_LOGIC;
    M_AXI_DC_RLAST : in STD_LOGIC;
    M_AXI_DC_ARREADY : in STD_LOGIC;
    read_req_done : in STD_LOGIC;
    write_data_done : in STD_LOGIC;
    mem_write_req_reg : in STD_LOGIC;
    mem_valid_req_XX_reg : in STD_LOGIC;
    mem_cache_hit : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \cacheline_copy_valid_reg[0]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \MEM_DataBus_Addr_reg[0]\ : in STD_LOGIC_VECTOR ( 67 downto 0 );
    ongoing_accesses : in STD_LOGIC_VECTOR ( 1 downto 0 );
    mem_valid_req : in STD_LOGIC;
    \new_cacheline_addr_reg[4]\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    cacheline_copy_hit0 : in STD_LOGIC;
    use_cacheline_copy : in STD_LOGIC;
    mem_cache_hit_pending_delayed : in STD_LOGIC;
    M_AXI_DC_RVALID : in STD_LOGIC;
    mem_cache_hit_pending : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Cache_Interface;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Cache_Interface is
  signal I1 : STD_LOGIC;
  signal M_AXI_ARVALID_I0 : STD_LOGIC;
  signal \^m_axi_dc_awaddr[31]\ : STD_LOGIC_VECTOR ( 104 downto 0 );
  signal \^m_axi_dc_wvalid\ : STD_LOGIC;
  signal Read_Req_Burst1 : STD_LOGIC;
  signal Read_Req_Granted : STD_LOGIC;
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \Using_AXI.M_AXI_ARBURST[0]_i_1_n_0\ : STD_LOGIC;
  signal \Using_AXI.M_AXI_ARBURST[1]_i_1_n_0\ : STD_LOGIC;
  signal \Using_AXI.M_AXI_ARVALID_I_i_1__0_n_0\ : STD_LOGIC;
  signal \Using_AXI.Use_AXI_Write.Addr_bit[0].Addr_bit_FDSE_n_1\ : STD_LOGIC;
  signal \Using_AXI.Use_AXI_Write.Addr_bit[1].Addr_bit_FDSE_n_1\ : STD_LOGIC;
  signal \Using_AXI.Use_AXI_Write.Addr_bit[2].Addr_bit_FDSE_n_1\ : STD_LOGIC;
  signal \Using_AXI.Use_AXI_Write.Addr_bit[2].Addr_bit_FDSE_n_2\ : STD_LOGIC;
  signal \Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_FDSE_n_1\ : STD_LOGIC;
  signal \Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_FDSE_n_2\ : STD_LOGIC;
  signal \Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_FDSE_n_3\ : STD_LOGIC;
  signal \Using_AXI.Use_AXI_Write.aw_read_fifo_addr[0]_i_1_n_0\ : STD_LOGIC;
  signal \Using_AXI.Use_AXI_Write.aw_read_fifo_addr[0]_i_2_n_0\ : STD_LOGIC;
  signal \Using_AXI.Use_AXI_Write.aw_read_fifo_addr[0]_i_3_n_0\ : STD_LOGIC;
  signal \Using_AXI.Use_AXI_Write.aw_read_fifo_addr[1]_i_1_n_0\ : STD_LOGIC;
  signal \Using_AXI.Use_AXI_Write.aw_read_fifo_addr[2]_i_1_n_0\ : STD_LOGIC;
  signal \Using_AXI.Use_AXI_Write.aw_read_fifo_addr[3]_i_1_n_0\ : STD_LOGIC;
  signal \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\ : STD_LOGIC_VECTOR ( 0 to 3 );
  signal \Using_AXI.Use_AXI_Write.aw_read_fifo_not_empty_i_1_n_0\ : STD_LOGIC;
  signal \Using_AXI.Use_AXI_Write.aw_read_fifo_not_empty_i_2_n_0\ : STD_LOGIC;
  signal \Using_AXI.Use_AXI_Write.aw_w_fifo_exist_i_1_n_0\ : STD_LOGIC;
  signal \Using_AXI.Use_AXI_Write.aw_w_fifo_exist_reg_n_0\ : STD_LOGIC;
  signal \Using_AXI.Use_AXI_Write.aw_w_read_fifo_addr[3]_i_1_n_0\ : STD_LOGIC;
  signal \Using_AXI.Use_AXI_Write.aw_w_read_fifo_addr_reg__0\ : STD_LOGIC_VECTOR ( 0 to 3 );
  signal \Using_AXI.Use_AXI_Write.exist_bit_FDRE_n_1\ : STD_LOGIC;
  signal \Using_AXI.Use_AXI_Write.exist_bit_FDRE_n_11\ : STD_LOGIC;
  signal \Using_AXI.Use_AXI_Write.exist_bit_FDRE_n_12\ : STD_LOGIC;
  signal \Using_AXI.Use_AXI_Write.exist_bit_FDRE_n_2\ : STD_LOGIC;
  signal \Using_AXI.Use_AXI_Write.exist_bit_FDRE_n_3\ : STD_LOGIC;
  signal \Using_AXI.Use_AXI_Write.exist_bit_FDRE_n_4\ : STD_LOGIC;
  signal \Using_AXI.Use_AXI_Write.pending_write[0]_i_1_n_0\ : STD_LOGIC;
  signal \Using_AXI.Use_AXI_Write.pending_write[1]_i_1_n_0\ : STD_LOGIC;
  signal \Using_AXI.Use_AXI_Write.pending_write[2]_i_1_n_0\ : STD_LOGIC;
  signal \Using_AXI.Use_AXI_Write.pending_write[3]_i_1_n_0\ : STD_LOGIC;
  signal \Using_AXI.Use_AXI_Write.pending_write[4]_i_2_n_0\ : STD_LOGIC;
  signal \Using_AXI.Use_AXI_Write.pending_write_is_0_i_1_n_0\ : STD_LOGIC;
  signal \Using_AXI.Use_AXI_Write.pending_write_is_1_i_1_n_0\ : STD_LOGIC;
  signal \Using_AXI.Use_AXI_Write.pending_write_reg__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \Using_AXI.Use_AXI_Write.write_cacheline_offset[0]_i_1_n_0\ : STD_LOGIC;
  signal \Using_AXI.Use_AXI_Write.write_cacheline_offset[1]_i_1_n_0\ : STD_LOGIC;
  signal \Using_AXI.Use_AXI_Write.write_resp_received_i_i_1_n_0\ : STD_LOGIC;
  signal \Using_AXI.Use_Read_Data_Active.first_word_i_1__0_n_0\ : STD_LOGIC;
  signal \Using_AXI.Use_Read_Data_Active.read_data_counter[0]_i_1_n_0\ : STD_LOGIC;
  signal \Using_AXI.Use_Read_Data_Active.read_data_counter[1]_i_1_n_0\ : STD_LOGIC;
  signal \Using_AXI.r_read_fifo_addr[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \Using_AXI.r_read_fifo_addr[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \Using_AXI.r_read_fifo_addr[0]_i_3__0_n_0\ : STD_LOGIC;
  signal \Using_AXI.r_read_fifo_addr[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \Using_AXI.r_read_fifo_addr[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \Using_AXI.r_read_fifo_addr[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \Using_AXI.r_read_fifo_addr_reg__0\ : STD_LOGIC_VECTOR ( 0 to 3 );
  signal \^using_new_cacheinterface_for_axi.valid_bits_1_reg[0]\ : STD_LOGIC;
  signal Write_Data_Stall : STD_LOGIC;
  signal Write_Data_Valid : STD_LOGIC;
  signal allow_aw_write : STD_LOGIC;
  signal \aw_w_fifo_almost_empty__2\ : STD_LOGIC;
  signal cacheline_copy_valid_cmb1 : STD_LOGIC;
  signal convert_Burst : STD_LOGIC;
  signal convert_Kind : STD_LOGIC;
  signal convert_Low_Addr : STD_LOGIC_VECTOR ( 28 to 29 );
  signal convert_Strobe : STD_LOGIC_VECTOR ( 0 to 3 );
  signal first_word : STD_LOGIC;
  signal last_outstanding_write : STD_LOGIC;
  signal mem_data_write_or_written : STD_LOGIC;
  signal mem_write_cache_hit_posted : STD_LOGIC;
  signal \new_write_aw__0\ : STD_LOGIC;
  signal new_write_cmd_allowed : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_62_out : STD_LOGIC;
  signal pending_write_is_0 : STD_LOGIC;
  signal pending_write_is_1 : STD_LOGIC;
  signal \^read_data_cnt\ : STD_LOGIC_VECTOR ( 0 to 1 );
  signal read_data_counter : STD_LOGIC_VECTOR ( 0 to 1 );
  signal w_fifo_exist : STD_LOGIC;
  signal w_fifo_exist_i : STD_LOGIC;
  signal w_read_fifo_addr_0 : STD_LOGIC;
  signal w_read_fifo_addr_1 : STD_LOGIC;
  signal w_read_fifo_addr_2 : STD_LOGIC;
  signal w_read_fifo_addr_3 : STD_LOGIC;
  signal w_read_fifo_addr_i_0 : STD_LOGIC;
  signal w_read_fifo_addr_i_1 : STD_LOGIC;
  signal w_read_fifo_addr_i_2 : STD_LOGIC;
  signal w_read_fifo_addr_i_3 : STD_LOGIC;
  signal write_cacheline_offset : STD_LOGIC_VECTOR ( 0 to 1 );
  signal write_req_granted : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \CacheLine_Cnt[0]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \CacheLine_Cnt[1]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \Use_XX_Accesses.cache_updated_allowed_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \Using_AXI.M_AXI_ARBURST[1]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \Using_AXI.M_AXI_ARLEN[0]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \Using_AXI.M_AXI_ARVALID_I_i_1__0\ : label is "soft_lutpair79";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][0]_srl16\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15] ";
  attribute srl_name : string;
  attribute srl_name of \Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][0]_srl16\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][0]_srl16 ";
  attribute srl_bus_name of \Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][10]_srl16\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15] ";
  attribute srl_name of \Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][10]_srl16\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][10]_srl16 ";
  attribute srl_bus_name of \Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][11]_srl16\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15] ";
  attribute srl_name of \Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][11]_srl16\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][11]_srl16 ";
  attribute srl_bus_name of \Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][12]_srl16\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15] ";
  attribute srl_name of \Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][12]_srl16\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][12]_srl16 ";
  attribute srl_bus_name of \Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][13]_srl16\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15] ";
  attribute srl_name of \Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][13]_srl16\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][13]_srl16 ";
  attribute srl_bus_name of \Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][14]_srl16\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15] ";
  attribute srl_name of \Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][14]_srl16\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][14]_srl16 ";
  attribute srl_bus_name of \Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][15]_srl16\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15] ";
  attribute srl_name of \Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][15]_srl16\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][15]_srl16 ";
  attribute srl_bus_name of \Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][16]_srl16\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15] ";
  attribute srl_name of \Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][16]_srl16\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][16]_srl16 ";
  attribute srl_bus_name of \Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][17]_srl16\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15] ";
  attribute srl_name of \Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][17]_srl16\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][17]_srl16 ";
  attribute srl_bus_name of \Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][18]_srl16\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15] ";
  attribute srl_name of \Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][18]_srl16\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][18]_srl16 ";
  attribute srl_bus_name of \Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][19]_srl16\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15] ";
  attribute srl_name of \Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][19]_srl16\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][19]_srl16 ";
  attribute srl_bus_name of \Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][1]_srl16\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15] ";
  attribute srl_name of \Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][1]_srl16\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][1]_srl16 ";
  attribute srl_bus_name of \Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][20]_srl16\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15] ";
  attribute srl_name of \Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][20]_srl16\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][20]_srl16 ";
  attribute srl_bus_name of \Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][21]_srl16\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15] ";
  attribute srl_name of \Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][21]_srl16\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][21]_srl16 ";
  attribute srl_bus_name of \Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][22]_srl16\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15] ";
  attribute srl_name of \Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][22]_srl16\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][22]_srl16 ";
  attribute srl_bus_name of \Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][23]_srl16\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15] ";
  attribute srl_name of \Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][23]_srl16\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][23]_srl16 ";
  attribute srl_bus_name of \Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][24]_srl16\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15] ";
  attribute srl_name of \Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][24]_srl16\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][24]_srl16 ";
  attribute srl_bus_name of \Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][25]_srl16\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15] ";
  attribute srl_name of \Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][25]_srl16\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][25]_srl16 ";
  attribute srl_bus_name of \Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][26]_srl16\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15] ";
  attribute srl_name of \Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][26]_srl16\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][26]_srl16 ";
  attribute srl_bus_name of \Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][27]_srl16\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15] ";
  attribute srl_name of \Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][27]_srl16\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][27]_srl16 ";
  attribute srl_bus_name of \Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][28]_srl16\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15] ";
  attribute srl_name of \Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][28]_srl16\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][28]_srl16 ";
  attribute srl_bus_name of \Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][29]_srl16\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15] ";
  attribute srl_name of \Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][29]_srl16\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][29]_srl16 ";
  attribute srl_bus_name of \Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][2]_srl16\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15] ";
  attribute srl_name of \Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][2]_srl16\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][2]_srl16 ";
  attribute srl_bus_name of \Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][30]_srl16\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15] ";
  attribute srl_name of \Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][30]_srl16\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][30]_srl16 ";
  attribute srl_bus_name of \Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][31]_srl16\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15] ";
  attribute srl_name of \Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][31]_srl16\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][31]_srl16 ";
  attribute srl_bus_name of \Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][3]_srl16\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15] ";
  attribute srl_name of \Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][3]_srl16\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][3]_srl16 ";
  attribute srl_bus_name of \Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][4]_srl16\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15] ";
  attribute srl_name of \Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][4]_srl16\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][4]_srl16 ";
  attribute srl_bus_name of \Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][5]_srl16\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15] ";
  attribute srl_name of \Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][5]_srl16\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][5]_srl16 ";
  attribute srl_bus_name of \Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][6]_srl16\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15] ";
  attribute srl_name of \Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][6]_srl16\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][6]_srl16 ";
  attribute srl_bus_name of \Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][7]_srl16\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15] ";
  attribute srl_name of \Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][7]_srl16\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][7]_srl16 ";
  attribute srl_bus_name of \Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][8]_srl16\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15] ";
  attribute srl_name of \Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][8]_srl16\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][8]_srl16 ";
  attribute srl_bus_name of \Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][9]_srl16\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15] ";
  attribute srl_name of \Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][9]_srl16\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][9]_srl16 ";
  attribute SOFT_HLUTNM of \Using_AXI.Use_AXI_Write.aw_read_fifo_addr[0]_i_2\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \Using_AXI.Use_AXI_Write.aw_read_fifo_addr[0]_i_3\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \Using_AXI.Use_AXI_Write.aw_read_fifo_not_empty_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \Using_AXI.Use_AXI_Write.aw_read_fifo_not_empty_i_2\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \Using_AXI.Use_AXI_Write.aw_w_fifo_exist_i_2\ : label is "soft_lutpair86";
  attribute srl_bus_name of \Using_AXI.Use_AXI_Write.aw_w_fifo_mem_reg[15][5]_srl16\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_w_fifo_mem_reg[15] ";
  attribute srl_name of \Using_AXI.Use_AXI_Write.aw_w_fifo_mem_reg[15][5]_srl16\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_w_fifo_mem_reg[15][5]_srl16 ";
  attribute srl_bus_name of \Using_AXI.Use_AXI_Write.aw_w_fifo_mem_reg[15][6]_srl16\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_w_fifo_mem_reg[15] ";
  attribute srl_name of \Using_AXI.Use_AXI_Write.aw_w_fifo_mem_reg[15][6]_srl16\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_w_fifo_mem_reg[15][6]_srl16 ";
  attribute srl_bus_name of \Using_AXI.Use_AXI_Write.aw_w_fifo_mem_reg[15][7]_srl16\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_w_fifo_mem_reg[15] ";
  attribute srl_name of \Using_AXI.Use_AXI_Write.aw_w_fifo_mem_reg[15][7]_srl16\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_w_fifo_mem_reg[15][7]_srl16 ";
  attribute srl_bus_name of \Using_AXI.Use_AXI_Write.aw_w_fifo_mem_reg[15][8]_srl16\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_w_fifo_mem_reg[15] ";
  attribute srl_name of \Using_AXI.Use_AXI_Write.aw_w_fifo_mem_reg[15][8]_srl16\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_w_fifo_mem_reg[15][8]_srl16 ";
  attribute SOFT_HLUTNM of \Using_AXI.Use_AXI_Write.aw_w_read_fifo_addr[3]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \Using_AXI.Use_AXI_Write.new_write_cmd_allowed_i_5\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \Using_AXI.Use_AXI_Write.pending_write[0]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \Using_AXI.Use_AXI_Write.pending_write[3]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \Using_AXI.Use_AXI_Write.pending_write[4]_i_3\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \Using_AXI.Use_AXI_Write.pending_write_is_0_i_1\ : label is "soft_lutpair74";
  attribute srl_bus_name of \Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][0]_srl16\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15] ";
  attribute srl_name of \Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][0]_srl16\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][0]_srl16 ";
  attribute srl_bus_name of \Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][10]_srl16\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15] ";
  attribute srl_name of \Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][10]_srl16\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][10]_srl16 ";
  attribute srl_bus_name of \Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][11]_srl16\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15] ";
  attribute srl_name of \Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][11]_srl16\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][11]_srl16 ";
  attribute srl_bus_name of \Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][12]_srl16\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15] ";
  attribute srl_name of \Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][12]_srl16\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][12]_srl16 ";
  attribute srl_bus_name of \Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][13]_srl16\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15] ";
  attribute srl_name of \Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][13]_srl16\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][13]_srl16 ";
  attribute srl_bus_name of \Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][14]_srl16\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15] ";
  attribute srl_name of \Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][14]_srl16\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][14]_srl16 ";
  attribute srl_bus_name of \Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][15]_srl16\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15] ";
  attribute srl_name of \Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][15]_srl16\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][15]_srl16 ";
  attribute srl_bus_name of \Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][16]_srl16\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15] ";
  attribute srl_name of \Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][16]_srl16\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][16]_srl16 ";
  attribute srl_bus_name of \Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][17]_srl16\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15] ";
  attribute srl_name of \Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][17]_srl16\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][17]_srl16 ";
  attribute srl_bus_name of \Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][18]_srl16\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15] ";
  attribute srl_name of \Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][18]_srl16\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][18]_srl16 ";
  attribute srl_bus_name of \Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][19]_srl16\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15] ";
  attribute srl_name of \Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][19]_srl16\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][19]_srl16 ";
  attribute srl_bus_name of \Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][1]_srl16\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15] ";
  attribute srl_name of \Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][1]_srl16\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][1]_srl16 ";
  attribute srl_bus_name of \Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][20]_srl16\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15] ";
  attribute srl_name of \Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][20]_srl16\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][20]_srl16 ";
  attribute srl_bus_name of \Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][21]_srl16\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15] ";
  attribute srl_name of \Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][21]_srl16\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][21]_srl16 ";
  attribute srl_bus_name of \Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][22]_srl16\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15] ";
  attribute srl_name of \Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][22]_srl16\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][22]_srl16 ";
  attribute srl_bus_name of \Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][23]_srl16\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15] ";
  attribute srl_name of \Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][23]_srl16\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][23]_srl16 ";
  attribute srl_bus_name of \Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][24]_srl16\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15] ";
  attribute srl_name of \Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][24]_srl16\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][24]_srl16 ";
  attribute srl_bus_name of \Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][25]_srl16\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15] ";
  attribute srl_name of \Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][25]_srl16\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][25]_srl16 ";
  attribute srl_bus_name of \Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][26]_srl16\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15] ";
  attribute srl_name of \Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][26]_srl16\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][26]_srl16 ";
  attribute srl_bus_name of \Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][27]_srl16\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15] ";
  attribute srl_name of \Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][27]_srl16\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][27]_srl16 ";
  attribute srl_bus_name of \Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][28]_srl16\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15] ";
  attribute srl_name of \Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][28]_srl16\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][28]_srl16 ";
  attribute srl_bus_name of \Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][29]_srl16\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15] ";
  attribute srl_name of \Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][29]_srl16\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][29]_srl16 ";
  attribute srl_bus_name of \Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][2]_srl16\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15] ";
  attribute srl_name of \Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][2]_srl16\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][2]_srl16 ";
  attribute srl_bus_name of \Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][30]_srl16\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15] ";
  attribute srl_name of \Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][30]_srl16\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][30]_srl16 ";
  attribute srl_bus_name of \Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][31]_srl16\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15] ";
  attribute srl_name of \Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][31]_srl16\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][31]_srl16 ";
  attribute srl_bus_name of \Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][3]_srl16\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15] ";
  attribute srl_name of \Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][3]_srl16\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][3]_srl16 ";
  attribute srl_bus_name of \Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][4]_srl16\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15] ";
  attribute srl_name of \Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][4]_srl16\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][4]_srl16 ";
  attribute srl_bus_name of \Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][5]_srl16\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15] ";
  attribute srl_name of \Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][5]_srl16\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][5]_srl16 ";
  attribute srl_bus_name of \Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][6]_srl16\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15] ";
  attribute srl_name of \Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][6]_srl16\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][6]_srl16 ";
  attribute srl_bus_name of \Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][7]_srl16\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15] ";
  attribute srl_name of \Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][7]_srl16\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][7]_srl16 ";
  attribute srl_bus_name of \Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][8]_srl16\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15] ";
  attribute srl_name of \Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][8]_srl16\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][8]_srl16 ";
  attribute srl_bus_name of \Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][9]_srl16\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15] ";
  attribute srl_name of \Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][9]_srl16\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][9]_srl16 ";
  attribute SOFT_HLUTNM of \Using_AXI.Use_AXI_Write.write_cacheline_offset[0]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \Using_AXI.Use_AXI_Write.write_cacheline_offset[1]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \Using_AXI.Use_AXI_Write.write_resp_received_i_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \Using_AXI.Use_Read_Data_Active.first_word_i_1__0\ : label is "soft_lutpair82";
  attribute srl_bus_name of \Using_AXI.r_fifo_mem_reg[15][0]_srl16\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.r_fifo_mem_reg[15] ";
  attribute srl_name of \Using_AXI.r_fifo_mem_reg[15][0]_srl16\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.r_fifo_mem_reg[15][0]_srl16 ";
  attribute srl_bus_name of \Using_AXI.r_fifo_mem_reg[15][1]_srl16\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.r_fifo_mem_reg[15] ";
  attribute srl_name of \Using_AXI.r_fifo_mem_reg[15][1]_srl16\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.r_fifo_mem_reg[15][1]_srl16 ";
  attribute srl_bus_name of \Using_AXI.r_fifo_mem_reg[15][2]_srl16\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.r_fifo_mem_reg[15] ";
  attribute srl_name of \Using_AXI.r_fifo_mem_reg[15][2]_srl16\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.r_fifo_mem_reg[15][2]_srl16 ";
  attribute srl_bus_name of \Using_AXI.r_fifo_mem_reg[15][4]_srl16\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.r_fifo_mem_reg[15] ";
  attribute srl_name of \Using_AXI.r_fifo_mem_reg[15][4]_srl16\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.r_fifo_mem_reg[15][4]_srl16 ";
  attribute SOFT_HLUTNM of \Using_AXI.r_read_fifo_addr[0]_i_2__0\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \Using_AXI.r_read_fifo_addr[3]_i_1__0\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \Using_FPGA.Native_i_1__205\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \Using_FPGA.Native_i_1__206\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \Using_FPGA.Native_i_1__207\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \Using_FPGA.Native_i_1__208\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \Using_FPGA.Native_i_2__136\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \Using_FPGA.Native_i_2__137\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \Using_FPGA.Native_i_2__138\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \Using_FPGA.Native_i_2__139\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \Using_FPGA.Native_i_3__45\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of cacheline_copy_valid_cmb_inferred_i_5 : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of read_req_done_cmb_inferred_i_1 : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of write_req_done_hold_cmb_inferred_i_1 : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of write_req_drop_cmb_inferred_i_1 : label is "soft_lutpair81";
begin
  \M_AXI_DC_AWADDR[31]\(104 downto 0) <= \^m_axi_dc_awaddr[31]\(104 downto 0);
  M_AXI_DC_WVALID <= \^m_axi_dc_wvalid\;
  SR(0) <= \^sr\(0);
  \Using_New_CacheInterface_for_AXI.valid_Bits_1_reg[0]\ <= \^using_new_cacheinterface_for_axi.valid_bits_1_reg[0]\;
  read_data_cnt(0 to 1) <= \^read_data_cnt\(0 to 1);
\CacheLine_Cnt[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => CacheLine_Cnt(1),
      I1 => cache_updated_allowed,
      I2 => \^using_new_cacheinterface_for_axi.valid_bits_1_reg[0]\,
      I3 => CacheLine_Cnt(0),
      O => \CacheLine_Cnt_reg[0]\
    );
\CacheLine_Cnt[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^using_new_cacheinterface_for_axi.valid_bits_1_reg[0]\,
      I1 => cache_updated_allowed,
      I2 => CacheLine_Cnt(1),
      O => \CacheLine_Cnt_reg[1]\
    );
\Use_XX_Accesses.No_Coherence.ongoing_accesses[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E000000E00000000"
    )
        port map (
      I0 => ongoing_accesses(1),
      I1 => ongoing_accesses(0),
      I2 => CacheLine_Cnt(1),
      I3 => CacheLine_Cnt(0),
      I4 => cache_updated_allowed,
      I5 => \^using_new_cacheinterface_for_axi.valid_bits_1_reg[0]\,
      O => p_16_in
    );
\Use_XX_Accesses.No_Coherence.xx_valid_data_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => mem_valid_req,
      I1 => mem_valid_req_XX_reg,
      I2 => \^using_new_cacheinterface_for_axi.valid_bits_1_reg[0]\,
      I3 => ongoing_accesses(1),
      I4 => ongoing_accesses(0),
      O => xx_target_word_received
    );
\Use_XX_Accesses.cache_updated_allowed_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8111"
    )
        port map (
      I0 => CacheLine_Cnt(1),
      I1 => CacheLine_Cnt(0),
      I2 => cache_updated_allowed,
      I3 => \^using_new_cacheinterface_for_axi.valid_bits_1_reg[0]\,
      O => \^sr\(0)
    );
\Using_AXI.M_AXI_ARADDR_I_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Using_New_CacheInterface_for_AXI.read_req_done_reg\,
      D => \MEM_DataBus_Addr_reg[0]\(46),
      Q => \^m_axi_dc_awaddr[31]\(13),
      R => sync_reset
    );
\Using_AXI.M_AXI_ARADDR_I_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Using_New_CacheInterface_for_AXI.read_req_done_reg\,
      D => \MEM_DataBus_Addr_reg[0]\(47),
      Q => \^m_axi_dc_awaddr[31]\(14),
      R => sync_reset
    );
\Using_AXI.M_AXI_ARADDR_I_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Using_New_CacheInterface_for_AXI.read_req_done_reg\,
      D => \MEM_DataBus_Addr_reg[0]\(48),
      Q => \^m_axi_dc_awaddr[31]\(15),
      R => sync_reset
    );
\Using_AXI.M_AXI_ARADDR_I_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Using_New_CacheInterface_for_AXI.read_req_done_reg\,
      D => \MEM_DataBus_Addr_reg[0]\(49),
      Q => \^m_axi_dc_awaddr[31]\(16),
      R => sync_reset
    );
\Using_AXI.M_AXI_ARADDR_I_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Using_New_CacheInterface_for_AXI.read_req_done_reg\,
      D => \MEM_DataBus_Addr_reg[0]\(50),
      Q => \^m_axi_dc_awaddr[31]\(17),
      R => sync_reset
    );
\Using_AXI.M_AXI_ARADDR_I_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Using_New_CacheInterface_for_AXI.read_req_done_reg\,
      D => \MEM_DataBus_Addr_reg[0]\(51),
      Q => \^m_axi_dc_awaddr[31]\(18),
      R => sync_reset
    );
\Using_AXI.M_AXI_ARADDR_I_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Using_New_CacheInterface_for_AXI.read_req_done_reg\,
      D => \MEM_DataBus_Addr_reg[0]\(52),
      Q => \^m_axi_dc_awaddr[31]\(19),
      R => sync_reset
    );
\Using_AXI.M_AXI_ARADDR_I_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Using_New_CacheInterface_for_AXI.read_req_done_reg\,
      D => \MEM_DataBus_Addr_reg[0]\(53),
      Q => \^m_axi_dc_awaddr[31]\(20),
      R => sync_reset
    );
\Using_AXI.M_AXI_ARADDR_I_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Using_New_CacheInterface_for_AXI.read_req_done_reg\,
      D => \MEM_DataBus_Addr_reg[0]\(54),
      Q => \^m_axi_dc_awaddr[31]\(21),
      R => sync_reset
    );
\Using_AXI.M_AXI_ARADDR_I_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Using_New_CacheInterface_for_AXI.read_req_done_reg\,
      D => \MEM_DataBus_Addr_reg[0]\(55),
      Q => \^m_axi_dc_awaddr[31]\(22),
      R => sync_reset
    );
\Using_AXI.M_AXI_ARADDR_I_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Using_New_CacheInterface_for_AXI.read_req_done_reg\,
      D => \MEM_DataBus_Addr_reg[0]\(56),
      Q => \^m_axi_dc_awaddr[31]\(23),
      R => sync_reset
    );
\Using_AXI.M_AXI_ARADDR_I_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Using_New_CacheInterface_for_AXI.read_req_done_reg\,
      D => \MEM_DataBus_Addr_reg[0]\(57),
      Q => \^m_axi_dc_awaddr[31]\(24),
      R => sync_reset
    );
\Using_AXI.M_AXI_ARADDR_I_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Using_New_CacheInterface_for_AXI.read_req_done_reg\,
      D => \MEM_DataBus_Addr_reg[0]\(58),
      Q => \^m_axi_dc_awaddr[31]\(25),
      R => sync_reset
    );
\Using_AXI.M_AXI_ARADDR_I_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Using_New_CacheInterface_for_AXI.read_req_done_reg\,
      D => \MEM_DataBus_Addr_reg[0]\(59),
      Q => \^m_axi_dc_awaddr[31]\(26),
      R => sync_reset
    );
\Using_AXI.M_AXI_ARADDR_I_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Using_New_CacheInterface_for_AXI.read_req_done_reg\,
      D => \MEM_DataBus_Addr_reg[0]\(60),
      Q => \^m_axi_dc_awaddr[31]\(27),
      R => sync_reset
    );
\Using_AXI.M_AXI_ARADDR_I_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Using_New_CacheInterface_for_AXI.read_req_done_reg\,
      D => \MEM_DataBus_Addr_reg[0]\(61),
      Q => \^m_axi_dc_awaddr[31]\(28),
      R => sync_reset
    );
\Using_AXI.M_AXI_ARADDR_I_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Using_New_CacheInterface_for_AXI.read_req_done_reg\,
      D => \MEM_DataBus_Addr_reg[0]\(62),
      Q => \^m_axi_dc_awaddr[31]\(29),
      R => sync_reset
    );
\Using_AXI.M_AXI_ARADDR_I_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Using_New_CacheInterface_for_AXI.read_req_done_reg\,
      D => \MEM_DataBus_Addr_reg[0]\(63),
      Q => \^m_axi_dc_awaddr[31]\(30),
      R => sync_reset
    );
\Using_AXI.M_AXI_ARADDR_I_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Using_New_CacheInterface_for_AXI.read_req_done_reg\,
      D => \MEM_DataBus_Addr_reg[0]\(64),
      Q => \^m_axi_dc_awaddr[31]\(31),
      R => sync_reset
    );
\Using_AXI.M_AXI_ARADDR_I_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Using_New_CacheInterface_for_AXI.read_req_done_reg\,
      D => \MEM_DataBus_Addr_reg[0]\(65),
      Q => \^m_axi_dc_awaddr[31]\(32),
      R => sync_reset
    );
\Using_AXI.M_AXI_ARADDR_I_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Using_New_CacheInterface_for_AXI.read_req_done_reg\,
      D => \MEM_DataBus_Addr_reg[0]\(38),
      Q => \^m_axi_dc_awaddr[31]\(5),
      R => sync_reset
    );
\Using_AXI.M_AXI_ARADDR_I_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Using_New_CacheInterface_for_AXI.read_req_done_reg\,
      D => \MEM_DataBus_Addr_reg[0]\(66),
      Q => \^m_axi_dc_awaddr[31]\(33),
      R => sync_reset
    );
\Using_AXI.M_AXI_ARADDR_I_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Using_New_CacheInterface_for_AXI.read_req_done_reg\,
      D => \MEM_DataBus_Addr_reg[0]\(67),
      Q => \^m_axi_dc_awaddr[31]\(34),
      R => sync_reset
    );
\Using_AXI.M_AXI_ARADDR_I_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Using_New_CacheInterface_for_AXI.read_req_done_reg\,
      D => \MEM_DataBus_Addr_reg[0]\(39),
      Q => \^m_axi_dc_awaddr[31]\(6),
      R => sync_reset
    );
\Using_AXI.M_AXI_ARADDR_I_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Using_New_CacheInterface_for_AXI.read_req_done_reg\,
      D => \MEM_DataBus_Addr_reg[0]\(40),
      Q => \^m_axi_dc_awaddr[31]\(7),
      R => sync_reset
    );
\Using_AXI.M_AXI_ARADDR_I_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Using_New_CacheInterface_for_AXI.read_req_done_reg\,
      D => \MEM_DataBus_Addr_reg[0]\(41),
      Q => \^m_axi_dc_awaddr[31]\(8),
      R => sync_reset
    );
\Using_AXI.M_AXI_ARADDR_I_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Using_New_CacheInterface_for_AXI.read_req_done_reg\,
      D => \MEM_DataBus_Addr_reg[0]\(42),
      Q => \^m_axi_dc_awaddr[31]\(9),
      R => sync_reset
    );
\Using_AXI.M_AXI_ARADDR_I_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Using_New_CacheInterface_for_AXI.read_req_done_reg\,
      D => \MEM_DataBus_Addr_reg[0]\(43),
      Q => \^m_axi_dc_awaddr[31]\(10),
      R => sync_reset
    );
\Using_AXI.M_AXI_ARADDR_I_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Using_New_CacheInterface_for_AXI.read_req_done_reg\,
      D => \MEM_DataBus_Addr_reg[0]\(44),
      Q => \^m_axi_dc_awaddr[31]\(11),
      R => sync_reset
    );
\Using_AXI.M_AXI_ARADDR_I_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Using_New_CacheInterface_for_AXI.read_req_done_reg\,
      D => \MEM_DataBus_Addr_reg[0]\(45),
      Q => \^m_axi_dc_awaddr[31]\(12),
      R => sync_reset
    );
\Using_AXI.M_AXI_ARBURST[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"040F0400"
    )
        port map (
      I0 => mem_valid_req,
      I1 => mem_valid_req_XX_reg,
      I2 => sync_reset,
      I3 => \Using_New_CacheInterface_for_AXI.read_req_done_reg\,
      I4 => \^m_axi_dc_awaddr[31]\(2),
      O => \Using_AXI.M_AXI_ARBURST[0]_i_1_n_0\
    );
\Using_AXI.M_AXI_ARBURST[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00F300AA"
    )
        port map (
      I0 => \^m_axi_dc_awaddr[31]\(3),
      I1 => mem_valid_req_XX_reg,
      I2 => mem_valid_req,
      I3 => sync_reset,
      I4 => \Using_New_CacheInterface_for_AXI.read_req_done_reg\,
      O => \Using_AXI.M_AXI_ARBURST[1]_i_1_n_0\
    );
\Using_AXI.M_AXI_ARBURST_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \Using_AXI.M_AXI_ARBURST[0]_i_1_n_0\,
      Q => \^m_axi_dc_awaddr[31]\(2),
      R => '0'
    );
\Using_AXI.M_AXI_ARBURST_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \Using_AXI.M_AXI_ARBURST[1]_i_1_n_0\,
      Q => \^m_axi_dc_awaddr[31]\(3),
      R => '0'
    );
\Using_AXI.M_AXI_ARCACHE_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Using_New_CacheInterface_for_AXI.read_req_done_reg\,
      D => \Using_New_CacheInterface_for_AXI.read_req_done_reg\,
      Q => \^m_axi_dc_awaddr[31]\(1),
      R => sync_reset
    );
\Using_AXI.M_AXI_ARLEN[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => mem_valid_req,
      I1 => mem_valid_req_XX_reg,
      O => Read_Req_Burst1
    );
\Using_AXI.M_AXI_ARLEN_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Using_New_CacheInterface_for_AXI.read_req_done_reg\,
      D => Read_Req_Burst1,
      Q => \^m_axi_dc_awaddr[31]\(4),
      R => sync_reset
    );
\Using_AXI.M_AXI_ARVALID_I_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => M_AXI_ARVALID_I0,
      I1 => M_AXI_DC_ARREADY,
      I2 => \^m_axi_dc_awaddr[31]\(0),
      O => \Using_AXI.M_AXI_ARVALID_I_i_1__0_n_0\
    );
\Using_AXI.M_AXI_ARVALID_I_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2020222020202020"
    )
        port map (
      I0 => \Using_New_CacheInterface_for_AXI.read_req_done_reg\,
      I1 => Read_Req_Granted,
      I2 => pending_write_is_0,
      I3 => M_AXI_DC_BVALID,
      I4 => write_req_granted,
      I5 => pending_write_is_1,
      O => M_AXI_ARVALID_I0
    );
\Using_AXI.M_AXI_ARVALID_I_reg\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \Using_AXI.M_AXI_ARVALID_I_i_1__0_n_0\,
      Q => \^m_axi_dc_awaddr[31]\(0),
      R => sync_reset
    );
\Using_AXI.Use_AXI_Write.Addr_bit[0].Addr_bit_FDSE\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDSE
     port map (
      Clk => Clk,
      \Using_FPGA.Native_0\ => \Using_AXI.Use_AXI_Write.Addr_bit[0].Addr_bit_FDSE_n_1\,
      sync_reset => sync_reset,
      w_read_fifo_addr_0 => w_read_fifo_addr_0,
      w_read_fifo_addr_1 => w_read_fifo_addr_1,
      w_read_fifo_addr_2 => w_read_fifo_addr_2,
      w_read_fifo_addr_3 => w_read_fifo_addr_3,
      w_read_fifo_addr_i_3 => w_read_fifo_addr_i_3
    );
\Using_AXI.Use_AXI_Write.Addr_bit[0].Addr_bit_LUT\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6__parameterized20\
     port map (
      I1 => I1,
      M_AXI_DC_WREADY => M_AXI_DC_WREADY,
      \Using_FPGA.Native_0\ => \Using_AXI.Use_AXI_Write.Addr_bit[1].Addr_bit_FDSE_n_1\,
      \Using_FPGA.Native_1\ => \^m_axi_dc_wvalid\,
      Write_Data_Valid => Write_Data_Valid,
      w_read_fifo_addr_3 => w_read_fifo_addr_3,
      w_read_fifo_addr_i_3 => w_read_fifo_addr_i_3
    );
\Using_AXI.Use_AXI_Write.Addr_bit[1].Addr_bit_FDSE\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDSE_181
     port map (
      Clk => Clk,
      \Using_FPGA.Native_0\ => \Using_AXI.Use_AXI_Write.Addr_bit[1].Addr_bit_FDSE_n_1\,
      sync_reset => sync_reset,
      w_read_fifo_addr_0 => w_read_fifo_addr_0,
      w_read_fifo_addr_1 => w_read_fifo_addr_1,
      w_read_fifo_addr_2 => w_read_fifo_addr_2,
      w_read_fifo_addr_3 => w_read_fifo_addr_3,
      w_read_fifo_addr_i_2 => w_read_fifo_addr_i_2
    );
\Using_AXI.Use_AXI_Write.Addr_bit[1].Addr_bit_LUT\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6__parameterized20_182\
     port map (
      M_AXI_DC_WREADY => M_AXI_DC_WREADY,
      \Using_FPGA.Native_0\ => \Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_FDSE_n_3\,
      \Using_FPGA.Native_1\ => \Using_AXI.Use_AXI_Write.Addr_bit[2].Addr_bit_FDSE_n_1\,
      \Using_FPGA.Native_2\ => \^m_axi_dc_wvalid\,
      Write_Data_Valid => Write_Data_Valid,
      w_read_fifo_addr_2 => w_read_fifo_addr_2,
      w_read_fifo_addr_i_2 => w_read_fifo_addr_i_2
    );
\Using_AXI.Use_AXI_Write.Addr_bit[2].Addr_bit_FDSE\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDSE_183
     port map (
      Clk => Clk,
      I1 => I1,
      \Using_FPGA.Native_0\ => \Using_AXI.Use_AXI_Write.Addr_bit[2].Addr_bit_FDSE_n_1\,
      \Using_FPGA.Native_1\ => \Using_AXI.Use_AXI_Write.Addr_bit[2].Addr_bit_FDSE_n_2\,
      sync_reset => sync_reset,
      w_read_fifo_addr_0 => w_read_fifo_addr_0,
      w_read_fifo_addr_1 => w_read_fifo_addr_1,
      w_read_fifo_addr_2 => w_read_fifo_addr_2,
      w_read_fifo_addr_3 => w_read_fifo_addr_3,
      w_read_fifo_addr_i_1 => w_read_fifo_addr_i_1
    );
\Using_AXI.Use_AXI_Write.Addr_bit[2].Addr_bit_LUT\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6__parameterized20_184\
     port map (
      M_AXI_DC_WREADY => M_AXI_DC_WREADY,
      \Using_FPGA.Native_0\ => \Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_FDSE_n_1\,
      \Using_FPGA.Native_1\ => \Using_AXI.Use_AXI_Write.Addr_bit[2].Addr_bit_FDSE_n_2\,
      \Using_FPGA.Native_2\ => \^m_axi_dc_wvalid\,
      Write_Data_Valid => Write_Data_Valid,
      w_read_fifo_addr_1 => w_read_fifo_addr_1,
      w_read_fifo_addr_i_1 => w_read_fifo_addr_i_1
    );
\Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_FDSE\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDSE_185
     port map (
      Clk => Clk,
      \Using_FPGA.Native_0\ => \Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_FDSE_n_1\,
      \Using_FPGA.Native_1\ => \Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_FDSE_n_2\,
      \Using_FPGA.Native_2\ => \Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_FDSE_n_3\,
      sync_reset => sync_reset,
      w_read_fifo_addr_0 => w_read_fifo_addr_0,
      w_read_fifo_addr_1 => w_read_fifo_addr_1,
      w_read_fifo_addr_2 => w_read_fifo_addr_2,
      w_read_fifo_addr_i_0 => w_read_fifo_addr_i_0
    );
\Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_LUT\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6__parameterized20_186\
     port map (
      M_AXI_DC_WREADY => M_AXI_DC_WREADY,
      \Using_FPGA.Native_0\ => \Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_FDSE_n_2\,
      \Using_FPGA.Native_1\ => \^m_axi_dc_wvalid\,
      Write_Data_Stall => Write_Data_Stall,
      Write_Data_Valid => Write_Data_Valid,
      mem_valid_req_XX_reg => mem_valid_req_XX_reg,
      mem_write_req_reg => mem_write_req_reg,
      w_read_fifo_addr_0 => w_read_fifo_addr_0,
      w_read_fifo_addr_i_0 => w_read_fifo_addr_i_0,
      write_data_done => write_data_done
    );
\Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][0]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(3),
      A1 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(2),
      A2 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(1),
      A3 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(0),
      CE => write_req_granted,
      CLK => Clk,
      D => \MEM_DataBus_Addr_reg[0]\(67),
      Q => \^m_axi_dc_awaddr[31]\(104)
    );
\Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][0]_srl16_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => write_req,
      I1 => new_write_cmd_allowed,
      O => write_req_granted
    );
\Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][10]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(3),
      A1 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(2),
      A2 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(1),
      A3 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(0),
      CE => write_req_granted,
      CLK => Clk,
      D => \MEM_DataBus_Addr_reg[0]\(57),
      Q => \^m_axi_dc_awaddr[31]\(94)
    );
\Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][11]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(3),
      A1 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(2),
      A2 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(1),
      A3 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(0),
      CE => write_req_granted,
      CLK => Clk,
      D => \MEM_DataBus_Addr_reg[0]\(56),
      Q => \^m_axi_dc_awaddr[31]\(93)
    );
\Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][12]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(3),
      A1 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(2),
      A2 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(1),
      A3 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(0),
      CE => write_req_granted,
      CLK => Clk,
      D => \MEM_DataBus_Addr_reg[0]\(55),
      Q => \^m_axi_dc_awaddr[31]\(92)
    );
\Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][13]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(3),
      A1 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(2),
      A2 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(1),
      A3 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(0),
      CE => write_req_granted,
      CLK => Clk,
      D => \MEM_DataBus_Addr_reg[0]\(54),
      Q => \^m_axi_dc_awaddr[31]\(91)
    );
\Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][14]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(3),
      A1 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(2),
      A2 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(1),
      A3 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(0),
      CE => write_req_granted,
      CLK => Clk,
      D => \MEM_DataBus_Addr_reg[0]\(53),
      Q => \^m_axi_dc_awaddr[31]\(90)
    );
\Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][15]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(3),
      A1 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(2),
      A2 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(1),
      A3 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(0),
      CE => write_req_granted,
      CLK => Clk,
      D => \MEM_DataBus_Addr_reg[0]\(52),
      Q => \^m_axi_dc_awaddr[31]\(89)
    );
\Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][16]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(3),
      A1 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(2),
      A2 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(1),
      A3 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(0),
      CE => write_req_granted,
      CLK => Clk,
      D => \MEM_DataBus_Addr_reg[0]\(51),
      Q => \^m_axi_dc_awaddr[31]\(88)
    );
\Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][17]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(3),
      A1 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(2),
      A2 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(1),
      A3 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(0),
      CE => write_req_granted,
      CLK => Clk,
      D => \MEM_DataBus_Addr_reg[0]\(50),
      Q => \^m_axi_dc_awaddr[31]\(87)
    );
\Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][18]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(3),
      A1 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(2),
      A2 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(1),
      A3 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(0),
      CE => write_req_granted,
      CLK => Clk,
      D => \MEM_DataBus_Addr_reg[0]\(49),
      Q => \^m_axi_dc_awaddr[31]\(86)
    );
\Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][19]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(3),
      A1 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(2),
      A2 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(1),
      A3 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(0),
      CE => write_req_granted,
      CLK => Clk,
      D => \MEM_DataBus_Addr_reg[0]\(48),
      Q => \^m_axi_dc_awaddr[31]\(85)
    );
\Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][1]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(3),
      A1 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(2),
      A2 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(1),
      A3 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(0),
      CE => write_req_granted,
      CLK => Clk,
      D => \MEM_DataBus_Addr_reg[0]\(66),
      Q => \^m_axi_dc_awaddr[31]\(103)
    );
\Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][20]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(3),
      A1 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(2),
      A2 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(1),
      A3 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(0),
      CE => write_req_granted,
      CLK => Clk,
      D => \MEM_DataBus_Addr_reg[0]\(47),
      Q => \^m_axi_dc_awaddr[31]\(84)
    );
\Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][21]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(3),
      A1 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(2),
      A2 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(1),
      A3 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(0),
      CE => write_req_granted,
      CLK => Clk,
      D => \MEM_DataBus_Addr_reg[0]\(46),
      Q => \^m_axi_dc_awaddr[31]\(83)
    );
\Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][22]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(3),
      A1 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(2),
      A2 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(1),
      A3 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(0),
      CE => write_req_granted,
      CLK => Clk,
      D => \MEM_DataBus_Addr_reg[0]\(45),
      Q => \^m_axi_dc_awaddr[31]\(82)
    );
\Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][23]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(3),
      A1 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(2),
      A2 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(1),
      A3 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(0),
      CE => write_req_granted,
      CLK => Clk,
      D => \MEM_DataBus_Addr_reg[0]\(44),
      Q => \^m_axi_dc_awaddr[31]\(81)
    );
\Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][24]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(3),
      A1 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(2),
      A2 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(1),
      A3 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(0),
      CE => write_req_granted,
      CLK => Clk,
      D => \MEM_DataBus_Addr_reg[0]\(43),
      Q => \^m_axi_dc_awaddr[31]\(80)
    );
\Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][25]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(3),
      A1 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(2),
      A2 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(1),
      A3 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(0),
      CE => write_req_granted,
      CLK => Clk,
      D => \MEM_DataBus_Addr_reg[0]\(42),
      Q => \^m_axi_dc_awaddr[31]\(79)
    );
\Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][26]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(3),
      A1 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(2),
      A2 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(1),
      A3 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(0),
      CE => write_req_granted,
      CLK => Clk,
      D => \MEM_DataBus_Addr_reg[0]\(41),
      Q => \^m_axi_dc_awaddr[31]\(78)
    );
\Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][27]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(3),
      A1 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(2),
      A2 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(1),
      A3 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(0),
      CE => write_req_granted,
      CLK => Clk,
      D => \MEM_DataBus_Addr_reg[0]\(40),
      Q => \^m_axi_dc_awaddr[31]\(77)
    );
\Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][28]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(3),
      A1 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(2),
      A2 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(1),
      A3 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(0),
      CE => write_req_granted,
      CLK => Clk,
      D => \MEM_DataBus_Addr_reg[0]\(39),
      Q => \^m_axi_dc_awaddr[31]\(76)
    );
\Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][29]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(3),
      A1 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(2),
      A2 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(1),
      A3 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(0),
      CE => write_req_granted,
      CLK => Clk,
      D => \MEM_DataBus_Addr_reg[0]\(38),
      Q => \^m_axi_dc_awaddr[31]\(75)
    );
\Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][2]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(3),
      A1 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(2),
      A2 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(1),
      A3 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(0),
      CE => write_req_granted,
      CLK => Clk,
      D => \MEM_DataBus_Addr_reg[0]\(65),
      Q => \^m_axi_dc_awaddr[31]\(102)
    );
\Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][30]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(3),
      A1 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(2),
      A2 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(1),
      A3 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(0),
      CE => write_req_granted,
      CLK => Clk,
      D => \MEM_DataBus_Addr_reg[0]\(37),
      Q => \^m_axi_dc_awaddr[31]\(74)
    );
\Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][31]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(3),
      A1 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(2),
      A2 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(1),
      A3 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(0),
      CE => write_req_granted,
      CLK => Clk,
      D => \MEM_DataBus_Addr_reg[0]\(36),
      Q => \^m_axi_dc_awaddr[31]\(73)
    );
\Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][3]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(3),
      A1 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(2),
      A2 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(1),
      A3 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(0),
      CE => write_req_granted,
      CLK => Clk,
      D => \MEM_DataBus_Addr_reg[0]\(64),
      Q => \^m_axi_dc_awaddr[31]\(101)
    );
\Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][4]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(3),
      A1 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(2),
      A2 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(1),
      A3 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(0),
      CE => write_req_granted,
      CLK => Clk,
      D => \MEM_DataBus_Addr_reg[0]\(63),
      Q => \^m_axi_dc_awaddr[31]\(100)
    );
\Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][5]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(3),
      A1 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(2),
      A2 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(1),
      A3 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(0),
      CE => write_req_granted,
      CLK => Clk,
      D => \MEM_DataBus_Addr_reg[0]\(62),
      Q => \^m_axi_dc_awaddr[31]\(99)
    );
\Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][6]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(3),
      A1 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(2),
      A2 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(1),
      A3 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(0),
      CE => write_req_granted,
      CLK => Clk,
      D => \MEM_DataBus_Addr_reg[0]\(61),
      Q => \^m_axi_dc_awaddr[31]\(98)
    );
\Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][7]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(3),
      A1 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(2),
      A2 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(1),
      A3 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(0),
      CE => write_req_granted,
      CLK => Clk,
      D => \MEM_DataBus_Addr_reg[0]\(60),
      Q => \^m_axi_dc_awaddr[31]\(97)
    );
\Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][8]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(3),
      A1 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(2),
      A2 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(1),
      A3 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(0),
      CE => write_req_granted,
      CLK => Clk,
      D => \MEM_DataBus_Addr_reg[0]\(59),
      Q => \^m_axi_dc_awaddr[31]\(96)
    );
\Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][9]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(3),
      A1 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(2),
      A2 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(1),
      A3 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(0),
      CE => write_req_granted,
      CLK => Clk,
      D => \MEM_DataBus_Addr_reg[0]\(58),
      Q => \^m_axi_dc_awaddr[31]\(95)
    );
\Using_AXI.Use_AXI_Write.aw_read_fifo_addr[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \^m_axi_dc_awaddr[31]\(72),
      I1 => M_AXI_DC_AWREADY,
      I2 => write_req,
      I3 => new_write_cmd_allowed,
      O => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr[0]_i_1_n_0\
    );
\Using_AXI.Use_AXI_Write.aw_read_fifo_addr[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF40FD02"
    )
        port map (
      I0 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr[0]_i_3_n_0\,
      I1 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(3),
      I2 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(2),
      I3 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(0),
      I4 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(1),
      O => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr[0]_i_2_n_0\
    );
\Using_AXI.Use_AXI_Write.aw_read_fifo_addr[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0888"
    )
        port map (
      I0 => M_AXI_DC_AWREADY,
      I1 => \^m_axi_dc_awaddr[31]\(72),
      I2 => new_write_cmd_allowed,
      I3 => write_req,
      O => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr[0]_i_3_n_0\
    );
\Using_AXI.Use_AXI_Write.aw_read_fifo_addr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5AA2AFFBF0040"
    )
        port map (
      I0 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(3),
      I1 => M_AXI_DC_AWREADY,
      I2 => \^m_axi_dc_awaddr[31]\(72),
      I3 => write_req_granted,
      I4 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(1),
      I5 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(2),
      O => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr[1]_i_1_n_0\
    );
\Using_AXI.Use_AXI_Write.aw_read_fifo_addr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55959595AA6A6A6A"
    )
        port map (
      I0 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(3),
      I1 => M_AXI_DC_AWREADY,
      I2 => \^m_axi_dc_awaddr[31]\(72),
      I3 => new_write_cmd_allowed,
      I4 => write_req,
      I5 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(2),
      O => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr[2]_i_1_n_0\
    );
\Using_AXI.Use_AXI_Write.aw_read_fifo_addr[3]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(3),
      O => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr[3]_i_1_n_0\
    );
\Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => Clk,
      CE => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr[0]_i_1_n_0\,
      D => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr[0]_i_2_n_0\,
      Q => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(0),
      S => sync_reset
    );
\Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => Clk,
      CE => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr[0]_i_1_n_0\,
      D => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr[1]_i_1_n_0\,
      Q => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(1),
      S => sync_reset
    );
\Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => Clk,
      CE => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr[0]_i_1_n_0\,
      D => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr[2]_i_1_n_0\,
      Q => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(2),
      S => sync_reset
    );
\Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => Clk,
      CE => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr[0]_i_1_n_0\,
      D => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr[3]_i_1_n_0\,
      Q => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(3),
      S => sync_reset
    );
\Using_AXI.Use_AXI_Write.aw_read_fifo_not_empty_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB0B0B0"
    )
        port map (
      I0 => \Using_AXI.Use_AXI_Write.aw_read_fifo_not_empty_i_2_n_0\,
      I1 => M_AXI_DC_AWREADY,
      I2 => \^m_axi_dc_awaddr[31]\(72),
      I3 => new_write_cmd_allowed,
      I4 => write_req,
      O => \Using_AXI.Use_AXI_Write.aw_read_fifo_not_empty_i_1_n_0\
    );
\Using_AXI.Use_AXI_Write.aw_read_fifo_not_empty_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(2),
      I1 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(3),
      I2 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(1),
      I3 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(0),
      O => \Using_AXI.Use_AXI_Write.aw_read_fifo_not_empty_i_2_n_0\
    );
\Using_AXI.Use_AXI_Write.aw_read_fifo_not_empty_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \Using_AXI.Use_AXI_Write.aw_read_fifo_not_empty_i_1_n_0\,
      Q => \^m_axi_dc_awaddr[31]\(72),
      R => sync_reset
    );
\Using_AXI.Use_AXI_Write.aw_w_fifo_exist_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF70F0F0F0"
    )
        port map (
      I0 => \aw_w_fifo_almost_empty__2\,
      I1 => \^m_axi_dc_awaddr[31]\(35),
      I2 => \Using_AXI.Use_AXI_Write.aw_w_fifo_exist_reg_n_0\,
      I3 => w_fifo_exist,
      I4 => M_AXI_DC_WREADY,
      I5 => write_req_granted,
      O => \Using_AXI.Use_AXI_Write.aw_w_fifo_exist_i_1_n_0\
    );
\Using_AXI.Use_AXI_Write.aw_w_fifo_exist_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \Using_AXI.Use_AXI_Write.aw_w_read_fifo_addr_reg__0\(0),
      I1 => \Using_AXI.Use_AXI_Write.aw_w_read_fifo_addr_reg__0\(1),
      I2 => \Using_AXI.Use_AXI_Write.aw_w_read_fifo_addr_reg__0\(3),
      I3 => \Using_AXI.Use_AXI_Write.aw_w_read_fifo_addr_reg__0\(2),
      O => \aw_w_fifo_almost_empty__2\
    );
\Using_AXI.Use_AXI_Write.aw_w_fifo_exist_reg\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \Using_AXI.Use_AXI_Write.aw_w_fifo_exist_i_1_n_0\,
      Q => \Using_AXI.Use_AXI_Write.aw_w_fifo_exist_reg_n_0\,
      R => sync_reset
    );
\Using_AXI.Use_AXI_Write.aw_w_fifo_mem_reg[15][5]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \Using_AXI.Use_AXI_Write.aw_w_read_fifo_addr_reg__0\(3),
      A1 => \Using_AXI.Use_AXI_Write.aw_w_read_fifo_addr_reg__0\(2),
      A2 => \Using_AXI.Use_AXI_Write.aw_w_read_fifo_addr_reg__0\(1),
      A3 => \Using_AXI.Use_AXI_Write.aw_w_read_fifo_addr_reg__0\(0),
      CE => write_req_granted,
      CLK => Clk,
      D => \MEM_DataBus_Addr_reg[0]\(3),
      Q => convert_Strobe(0)
    );
\Using_AXI.Use_AXI_Write.aw_w_fifo_mem_reg[15][6]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \Using_AXI.Use_AXI_Write.aw_w_read_fifo_addr_reg__0\(3),
      A1 => \Using_AXI.Use_AXI_Write.aw_w_read_fifo_addr_reg__0\(2),
      A2 => \Using_AXI.Use_AXI_Write.aw_w_read_fifo_addr_reg__0\(1),
      A3 => \Using_AXI.Use_AXI_Write.aw_w_read_fifo_addr_reg__0\(0),
      CE => write_req_granted,
      CLK => Clk,
      D => \MEM_DataBus_Addr_reg[0]\(2),
      Q => convert_Strobe(1)
    );
\Using_AXI.Use_AXI_Write.aw_w_fifo_mem_reg[15][7]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \Using_AXI.Use_AXI_Write.aw_w_read_fifo_addr_reg__0\(3),
      A1 => \Using_AXI.Use_AXI_Write.aw_w_read_fifo_addr_reg__0\(2),
      A2 => \Using_AXI.Use_AXI_Write.aw_w_read_fifo_addr_reg__0\(1),
      A3 => \Using_AXI.Use_AXI_Write.aw_w_read_fifo_addr_reg__0\(0),
      CE => write_req_granted,
      CLK => Clk,
      D => \MEM_DataBus_Addr_reg[0]\(1),
      Q => convert_Strobe(2)
    );
\Using_AXI.Use_AXI_Write.aw_w_fifo_mem_reg[15][8]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \Using_AXI.Use_AXI_Write.aw_w_read_fifo_addr_reg__0\(3),
      A1 => \Using_AXI.Use_AXI_Write.aw_w_read_fifo_addr_reg__0\(2),
      A2 => \Using_AXI.Use_AXI_Write.aw_w_read_fifo_addr_reg__0\(1),
      A3 => \Using_AXI.Use_AXI_Write.aw_w_read_fifo_addr_reg__0\(0),
      CE => write_req_granted,
      CLK => Clk,
      D => \MEM_DataBus_Addr_reg[0]\(0),
      Q => convert_Strobe(3)
    );
\Using_AXI.Use_AXI_Write.aw_w_read_fifo_addr[3]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \Using_AXI.Use_AXI_Write.aw_w_read_fifo_addr_reg__0\(3),
      O => \Using_AXI.Use_AXI_Write.aw_w_read_fifo_addr[3]_i_1_n_0\
    );
\Using_AXI.Use_AXI_Write.aw_w_read_fifo_addr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => Clk,
      CE => \Using_AXI.Use_AXI_Write.exist_bit_FDRE_n_11\,
      D => \Using_AXI.Use_AXI_Write.exist_bit_FDRE_n_1\,
      Q => \Using_AXI.Use_AXI_Write.aw_w_read_fifo_addr_reg__0\(0),
      S => sync_reset
    );
\Using_AXI.Use_AXI_Write.aw_w_read_fifo_addr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => Clk,
      CE => \Using_AXI.Use_AXI_Write.exist_bit_FDRE_n_11\,
      D => \Using_AXI.Use_AXI_Write.exist_bit_FDRE_n_2\,
      Q => \Using_AXI.Use_AXI_Write.aw_w_read_fifo_addr_reg__0\(1),
      S => sync_reset
    );
\Using_AXI.Use_AXI_Write.aw_w_read_fifo_addr_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => Clk,
      CE => \Using_AXI.Use_AXI_Write.exist_bit_FDRE_n_11\,
      D => \Using_AXI.Use_AXI_Write.exist_bit_FDRE_n_3\,
      Q => \Using_AXI.Use_AXI_Write.aw_w_read_fifo_addr_reg__0\(2),
      S => sync_reset
    );
\Using_AXI.Use_AXI_Write.aw_w_read_fifo_addr_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => Clk,
      CE => \Using_AXI.Use_AXI_Write.exist_bit_FDRE_n_11\,
      D => \Using_AXI.Use_AXI_Write.aw_w_read_fifo_addr[3]_i_1_n_0\,
      Q => \Using_AXI.Use_AXI_Write.aw_w_read_fifo_addr_reg__0\(3),
      S => sync_reset
    );
\Using_AXI.Use_AXI_Write.exist_bit_FDRE\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE
     port map (
      Clk => Clk,
      D(2) => \Using_AXI.Use_AXI_Write.exist_bit_FDRE_n_1\,
      D(1) => \Using_AXI.Use_AXI_Write.exist_bit_FDRE_n_2\,
      D(0) => \Using_AXI.Use_AXI_Write.exist_bit_FDRE_n_3\,
      E(0) => \Using_AXI.Use_AXI_Write.exist_bit_FDRE_n_11\,
      M_AXI_DC_WREADY => M_AXI_DC_WREADY,
      \M_AXI_DC_WSTRB[3]\(4 downto 0) => \^m_axi_dc_awaddr[31]\(39 downto 35),
      M_AXI_DC_WVALID => \^m_axi_dc_wvalid\,
      Q(3) => \Using_AXI.Use_AXI_Write.aw_w_read_fifo_addr_reg__0\(0),
      Q(2) => \Using_AXI.Use_AXI_Write.aw_w_read_fifo_addr_reg__0\(1),
      Q(1) => \Using_AXI.Use_AXI_Write.aw_w_read_fifo_addr_reg__0\(2),
      Q(0) => \Using_AXI.Use_AXI_Write.aw_w_read_fifo_addr_reg__0\(3),
      \Using_AXI.Use_AXI_Write.aw_w_fifo_exist_reg\ => \Using_AXI.Use_AXI_Write.aw_w_fifo_exist_reg_n_0\,
      \Using_AXI.Use_AXI_Write.new_write_cmd_allowed_reg\ => \Using_AXI.Use_AXI_Write.exist_bit_FDRE_n_4\,
      \Using_AXI.Use_AXI_Write.pending_write_reg[4]\(3 downto 0) => \Using_AXI.Use_AXI_Write.pending_write_reg__0\(4 downto 1),
      \Using_AXI.Use_AXI_Write.write_data_stall_i_reg\ => \Using_AXI.Use_AXI_Write.exist_bit_FDRE_n_12\,
      Write_Data_Stall => Write_Data_Stall,
      Write_Data_Valid => Write_Data_Valid,
      allow_aw_write => allow_aw_write,
      \out\(3) => convert_Strobe(0),
      \out\(2) => convert_Strobe(1),
      \out\(1) => convert_Strobe(2),
      \out\(0) => convert_Strobe(3),
      sync_reset => sync_reset,
      w_fifo_exist => w_fifo_exist,
      w_fifo_exist_i => w_fifo_exist_i,
      w_read_fifo_addr_0 => w_read_fifo_addr_0,
      w_read_fifo_addr_1 => w_read_fifo_addr_1,
      w_read_fifo_addr_2 => w_read_fifo_addr_2,
      w_read_fifo_addr_3 => w_read_fifo_addr_3,
      write_cacheline_offset(0 to 1) => write_cacheline_offset(0 to 1),
      write_req_granted => write_req_granted
    );
\Using_AXI.Use_AXI_Write.exist_bit_LUT\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6__parameterized22\
     port map (
      M_AXI_DC_WREADY => M_AXI_DC_WREADY,
      \Using_FPGA.Native_0\ => \Using_AXI.Use_AXI_Write.Addr_bit[0].Addr_bit_FDSE_n_1\,
      \Using_FPGA.Native_1\ => \^m_axi_dc_wvalid\,
      Write_Data_Valid => Write_Data_Valid,
      w_fifo_exist => w_fifo_exist,
      w_fifo_exist_i => w_fifo_exist_i
    );
\Using_AXI.Use_AXI_Write.new_write_cmd_allowed_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB3FFFFFFBFFFFFF"
    )
        port map (
      I0 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr[0]_i_3_n_0\,
      I1 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(0),
      I2 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(3),
      I3 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(2),
      I4 => \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0\(1),
      I5 => \new_write_aw__0\,
      O => allow_aw_write
    );
\Using_AXI.Use_AXI_Write.new_write_cmd_allowed_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0888"
    )
        port map (
      I0 => new_write_cmd_allowed,
      I1 => write_req,
      I2 => M_AXI_DC_AWREADY,
      I3 => \^m_axi_dc_awaddr[31]\(72),
      O => \new_write_aw__0\
    );
\Using_AXI.Use_AXI_Write.new_write_cmd_allowed_reg\: unisim.vcomponents.FDSE
     port map (
      C => Clk,
      CE => '1',
      D => \Using_AXI.Use_AXI_Write.exist_bit_FDRE_n_4\,
      Q => new_write_cmd_allowed,
      S => sync_reset
    );
\Using_AXI.Use_AXI_Write.pending_write[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \Using_AXI.Use_AXI_Write.pending_write_reg__0\(0),
      O => \Using_AXI.Use_AXI_Write.pending_write[0]_i_1_n_0\
    );
\Using_AXI.Use_AXI_Write.pending_write[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAA6A6A95559595"
    )
        port map (
      I0 => \Using_AXI.Use_AXI_Write.pending_write_reg__0\(0),
      I1 => new_write_cmd_allowed,
      I2 => write_req,
      I3 => pending_write_is_0,
      I4 => M_AXI_DC_BVALID,
      I5 => \Using_AXI.Use_AXI_Write.pending_write_reg__0\(1),
      O => \Using_AXI.Use_AXI_Write.pending_write[1]_i_1_n_0\
    );
\Using_AXI.Use_AXI_Write.pending_write[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F778088EAEE1511"
    )
        port map (
      I0 => \Using_AXI.Use_AXI_Write.pending_write_reg__0\(0),
      I1 => write_req_granted,
      I2 => pending_write_is_0,
      I3 => M_AXI_DC_BVALID,
      I4 => \Using_AXI.Use_AXI_Write.pending_write_reg__0\(2),
      I5 => \Using_AXI.Use_AXI_Write.pending_write_reg__0\(1),
      O => \Using_AXI.Use_AXI_Write.pending_write[2]_i_1_n_0\
    );
\Using_AXI.Use_AXI_Write.pending_write[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F80FE01"
    )
        port map (
      I0 => p_62_out,
      I1 => \Using_AXI.Use_AXI_Write.pending_write_reg__0\(0),
      I2 => \Using_AXI.Use_AXI_Write.pending_write_reg__0\(1),
      I3 => \Using_AXI.Use_AXI_Write.pending_write_reg__0\(3),
      I4 => \Using_AXI.Use_AXI_Write.pending_write_reg__0\(2),
      O => \Using_AXI.Use_AXI_Write.pending_write[3]_i_1_n_0\
    );
\Using_AXI.Use_AXI_Write.pending_write[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8878"
    )
        port map (
      I0 => write_req,
      I1 => new_write_cmd_allowed,
      I2 => M_AXI_DC_BVALID,
      I3 => pending_write_is_0,
      O => last_outstanding_write
    );
\Using_AXI.Use_AXI_Write.pending_write[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF8000FFFE0001"
    )
        port map (
      I0 => \Using_AXI.Use_AXI_Write.pending_write_reg__0\(1),
      I1 => \Using_AXI.Use_AXI_Write.pending_write_reg__0\(0),
      I2 => p_62_out,
      I3 => \Using_AXI.Use_AXI_Write.pending_write_reg__0\(2),
      I4 => \Using_AXI.Use_AXI_Write.pending_write_reg__0\(4),
      I5 => \Using_AXI.Use_AXI_Write.pending_write_reg__0\(3),
      O => \Using_AXI.Use_AXI_Write.pending_write[4]_i_2_n_0\
    );
\Using_AXI.Use_AXI_Write.pending_write[4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8088"
    )
        port map (
      I0 => new_write_cmd_allowed,
      I1 => write_req,
      I2 => pending_write_is_0,
      I3 => M_AXI_DC_BVALID,
      O => p_62_out
    );
\Using_AXI.Use_AXI_Write.pending_write_is_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00F8F8F8"
    )
        port map (
      I0 => pending_write_is_1,
      I1 => M_AXI_DC_BVALID,
      I2 => pending_write_is_0,
      I3 => write_req,
      I4 => new_write_cmd_allowed,
      O => \Using_AXI.Use_AXI_Write.pending_write_is_0_i_1_n_0\
    );
\Using_AXI.Use_AXI_Write.pending_write_is_0_reg\: unisim.vcomponents.FDSE
     port map (
      C => Clk,
      CE => '1',
      D => \Using_AXI.Use_AXI_Write.pending_write_is_0_i_1_n_0\,
      Q => pending_write_is_0,
      S => sync_reset
    );
\Using_AXI.Use_AXI_Write.pending_write_is_1_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000006"
    )
        port map (
      I0 => p_62_out,
      I1 => \Using_AXI.Use_AXI_Write.pending_write_reg__0\(1),
      I2 => \Using_AXI.Use_AXI_Write.pending_write_reg__0\(2),
      I3 => \Using_AXI.Use_AXI_Write.pending_write_reg__0\(0),
      I4 => \Using_AXI.Use_AXI_Write.pending_write_reg__0\(3),
      I5 => \Using_AXI.Use_AXI_Write.pending_write_reg__0\(4),
      O => \Using_AXI.Use_AXI_Write.pending_write_is_1_i_1_n_0\
    );
\Using_AXI.Use_AXI_Write.pending_write_is_1_reg\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => last_outstanding_write,
      D => \Using_AXI.Use_AXI_Write.pending_write_is_1_i_1_n_0\,
      Q => pending_write_is_1,
      R => sync_reset
    );
\Using_AXI.Use_AXI_Write.pending_write_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => last_outstanding_write,
      D => \Using_AXI.Use_AXI_Write.pending_write[0]_i_1_n_0\,
      Q => \Using_AXI.Use_AXI_Write.pending_write_reg__0\(0),
      R => sync_reset
    );
\Using_AXI.Use_AXI_Write.pending_write_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => last_outstanding_write,
      D => \Using_AXI.Use_AXI_Write.pending_write[1]_i_1_n_0\,
      Q => \Using_AXI.Use_AXI_Write.pending_write_reg__0\(1),
      R => sync_reset
    );
\Using_AXI.Use_AXI_Write.pending_write_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => last_outstanding_write,
      D => \Using_AXI.Use_AXI_Write.pending_write[2]_i_1_n_0\,
      Q => \Using_AXI.Use_AXI_Write.pending_write_reg__0\(2),
      R => sync_reset
    );
\Using_AXI.Use_AXI_Write.pending_write_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => last_outstanding_write,
      D => \Using_AXI.Use_AXI_Write.pending_write[3]_i_1_n_0\,
      Q => \Using_AXI.Use_AXI_Write.pending_write_reg__0\(3),
      R => sync_reset
    );
\Using_AXI.Use_AXI_Write.pending_write_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => last_outstanding_write,
      D => \Using_AXI.Use_AXI_Write.pending_write[4]_i_2_n_0\,
      Q => \Using_AXI.Use_AXI_Write.pending_write_reg__0\(4),
      R => sync_reset
    );
\Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][0]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => w_read_fifo_addr_0,
      A1 => w_read_fifo_addr_1,
      A2 => w_read_fifo_addr_2,
      A3 => w_read_fifo_addr_3,
      CE => Write_Data_Valid,
      CLK => Clk,
      D => \MEM_DataBus_Addr_reg[0]\(35),
      Q => \^m_axi_dc_awaddr[31]\(71)
    );
\Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][10]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => w_read_fifo_addr_0,
      A1 => w_read_fifo_addr_1,
      A2 => w_read_fifo_addr_2,
      A3 => w_read_fifo_addr_3,
      CE => Write_Data_Valid,
      CLK => Clk,
      D => \MEM_DataBus_Addr_reg[0]\(25),
      Q => \^m_axi_dc_awaddr[31]\(61)
    );
\Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][11]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => w_read_fifo_addr_0,
      A1 => w_read_fifo_addr_1,
      A2 => w_read_fifo_addr_2,
      A3 => w_read_fifo_addr_3,
      CE => Write_Data_Valid,
      CLK => Clk,
      D => \MEM_DataBus_Addr_reg[0]\(24),
      Q => \^m_axi_dc_awaddr[31]\(60)
    );
\Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][12]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => w_read_fifo_addr_0,
      A1 => w_read_fifo_addr_1,
      A2 => w_read_fifo_addr_2,
      A3 => w_read_fifo_addr_3,
      CE => Write_Data_Valid,
      CLK => Clk,
      D => \MEM_DataBus_Addr_reg[0]\(23),
      Q => \^m_axi_dc_awaddr[31]\(59)
    );
\Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][13]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => w_read_fifo_addr_0,
      A1 => w_read_fifo_addr_1,
      A2 => w_read_fifo_addr_2,
      A3 => w_read_fifo_addr_3,
      CE => Write_Data_Valid,
      CLK => Clk,
      D => \MEM_DataBus_Addr_reg[0]\(22),
      Q => \^m_axi_dc_awaddr[31]\(58)
    );
\Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][14]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => w_read_fifo_addr_0,
      A1 => w_read_fifo_addr_1,
      A2 => w_read_fifo_addr_2,
      A3 => w_read_fifo_addr_3,
      CE => Write_Data_Valid,
      CLK => Clk,
      D => \MEM_DataBus_Addr_reg[0]\(21),
      Q => \^m_axi_dc_awaddr[31]\(57)
    );
\Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][15]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => w_read_fifo_addr_0,
      A1 => w_read_fifo_addr_1,
      A2 => w_read_fifo_addr_2,
      A3 => w_read_fifo_addr_3,
      CE => Write_Data_Valid,
      CLK => Clk,
      D => \MEM_DataBus_Addr_reg[0]\(20),
      Q => \^m_axi_dc_awaddr[31]\(56)
    );
\Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][16]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => w_read_fifo_addr_0,
      A1 => w_read_fifo_addr_1,
      A2 => w_read_fifo_addr_2,
      A3 => w_read_fifo_addr_3,
      CE => Write_Data_Valid,
      CLK => Clk,
      D => \MEM_DataBus_Addr_reg[0]\(19),
      Q => \^m_axi_dc_awaddr[31]\(55)
    );
\Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][17]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => w_read_fifo_addr_0,
      A1 => w_read_fifo_addr_1,
      A2 => w_read_fifo_addr_2,
      A3 => w_read_fifo_addr_3,
      CE => Write_Data_Valid,
      CLK => Clk,
      D => \MEM_DataBus_Addr_reg[0]\(18),
      Q => \^m_axi_dc_awaddr[31]\(54)
    );
\Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][18]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => w_read_fifo_addr_0,
      A1 => w_read_fifo_addr_1,
      A2 => w_read_fifo_addr_2,
      A3 => w_read_fifo_addr_3,
      CE => Write_Data_Valid,
      CLK => Clk,
      D => \MEM_DataBus_Addr_reg[0]\(17),
      Q => \^m_axi_dc_awaddr[31]\(53)
    );
\Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][19]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => w_read_fifo_addr_0,
      A1 => w_read_fifo_addr_1,
      A2 => w_read_fifo_addr_2,
      A3 => w_read_fifo_addr_3,
      CE => Write_Data_Valid,
      CLK => Clk,
      D => \MEM_DataBus_Addr_reg[0]\(16),
      Q => \^m_axi_dc_awaddr[31]\(52)
    );
\Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][1]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => w_read_fifo_addr_0,
      A1 => w_read_fifo_addr_1,
      A2 => w_read_fifo_addr_2,
      A3 => w_read_fifo_addr_3,
      CE => Write_Data_Valid,
      CLK => Clk,
      D => \MEM_DataBus_Addr_reg[0]\(34),
      Q => \^m_axi_dc_awaddr[31]\(70)
    );
\Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][20]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => w_read_fifo_addr_0,
      A1 => w_read_fifo_addr_1,
      A2 => w_read_fifo_addr_2,
      A3 => w_read_fifo_addr_3,
      CE => Write_Data_Valid,
      CLK => Clk,
      D => \MEM_DataBus_Addr_reg[0]\(15),
      Q => \^m_axi_dc_awaddr[31]\(51)
    );
\Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][21]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => w_read_fifo_addr_0,
      A1 => w_read_fifo_addr_1,
      A2 => w_read_fifo_addr_2,
      A3 => w_read_fifo_addr_3,
      CE => Write_Data_Valid,
      CLK => Clk,
      D => \MEM_DataBus_Addr_reg[0]\(14),
      Q => \^m_axi_dc_awaddr[31]\(50)
    );
\Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][22]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => w_read_fifo_addr_0,
      A1 => w_read_fifo_addr_1,
      A2 => w_read_fifo_addr_2,
      A3 => w_read_fifo_addr_3,
      CE => Write_Data_Valid,
      CLK => Clk,
      D => \MEM_DataBus_Addr_reg[0]\(13),
      Q => \^m_axi_dc_awaddr[31]\(49)
    );
\Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][23]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => w_read_fifo_addr_0,
      A1 => w_read_fifo_addr_1,
      A2 => w_read_fifo_addr_2,
      A3 => w_read_fifo_addr_3,
      CE => Write_Data_Valid,
      CLK => Clk,
      D => \MEM_DataBus_Addr_reg[0]\(12),
      Q => \^m_axi_dc_awaddr[31]\(48)
    );
\Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][24]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => w_read_fifo_addr_0,
      A1 => w_read_fifo_addr_1,
      A2 => w_read_fifo_addr_2,
      A3 => w_read_fifo_addr_3,
      CE => Write_Data_Valid,
      CLK => Clk,
      D => \MEM_DataBus_Addr_reg[0]\(11),
      Q => \^m_axi_dc_awaddr[31]\(47)
    );
\Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][25]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => w_read_fifo_addr_0,
      A1 => w_read_fifo_addr_1,
      A2 => w_read_fifo_addr_2,
      A3 => w_read_fifo_addr_3,
      CE => Write_Data_Valid,
      CLK => Clk,
      D => \MEM_DataBus_Addr_reg[0]\(10),
      Q => \^m_axi_dc_awaddr[31]\(46)
    );
\Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][26]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => w_read_fifo_addr_0,
      A1 => w_read_fifo_addr_1,
      A2 => w_read_fifo_addr_2,
      A3 => w_read_fifo_addr_3,
      CE => Write_Data_Valid,
      CLK => Clk,
      D => \MEM_DataBus_Addr_reg[0]\(9),
      Q => \^m_axi_dc_awaddr[31]\(45)
    );
\Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][27]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => w_read_fifo_addr_0,
      A1 => w_read_fifo_addr_1,
      A2 => w_read_fifo_addr_2,
      A3 => w_read_fifo_addr_3,
      CE => Write_Data_Valid,
      CLK => Clk,
      D => \MEM_DataBus_Addr_reg[0]\(8),
      Q => \^m_axi_dc_awaddr[31]\(44)
    );
\Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][28]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => w_read_fifo_addr_0,
      A1 => w_read_fifo_addr_1,
      A2 => w_read_fifo_addr_2,
      A3 => w_read_fifo_addr_3,
      CE => Write_Data_Valid,
      CLK => Clk,
      D => \MEM_DataBus_Addr_reg[0]\(7),
      Q => \^m_axi_dc_awaddr[31]\(43)
    );
\Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][29]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => w_read_fifo_addr_0,
      A1 => w_read_fifo_addr_1,
      A2 => w_read_fifo_addr_2,
      A3 => w_read_fifo_addr_3,
      CE => Write_Data_Valid,
      CLK => Clk,
      D => \MEM_DataBus_Addr_reg[0]\(6),
      Q => \^m_axi_dc_awaddr[31]\(42)
    );
\Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][2]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => w_read_fifo_addr_0,
      A1 => w_read_fifo_addr_1,
      A2 => w_read_fifo_addr_2,
      A3 => w_read_fifo_addr_3,
      CE => Write_Data_Valid,
      CLK => Clk,
      D => \MEM_DataBus_Addr_reg[0]\(33),
      Q => \^m_axi_dc_awaddr[31]\(69)
    );
\Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][30]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => w_read_fifo_addr_0,
      A1 => w_read_fifo_addr_1,
      A2 => w_read_fifo_addr_2,
      A3 => w_read_fifo_addr_3,
      CE => Write_Data_Valid,
      CLK => Clk,
      D => \MEM_DataBus_Addr_reg[0]\(5),
      Q => \^m_axi_dc_awaddr[31]\(41)
    );
\Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][31]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => w_read_fifo_addr_0,
      A1 => w_read_fifo_addr_1,
      A2 => w_read_fifo_addr_2,
      A3 => w_read_fifo_addr_3,
      CE => Write_Data_Valid,
      CLK => Clk,
      D => \MEM_DataBus_Addr_reg[0]\(4),
      Q => \^m_axi_dc_awaddr[31]\(40)
    );
\Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][3]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => w_read_fifo_addr_0,
      A1 => w_read_fifo_addr_1,
      A2 => w_read_fifo_addr_2,
      A3 => w_read_fifo_addr_3,
      CE => Write_Data_Valid,
      CLK => Clk,
      D => \MEM_DataBus_Addr_reg[0]\(32),
      Q => \^m_axi_dc_awaddr[31]\(68)
    );
\Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][4]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => w_read_fifo_addr_0,
      A1 => w_read_fifo_addr_1,
      A2 => w_read_fifo_addr_2,
      A3 => w_read_fifo_addr_3,
      CE => Write_Data_Valid,
      CLK => Clk,
      D => \MEM_DataBus_Addr_reg[0]\(31),
      Q => \^m_axi_dc_awaddr[31]\(67)
    );
\Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][5]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => w_read_fifo_addr_0,
      A1 => w_read_fifo_addr_1,
      A2 => w_read_fifo_addr_2,
      A3 => w_read_fifo_addr_3,
      CE => Write_Data_Valid,
      CLK => Clk,
      D => \MEM_DataBus_Addr_reg[0]\(30),
      Q => \^m_axi_dc_awaddr[31]\(66)
    );
\Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][6]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => w_read_fifo_addr_0,
      A1 => w_read_fifo_addr_1,
      A2 => w_read_fifo_addr_2,
      A3 => w_read_fifo_addr_3,
      CE => Write_Data_Valid,
      CLK => Clk,
      D => \MEM_DataBus_Addr_reg[0]\(29),
      Q => \^m_axi_dc_awaddr[31]\(65)
    );
\Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][7]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => w_read_fifo_addr_0,
      A1 => w_read_fifo_addr_1,
      A2 => w_read_fifo_addr_2,
      A3 => w_read_fifo_addr_3,
      CE => Write_Data_Valid,
      CLK => Clk,
      D => \MEM_DataBus_Addr_reg[0]\(28),
      Q => \^m_axi_dc_awaddr[31]\(64)
    );
\Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][8]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => w_read_fifo_addr_0,
      A1 => w_read_fifo_addr_1,
      A2 => w_read_fifo_addr_2,
      A3 => w_read_fifo_addr_3,
      CE => Write_Data_Valid,
      CLK => Clk,
      D => \MEM_DataBus_Addr_reg[0]\(27),
      Q => \^m_axi_dc_awaddr[31]\(63)
    );
\Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][9]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => w_read_fifo_addr_0,
      A1 => w_read_fifo_addr_1,
      A2 => w_read_fifo_addr_2,
      A3 => w_read_fifo_addr_3,
      CE => Write_Data_Valid,
      CLK => Clk,
      D => \MEM_DataBus_Addr_reg[0]\(26),
      Q => \^m_axi_dc_awaddr[31]\(62)
    );
\Using_AXI.Use_AXI_Write.write_cacheline_offset[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"002A"
    )
        port map (
      I0 => write_cacheline_offset(0),
      I1 => w_fifo_exist,
      I2 => \Using_AXI.Use_AXI_Write.aw_w_fifo_exist_reg_n_0\,
      I3 => sync_reset,
      O => \Using_AXI.Use_AXI_Write.write_cacheline_offset[0]_i_1_n_0\
    );
\Using_AXI.Use_AXI_Write.write_cacheline_offset[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"002A"
    )
        port map (
      I0 => write_cacheline_offset(1),
      I1 => w_fifo_exist,
      I2 => \Using_AXI.Use_AXI_Write.aw_w_fifo_exist_reg_n_0\,
      I3 => sync_reset,
      O => \Using_AXI.Use_AXI_Write.write_cacheline_offset[1]_i_1_n_0\
    );
\Using_AXI.Use_AXI_Write.write_cacheline_offset_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \Using_AXI.Use_AXI_Write.write_cacheline_offset[0]_i_1_n_0\,
      Q => write_cacheline_offset(0),
      R => '0'
    );
\Using_AXI.Use_AXI_Write.write_cacheline_offset_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \Using_AXI.Use_AXI_Write.write_cacheline_offset[1]_i_1_n_0\,
      Q => write_cacheline_offset(1),
      R => '0'
    );
\Using_AXI.Use_AXI_Write.write_data_stall_i_reg\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \Using_AXI.Use_AXI_Write.exist_bit_FDRE_n_12\,
      Q => Write_Data_Stall,
      R => sync_reset
    );
\Using_AXI.Use_AXI_Write.write_resp_received_i_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => pending_write_is_0,
      I1 => new_write_cmd_allowed,
      I2 => write_req,
      O => \Using_AXI.Use_AXI_Write.write_resp_received_i_i_1_n_0\
    );
\Using_AXI.Use_AXI_Write.write_resp_received_i_reg\: unisim.vcomponents.FDSE
     port map (
      C => Clk,
      CE => '1',
      D => \Using_AXI.Use_AXI_Write.write_resp_received_i_i_1_n_0\,
      Q => Write_Resp_Received,
      S => sync_reset
    );
\Using_AXI.Use_Read_Data_Active.first_word_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE2"
    )
        port map (
      I0 => first_word,
      I1 => \^using_new_cacheinterface_for_axi.valid_bits_1_reg[0]\,
      I2 => M_AXI_DC_RLAST,
      I3 => sync_reset,
      O => \Using_AXI.Use_Read_Data_Active.first_word_i_1__0_n_0\
    );
\Using_AXI.Use_Read_Data_Active.first_word_reg\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \Using_AXI.Use_Read_Data_Active.first_word_i_1__0_n_0\,
      Q => first_word,
      R => '0'
    );
\Using_AXI.Use_Read_Data_Active.read_data_counter[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6FFF6000"
    )
        port map (
      I0 => \^read_data_cnt\(1),
      I1 => \^read_data_cnt\(0),
      I2 => \^using_new_cacheinterface_for_axi.valid_bits_1_reg[0]\,
      I3 => convert_Burst,
      I4 => read_data_counter(0),
      O => \Using_AXI.Use_Read_Data_Active.read_data_counter[0]_i_1_n_0\
    );
\Using_AXI.Use_Read_Data_Active.read_data_counter[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4CFFFFFF7F000000"
    )
        port map (
      I0 => convert_Kind,
      I1 => first_word,
      I2 => convert_Low_Addr(29),
      I3 => \^using_new_cacheinterface_for_axi.valid_bits_1_reg[0]\,
      I4 => convert_Burst,
      I5 => read_data_counter(1),
      O => \Using_AXI.Use_Read_Data_Active.read_data_counter[1]_i_1_n_0\
    );
\Using_AXI.Use_Read_Data_Active.read_data_counter_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \Using_AXI.Use_Read_Data_Active.read_data_counter[0]_i_1_n_0\,
      Q => read_data_counter(0),
      R => sync_reset
    );
\Using_AXI.Use_Read_Data_Active.read_data_counter_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \Using_AXI.Use_Read_Data_Active.read_data_counter[1]_i_1_n_0\,
      Q => read_data_counter(1),
      R => sync_reset
    );
\Using_AXI.r_fifo_mem_reg[15][0]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \Using_AXI.r_read_fifo_addr_reg__0\(3),
      A1 => \Using_AXI.r_read_fifo_addr_reg__0\(2),
      A2 => \Using_AXI.r_read_fifo_addr_reg__0\(1),
      A3 => \Using_AXI.r_read_fifo_addr_reg__0\(0),
      CE => Read_Req_Granted,
      CLK => Clk,
      D => '1',
      Q => convert_Kind
    );
\Using_AXI.r_fifo_mem_reg[15][1]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \Using_AXI.r_read_fifo_addr_reg__0\(3),
      A1 => \Using_AXI.r_read_fifo_addr_reg__0\(2),
      A2 => \Using_AXI.r_read_fifo_addr_reg__0\(1),
      A3 => \Using_AXI.r_read_fifo_addr_reg__0\(0),
      CE => Read_Req_Granted,
      CLK => Clk,
      D => \^m_axi_dc_awaddr[31]\(6),
      Q => convert_Low_Addr(28)
    );
\Using_AXI.r_fifo_mem_reg[15][2]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \Using_AXI.r_read_fifo_addr_reg__0\(3),
      A1 => \Using_AXI.r_read_fifo_addr_reg__0\(2),
      A2 => \Using_AXI.r_read_fifo_addr_reg__0\(1),
      A3 => \Using_AXI.r_read_fifo_addr_reg__0\(0),
      CE => Read_Req_Granted,
      CLK => Clk,
      D => \^m_axi_dc_awaddr[31]\(5),
      Q => convert_Low_Addr(29)
    );
\Using_AXI.r_fifo_mem_reg[15][4]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \Using_AXI.r_read_fifo_addr_reg__0\(3),
      A1 => \Using_AXI.r_read_fifo_addr_reg__0\(2),
      A2 => \Using_AXI.r_read_fifo_addr_reg__0\(1),
      A3 => \Using_AXI.r_read_fifo_addr_reg__0\(0),
      CE => Read_Req_Granted,
      CLK => Clk,
      D => Read_Req_Burst1,
      Q => convert_Burst
    );
\Using_AXI.r_fifo_mem_reg[15][4]_srl16_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^m_axi_dc_awaddr[31]\(0),
      I1 => M_AXI_DC_ARREADY,
      O => Read_Req_Granted
    );
\Using_AXI.r_read_fifo_addr[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \^using_new_cacheinterface_for_axi.valid_bits_1_reg[0]\,
      I1 => M_AXI_DC_RLAST,
      I2 => \^m_axi_dc_awaddr[31]\(0),
      I3 => M_AXI_DC_ARREADY,
      O => \Using_AXI.r_read_fifo_addr[0]_i_1__0_n_0\
    );
\Using_AXI.r_read_fifo_addr[0]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF40FD02"
    )
        port map (
      I0 => \Using_AXI.r_read_fifo_addr[0]_i_3__0_n_0\,
      I1 => \Using_AXI.r_read_fifo_addr_reg__0\(3),
      I2 => \Using_AXI.r_read_fifo_addr_reg__0\(2),
      I3 => \Using_AXI.r_read_fifo_addr_reg__0\(0),
      I4 => \Using_AXI.r_read_fifo_addr_reg__0\(1),
      O => \Using_AXI.r_read_fifo_addr[0]_i_2__0_n_0\
    );
\Using_AXI.r_read_fifo_addr[0]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0888"
    )
        port map (
      I0 => M_AXI_DC_RLAST,
      I1 => \^using_new_cacheinterface_for_axi.valid_bits_1_reg[0]\,
      I2 => M_AXI_DC_ARREADY,
      I3 => \^m_axi_dc_awaddr[31]\(0),
      O => \Using_AXI.r_read_fifo_addr[0]_i_3__0_n_0\
    );
\Using_AXI.r_read_fifo_addr[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5AA2AFFBF0040"
    )
        port map (
      I0 => \Using_AXI.r_read_fifo_addr_reg__0\(3),
      I1 => M_AXI_DC_RLAST,
      I2 => \^using_new_cacheinterface_for_axi.valid_bits_1_reg[0]\,
      I3 => Read_Req_Granted,
      I4 => \Using_AXI.r_read_fifo_addr_reg__0\(1),
      I5 => \Using_AXI.r_read_fifo_addr_reg__0\(2),
      O => \Using_AXI.r_read_fifo_addr[1]_i_1__0_n_0\
    );
\Using_AXI.r_read_fifo_addr[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55959595AA6A6A6A"
    )
        port map (
      I0 => \Using_AXI.r_read_fifo_addr_reg__0\(3),
      I1 => M_AXI_DC_RLAST,
      I2 => \^using_new_cacheinterface_for_axi.valid_bits_1_reg[0]\,
      I3 => M_AXI_DC_ARREADY,
      I4 => \^m_axi_dc_awaddr[31]\(0),
      I5 => \Using_AXI.r_read_fifo_addr_reg__0\(2),
      O => \Using_AXI.r_read_fifo_addr[2]_i_1__0_n_0\
    );
\Using_AXI.r_read_fifo_addr[3]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \Using_AXI.r_read_fifo_addr_reg__0\(3),
      O => \Using_AXI.r_read_fifo_addr[3]_i_1__0_n_0\
    );
\Using_AXI.r_read_fifo_addr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => Clk,
      CE => \Using_AXI.r_read_fifo_addr[0]_i_1__0_n_0\,
      D => \Using_AXI.r_read_fifo_addr[0]_i_2__0_n_0\,
      Q => \Using_AXI.r_read_fifo_addr_reg__0\(0),
      S => sync_reset
    );
\Using_AXI.r_read_fifo_addr_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => Clk,
      CE => \Using_AXI.r_read_fifo_addr[0]_i_1__0_n_0\,
      D => \Using_AXI.r_read_fifo_addr[1]_i_1__0_n_0\,
      Q => \Using_AXI.r_read_fifo_addr_reg__0\(1),
      S => sync_reset
    );
\Using_AXI.r_read_fifo_addr_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => Clk,
      CE => \Using_AXI.r_read_fifo_addr[0]_i_1__0_n_0\,
      D => \Using_AXI.r_read_fifo_addr[2]_i_1__0_n_0\,
      Q => \Using_AXI.r_read_fifo_addr_reg__0\(2),
      S => sync_reset
    );
\Using_AXI.r_read_fifo_addr_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => Clk,
      CE => \Using_AXI.r_read_fifo_addr[0]_i_1__0_n_0\,
      D => \Using_AXI.r_read_fifo_addr[3]_i_1__0_n_0\,
      Q => \Using_AXI.r_read_fifo_addr_reg__0\(3),
      S => sync_reset
    );
\Using_FPGA.Native_i_10__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \new_cacheline_addr_reg[4]\(1),
      I1 => \^using_new_cacheinterface_for_axi.valid_bits_1_reg[0]\,
      I2 => \MEM_DataBus_Addr_reg[0]\(41),
      O => ADDRB(9)
    );
\Using_FPGA.Native_i_10__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \new_cacheline_addr_reg[4]\(2),
      I1 => \MEM_DataBus_Addr_reg[0]\(42),
      I2 => \^using_new_cacheinterface_for_axi.valid_bits_1_reg[0]\,
      O => ADDRBWRADDR(2)
    );
\Using_FPGA.Native_i_11__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \new_cacheline_addr_reg[4]\(0),
      I1 => \^using_new_cacheinterface_for_axi.valid_bits_1_reg[0]\,
      I2 => \MEM_DataBus_Addr_reg[0]\(40),
      O => ADDRB(10)
    );
\Using_FPGA.Native_i_11__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \new_cacheline_addr_reg[4]\(1),
      I1 => \MEM_DataBus_Addr_reg[0]\(41),
      I2 => \^using_new_cacheinterface_for_axi.valid_bits_1_reg[0]\,
      O => ADDRBWRADDR(1)
    );
\Using_FPGA.Native_i_12__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B380FFFFB3800000"
    )
        port map (
      I0 => convert_Low_Addr(28),
      I1 => first_word,
      I2 => convert_Kind,
      I3 => read_data_counter(0),
      I4 => \^using_new_cacheinterface_for_axi.valid_bits_1_reg[0]\,
      I5 => \MEM_DataBus_Addr_reg[0]\(39),
      O => ADDRB(11)
    );
\Using_FPGA.Native_i_12__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \new_cacheline_addr_reg[4]\(0),
      I1 => \MEM_DataBus_Addr_reg[0]\(40),
      I2 => \^using_new_cacheinterface_for_axi.valid_bits_1_reg[0]\,
      O => ADDRBWRADDR(0)
    );
\Using_FPGA.Native_i_13__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B380FFFFB3800000"
    )
        port map (
      I0 => convert_Low_Addr(29),
      I1 => first_word,
      I2 => convert_Kind,
      I3 => read_data_counter(1),
      I4 => \^using_new_cacheinterface_for_axi.valid_bits_1_reg[0]\,
      I5 => \MEM_DataBus_Addr_reg[0]\(38),
      O => ADDRB(12)
    );
\Using_FPGA.Native_i_13__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000DDDFDDDFDDDF"
    )
        port map (
      I0 => \^using_new_cacheinterface_for_axi.valid_bits_1_reg[0]\,
      I1 => Q(3),
      I2 => \^read_data_cnt\(1),
      I3 => \^read_data_cnt\(0),
      I4 => mem_Write_DCache,
      I5 => delay_update_idle_reg,
      O => DATA_INB_0(16)
    );
\Using_FPGA.Native_i_14__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000DFDDDFDDDFDD"
    )
        port map (
      I0 => \^using_new_cacheinterface_for_axi.valid_bits_1_reg[0]\,
      I1 => Q(2),
      I2 => \^read_data_cnt\(0),
      I3 => \^read_data_cnt\(1),
      I4 => mem_Write_DCache,
      I5 => delay_update_idle_reg,
      O => DATA_INB_0(15)
    );
\Using_FPGA.Native_i_15__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000DFDDDFDDDFDD"
    )
        port map (
      I0 => \^using_new_cacheinterface_for_axi.valid_bits_1_reg[0]\,
      I1 => Q(1),
      I2 => \^read_data_cnt\(1),
      I3 => \^read_data_cnt\(0),
      I4 => mem_Write_DCache,
      I5 => delay_update_idle_reg,
      O => DATA_INB_0(14)
    );
\Using_FPGA.Native_i_16__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FDDDFDDDFDDD"
    )
        port map (
      I0 => \^using_new_cacheinterface_for_axi.valid_bits_1_reg[0]\,
      I1 => Q(0),
      I2 => \^read_data_cnt\(1),
      I3 => \^read_data_cnt\(0),
      I4 => mem_Write_DCache,
      I5 => delay_update_idle_reg,
      O => DATA_INB_0(13)
    );
\Using_FPGA.Native_i_18__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E2E2E2"
    )
        port map (
      I0 => \MEM_DataBus_Addr_reg[0]\(63),
      I1 => \^using_new_cacheinterface_for_axi.valid_bits_1_reg[0]\,
      I2 => \new_cacheline_addr_reg[4]\(23),
      I3 => mem_Write_DCache,
      I4 => delay_update_idle_reg,
      O => DATA_INB_0(12)
    );
\Using_FPGA.Native_i_19__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E2E2E2"
    )
        port map (
      I0 => \MEM_DataBus_Addr_reg[0]\(62),
      I1 => \^using_new_cacheinterface_for_axi.valid_bits_1_reg[0]\,
      I2 => \new_cacheline_addr_reg[4]\(22),
      I3 => mem_Write_DCache,
      I4 => delay_update_idle_reg,
      O => DATA_INB_0(11)
    );
\Using_FPGA.Native_i_1__204\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => cache_updated_allowed,
      I1 => \^using_new_cacheinterface_for_axi.valid_bits_1_reg[0]\,
      I2 => mem_Write_DCache,
      I3 => delay_update_idle_reg,
      O => ENB
    );
\Using_FPGA.Native_i_1__205\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => mem_write_cache_hit_posted,
      I1 => \MEM_DataBus_Addr_reg[0]\(0),
      O => mem_mch_adjusted_be_posted(3)
    );
\Using_FPGA.Native_i_1__206\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => mem_write_cache_hit_posted,
      I1 => \MEM_DataBus_Addr_reg[0]\(1),
      O => mem_mch_adjusted_be_posted(2)
    );
\Using_FPGA.Native_i_1__207\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => mem_write_cache_hit_posted,
      I1 => \MEM_DataBus_Addr_reg[0]\(2),
      O => mem_mch_adjusted_be_posted(1)
    );
\Using_FPGA.Native_i_1__208\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => mem_write_cache_hit_posted,
      I1 => \MEM_DataBus_Addr_reg[0]\(3),
      O => mem_mch_adjusted_be_posted(0)
    );
\Using_FPGA.Native_i_1__217\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \new_cacheline_addr_reg[4]\(10),
      I1 => \^using_new_cacheinterface_for_axi.valid_bits_1_reg[0]\,
      I2 => \MEM_DataBus_Addr_reg[0]\(50),
      O => ADDRB(0)
    );
\Using_FPGA.Native_i_1__225\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF0000"
    )
        port map (
      I0 => \Using_AXI.r_read_fifo_addr_reg__0\(2),
      I1 => \Using_AXI.r_read_fifo_addr_reg__0\(3),
      I2 => \Using_AXI.r_read_fifo_addr_reg__0\(1),
      I3 => \Using_AXI.r_read_fifo_addr_reg__0\(0),
      I4 => M_AXI_DC_RVALID,
      O => \^using_new_cacheinterface_for_axi.valid_bits_1_reg[0]\
    );
\Using_FPGA.Native_i_1__233\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F007F7F7F7F7F7F"
    )
        port map (
      I0 => mem_data_updated,
      I1 => mem_data_write_or_written,
      I2 => mem_write_cache_hit_delayed,
      I3 => mem_first_cycle,
      I4 => delay_update_idle_reg,
      I5 => mem_Write_DCache,
      O => Trace_Cache_Rdy_reg
    );
\Using_FPGA.Native_i_1__234\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5DDDDDD5DDD5DDD5"
    )
        port map (
      I0 => p_0_in,
      I1 => CO(0),
      I2 => CacheLine_Cnt(1),
      I3 => CacheLine_Cnt(0),
      I4 => cache_updated_allowed,
      I5 => \^using_new_cacheinterface_for_axi.valid_bits_1_reg[0]\,
      O => Trace_Cache_Rdy_reg_0
    );
\Using_FPGA.Native_i_1__235\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1FFF"
    )
        port map (
      I0 => mem_data_updated,
      I1 => mem_write_cache_miss_delayed,
      I2 => mem_data_write_or_written,
      I3 => mem_Write_Allowed_on_miss_hold,
      O => Trace_Cache_Rdy_reg_1
    );
\Using_FPGA.Native_i_20__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E2E2E2"
    )
        port map (
      I0 => \MEM_DataBus_Addr_reg[0]\(61),
      I1 => \^using_new_cacheinterface_for_axi.valid_bits_1_reg[0]\,
      I2 => \new_cacheline_addr_reg[4]\(21),
      I3 => mem_Write_DCache,
      I4 => delay_update_idle_reg,
      O => DATA_INB_0(10)
    );
\Using_FPGA.Native_i_21__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E2E2E2"
    )
        port map (
      I0 => \MEM_DataBus_Addr_reg[0]\(60),
      I1 => \^using_new_cacheinterface_for_axi.valid_bits_1_reg[0]\,
      I2 => \new_cacheline_addr_reg[4]\(20),
      I3 => mem_Write_DCache,
      I4 => delay_update_idle_reg,
      O => DATA_INB_0(9)
    );
\Using_FPGA.Native_i_22__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E2E2E2"
    )
        port map (
      I0 => \MEM_DataBus_Addr_reg[0]\(59),
      I1 => \^using_new_cacheinterface_for_axi.valid_bits_1_reg[0]\,
      I2 => \new_cacheline_addr_reg[4]\(19),
      I3 => mem_Write_DCache,
      I4 => delay_update_idle_reg,
      O => DATA_INB_0(8)
    );
\Using_FPGA.Native_i_23__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E2E2E2"
    )
        port map (
      I0 => \MEM_DataBus_Addr_reg[0]\(58),
      I1 => \^using_new_cacheinterface_for_axi.valid_bits_1_reg[0]\,
      I2 => \new_cacheline_addr_reg[4]\(18),
      I3 => mem_Write_DCache,
      I4 => delay_update_idle_reg,
      O => DATA_INB_0(7)
    );
\Using_FPGA.Native_i_24__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E2E2E2"
    )
        port map (
      I0 => \MEM_DataBus_Addr_reg[0]\(57),
      I1 => \^using_new_cacheinterface_for_axi.valid_bits_1_reg[0]\,
      I2 => \new_cacheline_addr_reg[4]\(17),
      I3 => mem_Write_DCache,
      I4 => delay_update_idle_reg,
      O => DATA_INB_0(6)
    );
\Using_FPGA.Native_i_25__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E2E2E2"
    )
        port map (
      I0 => \MEM_DataBus_Addr_reg[0]\(56),
      I1 => \^using_new_cacheinterface_for_axi.valid_bits_1_reg[0]\,
      I2 => \new_cacheline_addr_reg[4]\(16),
      I3 => mem_Write_DCache,
      I4 => delay_update_idle_reg,
      O => DATA_INB_0(5)
    );
\Using_FPGA.Native_i_26__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E2E2E2"
    )
        port map (
      I0 => \MEM_DataBus_Addr_reg[0]\(55),
      I1 => \^using_new_cacheinterface_for_axi.valid_bits_1_reg[0]\,
      I2 => \new_cacheline_addr_reg[4]\(15),
      I3 => mem_Write_DCache,
      I4 => delay_update_idle_reg,
      O => DATA_INB_0(4)
    );
\Using_FPGA.Native_i_27__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E2E2E2"
    )
        port map (
      I0 => \MEM_DataBus_Addr_reg[0]\(54),
      I1 => \^using_new_cacheinterface_for_axi.valid_bits_1_reg[0]\,
      I2 => \new_cacheline_addr_reg[4]\(14),
      I3 => mem_Write_DCache,
      I4 => delay_update_idle_reg,
      O => DATA_INB_0(3)
    );
\Using_FPGA.Native_i_28__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E2E2E2"
    )
        port map (
      I0 => \MEM_DataBus_Addr_reg[0]\(53),
      I1 => \^using_new_cacheinterface_for_axi.valid_bits_1_reg[0]\,
      I2 => \new_cacheline_addr_reg[4]\(13),
      I3 => mem_Write_DCache,
      I4 => delay_update_idle_reg,
      O => DATA_INB_0(2)
    );
\Using_FPGA.Native_i_29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E2E2E2"
    )
        port map (
      I0 => \MEM_DataBus_Addr_reg[0]\(52),
      I1 => \^using_new_cacheinterface_for_axi.valid_bits_1_reg[0]\,
      I2 => \new_cacheline_addr_reg[4]\(12),
      I3 => mem_Write_DCache,
      I4 => delay_update_idle_reg,
      O => DATA_INB_0(1)
    );
\Using_FPGA.Native_i_2__132\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE0EEE0EEE00000"
    )
        port map (
      I0 => write_req_granted,
      I1 => write_req_done_hold,
      I2 => write_data_done,
      I3 => Write_Data_Valid,
      I4 => mem_write_cache_miss_delayed,
      I5 => mem_data_updated,
      O => p_0_in
    );
\Using_FPGA.Native_i_2__133\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEAAAEAAAEA0000"
    )
        port map (
      I0 => write_data_done,
      I1 => mem_write_req_reg,
      I2 => mem_valid_req_XX_reg,
      I3 => Write_Data_Stall,
      I4 => write_req_done_hold,
      I5 => write_req_granted,
      O => mem_data_write_or_written
    );
\Using_FPGA.Native_i_2__134\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B380"
    )
        port map (
      I0 => convert_Low_Addr(29),
      I1 => first_word,
      I2 => convert_Kind,
      I3 => read_data_counter(1),
      O => \^read_data_cnt\(1)
    );
\Using_FPGA.Native_i_2__136\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A00"
    )
        port map (
      I0 => mem_write_req_reg,
      I1 => mem_data_updated,
      I2 => \^using_new_cacheinterface_for_axi.valid_bits_1_reg[0]\,
      I3 => \MEM_DataBus_Addr_reg[0]\(0),
      O => \Using_FPGA.Native\
    );
\Using_FPGA.Native_i_2__137\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A00"
    )
        port map (
      I0 => mem_write_req_reg,
      I1 => mem_data_updated,
      I2 => \^using_new_cacheinterface_for_axi.valid_bits_1_reg[0]\,
      I3 => \MEM_DataBus_Addr_reg[0]\(1),
      O => \Using_FPGA.Native_0\
    );
\Using_FPGA.Native_i_2__138\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A00"
    )
        port map (
      I0 => mem_write_req_reg,
      I1 => mem_data_updated,
      I2 => \^using_new_cacheinterface_for_axi.valid_bits_1_reg[0]\,
      I3 => \MEM_DataBus_Addr_reg[0]\(2),
      O => \Using_FPGA.Native_1\
    );
\Using_FPGA.Native_i_2__139\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A00"
    )
        port map (
      I0 => mem_write_req_reg,
      I1 => mem_data_updated,
      I2 => \^using_new_cacheinterface_for_axi.valid_bits_1_reg[0]\,
      I3 => \MEM_DataBus_Addr_reg[0]\(3),
      O => I2
    );
\Using_FPGA.Native_i_2__140\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \new_cacheline_addr_reg[4]\(9),
      I1 => \^using_new_cacheinterface_for_axi.valid_bits_1_reg[0]\,
      I2 => \MEM_DataBus_Addr_reg[0]\(49),
      O => ADDRB(1)
    );
\Using_FPGA.Native_i_2__141\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \new_cacheline_addr_reg[4]\(10),
      I1 => \MEM_DataBus_Addr_reg[0]\(50),
      I2 => \^using_new_cacheinterface_for_axi.valid_bits_1_reg[0]\,
      O => ADDRBWRADDR(10)
    );
\Using_FPGA.Native_i_30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E2E2E2"
    )
        port map (
      I0 => \MEM_DataBus_Addr_reg[0]\(51),
      I1 => \^using_new_cacheinterface_for_axi.valid_bits_1_reg[0]\,
      I2 => \new_cacheline_addr_reg[4]\(11),
      I3 => mem_Write_DCache,
      I4 => delay_update_idle_reg,
      O => DATA_INB_0(0)
    );
\Using_FPGA.Native_i_3__44\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B380"
    )
        port map (
      I0 => convert_Low_Addr(28),
      I1 => first_word,
      I2 => convert_Kind,
      I3 => read_data_counter(0),
      O => \^read_data_cnt\(0)
    );
\Using_FPGA.Native_i_3__45\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => cache_updated_allowed,
      I1 => \^using_new_cacheinterface_for_axi.valid_bits_1_reg[0]\,
      O => p_0_in44_out
    );
\Using_FPGA.Native_i_3__46\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \new_cacheline_addr_reg[4]\(8),
      I1 => \^using_new_cacheinterface_for_axi.valid_bits_1_reg[0]\,
      I2 => \MEM_DataBus_Addr_reg[0]\(48),
      O => ADDRB(2)
    );
\Using_FPGA.Native_i_3__47\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \new_cacheline_addr_reg[4]\(9),
      I1 => \MEM_DataBus_Addr_reg[0]\(49),
      I2 => \^using_new_cacheinterface_for_axi.valid_bits_1_reg[0]\,
      O => ADDRBWRADDR(9)
    );
\Using_FPGA.Native_i_4__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A00000000000000"
    )
        port map (
      I0 => mem_write_req_reg,
      I1 => mem_data_updated,
      I2 => \^using_new_cacheinterface_for_axi.valid_bits_1_reg[0]\,
      I3 => cacheline_copy_hit0,
      I4 => use_cacheline_copy,
      I5 => mem_cache_hit_pending_delayed,
      O => mem_write_cache_hit_posted
    );
\Using_FPGA.Native_i_4__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \new_cacheline_addr_reg[4]\(7),
      I1 => \^using_new_cacheinterface_for_axi.valid_bits_1_reg[0]\,
      I2 => \MEM_DataBus_Addr_reg[0]\(47),
      O => ADDRB(3)
    );
\Using_FPGA.Native_i_4__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \new_cacheline_addr_reg[4]\(8),
      I1 => \MEM_DataBus_Addr_reg[0]\(48),
      I2 => \^using_new_cacheinterface_for_axi.valid_bits_1_reg[0]\,
      O => ADDRBWRADDR(8)
    );
\Using_FPGA.Native_i_5__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \new_cacheline_addr_reg[4]\(6),
      I1 => \^using_new_cacheinterface_for_axi.valid_bits_1_reg[0]\,
      I2 => \MEM_DataBus_Addr_reg[0]\(46),
      O => ADDRB(4)
    );
\Using_FPGA.Native_i_5__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \new_cacheline_addr_reg[4]\(7),
      I1 => \MEM_DataBus_Addr_reg[0]\(47),
      I2 => \^using_new_cacheinterface_for_axi.valid_bits_1_reg[0]\,
      O => ADDRBWRADDR(7)
    );
\Using_FPGA.Native_i_6__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \new_cacheline_addr_reg[4]\(5),
      I1 => \^using_new_cacheinterface_for_axi.valid_bits_1_reg[0]\,
      I2 => \MEM_DataBus_Addr_reg[0]\(45),
      O => ADDRB(5)
    );
\Using_FPGA.Native_i_6__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \new_cacheline_addr_reg[4]\(6),
      I1 => \MEM_DataBus_Addr_reg[0]\(46),
      I2 => \^using_new_cacheinterface_for_axi.valid_bits_1_reg[0]\,
      O => ADDRBWRADDR(6)
    );
\Using_FPGA.Native_i_7__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \new_cacheline_addr_reg[4]\(4),
      I1 => \^using_new_cacheinterface_for_axi.valid_bits_1_reg[0]\,
      I2 => \MEM_DataBus_Addr_reg[0]\(44),
      O => ADDRB(6)
    );
\Using_FPGA.Native_i_7__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \new_cacheline_addr_reg[4]\(5),
      I1 => \MEM_DataBus_Addr_reg[0]\(45),
      I2 => \^using_new_cacheinterface_for_axi.valid_bits_1_reg[0]\,
      O => ADDRBWRADDR(5)
    );
\Using_FPGA.Native_i_8__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \new_cacheline_addr_reg[4]\(3),
      I1 => \^using_new_cacheinterface_for_axi.valid_bits_1_reg[0]\,
      I2 => \MEM_DataBus_Addr_reg[0]\(43),
      O => ADDRB(7)
    );
\Using_FPGA.Native_i_8__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \new_cacheline_addr_reg[4]\(4),
      I1 => \MEM_DataBus_Addr_reg[0]\(44),
      I2 => \^using_new_cacheinterface_for_axi.valid_bits_1_reg[0]\,
      O => ADDRBWRADDR(4)
    );
\Using_FPGA.Native_i_9__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \new_cacheline_addr_reg[4]\(2),
      I1 => \^using_new_cacheinterface_for_axi.valid_bits_1_reg[0]\,
      I2 => \MEM_DataBus_Addr_reg[0]\(42),
      O => ADDRB(8)
    );
\Using_FPGA.Native_i_9__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \new_cacheline_addr_reg[4]\(3),
      I1 => \MEM_DataBus_Addr_reg[0]\(43),
      I2 => \^using_new_cacheinterface_for_axi.valid_bits_1_reg[0]\,
      O => ADDRBWRADDR(3)
    );
\Using_New_CacheInterface_for_AXI.valid_Bits_1[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAABBAAABBBBBBB"
    )
        port map (
      I0 => Q(3),
      I1 => \^read_data_cnt\(1),
      I2 => convert_Low_Addr(28),
      I3 => first_word,
      I4 => convert_Kind,
      I5 => read_data_counter(0),
      O => D(3)
    );
\Using_New_CacheInterface_for_AXI.valid_Bits_1[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABBAABBBAAAAAAA"
    )
        port map (
      I0 => Q(2),
      I1 => \^read_data_cnt\(0),
      I2 => convert_Low_Addr(29),
      I3 => first_word,
      I4 => convert_Kind,
      I5 => read_data_counter(1),
      O => D(2)
    );
\Using_New_CacheInterface_for_AXI.valid_Bits_1[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABBAABBBAAAAAAA"
    )
        port map (
      I0 => Q(1),
      I1 => \^read_data_cnt\(1),
      I2 => convert_Low_Addr(28),
      I3 => first_word,
      I4 => convert_Kind,
      I5 => read_data_counter(0),
      O => D(1)
    );
\Using_New_CacheInterface_for_AXI.valid_Bits_1[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAEEAAEEEAAAAAAA"
    )
        port map (
      I0 => Q(0),
      I1 => \^read_data_cnt\(1),
      I2 => convert_Low_Addr(28),
      I3 => first_word,
      I4 => convert_Kind,
      I5 => read_data_counter(0),
      O => D(0)
    );
\Using_New_CacheInterface_for_AXI.write_req_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00007000"
    )
        port map (
      I0 => write_req,
      I1 => new_write_cmd_allowed,
      I2 => mem_write_req_reg,
      I3 => mem_valid_req_XX_reg,
      I4 => write_req_drop,
      O => write_req0
    );
cacheline_copy_valid_cmb_inferred_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEEE222E"
    )
        port map (
      I0 => \cacheline_copy_valid_reg[0]\(3),
      I1 => \^using_new_cacheinterface_for_axi.valid_bits_1_reg[0]\,
      I2 => \^read_data_cnt\(0),
      I3 => \^read_data_cnt\(1),
      I4 => Q(3),
      I5 => cacheline_copy_valid_cmb1,
      O => cacheline_copy_valid_cmb(3)
    );
cacheline_copy_valid_cmb_inferred_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEEE22E2"
    )
        port map (
      I0 => \cacheline_copy_valid_reg[0]\(2),
      I1 => \^using_new_cacheinterface_for_axi.valid_bits_1_reg[0]\,
      I2 => \^read_data_cnt\(1),
      I3 => \^read_data_cnt\(0),
      I4 => Q(2),
      I5 => cacheline_copy_valid_cmb1,
      O => cacheline_copy_valid_cmb(2)
    );
cacheline_copy_valid_cmb_inferred_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEEE22E2"
    )
        port map (
      I0 => \cacheline_copy_valid_reg[0]\(1),
      I1 => \^using_new_cacheinterface_for_axi.valid_bits_1_reg[0]\,
      I2 => \^read_data_cnt\(0),
      I3 => \^read_data_cnt\(1),
      I4 => Q(1),
      I5 => cacheline_copy_valid_cmb1,
      O => cacheline_copy_valid_cmb(1)
    );
cacheline_copy_valid_cmb_inferred_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEEEE222"
    )
        port map (
      I0 => \cacheline_copy_valid_reg[0]\(0),
      I1 => \^using_new_cacheinterface_for_axi.valid_bits_1_reg[0]\,
      I2 => \^read_data_cnt\(0),
      I3 => \^read_data_cnt\(1),
      I4 => Q(0),
      I5 => cacheline_copy_valid_cmb1,
      O => cacheline_copy_valid_cmb(0)
    );
cacheline_copy_valid_cmb_inferred_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^using_new_cacheinterface_for_axi.valid_bits_1_reg[0]\,
      I1 => CacheLine_Cnt(1),
      I2 => CacheLine_Cnt(0),
      I3 => mem_cache_hit_pending,
      O => cacheline_copy_valid_cmb1
    );
mem_Write_Allowed_on_miss_hold_cmb_inferred_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF2022"
    )
        port map (
      I0 => mem_write_cache_miss_delayed,
      I1 => \^using_new_cacheinterface_for_axi.valid_bits_1_reg[0]\,
      I2 => \^sr\(0),
      I3 => CO(0),
      I4 => mem_Write_Allowed_on_miss_hold,
      I5 => EX_PipeRun,
      O => mem_Write_Allowed_on_miss_hold_cmb
    );
mem_data_updated_cmb_inferred_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFF2F0"
    )
        port map (
      I0 => mem_cache_hit,
      I1 => \^using_new_cacheinterface_for_axi.valid_bits_1_reg[0]\,
      I2 => mem_data_updated,
      I3 => mem_write_req_reg,
      I4 => mem_write_cache_hit_posted,
      I5 => EX_PipeRun,
      O => mem_data_updated_cmb
    );
mem_write_cache_hit_delayed_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFA200"
    )
        port map (
      I0 => mem_cache_hit,
      I1 => \^using_new_cacheinterface_for_axi.valid_bits_1_reg[0]\,
      I2 => mem_data_updated,
      I3 => mem_write_req_reg,
      I4 => mem_write_cache_hit_posted,
      O => mem_write_cache_hit
    );
read_req_done_cmb_inferred_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F8"
    )
        port map (
      I0 => \^m_axi_dc_awaddr[31]\(0),
      I1 => M_AXI_DC_ARREADY,
      I2 => read_req_done,
      I3 => EX_PipeRun,
      O => read_req_done_cmb
    );
write_data_done_cmb_inferred_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000AAEA"
    )
        port map (
      I0 => write_data_done,
      I1 => mem_write_req_reg,
      I2 => mem_valid_req_XX_reg,
      I3 => Write_Data_Stall,
      I4 => EX_PipeRun,
      O => write_data_done_cmb
    );
write_req_done_hold_cmb_inferred_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F8"
    )
        port map (
      I0 => write_req,
      I1 => new_write_cmd_allowed,
      I2 => write_req_done_hold,
      I3 => EX_PipeRun,
      O => write_req_done_hold_cmb
    );
write_req_drop_cmb_inferred_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F8"
    )
        port map (
      I0 => write_req,
      I1 => new_write_cmd_allowed,
      I2 => write_req_drop,
      I3 => EX_PipeRun,
      O => in0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Data_Flow_Logic is
  port (
    mem_ex_result : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \WB_MEM_Result_reg[1]_0\ : out STD_LOGIC_VECTOR ( 25 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    R : in STD_LOGIC;
    EX_PipeRun : in STD_LOGIC;
    EX_Fwd : in STD_LOGIC_VECTOR ( 0 to 31 );
    Clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    MEM_PipeRun : in STD_LOGIC;
    MEM_Fwd : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Data_Flow_Logic;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Data_Flow_Logic is
  signal \^wb_mem_result_reg[1]_0\ : STD_LOGIC_VECTOR ( 25 downto 0 );
begin
  \WB_MEM_Result_reg[1]_0\(25 downto 0) <= \^wb_mem_result_reg[1]_0\(25 downto 0);
\Gen_Bits[0].MEM_EX_Result_Inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_658
     port map (
      Clk => Clk,
      EX_Fwd(0) => EX_Fwd(0),
      EX_PipeRun => EX_PipeRun,
      R => R,
      mem_ex_result(0) => mem_ex_result(5)
    );
\Gen_Bits[10].MEM_EX_Result_Inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_659
     port map (
      Clk => Clk,
      EX_Fwd(0) => EX_Fwd(10),
      EX_PipeRun => EX_PipeRun,
      R => R,
      \WB_MEM_Result_reg[10]\(0) => \^wb_mem_result_reg[1]_0\(16)
    );
\Gen_Bits[11].MEM_EX_Result_Inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_660
     port map (
      Clk => Clk,
      EX_Fwd(0) => EX_Fwd(11),
      EX_PipeRun => EX_PipeRun,
      R => R,
      \WB_MEM_Result_reg[11]\(0) => \^wb_mem_result_reg[1]_0\(15)
    );
\Gen_Bits[12].MEM_EX_Result_Inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_661
     port map (
      Clk => Clk,
      EX_Fwd(0) => EX_Fwd(12),
      EX_PipeRun => EX_PipeRun,
      R => R,
      \WB_MEM_Result_reg[12]\(0) => \^wb_mem_result_reg[1]_0\(14)
    );
\Gen_Bits[13].MEM_EX_Result_Inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_662
     port map (
      Clk => Clk,
      EX_Fwd(0) => EX_Fwd(13),
      EX_PipeRun => EX_PipeRun,
      R => R,
      \WB_MEM_Result_reg[13]\(0) => \^wb_mem_result_reg[1]_0\(13)
    );
\Gen_Bits[14].MEM_EX_Result_Inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_663
     port map (
      Clk => Clk,
      EX_Fwd(0) => EX_Fwd(14),
      EX_PipeRun => EX_PipeRun,
      R => R,
      \WB_MEM_Result_reg[14]\(0) => \^wb_mem_result_reg[1]_0\(12)
    );
\Gen_Bits[15].MEM_EX_Result_Inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_664
     port map (
      Clk => Clk,
      EX_Fwd(0) => EX_Fwd(15),
      EX_PipeRun => EX_PipeRun,
      R => R,
      \WB_MEM_Result_reg[15]\(0) => \^wb_mem_result_reg[1]_0\(11)
    );
\Gen_Bits[16].MEM_EX_Result_Inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_665
     port map (
      Clk => Clk,
      EX_Fwd(0) => EX_Fwd(16),
      EX_PipeRun => EX_PipeRun,
      R => R,
      \WB_MEM_Result_reg[16]\(0) => \^wb_mem_result_reg[1]_0\(10)
    );
\Gen_Bits[17].MEM_EX_Result_Inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_666
     port map (
      Clk => Clk,
      EX_Fwd(0) => EX_Fwd(17),
      EX_PipeRun => EX_PipeRun,
      R => R,
      \WB_MEM_Result_reg[17]\(0) => \^wb_mem_result_reg[1]_0\(9)
    );
\Gen_Bits[18].MEM_EX_Result_Inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_667
     port map (
      Clk => Clk,
      EX_Fwd(0) => EX_Fwd(18),
      EX_PipeRun => EX_PipeRun,
      R => R,
      \WB_MEM_Result_reg[18]\(0) => \^wb_mem_result_reg[1]_0\(8)
    );
\Gen_Bits[19].MEM_EX_Result_Inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_668
     port map (
      Clk => Clk,
      EX_Fwd(0) => EX_Fwd(19),
      EX_PipeRun => EX_PipeRun,
      R => R,
      \WB_MEM_Result_reg[19]\(0) => \^wb_mem_result_reg[1]_0\(7)
    );
\Gen_Bits[1].MEM_EX_Result_Inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_669
     port map (
      Clk => Clk,
      EX_Fwd(0) => EX_Fwd(1),
      EX_PipeRun => EX_PipeRun,
      R => R,
      \WB_MEM_Result_reg[1]\(0) => \^wb_mem_result_reg[1]_0\(25)
    );
\Gen_Bits[20].MEM_EX_Result_Inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_670
     port map (
      Clk => Clk,
      EX_Fwd(0) => EX_Fwd(20),
      EX_PipeRun => EX_PipeRun,
      R => R,
      \WB_MEM_Result_reg[20]\(0) => \^wb_mem_result_reg[1]_0\(6)
    );
\Gen_Bits[21].MEM_EX_Result_Inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_671
     port map (
      Clk => Clk,
      EX_Fwd(0) => EX_Fwd(21),
      EX_PipeRun => EX_PipeRun,
      R => R,
      \WB_MEM_Result_reg[21]\(0) => \^wb_mem_result_reg[1]_0\(5)
    );
\Gen_Bits[22].MEM_EX_Result_Inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_672
     port map (
      Clk => Clk,
      EX_Fwd(0) => EX_Fwd(22),
      EX_PipeRun => EX_PipeRun,
      R => R,
      \WB_MEM_Result_reg[22]\(0) => \^wb_mem_result_reg[1]_0\(4)
    );
\Gen_Bits[23].MEM_EX_Result_Inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_673
     port map (
      Clk => Clk,
      EX_Fwd(0) => EX_Fwd(23),
      EX_PipeRun => EX_PipeRun,
      R => R,
      \WB_MEM_Result_reg[23]\(0) => \^wb_mem_result_reg[1]_0\(3)
    );
\Gen_Bits[24].MEM_EX_Result_Inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_674
     port map (
      Clk => Clk,
      EX_Fwd(0) => EX_Fwd(24),
      EX_PipeRun => EX_PipeRun,
      R => R,
      mem_ex_result(0) => mem_ex_result(4)
    );
\Gen_Bits[25].MEM_EX_Result_Inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_675
     port map (
      Clk => Clk,
      EX_Fwd(0) => EX_Fwd(25),
      EX_PipeRun => EX_PipeRun,
      R => R,
      \WB_MEM_Result_reg[25]\(0) => \^wb_mem_result_reg[1]_0\(2)
    );
\Gen_Bits[26].MEM_EX_Result_Inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_676
     port map (
      Clk => Clk,
      EX_Fwd(0) => EX_Fwd(26),
      EX_PipeRun => EX_PipeRun,
      R => R,
      mem_ex_result(0) => mem_ex_result(3)
    );
\Gen_Bits[27].MEM_EX_Result_Inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_677
     port map (
      Clk => Clk,
      EX_Fwd(0) => EX_Fwd(27),
      EX_PipeRun => EX_PipeRun,
      R => R,
      \WB_MEM_Result_reg[27]\(0) => \^wb_mem_result_reg[1]_0\(1)
    );
\Gen_Bits[28].MEM_EX_Result_Inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_678
     port map (
      Clk => Clk,
      EX_Fwd(0) => EX_Fwd(28),
      EX_PipeRun => EX_PipeRun,
      R => R,
      mem_ex_result(0) => mem_ex_result(2)
    );
\Gen_Bits[29].MEM_EX_Result_Inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_679
     port map (
      Clk => Clk,
      EX_Fwd(0) => EX_Fwd(29),
      EX_PipeRun => EX_PipeRun,
      R => R,
      mem_ex_result(0) => mem_ex_result(1)
    );
\Gen_Bits[2].MEM_EX_Result_Inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_680
     port map (
      Clk => Clk,
      EX_Fwd(0) => EX_Fwd(2),
      EX_PipeRun => EX_PipeRun,
      R => R,
      \WB_MEM_Result_reg[2]\(0) => \^wb_mem_result_reg[1]_0\(24)
    );
\Gen_Bits[30].MEM_EX_Result_Inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_681
     port map (
      Clk => Clk,
      EX_Fwd(0) => EX_Fwd(30),
      EX_PipeRun => EX_PipeRun,
      R => R,
      mem_ex_result(0) => mem_ex_result(0)
    );
\Gen_Bits[31].MEM_EX_Result_Inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_682
     port map (
      Clk => Clk,
      EX_Fwd(0) => EX_Fwd(31),
      EX_PipeRun => EX_PipeRun,
      R => R,
      \WB_MEM_Result_reg[31]\(0) => \^wb_mem_result_reg[1]_0\(0)
    );
\Gen_Bits[3].MEM_EX_Result_Inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_683
     port map (
      Clk => Clk,
      EX_Fwd(0) => EX_Fwd(3),
      EX_PipeRun => EX_PipeRun,
      R => R,
      \WB_MEM_Result_reg[3]\(0) => \^wb_mem_result_reg[1]_0\(23)
    );
\Gen_Bits[4].MEM_EX_Result_Inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_684
     port map (
      Clk => Clk,
      EX_Fwd(0) => EX_Fwd(4),
      EX_PipeRun => EX_PipeRun,
      R => R,
      \WB_MEM_Result_reg[4]\(0) => \^wb_mem_result_reg[1]_0\(22)
    );
\Gen_Bits[5].MEM_EX_Result_Inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_685
     port map (
      Clk => Clk,
      EX_Fwd(0) => EX_Fwd(5),
      EX_PipeRun => EX_PipeRun,
      R => R,
      \WB_MEM_Result_reg[5]\(0) => \^wb_mem_result_reg[1]_0\(21)
    );
\Gen_Bits[6].MEM_EX_Result_Inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_686
     port map (
      Clk => Clk,
      EX_Fwd(0) => EX_Fwd(6),
      EX_PipeRun => EX_PipeRun,
      R => R,
      \WB_MEM_Result_reg[6]\(0) => \^wb_mem_result_reg[1]_0\(20)
    );
\Gen_Bits[7].MEM_EX_Result_Inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_687
     port map (
      Clk => Clk,
      EX_Fwd(0) => EX_Fwd(7),
      EX_PipeRun => EX_PipeRun,
      R => R,
      \WB_MEM_Result_reg[7]\(0) => \^wb_mem_result_reg[1]_0\(19)
    );
\Gen_Bits[8].MEM_EX_Result_Inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_688
     port map (
      Clk => Clk,
      EX_Fwd(0) => EX_Fwd(8),
      EX_PipeRun => EX_PipeRun,
      R => R,
      \WB_MEM_Result_reg[8]\(0) => \^wb_mem_result_reg[1]_0\(18)
    );
\Gen_Bits[9].MEM_EX_Result_Inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_689
     port map (
      Clk => Clk,
      EX_Fwd(0) => EX_Fwd(9),
      EX_PipeRun => EX_PipeRun,
      R => R,
      \WB_MEM_Result_reg[9]\(0) => \^wb_mem_result_reg[1]_0\(17)
    );
\WB_MEM_Result_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => MEM_PipeRun,
      D => MEM_Fwd(5),
      Q => Q(31),
      R => SR(0)
    );
\WB_MEM_Result_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => MEM_PipeRun,
      D => \^wb_mem_result_reg[1]_0\(16),
      Q => Q(21),
      R => SR(0)
    );
\WB_MEM_Result_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => MEM_PipeRun,
      D => \^wb_mem_result_reg[1]_0\(15),
      Q => Q(20),
      R => SR(0)
    );
\WB_MEM_Result_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => MEM_PipeRun,
      D => \^wb_mem_result_reg[1]_0\(14),
      Q => Q(19),
      R => SR(0)
    );
\WB_MEM_Result_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => MEM_PipeRun,
      D => \^wb_mem_result_reg[1]_0\(13),
      Q => Q(18),
      R => SR(0)
    );
\WB_MEM_Result_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => MEM_PipeRun,
      D => \^wb_mem_result_reg[1]_0\(12),
      Q => Q(17),
      R => SR(0)
    );
\WB_MEM_Result_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => MEM_PipeRun,
      D => \^wb_mem_result_reg[1]_0\(11),
      Q => Q(16),
      R => SR(0)
    );
\WB_MEM_Result_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => MEM_PipeRun,
      D => \^wb_mem_result_reg[1]_0\(10),
      Q => Q(15),
      R => SR(0)
    );
\WB_MEM_Result_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => MEM_PipeRun,
      D => \^wb_mem_result_reg[1]_0\(9),
      Q => Q(14),
      R => SR(0)
    );
\WB_MEM_Result_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => MEM_PipeRun,
      D => \^wb_mem_result_reg[1]_0\(8),
      Q => Q(13),
      R => SR(0)
    );
\WB_MEM_Result_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => MEM_PipeRun,
      D => \^wb_mem_result_reg[1]_0\(7),
      Q => Q(12),
      R => SR(0)
    );
\WB_MEM_Result_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => MEM_PipeRun,
      D => \^wb_mem_result_reg[1]_0\(25),
      Q => Q(30),
      R => SR(0)
    );
\WB_MEM_Result_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => MEM_PipeRun,
      D => \^wb_mem_result_reg[1]_0\(6),
      Q => Q(11),
      R => SR(0)
    );
\WB_MEM_Result_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => MEM_PipeRun,
      D => \^wb_mem_result_reg[1]_0\(5),
      Q => Q(10),
      R => SR(0)
    );
\WB_MEM_Result_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => MEM_PipeRun,
      D => \^wb_mem_result_reg[1]_0\(4),
      Q => Q(9),
      R => SR(0)
    );
\WB_MEM_Result_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => MEM_PipeRun,
      D => \^wb_mem_result_reg[1]_0\(3),
      Q => Q(8),
      R => SR(0)
    );
\WB_MEM_Result_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => MEM_PipeRun,
      D => MEM_Fwd(4),
      Q => Q(7),
      R => SR(0)
    );
\WB_MEM_Result_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => MEM_PipeRun,
      D => \^wb_mem_result_reg[1]_0\(2),
      Q => Q(6),
      R => SR(0)
    );
\WB_MEM_Result_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => MEM_PipeRun,
      D => MEM_Fwd(3),
      Q => Q(5),
      R => SR(0)
    );
\WB_MEM_Result_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => MEM_PipeRun,
      D => \^wb_mem_result_reg[1]_0\(1),
      Q => Q(4),
      R => SR(0)
    );
\WB_MEM_Result_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => MEM_PipeRun,
      D => MEM_Fwd(2),
      Q => Q(3),
      R => SR(0)
    );
\WB_MEM_Result_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => MEM_PipeRun,
      D => MEM_Fwd(1),
      Q => Q(2),
      R => SR(0)
    );
\WB_MEM_Result_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => MEM_PipeRun,
      D => \^wb_mem_result_reg[1]_0\(24),
      Q => Q(29),
      R => SR(0)
    );
\WB_MEM_Result_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => MEM_PipeRun,
      D => MEM_Fwd(0),
      Q => Q(1),
      R => SR(0)
    );
\WB_MEM_Result_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => MEM_PipeRun,
      D => \^wb_mem_result_reg[1]_0\(0),
      Q => Q(0),
      R => SR(0)
    );
\WB_MEM_Result_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => MEM_PipeRun,
      D => \^wb_mem_result_reg[1]_0\(23),
      Q => Q(28),
      R => SR(0)
    );
\WB_MEM_Result_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => MEM_PipeRun,
      D => \^wb_mem_result_reg[1]_0\(22),
      Q => Q(27),
      R => SR(0)
    );
\WB_MEM_Result_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => MEM_PipeRun,
      D => \^wb_mem_result_reg[1]_0\(21),
      Q => Q(26),
      R => SR(0)
    );
\WB_MEM_Result_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => MEM_PipeRun,
      D => \^wb_mem_result_reg[1]_0\(20),
      Q => Q(25),
      R => SR(0)
    );
\WB_MEM_Result_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => MEM_PipeRun,
      D => \^wb_mem_result_reg[1]_0\(19),
      Q => Q(24),
      R => SR(0)
    );
\WB_MEM_Result_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => MEM_PipeRun,
      D => \^wb_mem_result_reg[1]_0\(18),
      Q => Q(23),
      R => SR(0)
    );
\WB_MEM_Result_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => MEM_PipeRun,
      D => \^wb_mem_result_reg[1]_0\(17),
      Q => Q(22),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM16X1D is
  port (
    cacheline_copy_data_31 : out STD_LOGIC;
    Clk : in STD_LOGIC;
    M_AXI_DC_RDATA : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_AXI.r_read_fifo_addr_reg[2]\ : in STD_LOGIC;
    read_data_cnt : in STD_LOGIC_VECTOR ( 0 to 1 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM16X1D;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM16X1D is
begin
Retarget: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_180
     port map (
      Clk => Clk,
      D(1 downto 0) => D(1 downto 0),
      M_AXI_DC_RDATA(0) => M_AXI_DC_RDATA(0),
      \Using_AXI.r_read_fifo_addr_reg[2]\ => \Using_AXI.r_read_fifo_addr_reg[2]\,
      cacheline_copy_data_31 => cacheline_copy_data_31,
      read_data_cnt(0 to 1) => read_data_cnt(0 to 1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM16X1D_31 is
  port (
    cacheline_copy_data_21 : out STD_LOGIC;
    Clk : in STD_LOGIC;
    M_AXI_DC_RDATA : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_AXI.r_read_fifo_addr_reg[2]\ : in STD_LOGIC;
    read_data_cnt : in STD_LOGIC_VECTOR ( 0 to 1 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM16X1D_31 : entity is "MB_RAM16X1D";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM16X1D_31;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM16X1D_31 is
begin
Retarget: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_179
     port map (
      Clk => Clk,
      D(1 downto 0) => D(1 downto 0),
      M_AXI_DC_RDATA(0) => M_AXI_DC_RDATA(0),
      \Using_AXI.r_read_fifo_addr_reg[2]\ => \Using_AXI.r_read_fifo_addr_reg[2]\,
      cacheline_copy_data_21 => cacheline_copy_data_21,
      read_data_cnt(0 to 1) => read_data_cnt(0 to 1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM16X1D_32 is
  port (
    cacheline_copy_data_20 : out STD_LOGIC;
    Clk : in STD_LOGIC;
    M_AXI_DC_RDATA : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_AXI.r_read_fifo_addr_reg[2]\ : in STD_LOGIC;
    read_data_cnt : in STD_LOGIC_VECTOR ( 0 to 1 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM16X1D_32 : entity is "MB_RAM16X1D";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM16X1D_32;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM16X1D_32 is
begin
Retarget: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_178
     port map (
      Clk => Clk,
      D(1 downto 0) => D(1 downto 0),
      M_AXI_DC_RDATA(0) => M_AXI_DC_RDATA(0),
      \Using_AXI.r_read_fifo_addr_reg[2]\ => \Using_AXI.r_read_fifo_addr_reg[2]\,
      cacheline_copy_data_20 => cacheline_copy_data_20,
      read_data_cnt(0 to 1) => read_data_cnt(0 to 1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM16X1D_33 is
  port (
    cacheline_copy_data_19 : out STD_LOGIC;
    Clk : in STD_LOGIC;
    M_AXI_DC_RDATA : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_AXI.r_read_fifo_addr_reg[2]\ : in STD_LOGIC;
    read_data_cnt : in STD_LOGIC_VECTOR ( 0 to 1 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM16X1D_33 : entity is "MB_RAM16X1D";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM16X1D_33;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM16X1D_33 is
begin
Retarget: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_177
     port map (
      Clk => Clk,
      D(1 downto 0) => D(1 downto 0),
      M_AXI_DC_RDATA(0) => M_AXI_DC_RDATA(0),
      \Using_AXI.r_read_fifo_addr_reg[2]\ => \Using_AXI.r_read_fifo_addr_reg[2]\,
      cacheline_copy_data_19 => cacheline_copy_data_19,
      read_data_cnt(0 to 1) => read_data_cnt(0 to 1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM16X1D_34 is
  port (
    cacheline_copy_data_18 : out STD_LOGIC;
    Clk : in STD_LOGIC;
    M_AXI_DC_RDATA : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_AXI.r_read_fifo_addr_reg[2]\ : in STD_LOGIC;
    read_data_cnt : in STD_LOGIC_VECTOR ( 0 to 1 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM16X1D_34 : entity is "MB_RAM16X1D";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM16X1D_34;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM16X1D_34 is
begin
Retarget: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_176
     port map (
      Clk => Clk,
      D(1 downto 0) => D(1 downto 0),
      M_AXI_DC_RDATA(0) => M_AXI_DC_RDATA(0),
      \Using_AXI.r_read_fifo_addr_reg[2]\ => \Using_AXI.r_read_fifo_addr_reg[2]\,
      cacheline_copy_data_18 => cacheline_copy_data_18,
      read_data_cnt(0 to 1) => read_data_cnt(0 to 1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM16X1D_35 is
  port (
    cacheline_copy_data_17 : out STD_LOGIC;
    Clk : in STD_LOGIC;
    M_AXI_DC_RDATA : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_AXI.r_read_fifo_addr_reg[2]\ : in STD_LOGIC;
    read_data_cnt : in STD_LOGIC_VECTOR ( 0 to 1 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM16X1D_35 : entity is "MB_RAM16X1D";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM16X1D_35;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM16X1D_35 is
begin
Retarget: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_175
     port map (
      Clk => Clk,
      D(1 downto 0) => D(1 downto 0),
      M_AXI_DC_RDATA(0) => M_AXI_DC_RDATA(0),
      \Using_AXI.r_read_fifo_addr_reg[2]\ => \Using_AXI.r_read_fifo_addr_reg[2]\,
      cacheline_copy_data_17 => cacheline_copy_data_17,
      read_data_cnt(0 to 1) => read_data_cnt(0 to 1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM16X1D_36 is
  port (
    cacheline_copy_data_16 : out STD_LOGIC;
    Clk : in STD_LOGIC;
    M_AXI_DC_RDATA : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_AXI.r_read_fifo_addr_reg[2]\ : in STD_LOGIC;
    read_data_cnt : in STD_LOGIC_VECTOR ( 0 to 1 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM16X1D_36 : entity is "MB_RAM16X1D";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM16X1D_36;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM16X1D_36 is
begin
Retarget: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_174
     port map (
      Clk => Clk,
      D(1 downto 0) => D(1 downto 0),
      M_AXI_DC_RDATA(0) => M_AXI_DC_RDATA(0),
      \Using_AXI.r_read_fifo_addr_reg[2]\ => \Using_AXI.r_read_fifo_addr_reg[2]\,
      cacheline_copy_data_16 => cacheline_copy_data_16,
      read_data_cnt(0 to 1) => read_data_cnt(0 to 1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM16X1D_37 is
  port (
    cacheline_copy_data_15 : out STD_LOGIC;
    Clk : in STD_LOGIC;
    M_AXI_DC_RDATA : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_AXI.r_read_fifo_addr_reg[2]\ : in STD_LOGIC;
    read_data_cnt : in STD_LOGIC_VECTOR ( 0 to 1 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM16X1D_37 : entity is "MB_RAM16X1D";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM16X1D_37;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM16X1D_37 is
begin
Retarget: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_173
     port map (
      Clk => Clk,
      D(1 downto 0) => D(1 downto 0),
      M_AXI_DC_RDATA(0) => M_AXI_DC_RDATA(0),
      \Using_AXI.r_read_fifo_addr_reg[2]\ => \Using_AXI.r_read_fifo_addr_reg[2]\,
      cacheline_copy_data_15 => cacheline_copy_data_15,
      read_data_cnt(0 to 1) => read_data_cnt(0 to 1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM16X1D_38 is
  port (
    cacheline_copy_data_14 : out STD_LOGIC;
    Clk : in STD_LOGIC;
    M_AXI_DC_RDATA : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_AXI.r_read_fifo_addr_reg[2]\ : in STD_LOGIC;
    read_data_cnt : in STD_LOGIC_VECTOR ( 0 to 1 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM16X1D_38 : entity is "MB_RAM16X1D";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM16X1D_38;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM16X1D_38 is
begin
Retarget: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_172
     port map (
      Clk => Clk,
      D(1 downto 0) => D(1 downto 0),
      M_AXI_DC_RDATA(0) => M_AXI_DC_RDATA(0),
      \Using_AXI.r_read_fifo_addr_reg[2]\ => \Using_AXI.r_read_fifo_addr_reg[2]\,
      cacheline_copy_data_14 => cacheline_copy_data_14,
      read_data_cnt(0 to 1) => read_data_cnt(0 to 1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM16X1D_39 is
  port (
    cacheline_copy_data_13 : out STD_LOGIC;
    Clk : in STD_LOGIC;
    M_AXI_DC_RDATA : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_AXI.r_read_fifo_addr_reg[2]\ : in STD_LOGIC;
    read_data_cnt : in STD_LOGIC_VECTOR ( 0 to 1 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM16X1D_39 : entity is "MB_RAM16X1D";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM16X1D_39;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM16X1D_39 is
begin
Retarget: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_171
     port map (
      Clk => Clk,
      D(1 downto 0) => D(1 downto 0),
      M_AXI_DC_RDATA(0) => M_AXI_DC_RDATA(0),
      \Using_AXI.r_read_fifo_addr_reg[2]\ => \Using_AXI.r_read_fifo_addr_reg[2]\,
      cacheline_copy_data_13 => cacheline_copy_data_13,
      read_data_cnt(0 to 1) => read_data_cnt(0 to 1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM16X1D_40 is
  port (
    cacheline_copy_data_12 : out STD_LOGIC;
    Clk : in STD_LOGIC;
    M_AXI_DC_RDATA : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_AXI.r_read_fifo_addr_reg[2]\ : in STD_LOGIC;
    read_data_cnt : in STD_LOGIC_VECTOR ( 0 to 1 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM16X1D_40 : entity is "MB_RAM16X1D";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM16X1D_40;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM16X1D_40 is
begin
Retarget: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_170
     port map (
      Clk => Clk,
      D(1 downto 0) => D(1 downto 0),
      M_AXI_DC_RDATA(0) => M_AXI_DC_RDATA(0),
      \Using_AXI.r_read_fifo_addr_reg[2]\ => \Using_AXI.r_read_fifo_addr_reg[2]\,
      cacheline_copy_data_12 => cacheline_copy_data_12,
      read_data_cnt(0 to 1) => read_data_cnt(0 to 1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM16X1D_41 is
  port (
    cacheline_copy_data_30 : out STD_LOGIC;
    Clk : in STD_LOGIC;
    M_AXI_DC_RDATA : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_AXI.r_read_fifo_addr_reg[2]\ : in STD_LOGIC;
    read_data_cnt : in STD_LOGIC_VECTOR ( 0 to 1 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM16X1D_41 : entity is "MB_RAM16X1D";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM16X1D_41;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM16X1D_41 is
begin
Retarget: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_169
     port map (
      Clk => Clk,
      D(1 downto 0) => D(1 downto 0),
      M_AXI_DC_RDATA(0) => M_AXI_DC_RDATA(0),
      \Using_AXI.r_read_fifo_addr_reg[2]\ => \Using_AXI.r_read_fifo_addr_reg[2]\,
      cacheline_copy_data_30 => cacheline_copy_data_30,
      read_data_cnt(0 to 1) => read_data_cnt(0 to 1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM16X1D_42 is
  port (
    cacheline_copy_data_11 : out STD_LOGIC;
    Clk : in STD_LOGIC;
    M_AXI_DC_RDATA : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_AXI.r_read_fifo_addr_reg[2]\ : in STD_LOGIC;
    read_data_cnt : in STD_LOGIC_VECTOR ( 0 to 1 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM16X1D_42 : entity is "MB_RAM16X1D";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM16X1D_42;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM16X1D_42 is
begin
Retarget: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_168
     port map (
      Clk => Clk,
      D(1 downto 0) => D(1 downto 0),
      M_AXI_DC_RDATA(0) => M_AXI_DC_RDATA(0),
      \Using_AXI.r_read_fifo_addr_reg[2]\ => \Using_AXI.r_read_fifo_addr_reg[2]\,
      cacheline_copy_data_11 => cacheline_copy_data_11,
      read_data_cnt(0 to 1) => read_data_cnt(0 to 1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM16X1D_43 is
  port (
    cacheline_copy_data_10 : out STD_LOGIC;
    Clk : in STD_LOGIC;
    M_AXI_DC_RDATA : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_AXI.r_read_fifo_addr_reg[2]\ : in STD_LOGIC;
    read_data_cnt : in STD_LOGIC_VECTOR ( 0 to 1 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM16X1D_43 : entity is "MB_RAM16X1D";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM16X1D_43;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM16X1D_43 is
begin
Retarget: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_167
     port map (
      Clk => Clk,
      D(1 downto 0) => D(1 downto 0),
      M_AXI_DC_RDATA(0) => M_AXI_DC_RDATA(0),
      \Using_AXI.r_read_fifo_addr_reg[2]\ => \Using_AXI.r_read_fifo_addr_reg[2]\,
      cacheline_copy_data_10 => cacheline_copy_data_10,
      read_data_cnt(0 to 1) => read_data_cnt(0 to 1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM16X1D_44 is
  port (
    cacheline_copy_data_9 : out STD_LOGIC;
    Clk : in STD_LOGIC;
    M_AXI_DC_RDATA : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_AXI.r_read_fifo_addr_reg[2]\ : in STD_LOGIC;
    read_data_cnt : in STD_LOGIC_VECTOR ( 0 to 1 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM16X1D_44 : entity is "MB_RAM16X1D";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM16X1D_44;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM16X1D_44 is
begin
Retarget: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_166
     port map (
      Clk => Clk,
      D(1 downto 0) => D(1 downto 0),
      M_AXI_DC_RDATA(0) => M_AXI_DC_RDATA(0),
      \Using_AXI.r_read_fifo_addr_reg[2]\ => \Using_AXI.r_read_fifo_addr_reg[2]\,
      cacheline_copy_data_9 => cacheline_copy_data_9,
      read_data_cnt(0 to 1) => read_data_cnt(0 to 1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM16X1D_45 is
  port (
    cacheline_copy_data_8 : out STD_LOGIC;
    Clk : in STD_LOGIC;
    M_AXI_DC_RDATA : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_AXI.r_read_fifo_addr_reg[2]\ : in STD_LOGIC;
    read_data_cnt : in STD_LOGIC_VECTOR ( 0 to 1 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM16X1D_45 : entity is "MB_RAM16X1D";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM16X1D_45;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM16X1D_45 is
begin
Retarget: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_165
     port map (
      Clk => Clk,
      D(1 downto 0) => D(1 downto 0),
      M_AXI_DC_RDATA(0) => M_AXI_DC_RDATA(0),
      \Using_AXI.r_read_fifo_addr_reg[2]\ => \Using_AXI.r_read_fifo_addr_reg[2]\,
      cacheline_copy_data_8 => cacheline_copy_data_8,
      read_data_cnt(0 to 1) => read_data_cnt(0 to 1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM16X1D_46 is
  port (
    cacheline_copy_data_7 : out STD_LOGIC;
    Clk : in STD_LOGIC;
    M_AXI_DC_RDATA : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_AXI.r_read_fifo_addr_reg[2]\ : in STD_LOGIC;
    read_data_cnt : in STD_LOGIC_VECTOR ( 0 to 1 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM16X1D_46 : entity is "MB_RAM16X1D";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM16X1D_46;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM16X1D_46 is
begin
Retarget: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_164
     port map (
      Clk => Clk,
      D(1 downto 0) => D(1 downto 0),
      M_AXI_DC_RDATA(0) => M_AXI_DC_RDATA(0),
      \Using_AXI.r_read_fifo_addr_reg[2]\ => \Using_AXI.r_read_fifo_addr_reg[2]\,
      cacheline_copy_data_7 => cacheline_copy_data_7,
      read_data_cnt(0 to 1) => read_data_cnt(0 to 1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM16X1D_47 is
  port (
    cacheline_copy_data_6 : out STD_LOGIC;
    Clk : in STD_LOGIC;
    M_AXI_DC_RDATA : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_AXI.r_read_fifo_addr_reg[2]\ : in STD_LOGIC;
    read_data_cnt : in STD_LOGIC_VECTOR ( 0 to 1 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM16X1D_47 : entity is "MB_RAM16X1D";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM16X1D_47;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM16X1D_47 is
begin
Retarget: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_163
     port map (
      Clk => Clk,
      D(1 downto 0) => D(1 downto 0),
      M_AXI_DC_RDATA(0) => M_AXI_DC_RDATA(0),
      \Using_AXI.r_read_fifo_addr_reg[2]\ => \Using_AXI.r_read_fifo_addr_reg[2]\,
      cacheline_copy_data_6 => cacheline_copy_data_6,
      read_data_cnt(0 to 1) => read_data_cnt(0 to 1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM16X1D_48 is
  port (
    cacheline_copy_data_5 : out STD_LOGIC;
    Clk : in STD_LOGIC;
    M_AXI_DC_RDATA : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_AXI.r_read_fifo_addr_reg[2]\ : in STD_LOGIC;
    read_data_cnt : in STD_LOGIC_VECTOR ( 0 to 1 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM16X1D_48 : entity is "MB_RAM16X1D";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM16X1D_48;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM16X1D_48 is
begin
Retarget: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_162
     port map (
      Clk => Clk,
      D(1 downto 0) => D(1 downto 0),
      M_AXI_DC_RDATA(0) => M_AXI_DC_RDATA(0),
      \Using_AXI.r_read_fifo_addr_reg[2]\ => \Using_AXI.r_read_fifo_addr_reg[2]\,
      cacheline_copy_data_5 => cacheline_copy_data_5,
      read_data_cnt(0 to 1) => read_data_cnt(0 to 1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM16X1D_49 is
  port (
    cacheline_copy_data_4 : out STD_LOGIC;
    Clk : in STD_LOGIC;
    M_AXI_DC_RDATA : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_AXI.r_read_fifo_addr_reg[2]\ : in STD_LOGIC;
    read_data_cnt : in STD_LOGIC_VECTOR ( 0 to 1 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM16X1D_49 : entity is "MB_RAM16X1D";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM16X1D_49;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM16X1D_49 is
begin
Retarget: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_161
     port map (
      Clk => Clk,
      D(1 downto 0) => D(1 downto 0),
      M_AXI_DC_RDATA(0) => M_AXI_DC_RDATA(0),
      \Using_AXI.r_read_fifo_addr_reg[2]\ => \Using_AXI.r_read_fifo_addr_reg[2]\,
      cacheline_copy_data_4 => cacheline_copy_data_4,
      read_data_cnt(0 to 1) => read_data_cnt(0 to 1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM16X1D_50 is
  port (
    cacheline_copy_data_3 : out STD_LOGIC;
    Clk : in STD_LOGIC;
    M_AXI_DC_RDATA : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_AXI.r_read_fifo_addr_reg[2]\ : in STD_LOGIC;
    read_data_cnt : in STD_LOGIC_VECTOR ( 0 to 1 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM16X1D_50 : entity is "MB_RAM16X1D";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM16X1D_50;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM16X1D_50 is
begin
Retarget: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_160
     port map (
      Clk => Clk,
      D(1 downto 0) => D(1 downto 0),
      M_AXI_DC_RDATA(0) => M_AXI_DC_RDATA(0),
      \Using_AXI.r_read_fifo_addr_reg[2]\ => \Using_AXI.r_read_fifo_addr_reg[2]\,
      cacheline_copy_data_3 => cacheline_copy_data_3,
      read_data_cnt(0 to 1) => read_data_cnt(0 to 1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM16X1D_51 is
  port (
    cacheline_copy_data_2 : out STD_LOGIC;
    Clk : in STD_LOGIC;
    M_AXI_DC_RDATA : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_AXI.r_read_fifo_addr_reg[2]\ : in STD_LOGIC;
    read_data_cnt : in STD_LOGIC_VECTOR ( 0 to 1 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM16X1D_51 : entity is "MB_RAM16X1D";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM16X1D_51;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM16X1D_51 is
begin
Retarget: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_159
     port map (
      Clk => Clk,
      D(1 downto 0) => D(1 downto 0),
      M_AXI_DC_RDATA(0) => M_AXI_DC_RDATA(0),
      \Using_AXI.r_read_fifo_addr_reg[2]\ => \Using_AXI.r_read_fifo_addr_reg[2]\,
      cacheline_copy_data_2 => cacheline_copy_data_2,
      read_data_cnt(0 to 1) => read_data_cnt(0 to 1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM16X1D_52 is
  port (
    cacheline_copy_data_29 : out STD_LOGIC;
    Clk : in STD_LOGIC;
    M_AXI_DC_RDATA : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_AXI.r_read_fifo_addr_reg[2]\ : in STD_LOGIC;
    read_data_cnt : in STD_LOGIC_VECTOR ( 0 to 1 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM16X1D_52 : entity is "MB_RAM16X1D";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM16X1D_52;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM16X1D_52 is
begin
Retarget: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_158
     port map (
      Clk => Clk,
      D(1 downto 0) => D(1 downto 0),
      M_AXI_DC_RDATA(0) => M_AXI_DC_RDATA(0),
      \Using_AXI.r_read_fifo_addr_reg[2]\ => \Using_AXI.r_read_fifo_addr_reg[2]\,
      cacheline_copy_data_29 => cacheline_copy_data_29,
      read_data_cnt(0 to 1) => read_data_cnt(0 to 1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM16X1D_53 is
  port (
    cacheline_copy_data_1 : out STD_LOGIC;
    Clk : in STD_LOGIC;
    M_AXI_DC_RDATA : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_AXI.r_read_fifo_addr_reg[2]\ : in STD_LOGIC;
    read_data_cnt : in STD_LOGIC_VECTOR ( 0 to 1 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM16X1D_53 : entity is "MB_RAM16X1D";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM16X1D_53;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM16X1D_53 is
begin
Retarget: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_157
     port map (
      Clk => Clk,
      D(1 downto 0) => D(1 downto 0),
      M_AXI_DC_RDATA(0) => M_AXI_DC_RDATA(0),
      \Using_AXI.r_read_fifo_addr_reg[2]\ => \Using_AXI.r_read_fifo_addr_reg[2]\,
      cacheline_copy_data_1 => cacheline_copy_data_1,
      read_data_cnt(0 to 1) => read_data_cnt(0 to 1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM16X1D_54 is
  port (
    cacheline_copy_data_0 : out STD_LOGIC;
    Clk : in STD_LOGIC;
    M_AXI_DC_RDATA : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_AXI.r_read_fifo_addr_reg[2]\ : in STD_LOGIC;
    read_data_cnt : in STD_LOGIC_VECTOR ( 0 to 1 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM16X1D_54 : entity is "MB_RAM16X1D";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM16X1D_54;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM16X1D_54 is
begin
Retarget: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_156
     port map (
      Clk => Clk,
      D(1 downto 0) => D(1 downto 0),
      M_AXI_DC_RDATA(0) => M_AXI_DC_RDATA(0),
      \Using_AXI.r_read_fifo_addr_reg[2]\ => \Using_AXI.r_read_fifo_addr_reg[2]\,
      cacheline_copy_data_0 => cacheline_copy_data_0,
      read_data_cnt(0 to 1) => read_data_cnt(0 to 1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM16X1D_55 is
  port (
    cacheline_copy_data_28 : out STD_LOGIC;
    Clk : in STD_LOGIC;
    M_AXI_DC_RDATA : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_AXI.r_read_fifo_addr_reg[2]\ : in STD_LOGIC;
    read_data_cnt : in STD_LOGIC_VECTOR ( 0 to 1 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM16X1D_55 : entity is "MB_RAM16X1D";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM16X1D_55;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM16X1D_55 is
begin
Retarget: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_155
     port map (
      Clk => Clk,
      D(1 downto 0) => D(1 downto 0),
      M_AXI_DC_RDATA(0) => M_AXI_DC_RDATA(0),
      \Using_AXI.r_read_fifo_addr_reg[2]\ => \Using_AXI.r_read_fifo_addr_reg[2]\,
      cacheline_copy_data_28 => cacheline_copy_data_28,
      read_data_cnt(0 to 1) => read_data_cnt(0 to 1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM16X1D_56 is
  port (
    cacheline_copy_data_27 : out STD_LOGIC;
    Clk : in STD_LOGIC;
    M_AXI_DC_RDATA : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_AXI.r_read_fifo_addr_reg[2]\ : in STD_LOGIC;
    read_data_cnt : in STD_LOGIC_VECTOR ( 0 to 1 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM16X1D_56 : entity is "MB_RAM16X1D";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM16X1D_56;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM16X1D_56 is
begin
Retarget: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_154
     port map (
      Clk => Clk,
      D(1 downto 0) => D(1 downto 0),
      M_AXI_DC_RDATA(0) => M_AXI_DC_RDATA(0),
      \Using_AXI.r_read_fifo_addr_reg[2]\ => \Using_AXI.r_read_fifo_addr_reg[2]\,
      cacheline_copy_data_27 => cacheline_copy_data_27,
      read_data_cnt(0 to 1) => read_data_cnt(0 to 1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM16X1D_57 is
  port (
    cacheline_copy_data_26 : out STD_LOGIC;
    Clk : in STD_LOGIC;
    M_AXI_DC_RDATA : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_AXI.r_read_fifo_addr_reg[2]\ : in STD_LOGIC;
    read_data_cnt : in STD_LOGIC_VECTOR ( 0 to 1 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM16X1D_57 : entity is "MB_RAM16X1D";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM16X1D_57;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM16X1D_57 is
begin
Retarget: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_153
     port map (
      Clk => Clk,
      D(1 downto 0) => D(1 downto 0),
      M_AXI_DC_RDATA(0) => M_AXI_DC_RDATA(0),
      \Using_AXI.r_read_fifo_addr_reg[2]\ => \Using_AXI.r_read_fifo_addr_reg[2]\,
      cacheline_copy_data_26 => cacheline_copy_data_26,
      read_data_cnt(0 to 1) => read_data_cnt(0 to 1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM16X1D_58 is
  port (
    cacheline_copy_data_25 : out STD_LOGIC;
    Clk : in STD_LOGIC;
    M_AXI_DC_RDATA : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_AXI.r_read_fifo_addr_reg[2]\ : in STD_LOGIC;
    read_data_cnt : in STD_LOGIC_VECTOR ( 0 to 1 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM16X1D_58 : entity is "MB_RAM16X1D";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM16X1D_58;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM16X1D_58 is
begin
Retarget: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_152
     port map (
      Clk => Clk,
      D(1 downto 0) => D(1 downto 0),
      M_AXI_DC_RDATA(0) => M_AXI_DC_RDATA(0),
      \Using_AXI.r_read_fifo_addr_reg[2]\ => \Using_AXI.r_read_fifo_addr_reg[2]\,
      cacheline_copy_data_25 => cacheline_copy_data_25,
      read_data_cnt(0 to 1) => read_data_cnt(0 to 1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM16X1D_59 is
  port (
    cacheline_copy_data_24 : out STD_LOGIC;
    Clk : in STD_LOGIC;
    M_AXI_DC_RDATA : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_AXI.r_read_fifo_addr_reg[2]\ : in STD_LOGIC;
    read_data_cnt : in STD_LOGIC_VECTOR ( 0 to 1 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM16X1D_59 : entity is "MB_RAM16X1D";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM16X1D_59;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM16X1D_59 is
begin
Retarget: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_151
     port map (
      Clk => Clk,
      D(1 downto 0) => D(1 downto 0),
      M_AXI_DC_RDATA(0) => M_AXI_DC_RDATA(0),
      \Using_AXI.r_read_fifo_addr_reg[2]\ => \Using_AXI.r_read_fifo_addr_reg[2]\,
      cacheline_copy_data_24 => cacheline_copy_data_24,
      read_data_cnt(0 to 1) => read_data_cnt(0 to 1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM16X1D_60 is
  port (
    cacheline_copy_data_23 : out STD_LOGIC;
    Clk : in STD_LOGIC;
    M_AXI_DC_RDATA : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_AXI.r_read_fifo_addr_reg[2]\ : in STD_LOGIC;
    read_data_cnt : in STD_LOGIC_VECTOR ( 0 to 1 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM16X1D_60 : entity is "MB_RAM16X1D";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM16X1D_60;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM16X1D_60 is
begin
Retarget: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_150
     port map (
      Clk => Clk,
      D(1 downto 0) => D(1 downto 0),
      M_AXI_DC_RDATA(0) => M_AXI_DC_RDATA(0),
      \Using_AXI.r_read_fifo_addr_reg[2]\ => \Using_AXI.r_read_fifo_addr_reg[2]\,
      cacheline_copy_data_23 => cacheline_copy_data_23,
      read_data_cnt(0 to 1) => read_data_cnt(0 to 1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM16X1D_61 is
  port (
    cacheline_copy_data_22 : out STD_LOGIC;
    Clk : in STD_LOGIC;
    M_AXI_DC_RDATA : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_AXI.r_read_fifo_addr_reg[2]\ : in STD_LOGIC;
    read_data_cnt : in STD_LOGIC_VECTOR ( 0 to 1 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM16X1D_61 : entity is "MB_RAM16X1D";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM16X1D_61;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM16X1D_61 is
begin
Retarget: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D
     port map (
      Clk => Clk,
      D(1 downto 0) => D(1 downto 0),
      M_AXI_DC_RDATA(0) => M_AXI_DC_RDATA(0),
      \Using_AXI.r_read_fifo_addr_reg[2]\ => \Using_AXI.r_read_fifo_addr_reg[2]\,
      cacheline_copy_data_22 => cacheline_copy_data_22,
      read_data_cnt(0 to 1) => read_data_cnt(0 to 1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Operand_Select_gti is
  port (
    \mem_byte_selects_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \MEM_DataBus_Addr_reg[0]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \mem_byte_selects_reg[0]\ : out STD_LOGIC;
    \Using_FPGA.Native\ : out STD_LOGIC;
    \Data_Addr[30]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    S : out STD_LOGIC;
    in0 : out STD_LOGIC;
    swap_result : out STD_LOGIC_VECTOR ( 23 downto 0 );
    swap_result_reg : out STD_LOGIC_VECTOR ( 0 to 7 );
    \MEM_DataBus_Addr_reg[0]_0\ : out STD_LOGIC;
    \Zero_Detecting[0].nibble_Zero_reg\ : out STD_LOGIC;
    \Using_FPGA.Native_0\ : out STD_LOGIC_VECTOR ( 29 downto 0 );
    \EX_Op2_reg[0]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \MEM_DataBus_Write_Data_reg[24]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    of_op1_sel_spr : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    I1 : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    \Using_FPGA.Native_2\ : in STD_LOGIC;
    \Using_FPGA.Native_3\ : in STD_LOGIC;
    \Using_FPGA.Native_4\ : in STD_LOGIC;
    \Using_FPGA.Native_5\ : in STD_LOGIC;
    \Using_FPGA.Native_6\ : in STD_LOGIC;
    \Using_FPGA.Native_7\ : in STD_LOGIC;
    \Using_FPGA.Native_8\ : in STD_LOGIC;
    \Using_FPGA.Native_9\ : in STD_LOGIC;
    \Using_FPGA.Native_10\ : in STD_LOGIC;
    \Using_FPGA.Native_11\ : in STD_LOGIC;
    \Using_FPGA.Native_12\ : in STD_LOGIC;
    \Using_FPGA.Native_13\ : in STD_LOGIC;
    \Using_FPGA.Native_14\ : in STD_LOGIC;
    \Using_FPGA.Native_15\ : in STD_LOGIC;
    \Using_FPGA.Native_16\ : in STD_LOGIC;
    \Using_FPGA.Native_17\ : in STD_LOGIC;
    \Using_FPGA.Native_18\ : in STD_LOGIC;
    \Using_FPGA.Native_19\ : in STD_LOGIC;
    \Using_FPGA.Native_20\ : in STD_LOGIC;
    \Using_FPGA.Native_21\ : in STD_LOGIC;
    \Using_FPGA.Native_22\ : in STD_LOGIC;
    \Using_FPGA.Native_23\ : in STD_LOGIC;
    \Using_FPGA.Native_24\ : in STD_LOGIC;
    \Using_FPGA.Native_25\ : in STD_LOGIC;
    \Using_FPGA.Native_26\ : in STD_LOGIC;
    \Using_FPGA.Native_27\ : in STD_LOGIC;
    \Using_FPGA.Native_28\ : in STD_LOGIC;
    \Using_FPGA.Native_29\ : in STD_LOGIC;
    \Using_FPGA.Native_30\ : in STD_LOGIC;
    \Using_FPGA.Native_31\ : in STD_LOGIC;
    EX_Reverse_Mem_Access : in STD_LOGIC;
    ex_move_to_MSR_instr : in STD_LOGIC;
    ex_valid_reg : in STD_LOGIC;
    \Using_FPGA.Native_32\ : in STD_LOGIC;
    EX_Doublet_Access : in STD_LOGIC;
    EX_Byte_Access : in STD_LOGIC;
    EX_CMP_Op : in STD_LOGIC;
    \EX_Sext_Op_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    EX_SWAP_BYTE_Instr : in STD_LOGIC;
    sync_reset : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_33\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Clk : in STD_LOGIC;
    OF_PipeRun : in STD_LOGIC;
    ex_sel_alu_i_reg : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ex_sel_alu_i_reg_0 : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Operand_Select_gti;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Operand_Select_gti is
  signal \Gen_Bit[31].MUXF7_I1_n_0\ : STD_LOGIC;
  signal \^mem_databus_addr_reg[0]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal O : STD_LOGIC;
  signal O0_out : STD_LOGIC;
  signal O10_out : STD_LOGIC;
  signal O11_out : STD_LOGIC;
  signal O12_out : STD_LOGIC;
  signal O13_out : STD_LOGIC;
  signal O14_out : STD_LOGIC;
  signal O15_out : STD_LOGIC;
  signal O16_out : STD_LOGIC;
  signal O17_out : STD_LOGIC;
  signal O18_out : STD_LOGIC;
  signal O19_out : STD_LOGIC;
  signal O1_out : STD_LOGIC;
  signal O20_out : STD_LOGIC;
  signal O21_out : STD_LOGIC;
  signal O22_out : STD_LOGIC;
  signal O23_out : STD_LOGIC;
  signal O24_out : STD_LOGIC;
  signal O25_out : STD_LOGIC;
  signal O26_out : STD_LOGIC;
  signal O27_out : STD_LOGIC;
  signal O28_out : STD_LOGIC;
  signal O29_out : STD_LOGIC;
  signal O2_out : STD_LOGIC;
  signal O3_out : STD_LOGIC;
  signal O4_out : STD_LOGIC;
  signal O5_out : STD_LOGIC;
  signal O6_out : STD_LOGIC;
  signal O7_out : STD_LOGIC;
  signal O8_out : STD_LOGIC;
  signal O9_out : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ex_branch_cmp_op1 : STD_LOGIC_VECTOR ( 30 to 31 );
  signal \^mem_byte_selects_reg[0]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Byte_Enable[0]_INST_0_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \mem_byte_selects[1]_i_1\ : label is "soft_lutpair1";
begin
  \MEM_DataBus_Addr_reg[0]\(31 downto 0) <= \^mem_databus_addr_reg[0]\(31 downto 0);
  Q(31 downto 0) <= \^q\(31 downto 0);
  \mem_byte_selects_reg[0]\ <= \^mem_byte_selects_reg[0]\;
\Byte_Enable[0]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000969600FFFFFF"
    )
        port map (
      I0 => \^mem_databus_addr_reg[0]\(0),
      I1 => \^q\(0),
      I2 => EX_Reverse_Mem_Access,
      I3 => EX_Doublet_Access,
      I4 => \^mem_byte_selects_reg[0]\,
      I5 => EX_Byte_Access,
      O => \Data_Addr[30]\(3)
    );
\Byte_Enable[0]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"956A6A95"
    )
        port map (
      I0 => EX_Reverse_Mem_Access,
      I1 => \^mem_databus_addr_reg[0]\(0),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^mem_databus_addr_reg[0]\(1),
      O => \^mem_byte_selects_reg[0]\
    );
\Byte_Enable[1]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000696900FFFFFF"
    )
        port map (
      I0 => \^mem_databus_addr_reg[0]\(0),
      I1 => \^q\(0),
      I2 => EX_Reverse_Mem_Access,
      I3 => EX_Doublet_Access,
      I4 => \^mem_byte_selects_reg[0]\,
      I5 => EX_Byte_Access,
      O => \Data_Addr[30]\(2)
    );
\Byte_Enable[2]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"96FF000096FF00FF"
    )
        port map (
      I0 => \^mem_databus_addr_reg[0]\(0),
      I1 => \^q\(0),
      I2 => EX_Reverse_Mem_Access,
      I3 => EX_Byte_Access,
      I4 => \^mem_byte_selects_reg[0]\,
      I5 => EX_Doublet_Access,
      O => \Data_Addr[30]\(1)
    );
\Byte_Enable[3]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"69FF000069FF00FF"
    )
        port map (
      I0 => \^mem_databus_addr_reg[0]\(0),
      I1 => \^q\(0),
      I2 => EX_Reverse_Mem_Access,
      I3 => EX_Byte_Access,
      I4 => \^mem_byte_selects_reg[0]\,
      I5 => EX_Doublet_Access,
      O => \Data_Addr[30]\(0)
    );
\Data_Addr[30]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0000EEE0EEEE000"
    )
        port map (
      I0 => EX_Byte_Access,
      I1 => EX_Doublet_Access,
      I2 => \^mem_databus_addr_reg[0]\(0),
      I3 => \^q\(0),
      I4 => \^q\(1),
      I5 => \^mem_databus_addr_reg[0]\(1),
      O => \Data_Addr[30]\(5)
    );
\Data_Addr[31]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => EX_Byte_Access,
      I1 => \^q\(0),
      I2 => \^mem_databus_addr_reg[0]\(0),
      O => \Data_Addr[30]\(4)
    );
\EX_Branch_CMP_Op1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => OF_PipeRun,
      D => D(31),
      Q => \Using_FPGA.Native_0\(29),
      R => sync_reset
    );
\EX_Branch_CMP_Op1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => OF_PipeRun,
      D => D(21),
      Q => \Using_FPGA.Native_0\(19),
      R => sync_reset
    );
\EX_Branch_CMP_Op1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => OF_PipeRun,
      D => D(20),
      Q => \Using_FPGA.Native_0\(18),
      R => sync_reset
    );
\EX_Branch_CMP_Op1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => OF_PipeRun,
      D => D(19),
      Q => \Using_FPGA.Native_0\(17),
      R => sync_reset
    );
\EX_Branch_CMP_Op1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => OF_PipeRun,
      D => D(18),
      Q => \Using_FPGA.Native_0\(16),
      R => sync_reset
    );
\EX_Branch_CMP_Op1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => OF_PipeRun,
      D => D(17),
      Q => \Using_FPGA.Native_0\(15),
      R => sync_reset
    );
\EX_Branch_CMP_Op1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => OF_PipeRun,
      D => D(16),
      Q => \Using_FPGA.Native_0\(14),
      R => sync_reset
    );
\EX_Branch_CMP_Op1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => OF_PipeRun,
      D => D(15),
      Q => \Using_FPGA.Native_0\(13),
      R => sync_reset
    );
\EX_Branch_CMP_Op1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => OF_PipeRun,
      D => D(14),
      Q => \Using_FPGA.Native_0\(12),
      R => sync_reset
    );
\EX_Branch_CMP_Op1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => OF_PipeRun,
      D => D(13),
      Q => \Using_FPGA.Native_0\(11),
      R => sync_reset
    );
\EX_Branch_CMP_Op1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => OF_PipeRun,
      D => D(12),
      Q => \Using_FPGA.Native_0\(10),
      R => sync_reset
    );
\EX_Branch_CMP_Op1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => OF_PipeRun,
      D => D(30),
      Q => \Using_FPGA.Native_0\(28),
      R => sync_reset
    );
\EX_Branch_CMP_Op1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => OF_PipeRun,
      D => D(11),
      Q => \Using_FPGA.Native_0\(9),
      R => sync_reset
    );
\EX_Branch_CMP_Op1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => OF_PipeRun,
      D => D(10),
      Q => \Using_FPGA.Native_0\(8),
      R => sync_reset
    );
\EX_Branch_CMP_Op1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => OF_PipeRun,
      D => D(9),
      Q => \Using_FPGA.Native_0\(7),
      R => sync_reset
    );
\EX_Branch_CMP_Op1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => OF_PipeRun,
      D => D(8),
      Q => \Using_FPGA.Native_0\(6),
      R => sync_reset
    );
\EX_Branch_CMP_Op1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => OF_PipeRun,
      D => D(7),
      Q => \Using_FPGA.Native_0\(5),
      R => sync_reset
    );
\EX_Branch_CMP_Op1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => OF_PipeRun,
      D => D(6),
      Q => \Using_FPGA.Native_0\(4),
      R => sync_reset
    );
\EX_Branch_CMP_Op1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => OF_PipeRun,
      D => D(5),
      Q => \Using_FPGA.Native_0\(3),
      R => sync_reset
    );
\EX_Branch_CMP_Op1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => OF_PipeRun,
      D => D(4),
      Q => \Using_FPGA.Native_0\(2),
      R => sync_reset
    );
\EX_Branch_CMP_Op1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => OF_PipeRun,
      D => D(3),
      Q => \Using_FPGA.Native_0\(1),
      R => sync_reset
    );
\EX_Branch_CMP_Op1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => OF_PipeRun,
      D => D(2),
      Q => \Using_FPGA.Native_0\(0),
      R => sync_reset
    );
\EX_Branch_CMP_Op1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => OF_PipeRun,
      D => D(29),
      Q => \Using_FPGA.Native_0\(27),
      R => sync_reset
    );
\EX_Branch_CMP_Op1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => OF_PipeRun,
      D => D(1),
      Q => ex_branch_cmp_op1(30),
      R => sync_reset
    );
\EX_Branch_CMP_Op1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => OF_PipeRun,
      D => D(0),
      Q => ex_branch_cmp_op1(31),
      R => sync_reset
    );
\EX_Branch_CMP_Op1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => OF_PipeRun,
      D => D(28),
      Q => \Using_FPGA.Native_0\(26),
      R => sync_reset
    );
\EX_Branch_CMP_Op1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => OF_PipeRun,
      D => D(27),
      Q => \Using_FPGA.Native_0\(25),
      R => sync_reset
    );
\EX_Branch_CMP_Op1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => OF_PipeRun,
      D => D(26),
      Q => \Using_FPGA.Native_0\(24),
      R => sync_reset
    );
\EX_Branch_CMP_Op1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => OF_PipeRun,
      D => D(25),
      Q => \Using_FPGA.Native_0\(23),
      R => sync_reset
    );
\EX_Branch_CMP_Op1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => OF_PipeRun,
      D => D(24),
      Q => \Using_FPGA.Native_0\(22),
      R => sync_reset
    );
\EX_Branch_CMP_Op1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => OF_PipeRun,
      D => D(23),
      Q => \Using_FPGA.Native_0\(21),
      R => sync_reset
    );
\EX_Branch_CMP_Op1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => OF_PipeRun,
      D => D(22),
      Q => \Using_FPGA.Native_0\(20),
      R => sync_reset
    );
\EX_Op1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => OF_PipeRun,
      D => O,
      Q => \^q\(31),
      R => sync_reset
    );
\EX_Op1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => OF_PipeRun,
      D => O20_out,
      Q => \^q\(21),
      R => sync_reset
    );
\EX_Op1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => OF_PipeRun,
      D => O19_out,
      Q => \^q\(20),
      R => sync_reset
    );
\EX_Op1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => OF_PipeRun,
      D => O18_out,
      Q => \^q\(19),
      R => sync_reset
    );
\EX_Op1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => OF_PipeRun,
      D => O17_out,
      Q => \^q\(18),
      R => sync_reset
    );
\EX_Op1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => OF_PipeRun,
      D => O16_out,
      Q => \^q\(17),
      R => sync_reset
    );
\EX_Op1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => OF_PipeRun,
      D => O15_out,
      Q => \^q\(16),
      R => sync_reset
    );
\EX_Op1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => OF_PipeRun,
      D => O14_out,
      Q => \^q\(15),
      R => sync_reset
    );
\EX_Op1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => OF_PipeRun,
      D => O13_out,
      Q => \^q\(14),
      R => sync_reset
    );
\EX_Op1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => OF_PipeRun,
      D => O12_out,
      Q => \^q\(13),
      R => sync_reset
    );
\EX_Op1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => OF_PipeRun,
      D => O11_out,
      Q => \^q\(12),
      R => sync_reset
    );
\EX_Op1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => OF_PipeRun,
      D => O29_out,
      Q => \^q\(30),
      R => sync_reset
    );
\EX_Op1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => OF_PipeRun,
      D => O10_out,
      Q => \^q\(11),
      R => sync_reset
    );
\EX_Op1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => OF_PipeRun,
      D => O9_out,
      Q => \^q\(10),
      R => sync_reset
    );
\EX_Op1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => OF_PipeRun,
      D => O8_out,
      Q => \^q\(9),
      R => sync_reset
    );
\EX_Op1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => OF_PipeRun,
      D => O7_out,
      Q => \^q\(8),
      R => sync_reset
    );
\EX_Op1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => OF_PipeRun,
      D => O6_out,
      Q => \^q\(7),
      R => sync_reset
    );
\EX_Op1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => OF_PipeRun,
      D => O5_out,
      Q => \^q\(6),
      R => sync_reset
    );
\EX_Op1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => OF_PipeRun,
      D => O4_out,
      Q => \^q\(5),
      R => sync_reset
    );
\EX_Op1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => OF_PipeRun,
      D => O3_out,
      Q => \^q\(4),
      R => sync_reset
    );
\EX_Op1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => OF_PipeRun,
      D => O2_out,
      Q => \^q\(3),
      R => sync_reset
    );
\EX_Op1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => OF_PipeRun,
      D => O1_out,
      Q => \^q\(2),
      R => sync_reset
    );
\EX_Op1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => OF_PipeRun,
      D => O28_out,
      Q => \^q\(29),
      R => sync_reset
    );
\EX_Op1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => OF_PipeRun,
      D => O0_out,
      Q => \^q\(1),
      R => sync_reset
    );
\EX_Op1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => OF_PipeRun,
      D => \Gen_Bit[31].MUXF7_I1_n_0\,
      Q => \^q\(0),
      R => sync_reset
    );
\EX_Op1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => OF_PipeRun,
      D => O27_out,
      Q => \^q\(28),
      R => sync_reset
    );
\EX_Op1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => OF_PipeRun,
      D => O26_out,
      Q => \^q\(27),
      R => sync_reset
    );
\EX_Op1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => OF_PipeRun,
      D => O25_out,
      Q => \^q\(26),
      R => sync_reset
    );
\EX_Op1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => OF_PipeRun,
      D => O24_out,
      Q => \^q\(25),
      R => sync_reset
    );
\EX_Op1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => OF_PipeRun,
      D => O23_out,
      Q => \^q\(24),
      R => sync_reset
    );
\EX_Op1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => OF_PipeRun,
      D => O22_out,
      Q => \^q\(23),
      R => sync_reset
    );
\EX_Op1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => OF_PipeRun,
      D => O21_out,
      Q => \^q\(22),
      R => sync_reset
    );
\EX_Op2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => OF_PipeRun,
      D => ex_sel_alu_i_reg(31),
      Q => \^mem_databus_addr_reg[0]\(31),
      R => sync_reset
    );
\EX_Op2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => OF_PipeRun,
      D => ex_sel_alu_i_reg(21),
      Q => \^mem_databus_addr_reg[0]\(21),
      R => sync_reset
    );
\EX_Op2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => OF_PipeRun,
      D => ex_sel_alu_i_reg(20),
      Q => \^mem_databus_addr_reg[0]\(20),
      R => sync_reset
    );
\EX_Op2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => OF_PipeRun,
      D => ex_sel_alu_i_reg(19),
      Q => \^mem_databus_addr_reg[0]\(19),
      R => sync_reset
    );
\EX_Op2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => OF_PipeRun,
      D => ex_sel_alu_i_reg(18),
      Q => \^mem_databus_addr_reg[0]\(18),
      R => sync_reset
    );
\EX_Op2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => OF_PipeRun,
      D => ex_sel_alu_i_reg(17),
      Q => \^mem_databus_addr_reg[0]\(17),
      R => sync_reset
    );
\EX_Op2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => OF_PipeRun,
      D => ex_sel_alu_i_reg(16),
      Q => \^mem_databus_addr_reg[0]\(16),
      R => sync_reset
    );
\EX_Op2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => OF_PipeRun,
      D => ex_sel_alu_i_reg(15),
      Q => \^mem_databus_addr_reg[0]\(15),
      R => sync_reset
    );
\EX_Op2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => OF_PipeRun,
      D => ex_sel_alu_i_reg(14),
      Q => \^mem_databus_addr_reg[0]\(14),
      R => sync_reset
    );
\EX_Op2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => OF_PipeRun,
      D => ex_sel_alu_i_reg(13),
      Q => \^mem_databus_addr_reg[0]\(13),
      R => sync_reset
    );
\EX_Op2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => OF_PipeRun,
      D => ex_sel_alu_i_reg(12),
      Q => \^mem_databus_addr_reg[0]\(12),
      R => sync_reset
    );
\EX_Op2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => OF_PipeRun,
      D => ex_sel_alu_i_reg(30),
      Q => \^mem_databus_addr_reg[0]\(30),
      R => sync_reset
    );
\EX_Op2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => OF_PipeRun,
      D => ex_sel_alu_i_reg(11),
      Q => \^mem_databus_addr_reg[0]\(11),
      R => sync_reset
    );
\EX_Op2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => OF_PipeRun,
      D => ex_sel_alu_i_reg(10),
      Q => \^mem_databus_addr_reg[0]\(10),
      R => sync_reset
    );
\EX_Op2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => OF_PipeRun,
      D => ex_sel_alu_i_reg(9),
      Q => \^mem_databus_addr_reg[0]\(9),
      R => sync_reset
    );
\EX_Op2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => OF_PipeRun,
      D => ex_sel_alu_i_reg(8),
      Q => \^mem_databus_addr_reg[0]\(8),
      R => sync_reset
    );
\EX_Op2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => OF_PipeRun,
      D => ex_sel_alu_i_reg(7),
      Q => \^mem_databus_addr_reg[0]\(7),
      R => sync_reset
    );
\EX_Op2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => OF_PipeRun,
      D => ex_sel_alu_i_reg(6),
      Q => \^mem_databus_addr_reg[0]\(6),
      R => sync_reset
    );
\EX_Op2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => OF_PipeRun,
      D => ex_sel_alu_i_reg(5),
      Q => \^mem_databus_addr_reg[0]\(5),
      R => sync_reset
    );
\EX_Op2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => OF_PipeRun,
      D => ex_sel_alu_i_reg(4),
      Q => \^mem_databus_addr_reg[0]\(4),
      R => sync_reset
    );
\EX_Op2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => OF_PipeRun,
      D => ex_sel_alu_i_reg(3),
      Q => \^mem_databus_addr_reg[0]\(3),
      R => sync_reset
    );
\EX_Op2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => OF_PipeRun,
      D => ex_sel_alu_i_reg(2),
      Q => \^mem_databus_addr_reg[0]\(2),
      R => sync_reset
    );
\EX_Op2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => OF_PipeRun,
      D => ex_sel_alu_i_reg(29),
      Q => \^mem_databus_addr_reg[0]\(29),
      R => sync_reset
    );
\EX_Op2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => OF_PipeRun,
      D => ex_sel_alu_i_reg(1),
      Q => \^mem_databus_addr_reg[0]\(1),
      R => sync_reset
    );
\EX_Op2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => OF_PipeRun,
      D => ex_sel_alu_i_reg(0),
      Q => \^mem_databus_addr_reg[0]\(0),
      R => sync_reset
    );
\EX_Op2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => OF_PipeRun,
      D => ex_sel_alu_i_reg(28),
      Q => \^mem_databus_addr_reg[0]\(28),
      R => sync_reset
    );
\EX_Op2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => OF_PipeRun,
      D => ex_sel_alu_i_reg(27),
      Q => \^mem_databus_addr_reg[0]\(27),
      R => sync_reset
    );
\EX_Op2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => OF_PipeRun,
      D => ex_sel_alu_i_reg(26),
      Q => \^mem_databus_addr_reg[0]\(26),
      R => sync_reset
    );
\EX_Op2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => OF_PipeRun,
      D => ex_sel_alu_i_reg(25),
      Q => \^mem_databus_addr_reg[0]\(25),
      R => sync_reset
    );
\EX_Op2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => OF_PipeRun,
      D => ex_sel_alu_i_reg(24),
      Q => \^mem_databus_addr_reg[0]\(24),
      R => sync_reset
    );
\EX_Op2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => OF_PipeRun,
      D => ex_sel_alu_i_reg(23),
      Q => \^mem_databus_addr_reg[0]\(23),
      R => sync_reset
    );
\EX_Op2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => OF_PipeRun,
      D => ex_sel_alu_i_reg(22),
      Q => \^mem_databus_addr_reg[0]\(22),
      R => sync_reset
    );
\EX_Op3_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => OF_PipeRun,
      D => ex_sel_alu_i_reg_0(31),
      Q => \MEM_DataBus_Write_Data_reg[24]\(31),
      R => sync_reset
    );
\EX_Op3_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => OF_PipeRun,
      D => ex_sel_alu_i_reg_0(21),
      Q => \MEM_DataBus_Write_Data_reg[24]\(21),
      R => sync_reset
    );
\EX_Op3_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => OF_PipeRun,
      D => ex_sel_alu_i_reg_0(20),
      Q => \MEM_DataBus_Write_Data_reg[24]\(20),
      R => sync_reset
    );
\EX_Op3_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => OF_PipeRun,
      D => ex_sel_alu_i_reg_0(19),
      Q => \MEM_DataBus_Write_Data_reg[24]\(19),
      R => sync_reset
    );
\EX_Op3_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => OF_PipeRun,
      D => ex_sel_alu_i_reg_0(18),
      Q => \MEM_DataBus_Write_Data_reg[24]\(18),
      R => sync_reset
    );
\EX_Op3_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => OF_PipeRun,
      D => ex_sel_alu_i_reg_0(17),
      Q => \MEM_DataBus_Write_Data_reg[24]\(17),
      R => sync_reset
    );
\EX_Op3_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => OF_PipeRun,
      D => ex_sel_alu_i_reg_0(16),
      Q => \MEM_DataBus_Write_Data_reg[24]\(16),
      R => sync_reset
    );
\EX_Op3_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => OF_PipeRun,
      D => ex_sel_alu_i_reg_0(15),
      Q => \MEM_DataBus_Write_Data_reg[24]\(15),
      R => sync_reset
    );
\EX_Op3_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => OF_PipeRun,
      D => ex_sel_alu_i_reg_0(14),
      Q => \MEM_DataBus_Write_Data_reg[24]\(14),
      R => sync_reset
    );
\EX_Op3_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => OF_PipeRun,
      D => ex_sel_alu_i_reg_0(13),
      Q => \MEM_DataBus_Write_Data_reg[24]\(13),
      R => sync_reset
    );
\EX_Op3_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => OF_PipeRun,
      D => ex_sel_alu_i_reg_0(12),
      Q => \MEM_DataBus_Write_Data_reg[24]\(12),
      R => sync_reset
    );
\EX_Op3_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => OF_PipeRun,
      D => ex_sel_alu_i_reg_0(30),
      Q => \MEM_DataBus_Write_Data_reg[24]\(30),
      R => sync_reset
    );
\EX_Op3_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => OF_PipeRun,
      D => ex_sel_alu_i_reg_0(11),
      Q => \MEM_DataBus_Write_Data_reg[24]\(11),
      R => sync_reset
    );
\EX_Op3_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => OF_PipeRun,
      D => ex_sel_alu_i_reg_0(10),
      Q => \MEM_DataBus_Write_Data_reg[24]\(10),
      R => sync_reset
    );
\EX_Op3_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => OF_PipeRun,
      D => ex_sel_alu_i_reg_0(9),
      Q => \MEM_DataBus_Write_Data_reg[24]\(9),
      R => sync_reset
    );
\EX_Op3_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => OF_PipeRun,
      D => ex_sel_alu_i_reg_0(8),
      Q => \MEM_DataBus_Write_Data_reg[24]\(8),
      R => sync_reset
    );
\EX_Op3_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => OF_PipeRun,
      D => ex_sel_alu_i_reg_0(7),
      Q => \MEM_DataBus_Write_Data_reg[24]\(7),
      R => sync_reset
    );
\EX_Op3_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => OF_PipeRun,
      D => ex_sel_alu_i_reg_0(6),
      Q => \MEM_DataBus_Write_Data_reg[24]\(6),
      R => sync_reset
    );
\EX_Op3_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => OF_PipeRun,
      D => ex_sel_alu_i_reg_0(5),
      Q => \MEM_DataBus_Write_Data_reg[24]\(5),
      R => sync_reset
    );
\EX_Op3_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => OF_PipeRun,
      D => ex_sel_alu_i_reg_0(4),
      Q => \MEM_DataBus_Write_Data_reg[24]\(4),
      R => sync_reset
    );
\EX_Op3_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => OF_PipeRun,
      D => ex_sel_alu_i_reg_0(3),
      Q => \MEM_DataBus_Write_Data_reg[24]\(3),
      R => sync_reset
    );
\EX_Op3_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => OF_PipeRun,
      D => ex_sel_alu_i_reg_0(2),
      Q => \MEM_DataBus_Write_Data_reg[24]\(2),
      R => sync_reset
    );
\EX_Op3_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => OF_PipeRun,
      D => ex_sel_alu_i_reg_0(29),
      Q => \MEM_DataBus_Write_Data_reg[24]\(29),
      R => sync_reset
    );
\EX_Op3_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => OF_PipeRun,
      D => ex_sel_alu_i_reg_0(1),
      Q => \MEM_DataBus_Write_Data_reg[24]\(1),
      R => sync_reset
    );
\EX_Op3_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => OF_PipeRun,
      D => ex_sel_alu_i_reg_0(0),
      Q => \MEM_DataBus_Write_Data_reg[24]\(0),
      R => sync_reset
    );
\EX_Op3_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => OF_PipeRun,
      D => ex_sel_alu_i_reg_0(28),
      Q => \MEM_DataBus_Write_Data_reg[24]\(28),
      R => sync_reset
    );
\EX_Op3_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => OF_PipeRun,
      D => ex_sel_alu_i_reg_0(27),
      Q => \MEM_DataBus_Write_Data_reg[24]\(27),
      R => sync_reset
    );
\EX_Op3_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => OF_PipeRun,
      D => ex_sel_alu_i_reg_0(26),
      Q => \MEM_DataBus_Write_Data_reg[24]\(26),
      R => sync_reset
    );
\EX_Op3_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => OF_PipeRun,
      D => ex_sel_alu_i_reg_0(25),
      Q => \MEM_DataBus_Write_Data_reg[24]\(25),
      R => sync_reset
    );
\EX_Op3_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => OF_PipeRun,
      D => ex_sel_alu_i_reg_0(24),
      Q => \MEM_DataBus_Write_Data_reg[24]\(24),
      R => sync_reset
    );
\EX_Op3_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => OF_PipeRun,
      D => ex_sel_alu_i_reg_0(23),
      Q => \MEM_DataBus_Write_Data_reg[24]\(23),
      R => sync_reset
    );
\EX_Op3_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => OF_PipeRun,
      D => ex_sel_alu_i_reg_0(22),
      Q => \MEM_DataBus_Write_Data_reg[24]\(22),
      R => sync_reset
    );
\Gen_Bit[0].MUXF7_I1\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_626
     port map (
      D(0) => O,
      EX_SWAP_BYTE_Instr => EX_SWAP_BYTE_Instr,
      I1 => I1,
      Q(1) => \^q\(15),
      Q(0) => \^q\(7),
      ex_sel_alu_i_reg(0) => D(31),
      of_op1_sel_spr => of_op1_sel_spr,
      swap_result_reg(0) => swap_result_reg(0)
    );
\Gen_Bit[10].MUXF7_I1\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_627
     port map (
      D(0) => O20_out,
      EX_SWAP_BYTE_Instr => EX_SWAP_BYTE_Instr,
      Q(1) => \^q\(13),
      Q(0) => \^q\(5),
      \Using_FPGA.Native_0\(0) => D(21),
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_10\,
      of_op1_sel_spr => of_op1_sel_spr,
      swap_result(0) => swap_result(21)
    );
\Gen_Bit[11].MUXF7_I1\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_628
     port map (
      D(0) => O19_out,
      EX_SWAP_BYTE_Instr => EX_SWAP_BYTE_Instr,
      Q(1) => \^q\(12),
      Q(0) => \^q\(4),
      \Using_FPGA.Native_0\(0) => D(20),
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_11\,
      of_op1_sel_spr => of_op1_sel_spr,
      swap_result(0) => swap_result(20)
    );
\Gen_Bit[12].MUXF7_I1\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_629
     port map (
      D(0) => O18_out,
      EX_SWAP_BYTE_Instr => EX_SWAP_BYTE_Instr,
      Q(1) => \^q\(11),
      Q(0) => \^q\(3),
      \Using_FPGA.Native_0\(0) => D(19),
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_12\,
      of_op1_sel_spr => of_op1_sel_spr,
      swap_result(0) => swap_result(19)
    );
\Gen_Bit[13].MUXF7_I1\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_630
     port map (
      D(0) => O17_out,
      EX_SWAP_BYTE_Instr => EX_SWAP_BYTE_Instr,
      Q(1) => \^q\(10),
      Q(0) => \^q\(2),
      \Using_FPGA.Native_0\(0) => D(18),
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_13\,
      of_op1_sel_spr => of_op1_sel_spr,
      swap_result(0) => swap_result(18)
    );
\Gen_Bit[14].MUXF7_I1\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_631
     port map (
      D(0) => O16_out,
      EX_SWAP_BYTE_Instr => EX_SWAP_BYTE_Instr,
      Q(1) => \^q\(9),
      Q(0) => \^q\(1),
      \Using_FPGA.Native_0\(0) => D(17),
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_14\,
      of_op1_sel_spr => of_op1_sel_spr,
      swap_result(0) => swap_result(17)
    );
\Gen_Bit[15].MUXF7_I1\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_632
     port map (
      D(0) => O15_out,
      EX_SWAP_BYTE_Instr => EX_SWAP_BYTE_Instr,
      Q(1) => \^q\(8),
      Q(0) => \^q\(0),
      \Using_FPGA.Native_0\(0) => D(16),
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_15\,
      of_op1_sel_spr => of_op1_sel_spr,
      swap_result(0) => swap_result(16)
    );
\Gen_Bit[16].MUXF7_I1\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_633
     port map (
      D(0) => O14_out,
      EX_SWAP_BYTE_Instr => EX_SWAP_BYTE_Instr,
      Q(1) => \^q\(31),
      Q(0) => \^q\(23),
      \Using_FPGA.Native_0\(0) => D(15),
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_16\,
      of_op1_sel_spr => of_op1_sel_spr,
      swap_result(0) => swap_result(15)
    );
\Gen_Bit[17].MUXF7_I1\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_634
     port map (
      D(0) => O13_out,
      EX_SWAP_BYTE_Instr => EX_SWAP_BYTE_Instr,
      Q(1) => \^q\(30),
      Q(0) => \^q\(22),
      \Using_FPGA.Native_0\(0) => D(14),
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_17\,
      of_op1_sel_spr => of_op1_sel_spr,
      swap_result(0) => swap_result(14)
    );
\Gen_Bit[18].MUXF7_I1\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_635
     port map (
      D(0) => O12_out,
      EX_SWAP_BYTE_Instr => EX_SWAP_BYTE_Instr,
      Q(1) => \^q\(29),
      Q(0) => \^q\(21),
      \Using_FPGA.Native_0\(0) => D(13),
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_18\,
      of_op1_sel_spr => of_op1_sel_spr,
      swap_result(0) => swap_result(13)
    );
\Gen_Bit[19].MUXF7_I1\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_636
     port map (
      D(0) => O11_out,
      EX_SWAP_BYTE_Instr => EX_SWAP_BYTE_Instr,
      Q(1) => \^q\(28),
      Q(0) => \^q\(20),
      \Using_FPGA.Native_0\(0) => D(12),
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_19\,
      of_op1_sel_spr => of_op1_sel_spr,
      swap_result(0) => swap_result(12)
    );
\Gen_Bit[1].MUXF7_I1\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_637
     port map (
      D(0) => O29_out,
      EX_SWAP_BYTE_Instr => EX_SWAP_BYTE_Instr,
      Q(1) => \^q\(14),
      Q(0) => \^q\(6),
      \Using_FPGA.Native_0\(0) => D(30),
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_1\,
      of_op1_sel_spr => of_op1_sel_spr,
      swap_result_reg(0) => swap_result_reg(1)
    );
\Gen_Bit[20].MUXF7_I1\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_638
     port map (
      D(0) => O10_out,
      EX_SWAP_BYTE_Instr => EX_SWAP_BYTE_Instr,
      Q(1) => \^q\(27),
      Q(0) => \^q\(19),
      \Using_FPGA.Native_0\(0) => D(11),
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_20\,
      of_op1_sel_spr => of_op1_sel_spr,
      swap_result(0) => swap_result(11)
    );
\Gen_Bit[21].MUXF7_I1\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_639
     port map (
      D(0) => O9_out,
      EX_SWAP_BYTE_Instr => EX_SWAP_BYTE_Instr,
      Q(1) => \^q\(26),
      Q(0) => \^q\(18),
      \Using_FPGA.Native_0\(0) => D(10),
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_21\,
      of_op1_sel_spr => of_op1_sel_spr,
      swap_result(0) => swap_result(10)
    );
\Gen_Bit[22].MUXF7_I1\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_640
     port map (
      D(0) => O8_out,
      EX_SWAP_BYTE_Instr => EX_SWAP_BYTE_Instr,
      Q(1) => \^q\(25),
      Q(0) => \^q\(17),
      \Using_FPGA.Native_0\(0) => D(9),
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_22\,
      of_op1_sel_spr => of_op1_sel_spr,
      swap_result(0) => swap_result(9)
    );
\Gen_Bit[23].MUXF7_I1\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_641
     port map (
      D(0) => O7_out,
      EX_SWAP_BYTE_Instr => EX_SWAP_BYTE_Instr,
      Q(1) => \^q\(24),
      Q(0) => \^q\(16),
      \Using_FPGA.Native_0\(0) => D(8),
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_23\,
      of_op1_sel_spr => of_op1_sel_spr,
      swap_result(0) => swap_result(8)
    );
\Gen_Bit[24].MUXF7_I1\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_642
     port map (
      D(0) => O6_out,
      EX_SWAP_BYTE_Instr => EX_SWAP_BYTE_Instr,
      EX_SWAP_Instr_reg(0) => D(7),
      Q(1) => \^q\(31),
      Q(0) => \^q\(23),
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_24\,
      of_op1_sel_spr => of_op1_sel_spr,
      swap_result(0) => swap_result(7)
    );
\Gen_Bit[25].MUXF7_I1\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_643
     port map (
      D(0) => O5_out,
      EX_SWAP_BYTE_Instr => EX_SWAP_BYTE_Instr,
      Q(1) => \^q\(30),
      Q(0) => \^q\(22),
      \Using_FPGA.Native_0\(0) => D(6),
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_25\,
      of_op1_sel_spr => of_op1_sel_spr,
      swap_result(0) => swap_result(6)
    );
\Gen_Bit[26].MUXF7_I1\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_644
     port map (
      D(0) => O4_out,
      EX_SWAP_BYTE_Instr => EX_SWAP_BYTE_Instr,
      EX_SWAP_Instr_reg(0) => D(5),
      Q(1) => \^q\(29),
      Q(0) => \^q\(21),
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_26\,
      of_op1_sel_spr => of_op1_sel_spr,
      swap_result(0) => swap_result(5)
    );
\Gen_Bit[27].MUXF7_I1\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_645
     port map (
      D(0) => O3_out,
      EX_SWAP_BYTE_Instr => EX_SWAP_BYTE_Instr,
      Q(1) => \^q\(28),
      Q(0) => \^q\(20),
      \Using_FPGA.Native_0\(0) => D(4),
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_27\,
      of_op1_sel_spr => of_op1_sel_spr,
      swap_result(0) => swap_result(4)
    );
\Gen_Bit[28].MUXF7_I1\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_646
     port map (
      D(0) => O2_out,
      EX_SWAP_BYTE_Instr => EX_SWAP_BYTE_Instr,
      EX_SWAP_Instr_reg(0) => D(3),
      Q(1) => \^q\(27),
      Q(0) => \^q\(19),
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_28\,
      of_op1_sel_spr => of_op1_sel_spr,
      swap_result(0) => swap_result(3)
    );
\Gen_Bit[29].MUXF7_I1\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_647
     port map (
      D(0) => O1_out,
      EX_SWAP_BYTE_Instr => EX_SWAP_BYTE_Instr,
      EX_SWAP_Instr_reg(0) => D(2),
      Q(1) => \^q\(26),
      Q(0) => \^q\(18),
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_29\,
      of_op1_sel_spr => of_op1_sel_spr,
      swap_result(0) => swap_result(2)
    );
\Gen_Bit[2].MUXF7_I1\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_648
     port map (
      D(0) => O28_out,
      EX_SWAP_BYTE_Instr => EX_SWAP_BYTE_Instr,
      Q(1) => \^q\(13),
      Q(0) => \^q\(5),
      \Using_FPGA.Native_0\(0) => D(29),
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_2\,
      of_op1_sel_spr => of_op1_sel_spr,
      swap_result_reg(0) => swap_result_reg(2)
    );
\Gen_Bit[30].MUXF7_I1\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_649
     port map (
      D(0) => O0_out,
      EX_SWAP_BYTE_Instr => EX_SWAP_BYTE_Instr,
      EX_SWAP_Instr_reg(0) => D(1),
      Q(1) => \^q\(25),
      Q(0) => \^q\(17),
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_30\,
      of_op1_sel_spr => of_op1_sel_spr,
      swap_result(0) => swap_result(1)
    );
\Gen_Bit[31].MUXF7_I1\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_650
     port map (
      D(0) => \Gen_Bit[31].MUXF7_I1_n_0\,
      EX_SWAP_BYTE_Instr => EX_SWAP_BYTE_Instr,
      Q(1) => \^q\(24),
      Q(0) => \^q\(16),
      \Using_FPGA.Native_0\(0) => D(0),
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_31\,
      of_op1_sel_spr => of_op1_sel_spr,
      swap_result(0) => swap_result(0)
    );
\Gen_Bit[3].MUXF7_I1\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_651
     port map (
      D(0) => O27_out,
      EX_SWAP_BYTE_Instr => EX_SWAP_BYTE_Instr,
      Q(1) => \^q\(12),
      Q(0) => \^q\(4),
      \Using_FPGA.Native_0\(0) => D(28),
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_3\,
      of_op1_sel_spr => of_op1_sel_spr,
      swap_result_reg(0) => swap_result_reg(3)
    );
\Gen_Bit[4].MUXF7_I1\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_652
     port map (
      D(0) => O26_out,
      EX_SWAP_BYTE_Instr => EX_SWAP_BYTE_Instr,
      Q(1) => \^q\(11),
      Q(0) => \^q\(3),
      \Using_FPGA.Native_0\(0) => D(27),
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_4\,
      of_op1_sel_spr => of_op1_sel_spr,
      swap_result_reg(0) => swap_result_reg(4)
    );
\Gen_Bit[5].MUXF7_I1\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_653
     port map (
      D(0) => O25_out,
      EX_SWAP_BYTE_Instr => EX_SWAP_BYTE_Instr,
      Q(1) => \^q\(10),
      Q(0) => \^q\(2),
      \Using_FPGA.Native_0\(0) => D(26),
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_5\,
      of_op1_sel_spr => of_op1_sel_spr,
      swap_result_reg(0) => swap_result_reg(5)
    );
\Gen_Bit[6].MUXF7_I1\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_654
     port map (
      D(0) => O24_out,
      EX_SWAP_BYTE_Instr => EX_SWAP_BYTE_Instr,
      Q(1) => \^q\(9),
      Q(0) => \^q\(1),
      \Using_FPGA.Native_0\(0) => D(25),
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_6\,
      of_op1_sel_spr => of_op1_sel_spr,
      swap_result_reg(0) => swap_result_reg(6)
    );
\Gen_Bit[7].MUXF7_I1\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_655
     port map (
      D(0) => O23_out,
      EX_SWAP_BYTE_Instr => EX_SWAP_BYTE_Instr,
      Q(1) => \^q\(8),
      Q(0) => \^q\(0),
      \Using_FPGA.Native_0\(0) => D(24),
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_7\,
      of_op1_sel_spr => of_op1_sel_spr,
      swap_result_reg(0) => swap_result_reg(7)
    );
\Gen_Bit[8].MUXF7_I1\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_656
     port map (
      D(0) => O22_out,
      EX_SWAP_BYTE_Instr => EX_SWAP_BYTE_Instr,
      Q(1) => \^q\(15),
      Q(0) => \^q\(7),
      \Using_FPGA.Native_0\(0) => D(23),
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_8\,
      of_op1_sel_spr => of_op1_sel_spr,
      swap_result(0) => swap_result(23)
    );
\Gen_Bit[9].MUXF7_I1\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_657
     port map (
      D(0) => O21_out,
      EX_SWAP_BYTE_Instr => EX_SWAP_BYTE_Instr,
      Q(1) => \^q\(14),
      Q(0) => \^q\(6),
      \Using_FPGA.Native_0\(0) => D(22),
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_9\,
      of_op1_sel_spr => of_op1_sel_spr,
      swap_result(0) => swap_result(22)
    );
\Using_FPGA.Native_i_1__108\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ex_branch_cmp_op1(30),
      I1 => ex_branch_cmp_op1(31),
      O => \Zero_Detecting[0].nibble_Zero_reg\
    );
\Using_FPGA.Native_i_1__150\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D7"
    )
        port map (
      I0 => EX_CMP_Op,
      I1 => \^q\(31),
      I2 => \^mem_databus_addr_reg[0]\(31),
      O => S
    );
\Using_FPGA.Native_i_1__184\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D7"
    )
        port map (
      I0 => EX_CMP_Op,
      I1 => \^q\(31),
      I2 => \^mem_databus_addr_reg[0]\(31),
      O => \MEM_DataBus_Addr_reg[0]_0\
    );
\Using_FPGA.Native_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \^q\(2),
      I1 => ex_move_to_MSR_instr,
      I2 => ex_valid_reg,
      I3 => \Using_FPGA.Native_32\,
      O => \Using_FPGA.Native\
    );
\imm_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => \Using_FPGA.Native_33\(15),
      Q => \EX_Op2_reg[0]_0\(15),
      R => sync_reset
    );
\imm_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => \Using_FPGA.Native_33\(5),
      Q => \EX_Op2_reg[0]_0\(5),
      R => sync_reset
    );
\imm_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => \Using_FPGA.Native_33\(4),
      Q => \EX_Op2_reg[0]_0\(4),
      R => sync_reset
    );
\imm_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => \Using_FPGA.Native_33\(3),
      Q => \EX_Op2_reg[0]_0\(3),
      R => sync_reset
    );
\imm_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => \Using_FPGA.Native_33\(2),
      Q => \EX_Op2_reg[0]_0\(2),
      R => sync_reset
    );
\imm_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => \Using_FPGA.Native_33\(1),
      Q => \EX_Op2_reg[0]_0\(1),
      R => sync_reset
    );
\imm_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => \Using_FPGA.Native_33\(0),
      Q => \EX_Op2_reg[0]_0\(0),
      R => sync_reset
    );
\imm_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => \Using_FPGA.Native_33\(14),
      Q => \EX_Op2_reg[0]_0\(14),
      R => sync_reset
    );
\imm_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => \Using_FPGA.Native_33\(13),
      Q => \EX_Op2_reg[0]_0\(13),
      R => sync_reset
    );
\imm_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => \Using_FPGA.Native_33\(12),
      Q => \EX_Op2_reg[0]_0\(12),
      R => sync_reset
    );
\imm_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => \Using_FPGA.Native_33\(11),
      Q => \EX_Op2_reg[0]_0\(11),
      R => sync_reset
    );
\imm_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => \Using_FPGA.Native_33\(10),
      Q => \EX_Op2_reg[0]_0\(10),
      R => sync_reset
    );
\imm_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => \Using_FPGA.Native_33\(9),
      Q => \EX_Op2_reg[0]_0\(9),
      R => sync_reset
    );
\imm_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => \Using_FPGA.Native_33\(8),
      Q => \EX_Op2_reg[0]_0\(8),
      R => sync_reset
    );
\imm_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => \Using_FPGA.Native_33\(7),
      Q => \EX_Op2_reg[0]_0\(7),
      R => sync_reset
    );
\imm_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => \Using_FPGA.Native_33\(6),
      Q => \EX_Op2_reg[0]_0\(6),
      R => sync_reset
    );
\mem_byte_selects[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => EX_Reverse_Mem_Access,
      I1 => \^q\(0),
      I2 => \^mem_databus_addr_reg[0]\(0),
      O => \mem_byte_selects_reg[1]\(0)
    );
sign_0_15_inferred_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \^q\(7),
      I1 => \EX_Sext_Op_reg[0]\(0),
      I2 => \^q\(15),
      I3 => \EX_Sext_Op_reg[0]\(1),
      O => in0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_PC_Module_gti is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    O56_out : out STD_LOGIC;
    \EX_Op1_reg[31]\ : out STD_LOGIC;
    \EX_Op1_reg[27]\ : out STD_LOGIC;
    \EX_Op1_reg[25]\ : out STD_LOGIC;
    \EX_Op1_reg[23]\ : out STD_LOGIC;
    \EX_Op1_reg[22]\ : out STD_LOGIC;
    \EX_Op1_reg[21]\ : out STD_LOGIC;
    \EX_Op1_reg[20]\ : out STD_LOGIC;
    \EX_Op1_reg[19]\ : out STD_LOGIC;
    \EX_Op1_reg[18]\ : out STD_LOGIC;
    \EX_Op1_reg[17]\ : out STD_LOGIC;
    \EX_Op1_reg[16]\ : out STD_LOGIC;
    \EX_Op1_reg[15]\ : out STD_LOGIC;
    \EX_Op1_reg[14]\ : out STD_LOGIC;
    \EX_Op1_reg[13]\ : out STD_LOGIC;
    \EX_Op1_reg[12]\ : out STD_LOGIC;
    \EX_Op1_reg[11]\ : out STD_LOGIC;
    \EX_Op1_reg[10]\ : out STD_LOGIC;
    \EX_Op1_reg[9]\ : out STD_LOGIC;
    \EX_Op1_reg[8]\ : out STD_LOGIC;
    \EX_Op1_reg[7]\ : out STD_LOGIC;
    \EX_Op1_reg[6]\ : out STD_LOGIC;
    \EX_Op1_reg[5]\ : out STD_LOGIC;
    \EX_Op1_reg[4]\ : out STD_LOGIC;
    \EX_Op1_reg[3]\ : out STD_LOGIC;
    \EX_Op1_reg[2]\ : out STD_LOGIC;
    \EX_Op1_reg[1]\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \EX_Op1_reg[30]\ : out STD_LOGIC;
    \EX_Op1_reg[29]\ : out STD_LOGIC;
    \EX_Op1_reg[28]\ : out STD_LOGIC;
    \EX_Op1_reg[26]\ : out STD_LOGIC;
    \EX_Op1_reg[24]\ : out STD_LOGIC;
    I1 : out STD_LOGIC;
    O : out STD_LOGIC;
    \if_pc_reg[28]_0\ : out STD_LOGIC;
    \if_pc_reg[27]_0\ : out STD_LOGIC;
    \if_pc_reg[26]_0\ : out STD_LOGIC;
    \if_pc_reg[25]_0\ : out STD_LOGIC;
    \if_pc_reg[24]_0\ : out STD_LOGIC;
    \if_pc_reg[23]_0\ : out STD_LOGIC;
    \if_pc_reg[22]_0\ : out STD_LOGIC;
    \if_pc_reg[21]_0\ : out STD_LOGIC;
    \if_pc_reg[20]_0\ : out STD_LOGIC;
    \if_pc_reg[19]_0\ : out STD_LOGIC;
    \if_pc_reg[18]_0\ : out STD_LOGIC;
    \if_pc_reg[17]_0\ : out STD_LOGIC;
    \if_pc_reg[16]_0\ : out STD_LOGIC;
    \if_pc_reg[15]_0\ : out STD_LOGIC;
    \if_pc_reg[14]_0\ : out STD_LOGIC;
    \if_pc_reg[13]_0\ : out STD_LOGIC;
    \if_pc_reg[12]_0\ : out STD_LOGIC;
    \if_pc_reg[11]_0\ : out STD_LOGIC;
    \if_pc_reg[10]_0\ : out STD_LOGIC;
    \if_pc_reg[9]_0\ : out STD_LOGIC;
    \if_pc_reg[8]_0\ : out STD_LOGIC;
    \if_pc_reg[7]_0\ : out STD_LOGIC;
    \if_pc_reg[6]_0\ : out STD_LOGIC;
    \if_pc_reg[5]_0\ : out STD_LOGIC;
    \if_pc_reg[4]_0\ : out STD_LOGIC;
    \if_pc_reg[3]_0\ : out STD_LOGIC;
    \if_pc_reg[2]_0\ : out STD_LOGIC;
    \if_pc_reg[1]_0\ : out STD_LOGIC;
    \Using_FPGA.Native\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    of_pause_reg : in STD_LOGIC;
    sync_reset : in STD_LOGIC;
    Clk : in STD_LOGIC;
    of_op1_sel_spr_pc : in STD_LOGIC;
    if_missed_fetch_reg : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    \Using_FPGA.Native_2\ : in STD_LOGIC;
    \Using_FPGA.Native_3\ : in STD_LOGIC;
    \Using_FPGA.Native_4\ : in STD_LOGIC;
    \Using_FPGA.Native_5\ : in STD_LOGIC;
    ex_MSR : in STD_LOGIC_VECTOR ( 0 to 0 );
    CI : in STD_LOGIC;
    if_pre_buffer_addr : in STD_LOGIC_VECTOR ( 0 to 0 );
    if_sel_input : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ex_jump_hold_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \if_pc_reg[0]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_PC_Module_gti;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_PC_Module_gti is
  signal \^d\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal I0 : STD_LOGIC;
  signal I0101_out : STD_LOGIC;
  signal I0105_out : STD_LOGIC;
  signal I0109_out : STD_LOGIC;
  signal I0113_out : STD_LOGIC;
  signal I0117_out : STD_LOGIC;
  signal I0121_out : STD_LOGIC;
  signal I0125_out : STD_LOGIC;
  signal I013_out : STD_LOGIC;
  signal I017_out : STD_LOGIC;
  signal I021_out : STD_LOGIC;
  signal I025_out : STD_LOGIC;
  signal I029_out : STD_LOGIC;
  signal I033_out : STD_LOGIC;
  signal I037_out : STD_LOGIC;
  signal I041_out : STD_LOGIC;
  signal I045_out : STD_LOGIC;
  signal I049_out : STD_LOGIC;
  signal I053_out : STD_LOGIC;
  signal I057_out : STD_LOGIC;
  signal I05_out : STD_LOGIC;
  signal I061_out : STD_LOGIC;
  signal I065_out : STD_LOGIC;
  signal I069_out : STD_LOGIC;
  signal I073_out : STD_LOGIC;
  signal I077_out : STD_LOGIC;
  signal I081_out : STD_LOGIC;
  signal I085_out : STD_LOGIC;
  signal I089_out : STD_LOGIC;
  signal I093_out : STD_LOGIC;
  signal I097_out : STD_LOGIC;
  signal I09_out : STD_LOGIC;
  signal \PC_Buffer_reg[3][31]_srl4_n_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal S : STD_LOGIC;
  signal S102_in : STD_LOGIC;
  signal S107_in : STD_LOGIC;
  signal S112_in : STD_LOGIC;
  signal S117_in : STD_LOGIC;
  signal S122_in : STD_LOGIC;
  signal S127_in : STD_LOGIC;
  signal S12_in : STD_LOGIC;
  signal S132_in : STD_LOGIC;
  signal S137_in : STD_LOGIC;
  signal S142_in : STD_LOGIC;
  signal S147_in : STD_LOGIC;
  signal S152_in : STD_LOGIC;
  signal S17_in : STD_LOGIC;
  signal S22_in : STD_LOGIC;
  signal S27_in : STD_LOGIC;
  signal S32_in : STD_LOGIC;
  signal S37_in : STD_LOGIC;
  signal S42_in : STD_LOGIC;
  signal S47_in : STD_LOGIC;
  signal S52_in : STD_LOGIC;
  signal S57_in : STD_LOGIC;
  signal S62_in : STD_LOGIC;
  signal S67_in : STD_LOGIC;
  signal S72_in : STD_LOGIC;
  signal S77_in : STD_LOGIC;
  signal S82_in : STD_LOGIC;
  signal S87_in : STD_LOGIC;
  signal S92_in : STD_LOGIC;
  signal S97_in : STD_LOGIC;
  signal \ex_pc_i_reg_n_0_[0]\ : STD_LOGIC;
  signal \ex_pc_i_reg_n_0_[10]\ : STD_LOGIC;
  signal \ex_pc_i_reg_n_0_[11]\ : STD_LOGIC;
  signal \ex_pc_i_reg_n_0_[12]\ : STD_LOGIC;
  signal \ex_pc_i_reg_n_0_[13]\ : STD_LOGIC;
  signal \ex_pc_i_reg_n_0_[14]\ : STD_LOGIC;
  signal \ex_pc_i_reg_n_0_[15]\ : STD_LOGIC;
  signal \ex_pc_i_reg_n_0_[16]\ : STD_LOGIC;
  signal \ex_pc_i_reg_n_0_[17]\ : STD_LOGIC;
  signal \ex_pc_i_reg_n_0_[18]\ : STD_LOGIC;
  signal \ex_pc_i_reg_n_0_[19]\ : STD_LOGIC;
  signal \ex_pc_i_reg_n_0_[1]\ : STD_LOGIC;
  signal \ex_pc_i_reg_n_0_[20]\ : STD_LOGIC;
  signal \ex_pc_i_reg_n_0_[21]\ : STD_LOGIC;
  signal \ex_pc_i_reg_n_0_[22]\ : STD_LOGIC;
  signal \ex_pc_i_reg_n_0_[23]\ : STD_LOGIC;
  signal \ex_pc_i_reg_n_0_[24]\ : STD_LOGIC;
  signal \ex_pc_i_reg_n_0_[25]\ : STD_LOGIC;
  signal \ex_pc_i_reg_n_0_[26]\ : STD_LOGIC;
  signal \ex_pc_i_reg_n_0_[27]\ : STD_LOGIC;
  signal \ex_pc_i_reg_n_0_[28]\ : STD_LOGIC;
  signal \ex_pc_i_reg_n_0_[29]\ : STD_LOGIC;
  signal \ex_pc_i_reg_n_0_[2]\ : STD_LOGIC;
  signal \ex_pc_i_reg_n_0_[30]\ : STD_LOGIC;
  signal \ex_pc_i_reg_n_0_[31]\ : STD_LOGIC;
  signal \ex_pc_i_reg_n_0_[3]\ : STD_LOGIC;
  signal \ex_pc_i_reg_n_0_[4]\ : STD_LOGIC;
  signal \ex_pc_i_reg_n_0_[5]\ : STD_LOGIC;
  signal \ex_pc_i_reg_n_0_[6]\ : STD_LOGIC;
  signal \ex_pc_i_reg_n_0_[7]\ : STD_LOGIC;
  signal \ex_pc_i_reg_n_0_[8]\ : STD_LOGIC;
  signal \ex_pc_i_reg_n_0_[9]\ : STD_LOGIC;
  signal if_pc_carry : STD_LOGIC_VECTOR ( 29 downto 1 );
  signal lopt_10 : STD_LOGIC;
  signal lopt_11 : STD_LOGIC;
  signal lopt_12 : STD_LOGIC;
  signal lopt_13 : STD_LOGIC;
  signal lopt_14 : STD_LOGIC;
  signal lopt_15 : STD_LOGIC;
  signal lopt_16 : STD_LOGIC;
  signal lopt_17 : STD_LOGIC;
  signal lopt_18 : STD_LOGIC;
  signal lopt_19 : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal lopt_20 : STD_LOGIC;
  signal lopt_21 : STD_LOGIC;
  signal lopt_22 : STD_LOGIC;
  signal lopt_23 : STD_LOGIC;
  signal lopt_24 : STD_LOGIC;
  signal lopt_25 : STD_LOGIC;
  signal lopt_26 : STD_LOGIC;
  signal lopt_27 : STD_LOGIC;
  signal lopt_28 : STD_LOGIC;
  signal lopt_29 : STD_LOGIC;
  signal \^lopt_3\ : STD_LOGIC;
  signal lopt_30 : STD_LOGIC;
  signal lopt_31 : STD_LOGIC;
  signal lopt_32 : STD_LOGIC;
  signal lopt_33 : STD_LOGIC;
  signal lopt_34 : STD_LOGIC;
  signal lopt_35 : STD_LOGIC;
  signal lopt_36 : STD_LOGIC;
  signal lopt_37 : STD_LOGIC;
  signal lopt_38 : STD_LOGIC;
  signal lopt_39 : STD_LOGIC;
  signal lopt_4 : STD_LOGIC;
  signal lopt_40 : STD_LOGIC;
  signal lopt_41 : STD_LOGIC;
  signal lopt_42 : STD_LOGIC;
  signal lopt_43 : STD_LOGIC;
  signal lopt_44 : STD_LOGIC;
  signal lopt_45 : STD_LOGIC;
  signal lopt_46 : STD_LOGIC;
  signal lopt_47 : STD_LOGIC;
  signal lopt_48 : STD_LOGIC;
  signal lopt_49 : STD_LOGIC;
  signal lopt_5 : STD_LOGIC;
  signal lopt_50 : STD_LOGIC;
  signal lopt_51 : STD_LOGIC;
  signal lopt_52 : STD_LOGIC;
  signal lopt_53 : STD_LOGIC;
  signal lopt_54 : STD_LOGIC;
  signal lopt_55 : STD_LOGIC;
  signal lopt_56 : STD_LOGIC;
  signal lopt_57 : STD_LOGIC;
  signal lopt_58 : STD_LOGIC;
  signal lopt_59 : STD_LOGIC;
  signal lopt_6 : STD_LOGIC;
  signal lopt_60 : STD_LOGIC;
  signal lopt_61 : STD_LOGIC;
  signal lopt_62 : STD_LOGIC;
  signal lopt_63 : STD_LOGIC;
  signal lopt_64 : STD_LOGIC;
  signal lopt_65 : STD_LOGIC;
  signal lopt_7 : STD_LOGIC;
  signal lopt_8 : STD_LOGIC;
  signal lopt_9 : STD_LOGIC;
  signal of_pc_ii_0 : STD_LOGIC;
  signal of_pc_ii_1 : STD_LOGIC;
  signal of_pc_ii_10 : STD_LOGIC;
  signal of_pc_ii_11 : STD_LOGIC;
  signal of_pc_ii_12 : STD_LOGIC;
  signal of_pc_ii_13 : STD_LOGIC;
  signal of_pc_ii_14 : STD_LOGIC;
  signal of_pc_ii_15 : STD_LOGIC;
  signal of_pc_ii_16 : STD_LOGIC;
  signal of_pc_ii_17 : STD_LOGIC;
  signal of_pc_ii_18 : STD_LOGIC;
  signal of_pc_ii_19 : STD_LOGIC;
  signal of_pc_ii_2 : STD_LOGIC;
  signal of_pc_ii_20 : STD_LOGIC;
  signal of_pc_ii_21 : STD_LOGIC;
  signal of_pc_ii_22 : STD_LOGIC;
  signal of_pc_ii_23 : STD_LOGIC;
  signal of_pc_ii_24 : STD_LOGIC;
  signal of_pc_ii_25 : STD_LOGIC;
  signal of_pc_ii_26 : STD_LOGIC;
  signal of_pc_ii_27 : STD_LOGIC;
  signal of_pc_ii_28 : STD_LOGIC;
  signal of_pc_ii_29 : STD_LOGIC;
  signal of_pc_ii_3 : STD_LOGIC;
  signal of_pc_ii_30 : STD_LOGIC;
  signal of_pc_ii_31 : STD_LOGIC;
  signal of_pc_ii_4 : STD_LOGIC;
  signal of_pc_ii_5 : STD_LOGIC;
  signal of_pc_ii_6 : STD_LOGIC;
  signal of_pc_ii_7 : STD_LOGIC;
  signal of_pc_ii_8 : STD_LOGIC;
  signal of_pc_ii_9 : STD_LOGIC;
  signal p_1_in103_in : STD_LOGIC;
  signal p_1_in108_in : STD_LOGIC;
  signal p_1_in113_in : STD_LOGIC;
  signal p_1_in118_in : STD_LOGIC;
  signal p_1_in123_in : STD_LOGIC;
  signal p_1_in128_in : STD_LOGIC;
  signal p_1_in133_in : STD_LOGIC;
  signal p_1_in138_in : STD_LOGIC;
  signal p_1_in13_in : STD_LOGIC;
  signal p_1_in143_in : STD_LOGIC;
  signal p_1_in148_in : STD_LOGIC;
  signal p_1_in153_in : STD_LOGIC;
  signal p_1_in18_in : STD_LOGIC;
  signal p_1_in23_in : STD_LOGIC;
  signal p_1_in28_in : STD_LOGIC;
  signal p_1_in33_in : STD_LOGIC;
  signal p_1_in38_in : STD_LOGIC;
  signal p_1_in43_in : STD_LOGIC;
  signal p_1_in48_in : STD_LOGIC;
  signal p_1_in53_in : STD_LOGIC;
  signal p_1_in58_in : STD_LOGIC;
  signal p_1_in63_in : STD_LOGIC;
  signal p_1_in68_in : STD_LOGIC;
  signal p_1_in73_in : STD_LOGIC;
  signal p_1_in78_in : STD_LOGIC;
  signal p_1_in83_in : STD_LOGIC;
  signal p_1_in88_in : STD_LOGIC;
  signal p_1_in8_in : STD_LOGIC;
  signal p_1_in93_in : STD_LOGIC;
  signal p_1_in98_in : STD_LOGIC;
  signal p_2_in4_in : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \PC_Buffer_reg[3][0]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3] ";
  attribute srl_name : string;
  attribute srl_name of \PC_Buffer_reg[3][0]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][0]_srl4 ";
  attribute srl_bus_name of \PC_Buffer_reg[3][10]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3] ";
  attribute srl_name of \PC_Buffer_reg[3][10]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][10]_srl4 ";
  attribute srl_bus_name of \PC_Buffer_reg[3][11]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3] ";
  attribute srl_name of \PC_Buffer_reg[3][11]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][11]_srl4 ";
  attribute srl_bus_name of \PC_Buffer_reg[3][12]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3] ";
  attribute srl_name of \PC_Buffer_reg[3][12]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][12]_srl4 ";
  attribute srl_bus_name of \PC_Buffer_reg[3][13]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3] ";
  attribute srl_name of \PC_Buffer_reg[3][13]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][13]_srl4 ";
  attribute srl_bus_name of \PC_Buffer_reg[3][14]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3] ";
  attribute srl_name of \PC_Buffer_reg[3][14]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][14]_srl4 ";
  attribute srl_bus_name of \PC_Buffer_reg[3][15]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3] ";
  attribute srl_name of \PC_Buffer_reg[3][15]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][15]_srl4 ";
  attribute srl_bus_name of \PC_Buffer_reg[3][16]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3] ";
  attribute srl_name of \PC_Buffer_reg[3][16]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][16]_srl4 ";
  attribute srl_bus_name of \PC_Buffer_reg[3][17]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3] ";
  attribute srl_name of \PC_Buffer_reg[3][17]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][17]_srl4 ";
  attribute srl_bus_name of \PC_Buffer_reg[3][18]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3] ";
  attribute srl_name of \PC_Buffer_reg[3][18]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][18]_srl4 ";
  attribute srl_bus_name of \PC_Buffer_reg[3][19]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3] ";
  attribute srl_name of \PC_Buffer_reg[3][19]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][19]_srl4 ";
  attribute srl_bus_name of \PC_Buffer_reg[3][1]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3] ";
  attribute srl_name of \PC_Buffer_reg[3][1]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][1]_srl4 ";
  attribute srl_bus_name of \PC_Buffer_reg[3][20]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3] ";
  attribute srl_name of \PC_Buffer_reg[3][20]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][20]_srl4 ";
  attribute srl_bus_name of \PC_Buffer_reg[3][21]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3] ";
  attribute srl_name of \PC_Buffer_reg[3][21]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][21]_srl4 ";
  attribute srl_bus_name of \PC_Buffer_reg[3][22]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3] ";
  attribute srl_name of \PC_Buffer_reg[3][22]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][22]_srl4 ";
  attribute srl_bus_name of \PC_Buffer_reg[3][23]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3] ";
  attribute srl_name of \PC_Buffer_reg[3][23]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][23]_srl4 ";
  attribute srl_bus_name of \PC_Buffer_reg[3][24]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3] ";
  attribute srl_name of \PC_Buffer_reg[3][24]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][24]_srl4 ";
  attribute srl_bus_name of \PC_Buffer_reg[3][25]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3] ";
  attribute srl_name of \PC_Buffer_reg[3][25]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][25]_srl4 ";
  attribute srl_bus_name of \PC_Buffer_reg[3][26]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3] ";
  attribute srl_name of \PC_Buffer_reg[3][26]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][26]_srl4 ";
  attribute srl_bus_name of \PC_Buffer_reg[3][27]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3] ";
  attribute srl_name of \PC_Buffer_reg[3][27]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][27]_srl4 ";
  attribute srl_bus_name of \PC_Buffer_reg[3][28]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3] ";
  attribute srl_name of \PC_Buffer_reg[3][28]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][28]_srl4 ";
  attribute srl_bus_name of \PC_Buffer_reg[3][29]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3] ";
  attribute srl_name of \PC_Buffer_reg[3][29]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][29]_srl4 ";
  attribute srl_bus_name of \PC_Buffer_reg[3][2]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3] ";
  attribute srl_name of \PC_Buffer_reg[3][2]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][2]_srl4 ";
  attribute srl_bus_name of \PC_Buffer_reg[3][30]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3] ";
  attribute srl_name of \PC_Buffer_reg[3][30]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][30]_srl4 ";
  attribute srl_bus_name of \PC_Buffer_reg[3][31]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3] ";
  attribute srl_name of \PC_Buffer_reg[3][31]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][31]_srl4 ";
  attribute srl_bus_name of \PC_Buffer_reg[3][3]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3] ";
  attribute srl_name of \PC_Buffer_reg[3][3]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][3]_srl4 ";
  attribute srl_bus_name of \PC_Buffer_reg[3][4]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3] ";
  attribute srl_name of \PC_Buffer_reg[3][4]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][4]_srl4 ";
  attribute srl_bus_name of \PC_Buffer_reg[3][5]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3] ";
  attribute srl_name of \PC_Buffer_reg[3][5]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][5]_srl4 ";
  attribute srl_bus_name of \PC_Buffer_reg[3][6]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3] ";
  attribute srl_name of \PC_Buffer_reg[3][6]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][6]_srl4 ";
  attribute srl_bus_name of \PC_Buffer_reg[3][7]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3] ";
  attribute srl_name of \PC_Buffer_reg[3][7]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][7]_srl4 ";
  attribute srl_bus_name of \PC_Buffer_reg[3][8]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3] ";
  attribute srl_name of \PC_Buffer_reg[3][8]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][8]_srl4 ";
  attribute srl_bus_name of \PC_Buffer_reg[3][9]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3] ";
  attribute srl_name of \PC_Buffer_reg[3][9]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][9]_srl4 ";
begin
  D(31 downto 0) <= \^d\(31 downto 0);
  Q(1 downto 0) <= \^q\(1 downto 0);
  \^lopt_2\ <= lopt_3;
  lopt_2 <= S;
\Instruction_Prefetch_Mux[0].Gen_Instr_DFF\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_402
     port map (
      Clk => Clk,
      D(0) => \^d\(31),
      I0125_out => I0125_out,
      I1 => I1,
      Q(0) => S152_in,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_0\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_3\,
      if_missed_fetch_reg => if_missed_fetch_reg,
      of_op1_sel_spr_pc => of_op1_sel_spr_pc,
      of_pc_ii_31 => of_pc_ii_31,
      sync_reset => sync_reset
    );
\Instruction_Prefetch_Mux[0].PC_Mux_MUXF7\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_403
     port map (
      I0125_out => I0125_out,
      Q(0) => S152_in,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_1\,
      of_pause_reg => of_pause_reg,
      of_pc_ii_31 => of_pc_ii_31,
      \out\(0) => p_1_in153_in
    );
\Instruction_Prefetch_Mux[10].Gen_Instr_DFF\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_404
     port map (
      Clk => Clk,
      D(0) => \^d\(21),
      \EX_Op1_reg[10]\ => \EX_Op1_reg[10]\,
      I085_out => I085_out,
      Q(0) => S102_in,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_0\,
      if_missed_fetch_reg => if_missed_fetch_reg,
      of_op1_sel_spr_pc => of_op1_sel_spr_pc,
      of_pc_ii_21 => of_pc_ii_21,
      sync_reset => sync_reset
    );
\Instruction_Prefetch_Mux[10].PC_Mux_MUXF7\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_405
     port map (
      I085_out => I085_out,
      Q(0) => S102_in,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_1\,
      of_pause_reg => of_pause_reg,
      of_pc_ii_21 => of_pc_ii_21,
      \out\(0) => p_1_in103_in
    );
\Instruction_Prefetch_Mux[11].Gen_Instr_DFF\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_406
     port map (
      Clk => Clk,
      D(0) => \^d\(20),
      \EX_Op1_reg[11]\ => \EX_Op1_reg[11]\,
      I081_out => I081_out,
      Q(0) => S97_in,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_0\,
      if_missed_fetch_reg => if_missed_fetch_reg,
      of_op1_sel_spr_pc => of_op1_sel_spr_pc,
      of_pc_ii_20 => of_pc_ii_20,
      sync_reset => sync_reset
    );
\Instruction_Prefetch_Mux[11].PC_Mux_MUXF7\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_407
     port map (
      I081_out => I081_out,
      Q(0) => S97_in,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_1\,
      of_pause_reg => of_pause_reg,
      of_pc_ii_20 => of_pc_ii_20,
      \out\(0) => p_1_in98_in
    );
\Instruction_Prefetch_Mux[12].Gen_Instr_DFF\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_408
     port map (
      Clk => Clk,
      D(0) => \^d\(19),
      \EX_Op1_reg[12]\ => \EX_Op1_reg[12]\,
      I077_out => I077_out,
      Q(0) => S92_in,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_0\,
      if_missed_fetch_reg => if_missed_fetch_reg,
      of_op1_sel_spr_pc => of_op1_sel_spr_pc,
      of_pc_ii_19 => of_pc_ii_19,
      sync_reset => sync_reset
    );
\Instruction_Prefetch_Mux[12].PC_Mux_MUXF7\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_409
     port map (
      I077_out => I077_out,
      Q(0) => S92_in,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_1\,
      of_pause_reg => of_pause_reg,
      of_pc_ii_19 => of_pc_ii_19,
      \out\(0) => p_1_in93_in
    );
\Instruction_Prefetch_Mux[13].Gen_Instr_DFF\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_410
     port map (
      Clk => Clk,
      D(0) => \^d\(18),
      \EX_Op1_reg[13]\ => \EX_Op1_reg[13]\,
      I073_out => I073_out,
      Q(0) => S87_in,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_0\,
      if_missed_fetch_reg => if_missed_fetch_reg,
      of_op1_sel_spr_pc => of_op1_sel_spr_pc,
      of_pc_ii_18 => of_pc_ii_18,
      sync_reset => sync_reset
    );
\Instruction_Prefetch_Mux[13].PC_Mux_MUXF7\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_411
     port map (
      I073_out => I073_out,
      Q(0) => S87_in,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_1\,
      of_pause_reg => of_pause_reg,
      of_pc_ii_18 => of_pc_ii_18,
      \out\(0) => p_1_in88_in
    );
\Instruction_Prefetch_Mux[14].Gen_Instr_DFF\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_412
     port map (
      Clk => Clk,
      D(0) => \^d\(17),
      \EX_Op1_reg[14]\ => \EX_Op1_reg[14]\,
      I069_out => I069_out,
      Q(0) => S82_in,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_0\,
      if_missed_fetch_reg => if_missed_fetch_reg,
      of_op1_sel_spr_pc => of_op1_sel_spr_pc,
      of_pc_ii_17 => of_pc_ii_17,
      sync_reset => sync_reset
    );
\Instruction_Prefetch_Mux[14].PC_Mux_MUXF7\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_413
     port map (
      I069_out => I069_out,
      Q(0) => S82_in,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_1\,
      of_pause_reg => of_pause_reg,
      of_pc_ii_17 => of_pc_ii_17,
      \out\(0) => p_1_in83_in
    );
\Instruction_Prefetch_Mux[15].Gen_Instr_DFF\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_414
     port map (
      Clk => Clk,
      D(0) => \^d\(16),
      \EX_Op1_reg[15]\ => \EX_Op1_reg[15]\,
      I065_out => I065_out,
      Q(0) => S77_in,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_0\,
      if_missed_fetch_reg => if_missed_fetch_reg,
      of_op1_sel_spr_pc => of_op1_sel_spr_pc,
      of_pc_ii_16 => of_pc_ii_16,
      sync_reset => sync_reset
    );
\Instruction_Prefetch_Mux[15].PC_Mux_MUXF7\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_415
     port map (
      I065_out => I065_out,
      Q(0) => S77_in,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_1\,
      of_pause_reg => of_pause_reg,
      of_pc_ii_16 => of_pc_ii_16,
      \out\(0) => p_1_in78_in
    );
\Instruction_Prefetch_Mux[16].Gen_Instr_DFF\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_416
     port map (
      Clk => Clk,
      D(0) => \^d\(15),
      \EX_Op1_reg[16]\ => \EX_Op1_reg[16]\,
      I061_out => I061_out,
      Q(0) => S72_in,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_0\,
      if_missed_fetch_reg => if_missed_fetch_reg,
      of_op1_sel_spr_pc => of_op1_sel_spr_pc,
      of_pc_ii_15 => of_pc_ii_15,
      sync_reset => sync_reset
    );
\Instruction_Prefetch_Mux[16].PC_Mux_MUXF7\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_417
     port map (
      I061_out => I061_out,
      Q(0) => S72_in,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_1\,
      of_pause_reg => of_pause_reg,
      of_pc_ii_15 => of_pc_ii_15,
      \out\(0) => p_1_in73_in
    );
\Instruction_Prefetch_Mux[17].Gen_Instr_DFF\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_418
     port map (
      Clk => Clk,
      D(0) => \^d\(14),
      \EX_Op1_reg[17]\ => \EX_Op1_reg[17]\,
      I057_out => I057_out,
      Q(0) => S67_in,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_0\,
      if_missed_fetch_reg => if_missed_fetch_reg,
      of_op1_sel_spr_pc => of_op1_sel_spr_pc,
      of_pc_ii_14 => of_pc_ii_14,
      sync_reset => sync_reset
    );
\Instruction_Prefetch_Mux[17].PC_Mux_MUXF7\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_419
     port map (
      I057_out => I057_out,
      Q(0) => S67_in,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_1\,
      of_pause_reg => of_pause_reg,
      of_pc_ii_14 => of_pc_ii_14,
      \out\(0) => p_1_in68_in
    );
\Instruction_Prefetch_Mux[18].Gen_Instr_DFF\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_420
     port map (
      Clk => Clk,
      D(0) => \^d\(13),
      \EX_Op1_reg[18]\ => \EX_Op1_reg[18]\,
      I053_out => I053_out,
      Q(0) => S62_in,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_0\,
      if_missed_fetch_reg => if_missed_fetch_reg,
      of_op1_sel_spr_pc => of_op1_sel_spr_pc,
      of_pc_ii_13 => of_pc_ii_13,
      sync_reset => sync_reset
    );
\Instruction_Prefetch_Mux[18].PC_Mux_MUXF7\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_421
     port map (
      I053_out => I053_out,
      Q(0) => S62_in,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_1\,
      of_pause_reg => of_pause_reg,
      of_pc_ii_13 => of_pc_ii_13,
      \out\(0) => p_1_in63_in
    );
\Instruction_Prefetch_Mux[19].Gen_Instr_DFF\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_422
     port map (
      Clk => Clk,
      D(0) => \^d\(12),
      \EX_Op1_reg[19]\ => \EX_Op1_reg[19]\,
      I049_out => I049_out,
      Q(0) => S57_in,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_0\,
      if_missed_fetch_reg => if_missed_fetch_reg,
      of_op1_sel_spr_pc => of_op1_sel_spr_pc,
      of_pc_ii_12 => of_pc_ii_12,
      sync_reset => sync_reset
    );
\Instruction_Prefetch_Mux[19].PC_Mux_MUXF7\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_423
     port map (
      I049_out => I049_out,
      Q(0) => S57_in,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_1\,
      of_pause_reg => of_pause_reg,
      of_pc_ii_12 => of_pc_ii_12,
      \out\(0) => p_1_in58_in
    );
\Instruction_Prefetch_Mux[1].Gen_Instr_DFF\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_424
     port map (
      Clk => Clk,
      D(0) => \^d\(30),
      \EX_Op1_reg[1]\ => \EX_Op1_reg[1]\,
      I0121_out => I0121_out,
      Q(0) => S147_in,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_0\,
      if_missed_fetch_reg => if_missed_fetch_reg,
      of_op1_sel_spr_pc => of_op1_sel_spr_pc,
      of_pc_ii_30 => of_pc_ii_30,
      sync_reset => sync_reset
    );
\Instruction_Prefetch_Mux[1].PC_Mux_MUXF7\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_425
     port map (
      I0121_out => I0121_out,
      Q(0) => S147_in,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_1\,
      of_pause_reg => of_pause_reg,
      of_pc_ii_30 => of_pc_ii_30,
      \out\(0) => p_1_in148_in
    );
\Instruction_Prefetch_Mux[20].Gen_Instr_DFF\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_426
     port map (
      Clk => Clk,
      D(0) => \^d\(11),
      \EX_Op1_reg[20]\ => \EX_Op1_reg[20]\,
      I045_out => I045_out,
      Q(0) => S52_in,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_0\,
      if_missed_fetch_reg => if_missed_fetch_reg,
      of_op1_sel_spr_pc => of_op1_sel_spr_pc,
      of_pc_ii_11 => of_pc_ii_11,
      sync_reset => sync_reset
    );
\Instruction_Prefetch_Mux[20].PC_Mux_MUXF7\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_427
     port map (
      I045_out => I045_out,
      Q(0) => S52_in,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_1\,
      of_pause_reg => of_pause_reg,
      of_pc_ii_11 => of_pc_ii_11,
      \out\(0) => p_1_in53_in
    );
\Instruction_Prefetch_Mux[21].Gen_Instr_DFF\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_428
     port map (
      Clk => Clk,
      D(0) => \^d\(10),
      \EX_Op1_reg[21]\ => \EX_Op1_reg[21]\,
      I041_out => I041_out,
      Q(0) => S47_in,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_0\,
      if_missed_fetch_reg => if_missed_fetch_reg,
      of_op1_sel_spr_pc => of_op1_sel_spr_pc,
      of_pc_ii_10 => of_pc_ii_10,
      sync_reset => sync_reset
    );
\Instruction_Prefetch_Mux[21].PC_Mux_MUXF7\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_429
     port map (
      I041_out => I041_out,
      Q(0) => S47_in,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_1\,
      of_pause_reg => of_pause_reg,
      of_pc_ii_10 => of_pc_ii_10,
      \out\(0) => p_1_in48_in
    );
\Instruction_Prefetch_Mux[22].Gen_Instr_DFF\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_430
     port map (
      Clk => Clk,
      D(0) => \^d\(9),
      \EX_Op1_reg[22]\ => \EX_Op1_reg[22]\,
      I037_out => I037_out,
      Q(0) => S42_in,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_0\,
      if_missed_fetch_reg => if_missed_fetch_reg,
      of_op1_sel_spr_pc => of_op1_sel_spr_pc,
      of_pc_ii_9 => of_pc_ii_9,
      sync_reset => sync_reset
    );
\Instruction_Prefetch_Mux[22].PC_Mux_MUXF7\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_431
     port map (
      I037_out => I037_out,
      Q(0) => S42_in,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_1\,
      of_pause_reg => of_pause_reg,
      of_pc_ii_9 => of_pc_ii_9,
      \out\(0) => p_1_in43_in
    );
\Instruction_Prefetch_Mux[23].Gen_Instr_DFF\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_432
     port map (
      Clk => Clk,
      D(0) => \^d\(8),
      \EX_Op1_reg[23]\ => \EX_Op1_reg[23]\,
      I033_out => I033_out,
      Q(0) => S37_in,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_0\,
      if_missed_fetch_reg => if_missed_fetch_reg,
      of_op1_sel_spr_pc => of_op1_sel_spr_pc,
      of_pc_ii_8 => of_pc_ii_8,
      sync_reset => sync_reset
    );
\Instruction_Prefetch_Mux[23].PC_Mux_MUXF7\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_433
     port map (
      I033_out => I033_out,
      Q(0) => S37_in,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_1\,
      of_pause_reg => of_pause_reg,
      of_pc_ii_8 => of_pc_ii_8,
      \out\(0) => p_1_in38_in
    );
\Instruction_Prefetch_Mux[24].Gen_Instr_DFF\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_434
     port map (
      Clk => Clk,
      D(0) => \^d\(7),
      \EX_Op1_reg[24]\ => \EX_Op1_reg[24]\,
      I029_out => I029_out,
      Q(0) => S32_in,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_0\,
      ex_MSR(0) => ex_MSR(0),
      if_missed_fetch_reg => if_missed_fetch_reg,
      of_op1_sel_spr_pc => of_op1_sel_spr_pc,
      of_pc_ii_7 => of_pc_ii_7,
      sync_reset => sync_reset
    );
\Instruction_Prefetch_Mux[24].PC_Mux_MUXF7\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_435
     port map (
      I029_out => I029_out,
      Q(0) => S32_in,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_1\,
      of_pause_reg => of_pause_reg,
      of_pc_ii_7 => of_pc_ii_7,
      \out\(0) => p_1_in33_in
    );
\Instruction_Prefetch_Mux[25].Gen_Instr_DFF\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_436
     port map (
      Clk => Clk,
      D(0) => \^d\(6),
      \EX_Op1_reg[25]\ => \EX_Op1_reg[25]\,
      I025_out => I025_out,
      Q(0) => S27_in,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_0\,
      if_missed_fetch_reg => if_missed_fetch_reg,
      of_op1_sel_spr_pc => of_op1_sel_spr_pc,
      of_pc_ii_6 => of_pc_ii_6,
      sync_reset => sync_reset
    );
\Instruction_Prefetch_Mux[25].PC_Mux_MUXF7\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_437
     port map (
      I025_out => I025_out,
      Q(0) => S27_in,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_1\,
      of_pause_reg => of_pause_reg,
      of_pc_ii_6 => of_pc_ii_6,
      \out\(0) => p_1_in28_in
    );
\Instruction_Prefetch_Mux[26].Gen_Instr_DFF\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_438
     port map (
      Clk => Clk,
      D(0) => \^d\(5),
      \EX_Op1_reg[26]\ => \EX_Op1_reg[26]\,
      I021_out => I021_out,
      Q(0) => S22_in,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_0\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_5\,
      if_missed_fetch_reg => if_missed_fetch_reg,
      of_op1_sel_spr_pc => of_op1_sel_spr_pc,
      of_pc_ii_5 => of_pc_ii_5,
      sync_reset => sync_reset
    );
\Instruction_Prefetch_Mux[26].PC_Mux_MUXF7\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_439
     port map (
      I021_out => I021_out,
      Q(0) => S22_in,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_1\,
      of_pause_reg => of_pause_reg,
      of_pc_ii_5 => of_pc_ii_5,
      \out\(0) => p_1_in23_in
    );
\Instruction_Prefetch_Mux[27].Gen_Instr_DFF\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_440
     port map (
      Clk => Clk,
      D(0) => \^d\(4),
      \EX_Op1_reg[27]\ => \EX_Op1_reg[27]\,
      I017_out => I017_out,
      Q(0) => S17_in,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_0\,
      if_missed_fetch_reg => if_missed_fetch_reg,
      of_op1_sel_spr_pc => of_op1_sel_spr_pc,
      of_pc_ii_4 => of_pc_ii_4,
      sync_reset => sync_reset
    );
\Instruction_Prefetch_Mux[27].PC_Mux_MUXF7\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_441
     port map (
      I017_out => I017_out,
      Q(0) => S17_in,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_1\,
      of_pause_reg => of_pause_reg,
      of_pc_ii_4 => of_pc_ii_4,
      \out\(0) => p_1_in18_in
    );
\Instruction_Prefetch_Mux[28].Gen_Instr_DFF\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_442
     port map (
      Clk => Clk,
      D(0) => \^d\(3),
      \EX_Op1_reg[28]\ => \EX_Op1_reg[28]\,
      I013_out => I013_out,
      Q(0) => S12_in,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_0\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_4\,
      if_missed_fetch_reg => if_missed_fetch_reg,
      of_op1_sel_spr_pc => of_op1_sel_spr_pc,
      of_pc_ii_3 => of_pc_ii_3,
      sync_reset => sync_reset
    );
\Instruction_Prefetch_Mux[28].PC_Mux_MUXF7\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_443
     port map (
      I013_out => I013_out,
      Q(0) => S12_in,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_1\,
      of_pause_reg => of_pause_reg,
      of_pc_ii_3 => of_pc_ii_3,
      \out\(0) => p_1_in13_in
    );
\Instruction_Prefetch_Mux[29].Gen_Instr_DFF\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_444
     port map (
      Clk => Clk,
      D(0) => \^d\(2),
      \EX_Op1_reg[29]\ => \EX_Op1_reg[29]\,
      I09_out => I09_out,
      Q(0) => S,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_0\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_3\,
      if_missed_fetch_reg => if_missed_fetch_reg,
      of_op1_sel_spr_pc => of_op1_sel_spr_pc,
      of_pc_ii_2 => of_pc_ii_2,
      sync_reset => sync_reset
    );
\Instruction_Prefetch_Mux[29].PC_Mux_MUXF7\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_445
     port map (
      I09_out => I09_out,
      Q(0) => S,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_1\,
      of_pause_reg => of_pause_reg,
      of_pc_ii_2 => of_pc_ii_2,
      \out\(0) => p_1_in8_in
    );
\Instruction_Prefetch_Mux[2].Gen_Instr_DFF\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_446
     port map (
      Clk => Clk,
      D(0) => \^d\(29),
      \EX_Op1_reg[2]\ => \EX_Op1_reg[2]\,
      I0117_out => I0117_out,
      Q(0) => S142_in,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_0\,
      if_missed_fetch_reg => if_missed_fetch_reg,
      of_op1_sel_spr_pc => of_op1_sel_spr_pc,
      of_pc_ii_29 => of_pc_ii_29,
      sync_reset => sync_reset
    );
\Instruction_Prefetch_Mux[2].PC_Mux_MUXF7\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_447
     port map (
      I0117_out => I0117_out,
      Q(0) => S142_in,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_1\,
      of_pause_reg => of_pause_reg,
      of_pc_ii_29 => of_pc_ii_29,
      \out\(0) => p_1_in143_in
    );
\Instruction_Prefetch_Mux[30].Gen_Instr_DFF\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_448
     port map (
      Clk => Clk,
      D(0) => \^d\(1),
      \EX_Op1_reg[30]\ => \EX_Op1_reg[30]\,
      I05_out => I05_out,
      Q(0) => \^q\(1),
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_0\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_2\,
      if_missed_fetch_reg => if_missed_fetch_reg,
      of_op1_sel_spr_pc => of_op1_sel_spr_pc,
      of_pc_ii_1 => of_pc_ii_1,
      sync_reset => sync_reset
    );
\Instruction_Prefetch_Mux[30].PC_Mux_MUXF7\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_449
     port map (
      I05_out => I05_out,
      Q(0) => \^q\(1),
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_1\,
      of_pause_reg => of_pause_reg,
      of_pc_ii_1 => of_pc_ii_1,
      \out\(0) => p_2_in4_in
    );
\Instruction_Prefetch_Mux[31].Gen_Instr_DFF\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_450
     port map (
      Clk => Clk,
      D(0) => \^d\(0),
      \EX_Op1_reg[31]\ => \EX_Op1_reg[31]\,
      I0 => I0,
      Q(0) => \^q\(0),
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_0\,
      if_missed_fetch_reg => if_missed_fetch_reg,
      of_op1_sel_spr_pc => of_op1_sel_spr_pc,
      of_pc_ii_0 => of_pc_ii_0,
      sync_reset => sync_reset
    );
\Instruction_Prefetch_Mux[31].PC_Mux_MUXF7\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_451
     port map (
      I0 => I0,
      Q(0) => \^q\(0),
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_1\,
      of_pause_reg => of_pause_reg,
      of_pc_ii_0 => of_pc_ii_0,
      \out\(0) => \PC_Buffer_reg[3][31]_srl4_n_0\
    );
\Instruction_Prefetch_Mux[3].Gen_Instr_DFF\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_452
     port map (
      Clk => Clk,
      D(0) => \^d\(28),
      \EX_Op1_reg[3]\ => \EX_Op1_reg[3]\,
      I0113_out => I0113_out,
      Q(0) => S137_in,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_0\,
      if_missed_fetch_reg => if_missed_fetch_reg,
      of_op1_sel_spr_pc => of_op1_sel_spr_pc,
      of_pc_ii_28 => of_pc_ii_28,
      sync_reset => sync_reset
    );
\Instruction_Prefetch_Mux[3].PC_Mux_MUXF7\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_453
     port map (
      I0113_out => I0113_out,
      Q(0) => S137_in,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_1\,
      of_pause_reg => of_pause_reg,
      of_pc_ii_28 => of_pc_ii_28,
      \out\(0) => p_1_in138_in
    );
\Instruction_Prefetch_Mux[4].Gen_Instr_DFF\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_454
     port map (
      Clk => Clk,
      D(0) => \^d\(27),
      \EX_Op1_reg[4]\ => \EX_Op1_reg[4]\,
      I0109_out => I0109_out,
      Q(0) => S132_in,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_0\,
      if_missed_fetch_reg => if_missed_fetch_reg,
      of_op1_sel_spr_pc => of_op1_sel_spr_pc,
      of_pc_ii_27 => of_pc_ii_27,
      sync_reset => sync_reset
    );
\Instruction_Prefetch_Mux[4].PC_Mux_MUXF7\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_455
     port map (
      I0109_out => I0109_out,
      Q(0) => S132_in,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_1\,
      of_pause_reg => of_pause_reg,
      of_pc_ii_27 => of_pc_ii_27,
      \out\(0) => p_1_in133_in
    );
\Instruction_Prefetch_Mux[5].Gen_Instr_DFF\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_456
     port map (
      Clk => Clk,
      D(0) => \^d\(26),
      \EX_Op1_reg[5]\ => \EX_Op1_reg[5]\,
      I0105_out => I0105_out,
      Q(0) => S127_in,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_0\,
      if_missed_fetch_reg => if_missed_fetch_reg,
      of_op1_sel_spr_pc => of_op1_sel_spr_pc,
      of_pc_ii_26 => of_pc_ii_26,
      sync_reset => sync_reset
    );
\Instruction_Prefetch_Mux[5].PC_Mux_MUXF7\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_457
     port map (
      I0105_out => I0105_out,
      Q(0) => S127_in,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_1\,
      of_pause_reg => of_pause_reg,
      of_pc_ii_26 => of_pc_ii_26,
      \out\(0) => p_1_in128_in
    );
\Instruction_Prefetch_Mux[6].Gen_Instr_DFF\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_458
     port map (
      Clk => Clk,
      D(0) => \^d\(25),
      \EX_Op1_reg[6]\ => \EX_Op1_reg[6]\,
      I0101_out => I0101_out,
      Q(0) => S122_in,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_0\,
      if_missed_fetch_reg => if_missed_fetch_reg,
      of_op1_sel_spr_pc => of_op1_sel_spr_pc,
      of_pc_ii_25 => of_pc_ii_25,
      sync_reset => sync_reset
    );
\Instruction_Prefetch_Mux[6].PC_Mux_MUXF7\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_459
     port map (
      I0101_out => I0101_out,
      Q(0) => S122_in,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_1\,
      of_pause_reg => of_pause_reg,
      of_pc_ii_25 => of_pc_ii_25,
      \out\(0) => p_1_in123_in
    );
\Instruction_Prefetch_Mux[7].Gen_Instr_DFF\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_460
     port map (
      Clk => Clk,
      D(0) => \^d\(24),
      \EX_Op1_reg[7]\ => \EX_Op1_reg[7]\,
      I097_out => I097_out,
      Q(0) => S117_in,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_0\,
      if_missed_fetch_reg => if_missed_fetch_reg,
      of_op1_sel_spr_pc => of_op1_sel_spr_pc,
      of_pc_ii_24 => of_pc_ii_24,
      sync_reset => sync_reset
    );
\Instruction_Prefetch_Mux[7].PC_Mux_MUXF7\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_461
     port map (
      I097_out => I097_out,
      Q(0) => S117_in,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_1\,
      of_pause_reg => of_pause_reg,
      of_pc_ii_24 => of_pc_ii_24,
      \out\(0) => p_1_in118_in
    );
\Instruction_Prefetch_Mux[8].Gen_Instr_DFF\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_462
     port map (
      Clk => Clk,
      D(0) => \^d\(23),
      \EX_Op1_reg[8]\ => \EX_Op1_reg[8]\,
      I093_out => I093_out,
      Q(0) => S112_in,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_0\,
      if_missed_fetch_reg => if_missed_fetch_reg,
      of_op1_sel_spr_pc => of_op1_sel_spr_pc,
      of_pc_ii_23 => of_pc_ii_23,
      sync_reset => sync_reset
    );
\Instruction_Prefetch_Mux[8].PC_Mux_MUXF7\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_463
     port map (
      I093_out => I093_out,
      Q(0) => S112_in,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_1\,
      of_pause_reg => of_pause_reg,
      of_pc_ii_23 => of_pc_ii_23,
      \out\(0) => p_1_in113_in
    );
\Instruction_Prefetch_Mux[9].Gen_Instr_DFF\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_464
     port map (
      Clk => Clk,
      D(0) => \^d\(22),
      \EX_Op1_reg[9]\ => \EX_Op1_reg[9]\,
      I089_out => I089_out,
      Q(0) => S107_in,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_0\,
      if_missed_fetch_reg => if_missed_fetch_reg,
      of_op1_sel_spr_pc => of_op1_sel_spr_pc,
      of_pc_ii_22 => of_pc_ii_22,
      sync_reset => sync_reset
    );
\Instruction_Prefetch_Mux[9].PC_Mux_MUXF7\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_465
     port map (
      I089_out => I089_out,
      Q(0) => S107_in,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_1\,
      of_pause_reg => of_pause_reg,
      of_pc_ii_22 => of_pc_ii_22,
      \out\(0) => p_1_in108_in
    );
\PC_Buffer_reg[3][0]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => if_pre_buffer_addr(0),
      A1 => if_sel_input(0),
      A2 => '0',
      A3 => '0',
      CE => if_missed_fetch_reg,
      CLK => Clk,
      D => S152_in,
      Q => p_1_in153_in
    );
\PC_Buffer_reg[3][10]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => if_pre_buffer_addr(0),
      A1 => if_sel_input(0),
      A2 => '0',
      A3 => '0',
      CE => if_missed_fetch_reg,
      CLK => Clk,
      D => S102_in,
      Q => p_1_in103_in
    );
\PC_Buffer_reg[3][11]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => if_pre_buffer_addr(0),
      A1 => if_sel_input(0),
      A2 => '0',
      A3 => '0',
      CE => if_missed_fetch_reg,
      CLK => Clk,
      D => S97_in,
      Q => p_1_in98_in
    );
\PC_Buffer_reg[3][12]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => if_pre_buffer_addr(0),
      A1 => if_sel_input(0),
      A2 => '0',
      A3 => '0',
      CE => if_missed_fetch_reg,
      CLK => Clk,
      D => S92_in,
      Q => p_1_in93_in
    );
\PC_Buffer_reg[3][13]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => if_pre_buffer_addr(0),
      A1 => if_sel_input(0),
      A2 => '0',
      A3 => '0',
      CE => if_missed_fetch_reg,
      CLK => Clk,
      D => S87_in,
      Q => p_1_in88_in
    );
\PC_Buffer_reg[3][14]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => if_pre_buffer_addr(0),
      A1 => if_sel_input(0),
      A2 => '0',
      A3 => '0',
      CE => if_missed_fetch_reg,
      CLK => Clk,
      D => S82_in,
      Q => p_1_in83_in
    );
\PC_Buffer_reg[3][15]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => if_pre_buffer_addr(0),
      A1 => if_sel_input(0),
      A2 => '0',
      A3 => '0',
      CE => if_missed_fetch_reg,
      CLK => Clk,
      D => S77_in,
      Q => p_1_in78_in
    );
\PC_Buffer_reg[3][16]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => if_pre_buffer_addr(0),
      A1 => if_sel_input(0),
      A2 => '0',
      A3 => '0',
      CE => if_missed_fetch_reg,
      CLK => Clk,
      D => S72_in,
      Q => p_1_in73_in
    );
\PC_Buffer_reg[3][17]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => if_pre_buffer_addr(0),
      A1 => if_sel_input(0),
      A2 => '0',
      A3 => '0',
      CE => if_missed_fetch_reg,
      CLK => Clk,
      D => S67_in,
      Q => p_1_in68_in
    );
\PC_Buffer_reg[3][18]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => if_pre_buffer_addr(0),
      A1 => if_sel_input(0),
      A2 => '0',
      A3 => '0',
      CE => if_missed_fetch_reg,
      CLK => Clk,
      D => S62_in,
      Q => p_1_in63_in
    );
\PC_Buffer_reg[3][19]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => if_pre_buffer_addr(0),
      A1 => if_sel_input(0),
      A2 => '0',
      A3 => '0',
      CE => if_missed_fetch_reg,
      CLK => Clk,
      D => S57_in,
      Q => p_1_in58_in
    );
\PC_Buffer_reg[3][1]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => if_pre_buffer_addr(0),
      A1 => if_sel_input(0),
      A2 => '0',
      A3 => '0',
      CE => if_missed_fetch_reg,
      CLK => Clk,
      D => S147_in,
      Q => p_1_in148_in
    );
\PC_Buffer_reg[3][20]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => if_pre_buffer_addr(0),
      A1 => if_sel_input(0),
      A2 => '0',
      A3 => '0',
      CE => if_missed_fetch_reg,
      CLK => Clk,
      D => S52_in,
      Q => p_1_in53_in
    );
\PC_Buffer_reg[3][21]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => if_pre_buffer_addr(0),
      A1 => if_sel_input(0),
      A2 => '0',
      A3 => '0',
      CE => if_missed_fetch_reg,
      CLK => Clk,
      D => S47_in,
      Q => p_1_in48_in
    );
\PC_Buffer_reg[3][22]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => if_pre_buffer_addr(0),
      A1 => if_sel_input(0),
      A2 => '0',
      A3 => '0',
      CE => if_missed_fetch_reg,
      CLK => Clk,
      D => S42_in,
      Q => p_1_in43_in
    );
\PC_Buffer_reg[3][23]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => if_pre_buffer_addr(0),
      A1 => if_sel_input(0),
      A2 => '0',
      A3 => '0',
      CE => if_missed_fetch_reg,
      CLK => Clk,
      D => S37_in,
      Q => p_1_in38_in
    );
\PC_Buffer_reg[3][24]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => if_pre_buffer_addr(0),
      A1 => if_sel_input(0),
      A2 => '0',
      A3 => '0',
      CE => if_missed_fetch_reg,
      CLK => Clk,
      D => S32_in,
      Q => p_1_in33_in
    );
\PC_Buffer_reg[3][25]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => if_pre_buffer_addr(0),
      A1 => if_sel_input(0),
      A2 => '0',
      A3 => '0',
      CE => if_missed_fetch_reg,
      CLK => Clk,
      D => S27_in,
      Q => p_1_in28_in
    );
\PC_Buffer_reg[3][26]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => if_pre_buffer_addr(0),
      A1 => if_sel_input(0),
      A2 => '0',
      A3 => '0',
      CE => if_missed_fetch_reg,
      CLK => Clk,
      D => S22_in,
      Q => p_1_in23_in
    );
\PC_Buffer_reg[3][27]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => if_pre_buffer_addr(0),
      A1 => if_sel_input(0),
      A2 => '0',
      A3 => '0',
      CE => if_missed_fetch_reg,
      CLK => Clk,
      D => S17_in,
      Q => p_1_in18_in
    );
\PC_Buffer_reg[3][28]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => if_pre_buffer_addr(0),
      A1 => if_sel_input(0),
      A2 => '0',
      A3 => '0',
      CE => if_missed_fetch_reg,
      CLK => Clk,
      D => S12_in,
      Q => p_1_in13_in
    );
\PC_Buffer_reg[3][29]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => if_pre_buffer_addr(0),
      A1 => if_sel_input(0),
      A2 => '0',
      A3 => '0',
      CE => if_missed_fetch_reg,
      CLK => Clk,
      D => S,
      Q => p_1_in8_in
    );
\PC_Buffer_reg[3][2]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => if_pre_buffer_addr(0),
      A1 => if_sel_input(0),
      A2 => '0',
      A3 => '0',
      CE => if_missed_fetch_reg,
      CLK => Clk,
      D => S142_in,
      Q => p_1_in143_in
    );
\PC_Buffer_reg[3][30]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => if_pre_buffer_addr(0),
      A1 => if_sel_input(0),
      A2 => '0',
      A3 => '0',
      CE => if_missed_fetch_reg,
      CLK => Clk,
      D => \^q\(1),
      Q => p_2_in4_in
    );
\PC_Buffer_reg[3][31]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => if_pre_buffer_addr(0),
      A1 => if_sel_input(0),
      A2 => '0',
      A3 => '0',
      CE => if_missed_fetch_reg,
      CLK => Clk,
      D => \^q\(0),
      Q => \PC_Buffer_reg[3][31]_srl4_n_0\
    );
\PC_Buffer_reg[3][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => if_pre_buffer_addr(0),
      A1 => if_sel_input(0),
      A2 => '0',
      A3 => '0',
      CE => if_missed_fetch_reg,
      CLK => Clk,
      D => S137_in,
      Q => p_1_in138_in
    );
\PC_Buffer_reg[3][4]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => if_pre_buffer_addr(0),
      A1 => if_sel_input(0),
      A2 => '0',
      A3 => '0',
      CE => if_missed_fetch_reg,
      CLK => Clk,
      D => S132_in,
      Q => p_1_in133_in
    );
\PC_Buffer_reg[3][5]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => if_pre_buffer_addr(0),
      A1 => if_sel_input(0),
      A2 => '0',
      A3 => '0',
      CE => if_missed_fetch_reg,
      CLK => Clk,
      D => S127_in,
      Q => p_1_in128_in
    );
\PC_Buffer_reg[3][6]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => if_pre_buffer_addr(0),
      A1 => if_sel_input(0),
      A2 => '0',
      A3 => '0',
      CE => if_missed_fetch_reg,
      CLK => Clk,
      D => S122_in,
      Q => p_1_in123_in
    );
\PC_Buffer_reg[3][7]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => if_pre_buffer_addr(0),
      A1 => if_sel_input(0),
      A2 => '0',
      A3 => '0',
      CE => if_missed_fetch_reg,
      CLK => Clk,
      D => S117_in,
      Q => p_1_in118_in
    );
\PC_Buffer_reg[3][8]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => if_pre_buffer_addr(0),
      A1 => if_sel_input(0),
      A2 => '0',
      A3 => '0',
      CE => if_missed_fetch_reg,
      CLK => Clk,
      D => S112_in,
      Q => p_1_in113_in
    );
\PC_Buffer_reg[3][9]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => if_pre_buffer_addr(0),
      A1 => if_sel_input(0),
      A2 => '0',
      A3 => '0',
      CE => if_missed_fetch_reg,
      CLK => Clk,
      D => S107_in,
      Q => p_1_in108_in
    );
\Using_FPGA.Incr_PC[0].MUXCY_XOR_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY
     port map (
      LO => if_pc_carry(29),
      O56_out => O56_out,
      Q(0) => S152_in
    );
\Using_FPGA.Incr_PC[10].MUXCY_XOR_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_466
     port map (
      LO => if_pc_carry(20),
      Q(0) => S102_in,
      \if_pc_reg[10]\ => \if_pc_reg[10]_0\,
      \if_pc_reg[11]\ => if_pc_carry(19),
      lopt => lopt_41,
      lopt_1 => lopt_42,
      lopt_2 => lopt_46
    );
\Using_FPGA.Incr_PC[11].MUXCY_XOR_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_467
     port map (
      LO => if_pc_carry(19),
      Q(0) => S97_in,
      \if_pc_reg[11]\ => \if_pc_reg[11]_0\,
      \if_pc_reg[12]\ => if_pc_carry(18),
      lopt => lopt_39,
      lopt_1 => lopt_40,
      lopt_2 => lopt_45
    );
\Using_FPGA.Incr_PC[12].MUXCY_XOR_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_468
     port map (
      LO => if_pc_carry(18),
      Q(0) => S92_in,
      \if_pc_reg[12]\ => \if_pc_reg[12]_0\,
      \if_pc_reg[13]\ => if_pc_carry(17),
      lopt => lopt_39,
      lopt_1 => lopt_40,
      lopt_10 => lopt_46,
      lopt_11 => lopt_47,
      lopt_2 => S97_in,
      lopt_3 => lopt_41,
      lopt_4 => lopt_42,
      lopt_5 => S102_in,
      lopt_6 => lopt_43,
      lopt_7 => lopt_44,
      lopt_8 => S107_in,
      lopt_9 => lopt_45
    );
\Using_FPGA.Incr_PC[13].MUXCY_XOR_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_469
     port map (
      LO => if_pc_carry(17),
      Q(0) => S87_in,
      \if_pc_reg[13]\ => \if_pc_reg[13]_0\,
      \if_pc_reg[14]\ => if_pc_carry(16),
      lopt => lopt_34,
      lopt_1 => lopt_35,
      lopt_2 => lopt_38
    );
\Using_FPGA.Incr_PC[14].MUXCY_XOR_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_470
     port map (
      LO => if_pc_carry(16),
      Q(0) => S82_in,
      \if_pc_reg[14]\ => \if_pc_reg[14]_0\,
      \if_pc_reg[15]\ => if_pc_carry(15),
      lopt => lopt_32,
      lopt_1 => lopt_33,
      lopt_2 => lopt_37
    );
\Using_FPGA.Incr_PC[15].MUXCY_XOR_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_471
     port map (
      LO => if_pc_carry(15),
      Q(0) => S77_in,
      \if_pc_reg[15]\ => \if_pc_reg[15]_0\,
      \if_pc_reg[16]\ => if_pc_carry(14),
      lopt => lopt_30,
      lopt_1 => lopt_31,
      lopt_2 => lopt_36
    );
\Using_FPGA.Incr_PC[16].MUXCY_XOR_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_472
     port map (
      LO => if_pc_carry(14),
      Q(0) => S72_in,
      \if_pc_reg[16]\ => \if_pc_reg[16]_0\,
      \if_pc_reg[17]\ => if_pc_carry(13),
      lopt => lopt_30,
      lopt_1 => lopt_31,
      lopt_10 => lopt_37,
      lopt_11 => lopt_38,
      lopt_2 => S77_in,
      lopt_3 => lopt_32,
      lopt_4 => lopt_33,
      lopt_5 => S82_in,
      lopt_6 => lopt_34,
      lopt_7 => lopt_35,
      lopt_8 => S87_in,
      lopt_9 => lopt_36
    );
\Using_FPGA.Incr_PC[17].MUXCY_XOR_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_473
     port map (
      LO => if_pc_carry(13),
      Q(0) => S67_in,
      \if_pc_reg[17]\ => \if_pc_reg[17]_0\,
      \if_pc_reg[18]\ => if_pc_carry(12),
      lopt => lopt_25,
      lopt_1 => lopt_26,
      lopt_2 => lopt_29
    );
\Using_FPGA.Incr_PC[18].MUXCY_XOR_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_474
     port map (
      LO => if_pc_carry(12),
      Q(0) => S62_in,
      \if_pc_reg[18]\ => \if_pc_reg[18]_0\,
      \if_pc_reg[19]\ => if_pc_carry(11),
      lopt => lopt_23,
      lopt_1 => lopt_24,
      lopt_2 => lopt_28
    );
\Using_FPGA.Incr_PC[19].MUXCY_XOR_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_475
     port map (
      LO => if_pc_carry(11),
      Q(0) => S57_in,
      \if_pc_reg[19]\ => \if_pc_reg[19]_0\,
      \if_pc_reg[20]\ => if_pc_carry(10),
      lopt => lopt_21,
      lopt_1 => lopt_22,
      lopt_2 => lopt_27
    );
\Using_FPGA.Incr_PC[1].MUXCY_XOR_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_476
     port map (
      LO => if_pc_carry(29),
      Q(0) => S147_in,
      \if_pc_reg[1]\ => \if_pc_reg[1]_0\,
      \if_pc_reg[2]\ => if_pc_carry(28),
      lopt => lopt_61,
      lopt_1 => lopt_62,
      lopt_2 => lopt_65
    );
\Using_FPGA.Incr_PC[20].MUXCY_XOR_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_477
     port map (
      LO => if_pc_carry(10),
      Q(0) => S52_in,
      \if_pc_reg[20]\ => \if_pc_reg[20]_0\,
      \if_pc_reg[21]\ => if_pc_carry(9),
      lopt => lopt_21,
      lopt_1 => lopt_22,
      lopt_10 => lopt_28,
      lopt_11 => lopt_29,
      lopt_2 => S57_in,
      lopt_3 => lopt_23,
      lopt_4 => lopt_24,
      lopt_5 => S62_in,
      lopt_6 => lopt_25,
      lopt_7 => lopt_26,
      lopt_8 => S67_in,
      lopt_9 => lopt_27
    );
\Using_FPGA.Incr_PC[21].MUXCY_XOR_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_478
     port map (
      LO => if_pc_carry(9),
      Q(0) => S47_in,
      \if_pc_reg[21]\ => \if_pc_reg[21]_0\,
      \if_pc_reg[22]\ => if_pc_carry(8),
      lopt => lopt_16,
      lopt_1 => lopt_17,
      lopt_2 => lopt_20
    );
\Using_FPGA.Incr_PC[22].MUXCY_XOR_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_479
     port map (
      LO => if_pc_carry(8),
      Q(0) => S42_in,
      \if_pc_reg[22]\ => \if_pc_reg[22]_0\,
      \if_pc_reg[23]\ => if_pc_carry(7),
      lopt => lopt_14,
      lopt_1 => lopt_15,
      lopt_2 => lopt_19
    );
\Using_FPGA.Incr_PC[23].MUXCY_XOR_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_480
     port map (
      LO => if_pc_carry(7),
      Q(0) => S37_in,
      \if_pc_reg[23]\ => \if_pc_reg[23]_0\,
      \if_pc_reg[24]\ => if_pc_carry(6),
      lopt => lopt_12,
      lopt_1 => lopt_13,
      lopt_2 => lopt_18
    );
\Using_FPGA.Incr_PC[24].MUXCY_XOR_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_481
     port map (
      LO => if_pc_carry(6),
      Q(0) => S32_in,
      \if_pc_reg[24]\ => \if_pc_reg[24]_0\,
      \if_pc_reg[25]\ => if_pc_carry(5),
      lopt => lopt_12,
      lopt_1 => lopt_13,
      lopt_10 => lopt_19,
      lopt_11 => lopt_20,
      lopt_2 => S37_in,
      lopt_3 => lopt_14,
      lopt_4 => lopt_15,
      lopt_5 => S42_in,
      lopt_6 => lopt_16,
      lopt_7 => lopt_17,
      lopt_8 => S47_in,
      lopt_9 => lopt_18
    );
\Using_FPGA.Incr_PC[25].MUXCY_XOR_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_482
     port map (
      LO => if_pc_carry(5),
      Q(0) => S27_in,
      \if_pc_reg[25]\ => \if_pc_reg[25]_0\,
      \if_pc_reg[26]\ => if_pc_carry(4),
      lopt => lopt_7,
      lopt_1 => lopt_8,
      lopt_2 => lopt_11
    );
\Using_FPGA.Incr_PC[26].MUXCY_XOR_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_483
     port map (
      LO => if_pc_carry(4),
      Q(0) => S22_in,
      \if_pc_reg[26]\ => \if_pc_reg[26]_0\,
      \if_pc_reg[27]\ => if_pc_carry(3),
      lopt => lopt_5,
      lopt_1 => lopt_6,
      lopt_2 => lopt_10
    );
\Using_FPGA.Incr_PC[27].MUXCY_XOR_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_484
     port map (
      LO => if_pc_carry(3),
      Q(0) => S17_in,
      \if_pc_reg[27]\ => \if_pc_reg[27]_0\,
      \if_pc_reg[28]\ => if_pc_carry(2),
      lopt => \^lopt_3\,
      lopt_1 => lopt_4,
      lopt_2 => lopt_9
    );
\Using_FPGA.Incr_PC[28].MUXCY_XOR_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_485
     port map (
      LO => if_pc_carry(2),
      Q(0) => S12_in,
      \if_pc_reg[28]\ => \if_pc_reg[28]_0\,
      \if_pc_reg[29]\ => if_pc_carry(1),
      lopt => \^lopt_3\,
      lopt_1 => lopt_4,
      lopt_10 => lopt_10,
      lopt_11 => lopt_11,
      lopt_2 => S17_in,
      lopt_3 => lopt_5,
      lopt_4 => lopt_6,
      lopt_5 => S22_in,
      lopt_6 => lopt_7,
      lopt_7 => lopt_8,
      lopt_8 => S27_in,
      lopt_9 => lopt_9
    );
\Using_FPGA.Incr_PC[29].MUXCY_XOR_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_486
     port map (
      CI => CI,
      LO => if_pc_carry(1),
      O => O,
      Q(0) => S,
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => \^lopt_2\
    );
\Using_FPGA.Incr_PC[2].MUXCY_XOR_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_487
     port map (
      LO => if_pc_carry(28),
      Q(0) => S142_in,
      \if_pc_reg[2]\ => \if_pc_reg[2]_0\,
      \if_pc_reg[3]\ => if_pc_carry(27),
      lopt => lopt_59,
      lopt_1 => lopt_60,
      lopt_2 => lopt_64
    );
\Using_FPGA.Incr_PC[3].MUXCY_XOR_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_488
     port map (
      LO => if_pc_carry(27),
      Q(0) => S137_in,
      \if_pc_reg[3]\ => \if_pc_reg[3]_0\,
      \if_pc_reg[4]\ => if_pc_carry(26),
      lopt => lopt_57,
      lopt_1 => lopt_58,
      lopt_2 => lopt_63
    );
\Using_FPGA.Incr_PC[4].MUXCY_XOR_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_489
     port map (
      LO => if_pc_carry(26),
      Q(0) => S132_in,
      \if_pc_reg[4]\ => \if_pc_reg[4]_0\,
      \if_pc_reg[5]\ => if_pc_carry(25),
      lopt => lopt_57,
      lopt_1 => lopt_58,
      lopt_10 => lopt_64,
      lopt_11 => lopt_65,
      lopt_2 => S137_in,
      lopt_3 => lopt_59,
      lopt_4 => lopt_60,
      lopt_5 => S142_in,
      lopt_6 => lopt_61,
      lopt_7 => lopt_62,
      lopt_8 => S147_in,
      lopt_9 => lopt_63
    );
\Using_FPGA.Incr_PC[5].MUXCY_XOR_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_490
     port map (
      LO => if_pc_carry(25),
      Q(0) => S127_in,
      \if_pc_reg[5]\ => \if_pc_reg[5]_0\,
      \if_pc_reg[6]\ => if_pc_carry(24),
      lopt => lopt_52,
      lopt_1 => lopt_53,
      lopt_2 => lopt_56
    );
\Using_FPGA.Incr_PC[6].MUXCY_XOR_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_491
     port map (
      LO => if_pc_carry(24),
      Q(0) => S122_in,
      \if_pc_reg[6]\ => \if_pc_reg[6]_0\,
      \if_pc_reg[7]\ => if_pc_carry(23),
      lopt => lopt_50,
      lopt_1 => lopt_51,
      lopt_2 => lopt_55
    );
\Using_FPGA.Incr_PC[7].MUXCY_XOR_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_492
     port map (
      LO => if_pc_carry(23),
      Q(0) => S117_in,
      \if_pc_reg[7]\ => \if_pc_reg[7]_0\,
      \if_pc_reg[8]\ => if_pc_carry(22),
      lopt => lopt_48,
      lopt_1 => lopt_49,
      lopt_2 => lopt_54
    );
\Using_FPGA.Incr_PC[8].MUXCY_XOR_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_493
     port map (
      LO => if_pc_carry(22),
      Q(0) => S112_in,
      \if_pc_reg[8]\ => \if_pc_reg[8]_0\,
      \if_pc_reg[9]\ => if_pc_carry(21),
      lopt => lopt_48,
      lopt_1 => lopt_49,
      lopt_10 => lopt_55,
      lopt_11 => lopt_56,
      lopt_2 => S117_in,
      lopt_3 => lopt_50,
      lopt_4 => lopt_51,
      lopt_5 => S122_in,
      lopt_6 => lopt_52,
      lopt_7 => lopt_53,
      lopt_8 => S127_in,
      lopt_9 => lopt_54
    );
\Using_FPGA.Incr_PC[9].MUXCY_XOR_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_494
     port map (
      CI => if_pc_carry(20),
      LO => if_pc_carry(21),
      Q(0) => S107_in,
      \if_pc_reg[9]\ => \if_pc_reg[9]_0\,
      lopt => lopt_43,
      lopt_1 => lopt_44,
      lopt_2 => lopt_47
    );
\ex_pc_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_pause_reg,
      D => \^d\(31),
      Q => \ex_pc_i_reg_n_0_[0]\,
      R => sync_reset
    );
\ex_pc_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_pause_reg,
      D => \^d\(21),
      Q => \ex_pc_i_reg_n_0_[10]\,
      R => sync_reset
    );
\ex_pc_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_pause_reg,
      D => \^d\(20),
      Q => \ex_pc_i_reg_n_0_[11]\,
      R => sync_reset
    );
\ex_pc_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_pause_reg,
      D => \^d\(19),
      Q => \ex_pc_i_reg_n_0_[12]\,
      R => sync_reset
    );
\ex_pc_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_pause_reg,
      D => \^d\(18),
      Q => \ex_pc_i_reg_n_0_[13]\,
      R => sync_reset
    );
\ex_pc_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_pause_reg,
      D => \^d\(17),
      Q => \ex_pc_i_reg_n_0_[14]\,
      R => sync_reset
    );
\ex_pc_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_pause_reg,
      D => \^d\(16),
      Q => \ex_pc_i_reg_n_0_[15]\,
      R => sync_reset
    );
\ex_pc_i_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_pause_reg,
      D => \^d\(15),
      Q => \ex_pc_i_reg_n_0_[16]\,
      R => sync_reset
    );
\ex_pc_i_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_pause_reg,
      D => \^d\(14),
      Q => \ex_pc_i_reg_n_0_[17]\,
      R => sync_reset
    );
\ex_pc_i_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_pause_reg,
      D => \^d\(13),
      Q => \ex_pc_i_reg_n_0_[18]\,
      R => sync_reset
    );
\ex_pc_i_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_pause_reg,
      D => \^d\(12),
      Q => \ex_pc_i_reg_n_0_[19]\,
      R => sync_reset
    );
\ex_pc_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_pause_reg,
      D => \^d\(30),
      Q => \ex_pc_i_reg_n_0_[1]\,
      R => sync_reset
    );
\ex_pc_i_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_pause_reg,
      D => \^d\(11),
      Q => \ex_pc_i_reg_n_0_[20]\,
      R => sync_reset
    );
\ex_pc_i_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_pause_reg,
      D => \^d\(10),
      Q => \ex_pc_i_reg_n_0_[21]\,
      R => sync_reset
    );
\ex_pc_i_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_pause_reg,
      D => \^d\(9),
      Q => \ex_pc_i_reg_n_0_[22]\,
      R => sync_reset
    );
\ex_pc_i_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_pause_reg,
      D => \^d\(8),
      Q => \ex_pc_i_reg_n_0_[23]\,
      R => sync_reset
    );
\ex_pc_i_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_pause_reg,
      D => \^d\(7),
      Q => \ex_pc_i_reg_n_0_[24]\,
      R => sync_reset
    );
\ex_pc_i_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_pause_reg,
      D => \^d\(6),
      Q => \ex_pc_i_reg_n_0_[25]\,
      R => sync_reset
    );
\ex_pc_i_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_pause_reg,
      D => \^d\(5),
      Q => \ex_pc_i_reg_n_0_[26]\,
      R => sync_reset
    );
\ex_pc_i_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_pause_reg,
      D => \^d\(4),
      Q => \ex_pc_i_reg_n_0_[27]\,
      R => sync_reset
    );
\ex_pc_i_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_pause_reg,
      D => \^d\(3),
      Q => \ex_pc_i_reg_n_0_[28]\,
      R => sync_reset
    );
\ex_pc_i_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_pause_reg,
      D => \^d\(2),
      Q => \ex_pc_i_reg_n_0_[29]\,
      R => sync_reset
    );
\ex_pc_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_pause_reg,
      D => \^d\(29),
      Q => \ex_pc_i_reg_n_0_[2]\,
      R => sync_reset
    );
\ex_pc_i_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_pause_reg,
      D => \^d\(1),
      Q => \ex_pc_i_reg_n_0_[30]\,
      R => sync_reset
    );
\ex_pc_i_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_pause_reg,
      D => \^d\(0),
      Q => \ex_pc_i_reg_n_0_[31]\,
      R => sync_reset
    );
\ex_pc_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_pause_reg,
      D => \^d\(28),
      Q => \ex_pc_i_reg_n_0_[3]\,
      R => sync_reset
    );
\ex_pc_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_pause_reg,
      D => \^d\(27),
      Q => \ex_pc_i_reg_n_0_[4]\,
      R => sync_reset
    );
\ex_pc_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_pause_reg,
      D => \^d\(26),
      Q => \ex_pc_i_reg_n_0_[5]\,
      R => sync_reset
    );
\ex_pc_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_pause_reg,
      D => \^d\(25),
      Q => \ex_pc_i_reg_n_0_[6]\,
      R => sync_reset
    );
\ex_pc_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_pause_reg,
      D => \^d\(24),
      Q => \ex_pc_i_reg_n_0_[7]\,
      R => sync_reset
    );
\ex_pc_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_pause_reg,
      D => \^d\(23),
      Q => \ex_pc_i_reg_n_0_[8]\,
      R => sync_reset
    );
\ex_pc_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_pause_reg,
      D => \^d\(22),
      Q => \ex_pc_i_reg_n_0_[9]\,
      R => sync_reset
    );
\if_pc_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => Clk,
      CE => ex_jump_hold_reg(0),
      D => \if_pc_reg[0]_0\(31),
      Q => S152_in,
      S => sync_reset
    );
\if_pc_reg[10]\: unisim.vcomponents.FDSE
     port map (
      C => Clk,
      CE => ex_jump_hold_reg(0),
      D => \if_pc_reg[0]_0\(21),
      Q => S102_in,
      S => sync_reset
    );
\if_pc_reg[11]\: unisim.vcomponents.FDSE
     port map (
      C => Clk,
      CE => ex_jump_hold_reg(0),
      D => \if_pc_reg[0]_0\(20),
      Q => S97_in,
      S => sync_reset
    );
\if_pc_reg[12]\: unisim.vcomponents.FDSE
     port map (
      C => Clk,
      CE => ex_jump_hold_reg(0),
      D => \if_pc_reg[0]_0\(19),
      Q => S92_in,
      S => sync_reset
    );
\if_pc_reg[13]\: unisim.vcomponents.FDSE
     port map (
      C => Clk,
      CE => ex_jump_hold_reg(0),
      D => \if_pc_reg[0]_0\(18),
      Q => S87_in,
      S => sync_reset
    );
\if_pc_reg[14]\: unisim.vcomponents.FDSE
     port map (
      C => Clk,
      CE => ex_jump_hold_reg(0),
      D => \if_pc_reg[0]_0\(17),
      Q => S82_in,
      S => sync_reset
    );
\if_pc_reg[15]\: unisim.vcomponents.FDSE
     port map (
      C => Clk,
      CE => ex_jump_hold_reg(0),
      D => \if_pc_reg[0]_0\(16),
      Q => S77_in,
      S => sync_reset
    );
\if_pc_reg[16]\: unisim.vcomponents.FDSE
     port map (
      C => Clk,
      CE => ex_jump_hold_reg(0),
      D => \if_pc_reg[0]_0\(15),
      Q => S72_in,
      S => sync_reset
    );
\if_pc_reg[17]\: unisim.vcomponents.FDSE
     port map (
      C => Clk,
      CE => ex_jump_hold_reg(0),
      D => \if_pc_reg[0]_0\(14),
      Q => S67_in,
      S => sync_reset
    );
\if_pc_reg[18]\: unisim.vcomponents.FDSE
     port map (
      C => Clk,
      CE => ex_jump_hold_reg(0),
      D => \if_pc_reg[0]_0\(13),
      Q => S62_in,
      S => sync_reset
    );
\if_pc_reg[19]\: unisim.vcomponents.FDSE
     port map (
      C => Clk,
      CE => ex_jump_hold_reg(0),
      D => \if_pc_reg[0]_0\(12),
      Q => S57_in,
      S => sync_reset
    );
\if_pc_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => Clk,
      CE => ex_jump_hold_reg(0),
      D => \if_pc_reg[0]_0\(30),
      Q => S147_in,
      S => sync_reset
    );
\if_pc_reg[20]\: unisim.vcomponents.FDSE
     port map (
      C => Clk,
      CE => ex_jump_hold_reg(0),
      D => \if_pc_reg[0]_0\(11),
      Q => S52_in,
      S => sync_reset
    );
\if_pc_reg[21]\: unisim.vcomponents.FDSE
     port map (
      C => Clk,
      CE => ex_jump_hold_reg(0),
      D => \if_pc_reg[0]_0\(10),
      Q => S47_in,
      S => sync_reset
    );
\if_pc_reg[22]\: unisim.vcomponents.FDSE
     port map (
      C => Clk,
      CE => ex_jump_hold_reg(0),
      D => \if_pc_reg[0]_0\(9),
      Q => S42_in,
      S => sync_reset
    );
\if_pc_reg[23]\: unisim.vcomponents.FDSE
     port map (
      C => Clk,
      CE => ex_jump_hold_reg(0),
      D => \if_pc_reg[0]_0\(8),
      Q => S37_in,
      S => sync_reset
    );
\if_pc_reg[24]\: unisim.vcomponents.FDSE
     port map (
      C => Clk,
      CE => ex_jump_hold_reg(0),
      D => \if_pc_reg[0]_0\(7),
      Q => S32_in,
      S => sync_reset
    );
\if_pc_reg[25]\: unisim.vcomponents.FDSE
     port map (
      C => Clk,
      CE => ex_jump_hold_reg(0),
      D => \if_pc_reg[0]_0\(6),
      Q => S27_in,
      S => sync_reset
    );
\if_pc_reg[26]\: unisim.vcomponents.FDSE
     port map (
      C => Clk,
      CE => ex_jump_hold_reg(0),
      D => \if_pc_reg[0]_0\(5),
      Q => S22_in,
      S => sync_reset
    );
\if_pc_reg[27]\: unisim.vcomponents.FDSE
     port map (
      C => Clk,
      CE => ex_jump_hold_reg(0),
      D => \if_pc_reg[0]_0\(4),
      Q => S17_in,
      S => sync_reset
    );
\if_pc_reg[28]\: unisim.vcomponents.FDSE
     port map (
      C => Clk,
      CE => ex_jump_hold_reg(0),
      D => \if_pc_reg[0]_0\(3),
      Q => S12_in,
      S => sync_reset
    );
\if_pc_reg[29]\: unisim.vcomponents.FDSE
     port map (
      C => Clk,
      CE => ex_jump_hold_reg(0),
      D => \if_pc_reg[0]_0\(2),
      Q => S,
      S => sync_reset
    );
\if_pc_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => Clk,
      CE => ex_jump_hold_reg(0),
      D => \if_pc_reg[0]_0\(29),
      Q => S142_in,
      S => sync_reset
    );
\if_pc_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => ex_jump_hold_reg(0),
      D => \if_pc_reg[0]_0\(1),
      Q => \^q\(1),
      R => sync_reset
    );
\if_pc_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => ex_jump_hold_reg(0),
      D => \if_pc_reg[0]_0\(0),
      Q => \^q\(0),
      R => sync_reset
    );
\if_pc_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => Clk,
      CE => ex_jump_hold_reg(0),
      D => \if_pc_reg[0]_0\(28),
      Q => S137_in,
      S => sync_reset
    );
\if_pc_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => Clk,
      CE => ex_jump_hold_reg(0),
      D => \if_pc_reg[0]_0\(27),
      Q => S132_in,
      S => sync_reset
    );
\if_pc_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => Clk,
      CE => ex_jump_hold_reg(0),
      D => \if_pc_reg[0]_0\(26),
      Q => S127_in,
      S => sync_reset
    );
\if_pc_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => Clk,
      CE => ex_jump_hold_reg(0),
      D => \if_pc_reg[0]_0\(25),
      Q => S122_in,
      S => sync_reset
    );
\if_pc_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => Clk,
      CE => ex_jump_hold_reg(0),
      D => \if_pc_reg[0]_0\(24),
      Q => S117_in,
      S => sync_reset
    );
\if_pc_reg[8]\: unisim.vcomponents.FDSE
     port map (
      C => Clk,
      CE => ex_jump_hold_reg(0),
      D => \if_pc_reg[0]_0\(23),
      Q => S112_in,
      S => sync_reset
    );
\if_pc_reg[9]\: unisim.vcomponents.FDSE
     port map (
      C => Clk,
      CE => ex_jump_hold_reg(0),
      D => \if_pc_reg[0]_0\(22),
      Q => S107_in,
      S => sync_reset
    );
\mem_pc_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => \ex_pc_i_reg_n_0_[0]\,
      Q => \Using_FPGA.Native\(31),
      R => sync_reset
    );
\mem_pc_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => \ex_pc_i_reg_n_0_[10]\,
      Q => \Using_FPGA.Native\(21),
      R => sync_reset
    );
\mem_pc_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => \ex_pc_i_reg_n_0_[11]\,
      Q => \Using_FPGA.Native\(20),
      R => sync_reset
    );
\mem_pc_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => \ex_pc_i_reg_n_0_[12]\,
      Q => \Using_FPGA.Native\(19),
      R => sync_reset
    );
\mem_pc_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => \ex_pc_i_reg_n_0_[13]\,
      Q => \Using_FPGA.Native\(18),
      R => sync_reset
    );
\mem_pc_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => \ex_pc_i_reg_n_0_[14]\,
      Q => \Using_FPGA.Native\(17),
      R => sync_reset
    );
\mem_pc_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => \ex_pc_i_reg_n_0_[15]\,
      Q => \Using_FPGA.Native\(16),
      R => sync_reset
    );
\mem_pc_i_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => \ex_pc_i_reg_n_0_[16]\,
      Q => \Using_FPGA.Native\(15),
      R => sync_reset
    );
\mem_pc_i_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => \ex_pc_i_reg_n_0_[17]\,
      Q => \Using_FPGA.Native\(14),
      R => sync_reset
    );
\mem_pc_i_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => \ex_pc_i_reg_n_0_[18]\,
      Q => \Using_FPGA.Native\(13),
      R => sync_reset
    );
\mem_pc_i_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => \ex_pc_i_reg_n_0_[19]\,
      Q => \Using_FPGA.Native\(12),
      R => sync_reset
    );
\mem_pc_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => \ex_pc_i_reg_n_0_[1]\,
      Q => \Using_FPGA.Native\(30),
      R => sync_reset
    );
\mem_pc_i_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => \ex_pc_i_reg_n_0_[20]\,
      Q => \Using_FPGA.Native\(11),
      R => sync_reset
    );
\mem_pc_i_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => \ex_pc_i_reg_n_0_[21]\,
      Q => \Using_FPGA.Native\(10),
      R => sync_reset
    );
\mem_pc_i_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => \ex_pc_i_reg_n_0_[22]\,
      Q => \Using_FPGA.Native\(9),
      R => sync_reset
    );
\mem_pc_i_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => \ex_pc_i_reg_n_0_[23]\,
      Q => \Using_FPGA.Native\(8),
      R => sync_reset
    );
\mem_pc_i_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => \ex_pc_i_reg_n_0_[24]\,
      Q => \Using_FPGA.Native\(7),
      R => sync_reset
    );
\mem_pc_i_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => \ex_pc_i_reg_n_0_[25]\,
      Q => \Using_FPGA.Native\(6),
      R => sync_reset
    );
\mem_pc_i_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => \ex_pc_i_reg_n_0_[26]\,
      Q => \Using_FPGA.Native\(5),
      R => sync_reset
    );
\mem_pc_i_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => \ex_pc_i_reg_n_0_[27]\,
      Q => \Using_FPGA.Native\(4),
      R => sync_reset
    );
\mem_pc_i_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => \ex_pc_i_reg_n_0_[28]\,
      Q => \Using_FPGA.Native\(3),
      R => sync_reset
    );
\mem_pc_i_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => \ex_pc_i_reg_n_0_[29]\,
      Q => \Using_FPGA.Native\(2),
      R => sync_reset
    );
\mem_pc_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => \ex_pc_i_reg_n_0_[2]\,
      Q => \Using_FPGA.Native\(29),
      R => sync_reset
    );
\mem_pc_i_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => \ex_pc_i_reg_n_0_[30]\,
      Q => \Using_FPGA.Native\(1),
      R => sync_reset
    );
\mem_pc_i_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => \ex_pc_i_reg_n_0_[31]\,
      Q => \Using_FPGA.Native\(0),
      R => sync_reset
    );
\mem_pc_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => \ex_pc_i_reg_n_0_[3]\,
      Q => \Using_FPGA.Native\(28),
      R => sync_reset
    );
\mem_pc_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => \ex_pc_i_reg_n_0_[4]\,
      Q => \Using_FPGA.Native\(27),
      R => sync_reset
    );
\mem_pc_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => \ex_pc_i_reg_n_0_[5]\,
      Q => \Using_FPGA.Native\(26),
      R => sync_reset
    );
\mem_pc_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => \ex_pc_i_reg_n_0_[6]\,
      Q => \Using_FPGA.Native\(25),
      R => sync_reset
    );
\mem_pc_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => \ex_pc_i_reg_n_0_[7]\,
      Q => \Using_FPGA.Native\(24),
      R => sync_reset
    );
\mem_pc_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => \ex_pc_i_reg_n_0_[8]\,
      Q => \Using_FPGA.Native\(23),
      R => sync_reset
    );
\mem_pc_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => \ex_pc_i_reg_n_0_[9]\,
      Q => \Using_FPGA.Native\(22),
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_PreFetch_Buffer_gti is
  port (
    \Using_FPGA.Native\ : out STD_LOGIC;
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    of_valid : out STD_LOGIC;
    of_instr : out STD_LOGIC_VECTOR ( 5 downto 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ex_instr_reg[8]\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \Using_FPGA.Native_1\ : out STD_LOGIC;
    of_predecode : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \Using_FPGA.Native_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Performance_Debug_Control.ex_brki_hit_reg\ : out STD_LOGIC;
    ex_is_multi_instr2_reg : out STD_LOGIC;
    Dbg_Clean_Stop_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    of_branch_with_delayslot118_out : out STD_LOGIC;
    ex_gpr_write_reg : out STD_LOGIC;
    ex_is_div_instr_I_reg : out STD_LOGIC;
    if_pre_buffer_addr : out STD_LOGIC_VECTOR ( 0 to 0 );
    of_pipe_ctrl_reg0 : out STD_LOGIC;
    IFetch : out STD_LOGIC_VECTOR ( 0 to 0 );
    ex_op1_cmp_eq : out STD_LOGIC;
    ex_op1_cmp_eq1 : out STD_LOGIC;
    ex_op1_cmp_eq_n5_out : out STD_LOGIC;
    use_Reg_Neg_DI1_out : out STD_LOGIC;
    force_Val10_out : out STD_LOGIC;
    use_Reg_Neg_S3_out : out STD_LOGIC;
    force12_out : out STD_LOGIC;
    ex_is_multi_or_load_instr0 : out STD_LOGIC;
    of_Sel_SPR_MSR88_out : out STD_LOGIC;
    of_op1_sel_spr_pc : out STD_LOGIC;
    of_op1_sel_spr : out STD_LOGIC;
    use_Reg_Neg_S_reg : out STD_LOGIC;
    use_Reg_Neg_S_reg_0 : out STD_LOGIC;
    ex_move_to_MSR_instr113_out : out STD_LOGIC;
    ex_set_bip : out STD_LOGIC;
    \EX_ALU_Op_reg[0]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ex_load_alu_carry96_out : out STD_LOGIC;
    ex_enable_alu_i_reg : out STD_LOGIC;
    ex_alu_sel_logic_i102_out : out STD_LOGIC;
    EX_Use_Carry103_out : out STD_LOGIC;
    EX_Unsigned_Op104_out : out STD_LOGIC;
    EX_CMP_Op105_out : out STD_LOGIC;
    of_brki_0x18 : out STD_LOGIC;
    ex_mbar_decode_cmb : out STD_LOGIC;
    force_Val2_N_reg : out STD_LOGIC;
    ex_atomic_Instruction_Pair0 : out STD_LOGIC;
    ex_enable_sext_shift_i0 : out STD_LOGIC;
    D237_out : out STD_LOGIC;
    D235_out : out STD_LOGIC;
    \Using_FPGA.Native_3\ : out STD_LOGIC;
    \EX_Sext_Op_reg[0]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    EX_SWAP_Instr_reg : out STD_LOGIC;
    ex_Write_ICache_i_cmb : out STD_LOGIC;
    ex_Write_DCache_decode_cmb : out STD_LOGIC;
    ex_load_shift_carry0 : out STD_LOGIC;
    of_read_imm_reg_ii_reg : out STD_LOGIC;
    \Not_Using_TLBS.last_Valid_Instr_Addr_reg[29]\ : out STD_LOGIC;
    jump_or_not_full0 : out STD_LOGIC;
    D233_out : out STD_LOGIC;
    ex_mbar_is_sleep_cmb : out STD_LOGIC;
    D241_out : out STD_LOGIC;
    p_2_in : out STD_LOGIC;
    \Using_FPGA.Native_4\ : out STD_LOGIC;
    \Using_FPGA.Native_5\ : out STD_LOGIC;
    ex_sel_alu_i0 : out STD_LOGIC;
    use_Reg_Neg_S_reg_1 : out STD_LOGIC;
    ex_gpr_write_dbg_reg : out STD_LOGIC;
    ex_valid_reg : out STD_LOGIC;
    ex_valid_jump_reg : out STD_LOGIC;
    ex_valid_keep_reg : out STD_LOGIC;
    \EX_Op3_reg[0]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \EX_Op2_reg[0]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \EX_Branch_CMP_Op1_reg[0]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \Using_FPGA.Native_6\ : out STD_LOGIC_VECTOR ( 19 downto 0 );
    if_missed_fetch_reg : in STD_LOGIC;
    of_pause_reg : in STD_LOGIC;
    I5 : in STD_LOGIC;
    sync_reset : in STD_LOGIC;
    Clk : in STD_LOGIC;
    I1159_out : in STD_LOGIC;
    I1151_out : in STD_LOGIC;
    I1147_out : in STD_LOGIC;
    I1143_out : in STD_LOGIC;
    I1139_out : in STD_LOGIC;
    I1135_out : in STD_LOGIC;
    I1131_out : in STD_LOGIC;
    I1127_out : in STD_LOGIC;
    I183_out : in STD_LOGIC;
    I179_out : in STD_LOGIC;
    I175_out : in STD_LOGIC;
    I171_out : in STD_LOGIC;
    I167_out : in STD_LOGIC;
    I163_out : in STD_LOGIC;
    I159_out : in STD_LOGIC;
    I155_out : in STD_LOGIC;
    I151_out : in STD_LOGIC;
    I147_out : in STD_LOGIC;
    I143_out : in STD_LOGIC;
    I041_out : in STD_LOGIC;
    I139_out : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ex_jump_nodelay_reg : in STD_LOGIC;
    ex_jump : in STD_LOGIC;
    mem_gpr_write : in STD_LOGIC;
    mem_valid_reg : in STD_LOGIC;
    wb_valid_reg : in STD_LOGIC;
    wb_exception_i_reg : in STD_LOGIC;
    wb_exception_i_reg_0 : in STD_LOGIC;
    ex_gpr_write_reg_0 : in STD_LOGIC;
    EX_Is_Div_Instr : in STD_LOGIC;
    ex_branch_with_delayslot_reg : in STD_LOGIC;
    \wb_exception_kind_i_reg[28]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    if_fetch_in_progress_reg : in STD_LOGIC;
    in0 : in STD_LOGIC;
    ex_is_multi_or_load_instr : in STD_LOGIC;
    of_read_ex_write_op2_conflict_part1 : in STD_LOGIC;
    of_read_ex_write_op2_conflict_part2 : in STD_LOGIC;
    mem_is_multi_or_load_instr : in STD_LOGIC;
    of_read_mem_write_op2_conflict_part1 : in STD_LOGIC;
    of_read_mem_write_op2_conflict_part2 : in STD_LOGIC;
    of_Take_Interrupt : in STD_LOGIC;
    ex_mbar_decode : in STD_LOGIC;
    mem_exception_from_ex : in STD_LOGIC;
    ex_valid_reg_0 : in STD_LOGIC;
    ex_Write_ICache_i : in STD_LOGIC;
    ex_Write_DCache_decode_reg : in STD_LOGIC;
    \wb_gpr_write_addr_reg[0]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ex_mbar_is_sleep : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 32 downto 0 );
    \Serial_Dbg_Intf.if_debug_ready_i_reg\ : in STD_LOGIC_VECTOR ( 19 downto 0 );
    \Use_XX_Accesses.xx_data_reg[2]\ : in STD_LOGIC;
    \Use_XX_Accesses.xx_data_reg[4]\ : in STD_LOGIC;
    \Use_XX_Accesses.xx_data_reg[5]\ : in STD_LOGIC;
    \Use_XX_Accesses.xx_data_reg[6]\ : in STD_LOGIC;
    \Use_XX_Accesses.xx_data_reg[7]\ : in STD_LOGIC;
    \Use_XX_Accesses.xx_data_reg[8]\ : in STD_LOGIC;
    \Use_XX_Accesses.xx_data_reg[9]\ : in STD_LOGIC;
    \Use_XX_Accesses.xx_data_reg[10]\ : in STD_LOGIC;
    \Use_XX_Accesses.xx_data_reg[21]\ : in STD_LOGIC;
    \Use_XX_Accesses.xx_data_reg[22]\ : in STD_LOGIC;
    \Use_XX_Accesses.xx_data_reg[23]\ : in STD_LOGIC;
    \Use_XX_Accesses.xx_data_reg[24]\ : in STD_LOGIC;
    \Use_XX_Accesses.xx_data_reg[25]\ : in STD_LOGIC;
    \Use_XX_Accesses.xx_data_reg[26]\ : in STD_LOGIC;
    \Use_XX_Accesses.xx_data_reg[27]\ : in STD_LOGIC;
    \Use_XX_Accesses.xx_data_reg[28]\ : in STD_LOGIC;
    \Use_XX_Accesses.xx_data_reg[29]\ : in STD_LOGIC;
    \Use_XX_Accesses.xx_data_reg[30]\ : in STD_LOGIC;
    \Use_XX_Accesses.xx_data_reg[31]\ : in STD_LOGIC;
    \ex_gpr_write_addr_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ex_valid_reg_1 : in STD_LOGIC;
    ex_valid_reg_2 : in STD_LOGIC;
    \ex_gpr_write_addr_reg[4]\ : in STD_LOGIC;
    I0 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    mem_valid_reg_0 : in STD_LOGIC;
    \mem_gpr_write_addr_reg[0]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    of_read_mem_write_op3_conflict_part2 : in STD_LOGIC;
    of_read_mem_write_op3_conflict_part1 : in STD_LOGIC;
    ex_gpr_write_dbg : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    ex_valid_keep : in STD_LOGIC;
    ex_sel_alu_i_reg : in STD_LOGIC;
    GPR_Op3 : in STD_LOGIC_VECTOR ( 0 to 31 );
    WB_Doublet_Access_reg : in STD_LOGIC;
    MEM_Fwd : in STD_LOGIC_VECTOR ( 5 downto 0 );
    GPR_Op1 : in STD_LOGIC_VECTOR ( 0 to 31 );
    EX_SWAP_Instr_reg_0 : in STD_LOGIC;
    WB_Doublet_Access_reg_0 : in STD_LOGIC;
    \Using_FPGA.Native_7\ : in STD_LOGIC_VECTOR ( 25 downto 0 );
    EX_SWAP_Instr_reg_1 : in STD_LOGIC;
    WB_Doublet_Access_reg_1 : in STD_LOGIC;
    EX_SWAP_Instr_reg_2 : in STD_LOGIC;
    WB_Doublet_Access_reg_2 : in STD_LOGIC;
    EX_SWAP_Instr_reg_3 : in STD_LOGIC;
    WB_Doublet_Access_reg_3 : in STD_LOGIC;
    EX_SWAP_Instr_reg_4 : in STD_LOGIC;
    WB_Doublet_Access_reg_4 : in STD_LOGIC;
    EX_SWAP_Instr_reg_5 : in STD_LOGIC;
    WB_Doublet_Access_reg_5 : in STD_LOGIC;
    EX_SWAP_Instr_reg_6 : in STD_LOGIC;
    WB_Doublet_Access_reg_6 : in STD_LOGIC;
    EX_SWAP_Instr_reg_7 : in STD_LOGIC;
    WB_Byte_Access_reg : in STD_LOGIC_VECTOR ( 15 downto 0 );
    EX_SWAP_Instr_reg_8 : in STD_LOGIC;
    EX_SWAP_Instr_reg_9 : in STD_LOGIC;
    EX_SWAP_Instr_reg_10 : in STD_LOGIC;
    EX_SWAP_Instr_reg_11 : in STD_LOGIC;
    EX_SWAP_Instr_reg_12 : in STD_LOGIC;
    EX_SWAP_Instr_reg_13 : in STD_LOGIC;
    EX_SWAP_Instr_reg_14 : in STD_LOGIC;
    EX_SWAP_Instr_reg_15 : in STD_LOGIC;
    EX_SWAP_Instr_reg_16 : in STD_LOGIC;
    EX_SWAP_Instr_reg_17 : in STD_LOGIC;
    EX_SWAP_Instr_reg_18 : in STD_LOGIC;
    EX_SWAP_Instr_reg_19 : in STD_LOGIC;
    EX_SWAP_Instr_reg_20 : in STD_LOGIC;
    EX_SWAP_Instr_reg_21 : in STD_LOGIC;
    EX_SWAP_Instr_reg_22 : in STD_LOGIC;
    EX_SWAP_Instr_reg_23 : in STD_LOGIC;
    WB_Doublet_Access_reg_7 : in STD_LOGIC;
    EX_SWAP_Instr_reg_24 : in STD_LOGIC;
    WB_Doublet_Access_reg_8 : in STD_LOGIC;
    EX_SWAP_Instr_reg_25 : in STD_LOGIC;
    WB_Doublet_Access_reg_9 : in STD_LOGIC;
    EX_SWAP_Instr_reg_26 : in STD_LOGIC;
    WB_Doublet_Access_reg_10 : in STD_LOGIC;
    EX_SWAP_Instr_reg_27 : in STD_LOGIC;
    WB_Doublet_Access_reg_11 : in STD_LOGIC;
    EX_SWAP_Instr_reg_28 : in STD_LOGIC;
    WB_Doublet_Access_reg_12 : in STD_LOGIC;
    EX_SWAP_Instr_reg_29 : in STD_LOGIC;
    WB_Doublet_Access_reg_13 : in STD_LOGIC;
    EX_SWAP_Instr_reg_30 : in STD_LOGIC;
    WB_Doublet_Access_reg_14 : in STD_LOGIC;
    GPR_Op2 : in STD_LOGIC_VECTOR ( 0 to 31 );
    of_read_imm_reg : in STD_LOGIC;
    \imm_reg_reg[0]\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_PreFetch_Buffer_gti;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_PreFetch_Buffer_gti is
  signal \^d\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal I0101_out : STD_LOGIC;
  signal I0105_out : STD_LOGIC;
  signal I0109_out : STD_LOGIC;
  signal I0113_out : STD_LOGIC;
  signal I0117_out : STD_LOGIC;
  signal I0121_out : STD_LOGIC;
  signal I0125_out : STD_LOGIC;
  signal I0129_out : STD_LOGIC;
  signal I0133_out : STD_LOGIC;
  signal I0137_out : STD_LOGIC;
  signal I013_out : STD_LOGIC;
  signal I0141_out : STD_LOGIC;
  signal I0145_out : STD_LOGIC;
  signal I0149_out : STD_LOGIC;
  signal I0153_out : STD_LOGIC;
  signal I0157_out : STD_LOGIC;
  signal I0161_out : STD_LOGIC;
  signal I0165_out : STD_LOGIC;
  signal I0169_out : STD_LOGIC;
  signal I017_out : STD_LOGIC;
  signal I021_out : STD_LOGIC;
  signal I025_out : STD_LOGIC;
  signal I029_out : STD_LOGIC;
  signal I033_out : STD_LOGIC;
  signal I037_out : STD_LOGIC;
  signal I045_out : STD_LOGIC;
  signal I049_out : STD_LOGIC;
  signal I053_out : STD_LOGIC;
  signal I057_out : STD_LOGIC;
  signal I05_out : STD_LOGIC;
  signal I061_out : STD_LOGIC;
  signal I065_out : STD_LOGIC;
  signal I069_out : STD_LOGIC;
  signal I073_out : STD_LOGIC;
  signal I077_out : STD_LOGIC;
  signal I081_out : STD_LOGIC;
  signal I085_out : STD_LOGIC;
  signal I089_out : STD_LOGIC;
  signal I093_out : STD_LOGIC;
  signal I097_out : STD_LOGIC;
  signal I09_out : STD_LOGIC;
  signal I0_1 : STD_LOGIC;
  signal I1 : STD_LOGIC;
  signal I1103_out : STD_LOGIC;
  signal I1107_out : STD_LOGIC;
  signal I1111_out : STD_LOGIC;
  signal I1115_out : STD_LOGIC;
  signal I1119_out : STD_LOGIC;
  signal I111_out : STD_LOGIC;
  signal I1123_out : STD_LOGIC;
  signal I1155_out : STD_LOGIC;
  signal I115_out : STD_LOGIC;
  signal I1163_out : STD_LOGIC;
  signal I1167_out : STD_LOGIC;
  signal I119_out : STD_LOGIC;
  signal I123_out : STD_LOGIC;
  signal I127_out : STD_LOGIC;
  signal I131_out : STD_LOGIC;
  signal I135_out : STD_LOGIC;
  signal I13_out : STD_LOGIC;
  signal I17_out : STD_LOGIC;
  signal I187_out : STD_LOGIC;
  signal I191_out : STD_LOGIC;
  signal I195_out : STD_LOGIC;
  signal I199_out : STD_LOGIC;
  signal I4_0 : STD_LOGIC;
  signal \Instruction_Prefetch_Mux[0].Gen_Instr_DFF_n_3\ : STD_LOGIC;
  signal \Instruction_Prefetch_Mux[10].Gen_Instr_DFF_n_1\ : STD_LOGIC;
  signal \Instruction_Prefetch_Mux[11].Gen_Instr_DFF_n_1\ : STD_LOGIC;
  signal \Instruction_Prefetch_Mux[11].Gen_Instr_DFF_n_2\ : STD_LOGIC;
  signal \Instruction_Prefetch_Mux[16].Gen_Instr_DFF_n_1\ : STD_LOGIC;
  signal \Instruction_Prefetch_Mux[19].Gen_Instr_DFF_n_1\ : STD_LOGIC;
  signal \Instruction_Prefetch_Mux[1].Gen_Instr_DFF_n_10\ : STD_LOGIC;
  signal \Instruction_Prefetch_Mux[1].Gen_Instr_DFF_n_20\ : STD_LOGIC;
  signal \Instruction_Prefetch_Mux[27].Gen_Instr_DFF_n_1\ : STD_LOGIC;
  signal \Instruction_Prefetch_Mux[31].Gen_Instr_DFF_n_1\ : STD_LOGIC;
  signal \Instruction_Prefetch_Mux[32].Gen_Instr_DFF_n_1\ : STD_LOGIC;
  signal \Instruction_Prefetch_Mux[33].Gen_Instr_DFF_n_1\ : STD_LOGIC;
  signal \Instruction_Prefetch_Mux[34].Gen_Instr_DFF_n_2\ : STD_LOGIC;
  signal \Instruction_Prefetch_Mux[37].Gen_Instr_DFF_n_1\ : STD_LOGIC;
  signal \Instruction_Prefetch_Mux[37].Gen_Instr_DFF_n_2\ : STD_LOGIC;
  signal \Instruction_Prefetch_Mux[37].Gen_Instr_DFF_n_3\ : STD_LOGIC;
  signal \Instruction_Prefetch_Mux[38].Gen_Instr_DFF_n_1\ : STD_LOGIC;
  signal \Instruction_Prefetch_Mux[38].Gen_Instr_DFF_n_2\ : STD_LOGIC;
  signal \Instruction_Prefetch_Mux[3].Gen_Instr_DFF_n_1\ : STD_LOGIC;
  signal \Instruction_Prefetch_Mux[3].Gen_Instr_DFF_n_2\ : STD_LOGIC;
  signal \Instruction_Prefetch_Mux[40].Gen_Instr_DFF_n_2\ : STD_LOGIC;
  signal \Instruction_Prefetch_Mux[41].Gen_Instr_DFF_n_1\ : STD_LOGIC;
  signal \Instruction_Prefetch_Mux[42].Gen_Instr_DFF_n_1\ : STD_LOGIC;
  signal \Instruction_Prefetch_Mux[42].Gen_Instr_DFF_n_2\ : STD_LOGIC;
  signal \Instruction_Prefetch_Mux[5].Gen_Instr_DFF_n_2\ : STD_LOGIC;
  signal \Instruction_Prefetch_Mux[5].Gen_Instr_DFF_n_8\ : STD_LOGIC;
  signal \Instruction_Prefetch_Mux[8].Gen_Instr_DFF_n_1\ : STD_LOGIC;
  signal \Instruction_Prefetch_Mux[8].Gen_Instr_DFF_n_2\ : STD_LOGIC;
  signal \Instruction_Prefetch_Mux[9].Gen_Instr_DFF_n_2\ : STD_LOGIC;
  signal \Instruction_Prefetch_Mux[9].Gen_Instr_DFF_n_3\ : STD_LOGIC;
  signal \^using_fpga.native\ : STD_LOGIC;
  signal \^using_fpga.native_0\ : STD_LOGIC;
  signal \^using_fpga.native_1\ : STD_LOGIC;
  signal \^using_fpga.native_2\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ex_branch_with_delayslot_i : STD_LOGIC;
  signal ex_gpr_write : STD_LOGIC;
  signal \^ex_instr_reg[8]\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \^ex_op1_cmp_eq1\ : STD_LOGIC;
  signal \ibuffer_reg[3][42]_srl4_n_0\ : STD_LOGIC;
  signal \^if_pre_buffer_addr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal if_sel_input : STD_LOGIC_VECTOR ( 1 to 2 );
  signal of_Valid_II : STD_LOGIC;
  signal \^of_branch_with_delayslot118_out\ : STD_LOGIC;
  signal \^of_instr\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal of_instr_ii_0 : STD_LOGIC;
  signal of_instr_ii_1 : STD_LOGIC;
  signal of_instr_ii_10 : STD_LOGIC;
  signal of_instr_ii_11 : STD_LOGIC;
  signal of_instr_ii_12 : STD_LOGIC;
  signal of_instr_ii_13 : STD_LOGIC;
  signal of_instr_ii_14 : STD_LOGIC;
  signal of_instr_ii_15 : STD_LOGIC;
  signal of_instr_ii_16 : STD_LOGIC;
  signal of_instr_ii_17 : STD_LOGIC;
  signal of_instr_ii_18 : STD_LOGIC;
  signal of_instr_ii_19 : STD_LOGIC;
  signal of_instr_ii_2 : STD_LOGIC;
  signal of_instr_ii_20 : STD_LOGIC;
  signal of_instr_ii_21 : STD_LOGIC;
  signal of_instr_ii_22 : STD_LOGIC;
  signal of_instr_ii_23 : STD_LOGIC;
  signal of_instr_ii_24 : STD_LOGIC;
  signal of_instr_ii_25 : STD_LOGIC;
  signal of_instr_ii_26 : STD_LOGIC;
  signal of_instr_ii_27 : STD_LOGIC;
  signal of_instr_ii_28 : STD_LOGIC;
  signal of_instr_ii_29 : STD_LOGIC;
  signal of_instr_ii_3 : STD_LOGIC;
  signal of_instr_ii_30 : STD_LOGIC;
  signal of_instr_ii_31 : STD_LOGIC;
  signal of_instr_ii_32 : STD_LOGIC;
  signal of_instr_ii_33 : STD_LOGIC;
  signal of_instr_ii_34 : STD_LOGIC;
  signal of_instr_ii_35 : STD_LOGIC;
  signal of_instr_ii_36 : STD_LOGIC;
  signal of_instr_ii_37 : STD_LOGIC;
  signal of_instr_ii_38 : STD_LOGIC;
  signal of_instr_ii_39 : STD_LOGIC;
  signal of_instr_ii_4 : STD_LOGIC;
  signal of_instr_ii_40 : STD_LOGIC;
  signal of_instr_ii_41 : STD_LOGIC;
  signal of_instr_ii_42 : STD_LOGIC;
  signal of_instr_ii_5 : STD_LOGIC;
  signal of_instr_ii_6 : STD_LOGIC;
  signal of_instr_ii_7 : STD_LOGIC;
  signal of_instr_ii_8 : STD_LOGIC;
  signal of_instr_ii_9 : STD_LOGIC;
  signal of_op1_sel : STD_LOGIC_VECTOR ( 1 to 1 );
  signal of_op2_sel : STD_LOGIC_VECTOR ( 0 to 0 );
  signal of_op2_sel_imm : STD_LOGIC;
  signal \^of_predecode\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \^of_valid\ : STD_LOGIC;
  signal p_1_in109_in : STD_LOGIC;
  signal p_1_in114_in : STD_LOGIC;
  signal p_1_in119_in : STD_LOGIC;
  signal p_1_in124_in : STD_LOGIC;
  signal p_1_in129_in : STD_LOGIC;
  signal p_1_in134_in : STD_LOGIC;
  signal p_1_in139_in : STD_LOGIC;
  signal p_1_in144_in : STD_LOGIC;
  signal p_1_in149_in : STD_LOGIC;
  signal p_1_in14_in : STD_LOGIC;
  signal p_1_in154_in : STD_LOGIC;
  signal p_1_in194_in : STD_LOGIC;
  signal p_1_in19_in : STD_LOGIC;
  signal p_1_in204_in : STD_LOGIC;
  signal p_1_in209_in : STD_LOGIC;
  signal p_1_in24_in : STD_LOGIC;
  signal p_1_in29_in : STD_LOGIC;
  signal p_1_in34_in : STD_LOGIC;
  signal p_1_in39_in : STD_LOGIC;
  signal p_1_in44_in : STD_LOGIC;
  signal p_1_in4_in : STD_LOGIC;
  signal p_1_in9_in : STD_LOGIC;
  signal sel_input_delayslot : STD_LOGIC;
  signal sel_input_i_0 : STD_LOGIC;
  signal sel_input_i_1 : STD_LOGIC;
  signal sel_input_iii_0 : STD_LOGIC;
  signal sel_input_iii_1 : STD_LOGIC;
  signal sel_input_iii_2 : STD_LOGIC;
  signal sel_input_iii_3 : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \ibuffer_reg[3][0]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3] ";
  attribute srl_name : string;
  attribute srl_name of \ibuffer_reg[3][0]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3][0]_srl4 ";
  attribute srl_bus_name of \ibuffer_reg[3][10]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3] ";
  attribute srl_name of \ibuffer_reg[3][10]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3][10]_srl4 ";
  attribute srl_bus_name of \ibuffer_reg[3][11]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3] ";
  attribute srl_name of \ibuffer_reg[3][11]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3][11]_srl4 ";
  attribute srl_bus_name of \ibuffer_reg[3][12]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3] ";
  attribute srl_name of \ibuffer_reg[3][12]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3][12]_srl4 ";
  attribute srl_bus_name of \ibuffer_reg[3][13]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3] ";
  attribute srl_name of \ibuffer_reg[3][13]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3][13]_srl4 ";
  attribute srl_bus_name of \ibuffer_reg[3][14]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3] ";
  attribute srl_name of \ibuffer_reg[3][14]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3][14]_srl4 ";
  attribute srl_bus_name of \ibuffer_reg[3][15]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3] ";
  attribute srl_name of \ibuffer_reg[3][15]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3][15]_srl4 ";
  attribute srl_bus_name of \ibuffer_reg[3][16]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3] ";
  attribute srl_name of \ibuffer_reg[3][16]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3][16]_srl4 ";
  attribute srl_bus_name of \ibuffer_reg[3][17]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3] ";
  attribute srl_name of \ibuffer_reg[3][17]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3][17]_srl4 ";
  attribute srl_bus_name of \ibuffer_reg[3][18]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3] ";
  attribute srl_name of \ibuffer_reg[3][18]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3][18]_srl4 ";
  attribute srl_bus_name of \ibuffer_reg[3][19]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3] ";
  attribute srl_name of \ibuffer_reg[3][19]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3][19]_srl4 ";
  attribute srl_bus_name of \ibuffer_reg[3][1]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3] ";
  attribute srl_name of \ibuffer_reg[3][1]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3][1]_srl4 ";
  attribute srl_bus_name of \ibuffer_reg[3][20]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3] ";
  attribute srl_name of \ibuffer_reg[3][20]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3][20]_srl4 ";
  attribute srl_bus_name of \ibuffer_reg[3][21]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3] ";
  attribute srl_name of \ibuffer_reg[3][21]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3][21]_srl4 ";
  attribute srl_bus_name of \ibuffer_reg[3][22]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3] ";
  attribute srl_name of \ibuffer_reg[3][22]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3][22]_srl4 ";
  attribute srl_bus_name of \ibuffer_reg[3][23]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3] ";
  attribute srl_name of \ibuffer_reg[3][23]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3][23]_srl4 ";
  attribute srl_bus_name of \ibuffer_reg[3][24]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3] ";
  attribute srl_name of \ibuffer_reg[3][24]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3][24]_srl4 ";
  attribute srl_bus_name of \ibuffer_reg[3][25]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3] ";
  attribute srl_name of \ibuffer_reg[3][25]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3][25]_srl4 ";
  attribute srl_bus_name of \ibuffer_reg[3][26]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3] ";
  attribute srl_name of \ibuffer_reg[3][26]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3][26]_srl4 ";
  attribute srl_bus_name of \ibuffer_reg[3][27]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3] ";
  attribute srl_name of \ibuffer_reg[3][27]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3][27]_srl4 ";
  attribute srl_bus_name of \ibuffer_reg[3][28]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3] ";
  attribute srl_name of \ibuffer_reg[3][28]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3][28]_srl4 ";
  attribute srl_bus_name of \ibuffer_reg[3][29]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3] ";
  attribute srl_name of \ibuffer_reg[3][29]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3][29]_srl4 ";
  attribute srl_bus_name of \ibuffer_reg[3][2]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3] ";
  attribute srl_name of \ibuffer_reg[3][2]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3][2]_srl4 ";
  attribute srl_bus_name of \ibuffer_reg[3][30]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3] ";
  attribute srl_name of \ibuffer_reg[3][30]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3][30]_srl4 ";
  attribute srl_bus_name of \ibuffer_reg[3][31]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3] ";
  attribute srl_name of \ibuffer_reg[3][31]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3][31]_srl4 ";
  attribute srl_bus_name of \ibuffer_reg[3][32]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3] ";
  attribute srl_name of \ibuffer_reg[3][32]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3][32]_srl4 ";
  attribute srl_bus_name of \ibuffer_reg[3][33]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3] ";
  attribute srl_name of \ibuffer_reg[3][33]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3][33]_srl4 ";
  attribute srl_bus_name of \ibuffer_reg[3][34]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3] ";
  attribute srl_name of \ibuffer_reg[3][34]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3][34]_srl4 ";
  attribute srl_bus_name of \ibuffer_reg[3][35]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3] ";
  attribute srl_name of \ibuffer_reg[3][35]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3][35]_srl4 ";
  attribute srl_bus_name of \ibuffer_reg[3][36]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3] ";
  attribute srl_name of \ibuffer_reg[3][36]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3][36]_srl4 ";
  attribute srl_bus_name of \ibuffer_reg[3][37]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3] ";
  attribute srl_name of \ibuffer_reg[3][37]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3][37]_srl4 ";
  attribute srl_bus_name of \ibuffer_reg[3][38]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3] ";
  attribute srl_name of \ibuffer_reg[3][38]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3][38]_srl4 ";
  attribute srl_bus_name of \ibuffer_reg[3][39]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3] ";
  attribute srl_name of \ibuffer_reg[3][39]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3][39]_srl4 ";
  attribute srl_bus_name of \ibuffer_reg[3][3]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3] ";
  attribute srl_name of \ibuffer_reg[3][3]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3][3]_srl4 ";
  attribute srl_bus_name of \ibuffer_reg[3][40]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3] ";
  attribute srl_name of \ibuffer_reg[3][40]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3][40]_srl4 ";
  attribute srl_bus_name of \ibuffer_reg[3][41]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3] ";
  attribute srl_name of \ibuffer_reg[3][41]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3][41]_srl4 ";
  attribute srl_bus_name of \ibuffer_reg[3][42]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3] ";
  attribute srl_name of \ibuffer_reg[3][42]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3][42]_srl4 ";
  attribute srl_bus_name of \ibuffer_reg[3][4]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3] ";
  attribute srl_name of \ibuffer_reg[3][4]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3][4]_srl4 ";
  attribute srl_bus_name of \ibuffer_reg[3][5]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3] ";
  attribute srl_name of \ibuffer_reg[3][5]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3][5]_srl4 ";
  attribute srl_bus_name of \ibuffer_reg[3][6]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3] ";
  attribute srl_name of \ibuffer_reg[3][6]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3][6]_srl4 ";
  attribute srl_bus_name of \ibuffer_reg[3][7]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3] ";
  attribute srl_name of \ibuffer_reg[3][7]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3][7]_srl4 ";
  attribute srl_bus_name of \ibuffer_reg[3][8]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3] ";
  attribute srl_name of \ibuffer_reg[3][8]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3][8]_srl4 ";
  attribute srl_bus_name of \ibuffer_reg[3][9]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3] ";
  attribute srl_name of \ibuffer_reg[3][9]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3][9]_srl4 ";
begin
  D(1 downto 0) <= \^d\(1 downto 0);
  E(0) <= \^e\(0);
  \Using_FPGA.Native\ <= \^using_fpga.native\;
  \Using_FPGA.Native_0\ <= \^using_fpga.native_0\;
  \Using_FPGA.Native_1\ <= \^using_fpga.native_1\;
  \Using_FPGA.Native_2\(0) <= \^using_fpga.native_2\(0);
  \ex_instr_reg[8]\(23 downto 0) <= \^ex_instr_reg[8]\(23 downto 0);
  ex_op1_cmp_eq1 <= \^ex_op1_cmp_eq1\;
  if_pre_buffer_addr(0) <= \^if_pre_buffer_addr\(0);
  of_branch_with_delayslot118_out <= \^of_branch_with_delayslot118_out\;
  of_instr(5 downto 0) <= \^of_instr\(5 downto 0);
  of_predecode(9 downto 0) <= \^of_predecode\(9 downto 0);
  of_valid <= \^of_valid\;
\Gen_Mux_Select_LUT6[1].Gen_Sel_DFF\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_308
     port map (
      Clk => Clk,
      addr(0) => \^using_fpga.native_2\(0),
      if_sel_input(0) => if_sel_input(1),
      jump_or_not_full0 => jump_or_not_full0,
      sel_input_iii_3 => sel_input_iii_3,
      sync_reset => sync_reset
    );
\Gen_Mux_Select_LUT6[1].Mux_Select_LUT6\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6
     port map (
      I5 => I5,
      addr(0) => \^using_fpga.native_2\(0),
      if_missed_fetch_reg => if_missed_fetch_reg,
      if_sel_input(0) => if_sel_input(1),
      of_pause_reg => of_pause_reg,
      sel_input_iii_3 => sel_input_iii_3
    );
\Gen_Mux_Select_LUT6[2].Gen_Sel_DFF\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_309
     port map (
      Clk => Clk,
      IFetch(0) => IFetch(0),
      \Not_Using_TLBS.last_Valid_Instr_Addr_reg[29]\ => \Not_Using_TLBS.last_Valid_Instr_Addr_reg[29]\,
      \Using_FPGA.Native_0\(0) => \^using_fpga.native_2\(0),
      addr(0) => \^if_pre_buffer_addr\(0),
      ex_jump => ex_jump,
      if_fetch_in_progress_reg => if_fetch_in_progress_reg,
      if_sel_input(0) => if_sel_input(1),
      in0 => in0,
      sel_input_iii_2 => sel_input_iii_2,
      sync_reset => sync_reset
    );
\Gen_Mux_Select_LUT6[2].Mux_Select_LUT6\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_310
     port map (
      I5 => I5,
      addr(0) => \^using_fpga.native_2\(0),
      if_missed_fetch_reg => if_missed_fetch_reg,
      if_sel_input(1) => if_sel_input(1),
      if_sel_input(0) => if_sel_input(2),
      of_pause_reg => of_pause_reg,
      sel_input_iii_2 => sel_input_iii_2
    );
\Gen_Mux_Select_LUT6[3].Gen_Sel_DFF\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_311
     port map (
      Clk => Clk,
      if_sel_input(0) => if_sel_input(2),
      sel_input_iii_1 => sel_input_iii_1,
      sync_reset => sync_reset
    );
\Gen_Mux_Select_LUT6[3].Mux_Select_LUT6\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_312
     port map (
      I5 => I5,
      \Using_FPGA.Native_0\ => \^using_fpga.native_0\,
      if_missed_fetch_reg => if_missed_fetch_reg,
      if_sel_input(1) => if_sel_input(1),
      if_sel_input(0) => if_sel_input(2),
      of_pause_reg => of_pause_reg,
      sel_input_iii_1 => sel_input_iii_1
    );
\Gen_Mux_Select_LUT6[4].Gen_Sel_DFF\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_313
     port map (
      Clk => Clk,
      I1 => I1,
      I1103_out => I1103_out,
      I1107_out => I1107_out,
      I1111_out => I1111_out,
      I1115_out => I1115_out,
      I1119_out => I1119_out,
      I111_out => I111_out,
      I1123_out => I1123_out,
      I1155_out => I1155_out,
      I115_out => I115_out,
      I1163_out => I1163_out,
      I1167_out => I1167_out,
      I119_out => I119_out,
      I123_out => I123_out,
      I127_out => I127_out,
      I131_out => I131_out,
      I135_out => I135_out,
      I13_out => I13_out,
      I17_out => I17_out,
      I187_out => I187_out,
      I191_out => I191_out,
      I195_out => I195_out,
      I199_out => I199_out,
      \Using_FPGA.Native_0\ => \^using_fpga.native_0\,
      \in\(12 downto 11) => \in\(32 downto 31),
      \in\(10) => \in\(29),
      \in\(9 downto 0) => \in\(9 downto 0),
      \out\(22) => p_1_in209_in,
      \out\(21) => p_1_in204_in,
      \out\(20) => p_1_in194_in,
      \out\(19) => p_1_in154_in,
      \out\(18) => p_1_in149_in,
      \out\(17) => p_1_in144_in,
      \out\(16) => p_1_in139_in,
      \out\(15) => p_1_in134_in,
      \out\(14) => p_1_in129_in,
      \out\(13) => p_1_in124_in,
      \out\(12) => p_1_in119_in,
      \out\(11) => p_1_in114_in,
      \out\(10) => p_1_in109_in,
      \out\(9) => p_1_in44_in,
      \out\(8) => p_1_in39_in,
      \out\(7) => p_1_in34_in,
      \out\(6) => p_1_in29_in,
      \out\(5) => p_1_in24_in,
      \out\(4) => p_1_in19_in,
      \out\(3) => p_1_in14_in,
      \out\(2) => p_1_in9_in,
      \out\(1) => p_1_in4_in,
      \out\(0) => \ibuffer_reg[3][42]_srl4_n_0\,
      sel_input_i_1 => sel_input_i_1,
      sync_reset => sync_reset
    );
\Gen_Mux_Select_LUT6[4].Mux_Select_LUT6\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_314
     port map (
      I5 => I5,
      \Using_FPGA.Native_0\ => \^using_fpga.native\,
      \Using_FPGA.Native_1\ => \^using_fpga.native_0\,
      if_missed_fetch_reg => if_missed_fetch_reg,
      if_sel_input(0) => if_sel_input(2),
      of_pause_reg => of_pause_reg,
      sel_input_iii_0 => sel_input_iii_0
    );
\Gen_Mux_Select_LUT6[4].Using_ExtraMUX.Mux_Select_Delayslot_LUT6\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6__parameterized2\
     port map (
      I5 => I5,
      \Using_FPGA.Native_0\ => \^using_fpga.native\,
      \Using_FPGA.Native_1\ => \^using_fpga.native_0\,
      if_missed_fetch_reg => if_missed_fetch_reg,
      if_sel_input(0) => if_sel_input(2),
      of_pause_reg => of_pause_reg,
      sel_input_delayslot => sel_input_delayslot
    );
\Gen_Mux_Select_LUT6[4].Using_ExtraMUX.Sel_Mux_MUXF7\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7
     port map (
      I4_0 => I4_0,
      ex_branch_with_delayslot_i => ex_branch_with_delayslot_i,
      sel_input_delayslot => sel_input_delayslot,
      sel_input_i_1 => sel_input_i_1,
      sel_input_iii_0 => sel_input_iii_0,
      wb_exception_i_reg => wb_exception_i_reg_0,
      \wb_exception_kind_i_reg[28]\(2 downto 0) => \wb_exception_kind_i_reg[28]\(2 downto 0)
    );
\Instruction_Prefetch_Mux[0].Gen_Instr_DFF\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_315
     port map (
      Clk => Clk,
      EX_Is_Div_Instr => EX_Is_Div_Instr,
      \Using_FPGA.Native_0\ => \Instruction_Prefetch_Mux[1].Gen_Instr_DFF_n_10\,
      \Using_FPGA.Native_1\ => \^of_instr\(2),
      \Using_FPGA.Native_2\ => \^ex_instr_reg[8]\(3),
      \Using_FPGA.Native_3\ => \^ex_instr_reg[8]\(2),
      \Using_FPGA.Native_4\ => \^of_instr\(4),
      \Using_FPGA.Native_5\ => \^of_instr\(0),
      \Using_FPGA.Native_6\ => \^of_instr\(1),
      \Using_FPGA.Native_7\ => \^of_instr\(3),
      ex_Write_DCache_decode_reg => \Instruction_Prefetch_Mux[0].Gen_Instr_DFF_n_3\,
      ex_branch_with_delayslot_reg => ex_branch_with_delayslot_reg,
      ex_gpr_write => ex_gpr_write,
      ex_gpr_write_dbg => ex_gpr_write_dbg,
      ex_gpr_write_dbg_reg => ex_gpr_write_dbg_reg,
      ex_is_div_instr_I_reg => ex_is_div_instr_I_reg,
      ex_is_multi_or_load_instr => ex_is_multi_or_load_instr,
      \ex_opcode_reg[0]\ => \^of_instr\(5),
      mem_is_multi_or_load_instr => mem_is_multi_or_load_instr,
      of_instr_ii_42 => of_instr_ii_42,
      of_op2_sel_imm => of_op2_sel_imm,
      of_pause_reg => of_pause_reg,
      of_read_ex_write_op2_conflict_part1 => of_read_ex_write_op2_conflict_part1,
      of_read_ex_write_op2_conflict_part2 => of_read_ex_write_op2_conflict_part2,
      of_read_mem_write_op2_conflict_part1 => of_read_mem_write_op2_conflict_part1,
      of_read_mem_write_op2_conflict_part2 => of_read_mem_write_op2_conflict_part2,
      sync_reset => sync_reset,
      use_Reg_Neg_S_reg => use_Reg_Neg_S_reg,
      use_Reg_Neg_S_reg_0 => use_Reg_Neg_S_reg_0,
      wb_exception_i_reg => wb_exception_i_reg_0
    );
\Instruction_Prefetch_Mux[0].Instr_Mux_MUXF7\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_316
     port map (
      I0169_out => I0169_out,
      I1167_out => I1167_out,
      of_instr_ii_42 => of_instr_ii_42,
      of_pause_reg => of_pause_reg
    );
\Instruction_Prefetch_Mux[10].Gen_Instr_DFF\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_317
     port map (
      Clk => Clk,
      \EX_Op3_reg[1]\ => \Instruction_Prefetch_Mux[10].Gen_Instr_DFF_n_1\,
      \Using_FPGA.Native_0\ => \^ex_instr_reg[8]\(23),
      \Using_FPGA.Native_1\ => \^ex_instr_reg[8]\(22),
      \ex_instr_reg[10]\ => \^ex_instr_reg[8]\(21),
      \mem_gpr_write_addr_reg[2]\(2 downto 0) => \mem_gpr_write_addr_reg[0]\(2 downto 0),
      of_instr_ii_32 => of_instr_ii_32,
      sync_reset => sync_reset
    );
\Instruction_Prefetch_Mux[10].Instr_Mux_MUXF7\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_318
     port map (
      I0129_out => I0129_out,
      I1127_out => I1127_out,
      of_instr_ii_32 => of_instr_ii_32,
      of_pause_reg => of_pause_reg
    );
\Instruction_Prefetch_Mux[11].Gen_Instr_DFF\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_319
     port map (
      Clk => Clk,
      \Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg\ => \Instruction_Prefetch_Mux[11].Gen_Instr_DFF_n_1\,
      \Using_FPGA.Native_0\ => \^ex_instr_reg[8]\(19),
      \Using_FPGA.Native_1\ => \^ex_instr_reg[8]\(18),
      \Using_FPGA.Native_2\ => \^of_instr\(0),
      \Using_FPGA.Native_3\ => \^d\(1),
      \Using_FPGA.Native_4\ => \^of_instr\(1),
      \Using_FPGA.Native_5\ => \^of_instr\(3),
      ex_branch_with_delayslot_reg => \Instruction_Prefetch_Mux[11].Gen_Instr_DFF_n_2\,
      \ex_instr_reg[11]\ => \^ex_instr_reg[8]\(20),
      of_instr_ii_31 => of_instr_ii_31,
      sync_reset => sync_reset
    );
\Instruction_Prefetch_Mux[11].Instr_Mux_MUXF7\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_320
     port map (
      I0125_out => I0125_out,
      I1123_out => I1123_out,
      of_instr_ii_31 => of_instr_ii_31,
      of_pause_reg => of_pause_reg
    );
\Instruction_Prefetch_Mux[12].Gen_Instr_DFF\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_321
     port map (
      Clk => Clk,
      \ex_instr_reg[12]\ => \^ex_instr_reg[8]\(19),
      of_instr_ii_30 => of_instr_ii_30,
      sync_reset => sync_reset
    );
\Instruction_Prefetch_Mux[12].Instr_Mux_MUXF7\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_322
     port map (
      I0121_out => I0121_out,
      I1119_out => I1119_out,
      of_instr_ii_30 => of_instr_ii_30,
      of_pause_reg => of_pause_reg
    );
\Instruction_Prefetch_Mux[13].Gen_Instr_DFF\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_323
     port map (
      Clk => Clk,
      \ex_instr_reg[13]\ => \^ex_instr_reg[8]\(18),
      of_instr_ii_29 => of_instr_ii_29,
      sync_reset => sync_reset
    );
\Instruction_Prefetch_Mux[13].Instr_Mux_MUXF7\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_324
     port map (
      I0117_out => I0117_out,
      I1115_out => I1115_out,
      of_instr_ii_29 => of_instr_ii_29,
      of_pause_reg => of_pause_reg
    );
\Instruction_Prefetch_Mux[14].Gen_Instr_DFF\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_325
     port map (
      Clk => Clk,
      \ex_instr_reg[14]\(0) => \^ex_instr_reg[8]\(17),
      of_instr_ii_28 => of_instr_ii_28,
      sync_reset => sync_reset
    );
\Instruction_Prefetch_Mux[14].Instr_Mux_MUXF7\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_326
     port map (
      I0113_out => I0113_out,
      I1111_out => I1111_out,
      of_instr_ii_28 => of_instr_ii_28,
      of_pause_reg => of_pause_reg
    );
\Instruction_Prefetch_Mux[15].Gen_Instr_DFF\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_327
     port map (
      Clk => Clk,
      \ex_instr_reg[15]\(0) => \^ex_instr_reg[8]\(16),
      of_instr_ii_27 => of_instr_ii_27,
      sync_reset => sync_reset
    );
\Instruction_Prefetch_Mux[15].Instr_Mux_MUXF7\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_328
     port map (
      I0109_out => I0109_out,
      I1107_out => I1107_out,
      of_instr_ii_27 => of_instr_ii_27,
      of_pause_reg => of_pause_reg
    );
\Instruction_Prefetch_Mux[16].Gen_Instr_DFF\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_329
     port map (
      Clk => Clk,
      \Performance_Debug_Control.ex_brki_hit_reg\ => \Instruction_Prefetch_Mux[16].Gen_Instr_DFF_n_1\,
      \Using_FPGA.Native_0\ => \^ex_instr_reg[8]\(1),
      \Using_FPGA.Native_1\ => \^ex_instr_reg[8]\(11),
      \Using_FPGA.Native_2\ => \^ex_instr_reg[8]\(9),
      \ex_instr_reg[16]\ => \^ex_instr_reg[8]\(15),
      of_instr_ii_26 => of_instr_ii_26,
      sync_reset => sync_reset
    );
\Instruction_Prefetch_Mux[16].Instr_Mux_MUXF7\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_330
     port map (
      I0105_out => I0105_out,
      I1103_out => I1103_out,
      of_instr_ii_26 => of_instr_ii_26,
      of_pause_reg => of_pause_reg
    );
\Instruction_Prefetch_Mux[17].Gen_Instr_DFF\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_331
     port map (
      Clk => Clk,
      \Using_FPGA.Native_0\ => \Instruction_Prefetch_Mux[5].Gen_Instr_DFF_n_2\,
      \ex_instr_reg[17]\ => \^ex_instr_reg[8]\(14),
      ex_is_multi_instr2_reg => ex_is_multi_instr2_reg,
      of_instr_ii_25 => of_instr_ii_25,
      sync_reset => sync_reset
    );
\Instruction_Prefetch_Mux[17].Instr_Mux_MUXF7\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_332
     port map (
      I0101_out => I0101_out,
      I199_out => I199_out,
      of_instr_ii_25 => of_instr_ii_25,
      of_pause_reg => of_pause_reg
    );
\Instruction_Prefetch_Mux[18].Gen_Instr_DFF\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_333
     port map (
      Clk => Clk,
      \Using_FPGA.Native_0\ => \Instruction_Prefetch_Mux[27].Gen_Instr_DFF_n_1\,
      \Using_FPGA.Native_1\ => \Instruction_Prefetch_Mux[11].Gen_Instr_DFF_n_1\,
      \Using_FPGA.Native_2\ => \Instruction_Prefetch_Mux[19].Gen_Instr_DFF_n_1\,
      \Using_FPGA.Native_3\ => \Instruction_Prefetch_Mux[16].Gen_Instr_DFF_n_1\,
      \Using_FPGA.Native_4\ => \Instruction_Prefetch_Mux[1].Gen_Instr_DFF_n_20\,
      \Using_FPGA.Native_5\ => \^ex_instr_reg[8]\(5),
      \Using_FPGA.Native_6\ => \^ex_instr_reg[8]\(3),
      \Using_FPGA.Native_7\ => \^ex_instr_reg[8]\(0),
      \ex_instr_reg[18]\ => \^ex_instr_reg[8]\(13),
      of_brki_0x18 => of_brki_0x18,
      of_instr_ii_24 => of_instr_ii_24,
      sync_reset => sync_reset
    );
\Instruction_Prefetch_Mux[18].Instr_Mux_MUXF7\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_334
     port map (
      I097_out => I097_out,
      I195_out => I195_out,
      of_instr_ii_24 => of_instr_ii_24,
      of_pause_reg => of_pause_reg
    );
\Instruction_Prefetch_Mux[19].Gen_Instr_DFF\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_335
     port map (
      Clk => Clk,
      \Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg\ => \Instruction_Prefetch_Mux[19].Gen_Instr_DFF_n_1\,
      \Using_FPGA.Native_0\ => \^ex_instr_reg[8]\(10),
      \Using_FPGA.Native_1\ => \^ex_instr_reg[8]\(7),
      \Using_FPGA.Native_2\ => \^ex_instr_reg[8]\(8),
      \ex_instr_reg[19]\ => \^ex_instr_reg[8]\(12),
      of_instr_ii_23 => of_instr_ii_23,
      sync_reset => sync_reset
    );
\Instruction_Prefetch_Mux[19].Instr_Mux_MUXF7\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_336
     port map (
      I093_out => I093_out,
      I191_out => I191_out,
      of_instr_ii_23 => of_instr_ii_23,
      of_pause_reg => of_pause_reg
    );
\Instruction_Prefetch_Mux[1].Gen_Instr_DFF\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_337
     port map (
      Clk => Clk,
      D233_out => D233_out,
      D237_out => D237_out,
      Dbg_Clean_Stop_reg => Dbg_Clean_Stop_reg,
      E(0) => \^e\(0),
      \EX_ALU_Op_reg[0]\(1 downto 0) => \EX_ALU_Op_reg[0]\(1 downto 0),
      EX_CMP_Op105_out => EX_CMP_Op105_out,
      EX_Unsigned_Op104_out => EX_Unsigned_Op104_out,
      EX_Use_Carry103_out => EX_Use_Carry103_out,
      \Performance_Debug_Control.ex_brki_hit_reg\ => \Performance_Debug_Control.ex_brki_hit_reg\,
      Q(0) => Q(0),
      \Using_FPGA.Native_0\ => \^ex_instr_reg[8]\(18),
      \Using_FPGA.Native_1\ => \^ex_instr_reg[8]\(19),
      \Using_FPGA.Native_10\ => \^ex_instr_reg[8]\(23),
      \Using_FPGA.Native_11\ => \^ex_instr_reg[8]\(21),
      \Using_FPGA.Native_12\ => \^ex_instr_reg[8]\(22),
      \Using_FPGA.Native_13\ => \^of_instr\(5),
      \Using_FPGA.Native_14\ => \^of_instr\(0),
      \Using_FPGA.Native_15\ => \^ex_instr_reg[8]\(14),
      \Using_FPGA.Native_16\ => \Instruction_Prefetch_Mux[3].Gen_Instr_DFF_n_1\,
      \Using_FPGA.Native_17\ => \^ex_instr_reg[8]\(10),
      \Using_FPGA.Native_18\ => \^ex_instr_reg[8]\(1),
      \Using_FPGA.Native_19\ => \^ex_instr_reg[8]\(0),
      \Using_FPGA.Native_2\ => \^ex_instr_reg[8]\(20),
      \Using_FPGA.Native_20\ => \Instruction_Prefetch_Mux[16].Gen_Instr_DFF_n_1\,
      \Using_FPGA.Native_21\ => \^ex_instr_reg[8]\(12),
      \Using_FPGA.Native_22\ => \^ex_instr_reg[8]\(7),
      \Using_FPGA.Native_23\ => \^ex_instr_reg[8]\(8),
      \Using_FPGA.Native_24\(0) => \^ex_instr_reg[8]\(17),
      \Using_FPGA.Native_3\ => \Instruction_Prefetch_Mux[31].Gen_Instr_DFF_n_1\,
      \Using_FPGA.Native_4\ => \^of_branch_with_delayslot118_out\,
      \Using_FPGA.Native_5\ => \^of_instr\(1),
      \Using_FPGA.Native_6\ => \Instruction_Prefetch_Mux[5].Gen_Instr_DFF_n_8\,
      \Using_FPGA.Native_7\ => \^of_instr\(3),
      \Using_FPGA.Native_8\ => \^of_instr\(2),
      \Using_FPGA.Native_9\ => \^of_valid\,
      ex_alu_sel_logic_i102_out => ex_alu_sel_logic_i102_out,
      ex_branch_with_delayslot_reg => ex_branch_with_delayslot_reg,
      ex_enable_alu_i_reg => ex_enable_alu_i_reg,
      ex_gpr_write_dbg_reg => \Instruction_Prefetch_Mux[1].Gen_Instr_DFF_n_10\,
      ex_jump => ex_jump,
      ex_jump_nodelay_reg => ex_jump_nodelay_reg,
      ex_load_alu_carry96_out => ex_load_alu_carry96_out,
      ex_mbar_decode => ex_mbar_decode,
      ex_mbar_decode_reg => \Instruction_Prefetch_Mux[1].Gen_Instr_DFF_n_20\,
      ex_mbar_decode_reg_0 => ex_mbar_decode_cmb,
      ex_op1_cmp_eq_n5_out => ex_op1_cmp_eq_n5_out,
      \ex_opcode_reg[1]\ => \^of_instr\(4),
      ex_set_bip => ex_set_bip,
      force12_out => force12_out,
      force2_reg => \^ex_op1_cmp_eq1\,
      force_Val10_out => force_Val10_out,
      of_Take_Interrupt => of_Take_Interrupt,
      of_instr_ii_41 => of_instr_ii_41,
      of_pause_reg => of_pause_reg,
      sync_reset => sync_reset,
      use_Reg_Neg_DI1_out => use_Reg_Neg_DI1_out,
      use_Reg_Neg_S3_out => use_Reg_Neg_S3_out
    );
\Instruction_Prefetch_Mux[1].Instr_Mux_MUXF7\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_338
     port map (
      I0165_out => I0165_out,
      I1163_out => I1163_out,
      of_instr_ii_41 => of_instr_ii_41,
      of_pause_reg => of_pause_reg
    );
\Instruction_Prefetch_Mux[20].Gen_Instr_DFF\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_339
     port map (
      Clk => Clk,
      \ex_instr_reg[20]\ => \^ex_instr_reg[8]\(11),
      of_instr_ii_22 => of_instr_ii_22,
      sync_reset => sync_reset
    );
\Instruction_Prefetch_Mux[20].Instr_Mux_MUXF7\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_340
     port map (
      I089_out => I089_out,
      I187_out => I187_out,
      of_instr_ii_22 => of_instr_ii_22,
      of_pause_reg => of_pause_reg
    );
\Instruction_Prefetch_Mux[21].Gen_Instr_DFF\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_341
     port map (
      Clk => Clk,
      \Using_FPGA.Native_0\ => \^of_instr\(3),
      \Using_FPGA.Native_1\ => \^of_instr\(2),
      \Using_FPGA.Native_2\ => \^of_instr\(5),
      \ex_instr_reg[21]\ => \^ex_instr_reg[8]\(10),
      ex_sel_alu_i0 => ex_sel_alu_i0,
      of_instr_ii_21 => of_instr_ii_21,
      sync_reset => sync_reset
    );
\Instruction_Prefetch_Mux[21].Instr_Mux_MUXF7\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_342
     port map (
      I085_out => I085_out,
      I183_out => I183_out,
      of_instr_ii_21 => of_instr_ii_21,
      of_pause_reg => of_pause_reg
    );
\Instruction_Prefetch_Mux[22].Gen_Instr_DFF\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_343
     port map (
      Clk => Clk,
      D241_out => D241_out,
      \Using_FPGA.Native_0\ => \^of_instr\(3),
      \ex_instr_reg[22]\ => \^ex_instr_reg[8]\(9),
      of_instr_ii_20 => of_instr_ii_20,
      sync_reset => sync_reset
    );
\Instruction_Prefetch_Mux[22].Instr_Mux_MUXF7\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_344
     port map (
      I081_out => I081_out,
      I179_out => I179_out,
      of_instr_ii_20 => of_instr_ii_20,
      of_pause_reg => of_pause_reg
    );
\Instruction_Prefetch_Mux[23].Gen_Instr_DFF\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_345
     port map (
      Clk => Clk,
      EX_SWAP_Instr_reg => EX_SWAP_Instr_reg,
      \Using_FPGA.Native_0\ => \Instruction_Prefetch_Mux[0].Gen_Instr_DFF_n_3\,
      \Using_FPGA.Native_1\ => \^ex_instr_reg[8]\(5),
      \Using_FPGA.Native_2\ => \^ex_instr_reg[8]\(6),
      \ex_instr_reg[23]\ => \^ex_instr_reg[8]\(8),
      of_instr_ii_19 => of_instr_ii_19,
      sync_reset => sync_reset
    );
\Instruction_Prefetch_Mux[23].Instr_Mux_MUXF7\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_346
     port map (
      I077_out => I077_out,
      I175_out => I175_out,
      of_instr_ii_19 => of_instr_ii_19,
      of_pause_reg => of_pause_reg
    );
\Instruction_Prefetch_Mux[24].Gen_Instr_DFF\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_347
     port map (
      Clk => Clk,
      \ex_instr_reg[24]\ => \^ex_instr_reg[8]\(7),
      of_instr_ii_18 => of_instr_ii_18,
      sync_reset => sync_reset
    );
\Instruction_Prefetch_Mux[24].Instr_Mux_MUXF7\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_348
     port map (
      I073_out => I073_out,
      I171_out => I171_out,
      of_instr_ii_18 => of_instr_ii_18,
      of_pause_reg => of_pause_reg
    );
\Instruction_Prefetch_Mux[25].Gen_Instr_DFF\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_349
     port map (
      Clk => Clk,
      \EX_Shift_Op_reg[0]\ => \^ex_instr_reg[8]\(6),
      \Using_FPGA.Native_0\ => \^ex_instr_reg[8]\(5),
      \Using_FPGA.Native_1\ => \Instruction_Prefetch_Mux[0].Gen_Instr_DFF_n_3\,
      ex_load_shift_carry0 => ex_load_shift_carry0,
      of_instr_ii_17 => of_instr_ii_17,
      sync_reset => sync_reset
    );
\Instruction_Prefetch_Mux[25].Instr_Mux_MUXF7\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_350
     port map (
      I069_out => I069_out,
      I167_out => I167_out,
      of_instr_ii_17 => of_instr_ii_17,
      of_pause_reg => of_pause_reg
    );
\Instruction_Prefetch_Mux[26].Gen_Instr_DFF\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_351
     port map (
      Clk => Clk,
      \EX_Sext_Op_reg[1]\(0) => \EX_Sext_Op_reg[0]\(0),
      \EX_Shift_Op_reg[1]\ => \^ex_instr_reg[8]\(5),
      \Using_FPGA.Native_0\ => \^ex_instr_reg[8]\(6),
      \Using_FPGA.Native_1\ => \^ex_instr_reg[8]\(0),
      \Using_FPGA.Native_2\ => \Instruction_Prefetch_Mux[0].Gen_Instr_DFF_n_3\,
      of_instr_ii_16 => of_instr_ii_16,
      sync_reset => sync_reset
    );
\Instruction_Prefetch_Mux[26].Instr_Mux_MUXF7\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_352
     port map (
      I065_out => I065_out,
      I163_out => I163_out,
      of_instr_ii_16 => of_instr_ii_16,
      of_pause_reg => of_pause_reg
    );
\Instruction_Prefetch_Mux[27].Gen_Instr_DFF\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_353
     port map (
      Clk => Clk,
      \Performance_Debug_Control.ex_brki_hit_reg\ => \Instruction_Prefetch_Mux[27].Gen_Instr_DFF_n_1\,
      \Using_FPGA.Native_0\ => \^ex_instr_reg[8]\(2),
      \Using_FPGA.Native_1\ => \^ex_instr_reg[8]\(6),
      \Using_FPGA.Native_2\ => \^ex_instr_reg[8]\(14),
      \ex_instr_reg[27]\ => \^ex_instr_reg[8]\(4),
      of_instr_ii_15 => of_instr_ii_15,
      sync_reset => sync_reset
    );
\Instruction_Prefetch_Mux[27].Instr_Mux_MUXF7\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_354
     port map (
      I061_out => I061_out,
      I159_out => I159_out,
      of_instr_ii_15 => of_instr_ii_15,
      of_pause_reg => of_pause_reg
    );
\Instruction_Prefetch_Mux[28].Gen_Instr_DFF\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_355
     port map (
      Clk => Clk,
      \EX_Sext_Op_reg[0]\(0) => \EX_Sext_Op_reg[0]\(1),
      \Using_FPGA.Native_0\ => \^ex_instr_reg[8]\(2),
      \Using_FPGA.Native_1\ => \^ex_instr_reg[8]\(0),
      \Using_FPGA.Native_2\ => \Instruction_Prefetch_Mux[0].Gen_Instr_DFF_n_3\,
      \Using_FPGA.Native_3\ => \^ex_instr_reg[8]\(5),
      \Using_FPGA.Native_4\ => \^ex_instr_reg[8]\(6),
      ex_Write_ICache_i => ex_Write_ICache_i,
      ex_Write_ICache_i_reg => ex_Write_ICache_i_cmb,
      ex_branch_with_delayslot_reg => ex_branch_with_delayslot_reg,
      \ex_instr_reg[28]\ => \^ex_instr_reg[8]\(3),
      of_instr_ii_14 => of_instr_ii_14,
      of_pause_reg => of_pause_reg,
      sync_reset => sync_reset
    );
\Instruction_Prefetch_Mux[28].Instr_Mux_MUXF7\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_356
     port map (
      I057_out => I057_out,
      I155_out => I155_out,
      of_instr_ii_14 => of_instr_ii_14,
      of_pause_reg => of_pause_reg
    );
\Instruction_Prefetch_Mux[29].Gen_Instr_DFF\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_357
     port map (
      Clk => Clk,
      \Using_FPGA.Native_0\ => \Instruction_Prefetch_Mux[0].Gen_Instr_DFF_n_3\,
      ex_Write_DCache_decode_reg => ex_Write_DCache_decode_cmb,
      ex_Write_DCache_decode_reg_0 => ex_Write_DCache_decode_reg,
      ex_branch_with_delayslot_reg => ex_branch_with_delayslot_reg,
      \ex_instr_reg[29]\ => \^ex_instr_reg[8]\(2),
      of_instr_ii_13 => of_instr_ii_13,
      of_pause_reg => of_pause_reg,
      sync_reset => sync_reset
    );
\Instruction_Prefetch_Mux[29].Instr_Mux_MUXF7\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_358
     port map (
      I053_out => I053_out,
      I151_out => I151_out,
      of_instr_ii_13 => of_instr_ii_13,
      of_pause_reg => of_pause_reg
    );
\Instruction_Prefetch_Mux[2].Gen_Instr_DFF\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_359
     port map (
      Clk => Clk,
      \ex_opcode_reg[2]\ => \^of_instr\(3),
      of_instr_ii_40 => of_instr_ii_40,
      sync_reset => sync_reset
    );
\Instruction_Prefetch_Mux[2].Instr_Mux_MUXF7\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_360
     port map (
      I0161_out => I0161_out,
      I1159_out => I1159_out,
      of_instr_ii_40 => of_instr_ii_40,
      of_pause_reg => of_pause_reg
    );
\Instruction_Prefetch_Mux[30].Gen_Instr_DFF\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_361
     port map (
      Clk => Clk,
      \ex_instr_reg[30]\ => \^ex_instr_reg[8]\(1),
      of_instr_ii_12 => of_instr_ii_12,
      p_2_in => p_2_in,
      sync_reset => sync_reset
    );
\Instruction_Prefetch_Mux[30].Instr_Mux_MUXF7\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_362
     port map (
      I049_out => I049_out,
      I147_out => I147_out,
      of_instr_ii_12 => of_instr_ii_12,
      of_pause_reg => of_pause_reg
    );
\Instruction_Prefetch_Mux[31].Gen_Instr_DFF\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_363
     port map (
      Clk => Clk,
      \Performance_Debug_Control.ex_brki_hit_reg\ => \Instruction_Prefetch_Mux[31].Gen_Instr_DFF_n_1\,
      \Using_FPGA.Native_0\ => \^ex_instr_reg[8]\(3),
      \Using_FPGA.Native_1\ => \^ex_instr_reg[8]\(5),
      \Using_FPGA.Native_2\ => \^ex_instr_reg[8]\(13),
      \Using_FPGA.Native_3\ => \Instruction_Prefetch_Mux[27].Gen_Instr_DFF_n_1\,
      \ex_instr_reg[31]\ => \^ex_instr_reg[8]\(0),
      of_instr_ii_11 => of_instr_ii_11,
      sync_reset => sync_reset
    );
\Instruction_Prefetch_Mux[31].Instr_Mux_MUXF7\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_364
     port map (
      I045_out => I045_out,
      I143_out => I143_out,
      of_instr_ii_11 => of_instr_ii_11,
      of_pause_reg => of_pause_reg
    );
\Instruction_Prefetch_Mux[32].Gen_Instr_DFF\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_365
     port map (
      Clk => Clk,
      \EX_Op3_reg[1]\ => \Instruction_Prefetch_Mux[32].Gen_Instr_DFF_n_1\,
      \Using_FPGA.Native_0\ => \^using_fpga.native_1\,
      mem_gpr_write => mem_gpr_write,
      mem_is_multi_or_load_instr => mem_is_multi_or_load_instr,
      mem_valid_reg => mem_valid_reg,
      of_instr_ii_10 => of_instr_ii_10,
      of_read_mem_write_op3_conflict_part1 => of_read_mem_write_op3_conflict_part1,
      of_read_mem_write_op3_conflict_part2 => of_read_mem_write_op3_conflict_part2,
      sync_reset => sync_reset,
      use_Reg_Neg_S_reg => use_Reg_Neg_S_reg_1
    );
\Instruction_Prefetch_Mux[32].Instr_Mux_MUXF7\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_366
     port map (
      I041_out => I041_out,
      I139_out => I139_out,
      of_instr_ii_10 => of_instr_ii_10,
      of_pause_reg => of_pause_reg
    );
\Instruction_Prefetch_Mux[33].Gen_Instr_DFF\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_367
     port map (
      Clk => Clk,
      \EX_Branch_CMP_Op1_reg[0]\(31 downto 0) => \EX_Branch_CMP_Op1_reg[0]\(31 downto 0),
      \EX_Branch_CMP_Op1_reg[1]\ => \Instruction_Prefetch_Mux[33].Gen_Instr_DFF_n_1\,
      EX_SWAP_Instr_reg => EX_SWAP_Instr_reg_0,
      EX_SWAP_Instr_reg_0 => EX_SWAP_Instr_reg_1,
      EX_SWAP_Instr_reg_1 => EX_SWAP_Instr_reg_2,
      EX_SWAP_Instr_reg_10 => EX_SWAP_Instr_reg_11,
      EX_SWAP_Instr_reg_11 => EX_SWAP_Instr_reg_12,
      EX_SWAP_Instr_reg_12 => EX_SWAP_Instr_reg_13,
      EX_SWAP_Instr_reg_13 => EX_SWAP_Instr_reg_14,
      EX_SWAP_Instr_reg_14 => EX_SWAP_Instr_reg_15,
      EX_SWAP_Instr_reg_15 => EX_SWAP_Instr_reg_16,
      EX_SWAP_Instr_reg_16 => EX_SWAP_Instr_reg_17,
      EX_SWAP_Instr_reg_17 => EX_SWAP_Instr_reg_18,
      EX_SWAP_Instr_reg_18 => EX_SWAP_Instr_reg_19,
      EX_SWAP_Instr_reg_19 => EX_SWAP_Instr_reg_20,
      EX_SWAP_Instr_reg_2 => EX_SWAP_Instr_reg_3,
      EX_SWAP_Instr_reg_20 => EX_SWAP_Instr_reg_21,
      EX_SWAP_Instr_reg_21 => EX_SWAP_Instr_reg_22,
      EX_SWAP_Instr_reg_22 => EX_SWAP_Instr_reg_23,
      EX_SWAP_Instr_reg_23 => EX_SWAP_Instr_reg_24,
      EX_SWAP_Instr_reg_24 => EX_SWAP_Instr_reg_25,
      EX_SWAP_Instr_reg_25 => EX_SWAP_Instr_reg_26,
      EX_SWAP_Instr_reg_26 => EX_SWAP_Instr_reg_27,
      EX_SWAP_Instr_reg_27 => EX_SWAP_Instr_reg_28,
      EX_SWAP_Instr_reg_28 => EX_SWAP_Instr_reg_29,
      EX_SWAP_Instr_reg_29 => EX_SWAP_Instr_reg_30,
      EX_SWAP_Instr_reg_3 => EX_SWAP_Instr_reg_4,
      EX_SWAP_Instr_reg_4 => EX_SWAP_Instr_reg_5,
      EX_SWAP_Instr_reg_5 => EX_SWAP_Instr_reg_6,
      EX_SWAP_Instr_reg_6 => EX_SWAP_Instr_reg_7,
      EX_SWAP_Instr_reg_7 => EX_SWAP_Instr_reg_8,
      EX_SWAP_Instr_reg_8 => EX_SWAP_Instr_reg_9,
      EX_SWAP_Instr_reg_9 => EX_SWAP_Instr_reg_10,
      GPR_Op1(0 to 31) => GPR_Op1(0 to 31),
      MEM_Fwd(5 downto 0) => MEM_Fwd(5 downto 0),
      \Using_FPGA.Native_0\ => \^of_predecode\(9),
      \Using_FPGA.Native_1\(0) => of_op1_sel(1),
      \Using_FPGA.Native_2\ => \Instruction_Prefetch_Mux[34].Gen_Instr_DFF_n_2\,
      \Using_FPGA.Native_3\ => \^of_predecode\(8),
      \Using_FPGA.Native_4\(25 downto 0) => \Using_FPGA.Native_7\(25 downto 0),
      WB_Byte_Access_reg(15 downto 0) => WB_Byte_Access_reg(15 downto 0),
      WB_Doublet_Access_reg => WB_Doublet_Access_reg,
      WB_Doublet_Access_reg_0 => WB_Doublet_Access_reg_0,
      WB_Doublet_Access_reg_1 => WB_Doublet_Access_reg_1,
      WB_Doublet_Access_reg_10 => WB_Doublet_Access_reg_10,
      WB_Doublet_Access_reg_11 => WB_Doublet_Access_reg_11,
      WB_Doublet_Access_reg_12 => WB_Doublet_Access_reg_12,
      WB_Doublet_Access_reg_13 => WB_Doublet_Access_reg_13,
      WB_Doublet_Access_reg_14 => WB_Doublet_Access_reg_14,
      WB_Doublet_Access_reg_2 => WB_Doublet_Access_reg_2,
      WB_Doublet_Access_reg_3 => WB_Doublet_Access_reg_3,
      WB_Doublet_Access_reg_4 => WB_Doublet_Access_reg_4,
      WB_Doublet_Access_reg_5 => WB_Doublet_Access_reg_5,
      WB_Doublet_Access_reg_6 => WB_Doublet_Access_reg_6,
      WB_Doublet_Access_reg_7 => WB_Doublet_Access_reg_7,
      WB_Doublet_Access_reg_8 => WB_Doublet_Access_reg_8,
      WB_Doublet_Access_reg_9 => WB_Doublet_Access_reg_9,
      ex_sel_alu_i_reg => ex_sel_alu_i_reg,
      \mem_gpr_write_addr_reg[0]\(1 downto 0) => \mem_gpr_write_addr_reg[0]\(4 downto 3),
      \mem_gpr_write_addr_reg[4]\ => \Instruction_Prefetch_Mux[37].Gen_Instr_DFF_n_3\,
      mem_valid_reg => mem_valid_reg_0,
      of_instr_ii_9 => of_instr_ii_9,
      sync_reset => sync_reset,
      \wb_gpr_write_addr_reg[3]\ => \Instruction_Prefetch_Mux[37].Gen_Instr_DFF_n_1\
    );
\Instruction_Prefetch_Mux[33].Instr_Mux_MUXF7\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_368
     port map (
      I037_out => I037_out,
      I135_out => I135_out,
      of_instr_ii_9 => of_instr_ii_9,
      of_pause_reg => of_pause_reg
    );
\Instruction_Prefetch_Mux[34].Gen_Instr_DFF\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_369
     port map (
      Clk => Clk,
      \EX_Branch_CMP_Op1_reg[0]\(0) => of_op1_sel(1),
      \EX_Branch_CMP_Op1_reg[0]_0\ => \Instruction_Prefetch_Mux[34].Gen_Instr_DFF_n_2\,
      \Using_FPGA.Native_0\ => \^of_predecode\(8),
      \Using_FPGA.Native_1\ => \^of_predecode\(9),
      \Using_FPGA.Native_2\ => \Instruction_Prefetch_Mux[37].Gen_Instr_DFF_n_2\,
      \ex_gpr_write_addr_reg[0]\(1 downto 0) => \ex_gpr_write_addr_reg[0]\(1 downto 0),
      ex_valid_reg => ex_valid_reg_2,
      \mem_gpr_write_addr_reg[0]\ => \Instruction_Prefetch_Mux[33].Gen_Instr_DFF_n_1\,
      of_instr_ii_8 => of_instr_ii_8,
      sync_reset => sync_reset,
      \wb_gpr_write_addr_reg[3]\ => \Instruction_Prefetch_Mux[37].Gen_Instr_DFF_n_1\
    );
\Instruction_Prefetch_Mux[34].Instr_Mux_MUXF7\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_370
     port map (
      I033_out => I033_out,
      I131_out => I131_out,
      of_instr_ii_8 => of_instr_ii_8,
      of_pause_reg => of_pause_reg
    );
\Instruction_Prefetch_Mux[35].Gen_Instr_DFF\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_371
     port map (
      Clk => Clk,
      \Using_FPGA.Native_0\ => \^of_predecode\(7),
      of_instr_ii_7 => of_instr_ii_7,
      sync_reset => sync_reset
    );
\Instruction_Prefetch_Mux[35].Instr_Mux_MUXF7\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_372
     port map (
      I029_out => I029_out,
      I127_out => I127_out,
      of_instr_ii_7 => of_instr_ii_7,
      of_pause_reg => of_pause_reg
    );
\Instruction_Prefetch_Mux[36].Gen_Instr_DFF\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_373
     port map (
      Clk => Clk,
      \Using_FPGA.Native_0\ => \^of_predecode\(6),
      of_instr_ii_6 => of_instr_ii_6,
      sync_reset => sync_reset
    );
\Instruction_Prefetch_Mux[36].Instr_Mux_MUXF7\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_374
     port map (
      I025_out => I025_out,
      I123_out => I123_out,
      of_instr_ii_6 => of_instr_ii_6,
      of_pause_reg => of_pause_reg
    );
\Instruction_Prefetch_Mux[37].Gen_Instr_DFF\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_375
     port map (
      Clk => Clk,
      \EX_Branch_CMP_Op1_reg[0]\ => \Instruction_Prefetch_Mux[37].Gen_Instr_DFF_n_1\,
      \EX_Branch_CMP_Op1_reg[0]_0\ => \Instruction_Prefetch_Mux[37].Gen_Instr_DFF_n_2\,
      \EX_Branch_CMP_Op1_reg[1]\ => \Instruction_Prefetch_Mux[37].Gen_Instr_DFF_n_3\,
      I0 => I0,
      I4 => I4,
      \Using_FPGA.Native_0\ => \^of_predecode\(5),
      \Using_FPGA.Native_1\ => \^of_predecode\(6),
      \Using_FPGA.Native_2\ => \^of_predecode\(9),
      \Using_FPGA.Native_3\ => \^of_predecode\(7),
      \Using_FPGA.Native_4\ => \^of_predecode\(8),
      \ex_gpr_write_addr_reg[4]\ => \ex_gpr_write_addr_reg[4]\,
      \mem_gpr_write_addr_reg[2]\(2 downto 0) => \mem_gpr_write_addr_reg[0]\(2 downto 0),
      of_instr_ii_5 => of_instr_ii_5,
      sync_reset => sync_reset,
      \wb_gpr_write_addr_reg[0]\(4 downto 0) => \wb_gpr_write_addr_reg[0]\(4 downto 0),
      wb_valid_reg => wb_valid_reg
    );
\Instruction_Prefetch_Mux[37].Instr_Mux_MUXF7\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_376
     port map (
      I021_out => I021_out,
      I119_out => I119_out,
      of_instr_ii_5 => of_instr_ii_5,
      of_pause_reg => of_pause_reg
    );
\Instruction_Prefetch_Mux[38].Gen_Instr_DFF\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_377
     port map (
      Clk => Clk,
      \EX_Op2_reg[0]\ => \Instruction_Prefetch_Mux[38].Gen_Instr_DFF_n_1\,
      \EX_Op2_reg[0]_0\ => \Instruction_Prefetch_Mux[38].Gen_Instr_DFF_n_2\,
      \Using_FPGA.Native_0\ => \^of_predecode\(4),
      \Using_FPGA.Native_1\ => \Instruction_Prefetch_Mux[42].Gen_Instr_DFF_n_2\,
      \Using_FPGA.Native_2\ => \^of_predecode\(3),
      \Using_FPGA.Native_3\ => \^of_predecode\(2),
      \Using_FPGA.Native_4\ => \^of_predecode\(1),
      \ex_gpr_write_addr_reg[0]\(1 downto 0) => \ex_gpr_write_addr_reg[0]\(1 downto 0),
      ex_valid_reg => ex_valid_reg_2,
      \mem_gpr_write_addr_reg[0]\(2) => \mem_gpr_write_addr_reg[0]\(4),
      \mem_gpr_write_addr_reg[0]\(1 downto 0) => \mem_gpr_write_addr_reg[0]\(2 downto 1),
      of_instr_ii_4 => of_instr_ii_4,
      sync_reset => sync_reset
    );
\Instruction_Prefetch_Mux[38].Instr_Mux_MUXF7\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_378
     port map (
      I017_out => I017_out,
      I115_out => I115_out,
      of_instr_ii_4 => of_instr_ii_4,
      of_pause_reg => of_pause_reg
    );
\Instruction_Prefetch_Mux[39].Gen_Instr_DFF\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_379
     port map (
      Clk => Clk,
      \Using_FPGA.Native_0\ => \^of_predecode\(3),
      of_instr_ii_3 => of_instr_ii_3,
      sync_reset => sync_reset
    );
\Instruction_Prefetch_Mux[39].Instr_Mux_MUXF7\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_380
     port map (
      I013_out => I013_out,
      I111_out => I111_out,
      of_instr_ii_3 => of_instr_ii_3,
      of_pause_reg => of_pause_reg
    );
\Instruction_Prefetch_Mux[3].Gen_Instr_DFF\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_381
     port map (
      Clk => Clk,
      E(0) => \^e\(0),
      \EX_ALU_Op_reg[1]\ => \Instruction_Prefetch_Mux[3].Gen_Instr_DFF_n_1\,
      \EX_Op2_reg[0]\(31 downto 0) => \EX_Op2_reg[0]\(31 downto 0),
      EX_SWAP_Instr_reg => EX_SWAP_Instr_reg_0,
      EX_SWAP_Instr_reg_0 => EX_SWAP_Instr_reg_1,
      EX_SWAP_Instr_reg_1 => EX_SWAP_Instr_reg_2,
      EX_SWAP_Instr_reg_10 => EX_SWAP_Instr_reg_11,
      EX_SWAP_Instr_reg_11 => EX_SWAP_Instr_reg_12,
      EX_SWAP_Instr_reg_12 => EX_SWAP_Instr_reg_13,
      EX_SWAP_Instr_reg_13 => EX_SWAP_Instr_reg_14,
      EX_SWAP_Instr_reg_14 => EX_SWAP_Instr_reg_15,
      EX_SWAP_Instr_reg_15 => EX_SWAP_Instr_reg_16,
      EX_SWAP_Instr_reg_16 => EX_SWAP_Instr_reg_17,
      EX_SWAP_Instr_reg_17 => EX_SWAP_Instr_reg_18,
      EX_SWAP_Instr_reg_18 => EX_SWAP_Instr_reg_19,
      EX_SWAP_Instr_reg_19 => EX_SWAP_Instr_reg_20,
      EX_SWAP_Instr_reg_2 => EX_SWAP_Instr_reg_3,
      EX_SWAP_Instr_reg_20 => EX_SWAP_Instr_reg_21,
      EX_SWAP_Instr_reg_21 => EX_SWAP_Instr_reg_22,
      EX_SWAP_Instr_reg_22 => EX_SWAP_Instr_reg_23,
      EX_SWAP_Instr_reg_23 => EX_SWAP_Instr_reg_24,
      EX_SWAP_Instr_reg_24 => EX_SWAP_Instr_reg_25,
      EX_SWAP_Instr_reg_25 => EX_SWAP_Instr_reg_26,
      EX_SWAP_Instr_reg_26 => EX_SWAP_Instr_reg_27,
      EX_SWAP_Instr_reg_27 => EX_SWAP_Instr_reg_28,
      EX_SWAP_Instr_reg_28 => EX_SWAP_Instr_reg_29,
      EX_SWAP_Instr_reg_29 => EX_SWAP_Instr_reg_30,
      EX_SWAP_Instr_reg_3 => EX_SWAP_Instr_reg_4,
      EX_SWAP_Instr_reg_4 => EX_SWAP_Instr_reg_5,
      EX_SWAP_Instr_reg_5 => EX_SWAP_Instr_reg_6,
      EX_SWAP_Instr_reg_6 => EX_SWAP_Instr_reg_7,
      EX_SWAP_Instr_reg_7 => EX_SWAP_Instr_reg_8,
      EX_SWAP_Instr_reg_8 => EX_SWAP_Instr_reg_9,
      EX_SWAP_Instr_reg_9 => EX_SWAP_Instr_reg_10,
      GPR_Op2(0 to 31) => GPR_Op2(0 to 31),
      MEM_Fwd(5 downto 0) => MEM_Fwd(5 downto 0),
      \Using_FPGA.Native_0\ => \^of_instr\(3),
      \Using_FPGA.Native_1\ => \^ex_instr_reg[8]\(10),
      \Using_FPGA.Native_10\ => \^ex_instr_reg[8]\(0),
      \Using_FPGA.Native_11\ => \^ex_instr_reg[8]\(1),
      \Using_FPGA.Native_12\ => \^ex_instr_reg[8]\(2),
      \Using_FPGA.Native_13\ => \^ex_instr_reg[8]\(3),
      \Using_FPGA.Native_14\(9 downto 6) => \^ex_instr_reg[8]\(14 downto 11),
      \Using_FPGA.Native_14\(5 downto 0) => \^ex_instr_reg[8]\(9 downto 4),
      \Using_FPGA.Native_2\ => \Instruction_Prefetch_Mux[0].Gen_Instr_DFF_n_3\,
      \Using_FPGA.Native_3\ => \^of_instr\(1),
      \Using_FPGA.Native_4\ => \^of_instr\(4),
      \Using_FPGA.Native_5\ => \^of_instr\(5),
      \Using_FPGA.Native_6\ => \^of_instr\(0),
      \Using_FPGA.Native_7\ => \Instruction_Prefetch_Mux[11].Gen_Instr_DFF_n_2\,
      \Using_FPGA.Native_8\(25 downto 0) => \Using_FPGA.Native_7\(25 downto 0),
      \Using_FPGA.Native_9\ => \^ex_instr_reg[8]\(15),
      WB_Byte_Access_reg(15 downto 0) => WB_Byte_Access_reg(15 downto 0),
      WB_Doublet_Access_reg => WB_Doublet_Access_reg,
      WB_Doublet_Access_reg_0 => WB_Doublet_Access_reg_0,
      WB_Doublet_Access_reg_1 => WB_Doublet_Access_reg_1,
      WB_Doublet_Access_reg_10 => WB_Doublet_Access_reg_10,
      WB_Doublet_Access_reg_11 => WB_Doublet_Access_reg_11,
      WB_Doublet_Access_reg_12 => WB_Doublet_Access_reg_12,
      WB_Doublet_Access_reg_13 => WB_Doublet_Access_reg_13,
      WB_Doublet_Access_reg_14 => WB_Doublet_Access_reg_14,
      WB_Doublet_Access_reg_2 => WB_Doublet_Access_reg_2,
      WB_Doublet_Access_reg_3 => WB_Doublet_Access_reg_3,
      WB_Doublet_Access_reg_4 => WB_Doublet_Access_reg_4,
      WB_Doublet_Access_reg_5 => WB_Doublet_Access_reg_5,
      WB_Doublet_Access_reg_6 => WB_Doublet_Access_reg_6,
      WB_Doublet_Access_reg_7 => WB_Doublet_Access_reg_7,
      WB_Doublet_Access_reg_8 => WB_Doublet_Access_reg_8,
      WB_Doublet_Access_reg_9 => WB_Doublet_Access_reg_9,
      ex_atomic_Instruction_Pair0 => ex_atomic_Instruction_Pair0,
      ex_branch_with_delayslot_i => ex_branch_with_delayslot_i,
      ex_branch_with_delayslot_i_reg => \Instruction_Prefetch_Mux[3].Gen_Instr_DFF_n_2\,
      ex_branch_with_delayslot_reg => \^of_branch_with_delayslot118_out\,
      ex_enable_sext_shift_i0 => ex_enable_sext_shift_i0,
      \ex_gpr_write_addr_reg[0]\ => \Instruction_Prefetch_Mux[38].Gen_Instr_DFF_n_1\,
      \ex_opcode_reg[3]\ => \^of_instr\(2),
      ex_sel_alu_i_reg => ex_sel_alu_i_reg,
      \imm_reg_reg[0]\(15 downto 0) => \imm_reg_reg[0]\(15 downto 0),
      mem_gpr_write_reg => \Instruction_Prefetch_Mux[40].Gen_Instr_DFF_n_2\,
      of_Take_Interrupt => of_Take_Interrupt,
      of_instr_ii_39 => of_instr_ii_39,
      of_op2_sel_imm => of_op2_sel_imm,
      of_pause_reg => of_pause_reg,
      of_read_imm_reg => of_read_imm_reg,
      of_read_imm_reg_ii_reg => of_read_imm_reg_ii_reg,
      sync_reset => sync_reset,
      wb_exception_i_reg => wb_exception_i_reg,
      \wb_gpr_write_addr_reg[3]\(0) => of_op2_sel(0),
      \wb_gpr_write_addr_reg[3]_0\ => \Instruction_Prefetch_Mux[42].Gen_Instr_DFF_n_1\
    );
\Instruction_Prefetch_Mux[3].Instr_Mux_MUXF7\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_382
     port map (
      I0157_out => I0157_out,
      I1155_out => I1155_out,
      of_instr_ii_39 => of_instr_ii_39,
      of_pause_reg => of_pause_reg
    );
\Instruction_Prefetch_Mux[40].Gen_Instr_DFF\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_383
     port map (
      Clk => Clk,
      \EX_Op2_reg[0]\(0) => of_op2_sel(0),
      \EX_Op2_reg[0]_0\ => \Instruction_Prefetch_Mux[40].Gen_Instr_DFF_n_2\,
      \Using_FPGA.Native_0\ => \^of_predecode\(2),
      \Using_FPGA.Native_1\ => \Instruction_Prefetch_Mux[0].Gen_Instr_DFF_n_3\,
      \Using_FPGA.Native_2\ => \Instruction_Prefetch_Mux[41].Gen_Instr_DFF_n_1\,
      \Using_FPGA.Native_3\ => \^of_predecode\(0),
      \ex_gpr_write_addr_reg[0]\ => \Instruction_Prefetch_Mux[38].Gen_Instr_DFF_n_1\,
      mem_gpr_write => mem_gpr_write,
      \mem_gpr_write_addr_reg[0]\ => \Instruction_Prefetch_Mux[38].Gen_Instr_DFF_n_2\,
      \mem_gpr_write_addr_reg[2]\(1) => \mem_gpr_write_addr_reg[0]\(2),
      \mem_gpr_write_addr_reg[2]\(0) => \mem_gpr_write_addr_reg[0]\(0),
      mem_valid_reg => mem_valid_reg,
      of_Take_Interrupt => of_Take_Interrupt,
      of_instr_ii_2 => of_instr_ii_2,
      of_op2_sel_imm => of_op2_sel_imm,
      sync_reset => sync_reset,
      \wb_gpr_write_addr_reg[3]\ => \Instruction_Prefetch_Mux[42].Gen_Instr_DFF_n_1\
    );
\Instruction_Prefetch_Mux[40].Instr_Mux_MUXF7\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_384
     port map (
      I09_out => I09_out,
      I17_out => I17_out,
      of_instr_ii_2 => of_instr_ii_2,
      of_pause_reg => of_pause_reg
    );
\Instruction_Prefetch_Mux[41].Gen_Instr_DFF\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_385
     port map (
      Clk => Clk,
      \EX_Op2_reg[0]\ => \Instruction_Prefetch_Mux[41].Gen_Instr_DFF_n_1\,
      \Using_FPGA.Native_0\ => \^of_predecode\(1),
      \Using_FPGA.Native_1\ => \^of_predecode\(3),
      \Using_FPGA.Native_2\ => \^of_predecode\(0),
      \mem_gpr_write_addr_reg[1]\(2) => \mem_gpr_write_addr_reg[0]\(3),
      \mem_gpr_write_addr_reg[1]\(1 downto 0) => \mem_gpr_write_addr_reg[0]\(1 downto 0),
      of_instr_ii_1 => of_instr_ii_1,
      sync_reset => sync_reset
    );
\Instruction_Prefetch_Mux[41].Instr_Mux_MUXF7\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_386
     port map (
      I05_out => I05_out,
      I13_out => I13_out,
      of_instr_ii_1 => of_instr_ii_1,
      of_pause_reg => of_pause_reg
    );
\Instruction_Prefetch_Mux[42].Gen_Instr_DFF\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_387
     port map (
      Clk => Clk,
      \EX_Op2_reg[0]\ => \Instruction_Prefetch_Mux[42].Gen_Instr_DFF_n_1\,
      \EX_Op2_reg[0]_0\ => \Instruction_Prefetch_Mux[42].Gen_Instr_DFF_n_2\,
      I0 => I0,
      I4 => I4,
      \Using_FPGA.Native_0\ => \^of_predecode\(0),
      \Using_FPGA.Native_1\ => \^of_predecode\(1),
      \ex_gpr_write_addr_reg[4]\ => \ex_gpr_write_addr_reg[4]\,
      of_instr_ii_0 => of_instr_ii_0,
      of_predecode(2 downto 0) => \^of_predecode\(4 downto 2),
      sync_reset => sync_reset,
      \wb_gpr_write_addr_reg[0]\(4 downto 0) => \wb_gpr_write_addr_reg[0]\(4 downto 0),
      wb_valid_reg => wb_valid_reg
    );
\Instruction_Prefetch_Mux[42].Instr_Mux_MUXF7\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_388
     port map (
      I0_1 => I0_1,
      I1 => I1,
      of_instr_ii_0 => of_instr_ii_0,
      of_pause_reg => of_pause_reg
    );
\Instruction_Prefetch_Mux[4].Gen_Instr_DFF\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_389
     port map (
      Clk => Clk,
      \Using_FPGA.Native_0\ => \^of_instr\(0),
      \Using_FPGA.Native_1\ => \^of_instr\(3),
      \Using_FPGA.Native_2\ => \^of_instr\(4),
      \Using_FPGA.Native_3\ => \^of_instr\(5),
      \Using_FPGA.Native_4\ => \^of_instr\(2),
      \ex_opcode_reg[4]\ => \^of_instr\(1),
      force_Val2_N_reg => force_Val2_N_reg,
      of_instr_ii_38 => of_instr_ii_38,
      sync_reset => sync_reset
    );
\Instruction_Prefetch_Mux[4].Instr_Mux_MUXF7\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_390
     port map (
      I0153_out => I0153_out,
      I1151_out => I1151_out,
      of_instr_ii_38 => of_instr_ii_38,
      of_pause_reg => of_pause_reg
    );
\Instruction_Prefetch_Mux[5].Gen_Instr_DFF\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_391
     port map (
      Clk => Clk,
      D235_out => D235_out,
      \Using_FPGA.Native_0\ => \Instruction_Prefetch_Mux[5].Gen_Instr_DFF_n_8\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_3\,
      \Using_FPGA.Native_10\ => \^ex_instr_reg[8]\(1),
      \Using_FPGA.Native_11\ => \^ex_instr_reg[8]\(0),
      \Using_FPGA.Native_12\ => \^of_instr\(1),
      \Using_FPGA.Native_13\ => \^of_instr\(3),
      \Using_FPGA.Native_14\ => \^ex_instr_reg[8]\(10),
      \Using_FPGA.Native_2\ => \Using_FPGA.Native_4\,
      \Using_FPGA.Native_3\ => \Using_FPGA.Native_5\,
      \Using_FPGA.Native_4\ => \^ex_instr_reg[8]\(14),
      \Using_FPGA.Native_5\ => \^of_instr\(5),
      \Using_FPGA.Native_6\ => \^of_instr\(2),
      \Using_FPGA.Native_7\ => \^of_instr\(4),
      \Using_FPGA.Native_8\ => \^ex_instr_reg[8]\(3),
      \Using_FPGA.Native_9\ => \^ex_instr_reg[8]\(2),
      ex_is_multi_or_load_instr0 => ex_is_multi_or_load_instr0,
      ex_is_multi_or_load_instr_reg => \Instruction_Prefetch_Mux[5].Gen_Instr_DFF_n_2\,
      ex_move_to_MSR_instr113_out => ex_move_to_MSR_instr113_out,
      \ex_opcode_reg[5]\ => \^of_instr\(0),
      of_Sel_SPR_MSR88_out => of_Sel_SPR_MSR88_out,
      of_instr_ii_37 => of_instr_ii_37,
      of_op1_sel_spr => of_op1_sel_spr,
      of_op1_sel_spr_pc => of_op1_sel_spr_pc,
      sync_reset => sync_reset
    );
\Instruction_Prefetch_Mux[5].Instr_Mux_MUXF7\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_392
     port map (
      I0149_out => I0149_out,
      I1147_out => I1147_out,
      of_instr_ii_37 => of_instr_ii_37,
      of_pause_reg => of_pause_reg
    );
\Instruction_Prefetch_Mux[6].Gen_Instr_DFF\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_393
     port map (
      Clk => Clk,
      \EX_Op3_reg[0]\(31 downto 0) => \EX_Op3_reg[0]\(31 downto 0),
      EX_SWAP_Instr_reg => EX_SWAP_Instr_reg_0,
      EX_SWAP_Instr_reg_0 => EX_SWAP_Instr_reg_1,
      EX_SWAP_Instr_reg_1 => EX_SWAP_Instr_reg_2,
      EX_SWAP_Instr_reg_10 => EX_SWAP_Instr_reg_11,
      EX_SWAP_Instr_reg_11 => EX_SWAP_Instr_reg_12,
      EX_SWAP_Instr_reg_12 => EX_SWAP_Instr_reg_13,
      EX_SWAP_Instr_reg_13 => EX_SWAP_Instr_reg_14,
      EX_SWAP_Instr_reg_14 => EX_SWAP_Instr_reg_15,
      EX_SWAP_Instr_reg_15 => EX_SWAP_Instr_reg_16,
      EX_SWAP_Instr_reg_16 => EX_SWAP_Instr_reg_17,
      EX_SWAP_Instr_reg_17 => EX_SWAP_Instr_reg_18,
      EX_SWAP_Instr_reg_18 => EX_SWAP_Instr_reg_19,
      EX_SWAP_Instr_reg_19 => EX_SWAP_Instr_reg_20,
      EX_SWAP_Instr_reg_2 => EX_SWAP_Instr_reg_3,
      EX_SWAP_Instr_reg_20 => EX_SWAP_Instr_reg_21,
      EX_SWAP_Instr_reg_21 => EX_SWAP_Instr_reg_22,
      EX_SWAP_Instr_reg_22 => EX_SWAP_Instr_reg_23,
      EX_SWAP_Instr_reg_23 => EX_SWAP_Instr_reg_24,
      EX_SWAP_Instr_reg_24 => EX_SWAP_Instr_reg_25,
      EX_SWAP_Instr_reg_25 => EX_SWAP_Instr_reg_26,
      EX_SWAP_Instr_reg_26 => EX_SWAP_Instr_reg_27,
      EX_SWAP_Instr_reg_27 => EX_SWAP_Instr_reg_28,
      EX_SWAP_Instr_reg_28 => EX_SWAP_Instr_reg_29,
      EX_SWAP_Instr_reg_29 => EX_SWAP_Instr_reg_30,
      EX_SWAP_Instr_reg_3 => EX_SWAP_Instr_reg_4,
      EX_SWAP_Instr_reg_4 => EX_SWAP_Instr_reg_5,
      EX_SWAP_Instr_reg_5 => EX_SWAP_Instr_reg_6,
      EX_SWAP_Instr_reg_6 => EX_SWAP_Instr_reg_7,
      EX_SWAP_Instr_reg_7 => EX_SWAP_Instr_reg_8,
      EX_SWAP_Instr_reg_8 => EX_SWAP_Instr_reg_9,
      EX_SWAP_Instr_reg_9 => EX_SWAP_Instr_reg_10,
      GPR_Op3(0 to 31) => GPR_Op3(0 to 31),
      MEM_Fwd(5 downto 0) => MEM_Fwd(5 downto 0),
      \Using_FPGA.Native_0\ => \Instruction_Prefetch_Mux[8].Gen_Instr_DFF_n_2\,
      \Using_FPGA.Native_1\ => \^d\(0),
      \Using_FPGA.Native_2\ => \^ex_instr_reg[8]\(23),
      \Using_FPGA.Native_3\ => \^ex_instr_reg[8]\(22),
      \Using_FPGA.Native_4\ => \^ex_instr_reg[8]\(21),
      \Using_FPGA.Native_5\(25 downto 0) => \Using_FPGA.Native_7\(25 downto 0),
      WB_Byte_Access_reg(15 downto 0) => WB_Byte_Access_reg(15 downto 0),
      WB_Doublet_Access_reg => WB_Doublet_Access_reg,
      WB_Doublet_Access_reg_0 => WB_Doublet_Access_reg_0,
      WB_Doublet_Access_reg_1 => WB_Doublet_Access_reg_1,
      WB_Doublet_Access_reg_10 => WB_Doublet_Access_reg_10,
      WB_Doublet_Access_reg_11 => WB_Doublet_Access_reg_11,
      WB_Doublet_Access_reg_12 => WB_Doublet_Access_reg_12,
      WB_Doublet_Access_reg_13 => WB_Doublet_Access_reg_13,
      WB_Doublet_Access_reg_14 => WB_Doublet_Access_reg_14,
      WB_Doublet_Access_reg_2 => WB_Doublet_Access_reg_2,
      WB_Doublet_Access_reg_3 => WB_Doublet_Access_reg_3,
      WB_Doublet_Access_reg_4 => WB_Doublet_Access_reg_4,
      WB_Doublet_Access_reg_5 => WB_Doublet_Access_reg_5,
      WB_Doublet_Access_reg_6 => WB_Doublet_Access_reg_6,
      WB_Doublet_Access_reg_7 => WB_Doublet_Access_reg_7,
      WB_Doublet_Access_reg_8 => WB_Doublet_Access_reg_8,
      WB_Doublet_Access_reg_9 => WB_Doublet_Access_reg_9,
      ex_gpr_write => ex_gpr_write,
      \ex_gpr_write_addr_reg[0]\ => \^d\(1),
      \ex_gpr_write_addr_reg[0]_0\(1 downto 0) => \ex_gpr_write_addr_reg[0]\(1 downto 0),
      \ex_gpr_write_addr_reg[2]\ => \Instruction_Prefetch_Mux[8].Gen_Instr_DFF_n_1\,
      \ex_gpr_write_addr_reg[3]\ => \Instruction_Prefetch_Mux[9].Gen_Instr_DFF_n_2\,
      ex_gpr_write_reg => ex_gpr_write_reg,
      ex_gpr_write_reg_0 => ex_gpr_write_reg_0,
      ex_mbar_is_sleep => ex_mbar_is_sleep,
      ex_mbar_is_sleep_reg => ex_mbar_is_sleep_cmb,
      ex_sel_alu_i_reg => ex_sel_alu_i_reg,
      ex_valid_reg => ex_valid_reg_1,
      \mem_gpr_write_addr_reg[0]\(1 downto 0) => \mem_gpr_write_addr_reg[0]\(4 downto 3),
      \mem_gpr_write_addr_reg[4]\ => \Instruction_Prefetch_Mux[10].Gen_Instr_DFF_n_1\,
      mem_gpr_write_reg => \Instruction_Prefetch_Mux[32].Gen_Instr_DFF_n_1\,
      of_instr_ii_36 => of_instr_ii_36,
      of_pause_reg => of_pause_reg,
      sync_reset => sync_reset,
      wb_exception_i_reg => wb_exception_i_reg_0,
      \wb_gpr_write_addr_reg[0]\(1 downto 0) => \wb_gpr_write_addr_reg[0]\(4 downto 3),
      \wb_gpr_write_addr_reg[3]\ => \Instruction_Prefetch_Mux[9].Gen_Instr_DFF_n_3\,
      wb_valid_reg => wb_valid_reg
    );
\Instruction_Prefetch_Mux[6].Instr_Mux_MUXF7\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_394
     port map (
      I0145_out => I0145_out,
      I1143_out => I1143_out,
      of_instr_ii_36 => of_instr_ii_36,
      of_pause_reg => of_pause_reg
    );
\Instruction_Prefetch_Mux[7].Gen_Instr_DFF\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_395
     port map (
      Clk => Clk,
      D(0) => \^d\(0),
      of_instr_ii_35 => of_instr_ii_35,
      sync_reset => sync_reset
    );
\Instruction_Prefetch_Mux[7].Instr_Mux_MUXF7\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_396
     port map (
      I0141_out => I0141_out,
      I1139_out => I1139_out,
      of_instr_ii_35 => of_instr_ii_35,
      of_pause_reg => of_pause_reg
    );
\Instruction_Prefetch_Mux[8].Gen_Instr_DFF\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_397
     port map (
      Clk => Clk,
      \EX_Op3_reg[1]\ => \Instruction_Prefetch_Mux[8].Gen_Instr_DFF_n_1\,
      \EX_Op3_reg[1]_0\ => \Instruction_Prefetch_Mux[8].Gen_Instr_DFF_n_2\,
      I0 => I0,
      I4 => I4,
      \Using_FPGA.Native_0\ => \^using_fpga.native_1\,
      \Using_FPGA.Native_1\ => \^ex_instr_reg[8]\(22),
      \Using_FPGA.Native_2\ => \^ex_instr_reg[8]\(21),
      \ex_instr_reg[8]\ => \^ex_instr_reg[8]\(23),
      of_instr_ii_34 => of_instr_ii_34,
      sync_reset => sync_reset,
      \wb_gpr_write_addr_reg[2]\(1) => \wb_gpr_write_addr_reg[0]\(2),
      \wb_gpr_write_addr_reg[2]\(0) => \wb_gpr_write_addr_reg[0]\(0)
    );
\Instruction_Prefetch_Mux[8].Instr_Mux_MUXF7\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_398
     port map (
      I0137_out => I0137_out,
      I1135_out => I1135_out,
      of_instr_ii_34 => of_instr_ii_34,
      of_pause_reg => of_pause_reg
    );
\Instruction_Prefetch_Mux[9].Gen_Instr_DFF\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_399
     port map (
      Clk => Clk,
      \EX_Op3_reg[1]\ => \Instruction_Prefetch_Mux[9].Gen_Instr_DFF_n_2\,
      \EX_Op3_reg[1]_0\ => \Instruction_Prefetch_Mux[9].Gen_Instr_DFF_n_3\,
      I0 => I0,
      \Using_FPGA.Native_0\ => \^ex_instr_reg[8]\(21),
      \Using_FPGA.Native_1\ => \^ex_instr_reg[8]\(23),
      \Using_FPGA.Native_2\ => \^d\(1),
      \Using_FPGA.Native_3\ => \^using_fpga.native_1\,
      \ex_gpr_write_addr_reg[0]\(0) => \ex_gpr_write_addr_reg[0]\(1),
      \ex_gpr_write_addr_reg[4]\ => \ex_gpr_write_addr_reg[4]\,
      \ex_instr_reg[9]\ => \^ex_instr_reg[8]\(22),
      ex_op1_cmp_eq => ex_op1_cmp_eq,
      ex_op1_cmp_eq1 => \^ex_op1_cmp_eq1\,
      of_instr_ii_33 => of_instr_ii_33,
      sync_reset => sync_reset,
      \wb_gpr_write_addr_reg[2]\(1 downto 0) => \wb_gpr_write_addr_reg[0]\(2 downto 1)
    );
\Instruction_Prefetch_Mux[9].Instr_Mux_MUXF7\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_400
     port map (
      I0133_out => I0133_out,
      I1131_out => I1131_out,
      of_instr_ii_33 => of_instr_ii_33,
      of_pause_reg => of_pause_reg
    );
Last_Sel_DFF: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDS
     port map (
      Clk => Clk,
      D(0) => \^d\(0),
      I0101_out => I0101_out,
      I0105_out => I0105_out,
      I0109_out => I0109_out,
      I0113_out => I0113_out,
      I0117_out => I0117_out,
      I0121_out => I0121_out,
      I0125_out => I0125_out,
      I0129_out => I0129_out,
      I0133_out => I0133_out,
      I0137_out => I0137_out,
      I013_out => I013_out,
      I0141_out => I0141_out,
      I0145_out => I0145_out,
      I0149_out => I0149_out,
      I0153_out => I0153_out,
      I0157_out => I0157_out,
      I0161_out => I0161_out,
      I0165_out => I0165_out,
      I0169_out => I0169_out,
      I017_out => I017_out,
      I021_out => I021_out,
      I025_out => I025_out,
      I029_out => I029_out,
      I033_out => I033_out,
      I037_out => I037_out,
      I045_out => I045_out,
      I049_out => I049_out,
      I053_out => I053_out,
      I057_out => I057_out,
      I05_out => I05_out,
      I061_out => I061_out,
      I065_out => I065_out,
      I069_out => I069_out,
      I073_out => I073_out,
      I077_out => I077_out,
      I081_out => I081_out,
      I085_out => I085_out,
      I089_out => I089_out,
      I093_out => I093_out,
      I097_out => I097_out,
      I09_out => I09_out,
      I0_1 => I0_1,
      \Serial_Dbg_Intf.if_debug_ready_i_reg\(19 downto 0) => \Serial_Dbg_Intf.if_debug_ready_i_reg\(19 downto 0),
      \Use_XX_Accesses.xx_data_reg[10]\ => \Use_XX_Accesses.xx_data_reg[10]\,
      \Use_XX_Accesses.xx_data_reg[21]\ => \Use_XX_Accesses.xx_data_reg[21]\,
      \Use_XX_Accesses.xx_data_reg[22]\ => \Use_XX_Accesses.xx_data_reg[22]\,
      \Use_XX_Accesses.xx_data_reg[23]\ => \Use_XX_Accesses.xx_data_reg[23]\,
      \Use_XX_Accesses.xx_data_reg[24]\ => \Use_XX_Accesses.xx_data_reg[24]\,
      \Use_XX_Accesses.xx_data_reg[25]\ => \Use_XX_Accesses.xx_data_reg[25]\,
      \Use_XX_Accesses.xx_data_reg[26]\ => \Use_XX_Accesses.xx_data_reg[26]\,
      \Use_XX_Accesses.xx_data_reg[27]\ => \Use_XX_Accesses.xx_data_reg[27]\,
      \Use_XX_Accesses.xx_data_reg[28]\ => \Use_XX_Accesses.xx_data_reg[28]\,
      \Use_XX_Accesses.xx_data_reg[29]\ => \Use_XX_Accesses.xx_data_reg[29]\,
      \Use_XX_Accesses.xx_data_reg[2]\ => \Use_XX_Accesses.xx_data_reg[2]\,
      \Use_XX_Accesses.xx_data_reg[30]\ => \Use_XX_Accesses.xx_data_reg[30]\,
      \Use_XX_Accesses.xx_data_reg[31]\ => \Use_XX_Accesses.xx_data_reg[31]\,
      \Use_XX_Accesses.xx_data_reg[4]\ => \Use_XX_Accesses.xx_data_reg[4]\,
      \Use_XX_Accesses.xx_data_reg[5]\ => \Use_XX_Accesses.xx_data_reg[5]\,
      \Use_XX_Accesses.xx_data_reg[6]\ => \Use_XX_Accesses.xx_data_reg[6]\,
      \Use_XX_Accesses.xx_data_reg[7]\ => \Use_XX_Accesses.xx_data_reg[7]\,
      \Use_XX_Accesses.xx_data_reg[8]\ => \Use_XX_Accesses.xx_data_reg[8]\,
      \Use_XX_Accesses.xx_data_reg[9]\ => \Use_XX_Accesses.xx_data_reg[9]\,
      \Using_FPGA.Native_0\ => \^using_fpga.native\,
      \Using_FPGA.Native_1\ => \^of_instr\(5),
      \Using_FPGA.Native_10\ => \^ex_instr_reg[8]\(21),
      \Using_FPGA.Native_11\(20 downto 0) => \^ex_instr_reg[8]\(20 downto 0),
      \Using_FPGA.Native_12\ => \^of_predecode\(9),
      \Using_FPGA.Native_13\ => \^of_predecode\(8),
      \Using_FPGA.Native_2\ => \^of_instr\(4),
      \Using_FPGA.Native_3\ => \^of_instr\(3),
      \Using_FPGA.Native_4\ => \^of_instr\(2),
      \Using_FPGA.Native_5\ => \^of_instr\(1),
      \Using_FPGA.Native_6\ => \^of_instr\(0),
      \Using_FPGA.Native_7\ => \^d\(1),
      \Using_FPGA.Native_8\ => \^ex_instr_reg[8]\(23),
      \Using_FPGA.Native_9\ => \^ex_instr_reg[8]\(22),
      if_missed_fetch_reg => if_missed_fetch_reg,
      \in\(12 downto 11) => \in\(32 downto 31),
      \in\(10) => \in\(29),
      \in\(9 downto 0) => \in\(9 downto 0),
      of_predecode(7 downto 0) => \^of_predecode\(7 downto 0),
      sel_input_i_0 => sel_input_i_0,
      sync_reset => sync_reset
    );
Mux_Select_Empty_LUT6: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6__parameterized4\
     port map (
      I4_0 => I4_0,
      I5 => I5,
      \Using_FPGA.Native_0\ => \^using_fpga.native\,
      \Using_FPGA.Native_1\ => \^using_fpga.native_0\,
      if_missed_fetch_reg => if_missed_fetch_reg,
      of_pause_reg => of_pause_reg,
      sel_input_i_0 => sel_input_i_0
    );
Mux_Select_OF_Valid_LUT6: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6__parameterized6\
     port map (
      I4_0 => I4_0,
      I5 => I5,
      \Using_FPGA.Native_0\ => \^using_fpga.native\,
      \Using_FPGA.Native_1\ => \^using_fpga.native_0\,
      if_missed_fetch_reg => if_missed_fetch_reg,
      of_Valid_II => of_Valid_II,
      of_pause_reg => of_pause_reg
    );
OF_Valid_DFF: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_401
     port map (
      Clk => Clk,
      ex_branch_with_delayslot_reg => ex_branch_with_delayslot_reg,
      ex_jump => ex_jump,
      ex_jump_nodelay_reg => ex_jump_nodelay_reg,
      ex_valid_jump_reg => ex_valid_jump_reg,
      ex_valid_keep => ex_valid_keep,
      ex_valid_keep_reg => ex_valid_keep_reg,
      ex_valid_reg => ex_valid_reg,
      ex_valid_reg_0 => ex_valid_reg_0,
      ex_valid_reg_1 => ex_valid_reg_1,
      \imm_reg_reg[0]\ => \^of_valid\,
      mem_exception_from_ex => mem_exception_from_ex,
      mem_valid_reg => mem_valid_reg,
      of_Valid_II => of_Valid_II,
      of_pause_reg => of_pause_reg,
      of_pipe_ctrl_reg0 => of_pipe_ctrl_reg0,
      \out\ => \out\,
      sync_reset => sync_reset,
      wb_exception_i_reg => wb_exception_i_reg_0,
      \wb_exception_kind_i_reg[28]\(2 downto 0) => \wb_exception_kind_i_reg[28]\(2 downto 0)
    );
ex_branch_with_delayslot_i_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \Instruction_Prefetch_Mux[3].Gen_Instr_DFF_n_2\,
      Q => ex_branch_with_delayslot_i,
      R => '0'
    );
\ibuffer_reg[3][0]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^if_pre_buffer_addr\(0),
      A1 => \^using_fpga.native_2\(0),
      A2 => '0',
      A3 => '0',
      CE => if_missed_fetch_reg,
      CLK => Clk,
      D => \in\(32),
      Q => p_1_in209_in
    );
\ibuffer_reg[3][10]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^if_pre_buffer_addr\(0),
      A1 => \^using_fpga.native_2\(0),
      A2 => '0',
      A3 => '0',
      CE => if_missed_fetch_reg,
      CLK => Clk,
      D => \in\(22),
      Q => \Using_FPGA.Native_6\(12)
    );
\ibuffer_reg[3][11]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^if_pre_buffer_addr\(0),
      A1 => \^using_fpga.native_2\(0),
      A2 => '0',
      A3 => '0',
      CE => if_missed_fetch_reg,
      CLK => Clk,
      D => \in\(9),
      Q => p_1_in154_in
    );
\ibuffer_reg[3][12]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^if_pre_buffer_addr\(0),
      A1 => \^using_fpga.native_2\(0),
      A2 => '0',
      A3 => '0',
      CE => if_missed_fetch_reg,
      CLK => Clk,
      D => \in\(8),
      Q => p_1_in149_in
    );
\ibuffer_reg[3][13]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^if_pre_buffer_addr\(0),
      A1 => \^using_fpga.native_2\(0),
      A2 => '0',
      A3 => '0',
      CE => if_missed_fetch_reg,
      CLK => Clk,
      D => \in\(7),
      Q => p_1_in144_in
    );
\ibuffer_reg[3][14]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^if_pre_buffer_addr\(0),
      A1 => \^using_fpga.native_2\(0),
      A2 => '0',
      A3 => '0',
      CE => if_missed_fetch_reg,
      CLK => Clk,
      D => \in\(6),
      Q => p_1_in139_in
    );
\ibuffer_reg[3][15]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^if_pre_buffer_addr\(0),
      A1 => \^using_fpga.native_2\(0),
      A2 => '0',
      A3 => '0',
      CE => if_missed_fetch_reg,
      CLK => Clk,
      D => \in\(5),
      Q => p_1_in134_in
    );
\ibuffer_reg[3][16]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^if_pre_buffer_addr\(0),
      A1 => \^using_fpga.native_2\(0),
      A2 => '0',
      A3 => '0',
      CE => if_missed_fetch_reg,
      CLK => Clk,
      D => \in\(4),
      Q => p_1_in129_in
    );
\ibuffer_reg[3][17]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^if_pre_buffer_addr\(0),
      A1 => \^using_fpga.native_2\(0),
      A2 => '0',
      A3 => '0',
      CE => if_missed_fetch_reg,
      CLK => Clk,
      D => \in\(3),
      Q => p_1_in124_in
    );
\ibuffer_reg[3][18]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^if_pre_buffer_addr\(0),
      A1 => \^using_fpga.native_2\(0),
      A2 => '0',
      A3 => '0',
      CE => if_missed_fetch_reg,
      CLK => Clk,
      D => \in\(2),
      Q => p_1_in119_in
    );
\ibuffer_reg[3][19]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^if_pre_buffer_addr\(0),
      A1 => \^using_fpga.native_2\(0),
      A2 => '0',
      A3 => '0',
      CE => if_missed_fetch_reg,
      CLK => Clk,
      D => \in\(1),
      Q => p_1_in114_in
    );
\ibuffer_reg[3][1]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^if_pre_buffer_addr\(0),
      A1 => \^using_fpga.native_2\(0),
      A2 => '0',
      A3 => '0',
      CE => if_missed_fetch_reg,
      CLK => Clk,
      D => \in\(31),
      Q => p_1_in204_in
    );
\ibuffer_reg[3][20]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^if_pre_buffer_addr\(0),
      A1 => \^using_fpga.native_2\(0),
      A2 => '0',
      A3 => '0',
      CE => if_missed_fetch_reg,
      CLK => Clk,
      D => \in\(0),
      Q => p_1_in109_in
    );
\ibuffer_reg[3][21]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^if_pre_buffer_addr\(0),
      A1 => \^using_fpga.native_2\(0),
      A2 => '0',
      A3 => '0',
      CE => if_missed_fetch_reg,
      CLK => Clk,
      D => \in\(21),
      Q => \Using_FPGA.Native_6\(11)
    );
\ibuffer_reg[3][22]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^if_pre_buffer_addr\(0),
      A1 => \^using_fpga.native_2\(0),
      A2 => '0',
      A3 => '0',
      CE => if_missed_fetch_reg,
      CLK => Clk,
      D => \in\(20),
      Q => \Using_FPGA.Native_6\(10)
    );
\ibuffer_reg[3][23]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^if_pre_buffer_addr\(0),
      A1 => \^using_fpga.native_2\(0),
      A2 => '0',
      A3 => '0',
      CE => if_missed_fetch_reg,
      CLK => Clk,
      D => \in\(19),
      Q => \Using_FPGA.Native_6\(9)
    );
\ibuffer_reg[3][24]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^if_pre_buffer_addr\(0),
      A1 => \^using_fpga.native_2\(0),
      A2 => '0',
      A3 => '0',
      CE => if_missed_fetch_reg,
      CLK => Clk,
      D => \in\(18),
      Q => \Using_FPGA.Native_6\(8)
    );
\ibuffer_reg[3][25]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^if_pre_buffer_addr\(0),
      A1 => \^using_fpga.native_2\(0),
      A2 => '0',
      A3 => '0',
      CE => if_missed_fetch_reg,
      CLK => Clk,
      D => \in\(17),
      Q => \Using_FPGA.Native_6\(7)
    );
\ibuffer_reg[3][26]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^if_pre_buffer_addr\(0),
      A1 => \^using_fpga.native_2\(0),
      A2 => '0',
      A3 => '0',
      CE => if_missed_fetch_reg,
      CLK => Clk,
      D => \in\(16),
      Q => \Using_FPGA.Native_6\(6)
    );
\ibuffer_reg[3][27]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^if_pre_buffer_addr\(0),
      A1 => \^using_fpga.native_2\(0),
      A2 => '0',
      A3 => '0',
      CE => if_missed_fetch_reg,
      CLK => Clk,
      D => \in\(15),
      Q => \Using_FPGA.Native_6\(5)
    );
\ibuffer_reg[3][28]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^if_pre_buffer_addr\(0),
      A1 => \^using_fpga.native_2\(0),
      A2 => '0',
      A3 => '0',
      CE => if_missed_fetch_reg,
      CLK => Clk,
      D => \in\(14),
      Q => \Using_FPGA.Native_6\(4)
    );
\ibuffer_reg[3][29]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^if_pre_buffer_addr\(0),
      A1 => \^using_fpga.native_2\(0),
      A2 => '0',
      A3 => '0',
      CE => if_missed_fetch_reg,
      CLK => Clk,
      D => \in\(13),
      Q => \Using_FPGA.Native_6\(3)
    );
\ibuffer_reg[3][2]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^if_pre_buffer_addr\(0),
      A1 => \^using_fpga.native_2\(0),
      A2 => '0',
      A3 => '0',
      CE => if_missed_fetch_reg,
      CLK => Clk,
      D => \in\(30),
      Q => \Using_FPGA.Native_6\(19)
    );
\ibuffer_reg[3][30]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^if_pre_buffer_addr\(0),
      A1 => \^using_fpga.native_2\(0),
      A2 => '0',
      A3 => '0',
      CE => if_missed_fetch_reg,
      CLK => Clk,
      D => \in\(12),
      Q => \Using_FPGA.Native_6\(2)
    );
\ibuffer_reg[3][31]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^if_pre_buffer_addr\(0),
      A1 => \^using_fpga.native_2\(0),
      A2 => '0',
      A3 => '0',
      CE => if_missed_fetch_reg,
      CLK => Clk,
      D => \in\(11),
      Q => \Using_FPGA.Native_6\(1)
    );
\ibuffer_reg[3][32]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^if_pre_buffer_addr\(0),
      A1 => \^using_fpga.native_2\(0),
      A2 => '0',
      A3 => '0',
      CE => if_missed_fetch_reg,
      CLK => Clk,
      D => \in\(10),
      Q => \Using_FPGA.Native_6\(0)
    );
\ibuffer_reg[3][33]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^if_pre_buffer_addr\(0),
      A1 => \^using_fpga.native_2\(0),
      A2 => '0',
      A3 => '0',
      CE => if_missed_fetch_reg,
      CLK => Clk,
      D => \in\(9),
      Q => p_1_in44_in
    );
\ibuffer_reg[3][34]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^if_pre_buffer_addr\(0),
      A1 => \^using_fpga.native_2\(0),
      A2 => '0',
      A3 => '0',
      CE => if_missed_fetch_reg,
      CLK => Clk,
      D => \in\(8),
      Q => p_1_in39_in
    );
\ibuffer_reg[3][35]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^if_pre_buffer_addr\(0),
      A1 => \^using_fpga.native_2\(0),
      A2 => '0',
      A3 => '0',
      CE => if_missed_fetch_reg,
      CLK => Clk,
      D => \in\(7),
      Q => p_1_in34_in
    );
\ibuffer_reg[3][36]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^if_pre_buffer_addr\(0),
      A1 => \^using_fpga.native_2\(0),
      A2 => '0',
      A3 => '0',
      CE => if_missed_fetch_reg,
      CLK => Clk,
      D => \in\(6),
      Q => p_1_in29_in
    );
\ibuffer_reg[3][37]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^if_pre_buffer_addr\(0),
      A1 => \^using_fpga.native_2\(0),
      A2 => '0',
      A3 => '0',
      CE => if_missed_fetch_reg,
      CLK => Clk,
      D => \in\(5),
      Q => p_1_in24_in
    );
\ibuffer_reg[3][38]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^if_pre_buffer_addr\(0),
      A1 => \^using_fpga.native_2\(0),
      A2 => '0',
      A3 => '0',
      CE => if_missed_fetch_reg,
      CLK => Clk,
      D => \in\(4),
      Q => p_1_in19_in
    );
\ibuffer_reg[3][39]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^if_pre_buffer_addr\(0),
      A1 => \^using_fpga.native_2\(0),
      A2 => '0',
      A3 => '0',
      CE => if_missed_fetch_reg,
      CLK => Clk,
      D => \in\(3),
      Q => p_1_in14_in
    );
\ibuffer_reg[3][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^if_pre_buffer_addr\(0),
      A1 => \^using_fpga.native_2\(0),
      A2 => '0',
      A3 => '0',
      CE => if_missed_fetch_reg,
      CLK => Clk,
      D => \in\(29),
      Q => p_1_in194_in
    );
\ibuffer_reg[3][40]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^if_pre_buffer_addr\(0),
      A1 => \^using_fpga.native_2\(0),
      A2 => '0',
      A3 => '0',
      CE => if_missed_fetch_reg,
      CLK => Clk,
      D => \in\(2),
      Q => p_1_in9_in
    );
\ibuffer_reg[3][41]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^if_pre_buffer_addr\(0),
      A1 => \^using_fpga.native_2\(0),
      A2 => '0',
      A3 => '0',
      CE => if_missed_fetch_reg,
      CLK => Clk,
      D => \in\(1),
      Q => p_1_in4_in
    );
\ibuffer_reg[3][42]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^if_pre_buffer_addr\(0),
      A1 => \^using_fpga.native_2\(0),
      A2 => '0',
      A3 => '0',
      CE => if_missed_fetch_reg,
      CLK => Clk,
      D => \in\(0),
      Q => \ibuffer_reg[3][42]_srl4_n_0\
    );
\ibuffer_reg[3][4]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^if_pre_buffer_addr\(0),
      A1 => \^using_fpga.native_2\(0),
      A2 => '0',
      A3 => '0',
      CE => if_missed_fetch_reg,
      CLK => Clk,
      D => \in\(28),
      Q => \Using_FPGA.Native_6\(18)
    );
\ibuffer_reg[3][5]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^if_pre_buffer_addr\(0),
      A1 => \^using_fpga.native_2\(0),
      A2 => '0',
      A3 => '0',
      CE => if_missed_fetch_reg,
      CLK => Clk,
      D => \in\(27),
      Q => \Using_FPGA.Native_6\(17)
    );
\ibuffer_reg[3][6]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^if_pre_buffer_addr\(0),
      A1 => \^using_fpga.native_2\(0),
      A2 => '0',
      A3 => '0',
      CE => if_missed_fetch_reg,
      CLK => Clk,
      D => \in\(26),
      Q => \Using_FPGA.Native_6\(16)
    );
\ibuffer_reg[3][7]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^if_pre_buffer_addr\(0),
      A1 => \^using_fpga.native_2\(0),
      A2 => '0',
      A3 => '0',
      CE => if_missed_fetch_reg,
      CLK => Clk,
      D => \in\(25),
      Q => \Using_FPGA.Native_6\(15)
    );
\ibuffer_reg[3][8]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^if_pre_buffer_addr\(0),
      A1 => \^using_fpga.native_2\(0),
      A2 => '0',
      A3 => '0',
      CE => if_missed_fetch_reg,
      CLK => Clk,
      D => \in\(24),
      Q => \Using_FPGA.Native_6\(14)
    );
\ibuffer_reg[3][9]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^if_pre_buffer_addr\(0),
      A1 => \^using_fpga.native_2\(0),
      A2 => '0',
      A3 => '0',
      CE => if_missed_fetch_reg,
      CLK => Clk,
      D => \in\(23),
      Q => \Using_FPGA.Native_6\(13)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAM_Module is
  port (
    mem_write_cache_miss_delayed_reg : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \Comp_Carry_Chain[4].carry_sel_reg\ : out STD_LOGIC;
    \Comp_Carry_Chain[4].carry_sel_reg_0\ : out STD_LOGIC;
    S : out STD_LOGIC;
    Trace_Cache_Hit_reg : out STD_LOGIC;
    mem_cache_hit_pending_delayed_reg : out STD_LOGIC;
    Clk : in STD_LOGIC;
    EX_PipeRun : in STD_LOGIC;
    ENB : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 16 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 10 downto 0 );
    DATA_INB_0 : in STD_LOGIC_VECTOR ( 16 downto 0 );
    DIBDI : in STD_LOGIC_VECTOR ( 0 to 0 );
    mem_valid_req : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAM_Module;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAM_Module is
begin
\Not_Using_XPM.Using_B36_S18.The_BRAMs[0].RAMB36_I1\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAMB36_189
     port map (
      ADDRBWRADDR(10 downto 0) => ADDRBWRADDR(10 downto 0),
      Clk => Clk,
      \Comp_Carry_Chain[4].carry_sel_reg\ => \Comp_Carry_Chain[4].carry_sel_reg\,
      \Comp_Carry_Chain[4].carry_sel_reg_0\ => \Comp_Carry_Chain[4].carry_sel_reg_0\,
      D(16 downto 0) => D(16 downto 0),
      DATA_INB_0(16 downto 0) => DATA_INB_0(16 downto 0),
      DIBDI(0) => DIBDI(0),
      ENB => ENB,
      EX_PipeRun => EX_PipeRun,
      S => S,
      Trace_Cache_Hit_reg => Trace_Cache_Hit_reg,
      mem_cache_hit_pending_delayed_reg => mem_cache_hit_pending_delayed_reg,
      mem_valid_req => mem_valid_req,
      mem_write_cache_miss_delayed_reg(11 downto 0) => mem_write_cache_miss_delayed_reg(11 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAM_Module__parameterized1\ is
  port (
    DATA_OUTA : out STD_LOGIC_VECTOR ( 0 to 31 );
    Clk : in STD_LOGIC;
    EX_PipeRun : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 12 downto 0 );
    ADDRB : in STD_LOGIC_VECTOR ( 0 to 12 );
    DATA_INB : in STD_LOGIC_VECTOR ( 0 to 31 );
    WEB : in STD_LOGIC_VECTOR ( 0 to 3 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAM_Module__parameterized1\ : entity is "RAM_Module";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAM_Module__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAM_Module__parameterized1\ is
begin
\Not_Using_XPM.Using_B36_S4.The_BRAMs[0].RAMB36_I1\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAMB36__parameterized1_190\
     port map (
      ADDRB(0 to 12) => ADDRB(0 to 12),
      Clk => Clk,
      D(12 downto 0) => D(12 downto 0),
      DATA_INB(3) => DATA_INB(0),
      DATA_INB(2) => DATA_INB(1),
      DATA_INB(1) => DATA_INB(2),
      DATA_INB(0) => DATA_INB(3),
      DATA_OUTA(3) => DATA_OUTA(0),
      DATA_OUTA(2) => DATA_OUTA(1),
      DATA_OUTA(1) => DATA_OUTA(2),
      DATA_OUTA(0) => DATA_OUTA(3),
      EX_PipeRun => EX_PipeRun,
      WEB(0) => WEB(0)
    );
\Not_Using_XPM.Using_B36_S4.The_BRAMs[1].RAMB36_I1\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAMB36__parameterized1_191\
     port map (
      ADDRB(0 to 12) => ADDRB(0 to 12),
      Clk => Clk,
      D(12 downto 0) => D(12 downto 0),
      DATA_INB(3) => DATA_INB(4),
      DATA_INB(2) => DATA_INB(5),
      DATA_INB(1) => DATA_INB(6),
      DATA_INB(0) => DATA_INB(7),
      DATA_OUTA(3) => DATA_OUTA(4),
      DATA_OUTA(2) => DATA_OUTA(5),
      DATA_OUTA(1) => DATA_OUTA(6),
      DATA_OUTA(0) => DATA_OUTA(7),
      EX_PipeRun => EX_PipeRun,
      WEB(0) => WEB(0)
    );
\Not_Using_XPM.Using_B36_S4.The_BRAMs[2].RAMB36_I1\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAMB36__parameterized1_192\
     port map (
      ADDRB(0 to 12) => ADDRB(0 to 12),
      Clk => Clk,
      D(12 downto 0) => D(12 downto 0),
      DATA_INB(3) => DATA_INB(8),
      DATA_INB(2) => DATA_INB(9),
      DATA_INB(1) => DATA_INB(10),
      DATA_INB(0) => DATA_INB(11),
      DATA_OUTA(3) => DATA_OUTA(8),
      DATA_OUTA(2) => DATA_OUTA(9),
      DATA_OUTA(1) => DATA_OUTA(10),
      DATA_OUTA(0) => DATA_OUTA(11),
      EX_PipeRun => EX_PipeRun,
      WEB(0) => WEB(1)
    );
\Not_Using_XPM.Using_B36_S4.The_BRAMs[3].RAMB36_I1\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAMB36__parameterized1_193\
     port map (
      ADDRB(0 to 12) => ADDRB(0 to 12),
      Clk => Clk,
      D(12 downto 0) => D(12 downto 0),
      DATA_INB(3) => DATA_INB(12),
      DATA_INB(2) => DATA_INB(13),
      DATA_INB(1) => DATA_INB(14),
      DATA_INB(0) => DATA_INB(15),
      DATA_OUTA(3) => DATA_OUTA(12),
      DATA_OUTA(2) => DATA_OUTA(13),
      DATA_OUTA(1) => DATA_OUTA(14),
      DATA_OUTA(0) => DATA_OUTA(15),
      EX_PipeRun => EX_PipeRun,
      WEB(0) => WEB(1)
    );
\Not_Using_XPM.Using_B36_S4.The_BRAMs[4].RAMB36_I1\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAMB36__parameterized1_194\
     port map (
      ADDRB(0 to 12) => ADDRB(0 to 12),
      Clk => Clk,
      D(12 downto 0) => D(12 downto 0),
      DATA_INB(3) => DATA_INB(16),
      DATA_INB(2) => DATA_INB(17),
      DATA_INB(1) => DATA_INB(18),
      DATA_INB(0) => DATA_INB(19),
      DATA_OUTA(3) => DATA_OUTA(16),
      DATA_OUTA(2) => DATA_OUTA(17),
      DATA_OUTA(1) => DATA_OUTA(18),
      DATA_OUTA(0) => DATA_OUTA(19),
      EX_PipeRun => EX_PipeRun,
      WEB(0) => WEB(2)
    );
\Not_Using_XPM.Using_B36_S4.The_BRAMs[5].RAMB36_I1\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAMB36__parameterized1_195\
     port map (
      ADDRB(0 to 12) => ADDRB(0 to 12),
      Clk => Clk,
      D(12 downto 0) => D(12 downto 0),
      DATA_INB(3) => DATA_INB(20),
      DATA_INB(2) => DATA_INB(21),
      DATA_INB(1) => DATA_INB(22),
      DATA_INB(0) => DATA_INB(23),
      DATA_OUTA(3) => DATA_OUTA(20),
      DATA_OUTA(2) => DATA_OUTA(21),
      DATA_OUTA(1) => DATA_OUTA(22),
      DATA_OUTA(0) => DATA_OUTA(23),
      EX_PipeRun => EX_PipeRun,
      WEB(0) => WEB(2)
    );
\Not_Using_XPM.Using_B36_S4.The_BRAMs[6].RAMB36_I1\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAMB36__parameterized1_196\
     port map (
      ADDRB(0 to 12) => ADDRB(0 to 12),
      Clk => Clk,
      D(12 downto 0) => D(12 downto 0),
      DATA_INB(3) => DATA_INB(24),
      DATA_INB(2) => DATA_INB(25),
      DATA_INB(1) => DATA_INB(26),
      DATA_INB(0) => DATA_INB(27),
      DATA_OUTA(3) => DATA_OUTA(24),
      DATA_OUTA(2) => DATA_OUTA(25),
      DATA_OUTA(1) => DATA_OUTA(26),
      DATA_OUTA(0) => DATA_OUTA(27),
      EX_PipeRun => EX_PipeRun,
      WEB(0) => WEB(3)
    );
\Not_Using_XPM.Using_B36_S4.The_BRAMs[7].RAMB36_I1\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAMB36__parameterized1_197\
     port map (
      ADDRB(0 to 12) => ADDRB(0 to 12),
      Clk => Clk,
      D(12 downto 0) => D(12 downto 0),
      DATA_INB(3) => DATA_INB(28),
      DATA_INB(2) => DATA_INB(29),
      DATA_INB(1) => DATA_INB(30),
      DATA_INB(0) => DATA_INB(31),
      DATA_OUTA(3) => DATA_OUTA(28),
      DATA_OUTA(2) => DATA_OUTA(29),
      DATA_OUTA(1) => DATA_OUTA(30),
      DATA_OUTA(0) => DATA_OUTA(31),
      EX_PipeRun => EX_PipeRun,
      WEB(0) => WEB(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAM_Module__parameterized3\ is
  port (
    A : out STD_LOGIC_VECTOR ( 0 to 13 );
    Trace_ICache_Rdy_reg : out STD_LOGIC;
    Clk : in STD_LOGIC;
    ENB1_out : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 10 downto 0 );
    DIBDI : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \Not_Using_TLBS.last_Valid_Instr_Addr_reg[28]\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAM_Module__parameterized3\ : entity is "RAM_Module";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAM_Module__parameterized3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAM_Module__parameterized3\ is
begin
\Not_Using_XPM.Using_B36_S18.The_BRAMs[0].RAMB36_I1\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAMB36
     port map (
      A(0 to 13) => A(0 to 13),
      ADDRBWRADDR(10 downto 0) => ADDRBWRADDR(10 downto 0),
      Clk => Clk,
      D(10 downto 0) => D(10 downto 0),
      DIBDI(15 downto 0) => DIBDI(15 downto 0),
      ENB1_out => ENB1_out,
      \Not_Using_TLBS.last_Valid_Instr_Addr_reg[28]\(1 downto 0) => \Not_Using_TLBS.last_Valid_Instr_Addr_reg[28]\(1 downto 0),
      Q(1 downto 0) => Q(1 downto 0),
      Trace_ICache_Rdy_reg => Trace_ICache_Rdy_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAM_Module__parameterized5\ is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    DATA_OUTA : out STD_LOGIC_VECTOR ( 0 to 31 );
    read_victim_valid_reg : in STD_LOGIC;
    M_AXI_IC_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    read_stream_valid_reg : in STD_LOGIC;
    Clk : in STD_LOGIC;
    ENB : in STD_LOGIC;
    \Not_Using_TLBS.last_Valid_Instr_Addr_reg[17]\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 12 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAM_Module__parameterized5\ : entity is "RAM_Module";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAM_Module__parameterized5\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAM_Module__parameterized5\ is
begin
\Not_Using_XPM.Using_B36_S4.The_BRAMs[0].RAMB36_I1\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAMB36__parameterized1\
     port map (
      ADDRBWRADDR(12 downto 0) => ADDRBWRADDR(12 downto 0),
      Clk => Clk,
      D(3 downto 0) => D(31 downto 28),
      DATA_OUTA(3) => DATA_OUTA(0),
      DATA_OUTA(2) => DATA_OUTA(1),
      DATA_OUTA(1) => DATA_OUTA(2),
      DATA_OUTA(0) => DATA_OUTA(3),
      ENB => ENB,
      M_AXI_IC_RDATA(3 downto 0) => M_AXI_IC_RDATA(31 downto 28),
      \Not_Using_TLBS.last_Valid_Instr_Addr_reg[17]\(12 downto 0) => \Not_Using_TLBS.last_Valid_Instr_Addr_reg[17]\(12 downto 0),
      read_stream_valid_reg => read_stream_valid_reg,
      read_victim_valid_reg => read_victim_valid_reg
    );
\Not_Using_XPM.Using_B36_S4.The_BRAMs[1].RAMB36_I1\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAMB36__parameterized1_14\
     port map (
      ADDRBWRADDR(12 downto 0) => ADDRBWRADDR(12 downto 0),
      Clk => Clk,
      D(3 downto 0) => D(27 downto 24),
      DATA_OUTA(3) => DATA_OUTA(4),
      DATA_OUTA(2) => DATA_OUTA(5),
      DATA_OUTA(1) => DATA_OUTA(6),
      DATA_OUTA(0) => DATA_OUTA(7),
      ENB => ENB,
      M_AXI_IC_RDATA(3 downto 0) => M_AXI_IC_RDATA(27 downto 24),
      \Not_Using_TLBS.last_Valid_Instr_Addr_reg[17]\(12 downto 0) => \Not_Using_TLBS.last_Valid_Instr_Addr_reg[17]\(12 downto 0),
      read_stream_valid_reg => read_stream_valid_reg,
      read_victim_valid_reg => read_victim_valid_reg
    );
\Not_Using_XPM.Using_B36_S4.The_BRAMs[2].RAMB36_I1\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAMB36__parameterized1_15\
     port map (
      ADDRBWRADDR(12 downto 0) => ADDRBWRADDR(12 downto 0),
      Clk => Clk,
      D(3 downto 0) => D(23 downto 20),
      DATA_OUTA(3) => DATA_OUTA(8),
      DATA_OUTA(2) => DATA_OUTA(9),
      DATA_OUTA(1) => DATA_OUTA(10),
      DATA_OUTA(0) => DATA_OUTA(11),
      ENB => ENB,
      M_AXI_IC_RDATA(3 downto 0) => M_AXI_IC_RDATA(23 downto 20),
      \Not_Using_TLBS.last_Valid_Instr_Addr_reg[17]\(12 downto 0) => \Not_Using_TLBS.last_Valid_Instr_Addr_reg[17]\(12 downto 0),
      read_stream_valid_reg => read_stream_valid_reg,
      read_victim_valid_reg => read_victim_valid_reg
    );
\Not_Using_XPM.Using_B36_S4.The_BRAMs[3].RAMB36_I1\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAMB36__parameterized1_16\
     port map (
      ADDRBWRADDR(12 downto 0) => ADDRBWRADDR(12 downto 0),
      Clk => Clk,
      D(3 downto 0) => D(19 downto 16),
      DATA_OUTA(3) => DATA_OUTA(12),
      DATA_OUTA(2) => DATA_OUTA(13),
      DATA_OUTA(1) => DATA_OUTA(14),
      DATA_OUTA(0) => DATA_OUTA(15),
      ENB => ENB,
      M_AXI_IC_RDATA(3 downto 0) => M_AXI_IC_RDATA(19 downto 16),
      \Not_Using_TLBS.last_Valid_Instr_Addr_reg[17]\(12 downto 0) => \Not_Using_TLBS.last_Valid_Instr_Addr_reg[17]\(12 downto 0),
      read_stream_valid_reg => read_stream_valid_reg,
      read_victim_valid_reg => read_victim_valid_reg
    );
\Not_Using_XPM.Using_B36_S4.The_BRAMs[4].RAMB36_I1\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAMB36__parameterized1_17\
     port map (
      ADDRBWRADDR(12 downto 0) => ADDRBWRADDR(12 downto 0),
      Clk => Clk,
      D(3 downto 0) => D(15 downto 12),
      DATA_OUTA(3) => DATA_OUTA(16),
      DATA_OUTA(2) => DATA_OUTA(17),
      DATA_OUTA(1) => DATA_OUTA(18),
      DATA_OUTA(0) => DATA_OUTA(19),
      ENB => ENB,
      M_AXI_IC_RDATA(3 downto 0) => M_AXI_IC_RDATA(15 downto 12),
      \Not_Using_TLBS.last_Valid_Instr_Addr_reg[17]\(12 downto 0) => \Not_Using_TLBS.last_Valid_Instr_Addr_reg[17]\(12 downto 0),
      read_stream_valid_reg => read_stream_valid_reg,
      read_victim_valid_reg => read_victim_valid_reg
    );
\Not_Using_XPM.Using_B36_S4.The_BRAMs[5].RAMB36_I1\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAMB36__parameterized1_18\
     port map (
      ADDRBWRADDR(12 downto 0) => ADDRBWRADDR(12 downto 0),
      Clk => Clk,
      D(3 downto 0) => D(11 downto 8),
      DATA_OUTA(3) => DATA_OUTA(20),
      DATA_OUTA(2) => DATA_OUTA(21),
      DATA_OUTA(1) => DATA_OUTA(22),
      DATA_OUTA(0) => DATA_OUTA(23),
      ENB => ENB,
      M_AXI_IC_RDATA(3 downto 0) => M_AXI_IC_RDATA(11 downto 8),
      \Not_Using_TLBS.last_Valid_Instr_Addr_reg[17]\(12 downto 0) => \Not_Using_TLBS.last_Valid_Instr_Addr_reg[17]\(12 downto 0),
      read_stream_valid_reg => read_stream_valid_reg,
      read_victim_valid_reg => read_victim_valid_reg
    );
\Not_Using_XPM.Using_B36_S4.The_BRAMs[6].RAMB36_I1\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAMB36__parameterized1_19\
     port map (
      ADDRBWRADDR(12 downto 0) => ADDRBWRADDR(12 downto 0),
      Clk => Clk,
      D(3 downto 0) => D(7 downto 4),
      DATA_OUTA(3) => DATA_OUTA(24),
      DATA_OUTA(2) => DATA_OUTA(25),
      DATA_OUTA(1) => DATA_OUTA(26),
      DATA_OUTA(0) => DATA_OUTA(27),
      ENB => ENB,
      M_AXI_IC_RDATA(3 downto 0) => M_AXI_IC_RDATA(7 downto 4),
      \Not_Using_TLBS.last_Valid_Instr_Addr_reg[17]\(12 downto 0) => \Not_Using_TLBS.last_Valid_Instr_Addr_reg[17]\(12 downto 0),
      read_stream_valid_reg => read_stream_valid_reg,
      read_victim_valid_reg => read_victim_valid_reg
    );
\Not_Using_XPM.Using_B36_S4.The_BRAMs[7].RAMB36_I1\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAMB36__parameterized1_20\
     port map (
      ADDRBWRADDR(12 downto 0) => ADDRBWRADDR(12 downto 0),
      Clk => Clk,
      D(3 downto 0) => D(3 downto 0),
      DATA_OUTA(3) => DATA_OUTA(28),
      DATA_OUTA(2) => DATA_OUTA(29),
      DATA_OUTA(1) => DATA_OUTA(30),
      DATA_OUTA(0) => DATA_OUTA(31),
      ENB => ENB,
      M_AXI_IC_RDATA(3 downto 0) => M_AXI_IC_RDATA(3 downto 0),
      \Not_Using_TLBS.last_Valid_Instr_Addr_reg[17]\(12 downto 0) => \Not_Using_TLBS.last_Valid_Instr_Addr_reg[17]\(12 downto 0),
      read_stream_valid_reg => read_stream_valid_reg,
      read_victim_valid_reg => read_victim_valid_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Register_File_gti is
  port (
    GPR_Op1 : out STD_LOGIC_VECTOR ( 0 to 31 );
    GPR_Op2 : out STD_LOGIC_VECTOR ( 0 to 31 );
    GPR_Op3 : out STD_LOGIC_VECTOR ( 0 to 31 );
    Clk : in STD_LOGIC;
    wb_reset_reg : in STD_LOGIC;
    WB_Fwd : in STD_LOGIC_VECTOR ( 0 to 31 );
    OF_GPR_Op1_Rd_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    OF_GPR_Op2_Rd_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    OF_GPR_Op3_Rd_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    ADDRD : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Register_File_gti;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Register_File_gti is
begin
\Using_LUT6.All_RAM32M[0].ram32m_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32M
     port map (
      ADDRD(4 downto 0) => ADDRD(4 downto 0),
      Clk => Clk,
      GPR_Op1(1) => GPR_Op1(0),
      GPR_Op1(0) => GPR_Op1(1),
      GPR_Op2(1) => GPR_Op2(0),
      GPR_Op2(0) => GPR_Op2(1),
      GPR_Op3(1) => GPR_Op3(0),
      GPR_Op3(0) => GPR_Op3(1),
      OF_GPR_Op1_Rd_Addr(0 to 4) => OF_GPR_Op1_Rd_Addr(0 to 4),
      OF_GPR_Op2_Rd_Addr(0 to 4) => OF_GPR_Op2_Rd_Addr(0 to 4),
      OF_GPR_Op3_Rd_Addr(0 to 4) => OF_GPR_Op3_Rd_Addr(0 to 4),
      WB_Fwd(1) => WB_Fwd(0),
      WB_Fwd(0) => WB_Fwd(1),
      wb_reset_reg => wb_reset_reg
    );
\Using_LUT6.All_RAM32M[10].ram32m_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32M_611
     port map (
      ADDRD(4 downto 0) => ADDRD(4 downto 0),
      Clk => Clk,
      GPR_Op1(1) => GPR_Op1(20),
      GPR_Op1(0) => GPR_Op1(21),
      GPR_Op2(1) => GPR_Op2(20),
      GPR_Op2(0) => GPR_Op2(21),
      GPR_Op3(1) => GPR_Op3(20),
      GPR_Op3(0) => GPR_Op3(21),
      OF_GPR_Op1_Rd_Addr(0 to 4) => OF_GPR_Op1_Rd_Addr(0 to 4),
      OF_GPR_Op2_Rd_Addr(0 to 4) => OF_GPR_Op2_Rd_Addr(0 to 4),
      OF_GPR_Op3_Rd_Addr(0 to 4) => OF_GPR_Op3_Rd_Addr(0 to 4),
      WB_Fwd(1) => WB_Fwd(20),
      WB_Fwd(0) => WB_Fwd(21),
      wb_reset_reg => wb_reset_reg
    );
\Using_LUT6.All_RAM32M[11].ram32m_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32M_612
     port map (
      ADDRD(4 downto 0) => ADDRD(4 downto 0),
      Clk => Clk,
      GPR_Op1(1) => GPR_Op1(22),
      GPR_Op1(0) => GPR_Op1(23),
      GPR_Op2(1) => GPR_Op2(22),
      GPR_Op2(0) => GPR_Op2(23),
      GPR_Op3(1) => GPR_Op3(22),
      GPR_Op3(0) => GPR_Op3(23),
      OF_GPR_Op1_Rd_Addr(0 to 4) => OF_GPR_Op1_Rd_Addr(0 to 4),
      OF_GPR_Op2_Rd_Addr(0 to 4) => OF_GPR_Op2_Rd_Addr(0 to 4),
      OF_GPR_Op3_Rd_Addr(0 to 4) => OF_GPR_Op3_Rd_Addr(0 to 4),
      WB_Fwd(1) => WB_Fwd(22),
      WB_Fwd(0) => WB_Fwd(23),
      wb_reset_reg => wb_reset_reg
    );
\Using_LUT6.All_RAM32M[12].ram32m_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32M_613
     port map (
      ADDRD(4 downto 0) => ADDRD(4 downto 0),
      Clk => Clk,
      GPR_Op1(1) => GPR_Op1(24),
      GPR_Op1(0) => GPR_Op1(25),
      GPR_Op2(1) => GPR_Op2(24),
      GPR_Op2(0) => GPR_Op2(25),
      GPR_Op3(1) => GPR_Op3(24),
      GPR_Op3(0) => GPR_Op3(25),
      OF_GPR_Op1_Rd_Addr(0 to 4) => OF_GPR_Op1_Rd_Addr(0 to 4),
      OF_GPR_Op2_Rd_Addr(0 to 4) => OF_GPR_Op2_Rd_Addr(0 to 4),
      OF_GPR_Op3_Rd_Addr(0 to 4) => OF_GPR_Op3_Rd_Addr(0 to 4),
      WB_Fwd(1) => WB_Fwd(24),
      WB_Fwd(0) => WB_Fwd(25),
      wb_reset_reg => wb_reset_reg
    );
\Using_LUT6.All_RAM32M[13].ram32m_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32M_614
     port map (
      ADDRD(4 downto 0) => ADDRD(4 downto 0),
      Clk => Clk,
      GPR_Op1(1) => GPR_Op1(26),
      GPR_Op1(0) => GPR_Op1(27),
      GPR_Op2(1) => GPR_Op2(26),
      GPR_Op2(0) => GPR_Op2(27),
      GPR_Op3(1) => GPR_Op3(26),
      GPR_Op3(0) => GPR_Op3(27),
      OF_GPR_Op1_Rd_Addr(0 to 4) => OF_GPR_Op1_Rd_Addr(0 to 4),
      OF_GPR_Op2_Rd_Addr(0 to 4) => OF_GPR_Op2_Rd_Addr(0 to 4),
      OF_GPR_Op3_Rd_Addr(0 to 4) => OF_GPR_Op3_Rd_Addr(0 to 4),
      WB_Fwd(1) => WB_Fwd(26),
      WB_Fwd(0) => WB_Fwd(27),
      wb_reset_reg => wb_reset_reg
    );
\Using_LUT6.All_RAM32M[14].ram32m_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32M_615
     port map (
      ADDRD(4 downto 0) => ADDRD(4 downto 0),
      Clk => Clk,
      GPR_Op1(1) => GPR_Op1(28),
      GPR_Op1(0) => GPR_Op1(29),
      GPR_Op2(1) => GPR_Op2(28),
      GPR_Op2(0) => GPR_Op2(29),
      GPR_Op3(1) => GPR_Op3(28),
      GPR_Op3(0) => GPR_Op3(29),
      OF_GPR_Op1_Rd_Addr(0 to 4) => OF_GPR_Op1_Rd_Addr(0 to 4),
      OF_GPR_Op2_Rd_Addr(0 to 4) => OF_GPR_Op2_Rd_Addr(0 to 4),
      OF_GPR_Op3_Rd_Addr(0 to 4) => OF_GPR_Op3_Rd_Addr(0 to 4),
      WB_Fwd(1) => WB_Fwd(28),
      WB_Fwd(0) => WB_Fwd(29),
      wb_reset_reg => wb_reset_reg
    );
\Using_LUT6.All_RAM32M[15].ram32m_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32M_616
     port map (
      ADDRD(4 downto 0) => ADDRD(4 downto 0),
      Clk => Clk,
      GPR_Op1(1) => GPR_Op1(30),
      GPR_Op1(0) => GPR_Op1(31),
      GPR_Op2(1) => GPR_Op2(30),
      GPR_Op2(0) => GPR_Op2(31),
      GPR_Op3(1) => GPR_Op3(30),
      GPR_Op3(0) => GPR_Op3(31),
      OF_GPR_Op1_Rd_Addr(0 to 4) => OF_GPR_Op1_Rd_Addr(0 to 4),
      OF_GPR_Op2_Rd_Addr(0 to 4) => OF_GPR_Op2_Rd_Addr(0 to 4),
      OF_GPR_Op3_Rd_Addr(0 to 4) => OF_GPR_Op3_Rd_Addr(0 to 4),
      WB_Fwd(1) => WB_Fwd(30),
      WB_Fwd(0) => WB_Fwd(31),
      wb_reset_reg => wb_reset_reg
    );
\Using_LUT6.All_RAM32M[1].ram32m_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32M_617
     port map (
      ADDRD(4 downto 0) => ADDRD(4 downto 0),
      Clk => Clk,
      GPR_Op1(1) => GPR_Op1(2),
      GPR_Op1(0) => GPR_Op1(3),
      GPR_Op2(1) => GPR_Op2(2),
      GPR_Op2(0) => GPR_Op2(3),
      GPR_Op3(1) => GPR_Op3(2),
      GPR_Op3(0) => GPR_Op3(3),
      OF_GPR_Op1_Rd_Addr(0 to 4) => OF_GPR_Op1_Rd_Addr(0 to 4),
      OF_GPR_Op2_Rd_Addr(0 to 4) => OF_GPR_Op2_Rd_Addr(0 to 4),
      OF_GPR_Op3_Rd_Addr(0 to 4) => OF_GPR_Op3_Rd_Addr(0 to 4),
      WB_Fwd(1) => WB_Fwd(2),
      WB_Fwd(0) => WB_Fwd(3),
      wb_reset_reg => wb_reset_reg
    );
\Using_LUT6.All_RAM32M[2].ram32m_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32M_618
     port map (
      ADDRD(4 downto 0) => ADDRD(4 downto 0),
      Clk => Clk,
      GPR_Op1(1) => GPR_Op1(4),
      GPR_Op1(0) => GPR_Op1(5),
      GPR_Op2(1) => GPR_Op2(4),
      GPR_Op2(0) => GPR_Op2(5),
      GPR_Op3(1) => GPR_Op3(4),
      GPR_Op3(0) => GPR_Op3(5),
      OF_GPR_Op1_Rd_Addr(0 to 4) => OF_GPR_Op1_Rd_Addr(0 to 4),
      OF_GPR_Op2_Rd_Addr(0 to 4) => OF_GPR_Op2_Rd_Addr(0 to 4),
      OF_GPR_Op3_Rd_Addr(0 to 4) => OF_GPR_Op3_Rd_Addr(0 to 4),
      WB_Fwd(1) => WB_Fwd(4),
      WB_Fwd(0) => WB_Fwd(5),
      wb_reset_reg => wb_reset_reg
    );
\Using_LUT6.All_RAM32M[3].ram32m_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32M_619
     port map (
      ADDRD(4 downto 0) => ADDRD(4 downto 0),
      Clk => Clk,
      GPR_Op1(1) => GPR_Op1(6),
      GPR_Op1(0) => GPR_Op1(7),
      GPR_Op2(1) => GPR_Op2(6),
      GPR_Op2(0) => GPR_Op2(7),
      GPR_Op3(1) => GPR_Op3(6),
      GPR_Op3(0) => GPR_Op3(7),
      OF_GPR_Op1_Rd_Addr(0 to 4) => OF_GPR_Op1_Rd_Addr(0 to 4),
      OF_GPR_Op2_Rd_Addr(0 to 4) => OF_GPR_Op2_Rd_Addr(0 to 4),
      OF_GPR_Op3_Rd_Addr(0 to 4) => OF_GPR_Op3_Rd_Addr(0 to 4),
      WB_Fwd(1) => WB_Fwd(6),
      WB_Fwd(0) => WB_Fwd(7),
      wb_reset_reg => wb_reset_reg
    );
\Using_LUT6.All_RAM32M[4].ram32m_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32M_620
     port map (
      ADDRD(4 downto 0) => ADDRD(4 downto 0),
      Clk => Clk,
      GPR_Op1(1) => GPR_Op1(8),
      GPR_Op1(0) => GPR_Op1(9),
      GPR_Op2(1) => GPR_Op2(8),
      GPR_Op2(0) => GPR_Op2(9),
      GPR_Op3(1) => GPR_Op3(8),
      GPR_Op3(0) => GPR_Op3(9),
      OF_GPR_Op1_Rd_Addr(0 to 4) => OF_GPR_Op1_Rd_Addr(0 to 4),
      OF_GPR_Op2_Rd_Addr(0 to 4) => OF_GPR_Op2_Rd_Addr(0 to 4),
      OF_GPR_Op3_Rd_Addr(0 to 4) => OF_GPR_Op3_Rd_Addr(0 to 4),
      WB_Fwd(1) => WB_Fwd(8),
      WB_Fwd(0) => WB_Fwd(9),
      wb_reset_reg => wb_reset_reg
    );
\Using_LUT6.All_RAM32M[5].ram32m_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32M_621
     port map (
      ADDRD(4 downto 0) => ADDRD(4 downto 0),
      Clk => Clk,
      GPR_Op1(1) => GPR_Op1(10),
      GPR_Op1(0) => GPR_Op1(11),
      GPR_Op2(1) => GPR_Op2(10),
      GPR_Op2(0) => GPR_Op2(11),
      GPR_Op3(1) => GPR_Op3(10),
      GPR_Op3(0) => GPR_Op3(11),
      OF_GPR_Op1_Rd_Addr(0 to 4) => OF_GPR_Op1_Rd_Addr(0 to 4),
      OF_GPR_Op2_Rd_Addr(0 to 4) => OF_GPR_Op2_Rd_Addr(0 to 4),
      OF_GPR_Op3_Rd_Addr(0 to 4) => OF_GPR_Op3_Rd_Addr(0 to 4),
      WB_Fwd(1) => WB_Fwd(10),
      WB_Fwd(0) => WB_Fwd(11),
      wb_reset_reg => wb_reset_reg
    );
\Using_LUT6.All_RAM32M[6].ram32m_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32M_622
     port map (
      ADDRD(4 downto 0) => ADDRD(4 downto 0),
      Clk => Clk,
      GPR_Op1(1) => GPR_Op1(12),
      GPR_Op1(0) => GPR_Op1(13),
      GPR_Op2(1) => GPR_Op2(12),
      GPR_Op2(0) => GPR_Op2(13),
      GPR_Op3(1) => GPR_Op3(12),
      GPR_Op3(0) => GPR_Op3(13),
      OF_GPR_Op1_Rd_Addr(0 to 4) => OF_GPR_Op1_Rd_Addr(0 to 4),
      OF_GPR_Op2_Rd_Addr(0 to 4) => OF_GPR_Op2_Rd_Addr(0 to 4),
      OF_GPR_Op3_Rd_Addr(0 to 4) => OF_GPR_Op3_Rd_Addr(0 to 4),
      WB_Fwd(1) => WB_Fwd(12),
      WB_Fwd(0) => WB_Fwd(13),
      wb_reset_reg => wb_reset_reg
    );
\Using_LUT6.All_RAM32M[7].ram32m_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32M_623
     port map (
      ADDRD(4 downto 0) => ADDRD(4 downto 0),
      Clk => Clk,
      GPR_Op1(1) => GPR_Op1(14),
      GPR_Op1(0) => GPR_Op1(15),
      GPR_Op2(1) => GPR_Op2(14),
      GPR_Op2(0) => GPR_Op2(15),
      GPR_Op3(1) => GPR_Op3(14),
      GPR_Op3(0) => GPR_Op3(15),
      OF_GPR_Op1_Rd_Addr(0 to 4) => OF_GPR_Op1_Rd_Addr(0 to 4),
      OF_GPR_Op2_Rd_Addr(0 to 4) => OF_GPR_Op2_Rd_Addr(0 to 4),
      OF_GPR_Op3_Rd_Addr(0 to 4) => OF_GPR_Op3_Rd_Addr(0 to 4),
      WB_Fwd(1) => WB_Fwd(14),
      WB_Fwd(0) => WB_Fwd(15),
      wb_reset_reg => wb_reset_reg
    );
\Using_LUT6.All_RAM32M[8].ram32m_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32M_624
     port map (
      ADDRD(4 downto 0) => ADDRD(4 downto 0),
      Clk => Clk,
      GPR_Op1(1) => GPR_Op1(16),
      GPR_Op1(0) => GPR_Op1(17),
      GPR_Op2(1) => GPR_Op2(16),
      GPR_Op2(0) => GPR_Op2(17),
      GPR_Op3(1) => GPR_Op3(16),
      GPR_Op3(0) => GPR_Op3(17),
      OF_GPR_Op1_Rd_Addr(0 to 4) => OF_GPR_Op1_Rd_Addr(0 to 4),
      OF_GPR_Op2_Rd_Addr(0 to 4) => OF_GPR_Op2_Rd_Addr(0 to 4),
      OF_GPR_Op3_Rd_Addr(0 to 4) => OF_GPR_Op3_Rd_Addr(0 to 4),
      WB_Fwd(1) => WB_Fwd(16),
      WB_Fwd(0) => WB_Fwd(17),
      wb_reset_reg => wb_reset_reg
    );
\Using_LUT6.All_RAM32M[9].ram32m_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32M_625
     port map (
      ADDRD(4 downto 0) => ADDRD(4 downto 0),
      Clk => Clk,
      GPR_Op1(1) => GPR_Op1(18),
      GPR_Op1(0) => GPR_Op1(19),
      GPR_Op2(1) => GPR_Op2(18),
      GPR_Op2(0) => GPR_Op2(19),
      GPR_Op3(1) => GPR_Op3(18),
      GPR_Op3(0) => GPR_Op3(19),
      OF_GPR_Op1_Rd_Addr(0 to 4) => OF_GPR_Op1_Rd_Addr(0 to 4),
      OF_GPR_Op2_Rd_Addr(0 to 4) => OF_GPR_Op2_Rd_Addr(0 to 4),
      OF_GPR_Op3_Rd_Addr(0 to 4) => OF_GPR_Op3_Rd_Addr(0 to 4),
      WB_Fwd(1) => WB_Fwd(18),
      WB_Fwd(0) => WB_Fwd(19),
      wb_reset_reg => wb_reset_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Zero_Detect_gti is
  port (
    EX_Op1_Zero : out STD_LOGIC;
    EX_Op1_CMP_Equal : in STD_LOGIC;
    \Zero_Detecting[0].nibble_Zero_reg\ : in STD_LOGIC;
    EX_Op1_CMP_Equal_n : in STD_LOGIC;
    \EX_Branch_CMP_Op1_reg[0]\ : in STD_LOGIC_VECTOR ( 29 downto 0 );
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Zero_Detect_gti;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Zero_Detect_gti is
  signal S : STD_LOGIC;
  signal \Zero_Detecting[2].nibble_Zero_reg\ : STD_LOGIC;
  signal \Zero_Detecting[3].nibble_Zero_reg\ : STD_LOGIC;
  signal \Zero_Detecting[4].nibble_Zero_reg\ : STD_LOGIC;
  signal \Zero_Detecting[5].nibble_Zero_reg\ : STD_LOGIC;
  signal \^lopt\ : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal lopt_3 : STD_LOGIC;
  signal lopt_4 : STD_LOGIC;
  signal lopt_5 : STD_LOGIC;
  signal lopt_6 : STD_LOGIC;
  signal lopt_7 : STD_LOGIC;
  signal zero_CI_0 : STD_LOGIC;
  signal zero_CI_1 : STD_LOGIC;
  signal zero_CI_2 : STD_LOGIC;
  signal zero_CI_3 : STD_LOGIC;
  signal zero_CI_4 : STD_LOGIC;
  signal zero_CI_5 : STD_LOGIC;
begin
  lopt <= lopt_5;
  lopt_6 <= lopt_1;
  lopt_7 <= lopt_2;
Part_Of_Zero_Carry_Start: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_604
     port map (
      EX_Op1_CMP_Equal => EX_Op1_CMP_Equal,
      lopt => \^lopt\,
      lopt_1 => EX_Op1_CMP_Equal_n,
      lopt_2 => \Zero_Detecting[0].nibble_Zero_reg\,
      lopt_3 => \^lopt_1\,
      lopt_4 => S,
      lopt_5 => \^lopt_2\,
      lopt_6 => \Zero_Detecting[2].nibble_Zero_reg\,
      zero_CI_0 => zero_CI_0
    );
\Zero_Detecting[0].I_Part_Of_Zero_Detect\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_605
     port map (
      EX_Op1_CMP_Equal_n => EX_Op1_CMP_Equal_n,
      \Zero_Detecting[0].nibble_Zero_reg\ => \Zero_Detecting[0].nibble_Zero_reg\,
      lopt => \^lopt\,
      zero_CI_0 => zero_CI_0,
      zero_CI_1 => zero_CI_1
    );
\Zero_Detecting[1].I_Part_Of_Zero_Detect\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_606
     port map (
      EX_Op1_CMP_Equal_n => EX_Op1_CMP_Equal_n,
      S => S,
      lopt => \^lopt_1\,
      zero_CI_1 => zero_CI_1,
      zero_CI_2 => zero_CI_2
    );
\Zero_Detecting[2].I_Part_Of_Zero_Detect\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_607
     port map (
      EX_Op1_CMP_Equal_n => EX_Op1_CMP_Equal_n,
      \Zero_Detecting[2].nibble_Zero_reg\ => \Zero_Detecting[2].nibble_Zero_reg\,
      lopt => \^lopt_2\,
      zero_CI_2 => zero_CI_2,
      zero_CI_3 => zero_CI_3
    );
\Zero_Detecting[3].I_Part_Of_Zero_Detect\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_608
     port map (
      EX_Op1_CMP_Equal_n => EX_Op1_CMP_Equal_n,
      \Zero_Detecting[3].nibble_Zero_reg\ => \Zero_Detecting[3].nibble_Zero_reg\,
      lopt => lopt_3,
      lopt_1 => \Zero_Detecting[4].nibble_Zero_reg\,
      lopt_2 => lopt_4,
      lopt_3 => \Zero_Detecting[5].nibble_Zero_reg\,
      lopt_4 => lopt_5,
      lopt_5 => lopt_6,
      lopt_6 => lopt_7,
      zero_CI_3 => zero_CI_3,
      zero_CI_4 => zero_CI_4
    );
\Zero_Detecting[4].I_Part_Of_Zero_Detect\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_609
     port map (
      EX_Op1_CMP_Equal_n => EX_Op1_CMP_Equal_n,
      \Zero_Detecting[4].nibble_Zero_reg\ => \Zero_Detecting[4].nibble_Zero_reg\,
      lopt => lopt_3,
      zero_CI_4 => zero_CI_4,
      zero_CI_5 => zero_CI_5
    );
\Zero_Detecting[5].I_Part_Of_Zero_Detect\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_610
     port map (
      EX_Op1_CMP_Equal_n => EX_Op1_CMP_Equal_n,
      EX_Op1_Zero => EX_Op1_Zero,
      \Zero_Detecting[5].nibble_Zero_reg\ => \Zero_Detecting[5].nibble_Zero_reg\,
      lopt => lopt_4,
      zero_CI_5 => zero_CI_5
    );
\nibble_Zero0_inferred__0/i_\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \EX_Branch_CMP_Op1_reg[0]\(5),
      I1 => \EX_Branch_CMP_Op1_reg[0]\(0),
      I2 => \EX_Branch_CMP_Op1_reg[0]\(2),
      I3 => \EX_Branch_CMP_Op1_reg[0]\(1),
      I4 => \EX_Branch_CMP_Op1_reg[0]\(4),
      I5 => \EX_Branch_CMP_Op1_reg[0]\(3),
      O => S
    );
\nibble_Zero0_inferred__1/i_\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \EX_Branch_CMP_Op1_reg[0]\(11),
      I1 => \EX_Branch_CMP_Op1_reg[0]\(6),
      I2 => \EX_Branch_CMP_Op1_reg[0]\(8),
      I3 => \EX_Branch_CMP_Op1_reg[0]\(7),
      I4 => \EX_Branch_CMP_Op1_reg[0]\(10),
      I5 => \EX_Branch_CMP_Op1_reg[0]\(9),
      O => \Zero_Detecting[2].nibble_Zero_reg\
    );
\nibble_Zero0_inferred__2/i_\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \EX_Branch_CMP_Op1_reg[0]\(17),
      I1 => \EX_Branch_CMP_Op1_reg[0]\(12),
      I2 => \EX_Branch_CMP_Op1_reg[0]\(14),
      I3 => \EX_Branch_CMP_Op1_reg[0]\(13),
      I4 => \EX_Branch_CMP_Op1_reg[0]\(16),
      I5 => \EX_Branch_CMP_Op1_reg[0]\(15),
      O => \Zero_Detecting[3].nibble_Zero_reg\
    );
\nibble_Zero0_inferred__3/i_\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \EX_Branch_CMP_Op1_reg[0]\(23),
      I1 => \EX_Branch_CMP_Op1_reg[0]\(18),
      I2 => \EX_Branch_CMP_Op1_reg[0]\(20),
      I3 => \EX_Branch_CMP_Op1_reg[0]\(19),
      I4 => \EX_Branch_CMP_Op1_reg[0]\(22),
      I5 => \EX_Branch_CMP_Op1_reg[0]\(21),
      O => \Zero_Detecting[4].nibble_Zero_reg\
    );
\nibble_Zero0_inferred__4/i_\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \EX_Branch_CMP_Op1_reg[0]\(29),
      I1 => \EX_Branch_CMP_Op1_reg[0]\(24),
      I2 => \EX_Branch_CMP_Op1_reg[0]\(26),
      I3 => \EX_Branch_CMP_Op1_reg[0]\(25),
      I4 => \EX_Branch_CMP_Op1_reg[0]\(28),
      I5 => \EX_Branch_CMP_Op1_reg[0]\(27),
      O => \Zero_Detecting[5].nibble_Zero_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_address_hit is
  port (
    p_44_out : out STD_LOGIC;
    Hit : out STD_LOGIC;
    \Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg\ : out STD_LOGIC;
    \Performance_Debug_Control.dbg_stop_i_reg\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    of_brki_0x18 : in STD_LOGIC;
    \Performance_Debug_Control.normal_stop_i_reg\ : in STD_LOGIC;
    OF_PipeRun : in STD_LOGIC;
    Dbg_Reg_En : in STD_LOGIC_VECTOR ( 0 to 7 );
    \Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg\ : in STD_LOGIC;
    force_stop_i : in STD_LOGIC;
    single_Step_N : in STD_LOGIC;
    \Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg_0\ : in STD_LOGIC;
    EX_PipeRun : in STD_LOGIC;
    ex_Exception_Taken : in STD_LOGIC;
    mem_Exception_Taken : in STD_LOGIC;
    Dbg_TDI : in STD_LOGIC;
    Address : in STD_LOGIC_VECTOR ( 0 to 31 );
    Dbg_Clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_address_hit;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_address_hit is
  signal SRL16_MC15_1 : STD_LOGIC;
  signal SRL16_MC15_2 : STD_LOGIC;
  signal SRL16_MC15_3 : STD_LOGIC;
  signal SRL16_MC15_4 : STD_LOGIC;
  signal SRL16_MC15_5 : STD_LOGIC;
  signal SRL16_MC15_6 : STD_LOGIC;
  signal SRL16_MC15_7 : STD_LOGIC;
  signal SRL16_Sel_0 : STD_LOGIC;
  signal SRL16_Sel_1 : STD_LOGIC;
  signal SRL16_Sel_2 : STD_LOGIC;
  signal SRL16_Sel_3 : STD_LOGIC;
  signal SRL16_Sel_4 : STD_LOGIC;
  signal SRL16_Sel_5 : STD_LOGIC;
  signal SRL16_Sel_6 : STD_LOGIC;
  signal SRL16_Sel_7 : STD_LOGIC;
  signal carry_0 : STD_LOGIC;
  signal carry_1 : STD_LOGIC;
  signal carry_2 : STD_LOGIC;
  signal carry_3 : STD_LOGIC;
  signal carry_4 : STD_LOGIC;
  signal carry_5 : STD_LOGIC;
  signal carry_6 : STD_LOGIC;
  signal carry_7 : STD_LOGIC;
  signal lopt : STD_LOGIC;
  signal lopt_1 : STD_LOGIC;
  signal lopt_10 : STD_LOGIC;
  signal lopt_11 : STD_LOGIC;
  signal lopt_2 : STD_LOGIC;
  signal lopt_3 : STD_LOGIC;
  signal lopt_4 : STD_LOGIC;
  signal lopt_5 : STD_LOGIC;
  signal lopt_6 : STD_LOGIC;
  signal lopt_7 : STD_LOGIC;
  signal lopt_8 : STD_LOGIC;
  signal lopt_9 : STD_LOGIC;
  signal \which_pc__0\ : STD_LOGIC;
begin
\Compare[0].MUXCY_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_212
     port map (
      Q(0) => Q(1),
      SRL16_Sel_7 => SRL16_Sel_7,
      carry_7 => carry_7,
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => SRL16_Sel_6,
      lopt_3 => lopt_2,
      lopt_4 => lopt_3,
      lopt_5 => SRL16_Sel_5,
      lopt_6 => lopt_4,
      lopt_7 => lopt_5,
      lopt_8 => SRL16_Sel_4
    );
\Compare[0].SRLC16E_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRLC16E
     port map (
      Address(3) => Address(28),
      Address(2) => Address(29),
      Address(1) => Address(30),
      Address(0) => Address(31),
      Dbg_Clk => Dbg_Clk,
      Dbg_Reg_En(0 to 7) => Dbg_Reg_En(0 to 7),
      SRL16_MC15_7 => SRL16_MC15_7,
      SRL16_Sel_7 => SRL16_Sel_7,
      \which_pc__0\ => \which_pc__0\
    );
\Compare[1].MUXCY_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_213
     port map (
      SRL16_Sel_6 => SRL16_Sel_6,
      carry_6 => carry_6,
      carry_7 => carry_7,
      lopt => lopt,
      lopt_1 => lopt_1
    );
\Compare[1].SRLC16E_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRLC16E_214
     port map (
      Address(3) => Address(24),
      Address(2) => Address(25),
      Address(1) => Address(26),
      Address(0) => Address(27),
      Dbg_Clk => Dbg_Clk,
      SRL16_MC15_6 => SRL16_MC15_6,
      SRL16_MC15_7 => SRL16_MC15_7,
      SRL16_Sel_6 => SRL16_Sel_6,
      \which_pc__0\ => \which_pc__0\
    );
\Compare[2].MUXCY_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_215
     port map (
      SRL16_Sel_5 => SRL16_Sel_5,
      carry_5 => carry_5,
      carry_6 => carry_6,
      lopt => lopt_2,
      lopt_1 => lopt_3
    );
\Compare[2].SRLC16E_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRLC16E_216
     port map (
      Address(3) => Address(20),
      Address(2) => Address(21),
      Address(1) => Address(22),
      Address(0) => Address(23),
      Dbg_Clk => Dbg_Clk,
      SRL16_MC15_5 => SRL16_MC15_5,
      SRL16_MC15_6 => SRL16_MC15_6,
      SRL16_Sel_5 => SRL16_Sel_5,
      \which_pc__0\ => \which_pc__0\
    );
\Compare[3].MUXCY_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_217
     port map (
      SRL16_Sel_4 => SRL16_Sel_4,
      carry_4 => carry_4,
      carry_5 => carry_5,
      lopt => lopt_4,
      lopt_1 => lopt_5
    );
\Compare[3].SRLC16E_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRLC16E_218
     port map (
      Address(3) => Address(16),
      Address(2) => Address(17),
      Address(1) => Address(18),
      Address(0) => Address(19),
      Dbg_Clk => Dbg_Clk,
      SRL16_MC15_4 => SRL16_MC15_4,
      SRL16_MC15_5 => SRL16_MC15_5,
      SRL16_Sel_4 => SRL16_Sel_4,
      \which_pc__0\ => \which_pc__0\
    );
\Compare[4].MUXCY_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_219
     port map (
      SRL16_Sel_3 => SRL16_Sel_3,
      carry_3 => carry_3,
      carry_4 => carry_4,
      lopt => lopt_6,
      lopt_1 => lopt_7,
      lopt_2 => SRL16_Sel_2,
      lopt_3 => lopt_8,
      lopt_4 => lopt_9,
      lopt_5 => SRL16_Sel_1,
      lopt_6 => lopt_10,
      lopt_7 => lopt_11,
      lopt_8 => SRL16_Sel_0
    );
\Compare[4].SRLC16E_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRLC16E_220
     port map (
      Address(3) => Address(12),
      Address(2) => Address(13),
      Address(1) => Address(14),
      Address(0) => Address(15),
      Dbg_Clk => Dbg_Clk,
      SRL16_MC15_3 => SRL16_MC15_3,
      SRL16_MC15_4 => SRL16_MC15_4,
      SRL16_Sel_3 => SRL16_Sel_3,
      \which_pc__0\ => \which_pc__0\
    );
\Compare[5].MUXCY_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_221
     port map (
      SRL16_Sel_2 => SRL16_Sel_2,
      carry_2 => carry_2,
      carry_3 => carry_3,
      lopt => lopt_6,
      lopt_1 => lopt_7
    );
\Compare[5].SRLC16E_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRLC16E_222
     port map (
      Address(3) => Address(8),
      Address(2) => Address(9),
      Address(1) => Address(10),
      Address(0) => Address(11),
      Dbg_Clk => Dbg_Clk,
      SRL16_MC15_2 => SRL16_MC15_2,
      SRL16_MC15_3 => SRL16_MC15_3,
      SRL16_Sel_2 => SRL16_Sel_2,
      \which_pc__0\ => \which_pc__0\
    );
\Compare[6].MUXCY_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_223
     port map (
      SRL16_Sel_1 => SRL16_Sel_1,
      carry_1 => carry_1,
      carry_2 => carry_2,
      lopt => lopt_8,
      lopt_1 => lopt_9
    );
\Compare[6].SRLC16E_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRLC16E_224
     port map (
      Address(3) => Address(4),
      Address(2) => Address(5),
      Address(1) => Address(6),
      Address(0) => Address(7),
      Dbg_Clk => Dbg_Clk,
      SRL16_MC15_1 => SRL16_MC15_1,
      SRL16_MC15_2 => SRL16_MC15_2,
      SRL16_Sel_1 => SRL16_Sel_1,
      \which_pc__0\ => \which_pc__0\
    );
\Compare[7].MUXCY_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_225
     port map (
      SRL16_Sel_0 => SRL16_Sel_0,
      carry_0 => carry_0,
      carry_1 => carry_1,
      lopt => lopt_10,
      lopt_1 => lopt_11
    );
\Compare[7].SRLC16E_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRLC16E_226
     port map (
      Address(3) => Address(0),
      Address(2) => Address(1),
      Address(1) => Address(2),
      Address(0) => Address(3),
      Dbg_Clk => Dbg_Clk,
      Dbg_TDI => Dbg_TDI,
      SRL16_MC15_1 => SRL16_MC15_1,
      SRL16_Sel_0 => SRL16_Sel_0,
      \which_pc__0\ => \which_pc__0\
    );
\The_First_BreakPoints.MUXCY_Post\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_227
     port map (
      EX_PipeRun => EX_PipeRun,
      Hit => Hit,
      OF_PipeRun => OF_PipeRun,
      \Performance_Debug_Control.dbg_stop_i_reg\ => \Performance_Debug_Control.dbg_stop_i_reg\,
      \Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg\ => \Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg\,
      \Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg\ => \Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg\,
      \Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg_0\ => \Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg_0\,
      \Performance_Debug_Control.normal_stop_i_reg\ => \Performance_Debug_Control.normal_stop_i_reg\,
      Q(0) => Q(0),
      carry_0 => carry_0,
      ex_Exception_Taken => ex_Exception_Taken,
      force_stop_i => force_stop_i,
      mem_Exception_Taken => mem_Exception_Taken,
      of_brki_0x18 => of_brki_0x18,
      p_44_out => p_44_out,
      single_Step_N => single_Step_N
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_and is
  port (
    iside_data_strobe_combined2 : out STD_LOGIC;
    wb_exception_i_reg : in STD_LOGIC;
    iside_data_strobe_combined : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_and;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_and is
begin
MUXCY_I: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_23
     port map (
      iside_data_strobe_combined => iside_data_strobe_combined,
      iside_data_strobe_combined2 => iside_data_strobe_combined2,
      lopt => lopt,
      lopt_1 => lopt_1,
      wb_exception_i_reg => wb_exception_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_and_129 is
  port (
    mem_read_cache_hit_direct : out STD_LOGIC;
    mem_cache_hit : in STD_LOGIC;
    mem_write_req_reg : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_and_129 : entity is "carry_and";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_and_129;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_and_129 is
begin
MUXCY_I: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_143
     port map (
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => lopt_2,
      mem_cache_hit => mem_cache_hit,
      mem_read_cache_hit_direct => mem_read_cache_hit_direct,
      mem_write_req_reg => mem_write_req_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_and_130 is
  port (
    mem_read_cache_miss_i : out STD_LOGIC;
    mem_tag_miss_without_parity : in STD_LOGIC;
    mem_valid_req : in STD_LOGIC;
    mem_write_req_reg : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_and_130 : entity is "carry_and";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_and_130;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_and_130 is
begin
MUXCY_I: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_142
     port map (
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => lopt_2,
      mem_read_cache_miss_i => mem_read_cache_miss_i,
      mem_tag_miss_without_parity => mem_tag_miss_without_parity,
      mem_valid_req => mem_valid_req,
      mem_write_req_reg => mem_write_req_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_and_148 is
  port (
    mem_cache_hit : out STD_LOGIC;
    Trace_Cache_Hit0 : out STD_LOGIC;
    \Using_FPGA.Native\ : in STD_LOGIC;
    mem_tag_hit_without_parity : in STD_LOGIC;
    mem_first_cycle : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_and_148 : entity is "carry_and";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_and_148;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_and_148 is
begin
MUXCY_I: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_149
     port map (
      Trace_Cache_Hit0 => Trace_Cache_Hit0,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      lopt => lopt,
      lopt_1 => lopt_1,
      mem_cache_hit => mem_cache_hit,
      mem_first_cycle => mem_first_cycle,
      mem_tag_hit_without_parity => mem_tag_hit_without_parity
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_and_239 is
  port (
    of_PipeRun_carry_1 : out STD_LOGIC;
    mem_is_multi_or_load_instr_reg : in STD_LOGIC;
    of_PipeRun_carry_2 : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_and_239 : entity is "carry_and";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_and_239;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_and_239 is
begin
MUXCY_I: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_307
     port map (
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => lopt_2,
      mem_is_multi_or_load_instr_reg => mem_is_multi_or_load_instr_reg,
      of_PipeRun_carry_1 => of_PipeRun_carry_1,
      of_PipeRun_carry_2 => of_PipeRun_carry_2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_and_240 is
  port (
    of_PipeRun_for_ce : out STD_LOGIC;
    ex_write_icache_done_i_reg : out STD_LOGIC;
    ex_jump_nodelay_reg : out STD_LOGIC;
    of_read_imm_reg_ii_reg : out STD_LOGIC;
    of_Take_Interrupt_hold_reg : out STD_LOGIC;
    \Using_FPGA.Native\ : out STD_LOGIC;
    of_PipeRun_carry_1 : in STD_LOGIC;
    ex_write_icache_done_i : in STD_LOGIC;
    icache_idle : in STD_LOGIC;
    ex_valid_reg : in STD_LOGIC;
    ex_Write_ICache_i : in STD_LOGIC;
    ex_jump_nodelay_reg_0 : in STD_LOGIC;
    of_Take_Interrupt : in STD_LOGIC;
    ex_jump : in STD_LOGIC;
    of_branch_with_delayslot118_out : in STD_LOGIC;
    if_missed_fetch_reg : in STD_LOGIC;
    sync_reset : in STD_LOGIC;
    wb_exception_i_reg : in STD_LOGIC;
    mem_exception_from_ex : in STD_LOGIC;
    mem_valid_reg : in STD_LOGIC;
    ex_valid_reg_0 : in STD_LOGIC;
    LOCKSTEP_Master_Out : in STD_LOGIC_VECTOR ( 0 to 0 );
    of_read_imm_reg_ii : in STD_LOGIC;
    ex_jump_nodelay_reg_1 : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    of_Take_Interrupt_hold : in STD_LOGIC;
    of_pause : in STD_LOGIC;
    \wb_exception_kind_i_reg[28]\ : in STD_LOGIC;
    ex_MSR_cmb2_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    of_MSR : in STD_LOGIC_VECTOR ( 0 to 0 );
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_and_240 : entity is "carry_and";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_and_240;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_and_240 is
begin
MUXCY_I: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_306
     port map (
      LOCKSTEP_Master_Out(0) => LOCKSTEP_Master_Out(0),
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_0\,
      ex_MSR_cmb2_out(0) => ex_MSR_cmb2_out(0),
      ex_Write_ICache_i => ex_Write_ICache_i,
      ex_jump => ex_jump,
      ex_jump_nodelay_reg => ex_jump_nodelay_reg,
      ex_jump_nodelay_reg_0 => ex_jump_nodelay_reg_0,
      ex_jump_nodelay_reg_1 => ex_jump_nodelay_reg_1,
      ex_valid_reg => ex_valid_reg,
      ex_valid_reg_0 => ex_valid_reg_0,
      ex_write_icache_done_i => ex_write_icache_done_i,
      ex_write_icache_done_i_reg => ex_write_icache_done_i_reg,
      icache_idle => icache_idle,
      if_missed_fetch_reg => if_missed_fetch_reg,
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => lopt_2,
      mem_exception_from_ex => mem_exception_from_ex,
      mem_valid_reg => mem_valid_reg,
      of_MSR(0) => of_MSR(0),
      of_PipeRun_carry_1 => of_PipeRun_carry_1,
      of_Take_Interrupt => of_Take_Interrupt,
      of_Take_Interrupt_hold => of_Take_Interrupt_hold,
      of_Take_Interrupt_hold_reg => of_Take_Interrupt_hold_reg,
      of_branch_with_delayslot118_out => of_branch_with_delayslot118_out,
      of_pause => of_pause,
      of_read_imm_reg_ii => of_read_imm_reg_ii,
      of_read_imm_reg_ii_reg => of_read_imm_reg_ii_reg,
      sync_reset => sync_reset,
      use_Reg_Neg_S_reg => of_PipeRun_for_ce,
      wb_exception_i_reg => wb_exception_i_reg,
      \wb_exception_kind_i_reg[28]\ => \wb_exception_kind_i_reg[28]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_and_241 is
  port (
    of_PipeRun_carry_10 : out STD_LOGIC;
    \Using_LWX_SWX_instr.ex_reservation_reg\ : out STD_LOGIC;
    mem_valid_reg : in STD_LOGIC;
    icache_idle : in STD_LOGIC;
    ex_write_icache_done_i : in STD_LOGIC;
    ex_Write_ICache_i : in STD_LOGIC;
    ex_valid_reg : in STD_LOGIC;
    ex_Take_Intr_or_Exc_reg : in STD_LOGIC;
    \Performance_Debug_Control.ex_dbg_pc_hit_i_reg\ : in STD_LOGIC;
    \Performance_Debug_Control.dbg_stop_if_delay_i_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ex_Interrupt_Brk_combo_reg : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_and_241 : entity is "carry_and";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_and_241;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_and_241 is
begin
MUXCY_I: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_305
     port map (
      \Performance_Debug_Control.dbg_stop_if_delay_i_reg\(0) => \Performance_Debug_Control.dbg_stop_if_delay_i_reg\(0),
      \Performance_Debug_Control.ex_dbg_pc_hit_i_reg\ => \Performance_Debug_Control.ex_dbg_pc_hit_i_reg\,
      \Using_LWX_SWX_instr.ex_reservation_reg\ => \Using_LWX_SWX_instr.ex_reservation_reg\,
      ex_Interrupt_Brk_combo_reg => ex_Interrupt_Brk_combo_reg,
      ex_Take_Intr_or_Exc_reg => ex_Take_Intr_or_Exc_reg,
      ex_Write_ICache_i => ex_Write_ICache_i,
      ex_valid_reg => ex_valid_reg,
      ex_write_icache_done_i => ex_write_icache_done_i,
      icache_idle => icache_idle,
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => lopt_2,
      mem_valid_reg => mem_valid_reg,
      of_PipeRun_carry_10 => of_PipeRun_carry_10
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_and_242 is
  port (
    of_PipeRun_carry_9 : out STD_LOGIC;
    \Using_FPGA.Native\ : out STD_LOGIC;
    ex_branch_with_delayslot_reg : in STD_LOGIC;
    of_PipeRun_carry_10 : in STD_LOGIC;
    ex_jump_hold : in STD_LOGIC;
    ex_mbar_stall_no_sleep_1 : in STD_LOGIC;
    ex_first_cycle : in STD_LOGIC;
    ex_Take_Intr_or_Exc_reg : in STD_LOGIC;
    ex_mbar_decode : in STD_LOGIC;
    ex_mbar_sleep : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : in STD_LOGIC;
    lopt_8 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_and_242 : entity is "carry_and";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_and_242;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_and_242 is
begin
MUXCY_I: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_304
     port map (
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      ex_Take_Intr_or_Exc_reg => ex_Take_Intr_or_Exc_reg,
      ex_branch_with_delayslot_reg => ex_branch_with_delayslot_reg,
      ex_first_cycle => ex_first_cycle,
      ex_jump_hold => ex_jump_hold,
      ex_mbar_decode => ex_mbar_decode,
      ex_mbar_sleep => ex_mbar_sleep,
      ex_mbar_stall_no_sleep_1 => ex_mbar_stall_no_sleep_1,
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => lopt_2,
      lopt_3 => lopt_3,
      lopt_4 => lopt_4,
      lopt_5 => lopt_5,
      lopt_6 => lopt_6,
      lopt_7 => lopt_7,
      lopt_8 => lopt_8,
      of_PipeRun_carry_10 => of_PipeRun_carry_10,
      of_PipeRun_carry_9 => of_PipeRun_carry_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_and_243 is
  port (
    \Using_FPGA.Native\ : out STD_LOGIC;
    \Performance_Debug_Control.ex_dbg_pc_hit_i_reg\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    mem_valid_reg : out STD_LOGIC;
    of_clear_MSR_BIP_hold_cmb92_out : out STD_LOGIC;
    of_set_MSR_IE_hold_reg : out STD_LOGIC;
    mem_gpr_write_reg : out STD_LOGIC;
    mem_gpr_write_dbg_reg : out STD_LOGIC;
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    of_PipeRun_carry_9 : in STD_LOGIC;
    mem_valid_reg_0 : in STD_LOGIC;
    ex_valid_reg : in STD_LOGIC;
    \Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg\ : in STD_LOGIC;
    p_44_out : in STD_LOGIC;
    \Performance_Debug_Control.ex_dbg_pc_hit_i_reg_0\ : in STD_LOGIC;
    wb_exception_i_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \Performance_Debug_Control.dbg_freeze_nohalt_reg\ : in STD_LOGIC;
    \Use_Async_Reset.sync_reset_reg\ : in STD_LOGIC;
    mem_exception_from_ex : in STD_LOGIC;
    ex_Take_Intr_or_Exc_reg : in STD_LOGIC;
    mem_valid_reg_1 : in STD_LOGIC;
    mem_valid_reg_2 : in STD_LOGIC;
    I0 : in STD_LOGIC;
    ex_Interrupt_Brk_combo_reg : in STD_LOGIC;
    of_clear_MSR_BIP_hold_s : in STD_LOGIC;
    of_pause_reg : in STD_LOGIC;
    \ex_gpr_write_addr_reg[4]\ : in STD_LOGIC;
    of_set_MSR_IE_hold_reg_0 : in STD_LOGIC;
    sync_reset : in STD_LOGIC;
    ex_gpr_write_reg : in STD_LOGIC;
    mem_gpr_write : in STD_LOGIC;
    ex_gpr_write_dbg : in STD_LOGIC;
    mem_gpr_write_dbg : in STD_LOGIC;
    \wb_exception_kind_i_reg[28]\ : in STD_LOGIC;
    ex_MSR_cmb2_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_and_243 : entity is "carry_and";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_and_243;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_and_243 is
begin
MUXCY_I: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_303
     port map (
      E(0) => E(0),
      I0 => I0,
      \Performance_Debug_Control.dbg_freeze_nohalt_reg\ => \Performance_Debug_Control.dbg_freeze_nohalt_reg\,
      \Performance_Debug_Control.ex_dbg_pc_hit_i_reg\ => \Performance_Debug_Control.ex_dbg_pc_hit_i_reg\,
      \Performance_Debug_Control.ex_dbg_pc_hit_i_reg_0\ => \Performance_Debug_Control.ex_dbg_pc_hit_i_reg_0\,
      \Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg\ => \Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg\,
      Q(2 downto 0) => Q(2 downto 0),
      \Use_Async_Reset.sync_reset_reg\ => \Use_Async_Reset.sync_reset_reg\,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_0\,
      \Using_FPGA.Native_2\ => \Using_FPGA.Native_1\,
      ex_Interrupt_Brk_combo_reg => ex_Interrupt_Brk_combo_reg,
      ex_MSR_cmb2_out(0) => ex_MSR_cmb2_out(0),
      ex_Take_Intr_or_Exc_reg => ex_Take_Intr_or_Exc_reg,
      \ex_gpr_write_addr_reg[4]\ => \ex_gpr_write_addr_reg[4]\,
      ex_gpr_write_dbg => ex_gpr_write_dbg,
      ex_gpr_write_reg => ex_gpr_write_reg,
      ex_valid_reg => ex_valid_reg,
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => lopt_2,
      mem_exception_from_ex => mem_exception_from_ex,
      mem_gpr_write => mem_gpr_write,
      mem_gpr_write_dbg => mem_gpr_write_dbg,
      mem_gpr_write_dbg_reg => mem_gpr_write_dbg_reg,
      mem_gpr_write_reg => mem_gpr_write_reg,
      mem_valid_reg => mem_valid_reg,
      mem_valid_reg_0 => mem_valid_reg_0,
      mem_valid_reg_1 => mem_valid_reg_1,
      mem_valid_reg_2 => mem_valid_reg_2,
      of_PipeRun_carry_9 => of_PipeRun_carry_9,
      of_clear_MSR_BIP_hold_cmb92_out => of_clear_MSR_BIP_hold_cmb92_out,
      of_clear_MSR_BIP_hold_s => of_clear_MSR_BIP_hold_s,
      of_pause_reg => of_pause_reg,
      of_set_MSR_IE_hold_reg => of_set_MSR_IE_hold_reg,
      of_set_MSR_IE_hold_reg_0 => of_set_MSR_IE_hold_reg_0,
      p_44_out => p_44_out,
      sync_reset => sync_reset,
      wb_exception_i_reg => wb_exception_i_reg,
      \wb_exception_kind_i_reg[28]\ => \wb_exception_kind_i_reg[28]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_and_244 is
  port (
    of_PipeRun_carry_7 : out STD_LOGIC;
    of_pipe_ctrl_reg0 : in STD_LOGIC;
    ex_branch_with_delayslot_reg : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_and_244 : entity is "carry_and";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_and_244;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_and_244 is
begin
MUXCY_I: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_302
     port map (
      ex_branch_with_delayslot_reg => ex_branch_with_delayslot_reg,
      lopt => lopt,
      lopt_1 => lopt_1,
      of_PipeRun_carry_7 => of_PipeRun_carry_7,
      of_pipe_ctrl_reg0 => of_pipe_ctrl_reg0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_and_245 is
  port (
    of_PipeRun_carry_6 : out STD_LOGIC;
    A : in STD_LOGIC;
    of_PipeRun_carry_7 : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_and_245 : entity is "carry_and";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_and_245;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_and_245 is
begin
MUXCY_I: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_301
     port map (
      A => A,
      lopt => lopt,
      lopt_1 => lopt_1,
      of_PipeRun_carry_6 => of_PipeRun_carry_6,
      of_PipeRun_carry_7 => of_PipeRun_carry_7
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_and_246 is
  port (
    of_PipeRun_carry_5 : out STD_LOGIC;
    mem_is_multi_or_load_instr_reg : in STD_LOGIC;
    of_PipeRun_carry_6 : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : in STD_LOGIC;
    lopt_8 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_and_246 : entity is "carry_and";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_and_246;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_and_246 is
begin
MUXCY_I: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_300
     port map (
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => lopt_2,
      lopt_3 => lopt_3,
      lopt_4 => lopt_4,
      lopt_5 => lopt_5,
      lopt_6 => lopt_6,
      lopt_7 => lopt_7,
      lopt_8 => lopt_8,
      mem_is_multi_or_load_instr_reg => mem_is_multi_or_load_instr_reg,
      of_PipeRun_carry_5 => of_PipeRun_carry_5,
      of_PipeRun_carry_6 => of_PipeRun_carry_6
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_and_247 is
  port (
    of_PipeRun_carry_4 : out STD_LOGIC;
    ex_is_multi_or_load_instr_reg : in STD_LOGIC;
    of_PipeRun_carry_5 : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_and_247 : entity is "carry_and";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_and_247;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_and_247 is
begin
MUXCY_I: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_299
     port map (
      ex_is_multi_or_load_instr_reg => ex_is_multi_or_load_instr_reg,
      lopt => lopt,
      lopt_1 => lopt_1,
      of_PipeRun_carry_4 => of_PipeRun_carry_4,
      of_PipeRun_carry_5 => of_PipeRun_carry_5
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_and_248 is
  port (
    of_PipeRun_carry_3 : out STD_LOGIC;
    mem_is_multi_or_load_instr_reg : in STD_LOGIC;
    of_PipeRun_carry_4 : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_and_248 : entity is "carry_and";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_and_248;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_and_248 is
begin
MUXCY_I: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_298
     port map (
      lopt => lopt,
      lopt_1 => lopt_1,
      mem_is_multi_or_load_instr_reg => mem_is_multi_or_load_instr_reg,
      of_PipeRun_carry_3 => of_PipeRun_carry_3,
      of_PipeRun_carry_4 => of_PipeRun_carry_4
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_and_249 is
  port (
    of_PipeRun_carry_2 : out STD_LOGIC;
    \Using_FPGA.Native\ : in STD_LOGIC;
    of_PipeRun_carry_3 : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_and_249 : entity is "carry_and";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_and_249;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_and_249 is
begin
MUXCY_I: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_297
     port map (
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      lopt => lopt,
      lopt_1 => lopt_1,
      of_PipeRun_carry_2 => of_PipeRun_carry_2,
      of_PipeRun_carry_3 => of_PipeRun_carry_3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_and_273 is
  port (
    I_AS : out STD_LOGIC;
    \Using_FPGA.Native\ : in STD_LOGIC;
    ib_addr_strobe_iii : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_and_273 : entity is "carry_and";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_and_273;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_and_273 is
begin
MUXCY_I: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_296
     port map (
      I_AS => I_AS,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      ib_addr_strobe_iii => ib_addr_strobe_iii,
      lopt => lopt,
      lopt_1 => lopt_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_and_275 is
  port (
    ib_addr_strobe_iii : out STD_LOGIC;
    \out\ : in STD_LOGIC;
    ib_ready_MMU_or_not_if_fetch_in_progress : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_and_275 : entity is "carry_and";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_and_275;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_and_275 is
begin
MUXCY_I: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_294
     port map (
      ib_addr_strobe_iii => ib_addr_strobe_iii,
      ib_ready_MMU_or_not_if_fetch_in_progress => ib_ready_MMU_or_not_if_fetch_in_progress,
      lopt => lopt,
      lopt_1 => lopt_1,
      \out\ => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_and_277 is
  port (
    if_pc_incr_carry1 : out STD_LOGIC;
    \Performance_Debug_Control.dbg_stop_if_delay_i_reg\ : in STD_LOGIC;
    if_pc_incr_carry0 : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_and_277 : entity is "carry_and";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_and_277;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_and_277 is
begin
MUXCY_I: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_292
     port map (
      \Performance_Debug_Control.dbg_stop_if_delay_i_reg\ => \Performance_Debug_Control.dbg_stop_if_delay_i_reg\,
      if_pc_incr_carry0 => if_pc_incr_carry0,
      if_pc_incr_carry1 => if_pc_incr_carry1,
      lopt => lopt,
      lopt_1 => lopt_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_and_278 is
  port (
    if_pc_incr_carry0 : out STD_LOGIC;
    if_missed_fetch : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : in STD_LOGIC;
    lopt_8 : in STD_LOGIC;
    lopt_9 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_and_278 : entity is "carry_and";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_and_278;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_and_278 is
begin
MUXCY_I: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_291
     port map (
      if_missed_fetch => if_missed_fetch,
      if_pc_incr_carry0 => if_pc_incr_carry0,
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => lopt_2,
      lopt_3 => lopt_3,
      lopt_4 => lopt_4,
      lopt_5 => lopt_5,
      lopt_6 => lopt_6,
      lopt_7 => lopt_7,
      lopt_8 => lopt_8,
      lopt_9 => lopt_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_and_279 is
  port (
    CI : out STD_LOGIC;
    jump_or_not_full0 : in STD_LOGIC;
    if_pc_incr_carry1 : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_and_279 : entity is "carry_and";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_and_279;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_and_279 is
begin
MUXCY_I: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_290
     port map (
      CI => CI,
      if_pc_incr_carry1 => if_pc_incr_carry1,
      jump_or_not_full0 => jump_or_not_full0,
      lopt => lopt,
      lopt_1 => lopt_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_and_280 is
  port (
    Trace_WB_Jump_Taken_reg : out STD_LOGIC;
    wb_valid_reg : out STD_LOGIC;
    wb_gpr_write_dbg0 : out STD_LOGIC;
    wb_gpr_write_i0 : out STD_LOGIC;
    \Using_FPGA.Native\ : out STD_LOGIC;
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    \Using_FPGA.Native_1\ : out STD_LOGIC;
    \Using_FPGA.Native_2\ : out STD_LOGIC;
    \Using_FPGA.Native_3\ : out STD_LOGIC;
    mem_wait_on_ready_N : in STD_LOGIC;
    WB_PipeRun : in STD_LOGIC;
    mem_valid_reg : in STD_LOGIC;
    wb_valid_reg_0 : in STD_LOGIC;
    sync_reset : in STD_LOGIC;
    mem_gpr_write_dbg : in STD_LOGIC;
    wb_exception_i_reg : in STD_LOGIC;
    mem_gpr_write : in STD_LOGIC;
    \wb_exception_kind_i_reg[28]\ : in STD_LOGIC;
    \Using_FPGA.Native_4\ : in STD_LOGIC;
    \Using_FPGA.Native_5\ : in STD_LOGIC;
    \Using_FPGA.Native_6\ : in STD_LOGIC;
    \Using_FPGA.Native_7\ : in STD_LOGIC;
    \Using_FPGA.Native_8\ : in STD_LOGIC;
    \Using_FPGA.Native_9\ : in STD_LOGIC;
    \Using_FPGA.Native_10\ : in STD_LOGIC;
    \Using_FPGA.Native_11\ : in STD_LOGIC;
    ex_MSR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_12\ : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_and_280 : entity is "carry_and";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_and_280;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_and_280 is
begin
MUXCY_I: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_283
     port map (
      Trace_WB_Jump_Taken_reg => Trace_WB_Jump_Taken_reg,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_0\,
      \Using_FPGA.Native_10\ => \Using_FPGA.Native_9\,
      \Using_FPGA.Native_11\ => \Using_FPGA.Native_10\,
      \Using_FPGA.Native_12\ => \Using_FPGA.Native_11\,
      \Using_FPGA.Native_13\ => \Using_FPGA.Native_12\,
      \Using_FPGA.Native_2\ => \Using_FPGA.Native_1\,
      \Using_FPGA.Native_3\ => \Using_FPGA.Native_2\,
      \Using_FPGA.Native_4\ => \Using_FPGA.Native_3\,
      \Using_FPGA.Native_5\ => \Using_FPGA.Native_4\,
      \Using_FPGA.Native_6\ => \Using_FPGA.Native_5\,
      \Using_FPGA.Native_7\ => \Using_FPGA.Native_6\,
      \Using_FPGA.Native_8\ => \Using_FPGA.Native_7\,
      \Using_FPGA.Native_9\ => \Using_FPGA.Native_8\,
      WB_PipeRun => WB_PipeRun,
      ex_MSR(0) => ex_MSR(0),
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => lopt_2,
      mem_gpr_write => mem_gpr_write,
      mem_gpr_write_dbg => mem_gpr_write_dbg,
      mem_valid_reg => mem_valid_reg,
      mem_wait_on_ready_N => mem_wait_on_ready_N,
      sync_reset => sync_reset,
      wb_exception_i_reg => wb_exception_i_reg,
      \wb_exception_kind_i_reg[28]\ => \wb_exception_kind_i_reg[28]\,
      wb_gpr_write_dbg0 => wb_gpr_write_dbg0,
      wb_gpr_write_i0 => wb_gpr_write_i0,
      wb_valid_reg => wb_valid_reg,
      wb_valid_reg_0 => wb_valid_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_and_5 is
  port (
    word_is_valid : out STD_LOGIC;
    \Using_FPGA.Native\ : in STD_LOGIC;
    Carry_OUT : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_and_5 : entity is "carry_and";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_and_5;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_and_5 is
begin
MUXCY_I: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_6
     port map (
      Carry_OUT => Carry_OUT,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      lopt => lopt,
      lopt_1 => lopt_1,
      word_is_valid => word_is_valid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_or is
  port (
    iside_data_strobe_combined : out STD_LOGIC;
    S : in STD_LOGIC;
    icache_data_strobe : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_or;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_or is
begin
MUXCY_I: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_22
     port map (
      S => S,
      icache_data_strobe => icache_data_strobe,
      iside_data_strobe_combined => iside_data_strobe_combined,
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => lopt_2,
      lopt_3 => lopt_3,
      lopt_4 => lopt_4,
      lopt_5 => lopt_5,
      lopt_6 => lopt_6,
      lopt_7 => lopt_7
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_or_125 is
  port (
    dcache_data_strobe_iiii : out STD_LOGIC;
    mem_data_updated_reg : in STD_LOGIC;
    mem_read_cache_hit : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : in STD_LOGIC;
    lopt_8 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_or_125 : entity is "carry_or";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_or_125;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_or_125 is
begin
MUXCY_I: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_147
     port map (
      dcache_data_strobe_iiii => dcache_data_strobe_iiii,
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => lopt_2,
      lopt_3 => lopt_3,
      lopt_4 => lopt_4,
      lopt_5 => lopt_5,
      lopt_6 => lopt_6,
      lopt_7 => lopt_7,
      lopt_8 => lopt_8,
      mem_data_updated_reg => mem_data_updated_reg,
      mem_read_cache_hit => mem_read_cache_hit
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_or_126 is
  port (
    dcache_data_strobe_iii : out STD_LOGIC;
    mem_data_updated_reg : in STD_LOGIC;
    dcache_data_strobe_iiii : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_or_126 : entity is "carry_or";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_or_126;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_or_126 is
begin
MUXCY_I: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_146
     port map (
      dcache_data_strobe_iii => dcache_data_strobe_iii,
      dcache_data_strobe_iiii => dcache_data_strobe_iiii,
      lopt => lopt,
      lopt_1 => lopt_1,
      mem_data_updated_reg => mem_data_updated_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_or_127 is
  port (
    dcache_data_strobe_ii : out STD_LOGIC;
    \CacheLine_Cnt_reg[1]\ : in STD_LOGIC;
    dcache_data_strobe_iii : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_or_127 : entity is "carry_or";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_or_127;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_or_127 is
begin
MUXCY_I: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_145
     port map (
      \CacheLine_Cnt_reg[1]\ => \CacheLine_Cnt_reg[1]\,
      dcache_data_strobe_ii => dcache_data_strobe_ii,
      dcache_data_strobe_iii => dcache_data_strobe_iii,
      lopt => lopt,
      lopt_1 => lopt_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_or_128 is
  port (
    mem_read_cache_hit : out STD_LOGIC;
    mem_read_cache_hit_direct : in STD_LOGIC;
    mem_write_req_reg : in STD_LOGIC;
    use_cacheline_copy : in STD_LOGIC;
    cacheline_copy_hit0 : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_or_128 : entity is "carry_or";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_or_128;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_or_128 is
begin
MUXCY_I: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_144
     port map (
      cacheline_copy_hit0 => cacheline_copy_hit0,
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => lopt_2,
      mem_read_cache_hit => mem_read_cache_hit,
      mem_read_cache_hit_direct => mem_read_cache_hit_direct,
      mem_write_req_reg => mem_write_req_reg,
      use_cacheline_copy => use_cacheline_copy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_or_2 is
  port (
    ib_ready : out STD_LOGIC;
    S_0 : in STD_LOGIC;
    iside_data_strobe_combined2 : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_or_2 : entity is "carry_or";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_or_2;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_or_2 is
begin
MUXCY_I: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_21
     port map (
      S_0 => S_0,
      ib_ready => ib_ready,
      iside_data_strobe_combined2 => iside_data_strobe_combined2,
      lopt => lopt,
      lopt_1 => lopt_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_or_27 is
  port (
    mem_read_cache_miss : out STD_LOGIC;
    \Using_AXI.M_AXI_ARCACHE_reg[3]\ : out STD_LOGIC;
    \Use_XX_Accesses.No_Coherence.ongoing_accesses_reg[1]\ : out STD_LOGIC;
    \Use_XX_Accesses.No_Coherence.ongoing_accesses_reg[0]\ : out STD_LOGIC;
    mem_read_cache_miss_i : in STD_LOGIC;
    read_req_done : in STD_LOGIC;
    mem_write_req_reg : in STD_LOGIC;
    mem_valid_req : in STD_LOGIC;
    mem_valid_req_XX_reg : in STD_LOGIC;
    ongoing_accesses : in STD_LOGIC_VECTOR ( 1 downto 0 );
    mem_first_cycle : in STD_LOGIC;
    p_16_in : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_or_27 : entity is "carry_or";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_or_27;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_or_27 is
begin
MUXCY_I: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_188
     port map (
      \Use_XX_Accesses.No_Coherence.ongoing_accesses_reg[0]\ => \Use_XX_Accesses.No_Coherence.ongoing_accesses_reg[0]\,
      \Use_XX_Accesses.No_Coherence.ongoing_accesses_reg[1]\ => \Use_XX_Accesses.No_Coherence.ongoing_accesses_reg[1]\,
      \Using_AXI.M_AXI_ARCACHE_reg[3]\ => mem_read_cache_miss,
      \Using_AXI.M_AXI_ARCACHE_reg[3]_0\ => \Using_AXI.M_AXI_ARCACHE_reg[3]\,
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => lopt_2,
      mem_first_cycle => mem_first_cycle,
      mem_read_cache_miss_i => mem_read_cache_miss_i,
      mem_valid_req => mem_valid_req,
      mem_valid_req_XX_reg => mem_valid_req_XX_reg,
      mem_write_req_reg => mem_write_req_reg,
      ongoing_accesses(1 downto 0) => ongoing_accesses(1 downto 0),
      p_16_in => p_16_in,
      read_req_done => read_req_done
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_or_274 is
  port (
    ib_ready_MMU_or_not_if_fetch_in_progress : out STD_LOGIC;
    if_fetch_in_progress_reg : in STD_LOGIC;
    ib_Ready_MMU : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_or_274 : entity is "carry_or";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_or_274;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_or_274 is
begin
MUXCY_I: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_295
     port map (
      ib_Ready_MMU => ib_Ready_MMU,
      ib_ready_MMU_or_not_if_fetch_in_progress => ib_ready_MMU_or_not_if_fetch_in_progress,
      if_fetch_in_progress_reg => if_fetch_in_progress_reg,
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => lopt_2,
      lopt_3 => lopt_3,
      lopt_4 => lopt_4,
      lopt_5 => lopt_5
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_or_276 is
  port (
    ib_Ready_MMU : out STD_LOGIC;
    ex_jump_nodelay_reg : out STD_LOGIC;
    if_fetch_in_progress_reg : out STD_LOGIC;
    ib_ready : in STD_LOGIC;
    if_missed_fetch : in STD_LOGIC;
    if_fetch_in_progress_reg_0 : in STD_LOGIC;
    \Using_FPGA.Native\ : in STD_LOGIC;
    \Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_or_276 : entity is "carry_or";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_or_276;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_or_276 is
begin
MUXCY_I: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_293
     port map (
      D(0) => D(0),
      \Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg\ => \Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg\,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      ex_jump_nodelay_reg => ex_jump_nodelay_reg,
      ib_Ready_MMU => ib_Ready_MMU,
      ib_ready => ib_ready,
      if_fetch_in_progress_reg => if_fetch_in_progress_reg,
      if_fetch_in_progress_reg_0 => if_fetch_in_progress_reg_0,
      if_missed_fetch => if_missed_fetch,
      lopt => lopt,
      lopt_1 => lopt_1,
      sync_reset => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_or_28 is
  port (
    Trace_Cache_Rdy_reg : out STD_LOGIC;
    dcache_data_strobe_ii : in STD_LOGIC;
    \Use_XX_Accesses.No_Coherence.xx_valid_data_reg\ : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_or_28 : entity is "carry_or";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_or_28;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_or_28 is
begin
MUXCY_I: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_187
     port map (
      Trace_Cache_Rdy_reg => Trace_Cache_Rdy_reg,
      \Use_XX_Accesses.No_Coherence.xx_valid_data_reg\ => \Use_XX_Accesses.No_Coherence.xx_valid_data_reg\,
      dcache_data_strobe_ii => dcache_data_strobe_ii,
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => lopt_2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_or_281 is
  port (
    mem_wait_on_ready_N : out STD_LOGIC;
    mem_databus_ready : in STD_LOGIC;
    mem_valid_reg : in STD_LOGIC;
    mem_Write_DCache : in STD_LOGIC;
    mem_load_store_access : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_or_281 : entity is "carry_or";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_or_281;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_or_281 is
begin
MUXCY_I: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_282
     port map (
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => lopt_2,
      mem_Write_DCache => mem_Write_DCache,
      mem_databus_ready => mem_databus_ready,
      mem_load_store_access => mem_load_store_access,
      mem_valid_reg => mem_valid_reg,
      mem_wait_on_ready_N => mem_wait_on_ready_N
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_or_3 is
  port (
    mem_databus_ready : out STD_LOGIC;
    mem_access_completed_reg : in STD_LOGIC;
    mem_dcache_data_strobe : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : in STD_LOGIC;
    lopt_8 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_or_3 : entity is "carry_or";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_or_3;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_or_3 is
begin
MUXCY_I: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY
     port map (
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => lopt_2,
      lopt_3 => lopt_3,
      lopt_4 => lopt_4,
      lopt_5 => lopt_5,
      lopt_6 => lopt_6,
      lopt_7 => lopt_7,
      lopt_8 => lopt_8,
      mem_access_completed_reg => mem_access_completed_reg,
      mem_databus_ready => mem_databus_ready,
      mem_dcache_data_strobe => mem_dcache_data_strobe
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_or_4 is
  port (
    icache_data_strobe : out STD_LOGIC;
    word_is_valid : in STD_LOGIC;
    \A__0\ : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_or_4 : entity is "carry_or";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_or_4;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_or_4 is
begin
MUXCY_I: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_7
     port map (
      \A__0\ => \A__0\,
      icache_data_strobe => icache_data_strobe,
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => lopt_2,
      word_is_valid => word_is_valid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_comparator is
  port (
    mem_tag_hit_without_parity : out STD_LOGIC;
    S : in STD_LOGIC;
    \Comp_Carry_Chain[1].carry_sel_reg\ : in STD_LOGIC;
    \Comp_Carry_Chain[2].carry_sel_reg\ : in STD_LOGIC;
    \Comp_Carry_Chain[3].carry_sel_reg\ : in STD_LOGIC;
    \Comp_Carry_Chain[4].carry_sel_reg\ : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : in STD_LOGIC;
    lopt_8 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_comparator;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_comparator is
  signal carry_chain_1 : STD_LOGIC;
  signal carry_chain_2 : STD_LOGIC;
  signal carry_chain_3 : STD_LOGIC;
  signal carry_chain_4 : STD_LOGIC;
  signal \^lopt\ : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
  signal lopt_10 : STD_LOGIC;
  signal lopt_11 : STD_LOGIC;
  signal lopt_12 : STD_LOGIC;
  signal lopt_13 : STD_LOGIC;
  signal lopt_14 : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal \^lopt_3\ : STD_LOGIC;
  signal \^lopt_4\ : STD_LOGIC;
  signal \^lopt_5\ : STD_LOGIC;
  signal \^lopt_6\ : STD_LOGIC;
  signal \^lopt_7\ : STD_LOGIC;
  signal \^lopt_8\ : STD_LOGIC;
  signal lopt_9 : STD_LOGIC;
begin
  \^lopt_7\ <= lopt_1;
  \^lopt_8\ <= lopt_2;
  lopt <= \^lopt_6\;
  lopt_10 <= lopt_4;
  lopt_11 <= lopt_5;
  lopt_13 <= lopt_7;
  lopt_14 <= lopt_8;
  lopt_3 <= lopt_9;
  lopt_6 <= lopt_12;
\Comp_Carry_Chain[0].MUXCY_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_137
     port map (
      S => S,
      carry_chain_4 => carry_chain_4,
      lopt => \^lopt\,
      lopt_1 => \^lopt_1\,
      lopt_2 => \Comp_Carry_Chain[1].carry_sel_reg\,
      lopt_3 => \^lopt_2\,
      lopt_4 => \^lopt_3\,
      lopt_5 => \Comp_Carry_Chain[2].carry_sel_reg\,
      lopt_6 => \^lopt_4\,
      lopt_7 => \^lopt_5\,
      lopt_8 => \Comp_Carry_Chain[3].carry_sel_reg\
    );
\Comp_Carry_Chain[1].MUXCY_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_138
     port map (
      \Comp_Carry_Chain[1].carry_sel_reg\ => \Comp_Carry_Chain[1].carry_sel_reg\,
      carry_chain_3 => carry_chain_3,
      carry_chain_4 => carry_chain_4,
      lopt => \^lopt\,
      lopt_1 => \^lopt_1\
    );
\Comp_Carry_Chain[2].MUXCY_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_139
     port map (
      \Comp_Carry_Chain[2].carry_sel_reg\ => \Comp_Carry_Chain[2].carry_sel_reg\,
      carry_chain_2 => carry_chain_2,
      carry_chain_3 => carry_chain_3,
      lopt => \^lopt_2\,
      lopt_1 => \^lopt_3\
    );
\Comp_Carry_Chain[3].MUXCY_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_140
     port map (
      \Comp_Carry_Chain[3].carry_sel_reg\ => \Comp_Carry_Chain[3].carry_sel_reg\,
      carry_chain_1 => carry_chain_1,
      carry_chain_2 => carry_chain_2,
      lopt => \^lopt_4\,
      lopt_1 => \^lopt_5\
    );
\Comp_Carry_Chain[4].MUXCY_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_141
     port map (
      \Comp_Carry_Chain[4].carry_sel_reg\ => \Comp_Carry_Chain[4].carry_sel_reg\,
      carry_chain_1 => carry_chain_1,
      lopt => \^lopt_6\,
      lopt_1 => \^lopt_7\,
      lopt_2 => \^lopt_8\,
      lopt_3 => lopt_9,
      lopt_4 => lopt_10,
      lopt_5 => lopt_11,
      lopt_6 => lopt_12,
      lopt_7 => lopt_13,
      lopt_8 => lopt_14,
      mem_tag_hit_without_parity => mem_tag_hit_without_parity
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_comparator_131 is
  port (
    mem_tag_miss_without_parity : out STD_LOGIC;
    mem_write_cache_miss : out STD_LOGIC;
    S : in STD_LOGIC;
    mem_valid_req_XX_reg : in STD_LOGIC;
    \Comp_Carry_Chain[1].carry_sel_reg_0\ : in STD_LOGIC;
    \Comp_Carry_Chain[2].carry_sel_reg_1\ : in STD_LOGIC;
    \Comp_Carry_Chain[3].carry_sel_reg_2\ : in STD_LOGIC;
    \Comp_Carry_Chain[4].carry_sel_reg\ : in STD_LOGIC;
    mem_write_req_reg : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_comparator_131 : entity is "comparator";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_comparator_131;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_comparator_131 is
  signal carry_chain_1 : STD_LOGIC;
  signal carry_chain_2 : STD_LOGIC;
  signal carry_chain_3 : STD_LOGIC;
  signal carry_chain_4 : STD_LOGIC;
  signal \^lopt\ : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal \^lopt_3\ : STD_LOGIC;
  signal \^lopt_4\ : STD_LOGIC;
  signal \^lopt_5\ : STD_LOGIC;
  signal lopt_6 : STD_LOGIC;
  signal lopt_7 : STD_LOGIC;
  signal lopt_8 : STD_LOGIC;
begin
  \^lopt_4\ <= lopt_1;
  \^lopt_5\ <= lopt_2;
  lopt <= \^lopt_3\;
  lopt_3 <= lopt_6;
  lopt_7 <= lopt_4;
  lopt_8 <= lopt_5;
\Comp_Carry_Chain[0].MUXCY_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_132
     port map (
      S => S,
      carry_chain_4 => carry_chain_4,
      lopt => \^lopt\,
      lopt_1 => \Comp_Carry_Chain[1].carry_sel_reg_0\,
      lopt_2 => \^lopt_1\,
      lopt_3 => \Comp_Carry_Chain[2].carry_sel_reg_1\,
      lopt_4 => \^lopt_2\,
      lopt_5 => \Comp_Carry_Chain[3].carry_sel_reg_2\,
      mem_valid_req_XX_reg => mem_valid_req_XX_reg
    );
\Comp_Carry_Chain[1].MUXCY_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_133
     port map (
      \Comp_Carry_Chain[1].carry_sel_reg_0\ => \Comp_Carry_Chain[1].carry_sel_reg_0\,
      carry_chain_3 => carry_chain_3,
      carry_chain_4 => carry_chain_4,
      lopt => \^lopt\,
      mem_valid_req_XX_reg => mem_valid_req_XX_reg
    );
\Comp_Carry_Chain[2].MUXCY_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_134
     port map (
      \Comp_Carry_Chain[2].carry_sel_reg_1\ => \Comp_Carry_Chain[2].carry_sel_reg_1\,
      carry_chain_2 => carry_chain_2,
      carry_chain_3 => carry_chain_3,
      lopt => \^lopt_1\,
      mem_valid_req_XX_reg => mem_valid_req_XX_reg
    );
\Comp_Carry_Chain[3].MUXCY_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_135
     port map (
      \Comp_Carry_Chain[3].carry_sel_reg_2\ => \Comp_Carry_Chain[3].carry_sel_reg_2\,
      carry_chain_1 => carry_chain_1,
      carry_chain_2 => carry_chain_2,
      lopt => \^lopt_2\,
      mem_valid_req_XX_reg => mem_valid_req_XX_reg
    );
\Comp_Carry_Chain[4].MUXCY_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_136
     port map (
      \Comp_Carry_Chain[4].carry_sel_reg\ => \Comp_Carry_Chain[4].carry_sel_reg\,
      carry_chain_1 => carry_chain_1,
      lopt => \^lopt_3\,
      lopt_1 => \^lopt_4\,
      lopt_2 => \^lopt_5\,
      lopt_3 => lopt_6,
      lopt_4 => lopt_7,
      lopt_5 => lopt_8,
      mem_tag_miss_without_parity => mem_tag_miss_without_parity,
      mem_valid_req_XX_reg => mem_valid_req_XX_reg,
      mem_write_cache_miss => mem_write_cache_miss,
      mem_write_req_reg => mem_write_req_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_comparator__parameterized2\ is
  port (
    Trace_ICache_Hit0 : out STD_LOGIC;
    Carry_OUT : out STD_LOGIC;
    Read_Req : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    valid_addr_strobe_q : in STD_LOGIC;
    Carry_IN : in STD_LOGIC;
    icache_miss_hold : in STD_LOGIC;
    read_stream_valid_reg : in STD_LOGIC;
    read_victim_valid_reg : in STD_LOGIC;
    \cacheline_cnt_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    valid_Req_XX_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 12 downto 0 );
    A : in STD_LOGIC_VECTOR ( 0 to 13 );
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_comparator__parameterized2\ : entity is "comparator";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_comparator__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_comparator__parameterized2\ is
  signal \Comp_Carry_Chain[1].carry_sel_reg\ : STD_LOGIC;
  signal \Comp_Carry_Chain[2].carry_sel_reg\ : STD_LOGIC;
  signal \Comp_Carry_Chain[3].carry_sel_reg\ : STD_LOGIC;
  signal \Comp_Carry_Chain[4].carry_sel_reg\ : STD_LOGIC;
  signal S : STD_LOGIC;
  signal carry_chain_1 : STD_LOGIC;
  signal carry_chain_2 : STD_LOGIC;
  signal carry_chain_3 : STD_LOGIC;
  signal carry_chain_4 : STD_LOGIC;
  signal carry_chain_5 : STD_LOGIC;
  signal \^lopt\ : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
  signal lopt_10 : STD_LOGIC;
  signal lopt_11 : STD_LOGIC;
  signal lopt_12 : STD_LOGIC;
  signal lopt_13 : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal \^lopt_3\ : STD_LOGIC;
  signal \^lopt_4\ : STD_LOGIC;
  signal \^lopt_5\ : STD_LOGIC;
  signal lopt_6 : STD_LOGIC;
  signal lopt_7 : STD_LOGIC;
  signal lopt_8 : STD_LOGIC;
  signal lopt_9 : STD_LOGIC;
begin
  lopt <= lopt_8;
  lopt_10 <= lopt_2;
  lopt_12 <= lopt_4;
  lopt_13 <= lopt_5;
  lopt_3 <= lopt_11;
  lopt_9 <= lopt_1;
\Comp_Carry_Chain[0].MUXCY_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_8
     port map (
      S => S,
      carry_chain_4 => carry_chain_4,
      carry_chain_5 => carry_chain_5,
      lopt => \^lopt\,
      lopt_1 => \^lopt_1\
    );
\Comp_Carry_Chain[1].MUXCY_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_9
     port map (
      \Comp_Carry_Chain[1].carry_sel_reg\ => \Comp_Carry_Chain[1].carry_sel_reg\,
      carry_chain_3 => carry_chain_3,
      carry_chain_4 => carry_chain_4,
      lopt => \^lopt_2\,
      lopt_1 => \^lopt_3\
    );
\Comp_Carry_Chain[2].MUXCY_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_10
     port map (
      \Comp_Carry_Chain[2].carry_sel_reg\ => \Comp_Carry_Chain[2].carry_sel_reg\,
      carry_chain_2 => carry_chain_2,
      carry_chain_3 => carry_chain_3,
      lopt => \^lopt_4\,
      lopt_1 => \^lopt_5\
    );
\Comp_Carry_Chain[3].MUXCY_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_11
     port map (
      \Comp_Carry_Chain[3].carry_sel_reg\ => \Comp_Carry_Chain[3].carry_sel_reg\,
      carry_chain_1 => carry_chain_1,
      carry_chain_2 => carry_chain_2,
      lopt => lopt_6,
      lopt_1 => lopt_7,
      lopt_2 => \Comp_Carry_Chain[4].carry_sel_reg\,
      lopt_3 => lopt_8,
      lopt_4 => lopt_9,
      lopt_5 => lopt_10,
      lopt_6 => lopt_11,
      lopt_7 => lopt_12,
      lopt_8 => lopt_13
    );
\Comp_Carry_Chain[4].MUXCY_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_12
     port map (
      Carry_IN => Carry_IN,
      Carry_OUT => Carry_OUT,
      \Comp_Carry_Chain[4].carry_sel_reg\ => \Comp_Carry_Chain[4].carry_sel_reg\,
      E(0) => E(0),
      Read_Req => Read_Req,
      Trace_ICache_Hit0 => Trace_ICache_Hit0,
      \cacheline_cnt_reg[1]\(0) => \cacheline_cnt_reg[1]\(0),
      carry_chain_1 => carry_chain_1,
      icache_miss_hold => icache_miss_hold,
      lopt => lopt_6,
      lopt_1 => lopt_7,
      read_stream_valid_reg => read_stream_valid_reg,
      read_victim_valid_reg => read_victim_valid_reg,
      valid_Req_XX_reg => valid_Req_XX_reg,
      valid_addr_strobe_q => valid_addr_strobe_q
    );
\Using_Extra_Carry.MUXCY_EXTRA_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_13
     port map (
      Carry_IN => Carry_IN,
      carry_chain_5 => carry_chain_5,
      lopt => \^lopt\,
      lopt_1 => \^lopt_1\,
      lopt_2 => S,
      lopt_3 => \^lopt_2\,
      lopt_4 => \^lopt_3\,
      lopt_5 => \Comp_Carry_Chain[1].carry_sel_reg\,
      lopt_6 => \^lopt_4\,
      lopt_7 => \^lopt_5\,
      lopt_8 => \Comp_Carry_Chain[2].carry_sel_reg\
    );
carry_sel0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => Q(12),
      I1 => A(1),
      I2 => A(0),
      I3 => A(2),
      I4 => Q(11),
      O => \Comp_Carry_Chain[4].carry_sel_reg\
    );
\carry_sel0_inferred__0/i_\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(9),
      I1 => A(4),
      I2 => Q(10),
      I3 => A(3),
      I4 => A(5),
      I5 => Q(8),
      O => \Comp_Carry_Chain[3].carry_sel_reg\
    );
\carry_sel0_inferred__1/i_\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(6),
      I1 => A(7),
      I2 => Q(7),
      I3 => A(6),
      I4 => A(8),
      I5 => Q(5),
      O => \Comp_Carry_Chain[2].carry_sel_reg\
    );
\carry_sel0_inferred__2/i_\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(3),
      I1 => A(10),
      I2 => Q(4),
      I3 => A(9),
      I4 => A(11),
      I5 => Q(2),
      O => \Comp_Carry_Chain[1].carry_sel_reg\
    );
\carry_sel0_inferred__3/i_\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => A(12),
      I1 => Q(1),
      I2 => A(13),
      I3 => Q(0),
      O => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_exception_registers_gti is
  port (
    DI : out STD_LOGIC;
    \LOCKSTEP_Out_reg[2944]\ : out STD_LOGIC;
    \LOCKSTEP_Out_reg[2943]\ : out STD_LOGIC;
    \LOCKSTEP_Out_reg[2942]\ : out STD_LOGIC;
    \LOCKSTEP_Out_reg[2941]\ : out STD_LOGIC;
    \LOCKSTEP_Out_reg[2940]\ : out STD_LOGIC;
    \LOCKSTEP_Out_reg[2939]\ : out STD_LOGIC;
    \LOCKSTEP_Out_reg[2938]\ : out STD_LOGIC;
    \LOCKSTEP_Out_reg[2937]\ : out STD_LOGIC;
    \LOCKSTEP_Out_reg[2936]\ : out STD_LOGIC;
    \LOCKSTEP_Out_reg[2935]\ : out STD_LOGIC;
    \LOCKSTEP_Out_reg[2934]\ : out STD_LOGIC;
    \LOCKSTEP_Out_reg[2933]\ : out STD_LOGIC;
    \LOCKSTEP_Out_reg[2932]\ : out STD_LOGIC;
    \LOCKSTEP_Out_reg[2931]\ : out STD_LOGIC;
    \LOCKSTEP_Out_reg[2930]\ : out STD_LOGIC;
    \LOCKSTEP_Out_reg[2929]\ : out STD_LOGIC;
    \LOCKSTEP_Out_reg[2928]\ : out STD_LOGIC;
    \LOCKSTEP_Out_reg[2927]\ : out STD_LOGIC;
    \LOCKSTEP_Out_reg[2926]\ : out STD_LOGIC;
    \LOCKSTEP_Out_reg[2925]\ : out STD_LOGIC;
    \LOCKSTEP_Out_reg[2924]\ : out STD_LOGIC;
    \LOCKSTEP_Out_reg[2923]\ : out STD_LOGIC;
    \LOCKSTEP_Out_reg[2922]\ : out STD_LOGIC;
    \LOCKSTEP_Out_reg[2921]\ : out STD_LOGIC;
    \LOCKSTEP_Out_reg[2920]\ : out STD_LOGIC;
    \LOCKSTEP_Out_reg[2919]\ : out STD_LOGIC;
    \LOCKSTEP_Out_reg[2918]\ : out STD_LOGIC;
    \LOCKSTEP_Out_reg[2917]\ : out STD_LOGIC;
    \LOCKSTEP_Out_reg[2916]\ : out STD_LOGIC;
    \LOCKSTEP_Out_reg[2915]\ : out STD_LOGIC;
    \LOCKSTEP_Out_reg[2914]\ : out STD_LOGIC_VECTOR ( 16 downto 0 );
    \LOCKSTEP_Out_reg[3007]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \data_rd_reg_reg[16]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \wb_exception_kind_i_reg[28]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mem_pc_i_reg[0]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    MEM_WB_Sel_Mem_PC : in STD_LOGIC;
    MEM_PipeRun : in STD_LOGIC;
    Clk : in STD_LOGIC;
    I1_0 : in STD_LOGIC;
    WB_GPR_Wr_Dbg : in STD_LOGIC;
    \Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg\ : in STD_LOGIC;
    read_register_MSR_1_reg : in STD_LOGIC;
    \wb_MSR_i_reg[24]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    wb_exception_i_reg : in STD_LOGIC;
    WB_Byte_Access : in STD_LOGIC;
    wb_read_msb_doublet_sel_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    wb_read_msb_doublet_sel_reg_0 : in STD_LOGIC;
    wb_read_msb_doublet_sel_reg_1 : in STD_LOGIC;
    wb_read_msb_doublet_sel_reg_2 : in STD_LOGIC;
    \wb_read_lsb_sel_reg[1]\ : in STD_LOGIC;
    \wb_read_lsb_sel_reg[1]_0\ : in STD_LOGIC;
    \wb_read_lsb_sel_reg[1]_1\ : in STD_LOGIC;
    \wb_read_lsb_sel_reg[1]_2\ : in STD_LOGIC;
    \wb_read_lsb_sel_reg[1]_3\ : in STD_LOGIC;
    \wb_read_lsb_sel_reg[1]_4\ : in STD_LOGIC;
    \wb_read_lsb_sel_reg[1]_5\ : in STD_LOGIC;
    \wb_read_lsb_sel_reg[1]_6\ : in STD_LOGIC;
    wb_read_msb_doublet_sel_reg_3 : in STD_LOGIC;
    wb_read_msb_doublet_sel_reg_4 : in STD_LOGIC;
    wb_read_msb_doublet_sel_reg_5 : in STD_LOGIC;
    wb_read_msb_doublet_sel_reg_6 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_exception_registers_gti;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_exception_registers_gti is
  signal \^di\ : STD_LOGIC;
  signal \^lockstep_out_reg[2914]\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \^lockstep_out_reg[2915]\ : STD_LOGIC;
  signal \^lockstep_out_reg[2916]\ : STD_LOGIC;
  signal \^lockstep_out_reg[2917]\ : STD_LOGIC;
  signal \^lockstep_out_reg[2918]\ : STD_LOGIC;
  signal \^lockstep_out_reg[2919]\ : STD_LOGIC;
  signal \^lockstep_out_reg[2920]\ : STD_LOGIC;
  signal \^lockstep_out_reg[2921]\ : STD_LOGIC;
  signal \^lockstep_out_reg[2922]\ : STD_LOGIC;
  signal \^lockstep_out_reg[2923]\ : STD_LOGIC;
  signal \^lockstep_out_reg[2924]\ : STD_LOGIC;
  signal \^lockstep_out_reg[2925]\ : STD_LOGIC;
  signal \^lockstep_out_reg[2926]\ : STD_LOGIC;
  signal \^lockstep_out_reg[2927]\ : STD_LOGIC;
  signal \^lockstep_out_reg[2928]\ : STD_LOGIC;
  signal \^lockstep_out_reg[2929]\ : STD_LOGIC;
  signal \^lockstep_out_reg[2930]\ : STD_LOGIC;
  signal \^lockstep_out_reg[2931]\ : STD_LOGIC;
  signal \^lockstep_out_reg[2932]\ : STD_LOGIC;
  signal \^lockstep_out_reg[2933]\ : STD_LOGIC;
  signal \^lockstep_out_reg[2934]\ : STD_LOGIC;
  signal \^lockstep_out_reg[2935]\ : STD_LOGIC;
  signal \^lockstep_out_reg[2936]\ : STD_LOGIC;
  signal \^lockstep_out_reg[2937]\ : STD_LOGIC;
  signal \^lockstep_out_reg[2938]\ : STD_LOGIC;
  signal \^lockstep_out_reg[2939]\ : STD_LOGIC;
  signal \^lockstep_out_reg[2940]\ : STD_LOGIC;
  signal \^lockstep_out_reg[2941]\ : STD_LOGIC;
  signal \^lockstep_out_reg[2942]\ : STD_LOGIC;
  signal \^lockstep_out_reg[2943]\ : STD_LOGIC;
  signal \^lockstep_out_reg[2944]\ : STD_LOGIC;
  signal addr_AddSub_0 : STD_LOGIC;
  signal addr_AddSub_1 : STD_LOGIC;
  signal addr_AddSub_10 : STD_LOGIC;
  signal addr_AddSub_11 : STD_LOGIC;
  signal addr_AddSub_12 : STD_LOGIC;
  signal addr_AddSub_13 : STD_LOGIC;
  signal addr_AddSub_14 : STD_LOGIC;
  signal addr_AddSub_15 : STD_LOGIC;
  signal addr_AddSub_16 : STD_LOGIC;
  signal addr_AddSub_17 : STD_LOGIC;
  signal addr_AddSub_18 : STD_LOGIC;
  signal addr_AddSub_19 : STD_LOGIC;
  signal addr_AddSub_2 : STD_LOGIC;
  signal addr_AddSub_20 : STD_LOGIC;
  signal addr_AddSub_21 : STD_LOGIC;
  signal addr_AddSub_22 : STD_LOGIC;
  signal addr_AddSub_23 : STD_LOGIC;
  signal addr_AddSub_24 : STD_LOGIC;
  signal addr_AddSub_25 : STD_LOGIC;
  signal addr_AddSub_26 : STD_LOGIC;
  signal addr_AddSub_27 : STD_LOGIC;
  signal addr_AddSub_28 : STD_LOGIC;
  signal addr_AddSub_29 : STD_LOGIC;
  signal addr_AddSub_3 : STD_LOGIC;
  signal addr_AddSub_30 : STD_LOGIC;
  signal addr_AddSub_31 : STD_LOGIC;
  signal addr_AddSub_4 : STD_LOGIC;
  signal addr_AddSub_5 : STD_LOGIC;
  signal addr_AddSub_6 : STD_LOGIC;
  signal addr_AddSub_7 : STD_LOGIC;
  signal addr_AddSub_8 : STD_LOGIC;
  signal addr_AddSub_9 : STD_LOGIC;
  signal carry_0 : STD_LOGIC;
  signal carry_1 : STD_LOGIC;
  signal carry_10 : STD_LOGIC;
  signal carry_11 : STD_LOGIC;
  signal carry_12 : STD_LOGIC;
  signal carry_13 : STD_LOGIC;
  signal carry_14 : STD_LOGIC;
  signal carry_15 : STD_LOGIC;
  signal carry_16 : STD_LOGIC;
  signal carry_17 : STD_LOGIC;
  signal carry_18 : STD_LOGIC;
  signal carry_19 : STD_LOGIC;
  signal carry_2 : STD_LOGIC;
  signal carry_20 : STD_LOGIC;
  signal carry_21 : STD_LOGIC;
  signal carry_22 : STD_LOGIC;
  signal carry_23 : STD_LOGIC;
  signal carry_24 : STD_LOGIC;
  signal carry_25 : STD_LOGIC;
  signal carry_26 : STD_LOGIC;
  signal carry_27 : STD_LOGIC;
  signal carry_28 : STD_LOGIC;
  signal carry_29 : STD_LOGIC;
  signal carry_3 : STD_LOGIC;
  signal carry_30 : STD_LOGIC;
  signal carry_31 : STD_LOGIC;
  signal carry_4 : STD_LOGIC;
  signal carry_5 : STD_LOGIC;
  signal carry_6 : STD_LOGIC;
  signal carry_7 : STD_LOGIC;
  signal carry_8 : STD_LOGIC;
  signal carry_9 : STD_LOGIC;
  signal lopt : STD_LOGIC;
  signal lopt_1 : STD_LOGIC;
  signal lopt_10 : STD_LOGIC;
  signal lopt_11 : STD_LOGIC;
  signal lopt_12 : STD_LOGIC;
  signal lopt_13 : STD_LOGIC;
  signal lopt_14 : STD_LOGIC;
  signal lopt_15 : STD_LOGIC;
  signal lopt_16 : STD_LOGIC;
  signal lopt_17 : STD_LOGIC;
  signal lopt_18 : STD_LOGIC;
  signal lopt_19 : STD_LOGIC;
  signal lopt_2 : STD_LOGIC;
  signal lopt_20 : STD_LOGIC;
  signal lopt_21 : STD_LOGIC;
  signal lopt_22 : STD_LOGIC;
  signal lopt_23 : STD_LOGIC;
  signal lopt_24 : STD_LOGIC;
  signal lopt_25 : STD_LOGIC;
  signal lopt_26 : STD_LOGIC;
  signal lopt_27 : STD_LOGIC;
  signal lopt_28 : STD_LOGIC;
  signal lopt_29 : STD_LOGIC;
  signal lopt_3 : STD_LOGIC;
  signal lopt_30 : STD_LOGIC;
  signal lopt_31 : STD_LOGIC;
  signal lopt_32 : STD_LOGIC;
  signal lopt_33 : STD_LOGIC;
  signal lopt_34 : STD_LOGIC;
  signal lopt_35 : STD_LOGIC;
  signal lopt_36 : STD_LOGIC;
  signal lopt_37 : STD_LOGIC;
  signal lopt_38 : STD_LOGIC;
  signal lopt_39 : STD_LOGIC;
  signal lopt_4 : STD_LOGIC;
  signal lopt_40 : STD_LOGIC;
  signal lopt_41 : STD_LOGIC;
  signal lopt_42 : STD_LOGIC;
  signal lopt_43 : STD_LOGIC;
  signal lopt_44 : STD_LOGIC;
  signal lopt_45 : STD_LOGIC;
  signal lopt_46 : STD_LOGIC;
  signal lopt_47 : STD_LOGIC;
  signal lopt_5 : STD_LOGIC;
  signal lopt_6 : STD_LOGIC;
  signal lopt_7 : STD_LOGIC;
  signal lopt_8 : STD_LOGIC;
  signal lopt_9 : STD_LOGIC;
  signal wb_PC_II_0 : STD_LOGIC;
  signal wb_PC_II_1 : STD_LOGIC;
  signal wb_PC_II_10 : STD_LOGIC;
  signal wb_PC_II_11 : STD_LOGIC;
  signal wb_PC_II_12 : STD_LOGIC;
  signal wb_PC_II_13 : STD_LOGIC;
  signal wb_PC_II_14 : STD_LOGIC;
  signal wb_PC_II_15 : STD_LOGIC;
  signal wb_PC_II_16 : STD_LOGIC;
  signal wb_PC_II_17 : STD_LOGIC;
  signal wb_PC_II_18 : STD_LOGIC;
  signal wb_PC_II_19 : STD_LOGIC;
  signal wb_PC_II_2 : STD_LOGIC;
  signal wb_PC_II_20 : STD_LOGIC;
  signal wb_PC_II_21 : STD_LOGIC;
  signal wb_PC_II_22 : STD_LOGIC;
  signal wb_PC_II_23 : STD_LOGIC;
  signal wb_PC_II_24 : STD_LOGIC;
  signal wb_PC_II_25 : STD_LOGIC;
  signal wb_PC_II_26 : STD_LOGIC;
  signal wb_PC_II_27 : STD_LOGIC;
  signal wb_PC_II_28 : STD_LOGIC;
  signal wb_PC_II_29 : STD_LOGIC;
  signal wb_PC_II_3 : STD_LOGIC;
  signal wb_PC_II_30 : STD_LOGIC;
  signal wb_PC_II_31 : STD_LOGIC;
  signal wb_PC_II_4 : STD_LOGIC;
  signal wb_PC_II_5 : STD_LOGIC;
  signal wb_PC_II_6 : STD_LOGIC;
  signal wb_PC_II_7 : STD_LOGIC;
  signal wb_PC_II_8 : STD_LOGIC;
  signal wb_PC_II_9 : STD_LOGIC;
begin
  DI <= \^di\;
  \LOCKSTEP_Out_reg[2914]\(16 downto 0) <= \^lockstep_out_reg[2914]\(16 downto 0);
  \LOCKSTEP_Out_reg[2915]\ <= \^lockstep_out_reg[2915]\;
  \LOCKSTEP_Out_reg[2916]\ <= \^lockstep_out_reg[2916]\;
  \LOCKSTEP_Out_reg[2917]\ <= \^lockstep_out_reg[2917]\;
  \LOCKSTEP_Out_reg[2918]\ <= \^lockstep_out_reg[2918]\;
  \LOCKSTEP_Out_reg[2919]\ <= \^lockstep_out_reg[2919]\;
  \LOCKSTEP_Out_reg[2920]\ <= \^lockstep_out_reg[2920]\;
  \LOCKSTEP_Out_reg[2921]\ <= \^lockstep_out_reg[2921]\;
  \LOCKSTEP_Out_reg[2922]\ <= \^lockstep_out_reg[2922]\;
  \LOCKSTEP_Out_reg[2923]\ <= \^lockstep_out_reg[2923]\;
  \LOCKSTEP_Out_reg[2924]\ <= \^lockstep_out_reg[2924]\;
  \LOCKSTEP_Out_reg[2925]\ <= \^lockstep_out_reg[2925]\;
  \LOCKSTEP_Out_reg[2926]\ <= \^lockstep_out_reg[2926]\;
  \LOCKSTEP_Out_reg[2927]\ <= \^lockstep_out_reg[2927]\;
  \LOCKSTEP_Out_reg[2928]\ <= \^lockstep_out_reg[2928]\;
  \LOCKSTEP_Out_reg[2929]\ <= \^lockstep_out_reg[2929]\;
  \LOCKSTEP_Out_reg[2930]\ <= \^lockstep_out_reg[2930]\;
  \LOCKSTEP_Out_reg[2931]\ <= \^lockstep_out_reg[2931]\;
  \LOCKSTEP_Out_reg[2932]\ <= \^lockstep_out_reg[2932]\;
  \LOCKSTEP_Out_reg[2933]\ <= \^lockstep_out_reg[2933]\;
  \LOCKSTEP_Out_reg[2934]\ <= \^lockstep_out_reg[2934]\;
  \LOCKSTEP_Out_reg[2935]\ <= \^lockstep_out_reg[2935]\;
  \LOCKSTEP_Out_reg[2936]\ <= \^lockstep_out_reg[2936]\;
  \LOCKSTEP_Out_reg[2937]\ <= \^lockstep_out_reg[2937]\;
  \LOCKSTEP_Out_reg[2938]\ <= \^lockstep_out_reg[2938]\;
  \LOCKSTEP_Out_reg[2939]\ <= \^lockstep_out_reg[2939]\;
  \LOCKSTEP_Out_reg[2940]\ <= \^lockstep_out_reg[2940]\;
  \LOCKSTEP_Out_reg[2941]\ <= \^lockstep_out_reg[2941]\;
  \LOCKSTEP_Out_reg[2942]\ <= \^lockstep_out_reg[2942]\;
  \LOCKSTEP_Out_reg[2943]\ <= \^lockstep_out_reg[2943]\;
  \LOCKSTEP_Out_reg[2944]\ <= \^lockstep_out_reg[2944]\;
CarryIn_MUXCY: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_509
     port map (
      CI => carry_0,
      lopt => lopt,
      lopt_1 => \^di\,
      lopt_10 => lopt_4,
      lopt_11 => lopt_5,
      lopt_2 => addr_AddSub_0,
      lopt_3 => lopt_1,
      lopt_4 => \^lockstep_out_reg[2944]\,
      lopt_5 => addr_AddSub_1,
      lopt_6 => lopt_2,
      lopt_7 => \^lockstep_out_reg[2943]\,
      lopt_8 => addr_AddSub_2,
      lopt_9 => lopt_3,
      \wb_exception_kind_i_reg[28]\(0) => \wb_exception_kind_i_reg[28]\(0)
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[0].I_RET_ADDR_WB\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized5\
     port map (
      MEM_WB_Sel_Mem_PC => MEM_WB_Sel_Mem_PC,
      \Using_FPGA.Native_0\(0) => \^lockstep_out_reg[2914]\(16),
      addr_AddSub_31 => addr_AddSub_31,
      \mem_pc_i_reg[0]\(0) => \mem_pc_i_reg[0]\(31),
      wb_PC_II_31 => wb_PC_II_31,
      \wb_exception_kind_i_reg[28]\(0) => \wb_exception_kind_i_reg[28]\(0)
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[0].MUXCY_XOR_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_510
     port map (
      LO => carry_31,
      \LOCKSTEP_Out_reg[3007]\(0) => \LOCKSTEP_Out_reg[3007]\(15),
      addr_AddSub_31 => addr_AddSub_31
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[0].WB_PC_FDE\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE
     port map (
      Clk => Clk,
      \LOCKSTEP_Out_reg[2914]\(0) => \^lockstep_out_reg[2914]\(16),
      MEM_PipeRun => MEM_PipeRun,
      wb_PC_II_31 => wb_PC_II_31
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[10].I_RET_ADDR_WB\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized5_511\
     port map (
      MEM_WB_Sel_Mem_PC => MEM_WB_Sel_Mem_PC,
      S => addr_AddSub_21,
      \Using_FPGA.Native_0\ => \^lockstep_out_reg[2924]\,
      \mem_pc_i_reg[10]\(0) => \mem_pc_i_reg[0]\(21),
      wb_PC_II_21 => wb_PC_II_21,
      \wb_exception_kind_i_reg[28]\(0) => \wb_exception_kind_i_reg[28]\(0)
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[10].MUXCY_XOR_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_512
     port map (
      LO => carry_22,
      \LOCKSTEP_Out_reg[3017]\(0) => \LOCKSTEP_Out_reg[3007]\(5),
      S => addr_AddSub_21,
      \Using_FPGA.Native\ => \^lockstep_out_reg[2924]\,
      \Using_FPGA.Native_0\ => carry_21,
      lopt => lopt_31,
      lopt_1 => lopt_34
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[10].WB_PC_FDE\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_513
     port map (
      Clk => Clk,
      \LOCKSTEP_Out_reg[2924]\ => \^lockstep_out_reg[2924]\,
      MEM_PipeRun => MEM_PipeRun,
      wb_PC_II_21 => wb_PC_II_21
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[11].I_RET_ADDR_WB\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized5_514\
     port map (
      MEM_WB_Sel_Mem_PC => MEM_WB_Sel_Mem_PC,
      S => addr_AddSub_20,
      \Using_FPGA.Native_0\ => \^lockstep_out_reg[2925]\,
      \mem_pc_i_reg[11]\(0) => \mem_pc_i_reg[0]\(20),
      wb_PC_II_20 => wb_PC_II_20,
      \wb_exception_kind_i_reg[28]\(0) => \wb_exception_kind_i_reg[28]\(0)
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[11].MUXCY_XOR_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_515
     port map (
      LO => carry_21,
      \LOCKSTEP_Out_reg[3018]\(0) => \LOCKSTEP_Out_reg[3007]\(4),
      S => addr_AddSub_20,
      \Using_FPGA.Native\ => \^lockstep_out_reg[2925]\,
      \Using_FPGA.Native_0\ => carry_20,
      lopt => lopt_30,
      lopt_1 => lopt_33
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[11].WB_PC_FDE\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_516
     port map (
      Clk => Clk,
      \LOCKSTEP_Out_reg[2925]\ => \^lockstep_out_reg[2925]\,
      MEM_PipeRun => MEM_PipeRun,
      wb_PC_II_20 => wb_PC_II_20
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[12].I_RET_ADDR_WB\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized5_517\
     port map (
      MEM_WB_Sel_Mem_PC => MEM_WB_Sel_Mem_PC,
      S => addr_AddSub_19,
      \Using_FPGA.Native_0\ => \^lockstep_out_reg[2926]\,
      \mem_pc_i_reg[12]\(0) => \mem_pc_i_reg[0]\(19),
      wb_PC_II_19 => wb_PC_II_19,
      \wb_exception_kind_i_reg[28]\(0) => \wb_exception_kind_i_reg[28]\(0)
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[12].MUXCY_XOR_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_518
     port map (
      LO => carry_20,
      \LOCKSTEP_Out_reg[3019]\(0) => \LOCKSTEP_Out_reg[3007]\(3),
      S => addr_AddSub_19,
      \Using_FPGA.Native\ => \^lockstep_out_reg[2926]\,
      \Using_FPGA.Native_0\ => carry_19,
      lopt => lopt_30,
      lopt_1 => \^lockstep_out_reg[2925]\,
      lopt_10 => lopt_34,
      lopt_11 => lopt_35,
      lopt_2 => addr_AddSub_20,
      lopt_3 => lopt_31,
      lopt_4 => \^lockstep_out_reg[2924]\,
      lopt_5 => addr_AddSub_21,
      lopt_6 => lopt_32,
      lopt_7 => \^lockstep_out_reg[2923]\,
      lopt_8 => addr_AddSub_22,
      lopt_9 => lopt_33
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[12].WB_PC_FDE\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_519
     port map (
      Clk => Clk,
      \LOCKSTEP_Out_reg[2926]\ => \^lockstep_out_reg[2926]\,
      MEM_PipeRun => MEM_PipeRun,
      wb_PC_II_19 => wb_PC_II_19
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[13].I_RET_ADDR_WB\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized5_520\
     port map (
      MEM_WB_Sel_Mem_PC => MEM_WB_Sel_Mem_PC,
      S => addr_AddSub_18,
      \Using_FPGA.Native_0\ => \^lockstep_out_reg[2927]\,
      \mem_pc_i_reg[13]\(0) => \mem_pc_i_reg[0]\(18),
      wb_PC_II_18 => wb_PC_II_18,
      \wb_exception_kind_i_reg[28]\(0) => \wb_exception_kind_i_reg[28]\(0)
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[13].MUXCY_XOR_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_521
     port map (
      LO => carry_19,
      \LOCKSTEP_Out_reg[3020]\(0) => \LOCKSTEP_Out_reg[3007]\(2),
      S => addr_AddSub_18,
      \Using_FPGA.Native\ => \^lockstep_out_reg[2927]\,
      \Using_FPGA.Native_0\ => carry_18,
      lopt => lopt_26,
      lopt_1 => lopt_29
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[13].WB_PC_FDE\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_522
     port map (
      Clk => Clk,
      \LOCKSTEP_Out_reg[2927]\ => \^lockstep_out_reg[2927]\,
      MEM_PipeRun => MEM_PipeRun,
      wb_PC_II_18 => wb_PC_II_18
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[14].I_RET_ADDR_WB\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized5_523\
     port map (
      MEM_WB_Sel_Mem_PC => MEM_WB_Sel_Mem_PC,
      S => addr_AddSub_17,
      \Using_FPGA.Native_0\ => \^lockstep_out_reg[2928]\,
      \mem_pc_i_reg[14]\(0) => \mem_pc_i_reg[0]\(17),
      wb_PC_II_17 => wb_PC_II_17,
      \wb_exception_kind_i_reg[28]\(0) => \wb_exception_kind_i_reg[28]\(0)
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[14].MUXCY_XOR_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_524
     port map (
      LO => carry_18,
      \LOCKSTEP_Out_reg[3021]\(0) => \LOCKSTEP_Out_reg[3007]\(1),
      S => addr_AddSub_17,
      \Using_FPGA.Native\ => \^lockstep_out_reg[2928]\,
      \Using_FPGA.Native_0\ => carry_17,
      lopt => lopt_25,
      lopt_1 => lopt_28
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[14].WB_PC_FDE\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_525
     port map (
      Clk => Clk,
      \LOCKSTEP_Out_reg[2928]\ => \^lockstep_out_reg[2928]\,
      MEM_PipeRun => MEM_PipeRun,
      wb_PC_II_17 => wb_PC_II_17
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[15].I_RET_ADDR_WB\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized5_526\
     port map (
      MEM_WB_Sel_Mem_PC => MEM_WB_Sel_Mem_PC,
      S => addr_AddSub_16,
      \Using_FPGA.Native_0\ => \^lockstep_out_reg[2929]\,
      \mem_pc_i_reg[15]\(0) => \mem_pc_i_reg[0]\(16),
      wb_PC_II_16 => wb_PC_II_16,
      \wb_exception_kind_i_reg[28]\(0) => \wb_exception_kind_i_reg[28]\(0)
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[15].MUXCY_XOR_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_527
     port map (
      LO => carry_17,
      \LOCKSTEP_Out_reg[3022]\(0) => \LOCKSTEP_Out_reg[3007]\(0),
      S => addr_AddSub_16,
      \Using_FPGA.Native\ => \^lockstep_out_reg[2929]\,
      \Using_FPGA.Native_0\ => carry_16,
      lopt => lopt_24,
      lopt_1 => lopt_27
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[15].WB_PC_FDE\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_528
     port map (
      Clk => Clk,
      \LOCKSTEP_Out_reg[2929]\ => \^lockstep_out_reg[2929]\,
      MEM_PipeRun => MEM_PipeRun,
      wb_PC_II_16 => wb_PC_II_16
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[16].I_RET_ADDR_WB\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized5_529\
     port map (
      DI => \^lockstep_out_reg[2930]\,
      MEM_WB_Sel_Mem_PC => MEM_WB_Sel_Mem_PC,
      S => addr_AddSub_15,
      \mem_pc_i_reg[16]\(0) => \mem_pc_i_reg[0]\(15),
      wb_PC_II_15 => wb_PC_II_15,
      \wb_exception_kind_i_reg[28]\(0) => \wb_exception_kind_i_reg[28]\(0)
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[16].MUXCY_XOR_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_530
     port map (
      DI => \^lockstep_out_reg[2930]\,
      LO => carry_16,
      \LOCKSTEP_Out_reg[3023]\(0) => \^lockstep_out_reg[2914]\(15),
      \Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg\ => \Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg\,
      Q(0) => Q(15),
      S => addr_AddSub_15,
      \Using_FPGA.Native\ => carry_15,
      WB_Byte_Access => WB_Byte_Access,
      WB_GPR_Wr_Dbg => WB_GPR_Wr_Dbg,
      \data_rd_reg_reg[16]\(0) => \data_rd_reg_reg[16]\(15),
      lopt => lopt_24,
      lopt_1 => \^lockstep_out_reg[2929]\,
      lopt_10 => lopt_28,
      lopt_11 => lopt_29,
      lopt_2 => addr_AddSub_16,
      lopt_3 => lopt_25,
      lopt_4 => \^lockstep_out_reg[2928]\,
      lopt_5 => addr_AddSub_17,
      lopt_6 => lopt_26,
      lopt_7 => \^lockstep_out_reg[2927]\,
      lopt_8 => addr_AddSub_18,
      lopt_9 => lopt_27,
      read_register_MSR_1_reg => read_register_MSR_1_reg,
      wb_exception_i_reg => wb_exception_i_reg,
      wb_read_msb_doublet_sel_reg => wb_read_msb_doublet_sel_reg
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[16].WB_PC_FDE\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_531
     port map (
      Clk => Clk,
      \LOCKSTEP_Out_reg[2930]\ => \^lockstep_out_reg[2930]\,
      MEM_PipeRun => MEM_PipeRun,
      wb_PC_II_15 => wb_PC_II_15
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[17].I_RET_ADDR_WB\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized5_532\
     port map (
      DI => \^lockstep_out_reg[2931]\,
      MEM_WB_Sel_Mem_PC => MEM_WB_Sel_Mem_PC,
      S => addr_AddSub_14,
      \mem_pc_i_reg[17]\(0) => \mem_pc_i_reg[0]\(14),
      wb_PC_II_14 => wb_PC_II_14,
      \wb_exception_kind_i_reg[28]\(0) => \wb_exception_kind_i_reg[28]\(0)
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[17].MUXCY_XOR_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_533
     port map (
      DI => \^lockstep_out_reg[2931]\,
      LO => carry_15,
      \LOCKSTEP_Out_reg[3024]\(0) => \^lockstep_out_reg[2914]\(14),
      \Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg\ => \Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg\,
      Q(0) => Q(14),
      S => addr_AddSub_14,
      \Using_FPGA.Native\ => carry_14,
      WB_Byte_Access => WB_Byte_Access,
      WB_GPR_Wr_Dbg => WB_GPR_Wr_Dbg,
      \data_rd_reg_reg[17]\(0) => \data_rd_reg_reg[16]\(14),
      lopt => lopt_20,
      lopt_1 => lopt_23,
      read_register_MSR_1_reg => read_register_MSR_1_reg,
      wb_exception_i_reg => wb_exception_i_reg,
      wb_read_msb_doublet_sel_reg => wb_read_msb_doublet_sel_reg_6
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[17].WB_PC_FDE\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_534
     port map (
      Clk => Clk,
      \LOCKSTEP_Out_reg[2931]\ => \^lockstep_out_reg[2931]\,
      MEM_PipeRun => MEM_PipeRun,
      wb_PC_II_14 => wb_PC_II_14
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[18].I_RET_ADDR_WB\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized5_535\
     port map (
      DI => \^lockstep_out_reg[2932]\,
      MEM_WB_Sel_Mem_PC => MEM_WB_Sel_Mem_PC,
      S => addr_AddSub_13,
      \mem_pc_i_reg[18]\(0) => \mem_pc_i_reg[0]\(13),
      wb_PC_II_13 => wb_PC_II_13,
      \wb_exception_kind_i_reg[28]\(0) => \wb_exception_kind_i_reg[28]\(0)
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[18].MUXCY_XOR_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_536
     port map (
      DI => \^lockstep_out_reg[2932]\,
      LO => carry_14,
      \LOCKSTEP_Out_reg[3025]\(0) => \^lockstep_out_reg[2914]\(13),
      \Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg\ => \Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg\,
      Q(0) => Q(13),
      S => addr_AddSub_13,
      \Using_FPGA.Native\ => carry_13,
      WB_Byte_Access => WB_Byte_Access,
      WB_GPR_Wr_Dbg => WB_GPR_Wr_Dbg,
      \data_rd_reg_reg[18]\(0) => \data_rd_reg_reg[16]\(13),
      lopt => lopt_19,
      lopt_1 => lopt_22,
      read_register_MSR_1_reg => read_register_MSR_1_reg,
      wb_exception_i_reg => wb_exception_i_reg,
      wb_read_msb_doublet_sel_reg => wb_read_msb_doublet_sel_reg_0
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[18].WB_PC_FDE\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_537
     port map (
      Clk => Clk,
      \LOCKSTEP_Out_reg[2932]\ => \^lockstep_out_reg[2932]\,
      MEM_PipeRun => MEM_PipeRun,
      wb_PC_II_13 => wb_PC_II_13
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[19].I_RET_ADDR_WB\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized5_538\
     port map (
      DI => \^lockstep_out_reg[2933]\,
      MEM_WB_Sel_Mem_PC => MEM_WB_Sel_Mem_PC,
      S => addr_AddSub_12,
      \mem_pc_i_reg[19]\(0) => \mem_pc_i_reg[0]\(12),
      wb_PC_II_12 => wb_PC_II_12,
      \wb_exception_kind_i_reg[28]\(0) => \wb_exception_kind_i_reg[28]\(0)
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[19].MUXCY_XOR_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_539
     port map (
      DI => \^lockstep_out_reg[2933]\,
      LO => carry_13,
      \LOCKSTEP_Out_reg[3026]\(0) => \^lockstep_out_reg[2914]\(12),
      \Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg\ => \Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg\,
      Q(0) => Q(12),
      S => addr_AddSub_12,
      \Using_FPGA.Native\ => carry_12,
      WB_Byte_Access => WB_Byte_Access,
      WB_GPR_Wr_Dbg => WB_GPR_Wr_Dbg,
      \data_rd_reg_reg[19]\(0) => \data_rd_reg_reg[16]\(12),
      lopt => lopt_18,
      lopt_1 => lopt_21,
      read_register_MSR_1_reg => read_register_MSR_1_reg,
      wb_exception_i_reg => wb_exception_i_reg,
      wb_read_msb_doublet_sel_reg => wb_read_msb_doublet_sel_reg_5
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[19].WB_PC_FDE\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_540
     port map (
      Clk => Clk,
      \LOCKSTEP_Out_reg[2933]\ => \^lockstep_out_reg[2933]\,
      MEM_PipeRun => MEM_PipeRun,
      wb_PC_II_12 => wb_PC_II_12
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[1].I_RET_ADDR_WB\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized5_541\
     port map (
      MEM_WB_Sel_Mem_PC => MEM_WB_Sel_Mem_PC,
      S => addr_AddSub_30,
      \Using_FPGA.Native_0\ => \^lockstep_out_reg[2915]\,
      \mem_pc_i_reg[1]\(0) => \mem_pc_i_reg[0]\(30),
      wb_PC_II_30 => wb_PC_II_30,
      \wb_exception_kind_i_reg[28]\(0) => \wb_exception_kind_i_reg[28]\(0)
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[1].MUXCY_XOR_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_542
     port map (
      LO => carry_31,
      \LOCKSTEP_Out_reg[3008]\(0) => \LOCKSTEP_Out_reg[3007]\(14),
      S => addr_AddSub_30,
      \Using_FPGA.Native\ => \^lockstep_out_reg[2915]\,
      \Using_FPGA.Native_0\ => carry_30,
      lopt => lopt_44,
      lopt_1 => lopt_47
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[1].WB_PC_FDE\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_543
     port map (
      Clk => Clk,
      \LOCKSTEP_Out_reg[2915]\ => \^lockstep_out_reg[2915]\,
      MEM_PipeRun => MEM_PipeRun,
      wb_PC_II_30 => wb_PC_II_30
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[20].I_RET_ADDR_WB\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized5_544\
     port map (
      DI => \^lockstep_out_reg[2934]\,
      MEM_WB_Sel_Mem_PC => MEM_WB_Sel_Mem_PC,
      S => addr_AddSub_11,
      \mem_pc_i_reg[20]\(0) => \mem_pc_i_reg[0]\(11),
      wb_PC_II_11 => wb_PC_II_11,
      \wb_exception_kind_i_reg[28]\(0) => \wb_exception_kind_i_reg[28]\(0)
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[20].MUXCY_XOR_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_545
     port map (
      DI => \^lockstep_out_reg[2934]\,
      LO => carry_12,
      \LOCKSTEP_Out_reg[3027]\(0) => \^lockstep_out_reg[2914]\(11),
      \Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg\ => \Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg\,
      Q(0) => Q(11),
      S => addr_AddSub_11,
      \Using_FPGA.Native\ => carry_11,
      WB_Byte_Access => WB_Byte_Access,
      WB_GPR_Wr_Dbg => WB_GPR_Wr_Dbg,
      \data_rd_reg_reg[20]\(0) => \data_rd_reg_reg[16]\(11),
      lopt => lopt_18,
      lopt_1 => \^lockstep_out_reg[2933]\,
      lopt_10 => lopt_22,
      lopt_11 => lopt_23,
      lopt_2 => addr_AddSub_12,
      lopt_3 => lopt_19,
      lopt_4 => \^lockstep_out_reg[2932]\,
      lopt_5 => addr_AddSub_13,
      lopt_6 => lopt_20,
      lopt_7 => \^lockstep_out_reg[2931]\,
      lopt_8 => addr_AddSub_14,
      lopt_9 => lopt_21,
      read_register_MSR_1_reg => read_register_MSR_1_reg,
      wb_exception_i_reg => wb_exception_i_reg,
      wb_read_msb_doublet_sel_reg => wb_read_msb_doublet_sel_reg_1
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[20].WB_PC_FDE\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_546
     port map (
      Clk => Clk,
      \LOCKSTEP_Out_reg[2934]\ => \^lockstep_out_reg[2934]\,
      MEM_PipeRun => MEM_PipeRun,
      wb_PC_II_11 => wb_PC_II_11
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[21].I_RET_ADDR_WB\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized5_547\
     port map (
      DI => \^lockstep_out_reg[2935]\,
      MEM_WB_Sel_Mem_PC => MEM_WB_Sel_Mem_PC,
      S => addr_AddSub_10,
      \mem_pc_i_reg[21]\(0) => \mem_pc_i_reg[0]\(10),
      wb_PC_II_10 => wb_PC_II_10,
      \wb_exception_kind_i_reg[28]\(0) => \wb_exception_kind_i_reg[28]\(0)
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[21].MUXCY_XOR_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_548
     port map (
      DI => \^lockstep_out_reg[2935]\,
      LO => carry_11,
      \LOCKSTEP_Out_reg[3028]\(0) => \^lockstep_out_reg[2914]\(10),
      \Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg\ => \Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg\,
      Q(0) => Q(10),
      S => addr_AddSub_10,
      \Using_FPGA.Native\ => carry_10,
      WB_Byte_Access => WB_Byte_Access,
      WB_GPR_Wr_Dbg => WB_GPR_Wr_Dbg,
      \data_rd_reg_reg[21]\(0) => \data_rd_reg_reg[16]\(10),
      lopt => lopt_14,
      lopt_1 => lopt_17,
      read_register_MSR_1_reg => read_register_MSR_1_reg,
      wb_exception_i_reg => wb_exception_i_reg,
      wb_read_msb_doublet_sel_reg => wb_read_msb_doublet_sel_reg_4
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[21].WB_PC_FDE\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_549
     port map (
      Clk => Clk,
      \LOCKSTEP_Out_reg[2935]\ => \^lockstep_out_reg[2935]\,
      MEM_PipeRun => MEM_PipeRun,
      wb_PC_II_10 => wb_PC_II_10
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[22].I_RET_ADDR_WB\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized5_550\
     port map (
      DI => \^lockstep_out_reg[2936]\,
      MEM_WB_Sel_Mem_PC => MEM_WB_Sel_Mem_PC,
      S => addr_AddSub_9,
      \mem_pc_i_reg[22]\(0) => \mem_pc_i_reg[0]\(9),
      wb_PC_II_9 => wb_PC_II_9,
      \wb_exception_kind_i_reg[28]\(0) => \wb_exception_kind_i_reg[28]\(0)
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[22].MUXCY_XOR_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_551
     port map (
      DI => \^lockstep_out_reg[2936]\,
      LO => carry_10,
      \LOCKSTEP_Out_reg[3029]\(0) => \^lockstep_out_reg[2914]\(9),
      \Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg\ => \Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg\,
      Q(0) => Q(9),
      S => addr_AddSub_9,
      \Using_FPGA.Native\ => carry_9,
      WB_Byte_Access => WB_Byte_Access,
      WB_GPR_Wr_Dbg => WB_GPR_Wr_Dbg,
      \data_rd_reg_reg[22]\(0) => \data_rd_reg_reg[16]\(9),
      lopt => lopt_13,
      lopt_1 => lopt_16,
      read_register_MSR_1_reg => read_register_MSR_1_reg,
      wb_exception_i_reg => wb_exception_i_reg,
      wb_read_msb_doublet_sel_reg => wb_read_msb_doublet_sel_reg_2
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[22].WB_PC_FDE\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_552
     port map (
      Clk => Clk,
      \LOCKSTEP_Out_reg[2936]\ => \^lockstep_out_reg[2936]\,
      MEM_PipeRun => MEM_PipeRun,
      wb_PC_II_9 => wb_PC_II_9
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[23].I_RET_ADDR_WB\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized5_553\
     port map (
      DI => \^lockstep_out_reg[2937]\,
      MEM_WB_Sel_Mem_PC => MEM_WB_Sel_Mem_PC,
      S => addr_AddSub_8,
      \mem_pc_i_reg[23]\(0) => \mem_pc_i_reg[0]\(8),
      wb_PC_II_8 => wb_PC_II_8,
      \wb_exception_kind_i_reg[28]\(0) => \wb_exception_kind_i_reg[28]\(0)
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[23].MUXCY_XOR_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_554
     port map (
      DI => \^lockstep_out_reg[2937]\,
      LO => carry_9,
      \LOCKSTEP_Out_reg[3030]\(0) => \^lockstep_out_reg[2914]\(8),
      \Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg\ => \Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg\,
      Q(0) => Q(8),
      S => addr_AddSub_8,
      \Using_FPGA.Native\ => carry_8,
      WB_Byte_Access => WB_Byte_Access,
      WB_GPR_Wr_Dbg => WB_GPR_Wr_Dbg,
      \data_rd_reg_reg[23]\(0) => \data_rd_reg_reg[16]\(8),
      lopt => lopt_12,
      lopt_1 => lopt_15,
      read_register_MSR_1_reg => read_register_MSR_1_reg,
      wb_exception_i_reg => wb_exception_i_reg,
      wb_read_msb_doublet_sel_reg => wb_read_msb_doublet_sel_reg_3
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[23].WB_PC_FDE\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_555
     port map (
      Clk => Clk,
      \LOCKSTEP_Out_reg[2937]\ => \^lockstep_out_reg[2937]\,
      MEM_PipeRun => MEM_PipeRun,
      wb_PC_II_8 => wb_PC_II_8
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[24].I_RET_ADDR_WB\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized5_556\
     port map (
      DI => \^lockstep_out_reg[2938]\,
      MEM_WB_Sel_Mem_PC => MEM_WB_Sel_Mem_PC,
      S => addr_AddSub_7,
      \mem_pc_i_reg[24]\(0) => \mem_pc_i_reg[0]\(7),
      wb_PC_II_7 => wb_PC_II_7,
      \wb_exception_kind_i_reg[28]\(0) => \wb_exception_kind_i_reg[28]\(0)
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[24].MUXCY_XOR_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_557
     port map (
      DI => \^lockstep_out_reg[2938]\,
      LO => carry_8,
      \LOCKSTEP_Out_reg[3031]\(0) => \^lockstep_out_reg[2914]\(7),
      \Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg\ => \Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg\,
      Q(0) => Q(7),
      S => addr_AddSub_7,
      \Using_FPGA.Native\ => carry_7,
      WB_GPR_Wr_Dbg => WB_GPR_Wr_Dbg,
      \data_rd_reg_reg[24]\(0) => \data_rd_reg_reg[16]\(7),
      lopt => lopt_12,
      lopt_1 => \^lockstep_out_reg[2937]\,
      lopt_10 => lopt_16,
      lopt_11 => lopt_17,
      lopt_2 => addr_AddSub_8,
      lopt_3 => lopt_13,
      lopt_4 => \^lockstep_out_reg[2936]\,
      lopt_5 => addr_AddSub_9,
      lopt_6 => lopt_14,
      lopt_7 => \^lockstep_out_reg[2935]\,
      lopt_8 => addr_AddSub_10,
      lopt_9 => lopt_15,
      read_register_MSR_1_reg => read_register_MSR_1_reg,
      \wb_MSR_i_reg[24]\(0) => \wb_MSR_i_reg[24]\(4),
      wb_exception_i_reg => wb_exception_i_reg,
      \wb_read_lsb_sel_reg[1]\ => \wb_read_lsb_sel_reg[1]\
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[24].WB_PC_FDE\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_558
     port map (
      Clk => Clk,
      \LOCKSTEP_Out_reg[2938]\ => \^lockstep_out_reg[2938]\,
      MEM_PipeRun => MEM_PipeRun,
      wb_PC_II_7 => wb_PC_II_7
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[25].I_RET_ADDR_WB\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized5_559\
     port map (
      DI => \^lockstep_out_reg[2939]\,
      MEM_WB_Sel_Mem_PC => MEM_WB_Sel_Mem_PC,
      S => addr_AddSub_6,
      \mem_pc_i_reg[25]\(0) => \mem_pc_i_reg[0]\(6),
      wb_PC_II_6 => wb_PC_II_6,
      \wb_exception_kind_i_reg[28]\(0) => \wb_exception_kind_i_reg[28]\(0)
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[25].MUXCY_XOR_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_560
     port map (
      DI => \^lockstep_out_reg[2939]\,
      LO => carry_7,
      \LOCKSTEP_Out_reg[3032]\(0) => \^lockstep_out_reg[2914]\(6),
      \Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg\ => \Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg\,
      Q(0) => Q(6),
      S => addr_AddSub_6,
      \Using_FPGA.Native\ => carry_6,
      WB_GPR_Wr_Dbg => WB_GPR_Wr_Dbg,
      \data_rd_reg_reg[25]\(0) => \data_rd_reg_reg[16]\(6),
      lopt => lopt_8,
      lopt_1 => lopt_11,
      read_register_MSR_1_reg => read_register_MSR_1_reg,
      wb_exception_i_reg => wb_exception_i_reg,
      \wb_read_lsb_sel_reg[1]\ => \wb_read_lsb_sel_reg[1]_6\
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[25].WB_PC_FDE\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_561
     port map (
      Clk => Clk,
      \LOCKSTEP_Out_reg[2939]\ => \^lockstep_out_reg[2939]\,
      MEM_PipeRun => MEM_PipeRun,
      wb_PC_II_6 => wb_PC_II_6
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[26].I_RET_ADDR_WB\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized5_562\
     port map (
      DI => \^lockstep_out_reg[2940]\,
      MEM_WB_Sel_Mem_PC => MEM_WB_Sel_Mem_PC,
      S => addr_AddSub_5,
      \mem_pc_i_reg[26]\(0) => \mem_pc_i_reg[0]\(5),
      wb_PC_II_5 => wb_PC_II_5,
      \wb_exception_kind_i_reg[28]\(0) => \wb_exception_kind_i_reg[28]\(0)
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[26].MUXCY_XOR_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_563
     port map (
      DI => \^lockstep_out_reg[2940]\,
      LO => carry_6,
      \LOCKSTEP_Out_reg[3033]\(0) => \^lockstep_out_reg[2914]\(5),
      \Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg\ => \Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg\,
      Q(0) => Q(5),
      S => addr_AddSub_5,
      \Using_FPGA.Native\ => carry_5,
      WB_GPR_Wr_Dbg => WB_GPR_Wr_Dbg,
      \data_rd_reg_reg[26]\(0) => \data_rd_reg_reg[16]\(5),
      lopt => lopt_7,
      lopt_1 => lopt_10,
      read_register_MSR_1_reg => read_register_MSR_1_reg,
      \wb_MSR_i_reg[26]\(0) => \wb_MSR_i_reg[24]\(3),
      wb_exception_i_reg => wb_exception_i_reg,
      \wb_read_lsb_sel_reg[1]\ => \wb_read_lsb_sel_reg[1]_0\
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[26].WB_PC_FDE\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_564
     port map (
      Clk => Clk,
      \LOCKSTEP_Out_reg[2940]\ => \^lockstep_out_reg[2940]\,
      MEM_PipeRun => MEM_PipeRun,
      wb_PC_II_5 => wb_PC_II_5
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[27].I_RET_ADDR_WB\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized5_565\
     port map (
      DI => \^lockstep_out_reg[2941]\,
      MEM_WB_Sel_Mem_PC => MEM_WB_Sel_Mem_PC,
      S => addr_AddSub_4,
      \mem_pc_i_reg[27]\(0) => \mem_pc_i_reg[0]\(4),
      wb_PC_II_4 => wb_PC_II_4,
      \wb_exception_kind_i_reg[28]\(0) => \wb_exception_kind_i_reg[28]\(0)
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[27].MUXCY_XOR_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_566
     port map (
      DI => \^lockstep_out_reg[2941]\,
      LO => carry_5,
      \LOCKSTEP_Out_reg[3034]\(0) => \^lockstep_out_reg[2914]\(4),
      \Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg\ => \Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg\,
      Q(0) => Q(4),
      S => addr_AddSub_4,
      \Using_FPGA.Native\ => carry_4,
      WB_GPR_Wr_Dbg => WB_GPR_Wr_Dbg,
      \data_rd_reg_reg[27]\(0) => \data_rd_reg_reg[16]\(4),
      lopt => lopt_6,
      lopt_1 => lopt_9,
      read_register_MSR_1_reg => read_register_MSR_1_reg,
      wb_exception_i_reg => wb_exception_i_reg,
      \wb_read_lsb_sel_reg[1]\ => \wb_read_lsb_sel_reg[1]_5\
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[27].WB_PC_FDE\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_567
     port map (
      Clk => Clk,
      \LOCKSTEP_Out_reg[2941]\ => \^lockstep_out_reg[2941]\,
      MEM_PipeRun => MEM_PipeRun,
      wb_PC_II_4 => wb_PC_II_4
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[28].I_RET_ADDR_WB\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized5_568\
     port map (
      DI => \^lockstep_out_reg[2942]\,
      MEM_WB_Sel_Mem_PC => MEM_WB_Sel_Mem_PC,
      S => addr_AddSub_3,
      \mem_pc_i_reg[28]\(0) => \mem_pc_i_reg[0]\(3),
      wb_PC_II_3 => wb_PC_II_3,
      \wb_exception_kind_i_reg[28]\(0) => \wb_exception_kind_i_reg[28]\(0)
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[28].MUXCY_XOR_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_569
     port map (
      DI => \^lockstep_out_reg[2942]\,
      LO => carry_4,
      \LOCKSTEP_Out_reg[3035]\(0) => \^lockstep_out_reg[2914]\(3),
      \Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg\ => \Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg\,
      Q(0) => Q(3),
      S => addr_AddSub_3,
      \Using_FPGA.Native\ => carry_3,
      WB_GPR_Wr_Dbg => WB_GPR_Wr_Dbg,
      \data_rd_reg_reg[28]\(0) => \data_rd_reg_reg[16]\(3),
      lopt => lopt_6,
      lopt_1 => \^lockstep_out_reg[2941]\,
      lopt_10 => lopt_10,
      lopt_11 => lopt_11,
      lopt_2 => addr_AddSub_4,
      lopt_3 => lopt_7,
      lopt_4 => \^lockstep_out_reg[2940]\,
      lopt_5 => addr_AddSub_5,
      lopt_6 => lopt_8,
      lopt_7 => \^lockstep_out_reg[2939]\,
      lopt_8 => addr_AddSub_6,
      lopt_9 => lopt_9,
      read_register_MSR_1_reg => read_register_MSR_1_reg,
      \wb_MSR_i_reg[28]\(0) => \wb_MSR_i_reg[24]\(2),
      wb_exception_i_reg => wb_exception_i_reg,
      \wb_read_lsb_sel_reg[1]\ => \wb_read_lsb_sel_reg[1]_1\
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[28].WB_PC_FDE\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_570
     port map (
      Clk => Clk,
      \LOCKSTEP_Out_reg[2942]\ => \^lockstep_out_reg[2942]\,
      MEM_PipeRun => MEM_PipeRun,
      wb_PC_II_3 => wb_PC_II_3
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[29].I_RET_ADDR_WB\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized5_571\
     port map (
      DI => \^lockstep_out_reg[2943]\,
      I1_0 => I1_0,
      MEM_WB_Sel_Mem_PC => MEM_WB_Sel_Mem_PC,
      S => addr_AddSub_2,
      \mem_pc_i_reg[29]\(0) => \mem_pc_i_reg[0]\(2),
      wb_PC_II_2 => wb_PC_II_2,
      \wb_exception_kind_i_reg[28]\(0) => \wb_exception_kind_i_reg[28]\(0)
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[29].MUXCY_XOR_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_572
     port map (
      DI => \^lockstep_out_reg[2943]\,
      LO => carry_3,
      \LOCKSTEP_Out_reg[3036]\(0) => \^lockstep_out_reg[2914]\(2),
      \Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg\ => \Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg\,
      Q(0) => Q(2),
      S => addr_AddSub_2,
      \Using_FPGA.Native\ => carry_2,
      WB_GPR_Wr_Dbg => WB_GPR_Wr_Dbg,
      \data_rd_reg_reg[29]\(0) => \data_rd_reg_reg[16]\(2),
      lopt => lopt_2,
      lopt_1 => lopt_5,
      read_register_MSR_1_reg => read_register_MSR_1_reg,
      \wb_MSR_i_reg[29]\(0) => \wb_MSR_i_reg[24]\(1),
      wb_exception_i_reg => wb_exception_i_reg,
      \wb_read_lsb_sel_reg[1]\ => \wb_read_lsb_sel_reg[1]_4\
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[29].WB_PC_FDE\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_573
     port map (
      Clk => Clk,
      \LOCKSTEP_Out_reg[2943]\ => \^lockstep_out_reg[2943]\,
      MEM_PipeRun => MEM_PipeRun,
      wb_PC_II_2 => wb_PC_II_2
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[2].I_RET_ADDR_WB\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized5_574\
     port map (
      MEM_WB_Sel_Mem_PC => MEM_WB_Sel_Mem_PC,
      S => addr_AddSub_29,
      \Using_FPGA.Native_0\ => \^lockstep_out_reg[2916]\,
      \mem_pc_i_reg[2]\(0) => \mem_pc_i_reg[0]\(29),
      wb_PC_II_29 => wb_PC_II_29,
      \wb_exception_kind_i_reg[28]\(0) => \wb_exception_kind_i_reg[28]\(0)
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[2].MUXCY_XOR_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_575
     port map (
      LO => carry_30,
      \LOCKSTEP_Out_reg[3009]\(0) => \LOCKSTEP_Out_reg[3007]\(13),
      S => addr_AddSub_29,
      \Using_FPGA.Native\ => \^lockstep_out_reg[2916]\,
      \Using_FPGA.Native_0\ => carry_29,
      lopt => lopt_43,
      lopt_1 => lopt_46
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[2].WB_PC_FDE\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_576
     port map (
      Clk => Clk,
      \LOCKSTEP_Out_reg[2916]\ => \^lockstep_out_reg[2916]\,
      MEM_PipeRun => MEM_PipeRun,
      wb_PC_II_29 => wb_PC_II_29
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[30].I_RET_ADDR_WB\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized5_577\
     port map (
      DI => \^lockstep_out_reg[2944]\,
      MEM_WB_Sel_Mem_PC => MEM_WB_Sel_Mem_PC,
      S => addr_AddSub_1,
      \mem_pc_i_reg[30]\(0) => \mem_pc_i_reg[0]\(1),
      wb_PC_II_1 => wb_PC_II_1,
      \wb_exception_kind_i_reg[28]\(0) => \wb_exception_kind_i_reg[28]\(0)
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[30].MUXCY_XOR_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_578
     port map (
      DI => \^lockstep_out_reg[2944]\,
      LO => carry_2,
      \LOCKSTEP_Out_reg[3037]\(0) => \^lockstep_out_reg[2914]\(1),
      \Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg\ => \Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg\,
      Q(0) => Q(1),
      S => addr_AddSub_1,
      \Using_FPGA.Native\ => carry_1,
      WB_GPR_Wr_Dbg => WB_GPR_Wr_Dbg,
      \data_rd_reg_reg[30]\(0) => \data_rd_reg_reg[16]\(1),
      lopt => lopt_1,
      lopt_1 => lopt_4,
      read_register_MSR_1_reg => read_register_MSR_1_reg,
      \wb_MSR_i_reg[30]\(0) => \wb_MSR_i_reg[24]\(0),
      wb_exception_i_reg => wb_exception_i_reg,
      \wb_read_lsb_sel_reg[1]\ => \wb_read_lsb_sel_reg[1]_2\
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[30].WB_PC_FDE\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_579
     port map (
      Clk => Clk,
      \LOCKSTEP_Out_reg[2944]\ => \^lockstep_out_reg[2944]\,
      MEM_PipeRun => MEM_PipeRun,
      wb_PC_II_1 => wb_PC_II_1
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[31].I_RET_ADDR_WB\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized5_580\
     port map (
      DI => \^di\,
      MEM_WB_Sel_Mem_PC => MEM_WB_Sel_Mem_PC,
      S => addr_AddSub_0,
      \mem_pc_i_reg[31]\(0) => \mem_pc_i_reg[0]\(0),
      wb_PC_II_0 => wb_PC_II_0,
      \wb_exception_kind_i_reg[28]\(0) => \wb_exception_kind_i_reg[28]\(0)
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[31].MUXCY_XOR_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_581
     port map (
      CI => carry_0,
      DI => \^di\,
      LO => carry_1,
      \LOCKSTEP_Out_reg[3038]\(0) => \^lockstep_out_reg[2914]\(0),
      \Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg\ => \Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg\,
      Q(0) => Q(0),
      S => addr_AddSub_0,
      WB_GPR_Wr_Dbg => WB_GPR_Wr_Dbg,
      \data_rd_reg_reg[31]\(0) => \data_rd_reg_reg[16]\(0),
      lopt => lopt,
      lopt_1 => lopt_3,
      read_register_MSR_1_reg => read_register_MSR_1_reg,
      wb_exception_i_reg => wb_exception_i_reg,
      \wb_read_lsb_sel_reg[1]\ => \wb_read_lsb_sel_reg[1]_3\
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[31].WB_PC_FDE\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_582
     port map (
      Clk => Clk,
      DI => \^di\,
      MEM_PipeRun => MEM_PipeRun,
      wb_PC_II_0 => wb_PC_II_0
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[3].I_RET_ADDR_WB\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized5_583\
     port map (
      MEM_WB_Sel_Mem_PC => MEM_WB_Sel_Mem_PC,
      S => addr_AddSub_28,
      \Using_FPGA.Native_0\ => \^lockstep_out_reg[2917]\,
      \mem_pc_i_reg[3]\(0) => \mem_pc_i_reg[0]\(28),
      wb_PC_II_28 => wb_PC_II_28,
      \wb_exception_kind_i_reg[28]\(0) => \wb_exception_kind_i_reg[28]\(0)
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[3].MUXCY_XOR_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_584
     port map (
      LO => carry_29,
      \LOCKSTEP_Out_reg[3010]\(0) => \LOCKSTEP_Out_reg[3007]\(12),
      S => addr_AddSub_28,
      \Using_FPGA.Native\ => \^lockstep_out_reg[2917]\,
      \Using_FPGA.Native_0\ => carry_28,
      lopt => lopt_42,
      lopt_1 => lopt_45
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[3].WB_PC_FDE\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_585
     port map (
      Clk => Clk,
      \LOCKSTEP_Out_reg[2917]\ => \^lockstep_out_reg[2917]\,
      MEM_PipeRun => MEM_PipeRun,
      wb_PC_II_28 => wb_PC_II_28
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[4].I_RET_ADDR_WB\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized5_586\
     port map (
      MEM_WB_Sel_Mem_PC => MEM_WB_Sel_Mem_PC,
      S => addr_AddSub_27,
      \Using_FPGA.Native_0\ => \^lockstep_out_reg[2918]\,
      \mem_pc_i_reg[4]\(0) => \mem_pc_i_reg[0]\(27),
      wb_PC_II_27 => wb_PC_II_27,
      \wb_exception_kind_i_reg[28]\(0) => \wb_exception_kind_i_reg[28]\(0)
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[4].MUXCY_XOR_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_587
     port map (
      LO => carry_28,
      \LOCKSTEP_Out_reg[3011]\(0) => \LOCKSTEP_Out_reg[3007]\(11),
      S => addr_AddSub_27,
      \Using_FPGA.Native\ => \^lockstep_out_reg[2918]\,
      \Using_FPGA.Native_0\ => carry_27,
      lopt => lopt_42,
      lopt_1 => \^lockstep_out_reg[2917]\,
      lopt_10 => lopt_46,
      lopt_11 => lopt_47,
      lopt_2 => addr_AddSub_28,
      lopt_3 => lopt_43,
      lopt_4 => \^lockstep_out_reg[2916]\,
      lopt_5 => addr_AddSub_29,
      lopt_6 => lopt_44,
      lopt_7 => \^lockstep_out_reg[2915]\,
      lopt_8 => addr_AddSub_30,
      lopt_9 => lopt_45
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[4].WB_PC_FDE\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_588
     port map (
      Clk => Clk,
      \LOCKSTEP_Out_reg[2918]\ => \^lockstep_out_reg[2918]\,
      MEM_PipeRun => MEM_PipeRun,
      wb_PC_II_27 => wb_PC_II_27
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[5].I_RET_ADDR_WB\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized5_589\
     port map (
      MEM_WB_Sel_Mem_PC => MEM_WB_Sel_Mem_PC,
      S => addr_AddSub_26,
      \Using_FPGA.Native_0\ => \^lockstep_out_reg[2919]\,
      \mem_pc_i_reg[5]\(0) => \mem_pc_i_reg[0]\(26),
      wb_PC_II_26 => wb_PC_II_26,
      \wb_exception_kind_i_reg[28]\(0) => \wb_exception_kind_i_reg[28]\(0)
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[5].MUXCY_XOR_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_590
     port map (
      LO => carry_27,
      \LOCKSTEP_Out_reg[3012]\(0) => \LOCKSTEP_Out_reg[3007]\(10),
      S => addr_AddSub_26,
      \Using_FPGA.Native\ => \^lockstep_out_reg[2919]\,
      \Using_FPGA.Native_0\ => carry_26,
      lopt => lopt_38,
      lopt_1 => lopt_41
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[5].WB_PC_FDE\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_591
     port map (
      Clk => Clk,
      \LOCKSTEP_Out_reg[2919]\ => \^lockstep_out_reg[2919]\,
      MEM_PipeRun => MEM_PipeRun,
      wb_PC_II_26 => wb_PC_II_26
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[6].I_RET_ADDR_WB\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized5_592\
     port map (
      MEM_WB_Sel_Mem_PC => MEM_WB_Sel_Mem_PC,
      S => addr_AddSub_25,
      \Using_FPGA.Native_0\ => \^lockstep_out_reg[2920]\,
      \mem_pc_i_reg[6]\(0) => \mem_pc_i_reg[0]\(25),
      wb_PC_II_25 => wb_PC_II_25,
      \wb_exception_kind_i_reg[28]\(0) => \wb_exception_kind_i_reg[28]\(0)
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[6].MUXCY_XOR_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_593
     port map (
      LO => carry_26,
      \LOCKSTEP_Out_reg[3013]\(0) => \LOCKSTEP_Out_reg[3007]\(9),
      S => addr_AddSub_25,
      \Using_FPGA.Native\ => \^lockstep_out_reg[2920]\,
      \Using_FPGA.Native_0\ => carry_25,
      lopt => lopt_37,
      lopt_1 => lopt_40
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[6].WB_PC_FDE\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_594
     port map (
      Clk => Clk,
      \LOCKSTEP_Out_reg[2920]\ => \^lockstep_out_reg[2920]\,
      MEM_PipeRun => MEM_PipeRun,
      wb_PC_II_25 => wb_PC_II_25
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[7].I_RET_ADDR_WB\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized5_595\
     port map (
      MEM_WB_Sel_Mem_PC => MEM_WB_Sel_Mem_PC,
      S => addr_AddSub_24,
      \Using_FPGA.Native_0\ => \^lockstep_out_reg[2921]\,
      \mem_pc_i_reg[7]\(0) => \mem_pc_i_reg[0]\(24),
      wb_PC_II_24 => wb_PC_II_24,
      \wb_exception_kind_i_reg[28]\(0) => \wb_exception_kind_i_reg[28]\(0)
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[7].MUXCY_XOR_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_596
     port map (
      LO => carry_25,
      \LOCKSTEP_Out_reg[3014]\(0) => \LOCKSTEP_Out_reg[3007]\(8),
      S => addr_AddSub_24,
      \Using_FPGA.Native\ => \^lockstep_out_reg[2921]\,
      \Using_FPGA.Native_0\ => carry_24,
      lopt => lopt_36,
      lopt_1 => lopt_39
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[7].WB_PC_FDE\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_597
     port map (
      Clk => Clk,
      \LOCKSTEP_Out_reg[2921]\ => \^lockstep_out_reg[2921]\,
      MEM_PipeRun => MEM_PipeRun,
      wb_PC_II_24 => wb_PC_II_24
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[8].I_RET_ADDR_WB\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized5_598\
     port map (
      MEM_WB_Sel_Mem_PC => MEM_WB_Sel_Mem_PC,
      S => addr_AddSub_23,
      \Using_FPGA.Native_0\ => \^lockstep_out_reg[2922]\,
      \mem_pc_i_reg[8]\(0) => \mem_pc_i_reg[0]\(23),
      wb_PC_II_23 => wb_PC_II_23,
      \wb_exception_kind_i_reg[28]\(0) => \wb_exception_kind_i_reg[28]\(0)
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[8].MUXCY_XOR_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_599
     port map (
      LO => carry_24,
      \LOCKSTEP_Out_reg[3015]\(0) => \LOCKSTEP_Out_reg[3007]\(7),
      S => addr_AddSub_23,
      \Using_FPGA.Native\ => \^lockstep_out_reg[2922]\,
      \Using_FPGA.Native_0\ => carry_23,
      lopt => lopt_36,
      lopt_1 => \^lockstep_out_reg[2921]\,
      lopt_10 => lopt_40,
      lopt_11 => lopt_41,
      lopt_2 => addr_AddSub_24,
      lopt_3 => lopt_37,
      lopt_4 => \^lockstep_out_reg[2920]\,
      lopt_5 => addr_AddSub_25,
      lopt_6 => lopt_38,
      lopt_7 => \^lockstep_out_reg[2919]\,
      lopt_8 => addr_AddSub_26,
      lopt_9 => lopt_39
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[8].WB_PC_FDE\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_600
     port map (
      Clk => Clk,
      \LOCKSTEP_Out_reg[2922]\ => \^lockstep_out_reg[2922]\,
      MEM_PipeRun => MEM_PipeRun,
      wb_PC_II_23 => wb_PC_II_23
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[9].I_RET_ADDR_WB\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized5_601\
     port map (
      MEM_WB_Sel_Mem_PC => MEM_WB_Sel_Mem_PC,
      S => addr_AddSub_22,
      \Using_FPGA.Native_0\ => \^lockstep_out_reg[2923]\,
      \mem_pc_i_reg[9]\(0) => \mem_pc_i_reg[0]\(22),
      wb_PC_II_22 => wb_PC_II_22,
      \wb_exception_kind_i_reg[28]\(0) => \wb_exception_kind_i_reg[28]\(0)
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[9].MUXCY_XOR_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_602
     port map (
      CI => carry_22,
      LO => carry_23,
      \LOCKSTEP_Out_reg[3016]\(0) => \LOCKSTEP_Out_reg[3007]\(6),
      S => addr_AddSub_22,
      \Using_FPGA.Native\ => \^lockstep_out_reg[2923]\,
      lopt => lopt_32,
      lopt_1 => lopt_35
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[9].WB_PC_FDE\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_603
     port map (
      Clk => Clk,
      \LOCKSTEP_Out_reg[2923]\ => \^lockstep_out_reg[2923]\,
      MEM_PipeRun => MEM_PipeRun,
      wb_PC_II_22 => wb_PC_II_22
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_jump_logic is
  port (
    ex_jump : out STD_LOGIC;
    EX_Op1_CMP_Equal : out STD_LOGIC;
    EX_Op1_CMP_Equal_n : out STD_LOGIC;
    ex_Take_Intr_or_Exc_reg : out STD_LOGIC;
    I5 : out STD_LOGIC;
    of_read_imm_reg_ii_reg : out STD_LOGIC;
    \Using_FPGA.Native\ : out STD_LOGIC;
    ex_delayslot_Instr0 : out STD_LOGIC;
    keep_jump_taken_with_ds_reg : out STD_LOGIC;
    \if_pc_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ex_jump_hold_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    if_missed_fetch_reg : out STD_LOGIC;
    mem_jump_taken_reg : out STD_LOGIC;
    valid_Req_reg : out STD_LOGIC;
    \Not_Using_TLBS.instr_Addr_1_reg[0]\ : out STD_LOGIC_VECTOR ( 29 downto 0 );
    valid_Req_XX_reg : out STD_LOGIC;
    EX_Op1_Zero : in STD_LOGIC;
    \Performance_Debug_Control.ex_dbg_pc_hit_i_reg\ : in STD_LOGIC;
    sync_reset : in STD_LOGIC;
    of_pause_reg : in STD_LOGIC;
    ex_op1_cmp_eq : in STD_LOGIC;
    Clk : in STD_LOGIC;
    ex_op1_cmp_eq_n5_out : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    ex_op1_cmp_eq1 : in STD_LOGIC;
    use_Reg_Neg_DI1_out : in STD_LOGIC;
    force_Val10_out : in STD_LOGIC;
    use_Reg_Neg_S3_out : in STD_LOGIC;
    force12_out : in STD_LOGIC;
    of_Take_Interrupt : in STD_LOGIC;
    ex_Take_Intr_or_Exc_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    wb_exception_i_reg : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    ex_jump_nodelay_reg : in STD_LOGIC;
    ex_jump_hold_reg_0 : in STD_LOGIC;
    ex_branch_with_delayslot : in STD_LOGIC;
    of_valid : in STD_LOGIC;
    keep_jump_taken_with_ds : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    ex_jump_hold : in STD_LOGIC;
    ex_branch_with_delayslot_reg : in STD_LOGIC;
    \EX_Op2_reg[0]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    O56_out : in STD_LOGIC;
    \if_pc_reg[1]\ : in STD_LOGIC;
    \if_pc_reg[2]\ : in STD_LOGIC;
    \if_pc_reg[3]\ : in STD_LOGIC;
    \if_pc_reg[4]\ : in STD_LOGIC;
    \if_pc_reg[5]\ : in STD_LOGIC;
    \if_pc_reg[6]\ : in STD_LOGIC;
    \if_pc_reg[7]\ : in STD_LOGIC;
    \if_pc_reg[8]\ : in STD_LOGIC;
    \if_pc_reg[9]\ : in STD_LOGIC;
    \if_pc_reg[10]\ : in STD_LOGIC;
    \if_pc_reg[11]\ : in STD_LOGIC;
    \if_pc_reg[12]\ : in STD_LOGIC;
    \if_pc_reg[13]\ : in STD_LOGIC;
    \if_pc_reg[14]\ : in STD_LOGIC;
    \if_pc_reg[15]\ : in STD_LOGIC;
    \if_pc_reg[16]\ : in STD_LOGIC;
    \if_pc_reg[17]\ : in STD_LOGIC;
    \if_pc_reg[18]\ : in STD_LOGIC;
    \if_pc_reg[19]\ : in STD_LOGIC;
    \if_pc_reg[20]\ : in STD_LOGIC;
    \if_pc_reg[21]\ : in STD_LOGIC;
    \if_pc_reg[22]\ : in STD_LOGIC;
    \if_pc_reg[23]\ : in STD_LOGIC;
    \if_pc_reg[24]\ : in STD_LOGIC;
    \if_pc_reg[25]\ : in STD_LOGIC;
    \if_pc_reg[26]\ : in STD_LOGIC;
    \if_pc_reg[27]\ : in STD_LOGIC;
    \if_pc_reg[28]\ : in STD_LOGIC;
    O : in STD_LOGIC;
    \if_pc_reg[30]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ex_mbar_stall_no_sleep_1 : in STD_LOGIC;
    ex_first_cycle : in STD_LOGIC;
    ex_mbar_decode : in STD_LOGIC;
    ex_mbar_sleep : in STD_LOGIC;
    if_missed_fetch : in STD_LOGIC;
    ib_Ready_MMU : in STD_LOGIC;
    LOCKSTEP_Master_Out : in STD_LOGIC_VECTOR ( 0 to 0 );
    \wb_MSR_i_reg[26]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    icache_data_strobe : in STD_LOGIC;
    valid_Req : in STD_LOGIC;
    \Not_Using_TLBS.last_Valid_Instr_Addr_reg[0]\ : in STD_LOGIC_VECTOR ( 29 downto 0 );
    valid_Req_XX_reg_0 : in STD_LOGIC;
    \EX_Branch_CMP_Op1_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_jump_logic;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_jump_logic is
  signal DI : STD_LOGIC;
  signal MUXCY_JUMP_CARRY6_n_42 : STD_LOGIC;
  signal S : STD_LOGIC;
  signal ex_jump_q : STD_LOGIC;
  signal ex_jump_wanted : STD_LOGIC;
  signal force1_reg_n_0 : STD_LOGIC;
  signal force2 : STD_LOGIC;
  signal force_Val1_reg_n_0 : STD_LOGIC;
  signal force_Val2_N : STD_LOGIC;
  signal jump_carry1 : STD_LOGIC;
  signal jump_carry2 : STD_LOGIC;
  signal jump_carry4 : STD_LOGIC;
  signal jump_carry5 : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal lopt_3 : STD_LOGIC;
  signal lopt_4 : STD_LOGIC;
  signal lopt_5 : STD_LOGIC;
  signal lopt_6 : STD_LOGIC;
  signal lopt_7 : STD_LOGIC;
  signal lopt_8 : STD_LOGIC;
  signal of_PipeRun_for_ce : STD_LOGIC;
  attribute DIRECT_ENABLE : boolean;
  attribute DIRECT_ENABLE of of_PipeRun_for_ce : signal is std.standard.true;
  signal reset_bool_for_rst : STD_LOGIC;
  attribute DIRECT_RESET : boolean;
  attribute DIRECT_RESET of reset_bool_for_rst : signal is std.standard.true;
  signal use_Reg_Neg_DI_reg_n_0 : STD_LOGIC;
  signal use_Reg_Neg_S_reg_n_0 : STD_LOGIC;
begin
  lopt_1 <= DI;
  lopt_2 <= S;
  of_PipeRun_for_ce <= of_pause_reg;
  reset_bool_for_rst <= sync_reset;
MUXCY_JUMP_CARRY: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_284
     port map (
      DI => DI,
      EX_Op1_Zero => EX_Op1_Zero,
      S => S,
      jump_carry1 => jump_carry1,
      lopt => lopt
    );
MUXCY_JUMP_CARRY2: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_285
     port map (
      ex_Take_Intr_or_Exc_reg => ex_Take_Intr_or_Exc_reg_0,
      force2 => force2,
      force_Val2_N => force_Val2_N,
      jump_carry1 => jump_carry1,
      jump_carry2 => jump_carry2,
      lopt => \^lopt_1\,
      lopt_1 => \^lopt_2\,
      lopt_2 => \Performance_Debug_Control.ex_dbg_pc_hit_i_reg\,
      lopt_3 => lopt_3,
      lopt_4 => lopt_4,
      lopt_5 => lopt_5,
      lopt_6 => lopt_6,
      lopt_7 => lopt_7,
      lopt_8 => lopt_8,
      \out\ => \out\
    );
MUXCY_JUMP_CARRY3: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_286
     port map (
      \Performance_Debug_Control.ex_dbg_pc_hit_i_reg\ => \Performance_Debug_Control.ex_dbg_pc_hit_i_reg\,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      ex_branch_with_delayslot => ex_branch_with_delayslot,
      ex_jump_hold_reg => ex_jump_hold_reg_0,
      ex_jump_wanted => ex_jump_wanted,
      jump_carry2 => jump_carry2,
      lopt => \^lopt_1\,
      lopt_1 => \^lopt_2\,
      of_valid => of_valid
    );
MUXCY_JUMP_CARRY4: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_287
     port map (
      ex_branch_with_delayslot => ex_branch_with_delayslot,
      ex_jump_q => ex_jump_q,
      ex_jump_wanted => ex_jump_wanted,
      jump_carry4 => jump_carry4,
      lopt => lopt_3,
      lopt_1 => lopt_4,
      lopt_2 => lopt_5,
      of_valid => of_valid
    );
MUXCY_JUMP_CARRY5: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_288
     port map (
      jump_carry4 => jump_carry4,
      jump_carry5 => jump_carry5,
      lopt => lopt_6,
      lopt_1 => lopt_7,
      lopt_2 => lopt_8
    );
MUXCY_JUMP_CARRY6: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_289
     port map (
      D(31 downto 0) => D(31 downto 0),
      \EX_Op2_reg[0]\(31 downto 0) => \EX_Op2_reg[0]\(31 downto 0),
      I5 => I5,
      LOCKSTEP_Master_Out(0) => LOCKSTEP_Master_Out(0),
      \Not_Using_TLBS.instr_Addr_1_reg[0]\(29 downto 0) => \Not_Using_TLBS.instr_Addr_1_reg[0]\(29 downto 0),
      \Not_Using_TLBS.last_Valid_Instr_Addr_reg[0]\(29 downto 0) => \Not_Using_TLBS.last_Valid_Instr_Addr_reg[0]\(29 downto 0),
      O => O,
      O56_out => O56_out,
      Q(2 downto 0) => Q(2 downto 0),
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_1\,
      ex_Take_Intr_or_Exc_reg => ex_Take_Intr_or_Exc_reg,
      ex_Take_Intr_or_Exc_reg_0 => ex_Take_Intr_or_Exc_reg_0,
      ex_branch_with_delayslot => ex_branch_with_delayslot,
      ex_branch_with_delayslot_reg => ex_branch_with_delayslot_reg,
      ex_delayslot_Instr0 => ex_delayslot_Instr0,
      ex_first_cycle => ex_first_cycle,
      ex_jump_hold => ex_jump_hold,
      ex_jump_hold_reg => ex_jump_hold_reg,
      ex_jump_nodelay_reg => ex_jump_nodelay_reg,
      ex_jump_q => ex_jump_q,
      ex_jump_q_reg => ex_jump,
      ex_jump_q_reg_0 => MUXCY_JUMP_CARRY6_n_42,
      ex_mbar_decode => ex_mbar_decode,
      ex_mbar_sleep => ex_mbar_sleep,
      ex_mbar_stall_no_sleep_1 => ex_mbar_stall_no_sleep_1,
      ib_Ready_MMU => ib_Ready_MMU,
      icache_data_strobe => icache_data_strobe,
      if_missed_fetch => if_missed_fetch,
      if_missed_fetch_reg => if_missed_fetch_reg,
      \if_pc_reg[0]\(0) => \if_pc_reg[0]\(0),
      \if_pc_reg[10]\ => \if_pc_reg[10]\,
      \if_pc_reg[11]\ => \if_pc_reg[11]\,
      \if_pc_reg[12]\ => \if_pc_reg[12]\,
      \if_pc_reg[13]\ => \if_pc_reg[13]\,
      \if_pc_reg[14]\ => \if_pc_reg[14]\,
      \if_pc_reg[15]\ => \if_pc_reg[15]\,
      \if_pc_reg[16]\ => \if_pc_reg[16]\,
      \if_pc_reg[17]\ => \if_pc_reg[17]\,
      \if_pc_reg[18]\ => \if_pc_reg[18]\,
      \if_pc_reg[19]\ => \if_pc_reg[19]\,
      \if_pc_reg[1]\ => \if_pc_reg[1]\,
      \if_pc_reg[20]\ => \if_pc_reg[20]\,
      \if_pc_reg[21]\ => \if_pc_reg[21]\,
      \if_pc_reg[22]\ => \if_pc_reg[22]\,
      \if_pc_reg[23]\ => \if_pc_reg[23]\,
      \if_pc_reg[24]\ => \if_pc_reg[24]\,
      \if_pc_reg[25]\ => \if_pc_reg[25]\,
      \if_pc_reg[26]\ => \if_pc_reg[26]\,
      \if_pc_reg[27]\ => \if_pc_reg[27]\,
      \if_pc_reg[28]\ => \if_pc_reg[28]\,
      \if_pc_reg[2]\ => \if_pc_reg[2]\,
      \if_pc_reg[30]\(1 downto 0) => \if_pc_reg[30]\(1 downto 0),
      \if_pc_reg[3]\ => \if_pc_reg[3]\,
      \if_pc_reg[4]\ => \if_pc_reg[4]\,
      \if_pc_reg[5]\ => \if_pc_reg[5]\,
      \if_pc_reg[6]\ => \if_pc_reg[6]\,
      \if_pc_reg[7]\ => \if_pc_reg[7]\,
      \if_pc_reg[8]\ => \if_pc_reg[8]\,
      \if_pc_reg[9]\ => \if_pc_reg[9]\,
      jump_carry5 => jump_carry5,
      keep_jump_taken_with_ds => keep_jump_taken_with_ds,
      keep_jump_taken_with_ds_reg => keep_jump_taken_with_ds_reg,
      mem_jump_taken_reg => mem_jump_taken_reg,
      of_Take_Interrupt => of_Take_Interrupt,
      of_pause_reg => of_PipeRun_for_ce,
      of_read_imm_reg_ii_reg => of_read_imm_reg_ii_reg,
      sync_reset => reset_bool_for_rst,
      valid_Req => valid_Req,
      valid_Req_XX_reg => valid_Req_XX_reg,
      valid_Req_XX_reg_0 => valid_Req_XX_reg_0,
      valid_Req_reg => valid_Req_reg,
      \wb_MSR_i_reg[26]\(0) => \wb_MSR_i_reg[26]\(0),
      wb_exception_i_reg => wb_exception_i_reg
    );
ex_jump_q_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => MUXCY_JUMP_CARRY6_n_42,
      Q => ex_jump_q,
      R => '0'
    );
ex_op1_cmp_eq_n_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => ex_op1_cmp_eq_n5_out,
      Q => EX_Op1_CMP_Equal_n,
      R => reset_bool_for_rst
    );
ex_op1_cmp_eq_reg: unisim.vcomponents.FDSE
     port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => ex_op1_cmp_eq,
      Q => EX_Op1_CMP_Equal,
      S => reset_bool_for_rst
    );
force1_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => force12_out,
      Q => force1_reg_n_0,
      R => reset_bool_for_rst
    );
force2_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => ex_op1_cmp_eq1,
      Q => force2,
      R => reset_bool_for_rst
    );
force_DI1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A6"
    )
        port map (
      I0 => force_Val1_reg_n_0,
      I1 => use_Reg_Neg_DI_reg_n_0,
      I2 => \EX_Branch_CMP_Op1_reg[0]\(0),
      O => DI
    );
force_Val1_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => force_Val10_out,
      Q => force_Val1_reg_n_0,
      R => reset_bool_for_rst
    );
force_Val2_N_reg: unisim.vcomponents.FDSE
     port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => \Using_FPGA.Native_0\,
      Q => force_Val2_N,
      S => reset_bool_for_rst
    );
force_jump1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A6"
    )
        port map (
      I0 => force1_reg_n_0,
      I1 => use_Reg_Neg_S_reg_n_0,
      I2 => \EX_Branch_CMP_Op1_reg[0]\(0),
      O => S
    );
use_Reg_Neg_DI_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => use_Reg_Neg_DI1_out,
      Q => use_Reg_Neg_DI_reg_n_0,
      R => reset_bool_for_rst
    );
use_Reg_Neg_S_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => use_Reg_Neg_S3_out,
      Q => use_Reg_Neg_S_reg_n_0,
      R => reset_bool_for_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_vec is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    dbg_hit : in STD_LOGIC_VECTOR ( 0 to 0 );
    Dbg_Clk : in STD_LOGIC;
    \Single_Synchronize.use_async_reset.sync_i_1\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_vec;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_vec is
begin
\sync_bits[0].sync_bit\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit__parameterized4_238\
     port map (
      D(0) => D(0),
      Dbg_Clk => Dbg_Clk,
      \Single_Synchronize.use_async_reset.sync_i_1\ => \Single_Synchronize.use_async_reset.sync_i_1\,
      dbg_hit(0) => dbg_hit(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_vec__parameterized1\ is
  port (
    sample_synced : out STD_LOGIC_VECTOR ( 0 to 9 );
    \Serial_Dbg_Intf.trig_in_1_reg\ : out STD_LOGIC;
    p_11_out : out STD_LOGIC;
    \Serial_Dbg_Intf.trig_ack_out_1_reg\ : out STD_LOGIC;
    p_87_out : out STD_LOGIC;
    p_90_out : out STD_LOGIC;
    p_75_out : out STD_LOGIC;
    p_85_out : out STD_LOGIC;
    p_82_out : out STD_LOGIC;
    p_93_out : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    Dbg_Trig_Ack_Out : in STD_LOGIC_VECTOR ( 0 to 0 );
    Dbg_Trig_In : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    \Serial_Dbg_Intf.force_stop_TClk_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Serial_Dbg_Intf.single_Step_TClk_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Serial_Dbg_Intf.command_reg_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \Serial_Dbg_Intf.continue_from_brk_TClk_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Serial_Dbg_Intf.New_Dbg_Instr2_TCK_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Dbg_Trig_Out : in STD_LOGIC_VECTOR ( 0 to 0 );
    Dbg_Trig_Ack_In : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Serial_Dbg_Intf.control_reg_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_vec__parameterized1\ : entity is "mb_sync_vec";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_vec__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_vec__parameterized1\ is
  signal \^sample_synced\ : STD_LOGIC_VECTOR ( 0 to 9 );
begin
  sample_synced(0 to 9) <= \^sample_synced\(0 to 9);
\sync_bits[0].sync_bit\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_228
     port map (
      Clk => Clk,
      D(0) => D(0),
      Q(0) => Q(8),
      p_93_out => p_93_out,
      sample_synced(0) => \^sample_synced\(0),
      sync_reset => sync_reset
    );
\sync_bits[1].sync_bit\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_229
     port map (
      Clk => Clk,
      Q(0) => Q(7),
      \Serial_Dbg_Intf.force_stop_TClk_reg\(0) => \Serial_Dbg_Intf.force_stop_TClk_reg\(0),
      p_90_out => p_90_out,
      sample_synced(0) => \^sample_synced\(1),
      sync_reset => sync_reset
    );
\sync_bits[2].sync_bit\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_230
     port map (
      Clk => Clk,
      Q(0) => Q(6),
      \Serial_Dbg_Intf.single_Step_TClk_reg\(0) => \Serial_Dbg_Intf.single_Step_TClk_reg\(0),
      p_87_out => p_87_out,
      sample_synced(0) => \^sample_synced\(2),
      sync_reset => sync_reset
    );
\sync_bits[3].sync_bit\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_231
     port map (
      Clk => Clk,
      Q(0) => Q(5),
      \Serial_Dbg_Intf.command_reg_reg[0]\(0) => \Serial_Dbg_Intf.command_reg_reg[0]\(1),
      p_85_out => p_85_out,
      sample_synced(0) => \^sample_synced\(3),
      sync_reset => sync_reset
    );
\sync_bits[4].sync_bit\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_232
     port map (
      Clk => Clk,
      Q(0) => Q(4),
      \Serial_Dbg_Intf.command_reg_reg[1]\(0) => \Serial_Dbg_Intf.command_reg_reg[0]\(0),
      p_82_out => p_82_out,
      sample_synced(0) => \^sample_synced\(4),
      sync_reset => sync_reset
    );
\sync_bits[5].sync_bit\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_233
     port map (
      Clk => Clk,
      Dbg_Trig_In(0) => Dbg_Trig_In(0),
      Q(3) => Q(6),
      Q(2) => Q(3),
      Q(1 downto 0) => Q(1 downto 0),
      \Serial_Dbg_Intf.continue_from_brk_TClk_reg\(0) => \Serial_Dbg_Intf.continue_from_brk_TClk_reg\(0),
      \Serial_Dbg_Intf.trig_in_1_reg\ => \Serial_Dbg_Intf.trig_in_1_reg\,
      \Synchronize.use_sync_reset.sync_reg[2]_0\(2) => \^sample_synced\(2),
      \Synchronize.use_sync_reset.sync_reg[2]_0\(1) => \^sample_synced\(7),
      \Synchronize.use_sync_reset.sync_reg[2]_0\(0) => \^sample_synced\(8),
      p_11_out => p_11_out,
      sample_synced(0) => \^sample_synced\(5),
      sync_reset => sync_reset
    );
\sync_bits[6].sync_bit\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_234
     port map (
      Clk => Clk,
      Q(0) => Q(2),
      \Serial_Dbg_Intf.New_Dbg_Instr2_TCK_reg\(0) => \Serial_Dbg_Intf.New_Dbg_Instr2_TCK_reg\(0),
      p_75_out => p_75_out,
      sample_synced(0) => \^sample_synced\(6),
      sync_reset => sync_reset
    );
\sync_bits[7].sync_bit\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_235
     port map (
      Clk => Clk,
      Dbg_Trig_Ack_Out(0) => Dbg_Trig_Ack_Out(0),
      Dbg_Trig_Out(0) => Dbg_Trig_Out(0),
      Q(0) => Q(1),
      \Serial_Dbg_Intf.trig_ack_out_1_reg\ => \Serial_Dbg_Intf.trig_ack_out_1_reg\,
      sample_synced(0) => \^sample_synced\(7),
      sync_reset => sync_reset
    );
\sync_bits[8].sync_bit\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_236
     port map (
      Clk => Clk,
      Dbg_Trig_Ack_In(0) => Dbg_Trig_Ack_In(0),
      sample_synced(0) => \^sample_synced\(8),
      sync_reset => sync_reset
    );
\sync_bits[9].sync_bit\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_237
     port map (
      Clk => Clk,
      \Serial_Dbg_Intf.control_reg_reg[3]\(0) => \Serial_Dbg_Intf.control_reg_reg[3]\(0),
      sample_synced(0) => \^sample_synced\(9),
      sync_reset => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_msr_reg_gti is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \WB_MEM_Result_reg[30]\ : out STD_LOGIC;
    ex_MSR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native\ : out STD_LOGIC;
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    of_MSR : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \Using_FPGA.Native_1\ : out STD_LOGIC;
    \Using_FPGA.Native_2\ : out STD_LOGIC;
    MEM_Fwd : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \LOCKSTEP_Out_reg[2991]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    sync_reset : in STD_LOGIC;
    \Using_FPGA.Native_3\ : in STD_LOGIC;
    Clk : in STD_LOGIC;
    \Using_FPGA.Native_4\ : in STD_LOGIC;
    \Using_FPGA.Native_5\ : in STD_LOGIC;
    \Using_FPGA.Native_6\ : in STD_LOGIC;
    \Using_FPGA.Native_7\ : in STD_LOGIC;
    \Using_FPGA.Native_8\ : in STD_LOGIC;
    \Using_FPGA.Native_9\ : in STD_LOGIC;
    \Using_FPGA.Native_10\ : in STD_LOGIC;
    \Using_FPGA.Native_11\ : in STD_LOGIC;
    \Using_FPGA.Native_12\ : in STD_LOGIC;
    wb_MSR_Clear_IE : in STD_LOGIC;
    \EX_Op1_reg[24]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ex_MTS_MSR : in STD_LOGIC;
    EX_PipeRun : in STD_LOGIC;
    MEM_Sel_MSR : in STD_LOGIC;
    mem_ex_result : in STD_LOGIC_VECTOR ( 5 downto 0 );
    WB_PipeRun : in STD_LOGIC;
    \Using_FPGA.Native_13\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_msr_reg_gti;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_msr_reg_gti is
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \MEM_MSR_Bits[24].Using_FDR.MSR_I_n_1\ : STD_LOGIC;
  signal \MEM_MSR_Bits[26].Using_FDR.MSR_I_n_1\ : STD_LOGIC;
  signal \^using_fpga.native\ : STD_LOGIC;
  signal \^ex_msr\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  D(3 downto 0) <= \^d\(3 downto 0);
  \Using_FPGA.Native\ <= \^using_fpga.native\;
  ex_MSR(0) <= \^ex_msr\(0);
\MEM_MSR_Bits[24].Using_FDR.MSR_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_497
     port map (
      Clk => Clk,
      D(0) => \^d\(3),
      \EX_Op1_reg[24]\(0) => \EX_Op1_reg[24]\(1),
      EX_PipeRun => EX_PipeRun,
      MEM_Fwd(0) => MEM_Fwd(4),
      MEM_Sel_MSR => MEM_Sel_MSR,
      \Using_FPGA.Native_0\ => \MEM_MSR_Bits[24].Using_FDR.MSR_I_n_1\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_3\,
      ex_MSR(0) => \^ex_msr\(0),
      ex_MTS_MSR => ex_MTS_MSR,
      mem_ex_result(0) => mem_ex_result(4),
      sync_reset => sync_reset,
      wb_MSR_Clear_IE => wb_MSR_Clear_IE
    );
\MEM_MSR_Bits[26].Using_FDR.MSR_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_498
     port map (
      Clk => Clk,
      D(0) => \^d\(2),
      \EX_Op1_reg[26]\(0) => \EX_Op1_reg[24]\(0),
      EX_PipeRun => EX_PipeRun,
      MEM_Fwd(0) => MEM_Fwd(3),
      MEM_Sel_MSR => MEM_Sel_MSR,
      \Using_FPGA.Native_0\ => \MEM_MSR_Bits[26].Using_FDR.MSR_I_n_1\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_4\,
      \Using_FPGA.Native_2\ => \^using_fpga.native\,
      ex_MTS_MSR => ex_MTS_MSR,
      mem_ex_result(0) => mem_ex_result(3),
      sync_reset => sync_reset,
      wb_MSR_Clear_IE => wb_MSR_Clear_IE
    );
\MEM_MSR_Bits[28].Using_FDR.MSR_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_499
     port map (
      Clk => Clk,
      D(0) => \^d\(1),
      MEM_Fwd(0) => MEM_Fwd(2),
      MEM_Sel_MSR => MEM_Sel_MSR,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_5\,
      mem_ex_result(0) => mem_ex_result(2),
      sync_reset => sync_reset
    );
\MEM_MSR_Bits[29].Using_FDR.MSR_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_500
     port map (
      Clk => Clk,
      D(0) => \^d\(0),
      MEM_Fwd(1) => MEM_Fwd(5),
      MEM_Fwd(0) => MEM_Fwd(1),
      MEM_Sel_MSR => MEM_Sel_MSR,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_6\,
      mem_ex_result(1) => mem_ex_result(5),
      mem_ex_result(0) => mem_ex_result(1),
      sync_reset => sync_reset
    );
\MEM_MSR_Bits[30].Using_FDR.MSR_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_501
     port map (
      Clk => Clk,
      MEM_Fwd(0) => MEM_Fwd(0),
      MEM_Sel_MSR => MEM_Sel_MSR,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_7\,
      \WB_MEM_Result_reg[30]\ => \WB_MEM_Result_reg[30]\,
      mem_ex_result(0) => mem_ex_result(0),
      sync_reset => sync_reset
    );
\OF_EX_MSR_Bits[24].Using_FDR.MSR_ex_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_502
     port map (
      Clk => Clk,
      \Using_FPGA.Native_0\ => \MEM_MSR_Bits[24].Using_FDR.MSR_I_n_1\,
      ex_MSR(0) => \^ex_msr\(0),
      sync_reset => sync_reset
    );
\OF_EX_MSR_Bits[26].Using_FDR.MSR_ex_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_503
     port map (
      Clk => Clk,
      \Using_FPGA.Native_0\ => \^using_fpga.native\,
      \Using_FPGA.Native_1\ => \MEM_MSR_Bits[26].Using_FDR.MSR_I_n_1\,
      sync_reset => sync_reset
    );
\OF_EX_MSR_Bits[28].Using_FDR.MSR_ex_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_504
     port map (
      Clk => Clk,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_0\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_8\,
      sync_reset => sync_reset
    );
\OF_EX_MSR_Bits[28].Using_FDR.MSR_of_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_505
     port map (
      Clk => Clk,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_9\,
      of_MSR(0) => of_MSR(1),
      sync_reset => sync_reset
    );
\OF_EX_MSR_Bits[29].Using_FDR.MSR_ex_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_506
     port map (
      Clk => Clk,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_1\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_10\,
      sync_reset => sync_reset
    );
\OF_EX_MSR_Bits[30].Using_FDR.MSR_ex_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_507
     port map (
      Clk => Clk,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_2\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_11\,
      sync_reset => sync_reset
    );
\OF_EX_MSR_Bits[30].Using_FDR.MSR_of_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_508
     port map (
      Clk => Clk,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_12\,
      of_MSR(0) => of_MSR(0),
      sync_reset => sync_reset
    );
\wb_MSR_i_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => WB_PipeRun,
      D => \^d\(3),
      Q => \LOCKSTEP_Out_reg[2991]\(4),
      R => sync_reset
    );
\wb_MSR_i_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => WB_PipeRun,
      D => \^d\(2),
      Q => \LOCKSTEP_Out_reg[2991]\(3),
      R => sync_reset
    );
\wb_MSR_i_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => WB_PipeRun,
      D => \^d\(1),
      Q => \LOCKSTEP_Out_reg[2991]\(2),
      R => sync_reset
    );
\wb_MSR_i_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => WB_PipeRun,
      D => \^d\(0),
      Q => \LOCKSTEP_Out_reg[2991]\(1),
      R => sync_reset
    );
\wb_MSR_i_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => WB_PipeRun,
      D => \Using_FPGA.Native_13\(0),
      Q => \LOCKSTEP_Out_reg[2991]\(0),
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU is
  port (
    LO : out STD_LOGIC;
    \Data_Addr[0]\ : out STD_LOGIC_VECTOR ( 29 downto 0 );
    p_26_in : out STD_LOGIC;
    mem_valid_req0 : out STD_LOGIC;
    \MEM_DataBus_Addr_reg[30]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    EX_Use_Carry : in STD_LOGIC;
    ex_alu_carryin : in STD_LOGIC;
    EX_CMP_Op_reg : in STD_LOGIC;
    EX_Unsigned_Op : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \EX_ALU_Op_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \EX_Op1_reg[0]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    EX_ALU_Sel_Logic : in STD_LOGIC;
    EX_Enable_ALU : in STD_LOGIC;
    S : in STD_LOGIC;
    ex_databus_access : in STD_LOGIC;
    ex_MSR : in STD_LOGIC_VECTOR ( 0 to 0 );
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : out STD_LOGIC;
    lopt_5 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU is
  signal DI : STD_LOGIC;
  signal \^data_addr[0]\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal alu_carry_1 : STD_LOGIC;
  signal alu_carry_10 : STD_LOGIC;
  signal alu_carry_11 : STD_LOGIC;
  signal alu_carry_12 : STD_LOGIC;
  signal alu_carry_13 : STD_LOGIC;
  signal alu_carry_14 : STD_LOGIC;
  signal alu_carry_15 : STD_LOGIC;
  signal alu_carry_16 : STD_LOGIC;
  signal alu_carry_17 : STD_LOGIC;
  signal alu_carry_18 : STD_LOGIC;
  signal alu_carry_19 : STD_LOGIC;
  signal alu_carry_2 : STD_LOGIC;
  signal alu_carry_20 : STD_LOGIC;
  signal alu_carry_21 : STD_LOGIC;
  signal alu_carry_22 : STD_LOGIC;
  signal alu_carry_23 : STD_LOGIC;
  signal alu_carry_24 : STD_LOGIC;
  signal alu_carry_25 : STD_LOGIC;
  signal alu_carry_26 : STD_LOGIC;
  signal alu_carry_27 : STD_LOGIC;
  signal alu_carry_28 : STD_LOGIC;
  signal alu_carry_29 : STD_LOGIC;
  signal alu_carry_3 : STD_LOGIC;
  signal alu_carry_30 : STD_LOGIC;
  signal alu_carry_31 : STD_LOGIC;
  signal alu_carry_4 : STD_LOGIC;
  signal alu_carry_5 : STD_LOGIC;
  signal alu_carry_6 : STD_LOGIC;
  signal alu_carry_7 : STD_LOGIC;
  signal alu_carry_8 : STD_LOGIC;
  signal alu_carry_9 : STD_LOGIC;
  signal alu_carry_in : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
  signal lopt_10 : STD_LOGIC;
  signal lopt_11 : STD_LOGIC;
  signal lopt_12 : STD_LOGIC;
  signal lopt_13 : STD_LOGIC;
  signal lopt_14 : STD_LOGIC;
  signal lopt_15 : STD_LOGIC;
  signal lopt_16 : STD_LOGIC;
  signal lopt_17 : STD_LOGIC;
  signal lopt_18 : STD_LOGIC;
  signal lopt_19 : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal lopt_20 : STD_LOGIC;
  signal lopt_21 : STD_LOGIC;
  signal lopt_22 : STD_LOGIC;
  signal lopt_23 : STD_LOGIC;
  signal lopt_24 : STD_LOGIC;
  signal lopt_25 : STD_LOGIC;
  signal lopt_26 : STD_LOGIC;
  signal lopt_27 : STD_LOGIC;
  signal lopt_28 : STD_LOGIC;
  signal lopt_29 : STD_LOGIC;
  signal \^lopt_3\ : STD_LOGIC;
  signal lopt_30 : STD_LOGIC;
  signal lopt_31 : STD_LOGIC;
  signal lopt_32 : STD_LOGIC;
  signal lopt_33 : STD_LOGIC;
  signal lopt_34 : STD_LOGIC;
  signal lopt_35 : STD_LOGIC;
  signal lopt_36 : STD_LOGIC;
  signal lopt_37 : STD_LOGIC;
  signal lopt_38 : STD_LOGIC;
  signal lopt_39 : STD_LOGIC;
  signal \^lopt_4\ : STD_LOGIC;
  signal lopt_40 : STD_LOGIC;
  signal lopt_41 : STD_LOGIC;
  signal lopt_42 : STD_LOGIC;
  signal lopt_43 : STD_LOGIC;
  signal lopt_44 : STD_LOGIC;
  signal lopt_45 : STD_LOGIC;
  signal lopt_46 : STD_LOGIC;
  signal lopt_47 : STD_LOGIC;
  signal lopt_48 : STD_LOGIC;
  signal lopt_49 : STD_LOGIC;
  signal \^lopt_5\ : STD_LOGIC;
  signal lopt_50 : STD_LOGIC;
  signal lopt_51 : STD_LOGIC;
  signal lopt_52 : STD_LOGIC;
  signal lopt_53 : STD_LOGIC;
  signal lopt_54 : STD_LOGIC;
  signal lopt_55 : STD_LOGIC;
  signal lopt_56 : STD_LOGIC;
  signal lopt_57 : STD_LOGIC;
  signal lopt_58 : STD_LOGIC;
  signal lopt_59 : STD_LOGIC;
  signal lopt_6 : STD_LOGIC;
  signal lopt_60 : STD_LOGIC;
  signal lopt_61 : STD_LOGIC;
  signal lopt_62 : STD_LOGIC;
  signal lopt_63 : STD_LOGIC;
  signal lopt_64 : STD_LOGIC;
  signal lopt_65 : STD_LOGIC;
  signal lopt_66 : STD_LOGIC;
  signal lopt_67 : STD_LOGIC;
  signal lopt_68 : STD_LOGIC;
  signal lopt_69 : STD_LOGIC;
  signal lopt_7 : STD_LOGIC;
  signal lopt_70 : STD_LOGIC;
  signal lopt_71 : STD_LOGIC;
  signal lopt_72 : STD_LOGIC;
  signal lopt_73 : STD_LOGIC;
  signal lopt_74 : STD_LOGIC;
  signal lopt_75 : STD_LOGIC;
  signal lopt_76 : STD_LOGIC;
  signal lopt_77 : STD_LOGIC;
  signal lopt_78 : STD_LOGIC;
  signal lopt_79 : STD_LOGIC;
  signal lopt_8 : STD_LOGIC;
  signal lopt_80 : STD_LOGIC;
  signal lopt_81 : STD_LOGIC;
  signal lopt_82 : STD_LOGIC;
  signal lopt_83 : STD_LOGIC;
  signal lopt_84 : STD_LOGIC;
  signal lopt_85 : STD_LOGIC;
  signal lopt_86 : STD_LOGIC;
  signal lopt_87 : STD_LOGIC;
  signal lopt_88 : STD_LOGIC;
  signal lopt_89 : STD_LOGIC;
  signal lopt_9 : STD_LOGIC;
  signal lopt_90 : STD_LOGIC;
  signal lopt_91 : STD_LOGIC;
  signal lopt_92 : STD_LOGIC;
  signal lopt_93 : STD_LOGIC;
  signal lopt_94 : STD_LOGIC;
  signal lopt_95 : STD_LOGIC;
  signal lopt_96 : STD_LOGIC;
  signal lopt_97 : STD_LOGIC;
begin
  \Data_Addr[0]\(29 downto 0) <= \^data_addr[0]\(29 downto 0);
  \^lopt_1\ <= lopt_2;
  \^lopt_4\ <= lopt_5;
  lopt_1 <= DI;
  lopt_3 <= \^lopt_2\;
  lopt_4 <= \^lopt_3\;
\Use_Carry_Decoding.CarryIn_MUXCY\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_690
     port map (
      CI => alu_carry_in,
      DI => DI,
      EX_Use_Carry => EX_Use_Carry,
      ex_alu_carryin => ex_alu_carryin,
      lopt => lopt
    );
\Using_FPGA.ALL_Bits[0].ALU_Bit_I1\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit__parameterized2\
     port map (
      \Data_Addr[0]\(0) => \^data_addr[0]\(29),
      \EX_ALU_Op_reg[0]\(1 downto 0) => \EX_ALU_Op_reg[0]\(1 downto 0),
      EX_ALU_Sel_Logic => EX_ALU_Sel_Logic,
      EX_CMP_Op_reg => EX_CMP_Op_reg,
      EX_Enable_ALU => EX_Enable_ALU,
      \EX_Op1_reg[0]\(0) => \EX_Op1_reg[0]\(31),
      \EX_Op2_reg[1]\(2 downto 0) => \^data_addr[0]\(28 downto 26),
      EX_Unsigned_Op => EX_Unsigned_Op,
      LO => alu_carry_31,
      Q(0) => Q(31),
      S => S,
      \Using_FPGA.Native\ => LO,
      ex_databus_access => ex_databus_access,
      lopt => lopt_92,
      lopt_1 => lopt_93,
      lopt_2 => lopt_94,
      lopt_3 => lopt_95,
      lopt_4 => lopt_97,
      p_26_in => p_26_in
    );
\Using_FPGA.ALL_Bits[10].ALU_Bit_I1\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit
     port map (
      \Data_Addr[10]\(0) => \^data_addr[0]\(19),
      \EX_ALU_Op_reg[0]\(1 downto 0) => \EX_ALU_Op_reg[0]\(1 downto 0),
      EX_ALU_Sel_Logic => EX_ALU_Sel_Logic,
      EX_CarryOut => alu_carry_22,
      EX_Enable_ALU => EX_Enable_ALU,
      \EX_Op1_reg[10]\(0) => \EX_Op1_reg[0]\(21),
      LO => alu_carry_21,
      Q(0) => Q(21),
      lopt => lopt_65,
      lopt_1 => lopt_66,
      lopt_10 => lopt_75,
      lopt_11 => lopt_76,
      lopt_2 => lopt_67,
      lopt_3 => lopt_68,
      lopt_4 => lopt_69,
      lopt_5 => lopt_70,
      lopt_6 => lopt_71,
      lopt_7 => lopt_72,
      lopt_8 => lopt_73,
      lopt_9 => lopt_74
    );
\Using_FPGA.ALL_Bits[11].ALU_Bit_I1\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_691
     port map (
      \Data_Addr[11]\(0) => \^data_addr[0]\(18),
      \EX_ALU_Op_reg[0]\(1 downto 0) => \EX_ALU_Op_reg[0]\(1 downto 0),
      EX_ALU_Sel_Logic => EX_ALU_Sel_Logic,
      EX_CarryOut => alu_carry_21,
      EX_Enable_ALU => EX_Enable_ALU,
      \EX_Op1_reg[11]\(0) => \EX_Op1_reg[0]\(20),
      LO => alu_carry_20,
      Q(0) => Q(20),
      lopt => lopt_59,
      lopt_1 => lopt_60,
      lopt_2 => lopt_61,
      lopt_3 => lopt_64
    );
\Using_FPGA.ALL_Bits[12].ALU_Bit_I1\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_692
     port map (
      \Data_Addr[12]\(0) => \^data_addr[0]\(17),
      \EX_ALU_Op_reg[0]\(1 downto 0) => \EX_ALU_Op_reg[0]\(1 downto 0),
      EX_ALU_Sel_Logic => EX_ALU_Sel_Logic,
      EX_CarryOut => alu_carry_20,
      EX_Enable_ALU => EX_Enable_ALU,
      \EX_Op1_reg[12]\(0) => \EX_Op1_reg[0]\(19),
      LO => alu_carry_19,
      Q(0) => Q(19),
      lopt => lopt_56,
      lopt_1 => lopt_57,
      lopt_2 => lopt_58,
      lopt_3 => lopt_63
    );
\Using_FPGA.ALL_Bits[13].ALU_Bit_I1\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_693
     port map (
      \Data_Addr[13]\(0) => \^data_addr[0]\(16),
      \EX_ALU_Op_reg[0]\(1 downto 0) => \EX_ALU_Op_reg[0]\(1 downto 0),
      EX_ALU_Sel_Logic => EX_ALU_Sel_Logic,
      EX_CarryOut => alu_carry_19,
      EX_Enable_ALU => EX_Enable_ALU,
      \EX_Op1_reg[13]\(0) => \EX_Op1_reg[0]\(18),
      LO => alu_carry_18,
      Q(0) => Q(18),
      lopt => lopt_53,
      lopt_1 => lopt_54,
      lopt_2 => lopt_55,
      lopt_3 => lopt_62
    );
\Using_FPGA.ALL_Bits[14].ALU_Bit_I1\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_694
     port map (
      \Data_Addr[14]\(0) => \^data_addr[0]\(15),
      \EX_ALU_Op_reg[0]\(1 downto 0) => \EX_ALU_Op_reg[0]\(1 downto 0),
      EX_ALU_Sel_Logic => EX_ALU_Sel_Logic,
      EX_CarryOut => alu_carry_18,
      EX_Enable_ALU => EX_Enable_ALU,
      \EX_Op1_reg[14]\(0) => \EX_Op1_reg[0]\(17),
      LO => alu_carry_17,
      Q(0) => Q(17),
      lopt => lopt_53,
      lopt_1 => lopt_54,
      lopt_10 => lopt_63,
      lopt_11 => lopt_64,
      lopt_2 => lopt_55,
      lopt_3 => lopt_56,
      lopt_4 => lopt_57,
      lopt_5 => lopt_58,
      lopt_6 => lopt_59,
      lopt_7 => lopt_60,
      lopt_8 => lopt_61,
      lopt_9 => lopt_62
    );
\Using_FPGA.ALL_Bits[15].ALU_Bit_I1\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_695
     port map (
      \Data_Addr[15]\(0) => \^data_addr[0]\(14),
      \EX_ALU_Op_reg[0]\(1 downto 0) => \EX_ALU_Op_reg[0]\(1 downto 0),
      EX_ALU_Sel_Logic => EX_ALU_Sel_Logic,
      EX_CarryOut => alu_carry_17,
      EX_Enable_ALU => EX_Enable_ALU,
      \EX_Op1_reg[15]\(0) => \EX_Op1_reg[0]\(16),
      LO => alu_carry_16,
      Q(0) => Q(16),
      lopt => lopt_47,
      lopt_1 => lopt_48,
      lopt_2 => lopt_49,
      lopt_3 => lopt_52
    );
\Using_FPGA.ALL_Bits[16].ALU_Bit_I1\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_696
     port map (
      \Data_Addr[16]\(0) => \^data_addr[0]\(13),
      \EX_ALU_Op_reg[0]\(1 downto 0) => \EX_ALU_Op_reg[0]\(1 downto 0),
      EX_ALU_Sel_Logic => EX_ALU_Sel_Logic,
      EX_CarryOut => alu_carry_16,
      EX_Enable_ALU => EX_Enable_ALU,
      \EX_Op1_reg[16]\(0) => \EX_Op1_reg[0]\(15),
      LO => alu_carry_15,
      Q(0) => Q(15),
      lopt => lopt_44,
      lopt_1 => lopt_45,
      lopt_2 => lopt_46,
      lopt_3 => lopt_51
    );
\Using_FPGA.ALL_Bits[17].ALU_Bit_I1\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_697
     port map (
      \Data_Addr[17]\(0) => \^data_addr[0]\(12),
      \EX_ALU_Op_reg[0]\(1 downto 0) => \EX_ALU_Op_reg[0]\(1 downto 0),
      EX_ALU_Sel_Logic => EX_ALU_Sel_Logic,
      EX_CarryOut => alu_carry_15,
      EX_Enable_ALU => EX_Enable_ALU,
      \EX_Op1_reg[17]\(0) => \EX_Op1_reg[0]\(14),
      LO => alu_carry_14,
      Q(0) => Q(14),
      lopt => lopt_41,
      lopt_1 => lopt_42,
      lopt_2 => lopt_43,
      lopt_3 => lopt_50
    );
\Using_FPGA.ALL_Bits[18].ALU_Bit_I1\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_698
     port map (
      \Data_Addr[18]\(0) => \^data_addr[0]\(11),
      \EX_ALU_Op_reg[0]\(1 downto 0) => \EX_ALU_Op_reg[0]\(1 downto 0),
      EX_ALU_Sel_Logic => EX_ALU_Sel_Logic,
      EX_CarryOut => alu_carry_14,
      EX_Enable_ALU => EX_Enable_ALU,
      \EX_Op1_reg[18]\(0) => \EX_Op1_reg[0]\(13),
      LO => alu_carry_13,
      Q(0) => Q(13),
      lopt => lopt_41,
      lopt_1 => lopt_42,
      lopt_10 => lopt_51,
      lopt_11 => lopt_52,
      lopt_2 => lopt_43,
      lopt_3 => lopt_44,
      lopt_4 => lopt_45,
      lopt_5 => lopt_46,
      lopt_6 => lopt_47,
      lopt_7 => lopt_48,
      lopt_8 => lopt_49,
      lopt_9 => lopt_50
    );
\Using_FPGA.ALL_Bits[19].ALU_Bit_I1\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_699
     port map (
      \Data_Addr[19]\(0) => \^data_addr[0]\(10),
      \EX_ALU_Op_reg[0]\(1 downto 0) => \EX_ALU_Op_reg[0]\(1 downto 0),
      EX_ALU_Sel_Logic => EX_ALU_Sel_Logic,
      EX_CarryOut => alu_carry_13,
      EX_Enable_ALU => EX_Enable_ALU,
      \EX_Op1_reg[19]\(0) => \EX_Op1_reg[0]\(12),
      LO => alu_carry_12,
      Q(0) => Q(12),
      lopt => lopt_35,
      lopt_1 => lopt_36,
      lopt_2 => lopt_37,
      lopt_3 => lopt_40
    );
\Using_FPGA.ALL_Bits[1].ALU_Bit_I1\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_700
     port map (
      \Data_Addr[1]\(0) => \^data_addr[0]\(28),
      \EX_ALU_Op_reg[0]\(1 downto 0) => \EX_ALU_Op_reg[0]\(1 downto 0),
      EX_ALU_Sel_Logic => EX_ALU_Sel_Logic,
      EX_CarryOut => alu_carry_31,
      EX_Enable_ALU => EX_Enable_ALU,
      \EX_Op1_reg[1]\(0) => \EX_Op1_reg[0]\(30),
      LO => alu_carry_30,
      Q(0) => Q(30),
      lopt => lopt_89,
      lopt_1 => lopt_90,
      lopt_2 => lopt_91,
      lopt_3 => lopt_96
    );
\Using_FPGA.ALL_Bits[20].ALU_Bit_I1\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_701
     port map (
      \Data_Addr[20]\(0) => \^data_addr[0]\(9),
      \EX_ALU_Op_reg[0]\(1 downto 0) => \EX_ALU_Op_reg[0]\(1 downto 0),
      EX_ALU_Sel_Logic => EX_ALU_Sel_Logic,
      EX_CarryOut => alu_carry_12,
      EX_Enable_ALU => EX_Enable_ALU,
      \EX_Op1_reg[20]\(0) => \EX_Op1_reg[0]\(11),
      LO => alu_carry_11,
      Q(0) => Q(11),
      lopt => lopt_32,
      lopt_1 => lopt_33,
      lopt_2 => lopt_34,
      lopt_3 => lopt_39
    );
\Using_FPGA.ALL_Bits[21].ALU_Bit_I1\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_702
     port map (
      \Data_Addr[21]\(0) => \^data_addr[0]\(8),
      \EX_ALU_Op_reg[0]\(1 downto 0) => \EX_ALU_Op_reg[0]\(1 downto 0),
      EX_ALU_Sel_Logic => EX_ALU_Sel_Logic,
      EX_CarryOut => alu_carry_11,
      EX_Enable_ALU => EX_Enable_ALU,
      \EX_Op1_reg[21]\(0) => \EX_Op1_reg[0]\(10),
      LO => alu_carry_10,
      Q(0) => Q(10),
      lopt => lopt_29,
      lopt_1 => lopt_30,
      lopt_2 => lopt_31,
      lopt_3 => lopt_38
    );
\Using_FPGA.ALL_Bits[22].ALU_Bit_I1\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_703
     port map (
      \Data_Addr[22]\(0) => \^data_addr[0]\(7),
      \EX_ALU_Op_reg[0]\(1 downto 0) => \EX_ALU_Op_reg[0]\(1 downto 0),
      EX_ALU_Sel_Logic => EX_ALU_Sel_Logic,
      EX_CarryOut => alu_carry_10,
      EX_Enable_ALU => EX_Enable_ALU,
      \EX_Op1_reg[22]\(0) => \EX_Op1_reg[0]\(9),
      LO => alu_carry_9,
      Q(0) => Q(9),
      lopt => lopt_29,
      lopt_1 => lopt_30,
      lopt_10 => lopt_39,
      lopt_11 => lopt_40,
      lopt_2 => lopt_31,
      lopt_3 => lopt_32,
      lopt_4 => lopt_33,
      lopt_5 => lopt_34,
      lopt_6 => lopt_35,
      lopt_7 => lopt_36,
      lopt_8 => lopt_37,
      lopt_9 => lopt_38
    );
\Using_FPGA.ALL_Bits[23].ALU_Bit_I1\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_704
     port map (
      \Data_Addr[23]\(0) => \^data_addr[0]\(6),
      \EX_ALU_Op_reg[0]\(1 downto 0) => \EX_ALU_Op_reg[0]\(1 downto 0),
      EX_ALU_Sel_Logic => EX_ALU_Sel_Logic,
      EX_CarryOut => alu_carry_9,
      EX_Enable_ALU => EX_Enable_ALU,
      \EX_Op1_reg[23]\(0) => \EX_Op1_reg[0]\(8),
      LO => alu_carry_8,
      Q(0) => Q(8),
      lopt => lopt_23,
      lopt_1 => lopt_24,
      lopt_2 => lopt_25,
      lopt_3 => lopt_28
    );
\Using_FPGA.ALL_Bits[24].ALU_Bit_I1\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_705
     port map (
      \Data_Addr[24]\(0) => \^data_addr[0]\(5),
      \EX_ALU_Op_reg[0]\(1 downto 0) => \EX_ALU_Op_reg[0]\(1 downto 0),
      EX_ALU_Sel_Logic => EX_ALU_Sel_Logic,
      EX_CarryOut => alu_carry_8,
      EX_Enable_ALU => EX_Enable_ALU,
      \EX_Op1_reg[24]\(0) => \EX_Op1_reg[0]\(7),
      LO => alu_carry_7,
      Q(0) => Q(7),
      lopt => lopt_20,
      lopt_1 => lopt_21,
      lopt_2 => lopt_22,
      lopt_3 => lopt_27
    );
\Using_FPGA.ALL_Bits[25].ALU_Bit_I1\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_706
     port map (
      \Data_Addr[25]\(0) => \^data_addr[0]\(4),
      \EX_ALU_Op_reg[0]\(1 downto 0) => \EX_ALU_Op_reg[0]\(1 downto 0),
      EX_ALU_Sel_Logic => EX_ALU_Sel_Logic,
      EX_CarryOut => alu_carry_7,
      EX_Enable_ALU => EX_Enable_ALU,
      \EX_Op1_reg[25]\(0) => \EX_Op1_reg[0]\(6),
      LO => alu_carry_6,
      Q(0) => Q(6),
      lopt => lopt_17,
      lopt_1 => lopt_18,
      lopt_2 => lopt_19,
      lopt_3 => lopt_26
    );
\Using_FPGA.ALL_Bits[26].ALU_Bit_I1\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_707
     port map (
      \Data_Addr[26]\(0) => \^data_addr[0]\(3),
      \EX_ALU_Op_reg[0]\(1 downto 0) => \EX_ALU_Op_reg[0]\(1 downto 0),
      EX_ALU_Sel_Logic => EX_ALU_Sel_Logic,
      EX_CarryOut => alu_carry_6,
      EX_Enable_ALU => EX_Enable_ALU,
      \EX_Op1_reg[26]\(0) => \EX_Op1_reg[0]\(5),
      LO => alu_carry_5,
      Q(0) => Q(5),
      lopt => lopt_17,
      lopt_1 => lopt_18,
      lopt_10 => lopt_27,
      lopt_11 => lopt_28,
      lopt_2 => lopt_19,
      lopt_3 => lopt_20,
      lopt_4 => lopt_21,
      lopt_5 => lopt_22,
      lopt_6 => lopt_23,
      lopt_7 => lopt_24,
      lopt_8 => lopt_25,
      lopt_9 => lopt_26
    );
\Using_FPGA.ALL_Bits[27].ALU_Bit_I1\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_708
     port map (
      \Data_Addr[27]\(0) => \^data_addr[0]\(2),
      \EX_ALU_Op_reg[0]\(1 downto 0) => \EX_ALU_Op_reg[0]\(1 downto 0),
      EX_ALU_Sel_Logic => EX_ALU_Sel_Logic,
      EX_CarryOut => alu_carry_5,
      EX_Enable_ALU => EX_Enable_ALU,
      \EX_Op1_reg[27]\(0) => \EX_Op1_reg[0]\(4),
      LO => alu_carry_4,
      Q(0) => Q(4),
      lopt => lopt_11,
      lopt_1 => lopt_12,
      lopt_2 => lopt_13,
      lopt_3 => lopt_16
    );
\Using_FPGA.ALL_Bits[28].ALU_Bit_I1\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_709
     port map (
      \Data_Addr[28]\(0) => \^data_addr[0]\(1),
      \EX_ALU_Op_reg[0]\(1 downto 0) => \EX_ALU_Op_reg[0]\(1 downto 0),
      EX_ALU_Sel_Logic => EX_ALU_Sel_Logic,
      EX_CarryOut => alu_carry_4,
      EX_Enable_ALU => EX_Enable_ALU,
      \EX_Op1_reg[28]\(0) => \EX_Op1_reg[0]\(3),
      LO => alu_carry_3,
      Q(0) => Q(3),
      lopt => lopt_8,
      lopt_1 => lopt_9,
      lopt_2 => lopt_10,
      lopt_3 => lopt_15
    );
\Using_FPGA.ALL_Bits[29].ALU_Bit_I1\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_710
     port map (
      \Data_Addr[29]\(0) => \^data_addr[0]\(0),
      \EX_ALU_Op_reg[0]\(1 downto 0) => \EX_ALU_Op_reg[0]\(1 downto 0),
      EX_ALU_Sel_Logic => EX_ALU_Sel_Logic,
      EX_CarryOut => alu_carry_3,
      EX_Enable_ALU => EX_Enable_ALU,
      \EX_Op1_reg[29]\(0) => \EX_Op1_reg[0]\(2),
      LO => alu_carry_2,
      Q(0) => Q(2),
      lopt => \^lopt_5\,
      lopt_1 => lopt_6,
      lopt_2 => lopt_7,
      lopt_3 => lopt_14
    );
\Using_FPGA.ALL_Bits[2].ALU_Bit_I1\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_711
     port map (
      \Data_Addr[2]\(0) => \^data_addr[0]\(27),
      \EX_ALU_Op_reg[0]\(1 downto 0) => \EX_ALU_Op_reg[0]\(1 downto 0),
      EX_ALU_Sel_Logic => EX_ALU_Sel_Logic,
      EX_CarryOut => alu_carry_30,
      EX_Enable_ALU => EX_Enable_ALU,
      \EX_Op1_reg[2]\(0) => \EX_Op1_reg[0]\(29),
      LO => alu_carry_29,
      Q(0) => Q(29),
      lopt => lopt_89,
      lopt_1 => lopt_90,
      lopt_10 => lopt_97,
      lopt_2 => lopt_91,
      lopt_3 => lopt_92,
      lopt_4 => EX_Unsigned_Op,
      lopt_5 => EX_CMP_Op_reg,
      lopt_6 => lopt_93,
      lopt_7 => lopt_94,
      lopt_8 => lopt_95,
      lopt_9 => lopt_96
    );
\Using_FPGA.ALL_Bits[30].ALU_Bit_I1\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_712
     port map (
      \EX_ALU_Op_reg[0]\(1 downto 0) => \EX_ALU_Op_reg[0]\(1 downto 0),
      EX_ALU_Sel_Logic => EX_ALU_Sel_Logic,
      EX_CarryOut => alu_carry_2,
      EX_Enable_ALU => EX_Enable_ALU,
      \EX_Op1_reg[30]\(0) => \EX_Op1_reg[0]\(1),
      LO => alu_carry_1,
      \MEM_DataBus_Addr_reg[30]\(0) => \MEM_DataBus_Addr_reg[30]\(1),
      Q(0) => Q(1),
      lopt => \^lopt_5\,
      lopt_1 => lopt_6,
      lopt_10 => lopt_15,
      lopt_11 => lopt_16,
      lopt_2 => lopt_7,
      lopt_3 => lopt_8,
      lopt_4 => lopt_9,
      lopt_5 => lopt_10,
      lopt_6 => lopt_11,
      lopt_7 => lopt_12,
      lopt_8 => lopt_13,
      lopt_9 => lopt_14
    );
\Using_FPGA.ALL_Bits[31].ALU_Bit_I1\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_713
     port map (
      \EX_ALU_Op_reg[0]\(1 downto 0) => \EX_ALU_Op_reg[0]\(1 downto 0),
      EX_ALU_Sel_Logic => EX_ALU_Sel_Logic,
      EX_CarryIn => alu_carry_in,
      EX_CarryOut => alu_carry_1,
      EX_Enable_ALU => EX_Enable_ALU,
      \EX_Op1_reg[31]\(0) => \EX_Op1_reg[0]\(0),
      \MEM_DataBus_Addr_reg[31]\(0) => \MEM_DataBus_Addr_reg[30]\(0),
      Q(0) => Q(0),
      lopt => \^lopt_1\,
      lopt_1 => \^lopt_2\,
      lopt_2 => \^lopt_3\,
      lopt_3 => \^lopt_4\
    );
\Using_FPGA.ALL_Bits[3].ALU_Bit_I1\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_714
     port map (
      \Data_Addr[3]\(0) => \^data_addr[0]\(26),
      \EX_ALU_Op_reg[0]\(1 downto 0) => \EX_ALU_Op_reg[0]\(1 downto 0),
      EX_ALU_Sel_Logic => EX_ALU_Sel_Logic,
      EX_CarryOut => alu_carry_29,
      EX_Enable_ALU => EX_Enable_ALU,
      \EX_Op1_reg[3]\(0) => \EX_Op1_reg[0]\(28),
      \EX_Op2_reg[0]\(2 downto 0) => \^data_addr[0]\(29 downto 27),
      LO => alu_carry_28,
      Q(0) => Q(28),
      ex_MSR(0) => ex_MSR(0),
      ex_databus_access => ex_databus_access,
      lopt => lopt_83,
      lopt_1 => lopt_84,
      lopt_2 => lopt_85,
      lopt_3 => lopt_88,
      mem_valid_req0 => mem_valid_req0
    );
\Using_FPGA.ALL_Bits[4].ALU_Bit_I1\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_715
     port map (
      \Data_Addr[4]\(0) => \^data_addr[0]\(25),
      \EX_ALU_Op_reg[0]\(1 downto 0) => \EX_ALU_Op_reg[0]\(1 downto 0),
      EX_ALU_Sel_Logic => EX_ALU_Sel_Logic,
      EX_CarryOut => alu_carry_28,
      EX_Enable_ALU => EX_Enable_ALU,
      \EX_Op1_reg[4]\(0) => \EX_Op1_reg[0]\(27),
      LO => alu_carry_27,
      Q(0) => Q(27),
      lopt => lopt_80,
      lopt_1 => lopt_81,
      lopt_2 => lopt_82,
      lopt_3 => lopt_87
    );
\Using_FPGA.ALL_Bits[5].ALU_Bit_I1\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_716
     port map (
      \Data_Addr[5]\(0) => \^data_addr[0]\(24),
      \EX_ALU_Op_reg[0]\(1 downto 0) => \EX_ALU_Op_reg[0]\(1 downto 0),
      EX_ALU_Sel_Logic => EX_ALU_Sel_Logic,
      EX_CarryOut => alu_carry_27,
      EX_Enable_ALU => EX_Enable_ALU,
      \EX_Op1_reg[5]\(0) => \EX_Op1_reg[0]\(26),
      LO => alu_carry_26,
      Q(0) => Q(26),
      lopt => lopt_77,
      lopt_1 => lopt_78,
      lopt_2 => lopt_79,
      lopt_3 => lopt_86
    );
\Using_FPGA.ALL_Bits[6].ALU_Bit_I1\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_717
     port map (
      \Data_Addr[6]\(0) => \^data_addr[0]\(23),
      \EX_ALU_Op_reg[0]\(1 downto 0) => \EX_ALU_Op_reg[0]\(1 downto 0),
      EX_ALU_Sel_Logic => EX_ALU_Sel_Logic,
      EX_CarryOut => alu_carry_26,
      EX_Enable_ALU => EX_Enable_ALU,
      \EX_Op1_reg[6]\(0) => \EX_Op1_reg[0]\(25),
      LO => alu_carry_25,
      Q(0) => Q(25),
      lopt => lopt_77,
      lopt_1 => lopt_78,
      lopt_10 => lopt_87,
      lopt_11 => lopt_88,
      lopt_2 => lopt_79,
      lopt_3 => lopt_80,
      lopt_4 => lopt_81,
      lopt_5 => lopt_82,
      lopt_6 => lopt_83,
      lopt_7 => lopt_84,
      lopt_8 => lopt_85,
      lopt_9 => lopt_86
    );
\Using_FPGA.ALL_Bits[7].ALU_Bit_I1\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_718
     port map (
      \Data_Addr[7]\(0) => \^data_addr[0]\(22),
      \EX_ALU_Op_reg[0]\(1 downto 0) => \EX_ALU_Op_reg[0]\(1 downto 0),
      EX_ALU_Sel_Logic => EX_ALU_Sel_Logic,
      EX_CarryOut => alu_carry_25,
      EX_Enable_ALU => EX_Enable_ALU,
      \EX_Op1_reg[7]\(0) => \EX_Op1_reg[0]\(24),
      LO => alu_carry_24,
      Q(0) => Q(24),
      lopt => lopt_71,
      lopt_1 => lopt_72,
      lopt_2 => lopt_73,
      lopt_3 => lopt_76
    );
\Using_FPGA.ALL_Bits[8].ALU_Bit_I1\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_719
     port map (
      \Data_Addr[8]\(0) => \^data_addr[0]\(21),
      \EX_ALU_Op_reg[0]\(1 downto 0) => \EX_ALU_Op_reg[0]\(1 downto 0),
      EX_ALU_Sel_Logic => EX_ALU_Sel_Logic,
      EX_CarryOut => alu_carry_24,
      EX_Enable_ALU => EX_Enable_ALU,
      \EX_Op1_reg[8]\(0) => \EX_Op1_reg[0]\(23),
      LO => alu_carry_23,
      Q(0) => Q(23),
      lopt => lopt_68,
      lopt_1 => lopt_69,
      lopt_2 => lopt_70,
      lopt_3 => lopt_75
    );
\Using_FPGA.ALL_Bits[9].ALU_Bit_I1\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_720
     port map (
      \Data_Addr[9]\(0) => \^data_addr[0]\(20),
      \EX_ALU_Op_reg[0]\(1 downto 0) => \EX_ALU_Op_reg[0]\(1 downto 0),
      EX_ALU_Sel_Logic => EX_ALU_Sel_Logic,
      EX_CarryIn => alu_carry_22,
      EX_CarryOut => alu_carry_23,
      EX_Enable_ALU => EX_Enable_ALU,
      \EX_Op1_reg[9]\(0) => \EX_Op1_reg[0]\(22),
      Q(0) => Q(22),
      lopt => lopt_65,
      lopt_1 => lopt_66,
      lopt_2 => lopt_67,
      lopt_3 => lopt_74
    );
ex_subtract_op: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \EX_ALU_Op_reg[0]\(0),
      I1 => EX_ALU_Sel_Logic,
      I2 => \EX_ALU_Op_reg[0]\(1),
      I3 => EX_Use_Carry,
      O => DI
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Debug is
  port (
    LOCKSTEP_Master_Out : out STD_LOGIC_VECTOR ( 38 downto 0 );
    command_reg_clear_reg_0 : out STD_LOGIC;
    \Single_Synchronize.use_async_reset.sync_reg\ : out STD_LOGIC;
    \Performance_Debug_Control.dbg_stop_if_delay_i_reg_0\ : out STD_LOGIC;
    \Performance_Debug_Control.force_stop_i_reg_0\ : out STD_LOGIC;
    Sleep_Out : out STD_LOGIC;
    \Performance_Debug_Control.dbg_freeze_nohalt_reg_0\ : out STD_LOGIC;
    Dbg_Trig_In : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Dbg_Trig_Ack_Out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg_0\ : out STD_LOGIC;
    p_44_out : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Serial_Dbg_Intf.control_reg_reg[8]_0\ : out STD_LOGIC;
    Dbg_TDO : out STD_LOGIC;
    \Using_FPGA.Native\ : out STD_LOGIC;
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    ex_exception_no_load_store_mask : out STD_LOGIC;
    \if_pc_reg[29]\ : out STD_LOGIC;
    I041_out : out STD_LOGIC;
    I139_out : out STD_LOGIC;
    \in\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    I143_out : out STD_LOGIC;
    I147_out : out STD_LOGIC;
    I151_out : out STD_LOGIC;
    I155_out : out STD_LOGIC;
    I159_out : out STD_LOGIC;
    I163_out : out STD_LOGIC;
    I167_out : out STD_LOGIC;
    I171_out : out STD_LOGIC;
    I175_out : out STD_LOGIC;
    I179_out : out STD_LOGIC;
    I183_out : out STD_LOGIC;
    I1127_out : out STD_LOGIC;
    I1131_out : out STD_LOGIC;
    I1135_out : out STD_LOGIC;
    I1139_out : out STD_LOGIC;
    I1143_out : out STD_LOGIC;
    I1147_out : out STD_LOGIC;
    I1151_out : out STD_LOGIC;
    I1159_out : out STD_LOGIC;
    Dbg_Clk : in STD_LOGIC;
    sync_reset : in STD_LOGIC;
    MEM_PipeRun : in STD_LOGIC;
    EX_PipeRun : in STD_LOGIC;
    OF_PipeRun : in STD_LOGIC;
    Dbg_Trig_Ack_In : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Clk : in STD_LOGIC;
    Dbg_Trig_Out : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Pause : in STD_LOGIC;
    Sleep : in STD_LOGIC;
    \Serial_Dbg_Intf.control_reg_reg[8]_1\ : in STD_LOGIC;
    wb_Halted : in STD_LOGIC;
    Dbg_Update : in STD_LOGIC;
    wb_read_imm_reg_1 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 3 downto 0 );
    wb_read_imm_reg : in STD_LOGIC;
    Dbg_Stop : in STD_LOGIC;
    Dbg_Capture : in STD_LOGIC;
    \Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg_1\ : in STD_LOGIC;
    wb_valid_reg : in STD_LOGIC;
    dbg_halt_reset_mode_reg_0 : in STD_LOGIC;
    Reset_Mode : in STD_LOGIC_VECTOR ( 0 to 1 );
    p_4_out : in STD_LOGIC;
    of_brki_0x18 : in STD_LOGIC;
    wb_pc_valid : in STD_LOGIC;
    Data_Read_Reg_En : in STD_LOGIC;
    Config_Reg_En : in STD_LOGIC;
    MEM_DataBus_Access_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    Dbg_Shift : in STD_LOGIC;
    Dbg_Reg_En : in STD_LOGIC_VECTOR ( 0 to 7 );
    WB_GPR_Wr_Dbg : in STD_LOGIC;
    Status_Reg_En : in STD_LOGIC;
    ex_Exception_Taken : in STD_LOGIC;
    mem_Exception_Taken : in STD_LOGIC;
    wakeup_i : in STD_LOGIC_VECTOR ( 0 to 1 );
    of_pause : in STD_LOGIC;
    Scan_En : in STD_LOGIC;
    Scan_Reset_Sel : in STD_LOGIC;
    Scan_Reset : in STD_LOGIC;
    Sleep_Decode : in STD_LOGIC;
    dbg_clean_stop : in STD_LOGIC;
    ex_Interrupt_i : in STD_LOGIC;
    ex_Take_Intr_or_Exc : in STD_LOGIC;
    ex_valid : in STD_LOGIC;
    ib_data : in STD_LOGIC_VECTOR ( 2 downto 0 );
    if_ready : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \Using_FPGA.Native_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_3\ : in STD_LOGIC_VECTOR ( 19 downto 0 );
    \Use_XX_Accesses.xx_data_reg[31]\ : in STD_LOGIC;
    \Use_XX_Accesses.xx_data_reg[30]\ : in STD_LOGIC;
    \Use_XX_Accesses.xx_data_reg[29]\ : in STD_LOGIC;
    \Use_XX_Accesses.xx_data_reg[28]\ : in STD_LOGIC;
    \Use_XX_Accesses.xx_data_reg[27]\ : in STD_LOGIC;
    \Use_XX_Accesses.xx_data_reg[26]\ : in STD_LOGIC;
    \Use_XX_Accesses.xx_data_reg[25]\ : in STD_LOGIC;
    \Use_XX_Accesses.xx_data_reg[24]\ : in STD_LOGIC;
    \Use_XX_Accesses.xx_data_reg[23]\ : in STD_LOGIC;
    \Use_XX_Accesses.xx_data_reg[22]\ : in STD_LOGIC;
    \Use_XX_Accesses.xx_data_reg[21]\ : in STD_LOGIC;
    \Use_XX_Accesses.xx_data_reg[10]\ : in STD_LOGIC;
    \Use_XX_Accesses.xx_data_reg[9]\ : in STD_LOGIC;
    \Use_XX_Accesses.xx_data_reg[8]\ : in STD_LOGIC;
    \Use_XX_Accesses.xx_data_reg[7]\ : in STD_LOGIC;
    \Use_XX_Accesses.xx_data_reg[6]\ : in STD_LOGIC;
    \Use_XX_Accesses.xx_data_reg[5]\ : in STD_LOGIC;
    \Use_XX_Accesses.xx_data_reg[4]\ : in STD_LOGIC;
    \Use_XX_Accesses.xx_data_reg[2]\ : in STD_LOGIC;
    Dbg_TDI : in STD_LOGIC;
    Address : in STD_LOGIC_VECTOR ( 0 to 31 );
    wb_gpr_write_dbg_reg : in STD_LOGIC_VECTOR ( 31 downto 0 );
    dbg_stop_i : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Debug;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Debug is
  signal A1 : STD_LOGIC;
  signal A2 : STD_LOGIC;
  signal A3 : STD_LOGIC;
  signal Command_Reg_En : STD_LOGIC;
  signal Control_Reg_En : STD_LOGIC;
  signal Dbg_TDO_INST_0_i_10_n_0 : STD_LOGIC;
  signal Dbg_TDO_INST_0_i_16_n_0 : STD_LOGIC;
  signal Dbg_TDO_INST_0_i_17_n_0 : STD_LOGIC;
  signal Dbg_TDO_INST_0_i_18_n_0 : STD_LOGIC;
  signal Dbg_TDO_INST_0_i_19_n_0 : STD_LOGIC;
  signal Dbg_TDO_INST_0_i_20_n_0 : STD_LOGIC;
  signal Dbg_TDO_INST_0_i_21_n_0 : STD_LOGIC;
  signal Dbg_TDO_INST_0_i_22_n_0 : STD_LOGIC;
  signal Dbg_TDO_INST_0_i_27_n_0 : STD_LOGIC;
  signal Dbg_TDO_INST_0_i_28_n_0 : STD_LOGIC;
  signal Dbg_TDO_INST_0_i_29_n_0 : STD_LOGIC;
  signal Dbg_TDO_INST_0_i_30_n_0 : STD_LOGIC;
  signal Dbg_TDO_INST_0_i_31_n_0 : STD_LOGIC;
  signal Dbg_TDO_INST_0_i_32_n_0 : STD_LOGIC;
  signal Dbg_TDO_INST_0_i_33_n_0 : STD_LOGIC;
  signal Dbg_TDO_INST_0_i_34_n_0 : STD_LOGIC;
  signal Dbg_TDO_INST_0_i_35_n_0 : STD_LOGIC;
  signal Dbg_TDO_INST_0_i_36_n_0 : STD_LOGIC;
  signal Dbg_TDO_INST_0_i_7_n_0 : STD_LOGIC;
  signal Dbg_TDO_INST_0_i_8_n_0 : STD_LOGIC;
  signal Dbg_TDO_INST_0_i_9_n_0 : STD_LOGIC;
  signal \^dbg_trig_ack_out\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^dbg_trig_in\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Full_32_bit : STD_LOGIC;
  signal Full_32_bit_1 : STD_LOGIC;
  signal Instr_Insert_Reg_En : STD_LOGIC;
  signal Instr_Insert_Reg_En_1 : STD_LOGIC;
  signal \^lockstep_master_out\ : STD_LOGIC_VECTOR ( 38 downto 0 );
  signal New_Dbg_Instr2_TCK : STD_LOGIC;
  signal New_Dbg_Instr_TCK : STD_LOGIC;
  signal \Performance_Debug_Control.dbg_freeze_nohalt_i_1_n_0\ : STD_LOGIC;
  signal \Performance_Debug_Control.dbg_freeze_nohalt_i_3_n_0\ : STD_LOGIC;
  signal \^performance_debug_control.dbg_freeze_nohalt_reg_0\ : STD_LOGIC;
  signal \Performance_Debug_Control.dbg_state_nohalt_i_1_n_0\ : STD_LOGIC;
  signal \Performance_Debug_Control.dbg_state_nohalt_i_3_n_0\ : STD_LOGIC;
  signal \Performance_Debug_Control.dbg_state_nohalt_i_4_n_0\ : STD_LOGIC;
  signal \Performance_Debug_Control.dbg_stop_i_reg_n_0\ : STD_LOGIC;
  signal \Performance_Debug_Control.dbg_stop_if_delay_i_i_1_n_0\ : STD_LOGIC;
  signal \^performance_debug_control.dbg_stop_if_delay_i_reg_0\ : STD_LOGIC;
  signal \Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_i_1_n_0\ : STD_LOGIC;
  signal \Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_i_2_n_0\ : STD_LOGIC;
  signal \Performance_Debug_Control.ex_dbg_pc_hit_i_i_4_n_0\ : STD_LOGIC;
  signal \^performance_debug_control.ex_dbg_pc_hit_single_step_reg_0\ : STD_LOGIC;
  signal \Performance_Debug_Control.force_stop_i_i_1_n_0\ : STD_LOGIC;
  signal \^performance_debug_control.force_stop_i_reg_0\ : STD_LOGIC;
  signal \Performance_Debug_Control.m0_dbg_hit[0]_i_1_n_0\ : STD_LOGIC;
  signal \Performance_Debug_Control.m0_dbg_hit_reg_n_0_[0]\ : STD_LOGIC;
  signal \Performance_Debug_Control.normal_stop_i_i_1_n_0\ : STD_LOGIC;
  signal \Performance_Debug_Control.step_continue_hold_i_1_n_0\ : STD_LOGIC;
  signal \Performance_Debug_Control.step_continue_hold_reg_n_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal Q0_in : STD_LOGIC;
  signal Q0_out : STD_LOGIC;
  signal Q11_in : STD_LOGIC;
  signal Q2_in : STD_LOGIC;
  signal Q2_out : STD_LOGIC;
  signal Q3_in : STD_LOGIC;
  signal Q3_out : STD_LOGIC;
  signal Q4_out : STD_LOGIC;
  signal Q6_out : STD_LOGIC;
  signal Q_0 : STD_LOGIC;
  signal \Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.The_Cache_Addresses[2].SRL16E_Cache_I_n_0\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.The_Cache_Addresses[6].SRL16E_Cache_I_n_0\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.command_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.continue_from_brk_TClk_i_1_n_0\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.continue_from_brk_reg_n_0\ : STD_LOGIC;
  signal \^serial_dbg_intf.control_reg_reg[8]_0\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.control_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.control_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.control_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.control_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.dbg_wakeup_i_i_2_n_0\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.force_stop_TClk_i_1_n_0\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.force_stop_cmd_i_reg_n_0\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.new_dbg_instr_shifting_CLK_reg_n_0\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.normal_stop_TClk_i_1_n_0\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.normal_stop_cmd_i_reg_n_0\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.sample_synced_1_reg_n_0_[0]\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.sample_synced_1_reg_n_0_[1]\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.sample_synced_1_reg_n_0_[2]\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.sample_synced_1_reg_n_0_[3]\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.sample_synced_1_reg_n_0_[4]\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.sample_synced_1_reg_n_0_[6]\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.sample_synced_1_reg_n_0_[8]\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.shift_count[0]_i_1_n_0\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.shift_count[5]_i_2_n_0\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.shift_count[7]_i_2_n_0\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.shift_count_reg_n_0_[0]\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.single_Step_TClk_i_1_n_0\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.status_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.status_reg_reg_n_0_[16]\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.status_reg_reg_n_0_[17]\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.status_reg_reg_n_0_[18]\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.status_reg_reg_n_0_[19]\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.status_reg_reg_n_0_[20]\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.status_reg_reg_n_0_[22]\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.status_reg_reg_n_0_[23]\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.status_reg_reg_n_0_[24]\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.status_reg_reg_n_0_[25]\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.status_reg_reg_n_0_[27]\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.status_reg_reg_n_0_[28]\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.status_reg_reg_n_0_[29]\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.sync_dbg_wakeup_n_0\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.sync_pause_n_1\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.sync_sample_n_10\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.sync_sample_n_12\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.sync_stop_CPU_n_0\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.unchanged_i_1_n_0\ : STD_LOGIC;
  signal \^single_synchronize.use_async_reset.sync_reg\ : STD_LOGIC;
  signal \^sleep_out\ : STD_LOGIC;
  signal TDO_Data_Reg : STD_LOGIC;
  signal TDO_Instr_Reg : STD_LOGIC;
  signal TDO_Status_Reg : STD_LOGIC;
  signal \Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I_n_1\ : STD_LOGIC;
  signal \Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I_n_2\ : STD_LOGIC;
  signal capture_1 : STD_LOGIC;
  signal command_reg : STD_LOGIC_VECTOR ( 0 to 1 );
  signal command_reg_clear : STD_LOGIC;
  signal command_reg_clear_i_1_n_0 : STD_LOGIC;
  signal \^command_reg_clear_reg_0\ : STD_LOGIC;
  signal continue_from_brk_TClk : STD_LOGIC;
  signal \data_rd_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \data_rd_reg[32]_i_1_n_0\ : STD_LOGIC;
  signal \data_rd_reg[32]_i_2_n_0\ : STD_LOGIC;
  signal \data_rd_reg[32]_i_3_n_0\ : STD_LOGIC;
  signal \data_rd_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \data_rd_reg_reg_n_0_[10]\ : STD_LOGIC;
  signal \data_rd_reg_reg_n_0_[11]\ : STD_LOGIC;
  signal \data_rd_reg_reg_n_0_[12]\ : STD_LOGIC;
  signal \data_rd_reg_reg_n_0_[13]\ : STD_LOGIC;
  signal \data_rd_reg_reg_n_0_[14]\ : STD_LOGIC;
  signal \data_rd_reg_reg_n_0_[15]\ : STD_LOGIC;
  signal \data_rd_reg_reg_n_0_[16]\ : STD_LOGIC;
  signal \data_rd_reg_reg_n_0_[17]\ : STD_LOGIC;
  signal \data_rd_reg_reg_n_0_[18]\ : STD_LOGIC;
  signal \data_rd_reg_reg_n_0_[19]\ : STD_LOGIC;
  signal \data_rd_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \data_rd_reg_reg_n_0_[20]\ : STD_LOGIC;
  signal \data_rd_reg_reg_n_0_[21]\ : STD_LOGIC;
  signal \data_rd_reg_reg_n_0_[22]\ : STD_LOGIC;
  signal \data_rd_reg_reg_n_0_[23]\ : STD_LOGIC;
  signal \data_rd_reg_reg_n_0_[24]\ : STD_LOGIC;
  signal \data_rd_reg_reg_n_0_[25]\ : STD_LOGIC;
  signal \data_rd_reg_reg_n_0_[26]\ : STD_LOGIC;
  signal \data_rd_reg_reg_n_0_[27]\ : STD_LOGIC;
  signal \data_rd_reg_reg_n_0_[28]\ : STD_LOGIC;
  signal \data_rd_reg_reg_n_0_[29]\ : STD_LOGIC;
  signal \data_rd_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \data_rd_reg_reg_n_0_[30]\ : STD_LOGIC;
  signal \data_rd_reg_reg_n_0_[31]\ : STD_LOGIC;
  signal \data_rd_reg_reg_n_0_[32]\ : STD_LOGIC;
  signal \data_rd_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \data_rd_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \data_rd_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \data_rd_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \data_rd_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal \data_rd_reg_reg_n_0_[8]\ : STD_LOGIC;
  signal \data_rd_reg_reg_n_0_[9]\ : STD_LOGIC;
  signal data_read_reg : STD_LOGIC_VECTOR ( 0 to 32 );
  signal dbg_brki_hit : STD_LOGIC;
  signal dbg_brki_hit_synced : STD_LOGIC;
  signal dbg_continue_i_i_2_n_0 : STD_LOGIC;
  signal dbg_freeze_nohalt0_in : STD_LOGIC;
  signal dbg_halt_reset_mode_i_1_n_0 : STD_LOGIC;
  signal dbg_hit : STD_LOGIC_VECTOR ( 0 to 0 );
  signal dbg_stop_1 : STD_LOGIC;
  signal delay_slot_instr : STD_LOGIC;
  signal ex_brki_hit : STD_LOGIC;
  signal ex_pc_brk : STD_LOGIC;
  signal ex_piperun_for_ce : STD_LOGIC;
  attribute DIRECT_ENABLE : boolean;
  attribute DIRECT_ENABLE of ex_piperun_for_ce : signal is std.standard.true;
  signal ex_step_continue_hold : STD_LOGIC;
  signal exception : STD_LOGIC;
  signal exception_i_1_n_0 : STD_LOGIC;
  signal exception_i_2_n_0 : STD_LOGIC;
  signal executing : STD_LOGIC;
  signal executing_i_1_n_0 : STD_LOGIC;
  signal force_stop_TClk : STD_LOGIC;
  signal force_stop_cmd_1 : STD_LOGIC;
  signal force_stop_i : STD_LOGIC;
  signal instr_read_reg : STD_LOGIC_VECTOR ( 0 to 1 );
  signal m0_brki_hit : STD_LOGIC;
  signal m3_piperun_for_ce : STD_LOGIC;
  attribute DIRECT_ENABLE of m3_piperun_for_ce : signal is std.standard.true;
  signal mb_halted_1 : STD_LOGIC;
  signal normal_stop_TClk : STD_LOGIC;
  signal normal_stop_cmd_1 : STD_LOGIC;
  signal normal_stop_i : STD_LOGIC;
  signal of_piperun_for_ce : STD_LOGIC;
  attribute DIRECT_ENABLE of of_piperun_for_ce : signal is std.standard.true;
  signal p_0_in : STD_LOGIC;
  signal p_0_in70_in : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal p_11_out : STD_LOGIC;
  signal p_36_out : STD_LOGIC;
  signal p_75_out : STD_LOGIC;
  signal p_82_out : STD_LOGIC;
  signal p_85_out : STD_LOGIC;
  signal p_87_out : STD_LOGIC;
  signal p_90_out : STD_LOGIC;
  signal p_93_out : STD_LOGIC;
  signal p_94_in : STD_LOGIC;
  signal p_96_out : STD_LOGIC;
  signal pause_synced : STD_LOGIC;
  signal read_register_MSR : STD_LOGIC;
  signal read_register_PC : STD_LOGIC;
  signal read_register_PC_1_reg_n_0 : STD_LOGIC;
  signal reset_bool_for_rst : STD_LOGIC;
  attribute DIRECT_RESET : boolean;
  attribute DIRECT_RESET of reset_bool_for_rst : signal is std.standard.true;
  signal running_clock : STD_LOGIC;
  signal running_clock_i_1_n_0 : STD_LOGIC;
  signal running_clock_synced : STD_LOGIC;
  signal sample_synced : STD_LOGIC_VECTOR ( 0 to 9 );
  signal saved_reset_mode_dbg_halt : STD_LOGIC;
  signal saved_reset_mode_dbg_halt_i_1_n_0 : STD_LOGIC;
  signal saved_reset_mode_sleep : STD_LOGIC;
  signal saved_reset_mode_sleep_i_1_n_0 : STD_LOGIC;
  signal sel0 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \sel0__0\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal single_Step_N : STD_LOGIC;
  signal single_Step_N_i_1_n_0 : STD_LOGIC;
  signal single_Step_TClk : STD_LOGIC;
  signal single_step_count : STD_LOGIC_VECTOR ( 0 to 1 );
  signal \single_step_count[0]_i_1_n_0\ : STD_LOGIC;
  signal \single_step_count[1]_i_1_n_0\ : STD_LOGIC;
  signal sleep_reset_mode : STD_LOGIC;
  signal sleep_reset_mode_i_1_n_0 : STD_LOGIC;
  signal sleep_synced : STD_LOGIC;
  signal start_dbg_exec_reg_n_0 : STD_LOGIC;
  signal start_single_cmd : STD_LOGIC;
  signal start_single_step_i_1_n_0 : STD_LOGIC;
  signal start_single_step_reg_n_0 : STD_LOGIC;
  signal step_continue : STD_LOGIC;
  signal sync : STD_LOGIC;
  signal sync_trig_ack_in_0_n_1 : STD_LOGIC;
  signal sync_trig_out_0_n_1 : STD_LOGIC;
  signal sync_trig_out_0_n_2 : STD_LOGIC;
  signal tdo_config_word1_0 : STD_LOGIC;
  signal trig_ack_in_0_synced : STD_LOGIC;
  signal trig_ack_in_0_synced_1 : STD_LOGIC;
  signal trig_out_0_synced : STD_LOGIC;
  signal trig_out_0_synced_1 : STD_LOGIC;
  signal unchanged : STD_LOGIC;
  signal wb_brki_hit : STD_LOGIC;
  signal wb_dbg_hit : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of Dbg_TDO_INST_0_i_10 : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of Dbg_TDO_INST_0_i_15 : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of Dbg_TDO_INST_0_i_18 : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of Dbg_TDO_INST_0_i_29 : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of Dbg_TDO_INST_0_i_31 : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \Performance_Debug_Control.dbg_freeze_nohalt_i_3\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_i_4\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \Serial_Dbg_Intf.New_Dbg_Instr_TCK_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \Serial_Dbg_Intf.New_Dbg_Instr_TCK_i_2\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \Serial_Dbg_Intf.shift_count[0]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \Serial_Dbg_Intf.shift_count[1]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \Serial_Dbg_Intf.shift_count[2]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \Serial_Dbg_Intf.shift_count[3]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \Serial_Dbg_Intf.shift_count[5]_i_2\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \Serial_Dbg_Intf.shift_count[6]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \Serial_Dbg_Intf.shift_count[7]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \Using_FPGA.Native_i_1__10\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \Using_FPGA.Native_i_1__12\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \data_rd_reg[32]_i_2\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \data_rd_reg[32]_i_3\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of dbg_continue_i_i_2 : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of dbg_halt_reset_mode_i_2 : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of saved_reset_mode_dbg_halt_i_1 : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of sleep_reset_mode_i_2 : label is "soft_lutpair57";
begin
  Dbg_Trig_Ack_Out(1 downto 0) <= \^dbg_trig_ack_out\(1 downto 0);
  Dbg_Trig_In(1 downto 0) <= \^dbg_trig_in\(1 downto 0);
  LOCKSTEP_Master_Out(38 downto 0) <= \^lockstep_master_out\(38 downto 0);
  \Performance_Debug_Control.dbg_freeze_nohalt_reg_0\ <= \^performance_debug_control.dbg_freeze_nohalt_reg_0\;
  \Performance_Debug_Control.dbg_stop_if_delay_i_reg_0\ <= \^performance_debug_control.dbg_stop_if_delay_i_reg_0\;
  \Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg_0\ <= \^performance_debug_control.ex_dbg_pc_hit_single_step_reg_0\;
  \Performance_Debug_Control.force_stop_i_reg_0\ <= \^performance_debug_control.force_stop_i_reg_0\;
  Q(0) <= \^q\(0);
  \Serial_Dbg_Intf.control_reg_reg[8]_0\ <= \^serial_dbg_intf.control_reg_reg[8]_0\;
  \Single_Synchronize.use_async_reset.sync_reg\ <= \^single_synchronize.use_async_reset.sync_reg\;
  Sleep_Out <= \^sleep_out\;
  command_reg_clear_reg_0 <= \^command_reg_clear_reg_0\;
  ex_piperun_for_ce <= EX_PipeRun;
  m3_piperun_for_ce <= MEM_PipeRun;
  of_piperun_for_ce <= OF_PipeRun;
  reset_bool_for_rst <= sync_reset;
Dbg_TDO_INST_0_i_10: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000002"
    )
        port map (
      I0 => \Serial_Dbg_Intf.status_reg_reg_n_0_[0]\,
      I1 => \Serial_Dbg_Intf.shift_count_reg_n_0_[0]\,
      I2 => A3,
      I3 => A1,
      I4 => A2,
      O => Dbg_TDO_INST_0_i_10_n_0
    );
Dbg_TDO_INST_0_i_15: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => instr_read_reg(1),
      I1 => \Serial_Dbg_Intf.shift_count_reg_n_0_[0]\,
      I2 => instr_read_reg(0),
      O => TDO_Instr_Reg
    );
Dbg_TDO_INST_0_i_16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Dbg_TDO_INST_0_i_27_n_0,
      I1 => Dbg_TDO_INST_0_i_28_n_0,
      I2 => Dbg_TDO_INST_0_i_29_n_0,
      I3 => Dbg_TDO_INST_0_i_30_n_0,
      I4 => Dbg_TDO_INST_0_i_31_n_0,
      I5 => Dbg_TDO_INST_0_i_32_n_0,
      O => Dbg_TDO_INST_0_i_16_n_0
    );
Dbg_TDO_INST_0_i_17: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Dbg_TDO_INST_0_i_33_n_0,
      I1 => Dbg_TDO_INST_0_i_34_n_0,
      I2 => Dbg_TDO_INST_0_i_29_n_0,
      I3 => Dbg_TDO_INST_0_i_35_n_0,
      I4 => Dbg_TDO_INST_0_i_31_n_0,
      I5 => Dbg_TDO_INST_0_i_36_n_0,
      O => Dbg_TDO_INST_0_i_17_n_0
    );
Dbg_TDO_INST_0_i_18: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => A2,
      I1 => A1,
      I2 => \Serial_Dbg_Intf.shift_count_reg_n_0_[0]\,
      I3 => A3,
      O => Dbg_TDO_INST_0_i_18_n_0
    );
Dbg_TDO_INST_0_i_19: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => A1,
      I1 => A2,
      O => Dbg_TDO_INST_0_i_19_n_0
    );
Dbg_TDO_INST_0_i_20: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Serial_Dbg_Intf.status_reg_reg_n_0_[23]\,
      I1 => \Serial_Dbg_Intf.status_reg_reg_n_0_[22]\,
      I2 => A1,
      I3 => \Serial_Dbg_Intf.status_reg_reg_n_0_[25]\,
      I4 => \Serial_Dbg_Intf.shift_count_reg_n_0_[0]\,
      I5 => \Serial_Dbg_Intf.status_reg_reg_n_0_[24]\,
      O => Dbg_TDO_INST_0_i_20_n_0
    );
Dbg_TDO_INST_0_i_21: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \Serial_Dbg_Intf.status_reg_reg_n_0_[27]\,
      I1 => A1,
      I2 => \Serial_Dbg_Intf.status_reg_reg_n_0_[29]\,
      I3 => \Serial_Dbg_Intf.shift_count_reg_n_0_[0]\,
      I4 => \Serial_Dbg_Intf.status_reg_reg_n_0_[28]\,
      O => Dbg_TDO_INST_0_i_21_n_0
    );
Dbg_TDO_INST_0_i_22: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \Serial_Dbg_Intf.status_reg_reg_n_0_[19]\,
      I1 => \Serial_Dbg_Intf.status_reg_reg_n_0_[18]\,
      I2 => A1,
      I3 => \Serial_Dbg_Intf.status_reg_reg_n_0_[20]\,
      I4 => \Serial_Dbg_Intf.shift_count_reg_n_0_[0]\,
      O => Dbg_TDO_INST_0_i_22_n_0
    );
Dbg_TDO_INST_0_i_27: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCAF0CAFFCA00CA0"
    )
        port map (
      I0 => data_read_reg(1),
      I1 => data_read_reg(2),
      I2 => \Serial_Dbg_Intf.shift_count_reg_n_0_[0]\,
      I3 => A1,
      I4 => data_read_reg(3),
      I5 => data_read_reg(4),
      O => Dbg_TDO_INST_0_i_27_n_0
    );
Dbg_TDO_INST_0_i_28: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCAF0CAFFCA00CA0"
    )
        port map (
      I0 => data_read_reg(5),
      I1 => data_read_reg(6),
      I2 => \Serial_Dbg_Intf.shift_count_reg_n_0_[0]\,
      I3 => A1,
      I4 => data_read_reg(7),
      I5 => data_read_reg(8),
      O => Dbg_TDO_INST_0_i_28_n_0
    );
Dbg_TDO_INST_0_i_29: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01FE"
    )
        port map (
      I0 => A2,
      I1 => A1,
      I2 => \Serial_Dbg_Intf.shift_count_reg_n_0_[0]\,
      I3 => A3,
      O => Dbg_TDO_INST_0_i_29_n_0
    );
Dbg_TDO_INST_0_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACFAFFCFAC0A00C0"
    )
        port map (
      I0 => Dbg_TDO_INST_0_i_7_n_0,
      I1 => Dbg_TDO_INST_0_i_8_n_0,
      I2 => A3,
      I3 => Dbg_TDO_INST_0_i_9_n_0,
      I4 => sel0(0),
      I5 => Dbg_TDO_INST_0_i_10_n_0,
      O => TDO_Status_Reg
    );
Dbg_TDO_INST_0_i_30: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCAF0CAFFCA00CA0"
    )
        port map (
      I0 => data_read_reg(9),
      I1 => data_read_reg(10),
      I2 => \Serial_Dbg_Intf.shift_count_reg_n_0_[0]\,
      I3 => A1,
      I4 => data_read_reg(11),
      I5 => data_read_reg(12),
      O => Dbg_TDO_INST_0_i_30_n_0
    );
Dbg_TDO_INST_0_i_31: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => \Serial_Dbg_Intf.shift_count_reg_n_0_[0]\,
      I1 => A1,
      I2 => A2,
      O => Dbg_TDO_INST_0_i_31_n_0
    );
Dbg_TDO_INST_0_i_32: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCAF0CAFFCA00CA0"
    )
        port map (
      I0 => data_read_reg(13),
      I1 => data_read_reg(14),
      I2 => \Serial_Dbg_Intf.shift_count_reg_n_0_[0]\,
      I3 => A1,
      I4 => data_read_reg(15),
      I5 => data_read_reg(16),
      O => Dbg_TDO_INST_0_i_32_n_0
    );
Dbg_TDO_INST_0_i_33: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCAF0CAFFCA00CA0"
    )
        port map (
      I0 => data_read_reg(17),
      I1 => data_read_reg(18),
      I2 => \Serial_Dbg_Intf.shift_count_reg_n_0_[0]\,
      I3 => A1,
      I4 => data_read_reg(19),
      I5 => data_read_reg(20),
      O => Dbg_TDO_INST_0_i_33_n_0
    );
Dbg_TDO_INST_0_i_34: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCAF0CAFFCA00CA0"
    )
        port map (
      I0 => data_read_reg(21),
      I1 => data_read_reg(22),
      I2 => \Serial_Dbg_Intf.shift_count_reg_n_0_[0]\,
      I3 => A1,
      I4 => data_read_reg(23),
      I5 => data_read_reg(24),
      O => Dbg_TDO_INST_0_i_34_n_0
    );
Dbg_TDO_INST_0_i_35: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCAF0CAFFCA00CA0"
    )
        port map (
      I0 => data_read_reg(25),
      I1 => data_read_reg(26),
      I2 => \Serial_Dbg_Intf.shift_count_reg_n_0_[0]\,
      I3 => A1,
      I4 => data_read_reg(27),
      I5 => data_read_reg(28),
      O => Dbg_TDO_INST_0_i_35_n_0
    );
Dbg_TDO_INST_0_i_36: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCAF0CAFFCA00CA0"
    )
        port map (
      I0 => data_read_reg(29),
      I1 => data_read_reg(30),
      I2 => \Serial_Dbg_Intf.shift_count_reg_n_0_[0]\,
      I3 => A1,
      I4 => data_read_reg(31),
      I5 => data_read_reg(32),
      O => Dbg_TDO_INST_0_i_36_n_0
    );
Dbg_TDO_INST_0_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCFFAFCA0C00A0CA"
    )
        port map (
      I0 => Dbg_TDO_INST_0_i_16_n_0,
      I1 => Dbg_TDO_INST_0_i_17_n_0,
      I2 => sel0(0),
      I3 => Dbg_TDO_INST_0_i_18_n_0,
      I4 => \sel0__0\(1),
      I5 => data_read_reg(0),
      O => TDO_Data_Reg
    );
Dbg_TDO_INST_0_i_7: unisim.vcomponents.MUXF7
     port map (
      I0 => Dbg_TDO_INST_0_i_20_n_0,
      I1 => Dbg_TDO_INST_0_i_21_n_0,
      O => Dbg_TDO_INST_0_i_7_n_0,
      S => Dbg_TDO_INST_0_i_19_n_0
    );
Dbg_TDO_INST_0_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2B2B2B2828282B28"
    )
        port map (
      I0 => Dbg_TDO_INST_0_i_22_n_0,
      I1 => A1,
      I2 => A2,
      I3 => \Serial_Dbg_Intf.status_reg_reg_n_0_[16]\,
      I4 => \Serial_Dbg_Intf.shift_count_reg_n_0_[0]\,
      I5 => \Serial_Dbg_Intf.status_reg_reg_n_0_[17]\,
      O => Dbg_TDO_INST_0_i_8_n_0
    );
Dbg_TDO_INST_0_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => A1,
      I1 => A2,
      O => Dbg_TDO_INST_0_i_9_n_0
    );
Full_32_bit_1_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => wb_Halted,
      D => wb_read_imm_reg_1,
      Q => Full_32_bit_1,
      R => reset_bool_for_rst
    );
Full_32_bit_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => wb_Halted,
      D => wb_read_imm_reg,
      Q => Full_32_bit,
      R => reset_bool_for_rst
    );
\LOCKSTEP_Master_Out[1]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Serial_Dbg_Intf.force_stop_cmd_i_reg_n_0\,
      I1 => MEM_DataBus_Access_reg(0),
      O => \^lockstep_master_out\(38)
    );
\Performance_Debug_Control.dbg_brki_hit_reg\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => wb_Halted,
      D => wb_brki_hit,
      Q => dbg_brki_hit,
      R => reset_bool_for_rst
    );
\Performance_Debug_Control.dbg_freeze_nohalt_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAABAAAAAAA8"
    )
        port map (
      I0 => dbg_freeze_nohalt0_in,
      I1 => \Serial_Dbg_Intf.continue_from_brk_reg_n_0\,
      I2 => p_4_out,
      I3 => \Serial_Dbg_Intf.new_dbg_instr_shifting_CLK_reg_n_0\,
      I4 => \Performance_Debug_Control.dbg_freeze_nohalt_i_3_n_0\,
      I5 => \^performance_debug_control.dbg_freeze_nohalt_reg_0\,
      O => \Performance_Debug_Control.dbg_freeze_nohalt_i_1_n_0\
    );
\Performance_Debug_Control.dbg_freeze_nohalt_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD00"
    )
        port map (
      I0 => \Serial_Dbg_Intf.control_reg_reg_n_0_[0]\,
      I1 => start_single_step_reg_n_0,
      I2 => \Serial_Dbg_Intf.continue_from_brk_reg_n_0\,
      I3 => \^performance_debug_control.force_stop_i_reg_0\,
      I4 => reset_bool_for_rst,
      O => \Performance_Debug_Control.dbg_freeze_nohalt_i_3_n_0\
    );
\Performance_Debug_Control.dbg_freeze_nohalt_reg\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \Performance_Debug_Control.dbg_freeze_nohalt_i_1_n_0\,
      Q => \^performance_debug_control.dbg_freeze_nohalt_reg_0\,
      R => '0'
    );
\Performance_Debug_Control.dbg_hit_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => wb_Halted,
      D => wb_dbg_hit,
      Q => dbg_hit(0),
      R => reset_bool_for_rst
    );
\Performance_Debug_Control.dbg_state_nohalt_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A888FFFFA8880000"
    )
        port map (
      I0 => dbg_freeze_nohalt0_in,
      I1 => \Serial_Dbg_Intf.control_reg_reg_n_0_[0]\,
      I2 => saved_reset_mode_dbg_halt,
      I3 => \^performance_debug_control.dbg_stop_if_delay_i_reg_0\,
      I4 => \Performance_Debug_Control.dbg_state_nohalt_i_3_n_0\,
      I5 => \^performance_debug_control.force_stop_i_reg_0\,
      O => \Performance_Debug_Control.dbg_state_nohalt_i_1_n_0\
    );
\Performance_Debug_Control.dbg_state_nohalt_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000054FE5454"
    )
        port map (
      I0 => reset_bool_for_rst,
      I1 => \^performance_debug_control.dbg_stop_if_delay_i_reg_0\,
      I2 => wb_Halted,
      I3 => Reset_Mode(1),
      I4 => Reset_Mode(0),
      I5 => \Serial_Dbg_Intf.continue_from_brk_reg_n_0\,
      O => dbg_freeze_nohalt0_in
    );
\Performance_Debug_Control.dbg_state_nohalt_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEFFFEFE"
    )
        port map (
      I0 => \Serial_Dbg_Intf.continue_from_brk_reg_n_0\,
      I1 => reset_bool_for_rst,
      I2 => p_4_out,
      I3 => \Serial_Dbg_Intf.new_dbg_instr_shifting_CLK_reg_n_0\,
      I4 => p_36_out,
      I5 => \Performance_Debug_Control.dbg_state_nohalt_i_4_n_0\,
      O => \Performance_Debug_Control.dbg_state_nohalt_i_3_n_0\
    );
\Performance_Debug_Control.dbg_state_nohalt_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"07"
    )
        port map (
      I0 => \^performance_debug_control.dbg_stop_if_delay_i_reg_0\,
      I1 => saved_reset_mode_dbg_halt,
      I2 => \Serial_Dbg_Intf.control_reg_reg_n_0_[0]\,
      O => \Performance_Debug_Control.dbg_state_nohalt_i_4_n_0\
    );
\Performance_Debug_Control.dbg_state_nohalt_reg\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \Performance_Debug_Control.dbg_state_nohalt_i_1_n_0\,
      Q => \^performance_debug_control.force_stop_i_reg_0\,
      R => '0'
    );
\Performance_Debug_Control.dbg_stop_1_reg\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => Dbg_Stop,
      Q => dbg_stop_1,
      R => reset_bool_for_rst
    );
\Performance_Debug_Control.dbg_stop_i_reg\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => sync_trig_out_0_n_2,
      Q => \Performance_Debug_Control.dbg_stop_i_reg_n_0\,
      R => '0'
    );
\Performance_Debug_Control.dbg_stop_if_delay_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000FE"
    )
        port map (
      I0 => \^performance_debug_control.force_stop_i_reg_0\,
      I1 => wb_Halted,
      I2 => \^single_synchronize.use_async_reset.sync_reg\,
      I3 => reset_bool_for_rst,
      I4 => saved_reset_mode_sleep,
      I5 => \^performance_debug_control.dbg_stop_if_delay_i_reg_0\,
      O => \Performance_Debug_Control.dbg_stop_if_delay_i_i_1_n_0\
    );
\Performance_Debug_Control.dbg_stop_if_delay_i_reg\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \Performance_Debug_Control.dbg_stop_if_delay_i_i_1_n_0\,
      Q => \^lockstep_master_out\(32),
      R => '0'
    );
\Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FE02"
    )
        port map (
      I0 => \^single_synchronize.use_async_reset.sync_reg\,
      I1 => \Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_i_2_n_0\,
      I2 => reset_bool_for_rst,
      I3 => dbg_halt_reset_mode_reg_0,
      I4 => \Serial_Dbg_Intf.continue_from_brk_reg_n_0\,
      O => \Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_i_1_n_0\
    );
\Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEFEFEFEEEFEEEE"
    )
        port map (
      I0 => \^performance_debug_control.dbg_stop_if_delay_i_reg_0\,
      I1 => wb_Halted,
      I2 => \Serial_Dbg_Intf.new_dbg_instr_shifting_CLK_reg_n_0\,
      I3 => \^sleep_out\,
      I4 => saved_reset_mode_sleep,
      I5 => p_36_out,
      O => \Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_i_2_n_0\
    );
\Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA8AAAA"
    )
        port map (
      I0 => \^performance_debug_control.force_stop_i_reg_0\,
      I1 => reset_bool_for_rst,
      I2 => \Serial_Dbg_Intf.continue_from_brk_reg_n_0\,
      I3 => start_single_step_reg_n_0,
      I4 => \Serial_Dbg_Intf.control_reg_reg_n_0_[0]\,
      O => p_36_out
    );
\Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_i_1_n_0\,
      Q => \^single_synchronize.use_async_reset.sync_reg\,
      R => '0'
    );
\Performance_Debug_Control.ex_brki_hit_reg\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_piperun_for_ce,
      D => \Serial_Dbg_Intf.control_reg_reg[8]_1\,
      Q => ex_brki_hit,
      R => reset_bool_for_rst
    );
\Performance_Debug_Control.ex_dbg_hit_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_piperun_for_ce,
      D => \Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I_n_1\,
      Q => ex_pc_brk,
      R => reset_bool_for_rst
    );
\Performance_Debug_Control.ex_dbg_pc_hit_i_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => normal_stop_i,
      I1 => dbg_clean_stop,
      I2 => single_Step_N,
      O => \Performance_Debug_Control.ex_dbg_pc_hit_i_i_4_n_0\
    );
\Performance_Debug_Control.ex_dbg_pc_hit_i_reg\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg_1\,
      Q => \^lockstep_master_out\(35),
      R => reset_bool_for_rst
    );
\Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I_n_2\,
      Q => \^performance_debug_control.ex_dbg_pc_hit_single_step_reg_0\,
      R => reset_bool_for_rst
    );
\Performance_Debug_Control.ex_step_continue_hold_reg\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_piperun_for_ce,
      D => \Performance_Debug_Control.step_continue_hold_reg_n_0\,
      Q => ex_step_continue_hold,
      R => reset_bool_for_rst
    );
\Performance_Debug_Control.force_stop_cmd_1_reg\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \Serial_Dbg_Intf.force_stop_cmd_i_reg_n_0\,
      Q => force_stop_cmd_1,
      R => reset_bool_for_rst
    );
\Performance_Debug_Control.force_stop_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000AABA"
    )
        port map (
      I0 => force_stop_i,
      I1 => \Serial_Dbg_Intf.force_stop_cmd_i_reg_n_0\,
      I2 => force_stop_cmd_1,
      I3 => \^performance_debug_control.force_stop_i_reg_0\,
      I4 => reset_bool_for_rst,
      I5 => wb_Halted,
      O => \Performance_Debug_Control.force_stop_i_i_1_n_0\
    );
\Performance_Debug_Control.force_stop_i_reg\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \Performance_Debug_Control.force_stop_i_i_1_n_0\,
      Q => force_stop_i,
      R => '0'
    );
\Performance_Debug_Control.m0_brki_hit_reg\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => ex_piperun_for_ce,
      D => ex_brki_hit,
      Q => m0_brki_hit,
      R => reset_bool_for_rst
    );
\Performance_Debug_Control.m0_dbg_hit[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => ex_pc_brk,
      I1 => ex_step_continue_hold,
      I2 => \Performance_Debug_Control.m0_dbg_hit_reg_n_0_[0]\,
      O => \Performance_Debug_Control.m0_dbg_hit[0]_i_1_n_0\
    );
\Performance_Debug_Control.m0_dbg_hit_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => ex_piperun_for_ce,
      D => \Performance_Debug_Control.m0_dbg_hit[0]_i_1_n_0\,
      Q => \Performance_Debug_Control.m0_dbg_hit_reg_n_0_[0]\,
      R => reset_bool_for_rst
    );
\Performance_Debug_Control.normal_stop_cmd_1_reg\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \Serial_Dbg_Intf.normal_stop_cmd_i_reg_n_0\,
      Q => normal_stop_cmd_1,
      R => reset_bool_for_rst
    );
\Performance_Debug_Control.normal_stop_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000AABA"
    )
        port map (
      I0 => normal_stop_i,
      I1 => \Serial_Dbg_Intf.normal_stop_cmd_i_reg_n_0\,
      I2 => normal_stop_cmd_1,
      I3 => \^performance_debug_control.force_stop_i_reg_0\,
      I4 => reset_bool_for_rst,
      I5 => wb_Halted,
      O => \Performance_Debug_Control.normal_stop_i_i_1_n_0\
    );
\Performance_Debug_Control.normal_stop_i_reg\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \Performance_Debug_Control.normal_stop_i_i_1_n_0\,
      Q => normal_stop_i,
      R => '0'
    );
\Performance_Debug_Control.step_continue_hold_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F0E"
    )
        port map (
      I0 => \Serial_Dbg_Intf.continue_from_brk_reg_n_0\,
      I1 => start_single_step_reg_n_0,
      I2 => of_piperun_for_ce,
      I3 => \Performance_Debug_Control.step_continue_hold_reg_n_0\,
      O => \Performance_Debug_Control.step_continue_hold_i_1_n_0\
    );
\Performance_Debug_Control.step_continue_hold_reg\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \Performance_Debug_Control.step_continue_hold_i_1_n_0\,
      Q => \Performance_Debug_Control.step_continue_hold_reg_n_0\,
      R => reset_bool_for_rst
    );
\Performance_Debug_Control.trig_ack_out_0_reg\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => sync_trig_out_0_n_1,
      Q => \^dbg_trig_ack_out\(1),
      R => '0'
    );
\Performance_Debug_Control.trig_out_0_synced_1_reg\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => trig_out_0_synced,
      Q => trig_out_0_synced_1,
      R => reset_bool_for_rst
    );
\Performance_Debug_Control.wb_brki_hit_reg\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => m3_piperun_for_ce,
      D => m0_brki_hit,
      Q => wb_brki_hit,
      R => reset_bool_for_rst
    );
\Performance_Debug_Control.wb_dbg_hit_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => m3_piperun_for_ce,
      D => \Performance_Debug_Control.m0_dbg_hit_reg_n_0_[0]\,
      Q => wb_dbg_hit,
      R => reset_bool_for_rst
    );
\Serial_Dbg_Intf.Instr_Insert_Reg_En_1_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => \^serial_dbg_intf.control_reg_reg[8]_0\,
      I1 => Dbg_Reg_En(6),
      I2 => Dbg_Reg_En(5),
      I3 => Dbg_Reg_En(4),
      I4 => Dbg_Reg_En(7),
      O => Instr_Insert_Reg_En
    );
\Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => '1',
      CLR => \Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0\,
      D => Instr_Insert_Reg_En,
      Q => Instr_Insert_Reg_En_1
    );
\Serial_Dbg_Intf.New_Dbg_Instr2_TCK_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => '1',
      CLR => \Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0\,
      D => New_Dbg_Instr_TCK,
      Q => New_Dbg_Instr2_TCK
    );
\Serial_Dbg_Intf.New_Dbg_Instr_TCK_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => p_94_in,
      I1 => Instr_Insert_Reg_En,
      I2 => instr_read_reg(1),
      I3 => instr_read_reg(0),
      O => p_96_out
    );
\Serial_Dbg_Intf.New_Dbg_Instr_TCK_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => \Serial_Dbg_Intf.shift_count_reg_n_0_[0]\,
      I1 => A1,
      I2 => sel0(0),
      I3 => A3,
      I4 => A2,
      O => p_94_in
    );
\Serial_Dbg_Intf.New_Dbg_Instr_TCK_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => '1',
      CLR => \Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0\,
      D => p_96_out,
      Q => New_Dbg_Instr_TCK
    );
\Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => Scan_Reset_Sel,
      I1 => Scan_Reset,
      I2 => Scan_En,
      O => \Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0\
    );
\Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => New_Dbg_Instr_TCK,
      CLR => \Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0\,
      D => \p_0_in__0\(31),
      Q => \^lockstep_master_out\(31)
    );
\Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => New_Dbg_Instr_TCK,
      CLR => \Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0\,
      D => \p_0_in__0\(21),
      Q => \^lockstep_master_out\(21)
    );
\Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => New_Dbg_Instr_TCK,
      CLR => \Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0\,
      D => \p_0_in__0\(20),
      Q => \^lockstep_master_out\(20)
    );
\Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => New_Dbg_Instr_TCK,
      CLR => \Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0\,
      D => \p_0_in__0\(19),
      Q => \^lockstep_master_out\(19)
    );
\Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => New_Dbg_Instr_TCK,
      CLR => \Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0\,
      D => \p_0_in__0\(18),
      Q => \^lockstep_master_out\(18)
    );
\Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => New_Dbg_Instr_TCK,
      CLR => \Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0\,
      D => \p_0_in__0\(17),
      Q => \^lockstep_master_out\(17)
    );
\Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => New_Dbg_Instr_TCK,
      CLR => \Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0\,
      D => \p_0_in__0\(16),
      Q => \^lockstep_master_out\(16)
    );
\Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => New_Dbg_Instr_TCK,
      CLR => \Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0\,
      D => \p_0_in__0\(15),
      Q => \^lockstep_master_out\(15)
    );
\Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => New_Dbg_Instr_TCK,
      CLR => \Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0\,
      D => \p_0_in__0\(14),
      Q => \^lockstep_master_out\(14)
    );
\Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => New_Dbg_Instr_TCK,
      CLR => \Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0\,
      D => \p_0_in__0\(13),
      Q => \^lockstep_master_out\(13)
    );
\Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => New_Dbg_Instr_TCK,
      CLR => \Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0\,
      D => \p_0_in__0\(12),
      Q => \^lockstep_master_out\(12)
    );
\Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => New_Dbg_Instr_TCK,
      CLR => \Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0\,
      D => \p_0_in__0\(30),
      Q => \^lockstep_master_out\(30)
    );
\Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => New_Dbg_Instr_TCK,
      CLR => \Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0\,
      D => \p_0_in__0\(11),
      Q => \^lockstep_master_out\(11)
    );
\Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => New_Dbg_Instr_TCK,
      CLR => \Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0\,
      D => \p_0_in__0\(10),
      Q => \^lockstep_master_out\(10)
    );
\Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => New_Dbg_Instr_TCK,
      CLR => \Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0\,
      D => \p_0_in__0\(9),
      Q => \^lockstep_master_out\(9)
    );
\Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => New_Dbg_Instr_TCK,
      CLR => \Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0\,
      D => \p_0_in__0\(8),
      Q => \^lockstep_master_out\(8)
    );
\Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => New_Dbg_Instr_TCK,
      CLR => \Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0\,
      D => \p_0_in__0\(7),
      Q => \^lockstep_master_out\(7)
    );
\Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => New_Dbg_Instr_TCK,
      CLR => \Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0\,
      D => \p_0_in__0\(6),
      Q => \^lockstep_master_out\(6)
    );
\Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => New_Dbg_Instr_TCK,
      CLR => \Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0\,
      D => \p_0_in__0\(5),
      Q => \^lockstep_master_out\(5)
    );
\Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => New_Dbg_Instr_TCK,
      CLR => \Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0\,
      D => \p_0_in__0\(4),
      Q => \^lockstep_master_out\(4)
    );
\Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => New_Dbg_Instr_TCK,
      CLR => \Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0\,
      D => \p_0_in__0\(3),
      Q => \^lockstep_master_out\(3)
    );
\Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => New_Dbg_Instr_TCK,
      CLR => \Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0\,
      D => \p_0_in__0\(2),
      Q => \^lockstep_master_out\(2)
    );
\Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => New_Dbg_Instr_TCK,
      CLR => \Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0\,
      D => \p_0_in__0\(29),
      Q => \^lockstep_master_out\(29)
    );
\Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => New_Dbg_Instr_TCK,
      CLR => \Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0\,
      D => \p_0_in__0\(1),
      Q => \^lockstep_master_out\(1)
    );
\Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => New_Dbg_Instr_TCK,
      CLR => \Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0\,
      D => Dbg_TDI,
      Q => \^lockstep_master_out\(0)
    );
\Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => New_Dbg_Instr_TCK,
      CLR => \Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0\,
      D => \p_0_in__0\(28),
      Q => \^lockstep_master_out\(28)
    );
\Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => New_Dbg_Instr_TCK,
      CLR => \Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0\,
      D => \p_0_in__0\(27),
      Q => \^lockstep_master_out\(27)
    );
\Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => New_Dbg_Instr_TCK,
      CLR => \Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0\,
      D => \p_0_in__0\(26),
      Q => \^lockstep_master_out\(26)
    );
\Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => New_Dbg_Instr_TCK,
      CLR => \Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0\,
      D => \p_0_in__0\(25),
      Q => \^lockstep_master_out\(25)
    );
\Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => New_Dbg_Instr_TCK,
      CLR => \Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0\,
      D => \p_0_in__0\(24),
      Q => \^lockstep_master_out\(24)
    );
\Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => New_Dbg_Instr_TCK,
      CLR => \Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0\,
      D => \p_0_in__0\(23),
      Q => \^lockstep_master_out\(23)
    );
\Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => New_Dbg_Instr_TCK,
      CLR => \Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0\,
      D => \p_0_in__0\(22),
      Q => \^lockstep_master_out\(22)
    );
\Serial_Dbg_Intf.SRL16E_1\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRL16E
     port map (
      Dbg_Clk => Dbg_Clk,
      Q(3) => A3,
      Q(2) => A2,
      Q(1) => A1,
      Q(0) => \Serial_Dbg_Intf.shift_count_reg_n_0_[0]\,
      Q_0 => Q_0
    );
\Serial_Dbg_Intf.SRL16E_2\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRL16E__parameterized1\
     port map (
      Dbg_Clk => Dbg_Clk,
      Q(3) => A3,
      Q(2) => A2,
      Q(1) => A1,
      Q(0) => \Serial_Dbg_Intf.shift_count_reg_n_0_[0]\,
      Q11_in => Q11_in
    );
\Serial_Dbg_Intf.SRL16E_3\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRL16E__parameterized9\
     port map (
      Dbg_Clk => Dbg_Clk,
      Q(3) => A3,
      Q(2) => A2,
      Q(1) => A1,
      Q(0) => \Serial_Dbg_Intf.shift_count_reg_n_0_[0]\,
      Q2_in => Q2_in
    );
\Serial_Dbg_Intf.SRL16E_4\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRL16E__parameterized11\
     port map (
      Config_Reg_En => Config_Reg_En,
      Data_Read_Reg_En => Data_Read_Reg_En,
      Dbg_Clk => Dbg_Clk,
      Dbg_TDO => Dbg_TDO,
      Instr_Insert_Reg_En => Instr_Insert_Reg_En,
      Q(7 downto 5) => \sel0__0\(3 downto 1),
      Q(4) => sel0(0),
      Q(3) => A3,
      Q(2) => A2,
      Q(1) => A1,
      Q(0) => \Serial_Dbg_Intf.shift_count_reg_n_0_[0]\,
      Q0_in => Q0_in,
      Q0_out => Q0_out,
      Q2_in => Q2_in,
      Q3_in => Q3_in,
      \Serial_Dbg_Intf.shift_count_reg[6]\ => \Serial_Dbg_Intf.The_Cache_Addresses[2].SRL16E_Cache_I_n_0\,
      Status_Reg_En => Status_Reg_En,
      TDO_Data_Reg => TDO_Data_Reg,
      TDO_Instr_Reg => TDO_Instr_Reg,
      TDO_Status_Reg => TDO_Status_Reg,
      tdo_config_word1_0 => tdo_config_word1_0
    );
\Serial_Dbg_Intf.SRL16E_7\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRL16E__parameterized1_198\
     port map (
      Dbg_Clk => Dbg_Clk,
      Q(3) => A3,
      Q(2) => A2,
      Q(1) => A1,
      Q(0) => \Serial_Dbg_Intf.shift_count_reg_n_0_[0]\,
      Q0_in => Q0_in
    );
\Serial_Dbg_Intf.SRL16E_8\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRL16E__parameterized1_199\
     port map (
      Dbg_Clk => Dbg_Clk,
      Q(3) => A3,
      Q(2) => A2,
      Q(1) => A1,
      Q(0) => \Serial_Dbg_Intf.shift_count_reg_n_0_[0]\,
      tdo_config_word1_0 => tdo_config_word1_0
    );
\Serial_Dbg_Intf.The_Cache_Addresses[1].SRL16E_Cache_I\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRL16E__parameterized3\
     port map (
      Dbg_Clk => Dbg_Clk,
      Q(3) => A3,
      Q(2) => A2,
      Q(1) => A1,
      Q(0) => \Serial_Dbg_Intf.shift_count_reg_n_0_[0]\,
      Q6_out => Q6_out
    );
\Serial_Dbg_Intf.The_Cache_Addresses[2].SRL16E_Cache_I\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRL16E__parameterized5\
     port map (
      Dbg_Clk => Dbg_Clk,
      Dbg_TDO => \Serial_Dbg_Intf.The_Cache_Addresses[2].SRL16E_Cache_I_n_0\,
      Q(6 downto 5) => \sel0__0\(2 downto 1),
      Q(4) => sel0(0),
      Q(3) => A3,
      Q(2) => A2,
      Q(1) => A1,
      Q(0) => \Serial_Dbg_Intf.shift_count_reg_n_0_[0]\,
      Q11_in => Q11_in,
      Q6_out => Q6_out,
      Q_0 => Q_0,
      \Serial_Dbg_Intf.shift_count_reg[5]\ => \Serial_Dbg_Intf.The_Cache_Addresses[6].SRL16E_Cache_I_n_0\
    );
\Serial_Dbg_Intf.The_Cache_Addresses[3].SRL16E_Cache_I\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRL16E__parameterized1_200\
     port map (
      Dbg_Clk => Dbg_Clk,
      Q(3) => A3,
      Q(2) => A2,
      Q(1) => A1,
      Q(0) => \Serial_Dbg_Intf.shift_count_reg_n_0_[0]\,
      Q4_out => Q4_out
    );
\Serial_Dbg_Intf.The_Cache_Addresses[4].SRL16E_Cache_I\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRL16E__parameterized7\
     port map (
      Dbg_Clk => Dbg_Clk,
      Q(3) => A3,
      Q(2) => A2,
      Q(1) => A1,
      Q(0) => \Serial_Dbg_Intf.shift_count_reg_n_0_[0]\,
      Q3_out => Q3_out
    );
\Serial_Dbg_Intf.The_Cache_Addresses[5].SRL16E_Cache_I\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRL16E__parameterized3_201\
     port map (
      Dbg_Clk => Dbg_Clk,
      Q(3) => A3,
      Q(2) => A2,
      Q(1) => A1,
      Q(0) => \Serial_Dbg_Intf.shift_count_reg_n_0_[0]\,
      Q2_out => Q2_out
    );
\Serial_Dbg_Intf.The_Cache_Addresses[6].SRL16E_Cache_I\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRL16E__parameterized5_202\
     port map (
      Dbg_Clk => Dbg_Clk,
      Dbg_TDO => \Serial_Dbg_Intf.The_Cache_Addresses[6].SRL16E_Cache_I_n_0\,
      Q(5) => \sel0__0\(1),
      Q(4) => sel0(0),
      Q(3) => A3,
      Q(2) => A2,
      Q(1) => A1,
      Q(0) => \Serial_Dbg_Intf.shift_count_reg_n_0_[0]\,
      Q2_out => Q2_out,
      Q3_out => Q3_out,
      Q4_out => Q4_out
    );
\Serial_Dbg_Intf.The_Cache_Addresses[7].SRL16E_Cache_I\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRL16E__parameterized1_203\
     port map (
      Dbg_Clk => Dbg_Clk,
      Q(3) => A3,
      Q(2) => A2,
      Q(1) => A1,
      Q(0) => \Serial_Dbg_Intf.shift_count_reg_n_0_[0]\,
      Q0_out => Q0_out
    );
\Serial_Dbg_Intf.The_Cache_Addresses[8].SRL16E_Cache_I\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRL16E__parameterized7_204\
     port map (
      Dbg_Clk => Dbg_Clk,
      Q(3) => A3,
      Q(2) => A2,
      Q(1) => A1,
      Q(0) => \Serial_Dbg_Intf.shift_count_reg_n_0_[0]\,
      Q3_in => Q3_in
    );
\Serial_Dbg_Intf.capture_1_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => '1',
      CLR => \Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0\,
      D => Dbg_Capture,
      Q => capture_1
    );
\Serial_Dbg_Intf.command_reg[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => \^serial_dbg_intf.control_reg_reg[8]_0\,
      I1 => Dbg_Reg_En(7),
      I2 => Dbg_Reg_En(6),
      I3 => Dbg_Reg_En(4),
      I4 => Dbg_Reg_En(5),
      O => Command_Reg_En
    );
\Serial_Dbg_Intf.command_reg[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E4"
    )
        port map (
      I0 => Scan_Reset_Sel,
      I1 => command_reg_clear,
      I2 => Scan_Reset,
      I3 => Scan_En,
      O => \Serial_Dbg_Intf.command_reg[0]_i_2_n_0\
    );
\Serial_Dbg_Intf.command_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Update,
      CE => Command_Reg_En,
      CLR => \Serial_Dbg_Intf.command_reg[0]_i_2_n_0\,
      D => \p_0_in__0\(2),
      Q => command_reg(0)
    );
\Serial_Dbg_Intf.command_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Update,
      CE => Command_Reg_En,
      CLR => \Serial_Dbg_Intf.command_reg[0]_i_2_n_0\,
      D => \p_0_in__0\(1),
      Q => command_reg(1)
    );
\Serial_Dbg_Intf.continue_from_brk_TClk_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E4"
    )
        port map (
      I0 => Scan_Reset_Sel,
      I1 => \Serial_Dbg_Intf.continue_from_brk_reg_n_0\,
      I2 => Scan_Reset,
      I3 => Scan_En,
      O => \Serial_Dbg_Intf.continue_from_brk_TClk_i_1_n_0\
    );
\Serial_Dbg_Intf.continue_from_brk_TClk_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Update,
      CE => Control_Reg_En,
      CLR => \Serial_Dbg_Intf.continue_from_brk_TClk_i_1_n_0\,
      D => \p_0_in__0\(8),
      Q => continue_from_brk_TClk
    );
\Serial_Dbg_Intf.continue_from_brk_reg\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => p_11_out,
      Q => \Serial_Dbg_Intf.continue_from_brk_reg_n_0\,
      R => reset_bool_for_rst
    );
\Serial_Dbg_Intf.control_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Update,
      CE => Control_Reg_En,
      CLR => \Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0\,
      D => \p_0_in__0\(10),
      Q => \Serial_Dbg_Intf.control_reg_reg_n_0_[0]\
    );
\Serial_Dbg_Intf.control_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Update,
      CE => Control_Reg_En,
      CLR => \Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0\,
      D => \p_0_in__0\(7),
      Q => \Serial_Dbg_Intf.control_reg_reg_n_0_[3]\
    );
\Serial_Dbg_Intf.control_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Update,
      CE => Control_Reg_En,
      CLR => \Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0\,
      D => \p_0_in__0\(6),
      Q => \Serial_Dbg_Intf.control_reg_reg_n_0_[4]\
    );
\Serial_Dbg_Intf.control_reg_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Update,
      CE => Control_Reg_En,
      CLR => \Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0\,
      D => \p_0_in__0\(5),
      Q => \Serial_Dbg_Intf.control_reg_reg_n_0_[5]\
    );
\Serial_Dbg_Intf.control_reg_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Update,
      CE => Control_Reg_En,
      CLR => \Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0\,
      D => \p_0_in__0\(2),
      Q => \^q\(0)
    );
\Serial_Dbg_Intf.data_read_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => Dbg_Capture,
      CLR => \Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0\,
      D => \data_rd_reg_reg_n_0_[0]\,
      Q => data_read_reg(0)
    );
\Serial_Dbg_Intf.data_read_reg_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => Dbg_Capture,
      CLR => \Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0\,
      D => \data_rd_reg_reg_n_0_[10]\,
      Q => data_read_reg(10)
    );
\Serial_Dbg_Intf.data_read_reg_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => Dbg_Capture,
      CLR => \Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0\,
      D => \data_rd_reg_reg_n_0_[11]\,
      Q => data_read_reg(11)
    );
\Serial_Dbg_Intf.data_read_reg_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => Dbg_Capture,
      CLR => \Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0\,
      D => \data_rd_reg_reg_n_0_[12]\,
      Q => data_read_reg(12)
    );
\Serial_Dbg_Intf.data_read_reg_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => Dbg_Capture,
      CLR => \Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0\,
      D => \data_rd_reg_reg_n_0_[13]\,
      Q => data_read_reg(13)
    );
\Serial_Dbg_Intf.data_read_reg_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => Dbg_Capture,
      CLR => \Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0\,
      D => \data_rd_reg_reg_n_0_[14]\,
      Q => data_read_reg(14)
    );
\Serial_Dbg_Intf.data_read_reg_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => Dbg_Capture,
      CLR => \Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0\,
      D => \data_rd_reg_reg_n_0_[15]\,
      Q => data_read_reg(15)
    );
\Serial_Dbg_Intf.data_read_reg_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => Dbg_Capture,
      CLR => \Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0\,
      D => \data_rd_reg_reg_n_0_[16]\,
      Q => data_read_reg(16)
    );
\Serial_Dbg_Intf.data_read_reg_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => Dbg_Capture,
      CLR => \Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0\,
      D => \data_rd_reg_reg_n_0_[17]\,
      Q => data_read_reg(17)
    );
\Serial_Dbg_Intf.data_read_reg_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => Dbg_Capture,
      CLR => \Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0\,
      D => \data_rd_reg_reg_n_0_[18]\,
      Q => data_read_reg(18)
    );
\Serial_Dbg_Intf.data_read_reg_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => Dbg_Capture,
      CLR => \Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0\,
      D => \data_rd_reg_reg_n_0_[19]\,
      Q => data_read_reg(19)
    );
\Serial_Dbg_Intf.data_read_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => Dbg_Capture,
      CLR => \Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0\,
      D => \data_rd_reg_reg_n_0_[1]\,
      Q => data_read_reg(1)
    );
\Serial_Dbg_Intf.data_read_reg_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => Dbg_Capture,
      CLR => \Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0\,
      D => \data_rd_reg_reg_n_0_[20]\,
      Q => data_read_reg(20)
    );
\Serial_Dbg_Intf.data_read_reg_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => Dbg_Capture,
      CLR => \Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0\,
      D => \data_rd_reg_reg_n_0_[21]\,
      Q => data_read_reg(21)
    );
\Serial_Dbg_Intf.data_read_reg_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => Dbg_Capture,
      CLR => \Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0\,
      D => \data_rd_reg_reg_n_0_[22]\,
      Q => data_read_reg(22)
    );
\Serial_Dbg_Intf.data_read_reg_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => Dbg_Capture,
      CLR => \Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0\,
      D => \data_rd_reg_reg_n_0_[23]\,
      Q => data_read_reg(23)
    );
\Serial_Dbg_Intf.data_read_reg_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => Dbg_Capture,
      CLR => \Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0\,
      D => \data_rd_reg_reg_n_0_[24]\,
      Q => data_read_reg(24)
    );
\Serial_Dbg_Intf.data_read_reg_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => Dbg_Capture,
      CLR => \Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0\,
      D => \data_rd_reg_reg_n_0_[25]\,
      Q => data_read_reg(25)
    );
\Serial_Dbg_Intf.data_read_reg_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => Dbg_Capture,
      CLR => \Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0\,
      D => \data_rd_reg_reg_n_0_[26]\,
      Q => data_read_reg(26)
    );
\Serial_Dbg_Intf.data_read_reg_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => Dbg_Capture,
      CLR => \Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0\,
      D => \data_rd_reg_reg_n_0_[27]\,
      Q => data_read_reg(27)
    );
\Serial_Dbg_Intf.data_read_reg_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => Dbg_Capture,
      CLR => \Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0\,
      D => \data_rd_reg_reg_n_0_[28]\,
      Q => data_read_reg(28)
    );
\Serial_Dbg_Intf.data_read_reg_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => Dbg_Capture,
      CLR => \Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0\,
      D => \data_rd_reg_reg_n_0_[29]\,
      Q => data_read_reg(29)
    );
\Serial_Dbg_Intf.data_read_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => Dbg_Capture,
      CLR => \Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0\,
      D => \data_rd_reg_reg_n_0_[2]\,
      Q => data_read_reg(2)
    );
\Serial_Dbg_Intf.data_read_reg_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => Dbg_Capture,
      CLR => \Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0\,
      D => \data_rd_reg_reg_n_0_[30]\,
      Q => data_read_reg(30)
    );
\Serial_Dbg_Intf.data_read_reg_reg[31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => Dbg_Capture,
      CLR => \Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0\,
      D => \data_rd_reg_reg_n_0_[31]\,
      Q => data_read_reg(31)
    );
\Serial_Dbg_Intf.data_read_reg_reg[32]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => Dbg_Capture,
      CLR => \Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0\,
      D => \data_rd_reg_reg_n_0_[32]\,
      Q => data_read_reg(32)
    );
\Serial_Dbg_Intf.data_read_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => Dbg_Capture,
      CLR => \Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0\,
      D => \data_rd_reg_reg_n_0_[3]\,
      Q => data_read_reg(3)
    );
\Serial_Dbg_Intf.data_read_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => Dbg_Capture,
      CLR => \Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0\,
      D => \data_rd_reg_reg_n_0_[4]\,
      Q => data_read_reg(4)
    );
\Serial_Dbg_Intf.data_read_reg_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => Dbg_Capture,
      CLR => \Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0\,
      D => \data_rd_reg_reg_n_0_[5]\,
      Q => data_read_reg(5)
    );
\Serial_Dbg_Intf.data_read_reg_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => Dbg_Capture,
      CLR => \Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0\,
      D => \data_rd_reg_reg_n_0_[6]\,
      Q => data_read_reg(6)
    );
\Serial_Dbg_Intf.data_read_reg_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => Dbg_Capture,
      CLR => \Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0\,
      D => \data_rd_reg_reg_n_0_[7]\,
      Q => data_read_reg(7)
    );
\Serial_Dbg_Intf.data_read_reg_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => Dbg_Capture,
      CLR => \Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0\,
      D => \data_rd_reg_reg_n_0_[8]\,
      Q => data_read_reg(8)
    );
\Serial_Dbg_Intf.data_read_reg_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => Dbg_Capture,
      CLR => \Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0\,
      D => \data_rd_reg_reg_n_0_[9]\,
      Q => data_read_reg(9)
    );
\Serial_Dbg_Intf.dbg_disable_interrupt_i_reg\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => sample_synced(9),
      Q => \^lockstep_master_out\(37),
      R => reset_bool_for_rst
    );
\Serial_Dbg_Intf.dbg_wakeup_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => \^serial_dbg_intf.control_reg_reg[8]_0\,
      I1 => Dbg_Reg_En(6),
      I2 => Dbg_Reg_En(7),
      I3 => Dbg_Reg_En(4),
      I4 => Dbg_Reg_En(5),
      O => Control_Reg_En
    );
\Serial_Dbg_Intf.dbg_wakeup_i_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000AB01"
    )
        port map (
      I0 => Scan_Reset_Sel,
      I1 => \^sleep_out\,
      I2 => Sleep_Decode,
      I3 => Scan_Reset,
      I4 => Scan_En,
      O => \Serial_Dbg_Intf.dbg_wakeup_i_i_2_n_0\
    );
\Serial_Dbg_Intf.dbg_wakeup_i_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => Dbg_Reg_En(0),
      I1 => Dbg_Reg_En(1),
      I2 => Dbg_Reg_En(3),
      I3 => Dbg_Reg_En(2),
      O => \^serial_dbg_intf.control_reg_reg[8]_0\
    );
\Serial_Dbg_Intf.dbg_wakeup_i_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Update,
      CE => Control_Reg_En,
      CLR => \Serial_Dbg_Intf.dbg_wakeup_i_i_2_n_0\,
      D => \p_0_in__0\(1),
      Q => \^lockstep_master_out\(34)
    );
\Serial_Dbg_Intf.force_stop_TClk_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E4"
    )
        port map (
      I0 => Scan_Reset_Sel,
      I1 => \Serial_Dbg_Intf.force_stop_cmd_i_reg_n_0\,
      I2 => Scan_Reset,
      I3 => Scan_En,
      O => \Serial_Dbg_Intf.force_stop_TClk_i_1_n_0\
    );
\Serial_Dbg_Intf.force_stop_TClk_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Update,
      CE => Control_Reg_En,
      CLR => \Serial_Dbg_Intf.force_stop_TClk_i_1_n_0\,
      D => \p_0_in__0\(3),
      Q => force_stop_TClk
    );
\Serial_Dbg_Intf.force_stop_cmd_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => p_90_out,
      Q => \Serial_Dbg_Intf.force_stop_cmd_i_reg_n_0\,
      R => reset_bool_for_rst
    );
\Serial_Dbg_Intf.if_debug_ready_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => p_75_out,
      Q => \^lockstep_master_out\(36),
      R => reset_bool_for_rst
    );
\Serial_Dbg_Intf.instr_read_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => Dbg_Capture,
      CLR => \Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0\,
      D => executing,
      Q => instr_read_reg(0)
    );
\Serial_Dbg_Intf.instr_read_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => Dbg_Capture,
      CLR => \Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0\,
      D => exception,
      Q => instr_read_reg(1)
    );
\Serial_Dbg_Intf.new_dbg_instr_shifting_CLK_reg\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => Instr_Insert_Reg_En_1,
      Q => \Serial_Dbg_Intf.new_dbg_instr_shifting_CLK_reg_n_0\,
      R => reset_bool_for_rst
    );
\Serial_Dbg_Intf.normal_stop_TClk_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E4"
    )
        port map (
      I0 => Scan_Reset_Sel,
      I1 => \Serial_Dbg_Intf.normal_stop_cmd_i_reg_n_0\,
      I2 => Scan_Reset,
      I3 => Scan_En,
      O => \Serial_Dbg_Intf.normal_stop_TClk_i_1_n_0\
    );
\Serial_Dbg_Intf.normal_stop_TClk_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Update,
      CE => Control_Reg_En,
      CLR => \Serial_Dbg_Intf.normal_stop_TClk_i_1_n_0\,
      D => \p_0_in__0\(4),
      Q => normal_stop_TClk
    );
\Serial_Dbg_Intf.normal_stop_cmd_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => p_93_out,
      Q => \Serial_Dbg_Intf.normal_stop_cmd_i_reg_n_0\,
      R => reset_bool_for_rst
    );
\Serial_Dbg_Intf.read_register_MSR_reg\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => p_85_out,
      Q => read_register_MSR,
      R => reset_bool_for_rst
    );
\Serial_Dbg_Intf.read_register_PC_reg\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => p_82_out,
      Q => read_register_PC,
      R => reset_bool_for_rst
    );
\Serial_Dbg_Intf.sample_synced_1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => sample_synced(0),
      Q => \Serial_Dbg_Intf.sample_synced_1_reg_n_0_[0]\,
      R => reset_bool_for_rst
    );
\Serial_Dbg_Intf.sample_synced_1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => sample_synced(1),
      Q => \Serial_Dbg_Intf.sample_synced_1_reg_n_0_[1]\,
      R => reset_bool_for_rst
    );
\Serial_Dbg_Intf.sample_synced_1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => sample_synced(2),
      Q => \Serial_Dbg_Intf.sample_synced_1_reg_n_0_[2]\,
      R => reset_bool_for_rst
    );
\Serial_Dbg_Intf.sample_synced_1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => sample_synced(3),
      Q => \Serial_Dbg_Intf.sample_synced_1_reg_n_0_[3]\,
      R => reset_bool_for_rst
    );
\Serial_Dbg_Intf.sample_synced_1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => sample_synced(4),
      Q => \Serial_Dbg_Intf.sample_synced_1_reg_n_0_[4]\,
      R => reset_bool_for_rst
    );
\Serial_Dbg_Intf.sample_synced_1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => sample_synced(5),
      Q => p_0_in,
      R => reset_bool_for_rst
    );
\Serial_Dbg_Intf.sample_synced_1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => sample_synced(6),
      Q => \Serial_Dbg_Intf.sample_synced_1_reg_n_0_[6]\,
      R => reset_bool_for_rst
    );
\Serial_Dbg_Intf.sample_synced_1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => sample_synced(7),
      Q => p_0_in70_in,
      R => reset_bool_for_rst
    );
\Serial_Dbg_Intf.sample_synced_1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => sample_synced(8),
      Q => \Serial_Dbg_Intf.sample_synced_1_reg_n_0_[8]\,
      R => reset_bool_for_rst
    );
\Serial_Dbg_Intf.shift_count[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Dbg_Shift,
      I1 => \Serial_Dbg_Intf.shift_count_reg_n_0_[0]\,
      O => \Serial_Dbg_Intf.shift_count[0]_i_1_n_0\
    );
\Serial_Dbg_Intf.shift_count[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => A1,
      I1 => \Serial_Dbg_Intf.shift_count_reg_n_0_[0]\,
      I2 => Dbg_Shift,
      O => \p_0_in__1\(1)
    );
\Serial_Dbg_Intf.shift_count[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A00"
    )
        port map (
      I0 => A2,
      I1 => A1,
      I2 => \Serial_Dbg_Intf.shift_count_reg_n_0_[0]\,
      I3 => Dbg_Shift,
      O => \p_0_in__1\(2)
    );
\Serial_Dbg_Intf.shift_count[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAA0000"
    )
        port map (
      I0 => A3,
      I1 => A2,
      I2 => \Serial_Dbg_Intf.shift_count_reg_n_0_[0]\,
      I3 => A1,
      I4 => Dbg_Shift,
      O => \p_0_in__1\(3)
    );
\Serial_Dbg_Intf.shift_count[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAA00000000"
    )
        port map (
      I0 => sel0(0),
      I1 => A3,
      I2 => A1,
      I3 => \Serial_Dbg_Intf.shift_count_reg_n_0_[0]\,
      I4 => A2,
      I5 => Dbg_Shift,
      O => \p_0_in__1\(4)
    );
\Serial_Dbg_Intf.shift_count[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => \sel0__0\(1),
      I1 => \Serial_Dbg_Intf.shift_count[5]_i_2_n_0\,
      I2 => Dbg_Shift,
      O => \p_0_in__1\(5)
    );
\Serial_Dbg_Intf.shift_count[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => sel0(0),
      I1 => A2,
      I2 => \Serial_Dbg_Intf.shift_count_reg_n_0_[0]\,
      I3 => A1,
      I4 => A3,
      O => \Serial_Dbg_Intf.shift_count[5]_i_2_n_0\
    );
\Serial_Dbg_Intf.shift_count[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => \sel0__0\(2),
      I1 => \Serial_Dbg_Intf.shift_count[7]_i_2_n_0\,
      I2 => Dbg_Shift,
      O => \p_0_in__1\(6)
    );
\Serial_Dbg_Intf.shift_count[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A00"
    )
        port map (
      I0 => \sel0__0\(3),
      I1 => \sel0__0\(2),
      I2 => \Serial_Dbg_Intf.shift_count[7]_i_2_n_0\,
      I3 => Dbg_Shift,
      O => \p_0_in__1\(7)
    );
\Serial_Dbg_Intf.shift_count[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \sel0__0\(1),
      I1 => A3,
      I2 => A1,
      I3 => \Serial_Dbg_Intf.shift_count_reg_n_0_[0]\,
      I4 => A2,
      I5 => sel0(0),
      O => \Serial_Dbg_Intf.shift_count[7]_i_2_n_0\
    );
\Serial_Dbg_Intf.shift_count_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => '1',
      CLR => \Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0\,
      D => \Serial_Dbg_Intf.shift_count[0]_i_1_n_0\,
      Q => \Serial_Dbg_Intf.shift_count_reg_n_0_[0]\
    );
\Serial_Dbg_Intf.shift_count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => '1',
      CLR => \Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0\,
      D => \p_0_in__1\(1),
      Q => A1
    );
\Serial_Dbg_Intf.shift_count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => '1',
      CLR => \Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0\,
      D => \p_0_in__1\(2),
      Q => A2
    );
\Serial_Dbg_Intf.shift_count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => '1',
      CLR => \Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0\,
      D => \p_0_in__1\(3),
      Q => A3
    );
\Serial_Dbg_Intf.shift_count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => '1',
      CLR => \Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0\,
      D => \p_0_in__1\(4),
      Q => sel0(0)
    );
\Serial_Dbg_Intf.shift_count_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => '1',
      CLR => \Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0\,
      D => \p_0_in__1\(5),
      Q => \sel0__0\(1)
    );
\Serial_Dbg_Intf.shift_count_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => '1',
      CLR => \Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0\,
      D => \p_0_in__1\(6),
      Q => \sel0__0\(2)
    );
\Serial_Dbg_Intf.shift_count_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => '1',
      CLR => \Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0\,
      D => \p_0_in__1\(7),
      Q => \sel0__0\(3)
    );
\Serial_Dbg_Intf.shift_datain_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => '1',
      CLR => \Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0\,
      D => \p_0_in__0\(21),
      Q => \p_0_in__0\(22)
    );
\Serial_Dbg_Intf.shift_datain_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => '1',
      CLR => \Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0\,
      D => \p_0_in__0\(20),
      Q => \p_0_in__0\(21)
    );
\Serial_Dbg_Intf.shift_datain_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => '1',
      CLR => \Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0\,
      D => \p_0_in__0\(19),
      Q => \p_0_in__0\(20)
    );
\Serial_Dbg_Intf.shift_datain_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => '1',
      CLR => \Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0\,
      D => \p_0_in__0\(18),
      Q => \p_0_in__0\(19)
    );
\Serial_Dbg_Intf.shift_datain_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => '1',
      CLR => \Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0\,
      D => \p_0_in__0\(17),
      Q => \p_0_in__0\(18)
    );
\Serial_Dbg_Intf.shift_datain_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => '1',
      CLR => \Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0\,
      D => \p_0_in__0\(16),
      Q => \p_0_in__0\(17)
    );
\Serial_Dbg_Intf.shift_datain_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => '1',
      CLR => \Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0\,
      D => \p_0_in__0\(15),
      Q => \p_0_in__0\(16)
    );
\Serial_Dbg_Intf.shift_datain_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => '1',
      CLR => \Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0\,
      D => \p_0_in__0\(14),
      Q => \p_0_in__0\(15)
    );
\Serial_Dbg_Intf.shift_datain_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => '1',
      CLR => \Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0\,
      D => \p_0_in__0\(13),
      Q => \p_0_in__0\(14)
    );
\Serial_Dbg_Intf.shift_datain_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => '1',
      CLR => \Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0\,
      D => \p_0_in__0\(12),
      Q => \p_0_in__0\(13)
    );
\Serial_Dbg_Intf.shift_datain_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => '1',
      CLR => \Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0\,
      D => \p_0_in__0\(30),
      Q => \p_0_in__0\(31)
    );
\Serial_Dbg_Intf.shift_datain_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => '1',
      CLR => \Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0\,
      D => \p_0_in__0\(11),
      Q => \p_0_in__0\(12)
    );
\Serial_Dbg_Intf.shift_datain_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => '1',
      CLR => \Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0\,
      D => \p_0_in__0\(10),
      Q => \p_0_in__0\(11)
    );
\Serial_Dbg_Intf.shift_datain_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => '1',
      CLR => \Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0\,
      D => \p_0_in__0\(9),
      Q => \p_0_in__0\(10)
    );
\Serial_Dbg_Intf.shift_datain_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => '1',
      CLR => \Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0\,
      D => \p_0_in__0\(8),
      Q => \p_0_in__0\(9)
    );
\Serial_Dbg_Intf.shift_datain_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => '1',
      CLR => \Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0\,
      D => \p_0_in__0\(7),
      Q => \p_0_in__0\(8)
    );
\Serial_Dbg_Intf.shift_datain_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => '1',
      CLR => \Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0\,
      D => \p_0_in__0\(6),
      Q => \p_0_in__0\(7)
    );
\Serial_Dbg_Intf.shift_datain_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => '1',
      CLR => \Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0\,
      D => \p_0_in__0\(5),
      Q => \p_0_in__0\(6)
    );
\Serial_Dbg_Intf.shift_datain_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => '1',
      CLR => \Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0\,
      D => \p_0_in__0\(4),
      Q => \p_0_in__0\(5)
    );
\Serial_Dbg_Intf.shift_datain_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => '1',
      CLR => \Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0\,
      D => \p_0_in__0\(3),
      Q => \p_0_in__0\(4)
    );
\Serial_Dbg_Intf.shift_datain_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => '1',
      CLR => \Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0\,
      D => \p_0_in__0\(2),
      Q => \p_0_in__0\(3)
    );
\Serial_Dbg_Intf.shift_datain_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => '1',
      CLR => \Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0\,
      D => \p_0_in__0\(29),
      Q => \p_0_in__0\(30)
    );
\Serial_Dbg_Intf.shift_datain_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => '1',
      CLR => \Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0\,
      D => \p_0_in__0\(1),
      Q => \p_0_in__0\(2)
    );
\Serial_Dbg_Intf.shift_datain_reg[31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => '1',
      CLR => \Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0\,
      D => Dbg_TDI,
      Q => \p_0_in__0\(1)
    );
\Serial_Dbg_Intf.shift_datain_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => '1',
      CLR => \Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0\,
      D => \p_0_in__0\(28),
      Q => \p_0_in__0\(29)
    );
\Serial_Dbg_Intf.shift_datain_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => '1',
      CLR => \Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0\,
      D => \p_0_in__0\(27),
      Q => \p_0_in__0\(28)
    );
\Serial_Dbg_Intf.shift_datain_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => '1',
      CLR => \Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0\,
      D => \p_0_in__0\(26),
      Q => \p_0_in__0\(27)
    );
\Serial_Dbg_Intf.shift_datain_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => '1',
      CLR => \Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0\,
      D => \p_0_in__0\(25),
      Q => \p_0_in__0\(26)
    );
\Serial_Dbg_Intf.shift_datain_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => '1',
      CLR => \Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0\,
      D => \p_0_in__0\(24),
      Q => \p_0_in__0\(25)
    );
\Serial_Dbg_Intf.shift_datain_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => '1',
      CLR => \Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0\,
      D => \p_0_in__0\(23),
      Q => \p_0_in__0\(24)
    );
\Serial_Dbg_Intf.shift_datain_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => '1',
      CLR => \Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0\,
      D => \p_0_in__0\(22),
      Q => \p_0_in__0\(23)
    );
\Serial_Dbg_Intf.single_Step_TClk_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E4"
    )
        port map (
      I0 => Scan_Reset_Sel,
      I1 => start_single_step_reg_n_0,
      I2 => Scan_Reset,
      I3 => Scan_En,
      O => \Serial_Dbg_Intf.single_Step_TClk_i_1_n_0\
    );
\Serial_Dbg_Intf.single_Step_TClk_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Update,
      CE => Control_Reg_En,
      CLR => \Serial_Dbg_Intf.single_Step_TClk_i_1_n_0\,
      D => \p_0_in__0\(9),
      Q => single_Step_TClk
    );
\Serial_Dbg_Intf.start_single_cmd_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => p_87_out,
      Q => start_single_cmd,
      R => reset_bool_for_rst
    );
\Serial_Dbg_Intf.status_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => Dbg_Capture,
      CLR => \Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0\,
      D => sync,
      Q => \Serial_Dbg_Intf.status_reg_reg_n_0_[0]\
    );
\Serial_Dbg_Intf.status_reg_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => Dbg_Capture,
      CLR => \Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0\,
      D => \Serial_Dbg_Intf.sync_stop_CPU_n_0\,
      Q => \Serial_Dbg_Intf.status_reg_reg_n_0_[16]\
    );
\Serial_Dbg_Intf.status_reg_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => Dbg_Capture,
      CLR => \Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0\,
      D => reset_bool_for_rst,
      Q => \Serial_Dbg_Intf.status_reg_reg_n_0_[17]\
    );
\Serial_Dbg_Intf.status_reg_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => Dbg_Capture,
      CLR => \Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0\,
      D => Full_32_bit,
      Q => \Serial_Dbg_Intf.status_reg_reg_n_0_[18]\
    );
\Serial_Dbg_Intf.status_reg_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => Dbg_Capture,
      CLR => \Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0\,
      D => delay_slot_instr,
      Q => \Serial_Dbg_Intf.status_reg_reg_n_0_[19]\
    );
\Serial_Dbg_Intf.status_reg_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => Dbg_Capture,
      CLR => \Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0\,
      D => Full_32_bit_1,
      Q => \Serial_Dbg_Intf.status_reg_reg_n_0_[20]\
    );
\Serial_Dbg_Intf.status_reg_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => Dbg_Capture,
      CLR => \Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0\,
      D => MEM_DataBus_Access_reg(0),
      Q => \Serial_Dbg_Intf.status_reg_reg_n_0_[22]\
    );
\Serial_Dbg_Intf.status_reg_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => Dbg_Capture,
      CLR => \Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0\,
      D => dbg_brki_hit_synced,
      Q => \Serial_Dbg_Intf.status_reg_reg_n_0_[23]\
    );
\Serial_Dbg_Intf.status_reg_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => Dbg_Capture,
      CLR => \Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0\,
      D => running_clock_synced,
      Q => \Serial_Dbg_Intf.status_reg_reg_n_0_[24]\
    );
\Serial_Dbg_Intf.status_reg_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => Dbg_Capture,
      CLR => \Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0\,
      D => D(2),
      Q => \Serial_Dbg_Intf.status_reg_reg_n_0_[25]\
    );
\Serial_Dbg_Intf.status_reg_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => Dbg_Capture,
      CLR => \Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0\,
      D => sleep_synced,
      Q => \Serial_Dbg_Intf.status_reg_reg_n_0_[27]\
    );
\Serial_Dbg_Intf.status_reg_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => Dbg_Capture,
      CLR => \Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0\,
      D => pause_synced,
      Q => \Serial_Dbg_Intf.status_reg_reg_n_0_[28]\
    );
\Serial_Dbg_Intf.status_reg_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => Dbg_Capture,
      CLR => \Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0\,
      D => unchanged,
      Q => \Serial_Dbg_Intf.status_reg_reg_n_0_[29]\
    );
\Serial_Dbg_Intf.sync_dbg_brk_hit\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit__parameterized4\
     port map (
      D(0) => dbg_brki_hit_synced,
      Dbg_Clk => Dbg_Clk,
      \Single_Synchronize.use_async_reset.sync_i_1\ => \Serial_Dbg_Intf.sync_pause_n_1\,
      dbg_brki_hit => dbg_brki_hit
    );
\Serial_Dbg_Intf.sync_dbg_hit\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_vec
     port map (
      D(0) => sync,
      Dbg_Clk => Dbg_Clk,
      \Single_Synchronize.use_async_reset.sync_i_1\ => \Serial_Dbg_Intf.sync_pause_n_1\,
      dbg_hit(0) => dbg_hit(0)
    );
\Serial_Dbg_Intf.sync_dbg_wakeup\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit__parameterized1_205\
     port map (
      Clk => Clk,
      LOCKSTEP_Master_Out(1 downto 0) => \^lockstep_master_out\(34 downto 33),
      \Performance_Debug_Control.dbg_stop_i_reg\ => \Performance_Debug_Control.dbg_stop_i_reg_n_0\,
      \Serial_Dbg_Intf.if_debug_ready_i_reg\ => dbg_continue_i_i_2_n_0,
      \Serial_Dbg_Intf.normal_stop_cmd_i_reg\ => \Serial_Dbg_Intf.normal_stop_cmd_i_reg_n_0\,
      dbg_continue_i_reg => \Serial_Dbg_Intf.sync_dbg_wakeup_n_0\,
      of_pause => of_pause,
      sync_reset => reset_bool_for_rst
    );
\Serial_Dbg_Intf.sync_pause\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit__parameterized4_206\
     port map (
      D(0) => pause_synced,
      Dbg_Clk => Dbg_Clk,
      Pause => Pause,
      Scan_En => Scan_En,
      Scan_Reset => Scan_Reset,
      Scan_Reset_Sel => Scan_Reset_Sel,
      \Single_Synchronize.use_async_reset.sync_reg_0\ => \Serial_Dbg_Intf.sync_pause_n_1\
    );
\Serial_Dbg_Intf.sync_running_clock\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit__parameterized4_207\
     port map (
      D(0) => running_clock_synced,
      Dbg_Clk => Dbg_Clk,
      \Single_Synchronize.use_async_reset.sync_i_1\ => \Serial_Dbg_Intf.sync_pause_n_1\,
      running_clock => running_clock
    );
\Serial_Dbg_Intf.sync_sample\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_vec__parameterized1\
     port map (
      Clk => Clk,
      D(0) => normal_stop_TClk,
      Dbg_Trig_Ack_In(0) => Dbg_Trig_Ack_In(0),
      Dbg_Trig_Ack_Out(0) => \^dbg_trig_ack_out\(0),
      Dbg_Trig_In(0) => \^dbg_trig_in\(0),
      Dbg_Trig_Out(0) => Dbg_Trig_Out(0),
      Q(8) => \Serial_Dbg_Intf.sample_synced_1_reg_n_0_[0]\,
      Q(7) => \Serial_Dbg_Intf.sample_synced_1_reg_n_0_[1]\,
      Q(6) => \Serial_Dbg_Intf.sample_synced_1_reg_n_0_[2]\,
      Q(5) => \Serial_Dbg_Intf.sample_synced_1_reg_n_0_[3]\,
      Q(4) => \Serial_Dbg_Intf.sample_synced_1_reg_n_0_[4]\,
      Q(3) => p_0_in,
      Q(2) => \Serial_Dbg_Intf.sample_synced_1_reg_n_0_[6]\,
      Q(1) => p_0_in70_in,
      Q(0) => \Serial_Dbg_Intf.sample_synced_1_reg_n_0_[8]\,
      \Serial_Dbg_Intf.New_Dbg_Instr2_TCK_reg\(0) => New_Dbg_Instr2_TCK,
      \Serial_Dbg_Intf.command_reg_reg[0]\(1) => command_reg(0),
      \Serial_Dbg_Intf.command_reg_reg[0]\(0) => command_reg(1),
      \Serial_Dbg_Intf.continue_from_brk_TClk_reg\(0) => continue_from_brk_TClk,
      \Serial_Dbg_Intf.control_reg_reg[3]\(0) => \Serial_Dbg_Intf.control_reg_reg_n_0_[3]\,
      \Serial_Dbg_Intf.force_stop_TClk_reg\(0) => force_stop_TClk,
      \Serial_Dbg_Intf.single_Step_TClk_reg\(0) => single_Step_TClk,
      \Serial_Dbg_Intf.trig_ack_out_1_reg\ => \Serial_Dbg_Intf.sync_sample_n_12\,
      \Serial_Dbg_Intf.trig_in_1_reg\ => \Serial_Dbg_Intf.sync_sample_n_10\,
      p_11_out => p_11_out,
      p_75_out => p_75_out,
      p_82_out => p_82_out,
      p_85_out => p_85_out,
      p_87_out => p_87_out,
      p_90_out => p_90_out,
      p_93_out => p_93_out,
      sample_synced(0 to 9) => sample_synced(0 to 9),
      sync_reset => reset_bool_for_rst
    );
\Serial_Dbg_Intf.sync_sleep\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit__parameterized4_208\
     port map (
      D(0) => sleep_synced,
      Dbg_Clk => Dbg_Clk,
      \Single_Synchronize.use_async_reset.sync_i_1\ => \Serial_Dbg_Intf.sync_pause_n_1\,
      Sleep => Sleep
    );
\Serial_Dbg_Intf.sync_stop_CPU\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit__parameterized4_209\
     port map (
      D(0) => \Serial_Dbg_Intf.sync_stop_CPU_n_0\,
      Dbg_Clk => Dbg_Clk,
      \Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg\ => \^single_synchronize.use_async_reset.sync_reg\,
      \Single_Synchronize.use_async_reset.sync_i_1\ => \Serial_Dbg_Intf.sync_pause_n_1\
    );
\Serial_Dbg_Intf.trig_ack_out_1_reg\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \Serial_Dbg_Intf.sync_sample_n_12\,
      Q => \^dbg_trig_ack_out\(0),
      R => '0'
    );
\Serial_Dbg_Intf.trig_in_1_reg\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \Serial_Dbg_Intf.sync_sample_n_10\,
      Q => \^dbg_trig_in\(0),
      R => '0'
    );
\Serial_Dbg_Intf.unchanged_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00001000"
    )
        port map (
      I0 => Dbg_Reg_En(5),
      I1 => Dbg_Reg_En(4),
      I2 => Dbg_Reg_En(7),
      I3 => Dbg_Reg_En(6),
      I4 => \^serial_dbg_intf.control_reg_reg[8]_0\,
      I5 => unchanged,
      O => \Serial_Dbg_Intf.unchanged_i_1_n_0\
    );
\Serial_Dbg_Intf.unchanged_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => '1',
      CLR => \Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0\,
      D => \Serial_Dbg_Intf.unchanged_i_1_n_0\,
      Q => unchanged
    );
\Using_FPGA.Native_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => \^lockstep_master_out\(32),
      I1 => \^lockstep_master_out\(35),
      I2 => ex_Interrupt_i,
      I3 => ex_valid,
      O => \Using_FPGA.Native_0\
    );
\Using_FPGA.Native_i_1__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^lockstep_master_out\(35),
      I1 => \^lockstep_master_out\(32),
      O => ex_exception_no_load_store_mask
    );
\Using_FPGA.Native_i_1__26\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^lockstep_master_out\(32),
      O => \if_pc_reg[29]\
    );
\Using_FPGA.Native_i_1__59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80FFFFFF80000000"
    )
        port map (
      I0 => ib_data(0),
      I1 => ib_data(1),
      I2 => ib_data(2),
      I3 => if_ready,
      I4 => \Using_FPGA.Native_1\(0),
      I5 => \Using_FPGA.Native_2\(0),
      O => I041_out
    );
\Using_FPGA.Native_i_1__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F0D"
    )
        port map (
      I0 => \^lockstep_master_out\(35),
      I1 => \^lockstep_master_out\(32),
      I2 => ex_Interrupt_i,
      I3 => ex_Take_Intr_or_Exc,
      O => \Using_FPGA.Native\
    );
\Using_FPGA.Native_i_2__49\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8000"
    )
        port map (
      I0 => ib_data(0),
      I1 => ib_data(1),
      I2 => ib_data(2),
      I3 => \Using_FPGA.Native_1\(1),
      I4 => \Using_FPGA.Native_3\(0),
      O => I139_out
    );
\Using_FPGA.Native_i_2__50\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8FFF800"
    )
        port map (
      I0 => \^lockstep_master_out\(36),
      I1 => \^lockstep_master_out\(0),
      I2 => \Use_XX_Accesses.xx_data_reg[31]\,
      I3 => \Using_FPGA.Native_1\(1),
      I4 => \Using_FPGA.Native_3\(1),
      O => I143_out
    );
\Using_FPGA.Native_i_2__51\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8FFF800"
    )
        port map (
      I0 => \^lockstep_master_out\(36),
      I1 => \^lockstep_master_out\(1),
      I2 => \Use_XX_Accesses.xx_data_reg[30]\,
      I3 => \Using_FPGA.Native_1\(1),
      I4 => \Using_FPGA.Native_3\(2),
      O => I147_out
    );
\Using_FPGA.Native_i_2__52\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8FFF800"
    )
        port map (
      I0 => \^lockstep_master_out\(36),
      I1 => \^lockstep_master_out\(2),
      I2 => \Use_XX_Accesses.xx_data_reg[29]\,
      I3 => \Using_FPGA.Native_1\(1),
      I4 => \Using_FPGA.Native_3\(3),
      O => I151_out
    );
\Using_FPGA.Native_i_2__53\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8FFF800"
    )
        port map (
      I0 => \^lockstep_master_out\(36),
      I1 => \^lockstep_master_out\(3),
      I2 => \Use_XX_Accesses.xx_data_reg[28]\,
      I3 => \Using_FPGA.Native_1\(1),
      I4 => \Using_FPGA.Native_3\(4),
      O => I155_out
    );
\Using_FPGA.Native_i_2__54\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8FFF800"
    )
        port map (
      I0 => \^lockstep_master_out\(36),
      I1 => \^lockstep_master_out\(4),
      I2 => \Use_XX_Accesses.xx_data_reg[27]\,
      I3 => \Using_FPGA.Native_1\(1),
      I4 => \Using_FPGA.Native_3\(5),
      O => I159_out
    );
\Using_FPGA.Native_i_2__55\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8FFF800"
    )
        port map (
      I0 => \^lockstep_master_out\(36),
      I1 => \^lockstep_master_out\(5),
      I2 => \Use_XX_Accesses.xx_data_reg[26]\,
      I3 => \Using_FPGA.Native_1\(1),
      I4 => \Using_FPGA.Native_3\(6),
      O => I163_out
    );
\Using_FPGA.Native_i_2__56\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8FFF800"
    )
        port map (
      I0 => \^lockstep_master_out\(36),
      I1 => \^lockstep_master_out\(6),
      I2 => \Use_XX_Accesses.xx_data_reg[25]\,
      I3 => \Using_FPGA.Native_1\(1),
      I4 => \Using_FPGA.Native_3\(7),
      O => I167_out
    );
\Using_FPGA.Native_i_2__57\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8FFF800"
    )
        port map (
      I0 => \^lockstep_master_out\(36),
      I1 => \^lockstep_master_out\(7),
      I2 => \Use_XX_Accesses.xx_data_reg[24]\,
      I3 => \Using_FPGA.Native_1\(1),
      I4 => \Using_FPGA.Native_3\(8),
      O => I171_out
    );
\Using_FPGA.Native_i_2__58\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8FFF800"
    )
        port map (
      I0 => \^lockstep_master_out\(36),
      I1 => \^lockstep_master_out\(8),
      I2 => \Use_XX_Accesses.xx_data_reg[23]\,
      I3 => \Using_FPGA.Native_1\(1),
      I4 => \Using_FPGA.Native_3\(9),
      O => I175_out
    );
\Using_FPGA.Native_i_2__59\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8FFF800"
    )
        port map (
      I0 => \^lockstep_master_out\(36),
      I1 => \^lockstep_master_out\(9),
      I2 => \Use_XX_Accesses.xx_data_reg[22]\,
      I3 => \Using_FPGA.Native_1\(1),
      I4 => \Using_FPGA.Native_3\(10),
      O => I179_out
    );
\Using_FPGA.Native_i_2__60\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8FFF800"
    )
        port map (
      I0 => \^lockstep_master_out\(36),
      I1 => \^lockstep_master_out\(10),
      I2 => \Use_XX_Accesses.xx_data_reg[21]\,
      I3 => \Using_FPGA.Native_1\(1),
      I4 => \Using_FPGA.Native_3\(11),
      O => I183_out
    );
\Using_FPGA.Native_i_2__71\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8FFF800"
    )
        port map (
      I0 => \^lockstep_master_out\(36),
      I1 => \^lockstep_master_out\(21),
      I2 => \Use_XX_Accesses.xx_data_reg[10]\,
      I3 => \Using_FPGA.Native_1\(1),
      I4 => \Using_FPGA.Native_3\(12),
      O => I1127_out
    );
\Using_FPGA.Native_i_2__72\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8FFF800"
    )
        port map (
      I0 => \^lockstep_master_out\(36),
      I1 => \^lockstep_master_out\(22),
      I2 => \Use_XX_Accesses.xx_data_reg[9]\,
      I3 => \Using_FPGA.Native_1\(1),
      I4 => \Using_FPGA.Native_3\(13),
      O => I1131_out
    );
\Using_FPGA.Native_i_2__73\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8FFF800"
    )
        port map (
      I0 => \^lockstep_master_out\(36),
      I1 => \^lockstep_master_out\(23),
      I2 => \Use_XX_Accesses.xx_data_reg[8]\,
      I3 => \Using_FPGA.Native_1\(1),
      I4 => \Using_FPGA.Native_3\(14),
      O => I1135_out
    );
\Using_FPGA.Native_i_2__74\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8FFF800"
    )
        port map (
      I0 => \^lockstep_master_out\(36),
      I1 => \^lockstep_master_out\(24),
      I2 => \Use_XX_Accesses.xx_data_reg[7]\,
      I3 => \Using_FPGA.Native_1\(1),
      I4 => \Using_FPGA.Native_3\(15),
      O => I1139_out
    );
\Using_FPGA.Native_i_2__75\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8FFF800"
    )
        port map (
      I0 => \^lockstep_master_out\(36),
      I1 => \^lockstep_master_out\(25),
      I2 => \Use_XX_Accesses.xx_data_reg[6]\,
      I3 => \Using_FPGA.Native_1\(1),
      I4 => \Using_FPGA.Native_3\(16),
      O => I1143_out
    );
\Using_FPGA.Native_i_2__76\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8FFF800"
    )
        port map (
      I0 => \^lockstep_master_out\(36),
      I1 => \^lockstep_master_out\(26),
      I2 => \Use_XX_Accesses.xx_data_reg[5]\,
      I3 => \Using_FPGA.Native_1\(1),
      I4 => \Using_FPGA.Native_3\(17),
      O => I1147_out
    );
\Using_FPGA.Native_i_2__77\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8FFF800"
    )
        port map (
      I0 => \^lockstep_master_out\(36),
      I1 => \^lockstep_master_out\(27),
      I2 => \Use_XX_Accesses.xx_data_reg[4]\,
      I3 => \Using_FPGA.Native_1\(1),
      I4 => \Using_FPGA.Native_3\(18),
      O => I1151_out
    );
\Using_FPGA.Native_i_2__79\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8FFF800"
    )
        port map (
      I0 => \^lockstep_master_out\(36),
      I1 => \^lockstep_master_out\(29),
      I2 => \Use_XX_Accesses.xx_data_reg[2]\,
      I3 => \Using_FPGA.Native_1\(1),
      I4 => \Using_FPGA.Native_3\(19),
      O => I1159_out
    );
\Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_address_hit
     port map (
      Address(0 to 31) => Address(0 to 31),
      Dbg_Clk => Dbg_Clk,
      Dbg_Reg_En(0 to 7) => Dbg_Reg_En(0 to 7),
      Dbg_TDI => Dbg_TDI,
      EX_PipeRun => ex_piperun_for_ce,
      Hit => \Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I_n_1\,
      OF_PipeRun => of_piperun_for_ce,
      \Performance_Debug_Control.dbg_stop_i_reg\ => \Performance_Debug_Control.dbg_stop_i_reg_n_0\,
      \Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg\ => \^single_synchronize.use_async_reset.sync_reg\,
      \Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg\ => \Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I_n_2\,
      \Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg_0\ => \^performance_debug_control.ex_dbg_pc_hit_single_step_reg_0\,
      \Performance_Debug_Control.normal_stop_i_reg\ => \Performance_Debug_Control.ex_dbg_pc_hit_i_i_4_n_0\,
      Q(1) => \Serial_Dbg_Intf.control_reg_reg_n_0_[0]\,
      Q(0) => \^q\(0),
      ex_Exception_Taken => ex_Exception_Taken,
      force_stop_i => force_stop_i,
      mem_Exception_Taken => mem_Exception_Taken,
      of_brki_0x18 => of_brki_0x18,
      p_44_out => p_44_out,
      single_Step_N => single_Step_N
    );
command_reg_clear_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => read_register_PC_1_reg_n_0,
      I1 => \^command_reg_clear_reg_0\,
      O => command_reg_clear_i_1_n_0
    );
command_reg_clear_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => command_reg_clear_i_1_n_0,
      Q => command_reg_clear,
      R => reset_bool_for_rst
    );
\data_rd_reg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF8"
    )
        port map (
      I0 => WB_GPR_Wr_Dbg,
      I1 => \^single_synchronize.use_async_reset.sync_reg\,
      I2 => \^command_reg_clear_reg_0\,
      I3 => read_register_PC_1_reg_n_0,
      O => \data_rd_reg[0]_i_1_n_0\
    );
\data_rd_reg[32]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CEAACFFFCEAACC00"
    )
        port map (
      I0 => \data_rd_reg[32]_i_2_n_0\,
      I1 => WB_GPR_Wr_Dbg,
      I2 => \^lockstep_master_out\(36),
      I3 => \^single_synchronize.use_async_reset.sync_reg\,
      I4 => \data_rd_reg[32]_i_3_n_0\,
      I5 => \data_rd_reg_reg_n_0_[32]\,
      O => \data_rd_reg[32]_i_1_n_0\
    );
\data_rd_reg[32]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^command_reg_clear_reg_0\,
      I1 => \^performance_debug_control.dbg_freeze_nohalt_reg_0\,
      I2 => wb_pc_valid,
      O => \data_rd_reg[32]_i_2_n_0\
    );
\data_rd_reg[32]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^command_reg_clear_reg_0\,
      I1 => read_register_PC_1_reg_n_0,
      O => \data_rd_reg[32]_i_3_n_0\
    );
\data_rd_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \data_rd_reg[0]_i_1_n_0\,
      D => wb_gpr_write_dbg_reg(31),
      Q => \data_rd_reg_reg_n_0_[0]\,
      R => reset_bool_for_rst
    );
\data_rd_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \data_rd_reg[0]_i_1_n_0\,
      D => wb_gpr_write_dbg_reg(21),
      Q => \data_rd_reg_reg_n_0_[10]\,
      R => reset_bool_for_rst
    );
\data_rd_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \data_rd_reg[0]_i_1_n_0\,
      D => wb_gpr_write_dbg_reg(20),
      Q => \data_rd_reg_reg_n_0_[11]\,
      R => reset_bool_for_rst
    );
\data_rd_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \data_rd_reg[0]_i_1_n_0\,
      D => wb_gpr_write_dbg_reg(19),
      Q => \data_rd_reg_reg_n_0_[12]\,
      R => reset_bool_for_rst
    );
\data_rd_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \data_rd_reg[0]_i_1_n_0\,
      D => wb_gpr_write_dbg_reg(18),
      Q => \data_rd_reg_reg_n_0_[13]\,
      R => reset_bool_for_rst
    );
\data_rd_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \data_rd_reg[0]_i_1_n_0\,
      D => wb_gpr_write_dbg_reg(17),
      Q => \data_rd_reg_reg_n_0_[14]\,
      R => reset_bool_for_rst
    );
\data_rd_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \data_rd_reg[0]_i_1_n_0\,
      D => wb_gpr_write_dbg_reg(16),
      Q => \data_rd_reg_reg_n_0_[15]\,
      R => reset_bool_for_rst
    );
\data_rd_reg_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \data_rd_reg[0]_i_1_n_0\,
      D => wb_gpr_write_dbg_reg(15),
      Q => \data_rd_reg_reg_n_0_[16]\,
      R => reset_bool_for_rst
    );
\data_rd_reg_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \data_rd_reg[0]_i_1_n_0\,
      D => wb_gpr_write_dbg_reg(14),
      Q => \data_rd_reg_reg_n_0_[17]\,
      R => reset_bool_for_rst
    );
\data_rd_reg_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \data_rd_reg[0]_i_1_n_0\,
      D => wb_gpr_write_dbg_reg(13),
      Q => \data_rd_reg_reg_n_0_[18]\,
      R => reset_bool_for_rst
    );
\data_rd_reg_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \data_rd_reg[0]_i_1_n_0\,
      D => wb_gpr_write_dbg_reg(12),
      Q => \data_rd_reg_reg_n_0_[19]\,
      R => reset_bool_for_rst
    );
\data_rd_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \data_rd_reg[0]_i_1_n_0\,
      D => wb_gpr_write_dbg_reg(30),
      Q => \data_rd_reg_reg_n_0_[1]\,
      R => reset_bool_for_rst
    );
\data_rd_reg_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \data_rd_reg[0]_i_1_n_0\,
      D => wb_gpr_write_dbg_reg(11),
      Q => \data_rd_reg_reg_n_0_[20]\,
      R => reset_bool_for_rst
    );
\data_rd_reg_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \data_rd_reg[0]_i_1_n_0\,
      D => wb_gpr_write_dbg_reg(10),
      Q => \data_rd_reg_reg_n_0_[21]\,
      R => reset_bool_for_rst
    );
\data_rd_reg_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \data_rd_reg[0]_i_1_n_0\,
      D => wb_gpr_write_dbg_reg(9),
      Q => \data_rd_reg_reg_n_0_[22]\,
      R => reset_bool_for_rst
    );
\data_rd_reg_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \data_rd_reg[0]_i_1_n_0\,
      D => wb_gpr_write_dbg_reg(8),
      Q => \data_rd_reg_reg_n_0_[23]\,
      R => reset_bool_for_rst
    );
\data_rd_reg_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \data_rd_reg[0]_i_1_n_0\,
      D => wb_gpr_write_dbg_reg(7),
      Q => \data_rd_reg_reg_n_0_[24]\,
      R => reset_bool_for_rst
    );
\data_rd_reg_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \data_rd_reg[0]_i_1_n_0\,
      D => wb_gpr_write_dbg_reg(6),
      Q => \data_rd_reg_reg_n_0_[25]\,
      R => reset_bool_for_rst
    );
\data_rd_reg_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \data_rd_reg[0]_i_1_n_0\,
      D => wb_gpr_write_dbg_reg(5),
      Q => \data_rd_reg_reg_n_0_[26]\,
      R => reset_bool_for_rst
    );
\data_rd_reg_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \data_rd_reg[0]_i_1_n_0\,
      D => wb_gpr_write_dbg_reg(4),
      Q => \data_rd_reg_reg_n_0_[27]\,
      R => reset_bool_for_rst
    );
\data_rd_reg_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \data_rd_reg[0]_i_1_n_0\,
      D => wb_gpr_write_dbg_reg(3),
      Q => \data_rd_reg_reg_n_0_[28]\,
      R => reset_bool_for_rst
    );
\data_rd_reg_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \data_rd_reg[0]_i_1_n_0\,
      D => wb_gpr_write_dbg_reg(2),
      Q => \data_rd_reg_reg_n_0_[29]\,
      R => reset_bool_for_rst
    );
\data_rd_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \data_rd_reg[0]_i_1_n_0\,
      D => wb_gpr_write_dbg_reg(29),
      Q => \data_rd_reg_reg_n_0_[2]\,
      R => reset_bool_for_rst
    );
\data_rd_reg_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \data_rd_reg[0]_i_1_n_0\,
      D => wb_gpr_write_dbg_reg(1),
      Q => \data_rd_reg_reg_n_0_[30]\,
      R => reset_bool_for_rst
    );
\data_rd_reg_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \data_rd_reg[0]_i_1_n_0\,
      D => wb_gpr_write_dbg_reg(0),
      Q => \data_rd_reg_reg_n_0_[31]\,
      R => reset_bool_for_rst
    );
\data_rd_reg_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \data_rd_reg[32]_i_1_n_0\,
      Q => \data_rd_reg_reg_n_0_[32]\,
      R => reset_bool_for_rst
    );
\data_rd_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \data_rd_reg[0]_i_1_n_0\,
      D => wb_gpr_write_dbg_reg(28),
      Q => \data_rd_reg_reg_n_0_[3]\,
      R => reset_bool_for_rst
    );
\data_rd_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \data_rd_reg[0]_i_1_n_0\,
      D => wb_gpr_write_dbg_reg(27),
      Q => \data_rd_reg_reg_n_0_[4]\,
      R => reset_bool_for_rst
    );
\data_rd_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \data_rd_reg[0]_i_1_n_0\,
      D => wb_gpr_write_dbg_reg(26),
      Q => \data_rd_reg_reg_n_0_[5]\,
      R => reset_bool_for_rst
    );
\data_rd_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \data_rd_reg[0]_i_1_n_0\,
      D => wb_gpr_write_dbg_reg(25),
      Q => \data_rd_reg_reg_n_0_[6]\,
      R => reset_bool_for_rst
    );
\data_rd_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \data_rd_reg[0]_i_1_n_0\,
      D => wb_gpr_write_dbg_reg(24),
      Q => \data_rd_reg_reg_n_0_[7]\,
      R => reset_bool_for_rst
    );
\data_rd_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \data_rd_reg[0]_i_1_n_0\,
      D => wb_gpr_write_dbg_reg(23),
      Q => \data_rd_reg_reg_n_0_[8]\,
      R => reset_bool_for_rst
    );
\data_rd_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \data_rd_reg[0]_i_1_n_0\,
      D => wb_gpr_write_dbg_reg(22),
      Q => \data_rd_reg_reg_n_0_[9]\,
      R => reset_bool_for_rst
    );
dbg_continue_i_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^lockstep_master_out\(36),
      I1 => \Serial_Dbg_Intf.continue_from_brk_reg_n_0\,
      I2 => \Serial_Dbg_Intf.force_stop_cmd_i_reg_n_0\,
      I3 => start_single_cmd,
      O => dbg_continue_i_i_2_n_0
    );
dbg_continue_i_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \Serial_Dbg_Intf.sync_dbg_wakeup_n_0\,
      Q => \^lockstep_master_out\(33),
      R => reset_bool_for_rst
    );
dbg_halt_reset_mode_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22222222000000F0"
    )
        port map (
      I0 => Reset_Mode(0),
      I1 => Reset_Mode(1),
      I2 => \^performance_debug_control.dbg_stop_if_delay_i_reg_0\,
      I3 => \Serial_Dbg_Intf.control_reg_reg_n_0_[0]\,
      I4 => step_continue,
      I5 => reset_bool_for_rst,
      O => dbg_halt_reset_mode_i_1_n_0
    );
dbg_halt_reset_mode_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => start_single_step_reg_n_0,
      I1 => \Serial_Dbg_Intf.continue_from_brk_reg_n_0\,
      O => step_continue
    );
dbg_halt_reset_mode_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => dbg_halt_reset_mode_i_1_n_0,
      Q => \^performance_debug_control.dbg_stop_if_delay_i_reg_0\,
      R => '0'
    );
delay_slot_instr_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => wb_Halted,
      D => D(0),
      Q => delay_slot_instr,
      R => reset_bool_for_rst
    );
exception_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BA8A8A8A"
    )
        port map (
      I0 => exception,
      I1 => wb_Halted,
      I2 => wb_valid_reg,
      I3 => D(1),
      I4 => \^single_synchronize.use_async_reset.sync_reg\,
      I5 => exception_i_2_n_0,
      O => exception_i_1_n_0
    );
exception_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => reset_bool_for_rst,
      I1 => start_dbg_exec_reg_n_0,
      I2 => force_stop_i,
      O => exception_i_2_n_0
    );
exception_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => exception_i_1_n_0,
      Q => exception,
      R => '0'
    );
executing_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000EECE"
    )
        port map (
      I0 => executing,
      I1 => start_dbg_exec_reg_n_0,
      I2 => wb_valid_reg,
      I3 => wb_Halted,
      I4 => reset_bool_for_rst,
      I5 => force_stop_i,
      O => executing_i_1_n_0
    );
executing_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => executing_i_1_n_0,
      Q => executing,
      R => '0'
    );
\ibuffer_reg[3][32]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ib_data(0),
      I1 => ib_data(1),
      I2 => ib_data(2),
      O => \in\(0)
    );
mb_halted_1_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => D(3),
      Q => mb_halted_1,
      R => reset_bool_for_rst
    );
read_register_MSR_1_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => read_register_MSR,
      Q => \^command_reg_clear_reg_0\,
      R => reset_bool_for_rst
    );
read_register_PC_1_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => read_register_PC,
      Q => read_register_PC_1_reg_n_0,
      R => reset_bool_for_rst
    );
running_clock_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E4"
    )
        port map (
      I0 => Scan_Reset_Sel,
      I1 => capture_1,
      I2 => Scan_Reset,
      I3 => Scan_En,
      O => running_clock_i_1_n_0
    );
running_clock_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      CLR => running_clock_i_1_n_0,
      D => '1',
      Q => running_clock
    );
saved_reset_mode_dbg_halt_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => Reset_Mode(0),
      I1 => Reset_Mode(1),
      I2 => reset_bool_for_rst,
      I3 => saved_reset_mode_dbg_halt,
      O => saved_reset_mode_dbg_halt_i_1_n_0
    );
saved_reset_mode_dbg_halt_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => saved_reset_mode_dbg_halt_i_1_n_0,
      Q => saved_reset_mode_dbg_halt,
      R => '0'
    );
saved_reset_mode_sleep_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22F0"
    )
        port map (
      I0 => Reset_Mode(1),
      I1 => Reset_Mode(0),
      I2 => \^sleep_out\,
      I3 => reset_bool_for_rst,
      O => saved_reset_mode_sleep_i_1_n_0
    );
saved_reset_mode_sleep_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => saved_reset_mode_sleep_i_1_n_0,
      Q => saved_reset_mode_sleep,
      R => '0'
    );
single_Step_N_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => start_single_step_reg_n_0,
      I1 => single_step_count(1),
      I2 => single_step_count(0),
      O => single_Step_N_i_1_n_0
    );
single_Step_N_reg: unisim.vcomponents.FDSE
     port map (
      C => Clk,
      CE => of_piperun_for_ce,
      D => single_Step_N_i_1_n_0,
      Q => single_Step_N,
      S => reset_bool_for_rst
    );
\single_step_count[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AACF55C0"
    )
        port map (
      I0 => single_step_count(1),
      I1 => \Serial_Dbg_Intf.control_reg_reg_n_0_[4]\,
      I2 => start_single_cmd,
      I3 => of_piperun_for_ce,
      I4 => single_step_count(0),
      O => \single_step_count[0]_i_1_n_0\
    );
\single_step_count[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0BF8"
    )
        port map (
      I0 => \Serial_Dbg_Intf.control_reg_reg_n_0_[5]\,
      I1 => start_single_cmd,
      I2 => of_piperun_for_ce,
      I3 => single_step_count(1),
      O => \single_step_count[1]_i_1_n_0\
    );
\single_step_count_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \single_step_count[0]_i_1_n_0\,
      Q => single_step_count(0),
      R => reset_bool_for_rst
    );
\single_step_count_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \single_step_count[1]_i_1_n_0\,
      Q => single_step_count(1),
      R => reset_bool_for_rst
    );
sleep_reset_mode_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAABBBFAAAA8880"
    )
        port map (
      I0 => sleep_reset_mode,
      I1 => saved_reset_mode_sleep,
      I2 => wakeup_i(0),
      I3 => wakeup_i(1),
      I4 => reset_bool_for_rst,
      I5 => \^sleep_out\,
      O => sleep_reset_mode_i_1_n_0
    );
sleep_reset_mode_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => Reset_Mode(0),
      I1 => Reset_Mode(1),
      I2 => reset_bool_for_rst,
      O => sleep_reset_mode
    );
sleep_reset_mode_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => sleep_reset_mode_i_1_n_0,
      Q => \^sleep_out\,
      R => '0'
    );
start_dbg_exec_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^lockstep_master_out\(36),
      Q => start_dbg_exec_reg_n_0,
      R => reset_bool_for_rst
    );
start_single_step_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3232320232323232"
    )
        port map (
      I0 => start_single_cmd,
      I1 => reset_bool_for_rst,
      I2 => start_single_step_reg_n_0,
      I3 => single_step_count(1),
      I4 => single_step_count(0),
      I5 => of_piperun_for_ce,
      O => start_single_step_i_1_n_0
    );
start_single_step_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => start_single_step_i_1_n_0,
      Q => start_single_step_reg_n_0,
      R => '0'
    );
sync_trig_ack_in_0: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit__parameterized1_210\
     port map (
      Clk => Clk,
      D(0) => D(3),
      Dbg_Trig_Ack_In(0) => Dbg_Trig_Ack_In(1),
      Dbg_Trig_In(0) => \^dbg_trig_in\(1),
      mb_halted_1 => mb_halted_1,
      sync_reset => reset_bool_for_rst,
      trig_ack_in_0_synced => trig_ack_in_0_synced,
      trig_ack_in_0_synced_1 => trig_ack_in_0_synced_1,
      trig_in_0_reg => sync_trig_ack_in_0_n_1
    );
sync_trig_out_0: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit__parameterized1_211\
     port map (
      Clk => Clk,
      D(0) => D(3),
      Dbg_Stop => Dbg_Stop,
      Dbg_Trig_Ack_Out(0) => \^dbg_trig_ack_out\(1),
      Dbg_Trig_Out(0) => Dbg_Trig_Out(1),
      \Performance_Debug_Control.dbg_stop_i_reg\ => sync_trig_out_0_n_2,
      \Performance_Debug_Control.dbg_stop_i_reg_0\ => \Performance_Debug_Control.dbg_stop_i_reg_n_0\,
      \Performance_Debug_Control.trig_ack_out_0_reg\ => sync_trig_out_0_n_1,
      dbg_stop_1 => dbg_stop_1,
      dbg_stop_i => dbg_stop_i,
      sync_reset => reset_bool_for_rst,
      trig_out_0_synced => trig_out_0_synced,
      trig_out_0_synced_1 => trig_out_0_synced_1
    );
trig_ack_in_0_synced_1_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => trig_ack_in_0_synced,
      Q => trig_ack_in_0_synced_1,
      R => reset_bool_for_rst
    );
trig_in_0_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => sync_trig_ack_in_0_n_1,
      Q => \^dbg_trig_in\(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Decode_gti is
  port (
    mem_byte_access : out STD_LOGIC;
    EX_PipeRun : out STD_LOGIC;
    EX_Byte_Access : out STD_LOGIC;
    mem_doublet_access : out STD_LOGIC;
    EX_Doublet_Access : out STD_LOGIC;
    of_pause : out STD_LOGIC;
    mem_Write_DCache : out STD_LOGIC;
    OF_PipeRun : out STD_LOGIC;
    Address : out STD_LOGIC_VECTOR ( 0 to 31 );
    \Using_FPGA.Native\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    if_ready : out STD_LOGIC;
    OF_GPR_Op3_Rd_Addr : out STD_LOGIC_VECTOR ( 0 to 4 );
    OF_GPR_Op1_Rd_Addr : out STD_LOGIC_VECTOR ( 0 to 4 );
    OF_GPR_Op2_Rd_Addr : out STD_LOGIC_VECTOR ( 0 to 4 );
    OF_Imm_Data : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \Using_FPGA.Native_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    MEM_PipeRun : out STD_LOGIC;
    ex_valid : out STD_LOGIC;
    mem_write_req_reg : out STD_LOGIC;
    \Using_LWX_SWX_instr.ex_reservation_reg_0\ : out STD_LOGIC;
    EX_Reverse_Mem_Access : out STD_LOGIC;
    if_fetch_in_progress : out STD_LOGIC;
    I_AS : out STD_LOGIC;
    Sleep_Decode : out STD_LOGIC;
    Hibernate : out STD_LOGIC;
    Suspend : out STD_LOGIC;
    EX_Op1_CMP_Equal : out STD_LOGIC;
    EX_Op1_CMP_Equal_n : out STD_LOGIC;
    wb_gpr_write_i_reg_0 : out STD_LOGIC;
    wb_exception_i_reg_0 : out STD_LOGIC;
    ex_move_to_MSR_instr : out STD_LOGIC;
    ex_Interrupt_i : out STD_LOGIC;
    ex_Exception_Taken : out STD_LOGIC;
    Pause_Ack : out STD_LOGIC;
    mem_databus_read : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 160 downto 0 );
    WB_Byte_Access : out STD_LOGIC;
    WB_PipeRun : out STD_LOGIC;
    EX_CMP_Op : out STD_LOGIC;
    EX_Unsigned_Op : out STD_LOGIC;
    EX_Use_Carry : out STD_LOGIC;
    EX_Enable_ALU : out STD_LOGIC;
    EX_ALU_Sel_Logic : out STD_LOGIC;
    EX_SWAP_BYTE_Instr : out STD_LOGIC;
    MEM_Sel_MSR : out STD_LOGIC;
    WB_GPR_Wr_Dbg : out STD_LOGIC;
    wb_read_imm_reg : out STD_LOGIC;
    wb_read_imm_reg_1 : out STD_LOGIC;
    wb_pc_valid : out STD_LOGIC;
    dbg_clean_stop : out STD_LOGIC;
    ex_Take_Intr_or_Exc : out STD_LOGIC;
    mem_write_req_reg_0 : out STD_LOGIC;
    mem_databus_access : out STD_LOGIC;
    wb_valid_reg_0 : out STD_LOGIC;
    \data_rd_reg_reg[0]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    LOCKSTEP_Master_Out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg\ : out STD_LOGIC;
    wb_Halted : out STD_LOGIC;
    p_4_out : out STD_LOGIC;
    dbg_stop_i : out STD_LOGIC;
    \Performance_Debug_Control.ex_brki_hit_reg\ : out STD_LOGIC;
    \Performance_Debug_Control.ex_dbg_pc_hit_i_reg\ : out STD_LOGIC;
    \EX_Op1_reg[31]\ : out STD_LOGIC;
    \EX_Op1_reg[27]\ : out STD_LOGIC;
    \EX_Op1_reg[25]\ : out STD_LOGIC;
    \EX_Op1_reg[23]\ : out STD_LOGIC;
    \EX_Op1_reg[22]\ : out STD_LOGIC;
    \EX_Op1_reg[21]\ : out STD_LOGIC;
    \EX_Op1_reg[20]\ : out STD_LOGIC;
    \EX_Op1_reg[19]\ : out STD_LOGIC;
    \EX_Op1_reg[18]\ : out STD_LOGIC;
    \EX_Op1_reg[17]\ : out STD_LOGIC;
    \EX_Op1_reg[16]\ : out STD_LOGIC;
    \EX_Op1_reg[15]\ : out STD_LOGIC;
    \EX_Op1_reg[14]\ : out STD_LOGIC;
    \EX_Op1_reg[13]\ : out STD_LOGIC;
    \EX_Op1_reg[12]\ : out STD_LOGIC;
    \EX_Op1_reg[11]\ : out STD_LOGIC;
    \EX_Op1_reg[10]\ : out STD_LOGIC;
    \EX_Op1_reg[9]\ : out STD_LOGIC;
    \EX_Op1_reg[8]\ : out STD_LOGIC;
    \EX_Op1_reg[7]\ : out STD_LOGIC;
    \EX_Op1_reg[6]\ : out STD_LOGIC;
    \EX_Op1_reg[5]\ : out STD_LOGIC;
    \EX_Op1_reg[4]\ : out STD_LOGIC;
    \EX_Op1_reg[3]\ : out STD_LOGIC;
    \EX_Op1_reg[2]\ : out STD_LOGIC;
    \EX_Op1_reg[1]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_LWX_SWX_instr.ex_reservation_reg_1\ : out STD_LOGIC;
    Sleep : out STD_LOGIC;
    active_access_reg : out STD_LOGIC;
    M_AXI_DP_WVALID_i_reg : out STD_LOGIC;
    M_AXI_DP_AWVALID_i_reg : out STD_LOGIC;
    M_AXI_DP_ARVALID_i_reg : out STD_LOGIC;
    ex_databus_access : out STD_LOGIC;
    MEM_WB_Sel_Mem_PC : out STD_LOGIC;
    of_op1_sel_spr : out STD_LOGIC;
    of_brki_0x18 : out STD_LOGIC;
    wb_MSR_Clear_IE : out STD_LOGIC;
    ex_MTS_MSR : out STD_LOGIC;
    \Comp_Carry_Chain[3].carry_sel_reg\ : out STD_LOGIC;
    \Comp_Carry_Chain[3].carry_sel_reg_0\ : out STD_LOGIC;
    \Comp_Carry_Chain[2].carry_sel_reg\ : out STD_LOGIC;
    \Comp_Carry_Chain[2].carry_sel_reg_1\ : out STD_LOGIC;
    \Comp_Carry_Chain[1].carry_sel_reg\ : out STD_LOGIC;
    \Comp_Carry_Chain[1].carry_sel_reg_2\ : out STD_LOGIC;
    DIBDI : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \EX_Op3_reg[0]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    EX_Fwd : out STD_LOGIC_VECTOR ( 0 to 31 );
    \EX_Op2_reg[0]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \EX_Branch_CMP_Op1_reg[0]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \EX_Op1_reg[30]\ : out STD_LOGIC;
    \EX_Op1_reg[29]\ : out STD_LOGIC;
    \EX_Op1_reg[28]\ : out STD_LOGIC;
    \EX_Op1_reg[26]\ : out STD_LOGIC;
    \EX_Op1_reg[24]\ : out STD_LOGIC;
    I1 : out STD_LOGIC;
    \Using_FPGA.Native_1\ : out STD_LOGIC;
    \Using_FPGA.Native_2\ : out STD_LOGIC;
    \Using_FPGA.Native_3\ : out STD_LOGIC;
    \Using_FPGA.Native_4\ : out STD_LOGIC;
    \Using_FPGA.Native_5\ : out STD_LOGIC;
    \Using_FPGA.Native_6\ : out STD_LOGIC;
    \wb_MSR_i_reg[30]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_7\ : out STD_LOGIC;
    \Using_FPGA.Native_8\ : out STD_LOGIC;
    \Using_FPGA.Native_9\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    in0 : out STD_LOGIC;
    \Using_FPGA.Native_10\ : out STD_LOGIC;
    \Using_FPGA.Native_11\ : out STD_LOGIC;
    I1_3 : out STD_LOGIC;
    ENB1_out : out STD_LOGIC;
    valid_Req_reg : out STD_LOGIC;
    \Not_Using_TLBS.instr_Addr_1_reg[0]\ : out STD_LOGIC_VECTOR ( 29 downto 0 );
    valid_Req_XX_reg : out STD_LOGIC;
    \wb_read_lsb_sel_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_12\ : out STD_LOGIC_VECTOR ( 19 downto 0 );
    \Using_FPGA.Native_13\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \MEM_DataBus_Addr_reg[9]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    R : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    Clk : in STD_LOGIC;
    Pause : in STD_LOGIC;
    I1159_out : in STD_LOGIC;
    I1151_out : in STD_LOGIC;
    I1147_out : in STD_LOGIC;
    I1143_out : in STD_LOGIC;
    I1139_out : in STD_LOGIC;
    I1135_out : in STD_LOGIC;
    I1131_out : in STD_LOGIC;
    I1127_out : in STD_LOGIC;
    I183_out : in STD_LOGIC;
    I179_out : in STD_LOGIC;
    I175_out : in STD_LOGIC;
    I171_out : in STD_LOGIC;
    I167_out : in STD_LOGIC;
    I163_out : in STD_LOGIC;
    I159_out : in STD_LOGIC;
    I155_out : in STD_LOGIC;
    I151_out : in STD_LOGIC;
    I147_out : in STD_LOGIC;
    I143_out : in STD_LOGIC;
    I041_out : in STD_LOGIC;
    I139_out : in STD_LOGIC;
    EX_Op1_Zero : in STD_LOGIC;
    \Performance_Debug_Control.ex_dbg_pc_hit_i_reg_0\ : in STD_LOGIC;
    mem_databus_ready : in STD_LOGIC;
    ib_ready : in STD_LOGIC;
    \Performance_Debug_Control.dbg_stop_if_delay_i_reg\ : in STD_LOGIC;
    \Performance_Debug_Control.dbg_stop_if_delay_i_reg_0\ : in STD_LOGIC;
    ex_exception_no_load_store_mask : in STD_LOGIC;
    wakeup_i : in STD_LOGIC_VECTOR ( 0 to 1 );
    \Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg_0\ : in STD_LOGIC;
    \EX_Op2_reg[0]_0\ : in STD_LOGIC_VECTOR ( 65 downto 0 );
    read_register_MSR_1_reg : in STD_LOGIC;
    \Performance_Debug_Control.dbg_freeze_nohalt_reg\ : in STD_LOGIC;
    \Performance_Debug_Control.dbg_state_nohalt_reg\ : in STD_LOGIC;
    Reset_Mode : in STD_LOGIC_VECTOR ( 0 to 1 );
    dbg_halt_reset_mode_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg\ : in STD_LOGIC;
    p_44_out : in STD_LOGIC;
    \Performance_Debug_Control.ex_dbg_pc_hit_i_reg_1\ : in STD_LOGIC;
    icache_idle : in STD_LOGIC;
    Sleep_Out : in STD_LOGIC;
    new_request : in STD_LOGIC;
    \Serial_Dbg_Intf.force_stop_cmd_i_reg\ : in STD_LOGIC_VECTOR ( 22 downto 0 );
    M_AXI_DP_BVALID : in STD_LOGIC;
    active_access : in STD_LOGIC;
    M_AXI_DP_RVALID : in STD_LOGIC;
    mem_write_req : in STD_LOGIC;
    M_AXI_DP_WREADY : in STD_LOGIC;
    M_AXI_DP_AWREADY : in STD_LOGIC;
    M_AXI_DP_ARREADY : in STD_LOGIC;
    of_MSR : in STD_LOGIC_VECTOR ( 1 downto 0 );
    external_interrupt : in STD_LOGIC;
    ib_data : in STD_LOGIC_VECTOR ( 0 to 31 );
    \Use_XX_Accesses.xx_data_reg[2]\ : in STD_LOGIC;
    \Use_XX_Accesses.xx_data_reg[4]\ : in STD_LOGIC;
    \Use_XX_Accesses.xx_data_reg[5]\ : in STD_LOGIC;
    \Use_XX_Accesses.xx_data_reg[6]\ : in STD_LOGIC;
    \Use_XX_Accesses.xx_data_reg[7]\ : in STD_LOGIC;
    \Use_XX_Accesses.xx_data_reg[8]\ : in STD_LOGIC;
    \Use_XX_Accesses.xx_data_reg[9]\ : in STD_LOGIC;
    \Use_XX_Accesses.xx_data_reg[10]\ : in STD_LOGIC;
    \Use_XX_Accesses.xx_data_reg[21]\ : in STD_LOGIC;
    \Use_XX_Accesses.xx_data_reg[22]\ : in STD_LOGIC;
    \Use_XX_Accesses.xx_data_reg[23]\ : in STD_LOGIC;
    \Use_XX_Accesses.xx_data_reg[24]\ : in STD_LOGIC;
    \Use_XX_Accesses.xx_data_reg[25]\ : in STD_LOGIC;
    \Use_XX_Accesses.xx_data_reg[26]\ : in STD_LOGIC;
    \Use_XX_Accesses.xx_data_reg[27]\ : in STD_LOGIC;
    \Use_XX_Accesses.xx_data_reg[28]\ : in STD_LOGIC;
    \Use_XX_Accesses.xx_data_reg[29]\ : in STD_LOGIC;
    \Use_XX_Accesses.xx_data_reg[30]\ : in STD_LOGIC;
    \Use_XX_Accesses.xx_data_reg[31]\ : in STD_LOGIC;
    Write_Resp_Received : in STD_LOGIC;
    delay_update_idle : in STD_LOGIC;
    if_fetch_in_progress_reg_0 : in STD_LOGIC;
    \EX_Op2_reg[30]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    comp1_miss_A : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \new_cacheline_addr_reg[17]\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    GPR_Op3 : in STD_LOGIC_VECTOR ( 0 to 31 );
    MEM_Fwd : in STD_LOGIC_VECTOR ( 5 downto 0 );
    GPR_Op1 : in STD_LOGIC_VECTOR ( 0 to 31 );
    \Using_FPGA.Native_14\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \Use_DLMB.wb_dlmb_valid_read_data_reg[24]\ : in STD_LOGIC;
    \WB_MEM_Result_reg[0]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \Using_FPGA.Native_15\ : in STD_LOGIC_VECTOR ( 25 downto 0 );
    \Use_DLMB.wb_dlmb_valid_read_data_reg[26]\ : in STD_LOGIC;
    \Use_DLMB.wb_dlmb_valid_read_data_reg[28]\ : in STD_LOGIC;
    \Use_DLMB.wb_dlmb_valid_read_data_reg[30]\ : in STD_LOGIC;
    \Use_DLMB.wb_dlmb_valid_read_data_reg[16]\ : in STD_LOGIC;
    \Use_DLMB.wb_dlmb_valid_read_data_reg[18]\ : in STD_LOGIC;
    \Use_DLMB.wb_dlmb_valid_read_data_reg[20]\ : in STD_LOGIC;
    \Use_DLMB.wb_dlmb_valid_read_data_reg[22]\ : in STD_LOGIC;
    \Use_DLMB.wb_dlmb_valid_read_data_reg[23]\ : in STD_LOGIC;
    \Use_DLMB.wb_dlmb_valid_read_data_reg[21]\ : in STD_LOGIC;
    \Use_DLMB.wb_dlmb_valid_read_data_reg[19]\ : in STD_LOGIC;
    \Use_DLMB.wb_dlmb_valid_read_data_reg[17]\ : in STD_LOGIC;
    \Use_DLMB.wb_dlmb_valid_read_data_reg[31]\ : in STD_LOGIC;
    \Use_DLMB.wb_dlmb_valid_read_data_reg[29]\ : in STD_LOGIC;
    \Use_DLMB.wb_dlmb_valid_read_data_reg[27]\ : in STD_LOGIC;
    \Use_DLMB.wb_dlmb_valid_read_data_reg[25]\ : in STD_LOGIC;
    GPR_Op2 : in STD_LOGIC_VECTOR ( 0 to 31 );
    \imm_reg_reg[0]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \Using_FPGA.Native_16\ : in STD_LOGIC;
    \Using_FPGA.Native_17\ : in STD_LOGIC;
    \Using_FPGA.Native_18\ : in STD_LOGIC;
    \Using_FPGA.Native_19\ : in STD_LOGIC;
    ex_MSR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_20\ : in STD_LOGIC;
    \Using_FPGA.Native_21\ : in STD_LOGIC;
    \Using_FPGA.Native_22\ : in STD_LOGIC;
    \Using_FPGA.Native_23\ : in STD_LOGIC;
    \Using_FPGA.Native_24\ : in STD_LOGIC;
    \EX_Op1_reg[0]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \EX_Op1_reg[29]_0\ : in STD_LOGIC;
    LO : in STD_LOGIC;
    swap_result : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \out\ : in STD_LOGIC;
    \EX_Op1_reg[24]_0\ : in STD_LOGIC;
    swap_result_reg : in STD_LOGIC_VECTOR ( 0 to 7 );
    \EX_Op3_reg[0]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    new_tag_bits : in STD_LOGIC_VECTOR ( 0 to 0 );
    icache_data_strobe : in STD_LOGIC;
    valid_Req : in STD_LOGIC;
    \Not_Using_TLBS.last_Valid_Instr_Addr_reg[0]\ : in STD_LOGIC_VECTOR ( 29 downto 0 );
    valid_Req_XX_reg_0 : in STD_LOGIC;
    \mem_byte_selects_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    mem_reverse_byteorder : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \EX_Branch_CMP_Op1_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC;
    lopt_4 : out STD_LOGIC;
    lopt_5 : out STD_LOGIC;
    lopt_6 : in STD_LOGIC;
    lopt_7 : out STD_LOGIC;
    lopt_8 : out STD_LOGIC;
    lopt_9 : in STD_LOGIC;
    lopt_10 : out STD_LOGIC;
    lopt_11 : out STD_LOGIC;
    lopt_12 : in STD_LOGIC;
    lopt_13 : out STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Decode_gti;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Decode_gti is
  signal A : STD_LOGIC;
  signal \^d\ : STD_LOGIC_VECTOR ( 160 downto 0 );
  signal D233_out : STD_LOGIC;
  signal D235_out : STD_LOGIC;
  signal D237_out : STD_LOGIC;
  signal D241_out : STD_LOGIC;
  signal \Data_Flow_I/EX_Shift_Logic_Result\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \Data_Flow_I/Shift_Logic_Module_I/O\ : STD_LOGIC;
  signal \Data_Flow_I/Shift_Logic_Module_I/O0_out\ : STD_LOGIC;
  signal \Data_Flow_I/Shift_Logic_Module_I/O10_out\ : STD_LOGIC;
  signal \Data_Flow_I/Shift_Logic_Module_I/O11_out\ : STD_LOGIC;
  signal \Data_Flow_I/Shift_Logic_Module_I/O12_out\ : STD_LOGIC;
  signal \Data_Flow_I/Shift_Logic_Module_I/O13_out\ : STD_LOGIC;
  signal \Data_Flow_I/Shift_Logic_Module_I/O14_out\ : STD_LOGIC;
  signal \Data_Flow_I/Shift_Logic_Module_I/O15_out\ : STD_LOGIC;
  signal \Data_Flow_I/Shift_Logic_Module_I/O17_out\ : STD_LOGIC;
  signal \Data_Flow_I/Shift_Logic_Module_I/O18_out\ : STD_LOGIC;
  signal \Data_Flow_I/Shift_Logic_Module_I/O19_out\ : STD_LOGIC;
  signal \Data_Flow_I/Shift_Logic_Module_I/O1_out\ : STD_LOGIC;
  signal \Data_Flow_I/Shift_Logic_Module_I/O20_out\ : STD_LOGIC;
  signal \Data_Flow_I/Shift_Logic_Module_I/O21_out\ : STD_LOGIC;
  signal \Data_Flow_I/Shift_Logic_Module_I/O22_out\ : STD_LOGIC;
  signal \Data_Flow_I/Shift_Logic_Module_I/O23_out\ : STD_LOGIC;
  signal \Data_Flow_I/Shift_Logic_Module_I/O24_out\ : STD_LOGIC;
  signal \Data_Flow_I/Shift_Logic_Module_I/O26_out\ : STD_LOGIC;
  signal \Data_Flow_I/Shift_Logic_Module_I/O27_out\ : STD_LOGIC;
  signal \Data_Flow_I/Shift_Logic_Module_I/O28_out\ : STD_LOGIC;
  signal \Data_Flow_I/Shift_Logic_Module_I/O29_out\ : STD_LOGIC;
  signal \Data_Flow_I/Shift_Logic_Module_I/O2_out\ : STD_LOGIC;
  signal \Data_Flow_I/Shift_Logic_Module_I/O30_out\ : STD_LOGIC;
  signal \Data_Flow_I/Shift_Logic_Module_I/O31_out\ : STD_LOGIC;
  signal \Data_Flow_I/Shift_Logic_Module_I/O3_out\ : STD_LOGIC;
  signal \Data_Flow_I/Shift_Logic_Module_I/O4_out\ : STD_LOGIC;
  signal \Data_Flow_I/Shift_Logic_Module_I/O5_out\ : STD_LOGIC;
  signal \Data_Flow_I/Shift_Logic_Module_I/O6_out\ : STD_LOGIC;
  signal \Data_Flow_I/Shift_Logic_Module_I/O7_out\ : STD_LOGIC;
  signal \Data_Flow_I/Shift_Logic_Module_I/O8_out\ : STD_LOGIC;
  signal \Data_Flow_I/Shift_Logic_Module_I/O9_out\ : STD_LOGIC;
  signal \Data_Flow_I/msr_reg_i/ex_MSR_cmb2_out\ : STD_LOGIC_VECTOR ( 30 to 30 );
  signal \^ex_byte_access\ : STD_LOGIC;
  signal EX_CMP_Op105_out : STD_LOGIC;
  signal \^ex_doublet_access\ : STD_LOGIC;
  signal \^ex_fwd\ : STD_LOGIC_VECTOR ( 0 to 31 );
  signal EX_Is_Div_Instr : STD_LOGIC;
  signal \EX_Op3[0]_i_5_n_0\ : STD_LOGIC;
  signal \^ex_piperun\ : STD_LOGIC;
  signal \^ex_reverse_mem_access\ : STD_LOGIC;
  signal EX_Unsigned_Op104_out : STD_LOGIC;
  signal EX_Use_Carry103_out : STD_LOGIC;
  signal \^hibernate\ : STD_LOGIC;
  signal I0 : STD_LOGIC;
  signal I2 : STD_LOGIC;
  signal I4 : STD_LOGIC;
  signal I5 : STD_LOGIC;
  signal IF_PC_Write : STD_LOGIC;
  signal IFetch_INST_0_i_2_n_0 : STD_LOGIC;
  signal \^i_as\ : STD_LOGIC;
  signal \^lockstep_master_out\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^mem_piperun\ : STD_LOGIC;
  signal MEM_Sel_MEM_Res : STD_LOGIC;
  signal O : STD_LOGIC;
  signal O31_out : STD_LOGIC;
  signal O33_out : STD_LOGIC;
  signal O35_out : STD_LOGIC;
  signal O37_out : STD_LOGIC;
  signal O39_out : STD_LOGIC;
  signal O41_out : STD_LOGIC;
  signal O43_out : STD_LOGIC;
  signal O45_out : STD_LOGIC;
  signal O47_out : STD_LOGIC;
  signal O49_out : STD_LOGIC;
  signal O51_out : STD_LOGIC;
  signal O53_out : STD_LOGIC;
  signal O55_out : STD_LOGIC;
  signal O56_out : STD_LOGIC;
  signal O57_out : STD_LOGIC;
  signal O59_out : STD_LOGIC;
  signal O61_out : STD_LOGIC;
  signal O63_out : STD_LOGIC;
  signal O65_out : STD_LOGIC;
  signal O67_out : STD_LOGIC;
  signal O69_out : STD_LOGIC;
  signal O71_out : STD_LOGIC;
  signal O73_out : STD_LOGIC;
  signal O75_out : STD_LOGIC;
  signal O77_out : STD_LOGIC;
  signal O79_out : STD_LOGIC;
  signal O81_out : STD_LOGIC;
  signal O83_out : STD_LOGIC;
  signal O85_out : STD_LOGIC;
  signal O87_out : STD_LOGIC;
  signal \^of_gpr_op1_rd_addr\ : STD_LOGIC_VECTOR ( 0 to 4 );
  signal \^of_gpr_op2_rd_addr\ : STD_LOGIC_VECTOR ( 0 to 4 );
  signal \^of_gpr_op3_rd_addr\ : STD_LOGIC_VECTOR ( 0 to 4 );
  signal \^of_imm_data\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal PC_Module_I_n_60 : STD_LOGIC;
  signal Pause_Ack0 : STD_LOGIC;
  signal PreFetch_Buffer_I1_n_101 : STD_LOGIC;
  signal PreFetch_Buffer_I1_n_102 : STD_LOGIC;
  signal PreFetch_Buffer_I1_n_104 : STD_LOGIC;
  signal PreFetch_Buffer_I1_n_105 : STD_LOGIC;
  signal PreFetch_Buffer_I1_n_106 : STD_LOGIC;
  signal PreFetch_Buffer_I1_n_107 : STD_LOGIC;
  signal PreFetch_Buffer_I1_n_108 : STD_LOGIC;
  signal PreFetch_Buffer_I1_n_48 : STD_LOGIC;
  signal PreFetch_Buffer_I1_n_49 : STD_LOGIC;
  signal PreFetch_Buffer_I1_n_52 : STD_LOGIC;
  signal PreFetch_Buffer_I1_n_53 : STD_LOGIC;
  signal PreFetch_Buffer_I1_n_68 : STD_LOGIC;
  signal PreFetch_Buffer_I1_n_69 : STD_LOGIC;
  signal PreFetch_Buffer_I1_n_72 : STD_LOGIC;
  signal PreFetch_Buffer_I1_n_73 : STD_LOGIC;
  signal PreFetch_Buffer_I1_n_75 : STD_LOGIC;
  signal PreFetch_Buffer_I1_n_82 : STD_LOGIC;
  signal PreFetch_Buffer_I1_n_87 : STD_LOGIC;
  signal PreFetch_Buffer_I1_n_88 : STD_LOGIC;
  signal PreFetch_Buffer_I1_n_89 : STD_LOGIC;
  signal PreFetch_Buffer_I1_n_90 : STD_LOGIC;
  signal PreFetch_Buffer_I1_n_94 : STD_LOGIC;
  signal PreFetch_Buffer_I1_n_95 : STD_LOGIC;
  signal \^sleep_decode\ : STD_LOGIC;
  signal \^suspend\ : STD_LOGIC;
  signal \Use_MuxCy[11].OF_Piperun_Stage_n_1\ : STD_LOGIC;
  signal \Use_MuxCy[11].OF_Piperun_Stage_n_2\ : STD_LOGIC;
  signal \Use_MuxCy[11].OF_Piperun_Stage_n_3\ : STD_LOGIC;
  signal \Use_MuxCy[11].OF_Piperun_Stage_n_4\ : STD_LOGIC;
  signal \Use_MuxCy[2].OF_Piperun_Stage_n_1\ : STD_LOGIC;
  signal \Use_MuxCy[3].OF_Piperun_Stage_n_2\ : STD_LOGIC;
  signal \Use_MuxCy[3].OF_Piperun_Stage_n_3\ : STD_LOGIC;
  signal \Use_MuxCy[3].OF_Piperun_Stage_n_5\ : STD_LOGIC;
  signal \Use_MuxCy[3].OF_Piperun_Stage_n_6\ : STD_LOGIC;
  signal \Use_MuxCy[3].OF_Piperun_Stage_n_7\ : STD_LOGIC;
  signal \^using_fpga.native\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^using_fpga.native_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^using_fpga.native_9\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \Using_FPGA.Native_i_10_n_0\ : STD_LOGIC;
  signal \Using_FPGA.Native_i_14_n_0\ : STD_LOGIC;
  signal \Using_FPGA.Native_i_3__2_n_0\ : STD_LOGIC;
  signal \Using_FPGA.Native_i_3__55_n_1\ : STD_LOGIC;
  signal \Using_FPGA.Native_i_3__55_n_2\ : STD_LOGIC;
  signal \Using_FPGA.Native_i_3__55_n_3\ : STD_LOGIC;
  signal \Using_FPGA.Native_i_4__12_n_0\ : STD_LOGIC;
  signal \Using_FPGA.Native_i_5__1_n_0\ : STD_LOGIC;
  signal \Using_FPGA.Native_i_5__4_n_0\ : STD_LOGIC;
  signal \Using_FPGA.Native_i_6__3_n_0\ : STD_LOGIC;
  signal \Using_FPGA.Native_i_7__3_n_0\ : STD_LOGIC;
  signal \Using_FPGA_2.ex_is_load_instr_Inst_n_3\ : STD_LOGIC;
  signal \Using_FPGA_2.ex_load_store_instr_Inst_n_1\ : STD_LOGIC;
  signal \Using_FPGA_2.ex_load_store_instr_Inst_n_3\ : STD_LOGIC;
  signal \Using_FPGA_3.ex_clear_MSR_BIP_instr_Inst_n_0\ : STD_LOGIC;
  signal \Using_FPGA_3.of_clear_MSR_BIP_hold_Inst_n_1\ : STD_LOGIC;
  signal \Using_FPGA_4.of_read_ex_write_op3_conflict_INST2_n_0\ : STD_LOGIC;
  signal \Using_FPGA_4.of_read_mem_write_op1_conflict_INST2_n_0\ : STD_LOGIC;
  signal \Using_ICache_Carry_Chain.ib_ready_MMU_carry_or_n_1\ : STD_LOGIC;
  signal \Using_ICache_Carry_Chain.ib_ready_MMU_carry_or_n_2\ : STD_LOGIC;
  signal \^using_lwx_swx_instr.ex_reservation_reg_0\ : STD_LOGIC;
  signal \^using_lwx_swx_instr.ex_reservation_reg_1\ : STD_LOGIC;
  signal \^wb_byte_access\ : STD_LOGIC;
  signal \^wb_gpr_wr_dbg\ : STD_LOGIC;
  signal \^wb_piperun\ : STD_LOGIC;
  signal active_wakeup : STD_LOGIC;
  signal \active_wakeup0__0\ : STD_LOGIC;
  signal ex_Enable_Sext_Shift : STD_LOGIC;
  signal \^ex_exception_taken\ : STD_LOGIC;
  signal ex_Interrupt_Brk_combo_i_2_n_0 : STD_LOGIC;
  signal \^ex_interrupt_i\ : STD_LOGIC;
  signal ex_MSR_Load_ALU_C : STD_LOGIC;
  signal ex_MSR_Load_LWX_SWX_C : STD_LOGIC;
  signal ex_MSR_Load_Shift_C : STD_LOGIC;
  signal ex_MSR_Set_SW_BIP : STD_LOGIC;
  signal ex_Sel_SPR_BTR : STD_LOGIC;
  signal ex_Sel_SPR_EAR : STD_LOGIC;
  signal ex_Sel_SPR_EDR : STD_LOGIC;
  signal ex_Sel_SPR_ESR : STD_LOGIC;
  signal ex_Sel_SPR_FSR : STD_LOGIC;
  signal ex_Sel_SPR_PVR : STD_LOGIC;
  signal ex_Sel_SPR_SHR : STD_LOGIC;
  signal ex_Sel_SPR_SLR : STD_LOGIC;
  signal \^ex_take_intr_or_exc\ : STD_LOGIC;
  signal ex_Write_DCache_decode_cmb : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of ex_Write_DCache_decode_cmb : signal is "true";
  signal ex_Write_DCache_decode_reg_n_0 : STD_LOGIC;
  signal ex_Write_ICache_i : STD_LOGIC;
  signal ex_Write_ICache_i_cmb : STD_LOGIC;
  attribute RTL_KEEP of ex_Write_ICache_i_cmb : signal is "true";
  signal ex_alu_sel_logic_i102_out : STD_LOGIC;
  signal ex_atomic_Instruction_Pair : STD_LOGIC;
  signal ex_atomic_Instruction_Pair0 : STD_LOGIC;
  signal ex_branch_with_delayslot : STD_LOGIC;
  signal ex_delayslot_Instr : STD_LOGIC;
  signal ex_delayslot_Instr0 : STD_LOGIC;
  signal ex_enable_sext_shift_i0 : STD_LOGIC;
  signal ex_first_cycle : STD_LOGIC;
  signal \ex_gpr_write_addr_reg_n_0_[0]\ : STD_LOGIC;
  signal \ex_gpr_write_addr_reg_n_0_[4]\ : STD_LOGIC;
  signal ex_gpr_write_dbg : STD_LOGIC;
  signal ex_gpr_write_reg_n_0 : STD_LOGIC;
  signal ex_hibernate_i_i_1_n_0 : STD_LOGIC;
  signal \ex_instr_reg_n_0_[0]\ : STD_LOGIC;
  signal \ex_instr_reg_n_0_[10]\ : STD_LOGIC;
  signal \ex_instr_reg_n_0_[11]\ : STD_LOGIC;
  signal \ex_instr_reg_n_0_[12]\ : STD_LOGIC;
  signal \ex_instr_reg_n_0_[13]\ : STD_LOGIC;
  signal \ex_instr_reg_n_0_[14]\ : STD_LOGIC;
  signal \ex_instr_reg_n_0_[15]\ : STD_LOGIC;
  signal \ex_instr_reg_n_0_[16]\ : STD_LOGIC;
  signal \ex_instr_reg_n_0_[17]\ : STD_LOGIC;
  signal \ex_instr_reg_n_0_[18]\ : STD_LOGIC;
  signal \ex_instr_reg_n_0_[19]\ : STD_LOGIC;
  signal \ex_instr_reg_n_0_[1]\ : STD_LOGIC;
  signal \ex_instr_reg_n_0_[20]\ : STD_LOGIC;
  signal \ex_instr_reg_n_0_[21]\ : STD_LOGIC;
  signal \ex_instr_reg_n_0_[22]\ : STD_LOGIC;
  signal \ex_instr_reg_n_0_[23]\ : STD_LOGIC;
  signal \ex_instr_reg_n_0_[24]\ : STD_LOGIC;
  signal \ex_instr_reg_n_0_[25]\ : STD_LOGIC;
  signal \ex_instr_reg_n_0_[26]\ : STD_LOGIC;
  signal \ex_instr_reg_n_0_[27]\ : STD_LOGIC;
  signal \ex_instr_reg_n_0_[28]\ : STD_LOGIC;
  signal \ex_instr_reg_n_0_[29]\ : STD_LOGIC;
  signal \ex_instr_reg_n_0_[2]\ : STD_LOGIC;
  signal \ex_instr_reg_n_0_[30]\ : STD_LOGIC;
  signal \ex_instr_reg_n_0_[31]\ : STD_LOGIC;
  signal \ex_instr_reg_n_0_[3]\ : STD_LOGIC;
  signal \ex_instr_reg_n_0_[4]\ : STD_LOGIC;
  signal \ex_instr_reg_n_0_[5]\ : STD_LOGIC;
  signal \ex_instr_reg_n_0_[8]\ : STD_LOGIC;
  signal \ex_instr_reg_n_0_[9]\ : STD_LOGIC;
  signal ex_is_load_instr_s : STD_LOGIC;
  signal ex_is_lwx_instr_s : STD_LOGIC;
  signal ex_is_multi_instr2 : STD_LOGIC;
  signal ex_is_multi_or_load_instr : STD_LOGIC;
  signal ex_is_multi_or_load_instr0 : STD_LOGIC;
  signal ex_jump : STD_LOGIC;
  signal ex_jump_hold : STD_LOGIC;
  signal ex_jump_nodelay_reg_n_0 : STD_LOGIC;
  signal ex_load_alu_carry96_out : STD_LOGIC;
  signal ex_load_alu_carry_reg_n_0 : STD_LOGIC;
  signal ex_load_shift_carry : STD_LOGIC;
  signal ex_load_shift_carry0 : STD_LOGIC;
  signal ex_mbar_decode : STD_LOGIC;
  signal ex_mbar_decode_cmb : STD_LOGIC;
  attribute RTL_KEEP of ex_mbar_decode_cmb : signal is "true";
  signal ex_mbar_is_sleep : STD_LOGIC;
  signal ex_mbar_is_sleep_cmb : STD_LOGIC;
  attribute RTL_KEEP of ex_mbar_is_sleep_cmb : signal is "true";
  signal ex_mbar_sleep : STD_LOGIC;
  signal ex_mbar_sleep_i_1_n_0 : STD_LOGIC;
  signal ex_mbar_sleep_i_2_n_0 : STD_LOGIC;
  signal ex_mbar_stall_no_sleep_1 : STD_LOGIC;
  signal ex_mbar_stall_no_sleep_10 : STD_LOGIC;
  signal ex_mfsmsr_i : STD_LOGIC;
  signal \^ex_move_to_msr_instr\ : STD_LOGIC;
  signal ex_move_to_MSR_instr113_out : STD_LOGIC;
  signal ex_op1_cmp_eq : STD_LOGIC;
  signal ex_op1_cmp_eq1 : STD_LOGIC;
  signal ex_op1_cmp_eq_n5_out : STD_LOGIC;
  signal ex_opcode : STD_LOGIC_VECTOR ( 0 to 5 );
  signal ex_read_imm_reg : STD_LOGIC;
  signal ex_read_imm_reg_1 : STD_LOGIC;
  signal ex_sel_alu : STD_LOGIC;
  signal ex_sel_alu_i0 : STD_LOGIC;
  signal ex_set_MSR_IE_instr : STD_LOGIC;
  signal ex_set_bip : STD_LOGIC;
  signal ex_set_bip_reg_n_0 : STD_LOGIC;
  signal ex_shift_op : STD_LOGIC_VECTOR ( 0 to 1 );
  signal ex_sleep_i0 : STD_LOGIC;
  signal ex_sleep_i_i_1_n_0 : STD_LOGIC;
  signal ex_suspend_i_i_1_n_0 : STD_LOGIC;
  signal ex_swap_instr : STD_LOGIC;
  signal \^ex_valid\ : STD_LOGIC;
  signal ex_valid_jump : STD_LOGIC;
  attribute RTL_KEEP of ex_valid_jump : signal is "true";
  signal ex_valid_keep : STD_LOGIC;
  signal ex_write_icache_done_i : STD_LOGIC;
  signal flush_pipe : STD_LOGIC;
  signal force12_out : STD_LOGIC;
  signal force_Val10_out : STD_LOGIC;
  signal ib_Ready_MMU : STD_LOGIC;
  signal ib_addr_strobe_iii : STD_LOGIC;
  signal ib_ready_MMU_or_not_if_fetch_in_progress : STD_LOGIC;
  signal \^if_fetch_in_progress\ : STD_LOGIC;
  signal if_fetch_without_full_or_jump : STD_LOGIC;
  attribute RTL_KEEP of if_fetch_without_full_or_jump : signal is "true";
  signal if_missed_fetch : STD_LOGIC;
  signal if_pc_incr_carry0 : STD_LOGIC;
  signal if_pc_incr_carry1 : STD_LOGIC;
  signal if_pc_incr_carry3 : STD_LOGIC;
  signal if_pre_buffer_addr : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \^if_ready\ : STD_LOGIC;
  signal if_sel_input : STD_LOGIC_VECTOR ( 0 to 0 );
  signal jump_logic_I1_n_10 : STD_LOGIC;
  signal jump_logic_I1_n_3 : STD_LOGIC;
  signal jump_logic_I1_n_43 : STD_LOGIC;
  signal jump_logic_I1_n_44 : STD_LOGIC;
  signal jump_logic_I1_n_5 : STD_LOGIC;
  signal jump_logic_I1_n_6 : STD_LOGIC;
  signal jump_logic_I1_n_8 : STD_LOGIC;
  signal jump_or_not_full0 : STD_LOGIC;
  signal keep_jump_taken_with_ds : STD_LOGIC;
  signal \^lopt_10\ : STD_LOGIC;
  signal \^lopt_11\ : STD_LOGIC;
  signal \^lopt_12\ : STD_LOGIC;
  signal \^lopt_13\ : STD_LOGIC;
  signal lopt_14 : STD_LOGIC;
  signal lopt_15 : STD_LOGIC;
  signal lopt_16 : STD_LOGIC;
  signal lopt_17 : STD_LOGIC;
  signal lopt_18 : STD_LOGIC;
  signal lopt_19 : STD_LOGIC;
  signal lopt_20 : STD_LOGIC;
  signal lopt_21 : STD_LOGIC;
  signal lopt_22 : STD_LOGIC;
  signal lopt_23 : STD_LOGIC;
  signal lopt_24 : STD_LOGIC;
  signal lopt_25 : STD_LOGIC;
  signal lopt_26 : STD_LOGIC;
  signal lopt_27 : STD_LOGIC;
  signal lopt_28 : STD_LOGIC;
  signal lopt_29 : STD_LOGIC;
  signal \^lopt_3\ : STD_LOGIC;
  signal lopt_30 : STD_LOGIC;
  signal lopt_31 : STD_LOGIC;
  signal lopt_32 : STD_LOGIC;
  signal lopt_33 : STD_LOGIC;
  signal lopt_34 : STD_LOGIC;
  signal lopt_35 : STD_LOGIC;
  signal lopt_36 : STD_LOGIC;
  signal lopt_37 : STD_LOGIC;
  signal lopt_38 : STD_LOGIC;
  signal lopt_39 : STD_LOGIC;
  signal \^lopt_4\ : STD_LOGIC;
  signal lopt_40 : STD_LOGIC;
  signal lopt_41 : STD_LOGIC;
  signal \^lopt_5\ : STD_LOGIC;
  signal \^lopt_6\ : STD_LOGIC;
  signal \^lopt_7\ : STD_LOGIC;
  signal \^lopt_8\ : STD_LOGIC;
  signal \^lopt_9\ : STD_LOGIC;
  signal mem_PipeRun_carry_and_n_1 : STD_LOGIC;
  signal \^mem_write_dcache\ : STD_LOGIC;
  signal mem_Write_DCache_i_1_n_0 : STD_LOGIC;
  signal \^mem_byte_access\ : STD_LOGIC;
  signal \^mem_databus_access\ : STD_LOGIC;
  signal mem_delayslot_instr : STD_LOGIC;
  signal \^mem_doublet_access\ : STD_LOGIC;
  signal mem_exception_from_ex : STD_LOGIC;
  signal mem_exception_kind : STD_LOGIC_VECTOR ( 28 to 31 );
  signal mem_gpr_write : STD_LOGIC;
  signal mem_gpr_write_addr : STD_LOGIC_VECTOR ( 0 to 4 );
  signal mem_gpr_write_dbg : STD_LOGIC;
  signal mem_instr : STD_LOGIC_VECTOR ( 0 to 31 );
  signal mem_is_multi_or_load_instr : STD_LOGIC;
  signal mem_is_multi_or_load_instr0 : STD_LOGIC;
  signal mem_jump_taken : STD_LOGIC;
  signal mem_load_store_access : STD_LOGIC;
  signal mem_load_store_access0 : STD_LOGIC;
  signal mem_read_imm_reg : STD_LOGIC;
  signal mem_read_imm_reg_1 : STD_LOGIC;
  signal mem_valid_i_2_n_0 : STD_LOGIC;
  signal mem_valid_i_3_n_0 : STD_LOGIC;
  signal mem_valid_reg_n_0 : STD_LOGIC;
  signal mem_wait_on_ready_N : STD_LOGIC;
  signal \^mem_write_req_reg\ : STD_LOGIC;
  signal \^mem_write_req_reg_0\ : STD_LOGIC;
  signal of_Interrupt : STD_LOGIC;
  signal of_PVR_Select : STD_LOGIC_VECTOR ( 0 to 3 );
  attribute RTL_KEEP of of_PVR_Select : signal is "true";
  signal of_PipeRun_carry_1 : STD_LOGIC;
  signal of_PipeRun_carry_10 : STD_LOGIC;
  signal of_PipeRun_carry_2 : STD_LOGIC;
  signal of_PipeRun_carry_3 : STD_LOGIC;
  signal of_PipeRun_carry_4 : STD_LOGIC;
  signal of_PipeRun_carry_5 : STD_LOGIC;
  signal of_PipeRun_carry_6 : STD_LOGIC;
  signal of_PipeRun_carry_7 : STD_LOGIC;
  signal of_PipeRun_carry_9 : STD_LOGIC;
  signal of_PipeRun_for_ce : STD_LOGIC;
  attribute DIRECT_ENABLE : boolean;
  attribute DIRECT_ENABLE of of_PipeRun_for_ce : signal is std.standard.true;
  signal of_Sel_SPR_BTR : STD_LOGIC;
  attribute RTL_KEEP of of_Sel_SPR_BTR : signal is "true";
  signal of_Sel_SPR_EAR : STD_LOGIC;
  attribute RTL_KEEP of of_Sel_SPR_EAR : signal is "true";
  signal of_Sel_SPR_EDR : STD_LOGIC;
  attribute RTL_KEEP of of_Sel_SPR_EDR : signal is "true";
  signal of_Sel_SPR_ESR : STD_LOGIC;
  attribute RTL_KEEP of of_Sel_SPR_ESR : signal is "true";
  signal of_Sel_SPR_FSR : STD_LOGIC;
  attribute RTL_KEEP of of_Sel_SPR_FSR : signal is "true";
  signal of_Sel_SPR_MSR88_out : STD_LOGIC;
  signal of_Sel_SPR_PVR : STD_LOGIC;
  attribute RTL_KEEP of of_Sel_SPR_PVR : signal is "true";
  signal of_Sel_SPR_SHR : STD_LOGIC;
  attribute RTL_KEEP of of_Sel_SPR_SHR : signal is "true";
  signal of_Sel_SPR_SLR : STD_LOGIC;
  attribute RTL_KEEP of of_Sel_SPR_SLR : signal is "true";
  signal of_Take_Interrupt : STD_LOGIC;
  signal of_Take_Interrupt_hold : STD_LOGIC;
  signal of_branch_with_delayslot118_out : STD_LOGIC;
  signal of_clear_MSR_BIP_hold_cmb92_out : STD_LOGIC;
  signal of_clear_MSR_BIP_hold_s : STD_LOGIC;
  signal of_instr : STD_LOGIC_VECTOR ( 0 to 5 );
  signal of_op1_sel_spr_pc : STD_LOGIC;
  signal \^of_pause\ : STD_LOGIC;
  signal of_pipe_ctrl_reg0 : STD_LOGIC;
  signal of_predecode : STD_LOGIC_VECTOR ( 1 to 10 );
  signal of_read_ex_write_op2_conflict_part1 : STD_LOGIC;
  signal of_read_ex_write_op2_conflict_part2 : STD_LOGIC;
  signal of_read_ex_write_op3_conflict_part1 : STD_LOGIC;
  signal of_read_imm_reg : STD_LOGIC;
  signal of_read_imm_reg_ii : STD_LOGIC;
  signal of_read_mem_write_op1_conflict_part1 : STD_LOGIC;
  signal of_read_mem_write_op2_conflict_part1 : STD_LOGIC;
  signal of_read_mem_write_op2_conflict_part2 : STD_LOGIC;
  signal of_read_mem_write_op3_conflict_part1 : STD_LOGIC;
  signal of_read_mem_write_op3_conflict_part2 : STD_LOGIC;
  signal of_set_MSR_IE_hold0 : STD_LOGIC;
  signal of_set_MSR_IE_hold_reg_n_0 : STD_LOGIC;
  signal of_valid : STD_LOGIC;
  signal p_0_in125_in : STD_LOGIC;
  signal p_1_in126_in : STD_LOGIC;
  signal p_1_in3_in : STD_LOGIC;
  signal p_2_in : STD_LOGIC;
  signal reset_bool_for_rst : STD_LOGIC;
  attribute DIRECT_RESET : boolean;
  attribute DIRECT_RESET of reset_bool_for_rst : signal is std.standard.true;
  signal use_Reg_Neg_DI1_out : STD_LOGIC;
  signal use_Reg_Neg_S3_out : STD_LOGIC;
  signal \^wb_halted\ : STD_LOGIC;
  signal \^wb_msr_clear_ie\ : STD_LOGIC;
  signal wb_doublet_access : STD_LOGIC;
  signal \^wb_exception_i_reg_0\ : STD_LOGIC;
  signal \wb_gpr_write_addr_reg_n_0_[0]\ : STD_LOGIC;
  signal \wb_gpr_write_addr_reg_n_0_[1]\ : STD_LOGIC;
  signal \wb_gpr_write_addr_reg_n_0_[2]\ : STD_LOGIC;
  signal \wb_gpr_write_addr_reg_n_0_[3]\ : STD_LOGIC;
  signal \wb_gpr_write_addr_reg_n_0_[4]\ : STD_LOGIC;
  signal wb_gpr_write_dbg0 : STD_LOGIC;
  signal wb_gpr_write_i : STD_LOGIC;
  signal wb_gpr_write_i0 : STD_LOGIC;
  signal \^wb_gpr_write_i_reg_0\ : STD_LOGIC;
  signal wb_reset : STD_LOGIC;
  signal \^wb_valid_reg_0\ : STD_LOGIC;
  signal \NLW_Using_FPGA.Native_i_3__55_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \LOCKSTEP_Master_Out[7]_INST_0\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \Performance_Debug_Control.dbg_stop_i_i_3\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of Trace_Exception_Taken_INST_0 : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of Trace_Reg_Write_INST_0_i_1 : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of Trace_Valid_Instr_INST_0 : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \Using_FPGA.Native_i_1__0__0\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \Using_FPGA.Native_i_1__186\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \Using_FPGA.Native_i_3__9\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of ex_Interrupt_Brk_combo_i_3 : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of ex_mbar_sleep_i_2 : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of ex_sleep_i_i_1 : label is "soft_lutpair42";
  attribute KEEP : string;
  attribute KEEP of ex_valid_jump_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ex_valid_jump_reg : label is "no";
  attribute SOFT_HLUTNM of mem_Write_DCache_i_1 : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of mem_exception_from_ex_i_1 : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of mem_valid_i_2 : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of mem_valid_i_3 : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of sign_16_23_inferred_i_1 : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \wb_MSR_i[30]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of wb_exception_i_i_1 : label is "soft_lutpair45";
begin
  D(160 downto 0) <= \^d\(160 downto 0);
  EX_Byte_Access <= \^ex_byte_access\;
  EX_Doublet_Access <= \^ex_doublet_access\;
  EX_Fwd(0 to 31) <= \^ex_fwd\(0 to 31);
  EX_PipeRun <= \^ex_piperun\;
  EX_Reverse_Mem_Access <= \^ex_reverse_mem_access\;
  Hibernate <= \^hibernate\;
  I_AS <= \^i_as\;
  LOCKSTEP_Master_Out(1 downto 0) <= \^lockstep_master_out\(1 downto 0);
  MEM_PipeRun <= \^mem_piperun\;
  OF_GPR_Op1_Rd_Addr(0 to 4) <= \^of_gpr_op1_rd_addr\(0 to 4);
  OF_GPR_Op2_Rd_Addr(0 to 4) <= \^of_gpr_op2_rd_addr\(0 to 4);
  OF_GPR_Op3_Rd_Addr(0 to 4) <= \^of_gpr_op3_rd_addr\(0 to 4);
  OF_Imm_Data(10 downto 0) <= \^of_imm_data\(10 downto 0);
  OF_PipeRun <= of_PipeRun_for_ce;
  Sleep_Decode <= \^sleep_decode\;
  Suspend <= \^suspend\;
  \Using_FPGA.Native\(1 downto 0) <= \^using_fpga.native\(1 downto 0);
  \Using_FPGA.Native_0\(0) <= \^using_fpga.native_0\(0);
  \Using_FPGA.Native_9\(1 downto 0) <= \^using_fpga.native_9\(1 downto 0);
  \Using_LWX_SWX_instr.ex_reservation_reg_0\ <= \^using_lwx_swx_instr.ex_reservation_reg_0\;
  \Using_LWX_SWX_instr.ex_reservation_reg_1\ <= \^using_lwx_swx_instr.ex_reservation_reg_1\;
  WB_Byte_Access <= \^wb_byte_access\;
  WB_GPR_Wr_Dbg <= \^wb_gpr_wr_dbg\;
  WB_PipeRun <= \^wb_piperun\;
  \^lopt_11\ <= lopt_3;
  ex_Exception_Taken <= \^ex_exception_taken\;
  ex_Interrupt_i <= \^ex_interrupt_i\;
  ex_Take_Intr_or_Exc <= \^ex_take_intr_or_exc\;
  ex_move_to_MSR_instr <= \^ex_move_to_msr_instr\;
  ex_valid <= \^ex_valid\;
  if_fetch_in_progress <= \^if_fetch_in_progress\;
  if_ready <= \^if_ready\;
  lopt_10 <= lopt_18;
  lopt_11 <= lopt_19;
  lopt_13 <= lopt_37;
  lopt_14 <= lopt_6;
  lopt_17 <= lopt_9;
  lopt_36 <= lopt_12;
  lopt_4 <= \^lopt_12\;
  lopt_5 <= \^lopt_13\;
  lopt_7 <= lopt_15;
  lopt_8 <= lopt_16;
  mem_Write_DCache <= \^mem_write_dcache\;
  mem_byte_access <= \^mem_byte_access\;
  mem_databus_access <= \^mem_databus_access\;
  mem_doublet_access <= \^mem_doublet_access\;
  mem_write_req_reg <= \^mem_write_req_reg\;
  mem_write_req_reg_0 <= \^mem_write_req_reg_0\;
  of_pause <= \^of_pause\;
  reset_bool_for_rst <= sync_reset;
  wb_Halted <= \^wb_halted\;
  wb_MSR_Clear_IE <= \^wb_msr_clear_ie\;
  wb_exception_i_reg_0 <= \^wb_exception_i_reg_0\;
  wb_gpr_write_i_reg_0 <= \^wb_gpr_write_i_reg_0\;
  wb_valid_reg_0 <= \^wb_valid_reg_0\;
\Byte_Doublet_Handle_gti_I/wb_read_lsb_sel[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C8CD"
    )
        port map (
      I0 => \^mem_byte_access\,
      I1 => \mem_byte_selects_reg[0]\(0),
      I2 => \^mem_doublet_access\,
      I3 => mem_reverse_byteorder,
      O => \wb_read_lsb_sel_reg[0]\(0)
    );
Dbg_Clean_Stop_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => PreFetch_Buffer_I1_n_49,
      Q => dbg_clean_stop,
      R => reset_bool_for_rst
    );
\EX_ALU_Op_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => PreFetch_Buffer_I1_n_72,
      Q => \MEM_DataBus_Addr_reg[9]_0\(1),
      R => reset_bool_for_rst
    );
\EX_ALU_Op_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => PreFetch_Buffer_I1_n_73,
      Q => \MEM_DataBus_Addr_reg[9]_0\(0),
      R => reset_bool_for_rst
    );
EX_CMP_Op_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => EX_CMP_Op105_out,
      Q => EX_CMP_Op,
      R => reset_bool_for_rst
    );
\EX_Op3[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F7"
    )
        port map (
      I0 => \^wb_valid_reg_0\,
      I1 => wb_gpr_write_i,
      I2 => \^wb_gpr_write_i_reg_0\,
      I3 => wb_reset,
      O => \EX_Op3[0]_i_5_n_0\
    );
EX_SWAP_BYTE_Instr_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => p_2_in,
      Q => EX_SWAP_BYTE_Instr,
      R => reset_bool_for_rst
    );
EX_SWAP_Instr_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => PreFetch_Buffer_I1_n_90,
      Q => ex_swap_instr,
      R => reset_bool_for_rst
    );
\EX_Sext_Op_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => PreFetch_Buffer_I1_n_88,
      Q => \^using_fpga.native_9\(1),
      R => reset_bool_for_rst
    );
\EX_Sext_Op_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => PreFetch_Buffer_I1_n_89,
      Q => \^using_fpga.native_9\(0),
      R => reset_bool_for_rst
    );
\EX_Shift_Op_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => \^of_imm_data\(6),
      Q => ex_shift_op(0),
      R => reset_bool_for_rst
    );
\EX_Shift_Op_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => \^of_imm_data\(5),
      Q => ex_shift_op(1),
      R => reset_bool_for_rst
    );
EX_Unsigned_Op_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => EX_Unsigned_Op104_out,
      Q => EX_Unsigned_Op,
      R => reset_bool_for_rst
    );
EX_Use_Carry_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => EX_Use_Carry103_out,
      Q => EX_Use_Carry,
      R => reset_bool_for_rst
    );
IFetch_INST_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => IFetch_INST_0_i_2_n_0,
      I1 => reset_bool_for_rst,
      I2 => \Performance_Debug_Control.dbg_state_nohalt_reg\,
      I3 => \^wb_halted\,
      I4 => \Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg_0\,
      I5 => ex_mbar_sleep,
      O => if_fetch_without_full_or_jump
    );
IFetch_INST_0_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004440"
    )
        port map (
      I0 => \^using_lwx_swx_instr.ex_reservation_reg_1\,
      I1 => ex_mbar_decode,
      I2 => ex_first_cycle,
      I3 => ex_mbar_stall_no_sleep_1,
      I4 => ex_jump_hold,
      O => IFetch_INST_0_i_2_n_0
    );
\LOCKSTEP_Master_Out[5]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAAEAAA"
    )
        port map (
      I0 => \Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg_0\,
      I1 => \^wb_gpr_write_i_reg_0\,
      I2 => \^d\(4),
      I3 => \^d\(2),
      I4 => \^d\(3),
      I5 => \Performance_Debug_Control.dbg_state_nohalt_reg\,
      O => \^lockstep_master_out\(1)
    );
\LOCKSTEP_Master_Out[7]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAAAAAAA"
    )
        port map (
      I0 => \Performance_Debug_Control.dbg_freeze_nohalt_reg\,
      I1 => \^d\(3),
      I2 => \^d\(2),
      I3 => \^d\(4),
      I4 => \^wb_gpr_write_i_reg_0\,
      O => \^lockstep_master_out\(0)
    );
MEM_DataBus_Access_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \Using_FPGA_2.ex_load_store_instr_Inst_n_1\,
      Q => \^mem_databus_access\,
      R => '0'
    );
\MEM_DataBus_Addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^ex_piperun\,
      D => \EX_Op2_reg[0]_0\(65),
      Q => \^d\(92),
      R => reset_bool_for_rst
    );
\MEM_DataBus_Addr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^ex_piperun\,
      D => \EX_Op2_reg[0]_0\(55),
      Q => \^d\(82),
      R => reset_bool_for_rst
    );
\MEM_DataBus_Addr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^ex_piperun\,
      D => \EX_Op2_reg[0]_0\(54),
      Q => \^d\(81),
      R => reset_bool_for_rst
    );
\MEM_DataBus_Addr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^ex_piperun\,
      D => \EX_Op2_reg[0]_0\(53),
      Q => \^d\(80),
      R => reset_bool_for_rst
    );
\MEM_DataBus_Addr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^ex_piperun\,
      D => \EX_Op2_reg[0]_0\(52),
      Q => \^d\(79),
      R => reset_bool_for_rst
    );
\MEM_DataBus_Addr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^ex_piperun\,
      D => \EX_Op2_reg[0]_0\(51),
      Q => \^d\(78),
      R => reset_bool_for_rst
    );
\MEM_DataBus_Addr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^ex_piperun\,
      D => \EX_Op2_reg[0]_0\(50),
      Q => \^d\(77),
      R => reset_bool_for_rst
    );
\MEM_DataBus_Addr_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^ex_piperun\,
      D => \EX_Op2_reg[0]_0\(49),
      Q => \^d\(76),
      R => reset_bool_for_rst
    );
\MEM_DataBus_Addr_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^ex_piperun\,
      D => \EX_Op2_reg[0]_0\(48),
      Q => \^d\(75),
      R => reset_bool_for_rst
    );
\MEM_DataBus_Addr_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^ex_piperun\,
      D => \EX_Op2_reg[0]_0\(47),
      Q => \^d\(74),
      R => reset_bool_for_rst
    );
\MEM_DataBus_Addr_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^ex_piperun\,
      D => \EX_Op2_reg[0]_0\(46),
      Q => \^d\(73),
      R => reset_bool_for_rst
    );
\MEM_DataBus_Addr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^ex_piperun\,
      D => \EX_Op2_reg[0]_0\(64),
      Q => \^d\(91),
      R => reset_bool_for_rst
    );
\MEM_DataBus_Addr_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^ex_piperun\,
      D => \EX_Op2_reg[0]_0\(45),
      Q => \^d\(72),
      R => reset_bool_for_rst
    );
\MEM_DataBus_Addr_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^ex_piperun\,
      D => \EX_Op2_reg[0]_0\(44),
      Q => \^d\(71),
      R => reset_bool_for_rst
    );
\MEM_DataBus_Addr_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^ex_piperun\,
      D => \EX_Op2_reg[0]_0\(43),
      Q => \^d\(70),
      R => reset_bool_for_rst
    );
\MEM_DataBus_Addr_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^ex_piperun\,
      D => \EX_Op2_reg[0]_0\(42),
      Q => \^d\(69),
      R => reset_bool_for_rst
    );
\MEM_DataBus_Addr_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^ex_piperun\,
      D => \EX_Op2_reg[0]_0\(41),
      Q => \^d\(68),
      R => reset_bool_for_rst
    );
\MEM_DataBus_Addr_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^ex_piperun\,
      D => \EX_Op2_reg[0]_0\(40),
      Q => \^d\(67),
      R => reset_bool_for_rst
    );
\MEM_DataBus_Addr_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^ex_piperun\,
      D => \EX_Op2_reg[0]_0\(39),
      Q => \^d\(66),
      R => reset_bool_for_rst
    );
\MEM_DataBus_Addr_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^ex_piperun\,
      D => \EX_Op2_reg[0]_0\(38),
      Q => \^d\(65),
      R => reset_bool_for_rst
    );
\MEM_DataBus_Addr_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^ex_piperun\,
      D => \EX_Op2_reg[0]_0\(37),
      Q => \^d\(64),
      R => reset_bool_for_rst
    );
\MEM_DataBus_Addr_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^ex_piperun\,
      D => \EX_Op2_reg[0]_0\(36),
      Q => \^d\(63),
      R => reset_bool_for_rst
    );
\MEM_DataBus_Addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^ex_piperun\,
      D => \EX_Op2_reg[0]_0\(63),
      Q => \^d\(90),
      R => reset_bool_for_rst
    );
\MEM_DataBus_Addr_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^ex_piperun\,
      D => \EX_Op2_reg[30]\(1),
      Q => \^d\(62),
      R => reset_bool_for_rst
    );
\MEM_DataBus_Addr_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^ex_piperun\,
      D => \EX_Op2_reg[30]\(0),
      Q => \^d\(61),
      R => reset_bool_for_rst
    );
\MEM_DataBus_Addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^ex_piperun\,
      D => \EX_Op2_reg[0]_0\(62),
      Q => \^d\(89),
      R => reset_bool_for_rst
    );
\MEM_DataBus_Addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^ex_piperun\,
      D => \EX_Op2_reg[0]_0\(61),
      Q => \^d\(88),
      R => reset_bool_for_rst
    );
\MEM_DataBus_Addr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^ex_piperun\,
      D => \EX_Op2_reg[0]_0\(60),
      Q => \^d\(87),
      R => reset_bool_for_rst
    );
\MEM_DataBus_Addr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^ex_piperun\,
      D => \EX_Op2_reg[0]_0\(59),
      Q => \^d\(86),
      R => reset_bool_for_rst
    );
\MEM_DataBus_Addr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^ex_piperun\,
      D => \EX_Op2_reg[0]_0\(58),
      Q => \^d\(85),
      R => reset_bool_for_rst
    );
\MEM_DataBus_Addr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^ex_piperun\,
      D => \EX_Op2_reg[0]_0\(57),
      Q => \^d\(84),
      R => reset_bool_for_rst
    );
\MEM_DataBus_Addr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^ex_piperun\,
      D => \EX_Op2_reg[0]_0\(56),
      Q => \^d\(83),
      R => reset_bool_for_rst
    );
MEM_DataBus_Read_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^ex_piperun\,
      D => \^d\(94),
      Q => mem_databus_read,
      R => reset_bool_for_rst
    );
MEM_Sel_MEM_Res_I_reg: unisim.vcomponents.FDSE
     port map (
      C => Clk,
      CE => \^ex_piperun\,
      D => \Using_FPGA_2.ex_is_load_instr_Inst_n_3\,
      Q => MEM_Sel_MEM_Res,
      S => reset_bool_for_rst
    );
M_AXI_DP_ARVALID_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000F22"
    )
        port map (
      I0 => new_request,
      I1 => mem_write_req,
      I2 => M_AXI_DP_ARREADY,
      I3 => \EX_Op2_reg[0]_0\(33),
      I4 => reset_bool_for_rst,
      O => M_AXI_DP_ARVALID_i_reg
    );
M_AXI_DP_AWVALID_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000F88"
    )
        port map (
      I0 => new_request,
      I1 => mem_write_req,
      I2 => M_AXI_DP_AWREADY,
      I3 => \EX_Op2_reg[0]_0\(35),
      I4 => reset_bool_for_rst,
      O => M_AXI_DP_AWVALID_i_reg
    );
M_AXI_DP_WVALID_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000F88"
    )
        port map (
      I0 => new_request,
      I1 => mem_write_req,
      I2 => M_AXI_DP_WREADY,
      I3 => \EX_Op2_reg[0]_0\(34),
      I4 => reset_bool_for_rst,
      O => M_AXI_DP_WVALID_i_reg
    );
PC_Module_I: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_PC_Module_gti
     port map (
      CI => if_pc_incr_carry3,
      Clk => Clk,
      D(31) => Address(0),
      D(30) => Address(1),
      D(29) => Address(2),
      D(28) => Address(3),
      D(27) => Address(4),
      D(26) => Address(5),
      D(25) => Address(6),
      D(24) => Address(7),
      D(23) => Address(8),
      D(22) => Address(9),
      D(21) => Address(10),
      D(20) => Address(11),
      D(19) => Address(12),
      D(18) => Address(13),
      D(17) => Address(14),
      D(16) => Address(15),
      D(15) => Address(16),
      D(14) => Address(17),
      D(13) => Address(18),
      D(12) => Address(19),
      D(11) => Address(20),
      D(10) => Address(21),
      D(9) => Address(22),
      D(8) => Address(23),
      D(7) => Address(24),
      D(6) => Address(25),
      D(5) => Address(26),
      D(4) => Address(27),
      D(3) => Address(28),
      D(2) => Address(29),
      D(1) => Address(30),
      D(0) => Address(31),
      E(0) => \Use_MuxCy[3].OF_Piperun_Stage_n_2\,
      \EX_Op1_reg[10]\ => \EX_Op1_reg[10]\,
      \EX_Op1_reg[11]\ => \EX_Op1_reg[11]\,
      \EX_Op1_reg[12]\ => \EX_Op1_reg[12]\,
      \EX_Op1_reg[13]\ => \EX_Op1_reg[13]\,
      \EX_Op1_reg[14]\ => \EX_Op1_reg[14]\,
      \EX_Op1_reg[15]\ => \EX_Op1_reg[15]\,
      \EX_Op1_reg[16]\ => \EX_Op1_reg[16]\,
      \EX_Op1_reg[17]\ => \EX_Op1_reg[17]\,
      \EX_Op1_reg[18]\ => \EX_Op1_reg[18]\,
      \EX_Op1_reg[19]\ => \EX_Op1_reg[19]\,
      \EX_Op1_reg[1]\ => \EX_Op1_reg[1]\,
      \EX_Op1_reg[20]\ => \EX_Op1_reg[20]\,
      \EX_Op1_reg[21]\ => \EX_Op1_reg[21]\,
      \EX_Op1_reg[22]\ => \EX_Op1_reg[22]\,
      \EX_Op1_reg[23]\ => \EX_Op1_reg[23]\,
      \EX_Op1_reg[24]\ => \EX_Op1_reg[24]\,
      \EX_Op1_reg[25]\ => \EX_Op1_reg[25]\,
      \EX_Op1_reg[26]\ => \EX_Op1_reg[26]\,
      \EX_Op1_reg[27]\ => \EX_Op1_reg[27]\,
      \EX_Op1_reg[28]\ => \EX_Op1_reg[28]\,
      \EX_Op1_reg[29]\ => \EX_Op1_reg[29]\,
      \EX_Op1_reg[2]\ => \EX_Op1_reg[2]\,
      \EX_Op1_reg[30]\ => \EX_Op1_reg[30]\,
      \EX_Op1_reg[31]\ => \EX_Op1_reg[31]\,
      \EX_Op1_reg[3]\ => \EX_Op1_reg[3]\,
      \EX_Op1_reg[4]\ => \EX_Op1_reg[4]\,
      \EX_Op1_reg[5]\ => \EX_Op1_reg[5]\,
      \EX_Op1_reg[6]\ => \EX_Op1_reg[6]\,
      \EX_Op1_reg[7]\ => \EX_Op1_reg[7]\,
      \EX_Op1_reg[8]\ => \EX_Op1_reg[8]\,
      \EX_Op1_reg[9]\ => \EX_Op1_reg[9]\,
      I1 => I1,
      O => O87_out,
      O56_out => O56_out,
      Q(1) => p_1_in3_in,
      Q(0) => PC_Module_I_n_60,
      \Using_FPGA.Native\(31 downto 0) => \Using_FPGA.Native_13\(31 downto 0),
      \Using_FPGA.Native_0\ => \^using_fpga.native\(0),
      \Using_FPGA.Native_1\ => \^using_fpga.native\(1),
      \Using_FPGA.Native_2\ => \Using_FPGA.Native_16\,
      \Using_FPGA.Native_3\ => \Using_FPGA.Native_17\,
      \Using_FPGA.Native_4\ => \Using_FPGA.Native_18\,
      \Using_FPGA.Native_5\ => \Using_FPGA.Native_19\,
      ex_MSR(0) => ex_MSR(0),
      ex_jump_hold_reg(0) => IF_PC_Write,
      if_missed_fetch_reg => \^if_ready\,
      \if_pc_reg[0]_0\(31 downto 0) => \^d\(158 downto 127),
      \if_pc_reg[10]_0\ => O49_out,
      \if_pc_reg[11]_0\ => O51_out,
      \if_pc_reg[12]_0\ => O53_out,
      \if_pc_reg[13]_0\ => O55_out,
      \if_pc_reg[14]_0\ => O57_out,
      \if_pc_reg[15]_0\ => O59_out,
      \if_pc_reg[16]_0\ => O61_out,
      \if_pc_reg[17]_0\ => O63_out,
      \if_pc_reg[18]_0\ => O65_out,
      \if_pc_reg[19]_0\ => O67_out,
      \if_pc_reg[1]_0\ => O31_out,
      \if_pc_reg[20]_0\ => O69_out,
      \if_pc_reg[21]_0\ => O71_out,
      \if_pc_reg[22]_0\ => O73_out,
      \if_pc_reg[23]_0\ => O75_out,
      \if_pc_reg[24]_0\ => O77_out,
      \if_pc_reg[25]_0\ => O79_out,
      \if_pc_reg[26]_0\ => O81_out,
      \if_pc_reg[27]_0\ => O83_out,
      \if_pc_reg[28]_0\ => O85_out,
      \if_pc_reg[2]_0\ => O33_out,
      \if_pc_reg[3]_0\ => O35_out,
      \if_pc_reg[4]_0\ => O37_out,
      \if_pc_reg[5]_0\ => O39_out,
      \if_pc_reg[6]_0\ => O41_out,
      \if_pc_reg[7]_0\ => O43_out,
      \if_pc_reg[8]_0\ => O45_out,
      \if_pc_reg[9]_0\ => O47_out,
      if_pre_buffer_addr(0) => if_pre_buffer_addr(1),
      if_sel_input(0) => if_sel_input(0),
      lopt => \^lopt_7\,
      lopt_1 => \^lopt_8\,
      lopt_2 => \^lopt_9\,
      lopt_3 => \^lopt_10\,
      of_op1_sel_spr_pc => of_op1_sel_spr_pc,
      of_pause_reg => of_PipeRun_for_ce,
      sync_reset => reset_bool_for_rst
    );
Pause_Ack_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => mem_valid_reg_n_0,
      I1 => Write_Resp_Received,
      I2 => delay_update_idle,
      I3 => icache_idle,
      I4 => \^if_fetch_in_progress\,
      I5 => \^of_pause\,
      O => Pause_Ack0
    );
Pause_Ack_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => Pause_Ack0,
      Q => Pause_Ack,
      R => reset_bool_for_rst
    );
\Performance_Debug_Control.dbg_brki_hit_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^wb_gpr_write_i_reg_0\,
      I1 => \^d\(4),
      I2 => \^d\(2),
      I3 => \^d\(3),
      O => \^wb_halted\
    );
\Performance_Debug_Control.dbg_freeze_nohalt_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4000"
    )
        port map (
      I0 => \^d\(3),
      I1 => \^d\(2),
      I2 => \^d\(4),
      I3 => \^wb_gpr_write_i_reg_0\,
      I4 => dbg_halt_reset_mode_reg,
      O => p_4_out
    );
\Performance_Debug_Control.dbg_stop_i_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4000"
    )
        port map (
      I0 => \^d\(3),
      I1 => \^d\(2),
      I2 => \^d\(4),
      I3 => \^wb_gpr_write_i_reg_0\,
      I4 => reset_bool_for_rst,
      O => dbg_stop_i
    );
\Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6666FFF0"
    )
        port map (
      I0 => Reset_Mode(0),
      I1 => Reset_Mode(1),
      I2 => \^wb_halted\,
      I3 => dbg_halt_reset_mode_reg,
      I4 => reset_bool_for_rst,
      O => \Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg\
    );
PreFetch_Buffer_I1: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_PreFetch_Buffer_gti
     port map (
      Clk => Clk,
      D(1) => \^of_gpr_op3_rd_addr\(0),
      D(0) => \^of_gpr_op3_rd_addr\(1),
      D233_out => D233_out,
      D235_out => D235_out,
      D237_out => D237_out,
      D241_out => D241_out,
      Dbg_Clean_Stop_reg => PreFetch_Buffer_I1_n_49,
      E(0) => E(0),
      \EX_ALU_Op_reg[0]\(1) => PreFetch_Buffer_I1_n_72,
      \EX_ALU_Op_reg[0]\(0) => PreFetch_Buffer_I1_n_73,
      \EX_Branch_CMP_Op1_reg[0]\(31 downto 0) => \EX_Branch_CMP_Op1_reg[0]\(31 downto 0),
      EX_CMP_Op105_out => EX_CMP_Op105_out,
      EX_Is_Div_Instr => EX_Is_Div_Instr,
      \EX_Op2_reg[0]\(31 downto 0) => \EX_Op2_reg[0]\(31 downto 0),
      \EX_Op3_reg[0]\(31 downto 0) => \EX_Op3_reg[0]\(31 downto 0),
      EX_SWAP_Instr_reg => PreFetch_Buffer_I1_n_90,
      EX_SWAP_Instr_reg_0 => \^ex_fwd\(2),
      EX_SWAP_Instr_reg_1 => \^ex_fwd\(4),
      EX_SWAP_Instr_reg_10 => \^ex_fwd\(22),
      EX_SWAP_Instr_reg_11 => \^ex_fwd\(24),
      EX_SWAP_Instr_reg_12 => \^ex_fwd\(26),
      EX_SWAP_Instr_reg_13 => \^ex_fwd\(28),
      EX_SWAP_Instr_reg_14 => \^ex_fwd\(30),
      EX_SWAP_Instr_reg_15 => \^ex_fwd\(31),
      EX_SWAP_Instr_reg_16 => \^ex_fwd\(29),
      EX_SWAP_Instr_reg_17 => \^ex_fwd\(27),
      EX_SWAP_Instr_reg_18 => \^ex_fwd\(25),
      EX_SWAP_Instr_reg_19 => \^ex_fwd\(23),
      EX_SWAP_Instr_reg_2 => \^ex_fwd\(6),
      EX_SWAP_Instr_reg_20 => \^ex_fwd\(21),
      EX_SWAP_Instr_reg_21 => \^ex_fwd\(19),
      EX_SWAP_Instr_reg_22 => \^ex_fwd\(17),
      EX_SWAP_Instr_reg_23 => \^ex_fwd\(15),
      EX_SWAP_Instr_reg_24 => \^ex_fwd\(13),
      EX_SWAP_Instr_reg_25 => \^ex_fwd\(11),
      EX_SWAP_Instr_reg_26 => \^ex_fwd\(9),
      EX_SWAP_Instr_reg_27 => \^ex_fwd\(7),
      EX_SWAP_Instr_reg_28 => \^ex_fwd\(5),
      EX_SWAP_Instr_reg_29 => \^ex_fwd\(3),
      EX_SWAP_Instr_reg_3 => \^ex_fwd\(8),
      EX_SWAP_Instr_reg_30 => \^ex_fwd\(1),
      EX_SWAP_Instr_reg_4 => \^ex_fwd\(10),
      EX_SWAP_Instr_reg_5 => \^ex_fwd\(12),
      EX_SWAP_Instr_reg_6 => \^ex_fwd\(14),
      EX_SWAP_Instr_reg_7 => \^ex_fwd\(16),
      EX_SWAP_Instr_reg_8 => \^ex_fwd\(18),
      EX_SWAP_Instr_reg_9 => \^ex_fwd\(20),
      \EX_Sext_Op_reg[0]\(1) => PreFetch_Buffer_I1_n_88,
      \EX_Sext_Op_reg[0]\(0) => PreFetch_Buffer_I1_n_89,
      EX_Unsigned_Op104_out => EX_Unsigned_Op104_out,
      EX_Use_Carry103_out => EX_Use_Carry103_out,
      GPR_Op1(0 to 31) => GPR_Op1(0 to 31),
      GPR_Op2(0 to 31) => GPR_Op2(0 to 31),
      GPR_Op3(0 to 31) => GPR_Op3(0 to 31),
      I0 => I0,
      I041_out => I041_out,
      I1127_out => I1127_out,
      I1131_out => I1131_out,
      I1135_out => I1135_out,
      I1139_out => I1139_out,
      I1143_out => I1143_out,
      I1147_out => I1147_out,
      I1151_out => I1151_out,
      I1159_out => I1159_out,
      I139_out => I139_out,
      I143_out => I143_out,
      I147_out => I147_out,
      I151_out => I151_out,
      I155_out => I155_out,
      I159_out => I159_out,
      I163_out => I163_out,
      I167_out => I167_out,
      I171_out => I171_out,
      I175_out => I175_out,
      I179_out => I179_out,
      I183_out => I183_out,
      I4 => I4,
      I5 => I5,
      IFetch(0) => \^d\(159),
      MEM_Fwd(5 downto 0) => MEM_Fwd(5 downto 0),
      \Not_Using_TLBS.last_Valid_Instr_Addr_reg[29]\ => PreFetch_Buffer_I1_n_95,
      \Performance_Debug_Control.ex_brki_hit_reg\ => \Performance_Debug_Control.ex_brki_hit_reg\,
      Q(0) => Q(0),
      \Serial_Dbg_Intf.if_debug_ready_i_reg\(19) => \Serial_Dbg_Intf.force_stop_cmd_i_reg\(20),
      \Serial_Dbg_Intf.if_debug_ready_i_reg\(18 downto 0) => \Serial_Dbg_Intf.force_stop_cmd_i_reg\(18 downto 0),
      \Use_XX_Accesses.xx_data_reg[10]\ => \Use_XX_Accesses.xx_data_reg[10]\,
      \Use_XX_Accesses.xx_data_reg[21]\ => \Use_XX_Accesses.xx_data_reg[21]\,
      \Use_XX_Accesses.xx_data_reg[22]\ => \Use_XX_Accesses.xx_data_reg[22]\,
      \Use_XX_Accesses.xx_data_reg[23]\ => \Use_XX_Accesses.xx_data_reg[23]\,
      \Use_XX_Accesses.xx_data_reg[24]\ => \Use_XX_Accesses.xx_data_reg[24]\,
      \Use_XX_Accesses.xx_data_reg[25]\ => \Use_XX_Accesses.xx_data_reg[25]\,
      \Use_XX_Accesses.xx_data_reg[26]\ => \Use_XX_Accesses.xx_data_reg[26]\,
      \Use_XX_Accesses.xx_data_reg[27]\ => \Use_XX_Accesses.xx_data_reg[27]\,
      \Use_XX_Accesses.xx_data_reg[28]\ => \Use_XX_Accesses.xx_data_reg[28]\,
      \Use_XX_Accesses.xx_data_reg[29]\ => \Use_XX_Accesses.xx_data_reg[29]\,
      \Use_XX_Accesses.xx_data_reg[2]\ => \Use_XX_Accesses.xx_data_reg[2]\,
      \Use_XX_Accesses.xx_data_reg[30]\ => \Use_XX_Accesses.xx_data_reg[30]\,
      \Use_XX_Accesses.xx_data_reg[31]\ => \Use_XX_Accesses.xx_data_reg[31]\,
      \Use_XX_Accesses.xx_data_reg[4]\ => \Use_XX_Accesses.xx_data_reg[4]\,
      \Use_XX_Accesses.xx_data_reg[5]\ => \Use_XX_Accesses.xx_data_reg[5]\,
      \Use_XX_Accesses.xx_data_reg[6]\ => \Use_XX_Accesses.xx_data_reg[6]\,
      \Use_XX_Accesses.xx_data_reg[7]\ => \Use_XX_Accesses.xx_data_reg[7]\,
      \Use_XX_Accesses.xx_data_reg[8]\ => \Use_XX_Accesses.xx_data_reg[8]\,
      \Use_XX_Accesses.xx_data_reg[9]\ => \Use_XX_Accesses.xx_data_reg[9]\,
      \Using_FPGA.Native\ => \^using_fpga.native\(0),
      \Using_FPGA.Native_0\ => \^using_fpga.native\(1),
      \Using_FPGA.Native_1\ => \^using_fpga.native_0\(0),
      \Using_FPGA.Native_2\(0) => if_sel_input(0),
      \Using_FPGA.Native_3\ => PreFetch_Buffer_I1_n_87,
      \Using_FPGA.Native_4\ => PreFetch_Buffer_I1_n_101,
      \Using_FPGA.Native_5\ => PreFetch_Buffer_I1_n_102,
      \Using_FPGA.Native_6\(19 downto 0) => \Using_FPGA.Native_12\(19 downto 0),
      \Using_FPGA.Native_7\(25 downto 0) => \Using_FPGA.Native_15\(25 downto 0),
      WB_Byte_Access_reg(15 downto 0) => \EX_Op2_reg[0]_0\(15 downto 0),
      WB_Doublet_Access_reg => \^d\(21),
      WB_Doublet_Access_reg_0 => \^d\(19),
      WB_Doublet_Access_reg_1 => \^d\(17),
      WB_Doublet_Access_reg_10 => \^d\(12),
      WB_Doublet_Access_reg_11 => \^d\(14),
      WB_Doublet_Access_reg_12 => \^d\(16),
      WB_Doublet_Access_reg_13 => \^d\(18),
      WB_Doublet_Access_reg_14 => \^d\(20),
      WB_Doublet_Access_reg_2 => \^d\(15),
      WB_Doublet_Access_reg_3 => \^d\(13),
      WB_Doublet_Access_reg_4 => \^d\(11),
      WB_Doublet_Access_reg_5 => \^d\(9),
      WB_Doublet_Access_reg_6 => \^d\(7),
      WB_Doublet_Access_reg_7 => \^d\(6),
      WB_Doublet_Access_reg_8 => \^d\(8),
      WB_Doublet_Access_reg_9 => \^d\(10),
      ex_Write_DCache_decode_cmb => ex_Write_DCache_decode_cmb,
      ex_Write_DCache_decode_reg => ex_Write_DCache_decode_reg_n_0,
      ex_Write_ICache_i => ex_Write_ICache_i,
      ex_Write_ICache_i_cmb => ex_Write_ICache_i_cmb,
      ex_alu_sel_logic_i102_out => ex_alu_sel_logic_i102_out,
      ex_atomic_Instruction_Pair0 => ex_atomic_Instruction_Pair0,
      ex_branch_with_delayslot_reg => \^ex_piperun\,
      ex_enable_alu_i_reg => PreFetch_Buffer_I1_n_75,
      ex_enable_sext_shift_i0 => ex_enable_sext_shift_i0,
      \ex_gpr_write_addr_reg[0]\(1) => \ex_gpr_write_addr_reg_n_0_[0]\,
      \ex_gpr_write_addr_reg[0]\(0) => I2,
      \ex_gpr_write_addr_reg[4]\ => \ex_gpr_write_addr_reg_n_0_[4]\,
      ex_gpr_write_dbg => ex_gpr_write_dbg,
      ex_gpr_write_dbg_reg => PreFetch_Buffer_I1_n_105,
      ex_gpr_write_reg => PreFetch_Buffer_I1_n_52,
      ex_gpr_write_reg_0 => ex_gpr_write_reg_n_0,
      \ex_instr_reg[8]\(23) => \^of_gpr_op3_rd_addr\(2),
      \ex_instr_reg[8]\(22) => \^of_gpr_op3_rd_addr\(3),
      \ex_instr_reg[8]\(21) => \^of_gpr_op3_rd_addr\(4),
      \ex_instr_reg[8]\(20) => \^of_gpr_op1_rd_addr\(0),
      \ex_instr_reg[8]\(19) => \^of_gpr_op1_rd_addr\(1),
      \ex_instr_reg[8]\(18) => \^of_gpr_op1_rd_addr\(2),
      \ex_instr_reg[8]\(17) => \^of_gpr_op1_rd_addr\(3),
      \ex_instr_reg[8]\(16) => \^of_gpr_op1_rd_addr\(4),
      \ex_instr_reg[8]\(15) => \^of_gpr_op2_rd_addr\(0),
      \ex_instr_reg[8]\(14) => \^of_gpr_op2_rd_addr\(1),
      \ex_instr_reg[8]\(13) => \^of_gpr_op2_rd_addr\(2),
      \ex_instr_reg[8]\(12) => \^of_gpr_op2_rd_addr\(3),
      \ex_instr_reg[8]\(11) => \^of_gpr_op2_rd_addr\(4),
      \ex_instr_reg[8]\(10 downto 0) => \^of_imm_data\(10 downto 0),
      ex_is_div_instr_I_reg => PreFetch_Buffer_I1_n_53,
      ex_is_multi_instr2_reg => PreFetch_Buffer_I1_n_48,
      ex_is_multi_or_load_instr => ex_is_multi_or_load_instr,
      ex_is_multi_or_load_instr0 => ex_is_multi_or_load_instr0,
      ex_jump => ex_jump,
      ex_jump_nodelay_reg => ex_jump_nodelay_reg_n_0,
      ex_load_alu_carry96_out => ex_load_alu_carry96_out,
      ex_load_shift_carry0 => ex_load_shift_carry0,
      ex_mbar_decode => ex_mbar_decode,
      ex_mbar_decode_cmb => ex_mbar_decode_cmb,
      ex_mbar_is_sleep => ex_mbar_is_sleep,
      ex_mbar_is_sleep_cmb => ex_mbar_is_sleep_cmb,
      ex_move_to_MSR_instr113_out => ex_move_to_MSR_instr113_out,
      ex_op1_cmp_eq => ex_op1_cmp_eq,
      ex_op1_cmp_eq1 => ex_op1_cmp_eq1,
      ex_op1_cmp_eq_n5_out => ex_op1_cmp_eq_n5_out,
      ex_sel_alu_i0 => ex_sel_alu_i0,
      ex_sel_alu_i_reg => \^ex_fwd\(0),
      ex_set_bip => ex_set_bip,
      ex_valid_jump_reg => PreFetch_Buffer_I1_n_107,
      ex_valid_keep => ex_valid_keep,
      ex_valid_keep_reg => PreFetch_Buffer_I1_n_108,
      ex_valid_reg => PreFetch_Buffer_I1_n_106,
      ex_valid_reg_0 => \^ex_exception_taken\,
      ex_valid_reg_1 => \^ex_valid\,
      ex_valid_reg_2 => \Using_FPGA.Native_i_14_n_0\,
      force12_out => force12_out,
      force_Val10_out => force_Val10_out,
      force_Val2_N_reg => PreFetch_Buffer_I1_n_82,
      if_fetch_in_progress_reg => \^if_fetch_in_progress\,
      if_missed_fetch_reg => \^if_ready\,
      if_pre_buffer_addr(0) => if_pre_buffer_addr(1),
      \imm_reg_reg[0]\(15 downto 0) => \imm_reg_reg[0]\(15 downto 0),
      \in\(32) => ib_data(0),
      \in\(31) => ib_data(1),
      \in\(30) => ib_data(2),
      \in\(29) => ib_data(3),
      \in\(28) => ib_data(4),
      \in\(27) => ib_data(5),
      \in\(26) => ib_data(6),
      \in\(25) => ib_data(7),
      \in\(24) => ib_data(8),
      \in\(23) => ib_data(9),
      \in\(22) => ib_data(10),
      \in\(21) => ib_data(21),
      \in\(20) => ib_data(22),
      \in\(19) => ib_data(23),
      \in\(18) => ib_data(24),
      \in\(17) => ib_data(25),
      \in\(16) => ib_data(26),
      \in\(15) => ib_data(27),
      \in\(14) => ib_data(28),
      \in\(13) => ib_data(29),
      \in\(12) => ib_data(30),
      \in\(11) => ib_data(31),
      \in\(10) => \in\(0),
      \in\(9) => ib_data(11),
      \in\(8) => ib_data(12),
      \in\(7) => ib_data(13),
      \in\(6) => ib_data(14),
      \in\(5) => ib_data(15),
      \in\(4) => ib_data(16),
      \in\(3) => ib_data(17),
      \in\(2) => ib_data(18),
      \in\(1) => ib_data(19),
      \in\(0) => ib_data(20),
      in0 => if_fetch_without_full_or_jump,
      jump_or_not_full0 => jump_or_not_full0,
      mem_exception_from_ex => mem_exception_from_ex,
      mem_gpr_write => mem_gpr_write,
      \mem_gpr_write_addr_reg[0]\(4) => mem_gpr_write_addr(0),
      \mem_gpr_write_addr_reg[0]\(3) => mem_gpr_write_addr(1),
      \mem_gpr_write_addr_reg[0]\(2) => mem_gpr_write_addr(2),
      \mem_gpr_write_addr_reg[0]\(1) => mem_gpr_write_addr(3),
      \mem_gpr_write_addr_reg[0]\(0) => mem_gpr_write_addr(4),
      mem_is_multi_or_load_instr => mem_is_multi_or_load_instr,
      mem_valid_reg => mem_valid_reg_n_0,
      mem_valid_reg_0 => \Using_FPGA.Native_i_10_n_0\,
      of_Sel_SPR_MSR88_out => of_Sel_SPR_MSR88_out,
      of_Take_Interrupt => of_Take_Interrupt,
      of_branch_with_delayslot118_out => of_branch_with_delayslot118_out,
      of_brki_0x18 => of_brki_0x18,
      of_instr(5) => of_instr(0),
      of_instr(4) => of_instr(1),
      of_instr(3) => of_instr(2),
      of_instr(2) => of_instr(3),
      of_instr(1) => of_instr(4),
      of_instr(0) => of_instr(5),
      of_op1_sel_spr => of_op1_sel_spr,
      of_op1_sel_spr_pc => of_op1_sel_spr_pc,
      of_pause_reg => of_PipeRun_for_ce,
      of_pipe_ctrl_reg0 => of_pipe_ctrl_reg0,
      of_predecode(9) => of_predecode(1),
      of_predecode(8) => of_predecode(2),
      of_predecode(7) => of_predecode(3),
      of_predecode(6) => of_predecode(4),
      of_predecode(5) => of_predecode(5),
      of_predecode(4) => of_predecode(6),
      of_predecode(3) => of_predecode(7),
      of_predecode(2) => of_predecode(8),
      of_predecode(1) => of_predecode(9),
      of_predecode(0) => of_predecode(10),
      of_read_ex_write_op2_conflict_part1 => of_read_ex_write_op2_conflict_part1,
      of_read_ex_write_op2_conflict_part2 => of_read_ex_write_op2_conflict_part2,
      of_read_imm_reg => of_read_imm_reg,
      of_read_imm_reg_ii_reg => PreFetch_Buffer_I1_n_94,
      of_read_mem_write_op2_conflict_part1 => of_read_mem_write_op2_conflict_part1,
      of_read_mem_write_op2_conflict_part2 => of_read_mem_write_op2_conflict_part2,
      of_read_mem_write_op3_conflict_part1 => of_read_mem_write_op3_conflict_part1,
      of_read_mem_write_op3_conflict_part2 => of_read_mem_write_op3_conflict_part2,
      of_valid => of_valid,
      \out\ => ex_valid_jump,
      p_2_in => p_2_in,
      sync_reset => reset_bool_for_rst,
      use_Reg_Neg_DI1_out => use_Reg_Neg_DI1_out,
      use_Reg_Neg_S3_out => use_Reg_Neg_S3_out,
      use_Reg_Neg_S_reg => PreFetch_Buffer_I1_n_68,
      use_Reg_Neg_S_reg_0 => PreFetch_Buffer_I1_n_69,
      use_Reg_Neg_S_reg_1 => PreFetch_Buffer_I1_n_104,
      wb_exception_i_reg => \^wb_halted\,
      wb_exception_i_reg_0 => \^wb_gpr_write_i_reg_0\,
      \wb_exception_kind_i_reg[28]\(2 downto 0) => \^d\(4 downto 2),
      \wb_gpr_write_addr_reg[0]\(4) => \wb_gpr_write_addr_reg_n_0_[0]\,
      \wb_gpr_write_addr_reg[0]\(3) => \wb_gpr_write_addr_reg_n_0_[1]\,
      \wb_gpr_write_addr_reg[0]\(2) => \wb_gpr_write_addr_reg_n_0_[2]\,
      \wb_gpr_write_addr_reg[0]\(1) => \wb_gpr_write_addr_reg_n_0_[3]\,
      \wb_gpr_write_addr_reg[0]\(0) => \wb_gpr_write_addr_reg_n_0_[4]\,
      wb_valid_reg => \EX_Op3[0]_i_5_n_0\
    );
Sleep_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sleep_decode\,
      I1 => Sleep_Out,
      O => Sleep
    );
Trace_Exception_Taken_INST_0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA2A"
    )
        port map (
      I0 => \^wb_gpr_write_i_reg_0\,
      I1 => \^d\(4),
      I2 => \^d\(2),
      I3 => \^d\(3),
      O => \^d\(5)
    );
Trace_MB_Halted_INST_0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAAAAAAA"
    )
        port map (
      I0 => \Performance_Debug_Control.dbg_state_nohalt_reg\,
      I1 => \^d\(3),
      I2 => \^d\(2),
      I3 => \^d\(4),
      I4 => \^wb_gpr_write_i_reg_0\,
      O => \^d\(160)
    );
\Trace_New_Reg_Value[0]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBB888B8888"
    )
        port map (
      I0 => \Using_FPGA.Native_14\(15),
      I1 => \^d\(5),
      I2 => wb_doublet_access,
      I3 => \^wb_byte_access\,
      I4 => \Use_DLMB.wb_dlmb_valid_read_data_reg[24]\,
      I5 => \WB_MEM_Result_reg[0]\(15),
      O => \^d\(21)
    );
\Trace_New_Reg_Value[10]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBB888B8888"
    )
        port map (
      I0 => \Using_FPGA.Native_14\(5),
      I1 => \^d\(5),
      I2 => wb_doublet_access,
      I3 => \^wb_byte_access\,
      I4 => \Use_DLMB.wb_dlmb_valid_read_data_reg[18]\,
      I5 => \WB_MEM_Result_reg[0]\(5),
      O => \^d\(11)
    );
\Trace_New_Reg_Value[11]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBB888B8888"
    )
        port map (
      I0 => \Using_FPGA.Native_14\(4),
      I1 => \^d\(5),
      I2 => wb_doublet_access,
      I3 => \^wb_byte_access\,
      I4 => \Use_DLMB.wb_dlmb_valid_read_data_reg[19]\,
      I5 => \WB_MEM_Result_reg[0]\(4),
      O => \^d\(10)
    );
\Trace_New_Reg_Value[12]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBB888B8888"
    )
        port map (
      I0 => \Using_FPGA.Native_14\(3),
      I1 => \^d\(5),
      I2 => wb_doublet_access,
      I3 => \^wb_byte_access\,
      I4 => \Use_DLMB.wb_dlmb_valid_read_data_reg[20]\,
      I5 => \WB_MEM_Result_reg[0]\(3),
      O => \^d\(9)
    );
\Trace_New_Reg_Value[13]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBB888B8888"
    )
        port map (
      I0 => \Using_FPGA.Native_14\(2),
      I1 => \^d\(5),
      I2 => wb_doublet_access,
      I3 => \^wb_byte_access\,
      I4 => \Use_DLMB.wb_dlmb_valid_read_data_reg[21]\,
      I5 => \WB_MEM_Result_reg[0]\(2),
      O => \^d\(8)
    );
\Trace_New_Reg_Value[14]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBB888B8888"
    )
        port map (
      I0 => \Using_FPGA.Native_14\(1),
      I1 => \^d\(5),
      I2 => wb_doublet_access,
      I3 => \^wb_byte_access\,
      I4 => \Use_DLMB.wb_dlmb_valid_read_data_reg[22]\,
      I5 => \WB_MEM_Result_reg[0]\(1),
      O => \^d\(7)
    );
\Trace_New_Reg_Value[15]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBB888B8888"
    )
        port map (
      I0 => \Using_FPGA.Native_14\(0),
      I1 => \^d\(5),
      I2 => wb_doublet_access,
      I3 => \^wb_byte_access\,
      I4 => \Use_DLMB.wb_dlmb_valid_read_data_reg[23]\,
      I5 => \WB_MEM_Result_reg[0]\(0),
      O => \^d\(6)
    );
\Trace_New_Reg_Value[1]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBB888B8888"
    )
        port map (
      I0 => \Using_FPGA.Native_14\(14),
      I1 => \^d\(5),
      I2 => wb_doublet_access,
      I3 => \^wb_byte_access\,
      I4 => \Use_DLMB.wb_dlmb_valid_read_data_reg[25]\,
      I5 => \WB_MEM_Result_reg[0]\(14),
      O => \^d\(20)
    );
\Trace_New_Reg_Value[2]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBB888B8888"
    )
        port map (
      I0 => \Using_FPGA.Native_14\(13),
      I1 => \^d\(5),
      I2 => wb_doublet_access,
      I3 => \^wb_byte_access\,
      I4 => \Use_DLMB.wb_dlmb_valid_read_data_reg[26]\,
      I5 => \WB_MEM_Result_reg[0]\(13),
      O => \^d\(19)
    );
\Trace_New_Reg_Value[3]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBB888B8888"
    )
        port map (
      I0 => \Using_FPGA.Native_14\(12),
      I1 => \^d\(5),
      I2 => wb_doublet_access,
      I3 => \^wb_byte_access\,
      I4 => \Use_DLMB.wb_dlmb_valid_read_data_reg[27]\,
      I5 => \WB_MEM_Result_reg[0]\(12),
      O => \^d\(18)
    );
\Trace_New_Reg_Value[4]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBB888B8888"
    )
        port map (
      I0 => \Using_FPGA.Native_14\(11),
      I1 => \^d\(5),
      I2 => wb_doublet_access,
      I3 => \^wb_byte_access\,
      I4 => \Use_DLMB.wb_dlmb_valid_read_data_reg[28]\,
      I5 => \WB_MEM_Result_reg[0]\(11),
      O => \^d\(17)
    );
\Trace_New_Reg_Value[5]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBB888B8888"
    )
        port map (
      I0 => \Using_FPGA.Native_14\(10),
      I1 => \^d\(5),
      I2 => wb_doublet_access,
      I3 => \^wb_byte_access\,
      I4 => \Use_DLMB.wb_dlmb_valid_read_data_reg[29]\,
      I5 => \WB_MEM_Result_reg[0]\(10),
      O => \^d\(16)
    );
\Trace_New_Reg_Value[6]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBB888B8888"
    )
        port map (
      I0 => \Using_FPGA.Native_14\(9),
      I1 => \^d\(5),
      I2 => wb_doublet_access,
      I3 => \^wb_byte_access\,
      I4 => \Use_DLMB.wb_dlmb_valid_read_data_reg[30]\,
      I5 => \WB_MEM_Result_reg[0]\(9),
      O => \^d\(15)
    );
\Trace_New_Reg_Value[7]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBB888B8888"
    )
        port map (
      I0 => \Using_FPGA.Native_14\(8),
      I1 => \^d\(5),
      I2 => wb_doublet_access,
      I3 => \^wb_byte_access\,
      I4 => \Use_DLMB.wb_dlmb_valid_read_data_reg[31]\,
      I5 => \WB_MEM_Result_reg[0]\(8),
      O => \^d\(14)
    );
\Trace_New_Reg_Value[8]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBB888B8888"
    )
        port map (
      I0 => \Using_FPGA.Native_14\(7),
      I1 => \^d\(5),
      I2 => wb_doublet_access,
      I3 => \^wb_byte_access\,
      I4 => \Use_DLMB.wb_dlmb_valid_read_data_reg[16]\,
      I5 => \WB_MEM_Result_reg[0]\(7),
      O => \^d\(13)
    );
\Trace_New_Reg_Value[9]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBB888B8888"
    )
        port map (
      I0 => \Using_FPGA.Native_14\(6),
      I1 => \^d\(5),
      I2 => wb_doublet_access,
      I3 => \^wb_byte_access\,
      I4 => \Use_DLMB.wb_dlmb_valid_read_data_reg[17]\,
      I5 => \WB_MEM_Result_reg[0]\(6),
      O => \^d\(12)
    );
\Trace_Reg_Addr[0]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8AAAAAAA"
    )
        port map (
      I0 => \wb_gpr_write_addr_reg_n_0_[0]\,
      I1 => \^d\(2),
      I2 => \^d\(3),
      I3 => \^wb_gpr_write_i_reg_0\,
      I4 => \^d\(4),
      O => \^d\(26)
    );
\Trace_Reg_Addr[1]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAAAAAAA"
    )
        port map (
      I0 => \wb_gpr_write_addr_reg_n_0_[1]\,
      I1 => \^d\(2),
      I2 => \^d\(3),
      I3 => \^wb_gpr_write_i_reg_0\,
      I4 => \^d\(4),
      O => \^d\(25)
    );
\Trace_Reg_Addr[2]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAAAAAAA"
    )
        port map (
      I0 => \wb_gpr_write_addr_reg_n_0_[2]\,
      I1 => \^d\(2),
      I2 => \^d\(3),
      I3 => \^wb_gpr_write_i_reg_0\,
      I4 => \^d\(4),
      O => \^d\(24)
    );
\Trace_Reg_Addr[3]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAAAAAAA"
    )
        port map (
      I0 => \wb_gpr_write_addr_reg_n_0_[3]\,
      I1 => \^d\(2),
      I2 => \^d\(3),
      I3 => \^wb_gpr_write_i_reg_0\,
      I4 => \^d\(4),
      O => \^d\(23)
    );
\Trace_Reg_Addr[4]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8AAAAAAA"
    )
        port map (
      I0 => \wb_gpr_write_addr_reg_n_0_[4]\,
      I1 => \^d\(2),
      I2 => \^d\(3),
      I3 => \^wb_gpr_write_i_reg_0\,
      I4 => \^d\(4),
      O => \^d\(22)
    );
Trace_Reg_Write_INST_0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEEEEEE"
    )
        port map (
      I0 => \^wb_msr_clear_ie\,
      I1 => wb_reset,
      I2 => \^wb_gpr_write_i_reg_0\,
      I3 => wb_gpr_write_i,
      I4 => \^wb_valid_reg_0\,
      O => \^d\(27)
    );
Trace_Reg_Write_INST_0_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^d\(4),
      I1 => \^wb_gpr_write_i_reg_0\,
      I2 => \^d\(3),
      I3 => \^d\(2),
      O => \^wb_msr_clear_ie\
    );
Trace_Valid_Instr_INST_0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8AAAAAAA"
    )
        port map (
      I0 => \^wb_valid_reg_0\,
      I1 => \^d\(3),
      I2 => \^d\(2),
      I3 => \^d\(4),
      I4 => \^wb_gpr_write_i_reg_0\,
      O => \^d\(28)
    );
Trace_WB_Jump_Taken_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^mem_piperun\,
      D => mem_jump_taken,
      Q => \^d\(1),
      R => reset_bool_for_rst
    );
\Use_MuxCy[10].OF_Piperun_Stage\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_and_239
     port map (
      lopt => lopt_33,
      lopt_1 => lopt_34,
      lopt_2 => lopt_35,
      mem_is_multi_or_load_instr_reg => PreFetch_Buffer_I1_n_104,
      of_PipeRun_carry_1 => of_PipeRun_carry_1,
      of_PipeRun_carry_2 => of_PipeRun_carry_2
    );
\Use_MuxCy[11].OF_Piperun_Stage\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_and_240
     port map (
      LOCKSTEP_Master_Out(0) => \^lockstep_master_out\(0),
      \Using_FPGA.Native\ => \Using_FPGA.Native_10\,
      \Using_FPGA.Native_0\ => PreFetch_Buffer_I1_n_94,
      ex_MSR_cmb2_out(0) => \Data_Flow_I/msr_reg_i/ex_MSR_cmb2_out\(30),
      ex_Write_ICache_i => ex_Write_ICache_i,
      ex_jump => ex_jump,
      ex_jump_nodelay_reg => \Use_MuxCy[11].OF_Piperun_Stage_n_2\,
      ex_jump_nodelay_reg_0 => ex_jump_nodelay_reg_n_0,
      ex_jump_nodelay_reg_1 => jump_logic_I1_n_5,
      ex_valid_reg => \^using_lwx_swx_instr.ex_reservation_reg_1\,
      ex_valid_reg_0 => \^ex_exception_taken\,
      ex_write_icache_done_i => ex_write_icache_done_i,
      ex_write_icache_done_i_reg => \Use_MuxCy[11].OF_Piperun_Stage_n_1\,
      icache_idle => icache_idle,
      if_missed_fetch_reg => \Using_ICache_Carry_Chain.ib_ready_MMU_carry_or_n_1\,
      lopt => lopt_33,
      lopt_1 => lopt_34,
      lopt_2 => lopt_35,
      mem_exception_from_ex => mem_exception_from_ex,
      mem_valid_reg => mem_valid_reg_n_0,
      of_MSR(0) => of_MSR(0),
      of_PipeRun_carry_1 => of_PipeRun_carry_1,
      of_PipeRun_for_ce => of_PipeRun_for_ce,
      of_Take_Interrupt => of_Take_Interrupt,
      of_Take_Interrupt_hold => of_Take_Interrupt_hold,
      of_Take_Interrupt_hold_reg => \Use_MuxCy[11].OF_Piperun_Stage_n_4\,
      of_branch_with_delayslot118_out => of_branch_with_delayslot118_out,
      of_pause => \^of_pause\,
      of_read_imm_reg_ii => of_read_imm_reg_ii,
      of_read_imm_reg_ii_reg => \Use_MuxCy[11].OF_Piperun_Stage_n_3\,
      sync_reset => reset_bool_for_rst,
      wb_exception_i_reg => \^wb_gpr_write_i_reg_0\,
      \wb_exception_kind_i_reg[28]\ => \^wb_msr_clear_ie\
    );
\Use_MuxCy[1].OF_Piperun_Stage\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_and_241
     port map (
      \Performance_Debug_Control.dbg_stop_if_delay_i_reg\(0) => \Serial_Dbg_Intf.force_stop_cmd_i_reg\(19),
      \Performance_Debug_Control.ex_dbg_pc_hit_i_reg\ => \Performance_Debug_Control.ex_dbg_pc_hit_i_reg_1\,
      \Using_LWX_SWX_instr.ex_reservation_reg\ => \^using_lwx_swx_instr.ex_reservation_reg_1\,
      ex_Interrupt_Brk_combo_reg => \^ex_interrupt_i\,
      ex_Take_Intr_or_Exc_reg => \^ex_take_intr_or_exc\,
      ex_Write_ICache_i => ex_Write_ICache_i,
      ex_valid_reg => \^ex_valid\,
      ex_write_icache_done_i => ex_write_icache_done_i,
      icache_idle => icache_idle,
      lopt => lopt_17,
      lopt_1 => lopt_18,
      lopt_2 => lopt_19,
      mem_valid_reg => \^mem_piperun\,
      of_PipeRun_carry_10 => of_PipeRun_carry_10
    );
\Use_MuxCy[2].OF_Piperun_Stage\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_and_242
     port map (
      \Using_FPGA.Native\ => \Use_MuxCy[2].OF_Piperun_Stage_n_1\,
      ex_Take_Intr_or_Exc_reg => \^ex_take_intr_or_exc\,
      ex_branch_with_delayslot_reg => jump_logic_I1_n_6,
      ex_first_cycle => ex_first_cycle,
      ex_jump_hold => ex_jump_hold,
      ex_mbar_decode => ex_mbar_decode,
      ex_mbar_sleep => ex_mbar_sleep,
      ex_mbar_stall_no_sleep_1 => ex_mbar_stall_no_sleep_1,
      lopt => lopt_20,
      lopt_1 => lopt_21,
      lopt_2 => lopt_22,
      lopt_3 => lopt_23,
      lopt_4 => lopt_24,
      lopt_5 => of_pipe_ctrl_reg0,
      lopt_6 => lopt_25,
      lopt_7 => lopt_26,
      lopt_8 => A,
      of_PipeRun_carry_10 => of_PipeRun_carry_10,
      of_PipeRun_carry_9 => of_PipeRun_carry_9
    );
\Use_MuxCy[3].OF_Piperun_Stage\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_and_243
     port map (
      E(0) => \Use_MuxCy[3].OF_Piperun_Stage_n_2\,
      I0 => I0,
      \Performance_Debug_Control.dbg_freeze_nohalt_reg\ => \Performance_Debug_Control.dbg_freeze_nohalt_reg\,
      \Performance_Debug_Control.ex_dbg_pc_hit_i_reg\ => \Performance_Debug_Control.ex_dbg_pc_hit_i_reg\,
      \Performance_Debug_Control.ex_dbg_pc_hit_i_reg_0\ => \Performance_Debug_Control.ex_dbg_pc_hit_i_reg_1\,
      \Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg\ => \Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg\,
      Q(2 downto 0) => \^d\(4 downto 2),
      \Use_Async_Reset.sync_reset_reg\ => mem_valid_i_2_n_0,
      \Using_FPGA.Native\ => \^ex_piperun\,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_11\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_16\,
      ex_Interrupt_Brk_combo_reg => \Using_FPGA_3.ex_clear_MSR_BIP_instr_Inst_n_0\,
      ex_MSR_cmb2_out(0) => \Data_Flow_I/msr_reg_i/ex_MSR_cmb2_out\(30),
      ex_Take_Intr_or_Exc_reg => mem_valid_i_3_n_0,
      \ex_gpr_write_addr_reg[4]\ => \ex_gpr_write_addr_reg_n_0_[4]\,
      ex_gpr_write_dbg => ex_gpr_write_dbg,
      ex_gpr_write_reg => ex_gpr_write_reg_n_0,
      ex_valid_reg => \^ex_exception_taken\,
      lopt => lopt_20,
      lopt_1 => lopt_21,
      lopt_2 => lopt_22,
      mem_exception_from_ex => mem_exception_from_ex,
      mem_gpr_write => mem_gpr_write,
      mem_gpr_write_dbg => mem_gpr_write_dbg,
      mem_gpr_write_dbg_reg => \Use_MuxCy[3].OF_Piperun_Stage_n_7\,
      mem_gpr_write_reg => \Use_MuxCy[3].OF_Piperun_Stage_n_6\,
      mem_valid_reg => \Use_MuxCy[3].OF_Piperun_Stage_n_3\,
      mem_valid_reg_0 => \^wb_exception_i_reg_0\,
      mem_valid_reg_1 => mem_valid_reg_n_0,
      mem_valid_reg_2 => \^mem_piperun\,
      of_PipeRun_carry_9 => of_PipeRun_carry_9,
      of_clear_MSR_BIP_hold_cmb92_out => of_clear_MSR_BIP_hold_cmb92_out,
      of_clear_MSR_BIP_hold_s => of_clear_MSR_BIP_hold_s,
      of_pause_reg => of_PipeRun_for_ce,
      of_set_MSR_IE_hold_reg => \Use_MuxCy[3].OF_Piperun_Stage_n_5\,
      of_set_MSR_IE_hold_reg_0 => of_set_MSR_IE_hold_reg_n_0,
      p_44_out => p_44_out,
      sync_reset => reset_bool_for_rst,
      wb_exception_i_reg => \^wb_gpr_write_i_reg_0\,
      \wb_exception_kind_i_reg[28]\ => \^wb_msr_clear_ie\
    );
\Use_MuxCy[4].OF_Piperun_Stage\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_and_244
     port map (
      ex_branch_with_delayslot_reg => \^ex_piperun\,
      lopt => lopt_23,
      lopt_1 => lopt_24,
      of_PipeRun_carry_7 => of_PipeRun_carry_7,
      of_pipe_ctrl_reg0 => of_pipe_ctrl_reg0
    );
\Use_MuxCy[5].OF_Piperun_Stage\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_and_245
     port map (
      A => A,
      lopt => lopt_25,
      lopt_1 => lopt_26,
      of_PipeRun_carry_6 => of_PipeRun_carry_6,
      of_PipeRun_carry_7 => of_PipeRun_carry_7
    );
\Use_MuxCy[6].OF_Piperun_Stage\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_and_246
     port map (
      lopt => lopt_27,
      lopt_1 => lopt_28,
      lopt_2 => PreFetch_Buffer_I1_n_68,
      lopt_3 => lopt_29,
      lopt_4 => lopt_30,
      lopt_5 => PreFetch_Buffer_I1_n_69,
      lopt_6 => lopt_31,
      lopt_7 => lopt_32,
      lopt_8 => \Using_FPGA_4.of_read_ex_write_op3_conflict_INST2_n_0\,
      mem_is_multi_or_load_instr_reg => \Using_FPGA_4.of_read_mem_write_op1_conflict_INST2_n_0\,
      of_PipeRun_carry_5 => of_PipeRun_carry_5,
      of_PipeRun_carry_6 => of_PipeRun_carry_6
    );
\Use_MuxCy[7].OF_Piperun_Stage\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_and_247
     port map (
      ex_is_multi_or_load_instr_reg => PreFetch_Buffer_I1_n_68,
      lopt => lopt_27,
      lopt_1 => lopt_28,
      of_PipeRun_carry_4 => of_PipeRun_carry_4,
      of_PipeRun_carry_5 => of_PipeRun_carry_5
    );
\Use_MuxCy[8].OF_Piperun_Stage\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_and_248
     port map (
      lopt => lopt_29,
      lopt_1 => lopt_30,
      mem_is_multi_or_load_instr_reg => PreFetch_Buffer_I1_n_69,
      of_PipeRun_carry_3 => of_PipeRun_carry_3,
      of_PipeRun_carry_4 => of_PipeRun_carry_4
    );
\Use_MuxCy[9].OF_Piperun_Stage\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_and_249
     port map (
      \Using_FPGA.Native\ => \Using_FPGA_4.of_read_ex_write_op3_conflict_INST2_n_0\,
      lopt => lopt_31,
      lopt_1 => lopt_32,
      of_PipeRun_carry_2 => of_PipeRun_carry_2,
      of_PipeRun_carry_3 => of_PipeRun_carry_3
    );
\Using_FPGA.Gen_Bits[28].MEM_EX_Result_Inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_250
     port map (
      Clk => Clk,
      D(0) => mem_exception_kind(28),
      \Performance_Debug_Control.dbg_stop_if_delay_i_reg\ => \Performance_Debug_Control.dbg_stop_if_delay_i_reg_0\,
      ex_branch_with_delayslot_reg => \^ex_piperun\,
      mem_exception_from_ex => mem_exception_from_ex,
      sync_reset => reset_bool_for_rst
    );
\Using_FPGA.Gen_Bits[30].MEM_EX_Result_Inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_251
     port map (
      Clk => Clk,
      D(0) => mem_exception_kind(30),
      \Performance_Debug_Control.dbg_stop_if_delay_i_reg\(0) => \Serial_Dbg_Intf.force_stop_cmd_i_reg\(19),
      \Performance_Debug_Control.ex_dbg_pc_hit_i_reg\ => \Performance_Debug_Control.ex_dbg_pc_hit_i_reg_1\,
      ex_Interrupt_Brk_combo_reg => \^ex_interrupt_i\,
      ex_branch_with_delayslot_reg => \^ex_piperun\,
      ex_valid_reg => \^ex_valid\,
      mem_exception_from_ex => mem_exception_from_ex,
      sync_reset => reset_bool_for_rst
    );
\Using_FPGA.Gen_Bits[31].MEM_EX_Result_Inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_252
     port map (
      Clk => Clk,
      D(0) => mem_exception_kind(31),
      ex_branch_with_delayslot_reg => \^ex_piperun\,
      ex_exception_no_load_store_mask => ex_exception_no_load_store_mask,
      mem_exception_from_ex => mem_exception_from_ex,
      sync_reset => reset_bool_for_rst
    );
\Using_FPGA.Native_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => mem_valid_reg_n_0,
      I1 => mem_gpr_write,
      O => \Using_FPGA.Native_i_10_n_0\
    );
\Using_FPGA.Native_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^ex_valid\,
      I1 => ex_gpr_write_reg_n_0,
      O => \Using_FPGA.Native_i_14_n_0\
    );
\Using_FPGA.Native_i_17__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^mem_write_dcache\,
      I1 => delay_update_idle,
      O => DIBDI(0)
    );
\Using_FPGA.Native_i_1__0__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45555555"
    )
        port map (
      I0 => \Performance_Debug_Control.dbg_freeze_nohalt_reg\,
      I1 => \^d\(3),
      I2 => \^d\(2),
      I3 => \^d\(4),
      I4 => \^wb_gpr_write_i_reg_0\,
      O => MEM_WB_Sel_Mem_PC
    );
\Using_FPGA.Native_i_1__151\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => \EX_Op2_reg[30]\(0),
      I1 => swap_result(0),
      I2 => ex_swap_instr,
      I3 => \Data_Flow_I/Shift_Logic_Module_I/O\,
      I4 => ex_sel_alu,
      O => \^ex_fwd\(31)
    );
\Using_FPGA.Native_i_1__152\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => \EX_Op2_reg[30]\(1),
      I1 => swap_result(1),
      I2 => ex_swap_instr,
      I3 => \Data_Flow_I/Shift_Logic_Module_I/O31_out\,
      I4 => ex_sel_alu,
      O => \^ex_fwd\(30)
    );
\Using_FPGA.Native_i_1__153\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => \EX_Op2_reg[0]_0\(36),
      I1 => swap_result(2),
      I2 => ex_swap_instr,
      I3 => \Data_Flow_I/Shift_Logic_Module_I/O30_out\,
      I4 => ex_sel_alu,
      O => \^ex_fwd\(29)
    );
\Using_FPGA.Native_i_1__154\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => \EX_Op2_reg[0]_0\(37),
      I1 => swap_result(3),
      I2 => ex_swap_instr,
      I3 => \Data_Flow_I/Shift_Logic_Module_I/O29_out\,
      I4 => ex_sel_alu,
      O => \^ex_fwd\(28)
    );
\Using_FPGA.Native_i_1__155\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => \EX_Op2_reg[0]_0\(38),
      I1 => swap_result(4),
      I2 => ex_swap_instr,
      I3 => \Data_Flow_I/Shift_Logic_Module_I/O28_out\,
      I4 => ex_sel_alu,
      O => \^ex_fwd\(27)
    );
\Using_FPGA.Native_i_1__156\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => \EX_Op2_reg[0]_0\(39),
      I1 => swap_result(5),
      I2 => ex_swap_instr,
      I3 => \Data_Flow_I/Shift_Logic_Module_I/O27_out\,
      I4 => ex_sel_alu,
      O => \^ex_fwd\(26)
    );
\Using_FPGA.Native_i_1__157\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => \EX_Op2_reg[0]_0\(40),
      I1 => swap_result(6),
      I2 => ex_swap_instr,
      I3 => \Data_Flow_I/Shift_Logic_Module_I/O26_out\,
      I4 => ex_sel_alu,
      O => \^ex_fwd\(25)
    );
\Using_FPGA.Native_i_1__158\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => \EX_Op2_reg[0]_0\(41),
      I1 => swap_result(7),
      I2 => ex_swap_instr,
      I3 => \Data_Flow_I/Shift_Logic_Module_I/O24_out\,
      I4 => ex_sel_alu,
      O => \^ex_fwd\(24)
    );
\Using_FPGA.Native_i_1__159\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => \EX_Op2_reg[0]_0\(42),
      I1 => swap_result(8),
      I2 => ex_swap_instr,
      I3 => \Data_Flow_I/Shift_Logic_Module_I/O23_out\,
      I4 => ex_sel_alu,
      O => \^ex_fwd\(23)
    );
\Using_FPGA.Native_i_1__160\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => \EX_Op2_reg[0]_0\(43),
      I1 => swap_result(9),
      I2 => ex_swap_instr,
      I3 => \Data_Flow_I/Shift_Logic_Module_I/O22_out\,
      I4 => ex_sel_alu,
      O => \^ex_fwd\(22)
    );
\Using_FPGA.Native_i_1__161\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => \EX_Op2_reg[0]_0\(44),
      I1 => swap_result(10),
      I2 => ex_swap_instr,
      I3 => \Data_Flow_I/Shift_Logic_Module_I/O21_out\,
      I4 => ex_sel_alu,
      O => \^ex_fwd\(21)
    );
\Using_FPGA.Native_i_1__162\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => \EX_Op2_reg[0]_0\(45),
      I1 => swap_result(11),
      I2 => ex_swap_instr,
      I3 => \Data_Flow_I/Shift_Logic_Module_I/O20_out\,
      I4 => ex_sel_alu,
      O => \^ex_fwd\(20)
    );
\Using_FPGA.Native_i_1__163\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => \EX_Op2_reg[0]_0\(46),
      I1 => swap_result(12),
      I2 => ex_swap_instr,
      I3 => \Data_Flow_I/Shift_Logic_Module_I/O19_out\,
      I4 => ex_sel_alu,
      O => \^ex_fwd\(19)
    );
\Using_FPGA.Native_i_1__164\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => \EX_Op2_reg[0]_0\(47),
      I1 => swap_result(13),
      I2 => ex_swap_instr,
      I3 => \Data_Flow_I/Shift_Logic_Module_I/O18_out\,
      I4 => ex_sel_alu,
      O => \^ex_fwd\(18)
    );
\Using_FPGA.Native_i_1__165\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => \EX_Op2_reg[0]_0\(48),
      I1 => swap_result(14),
      I2 => ex_swap_instr,
      I3 => \Data_Flow_I/Shift_Logic_Module_I/O17_out\,
      I4 => ex_sel_alu,
      O => \^ex_fwd\(17)
    );
\Using_FPGA.Native_i_1__166\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => \EX_Op2_reg[0]_0\(49),
      I1 => swap_result(15),
      I2 => ex_swap_instr,
      I3 => \Data_Flow_I/Shift_Logic_Module_I/O15_out\,
      I4 => ex_sel_alu,
      O => \^ex_fwd\(16)
    );
\Using_FPGA.Native_i_1__167\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => \EX_Op2_reg[0]_0\(50),
      I1 => swap_result(16),
      I2 => ex_swap_instr,
      I3 => \Data_Flow_I/Shift_Logic_Module_I/O14_out\,
      I4 => ex_sel_alu,
      O => \^ex_fwd\(15)
    );
\Using_FPGA.Native_i_1__168\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => \EX_Op2_reg[0]_0\(51),
      I1 => swap_result(17),
      I2 => ex_swap_instr,
      I3 => \Data_Flow_I/Shift_Logic_Module_I/O13_out\,
      I4 => ex_sel_alu,
      O => \^ex_fwd\(14)
    );
\Using_FPGA.Native_i_1__169\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => \EX_Op2_reg[0]_0\(52),
      I1 => swap_result(18),
      I2 => ex_swap_instr,
      I3 => \Data_Flow_I/Shift_Logic_Module_I/O12_out\,
      I4 => ex_sel_alu,
      O => \^ex_fwd\(13)
    );
\Using_FPGA.Native_i_1__170\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => \EX_Op2_reg[0]_0\(53),
      I1 => swap_result(19),
      I2 => ex_swap_instr,
      I3 => \Data_Flow_I/Shift_Logic_Module_I/O11_out\,
      I4 => ex_sel_alu,
      O => \^ex_fwd\(12)
    );
\Using_FPGA.Native_i_1__171\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => \EX_Op2_reg[0]_0\(54),
      I1 => swap_result(20),
      I2 => ex_swap_instr,
      I3 => \Data_Flow_I/Shift_Logic_Module_I/O10_out\,
      I4 => ex_sel_alu,
      O => \^ex_fwd\(11)
    );
\Using_FPGA.Native_i_1__172\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => \EX_Op2_reg[0]_0\(55),
      I1 => swap_result(21),
      I2 => ex_swap_instr,
      I3 => \Data_Flow_I/Shift_Logic_Module_I/O9_out\,
      I4 => ex_sel_alu,
      O => \^ex_fwd\(10)
    );
\Using_FPGA.Native_i_1__173\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => \EX_Op2_reg[0]_0\(56),
      I1 => swap_result(22),
      I2 => ex_swap_instr,
      I3 => \Data_Flow_I/Shift_Logic_Module_I/O8_out\,
      I4 => ex_sel_alu,
      O => \^ex_fwd\(9)
    );
\Using_FPGA.Native_i_1__174\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => \EX_Op2_reg[0]_0\(57),
      I1 => swap_result(23),
      I2 => ex_swap_instr,
      I3 => \Data_Flow_I/Shift_Logic_Module_I/O7_out\,
      I4 => ex_sel_alu,
      O => \^ex_fwd\(8)
    );
\Using_FPGA.Native_i_1__175\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => \EX_Op2_reg[0]_0\(58),
      I1 => swap_result_reg(7),
      I2 => ex_swap_instr,
      I3 => \Data_Flow_I/Shift_Logic_Module_I/O6_out\,
      I4 => ex_sel_alu,
      O => \^ex_fwd\(7)
    );
\Using_FPGA.Native_i_1__176\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => \EX_Op2_reg[0]_0\(59),
      I1 => swap_result_reg(6),
      I2 => ex_swap_instr,
      I3 => \Data_Flow_I/Shift_Logic_Module_I/O5_out\,
      I4 => ex_sel_alu,
      O => \^ex_fwd\(6)
    );
\Using_FPGA.Native_i_1__177\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => \EX_Op2_reg[0]_0\(60),
      I1 => swap_result_reg(5),
      I2 => ex_swap_instr,
      I3 => \Data_Flow_I/Shift_Logic_Module_I/O4_out\,
      I4 => ex_sel_alu,
      O => \^ex_fwd\(5)
    );
\Using_FPGA.Native_i_1__178\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => \EX_Op2_reg[0]_0\(61),
      I1 => swap_result_reg(4),
      I2 => ex_swap_instr,
      I3 => \Data_Flow_I/Shift_Logic_Module_I/O3_out\,
      I4 => ex_sel_alu,
      O => \^ex_fwd\(4)
    );
\Using_FPGA.Native_i_1__179\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => \EX_Op2_reg[0]_0\(62),
      I1 => swap_result_reg(3),
      I2 => ex_swap_instr,
      I3 => \Data_Flow_I/Shift_Logic_Module_I/O2_out\,
      I4 => ex_sel_alu,
      O => \^ex_fwd\(3)
    );
\Using_FPGA.Native_i_1__180\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => \EX_Op2_reg[0]_0\(63),
      I1 => swap_result_reg(2),
      I2 => ex_swap_instr,
      I3 => \Data_Flow_I/Shift_Logic_Module_I/O1_out\,
      I4 => ex_sel_alu,
      O => \^ex_fwd\(2)
    );
\Using_FPGA.Native_i_1__181\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => \EX_Op2_reg[0]_0\(64),
      I1 => swap_result_reg(1),
      I2 => ex_swap_instr,
      I3 => \Data_Flow_I/Shift_Logic_Module_I/O0_out\,
      I4 => ex_sel_alu,
      O => \^ex_fwd\(1)
    );
\Using_FPGA.Native_i_1__185\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => reset_bool_for_rst,
      I1 => EX_Is_Div_Instr,
      O => R
    );
\Using_FPGA.Native_i_1__186\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^d\(4),
      O => I1_3
    );
\Using_FPGA.Native_i_1__187\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0020"
    )
        port map (
      I0 => icache_idle,
      I1 => \^using_lwx_swx_instr.ex_reservation_reg_1\,
      I2 => ex_Write_ICache_i,
      I3 => ex_write_icache_done_i,
      I4 => new_tag_bits(0),
      O => ENB1_out
    );
\Using_FPGA.Native_i_1__198\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^d\(85),
      I1 => comp1_miss_A(9),
      I2 => \^d\(86),
      I3 => comp1_miss_A(10),
      I4 => comp1_miss_A(8),
      I5 => \^d\(84),
      O => \Comp_Carry_Chain[3].carry_sel_reg\
    );
\Using_FPGA.Native_i_1__199\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^d\(87),
      I1 => comp1_miss_A(11),
      I2 => \^d\(86),
      I3 => comp1_miss_A(10),
      I4 => comp1_miss_A(9),
      I5 => \^d\(85),
      O => \Comp_Carry_Chain[3].carry_sel_reg_0\
    );
\Using_FPGA.Native_i_1__200\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^d\(82),
      I1 => comp1_miss_A(6),
      I2 => \^d\(83),
      I3 => comp1_miss_A(7),
      I4 => comp1_miss_A(5),
      I5 => \^d\(81),
      O => \Comp_Carry_Chain[2].carry_sel_reg\
    );
\Using_FPGA.Native_i_1__201\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^d\(84),
      I1 => comp1_miss_A(8),
      I2 => \^d\(83),
      I3 => comp1_miss_A(7),
      I4 => comp1_miss_A(6),
      I5 => \^d\(82),
      O => \Comp_Carry_Chain[2].carry_sel_reg_1\
    );
\Using_FPGA.Native_i_1__202\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^d\(79),
      I1 => comp1_miss_A(3),
      I2 => \^d\(80),
      I3 => comp1_miss_A(4),
      I4 => comp1_miss_A(2),
      I5 => \^d\(78),
      O => \Comp_Carry_Chain[1].carry_sel_reg\
    );
\Using_FPGA.Native_i_1__203\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^d\(81),
      I1 => comp1_miss_A(5),
      I2 => \^d\(80),
      I3 => comp1_miss_A(4),
      I4 => comp1_miss_A(3),
      I5 => \^d\(79),
      O => \Comp_Carry_Chain[1].carry_sel_reg_2\
    );
\Using_FPGA.Native_i_1__213\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^d\(77),
      I1 => comp1_miss_A(1),
      I2 => \^d\(78),
      I3 => comp1_miss_A(2),
      I4 => comp1_miss_A(0),
      I5 => \^d\(76),
      O => S
    );
\Using_FPGA.Native_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000202200000000"
    )
        port map (
      I0 => \^ex_move_to_msr_instr\,
      I1 => \^ex_interrupt_i\,
      I2 => \Serial_Dbg_Intf.force_stop_cmd_i_reg\(19),
      I3 => \Performance_Debug_Control.ex_dbg_pc_hit_i_reg_1\,
      I4 => \^ex_take_intr_or_exc\,
      I5 => \^ex_valid\,
      O => ex_MTS_MSR
    );
\Using_FPGA.Native_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000202200000000"
    )
        port map (
      I0 => ex_set_bip_reg_n_0,
      I1 => \^ex_interrupt_i\,
      I2 => \Serial_Dbg_Intf.force_stop_cmd_i_reg\(19),
      I3 => \Performance_Debug_Control.ex_dbg_pc_hit_i_reg_1\,
      I4 => \^ex_take_intr_or_exc\,
      I5 => \^ex_valid\,
      O => ex_MSR_Set_SW_BIP
    );
\Using_FPGA.Native_i_2__88\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFCECACE"
    )
        port map (
      I0 => ex_set_MSR_IE_instr,
      I1 => \Using_FPGA.Native_16\,
      I2 => \^using_lwx_swx_instr.ex_reservation_reg_1\,
      I3 => \^ex_move_to_msr_instr\,
      I4 => \EX_Op1_reg[0]\(1),
      O => \Data_Flow_I/msr_reg_i/ex_MSR_cmb2_out\(30)
    );
\Using_FPGA.Native_i_2__91\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \EX_Op2_reg[0]_0\(65),
      I1 => \Data_Flow_I/EX_Shift_Logic_Result\(0),
      I2 => ex_sel_alu,
      O => \^ex_fwd\(0)
    );
\Using_FPGA.Native_i_3__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8880888"
    )
        port map (
      I0 => ex_Enable_Sext_Shift,
      I1 => \EX_Op1_reg[0]\(7),
      I2 => \^using_fpga.native_9\(1),
      I3 => \^using_fpga.native_9\(0),
      I4 => \EX_Op1_reg[0]\(8),
      O => \Data_Flow_I/Shift_Logic_Module_I/O24_out\
    );
\Using_FPGA.Native_i_3__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A88A088AA8800880"
    )
        port map (
      I0 => ex_Enable_Sext_Shift,
      I1 => \EX_Op1_reg[0]\(8),
      I2 => \^using_fpga.native_9\(0),
      I3 => \^using_fpga.native_9\(1),
      I4 => \EX_Op1_reg[0]\(9),
      I5 => \out\,
      O => \Data_Flow_I/Shift_Logic_Module_I/O23_out\
    );
\Using_FPGA.Native_i_3__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A88A088AA8800880"
    )
        port map (
      I0 => ex_Enable_Sext_Shift,
      I1 => \EX_Op1_reg[0]\(9),
      I2 => \^using_fpga.native_9\(0),
      I3 => \^using_fpga.native_9\(1),
      I4 => \EX_Op1_reg[0]\(10),
      I5 => \out\,
      O => \Data_Flow_I/Shift_Logic_Module_I/O22_out\
    );
\Using_FPGA.Native_i_3__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A88A088AA8800880"
    )
        port map (
      I0 => ex_Enable_Sext_Shift,
      I1 => \EX_Op1_reg[0]\(10),
      I2 => \^using_fpga.native_9\(0),
      I3 => \^using_fpga.native_9\(1),
      I4 => \EX_Op1_reg[0]\(11),
      I5 => \out\,
      O => \Data_Flow_I/Shift_Logic_Module_I/O21_out\
    );
\Using_FPGA.Native_i_3__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A88A088AA8800880"
    )
        port map (
      I0 => ex_Enable_Sext_Shift,
      I1 => \EX_Op1_reg[0]\(11),
      I2 => \^using_fpga.native_9\(0),
      I3 => \^using_fpga.native_9\(1),
      I4 => \EX_Op1_reg[0]\(12),
      I5 => \out\,
      O => \Data_Flow_I/Shift_Logic_Module_I/O20_out\
    );
\Using_FPGA.Native_i_3__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A88A088AA8800880"
    )
        port map (
      I0 => ex_Enable_Sext_Shift,
      I1 => \EX_Op1_reg[0]\(12),
      I2 => \^using_fpga.native_9\(0),
      I3 => \^using_fpga.native_9\(1),
      I4 => \EX_Op1_reg[0]\(13),
      I5 => \out\,
      O => \Data_Flow_I/Shift_Logic_Module_I/O19_out\
    );
\Using_FPGA.Native_i_3__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A88A088AA8800880"
    )
        port map (
      I0 => ex_Enable_Sext_Shift,
      I1 => \EX_Op1_reg[0]\(13),
      I2 => \^using_fpga.native_9\(0),
      I3 => \^using_fpga.native_9\(1),
      I4 => \EX_Op1_reg[0]\(14),
      I5 => \out\,
      O => \Data_Flow_I/Shift_Logic_Module_I/O18_out\
    );
\Using_FPGA.Native_i_3__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A88A088AA8800880"
    )
        port map (
      I0 => ex_Enable_Sext_Shift,
      I1 => \EX_Op1_reg[0]\(14),
      I2 => \^using_fpga.native_9\(0),
      I3 => \^using_fpga.native_9\(1),
      I4 => \EX_Op1_reg[0]\(15),
      I5 => \out\,
      O => \Data_Flow_I/Shift_Logic_Module_I/O17_out\
    );
\Using_FPGA.Native_i_3__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A88A088AA8800880"
    )
        port map (
      I0 => ex_Enable_Sext_Shift,
      I1 => \EX_Op1_reg[0]\(15),
      I2 => \^using_fpga.native_9\(0),
      I3 => \^using_fpga.native_9\(1),
      I4 => \EX_Op1_reg[0]\(16),
      I5 => \out\,
      O => \Data_Flow_I/Shift_Logic_Module_I/O15_out\
    );
\Using_FPGA.Native_i_3__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A80AAAA8A800000"
    )
        port map (
      I0 => ex_Enable_Sext_Shift,
      I1 => \EX_Op1_reg[0]\(17),
      I2 => \^using_fpga.native_9\(0),
      I3 => \EX_Op1_reg[0]\(16),
      I4 => \^using_fpga.native_9\(1),
      I5 => \EX_Op1_reg[24]_0\,
      O => \Data_Flow_I/Shift_Logic_Module_I/O14_out\
    );
\Using_FPGA.Native_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => LO,
      I1 => \^using_lwx_swx_instr.ex_reservation_reg_1\,
      I2 => ex_load_alu_carry_reg_n_0,
      O => \Using_FPGA.Native_i_3__2_n_0\
    );
\Using_FPGA.Native_i_3__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A80AAAA8A800000"
    )
        port map (
      I0 => ex_Enable_Sext_Shift,
      I1 => \EX_Op1_reg[0]\(18),
      I2 => \^using_fpga.native_9\(0),
      I3 => \EX_Op1_reg[0]\(17),
      I4 => \^using_fpga.native_9\(1),
      I5 => \EX_Op1_reg[24]_0\,
      O => \Data_Flow_I/Shift_Logic_Module_I/O13_out\
    );
\Using_FPGA.Native_i_3__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A80AAAA8A800000"
    )
        port map (
      I0 => ex_Enable_Sext_Shift,
      I1 => \EX_Op1_reg[0]\(19),
      I2 => \^using_fpga.native_9\(0),
      I3 => \EX_Op1_reg[0]\(18),
      I4 => \^using_fpga.native_9\(1),
      I5 => \EX_Op1_reg[24]_0\,
      O => \Data_Flow_I/Shift_Logic_Module_I/O12_out\
    );
\Using_FPGA.Native_i_3__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A80AAAA8A800000"
    )
        port map (
      I0 => ex_Enable_Sext_Shift,
      I1 => \EX_Op1_reg[0]\(20),
      I2 => \^using_fpga.native_9\(0),
      I3 => \EX_Op1_reg[0]\(19),
      I4 => \^using_fpga.native_9\(1),
      I5 => \EX_Op1_reg[24]_0\,
      O => \Data_Flow_I/Shift_Logic_Module_I/O11_out\
    );
\Using_FPGA.Native_i_3__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A80AAAA8A800000"
    )
        port map (
      I0 => ex_Enable_Sext_Shift,
      I1 => \EX_Op1_reg[0]\(21),
      I2 => \^using_fpga.native_9\(0),
      I3 => \EX_Op1_reg[0]\(20),
      I4 => \^using_fpga.native_9\(1),
      I5 => \EX_Op1_reg[24]_0\,
      O => \Data_Flow_I/Shift_Logic_Module_I/O10_out\
    );
\Using_FPGA.Native_i_3__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A80AAAA8A800000"
    )
        port map (
      I0 => ex_Enable_Sext_Shift,
      I1 => \EX_Op1_reg[0]\(22),
      I2 => \^using_fpga.native_9\(0),
      I3 => \EX_Op1_reg[0]\(21),
      I4 => \^using_fpga.native_9\(1),
      I5 => \EX_Op1_reg[24]_0\,
      O => \Data_Flow_I/Shift_Logic_Module_I/O9_out\
    );
\Using_FPGA.Native_i_3__25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A80AAAA8A800000"
    )
        port map (
      I0 => ex_Enable_Sext_Shift,
      I1 => \EX_Op1_reg[0]\(23),
      I2 => \^using_fpga.native_9\(0),
      I3 => \EX_Op1_reg[0]\(22),
      I4 => \^using_fpga.native_9\(1),
      I5 => \EX_Op1_reg[24]_0\,
      O => \Data_Flow_I/Shift_Logic_Module_I/O8_out\
    );
\Using_FPGA.Native_i_3__26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A80AAAA8A800000"
    )
        port map (
      I0 => ex_Enable_Sext_Shift,
      I1 => \EX_Op1_reg[0]\(24),
      I2 => \^using_fpga.native_9\(0),
      I3 => \EX_Op1_reg[0]\(23),
      I4 => \^using_fpga.native_9\(1),
      I5 => \EX_Op1_reg[24]_0\,
      O => \Data_Flow_I/Shift_Logic_Module_I/O7_out\
    );
\Using_FPGA.Native_i_3__27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A80AAAA8A800000"
    )
        port map (
      I0 => ex_Enable_Sext_Shift,
      I1 => \EX_Op1_reg[0]\(25),
      I2 => \^using_fpga.native_9\(0),
      I3 => \EX_Op1_reg[0]\(24),
      I4 => \^using_fpga.native_9\(1),
      I5 => \EX_Op1_reg[24]_0\,
      O => \Data_Flow_I/Shift_Logic_Module_I/O6_out\
    );
\Using_FPGA.Native_i_3__28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A80AAAA8A800000"
    )
        port map (
      I0 => ex_Enable_Sext_Shift,
      I1 => \EX_Op1_reg[0]\(26),
      I2 => \^using_fpga.native_9\(0),
      I3 => \EX_Op1_reg[0]\(25),
      I4 => \^using_fpga.native_9\(1),
      I5 => \EX_Op1_reg[24]_0\,
      O => \Data_Flow_I/Shift_Logic_Module_I/O5_out\
    );
\Using_FPGA.Native_i_3__29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A80AAAA8A800000"
    )
        port map (
      I0 => ex_Enable_Sext_Shift,
      I1 => \EX_Op1_reg[0]\(27),
      I2 => \^using_fpga.native_9\(0),
      I3 => \EX_Op1_reg[0]\(26),
      I4 => \^using_fpga.native_9\(1),
      I5 => \EX_Op1_reg[24]_0\,
      O => \Data_Flow_I/Shift_Logic_Module_I/O4_out\
    );
\Using_FPGA.Native_i_3__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8880888"
    )
        port map (
      I0 => ex_Enable_Sext_Shift,
      I1 => \EX_Op1_reg[0]\(0),
      I2 => \^using_fpga.native_9\(1),
      I3 => \^using_fpga.native_9\(0),
      I4 => \EX_Op1_reg[0]\(1),
      O => \Data_Flow_I/Shift_Logic_Module_I/O\
    );
\Using_FPGA.Native_i_3__30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A80AAAA8A800000"
    )
        port map (
      I0 => ex_Enable_Sext_Shift,
      I1 => \EX_Op1_reg[0]\(28),
      I2 => \^using_fpga.native_9\(0),
      I3 => \EX_Op1_reg[0]\(27),
      I4 => \^using_fpga.native_9\(1),
      I5 => \EX_Op1_reg[24]_0\,
      O => \Data_Flow_I/Shift_Logic_Module_I/O3_out\
    );
\Using_FPGA.Native_i_3__31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A80AAAA8A800000"
    )
        port map (
      I0 => ex_Enable_Sext_Shift,
      I1 => \EX_Op1_reg[0]\(29),
      I2 => \^using_fpga.native_9\(0),
      I3 => \EX_Op1_reg[0]\(28),
      I4 => \^using_fpga.native_9\(1),
      I5 => \EX_Op1_reg[24]_0\,
      O => \Data_Flow_I/Shift_Logic_Module_I/O2_out\
    );
\Using_FPGA.Native_i_3__32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A80AAAA8A800000"
    )
        port map (
      I0 => ex_Enable_Sext_Shift,
      I1 => \EX_Op1_reg[0]\(30),
      I2 => \^using_fpga.native_9\(0),
      I3 => \EX_Op1_reg[0]\(29),
      I4 => \^using_fpga.native_9\(1),
      I5 => \EX_Op1_reg[24]_0\,
      O => \Data_Flow_I/Shift_Logic_Module_I/O1_out\
    );
\Using_FPGA.Native_i_3__33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A80AAAA8A800000"
    )
        port map (
      I0 => ex_Enable_Sext_Shift,
      I1 => \EX_Op1_reg[0]\(31),
      I2 => \^using_fpga.native_9\(0),
      I3 => \EX_Op1_reg[0]\(30),
      I4 => \^using_fpga.native_9\(1),
      I5 => \EX_Op1_reg[24]_0\,
      O => \Data_Flow_I/Shift_Logic_Module_I/O0_out\
    );
\Using_FPGA.Native_i_3__34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B8B8B8888888"
    )
        port map (
      I0 => swap_result_reg(0),
      I1 => ex_swap_instr,
      I2 => ex_Enable_Sext_Shift,
      I3 => \Using_FPGA.Native_i_5__1_n_0\,
      I4 => \^using_fpga.native_9\(1),
      I5 => \EX_Op1_reg[24]_0\,
      O => \Data_Flow_I/EX_Shift_Logic_Result\(0)
    );
\Using_FPGA.Native_i_3__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8880888"
    )
        port map (
      I0 => ex_Enable_Sext_Shift,
      I1 => \EX_Op1_reg[0]\(1),
      I2 => \^using_fpga.native_9\(1),
      I3 => \^using_fpga.native_9\(0),
      I4 => \EX_Op1_reg[0]\(2),
      O => \Data_Flow_I/Shift_Logic_Module_I/O31_out\
    );
\Using_FPGA.Native_i_3__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8880888"
    )
        port map (
      I0 => ex_Enable_Sext_Shift,
      I1 => \EX_Op1_reg[0]\(2),
      I2 => \^using_fpga.native_9\(1),
      I3 => \^using_fpga.native_9\(0),
      I4 => \EX_Op1_reg[0]\(3),
      O => \Data_Flow_I/Shift_Logic_Module_I/O30_out\
    );
\Using_FPGA.Native_i_3__55\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => CO(0),
      CO(2) => \Using_FPGA.Native_i_3__55_n_1\,
      CO(1) => \Using_FPGA.Native_i_3__55_n_2\,
      CO(0) => \Using_FPGA.Native_i_3__55_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_Using_FPGA.Native_i_3__55_O_UNCONNECTED\(3 downto 0),
      S(3) => \Using_FPGA.Native_i_4__12_n_0\,
      S(2) => \Using_FPGA.Native_i_5__4_n_0\,
      S(1) => \Using_FPGA.Native_i_6__3_n_0\,
      S(0) => \Using_FPGA.Native_i_7__3_n_0\
    );
\Using_FPGA.Native_i_3__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8880888"
    )
        port map (
      I0 => ex_Enable_Sext_Shift,
      I1 => \EX_Op1_reg[0]\(3),
      I2 => \^using_fpga.native_9\(1),
      I3 => \^using_fpga.native_9\(0),
      I4 => \EX_Op1_reg[0]\(4),
      O => \Data_Flow_I/Shift_Logic_Module_I/O29_out\
    );
\Using_FPGA.Native_i_3__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8880888"
    )
        port map (
      I0 => ex_Enable_Sext_Shift,
      I1 => \EX_Op1_reg[0]\(4),
      I2 => \^using_fpga.native_9\(1),
      I3 => \^using_fpga.native_9\(0),
      I4 => \EX_Op1_reg[0]\(5),
      O => \Data_Flow_I/Shift_Logic_Module_I/O28_out\
    );
\Using_FPGA.Native_i_3__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8880888"
    )
        port map (
      I0 => ex_Enable_Sext_Shift,
      I1 => \EX_Op1_reg[0]\(5),
      I2 => \^using_fpga.native_9\(1),
      I3 => \^using_fpga.native_9\(0),
      I4 => \EX_Op1_reg[0]\(6),
      O => \Data_Flow_I/Shift_Logic_Module_I/O27_out\
    );
\Using_FPGA.Native_i_3__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8880888"
    )
        port map (
      I0 => ex_Enable_Sext_Shift,
      I1 => \EX_Op1_reg[0]\(6),
      I2 => \^using_fpga.native_9\(1),
      I3 => \^using_fpga.native_9\(0),
      I4 => \EX_Op1_reg[0]\(7),
      O => \Data_Flow_I/Shift_Logic_Module_I/O26_out\
    );
\Using_FPGA.Native_i_4__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^d\(74),
      I1 => \new_cacheline_addr_reg[17]\(9),
      I2 => \^d\(75),
      I3 => \new_cacheline_addr_reg[17]\(10),
      O => \Using_FPGA.Native_i_4__12_n_0\
    );
\Using_FPGA.Native_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000202200000000"
    )
        port map (
      I0 => ex_load_alu_carry_reg_n_0,
      I1 => \^ex_interrupt_i\,
      I2 => \Serial_Dbg_Intf.force_stop_cmd_i_reg\(19),
      I3 => \Performance_Debug_Control.ex_dbg_pc_hit_i_reg_1\,
      I4 => \^ex_take_intr_or_exc\,
      I5 => \^ex_valid\,
      O => ex_MSR_Load_ALU_C
    );
\Using_FPGA.Native_i_5__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0DFF0800"
    )
        port map (
      I0 => ex_shift_op(1),
      I1 => \Using_FPGA.Native_17\,
      I2 => ex_shift_op(0),
      I3 => \^using_fpga.native_9\(0),
      I4 => \EX_Op1_reg[0]\(31),
      O => \Using_FPGA.Native_i_5__1_n_0\
    );
\Using_FPGA.Native_i_5__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^d\(71),
      I1 => \new_cacheline_addr_reg[17]\(6),
      I2 => \new_cacheline_addr_reg[17]\(8),
      I3 => \^d\(73),
      I4 => \new_cacheline_addr_reg[17]\(7),
      I5 => \^d\(72),
      O => \Using_FPGA.Native_i_5__4_n_0\
    );
\Using_FPGA.Native_i_6__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^d\(68),
      I1 => \new_cacheline_addr_reg[17]\(3),
      I2 => \new_cacheline_addr_reg[17]\(5),
      I3 => \^d\(70),
      I4 => \new_cacheline_addr_reg[17]\(4),
      I5 => \^d\(69),
      O => \Using_FPGA.Native_i_6__3_n_0\
    );
\Using_FPGA.Native_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000202200000000"
    )
        port map (
      I0 => ex_load_shift_carry,
      I1 => \^ex_interrupt_i\,
      I2 => \Serial_Dbg_Intf.force_stop_cmd_i_reg\(19),
      I3 => \Performance_Debug_Control.ex_dbg_pc_hit_i_reg_1\,
      I4 => \^ex_take_intr_or_exc\,
      I5 => \^ex_valid\,
      O => ex_MSR_Load_Shift_C
    );
\Using_FPGA.Native_i_7__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^d\(65),
      I1 => \new_cacheline_addr_reg[17]\(0),
      I2 => \new_cacheline_addr_reg[17]\(2),
      I3 => \^d\(67),
      I4 => \new_cacheline_addr_reg[17]\(1),
      I5 => \^d\(66),
      O => \Using_FPGA.Native_i_7__3_n_0\
    );
\Using_FPGA_2.ex_byte_access_i_Inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_253
     port map (
      Clk => Clk,
      D(31 downto 0) => \^d\(126 downto 95),
      \EX_Op3_reg[0]\(31 downto 0) => \EX_Op3_reg[0]_0\(31 downto 0),
      \Using_FPGA.Native_0\ => PreFetch_Buffer_I1_n_101,
      \Using_FPGA.Native_1\ => \^ex_doublet_access\,
      \Using_FPGA.Native_2\ => \^ex_reverse_mem_access\,
      mem_byte_access_reg => \^ex_byte_access\,
      of_pause_reg => of_PipeRun_for_ce,
      sync_reset => reset_bool_for_rst
    );
\Using_FPGA_2.ex_doublet_access_i_Inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_254
     port map (
      Clk => Clk,
      EX_Doublet_Access => \^ex_doublet_access\,
      \Using_FPGA.Native_0\ => PreFetch_Buffer_I1_n_102,
      of_pause_reg => of_PipeRun_for_ce,
      sync_reset => reset_bool_for_rst
    );
\Using_FPGA_2.ex_is_load_instr_Inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_255
     port map (
      Clk => Clk,
      D(0) => \^d\(94),
      D233_out => D233_out,
      MEM_Sel_MEM_Res_I_reg => \Using_FPGA_2.ex_is_load_instr_Inst_n_3\,
      \Performance_Debug_Control.dbg_stop_if_delay_i_reg\(0) => \Serial_Dbg_Intf.force_stop_cmd_i_reg\(19),
      \Performance_Debug_Control.ex_dbg_pc_hit_i_reg\ => \Performance_Debug_Control.ex_dbg_pc_hit_i_reg_1\,
      ex_Interrupt_Brk_combo_reg => \^ex_interrupt_i\,
      ex_Sel_SPR_BTR => ex_Sel_SPR_BTR,
      ex_Sel_SPR_EAR => ex_Sel_SPR_EAR,
      ex_Sel_SPR_EDR => ex_Sel_SPR_EDR,
      ex_Sel_SPR_ESR => ex_Sel_SPR_ESR,
      ex_Sel_SPR_FSR => ex_Sel_SPR_FSR,
      ex_Sel_SPR_PVR => ex_Sel_SPR_PVR,
      ex_Sel_SPR_SHR => ex_Sel_SPR_SHR,
      ex_Sel_SPR_SLR => ex_Sel_SPR_SLR,
      ex_Take_Intr_or_Exc_reg => \^ex_take_intr_or_exc\,
      ex_is_load_instr_s => ex_is_load_instr_s,
      ex_is_multi_instr2 => ex_is_multi_instr2,
      ex_valid_reg => \^ex_valid\,
      mem_is_multi_or_load_instr0 => mem_is_multi_or_load_instr0,
      of_pause_reg => of_PipeRun_for_ce,
      sync_reset => reset_bool_for_rst
    );
\Using_FPGA_2.ex_is_lwx_instr_Inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_256
     port map (
      Clk => Clk,
      \Using_FPGA.Native_0\ => PreFetch_Buffer_I1_n_87,
      \Using_FPGA.Native_1\ => \^mem_write_req_reg\,
      \Using_FPGA.Native_2\ => \^using_lwx_swx_instr.ex_reservation_reg_0\,
      ex_MSR_Load_LWX_SWX_C => ex_MSR_Load_LWX_SWX_C,
      ex_is_lwx_instr_s => ex_is_lwx_instr_s,
      ex_valid_reg => \^using_lwx_swx_instr.ex_reservation_reg_1\,
      mem_valid_reg => \^wb_exception_i_reg_0\,
      of_pause_reg => of_PipeRun_for_ce,
      sync_reset => reset_bool_for_rst,
      wb_exception_i_reg => \^wb_gpr_write_i_reg_0\
    );
\Using_FPGA_2.ex_is_swx_instr_Inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_257
     port map (
      Clk => Clk,
      D235_out => D235_out,
      \EX_Op1_reg[29]\ => \EX_Op1_reg[29]_0\,
      \EX_Op1_reg[31]\(0) => \EX_Op1_reg[0]\(0),
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_8\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_21\,
      \Using_FPGA.Native_2\ => \Using_FPGA.Native_17\,
      \Using_LWX_SWX_instr.ex_reservation_reg\ => \^using_lwx_swx_instr.ex_reservation_reg_0\,
      \Using_LWX_SWX_instr.ex_reservation_reg_0\ => \^mem_write_req_reg_0\,
      ex_MSR_Load_ALU_C => ex_MSR_Load_ALU_C,
      ex_MSR_Load_LWX_SWX_C => ex_MSR_Load_LWX_SWX_C,
      ex_MSR_Load_Shift_C => ex_MSR_Load_Shift_C,
      ex_branch_with_delayslot_reg => \^ex_piperun\,
      ex_load_alu_carry_reg => \Using_FPGA.Native_i_3__2_n_0\,
      of_pause_reg => of_PipeRun_for_ce,
      sync_reset => reset_bool_for_rst,
      \wb_exception_kind_i_reg[28]\ => \^wb_msr_clear_ie\
    );
\Using_FPGA_2.ex_load_store_instr_Inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_258
     port map (
      Clk => Clk,
      D(0) => \^d\(93),
      D237_out => D237_out,
      MEM_DataBus_Access_reg => \Using_FPGA_2.ex_load_store_instr_Inst_n_1\,
      \Using_FPGA.Native_0\ => \^using_lwx_swx_instr.ex_reservation_reg_0\,
      \Using_LWX_SWX_instr.ex_reservation_reg\ => \Using_FPGA_2.ex_load_store_instr_Inst_n_3\,
      \Using_LWX_SWX_instr.ex_reservation_reg_0\ => \^mem_write_req_reg_0\,
      ex_Take_Intr_or_Exc_reg => \^ex_take_intr_or_exc\,
      ex_branch_with_delayslot_reg => \^ex_piperun\,
      ex_databus_access => ex_databus_access,
      ex_is_load_instr_s => ex_is_load_instr_s,
      ex_is_lwx_instr_s => ex_is_lwx_instr_s,
      ex_set_bip_reg => ex_set_bip_reg_n_0,
      ex_valid_reg => \^using_lwx_swx_instr.ex_reservation_reg_1\,
      ex_valid_reg_0 => \^ex_exception_taken\,
      mem_databus_access => \^mem_databus_access\,
      mem_exception_from_ex => mem_exception_from_ex,
      mem_load_store_access0 => mem_load_store_access0,
      mem_valid_reg => \^mem_piperun\,
      mem_valid_reg_0 => \^wb_exception_i_reg_0\,
      mem_valid_reg_1 => mem_valid_reg_n_0,
      mem_write_req_reg => \^mem_write_req_reg\,
      of_pause_reg => of_PipeRun_for_ce,
      sync_reset => reset_bool_for_rst,
      wb_exception_i_reg => \^d\(5),
      wb_exception_i_reg_0 => \^wb_gpr_write_i_reg_0\
    );
\Using_FPGA_2.ex_reverse_mem_access_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_259
     port map (
      Clk => Clk,
      D241_out => D241_out,
      EX_Reverse_Mem_Access => \^ex_reverse_mem_access\,
      of_pause_reg => of_PipeRun_for_ce,
      sync_reset => reset_bool_for_rst
    );
\Using_FPGA_3.ex_clear_MSR_BIP_instr_Inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_260
     port map (
      Clk => Clk,
      \EX_Op1_reg[28]\(0) => \EX_Op1_reg[0]\(3),
      \Performance_Debug_Control.dbg_stop_if_delay_i_reg\(0) => \Serial_Dbg_Intf.force_stop_cmd_i_reg\(19),
      \Performance_Debug_Control.ex_dbg_pc_hit_i_reg\ => \Performance_Debug_Control.ex_dbg_pc_hit_i_reg_1\,
      Q(5) => ex_opcode(0),
      Q(4) => ex_opcode(1),
      Q(3) => ex_opcode(2),
      Q(2) => ex_opcode(3),
      Q(1) => ex_opcode(4),
      Q(0) => ex_opcode(5),
      \Using_FPGA.Native_0\ => \Using_FPGA_3.ex_clear_MSR_BIP_instr_Inst_n_0\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_6\,
      \Using_FPGA.Native_2\ => \Using_FPGA.Native_7\,
      \Using_FPGA.Native_3\ => \Using_FPGA_3.of_clear_MSR_BIP_hold_Inst_n_1\,
      \Using_FPGA.Native_4\ => \Using_FPGA.Native_22\,
      \Using_FPGA.Native_5\ => \Using_FPGA.Native_18\,
      ex_Interrupt_Brk_combo_reg => \^ex_interrupt_i\,
      ex_MSR_Set_SW_BIP => ex_MSR_Set_SW_BIP,
      ex_Take_Intr_or_Exc_reg => \^ex_take_intr_or_exc\,
      ex_branch_with_delayslot_reg => \^ex_piperun\,
      ex_move_to_MSR_instr_reg => \^ex_move_to_msr_instr\,
      ex_set_bip_reg => ex_set_bip_reg_n_0,
      ex_valid_reg => \^ex_valid\,
      ex_valid_reg_0 => \^using_lwx_swx_instr.ex_reservation_reg_1\,
      of_MSR(0) => of_MSR(1),
      of_pause_reg => of_PipeRun_for_ce,
      sync_reset => reset_bool_for_rst,
      \wb_exception_kind_i_reg[28]\ => \^wb_msr_clear_ie\
    );
\Using_FPGA_3.of_clear_MSR_BIP_hold_Inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_261
     port map (
      Clk => Clk,
      I0 => I0,
      \Using_FPGA.Native_0\ => \Using_FPGA_3.of_clear_MSR_BIP_hold_Inst_n_1\,
      ex_Interrupt_Brk_combo_reg => \Using_FPGA_3.ex_clear_MSR_BIP_instr_Inst_n_0\,
      of_clear_MSR_BIP_hold_cmb92_out => of_clear_MSR_BIP_hold_cmb92_out,
      of_clear_MSR_BIP_hold_s => of_clear_MSR_BIP_hold_s,
      sync_reset => reset_bool_for_rst
    );
\Using_FPGA_4.of_read_ex_write_op1_conflict_INST1\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6__parameterized8\
     port map (
      D(2) => \ex_gpr_write_addr_reg_n_0_[0]\,
      D(1) => I2,
      D(0) => I4,
      O => O,
      of_predecode(2) => of_predecode(1),
      of_predecode(1) => of_predecode(2),
      of_predecode(0) => of_predecode(3)
    );
\Using_FPGA_4.of_read_ex_write_op1_conflict_INST2\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6__parameterized10\
     port map (
      A => A,
      I0 => I0,
      O => O,
      \ex_gpr_write_addr_reg[4]\ => \ex_gpr_write_addr_reg_n_0_[4]\,
      ex_gpr_write_reg => ex_gpr_write_reg_n_0,
      ex_is_multi_or_load_instr => ex_is_multi_or_load_instr,
      ex_valid_reg => \^ex_valid\,
      of_predecode(1) => of_predecode(4),
      of_predecode(0) => of_predecode(5)
    );
\Using_FPGA_4.of_read_ex_write_op2_conflict_INST1\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6__parameterized8_262\
     port map (
      D(2) => \ex_gpr_write_addr_reg_n_0_[0]\,
      D(1) => I2,
      D(0) => I4,
      of_predecode(2) => of_predecode(6),
      of_predecode(1) => of_predecode(7),
      of_predecode(0) => of_predecode(8),
      of_read_ex_write_op2_conflict_part1 => of_read_ex_write_op2_conflict_part1
    );
\Using_FPGA_4.of_read_ex_write_op2_conflict_INST2\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6__parameterized10_263\
     port map (
      I0 => I0,
      \ex_gpr_write_addr_reg[4]\ => \ex_gpr_write_addr_reg_n_0_[4]\,
      ex_gpr_write_reg => ex_gpr_write_reg_n_0,
      ex_valid_reg => \^ex_valid\,
      of_predecode(1) => of_predecode(9),
      of_predecode(0) => of_predecode(10),
      of_read_ex_write_op2_conflict_part2 => of_read_ex_write_op2_conflict_part2
    );
\Using_FPGA_4.of_read_ex_write_op3_conflict_INST1\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6__parameterized8_264\
     port map (
      D(2) => \ex_gpr_write_addr_reg_n_0_[0]\,
      D(1) => I2,
      D(0) => I4,
      \Using_FPGA.Native_0\(1) => \^of_gpr_op3_rd_addr\(0),
      \Using_FPGA.Native_0\(0) => \^of_gpr_op3_rd_addr\(1),
      \Using_FPGA.Native_1\(0) => \^of_gpr_op3_rd_addr\(2),
      of_read_ex_write_op3_conflict_part1 => of_read_ex_write_op3_conflict_part1
    );
\Using_FPGA_4.of_read_ex_write_op3_conflict_INST2\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6__parameterized10_265\
     port map (
      D(1) => \^of_gpr_op3_rd_addr\(3),
      D(0) => \^of_gpr_op3_rd_addr\(4),
      I0 => I0,
      \Using_FPGA.Native_0\(0) => \^using_fpga.native_0\(0),
      \ex_gpr_write_addr_reg[4]\ => \ex_gpr_write_addr_reg_n_0_[4]\,
      ex_gpr_write_reg => ex_gpr_write_reg_n_0,
      ex_is_multi_or_load_instr => ex_is_multi_or_load_instr,
      ex_valid_reg => \^ex_valid\,
      of_read_ex_write_op3_conflict_part1 => of_read_ex_write_op3_conflict_part1,
      use_Reg_Neg_S_reg => \Using_FPGA_4.of_read_ex_write_op3_conflict_INST2_n_0\
    );
\Using_FPGA_4.of_read_mem_write_op1_conflict_INST1\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6__parameterized8_266\
     port map (
      Q(2) => mem_gpr_write_addr(0),
      Q(1) => mem_gpr_write_addr(1),
      Q(0) => mem_gpr_write_addr(2),
      of_predecode(2) => of_predecode(1),
      of_predecode(1) => of_predecode(2),
      of_predecode(0) => of_predecode(3),
      of_read_mem_write_op1_conflict_part1 => of_read_mem_write_op1_conflict_part1
    );
\Using_FPGA_4.of_read_mem_write_op1_conflict_INST2\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6__parameterized10_267\
     port map (
      Q(1) => mem_gpr_write_addr(3),
      Q(0) => mem_gpr_write_addr(4),
      mem_gpr_write => mem_gpr_write,
      mem_is_multi_or_load_instr => mem_is_multi_or_load_instr,
      mem_valid_reg => mem_valid_reg_n_0,
      of_predecode(1) => of_predecode(4),
      of_predecode(0) => of_predecode(5),
      of_read_mem_write_op1_conflict_part1 => of_read_mem_write_op1_conflict_part1,
      use_Reg_Neg_S_reg => \Using_FPGA_4.of_read_mem_write_op1_conflict_INST2_n_0\
    );
\Using_FPGA_4.of_read_mem_write_op2_conflict_INST1\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6__parameterized8_268\
     port map (
      Q(2) => mem_gpr_write_addr(0),
      Q(1) => mem_gpr_write_addr(1),
      Q(0) => mem_gpr_write_addr(2),
      of_predecode(2) => of_predecode(6),
      of_predecode(1) => of_predecode(7),
      of_predecode(0) => of_predecode(8),
      of_read_mem_write_op2_conflict_part1 => of_read_mem_write_op2_conflict_part1
    );
\Using_FPGA_4.of_read_mem_write_op2_conflict_INST2\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6__parameterized10_269\
     port map (
      Q(1) => mem_gpr_write_addr(3),
      Q(0) => mem_gpr_write_addr(4),
      mem_gpr_write => mem_gpr_write,
      mem_valid_reg => mem_valid_reg_n_0,
      of_predecode(1) => of_predecode(9),
      of_predecode(0) => of_predecode(10),
      of_read_mem_write_op2_conflict_part2 => of_read_mem_write_op2_conflict_part2
    );
\Using_FPGA_4.of_read_mem_write_op3_conflict_INST1\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6__parameterized8_270\
     port map (
      D(1) => \^of_gpr_op3_rd_addr\(0),
      D(0) => \^of_gpr_op3_rd_addr\(1),
      Q(2) => mem_gpr_write_addr(0),
      Q(1) => mem_gpr_write_addr(1),
      Q(0) => mem_gpr_write_addr(2),
      \Using_FPGA.Native_0\(0) => \^of_gpr_op3_rd_addr\(2),
      of_read_mem_write_op3_conflict_part1 => of_read_mem_write_op3_conflict_part1
    );
\Using_FPGA_4.of_read_mem_write_op3_conflict_INST2\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6__parameterized10_271\
     port map (
      D(1) => \^of_gpr_op3_rd_addr\(3),
      D(0) => \^of_gpr_op3_rd_addr\(4),
      Q(1) => mem_gpr_write_addr(3),
      Q(0) => mem_gpr_write_addr(4),
      mem_gpr_write => mem_gpr_write,
      mem_valid_reg => mem_valid_reg_n_0,
      of_read_mem_write_op3_conflict_part2 => of_read_mem_write_op3_conflict_part2
    );
\Using_ICache_Carry_Chain.Using_Latch_AS_Logic.AND2B1L_I1\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_AND2B1L_272
     port map (
      ib_Ready_MMU => ib_Ready_MMU,
      if_missed_fetch => if_missed_fetch,
      if_ready => \^if_ready\
    );
\Using_ICache_Carry_Chain.ib_addr_strobe_i_carry_and\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_and_273
     port map (
      I_AS => \^i_as\,
      \Using_FPGA.Native\ => PreFetch_Buffer_I1_n_95,
      ib_addr_strobe_iii => ib_addr_strobe_iii,
      lopt => lopt_40,
      lopt_1 => lopt_41
    );
\Using_ICache_Carry_Chain.ib_addr_strobe_i_carry_or\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_or_274
     port map (
      ib_Ready_MMU => ib_Ready_MMU,
      ib_ready_MMU_or_not_if_fetch_in_progress => ib_ready_MMU_or_not_if_fetch_in_progress,
      if_fetch_in_progress_reg => \^if_fetch_in_progress\,
      lopt => lopt_38,
      lopt_1 => lopt_39,
      lopt_2 => if_fetch_without_full_or_jump,
      lopt_3 => lopt_40,
      lopt_4 => lopt_41,
      lopt_5 => PreFetch_Buffer_I1_n_95
    );
\Using_ICache_Carry_Chain.ib_addr_strobe_ii_carry_and\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_and_275
     port map (
      ib_addr_strobe_iii => ib_addr_strobe_iii,
      ib_ready_MMU_or_not_if_fetch_in_progress => ib_ready_MMU_or_not_if_fetch_in_progress,
      lopt => lopt_38,
      lopt_1 => lopt_39,
      \out\ => if_fetch_without_full_or_jump
    );
\Using_ICache_Carry_Chain.ib_ready_MMU_carry_or\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_or_276
     port map (
      D(0) => \^d\(160),
      \Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg\ => \Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg_0\,
      \Using_FPGA.Native\ => \^i_as\,
      ex_jump_nodelay_reg => \Using_ICache_Carry_Chain.ib_ready_MMU_carry_or_n_1\,
      ib_Ready_MMU => ib_Ready_MMU,
      ib_ready => ib_ready,
      if_fetch_in_progress_reg => \Using_ICache_Carry_Chain.ib_ready_MMU_carry_or_n_2\,
      if_fetch_in_progress_reg_0 => \^if_fetch_in_progress\,
      if_missed_fetch => if_missed_fetch,
      lopt => lopt_36,
      lopt_1 => lopt_37,
      sync_reset => reset_bool_for_rst
    );
\Using_LWX_SWX_instr.ex_reservation_reg\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \Using_FPGA_2.ex_load_store_instr_Inst_n_3\,
      Q => \^mem_write_req_reg_0\,
      R => '0'
    );
\Using_PC_Incr_Dbg_or_Prot.if_pc_incr_carry_and_1\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_and_277
     port map (
      \Performance_Debug_Control.dbg_stop_if_delay_i_reg\ => \Performance_Debug_Control.dbg_stop_if_delay_i_reg\,
      if_pc_incr_carry0 => if_pc_incr_carry0,
      if_pc_incr_carry1 => if_pc_incr_carry1,
      lopt => \^lopt_3\,
      lopt_1 => \^lopt_4\
    );
WB_Byte_Access_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^mem_piperun\,
      D => \^mem_byte_access\,
      Q => \^wb_byte_access\,
      R => reset_bool_for_rst
    );
WB_DelaySlot_Instr_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^mem_piperun\,
      D => mem_delayslot_instr,
      Q => \^d\(0),
      R => reset_bool_for_rst
    );
WB_Doublet_Access_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^mem_piperun\,
      D => \^mem_doublet_access\,
      Q => wb_doublet_access,
      R => reset_bool_for_rst
    );
\WB_MEM_Result[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => reset_bool_for_rst,
      I1 => MEM_Sel_MEM_Res,
      O => SR(0)
    );
WB_PC_Valid_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^mem_piperun\,
      D => mem_valid_reg_n_0,
      Q => wb_pc_valid,
      R => reset_bool_for_rst
    );
WB_Read_Imm_Reg_1_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^mem_piperun\,
      D => mem_read_imm_reg_1,
      Q => wb_read_imm_reg_1,
      R => reset_bool_for_rst
    );
WB_Read_Imm_Reg_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^mem_piperun\,
      D => mem_read_imm_reg,
      Q => wb_read_imm_reg,
      R => reset_bool_for_rst
    );
active_access_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000220322"
    )
        port map (
      I0 => new_request,
      I1 => \Serial_Dbg_Intf.force_stop_cmd_i_reg\(22),
      I2 => M_AXI_DP_BVALID,
      I3 => active_access,
      I4 => M_AXI_DP_RVALID,
      I5 => reset_bool_for_rst,
      O => active_access_reg
    );
active_wakeup0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEEEEE0"
    )
        port map (
      I0 => wakeup_i(0),
      I1 => wakeup_i(1),
      I2 => \^sleep_decode\,
      I3 => \^hibernate\,
      I4 => \^suspend\,
      O => \active_wakeup0__0\
    );
active_wakeup_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \active_wakeup0__0\,
      Q => active_wakeup,
      R => reset_bool_for_rst
    );
\data_rd_reg[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8080BF80"
    )
        port map (
      I0 => \^d\(21),
      I1 => \^wb_gpr_wr_dbg\,
      I2 => \Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg_0\,
      I3 => \EX_Op2_reg[0]_0\(32),
      I4 => read_register_MSR_1_reg,
      O => \data_rd_reg_reg[0]\(15)
    );
\data_rd_reg[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8080BF80"
    )
        port map (
      I0 => \^d\(11),
      I1 => \^wb_gpr_wr_dbg\,
      I2 => \Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg_0\,
      I3 => \EX_Op2_reg[0]_0\(22),
      I4 => read_register_MSR_1_reg,
      O => \data_rd_reg_reg[0]\(5)
    );
\data_rd_reg[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8080BF80"
    )
        port map (
      I0 => \^d\(10),
      I1 => \^wb_gpr_wr_dbg\,
      I2 => \Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg_0\,
      I3 => \EX_Op2_reg[0]_0\(21),
      I4 => read_register_MSR_1_reg,
      O => \data_rd_reg_reg[0]\(4)
    );
\data_rd_reg[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8080BF80"
    )
        port map (
      I0 => \^d\(9),
      I1 => \^wb_gpr_wr_dbg\,
      I2 => \Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg_0\,
      I3 => \EX_Op2_reg[0]_0\(20),
      I4 => read_register_MSR_1_reg,
      O => \data_rd_reg_reg[0]\(3)
    );
\data_rd_reg[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8080BF80"
    )
        port map (
      I0 => \^d\(8),
      I1 => \^wb_gpr_wr_dbg\,
      I2 => \Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg_0\,
      I3 => \EX_Op2_reg[0]_0\(19),
      I4 => read_register_MSR_1_reg,
      O => \data_rd_reg_reg[0]\(2)
    );
\data_rd_reg[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8080BF80"
    )
        port map (
      I0 => \^d\(7),
      I1 => \^wb_gpr_wr_dbg\,
      I2 => \Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg_0\,
      I3 => \EX_Op2_reg[0]_0\(18),
      I4 => read_register_MSR_1_reg,
      O => \data_rd_reg_reg[0]\(1)
    );
\data_rd_reg[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8080BF80"
    )
        port map (
      I0 => \^d\(6),
      I1 => \^wb_gpr_wr_dbg\,
      I2 => \Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg_0\,
      I3 => \EX_Op2_reg[0]_0\(17),
      I4 => read_register_MSR_1_reg,
      O => \data_rd_reg_reg[0]\(0)
    );
\data_rd_reg[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8080BF80"
    )
        port map (
      I0 => \^d\(20),
      I1 => \^wb_gpr_wr_dbg\,
      I2 => \Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg_0\,
      I3 => \EX_Op2_reg[0]_0\(31),
      I4 => read_register_MSR_1_reg,
      O => \data_rd_reg_reg[0]\(14)
    );
\data_rd_reg[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8080BF80"
    )
        port map (
      I0 => \^d\(19),
      I1 => \^wb_gpr_wr_dbg\,
      I2 => \Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg_0\,
      I3 => \EX_Op2_reg[0]_0\(30),
      I4 => read_register_MSR_1_reg,
      O => \data_rd_reg_reg[0]\(13)
    );
\data_rd_reg[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8080BF80"
    )
        port map (
      I0 => \^d\(18),
      I1 => \^wb_gpr_wr_dbg\,
      I2 => \Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg_0\,
      I3 => \EX_Op2_reg[0]_0\(29),
      I4 => read_register_MSR_1_reg,
      O => \data_rd_reg_reg[0]\(12)
    );
\data_rd_reg[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8080BF80"
    )
        port map (
      I0 => \^d\(17),
      I1 => \^wb_gpr_wr_dbg\,
      I2 => \Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg_0\,
      I3 => \EX_Op2_reg[0]_0\(28),
      I4 => read_register_MSR_1_reg,
      O => \data_rd_reg_reg[0]\(11)
    );
\data_rd_reg[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8080BF80"
    )
        port map (
      I0 => \^d\(16),
      I1 => \^wb_gpr_wr_dbg\,
      I2 => \Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg_0\,
      I3 => \EX_Op2_reg[0]_0\(27),
      I4 => read_register_MSR_1_reg,
      O => \data_rd_reg_reg[0]\(10)
    );
\data_rd_reg[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8080BF80"
    )
        port map (
      I0 => \^d\(15),
      I1 => \^wb_gpr_wr_dbg\,
      I2 => \Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg_0\,
      I3 => \EX_Op2_reg[0]_0\(26),
      I4 => read_register_MSR_1_reg,
      O => \data_rd_reg_reg[0]\(9)
    );
\data_rd_reg[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8080BF80"
    )
        port map (
      I0 => \^d\(14),
      I1 => \^wb_gpr_wr_dbg\,
      I2 => \Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg_0\,
      I3 => \EX_Op2_reg[0]_0\(25),
      I4 => read_register_MSR_1_reg,
      O => \data_rd_reg_reg[0]\(8)
    );
\data_rd_reg[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8080BF80"
    )
        port map (
      I0 => \^d\(13),
      I1 => \^wb_gpr_wr_dbg\,
      I2 => \Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg_0\,
      I3 => \EX_Op2_reg[0]_0\(24),
      I4 => read_register_MSR_1_reg,
      O => \data_rd_reg_reg[0]\(7)
    );
\data_rd_reg[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8080BF80"
    )
        port map (
      I0 => \^d\(12),
      I1 => \^wb_gpr_wr_dbg\,
      I2 => \Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg_0\,
      I3 => \EX_Op2_reg[0]_0\(23),
      I4 => read_register_MSR_1_reg,
      O => \data_rd_reg_reg[0]\(6)
    );
ex_Interrupt_Brk_combo_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => ex_Interrupt_Brk_combo_i_2_n_0,
      I1 => of_MSR(0),
      I2 => \Serial_Dbg_Intf.force_stop_cmd_i_reg\(21),
      I3 => external_interrupt,
      I4 => of_MSR(1),
      I5 => of_Take_Interrupt,
      O => of_Interrupt
    );
ex_Interrupt_Brk_combo_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555555FFFFFDFF"
    )
        port map (
      I0 => ex_valid_keep,
      I1 => ex_exception_no_load_store_mask,
      I2 => \^ex_interrupt_i\,
      I3 => \^ex_move_to_msr_instr\,
      I4 => \^ex_take_intr_or_exc\,
      I5 => ex_atomic_Instruction_Pair,
      O => ex_Interrupt_Brk_combo_i_2_n_0
    );
ex_Interrupt_Brk_combo_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAAAAAAA"
    )
        port map (
      I0 => of_Take_Interrupt_hold,
      I1 => \^d\(2),
      I2 => \^d\(3),
      I3 => \^wb_gpr_write_i_reg_0\,
      I4 => \^d\(4),
      O => of_Take_Interrupt
    );
ex_Interrupt_Brk_combo_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => of_Interrupt,
      Q => \^ex_interrupt_i\,
      R => reset_bool_for_rst
    );
ex_Sel_SPR_BTR_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => of_Sel_SPR_BTR,
      Q => ex_Sel_SPR_BTR,
      R => reset_bool_for_rst
    );
ex_Sel_SPR_EAR_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => of_Sel_SPR_EAR,
      Q => ex_Sel_SPR_EAR,
      R => reset_bool_for_rst
    );
ex_Sel_SPR_EDR_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => of_Sel_SPR_EDR,
      Q => ex_Sel_SPR_EDR,
      R => reset_bool_for_rst
    );
ex_Sel_SPR_ESR_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => of_Sel_SPR_ESR,
      Q => ex_Sel_SPR_ESR,
      R => reset_bool_for_rst
    );
ex_Sel_SPR_FSR_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => of_Sel_SPR_FSR,
      Q => ex_Sel_SPR_FSR,
      R => reset_bool_for_rst
    );
ex_Sel_SPR_PVR_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => of_Sel_SPR_PVR,
      Q => ex_Sel_SPR_PVR,
      R => reset_bool_for_rst
    );
ex_Sel_SPR_SHR_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => of_Sel_SPR_SHR,
      Q => ex_Sel_SPR_SHR,
      R => reset_bool_for_rst
    );
ex_Sel_SPR_SLR_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => of_Sel_SPR_SLR,
      Q => ex_Sel_SPR_SLR,
      R => reset_bool_for_rst
    );
ex_Take_Intr_or_Exc_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => jump_logic_I1_n_3,
      Q => \^ex_take_intr_or_exc\,
      R => '0'
    );
ex_Write_DCache_decode_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => ex_Write_DCache_decode_cmb,
      Q => ex_Write_DCache_decode_reg_n_0,
      R => reset_bool_for_rst
    );
ex_Write_ICache_i_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => ex_Write_ICache_i_cmb,
      Q => ex_Write_ICache_i,
      R => reset_bool_for_rst
    );
ex_alu_sel_logic_i_reg: unisim.vcomponents.FDSE
     port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => ex_alu_sel_logic_i102_out,
      Q => EX_ALU_Sel_Logic,
      S => reset_bool_for_rst
    );
ex_atomic_Instruction_Pair_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => ex_atomic_Instruction_Pair0,
      Q => ex_atomic_Instruction_Pair,
      R => reset_bool_for_rst
    );
ex_branch_with_delayslot_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => of_branch_with_delayslot118_out,
      Q => ex_branch_with_delayslot,
      R => reset_bool_for_rst
    );
ex_delayslot_Instr_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => ex_delayslot_Instr0,
      Q => ex_delayslot_Instr,
      R => reset_bool_for_rst
    );
ex_enable_alu_i_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => PreFetch_Buffer_I1_n_75,
      Q => EX_Enable_ALU,
      R => reset_bool_for_rst
    );
ex_enable_sext_shift_i_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => ex_enable_sext_shift_i0,
      Q => ex_Enable_Sext_Shift,
      R => reset_bool_for_rst
    );
ex_first_cycle_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^wb_gpr_write_i_reg_0\,
      I1 => reset_bool_for_rst,
      O => flush_pipe
    );
ex_first_cycle_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => of_PipeRun_for_ce,
      Q => ex_first_cycle,
      R => flush_pipe
    );
\ex_gpr_write_addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => \^of_gpr_op3_rd_addr\(0),
      Q => \ex_gpr_write_addr_reg_n_0_[0]\,
      R => reset_bool_for_rst
    );
\ex_gpr_write_addr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => \^of_gpr_op3_rd_addr\(1),
      Q => I2,
      R => reset_bool_for_rst
    );
\ex_gpr_write_addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => \^of_gpr_op3_rd_addr\(2),
      Q => I4,
      R => reset_bool_for_rst
    );
\ex_gpr_write_addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => \^of_gpr_op3_rd_addr\(3),
      Q => I0,
      R => reset_bool_for_rst
    );
\ex_gpr_write_addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => \^of_gpr_op3_rd_addr\(4),
      Q => \ex_gpr_write_addr_reg_n_0_[4]\,
      R => reset_bool_for_rst
    );
ex_gpr_write_dbg_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => PreFetch_Buffer_I1_n_105,
      Q => ex_gpr_write_dbg,
      R => '0'
    );
ex_gpr_write_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => PreFetch_Buffer_I1_n_52,
      Q => ex_gpr_write_reg_n_0,
      R => '0'
    );
ex_hibernate_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000002E"
    )
        port map (
      I0 => \^hibernate\,
      I1 => ex_sleep_i0,
      I2 => p_1_in126_in,
      I3 => active_wakeup,
      I4 => reset_bool_for_rst,
      O => ex_hibernate_i_i_1_n_0
    );
ex_hibernate_i_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA888AAAAA"
    )
        port map (
      I0 => ex_mbar_sleep,
      I1 => ex_jump_hold,
      I2 => ex_mbar_stall_no_sleep_1,
      I3 => ex_first_cycle,
      I4 => ex_mbar_decode,
      I5 => \^using_lwx_swx_instr.ex_reservation_reg_1\,
      O => ex_sleep_i0
    );
ex_hibernate_i_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => ex_hibernate_i_i_1_n_0,
      Q => \^hibernate\,
      R => '0'
    );
\ex_instr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => of_instr(0),
      Q => \ex_instr_reg_n_0_[0]\,
      R => '0'
    );
\ex_instr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => \^of_gpr_op3_rd_addr\(4),
      Q => \ex_instr_reg_n_0_[10]\,
      R => '0'
    );
\ex_instr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => \^of_gpr_op1_rd_addr\(0),
      Q => \ex_instr_reg_n_0_[11]\,
      R => '0'
    );
\ex_instr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => \^of_gpr_op1_rd_addr\(1),
      Q => \ex_instr_reg_n_0_[12]\,
      R => '0'
    );
\ex_instr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => \^of_gpr_op1_rd_addr\(2),
      Q => \ex_instr_reg_n_0_[13]\,
      R => '0'
    );
\ex_instr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => \^of_gpr_op1_rd_addr\(3),
      Q => \ex_instr_reg_n_0_[14]\,
      R => '0'
    );
\ex_instr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => \^of_gpr_op1_rd_addr\(4),
      Q => \ex_instr_reg_n_0_[15]\,
      R => '0'
    );
\ex_instr_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => \^of_gpr_op2_rd_addr\(0),
      Q => \ex_instr_reg_n_0_[16]\,
      R => '0'
    );
\ex_instr_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => \^of_gpr_op2_rd_addr\(1),
      Q => \ex_instr_reg_n_0_[17]\,
      R => '0'
    );
\ex_instr_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => \^of_gpr_op2_rd_addr\(2),
      Q => \ex_instr_reg_n_0_[18]\,
      R => '0'
    );
\ex_instr_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => \^of_gpr_op2_rd_addr\(3),
      Q => \ex_instr_reg_n_0_[19]\,
      R => '0'
    );
\ex_instr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => of_instr(1),
      Q => \ex_instr_reg_n_0_[1]\,
      R => '0'
    );
\ex_instr_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => \^of_gpr_op2_rd_addr\(4),
      Q => \ex_instr_reg_n_0_[20]\,
      R => '0'
    );
\ex_instr_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => \^of_imm_data\(10),
      Q => \ex_instr_reg_n_0_[21]\,
      R => '0'
    );
\ex_instr_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => \^of_imm_data\(9),
      Q => \ex_instr_reg_n_0_[22]\,
      R => '0'
    );
\ex_instr_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => \^of_imm_data\(8),
      Q => \ex_instr_reg_n_0_[23]\,
      R => '0'
    );
\ex_instr_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => \^of_imm_data\(7),
      Q => \ex_instr_reg_n_0_[24]\,
      R => '0'
    );
\ex_instr_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => \^of_imm_data\(6),
      Q => \ex_instr_reg_n_0_[25]\,
      R => '0'
    );
\ex_instr_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => \^of_imm_data\(5),
      Q => \ex_instr_reg_n_0_[26]\,
      R => '0'
    );
\ex_instr_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => \^of_imm_data\(4),
      Q => \ex_instr_reg_n_0_[27]\,
      R => '0'
    );
\ex_instr_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => \^of_imm_data\(3),
      Q => \ex_instr_reg_n_0_[28]\,
      R => '0'
    );
\ex_instr_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => \^of_imm_data\(2),
      Q => \ex_instr_reg_n_0_[29]\,
      R => '0'
    );
\ex_instr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => of_instr(2),
      Q => \ex_instr_reg_n_0_[2]\,
      R => '0'
    );
\ex_instr_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => \^of_imm_data\(1),
      Q => \ex_instr_reg_n_0_[30]\,
      R => '0'
    );
\ex_instr_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => \^of_imm_data\(0),
      Q => \ex_instr_reg_n_0_[31]\,
      R => '0'
    );
\ex_instr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => of_instr(3),
      Q => \ex_instr_reg_n_0_[3]\,
      R => '0'
    );
\ex_instr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => of_instr(4),
      Q => \ex_instr_reg_n_0_[4]\,
      R => '0'
    );
\ex_instr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => of_instr(5),
      Q => \ex_instr_reg_n_0_[5]\,
      R => '0'
    );
\ex_instr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => \^of_gpr_op3_rd_addr\(0),
      Q => p_1_in126_in,
      R => '0'
    );
\ex_instr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => \^of_gpr_op3_rd_addr\(1),
      Q => p_0_in125_in,
      R => '0'
    );
\ex_instr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => \^of_gpr_op3_rd_addr\(2),
      Q => \ex_instr_reg_n_0_[8]\,
      R => '0'
    );
\ex_instr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => \^of_gpr_op3_rd_addr\(3),
      Q => \ex_instr_reg_n_0_[9]\,
      R => '0'
    );
ex_is_div_instr_I_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => PreFetch_Buffer_I1_n_53,
      Q => EX_Is_Div_Instr,
      R => '0'
    );
ex_is_multi_instr2_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => PreFetch_Buffer_I1_n_48,
      Q => ex_is_multi_instr2,
      R => reset_bool_for_rst
    );
ex_is_multi_or_load_instr_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => ex_is_multi_or_load_instr0,
      Q => ex_is_multi_or_load_instr,
      R => reset_bool_for_rst
    );
ex_jump_hold_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => jump_logic_I1_n_10,
      Q => ex_jump_hold,
      R => reset_bool_for_rst
    );
ex_jump_nodelay_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \Use_MuxCy[11].OF_Piperun_Stage_n_2\,
      Q => ex_jump_nodelay_reg_n_0,
      R => '0'
    );
ex_load_alu_carry_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => ex_load_alu_carry96_out,
      Q => ex_load_alu_carry_reg_n_0,
      R => reset_bool_for_rst
    );
ex_load_shift_carry_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => ex_load_shift_carry0,
      Q => ex_load_shift_carry,
      R => reset_bool_for_rst
    );
ex_mbar_decode_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => ex_mbar_decode_cmb,
      Q => ex_mbar_decode,
      R => reset_bool_for_rst
    );
ex_mbar_is_sleep_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => ex_mbar_is_sleep_cmb,
      Q => ex_mbar_is_sleep,
      R => reset_bool_for_rst
    );
ex_mbar_sleep_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BAAAAAAA"
    )
        port map (
      I0 => ex_mbar_sleep,
      I1 => \^using_lwx_swx_instr.ex_reservation_reg_1\,
      I2 => ex_mbar_decode,
      I3 => ex_mbar_is_sleep,
      I4 => ex_first_cycle,
      I5 => ex_mbar_sleep_i_2_n_0,
      O => ex_mbar_sleep_i_1_n_0
    );
ex_mbar_sleep_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => reset_bool_for_rst,
      I1 => active_wakeup,
      O => ex_mbar_sleep_i_2_n_0
    );
ex_mbar_sleep_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => ex_mbar_sleep_i_1_n_0,
      Q => ex_mbar_sleep,
      R => '0'
    );
ex_mbar_stall_no_sleep_1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F700F700F7FFFF"
    )
        port map (
      I0 => delay_update_idle,
      I1 => Write_Resp_Received,
      I2 => mem_valid_reg_n_0,
      I3 => I0,
      I4 => if_fetch_in_progress_reg_0,
      I5 => \ex_gpr_write_addr_reg_n_0_[4]\,
      O => ex_mbar_stall_no_sleep_10
    );
ex_mbar_stall_no_sleep_1_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => ex_mbar_stall_no_sleep_10,
      Q => ex_mbar_stall_no_sleep_1,
      R => reset_bool_for_rst
    );
ex_mfsmsr_i_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => of_Sel_SPR_MSR88_out,
      Q => ex_mfsmsr_i,
      R => reset_bool_for_rst
    );
ex_move_to_MSR_instr_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => ex_move_to_MSR_instr113_out,
      Q => \^ex_move_to_msr_instr\,
      R => reset_bool_for_rst
    );
\ex_opcode_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => of_instr(0),
      Q => ex_opcode(0),
      R => reset_bool_for_rst
    );
\ex_opcode_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => of_instr(1),
      Q => ex_opcode(1),
      R => reset_bool_for_rst
    );
\ex_opcode_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => of_instr(2),
      Q => ex_opcode(2),
      R => reset_bool_for_rst
    );
\ex_opcode_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => of_instr(3),
      Q => ex_opcode(3),
      R => reset_bool_for_rst
    );
\ex_opcode_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => of_instr(4),
      Q => ex_opcode(4),
      R => reset_bool_for_rst
    );
\ex_opcode_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => of_instr(5),
      Q => ex_opcode(5),
      R => reset_bool_for_rst
    );
ex_read_imm_reg_1_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => ex_read_imm_reg,
      Q => ex_read_imm_reg_1,
      R => reset_bool_for_rst
    );
ex_read_imm_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAA2AAA"
    )
        port map (
      I0 => of_read_imm_reg_ii,
      I1 => \^wb_gpr_write_i_reg_0\,
      I2 => \^d\(4),
      I3 => \^d\(2),
      I4 => \^d\(3),
      I5 => \Performance_Debug_Control.dbg_freeze_nohalt_reg\,
      O => of_read_imm_reg
    );
ex_read_imm_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => of_read_imm_reg,
      Q => ex_read_imm_reg,
      R => reset_bool_for_rst
    );
ex_sel_alu_i_reg: unisim.vcomponents.FDSE
     port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => ex_sel_alu_i0,
      Q => ex_sel_alu,
      S => reset_bool_for_rst
    );
ex_set_MSR_IE_instr_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => of_set_MSR_IE_hold_reg_n_0,
      I1 => \Using_FPGA_3.ex_clear_MSR_BIP_instr_Inst_n_0\,
      I2 => \ex_gpr_write_addr_reg_n_0_[4]\,
      O => of_set_MSR_IE_hold0
    );
ex_set_MSR_IE_instr_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => of_set_MSR_IE_hold0,
      Q => ex_set_MSR_IE_instr,
      R => reset_bool_for_rst
    );
ex_set_bip_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => ex_set_bip,
      Q => ex_set_bip_reg_n_0,
      R => reset_bool_for_rst
    );
ex_sleep_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000002E"
    )
        port map (
      I0 => \^sleep_decode\,
      I1 => ex_sleep_i0,
      I2 => p_0_in125_in,
      I3 => active_wakeup,
      I4 => reset_bool_for_rst,
      O => ex_sleep_i_i_1_n_0
    );
ex_sleep_i_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => ex_sleep_i_i_1_n_0,
      Q => \^sleep_decode\,
      R => '0'
    );
ex_suspend_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000E222"
    )
        port map (
      I0 => \^suspend\,
      I1 => ex_sleep_i0,
      I2 => p_1_in126_in,
      I3 => p_0_in125_in,
      I4 => active_wakeup,
      I5 => reset_bool_for_rst,
      O => ex_suspend_i_i_1_n_0
    );
ex_suspend_i_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => ex_suspend_i_i_1_n_0,
      Q => \^suspend\,
      R => '0'
    );
ex_valid_jump_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => PreFetch_Buffer_I1_n_107,
      Q => ex_valid_jump,
      R => '0'
    );
ex_valid_keep_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => PreFetch_Buffer_I1_n_108,
      Q => ex_valid_keep,
      R => flush_pipe
    );
ex_valid_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => PreFetch_Buffer_I1_n_106,
      Q => \^ex_valid\,
      R => '0'
    );
ex_write_icache_done_i_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \Use_MuxCy[11].OF_Piperun_Stage_n_1\,
      Q => ex_write_icache_done_i,
      R => reset_bool_for_rst
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => of_Sel_SPR_FSR
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => of_Sel_SPR_SLR
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => of_PVR_Select(2)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => of_PVR_Select(3)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => of_Sel_SPR_EAR
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => of_Sel_SPR_SHR
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => of_Sel_SPR_EDR
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => of_Sel_SPR_ESR
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => of_Sel_SPR_PVR
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => of_Sel_SPR_BTR
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => of_PVR_Select(0)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => of_PVR_Select(1)
    );
if_fetch_in_progress_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \Using_ICache_Carry_Chain.ib_ready_MMU_carry_or_n_2\,
      Q => \^if_fetch_in_progress\,
      R => '0'
    );
if_missed_fetch_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => jump_logic_I1_n_43,
      Q => if_missed_fetch,
      R => '0'
    );
if_pc_incr_carry_and_0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_and_278
     port map (
      if_missed_fetch => if_missed_fetch,
      if_pc_incr_carry0 => if_pc_incr_carry0,
      lopt => \^lopt_3\,
      lopt_1 => \^lopt_4\,
      lopt_2 => \Performance_Debug_Control.dbg_stop_if_delay_i_reg\,
      lopt_3 => \^lopt_5\,
      lopt_4 => \^lopt_6\,
      lopt_5 => jump_or_not_full0,
      lopt_6 => \^lopt_7\,
      lopt_7 => \^lopt_8\,
      lopt_8 => \^lopt_9\,
      lopt_9 => \^lopt_10\
    );
if_pc_incr_carry_and_3: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_and_279
     port map (
      CI => if_pc_incr_carry3,
      if_pc_incr_carry1 => if_pc_incr_carry1,
      jump_or_not_full0 => jump_or_not_full0,
      lopt => \^lopt_5\,
      lopt_1 => \^lopt_6\
    );
jump_logic_I1: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_jump_logic
     port map (
      Clk => Clk,
      D(31 downto 0) => \^d\(158 downto 127),
      \EX_Branch_CMP_Op1_reg[0]\(0) => \EX_Branch_CMP_Op1_reg[0]_0\(0),
      EX_Op1_CMP_Equal => EX_Op1_CMP_Equal,
      EX_Op1_CMP_Equal_n => EX_Op1_CMP_Equal_n,
      EX_Op1_Zero => EX_Op1_Zero,
      \EX_Op2_reg[0]\(31 downto 2) => \EX_Op2_reg[0]_0\(65 downto 36),
      \EX_Op2_reg[0]\(1 downto 0) => \EX_Op2_reg[30]\(1 downto 0),
      I5 => I5,
      LOCKSTEP_Master_Out(0) => \^lockstep_master_out\(1),
      \Not_Using_TLBS.instr_Addr_1_reg[0]\(29 downto 0) => \Not_Using_TLBS.instr_Addr_1_reg[0]\(29 downto 0),
      \Not_Using_TLBS.last_Valid_Instr_Addr_reg[0]\(29 downto 0) => \Not_Using_TLBS.last_Valid_Instr_Addr_reg[0]\(29 downto 0),
      O => O87_out,
      O56_out => O56_out,
      \Performance_Debug_Control.ex_dbg_pc_hit_i_reg\ => \Performance_Debug_Control.ex_dbg_pc_hit_i_reg_0\,
      Q(2 downto 0) => \^d\(4 downto 2),
      \Using_FPGA.Native\ => jump_logic_I1_n_6,
      \Using_FPGA.Native_0\ => PreFetch_Buffer_I1_n_82,
      \Using_FPGA.Native_1\ => \^i_as\,
      ex_Take_Intr_or_Exc_reg => jump_logic_I1_n_3,
      ex_Take_Intr_or_Exc_reg_0 => \^ex_take_intr_or_exc\,
      ex_branch_with_delayslot => ex_branch_with_delayslot,
      ex_branch_with_delayslot_reg => \^ex_piperun\,
      ex_delayslot_Instr0 => ex_delayslot_Instr0,
      ex_first_cycle => ex_first_cycle,
      ex_jump => ex_jump,
      ex_jump_hold => ex_jump_hold,
      ex_jump_hold_reg => jump_logic_I1_n_10,
      ex_jump_hold_reg_0 => \Use_MuxCy[2].OF_Piperun_Stage_n_1\,
      ex_jump_nodelay_reg => ex_jump_nodelay_reg_n_0,
      ex_mbar_decode => ex_mbar_decode,
      ex_mbar_sleep => ex_mbar_sleep,
      ex_mbar_stall_no_sleep_1 => ex_mbar_stall_no_sleep_1,
      ex_op1_cmp_eq => ex_op1_cmp_eq,
      ex_op1_cmp_eq1 => ex_op1_cmp_eq1,
      ex_op1_cmp_eq_n5_out => ex_op1_cmp_eq_n5_out,
      force12_out => force12_out,
      force_Val10_out => force_Val10_out,
      ib_Ready_MMU => ib_Ready_MMU,
      icache_data_strobe => icache_data_strobe,
      if_missed_fetch => if_missed_fetch,
      if_missed_fetch_reg => jump_logic_I1_n_43,
      \if_pc_reg[0]\(0) => IF_PC_Write,
      \if_pc_reg[10]\ => O49_out,
      \if_pc_reg[11]\ => O51_out,
      \if_pc_reg[12]\ => O53_out,
      \if_pc_reg[13]\ => O55_out,
      \if_pc_reg[14]\ => O57_out,
      \if_pc_reg[15]\ => O59_out,
      \if_pc_reg[16]\ => O61_out,
      \if_pc_reg[17]\ => O63_out,
      \if_pc_reg[18]\ => O65_out,
      \if_pc_reg[19]\ => O67_out,
      \if_pc_reg[1]\ => O31_out,
      \if_pc_reg[20]\ => O69_out,
      \if_pc_reg[21]\ => O71_out,
      \if_pc_reg[22]\ => O73_out,
      \if_pc_reg[23]\ => O75_out,
      \if_pc_reg[24]\ => O77_out,
      \if_pc_reg[25]\ => O79_out,
      \if_pc_reg[26]\ => O81_out,
      \if_pc_reg[27]\ => O83_out,
      \if_pc_reg[28]\ => O85_out,
      \if_pc_reg[2]\ => O33_out,
      \if_pc_reg[30]\(1) => p_1_in3_in,
      \if_pc_reg[30]\(0) => PC_Module_I_n_60,
      \if_pc_reg[3]\ => O35_out,
      \if_pc_reg[4]\ => O37_out,
      \if_pc_reg[5]\ => O39_out,
      \if_pc_reg[6]\ => O41_out,
      \if_pc_reg[7]\ => O43_out,
      \if_pc_reg[8]\ => O45_out,
      \if_pc_reg[9]\ => O47_out,
      keep_jump_taken_with_ds => keep_jump_taken_with_ds,
      keep_jump_taken_with_ds_reg => jump_logic_I1_n_8,
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => lopt_2,
      mem_jump_taken_reg => jump_logic_I1_n_44,
      of_Take_Interrupt => of_Take_Interrupt,
      of_pause_reg => of_PipeRun_for_ce,
      of_read_imm_reg_ii_reg => jump_logic_I1_n_5,
      of_valid => of_valid,
      \out\ => ex_valid_jump,
      sync_reset => reset_bool_for_rst,
      use_Reg_Neg_DI1_out => use_Reg_Neg_DI1_out,
      use_Reg_Neg_S3_out => use_Reg_Neg_S3_out,
      valid_Req => valid_Req,
      valid_Req_XX_reg => valid_Req_XX_reg,
      valid_Req_XX_reg_0 => valid_Req_XX_reg_0,
      valid_Req_reg => valid_Req_reg,
      \wb_MSR_i_reg[26]\(0) => \EX_Op2_reg[0]_0\(16),
      wb_exception_i_reg => \^wb_gpr_write_i_reg_0\
    );
keep_jump_taken_with_ds_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => jump_logic_I1_n_8,
      Q => keep_jump_taken_with_ds,
      R => '0'
    );
mem_PipeRun_carry_and: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_and_280
     port map (
      Trace_WB_Jump_Taken_reg => \^mem_piperun\,
      \Using_FPGA.Native\ => \Using_FPGA.Native_1\,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_2\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_3\,
      \Using_FPGA.Native_10\ => \Using_FPGA.Native_19\,
      \Using_FPGA.Native_11\ => \Using_FPGA.Native_23\,
      \Using_FPGA.Native_12\ => \Using_FPGA.Native_24\,
      \Using_FPGA.Native_2\ => \Using_FPGA.Native_4\,
      \Using_FPGA.Native_3\ => \Using_FPGA.Native_5\,
      \Using_FPGA.Native_4\ => \Using_FPGA.Native_16\,
      \Using_FPGA.Native_5\ => \Using_FPGA.Native_20\,
      \Using_FPGA.Native_6\ => \Using_FPGA.Native_17\,
      \Using_FPGA.Native_7\ => \Using_FPGA.Native_21\,
      \Using_FPGA.Native_8\ => \Using_FPGA.Native_18\,
      \Using_FPGA.Native_9\ => \Using_FPGA.Native_22\,
      WB_PipeRun => \^wb_piperun\,
      ex_MSR(0) => ex_MSR(0),
      lopt => lopt_14,
      lopt_1 => lopt_15,
      lopt_2 => lopt_16,
      mem_gpr_write => mem_gpr_write,
      mem_gpr_write_dbg => mem_gpr_write_dbg,
      mem_valid_reg => mem_valid_reg_n_0,
      mem_wait_on_ready_N => mem_wait_on_ready_N,
      sync_reset => reset_bool_for_rst,
      wb_exception_i_reg => \^wb_gpr_write_i_reg_0\,
      \wb_exception_kind_i_reg[28]\ => \^wb_msr_clear_ie\,
      wb_gpr_write_dbg0 => wb_gpr_write_dbg0,
      wb_gpr_write_i0 => wb_gpr_write_i0,
      wb_valid_reg => mem_PipeRun_carry_and_n_1,
      wb_valid_reg_0 => \^wb_valid_reg_0\
    );
mem_Write_DCache_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00040404"
    )
        port map (
      I0 => \^using_lwx_swx_instr.ex_reservation_reg_1\,
      I1 => ex_Write_DCache_decode_reg_n_0,
      I2 => \^wb_gpr_write_i_reg_0\,
      I3 => mem_exception_from_ex,
      I4 => mem_valid_reg_n_0,
      O => mem_Write_DCache_i_1_n_0
    );
mem_Write_DCache_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^ex_piperun\,
      D => mem_Write_DCache_i_1_n_0,
      Q => \^mem_write_dcache\,
      R => reset_bool_for_rst
    );
mem_byte_access_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^ex_piperun\,
      D => \^ex_byte_access\,
      Q => \^mem_byte_access\,
      R => reset_bool_for_rst
    );
mem_delayslot_instr_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^ex_piperun\,
      D => ex_delayslot_Instr,
      Q => mem_delayslot_instr,
      R => reset_bool_for_rst
    );
mem_doublet_access_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^ex_piperun\,
      D => \^ex_doublet_access\,
      Q => \^mem_doublet_access\,
      R => reset_bool_for_rst
    );
mem_exception_from_ex_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A2A0A0"
    )
        port map (
      I0 => \^ex_valid\,
      I1 => \^ex_take_intr_or_exc\,
      I2 => \^ex_interrupt_i\,
      I3 => \Serial_Dbg_Intf.force_stop_cmd_i_reg\(19),
      I4 => \Performance_Debug_Control.ex_dbg_pc_hit_i_reg_1\,
      O => \^ex_exception_taken\
    );
mem_exception_from_ex_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^ex_piperun\,
      D => \^ex_exception_taken\,
      Q => mem_exception_from_ex,
      R => reset_bool_for_rst
    );
\mem_gpr_write_addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^ex_piperun\,
      D => \ex_gpr_write_addr_reg_n_0_[0]\,
      Q => mem_gpr_write_addr(0),
      R => reset_bool_for_rst
    );
\mem_gpr_write_addr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^ex_piperun\,
      D => I2,
      Q => mem_gpr_write_addr(1),
      R => reset_bool_for_rst
    );
\mem_gpr_write_addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^ex_piperun\,
      D => I4,
      Q => mem_gpr_write_addr(2),
      R => reset_bool_for_rst
    );
\mem_gpr_write_addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^ex_piperun\,
      D => I0,
      Q => mem_gpr_write_addr(3),
      R => reset_bool_for_rst
    );
\mem_gpr_write_addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^ex_piperun\,
      D => \ex_gpr_write_addr_reg_n_0_[4]\,
      Q => mem_gpr_write_addr(4),
      R => reset_bool_for_rst
    );
mem_gpr_write_dbg_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \Use_MuxCy[3].OF_Piperun_Stage_n_7\,
      Q => mem_gpr_write_dbg,
      R => flush_pipe
    );
mem_gpr_write_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \Use_MuxCy[3].OF_Piperun_Stage_n_6\,
      Q => mem_gpr_write,
      R => flush_pipe
    );
\mem_instr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^ex_piperun\,
      D => \ex_instr_reg_n_0_[0]\,
      Q => mem_instr(0),
      R => '0'
    );
\mem_instr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^ex_piperun\,
      D => \ex_instr_reg_n_0_[10]\,
      Q => mem_instr(10),
      R => '0'
    );
\mem_instr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^ex_piperun\,
      D => \ex_instr_reg_n_0_[11]\,
      Q => mem_instr(11),
      R => '0'
    );
\mem_instr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^ex_piperun\,
      D => \ex_instr_reg_n_0_[12]\,
      Q => mem_instr(12),
      R => '0'
    );
\mem_instr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^ex_piperun\,
      D => \ex_instr_reg_n_0_[13]\,
      Q => mem_instr(13),
      R => '0'
    );
\mem_instr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^ex_piperun\,
      D => \ex_instr_reg_n_0_[14]\,
      Q => mem_instr(14),
      R => '0'
    );
\mem_instr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^ex_piperun\,
      D => \ex_instr_reg_n_0_[15]\,
      Q => mem_instr(15),
      R => '0'
    );
\mem_instr_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^ex_piperun\,
      D => \ex_instr_reg_n_0_[16]\,
      Q => mem_instr(16),
      R => '0'
    );
\mem_instr_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^ex_piperun\,
      D => \ex_instr_reg_n_0_[17]\,
      Q => mem_instr(17),
      R => '0'
    );
\mem_instr_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^ex_piperun\,
      D => \ex_instr_reg_n_0_[18]\,
      Q => mem_instr(18),
      R => '0'
    );
\mem_instr_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^ex_piperun\,
      D => \ex_instr_reg_n_0_[19]\,
      Q => mem_instr(19),
      R => '0'
    );
\mem_instr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^ex_piperun\,
      D => \ex_instr_reg_n_0_[1]\,
      Q => mem_instr(1),
      R => '0'
    );
\mem_instr_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^ex_piperun\,
      D => \ex_instr_reg_n_0_[20]\,
      Q => mem_instr(20),
      R => '0'
    );
\mem_instr_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^ex_piperun\,
      D => \ex_instr_reg_n_0_[21]\,
      Q => mem_instr(21),
      R => '0'
    );
\mem_instr_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^ex_piperun\,
      D => \ex_instr_reg_n_0_[22]\,
      Q => mem_instr(22),
      R => '0'
    );
\mem_instr_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^ex_piperun\,
      D => \ex_instr_reg_n_0_[23]\,
      Q => mem_instr(23),
      R => '0'
    );
\mem_instr_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^ex_piperun\,
      D => \ex_instr_reg_n_0_[24]\,
      Q => mem_instr(24),
      R => '0'
    );
\mem_instr_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^ex_piperun\,
      D => \ex_instr_reg_n_0_[25]\,
      Q => mem_instr(25),
      R => '0'
    );
\mem_instr_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^ex_piperun\,
      D => \ex_instr_reg_n_0_[26]\,
      Q => mem_instr(26),
      R => '0'
    );
\mem_instr_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^ex_piperun\,
      D => \ex_instr_reg_n_0_[27]\,
      Q => mem_instr(27),
      R => '0'
    );
\mem_instr_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^ex_piperun\,
      D => \ex_instr_reg_n_0_[28]\,
      Q => mem_instr(28),
      R => '0'
    );
\mem_instr_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^ex_piperun\,
      D => \ex_instr_reg_n_0_[29]\,
      Q => mem_instr(29),
      R => '0'
    );
\mem_instr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^ex_piperun\,
      D => \ex_instr_reg_n_0_[2]\,
      Q => mem_instr(2),
      R => '0'
    );
\mem_instr_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^ex_piperun\,
      D => \ex_instr_reg_n_0_[30]\,
      Q => mem_instr(30),
      R => '0'
    );
\mem_instr_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^ex_piperun\,
      D => \ex_instr_reg_n_0_[31]\,
      Q => mem_instr(31),
      R => '0'
    );
\mem_instr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^ex_piperun\,
      D => \ex_instr_reg_n_0_[3]\,
      Q => mem_instr(3),
      R => '0'
    );
\mem_instr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^ex_piperun\,
      D => \ex_instr_reg_n_0_[4]\,
      Q => mem_instr(4),
      R => '0'
    );
\mem_instr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^ex_piperun\,
      D => \ex_instr_reg_n_0_[5]\,
      Q => mem_instr(5),
      R => '0'
    );
\mem_instr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^ex_piperun\,
      D => p_1_in126_in,
      Q => mem_instr(6),
      R => '0'
    );
\mem_instr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^ex_piperun\,
      D => p_0_in125_in,
      Q => mem_instr(7),
      R => '0'
    );
\mem_instr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^ex_piperun\,
      D => \ex_instr_reg_n_0_[8]\,
      Q => mem_instr(8),
      R => '0'
    );
\mem_instr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^ex_piperun\,
      D => \ex_instr_reg_n_0_[9]\,
      Q => mem_instr(9),
      R => '0'
    );
mem_is_msr_instr_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^ex_piperun\,
      D => ex_mfsmsr_i,
      Q => MEM_Sel_MSR,
      R => reset_bool_for_rst
    );
mem_is_multi_or_load_instr_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^ex_piperun\,
      D => mem_is_multi_or_load_instr0,
      Q => mem_is_multi_or_load_instr,
      R => reset_bool_for_rst
    );
mem_jump_taken_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^ex_piperun\,
      D => jump_logic_I1_n_44,
      Q => mem_jump_taken,
      R => reset_bool_for_rst
    );
mem_load_store_access_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^ex_piperun\,
      D => mem_load_store_access0,
      Q => mem_load_store_access,
      R => reset_bool_for_rst
    );
mem_read_imm_reg_1_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^ex_piperun\,
      D => ex_read_imm_reg_1,
      Q => mem_read_imm_reg_1,
      R => reset_bool_for_rst
    );
mem_read_imm_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^ex_piperun\,
      D => ex_read_imm_reg,
      Q => mem_read_imm_reg,
      R => reset_bool_for_rst
    );
mem_valid_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reset_bool_for_rst,
      I1 => \^wb_gpr_write_i_reg_0\,
      O => mem_valid_i_2_n_0
    );
mem_valid_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^ex_take_intr_or_exc\,
      I1 => \^ex_valid\,
      O => mem_valid_i_3_n_0
    );
mem_valid_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \Use_MuxCy[3].OF_Piperun_Stage_n_3\,
      Q => mem_valid_reg_n_0,
      R => '0'
    );
mem_wait_on_ready_N_carry_or: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_or_281
     port map (
      lopt => \^lopt_11\,
      lopt_1 => \^lopt_12\,
      lopt_2 => \^lopt_13\,
      mem_Write_DCache => \^mem_write_dcache\,
      mem_databus_ready => mem_databus_ready,
      mem_load_store_access => mem_load_store_access,
      mem_valid_reg => mem_valid_reg_n_0,
      mem_wait_on_ready_N => mem_wait_on_ready_N
    );
of_Take_Interrupt_hold_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \Use_MuxCy[11].OF_Piperun_Stage_n_4\,
      Q => of_Take_Interrupt_hold,
      R => '0'
    );
of_pause_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => Pause,
      Q => \^of_pause\,
      R => reset_bool_for_rst
    );
of_read_imm_reg_ii_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \Use_MuxCy[11].OF_Piperun_Stage_n_3\,
      Q => of_read_imm_reg_ii,
      R => '0'
    );
of_set_MSR_IE_hold_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \Use_MuxCy[3].OF_Piperun_Stage_n_5\,
      Q => of_set_MSR_IE_hold_reg_n_0,
      R => '0'
    );
sign_16_23_inferred_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \EX_Op1_reg[0]\(7),
      I1 => \^using_fpga.native_9\(0),
      I2 => \^using_fpga.native_9\(1),
      O => in0
    );
\wb_MSR_i[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8AAAAAAA"
    )
        port map (
      I0 => \Using_FPGA.Native_20\,
      I1 => \^d\(2),
      I2 => \^d\(3),
      I3 => \^wb_gpr_write_i_reg_0\,
      I4 => \^d\(4),
      O => \wb_MSR_i_reg[30]\(0)
    );
wb_PipeRun_i_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^mem_piperun\,
      Q => \^wb_piperun\,
      R => reset_bool_for_rst
    );
wb_exception_i_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => mem_valid_reg_n_0,
      I1 => mem_exception_from_ex,
      O => \^wb_exception_i_reg_0\
    );
wb_exception_i_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^mem_piperun\,
      D => \^wb_exception_i_reg_0\,
      Q => \^wb_gpr_write_i_reg_0\,
      R => reset_bool_for_rst
    );
\wb_exception_kind_i_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^mem_piperun\,
      D => mem_exception_kind(28),
      Q => \^d\(4),
      R => reset_bool_for_rst
    );
\wb_exception_kind_i_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^mem_piperun\,
      D => mem_exception_kind(30),
      Q => \^d\(3),
      R => reset_bool_for_rst
    );
\wb_exception_kind_i_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^mem_piperun\,
      D => mem_exception_kind(31),
      Q => \^d\(2),
      R => reset_bool_for_rst
    );
\wb_gpr_write_addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^mem_piperun\,
      D => mem_gpr_write_addr(0),
      Q => \wb_gpr_write_addr_reg_n_0_[0]\,
      R => reset_bool_for_rst
    );
\wb_gpr_write_addr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^mem_piperun\,
      D => mem_gpr_write_addr(1),
      Q => \wb_gpr_write_addr_reg_n_0_[1]\,
      R => reset_bool_for_rst
    );
\wb_gpr_write_addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^mem_piperun\,
      D => mem_gpr_write_addr(2),
      Q => \wb_gpr_write_addr_reg_n_0_[2]\,
      R => reset_bool_for_rst
    );
\wb_gpr_write_addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^mem_piperun\,
      D => mem_gpr_write_addr(3),
      Q => \wb_gpr_write_addr_reg_n_0_[3]\,
      R => reset_bool_for_rst
    );
\wb_gpr_write_addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^mem_piperun\,
      D => mem_gpr_write_addr(4),
      Q => \wb_gpr_write_addr_reg_n_0_[4]\,
      R => reset_bool_for_rst
    );
wb_gpr_write_dbg_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => wb_gpr_write_dbg0,
      Q => \^wb_gpr_wr_dbg\,
      R => '0'
    );
wb_gpr_write_i_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => wb_gpr_write_i0,
      Q => wb_gpr_write_i,
      R => '0'
    );
\wb_instr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^mem_piperun\,
      D => mem_instr(0),
      Q => \^d\(60),
      R => '0'
    );
\wb_instr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^mem_piperun\,
      D => mem_instr(10),
      Q => \^d\(50),
      R => '0'
    );
\wb_instr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^mem_piperun\,
      D => mem_instr(11),
      Q => \^d\(49),
      R => '0'
    );
\wb_instr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^mem_piperun\,
      D => mem_instr(12),
      Q => \^d\(48),
      R => '0'
    );
\wb_instr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^mem_piperun\,
      D => mem_instr(13),
      Q => \^d\(47),
      R => '0'
    );
\wb_instr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^mem_piperun\,
      D => mem_instr(14),
      Q => \^d\(46),
      R => '0'
    );
\wb_instr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^mem_piperun\,
      D => mem_instr(15),
      Q => \^d\(45),
      R => '0'
    );
\wb_instr_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^mem_piperun\,
      D => mem_instr(16),
      Q => \^d\(44),
      R => '0'
    );
\wb_instr_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^mem_piperun\,
      D => mem_instr(17),
      Q => \^d\(43),
      R => '0'
    );
\wb_instr_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^mem_piperun\,
      D => mem_instr(18),
      Q => \^d\(42),
      R => '0'
    );
\wb_instr_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^mem_piperun\,
      D => mem_instr(19),
      Q => \^d\(41),
      R => '0'
    );
\wb_instr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^mem_piperun\,
      D => mem_instr(1),
      Q => \^d\(59),
      R => '0'
    );
\wb_instr_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^mem_piperun\,
      D => mem_instr(20),
      Q => \^d\(40),
      R => '0'
    );
\wb_instr_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^mem_piperun\,
      D => mem_instr(21),
      Q => \^d\(39),
      R => '0'
    );
\wb_instr_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^mem_piperun\,
      D => mem_instr(22),
      Q => \^d\(38),
      R => '0'
    );
\wb_instr_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^mem_piperun\,
      D => mem_instr(23),
      Q => \^d\(37),
      R => '0'
    );
\wb_instr_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^mem_piperun\,
      D => mem_instr(24),
      Q => \^d\(36),
      R => '0'
    );
\wb_instr_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^mem_piperun\,
      D => mem_instr(25),
      Q => \^d\(35),
      R => '0'
    );
\wb_instr_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^mem_piperun\,
      D => mem_instr(26),
      Q => \^d\(34),
      R => '0'
    );
\wb_instr_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^mem_piperun\,
      D => mem_instr(27),
      Q => \^d\(33),
      R => '0'
    );
\wb_instr_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^mem_piperun\,
      D => mem_instr(28),
      Q => \^d\(32),
      R => '0'
    );
\wb_instr_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^mem_piperun\,
      D => mem_instr(29),
      Q => \^d\(31),
      R => '0'
    );
\wb_instr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^mem_piperun\,
      D => mem_instr(2),
      Q => \^d\(58),
      R => '0'
    );
\wb_instr_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^mem_piperun\,
      D => mem_instr(30),
      Q => \^d\(30),
      R => '0'
    );
\wb_instr_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^mem_piperun\,
      D => mem_instr(31),
      Q => \^d\(29),
      R => '0'
    );
\wb_instr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^mem_piperun\,
      D => mem_instr(3),
      Q => \^d\(57),
      R => '0'
    );
\wb_instr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^mem_piperun\,
      D => mem_instr(4),
      Q => \^d\(56),
      R => '0'
    );
\wb_instr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^mem_piperun\,
      D => mem_instr(5),
      Q => \^d\(55),
      R => '0'
    );
\wb_instr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^mem_piperun\,
      D => mem_instr(6),
      Q => \^d\(54),
      R => '0'
    );
\wb_instr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^mem_piperun\,
      D => mem_instr(7),
      Q => \^d\(53),
      R => '0'
    );
\wb_instr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^mem_piperun\,
      D => mem_instr(8),
      Q => \^d\(52),
      R => '0'
    );
\wb_instr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^mem_piperun\,
      D => mem_instr(9),
      Q => \^d\(51),
      R => '0'
    );
wb_reset_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => reset_bool_for_rst,
      Q => wb_reset,
      R => '0'
    );
wb_valid_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => mem_PipeRun_carry_and_n_1,
      Q => \^wb_valid_reg_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cache_valid_bit_detect is
  port (
    word_is_valid : out STD_LOGIC;
    \Using_FPGA.Native\ : in STD_LOGIC;
    Carry_OUT : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cache_valid_bit_detect;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cache_valid_bit_detect is
begin
\Valid_Check_With_4word_Cacheline.lut6_valid_check_carry_and\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_and_5
     port map (
      Carry_OUT => Carry_OUT,
      \Using_FPGA.Native\ => \Using_FPGA.Native\,
      lopt => lopt,
      lopt_1 => lopt_1,
      word_is_valid => word_is_valid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cache_valid_bit_detect_124 is
  port (
    mem_cache_hit : out STD_LOGIC;
    Trace_Cache_Hit0 : out STD_LOGIC;
    \Using_FPGA.Native\ : in STD_LOGIC;
    mem_tag_hit_without_parity : in STD_LOGIC;
    mem_first_cycle : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cache_valid_bit_detect_124 : entity is "cache_valid_bit_detect";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cache_valid_bit_detect_124;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cache_valid_bit_detect_124 is
begin
\Valid_Check_With_4word_Cacheline.lut6_valid_check_carry_and\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_and_148
     port map (
      Trace_Cache_Hit0 => Trace_Cache_Hit0,
      \Using_FPGA.Native\ => \Using_FPGA.Native\,
      lopt => lopt,
      lopt_1 => lopt_1,
      mem_cache_hit => mem_cache_hit,
      mem_first_cycle => mem_first_cycle,
      mem_tag_hit_without_parity => mem_tag_hit_without_parity
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCache_gti is
  port (
    mem_write_req : out STD_LOGIC;
    MEM_DCache_Drop_request : out STD_LOGIC;
    mem_write_cache_miss_delayed_reg_0 : out STD_LOGIC_VECTOR ( 11 downto 0 );
    M_AXI_DC_WVALID : out STD_LOGIC;
    mem_dcache_data_strobe : out STD_LOGIC;
    wb_dcache_valid_read_data : out STD_LOGIC_VECTOR ( 0 to 31 );
    incoming_data_valid : out STD_LOGIC;
    Write_Resp_Received : out STD_LOGIC;
    \M_AXI_DC_AWADDR[31]\ : out STD_LOGIC_VECTOR ( 108 downto 0 );
    delay_update_idle : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 10 downto 0 );
    sync_reset : in STD_LOGIC;
    EX_PipeRun : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 81 downto 0 );
    Clk : in STD_LOGIC;
    S : in STD_LOGIC;
    \Comp_Carry_Chain[1].carry_sel_reg\ : in STD_LOGIC;
    \Comp_Carry_Chain[2].carry_sel_reg\ : in STD_LOGIC;
    \Comp_Carry_Chain[3].carry_sel_reg\ : in STD_LOGIC;
    \Comp_Carry_Chain[1].carry_sel_reg_0\ : in STD_LOGIC;
    \Comp_Carry_Chain[2].carry_sel_reg_1\ : in STD_LOGIC;
    \Comp_Carry_Chain[3].carry_sel_reg_2\ : in STD_LOGIC;
    DIBDI : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_DC_WREADY : in STD_LOGIC;
    M_AXI_DC_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    mem_valid_req0 : in STD_LOGIC;
    p_26_in : in STD_LOGIC;
    M_AXI_DC_BVALID : in STD_LOGIC;
    M_AXI_DC_AWREADY : in STD_LOGIC;
    mem_Write_DCache : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_DC_RLAST : in STD_LOGIC;
    M_AXI_DC_ARREADY : in STD_LOGIC;
    M_AXI_DC_RVALID : in STD_LOGIC;
    DATA_INB : in STD_LOGIC_VECTOR ( 0 to 31 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCache_gti;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCache_gti is
  signal A : STD_LOGIC;
  signal A36_in : STD_LOGIC;
  signal ADDRB : STD_LOGIC_VECTOR ( 0 to 10 );
  signal CacheLine_Cnt : STD_LOGIC_VECTOR ( 0 to 1 );
  signal \Comp_Carry_Chain[4].carry_sel_reg\ : STD_LOGIC;
  signal \Comp_Carry_Chain[4].carry_sel_reg_1\ : STD_LOGIC;
  signal DATA_INB_0 : STD_LOGIC_VECTOR ( 0 to 17 );
  signal ENB : STD_LOGIC;
  signal I2 : STD_LOGIC;
  signal \^mem_dcache_drop_request\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal Req_Addr : STD_LOGIC_VECTOR ( 4 to 27 );
  signal S_0 : STD_LOGIC;
  signal TAG_RAM_Module_n_15 : STD_LOGIC;
  signal TAG_RAM_Module_n_16 : STD_LOGIC;
  signal Trace_Cache_Hit0 : STD_LOGIC;
  signal Trace_Cache_Req0 : STD_LOGIC;
  signal Update_Idle : STD_LOGIC;
  signal \Use_XX_Accesses.No_Coherence.xx_valid_data_reg_n_0\ : STD_LOGIC;
  signal \Use_XX_Accesses3.xx_access_read_miss_n_1\ : STD_LOGIC;
  signal \Use_XX_Accesses3.xx_access_read_miss_n_2\ : STD_LOGIC;
  signal \Use_XX_Accesses3.xx_access_read_miss_n_3\ : STD_LOGIC;
  signal \Using_New_CacheInterface_for_AXI.Cache_Interface_I1_n_108\ : STD_LOGIC;
  signal \Using_New_CacheInterface_for_AXI.Cache_Interface_I1_n_109\ : STD_LOGIC;
  signal \Using_New_CacheInterface_for_AXI.Cache_Interface_I1_n_111\ : STD_LOGIC;
  signal \Using_New_CacheInterface_for_AXI.Cache_Interface_I1_n_146\ : STD_LOGIC;
  signal \Using_New_CacheInterface_for_AXI.Cache_Interface_I1_n_147\ : STD_LOGIC;
  signal \Using_New_CacheInterface_for_AXI.Cache_Interface_I1_n_148\ : STD_LOGIC;
  signal \Using_New_CacheInterface_for_AXI.Cache_Interface_I1_n_149\ : STD_LOGIC;
  signal \Using_New_CacheInterface_for_AXI.Cache_Interface_I1_n_150\ : STD_LOGIC;
  signal \Using_New_CacheInterface_for_AXI.Cache_Interface_I1_n_151\ : STD_LOGIC;
  signal \Using_New_CacheInterface_for_AXI.Cache_Interface_I1_n_152\ : STD_LOGIC;
  signal \Using_New_CacheInterface_for_AXI.Cache_Interface_I1_n_153\ : STD_LOGIC;
  signal \Using_New_CacheInterface_for_AXI.Cache_Interface_I1_n_154\ : STD_LOGIC;
  signal \Using_New_CacheInterface_for_AXI.Cache_Interface_I1_n_155\ : STD_LOGIC;
  signal \Using_New_CacheInterface_for_AXI.Cache_Interface_I1_n_156\ : STD_LOGIC;
  signal \Using_New_CacheInterface_for_AXI.Cache_Interface_I1_n_157\ : STD_LOGIC;
  signal \Using_New_CacheInterface_for_AXI.Cache_Interface_I1_n_158\ : STD_LOGIC;
  signal \Using_New_CacheInterface_for_AXI.Cache_Interface_I1_n_168\ : STD_LOGIC;
  signal \Using_New_CacheInterface_for_AXI.Cache_Interface_I1_n_169\ : STD_LOGIC;
  signal \Using_New_CacheInterface_for_AXI.Cache_Interface_I1_n_170\ : STD_LOGIC;
  signal \Using_New_CacheInterface_for_AXI.Cache_Interface_I1_n_183\ : STD_LOGIC;
  signal \Using_New_CacheInterface_for_AXI.Cache_Interface_I1_n_184\ : STD_LOGIC;
  signal Valid_Bits : STD_LOGIC_VECTOR ( 0 to 3 );
  signal WB_DCache_Valid_Read_data_i_0 : STD_LOGIC;
  signal WB_DCache_Valid_Read_data_i_1 : STD_LOGIC;
  signal WB_DCache_Valid_Read_data_i_10 : STD_LOGIC;
  signal WB_DCache_Valid_Read_data_i_11 : STD_LOGIC;
  signal WB_DCache_Valid_Read_data_i_12 : STD_LOGIC;
  signal WB_DCache_Valid_Read_data_i_13 : STD_LOGIC;
  signal WB_DCache_Valid_Read_data_i_14 : STD_LOGIC;
  signal WB_DCache_Valid_Read_data_i_15 : STD_LOGIC;
  signal WB_DCache_Valid_Read_data_i_16 : STD_LOGIC;
  signal WB_DCache_Valid_Read_data_i_17 : STD_LOGIC;
  signal WB_DCache_Valid_Read_data_i_18 : STD_LOGIC;
  signal WB_DCache_Valid_Read_data_i_19 : STD_LOGIC;
  signal WB_DCache_Valid_Read_data_i_2 : STD_LOGIC;
  signal WB_DCache_Valid_Read_data_i_20 : STD_LOGIC;
  signal WB_DCache_Valid_Read_data_i_21 : STD_LOGIC;
  signal WB_DCache_Valid_Read_data_i_22 : STD_LOGIC;
  signal WB_DCache_Valid_Read_data_i_23 : STD_LOGIC;
  signal WB_DCache_Valid_Read_data_i_24 : STD_LOGIC;
  signal WB_DCache_Valid_Read_data_i_25 : STD_LOGIC;
  signal WB_DCache_Valid_Read_data_i_26 : STD_LOGIC;
  signal WB_DCache_Valid_Read_data_i_27 : STD_LOGIC;
  signal WB_DCache_Valid_Read_data_i_28 : STD_LOGIC;
  signal WB_DCache_Valid_Read_data_i_29 : STD_LOGIC;
  signal WB_DCache_Valid_Read_data_i_3 : STD_LOGIC;
  signal WB_DCache_Valid_Read_data_i_30 : STD_LOGIC;
  signal WB_DCache_Valid_Read_data_i_31 : STD_LOGIC;
  signal WB_DCache_Valid_Read_data_i_4 : STD_LOGIC;
  signal WB_DCache_Valid_Read_data_i_5 : STD_LOGIC;
  signal WB_DCache_Valid_Read_data_i_6 : STD_LOGIC;
  signal WB_DCache_Valid_Read_data_i_7 : STD_LOGIC;
  signal WB_DCache_Valid_Read_data_i_8 : STD_LOGIC;
  signal WB_DCache_Valid_Read_data_i_9 : STD_LOGIC;
  signal cache_updated_allowed : STD_LOGIC;
  signal cacheline_copy_data_0 : STD_LOGIC;
  signal cacheline_copy_data_1 : STD_LOGIC;
  signal cacheline_copy_data_10 : STD_LOGIC;
  signal cacheline_copy_data_11 : STD_LOGIC;
  signal cacheline_copy_data_12 : STD_LOGIC;
  signal cacheline_copy_data_13 : STD_LOGIC;
  signal cacheline_copy_data_14 : STD_LOGIC;
  signal cacheline_copy_data_15 : STD_LOGIC;
  signal cacheline_copy_data_16 : STD_LOGIC;
  signal cacheline_copy_data_17 : STD_LOGIC;
  signal cacheline_copy_data_18 : STD_LOGIC;
  signal cacheline_copy_data_19 : STD_LOGIC;
  signal cacheline_copy_data_2 : STD_LOGIC;
  signal cacheline_copy_data_20 : STD_LOGIC;
  signal cacheline_copy_data_21 : STD_LOGIC;
  signal cacheline_copy_data_22 : STD_LOGIC;
  signal cacheline_copy_data_23 : STD_LOGIC;
  signal cacheline_copy_data_24 : STD_LOGIC;
  signal cacheline_copy_data_25 : STD_LOGIC;
  signal cacheline_copy_data_26 : STD_LOGIC;
  signal cacheline_copy_data_27 : STD_LOGIC;
  signal cacheline_copy_data_28 : STD_LOGIC;
  signal cacheline_copy_data_29 : STD_LOGIC;
  signal cacheline_copy_data_3 : STD_LOGIC;
  signal cacheline_copy_data_30 : STD_LOGIC;
  signal cacheline_copy_data_31 : STD_LOGIC;
  signal cacheline_copy_data_4 : STD_LOGIC;
  signal cacheline_copy_data_5 : STD_LOGIC;
  signal cacheline_copy_data_6 : STD_LOGIC;
  signal cacheline_copy_data_7 : STD_LOGIC;
  signal cacheline_copy_data_8 : STD_LOGIC;
  signal cacheline_copy_data_9 : STD_LOGIC;
  signal cacheline_copy_hit0 : STD_LOGIC;
  signal cacheline_copy_valid : STD_LOGIC_VECTOR ( 0 to 3 );
  signal cacheline_copy_valid_cmb : STD_LOGIC_VECTOR ( 0 to 3 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of cacheline_copy_valid_cmb : signal is "true";
  signal dcache_data_strobe_ii : STD_LOGIC;
  signal dcache_data_strobe_iii : STD_LOGIC;
  signal dcache_data_strobe_iiii : STD_LOGIC;
  signal \^delay_update_idle\ : STD_LOGIC;
  signal \^incoming_data_valid\ : STD_LOGIC;
  signal lopt : STD_LOGIC;
  signal lopt_1 : STD_LOGIC;
  signal lopt_10 : STD_LOGIC;
  signal lopt_11 : STD_LOGIC;
  signal lopt_12 : STD_LOGIC;
  signal lopt_13 : STD_LOGIC;
  signal lopt_14 : STD_LOGIC;
  signal lopt_15 : STD_LOGIC;
  signal lopt_16 : STD_LOGIC;
  signal lopt_17 : STD_LOGIC;
  signal lopt_18 : STD_LOGIC;
  signal lopt_19 : STD_LOGIC;
  signal lopt_2 : STD_LOGIC;
  signal lopt_20 : STD_LOGIC;
  signal lopt_3 : STD_LOGIC;
  signal lopt_4 : STD_LOGIC;
  signal lopt_5 : STD_LOGIC;
  signal lopt_6 : STD_LOGIC;
  signal lopt_7 : STD_LOGIC;
  signal lopt_8 : STD_LOGIC;
  signal lopt_9 : STD_LOGIC;
  signal mem_Write_Allowed_on_miss_hold : STD_LOGIC;
  signal mem_Write_Allowed_on_miss_hold_cmb : STD_LOGIC;
  attribute RTL_KEEP of mem_Write_Allowed_on_miss_hold_cmb : signal is "true";
  signal mem_cache_hit : STD_LOGIC;
  signal mem_cache_hit_pending : STD_LOGIC;
  signal mem_cache_hit_pending_delayed : STD_LOGIC;
  signal mem_cachehit_data : STD_LOGIC_VECTOR ( 0 to 31 );
  signal mem_data_updated : STD_LOGIC;
  signal mem_data_updated_cmb : STD_LOGIC;
  attribute RTL_KEEP of mem_data_updated_cmb : signal is "true";
  signal \^mem_dcache_data_strobe\ : STD_LOGIC;
  signal mem_first_cycle : STD_LOGIC;
  signal mem_mch_adjusted_be_posted : STD_LOGIC_VECTOR ( 0 to 3 );
  signal mem_read_cache_hit : STD_LOGIC;
  signal mem_read_cache_hit_direct : STD_LOGIC;
  signal mem_read_cache_miss : STD_LOGIC;
  signal mem_read_cache_miss_i : STD_LOGIC;
  signal mem_tag_hit_without_parity : STD_LOGIC;
  signal mem_tag_miss_and_valid_xx : STD_LOGIC;
  signal mem_tag_miss_without_parity : STD_LOGIC;
  signal mem_valid_req : STD_LOGIC;
  signal mem_write_cache_hit : STD_LOGIC;
  signal mem_write_cache_hit_delayed : STD_LOGIC;
  signal mem_write_cache_miss : STD_LOGIC;
  signal mem_write_cache_miss_delayed : STD_LOGIC;
  signal \^mem_write_req\ : STD_LOGIC;
  signal \new_cacheline_addr_reg_n_0_[10]\ : STD_LOGIC;
  signal \new_cacheline_addr_reg_n_0_[11]\ : STD_LOGIC;
  signal \new_cacheline_addr_reg_n_0_[12]\ : STD_LOGIC;
  signal \new_cacheline_addr_reg_n_0_[13]\ : STD_LOGIC;
  signal \new_cacheline_addr_reg_n_0_[14]\ : STD_LOGIC;
  signal \new_cacheline_addr_reg_n_0_[15]\ : STD_LOGIC;
  signal \new_cacheline_addr_reg_n_0_[16]\ : STD_LOGIC;
  signal \new_cacheline_addr_reg_n_0_[4]\ : STD_LOGIC;
  signal \new_cacheline_addr_reg_n_0_[5]\ : STD_LOGIC;
  signal \new_cacheline_addr_reg_n_0_[6]\ : STD_LOGIC;
  signal \new_cacheline_addr_reg_n_0_[7]\ : STD_LOGIC;
  signal \new_cacheline_addr_reg_n_0_[8]\ : STD_LOGIC;
  signal \new_cacheline_addr_reg_n_0_[9]\ : STD_LOGIC;
  signal new_data_write : STD_LOGIC_VECTOR ( 0 to 3 );
  signal ongoing_accesses : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_0_in44_out : STD_LOGIC;
  signal p_16_in : STD_LOGIC;
  signal read_data_cnt : STD_LOGIC_VECTOR ( 0 to 1 );
  signal read_req_done : STD_LOGIC;
  signal read_req_done_cmb : STD_LOGIC;
  attribute RTL_KEEP of read_req_done_cmb : signal is "true";
  signal reset_bool_for_rst : STD_LOGIC;
  attribute DIRECT_RESET : boolean;
  attribute DIRECT_RESET of reset_bool_for_rst : signal is std.standard.true;
  signal use_cacheline_copy : STD_LOGIC;
  signal use_cacheline_copy_cmb : STD_LOGIC;
  attribute RTL_KEEP of use_cacheline_copy_cmb : signal is "true";
  signal valid_Bits_1 : STD_LOGIC_VECTOR ( 0 to 3 );
  signal write_data_done : STD_LOGIC;
  signal write_data_done_cmb : STD_LOGIC;
  attribute RTL_KEEP of write_data_done_cmb : signal is "true";
  signal write_req : STD_LOGIC;
  signal write_req0 : STD_LOGIC;
  signal write_req_done_hold : STD_LOGIC;
  signal write_req_done_hold_cmb : STD_LOGIC;
  attribute RTL_KEEP of write_req_done_hold_cmb : signal is "true";
  signal write_req_drop : STD_LOGIC;
  signal write_req_drop_cmb : STD_LOGIC;
  attribute RTL_KEEP of write_req_drop_cmb : signal is "true";
  signal xx_req_with_update : STD_LOGIC;
  signal xx_target_word_received : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of Trace_Cache_Req_i_1 : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of use_cacheline_copy_cmb_inferred_i_2 : label is "soft_lutpair89";
begin
  MEM_DCache_Drop_request <= \^mem_dcache_drop_request\;
  Q(10 downto 0) <= \^q\(10 downto 0);
  delay_update_idle <= \^delay_update_idle\;
  incoming_data_valid <= \^incoming_data_valid\;
  mem_dcache_data_strobe <= \^mem_dcache_data_strobe\;
  mem_write_req <= \^mem_write_req\;
  reset_bool_for_rst <= sync_reset;
\CacheLine_Cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \Using_New_CacheInterface_for_AXI.Cache_Interface_I1_n_183\,
      Q => CacheLine_Cnt(0),
      R => reset_bool_for_rst
    );
\CacheLine_Cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \Using_New_CacheInterface_for_AXI.Cache_Interface_I1_n_184\,
      Q => CacheLine_Cnt(1),
      R => reset_bool_for_rst
    );
DATA_RAM_Module: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAM_Module__parameterized1\
     port map (
      ADDRB(0) => \Using_New_CacheInterface_for_AXI.Cache_Interface_I1_n_146\,
      ADDRB(1) => \Using_New_CacheInterface_for_AXI.Cache_Interface_I1_n_147\,
      ADDRB(2) => \Using_New_CacheInterface_for_AXI.Cache_Interface_I1_n_148\,
      ADDRB(3) => \Using_New_CacheInterface_for_AXI.Cache_Interface_I1_n_149\,
      ADDRB(4) => \Using_New_CacheInterface_for_AXI.Cache_Interface_I1_n_150\,
      ADDRB(5) => \Using_New_CacheInterface_for_AXI.Cache_Interface_I1_n_151\,
      ADDRB(6) => \Using_New_CacheInterface_for_AXI.Cache_Interface_I1_n_152\,
      ADDRB(7) => \Using_New_CacheInterface_for_AXI.Cache_Interface_I1_n_153\,
      ADDRB(8) => \Using_New_CacheInterface_for_AXI.Cache_Interface_I1_n_154\,
      ADDRB(9) => \Using_New_CacheInterface_for_AXI.Cache_Interface_I1_n_155\,
      ADDRB(10) => \Using_New_CacheInterface_for_AXI.Cache_Interface_I1_n_156\,
      ADDRB(11) => \Using_New_CacheInterface_for_AXI.Cache_Interface_I1_n_157\,
      ADDRB(12) => \Using_New_CacheInterface_for_AXI.Cache_Interface_I1_n_158\,
      Clk => Clk,
      D(12 downto 0) => D(81 downto 69),
      DATA_INB(0 to 31) => DATA_INB(0 to 31),
      DATA_OUTA(0 to 31) => mem_cachehit_data(0 to 31),
      EX_PipeRun => EX_PipeRun,
      WEB(0 to 3) => new_data_write(0 to 3)
    );
\Gen_WE[0].SUM_I\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized1\
     port map (
      D(1 downto 0) => D(39 downto 38),
      I2 => I2,
      Q(3) => cacheline_copy_valid(0),
      Q(2) => cacheline_copy_valid(1),
      Q(1) => cacheline_copy_valid(2),
      Q(0) => cacheline_copy_valid(3),
      WEB(0) => new_data_write(0),
      cacheline_copy_hit0 => cacheline_copy_hit0,
      mem_cache_hit => mem_cache_hit,
      mem_mch_adjusted_be_posted(0) => mem_mch_adjusted_be_posted(0),
      p_0_in44_out => p_0_in44_out
    );
\Gen_WE[1].SUM_I\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized1_24\
     port map (
      WEB(0) => new_data_write(1),
      mem_cache_hit => mem_cache_hit,
      mem_mch_adjusted_be_posted(0) => mem_mch_adjusted_be_posted(1),
      mem_write_req_reg => \Using_New_CacheInterface_for_AXI.Cache_Interface_I1_n_170\,
      p_0_in44_out => p_0_in44_out
    );
\Gen_WE[2].SUM_I\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized1_25\
     port map (
      WEB(0) => new_data_write(2),
      mem_cache_hit => mem_cache_hit,
      mem_mch_adjusted_be_posted(0) => mem_mch_adjusted_be_posted(2),
      mem_write_req_reg => \Using_New_CacheInterface_for_AXI.Cache_Interface_I1_n_169\,
      p_0_in44_out => p_0_in44_out
    );
\Gen_WE[3].SUM_I\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized1_26\
     port map (
      WEB(0) => new_data_write(3),
      mem_cache_hit => mem_cache_hit,
      mem_mch_adjusted_be_posted(0) => mem_mch_adjusted_be_posted(3),
      mem_write_req_reg => \Using_New_CacheInterface_for_AXI.Cache_Interface_I1_n_168\,
      p_0_in44_out => p_0_in44_out
    );
\Req_Addr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => mem_tag_miss_and_valid_xx,
      D => D(57),
      Q => Req_Addr(10),
      R => reset_bool_for_rst
    );
\Req_Addr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => mem_tag_miss_and_valid_xx,
      D => D(56),
      Q => Req_Addr(11),
      R => reset_bool_for_rst
    );
\Req_Addr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => mem_tag_miss_and_valid_xx,
      D => D(55),
      Q => Req_Addr(12),
      R => reset_bool_for_rst
    );
\Req_Addr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => mem_tag_miss_and_valid_xx,
      D => D(54),
      Q => Req_Addr(13),
      R => reset_bool_for_rst
    );
\Req_Addr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => mem_tag_miss_and_valid_xx,
      D => D(53),
      Q => Req_Addr(14),
      R => reset_bool_for_rst
    );
\Req_Addr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => mem_tag_miss_and_valid_xx,
      D => D(52),
      Q => Req_Addr(15),
      R => reset_bool_for_rst
    );
\Req_Addr_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => mem_tag_miss_and_valid_xx,
      D => D(51),
      Q => Req_Addr(16),
      R => reset_bool_for_rst
    );
\Req_Addr_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => mem_tag_miss_and_valid_xx,
      D => D(50),
      Q => Req_Addr(17),
      R => reset_bool_for_rst
    );
\Req_Addr_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => mem_tag_miss_and_valid_xx,
      D => D(49),
      Q => Req_Addr(18),
      R => reset_bool_for_rst
    );
\Req_Addr_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => mem_tag_miss_and_valid_xx,
      D => D(48),
      Q => Req_Addr(19),
      R => reset_bool_for_rst
    );
\Req_Addr_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => mem_tag_miss_and_valid_xx,
      D => D(47),
      Q => Req_Addr(20),
      R => reset_bool_for_rst
    );
\Req_Addr_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => mem_tag_miss_and_valid_xx,
      D => D(46),
      Q => Req_Addr(21),
      R => reset_bool_for_rst
    );
\Req_Addr_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => mem_tag_miss_and_valid_xx,
      D => D(45),
      Q => Req_Addr(22),
      R => reset_bool_for_rst
    );
\Req_Addr_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => mem_tag_miss_and_valid_xx,
      D => D(44),
      Q => Req_Addr(23),
      R => reset_bool_for_rst
    );
\Req_Addr_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => mem_tag_miss_and_valid_xx,
      D => D(43),
      Q => Req_Addr(24),
      R => reset_bool_for_rst
    );
\Req_Addr_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => mem_tag_miss_and_valid_xx,
      D => D(42),
      Q => Req_Addr(25),
      R => reset_bool_for_rst
    );
\Req_Addr_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => mem_tag_miss_and_valid_xx,
      D => D(41),
      Q => Req_Addr(26),
      R => reset_bool_for_rst
    );
\Req_Addr_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => mem_tag_miss_and_valid_xx,
      D => D(40),
      Q => Req_Addr(27),
      R => reset_bool_for_rst
    );
\Req_Addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => mem_tag_miss_and_valid_xx,
      D => D(63),
      Q => Req_Addr(4),
      R => reset_bool_for_rst
    );
\Req_Addr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => mem_tag_miss_and_valid_xx,
      D => D(62),
      Q => Req_Addr(5),
      R => reset_bool_for_rst
    );
\Req_Addr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => mem_tag_miss_and_valid_xx,
      D => D(61),
      Q => Req_Addr(6),
      R => reset_bool_for_rst
    );
\Req_Addr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => mem_tag_miss_and_valid_xx,
      D => D(60),
      Q => Req_Addr(7),
      R => reset_bool_for_rst
    );
\Req_Addr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => mem_tag_miss_and_valid_xx,
      D => D(59),
      Q => Req_Addr(8),
      R => reset_bool_for_rst
    );
\Req_Addr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => mem_tag_miss_and_valid_xx,
      D => D(58),
      Q => Req_Addr(9),
      R => reset_bool_for_rst
    );
TAG_RAM_Module: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAM_Module
     port map (
      ADDRBWRADDR(10) => ADDRB(0),
      ADDRBWRADDR(9) => ADDRB(1),
      ADDRBWRADDR(8) => ADDRB(2),
      ADDRBWRADDR(7) => ADDRB(3),
      ADDRBWRADDR(6) => ADDRB(4),
      ADDRBWRADDR(5) => ADDRB(5),
      ADDRBWRADDR(4) => ADDRB(6),
      ADDRBWRADDR(3) => ADDRB(7),
      ADDRBWRADDR(2) => ADDRB(8),
      ADDRBWRADDR(1) => ADDRB(9),
      ADDRBWRADDR(0) => ADDRB(10),
      Clk => Clk,
      \Comp_Carry_Chain[4].carry_sel_reg\ => \Comp_Carry_Chain[4].carry_sel_reg_1\,
      \Comp_Carry_Chain[4].carry_sel_reg_0\ => \Comp_Carry_Chain[4].carry_sel_reg\,
      D(16 downto 6) => D(81 downto 71),
      D(5 downto 4) => D(63 downto 62),
      D(3 downto 2) => D(52 downto 51),
      D(1 downto 0) => D(39 downto 38),
      DATA_INB_0(16) => DATA_INB_0(0),
      DATA_INB_0(15) => DATA_INB_0(1),
      DATA_INB_0(14) => DATA_INB_0(2),
      DATA_INB_0(13) => DATA_INB_0(3),
      DATA_INB_0(12) => DATA_INB_0(5),
      DATA_INB_0(11) => DATA_INB_0(6),
      DATA_INB_0(10) => DATA_INB_0(7),
      DATA_INB_0(9) => DATA_INB_0(8),
      DATA_INB_0(8) => DATA_INB_0(9),
      DATA_INB_0(7) => DATA_INB_0(10),
      DATA_INB_0(6) => DATA_INB_0(11),
      DATA_INB_0(5) => DATA_INB_0(12),
      DATA_INB_0(4) => DATA_INB_0(13),
      DATA_INB_0(3) => DATA_INB_0(14),
      DATA_INB_0(2) => DATA_INB_0(15),
      DATA_INB_0(1) => DATA_INB_0(16),
      DATA_INB_0(0) => DATA_INB_0(17),
      DIBDI(0) => DIBDI(0),
      ENB => ENB,
      EX_PipeRun => EX_PipeRun,
      S => S_0,
      Trace_Cache_Hit_reg => TAG_RAM_Module_n_15,
      mem_cache_hit_pending_delayed_reg => TAG_RAM_Module_n_16,
      mem_valid_req => mem_valid_req,
      mem_write_cache_miss_delayed_reg(11 downto 0) => mem_write_cache_miss_delayed_reg_0(11 downto 0)
    );
Trace_Cache_Hit_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => Trace_Cache_Hit0,
      Q => \M_AXI_DC_AWADDR[31]\(2),
      R => reset_bool_for_rst
    );
Trace_Cache_Rdy_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^mem_dcache_data_strobe\,
      Q => \M_AXI_DC_AWADDR[31]\(1),
      R => reset_bool_for_rst
    );
Trace_Cache_Read_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^mem_write_req\,
      O => A36_in
    );
Trace_Cache_Read_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => A36_in,
      Q => \M_AXI_DC_AWADDR[31]\(0),
      R => reset_bool_for_rst
    );
Trace_Cache_Req_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => mem_valid_req,
      I1 => mem_first_cycle,
      O => Trace_Cache_Req0
    );
Trace_Cache_Req_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => Trace_Cache_Req0,
      Q => \M_AXI_DC_AWADDR[31]\(3),
      R => reset_bool_for_rst
    );
\Use_XX_Accesses.No_Coherence.ongoing_accesses_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \Use_XX_Accesses3.xx_access_read_miss_n_3\,
      Q => ongoing_accesses(0),
      R => reset_bool_for_rst
    );
\Use_XX_Accesses.No_Coherence.ongoing_accesses_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \Use_XX_Accesses3.xx_access_read_miss_n_2\,
      Q => ongoing_accesses(1),
      R => reset_bool_for_rst
    );
\Use_XX_Accesses.No_Coherence.xx_valid_data_reg\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => xx_target_word_received,
      Q => \Use_XX_Accesses.No_Coherence.xx_valid_data_reg_n_0\,
      R => reset_bool_for_rst
    );
\Use_XX_Accesses.cache_updated_allowed_reg\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => Update_Idle,
      D => xx_req_with_update,
      Q => cache_updated_allowed,
      R => reset_bool_for_rst
    );
\Use_XX_Accesses.xx_req_with_update_reg\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => mem_tag_miss_and_valid_xx,
      D => mem_valid_req,
      Q => xx_req_with_update,
      R => reset_bool_for_rst
    );
\Use_XX_Accesses3.xx_access_read_miss\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_or_27
     port map (
      \Use_XX_Accesses.No_Coherence.ongoing_accesses_reg[0]\ => \Use_XX_Accesses3.xx_access_read_miss_n_3\,
      \Use_XX_Accesses.No_Coherence.ongoing_accesses_reg[1]\ => \Use_XX_Accesses3.xx_access_read_miss_n_2\,
      \Using_AXI.M_AXI_ARCACHE_reg[3]\ => \Use_XX_Accesses3.xx_access_read_miss_n_1\,
      lopt => lopt_18,
      lopt_1 => lopt_19,
      lopt_2 => lopt_20,
      mem_first_cycle => mem_first_cycle,
      mem_read_cache_miss => mem_read_cache_miss,
      mem_read_cache_miss_i => mem_read_cache_miss_i,
      mem_valid_req => mem_valid_req,
      mem_valid_req_XX_reg => \^mem_dcache_drop_request\,
      mem_write_req_reg => \^mem_write_req\,
      ongoing_accesses(1 downto 0) => ongoing_accesses(1 downto 0),
      p_16_in => p_16_in,
      read_req_done => read_req_done
    );
\Use_XX_Accesses_Hit.dcache_data_strobe_sel2_carry_or\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_or_28
     port map (
      Trace_Cache_Rdy_reg => \^mem_dcache_data_strobe\,
      \Use_XX_Accesses.No_Coherence.xx_valid_data_reg\ => \Use_XX_Accesses.No_Coherence.xx_valid_data_reg_n_0\,
      dcache_data_strobe_ii => dcache_data_strobe_ii,
      lopt => lopt_12,
      lopt_1 => lopt_13,
      lopt_2 => lopt_14
    );
\Using_Latch_AS_Logic_1.AND2B1L_I1\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_AND2B1L_29
     port map (
      E(0) => mem_tag_miss_and_valid_xx,
      mem_tag_miss_without_parity => mem_tag_miss_without_parity,
      mem_valid_req_XX_reg => \^mem_dcache_drop_request\
    );
\Using_Latch_AS_Logic_3.AND2B1L_I1\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_AND2B1L_30
     port map (
      A => A,
      EX_PipeRun => EX_PipeRun,
      \Using_FPGA.Native_0\ => TAG_RAM_Module_n_16,
      delay_update_idle_reg => \^delay_update_idle\,
      in0 => use_cacheline_copy_cmb,
      mem_cache_hit_pending => mem_cache_hit_pending,
      mem_read_cache_miss => mem_read_cache_miss,
      mem_tag_hit_without_parity => mem_tag_hit_without_parity,
      use_cacheline_copy => use_cacheline_copy
    );
\Using_New_CacheInterface_for_AXI.Cache_Interface_I1\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Cache_Interface
     port map (
      ADDRB(0) => \Using_New_CacheInterface_for_AXI.Cache_Interface_I1_n_146\,
      ADDRB(1) => \Using_New_CacheInterface_for_AXI.Cache_Interface_I1_n_147\,
      ADDRB(2) => \Using_New_CacheInterface_for_AXI.Cache_Interface_I1_n_148\,
      ADDRB(3) => \Using_New_CacheInterface_for_AXI.Cache_Interface_I1_n_149\,
      ADDRB(4) => \Using_New_CacheInterface_for_AXI.Cache_Interface_I1_n_150\,
      ADDRB(5) => \Using_New_CacheInterface_for_AXI.Cache_Interface_I1_n_151\,
      ADDRB(6) => \Using_New_CacheInterface_for_AXI.Cache_Interface_I1_n_152\,
      ADDRB(7) => \Using_New_CacheInterface_for_AXI.Cache_Interface_I1_n_153\,
      ADDRB(8) => \Using_New_CacheInterface_for_AXI.Cache_Interface_I1_n_154\,
      ADDRB(9) => \Using_New_CacheInterface_for_AXI.Cache_Interface_I1_n_155\,
      ADDRB(10) => \Using_New_CacheInterface_for_AXI.Cache_Interface_I1_n_156\,
      ADDRB(11) => \Using_New_CacheInterface_for_AXI.Cache_Interface_I1_n_157\,
      ADDRB(12) => \Using_New_CacheInterface_for_AXI.Cache_Interface_I1_n_158\,
      ADDRBWRADDR(10) => ADDRB(0),
      ADDRBWRADDR(9) => ADDRB(1),
      ADDRBWRADDR(8) => ADDRB(2),
      ADDRBWRADDR(7) => ADDRB(3),
      ADDRBWRADDR(6) => ADDRB(4),
      ADDRBWRADDR(5) => ADDRB(5),
      ADDRBWRADDR(4) => ADDRB(6),
      ADDRBWRADDR(3) => ADDRB(7),
      ADDRBWRADDR(2) => ADDRB(8),
      ADDRBWRADDR(1) => ADDRB(9),
      ADDRBWRADDR(0) => ADDRB(10),
      CO(0) => CO(0),
      CacheLine_Cnt(0 to 1) => CacheLine_Cnt(0 to 1),
      \CacheLine_Cnt_reg[0]\ => \Using_New_CacheInterface_for_AXI.Cache_Interface_I1_n_183\,
      \CacheLine_Cnt_reg[1]\ => \Using_New_CacheInterface_for_AXI.Cache_Interface_I1_n_184\,
      Clk => Clk,
      D(3) => Valid_Bits(0),
      D(2) => Valid_Bits(1),
      D(1) => Valid_Bits(2),
      D(0) => Valid_Bits(3),
      DATA_INB_0(16) => DATA_INB_0(0),
      DATA_INB_0(15) => DATA_INB_0(1),
      DATA_INB_0(14) => DATA_INB_0(2),
      DATA_INB_0(13) => DATA_INB_0(3),
      DATA_INB_0(12) => DATA_INB_0(5),
      DATA_INB_0(11) => DATA_INB_0(6),
      DATA_INB_0(10) => DATA_INB_0(7),
      DATA_INB_0(9) => DATA_INB_0(8),
      DATA_INB_0(8) => DATA_INB_0(9),
      DATA_INB_0(7) => DATA_INB_0(10),
      DATA_INB_0(6) => DATA_INB_0(11),
      DATA_INB_0(5) => DATA_INB_0(12),
      DATA_INB_0(4) => DATA_INB_0(13),
      DATA_INB_0(3) => DATA_INB_0(14),
      DATA_INB_0(2) => DATA_INB_0(15),
      DATA_INB_0(1) => DATA_INB_0(16),
      DATA_INB_0(0) => DATA_INB_0(17),
      ENB => ENB,
      EX_PipeRun => EX_PipeRun,
      I2 => I2,
      \MEM_DataBus_Addr_reg[0]\(67 downto 0) => D(67 downto 0),
      M_AXI_DC_ARREADY => M_AXI_DC_ARREADY,
      \M_AXI_DC_AWADDR[31]\(104 downto 0) => \M_AXI_DC_AWADDR[31]\(108 downto 4),
      M_AXI_DC_AWREADY => M_AXI_DC_AWREADY,
      M_AXI_DC_BVALID => M_AXI_DC_BVALID,
      M_AXI_DC_RLAST => M_AXI_DC_RLAST,
      M_AXI_DC_RVALID => M_AXI_DC_RVALID,
      M_AXI_DC_WREADY => M_AXI_DC_WREADY,
      M_AXI_DC_WVALID => M_AXI_DC_WVALID,
      Q(3) => valid_Bits_1(0),
      Q(2) => valid_Bits_1(1),
      Q(1) => valid_Bits_1(2),
      Q(0) => valid_Bits_1(3),
      SR(0) => Update_Idle,
      Trace_Cache_Rdy_reg => \Using_New_CacheInterface_for_AXI.Cache_Interface_I1_n_108\,
      Trace_Cache_Rdy_reg_0 => \Using_New_CacheInterface_for_AXI.Cache_Interface_I1_n_109\,
      Trace_Cache_Rdy_reg_1 => \Using_New_CacheInterface_for_AXI.Cache_Interface_I1_n_111\,
      \Using_FPGA.Native\ => \Using_New_CacheInterface_for_AXI.Cache_Interface_I1_n_168\,
      \Using_FPGA.Native_0\ => \Using_New_CacheInterface_for_AXI.Cache_Interface_I1_n_169\,
      \Using_FPGA.Native_1\ => \Using_New_CacheInterface_for_AXI.Cache_Interface_I1_n_170\,
      \Using_New_CacheInterface_for_AXI.read_req_done_reg\ => \Use_XX_Accesses3.xx_access_read_miss_n_1\,
      \Using_New_CacheInterface_for_AXI.valid_Bits_1_reg[0]\ => \^incoming_data_valid\,
      Write_Resp_Received => Write_Resp_Received,
      cache_updated_allowed => cache_updated_allowed,
      cacheline_copy_hit0 => cacheline_copy_hit0,
      cacheline_copy_valid_cmb(3) => cacheline_copy_valid_cmb(0),
      cacheline_copy_valid_cmb(2) => cacheline_copy_valid_cmb(1),
      cacheline_copy_valid_cmb(1) => cacheline_copy_valid_cmb(2),
      cacheline_copy_valid_cmb(0) => cacheline_copy_valid_cmb(3),
      \cacheline_copy_valid_reg[0]\(3) => cacheline_copy_valid(0),
      \cacheline_copy_valid_reg[0]\(2) => cacheline_copy_valid(1),
      \cacheline_copy_valid_reg[0]\(1) => cacheline_copy_valid(2),
      \cacheline_copy_valid_reg[0]\(0) => cacheline_copy_valid(3),
      delay_update_idle_reg => \^delay_update_idle\,
      in0 => write_req_drop_cmb,
      mem_Write_Allowed_on_miss_hold => mem_Write_Allowed_on_miss_hold,
      mem_Write_Allowed_on_miss_hold_cmb => mem_Write_Allowed_on_miss_hold_cmb,
      mem_Write_DCache => mem_Write_DCache,
      mem_cache_hit => mem_cache_hit,
      mem_cache_hit_pending => mem_cache_hit_pending,
      mem_cache_hit_pending_delayed => mem_cache_hit_pending_delayed,
      mem_data_updated => mem_data_updated,
      mem_data_updated_cmb => mem_data_updated_cmb,
      mem_first_cycle => mem_first_cycle,
      mem_mch_adjusted_be_posted(0 to 3) => mem_mch_adjusted_be_posted(0 to 3),
      mem_valid_req => mem_valid_req,
      mem_valid_req_XX_reg => \^mem_dcache_drop_request\,
      mem_write_cache_hit => mem_write_cache_hit,
      mem_write_cache_hit_delayed => mem_write_cache_hit_delayed,
      mem_write_cache_miss_delayed => mem_write_cache_miss_delayed,
      mem_write_req_reg => \^mem_write_req\,
      \new_cacheline_addr_reg[4]\(23) => \new_cacheline_addr_reg_n_0_[4]\,
      \new_cacheline_addr_reg[4]\(22) => \new_cacheline_addr_reg_n_0_[5]\,
      \new_cacheline_addr_reg[4]\(21) => \new_cacheline_addr_reg_n_0_[6]\,
      \new_cacheline_addr_reg[4]\(20) => \new_cacheline_addr_reg_n_0_[7]\,
      \new_cacheline_addr_reg[4]\(19) => \new_cacheline_addr_reg_n_0_[8]\,
      \new_cacheline_addr_reg[4]\(18) => \new_cacheline_addr_reg_n_0_[9]\,
      \new_cacheline_addr_reg[4]\(17) => \new_cacheline_addr_reg_n_0_[10]\,
      \new_cacheline_addr_reg[4]\(16) => \new_cacheline_addr_reg_n_0_[11]\,
      \new_cacheline_addr_reg[4]\(15) => \new_cacheline_addr_reg_n_0_[12]\,
      \new_cacheline_addr_reg[4]\(14) => \new_cacheline_addr_reg_n_0_[13]\,
      \new_cacheline_addr_reg[4]\(13) => \new_cacheline_addr_reg_n_0_[14]\,
      \new_cacheline_addr_reg[4]\(12) => \new_cacheline_addr_reg_n_0_[15]\,
      \new_cacheline_addr_reg[4]\(11) => \new_cacheline_addr_reg_n_0_[16]\,
      \new_cacheline_addr_reg[4]\(10 downto 0) => \^q\(10 downto 0),
      ongoing_accesses(1 downto 0) => ongoing_accesses(1 downto 0),
      p_0_in44_out => p_0_in44_out,
      p_16_in => p_16_in,
      read_data_cnt(0 to 1) => read_data_cnt(0 to 1),
      read_req_done => read_req_done,
      read_req_done_cmb => read_req_done_cmb,
      sync_reset => reset_bool_for_rst,
      use_cacheline_copy => use_cacheline_copy,
      write_data_done => write_data_done,
      write_data_done_cmb => write_data_done_cmb,
      write_req => write_req,
      write_req0 => write_req0,
      write_req_done_hold => write_req_done_hold,
      write_req_done_hold_cmb => write_req_done_hold_cmb,
      write_req_drop => write_req_drop,
      xx_target_word_received => xx_target_word_received
    );
\Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[0].Copy_Mem\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM16X1D
     port map (
      Clk => Clk,
      D(1 downto 0) => D(39 downto 38),
      M_AXI_DC_RDATA(0) => M_AXI_DC_RDATA(31),
      \Using_AXI.r_read_fifo_addr_reg[2]\ => \^incoming_data_valid\,
      cacheline_copy_data_31 => cacheline_copy_data_31,
      read_data_cnt(0 to 1) => read_data_cnt(0 to 1)
    );
\Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[10].Copy_Mem\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM16X1D_31
     port map (
      Clk => Clk,
      D(1 downto 0) => D(39 downto 38),
      M_AXI_DC_RDATA(0) => M_AXI_DC_RDATA(21),
      \Using_AXI.r_read_fifo_addr_reg[2]\ => \^incoming_data_valid\,
      cacheline_copy_data_21 => cacheline_copy_data_21,
      read_data_cnt(0 to 1) => read_data_cnt(0 to 1)
    );
\Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[11].Copy_Mem\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM16X1D_32
     port map (
      Clk => Clk,
      D(1 downto 0) => D(39 downto 38),
      M_AXI_DC_RDATA(0) => M_AXI_DC_RDATA(20),
      \Using_AXI.r_read_fifo_addr_reg[2]\ => \^incoming_data_valid\,
      cacheline_copy_data_20 => cacheline_copy_data_20,
      read_data_cnt(0 to 1) => read_data_cnt(0 to 1)
    );
\Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[12].Copy_Mem\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM16X1D_33
     port map (
      Clk => Clk,
      D(1 downto 0) => D(39 downto 38),
      M_AXI_DC_RDATA(0) => M_AXI_DC_RDATA(19),
      \Using_AXI.r_read_fifo_addr_reg[2]\ => \^incoming_data_valid\,
      cacheline_copy_data_19 => cacheline_copy_data_19,
      read_data_cnt(0 to 1) => read_data_cnt(0 to 1)
    );
\Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[13].Copy_Mem\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM16X1D_34
     port map (
      Clk => Clk,
      D(1 downto 0) => D(39 downto 38),
      M_AXI_DC_RDATA(0) => M_AXI_DC_RDATA(18),
      \Using_AXI.r_read_fifo_addr_reg[2]\ => \^incoming_data_valid\,
      cacheline_copy_data_18 => cacheline_copy_data_18,
      read_data_cnt(0 to 1) => read_data_cnt(0 to 1)
    );
\Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[14].Copy_Mem\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM16X1D_35
     port map (
      Clk => Clk,
      D(1 downto 0) => D(39 downto 38),
      M_AXI_DC_RDATA(0) => M_AXI_DC_RDATA(17),
      \Using_AXI.r_read_fifo_addr_reg[2]\ => \^incoming_data_valid\,
      cacheline_copy_data_17 => cacheline_copy_data_17,
      read_data_cnt(0 to 1) => read_data_cnt(0 to 1)
    );
\Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[15].Copy_Mem\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM16X1D_36
     port map (
      Clk => Clk,
      D(1 downto 0) => D(39 downto 38),
      M_AXI_DC_RDATA(0) => M_AXI_DC_RDATA(16),
      \Using_AXI.r_read_fifo_addr_reg[2]\ => \^incoming_data_valid\,
      cacheline_copy_data_16 => cacheline_copy_data_16,
      read_data_cnt(0 to 1) => read_data_cnt(0 to 1)
    );
\Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[16].Copy_Mem\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM16X1D_37
     port map (
      Clk => Clk,
      D(1 downto 0) => D(39 downto 38),
      M_AXI_DC_RDATA(0) => M_AXI_DC_RDATA(15),
      \Using_AXI.r_read_fifo_addr_reg[2]\ => \^incoming_data_valid\,
      cacheline_copy_data_15 => cacheline_copy_data_15,
      read_data_cnt(0 to 1) => read_data_cnt(0 to 1)
    );
\Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[17].Copy_Mem\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM16X1D_38
     port map (
      Clk => Clk,
      D(1 downto 0) => D(39 downto 38),
      M_AXI_DC_RDATA(0) => M_AXI_DC_RDATA(14),
      \Using_AXI.r_read_fifo_addr_reg[2]\ => \^incoming_data_valid\,
      cacheline_copy_data_14 => cacheline_copy_data_14,
      read_data_cnt(0 to 1) => read_data_cnt(0 to 1)
    );
\Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[18].Copy_Mem\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM16X1D_39
     port map (
      Clk => Clk,
      D(1 downto 0) => D(39 downto 38),
      M_AXI_DC_RDATA(0) => M_AXI_DC_RDATA(13),
      \Using_AXI.r_read_fifo_addr_reg[2]\ => \^incoming_data_valid\,
      cacheline_copy_data_13 => cacheline_copy_data_13,
      read_data_cnt(0 to 1) => read_data_cnt(0 to 1)
    );
\Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[19].Copy_Mem\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM16X1D_40
     port map (
      Clk => Clk,
      D(1 downto 0) => D(39 downto 38),
      M_AXI_DC_RDATA(0) => M_AXI_DC_RDATA(12),
      \Using_AXI.r_read_fifo_addr_reg[2]\ => \^incoming_data_valid\,
      cacheline_copy_data_12 => cacheline_copy_data_12,
      read_data_cnt(0 to 1) => read_data_cnt(0 to 1)
    );
\Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[1].Copy_Mem\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM16X1D_41
     port map (
      Clk => Clk,
      D(1 downto 0) => D(39 downto 38),
      M_AXI_DC_RDATA(0) => M_AXI_DC_RDATA(30),
      \Using_AXI.r_read_fifo_addr_reg[2]\ => \^incoming_data_valid\,
      cacheline_copy_data_30 => cacheline_copy_data_30,
      read_data_cnt(0 to 1) => read_data_cnt(0 to 1)
    );
\Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[20].Copy_Mem\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM16X1D_42
     port map (
      Clk => Clk,
      D(1 downto 0) => D(39 downto 38),
      M_AXI_DC_RDATA(0) => M_AXI_DC_RDATA(11),
      \Using_AXI.r_read_fifo_addr_reg[2]\ => \^incoming_data_valid\,
      cacheline_copy_data_11 => cacheline_copy_data_11,
      read_data_cnt(0 to 1) => read_data_cnt(0 to 1)
    );
\Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[21].Copy_Mem\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM16X1D_43
     port map (
      Clk => Clk,
      D(1 downto 0) => D(39 downto 38),
      M_AXI_DC_RDATA(0) => M_AXI_DC_RDATA(10),
      \Using_AXI.r_read_fifo_addr_reg[2]\ => \^incoming_data_valid\,
      cacheline_copy_data_10 => cacheline_copy_data_10,
      read_data_cnt(0 to 1) => read_data_cnt(0 to 1)
    );
\Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[22].Copy_Mem\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM16X1D_44
     port map (
      Clk => Clk,
      D(1 downto 0) => D(39 downto 38),
      M_AXI_DC_RDATA(0) => M_AXI_DC_RDATA(9),
      \Using_AXI.r_read_fifo_addr_reg[2]\ => \^incoming_data_valid\,
      cacheline_copy_data_9 => cacheline_copy_data_9,
      read_data_cnt(0 to 1) => read_data_cnt(0 to 1)
    );
\Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[23].Copy_Mem\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM16X1D_45
     port map (
      Clk => Clk,
      D(1 downto 0) => D(39 downto 38),
      M_AXI_DC_RDATA(0) => M_AXI_DC_RDATA(8),
      \Using_AXI.r_read_fifo_addr_reg[2]\ => \^incoming_data_valid\,
      cacheline_copy_data_8 => cacheline_copy_data_8,
      read_data_cnt(0 to 1) => read_data_cnt(0 to 1)
    );
\Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[24].Copy_Mem\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM16X1D_46
     port map (
      Clk => Clk,
      D(1 downto 0) => D(39 downto 38),
      M_AXI_DC_RDATA(0) => M_AXI_DC_RDATA(7),
      \Using_AXI.r_read_fifo_addr_reg[2]\ => \^incoming_data_valid\,
      cacheline_copy_data_7 => cacheline_copy_data_7,
      read_data_cnt(0 to 1) => read_data_cnt(0 to 1)
    );
\Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[25].Copy_Mem\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM16X1D_47
     port map (
      Clk => Clk,
      D(1 downto 0) => D(39 downto 38),
      M_AXI_DC_RDATA(0) => M_AXI_DC_RDATA(6),
      \Using_AXI.r_read_fifo_addr_reg[2]\ => \^incoming_data_valid\,
      cacheline_copy_data_6 => cacheline_copy_data_6,
      read_data_cnt(0 to 1) => read_data_cnt(0 to 1)
    );
\Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[26].Copy_Mem\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM16X1D_48
     port map (
      Clk => Clk,
      D(1 downto 0) => D(39 downto 38),
      M_AXI_DC_RDATA(0) => M_AXI_DC_RDATA(5),
      \Using_AXI.r_read_fifo_addr_reg[2]\ => \^incoming_data_valid\,
      cacheline_copy_data_5 => cacheline_copy_data_5,
      read_data_cnt(0 to 1) => read_data_cnt(0 to 1)
    );
\Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[27].Copy_Mem\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM16X1D_49
     port map (
      Clk => Clk,
      D(1 downto 0) => D(39 downto 38),
      M_AXI_DC_RDATA(0) => M_AXI_DC_RDATA(4),
      \Using_AXI.r_read_fifo_addr_reg[2]\ => \^incoming_data_valid\,
      cacheline_copy_data_4 => cacheline_copy_data_4,
      read_data_cnt(0 to 1) => read_data_cnt(0 to 1)
    );
\Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[28].Copy_Mem\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM16X1D_50
     port map (
      Clk => Clk,
      D(1 downto 0) => D(39 downto 38),
      M_AXI_DC_RDATA(0) => M_AXI_DC_RDATA(3),
      \Using_AXI.r_read_fifo_addr_reg[2]\ => \^incoming_data_valid\,
      cacheline_copy_data_3 => cacheline_copy_data_3,
      read_data_cnt(0 to 1) => read_data_cnt(0 to 1)
    );
\Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[29].Copy_Mem\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM16X1D_51
     port map (
      Clk => Clk,
      D(1 downto 0) => D(39 downto 38),
      M_AXI_DC_RDATA(0) => M_AXI_DC_RDATA(2),
      \Using_AXI.r_read_fifo_addr_reg[2]\ => \^incoming_data_valid\,
      cacheline_copy_data_2 => cacheline_copy_data_2,
      read_data_cnt(0 to 1) => read_data_cnt(0 to 1)
    );
\Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[2].Copy_Mem\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM16X1D_52
     port map (
      Clk => Clk,
      D(1 downto 0) => D(39 downto 38),
      M_AXI_DC_RDATA(0) => M_AXI_DC_RDATA(29),
      \Using_AXI.r_read_fifo_addr_reg[2]\ => \^incoming_data_valid\,
      cacheline_copy_data_29 => cacheline_copy_data_29,
      read_data_cnt(0 to 1) => read_data_cnt(0 to 1)
    );
\Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[30].Copy_Mem\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM16X1D_53
     port map (
      Clk => Clk,
      D(1 downto 0) => D(39 downto 38),
      M_AXI_DC_RDATA(0) => M_AXI_DC_RDATA(1),
      \Using_AXI.r_read_fifo_addr_reg[2]\ => \^incoming_data_valid\,
      cacheline_copy_data_1 => cacheline_copy_data_1,
      read_data_cnt(0 to 1) => read_data_cnt(0 to 1)
    );
\Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[31].Copy_Mem\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM16X1D_54
     port map (
      Clk => Clk,
      D(1 downto 0) => D(39 downto 38),
      M_AXI_DC_RDATA(0) => M_AXI_DC_RDATA(0),
      \Using_AXI.r_read_fifo_addr_reg[2]\ => \^incoming_data_valid\,
      cacheline_copy_data_0 => cacheline_copy_data_0,
      read_data_cnt(0 to 1) => read_data_cnt(0 to 1)
    );
\Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[3].Copy_Mem\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM16X1D_55
     port map (
      Clk => Clk,
      D(1 downto 0) => D(39 downto 38),
      M_AXI_DC_RDATA(0) => M_AXI_DC_RDATA(28),
      \Using_AXI.r_read_fifo_addr_reg[2]\ => \^incoming_data_valid\,
      cacheline_copy_data_28 => cacheline_copy_data_28,
      read_data_cnt(0 to 1) => read_data_cnt(0 to 1)
    );
\Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[4].Copy_Mem\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM16X1D_56
     port map (
      Clk => Clk,
      D(1 downto 0) => D(39 downto 38),
      M_AXI_DC_RDATA(0) => M_AXI_DC_RDATA(27),
      \Using_AXI.r_read_fifo_addr_reg[2]\ => \^incoming_data_valid\,
      cacheline_copy_data_27 => cacheline_copy_data_27,
      read_data_cnt(0 to 1) => read_data_cnt(0 to 1)
    );
\Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[5].Copy_Mem\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM16X1D_57
     port map (
      Clk => Clk,
      D(1 downto 0) => D(39 downto 38),
      M_AXI_DC_RDATA(0) => M_AXI_DC_RDATA(26),
      \Using_AXI.r_read_fifo_addr_reg[2]\ => \^incoming_data_valid\,
      cacheline_copy_data_26 => cacheline_copy_data_26,
      read_data_cnt(0 to 1) => read_data_cnt(0 to 1)
    );
\Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[6].Copy_Mem\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM16X1D_58
     port map (
      Clk => Clk,
      D(1 downto 0) => D(39 downto 38),
      M_AXI_DC_RDATA(0) => M_AXI_DC_RDATA(25),
      \Using_AXI.r_read_fifo_addr_reg[2]\ => \^incoming_data_valid\,
      cacheline_copy_data_25 => cacheline_copy_data_25,
      read_data_cnt(0 to 1) => read_data_cnt(0 to 1)
    );
\Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[7].Copy_Mem\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM16X1D_59
     port map (
      Clk => Clk,
      D(1 downto 0) => D(39 downto 38),
      M_AXI_DC_RDATA(0) => M_AXI_DC_RDATA(24),
      \Using_AXI.r_read_fifo_addr_reg[2]\ => \^incoming_data_valid\,
      cacheline_copy_data_24 => cacheline_copy_data_24,
      read_data_cnt(0 to 1) => read_data_cnt(0 to 1)
    );
\Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[8].Copy_Mem\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM16X1D_60
     port map (
      Clk => Clk,
      D(1 downto 0) => D(39 downto 38),
      M_AXI_DC_RDATA(0) => M_AXI_DC_RDATA(23),
      \Using_AXI.r_read_fifo_addr_reg[2]\ => \^incoming_data_valid\,
      cacheline_copy_data_23 => cacheline_copy_data_23,
      read_data_cnt(0 to 1) => read_data_cnt(0 to 1)
    );
\Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[9].Copy_Mem\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM16X1D_61
     port map (
      Clk => Clk,
      D(1 downto 0) => D(39 downto 38),
      M_AXI_DC_RDATA(0) => M_AXI_DC_RDATA(22),
      \Using_AXI.r_read_fifo_addr_reg[2]\ => \^incoming_data_valid\,
      cacheline_copy_data_22 => cacheline_copy_data_22,
      read_data_cnt(0 to 1) => read_data_cnt(0 to 1)
    );
\Using_New_CacheInterface_for_AXI.read_req_done_reg\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => read_req_done_cmb,
      Q => read_req_done,
      R => reset_bool_for_rst
    );
\Using_New_CacheInterface_for_AXI.valid_Bits_1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^incoming_data_valid\,
      D => Valid_Bits(0),
      Q => valid_Bits_1(0),
      R => Update_Idle
    );
\Using_New_CacheInterface_for_AXI.valid_Bits_1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^incoming_data_valid\,
      D => Valid_Bits(1),
      Q => valid_Bits_1(1),
      R => Update_Idle
    );
\Using_New_CacheInterface_for_AXI.valid_Bits_1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^incoming_data_valid\,
      D => Valid_Bits(2),
      Q => valid_Bits_1(2),
      R => Update_Idle
    );
\Using_New_CacheInterface_for_AXI.valid_Bits_1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^incoming_data_valid\,
      D => Valid_Bits(3),
      Q => valid_Bits_1(3),
      R => Update_Idle
    );
\Using_New_CacheInterface_for_AXI.write_data_done_reg\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => write_data_done_cmb,
      Q => write_data_done,
      R => reset_bool_for_rst
    );
\Using_New_CacheInterface_for_AXI.write_req_done_hold_reg\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => write_req_done_hold_cmb,
      Q => write_req_done_hold,
      R => reset_bool_for_rst
    );
\Using_New_CacheInterface_for_AXI.write_req_drop_reg\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => write_req_drop_cmb,
      Q => write_req_drop,
      R => reset_bool_for_rst
    );
\Using_New_CacheInterface_for_AXI.write_req_i_reg\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => write_req0,
      Q => write_req,
      R => reset_bool_for_rst
    );
\WB_DCache_Valid_Read_data_Mux[0].Gen_Instr_DFF\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR
     port map (
      Clk => Clk,
      WB_DCache_Valid_Read_data_i_31 => WB_DCache_Valid_Read_data_i_31,
      sync_reset => reset_bool_for_rst,
      wb_dcache_valid_read_data(0) => wb_dcache_valid_read_data(0)
    );
\WB_DCache_Valid_Read_data_Mux[0].Mux_Select_LUT5\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT5
     port map (
      DATA_OUTA(0) => mem_cachehit_data(0),
      \Use_XX_Accesses.No_Coherence.xx_valid_data_reg\ => \Use_XX_Accesses.No_Coherence.xx_valid_data_reg_n_0\,
      \Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0\ => \^mem_dcache_data_strobe\,
      WB_DCache_Valid_Read_data_i_31 => WB_DCache_Valid_Read_data_i_31,
      cacheline_copy_data_31 => cacheline_copy_data_31,
      use_cacheline_copy => use_cacheline_copy
    );
\WB_DCache_Valid_Read_data_Mux[10].Gen_Instr_DFF\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_62
     port map (
      Clk => Clk,
      WB_DCache_Valid_Read_data_i_21 => WB_DCache_Valid_Read_data_i_21,
      sync_reset => reset_bool_for_rst,
      wb_dcache_valid_read_data(0) => wb_dcache_valid_read_data(10)
    );
\WB_DCache_Valid_Read_data_Mux[10].Mux_Select_LUT5\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT5_63
     port map (
      DATA_OUTA(0) => mem_cachehit_data(10),
      \Use_XX_Accesses.No_Coherence.xx_valid_data_reg\ => \Use_XX_Accesses.No_Coherence.xx_valid_data_reg_n_0\,
      \Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0\ => \^mem_dcache_data_strobe\,
      WB_DCache_Valid_Read_data_i_21 => WB_DCache_Valid_Read_data_i_21,
      cacheline_copy_data_21 => cacheline_copy_data_21,
      use_cacheline_copy => use_cacheline_copy
    );
\WB_DCache_Valid_Read_data_Mux[11].Gen_Instr_DFF\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_64
     port map (
      Clk => Clk,
      WB_DCache_Valid_Read_data_i_20 => WB_DCache_Valid_Read_data_i_20,
      sync_reset => reset_bool_for_rst,
      wb_dcache_valid_read_data(0) => wb_dcache_valid_read_data(11)
    );
\WB_DCache_Valid_Read_data_Mux[11].Mux_Select_LUT5\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT5_65
     port map (
      DATA_OUTA(0) => mem_cachehit_data(11),
      \Use_XX_Accesses.No_Coherence.xx_valid_data_reg\ => \Use_XX_Accesses.No_Coherence.xx_valid_data_reg_n_0\,
      \Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0\ => \^mem_dcache_data_strobe\,
      WB_DCache_Valid_Read_data_i_20 => WB_DCache_Valid_Read_data_i_20,
      cacheline_copy_data_20 => cacheline_copy_data_20,
      use_cacheline_copy => use_cacheline_copy
    );
\WB_DCache_Valid_Read_data_Mux[12].Gen_Instr_DFF\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_66
     port map (
      Clk => Clk,
      WB_DCache_Valid_Read_data_i_19 => WB_DCache_Valid_Read_data_i_19,
      sync_reset => reset_bool_for_rst,
      wb_dcache_valid_read_data(0) => wb_dcache_valid_read_data(12)
    );
\WB_DCache_Valid_Read_data_Mux[12].Mux_Select_LUT5\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT5_67
     port map (
      DATA_OUTA(0) => mem_cachehit_data(12),
      \Use_XX_Accesses.No_Coherence.xx_valid_data_reg\ => \Use_XX_Accesses.No_Coherence.xx_valid_data_reg_n_0\,
      \Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0\ => \^mem_dcache_data_strobe\,
      WB_DCache_Valid_Read_data_i_19 => WB_DCache_Valid_Read_data_i_19,
      cacheline_copy_data_19 => cacheline_copy_data_19,
      use_cacheline_copy => use_cacheline_copy
    );
\WB_DCache_Valid_Read_data_Mux[13].Gen_Instr_DFF\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_68
     port map (
      Clk => Clk,
      WB_DCache_Valid_Read_data_i_18 => WB_DCache_Valid_Read_data_i_18,
      sync_reset => reset_bool_for_rst,
      wb_dcache_valid_read_data(0) => wb_dcache_valid_read_data(13)
    );
\WB_DCache_Valid_Read_data_Mux[13].Mux_Select_LUT5\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT5_69
     port map (
      DATA_OUTA(0) => mem_cachehit_data(13),
      \Use_XX_Accesses.No_Coherence.xx_valid_data_reg\ => \Use_XX_Accesses.No_Coherence.xx_valid_data_reg_n_0\,
      \Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0\ => \^mem_dcache_data_strobe\,
      WB_DCache_Valid_Read_data_i_18 => WB_DCache_Valid_Read_data_i_18,
      cacheline_copy_data_18 => cacheline_copy_data_18,
      use_cacheline_copy => use_cacheline_copy
    );
\WB_DCache_Valid_Read_data_Mux[14].Gen_Instr_DFF\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_70
     port map (
      Clk => Clk,
      WB_DCache_Valid_Read_data_i_17 => WB_DCache_Valid_Read_data_i_17,
      sync_reset => reset_bool_for_rst,
      wb_dcache_valid_read_data(0) => wb_dcache_valid_read_data(14)
    );
\WB_DCache_Valid_Read_data_Mux[14].Mux_Select_LUT5\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT5_71
     port map (
      DATA_OUTA(0) => mem_cachehit_data(14),
      \Use_XX_Accesses.No_Coherence.xx_valid_data_reg\ => \Use_XX_Accesses.No_Coherence.xx_valid_data_reg_n_0\,
      \Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0\ => \^mem_dcache_data_strobe\,
      WB_DCache_Valid_Read_data_i_17 => WB_DCache_Valid_Read_data_i_17,
      cacheline_copy_data_17 => cacheline_copy_data_17,
      use_cacheline_copy => use_cacheline_copy
    );
\WB_DCache_Valid_Read_data_Mux[15].Gen_Instr_DFF\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_72
     port map (
      Clk => Clk,
      WB_DCache_Valid_Read_data_i_16 => WB_DCache_Valid_Read_data_i_16,
      sync_reset => reset_bool_for_rst,
      wb_dcache_valid_read_data(0) => wb_dcache_valid_read_data(15)
    );
\WB_DCache_Valid_Read_data_Mux[15].Mux_Select_LUT5\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT5_73
     port map (
      DATA_OUTA(0) => mem_cachehit_data(15),
      \Use_XX_Accesses.No_Coherence.xx_valid_data_reg\ => \Use_XX_Accesses.No_Coherence.xx_valid_data_reg_n_0\,
      \Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0\ => \^mem_dcache_data_strobe\,
      WB_DCache_Valid_Read_data_i_16 => WB_DCache_Valid_Read_data_i_16,
      cacheline_copy_data_16 => cacheline_copy_data_16,
      use_cacheline_copy => use_cacheline_copy
    );
\WB_DCache_Valid_Read_data_Mux[16].Gen_Instr_DFF\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_74
     port map (
      Clk => Clk,
      WB_DCache_Valid_Read_data_i_15 => WB_DCache_Valid_Read_data_i_15,
      sync_reset => reset_bool_for_rst,
      wb_dcache_valid_read_data(0) => wb_dcache_valid_read_data(16)
    );
\WB_DCache_Valid_Read_data_Mux[16].Mux_Select_LUT5\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT5_75
     port map (
      DATA_OUTA(0) => mem_cachehit_data(16),
      \Use_XX_Accesses.No_Coherence.xx_valid_data_reg\ => \Use_XX_Accesses.No_Coherence.xx_valid_data_reg_n_0\,
      \Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0\ => \^mem_dcache_data_strobe\,
      WB_DCache_Valid_Read_data_i_15 => WB_DCache_Valid_Read_data_i_15,
      cacheline_copy_data_15 => cacheline_copy_data_15,
      use_cacheline_copy => use_cacheline_copy
    );
\WB_DCache_Valid_Read_data_Mux[17].Gen_Instr_DFF\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_76
     port map (
      Clk => Clk,
      WB_DCache_Valid_Read_data_i_14 => WB_DCache_Valid_Read_data_i_14,
      sync_reset => reset_bool_for_rst,
      wb_dcache_valid_read_data(0) => wb_dcache_valid_read_data(17)
    );
\WB_DCache_Valid_Read_data_Mux[17].Mux_Select_LUT5\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT5_77
     port map (
      DATA_OUTA(0) => mem_cachehit_data(17),
      \Use_XX_Accesses.No_Coherence.xx_valid_data_reg\ => \Use_XX_Accesses.No_Coherence.xx_valid_data_reg_n_0\,
      \Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0\ => \^mem_dcache_data_strobe\,
      WB_DCache_Valid_Read_data_i_14 => WB_DCache_Valid_Read_data_i_14,
      cacheline_copy_data_14 => cacheline_copy_data_14,
      use_cacheline_copy => use_cacheline_copy
    );
\WB_DCache_Valid_Read_data_Mux[18].Gen_Instr_DFF\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_78
     port map (
      Clk => Clk,
      WB_DCache_Valid_Read_data_i_13 => WB_DCache_Valid_Read_data_i_13,
      sync_reset => reset_bool_for_rst,
      wb_dcache_valid_read_data(0) => wb_dcache_valid_read_data(18)
    );
\WB_DCache_Valid_Read_data_Mux[18].Mux_Select_LUT5\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT5_79
     port map (
      DATA_OUTA(0) => mem_cachehit_data(18),
      \Use_XX_Accesses.No_Coherence.xx_valid_data_reg\ => \Use_XX_Accesses.No_Coherence.xx_valid_data_reg_n_0\,
      \Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0\ => \^mem_dcache_data_strobe\,
      WB_DCache_Valid_Read_data_i_13 => WB_DCache_Valid_Read_data_i_13,
      cacheline_copy_data_13 => cacheline_copy_data_13,
      use_cacheline_copy => use_cacheline_copy
    );
\WB_DCache_Valid_Read_data_Mux[19].Gen_Instr_DFF\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_80
     port map (
      Clk => Clk,
      WB_DCache_Valid_Read_data_i_12 => WB_DCache_Valid_Read_data_i_12,
      sync_reset => reset_bool_for_rst,
      wb_dcache_valid_read_data(0) => wb_dcache_valid_read_data(19)
    );
\WB_DCache_Valid_Read_data_Mux[19].Mux_Select_LUT5\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT5_81
     port map (
      DATA_OUTA(0) => mem_cachehit_data(19),
      \Use_XX_Accesses.No_Coherence.xx_valid_data_reg\ => \Use_XX_Accesses.No_Coherence.xx_valid_data_reg_n_0\,
      \Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0\ => \^mem_dcache_data_strobe\,
      WB_DCache_Valid_Read_data_i_12 => WB_DCache_Valid_Read_data_i_12,
      cacheline_copy_data_12 => cacheline_copy_data_12,
      use_cacheline_copy => use_cacheline_copy
    );
\WB_DCache_Valid_Read_data_Mux[1].Gen_Instr_DFF\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_82
     port map (
      Clk => Clk,
      WB_DCache_Valid_Read_data_i_30 => WB_DCache_Valid_Read_data_i_30,
      sync_reset => reset_bool_for_rst,
      wb_dcache_valid_read_data(0) => wb_dcache_valid_read_data(1)
    );
\WB_DCache_Valid_Read_data_Mux[1].Mux_Select_LUT5\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT5_83
     port map (
      DATA_OUTA(0) => mem_cachehit_data(1),
      \Use_XX_Accesses.No_Coherence.xx_valid_data_reg\ => \Use_XX_Accesses.No_Coherence.xx_valid_data_reg_n_0\,
      \Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0\ => \^mem_dcache_data_strobe\,
      WB_DCache_Valid_Read_data_i_30 => WB_DCache_Valid_Read_data_i_30,
      cacheline_copy_data_30 => cacheline_copy_data_30,
      use_cacheline_copy => use_cacheline_copy
    );
\WB_DCache_Valid_Read_data_Mux[20].Gen_Instr_DFF\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_84
     port map (
      Clk => Clk,
      WB_DCache_Valid_Read_data_i_11 => WB_DCache_Valid_Read_data_i_11,
      sync_reset => reset_bool_for_rst,
      wb_dcache_valid_read_data(0) => wb_dcache_valid_read_data(20)
    );
\WB_DCache_Valid_Read_data_Mux[20].Mux_Select_LUT5\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT5_85
     port map (
      DATA_OUTA(0) => mem_cachehit_data(20),
      \Use_XX_Accesses.No_Coherence.xx_valid_data_reg\ => \Use_XX_Accesses.No_Coherence.xx_valid_data_reg_n_0\,
      \Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0\ => \^mem_dcache_data_strobe\,
      WB_DCache_Valid_Read_data_i_11 => WB_DCache_Valid_Read_data_i_11,
      cacheline_copy_data_11 => cacheline_copy_data_11,
      use_cacheline_copy => use_cacheline_copy
    );
\WB_DCache_Valid_Read_data_Mux[21].Gen_Instr_DFF\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_86
     port map (
      Clk => Clk,
      WB_DCache_Valid_Read_data_i_10 => WB_DCache_Valid_Read_data_i_10,
      sync_reset => reset_bool_for_rst,
      wb_dcache_valid_read_data(0) => wb_dcache_valid_read_data(21)
    );
\WB_DCache_Valid_Read_data_Mux[21].Mux_Select_LUT5\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT5_87
     port map (
      DATA_OUTA(0) => mem_cachehit_data(21),
      \Use_XX_Accesses.No_Coherence.xx_valid_data_reg\ => \Use_XX_Accesses.No_Coherence.xx_valid_data_reg_n_0\,
      \Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0\ => \^mem_dcache_data_strobe\,
      WB_DCache_Valid_Read_data_i_10 => WB_DCache_Valid_Read_data_i_10,
      cacheline_copy_data_10 => cacheline_copy_data_10,
      use_cacheline_copy => use_cacheline_copy
    );
\WB_DCache_Valid_Read_data_Mux[22].Gen_Instr_DFF\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_88
     port map (
      Clk => Clk,
      WB_DCache_Valid_Read_data_i_9 => WB_DCache_Valid_Read_data_i_9,
      sync_reset => reset_bool_for_rst,
      wb_dcache_valid_read_data(0) => wb_dcache_valid_read_data(22)
    );
\WB_DCache_Valid_Read_data_Mux[22].Mux_Select_LUT5\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT5_89
     port map (
      DATA_OUTA(0) => mem_cachehit_data(22),
      \Use_XX_Accesses.No_Coherence.xx_valid_data_reg\ => \Use_XX_Accesses.No_Coherence.xx_valid_data_reg_n_0\,
      \Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0\ => \^mem_dcache_data_strobe\,
      WB_DCache_Valid_Read_data_i_9 => WB_DCache_Valid_Read_data_i_9,
      cacheline_copy_data_9 => cacheline_copy_data_9,
      use_cacheline_copy => use_cacheline_copy
    );
\WB_DCache_Valid_Read_data_Mux[23].Gen_Instr_DFF\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_90
     port map (
      Clk => Clk,
      WB_DCache_Valid_Read_data_i_8 => WB_DCache_Valid_Read_data_i_8,
      sync_reset => reset_bool_for_rst,
      wb_dcache_valid_read_data(0) => wb_dcache_valid_read_data(23)
    );
\WB_DCache_Valid_Read_data_Mux[23].Mux_Select_LUT5\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT5_91
     port map (
      DATA_OUTA(0) => mem_cachehit_data(23),
      \Use_XX_Accesses.No_Coherence.xx_valid_data_reg\ => \Use_XX_Accesses.No_Coherence.xx_valid_data_reg_n_0\,
      \Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0\ => \^mem_dcache_data_strobe\,
      WB_DCache_Valid_Read_data_i_8 => WB_DCache_Valid_Read_data_i_8,
      cacheline_copy_data_8 => cacheline_copy_data_8,
      use_cacheline_copy => use_cacheline_copy
    );
\WB_DCache_Valid_Read_data_Mux[24].Gen_Instr_DFF\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_92
     port map (
      Clk => Clk,
      WB_DCache_Valid_Read_data_i_7 => WB_DCache_Valid_Read_data_i_7,
      sync_reset => reset_bool_for_rst,
      wb_dcache_valid_read_data(0) => wb_dcache_valid_read_data(24)
    );
\WB_DCache_Valid_Read_data_Mux[24].Mux_Select_LUT5\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT5_93
     port map (
      DATA_OUTA(0) => mem_cachehit_data(24),
      \Use_XX_Accesses.No_Coherence.xx_valid_data_reg\ => \Use_XX_Accesses.No_Coherence.xx_valid_data_reg_n_0\,
      \Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0\ => \^mem_dcache_data_strobe\,
      WB_DCache_Valid_Read_data_i_7 => WB_DCache_Valid_Read_data_i_7,
      cacheline_copy_data_7 => cacheline_copy_data_7,
      use_cacheline_copy => use_cacheline_copy
    );
\WB_DCache_Valid_Read_data_Mux[25].Gen_Instr_DFF\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_94
     port map (
      Clk => Clk,
      WB_DCache_Valid_Read_data_i_6 => WB_DCache_Valid_Read_data_i_6,
      sync_reset => reset_bool_for_rst,
      wb_dcache_valid_read_data(0) => wb_dcache_valid_read_data(25)
    );
\WB_DCache_Valid_Read_data_Mux[25].Mux_Select_LUT5\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT5_95
     port map (
      DATA_OUTA(0) => mem_cachehit_data(25),
      \Use_XX_Accesses.No_Coherence.xx_valid_data_reg\ => \Use_XX_Accesses.No_Coherence.xx_valid_data_reg_n_0\,
      \Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0\ => \^mem_dcache_data_strobe\,
      WB_DCache_Valid_Read_data_i_6 => WB_DCache_Valid_Read_data_i_6,
      cacheline_copy_data_6 => cacheline_copy_data_6,
      use_cacheline_copy => use_cacheline_copy
    );
\WB_DCache_Valid_Read_data_Mux[26].Gen_Instr_DFF\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_96
     port map (
      Clk => Clk,
      WB_DCache_Valid_Read_data_i_5 => WB_DCache_Valid_Read_data_i_5,
      sync_reset => reset_bool_for_rst,
      wb_dcache_valid_read_data(0) => wb_dcache_valid_read_data(26)
    );
\WB_DCache_Valid_Read_data_Mux[26].Mux_Select_LUT5\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT5_97
     port map (
      DATA_OUTA(0) => mem_cachehit_data(26),
      \Use_XX_Accesses.No_Coherence.xx_valid_data_reg\ => \Use_XX_Accesses.No_Coherence.xx_valid_data_reg_n_0\,
      \Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0\ => \^mem_dcache_data_strobe\,
      WB_DCache_Valid_Read_data_i_5 => WB_DCache_Valid_Read_data_i_5,
      cacheline_copy_data_5 => cacheline_copy_data_5,
      use_cacheline_copy => use_cacheline_copy
    );
\WB_DCache_Valid_Read_data_Mux[27].Gen_Instr_DFF\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_98
     port map (
      Clk => Clk,
      WB_DCache_Valid_Read_data_i_4 => WB_DCache_Valid_Read_data_i_4,
      sync_reset => reset_bool_for_rst,
      wb_dcache_valid_read_data(0) => wb_dcache_valid_read_data(27)
    );
\WB_DCache_Valid_Read_data_Mux[27].Mux_Select_LUT5\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT5_99
     port map (
      DATA_OUTA(0) => mem_cachehit_data(27),
      \Use_XX_Accesses.No_Coherence.xx_valid_data_reg\ => \Use_XX_Accesses.No_Coherence.xx_valid_data_reg_n_0\,
      \Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0\ => \^mem_dcache_data_strobe\,
      WB_DCache_Valid_Read_data_i_4 => WB_DCache_Valid_Read_data_i_4,
      cacheline_copy_data_4 => cacheline_copy_data_4,
      use_cacheline_copy => use_cacheline_copy
    );
\WB_DCache_Valid_Read_data_Mux[28].Gen_Instr_DFF\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_100
     port map (
      Clk => Clk,
      WB_DCache_Valid_Read_data_i_3 => WB_DCache_Valid_Read_data_i_3,
      sync_reset => reset_bool_for_rst,
      wb_dcache_valid_read_data(0) => wb_dcache_valid_read_data(28)
    );
\WB_DCache_Valid_Read_data_Mux[28].Mux_Select_LUT5\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT5_101
     port map (
      DATA_OUTA(0) => mem_cachehit_data(28),
      \Use_XX_Accesses.No_Coherence.xx_valid_data_reg\ => \Use_XX_Accesses.No_Coherence.xx_valid_data_reg_n_0\,
      \Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0\ => \^mem_dcache_data_strobe\,
      WB_DCache_Valid_Read_data_i_3 => WB_DCache_Valid_Read_data_i_3,
      cacheline_copy_data_3 => cacheline_copy_data_3,
      use_cacheline_copy => use_cacheline_copy
    );
\WB_DCache_Valid_Read_data_Mux[29].Gen_Instr_DFF\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_102
     port map (
      Clk => Clk,
      WB_DCache_Valid_Read_data_i_2 => WB_DCache_Valid_Read_data_i_2,
      sync_reset => reset_bool_for_rst,
      wb_dcache_valid_read_data(0) => wb_dcache_valid_read_data(29)
    );
\WB_DCache_Valid_Read_data_Mux[29].Mux_Select_LUT5\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT5_103
     port map (
      DATA_OUTA(0) => mem_cachehit_data(29),
      \Use_XX_Accesses.No_Coherence.xx_valid_data_reg\ => \Use_XX_Accesses.No_Coherence.xx_valid_data_reg_n_0\,
      \Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0\ => \^mem_dcache_data_strobe\,
      WB_DCache_Valid_Read_data_i_2 => WB_DCache_Valid_Read_data_i_2,
      cacheline_copy_data_2 => cacheline_copy_data_2,
      use_cacheline_copy => use_cacheline_copy
    );
\WB_DCache_Valid_Read_data_Mux[2].Gen_Instr_DFF\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_104
     port map (
      Clk => Clk,
      WB_DCache_Valid_Read_data_i_29 => WB_DCache_Valid_Read_data_i_29,
      sync_reset => reset_bool_for_rst,
      wb_dcache_valid_read_data(0) => wb_dcache_valid_read_data(2)
    );
\WB_DCache_Valid_Read_data_Mux[2].Mux_Select_LUT5\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT5_105
     port map (
      DATA_OUTA(0) => mem_cachehit_data(2),
      \Use_XX_Accesses.No_Coherence.xx_valid_data_reg\ => \Use_XX_Accesses.No_Coherence.xx_valid_data_reg_n_0\,
      \Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0\ => \^mem_dcache_data_strobe\,
      WB_DCache_Valid_Read_data_i_29 => WB_DCache_Valid_Read_data_i_29,
      cacheline_copy_data_29 => cacheline_copy_data_29,
      use_cacheline_copy => use_cacheline_copy
    );
\WB_DCache_Valid_Read_data_Mux[30].Gen_Instr_DFF\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_106
     port map (
      Clk => Clk,
      WB_DCache_Valid_Read_data_i_1 => WB_DCache_Valid_Read_data_i_1,
      sync_reset => reset_bool_for_rst,
      wb_dcache_valid_read_data(0) => wb_dcache_valid_read_data(30)
    );
\WB_DCache_Valid_Read_data_Mux[30].Mux_Select_LUT5\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT5_107
     port map (
      DATA_OUTA(0) => mem_cachehit_data(30),
      \Use_XX_Accesses.No_Coherence.xx_valid_data_reg\ => \Use_XX_Accesses.No_Coherence.xx_valid_data_reg_n_0\,
      \Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0\ => \^mem_dcache_data_strobe\,
      WB_DCache_Valid_Read_data_i_1 => WB_DCache_Valid_Read_data_i_1,
      cacheline_copy_data_1 => cacheline_copy_data_1,
      use_cacheline_copy => use_cacheline_copy
    );
\WB_DCache_Valid_Read_data_Mux[31].Gen_Instr_DFF\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_108
     port map (
      Clk => Clk,
      WB_DCache_Valid_Read_data_i_0 => WB_DCache_Valid_Read_data_i_0,
      sync_reset => reset_bool_for_rst,
      wb_dcache_valid_read_data(0) => wb_dcache_valid_read_data(31)
    );
\WB_DCache_Valid_Read_data_Mux[31].Mux_Select_LUT5\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT5_109
     port map (
      DATA_OUTA(0) => mem_cachehit_data(31),
      \Use_XX_Accesses.No_Coherence.xx_valid_data_reg\ => \Use_XX_Accesses.No_Coherence.xx_valid_data_reg_n_0\,
      \Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0\ => \^mem_dcache_data_strobe\,
      WB_DCache_Valid_Read_data_i_0 => WB_DCache_Valid_Read_data_i_0,
      cacheline_copy_data_0 => cacheline_copy_data_0,
      use_cacheline_copy => use_cacheline_copy
    );
\WB_DCache_Valid_Read_data_Mux[3].Gen_Instr_DFF\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_110
     port map (
      Clk => Clk,
      WB_DCache_Valid_Read_data_i_28 => WB_DCache_Valid_Read_data_i_28,
      sync_reset => reset_bool_for_rst,
      wb_dcache_valid_read_data(0) => wb_dcache_valid_read_data(3)
    );
\WB_DCache_Valid_Read_data_Mux[3].Mux_Select_LUT5\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT5_111
     port map (
      DATA_OUTA(0) => mem_cachehit_data(3),
      \Use_XX_Accesses.No_Coherence.xx_valid_data_reg\ => \Use_XX_Accesses.No_Coherence.xx_valid_data_reg_n_0\,
      \Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0\ => \^mem_dcache_data_strobe\,
      WB_DCache_Valid_Read_data_i_28 => WB_DCache_Valid_Read_data_i_28,
      cacheline_copy_data_28 => cacheline_copy_data_28,
      use_cacheline_copy => use_cacheline_copy
    );
\WB_DCache_Valid_Read_data_Mux[4].Gen_Instr_DFF\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_112
     port map (
      Clk => Clk,
      WB_DCache_Valid_Read_data_i_27 => WB_DCache_Valid_Read_data_i_27,
      sync_reset => reset_bool_for_rst,
      wb_dcache_valid_read_data(0) => wb_dcache_valid_read_data(4)
    );
\WB_DCache_Valid_Read_data_Mux[4].Mux_Select_LUT5\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT5_113
     port map (
      DATA_OUTA(0) => mem_cachehit_data(4),
      \Use_XX_Accesses.No_Coherence.xx_valid_data_reg\ => \Use_XX_Accesses.No_Coherence.xx_valid_data_reg_n_0\,
      \Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0\ => \^mem_dcache_data_strobe\,
      WB_DCache_Valid_Read_data_i_27 => WB_DCache_Valid_Read_data_i_27,
      cacheline_copy_data_27 => cacheline_copy_data_27,
      use_cacheline_copy => use_cacheline_copy
    );
\WB_DCache_Valid_Read_data_Mux[5].Gen_Instr_DFF\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_114
     port map (
      Clk => Clk,
      WB_DCache_Valid_Read_data_i_26 => WB_DCache_Valid_Read_data_i_26,
      sync_reset => reset_bool_for_rst,
      wb_dcache_valid_read_data(0) => wb_dcache_valid_read_data(5)
    );
\WB_DCache_Valid_Read_data_Mux[5].Mux_Select_LUT5\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT5_115
     port map (
      DATA_OUTA(0) => mem_cachehit_data(5),
      \Use_XX_Accesses.No_Coherence.xx_valid_data_reg\ => \Use_XX_Accesses.No_Coherence.xx_valid_data_reg_n_0\,
      \Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0\ => \^mem_dcache_data_strobe\,
      WB_DCache_Valid_Read_data_i_26 => WB_DCache_Valid_Read_data_i_26,
      cacheline_copy_data_26 => cacheline_copy_data_26,
      use_cacheline_copy => use_cacheline_copy
    );
\WB_DCache_Valid_Read_data_Mux[6].Gen_Instr_DFF\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_116
     port map (
      Clk => Clk,
      WB_DCache_Valid_Read_data_i_25 => WB_DCache_Valid_Read_data_i_25,
      sync_reset => reset_bool_for_rst,
      wb_dcache_valid_read_data(0) => wb_dcache_valid_read_data(6)
    );
\WB_DCache_Valid_Read_data_Mux[6].Mux_Select_LUT5\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT5_117
     port map (
      DATA_OUTA(0) => mem_cachehit_data(6),
      \Use_XX_Accesses.No_Coherence.xx_valid_data_reg\ => \Use_XX_Accesses.No_Coherence.xx_valid_data_reg_n_0\,
      \Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0\ => \^mem_dcache_data_strobe\,
      WB_DCache_Valid_Read_data_i_25 => WB_DCache_Valid_Read_data_i_25,
      cacheline_copy_data_25 => cacheline_copy_data_25,
      use_cacheline_copy => use_cacheline_copy
    );
\WB_DCache_Valid_Read_data_Mux[7].Gen_Instr_DFF\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_118
     port map (
      Clk => Clk,
      WB_DCache_Valid_Read_data_i_24 => WB_DCache_Valid_Read_data_i_24,
      sync_reset => reset_bool_for_rst,
      wb_dcache_valid_read_data(0) => wb_dcache_valid_read_data(7)
    );
\WB_DCache_Valid_Read_data_Mux[7].Mux_Select_LUT5\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT5_119
     port map (
      DATA_OUTA(0) => mem_cachehit_data(7),
      \Use_XX_Accesses.No_Coherence.xx_valid_data_reg\ => \Use_XX_Accesses.No_Coherence.xx_valid_data_reg_n_0\,
      \Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0\ => \^mem_dcache_data_strobe\,
      WB_DCache_Valid_Read_data_i_24 => WB_DCache_Valid_Read_data_i_24,
      cacheline_copy_data_24 => cacheline_copy_data_24,
      use_cacheline_copy => use_cacheline_copy
    );
\WB_DCache_Valid_Read_data_Mux[8].Gen_Instr_DFF\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_120
     port map (
      Clk => Clk,
      WB_DCache_Valid_Read_data_i_23 => WB_DCache_Valid_Read_data_i_23,
      sync_reset => reset_bool_for_rst,
      wb_dcache_valid_read_data(0) => wb_dcache_valid_read_data(8)
    );
\WB_DCache_Valid_Read_data_Mux[8].Mux_Select_LUT5\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT5_121
     port map (
      DATA_OUTA(0) => mem_cachehit_data(8),
      \Use_XX_Accesses.No_Coherence.xx_valid_data_reg\ => \Use_XX_Accesses.No_Coherence.xx_valid_data_reg_n_0\,
      \Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0\ => \^mem_dcache_data_strobe\,
      WB_DCache_Valid_Read_data_i_23 => WB_DCache_Valid_Read_data_i_23,
      cacheline_copy_data_23 => cacheline_copy_data_23,
      use_cacheline_copy => use_cacheline_copy
    );
\WB_DCache_Valid_Read_data_Mux[9].Gen_Instr_DFF\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_122
     port map (
      Clk => Clk,
      WB_DCache_Valid_Read_data_i_22 => WB_DCache_Valid_Read_data_i_22,
      sync_reset => reset_bool_for_rst,
      wb_dcache_valid_read_data(0) => wb_dcache_valid_read_data(9)
    );
\WB_DCache_Valid_Read_data_Mux[9].Mux_Select_LUT5\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT5_123
     port map (
      DATA_OUTA(0) => mem_cachehit_data(9),
      \Use_XX_Accesses.No_Coherence.xx_valid_data_reg\ => \Use_XX_Accesses.No_Coherence.xx_valid_data_reg_n_0\,
      \Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0\ => \^mem_dcache_data_strobe\,
      WB_DCache_Valid_Read_data_i_22 => WB_DCache_Valid_Read_data_i_22,
      cacheline_copy_data_22 => cacheline_copy_data_22,
      use_cacheline_copy => use_cacheline_copy
    );
cache_valid_bit_detect_I1: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cache_valid_bit_detect_124
     port map (
      Trace_Cache_Hit0 => Trace_Cache_Hit0,
      \Using_FPGA.Native\ => TAG_RAM_Module_n_15,
      lopt => lopt,
      lopt_1 => lopt_1,
      mem_cache_hit => mem_cache_hit,
      mem_first_cycle => mem_first_cycle,
      mem_tag_hit_without_parity => mem_tag_hit_without_parity
    );
\cacheline_copy_valid_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => cacheline_copy_valid_cmb(0),
      Q => cacheline_copy_valid(0),
      R => reset_bool_for_rst
    );
\cacheline_copy_valid_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => cacheline_copy_valid_cmb(1),
      Q => cacheline_copy_valid(1),
      R => reset_bool_for_rst
    );
\cacheline_copy_valid_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => cacheline_copy_valid_cmb(2),
      Q => cacheline_copy_valid(2),
      R => reset_bool_for_rst
    );
\cacheline_copy_valid_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => cacheline_copy_valid_cmb(3),
      Q => cacheline_copy_valid(3),
      R => reset_bool_for_rst
    );
dcache_data_strobe_sel_carry_or_0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_or_125
     port map (
      dcache_data_strobe_iiii => dcache_data_strobe_iiii,
      lopt => lopt_8,
      lopt_1 => lopt_9,
      lopt_2 => \Using_New_CacheInterface_for_AXI.Cache_Interface_I1_n_111\,
      lopt_3 => lopt_10,
      lopt_4 => lopt_11,
      lopt_5 => \Using_New_CacheInterface_for_AXI.Cache_Interface_I1_n_109\,
      lopt_6 => lopt_12,
      lopt_7 => lopt_13,
      lopt_8 => lopt_14,
      mem_data_updated_reg => \Using_New_CacheInterface_for_AXI.Cache_Interface_I1_n_108\,
      mem_read_cache_hit => mem_read_cache_hit
    );
dcache_data_strobe_sel_carry_or_1: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_or_126
     port map (
      dcache_data_strobe_iii => dcache_data_strobe_iii,
      dcache_data_strobe_iiii => dcache_data_strobe_iiii,
      lopt => lopt_8,
      lopt_1 => lopt_9,
      mem_data_updated_reg => \Using_New_CacheInterface_for_AXI.Cache_Interface_I1_n_111\
    );
dcache_data_strobe_sel_carry_or_2: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_or_127
     port map (
      \CacheLine_Cnt_reg[1]\ => \Using_New_CacheInterface_for_AXI.Cache_Interface_I1_n_109\,
      dcache_data_strobe_ii => dcache_data_strobe_ii,
      dcache_data_strobe_iii => dcache_data_strobe_iii,
      lopt => lopt_10,
      lopt_1 => lopt_11
    );
delay_update_idle_reg: unisim.vcomponents.FDSE
     port map (
      C => Clk,
      CE => '1',
      D => Update_Idle,
      Q => \^delay_update_idle\,
      S => reset_bool_for_rst
    );
mem_Write_Allowed_on_miss_hold_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => mem_Write_Allowed_on_miss_hold_cmb,
      Q => mem_Write_Allowed_on_miss_hold,
      R => reset_bool_for_rst
    );
mem_cache_hit_pending_delayed_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => mem_cache_hit_pending,
      Q => mem_cache_hit_pending_delayed,
      R => reset_bool_for_rst
    );
mem_data_updated_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => mem_data_updated_cmb,
      Q => mem_data_updated,
      R => reset_bool_for_rst
    );
mem_first_cycle_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => EX_PipeRun,
      Q => mem_first_cycle,
      R => reset_bool_for_rst
    );
mem_read_cache_hit_carry_or: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_or_128
     port map (
      cacheline_copy_hit0 => cacheline_copy_hit0,
      lopt => lopt_5,
      lopt_1 => lopt_6,
      lopt_2 => lopt_7,
      mem_read_cache_hit => mem_read_cache_hit,
      mem_read_cache_hit_direct => mem_read_cache_hit_direct,
      mem_write_req_reg => \^mem_write_req\,
      use_cacheline_copy => use_cacheline_copy
    );
mem_read_cache_hit_direct_carry_and: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_and_129
     port map (
      lopt => lopt_2,
      lopt_1 => lopt_3,
      lopt_2 => lopt_4,
      mem_cache_hit => mem_cache_hit,
      mem_read_cache_hit_direct => mem_read_cache_hit_direct,
      mem_write_req_reg => \^mem_write_req\
    );
mem_read_cache_miss_sel_carry_and: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_and_130
     port map (
      lopt => lopt_15,
      lopt_1 => lopt_16,
      lopt_2 => lopt_17,
      mem_read_cache_miss_i => mem_read_cache_miss_i,
      mem_tag_miss_without_parity => mem_tag_miss_without_parity,
      mem_valid_req => mem_valid_req,
      mem_write_req_reg => \^mem_write_req\
    );
mem_tag_hit_comparator: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_comparator
     port map (
      \Comp_Carry_Chain[1].carry_sel_reg\ => \Comp_Carry_Chain[1].carry_sel_reg\,
      \Comp_Carry_Chain[2].carry_sel_reg\ => \Comp_Carry_Chain[2].carry_sel_reg\,
      \Comp_Carry_Chain[3].carry_sel_reg\ => \Comp_Carry_Chain[3].carry_sel_reg\,
      \Comp_Carry_Chain[4].carry_sel_reg\ => \Comp_Carry_Chain[4].carry_sel_reg\,
      S => S,
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => TAG_RAM_Module_n_15,
      lopt_3 => lopt_2,
      lopt_4 => lopt_3,
      lopt_5 => lopt_4,
      lopt_6 => lopt_5,
      lopt_7 => lopt_6,
      lopt_8 => lopt_7,
      mem_tag_hit_without_parity => mem_tag_hit_without_parity
    );
mem_tag_miss_comparator: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_comparator_131
     port map (
      \Comp_Carry_Chain[1].carry_sel_reg_0\ => \Comp_Carry_Chain[1].carry_sel_reg_0\,
      \Comp_Carry_Chain[2].carry_sel_reg_1\ => \Comp_Carry_Chain[2].carry_sel_reg_1\,
      \Comp_Carry_Chain[3].carry_sel_reg_2\ => \Comp_Carry_Chain[3].carry_sel_reg_2\,
      \Comp_Carry_Chain[4].carry_sel_reg\ => \Comp_Carry_Chain[4].carry_sel_reg_1\,
      S => S_0,
      lopt => lopt_15,
      lopt_1 => lopt_16,
      lopt_2 => lopt_17,
      lopt_3 => lopt_18,
      lopt_4 => lopt_19,
      lopt_5 => lopt_20,
      mem_tag_miss_without_parity => mem_tag_miss_without_parity,
      mem_valid_req_XX_reg => \^mem_dcache_drop_request\,
      mem_write_cache_miss => mem_write_cache_miss,
      mem_write_req_reg => \^mem_write_req\
    );
mem_valid_req_XX_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => EX_PipeRun,
      D => p_26_in,
      Q => \^mem_dcache_drop_request\,
      R => reset_bool_for_rst
    );
mem_valid_req_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => EX_PipeRun,
      D => mem_valid_req0,
      Q => mem_valid_req,
      R => reset_bool_for_rst
    );
mem_write_cache_hit_delayed_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => mem_write_cache_hit,
      Q => mem_write_cache_hit_delayed,
      R => reset_bool_for_rst
    );
mem_write_cache_miss_delayed_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => mem_write_cache_miss,
      Q => mem_write_cache_miss_delayed,
      R => reset_bool_for_rst
    );
mem_write_req_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => EX_PipeRun,
      D => D(68),
      Q => \^mem_write_req\,
      R => reset_bool_for_rst
    );
\new_cacheline_addr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => Update_Idle,
      D => Req_Addr(10),
      Q => \new_cacheline_addr_reg_n_0_[10]\,
      R => reset_bool_for_rst
    );
\new_cacheline_addr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => Update_Idle,
      D => Req_Addr(11),
      Q => \new_cacheline_addr_reg_n_0_[11]\,
      R => reset_bool_for_rst
    );
\new_cacheline_addr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => Update_Idle,
      D => Req_Addr(12),
      Q => \new_cacheline_addr_reg_n_0_[12]\,
      R => reset_bool_for_rst
    );
\new_cacheline_addr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => Update_Idle,
      D => Req_Addr(13),
      Q => \new_cacheline_addr_reg_n_0_[13]\,
      R => reset_bool_for_rst
    );
\new_cacheline_addr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => Update_Idle,
      D => Req_Addr(14),
      Q => \new_cacheline_addr_reg_n_0_[14]\,
      R => reset_bool_for_rst
    );
\new_cacheline_addr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => Update_Idle,
      D => Req_Addr(15),
      Q => \new_cacheline_addr_reg_n_0_[15]\,
      R => reset_bool_for_rst
    );
\new_cacheline_addr_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => Update_Idle,
      D => Req_Addr(16),
      Q => \new_cacheline_addr_reg_n_0_[16]\,
      R => reset_bool_for_rst
    );
\new_cacheline_addr_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => Update_Idle,
      D => Req_Addr(17),
      Q => \^q\(10),
      R => reset_bool_for_rst
    );
\new_cacheline_addr_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => Update_Idle,
      D => Req_Addr(18),
      Q => \^q\(9),
      R => reset_bool_for_rst
    );
\new_cacheline_addr_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => Update_Idle,
      D => Req_Addr(19),
      Q => \^q\(8),
      R => reset_bool_for_rst
    );
\new_cacheline_addr_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => Update_Idle,
      D => Req_Addr(20),
      Q => \^q\(7),
      R => reset_bool_for_rst
    );
\new_cacheline_addr_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => Update_Idle,
      D => Req_Addr(21),
      Q => \^q\(6),
      R => reset_bool_for_rst
    );
\new_cacheline_addr_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => Update_Idle,
      D => Req_Addr(22),
      Q => \^q\(5),
      R => reset_bool_for_rst
    );
\new_cacheline_addr_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => Update_Idle,
      D => Req_Addr(23),
      Q => \^q\(4),
      R => reset_bool_for_rst
    );
\new_cacheline_addr_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => Update_Idle,
      D => Req_Addr(24),
      Q => \^q\(3),
      R => reset_bool_for_rst
    );
\new_cacheline_addr_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => Update_Idle,
      D => Req_Addr(25),
      Q => \^q\(2),
      R => reset_bool_for_rst
    );
\new_cacheline_addr_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => Update_Idle,
      D => Req_Addr(26),
      Q => \^q\(1),
      R => reset_bool_for_rst
    );
\new_cacheline_addr_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => Update_Idle,
      D => Req_Addr(27),
      Q => \^q\(0),
      R => reset_bool_for_rst
    );
\new_cacheline_addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => Update_Idle,
      D => Req_Addr(4),
      Q => \new_cacheline_addr_reg_n_0_[4]\,
      R => reset_bool_for_rst
    );
\new_cacheline_addr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => Update_Idle,
      D => Req_Addr(5),
      Q => \new_cacheline_addr_reg_n_0_[5]\,
      R => reset_bool_for_rst
    );
\new_cacheline_addr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => Update_Idle,
      D => Req_Addr(6),
      Q => \new_cacheline_addr_reg_n_0_[6]\,
      R => reset_bool_for_rst
    );
\new_cacheline_addr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => Update_Idle,
      D => Req_Addr(7),
      Q => \new_cacheline_addr_reg_n_0_[7]\,
      R => reset_bool_for_rst
    );
\new_cacheline_addr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => Update_Idle,
      D => Req_Addr(8),
      Q => \new_cacheline_addr_reg_n_0_[8]\,
      R => reset_bool_for_rst
    );
\new_cacheline_addr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => Update_Idle,
      D => Req_Addr(9),
      Q => \new_cacheline_addr_reg_n_0_[9]\,
      R => reset_bool_for_rst
    );
use_cacheline_copy_cmb_inferred_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^mem_dcache_drop_request\,
      I1 => mem_valid_req,
      O => A
    );
use_cacheline_copy_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => use_cacheline_copy_cmb,
      Q => use_cacheline_copy,
      R => reset_bool_for_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Data_Flow_gti is
  port (
    \Using_FPGA.Native\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \out\ : out STD_LOGIC;
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    mem_reverse_byteorder : out STD_LOGIC;
    wb_read_lsb_1_sel : out STD_LOGIC_VECTOR ( 0 to 0 );
    wb_read_msb_doublet_sel : out STD_LOGIC;
    \WB_MEM_Result_reg[1]\ : out STD_LOGIC_VECTOR ( 25 downto 0 );
    \wb_MSR_i_reg[24]\ : out STD_LOGIC;
    \wb_MSR_i_reg[26]\ : out STD_LOGIC;
    \wb_MSR_i_reg[28]\ : out STD_LOGIC;
    \wb_MSR_i_reg[29]\ : out STD_LOGIC;
    \WB_MEM_Result_reg[30]\ : out STD_LOGIC;
    ex_MSR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_1\ : out STD_LOGIC;
    \Using_FPGA.Native_2\ : out STD_LOGIC;
    of_MSR : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \Using_FPGA.Native_3\ : out STD_LOGIC;
    \Using_FPGA.Native_4\ : out STD_LOGIC;
    DI : out STD_LOGIC;
    \LOCKSTEP_Out_reg[2944]\ : out STD_LOGIC;
    \LOCKSTEP_Out_reg[2943]\ : out STD_LOGIC;
    \LOCKSTEP_Out_reg[2942]\ : out STD_LOGIC;
    \LOCKSTEP_Out_reg[2941]\ : out STD_LOGIC;
    \LOCKSTEP_Out_reg[2940]\ : out STD_LOGIC;
    \LOCKSTEP_Out_reg[2939]\ : out STD_LOGIC;
    \LOCKSTEP_Out_reg[2938]\ : out STD_LOGIC;
    \LOCKSTEP_Out_reg[2937]\ : out STD_LOGIC;
    \LOCKSTEP_Out_reg[2936]\ : out STD_LOGIC;
    \LOCKSTEP_Out_reg[2935]\ : out STD_LOGIC;
    \LOCKSTEP_Out_reg[2934]\ : out STD_LOGIC;
    \LOCKSTEP_Out_reg[2933]\ : out STD_LOGIC;
    \LOCKSTEP_Out_reg[2932]\ : out STD_LOGIC;
    \LOCKSTEP_Out_reg[2931]\ : out STD_LOGIC;
    \LOCKSTEP_Out_reg[2930]\ : out STD_LOGIC;
    \LOCKSTEP_Out_reg[2929]\ : out STD_LOGIC;
    \LOCKSTEP_Out_reg[2928]\ : out STD_LOGIC;
    \LOCKSTEP_Out_reg[2927]\ : out STD_LOGIC;
    \LOCKSTEP_Out_reg[2926]\ : out STD_LOGIC;
    \LOCKSTEP_Out_reg[2925]\ : out STD_LOGIC;
    \LOCKSTEP_Out_reg[2924]\ : out STD_LOGIC;
    \LOCKSTEP_Out_reg[2923]\ : out STD_LOGIC;
    \LOCKSTEP_Out_reg[2922]\ : out STD_LOGIC;
    \LOCKSTEP_Out_reg[2921]\ : out STD_LOGIC;
    \LOCKSTEP_Out_reg[2920]\ : out STD_LOGIC;
    \LOCKSTEP_Out_reg[2919]\ : out STD_LOGIC;
    \LOCKSTEP_Out_reg[2918]\ : out STD_LOGIC;
    \LOCKSTEP_Out_reg[2917]\ : out STD_LOGIC;
    \LOCKSTEP_Out_reg[2916]\ : out STD_LOGIC;
    \LOCKSTEP_Out_reg[2915]\ : out STD_LOGIC;
    \Data_Addr[0]\ : out STD_LOGIC_VECTOR ( 93 downto 0 );
    \LOCKSTEP_Out_reg[3007]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \data_rd_reg_reg[16]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    DATA_INB : out STD_LOGIC_VECTOR ( 0 to 31 );
    \LOCKSTEP_Out_reg[3007]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \Using_FPGA.Native_5\ : out STD_LOGIC;
    swap_result : out STD_LOGIC_VECTOR ( 23 downto 0 );
    swap_result_reg : out STD_LOGIC_VECTOR ( 0 to 7 );
    MEM_Fwd : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \wb_read_lsb_1_sel_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    GPR_Op1 : out STD_LOGIC_VECTOR ( 0 to 31 );
    GPR_Op2 : out STD_LOGIC_VECTOR ( 0 to 31 );
    GPR_Op3 : out STD_LOGIC_VECTOR ( 0 to 31 );
    \EX_Op2_reg[0]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \MEM_DataBus_Write_Data_reg[24]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \Using_FPGA.Native_6\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    LO : out STD_LOGIC;
    EX_Op1_Zero : out STD_LOGIC;
    \LOCKSTEP_Out_reg[3031]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    p_26_in : out STD_LOGIC;
    mem_valid_req0 : out STD_LOGIC;
    \MEM_DataBus_Addr_reg[30]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    of_op1_sel_spr : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    I1 : in STD_LOGIC;
    \Using_FPGA.Native_7\ : in STD_LOGIC;
    \Using_FPGA.Native_8\ : in STD_LOGIC;
    \Using_FPGA.Native_9\ : in STD_LOGIC;
    \Using_FPGA.Native_10\ : in STD_LOGIC;
    \Using_FPGA.Native_11\ : in STD_LOGIC;
    \Using_FPGA.Native_12\ : in STD_LOGIC;
    \Using_FPGA.Native_13\ : in STD_LOGIC;
    \Using_FPGA.Native_14\ : in STD_LOGIC;
    \Using_FPGA.Native_15\ : in STD_LOGIC;
    \Using_FPGA.Native_16\ : in STD_LOGIC;
    \Using_FPGA.Native_17\ : in STD_LOGIC;
    \Using_FPGA.Native_18\ : in STD_LOGIC;
    \Using_FPGA.Native_19\ : in STD_LOGIC;
    \Using_FPGA.Native_20\ : in STD_LOGIC;
    \Using_FPGA.Native_21\ : in STD_LOGIC;
    \Using_FPGA.Native_22\ : in STD_LOGIC;
    \Using_FPGA.Native_23\ : in STD_LOGIC;
    \Using_FPGA.Native_24\ : in STD_LOGIC;
    \Using_FPGA.Native_25\ : in STD_LOGIC;
    \Using_FPGA.Native_26\ : in STD_LOGIC;
    \Using_FPGA.Native_27\ : in STD_LOGIC;
    \Using_FPGA.Native_28\ : in STD_LOGIC;
    \Using_FPGA.Native_29\ : in STD_LOGIC;
    \Using_FPGA.Native_30\ : in STD_LOGIC;
    \Using_FPGA.Native_31\ : in STD_LOGIC;
    \Using_FPGA.Native_32\ : in STD_LOGIC;
    \Using_FPGA.Native_33\ : in STD_LOGIC;
    \Using_FPGA.Native_34\ : in STD_LOGIC;
    \Using_FPGA.Native_35\ : in STD_LOGIC;
    \Using_FPGA.Native_36\ : in STD_LOGIC;
    \Using_FPGA.Native_37\ : in STD_LOGIC;
    EX_Use_Carry : in STD_LOGIC;
    EX_Unsigned_Op : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    EX_ALU_Sel_Logic : in STD_LOGIC;
    EX_Enable_ALU : in STD_LOGIC;
    in0 : in STD_LOGIC;
    sync_reset : in STD_LOGIC;
    EX_PipeRun : in STD_LOGIC;
    EX_Reverse_Mem_Access : in STD_LOGIC;
    Clk : in STD_LOGIC;
    MEM_PipeRun : in STD_LOGIC;
    R : in STD_LOGIC;
    EX_Fwd : in STD_LOGIC_VECTOR ( 0 to 31 );
    \Using_FPGA.Native_38\ : in STD_LOGIC;
    \Using_FPGA.Native_39\ : in STD_LOGIC;
    \Using_FPGA.Native_40\ : in STD_LOGIC;
    \Using_FPGA.Native_41\ : in STD_LOGIC;
    \Using_FPGA.Native_42\ : in STD_LOGIC;
    \Using_FPGA.Native_43\ : in STD_LOGIC;
    \Using_FPGA.Native_44\ : in STD_LOGIC;
    \Using_FPGA.Native_45\ : in STD_LOGIC;
    \Using_FPGA.Native_46\ : in STD_LOGIC;
    \Using_FPGA.Native_47\ : in STD_LOGIC;
    \wb_exception_kind_i_reg[28]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mem_pc_i_reg[0]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    MEM_WB_Sel_Mem_PC : in STD_LOGIC;
    I1_0 : in STD_LOGIC;
    WB_GPR_Wr_Dbg : in STD_LOGIC;
    \Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg\ : in STD_LOGIC;
    read_register_MSR_1_reg : in STD_LOGIC;
    M_AXI_DC_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    incoming_data_valid : in STD_LOGIC;
    wb_exception_i_reg : in STD_LOGIC;
    WB_Byte_Access : in STD_LOGIC;
    wb_read_msb_doublet_sel_reg : in STD_LOGIC;
    wb_read_msb_doublet_sel_reg_0 : in STD_LOGIC;
    wb_read_msb_doublet_sel_reg_1 : in STD_LOGIC;
    wb_read_msb_doublet_sel_reg_2 : in STD_LOGIC;
    \wb_read_lsb_sel_reg[1]\ : in STD_LOGIC;
    \wb_read_lsb_sel_reg[1]_0\ : in STD_LOGIC;
    \wb_read_lsb_sel_reg[1]_1\ : in STD_LOGIC;
    \wb_read_lsb_sel_reg[1]_2\ : in STD_LOGIC;
    \wb_read_lsb_sel_reg[1]_3\ : in STD_LOGIC;
    \wb_read_lsb_sel_reg[1]_4\ : in STD_LOGIC;
    \wb_read_lsb_sel_reg[1]_5\ : in STD_LOGIC;
    \wb_read_lsb_sel_reg[1]_6\ : in STD_LOGIC;
    wb_read_msb_doublet_sel_reg_3 : in STD_LOGIC;
    wb_read_msb_doublet_sel_reg_4 : in STD_LOGIC;
    wb_read_msb_doublet_sel_reg_5 : in STD_LOGIC;
    wb_read_msb_doublet_sel_reg_6 : in STD_LOGIC;
    wb_MSR_Clear_IE : in STD_LOGIC;
    ex_MTS_MSR : in STD_LOGIC;
    ex_move_to_MSR_instr : in STD_LOGIC;
    ex_valid_reg : in STD_LOGIC;
    EX_Doublet_Access : in STD_LOGIC;
    EX_Byte_Access : in STD_LOGIC;
    EX_CMP_Op : in STD_LOGIC;
    \EX_Sext_Op_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    EX_SWAP_BYTE_Instr : in STD_LOGIC;
    MEM_Sel_MSR : in STD_LOGIC;
    mem_doublet_access : in STD_LOGIC;
    mem_byte_access : in STD_LOGIC;
    wb_reset_reg : in STD_LOGIC;
    WB_Doublet_Access_reg : in STD_LOGIC;
    WB_Doublet_Access_reg_0 : in STD_LOGIC;
    OF_GPR_Op1_Rd_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    OF_GPR_Op2_Rd_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    OF_GPR_Op3_Rd_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    ADDRD : in STD_LOGIC_VECTOR ( 4 downto 0 );
    WB_Doublet_Access_reg_1 : in STD_LOGIC;
    WB_Doublet_Access_reg_2 : in STD_LOGIC;
    WB_Doublet_Access_reg_3 : in STD_LOGIC;
    WB_Doublet_Access_reg_4 : in STD_LOGIC;
    WB_Doublet_Access_reg_5 : in STD_LOGIC;
    WB_Doublet_Access_reg_6 : in STD_LOGIC;
    WB_Doublet_Access_reg_7 : in STD_LOGIC;
    WB_Doublet_Access_reg_8 : in STD_LOGIC;
    WB_Doublet_Access_reg_9 : in STD_LOGIC;
    WB_Doublet_Access_reg_10 : in STD_LOGIC;
    WB_Doublet_Access_reg_11 : in STD_LOGIC;
    WB_Doublet_Access_reg_12 : in STD_LOGIC;
    WB_Doublet_Access_reg_13 : in STD_LOGIC;
    WB_Doublet_Access_reg_14 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    OF_Imm_Data : in STD_LOGIC_VECTOR ( 10 downto 0 );
    OF_PipeRun : in STD_LOGIC;
    ex_sel_alu_i_reg : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ex_sel_alu_i_reg_0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    EX_Op1_CMP_Equal : in STD_LOGIC;
    EX_Op1_CMP_Equal_n : in STD_LOGIC;
    \Using_FPGA.Native_48\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    mem_byte_access_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    WB_PipeRun : in STD_LOGIC;
    \Using_FPGA.Native_49\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ex_databus_access : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Data_Flow_gti;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Data_Flow_gti is
  signal \^data_addr[0]\ : STD_LOGIC_VECTOR ( 93 downto 0 );
  signal \^mem_fwd\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal Operand_Select_I_n_0 : STD_LOGIC;
  signal Operand_Select_I_n_107 : STD_LOGIC;
  signal Operand_Select_I_n_65 : STD_LOGIC;
  signal Operand_Select_I_n_74 : STD_LOGIC;
  signal \Using_FPGA.ALL_Bits[0].ALU_Bit_I1/S\ : STD_LOGIC;
  signal \^using_fpga.native\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^using_fpga.native_3\ : STD_LOGIC;
  signal \^using_fpga.native_6\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \Zero_Detecting[0].nibble_Zero_reg\ : STD_LOGIC;
  signal \^ex_msr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ex_alu_carryin : STD_LOGIC;
  signal ex_branch_cmp_op1 : STD_LOGIC_VECTOR ( 1 to 29 );
  signal ex_op2 : STD_LOGIC_VECTOR ( 0 to 31 );
  signal ex_pre_alu_carry : STD_LOGIC;
  signal \^lopt\ : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
  signal lopt_10 : STD_LOGIC;
  signal lopt_11 : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal lopt_3 : STD_LOGIC;
  signal lopt_4 : STD_LOGIC;
  signal lopt_5 : STD_LOGIC;
  signal lopt_6 : STD_LOGIC;
  signal lopt_7 : STD_LOGIC;
  signal lopt_8 : STD_LOGIC;
  signal lopt_9 : STD_LOGIC;
  signal mem_ex_result : STD_LOGIC_VECTOR ( 0 to 30 );
  signal muxcy_di : STD_LOGIC;
  signal muxcy_sel : STD_LOGIC;
  signal wb_mem_result : STD_LOGIC_VECTOR ( 16 to 31 );
begin
  \Data_Addr[0]\(93 downto 0) <= \^data_addr[0]\(93 downto 0);
  MEM_Fwd(5 downto 0) <= \^mem_fwd\(5 downto 0);
  \Using_FPGA.Native\(31 downto 0) <= \^using_fpga.native\(31 downto 0);
  \Using_FPGA.Native_3\ <= \^using_fpga.native_3\;
  \Using_FPGA.Native_6\(0) <= \^using_fpga.native_6\(0);
  ex_MSR(0) <= \^ex_msr\(0);
  lopt <= lopt_9;
  lopt_10 <= lopt_1;
  lopt_11 <= lopt_2;
ALU_I: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU
     port map (
      \Data_Addr[0]\(29 downto 0) => \^data_addr[0]\(93 downto 64),
      \EX_ALU_Op_reg[0]\(1 downto 0) => Q(1 downto 0),
      EX_ALU_Sel_Logic => EX_ALU_Sel_Logic,
      EX_CMP_Op_reg => Operand_Select_I_n_107,
      EX_Enable_ALU => EX_Enable_ALU,
      \EX_Op1_reg[0]\(31 downto 0) => \^using_fpga.native\(31 downto 0),
      EX_Unsigned_Op => EX_Unsigned_Op,
      EX_Use_Carry => EX_Use_Carry,
      LO => LO,
      \MEM_DataBus_Addr_reg[30]\(1 downto 0) => \MEM_DataBus_Addr_reg[30]\(1 downto 0),
      Q(31) => ex_op2(0),
      Q(30) => ex_op2(1),
      Q(29) => ex_op2(2),
      Q(28) => ex_op2(3),
      Q(27) => ex_op2(4),
      Q(26) => ex_op2(5),
      Q(25) => ex_op2(6),
      Q(24) => ex_op2(7),
      Q(23) => ex_op2(8),
      Q(22) => ex_op2(9),
      Q(21) => ex_op2(10),
      Q(20) => ex_op2(11),
      Q(19) => ex_op2(12),
      Q(18) => ex_op2(13),
      Q(17) => ex_op2(14),
      Q(16) => ex_op2(15),
      Q(15) => ex_op2(16),
      Q(14) => ex_op2(17),
      Q(13) => ex_op2(18),
      Q(12) => ex_op2(19),
      Q(11) => ex_op2(20),
      Q(10) => ex_op2(21),
      Q(9) => ex_op2(22),
      Q(8) => ex_op2(23),
      Q(7) => ex_op2(24),
      Q(6) => ex_op2(25),
      Q(5) => ex_op2(26),
      Q(4) => ex_op2(27),
      Q(3) => ex_op2(28),
      Q(2) => ex_op2(29),
      Q(1) => ex_op2(30),
      Q(0) => ex_op2(31),
      S => \Using_FPGA.ALL_Bits[0].ALU_Bit_I1/S\,
      ex_MSR(0) => \^ex_msr\(0),
      ex_alu_carryin => ex_alu_carryin,
      ex_databus_access => ex_databus_access,
      lopt => lopt_3,
      lopt_1 => lopt_4,
      lopt_2 => lopt_5,
      lopt_3 => lopt_6,
      lopt_4 => lopt_7,
      lopt_5 => lopt_8,
      mem_valid_req0 => mem_valid_req0,
      p_26_in => p_26_in
    );
Byte_Doublet_Handle_gti_I: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Byte_Doublet_Handle_gti
     port map (
      Clk => Clk,
      D(0) => Operand_Select_I_n_0,
      DATA_INB(0 to 31) => DATA_INB(0 to 31),
      \EX_Op2_reg[31]\(3 downto 0) => \^data_addr[0]\(61 downto 58),
      EX_PipeRun => EX_PipeRun,
      EX_Reverse_Mem_Access => EX_Reverse_Mem_Access,
      \LOCKSTEP_Out_reg[3031]\(1 downto 0) => \LOCKSTEP_Out_reg[3031]\(1 downto 0),
      MEM_PipeRun => MEM_PipeRun,
      M_AXI_DC_RDATA(31 downto 0) => M_AXI_DC_RDATA(31 downto 0),
      \M_AXI_DP_WDATA[31]\(35 downto 0) => \^data_addr[0]\(57 downto 22),
      \Using_FPGA.Native\(31 downto 0) => \Using_FPGA.Native_48\(31 downto 0),
      \Using_FPGA.Native_0\ => Operand_Select_I_n_65,
      incoming_data_valid => incoming_data_valid,
      mem_byte_access => mem_byte_access,
      mem_byte_access_reg(0) => mem_byte_access_reg(0),
      mem_doublet_access => mem_doublet_access,
      sync_reset => sync_reset,
      wb_read_lsb_1_sel(0) => wb_read_lsb_1_sel(0),
      \wb_read_lsb_1_sel_reg[0]_0\(0) => \wb_read_lsb_1_sel_reg[0]\(0),
      wb_read_msb_doublet_sel => wb_read_msb_doublet_sel,
      wb_read_msb_doublet_sel_reg_0 => mem_reverse_byteorder
    );
Data_Flow_Logic_I: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Data_Flow_Logic
     port map (
      Clk => Clk,
      EX_Fwd(0 to 31) => EX_Fwd(0 to 31),
      EX_PipeRun => EX_PipeRun,
      MEM_Fwd(5 downto 0) => \^mem_fwd\(5 downto 0),
      MEM_PipeRun => MEM_PipeRun,
      Q(31 downto 16) => \LOCKSTEP_Out_reg[3007]_0\(15 downto 0),
      Q(15) => wb_mem_result(16),
      Q(14) => wb_mem_result(17),
      Q(13) => wb_mem_result(18),
      Q(12) => wb_mem_result(19),
      Q(11) => wb_mem_result(20),
      Q(10) => wb_mem_result(21),
      Q(9) => wb_mem_result(22),
      Q(8) => wb_mem_result(23),
      Q(7) => wb_mem_result(24),
      Q(6) => wb_mem_result(25),
      Q(5) => wb_mem_result(26),
      Q(4) => wb_mem_result(27),
      Q(3) => wb_mem_result(28),
      Q(2) => wb_mem_result(29),
      Q(1) => wb_mem_result(30),
      Q(0) => wb_mem_result(31),
      R => R,
      SR(0) => SR(0),
      \WB_MEM_Result_reg[1]_0\(25 downto 0) => \WB_MEM_Result_reg[1]\(25 downto 0),
      mem_ex_result(5) => mem_ex_result(0),
      mem_ex_result(4) => mem_ex_result(24),
      mem_ex_result(3) => mem_ex_result(26),
      mem_ex_result(2) => mem_ex_result(28),
      mem_ex_result(1) => mem_ex_result(29),
      mem_ex_result(0) => mem_ex_result(30)
    );
Operand_Select_I: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Operand_Select_gti
     port map (
      Clk => Clk,
      D(31 downto 0) => D(31 downto 0),
      \Data_Addr[30]\(5 downto 0) => \^data_addr[0]\(63 downto 58),
      E(0) => E(0),
      EX_Byte_Access => EX_Byte_Access,
      EX_CMP_Op => EX_CMP_Op,
      EX_Doublet_Access => EX_Doublet_Access,
      \EX_Op2_reg[0]_0\(15 downto 0) => \EX_Op2_reg[0]\(15 downto 0),
      EX_Reverse_Mem_Access => EX_Reverse_Mem_Access,
      EX_SWAP_BYTE_Instr => EX_SWAP_BYTE_Instr,
      \EX_Sext_Op_reg[0]\(1 downto 0) => \EX_Sext_Op_reg[0]\(1 downto 0),
      I1 => I1,
      \MEM_DataBus_Addr_reg[0]\(31) => ex_op2(0),
      \MEM_DataBus_Addr_reg[0]\(30) => ex_op2(1),
      \MEM_DataBus_Addr_reg[0]\(29) => ex_op2(2),
      \MEM_DataBus_Addr_reg[0]\(28) => ex_op2(3),
      \MEM_DataBus_Addr_reg[0]\(27) => ex_op2(4),
      \MEM_DataBus_Addr_reg[0]\(26) => ex_op2(5),
      \MEM_DataBus_Addr_reg[0]\(25) => ex_op2(6),
      \MEM_DataBus_Addr_reg[0]\(24) => ex_op2(7),
      \MEM_DataBus_Addr_reg[0]\(23) => ex_op2(8),
      \MEM_DataBus_Addr_reg[0]\(22) => ex_op2(9),
      \MEM_DataBus_Addr_reg[0]\(21) => ex_op2(10),
      \MEM_DataBus_Addr_reg[0]\(20) => ex_op2(11),
      \MEM_DataBus_Addr_reg[0]\(19) => ex_op2(12),
      \MEM_DataBus_Addr_reg[0]\(18) => ex_op2(13),
      \MEM_DataBus_Addr_reg[0]\(17) => ex_op2(14),
      \MEM_DataBus_Addr_reg[0]\(16) => ex_op2(15),
      \MEM_DataBus_Addr_reg[0]\(15) => ex_op2(16),
      \MEM_DataBus_Addr_reg[0]\(14) => ex_op2(17),
      \MEM_DataBus_Addr_reg[0]\(13) => ex_op2(18),
      \MEM_DataBus_Addr_reg[0]\(12) => ex_op2(19),
      \MEM_DataBus_Addr_reg[0]\(11) => ex_op2(20),
      \MEM_DataBus_Addr_reg[0]\(10) => ex_op2(21),
      \MEM_DataBus_Addr_reg[0]\(9) => ex_op2(22),
      \MEM_DataBus_Addr_reg[0]\(8) => ex_op2(23),
      \MEM_DataBus_Addr_reg[0]\(7) => ex_op2(24),
      \MEM_DataBus_Addr_reg[0]\(6) => ex_op2(25),
      \MEM_DataBus_Addr_reg[0]\(5) => ex_op2(26),
      \MEM_DataBus_Addr_reg[0]\(4) => ex_op2(27),
      \MEM_DataBus_Addr_reg[0]\(3) => ex_op2(28),
      \MEM_DataBus_Addr_reg[0]\(2) => ex_op2(29),
      \MEM_DataBus_Addr_reg[0]\(1) => ex_op2(30),
      \MEM_DataBus_Addr_reg[0]\(0) => ex_op2(31),
      \MEM_DataBus_Addr_reg[0]_0\ => Operand_Select_I_n_107,
      \MEM_DataBus_Write_Data_reg[24]\(31 downto 0) => \MEM_DataBus_Write_Data_reg[24]\(31 downto 0),
      OF_PipeRun => OF_PipeRun,
      Q(31 downto 0) => \^using_fpga.native\(31 downto 0),
      S => \Using_FPGA.ALL_Bits[0].ALU_Bit_I1/S\,
      \Using_FPGA.Native\ => \Using_FPGA.Native_5\,
      \Using_FPGA.Native_0\(29) => \^using_fpga.native_6\(0),
      \Using_FPGA.Native_0\(28) => ex_branch_cmp_op1(1),
      \Using_FPGA.Native_0\(27) => ex_branch_cmp_op1(2),
      \Using_FPGA.Native_0\(26) => ex_branch_cmp_op1(3),
      \Using_FPGA.Native_0\(25) => ex_branch_cmp_op1(4),
      \Using_FPGA.Native_0\(24) => ex_branch_cmp_op1(5),
      \Using_FPGA.Native_0\(23) => ex_branch_cmp_op1(6),
      \Using_FPGA.Native_0\(22) => ex_branch_cmp_op1(7),
      \Using_FPGA.Native_0\(21) => ex_branch_cmp_op1(8),
      \Using_FPGA.Native_0\(20) => ex_branch_cmp_op1(9),
      \Using_FPGA.Native_0\(19) => ex_branch_cmp_op1(10),
      \Using_FPGA.Native_0\(18) => ex_branch_cmp_op1(11),
      \Using_FPGA.Native_0\(17) => ex_branch_cmp_op1(12),
      \Using_FPGA.Native_0\(16) => ex_branch_cmp_op1(13),
      \Using_FPGA.Native_0\(15) => ex_branch_cmp_op1(14),
      \Using_FPGA.Native_0\(14) => ex_branch_cmp_op1(15),
      \Using_FPGA.Native_0\(13) => ex_branch_cmp_op1(16),
      \Using_FPGA.Native_0\(12) => ex_branch_cmp_op1(17),
      \Using_FPGA.Native_0\(11) => ex_branch_cmp_op1(18),
      \Using_FPGA.Native_0\(10) => ex_branch_cmp_op1(19),
      \Using_FPGA.Native_0\(9) => ex_branch_cmp_op1(20),
      \Using_FPGA.Native_0\(8) => ex_branch_cmp_op1(21),
      \Using_FPGA.Native_0\(7) => ex_branch_cmp_op1(22),
      \Using_FPGA.Native_0\(6) => ex_branch_cmp_op1(23),
      \Using_FPGA.Native_0\(5) => ex_branch_cmp_op1(24),
      \Using_FPGA.Native_0\(4) => ex_branch_cmp_op1(25),
      \Using_FPGA.Native_0\(3) => ex_branch_cmp_op1(26),
      \Using_FPGA.Native_0\(2) => ex_branch_cmp_op1(27),
      \Using_FPGA.Native_0\(1) => ex_branch_cmp_op1(28),
      \Using_FPGA.Native_0\(0) => ex_branch_cmp_op1(29),
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_7\,
      \Using_FPGA.Native_10\ => \Using_FPGA.Native_16\,
      \Using_FPGA.Native_11\ => \Using_FPGA.Native_17\,
      \Using_FPGA.Native_12\ => \Using_FPGA.Native_18\,
      \Using_FPGA.Native_13\ => \Using_FPGA.Native_19\,
      \Using_FPGA.Native_14\ => \Using_FPGA.Native_20\,
      \Using_FPGA.Native_15\ => \Using_FPGA.Native_21\,
      \Using_FPGA.Native_16\ => \Using_FPGA.Native_22\,
      \Using_FPGA.Native_17\ => \Using_FPGA.Native_23\,
      \Using_FPGA.Native_18\ => \Using_FPGA.Native_24\,
      \Using_FPGA.Native_19\ => \Using_FPGA.Native_25\,
      \Using_FPGA.Native_2\ => \Using_FPGA.Native_8\,
      \Using_FPGA.Native_20\ => \Using_FPGA.Native_26\,
      \Using_FPGA.Native_21\ => \Using_FPGA.Native_27\,
      \Using_FPGA.Native_22\ => \Using_FPGA.Native_28\,
      \Using_FPGA.Native_23\ => \Using_FPGA.Native_29\,
      \Using_FPGA.Native_24\ => \Using_FPGA.Native_30\,
      \Using_FPGA.Native_25\ => \Using_FPGA.Native_31\,
      \Using_FPGA.Native_26\ => \Using_FPGA.Native_32\,
      \Using_FPGA.Native_27\ => \Using_FPGA.Native_33\,
      \Using_FPGA.Native_28\ => \Using_FPGA.Native_34\,
      \Using_FPGA.Native_29\ => \Using_FPGA.Native_35\,
      \Using_FPGA.Native_3\ => \Using_FPGA.Native_9\,
      \Using_FPGA.Native_30\ => \Using_FPGA.Native_36\,
      \Using_FPGA.Native_31\ => \Using_FPGA.Native_37\,
      \Using_FPGA.Native_32\ => \^using_fpga.native_3\,
      \Using_FPGA.Native_33\(15) => OF_GPR_Op2_Rd_Addr(0),
      \Using_FPGA.Native_33\(14) => OF_GPR_Op2_Rd_Addr(1),
      \Using_FPGA.Native_33\(13) => OF_GPR_Op2_Rd_Addr(2),
      \Using_FPGA.Native_33\(12) => OF_GPR_Op2_Rd_Addr(3),
      \Using_FPGA.Native_33\(11) => OF_GPR_Op2_Rd_Addr(4),
      \Using_FPGA.Native_33\(10 downto 0) => OF_Imm_Data(10 downto 0),
      \Using_FPGA.Native_4\ => \Using_FPGA.Native_10\,
      \Using_FPGA.Native_5\ => \Using_FPGA.Native_11\,
      \Using_FPGA.Native_6\ => \Using_FPGA.Native_12\,
      \Using_FPGA.Native_7\ => \Using_FPGA.Native_13\,
      \Using_FPGA.Native_8\ => \Using_FPGA.Native_14\,
      \Using_FPGA.Native_9\ => \Using_FPGA.Native_15\,
      \Zero_Detecting[0].nibble_Zero_reg\ => \Zero_Detecting[0].nibble_Zero_reg\,
      ex_move_to_MSR_instr => ex_move_to_MSR_instr,
      ex_sel_alu_i_reg(31 downto 0) => ex_sel_alu_i_reg(31 downto 0),
      ex_sel_alu_i_reg_0(31 downto 0) => ex_sel_alu_i_reg_0(31 downto 0),
      ex_valid_reg => ex_valid_reg,
      in0 => Operand_Select_I_n_74,
      \mem_byte_selects_reg[0]\ => Operand_Select_I_n_65,
      \mem_byte_selects_reg[1]\(0) => Operand_Select_I_n_0,
      of_op1_sel_spr => of_op1_sel_spr,
      swap_result(23 downto 0) => swap_result(23 downto 0),
      swap_result_reg(0 to 7) => swap_result_reg(0 to 7),
      sync_reset => sync_reset
    );
Register_File_I: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Register_File_gti
     port map (
      ADDRD(4 downto 0) => ADDRD(4 downto 0),
      Clk => Clk,
      GPR_Op1(0 to 31) => GPR_Op1(0 to 31),
      GPR_Op2(0 to 31) => GPR_Op2(0 to 31),
      GPR_Op3(0 to 31) => GPR_Op3(0 to 31),
      OF_GPR_Op1_Rd_Addr(0 to 4) => OF_GPR_Op1_Rd_Addr(0 to 4),
      OF_GPR_Op2_Rd_Addr(0 to 4) => OF_GPR_Op2_Rd_Addr(0 to 4),
      OF_GPR_Op3_Rd_Addr(0 to 4) => OF_GPR_Op3_Rd_Addr(0 to 4),
      WB_Fwd(0) => WB_Doublet_Access_reg,
      WB_Fwd(1) => WB_Doublet_Access_reg_0,
      WB_Fwd(2) => WB_Doublet_Access_reg_1,
      WB_Fwd(3) => WB_Doublet_Access_reg_2,
      WB_Fwd(4) => WB_Doublet_Access_reg_3,
      WB_Fwd(5) => WB_Doublet_Access_reg_4,
      WB_Fwd(6) => WB_Doublet_Access_reg_5,
      WB_Fwd(7) => WB_Doublet_Access_reg_6,
      WB_Fwd(8) => WB_Doublet_Access_reg_7,
      WB_Fwd(9) => WB_Doublet_Access_reg_8,
      WB_Fwd(10) => WB_Doublet_Access_reg_9,
      WB_Fwd(11) => WB_Doublet_Access_reg_10,
      WB_Fwd(12) => WB_Doublet_Access_reg_11,
      WB_Fwd(13) => WB_Doublet_Access_reg_12,
      WB_Fwd(14) => WB_Doublet_Access_reg_13,
      WB_Fwd(15) => WB_Doublet_Access_reg_14,
      WB_Fwd(16) => \^data_addr[0]\(15),
      WB_Fwd(17) => \^data_addr[0]\(14),
      WB_Fwd(18) => \^data_addr[0]\(13),
      WB_Fwd(19) => \^data_addr[0]\(12),
      WB_Fwd(20) => \^data_addr[0]\(11),
      WB_Fwd(21) => \^data_addr[0]\(10),
      WB_Fwd(22) => \^data_addr[0]\(9),
      WB_Fwd(23) => \^data_addr[0]\(8),
      WB_Fwd(24) => \^data_addr[0]\(7),
      WB_Fwd(25) => \^data_addr[0]\(6),
      WB_Fwd(26) => \^data_addr[0]\(5),
      WB_Fwd(27) => \^data_addr[0]\(4),
      WB_Fwd(28) => \^data_addr[0]\(3),
      WB_Fwd(29) => \^data_addr[0]\(2),
      WB_Fwd(30) => \^data_addr[0]\(1),
      WB_Fwd(31) => \^data_addr[0]\(0),
      wb_reset_reg => wb_reset_reg
    );
Shift_Logic_Module_I: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Shift_Logic_Module_gti
     port map (
      \EX_Op1_reg[24]\ => Operand_Select_I_n_74,
      \Using_FPGA.Native\ => \Using_FPGA.Native_0\,
      in0 => in0,
      \out\ => \out\
    );
\Using_DAXI_ALU_Carry.Direct_MUXCY_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_495
     port map (
      \Using_FPGA.Native_0\ => \^using_fpga.native_3\,
      ex_pre_alu_carry => ex_pre_alu_carry,
      lopt => \^lopt\,
      lopt_1 => \^lopt_1\,
      lopt_2 => \^lopt_2\,
      lopt_3 => lopt_3,
      lopt_4 => lopt_4,
      lopt_5 => EX_Use_Carry,
      lopt_6 => lopt_5,
      lopt_7 => lopt_6,
      lopt_8 => lopt_7,
      lopt_9 => lopt_8,
      muxcy_di => muxcy_di,
      muxcy_sel => muxcy_sel
    );
\Using_DAXI_ALU_Carry.Post_MUXCY_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_496
     port map (
      ex_alu_carryin => ex_alu_carryin,
      ex_pre_alu_carry => ex_pre_alu_carry,
      lopt => \^lopt\,
      lopt_1 => \^lopt_1\,
      lopt_2 => \^lopt_2\
    );
\Using_DAXI_ALU_Carry.direct_lut_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized1\
     port map (
      muxcy_di => muxcy_di,
      muxcy_sel => muxcy_sel
    );
Zero_Detect_I: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Zero_Detect_gti
     port map (
      \EX_Branch_CMP_Op1_reg[0]\(29) => \^using_fpga.native_6\(0),
      \EX_Branch_CMP_Op1_reg[0]\(28) => ex_branch_cmp_op1(1),
      \EX_Branch_CMP_Op1_reg[0]\(27) => ex_branch_cmp_op1(2),
      \EX_Branch_CMP_Op1_reg[0]\(26) => ex_branch_cmp_op1(3),
      \EX_Branch_CMP_Op1_reg[0]\(25) => ex_branch_cmp_op1(4),
      \EX_Branch_CMP_Op1_reg[0]\(24) => ex_branch_cmp_op1(5),
      \EX_Branch_CMP_Op1_reg[0]\(23) => ex_branch_cmp_op1(6),
      \EX_Branch_CMP_Op1_reg[0]\(22) => ex_branch_cmp_op1(7),
      \EX_Branch_CMP_Op1_reg[0]\(21) => ex_branch_cmp_op1(8),
      \EX_Branch_CMP_Op1_reg[0]\(20) => ex_branch_cmp_op1(9),
      \EX_Branch_CMP_Op1_reg[0]\(19) => ex_branch_cmp_op1(10),
      \EX_Branch_CMP_Op1_reg[0]\(18) => ex_branch_cmp_op1(11),
      \EX_Branch_CMP_Op1_reg[0]\(17) => ex_branch_cmp_op1(12),
      \EX_Branch_CMP_Op1_reg[0]\(16) => ex_branch_cmp_op1(13),
      \EX_Branch_CMP_Op1_reg[0]\(15) => ex_branch_cmp_op1(14),
      \EX_Branch_CMP_Op1_reg[0]\(14) => ex_branch_cmp_op1(15),
      \EX_Branch_CMP_Op1_reg[0]\(13) => ex_branch_cmp_op1(16),
      \EX_Branch_CMP_Op1_reg[0]\(12) => ex_branch_cmp_op1(17),
      \EX_Branch_CMP_Op1_reg[0]\(11) => ex_branch_cmp_op1(18),
      \EX_Branch_CMP_Op1_reg[0]\(10) => ex_branch_cmp_op1(19),
      \EX_Branch_CMP_Op1_reg[0]\(9) => ex_branch_cmp_op1(20),
      \EX_Branch_CMP_Op1_reg[0]\(8) => ex_branch_cmp_op1(21),
      \EX_Branch_CMP_Op1_reg[0]\(7) => ex_branch_cmp_op1(22),
      \EX_Branch_CMP_Op1_reg[0]\(6) => ex_branch_cmp_op1(23),
      \EX_Branch_CMP_Op1_reg[0]\(5) => ex_branch_cmp_op1(24),
      \EX_Branch_CMP_Op1_reg[0]\(4) => ex_branch_cmp_op1(25),
      \EX_Branch_CMP_Op1_reg[0]\(3) => ex_branch_cmp_op1(26),
      \EX_Branch_CMP_Op1_reg[0]\(2) => ex_branch_cmp_op1(27),
      \EX_Branch_CMP_Op1_reg[0]\(1) => ex_branch_cmp_op1(28),
      \EX_Branch_CMP_Op1_reg[0]\(0) => ex_branch_cmp_op1(29),
      EX_Op1_CMP_Equal => EX_Op1_CMP_Equal,
      EX_Op1_CMP_Equal_n => EX_Op1_CMP_Equal_n,
      EX_Op1_Zero => EX_Op1_Zero,
      \Zero_Detecting[0].nibble_Zero_reg\ => \Zero_Detecting[0].nibble_Zero_reg\,
      lopt => lopt_9,
      lopt_1 => lopt_10,
      lopt_2 => lopt_11
    );
exception_registers_I1: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_exception_registers_gti
     port map (
      Clk => Clk,
      DI => DI,
      I1_0 => I1_0,
      \LOCKSTEP_Out_reg[2914]\(16) => \^data_addr[0]\(21),
      \LOCKSTEP_Out_reg[2914]\(15 downto 0) => \^data_addr[0]\(15 downto 0),
      \LOCKSTEP_Out_reg[2915]\ => \LOCKSTEP_Out_reg[2915]\,
      \LOCKSTEP_Out_reg[2916]\ => \LOCKSTEP_Out_reg[2916]\,
      \LOCKSTEP_Out_reg[2917]\ => \LOCKSTEP_Out_reg[2917]\,
      \LOCKSTEP_Out_reg[2918]\ => \LOCKSTEP_Out_reg[2918]\,
      \LOCKSTEP_Out_reg[2919]\ => \LOCKSTEP_Out_reg[2919]\,
      \LOCKSTEP_Out_reg[2920]\ => \LOCKSTEP_Out_reg[2920]\,
      \LOCKSTEP_Out_reg[2921]\ => \LOCKSTEP_Out_reg[2921]\,
      \LOCKSTEP_Out_reg[2922]\ => \LOCKSTEP_Out_reg[2922]\,
      \LOCKSTEP_Out_reg[2923]\ => \LOCKSTEP_Out_reg[2923]\,
      \LOCKSTEP_Out_reg[2924]\ => \LOCKSTEP_Out_reg[2924]\,
      \LOCKSTEP_Out_reg[2925]\ => \LOCKSTEP_Out_reg[2925]\,
      \LOCKSTEP_Out_reg[2926]\ => \LOCKSTEP_Out_reg[2926]\,
      \LOCKSTEP_Out_reg[2927]\ => \LOCKSTEP_Out_reg[2927]\,
      \LOCKSTEP_Out_reg[2928]\ => \LOCKSTEP_Out_reg[2928]\,
      \LOCKSTEP_Out_reg[2929]\ => \LOCKSTEP_Out_reg[2929]\,
      \LOCKSTEP_Out_reg[2930]\ => \LOCKSTEP_Out_reg[2930]\,
      \LOCKSTEP_Out_reg[2931]\ => \LOCKSTEP_Out_reg[2931]\,
      \LOCKSTEP_Out_reg[2932]\ => \LOCKSTEP_Out_reg[2932]\,
      \LOCKSTEP_Out_reg[2933]\ => \LOCKSTEP_Out_reg[2933]\,
      \LOCKSTEP_Out_reg[2934]\ => \LOCKSTEP_Out_reg[2934]\,
      \LOCKSTEP_Out_reg[2935]\ => \LOCKSTEP_Out_reg[2935]\,
      \LOCKSTEP_Out_reg[2936]\ => \LOCKSTEP_Out_reg[2936]\,
      \LOCKSTEP_Out_reg[2937]\ => \LOCKSTEP_Out_reg[2937]\,
      \LOCKSTEP_Out_reg[2938]\ => \LOCKSTEP_Out_reg[2938]\,
      \LOCKSTEP_Out_reg[2939]\ => \LOCKSTEP_Out_reg[2939]\,
      \LOCKSTEP_Out_reg[2940]\ => \LOCKSTEP_Out_reg[2940]\,
      \LOCKSTEP_Out_reg[2941]\ => \LOCKSTEP_Out_reg[2941]\,
      \LOCKSTEP_Out_reg[2942]\ => \LOCKSTEP_Out_reg[2942]\,
      \LOCKSTEP_Out_reg[2943]\ => \LOCKSTEP_Out_reg[2943]\,
      \LOCKSTEP_Out_reg[2944]\ => \LOCKSTEP_Out_reg[2944]\,
      \LOCKSTEP_Out_reg[3007]\(15 downto 0) => \LOCKSTEP_Out_reg[3007]\(15 downto 0),
      MEM_PipeRun => MEM_PipeRun,
      MEM_WB_Sel_Mem_PC => MEM_WB_Sel_Mem_PC,
      \Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg\ => \Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg\,
      Q(15) => wb_mem_result(16),
      Q(14) => wb_mem_result(17),
      Q(13) => wb_mem_result(18),
      Q(12) => wb_mem_result(19),
      Q(11) => wb_mem_result(20),
      Q(10) => wb_mem_result(21),
      Q(9) => wb_mem_result(22),
      Q(8) => wb_mem_result(23),
      Q(7) => wb_mem_result(24),
      Q(6) => wb_mem_result(25),
      Q(5) => wb_mem_result(26),
      Q(4) => wb_mem_result(27),
      Q(3) => wb_mem_result(28),
      Q(2) => wb_mem_result(29),
      Q(1) => wb_mem_result(30),
      Q(0) => wb_mem_result(31),
      WB_Byte_Access => WB_Byte_Access,
      WB_GPR_Wr_Dbg => WB_GPR_Wr_Dbg,
      \data_rd_reg_reg[16]\(15 downto 0) => \data_rd_reg_reg[16]\(15 downto 0),
      \mem_pc_i_reg[0]\(31 downto 0) => \mem_pc_i_reg[0]\(31 downto 0),
      read_register_MSR_1_reg => read_register_MSR_1_reg,
      \wb_MSR_i_reg[24]\(4 downto 0) => \^data_addr[0]\(20 downto 16),
      wb_exception_i_reg => wb_exception_i_reg,
      \wb_exception_kind_i_reg[28]\(0) => \wb_exception_kind_i_reg[28]\(0),
      \wb_read_lsb_sel_reg[1]\ => \wb_read_lsb_sel_reg[1]\,
      \wb_read_lsb_sel_reg[1]_0\ => \wb_read_lsb_sel_reg[1]_0\,
      \wb_read_lsb_sel_reg[1]_1\ => \wb_read_lsb_sel_reg[1]_1\,
      \wb_read_lsb_sel_reg[1]_2\ => \wb_read_lsb_sel_reg[1]_2\,
      \wb_read_lsb_sel_reg[1]_3\ => \wb_read_lsb_sel_reg[1]_3\,
      \wb_read_lsb_sel_reg[1]_4\ => \wb_read_lsb_sel_reg[1]_4\,
      \wb_read_lsb_sel_reg[1]_5\ => \wb_read_lsb_sel_reg[1]_5\,
      \wb_read_lsb_sel_reg[1]_6\ => \wb_read_lsb_sel_reg[1]_6\,
      wb_read_msb_doublet_sel_reg => wb_read_msb_doublet_sel_reg,
      wb_read_msb_doublet_sel_reg_0 => wb_read_msb_doublet_sel_reg_0,
      wb_read_msb_doublet_sel_reg_1 => wb_read_msb_doublet_sel_reg_1,
      wb_read_msb_doublet_sel_reg_2 => wb_read_msb_doublet_sel_reg_2,
      wb_read_msb_doublet_sel_reg_3 => wb_read_msb_doublet_sel_reg_3,
      wb_read_msb_doublet_sel_reg_4 => wb_read_msb_doublet_sel_reg_4,
      wb_read_msb_doublet_sel_reg_5 => wb_read_msb_doublet_sel_reg_5,
      wb_read_msb_doublet_sel_reg_6 => wb_read_msb_doublet_sel_reg_6
    );
msr_reg_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_msr_reg_gti
     port map (
      Clk => Clk,
      D(3) => \wb_MSR_i_reg[24]\,
      D(2) => \wb_MSR_i_reg[26]\,
      D(1) => \wb_MSR_i_reg[28]\,
      D(0) => \wb_MSR_i_reg[29]\,
      \EX_Op1_reg[24]\(1) => \^using_fpga.native\(7),
      \EX_Op1_reg[24]\(0) => \^using_fpga.native\(5),
      EX_PipeRun => EX_PipeRun,
      \LOCKSTEP_Out_reg[2991]\(4 downto 0) => \^data_addr[0]\(20 downto 16),
      MEM_Fwd(5 downto 0) => \^mem_fwd\(5 downto 0),
      MEM_Sel_MSR => MEM_Sel_MSR,
      \Using_FPGA.Native\ => \Using_FPGA.Native_1\,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_2\,
      \Using_FPGA.Native_1\ => \^using_fpga.native_3\,
      \Using_FPGA.Native_10\ => \Using_FPGA.Native_45\,
      \Using_FPGA.Native_11\ => \Using_FPGA.Native_46\,
      \Using_FPGA.Native_12\ => \Using_FPGA.Native_47\,
      \Using_FPGA.Native_13\(0) => \Using_FPGA.Native_49\(0),
      \Using_FPGA.Native_2\ => \Using_FPGA.Native_4\,
      \Using_FPGA.Native_3\ => \Using_FPGA.Native_38\,
      \Using_FPGA.Native_4\ => \Using_FPGA.Native_39\,
      \Using_FPGA.Native_5\ => \Using_FPGA.Native_40\,
      \Using_FPGA.Native_6\ => \Using_FPGA.Native_41\,
      \Using_FPGA.Native_7\ => \Using_FPGA.Native_42\,
      \Using_FPGA.Native_8\ => \Using_FPGA.Native_43\,
      \Using_FPGA.Native_9\ => \Using_FPGA.Native_44\,
      \WB_MEM_Result_reg[30]\ => \WB_MEM_Result_reg[30]\,
      WB_PipeRun => WB_PipeRun,
      ex_MSR(0) => \^ex_msr\(0),
      ex_MTS_MSR => ex_MTS_MSR,
      mem_ex_result(5) => mem_ex_result(0),
      mem_ex_result(4) => mem_ex_result(24),
      mem_ex_result(3) => mem_ex_result(26),
      mem_ex_result(2) => mem_ex_result(28),
      mem_ex_result(1) => mem_ex_result(29),
      mem_ex_result(0) => mem_ex_result(30),
      of_MSR(1 downto 0) => of_MSR(1 downto 0),
      sync_reset => sync_reset,
      wb_MSR_Clear_IE => wb_MSR_Clear_IE
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Icache is
  port (
    new_tag_bits : out STD_LOGIC_VECTOR ( 0 to 0 );
    icache_data_strobe : out STD_LOGIC;
    \M_AXI_IC_ARADDR[31]\ : out STD_LOGIC_VECTOR ( 37 downto 0 );
    \A__0\ : out STD_LOGIC;
    \req_Addr_reg[27]_0\ : out STD_LOGIC;
    valid_Req : out STD_LOGIC;
    ex_mbar_stall_no_sleep_1_reg : out STD_LOGIC;
    icache_idle : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 29 downto 0 );
    DATA_OUTA : out STD_LOGIC_VECTOR ( 0 to 31 );
    \Using_FPGA.Native\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Clk : in STD_LOGIC;
    ENB1_out : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 29 downto 0 );
    sync_reset : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Use_Async_Reset.sync_reset_reg\ : in STD_LOGIC;
    \wb_MSR_i_reg[26]\ : in STD_LOGIC;
    M_AXI_IC_RLAST : in STD_LOGIC;
    M_AXI_IC_ARREADY : in STD_LOGIC;
    M_AXI_IC_RVALID : in STD_LOGIC;
    if_fetch_in_progress : in STD_LOGIC;
    \EX_Op1_reg[17]\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    M_AXI_IC_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \if_pc_reg[0]\ : in STD_LOGIC_VECTOR ( 29 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Icache;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Icache is
  signal A : STD_LOGIC_VECTOR ( 0 to 13 );
  signal ADDRB : STD_LOGIC_VECTOR ( 0 to 10 );
  signal \^a__0\ : STD_LOGIC;
  signal B : STD_LOGIC_VECTOR ( 1 to 13 );
  signal Cache_Interface_I1_n_36 : STD_LOGIC;
  signal Cache_Interface_I1_n_38 : STD_LOGIC;
  signal Cache_Interface_I1_n_64 : STD_LOGIC;
  signal Cache_Interface_I1_n_65 : STD_LOGIC;
  signal Cache_Interface_I1_n_66 : STD_LOGIC;
  signal Cache_Interface_I1_n_67 : STD_LOGIC;
  signal Cache_Interface_I1_n_68 : STD_LOGIC;
  signal Cache_Interface_I1_n_69 : STD_LOGIC;
  signal \FSM_sequential_cache_state[0]_i_2_n_0\ : STD_LOGIC;
  signal \Not_Using_TLBS.instr_Addr_1_reg_n_0_[0]\ : STD_LOGIC;
  signal \Not_Using_TLBS.instr_Addr_1_reg_n_0_[17]\ : STD_LOGIC;
  signal \Not_Using_TLBS.instr_Addr_1_reg_n_0_[18]\ : STD_LOGIC;
  signal \Not_Using_TLBS.instr_Addr_1_reg_n_0_[19]\ : STD_LOGIC;
  signal \Not_Using_TLBS.instr_Addr_1_reg_n_0_[1]\ : STD_LOGIC;
  signal \Not_Using_TLBS.instr_Addr_1_reg_n_0_[20]\ : STD_LOGIC;
  signal \Not_Using_TLBS.instr_Addr_1_reg_n_0_[21]\ : STD_LOGIC;
  signal \Not_Using_TLBS.instr_Addr_1_reg_n_0_[22]\ : STD_LOGIC;
  signal \Not_Using_TLBS.instr_Addr_1_reg_n_0_[23]\ : STD_LOGIC;
  signal \Not_Using_TLBS.instr_Addr_1_reg_n_0_[24]\ : STD_LOGIC;
  signal \Not_Using_TLBS.instr_Addr_1_reg_n_0_[25]\ : STD_LOGIC;
  signal \Not_Using_TLBS.instr_Addr_1_reg_n_0_[26]\ : STD_LOGIC;
  signal \Not_Using_TLBS.instr_Addr_1_reg_n_0_[27]\ : STD_LOGIC;
  signal \Not_Using_TLBS.instr_Addr_1_reg_n_0_[2]\ : STD_LOGIC;
  signal \Not_Using_TLBS.instr_Addr_1_reg_n_0_[3]\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal Read_Req : STD_LOGIC;
  signal Tag_RAM_Module_n_14 : STD_LOGIC;
  signal Trace_ICache_Hit0 : STD_LOGIC;
  signal \Use_XX_Accesses.xx_wait_for_data_reg_n_0\ : STD_LOGIC;
  signal addr_Tag_Bits : STD_LOGIC_VECTOR ( 0 to 12 );
  signal addr_Tag_Bits_next : STD_LOGIC_VECTOR ( 0 to 12 );
  signal cache_req_raw : STD_LOGIC;
  signal \cache_state__0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \cache_state__0\ : signal is "yes";
  signal cacheline_cnt : STD_LOGIC_VECTOR ( 0 to 1 );
  signal \^icache_data_strobe\ : STD_LOGIC;
  signal icache_miss_hold : STD_LOGIC;
  signal incoming_data : STD_LOGIC_VECTOR ( 0 to 31 );
  signal lopt : STD_LOGIC;
  signal lopt_1 : STD_LOGIC;
  signal lopt_2 : STD_LOGIC;
  signal lopt_3 : STD_LOGIC;
  signal lopt_4 : STD_LOGIC;
  signal new_data_addr : STD_LOGIC_VECTOR ( 0 to 12 );
  signal \^new_tag_bits\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal new_tag_bits0_out : STD_LOGIC_VECTOR ( 0 to 3 );
  signal p_0_in : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_20_out : STD_LOGIC;
  signal read_data_stall : STD_LOGIC;
  signal read_stream_valid : STD_LOGIC;
  signal read_stream_valid_reg_n_0 : STD_LOGIC;
  signal read_victim_valid : STD_LOGIC;
  signal read_victim_valid_reg_n_0 : STD_LOGIC;
  signal \^req_addr_reg[27]_0\ : STD_LOGIC;
  signal \req_Addr_reg_n_0_[17]\ : STD_LOGIC;
  signal \req_Addr_reg_n_0_[18]\ : STD_LOGIC;
  signal \req_Addr_reg_n_0_[19]\ : STD_LOGIC;
  signal \req_Addr_reg_n_0_[20]\ : STD_LOGIC;
  signal \req_Addr_reg_n_0_[21]\ : STD_LOGIC;
  signal \req_Addr_reg_n_0_[22]\ : STD_LOGIC;
  signal \req_Addr_reg_n_0_[23]\ : STD_LOGIC;
  signal \req_Addr_reg_n_0_[24]\ : STD_LOGIC;
  signal \req_Addr_reg_n_0_[25]\ : STD_LOGIC;
  signal \req_Addr_reg_n_0_[26]\ : STD_LOGIC;
  signal \req_Addr_reg_n_0_[27]\ : STD_LOGIC;
  signal tag_ok_without_parity : STD_LOGIC;
  signal update_idle : STD_LOGIC;
  signal valid_Bits : STD_LOGIC_VECTOR ( 0 to 3 );
  signal valid_Bits_1 : STD_LOGIC_VECTOR ( 0 to 3 );
  signal \^valid_req\ : STD_LOGIC;
  signal valid_addr_strobe_q : STD_LOGIC;
  signal valid_req_1st : STD_LOGIC;
  signal word_is_valid : STD_LOGIC;
  signal xx_wait_for_data_postponed : STD_LOGIC;
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_cache_state_reg[0]\ : label is "victim_wait_on_idle:011,handle_victim_hit:100,read_from_stream:010,stream_wait_on_idle:001,idle:000,dvm_sync_msg_done:1001,wait_for_wic_to_update_cache:0111,wait_for_dvm_msg_done:1000,wait_for_dvm_msg_granted:0110,wait_for_dvm_msg_started:0101";
  attribute KEEP : string;
  attribute KEEP of \FSM_sequential_cache_state_reg[0]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_sequential_cache_state_reg[1]\ : label is "victim_wait_on_idle:011,handle_victim_hit:100,read_from_stream:010,stream_wait_on_idle:001,idle:000,dvm_sync_msg_done:1001,wait_for_wic_to_update_cache:0111,wait_for_dvm_msg_done:1000,wait_for_dvm_msg_granted:0110,wait_for_dvm_msg_started:0101";
  attribute KEEP of \FSM_sequential_cache_state_reg[1]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_sequential_cache_state_reg[2]\ : label is "victim_wait_on_idle:011,handle_victim_hit:100,read_from_stream:010,stream_wait_on_idle:001,idle:000,dvm_sync_msg_done:1001,wait_for_wic_to_update_cache:0111,wait_for_dvm_msg_done:1000,wait_for_dvm_msg_granted:0110,wait_for_dvm_msg_started:0101";
  attribute KEEP of \FSM_sequential_cache_state_reg[2]\ : label is "yes";
begin
  \A__0\ <= \^a__0\;
  Q(29 downto 0) <= \^q\(29 downto 0);
  icache_data_strobe <= \^icache_data_strobe\;
  new_tag_bits(0) <= \^new_tag_bits\(0);
  \req_Addr_reg[27]_0\ <= \^req_addr_reg[27]_0\;
  valid_Req <= \^valid_req\;
Cache_Interface_I1: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Cache_Interface__parameterized1\
     port map (
      ADDRBWRADDR(10) => ADDRB(0),
      ADDRBWRADDR(9) => ADDRB(1),
      ADDRBWRADDR(8) => ADDRB(2),
      ADDRBWRADDR(7) => ADDRB(3),
      ADDRBWRADDR(6) => ADDRB(4),
      ADDRBWRADDR(5) => ADDRB(5),
      ADDRBWRADDR(4) => ADDRB(6),
      ADDRBWRADDR(3) => ADDRB(7),
      ADDRBWRADDR(2) => ADDRB(8),
      ADDRBWRADDR(1) => ADDRB(9),
      ADDRBWRADDR(0) => ADDRB(10),
      Carry_IN => \^valid_req\,
      Carry_OUT => tag_ok_without_parity,
      Clk => Clk,
      D(3) => valid_Bits(0),
      D(2) => valid_Bits(1),
      D(1) => valid_Bits(2),
      D(0) => valid_Bits(3),
      DIBDI(4) => new_tag_bits0_out(0),
      DIBDI(3) => new_tag_bits0_out(1),
      DIBDI(2) => new_tag_bits0_out(2),
      DIBDI(1) => new_tag_bits0_out(3),
      DIBDI(0) => \^new_tag_bits\(0),
      E(0) => p_20_out,
      \EX_Op1_reg[17]\(10 downto 0) => \EX_Op1_reg[17]\(10 downto 0),
      \FSM_sequential_cache_state_reg[0]\ => Cache_Interface_I1_n_67,
      \FSM_sequential_cache_state_reg[1]\ => Cache_Interface_I1_n_66,
      \FSM_sequential_cache_state_reg[2]\ => Cache_Interface_I1_n_65,
      \FSM_sequential_cache_state_reg[2]_0\ => \FSM_sequential_cache_state[0]_i_2_n_0\,
      \M_AXI_IC_ARADDR[31]\(33 downto 0) => \M_AXI_IC_ARADDR[31]\(37 downto 4),
      M_AXI_IC_ARREADY => M_AXI_IC_ARREADY,
      M_AXI_IC_RLAST => M_AXI_IC_RLAST,
      M_AXI_IC_RVALID => M_AXI_IC_RVALID,
      Q(29) => \Not_Using_TLBS.instr_Addr_1_reg_n_0_[0]\,
      Q(28) => \Not_Using_TLBS.instr_Addr_1_reg_n_0_[1]\,
      Q(27) => \Not_Using_TLBS.instr_Addr_1_reg_n_0_[2]\,
      Q(26) => \Not_Using_TLBS.instr_Addr_1_reg_n_0_[3]\,
      Q(25) => B(1),
      Q(24) => B(2),
      Q(23) => B(3),
      Q(22) => B(4),
      Q(21) => B(5),
      Q(20) => B(6),
      Q(19) => B(7),
      Q(18) => B(8),
      Q(17) => B(9),
      Q(16) => B(10),
      Q(15) => B(11),
      Q(14) => B(12),
      Q(13) => B(13),
      Q(12) => \Not_Using_TLBS.instr_Addr_1_reg_n_0_[17]\,
      Q(11) => \Not_Using_TLBS.instr_Addr_1_reg_n_0_[18]\,
      Q(10) => \Not_Using_TLBS.instr_Addr_1_reg_n_0_[19]\,
      Q(9) => \Not_Using_TLBS.instr_Addr_1_reg_n_0_[20]\,
      Q(8) => \Not_Using_TLBS.instr_Addr_1_reg_n_0_[21]\,
      Q(7) => \Not_Using_TLBS.instr_Addr_1_reg_n_0_[22]\,
      Q(6) => \Not_Using_TLBS.instr_Addr_1_reg_n_0_[23]\,
      Q(5) => \Not_Using_TLBS.instr_Addr_1_reg_n_0_[24]\,
      Q(4) => \Not_Using_TLBS.instr_Addr_1_reg_n_0_[25]\,
      Q(3) => \Not_Using_TLBS.instr_Addr_1_reg_n_0_[26]\,
      Q(2) => \Not_Using_TLBS.instr_Addr_1_reg_n_0_[27]\,
      Q(1 downto 0) => p_0_in(1 downto 0),
      Read_Req => Read_Req,
      \Use_XX_Accesses.xx_wait_for_data_postponed_reg\ => Cache_Interface_I1_n_64,
      \Use_XX_Accesses.xx_wait_for_data_reg\ => Cache_Interface_I1_n_36,
      \Use_XX_Accesses.xx_wait_for_data_reg_0\ => \Use_XX_Accesses.xx_wait_for_data_reg_n_0\,
      cache_req_raw => cache_req_raw,
      cacheline_cnt(0 to 1) => cacheline_cnt(0 to 1),
      \cacheline_cnt_reg[0]\ => Cache_Interface_I1_n_68,
      \cacheline_cnt_reg[1]\ => Cache_Interface_I1_n_69,
      ex_mbar_stall_no_sleep_1_reg => ex_mbar_stall_no_sleep_1_reg,
      icache_idle => icache_idle,
      icache_miss_hold => icache_miss_hold,
      icache_miss_hold_reg => Cache_Interface_I1_n_38,
      if_fetch_in_progress => if_fetch_in_progress,
      in0(2 downto 0) => \cache_state__0\(2 downto 0),
      new_data_addr(1) => new_data_addr(11),
      new_data_addr(0) => new_data_addr(12),
      \new_tag_addr_reg[0]\(10) => new_data_addr(0),
      \new_tag_addr_reg[0]\(9) => new_data_addr(1),
      \new_tag_addr_reg[0]\(8) => new_data_addr(2),
      \new_tag_addr_reg[0]\(7) => new_data_addr(3),
      \new_tag_addr_reg[0]\(6) => new_data_addr(4),
      \new_tag_addr_reg[0]\(5) => new_data_addr(5),
      \new_tag_addr_reg[0]\(4) => new_data_addr(6),
      \new_tag_addr_reg[0]\(3) => new_data_addr(7),
      \new_tag_addr_reg[0]\(2) => new_data_addr(8),
      \new_tag_addr_reg[0]\(1) => new_data_addr(9),
      \new_tag_addr_reg[0]\(0) => new_data_addr(10),
      \out\(2 downto 0) => \cache_state__0\(2 downto 0),
      read_data_stall => read_data_stall,
      read_stream_valid => read_stream_valid,
      read_stream_valid_reg => read_stream_valid_reg_n_0,
      read_victim_valid => read_victim_valid,
      read_victim_valid_reg => read_victim_valid_reg_n_0,
      sync_reset => sync_reset,
      update_idle => update_idle,
      \valid_Bits_1_reg[0]\(3) => valid_Bits_1(0),
      \valid_Bits_1_reg[0]\(2) => valid_Bits_1(1),
      \valid_Bits_1_reg[0]\(1) => valid_Bits_1(2),
      \valid_Bits_1_reg[0]\(0) => valid_Bits_1(3),
      valid_Req_XX_reg => \^req_addr_reg[27]_0\,
      valid_addr_strobe_q => valid_addr_strobe_q,
      xx_wait_for_data_postponed => xx_wait_for_data_postponed
    );
Data_RAM_Module: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAM_Module__parameterized5\
     port map (
      ADDRBWRADDR(12) => new_data_addr(0),
      ADDRBWRADDR(11) => new_data_addr(1),
      ADDRBWRADDR(10) => new_data_addr(2),
      ADDRBWRADDR(9) => new_data_addr(3),
      ADDRBWRADDR(8) => new_data_addr(4),
      ADDRBWRADDR(7) => new_data_addr(5),
      ADDRBWRADDR(6) => new_data_addr(6),
      ADDRBWRADDR(5) => new_data_addr(7),
      ADDRBWRADDR(4) => new_data_addr(8),
      ADDRBWRADDR(3) => new_data_addr(9),
      ADDRBWRADDR(2) => new_data_addr(10),
      ADDRBWRADDR(1) => new_data_addr(11),
      ADDRBWRADDR(0) => new_data_addr(12),
      Clk => Clk,
      D(31) => incoming_data(0),
      D(30) => incoming_data(1),
      D(29) => incoming_data(2),
      D(28) => incoming_data(3),
      D(27) => incoming_data(4),
      D(26) => incoming_data(5),
      D(25) => incoming_data(6),
      D(24) => incoming_data(7),
      D(23) => incoming_data(8),
      D(22) => incoming_data(9),
      D(21) => incoming_data(10),
      D(20) => incoming_data(11),
      D(19) => incoming_data(12),
      D(18) => incoming_data(13),
      D(17) => incoming_data(14),
      D(16) => incoming_data(15),
      D(15) => incoming_data(16),
      D(14) => incoming_data(17),
      D(13) => incoming_data(18),
      D(12) => incoming_data(19),
      D(11) => incoming_data(20),
      D(10) => incoming_data(21),
      D(9) => incoming_data(22),
      D(8) => incoming_data(23),
      D(7) => incoming_data(24),
      D(6) => incoming_data(25),
      D(5) => incoming_data(26),
      D(4) => incoming_data(27),
      D(3) => incoming_data(28),
      D(2) => incoming_data(29),
      D(1) => incoming_data(30),
      D(0) => incoming_data(31),
      DATA_OUTA(0 to 31) => DATA_OUTA(0 to 31),
      ENB => \^new_tag_bits\(0),
      M_AXI_IC_RDATA(31 downto 0) => M_AXI_IC_RDATA(31 downto 0),
      \Not_Using_TLBS.last_Valid_Instr_Addr_reg[17]\(12 downto 0) => D(12 downto 0),
      read_stream_valid_reg => read_stream_valid_reg_n_0,
      read_victim_valid_reg => read_victim_valid_reg_n_0
    );
\FSM_sequential_cache_state[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \cache_state__0\(2),
      I1 => \cache_state__0\(0),
      O => \FSM_sequential_cache_state[0]_i_2_n_0\
    );
\FSM_sequential_cache_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => Cache_Interface_I1_n_67,
      Q => \cache_state__0\(0),
      R => sync_reset
    );
\FSM_sequential_cache_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => Cache_Interface_I1_n_66,
      Q => \cache_state__0\(1),
      R => sync_reset
    );
\FSM_sequential_cache_state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => Cache_Interface_I1_n_65,
      Q => \cache_state__0\(2),
      R => sync_reset
    );
M_AXI_IC_RREADY_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => read_data_stall,
      O => \M_AXI_IC_ARADDR[31]\(3)
    );
\Not_Using_TLBS.instr_Addr_1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => D(29),
      Q => \Not_Using_TLBS.instr_Addr_1_reg_n_0_[0]\,
      R => sync_reset
    );
\Not_Using_TLBS.instr_Addr_1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => D(19),
      Q => B(7),
      R => sync_reset
    );
\Not_Using_TLBS.instr_Addr_1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => D(18),
      Q => B(8),
      R => sync_reset
    );
\Not_Using_TLBS.instr_Addr_1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => D(17),
      Q => B(9),
      R => sync_reset
    );
\Not_Using_TLBS.instr_Addr_1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => D(16),
      Q => B(10),
      R => sync_reset
    );
\Not_Using_TLBS.instr_Addr_1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => D(15),
      Q => B(11),
      R => sync_reset
    );
\Not_Using_TLBS.instr_Addr_1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => D(14),
      Q => B(12),
      R => sync_reset
    );
\Not_Using_TLBS.instr_Addr_1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => D(13),
      Q => B(13),
      R => sync_reset
    );
\Not_Using_TLBS.instr_Addr_1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => D(12),
      Q => \Not_Using_TLBS.instr_Addr_1_reg_n_0_[17]\,
      R => sync_reset
    );
\Not_Using_TLBS.instr_Addr_1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => D(11),
      Q => \Not_Using_TLBS.instr_Addr_1_reg_n_0_[18]\,
      R => sync_reset
    );
\Not_Using_TLBS.instr_Addr_1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => D(10),
      Q => \Not_Using_TLBS.instr_Addr_1_reg_n_0_[19]\,
      R => sync_reset
    );
\Not_Using_TLBS.instr_Addr_1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => D(28),
      Q => \Not_Using_TLBS.instr_Addr_1_reg_n_0_[1]\,
      R => sync_reset
    );
\Not_Using_TLBS.instr_Addr_1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => D(9),
      Q => \Not_Using_TLBS.instr_Addr_1_reg_n_0_[20]\,
      R => sync_reset
    );
\Not_Using_TLBS.instr_Addr_1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => D(8),
      Q => \Not_Using_TLBS.instr_Addr_1_reg_n_0_[21]\,
      R => sync_reset
    );
\Not_Using_TLBS.instr_Addr_1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => D(7),
      Q => \Not_Using_TLBS.instr_Addr_1_reg_n_0_[22]\,
      R => sync_reset
    );
\Not_Using_TLBS.instr_Addr_1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => D(6),
      Q => \Not_Using_TLBS.instr_Addr_1_reg_n_0_[23]\,
      R => sync_reset
    );
\Not_Using_TLBS.instr_Addr_1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => D(5),
      Q => \Not_Using_TLBS.instr_Addr_1_reg_n_0_[24]\,
      R => sync_reset
    );
\Not_Using_TLBS.instr_Addr_1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => D(4),
      Q => \Not_Using_TLBS.instr_Addr_1_reg_n_0_[25]\,
      R => sync_reset
    );
\Not_Using_TLBS.instr_Addr_1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => D(3),
      Q => \Not_Using_TLBS.instr_Addr_1_reg_n_0_[26]\,
      R => sync_reset
    );
\Not_Using_TLBS.instr_Addr_1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => D(2),
      Q => \Not_Using_TLBS.instr_Addr_1_reg_n_0_[27]\,
      R => sync_reset
    );
\Not_Using_TLBS.instr_Addr_1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => D(1),
      Q => p_0_in(1),
      R => sync_reset
    );
\Not_Using_TLBS.instr_Addr_1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => D(0),
      Q => p_0_in(0),
      R => sync_reset
    );
\Not_Using_TLBS.instr_Addr_1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => D(27),
      Q => \Not_Using_TLBS.instr_Addr_1_reg_n_0_[2]\,
      R => sync_reset
    );
\Not_Using_TLBS.instr_Addr_1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => D(26),
      Q => \Not_Using_TLBS.instr_Addr_1_reg_n_0_[3]\,
      R => sync_reset
    );
\Not_Using_TLBS.instr_Addr_1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => D(25),
      Q => B(1),
      R => sync_reset
    );
\Not_Using_TLBS.instr_Addr_1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => D(24),
      Q => B(2),
      R => sync_reset
    );
\Not_Using_TLBS.instr_Addr_1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => D(23),
      Q => B(3),
      R => sync_reset
    );
\Not_Using_TLBS.instr_Addr_1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => D(22),
      Q => B(4),
      R => sync_reset
    );
\Not_Using_TLBS.instr_Addr_1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => D(21),
      Q => B(5),
      R => sync_reset
    );
\Not_Using_TLBS.instr_Addr_1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => D(20),
      Q => B(6),
      R => sync_reset
    );
\Not_Using_TLBS.last_Valid_Instr_Addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => \if_pc_reg[0]\(29),
      Q => \^q\(29),
      R => '0'
    );
\Not_Using_TLBS.last_Valid_Instr_Addr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => \if_pc_reg[0]\(19),
      Q => \^q\(19),
      R => '0'
    );
\Not_Using_TLBS.last_Valid_Instr_Addr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => \if_pc_reg[0]\(18),
      Q => \^q\(18),
      R => '0'
    );
\Not_Using_TLBS.last_Valid_Instr_Addr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => \if_pc_reg[0]\(17),
      Q => \^q\(17),
      R => '0'
    );
\Not_Using_TLBS.last_Valid_Instr_Addr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => \if_pc_reg[0]\(16),
      Q => \^q\(16),
      R => '0'
    );
\Not_Using_TLBS.last_Valid_Instr_Addr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => \if_pc_reg[0]\(15),
      Q => \^q\(15),
      R => '0'
    );
\Not_Using_TLBS.last_Valid_Instr_Addr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => \if_pc_reg[0]\(14),
      Q => \^q\(14),
      R => '0'
    );
\Not_Using_TLBS.last_Valid_Instr_Addr_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => \if_pc_reg[0]\(13),
      Q => \^q\(13),
      R => '0'
    );
\Not_Using_TLBS.last_Valid_Instr_Addr_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => \if_pc_reg[0]\(12),
      Q => \^q\(12),
      R => '0'
    );
\Not_Using_TLBS.last_Valid_Instr_Addr_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => \if_pc_reg[0]\(11),
      Q => \^q\(11),
      R => '0'
    );
\Not_Using_TLBS.last_Valid_Instr_Addr_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => \if_pc_reg[0]\(10),
      Q => \^q\(10),
      R => '0'
    );
\Not_Using_TLBS.last_Valid_Instr_Addr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => \if_pc_reg[0]\(28),
      Q => \^q\(28),
      R => '0'
    );
\Not_Using_TLBS.last_Valid_Instr_Addr_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => \if_pc_reg[0]\(9),
      Q => \^q\(9),
      R => '0'
    );
\Not_Using_TLBS.last_Valid_Instr_Addr_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => \if_pc_reg[0]\(8),
      Q => \^q\(8),
      R => '0'
    );
\Not_Using_TLBS.last_Valid_Instr_Addr_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => \if_pc_reg[0]\(7),
      Q => \^q\(7),
      R => '0'
    );
\Not_Using_TLBS.last_Valid_Instr_Addr_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => \if_pc_reg[0]\(6),
      Q => \^q\(6),
      R => '0'
    );
\Not_Using_TLBS.last_Valid_Instr_Addr_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => \if_pc_reg[0]\(5),
      Q => \^q\(5),
      R => '0'
    );
\Not_Using_TLBS.last_Valid_Instr_Addr_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => \if_pc_reg[0]\(4),
      Q => \^q\(4),
      R => '0'
    );
\Not_Using_TLBS.last_Valid_Instr_Addr_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => \if_pc_reg[0]\(3),
      Q => \^q\(3),
      R => '0'
    );
\Not_Using_TLBS.last_Valid_Instr_Addr_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => \if_pc_reg[0]\(2),
      Q => \^q\(2),
      R => '0'
    );
\Not_Using_TLBS.last_Valid_Instr_Addr_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => \if_pc_reg[0]\(1),
      Q => \^q\(1),
      R => '0'
    );
\Not_Using_TLBS.last_Valid_Instr_Addr_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => \if_pc_reg[0]\(0),
      Q => \^q\(0),
      R => '0'
    );
\Not_Using_TLBS.last_Valid_Instr_Addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => \if_pc_reg[0]\(27),
      Q => \^q\(27),
      R => '0'
    );
\Not_Using_TLBS.last_Valid_Instr_Addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => \if_pc_reg[0]\(26),
      Q => \^q\(26),
      R => '0'
    );
\Not_Using_TLBS.last_Valid_Instr_Addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => \if_pc_reg[0]\(25),
      Q => \^q\(25),
      R => '0'
    );
\Not_Using_TLBS.last_Valid_Instr_Addr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => \if_pc_reg[0]\(24),
      Q => \^q\(24),
      R => '0'
    );
\Not_Using_TLBS.last_Valid_Instr_Addr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => \if_pc_reg[0]\(23),
      Q => \^q\(23),
      R => '0'
    );
\Not_Using_TLBS.last_Valid_Instr_Addr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => \if_pc_reg[0]\(22),
      Q => \^q\(22),
      R => '0'
    );
\Not_Using_TLBS.last_Valid_Instr_Addr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => \if_pc_reg[0]\(21),
      Q => \^q\(21),
      R => '0'
    );
\Not_Using_TLBS.last_Valid_Instr_Addr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => \if_pc_reg[0]\(20),
      Q => \^q\(20),
      R => '0'
    );
Tag_RAM_Module: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAM_Module__parameterized3\
     port map (
      A(0 to 13) => A(0 to 13),
      ADDRBWRADDR(10) => ADDRB(0),
      ADDRBWRADDR(9) => ADDRB(1),
      ADDRBWRADDR(8) => ADDRB(2),
      ADDRBWRADDR(7) => ADDRB(3),
      ADDRBWRADDR(6) => ADDRB(4),
      ADDRBWRADDR(5) => ADDRB(5),
      ADDRBWRADDR(4) => ADDRB(6),
      ADDRBWRADDR(3) => ADDRB(7),
      ADDRBWRADDR(2) => ADDRB(8),
      ADDRBWRADDR(1) => ADDRB(9),
      ADDRBWRADDR(0) => ADDRB(10),
      Clk => Clk,
      D(10 downto 0) => D(12 downto 2),
      DIBDI(15) => new_tag_bits0_out(0),
      DIBDI(14) => new_tag_bits0_out(1),
      DIBDI(13) => new_tag_bits0_out(2),
      DIBDI(12) => new_tag_bits0_out(3),
      DIBDI(11) => \^new_tag_bits\(0),
      DIBDI(10) => addr_Tag_Bits(0),
      DIBDI(9) => addr_Tag_Bits(1),
      DIBDI(8) => addr_Tag_Bits(2),
      DIBDI(7) => addr_Tag_Bits(3),
      DIBDI(6) => addr_Tag_Bits(4),
      DIBDI(5) => addr_Tag_Bits(5),
      DIBDI(4) => addr_Tag_Bits(6),
      DIBDI(3) => addr_Tag_Bits(7),
      DIBDI(2) => addr_Tag_Bits(8),
      DIBDI(1) => addr_Tag_Bits(9),
      DIBDI(0) => addr_Tag_Bits(10),
      ENB1_out => ENB1_out,
      \Not_Using_TLBS.last_Valid_Instr_Addr_reg[28]\(1 downto 0) => \^q\(1 downto 0),
      Q(1) => addr_Tag_Bits(11),
      Q(0) => addr_Tag_Bits(12),
      Trace_ICache_Rdy_reg => Tag_RAM_Module_n_14
    );
Trace_ICache_Hit_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => Trace_ICache_Hit0,
      Q => \M_AXI_IC_ARADDR[31]\(1),
      R => sync_reset
    );
Trace_ICache_Rdy_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^icache_data_strobe\,
      Q => \M_AXI_IC_ARADDR[31]\(0),
      R => sync_reset
    );
Trace_ICache_Req_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^valid_req\,
      I1 => valid_addr_strobe_q,
      O => valid_req_1st
    );
Trace_ICache_Req_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => valid_req_1st,
      Q => \M_AXI_IC_ARADDR[31]\(2),
      R => sync_reset
    );
\Use_XX_Accesses.xx_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => p_20_out,
      D => incoming_data(0),
      Q => \Using_FPGA.Native\(31),
      R => sync_reset
    );
\Use_XX_Accesses.xx_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => p_20_out,
      D => incoming_data(10),
      Q => \Using_FPGA.Native\(21),
      R => sync_reset
    );
\Use_XX_Accesses.xx_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => p_20_out,
      D => incoming_data(11),
      Q => \Using_FPGA.Native\(20),
      R => sync_reset
    );
\Use_XX_Accesses.xx_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => p_20_out,
      D => incoming_data(12),
      Q => \Using_FPGA.Native\(19),
      R => sync_reset
    );
\Use_XX_Accesses.xx_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => p_20_out,
      D => incoming_data(13),
      Q => \Using_FPGA.Native\(18),
      R => sync_reset
    );
\Use_XX_Accesses.xx_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => p_20_out,
      D => incoming_data(14),
      Q => \Using_FPGA.Native\(17),
      R => sync_reset
    );
\Use_XX_Accesses.xx_data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => p_20_out,
      D => incoming_data(15),
      Q => \Using_FPGA.Native\(16),
      R => sync_reset
    );
\Use_XX_Accesses.xx_data_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => p_20_out,
      D => incoming_data(16),
      Q => \Using_FPGA.Native\(15),
      R => sync_reset
    );
\Use_XX_Accesses.xx_data_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => p_20_out,
      D => incoming_data(17),
      Q => \Using_FPGA.Native\(14),
      R => sync_reset
    );
\Use_XX_Accesses.xx_data_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => p_20_out,
      D => incoming_data(18),
      Q => \Using_FPGA.Native\(13),
      R => sync_reset
    );
\Use_XX_Accesses.xx_data_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => p_20_out,
      D => incoming_data(19),
      Q => \Using_FPGA.Native\(12),
      R => sync_reset
    );
\Use_XX_Accesses.xx_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => p_20_out,
      D => incoming_data(1),
      Q => \Using_FPGA.Native\(30),
      R => sync_reset
    );
\Use_XX_Accesses.xx_data_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => p_20_out,
      D => incoming_data(20),
      Q => \Using_FPGA.Native\(11),
      R => sync_reset
    );
\Use_XX_Accesses.xx_data_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => p_20_out,
      D => incoming_data(21),
      Q => \Using_FPGA.Native\(10),
      R => sync_reset
    );
\Use_XX_Accesses.xx_data_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => p_20_out,
      D => incoming_data(22),
      Q => \Using_FPGA.Native\(9),
      R => sync_reset
    );
\Use_XX_Accesses.xx_data_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => p_20_out,
      D => incoming_data(23),
      Q => \Using_FPGA.Native\(8),
      R => sync_reset
    );
\Use_XX_Accesses.xx_data_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => p_20_out,
      D => incoming_data(24),
      Q => \Using_FPGA.Native\(7),
      R => sync_reset
    );
\Use_XX_Accesses.xx_data_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => p_20_out,
      D => incoming_data(25),
      Q => \Using_FPGA.Native\(6),
      R => sync_reset
    );
\Use_XX_Accesses.xx_data_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => p_20_out,
      D => incoming_data(26),
      Q => \Using_FPGA.Native\(5),
      R => sync_reset
    );
\Use_XX_Accesses.xx_data_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => p_20_out,
      D => incoming_data(27),
      Q => \Using_FPGA.Native\(4),
      R => sync_reset
    );
\Use_XX_Accesses.xx_data_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => p_20_out,
      D => incoming_data(28),
      Q => \Using_FPGA.Native\(3),
      R => sync_reset
    );
\Use_XX_Accesses.xx_data_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => p_20_out,
      D => incoming_data(29),
      Q => \Using_FPGA.Native\(2),
      R => sync_reset
    );
\Use_XX_Accesses.xx_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => p_20_out,
      D => incoming_data(2),
      Q => \Using_FPGA.Native\(29),
      R => sync_reset
    );
\Use_XX_Accesses.xx_data_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => p_20_out,
      D => incoming_data(30),
      Q => \Using_FPGA.Native\(1),
      R => sync_reset
    );
\Use_XX_Accesses.xx_data_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => p_20_out,
      D => incoming_data(31),
      Q => \Using_FPGA.Native\(0),
      R => sync_reset
    );
\Use_XX_Accesses.xx_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => p_20_out,
      D => incoming_data(3),
      Q => \Using_FPGA.Native\(28),
      R => sync_reset
    );
\Use_XX_Accesses.xx_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => p_20_out,
      D => incoming_data(4),
      Q => \Using_FPGA.Native\(27),
      R => sync_reset
    );
\Use_XX_Accesses.xx_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => p_20_out,
      D => incoming_data(5),
      Q => \Using_FPGA.Native\(26),
      R => sync_reset
    );
\Use_XX_Accesses.xx_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => p_20_out,
      D => incoming_data(6),
      Q => \Using_FPGA.Native\(25),
      R => sync_reset
    );
\Use_XX_Accesses.xx_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => p_20_out,
      D => incoming_data(7),
      Q => \Using_FPGA.Native\(24),
      R => sync_reset
    );
\Use_XX_Accesses.xx_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => p_20_out,
      D => incoming_data(8),
      Q => \Using_FPGA.Native\(23),
      R => sync_reset
    );
\Use_XX_Accesses.xx_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => p_20_out,
      D => incoming_data(9),
      Q => \Using_FPGA.Native\(22),
      R => sync_reset
    );
\Use_XX_Accesses.xx_valid_data_reg\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => p_20_out,
      Q => \^a__0\,
      R => sync_reset
    );
\Use_XX_Accesses.xx_wait_for_data_postponed_reg\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => Cache_Interface_I1_n_64,
      Q => xx_wait_for_data_postponed,
      R => sync_reset
    );
\Use_XX_Accesses.xx_wait_for_data_reg\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => Cache_Interface_I1_n_36,
      Q => \Use_XX_Accesses.xx_wait_for_data_reg_n_0\,
      R => '0'
    );
\Using_FPGA_FSL_1.tag_hit_comparator\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_comparator__parameterized2\
     port map (
      A(0 to 13) => A(0 to 13),
      Carry_IN => \^valid_req\,
      Carry_OUT => tag_ok_without_parity,
      E(0) => cache_req_raw,
      Q(12) => B(1),
      Q(11) => B(2),
      Q(10) => B(3),
      Q(9) => B(4),
      Q(8) => B(5),
      Q(7) => B(6),
      Q(6) => B(7),
      Q(5) => B(8),
      Q(4) => B(9),
      Q(3) => B(10),
      Q(2) => B(11),
      Q(1) => B(12),
      Q(0) => B(13),
      Read_Req => Read_Req,
      Trace_ICache_Hit0 => Trace_ICache_Hit0,
      \cacheline_cnt_reg[1]\(0) => update_idle,
      icache_miss_hold => icache_miss_hold,
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => Tag_RAM_Module_n_14,
      lopt_3 => lopt_2,
      lopt_4 => lopt_3,
      lopt_5 => lopt_4,
      read_stream_valid_reg => read_stream_valid_reg_n_0,
      read_victim_valid_reg => read_victim_valid_reg_n_0,
      valid_Req_XX_reg => \^req_addr_reg[27]_0\,
      valid_addr_strobe_q => valid_addr_strobe_q
    );
\Using_XX_Access_Part2.carry_or_I1\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_or_4
     port map (
      \A__0\ => \^a__0\,
      icache_data_strobe => \^icache_data_strobe\,
      lopt => lopt_2,
      lopt_1 => lopt_3,
      lopt_2 => lopt_4,
      word_is_valid => word_is_valid
    );
\addr_Tag_Bits_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => update_idle,
      D => addr_Tag_Bits_next(0),
      Q => addr_Tag_Bits(0),
      R => '0'
    );
\addr_Tag_Bits_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => update_idle,
      D => addr_Tag_Bits_next(10),
      Q => addr_Tag_Bits(10),
      R => '0'
    );
\addr_Tag_Bits_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => update_idle,
      D => addr_Tag_Bits_next(11),
      Q => addr_Tag_Bits(11),
      R => '0'
    );
\addr_Tag_Bits_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => update_idle,
      D => addr_Tag_Bits_next(12),
      Q => addr_Tag_Bits(12),
      R => '0'
    );
\addr_Tag_Bits_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => update_idle,
      D => addr_Tag_Bits_next(1),
      Q => addr_Tag_Bits(1),
      R => '0'
    );
\addr_Tag_Bits_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => update_idle,
      D => addr_Tag_Bits_next(2),
      Q => addr_Tag_Bits(2),
      R => '0'
    );
\addr_Tag_Bits_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => update_idle,
      D => addr_Tag_Bits_next(3),
      Q => addr_Tag_Bits(3),
      R => '0'
    );
\addr_Tag_Bits_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => update_idle,
      D => addr_Tag_Bits_next(4),
      Q => addr_Tag_Bits(4),
      R => '0'
    );
\addr_Tag_Bits_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => update_idle,
      D => addr_Tag_Bits_next(5),
      Q => addr_Tag_Bits(5),
      R => '0'
    );
\addr_Tag_Bits_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => update_idle,
      D => addr_Tag_Bits_next(6),
      Q => addr_Tag_Bits(6),
      R => '0'
    );
\addr_Tag_Bits_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => update_idle,
      D => addr_Tag_Bits_next(7),
      Q => addr_Tag_Bits(7),
      R => '0'
    );
\addr_Tag_Bits_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => update_idle,
      D => addr_Tag_Bits_next(8),
      Q => addr_Tag_Bits(8),
      R => '0'
    );
\addr_Tag_Bits_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => update_idle,
      D => addr_Tag_Bits_next(9),
      Q => addr_Tag_Bits(9),
      R => '0'
    );
cache_valid_bit_detect_I1: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cache_valid_bit_detect
     port map (
      Carry_OUT => tag_ok_without_parity,
      \Using_FPGA.Native\ => Tag_RAM_Module_n_14,
      lopt => lopt,
      lopt_1 => lopt_1,
      word_is_valid => word_is_valid
    );
\cacheline_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => Cache_Interface_I1_n_68,
      Q => cacheline_cnt(0),
      R => sync_reset
    );
\cacheline_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => Cache_Interface_I1_n_69,
      Q => cacheline_cnt(1),
      R => sync_reset
    );
icache_miss_hold_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => Cache_Interface_I1_n_38,
      Q => icache_miss_hold,
      R => '0'
    );
\new_tag_addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => update_idle,
      D => \req_Addr_reg_n_0_[17]\,
      Q => new_data_addr(0),
      R => '0'
    );
\new_tag_addr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => update_idle,
      D => \req_Addr_reg_n_0_[27]\,
      Q => new_data_addr(10),
      R => '0'
    );
\new_tag_addr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => update_idle,
      D => \req_Addr_reg_n_0_[18]\,
      Q => new_data_addr(1),
      R => '0'
    );
\new_tag_addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => update_idle,
      D => \req_Addr_reg_n_0_[19]\,
      Q => new_data_addr(2),
      R => '0'
    );
\new_tag_addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => update_idle,
      D => \req_Addr_reg_n_0_[20]\,
      Q => new_data_addr(3),
      R => '0'
    );
\new_tag_addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => update_idle,
      D => \req_Addr_reg_n_0_[21]\,
      Q => new_data_addr(4),
      R => '0'
    );
\new_tag_addr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => update_idle,
      D => \req_Addr_reg_n_0_[22]\,
      Q => new_data_addr(5),
      R => '0'
    );
\new_tag_addr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => update_idle,
      D => \req_Addr_reg_n_0_[23]\,
      Q => new_data_addr(6),
      R => '0'
    );
\new_tag_addr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => update_idle,
      D => \req_Addr_reg_n_0_[24]\,
      Q => new_data_addr(7),
      R => '0'
    );
\new_tag_addr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => update_idle,
      D => \req_Addr_reg_n_0_[25]\,
      Q => new_data_addr(8),
      R => '0'
    );
\new_tag_addr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => update_idle,
      D => \req_Addr_reg_n_0_[26]\,
      Q => new_data_addr(9),
      R => '0'
    );
read_data_stall_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => read_victim_valid_reg_n_0,
      Q => read_data_stall,
      R => sync_reset
    );
read_stream_valid_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => read_stream_valid,
      Q => read_stream_valid_reg_n_0,
      R => sync_reset
    );
read_victim_valid_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => read_victim_valid,
      Q => read_victim_valid_reg_n_0,
      R => sync_reset
    );
\req_Addr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => cache_req_raw,
      D => B(7),
      Q => addr_Tag_Bits_next(6),
      R => sync_reset
    );
\req_Addr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => cache_req_raw,
      D => B(8),
      Q => addr_Tag_Bits_next(7),
      R => sync_reset
    );
\req_Addr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => cache_req_raw,
      D => B(9),
      Q => addr_Tag_Bits_next(8),
      R => sync_reset
    );
\req_Addr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => cache_req_raw,
      D => B(10),
      Q => addr_Tag_Bits_next(9),
      R => sync_reset
    );
\req_Addr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => cache_req_raw,
      D => B(11),
      Q => addr_Tag_Bits_next(10),
      R => sync_reset
    );
\req_Addr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => cache_req_raw,
      D => B(12),
      Q => addr_Tag_Bits_next(11),
      R => sync_reset
    );
\req_Addr_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => cache_req_raw,
      D => B(13),
      Q => addr_Tag_Bits_next(12),
      R => sync_reset
    );
\req_Addr_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => cache_req_raw,
      D => \Not_Using_TLBS.instr_Addr_1_reg_n_0_[17]\,
      Q => \req_Addr_reg_n_0_[17]\,
      R => sync_reset
    );
\req_Addr_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => cache_req_raw,
      D => \Not_Using_TLBS.instr_Addr_1_reg_n_0_[18]\,
      Q => \req_Addr_reg_n_0_[18]\,
      R => sync_reset
    );
\req_Addr_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => cache_req_raw,
      D => \Not_Using_TLBS.instr_Addr_1_reg_n_0_[19]\,
      Q => \req_Addr_reg_n_0_[19]\,
      R => sync_reset
    );
\req_Addr_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => cache_req_raw,
      D => \Not_Using_TLBS.instr_Addr_1_reg_n_0_[20]\,
      Q => \req_Addr_reg_n_0_[20]\,
      R => sync_reset
    );
\req_Addr_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => cache_req_raw,
      D => \Not_Using_TLBS.instr_Addr_1_reg_n_0_[21]\,
      Q => \req_Addr_reg_n_0_[21]\,
      R => sync_reset
    );
\req_Addr_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => cache_req_raw,
      D => \Not_Using_TLBS.instr_Addr_1_reg_n_0_[22]\,
      Q => \req_Addr_reg_n_0_[22]\,
      R => sync_reset
    );
\req_Addr_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => cache_req_raw,
      D => \Not_Using_TLBS.instr_Addr_1_reg_n_0_[23]\,
      Q => \req_Addr_reg_n_0_[23]\,
      R => sync_reset
    );
\req_Addr_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => cache_req_raw,
      D => \Not_Using_TLBS.instr_Addr_1_reg_n_0_[24]\,
      Q => \req_Addr_reg_n_0_[24]\,
      R => sync_reset
    );
\req_Addr_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => cache_req_raw,
      D => \Not_Using_TLBS.instr_Addr_1_reg_n_0_[25]\,
      Q => \req_Addr_reg_n_0_[25]\,
      R => sync_reset
    );
\req_Addr_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => cache_req_raw,
      D => \Not_Using_TLBS.instr_Addr_1_reg_n_0_[26]\,
      Q => \req_Addr_reg_n_0_[26]\,
      R => sync_reset
    );
\req_Addr_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => cache_req_raw,
      D => \Not_Using_TLBS.instr_Addr_1_reg_n_0_[27]\,
      Q => \req_Addr_reg_n_0_[27]\,
      R => sync_reset
    );
\req_Addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => cache_req_raw,
      D => B(1),
      Q => addr_Tag_Bits_next(0),
      R => sync_reset
    );
\req_Addr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => cache_req_raw,
      D => B(2),
      Q => addr_Tag_Bits_next(1),
      R => sync_reset
    );
\req_Addr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => cache_req_raw,
      D => B(3),
      Q => addr_Tag_Bits_next(2),
      R => sync_reset
    );
\req_Addr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => cache_req_raw,
      D => B(4),
      Q => addr_Tag_Bits_next(3),
      R => sync_reset
    );
\req_Addr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => cache_req_raw,
      D => B(5),
      Q => addr_Tag_Bits_next(4),
      R => sync_reset
    );
\req_Addr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => cache_req_raw,
      D => B(6),
      Q => addr_Tag_Bits_next(5),
      R => sync_reset
    );
\valid_Bits_1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^new_tag_bits\(0),
      D => valid_Bits(0),
      Q => valid_Bits_1(0),
      R => update_idle
    );
\valid_Bits_1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^new_tag_bits\(0),
      D => valid_Bits(1),
      Q => valid_Bits_1(1),
      R => update_idle
    );
\valid_Bits_1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^new_tag_bits\(0),
      D => valid_Bits(2),
      Q => valid_Bits_1(2),
      R => update_idle
    );
\valid_Bits_1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^new_tag_bits\(0),
      D => valid_Bits(3),
      Q => valid_Bits_1(3),
      R => update_idle
    );
valid_Req_XX_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \Use_Async_Reset.sync_reset_reg\,
      Q => \^req_addr_reg[27]_0\,
      R => '0'
    );
valid_Req_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \wb_MSR_i_reg[26]\,
      Q => \^valid_req\,
      R => '0'
    );
valid_addr_strobe_q_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => E(0),
      Q => valid_addr_strobe_q,
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze_GTi is
  port (
    D : out STD_LOGIC_VECTOR ( 512 downto 0 );
    Sleep : out STD_LOGIC;
    LOCKSTEP_Master_Out : out STD_LOGIC_VECTOR ( 40 downto 0 );
    \Performance_Debug_Control.dbg_freeze_nohalt_reg\ : out STD_LOGIC;
    Dbg_Trig_In : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Dbg_Trig_Ack_Out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    wb_gpr_write_i_reg : out STD_LOGIC;
    \Serial_Dbg_Intf.control_reg_reg[8]\ : out STD_LOGIC;
    Dbg_TDO : out STD_LOGIC;
    mem_Exception_Taken : out STD_LOGIC;
    \Using_LWX_SWX_instr.ex_reservation_reg\ : out STD_LOGIC;
    ex_load_store_instr_s : out STD_LOGIC;
    ex_is_swx_instr_s : out STD_LOGIC;
    Hibernate : out STD_LOGIC;
    Suspend : out STD_LOGIC;
    Pause_Ack : out STD_LOGIC;
    ex_reservation : out STD_LOGIC;
    SRI : in STD_LOGIC;
    S : in STD_LOGIC;
    wb_exception_i_reg : in STD_LOGIC;
    S_0 : in STD_LOGIC;
    Dbg_Clk : in STD_LOGIC;
    sync_reset : in STD_LOGIC;
    Dbg_Trig_Ack_In : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Clk : in STD_LOGIC;
    Dbg_Trig_Out : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Pause : in STD_LOGIC;
    Dbg_Update : in STD_LOGIC;
    Dbg_Stop : in STD_LOGIC;
    Dbg_Capture : in STD_LOGIC;
    Reset_Mode : in STD_LOGIC_VECTOR ( 0 to 1 );
    Data_Read_Reg_En : in STD_LOGIC;
    Config_Reg_En : in STD_LOGIC;
    Dbg_Shift : in STD_LOGIC;
    Dbg_Reg_En : in STD_LOGIC_VECTOR ( 0 to 7 );
    Status_Reg_En : in STD_LOGIC;
    wakeup_i : in STD_LOGIC_VECTOR ( 0 to 1 );
    M_AXI_IC_RLAST : in STD_LOGIC;
    M_AXI_IC_ARREADY : in STD_LOGIC;
    M_AXI_IC_RVALID : in STD_LOGIC;
    M_AXI_DC_BVALID : in STD_LOGIC;
    M_AXI_DC_AWREADY : in STD_LOGIC;
    M_AXI_DC_RLAST : in STD_LOGIC;
    M_AXI_DC_ARREADY : in STD_LOGIC;
    Scan_En : in STD_LOGIC;
    Scan_Reset_Sel : in STD_LOGIC;
    Scan_Reset : in STD_LOGIC;
    DReady : in STD_LOGIC;
    M_AXI_DC_WREADY : in STD_LOGIC;
    IReady : in STD_LOGIC;
    Instr : in STD_LOGIC_VECTOR ( 0 to 31 );
    Dbg_TDI : in STD_LOGIC;
    M_AXI_DP_RVALID : in STD_LOGIC;
    M_AXI_DP_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Data_Read : in STD_LOGIC_VECTOR ( 0 to 31 );
    DWait : in STD_LOGIC;
    M_AXI_DP_BVALID : in STD_LOGIC;
    M_AXI_DP_WREADY : in STD_LOGIC;
    M_AXI_DP_AWREADY : in STD_LOGIC;
    M_AXI_DP_ARREADY : in STD_LOGIC;
    external_interrupt : in STD_LOGIC;
    M_AXI_DC_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_DC_RVALID : in STD_LOGIC;
    M_AXI_IC_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze_GTi;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze_GTi is
  signal ADDRA : STD_LOGIC_VECTOR ( 0 to 10 );
  signal \A__0\ : STD_LOGIC;
  signal \Byte_Doublet_Handle_gti_I/mem_reverse_byteorder\ : STD_LOGIC;
  signal \Byte_Doublet_Handle_gti_I/p_0_in\ : STD_LOGIC;
  signal \Byte_Doublet_Handle_gti_I/wb_read_lsb_1_sel\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \Byte_Doublet_Handle_gti_I/wb_read_lsb_sel\ : STD_LOGIC_VECTOR ( 0 to 1 );
  signal \Byte_Doublet_Handle_gti_I/wb_read_msb_doublet_sel\ : STD_LOGIC;
  signal \^d\ : STD_LOGIC_VECTOR ( 512 downto 0 );
  signal DATA_INB : STD_LOGIC_VECTOR ( 4 to 4 );
  signal Data_Flow_I_n_216 : STD_LOGIC;
  signal Data_Flow_I_n_217 : STD_LOGIC;
  signal Data_Flow_I_n_218 : STD_LOGIC;
  signal Data_Flow_I_n_219 : STD_LOGIC;
  signal Data_Flow_I_n_220 : STD_LOGIC;
  signal Data_Flow_I_n_221 : STD_LOGIC;
  signal Data_Flow_I_n_222 : STD_LOGIC;
  signal Data_Flow_I_n_223 : STD_LOGIC;
  signal Data_Flow_I_n_224 : STD_LOGIC;
  signal Data_Flow_I_n_225 : STD_LOGIC;
  signal Data_Flow_I_n_226 : STD_LOGIC;
  signal Data_Flow_I_n_227 : STD_LOGIC;
  signal Data_Flow_I_n_228 : STD_LOGIC;
  signal Data_Flow_I_n_229 : STD_LOGIC;
  signal Data_Flow_I_n_230 : STD_LOGIC;
  signal Data_Flow_I_n_231 : STD_LOGIC;
  signal Data_Flow_I_n_232 : STD_LOGIC;
  signal Data_Flow_I_n_233 : STD_LOGIC;
  signal Data_Flow_I_n_234 : STD_LOGIC;
  signal Data_Flow_I_n_235 : STD_LOGIC;
  signal Data_Flow_I_n_236 : STD_LOGIC;
  signal Data_Flow_I_n_237 : STD_LOGIC;
  signal Data_Flow_I_n_238 : STD_LOGIC;
  signal Data_Flow_I_n_239 : STD_LOGIC;
  signal Data_Flow_I_n_240 : STD_LOGIC;
  signal Data_Flow_I_n_241 : STD_LOGIC;
  signal Data_Flow_I_n_242 : STD_LOGIC;
  signal Data_Flow_I_n_243 : STD_LOGIC;
  signal Data_Flow_I_n_244 : STD_LOGIC;
  signal Data_Flow_I_n_245 : STD_LOGIC;
  signal Data_Flow_I_n_246 : STD_LOGIC;
  signal Data_Flow_I_n_247 : STD_LOGIC;
  signal Data_Flow_I_n_248 : STD_LOGIC;
  signal Data_Flow_I_n_249 : STD_LOGIC;
  signal Data_Flow_I_n_250 : STD_LOGIC;
  signal Data_Flow_I_n_251 : STD_LOGIC;
  signal Data_Flow_I_n_252 : STD_LOGIC;
  signal Data_Flow_I_n_253 : STD_LOGIC;
  signal Data_Flow_I_n_254 : STD_LOGIC;
  signal Data_Flow_I_n_255 : STD_LOGIC;
  signal Data_Flow_I_n_256 : STD_LOGIC;
  signal Data_Flow_I_n_257 : STD_LOGIC;
  signal Data_Flow_I_n_258 : STD_LOGIC;
  signal Data_Flow_I_n_259 : STD_LOGIC;
  signal Data_Flow_I_n_260 : STD_LOGIC;
  signal Data_Flow_I_n_261 : STD_LOGIC;
  signal Data_Flow_I_n_262 : STD_LOGIC;
  signal Data_Flow_I_n_263 : STD_LOGIC;
  signal Data_Flow_I_n_280 : STD_LOGIC;
  signal Data_Flow_I_n_33 : STD_LOGIC;
  signal Data_Flow_I_n_63 : STD_LOGIC;
  signal Data_Flow_I_n_64 : STD_LOGIC;
  signal Data_Flow_I_n_65 : STD_LOGIC;
  signal Data_Flow_I_n_66 : STD_LOGIC;
  signal Data_Flow_I_n_67 : STD_LOGIC;
  signal Data_Flow_I_n_69 : STD_LOGIC;
  signal Data_Flow_I_n_70 : STD_LOGIC;
  signal Data_Flow_I_n_73 : STD_LOGIC;
  signal Data_Flow_I_n_74 : STD_LOGIC;
  signal \Data_Flow_Logic_I/R\ : STD_LOGIC;
  signal \Data_Flow_Logic_I/WB_MEM_Result0\ : STD_LOGIC;
  signal Decode_I_n_267 : STD_LOGIC;
  signal Decode_I_n_268 : STD_LOGIC;
  signal Decode_I_n_269 : STD_LOGIC;
  signal Decode_I_n_270 : STD_LOGIC;
  signal Decode_I_n_271 : STD_LOGIC;
  signal Decode_I_n_272 : STD_LOGIC;
  signal Decode_I_n_273 : STD_LOGIC;
  signal Decode_I_n_274 : STD_LOGIC;
  signal Decode_I_n_275 : STD_LOGIC;
  signal Decode_I_n_276 : STD_LOGIC;
  signal Decode_I_n_277 : STD_LOGIC;
  signal Decode_I_n_278 : STD_LOGIC;
  signal Decode_I_n_279 : STD_LOGIC;
  signal Decode_I_n_280 : STD_LOGIC;
  signal Decode_I_n_281 : STD_LOGIC;
  signal Decode_I_n_282 : STD_LOGIC;
  signal Decode_I_n_283 : STD_LOGIC;
  signal Decode_I_n_286 : STD_LOGIC;
  signal Decode_I_n_290 : STD_LOGIC;
  signal Decode_I_n_291 : STD_LOGIC;
  signal Decode_I_n_292 : STD_LOGIC;
  signal Decode_I_n_293 : STD_LOGIC;
  signal Decode_I_n_294 : STD_LOGIC;
  signal Decode_I_n_295 : STD_LOGIC;
  signal Decode_I_n_296 : STD_LOGIC;
  signal Decode_I_n_297 : STD_LOGIC;
  signal Decode_I_n_298 : STD_LOGIC;
  signal Decode_I_n_299 : STD_LOGIC;
  signal Decode_I_n_300 : STD_LOGIC;
  signal Decode_I_n_301 : STD_LOGIC;
  signal Decode_I_n_302 : STD_LOGIC;
  signal Decode_I_n_303 : STD_LOGIC;
  signal Decode_I_n_304 : STD_LOGIC;
  signal Decode_I_n_305 : STD_LOGIC;
  signal Decode_I_n_306 : STD_LOGIC;
  signal Decode_I_n_307 : STD_LOGIC;
  signal Decode_I_n_308 : STD_LOGIC;
  signal Decode_I_n_309 : STD_LOGIC;
  signal Decode_I_n_310 : STD_LOGIC;
  signal Decode_I_n_311 : STD_LOGIC;
  signal Decode_I_n_312 : STD_LOGIC;
  signal Decode_I_n_313 : STD_LOGIC;
  signal Decode_I_n_314 : STD_LOGIC;
  signal Decode_I_n_315 : STD_LOGIC;
  signal Decode_I_n_316 : STD_LOGIC;
  signal Decode_I_n_317 : STD_LOGIC;
  signal Decode_I_n_318 : STD_LOGIC;
  signal Decode_I_n_321 : STD_LOGIC;
  signal Decode_I_n_322 : STD_LOGIC;
  signal Decode_I_n_323 : STD_LOGIC;
  signal Decode_I_n_324 : STD_LOGIC;
  signal Decode_I_n_437 : STD_LOGIC;
  signal Decode_I_n_438 : STD_LOGIC;
  signal Decode_I_n_439 : STD_LOGIC;
  signal Decode_I_n_440 : STD_LOGIC;
  signal Decode_I_n_441 : STD_LOGIC;
  signal Decode_I_n_442 : STD_LOGIC;
  signal Decode_I_n_443 : STD_LOGIC;
  signal Decode_I_n_444 : STD_LOGIC;
  signal Decode_I_n_445 : STD_LOGIC;
  signal Decode_I_n_446 : STD_LOGIC;
  signal Decode_I_n_447 : STD_LOGIC;
  signal Decode_I_n_448 : STD_LOGIC;
  signal Decode_I_n_449 : STD_LOGIC;
  signal Decode_I_n_450 : STD_LOGIC;
  signal Decode_I_n_451 : STD_LOGIC;
  signal Decode_I_n_452 : STD_LOGIC;
  signal Decode_I_n_453 : STD_LOGIC;
  signal Decode_I_n_454 : STD_LOGIC;
  signal Decode_I_n_455 : STD_LOGIC;
  signal Decode_I_n_456 : STD_LOGIC;
  signal Decode_I_n_457 : STD_LOGIC;
  signal Decode_I_n_458 : STD_LOGIC;
  signal Decode_I_n_459 : STD_LOGIC;
  signal Decode_I_n_460 : STD_LOGIC;
  signal Decode_I_n_461 : STD_LOGIC;
  signal Decode_I_n_462 : STD_LOGIC;
  signal Decode_I_n_463 : STD_LOGIC;
  signal Decode_I_n_464 : STD_LOGIC;
  signal Decode_I_n_465 : STD_LOGIC;
  signal Decode_I_n_466 : STD_LOGIC;
  signal Decode_I_n_467 : STD_LOGIC;
  signal Decode_I_n_468 : STD_LOGIC;
  signal Decode_I_n_469 : STD_LOGIC;
  signal Decode_I_n_470 : STD_LOGIC;
  signal Decode_I_n_471 : STD_LOGIC;
  signal Decode_I_n_472 : STD_LOGIC;
  signal Decode_I_n_474 : STD_LOGIC;
  signal Decode_I_n_475 : STD_LOGIC;
  signal Decode_I_n_476 : STD_LOGIC;
  signal Decode_I_n_477 : STD_LOGIC;
  signal Decode_I_n_478 : STD_LOGIC;
  signal Decode_I_n_479 : STD_LOGIC;
  signal Decode_I_n_481 : STD_LOGIC;
  signal Decode_I_n_482 : STD_LOGIC;
  signal Decode_I_n_485 : STD_LOGIC;
  signal Decode_I_n_486 : STD_LOGIC;
  signal Decode_I_n_487 : STD_LOGIC;
  signal Decode_I_n_490 : STD_LOGIC;
  signal Decode_I_n_491 : STD_LOGIC;
  signal Decode_I_n_492 : STD_LOGIC;
  signal Decode_I_n_493 : STD_LOGIC;
  signal Decode_I_n_494 : STD_LOGIC;
  signal Decode_I_n_495 : STD_LOGIC;
  signal Decode_I_n_496 : STD_LOGIC;
  signal Decode_I_n_497 : STD_LOGIC;
  signal Decode_I_n_498 : STD_LOGIC;
  signal Decode_I_n_499 : STD_LOGIC;
  signal Decode_I_n_500 : STD_LOGIC;
  signal Decode_I_n_501 : STD_LOGIC;
  signal Decode_I_n_502 : STD_LOGIC;
  signal Decode_I_n_503 : STD_LOGIC;
  signal Decode_I_n_504 : STD_LOGIC;
  signal Decode_I_n_505 : STD_LOGIC;
  signal Decode_I_n_506 : STD_LOGIC;
  signal Decode_I_n_507 : STD_LOGIC;
  signal Decode_I_n_519 : STD_LOGIC;
  signal Decode_I_n_520 : STD_LOGIC;
  signal Decode_I_n_521 : STD_LOGIC;
  signal Decode_I_n_522 : STD_LOGIC;
  signal ENB1_out : STD_LOGIC;
  signal EX_ALU_Sel_Logic : STD_LOGIC;
  signal EX_Enable_ALU : STD_LOGIC;
  signal EX_Fwd : STD_LOGIC_VECTOR ( 0 to 31 );
  signal \^lockstep_master_out\ : STD_LOGIC_VECTOR ( 40 downto 0 );
  signal MEM_DCache_Drop_request : STD_LOGIC;
  signal MEM_Fwd : STD_LOGIC_VECTOR ( 0 to 30 );
  signal MEM_PC : STD_LOGIC_VECTOR ( 0 to 31 );
  signal MEM_WB_Sel_Mem_PC : STD_LOGIC;
  signal \Operand_Select_I/I0\ : STD_LOGIC;
  signal \Operand_Select_I/I1\ : STD_LOGIC;
  signal \Operand_Select_I/imm_reg\ : STD_LOGIC_VECTOR ( 0 to 15 );
  signal \Operand_Select_I/of_op2\ : STD_LOGIC_VECTOR ( 0 to 31 );
  signal \Operand_Select_I/of_op3\ : STD_LOGIC_VECTOR ( 0 to 31 );
  signal \^performance_debug_control.dbg_freeze_nohalt_reg\ : STD_LOGIC;
  signal \PreFetch_Buffer_I1/I041_out\ : STD_LOGIC;
  signal \PreFetch_Buffer_I1/I1127_out\ : STD_LOGIC;
  signal \PreFetch_Buffer_I1/I1131_out\ : STD_LOGIC;
  signal \PreFetch_Buffer_I1/I1135_out\ : STD_LOGIC;
  signal \PreFetch_Buffer_I1/I1139_out\ : STD_LOGIC;
  signal \PreFetch_Buffer_I1/I1143_out\ : STD_LOGIC;
  signal \PreFetch_Buffer_I1/I1147_out\ : STD_LOGIC;
  signal \PreFetch_Buffer_I1/I1151_out\ : STD_LOGIC;
  signal \PreFetch_Buffer_I1/I1159_out\ : STD_LOGIC;
  signal \PreFetch_Buffer_I1/I139_out\ : STD_LOGIC;
  signal \PreFetch_Buffer_I1/I143_out\ : STD_LOGIC;
  signal \PreFetch_Buffer_I1/I147_out\ : STD_LOGIC;
  signal \PreFetch_Buffer_I1/I151_out\ : STD_LOGIC;
  signal \PreFetch_Buffer_I1/I155_out\ : STD_LOGIC;
  signal \PreFetch_Buffer_I1/I159_out\ : STD_LOGIC;
  signal \PreFetch_Buffer_I1/I163_out\ : STD_LOGIC;
  signal \PreFetch_Buffer_I1/I167_out\ : STD_LOGIC;
  signal \PreFetch_Buffer_I1/I171_out\ : STD_LOGIC;
  signal \PreFetch_Buffer_I1/I175_out\ : STD_LOGIC;
  signal \PreFetch_Buffer_I1/I179_out\ : STD_LOGIC;
  signal \PreFetch_Buffer_I1/I183_out\ : STD_LOGIC;
  signal \PreFetch_Buffer_I1/if_predecode\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \PreFetch_Buffer_I1/p_1_in104_in\ : STD_LOGIC;
  signal \PreFetch_Buffer_I1/p_1_in159_in\ : STD_LOGIC;
  signal \PreFetch_Buffer_I1/p_1_in164_in\ : STD_LOGIC;
  signal \PreFetch_Buffer_I1/p_1_in169_in\ : STD_LOGIC;
  signal \PreFetch_Buffer_I1/p_1_in174_in\ : STD_LOGIC;
  signal \PreFetch_Buffer_I1/p_1_in179_in\ : STD_LOGIC;
  signal \PreFetch_Buffer_I1/p_1_in184_in\ : STD_LOGIC;
  signal \PreFetch_Buffer_I1/p_1_in189_in\ : STD_LOGIC;
  signal \PreFetch_Buffer_I1/p_1_in199_in\ : STD_LOGIC;
  signal \PreFetch_Buffer_I1/p_1_in49_in\ : STD_LOGIC;
  signal \PreFetch_Buffer_I1/p_1_in54_in\ : STD_LOGIC;
  signal \PreFetch_Buffer_I1/p_1_in59_in\ : STD_LOGIC;
  signal \PreFetch_Buffer_I1/p_1_in64_in\ : STD_LOGIC;
  signal \PreFetch_Buffer_I1/p_1_in69_in\ : STD_LOGIC;
  signal \PreFetch_Buffer_I1/p_1_in74_in\ : STD_LOGIC;
  signal \PreFetch_Buffer_I1/p_1_in79_in\ : STD_LOGIC;
  signal \PreFetch_Buffer_I1/p_1_in84_in\ : STD_LOGIC;
  signal \PreFetch_Buffer_I1/p_1_in89_in\ : STD_LOGIC;
  signal \PreFetch_Buffer_I1/p_1_in94_in\ : STD_LOGIC;
  signal \PreFetch_Buffer_I1/p_1_in99_in\ : STD_LOGIC;
  signal \Shift_Logic_Module_I/I4\ : STD_LOGIC;
  signal \^sleep\ : STD_LOGIC;
  signal Sleep_Decode : STD_LOGIC;
  signal Sleep_Out : STD_LOGIC;
  signal \Use_DBUS.DAXI_Interface_I1_n_10\ : STD_LOGIC;
  signal \Use_DBUS.DAXI_Interface_I1_n_11\ : STD_LOGIC;
  signal \Use_DBUS.DAXI_Interface_I1_n_12\ : STD_LOGIC;
  signal \Use_DBUS.DAXI_Interface_I1_n_13\ : STD_LOGIC;
  signal \Use_DBUS.DAXI_Interface_I1_n_14\ : STD_LOGIC;
  signal \Use_DBUS.DAXI_Interface_I1_n_15\ : STD_LOGIC;
  signal \Use_DBUS.DAXI_Interface_I1_n_16\ : STD_LOGIC;
  signal \Use_DBUS.DAXI_Interface_I1_n_17\ : STD_LOGIC;
  signal \Use_DBUS.DAXI_Interface_I1_n_18\ : STD_LOGIC;
  signal \Use_DBUS.DAXI_Interface_I1_n_19\ : STD_LOGIC;
  signal \Use_DBUS.DAXI_Interface_I1_n_20\ : STD_LOGIC;
  signal \Use_DBUS.DAXI_Interface_I1_n_21\ : STD_LOGIC;
  signal \Use_DBUS.DAXI_Interface_I1_n_22\ : STD_LOGIC;
  signal \Use_DBUS.DAXI_Interface_I1_n_23\ : STD_LOGIC;
  signal \Use_DBUS.DAXI_Interface_I1_n_56\ : STD_LOGIC;
  signal \Use_DBUS.DAXI_Interface_I1_n_57\ : STD_LOGIC;
  signal \Use_DBUS.DAXI_Interface_I1_n_58\ : STD_LOGIC;
  signal \Use_DBUS.DAXI_Interface_I1_n_59\ : STD_LOGIC;
  signal \Use_DBUS.DAXI_Interface_I1_n_6\ : STD_LOGIC;
  signal \Use_DBUS.DAXI_Interface_I1_n_60\ : STD_LOGIC;
  signal \Use_DBUS.DAXI_Interface_I1_n_61\ : STD_LOGIC;
  signal \Use_DBUS.DAXI_Interface_I1_n_62\ : STD_LOGIC;
  signal \Use_DBUS.DAXI_Interface_I1_n_63\ : STD_LOGIC;
  signal \Use_DBUS.DAXI_Interface_I1_n_64\ : STD_LOGIC;
  signal \Use_DBUS.DAXI_Interface_I1_n_65\ : STD_LOGIC;
  signal \Use_DBUS.DAXI_Interface_I1_n_66\ : STD_LOGIC;
  signal \Use_DBUS.DAXI_Interface_I1_n_67\ : STD_LOGIC;
  signal \Use_DBUS.DAXI_Interface_I1_n_68\ : STD_LOGIC;
  signal \Use_DBUS.DAXI_Interface_I1_n_69\ : STD_LOGIC;
  signal \Use_DBUS.DAXI_Interface_I1_n_7\ : STD_LOGIC;
  signal \Use_DBUS.DAXI_Interface_I1_n_70\ : STD_LOGIC;
  signal \Use_DBUS.DAXI_Interface_I1_n_8\ : STD_LOGIC;
  signal \Use_DBUS.DAXI_Interface_I1_n_9\ : STD_LOGIC;
  signal \Use_Debug_Logic.Master_Core.Debug_Perf_n_39\ : STD_LOGIC;
  signal \Use_Debug_Logic.Master_Core.Debug_Perf_n_40\ : STD_LOGIC;
  signal \Use_Debug_Logic.Master_Core.Debug_Perf_n_41\ : STD_LOGIC;
  signal \Use_Debug_Logic.Master_Core.Debug_Perf_n_42\ : STD_LOGIC;
  signal \Use_Debug_Logic.Master_Core.Debug_Perf_n_49\ : STD_LOGIC;
  signal \Use_Debug_Logic.Master_Core.Debug_Perf_n_51\ : STD_LOGIC;
  signal \Use_Debug_Logic.Master_Core.Debug_Perf_n_54\ : STD_LOGIC;
  signal \Use_Debug_Logic.Master_Core.Debug_Perf_n_55\ : STD_LOGIC;
  signal \Use_Debug_Logic.Master_Core.Debug_Perf_n_57\ : STD_LOGIC;
  signal \Using_ICache.ICache_I1_n_41\ : STD_LOGIC;
  signal \Using_ICache.ICache_I1_n_43\ : STD_LOGIC;
  signal \^using_lwx_swx_instr.ex_reservation_reg\ : STD_LOGIC;
  signal Write_Resp_Received : STD_LOGIC;
  signal active_access : STD_LOGIC;
  signal comp1_miss_A : STD_LOGIC_VECTOR ( 2 to 13 );
  signal dbg_clean_stop : STD_LOGIC;
  signal dbg_stop_i : STD_LOGIC;
  signal dcache_data_strobe_sel1331_in : STD_LOGIC;
  signal delay_update_idle : STD_LOGIC;
  signal ex_Exception_Taken : STD_LOGIC;
  signal ex_Interrupt_i : STD_LOGIC;
  signal ex_MSR : STD_LOGIC_VECTOR ( 24 to 24 );
  signal ex_MTS_MSR : STD_LOGIC;
  signal ex_Take_Intr_or_Exc : STD_LOGIC;
  signal ex_alu_carry : STD_LOGIC;
  signal ex_alu_op : STD_LOGIC_VECTOR ( 0 to 1 );
  signal ex_alu_result : STD_LOGIC_VECTOR ( 30 to 31 );
  signal ex_byte_access : STD_LOGIC;
  signal ex_cmp_op : STD_LOGIC;
  signal ex_databus_access : STD_LOGIC;
  signal ex_doublet_access : STD_LOGIC;
  signal ex_exception_no_load_store_mask : STD_LOGIC;
  signal ex_move_to_MSR_instr : STD_LOGIC;
  signal ex_op1_cmp_equal : STD_LOGIC;
  signal ex_op1_cmp_equal_n : STD_LOGIC;
  signal ex_op1_i : STD_LOGIC_VECTOR ( 0 to 31 );
  signal ex_op1_neg : STD_LOGIC;
  signal ex_op1_zero : STD_LOGIC;
  signal ex_op3 : STD_LOGIC_VECTOR ( 0 to 31 );
  signal ex_reverse_mem_access : STD_LOGIC;
  signal ex_sext_op : STD_LOGIC_VECTOR ( 0 to 1 );
  signal ex_swap_byte_instr : STD_LOGIC;
  signal ex_unsigned_op : STD_LOGIC;
  signal ex_use_carry : STD_LOGIC;
  signal ex_valid : STD_LOGIC;
  signal \exception_registers_I1/I1\ : STD_LOGIC;
  signal gpr_op1 : STD_LOGIC_VECTOR ( 0 to 31 );
  signal gpr_op2 : STD_LOGIC_VECTOR ( 0 to 31 );
  signal gpr_op3 : STD_LOGIC_VECTOR ( 0 to 31 );
  signal iCACHE_Data_words : STD_LOGIC_VECTOR ( 0 to 31 );
  signal ib_data : STD_LOGIC_VECTOR ( 0 to 31 );
  signal ib_ready : STD_LOGIC;
  signal icache_data_strobe : STD_LOGIC;
  signal icache_idle : STD_LOGIC;
  signal if_fetch_in_progress : STD_LOGIC;
  signal if_ready : STD_LOGIC;
  signal if_sel_input : STD_LOGIC_VECTOR ( 3 to 4 );
  signal incoming_data_valid : STD_LOGIC;
  signal instr_mux_I_n_32 : STD_LOGIC;
  signal instr_mux_I_n_33 : STD_LOGIC;
  signal instr_mux_I_n_34 : STD_LOGIC;
  signal instr_mux_I_n_35 : STD_LOGIC;
  signal instr_mux_I_n_36 : STD_LOGIC;
  signal instr_mux_I_n_37 : STD_LOGIC;
  signal instr_mux_I_n_38 : STD_LOGIC;
  signal instr_mux_I_n_39 : STD_LOGIC;
  signal instr_mux_I_n_40 : STD_LOGIC;
  signal instr_mux_I_n_41 : STD_LOGIC;
  signal instr_mux_I_n_42 : STD_LOGIC;
  signal instr_mux_I_n_43 : STD_LOGIC;
  signal instr_mux_I_n_44 : STD_LOGIC;
  signal instr_mux_I_n_45 : STD_LOGIC;
  signal instr_mux_I_n_46 : STD_LOGIC;
  signal instr_mux_I_n_47 : STD_LOGIC;
  signal instr_mux_I_n_48 : STD_LOGIC;
  signal instr_mux_I_n_49 : STD_LOGIC;
  signal instr_mux_I_n_50 : STD_LOGIC;
  signal iside_data_strobe_combined : STD_LOGIC;
  signal iside_data_strobe_combined2 : STD_LOGIC;
  signal last_Valid_Instr_Addr : STD_LOGIC_VECTOR ( 28 to 29 );
  signal \last_Valid_Instr_Addr__0\ : STD_LOGIC_VECTOR ( 0 to 27 );
  signal lopt : STD_LOGIC;
  signal lopt_1 : STD_LOGIC;
  signal lopt_10 : STD_LOGIC;
  signal lopt_11 : STD_LOGIC;
  signal lopt_12 : STD_LOGIC;
  signal lopt_13 : STD_LOGIC;
  signal lopt_14 : STD_LOGIC;
  signal lopt_15 : STD_LOGIC;
  signal lopt_16 : STD_LOGIC;
  signal lopt_17 : STD_LOGIC;
  signal lopt_2 : STD_LOGIC;
  signal lopt_3 : STD_LOGIC;
  signal lopt_4 : STD_LOGIC;
  signal lopt_5 : STD_LOGIC;
  signal lopt_6 : STD_LOGIC;
  signal lopt_7 : STD_LOGIC;
  signal lopt_8 : STD_LOGIC;
  signal lopt_9 : STD_LOGIC;
  signal \^mem_exception_taken\ : STD_LOGIC;
  signal mem_Write_DCache : STD_LOGIC;
  signal mem_byte_access : STD_LOGIC;
  signal mem_databus_access : STD_LOGIC;
  signal mem_databus_read : STD_LOGIC;
  signal mem_databus_ready : STD_LOGIC;
  signal mem_dcache_data_strobe : STD_LOGIC;
  signal mem_doublet_access : STD_LOGIC;
  signal mem_ex_result : STD_LOGIC_VECTOR ( 1 to 31 );
  signal mem_sel_msr : STD_LOGIC;
  signal \mem_tag_hit_comparator/Comp_Carry_Chain[1].carry_sel_reg\ : STD_LOGIC;
  signal \mem_tag_hit_comparator/Comp_Carry_Chain[2].carry_sel_reg\ : STD_LOGIC;
  signal \mem_tag_hit_comparator/Comp_Carry_Chain[3].carry_sel_reg\ : STD_LOGIC;
  signal \mem_tag_hit_comparator/S\ : STD_LOGIC;
  signal \mem_tag_miss_comparator/Comp_Carry_Chain[1].carry_sel_reg\ : STD_LOGIC;
  signal \mem_tag_miss_comparator/Comp_Carry_Chain[2].carry_sel_reg\ : STD_LOGIC;
  signal \mem_tag_miss_comparator/Comp_Carry_Chain[3].carry_sel_reg\ : STD_LOGIC;
  signal mem_valid_req0 : STD_LOGIC;
  signal mem_write_req : STD_LOGIC;
  signal \msr_reg_i/wb_MSR_cmb\ : STD_LOGIC_VECTOR ( 30 to 30 );
  signal new_request : STD_LOGIC;
  signal new_tag_bits : STD_LOGIC_VECTOR ( 13 to 13 );
  signal of_MSR : STD_LOGIC_VECTOR ( 28 to 30 );
  signal of_brki_0x18 : STD_LOGIC;
  signal of_gpr_op1_rd_addr : STD_LOGIC_VECTOR ( 0 to 4 );
  signal of_gpr_op2_rd_addr : STD_LOGIC_VECTOR ( 0 to 4 );
  signal of_gpr_op3_rd_addr : STD_LOGIC_VECTOR ( 0 to 4 );
  signal of_imm_data : STD_LOGIC_VECTOR ( 5 to 15 );
  signal of_op1_sel_spr : STD_LOGIC;
  signal of_pause : STD_LOGIC;
  signal of_pc : STD_LOGIC_VECTOR ( 0 to 31 );
  signal of_predecode : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_1_in0 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal p_1_out : STD_LOGIC;
  signal p_26_in : STD_LOGIC;
  signal p_44_out : STD_LOGIC;
  signal p_4_out : STD_LOGIC;
  signal swap_result : STD_LOGIC_VECTOR ( 8 to 31 );
  signal swap_result_reg : STD_LOGIC_VECTOR ( 0 to 7 );
  signal valid_Req : STD_LOGIC;
  signal wb_Halted : STD_LOGIC;
  signal wb_MSR_Clear_IE : STD_LOGIC;
  signal wb_byte_access : STD_LOGIC;
  signal wb_databus_read_data : STD_LOGIC_VECTOR ( 0 to 31 );
  signal wb_dcache_valid_read_data : STD_LOGIC_VECTOR ( 0 to 31 );
  signal wb_dext_Data_Strobe : STD_LOGIC;
  signal wb_dext_read_data : STD_LOGIC_VECTOR ( 0 to 31 );
  signal wb_dlmb_valid_read_data : STD_LOGIC_VECTOR ( 0 to 31 );
  signal wb_excep_return_addr : STD_LOGIC_VECTOR ( 0 to 15 );
  signal wb_gpr_wr_dbg : STD_LOGIC;
  signal wb_mem_result : STD_LOGIC_VECTOR ( 0 to 15 );
  signal wb_pc_valid : STD_LOGIC;
  signal wb_piperun : STD_LOGIC;
  signal wb_read_imm_reg : STD_LOGIC;
  signal wb_read_imm_reg_1 : STD_LOGIC;
  signal xx_data : STD_LOGIC_VECTOR ( 0 to 31 );
begin
  D(512 downto 0) <= \^d\(512 downto 0);
  LOCKSTEP_Master_Out(40 downto 0) <= \^lockstep_master_out\(40 downto 0);
  \Performance_Debug_Control.dbg_freeze_nohalt_reg\ <= \^performance_debug_control.dbg_freeze_nohalt_reg\;
  Sleep <= \^sleep\;
  \Using_LWX_SWX_instr.ex_reservation_reg\ <= \^using_lwx_swx_instr.ex_reservation_reg\;
  mem_Exception_Taken <= \^mem_exception_taken\;
Data_Flow_I: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Data_Flow_gti
     port map (
      ADDRD(4 downto 0) => \^d\(128 downto 124),
      Clk => Clk,
      D(31) => \Operand_Select_I/I0\,
      D(30) => Decode_I_n_437,
      D(29) => Decode_I_n_438,
      D(28) => Decode_I_n_439,
      D(27) => Decode_I_n_440,
      D(26) => Decode_I_n_441,
      D(25) => Decode_I_n_442,
      D(24) => Decode_I_n_443,
      D(23) => Decode_I_n_444,
      D(22) => Decode_I_n_445,
      D(21) => Decode_I_n_446,
      D(20) => Decode_I_n_447,
      D(19) => Decode_I_n_448,
      D(18) => Decode_I_n_449,
      D(17) => Decode_I_n_450,
      D(16) => Decode_I_n_451,
      D(15) => Decode_I_n_452,
      D(14) => Decode_I_n_453,
      D(13) => Decode_I_n_454,
      D(12) => Decode_I_n_455,
      D(11) => Decode_I_n_456,
      D(10) => Decode_I_n_457,
      D(9) => Decode_I_n_458,
      D(8) => Decode_I_n_459,
      D(7) => Decode_I_n_460,
      D(6) => Decode_I_n_461,
      D(5) => Decode_I_n_462,
      D(4) => Decode_I_n_463,
      D(3) => Decode_I_n_464,
      D(2) => Decode_I_n_465,
      D(1) => Decode_I_n_466,
      D(0) => Decode_I_n_467,
      DATA_INB(0) => Data_Flow_I_n_232,
      DATA_INB(1) => Data_Flow_I_n_233,
      DATA_INB(2) => Data_Flow_I_n_234,
      DATA_INB(3) => Data_Flow_I_n_235,
      DATA_INB(4) => Data_Flow_I_n_236,
      DATA_INB(5) => Data_Flow_I_n_237,
      DATA_INB(6) => Data_Flow_I_n_238,
      DATA_INB(7) => Data_Flow_I_n_239,
      DATA_INB(8) => Data_Flow_I_n_240,
      DATA_INB(9) => Data_Flow_I_n_241,
      DATA_INB(10) => Data_Flow_I_n_242,
      DATA_INB(11) => Data_Flow_I_n_243,
      DATA_INB(12) => Data_Flow_I_n_244,
      DATA_INB(13) => Data_Flow_I_n_245,
      DATA_INB(14) => Data_Flow_I_n_246,
      DATA_INB(15) => Data_Flow_I_n_247,
      DATA_INB(16) => Data_Flow_I_n_248,
      DATA_INB(17) => Data_Flow_I_n_249,
      DATA_INB(18) => Data_Flow_I_n_250,
      DATA_INB(19) => Data_Flow_I_n_251,
      DATA_INB(20) => Data_Flow_I_n_252,
      DATA_INB(21) => Data_Flow_I_n_253,
      DATA_INB(22) => Data_Flow_I_n_254,
      DATA_INB(23) => Data_Flow_I_n_255,
      DATA_INB(24) => Data_Flow_I_n_256,
      DATA_INB(25) => Data_Flow_I_n_257,
      DATA_INB(26) => Data_Flow_I_n_258,
      DATA_INB(27) => Data_Flow_I_n_259,
      DATA_INB(28) => Data_Flow_I_n_260,
      DATA_INB(29) => Data_Flow_I_n_261,
      DATA_INB(30) => Data_Flow_I_n_262,
      DATA_INB(31) => Data_Flow_I_n_263,
      DI => \^d\(130),
      \Data_Addr[0]\(93 downto 62) => \^d\(477 downto 446),
      \Data_Addr[0]\(61 downto 58) => \^d\(410 downto 407),
      \Data_Addr[0]\(57 downto 22) => \^d\(373 downto 338),
      \Data_Addr[0]\(21) => \^d\(161),
      \Data_Addr[0]\(20 downto 16) => \^d\(123 downto 119),
      \Data_Addr[0]\(15 downto 0) => \^d\(102 downto 87),
      E(0) => Decode_I_n_318,
      EX_ALU_Sel_Logic => EX_ALU_Sel_Logic,
      EX_Byte_Access => ex_byte_access,
      EX_CMP_Op => ex_cmp_op,
      EX_Doublet_Access => ex_doublet_access,
      EX_Enable_ALU => EX_Enable_ALU,
      EX_Fwd(0 to 31) => EX_Fwd(0 to 31),
      EX_Op1_CMP_Equal => ex_op1_cmp_equal,
      EX_Op1_CMP_Equal_n => ex_op1_cmp_equal_n,
      EX_Op1_Zero => ex_op1_zero,
      \EX_Op2_reg[0]\(15) => \Operand_Select_I/imm_reg\(0),
      \EX_Op2_reg[0]\(14) => \Operand_Select_I/imm_reg\(1),
      \EX_Op2_reg[0]\(13) => \Operand_Select_I/imm_reg\(2),
      \EX_Op2_reg[0]\(12) => \Operand_Select_I/imm_reg\(3),
      \EX_Op2_reg[0]\(11) => \Operand_Select_I/imm_reg\(4),
      \EX_Op2_reg[0]\(10) => \Operand_Select_I/imm_reg\(5),
      \EX_Op2_reg[0]\(9) => \Operand_Select_I/imm_reg\(6),
      \EX_Op2_reg[0]\(8) => \Operand_Select_I/imm_reg\(7),
      \EX_Op2_reg[0]\(7) => \Operand_Select_I/imm_reg\(8),
      \EX_Op2_reg[0]\(6) => \Operand_Select_I/imm_reg\(9),
      \EX_Op2_reg[0]\(5) => \Operand_Select_I/imm_reg\(10),
      \EX_Op2_reg[0]\(4) => \Operand_Select_I/imm_reg\(11),
      \EX_Op2_reg[0]\(3) => \Operand_Select_I/imm_reg\(12),
      \EX_Op2_reg[0]\(2) => \Operand_Select_I/imm_reg\(13),
      \EX_Op2_reg[0]\(1) => \Operand_Select_I/imm_reg\(14),
      \EX_Op2_reg[0]\(0) => \Operand_Select_I/imm_reg\(15),
      EX_PipeRun => \^d\(1),
      EX_Reverse_Mem_Access => ex_reverse_mem_access,
      EX_SWAP_BYTE_Instr => ex_swap_byte_instr,
      \EX_Sext_Op_reg[0]\(1) => ex_sext_op(0),
      \EX_Sext_Op_reg[0]\(0) => ex_sext_op(1),
      EX_Unsigned_Op => ex_unsigned_op,
      EX_Use_Carry => ex_use_carry,
      GPR_Op1(0 to 31) => gpr_op1(0 to 31),
      GPR_Op2(0 to 31) => gpr_op2(0 to 31),
      GPR_Op3(0 to 31) => gpr_op3(0 to 31),
      I1 => \Operand_Select_I/I1\,
      I1_0 => \exception_registers_I1/I1\,
      LO => ex_alu_carry,
      \LOCKSTEP_Out_reg[2915]\ => \^d\(160),
      \LOCKSTEP_Out_reg[2916]\ => \^d\(159),
      \LOCKSTEP_Out_reg[2917]\ => \^d\(158),
      \LOCKSTEP_Out_reg[2918]\ => \^d\(157),
      \LOCKSTEP_Out_reg[2919]\ => \^d\(156),
      \LOCKSTEP_Out_reg[2920]\ => \^d\(155),
      \LOCKSTEP_Out_reg[2921]\ => \^d\(154),
      \LOCKSTEP_Out_reg[2922]\ => \^d\(153),
      \LOCKSTEP_Out_reg[2923]\ => \^d\(152),
      \LOCKSTEP_Out_reg[2924]\ => \^d\(151),
      \LOCKSTEP_Out_reg[2925]\ => \^d\(150),
      \LOCKSTEP_Out_reg[2926]\ => \^d\(149),
      \LOCKSTEP_Out_reg[2927]\ => \^d\(148),
      \LOCKSTEP_Out_reg[2928]\ => \^d\(147),
      \LOCKSTEP_Out_reg[2929]\ => \^d\(146),
      \LOCKSTEP_Out_reg[2930]\ => \^d\(145),
      \LOCKSTEP_Out_reg[2931]\ => \^d\(144),
      \LOCKSTEP_Out_reg[2932]\ => \^d\(143),
      \LOCKSTEP_Out_reg[2933]\ => \^d\(142),
      \LOCKSTEP_Out_reg[2934]\ => \^d\(141),
      \LOCKSTEP_Out_reg[2935]\ => \^d\(140),
      \LOCKSTEP_Out_reg[2936]\ => \^d\(139),
      \LOCKSTEP_Out_reg[2937]\ => \^d\(138),
      \LOCKSTEP_Out_reg[2938]\ => \^d\(137),
      \LOCKSTEP_Out_reg[2939]\ => \^d\(136),
      \LOCKSTEP_Out_reg[2940]\ => \^d\(135),
      \LOCKSTEP_Out_reg[2941]\ => \^d\(134),
      \LOCKSTEP_Out_reg[2942]\ => \^d\(133),
      \LOCKSTEP_Out_reg[2943]\ => \^d\(132),
      \LOCKSTEP_Out_reg[2944]\ => \^d\(131),
      \LOCKSTEP_Out_reg[3007]\(15) => wb_excep_return_addr(0),
      \LOCKSTEP_Out_reg[3007]\(14) => wb_excep_return_addr(1),
      \LOCKSTEP_Out_reg[3007]\(13) => wb_excep_return_addr(2),
      \LOCKSTEP_Out_reg[3007]\(12) => wb_excep_return_addr(3),
      \LOCKSTEP_Out_reg[3007]\(11) => wb_excep_return_addr(4),
      \LOCKSTEP_Out_reg[3007]\(10) => wb_excep_return_addr(5),
      \LOCKSTEP_Out_reg[3007]\(9) => wb_excep_return_addr(6),
      \LOCKSTEP_Out_reg[3007]\(8) => wb_excep_return_addr(7),
      \LOCKSTEP_Out_reg[3007]\(7) => wb_excep_return_addr(8),
      \LOCKSTEP_Out_reg[3007]\(6) => wb_excep_return_addr(9),
      \LOCKSTEP_Out_reg[3007]\(5) => wb_excep_return_addr(10),
      \LOCKSTEP_Out_reg[3007]\(4) => wb_excep_return_addr(11),
      \LOCKSTEP_Out_reg[3007]\(3) => wb_excep_return_addr(12),
      \LOCKSTEP_Out_reg[3007]\(2) => wb_excep_return_addr(13),
      \LOCKSTEP_Out_reg[3007]\(1) => wb_excep_return_addr(14),
      \LOCKSTEP_Out_reg[3007]\(0) => wb_excep_return_addr(15),
      \LOCKSTEP_Out_reg[3007]_0\(15) => wb_mem_result(0),
      \LOCKSTEP_Out_reg[3007]_0\(14) => wb_mem_result(1),
      \LOCKSTEP_Out_reg[3007]_0\(13) => wb_mem_result(2),
      \LOCKSTEP_Out_reg[3007]_0\(12) => wb_mem_result(3),
      \LOCKSTEP_Out_reg[3007]_0\(11) => wb_mem_result(4),
      \LOCKSTEP_Out_reg[3007]_0\(10) => wb_mem_result(5),
      \LOCKSTEP_Out_reg[3007]_0\(9) => wb_mem_result(6),
      \LOCKSTEP_Out_reg[3007]_0\(8) => wb_mem_result(7),
      \LOCKSTEP_Out_reg[3007]_0\(7) => wb_mem_result(8),
      \LOCKSTEP_Out_reg[3007]_0\(6) => wb_mem_result(9),
      \LOCKSTEP_Out_reg[3007]_0\(5) => wb_mem_result(10),
      \LOCKSTEP_Out_reg[3007]_0\(4) => wb_mem_result(11),
      \LOCKSTEP_Out_reg[3007]_0\(3) => wb_mem_result(12),
      \LOCKSTEP_Out_reg[3007]_0\(2) => wb_mem_result(13),
      \LOCKSTEP_Out_reg[3007]_0\(1) => wb_mem_result(14),
      \LOCKSTEP_Out_reg[3007]_0\(0) => wb_mem_result(15),
      \LOCKSTEP_Out_reg[3031]\(1) => \Byte_Doublet_Handle_gti_I/wb_read_lsb_sel\(0),
      \LOCKSTEP_Out_reg[3031]\(0) => \Byte_Doublet_Handle_gti_I/wb_read_lsb_sel\(1),
      \MEM_DataBus_Addr_reg[30]\(1) => ex_alu_result(30),
      \MEM_DataBus_Addr_reg[30]\(0) => ex_alu_result(31),
      \MEM_DataBus_Write_Data_reg[24]\(31) => ex_op3(0),
      \MEM_DataBus_Write_Data_reg[24]\(30) => ex_op3(1),
      \MEM_DataBus_Write_Data_reg[24]\(29) => ex_op3(2),
      \MEM_DataBus_Write_Data_reg[24]\(28) => ex_op3(3),
      \MEM_DataBus_Write_Data_reg[24]\(27) => ex_op3(4),
      \MEM_DataBus_Write_Data_reg[24]\(26) => ex_op3(5),
      \MEM_DataBus_Write_Data_reg[24]\(25) => ex_op3(6),
      \MEM_DataBus_Write_Data_reg[24]\(24) => ex_op3(7),
      \MEM_DataBus_Write_Data_reg[24]\(23) => ex_op3(8),
      \MEM_DataBus_Write_Data_reg[24]\(22) => ex_op3(9),
      \MEM_DataBus_Write_Data_reg[24]\(21) => ex_op3(10),
      \MEM_DataBus_Write_Data_reg[24]\(20) => ex_op3(11),
      \MEM_DataBus_Write_Data_reg[24]\(19) => ex_op3(12),
      \MEM_DataBus_Write_Data_reg[24]\(18) => ex_op3(13),
      \MEM_DataBus_Write_Data_reg[24]\(17) => ex_op3(14),
      \MEM_DataBus_Write_Data_reg[24]\(16) => ex_op3(15),
      \MEM_DataBus_Write_Data_reg[24]\(15) => ex_op3(16),
      \MEM_DataBus_Write_Data_reg[24]\(14) => ex_op3(17),
      \MEM_DataBus_Write_Data_reg[24]\(13) => ex_op3(18),
      \MEM_DataBus_Write_Data_reg[24]\(12) => ex_op3(19),
      \MEM_DataBus_Write_Data_reg[24]\(11) => ex_op3(20),
      \MEM_DataBus_Write_Data_reg[24]\(10) => ex_op3(21),
      \MEM_DataBus_Write_Data_reg[24]\(9) => ex_op3(22),
      \MEM_DataBus_Write_Data_reg[24]\(8) => ex_op3(23),
      \MEM_DataBus_Write_Data_reg[24]\(7) => ex_op3(24),
      \MEM_DataBus_Write_Data_reg[24]\(6) => ex_op3(25),
      \MEM_DataBus_Write_Data_reg[24]\(5) => ex_op3(26),
      \MEM_DataBus_Write_Data_reg[24]\(4) => ex_op3(27),
      \MEM_DataBus_Write_Data_reg[24]\(3) => ex_op3(28),
      \MEM_DataBus_Write_Data_reg[24]\(2) => ex_op3(29),
      \MEM_DataBus_Write_Data_reg[24]\(1) => ex_op3(30),
      \MEM_DataBus_Write_Data_reg[24]\(0) => ex_op3(31),
      MEM_Fwd(5) => MEM_Fwd(0),
      MEM_Fwd(4) => MEM_Fwd(24),
      MEM_Fwd(3) => MEM_Fwd(26),
      MEM_Fwd(2) => MEM_Fwd(28),
      MEM_Fwd(1) => MEM_Fwd(29),
      MEM_Fwd(0) => MEM_Fwd(30),
      MEM_PipeRun => \^d\(0),
      MEM_Sel_MSR => mem_sel_msr,
      MEM_WB_Sel_Mem_PC => MEM_WB_Sel_Mem_PC,
      M_AXI_DC_RDATA(31 downto 0) => M_AXI_DC_RDATA(31 downto 0),
      OF_GPR_Op1_Rd_Addr(0 to 4) => of_gpr_op1_rd_addr(0 to 4),
      OF_GPR_Op2_Rd_Addr(0 to 4) => of_gpr_op2_rd_addr(0 to 4),
      OF_GPR_Op3_Rd_Addr(0 to 4) => of_gpr_op3_rd_addr(0 to 4),
      OF_Imm_Data(10) => of_imm_data(5),
      OF_Imm_Data(9) => of_imm_data(6),
      OF_Imm_Data(8) => of_imm_data(7),
      OF_Imm_Data(7) => of_imm_data(8),
      OF_Imm_Data(6) => of_imm_data(9),
      OF_Imm_Data(5) => of_imm_data(10),
      OF_Imm_Data(4) => of_imm_data(11),
      OF_Imm_Data(3) => of_imm_data(12),
      OF_Imm_Data(2) => of_imm_data(13),
      OF_Imm_Data(1) => of_imm_data(14),
      OF_Imm_Data(0) => of_imm_data(15),
      OF_PipeRun => \^d\(2),
      \Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg\ => \Use_Debug_Logic.Master_Core.Debug_Perf_n_40\,
      Q(1) => ex_alu_op(0),
      Q(0) => ex_alu_op(1),
      R => \Data_Flow_Logic_I/R\,
      SR(0) => \Data_Flow_Logic_I/WB_MEM_Result0\,
      \Using_FPGA.Native\(31) => ex_op1_i(0),
      \Using_FPGA.Native\(30) => ex_op1_i(1),
      \Using_FPGA.Native\(29) => ex_op1_i(2),
      \Using_FPGA.Native\(28) => ex_op1_i(3),
      \Using_FPGA.Native\(27) => ex_op1_i(4),
      \Using_FPGA.Native\(26) => ex_op1_i(5),
      \Using_FPGA.Native\(25) => ex_op1_i(6),
      \Using_FPGA.Native\(24) => ex_op1_i(7),
      \Using_FPGA.Native\(23) => ex_op1_i(8),
      \Using_FPGA.Native\(22) => ex_op1_i(9),
      \Using_FPGA.Native\(21) => ex_op1_i(10),
      \Using_FPGA.Native\(20) => ex_op1_i(11),
      \Using_FPGA.Native\(19) => ex_op1_i(12),
      \Using_FPGA.Native\(18) => ex_op1_i(13),
      \Using_FPGA.Native\(17) => ex_op1_i(14),
      \Using_FPGA.Native\(16) => ex_op1_i(15),
      \Using_FPGA.Native\(15) => ex_op1_i(16),
      \Using_FPGA.Native\(14) => ex_op1_i(17),
      \Using_FPGA.Native\(13) => ex_op1_i(18),
      \Using_FPGA.Native\(12) => ex_op1_i(19),
      \Using_FPGA.Native\(11) => ex_op1_i(20),
      \Using_FPGA.Native\(10) => ex_op1_i(21),
      \Using_FPGA.Native\(9) => ex_op1_i(22),
      \Using_FPGA.Native\(8) => ex_op1_i(23),
      \Using_FPGA.Native\(7) => ex_op1_i(24),
      \Using_FPGA.Native\(6) => ex_op1_i(25),
      \Using_FPGA.Native\(5) => ex_op1_i(26),
      \Using_FPGA.Native\(4) => ex_op1_i(27),
      \Using_FPGA.Native\(3) => ex_op1_i(28),
      \Using_FPGA.Native\(2) => ex_op1_i(29),
      \Using_FPGA.Native\(1) => ex_op1_i(30),
      \Using_FPGA.Native\(0) => ex_op1_i(31),
      \Using_FPGA.Native_0\ => Data_Flow_I_n_33,
      \Using_FPGA.Native_1\ => Data_Flow_I_n_69,
      \Using_FPGA.Native_10\ => Decode_I_n_314,
      \Using_FPGA.Native_11\ => Decode_I_n_313,
      \Using_FPGA.Native_12\ => Decode_I_n_312,
      \Using_FPGA.Native_13\ => Decode_I_n_311,
      \Using_FPGA.Native_14\ => Decode_I_n_310,
      \Using_FPGA.Native_15\ => Decode_I_n_309,
      \Using_FPGA.Native_16\ => Decode_I_n_308,
      \Using_FPGA.Native_17\ => Decode_I_n_307,
      \Using_FPGA.Native_18\ => Decode_I_n_306,
      \Using_FPGA.Native_19\ => Decode_I_n_305,
      \Using_FPGA.Native_2\ => Data_Flow_I_n_70,
      \Using_FPGA.Native_20\ => Decode_I_n_304,
      \Using_FPGA.Native_21\ => Decode_I_n_303,
      \Using_FPGA.Native_22\ => Decode_I_n_302,
      \Using_FPGA.Native_23\ => Decode_I_n_301,
      \Using_FPGA.Native_24\ => Decode_I_n_300,
      \Using_FPGA.Native_25\ => Decode_I_n_299,
      \Using_FPGA.Native_26\ => Decode_I_n_298,
      \Using_FPGA.Native_27\ => Decode_I_n_297,
      \Using_FPGA.Native_28\ => Decode_I_n_296,
      \Using_FPGA.Native_29\ => Decode_I_n_295,
      \Using_FPGA.Native_3\ => Data_Flow_I_n_73,
      \Using_FPGA.Native_30\ => Decode_I_n_472,
      \Using_FPGA.Native_31\ => Decode_I_n_294,
      \Using_FPGA.Native_32\ => Decode_I_n_471,
      \Using_FPGA.Native_33\ => Decode_I_n_293,
      \Using_FPGA.Native_34\ => Decode_I_n_470,
      \Using_FPGA.Native_35\ => Decode_I_n_469,
      \Using_FPGA.Native_36\ => Decode_I_n_468,
      \Using_FPGA.Native_37\ => Decode_I_n_292,
      \Using_FPGA.Native_38\ => Decode_I_n_478,
      \Using_FPGA.Native_39\ => Decode_I_n_477,
      \Using_FPGA.Native_4\ => Data_Flow_I_n_74,
      \Using_FPGA.Native_40\ => Decode_I_n_476,
      \Using_FPGA.Native_41\ => Decode_I_n_475,
      \Using_FPGA.Native_42\ => Decode_I_n_474,
      \Using_FPGA.Native_43\ => Decode_I_n_481,
      \Using_FPGA.Native_44\ => Decode_I_n_479,
      \Using_FPGA.Native_45\ => Decode_I_n_482,
      \Using_FPGA.Native_46\ => Decode_I_n_487,
      \Using_FPGA.Native_47\ => Decode_I_n_486,
      \Using_FPGA.Native_48\(31 downto 0) => \^d\(445 downto 414),
      \Using_FPGA.Native_49\(0) => \msr_reg_i/wb_MSR_cmb\(30),
      \Using_FPGA.Native_5\ => Data_Flow_I_n_280,
      \Using_FPGA.Native_6\(0) => ex_op1_neg,
      \Using_FPGA.Native_7\ => Decode_I_n_317,
      \Using_FPGA.Native_8\ => Decode_I_n_316,
      \Using_FPGA.Native_9\ => Decode_I_n_315,
      WB_Byte_Access => wb_byte_access,
      WB_Doublet_Access_reg => \^d\(118),
      WB_Doublet_Access_reg_0 => \^d\(117),
      WB_Doublet_Access_reg_1 => \^d\(116),
      WB_Doublet_Access_reg_10 => \^d\(107),
      WB_Doublet_Access_reg_11 => \^d\(106),
      WB_Doublet_Access_reg_12 => \^d\(105),
      WB_Doublet_Access_reg_13 => \^d\(104),
      WB_Doublet_Access_reg_14 => \^d\(103),
      WB_Doublet_Access_reg_2 => \^d\(115),
      WB_Doublet_Access_reg_3 => \^d\(114),
      WB_Doublet_Access_reg_4 => \^d\(113),
      WB_Doublet_Access_reg_5 => \^d\(112),
      WB_Doublet_Access_reg_6 => \^d\(111),
      WB_Doublet_Access_reg_7 => \^d\(110),
      WB_Doublet_Access_reg_8 => \^d\(109),
      WB_Doublet_Access_reg_9 => \^d\(108),
      WB_GPR_Wr_Dbg => wb_gpr_wr_dbg,
      \WB_MEM_Result_reg[1]\(25) => mem_ex_result(1),
      \WB_MEM_Result_reg[1]\(24) => mem_ex_result(2),
      \WB_MEM_Result_reg[1]\(23) => mem_ex_result(3),
      \WB_MEM_Result_reg[1]\(22) => mem_ex_result(4),
      \WB_MEM_Result_reg[1]\(21) => mem_ex_result(5),
      \WB_MEM_Result_reg[1]\(20) => mem_ex_result(6),
      \WB_MEM_Result_reg[1]\(19) => mem_ex_result(7),
      \WB_MEM_Result_reg[1]\(18) => mem_ex_result(8),
      \WB_MEM_Result_reg[1]\(17) => mem_ex_result(9),
      \WB_MEM_Result_reg[1]\(16) => mem_ex_result(10),
      \WB_MEM_Result_reg[1]\(15) => mem_ex_result(11),
      \WB_MEM_Result_reg[1]\(14) => mem_ex_result(12),
      \WB_MEM_Result_reg[1]\(13) => mem_ex_result(13),
      \WB_MEM_Result_reg[1]\(12) => mem_ex_result(14),
      \WB_MEM_Result_reg[1]\(11) => mem_ex_result(15),
      \WB_MEM_Result_reg[1]\(10) => mem_ex_result(16),
      \WB_MEM_Result_reg[1]\(9) => mem_ex_result(17),
      \WB_MEM_Result_reg[1]\(8) => mem_ex_result(18),
      \WB_MEM_Result_reg[1]\(7) => mem_ex_result(19),
      \WB_MEM_Result_reg[1]\(6) => mem_ex_result(20),
      \WB_MEM_Result_reg[1]\(5) => mem_ex_result(21),
      \WB_MEM_Result_reg[1]\(4) => mem_ex_result(22),
      \WB_MEM_Result_reg[1]\(3) => mem_ex_result(23),
      \WB_MEM_Result_reg[1]\(2) => mem_ex_result(25),
      \WB_MEM_Result_reg[1]\(1) => mem_ex_result(27),
      \WB_MEM_Result_reg[1]\(0) => mem_ex_result(31),
      \WB_MEM_Result_reg[30]\ => Data_Flow_I_n_67,
      WB_PipeRun => wb_piperun,
      \data_rd_reg_reg[16]\(15) => Data_Flow_I_n_216,
      \data_rd_reg_reg[16]\(14) => Data_Flow_I_n_217,
      \data_rd_reg_reg[16]\(13) => Data_Flow_I_n_218,
      \data_rd_reg_reg[16]\(12) => Data_Flow_I_n_219,
      \data_rd_reg_reg[16]\(11) => Data_Flow_I_n_220,
      \data_rd_reg_reg[16]\(10) => Data_Flow_I_n_221,
      \data_rd_reg_reg[16]\(9) => Data_Flow_I_n_222,
      \data_rd_reg_reg[16]\(8) => Data_Flow_I_n_223,
      \data_rd_reg_reg[16]\(7) => Data_Flow_I_n_224,
      \data_rd_reg_reg[16]\(6) => Data_Flow_I_n_225,
      \data_rd_reg_reg[16]\(5) => Data_Flow_I_n_226,
      \data_rd_reg_reg[16]\(4) => Data_Flow_I_n_227,
      \data_rd_reg_reg[16]\(3) => Data_Flow_I_n_228,
      \data_rd_reg_reg[16]\(2) => Data_Flow_I_n_229,
      \data_rd_reg_reg[16]\(1) => Data_Flow_I_n_230,
      \data_rd_reg_reg[16]\(0) => Data_Flow_I_n_231,
      ex_MSR(0) => ex_MSR(24),
      ex_MTS_MSR => ex_MTS_MSR,
      ex_databus_access => ex_databus_access,
      ex_move_to_MSR_instr => ex_move_to_MSR_instr,
      ex_sel_alu_i_reg(31) => \Operand_Select_I/of_op2\(0),
      ex_sel_alu_i_reg(30) => \Operand_Select_I/of_op2\(1),
      ex_sel_alu_i_reg(29) => \Operand_Select_I/of_op2\(2),
      ex_sel_alu_i_reg(28) => \Operand_Select_I/of_op2\(3),
      ex_sel_alu_i_reg(27) => \Operand_Select_I/of_op2\(4),
      ex_sel_alu_i_reg(26) => \Operand_Select_I/of_op2\(5),
      ex_sel_alu_i_reg(25) => \Operand_Select_I/of_op2\(6),
      ex_sel_alu_i_reg(24) => \Operand_Select_I/of_op2\(7),
      ex_sel_alu_i_reg(23) => \Operand_Select_I/of_op2\(8),
      ex_sel_alu_i_reg(22) => \Operand_Select_I/of_op2\(9),
      ex_sel_alu_i_reg(21) => \Operand_Select_I/of_op2\(10),
      ex_sel_alu_i_reg(20) => \Operand_Select_I/of_op2\(11),
      ex_sel_alu_i_reg(19) => \Operand_Select_I/of_op2\(12),
      ex_sel_alu_i_reg(18) => \Operand_Select_I/of_op2\(13),
      ex_sel_alu_i_reg(17) => \Operand_Select_I/of_op2\(14),
      ex_sel_alu_i_reg(16) => \Operand_Select_I/of_op2\(15),
      ex_sel_alu_i_reg(15) => \Operand_Select_I/of_op2\(16),
      ex_sel_alu_i_reg(14) => \Operand_Select_I/of_op2\(17),
      ex_sel_alu_i_reg(13) => \Operand_Select_I/of_op2\(18),
      ex_sel_alu_i_reg(12) => \Operand_Select_I/of_op2\(19),
      ex_sel_alu_i_reg(11) => \Operand_Select_I/of_op2\(20),
      ex_sel_alu_i_reg(10) => \Operand_Select_I/of_op2\(21),
      ex_sel_alu_i_reg(9) => \Operand_Select_I/of_op2\(22),
      ex_sel_alu_i_reg(8) => \Operand_Select_I/of_op2\(23),
      ex_sel_alu_i_reg(7) => \Operand_Select_I/of_op2\(24),
      ex_sel_alu_i_reg(6) => \Operand_Select_I/of_op2\(25),
      ex_sel_alu_i_reg(5) => \Operand_Select_I/of_op2\(26),
      ex_sel_alu_i_reg(4) => \Operand_Select_I/of_op2\(27),
      ex_sel_alu_i_reg(3) => \Operand_Select_I/of_op2\(28),
      ex_sel_alu_i_reg(2) => \Operand_Select_I/of_op2\(29),
      ex_sel_alu_i_reg(1) => \Operand_Select_I/of_op2\(30),
      ex_sel_alu_i_reg(0) => \Operand_Select_I/of_op2\(31),
      ex_sel_alu_i_reg_0(31) => \Operand_Select_I/of_op3\(0),
      ex_sel_alu_i_reg_0(30) => \Operand_Select_I/of_op3\(1),
      ex_sel_alu_i_reg_0(29) => \Operand_Select_I/of_op3\(2),
      ex_sel_alu_i_reg_0(28) => \Operand_Select_I/of_op3\(3),
      ex_sel_alu_i_reg_0(27) => \Operand_Select_I/of_op3\(4),
      ex_sel_alu_i_reg_0(26) => \Operand_Select_I/of_op3\(5),
      ex_sel_alu_i_reg_0(25) => \Operand_Select_I/of_op3\(6),
      ex_sel_alu_i_reg_0(24) => \Operand_Select_I/of_op3\(7),
      ex_sel_alu_i_reg_0(23) => \Operand_Select_I/of_op3\(8),
      ex_sel_alu_i_reg_0(22) => \Operand_Select_I/of_op3\(9),
      ex_sel_alu_i_reg_0(21) => \Operand_Select_I/of_op3\(10),
      ex_sel_alu_i_reg_0(20) => \Operand_Select_I/of_op3\(11),
      ex_sel_alu_i_reg_0(19) => \Operand_Select_I/of_op3\(12),
      ex_sel_alu_i_reg_0(18) => \Operand_Select_I/of_op3\(13),
      ex_sel_alu_i_reg_0(17) => \Operand_Select_I/of_op3\(14),
      ex_sel_alu_i_reg_0(16) => \Operand_Select_I/of_op3\(15),
      ex_sel_alu_i_reg_0(15) => \Operand_Select_I/of_op3\(16),
      ex_sel_alu_i_reg_0(14) => \Operand_Select_I/of_op3\(17),
      ex_sel_alu_i_reg_0(13) => \Operand_Select_I/of_op3\(18),
      ex_sel_alu_i_reg_0(12) => \Operand_Select_I/of_op3\(19),
      ex_sel_alu_i_reg_0(11) => \Operand_Select_I/of_op3\(20),
      ex_sel_alu_i_reg_0(10) => \Operand_Select_I/of_op3\(21),
      ex_sel_alu_i_reg_0(9) => \Operand_Select_I/of_op3\(22),
      ex_sel_alu_i_reg_0(8) => \Operand_Select_I/of_op3\(23),
      ex_sel_alu_i_reg_0(7) => \Operand_Select_I/of_op3\(24),
      ex_sel_alu_i_reg_0(6) => \Operand_Select_I/of_op3\(25),
      ex_sel_alu_i_reg_0(5) => \Operand_Select_I/of_op3\(26),
      ex_sel_alu_i_reg_0(4) => \Operand_Select_I/of_op3\(27),
      ex_sel_alu_i_reg_0(3) => \Operand_Select_I/of_op3\(28),
      ex_sel_alu_i_reg_0(2) => \Operand_Select_I/of_op3\(29),
      ex_sel_alu_i_reg_0(1) => \Operand_Select_I/of_op3\(30),
      ex_sel_alu_i_reg_0(0) => \Operand_Select_I/of_op3\(31),
      ex_valid_reg => \^using_lwx_swx_instr.ex_reservation_reg\,
      in0 => Decode_I_n_485,
      incoming_data_valid => incoming_data_valid,
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => lopt_2,
      mem_byte_access => mem_byte_access,
      mem_byte_access_reg(0) => Decode_I_n_522,
      mem_doublet_access => mem_doublet_access,
      \mem_pc_i_reg[0]\(31) => MEM_PC(0),
      \mem_pc_i_reg[0]\(30) => MEM_PC(1),
      \mem_pc_i_reg[0]\(29) => MEM_PC(2),
      \mem_pc_i_reg[0]\(28) => MEM_PC(3),
      \mem_pc_i_reg[0]\(27) => MEM_PC(4),
      \mem_pc_i_reg[0]\(26) => MEM_PC(5),
      \mem_pc_i_reg[0]\(25) => MEM_PC(6),
      \mem_pc_i_reg[0]\(24) => MEM_PC(7),
      \mem_pc_i_reg[0]\(23) => MEM_PC(8),
      \mem_pc_i_reg[0]\(22) => MEM_PC(9),
      \mem_pc_i_reg[0]\(21) => MEM_PC(10),
      \mem_pc_i_reg[0]\(20) => MEM_PC(11),
      \mem_pc_i_reg[0]\(19) => MEM_PC(12),
      \mem_pc_i_reg[0]\(18) => MEM_PC(13),
      \mem_pc_i_reg[0]\(17) => MEM_PC(14),
      \mem_pc_i_reg[0]\(16) => MEM_PC(15),
      \mem_pc_i_reg[0]\(15) => MEM_PC(16),
      \mem_pc_i_reg[0]\(14) => MEM_PC(17),
      \mem_pc_i_reg[0]\(13) => MEM_PC(18),
      \mem_pc_i_reg[0]\(12) => MEM_PC(19),
      \mem_pc_i_reg[0]\(11) => MEM_PC(20),
      \mem_pc_i_reg[0]\(10) => MEM_PC(21),
      \mem_pc_i_reg[0]\(9) => MEM_PC(22),
      \mem_pc_i_reg[0]\(8) => MEM_PC(23),
      \mem_pc_i_reg[0]\(7) => MEM_PC(24),
      \mem_pc_i_reg[0]\(6) => MEM_PC(25),
      \mem_pc_i_reg[0]\(5) => MEM_PC(26),
      \mem_pc_i_reg[0]\(4) => MEM_PC(27),
      \mem_pc_i_reg[0]\(3) => MEM_PC(28),
      \mem_pc_i_reg[0]\(2) => MEM_PC(29),
      \mem_pc_i_reg[0]\(1) => MEM_PC(30),
      \mem_pc_i_reg[0]\(0) => MEM_PC(31),
      mem_reverse_byteorder => \Byte_Doublet_Handle_gti_I/mem_reverse_byteorder\,
      mem_valid_req0 => mem_valid_req0,
      of_MSR(1) => of_MSR(28),
      of_MSR(0) => of_MSR(30),
      of_op1_sel_spr => of_op1_sel_spr,
      \out\ => \Shift_Logic_Module_I/I4\,
      p_26_in => p_26_in,
      read_register_MSR_1_reg => \Use_Debug_Logic.Master_Core.Debug_Perf_n_39\,
      swap_result(23) => swap_result(8),
      swap_result(22) => swap_result(9),
      swap_result(21) => swap_result(10),
      swap_result(20) => swap_result(11),
      swap_result(19) => swap_result(12),
      swap_result(18) => swap_result(13),
      swap_result(17) => swap_result(14),
      swap_result(16) => swap_result(15),
      swap_result(15) => swap_result(16),
      swap_result(14) => swap_result(17),
      swap_result(13) => swap_result(18),
      swap_result(12) => swap_result(19),
      swap_result(11) => swap_result(20),
      swap_result(10) => swap_result(21),
      swap_result(9) => swap_result(22),
      swap_result(8) => swap_result(23),
      swap_result(7) => swap_result(24),
      swap_result(6) => swap_result(25),
      swap_result(5) => swap_result(26),
      swap_result(4) => swap_result(27),
      swap_result(3) => swap_result(28),
      swap_result(2) => swap_result(29),
      swap_result(1) => swap_result(30),
      swap_result(0) => swap_result(31),
      swap_result_reg(0 to 7) => swap_result_reg(0 to 7),
      sync_reset => sync_reset,
      wb_MSR_Clear_IE => wb_MSR_Clear_IE,
      \wb_MSR_i_reg[24]\ => Data_Flow_I_n_63,
      \wb_MSR_i_reg[26]\ => Data_Flow_I_n_64,
      \wb_MSR_i_reg[28]\ => Data_Flow_I_n_65,
      \wb_MSR_i_reg[29]\ => Data_Flow_I_n_66,
      wb_exception_i_reg => \^d\(86),
      \wb_exception_kind_i_reg[28]\(0) => \^d\(85),
      wb_read_lsb_1_sel(0) => \Byte_Doublet_Handle_gti_I/wb_read_lsb_1_sel\(0),
      \wb_read_lsb_1_sel_reg[0]\(0) => \Byte_Doublet_Handle_gti_I/p_0_in\,
      \wb_read_lsb_sel_reg[1]\ => \Use_DBUS.DAXI_Interface_I1_n_7\,
      \wb_read_lsb_sel_reg[1]_0\ => \Use_DBUS.DAXI_Interface_I1_n_9\,
      \wb_read_lsb_sel_reg[1]_1\ => \Use_DBUS.DAXI_Interface_I1_n_11\,
      \wb_read_lsb_sel_reg[1]_2\ => \Use_DBUS.DAXI_Interface_I1_n_13\,
      \wb_read_lsb_sel_reg[1]_3\ => \Use_DBUS.DAXI_Interface_I1_n_14\,
      \wb_read_lsb_sel_reg[1]_4\ => \Use_DBUS.DAXI_Interface_I1_n_12\,
      \wb_read_lsb_sel_reg[1]_5\ => \Use_DBUS.DAXI_Interface_I1_n_10\,
      \wb_read_lsb_sel_reg[1]_6\ => \Use_DBUS.DAXI_Interface_I1_n_8\,
      wb_read_msb_doublet_sel => \Byte_Doublet_Handle_gti_I/wb_read_msb_doublet_sel\,
      wb_read_msb_doublet_sel_reg => \Use_DBUS.DAXI_Interface_I1_n_15\,
      wb_read_msb_doublet_sel_reg_0 => \Use_DBUS.DAXI_Interface_I1_n_17\,
      wb_read_msb_doublet_sel_reg_1 => \Use_DBUS.DAXI_Interface_I1_n_19\,
      wb_read_msb_doublet_sel_reg_2 => \Use_DBUS.DAXI_Interface_I1_n_21\,
      wb_read_msb_doublet_sel_reg_3 => \Use_DBUS.DAXI_Interface_I1_n_22\,
      wb_read_msb_doublet_sel_reg_4 => \Use_DBUS.DAXI_Interface_I1_n_20\,
      wb_read_msb_doublet_sel_reg_5 => \Use_DBUS.DAXI_Interface_I1_n_18\,
      wb_read_msb_doublet_sel_reg_6 => \Use_DBUS.DAXI_Interface_I1_n_16\,
      wb_reset_reg => \^d\(129)
    );
Decode_I: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Decode_gti
     port map (
      Address(0 to 31) => of_pc(0 to 31),
      CO(0) => dcache_data_strobe_sel1331_in,
      Clk => Clk,
      \Comp_Carry_Chain[1].carry_sel_reg\ => \mem_tag_miss_comparator/Comp_Carry_Chain[1].carry_sel_reg\,
      \Comp_Carry_Chain[1].carry_sel_reg_2\ => \mem_tag_hit_comparator/Comp_Carry_Chain[1].carry_sel_reg\,
      \Comp_Carry_Chain[2].carry_sel_reg\ => \mem_tag_miss_comparator/Comp_Carry_Chain[2].carry_sel_reg\,
      \Comp_Carry_Chain[2].carry_sel_reg_1\ => \mem_tag_hit_comparator/Comp_Carry_Chain[2].carry_sel_reg\,
      \Comp_Carry_Chain[3].carry_sel_reg\ => \mem_tag_miss_comparator/Comp_Carry_Chain[3].carry_sel_reg\,
      \Comp_Carry_Chain[3].carry_sel_reg_0\ => \mem_tag_hit_comparator/Comp_Carry_Chain[3].carry_sel_reg\,
      D(160 downto 159) => \^d\(512 downto 511),
      D(158 downto 127) => \^d\(509 downto 478),
      D(126 downto 95) => \^d\(445 downto 414),
      D(94 downto 93) => \^d\(412 downto 411),
      D(92 downto 61) => \^d\(406 downto 375),
      D(60 downto 28) => \^d\(194 downto 162),
      D(27 downto 22) => \^d\(129 downto 124),
      D(21 downto 6) => \^d\(118 downto 103),
      D(5 downto 0) => \^d\(86 downto 81),
      DIBDI(0) => DATA_INB(4),
      E(0) => Decode_I_n_318,
      ENB1_out => ENB1_out,
      EX_ALU_Sel_Logic => EX_ALU_Sel_Logic,
      \EX_Branch_CMP_Op1_reg[0]\(31) => \Operand_Select_I/I0\,
      \EX_Branch_CMP_Op1_reg[0]\(30) => Decode_I_n_437,
      \EX_Branch_CMP_Op1_reg[0]\(29) => Decode_I_n_438,
      \EX_Branch_CMP_Op1_reg[0]\(28) => Decode_I_n_439,
      \EX_Branch_CMP_Op1_reg[0]\(27) => Decode_I_n_440,
      \EX_Branch_CMP_Op1_reg[0]\(26) => Decode_I_n_441,
      \EX_Branch_CMP_Op1_reg[0]\(25) => Decode_I_n_442,
      \EX_Branch_CMP_Op1_reg[0]\(24) => Decode_I_n_443,
      \EX_Branch_CMP_Op1_reg[0]\(23) => Decode_I_n_444,
      \EX_Branch_CMP_Op1_reg[0]\(22) => Decode_I_n_445,
      \EX_Branch_CMP_Op1_reg[0]\(21) => Decode_I_n_446,
      \EX_Branch_CMP_Op1_reg[0]\(20) => Decode_I_n_447,
      \EX_Branch_CMP_Op1_reg[0]\(19) => Decode_I_n_448,
      \EX_Branch_CMP_Op1_reg[0]\(18) => Decode_I_n_449,
      \EX_Branch_CMP_Op1_reg[0]\(17) => Decode_I_n_450,
      \EX_Branch_CMP_Op1_reg[0]\(16) => Decode_I_n_451,
      \EX_Branch_CMP_Op1_reg[0]\(15) => Decode_I_n_452,
      \EX_Branch_CMP_Op1_reg[0]\(14) => Decode_I_n_453,
      \EX_Branch_CMP_Op1_reg[0]\(13) => Decode_I_n_454,
      \EX_Branch_CMP_Op1_reg[0]\(12) => Decode_I_n_455,
      \EX_Branch_CMP_Op1_reg[0]\(11) => Decode_I_n_456,
      \EX_Branch_CMP_Op1_reg[0]\(10) => Decode_I_n_457,
      \EX_Branch_CMP_Op1_reg[0]\(9) => Decode_I_n_458,
      \EX_Branch_CMP_Op1_reg[0]\(8) => Decode_I_n_459,
      \EX_Branch_CMP_Op1_reg[0]\(7) => Decode_I_n_460,
      \EX_Branch_CMP_Op1_reg[0]\(6) => Decode_I_n_461,
      \EX_Branch_CMP_Op1_reg[0]\(5) => Decode_I_n_462,
      \EX_Branch_CMP_Op1_reg[0]\(4) => Decode_I_n_463,
      \EX_Branch_CMP_Op1_reg[0]\(3) => Decode_I_n_464,
      \EX_Branch_CMP_Op1_reg[0]\(2) => Decode_I_n_465,
      \EX_Branch_CMP_Op1_reg[0]\(1) => Decode_I_n_466,
      \EX_Branch_CMP_Op1_reg[0]\(0) => Decode_I_n_467,
      \EX_Branch_CMP_Op1_reg[0]_0\(0) => ex_op1_neg,
      EX_Byte_Access => ex_byte_access,
      EX_CMP_Op => ex_cmp_op,
      EX_Doublet_Access => ex_doublet_access,
      EX_Enable_ALU => EX_Enable_ALU,
      EX_Fwd(0 to 31) => EX_Fwd(0 to 31),
      EX_Op1_CMP_Equal => ex_op1_cmp_equal,
      EX_Op1_CMP_Equal_n => ex_op1_cmp_equal_n,
      EX_Op1_Zero => ex_op1_zero,
      \EX_Op1_reg[0]\(31) => ex_op1_i(0),
      \EX_Op1_reg[0]\(30) => ex_op1_i(1),
      \EX_Op1_reg[0]\(29) => ex_op1_i(2),
      \EX_Op1_reg[0]\(28) => ex_op1_i(3),
      \EX_Op1_reg[0]\(27) => ex_op1_i(4),
      \EX_Op1_reg[0]\(26) => ex_op1_i(5),
      \EX_Op1_reg[0]\(25) => ex_op1_i(6),
      \EX_Op1_reg[0]\(24) => ex_op1_i(7),
      \EX_Op1_reg[0]\(23) => ex_op1_i(8),
      \EX_Op1_reg[0]\(22) => ex_op1_i(9),
      \EX_Op1_reg[0]\(21) => ex_op1_i(10),
      \EX_Op1_reg[0]\(20) => ex_op1_i(11),
      \EX_Op1_reg[0]\(19) => ex_op1_i(12),
      \EX_Op1_reg[0]\(18) => ex_op1_i(13),
      \EX_Op1_reg[0]\(17) => ex_op1_i(14),
      \EX_Op1_reg[0]\(16) => ex_op1_i(15),
      \EX_Op1_reg[0]\(15) => ex_op1_i(16),
      \EX_Op1_reg[0]\(14) => ex_op1_i(17),
      \EX_Op1_reg[0]\(13) => ex_op1_i(18),
      \EX_Op1_reg[0]\(12) => ex_op1_i(19),
      \EX_Op1_reg[0]\(11) => ex_op1_i(20),
      \EX_Op1_reg[0]\(10) => ex_op1_i(21),
      \EX_Op1_reg[0]\(9) => ex_op1_i(22),
      \EX_Op1_reg[0]\(8) => ex_op1_i(23),
      \EX_Op1_reg[0]\(7) => ex_op1_i(24),
      \EX_Op1_reg[0]\(6) => ex_op1_i(25),
      \EX_Op1_reg[0]\(5) => ex_op1_i(26),
      \EX_Op1_reg[0]\(4) => ex_op1_i(27),
      \EX_Op1_reg[0]\(3) => ex_op1_i(28),
      \EX_Op1_reg[0]\(2) => ex_op1_i(29),
      \EX_Op1_reg[0]\(1) => ex_op1_i(30),
      \EX_Op1_reg[0]\(0) => ex_op1_i(31),
      \EX_Op1_reg[10]\ => Decode_I_n_308,
      \EX_Op1_reg[11]\ => Decode_I_n_307,
      \EX_Op1_reg[12]\ => Decode_I_n_306,
      \EX_Op1_reg[13]\ => Decode_I_n_305,
      \EX_Op1_reg[14]\ => Decode_I_n_304,
      \EX_Op1_reg[15]\ => Decode_I_n_303,
      \EX_Op1_reg[16]\ => Decode_I_n_302,
      \EX_Op1_reg[17]\ => Decode_I_n_301,
      \EX_Op1_reg[18]\ => Decode_I_n_300,
      \EX_Op1_reg[19]\ => Decode_I_n_299,
      \EX_Op1_reg[1]\ => Decode_I_n_317,
      \EX_Op1_reg[20]\ => Decode_I_n_298,
      \EX_Op1_reg[21]\ => Decode_I_n_297,
      \EX_Op1_reg[22]\ => Decode_I_n_296,
      \EX_Op1_reg[23]\ => Decode_I_n_295,
      \EX_Op1_reg[24]\ => Decode_I_n_472,
      \EX_Op1_reg[24]_0\ => Data_Flow_I_n_33,
      \EX_Op1_reg[25]\ => Decode_I_n_294,
      \EX_Op1_reg[26]\ => Decode_I_n_471,
      \EX_Op1_reg[27]\ => Decode_I_n_293,
      \EX_Op1_reg[28]\ => Decode_I_n_470,
      \EX_Op1_reg[29]\ => Decode_I_n_469,
      \EX_Op1_reg[29]_0\ => Data_Flow_I_n_280,
      \EX_Op1_reg[2]\ => Decode_I_n_316,
      \EX_Op1_reg[30]\ => Decode_I_n_468,
      \EX_Op1_reg[31]\ => Decode_I_n_292,
      \EX_Op1_reg[3]\ => Decode_I_n_315,
      \EX_Op1_reg[4]\ => Decode_I_n_314,
      \EX_Op1_reg[5]\ => Decode_I_n_313,
      \EX_Op1_reg[6]\ => Decode_I_n_312,
      \EX_Op1_reg[7]\ => Decode_I_n_311,
      \EX_Op1_reg[8]\ => Decode_I_n_310,
      \EX_Op1_reg[9]\ => Decode_I_n_309,
      \EX_Op2_reg[0]\(31) => \Operand_Select_I/of_op2\(0),
      \EX_Op2_reg[0]\(30) => \Operand_Select_I/of_op2\(1),
      \EX_Op2_reg[0]\(29) => \Operand_Select_I/of_op2\(2),
      \EX_Op2_reg[0]\(28) => \Operand_Select_I/of_op2\(3),
      \EX_Op2_reg[0]\(27) => \Operand_Select_I/of_op2\(4),
      \EX_Op2_reg[0]\(26) => \Operand_Select_I/of_op2\(5),
      \EX_Op2_reg[0]\(25) => \Operand_Select_I/of_op2\(6),
      \EX_Op2_reg[0]\(24) => \Operand_Select_I/of_op2\(7),
      \EX_Op2_reg[0]\(23) => \Operand_Select_I/of_op2\(8),
      \EX_Op2_reg[0]\(22) => \Operand_Select_I/of_op2\(9),
      \EX_Op2_reg[0]\(21) => \Operand_Select_I/of_op2\(10),
      \EX_Op2_reg[0]\(20) => \Operand_Select_I/of_op2\(11),
      \EX_Op2_reg[0]\(19) => \Operand_Select_I/of_op2\(12),
      \EX_Op2_reg[0]\(18) => \Operand_Select_I/of_op2\(13),
      \EX_Op2_reg[0]\(17) => \Operand_Select_I/of_op2\(14),
      \EX_Op2_reg[0]\(16) => \Operand_Select_I/of_op2\(15),
      \EX_Op2_reg[0]\(15) => \Operand_Select_I/of_op2\(16),
      \EX_Op2_reg[0]\(14) => \Operand_Select_I/of_op2\(17),
      \EX_Op2_reg[0]\(13) => \Operand_Select_I/of_op2\(18),
      \EX_Op2_reg[0]\(12) => \Operand_Select_I/of_op2\(19),
      \EX_Op2_reg[0]\(11) => \Operand_Select_I/of_op2\(20),
      \EX_Op2_reg[0]\(10) => \Operand_Select_I/of_op2\(21),
      \EX_Op2_reg[0]\(9) => \Operand_Select_I/of_op2\(22),
      \EX_Op2_reg[0]\(8) => \Operand_Select_I/of_op2\(23),
      \EX_Op2_reg[0]\(7) => \Operand_Select_I/of_op2\(24),
      \EX_Op2_reg[0]\(6) => \Operand_Select_I/of_op2\(25),
      \EX_Op2_reg[0]\(5) => \Operand_Select_I/of_op2\(26),
      \EX_Op2_reg[0]\(4) => \Operand_Select_I/of_op2\(27),
      \EX_Op2_reg[0]\(3) => \Operand_Select_I/of_op2\(28),
      \EX_Op2_reg[0]\(2) => \Operand_Select_I/of_op2\(29),
      \EX_Op2_reg[0]\(1) => \Operand_Select_I/of_op2\(30),
      \EX_Op2_reg[0]\(0) => \Operand_Select_I/of_op2\(31),
      \EX_Op2_reg[0]_0\(65 downto 36) => \^d\(477 downto 448),
      \EX_Op2_reg[0]_0\(35) => \^d\(374),
      \EX_Op2_reg[0]_0\(34 downto 33) => \^d\(337 downto 336),
      \EX_Op2_reg[0]_0\(32 downto 17) => \^d\(161 downto 146),
      \EX_Op2_reg[0]_0\(16) => \^d\(122),
      \EX_Op2_reg[0]_0\(15 downto 0) => \^d\(102 downto 87),
      \EX_Op2_reg[30]\(1) => ex_alu_result(30),
      \EX_Op2_reg[30]\(0) => ex_alu_result(31),
      \EX_Op3_reg[0]\(31) => \Operand_Select_I/of_op3\(0),
      \EX_Op3_reg[0]\(30) => \Operand_Select_I/of_op3\(1),
      \EX_Op3_reg[0]\(29) => \Operand_Select_I/of_op3\(2),
      \EX_Op3_reg[0]\(28) => \Operand_Select_I/of_op3\(3),
      \EX_Op3_reg[0]\(27) => \Operand_Select_I/of_op3\(4),
      \EX_Op3_reg[0]\(26) => \Operand_Select_I/of_op3\(5),
      \EX_Op3_reg[0]\(25) => \Operand_Select_I/of_op3\(6),
      \EX_Op3_reg[0]\(24) => \Operand_Select_I/of_op3\(7),
      \EX_Op3_reg[0]\(23) => \Operand_Select_I/of_op3\(8),
      \EX_Op3_reg[0]\(22) => \Operand_Select_I/of_op3\(9),
      \EX_Op3_reg[0]\(21) => \Operand_Select_I/of_op3\(10),
      \EX_Op3_reg[0]\(20) => \Operand_Select_I/of_op3\(11),
      \EX_Op3_reg[0]\(19) => \Operand_Select_I/of_op3\(12),
      \EX_Op3_reg[0]\(18) => \Operand_Select_I/of_op3\(13),
      \EX_Op3_reg[0]\(17) => \Operand_Select_I/of_op3\(14),
      \EX_Op3_reg[0]\(16) => \Operand_Select_I/of_op3\(15),
      \EX_Op3_reg[0]\(15) => \Operand_Select_I/of_op3\(16),
      \EX_Op3_reg[0]\(14) => \Operand_Select_I/of_op3\(17),
      \EX_Op3_reg[0]\(13) => \Operand_Select_I/of_op3\(18),
      \EX_Op3_reg[0]\(12) => \Operand_Select_I/of_op3\(19),
      \EX_Op3_reg[0]\(11) => \Operand_Select_I/of_op3\(20),
      \EX_Op3_reg[0]\(10) => \Operand_Select_I/of_op3\(21),
      \EX_Op3_reg[0]\(9) => \Operand_Select_I/of_op3\(22),
      \EX_Op3_reg[0]\(8) => \Operand_Select_I/of_op3\(23),
      \EX_Op3_reg[0]\(7) => \Operand_Select_I/of_op3\(24),
      \EX_Op3_reg[0]\(6) => \Operand_Select_I/of_op3\(25),
      \EX_Op3_reg[0]\(5) => \Operand_Select_I/of_op3\(26),
      \EX_Op3_reg[0]\(4) => \Operand_Select_I/of_op3\(27),
      \EX_Op3_reg[0]\(3) => \Operand_Select_I/of_op3\(28),
      \EX_Op3_reg[0]\(2) => \Operand_Select_I/of_op3\(29),
      \EX_Op3_reg[0]\(1) => \Operand_Select_I/of_op3\(30),
      \EX_Op3_reg[0]\(0) => \Operand_Select_I/of_op3\(31),
      \EX_Op3_reg[0]_0\(31) => ex_op3(0),
      \EX_Op3_reg[0]_0\(30) => ex_op3(1),
      \EX_Op3_reg[0]_0\(29) => ex_op3(2),
      \EX_Op3_reg[0]_0\(28) => ex_op3(3),
      \EX_Op3_reg[0]_0\(27) => ex_op3(4),
      \EX_Op3_reg[0]_0\(26) => ex_op3(5),
      \EX_Op3_reg[0]_0\(25) => ex_op3(6),
      \EX_Op3_reg[0]_0\(24) => ex_op3(7),
      \EX_Op3_reg[0]_0\(23) => ex_op3(8),
      \EX_Op3_reg[0]_0\(22) => ex_op3(9),
      \EX_Op3_reg[0]_0\(21) => ex_op3(10),
      \EX_Op3_reg[0]_0\(20) => ex_op3(11),
      \EX_Op3_reg[0]_0\(19) => ex_op3(12),
      \EX_Op3_reg[0]_0\(18) => ex_op3(13),
      \EX_Op3_reg[0]_0\(17) => ex_op3(14),
      \EX_Op3_reg[0]_0\(16) => ex_op3(15),
      \EX_Op3_reg[0]_0\(15) => ex_op3(16),
      \EX_Op3_reg[0]_0\(14) => ex_op3(17),
      \EX_Op3_reg[0]_0\(13) => ex_op3(18),
      \EX_Op3_reg[0]_0\(12) => ex_op3(19),
      \EX_Op3_reg[0]_0\(11) => ex_op3(20),
      \EX_Op3_reg[0]_0\(10) => ex_op3(21),
      \EX_Op3_reg[0]_0\(9) => ex_op3(22),
      \EX_Op3_reg[0]_0\(8) => ex_op3(23),
      \EX_Op3_reg[0]_0\(7) => ex_op3(24),
      \EX_Op3_reg[0]_0\(6) => ex_op3(25),
      \EX_Op3_reg[0]_0\(5) => ex_op3(26),
      \EX_Op3_reg[0]_0\(4) => ex_op3(27),
      \EX_Op3_reg[0]_0\(3) => ex_op3(28),
      \EX_Op3_reg[0]_0\(2) => ex_op3(29),
      \EX_Op3_reg[0]_0\(1) => ex_op3(30),
      \EX_Op3_reg[0]_0\(0) => ex_op3(31),
      EX_PipeRun => \^d\(1),
      EX_Reverse_Mem_Access => ex_reverse_mem_access,
      EX_SWAP_BYTE_Instr => ex_swap_byte_instr,
      EX_Unsigned_Op => ex_unsigned_op,
      EX_Use_Carry => ex_use_carry,
      GPR_Op1(0 to 31) => gpr_op1(0 to 31),
      GPR_Op2(0 to 31) => gpr_op2(0 to 31),
      GPR_Op3(0 to 31) => gpr_op3(0 to 31),
      Hibernate => Hibernate,
      I041_out => \PreFetch_Buffer_I1/I041_out\,
      I1 => \Operand_Select_I/I1\,
      I1127_out => \PreFetch_Buffer_I1/I1127_out\,
      I1131_out => \PreFetch_Buffer_I1/I1131_out\,
      I1135_out => \PreFetch_Buffer_I1/I1135_out\,
      I1139_out => \PreFetch_Buffer_I1/I1139_out\,
      I1143_out => \PreFetch_Buffer_I1/I1143_out\,
      I1147_out => \PreFetch_Buffer_I1/I1147_out\,
      I1151_out => \PreFetch_Buffer_I1/I1151_out\,
      I1159_out => \PreFetch_Buffer_I1/I1159_out\,
      I139_out => \PreFetch_Buffer_I1/I139_out\,
      I143_out => \PreFetch_Buffer_I1/I143_out\,
      I147_out => \PreFetch_Buffer_I1/I147_out\,
      I151_out => \PreFetch_Buffer_I1/I151_out\,
      I155_out => \PreFetch_Buffer_I1/I155_out\,
      I159_out => \PreFetch_Buffer_I1/I159_out\,
      I163_out => \PreFetch_Buffer_I1/I163_out\,
      I167_out => \PreFetch_Buffer_I1/I167_out\,
      I171_out => \PreFetch_Buffer_I1/I171_out\,
      I175_out => \PreFetch_Buffer_I1/I175_out\,
      I179_out => \PreFetch_Buffer_I1/I179_out\,
      I183_out => \PreFetch_Buffer_I1/I183_out\,
      I1_3 => \exception_registers_I1/I1\,
      I_AS => \^d\(510),
      LO => ex_alu_carry,
      LOCKSTEP_Master_Out(1) => \^lockstep_master_out\(37),
      LOCKSTEP_Master_Out(0) => \^lockstep_master_out\(35),
      \MEM_DataBus_Addr_reg[9]_0\(1) => ex_alu_op(0),
      \MEM_DataBus_Addr_reg[9]_0\(0) => ex_alu_op(1),
      MEM_Fwd(5) => MEM_Fwd(0),
      MEM_Fwd(4) => MEM_Fwd(24),
      MEM_Fwd(3) => MEM_Fwd(26),
      MEM_Fwd(2) => MEM_Fwd(28),
      MEM_Fwd(1) => MEM_Fwd(29),
      MEM_Fwd(0) => MEM_Fwd(30),
      MEM_PipeRun => \^d\(0),
      MEM_Sel_MSR => mem_sel_msr,
      MEM_WB_Sel_Mem_PC => MEM_WB_Sel_Mem_PC,
      M_AXI_DP_ARREADY => M_AXI_DP_ARREADY,
      M_AXI_DP_ARVALID_i_reg => Decode_I_n_324,
      M_AXI_DP_AWREADY => M_AXI_DP_AWREADY,
      M_AXI_DP_AWVALID_i_reg => Decode_I_n_323,
      M_AXI_DP_BVALID => M_AXI_DP_BVALID,
      M_AXI_DP_RVALID => M_AXI_DP_RVALID,
      M_AXI_DP_WREADY => M_AXI_DP_WREADY,
      M_AXI_DP_WVALID_i_reg => Decode_I_n_322,
      \Not_Using_TLBS.instr_Addr_1_reg[0]\(29) => Decode_I_n_491,
      \Not_Using_TLBS.instr_Addr_1_reg[0]\(28) => Decode_I_n_492,
      \Not_Using_TLBS.instr_Addr_1_reg[0]\(27) => Decode_I_n_493,
      \Not_Using_TLBS.instr_Addr_1_reg[0]\(26) => Decode_I_n_494,
      \Not_Using_TLBS.instr_Addr_1_reg[0]\(25) => Decode_I_n_495,
      \Not_Using_TLBS.instr_Addr_1_reg[0]\(24) => Decode_I_n_496,
      \Not_Using_TLBS.instr_Addr_1_reg[0]\(23) => Decode_I_n_497,
      \Not_Using_TLBS.instr_Addr_1_reg[0]\(22) => Decode_I_n_498,
      \Not_Using_TLBS.instr_Addr_1_reg[0]\(21) => Decode_I_n_499,
      \Not_Using_TLBS.instr_Addr_1_reg[0]\(20) => Decode_I_n_500,
      \Not_Using_TLBS.instr_Addr_1_reg[0]\(19) => Decode_I_n_501,
      \Not_Using_TLBS.instr_Addr_1_reg[0]\(18) => Decode_I_n_502,
      \Not_Using_TLBS.instr_Addr_1_reg[0]\(17) => Decode_I_n_503,
      \Not_Using_TLBS.instr_Addr_1_reg[0]\(16) => Decode_I_n_504,
      \Not_Using_TLBS.instr_Addr_1_reg[0]\(15) => Decode_I_n_505,
      \Not_Using_TLBS.instr_Addr_1_reg[0]\(14) => Decode_I_n_506,
      \Not_Using_TLBS.instr_Addr_1_reg[0]\(13) => Decode_I_n_507,
      \Not_Using_TLBS.instr_Addr_1_reg[0]\(12) => ADDRA(0),
      \Not_Using_TLBS.instr_Addr_1_reg[0]\(11) => ADDRA(1),
      \Not_Using_TLBS.instr_Addr_1_reg[0]\(10) => ADDRA(2),
      \Not_Using_TLBS.instr_Addr_1_reg[0]\(9) => ADDRA(3),
      \Not_Using_TLBS.instr_Addr_1_reg[0]\(8) => ADDRA(4),
      \Not_Using_TLBS.instr_Addr_1_reg[0]\(7) => ADDRA(5),
      \Not_Using_TLBS.instr_Addr_1_reg[0]\(6) => ADDRA(6),
      \Not_Using_TLBS.instr_Addr_1_reg[0]\(5) => ADDRA(7),
      \Not_Using_TLBS.instr_Addr_1_reg[0]\(4) => ADDRA(8),
      \Not_Using_TLBS.instr_Addr_1_reg[0]\(3) => ADDRA(9),
      \Not_Using_TLBS.instr_Addr_1_reg[0]\(2) => ADDRA(10),
      \Not_Using_TLBS.instr_Addr_1_reg[0]\(1) => Decode_I_n_519,
      \Not_Using_TLBS.instr_Addr_1_reg[0]\(0) => Decode_I_n_520,
      \Not_Using_TLBS.last_Valid_Instr_Addr_reg[0]\(29) => \last_Valid_Instr_Addr__0\(0),
      \Not_Using_TLBS.last_Valid_Instr_Addr_reg[0]\(28) => \last_Valid_Instr_Addr__0\(1),
      \Not_Using_TLBS.last_Valid_Instr_Addr_reg[0]\(27) => \last_Valid_Instr_Addr__0\(2),
      \Not_Using_TLBS.last_Valid_Instr_Addr_reg[0]\(26) => \last_Valid_Instr_Addr__0\(3),
      \Not_Using_TLBS.last_Valid_Instr_Addr_reg[0]\(25) => \last_Valid_Instr_Addr__0\(4),
      \Not_Using_TLBS.last_Valid_Instr_Addr_reg[0]\(24) => \last_Valid_Instr_Addr__0\(5),
      \Not_Using_TLBS.last_Valid_Instr_Addr_reg[0]\(23) => \last_Valid_Instr_Addr__0\(6),
      \Not_Using_TLBS.last_Valid_Instr_Addr_reg[0]\(22) => \last_Valid_Instr_Addr__0\(7),
      \Not_Using_TLBS.last_Valid_Instr_Addr_reg[0]\(21) => \last_Valid_Instr_Addr__0\(8),
      \Not_Using_TLBS.last_Valid_Instr_Addr_reg[0]\(20) => \last_Valid_Instr_Addr__0\(9),
      \Not_Using_TLBS.last_Valid_Instr_Addr_reg[0]\(19) => \last_Valid_Instr_Addr__0\(10),
      \Not_Using_TLBS.last_Valid_Instr_Addr_reg[0]\(18) => \last_Valid_Instr_Addr__0\(11),
      \Not_Using_TLBS.last_Valid_Instr_Addr_reg[0]\(17) => \last_Valid_Instr_Addr__0\(12),
      \Not_Using_TLBS.last_Valid_Instr_Addr_reg[0]\(16) => \last_Valid_Instr_Addr__0\(13),
      \Not_Using_TLBS.last_Valid_Instr_Addr_reg[0]\(15) => \last_Valid_Instr_Addr__0\(14),
      \Not_Using_TLBS.last_Valid_Instr_Addr_reg[0]\(14) => \last_Valid_Instr_Addr__0\(15),
      \Not_Using_TLBS.last_Valid_Instr_Addr_reg[0]\(13) => \last_Valid_Instr_Addr__0\(16),
      \Not_Using_TLBS.last_Valid_Instr_Addr_reg[0]\(12) => \last_Valid_Instr_Addr__0\(17),
      \Not_Using_TLBS.last_Valid_Instr_Addr_reg[0]\(11) => \last_Valid_Instr_Addr__0\(18),
      \Not_Using_TLBS.last_Valid_Instr_Addr_reg[0]\(10) => \last_Valid_Instr_Addr__0\(19),
      \Not_Using_TLBS.last_Valid_Instr_Addr_reg[0]\(9) => \last_Valid_Instr_Addr__0\(20),
      \Not_Using_TLBS.last_Valid_Instr_Addr_reg[0]\(8) => \last_Valid_Instr_Addr__0\(21),
      \Not_Using_TLBS.last_Valid_Instr_Addr_reg[0]\(7) => \last_Valid_Instr_Addr__0\(22),
      \Not_Using_TLBS.last_Valid_Instr_Addr_reg[0]\(6) => \last_Valid_Instr_Addr__0\(23),
      \Not_Using_TLBS.last_Valid_Instr_Addr_reg[0]\(5) => \last_Valid_Instr_Addr__0\(24),
      \Not_Using_TLBS.last_Valid_Instr_Addr_reg[0]\(4) => \last_Valid_Instr_Addr__0\(25),
      \Not_Using_TLBS.last_Valid_Instr_Addr_reg[0]\(3) => \last_Valid_Instr_Addr__0\(26),
      \Not_Using_TLBS.last_Valid_Instr_Addr_reg[0]\(2) => \last_Valid_Instr_Addr__0\(27),
      \Not_Using_TLBS.last_Valid_Instr_Addr_reg[0]\(1) => last_Valid_Instr_Addr(28),
      \Not_Using_TLBS.last_Valid_Instr_Addr_reg[0]\(0) => last_Valid_Instr_Addr(29),
      OF_GPR_Op1_Rd_Addr(0 to 4) => of_gpr_op1_rd_addr(0 to 4),
      OF_GPR_Op2_Rd_Addr(0 to 4) => of_gpr_op2_rd_addr(0 to 4),
      OF_GPR_Op3_Rd_Addr(0 to 4) => of_gpr_op3_rd_addr(0 to 4),
      OF_Imm_Data(10) => of_imm_data(5),
      OF_Imm_Data(9) => of_imm_data(6),
      OF_Imm_Data(8) => of_imm_data(7),
      OF_Imm_Data(7) => of_imm_data(8),
      OF_Imm_Data(6) => of_imm_data(9),
      OF_Imm_Data(5) => of_imm_data(10),
      OF_Imm_Data(4) => of_imm_data(11),
      OF_Imm_Data(3) => of_imm_data(12),
      OF_Imm_Data(2) => of_imm_data(13),
      OF_Imm_Data(1) => of_imm_data(14),
      OF_Imm_Data(0) => of_imm_data(15),
      OF_PipeRun => \^d\(2),
      Pause => Pause,
      Pause_Ack => Pause_Ack,
      \Performance_Debug_Control.dbg_freeze_nohalt_reg\ => \^performance_debug_control.dbg_freeze_nohalt_reg\,
      \Performance_Debug_Control.dbg_state_nohalt_reg\ => \Use_Debug_Logic.Master_Core.Debug_Perf_n_42\,
      \Performance_Debug_Control.dbg_stop_if_delay_i_reg\ => \Use_Debug_Logic.Master_Core.Debug_Perf_n_57\,
      \Performance_Debug_Control.dbg_stop_if_delay_i_reg_0\ => \Use_Debug_Logic.Master_Core.Debug_Perf_n_55\,
      \Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg\ => Decode_I_n_286,
      \Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg_0\ => \Use_Debug_Logic.Master_Core.Debug_Perf_n_40\,
      \Performance_Debug_Control.ex_brki_hit_reg\ => Decode_I_n_290,
      \Performance_Debug_Control.ex_dbg_pc_hit_i_reg\ => Decode_I_n_291,
      \Performance_Debug_Control.ex_dbg_pc_hit_i_reg_0\ => \Use_Debug_Logic.Master_Core.Debug_Perf_n_54\,
      \Performance_Debug_Control.ex_dbg_pc_hit_i_reg_1\ => \^lockstep_master_out\(36),
      \Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg\ => \Use_Debug_Logic.Master_Core.Debug_Perf_n_49\,
      Q(0) => \Use_Debug_Logic.Master_Core.Debug_Perf_n_51\,
      R => \Data_Flow_Logic_I/R\,
      Reset_Mode(0 to 1) => Reset_Mode(0 to 1),
      S => \mem_tag_hit_comparator/S\,
      SR(0) => \Data_Flow_Logic_I/WB_MEM_Result0\,
      \Serial_Dbg_Intf.force_stop_cmd_i_reg\(22 downto 20) => \^lockstep_master_out\(40 downto 38),
      \Serial_Dbg_Intf.force_stop_cmd_i_reg\(19) => \^lockstep_master_out\(32),
      \Serial_Dbg_Intf.force_stop_cmd_i_reg\(18) => \^lockstep_master_out\(29),
      \Serial_Dbg_Intf.force_stop_cmd_i_reg\(17 downto 11) => \^lockstep_master_out\(27 downto 21),
      \Serial_Dbg_Intf.force_stop_cmd_i_reg\(10 downto 0) => \^lockstep_master_out\(10 downto 0),
      Sleep => \^sleep\,
      Sleep_Decode => Sleep_Decode,
      Sleep_Out => Sleep_Out,
      Suspend => Suspend,
      \Use_DLMB.wb_dlmb_valid_read_data_reg[16]\ => \Use_DBUS.DAXI_Interface_I1_n_62\,
      \Use_DLMB.wb_dlmb_valid_read_data_reg[17]\ => \Use_DBUS.DAXI_Interface_I1_n_61\,
      \Use_DLMB.wb_dlmb_valid_read_data_reg[18]\ => \Use_DBUS.DAXI_Interface_I1_n_60\,
      \Use_DLMB.wb_dlmb_valid_read_data_reg[19]\ => \Use_DBUS.DAXI_Interface_I1_n_59\,
      \Use_DLMB.wb_dlmb_valid_read_data_reg[20]\ => \Use_DBUS.DAXI_Interface_I1_n_58\,
      \Use_DLMB.wb_dlmb_valid_read_data_reg[21]\ => \Use_DBUS.DAXI_Interface_I1_n_57\,
      \Use_DLMB.wb_dlmb_valid_read_data_reg[22]\ => \Use_DBUS.DAXI_Interface_I1_n_56\,
      \Use_DLMB.wb_dlmb_valid_read_data_reg[23]\ => \Use_DBUS.DAXI_Interface_I1_n_23\,
      \Use_DLMB.wb_dlmb_valid_read_data_reg[24]\ => \Use_DBUS.DAXI_Interface_I1_n_70\,
      \Use_DLMB.wb_dlmb_valid_read_data_reg[25]\ => \Use_DBUS.DAXI_Interface_I1_n_69\,
      \Use_DLMB.wb_dlmb_valid_read_data_reg[26]\ => \Use_DBUS.DAXI_Interface_I1_n_68\,
      \Use_DLMB.wb_dlmb_valid_read_data_reg[27]\ => \Use_DBUS.DAXI_Interface_I1_n_67\,
      \Use_DLMB.wb_dlmb_valid_read_data_reg[28]\ => \Use_DBUS.DAXI_Interface_I1_n_66\,
      \Use_DLMB.wb_dlmb_valid_read_data_reg[29]\ => \Use_DBUS.DAXI_Interface_I1_n_65\,
      \Use_DLMB.wb_dlmb_valid_read_data_reg[30]\ => \Use_DBUS.DAXI_Interface_I1_n_64\,
      \Use_DLMB.wb_dlmb_valid_read_data_reg[31]\ => \Use_DBUS.DAXI_Interface_I1_n_63\,
      \Use_XX_Accesses.xx_data_reg[10]\ => instr_mux_I_n_43,
      \Use_XX_Accesses.xx_data_reg[21]\ => instr_mux_I_n_42,
      \Use_XX_Accesses.xx_data_reg[22]\ => instr_mux_I_n_41,
      \Use_XX_Accesses.xx_data_reg[23]\ => instr_mux_I_n_40,
      \Use_XX_Accesses.xx_data_reg[24]\ => instr_mux_I_n_39,
      \Use_XX_Accesses.xx_data_reg[25]\ => instr_mux_I_n_38,
      \Use_XX_Accesses.xx_data_reg[26]\ => instr_mux_I_n_37,
      \Use_XX_Accesses.xx_data_reg[27]\ => instr_mux_I_n_36,
      \Use_XX_Accesses.xx_data_reg[28]\ => instr_mux_I_n_35,
      \Use_XX_Accesses.xx_data_reg[29]\ => instr_mux_I_n_34,
      \Use_XX_Accesses.xx_data_reg[2]\ => instr_mux_I_n_50,
      \Use_XX_Accesses.xx_data_reg[30]\ => instr_mux_I_n_33,
      \Use_XX_Accesses.xx_data_reg[31]\ => instr_mux_I_n_32,
      \Use_XX_Accesses.xx_data_reg[4]\ => instr_mux_I_n_49,
      \Use_XX_Accesses.xx_data_reg[5]\ => instr_mux_I_n_48,
      \Use_XX_Accesses.xx_data_reg[6]\ => instr_mux_I_n_47,
      \Use_XX_Accesses.xx_data_reg[7]\ => instr_mux_I_n_46,
      \Use_XX_Accesses.xx_data_reg[8]\ => instr_mux_I_n_45,
      \Use_XX_Accesses.xx_data_reg[9]\ => instr_mux_I_n_44,
      \Using_FPGA.Native\(1) => if_sel_input(3),
      \Using_FPGA.Native\(0) => if_sel_input(4),
      \Using_FPGA.Native_0\(0) => of_predecode(0),
      \Using_FPGA.Native_1\ => Decode_I_n_474,
      \Using_FPGA.Native_10\ => Decode_I_n_486,
      \Using_FPGA.Native_11\ => Decode_I_n_487,
      \Using_FPGA.Native_12\(19) => \PreFetch_Buffer_I1/p_1_in199_in\,
      \Using_FPGA.Native_12\(18) => \PreFetch_Buffer_I1/p_1_in189_in\,
      \Using_FPGA.Native_12\(17) => \PreFetch_Buffer_I1/p_1_in184_in\,
      \Using_FPGA.Native_12\(16) => \PreFetch_Buffer_I1/p_1_in179_in\,
      \Using_FPGA.Native_12\(15) => \PreFetch_Buffer_I1/p_1_in174_in\,
      \Using_FPGA.Native_12\(14) => \PreFetch_Buffer_I1/p_1_in169_in\,
      \Using_FPGA.Native_12\(13) => \PreFetch_Buffer_I1/p_1_in164_in\,
      \Using_FPGA.Native_12\(12) => \PreFetch_Buffer_I1/p_1_in159_in\,
      \Using_FPGA.Native_12\(11) => \PreFetch_Buffer_I1/p_1_in104_in\,
      \Using_FPGA.Native_12\(10) => \PreFetch_Buffer_I1/p_1_in99_in\,
      \Using_FPGA.Native_12\(9) => \PreFetch_Buffer_I1/p_1_in94_in\,
      \Using_FPGA.Native_12\(8) => \PreFetch_Buffer_I1/p_1_in89_in\,
      \Using_FPGA.Native_12\(7) => \PreFetch_Buffer_I1/p_1_in84_in\,
      \Using_FPGA.Native_12\(6) => \PreFetch_Buffer_I1/p_1_in79_in\,
      \Using_FPGA.Native_12\(5) => \PreFetch_Buffer_I1/p_1_in74_in\,
      \Using_FPGA.Native_12\(4) => \PreFetch_Buffer_I1/p_1_in69_in\,
      \Using_FPGA.Native_12\(3) => \PreFetch_Buffer_I1/p_1_in64_in\,
      \Using_FPGA.Native_12\(2) => \PreFetch_Buffer_I1/p_1_in59_in\,
      \Using_FPGA.Native_12\(1) => \PreFetch_Buffer_I1/p_1_in54_in\,
      \Using_FPGA.Native_12\(0) => \PreFetch_Buffer_I1/p_1_in49_in\,
      \Using_FPGA.Native_13\(31) => MEM_PC(0),
      \Using_FPGA.Native_13\(30) => MEM_PC(1),
      \Using_FPGA.Native_13\(29) => MEM_PC(2),
      \Using_FPGA.Native_13\(28) => MEM_PC(3),
      \Using_FPGA.Native_13\(27) => MEM_PC(4),
      \Using_FPGA.Native_13\(26) => MEM_PC(5),
      \Using_FPGA.Native_13\(25) => MEM_PC(6),
      \Using_FPGA.Native_13\(24) => MEM_PC(7),
      \Using_FPGA.Native_13\(23) => MEM_PC(8),
      \Using_FPGA.Native_13\(22) => MEM_PC(9),
      \Using_FPGA.Native_13\(21) => MEM_PC(10),
      \Using_FPGA.Native_13\(20) => MEM_PC(11),
      \Using_FPGA.Native_13\(19) => MEM_PC(12),
      \Using_FPGA.Native_13\(18) => MEM_PC(13),
      \Using_FPGA.Native_13\(17) => MEM_PC(14),
      \Using_FPGA.Native_13\(16) => MEM_PC(15),
      \Using_FPGA.Native_13\(15) => MEM_PC(16),
      \Using_FPGA.Native_13\(14) => MEM_PC(17),
      \Using_FPGA.Native_13\(13) => MEM_PC(18),
      \Using_FPGA.Native_13\(12) => MEM_PC(19),
      \Using_FPGA.Native_13\(11) => MEM_PC(20),
      \Using_FPGA.Native_13\(10) => MEM_PC(21),
      \Using_FPGA.Native_13\(9) => MEM_PC(22),
      \Using_FPGA.Native_13\(8) => MEM_PC(23),
      \Using_FPGA.Native_13\(7) => MEM_PC(24),
      \Using_FPGA.Native_13\(6) => MEM_PC(25),
      \Using_FPGA.Native_13\(5) => MEM_PC(26),
      \Using_FPGA.Native_13\(4) => MEM_PC(27),
      \Using_FPGA.Native_13\(3) => MEM_PC(28),
      \Using_FPGA.Native_13\(2) => MEM_PC(29),
      \Using_FPGA.Native_13\(1) => MEM_PC(30),
      \Using_FPGA.Native_13\(0) => MEM_PC(31),
      \Using_FPGA.Native_14\(15) => wb_excep_return_addr(0),
      \Using_FPGA.Native_14\(14) => wb_excep_return_addr(1),
      \Using_FPGA.Native_14\(13) => wb_excep_return_addr(2),
      \Using_FPGA.Native_14\(12) => wb_excep_return_addr(3),
      \Using_FPGA.Native_14\(11) => wb_excep_return_addr(4),
      \Using_FPGA.Native_14\(10) => wb_excep_return_addr(5),
      \Using_FPGA.Native_14\(9) => wb_excep_return_addr(6),
      \Using_FPGA.Native_14\(8) => wb_excep_return_addr(7),
      \Using_FPGA.Native_14\(7) => wb_excep_return_addr(8),
      \Using_FPGA.Native_14\(6) => wb_excep_return_addr(9),
      \Using_FPGA.Native_14\(5) => wb_excep_return_addr(10),
      \Using_FPGA.Native_14\(4) => wb_excep_return_addr(11),
      \Using_FPGA.Native_14\(3) => wb_excep_return_addr(12),
      \Using_FPGA.Native_14\(2) => wb_excep_return_addr(13),
      \Using_FPGA.Native_14\(1) => wb_excep_return_addr(14),
      \Using_FPGA.Native_14\(0) => wb_excep_return_addr(15),
      \Using_FPGA.Native_15\(25) => mem_ex_result(1),
      \Using_FPGA.Native_15\(24) => mem_ex_result(2),
      \Using_FPGA.Native_15\(23) => mem_ex_result(3),
      \Using_FPGA.Native_15\(22) => mem_ex_result(4),
      \Using_FPGA.Native_15\(21) => mem_ex_result(5),
      \Using_FPGA.Native_15\(20) => mem_ex_result(6),
      \Using_FPGA.Native_15\(19) => mem_ex_result(7),
      \Using_FPGA.Native_15\(18) => mem_ex_result(8),
      \Using_FPGA.Native_15\(17) => mem_ex_result(9),
      \Using_FPGA.Native_15\(16) => mem_ex_result(10),
      \Using_FPGA.Native_15\(15) => mem_ex_result(11),
      \Using_FPGA.Native_15\(14) => mem_ex_result(12),
      \Using_FPGA.Native_15\(13) => mem_ex_result(13),
      \Using_FPGA.Native_15\(12) => mem_ex_result(14),
      \Using_FPGA.Native_15\(11) => mem_ex_result(15),
      \Using_FPGA.Native_15\(10) => mem_ex_result(16),
      \Using_FPGA.Native_15\(9) => mem_ex_result(17),
      \Using_FPGA.Native_15\(8) => mem_ex_result(18),
      \Using_FPGA.Native_15\(7) => mem_ex_result(19),
      \Using_FPGA.Native_15\(6) => mem_ex_result(20),
      \Using_FPGA.Native_15\(5) => mem_ex_result(21),
      \Using_FPGA.Native_15\(4) => mem_ex_result(22),
      \Using_FPGA.Native_15\(3) => mem_ex_result(23),
      \Using_FPGA.Native_15\(2) => mem_ex_result(25),
      \Using_FPGA.Native_15\(1) => mem_ex_result(27),
      \Using_FPGA.Native_15\(0) => mem_ex_result(31),
      \Using_FPGA.Native_16\ => Data_Flow_I_n_74,
      \Using_FPGA.Native_17\ => Data_Flow_I_n_73,
      \Using_FPGA.Native_18\ => Data_Flow_I_n_70,
      \Using_FPGA.Native_19\ => Data_Flow_I_n_69,
      \Using_FPGA.Native_2\ => Decode_I_n_475,
      \Using_FPGA.Native_20\ => Data_Flow_I_n_67,
      \Using_FPGA.Native_21\ => Data_Flow_I_n_66,
      \Using_FPGA.Native_22\ => Data_Flow_I_n_65,
      \Using_FPGA.Native_23\ => Data_Flow_I_n_64,
      \Using_FPGA.Native_24\ => Data_Flow_I_n_63,
      \Using_FPGA.Native_3\ => Decode_I_n_476,
      \Using_FPGA.Native_4\ => Decode_I_n_477,
      \Using_FPGA.Native_5\ => Decode_I_n_478,
      \Using_FPGA.Native_6\ => Decode_I_n_479,
      \Using_FPGA.Native_7\ => Decode_I_n_481,
      \Using_FPGA.Native_8\ => Decode_I_n_482,
      \Using_FPGA.Native_9\(1) => ex_sext_op(0),
      \Using_FPGA.Native_9\(0) => ex_sext_op(1),
      \Using_LWX_SWX_instr.ex_reservation_reg_0\ => ex_is_swx_instr_s,
      \Using_LWX_SWX_instr.ex_reservation_reg_1\ => \^using_lwx_swx_instr.ex_reservation_reg\,
      WB_Byte_Access => wb_byte_access,
      WB_GPR_Wr_Dbg => wb_gpr_wr_dbg,
      \WB_MEM_Result_reg[0]\(15) => wb_mem_result(0),
      \WB_MEM_Result_reg[0]\(14) => wb_mem_result(1),
      \WB_MEM_Result_reg[0]\(13) => wb_mem_result(2),
      \WB_MEM_Result_reg[0]\(12) => wb_mem_result(3),
      \WB_MEM_Result_reg[0]\(11) => wb_mem_result(4),
      \WB_MEM_Result_reg[0]\(10) => wb_mem_result(5),
      \WB_MEM_Result_reg[0]\(9) => wb_mem_result(6),
      \WB_MEM_Result_reg[0]\(8) => wb_mem_result(7),
      \WB_MEM_Result_reg[0]\(7) => wb_mem_result(8),
      \WB_MEM_Result_reg[0]\(6) => wb_mem_result(9),
      \WB_MEM_Result_reg[0]\(5) => wb_mem_result(10),
      \WB_MEM_Result_reg[0]\(4) => wb_mem_result(11),
      \WB_MEM_Result_reg[0]\(3) => wb_mem_result(12),
      \WB_MEM_Result_reg[0]\(2) => wb_mem_result(13),
      \WB_MEM_Result_reg[0]\(1) => wb_mem_result(14),
      \WB_MEM_Result_reg[0]\(0) => wb_mem_result(15),
      WB_PipeRun => wb_piperun,
      Write_Resp_Received => Write_Resp_Received,
      active_access => active_access,
      active_access_reg => Decode_I_n_321,
      comp1_miss_A(11) => comp1_miss_A(2),
      comp1_miss_A(10) => comp1_miss_A(3),
      comp1_miss_A(9) => comp1_miss_A(4),
      comp1_miss_A(8) => comp1_miss_A(5),
      comp1_miss_A(7) => comp1_miss_A(6),
      comp1_miss_A(6) => comp1_miss_A(7),
      comp1_miss_A(5) => comp1_miss_A(8),
      comp1_miss_A(4) => comp1_miss_A(9),
      comp1_miss_A(3) => comp1_miss_A(10),
      comp1_miss_A(2) => comp1_miss_A(11),
      comp1_miss_A(1) => comp1_miss_A(12),
      comp1_miss_A(0) => comp1_miss_A(13),
      \data_rd_reg_reg[0]\(15) => Decode_I_n_268,
      \data_rd_reg_reg[0]\(14) => Decode_I_n_269,
      \data_rd_reg_reg[0]\(13) => Decode_I_n_270,
      \data_rd_reg_reg[0]\(12) => Decode_I_n_271,
      \data_rd_reg_reg[0]\(11) => Decode_I_n_272,
      \data_rd_reg_reg[0]\(10) => Decode_I_n_273,
      \data_rd_reg_reg[0]\(9) => Decode_I_n_274,
      \data_rd_reg_reg[0]\(8) => Decode_I_n_275,
      \data_rd_reg_reg[0]\(7) => Decode_I_n_276,
      \data_rd_reg_reg[0]\(6) => Decode_I_n_277,
      \data_rd_reg_reg[0]\(5) => Decode_I_n_278,
      \data_rd_reg_reg[0]\(4) => Decode_I_n_279,
      \data_rd_reg_reg[0]\(3) => Decode_I_n_280,
      \data_rd_reg_reg[0]\(2) => Decode_I_n_281,
      \data_rd_reg_reg[0]\(1) => Decode_I_n_282,
      \data_rd_reg_reg[0]\(0) => Decode_I_n_283,
      dbg_clean_stop => dbg_clean_stop,
      dbg_halt_reset_mode_reg => \Use_Debug_Logic.Master_Core.Debug_Perf_n_41\,
      dbg_stop_i => dbg_stop_i,
      delay_update_idle => delay_update_idle,
      ex_Exception_Taken => ex_Exception_Taken,
      ex_Interrupt_i => ex_Interrupt_i,
      ex_MSR(0) => ex_MSR(24),
      ex_MTS_MSR => ex_MTS_MSR,
      ex_Take_Intr_or_Exc => ex_Take_Intr_or_Exc,
      ex_databus_access => ex_databus_access,
      ex_exception_no_load_store_mask => ex_exception_no_load_store_mask,
      ex_move_to_MSR_instr => ex_move_to_MSR_instr,
      ex_valid => ex_valid,
      external_interrupt => external_interrupt,
      ib_data(0 to 31) => ib_data(0 to 31),
      ib_ready => ib_ready,
      icache_data_strobe => icache_data_strobe,
      icache_idle => icache_idle,
      if_fetch_in_progress => if_fetch_in_progress,
      if_fetch_in_progress_reg_0 => \Using_ICache.ICache_I1_n_43\,
      if_ready => if_ready,
      \imm_reg_reg[0]\(15) => \Operand_Select_I/imm_reg\(0),
      \imm_reg_reg[0]\(14) => \Operand_Select_I/imm_reg\(1),
      \imm_reg_reg[0]\(13) => \Operand_Select_I/imm_reg\(2),
      \imm_reg_reg[0]\(12) => \Operand_Select_I/imm_reg\(3),
      \imm_reg_reg[0]\(11) => \Operand_Select_I/imm_reg\(4),
      \imm_reg_reg[0]\(10) => \Operand_Select_I/imm_reg\(5),
      \imm_reg_reg[0]\(9) => \Operand_Select_I/imm_reg\(6),
      \imm_reg_reg[0]\(8) => \Operand_Select_I/imm_reg\(7),
      \imm_reg_reg[0]\(7) => \Operand_Select_I/imm_reg\(8),
      \imm_reg_reg[0]\(6) => \Operand_Select_I/imm_reg\(9),
      \imm_reg_reg[0]\(5) => \Operand_Select_I/imm_reg\(10),
      \imm_reg_reg[0]\(4) => \Operand_Select_I/imm_reg\(11),
      \imm_reg_reg[0]\(3) => \Operand_Select_I/imm_reg\(12),
      \imm_reg_reg[0]\(2) => \Operand_Select_I/imm_reg\(13),
      \imm_reg_reg[0]\(1) => \Operand_Select_I/imm_reg\(14),
      \imm_reg_reg[0]\(0) => \Operand_Select_I/imm_reg\(15),
      \in\(0) => \PreFetch_Buffer_I1/if_predecode\(0),
      in0 => Decode_I_n_485,
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_10 => lopt_10,
      lopt_11 => lopt_11,
      lopt_12 => lopt_16,
      lopt_13 => lopt_17,
      lopt_2 => lopt_2,
      lopt_3 => lopt_3,
      lopt_4 => lopt_4,
      lopt_5 => lopt_5,
      lopt_6 => lopt_6,
      lopt_7 => lopt_7,
      lopt_8 => lopt_8,
      lopt_9 => lopt_9,
      mem_Write_DCache => mem_Write_DCache,
      mem_byte_access => mem_byte_access,
      \mem_byte_selects_reg[0]\(0) => \Byte_Doublet_Handle_gti_I/p_0_in\,
      mem_databus_access => mem_databus_access,
      mem_databus_read => mem_databus_read,
      mem_databus_ready => mem_databus_ready,
      mem_doublet_access => mem_doublet_access,
      mem_reverse_byteorder => \Byte_Doublet_Handle_gti_I/mem_reverse_byteorder\,
      mem_write_req => mem_write_req,
      mem_write_req_reg => ex_load_store_instr_s,
      mem_write_req_reg_0 => ex_reservation,
      \new_cacheline_addr_reg[17]\(10 downto 0) => p_1_in0(10 downto 0),
      new_request => new_request,
      new_tag_bits(0) => new_tag_bits(13),
      of_MSR(1) => of_MSR(28),
      of_MSR(0) => of_MSR(30),
      of_brki_0x18 => of_brki_0x18,
      of_op1_sel_spr => of_op1_sel_spr,
      of_pause => of_pause,
      \out\ => \Shift_Logic_Module_I/I4\,
      p_44_out => p_44_out,
      p_4_out => p_4_out,
      read_register_MSR_1_reg => \Use_Debug_Logic.Master_Core.Debug_Perf_n_39\,
      swap_result(23) => swap_result(8),
      swap_result(22) => swap_result(9),
      swap_result(21) => swap_result(10),
      swap_result(20) => swap_result(11),
      swap_result(19) => swap_result(12),
      swap_result(18) => swap_result(13),
      swap_result(17) => swap_result(14),
      swap_result(16) => swap_result(15),
      swap_result(15) => swap_result(16),
      swap_result(14) => swap_result(17),
      swap_result(13) => swap_result(18),
      swap_result(12) => swap_result(19),
      swap_result(11) => swap_result(20),
      swap_result(10) => swap_result(21),
      swap_result(9) => swap_result(22),
      swap_result(8) => swap_result(23),
      swap_result(7) => swap_result(24),
      swap_result(6) => swap_result(25),
      swap_result(5) => swap_result(26),
      swap_result(4) => swap_result(27),
      swap_result(3) => swap_result(28),
      swap_result(2) => swap_result(29),
      swap_result(1) => swap_result(30),
      swap_result(0) => swap_result(31),
      swap_result_reg(0 to 7) => swap_result_reg(0 to 7),
      sync_reset => sync_reset,
      valid_Req => valid_Req,
      valid_Req_XX_reg => Decode_I_n_521,
      valid_Req_XX_reg_0 => \Using_ICache.ICache_I1_n_41\,
      valid_Req_reg => Decode_I_n_490,
      wakeup_i(0 to 1) => wakeup_i(0 to 1),
      wb_Halted => wb_Halted,
      wb_MSR_Clear_IE => wb_MSR_Clear_IE,
      \wb_MSR_i_reg[30]\(0) => \msr_reg_i/wb_MSR_cmb\(30),
      wb_exception_i_reg_0 => \^mem_exception_taken\,
      wb_gpr_write_i_reg_0 => wb_gpr_write_i_reg,
      wb_pc_valid => wb_pc_valid,
      wb_read_imm_reg => wb_read_imm_reg,
      wb_read_imm_reg_1 => wb_read_imm_reg_1,
      \wb_read_lsb_sel_reg[0]\(0) => Decode_I_n_522,
      wb_valid_reg_0 => Decode_I_n_267
    );
\Use_DBUS.DAXI_Interface_I1\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DAXI_interface
     port map (
      Clk => Clk,
      D(2) => \^d\(374),
      D(1 downto 0) => \^d\(337 downto 336),
      DReady => DReady,
      DWait => DWait,
      \LOCKSTEP_Out_reg[3007]\ => \Use_DBUS.DAXI_Interface_I1_n_70\,
      \LOCKSTEP_Out_reg[3008]\ => \Use_DBUS.DAXI_Interface_I1_n_69\,
      \LOCKSTEP_Out_reg[3009]\ => \Use_DBUS.DAXI_Interface_I1_n_68\,
      \LOCKSTEP_Out_reg[3010]\ => \Use_DBUS.DAXI_Interface_I1_n_67\,
      \LOCKSTEP_Out_reg[3011]\ => \Use_DBUS.DAXI_Interface_I1_n_66\,
      \LOCKSTEP_Out_reg[3012]\ => \Use_DBUS.DAXI_Interface_I1_n_65\,
      \LOCKSTEP_Out_reg[3013]\ => \Use_DBUS.DAXI_Interface_I1_n_64\,
      \LOCKSTEP_Out_reg[3014]\ => \Use_DBUS.DAXI_Interface_I1_n_63\,
      \LOCKSTEP_Out_reg[3015]\ => \Use_DBUS.DAXI_Interface_I1_n_62\,
      \LOCKSTEP_Out_reg[3016]\ => \Use_DBUS.DAXI_Interface_I1_n_61\,
      \LOCKSTEP_Out_reg[3017]\ => \Use_DBUS.DAXI_Interface_I1_n_60\,
      \LOCKSTEP_Out_reg[3018]\ => \Use_DBUS.DAXI_Interface_I1_n_59\,
      \LOCKSTEP_Out_reg[3019]\ => \Use_DBUS.DAXI_Interface_I1_n_58\,
      \LOCKSTEP_Out_reg[3020]\ => \Use_DBUS.DAXI_Interface_I1_n_57\,
      \LOCKSTEP_Out_reg[3021]\ => \Use_DBUS.DAXI_Interface_I1_n_56\,
      \LOCKSTEP_Out_reg[3022]\ => \Use_DBUS.DAXI_Interface_I1_n_23\,
      \LOCKSTEP_Out_reg[3023]\ => \Use_DBUS.DAXI_Interface_I1_n_15\,
      \LOCKSTEP_Out_reg[3024]\ => \Use_DBUS.DAXI_Interface_I1_n_16\,
      \LOCKSTEP_Out_reg[3025]\ => \Use_DBUS.DAXI_Interface_I1_n_17\,
      \LOCKSTEP_Out_reg[3026]\ => \Use_DBUS.DAXI_Interface_I1_n_18\,
      \LOCKSTEP_Out_reg[3027]\ => \Use_DBUS.DAXI_Interface_I1_n_19\,
      \LOCKSTEP_Out_reg[3028]\ => \Use_DBUS.DAXI_Interface_I1_n_20\,
      \LOCKSTEP_Out_reg[3029]\ => \Use_DBUS.DAXI_Interface_I1_n_21\,
      \LOCKSTEP_Out_reg[3030]\ => \Use_DBUS.DAXI_Interface_I1_n_22\,
      \LOCKSTEP_Out_reg[3031]\ => \Use_DBUS.DAXI_Interface_I1_n_7\,
      \LOCKSTEP_Out_reg[3031]_0\(31) => wb_dext_read_data(0),
      \LOCKSTEP_Out_reg[3031]_0\(30) => wb_dext_read_data(1),
      \LOCKSTEP_Out_reg[3031]_0\(29) => wb_dext_read_data(2),
      \LOCKSTEP_Out_reg[3031]_0\(28) => wb_dext_read_data(3),
      \LOCKSTEP_Out_reg[3031]_0\(27) => wb_dext_read_data(4),
      \LOCKSTEP_Out_reg[3031]_0\(26) => wb_dext_read_data(5),
      \LOCKSTEP_Out_reg[3031]_0\(25) => wb_dext_read_data(6),
      \LOCKSTEP_Out_reg[3031]_0\(24) => wb_dext_read_data(7),
      \LOCKSTEP_Out_reg[3031]_0\(23) => wb_dext_read_data(8),
      \LOCKSTEP_Out_reg[3031]_0\(22) => wb_dext_read_data(9),
      \LOCKSTEP_Out_reg[3031]_0\(21) => wb_dext_read_data(10),
      \LOCKSTEP_Out_reg[3031]_0\(20) => wb_dext_read_data(11),
      \LOCKSTEP_Out_reg[3031]_0\(19) => wb_dext_read_data(12),
      \LOCKSTEP_Out_reg[3031]_0\(18) => wb_dext_read_data(13),
      \LOCKSTEP_Out_reg[3031]_0\(17) => wb_dext_read_data(14),
      \LOCKSTEP_Out_reg[3031]_0\(16) => wb_dext_read_data(15),
      \LOCKSTEP_Out_reg[3031]_0\(15) => wb_dext_read_data(16),
      \LOCKSTEP_Out_reg[3031]_0\(14) => wb_dext_read_data(17),
      \LOCKSTEP_Out_reg[3031]_0\(13) => wb_dext_read_data(18),
      \LOCKSTEP_Out_reg[3031]_0\(12) => wb_dext_read_data(19),
      \LOCKSTEP_Out_reg[3031]_0\(11) => wb_dext_read_data(20),
      \LOCKSTEP_Out_reg[3031]_0\(10) => wb_dext_read_data(21),
      \LOCKSTEP_Out_reg[3031]_0\(9) => wb_dext_read_data(22),
      \LOCKSTEP_Out_reg[3031]_0\(8) => wb_dext_read_data(23),
      \LOCKSTEP_Out_reg[3031]_0\(7) => wb_dext_read_data(24),
      \LOCKSTEP_Out_reg[3031]_0\(6) => wb_dext_read_data(25),
      \LOCKSTEP_Out_reg[3031]_0\(5) => wb_dext_read_data(26),
      \LOCKSTEP_Out_reg[3031]_0\(4) => wb_dext_read_data(27),
      \LOCKSTEP_Out_reg[3031]_0\(3) => wb_dext_read_data(28),
      \LOCKSTEP_Out_reg[3031]_0\(2) => wb_dext_read_data(29),
      \LOCKSTEP_Out_reg[3031]_0\(1) => wb_dext_read_data(30),
      \LOCKSTEP_Out_reg[3031]_0\(0) => wb_dext_read_data(31),
      \LOCKSTEP_Out_reg[3032]\ => \Use_DBUS.DAXI_Interface_I1_n_8\,
      \LOCKSTEP_Out_reg[3033]\ => \Use_DBUS.DAXI_Interface_I1_n_9\,
      \LOCKSTEP_Out_reg[3034]\ => \Use_DBUS.DAXI_Interface_I1_n_10\,
      \LOCKSTEP_Out_reg[3035]\ => \Use_DBUS.DAXI_Interface_I1_n_11\,
      \LOCKSTEP_Out_reg[3036]\ => \Use_DBUS.DAXI_Interface_I1_n_12\,
      \LOCKSTEP_Out_reg[3037]\ => \Use_DBUS.DAXI_Interface_I1_n_13\,
      \LOCKSTEP_Out_reg[3038]\ => \Use_DBUS.DAXI_Interface_I1_n_14\,
      MEM_DCache_Drop_request => MEM_DCache_Drop_request,
      MEM_DataBus_Access_reg(0) => mem_databus_access,
      M_AXI_DP_BVALID => M_AXI_DP_BVALID,
      M_AXI_DP_RDATA(31 downto 0) => M_AXI_DP_RDATA(31 downto 0),
      M_AXI_DP_RVALID => M_AXI_DP_RVALID,
      Q(15) => wb_dlmb_valid_read_data(16),
      Q(14) => wb_dlmb_valid_read_data(17),
      Q(13) => wb_dlmb_valid_read_data(18),
      Q(12) => wb_dlmb_valid_read_data(19),
      Q(11) => wb_dlmb_valid_read_data(20),
      Q(10) => wb_dlmb_valid_read_data(21),
      Q(9) => wb_dlmb_valid_read_data(22),
      Q(8) => wb_dlmb_valid_read_data(23),
      Q(7) => wb_dlmb_valid_read_data(24),
      Q(6) => wb_dlmb_valid_read_data(25),
      Q(5) => wb_dlmb_valid_read_data(26),
      Q(4) => wb_dlmb_valid_read_data(27),
      Q(3) => wb_dlmb_valid_read_data(28),
      Q(2) => wb_dlmb_valid_read_data(29),
      Q(1) => wb_dlmb_valid_read_data(30),
      Q(0) => wb_dlmb_valid_read_data(31),
      Trace_WB_Jump_Taken_reg => \Use_DBUS.DAXI_Interface_I1_n_6\,
      active_access => active_access,
      active_access_reg_0 => new_request,
      active_access_reg_1 => Decode_I_n_321,
      mem_write_req_reg => Decode_I_n_323,
      mem_write_req_reg_0 => Decode_I_n_322,
      mem_write_req_reg_1 => Decode_I_n_324,
      sync_reset => sync_reset,
      wb_databus_read_data(0 to 31) => wb_databus_read_data(0 to 31),
      wb_dcache_valid_read_data(15) => wb_dcache_valid_read_data(16),
      wb_dcache_valid_read_data(14) => wb_dcache_valid_read_data(17),
      wb_dcache_valid_read_data(13) => wb_dcache_valid_read_data(18),
      wb_dcache_valid_read_data(12) => wb_dcache_valid_read_data(19),
      wb_dcache_valid_read_data(11) => wb_dcache_valid_read_data(20),
      wb_dcache_valid_read_data(10) => wb_dcache_valid_read_data(21),
      wb_dcache_valid_read_data(9) => wb_dcache_valid_read_data(22),
      wb_dcache_valid_read_data(8) => wb_dcache_valid_read_data(23),
      wb_dcache_valid_read_data(7) => wb_dcache_valid_read_data(24),
      wb_dcache_valid_read_data(6) => wb_dcache_valid_read_data(25),
      wb_dcache_valid_read_data(5) => wb_dcache_valid_read_data(26),
      wb_dcache_valid_read_data(4) => wb_dcache_valid_read_data(27),
      wb_dcache_valid_read_data(3) => wb_dcache_valid_read_data(28),
      wb_dcache_valid_read_data(2) => wb_dcache_valid_read_data(29),
      wb_dcache_valid_read_data(1) => wb_dcache_valid_read_data(30),
      wb_dcache_valid_read_data(0) => wb_dcache_valid_read_data(31),
      wb_dext_Data_Strobe => wb_dext_Data_Strobe,
      wb_read_lsb_1_sel(0) => \Byte_Doublet_Handle_gti_I/wb_read_lsb_1_sel\(0),
      \wb_read_lsb_sel_reg[0]\(1) => \Byte_Doublet_Handle_gti_I/wb_read_lsb_sel\(0),
      \wb_read_lsb_sel_reg[0]\(0) => \Byte_Doublet_Handle_gti_I/wb_read_lsb_sel\(1),
      wb_read_msb_doublet_sel => \Byte_Doublet_Handle_gti_I/wb_read_msb_doublet_sel\
    );
\Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_AND2B1L
     port map (
      D(0) => \^d\(413),
      EX_PipeRun => \^d\(1),
      SRI => SRI
    );
\Use_DLMB.wb_dlmb_valid_read_data[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sync_reset,
      I1 => DReady,
      O => p_1_out
    );
\Use_DLMB.wb_dlmb_valid_read_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => Data_Read(0),
      Q => wb_dlmb_valid_read_data(0),
      R => p_1_out
    );
\Use_DLMB.wb_dlmb_valid_read_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => Data_Read(10),
      Q => wb_dlmb_valid_read_data(10),
      R => p_1_out
    );
\Use_DLMB.wb_dlmb_valid_read_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => Data_Read(11),
      Q => wb_dlmb_valid_read_data(11),
      R => p_1_out
    );
\Use_DLMB.wb_dlmb_valid_read_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => Data_Read(12),
      Q => wb_dlmb_valid_read_data(12),
      R => p_1_out
    );
\Use_DLMB.wb_dlmb_valid_read_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => Data_Read(13),
      Q => wb_dlmb_valid_read_data(13),
      R => p_1_out
    );
\Use_DLMB.wb_dlmb_valid_read_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => Data_Read(14),
      Q => wb_dlmb_valid_read_data(14),
      R => p_1_out
    );
\Use_DLMB.wb_dlmb_valid_read_data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => Data_Read(15),
      Q => wb_dlmb_valid_read_data(15),
      R => p_1_out
    );
\Use_DLMB.wb_dlmb_valid_read_data_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => Data_Read(16),
      Q => wb_dlmb_valid_read_data(16),
      R => p_1_out
    );
\Use_DLMB.wb_dlmb_valid_read_data_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => Data_Read(17),
      Q => wb_dlmb_valid_read_data(17),
      R => p_1_out
    );
\Use_DLMB.wb_dlmb_valid_read_data_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => Data_Read(18),
      Q => wb_dlmb_valid_read_data(18),
      R => p_1_out
    );
\Use_DLMB.wb_dlmb_valid_read_data_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => Data_Read(19),
      Q => wb_dlmb_valid_read_data(19),
      R => p_1_out
    );
\Use_DLMB.wb_dlmb_valid_read_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => Data_Read(1),
      Q => wb_dlmb_valid_read_data(1),
      R => p_1_out
    );
\Use_DLMB.wb_dlmb_valid_read_data_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => Data_Read(20),
      Q => wb_dlmb_valid_read_data(20),
      R => p_1_out
    );
\Use_DLMB.wb_dlmb_valid_read_data_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => Data_Read(21),
      Q => wb_dlmb_valid_read_data(21),
      R => p_1_out
    );
\Use_DLMB.wb_dlmb_valid_read_data_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => Data_Read(22),
      Q => wb_dlmb_valid_read_data(22),
      R => p_1_out
    );
\Use_DLMB.wb_dlmb_valid_read_data_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => Data_Read(23),
      Q => wb_dlmb_valid_read_data(23),
      R => p_1_out
    );
\Use_DLMB.wb_dlmb_valid_read_data_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => Data_Read(24),
      Q => wb_dlmb_valid_read_data(24),
      R => p_1_out
    );
\Use_DLMB.wb_dlmb_valid_read_data_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => Data_Read(25),
      Q => wb_dlmb_valid_read_data(25),
      R => p_1_out
    );
\Use_DLMB.wb_dlmb_valid_read_data_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => Data_Read(26),
      Q => wb_dlmb_valid_read_data(26),
      R => p_1_out
    );
\Use_DLMB.wb_dlmb_valid_read_data_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => Data_Read(27),
      Q => wb_dlmb_valid_read_data(27),
      R => p_1_out
    );
\Use_DLMB.wb_dlmb_valid_read_data_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => Data_Read(28),
      Q => wb_dlmb_valid_read_data(28),
      R => p_1_out
    );
\Use_DLMB.wb_dlmb_valid_read_data_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => Data_Read(29),
      Q => wb_dlmb_valid_read_data(29),
      R => p_1_out
    );
\Use_DLMB.wb_dlmb_valid_read_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => Data_Read(2),
      Q => wb_dlmb_valid_read_data(2),
      R => p_1_out
    );
\Use_DLMB.wb_dlmb_valid_read_data_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => Data_Read(30),
      Q => wb_dlmb_valid_read_data(30),
      R => p_1_out
    );
\Use_DLMB.wb_dlmb_valid_read_data_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => Data_Read(31),
      Q => wb_dlmb_valid_read_data(31),
      R => p_1_out
    );
\Use_DLMB.wb_dlmb_valid_read_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => Data_Read(3),
      Q => wb_dlmb_valid_read_data(3),
      R => p_1_out
    );
\Use_DLMB.wb_dlmb_valid_read_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => Data_Read(4),
      Q => wb_dlmb_valid_read_data(4),
      R => p_1_out
    );
\Use_DLMB.wb_dlmb_valid_read_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => Data_Read(5),
      Q => wb_dlmb_valid_read_data(5),
      R => p_1_out
    );
\Use_DLMB.wb_dlmb_valid_read_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => Data_Read(6),
      Q => wb_dlmb_valid_read_data(6),
      R => p_1_out
    );
\Use_DLMB.wb_dlmb_valid_read_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => Data_Read(7),
      Q => wb_dlmb_valid_read_data(7),
      R => p_1_out
    );
\Use_DLMB.wb_dlmb_valid_read_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => Data_Read(8),
      Q => wb_dlmb_valid_read_data(8),
      R => p_1_out
    );
\Use_DLMB.wb_dlmb_valid_read_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => Data_Read(9),
      Q => wb_dlmb_valid_read_data(9),
      R => p_1_out
    );
\Use_Debug_Logic.Master_Core.Debug_Perf\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Debug
     port map (
      Address(0 to 31) => of_pc(0 to 31),
      Clk => Clk,
      Config_Reg_En => Config_Reg_En,
      D(3 downto 2) => \^d\(512 downto 511),
      D(1) => \^d\(86),
      D(0) => \^d\(81),
      Data_Read_Reg_En => Data_Read_Reg_En,
      Dbg_Capture => Dbg_Capture,
      Dbg_Clk => Dbg_Clk,
      Dbg_Reg_En(0 to 7) => Dbg_Reg_En(0 to 7),
      Dbg_Shift => Dbg_Shift,
      Dbg_Stop => Dbg_Stop,
      Dbg_TDI => Dbg_TDI,
      Dbg_TDO => Dbg_TDO,
      Dbg_Trig_Ack_In(1 downto 0) => Dbg_Trig_Ack_In(1 downto 0),
      Dbg_Trig_Ack_Out(1 downto 0) => Dbg_Trig_Ack_Out(1 downto 0),
      Dbg_Trig_In(1 downto 0) => Dbg_Trig_In(1 downto 0),
      Dbg_Trig_Out(1 downto 0) => Dbg_Trig_Out(1 downto 0),
      Dbg_Update => Dbg_Update,
      EX_PipeRun => \^d\(1),
      I041_out => \PreFetch_Buffer_I1/I041_out\,
      I1127_out => \PreFetch_Buffer_I1/I1127_out\,
      I1131_out => \PreFetch_Buffer_I1/I1131_out\,
      I1135_out => \PreFetch_Buffer_I1/I1135_out\,
      I1139_out => \PreFetch_Buffer_I1/I1139_out\,
      I1143_out => \PreFetch_Buffer_I1/I1143_out\,
      I1147_out => \PreFetch_Buffer_I1/I1147_out\,
      I1151_out => \PreFetch_Buffer_I1/I1151_out\,
      I1159_out => \PreFetch_Buffer_I1/I1159_out\,
      I139_out => \PreFetch_Buffer_I1/I139_out\,
      I143_out => \PreFetch_Buffer_I1/I143_out\,
      I147_out => \PreFetch_Buffer_I1/I147_out\,
      I151_out => \PreFetch_Buffer_I1/I151_out\,
      I155_out => \PreFetch_Buffer_I1/I155_out\,
      I159_out => \PreFetch_Buffer_I1/I159_out\,
      I163_out => \PreFetch_Buffer_I1/I163_out\,
      I167_out => \PreFetch_Buffer_I1/I167_out\,
      I171_out => \PreFetch_Buffer_I1/I171_out\,
      I175_out => \PreFetch_Buffer_I1/I175_out\,
      I179_out => \PreFetch_Buffer_I1/I179_out\,
      I183_out => \PreFetch_Buffer_I1/I183_out\,
      LOCKSTEP_Master_Out(38 downto 36) => \^lockstep_master_out\(40 downto 38),
      LOCKSTEP_Master_Out(35) => \^lockstep_master_out\(36),
      LOCKSTEP_Master_Out(34 downto 0) => \^lockstep_master_out\(34 downto 0),
      MEM_DataBus_Access_reg(0) => mem_databus_access,
      MEM_PipeRun => \^d\(0),
      OF_PipeRun => \^d\(2),
      Pause => Pause,
      \Performance_Debug_Control.dbg_freeze_nohalt_reg_0\ => \^performance_debug_control.dbg_freeze_nohalt_reg\,
      \Performance_Debug_Control.dbg_stop_if_delay_i_reg_0\ => \Use_Debug_Logic.Master_Core.Debug_Perf_n_41\,
      \Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg_0\ => \Use_Debug_Logic.Master_Core.Debug_Perf_n_49\,
      \Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg_1\ => Decode_I_n_291,
      \Performance_Debug_Control.force_stop_i_reg_0\ => \Use_Debug_Logic.Master_Core.Debug_Perf_n_42\,
      Q(0) => \Use_Debug_Logic.Master_Core.Debug_Perf_n_51\,
      Reset_Mode(0 to 1) => Reset_Mode(0 to 1),
      Scan_En => Scan_En,
      Scan_Reset => Scan_Reset,
      Scan_Reset_Sel => Scan_Reset_Sel,
      \Serial_Dbg_Intf.control_reg_reg[8]_0\ => \Serial_Dbg_Intf.control_reg_reg[8]\,
      \Serial_Dbg_Intf.control_reg_reg[8]_1\ => Decode_I_n_290,
      \Single_Synchronize.use_async_reset.sync_reg\ => \Use_Debug_Logic.Master_Core.Debug_Perf_n_40\,
      Sleep => \^sleep\,
      Sleep_Decode => Sleep_Decode,
      Sleep_Out => Sleep_Out,
      Status_Reg_En => Status_Reg_En,
      \Use_XX_Accesses.xx_data_reg[10]\ => instr_mux_I_n_43,
      \Use_XX_Accesses.xx_data_reg[21]\ => instr_mux_I_n_42,
      \Use_XX_Accesses.xx_data_reg[22]\ => instr_mux_I_n_41,
      \Use_XX_Accesses.xx_data_reg[23]\ => instr_mux_I_n_40,
      \Use_XX_Accesses.xx_data_reg[24]\ => instr_mux_I_n_39,
      \Use_XX_Accesses.xx_data_reg[25]\ => instr_mux_I_n_38,
      \Use_XX_Accesses.xx_data_reg[26]\ => instr_mux_I_n_37,
      \Use_XX_Accesses.xx_data_reg[27]\ => instr_mux_I_n_36,
      \Use_XX_Accesses.xx_data_reg[28]\ => instr_mux_I_n_35,
      \Use_XX_Accesses.xx_data_reg[29]\ => instr_mux_I_n_34,
      \Use_XX_Accesses.xx_data_reg[2]\ => instr_mux_I_n_50,
      \Use_XX_Accesses.xx_data_reg[30]\ => instr_mux_I_n_33,
      \Use_XX_Accesses.xx_data_reg[31]\ => instr_mux_I_n_32,
      \Use_XX_Accesses.xx_data_reg[4]\ => instr_mux_I_n_49,
      \Use_XX_Accesses.xx_data_reg[5]\ => instr_mux_I_n_48,
      \Use_XX_Accesses.xx_data_reg[6]\ => instr_mux_I_n_47,
      \Use_XX_Accesses.xx_data_reg[7]\ => instr_mux_I_n_46,
      \Use_XX_Accesses.xx_data_reg[8]\ => instr_mux_I_n_45,
      \Use_XX_Accesses.xx_data_reg[9]\ => instr_mux_I_n_44,
      \Using_FPGA.Native\ => \Use_Debug_Logic.Master_Core.Debug_Perf_n_54\,
      \Using_FPGA.Native_0\ => \Use_Debug_Logic.Master_Core.Debug_Perf_n_55\,
      \Using_FPGA.Native_1\(1) => if_sel_input(3),
      \Using_FPGA.Native_1\(0) => if_sel_input(4),
      \Using_FPGA.Native_2\(0) => of_predecode(0),
      \Using_FPGA.Native_3\(19) => \PreFetch_Buffer_I1/p_1_in199_in\,
      \Using_FPGA.Native_3\(18) => \PreFetch_Buffer_I1/p_1_in189_in\,
      \Using_FPGA.Native_3\(17) => \PreFetch_Buffer_I1/p_1_in184_in\,
      \Using_FPGA.Native_3\(16) => \PreFetch_Buffer_I1/p_1_in179_in\,
      \Using_FPGA.Native_3\(15) => \PreFetch_Buffer_I1/p_1_in174_in\,
      \Using_FPGA.Native_3\(14) => \PreFetch_Buffer_I1/p_1_in169_in\,
      \Using_FPGA.Native_3\(13) => \PreFetch_Buffer_I1/p_1_in164_in\,
      \Using_FPGA.Native_3\(12) => \PreFetch_Buffer_I1/p_1_in159_in\,
      \Using_FPGA.Native_3\(11) => \PreFetch_Buffer_I1/p_1_in104_in\,
      \Using_FPGA.Native_3\(10) => \PreFetch_Buffer_I1/p_1_in99_in\,
      \Using_FPGA.Native_3\(9) => \PreFetch_Buffer_I1/p_1_in94_in\,
      \Using_FPGA.Native_3\(8) => \PreFetch_Buffer_I1/p_1_in89_in\,
      \Using_FPGA.Native_3\(7) => \PreFetch_Buffer_I1/p_1_in84_in\,
      \Using_FPGA.Native_3\(6) => \PreFetch_Buffer_I1/p_1_in79_in\,
      \Using_FPGA.Native_3\(5) => \PreFetch_Buffer_I1/p_1_in74_in\,
      \Using_FPGA.Native_3\(4) => \PreFetch_Buffer_I1/p_1_in69_in\,
      \Using_FPGA.Native_3\(3) => \PreFetch_Buffer_I1/p_1_in64_in\,
      \Using_FPGA.Native_3\(2) => \PreFetch_Buffer_I1/p_1_in59_in\,
      \Using_FPGA.Native_3\(1) => \PreFetch_Buffer_I1/p_1_in54_in\,
      \Using_FPGA.Native_3\(0) => \PreFetch_Buffer_I1/p_1_in49_in\,
      WB_GPR_Wr_Dbg => wb_gpr_wr_dbg,
      command_reg_clear_reg_0 => \Use_Debug_Logic.Master_Core.Debug_Perf_n_39\,
      dbg_clean_stop => dbg_clean_stop,
      dbg_halt_reset_mode_reg_0 => Decode_I_n_286,
      dbg_stop_i => dbg_stop_i,
      ex_Exception_Taken => ex_Exception_Taken,
      ex_Interrupt_i => ex_Interrupt_i,
      ex_Take_Intr_or_Exc => ex_Take_Intr_or_Exc,
      ex_exception_no_load_store_mask => ex_exception_no_load_store_mask,
      ex_valid => ex_valid,
      ib_data(2) => ib_data(0),
      ib_data(1) => ib_data(1),
      ib_data(0) => ib_data(3),
      \if_pc_reg[29]\ => \Use_Debug_Logic.Master_Core.Debug_Perf_n_57\,
      if_ready => if_ready,
      \in\(0) => \PreFetch_Buffer_I1/if_predecode\(0),
      mem_Exception_Taken => \^mem_exception_taken\,
      of_brki_0x18 => of_brki_0x18,
      of_pause => of_pause,
      p_44_out => p_44_out,
      p_4_out => p_4_out,
      sync_reset => sync_reset,
      wakeup_i(0 to 1) => wakeup_i(0 to 1),
      wb_Halted => wb_Halted,
      wb_gpr_write_dbg_reg(31) => Decode_I_n_268,
      wb_gpr_write_dbg_reg(30) => Decode_I_n_269,
      wb_gpr_write_dbg_reg(29) => Decode_I_n_270,
      wb_gpr_write_dbg_reg(28) => Decode_I_n_271,
      wb_gpr_write_dbg_reg(27) => Decode_I_n_272,
      wb_gpr_write_dbg_reg(26) => Decode_I_n_273,
      wb_gpr_write_dbg_reg(25) => Decode_I_n_274,
      wb_gpr_write_dbg_reg(24) => Decode_I_n_275,
      wb_gpr_write_dbg_reg(23) => Decode_I_n_276,
      wb_gpr_write_dbg_reg(22) => Decode_I_n_277,
      wb_gpr_write_dbg_reg(21) => Decode_I_n_278,
      wb_gpr_write_dbg_reg(20) => Decode_I_n_279,
      wb_gpr_write_dbg_reg(19) => Decode_I_n_280,
      wb_gpr_write_dbg_reg(18) => Decode_I_n_281,
      wb_gpr_write_dbg_reg(17) => Decode_I_n_282,
      wb_gpr_write_dbg_reg(16) => Decode_I_n_283,
      wb_gpr_write_dbg_reg(15) => Data_Flow_I_n_216,
      wb_gpr_write_dbg_reg(14) => Data_Flow_I_n_217,
      wb_gpr_write_dbg_reg(13) => Data_Flow_I_n_218,
      wb_gpr_write_dbg_reg(12) => Data_Flow_I_n_219,
      wb_gpr_write_dbg_reg(11) => Data_Flow_I_n_220,
      wb_gpr_write_dbg_reg(10) => Data_Flow_I_n_221,
      wb_gpr_write_dbg_reg(9) => Data_Flow_I_n_222,
      wb_gpr_write_dbg_reg(8) => Data_Flow_I_n_223,
      wb_gpr_write_dbg_reg(7) => Data_Flow_I_n_224,
      wb_gpr_write_dbg_reg(6) => Data_Flow_I_n_225,
      wb_gpr_write_dbg_reg(5) => Data_Flow_I_n_226,
      wb_gpr_write_dbg_reg(4) => Data_Flow_I_n_227,
      wb_gpr_write_dbg_reg(3) => Data_Flow_I_n_228,
      wb_gpr_write_dbg_reg(2) => Data_Flow_I_n_229,
      wb_gpr_write_dbg_reg(1) => Data_Flow_I_n_230,
      wb_gpr_write_dbg_reg(0) => Data_Flow_I_n_231,
      wb_pc_valid => wb_pc_valid,
      wb_read_imm_reg => wb_read_imm_reg,
      wb_read_imm_reg_1 => wb_read_imm_reg_1,
      wb_valid_reg => Decode_I_n_267
    );
\Using_DCache.Using_WriteThrough.DCache_I1\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCache_gti
     port map (
      CO(0) => dcache_data_strobe_sel1331_in,
      Clk => Clk,
      \Comp_Carry_Chain[1].carry_sel_reg\ => \mem_tag_hit_comparator/Comp_Carry_Chain[1].carry_sel_reg\,
      \Comp_Carry_Chain[1].carry_sel_reg_0\ => \mem_tag_miss_comparator/Comp_Carry_Chain[1].carry_sel_reg\,
      \Comp_Carry_Chain[2].carry_sel_reg\ => \mem_tag_hit_comparator/Comp_Carry_Chain[2].carry_sel_reg\,
      \Comp_Carry_Chain[2].carry_sel_reg_1\ => \mem_tag_miss_comparator/Comp_Carry_Chain[2].carry_sel_reg\,
      \Comp_Carry_Chain[3].carry_sel_reg\ => \mem_tag_hit_comparator/Comp_Carry_Chain[3].carry_sel_reg\,
      \Comp_Carry_Chain[3].carry_sel_reg_2\ => \mem_tag_miss_comparator/Comp_Carry_Chain[3].carry_sel_reg\,
      D(81 downto 69) => \^d\(460 downto 448),
      D(68) => \^d\(411),
      D(67 downto 36) => \^d\(406 downto 375),
      D(35 downto 0) => \^d\(373 downto 338),
      DATA_INB(0) => Data_Flow_I_n_232,
      DATA_INB(1) => Data_Flow_I_n_233,
      DATA_INB(2) => Data_Flow_I_n_234,
      DATA_INB(3) => Data_Flow_I_n_235,
      DATA_INB(4) => Data_Flow_I_n_236,
      DATA_INB(5) => Data_Flow_I_n_237,
      DATA_INB(6) => Data_Flow_I_n_238,
      DATA_INB(7) => Data_Flow_I_n_239,
      DATA_INB(8) => Data_Flow_I_n_240,
      DATA_INB(9) => Data_Flow_I_n_241,
      DATA_INB(10) => Data_Flow_I_n_242,
      DATA_INB(11) => Data_Flow_I_n_243,
      DATA_INB(12) => Data_Flow_I_n_244,
      DATA_INB(13) => Data_Flow_I_n_245,
      DATA_INB(14) => Data_Flow_I_n_246,
      DATA_INB(15) => Data_Flow_I_n_247,
      DATA_INB(16) => Data_Flow_I_n_248,
      DATA_INB(17) => Data_Flow_I_n_249,
      DATA_INB(18) => Data_Flow_I_n_250,
      DATA_INB(19) => Data_Flow_I_n_251,
      DATA_INB(20) => Data_Flow_I_n_252,
      DATA_INB(21) => Data_Flow_I_n_253,
      DATA_INB(22) => Data_Flow_I_n_254,
      DATA_INB(23) => Data_Flow_I_n_255,
      DATA_INB(24) => Data_Flow_I_n_256,
      DATA_INB(25) => Data_Flow_I_n_257,
      DATA_INB(26) => Data_Flow_I_n_258,
      DATA_INB(27) => Data_Flow_I_n_259,
      DATA_INB(28) => Data_Flow_I_n_260,
      DATA_INB(29) => Data_Flow_I_n_261,
      DATA_INB(30) => Data_Flow_I_n_262,
      DATA_INB(31) => Data_Flow_I_n_263,
      DIBDI(0) => DATA_INB(4),
      EX_PipeRun => \^d\(1),
      MEM_DCache_Drop_request => MEM_DCache_Drop_request,
      M_AXI_DC_ARREADY => M_AXI_DC_ARREADY,
      \M_AXI_DC_AWADDR[31]\(108 downto 39) => \^d\(300 downto 231),
      \M_AXI_DC_AWADDR[31]\(38 downto 4) => \^d\(229 downto 195),
      \M_AXI_DC_AWADDR[31]\(3 downto 0) => \^d\(9 downto 6),
      M_AXI_DC_AWREADY => M_AXI_DC_AWREADY,
      M_AXI_DC_BVALID => M_AXI_DC_BVALID,
      M_AXI_DC_RDATA(31 downto 0) => M_AXI_DC_RDATA(31 downto 0),
      M_AXI_DC_RLAST => M_AXI_DC_RLAST,
      M_AXI_DC_RVALID => M_AXI_DC_RVALID,
      M_AXI_DC_WREADY => M_AXI_DC_WREADY,
      M_AXI_DC_WVALID => \^d\(230),
      Q(10 downto 0) => p_1_in0(10 downto 0),
      S => \mem_tag_hit_comparator/S\,
      Write_Resp_Received => Write_Resp_Received,
      delay_update_idle => delay_update_idle,
      incoming_data_valid => incoming_data_valid,
      mem_Write_DCache => mem_Write_DCache,
      mem_dcache_data_strobe => mem_dcache_data_strobe,
      mem_valid_req0 => mem_valid_req0,
      mem_write_cache_miss_delayed_reg_0(11) => comp1_miss_A(2),
      mem_write_cache_miss_delayed_reg_0(10) => comp1_miss_A(3),
      mem_write_cache_miss_delayed_reg_0(9) => comp1_miss_A(4),
      mem_write_cache_miss_delayed_reg_0(8) => comp1_miss_A(5),
      mem_write_cache_miss_delayed_reg_0(7) => comp1_miss_A(6),
      mem_write_cache_miss_delayed_reg_0(6) => comp1_miss_A(7),
      mem_write_cache_miss_delayed_reg_0(5) => comp1_miss_A(8),
      mem_write_cache_miss_delayed_reg_0(4) => comp1_miss_A(9),
      mem_write_cache_miss_delayed_reg_0(3) => comp1_miss_A(10),
      mem_write_cache_miss_delayed_reg_0(2) => comp1_miss_A(11),
      mem_write_cache_miss_delayed_reg_0(1) => comp1_miss_A(12),
      mem_write_cache_miss_delayed_reg_0(0) => comp1_miss_A(13),
      mem_write_req => mem_write_req,
      p_26_in => p_26_in,
      sync_reset => sync_reset,
      wb_dcache_valid_read_data(0 to 31) => wb_dcache_valid_read_data(0 to 31)
    );
\Using_Debug.Using_ICache.combined_carry_and_I2\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_and
     port map (
      iside_data_strobe_combined => iside_data_strobe_combined,
      iside_data_strobe_combined2 => iside_data_strobe_combined2,
      lopt => lopt_12,
      lopt_1 => lopt_13,
      wb_exception_i_reg => wb_exception_i_reg
    );
\Using_Debug.Using_ICache.combined_carry_or_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_or
     port map (
      S => S,
      icache_data_strobe => icache_data_strobe,
      iside_data_strobe_combined => iside_data_strobe_combined,
      lopt => lopt_12,
      lopt_1 => lopt_13,
      lopt_2 => wb_exception_i_reg,
      lopt_3 => lopt_14,
      lopt_4 => lopt_15,
      lopt_5 => S_0,
      lopt_6 => lopt_16,
      lopt_7 => lopt_17
    );
\Using_Debug.Using_ICache.debug_combinded_carry_or_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_or_2
     port map (
      S_0 => S_0,
      ib_ready => ib_ready,
      iside_data_strobe_combined2 => iside_data_strobe_combined2,
      lopt => lopt_14,
      lopt_1 => lopt_15
    );
\Using_ICache.ICache_I1\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Icache
     port map (
      \A__0\ => \A__0\,
      Clk => Clk,
      D(29) => Decode_I_n_491,
      D(28) => Decode_I_n_492,
      D(27) => Decode_I_n_493,
      D(26) => Decode_I_n_494,
      D(25) => Decode_I_n_495,
      D(24) => Decode_I_n_496,
      D(23) => Decode_I_n_497,
      D(22) => Decode_I_n_498,
      D(21) => Decode_I_n_499,
      D(20) => Decode_I_n_500,
      D(19) => Decode_I_n_501,
      D(18) => Decode_I_n_502,
      D(17) => Decode_I_n_503,
      D(16) => Decode_I_n_504,
      D(15) => Decode_I_n_505,
      D(14) => Decode_I_n_506,
      D(13) => Decode_I_n_507,
      D(12) => ADDRA(0),
      D(11) => ADDRA(1),
      D(10) => ADDRA(2),
      D(9) => ADDRA(3),
      D(8) => ADDRA(4),
      D(7) => ADDRA(5),
      D(6) => ADDRA(6),
      D(5) => ADDRA(7),
      D(4) => ADDRA(8),
      D(3) => ADDRA(9),
      D(2) => ADDRA(10),
      D(1) => Decode_I_n_519,
      D(0) => Decode_I_n_520,
      DATA_OUTA(0 to 31) => iCACHE_Data_words(0 to 31),
      E(0) => \^d\(510),
      ENB1_out => ENB1_out,
      \EX_Op1_reg[17]\(10) => ex_op1_i(17),
      \EX_Op1_reg[17]\(9) => ex_op1_i(18),
      \EX_Op1_reg[17]\(8) => ex_op1_i(19),
      \EX_Op1_reg[17]\(7) => ex_op1_i(20),
      \EX_Op1_reg[17]\(6) => ex_op1_i(21),
      \EX_Op1_reg[17]\(5) => ex_op1_i(22),
      \EX_Op1_reg[17]\(4) => ex_op1_i(23),
      \EX_Op1_reg[17]\(3) => ex_op1_i(24),
      \EX_Op1_reg[17]\(2) => ex_op1_i(25),
      \EX_Op1_reg[17]\(1) => ex_op1_i(26),
      \EX_Op1_reg[17]\(0) => ex_op1_i(27),
      \M_AXI_IC_ARADDR[31]\(37 downto 3) => \^d\(335 downto 301),
      \M_AXI_IC_ARADDR[31]\(2 downto 0) => \^d\(5 downto 3),
      M_AXI_IC_ARREADY => M_AXI_IC_ARREADY,
      M_AXI_IC_RDATA(31 downto 0) => M_AXI_IC_RDATA(31 downto 0),
      M_AXI_IC_RLAST => M_AXI_IC_RLAST,
      M_AXI_IC_RVALID => M_AXI_IC_RVALID,
      Q(29) => \last_Valid_Instr_Addr__0\(0),
      Q(28) => \last_Valid_Instr_Addr__0\(1),
      Q(27) => \last_Valid_Instr_Addr__0\(2),
      Q(26) => \last_Valid_Instr_Addr__0\(3),
      Q(25) => \last_Valid_Instr_Addr__0\(4),
      Q(24) => \last_Valid_Instr_Addr__0\(5),
      Q(23) => \last_Valid_Instr_Addr__0\(6),
      Q(22) => \last_Valid_Instr_Addr__0\(7),
      Q(21) => \last_Valid_Instr_Addr__0\(8),
      Q(20) => \last_Valid_Instr_Addr__0\(9),
      Q(19) => \last_Valid_Instr_Addr__0\(10),
      Q(18) => \last_Valid_Instr_Addr__0\(11),
      Q(17) => \last_Valid_Instr_Addr__0\(12),
      Q(16) => \last_Valid_Instr_Addr__0\(13),
      Q(15) => \last_Valid_Instr_Addr__0\(14),
      Q(14) => \last_Valid_Instr_Addr__0\(15),
      Q(13) => \last_Valid_Instr_Addr__0\(16),
      Q(12) => \last_Valid_Instr_Addr__0\(17),
      Q(11) => \last_Valid_Instr_Addr__0\(18),
      Q(10) => \last_Valid_Instr_Addr__0\(19),
      Q(9) => \last_Valid_Instr_Addr__0\(20),
      Q(8) => \last_Valid_Instr_Addr__0\(21),
      Q(7) => \last_Valid_Instr_Addr__0\(22),
      Q(6) => \last_Valid_Instr_Addr__0\(23),
      Q(5) => \last_Valid_Instr_Addr__0\(24),
      Q(4) => \last_Valid_Instr_Addr__0\(25),
      Q(3) => \last_Valid_Instr_Addr__0\(26),
      Q(2) => \last_Valid_Instr_Addr__0\(27),
      Q(1) => last_Valid_Instr_Addr(28),
      Q(0) => last_Valid_Instr_Addr(29),
      \Use_Async_Reset.sync_reset_reg\ => Decode_I_n_521,
      \Using_FPGA.Native\(31) => xx_data(0),
      \Using_FPGA.Native\(30) => xx_data(1),
      \Using_FPGA.Native\(29) => xx_data(2),
      \Using_FPGA.Native\(28) => xx_data(3),
      \Using_FPGA.Native\(27) => xx_data(4),
      \Using_FPGA.Native\(26) => xx_data(5),
      \Using_FPGA.Native\(25) => xx_data(6),
      \Using_FPGA.Native\(24) => xx_data(7),
      \Using_FPGA.Native\(23) => xx_data(8),
      \Using_FPGA.Native\(22) => xx_data(9),
      \Using_FPGA.Native\(21) => xx_data(10),
      \Using_FPGA.Native\(20) => xx_data(11),
      \Using_FPGA.Native\(19) => xx_data(12),
      \Using_FPGA.Native\(18) => xx_data(13),
      \Using_FPGA.Native\(17) => xx_data(14),
      \Using_FPGA.Native\(16) => xx_data(15),
      \Using_FPGA.Native\(15) => xx_data(16),
      \Using_FPGA.Native\(14) => xx_data(17),
      \Using_FPGA.Native\(13) => xx_data(18),
      \Using_FPGA.Native\(12) => xx_data(19),
      \Using_FPGA.Native\(11) => xx_data(20),
      \Using_FPGA.Native\(10) => xx_data(21),
      \Using_FPGA.Native\(9) => xx_data(22),
      \Using_FPGA.Native\(8) => xx_data(23),
      \Using_FPGA.Native\(7) => xx_data(24),
      \Using_FPGA.Native\(6) => xx_data(25),
      \Using_FPGA.Native\(5) => xx_data(26),
      \Using_FPGA.Native\(4) => xx_data(27),
      \Using_FPGA.Native\(3) => xx_data(28),
      \Using_FPGA.Native\(2) => xx_data(29),
      \Using_FPGA.Native\(1) => xx_data(30),
      \Using_FPGA.Native\(0) => xx_data(31),
      ex_mbar_stall_no_sleep_1_reg => \Using_ICache.ICache_I1_n_43\,
      icache_data_strobe => icache_data_strobe,
      icache_idle => icache_idle,
      if_fetch_in_progress => if_fetch_in_progress,
      \if_pc_reg[0]\(29 downto 0) => \^d\(509 downto 480),
      new_tag_bits(0) => new_tag_bits(13),
      \req_Addr_reg[27]_0\ => \Using_ICache.ICache_I1_n_41\,
      sync_reset => sync_reset,
      valid_Req => valid_Req,
      \wb_MSR_i_reg[26]\ => Decode_I_n_490
    );
instr_mux_I: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_instr_mux
     port map (
      \A__0\ => \A__0\,
      DATA_OUTA(0 to 31) => iCACHE_Data_words(0 to 31),
      IReady => IReady,
      Instr(0 to 31) => Instr(0 to 31),
      LOCKSTEP_Master_Out(32) => \^lockstep_master_out\(38),
      LOCKSTEP_Master_Out(31 downto 0) => \^lockstep_master_out\(31 downto 0),
      \Use_XX_Accesses.xx_data_reg[0]\(31) => xx_data(0),
      \Use_XX_Accesses.xx_data_reg[0]\(30) => xx_data(1),
      \Use_XX_Accesses.xx_data_reg[0]\(29) => xx_data(2),
      \Use_XX_Accesses.xx_data_reg[0]\(28) => xx_data(3),
      \Use_XX_Accesses.xx_data_reg[0]\(27) => xx_data(4),
      \Use_XX_Accesses.xx_data_reg[0]\(26) => xx_data(5),
      \Use_XX_Accesses.xx_data_reg[0]\(25) => xx_data(6),
      \Use_XX_Accesses.xx_data_reg[0]\(24) => xx_data(7),
      \Use_XX_Accesses.xx_data_reg[0]\(23) => xx_data(8),
      \Use_XX_Accesses.xx_data_reg[0]\(22) => xx_data(9),
      \Use_XX_Accesses.xx_data_reg[0]\(21) => xx_data(10),
      \Use_XX_Accesses.xx_data_reg[0]\(20) => xx_data(11),
      \Use_XX_Accesses.xx_data_reg[0]\(19) => xx_data(12),
      \Use_XX_Accesses.xx_data_reg[0]\(18) => xx_data(13),
      \Use_XX_Accesses.xx_data_reg[0]\(17) => xx_data(14),
      \Use_XX_Accesses.xx_data_reg[0]\(16) => xx_data(15),
      \Use_XX_Accesses.xx_data_reg[0]\(15) => xx_data(16),
      \Use_XX_Accesses.xx_data_reg[0]\(14) => xx_data(17),
      \Use_XX_Accesses.xx_data_reg[0]\(13) => xx_data(18),
      \Use_XX_Accesses.xx_data_reg[0]\(12) => xx_data(19),
      \Use_XX_Accesses.xx_data_reg[0]\(11) => xx_data(20),
      \Use_XX_Accesses.xx_data_reg[0]\(10) => xx_data(21),
      \Use_XX_Accesses.xx_data_reg[0]\(9) => xx_data(22),
      \Use_XX_Accesses.xx_data_reg[0]\(8) => xx_data(23),
      \Use_XX_Accesses.xx_data_reg[0]\(7) => xx_data(24),
      \Use_XX_Accesses.xx_data_reg[0]\(6) => xx_data(25),
      \Use_XX_Accesses.xx_data_reg[0]\(5) => xx_data(26),
      \Use_XX_Accesses.xx_data_reg[0]\(4) => xx_data(27),
      \Use_XX_Accesses.xx_data_reg[0]\(3) => xx_data(28),
      \Use_XX_Accesses.xx_data_reg[0]\(2) => xx_data(29),
      \Use_XX_Accesses.xx_data_reg[0]\(1) => xx_data(30),
      \Use_XX_Accesses.xx_data_reg[0]\(0) => xx_data(31),
      \Using_FPGA.Native\ => instr_mux_I_n_32,
      \Using_FPGA.Native_0\ => instr_mux_I_n_33,
      \Using_FPGA.Native_1\ => instr_mux_I_n_34,
      \Using_FPGA.Native_10\ => instr_mux_I_n_43,
      \Using_FPGA.Native_11\ => instr_mux_I_n_44,
      \Using_FPGA.Native_12\ => instr_mux_I_n_45,
      \Using_FPGA.Native_13\ => instr_mux_I_n_46,
      \Using_FPGA.Native_14\ => instr_mux_I_n_47,
      \Using_FPGA.Native_15\ => instr_mux_I_n_48,
      \Using_FPGA.Native_16\ => instr_mux_I_n_49,
      \Using_FPGA.Native_17\ => instr_mux_I_n_50,
      \Using_FPGA.Native_2\ => instr_mux_I_n_35,
      \Using_FPGA.Native_3\ => instr_mux_I_n_36,
      \Using_FPGA.Native_4\ => instr_mux_I_n_37,
      \Using_FPGA.Native_5\ => instr_mux_I_n_38,
      \Using_FPGA.Native_6\ => instr_mux_I_n_39,
      \Using_FPGA.Native_7\ => instr_mux_I_n_40,
      \Using_FPGA.Native_8\ => instr_mux_I_n_41,
      \Using_FPGA.Native_9\ => instr_mux_I_n_42,
      ib_data(0 to 31) => ib_data(0 to 31)
    );
mem_databus_ready_sel_carry_or: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_or_3
     port map (
      lopt => lopt_3,
      lopt_1 => lopt_4,
      lopt_2 => lopt_5,
      lopt_3 => lopt_6,
      lopt_4 => lopt_7,
      lopt_5 => lopt_8,
      lopt_6 => lopt_9,
      lopt_7 => lopt_10,
      lopt_8 => lopt_11,
      mem_access_completed_reg => \Use_DBUS.DAXI_Interface_I1_n_6\,
      mem_databus_ready => mem_databus_ready,
      mem_dcache_data_strobe => mem_dcache_data_strobe
    );
read_data_mux_I: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_read_data_mux
     port map (
      Q(31) => wb_dlmb_valid_read_data(0),
      Q(30) => wb_dlmb_valid_read_data(1),
      Q(29) => wb_dlmb_valid_read_data(2),
      Q(28) => wb_dlmb_valid_read_data(3),
      Q(27) => wb_dlmb_valid_read_data(4),
      Q(26) => wb_dlmb_valid_read_data(5),
      Q(25) => wb_dlmb_valid_read_data(6),
      Q(24) => wb_dlmb_valid_read_data(7),
      Q(23) => wb_dlmb_valid_read_data(8),
      Q(22) => wb_dlmb_valid_read_data(9),
      Q(21) => wb_dlmb_valid_read_data(10),
      Q(20) => wb_dlmb_valid_read_data(11),
      Q(19) => wb_dlmb_valid_read_data(12),
      Q(18) => wb_dlmb_valid_read_data(13),
      Q(17) => wb_dlmb_valid_read_data(14),
      Q(16) => wb_dlmb_valid_read_data(15),
      Q(15) => wb_dlmb_valid_read_data(16),
      Q(14) => wb_dlmb_valid_read_data(17),
      Q(13) => wb_dlmb_valid_read_data(18),
      Q(12) => wb_dlmb_valid_read_data(19),
      Q(11) => wb_dlmb_valid_read_data(20),
      Q(10) => wb_dlmb_valid_read_data(21),
      Q(9) => wb_dlmb_valid_read_data(22),
      Q(8) => wb_dlmb_valid_read_data(23),
      Q(7) => wb_dlmb_valid_read_data(24),
      Q(6) => wb_dlmb_valid_read_data(25),
      Q(5) => wb_dlmb_valid_read_data(26),
      Q(4) => wb_dlmb_valid_read_data(27),
      Q(3) => wb_dlmb_valid_read_data(28),
      Q(2) => wb_dlmb_valid_read_data(29),
      Q(1) => wb_dlmb_valid_read_data(30),
      Q(0) => wb_dlmb_valid_read_data(31),
      \WB_DAXI_Read_Data_reg[0]\(31) => wb_dext_read_data(0),
      \WB_DAXI_Read_Data_reg[0]\(30) => wb_dext_read_data(1),
      \WB_DAXI_Read_Data_reg[0]\(29) => wb_dext_read_data(2),
      \WB_DAXI_Read_Data_reg[0]\(28) => wb_dext_read_data(3),
      \WB_DAXI_Read_Data_reg[0]\(27) => wb_dext_read_data(4),
      \WB_DAXI_Read_Data_reg[0]\(26) => wb_dext_read_data(5),
      \WB_DAXI_Read_Data_reg[0]\(25) => wb_dext_read_data(6),
      \WB_DAXI_Read_Data_reg[0]\(24) => wb_dext_read_data(7),
      \WB_DAXI_Read_Data_reg[0]\(23) => wb_dext_read_data(8),
      \WB_DAXI_Read_Data_reg[0]\(22) => wb_dext_read_data(9),
      \WB_DAXI_Read_Data_reg[0]\(21) => wb_dext_read_data(10),
      \WB_DAXI_Read_Data_reg[0]\(20) => wb_dext_read_data(11),
      \WB_DAXI_Read_Data_reg[0]\(19) => wb_dext_read_data(12),
      \WB_DAXI_Read_Data_reg[0]\(18) => wb_dext_read_data(13),
      \WB_DAXI_Read_Data_reg[0]\(17) => wb_dext_read_data(14),
      \WB_DAXI_Read_Data_reg[0]\(16) => wb_dext_read_data(15),
      \WB_DAXI_Read_Data_reg[0]\(15) => wb_dext_read_data(16),
      \WB_DAXI_Read_Data_reg[0]\(14) => wb_dext_read_data(17),
      \WB_DAXI_Read_Data_reg[0]\(13) => wb_dext_read_data(18),
      \WB_DAXI_Read_Data_reg[0]\(12) => wb_dext_read_data(19),
      \WB_DAXI_Read_Data_reg[0]\(11) => wb_dext_read_data(20),
      \WB_DAXI_Read_Data_reg[0]\(10) => wb_dext_read_data(21),
      \WB_DAXI_Read_Data_reg[0]\(9) => wb_dext_read_data(22),
      \WB_DAXI_Read_Data_reg[0]\(8) => wb_dext_read_data(23),
      \WB_DAXI_Read_Data_reg[0]\(7) => wb_dext_read_data(24),
      \WB_DAXI_Read_Data_reg[0]\(6) => wb_dext_read_data(25),
      \WB_DAXI_Read_Data_reg[0]\(5) => wb_dext_read_data(26),
      \WB_DAXI_Read_Data_reg[0]\(4) => wb_dext_read_data(27),
      \WB_DAXI_Read_Data_reg[0]\(3) => wb_dext_read_data(28),
      \WB_DAXI_Read_Data_reg[0]\(2) => wb_dext_read_data(29),
      \WB_DAXI_Read_Data_reg[0]\(1) => wb_dext_read_data(30),
      \WB_DAXI_Read_Data_reg[0]\(0) => wb_dext_read_data(31),
      wb_databus_read_data(0 to 31) => wb_databus_read_data(0 to 31),
      wb_dcache_valid_read_data(0 to 31) => wb_dcache_valid_read_data(0 to 31),
      wb_dext_Data_Strobe => wb_dext_Data_Strobe
    );
trace_data_access_i_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^d\(0),
      D => mem_databus_access,
      Q => \^d\(12),
      R => '0'
    );
\trace_data_address_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^d\(0),
      D => \^d\(406),
      Q => \^d\(80),
      R => '0'
    );
\trace_data_address_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^d\(0),
      D => \^d\(396),
      Q => \^d\(70),
      R => '0'
    );
\trace_data_address_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^d\(0),
      D => \^d\(395),
      Q => \^d\(69),
      R => '0'
    );
\trace_data_address_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^d\(0),
      D => \^d\(394),
      Q => \^d\(68),
      R => '0'
    );
\trace_data_address_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^d\(0),
      D => \^d\(393),
      Q => \^d\(67),
      R => '0'
    );
\trace_data_address_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^d\(0),
      D => \^d\(392),
      Q => \^d\(66),
      R => '0'
    );
\trace_data_address_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^d\(0),
      D => \^d\(391),
      Q => \^d\(65),
      R => '0'
    );
\trace_data_address_i_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^d\(0),
      D => \^d\(390),
      Q => \^d\(64),
      R => '0'
    );
\trace_data_address_i_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^d\(0),
      D => \^d\(389),
      Q => \^d\(63),
      R => '0'
    );
\trace_data_address_i_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^d\(0),
      D => \^d\(388),
      Q => \^d\(62),
      R => '0'
    );
\trace_data_address_i_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^d\(0),
      D => \^d\(387),
      Q => \^d\(61),
      R => '0'
    );
\trace_data_address_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^d\(0),
      D => \^d\(405),
      Q => \^d\(79),
      R => '0'
    );
\trace_data_address_i_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^d\(0),
      D => \^d\(386),
      Q => \^d\(60),
      R => '0'
    );
\trace_data_address_i_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^d\(0),
      D => \^d\(385),
      Q => \^d\(59),
      R => '0'
    );
\trace_data_address_i_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^d\(0),
      D => \^d\(384),
      Q => \^d\(58),
      R => '0'
    );
\trace_data_address_i_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^d\(0),
      D => \^d\(383),
      Q => \^d\(57),
      R => '0'
    );
\trace_data_address_i_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^d\(0),
      D => \^d\(382),
      Q => \^d\(56),
      R => '0'
    );
\trace_data_address_i_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^d\(0),
      D => \^d\(381),
      Q => \^d\(55),
      R => '0'
    );
\trace_data_address_i_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^d\(0),
      D => \^d\(380),
      Q => \^d\(54),
      R => '0'
    );
\trace_data_address_i_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^d\(0),
      D => \^d\(379),
      Q => \^d\(53),
      R => '0'
    );
\trace_data_address_i_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^d\(0),
      D => \^d\(378),
      Q => \^d\(52),
      R => '0'
    );
\trace_data_address_i_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^d\(0),
      D => \^d\(377),
      Q => \^d\(51),
      R => '0'
    );
\trace_data_address_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^d\(0),
      D => \^d\(404),
      Q => \^d\(78),
      R => '0'
    );
\trace_data_address_i_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^d\(0),
      D => \^d\(376),
      Q => \^d\(50),
      R => '0'
    );
\trace_data_address_i_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^d\(0),
      D => \^d\(375),
      Q => \^d\(49),
      R => '0'
    );
\trace_data_address_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^d\(0),
      D => \^d\(403),
      Q => \^d\(77),
      R => '0'
    );
\trace_data_address_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^d\(0),
      D => \^d\(402),
      Q => \^d\(76),
      R => '0'
    );
\trace_data_address_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^d\(0),
      D => \^d\(401),
      Q => \^d\(75),
      R => '0'
    );
\trace_data_address_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^d\(0),
      D => \^d\(400),
      Q => \^d\(74),
      R => '0'
    );
\trace_data_address_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^d\(0),
      D => \^d\(399),
      Q => \^d\(73),
      R => '0'
    );
\trace_data_address_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^d\(0),
      D => \^d\(398),
      Q => \^d\(72),
      R => '0'
    );
\trace_data_address_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^d\(0),
      D => \^d\(397),
      Q => \^d\(71),
      R => '0'
    );
\trace_data_byte_enable_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^d\(0),
      D => \^d\(341),
      Q => \^d\(16),
      R => '0'
    );
\trace_data_byte_enable_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^d\(0),
      D => \^d\(340),
      Q => \^d\(15),
      R => '0'
    );
\trace_data_byte_enable_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^d\(0),
      D => \^d\(339),
      Q => \^d\(14),
      R => '0'
    );
\trace_data_byte_enable_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^d\(0),
      D => \^d\(338),
      Q => \^d\(13),
      R => '0'
    );
trace_data_read_i_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^d\(0),
      D => mem_databus_read,
      Q => \^d\(11),
      R => '0'
    );
trace_data_write_i_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^d\(0),
      D => mem_write_req,
      Q => \^d\(10),
      R => '0'
    );
\trace_data_write_value_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^d\(0),
      D => \^d\(373),
      Q => \^d\(48),
      R => '0'
    );
\trace_data_write_value_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^d\(0),
      D => \^d\(363),
      Q => \^d\(38),
      R => '0'
    );
\trace_data_write_value_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^d\(0),
      D => \^d\(362),
      Q => \^d\(37),
      R => '0'
    );
\trace_data_write_value_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^d\(0),
      D => \^d\(361),
      Q => \^d\(36),
      R => '0'
    );
\trace_data_write_value_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^d\(0),
      D => \^d\(360),
      Q => \^d\(35),
      R => '0'
    );
\trace_data_write_value_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^d\(0),
      D => \^d\(359),
      Q => \^d\(34),
      R => '0'
    );
\trace_data_write_value_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^d\(0),
      D => \^d\(358),
      Q => \^d\(33),
      R => '0'
    );
\trace_data_write_value_i_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^d\(0),
      D => \^d\(357),
      Q => \^d\(32),
      R => '0'
    );
\trace_data_write_value_i_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^d\(0),
      D => \^d\(356),
      Q => \^d\(31),
      R => '0'
    );
\trace_data_write_value_i_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^d\(0),
      D => \^d\(355),
      Q => \^d\(30),
      R => '0'
    );
\trace_data_write_value_i_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^d\(0),
      D => \^d\(354),
      Q => \^d\(29),
      R => '0'
    );
\trace_data_write_value_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^d\(0),
      D => \^d\(372),
      Q => \^d\(47),
      R => '0'
    );
\trace_data_write_value_i_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^d\(0),
      D => \^d\(353),
      Q => \^d\(28),
      R => '0'
    );
\trace_data_write_value_i_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^d\(0),
      D => \^d\(352),
      Q => \^d\(27),
      R => '0'
    );
\trace_data_write_value_i_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^d\(0),
      D => \^d\(351),
      Q => \^d\(26),
      R => '0'
    );
\trace_data_write_value_i_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^d\(0),
      D => \^d\(350),
      Q => \^d\(25),
      R => '0'
    );
\trace_data_write_value_i_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^d\(0),
      D => \^d\(349),
      Q => \^d\(24),
      R => '0'
    );
\trace_data_write_value_i_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^d\(0),
      D => \^d\(348),
      Q => \^d\(23),
      R => '0'
    );
\trace_data_write_value_i_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^d\(0),
      D => \^d\(347),
      Q => \^d\(22),
      R => '0'
    );
\trace_data_write_value_i_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^d\(0),
      D => \^d\(346),
      Q => \^d\(21),
      R => '0'
    );
\trace_data_write_value_i_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^d\(0),
      D => \^d\(345),
      Q => \^d\(20),
      R => '0'
    );
\trace_data_write_value_i_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^d\(0),
      D => \^d\(344),
      Q => \^d\(19),
      R => '0'
    );
\trace_data_write_value_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^d\(0),
      D => \^d\(371),
      Q => \^d\(46),
      R => '0'
    );
\trace_data_write_value_i_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^d\(0),
      D => \^d\(343),
      Q => \^d\(18),
      R => '0'
    );
\trace_data_write_value_i_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^d\(0),
      D => \^d\(342),
      Q => \^d\(17),
      R => '0'
    );
\trace_data_write_value_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^d\(0),
      D => \^d\(370),
      Q => \^d\(45),
      R => '0'
    );
\trace_data_write_value_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^d\(0),
      D => \^d\(369),
      Q => \^d\(44),
      R => '0'
    );
\trace_data_write_value_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^d\(0),
      D => \^d\(368),
      Q => \^d\(43),
      R => '0'
    );
\trace_data_write_value_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^d\(0),
      D => \^d\(367),
      Q => \^d\(42),
      R => '0'
    );
\trace_data_write_value_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^d\(0),
      D => \^d\(366),
      Q => \^d\(41),
      R => '0'
    );
\trace_data_write_value_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^d\(0),
      D => \^d\(365),
      Q => \^d\(40),
      R => '0'
    );
\trace_data_write_value_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^d\(0),
      D => \^d\(364),
      Q => \^d\(39),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze_Core is
  port (
    D : out STD_LOGIC_VECTOR ( 512 downto 0 );
    Sleep : out STD_LOGIC;
    LOCKSTEP_Master_Out : out STD_LOGIC_VECTOR ( 40 downto 0 );
    Dbg_Trig_In : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Dbg_Trig_Ack_Out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \Serial_Dbg_Intf.control_reg_reg[8]\ : out STD_LOGIC;
    Dbg_TDO : out STD_LOGIC;
    Hibernate : out STD_LOGIC;
    Suspend : out STD_LOGIC;
    Pause_Ack : out STD_LOGIC;
    Dbg_Clk : in STD_LOGIC;
    Dbg_Trig_Ack_In : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Clk : in STD_LOGIC;
    Dbg_Trig_Out : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Pause : in STD_LOGIC;
    Dbg_Update : in STD_LOGIC;
    Dbg_Stop : in STD_LOGIC;
    Dbg_Capture : in STD_LOGIC;
    IReady : in STD_LOGIC;
    Reset : in STD_LOGIC;
    Mb_Reset : in STD_LOGIC;
    Debug_Rst : in STD_LOGIC;
    Interrupt : in STD_LOGIC;
    Reset_Mode : in STD_LOGIC_VECTOR ( 0 to 1 );
    Data_Read_Reg_En : in STD_LOGIC;
    Config_Reg_En : in STD_LOGIC;
    Dbg_Shift : in STD_LOGIC;
    Dbg_Reg_En : in STD_LOGIC_VECTOR ( 0 to 7 );
    Status_Reg_En : in STD_LOGIC;
    M_AXI_IC_RLAST : in STD_LOGIC;
    M_AXI_IC_ARREADY : in STD_LOGIC;
    M_AXI_IC_RVALID : in STD_LOGIC;
    M_AXI_DC_BVALID : in STD_LOGIC;
    M_AXI_DC_AWREADY : in STD_LOGIC;
    M_AXI_DC_RLAST : in STD_LOGIC;
    M_AXI_DC_ARREADY : in STD_LOGIC;
    Scan_En : in STD_LOGIC;
    Scan_Reset_Sel : in STD_LOGIC;
    Scan_Reset : in STD_LOGIC;
    DReady : in STD_LOGIC;
    M_AXI_DC_WREADY : in STD_LOGIC;
    Instr : in STD_LOGIC_VECTOR ( 0 to 31 );
    Dbg_TDI : in STD_LOGIC;
    M_AXI_DP_RVALID : in STD_LOGIC;
    M_AXI_DP_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Data_Read : in STD_LOGIC_VECTOR ( 0 to 31 );
    Wakeup : in STD_LOGIC_VECTOR ( 0 to 1 );
    DWait : in STD_LOGIC;
    M_AXI_DP_BVALID : in STD_LOGIC;
    M_AXI_DP_WREADY : in STD_LOGIC;
    M_AXI_DP_AWREADY : in STD_LOGIC;
    M_AXI_DP_ARREADY : in STD_LOGIC;
    M_AXI_DC_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_DC_RVALID : in STD_LOGIC;
    M_AXI_IC_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze_Core;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze_Core is
  signal \^d\ : STD_LOGIC_VECTOR ( 512 downto 0 );
  signal \Decode_I/ex_is_swx_instr_s\ : STD_LOGIC;
  signal \Decode_I/ex_load_store_instr_s\ : STD_LOGIC;
  signal \Decode_I/ex_reservation\ : STD_LOGIC;
  signal \^lockstep_master_out\ : STD_LOGIC_VECTOR ( 40 downto 0 );
  signal \Performance.Core_n_555\ : STD_LOGIC;
  signal \Performance.Core_n_560\ : STD_LOGIC;
  signal \Performance.Core_n_564\ : STD_LOGIC;
  signal SRI : STD_LOGIC;
  signal Synced : STD_LOGIC;
  signal \Using_Debug.Using_ICache.combined_carry_or_I/S\ : STD_LOGIC;
  signal \Using_Debug.Using_ICache.debug_combinded_carry_or_I/S\ : STD_LOGIC;
  signal \Using_FPGA.Native_i_1_n_0\ : STD_LOGIC;
  signal external_interrupt : STD_LOGIC;
  signal mem_Exception_Taken : STD_LOGIC;
  signal \reset_temp__0\ : STD_LOGIC;
  signal sync_reset : STD_LOGIC;
  signal wakeup_i : STD_LOGIC_VECTOR ( 0 to 1 );
begin
  D(512 downto 0) <= \^d\(512 downto 0);
  LOCKSTEP_Master_Out(40 downto 0) <= \^lockstep_master_out\(40 downto 0);
\Performance.Core\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze_GTi
     port map (
      Clk => Clk,
      Config_Reg_En => Config_Reg_En,
      D(512 downto 0) => \^d\(512 downto 0),
      DReady => DReady,
      DWait => DWait,
      Data_Read(0 to 31) => Data_Read(0 to 31),
      Data_Read_Reg_En => Data_Read_Reg_En,
      Dbg_Capture => Dbg_Capture,
      Dbg_Clk => Dbg_Clk,
      Dbg_Reg_En(0 to 7) => Dbg_Reg_En(0 to 7),
      Dbg_Shift => Dbg_Shift,
      Dbg_Stop => Dbg_Stop,
      Dbg_TDI => Dbg_TDI,
      Dbg_TDO => Dbg_TDO,
      Dbg_Trig_Ack_In(1 downto 0) => Dbg_Trig_Ack_In(1 downto 0),
      Dbg_Trig_Ack_Out(1 downto 0) => Dbg_Trig_Ack_Out(1 downto 0),
      Dbg_Trig_In(1 downto 0) => Dbg_Trig_In(1 downto 0),
      Dbg_Trig_Out(1 downto 0) => Dbg_Trig_Out(1 downto 0),
      Dbg_Update => Dbg_Update,
      Hibernate => Hibernate,
      IReady => IReady,
      Instr(0 to 31) => Instr(0 to 31),
      LOCKSTEP_Master_Out(40 downto 0) => \^lockstep_master_out\(40 downto 0),
      M_AXI_DC_ARREADY => M_AXI_DC_ARREADY,
      M_AXI_DC_AWREADY => M_AXI_DC_AWREADY,
      M_AXI_DC_BVALID => M_AXI_DC_BVALID,
      M_AXI_DC_RDATA(31 downto 0) => M_AXI_DC_RDATA(31 downto 0),
      M_AXI_DC_RLAST => M_AXI_DC_RLAST,
      M_AXI_DC_RVALID => M_AXI_DC_RVALID,
      M_AXI_DC_WREADY => M_AXI_DC_WREADY,
      M_AXI_DP_ARREADY => M_AXI_DP_ARREADY,
      M_AXI_DP_AWREADY => M_AXI_DP_AWREADY,
      M_AXI_DP_BVALID => M_AXI_DP_BVALID,
      M_AXI_DP_RDATA(31 downto 0) => M_AXI_DP_RDATA(31 downto 0),
      M_AXI_DP_RVALID => M_AXI_DP_RVALID,
      M_AXI_DP_WREADY => M_AXI_DP_WREADY,
      M_AXI_IC_ARREADY => M_AXI_IC_ARREADY,
      M_AXI_IC_RDATA(31 downto 0) => M_AXI_IC_RDATA(31 downto 0),
      M_AXI_IC_RLAST => M_AXI_IC_RLAST,
      M_AXI_IC_RVALID => M_AXI_IC_RVALID,
      Pause => Pause,
      Pause_Ack => Pause_Ack,
      \Performance_Debug_Control.dbg_freeze_nohalt_reg\ => \Performance.Core_n_555\,
      Reset_Mode(0 to 1) => Reset_Mode(0 to 1),
      S => \Using_Debug.Using_ICache.combined_carry_or_I/S\,
      SRI => SRI,
      S_0 => \Using_Debug.Using_ICache.debug_combinded_carry_or_I/S\,
      Scan_En => Scan_En,
      Scan_Reset => Scan_Reset,
      Scan_Reset_Sel => Scan_Reset_Sel,
      \Serial_Dbg_Intf.control_reg_reg[8]\ => \Serial_Dbg_Intf.control_reg_reg[8]\,
      Sleep => Sleep,
      Status_Reg_En => Status_Reg_En,
      Suspend => Suspend,
      \Using_LWX_SWX_instr.ex_reservation_reg\ => \Performance.Core_n_564\,
      ex_is_swx_instr_s => \Decode_I/ex_is_swx_instr_s\,
      ex_load_store_instr_s => \Decode_I/ex_load_store_instr_s\,
      ex_reservation => \Decode_I/ex_reservation\,
      external_interrupt => external_interrupt,
      mem_Exception_Taken => mem_Exception_Taken,
      sync_reset => sync_reset,
      wakeup_i(0 to 1) => wakeup_i(0 to 1),
      wb_exception_i_reg => \Using_FPGA.Native_i_1_n_0\,
      wb_gpr_write_i_reg => \Performance.Core_n_560\
    );
Reset_DFF: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit
     port map (
      Clk => Clk,
      \out\(0) => Synced,
      \reset_temp__0\ => \reset_temp__0\
    );
\Use_Async_Reset.sync_reset_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => Clk,
      CE => '1',
      D => Synced,
      Q => sync_reset,
      R => '0'
    );
\Using_Async_Interrupt.Interrupt_DFF\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit__parameterized1\
     port map (
      Clk => Clk,
      Interrupt => Interrupt,
      external_interrupt => external_interrupt
    );
\Using_Async_Wakeup_0.Wakeup_DFF\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_0
     port map (
      Clk => Clk,
      SR(0) => sync_reset,
      Wakeup(0) => Wakeup(0),
      \out\(0) => wakeup_i(0)
    );
\Using_Async_Wakeup_1.Wakeup_DFF\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_1
     port map (
      Clk => Clk,
      SR(0) => sync_reset,
      Wakeup(0) => Wakeup(1),
      \out\(0) => wakeup_i(1)
    );
\Using_FPGA.Native_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF7F"
    )
        port map (
      I0 => \Performance.Core_n_560\,
      I1 => \^d\(85),
      I2 => \^d\(83),
      I3 => \^d\(84),
      I4 => \Performance.Core_n_555\,
      O => \Using_FPGA.Native_i_1_n_0\
    );
\Using_FPGA.Native_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF2FF"
    )
        port map (
      I0 => \Decode_I/ex_is_swx_instr_s\,
      I1 => \Decode_I/ex_reservation\,
      I2 => \Performance.Core_n_564\,
      I3 => \Decode_I/ex_load_store_instr_s\,
      I4 => mem_Exception_Taken,
      I5 => \Performance.Core_n_560\,
      O => SRI
    );
\Using_FPGA.Native_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => IReady,
      O => \Using_Debug.Using_ICache.combined_carry_or_I/S\
    );
\Using_FPGA.Native_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^lockstep_master_out\(38),
      O => \Using_Debug.Using_ICache.debug_combinded_carry_or_I/S\
    );
reset_temp: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => Reset,
      I1 => Mb_Reset,
      I2 => Debug_Rst,
      O => \reset_temp__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze is
  port (
    RAM_To : in STD_LOGIC_VECTOR ( 255 downto 0 );
    RAM_From : out STD_LOGIC_VECTOR ( 255 downto 0 );
    Clk : in STD_LOGIC;
    Reset : in STD_LOGIC;
    Mb_Reset : in STD_LOGIC;
    Config_Reset : in STD_LOGIC;
    Scan_Reset_Sel : in STD_LOGIC;
    Scan_Reset : in STD_LOGIC;
    Scan_En : in STD_LOGIC;
    Reset_Mode : in STD_LOGIC_VECTOR ( 0 to 1 );
    Non_Secure : in STD_LOGIC_VECTOR ( 0 to 3 );
    Interrupt : in STD_LOGIC;
    Interrupt_Address : in STD_LOGIC_VECTOR ( 0 to 31 );
    Interrupt_Ack : out STD_LOGIC_VECTOR ( 0 to 1 );
    Ext_BRK : in STD_LOGIC;
    Ext_NM_BRK : in STD_LOGIC;
    Pause : in STD_LOGIC;
    Pause_Ack : out STD_LOGIC;
    Dbg_Continue : out STD_LOGIC;
    Dbg_Stop : in STD_LOGIC;
    Dbg_Intr : out STD_LOGIC;
    MB_Halted : out STD_LOGIC;
    MB_Error : out STD_LOGIC;
    Wakeup : in STD_LOGIC_VECTOR ( 0 to 1 );
    Sleep : out STD_LOGIC;
    Hibernate : out STD_LOGIC;
    Suspend : out STD_LOGIC;
    Dbg_Wakeup : out STD_LOGIC;
    LOCKSTEP_Slave_In : in STD_LOGIC_VECTOR ( 0 to 4095 );
    LOCKSTEP_Master_Out : out STD_LOGIC_VECTOR ( 0 to 4095 );
    LOCKSTEP_Out : out STD_LOGIC_VECTOR ( 0 to 4095 );
    Instr_Addr : out STD_LOGIC_VECTOR ( 0 to 31 );
    Instr : in STD_LOGIC_VECTOR ( 0 to 31 );
    IFetch : out STD_LOGIC;
    I_AS : out STD_LOGIC;
    IReady : in STD_LOGIC;
    IWAIT : in STD_LOGIC;
    ICE : in STD_LOGIC;
    IUE : in STD_LOGIC;
    M_AXI_IP_AWID : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_IP_AWADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_IP_AWLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    M_AXI_IP_AWSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_IP_AWBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_IP_AWLOCK : out STD_LOGIC;
    M_AXI_IP_AWCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_IP_AWPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_IP_AWQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_IP_AWVALID : out STD_LOGIC;
    M_AXI_IP_AWREADY : in STD_LOGIC;
    M_AXI_IP_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_IP_WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_IP_WLAST : out STD_LOGIC;
    M_AXI_IP_WVALID : out STD_LOGIC;
    M_AXI_IP_WREADY : in STD_LOGIC;
    M_AXI_IP_BID : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_IP_BRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_IP_BVALID : in STD_LOGIC;
    M_AXI_IP_BREADY : out STD_LOGIC;
    M_AXI_IP_ARID : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_IP_ARADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_IP_ARLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    M_AXI_IP_ARSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_IP_ARBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_IP_ARLOCK : out STD_LOGIC;
    M_AXI_IP_ARCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_IP_ARPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_IP_ARQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_IP_ARVALID : out STD_LOGIC;
    M_AXI_IP_ARREADY : in STD_LOGIC;
    M_AXI_IP_RID : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_IP_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_IP_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_IP_RLAST : in STD_LOGIC;
    M_AXI_IP_RVALID : in STD_LOGIC;
    M_AXI_IP_RREADY : out STD_LOGIC;
    Data_Addr : out STD_LOGIC_VECTOR ( 0 to 31 );
    Data_Read : in STD_LOGIC_VECTOR ( 0 to 31 );
    Data_Write : out STD_LOGIC_VECTOR ( 0 to 31 );
    D_AS : out STD_LOGIC;
    Read_Strobe : out STD_LOGIC;
    Write_Strobe : out STD_LOGIC;
    DReady : in STD_LOGIC;
    DWait : in STD_LOGIC;
    DCE : in STD_LOGIC;
    DUE : in STD_LOGIC;
    Byte_Enable : out STD_LOGIC_VECTOR ( 0 to 3 );
    M_AXI_DP_AWID : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_DP_AWADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_DP_AWLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    M_AXI_DP_AWSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_DP_AWBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_DP_AWLOCK : out STD_LOGIC;
    M_AXI_DP_AWCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_DP_AWPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_DP_AWQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_DP_AWVALID : out STD_LOGIC;
    M_AXI_DP_AWREADY : in STD_LOGIC;
    M_AXI_DP_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_DP_WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_DP_WLAST : out STD_LOGIC;
    M_AXI_DP_WVALID : out STD_LOGIC;
    M_AXI_DP_WREADY : in STD_LOGIC;
    M_AXI_DP_BID : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_DP_BRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_DP_BVALID : in STD_LOGIC;
    M_AXI_DP_BREADY : out STD_LOGIC;
    M_AXI_DP_ARID : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_DP_ARADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_DP_ARLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    M_AXI_DP_ARSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_DP_ARBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_DP_ARLOCK : out STD_LOGIC;
    M_AXI_DP_ARCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_DP_ARPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_DP_ARQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_DP_ARVALID : out STD_LOGIC;
    M_AXI_DP_ARREADY : in STD_LOGIC;
    M_AXI_DP_RID : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_DP_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_DP_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_DP_RLAST : in STD_LOGIC;
    M_AXI_DP_RVALID : in STD_LOGIC;
    M_AXI_DP_RREADY : out STD_LOGIC;
    Dbg_Disable : in STD_LOGIC;
    Dbg_Clk : in STD_LOGIC;
    Dbg_TDI : in STD_LOGIC;
    Dbg_TDO : out STD_LOGIC;
    Dbg_Reg_En : in STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Shift : in STD_LOGIC;
    Dbg_Capture : in STD_LOGIC;
    Dbg_Update : in STD_LOGIC;
    Debug_Rst : in STD_LOGIC;
    Dbg_Trig_In : out STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Trig_Ack_In : in STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Trig_Out : in STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Trig_Ack_Out : out STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Trace_Clk : in STD_LOGIC;
    Dbg_Trace_Data : out STD_LOGIC_VECTOR ( 0 to 35 );
    Dbg_Trace_Ready : in STD_LOGIC;
    Dbg_Trace_Valid : out STD_LOGIC;
    Dbg_AWADDR : in STD_LOGIC_VECTOR ( 14 downto 2 );
    Dbg_AWVALID : in STD_LOGIC;
    Dbg_AWREADY : out STD_LOGIC;
    Dbg_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Dbg_WVALID : in STD_LOGIC;
    Dbg_WREADY : out STD_LOGIC;
    Dbg_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Dbg_BVALID : out STD_LOGIC;
    Dbg_BREADY : in STD_LOGIC;
    Dbg_ARADDR : in STD_LOGIC_VECTOR ( 14 downto 2 );
    Dbg_ARVALID : in STD_LOGIC;
    Dbg_ARREADY : out STD_LOGIC;
    Dbg_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Dbg_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Dbg_RVALID : out STD_LOGIC;
    Dbg_RREADY : in STD_LOGIC;
    DEBUG_ACLK : in STD_LOGIC;
    DEBUG_ARESETN : in STD_LOGIC;
    Trace_Instruction : out STD_LOGIC_VECTOR ( 0 to 31 );
    Trace_Valid_Instr : out STD_LOGIC;
    Trace_PC : out STD_LOGIC_VECTOR ( 0 to 31 );
    Trace_Reg_Write : out STD_LOGIC;
    Trace_Reg_Addr : out STD_LOGIC_VECTOR ( 0 to 4 );
    Trace_MSR_Reg : out STD_LOGIC_VECTOR ( 0 to 14 );
    Trace_PID_Reg : out STD_LOGIC_VECTOR ( 0 to 7 );
    Trace_New_Reg_Value : out STD_LOGIC_VECTOR ( 0 to 31 );
    Trace_Exception_Taken : out STD_LOGIC;
    Trace_Exception_Kind : out STD_LOGIC_VECTOR ( 0 to 4 );
    Trace_Jump_Taken : out STD_LOGIC;
    Trace_Delay_Slot : out STD_LOGIC;
    Trace_Data_Address : out STD_LOGIC_VECTOR ( 0 to 31 );
    Trace_Data_Write_Value : out STD_LOGIC_VECTOR ( 0 to 31 );
    Trace_Data_Byte_Enable : out STD_LOGIC_VECTOR ( 0 to 3 );
    Trace_Data_Access : out STD_LOGIC;
    Trace_Data_Read : out STD_LOGIC;
    Trace_Data_Write : out STD_LOGIC;
    Trace_DCache_Req : out STD_LOGIC;
    Trace_DCache_Hit : out STD_LOGIC;
    Trace_DCache_Rdy : out STD_LOGIC;
    Trace_DCache_Read : out STD_LOGIC;
    Trace_ICache_Req : out STD_LOGIC;
    Trace_ICache_Hit : out STD_LOGIC;
    Trace_ICache_Rdy : out STD_LOGIC;
    Trace_OF_PipeRun : out STD_LOGIC;
    Trace_EX_PipeRun : out STD_LOGIC;
    Trace_MEM_PipeRun : out STD_LOGIC;
    Trace_MB_Halted : out STD_LOGIC;
    Trace_Jump_Hit : out STD_LOGIC;
    M0_AXIS_TLAST : out STD_LOGIC;
    M0_AXIS_TDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M0_AXIS_TVALID : out STD_LOGIC;
    M0_AXIS_TREADY : in STD_LOGIC;
    M1_AXIS_TLAST : out STD_LOGIC;
    M1_AXIS_TDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M1_AXIS_TVALID : out STD_LOGIC;
    M1_AXIS_TREADY : in STD_LOGIC;
    M2_AXIS_TLAST : out STD_LOGIC;
    M2_AXIS_TDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M2_AXIS_TVALID : out STD_LOGIC;
    M2_AXIS_TREADY : in STD_LOGIC;
    M3_AXIS_TLAST : out STD_LOGIC;
    M3_AXIS_TDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M3_AXIS_TVALID : out STD_LOGIC;
    M3_AXIS_TREADY : in STD_LOGIC;
    M4_AXIS_TLAST : out STD_LOGIC;
    M4_AXIS_TDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M4_AXIS_TVALID : out STD_LOGIC;
    M4_AXIS_TREADY : in STD_LOGIC;
    M5_AXIS_TLAST : out STD_LOGIC;
    M5_AXIS_TDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M5_AXIS_TVALID : out STD_LOGIC;
    M5_AXIS_TREADY : in STD_LOGIC;
    M6_AXIS_TLAST : out STD_LOGIC;
    M6_AXIS_TDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M6_AXIS_TVALID : out STD_LOGIC;
    M6_AXIS_TREADY : in STD_LOGIC;
    M7_AXIS_TLAST : out STD_LOGIC;
    M7_AXIS_TDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M7_AXIS_TVALID : out STD_LOGIC;
    M7_AXIS_TREADY : in STD_LOGIC;
    M8_AXIS_TLAST : out STD_LOGIC;
    M8_AXIS_TDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M8_AXIS_TVALID : out STD_LOGIC;
    M8_AXIS_TREADY : in STD_LOGIC;
    M9_AXIS_TLAST : out STD_LOGIC;
    M9_AXIS_TDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M9_AXIS_TVALID : out STD_LOGIC;
    M9_AXIS_TREADY : in STD_LOGIC;
    M10_AXIS_TLAST : out STD_LOGIC;
    M10_AXIS_TDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M10_AXIS_TVALID : out STD_LOGIC;
    M10_AXIS_TREADY : in STD_LOGIC;
    M11_AXIS_TLAST : out STD_LOGIC;
    M11_AXIS_TDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M11_AXIS_TVALID : out STD_LOGIC;
    M11_AXIS_TREADY : in STD_LOGIC;
    M12_AXIS_TLAST : out STD_LOGIC;
    M12_AXIS_TDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M12_AXIS_TVALID : out STD_LOGIC;
    M12_AXIS_TREADY : in STD_LOGIC;
    M13_AXIS_TLAST : out STD_LOGIC;
    M13_AXIS_TDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M13_AXIS_TVALID : out STD_LOGIC;
    M13_AXIS_TREADY : in STD_LOGIC;
    M14_AXIS_TLAST : out STD_LOGIC;
    M14_AXIS_TDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M14_AXIS_TVALID : out STD_LOGIC;
    M14_AXIS_TREADY : in STD_LOGIC;
    M15_AXIS_TLAST : out STD_LOGIC;
    M15_AXIS_TDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M15_AXIS_TVALID : out STD_LOGIC;
    M15_AXIS_TREADY : in STD_LOGIC;
    S0_AXIS_TLAST : in STD_LOGIC;
    S0_AXIS_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S0_AXIS_TVALID : in STD_LOGIC;
    S0_AXIS_TREADY : out STD_LOGIC;
    S1_AXIS_TLAST : in STD_LOGIC;
    S1_AXIS_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S1_AXIS_TVALID : in STD_LOGIC;
    S1_AXIS_TREADY : out STD_LOGIC;
    S2_AXIS_TLAST : in STD_LOGIC;
    S2_AXIS_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S2_AXIS_TVALID : in STD_LOGIC;
    S2_AXIS_TREADY : out STD_LOGIC;
    S3_AXIS_TLAST : in STD_LOGIC;
    S3_AXIS_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S3_AXIS_TVALID : in STD_LOGIC;
    S3_AXIS_TREADY : out STD_LOGIC;
    S4_AXIS_TLAST : in STD_LOGIC;
    S4_AXIS_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S4_AXIS_TVALID : in STD_LOGIC;
    S4_AXIS_TREADY : out STD_LOGIC;
    S5_AXIS_TLAST : in STD_LOGIC;
    S5_AXIS_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S5_AXIS_TVALID : in STD_LOGIC;
    S5_AXIS_TREADY : out STD_LOGIC;
    S6_AXIS_TLAST : in STD_LOGIC;
    S6_AXIS_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S6_AXIS_TVALID : in STD_LOGIC;
    S6_AXIS_TREADY : out STD_LOGIC;
    S7_AXIS_TLAST : in STD_LOGIC;
    S7_AXIS_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S7_AXIS_TVALID : in STD_LOGIC;
    S7_AXIS_TREADY : out STD_LOGIC;
    S8_AXIS_TLAST : in STD_LOGIC;
    S8_AXIS_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S8_AXIS_TVALID : in STD_LOGIC;
    S8_AXIS_TREADY : out STD_LOGIC;
    S9_AXIS_TLAST : in STD_LOGIC;
    S9_AXIS_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S9_AXIS_TVALID : in STD_LOGIC;
    S9_AXIS_TREADY : out STD_LOGIC;
    S10_AXIS_TLAST : in STD_LOGIC;
    S10_AXIS_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S10_AXIS_TVALID : in STD_LOGIC;
    S10_AXIS_TREADY : out STD_LOGIC;
    S11_AXIS_TLAST : in STD_LOGIC;
    S11_AXIS_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S11_AXIS_TVALID : in STD_LOGIC;
    S11_AXIS_TREADY : out STD_LOGIC;
    S12_AXIS_TLAST : in STD_LOGIC;
    S12_AXIS_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S12_AXIS_TVALID : in STD_LOGIC;
    S12_AXIS_TREADY : out STD_LOGIC;
    S13_AXIS_TLAST : in STD_LOGIC;
    S13_AXIS_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S13_AXIS_TVALID : in STD_LOGIC;
    S13_AXIS_TREADY : out STD_LOGIC;
    S14_AXIS_TLAST : in STD_LOGIC;
    S14_AXIS_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S14_AXIS_TVALID : in STD_LOGIC;
    S14_AXIS_TREADY : out STD_LOGIC;
    S15_AXIS_TLAST : in STD_LOGIC;
    S15_AXIS_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S15_AXIS_TVALID : in STD_LOGIC;
    S15_AXIS_TREADY : out STD_LOGIC;
    M_AXI_IC_AWID : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_IC_AWADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_IC_AWLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    M_AXI_IC_AWSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_IC_AWBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_IC_AWLOCK : out STD_LOGIC;
    M_AXI_IC_AWCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_IC_AWPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_IC_AWQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_IC_AWVALID : out STD_LOGIC;
    M_AXI_IC_AWREADY : in STD_LOGIC;
    M_AXI_IC_AWUSER : out STD_LOGIC_VECTOR ( 4 downto 0 );
    M_AXI_IC_AWDOMAIN : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_IC_AWSNOOP : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_IC_AWBAR : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_IC_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_IC_WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_IC_WLAST : out STD_LOGIC;
    M_AXI_IC_WVALID : out STD_LOGIC;
    M_AXI_IC_WREADY : in STD_LOGIC;
    M_AXI_IC_WUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_IC_BID : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_IC_BRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_IC_BVALID : in STD_LOGIC;
    M_AXI_IC_BREADY : out STD_LOGIC;
    M_AXI_IC_BUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_IC_WACK : out STD_LOGIC;
    M_AXI_IC_ARID : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_IC_ARADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_IC_ARLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    M_AXI_IC_ARSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_IC_ARBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_IC_ARLOCK : out STD_LOGIC;
    M_AXI_IC_ARCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_IC_ARPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_IC_ARQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_IC_ARVALID : out STD_LOGIC;
    M_AXI_IC_ARREADY : in STD_LOGIC;
    M_AXI_IC_ARUSER : out STD_LOGIC_VECTOR ( 4 downto 0 );
    M_AXI_IC_ARDOMAIN : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_IC_ARSNOOP : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_IC_ARBAR : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_IC_RID : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_IC_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_IC_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_IC_RLAST : in STD_LOGIC;
    M_AXI_IC_RVALID : in STD_LOGIC;
    M_AXI_IC_RREADY : out STD_LOGIC;
    M_AXI_IC_RUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_IC_RACK : out STD_LOGIC;
    M_AXI_IC_ACVALID : in STD_LOGIC;
    M_AXI_IC_ACADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_IC_ACSNOOP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_IC_ACPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_IC_ACREADY : out STD_LOGIC;
    M_AXI_IC_CRVALID : out STD_LOGIC;
    M_AXI_IC_CRRESP : out STD_LOGIC_VECTOR ( 4 downto 0 );
    M_AXI_IC_CRREADY : in STD_LOGIC;
    M_AXI_IC_CDVALID : out STD_LOGIC;
    M_AXI_IC_CDDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_IC_CDLAST : out STD_LOGIC;
    M_AXI_IC_CDREADY : in STD_LOGIC;
    M_AXI_DC_AWID : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_DC_AWADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_DC_AWLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    M_AXI_DC_AWSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_DC_AWBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_DC_AWLOCK : out STD_LOGIC;
    M_AXI_DC_AWCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_DC_AWPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_DC_AWQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_DC_AWVALID : out STD_LOGIC;
    M_AXI_DC_AWREADY : in STD_LOGIC;
    M_AXI_DC_AWUSER : out STD_LOGIC_VECTOR ( 4 downto 0 );
    M_AXI_DC_AWDOMAIN : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_DC_AWSNOOP : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_DC_AWBAR : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_DC_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_DC_WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_DC_WLAST : out STD_LOGIC;
    M_AXI_DC_WVALID : out STD_LOGIC;
    M_AXI_DC_WREADY : in STD_LOGIC;
    M_AXI_DC_WUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_DC_BRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_DC_BID : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_DC_BVALID : in STD_LOGIC;
    M_AXI_DC_BREADY : out STD_LOGIC;
    M_AXI_DC_BUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_DC_WACK : out STD_LOGIC;
    M_AXI_DC_ARID : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_DC_ARADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_DC_ARLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    M_AXI_DC_ARSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_DC_ARBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_DC_ARLOCK : out STD_LOGIC;
    M_AXI_DC_ARCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_DC_ARPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_DC_ARQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_DC_ARVALID : out STD_LOGIC;
    M_AXI_DC_ARREADY : in STD_LOGIC;
    M_AXI_DC_ARUSER : out STD_LOGIC_VECTOR ( 4 downto 0 );
    M_AXI_DC_ARDOMAIN : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_DC_ARSNOOP : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_DC_ARBAR : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_DC_RID : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_DC_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_DC_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_DC_RLAST : in STD_LOGIC;
    M_AXI_DC_RVALID : in STD_LOGIC;
    M_AXI_DC_RREADY : out STD_LOGIC;
    M_AXI_DC_RUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_DC_RACK : out STD_LOGIC;
    M_AXI_DC_ACVALID : in STD_LOGIC;
    M_AXI_DC_ACADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_DC_ACSNOOP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_DC_ACPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_DC_ACREADY : out STD_LOGIC;
    M_AXI_DC_CRVALID : out STD_LOGIC;
    M_AXI_DC_CRRESP : out STD_LOGIC_VECTOR ( 4 downto 0 );
    M_AXI_DC_CRREADY : in STD_LOGIC;
    M_AXI_DC_CDVALID : out STD_LOGIC;
    M_AXI_DC_CDDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_DC_CDLAST : out STD_LOGIC;
    M_AXI_DC_CDREADY : in STD_LOGIC
  );
  attribute C_ADDR_TAG_BITS : integer;
  attribute C_ADDR_TAG_BITS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 13;
  attribute C_ALLOW_DCACHE_WR : integer;
  attribute C_ALLOW_DCACHE_WR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 1;
  attribute C_ALLOW_ICACHE_WR : integer;
  attribute C_ALLOW_ICACHE_WR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 1;
  attribute C_AREA_OPTIMIZED : integer;
  attribute C_AREA_OPTIMIZED of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 0;
  attribute C_ASYNC_INTERRUPT : integer;
  attribute C_ASYNC_INTERRUPT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 1;
  attribute C_ASYNC_WAKEUP : integer;
  attribute C_ASYNC_WAKEUP of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 3;
  attribute C_AVOID_PRIMITIVES : integer;
  attribute C_AVOID_PRIMITIVES of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 0;
  attribute C_BASE_VECTORS : string;
  attribute C_BASE_VECTORS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is "64'b0000000000000000000000000000000000000000000000000000000000000000";
  attribute C_BRANCH_TARGET_CACHE_SIZE : integer;
  attribute C_BRANCH_TARGET_CACHE_SIZE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 0;
  attribute C_CACHE_BYTE_SIZE : integer;
  attribute C_CACHE_BYTE_SIZE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 32768;
  attribute C_DADDR_SIZE : integer;
  attribute C_DADDR_SIZE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 32;
  attribute C_DATA_SIZE : integer;
  attribute C_DATA_SIZE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 32;
  attribute C_DCACHE_ADDR_TAG : integer;
  attribute C_DCACHE_ADDR_TAG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 13;
  attribute C_DCACHE_ALWAYS_USED : integer;
  attribute C_DCACHE_ALWAYS_USED of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 1;
  attribute C_DCACHE_BASEADDR : string;
  attribute C_DCACHE_BASEADDR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is "64'b0000000000000000000000000000000010000000000000000000000000000000";
  attribute C_DCACHE_BYTE_SIZE : integer;
  attribute C_DCACHE_BYTE_SIZE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 32768;
  attribute C_DCACHE_DATA_WIDTH : integer;
  attribute C_DCACHE_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 0;
  attribute C_DCACHE_FORCE_TAG_LUTRAM : integer;
  attribute C_DCACHE_FORCE_TAG_LUTRAM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 0;
  attribute C_DCACHE_HIGHADDR : string;
  attribute C_DCACHE_HIGHADDR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is "64'b0000000000000000000000000000000010001111111111111111111111111111";
  attribute C_DCACHE_LINE_LEN : integer;
  attribute C_DCACHE_LINE_LEN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 4;
  attribute C_DCACHE_USE_WRITEBACK : integer;
  attribute C_DCACHE_USE_WRITEBACK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 0;
  attribute C_DCACHE_VICTIMS : integer;
  attribute C_DCACHE_VICTIMS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 0;
  attribute C_DEBUG_COUNTER_WIDTH : integer;
  attribute C_DEBUG_COUNTER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 32;
  attribute C_DEBUG_ENABLED : integer;
  attribute C_DEBUG_ENABLED of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 1;
  attribute C_DEBUG_EVENT_COUNTERS : integer;
  attribute C_DEBUG_EVENT_COUNTERS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 5;
  attribute C_DEBUG_EXTERNAL_TRACE : integer;
  attribute C_DEBUG_EXTERNAL_TRACE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 0;
  attribute C_DEBUG_INTERFACE : integer;
  attribute C_DEBUG_INTERFACE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 0;
  attribute C_DEBUG_LATENCY_COUNTERS : integer;
  attribute C_DEBUG_LATENCY_COUNTERS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 1;
  attribute C_DEBUG_PROFILE_SIZE : integer;
  attribute C_DEBUG_PROFILE_SIZE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 0;
  attribute C_DEBUG_TRACE_ASYNC_RESET : integer;
  attribute C_DEBUG_TRACE_ASYNC_RESET of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 0;
  attribute C_DEBUG_TRACE_SIZE : integer;
  attribute C_DEBUG_TRACE_SIZE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 8192;
  attribute C_DIV_ZERO_EXCEPTION : integer;
  attribute C_DIV_ZERO_EXCEPTION of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 0;
  attribute C_DYNAMIC_BUS_SIZING : integer;
  attribute C_DYNAMIC_BUS_SIZING of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 0;
  attribute C_D_AXI : integer;
  attribute C_D_AXI of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 1;
  attribute C_D_LMB : integer;
  attribute C_D_LMB of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 1;
  attribute C_ECC_USE_CE_EXCEPTION : integer;
  attribute C_ECC_USE_CE_EXCEPTION of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 0;
  attribute C_EDGE_IS_POSITIVE : integer;
  attribute C_EDGE_IS_POSITIVE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 1;
  attribute C_ENDIANNESS : integer;
  attribute C_ENDIANNESS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 1;
  attribute C_FAMILY : string;
  attribute C_FAMILY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is "spartan7";
  attribute C_FAULT_TOLERANT : integer;
  attribute C_FAULT_TOLERANT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 0;
  attribute C_FPU_EXCEPTION : integer;
  attribute C_FPU_EXCEPTION of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 0;
  attribute C_FREQ : integer;
  attribute C_FREQ of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 81247969;
  attribute C_FSL_EXCEPTION : integer;
  attribute C_FSL_EXCEPTION of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 0;
  attribute C_FSL_LINKS : integer;
  attribute C_FSL_LINKS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 0;
  attribute C_IADDR_SIZE : integer;
  attribute C_IADDR_SIZE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 32;
  attribute C_ICACHE_ALWAYS_USED : integer;
  attribute C_ICACHE_ALWAYS_USED of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 1;
  attribute C_ICACHE_BASEADDR : string;
  attribute C_ICACHE_BASEADDR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is "64'b0000000000000000000000000000000010000000000000000000000000000000";
  attribute C_ICACHE_DATA_WIDTH : integer;
  attribute C_ICACHE_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 0;
  attribute C_ICACHE_FORCE_TAG_LUTRAM : integer;
  attribute C_ICACHE_FORCE_TAG_LUTRAM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 0;
  attribute C_ICACHE_HIGHADDR : string;
  attribute C_ICACHE_HIGHADDR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is "64'b0000000000000000000000000000000010001111111111111111111111111111";
  attribute C_ICACHE_LINE_LEN : integer;
  attribute C_ICACHE_LINE_LEN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 4;
  attribute C_ICACHE_STREAMS : integer;
  attribute C_ICACHE_STREAMS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 0;
  attribute C_ICACHE_VICTIMS : integer;
  attribute C_ICACHE_VICTIMS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 0;
  attribute C_ILL_OPCODE_EXCEPTION : integer;
  attribute C_ILL_OPCODE_EXCEPTION of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 0;
  attribute C_IMPRECISE_EXCEPTIONS : integer;
  attribute C_IMPRECISE_EXCEPTIONS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 0;
  attribute C_INSTANCE : string;
  attribute C_INSTANCE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is "design_1_microblaze_0_0";
  attribute C_INSTR_SIZE : integer;
  attribute C_INSTR_SIZE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 32;
  attribute C_INTERCONNECT : integer;
  attribute C_INTERCONNECT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 2;
  attribute C_INTERRUPT_IS_EDGE : integer;
  attribute C_INTERRUPT_IS_EDGE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 0;
  attribute C_I_AXI : integer;
  attribute C_I_AXI of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 0;
  attribute C_I_LMB : integer;
  attribute C_I_LMB of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 1;
  attribute C_LOCKSTEP_MASTER : integer;
  attribute C_LOCKSTEP_MASTER of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 0;
  attribute C_LOCKSTEP_SLAVE : integer;
  attribute C_LOCKSTEP_SLAVE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 0;
  attribute C_M0_AXIS_DATA_WIDTH : integer;
  attribute C_M0_AXIS_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 32;
  attribute C_M10_AXIS_DATA_WIDTH : integer;
  attribute C_M10_AXIS_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 32;
  attribute C_M11_AXIS_DATA_WIDTH : integer;
  attribute C_M11_AXIS_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 32;
  attribute C_M12_AXIS_DATA_WIDTH : integer;
  attribute C_M12_AXIS_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 32;
  attribute C_M13_AXIS_DATA_WIDTH : integer;
  attribute C_M13_AXIS_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 32;
  attribute C_M14_AXIS_DATA_WIDTH : integer;
  attribute C_M14_AXIS_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 32;
  attribute C_M15_AXIS_DATA_WIDTH : integer;
  attribute C_M15_AXIS_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 32;
  attribute C_M1_AXIS_DATA_WIDTH : integer;
  attribute C_M1_AXIS_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 32;
  attribute C_M2_AXIS_DATA_WIDTH : integer;
  attribute C_M2_AXIS_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 32;
  attribute C_M3_AXIS_DATA_WIDTH : integer;
  attribute C_M3_AXIS_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 32;
  attribute C_M4_AXIS_DATA_WIDTH : integer;
  attribute C_M4_AXIS_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 32;
  attribute C_M5_AXIS_DATA_WIDTH : integer;
  attribute C_M5_AXIS_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 32;
  attribute C_M6_AXIS_DATA_WIDTH : integer;
  attribute C_M6_AXIS_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 32;
  attribute C_M7_AXIS_DATA_WIDTH : integer;
  attribute C_M7_AXIS_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 32;
  attribute C_M8_AXIS_DATA_WIDTH : integer;
  attribute C_M8_AXIS_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 32;
  attribute C_M9_AXIS_DATA_WIDTH : integer;
  attribute C_M9_AXIS_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 32;
  attribute C_MMU_DTLB_SIZE : integer;
  attribute C_MMU_DTLB_SIZE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 4;
  attribute C_MMU_ITLB_SIZE : integer;
  attribute C_MMU_ITLB_SIZE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 2;
  attribute C_MMU_PRIVILEGED_INSTR : integer;
  attribute C_MMU_PRIVILEGED_INSTR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 0;
  attribute C_MMU_TLB_ACCESS : integer;
  attribute C_MMU_TLB_ACCESS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 3;
  attribute C_MMU_ZONES : integer;
  attribute C_MMU_ZONES of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 16;
  attribute C_M_AXI_DC_ADDR_WIDTH : integer;
  attribute C_M_AXI_DC_ADDR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 32;
  attribute C_M_AXI_DC_ARUSER_WIDTH : integer;
  attribute C_M_AXI_DC_ARUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 5;
  attribute C_M_AXI_DC_AWUSER_WIDTH : integer;
  attribute C_M_AXI_DC_AWUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 5;
  attribute C_M_AXI_DC_BUSER_WIDTH : integer;
  attribute C_M_AXI_DC_BUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 1;
  attribute C_M_AXI_DC_DATA_WIDTH : integer;
  attribute C_M_AXI_DC_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 32;
  attribute C_M_AXI_DC_EXCLUSIVE_ACCESS : integer;
  attribute C_M_AXI_DC_EXCLUSIVE_ACCESS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 0;
  attribute C_M_AXI_DC_RUSER_WIDTH : integer;
  attribute C_M_AXI_DC_RUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 1;
  attribute C_M_AXI_DC_THREAD_ID_WIDTH : integer;
  attribute C_M_AXI_DC_THREAD_ID_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 1;
  attribute C_M_AXI_DC_USER_VALUE : integer;
  attribute C_M_AXI_DC_USER_VALUE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 31;
  attribute C_M_AXI_DC_WUSER_WIDTH : integer;
  attribute C_M_AXI_DC_WUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 1;
  attribute C_M_AXI_DP_ADDR_WIDTH : integer;
  attribute C_M_AXI_DP_ADDR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 32;
  attribute C_M_AXI_DP_DATA_WIDTH : integer;
  attribute C_M_AXI_DP_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 32;
  attribute C_M_AXI_DP_EXCLUSIVE_ACCESS : integer;
  attribute C_M_AXI_DP_EXCLUSIVE_ACCESS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 0;
  attribute C_M_AXI_DP_THREAD_ID_WIDTH : integer;
  attribute C_M_AXI_DP_THREAD_ID_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 1;
  attribute C_M_AXI_D_BUS_EXCEPTION : integer;
  attribute C_M_AXI_D_BUS_EXCEPTION of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 0;
  attribute C_M_AXI_IC_ADDR_WIDTH : integer;
  attribute C_M_AXI_IC_ADDR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 32;
  attribute C_M_AXI_IC_ARUSER_WIDTH : integer;
  attribute C_M_AXI_IC_ARUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 5;
  attribute C_M_AXI_IC_AWUSER_WIDTH : integer;
  attribute C_M_AXI_IC_AWUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 5;
  attribute C_M_AXI_IC_BUSER_WIDTH : integer;
  attribute C_M_AXI_IC_BUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 1;
  attribute C_M_AXI_IC_DATA_WIDTH : integer;
  attribute C_M_AXI_IC_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 32;
  attribute C_M_AXI_IC_RUSER_WIDTH : integer;
  attribute C_M_AXI_IC_RUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 1;
  attribute C_M_AXI_IC_THREAD_ID_WIDTH : integer;
  attribute C_M_AXI_IC_THREAD_ID_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 1;
  attribute C_M_AXI_IC_USER_VALUE : integer;
  attribute C_M_AXI_IC_USER_VALUE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 31;
  attribute C_M_AXI_IC_WUSER_WIDTH : integer;
  attribute C_M_AXI_IC_WUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 1;
  attribute C_M_AXI_IP_ADDR_WIDTH : integer;
  attribute C_M_AXI_IP_ADDR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 32;
  attribute C_M_AXI_IP_DATA_WIDTH : integer;
  attribute C_M_AXI_IP_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 32;
  attribute C_M_AXI_IP_THREAD_ID_WIDTH : integer;
  attribute C_M_AXI_IP_THREAD_ID_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 1;
  attribute C_M_AXI_I_BUS_EXCEPTION : integer;
  attribute C_M_AXI_I_BUS_EXCEPTION of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 0;
  attribute C_NUMBER_OF_PC_BRK : integer;
  attribute C_NUMBER_OF_PC_BRK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 1;
  attribute C_NUMBER_OF_RD_ADDR_BRK : integer;
  attribute C_NUMBER_OF_RD_ADDR_BRK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 0;
  attribute C_NUMBER_OF_WR_ADDR_BRK : integer;
  attribute C_NUMBER_OF_WR_ADDR_BRK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 0;
  attribute C_NUM_SYNC_FF_CLK : integer;
  attribute C_NUM_SYNC_FF_CLK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 2;
  attribute C_NUM_SYNC_FF_CLK_DEBUG : integer;
  attribute C_NUM_SYNC_FF_CLK_DEBUG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 2;
  attribute C_NUM_SYNC_FF_CLK_IRQ : integer;
  attribute C_NUM_SYNC_FF_CLK_IRQ of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 1;
  attribute C_NUM_SYNC_FF_DBG_CLK : integer;
  attribute C_NUM_SYNC_FF_DBG_CLK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 1;
  attribute C_NUM_SYNC_FF_DBG_TRACE_CLK : integer;
  attribute C_NUM_SYNC_FF_DBG_TRACE_CLK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 2;
  attribute C_OPCODE_0x0_ILLEGAL : integer;
  attribute C_OPCODE_0x0_ILLEGAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 0;
  attribute C_OPTIMIZATION : integer;
  attribute C_OPTIMIZATION of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 0;
  attribute C_PC_WIDTH : integer;
  attribute C_PC_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 32;
  attribute C_PIADDR_SIZE : integer;
  attribute C_PIADDR_SIZE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 32;
  attribute C_PVR : integer;
  attribute C_PVR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 0;
  attribute C_PVR_USER1 : string;
  attribute C_PVR_USER1 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is "8'b00000000";
  attribute C_PVR_USER2 : integer;
  attribute C_PVR_USER2 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 0;
  attribute C_RESET_MSR : integer;
  attribute C_RESET_MSR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 0;
  attribute C_S0_AXIS_DATA_WIDTH : integer;
  attribute C_S0_AXIS_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 32;
  attribute C_S10_AXIS_DATA_WIDTH : integer;
  attribute C_S10_AXIS_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 32;
  attribute C_S11_AXIS_DATA_WIDTH : integer;
  attribute C_S11_AXIS_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 32;
  attribute C_S12_AXIS_DATA_WIDTH : integer;
  attribute C_S12_AXIS_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 32;
  attribute C_S13_AXIS_DATA_WIDTH : integer;
  attribute C_S13_AXIS_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 32;
  attribute C_S14_AXIS_DATA_WIDTH : integer;
  attribute C_S14_AXIS_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 32;
  attribute C_S15_AXIS_DATA_WIDTH : integer;
  attribute C_S15_AXIS_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 32;
  attribute C_S1_AXIS_DATA_WIDTH : integer;
  attribute C_S1_AXIS_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 32;
  attribute C_S2_AXIS_DATA_WIDTH : integer;
  attribute C_S2_AXIS_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 32;
  attribute C_S3_AXIS_DATA_WIDTH : integer;
  attribute C_S3_AXIS_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 32;
  attribute C_S4_AXIS_DATA_WIDTH : integer;
  attribute C_S4_AXIS_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 32;
  attribute C_S5_AXIS_DATA_WIDTH : integer;
  attribute C_S5_AXIS_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 32;
  attribute C_S6_AXIS_DATA_WIDTH : integer;
  attribute C_S6_AXIS_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 32;
  attribute C_S7_AXIS_DATA_WIDTH : integer;
  attribute C_S7_AXIS_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 32;
  attribute C_S8_AXIS_DATA_WIDTH : integer;
  attribute C_S8_AXIS_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 32;
  attribute C_S9_AXIS_DATA_WIDTH : integer;
  attribute C_S9_AXIS_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 32;
  attribute C_SCO : integer;
  attribute C_SCO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 0;
  attribute C_UNALIGNED_EXCEPTIONS : integer;
  attribute C_UNALIGNED_EXCEPTIONS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 0;
  attribute C_USE_BARREL : integer;
  attribute C_USE_BARREL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 0;
  attribute C_USE_BRANCH_TARGET_CACHE : integer;
  attribute C_USE_BRANCH_TARGET_CACHE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 0;
  attribute C_USE_CONFIG_RESET : integer;
  attribute C_USE_CONFIG_RESET of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 0;
  attribute C_USE_DCACHE : integer;
  attribute C_USE_DCACHE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 1;
  attribute C_USE_DIV : integer;
  attribute C_USE_DIV of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 0;
  attribute C_USE_EXTENDED_FSL_INSTR : integer;
  attribute C_USE_EXTENDED_FSL_INSTR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 0;
  attribute C_USE_EXT_BRK : integer;
  attribute C_USE_EXT_BRK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 0;
  attribute C_USE_EXT_NM_BRK : integer;
  attribute C_USE_EXT_NM_BRK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 0;
  attribute C_USE_FPU : integer;
  attribute C_USE_FPU of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 0;
  attribute C_USE_HW_MUL : integer;
  attribute C_USE_HW_MUL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 0;
  attribute C_USE_ICACHE : integer;
  attribute C_USE_ICACHE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 1;
  attribute C_USE_INTERRUPT : integer;
  attribute C_USE_INTERRUPT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 1;
  attribute C_USE_MMU : integer;
  attribute C_USE_MMU of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 0;
  attribute C_USE_MSR_INSTR : integer;
  attribute C_USE_MSR_INSTR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 0;
  attribute C_USE_NON_SECURE : integer;
  attribute C_USE_NON_SECURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 0;
  attribute C_USE_PCMP_INSTR : integer;
  attribute C_USE_PCMP_INSTR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 0;
  attribute C_USE_REORDER_INSTR : integer;
  attribute C_USE_REORDER_INSTR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 1;
  attribute C_USE_STACK_PROTECTION : integer;
  attribute C_USE_STACK_PROTECTION of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 0;
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is "yes";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^byte_enable\ : STD_LOGIC_VECTOR ( 0 to 3 );
  signal \^d_as\ : STD_LOGIC;
  signal \^data_addr\ : STD_LOGIC_VECTOR ( 0 to 31 );
  signal \^data_write\ : STD_LOGIC_VECTOR ( 0 to 31 );
  signal \^dbg_continue\ : STD_LOGIC;
  signal Dbg_TDO_INST_0_i_11_n_0 : STD_LOGIC;
  signal Dbg_TDO_INST_0_i_26_n_0 : STD_LOGIC;
  signal \^dbg_trig_ack_out\ : STD_LOGIC_VECTOR ( 0 to 1 );
  signal \^dbg_trig_in\ : STD_LOGIC_VECTOR ( 0 to 1 );
  signal \^dbg_wakeup\ : STD_LOGIC;
  signal \^debug_rst\ : STD_LOGIC;
  signal \^ifetch\ : STD_LOGIC;
  signal \^i_as\ : STD_LOGIC;
  signal \^instr_addr\ : STD_LOGIC_VECTOR ( 0 to 31 );
  signal \^lockstep_master_out\ : STD_LOGIC_VECTOR ( 1 to 46 );
  signal \^lockstep_out\ : STD_LOGIC_VECTOR ( 2 to 3228 );
  signal \^m_axi_dc_araddr\ : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \^m_axi_dc_arburst\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^m_axi_dc_arcache\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \^m_axi_dc_arlen\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \^m_axi_dc_arvalid\ : STD_LOGIC;
  signal \^m_axi_dc_awaddr\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^m_axi_dc_awvalid\ : STD_LOGIC;
  signal \^m_axi_dc_wdata\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^m_axi_dc_wlast\ : STD_LOGIC;
  signal \^m_axi_dc_wstrb\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^m_axi_dc_wvalid\ : STD_LOGIC;
  signal \^m_axi_dp_araddr\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^m_axi_dp_arvalid\ : STD_LOGIC;
  signal \^m_axi_dp_awaddr\ : STD_LOGIC_VECTOR ( 27 downto 2 );
  signal \^m_axi_dp_awvalid\ : STD_LOGIC;
  signal \^m_axi_dp_wdata\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^m_axi_dp_wstrb\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^m_axi_dp_wvalid\ : STD_LOGIC;
  signal \^m_axi_ic_araddr\ : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \^m_axi_ic_arburst\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \^m_axi_ic_arcache\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \^m_axi_ic_arlen\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \^m_axi_ic_arvalid\ : STD_LOGIC;
  signal \^m_axi_ic_rready\ : STD_LOGIC;
  signal MicroBlaze_Core_I_n_559 : STD_LOGIC;
  signal \Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Config_Reg_En\ : STD_LOGIC;
  signal \Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Data_Read_Reg_En\ : STD_LOGIC;
  signal \Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Status_Reg_En\ : STD_LOGIC;
  signal \^read_strobe\ : STD_LOGIC;
  signal \^trace_dcache_hit\ : STD_LOGIC;
  signal \^trace_dcache_rdy\ : STD_LOGIC;
  signal \^trace_dcache_read\ : STD_LOGIC;
  signal \^trace_dcache_req\ : STD_LOGIC;
  signal \^trace_data_access\ : STD_LOGIC;
  signal \^trace_data_address\ : STD_LOGIC_VECTOR ( 0 to 31 );
  signal \^trace_data_byte_enable\ : STD_LOGIC_VECTOR ( 0 to 3 );
  signal \^trace_data_read\ : STD_LOGIC;
  signal \^trace_data_write\ : STD_LOGIC;
  signal \^trace_data_write_value\ : STD_LOGIC_VECTOR ( 0 to 31 );
  signal \^trace_delay_slot\ : STD_LOGIC;
  signal \^trace_ex_piperun\ : STD_LOGIC;
  signal \^trace_exception_kind\ : STD_LOGIC_VECTOR ( 1 to 4 );
  signal \^trace_exception_taken\ : STD_LOGIC;
  signal \^trace_icache_hit\ : STD_LOGIC;
  signal \^trace_icache_rdy\ : STD_LOGIC;
  signal \^trace_icache_req\ : STD_LOGIC;
  signal \^trace_instruction\ : STD_LOGIC_VECTOR ( 0 to 31 );
  signal \^trace_jump_taken\ : STD_LOGIC;
  signal \^trace_mb_halted\ : STD_LOGIC;
  signal \^trace_mem_piperun\ : STD_LOGIC;
  signal \^trace_msr_reg\ : STD_LOGIC_VECTOR ( 7 to 13 );
  signal \^trace_new_reg_value\ : STD_LOGIC_VECTOR ( 0 to 31 );
  signal \^trace_of_piperun\ : STD_LOGIC;
  signal \^trace_pc\ : STD_LOGIC_VECTOR ( 0 to 31 );
  signal \^trace_reg_addr\ : STD_LOGIC_VECTOR ( 0 to 4 );
  signal \^trace_reg_write\ : STD_LOGIC;
  signal \^trace_valid_instr\ : STD_LOGIC;
  signal \^write_strobe\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of Dbg_TDO_INST_0_i_11 : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of Dbg_TDO_INST_0_i_26 : label is "soft_lutpair106";
  attribute mark_debug : string;
  attribute mark_debug of Trace_DCache_Hit : signal is "false";
  attribute mark_debug of Trace_DCache_Rdy : signal is "false";
  attribute mark_debug of Trace_DCache_Read : signal is "false";
  attribute mark_debug of Trace_DCache_Req : signal is "false";
  attribute mark_debug of Trace_Data_Access : signal is "false";
  attribute mark_debug of Trace_Data_Read : signal is "false";
  attribute mark_debug of Trace_Data_Write : signal is "false";
  attribute mark_debug of Trace_Delay_Slot : signal is "false";
  attribute mark_debug of Trace_EX_PipeRun : signal is "false";
  attribute mark_debug of Trace_Exception_Taken : signal is "false";
  attribute mark_debug of Trace_ICache_Hit : signal is "false";
  attribute mark_debug of Trace_ICache_Rdy : signal is "false";
  attribute mark_debug of Trace_ICache_Req : signal is "false";
  attribute mark_debug of Trace_Jump_Hit : signal is "false";
  attribute mark_debug of Trace_Jump_Taken : signal is "false";
  attribute mark_debug of Trace_MB_Halted : signal is "false";
  attribute mark_debug of Trace_MEM_PipeRun : signal is "false";
  attribute mark_debug of Trace_OF_PipeRun : signal is "false";
  attribute mark_debug of Trace_Reg_Write : signal is "false";
  attribute mark_debug of Trace_Valid_Instr : signal is "false";
  attribute mark_debug of Trace_Data_Address : signal is "false";
  attribute mark_debug of Trace_Data_Byte_Enable : signal is "false";
  attribute mark_debug of Trace_Data_Write_Value : signal is "false";
  attribute mark_debug of Trace_Exception_Kind : signal is "false";
  attribute mark_debug of Trace_Instruction : signal is "false";
  attribute mark_debug of Trace_MSR_Reg : signal is "false";
  attribute mark_debug of Trace_New_Reg_Value : signal is "false";
  attribute mark_debug of Trace_PC : signal is "false";
  attribute mark_debug of Trace_PID_Reg : signal is "false";
  attribute mark_debug of Trace_Reg_Addr : signal is "false";
begin
  Byte_Enable(0 to 3) <= \^byte_enable\(0 to 3);
  D_AS <= \^d_as\;
  Data_Addr(0 to 31) <= \^data_addr\(0 to 31);
  Data_Write(0 to 31) <= \^data_write\(0 to 31);
  Dbg_ARREADY <= \<const0>\;
  Dbg_AWREADY <= \<const0>\;
  Dbg_BRESP(1) <= \<const0>\;
  Dbg_BRESP(0) <= \<const0>\;
  Dbg_BVALID <= \<const0>\;
  Dbg_Continue <= \^dbg_continue\;
  Dbg_Intr <= \<const0>\;
  Dbg_RDATA(31) <= \<const0>\;
  Dbg_RDATA(30) <= \<const0>\;
  Dbg_RDATA(29) <= \<const0>\;
  Dbg_RDATA(28) <= \<const0>\;
  Dbg_RDATA(27) <= \<const0>\;
  Dbg_RDATA(26) <= \<const0>\;
  Dbg_RDATA(25) <= \<const0>\;
  Dbg_RDATA(24) <= \<const0>\;
  Dbg_RDATA(23) <= \<const0>\;
  Dbg_RDATA(22) <= \<const0>\;
  Dbg_RDATA(21) <= \<const0>\;
  Dbg_RDATA(20) <= \<const0>\;
  Dbg_RDATA(19) <= \<const0>\;
  Dbg_RDATA(18) <= \<const0>\;
  Dbg_RDATA(17) <= \<const0>\;
  Dbg_RDATA(16) <= \<const0>\;
  Dbg_RDATA(15) <= \<const0>\;
  Dbg_RDATA(14) <= \<const0>\;
  Dbg_RDATA(13) <= \<const0>\;
  Dbg_RDATA(12) <= \<const0>\;
  Dbg_RDATA(11) <= \<const0>\;
  Dbg_RDATA(10) <= \<const0>\;
  Dbg_RDATA(9) <= \<const0>\;
  Dbg_RDATA(8) <= \<const0>\;
  Dbg_RDATA(7) <= \<const0>\;
  Dbg_RDATA(6) <= \<const0>\;
  Dbg_RDATA(5) <= \<const0>\;
  Dbg_RDATA(4) <= \<const0>\;
  Dbg_RDATA(3) <= \<const0>\;
  Dbg_RDATA(2) <= \<const0>\;
  Dbg_RDATA(1) <= \<const0>\;
  Dbg_RDATA(0) <= \<const0>\;
  Dbg_RRESP(1) <= \<const0>\;
  Dbg_RRESP(0) <= \<const0>\;
  Dbg_RVALID <= \<const0>\;
  Dbg_Trace_Data(0) <= \<const0>\;
  Dbg_Trace_Data(1) <= \<const0>\;
  Dbg_Trace_Data(2) <= \<const0>\;
  Dbg_Trace_Data(3) <= \<const0>\;
  Dbg_Trace_Data(4) <= \<const0>\;
  Dbg_Trace_Data(5) <= \<const0>\;
  Dbg_Trace_Data(6) <= \<const0>\;
  Dbg_Trace_Data(7) <= \<const0>\;
  Dbg_Trace_Data(8) <= \<const0>\;
  Dbg_Trace_Data(9) <= \<const0>\;
  Dbg_Trace_Data(10) <= \<const0>\;
  Dbg_Trace_Data(11) <= \<const0>\;
  Dbg_Trace_Data(12) <= \<const0>\;
  Dbg_Trace_Data(13) <= \<const0>\;
  Dbg_Trace_Data(14) <= \<const0>\;
  Dbg_Trace_Data(15) <= \<const0>\;
  Dbg_Trace_Data(16) <= \<const0>\;
  Dbg_Trace_Data(17) <= \<const0>\;
  Dbg_Trace_Data(18) <= \<const0>\;
  Dbg_Trace_Data(19) <= \<const0>\;
  Dbg_Trace_Data(20) <= \<const0>\;
  Dbg_Trace_Data(21) <= \<const0>\;
  Dbg_Trace_Data(22) <= \<const0>\;
  Dbg_Trace_Data(23) <= \<const0>\;
  Dbg_Trace_Data(24) <= \<const0>\;
  Dbg_Trace_Data(25) <= \<const0>\;
  Dbg_Trace_Data(26) <= \<const0>\;
  Dbg_Trace_Data(27) <= \<const0>\;
  Dbg_Trace_Data(28) <= \<const0>\;
  Dbg_Trace_Data(29) <= \<const0>\;
  Dbg_Trace_Data(30) <= \<const0>\;
  Dbg_Trace_Data(31) <= \<const0>\;
  Dbg_Trace_Data(32) <= \<const0>\;
  Dbg_Trace_Data(33) <= \<const0>\;
  Dbg_Trace_Data(34) <= \<const0>\;
  Dbg_Trace_Data(35) <= \<const0>\;
  Dbg_Trace_Valid <= \<const0>\;
  Dbg_Trig_Ack_Out(0 to 1) <= \^dbg_trig_ack_out\(0 to 1);
  Dbg_Trig_Ack_Out(2) <= \<const0>\;
  Dbg_Trig_Ack_Out(3) <= \<const0>\;
  Dbg_Trig_Ack_Out(4) <= \<const0>\;
  Dbg_Trig_Ack_Out(5) <= \<const0>\;
  Dbg_Trig_Ack_Out(6) <= \<const0>\;
  Dbg_Trig_Ack_Out(7) <= \<const0>\;
  Dbg_Trig_In(0 to 1) <= \^dbg_trig_in\(0 to 1);
  Dbg_Trig_In(2) <= \<const0>\;
  Dbg_Trig_In(3) <= \<const0>\;
  Dbg_Trig_In(4) <= \<const0>\;
  Dbg_Trig_In(5) <= \<const0>\;
  Dbg_Trig_In(6) <= \<const0>\;
  Dbg_Trig_In(7) <= \<const0>\;
  Dbg_WREADY <= \<const0>\;
  Dbg_Wakeup <= \^dbg_wakeup\;
  IFetch <= \^ifetch\;
  I_AS <= \^i_as\;
  Instr_Addr(0 to 31) <= \^instr_addr\(0 to 31);
  Interrupt_Ack(0) <= \<const0>\;
  Interrupt_Ack(1) <= \<const0>\;
  LOCKSTEP_Master_Out(0) <= \<const0>\;
  LOCKSTEP_Master_Out(1) <= \^lockstep_master_out\(1);
  LOCKSTEP_Master_Out(2) <= \<const0>\;
  LOCKSTEP_Master_Out(3 to 7) <= \^lockstep_master_out\(3 to 7);
  LOCKSTEP_Master_Out(8) <= \^trace_mb_halted\;
  LOCKSTEP_Master_Out(9) <= \<const0>\;
  LOCKSTEP_Master_Out(10) <= \^trace_mb_halted\;
  LOCKSTEP_Master_Out(11) <= \^dbg_wakeup\;
  LOCKSTEP_Master_Out(12) <= \^dbg_continue\;
  LOCKSTEP_Master_Out(13) <= \^lockstep_master_out\(13);
  LOCKSTEP_Master_Out(14) <= \^debug_rst\;
  LOCKSTEP_Master_Out(15 to 46) <= \^lockstep_master_out\(15 to 46);
  LOCKSTEP_Master_Out(47) <= \<const0>\;
  LOCKSTEP_Master_Out(48) <= \<const0>\;
  LOCKSTEP_Master_Out(49) <= \<const0>\;
  LOCKSTEP_Master_Out(50) <= \<const0>\;
  LOCKSTEP_Master_Out(51) <= \<const0>\;
  LOCKSTEP_Master_Out(52) <= \<const0>\;
  LOCKSTEP_Master_Out(53) <= \<const0>\;
  LOCKSTEP_Master_Out(54) <= \<const0>\;
  LOCKSTEP_Master_Out(55) <= \<const0>\;
  LOCKSTEP_Master_Out(56) <= \<const0>\;
  LOCKSTEP_Master_Out(57) <= \<const0>\;
  LOCKSTEP_Master_Out(58) <= \<const0>\;
  LOCKSTEP_Master_Out(59) <= \<const0>\;
  LOCKSTEP_Master_Out(60) <= \<const0>\;
  LOCKSTEP_Master_Out(61) <= \<const0>\;
  LOCKSTEP_Master_Out(62) <= \<const0>\;
  LOCKSTEP_Master_Out(63) <= \<const0>\;
  LOCKSTEP_Master_Out(64) <= \<const0>\;
  LOCKSTEP_Master_Out(65) <= \<const0>\;
  LOCKSTEP_Master_Out(66) <= \<const0>\;
  LOCKSTEP_Master_Out(67) <= \<const0>\;
  LOCKSTEP_Master_Out(68) <= \<const0>\;
  LOCKSTEP_Master_Out(69) <= \<const0>\;
  LOCKSTEP_Master_Out(70) <= \<const0>\;
  LOCKSTEP_Master_Out(71) <= \<const0>\;
  LOCKSTEP_Master_Out(72) <= \<const0>\;
  LOCKSTEP_Master_Out(73) <= \<const0>\;
  LOCKSTEP_Master_Out(74) <= \<const0>\;
  LOCKSTEP_Master_Out(75) <= \<const0>\;
  LOCKSTEP_Master_Out(76) <= \<const0>\;
  LOCKSTEP_Master_Out(77) <= \<const0>\;
  LOCKSTEP_Master_Out(78) <= \<const0>\;
  LOCKSTEP_Master_Out(79) <= \<const0>\;
  LOCKSTEP_Master_Out(80) <= \<const0>\;
  LOCKSTEP_Master_Out(81) <= \<const0>\;
  LOCKSTEP_Master_Out(82) <= \<const0>\;
  LOCKSTEP_Master_Out(83) <= \<const0>\;
  LOCKSTEP_Master_Out(84) <= \<const0>\;
  LOCKSTEP_Master_Out(85) <= \<const0>\;
  LOCKSTEP_Master_Out(86) <= \<const0>\;
  LOCKSTEP_Master_Out(87) <= \<const0>\;
  LOCKSTEP_Master_Out(88) <= \<const0>\;
  LOCKSTEP_Master_Out(89) <= \<const0>\;
  LOCKSTEP_Master_Out(90) <= \<const0>\;
  LOCKSTEP_Master_Out(91) <= \<const0>\;
  LOCKSTEP_Master_Out(92) <= \<const0>\;
  LOCKSTEP_Master_Out(93) <= \<const0>\;
  LOCKSTEP_Master_Out(94) <= \<const0>\;
  LOCKSTEP_Master_Out(95) <= \<const0>\;
  LOCKSTEP_Master_Out(96) <= \<const0>\;
  LOCKSTEP_Master_Out(97) <= \<const0>\;
  LOCKSTEP_Master_Out(98) <= \<const0>\;
  LOCKSTEP_Master_Out(99) <= \<const0>\;
  LOCKSTEP_Master_Out(100) <= \<const0>\;
  LOCKSTEP_Master_Out(101) <= \<const0>\;
  LOCKSTEP_Master_Out(102) <= \<const0>\;
  LOCKSTEP_Master_Out(103) <= \<const0>\;
  LOCKSTEP_Master_Out(104) <= \<const0>\;
  LOCKSTEP_Master_Out(105) <= \<const0>\;
  LOCKSTEP_Master_Out(106) <= \<const0>\;
  LOCKSTEP_Master_Out(107) <= \<const0>\;
  LOCKSTEP_Master_Out(108) <= \<const0>\;
  LOCKSTEP_Master_Out(109) <= \<const0>\;
  LOCKSTEP_Master_Out(110) <= \<const0>\;
  LOCKSTEP_Master_Out(111) <= \<const0>\;
  LOCKSTEP_Master_Out(112) <= \<const0>\;
  LOCKSTEP_Master_Out(113) <= \<const0>\;
  LOCKSTEP_Master_Out(114) <= \<const0>\;
  LOCKSTEP_Master_Out(115) <= \<const0>\;
  LOCKSTEP_Master_Out(116) <= \<const0>\;
  LOCKSTEP_Master_Out(117) <= \<const0>\;
  LOCKSTEP_Master_Out(118) <= \<const0>\;
  LOCKSTEP_Master_Out(119) <= \<const0>\;
  LOCKSTEP_Master_Out(120) <= \<const0>\;
  LOCKSTEP_Master_Out(121) <= \<const0>\;
  LOCKSTEP_Master_Out(122) <= \<const0>\;
  LOCKSTEP_Master_Out(123) <= \<const0>\;
  LOCKSTEP_Master_Out(124) <= \<const0>\;
  LOCKSTEP_Master_Out(125) <= \<const0>\;
  LOCKSTEP_Master_Out(126) <= \<const0>\;
  LOCKSTEP_Master_Out(127) <= \<const0>\;
  LOCKSTEP_Master_Out(128) <= \<const0>\;
  LOCKSTEP_Master_Out(129) <= \<const0>\;
  LOCKSTEP_Master_Out(130) <= \<const0>\;
  LOCKSTEP_Master_Out(131) <= \<const0>\;
  LOCKSTEP_Master_Out(132) <= \<const0>\;
  LOCKSTEP_Master_Out(133) <= \<const0>\;
  LOCKSTEP_Master_Out(134) <= \<const0>\;
  LOCKSTEP_Master_Out(135) <= \<const0>\;
  LOCKSTEP_Master_Out(136) <= \<const0>\;
  LOCKSTEP_Master_Out(137) <= \<const0>\;
  LOCKSTEP_Master_Out(138) <= \<const0>\;
  LOCKSTEP_Master_Out(139) <= \<const0>\;
  LOCKSTEP_Master_Out(140) <= \<const0>\;
  LOCKSTEP_Master_Out(141) <= \<const0>\;
  LOCKSTEP_Master_Out(142) <= \<const0>\;
  LOCKSTEP_Master_Out(143) <= \<const0>\;
  LOCKSTEP_Master_Out(144) <= \<const0>\;
  LOCKSTEP_Master_Out(145) <= \<const0>\;
  LOCKSTEP_Master_Out(146) <= \<const0>\;
  LOCKSTEP_Master_Out(147) <= \<const0>\;
  LOCKSTEP_Master_Out(148) <= \<const0>\;
  LOCKSTEP_Master_Out(149) <= \<const0>\;
  LOCKSTEP_Master_Out(150) <= \<const0>\;
  LOCKSTEP_Master_Out(151) <= \<const0>\;
  LOCKSTEP_Master_Out(152) <= \<const0>\;
  LOCKSTEP_Master_Out(153) <= \<const0>\;
  LOCKSTEP_Master_Out(154) <= \<const0>\;
  LOCKSTEP_Master_Out(155) <= \<const0>\;
  LOCKSTEP_Master_Out(156) <= \<const0>\;
  LOCKSTEP_Master_Out(157) <= \<const0>\;
  LOCKSTEP_Master_Out(158) <= \<const0>\;
  LOCKSTEP_Master_Out(159) <= \<const0>\;
  LOCKSTEP_Master_Out(160) <= \<const0>\;
  LOCKSTEP_Master_Out(161) <= \<const0>\;
  LOCKSTEP_Master_Out(162) <= \<const0>\;
  LOCKSTEP_Master_Out(163) <= \<const0>\;
  LOCKSTEP_Master_Out(164) <= \<const0>\;
  LOCKSTEP_Master_Out(165) <= \<const0>\;
  LOCKSTEP_Master_Out(166) <= \<const0>\;
  LOCKSTEP_Master_Out(167) <= \<const0>\;
  LOCKSTEP_Master_Out(168) <= \<const0>\;
  LOCKSTEP_Master_Out(169) <= \<const0>\;
  LOCKSTEP_Master_Out(170) <= \<const0>\;
  LOCKSTEP_Master_Out(171) <= \<const0>\;
  LOCKSTEP_Master_Out(172) <= \<const0>\;
  LOCKSTEP_Master_Out(173) <= \<const0>\;
  LOCKSTEP_Master_Out(174) <= \<const0>\;
  LOCKSTEP_Master_Out(175) <= \<const0>\;
  LOCKSTEP_Master_Out(176) <= \<const0>\;
  LOCKSTEP_Master_Out(177) <= \<const0>\;
  LOCKSTEP_Master_Out(178) <= \<const0>\;
  LOCKSTEP_Master_Out(179) <= \<const0>\;
  LOCKSTEP_Master_Out(180) <= \<const0>\;
  LOCKSTEP_Master_Out(181) <= \<const0>\;
  LOCKSTEP_Master_Out(182) <= \<const0>\;
  LOCKSTEP_Master_Out(183) <= \<const0>\;
  LOCKSTEP_Master_Out(184) <= \<const0>\;
  LOCKSTEP_Master_Out(185) <= \<const0>\;
  LOCKSTEP_Master_Out(186) <= \<const0>\;
  LOCKSTEP_Master_Out(187) <= \<const0>\;
  LOCKSTEP_Master_Out(188) <= \<const0>\;
  LOCKSTEP_Master_Out(189) <= \<const0>\;
  LOCKSTEP_Master_Out(190) <= \<const0>\;
  LOCKSTEP_Master_Out(191) <= \<const0>\;
  LOCKSTEP_Master_Out(192) <= \<const0>\;
  LOCKSTEP_Master_Out(193) <= \<const0>\;
  LOCKSTEP_Master_Out(194) <= \<const0>\;
  LOCKSTEP_Master_Out(195) <= \<const0>\;
  LOCKSTEP_Master_Out(196) <= \<const0>\;
  LOCKSTEP_Master_Out(197) <= \<const0>\;
  LOCKSTEP_Master_Out(198) <= \<const0>\;
  LOCKSTEP_Master_Out(199) <= \<const0>\;
  LOCKSTEP_Master_Out(200) <= \<const0>\;
  LOCKSTEP_Master_Out(201) <= \<const0>\;
  LOCKSTEP_Master_Out(202) <= \<const0>\;
  LOCKSTEP_Master_Out(203) <= \<const0>\;
  LOCKSTEP_Master_Out(204) <= \<const0>\;
  LOCKSTEP_Master_Out(205) <= \<const0>\;
  LOCKSTEP_Master_Out(206) <= \<const0>\;
  LOCKSTEP_Master_Out(207) <= \<const0>\;
  LOCKSTEP_Master_Out(208) <= \<const0>\;
  LOCKSTEP_Master_Out(209) <= \<const0>\;
  LOCKSTEP_Master_Out(210) <= \<const0>\;
  LOCKSTEP_Master_Out(211) <= \<const0>\;
  LOCKSTEP_Master_Out(212) <= \<const0>\;
  LOCKSTEP_Master_Out(213) <= \<const0>\;
  LOCKSTEP_Master_Out(214) <= \<const0>\;
  LOCKSTEP_Master_Out(215) <= \<const0>\;
  LOCKSTEP_Master_Out(216) <= \<const0>\;
  LOCKSTEP_Master_Out(217) <= \<const0>\;
  LOCKSTEP_Master_Out(218) <= \<const0>\;
  LOCKSTEP_Master_Out(219) <= \<const0>\;
  LOCKSTEP_Master_Out(220) <= \<const0>\;
  LOCKSTEP_Master_Out(221) <= \<const0>\;
  LOCKSTEP_Master_Out(222) <= \<const0>\;
  LOCKSTEP_Master_Out(223) <= \<const0>\;
  LOCKSTEP_Master_Out(224) <= \<const0>\;
  LOCKSTEP_Master_Out(225) <= \<const0>\;
  LOCKSTEP_Master_Out(226) <= \<const0>\;
  LOCKSTEP_Master_Out(227) <= \<const0>\;
  LOCKSTEP_Master_Out(228) <= \<const0>\;
  LOCKSTEP_Master_Out(229) <= \<const0>\;
  LOCKSTEP_Master_Out(230) <= \<const0>\;
  LOCKSTEP_Master_Out(231) <= \<const0>\;
  LOCKSTEP_Master_Out(232) <= \<const0>\;
  LOCKSTEP_Master_Out(233) <= \<const0>\;
  LOCKSTEP_Master_Out(234) <= \<const0>\;
  LOCKSTEP_Master_Out(235) <= \<const0>\;
  LOCKSTEP_Master_Out(236) <= \<const0>\;
  LOCKSTEP_Master_Out(237) <= \<const0>\;
  LOCKSTEP_Master_Out(238) <= \<const0>\;
  LOCKSTEP_Master_Out(239) <= \<const0>\;
  LOCKSTEP_Master_Out(240) <= \<const0>\;
  LOCKSTEP_Master_Out(241) <= \<const0>\;
  LOCKSTEP_Master_Out(242) <= \<const0>\;
  LOCKSTEP_Master_Out(243) <= \<const0>\;
  LOCKSTEP_Master_Out(244) <= \<const0>\;
  LOCKSTEP_Master_Out(245) <= \<const0>\;
  LOCKSTEP_Master_Out(246) <= \<const0>\;
  LOCKSTEP_Master_Out(247) <= \<const0>\;
  LOCKSTEP_Master_Out(248) <= \<const0>\;
  LOCKSTEP_Master_Out(249) <= \<const0>\;
  LOCKSTEP_Master_Out(250) <= \<const0>\;
  LOCKSTEP_Master_Out(251) <= \<const0>\;
  LOCKSTEP_Master_Out(252) <= \<const0>\;
  LOCKSTEP_Master_Out(253) <= \<const0>\;
  LOCKSTEP_Master_Out(254) <= \<const0>\;
  LOCKSTEP_Master_Out(255) <= \<const0>\;
  LOCKSTEP_Master_Out(256) <= \<const0>\;
  LOCKSTEP_Master_Out(257) <= \<const0>\;
  LOCKSTEP_Master_Out(258) <= \<const0>\;
  LOCKSTEP_Master_Out(259) <= \<const0>\;
  LOCKSTEP_Master_Out(260) <= \<const0>\;
  LOCKSTEP_Master_Out(261) <= \<const0>\;
  LOCKSTEP_Master_Out(262) <= \<const0>\;
  LOCKSTEP_Master_Out(263) <= \<const0>\;
  LOCKSTEP_Master_Out(264) <= \<const0>\;
  LOCKSTEP_Master_Out(265) <= \<const0>\;
  LOCKSTEP_Master_Out(266) <= \<const0>\;
  LOCKSTEP_Master_Out(267) <= \<const0>\;
  LOCKSTEP_Master_Out(268) <= \<const0>\;
  LOCKSTEP_Master_Out(269) <= \<const0>\;
  LOCKSTEP_Master_Out(270) <= \<const0>\;
  LOCKSTEP_Master_Out(271) <= \<const0>\;
  LOCKSTEP_Master_Out(272) <= \<const0>\;
  LOCKSTEP_Master_Out(273) <= \<const0>\;
  LOCKSTEP_Master_Out(274) <= \<const0>\;
  LOCKSTEP_Master_Out(275) <= \<const0>\;
  LOCKSTEP_Master_Out(276) <= \<const0>\;
  LOCKSTEP_Master_Out(277) <= \<const0>\;
  LOCKSTEP_Master_Out(278) <= \<const0>\;
  LOCKSTEP_Master_Out(279) <= \<const0>\;
  LOCKSTEP_Master_Out(280) <= \<const0>\;
  LOCKSTEP_Master_Out(281) <= \<const0>\;
  LOCKSTEP_Master_Out(282) <= \<const0>\;
  LOCKSTEP_Master_Out(283) <= \<const0>\;
  LOCKSTEP_Master_Out(284) <= \<const0>\;
  LOCKSTEP_Master_Out(285) <= \<const0>\;
  LOCKSTEP_Master_Out(286) <= \<const0>\;
  LOCKSTEP_Master_Out(287) <= \<const0>\;
  LOCKSTEP_Master_Out(288) <= \<const0>\;
  LOCKSTEP_Master_Out(289) <= \<const0>\;
  LOCKSTEP_Master_Out(290) <= \<const0>\;
  LOCKSTEP_Master_Out(291) <= \<const0>\;
  LOCKSTEP_Master_Out(292) <= \<const0>\;
  LOCKSTEP_Master_Out(293) <= \<const0>\;
  LOCKSTEP_Master_Out(294) <= \<const0>\;
  LOCKSTEP_Master_Out(295) <= \<const0>\;
  LOCKSTEP_Master_Out(296) <= \<const0>\;
  LOCKSTEP_Master_Out(297) <= \<const0>\;
  LOCKSTEP_Master_Out(298) <= \<const0>\;
  LOCKSTEP_Master_Out(299) <= \<const0>\;
  LOCKSTEP_Master_Out(300) <= \<const0>\;
  LOCKSTEP_Master_Out(301) <= \<const0>\;
  LOCKSTEP_Master_Out(302) <= \<const0>\;
  LOCKSTEP_Master_Out(303) <= \<const0>\;
  LOCKSTEP_Master_Out(304) <= \<const0>\;
  LOCKSTEP_Master_Out(305) <= \<const0>\;
  LOCKSTEP_Master_Out(306) <= \<const0>\;
  LOCKSTEP_Master_Out(307) <= \<const0>\;
  LOCKSTEP_Master_Out(308) <= \<const0>\;
  LOCKSTEP_Master_Out(309) <= \<const0>\;
  LOCKSTEP_Master_Out(310) <= \<const0>\;
  LOCKSTEP_Master_Out(311) <= \<const0>\;
  LOCKSTEP_Master_Out(312) <= \<const0>\;
  LOCKSTEP_Master_Out(313) <= \<const0>\;
  LOCKSTEP_Master_Out(314) <= \<const0>\;
  LOCKSTEP_Master_Out(315) <= \<const0>\;
  LOCKSTEP_Master_Out(316) <= \<const0>\;
  LOCKSTEP_Master_Out(317) <= \<const0>\;
  LOCKSTEP_Master_Out(318) <= \<const0>\;
  LOCKSTEP_Master_Out(319) <= \<const0>\;
  LOCKSTEP_Master_Out(320) <= \<const0>\;
  LOCKSTEP_Master_Out(321) <= \<const0>\;
  LOCKSTEP_Master_Out(322) <= \<const0>\;
  LOCKSTEP_Master_Out(323) <= \<const0>\;
  LOCKSTEP_Master_Out(324) <= \<const0>\;
  LOCKSTEP_Master_Out(325) <= \<const0>\;
  LOCKSTEP_Master_Out(326) <= \<const0>\;
  LOCKSTEP_Master_Out(327) <= \<const0>\;
  LOCKSTEP_Master_Out(328) <= \<const0>\;
  LOCKSTEP_Master_Out(329) <= \<const0>\;
  LOCKSTEP_Master_Out(330) <= \<const0>\;
  LOCKSTEP_Master_Out(331) <= \<const0>\;
  LOCKSTEP_Master_Out(332) <= \<const0>\;
  LOCKSTEP_Master_Out(333) <= \<const0>\;
  LOCKSTEP_Master_Out(334) <= \<const0>\;
  LOCKSTEP_Master_Out(335) <= \<const0>\;
  LOCKSTEP_Master_Out(336) <= \<const0>\;
  LOCKSTEP_Master_Out(337) <= \<const0>\;
  LOCKSTEP_Master_Out(338) <= \<const0>\;
  LOCKSTEP_Master_Out(339) <= \<const0>\;
  LOCKSTEP_Master_Out(340) <= \<const0>\;
  LOCKSTEP_Master_Out(341) <= \<const0>\;
  LOCKSTEP_Master_Out(342) <= \<const0>\;
  LOCKSTEP_Master_Out(343) <= \<const0>\;
  LOCKSTEP_Master_Out(344) <= \<const0>\;
  LOCKSTEP_Master_Out(345) <= \<const0>\;
  LOCKSTEP_Master_Out(346) <= \<const0>\;
  LOCKSTEP_Master_Out(347) <= \<const0>\;
  LOCKSTEP_Master_Out(348) <= \<const0>\;
  LOCKSTEP_Master_Out(349) <= \<const0>\;
  LOCKSTEP_Master_Out(350) <= \<const0>\;
  LOCKSTEP_Master_Out(351) <= \<const0>\;
  LOCKSTEP_Master_Out(352) <= \<const0>\;
  LOCKSTEP_Master_Out(353) <= \<const0>\;
  LOCKSTEP_Master_Out(354) <= \<const0>\;
  LOCKSTEP_Master_Out(355) <= \<const0>\;
  LOCKSTEP_Master_Out(356) <= \<const0>\;
  LOCKSTEP_Master_Out(357) <= \<const0>\;
  LOCKSTEP_Master_Out(358) <= \<const0>\;
  LOCKSTEP_Master_Out(359) <= \<const0>\;
  LOCKSTEP_Master_Out(360) <= \<const0>\;
  LOCKSTEP_Master_Out(361) <= \<const0>\;
  LOCKSTEP_Master_Out(362) <= \<const0>\;
  LOCKSTEP_Master_Out(363) <= \<const0>\;
  LOCKSTEP_Master_Out(364) <= \<const0>\;
  LOCKSTEP_Master_Out(365) <= \<const0>\;
  LOCKSTEP_Master_Out(366) <= \<const0>\;
  LOCKSTEP_Master_Out(367) <= \<const0>\;
  LOCKSTEP_Master_Out(368) <= \<const0>\;
  LOCKSTEP_Master_Out(369) <= \<const0>\;
  LOCKSTEP_Master_Out(370) <= \<const0>\;
  LOCKSTEP_Master_Out(371) <= \<const0>\;
  LOCKSTEP_Master_Out(372) <= \<const0>\;
  LOCKSTEP_Master_Out(373) <= \<const0>\;
  LOCKSTEP_Master_Out(374) <= \<const0>\;
  LOCKSTEP_Master_Out(375) <= \<const0>\;
  LOCKSTEP_Master_Out(376) <= \<const0>\;
  LOCKSTEP_Master_Out(377) <= \<const0>\;
  LOCKSTEP_Master_Out(378) <= \<const0>\;
  LOCKSTEP_Master_Out(379) <= \<const0>\;
  LOCKSTEP_Master_Out(380) <= \<const0>\;
  LOCKSTEP_Master_Out(381) <= \<const0>\;
  LOCKSTEP_Master_Out(382) <= \<const0>\;
  LOCKSTEP_Master_Out(383) <= \<const0>\;
  LOCKSTEP_Master_Out(384) <= \<const0>\;
  LOCKSTEP_Master_Out(385) <= \<const0>\;
  LOCKSTEP_Master_Out(386) <= \<const0>\;
  LOCKSTEP_Master_Out(387) <= \<const0>\;
  LOCKSTEP_Master_Out(388) <= \<const0>\;
  LOCKSTEP_Master_Out(389) <= \<const0>\;
  LOCKSTEP_Master_Out(390) <= \<const0>\;
  LOCKSTEP_Master_Out(391) <= \<const0>\;
  LOCKSTEP_Master_Out(392) <= \<const0>\;
  LOCKSTEP_Master_Out(393) <= \<const0>\;
  LOCKSTEP_Master_Out(394) <= \<const0>\;
  LOCKSTEP_Master_Out(395) <= \<const0>\;
  LOCKSTEP_Master_Out(396) <= \<const0>\;
  LOCKSTEP_Master_Out(397) <= \<const0>\;
  LOCKSTEP_Master_Out(398) <= \<const0>\;
  LOCKSTEP_Master_Out(399) <= \<const0>\;
  LOCKSTEP_Master_Out(400) <= \<const0>\;
  LOCKSTEP_Master_Out(401) <= \<const0>\;
  LOCKSTEP_Master_Out(402) <= \<const0>\;
  LOCKSTEP_Master_Out(403) <= \<const0>\;
  LOCKSTEP_Master_Out(404) <= \<const0>\;
  LOCKSTEP_Master_Out(405) <= \<const0>\;
  LOCKSTEP_Master_Out(406) <= \<const0>\;
  LOCKSTEP_Master_Out(407) <= \<const0>\;
  LOCKSTEP_Master_Out(408) <= \<const0>\;
  LOCKSTEP_Master_Out(409) <= \<const0>\;
  LOCKSTEP_Master_Out(410) <= \<const0>\;
  LOCKSTEP_Master_Out(411) <= \<const0>\;
  LOCKSTEP_Master_Out(412) <= \<const0>\;
  LOCKSTEP_Master_Out(413) <= \<const0>\;
  LOCKSTEP_Master_Out(414) <= \<const0>\;
  LOCKSTEP_Master_Out(415) <= \<const0>\;
  LOCKSTEP_Master_Out(416) <= \<const0>\;
  LOCKSTEP_Master_Out(417) <= \<const0>\;
  LOCKSTEP_Master_Out(418) <= \<const0>\;
  LOCKSTEP_Master_Out(419) <= \<const0>\;
  LOCKSTEP_Master_Out(420) <= \<const0>\;
  LOCKSTEP_Master_Out(421) <= \<const0>\;
  LOCKSTEP_Master_Out(422) <= \<const0>\;
  LOCKSTEP_Master_Out(423) <= \<const0>\;
  LOCKSTEP_Master_Out(424) <= \<const0>\;
  LOCKSTEP_Master_Out(425) <= \<const0>\;
  LOCKSTEP_Master_Out(426) <= \<const0>\;
  LOCKSTEP_Master_Out(427) <= \<const0>\;
  LOCKSTEP_Master_Out(428) <= \<const0>\;
  LOCKSTEP_Master_Out(429) <= \<const0>\;
  LOCKSTEP_Master_Out(430) <= \<const0>\;
  LOCKSTEP_Master_Out(431) <= \<const0>\;
  LOCKSTEP_Master_Out(432) <= \<const0>\;
  LOCKSTEP_Master_Out(433) <= \<const0>\;
  LOCKSTEP_Master_Out(434) <= \<const0>\;
  LOCKSTEP_Master_Out(435) <= \<const0>\;
  LOCKSTEP_Master_Out(436) <= \<const0>\;
  LOCKSTEP_Master_Out(437) <= \<const0>\;
  LOCKSTEP_Master_Out(438) <= \<const0>\;
  LOCKSTEP_Master_Out(439) <= \<const0>\;
  LOCKSTEP_Master_Out(440) <= \<const0>\;
  LOCKSTEP_Master_Out(441) <= \<const0>\;
  LOCKSTEP_Master_Out(442) <= \<const0>\;
  LOCKSTEP_Master_Out(443) <= \<const0>\;
  LOCKSTEP_Master_Out(444) <= \<const0>\;
  LOCKSTEP_Master_Out(445) <= \<const0>\;
  LOCKSTEP_Master_Out(446) <= \<const0>\;
  LOCKSTEP_Master_Out(447) <= \<const0>\;
  LOCKSTEP_Master_Out(448) <= \<const0>\;
  LOCKSTEP_Master_Out(449) <= \<const0>\;
  LOCKSTEP_Master_Out(450) <= \<const0>\;
  LOCKSTEP_Master_Out(451) <= \<const0>\;
  LOCKSTEP_Master_Out(452) <= \<const0>\;
  LOCKSTEP_Master_Out(453) <= \<const0>\;
  LOCKSTEP_Master_Out(454) <= \<const0>\;
  LOCKSTEP_Master_Out(455) <= \<const0>\;
  LOCKSTEP_Master_Out(456) <= \<const0>\;
  LOCKSTEP_Master_Out(457) <= \<const0>\;
  LOCKSTEP_Master_Out(458) <= \<const0>\;
  LOCKSTEP_Master_Out(459) <= \<const0>\;
  LOCKSTEP_Master_Out(460) <= \<const0>\;
  LOCKSTEP_Master_Out(461) <= \<const0>\;
  LOCKSTEP_Master_Out(462) <= \<const0>\;
  LOCKSTEP_Master_Out(463) <= \<const0>\;
  LOCKSTEP_Master_Out(464) <= \<const0>\;
  LOCKSTEP_Master_Out(465) <= \<const0>\;
  LOCKSTEP_Master_Out(466) <= \<const0>\;
  LOCKSTEP_Master_Out(467) <= \<const0>\;
  LOCKSTEP_Master_Out(468) <= \<const0>\;
  LOCKSTEP_Master_Out(469) <= \<const0>\;
  LOCKSTEP_Master_Out(470) <= \<const0>\;
  LOCKSTEP_Master_Out(471) <= \<const0>\;
  LOCKSTEP_Master_Out(472) <= \<const0>\;
  LOCKSTEP_Master_Out(473) <= \<const0>\;
  LOCKSTEP_Master_Out(474) <= \<const0>\;
  LOCKSTEP_Master_Out(475) <= \<const0>\;
  LOCKSTEP_Master_Out(476) <= \<const0>\;
  LOCKSTEP_Master_Out(477) <= \<const0>\;
  LOCKSTEP_Master_Out(478) <= \<const0>\;
  LOCKSTEP_Master_Out(479) <= \<const0>\;
  LOCKSTEP_Master_Out(480) <= \<const0>\;
  LOCKSTEP_Master_Out(481) <= \<const0>\;
  LOCKSTEP_Master_Out(482) <= \<const0>\;
  LOCKSTEP_Master_Out(483) <= \<const0>\;
  LOCKSTEP_Master_Out(484) <= \<const0>\;
  LOCKSTEP_Master_Out(485) <= \<const0>\;
  LOCKSTEP_Master_Out(486) <= \<const0>\;
  LOCKSTEP_Master_Out(487) <= \<const0>\;
  LOCKSTEP_Master_Out(488) <= \<const0>\;
  LOCKSTEP_Master_Out(489) <= \<const0>\;
  LOCKSTEP_Master_Out(490) <= \<const0>\;
  LOCKSTEP_Master_Out(491) <= \<const0>\;
  LOCKSTEP_Master_Out(492) <= \<const0>\;
  LOCKSTEP_Master_Out(493) <= \<const0>\;
  LOCKSTEP_Master_Out(494) <= \<const0>\;
  LOCKSTEP_Master_Out(495) <= \<const0>\;
  LOCKSTEP_Master_Out(496) <= \<const0>\;
  LOCKSTEP_Master_Out(497) <= \<const0>\;
  LOCKSTEP_Master_Out(498) <= \<const0>\;
  LOCKSTEP_Master_Out(499) <= \<const0>\;
  LOCKSTEP_Master_Out(500) <= \<const0>\;
  LOCKSTEP_Master_Out(501) <= \<const0>\;
  LOCKSTEP_Master_Out(502) <= \<const0>\;
  LOCKSTEP_Master_Out(503) <= \<const0>\;
  LOCKSTEP_Master_Out(504) <= \<const0>\;
  LOCKSTEP_Master_Out(505) <= \<const0>\;
  LOCKSTEP_Master_Out(506) <= \<const0>\;
  LOCKSTEP_Master_Out(507) <= \<const0>\;
  LOCKSTEP_Master_Out(508) <= \<const0>\;
  LOCKSTEP_Master_Out(509) <= \<const0>\;
  LOCKSTEP_Master_Out(510) <= \<const0>\;
  LOCKSTEP_Master_Out(511) <= \<const0>\;
  LOCKSTEP_Master_Out(512) <= \<const0>\;
  LOCKSTEP_Master_Out(513) <= \<const0>\;
  LOCKSTEP_Master_Out(514) <= \<const0>\;
  LOCKSTEP_Master_Out(515) <= \<const0>\;
  LOCKSTEP_Master_Out(516) <= \<const0>\;
  LOCKSTEP_Master_Out(517) <= \<const0>\;
  LOCKSTEP_Master_Out(518) <= \<const0>\;
  LOCKSTEP_Master_Out(519) <= \<const0>\;
  LOCKSTEP_Master_Out(520) <= \<const0>\;
  LOCKSTEP_Master_Out(521) <= \<const0>\;
  LOCKSTEP_Master_Out(522) <= \<const0>\;
  LOCKSTEP_Master_Out(523) <= \<const0>\;
  LOCKSTEP_Master_Out(524) <= \<const0>\;
  LOCKSTEP_Master_Out(525) <= \<const0>\;
  LOCKSTEP_Master_Out(526) <= \<const0>\;
  LOCKSTEP_Master_Out(527) <= \<const0>\;
  LOCKSTEP_Master_Out(528) <= \<const0>\;
  LOCKSTEP_Master_Out(529) <= \<const0>\;
  LOCKSTEP_Master_Out(530) <= \<const0>\;
  LOCKSTEP_Master_Out(531) <= \<const0>\;
  LOCKSTEP_Master_Out(532) <= \<const0>\;
  LOCKSTEP_Master_Out(533) <= \<const0>\;
  LOCKSTEP_Master_Out(534) <= \<const0>\;
  LOCKSTEP_Master_Out(535) <= \<const0>\;
  LOCKSTEP_Master_Out(536) <= \<const0>\;
  LOCKSTEP_Master_Out(537) <= \<const0>\;
  LOCKSTEP_Master_Out(538) <= \<const0>\;
  LOCKSTEP_Master_Out(539) <= \<const0>\;
  LOCKSTEP_Master_Out(540) <= \<const0>\;
  LOCKSTEP_Master_Out(541) <= \<const0>\;
  LOCKSTEP_Master_Out(542) <= \<const0>\;
  LOCKSTEP_Master_Out(543) <= \<const0>\;
  LOCKSTEP_Master_Out(544) <= \<const0>\;
  LOCKSTEP_Master_Out(545) <= \<const0>\;
  LOCKSTEP_Master_Out(546) <= \<const0>\;
  LOCKSTEP_Master_Out(547) <= \<const0>\;
  LOCKSTEP_Master_Out(548) <= \<const0>\;
  LOCKSTEP_Master_Out(549) <= \<const0>\;
  LOCKSTEP_Master_Out(550) <= \<const0>\;
  LOCKSTEP_Master_Out(551) <= \<const0>\;
  LOCKSTEP_Master_Out(552) <= \<const0>\;
  LOCKSTEP_Master_Out(553) <= \<const0>\;
  LOCKSTEP_Master_Out(554) <= \<const0>\;
  LOCKSTEP_Master_Out(555) <= \<const0>\;
  LOCKSTEP_Master_Out(556) <= \<const0>\;
  LOCKSTEP_Master_Out(557) <= \<const0>\;
  LOCKSTEP_Master_Out(558) <= \<const0>\;
  LOCKSTEP_Master_Out(559) <= \<const0>\;
  LOCKSTEP_Master_Out(560) <= \<const0>\;
  LOCKSTEP_Master_Out(561) <= \<const0>\;
  LOCKSTEP_Master_Out(562) <= \<const0>\;
  LOCKSTEP_Master_Out(563) <= \<const0>\;
  LOCKSTEP_Master_Out(564) <= \<const0>\;
  LOCKSTEP_Master_Out(565) <= \<const0>\;
  LOCKSTEP_Master_Out(566) <= \<const0>\;
  LOCKSTEP_Master_Out(567) <= \<const0>\;
  LOCKSTEP_Master_Out(568) <= \<const0>\;
  LOCKSTEP_Master_Out(569) <= \<const0>\;
  LOCKSTEP_Master_Out(570) <= \<const0>\;
  LOCKSTEP_Master_Out(571) <= \<const0>\;
  LOCKSTEP_Master_Out(572) <= \<const0>\;
  LOCKSTEP_Master_Out(573) <= \<const0>\;
  LOCKSTEP_Master_Out(574) <= \<const0>\;
  LOCKSTEP_Master_Out(575) <= \<const0>\;
  LOCKSTEP_Master_Out(576) <= \<const0>\;
  LOCKSTEP_Master_Out(577) <= \<const0>\;
  LOCKSTEP_Master_Out(578) <= \<const0>\;
  LOCKSTEP_Master_Out(579) <= \<const0>\;
  LOCKSTEP_Master_Out(580) <= \<const0>\;
  LOCKSTEP_Master_Out(581) <= \<const0>\;
  LOCKSTEP_Master_Out(582) <= \<const0>\;
  LOCKSTEP_Master_Out(583) <= \<const0>\;
  LOCKSTEP_Master_Out(584) <= \<const0>\;
  LOCKSTEP_Master_Out(585) <= \<const0>\;
  LOCKSTEP_Master_Out(586) <= \<const0>\;
  LOCKSTEP_Master_Out(587) <= \<const0>\;
  LOCKSTEP_Master_Out(588) <= \<const0>\;
  LOCKSTEP_Master_Out(589) <= \<const0>\;
  LOCKSTEP_Master_Out(590) <= \<const0>\;
  LOCKSTEP_Master_Out(591) <= \<const0>\;
  LOCKSTEP_Master_Out(592) <= \<const0>\;
  LOCKSTEP_Master_Out(593) <= \<const0>\;
  LOCKSTEP_Master_Out(594) <= \<const0>\;
  LOCKSTEP_Master_Out(595) <= \<const0>\;
  LOCKSTEP_Master_Out(596) <= \<const0>\;
  LOCKSTEP_Master_Out(597) <= \<const0>\;
  LOCKSTEP_Master_Out(598) <= \<const0>\;
  LOCKSTEP_Master_Out(599) <= \<const0>\;
  LOCKSTEP_Master_Out(600) <= \<const0>\;
  LOCKSTEP_Master_Out(601) <= \<const0>\;
  LOCKSTEP_Master_Out(602) <= \<const0>\;
  LOCKSTEP_Master_Out(603) <= \<const0>\;
  LOCKSTEP_Master_Out(604) <= \<const0>\;
  LOCKSTEP_Master_Out(605) <= \<const0>\;
  LOCKSTEP_Master_Out(606) <= \<const0>\;
  LOCKSTEP_Master_Out(607) <= \<const0>\;
  LOCKSTEP_Master_Out(608) <= \<const0>\;
  LOCKSTEP_Master_Out(609) <= \<const0>\;
  LOCKSTEP_Master_Out(610) <= \<const0>\;
  LOCKSTEP_Master_Out(611) <= \<const0>\;
  LOCKSTEP_Master_Out(612) <= \<const0>\;
  LOCKSTEP_Master_Out(613) <= \<const0>\;
  LOCKSTEP_Master_Out(614) <= \<const0>\;
  LOCKSTEP_Master_Out(615) <= \<const0>\;
  LOCKSTEP_Master_Out(616) <= \<const0>\;
  LOCKSTEP_Master_Out(617) <= \<const0>\;
  LOCKSTEP_Master_Out(618) <= \<const0>\;
  LOCKSTEP_Master_Out(619) <= \<const0>\;
  LOCKSTEP_Master_Out(620) <= \<const0>\;
  LOCKSTEP_Master_Out(621) <= \<const0>\;
  LOCKSTEP_Master_Out(622) <= \<const0>\;
  LOCKSTEP_Master_Out(623) <= \<const0>\;
  LOCKSTEP_Master_Out(624) <= \<const0>\;
  LOCKSTEP_Master_Out(625) <= \<const0>\;
  LOCKSTEP_Master_Out(626) <= \<const0>\;
  LOCKSTEP_Master_Out(627) <= \<const0>\;
  LOCKSTEP_Master_Out(628) <= \<const0>\;
  LOCKSTEP_Master_Out(629) <= \<const0>\;
  LOCKSTEP_Master_Out(630) <= \<const0>\;
  LOCKSTEP_Master_Out(631) <= \<const0>\;
  LOCKSTEP_Master_Out(632) <= \<const0>\;
  LOCKSTEP_Master_Out(633) <= \<const0>\;
  LOCKSTEP_Master_Out(634) <= \<const0>\;
  LOCKSTEP_Master_Out(635) <= \<const0>\;
  LOCKSTEP_Master_Out(636) <= \<const0>\;
  LOCKSTEP_Master_Out(637) <= \<const0>\;
  LOCKSTEP_Master_Out(638) <= \<const0>\;
  LOCKSTEP_Master_Out(639) <= \<const0>\;
  LOCKSTEP_Master_Out(640) <= \<const0>\;
  LOCKSTEP_Master_Out(641) <= \<const0>\;
  LOCKSTEP_Master_Out(642) <= \<const0>\;
  LOCKSTEP_Master_Out(643) <= \<const0>\;
  LOCKSTEP_Master_Out(644) <= \<const0>\;
  LOCKSTEP_Master_Out(645) <= \<const0>\;
  LOCKSTEP_Master_Out(646) <= \<const0>\;
  LOCKSTEP_Master_Out(647) <= \<const0>\;
  LOCKSTEP_Master_Out(648) <= \<const0>\;
  LOCKSTEP_Master_Out(649) <= \<const0>\;
  LOCKSTEP_Master_Out(650) <= \<const0>\;
  LOCKSTEP_Master_Out(651) <= \<const0>\;
  LOCKSTEP_Master_Out(652) <= \<const0>\;
  LOCKSTEP_Master_Out(653) <= \<const0>\;
  LOCKSTEP_Master_Out(654) <= \<const0>\;
  LOCKSTEP_Master_Out(655) <= \<const0>\;
  LOCKSTEP_Master_Out(656) <= \<const0>\;
  LOCKSTEP_Master_Out(657) <= \<const0>\;
  LOCKSTEP_Master_Out(658) <= \<const0>\;
  LOCKSTEP_Master_Out(659) <= \<const0>\;
  LOCKSTEP_Master_Out(660) <= \<const0>\;
  LOCKSTEP_Master_Out(661) <= \<const0>\;
  LOCKSTEP_Master_Out(662) <= \<const0>\;
  LOCKSTEP_Master_Out(663) <= \<const0>\;
  LOCKSTEP_Master_Out(664) <= \<const0>\;
  LOCKSTEP_Master_Out(665) <= \<const0>\;
  LOCKSTEP_Master_Out(666) <= \<const0>\;
  LOCKSTEP_Master_Out(667) <= \<const0>\;
  LOCKSTEP_Master_Out(668) <= \<const0>\;
  LOCKSTEP_Master_Out(669) <= \<const0>\;
  LOCKSTEP_Master_Out(670) <= \<const0>\;
  LOCKSTEP_Master_Out(671) <= \<const0>\;
  LOCKSTEP_Master_Out(672) <= \<const0>\;
  LOCKSTEP_Master_Out(673) <= \<const0>\;
  LOCKSTEP_Master_Out(674) <= \<const0>\;
  LOCKSTEP_Master_Out(675) <= \<const0>\;
  LOCKSTEP_Master_Out(676) <= \<const0>\;
  LOCKSTEP_Master_Out(677) <= \<const0>\;
  LOCKSTEP_Master_Out(678) <= \<const0>\;
  LOCKSTEP_Master_Out(679) <= \<const0>\;
  LOCKSTEP_Master_Out(680) <= \<const0>\;
  LOCKSTEP_Master_Out(681) <= \<const0>\;
  LOCKSTEP_Master_Out(682) <= \<const0>\;
  LOCKSTEP_Master_Out(683) <= \<const0>\;
  LOCKSTEP_Master_Out(684) <= \<const0>\;
  LOCKSTEP_Master_Out(685) <= \<const0>\;
  LOCKSTEP_Master_Out(686) <= \<const0>\;
  LOCKSTEP_Master_Out(687) <= \<const0>\;
  LOCKSTEP_Master_Out(688) <= \<const0>\;
  LOCKSTEP_Master_Out(689) <= \<const0>\;
  LOCKSTEP_Master_Out(690) <= \<const0>\;
  LOCKSTEP_Master_Out(691) <= \<const0>\;
  LOCKSTEP_Master_Out(692) <= \<const0>\;
  LOCKSTEP_Master_Out(693) <= \<const0>\;
  LOCKSTEP_Master_Out(694) <= \<const0>\;
  LOCKSTEP_Master_Out(695) <= \<const0>\;
  LOCKSTEP_Master_Out(696) <= \<const0>\;
  LOCKSTEP_Master_Out(697) <= \<const0>\;
  LOCKSTEP_Master_Out(698) <= \<const0>\;
  LOCKSTEP_Master_Out(699) <= \<const0>\;
  LOCKSTEP_Master_Out(700) <= \<const0>\;
  LOCKSTEP_Master_Out(701) <= \<const0>\;
  LOCKSTEP_Master_Out(702) <= \<const0>\;
  LOCKSTEP_Master_Out(703) <= \<const0>\;
  LOCKSTEP_Master_Out(704) <= \<const0>\;
  LOCKSTEP_Master_Out(705) <= \<const0>\;
  LOCKSTEP_Master_Out(706) <= \<const0>\;
  LOCKSTEP_Master_Out(707) <= \<const0>\;
  LOCKSTEP_Master_Out(708) <= \<const0>\;
  LOCKSTEP_Master_Out(709) <= \<const0>\;
  LOCKSTEP_Master_Out(710) <= \<const0>\;
  LOCKSTEP_Master_Out(711) <= \<const0>\;
  LOCKSTEP_Master_Out(712) <= \<const0>\;
  LOCKSTEP_Master_Out(713) <= \<const0>\;
  LOCKSTEP_Master_Out(714) <= \<const0>\;
  LOCKSTEP_Master_Out(715) <= \<const0>\;
  LOCKSTEP_Master_Out(716) <= \<const0>\;
  LOCKSTEP_Master_Out(717) <= \<const0>\;
  LOCKSTEP_Master_Out(718) <= \<const0>\;
  LOCKSTEP_Master_Out(719) <= \<const0>\;
  LOCKSTEP_Master_Out(720) <= \<const0>\;
  LOCKSTEP_Master_Out(721) <= \<const0>\;
  LOCKSTEP_Master_Out(722) <= \<const0>\;
  LOCKSTEP_Master_Out(723) <= \<const0>\;
  LOCKSTEP_Master_Out(724) <= \<const0>\;
  LOCKSTEP_Master_Out(725) <= \<const0>\;
  LOCKSTEP_Master_Out(726) <= \<const0>\;
  LOCKSTEP_Master_Out(727) <= \<const0>\;
  LOCKSTEP_Master_Out(728) <= \<const0>\;
  LOCKSTEP_Master_Out(729) <= \<const0>\;
  LOCKSTEP_Master_Out(730) <= \<const0>\;
  LOCKSTEP_Master_Out(731) <= \<const0>\;
  LOCKSTEP_Master_Out(732) <= \<const0>\;
  LOCKSTEP_Master_Out(733) <= \<const0>\;
  LOCKSTEP_Master_Out(734) <= \<const0>\;
  LOCKSTEP_Master_Out(735) <= \<const0>\;
  LOCKSTEP_Master_Out(736) <= \<const0>\;
  LOCKSTEP_Master_Out(737) <= \<const0>\;
  LOCKSTEP_Master_Out(738) <= \<const0>\;
  LOCKSTEP_Master_Out(739) <= \<const0>\;
  LOCKSTEP_Master_Out(740) <= \<const0>\;
  LOCKSTEP_Master_Out(741) <= \<const0>\;
  LOCKSTEP_Master_Out(742) <= \<const0>\;
  LOCKSTEP_Master_Out(743) <= \<const0>\;
  LOCKSTEP_Master_Out(744) <= \<const0>\;
  LOCKSTEP_Master_Out(745) <= \<const0>\;
  LOCKSTEP_Master_Out(746) <= \<const0>\;
  LOCKSTEP_Master_Out(747) <= \<const0>\;
  LOCKSTEP_Master_Out(748) <= \<const0>\;
  LOCKSTEP_Master_Out(749) <= \<const0>\;
  LOCKSTEP_Master_Out(750) <= \<const0>\;
  LOCKSTEP_Master_Out(751) <= \<const0>\;
  LOCKSTEP_Master_Out(752) <= \<const0>\;
  LOCKSTEP_Master_Out(753) <= \<const0>\;
  LOCKSTEP_Master_Out(754) <= \<const0>\;
  LOCKSTEP_Master_Out(755) <= \<const0>\;
  LOCKSTEP_Master_Out(756) <= \<const0>\;
  LOCKSTEP_Master_Out(757) <= \<const0>\;
  LOCKSTEP_Master_Out(758) <= \<const0>\;
  LOCKSTEP_Master_Out(759) <= \<const0>\;
  LOCKSTEP_Master_Out(760) <= \<const0>\;
  LOCKSTEP_Master_Out(761) <= \<const0>\;
  LOCKSTEP_Master_Out(762) <= \<const0>\;
  LOCKSTEP_Master_Out(763) <= \<const0>\;
  LOCKSTEP_Master_Out(764) <= \<const0>\;
  LOCKSTEP_Master_Out(765) <= \<const0>\;
  LOCKSTEP_Master_Out(766) <= \<const0>\;
  LOCKSTEP_Master_Out(767) <= \<const0>\;
  LOCKSTEP_Master_Out(768) <= \<const0>\;
  LOCKSTEP_Master_Out(769) <= \<const0>\;
  LOCKSTEP_Master_Out(770) <= \<const0>\;
  LOCKSTEP_Master_Out(771) <= \<const0>\;
  LOCKSTEP_Master_Out(772) <= \<const0>\;
  LOCKSTEP_Master_Out(773) <= \<const0>\;
  LOCKSTEP_Master_Out(774) <= \<const0>\;
  LOCKSTEP_Master_Out(775) <= \<const0>\;
  LOCKSTEP_Master_Out(776) <= \<const0>\;
  LOCKSTEP_Master_Out(777) <= \<const0>\;
  LOCKSTEP_Master_Out(778) <= \<const0>\;
  LOCKSTEP_Master_Out(779) <= \<const0>\;
  LOCKSTEP_Master_Out(780) <= \<const0>\;
  LOCKSTEP_Master_Out(781) <= \<const0>\;
  LOCKSTEP_Master_Out(782) <= \<const0>\;
  LOCKSTEP_Master_Out(783) <= \<const0>\;
  LOCKSTEP_Master_Out(784) <= \<const0>\;
  LOCKSTEP_Master_Out(785) <= \<const0>\;
  LOCKSTEP_Master_Out(786) <= \<const0>\;
  LOCKSTEP_Master_Out(787) <= \<const0>\;
  LOCKSTEP_Master_Out(788) <= \<const0>\;
  LOCKSTEP_Master_Out(789) <= \<const0>\;
  LOCKSTEP_Master_Out(790) <= \<const0>\;
  LOCKSTEP_Master_Out(791) <= \<const0>\;
  LOCKSTEP_Master_Out(792) <= \<const0>\;
  LOCKSTEP_Master_Out(793) <= \<const0>\;
  LOCKSTEP_Master_Out(794) <= \<const0>\;
  LOCKSTEP_Master_Out(795) <= \<const0>\;
  LOCKSTEP_Master_Out(796) <= \<const0>\;
  LOCKSTEP_Master_Out(797) <= \<const0>\;
  LOCKSTEP_Master_Out(798) <= \<const0>\;
  LOCKSTEP_Master_Out(799) <= \<const0>\;
  LOCKSTEP_Master_Out(800) <= \<const0>\;
  LOCKSTEP_Master_Out(801) <= \<const0>\;
  LOCKSTEP_Master_Out(802) <= \<const0>\;
  LOCKSTEP_Master_Out(803) <= \<const0>\;
  LOCKSTEP_Master_Out(804) <= \<const0>\;
  LOCKSTEP_Master_Out(805) <= \<const0>\;
  LOCKSTEP_Master_Out(806) <= \<const0>\;
  LOCKSTEP_Master_Out(807) <= \<const0>\;
  LOCKSTEP_Master_Out(808) <= \<const0>\;
  LOCKSTEP_Master_Out(809) <= \<const0>\;
  LOCKSTEP_Master_Out(810) <= \<const0>\;
  LOCKSTEP_Master_Out(811) <= \<const0>\;
  LOCKSTEP_Master_Out(812) <= \<const0>\;
  LOCKSTEP_Master_Out(813) <= \<const0>\;
  LOCKSTEP_Master_Out(814) <= \<const0>\;
  LOCKSTEP_Master_Out(815) <= \<const0>\;
  LOCKSTEP_Master_Out(816) <= \<const0>\;
  LOCKSTEP_Master_Out(817) <= \<const0>\;
  LOCKSTEP_Master_Out(818) <= \<const0>\;
  LOCKSTEP_Master_Out(819) <= \<const0>\;
  LOCKSTEP_Master_Out(820) <= \<const0>\;
  LOCKSTEP_Master_Out(821) <= \<const0>\;
  LOCKSTEP_Master_Out(822) <= \<const0>\;
  LOCKSTEP_Master_Out(823) <= \<const0>\;
  LOCKSTEP_Master_Out(824) <= \<const0>\;
  LOCKSTEP_Master_Out(825) <= \<const0>\;
  LOCKSTEP_Master_Out(826) <= \<const0>\;
  LOCKSTEP_Master_Out(827) <= \<const0>\;
  LOCKSTEP_Master_Out(828) <= \<const0>\;
  LOCKSTEP_Master_Out(829) <= \<const0>\;
  LOCKSTEP_Master_Out(830) <= \<const0>\;
  LOCKSTEP_Master_Out(831) <= \<const0>\;
  LOCKSTEP_Master_Out(832) <= \<const0>\;
  LOCKSTEP_Master_Out(833) <= \<const0>\;
  LOCKSTEP_Master_Out(834) <= \<const0>\;
  LOCKSTEP_Master_Out(835) <= \<const0>\;
  LOCKSTEP_Master_Out(836) <= \<const0>\;
  LOCKSTEP_Master_Out(837) <= \<const0>\;
  LOCKSTEP_Master_Out(838) <= \<const0>\;
  LOCKSTEP_Master_Out(839) <= \<const0>\;
  LOCKSTEP_Master_Out(840) <= \<const0>\;
  LOCKSTEP_Master_Out(841) <= \<const0>\;
  LOCKSTEP_Master_Out(842) <= \<const0>\;
  LOCKSTEP_Master_Out(843) <= \<const0>\;
  LOCKSTEP_Master_Out(844) <= \<const0>\;
  LOCKSTEP_Master_Out(845) <= \<const0>\;
  LOCKSTEP_Master_Out(846) <= \<const0>\;
  LOCKSTEP_Master_Out(847) <= \<const0>\;
  LOCKSTEP_Master_Out(848) <= \<const0>\;
  LOCKSTEP_Master_Out(849) <= \<const0>\;
  LOCKSTEP_Master_Out(850) <= \<const0>\;
  LOCKSTEP_Master_Out(851) <= \<const0>\;
  LOCKSTEP_Master_Out(852) <= \<const0>\;
  LOCKSTEP_Master_Out(853) <= \<const0>\;
  LOCKSTEP_Master_Out(854) <= \<const0>\;
  LOCKSTEP_Master_Out(855) <= \<const0>\;
  LOCKSTEP_Master_Out(856) <= \<const0>\;
  LOCKSTEP_Master_Out(857) <= \<const0>\;
  LOCKSTEP_Master_Out(858) <= \<const0>\;
  LOCKSTEP_Master_Out(859) <= \<const0>\;
  LOCKSTEP_Master_Out(860) <= \<const0>\;
  LOCKSTEP_Master_Out(861) <= \<const0>\;
  LOCKSTEP_Master_Out(862) <= \<const0>\;
  LOCKSTEP_Master_Out(863) <= \<const0>\;
  LOCKSTEP_Master_Out(864) <= \<const0>\;
  LOCKSTEP_Master_Out(865) <= \<const0>\;
  LOCKSTEP_Master_Out(866) <= \<const0>\;
  LOCKSTEP_Master_Out(867) <= \<const0>\;
  LOCKSTEP_Master_Out(868) <= \<const0>\;
  LOCKSTEP_Master_Out(869) <= \<const0>\;
  LOCKSTEP_Master_Out(870) <= \<const0>\;
  LOCKSTEP_Master_Out(871) <= \<const0>\;
  LOCKSTEP_Master_Out(872) <= \<const0>\;
  LOCKSTEP_Master_Out(873) <= \<const0>\;
  LOCKSTEP_Master_Out(874) <= \<const0>\;
  LOCKSTEP_Master_Out(875) <= \<const0>\;
  LOCKSTEP_Master_Out(876) <= \<const0>\;
  LOCKSTEP_Master_Out(877) <= \<const0>\;
  LOCKSTEP_Master_Out(878) <= \<const0>\;
  LOCKSTEP_Master_Out(879) <= \<const0>\;
  LOCKSTEP_Master_Out(880) <= \<const0>\;
  LOCKSTEP_Master_Out(881) <= \<const0>\;
  LOCKSTEP_Master_Out(882) <= \<const0>\;
  LOCKSTEP_Master_Out(883) <= \<const0>\;
  LOCKSTEP_Master_Out(884) <= \<const0>\;
  LOCKSTEP_Master_Out(885) <= \<const0>\;
  LOCKSTEP_Master_Out(886) <= \<const0>\;
  LOCKSTEP_Master_Out(887) <= \<const0>\;
  LOCKSTEP_Master_Out(888) <= \<const0>\;
  LOCKSTEP_Master_Out(889) <= \<const0>\;
  LOCKSTEP_Master_Out(890) <= \<const0>\;
  LOCKSTEP_Master_Out(891) <= \<const0>\;
  LOCKSTEP_Master_Out(892) <= \<const0>\;
  LOCKSTEP_Master_Out(893) <= \<const0>\;
  LOCKSTEP_Master_Out(894) <= \<const0>\;
  LOCKSTEP_Master_Out(895) <= \<const0>\;
  LOCKSTEP_Master_Out(896) <= \<const0>\;
  LOCKSTEP_Master_Out(897) <= \<const0>\;
  LOCKSTEP_Master_Out(898) <= \<const0>\;
  LOCKSTEP_Master_Out(899) <= \<const0>\;
  LOCKSTEP_Master_Out(900) <= \<const0>\;
  LOCKSTEP_Master_Out(901) <= \<const0>\;
  LOCKSTEP_Master_Out(902) <= \<const0>\;
  LOCKSTEP_Master_Out(903) <= \<const0>\;
  LOCKSTEP_Master_Out(904) <= \<const0>\;
  LOCKSTEP_Master_Out(905) <= \<const0>\;
  LOCKSTEP_Master_Out(906) <= \<const0>\;
  LOCKSTEP_Master_Out(907) <= \<const0>\;
  LOCKSTEP_Master_Out(908) <= \<const0>\;
  LOCKSTEP_Master_Out(909) <= \<const0>\;
  LOCKSTEP_Master_Out(910) <= \<const0>\;
  LOCKSTEP_Master_Out(911) <= \<const0>\;
  LOCKSTEP_Master_Out(912) <= \<const0>\;
  LOCKSTEP_Master_Out(913) <= \<const0>\;
  LOCKSTEP_Master_Out(914) <= \<const0>\;
  LOCKSTEP_Master_Out(915) <= \<const0>\;
  LOCKSTEP_Master_Out(916) <= \<const0>\;
  LOCKSTEP_Master_Out(917) <= \<const0>\;
  LOCKSTEP_Master_Out(918) <= \<const0>\;
  LOCKSTEP_Master_Out(919) <= \<const0>\;
  LOCKSTEP_Master_Out(920) <= \<const0>\;
  LOCKSTEP_Master_Out(921) <= \<const0>\;
  LOCKSTEP_Master_Out(922) <= \<const0>\;
  LOCKSTEP_Master_Out(923) <= \<const0>\;
  LOCKSTEP_Master_Out(924) <= \<const0>\;
  LOCKSTEP_Master_Out(925) <= \<const0>\;
  LOCKSTEP_Master_Out(926) <= \<const0>\;
  LOCKSTEP_Master_Out(927) <= \<const0>\;
  LOCKSTEP_Master_Out(928) <= \<const0>\;
  LOCKSTEP_Master_Out(929) <= \<const0>\;
  LOCKSTEP_Master_Out(930) <= \<const0>\;
  LOCKSTEP_Master_Out(931) <= \<const0>\;
  LOCKSTEP_Master_Out(932) <= \<const0>\;
  LOCKSTEP_Master_Out(933) <= \<const0>\;
  LOCKSTEP_Master_Out(934) <= \<const0>\;
  LOCKSTEP_Master_Out(935) <= \<const0>\;
  LOCKSTEP_Master_Out(936) <= \<const0>\;
  LOCKSTEP_Master_Out(937) <= \<const0>\;
  LOCKSTEP_Master_Out(938) <= \<const0>\;
  LOCKSTEP_Master_Out(939) <= \<const0>\;
  LOCKSTEP_Master_Out(940) <= \<const0>\;
  LOCKSTEP_Master_Out(941) <= \<const0>\;
  LOCKSTEP_Master_Out(942) <= \<const0>\;
  LOCKSTEP_Master_Out(943) <= \<const0>\;
  LOCKSTEP_Master_Out(944) <= \<const0>\;
  LOCKSTEP_Master_Out(945) <= \<const0>\;
  LOCKSTEP_Master_Out(946) <= \<const0>\;
  LOCKSTEP_Master_Out(947) <= \<const0>\;
  LOCKSTEP_Master_Out(948) <= \<const0>\;
  LOCKSTEP_Master_Out(949) <= \<const0>\;
  LOCKSTEP_Master_Out(950) <= \<const0>\;
  LOCKSTEP_Master_Out(951) <= \<const0>\;
  LOCKSTEP_Master_Out(952) <= \<const0>\;
  LOCKSTEP_Master_Out(953) <= \<const0>\;
  LOCKSTEP_Master_Out(954) <= \<const0>\;
  LOCKSTEP_Master_Out(955) <= \<const0>\;
  LOCKSTEP_Master_Out(956) <= \<const0>\;
  LOCKSTEP_Master_Out(957) <= \<const0>\;
  LOCKSTEP_Master_Out(958) <= \<const0>\;
  LOCKSTEP_Master_Out(959) <= \<const0>\;
  LOCKSTEP_Master_Out(960) <= \<const0>\;
  LOCKSTEP_Master_Out(961) <= \<const0>\;
  LOCKSTEP_Master_Out(962) <= \<const0>\;
  LOCKSTEP_Master_Out(963) <= \<const0>\;
  LOCKSTEP_Master_Out(964) <= \<const0>\;
  LOCKSTEP_Master_Out(965) <= \<const0>\;
  LOCKSTEP_Master_Out(966) <= \<const0>\;
  LOCKSTEP_Master_Out(967) <= \<const0>\;
  LOCKSTEP_Master_Out(968) <= \<const0>\;
  LOCKSTEP_Master_Out(969) <= \<const0>\;
  LOCKSTEP_Master_Out(970) <= \<const0>\;
  LOCKSTEP_Master_Out(971) <= \<const0>\;
  LOCKSTEP_Master_Out(972) <= \<const0>\;
  LOCKSTEP_Master_Out(973) <= \<const0>\;
  LOCKSTEP_Master_Out(974) <= \<const0>\;
  LOCKSTEP_Master_Out(975) <= \<const0>\;
  LOCKSTEP_Master_Out(976) <= \<const0>\;
  LOCKSTEP_Master_Out(977) <= \<const0>\;
  LOCKSTEP_Master_Out(978) <= \<const0>\;
  LOCKSTEP_Master_Out(979) <= \<const0>\;
  LOCKSTEP_Master_Out(980) <= \<const0>\;
  LOCKSTEP_Master_Out(981) <= \<const0>\;
  LOCKSTEP_Master_Out(982) <= \<const0>\;
  LOCKSTEP_Master_Out(983) <= \<const0>\;
  LOCKSTEP_Master_Out(984) <= \<const0>\;
  LOCKSTEP_Master_Out(985) <= \<const0>\;
  LOCKSTEP_Master_Out(986) <= \<const0>\;
  LOCKSTEP_Master_Out(987) <= \<const0>\;
  LOCKSTEP_Master_Out(988) <= \<const0>\;
  LOCKSTEP_Master_Out(989) <= \<const0>\;
  LOCKSTEP_Master_Out(990) <= \<const0>\;
  LOCKSTEP_Master_Out(991) <= \<const0>\;
  LOCKSTEP_Master_Out(992) <= \<const0>\;
  LOCKSTEP_Master_Out(993) <= \<const0>\;
  LOCKSTEP_Master_Out(994) <= \<const0>\;
  LOCKSTEP_Master_Out(995) <= \<const0>\;
  LOCKSTEP_Master_Out(996) <= \<const0>\;
  LOCKSTEP_Master_Out(997) <= \<const0>\;
  LOCKSTEP_Master_Out(998) <= \<const0>\;
  LOCKSTEP_Master_Out(999) <= \<const0>\;
  LOCKSTEP_Master_Out(1000) <= \<const0>\;
  LOCKSTEP_Master_Out(1001) <= \<const0>\;
  LOCKSTEP_Master_Out(1002) <= \<const0>\;
  LOCKSTEP_Master_Out(1003) <= \<const0>\;
  LOCKSTEP_Master_Out(1004) <= \<const0>\;
  LOCKSTEP_Master_Out(1005) <= \<const0>\;
  LOCKSTEP_Master_Out(1006) <= \<const0>\;
  LOCKSTEP_Master_Out(1007) <= \<const0>\;
  LOCKSTEP_Master_Out(1008) <= \<const0>\;
  LOCKSTEP_Master_Out(1009) <= \<const0>\;
  LOCKSTEP_Master_Out(1010) <= \<const0>\;
  LOCKSTEP_Master_Out(1011) <= \<const0>\;
  LOCKSTEP_Master_Out(1012) <= \<const0>\;
  LOCKSTEP_Master_Out(1013) <= \<const0>\;
  LOCKSTEP_Master_Out(1014) <= \<const0>\;
  LOCKSTEP_Master_Out(1015) <= \<const0>\;
  LOCKSTEP_Master_Out(1016) <= \<const0>\;
  LOCKSTEP_Master_Out(1017) <= \<const0>\;
  LOCKSTEP_Master_Out(1018) <= \<const0>\;
  LOCKSTEP_Master_Out(1019) <= \<const0>\;
  LOCKSTEP_Master_Out(1020) <= \<const0>\;
  LOCKSTEP_Master_Out(1021) <= \<const0>\;
  LOCKSTEP_Master_Out(1022) <= \<const0>\;
  LOCKSTEP_Master_Out(1023) <= \<const0>\;
  LOCKSTEP_Master_Out(1024) <= \<const0>\;
  LOCKSTEP_Master_Out(1025) <= \<const0>\;
  LOCKSTEP_Master_Out(1026) <= \<const0>\;
  LOCKSTEP_Master_Out(1027) <= \<const0>\;
  LOCKSTEP_Master_Out(1028) <= \<const0>\;
  LOCKSTEP_Master_Out(1029) <= \<const0>\;
  LOCKSTEP_Master_Out(1030) <= \<const0>\;
  LOCKSTEP_Master_Out(1031) <= \<const0>\;
  LOCKSTEP_Master_Out(1032) <= \<const0>\;
  LOCKSTEP_Master_Out(1033) <= \<const0>\;
  LOCKSTEP_Master_Out(1034) <= \<const0>\;
  LOCKSTEP_Master_Out(1035) <= \<const0>\;
  LOCKSTEP_Master_Out(1036) <= \<const0>\;
  LOCKSTEP_Master_Out(1037) <= \<const0>\;
  LOCKSTEP_Master_Out(1038) <= \<const0>\;
  LOCKSTEP_Master_Out(1039) <= \<const0>\;
  LOCKSTEP_Master_Out(1040) <= \<const0>\;
  LOCKSTEP_Master_Out(1041) <= \<const0>\;
  LOCKSTEP_Master_Out(1042) <= \<const0>\;
  LOCKSTEP_Master_Out(1043) <= \<const0>\;
  LOCKSTEP_Master_Out(1044) <= \<const0>\;
  LOCKSTEP_Master_Out(1045) <= \<const0>\;
  LOCKSTEP_Master_Out(1046) <= \<const0>\;
  LOCKSTEP_Master_Out(1047) <= \<const0>\;
  LOCKSTEP_Master_Out(1048) <= \<const0>\;
  LOCKSTEP_Master_Out(1049) <= \<const0>\;
  LOCKSTEP_Master_Out(1050) <= \<const0>\;
  LOCKSTEP_Master_Out(1051) <= \<const0>\;
  LOCKSTEP_Master_Out(1052) <= \<const0>\;
  LOCKSTEP_Master_Out(1053) <= \<const0>\;
  LOCKSTEP_Master_Out(1054) <= \<const0>\;
  LOCKSTEP_Master_Out(1055) <= \<const0>\;
  LOCKSTEP_Master_Out(1056) <= \<const0>\;
  LOCKSTEP_Master_Out(1057) <= \<const0>\;
  LOCKSTEP_Master_Out(1058) <= \<const0>\;
  LOCKSTEP_Master_Out(1059) <= \<const0>\;
  LOCKSTEP_Master_Out(1060) <= \<const0>\;
  LOCKSTEP_Master_Out(1061) <= \<const0>\;
  LOCKSTEP_Master_Out(1062) <= \<const0>\;
  LOCKSTEP_Master_Out(1063) <= \<const0>\;
  LOCKSTEP_Master_Out(1064) <= \<const0>\;
  LOCKSTEP_Master_Out(1065) <= \<const0>\;
  LOCKSTEP_Master_Out(1066) <= \<const0>\;
  LOCKSTEP_Master_Out(1067) <= \<const0>\;
  LOCKSTEP_Master_Out(1068) <= \<const0>\;
  LOCKSTEP_Master_Out(1069) <= \<const0>\;
  LOCKSTEP_Master_Out(1070) <= \<const0>\;
  LOCKSTEP_Master_Out(1071) <= \<const0>\;
  LOCKSTEP_Master_Out(1072) <= \<const0>\;
  LOCKSTEP_Master_Out(1073) <= \<const0>\;
  LOCKSTEP_Master_Out(1074) <= \<const0>\;
  LOCKSTEP_Master_Out(1075) <= \<const0>\;
  LOCKSTEP_Master_Out(1076) <= \<const0>\;
  LOCKSTEP_Master_Out(1077) <= \<const0>\;
  LOCKSTEP_Master_Out(1078) <= \<const0>\;
  LOCKSTEP_Master_Out(1079) <= \<const0>\;
  LOCKSTEP_Master_Out(1080) <= \<const0>\;
  LOCKSTEP_Master_Out(1081) <= \<const0>\;
  LOCKSTEP_Master_Out(1082) <= \<const0>\;
  LOCKSTEP_Master_Out(1083) <= \<const0>\;
  LOCKSTEP_Master_Out(1084) <= \<const0>\;
  LOCKSTEP_Master_Out(1085) <= \<const0>\;
  LOCKSTEP_Master_Out(1086) <= \<const0>\;
  LOCKSTEP_Master_Out(1087) <= \<const0>\;
  LOCKSTEP_Master_Out(1088) <= \<const0>\;
  LOCKSTEP_Master_Out(1089) <= \<const0>\;
  LOCKSTEP_Master_Out(1090) <= \<const0>\;
  LOCKSTEP_Master_Out(1091) <= \<const0>\;
  LOCKSTEP_Master_Out(1092) <= \<const0>\;
  LOCKSTEP_Master_Out(1093) <= \<const0>\;
  LOCKSTEP_Master_Out(1094) <= \<const0>\;
  LOCKSTEP_Master_Out(1095) <= \<const0>\;
  LOCKSTEP_Master_Out(1096) <= \<const0>\;
  LOCKSTEP_Master_Out(1097) <= \<const0>\;
  LOCKSTEP_Master_Out(1098) <= \<const0>\;
  LOCKSTEP_Master_Out(1099) <= \<const0>\;
  LOCKSTEP_Master_Out(1100) <= \<const0>\;
  LOCKSTEP_Master_Out(1101) <= \<const0>\;
  LOCKSTEP_Master_Out(1102) <= \<const0>\;
  LOCKSTEP_Master_Out(1103) <= \<const0>\;
  LOCKSTEP_Master_Out(1104) <= \<const0>\;
  LOCKSTEP_Master_Out(1105) <= \<const0>\;
  LOCKSTEP_Master_Out(1106) <= \<const0>\;
  LOCKSTEP_Master_Out(1107) <= \<const0>\;
  LOCKSTEP_Master_Out(1108) <= \<const0>\;
  LOCKSTEP_Master_Out(1109) <= \<const0>\;
  LOCKSTEP_Master_Out(1110) <= \<const0>\;
  LOCKSTEP_Master_Out(1111) <= \<const0>\;
  LOCKSTEP_Master_Out(1112) <= \<const0>\;
  LOCKSTEP_Master_Out(1113) <= \<const0>\;
  LOCKSTEP_Master_Out(1114) <= \<const0>\;
  LOCKSTEP_Master_Out(1115) <= \<const0>\;
  LOCKSTEP_Master_Out(1116) <= \<const0>\;
  LOCKSTEP_Master_Out(1117) <= \<const0>\;
  LOCKSTEP_Master_Out(1118) <= \<const0>\;
  LOCKSTEP_Master_Out(1119) <= \<const0>\;
  LOCKSTEP_Master_Out(1120) <= \<const0>\;
  LOCKSTEP_Master_Out(1121) <= \<const0>\;
  LOCKSTEP_Master_Out(1122) <= \<const0>\;
  LOCKSTEP_Master_Out(1123) <= \<const0>\;
  LOCKSTEP_Master_Out(1124) <= \<const0>\;
  LOCKSTEP_Master_Out(1125) <= \<const0>\;
  LOCKSTEP_Master_Out(1126) <= \<const0>\;
  LOCKSTEP_Master_Out(1127) <= \<const0>\;
  LOCKSTEP_Master_Out(1128) <= \<const0>\;
  LOCKSTEP_Master_Out(1129) <= \<const0>\;
  LOCKSTEP_Master_Out(1130) <= \<const0>\;
  LOCKSTEP_Master_Out(1131) <= \<const0>\;
  LOCKSTEP_Master_Out(1132) <= \<const0>\;
  LOCKSTEP_Master_Out(1133) <= \<const0>\;
  LOCKSTEP_Master_Out(1134) <= \<const0>\;
  LOCKSTEP_Master_Out(1135) <= \<const0>\;
  LOCKSTEP_Master_Out(1136) <= \<const0>\;
  LOCKSTEP_Master_Out(1137) <= \<const0>\;
  LOCKSTEP_Master_Out(1138) <= \<const0>\;
  LOCKSTEP_Master_Out(1139) <= \<const0>\;
  LOCKSTEP_Master_Out(1140) <= \<const0>\;
  LOCKSTEP_Master_Out(1141) <= \<const0>\;
  LOCKSTEP_Master_Out(1142) <= \<const0>\;
  LOCKSTEP_Master_Out(1143) <= \<const0>\;
  LOCKSTEP_Master_Out(1144) <= \<const0>\;
  LOCKSTEP_Master_Out(1145) <= \<const0>\;
  LOCKSTEP_Master_Out(1146) <= \<const0>\;
  LOCKSTEP_Master_Out(1147) <= \<const0>\;
  LOCKSTEP_Master_Out(1148) <= \<const0>\;
  LOCKSTEP_Master_Out(1149) <= \<const0>\;
  LOCKSTEP_Master_Out(1150) <= \<const0>\;
  LOCKSTEP_Master_Out(1151) <= \<const0>\;
  LOCKSTEP_Master_Out(1152) <= \<const0>\;
  LOCKSTEP_Master_Out(1153) <= \<const0>\;
  LOCKSTEP_Master_Out(1154) <= \<const0>\;
  LOCKSTEP_Master_Out(1155) <= \<const0>\;
  LOCKSTEP_Master_Out(1156) <= \<const0>\;
  LOCKSTEP_Master_Out(1157) <= \<const0>\;
  LOCKSTEP_Master_Out(1158) <= \<const0>\;
  LOCKSTEP_Master_Out(1159) <= \<const0>\;
  LOCKSTEP_Master_Out(1160) <= \<const0>\;
  LOCKSTEP_Master_Out(1161) <= \<const0>\;
  LOCKSTEP_Master_Out(1162) <= \<const0>\;
  LOCKSTEP_Master_Out(1163) <= \<const0>\;
  LOCKSTEP_Master_Out(1164) <= \<const0>\;
  LOCKSTEP_Master_Out(1165) <= \<const0>\;
  LOCKSTEP_Master_Out(1166) <= \<const0>\;
  LOCKSTEP_Master_Out(1167) <= \<const0>\;
  LOCKSTEP_Master_Out(1168) <= \<const0>\;
  LOCKSTEP_Master_Out(1169) <= \<const0>\;
  LOCKSTEP_Master_Out(1170) <= \<const0>\;
  LOCKSTEP_Master_Out(1171) <= \<const0>\;
  LOCKSTEP_Master_Out(1172) <= \<const0>\;
  LOCKSTEP_Master_Out(1173) <= \<const0>\;
  LOCKSTEP_Master_Out(1174) <= \<const0>\;
  LOCKSTEP_Master_Out(1175) <= \<const0>\;
  LOCKSTEP_Master_Out(1176) <= \<const0>\;
  LOCKSTEP_Master_Out(1177) <= \<const0>\;
  LOCKSTEP_Master_Out(1178) <= \<const0>\;
  LOCKSTEP_Master_Out(1179) <= \<const0>\;
  LOCKSTEP_Master_Out(1180) <= \<const0>\;
  LOCKSTEP_Master_Out(1181) <= \<const0>\;
  LOCKSTEP_Master_Out(1182) <= \<const0>\;
  LOCKSTEP_Master_Out(1183) <= \<const0>\;
  LOCKSTEP_Master_Out(1184) <= \<const0>\;
  LOCKSTEP_Master_Out(1185) <= \<const0>\;
  LOCKSTEP_Master_Out(1186) <= \<const0>\;
  LOCKSTEP_Master_Out(1187) <= \<const0>\;
  LOCKSTEP_Master_Out(1188) <= \<const0>\;
  LOCKSTEP_Master_Out(1189) <= \<const0>\;
  LOCKSTEP_Master_Out(1190) <= \<const0>\;
  LOCKSTEP_Master_Out(1191) <= \<const0>\;
  LOCKSTEP_Master_Out(1192) <= \<const0>\;
  LOCKSTEP_Master_Out(1193) <= \<const0>\;
  LOCKSTEP_Master_Out(1194) <= \<const0>\;
  LOCKSTEP_Master_Out(1195) <= \<const0>\;
  LOCKSTEP_Master_Out(1196) <= \<const0>\;
  LOCKSTEP_Master_Out(1197) <= \<const0>\;
  LOCKSTEP_Master_Out(1198) <= \<const0>\;
  LOCKSTEP_Master_Out(1199) <= \<const0>\;
  LOCKSTEP_Master_Out(1200) <= \<const0>\;
  LOCKSTEP_Master_Out(1201) <= \<const0>\;
  LOCKSTEP_Master_Out(1202) <= \<const0>\;
  LOCKSTEP_Master_Out(1203) <= \<const0>\;
  LOCKSTEP_Master_Out(1204) <= \<const0>\;
  LOCKSTEP_Master_Out(1205) <= \<const0>\;
  LOCKSTEP_Master_Out(1206) <= \<const0>\;
  LOCKSTEP_Master_Out(1207) <= \<const0>\;
  LOCKSTEP_Master_Out(1208) <= \<const0>\;
  LOCKSTEP_Master_Out(1209) <= \<const0>\;
  LOCKSTEP_Master_Out(1210) <= \<const0>\;
  LOCKSTEP_Master_Out(1211) <= \<const0>\;
  LOCKSTEP_Master_Out(1212) <= \<const0>\;
  LOCKSTEP_Master_Out(1213) <= \<const0>\;
  LOCKSTEP_Master_Out(1214) <= \<const0>\;
  LOCKSTEP_Master_Out(1215) <= \<const0>\;
  LOCKSTEP_Master_Out(1216) <= \<const0>\;
  LOCKSTEP_Master_Out(1217) <= \<const0>\;
  LOCKSTEP_Master_Out(1218) <= \<const0>\;
  LOCKSTEP_Master_Out(1219) <= \<const0>\;
  LOCKSTEP_Master_Out(1220) <= \<const0>\;
  LOCKSTEP_Master_Out(1221) <= \<const0>\;
  LOCKSTEP_Master_Out(1222) <= \<const0>\;
  LOCKSTEP_Master_Out(1223) <= \<const0>\;
  LOCKSTEP_Master_Out(1224) <= \<const0>\;
  LOCKSTEP_Master_Out(1225) <= \<const0>\;
  LOCKSTEP_Master_Out(1226) <= \<const0>\;
  LOCKSTEP_Master_Out(1227) <= \<const0>\;
  LOCKSTEP_Master_Out(1228) <= \<const0>\;
  LOCKSTEP_Master_Out(1229) <= \<const0>\;
  LOCKSTEP_Master_Out(1230) <= \<const0>\;
  LOCKSTEP_Master_Out(1231) <= \<const0>\;
  LOCKSTEP_Master_Out(1232) <= \<const0>\;
  LOCKSTEP_Master_Out(1233) <= \<const0>\;
  LOCKSTEP_Master_Out(1234) <= \<const0>\;
  LOCKSTEP_Master_Out(1235) <= \<const0>\;
  LOCKSTEP_Master_Out(1236) <= \<const0>\;
  LOCKSTEP_Master_Out(1237) <= \<const0>\;
  LOCKSTEP_Master_Out(1238) <= \<const0>\;
  LOCKSTEP_Master_Out(1239) <= \<const0>\;
  LOCKSTEP_Master_Out(1240) <= \<const0>\;
  LOCKSTEP_Master_Out(1241) <= \<const0>\;
  LOCKSTEP_Master_Out(1242) <= \<const0>\;
  LOCKSTEP_Master_Out(1243) <= \<const0>\;
  LOCKSTEP_Master_Out(1244) <= \<const0>\;
  LOCKSTEP_Master_Out(1245) <= \<const0>\;
  LOCKSTEP_Master_Out(1246) <= \<const0>\;
  LOCKSTEP_Master_Out(1247) <= \<const0>\;
  LOCKSTEP_Master_Out(1248) <= \<const0>\;
  LOCKSTEP_Master_Out(1249) <= \<const0>\;
  LOCKSTEP_Master_Out(1250) <= \<const0>\;
  LOCKSTEP_Master_Out(1251) <= \<const0>\;
  LOCKSTEP_Master_Out(1252) <= \<const0>\;
  LOCKSTEP_Master_Out(1253) <= \<const0>\;
  LOCKSTEP_Master_Out(1254) <= \<const0>\;
  LOCKSTEP_Master_Out(1255) <= \<const0>\;
  LOCKSTEP_Master_Out(1256) <= \<const0>\;
  LOCKSTEP_Master_Out(1257) <= \<const0>\;
  LOCKSTEP_Master_Out(1258) <= \<const0>\;
  LOCKSTEP_Master_Out(1259) <= \<const0>\;
  LOCKSTEP_Master_Out(1260) <= \<const0>\;
  LOCKSTEP_Master_Out(1261) <= \<const0>\;
  LOCKSTEP_Master_Out(1262) <= \<const0>\;
  LOCKSTEP_Master_Out(1263) <= \<const0>\;
  LOCKSTEP_Master_Out(1264) <= \<const0>\;
  LOCKSTEP_Master_Out(1265) <= \<const0>\;
  LOCKSTEP_Master_Out(1266) <= \<const0>\;
  LOCKSTEP_Master_Out(1267) <= \<const0>\;
  LOCKSTEP_Master_Out(1268) <= \<const0>\;
  LOCKSTEP_Master_Out(1269) <= \<const0>\;
  LOCKSTEP_Master_Out(1270) <= \<const0>\;
  LOCKSTEP_Master_Out(1271) <= \<const0>\;
  LOCKSTEP_Master_Out(1272) <= \<const0>\;
  LOCKSTEP_Master_Out(1273) <= \<const0>\;
  LOCKSTEP_Master_Out(1274) <= \<const0>\;
  LOCKSTEP_Master_Out(1275) <= \<const0>\;
  LOCKSTEP_Master_Out(1276) <= \<const0>\;
  LOCKSTEP_Master_Out(1277) <= \<const0>\;
  LOCKSTEP_Master_Out(1278) <= \<const0>\;
  LOCKSTEP_Master_Out(1279) <= \<const0>\;
  LOCKSTEP_Master_Out(1280) <= \<const0>\;
  LOCKSTEP_Master_Out(1281) <= \<const0>\;
  LOCKSTEP_Master_Out(1282) <= \<const0>\;
  LOCKSTEP_Master_Out(1283) <= \<const0>\;
  LOCKSTEP_Master_Out(1284) <= \<const0>\;
  LOCKSTEP_Master_Out(1285) <= \<const0>\;
  LOCKSTEP_Master_Out(1286) <= \<const0>\;
  LOCKSTEP_Master_Out(1287) <= \<const0>\;
  LOCKSTEP_Master_Out(1288) <= \<const0>\;
  LOCKSTEP_Master_Out(1289) <= \<const0>\;
  LOCKSTEP_Master_Out(1290) <= \<const0>\;
  LOCKSTEP_Master_Out(1291) <= \<const0>\;
  LOCKSTEP_Master_Out(1292) <= \<const0>\;
  LOCKSTEP_Master_Out(1293) <= \<const0>\;
  LOCKSTEP_Master_Out(1294) <= \<const0>\;
  LOCKSTEP_Master_Out(1295) <= \<const0>\;
  LOCKSTEP_Master_Out(1296) <= \<const0>\;
  LOCKSTEP_Master_Out(1297) <= \<const0>\;
  LOCKSTEP_Master_Out(1298) <= \<const0>\;
  LOCKSTEP_Master_Out(1299) <= \<const0>\;
  LOCKSTEP_Master_Out(1300) <= \<const0>\;
  LOCKSTEP_Master_Out(1301) <= \<const0>\;
  LOCKSTEP_Master_Out(1302) <= \<const0>\;
  LOCKSTEP_Master_Out(1303) <= \<const0>\;
  LOCKSTEP_Master_Out(1304) <= \<const0>\;
  LOCKSTEP_Master_Out(1305) <= \<const0>\;
  LOCKSTEP_Master_Out(1306) <= \<const0>\;
  LOCKSTEP_Master_Out(1307) <= \<const0>\;
  LOCKSTEP_Master_Out(1308) <= \<const0>\;
  LOCKSTEP_Master_Out(1309) <= \<const0>\;
  LOCKSTEP_Master_Out(1310) <= \<const0>\;
  LOCKSTEP_Master_Out(1311) <= \<const0>\;
  LOCKSTEP_Master_Out(1312) <= \<const0>\;
  LOCKSTEP_Master_Out(1313) <= \<const0>\;
  LOCKSTEP_Master_Out(1314) <= \<const0>\;
  LOCKSTEP_Master_Out(1315) <= \<const0>\;
  LOCKSTEP_Master_Out(1316) <= \<const0>\;
  LOCKSTEP_Master_Out(1317) <= \<const0>\;
  LOCKSTEP_Master_Out(1318) <= \<const0>\;
  LOCKSTEP_Master_Out(1319) <= \<const0>\;
  LOCKSTEP_Master_Out(1320) <= \<const0>\;
  LOCKSTEP_Master_Out(1321) <= \<const0>\;
  LOCKSTEP_Master_Out(1322) <= \<const0>\;
  LOCKSTEP_Master_Out(1323) <= \<const0>\;
  LOCKSTEP_Master_Out(1324) <= \<const0>\;
  LOCKSTEP_Master_Out(1325) <= \<const0>\;
  LOCKSTEP_Master_Out(1326) <= \<const0>\;
  LOCKSTEP_Master_Out(1327) <= \<const0>\;
  LOCKSTEP_Master_Out(1328) <= \<const0>\;
  LOCKSTEP_Master_Out(1329) <= \<const0>\;
  LOCKSTEP_Master_Out(1330) <= \<const0>\;
  LOCKSTEP_Master_Out(1331) <= \<const0>\;
  LOCKSTEP_Master_Out(1332) <= \<const0>\;
  LOCKSTEP_Master_Out(1333) <= \<const0>\;
  LOCKSTEP_Master_Out(1334) <= \<const0>\;
  LOCKSTEP_Master_Out(1335) <= \<const0>\;
  LOCKSTEP_Master_Out(1336) <= \<const0>\;
  LOCKSTEP_Master_Out(1337) <= \<const0>\;
  LOCKSTEP_Master_Out(1338) <= \<const0>\;
  LOCKSTEP_Master_Out(1339) <= \<const0>\;
  LOCKSTEP_Master_Out(1340) <= \<const0>\;
  LOCKSTEP_Master_Out(1341) <= \<const0>\;
  LOCKSTEP_Master_Out(1342) <= \<const0>\;
  LOCKSTEP_Master_Out(1343) <= \<const0>\;
  LOCKSTEP_Master_Out(1344) <= \<const0>\;
  LOCKSTEP_Master_Out(1345) <= \<const0>\;
  LOCKSTEP_Master_Out(1346) <= \<const0>\;
  LOCKSTEP_Master_Out(1347) <= \<const0>\;
  LOCKSTEP_Master_Out(1348) <= \<const0>\;
  LOCKSTEP_Master_Out(1349) <= \<const0>\;
  LOCKSTEP_Master_Out(1350) <= \<const0>\;
  LOCKSTEP_Master_Out(1351) <= \<const0>\;
  LOCKSTEP_Master_Out(1352) <= \<const0>\;
  LOCKSTEP_Master_Out(1353) <= \<const0>\;
  LOCKSTEP_Master_Out(1354) <= \<const0>\;
  LOCKSTEP_Master_Out(1355) <= \<const0>\;
  LOCKSTEP_Master_Out(1356) <= \<const0>\;
  LOCKSTEP_Master_Out(1357) <= \<const0>\;
  LOCKSTEP_Master_Out(1358) <= \<const0>\;
  LOCKSTEP_Master_Out(1359) <= \<const0>\;
  LOCKSTEP_Master_Out(1360) <= \<const0>\;
  LOCKSTEP_Master_Out(1361) <= \<const0>\;
  LOCKSTEP_Master_Out(1362) <= \<const0>\;
  LOCKSTEP_Master_Out(1363) <= \<const0>\;
  LOCKSTEP_Master_Out(1364) <= \<const0>\;
  LOCKSTEP_Master_Out(1365) <= \<const0>\;
  LOCKSTEP_Master_Out(1366) <= \<const0>\;
  LOCKSTEP_Master_Out(1367) <= \<const0>\;
  LOCKSTEP_Master_Out(1368) <= \<const0>\;
  LOCKSTEP_Master_Out(1369) <= \<const0>\;
  LOCKSTEP_Master_Out(1370) <= \<const0>\;
  LOCKSTEP_Master_Out(1371) <= \<const0>\;
  LOCKSTEP_Master_Out(1372) <= \<const0>\;
  LOCKSTEP_Master_Out(1373) <= \<const0>\;
  LOCKSTEP_Master_Out(1374) <= \<const0>\;
  LOCKSTEP_Master_Out(1375) <= \<const0>\;
  LOCKSTEP_Master_Out(1376) <= \<const0>\;
  LOCKSTEP_Master_Out(1377) <= \<const0>\;
  LOCKSTEP_Master_Out(1378) <= \<const0>\;
  LOCKSTEP_Master_Out(1379) <= \<const0>\;
  LOCKSTEP_Master_Out(1380) <= \<const0>\;
  LOCKSTEP_Master_Out(1381) <= \<const0>\;
  LOCKSTEP_Master_Out(1382) <= \<const0>\;
  LOCKSTEP_Master_Out(1383) <= \<const0>\;
  LOCKSTEP_Master_Out(1384) <= \<const0>\;
  LOCKSTEP_Master_Out(1385) <= \<const0>\;
  LOCKSTEP_Master_Out(1386) <= \<const0>\;
  LOCKSTEP_Master_Out(1387) <= \<const0>\;
  LOCKSTEP_Master_Out(1388) <= \<const0>\;
  LOCKSTEP_Master_Out(1389) <= \<const0>\;
  LOCKSTEP_Master_Out(1390) <= \<const0>\;
  LOCKSTEP_Master_Out(1391) <= \<const0>\;
  LOCKSTEP_Master_Out(1392) <= \<const0>\;
  LOCKSTEP_Master_Out(1393) <= \<const0>\;
  LOCKSTEP_Master_Out(1394) <= \<const0>\;
  LOCKSTEP_Master_Out(1395) <= \<const0>\;
  LOCKSTEP_Master_Out(1396) <= \<const0>\;
  LOCKSTEP_Master_Out(1397) <= \<const0>\;
  LOCKSTEP_Master_Out(1398) <= \<const0>\;
  LOCKSTEP_Master_Out(1399) <= \<const0>\;
  LOCKSTEP_Master_Out(1400) <= \<const0>\;
  LOCKSTEP_Master_Out(1401) <= \<const0>\;
  LOCKSTEP_Master_Out(1402) <= \<const0>\;
  LOCKSTEP_Master_Out(1403) <= \<const0>\;
  LOCKSTEP_Master_Out(1404) <= \<const0>\;
  LOCKSTEP_Master_Out(1405) <= \<const0>\;
  LOCKSTEP_Master_Out(1406) <= \<const0>\;
  LOCKSTEP_Master_Out(1407) <= \<const0>\;
  LOCKSTEP_Master_Out(1408) <= \<const0>\;
  LOCKSTEP_Master_Out(1409) <= \<const0>\;
  LOCKSTEP_Master_Out(1410) <= \<const0>\;
  LOCKSTEP_Master_Out(1411) <= \<const0>\;
  LOCKSTEP_Master_Out(1412) <= \<const0>\;
  LOCKSTEP_Master_Out(1413) <= \<const0>\;
  LOCKSTEP_Master_Out(1414) <= \<const0>\;
  LOCKSTEP_Master_Out(1415) <= \<const0>\;
  LOCKSTEP_Master_Out(1416) <= \<const0>\;
  LOCKSTEP_Master_Out(1417) <= \<const0>\;
  LOCKSTEP_Master_Out(1418) <= \<const0>\;
  LOCKSTEP_Master_Out(1419) <= \<const0>\;
  LOCKSTEP_Master_Out(1420) <= \<const0>\;
  LOCKSTEP_Master_Out(1421) <= \<const0>\;
  LOCKSTEP_Master_Out(1422) <= \<const0>\;
  LOCKSTEP_Master_Out(1423) <= \<const0>\;
  LOCKSTEP_Master_Out(1424) <= \<const0>\;
  LOCKSTEP_Master_Out(1425) <= \<const0>\;
  LOCKSTEP_Master_Out(1426) <= \<const0>\;
  LOCKSTEP_Master_Out(1427) <= \<const0>\;
  LOCKSTEP_Master_Out(1428) <= \<const0>\;
  LOCKSTEP_Master_Out(1429) <= \<const0>\;
  LOCKSTEP_Master_Out(1430) <= \<const0>\;
  LOCKSTEP_Master_Out(1431) <= \<const0>\;
  LOCKSTEP_Master_Out(1432) <= \<const0>\;
  LOCKSTEP_Master_Out(1433) <= \<const0>\;
  LOCKSTEP_Master_Out(1434) <= \<const0>\;
  LOCKSTEP_Master_Out(1435) <= \<const0>\;
  LOCKSTEP_Master_Out(1436) <= \<const0>\;
  LOCKSTEP_Master_Out(1437) <= \<const0>\;
  LOCKSTEP_Master_Out(1438) <= \<const0>\;
  LOCKSTEP_Master_Out(1439) <= \<const0>\;
  LOCKSTEP_Master_Out(1440) <= \<const0>\;
  LOCKSTEP_Master_Out(1441) <= \<const0>\;
  LOCKSTEP_Master_Out(1442) <= \<const0>\;
  LOCKSTEP_Master_Out(1443) <= \<const0>\;
  LOCKSTEP_Master_Out(1444) <= \<const0>\;
  LOCKSTEP_Master_Out(1445) <= \<const0>\;
  LOCKSTEP_Master_Out(1446) <= \<const0>\;
  LOCKSTEP_Master_Out(1447) <= \<const0>\;
  LOCKSTEP_Master_Out(1448) <= \<const0>\;
  LOCKSTEP_Master_Out(1449) <= \<const0>\;
  LOCKSTEP_Master_Out(1450) <= \<const0>\;
  LOCKSTEP_Master_Out(1451) <= \<const0>\;
  LOCKSTEP_Master_Out(1452) <= \<const0>\;
  LOCKSTEP_Master_Out(1453) <= \<const0>\;
  LOCKSTEP_Master_Out(1454) <= \<const0>\;
  LOCKSTEP_Master_Out(1455) <= \<const0>\;
  LOCKSTEP_Master_Out(1456) <= \<const0>\;
  LOCKSTEP_Master_Out(1457) <= \<const0>\;
  LOCKSTEP_Master_Out(1458) <= \<const0>\;
  LOCKSTEP_Master_Out(1459) <= \<const0>\;
  LOCKSTEP_Master_Out(1460) <= \<const0>\;
  LOCKSTEP_Master_Out(1461) <= \<const0>\;
  LOCKSTEP_Master_Out(1462) <= \<const0>\;
  LOCKSTEP_Master_Out(1463) <= \<const0>\;
  LOCKSTEP_Master_Out(1464) <= \<const0>\;
  LOCKSTEP_Master_Out(1465) <= \<const0>\;
  LOCKSTEP_Master_Out(1466) <= \<const0>\;
  LOCKSTEP_Master_Out(1467) <= \<const0>\;
  LOCKSTEP_Master_Out(1468) <= \<const0>\;
  LOCKSTEP_Master_Out(1469) <= \<const0>\;
  LOCKSTEP_Master_Out(1470) <= \<const0>\;
  LOCKSTEP_Master_Out(1471) <= \<const0>\;
  LOCKSTEP_Master_Out(1472) <= \<const0>\;
  LOCKSTEP_Master_Out(1473) <= \<const0>\;
  LOCKSTEP_Master_Out(1474) <= \<const0>\;
  LOCKSTEP_Master_Out(1475) <= \<const0>\;
  LOCKSTEP_Master_Out(1476) <= \<const0>\;
  LOCKSTEP_Master_Out(1477) <= \<const0>\;
  LOCKSTEP_Master_Out(1478) <= \<const0>\;
  LOCKSTEP_Master_Out(1479) <= \<const0>\;
  LOCKSTEP_Master_Out(1480) <= \<const0>\;
  LOCKSTEP_Master_Out(1481) <= \<const0>\;
  LOCKSTEP_Master_Out(1482) <= \<const0>\;
  LOCKSTEP_Master_Out(1483) <= \<const0>\;
  LOCKSTEP_Master_Out(1484) <= \<const0>\;
  LOCKSTEP_Master_Out(1485) <= \<const0>\;
  LOCKSTEP_Master_Out(1486) <= \<const0>\;
  LOCKSTEP_Master_Out(1487) <= \<const0>\;
  LOCKSTEP_Master_Out(1488) <= \<const0>\;
  LOCKSTEP_Master_Out(1489) <= \<const0>\;
  LOCKSTEP_Master_Out(1490) <= \<const0>\;
  LOCKSTEP_Master_Out(1491) <= \<const0>\;
  LOCKSTEP_Master_Out(1492) <= \<const0>\;
  LOCKSTEP_Master_Out(1493) <= \<const0>\;
  LOCKSTEP_Master_Out(1494) <= \<const0>\;
  LOCKSTEP_Master_Out(1495) <= \<const0>\;
  LOCKSTEP_Master_Out(1496) <= \<const0>\;
  LOCKSTEP_Master_Out(1497) <= \<const0>\;
  LOCKSTEP_Master_Out(1498) <= \<const0>\;
  LOCKSTEP_Master_Out(1499) <= \<const0>\;
  LOCKSTEP_Master_Out(1500) <= \<const0>\;
  LOCKSTEP_Master_Out(1501) <= \<const0>\;
  LOCKSTEP_Master_Out(1502) <= \<const0>\;
  LOCKSTEP_Master_Out(1503) <= \<const0>\;
  LOCKSTEP_Master_Out(1504) <= \<const0>\;
  LOCKSTEP_Master_Out(1505) <= \<const0>\;
  LOCKSTEP_Master_Out(1506) <= \<const0>\;
  LOCKSTEP_Master_Out(1507) <= \<const0>\;
  LOCKSTEP_Master_Out(1508) <= \<const0>\;
  LOCKSTEP_Master_Out(1509) <= \<const0>\;
  LOCKSTEP_Master_Out(1510) <= \<const0>\;
  LOCKSTEP_Master_Out(1511) <= \<const0>\;
  LOCKSTEP_Master_Out(1512) <= \<const0>\;
  LOCKSTEP_Master_Out(1513) <= \<const0>\;
  LOCKSTEP_Master_Out(1514) <= \<const0>\;
  LOCKSTEP_Master_Out(1515) <= \<const0>\;
  LOCKSTEP_Master_Out(1516) <= \<const0>\;
  LOCKSTEP_Master_Out(1517) <= \<const0>\;
  LOCKSTEP_Master_Out(1518) <= \<const0>\;
  LOCKSTEP_Master_Out(1519) <= \<const0>\;
  LOCKSTEP_Master_Out(1520) <= \<const0>\;
  LOCKSTEP_Master_Out(1521) <= \<const0>\;
  LOCKSTEP_Master_Out(1522) <= \<const0>\;
  LOCKSTEP_Master_Out(1523) <= \<const0>\;
  LOCKSTEP_Master_Out(1524) <= \<const0>\;
  LOCKSTEP_Master_Out(1525) <= \<const0>\;
  LOCKSTEP_Master_Out(1526) <= \<const0>\;
  LOCKSTEP_Master_Out(1527) <= \<const0>\;
  LOCKSTEP_Master_Out(1528) <= \<const0>\;
  LOCKSTEP_Master_Out(1529) <= \<const0>\;
  LOCKSTEP_Master_Out(1530) <= \<const0>\;
  LOCKSTEP_Master_Out(1531) <= \<const0>\;
  LOCKSTEP_Master_Out(1532) <= \<const0>\;
  LOCKSTEP_Master_Out(1533) <= \<const0>\;
  LOCKSTEP_Master_Out(1534) <= \<const0>\;
  LOCKSTEP_Master_Out(1535) <= \<const0>\;
  LOCKSTEP_Master_Out(1536) <= \<const0>\;
  LOCKSTEP_Master_Out(1537) <= \<const0>\;
  LOCKSTEP_Master_Out(1538) <= \<const0>\;
  LOCKSTEP_Master_Out(1539) <= \<const0>\;
  LOCKSTEP_Master_Out(1540) <= \<const0>\;
  LOCKSTEP_Master_Out(1541) <= \<const0>\;
  LOCKSTEP_Master_Out(1542) <= \<const0>\;
  LOCKSTEP_Master_Out(1543) <= \<const0>\;
  LOCKSTEP_Master_Out(1544) <= \<const0>\;
  LOCKSTEP_Master_Out(1545) <= \<const0>\;
  LOCKSTEP_Master_Out(1546) <= \<const0>\;
  LOCKSTEP_Master_Out(1547) <= \<const0>\;
  LOCKSTEP_Master_Out(1548) <= \<const0>\;
  LOCKSTEP_Master_Out(1549) <= \<const0>\;
  LOCKSTEP_Master_Out(1550) <= \<const0>\;
  LOCKSTEP_Master_Out(1551) <= \<const0>\;
  LOCKSTEP_Master_Out(1552) <= \<const0>\;
  LOCKSTEP_Master_Out(1553) <= \<const0>\;
  LOCKSTEP_Master_Out(1554) <= \<const0>\;
  LOCKSTEP_Master_Out(1555) <= \<const0>\;
  LOCKSTEP_Master_Out(1556) <= \<const0>\;
  LOCKSTEP_Master_Out(1557) <= \<const0>\;
  LOCKSTEP_Master_Out(1558) <= \<const0>\;
  LOCKSTEP_Master_Out(1559) <= \<const0>\;
  LOCKSTEP_Master_Out(1560) <= \<const0>\;
  LOCKSTEP_Master_Out(1561) <= \<const0>\;
  LOCKSTEP_Master_Out(1562) <= \<const0>\;
  LOCKSTEP_Master_Out(1563) <= \<const0>\;
  LOCKSTEP_Master_Out(1564) <= \<const0>\;
  LOCKSTEP_Master_Out(1565) <= \<const0>\;
  LOCKSTEP_Master_Out(1566) <= \<const0>\;
  LOCKSTEP_Master_Out(1567) <= \<const0>\;
  LOCKSTEP_Master_Out(1568) <= \<const0>\;
  LOCKSTEP_Master_Out(1569) <= \<const0>\;
  LOCKSTEP_Master_Out(1570) <= \<const0>\;
  LOCKSTEP_Master_Out(1571) <= \<const0>\;
  LOCKSTEP_Master_Out(1572) <= \<const0>\;
  LOCKSTEP_Master_Out(1573) <= \<const0>\;
  LOCKSTEP_Master_Out(1574) <= \<const0>\;
  LOCKSTEP_Master_Out(1575) <= \<const0>\;
  LOCKSTEP_Master_Out(1576) <= \<const0>\;
  LOCKSTEP_Master_Out(1577) <= \<const0>\;
  LOCKSTEP_Master_Out(1578) <= \<const0>\;
  LOCKSTEP_Master_Out(1579) <= \<const0>\;
  LOCKSTEP_Master_Out(1580) <= \<const0>\;
  LOCKSTEP_Master_Out(1581) <= \<const0>\;
  LOCKSTEP_Master_Out(1582) <= \<const0>\;
  LOCKSTEP_Master_Out(1583) <= \<const0>\;
  LOCKSTEP_Master_Out(1584) <= \<const0>\;
  LOCKSTEP_Master_Out(1585) <= \<const0>\;
  LOCKSTEP_Master_Out(1586) <= \<const0>\;
  LOCKSTEP_Master_Out(1587) <= \<const0>\;
  LOCKSTEP_Master_Out(1588) <= \<const0>\;
  LOCKSTEP_Master_Out(1589) <= \<const0>\;
  LOCKSTEP_Master_Out(1590) <= \<const0>\;
  LOCKSTEP_Master_Out(1591) <= \<const0>\;
  LOCKSTEP_Master_Out(1592) <= \<const0>\;
  LOCKSTEP_Master_Out(1593) <= \<const0>\;
  LOCKSTEP_Master_Out(1594) <= \<const0>\;
  LOCKSTEP_Master_Out(1595) <= \<const0>\;
  LOCKSTEP_Master_Out(1596) <= \<const0>\;
  LOCKSTEP_Master_Out(1597) <= \<const0>\;
  LOCKSTEP_Master_Out(1598) <= \<const0>\;
  LOCKSTEP_Master_Out(1599) <= \<const0>\;
  LOCKSTEP_Master_Out(1600) <= \<const0>\;
  LOCKSTEP_Master_Out(1601) <= \<const0>\;
  LOCKSTEP_Master_Out(1602) <= \<const0>\;
  LOCKSTEP_Master_Out(1603) <= \<const0>\;
  LOCKSTEP_Master_Out(1604) <= \<const0>\;
  LOCKSTEP_Master_Out(1605) <= \<const0>\;
  LOCKSTEP_Master_Out(1606) <= \<const0>\;
  LOCKSTEP_Master_Out(1607) <= \<const0>\;
  LOCKSTEP_Master_Out(1608) <= \<const0>\;
  LOCKSTEP_Master_Out(1609) <= \<const0>\;
  LOCKSTEP_Master_Out(1610) <= \<const0>\;
  LOCKSTEP_Master_Out(1611) <= \<const0>\;
  LOCKSTEP_Master_Out(1612) <= \<const0>\;
  LOCKSTEP_Master_Out(1613) <= \<const0>\;
  LOCKSTEP_Master_Out(1614) <= \<const0>\;
  LOCKSTEP_Master_Out(1615) <= \<const0>\;
  LOCKSTEP_Master_Out(1616) <= \<const0>\;
  LOCKSTEP_Master_Out(1617) <= \<const0>\;
  LOCKSTEP_Master_Out(1618) <= \<const0>\;
  LOCKSTEP_Master_Out(1619) <= \<const0>\;
  LOCKSTEP_Master_Out(1620) <= \<const0>\;
  LOCKSTEP_Master_Out(1621) <= \<const0>\;
  LOCKSTEP_Master_Out(1622) <= \<const0>\;
  LOCKSTEP_Master_Out(1623) <= \<const0>\;
  LOCKSTEP_Master_Out(1624) <= \<const0>\;
  LOCKSTEP_Master_Out(1625) <= \<const0>\;
  LOCKSTEP_Master_Out(1626) <= \<const0>\;
  LOCKSTEP_Master_Out(1627) <= \<const0>\;
  LOCKSTEP_Master_Out(1628) <= \<const0>\;
  LOCKSTEP_Master_Out(1629) <= \<const0>\;
  LOCKSTEP_Master_Out(1630) <= \<const0>\;
  LOCKSTEP_Master_Out(1631) <= \<const0>\;
  LOCKSTEP_Master_Out(1632) <= \<const0>\;
  LOCKSTEP_Master_Out(1633) <= \<const0>\;
  LOCKSTEP_Master_Out(1634) <= \<const0>\;
  LOCKSTEP_Master_Out(1635) <= \<const0>\;
  LOCKSTEP_Master_Out(1636) <= \<const0>\;
  LOCKSTEP_Master_Out(1637) <= \<const0>\;
  LOCKSTEP_Master_Out(1638) <= \<const0>\;
  LOCKSTEP_Master_Out(1639) <= \<const0>\;
  LOCKSTEP_Master_Out(1640) <= \<const0>\;
  LOCKSTEP_Master_Out(1641) <= \<const0>\;
  LOCKSTEP_Master_Out(1642) <= \<const0>\;
  LOCKSTEP_Master_Out(1643) <= \<const0>\;
  LOCKSTEP_Master_Out(1644) <= \<const0>\;
  LOCKSTEP_Master_Out(1645) <= \<const0>\;
  LOCKSTEP_Master_Out(1646) <= \<const0>\;
  LOCKSTEP_Master_Out(1647) <= \<const0>\;
  LOCKSTEP_Master_Out(1648) <= \<const0>\;
  LOCKSTEP_Master_Out(1649) <= \<const0>\;
  LOCKSTEP_Master_Out(1650) <= \<const0>\;
  LOCKSTEP_Master_Out(1651) <= \<const0>\;
  LOCKSTEP_Master_Out(1652) <= \<const0>\;
  LOCKSTEP_Master_Out(1653) <= \<const0>\;
  LOCKSTEP_Master_Out(1654) <= \<const0>\;
  LOCKSTEP_Master_Out(1655) <= \<const0>\;
  LOCKSTEP_Master_Out(1656) <= \<const0>\;
  LOCKSTEP_Master_Out(1657) <= \<const0>\;
  LOCKSTEP_Master_Out(1658) <= \<const0>\;
  LOCKSTEP_Master_Out(1659) <= \<const0>\;
  LOCKSTEP_Master_Out(1660) <= \<const0>\;
  LOCKSTEP_Master_Out(1661) <= \<const0>\;
  LOCKSTEP_Master_Out(1662) <= \<const0>\;
  LOCKSTEP_Master_Out(1663) <= \<const0>\;
  LOCKSTEP_Master_Out(1664) <= \<const0>\;
  LOCKSTEP_Master_Out(1665) <= \<const0>\;
  LOCKSTEP_Master_Out(1666) <= \<const0>\;
  LOCKSTEP_Master_Out(1667) <= \<const0>\;
  LOCKSTEP_Master_Out(1668) <= \<const0>\;
  LOCKSTEP_Master_Out(1669) <= \<const0>\;
  LOCKSTEP_Master_Out(1670) <= \<const0>\;
  LOCKSTEP_Master_Out(1671) <= \<const0>\;
  LOCKSTEP_Master_Out(1672) <= \<const0>\;
  LOCKSTEP_Master_Out(1673) <= \<const0>\;
  LOCKSTEP_Master_Out(1674) <= \<const0>\;
  LOCKSTEP_Master_Out(1675) <= \<const0>\;
  LOCKSTEP_Master_Out(1676) <= \<const0>\;
  LOCKSTEP_Master_Out(1677) <= \<const0>\;
  LOCKSTEP_Master_Out(1678) <= \<const0>\;
  LOCKSTEP_Master_Out(1679) <= \<const0>\;
  LOCKSTEP_Master_Out(1680) <= \<const0>\;
  LOCKSTEP_Master_Out(1681) <= \<const0>\;
  LOCKSTEP_Master_Out(1682) <= \<const0>\;
  LOCKSTEP_Master_Out(1683) <= \<const0>\;
  LOCKSTEP_Master_Out(1684) <= \<const0>\;
  LOCKSTEP_Master_Out(1685) <= \<const0>\;
  LOCKSTEP_Master_Out(1686) <= \<const0>\;
  LOCKSTEP_Master_Out(1687) <= \<const0>\;
  LOCKSTEP_Master_Out(1688) <= \<const0>\;
  LOCKSTEP_Master_Out(1689) <= \<const0>\;
  LOCKSTEP_Master_Out(1690) <= \<const0>\;
  LOCKSTEP_Master_Out(1691) <= \<const0>\;
  LOCKSTEP_Master_Out(1692) <= \<const0>\;
  LOCKSTEP_Master_Out(1693) <= \<const0>\;
  LOCKSTEP_Master_Out(1694) <= \<const0>\;
  LOCKSTEP_Master_Out(1695) <= \<const0>\;
  LOCKSTEP_Master_Out(1696) <= \<const0>\;
  LOCKSTEP_Master_Out(1697) <= \<const0>\;
  LOCKSTEP_Master_Out(1698) <= \<const0>\;
  LOCKSTEP_Master_Out(1699) <= \<const0>\;
  LOCKSTEP_Master_Out(1700) <= \<const0>\;
  LOCKSTEP_Master_Out(1701) <= \<const0>\;
  LOCKSTEP_Master_Out(1702) <= \<const0>\;
  LOCKSTEP_Master_Out(1703) <= \<const0>\;
  LOCKSTEP_Master_Out(1704) <= \<const0>\;
  LOCKSTEP_Master_Out(1705) <= \<const0>\;
  LOCKSTEP_Master_Out(1706) <= \<const0>\;
  LOCKSTEP_Master_Out(1707) <= \<const0>\;
  LOCKSTEP_Master_Out(1708) <= \<const0>\;
  LOCKSTEP_Master_Out(1709) <= \<const0>\;
  LOCKSTEP_Master_Out(1710) <= \<const0>\;
  LOCKSTEP_Master_Out(1711) <= \<const0>\;
  LOCKSTEP_Master_Out(1712) <= \<const0>\;
  LOCKSTEP_Master_Out(1713) <= \<const0>\;
  LOCKSTEP_Master_Out(1714) <= \<const0>\;
  LOCKSTEP_Master_Out(1715) <= \<const0>\;
  LOCKSTEP_Master_Out(1716) <= \<const0>\;
  LOCKSTEP_Master_Out(1717) <= \<const0>\;
  LOCKSTEP_Master_Out(1718) <= \<const0>\;
  LOCKSTEP_Master_Out(1719) <= \<const0>\;
  LOCKSTEP_Master_Out(1720) <= \<const0>\;
  LOCKSTEP_Master_Out(1721) <= \<const0>\;
  LOCKSTEP_Master_Out(1722) <= \<const0>\;
  LOCKSTEP_Master_Out(1723) <= \<const0>\;
  LOCKSTEP_Master_Out(1724) <= \<const0>\;
  LOCKSTEP_Master_Out(1725) <= \<const0>\;
  LOCKSTEP_Master_Out(1726) <= \<const0>\;
  LOCKSTEP_Master_Out(1727) <= \<const0>\;
  LOCKSTEP_Master_Out(1728) <= \<const0>\;
  LOCKSTEP_Master_Out(1729) <= \<const0>\;
  LOCKSTEP_Master_Out(1730) <= \<const0>\;
  LOCKSTEP_Master_Out(1731) <= \<const0>\;
  LOCKSTEP_Master_Out(1732) <= \<const0>\;
  LOCKSTEP_Master_Out(1733) <= \<const0>\;
  LOCKSTEP_Master_Out(1734) <= \<const0>\;
  LOCKSTEP_Master_Out(1735) <= \<const0>\;
  LOCKSTEP_Master_Out(1736) <= \<const0>\;
  LOCKSTEP_Master_Out(1737) <= \<const0>\;
  LOCKSTEP_Master_Out(1738) <= \<const0>\;
  LOCKSTEP_Master_Out(1739) <= \<const0>\;
  LOCKSTEP_Master_Out(1740) <= \<const0>\;
  LOCKSTEP_Master_Out(1741) <= \<const0>\;
  LOCKSTEP_Master_Out(1742) <= \<const0>\;
  LOCKSTEP_Master_Out(1743) <= \<const0>\;
  LOCKSTEP_Master_Out(1744) <= \<const0>\;
  LOCKSTEP_Master_Out(1745) <= \<const0>\;
  LOCKSTEP_Master_Out(1746) <= \<const0>\;
  LOCKSTEP_Master_Out(1747) <= \<const0>\;
  LOCKSTEP_Master_Out(1748) <= \<const0>\;
  LOCKSTEP_Master_Out(1749) <= \<const0>\;
  LOCKSTEP_Master_Out(1750) <= \<const0>\;
  LOCKSTEP_Master_Out(1751) <= \<const0>\;
  LOCKSTEP_Master_Out(1752) <= \<const0>\;
  LOCKSTEP_Master_Out(1753) <= \<const0>\;
  LOCKSTEP_Master_Out(1754) <= \<const0>\;
  LOCKSTEP_Master_Out(1755) <= \<const0>\;
  LOCKSTEP_Master_Out(1756) <= \<const0>\;
  LOCKSTEP_Master_Out(1757) <= \<const0>\;
  LOCKSTEP_Master_Out(1758) <= \<const0>\;
  LOCKSTEP_Master_Out(1759) <= \<const0>\;
  LOCKSTEP_Master_Out(1760) <= \<const0>\;
  LOCKSTEP_Master_Out(1761) <= \<const0>\;
  LOCKSTEP_Master_Out(1762) <= \<const0>\;
  LOCKSTEP_Master_Out(1763) <= \<const0>\;
  LOCKSTEP_Master_Out(1764) <= \<const0>\;
  LOCKSTEP_Master_Out(1765) <= \<const0>\;
  LOCKSTEP_Master_Out(1766) <= \<const0>\;
  LOCKSTEP_Master_Out(1767) <= \<const0>\;
  LOCKSTEP_Master_Out(1768) <= \<const0>\;
  LOCKSTEP_Master_Out(1769) <= \<const0>\;
  LOCKSTEP_Master_Out(1770) <= \<const0>\;
  LOCKSTEP_Master_Out(1771) <= \<const0>\;
  LOCKSTEP_Master_Out(1772) <= \<const0>\;
  LOCKSTEP_Master_Out(1773) <= \<const0>\;
  LOCKSTEP_Master_Out(1774) <= \<const0>\;
  LOCKSTEP_Master_Out(1775) <= \<const0>\;
  LOCKSTEP_Master_Out(1776) <= \<const0>\;
  LOCKSTEP_Master_Out(1777) <= \<const0>\;
  LOCKSTEP_Master_Out(1778) <= \<const0>\;
  LOCKSTEP_Master_Out(1779) <= \<const0>\;
  LOCKSTEP_Master_Out(1780) <= \<const0>\;
  LOCKSTEP_Master_Out(1781) <= \<const0>\;
  LOCKSTEP_Master_Out(1782) <= \<const0>\;
  LOCKSTEP_Master_Out(1783) <= \<const0>\;
  LOCKSTEP_Master_Out(1784) <= \<const0>\;
  LOCKSTEP_Master_Out(1785) <= \<const0>\;
  LOCKSTEP_Master_Out(1786) <= \<const0>\;
  LOCKSTEP_Master_Out(1787) <= \<const0>\;
  LOCKSTEP_Master_Out(1788) <= \<const0>\;
  LOCKSTEP_Master_Out(1789) <= \<const0>\;
  LOCKSTEP_Master_Out(1790) <= \<const0>\;
  LOCKSTEP_Master_Out(1791) <= \<const0>\;
  LOCKSTEP_Master_Out(1792) <= \<const0>\;
  LOCKSTEP_Master_Out(1793) <= \<const0>\;
  LOCKSTEP_Master_Out(1794) <= \<const0>\;
  LOCKSTEP_Master_Out(1795) <= \<const0>\;
  LOCKSTEP_Master_Out(1796) <= \<const0>\;
  LOCKSTEP_Master_Out(1797) <= \<const0>\;
  LOCKSTEP_Master_Out(1798) <= \<const0>\;
  LOCKSTEP_Master_Out(1799) <= \<const0>\;
  LOCKSTEP_Master_Out(1800) <= \<const0>\;
  LOCKSTEP_Master_Out(1801) <= \<const0>\;
  LOCKSTEP_Master_Out(1802) <= \<const0>\;
  LOCKSTEP_Master_Out(1803) <= \<const0>\;
  LOCKSTEP_Master_Out(1804) <= \<const0>\;
  LOCKSTEP_Master_Out(1805) <= \<const0>\;
  LOCKSTEP_Master_Out(1806) <= \<const0>\;
  LOCKSTEP_Master_Out(1807) <= \<const0>\;
  LOCKSTEP_Master_Out(1808) <= \<const0>\;
  LOCKSTEP_Master_Out(1809) <= \<const0>\;
  LOCKSTEP_Master_Out(1810) <= \<const0>\;
  LOCKSTEP_Master_Out(1811) <= \<const0>\;
  LOCKSTEP_Master_Out(1812) <= \<const0>\;
  LOCKSTEP_Master_Out(1813) <= \<const0>\;
  LOCKSTEP_Master_Out(1814) <= \<const0>\;
  LOCKSTEP_Master_Out(1815) <= \<const0>\;
  LOCKSTEP_Master_Out(1816) <= \<const0>\;
  LOCKSTEP_Master_Out(1817) <= \<const0>\;
  LOCKSTEP_Master_Out(1818) <= \<const0>\;
  LOCKSTEP_Master_Out(1819) <= \<const0>\;
  LOCKSTEP_Master_Out(1820) <= \<const0>\;
  LOCKSTEP_Master_Out(1821) <= \<const0>\;
  LOCKSTEP_Master_Out(1822) <= \<const0>\;
  LOCKSTEP_Master_Out(1823) <= \<const0>\;
  LOCKSTEP_Master_Out(1824) <= \<const0>\;
  LOCKSTEP_Master_Out(1825) <= \<const0>\;
  LOCKSTEP_Master_Out(1826) <= \<const0>\;
  LOCKSTEP_Master_Out(1827) <= \<const0>\;
  LOCKSTEP_Master_Out(1828) <= \<const0>\;
  LOCKSTEP_Master_Out(1829) <= \<const0>\;
  LOCKSTEP_Master_Out(1830) <= \<const0>\;
  LOCKSTEP_Master_Out(1831) <= \<const0>\;
  LOCKSTEP_Master_Out(1832) <= \<const0>\;
  LOCKSTEP_Master_Out(1833) <= \<const0>\;
  LOCKSTEP_Master_Out(1834) <= \<const0>\;
  LOCKSTEP_Master_Out(1835) <= \<const0>\;
  LOCKSTEP_Master_Out(1836) <= \<const0>\;
  LOCKSTEP_Master_Out(1837) <= \<const0>\;
  LOCKSTEP_Master_Out(1838) <= \<const0>\;
  LOCKSTEP_Master_Out(1839) <= \<const0>\;
  LOCKSTEP_Master_Out(1840) <= \<const0>\;
  LOCKSTEP_Master_Out(1841) <= \<const0>\;
  LOCKSTEP_Master_Out(1842) <= \<const0>\;
  LOCKSTEP_Master_Out(1843) <= \<const0>\;
  LOCKSTEP_Master_Out(1844) <= \<const0>\;
  LOCKSTEP_Master_Out(1845) <= \<const0>\;
  LOCKSTEP_Master_Out(1846) <= \<const0>\;
  LOCKSTEP_Master_Out(1847) <= \<const0>\;
  LOCKSTEP_Master_Out(1848) <= \<const0>\;
  LOCKSTEP_Master_Out(1849) <= \<const0>\;
  LOCKSTEP_Master_Out(1850) <= \<const0>\;
  LOCKSTEP_Master_Out(1851) <= \<const0>\;
  LOCKSTEP_Master_Out(1852) <= \<const0>\;
  LOCKSTEP_Master_Out(1853) <= \<const0>\;
  LOCKSTEP_Master_Out(1854) <= \<const0>\;
  LOCKSTEP_Master_Out(1855) <= \<const0>\;
  LOCKSTEP_Master_Out(1856) <= \<const0>\;
  LOCKSTEP_Master_Out(1857) <= \<const0>\;
  LOCKSTEP_Master_Out(1858) <= \<const0>\;
  LOCKSTEP_Master_Out(1859) <= \<const0>\;
  LOCKSTEP_Master_Out(1860) <= \<const0>\;
  LOCKSTEP_Master_Out(1861) <= \<const0>\;
  LOCKSTEP_Master_Out(1862) <= \<const0>\;
  LOCKSTEP_Master_Out(1863) <= \<const0>\;
  LOCKSTEP_Master_Out(1864) <= \<const0>\;
  LOCKSTEP_Master_Out(1865) <= \<const0>\;
  LOCKSTEP_Master_Out(1866) <= \<const0>\;
  LOCKSTEP_Master_Out(1867) <= \<const0>\;
  LOCKSTEP_Master_Out(1868) <= \<const0>\;
  LOCKSTEP_Master_Out(1869) <= \<const0>\;
  LOCKSTEP_Master_Out(1870) <= \<const0>\;
  LOCKSTEP_Master_Out(1871) <= \<const0>\;
  LOCKSTEP_Master_Out(1872) <= \<const0>\;
  LOCKSTEP_Master_Out(1873) <= \<const0>\;
  LOCKSTEP_Master_Out(1874) <= \<const0>\;
  LOCKSTEP_Master_Out(1875) <= \<const0>\;
  LOCKSTEP_Master_Out(1876) <= \<const0>\;
  LOCKSTEP_Master_Out(1877) <= \<const0>\;
  LOCKSTEP_Master_Out(1878) <= \<const0>\;
  LOCKSTEP_Master_Out(1879) <= \<const0>\;
  LOCKSTEP_Master_Out(1880) <= \<const0>\;
  LOCKSTEP_Master_Out(1881) <= \<const0>\;
  LOCKSTEP_Master_Out(1882) <= \<const0>\;
  LOCKSTEP_Master_Out(1883) <= \<const0>\;
  LOCKSTEP_Master_Out(1884) <= \<const0>\;
  LOCKSTEP_Master_Out(1885) <= \<const0>\;
  LOCKSTEP_Master_Out(1886) <= \<const0>\;
  LOCKSTEP_Master_Out(1887) <= \<const0>\;
  LOCKSTEP_Master_Out(1888) <= \<const0>\;
  LOCKSTEP_Master_Out(1889) <= \<const0>\;
  LOCKSTEP_Master_Out(1890) <= \<const0>\;
  LOCKSTEP_Master_Out(1891) <= \<const0>\;
  LOCKSTEP_Master_Out(1892) <= \<const0>\;
  LOCKSTEP_Master_Out(1893) <= \<const0>\;
  LOCKSTEP_Master_Out(1894) <= \<const0>\;
  LOCKSTEP_Master_Out(1895) <= \<const0>\;
  LOCKSTEP_Master_Out(1896) <= \<const0>\;
  LOCKSTEP_Master_Out(1897) <= \<const0>\;
  LOCKSTEP_Master_Out(1898) <= \<const0>\;
  LOCKSTEP_Master_Out(1899) <= \<const0>\;
  LOCKSTEP_Master_Out(1900) <= \<const0>\;
  LOCKSTEP_Master_Out(1901) <= \<const0>\;
  LOCKSTEP_Master_Out(1902) <= \<const0>\;
  LOCKSTEP_Master_Out(1903) <= \<const0>\;
  LOCKSTEP_Master_Out(1904) <= \<const0>\;
  LOCKSTEP_Master_Out(1905) <= \<const0>\;
  LOCKSTEP_Master_Out(1906) <= \<const0>\;
  LOCKSTEP_Master_Out(1907) <= \<const0>\;
  LOCKSTEP_Master_Out(1908) <= \<const0>\;
  LOCKSTEP_Master_Out(1909) <= \<const0>\;
  LOCKSTEP_Master_Out(1910) <= \<const0>\;
  LOCKSTEP_Master_Out(1911) <= \<const0>\;
  LOCKSTEP_Master_Out(1912) <= \<const0>\;
  LOCKSTEP_Master_Out(1913) <= \<const0>\;
  LOCKSTEP_Master_Out(1914) <= \<const0>\;
  LOCKSTEP_Master_Out(1915) <= \<const0>\;
  LOCKSTEP_Master_Out(1916) <= \<const0>\;
  LOCKSTEP_Master_Out(1917) <= \<const0>\;
  LOCKSTEP_Master_Out(1918) <= \<const0>\;
  LOCKSTEP_Master_Out(1919) <= \<const0>\;
  LOCKSTEP_Master_Out(1920) <= \<const0>\;
  LOCKSTEP_Master_Out(1921) <= \<const0>\;
  LOCKSTEP_Master_Out(1922) <= \<const0>\;
  LOCKSTEP_Master_Out(1923) <= \<const0>\;
  LOCKSTEP_Master_Out(1924) <= \<const0>\;
  LOCKSTEP_Master_Out(1925) <= \<const0>\;
  LOCKSTEP_Master_Out(1926) <= \<const0>\;
  LOCKSTEP_Master_Out(1927) <= \<const0>\;
  LOCKSTEP_Master_Out(1928) <= \<const0>\;
  LOCKSTEP_Master_Out(1929) <= \<const0>\;
  LOCKSTEP_Master_Out(1930) <= \<const0>\;
  LOCKSTEP_Master_Out(1931) <= \<const0>\;
  LOCKSTEP_Master_Out(1932) <= \<const0>\;
  LOCKSTEP_Master_Out(1933) <= \<const0>\;
  LOCKSTEP_Master_Out(1934) <= \<const0>\;
  LOCKSTEP_Master_Out(1935) <= \<const0>\;
  LOCKSTEP_Master_Out(1936) <= \<const0>\;
  LOCKSTEP_Master_Out(1937) <= \<const0>\;
  LOCKSTEP_Master_Out(1938) <= \<const0>\;
  LOCKSTEP_Master_Out(1939) <= \<const0>\;
  LOCKSTEP_Master_Out(1940) <= \<const0>\;
  LOCKSTEP_Master_Out(1941) <= \<const0>\;
  LOCKSTEP_Master_Out(1942) <= \<const0>\;
  LOCKSTEP_Master_Out(1943) <= \<const0>\;
  LOCKSTEP_Master_Out(1944) <= \<const0>\;
  LOCKSTEP_Master_Out(1945) <= \<const0>\;
  LOCKSTEP_Master_Out(1946) <= \<const0>\;
  LOCKSTEP_Master_Out(1947) <= \<const0>\;
  LOCKSTEP_Master_Out(1948) <= \<const0>\;
  LOCKSTEP_Master_Out(1949) <= \<const0>\;
  LOCKSTEP_Master_Out(1950) <= \<const0>\;
  LOCKSTEP_Master_Out(1951) <= \<const0>\;
  LOCKSTEP_Master_Out(1952) <= \<const0>\;
  LOCKSTEP_Master_Out(1953) <= \<const0>\;
  LOCKSTEP_Master_Out(1954) <= \<const0>\;
  LOCKSTEP_Master_Out(1955) <= \<const0>\;
  LOCKSTEP_Master_Out(1956) <= \<const0>\;
  LOCKSTEP_Master_Out(1957) <= \<const0>\;
  LOCKSTEP_Master_Out(1958) <= \<const0>\;
  LOCKSTEP_Master_Out(1959) <= \<const0>\;
  LOCKSTEP_Master_Out(1960) <= \<const0>\;
  LOCKSTEP_Master_Out(1961) <= \<const0>\;
  LOCKSTEP_Master_Out(1962) <= \<const0>\;
  LOCKSTEP_Master_Out(1963) <= \<const0>\;
  LOCKSTEP_Master_Out(1964) <= \<const0>\;
  LOCKSTEP_Master_Out(1965) <= \<const0>\;
  LOCKSTEP_Master_Out(1966) <= \<const0>\;
  LOCKSTEP_Master_Out(1967) <= \<const0>\;
  LOCKSTEP_Master_Out(1968) <= \<const0>\;
  LOCKSTEP_Master_Out(1969) <= \<const0>\;
  LOCKSTEP_Master_Out(1970) <= \<const0>\;
  LOCKSTEP_Master_Out(1971) <= \<const0>\;
  LOCKSTEP_Master_Out(1972) <= \<const0>\;
  LOCKSTEP_Master_Out(1973) <= \<const0>\;
  LOCKSTEP_Master_Out(1974) <= \<const0>\;
  LOCKSTEP_Master_Out(1975) <= \<const0>\;
  LOCKSTEP_Master_Out(1976) <= \<const0>\;
  LOCKSTEP_Master_Out(1977) <= \<const0>\;
  LOCKSTEP_Master_Out(1978) <= \<const0>\;
  LOCKSTEP_Master_Out(1979) <= \<const0>\;
  LOCKSTEP_Master_Out(1980) <= \<const0>\;
  LOCKSTEP_Master_Out(1981) <= \<const0>\;
  LOCKSTEP_Master_Out(1982) <= \<const0>\;
  LOCKSTEP_Master_Out(1983) <= \<const0>\;
  LOCKSTEP_Master_Out(1984) <= \<const0>\;
  LOCKSTEP_Master_Out(1985) <= \<const0>\;
  LOCKSTEP_Master_Out(1986) <= \<const0>\;
  LOCKSTEP_Master_Out(1987) <= \<const0>\;
  LOCKSTEP_Master_Out(1988) <= \<const0>\;
  LOCKSTEP_Master_Out(1989) <= \<const0>\;
  LOCKSTEP_Master_Out(1990) <= \<const0>\;
  LOCKSTEP_Master_Out(1991) <= \<const0>\;
  LOCKSTEP_Master_Out(1992) <= \<const0>\;
  LOCKSTEP_Master_Out(1993) <= \<const0>\;
  LOCKSTEP_Master_Out(1994) <= \<const0>\;
  LOCKSTEP_Master_Out(1995) <= \<const0>\;
  LOCKSTEP_Master_Out(1996) <= \<const0>\;
  LOCKSTEP_Master_Out(1997) <= \<const0>\;
  LOCKSTEP_Master_Out(1998) <= \<const0>\;
  LOCKSTEP_Master_Out(1999) <= \<const0>\;
  LOCKSTEP_Master_Out(2000) <= \<const0>\;
  LOCKSTEP_Master_Out(2001) <= \<const0>\;
  LOCKSTEP_Master_Out(2002) <= \<const0>\;
  LOCKSTEP_Master_Out(2003) <= \<const0>\;
  LOCKSTEP_Master_Out(2004) <= \<const0>\;
  LOCKSTEP_Master_Out(2005) <= \<const0>\;
  LOCKSTEP_Master_Out(2006) <= \<const0>\;
  LOCKSTEP_Master_Out(2007) <= \<const0>\;
  LOCKSTEP_Master_Out(2008) <= \<const0>\;
  LOCKSTEP_Master_Out(2009) <= \<const0>\;
  LOCKSTEP_Master_Out(2010) <= \<const0>\;
  LOCKSTEP_Master_Out(2011) <= \<const0>\;
  LOCKSTEP_Master_Out(2012) <= \<const0>\;
  LOCKSTEP_Master_Out(2013) <= \<const0>\;
  LOCKSTEP_Master_Out(2014) <= \<const0>\;
  LOCKSTEP_Master_Out(2015) <= \<const0>\;
  LOCKSTEP_Master_Out(2016) <= \<const0>\;
  LOCKSTEP_Master_Out(2017) <= \<const0>\;
  LOCKSTEP_Master_Out(2018) <= \<const0>\;
  LOCKSTEP_Master_Out(2019) <= \<const0>\;
  LOCKSTEP_Master_Out(2020) <= \<const0>\;
  LOCKSTEP_Master_Out(2021) <= \<const0>\;
  LOCKSTEP_Master_Out(2022) <= \<const0>\;
  LOCKSTEP_Master_Out(2023) <= \<const0>\;
  LOCKSTEP_Master_Out(2024) <= \<const0>\;
  LOCKSTEP_Master_Out(2025) <= \<const0>\;
  LOCKSTEP_Master_Out(2026) <= \<const0>\;
  LOCKSTEP_Master_Out(2027) <= \<const0>\;
  LOCKSTEP_Master_Out(2028) <= \<const0>\;
  LOCKSTEP_Master_Out(2029) <= \<const0>\;
  LOCKSTEP_Master_Out(2030) <= \<const0>\;
  LOCKSTEP_Master_Out(2031) <= \<const0>\;
  LOCKSTEP_Master_Out(2032) <= \<const0>\;
  LOCKSTEP_Master_Out(2033) <= \<const0>\;
  LOCKSTEP_Master_Out(2034) <= \<const0>\;
  LOCKSTEP_Master_Out(2035) <= \<const0>\;
  LOCKSTEP_Master_Out(2036) <= \<const0>\;
  LOCKSTEP_Master_Out(2037) <= \<const0>\;
  LOCKSTEP_Master_Out(2038) <= \<const0>\;
  LOCKSTEP_Master_Out(2039) <= \<const0>\;
  LOCKSTEP_Master_Out(2040) <= \<const0>\;
  LOCKSTEP_Master_Out(2041) <= \<const0>\;
  LOCKSTEP_Master_Out(2042) <= \<const0>\;
  LOCKSTEP_Master_Out(2043) <= \<const0>\;
  LOCKSTEP_Master_Out(2044) <= \<const0>\;
  LOCKSTEP_Master_Out(2045) <= \<const0>\;
  LOCKSTEP_Master_Out(2046) <= \<const0>\;
  LOCKSTEP_Master_Out(2047) <= \<const0>\;
  LOCKSTEP_Master_Out(2048) <= \<const0>\;
  LOCKSTEP_Master_Out(2049) <= \<const0>\;
  LOCKSTEP_Master_Out(2050) <= \<const0>\;
  LOCKSTEP_Master_Out(2051) <= \<const0>\;
  LOCKSTEP_Master_Out(2052) <= \<const0>\;
  LOCKSTEP_Master_Out(2053) <= \<const0>\;
  LOCKSTEP_Master_Out(2054) <= \<const0>\;
  LOCKSTEP_Master_Out(2055) <= \<const0>\;
  LOCKSTEP_Master_Out(2056) <= \<const0>\;
  LOCKSTEP_Master_Out(2057) <= \<const0>\;
  LOCKSTEP_Master_Out(2058) <= \<const0>\;
  LOCKSTEP_Master_Out(2059) <= \<const0>\;
  LOCKSTEP_Master_Out(2060) <= \<const0>\;
  LOCKSTEP_Master_Out(2061) <= \<const0>\;
  LOCKSTEP_Master_Out(2062) <= \<const0>\;
  LOCKSTEP_Master_Out(2063) <= \<const0>\;
  LOCKSTEP_Master_Out(2064) <= \<const0>\;
  LOCKSTEP_Master_Out(2065) <= \<const0>\;
  LOCKSTEP_Master_Out(2066) <= \<const0>\;
  LOCKSTEP_Master_Out(2067) <= \<const0>\;
  LOCKSTEP_Master_Out(2068) <= \<const0>\;
  LOCKSTEP_Master_Out(2069) <= \<const0>\;
  LOCKSTEP_Master_Out(2070) <= \<const0>\;
  LOCKSTEP_Master_Out(2071) <= \<const0>\;
  LOCKSTEP_Master_Out(2072) <= \<const0>\;
  LOCKSTEP_Master_Out(2073) <= \<const0>\;
  LOCKSTEP_Master_Out(2074) <= \<const0>\;
  LOCKSTEP_Master_Out(2075) <= \<const0>\;
  LOCKSTEP_Master_Out(2076) <= \<const0>\;
  LOCKSTEP_Master_Out(2077) <= \<const0>\;
  LOCKSTEP_Master_Out(2078) <= \<const0>\;
  LOCKSTEP_Master_Out(2079) <= \<const0>\;
  LOCKSTEP_Master_Out(2080) <= \<const0>\;
  LOCKSTEP_Master_Out(2081) <= \<const0>\;
  LOCKSTEP_Master_Out(2082) <= \<const0>\;
  LOCKSTEP_Master_Out(2083) <= \<const0>\;
  LOCKSTEP_Master_Out(2084) <= \<const0>\;
  LOCKSTEP_Master_Out(2085) <= \<const0>\;
  LOCKSTEP_Master_Out(2086) <= \<const0>\;
  LOCKSTEP_Master_Out(2087) <= \<const0>\;
  LOCKSTEP_Master_Out(2088) <= \<const0>\;
  LOCKSTEP_Master_Out(2089) <= \<const0>\;
  LOCKSTEP_Master_Out(2090) <= \<const0>\;
  LOCKSTEP_Master_Out(2091) <= \<const0>\;
  LOCKSTEP_Master_Out(2092) <= \<const0>\;
  LOCKSTEP_Master_Out(2093) <= \<const0>\;
  LOCKSTEP_Master_Out(2094) <= \<const0>\;
  LOCKSTEP_Master_Out(2095) <= \<const0>\;
  LOCKSTEP_Master_Out(2096) <= \<const0>\;
  LOCKSTEP_Master_Out(2097) <= \<const0>\;
  LOCKSTEP_Master_Out(2098) <= \<const0>\;
  LOCKSTEP_Master_Out(2099) <= \<const0>\;
  LOCKSTEP_Master_Out(2100) <= \<const0>\;
  LOCKSTEP_Master_Out(2101) <= \<const0>\;
  LOCKSTEP_Master_Out(2102) <= \<const0>\;
  LOCKSTEP_Master_Out(2103) <= \<const0>\;
  LOCKSTEP_Master_Out(2104) <= \<const0>\;
  LOCKSTEP_Master_Out(2105) <= \<const0>\;
  LOCKSTEP_Master_Out(2106) <= \<const0>\;
  LOCKSTEP_Master_Out(2107) <= \<const0>\;
  LOCKSTEP_Master_Out(2108) <= \<const0>\;
  LOCKSTEP_Master_Out(2109) <= \<const0>\;
  LOCKSTEP_Master_Out(2110) <= \<const0>\;
  LOCKSTEP_Master_Out(2111) <= \<const0>\;
  LOCKSTEP_Master_Out(2112) <= \<const0>\;
  LOCKSTEP_Master_Out(2113) <= \<const0>\;
  LOCKSTEP_Master_Out(2114) <= \<const0>\;
  LOCKSTEP_Master_Out(2115) <= \<const0>\;
  LOCKSTEP_Master_Out(2116) <= \<const0>\;
  LOCKSTEP_Master_Out(2117) <= \<const0>\;
  LOCKSTEP_Master_Out(2118) <= \<const0>\;
  LOCKSTEP_Master_Out(2119) <= \<const0>\;
  LOCKSTEP_Master_Out(2120) <= \<const0>\;
  LOCKSTEP_Master_Out(2121) <= \<const0>\;
  LOCKSTEP_Master_Out(2122) <= \<const0>\;
  LOCKSTEP_Master_Out(2123) <= \<const0>\;
  LOCKSTEP_Master_Out(2124) <= \<const0>\;
  LOCKSTEP_Master_Out(2125) <= \<const0>\;
  LOCKSTEP_Master_Out(2126) <= \<const0>\;
  LOCKSTEP_Master_Out(2127) <= \<const0>\;
  LOCKSTEP_Master_Out(2128) <= \<const0>\;
  LOCKSTEP_Master_Out(2129) <= \<const0>\;
  LOCKSTEP_Master_Out(2130) <= \<const0>\;
  LOCKSTEP_Master_Out(2131) <= \<const0>\;
  LOCKSTEP_Master_Out(2132) <= \<const0>\;
  LOCKSTEP_Master_Out(2133) <= \<const0>\;
  LOCKSTEP_Master_Out(2134) <= \<const0>\;
  LOCKSTEP_Master_Out(2135) <= \<const0>\;
  LOCKSTEP_Master_Out(2136) <= \<const0>\;
  LOCKSTEP_Master_Out(2137) <= \<const0>\;
  LOCKSTEP_Master_Out(2138) <= \<const0>\;
  LOCKSTEP_Master_Out(2139) <= \<const0>\;
  LOCKSTEP_Master_Out(2140) <= \<const0>\;
  LOCKSTEP_Master_Out(2141) <= \<const0>\;
  LOCKSTEP_Master_Out(2142) <= \<const0>\;
  LOCKSTEP_Master_Out(2143) <= \<const0>\;
  LOCKSTEP_Master_Out(2144) <= \<const0>\;
  LOCKSTEP_Master_Out(2145) <= \<const0>\;
  LOCKSTEP_Master_Out(2146) <= \<const0>\;
  LOCKSTEP_Master_Out(2147) <= \<const0>\;
  LOCKSTEP_Master_Out(2148) <= \<const0>\;
  LOCKSTEP_Master_Out(2149) <= \<const0>\;
  LOCKSTEP_Master_Out(2150) <= \<const0>\;
  LOCKSTEP_Master_Out(2151) <= \<const0>\;
  LOCKSTEP_Master_Out(2152) <= \<const0>\;
  LOCKSTEP_Master_Out(2153) <= \<const0>\;
  LOCKSTEP_Master_Out(2154) <= \<const0>\;
  LOCKSTEP_Master_Out(2155) <= \<const0>\;
  LOCKSTEP_Master_Out(2156) <= \<const0>\;
  LOCKSTEP_Master_Out(2157) <= \<const0>\;
  LOCKSTEP_Master_Out(2158) <= \<const0>\;
  LOCKSTEP_Master_Out(2159) <= \<const0>\;
  LOCKSTEP_Master_Out(2160) <= \<const0>\;
  LOCKSTEP_Master_Out(2161) <= \<const0>\;
  LOCKSTEP_Master_Out(2162) <= \<const0>\;
  LOCKSTEP_Master_Out(2163) <= \<const0>\;
  LOCKSTEP_Master_Out(2164) <= \<const0>\;
  LOCKSTEP_Master_Out(2165) <= \<const0>\;
  LOCKSTEP_Master_Out(2166) <= \<const0>\;
  LOCKSTEP_Master_Out(2167) <= \<const0>\;
  LOCKSTEP_Master_Out(2168) <= \<const0>\;
  LOCKSTEP_Master_Out(2169) <= \<const0>\;
  LOCKSTEP_Master_Out(2170) <= \<const0>\;
  LOCKSTEP_Master_Out(2171) <= \<const0>\;
  LOCKSTEP_Master_Out(2172) <= \<const0>\;
  LOCKSTEP_Master_Out(2173) <= \<const0>\;
  LOCKSTEP_Master_Out(2174) <= \<const0>\;
  LOCKSTEP_Master_Out(2175) <= \<const0>\;
  LOCKSTEP_Master_Out(2176) <= \<const0>\;
  LOCKSTEP_Master_Out(2177) <= \<const0>\;
  LOCKSTEP_Master_Out(2178) <= \<const0>\;
  LOCKSTEP_Master_Out(2179) <= \<const0>\;
  LOCKSTEP_Master_Out(2180) <= \<const0>\;
  LOCKSTEP_Master_Out(2181) <= \<const0>\;
  LOCKSTEP_Master_Out(2182) <= \<const0>\;
  LOCKSTEP_Master_Out(2183) <= \<const0>\;
  LOCKSTEP_Master_Out(2184) <= \<const0>\;
  LOCKSTEP_Master_Out(2185) <= \<const0>\;
  LOCKSTEP_Master_Out(2186) <= \<const0>\;
  LOCKSTEP_Master_Out(2187) <= \<const0>\;
  LOCKSTEP_Master_Out(2188) <= \<const0>\;
  LOCKSTEP_Master_Out(2189) <= \<const0>\;
  LOCKSTEP_Master_Out(2190) <= \<const0>\;
  LOCKSTEP_Master_Out(2191) <= \<const0>\;
  LOCKSTEP_Master_Out(2192) <= \<const0>\;
  LOCKSTEP_Master_Out(2193) <= \<const0>\;
  LOCKSTEP_Master_Out(2194) <= \<const0>\;
  LOCKSTEP_Master_Out(2195) <= \<const0>\;
  LOCKSTEP_Master_Out(2196) <= \<const0>\;
  LOCKSTEP_Master_Out(2197) <= \<const0>\;
  LOCKSTEP_Master_Out(2198) <= \<const0>\;
  LOCKSTEP_Master_Out(2199) <= \<const0>\;
  LOCKSTEP_Master_Out(2200) <= \<const0>\;
  LOCKSTEP_Master_Out(2201) <= \<const0>\;
  LOCKSTEP_Master_Out(2202) <= \<const0>\;
  LOCKSTEP_Master_Out(2203) <= \<const0>\;
  LOCKSTEP_Master_Out(2204) <= \<const0>\;
  LOCKSTEP_Master_Out(2205) <= \<const0>\;
  LOCKSTEP_Master_Out(2206) <= \<const0>\;
  LOCKSTEP_Master_Out(2207) <= \<const0>\;
  LOCKSTEP_Master_Out(2208) <= \<const0>\;
  LOCKSTEP_Master_Out(2209) <= \<const0>\;
  LOCKSTEP_Master_Out(2210) <= \<const0>\;
  LOCKSTEP_Master_Out(2211) <= \<const0>\;
  LOCKSTEP_Master_Out(2212) <= \<const0>\;
  LOCKSTEP_Master_Out(2213) <= \<const0>\;
  LOCKSTEP_Master_Out(2214) <= \<const0>\;
  LOCKSTEP_Master_Out(2215) <= \<const0>\;
  LOCKSTEP_Master_Out(2216) <= \<const0>\;
  LOCKSTEP_Master_Out(2217) <= \<const0>\;
  LOCKSTEP_Master_Out(2218) <= \<const0>\;
  LOCKSTEP_Master_Out(2219) <= \<const0>\;
  LOCKSTEP_Master_Out(2220) <= \<const0>\;
  LOCKSTEP_Master_Out(2221) <= \<const0>\;
  LOCKSTEP_Master_Out(2222) <= \<const0>\;
  LOCKSTEP_Master_Out(2223) <= \<const0>\;
  LOCKSTEP_Master_Out(2224) <= \<const0>\;
  LOCKSTEP_Master_Out(2225) <= \<const0>\;
  LOCKSTEP_Master_Out(2226) <= \<const0>\;
  LOCKSTEP_Master_Out(2227) <= \<const0>\;
  LOCKSTEP_Master_Out(2228) <= \<const0>\;
  LOCKSTEP_Master_Out(2229) <= \<const0>\;
  LOCKSTEP_Master_Out(2230) <= \<const0>\;
  LOCKSTEP_Master_Out(2231) <= \<const0>\;
  LOCKSTEP_Master_Out(2232) <= \<const0>\;
  LOCKSTEP_Master_Out(2233) <= \<const0>\;
  LOCKSTEP_Master_Out(2234) <= \<const0>\;
  LOCKSTEP_Master_Out(2235) <= \<const0>\;
  LOCKSTEP_Master_Out(2236) <= \<const0>\;
  LOCKSTEP_Master_Out(2237) <= \<const0>\;
  LOCKSTEP_Master_Out(2238) <= \<const0>\;
  LOCKSTEP_Master_Out(2239) <= \<const0>\;
  LOCKSTEP_Master_Out(2240) <= \<const0>\;
  LOCKSTEP_Master_Out(2241) <= \<const0>\;
  LOCKSTEP_Master_Out(2242) <= \<const0>\;
  LOCKSTEP_Master_Out(2243) <= \<const0>\;
  LOCKSTEP_Master_Out(2244) <= \<const0>\;
  LOCKSTEP_Master_Out(2245) <= \<const0>\;
  LOCKSTEP_Master_Out(2246) <= \<const0>\;
  LOCKSTEP_Master_Out(2247) <= \<const0>\;
  LOCKSTEP_Master_Out(2248) <= \<const0>\;
  LOCKSTEP_Master_Out(2249) <= \<const0>\;
  LOCKSTEP_Master_Out(2250) <= \<const0>\;
  LOCKSTEP_Master_Out(2251) <= \<const0>\;
  LOCKSTEP_Master_Out(2252) <= \<const0>\;
  LOCKSTEP_Master_Out(2253) <= \<const0>\;
  LOCKSTEP_Master_Out(2254) <= \<const0>\;
  LOCKSTEP_Master_Out(2255) <= \<const0>\;
  LOCKSTEP_Master_Out(2256) <= \<const0>\;
  LOCKSTEP_Master_Out(2257) <= \<const0>\;
  LOCKSTEP_Master_Out(2258) <= \<const0>\;
  LOCKSTEP_Master_Out(2259) <= \<const0>\;
  LOCKSTEP_Master_Out(2260) <= \<const0>\;
  LOCKSTEP_Master_Out(2261) <= \<const0>\;
  LOCKSTEP_Master_Out(2262) <= \<const0>\;
  LOCKSTEP_Master_Out(2263) <= \<const0>\;
  LOCKSTEP_Master_Out(2264) <= \<const0>\;
  LOCKSTEP_Master_Out(2265) <= \<const0>\;
  LOCKSTEP_Master_Out(2266) <= \<const0>\;
  LOCKSTEP_Master_Out(2267) <= \<const0>\;
  LOCKSTEP_Master_Out(2268) <= \<const0>\;
  LOCKSTEP_Master_Out(2269) <= \<const0>\;
  LOCKSTEP_Master_Out(2270) <= \<const0>\;
  LOCKSTEP_Master_Out(2271) <= \<const0>\;
  LOCKSTEP_Master_Out(2272) <= \<const0>\;
  LOCKSTEP_Master_Out(2273) <= \<const0>\;
  LOCKSTEP_Master_Out(2274) <= \<const0>\;
  LOCKSTEP_Master_Out(2275) <= \<const0>\;
  LOCKSTEP_Master_Out(2276) <= \<const0>\;
  LOCKSTEP_Master_Out(2277) <= \<const0>\;
  LOCKSTEP_Master_Out(2278) <= \<const0>\;
  LOCKSTEP_Master_Out(2279) <= \<const0>\;
  LOCKSTEP_Master_Out(2280) <= \<const0>\;
  LOCKSTEP_Master_Out(2281) <= \<const0>\;
  LOCKSTEP_Master_Out(2282) <= \<const0>\;
  LOCKSTEP_Master_Out(2283) <= \<const0>\;
  LOCKSTEP_Master_Out(2284) <= \<const0>\;
  LOCKSTEP_Master_Out(2285) <= \<const0>\;
  LOCKSTEP_Master_Out(2286) <= \<const0>\;
  LOCKSTEP_Master_Out(2287) <= \<const0>\;
  LOCKSTEP_Master_Out(2288) <= \<const0>\;
  LOCKSTEP_Master_Out(2289) <= \<const0>\;
  LOCKSTEP_Master_Out(2290) <= \<const0>\;
  LOCKSTEP_Master_Out(2291) <= \<const0>\;
  LOCKSTEP_Master_Out(2292) <= \<const0>\;
  LOCKSTEP_Master_Out(2293) <= \<const0>\;
  LOCKSTEP_Master_Out(2294) <= \<const0>\;
  LOCKSTEP_Master_Out(2295) <= \<const0>\;
  LOCKSTEP_Master_Out(2296) <= \<const0>\;
  LOCKSTEP_Master_Out(2297) <= \<const0>\;
  LOCKSTEP_Master_Out(2298) <= \<const0>\;
  LOCKSTEP_Master_Out(2299) <= \<const0>\;
  LOCKSTEP_Master_Out(2300) <= \<const0>\;
  LOCKSTEP_Master_Out(2301) <= \<const0>\;
  LOCKSTEP_Master_Out(2302) <= \<const0>\;
  LOCKSTEP_Master_Out(2303) <= \<const0>\;
  LOCKSTEP_Master_Out(2304) <= \<const0>\;
  LOCKSTEP_Master_Out(2305) <= \<const0>\;
  LOCKSTEP_Master_Out(2306) <= \<const0>\;
  LOCKSTEP_Master_Out(2307) <= \<const0>\;
  LOCKSTEP_Master_Out(2308) <= \<const0>\;
  LOCKSTEP_Master_Out(2309) <= \<const0>\;
  LOCKSTEP_Master_Out(2310) <= \<const0>\;
  LOCKSTEP_Master_Out(2311) <= \<const0>\;
  LOCKSTEP_Master_Out(2312) <= \<const0>\;
  LOCKSTEP_Master_Out(2313) <= \<const0>\;
  LOCKSTEP_Master_Out(2314) <= \<const0>\;
  LOCKSTEP_Master_Out(2315) <= \<const0>\;
  LOCKSTEP_Master_Out(2316) <= \<const0>\;
  LOCKSTEP_Master_Out(2317) <= \<const0>\;
  LOCKSTEP_Master_Out(2318) <= \<const0>\;
  LOCKSTEP_Master_Out(2319) <= \<const0>\;
  LOCKSTEP_Master_Out(2320) <= \<const0>\;
  LOCKSTEP_Master_Out(2321) <= \<const0>\;
  LOCKSTEP_Master_Out(2322) <= \<const0>\;
  LOCKSTEP_Master_Out(2323) <= \<const0>\;
  LOCKSTEP_Master_Out(2324) <= \<const0>\;
  LOCKSTEP_Master_Out(2325) <= \<const0>\;
  LOCKSTEP_Master_Out(2326) <= \<const0>\;
  LOCKSTEP_Master_Out(2327) <= \<const0>\;
  LOCKSTEP_Master_Out(2328) <= \<const0>\;
  LOCKSTEP_Master_Out(2329) <= \<const0>\;
  LOCKSTEP_Master_Out(2330) <= \<const0>\;
  LOCKSTEP_Master_Out(2331) <= \<const0>\;
  LOCKSTEP_Master_Out(2332) <= \<const0>\;
  LOCKSTEP_Master_Out(2333) <= \<const0>\;
  LOCKSTEP_Master_Out(2334) <= \<const0>\;
  LOCKSTEP_Master_Out(2335) <= \<const0>\;
  LOCKSTEP_Master_Out(2336) <= \<const0>\;
  LOCKSTEP_Master_Out(2337) <= \<const0>\;
  LOCKSTEP_Master_Out(2338) <= \<const0>\;
  LOCKSTEP_Master_Out(2339) <= \<const0>\;
  LOCKSTEP_Master_Out(2340) <= \<const0>\;
  LOCKSTEP_Master_Out(2341) <= \<const0>\;
  LOCKSTEP_Master_Out(2342) <= \<const0>\;
  LOCKSTEP_Master_Out(2343) <= \<const0>\;
  LOCKSTEP_Master_Out(2344) <= \<const0>\;
  LOCKSTEP_Master_Out(2345) <= \<const0>\;
  LOCKSTEP_Master_Out(2346) <= \<const0>\;
  LOCKSTEP_Master_Out(2347) <= \<const0>\;
  LOCKSTEP_Master_Out(2348) <= \<const0>\;
  LOCKSTEP_Master_Out(2349) <= \<const0>\;
  LOCKSTEP_Master_Out(2350) <= \<const0>\;
  LOCKSTEP_Master_Out(2351) <= \<const0>\;
  LOCKSTEP_Master_Out(2352) <= \<const0>\;
  LOCKSTEP_Master_Out(2353) <= \<const0>\;
  LOCKSTEP_Master_Out(2354) <= \<const0>\;
  LOCKSTEP_Master_Out(2355) <= \<const0>\;
  LOCKSTEP_Master_Out(2356) <= \<const0>\;
  LOCKSTEP_Master_Out(2357) <= \<const0>\;
  LOCKSTEP_Master_Out(2358) <= \<const0>\;
  LOCKSTEP_Master_Out(2359) <= \<const0>\;
  LOCKSTEP_Master_Out(2360) <= \<const0>\;
  LOCKSTEP_Master_Out(2361) <= \<const0>\;
  LOCKSTEP_Master_Out(2362) <= \<const0>\;
  LOCKSTEP_Master_Out(2363) <= \<const0>\;
  LOCKSTEP_Master_Out(2364) <= \<const0>\;
  LOCKSTEP_Master_Out(2365) <= \<const0>\;
  LOCKSTEP_Master_Out(2366) <= \<const0>\;
  LOCKSTEP_Master_Out(2367) <= \<const0>\;
  LOCKSTEP_Master_Out(2368) <= \<const0>\;
  LOCKSTEP_Master_Out(2369) <= \<const0>\;
  LOCKSTEP_Master_Out(2370) <= \<const0>\;
  LOCKSTEP_Master_Out(2371) <= \<const0>\;
  LOCKSTEP_Master_Out(2372) <= \<const0>\;
  LOCKSTEP_Master_Out(2373) <= \<const0>\;
  LOCKSTEP_Master_Out(2374) <= \<const0>\;
  LOCKSTEP_Master_Out(2375) <= \<const0>\;
  LOCKSTEP_Master_Out(2376) <= \<const0>\;
  LOCKSTEP_Master_Out(2377) <= \<const0>\;
  LOCKSTEP_Master_Out(2378) <= \<const0>\;
  LOCKSTEP_Master_Out(2379) <= \<const0>\;
  LOCKSTEP_Master_Out(2380) <= \<const0>\;
  LOCKSTEP_Master_Out(2381) <= \<const0>\;
  LOCKSTEP_Master_Out(2382) <= \<const0>\;
  LOCKSTEP_Master_Out(2383) <= \<const0>\;
  LOCKSTEP_Master_Out(2384) <= \<const0>\;
  LOCKSTEP_Master_Out(2385) <= \<const0>\;
  LOCKSTEP_Master_Out(2386) <= \<const0>\;
  LOCKSTEP_Master_Out(2387) <= \<const0>\;
  LOCKSTEP_Master_Out(2388) <= \<const0>\;
  LOCKSTEP_Master_Out(2389) <= \<const0>\;
  LOCKSTEP_Master_Out(2390) <= \<const0>\;
  LOCKSTEP_Master_Out(2391) <= \<const0>\;
  LOCKSTEP_Master_Out(2392) <= \<const0>\;
  LOCKSTEP_Master_Out(2393) <= \<const0>\;
  LOCKSTEP_Master_Out(2394) <= \<const0>\;
  LOCKSTEP_Master_Out(2395) <= \<const0>\;
  LOCKSTEP_Master_Out(2396) <= \<const0>\;
  LOCKSTEP_Master_Out(2397) <= \<const0>\;
  LOCKSTEP_Master_Out(2398) <= \<const0>\;
  LOCKSTEP_Master_Out(2399) <= \<const0>\;
  LOCKSTEP_Master_Out(2400) <= \<const0>\;
  LOCKSTEP_Master_Out(2401) <= \<const0>\;
  LOCKSTEP_Master_Out(2402) <= \<const0>\;
  LOCKSTEP_Master_Out(2403) <= \<const0>\;
  LOCKSTEP_Master_Out(2404) <= \<const0>\;
  LOCKSTEP_Master_Out(2405) <= \<const0>\;
  LOCKSTEP_Master_Out(2406) <= \<const0>\;
  LOCKSTEP_Master_Out(2407) <= \<const0>\;
  LOCKSTEP_Master_Out(2408) <= \<const0>\;
  LOCKSTEP_Master_Out(2409) <= \<const0>\;
  LOCKSTEP_Master_Out(2410) <= \<const0>\;
  LOCKSTEP_Master_Out(2411) <= \<const0>\;
  LOCKSTEP_Master_Out(2412) <= \<const0>\;
  LOCKSTEP_Master_Out(2413) <= \<const0>\;
  LOCKSTEP_Master_Out(2414) <= \<const0>\;
  LOCKSTEP_Master_Out(2415) <= \<const0>\;
  LOCKSTEP_Master_Out(2416) <= \<const0>\;
  LOCKSTEP_Master_Out(2417) <= \<const0>\;
  LOCKSTEP_Master_Out(2418) <= \<const0>\;
  LOCKSTEP_Master_Out(2419) <= \<const0>\;
  LOCKSTEP_Master_Out(2420) <= \<const0>\;
  LOCKSTEP_Master_Out(2421) <= \<const0>\;
  LOCKSTEP_Master_Out(2422) <= \<const0>\;
  LOCKSTEP_Master_Out(2423) <= \<const0>\;
  LOCKSTEP_Master_Out(2424) <= \<const0>\;
  LOCKSTEP_Master_Out(2425) <= \<const0>\;
  LOCKSTEP_Master_Out(2426) <= \<const0>\;
  LOCKSTEP_Master_Out(2427) <= \<const0>\;
  LOCKSTEP_Master_Out(2428) <= \<const0>\;
  LOCKSTEP_Master_Out(2429) <= \<const0>\;
  LOCKSTEP_Master_Out(2430) <= \<const0>\;
  LOCKSTEP_Master_Out(2431) <= \<const0>\;
  LOCKSTEP_Master_Out(2432) <= \<const0>\;
  LOCKSTEP_Master_Out(2433) <= \<const0>\;
  LOCKSTEP_Master_Out(2434) <= \<const0>\;
  LOCKSTEP_Master_Out(2435) <= \<const0>\;
  LOCKSTEP_Master_Out(2436) <= \<const0>\;
  LOCKSTEP_Master_Out(2437) <= \<const0>\;
  LOCKSTEP_Master_Out(2438) <= \<const0>\;
  LOCKSTEP_Master_Out(2439) <= \<const0>\;
  LOCKSTEP_Master_Out(2440) <= \<const0>\;
  LOCKSTEP_Master_Out(2441) <= \<const0>\;
  LOCKSTEP_Master_Out(2442) <= \<const0>\;
  LOCKSTEP_Master_Out(2443) <= \<const0>\;
  LOCKSTEP_Master_Out(2444) <= \<const0>\;
  LOCKSTEP_Master_Out(2445) <= \<const0>\;
  LOCKSTEP_Master_Out(2446) <= \<const0>\;
  LOCKSTEP_Master_Out(2447) <= \<const0>\;
  LOCKSTEP_Master_Out(2448) <= \<const0>\;
  LOCKSTEP_Master_Out(2449) <= \<const0>\;
  LOCKSTEP_Master_Out(2450) <= \<const0>\;
  LOCKSTEP_Master_Out(2451) <= \<const0>\;
  LOCKSTEP_Master_Out(2452) <= \<const0>\;
  LOCKSTEP_Master_Out(2453) <= \<const0>\;
  LOCKSTEP_Master_Out(2454) <= \<const0>\;
  LOCKSTEP_Master_Out(2455) <= \<const0>\;
  LOCKSTEP_Master_Out(2456) <= \<const0>\;
  LOCKSTEP_Master_Out(2457) <= \<const0>\;
  LOCKSTEP_Master_Out(2458) <= \<const0>\;
  LOCKSTEP_Master_Out(2459) <= \<const0>\;
  LOCKSTEP_Master_Out(2460) <= \<const0>\;
  LOCKSTEP_Master_Out(2461) <= \<const0>\;
  LOCKSTEP_Master_Out(2462) <= \<const0>\;
  LOCKSTEP_Master_Out(2463) <= \<const0>\;
  LOCKSTEP_Master_Out(2464) <= \<const0>\;
  LOCKSTEP_Master_Out(2465) <= \<const0>\;
  LOCKSTEP_Master_Out(2466) <= \<const0>\;
  LOCKSTEP_Master_Out(2467) <= \<const0>\;
  LOCKSTEP_Master_Out(2468) <= \<const0>\;
  LOCKSTEP_Master_Out(2469) <= \<const0>\;
  LOCKSTEP_Master_Out(2470) <= \<const0>\;
  LOCKSTEP_Master_Out(2471) <= \<const0>\;
  LOCKSTEP_Master_Out(2472) <= \<const0>\;
  LOCKSTEP_Master_Out(2473) <= \<const0>\;
  LOCKSTEP_Master_Out(2474) <= \<const0>\;
  LOCKSTEP_Master_Out(2475) <= \<const0>\;
  LOCKSTEP_Master_Out(2476) <= \<const0>\;
  LOCKSTEP_Master_Out(2477) <= \<const0>\;
  LOCKSTEP_Master_Out(2478) <= \<const0>\;
  LOCKSTEP_Master_Out(2479) <= \<const0>\;
  LOCKSTEP_Master_Out(2480) <= \<const0>\;
  LOCKSTEP_Master_Out(2481) <= \<const0>\;
  LOCKSTEP_Master_Out(2482) <= \<const0>\;
  LOCKSTEP_Master_Out(2483) <= \<const0>\;
  LOCKSTEP_Master_Out(2484) <= \<const0>\;
  LOCKSTEP_Master_Out(2485) <= \<const0>\;
  LOCKSTEP_Master_Out(2486) <= \<const0>\;
  LOCKSTEP_Master_Out(2487) <= \<const0>\;
  LOCKSTEP_Master_Out(2488) <= \<const0>\;
  LOCKSTEP_Master_Out(2489) <= \<const0>\;
  LOCKSTEP_Master_Out(2490) <= \<const0>\;
  LOCKSTEP_Master_Out(2491) <= \<const0>\;
  LOCKSTEP_Master_Out(2492) <= \<const0>\;
  LOCKSTEP_Master_Out(2493) <= \<const0>\;
  LOCKSTEP_Master_Out(2494) <= \<const0>\;
  LOCKSTEP_Master_Out(2495) <= \<const0>\;
  LOCKSTEP_Master_Out(2496) <= \<const0>\;
  LOCKSTEP_Master_Out(2497) <= \<const0>\;
  LOCKSTEP_Master_Out(2498) <= \<const0>\;
  LOCKSTEP_Master_Out(2499) <= \<const0>\;
  LOCKSTEP_Master_Out(2500) <= \<const0>\;
  LOCKSTEP_Master_Out(2501) <= \<const0>\;
  LOCKSTEP_Master_Out(2502) <= \<const0>\;
  LOCKSTEP_Master_Out(2503) <= \<const0>\;
  LOCKSTEP_Master_Out(2504) <= \<const0>\;
  LOCKSTEP_Master_Out(2505) <= \<const0>\;
  LOCKSTEP_Master_Out(2506) <= \<const0>\;
  LOCKSTEP_Master_Out(2507) <= \<const0>\;
  LOCKSTEP_Master_Out(2508) <= \<const0>\;
  LOCKSTEP_Master_Out(2509) <= \<const0>\;
  LOCKSTEP_Master_Out(2510) <= \<const0>\;
  LOCKSTEP_Master_Out(2511) <= \<const0>\;
  LOCKSTEP_Master_Out(2512) <= \<const0>\;
  LOCKSTEP_Master_Out(2513) <= \<const0>\;
  LOCKSTEP_Master_Out(2514) <= \<const0>\;
  LOCKSTEP_Master_Out(2515) <= \<const0>\;
  LOCKSTEP_Master_Out(2516) <= \<const0>\;
  LOCKSTEP_Master_Out(2517) <= \<const0>\;
  LOCKSTEP_Master_Out(2518) <= \<const0>\;
  LOCKSTEP_Master_Out(2519) <= \<const0>\;
  LOCKSTEP_Master_Out(2520) <= \<const0>\;
  LOCKSTEP_Master_Out(2521) <= \<const0>\;
  LOCKSTEP_Master_Out(2522) <= \<const0>\;
  LOCKSTEP_Master_Out(2523) <= \<const0>\;
  LOCKSTEP_Master_Out(2524) <= \<const0>\;
  LOCKSTEP_Master_Out(2525) <= \<const0>\;
  LOCKSTEP_Master_Out(2526) <= \<const0>\;
  LOCKSTEP_Master_Out(2527) <= \<const0>\;
  LOCKSTEP_Master_Out(2528) <= \<const0>\;
  LOCKSTEP_Master_Out(2529) <= \<const0>\;
  LOCKSTEP_Master_Out(2530) <= \<const0>\;
  LOCKSTEP_Master_Out(2531) <= \<const0>\;
  LOCKSTEP_Master_Out(2532) <= \<const0>\;
  LOCKSTEP_Master_Out(2533) <= \<const0>\;
  LOCKSTEP_Master_Out(2534) <= \<const0>\;
  LOCKSTEP_Master_Out(2535) <= \<const0>\;
  LOCKSTEP_Master_Out(2536) <= \<const0>\;
  LOCKSTEP_Master_Out(2537) <= \<const0>\;
  LOCKSTEP_Master_Out(2538) <= \<const0>\;
  LOCKSTEP_Master_Out(2539) <= \<const0>\;
  LOCKSTEP_Master_Out(2540) <= \<const0>\;
  LOCKSTEP_Master_Out(2541) <= \<const0>\;
  LOCKSTEP_Master_Out(2542) <= \<const0>\;
  LOCKSTEP_Master_Out(2543) <= \<const0>\;
  LOCKSTEP_Master_Out(2544) <= \<const0>\;
  LOCKSTEP_Master_Out(2545) <= \<const0>\;
  LOCKSTEP_Master_Out(2546) <= \<const0>\;
  LOCKSTEP_Master_Out(2547) <= \<const0>\;
  LOCKSTEP_Master_Out(2548) <= \<const0>\;
  LOCKSTEP_Master_Out(2549) <= \<const0>\;
  LOCKSTEP_Master_Out(2550) <= \<const0>\;
  LOCKSTEP_Master_Out(2551) <= \<const0>\;
  LOCKSTEP_Master_Out(2552) <= \<const0>\;
  LOCKSTEP_Master_Out(2553) <= \<const0>\;
  LOCKSTEP_Master_Out(2554) <= \<const0>\;
  LOCKSTEP_Master_Out(2555) <= \<const0>\;
  LOCKSTEP_Master_Out(2556) <= \<const0>\;
  LOCKSTEP_Master_Out(2557) <= \<const0>\;
  LOCKSTEP_Master_Out(2558) <= \<const0>\;
  LOCKSTEP_Master_Out(2559) <= \<const0>\;
  LOCKSTEP_Master_Out(2560) <= \<const0>\;
  LOCKSTEP_Master_Out(2561) <= \<const0>\;
  LOCKSTEP_Master_Out(2562) <= \<const0>\;
  LOCKSTEP_Master_Out(2563) <= \<const0>\;
  LOCKSTEP_Master_Out(2564) <= \<const0>\;
  LOCKSTEP_Master_Out(2565) <= \<const0>\;
  LOCKSTEP_Master_Out(2566) <= \<const0>\;
  LOCKSTEP_Master_Out(2567) <= \<const0>\;
  LOCKSTEP_Master_Out(2568) <= \<const0>\;
  LOCKSTEP_Master_Out(2569) <= \<const0>\;
  LOCKSTEP_Master_Out(2570) <= \<const0>\;
  LOCKSTEP_Master_Out(2571) <= \<const0>\;
  LOCKSTEP_Master_Out(2572) <= \<const0>\;
  LOCKSTEP_Master_Out(2573) <= \<const0>\;
  LOCKSTEP_Master_Out(2574) <= \<const0>\;
  LOCKSTEP_Master_Out(2575) <= \<const0>\;
  LOCKSTEP_Master_Out(2576) <= \<const0>\;
  LOCKSTEP_Master_Out(2577) <= \<const0>\;
  LOCKSTEP_Master_Out(2578) <= \<const0>\;
  LOCKSTEP_Master_Out(2579) <= \<const0>\;
  LOCKSTEP_Master_Out(2580) <= \<const0>\;
  LOCKSTEP_Master_Out(2581) <= \<const0>\;
  LOCKSTEP_Master_Out(2582) <= \<const0>\;
  LOCKSTEP_Master_Out(2583) <= \<const0>\;
  LOCKSTEP_Master_Out(2584) <= \<const0>\;
  LOCKSTEP_Master_Out(2585) <= \<const0>\;
  LOCKSTEP_Master_Out(2586) <= \<const0>\;
  LOCKSTEP_Master_Out(2587) <= \<const0>\;
  LOCKSTEP_Master_Out(2588) <= \<const0>\;
  LOCKSTEP_Master_Out(2589) <= \<const0>\;
  LOCKSTEP_Master_Out(2590) <= \<const0>\;
  LOCKSTEP_Master_Out(2591) <= \<const0>\;
  LOCKSTEP_Master_Out(2592) <= \<const0>\;
  LOCKSTEP_Master_Out(2593) <= \<const0>\;
  LOCKSTEP_Master_Out(2594) <= \<const0>\;
  LOCKSTEP_Master_Out(2595) <= \<const0>\;
  LOCKSTEP_Master_Out(2596) <= \<const0>\;
  LOCKSTEP_Master_Out(2597) <= \<const0>\;
  LOCKSTEP_Master_Out(2598) <= \<const0>\;
  LOCKSTEP_Master_Out(2599) <= \<const0>\;
  LOCKSTEP_Master_Out(2600) <= \<const0>\;
  LOCKSTEP_Master_Out(2601) <= \<const0>\;
  LOCKSTEP_Master_Out(2602) <= \<const0>\;
  LOCKSTEP_Master_Out(2603) <= \<const0>\;
  LOCKSTEP_Master_Out(2604) <= \<const0>\;
  LOCKSTEP_Master_Out(2605) <= \<const0>\;
  LOCKSTEP_Master_Out(2606) <= \<const0>\;
  LOCKSTEP_Master_Out(2607) <= \<const0>\;
  LOCKSTEP_Master_Out(2608) <= \<const0>\;
  LOCKSTEP_Master_Out(2609) <= \<const0>\;
  LOCKSTEP_Master_Out(2610) <= \<const0>\;
  LOCKSTEP_Master_Out(2611) <= \<const0>\;
  LOCKSTEP_Master_Out(2612) <= \<const0>\;
  LOCKSTEP_Master_Out(2613) <= \<const0>\;
  LOCKSTEP_Master_Out(2614) <= \<const0>\;
  LOCKSTEP_Master_Out(2615) <= \<const0>\;
  LOCKSTEP_Master_Out(2616) <= \<const0>\;
  LOCKSTEP_Master_Out(2617) <= \<const0>\;
  LOCKSTEP_Master_Out(2618) <= \<const0>\;
  LOCKSTEP_Master_Out(2619) <= \<const0>\;
  LOCKSTEP_Master_Out(2620) <= \<const0>\;
  LOCKSTEP_Master_Out(2621) <= \<const0>\;
  LOCKSTEP_Master_Out(2622) <= \<const0>\;
  LOCKSTEP_Master_Out(2623) <= \<const0>\;
  LOCKSTEP_Master_Out(2624) <= \<const0>\;
  LOCKSTEP_Master_Out(2625) <= \<const0>\;
  LOCKSTEP_Master_Out(2626) <= \<const0>\;
  LOCKSTEP_Master_Out(2627) <= \<const0>\;
  LOCKSTEP_Master_Out(2628) <= \<const0>\;
  LOCKSTEP_Master_Out(2629) <= \<const0>\;
  LOCKSTEP_Master_Out(2630) <= \<const0>\;
  LOCKSTEP_Master_Out(2631) <= \<const0>\;
  LOCKSTEP_Master_Out(2632) <= \<const0>\;
  LOCKSTEP_Master_Out(2633) <= \<const0>\;
  LOCKSTEP_Master_Out(2634) <= \<const0>\;
  LOCKSTEP_Master_Out(2635) <= \<const0>\;
  LOCKSTEP_Master_Out(2636) <= \<const0>\;
  LOCKSTEP_Master_Out(2637) <= \<const0>\;
  LOCKSTEP_Master_Out(2638) <= \<const0>\;
  LOCKSTEP_Master_Out(2639) <= \<const0>\;
  LOCKSTEP_Master_Out(2640) <= \<const0>\;
  LOCKSTEP_Master_Out(2641) <= \<const0>\;
  LOCKSTEP_Master_Out(2642) <= \<const0>\;
  LOCKSTEP_Master_Out(2643) <= \<const0>\;
  LOCKSTEP_Master_Out(2644) <= \<const0>\;
  LOCKSTEP_Master_Out(2645) <= \<const0>\;
  LOCKSTEP_Master_Out(2646) <= \<const0>\;
  LOCKSTEP_Master_Out(2647) <= \<const0>\;
  LOCKSTEP_Master_Out(2648) <= \<const0>\;
  LOCKSTEP_Master_Out(2649) <= \<const0>\;
  LOCKSTEP_Master_Out(2650) <= \<const0>\;
  LOCKSTEP_Master_Out(2651) <= \<const0>\;
  LOCKSTEP_Master_Out(2652) <= \<const0>\;
  LOCKSTEP_Master_Out(2653) <= \<const0>\;
  LOCKSTEP_Master_Out(2654) <= \<const0>\;
  LOCKSTEP_Master_Out(2655) <= \<const0>\;
  LOCKSTEP_Master_Out(2656) <= \<const0>\;
  LOCKSTEP_Master_Out(2657) <= \<const0>\;
  LOCKSTEP_Master_Out(2658) <= \<const0>\;
  LOCKSTEP_Master_Out(2659) <= \<const0>\;
  LOCKSTEP_Master_Out(2660) <= \<const0>\;
  LOCKSTEP_Master_Out(2661) <= \<const0>\;
  LOCKSTEP_Master_Out(2662) <= \<const0>\;
  LOCKSTEP_Master_Out(2663) <= \<const0>\;
  LOCKSTEP_Master_Out(2664) <= \<const0>\;
  LOCKSTEP_Master_Out(2665) <= \<const0>\;
  LOCKSTEP_Master_Out(2666) <= \<const0>\;
  LOCKSTEP_Master_Out(2667) <= \<const0>\;
  LOCKSTEP_Master_Out(2668) <= \<const0>\;
  LOCKSTEP_Master_Out(2669) <= \<const0>\;
  LOCKSTEP_Master_Out(2670) <= \<const0>\;
  LOCKSTEP_Master_Out(2671) <= \<const0>\;
  LOCKSTEP_Master_Out(2672) <= \<const0>\;
  LOCKSTEP_Master_Out(2673) <= \<const0>\;
  LOCKSTEP_Master_Out(2674) <= \<const0>\;
  LOCKSTEP_Master_Out(2675) <= \<const0>\;
  LOCKSTEP_Master_Out(2676) <= \<const0>\;
  LOCKSTEP_Master_Out(2677) <= \<const0>\;
  LOCKSTEP_Master_Out(2678) <= \<const0>\;
  LOCKSTEP_Master_Out(2679) <= \<const0>\;
  LOCKSTEP_Master_Out(2680) <= \<const0>\;
  LOCKSTEP_Master_Out(2681) <= \<const0>\;
  LOCKSTEP_Master_Out(2682) <= \<const0>\;
  LOCKSTEP_Master_Out(2683) <= \<const0>\;
  LOCKSTEP_Master_Out(2684) <= \<const0>\;
  LOCKSTEP_Master_Out(2685) <= \<const0>\;
  LOCKSTEP_Master_Out(2686) <= \<const0>\;
  LOCKSTEP_Master_Out(2687) <= \<const0>\;
  LOCKSTEP_Master_Out(2688) <= \<const0>\;
  LOCKSTEP_Master_Out(2689) <= \<const0>\;
  LOCKSTEP_Master_Out(2690) <= \<const0>\;
  LOCKSTEP_Master_Out(2691) <= \<const0>\;
  LOCKSTEP_Master_Out(2692) <= \<const0>\;
  LOCKSTEP_Master_Out(2693) <= \<const0>\;
  LOCKSTEP_Master_Out(2694) <= \<const0>\;
  LOCKSTEP_Master_Out(2695) <= \<const0>\;
  LOCKSTEP_Master_Out(2696) <= \<const0>\;
  LOCKSTEP_Master_Out(2697) <= \<const0>\;
  LOCKSTEP_Master_Out(2698) <= \<const0>\;
  LOCKSTEP_Master_Out(2699) <= \<const0>\;
  LOCKSTEP_Master_Out(2700) <= \<const0>\;
  LOCKSTEP_Master_Out(2701) <= \<const0>\;
  LOCKSTEP_Master_Out(2702) <= \<const0>\;
  LOCKSTEP_Master_Out(2703) <= \<const0>\;
  LOCKSTEP_Master_Out(2704) <= \<const0>\;
  LOCKSTEP_Master_Out(2705) <= \<const0>\;
  LOCKSTEP_Master_Out(2706) <= \<const0>\;
  LOCKSTEP_Master_Out(2707) <= \<const0>\;
  LOCKSTEP_Master_Out(2708) <= \<const0>\;
  LOCKSTEP_Master_Out(2709) <= \<const0>\;
  LOCKSTEP_Master_Out(2710) <= \<const0>\;
  LOCKSTEP_Master_Out(2711) <= \<const0>\;
  LOCKSTEP_Master_Out(2712) <= \<const0>\;
  LOCKSTEP_Master_Out(2713) <= \<const0>\;
  LOCKSTEP_Master_Out(2714) <= \<const0>\;
  LOCKSTEP_Master_Out(2715) <= \<const0>\;
  LOCKSTEP_Master_Out(2716) <= \<const0>\;
  LOCKSTEP_Master_Out(2717) <= \<const0>\;
  LOCKSTEP_Master_Out(2718) <= \<const0>\;
  LOCKSTEP_Master_Out(2719) <= \<const0>\;
  LOCKSTEP_Master_Out(2720) <= \<const0>\;
  LOCKSTEP_Master_Out(2721) <= \<const0>\;
  LOCKSTEP_Master_Out(2722) <= \<const0>\;
  LOCKSTEP_Master_Out(2723) <= \<const0>\;
  LOCKSTEP_Master_Out(2724) <= \<const0>\;
  LOCKSTEP_Master_Out(2725) <= \<const0>\;
  LOCKSTEP_Master_Out(2726) <= \<const0>\;
  LOCKSTEP_Master_Out(2727) <= \<const0>\;
  LOCKSTEP_Master_Out(2728) <= \<const0>\;
  LOCKSTEP_Master_Out(2729) <= \<const0>\;
  LOCKSTEP_Master_Out(2730) <= \<const0>\;
  LOCKSTEP_Master_Out(2731) <= \<const0>\;
  LOCKSTEP_Master_Out(2732) <= \<const0>\;
  LOCKSTEP_Master_Out(2733) <= \<const0>\;
  LOCKSTEP_Master_Out(2734) <= \<const0>\;
  LOCKSTEP_Master_Out(2735) <= \<const0>\;
  LOCKSTEP_Master_Out(2736) <= \<const0>\;
  LOCKSTEP_Master_Out(2737) <= \<const0>\;
  LOCKSTEP_Master_Out(2738) <= \<const0>\;
  LOCKSTEP_Master_Out(2739) <= \<const0>\;
  LOCKSTEP_Master_Out(2740) <= \<const0>\;
  LOCKSTEP_Master_Out(2741) <= \<const0>\;
  LOCKSTEP_Master_Out(2742) <= \<const0>\;
  LOCKSTEP_Master_Out(2743) <= \<const0>\;
  LOCKSTEP_Master_Out(2744) <= \<const0>\;
  LOCKSTEP_Master_Out(2745) <= \<const0>\;
  LOCKSTEP_Master_Out(2746) <= \<const0>\;
  LOCKSTEP_Master_Out(2747) <= \<const0>\;
  LOCKSTEP_Master_Out(2748) <= \<const0>\;
  LOCKSTEP_Master_Out(2749) <= \<const0>\;
  LOCKSTEP_Master_Out(2750) <= \<const0>\;
  LOCKSTEP_Master_Out(2751) <= \<const0>\;
  LOCKSTEP_Master_Out(2752) <= \<const0>\;
  LOCKSTEP_Master_Out(2753) <= \<const0>\;
  LOCKSTEP_Master_Out(2754) <= \<const0>\;
  LOCKSTEP_Master_Out(2755) <= \<const0>\;
  LOCKSTEP_Master_Out(2756) <= \<const0>\;
  LOCKSTEP_Master_Out(2757) <= \<const0>\;
  LOCKSTEP_Master_Out(2758) <= \<const0>\;
  LOCKSTEP_Master_Out(2759) <= \<const0>\;
  LOCKSTEP_Master_Out(2760) <= \<const0>\;
  LOCKSTEP_Master_Out(2761) <= \<const0>\;
  LOCKSTEP_Master_Out(2762) <= \<const0>\;
  LOCKSTEP_Master_Out(2763) <= \<const0>\;
  LOCKSTEP_Master_Out(2764) <= \<const0>\;
  LOCKSTEP_Master_Out(2765) <= \<const0>\;
  LOCKSTEP_Master_Out(2766) <= \<const0>\;
  LOCKSTEP_Master_Out(2767) <= \<const0>\;
  LOCKSTEP_Master_Out(2768) <= \<const0>\;
  LOCKSTEP_Master_Out(2769) <= \<const0>\;
  LOCKSTEP_Master_Out(2770) <= \<const0>\;
  LOCKSTEP_Master_Out(2771) <= \<const0>\;
  LOCKSTEP_Master_Out(2772) <= \<const0>\;
  LOCKSTEP_Master_Out(2773) <= \<const0>\;
  LOCKSTEP_Master_Out(2774) <= \<const0>\;
  LOCKSTEP_Master_Out(2775) <= \<const0>\;
  LOCKSTEP_Master_Out(2776) <= \<const0>\;
  LOCKSTEP_Master_Out(2777) <= \<const0>\;
  LOCKSTEP_Master_Out(2778) <= \<const0>\;
  LOCKSTEP_Master_Out(2779) <= \<const0>\;
  LOCKSTEP_Master_Out(2780) <= \<const0>\;
  LOCKSTEP_Master_Out(2781) <= \<const0>\;
  LOCKSTEP_Master_Out(2782) <= \<const0>\;
  LOCKSTEP_Master_Out(2783) <= \<const0>\;
  LOCKSTEP_Master_Out(2784) <= \<const0>\;
  LOCKSTEP_Master_Out(2785) <= \<const0>\;
  LOCKSTEP_Master_Out(2786) <= \<const0>\;
  LOCKSTEP_Master_Out(2787) <= \<const0>\;
  LOCKSTEP_Master_Out(2788) <= \<const0>\;
  LOCKSTEP_Master_Out(2789) <= \<const0>\;
  LOCKSTEP_Master_Out(2790) <= \<const0>\;
  LOCKSTEP_Master_Out(2791) <= \<const0>\;
  LOCKSTEP_Master_Out(2792) <= \<const0>\;
  LOCKSTEP_Master_Out(2793) <= \<const0>\;
  LOCKSTEP_Master_Out(2794) <= \<const0>\;
  LOCKSTEP_Master_Out(2795) <= \<const0>\;
  LOCKSTEP_Master_Out(2796) <= \<const0>\;
  LOCKSTEP_Master_Out(2797) <= \<const0>\;
  LOCKSTEP_Master_Out(2798) <= \<const0>\;
  LOCKSTEP_Master_Out(2799) <= \<const0>\;
  LOCKSTEP_Master_Out(2800) <= \<const0>\;
  LOCKSTEP_Master_Out(2801) <= \<const0>\;
  LOCKSTEP_Master_Out(2802) <= \<const0>\;
  LOCKSTEP_Master_Out(2803) <= \<const0>\;
  LOCKSTEP_Master_Out(2804) <= \<const0>\;
  LOCKSTEP_Master_Out(2805) <= \<const0>\;
  LOCKSTEP_Master_Out(2806) <= \<const0>\;
  LOCKSTEP_Master_Out(2807) <= \<const0>\;
  LOCKSTEP_Master_Out(2808) <= \<const0>\;
  LOCKSTEP_Master_Out(2809) <= \<const0>\;
  LOCKSTEP_Master_Out(2810) <= \<const0>\;
  LOCKSTEP_Master_Out(2811) <= \<const0>\;
  LOCKSTEP_Master_Out(2812) <= \<const0>\;
  LOCKSTEP_Master_Out(2813) <= \<const0>\;
  LOCKSTEP_Master_Out(2814) <= \<const0>\;
  LOCKSTEP_Master_Out(2815) <= \<const0>\;
  LOCKSTEP_Master_Out(2816) <= \<const0>\;
  LOCKSTEP_Master_Out(2817) <= \<const0>\;
  LOCKSTEP_Master_Out(2818) <= \<const0>\;
  LOCKSTEP_Master_Out(2819) <= \<const0>\;
  LOCKSTEP_Master_Out(2820) <= \<const0>\;
  LOCKSTEP_Master_Out(2821) <= \<const0>\;
  LOCKSTEP_Master_Out(2822) <= \<const0>\;
  LOCKSTEP_Master_Out(2823) <= \<const0>\;
  LOCKSTEP_Master_Out(2824) <= \<const0>\;
  LOCKSTEP_Master_Out(2825) <= \<const0>\;
  LOCKSTEP_Master_Out(2826) <= \<const0>\;
  LOCKSTEP_Master_Out(2827) <= \<const0>\;
  LOCKSTEP_Master_Out(2828) <= \<const0>\;
  LOCKSTEP_Master_Out(2829) <= \<const0>\;
  LOCKSTEP_Master_Out(2830) <= \<const0>\;
  LOCKSTEP_Master_Out(2831) <= \<const0>\;
  LOCKSTEP_Master_Out(2832) <= \<const0>\;
  LOCKSTEP_Master_Out(2833) <= \<const0>\;
  LOCKSTEP_Master_Out(2834) <= \<const0>\;
  LOCKSTEP_Master_Out(2835) <= \<const0>\;
  LOCKSTEP_Master_Out(2836) <= \<const0>\;
  LOCKSTEP_Master_Out(2837) <= \<const0>\;
  LOCKSTEP_Master_Out(2838) <= \<const0>\;
  LOCKSTEP_Master_Out(2839) <= \<const0>\;
  LOCKSTEP_Master_Out(2840) <= \<const0>\;
  LOCKSTEP_Master_Out(2841) <= \<const0>\;
  LOCKSTEP_Master_Out(2842) <= \<const0>\;
  LOCKSTEP_Master_Out(2843) <= \<const0>\;
  LOCKSTEP_Master_Out(2844) <= \<const0>\;
  LOCKSTEP_Master_Out(2845) <= \<const0>\;
  LOCKSTEP_Master_Out(2846) <= \<const0>\;
  LOCKSTEP_Master_Out(2847) <= \<const0>\;
  LOCKSTEP_Master_Out(2848) <= \<const0>\;
  LOCKSTEP_Master_Out(2849) <= \<const0>\;
  LOCKSTEP_Master_Out(2850) <= \<const0>\;
  LOCKSTEP_Master_Out(2851) <= \<const0>\;
  LOCKSTEP_Master_Out(2852) <= \<const0>\;
  LOCKSTEP_Master_Out(2853) <= \<const0>\;
  LOCKSTEP_Master_Out(2854) <= \<const0>\;
  LOCKSTEP_Master_Out(2855) <= \<const0>\;
  LOCKSTEP_Master_Out(2856) <= \<const0>\;
  LOCKSTEP_Master_Out(2857) <= \<const0>\;
  LOCKSTEP_Master_Out(2858) <= \<const0>\;
  LOCKSTEP_Master_Out(2859) <= \<const0>\;
  LOCKSTEP_Master_Out(2860) <= \<const0>\;
  LOCKSTEP_Master_Out(2861) <= \<const0>\;
  LOCKSTEP_Master_Out(2862) <= \<const0>\;
  LOCKSTEP_Master_Out(2863) <= \<const0>\;
  LOCKSTEP_Master_Out(2864) <= \<const0>\;
  LOCKSTEP_Master_Out(2865) <= \<const0>\;
  LOCKSTEP_Master_Out(2866) <= \<const0>\;
  LOCKSTEP_Master_Out(2867) <= \<const0>\;
  LOCKSTEP_Master_Out(2868) <= \<const0>\;
  LOCKSTEP_Master_Out(2869) <= \<const0>\;
  LOCKSTEP_Master_Out(2870) <= \<const0>\;
  LOCKSTEP_Master_Out(2871) <= \<const0>\;
  LOCKSTEP_Master_Out(2872) <= \<const0>\;
  LOCKSTEP_Master_Out(2873) <= \<const0>\;
  LOCKSTEP_Master_Out(2874) <= \<const0>\;
  LOCKSTEP_Master_Out(2875) <= \<const0>\;
  LOCKSTEP_Master_Out(2876) <= \<const0>\;
  LOCKSTEP_Master_Out(2877) <= \<const0>\;
  LOCKSTEP_Master_Out(2878) <= \<const0>\;
  LOCKSTEP_Master_Out(2879) <= \<const0>\;
  LOCKSTEP_Master_Out(2880) <= \<const0>\;
  LOCKSTEP_Master_Out(2881) <= \<const0>\;
  LOCKSTEP_Master_Out(2882) <= \<const0>\;
  LOCKSTEP_Master_Out(2883) <= \<const0>\;
  LOCKSTEP_Master_Out(2884) <= \<const0>\;
  LOCKSTEP_Master_Out(2885) <= \<const0>\;
  LOCKSTEP_Master_Out(2886) <= \<const0>\;
  LOCKSTEP_Master_Out(2887) <= \<const0>\;
  LOCKSTEP_Master_Out(2888) <= \<const0>\;
  LOCKSTEP_Master_Out(2889) <= \<const0>\;
  LOCKSTEP_Master_Out(2890) <= \<const0>\;
  LOCKSTEP_Master_Out(2891) <= \<const0>\;
  LOCKSTEP_Master_Out(2892) <= \<const0>\;
  LOCKSTEP_Master_Out(2893) <= \<const0>\;
  LOCKSTEP_Master_Out(2894) <= \<const0>\;
  LOCKSTEP_Master_Out(2895) <= \<const0>\;
  LOCKSTEP_Master_Out(2896) <= \<const0>\;
  LOCKSTEP_Master_Out(2897) <= \<const0>\;
  LOCKSTEP_Master_Out(2898) <= \<const0>\;
  LOCKSTEP_Master_Out(2899) <= \<const0>\;
  LOCKSTEP_Master_Out(2900) <= \<const0>\;
  LOCKSTEP_Master_Out(2901) <= \<const0>\;
  LOCKSTEP_Master_Out(2902) <= \<const0>\;
  LOCKSTEP_Master_Out(2903) <= \<const0>\;
  LOCKSTEP_Master_Out(2904) <= \<const0>\;
  LOCKSTEP_Master_Out(2905) <= \<const0>\;
  LOCKSTEP_Master_Out(2906) <= \<const0>\;
  LOCKSTEP_Master_Out(2907) <= \<const0>\;
  LOCKSTEP_Master_Out(2908) <= \<const0>\;
  LOCKSTEP_Master_Out(2909) <= \<const0>\;
  LOCKSTEP_Master_Out(2910) <= \<const0>\;
  LOCKSTEP_Master_Out(2911) <= \<const0>\;
  LOCKSTEP_Master_Out(2912) <= \<const0>\;
  LOCKSTEP_Master_Out(2913) <= \<const0>\;
  LOCKSTEP_Master_Out(2914) <= \<const0>\;
  LOCKSTEP_Master_Out(2915) <= \<const0>\;
  LOCKSTEP_Master_Out(2916) <= \<const0>\;
  LOCKSTEP_Master_Out(2917) <= \<const0>\;
  LOCKSTEP_Master_Out(2918) <= \<const0>\;
  LOCKSTEP_Master_Out(2919) <= \<const0>\;
  LOCKSTEP_Master_Out(2920) <= \<const0>\;
  LOCKSTEP_Master_Out(2921) <= \<const0>\;
  LOCKSTEP_Master_Out(2922) <= \<const0>\;
  LOCKSTEP_Master_Out(2923) <= \<const0>\;
  LOCKSTEP_Master_Out(2924) <= \<const0>\;
  LOCKSTEP_Master_Out(2925) <= \<const0>\;
  LOCKSTEP_Master_Out(2926) <= \<const0>\;
  LOCKSTEP_Master_Out(2927) <= \<const0>\;
  LOCKSTEP_Master_Out(2928) <= \<const0>\;
  LOCKSTEP_Master_Out(2929) <= \<const0>\;
  LOCKSTEP_Master_Out(2930) <= \<const0>\;
  LOCKSTEP_Master_Out(2931) <= \<const0>\;
  LOCKSTEP_Master_Out(2932) <= \<const0>\;
  LOCKSTEP_Master_Out(2933) <= \<const0>\;
  LOCKSTEP_Master_Out(2934) <= \<const0>\;
  LOCKSTEP_Master_Out(2935) <= \<const0>\;
  LOCKSTEP_Master_Out(2936) <= \<const0>\;
  LOCKSTEP_Master_Out(2937) <= \<const0>\;
  LOCKSTEP_Master_Out(2938) <= \<const0>\;
  LOCKSTEP_Master_Out(2939) <= \<const0>\;
  LOCKSTEP_Master_Out(2940) <= \<const0>\;
  LOCKSTEP_Master_Out(2941) <= \<const0>\;
  LOCKSTEP_Master_Out(2942) <= \<const0>\;
  LOCKSTEP_Master_Out(2943) <= \<const0>\;
  LOCKSTEP_Master_Out(2944) <= \<const0>\;
  LOCKSTEP_Master_Out(2945) <= \<const0>\;
  LOCKSTEP_Master_Out(2946) <= \<const0>\;
  LOCKSTEP_Master_Out(2947) <= \<const0>\;
  LOCKSTEP_Master_Out(2948) <= \<const0>\;
  LOCKSTEP_Master_Out(2949) <= \<const0>\;
  LOCKSTEP_Master_Out(2950) <= \<const0>\;
  LOCKSTEP_Master_Out(2951) <= \<const0>\;
  LOCKSTEP_Master_Out(2952) <= \<const0>\;
  LOCKSTEP_Master_Out(2953) <= \<const0>\;
  LOCKSTEP_Master_Out(2954) <= \<const0>\;
  LOCKSTEP_Master_Out(2955) <= \<const0>\;
  LOCKSTEP_Master_Out(2956) <= \<const0>\;
  LOCKSTEP_Master_Out(2957) <= \<const0>\;
  LOCKSTEP_Master_Out(2958) <= \<const0>\;
  LOCKSTEP_Master_Out(2959) <= \<const0>\;
  LOCKSTEP_Master_Out(2960) <= \<const0>\;
  LOCKSTEP_Master_Out(2961) <= \<const0>\;
  LOCKSTEP_Master_Out(2962) <= \<const0>\;
  LOCKSTEP_Master_Out(2963) <= \<const0>\;
  LOCKSTEP_Master_Out(2964) <= \<const0>\;
  LOCKSTEP_Master_Out(2965) <= \<const0>\;
  LOCKSTEP_Master_Out(2966) <= \<const0>\;
  LOCKSTEP_Master_Out(2967) <= \<const0>\;
  LOCKSTEP_Master_Out(2968) <= \<const0>\;
  LOCKSTEP_Master_Out(2969) <= \<const0>\;
  LOCKSTEP_Master_Out(2970) <= \<const0>\;
  LOCKSTEP_Master_Out(2971) <= \<const0>\;
  LOCKSTEP_Master_Out(2972) <= \<const0>\;
  LOCKSTEP_Master_Out(2973) <= \<const0>\;
  LOCKSTEP_Master_Out(2974) <= \<const0>\;
  LOCKSTEP_Master_Out(2975) <= \<const0>\;
  LOCKSTEP_Master_Out(2976) <= \<const0>\;
  LOCKSTEP_Master_Out(2977) <= \<const0>\;
  LOCKSTEP_Master_Out(2978) <= \<const0>\;
  LOCKSTEP_Master_Out(2979) <= \<const0>\;
  LOCKSTEP_Master_Out(2980) <= \<const0>\;
  LOCKSTEP_Master_Out(2981) <= \<const0>\;
  LOCKSTEP_Master_Out(2982) <= \<const0>\;
  LOCKSTEP_Master_Out(2983) <= \<const0>\;
  LOCKSTEP_Master_Out(2984) <= \<const0>\;
  LOCKSTEP_Master_Out(2985) <= \<const0>\;
  LOCKSTEP_Master_Out(2986) <= \<const0>\;
  LOCKSTEP_Master_Out(2987) <= \<const0>\;
  LOCKSTEP_Master_Out(2988) <= \<const0>\;
  LOCKSTEP_Master_Out(2989) <= \<const0>\;
  LOCKSTEP_Master_Out(2990) <= \<const0>\;
  LOCKSTEP_Master_Out(2991) <= \<const0>\;
  LOCKSTEP_Master_Out(2992) <= \<const0>\;
  LOCKSTEP_Master_Out(2993) <= \<const0>\;
  LOCKSTEP_Master_Out(2994) <= \<const0>\;
  LOCKSTEP_Master_Out(2995) <= \<const0>\;
  LOCKSTEP_Master_Out(2996) <= \<const0>\;
  LOCKSTEP_Master_Out(2997) <= \<const0>\;
  LOCKSTEP_Master_Out(2998) <= \<const0>\;
  LOCKSTEP_Master_Out(2999) <= \<const0>\;
  LOCKSTEP_Master_Out(3000) <= \<const0>\;
  LOCKSTEP_Master_Out(3001) <= \<const0>\;
  LOCKSTEP_Master_Out(3002) <= \<const0>\;
  LOCKSTEP_Master_Out(3003) <= \<const0>\;
  LOCKSTEP_Master_Out(3004) <= \<const0>\;
  LOCKSTEP_Master_Out(3005) <= \<const0>\;
  LOCKSTEP_Master_Out(3006) <= \<const0>\;
  LOCKSTEP_Master_Out(3007) <= \<const0>\;
  LOCKSTEP_Master_Out(3008) <= \<const0>\;
  LOCKSTEP_Master_Out(3009) <= \<const0>\;
  LOCKSTEP_Master_Out(3010) <= \<const0>\;
  LOCKSTEP_Master_Out(3011) <= \<const0>\;
  LOCKSTEP_Master_Out(3012) <= \<const0>\;
  LOCKSTEP_Master_Out(3013) <= \<const0>\;
  LOCKSTEP_Master_Out(3014) <= \<const0>\;
  LOCKSTEP_Master_Out(3015) <= \<const0>\;
  LOCKSTEP_Master_Out(3016) <= \<const0>\;
  LOCKSTEP_Master_Out(3017) <= \<const0>\;
  LOCKSTEP_Master_Out(3018) <= \<const0>\;
  LOCKSTEP_Master_Out(3019) <= \<const0>\;
  LOCKSTEP_Master_Out(3020) <= \<const0>\;
  LOCKSTEP_Master_Out(3021) <= \<const0>\;
  LOCKSTEP_Master_Out(3022) <= \<const0>\;
  LOCKSTEP_Master_Out(3023) <= \<const0>\;
  LOCKSTEP_Master_Out(3024) <= \<const0>\;
  LOCKSTEP_Master_Out(3025) <= \<const0>\;
  LOCKSTEP_Master_Out(3026) <= \<const0>\;
  LOCKSTEP_Master_Out(3027) <= \<const0>\;
  LOCKSTEP_Master_Out(3028) <= \<const0>\;
  LOCKSTEP_Master_Out(3029) <= \<const0>\;
  LOCKSTEP_Master_Out(3030) <= \<const0>\;
  LOCKSTEP_Master_Out(3031) <= \<const0>\;
  LOCKSTEP_Master_Out(3032) <= \<const0>\;
  LOCKSTEP_Master_Out(3033) <= \<const0>\;
  LOCKSTEP_Master_Out(3034) <= \<const0>\;
  LOCKSTEP_Master_Out(3035) <= \<const0>\;
  LOCKSTEP_Master_Out(3036) <= \<const0>\;
  LOCKSTEP_Master_Out(3037) <= \<const0>\;
  LOCKSTEP_Master_Out(3038) <= \<const0>\;
  LOCKSTEP_Master_Out(3039) <= \<const0>\;
  LOCKSTEP_Master_Out(3040) <= \<const0>\;
  LOCKSTEP_Master_Out(3041) <= \<const0>\;
  LOCKSTEP_Master_Out(3042) <= \<const0>\;
  LOCKSTEP_Master_Out(3043) <= \<const0>\;
  LOCKSTEP_Master_Out(3044) <= \<const0>\;
  LOCKSTEP_Master_Out(3045) <= \<const0>\;
  LOCKSTEP_Master_Out(3046) <= \<const0>\;
  LOCKSTEP_Master_Out(3047) <= \<const0>\;
  LOCKSTEP_Master_Out(3048) <= \<const0>\;
  LOCKSTEP_Master_Out(3049) <= \<const0>\;
  LOCKSTEP_Master_Out(3050) <= \<const0>\;
  LOCKSTEP_Master_Out(3051) <= \<const0>\;
  LOCKSTEP_Master_Out(3052) <= \<const0>\;
  LOCKSTEP_Master_Out(3053) <= \<const0>\;
  LOCKSTEP_Master_Out(3054) <= \<const0>\;
  LOCKSTEP_Master_Out(3055) <= \<const0>\;
  LOCKSTEP_Master_Out(3056) <= \<const0>\;
  LOCKSTEP_Master_Out(3057) <= \<const0>\;
  LOCKSTEP_Master_Out(3058) <= \<const0>\;
  LOCKSTEP_Master_Out(3059) <= \<const0>\;
  LOCKSTEP_Master_Out(3060) <= \<const0>\;
  LOCKSTEP_Master_Out(3061) <= \<const0>\;
  LOCKSTEP_Master_Out(3062) <= \<const0>\;
  LOCKSTEP_Master_Out(3063) <= \<const0>\;
  LOCKSTEP_Master_Out(3064) <= \<const0>\;
  LOCKSTEP_Master_Out(3065) <= \<const0>\;
  LOCKSTEP_Master_Out(3066) <= \<const0>\;
  LOCKSTEP_Master_Out(3067) <= \<const0>\;
  LOCKSTEP_Master_Out(3068) <= \<const0>\;
  LOCKSTEP_Master_Out(3069) <= \<const0>\;
  LOCKSTEP_Master_Out(3070) <= \<const0>\;
  LOCKSTEP_Master_Out(3071) <= \<const0>\;
  LOCKSTEP_Master_Out(3072) <= \<const0>\;
  LOCKSTEP_Master_Out(3073) <= \<const0>\;
  LOCKSTEP_Master_Out(3074) <= \<const0>\;
  LOCKSTEP_Master_Out(3075) <= \<const0>\;
  LOCKSTEP_Master_Out(3076) <= \<const0>\;
  LOCKSTEP_Master_Out(3077) <= \<const0>\;
  LOCKSTEP_Master_Out(3078) <= \<const0>\;
  LOCKSTEP_Master_Out(3079) <= \<const0>\;
  LOCKSTEP_Master_Out(3080) <= \<const0>\;
  LOCKSTEP_Master_Out(3081) <= \<const0>\;
  LOCKSTEP_Master_Out(3082) <= \<const0>\;
  LOCKSTEP_Master_Out(3083) <= \<const0>\;
  LOCKSTEP_Master_Out(3084) <= \<const0>\;
  LOCKSTEP_Master_Out(3085) <= \<const0>\;
  LOCKSTEP_Master_Out(3086) <= \<const0>\;
  LOCKSTEP_Master_Out(3087) <= \<const0>\;
  LOCKSTEP_Master_Out(3088) <= \<const0>\;
  LOCKSTEP_Master_Out(3089) <= \<const0>\;
  LOCKSTEP_Master_Out(3090) <= \<const0>\;
  LOCKSTEP_Master_Out(3091) <= \<const0>\;
  LOCKSTEP_Master_Out(3092) <= \<const0>\;
  LOCKSTEP_Master_Out(3093) <= \<const0>\;
  LOCKSTEP_Master_Out(3094) <= \<const0>\;
  LOCKSTEP_Master_Out(3095) <= \<const0>\;
  LOCKSTEP_Master_Out(3096) <= \<const0>\;
  LOCKSTEP_Master_Out(3097) <= \<const0>\;
  LOCKSTEP_Master_Out(3098) <= \<const0>\;
  LOCKSTEP_Master_Out(3099) <= \<const0>\;
  LOCKSTEP_Master_Out(3100) <= \<const0>\;
  LOCKSTEP_Master_Out(3101) <= \<const0>\;
  LOCKSTEP_Master_Out(3102) <= \<const0>\;
  LOCKSTEP_Master_Out(3103) <= \<const0>\;
  LOCKSTEP_Master_Out(3104) <= \<const0>\;
  LOCKSTEP_Master_Out(3105) <= \<const0>\;
  LOCKSTEP_Master_Out(3106) <= \<const0>\;
  LOCKSTEP_Master_Out(3107) <= \<const0>\;
  LOCKSTEP_Master_Out(3108) <= \<const0>\;
  LOCKSTEP_Master_Out(3109) <= \<const0>\;
  LOCKSTEP_Master_Out(3110) <= \<const0>\;
  LOCKSTEP_Master_Out(3111) <= \<const0>\;
  LOCKSTEP_Master_Out(3112) <= \<const0>\;
  LOCKSTEP_Master_Out(3113) <= \<const0>\;
  LOCKSTEP_Master_Out(3114) <= \<const0>\;
  LOCKSTEP_Master_Out(3115) <= \<const0>\;
  LOCKSTEP_Master_Out(3116) <= \<const0>\;
  LOCKSTEP_Master_Out(3117) <= \<const0>\;
  LOCKSTEP_Master_Out(3118) <= \<const0>\;
  LOCKSTEP_Master_Out(3119) <= \<const0>\;
  LOCKSTEP_Master_Out(3120) <= \<const0>\;
  LOCKSTEP_Master_Out(3121) <= \<const0>\;
  LOCKSTEP_Master_Out(3122) <= \<const0>\;
  LOCKSTEP_Master_Out(3123) <= \<const0>\;
  LOCKSTEP_Master_Out(3124) <= \<const0>\;
  LOCKSTEP_Master_Out(3125) <= \<const0>\;
  LOCKSTEP_Master_Out(3126) <= \<const0>\;
  LOCKSTEP_Master_Out(3127) <= \<const0>\;
  LOCKSTEP_Master_Out(3128) <= \<const0>\;
  LOCKSTEP_Master_Out(3129) <= \<const0>\;
  LOCKSTEP_Master_Out(3130) <= \<const0>\;
  LOCKSTEP_Master_Out(3131) <= \<const0>\;
  LOCKSTEP_Master_Out(3132) <= \<const0>\;
  LOCKSTEP_Master_Out(3133) <= \<const0>\;
  LOCKSTEP_Master_Out(3134) <= \<const0>\;
  LOCKSTEP_Master_Out(3135) <= \<const0>\;
  LOCKSTEP_Master_Out(3136) <= \<const0>\;
  LOCKSTEP_Master_Out(3137) <= \<const0>\;
  LOCKSTEP_Master_Out(3138) <= \<const0>\;
  LOCKSTEP_Master_Out(3139) <= \<const0>\;
  LOCKSTEP_Master_Out(3140) <= \<const0>\;
  LOCKSTEP_Master_Out(3141) <= \<const0>\;
  LOCKSTEP_Master_Out(3142) <= \<const0>\;
  LOCKSTEP_Master_Out(3143) <= \<const0>\;
  LOCKSTEP_Master_Out(3144) <= \<const0>\;
  LOCKSTEP_Master_Out(3145) <= \<const0>\;
  LOCKSTEP_Master_Out(3146) <= \<const0>\;
  LOCKSTEP_Master_Out(3147) <= \<const0>\;
  LOCKSTEP_Master_Out(3148) <= \<const0>\;
  LOCKSTEP_Master_Out(3149) <= \<const0>\;
  LOCKSTEP_Master_Out(3150) <= \<const0>\;
  LOCKSTEP_Master_Out(3151) <= \<const0>\;
  LOCKSTEP_Master_Out(3152) <= \<const0>\;
  LOCKSTEP_Master_Out(3153) <= \<const0>\;
  LOCKSTEP_Master_Out(3154) <= \<const0>\;
  LOCKSTEP_Master_Out(3155) <= \<const0>\;
  LOCKSTEP_Master_Out(3156) <= \<const0>\;
  LOCKSTEP_Master_Out(3157) <= \<const0>\;
  LOCKSTEP_Master_Out(3158) <= \<const0>\;
  LOCKSTEP_Master_Out(3159) <= \<const0>\;
  LOCKSTEP_Master_Out(3160) <= \<const0>\;
  LOCKSTEP_Master_Out(3161) <= \<const0>\;
  LOCKSTEP_Master_Out(3162) <= \<const0>\;
  LOCKSTEP_Master_Out(3163) <= \<const0>\;
  LOCKSTEP_Master_Out(3164) <= \<const0>\;
  LOCKSTEP_Master_Out(3165) <= \<const0>\;
  LOCKSTEP_Master_Out(3166) <= \<const0>\;
  LOCKSTEP_Master_Out(3167) <= \<const0>\;
  LOCKSTEP_Master_Out(3168) <= \<const0>\;
  LOCKSTEP_Master_Out(3169) <= \<const0>\;
  LOCKSTEP_Master_Out(3170) <= \<const0>\;
  LOCKSTEP_Master_Out(3171) <= \<const0>\;
  LOCKSTEP_Master_Out(3172) <= \<const0>\;
  LOCKSTEP_Master_Out(3173) <= \<const0>\;
  LOCKSTEP_Master_Out(3174) <= \<const0>\;
  LOCKSTEP_Master_Out(3175) <= \<const0>\;
  LOCKSTEP_Master_Out(3176) <= \<const0>\;
  LOCKSTEP_Master_Out(3177) <= \<const0>\;
  LOCKSTEP_Master_Out(3178) <= \<const0>\;
  LOCKSTEP_Master_Out(3179) <= \<const0>\;
  LOCKSTEP_Master_Out(3180) <= \<const0>\;
  LOCKSTEP_Master_Out(3181) <= \<const0>\;
  LOCKSTEP_Master_Out(3182) <= \<const0>\;
  LOCKSTEP_Master_Out(3183) <= \<const0>\;
  LOCKSTEP_Master_Out(3184) <= \<const0>\;
  LOCKSTEP_Master_Out(3185) <= \<const0>\;
  LOCKSTEP_Master_Out(3186) <= \<const0>\;
  LOCKSTEP_Master_Out(3187) <= \<const0>\;
  LOCKSTEP_Master_Out(3188) <= \<const0>\;
  LOCKSTEP_Master_Out(3189) <= \<const0>\;
  LOCKSTEP_Master_Out(3190) <= \<const0>\;
  LOCKSTEP_Master_Out(3191) <= \<const0>\;
  LOCKSTEP_Master_Out(3192) <= \<const0>\;
  LOCKSTEP_Master_Out(3193) <= \<const0>\;
  LOCKSTEP_Master_Out(3194) <= \<const0>\;
  LOCKSTEP_Master_Out(3195) <= \<const0>\;
  LOCKSTEP_Master_Out(3196) <= \<const0>\;
  LOCKSTEP_Master_Out(3197) <= \<const0>\;
  LOCKSTEP_Master_Out(3198) <= \<const0>\;
  LOCKSTEP_Master_Out(3199) <= \<const0>\;
  LOCKSTEP_Master_Out(3200) <= \<const0>\;
  LOCKSTEP_Master_Out(3201) <= \<const0>\;
  LOCKSTEP_Master_Out(3202) <= \<const0>\;
  LOCKSTEP_Master_Out(3203) <= \<const0>\;
  LOCKSTEP_Master_Out(3204) <= \<const0>\;
  LOCKSTEP_Master_Out(3205) <= \<const0>\;
  LOCKSTEP_Master_Out(3206) <= \<const0>\;
  LOCKSTEP_Master_Out(3207) <= \<const0>\;
  LOCKSTEP_Master_Out(3208) <= \<const0>\;
  LOCKSTEP_Master_Out(3209) <= \<const0>\;
  LOCKSTEP_Master_Out(3210) <= \<const0>\;
  LOCKSTEP_Master_Out(3211) <= \<const0>\;
  LOCKSTEP_Master_Out(3212) <= \<const0>\;
  LOCKSTEP_Master_Out(3213) <= \<const0>\;
  LOCKSTEP_Master_Out(3214) <= \<const0>\;
  LOCKSTEP_Master_Out(3215) <= \<const0>\;
  LOCKSTEP_Master_Out(3216) <= \<const0>\;
  LOCKSTEP_Master_Out(3217) <= \<const0>\;
  LOCKSTEP_Master_Out(3218) <= \<const0>\;
  LOCKSTEP_Master_Out(3219) <= \<const0>\;
  LOCKSTEP_Master_Out(3220) <= \<const0>\;
  LOCKSTEP_Master_Out(3221) <= \<const0>\;
  LOCKSTEP_Master_Out(3222) <= \<const0>\;
  LOCKSTEP_Master_Out(3223) <= \<const0>\;
  LOCKSTEP_Master_Out(3224) <= \<const0>\;
  LOCKSTEP_Master_Out(3225) <= \<const0>\;
  LOCKSTEP_Master_Out(3226) <= \<const0>\;
  LOCKSTEP_Master_Out(3227) <= \<const0>\;
  LOCKSTEP_Master_Out(3228) <= \<const0>\;
  LOCKSTEP_Master_Out(3229) <= \<const0>\;
  LOCKSTEP_Master_Out(3230) <= \<const0>\;
  LOCKSTEP_Master_Out(3231) <= \<const0>\;
  LOCKSTEP_Master_Out(3232) <= \<const0>\;
  LOCKSTEP_Master_Out(3233) <= \<const0>\;
  LOCKSTEP_Master_Out(3234) <= \<const0>\;
  LOCKSTEP_Master_Out(3235) <= \<const0>\;
  LOCKSTEP_Master_Out(3236) <= \<const0>\;
  LOCKSTEP_Master_Out(3237) <= \<const0>\;
  LOCKSTEP_Master_Out(3238) <= \<const0>\;
  LOCKSTEP_Master_Out(3239) <= \<const0>\;
  LOCKSTEP_Master_Out(3240) <= \<const0>\;
  LOCKSTEP_Master_Out(3241) <= \<const0>\;
  LOCKSTEP_Master_Out(3242) <= \<const0>\;
  LOCKSTEP_Master_Out(3243) <= \<const0>\;
  LOCKSTEP_Master_Out(3244) <= \<const0>\;
  LOCKSTEP_Master_Out(3245) <= \<const0>\;
  LOCKSTEP_Master_Out(3246) <= \<const0>\;
  LOCKSTEP_Master_Out(3247) <= \<const0>\;
  LOCKSTEP_Master_Out(3248) <= \<const0>\;
  LOCKSTEP_Master_Out(3249) <= \<const0>\;
  LOCKSTEP_Master_Out(3250) <= \<const0>\;
  LOCKSTEP_Master_Out(3251) <= \<const0>\;
  LOCKSTEP_Master_Out(3252) <= \<const0>\;
  LOCKSTEP_Master_Out(3253) <= \<const0>\;
  LOCKSTEP_Master_Out(3254) <= \<const0>\;
  LOCKSTEP_Master_Out(3255) <= \<const0>\;
  LOCKSTEP_Master_Out(3256) <= \<const0>\;
  LOCKSTEP_Master_Out(3257) <= \<const0>\;
  LOCKSTEP_Master_Out(3258) <= \<const0>\;
  LOCKSTEP_Master_Out(3259) <= \<const0>\;
  LOCKSTEP_Master_Out(3260) <= \<const0>\;
  LOCKSTEP_Master_Out(3261) <= \<const0>\;
  LOCKSTEP_Master_Out(3262) <= \<const0>\;
  LOCKSTEP_Master_Out(3263) <= \<const0>\;
  LOCKSTEP_Master_Out(3264) <= \<const0>\;
  LOCKSTEP_Master_Out(3265) <= \<const0>\;
  LOCKSTEP_Master_Out(3266) <= \<const0>\;
  LOCKSTEP_Master_Out(3267) <= \<const0>\;
  LOCKSTEP_Master_Out(3268) <= \<const0>\;
  LOCKSTEP_Master_Out(3269) <= \<const0>\;
  LOCKSTEP_Master_Out(3270) <= \<const0>\;
  LOCKSTEP_Master_Out(3271) <= \<const0>\;
  LOCKSTEP_Master_Out(3272) <= \<const0>\;
  LOCKSTEP_Master_Out(3273) <= \<const0>\;
  LOCKSTEP_Master_Out(3274) <= \<const0>\;
  LOCKSTEP_Master_Out(3275) <= \<const0>\;
  LOCKSTEP_Master_Out(3276) <= \<const0>\;
  LOCKSTEP_Master_Out(3277) <= \<const0>\;
  LOCKSTEP_Master_Out(3278) <= \<const0>\;
  LOCKSTEP_Master_Out(3279) <= \<const0>\;
  LOCKSTEP_Master_Out(3280) <= \<const0>\;
  LOCKSTEP_Master_Out(3281) <= \<const0>\;
  LOCKSTEP_Master_Out(3282) <= \<const0>\;
  LOCKSTEP_Master_Out(3283) <= \<const0>\;
  LOCKSTEP_Master_Out(3284) <= \<const0>\;
  LOCKSTEP_Master_Out(3285) <= \<const0>\;
  LOCKSTEP_Master_Out(3286) <= \<const0>\;
  LOCKSTEP_Master_Out(3287) <= \<const0>\;
  LOCKSTEP_Master_Out(3288) <= \<const0>\;
  LOCKSTEP_Master_Out(3289) <= \<const0>\;
  LOCKSTEP_Master_Out(3290) <= \<const0>\;
  LOCKSTEP_Master_Out(3291) <= \<const0>\;
  LOCKSTEP_Master_Out(3292) <= \<const0>\;
  LOCKSTEP_Master_Out(3293) <= \<const0>\;
  LOCKSTEP_Master_Out(3294) <= \<const0>\;
  LOCKSTEP_Master_Out(3295) <= \<const0>\;
  LOCKSTEP_Master_Out(3296) <= \<const0>\;
  LOCKSTEP_Master_Out(3297) <= \<const0>\;
  LOCKSTEP_Master_Out(3298) <= \<const0>\;
  LOCKSTEP_Master_Out(3299) <= \<const0>\;
  LOCKSTEP_Master_Out(3300) <= \<const0>\;
  LOCKSTEP_Master_Out(3301) <= \<const0>\;
  LOCKSTEP_Master_Out(3302) <= \<const0>\;
  LOCKSTEP_Master_Out(3303) <= \<const0>\;
  LOCKSTEP_Master_Out(3304) <= \<const0>\;
  LOCKSTEP_Master_Out(3305) <= \<const0>\;
  LOCKSTEP_Master_Out(3306) <= \<const0>\;
  LOCKSTEP_Master_Out(3307) <= \<const0>\;
  LOCKSTEP_Master_Out(3308) <= \<const0>\;
  LOCKSTEP_Master_Out(3309) <= \<const0>\;
  LOCKSTEP_Master_Out(3310) <= \<const0>\;
  LOCKSTEP_Master_Out(3311) <= \<const0>\;
  LOCKSTEP_Master_Out(3312) <= \<const0>\;
  LOCKSTEP_Master_Out(3313) <= \<const0>\;
  LOCKSTEP_Master_Out(3314) <= \<const0>\;
  LOCKSTEP_Master_Out(3315) <= \<const0>\;
  LOCKSTEP_Master_Out(3316) <= \<const0>\;
  LOCKSTEP_Master_Out(3317) <= \<const0>\;
  LOCKSTEP_Master_Out(3318) <= \<const0>\;
  LOCKSTEP_Master_Out(3319) <= \<const0>\;
  LOCKSTEP_Master_Out(3320) <= \<const0>\;
  LOCKSTEP_Master_Out(3321) <= \<const0>\;
  LOCKSTEP_Master_Out(3322) <= \<const0>\;
  LOCKSTEP_Master_Out(3323) <= \<const0>\;
  LOCKSTEP_Master_Out(3324) <= \<const0>\;
  LOCKSTEP_Master_Out(3325) <= \<const0>\;
  LOCKSTEP_Master_Out(3326) <= \<const0>\;
  LOCKSTEP_Master_Out(3327) <= \<const0>\;
  LOCKSTEP_Master_Out(3328) <= \<const0>\;
  LOCKSTEP_Master_Out(3329) <= \<const0>\;
  LOCKSTEP_Master_Out(3330) <= \<const0>\;
  LOCKSTEP_Master_Out(3331) <= \<const0>\;
  LOCKSTEP_Master_Out(3332) <= \<const0>\;
  LOCKSTEP_Master_Out(3333) <= \<const0>\;
  LOCKSTEP_Master_Out(3334) <= \<const0>\;
  LOCKSTEP_Master_Out(3335) <= \<const0>\;
  LOCKSTEP_Master_Out(3336) <= \<const0>\;
  LOCKSTEP_Master_Out(3337) <= \<const0>\;
  LOCKSTEP_Master_Out(3338) <= \<const0>\;
  LOCKSTEP_Master_Out(3339) <= \<const0>\;
  LOCKSTEP_Master_Out(3340) <= \<const0>\;
  LOCKSTEP_Master_Out(3341) <= \<const0>\;
  LOCKSTEP_Master_Out(3342) <= \<const0>\;
  LOCKSTEP_Master_Out(3343) <= \<const0>\;
  LOCKSTEP_Master_Out(3344) <= \<const0>\;
  LOCKSTEP_Master_Out(3345) <= \<const0>\;
  LOCKSTEP_Master_Out(3346) <= \<const0>\;
  LOCKSTEP_Master_Out(3347) <= \<const0>\;
  LOCKSTEP_Master_Out(3348) <= \<const0>\;
  LOCKSTEP_Master_Out(3349) <= \<const0>\;
  LOCKSTEP_Master_Out(3350) <= \<const0>\;
  LOCKSTEP_Master_Out(3351) <= \<const0>\;
  LOCKSTEP_Master_Out(3352) <= \<const0>\;
  LOCKSTEP_Master_Out(3353) <= \<const0>\;
  LOCKSTEP_Master_Out(3354) <= \<const0>\;
  LOCKSTEP_Master_Out(3355) <= \<const0>\;
  LOCKSTEP_Master_Out(3356) <= \<const0>\;
  LOCKSTEP_Master_Out(3357) <= \<const0>\;
  LOCKSTEP_Master_Out(3358) <= \<const0>\;
  LOCKSTEP_Master_Out(3359) <= \<const0>\;
  LOCKSTEP_Master_Out(3360) <= \<const0>\;
  LOCKSTEP_Master_Out(3361) <= \<const0>\;
  LOCKSTEP_Master_Out(3362) <= \<const0>\;
  LOCKSTEP_Master_Out(3363) <= \<const0>\;
  LOCKSTEP_Master_Out(3364) <= \<const0>\;
  LOCKSTEP_Master_Out(3365) <= \<const0>\;
  LOCKSTEP_Master_Out(3366) <= \<const0>\;
  LOCKSTEP_Master_Out(3367) <= \<const0>\;
  LOCKSTEP_Master_Out(3368) <= \<const0>\;
  LOCKSTEP_Master_Out(3369) <= \<const0>\;
  LOCKSTEP_Master_Out(3370) <= \<const0>\;
  LOCKSTEP_Master_Out(3371) <= \<const0>\;
  LOCKSTEP_Master_Out(3372) <= \<const0>\;
  LOCKSTEP_Master_Out(3373) <= \<const0>\;
  LOCKSTEP_Master_Out(3374) <= \<const0>\;
  LOCKSTEP_Master_Out(3375) <= \<const0>\;
  LOCKSTEP_Master_Out(3376) <= \<const0>\;
  LOCKSTEP_Master_Out(3377) <= \<const0>\;
  LOCKSTEP_Master_Out(3378) <= \<const0>\;
  LOCKSTEP_Master_Out(3379) <= \<const0>\;
  LOCKSTEP_Master_Out(3380) <= \<const0>\;
  LOCKSTEP_Master_Out(3381) <= \<const0>\;
  LOCKSTEP_Master_Out(3382) <= \<const0>\;
  LOCKSTEP_Master_Out(3383) <= \<const0>\;
  LOCKSTEP_Master_Out(3384) <= \<const0>\;
  LOCKSTEP_Master_Out(3385) <= \<const0>\;
  LOCKSTEP_Master_Out(3386) <= \<const0>\;
  LOCKSTEP_Master_Out(3387) <= \<const0>\;
  LOCKSTEP_Master_Out(3388) <= \<const0>\;
  LOCKSTEP_Master_Out(3389) <= \<const0>\;
  LOCKSTEP_Master_Out(3390) <= \<const0>\;
  LOCKSTEP_Master_Out(3391) <= \<const0>\;
  LOCKSTEP_Master_Out(3392) <= \<const0>\;
  LOCKSTEP_Master_Out(3393) <= \<const0>\;
  LOCKSTEP_Master_Out(3394) <= \<const0>\;
  LOCKSTEP_Master_Out(3395) <= \<const0>\;
  LOCKSTEP_Master_Out(3396) <= \<const0>\;
  LOCKSTEP_Master_Out(3397) <= \<const0>\;
  LOCKSTEP_Master_Out(3398) <= \<const0>\;
  LOCKSTEP_Master_Out(3399) <= \<const0>\;
  LOCKSTEP_Master_Out(3400) <= \<const0>\;
  LOCKSTEP_Master_Out(3401) <= \<const0>\;
  LOCKSTEP_Master_Out(3402) <= \<const0>\;
  LOCKSTEP_Master_Out(3403) <= \<const0>\;
  LOCKSTEP_Master_Out(3404) <= \<const0>\;
  LOCKSTEP_Master_Out(3405) <= \<const0>\;
  LOCKSTEP_Master_Out(3406) <= \<const0>\;
  LOCKSTEP_Master_Out(3407) <= \<const0>\;
  LOCKSTEP_Master_Out(3408) <= \<const0>\;
  LOCKSTEP_Master_Out(3409) <= \<const0>\;
  LOCKSTEP_Master_Out(3410) <= \<const0>\;
  LOCKSTEP_Master_Out(3411) <= \<const0>\;
  LOCKSTEP_Master_Out(3412) <= \<const0>\;
  LOCKSTEP_Master_Out(3413) <= \<const0>\;
  LOCKSTEP_Master_Out(3414) <= \<const0>\;
  LOCKSTEP_Master_Out(3415) <= \<const0>\;
  LOCKSTEP_Master_Out(3416) <= \<const0>\;
  LOCKSTEP_Master_Out(3417) <= \<const0>\;
  LOCKSTEP_Master_Out(3418) <= \<const0>\;
  LOCKSTEP_Master_Out(3419) <= \<const0>\;
  LOCKSTEP_Master_Out(3420) <= \<const0>\;
  LOCKSTEP_Master_Out(3421) <= \<const0>\;
  LOCKSTEP_Master_Out(3422) <= \<const0>\;
  LOCKSTEP_Master_Out(3423) <= \<const0>\;
  LOCKSTEP_Master_Out(3424) <= \<const0>\;
  LOCKSTEP_Master_Out(3425) <= \<const0>\;
  LOCKSTEP_Master_Out(3426) <= \<const0>\;
  LOCKSTEP_Master_Out(3427) <= \<const0>\;
  LOCKSTEP_Master_Out(3428) <= \<const0>\;
  LOCKSTEP_Master_Out(3429) <= \<const0>\;
  LOCKSTEP_Master_Out(3430) <= \<const0>\;
  LOCKSTEP_Master_Out(3431) <= \<const0>\;
  LOCKSTEP_Master_Out(3432) <= \<const0>\;
  LOCKSTEP_Master_Out(3433) <= \<const0>\;
  LOCKSTEP_Master_Out(3434) <= \<const0>\;
  LOCKSTEP_Master_Out(3435) <= \<const0>\;
  LOCKSTEP_Master_Out(3436) <= \<const0>\;
  LOCKSTEP_Master_Out(3437) <= \<const0>\;
  LOCKSTEP_Master_Out(3438) <= \<const0>\;
  LOCKSTEP_Master_Out(3439) <= \<const0>\;
  LOCKSTEP_Master_Out(3440) <= \<const0>\;
  LOCKSTEP_Master_Out(3441) <= \<const0>\;
  LOCKSTEP_Master_Out(3442) <= \<const0>\;
  LOCKSTEP_Master_Out(3443) <= \<const0>\;
  LOCKSTEP_Master_Out(3444) <= \<const0>\;
  LOCKSTEP_Master_Out(3445) <= \<const0>\;
  LOCKSTEP_Master_Out(3446) <= \<const0>\;
  LOCKSTEP_Master_Out(3447) <= \<const0>\;
  LOCKSTEP_Master_Out(3448) <= \<const0>\;
  LOCKSTEP_Master_Out(3449) <= \<const0>\;
  LOCKSTEP_Master_Out(3450) <= \<const0>\;
  LOCKSTEP_Master_Out(3451) <= \<const0>\;
  LOCKSTEP_Master_Out(3452) <= \<const0>\;
  LOCKSTEP_Master_Out(3453) <= \<const0>\;
  LOCKSTEP_Master_Out(3454) <= \<const0>\;
  LOCKSTEP_Master_Out(3455) <= \<const0>\;
  LOCKSTEP_Master_Out(3456) <= \<const0>\;
  LOCKSTEP_Master_Out(3457) <= \<const0>\;
  LOCKSTEP_Master_Out(3458) <= \<const0>\;
  LOCKSTEP_Master_Out(3459) <= \<const0>\;
  LOCKSTEP_Master_Out(3460) <= \<const0>\;
  LOCKSTEP_Master_Out(3461) <= \<const0>\;
  LOCKSTEP_Master_Out(3462) <= \<const0>\;
  LOCKSTEP_Master_Out(3463) <= \<const0>\;
  LOCKSTEP_Master_Out(3464) <= \<const0>\;
  LOCKSTEP_Master_Out(3465) <= \<const0>\;
  LOCKSTEP_Master_Out(3466) <= \<const0>\;
  LOCKSTEP_Master_Out(3467) <= \<const0>\;
  LOCKSTEP_Master_Out(3468) <= \<const0>\;
  LOCKSTEP_Master_Out(3469) <= \<const0>\;
  LOCKSTEP_Master_Out(3470) <= \<const0>\;
  LOCKSTEP_Master_Out(3471) <= \<const0>\;
  LOCKSTEP_Master_Out(3472) <= \<const0>\;
  LOCKSTEP_Master_Out(3473) <= \<const0>\;
  LOCKSTEP_Master_Out(3474) <= \<const0>\;
  LOCKSTEP_Master_Out(3475) <= \<const0>\;
  LOCKSTEP_Master_Out(3476) <= \<const0>\;
  LOCKSTEP_Master_Out(3477) <= \<const0>\;
  LOCKSTEP_Master_Out(3478) <= \<const0>\;
  LOCKSTEP_Master_Out(3479) <= \<const0>\;
  LOCKSTEP_Master_Out(3480) <= \<const0>\;
  LOCKSTEP_Master_Out(3481) <= \<const0>\;
  LOCKSTEP_Master_Out(3482) <= \<const0>\;
  LOCKSTEP_Master_Out(3483) <= \<const0>\;
  LOCKSTEP_Master_Out(3484) <= \<const0>\;
  LOCKSTEP_Master_Out(3485) <= \<const0>\;
  LOCKSTEP_Master_Out(3486) <= \<const0>\;
  LOCKSTEP_Master_Out(3487) <= \<const0>\;
  LOCKSTEP_Master_Out(3488) <= \<const0>\;
  LOCKSTEP_Master_Out(3489) <= \<const0>\;
  LOCKSTEP_Master_Out(3490) <= \<const0>\;
  LOCKSTEP_Master_Out(3491) <= \<const0>\;
  LOCKSTEP_Master_Out(3492) <= \<const0>\;
  LOCKSTEP_Master_Out(3493) <= \<const0>\;
  LOCKSTEP_Master_Out(3494) <= \<const0>\;
  LOCKSTEP_Master_Out(3495) <= \<const0>\;
  LOCKSTEP_Master_Out(3496) <= \<const0>\;
  LOCKSTEP_Master_Out(3497) <= \<const0>\;
  LOCKSTEP_Master_Out(3498) <= \<const0>\;
  LOCKSTEP_Master_Out(3499) <= \<const0>\;
  LOCKSTEP_Master_Out(3500) <= \<const0>\;
  LOCKSTEP_Master_Out(3501) <= \<const0>\;
  LOCKSTEP_Master_Out(3502) <= \<const0>\;
  LOCKSTEP_Master_Out(3503) <= \<const0>\;
  LOCKSTEP_Master_Out(3504) <= \<const0>\;
  LOCKSTEP_Master_Out(3505) <= \<const0>\;
  LOCKSTEP_Master_Out(3506) <= \<const0>\;
  LOCKSTEP_Master_Out(3507) <= \<const0>\;
  LOCKSTEP_Master_Out(3508) <= \<const0>\;
  LOCKSTEP_Master_Out(3509) <= \<const0>\;
  LOCKSTEP_Master_Out(3510) <= \<const0>\;
  LOCKSTEP_Master_Out(3511) <= \<const0>\;
  LOCKSTEP_Master_Out(3512) <= \<const0>\;
  LOCKSTEP_Master_Out(3513) <= \<const0>\;
  LOCKSTEP_Master_Out(3514) <= \<const0>\;
  LOCKSTEP_Master_Out(3515) <= \<const0>\;
  LOCKSTEP_Master_Out(3516) <= \<const0>\;
  LOCKSTEP_Master_Out(3517) <= \<const0>\;
  LOCKSTEP_Master_Out(3518) <= \<const0>\;
  LOCKSTEP_Master_Out(3519) <= \<const0>\;
  LOCKSTEP_Master_Out(3520) <= \<const0>\;
  LOCKSTEP_Master_Out(3521) <= \<const0>\;
  LOCKSTEP_Master_Out(3522) <= \<const0>\;
  LOCKSTEP_Master_Out(3523) <= \<const0>\;
  LOCKSTEP_Master_Out(3524) <= \<const0>\;
  LOCKSTEP_Master_Out(3525) <= \<const0>\;
  LOCKSTEP_Master_Out(3526) <= \<const0>\;
  LOCKSTEP_Master_Out(3527) <= \<const0>\;
  LOCKSTEP_Master_Out(3528) <= \<const0>\;
  LOCKSTEP_Master_Out(3529) <= \<const0>\;
  LOCKSTEP_Master_Out(3530) <= \<const0>\;
  LOCKSTEP_Master_Out(3531) <= \<const0>\;
  LOCKSTEP_Master_Out(3532) <= \<const0>\;
  LOCKSTEP_Master_Out(3533) <= \<const0>\;
  LOCKSTEP_Master_Out(3534) <= \<const0>\;
  LOCKSTEP_Master_Out(3535) <= \<const0>\;
  LOCKSTEP_Master_Out(3536) <= \<const0>\;
  LOCKSTEP_Master_Out(3537) <= \<const0>\;
  LOCKSTEP_Master_Out(3538) <= \<const0>\;
  LOCKSTEP_Master_Out(3539) <= \<const0>\;
  LOCKSTEP_Master_Out(3540) <= \<const0>\;
  LOCKSTEP_Master_Out(3541) <= \<const0>\;
  LOCKSTEP_Master_Out(3542) <= \<const0>\;
  LOCKSTEP_Master_Out(3543) <= \<const0>\;
  LOCKSTEP_Master_Out(3544) <= \<const0>\;
  LOCKSTEP_Master_Out(3545) <= \<const0>\;
  LOCKSTEP_Master_Out(3546) <= \<const0>\;
  LOCKSTEP_Master_Out(3547) <= \<const0>\;
  LOCKSTEP_Master_Out(3548) <= \<const0>\;
  LOCKSTEP_Master_Out(3549) <= \<const0>\;
  LOCKSTEP_Master_Out(3550) <= \<const0>\;
  LOCKSTEP_Master_Out(3551) <= \<const0>\;
  LOCKSTEP_Master_Out(3552) <= \<const0>\;
  LOCKSTEP_Master_Out(3553) <= \<const0>\;
  LOCKSTEP_Master_Out(3554) <= \<const0>\;
  LOCKSTEP_Master_Out(3555) <= \<const0>\;
  LOCKSTEP_Master_Out(3556) <= \<const0>\;
  LOCKSTEP_Master_Out(3557) <= \<const0>\;
  LOCKSTEP_Master_Out(3558) <= \<const0>\;
  LOCKSTEP_Master_Out(3559) <= \<const0>\;
  LOCKSTEP_Master_Out(3560) <= \<const0>\;
  LOCKSTEP_Master_Out(3561) <= \<const0>\;
  LOCKSTEP_Master_Out(3562) <= \<const0>\;
  LOCKSTEP_Master_Out(3563) <= \<const0>\;
  LOCKSTEP_Master_Out(3564) <= \<const0>\;
  LOCKSTEP_Master_Out(3565) <= \<const0>\;
  LOCKSTEP_Master_Out(3566) <= \<const0>\;
  LOCKSTEP_Master_Out(3567) <= \<const0>\;
  LOCKSTEP_Master_Out(3568) <= \<const0>\;
  LOCKSTEP_Master_Out(3569) <= \<const0>\;
  LOCKSTEP_Master_Out(3570) <= \<const0>\;
  LOCKSTEP_Master_Out(3571) <= \<const0>\;
  LOCKSTEP_Master_Out(3572) <= \<const0>\;
  LOCKSTEP_Master_Out(3573) <= \<const0>\;
  LOCKSTEP_Master_Out(3574) <= \<const0>\;
  LOCKSTEP_Master_Out(3575) <= \<const0>\;
  LOCKSTEP_Master_Out(3576) <= \<const0>\;
  LOCKSTEP_Master_Out(3577) <= \<const0>\;
  LOCKSTEP_Master_Out(3578) <= \<const0>\;
  LOCKSTEP_Master_Out(3579) <= \<const0>\;
  LOCKSTEP_Master_Out(3580) <= \<const0>\;
  LOCKSTEP_Master_Out(3581) <= \<const0>\;
  LOCKSTEP_Master_Out(3582) <= \<const0>\;
  LOCKSTEP_Master_Out(3583) <= \<const0>\;
  LOCKSTEP_Master_Out(3584) <= \<const0>\;
  LOCKSTEP_Master_Out(3585) <= \<const0>\;
  LOCKSTEP_Master_Out(3586) <= \<const0>\;
  LOCKSTEP_Master_Out(3587) <= \<const0>\;
  LOCKSTEP_Master_Out(3588) <= \<const0>\;
  LOCKSTEP_Master_Out(3589) <= \<const0>\;
  LOCKSTEP_Master_Out(3590) <= \<const0>\;
  LOCKSTEP_Master_Out(3591) <= \<const0>\;
  LOCKSTEP_Master_Out(3592) <= \<const0>\;
  LOCKSTEP_Master_Out(3593) <= \<const0>\;
  LOCKSTEP_Master_Out(3594) <= \<const0>\;
  LOCKSTEP_Master_Out(3595) <= \<const0>\;
  LOCKSTEP_Master_Out(3596) <= \<const0>\;
  LOCKSTEP_Master_Out(3597) <= \<const0>\;
  LOCKSTEP_Master_Out(3598) <= \<const0>\;
  LOCKSTEP_Master_Out(3599) <= \<const0>\;
  LOCKSTEP_Master_Out(3600) <= \<const0>\;
  LOCKSTEP_Master_Out(3601) <= \<const0>\;
  LOCKSTEP_Master_Out(3602) <= \<const0>\;
  LOCKSTEP_Master_Out(3603) <= \<const0>\;
  LOCKSTEP_Master_Out(3604) <= \<const0>\;
  LOCKSTEP_Master_Out(3605) <= \<const0>\;
  LOCKSTEP_Master_Out(3606) <= \<const0>\;
  LOCKSTEP_Master_Out(3607) <= \<const0>\;
  LOCKSTEP_Master_Out(3608) <= \<const0>\;
  LOCKSTEP_Master_Out(3609) <= \<const0>\;
  LOCKSTEP_Master_Out(3610) <= \<const0>\;
  LOCKSTEP_Master_Out(3611) <= \<const0>\;
  LOCKSTEP_Master_Out(3612) <= \<const0>\;
  LOCKSTEP_Master_Out(3613) <= \<const0>\;
  LOCKSTEP_Master_Out(3614) <= \<const0>\;
  LOCKSTEP_Master_Out(3615) <= \<const0>\;
  LOCKSTEP_Master_Out(3616) <= \<const0>\;
  LOCKSTEP_Master_Out(3617) <= \<const0>\;
  LOCKSTEP_Master_Out(3618) <= \<const0>\;
  LOCKSTEP_Master_Out(3619) <= \<const0>\;
  LOCKSTEP_Master_Out(3620) <= \<const0>\;
  LOCKSTEP_Master_Out(3621) <= \<const0>\;
  LOCKSTEP_Master_Out(3622) <= \<const0>\;
  LOCKSTEP_Master_Out(3623) <= \<const0>\;
  LOCKSTEP_Master_Out(3624) <= \<const0>\;
  LOCKSTEP_Master_Out(3625) <= \<const0>\;
  LOCKSTEP_Master_Out(3626) <= \<const0>\;
  LOCKSTEP_Master_Out(3627) <= \<const0>\;
  LOCKSTEP_Master_Out(3628) <= \<const0>\;
  LOCKSTEP_Master_Out(3629) <= \<const0>\;
  LOCKSTEP_Master_Out(3630) <= \<const0>\;
  LOCKSTEP_Master_Out(3631) <= \<const0>\;
  LOCKSTEP_Master_Out(3632) <= \<const0>\;
  LOCKSTEP_Master_Out(3633) <= \<const0>\;
  LOCKSTEP_Master_Out(3634) <= \<const0>\;
  LOCKSTEP_Master_Out(3635) <= \<const0>\;
  LOCKSTEP_Master_Out(3636) <= \<const0>\;
  LOCKSTEP_Master_Out(3637) <= \<const0>\;
  LOCKSTEP_Master_Out(3638) <= \<const0>\;
  LOCKSTEP_Master_Out(3639) <= \<const0>\;
  LOCKSTEP_Master_Out(3640) <= \<const0>\;
  LOCKSTEP_Master_Out(3641) <= \<const0>\;
  LOCKSTEP_Master_Out(3642) <= \<const0>\;
  LOCKSTEP_Master_Out(3643) <= \<const0>\;
  LOCKSTEP_Master_Out(3644) <= \<const0>\;
  LOCKSTEP_Master_Out(3645) <= \<const0>\;
  LOCKSTEP_Master_Out(3646) <= \<const0>\;
  LOCKSTEP_Master_Out(3647) <= \<const0>\;
  LOCKSTEP_Master_Out(3648) <= \<const0>\;
  LOCKSTEP_Master_Out(3649) <= \<const0>\;
  LOCKSTEP_Master_Out(3650) <= \<const0>\;
  LOCKSTEP_Master_Out(3651) <= \<const0>\;
  LOCKSTEP_Master_Out(3652) <= \<const0>\;
  LOCKSTEP_Master_Out(3653) <= \<const0>\;
  LOCKSTEP_Master_Out(3654) <= \<const0>\;
  LOCKSTEP_Master_Out(3655) <= \<const0>\;
  LOCKSTEP_Master_Out(3656) <= \<const0>\;
  LOCKSTEP_Master_Out(3657) <= \<const0>\;
  LOCKSTEP_Master_Out(3658) <= \<const0>\;
  LOCKSTEP_Master_Out(3659) <= \<const0>\;
  LOCKSTEP_Master_Out(3660) <= \<const0>\;
  LOCKSTEP_Master_Out(3661) <= \<const0>\;
  LOCKSTEP_Master_Out(3662) <= \<const0>\;
  LOCKSTEP_Master_Out(3663) <= \<const0>\;
  LOCKSTEP_Master_Out(3664) <= \<const0>\;
  LOCKSTEP_Master_Out(3665) <= \<const0>\;
  LOCKSTEP_Master_Out(3666) <= \<const0>\;
  LOCKSTEP_Master_Out(3667) <= \<const0>\;
  LOCKSTEP_Master_Out(3668) <= \<const0>\;
  LOCKSTEP_Master_Out(3669) <= \<const0>\;
  LOCKSTEP_Master_Out(3670) <= \<const0>\;
  LOCKSTEP_Master_Out(3671) <= \<const0>\;
  LOCKSTEP_Master_Out(3672) <= \<const0>\;
  LOCKSTEP_Master_Out(3673) <= \<const0>\;
  LOCKSTEP_Master_Out(3674) <= \<const0>\;
  LOCKSTEP_Master_Out(3675) <= \<const0>\;
  LOCKSTEP_Master_Out(3676) <= \<const0>\;
  LOCKSTEP_Master_Out(3677) <= \<const0>\;
  LOCKSTEP_Master_Out(3678) <= \<const0>\;
  LOCKSTEP_Master_Out(3679) <= \<const0>\;
  LOCKSTEP_Master_Out(3680) <= \<const0>\;
  LOCKSTEP_Master_Out(3681) <= \<const0>\;
  LOCKSTEP_Master_Out(3682) <= \<const0>\;
  LOCKSTEP_Master_Out(3683) <= \<const0>\;
  LOCKSTEP_Master_Out(3684) <= \<const0>\;
  LOCKSTEP_Master_Out(3685) <= \<const0>\;
  LOCKSTEP_Master_Out(3686) <= \<const0>\;
  LOCKSTEP_Master_Out(3687) <= \<const0>\;
  LOCKSTEP_Master_Out(3688) <= \<const0>\;
  LOCKSTEP_Master_Out(3689) <= \<const0>\;
  LOCKSTEP_Master_Out(3690) <= \<const0>\;
  LOCKSTEP_Master_Out(3691) <= \<const0>\;
  LOCKSTEP_Master_Out(3692) <= \<const0>\;
  LOCKSTEP_Master_Out(3693) <= \<const0>\;
  LOCKSTEP_Master_Out(3694) <= \<const0>\;
  LOCKSTEP_Master_Out(3695) <= \<const0>\;
  LOCKSTEP_Master_Out(3696) <= \<const0>\;
  LOCKSTEP_Master_Out(3697) <= \<const0>\;
  LOCKSTEP_Master_Out(3698) <= \<const0>\;
  LOCKSTEP_Master_Out(3699) <= \<const0>\;
  LOCKSTEP_Master_Out(3700) <= \<const0>\;
  LOCKSTEP_Master_Out(3701) <= \<const0>\;
  LOCKSTEP_Master_Out(3702) <= \<const0>\;
  LOCKSTEP_Master_Out(3703) <= \<const0>\;
  LOCKSTEP_Master_Out(3704) <= \<const0>\;
  LOCKSTEP_Master_Out(3705) <= \<const0>\;
  LOCKSTEP_Master_Out(3706) <= \<const0>\;
  LOCKSTEP_Master_Out(3707) <= \<const0>\;
  LOCKSTEP_Master_Out(3708) <= \<const0>\;
  LOCKSTEP_Master_Out(3709) <= \<const0>\;
  LOCKSTEP_Master_Out(3710) <= \<const0>\;
  LOCKSTEP_Master_Out(3711) <= \<const0>\;
  LOCKSTEP_Master_Out(3712) <= \<const0>\;
  LOCKSTEP_Master_Out(3713) <= \<const0>\;
  LOCKSTEP_Master_Out(3714) <= \<const0>\;
  LOCKSTEP_Master_Out(3715) <= \<const0>\;
  LOCKSTEP_Master_Out(3716) <= \<const0>\;
  LOCKSTEP_Master_Out(3717) <= \<const0>\;
  LOCKSTEP_Master_Out(3718) <= \<const0>\;
  LOCKSTEP_Master_Out(3719) <= \<const0>\;
  LOCKSTEP_Master_Out(3720) <= \<const0>\;
  LOCKSTEP_Master_Out(3721) <= \<const0>\;
  LOCKSTEP_Master_Out(3722) <= \<const0>\;
  LOCKSTEP_Master_Out(3723) <= \<const0>\;
  LOCKSTEP_Master_Out(3724) <= \<const0>\;
  LOCKSTEP_Master_Out(3725) <= \<const0>\;
  LOCKSTEP_Master_Out(3726) <= \<const0>\;
  LOCKSTEP_Master_Out(3727) <= \<const0>\;
  LOCKSTEP_Master_Out(3728) <= \<const0>\;
  LOCKSTEP_Master_Out(3729) <= \<const0>\;
  LOCKSTEP_Master_Out(3730) <= \<const0>\;
  LOCKSTEP_Master_Out(3731) <= \<const0>\;
  LOCKSTEP_Master_Out(3732) <= \<const0>\;
  LOCKSTEP_Master_Out(3733) <= \<const0>\;
  LOCKSTEP_Master_Out(3734) <= \<const0>\;
  LOCKSTEP_Master_Out(3735) <= \<const0>\;
  LOCKSTEP_Master_Out(3736) <= \<const0>\;
  LOCKSTEP_Master_Out(3737) <= \<const0>\;
  LOCKSTEP_Master_Out(3738) <= \<const0>\;
  LOCKSTEP_Master_Out(3739) <= \<const0>\;
  LOCKSTEP_Master_Out(3740) <= \<const0>\;
  LOCKSTEP_Master_Out(3741) <= \<const0>\;
  LOCKSTEP_Master_Out(3742) <= \<const0>\;
  LOCKSTEP_Master_Out(3743) <= \<const0>\;
  LOCKSTEP_Master_Out(3744) <= \<const0>\;
  LOCKSTEP_Master_Out(3745) <= \<const0>\;
  LOCKSTEP_Master_Out(3746) <= \<const0>\;
  LOCKSTEP_Master_Out(3747) <= \<const0>\;
  LOCKSTEP_Master_Out(3748) <= \<const0>\;
  LOCKSTEP_Master_Out(3749) <= \<const0>\;
  LOCKSTEP_Master_Out(3750) <= \<const0>\;
  LOCKSTEP_Master_Out(3751) <= \<const0>\;
  LOCKSTEP_Master_Out(3752) <= \<const0>\;
  LOCKSTEP_Master_Out(3753) <= \<const0>\;
  LOCKSTEP_Master_Out(3754) <= \<const0>\;
  LOCKSTEP_Master_Out(3755) <= \<const0>\;
  LOCKSTEP_Master_Out(3756) <= \<const0>\;
  LOCKSTEP_Master_Out(3757) <= \<const0>\;
  LOCKSTEP_Master_Out(3758) <= \<const0>\;
  LOCKSTEP_Master_Out(3759) <= \<const0>\;
  LOCKSTEP_Master_Out(3760) <= \<const0>\;
  LOCKSTEP_Master_Out(3761) <= \<const0>\;
  LOCKSTEP_Master_Out(3762) <= \<const0>\;
  LOCKSTEP_Master_Out(3763) <= \<const0>\;
  LOCKSTEP_Master_Out(3764) <= \<const0>\;
  LOCKSTEP_Master_Out(3765) <= \<const0>\;
  LOCKSTEP_Master_Out(3766) <= \<const0>\;
  LOCKSTEP_Master_Out(3767) <= \<const0>\;
  LOCKSTEP_Master_Out(3768) <= \<const0>\;
  LOCKSTEP_Master_Out(3769) <= \<const0>\;
  LOCKSTEP_Master_Out(3770) <= \<const0>\;
  LOCKSTEP_Master_Out(3771) <= \<const0>\;
  LOCKSTEP_Master_Out(3772) <= \<const0>\;
  LOCKSTEP_Master_Out(3773) <= \<const0>\;
  LOCKSTEP_Master_Out(3774) <= \<const0>\;
  LOCKSTEP_Master_Out(3775) <= \<const0>\;
  LOCKSTEP_Master_Out(3776) <= \<const0>\;
  LOCKSTEP_Master_Out(3777) <= \<const0>\;
  LOCKSTEP_Master_Out(3778) <= \<const0>\;
  LOCKSTEP_Master_Out(3779) <= \<const0>\;
  LOCKSTEP_Master_Out(3780) <= \<const0>\;
  LOCKSTEP_Master_Out(3781) <= \<const0>\;
  LOCKSTEP_Master_Out(3782) <= \<const0>\;
  LOCKSTEP_Master_Out(3783) <= \<const0>\;
  LOCKSTEP_Master_Out(3784) <= \<const0>\;
  LOCKSTEP_Master_Out(3785) <= \<const0>\;
  LOCKSTEP_Master_Out(3786) <= \<const0>\;
  LOCKSTEP_Master_Out(3787) <= \<const0>\;
  LOCKSTEP_Master_Out(3788) <= \<const0>\;
  LOCKSTEP_Master_Out(3789) <= \<const0>\;
  LOCKSTEP_Master_Out(3790) <= \<const0>\;
  LOCKSTEP_Master_Out(3791) <= \<const0>\;
  LOCKSTEP_Master_Out(3792) <= \<const0>\;
  LOCKSTEP_Master_Out(3793) <= \<const0>\;
  LOCKSTEP_Master_Out(3794) <= \<const0>\;
  LOCKSTEP_Master_Out(3795) <= \<const0>\;
  LOCKSTEP_Master_Out(3796) <= \<const0>\;
  LOCKSTEP_Master_Out(3797) <= \<const0>\;
  LOCKSTEP_Master_Out(3798) <= \<const0>\;
  LOCKSTEP_Master_Out(3799) <= \<const0>\;
  LOCKSTEP_Master_Out(3800) <= \<const0>\;
  LOCKSTEP_Master_Out(3801) <= \<const0>\;
  LOCKSTEP_Master_Out(3802) <= \<const0>\;
  LOCKSTEP_Master_Out(3803) <= \<const0>\;
  LOCKSTEP_Master_Out(3804) <= \<const0>\;
  LOCKSTEP_Master_Out(3805) <= \<const0>\;
  LOCKSTEP_Master_Out(3806) <= \<const0>\;
  LOCKSTEP_Master_Out(3807) <= \<const0>\;
  LOCKSTEP_Master_Out(3808) <= \<const0>\;
  LOCKSTEP_Master_Out(3809) <= \<const0>\;
  LOCKSTEP_Master_Out(3810) <= \<const0>\;
  LOCKSTEP_Master_Out(3811) <= \<const0>\;
  LOCKSTEP_Master_Out(3812) <= \<const0>\;
  LOCKSTEP_Master_Out(3813) <= \<const0>\;
  LOCKSTEP_Master_Out(3814) <= \<const0>\;
  LOCKSTEP_Master_Out(3815) <= \<const0>\;
  LOCKSTEP_Master_Out(3816) <= \<const0>\;
  LOCKSTEP_Master_Out(3817) <= \<const0>\;
  LOCKSTEP_Master_Out(3818) <= \<const0>\;
  LOCKSTEP_Master_Out(3819) <= \<const0>\;
  LOCKSTEP_Master_Out(3820) <= \<const0>\;
  LOCKSTEP_Master_Out(3821) <= \<const0>\;
  LOCKSTEP_Master_Out(3822) <= \<const0>\;
  LOCKSTEP_Master_Out(3823) <= \<const0>\;
  LOCKSTEP_Master_Out(3824) <= \<const0>\;
  LOCKSTEP_Master_Out(3825) <= \<const0>\;
  LOCKSTEP_Master_Out(3826) <= \<const0>\;
  LOCKSTEP_Master_Out(3827) <= \<const0>\;
  LOCKSTEP_Master_Out(3828) <= \<const0>\;
  LOCKSTEP_Master_Out(3829) <= \<const0>\;
  LOCKSTEP_Master_Out(3830) <= \<const0>\;
  LOCKSTEP_Master_Out(3831) <= \<const0>\;
  LOCKSTEP_Master_Out(3832) <= \<const0>\;
  LOCKSTEP_Master_Out(3833) <= \<const0>\;
  LOCKSTEP_Master_Out(3834) <= \<const0>\;
  LOCKSTEP_Master_Out(3835) <= \<const0>\;
  LOCKSTEP_Master_Out(3836) <= \<const0>\;
  LOCKSTEP_Master_Out(3837) <= \<const0>\;
  LOCKSTEP_Master_Out(3838) <= \<const0>\;
  LOCKSTEP_Master_Out(3839) <= \<const0>\;
  LOCKSTEP_Master_Out(3840) <= \<const0>\;
  LOCKSTEP_Master_Out(3841) <= \<const0>\;
  LOCKSTEP_Master_Out(3842) <= \<const0>\;
  LOCKSTEP_Master_Out(3843) <= \<const0>\;
  LOCKSTEP_Master_Out(3844) <= \<const0>\;
  LOCKSTEP_Master_Out(3845) <= \<const0>\;
  LOCKSTEP_Master_Out(3846) <= \<const0>\;
  LOCKSTEP_Master_Out(3847) <= \<const0>\;
  LOCKSTEP_Master_Out(3848) <= \<const0>\;
  LOCKSTEP_Master_Out(3849) <= \<const0>\;
  LOCKSTEP_Master_Out(3850) <= \<const0>\;
  LOCKSTEP_Master_Out(3851) <= \<const0>\;
  LOCKSTEP_Master_Out(3852) <= \<const0>\;
  LOCKSTEP_Master_Out(3853) <= \<const0>\;
  LOCKSTEP_Master_Out(3854) <= \<const0>\;
  LOCKSTEP_Master_Out(3855) <= \<const0>\;
  LOCKSTEP_Master_Out(3856) <= \<const0>\;
  LOCKSTEP_Master_Out(3857) <= \<const0>\;
  LOCKSTEP_Master_Out(3858) <= \<const0>\;
  LOCKSTEP_Master_Out(3859) <= \<const0>\;
  LOCKSTEP_Master_Out(3860) <= \<const0>\;
  LOCKSTEP_Master_Out(3861) <= \<const0>\;
  LOCKSTEP_Master_Out(3862) <= \<const0>\;
  LOCKSTEP_Master_Out(3863) <= \<const0>\;
  LOCKSTEP_Master_Out(3864) <= \<const0>\;
  LOCKSTEP_Master_Out(3865) <= \<const0>\;
  LOCKSTEP_Master_Out(3866) <= \<const0>\;
  LOCKSTEP_Master_Out(3867) <= \<const0>\;
  LOCKSTEP_Master_Out(3868) <= \<const0>\;
  LOCKSTEP_Master_Out(3869) <= \<const0>\;
  LOCKSTEP_Master_Out(3870) <= \<const0>\;
  LOCKSTEP_Master_Out(3871) <= \<const0>\;
  LOCKSTEP_Master_Out(3872) <= \<const0>\;
  LOCKSTEP_Master_Out(3873) <= \<const0>\;
  LOCKSTEP_Master_Out(3874) <= \<const0>\;
  LOCKSTEP_Master_Out(3875) <= \<const0>\;
  LOCKSTEP_Master_Out(3876) <= \<const0>\;
  LOCKSTEP_Master_Out(3877) <= \<const0>\;
  LOCKSTEP_Master_Out(3878) <= \<const0>\;
  LOCKSTEP_Master_Out(3879) <= \<const0>\;
  LOCKSTEP_Master_Out(3880) <= \<const0>\;
  LOCKSTEP_Master_Out(3881) <= \<const0>\;
  LOCKSTEP_Master_Out(3882) <= \<const0>\;
  LOCKSTEP_Master_Out(3883) <= \<const0>\;
  LOCKSTEP_Master_Out(3884) <= \<const0>\;
  LOCKSTEP_Master_Out(3885) <= \<const0>\;
  LOCKSTEP_Master_Out(3886) <= \<const0>\;
  LOCKSTEP_Master_Out(3887) <= \<const0>\;
  LOCKSTEP_Master_Out(3888) <= \<const0>\;
  LOCKSTEP_Master_Out(3889) <= \<const0>\;
  LOCKSTEP_Master_Out(3890) <= \<const0>\;
  LOCKSTEP_Master_Out(3891) <= \<const0>\;
  LOCKSTEP_Master_Out(3892) <= \<const0>\;
  LOCKSTEP_Master_Out(3893) <= \<const0>\;
  LOCKSTEP_Master_Out(3894) <= \<const0>\;
  LOCKSTEP_Master_Out(3895) <= \<const0>\;
  LOCKSTEP_Master_Out(3896) <= \<const0>\;
  LOCKSTEP_Master_Out(3897) <= \<const0>\;
  LOCKSTEP_Master_Out(3898) <= \<const0>\;
  LOCKSTEP_Master_Out(3899) <= \<const0>\;
  LOCKSTEP_Master_Out(3900) <= \<const0>\;
  LOCKSTEP_Master_Out(3901) <= \<const0>\;
  LOCKSTEP_Master_Out(3902) <= \<const0>\;
  LOCKSTEP_Master_Out(3903) <= \<const0>\;
  LOCKSTEP_Master_Out(3904) <= \<const0>\;
  LOCKSTEP_Master_Out(3905) <= \<const0>\;
  LOCKSTEP_Master_Out(3906) <= \<const0>\;
  LOCKSTEP_Master_Out(3907) <= \<const0>\;
  LOCKSTEP_Master_Out(3908) <= \<const0>\;
  LOCKSTEP_Master_Out(3909) <= \<const0>\;
  LOCKSTEP_Master_Out(3910) <= \<const0>\;
  LOCKSTEP_Master_Out(3911) <= \<const0>\;
  LOCKSTEP_Master_Out(3912) <= \<const0>\;
  LOCKSTEP_Master_Out(3913) <= \<const0>\;
  LOCKSTEP_Master_Out(3914) <= \<const0>\;
  LOCKSTEP_Master_Out(3915) <= \<const0>\;
  LOCKSTEP_Master_Out(3916) <= \<const0>\;
  LOCKSTEP_Master_Out(3917) <= \<const0>\;
  LOCKSTEP_Master_Out(3918) <= \<const0>\;
  LOCKSTEP_Master_Out(3919) <= \<const0>\;
  LOCKSTEP_Master_Out(3920) <= \<const0>\;
  LOCKSTEP_Master_Out(3921) <= \<const0>\;
  LOCKSTEP_Master_Out(3922) <= \<const0>\;
  LOCKSTEP_Master_Out(3923) <= \<const0>\;
  LOCKSTEP_Master_Out(3924) <= \<const0>\;
  LOCKSTEP_Master_Out(3925) <= \<const0>\;
  LOCKSTEP_Master_Out(3926) <= \<const0>\;
  LOCKSTEP_Master_Out(3927) <= \<const0>\;
  LOCKSTEP_Master_Out(3928) <= \<const0>\;
  LOCKSTEP_Master_Out(3929) <= \<const0>\;
  LOCKSTEP_Master_Out(3930) <= \<const0>\;
  LOCKSTEP_Master_Out(3931) <= \<const0>\;
  LOCKSTEP_Master_Out(3932) <= \<const0>\;
  LOCKSTEP_Master_Out(3933) <= \<const0>\;
  LOCKSTEP_Master_Out(3934) <= \<const0>\;
  LOCKSTEP_Master_Out(3935) <= \<const0>\;
  LOCKSTEP_Master_Out(3936) <= \<const0>\;
  LOCKSTEP_Master_Out(3937) <= \<const0>\;
  LOCKSTEP_Master_Out(3938) <= \<const0>\;
  LOCKSTEP_Master_Out(3939) <= \<const0>\;
  LOCKSTEP_Master_Out(3940) <= \<const0>\;
  LOCKSTEP_Master_Out(3941) <= \<const0>\;
  LOCKSTEP_Master_Out(3942) <= \<const0>\;
  LOCKSTEP_Master_Out(3943) <= \<const0>\;
  LOCKSTEP_Master_Out(3944) <= \<const0>\;
  LOCKSTEP_Master_Out(3945) <= \<const0>\;
  LOCKSTEP_Master_Out(3946) <= \<const0>\;
  LOCKSTEP_Master_Out(3947) <= \<const0>\;
  LOCKSTEP_Master_Out(3948) <= \<const0>\;
  LOCKSTEP_Master_Out(3949) <= \<const0>\;
  LOCKSTEP_Master_Out(3950) <= \<const0>\;
  LOCKSTEP_Master_Out(3951) <= \<const0>\;
  LOCKSTEP_Master_Out(3952) <= \<const0>\;
  LOCKSTEP_Master_Out(3953) <= \<const0>\;
  LOCKSTEP_Master_Out(3954) <= \<const0>\;
  LOCKSTEP_Master_Out(3955) <= \<const0>\;
  LOCKSTEP_Master_Out(3956) <= \<const0>\;
  LOCKSTEP_Master_Out(3957) <= \<const0>\;
  LOCKSTEP_Master_Out(3958) <= \<const0>\;
  LOCKSTEP_Master_Out(3959) <= \<const0>\;
  LOCKSTEP_Master_Out(3960) <= \<const0>\;
  LOCKSTEP_Master_Out(3961) <= \<const0>\;
  LOCKSTEP_Master_Out(3962) <= \<const0>\;
  LOCKSTEP_Master_Out(3963) <= \<const0>\;
  LOCKSTEP_Master_Out(3964) <= \<const0>\;
  LOCKSTEP_Master_Out(3965) <= \<const0>\;
  LOCKSTEP_Master_Out(3966) <= \<const0>\;
  LOCKSTEP_Master_Out(3967) <= \<const0>\;
  LOCKSTEP_Master_Out(3968) <= \<const0>\;
  LOCKSTEP_Master_Out(3969) <= \<const0>\;
  LOCKSTEP_Master_Out(3970) <= \<const0>\;
  LOCKSTEP_Master_Out(3971) <= \<const0>\;
  LOCKSTEP_Master_Out(3972) <= \<const0>\;
  LOCKSTEP_Master_Out(3973) <= \<const0>\;
  LOCKSTEP_Master_Out(3974) <= \<const0>\;
  LOCKSTEP_Master_Out(3975) <= \<const0>\;
  LOCKSTEP_Master_Out(3976) <= \<const0>\;
  LOCKSTEP_Master_Out(3977) <= \<const0>\;
  LOCKSTEP_Master_Out(3978) <= \<const0>\;
  LOCKSTEP_Master_Out(3979) <= \<const0>\;
  LOCKSTEP_Master_Out(3980) <= \<const0>\;
  LOCKSTEP_Master_Out(3981) <= \<const0>\;
  LOCKSTEP_Master_Out(3982) <= \<const0>\;
  LOCKSTEP_Master_Out(3983) <= \<const0>\;
  LOCKSTEP_Master_Out(3984) <= \<const0>\;
  LOCKSTEP_Master_Out(3985) <= \<const0>\;
  LOCKSTEP_Master_Out(3986) <= \<const0>\;
  LOCKSTEP_Master_Out(3987) <= \<const0>\;
  LOCKSTEP_Master_Out(3988) <= \<const0>\;
  LOCKSTEP_Master_Out(3989) <= \<const0>\;
  LOCKSTEP_Master_Out(3990) <= \<const0>\;
  LOCKSTEP_Master_Out(3991) <= \<const0>\;
  LOCKSTEP_Master_Out(3992) <= \<const0>\;
  LOCKSTEP_Master_Out(3993) <= \<const0>\;
  LOCKSTEP_Master_Out(3994) <= \<const0>\;
  LOCKSTEP_Master_Out(3995) <= \<const0>\;
  LOCKSTEP_Master_Out(3996) <= \<const0>\;
  LOCKSTEP_Master_Out(3997) <= \<const0>\;
  LOCKSTEP_Master_Out(3998) <= \<const0>\;
  LOCKSTEP_Master_Out(3999) <= \<const0>\;
  LOCKSTEP_Master_Out(4000) <= \<const0>\;
  LOCKSTEP_Master_Out(4001) <= \<const0>\;
  LOCKSTEP_Master_Out(4002) <= \<const0>\;
  LOCKSTEP_Master_Out(4003) <= \<const0>\;
  LOCKSTEP_Master_Out(4004) <= \<const0>\;
  LOCKSTEP_Master_Out(4005) <= \<const0>\;
  LOCKSTEP_Master_Out(4006) <= \<const0>\;
  LOCKSTEP_Master_Out(4007) <= \<const0>\;
  LOCKSTEP_Master_Out(4008) <= \<const0>\;
  LOCKSTEP_Master_Out(4009) <= \<const0>\;
  LOCKSTEP_Master_Out(4010) <= \<const0>\;
  LOCKSTEP_Master_Out(4011) <= \<const0>\;
  LOCKSTEP_Master_Out(4012) <= \<const0>\;
  LOCKSTEP_Master_Out(4013) <= \<const0>\;
  LOCKSTEP_Master_Out(4014) <= \<const0>\;
  LOCKSTEP_Master_Out(4015) <= \<const0>\;
  LOCKSTEP_Master_Out(4016) <= \<const0>\;
  LOCKSTEP_Master_Out(4017) <= \<const0>\;
  LOCKSTEP_Master_Out(4018) <= \<const0>\;
  LOCKSTEP_Master_Out(4019) <= \<const0>\;
  LOCKSTEP_Master_Out(4020) <= \<const0>\;
  LOCKSTEP_Master_Out(4021) <= \<const0>\;
  LOCKSTEP_Master_Out(4022) <= \<const0>\;
  LOCKSTEP_Master_Out(4023) <= \<const0>\;
  LOCKSTEP_Master_Out(4024) <= \<const0>\;
  LOCKSTEP_Master_Out(4025) <= \<const0>\;
  LOCKSTEP_Master_Out(4026) <= \<const0>\;
  LOCKSTEP_Master_Out(4027) <= \<const0>\;
  LOCKSTEP_Master_Out(4028) <= \<const0>\;
  LOCKSTEP_Master_Out(4029) <= \<const0>\;
  LOCKSTEP_Master_Out(4030) <= \<const0>\;
  LOCKSTEP_Master_Out(4031) <= \<const0>\;
  LOCKSTEP_Master_Out(4032) <= \<const0>\;
  LOCKSTEP_Master_Out(4033) <= \<const0>\;
  LOCKSTEP_Master_Out(4034) <= \<const0>\;
  LOCKSTEP_Master_Out(4035) <= \<const0>\;
  LOCKSTEP_Master_Out(4036) <= \<const0>\;
  LOCKSTEP_Master_Out(4037) <= \<const0>\;
  LOCKSTEP_Master_Out(4038) <= \<const0>\;
  LOCKSTEP_Master_Out(4039) <= \<const0>\;
  LOCKSTEP_Master_Out(4040) <= \<const0>\;
  LOCKSTEP_Master_Out(4041) <= \<const0>\;
  LOCKSTEP_Master_Out(4042) <= \<const0>\;
  LOCKSTEP_Master_Out(4043) <= \<const0>\;
  LOCKSTEP_Master_Out(4044) <= \<const0>\;
  LOCKSTEP_Master_Out(4045) <= \<const0>\;
  LOCKSTEP_Master_Out(4046) <= \<const0>\;
  LOCKSTEP_Master_Out(4047) <= \<const0>\;
  LOCKSTEP_Master_Out(4048) <= \<const0>\;
  LOCKSTEP_Master_Out(4049) <= \<const0>\;
  LOCKSTEP_Master_Out(4050) <= \<const0>\;
  LOCKSTEP_Master_Out(4051) <= \<const0>\;
  LOCKSTEP_Master_Out(4052) <= \<const0>\;
  LOCKSTEP_Master_Out(4053) <= \<const0>\;
  LOCKSTEP_Master_Out(4054) <= \<const0>\;
  LOCKSTEP_Master_Out(4055) <= \<const0>\;
  LOCKSTEP_Master_Out(4056) <= \<const0>\;
  LOCKSTEP_Master_Out(4057) <= \<const0>\;
  LOCKSTEP_Master_Out(4058) <= \<const0>\;
  LOCKSTEP_Master_Out(4059) <= \<const0>\;
  LOCKSTEP_Master_Out(4060) <= \<const0>\;
  LOCKSTEP_Master_Out(4061) <= \<const0>\;
  LOCKSTEP_Master_Out(4062) <= \<const0>\;
  LOCKSTEP_Master_Out(4063) <= \<const0>\;
  LOCKSTEP_Master_Out(4064) <= \<const0>\;
  LOCKSTEP_Master_Out(4065) <= \<const0>\;
  LOCKSTEP_Master_Out(4066) <= \<const0>\;
  LOCKSTEP_Master_Out(4067) <= \<const0>\;
  LOCKSTEP_Master_Out(4068) <= \<const0>\;
  LOCKSTEP_Master_Out(4069) <= \<const0>\;
  LOCKSTEP_Master_Out(4070) <= \<const0>\;
  LOCKSTEP_Master_Out(4071) <= \<const0>\;
  LOCKSTEP_Master_Out(4072) <= \<const0>\;
  LOCKSTEP_Master_Out(4073) <= \<const0>\;
  LOCKSTEP_Master_Out(4074) <= \<const0>\;
  LOCKSTEP_Master_Out(4075) <= \<const0>\;
  LOCKSTEP_Master_Out(4076) <= \<const0>\;
  LOCKSTEP_Master_Out(4077) <= \<const0>\;
  LOCKSTEP_Master_Out(4078) <= \<const0>\;
  LOCKSTEP_Master_Out(4079) <= \<const0>\;
  LOCKSTEP_Master_Out(4080) <= \<const0>\;
  LOCKSTEP_Master_Out(4081) <= \<const0>\;
  LOCKSTEP_Master_Out(4082) <= \<const0>\;
  LOCKSTEP_Master_Out(4083) <= \<const0>\;
  LOCKSTEP_Master_Out(4084) <= \<const0>\;
  LOCKSTEP_Master_Out(4085) <= \<const0>\;
  LOCKSTEP_Master_Out(4086) <= \<const0>\;
  LOCKSTEP_Master_Out(4087) <= \<const0>\;
  LOCKSTEP_Master_Out(4088) <= \<const0>\;
  LOCKSTEP_Master_Out(4089) <= \<const0>\;
  LOCKSTEP_Master_Out(4090) <= \<const0>\;
  LOCKSTEP_Master_Out(4091) <= \<const0>\;
  LOCKSTEP_Master_Out(4092) <= \<const0>\;
  LOCKSTEP_Master_Out(4093) <= \<const0>\;
  LOCKSTEP_Master_Out(4094) <= \<const0>\;
  LOCKSTEP_Master_Out(4095) <= \<const0>\;
  LOCKSTEP_Out(0) <= \^lockstep_out\(3228);
  LOCKSTEP_Out(1) <= \<const0>\;
  LOCKSTEP_Out(2 to 35) <= \^lockstep_out\(2 to 35);
  LOCKSTEP_Out(36) <= \<const0>\;
  LOCKSTEP_Out(37) <= \<const0>\;
  LOCKSTEP_Out(38) <= \<const0>\;
  LOCKSTEP_Out(39) <= \<const0>\;
  LOCKSTEP_Out(40) <= \<const0>\;
  LOCKSTEP_Out(41) <= \<const0>\;
  LOCKSTEP_Out(42) <= \<const0>\;
  LOCKSTEP_Out(43) <= \<const0>\;
  LOCKSTEP_Out(44) <= \<const0>\;
  LOCKSTEP_Out(45) <= \<const0>\;
  LOCKSTEP_Out(46) <= \<const0>\;
  LOCKSTEP_Out(47) <= \<const0>\;
  LOCKSTEP_Out(48) <= \<const0>\;
  LOCKSTEP_Out(49) <= \<const0>\;
  LOCKSTEP_Out(50) <= \<const0>\;
  LOCKSTEP_Out(51) <= \<const0>\;
  LOCKSTEP_Out(52) <= \<const0>\;
  LOCKSTEP_Out(53) <= \<const0>\;
  LOCKSTEP_Out(54) <= \<const0>\;
  LOCKSTEP_Out(55) <= \<const0>\;
  LOCKSTEP_Out(56) <= \<const0>\;
  LOCKSTEP_Out(57) <= \<const0>\;
  LOCKSTEP_Out(58) <= \<const0>\;
  LOCKSTEP_Out(59) <= \<const0>\;
  LOCKSTEP_Out(60) <= \<const0>\;
  LOCKSTEP_Out(61) <= \<const0>\;
  LOCKSTEP_Out(62) <= \<const0>\;
  LOCKSTEP_Out(63) <= \<const0>\;
  LOCKSTEP_Out(64) <= \<const0>\;
  LOCKSTEP_Out(65) <= \<const0>\;
  LOCKSTEP_Out(66) <= \<const0>\;
  LOCKSTEP_Out(67) <= \<const0>\;
  LOCKSTEP_Out(68 to 99) <= \^lockstep_out\(68 to 99);
  LOCKSTEP_Out(100) <= \<const0>\;
  LOCKSTEP_Out(101) <= \<const0>\;
  LOCKSTEP_Out(102) <= \<const0>\;
  LOCKSTEP_Out(103) <= \<const0>\;
  LOCKSTEP_Out(104) <= \<const0>\;
  LOCKSTEP_Out(105) <= \<const0>\;
  LOCKSTEP_Out(106) <= \<const0>\;
  LOCKSTEP_Out(107) <= \<const0>\;
  LOCKSTEP_Out(108) <= \<const0>\;
  LOCKSTEP_Out(109) <= \<const0>\;
  LOCKSTEP_Out(110) <= \<const0>\;
  LOCKSTEP_Out(111) <= \<const0>\;
  LOCKSTEP_Out(112) <= \<const0>\;
  LOCKSTEP_Out(113) <= \<const0>\;
  LOCKSTEP_Out(114) <= \<const0>\;
  LOCKSTEP_Out(115) <= \<const0>\;
  LOCKSTEP_Out(116) <= \<const0>\;
  LOCKSTEP_Out(117) <= \<const0>\;
  LOCKSTEP_Out(118) <= \<const0>\;
  LOCKSTEP_Out(119) <= \<const0>\;
  LOCKSTEP_Out(120) <= \<const0>\;
  LOCKSTEP_Out(121) <= \<const0>\;
  LOCKSTEP_Out(122) <= \<const0>\;
  LOCKSTEP_Out(123) <= \<const0>\;
  LOCKSTEP_Out(124) <= \<const0>\;
  LOCKSTEP_Out(125) <= \<const0>\;
  LOCKSTEP_Out(126) <= \<const0>\;
  LOCKSTEP_Out(127) <= \<const0>\;
  LOCKSTEP_Out(128) <= \<const0>\;
  LOCKSTEP_Out(129) <= \<const0>\;
  LOCKSTEP_Out(130) <= \<const0>\;
  LOCKSTEP_Out(131) <= \<const0>\;
  LOCKSTEP_Out(132 to 163) <= \^lockstep_out\(132 to 163);
  LOCKSTEP_Out(164) <= \<const0>\;
  LOCKSTEP_Out(165) <= \<const0>\;
  LOCKSTEP_Out(166) <= \<const0>\;
  LOCKSTEP_Out(167) <= \<const0>\;
  LOCKSTEP_Out(168) <= \<const0>\;
  LOCKSTEP_Out(169) <= \<const0>\;
  LOCKSTEP_Out(170) <= \<const0>\;
  LOCKSTEP_Out(171) <= \<const0>\;
  LOCKSTEP_Out(172) <= \<const0>\;
  LOCKSTEP_Out(173) <= \<const0>\;
  LOCKSTEP_Out(174) <= \<const0>\;
  LOCKSTEP_Out(175) <= \<const0>\;
  LOCKSTEP_Out(176) <= \<const0>\;
  LOCKSTEP_Out(177) <= \<const0>\;
  LOCKSTEP_Out(178) <= \<const0>\;
  LOCKSTEP_Out(179) <= \<const0>\;
  LOCKSTEP_Out(180) <= \<const0>\;
  LOCKSTEP_Out(181) <= \<const0>\;
  LOCKSTEP_Out(182) <= \<const0>\;
  LOCKSTEP_Out(183) <= \<const0>\;
  LOCKSTEP_Out(184) <= \<const0>\;
  LOCKSTEP_Out(185) <= \<const0>\;
  LOCKSTEP_Out(186) <= \<const0>\;
  LOCKSTEP_Out(187) <= \<const0>\;
  LOCKSTEP_Out(188) <= \<const0>\;
  LOCKSTEP_Out(189) <= \<const0>\;
  LOCKSTEP_Out(190) <= \<const0>\;
  LOCKSTEP_Out(191) <= \<const0>\;
  LOCKSTEP_Out(192) <= \<const0>\;
  LOCKSTEP_Out(193) <= \<const0>\;
  LOCKSTEP_Out(194) <= \<const0>\;
  LOCKSTEP_Out(195) <= \<const0>\;
  LOCKSTEP_Out(196 to 202) <= \^lockstep_out\(196 to 202);
  LOCKSTEP_Out(203) <= \<const0>\;
  LOCKSTEP_Out(204) <= \<const0>\;
  LOCKSTEP_Out(205) <= \<const0>\;
  LOCKSTEP_Out(206) <= \<const0>\;
  LOCKSTEP_Out(207) <= \<const0>\;
  LOCKSTEP_Out(208) <= \<const0>\;
  LOCKSTEP_Out(209) <= \<const0>\;
  LOCKSTEP_Out(210) <= \<const0>\;
  LOCKSTEP_Out(211) <= \<const0>\;
  LOCKSTEP_Out(212) <= \<const0>\;
  LOCKSTEP_Out(213) <= \<const0>\;
  LOCKSTEP_Out(214) <= \<const0>\;
  LOCKSTEP_Out(215) <= \<const0>\;
  LOCKSTEP_Out(216) <= \<const0>\;
  LOCKSTEP_Out(217) <= \<const0>\;
  LOCKSTEP_Out(218) <= \<const0>\;
  LOCKSTEP_Out(219) <= \<const0>\;
  LOCKSTEP_Out(220) <= \<const0>\;
  LOCKSTEP_Out(221) <= \<const0>\;
  LOCKSTEP_Out(222) <= \<const0>\;
  LOCKSTEP_Out(223) <= \<const0>\;
  LOCKSTEP_Out(224) <= \<const0>\;
  LOCKSTEP_Out(225) <= \<const0>\;
  LOCKSTEP_Out(226) <= \<const0>\;
  LOCKSTEP_Out(227) <= \<const0>\;
  LOCKSTEP_Out(228) <= \<const0>\;
  LOCKSTEP_Out(229) <= \<const0>\;
  LOCKSTEP_Out(230) <= \<const0>\;
  LOCKSTEP_Out(231) <= \<const0>\;
  LOCKSTEP_Out(232) <= \<const0>\;
  LOCKSTEP_Out(233) <= \<const0>\;
  LOCKSTEP_Out(234) <= \<const0>\;
  LOCKSTEP_Out(235) <= \<const0>\;
  LOCKSTEP_Out(236) <= \<const0>\;
  LOCKSTEP_Out(237) <= \<const0>\;
  LOCKSTEP_Out(238) <= \<const0>\;
  LOCKSTEP_Out(239) <= \<const0>\;
  LOCKSTEP_Out(240) <= \<const0>\;
  LOCKSTEP_Out(241) <= \<const0>\;
  LOCKSTEP_Out(242) <= \<const0>\;
  LOCKSTEP_Out(243) <= \<const0>\;
  LOCKSTEP_Out(244) <= \<const0>\;
  LOCKSTEP_Out(245) <= \<const0>\;
  LOCKSTEP_Out(246) <= \<const0>\;
  LOCKSTEP_Out(247) <= \<const0>\;
  LOCKSTEP_Out(248) <= \<const0>\;
  LOCKSTEP_Out(249) <= \<const0>\;
  LOCKSTEP_Out(250) <= \<const0>\;
  LOCKSTEP_Out(251) <= \<const0>\;
  LOCKSTEP_Out(252) <= \<const0>\;
  LOCKSTEP_Out(253) <= \<const0>\;
  LOCKSTEP_Out(254) <= \<const0>\;
  LOCKSTEP_Out(255) <= \<const0>\;
  LOCKSTEP_Out(256) <= \<const0>\;
  LOCKSTEP_Out(257) <= \<const0>\;
  LOCKSTEP_Out(258) <= \<const0>\;
  LOCKSTEP_Out(259) <= \<const0>\;
  LOCKSTEP_Out(260) <= \<const0>\;
  LOCKSTEP_Out(261) <= \<const0>\;
  LOCKSTEP_Out(262) <= \<const0>\;
  LOCKSTEP_Out(263) <= \<const0>\;
  LOCKSTEP_Out(264) <= \<const0>\;
  LOCKSTEP_Out(265) <= \<const0>\;
  LOCKSTEP_Out(266) <= \<const0>\;
  LOCKSTEP_Out(267) <= \<const0>\;
  LOCKSTEP_Out(268) <= \<const0>\;
  LOCKSTEP_Out(269) <= \<const0>\;
  LOCKSTEP_Out(270) <= \<const0>\;
  LOCKSTEP_Out(271) <= \<const0>\;
  LOCKSTEP_Out(272) <= \<const0>\;
  LOCKSTEP_Out(273) <= \<const0>\;
  LOCKSTEP_Out(274) <= \<const0>\;
  LOCKSTEP_Out(275) <= \<const0>\;
  LOCKSTEP_Out(276) <= \<const0>\;
  LOCKSTEP_Out(277) <= \<const0>\;
  LOCKSTEP_Out(278) <= \<const0>\;
  LOCKSTEP_Out(279) <= \<const0>\;
  LOCKSTEP_Out(280) <= \<const0>\;
  LOCKSTEP_Out(281) <= \<const0>\;
  LOCKSTEP_Out(282) <= \<const0>\;
  LOCKSTEP_Out(283) <= \<const0>\;
  LOCKSTEP_Out(284) <= \<const0>\;
  LOCKSTEP_Out(285) <= \<const0>\;
  LOCKSTEP_Out(286) <= \<const0>\;
  LOCKSTEP_Out(287) <= \<const0>\;
  LOCKSTEP_Out(288) <= \<const0>\;
  LOCKSTEP_Out(289) <= \<const0>\;
  LOCKSTEP_Out(290) <= \<const0>\;
  LOCKSTEP_Out(291) <= \<const0>\;
  LOCKSTEP_Out(292) <= \<const0>\;
  LOCKSTEP_Out(293) <= \<const0>\;
  LOCKSTEP_Out(294) <= \<const0>\;
  LOCKSTEP_Out(295) <= \<const0>\;
  LOCKSTEP_Out(296) <= \<const0>\;
  LOCKSTEP_Out(297) <= \<const0>\;
  LOCKSTEP_Out(298) <= \<const0>\;
  LOCKSTEP_Out(299) <= \<const0>\;
  LOCKSTEP_Out(300) <= \<const0>\;
  LOCKSTEP_Out(301) <= \<const0>\;
  LOCKSTEP_Out(302) <= \<const0>\;
  LOCKSTEP_Out(303) <= \<const0>\;
  LOCKSTEP_Out(304) <= \<const0>\;
  LOCKSTEP_Out(305) <= \<const0>\;
  LOCKSTEP_Out(306) <= \<const0>\;
  LOCKSTEP_Out(307) <= \<const0>\;
  LOCKSTEP_Out(308) <= \<const0>\;
  LOCKSTEP_Out(309) <= \<const0>\;
  LOCKSTEP_Out(310) <= \<const0>\;
  LOCKSTEP_Out(311) <= \<const0>\;
  LOCKSTEP_Out(312) <= \<const0>\;
  LOCKSTEP_Out(313) <= \<const0>\;
  LOCKSTEP_Out(314) <= \<const0>\;
  LOCKSTEP_Out(315) <= \<const0>\;
  LOCKSTEP_Out(316) <= \<const0>\;
  LOCKSTEP_Out(317) <= \<const0>\;
  LOCKSTEP_Out(318) <= \<const0>\;
  LOCKSTEP_Out(319) <= \<const0>\;
  LOCKSTEP_Out(320) <= \<const0>\;
  LOCKSTEP_Out(321) <= \<const0>\;
  LOCKSTEP_Out(322) <= \<const0>\;
  LOCKSTEP_Out(323) <= \<const0>\;
  LOCKSTEP_Out(324) <= \<const0>\;
  LOCKSTEP_Out(325) <= \<const0>\;
  LOCKSTEP_Out(326) <= \<const0>\;
  LOCKSTEP_Out(327) <= \<const0>\;
  LOCKSTEP_Out(328) <= \<const0>\;
  LOCKSTEP_Out(329) <= \<const0>\;
  LOCKSTEP_Out(330) <= \<const0>\;
  LOCKSTEP_Out(331) <= \<const0>\;
  LOCKSTEP_Out(332) <= \<const0>\;
  LOCKSTEP_Out(333) <= \<const0>\;
  LOCKSTEP_Out(334) <= \<const0>\;
  LOCKSTEP_Out(335) <= \<const0>\;
  LOCKSTEP_Out(336) <= \<const0>\;
  LOCKSTEP_Out(337) <= \<const0>\;
  LOCKSTEP_Out(338) <= \<const0>\;
  LOCKSTEP_Out(339) <= \<const0>\;
  LOCKSTEP_Out(340) <= \<const0>\;
  LOCKSTEP_Out(341) <= \<const0>\;
  LOCKSTEP_Out(342) <= \<const0>\;
  LOCKSTEP_Out(343) <= \<const0>\;
  LOCKSTEP_Out(344) <= \<const0>\;
  LOCKSTEP_Out(345) <= \<const0>\;
  LOCKSTEP_Out(346) <= \<const0>\;
  LOCKSTEP_Out(347) <= \<const0>\;
  LOCKSTEP_Out(348) <= \<const0>\;
  LOCKSTEP_Out(349) <= \<const0>\;
  LOCKSTEP_Out(350) <= \<const0>\;
  LOCKSTEP_Out(351) <= \<const0>\;
  LOCKSTEP_Out(352) <= \<const0>\;
  LOCKSTEP_Out(353) <= \<const0>\;
  LOCKSTEP_Out(354) <= \<const0>\;
  LOCKSTEP_Out(355) <= \<const0>\;
  LOCKSTEP_Out(356) <= \<const0>\;
  LOCKSTEP_Out(357) <= \<const0>\;
  LOCKSTEP_Out(358) <= \<const0>\;
  LOCKSTEP_Out(359) <= \<const0>\;
  LOCKSTEP_Out(360) <= \<const0>\;
  LOCKSTEP_Out(361) <= \<const0>\;
  LOCKSTEP_Out(362) <= \<const0>\;
  LOCKSTEP_Out(363) <= \<const0>\;
  LOCKSTEP_Out(364) <= \<const0>\;
  LOCKSTEP_Out(365) <= \<const0>\;
  LOCKSTEP_Out(366) <= \<const0>\;
  LOCKSTEP_Out(367) <= \<const0>\;
  LOCKSTEP_Out(368) <= \<const0>\;
  LOCKSTEP_Out(369) <= \<const0>\;
  LOCKSTEP_Out(370) <= \<const0>\;
  LOCKSTEP_Out(371) <= \<const0>\;
  LOCKSTEP_Out(372) <= \<const0>\;
  LOCKSTEP_Out(373) <= \<const0>\;
  LOCKSTEP_Out(374) <= \<const0>\;
  LOCKSTEP_Out(375) <= \<const0>\;
  LOCKSTEP_Out(376) <= \<const0>\;
  LOCKSTEP_Out(377) <= \<const0>\;
  LOCKSTEP_Out(378) <= \<const0>\;
  LOCKSTEP_Out(379) <= \<const0>\;
  LOCKSTEP_Out(380) <= \<const0>\;
  LOCKSTEP_Out(381) <= \<const0>\;
  LOCKSTEP_Out(382) <= \<const0>\;
  LOCKSTEP_Out(383) <= \<const0>\;
  LOCKSTEP_Out(384) <= \<const0>\;
  LOCKSTEP_Out(385) <= \<const0>\;
  LOCKSTEP_Out(386) <= \<const0>\;
  LOCKSTEP_Out(387) <= \<const0>\;
  LOCKSTEP_Out(388) <= \<const0>\;
  LOCKSTEP_Out(389) <= \<const0>\;
  LOCKSTEP_Out(390) <= \<const0>\;
  LOCKSTEP_Out(391) <= \<const0>\;
  LOCKSTEP_Out(392) <= \<const0>\;
  LOCKSTEP_Out(393) <= \<const0>\;
  LOCKSTEP_Out(394) <= \<const0>\;
  LOCKSTEP_Out(395) <= \<const0>\;
  LOCKSTEP_Out(396) <= \<const0>\;
  LOCKSTEP_Out(397) <= \<const0>\;
  LOCKSTEP_Out(398) <= \<const0>\;
  LOCKSTEP_Out(399) <= \<const0>\;
  LOCKSTEP_Out(400) <= \<const0>\;
  LOCKSTEP_Out(401) <= \<const0>\;
  LOCKSTEP_Out(402) <= \<const0>\;
  LOCKSTEP_Out(403) <= \<const0>\;
  LOCKSTEP_Out(404) <= \<const0>\;
  LOCKSTEP_Out(405) <= \<const0>\;
  LOCKSTEP_Out(406) <= \<const0>\;
  LOCKSTEP_Out(407) <= \<const0>\;
  LOCKSTEP_Out(408) <= \<const0>\;
  LOCKSTEP_Out(409) <= \<const0>\;
  LOCKSTEP_Out(410) <= \<const0>\;
  LOCKSTEP_Out(411) <= \<const0>\;
  LOCKSTEP_Out(412) <= \<const0>\;
  LOCKSTEP_Out(413) <= \<const0>\;
  LOCKSTEP_Out(414) <= \<const0>\;
  LOCKSTEP_Out(415) <= \<const0>\;
  LOCKSTEP_Out(416) <= \<const0>\;
  LOCKSTEP_Out(417) <= \<const0>\;
  LOCKSTEP_Out(418) <= \<const0>\;
  LOCKSTEP_Out(419) <= \<const0>\;
  LOCKSTEP_Out(420) <= \<const0>\;
  LOCKSTEP_Out(421) <= \<const0>\;
  LOCKSTEP_Out(422) <= \<const0>\;
  LOCKSTEP_Out(423) <= \<const0>\;
  LOCKSTEP_Out(424) <= \<const0>\;
  LOCKSTEP_Out(425) <= \<const0>\;
  LOCKSTEP_Out(426) <= \<const0>\;
  LOCKSTEP_Out(427) <= \<const0>\;
  LOCKSTEP_Out(428) <= \<const0>\;
  LOCKSTEP_Out(429) <= \<const0>\;
  LOCKSTEP_Out(430) <= \<const0>\;
  LOCKSTEP_Out(431) <= \<const0>\;
  LOCKSTEP_Out(432) <= \<const0>\;
  LOCKSTEP_Out(433) <= \<const0>\;
  LOCKSTEP_Out(434) <= \<const0>\;
  LOCKSTEP_Out(435) <= \<const0>\;
  LOCKSTEP_Out(436) <= \<const0>\;
  LOCKSTEP_Out(437) <= \<const0>\;
  LOCKSTEP_Out(438) <= \<const0>\;
  LOCKSTEP_Out(439) <= \<const0>\;
  LOCKSTEP_Out(440) <= \<const0>\;
  LOCKSTEP_Out(441) <= \<const0>\;
  LOCKSTEP_Out(442) <= \<const0>\;
  LOCKSTEP_Out(443) <= \<const0>\;
  LOCKSTEP_Out(444) <= \<const0>\;
  LOCKSTEP_Out(445) <= \<const0>\;
  LOCKSTEP_Out(446) <= \<const0>\;
  LOCKSTEP_Out(447) <= \<const0>\;
  LOCKSTEP_Out(448) <= \<const0>\;
  LOCKSTEP_Out(449) <= \<const0>\;
  LOCKSTEP_Out(450) <= \<const0>\;
  LOCKSTEP_Out(451) <= \<const0>\;
  LOCKSTEP_Out(452) <= \<const0>\;
  LOCKSTEP_Out(453) <= \<const0>\;
  LOCKSTEP_Out(454) <= \<const0>\;
  LOCKSTEP_Out(455) <= \<const0>\;
  LOCKSTEP_Out(456) <= \<const0>\;
  LOCKSTEP_Out(457) <= \<const0>\;
  LOCKSTEP_Out(458) <= \<const0>\;
  LOCKSTEP_Out(459) <= \<const0>\;
  LOCKSTEP_Out(460) <= \<const0>\;
  LOCKSTEP_Out(461) <= \<const0>\;
  LOCKSTEP_Out(462) <= \<const0>\;
  LOCKSTEP_Out(463) <= \<const0>\;
  LOCKSTEP_Out(464) <= \<const0>\;
  LOCKSTEP_Out(465) <= \<const0>\;
  LOCKSTEP_Out(466 to 497) <= \^lockstep_out\(632 to 663);
  LOCKSTEP_Out(498) <= \<const0>\;
  LOCKSTEP_Out(499) <= \<const0>\;
  LOCKSTEP_Out(500) <= \<const0>\;
  LOCKSTEP_Out(501) <= \<const0>\;
  LOCKSTEP_Out(502) <= \<const0>\;
  LOCKSTEP_Out(503) <= \<const0>\;
  LOCKSTEP_Out(504) <= \<const0>\;
  LOCKSTEP_Out(505) <= \<const0>\;
  LOCKSTEP_Out(506) <= \<const0>\;
  LOCKSTEP_Out(507) <= \<const0>\;
  LOCKSTEP_Out(508) <= \<const0>\;
  LOCKSTEP_Out(509) <= \<const0>\;
  LOCKSTEP_Out(510) <= \<const0>\;
  LOCKSTEP_Out(511) <= \<const0>\;
  LOCKSTEP_Out(512) <= \<const0>\;
  LOCKSTEP_Out(513) <= \<const0>\;
  LOCKSTEP_Out(514) <= \<const0>\;
  LOCKSTEP_Out(515) <= \<const0>\;
  LOCKSTEP_Out(516) <= \<const0>\;
  LOCKSTEP_Out(517) <= \<const0>\;
  LOCKSTEP_Out(518) <= \<const0>\;
  LOCKSTEP_Out(519) <= \<const0>\;
  LOCKSTEP_Out(520) <= \<const0>\;
  LOCKSTEP_Out(521) <= \<const0>\;
  LOCKSTEP_Out(522) <= \<const0>\;
  LOCKSTEP_Out(523) <= \<const0>\;
  LOCKSTEP_Out(524) <= \<const0>\;
  LOCKSTEP_Out(525) <= \<const0>\;
  LOCKSTEP_Out(526) <= \<const0>\;
  LOCKSTEP_Out(527) <= \<const0>\;
  LOCKSTEP_Out(528) <= \<const0>\;
  LOCKSTEP_Out(529) <= \<const0>\;
  LOCKSTEP_Out(530) <= \<const0>\;
  LOCKSTEP_Out(531) <= \<const0>\;
  LOCKSTEP_Out(532) <= \<const0>\;
  LOCKSTEP_Out(533) <= \<const0>\;
  LOCKSTEP_Out(534) <= \<const0>\;
  LOCKSTEP_Out(535) <= \<const0>\;
  LOCKSTEP_Out(536) <= \<const0>\;
  LOCKSTEP_Out(537) <= \<const0>\;
  LOCKSTEP_Out(538) <= \<const0>\;
  LOCKSTEP_Out(539) <= \^lockstep_out\(542);
  LOCKSTEP_Out(540) <= \<const0>\;
  LOCKSTEP_Out(541) <= \<const0>\;
  LOCKSTEP_Out(542) <= \^lockstep_out\(542);
  LOCKSTEP_Out(543) <= \<const0>\;
  LOCKSTEP_Out(544) <= \<const0>\;
  LOCKSTEP_Out(545) <= \<const0>\;
  LOCKSTEP_Out(546) <= \^lockstep_out\(542);
  LOCKSTEP_Out(547) <= \^lockstep_out\(542);
  LOCKSTEP_Out(548) <= \<const0>\;
  LOCKSTEP_Out(549) <= \<const0>\;
  LOCKSTEP_Out(550) <= \<const0>\;
  LOCKSTEP_Out(551) <= \^lockstep_out\(542);
  LOCKSTEP_Out(552) <= \<const0>\;
  LOCKSTEP_Out(553) <= \<const0>\;
  LOCKSTEP_Out(554) <= \<const0>\;
  LOCKSTEP_Out(555 to 587) <= \^lockstep_out\(555 to 587);
  LOCKSTEP_Out(588) <= \<const0>\;
  LOCKSTEP_Out(589) <= \<const0>\;
  LOCKSTEP_Out(590) <= \<const0>\;
  LOCKSTEP_Out(591) <= \<const0>\;
  LOCKSTEP_Out(592) <= \<const0>\;
  LOCKSTEP_Out(593) <= \<const0>\;
  LOCKSTEP_Out(594) <= \<const0>\;
  LOCKSTEP_Out(595) <= \<const0>\;
  LOCKSTEP_Out(596) <= \<const0>\;
  LOCKSTEP_Out(597) <= \<const0>\;
  LOCKSTEP_Out(598) <= \<const0>\;
  LOCKSTEP_Out(599) <= \<const0>\;
  LOCKSTEP_Out(600) <= \<const0>\;
  LOCKSTEP_Out(601) <= \<const0>\;
  LOCKSTEP_Out(602) <= \<const0>\;
  LOCKSTEP_Out(603) <= \<const0>\;
  LOCKSTEP_Out(604) <= \<const0>\;
  LOCKSTEP_Out(605) <= \<const0>\;
  LOCKSTEP_Out(606) <= \<const0>\;
  LOCKSTEP_Out(607) <= \<const0>\;
  LOCKSTEP_Out(608) <= \<const0>\;
  LOCKSTEP_Out(609) <= \<const0>\;
  LOCKSTEP_Out(610) <= \<const0>\;
  LOCKSTEP_Out(611) <= \<const0>\;
  LOCKSTEP_Out(612) <= \<const0>\;
  LOCKSTEP_Out(613) <= \<const0>\;
  LOCKSTEP_Out(614) <= \<const0>\;
  LOCKSTEP_Out(615) <= \<const0>\;
  LOCKSTEP_Out(616) <= \<const0>\;
  LOCKSTEP_Out(617) <= \<const0>\;
  LOCKSTEP_Out(618) <= \<const0>\;
  LOCKSTEP_Out(619) <= \<const0>\;
  LOCKSTEP_Out(620 to 623) <= \^lockstep_out\(620 to 623);
  LOCKSTEP_Out(624) <= \<const0>\;
  LOCKSTEP_Out(625) <= \<const0>\;
  LOCKSTEP_Out(626) <= \<const0>\;
  LOCKSTEP_Out(627) <= \<const0>\;
  LOCKSTEP_Out(628) <= \^lockstep_out\(542);
  LOCKSTEP_Out(629) <= \^lockstep_out\(629);
  LOCKSTEP_Out(630) <= \^lockstep_out\(542);
  LOCKSTEP_Out(631) <= \<const0>\;
  LOCKSTEP_Out(632 to 663) <= \^lockstep_out\(632 to 663);
  LOCKSTEP_Out(664) <= \<const0>\;
  LOCKSTEP_Out(665) <= \<const0>\;
  LOCKSTEP_Out(666) <= \<const0>\;
  LOCKSTEP_Out(667) <= \<const0>\;
  LOCKSTEP_Out(668) <= \<const0>\;
  LOCKSTEP_Out(669) <= \<const0>\;
  LOCKSTEP_Out(670) <= \<const0>\;
  LOCKSTEP_Out(671) <= \<const0>\;
  LOCKSTEP_Out(672) <= \<const0>\;
  LOCKSTEP_Out(673) <= \<const0>\;
  LOCKSTEP_Out(674) <= \<const0>\;
  LOCKSTEP_Out(675) <= \<const0>\;
  LOCKSTEP_Out(676) <= \<const0>\;
  LOCKSTEP_Out(677) <= \<const0>\;
  LOCKSTEP_Out(678) <= \<const0>\;
  LOCKSTEP_Out(679) <= \<const0>\;
  LOCKSTEP_Out(680) <= \<const0>\;
  LOCKSTEP_Out(681) <= \<const0>\;
  LOCKSTEP_Out(682) <= \<const0>\;
  LOCKSTEP_Out(683) <= \<const0>\;
  LOCKSTEP_Out(684) <= \<const0>\;
  LOCKSTEP_Out(685) <= \<const0>\;
  LOCKSTEP_Out(686) <= \<const0>\;
  LOCKSTEP_Out(687) <= \<const0>\;
  LOCKSTEP_Out(688) <= \<const0>\;
  LOCKSTEP_Out(689) <= \<const0>\;
  LOCKSTEP_Out(690) <= \<const0>\;
  LOCKSTEP_Out(691) <= \<const0>\;
  LOCKSTEP_Out(692) <= \<const0>\;
  LOCKSTEP_Out(693) <= \<const0>\;
  LOCKSTEP_Out(694) <= \<const0>\;
  LOCKSTEP_Out(695) <= \<const0>\;
  LOCKSTEP_Out(696) <= \<const0>\;
  LOCKSTEP_Out(697) <= \<const0>\;
  LOCKSTEP_Out(698) <= \<const0>\;
  LOCKSTEP_Out(699) <= \<const0>\;
  LOCKSTEP_Out(700) <= \<const0>\;
  LOCKSTEP_Out(701) <= \<const0>\;
  LOCKSTEP_Out(702) <= \<const0>\;
  LOCKSTEP_Out(703) <= \<const0>\;
  LOCKSTEP_Out(704) <= \<const0>\;
  LOCKSTEP_Out(705) <= \^lockstep_out\(542);
  LOCKSTEP_Out(706) <= \<const0>\;
  LOCKSTEP_Out(707) <= \<const0>\;
  LOCKSTEP_Out(708) <= \^lockstep_out\(542);
  LOCKSTEP_Out(709) <= \<const0>\;
  LOCKSTEP_Out(710) <= \<const0>\;
  LOCKSTEP_Out(711) <= \<const0>\;
  LOCKSTEP_Out(712) <= \^lockstep_out\(542);
  LOCKSTEP_Out(713) <= \^lockstep_out\(542);
  LOCKSTEP_Out(714) <= \<const0>\;
  LOCKSTEP_Out(715) <= \<const0>\;
  LOCKSTEP_Out(716) <= \<const0>\;
  LOCKSTEP_Out(717) <= \^lockstep_out\(542);
  LOCKSTEP_Out(718) <= \<const0>\;
  LOCKSTEP_Out(719) <= \<const0>\;
  LOCKSTEP_Out(720) <= \<const0>\;
  LOCKSTEP_Out(721) <= \^lockstep_out\(721);
  LOCKSTEP_Out(722) <= \^lockstep_out\(542);
  LOCKSTEP_Out(723) <= \<const0>\;
  LOCKSTEP_Out(724) <= \<const0>\;
  LOCKSTEP_Out(725) <= \<const0>\;
  LOCKSTEP_Out(726) <= \<const0>\;
  LOCKSTEP_Out(727) <= \<const0>\;
  LOCKSTEP_Out(728) <= \<const0>\;
  LOCKSTEP_Out(729) <= \<const0>\;
  LOCKSTEP_Out(730) <= \<const0>\;
  LOCKSTEP_Out(731) <= \<const0>\;
  LOCKSTEP_Out(732) <= \<const0>\;
  LOCKSTEP_Out(733) <= \<const0>\;
  LOCKSTEP_Out(734) <= \<const0>\;
  LOCKSTEP_Out(735) <= \<const0>\;
  LOCKSTEP_Out(736) <= \<const0>\;
  LOCKSTEP_Out(737) <= \<const0>\;
  LOCKSTEP_Out(738) <= \<const0>\;
  LOCKSTEP_Out(739) <= \<const0>\;
  LOCKSTEP_Out(740) <= \<const0>\;
  LOCKSTEP_Out(741) <= \<const0>\;
  LOCKSTEP_Out(742) <= \<const0>\;
  LOCKSTEP_Out(743) <= \<const0>\;
  LOCKSTEP_Out(744) <= \<const0>\;
  LOCKSTEP_Out(745) <= \<const0>\;
  LOCKSTEP_Out(746) <= \<const0>\;
  LOCKSTEP_Out(747) <= \<const0>\;
  LOCKSTEP_Out(748) <= \<const0>\;
  LOCKSTEP_Out(749) <= \<const0>\;
  LOCKSTEP_Out(750) <= \<const0>\;
  LOCKSTEP_Out(751) <= \<const0>\;
  LOCKSTEP_Out(752) <= \<const0>\;
  LOCKSTEP_Out(753) <= \<const0>\;
  LOCKSTEP_Out(754) <= \<const0>\;
  LOCKSTEP_Out(755) <= \<const0>\;
  LOCKSTEP_Out(756) <= \<const0>\;
  LOCKSTEP_Out(757) <= \<const0>\;
  LOCKSTEP_Out(758) <= \<const0>\;
  LOCKSTEP_Out(759) <= \<const0>\;
  LOCKSTEP_Out(760) <= \<const0>\;
  LOCKSTEP_Out(761) <= \<const0>\;
  LOCKSTEP_Out(762) <= \<const0>\;
  LOCKSTEP_Out(763) <= \<const0>\;
  LOCKSTEP_Out(764) <= \<const0>\;
  LOCKSTEP_Out(765) <= \<const0>\;
  LOCKSTEP_Out(766) <= \<const0>\;
  LOCKSTEP_Out(767) <= \<const0>\;
  LOCKSTEP_Out(768) <= \<const0>\;
  LOCKSTEP_Out(769) <= \<const0>\;
  LOCKSTEP_Out(770) <= \<const0>\;
  LOCKSTEP_Out(771) <= \<const0>\;
  LOCKSTEP_Out(772) <= \<const0>\;
  LOCKSTEP_Out(773) <= \<const0>\;
  LOCKSTEP_Out(774) <= \<const0>\;
  LOCKSTEP_Out(775) <= \<const0>\;
  LOCKSTEP_Out(776) <= \<const0>\;
  LOCKSTEP_Out(777) <= \<const0>\;
  LOCKSTEP_Out(778) <= \<const0>\;
  LOCKSTEP_Out(779) <= \<const0>\;
  LOCKSTEP_Out(780) <= \<const0>\;
  LOCKSTEP_Out(781) <= \<const0>\;
  LOCKSTEP_Out(782) <= \<const0>\;
  LOCKSTEP_Out(783) <= \<const0>\;
  LOCKSTEP_Out(784) <= \<const0>\;
  LOCKSTEP_Out(785) <= \<const0>\;
  LOCKSTEP_Out(786) <= \<const0>\;
  LOCKSTEP_Out(787) <= \<const0>\;
  LOCKSTEP_Out(788) <= \<const0>\;
  LOCKSTEP_Out(789) <= \<const0>\;
  LOCKSTEP_Out(790) <= \<const0>\;
  LOCKSTEP_Out(791) <= \<const0>\;
  LOCKSTEP_Out(792) <= \<const0>\;
  LOCKSTEP_Out(793) <= \<const0>\;
  LOCKSTEP_Out(794) <= \<const0>\;
  LOCKSTEP_Out(795) <= \<const0>\;
  LOCKSTEP_Out(796) <= \<const0>\;
  LOCKSTEP_Out(797) <= \<const0>\;
  LOCKSTEP_Out(798) <= \<const0>\;
  LOCKSTEP_Out(799) <= \<const0>\;
  LOCKSTEP_Out(800) <= \<const0>\;
  LOCKSTEP_Out(801) <= \<const0>\;
  LOCKSTEP_Out(802) <= \<const0>\;
  LOCKSTEP_Out(803) <= \<const0>\;
  LOCKSTEP_Out(804) <= \<const0>\;
  LOCKSTEP_Out(805) <= \<const0>\;
  LOCKSTEP_Out(806) <= \<const0>\;
  LOCKSTEP_Out(807) <= \<const0>\;
  LOCKSTEP_Out(808) <= \<const0>\;
  LOCKSTEP_Out(809) <= \<const0>\;
  LOCKSTEP_Out(810) <= \<const0>\;
  LOCKSTEP_Out(811) <= \<const0>\;
  LOCKSTEP_Out(812) <= \<const0>\;
  LOCKSTEP_Out(813) <= \<const0>\;
  LOCKSTEP_Out(814) <= \<const0>\;
  LOCKSTEP_Out(815) <= \<const0>\;
  LOCKSTEP_Out(816) <= \<const0>\;
  LOCKSTEP_Out(817) <= \<const0>\;
  LOCKSTEP_Out(818) <= \<const0>\;
  LOCKSTEP_Out(819) <= \<const0>\;
  LOCKSTEP_Out(820) <= \<const0>\;
  LOCKSTEP_Out(821) <= \<const0>\;
  LOCKSTEP_Out(822) <= \<const0>\;
  LOCKSTEP_Out(823) <= \<const0>\;
  LOCKSTEP_Out(824) <= \<const0>\;
  LOCKSTEP_Out(825) <= \<const0>\;
  LOCKSTEP_Out(826) <= \<const0>\;
  LOCKSTEP_Out(827) <= \<const0>\;
  LOCKSTEP_Out(828) <= \<const0>\;
  LOCKSTEP_Out(829) <= \<const0>\;
  LOCKSTEP_Out(830) <= \<const0>\;
  LOCKSTEP_Out(831) <= \<const0>\;
  LOCKSTEP_Out(832) <= \<const0>\;
  LOCKSTEP_Out(833) <= \<const0>\;
  LOCKSTEP_Out(834) <= \<const0>\;
  LOCKSTEP_Out(835) <= \<const0>\;
  LOCKSTEP_Out(836) <= \<const0>\;
  LOCKSTEP_Out(837) <= \<const0>\;
  LOCKSTEP_Out(838) <= \<const0>\;
  LOCKSTEP_Out(839) <= \<const0>\;
  LOCKSTEP_Out(840) <= \<const0>\;
  LOCKSTEP_Out(841) <= \<const0>\;
  LOCKSTEP_Out(842) <= \<const0>\;
  LOCKSTEP_Out(843) <= \<const0>\;
  LOCKSTEP_Out(844) <= \<const0>\;
  LOCKSTEP_Out(845) <= \<const0>\;
  LOCKSTEP_Out(846) <= \<const0>\;
  LOCKSTEP_Out(847) <= \<const0>\;
  LOCKSTEP_Out(848) <= \<const0>\;
  LOCKSTEP_Out(849) <= \<const0>\;
  LOCKSTEP_Out(850) <= \<const0>\;
  LOCKSTEP_Out(851) <= \<const0>\;
  LOCKSTEP_Out(852) <= \<const0>\;
  LOCKSTEP_Out(853) <= \<const0>\;
  LOCKSTEP_Out(854) <= \<const0>\;
  LOCKSTEP_Out(855) <= \<const0>\;
  LOCKSTEP_Out(856) <= \<const0>\;
  LOCKSTEP_Out(857) <= \<const0>\;
  LOCKSTEP_Out(858) <= \<const0>\;
  LOCKSTEP_Out(859) <= \<const0>\;
  LOCKSTEP_Out(860) <= \<const0>\;
  LOCKSTEP_Out(861) <= \<const0>\;
  LOCKSTEP_Out(862) <= \<const0>\;
  LOCKSTEP_Out(863) <= \<const0>\;
  LOCKSTEP_Out(864) <= \<const0>\;
  LOCKSTEP_Out(865) <= \<const0>\;
  LOCKSTEP_Out(866) <= \<const0>\;
  LOCKSTEP_Out(867) <= \<const0>\;
  LOCKSTEP_Out(868) <= \<const0>\;
  LOCKSTEP_Out(869) <= \<const0>\;
  LOCKSTEP_Out(870) <= \<const0>\;
  LOCKSTEP_Out(871) <= \<const0>\;
  LOCKSTEP_Out(872) <= \<const0>\;
  LOCKSTEP_Out(873) <= \<const0>\;
  LOCKSTEP_Out(874) <= \<const0>\;
  LOCKSTEP_Out(875) <= \<const0>\;
  LOCKSTEP_Out(876) <= \<const0>\;
  LOCKSTEP_Out(877) <= \<const0>\;
  LOCKSTEP_Out(878) <= \<const0>\;
  LOCKSTEP_Out(879) <= \<const0>\;
  LOCKSTEP_Out(880) <= \<const0>\;
  LOCKSTEP_Out(881) <= \<const0>\;
  LOCKSTEP_Out(882) <= \<const0>\;
  LOCKSTEP_Out(883) <= \<const0>\;
  LOCKSTEP_Out(884) <= \<const0>\;
  LOCKSTEP_Out(885) <= \<const0>\;
  LOCKSTEP_Out(886) <= \<const0>\;
  LOCKSTEP_Out(887) <= \<const0>\;
  LOCKSTEP_Out(888) <= \<const0>\;
  LOCKSTEP_Out(889) <= \<const0>\;
  LOCKSTEP_Out(890) <= \<const0>\;
  LOCKSTEP_Out(891) <= \<const0>\;
  LOCKSTEP_Out(892) <= \<const0>\;
  LOCKSTEP_Out(893) <= \<const0>\;
  LOCKSTEP_Out(894) <= \<const0>\;
  LOCKSTEP_Out(895) <= \<const0>\;
  LOCKSTEP_Out(896) <= \<const0>\;
  LOCKSTEP_Out(897) <= \<const0>\;
  LOCKSTEP_Out(898) <= \<const0>\;
  LOCKSTEP_Out(899) <= \<const0>\;
  LOCKSTEP_Out(900) <= \<const0>\;
  LOCKSTEP_Out(901) <= \<const0>\;
  LOCKSTEP_Out(902) <= \<const0>\;
  LOCKSTEP_Out(903) <= \<const0>\;
  LOCKSTEP_Out(904) <= \<const0>\;
  LOCKSTEP_Out(905) <= \<const0>\;
  LOCKSTEP_Out(906) <= \<const0>\;
  LOCKSTEP_Out(907) <= \<const0>\;
  LOCKSTEP_Out(908) <= \<const0>\;
  LOCKSTEP_Out(909) <= \<const0>\;
  LOCKSTEP_Out(910) <= \<const0>\;
  LOCKSTEP_Out(911) <= \<const0>\;
  LOCKSTEP_Out(912) <= \<const0>\;
  LOCKSTEP_Out(913) <= \<const0>\;
  LOCKSTEP_Out(914) <= \<const0>\;
  LOCKSTEP_Out(915) <= \<const0>\;
  LOCKSTEP_Out(916) <= \<const0>\;
  LOCKSTEP_Out(917) <= \<const0>\;
  LOCKSTEP_Out(918) <= \<const0>\;
  LOCKSTEP_Out(919) <= \<const0>\;
  LOCKSTEP_Out(920) <= \<const0>\;
  LOCKSTEP_Out(921) <= \<const0>\;
  LOCKSTEP_Out(922) <= \<const0>\;
  LOCKSTEP_Out(923) <= \<const0>\;
  LOCKSTEP_Out(924) <= \<const0>\;
  LOCKSTEP_Out(925) <= \<const0>\;
  LOCKSTEP_Out(926) <= \<const0>\;
  LOCKSTEP_Out(927) <= \<const0>\;
  LOCKSTEP_Out(928) <= \<const0>\;
  LOCKSTEP_Out(929) <= \<const0>\;
  LOCKSTEP_Out(930) <= \<const0>\;
  LOCKSTEP_Out(931) <= \<const0>\;
  LOCKSTEP_Out(932) <= \<const0>\;
  LOCKSTEP_Out(933) <= \<const0>\;
  LOCKSTEP_Out(934) <= \<const0>\;
  LOCKSTEP_Out(935) <= \<const0>\;
  LOCKSTEP_Out(936) <= \<const0>\;
  LOCKSTEP_Out(937) <= \<const0>\;
  LOCKSTEP_Out(938) <= \<const0>\;
  LOCKSTEP_Out(939) <= \<const0>\;
  LOCKSTEP_Out(940) <= \<const0>\;
  LOCKSTEP_Out(941) <= \<const0>\;
  LOCKSTEP_Out(942) <= \<const0>\;
  LOCKSTEP_Out(943) <= \<const0>\;
  LOCKSTEP_Out(944) <= \<const0>\;
  LOCKSTEP_Out(945) <= \<const0>\;
  LOCKSTEP_Out(946) <= \<const0>\;
  LOCKSTEP_Out(947) <= \<const0>\;
  LOCKSTEP_Out(948) <= \<const0>\;
  LOCKSTEP_Out(949) <= \<const0>\;
  LOCKSTEP_Out(950) <= \<const0>\;
  LOCKSTEP_Out(951) <= \<const0>\;
  LOCKSTEP_Out(952) <= \<const0>\;
  LOCKSTEP_Out(953) <= \<const0>\;
  LOCKSTEP_Out(954) <= \<const0>\;
  LOCKSTEP_Out(955) <= \<const0>\;
  LOCKSTEP_Out(956) <= \<const0>\;
  LOCKSTEP_Out(957) <= \<const0>\;
  LOCKSTEP_Out(958) <= \<const0>\;
  LOCKSTEP_Out(959) <= \<const0>\;
  LOCKSTEP_Out(960) <= \<const0>\;
  LOCKSTEP_Out(961) <= \<const0>\;
  LOCKSTEP_Out(962) <= \<const0>\;
  LOCKSTEP_Out(963) <= \<const0>\;
  LOCKSTEP_Out(964) <= \<const0>\;
  LOCKSTEP_Out(965) <= \<const0>\;
  LOCKSTEP_Out(966) <= \<const0>\;
  LOCKSTEP_Out(967) <= \<const0>\;
  LOCKSTEP_Out(968) <= \<const0>\;
  LOCKSTEP_Out(969) <= \<const0>\;
  LOCKSTEP_Out(970) <= \<const0>\;
  LOCKSTEP_Out(971) <= \<const0>\;
  LOCKSTEP_Out(972) <= \<const0>\;
  LOCKSTEP_Out(973) <= \<const0>\;
  LOCKSTEP_Out(974) <= \<const0>\;
  LOCKSTEP_Out(975) <= \<const0>\;
  LOCKSTEP_Out(976) <= \<const0>\;
  LOCKSTEP_Out(977) <= \<const0>\;
  LOCKSTEP_Out(978) <= \<const0>\;
  LOCKSTEP_Out(979) <= \<const0>\;
  LOCKSTEP_Out(980) <= \<const0>\;
  LOCKSTEP_Out(981) <= \<const0>\;
  LOCKSTEP_Out(982) <= \<const0>\;
  LOCKSTEP_Out(983) <= \<const0>\;
  LOCKSTEP_Out(984) <= \<const0>\;
  LOCKSTEP_Out(985) <= \<const0>\;
  LOCKSTEP_Out(986) <= \<const0>\;
  LOCKSTEP_Out(987) <= \<const0>\;
  LOCKSTEP_Out(988) <= \<const0>\;
  LOCKSTEP_Out(989) <= \<const0>\;
  LOCKSTEP_Out(990) <= \<const0>\;
  LOCKSTEP_Out(991) <= \<const0>\;
  LOCKSTEP_Out(992) <= \<const0>\;
  LOCKSTEP_Out(993) <= \<const0>\;
  LOCKSTEP_Out(994) <= \<const0>\;
  LOCKSTEP_Out(995) <= \<const0>\;
  LOCKSTEP_Out(996) <= \<const0>\;
  LOCKSTEP_Out(997) <= \<const0>\;
  LOCKSTEP_Out(998) <= \<const0>\;
  LOCKSTEP_Out(999) <= \<const0>\;
  LOCKSTEP_Out(1000) <= \<const0>\;
  LOCKSTEP_Out(1001) <= \<const0>\;
  LOCKSTEP_Out(1002) <= \<const0>\;
  LOCKSTEP_Out(1003) <= \<const0>\;
  LOCKSTEP_Out(1004) <= \<const0>\;
  LOCKSTEP_Out(1005) <= \<const0>\;
  LOCKSTEP_Out(1006) <= \<const0>\;
  LOCKSTEP_Out(1007) <= \<const0>\;
  LOCKSTEP_Out(1008) <= \<const0>\;
  LOCKSTEP_Out(1009) <= \<const0>\;
  LOCKSTEP_Out(1010) <= \<const0>\;
  LOCKSTEP_Out(1011) <= \<const0>\;
  LOCKSTEP_Out(1012) <= \<const0>\;
  LOCKSTEP_Out(1013) <= \<const0>\;
  LOCKSTEP_Out(1014) <= \<const0>\;
  LOCKSTEP_Out(1015) <= \<const0>\;
  LOCKSTEP_Out(1016) <= \<const0>\;
  LOCKSTEP_Out(1017) <= \<const0>\;
  LOCKSTEP_Out(1018) <= \<const0>\;
  LOCKSTEP_Out(1019) <= \<const0>\;
  LOCKSTEP_Out(1020) <= \<const0>\;
  LOCKSTEP_Out(1021) <= \<const0>\;
  LOCKSTEP_Out(1022) <= \<const0>\;
  LOCKSTEP_Out(1023) <= \<const0>\;
  LOCKSTEP_Out(1024) <= \<const0>\;
  LOCKSTEP_Out(1025) <= \<const0>\;
  LOCKSTEP_Out(1026) <= \<const0>\;
  LOCKSTEP_Out(1027) <= \<const0>\;
  LOCKSTEP_Out(1028) <= \<const0>\;
  LOCKSTEP_Out(1029) <= \<const0>\;
  LOCKSTEP_Out(1030) <= \<const0>\;
  LOCKSTEP_Out(1031) <= \<const0>\;
  LOCKSTEP_Out(1032) <= \<const0>\;
  LOCKSTEP_Out(1033) <= \<const0>\;
  LOCKSTEP_Out(1034) <= \<const0>\;
  LOCKSTEP_Out(1035) <= \<const0>\;
  LOCKSTEP_Out(1036) <= \<const0>\;
  LOCKSTEP_Out(1037) <= \<const0>\;
  LOCKSTEP_Out(1038) <= \<const0>\;
  LOCKSTEP_Out(1039) <= \<const0>\;
  LOCKSTEP_Out(1040) <= \<const0>\;
  LOCKSTEP_Out(1041) <= \<const0>\;
  LOCKSTEP_Out(1042) <= \<const0>\;
  LOCKSTEP_Out(1043) <= \<const0>\;
  LOCKSTEP_Out(1044) <= \<const0>\;
  LOCKSTEP_Out(1045) <= \<const0>\;
  LOCKSTEP_Out(1046) <= \<const0>\;
  LOCKSTEP_Out(1047) <= \<const0>\;
  LOCKSTEP_Out(1048) <= \<const0>\;
  LOCKSTEP_Out(1049) <= \<const0>\;
  LOCKSTEP_Out(1050) <= \<const0>\;
  LOCKSTEP_Out(1051) <= \<const0>\;
  LOCKSTEP_Out(1052) <= \<const0>\;
  LOCKSTEP_Out(1053) <= \<const0>\;
  LOCKSTEP_Out(1054) <= \<const0>\;
  LOCKSTEP_Out(1055) <= \<const0>\;
  LOCKSTEP_Out(1056) <= \<const0>\;
  LOCKSTEP_Out(1057) <= \<const0>\;
  LOCKSTEP_Out(1058) <= \<const0>\;
  LOCKSTEP_Out(1059) <= \<const0>\;
  LOCKSTEP_Out(1060) <= \<const0>\;
  LOCKSTEP_Out(1061) <= \<const0>\;
  LOCKSTEP_Out(1062) <= \<const0>\;
  LOCKSTEP_Out(1063) <= \<const0>\;
  LOCKSTEP_Out(1064) <= \<const0>\;
  LOCKSTEP_Out(1065) <= \<const0>\;
  LOCKSTEP_Out(1066) <= \<const0>\;
  LOCKSTEP_Out(1067) <= \<const0>\;
  LOCKSTEP_Out(1068) <= \<const0>\;
  LOCKSTEP_Out(1069) <= \<const0>\;
  LOCKSTEP_Out(1070) <= \<const0>\;
  LOCKSTEP_Out(1071) <= \<const0>\;
  LOCKSTEP_Out(1072) <= \<const0>\;
  LOCKSTEP_Out(1073) <= \<const0>\;
  LOCKSTEP_Out(1074) <= \<const0>\;
  LOCKSTEP_Out(1075) <= \<const0>\;
  LOCKSTEP_Out(1076) <= \<const0>\;
  LOCKSTEP_Out(1077) <= \<const0>\;
  LOCKSTEP_Out(1078) <= \<const0>\;
  LOCKSTEP_Out(1079) <= \<const0>\;
  LOCKSTEP_Out(1080) <= \<const0>\;
  LOCKSTEP_Out(1081) <= \<const0>\;
  LOCKSTEP_Out(1082) <= \<const0>\;
  LOCKSTEP_Out(1083) <= \<const0>\;
  LOCKSTEP_Out(1084) <= \<const0>\;
  LOCKSTEP_Out(1085) <= \<const0>\;
  LOCKSTEP_Out(1086) <= \<const0>\;
  LOCKSTEP_Out(1087) <= \<const0>\;
  LOCKSTEP_Out(1088) <= \<const0>\;
  LOCKSTEP_Out(1089) <= \<const0>\;
  LOCKSTEP_Out(1090) <= \<const0>\;
  LOCKSTEP_Out(1091) <= \<const0>\;
  LOCKSTEP_Out(1092) <= \<const0>\;
  LOCKSTEP_Out(1093) <= \<const0>\;
  LOCKSTEP_Out(1094) <= \<const0>\;
  LOCKSTEP_Out(1095) <= \<const0>\;
  LOCKSTEP_Out(1096) <= \<const0>\;
  LOCKSTEP_Out(1097) <= \<const0>\;
  LOCKSTEP_Out(1098) <= \<const0>\;
  LOCKSTEP_Out(1099) <= \<const0>\;
  LOCKSTEP_Out(1100) <= \<const0>\;
  LOCKSTEP_Out(1101) <= \<const0>\;
  LOCKSTEP_Out(1102) <= \<const0>\;
  LOCKSTEP_Out(1103) <= \<const0>\;
  LOCKSTEP_Out(1104) <= \<const0>\;
  LOCKSTEP_Out(1105) <= \<const0>\;
  LOCKSTEP_Out(1106) <= \<const0>\;
  LOCKSTEP_Out(1107) <= \<const0>\;
  LOCKSTEP_Out(1108) <= \<const0>\;
  LOCKSTEP_Out(1109) <= \<const0>\;
  LOCKSTEP_Out(1110) <= \<const0>\;
  LOCKSTEP_Out(1111) <= \<const0>\;
  LOCKSTEP_Out(1112) <= \<const0>\;
  LOCKSTEP_Out(1113) <= \<const0>\;
  LOCKSTEP_Out(1114) <= \<const0>\;
  LOCKSTEP_Out(1115) <= \<const0>\;
  LOCKSTEP_Out(1116) <= \<const0>\;
  LOCKSTEP_Out(1117) <= \<const0>\;
  LOCKSTEP_Out(1118) <= \<const0>\;
  LOCKSTEP_Out(1119) <= \<const0>\;
  LOCKSTEP_Out(1120) <= \<const0>\;
  LOCKSTEP_Out(1121) <= \<const0>\;
  LOCKSTEP_Out(1122) <= \<const0>\;
  LOCKSTEP_Out(1123) <= \<const0>\;
  LOCKSTEP_Out(1124) <= \<const0>\;
  LOCKSTEP_Out(1125) <= \<const0>\;
  LOCKSTEP_Out(1126) <= \<const0>\;
  LOCKSTEP_Out(1127) <= \<const0>\;
  LOCKSTEP_Out(1128) <= \<const0>\;
  LOCKSTEP_Out(1129) <= \<const0>\;
  LOCKSTEP_Out(1130) <= \<const0>\;
  LOCKSTEP_Out(1131) <= \<const0>\;
  LOCKSTEP_Out(1132) <= \<const0>\;
  LOCKSTEP_Out(1133) <= \<const0>\;
  LOCKSTEP_Out(1134) <= \<const0>\;
  LOCKSTEP_Out(1135) <= \<const0>\;
  LOCKSTEP_Out(1136) <= \<const0>\;
  LOCKSTEP_Out(1137) <= \<const0>\;
  LOCKSTEP_Out(1138) <= \<const0>\;
  LOCKSTEP_Out(1139) <= \<const0>\;
  LOCKSTEP_Out(1140) <= \<const0>\;
  LOCKSTEP_Out(1141) <= \<const0>\;
  LOCKSTEP_Out(1142) <= \<const0>\;
  LOCKSTEP_Out(1143) <= \<const0>\;
  LOCKSTEP_Out(1144) <= \<const0>\;
  LOCKSTEP_Out(1145) <= \<const0>\;
  LOCKSTEP_Out(1146) <= \<const0>\;
  LOCKSTEP_Out(1147) <= \<const0>\;
  LOCKSTEP_Out(1148) <= \<const0>\;
  LOCKSTEP_Out(1149) <= \<const0>\;
  LOCKSTEP_Out(1150) <= \<const0>\;
  LOCKSTEP_Out(1151) <= \<const0>\;
  LOCKSTEP_Out(1152) <= \<const0>\;
  LOCKSTEP_Out(1153) <= \<const0>\;
  LOCKSTEP_Out(1154) <= \<const0>\;
  LOCKSTEP_Out(1155) <= \<const0>\;
  LOCKSTEP_Out(1156) <= \<const0>\;
  LOCKSTEP_Out(1157) <= \<const0>\;
  LOCKSTEP_Out(1158) <= \<const0>\;
  LOCKSTEP_Out(1159) <= \<const0>\;
  LOCKSTEP_Out(1160) <= \<const0>\;
  LOCKSTEP_Out(1161) <= \<const0>\;
  LOCKSTEP_Out(1162) <= \<const0>\;
  LOCKSTEP_Out(1163) <= \<const0>\;
  LOCKSTEP_Out(1164) <= \<const0>\;
  LOCKSTEP_Out(1165) <= \<const0>\;
  LOCKSTEP_Out(1166) <= \<const0>\;
  LOCKSTEP_Out(1167) <= \<const0>\;
  LOCKSTEP_Out(1168) <= \<const0>\;
  LOCKSTEP_Out(1169) <= \<const0>\;
  LOCKSTEP_Out(1170) <= \<const0>\;
  LOCKSTEP_Out(1171) <= \<const0>\;
  LOCKSTEP_Out(1172) <= \<const0>\;
  LOCKSTEP_Out(1173) <= \<const0>\;
  LOCKSTEP_Out(1174) <= \<const0>\;
  LOCKSTEP_Out(1175) <= \<const0>\;
  LOCKSTEP_Out(1176) <= \<const0>\;
  LOCKSTEP_Out(1177) <= \<const0>\;
  LOCKSTEP_Out(1178) <= \<const0>\;
  LOCKSTEP_Out(1179) <= \<const0>\;
  LOCKSTEP_Out(1180) <= \<const0>\;
  LOCKSTEP_Out(1181) <= \<const0>\;
  LOCKSTEP_Out(1182) <= \<const0>\;
  LOCKSTEP_Out(1183) <= \<const0>\;
  LOCKSTEP_Out(1184) <= \<const0>\;
  LOCKSTEP_Out(1185) <= \<const0>\;
  LOCKSTEP_Out(1186) <= \<const0>\;
  LOCKSTEP_Out(1187) <= \<const0>\;
  LOCKSTEP_Out(1188) <= \<const0>\;
  LOCKSTEP_Out(1189) <= \<const0>\;
  LOCKSTEP_Out(1190) <= \<const0>\;
  LOCKSTEP_Out(1191) <= \<const0>\;
  LOCKSTEP_Out(1192) <= \<const0>\;
  LOCKSTEP_Out(1193) <= \<const0>\;
  LOCKSTEP_Out(1194) <= \<const0>\;
  LOCKSTEP_Out(1195) <= \<const0>\;
  LOCKSTEP_Out(1196) <= \<const0>\;
  LOCKSTEP_Out(1197) <= \<const0>\;
  LOCKSTEP_Out(1198) <= \<const0>\;
  LOCKSTEP_Out(1199) <= \<const0>\;
  LOCKSTEP_Out(1200) <= \<const0>\;
  LOCKSTEP_Out(1201) <= \<const0>\;
  LOCKSTEP_Out(1202) <= \<const0>\;
  LOCKSTEP_Out(1203) <= \<const0>\;
  LOCKSTEP_Out(1204) <= \<const0>\;
  LOCKSTEP_Out(1205) <= \<const0>\;
  LOCKSTEP_Out(1206) <= \<const0>\;
  LOCKSTEP_Out(1207) <= \<const0>\;
  LOCKSTEP_Out(1208) <= \<const0>\;
  LOCKSTEP_Out(1209) <= \<const0>\;
  LOCKSTEP_Out(1210) <= \<const0>\;
  LOCKSTEP_Out(1211) <= \<const0>\;
  LOCKSTEP_Out(1212) <= \<const0>\;
  LOCKSTEP_Out(1213) <= \<const0>\;
  LOCKSTEP_Out(1214) <= \<const0>\;
  LOCKSTEP_Out(1215) <= \<const0>\;
  LOCKSTEP_Out(1216) <= \<const0>\;
  LOCKSTEP_Out(1217) <= \<const0>\;
  LOCKSTEP_Out(1218) <= \<const0>\;
  LOCKSTEP_Out(1219) <= \<const0>\;
  LOCKSTEP_Out(1220) <= \<const0>\;
  LOCKSTEP_Out(1221) <= \<const0>\;
  LOCKSTEP_Out(1222) <= \<const0>\;
  LOCKSTEP_Out(1223) <= \<const0>\;
  LOCKSTEP_Out(1224) <= \<const0>\;
  LOCKSTEP_Out(1225) <= \<const0>\;
  LOCKSTEP_Out(1226) <= \<const0>\;
  LOCKSTEP_Out(1227) <= \<const0>\;
  LOCKSTEP_Out(1228) <= \<const0>\;
  LOCKSTEP_Out(1229) <= \<const0>\;
  LOCKSTEP_Out(1230) <= \<const0>\;
  LOCKSTEP_Out(1231) <= \<const0>\;
  LOCKSTEP_Out(1232) <= \<const0>\;
  LOCKSTEP_Out(1233) <= \<const0>\;
  LOCKSTEP_Out(1234) <= \<const0>\;
  LOCKSTEP_Out(1235) <= \<const0>\;
  LOCKSTEP_Out(1236) <= \<const0>\;
  LOCKSTEP_Out(1237) <= \<const0>\;
  LOCKSTEP_Out(1238) <= \<const0>\;
  LOCKSTEP_Out(1239) <= \<const0>\;
  LOCKSTEP_Out(1240) <= \<const0>\;
  LOCKSTEP_Out(1241) <= \<const0>\;
  LOCKSTEP_Out(1242) <= \<const0>\;
  LOCKSTEP_Out(1243) <= \<const0>\;
  LOCKSTEP_Out(1244) <= \<const0>\;
  LOCKSTEP_Out(1245) <= \<const0>\;
  LOCKSTEP_Out(1246) <= \<const0>\;
  LOCKSTEP_Out(1247) <= \<const0>\;
  LOCKSTEP_Out(1248) <= \<const0>\;
  LOCKSTEP_Out(1249) <= \<const0>\;
  LOCKSTEP_Out(1250) <= \<const0>\;
  LOCKSTEP_Out(1251) <= \<const0>\;
  LOCKSTEP_Out(1252) <= \<const0>\;
  LOCKSTEP_Out(1253) <= \<const0>\;
  LOCKSTEP_Out(1254) <= \<const0>\;
  LOCKSTEP_Out(1255) <= \<const0>\;
  LOCKSTEP_Out(1256) <= \<const0>\;
  LOCKSTEP_Out(1257) <= \<const0>\;
  LOCKSTEP_Out(1258) <= \<const0>\;
  LOCKSTEP_Out(1259) <= \<const0>\;
  LOCKSTEP_Out(1260) <= \<const0>\;
  LOCKSTEP_Out(1261) <= \<const0>\;
  LOCKSTEP_Out(1262) <= \<const0>\;
  LOCKSTEP_Out(1263) <= \<const0>\;
  LOCKSTEP_Out(1264) <= \<const0>\;
  LOCKSTEP_Out(1265) <= \<const0>\;
  LOCKSTEP_Out(1266) <= \<const0>\;
  LOCKSTEP_Out(1267) <= \<const0>\;
  LOCKSTEP_Out(1268) <= \<const0>\;
  LOCKSTEP_Out(1269) <= \<const0>\;
  LOCKSTEP_Out(1270) <= \<const0>\;
  LOCKSTEP_Out(1271) <= \<const0>\;
  LOCKSTEP_Out(1272) <= \<const0>\;
  LOCKSTEP_Out(1273) <= \<const0>\;
  LOCKSTEP_Out(1274) <= \<const0>\;
  LOCKSTEP_Out(1275) <= \<const0>\;
  LOCKSTEP_Out(1276) <= \<const0>\;
  LOCKSTEP_Out(1277) <= \<const0>\;
  LOCKSTEP_Out(1278) <= \<const0>\;
  LOCKSTEP_Out(1279) <= \<const0>\;
  LOCKSTEP_Out(1280) <= \<const0>\;
  LOCKSTEP_Out(1281) <= \<const0>\;
  LOCKSTEP_Out(1282) <= \<const0>\;
  LOCKSTEP_Out(1283) <= \<const0>\;
  LOCKSTEP_Out(1284) <= \<const0>\;
  LOCKSTEP_Out(1285) <= \<const0>\;
  LOCKSTEP_Out(1286) <= \<const0>\;
  LOCKSTEP_Out(1287) <= \<const0>\;
  LOCKSTEP_Out(1288) <= \<const0>\;
  LOCKSTEP_Out(1289) <= \<const0>\;
  LOCKSTEP_Out(1290) <= \<const0>\;
  LOCKSTEP_Out(1291) <= \<const0>\;
  LOCKSTEP_Out(1292) <= \<const0>\;
  LOCKSTEP_Out(1293) <= \<const0>\;
  LOCKSTEP_Out(1294) <= \<const0>\;
  LOCKSTEP_Out(1295) <= \<const0>\;
  LOCKSTEP_Out(1296) <= \<const0>\;
  LOCKSTEP_Out(1297) <= \<const0>\;
  LOCKSTEP_Out(1298) <= \<const0>\;
  LOCKSTEP_Out(1299) <= \<const0>\;
  LOCKSTEP_Out(1300) <= \<const0>\;
  LOCKSTEP_Out(1301) <= \<const0>\;
  LOCKSTEP_Out(1302) <= \<const0>\;
  LOCKSTEP_Out(1303) <= \<const0>\;
  LOCKSTEP_Out(1304) <= \<const0>\;
  LOCKSTEP_Out(1305) <= \<const0>\;
  LOCKSTEP_Out(1306) <= \<const0>\;
  LOCKSTEP_Out(1307) <= \<const0>\;
  LOCKSTEP_Out(1308) <= \<const0>\;
  LOCKSTEP_Out(1309) <= \<const0>\;
  LOCKSTEP_Out(1310) <= \<const0>\;
  LOCKSTEP_Out(1311) <= \<const0>\;
  LOCKSTEP_Out(1312) <= \<const0>\;
  LOCKSTEP_Out(1313) <= \<const0>\;
  LOCKSTEP_Out(1314) <= \<const0>\;
  LOCKSTEP_Out(1315) <= \<const0>\;
  LOCKSTEP_Out(1316) <= \<const0>\;
  LOCKSTEP_Out(1317) <= \<const0>\;
  LOCKSTEP_Out(1318) <= \<const0>\;
  LOCKSTEP_Out(1319) <= \<const0>\;
  LOCKSTEP_Out(1320) <= \<const0>\;
  LOCKSTEP_Out(1321) <= \<const0>\;
  LOCKSTEP_Out(1322) <= \<const0>\;
  LOCKSTEP_Out(1323) <= \<const0>\;
  LOCKSTEP_Out(1324) <= \<const0>\;
  LOCKSTEP_Out(1325) <= \<const0>\;
  LOCKSTEP_Out(1326) <= \<const0>\;
  LOCKSTEP_Out(1327) <= \<const0>\;
  LOCKSTEP_Out(1328) <= \<const0>\;
  LOCKSTEP_Out(1329) <= \<const0>\;
  LOCKSTEP_Out(1330) <= \<const0>\;
  LOCKSTEP_Out(1331) <= \<const0>\;
  LOCKSTEP_Out(1332) <= \<const0>\;
  LOCKSTEP_Out(1333) <= \<const0>\;
  LOCKSTEP_Out(1334) <= \<const0>\;
  LOCKSTEP_Out(1335) <= \<const0>\;
  LOCKSTEP_Out(1336) <= \<const0>\;
  LOCKSTEP_Out(1337) <= \<const0>\;
  LOCKSTEP_Out(1338) <= \<const0>\;
  LOCKSTEP_Out(1339) <= \<const0>\;
  LOCKSTEP_Out(1340) <= \<const0>\;
  LOCKSTEP_Out(1341) <= \<const0>\;
  LOCKSTEP_Out(1342) <= \<const0>\;
  LOCKSTEP_Out(1343) <= \<const0>\;
  LOCKSTEP_Out(1344) <= \<const0>\;
  LOCKSTEP_Out(1345) <= \<const0>\;
  LOCKSTEP_Out(1346) <= \<const0>\;
  LOCKSTEP_Out(1347) <= \<const0>\;
  LOCKSTEP_Out(1348) <= \<const0>\;
  LOCKSTEP_Out(1349) <= \<const0>\;
  LOCKSTEP_Out(1350) <= \<const0>\;
  LOCKSTEP_Out(1351) <= \<const0>\;
  LOCKSTEP_Out(1352) <= \<const0>\;
  LOCKSTEP_Out(1353) <= \<const0>\;
  LOCKSTEP_Out(1354) <= \<const0>\;
  LOCKSTEP_Out(1355) <= \<const0>\;
  LOCKSTEP_Out(1356) <= \<const0>\;
  LOCKSTEP_Out(1357) <= \<const0>\;
  LOCKSTEP_Out(1358) <= \<const0>\;
  LOCKSTEP_Out(1359) <= \<const0>\;
  LOCKSTEP_Out(1360) <= \<const0>\;
  LOCKSTEP_Out(1361) <= \<const0>\;
  LOCKSTEP_Out(1362) <= \<const0>\;
  LOCKSTEP_Out(1363) <= \<const0>\;
  LOCKSTEP_Out(1364) <= \<const0>\;
  LOCKSTEP_Out(1365) <= \<const0>\;
  LOCKSTEP_Out(1366) <= \^lockstep_out\(542);
  LOCKSTEP_Out(1367) <= \<const0>\;
  LOCKSTEP_Out(1368) <= \<const0>\;
  LOCKSTEP_Out(1369) <= \^lockstep_out\(542);
  LOCKSTEP_Out(1370) <= \<const0>\;
  LOCKSTEP_Out(1371) <= \<const0>\;
  LOCKSTEP_Out(1372) <= \<const0>\;
  LOCKSTEP_Out(1373) <= \<const0>\;
  LOCKSTEP_Out(1374) <= \<const0>\;
  LOCKSTEP_Out(1375) <= \<const0>\;
  LOCKSTEP_Out(1376) <= \<const0>\;
  LOCKSTEP_Out(1377) <= \<const0>\;
  LOCKSTEP_Out(1378) <= \<const0>\;
  LOCKSTEP_Out(1379) <= \<const0>\;
  LOCKSTEP_Out(1380) <= \<const0>\;
  LOCKSTEP_Out(1381) <= \<const0>\;
  LOCKSTEP_Out(1382) <= \<const0>\;
  LOCKSTEP_Out(1383) <= \<const0>\;
  LOCKSTEP_Out(1384) <= \<const0>\;
  LOCKSTEP_Out(1385) <= \<const0>\;
  LOCKSTEP_Out(1386) <= \<const0>\;
  LOCKSTEP_Out(1387) <= \<const0>\;
  LOCKSTEP_Out(1388) <= \<const0>\;
  LOCKSTEP_Out(1389) <= \<const0>\;
  LOCKSTEP_Out(1390) <= \<const0>\;
  LOCKSTEP_Out(1391) <= \<const0>\;
  LOCKSTEP_Out(1392) <= \<const0>\;
  LOCKSTEP_Out(1393) <= \<const0>\;
  LOCKSTEP_Out(1394) <= \<const0>\;
  LOCKSTEP_Out(1395) <= \<const0>\;
  LOCKSTEP_Out(1396) <= \<const0>\;
  LOCKSTEP_Out(1397) <= \<const0>\;
  LOCKSTEP_Out(1398) <= \<const0>\;
  LOCKSTEP_Out(1399) <= \<const0>\;
  LOCKSTEP_Out(1400) <= \<const0>\;
  LOCKSTEP_Out(1401) <= \<const0>\;
  LOCKSTEP_Out(1402) <= \<const0>\;
  LOCKSTEP_Out(1403) <= \<const0>\;
  LOCKSTEP_Out(1404) <= \<const0>\;
  LOCKSTEP_Out(1405) <= \<const0>\;
  LOCKSTEP_Out(1406) <= \<const0>\;
  LOCKSTEP_Out(1407) <= \<const0>\;
  LOCKSTEP_Out(1408) <= \<const0>\;
  LOCKSTEP_Out(1409) <= \<const0>\;
  LOCKSTEP_Out(1410) <= \<const0>\;
  LOCKSTEP_Out(1411) <= \<const0>\;
  LOCKSTEP_Out(1412) <= \<const0>\;
  LOCKSTEP_Out(1413) <= \<const0>\;
  LOCKSTEP_Out(1414) <= \<const0>\;
  LOCKSTEP_Out(1415) <= \<const0>\;
  LOCKSTEP_Out(1416) <= \<const0>\;
  LOCKSTEP_Out(1417) <= \<const0>\;
  LOCKSTEP_Out(1418) <= \<const0>\;
  LOCKSTEP_Out(1419) <= \<const0>\;
  LOCKSTEP_Out(1420) <= \<const0>\;
  LOCKSTEP_Out(1421) <= \<const0>\;
  LOCKSTEP_Out(1422) <= \<const0>\;
  LOCKSTEP_Out(1423) <= \<const0>\;
  LOCKSTEP_Out(1424) <= \<const0>\;
  LOCKSTEP_Out(1425) <= \<const0>\;
  LOCKSTEP_Out(1426) <= \<const0>\;
  LOCKSTEP_Out(1427) <= \<const0>\;
  LOCKSTEP_Out(1428) <= \<const0>\;
  LOCKSTEP_Out(1429) <= \<const0>\;
  LOCKSTEP_Out(1430) <= \<const0>\;
  LOCKSTEP_Out(1431) <= \<const0>\;
  LOCKSTEP_Out(1432) <= \<const0>\;
  LOCKSTEP_Out(1433) <= \<const0>\;
  LOCKSTEP_Out(1434) <= \<const0>\;
  LOCKSTEP_Out(1435) <= \<const0>\;
  LOCKSTEP_Out(1436) <= \<const0>\;
  LOCKSTEP_Out(1437) <= \<const0>\;
  LOCKSTEP_Out(1438) <= \<const0>\;
  LOCKSTEP_Out(1439) <= \<const0>\;
  LOCKSTEP_Out(1440) <= \<const0>\;
  LOCKSTEP_Out(1441) <= \<const0>\;
  LOCKSTEP_Out(1442) <= \<const0>\;
  LOCKSTEP_Out(1443) <= \<const0>\;
  LOCKSTEP_Out(1444) <= \<const0>\;
  LOCKSTEP_Out(1445) <= \<const0>\;
  LOCKSTEP_Out(1446) <= \<const0>\;
  LOCKSTEP_Out(1447) <= \<const0>\;
  LOCKSTEP_Out(1448) <= \<const0>\;
  LOCKSTEP_Out(1449) <= \<const0>\;
  LOCKSTEP_Out(1450) <= \<const0>\;
  LOCKSTEP_Out(1451) <= \<const0>\;
  LOCKSTEP_Out(1452) <= \<const0>\;
  LOCKSTEP_Out(1453) <= \<const0>\;
  LOCKSTEP_Out(1454) <= \<const0>\;
  LOCKSTEP_Out(1455) <= \<const0>\;
  LOCKSTEP_Out(1456) <= \<const0>\;
  LOCKSTEP_Out(1457) <= \<const0>\;
  LOCKSTEP_Out(1458) <= \<const0>\;
  LOCKSTEP_Out(1459) <= \<const0>\;
  LOCKSTEP_Out(1460) <= \<const0>\;
  LOCKSTEP_Out(1461) <= \<const0>\;
  LOCKSTEP_Out(1462) <= \<const0>\;
  LOCKSTEP_Out(1463) <= \<const0>\;
  LOCKSTEP_Out(1464) <= \<const0>\;
  LOCKSTEP_Out(1465) <= \<const0>\;
  LOCKSTEP_Out(1466) <= \<const0>\;
  LOCKSTEP_Out(1467) <= \<const0>\;
  LOCKSTEP_Out(1468) <= \<const0>\;
  LOCKSTEP_Out(1469) <= \<const0>\;
  LOCKSTEP_Out(1470) <= \<const0>\;
  LOCKSTEP_Out(1471) <= \<const0>\;
  LOCKSTEP_Out(1472) <= \<const0>\;
  LOCKSTEP_Out(1473) <= \<const0>\;
  LOCKSTEP_Out(1474) <= \<const0>\;
  LOCKSTEP_Out(1475) <= \<const0>\;
  LOCKSTEP_Out(1476) <= \<const0>\;
  LOCKSTEP_Out(1477) <= \<const0>\;
  LOCKSTEP_Out(1478) <= \<const0>\;
  LOCKSTEP_Out(1479) <= \<const0>\;
  LOCKSTEP_Out(1480) <= \<const0>\;
  LOCKSTEP_Out(1481) <= \<const0>\;
  LOCKSTEP_Out(1482) <= \<const0>\;
  LOCKSTEP_Out(1483) <= \<const0>\;
  LOCKSTEP_Out(1484) <= \<const0>\;
  LOCKSTEP_Out(1485) <= \<const0>\;
  LOCKSTEP_Out(1486) <= \<const0>\;
  LOCKSTEP_Out(1487) <= \<const0>\;
  LOCKSTEP_Out(1488) <= \<const0>\;
  LOCKSTEP_Out(1489) <= \<const0>\;
  LOCKSTEP_Out(1490) <= \<const0>\;
  LOCKSTEP_Out(1491) <= \<const0>\;
  LOCKSTEP_Out(1492) <= \<const0>\;
  LOCKSTEP_Out(1493) <= \<const0>\;
  LOCKSTEP_Out(1494) <= \<const0>\;
  LOCKSTEP_Out(1495) <= \<const0>\;
  LOCKSTEP_Out(1496) <= \<const0>\;
  LOCKSTEP_Out(1497) <= \<const0>\;
  LOCKSTEP_Out(1498) <= \<const0>\;
  LOCKSTEP_Out(1499) <= \<const0>\;
  LOCKSTEP_Out(1500) <= \<const0>\;
  LOCKSTEP_Out(1501) <= \<const0>\;
  LOCKSTEP_Out(1502) <= \<const0>\;
  LOCKSTEP_Out(1503) <= \<const0>\;
  LOCKSTEP_Out(1504) <= \<const0>\;
  LOCKSTEP_Out(1505) <= \<const0>\;
  LOCKSTEP_Out(1506) <= \<const0>\;
  LOCKSTEP_Out(1507) <= \<const0>\;
  LOCKSTEP_Out(1508) <= \<const0>\;
  LOCKSTEP_Out(1509) <= \<const0>\;
  LOCKSTEP_Out(1510) <= \<const0>\;
  LOCKSTEP_Out(1511) <= \<const0>\;
  LOCKSTEP_Out(1512) <= \<const0>\;
  LOCKSTEP_Out(1513) <= \<const0>\;
  LOCKSTEP_Out(1514) <= \<const0>\;
  LOCKSTEP_Out(1515) <= \<const0>\;
  LOCKSTEP_Out(1516) <= \<const0>\;
  LOCKSTEP_Out(1517) <= \<const0>\;
  LOCKSTEP_Out(1518) <= \<const0>\;
  LOCKSTEP_Out(1519) <= \<const0>\;
  LOCKSTEP_Out(1520) <= \<const0>\;
  LOCKSTEP_Out(1521) <= \<const0>\;
  LOCKSTEP_Out(1522) <= \<const0>\;
  LOCKSTEP_Out(1523) <= \<const0>\;
  LOCKSTEP_Out(1524) <= \<const0>\;
  LOCKSTEP_Out(1525) <= \<const0>\;
  LOCKSTEP_Out(1526) <= \<const0>\;
  LOCKSTEP_Out(1527) <= \<const0>\;
  LOCKSTEP_Out(1528) <= \<const0>\;
  LOCKSTEP_Out(1529) <= \<const0>\;
  LOCKSTEP_Out(1530) <= \<const0>\;
  LOCKSTEP_Out(1531) <= \<const0>\;
  LOCKSTEP_Out(1532) <= \<const0>\;
  LOCKSTEP_Out(1533) <= \<const0>\;
  LOCKSTEP_Out(1534) <= \<const0>\;
  LOCKSTEP_Out(1535) <= \<const0>\;
  LOCKSTEP_Out(1536) <= \<const0>\;
  LOCKSTEP_Out(1537) <= \<const0>\;
  LOCKSTEP_Out(1538) <= \<const0>\;
  LOCKSTEP_Out(1539) <= \<const0>\;
  LOCKSTEP_Out(1540) <= \<const0>\;
  LOCKSTEP_Out(1541) <= \<const0>\;
  LOCKSTEP_Out(1542) <= \<const0>\;
  LOCKSTEP_Out(1543) <= \<const0>\;
  LOCKSTEP_Out(1544) <= \<const0>\;
  LOCKSTEP_Out(1545) <= \<const0>\;
  LOCKSTEP_Out(1546) <= \<const0>\;
  LOCKSTEP_Out(1547) <= \<const0>\;
  LOCKSTEP_Out(1548) <= \<const0>\;
  LOCKSTEP_Out(1549) <= \<const0>\;
  LOCKSTEP_Out(1550) <= \<const0>\;
  LOCKSTEP_Out(1551) <= \<const0>\;
  LOCKSTEP_Out(1552) <= \<const0>\;
  LOCKSTEP_Out(1553) <= \<const0>\;
  LOCKSTEP_Out(1554) <= \<const0>\;
  LOCKSTEP_Out(1555) <= \<const0>\;
  LOCKSTEP_Out(1556) <= \<const0>\;
  LOCKSTEP_Out(1557) <= \<const0>\;
  LOCKSTEP_Out(1558) <= \<const0>\;
  LOCKSTEP_Out(1559) <= \<const0>\;
  LOCKSTEP_Out(1560) <= \<const0>\;
  LOCKSTEP_Out(1561) <= \<const0>\;
  LOCKSTEP_Out(1562) <= \<const0>\;
  LOCKSTEP_Out(1563) <= \<const0>\;
  LOCKSTEP_Out(1564) <= \<const0>\;
  LOCKSTEP_Out(1565) <= \<const0>\;
  LOCKSTEP_Out(1566) <= \<const0>\;
  LOCKSTEP_Out(1567) <= \<const0>\;
  LOCKSTEP_Out(1568) <= \<const0>\;
  LOCKSTEP_Out(1569) <= \<const0>\;
  LOCKSTEP_Out(1570) <= \<const0>\;
  LOCKSTEP_Out(1571) <= \<const0>\;
  LOCKSTEP_Out(1572) <= \<const0>\;
  LOCKSTEP_Out(1573) <= \<const0>\;
  LOCKSTEP_Out(1574) <= \<const0>\;
  LOCKSTEP_Out(1575) <= \<const0>\;
  LOCKSTEP_Out(1576) <= \<const0>\;
  LOCKSTEP_Out(1577) <= \<const0>\;
  LOCKSTEP_Out(1578) <= \<const0>\;
  LOCKSTEP_Out(1579) <= \<const0>\;
  LOCKSTEP_Out(1580) <= \<const0>\;
  LOCKSTEP_Out(1581) <= \<const0>\;
  LOCKSTEP_Out(1582) <= \<const0>\;
  LOCKSTEP_Out(1583) <= \<const0>\;
  LOCKSTEP_Out(1584) <= \<const0>\;
  LOCKSTEP_Out(1585) <= \<const0>\;
  LOCKSTEP_Out(1586) <= \<const0>\;
  LOCKSTEP_Out(1587) <= \<const0>\;
  LOCKSTEP_Out(1588) <= \<const0>\;
  LOCKSTEP_Out(1589) <= \<const0>\;
  LOCKSTEP_Out(1590) <= \<const0>\;
  LOCKSTEP_Out(1591) <= \<const0>\;
  LOCKSTEP_Out(1592) <= \<const0>\;
  LOCKSTEP_Out(1593) <= \<const0>\;
  LOCKSTEP_Out(1594) <= \<const0>\;
  LOCKSTEP_Out(1595) <= \<const0>\;
  LOCKSTEP_Out(1596) <= \<const0>\;
  LOCKSTEP_Out(1597) <= \<const0>\;
  LOCKSTEP_Out(1598) <= \<const0>\;
  LOCKSTEP_Out(1599) <= \<const0>\;
  LOCKSTEP_Out(1600) <= \<const0>\;
  LOCKSTEP_Out(1601) <= \<const0>\;
  LOCKSTEP_Out(1602) <= \<const0>\;
  LOCKSTEP_Out(1603) <= \<const0>\;
  LOCKSTEP_Out(1604) <= \<const0>\;
  LOCKSTEP_Out(1605) <= \<const0>\;
  LOCKSTEP_Out(1606) <= \<const0>\;
  LOCKSTEP_Out(1607) <= \<const0>\;
  LOCKSTEP_Out(1608) <= \<const0>\;
  LOCKSTEP_Out(1609) <= \<const0>\;
  LOCKSTEP_Out(1610) <= \<const0>\;
  LOCKSTEP_Out(1611) <= \<const0>\;
  LOCKSTEP_Out(1612) <= \<const0>\;
  LOCKSTEP_Out(1613) <= \<const0>\;
  LOCKSTEP_Out(1614) <= \<const0>\;
  LOCKSTEP_Out(1615) <= \<const0>\;
  LOCKSTEP_Out(1616) <= \<const0>\;
  LOCKSTEP_Out(1617) <= \<const0>\;
  LOCKSTEP_Out(1618) <= \<const0>\;
  LOCKSTEP_Out(1619) <= \<const0>\;
  LOCKSTEP_Out(1620) <= \<const0>\;
  LOCKSTEP_Out(1621) <= \<const0>\;
  LOCKSTEP_Out(1622) <= \<const0>\;
  LOCKSTEP_Out(1623) <= \<const0>\;
  LOCKSTEP_Out(1624) <= \<const0>\;
  LOCKSTEP_Out(1625) <= \<const0>\;
  LOCKSTEP_Out(1626) <= \<const0>\;
  LOCKSTEP_Out(1627) <= \<const0>\;
  LOCKSTEP_Out(1628) <= \<const0>\;
  LOCKSTEP_Out(1629) <= \<const0>\;
  LOCKSTEP_Out(1630) <= \<const0>\;
  LOCKSTEP_Out(1631) <= \<const0>\;
  LOCKSTEP_Out(1632) <= \<const0>\;
  LOCKSTEP_Out(1633) <= \<const0>\;
  LOCKSTEP_Out(1634) <= \<const0>\;
  LOCKSTEP_Out(1635) <= \<const0>\;
  LOCKSTEP_Out(1636) <= \<const0>\;
  LOCKSTEP_Out(1637) <= \<const0>\;
  LOCKSTEP_Out(1638) <= \<const0>\;
  LOCKSTEP_Out(1639) <= \<const0>\;
  LOCKSTEP_Out(1640) <= \<const0>\;
  LOCKSTEP_Out(1641) <= \<const0>\;
  LOCKSTEP_Out(1642) <= \<const0>\;
  LOCKSTEP_Out(1643) <= \<const0>\;
  LOCKSTEP_Out(1644) <= \<const0>\;
  LOCKSTEP_Out(1645) <= \<const0>\;
  LOCKSTEP_Out(1646) <= \<const0>\;
  LOCKSTEP_Out(1647) <= \<const0>\;
  LOCKSTEP_Out(1648) <= \<const0>\;
  LOCKSTEP_Out(1649) <= \<const0>\;
  LOCKSTEP_Out(1650) <= \<const0>\;
  LOCKSTEP_Out(1651) <= \<const0>\;
  LOCKSTEP_Out(1652) <= \<const0>\;
  LOCKSTEP_Out(1653) <= \<const0>\;
  LOCKSTEP_Out(1654) <= \<const0>\;
  LOCKSTEP_Out(1655) <= \<const0>\;
  LOCKSTEP_Out(1656) <= \<const0>\;
  LOCKSTEP_Out(1657) <= \<const0>\;
  LOCKSTEP_Out(1658) <= \<const0>\;
  LOCKSTEP_Out(1659) <= \<const0>\;
  LOCKSTEP_Out(1660) <= \<const0>\;
  LOCKSTEP_Out(1661) <= \<const0>\;
  LOCKSTEP_Out(1662) <= \<const0>\;
  LOCKSTEP_Out(1663) <= \<const0>\;
  LOCKSTEP_Out(1664) <= \<const0>\;
  LOCKSTEP_Out(1665) <= \<const0>\;
  LOCKSTEP_Out(1666) <= \<const0>\;
  LOCKSTEP_Out(1667) <= \<const0>\;
  LOCKSTEP_Out(1668) <= \<const0>\;
  LOCKSTEP_Out(1669) <= \<const0>\;
  LOCKSTEP_Out(1670) <= \<const0>\;
  LOCKSTEP_Out(1671) <= \<const0>\;
  LOCKSTEP_Out(1672) <= \<const0>\;
  LOCKSTEP_Out(1673) <= \<const0>\;
  LOCKSTEP_Out(1674) <= \<const0>\;
  LOCKSTEP_Out(1675) <= \<const0>\;
  LOCKSTEP_Out(1676) <= \<const0>\;
  LOCKSTEP_Out(1677) <= \<const0>\;
  LOCKSTEP_Out(1678) <= \<const0>\;
  LOCKSTEP_Out(1679) <= \<const0>\;
  LOCKSTEP_Out(1680) <= \<const0>\;
  LOCKSTEP_Out(1681) <= \<const0>\;
  LOCKSTEP_Out(1682) <= \<const0>\;
  LOCKSTEP_Out(1683) <= \<const0>\;
  LOCKSTEP_Out(1684) <= \<const0>\;
  LOCKSTEP_Out(1685) <= \<const0>\;
  LOCKSTEP_Out(1686) <= \<const0>\;
  LOCKSTEP_Out(1687) <= \<const0>\;
  LOCKSTEP_Out(1688) <= \<const0>\;
  LOCKSTEP_Out(1689) <= \<const0>\;
  LOCKSTEP_Out(1690) <= \<const0>\;
  LOCKSTEP_Out(1691) <= \<const0>\;
  LOCKSTEP_Out(1692) <= \<const0>\;
  LOCKSTEP_Out(1693) <= \<const0>\;
  LOCKSTEP_Out(1694) <= \<const0>\;
  LOCKSTEP_Out(1695) <= \<const0>\;
  LOCKSTEP_Out(1696) <= \<const0>\;
  LOCKSTEP_Out(1697) <= \<const0>\;
  LOCKSTEP_Out(1698) <= \<const0>\;
  LOCKSTEP_Out(1699) <= \<const0>\;
  LOCKSTEP_Out(1700) <= \<const0>\;
  LOCKSTEP_Out(1701) <= \<const0>\;
  LOCKSTEP_Out(1702) <= \<const0>\;
  LOCKSTEP_Out(1703) <= \<const0>\;
  LOCKSTEP_Out(1704) <= \<const0>\;
  LOCKSTEP_Out(1705) <= \<const0>\;
  LOCKSTEP_Out(1706) <= \<const0>\;
  LOCKSTEP_Out(1707) <= \<const0>\;
  LOCKSTEP_Out(1708) <= \<const0>\;
  LOCKSTEP_Out(1709) <= \<const0>\;
  LOCKSTEP_Out(1710) <= \<const0>\;
  LOCKSTEP_Out(1711) <= \<const0>\;
  LOCKSTEP_Out(1712) <= \<const0>\;
  LOCKSTEP_Out(1713) <= \<const0>\;
  LOCKSTEP_Out(1714) <= \<const0>\;
  LOCKSTEP_Out(1715) <= \<const0>\;
  LOCKSTEP_Out(1716) <= \<const0>\;
  LOCKSTEP_Out(1717) <= \<const0>\;
  LOCKSTEP_Out(1718) <= \<const0>\;
  LOCKSTEP_Out(1719) <= \<const0>\;
  LOCKSTEP_Out(1720) <= \<const0>\;
  LOCKSTEP_Out(1721) <= \<const0>\;
  LOCKSTEP_Out(1722) <= \<const0>\;
  LOCKSTEP_Out(1723) <= \<const0>\;
  LOCKSTEP_Out(1724) <= \<const0>\;
  LOCKSTEP_Out(1725) <= \<const0>\;
  LOCKSTEP_Out(1726) <= \<const0>\;
  LOCKSTEP_Out(1727) <= \<const0>\;
  LOCKSTEP_Out(1728) <= \<const0>\;
  LOCKSTEP_Out(1729) <= \<const0>\;
  LOCKSTEP_Out(1730) <= \<const0>\;
  LOCKSTEP_Out(1731) <= \<const0>\;
  LOCKSTEP_Out(1732) <= \<const0>\;
  LOCKSTEP_Out(1733) <= \<const0>\;
  LOCKSTEP_Out(1734) <= \<const0>\;
  LOCKSTEP_Out(1735) <= \<const0>\;
  LOCKSTEP_Out(1736) <= \<const0>\;
  LOCKSTEP_Out(1737) <= \<const0>\;
  LOCKSTEP_Out(1738) <= \<const0>\;
  LOCKSTEP_Out(1739) <= \<const0>\;
  LOCKSTEP_Out(1740) <= \<const0>\;
  LOCKSTEP_Out(1741) <= \<const0>\;
  LOCKSTEP_Out(1742) <= \<const0>\;
  LOCKSTEP_Out(1743) <= \<const0>\;
  LOCKSTEP_Out(1744) <= \<const0>\;
  LOCKSTEP_Out(1745) <= \<const0>\;
  LOCKSTEP_Out(1746) <= \<const0>\;
  LOCKSTEP_Out(1747) <= \<const0>\;
  LOCKSTEP_Out(1748) <= \<const0>\;
  LOCKSTEP_Out(1749) <= \<const0>\;
  LOCKSTEP_Out(1750) <= \<const0>\;
  LOCKSTEP_Out(1751) <= \<const0>\;
  LOCKSTEP_Out(1752) <= \<const0>\;
  LOCKSTEP_Out(1753) <= \<const0>\;
  LOCKSTEP_Out(1754) <= \<const0>\;
  LOCKSTEP_Out(1755) <= \<const0>\;
  LOCKSTEP_Out(1756) <= \<const0>\;
  LOCKSTEP_Out(1757) <= \<const0>\;
  LOCKSTEP_Out(1758) <= \<const0>\;
  LOCKSTEP_Out(1759) <= \<const0>\;
  LOCKSTEP_Out(1760) <= \<const0>\;
  LOCKSTEP_Out(1761) <= \<const0>\;
  LOCKSTEP_Out(1762) <= \<const0>\;
  LOCKSTEP_Out(1763) <= \<const0>\;
  LOCKSTEP_Out(1764) <= \<const0>\;
  LOCKSTEP_Out(1765) <= \<const0>\;
  LOCKSTEP_Out(1766) <= \<const0>\;
  LOCKSTEP_Out(1767) <= \<const0>\;
  LOCKSTEP_Out(1768) <= \<const0>\;
  LOCKSTEP_Out(1769) <= \<const0>\;
  LOCKSTEP_Out(1770) <= \<const0>\;
  LOCKSTEP_Out(1771) <= \<const0>\;
  LOCKSTEP_Out(1772) <= \<const0>\;
  LOCKSTEP_Out(1773) <= \<const0>\;
  LOCKSTEP_Out(1774) <= \<const0>\;
  LOCKSTEP_Out(1775) <= \<const0>\;
  LOCKSTEP_Out(1776) <= \<const0>\;
  LOCKSTEP_Out(1777) <= \<const0>\;
  LOCKSTEP_Out(1778) <= \<const0>\;
  LOCKSTEP_Out(1779) <= \<const0>\;
  LOCKSTEP_Out(1780) <= \<const0>\;
  LOCKSTEP_Out(1781) <= \<const0>\;
  LOCKSTEP_Out(1782) <= \<const0>\;
  LOCKSTEP_Out(1783) <= \<const0>\;
  LOCKSTEP_Out(1784) <= \<const0>\;
  LOCKSTEP_Out(1785) <= \<const0>\;
  LOCKSTEP_Out(1786) <= \<const0>\;
  LOCKSTEP_Out(1787) <= \<const0>\;
  LOCKSTEP_Out(1788) <= \<const0>\;
  LOCKSTEP_Out(1789) <= \<const0>\;
  LOCKSTEP_Out(1790) <= \<const0>\;
  LOCKSTEP_Out(1791) <= \<const0>\;
  LOCKSTEP_Out(1792) <= \<const0>\;
  LOCKSTEP_Out(1793) <= \<const0>\;
  LOCKSTEP_Out(1794) <= \<const0>\;
  LOCKSTEP_Out(1795) <= \<const0>\;
  LOCKSTEP_Out(1796) <= \<const0>\;
  LOCKSTEP_Out(1797) <= \<const0>\;
  LOCKSTEP_Out(1798) <= \<const0>\;
  LOCKSTEP_Out(1799) <= \<const0>\;
  LOCKSTEP_Out(1800) <= \<const0>\;
  LOCKSTEP_Out(1801) <= \<const0>\;
  LOCKSTEP_Out(1802) <= \<const0>\;
  LOCKSTEP_Out(1803) <= \<const0>\;
  LOCKSTEP_Out(1804) <= \<const0>\;
  LOCKSTEP_Out(1805) <= \<const0>\;
  LOCKSTEP_Out(1806) <= \<const0>\;
  LOCKSTEP_Out(1807) <= \<const0>\;
  LOCKSTEP_Out(1808) <= \<const0>\;
  LOCKSTEP_Out(1809) <= \<const0>\;
  LOCKSTEP_Out(1810) <= \<const0>\;
  LOCKSTEP_Out(1811) <= \<const0>\;
  LOCKSTEP_Out(1812) <= \<const0>\;
  LOCKSTEP_Out(1813) <= \<const0>\;
  LOCKSTEP_Out(1814) <= \<const0>\;
  LOCKSTEP_Out(1815) <= \<const0>\;
  LOCKSTEP_Out(1816) <= \<const0>\;
  LOCKSTEP_Out(1817) <= \<const0>\;
  LOCKSTEP_Out(1818) <= \<const0>\;
  LOCKSTEP_Out(1819) <= \<const0>\;
  LOCKSTEP_Out(1820) <= \<const0>\;
  LOCKSTEP_Out(1821) <= \<const0>\;
  LOCKSTEP_Out(1822) <= \<const0>\;
  LOCKSTEP_Out(1823) <= \<const0>\;
  LOCKSTEP_Out(1824) <= \<const0>\;
  LOCKSTEP_Out(1825) <= \<const0>\;
  LOCKSTEP_Out(1826) <= \<const0>\;
  LOCKSTEP_Out(1827) <= \<const0>\;
  LOCKSTEP_Out(1828) <= \<const0>\;
  LOCKSTEP_Out(1829) <= \<const0>\;
  LOCKSTEP_Out(1830) <= \<const0>\;
  LOCKSTEP_Out(1831) <= \<const0>\;
  LOCKSTEP_Out(1832) <= \<const0>\;
  LOCKSTEP_Out(1833) <= \<const0>\;
  LOCKSTEP_Out(1834) <= \<const0>\;
  LOCKSTEP_Out(1835) <= \<const0>\;
  LOCKSTEP_Out(1836) <= \<const0>\;
  LOCKSTEP_Out(1837) <= \<const0>\;
  LOCKSTEP_Out(1838) <= \<const0>\;
  LOCKSTEP_Out(1839) <= \<const0>\;
  LOCKSTEP_Out(1840) <= \<const0>\;
  LOCKSTEP_Out(1841) <= \<const0>\;
  LOCKSTEP_Out(1842) <= \<const0>\;
  LOCKSTEP_Out(1843) <= \<const0>\;
  LOCKSTEP_Out(1844) <= \<const0>\;
  LOCKSTEP_Out(1845) <= \<const0>\;
  LOCKSTEP_Out(1846) <= \<const0>\;
  LOCKSTEP_Out(1847) <= \<const0>\;
  LOCKSTEP_Out(1848) <= \<const0>\;
  LOCKSTEP_Out(1849) <= \<const0>\;
  LOCKSTEP_Out(1850) <= \<const0>\;
  LOCKSTEP_Out(1851) <= \<const0>\;
  LOCKSTEP_Out(1852) <= \<const0>\;
  LOCKSTEP_Out(1853) <= \<const0>\;
  LOCKSTEP_Out(1854) <= \<const0>\;
  LOCKSTEP_Out(1855) <= \<const0>\;
  LOCKSTEP_Out(1856) <= \<const0>\;
  LOCKSTEP_Out(1857) <= \<const0>\;
  LOCKSTEP_Out(1858) <= \<const0>\;
  LOCKSTEP_Out(1859) <= \<const0>\;
  LOCKSTEP_Out(1860) <= \<const0>\;
  LOCKSTEP_Out(1861) <= \<const0>\;
  LOCKSTEP_Out(1862) <= \<const0>\;
  LOCKSTEP_Out(1863) <= \<const0>\;
  LOCKSTEP_Out(1864) <= \<const0>\;
  LOCKSTEP_Out(1865) <= \<const0>\;
  LOCKSTEP_Out(1866) <= \<const0>\;
  LOCKSTEP_Out(1867) <= \<const0>\;
  LOCKSTEP_Out(1868) <= \<const0>\;
  LOCKSTEP_Out(1869) <= \<const0>\;
  LOCKSTEP_Out(1870) <= \<const0>\;
  LOCKSTEP_Out(1871) <= \<const0>\;
  LOCKSTEP_Out(1872) <= \<const0>\;
  LOCKSTEP_Out(1873) <= \<const0>\;
  LOCKSTEP_Out(1874) <= \<const0>\;
  LOCKSTEP_Out(1875) <= \<const0>\;
  LOCKSTEP_Out(1876) <= \<const0>\;
  LOCKSTEP_Out(1877) <= \<const0>\;
  LOCKSTEP_Out(1878) <= \<const0>\;
  LOCKSTEP_Out(1879) <= \<const0>\;
  LOCKSTEP_Out(1880) <= \<const0>\;
  LOCKSTEP_Out(1881) <= \<const0>\;
  LOCKSTEP_Out(1882) <= \<const0>\;
  LOCKSTEP_Out(1883) <= \<const0>\;
  LOCKSTEP_Out(1884) <= \<const0>\;
  LOCKSTEP_Out(1885) <= \<const0>\;
  LOCKSTEP_Out(1886) <= \<const0>\;
  LOCKSTEP_Out(1887) <= \<const0>\;
  LOCKSTEP_Out(1888) <= \<const0>\;
  LOCKSTEP_Out(1889) <= \<const0>\;
  LOCKSTEP_Out(1890) <= \<const0>\;
  LOCKSTEP_Out(1891) <= \<const0>\;
  LOCKSTEP_Out(1892) <= \<const0>\;
  LOCKSTEP_Out(1893) <= \<const0>\;
  LOCKSTEP_Out(1894) <= \<const0>\;
  LOCKSTEP_Out(1895) <= \<const0>\;
  LOCKSTEP_Out(1896) <= \<const0>\;
  LOCKSTEP_Out(1897) <= \<const0>\;
  LOCKSTEP_Out(1898) <= \<const0>\;
  LOCKSTEP_Out(1899) <= \<const0>\;
  LOCKSTEP_Out(1900) <= \<const0>\;
  LOCKSTEP_Out(1901) <= \<const0>\;
  LOCKSTEP_Out(1902) <= \<const0>\;
  LOCKSTEP_Out(1903) <= \<const0>\;
  LOCKSTEP_Out(1904) <= \<const0>\;
  LOCKSTEP_Out(1905) <= \<const0>\;
  LOCKSTEP_Out(1906) <= \<const0>\;
  LOCKSTEP_Out(1907) <= \<const0>\;
  LOCKSTEP_Out(1908) <= \<const0>\;
  LOCKSTEP_Out(1909) <= \<const0>\;
  LOCKSTEP_Out(1910) <= \<const0>\;
  LOCKSTEP_Out(1911) <= \<const0>\;
  LOCKSTEP_Out(1912) <= \<const0>\;
  LOCKSTEP_Out(1913) <= \<const0>\;
  LOCKSTEP_Out(1914) <= \<const0>\;
  LOCKSTEP_Out(1915) <= \<const0>\;
  LOCKSTEP_Out(1916) <= \<const0>\;
  LOCKSTEP_Out(1917) <= \<const0>\;
  LOCKSTEP_Out(1918) <= \<const0>\;
  LOCKSTEP_Out(1919) <= \<const0>\;
  LOCKSTEP_Out(1920) <= \<const0>\;
  LOCKSTEP_Out(1921) <= \<const0>\;
  LOCKSTEP_Out(1922) <= \<const0>\;
  LOCKSTEP_Out(1923) <= \<const0>\;
  LOCKSTEP_Out(1924) <= \<const0>\;
  LOCKSTEP_Out(1925) <= \<const0>\;
  LOCKSTEP_Out(1926) <= \<const0>\;
  LOCKSTEP_Out(1927) <= \<const0>\;
  LOCKSTEP_Out(1928) <= \<const0>\;
  LOCKSTEP_Out(1929) <= \<const0>\;
  LOCKSTEP_Out(1930) <= \<const0>\;
  LOCKSTEP_Out(1931) <= \<const0>\;
  LOCKSTEP_Out(1932) <= \<const0>\;
  LOCKSTEP_Out(1933) <= \<const0>\;
  LOCKSTEP_Out(1934) <= \<const0>\;
  LOCKSTEP_Out(1935) <= \<const0>\;
  LOCKSTEP_Out(1936) <= \<const0>\;
  LOCKSTEP_Out(1937) <= \<const0>\;
  LOCKSTEP_Out(1938) <= \<const0>\;
  LOCKSTEP_Out(1939) <= \<const0>\;
  LOCKSTEP_Out(1940) <= \<const0>\;
  LOCKSTEP_Out(1941) <= \<const0>\;
  LOCKSTEP_Out(1942) <= \<const0>\;
  LOCKSTEP_Out(1943) <= \<const0>\;
  LOCKSTEP_Out(1944) <= \<const0>\;
  LOCKSTEP_Out(1945) <= \<const0>\;
  LOCKSTEP_Out(1946) <= \<const0>\;
  LOCKSTEP_Out(1947) <= \<const0>\;
  LOCKSTEP_Out(1948) <= \<const0>\;
  LOCKSTEP_Out(1949) <= \<const0>\;
  LOCKSTEP_Out(1950) <= \<const0>\;
  LOCKSTEP_Out(1951) <= \<const0>\;
  LOCKSTEP_Out(1952) <= \<const0>\;
  LOCKSTEP_Out(1953) <= \<const0>\;
  LOCKSTEP_Out(1954) <= \<const0>\;
  LOCKSTEP_Out(1955) <= \<const0>\;
  LOCKSTEP_Out(1956) <= \<const0>\;
  LOCKSTEP_Out(1957) <= \<const0>\;
  LOCKSTEP_Out(1958) <= \<const0>\;
  LOCKSTEP_Out(1959) <= \<const0>\;
  LOCKSTEP_Out(1960) <= \<const0>\;
  LOCKSTEP_Out(1961) <= \<const0>\;
  LOCKSTEP_Out(1962) <= \<const0>\;
  LOCKSTEP_Out(1963) <= \<const0>\;
  LOCKSTEP_Out(1964) <= \<const0>\;
  LOCKSTEP_Out(1965) <= \<const0>\;
  LOCKSTEP_Out(1966) <= \<const0>\;
  LOCKSTEP_Out(1967) <= \<const0>\;
  LOCKSTEP_Out(1968 to 1997) <= \^lockstep_out\(1968 to 1997);
  LOCKSTEP_Out(1998) <= \<const0>\;
  LOCKSTEP_Out(1999) <= \<const0>\;
  LOCKSTEP_Out(2000) <= \<const0>\;
  LOCKSTEP_Out(2001) <= \<const0>\;
  LOCKSTEP_Out(2002) <= \<const0>\;
  LOCKSTEP_Out(2003) <= \<const0>\;
  LOCKSTEP_Out(2004) <= \<const0>\;
  LOCKSTEP_Out(2005) <= \<const0>\;
  LOCKSTEP_Out(2006) <= \<const0>\;
  LOCKSTEP_Out(2007) <= \<const0>\;
  LOCKSTEP_Out(2008) <= \<const0>\;
  LOCKSTEP_Out(2009) <= \<const0>\;
  LOCKSTEP_Out(2010) <= \<const0>\;
  LOCKSTEP_Out(2011) <= \<const0>\;
  LOCKSTEP_Out(2012) <= \<const0>\;
  LOCKSTEP_Out(2013) <= \<const0>\;
  LOCKSTEP_Out(2014) <= \<const0>\;
  LOCKSTEP_Out(2015) <= \<const0>\;
  LOCKSTEP_Out(2016) <= \<const0>\;
  LOCKSTEP_Out(2017) <= \<const0>\;
  LOCKSTEP_Out(2018) <= \<const0>\;
  LOCKSTEP_Out(2019) <= \<const0>\;
  LOCKSTEP_Out(2020) <= \<const0>\;
  LOCKSTEP_Out(2021) <= \<const0>\;
  LOCKSTEP_Out(2022) <= \<const0>\;
  LOCKSTEP_Out(2023) <= \<const0>\;
  LOCKSTEP_Out(2024) <= \<const0>\;
  LOCKSTEP_Out(2025) <= \<const0>\;
  LOCKSTEP_Out(2026) <= \<const0>\;
  LOCKSTEP_Out(2027) <= \<const0>\;
  LOCKSTEP_Out(2028) <= \<const0>\;
  LOCKSTEP_Out(2029) <= \<const0>\;
  LOCKSTEP_Out(2030) <= \<const0>\;
  LOCKSTEP_Out(2031) <= \<const0>\;
  LOCKSTEP_Out(2032) <= \<const0>\;
  LOCKSTEP_Out(2033) <= \<const0>\;
  LOCKSTEP_Out(2034) <= \<const0>\;
  LOCKSTEP_Out(2035) <= \<const0>\;
  LOCKSTEP_Out(2036) <= \<const0>\;
  LOCKSTEP_Out(2037) <= \<const0>\;
  LOCKSTEP_Out(2038) <= \^lockstep_out\(2039);
  LOCKSTEP_Out(2039) <= \^lockstep_out\(2039);
  LOCKSTEP_Out(2040) <= \<const0>\;
  LOCKSTEP_Out(2041) <= \^lockstep_out\(542);
  LOCKSTEP_Out(2042) <= \<const0>\;
  LOCKSTEP_Out(2043) <= \^lockstep_out\(2043);
  LOCKSTEP_Out(2044) <= \<const0>\;
  LOCKSTEP_Out(2045) <= \<const0>\;
  LOCKSTEP_Out(2046) <= \^lockstep_out\(2047);
  LOCKSTEP_Out(2047) <= \^lockstep_out\(2047);
  LOCKSTEP_Out(2048) <= \^lockstep_out\(2047);
  LOCKSTEP_Out(2049) <= \^lockstep_out\(2047);
  LOCKSTEP_Out(2050) <= \^lockstep_out\(542);
  LOCKSTEP_Out(2051) <= \<const0>\;
  LOCKSTEP_Out(2052) <= \<const0>\;
  LOCKSTEP_Out(2053) <= \<const0>\;
  LOCKSTEP_Out(2054) <= \^lockstep_out\(542);
  LOCKSTEP_Out(2055) <= \^lockstep_out\(542);
  LOCKSTEP_Out(2056) <= \^lockstep_out\(542);
  LOCKSTEP_Out(2057) <= \^lockstep_out\(2057);
  LOCKSTEP_Out(2058) <= \^lockstep_out\(2047);
  LOCKSTEP_Out(2059) <= \^lockstep_out\(2047);
  LOCKSTEP_Out(2060) <= \^lockstep_out\(2047);
  LOCKSTEP_Out(2061) <= \^lockstep_out\(2047);
  LOCKSTEP_Out(2062) <= \^lockstep_out\(2047);
  LOCKSTEP_Out(2063) <= \<const0>\;
  LOCKSTEP_Out(2064) <= \<const0>\;
  LOCKSTEP_Out(2065) <= \<const0>\;
  LOCKSTEP_Out(2066) <= \<const0>\;
  LOCKSTEP_Out(2067) <= \<const0>\;
  LOCKSTEP_Out(2068) <= \<const0>\;
  LOCKSTEP_Out(2069) <= \<const0>\;
  LOCKSTEP_Out(2070) <= \<const0>\;
  LOCKSTEP_Out(2071) <= \^lockstep_out\(2071);
  LOCKSTEP_Out(2072) <= \<const0>\;
  LOCKSTEP_Out(2073) <= \<const0>\;
  LOCKSTEP_Out(2074) <= \<const0>\;
  LOCKSTEP_Out(2075) <= \<const0>\;
  LOCKSTEP_Out(2076) <= \<const0>\;
  LOCKSTEP_Out(2077) <= \<const0>\;
  LOCKSTEP_Out(2078) <= \<const0>\;
  LOCKSTEP_Out(2079) <= \<const0>\;
  LOCKSTEP_Out(2080) <= \<const0>\;
  LOCKSTEP_Out(2081) <= \<const0>\;
  LOCKSTEP_Out(2082) <= \<const0>\;
  LOCKSTEP_Out(2083 to 2114) <= \^lockstep_out\(2083 to 2114);
  LOCKSTEP_Out(2115) <= \<const0>\;
  LOCKSTEP_Out(2116) <= \<const0>\;
  LOCKSTEP_Out(2117) <= \<const0>\;
  LOCKSTEP_Out(2118) <= \<const0>\;
  LOCKSTEP_Out(2119) <= \<const0>\;
  LOCKSTEP_Out(2120) <= \<const0>\;
  LOCKSTEP_Out(2121) <= \<const0>\;
  LOCKSTEP_Out(2122) <= \<const0>\;
  LOCKSTEP_Out(2123) <= \<const0>\;
  LOCKSTEP_Out(2124) <= \<const0>\;
  LOCKSTEP_Out(2125) <= \<const0>\;
  LOCKSTEP_Out(2126) <= \<const0>\;
  LOCKSTEP_Out(2127) <= \<const0>\;
  LOCKSTEP_Out(2128) <= \<const0>\;
  LOCKSTEP_Out(2129) <= \<const0>\;
  LOCKSTEP_Out(2130) <= \<const0>\;
  LOCKSTEP_Out(2131) <= \<const0>\;
  LOCKSTEP_Out(2132) <= \<const0>\;
  LOCKSTEP_Out(2133) <= \<const0>\;
  LOCKSTEP_Out(2134) <= \<const0>\;
  LOCKSTEP_Out(2135) <= \<const0>\;
  LOCKSTEP_Out(2136) <= \<const0>\;
  LOCKSTEP_Out(2137) <= \<const0>\;
  LOCKSTEP_Out(2138) <= \<const0>\;
  LOCKSTEP_Out(2139) <= \<const0>\;
  LOCKSTEP_Out(2140) <= \<const0>\;
  LOCKSTEP_Out(2141) <= \<const0>\;
  LOCKSTEP_Out(2142) <= \<const0>\;
  LOCKSTEP_Out(2143) <= \<const0>\;
  LOCKSTEP_Out(2144) <= \<const0>\;
  LOCKSTEP_Out(2145) <= \<const0>\;
  LOCKSTEP_Out(2146) <= \<const0>\;
  LOCKSTEP_Out(2147) <= \<const0>\;
  LOCKSTEP_Out(2148) <= \<const0>\;
  LOCKSTEP_Out(2149) <= \<const0>\;
  LOCKSTEP_Out(2150) <= \<const0>\;
  LOCKSTEP_Out(2151) <= \<const0>\;
  LOCKSTEP_Out(2152) <= \<const0>\;
  LOCKSTEP_Out(2153) <= \<const0>\;
  LOCKSTEP_Out(2154) <= \<const0>\;
  LOCKSTEP_Out(2155) <= \<const0>\;
  LOCKSTEP_Out(2156) <= \^lockstep_out\(542);
  LOCKSTEP_Out(2157) <= \<const0>\;
  LOCKSTEP_Out(2158) <= \<const0>\;
  LOCKSTEP_Out(2159) <= \^lockstep_out\(542);
  LOCKSTEP_Out(2160) <= \<const0>\;
  LOCKSTEP_Out(2161) <= \^lockstep_out\(542);
  LOCKSTEP_Out(2162) <= \^lockstep_out\(542);
  LOCKSTEP_Out(2163) <= \^lockstep_out\(542);
  LOCKSTEP_Out(2164) <= \^lockstep_out\(542);
  LOCKSTEP_Out(2165) <= \<const0>\;
  LOCKSTEP_Out(2166) <= \<const0>\;
  LOCKSTEP_Out(2167) <= \<const0>\;
  LOCKSTEP_Out(2168) <= \^lockstep_out\(542);
  LOCKSTEP_Out(2169) <= \<const0>\;
  LOCKSTEP_Out(2170) <= \<const0>\;
  LOCKSTEP_Out(2171) <= \<const0>\;
  LOCKSTEP_Out(2172) <= \^lockstep_out\(2172);
  LOCKSTEP_Out(2173) <= \^lockstep_out\(542);
  LOCKSTEP_Out(2174) <= \^lockstep_out\(542);
  LOCKSTEP_Out(2175) <= \^lockstep_out\(542);
  LOCKSTEP_Out(2176) <= \^lockstep_out\(542);
  LOCKSTEP_Out(2177) <= \^lockstep_out\(542);
  LOCKSTEP_Out(2178) <= \<const0>\;
  LOCKSTEP_Out(2179) <= \<const0>\;
  LOCKSTEP_Out(2180) <= \<const0>\;
  LOCKSTEP_Out(2181) <= \<const0>\;
  LOCKSTEP_Out(2182) <= \<const0>\;
  LOCKSTEP_Out(2183) <= \<const0>\;
  LOCKSTEP_Out(2184) <= \<const0>\;
  LOCKSTEP_Out(2185 to 2216) <= \^lockstep_out\(2185 to 2216);
  LOCKSTEP_Out(2217) <= \<const0>\;
  LOCKSTEP_Out(2218) <= \<const0>\;
  LOCKSTEP_Out(2219) <= \<const0>\;
  LOCKSTEP_Out(2220) <= \<const0>\;
  LOCKSTEP_Out(2221) <= \<const0>\;
  LOCKSTEP_Out(2222) <= \<const0>\;
  LOCKSTEP_Out(2223) <= \<const0>\;
  LOCKSTEP_Out(2224) <= \<const0>\;
  LOCKSTEP_Out(2225) <= \<const0>\;
  LOCKSTEP_Out(2226) <= \<const0>\;
  LOCKSTEP_Out(2227) <= \<const0>\;
  LOCKSTEP_Out(2228) <= \<const0>\;
  LOCKSTEP_Out(2229) <= \<const0>\;
  LOCKSTEP_Out(2230) <= \<const0>\;
  LOCKSTEP_Out(2231) <= \<const0>\;
  LOCKSTEP_Out(2232) <= \<const0>\;
  LOCKSTEP_Out(2233) <= \<const0>\;
  LOCKSTEP_Out(2234) <= \<const0>\;
  LOCKSTEP_Out(2235) <= \<const0>\;
  LOCKSTEP_Out(2236) <= \<const0>\;
  LOCKSTEP_Out(2237) <= \<const0>\;
  LOCKSTEP_Out(2238) <= \<const0>\;
  LOCKSTEP_Out(2239) <= \<const0>\;
  LOCKSTEP_Out(2240) <= \<const0>\;
  LOCKSTEP_Out(2241) <= \<const0>\;
  LOCKSTEP_Out(2242) <= \<const0>\;
  LOCKSTEP_Out(2243) <= \<const0>\;
  LOCKSTEP_Out(2244) <= \<const0>\;
  LOCKSTEP_Out(2245) <= \<const0>\;
  LOCKSTEP_Out(2246) <= \<const0>\;
  LOCKSTEP_Out(2247) <= \<const0>\;
  LOCKSTEP_Out(2248) <= \<const0>\;
  LOCKSTEP_Out(2249) <= \<const0>\;
  LOCKSTEP_Out(2250) <= \<const0>\;
  LOCKSTEP_Out(2251) <= \<const0>\;
  LOCKSTEP_Out(2252) <= \<const0>\;
  LOCKSTEP_Out(2253) <= \<const0>\;
  LOCKSTEP_Out(2254) <= \<const0>\;
  LOCKSTEP_Out(2255) <= \<const0>\;
  LOCKSTEP_Out(2256) <= \<const0>\;
  LOCKSTEP_Out(2257) <= \<const0>\;
  LOCKSTEP_Out(2258) <= \<const0>\;
  LOCKSTEP_Out(2259) <= \<const0>\;
  LOCKSTEP_Out(2260) <= \<const0>\;
  LOCKSTEP_Out(2261) <= \<const0>\;
  LOCKSTEP_Out(2262) <= \<const0>\;
  LOCKSTEP_Out(2263) <= \<const0>\;
  LOCKSTEP_Out(2264) <= \<const0>\;
  LOCKSTEP_Out(2265) <= \<const0>\;
  LOCKSTEP_Out(2266) <= \<const0>\;
  LOCKSTEP_Out(2267) <= \<const0>\;
  LOCKSTEP_Out(2268) <= \<const0>\;
  LOCKSTEP_Out(2269) <= \<const0>\;
  LOCKSTEP_Out(2270) <= \<const0>\;
  LOCKSTEP_Out(2271) <= \<const0>\;
  LOCKSTEP_Out(2272) <= \<const0>\;
  LOCKSTEP_Out(2273) <= \<const0>\;
  LOCKSTEP_Out(2274) <= \<const0>\;
  LOCKSTEP_Out(2275) <= \<const0>\;
  LOCKSTEP_Out(2276) <= \<const0>\;
  LOCKSTEP_Out(2277) <= \<const0>\;
  LOCKSTEP_Out(2278) <= \<const0>\;
  LOCKSTEP_Out(2279) <= \<const0>\;
  LOCKSTEP_Out(2280) <= \<const0>\;
  LOCKSTEP_Out(2281) <= \<const0>\;
  LOCKSTEP_Out(2282) <= \<const0>\;
  LOCKSTEP_Out(2283) <= \<const0>\;
  LOCKSTEP_Out(2284) <= \<const0>\;
  LOCKSTEP_Out(2285) <= \<const0>\;
  LOCKSTEP_Out(2286) <= \<const0>\;
  LOCKSTEP_Out(2287) <= \<const0>\;
  LOCKSTEP_Out(2288) <= \<const0>\;
  LOCKSTEP_Out(2289) <= \<const0>\;
  LOCKSTEP_Out(2290) <= \<const0>\;
  LOCKSTEP_Out(2291) <= \<const0>\;
  LOCKSTEP_Out(2292) <= \<const0>\;
  LOCKSTEP_Out(2293) <= \<const0>\;
  LOCKSTEP_Out(2294) <= \<const0>\;
  LOCKSTEP_Out(2295) <= \<const0>\;
  LOCKSTEP_Out(2296) <= \<const0>\;
  LOCKSTEP_Out(2297) <= \<const0>\;
  LOCKSTEP_Out(2298) <= \<const0>\;
  LOCKSTEP_Out(2299) <= \<const0>\;
  LOCKSTEP_Out(2300) <= \<const0>\;
  LOCKSTEP_Out(2301) <= \<const0>\;
  LOCKSTEP_Out(2302) <= \<const0>\;
  LOCKSTEP_Out(2303) <= \<const0>\;
  LOCKSTEP_Out(2304) <= \<const0>\;
  LOCKSTEP_Out(2305) <= \<const0>\;
  LOCKSTEP_Out(2306) <= \<const0>\;
  LOCKSTEP_Out(2307) <= \<const0>\;
  LOCKSTEP_Out(2308) <= \<const0>\;
  LOCKSTEP_Out(2309) <= \<const0>\;
  LOCKSTEP_Out(2310) <= \<const0>\;
  LOCKSTEP_Out(2311) <= \<const0>\;
  LOCKSTEP_Out(2312) <= \<const0>\;
  LOCKSTEP_Out(2313) <= \<const0>\;
  LOCKSTEP_Out(2314) <= \<const0>\;
  LOCKSTEP_Out(2315) <= \<const0>\;
  LOCKSTEP_Out(2316) <= \<const0>\;
  LOCKSTEP_Out(2317) <= \<const0>\;
  LOCKSTEP_Out(2318) <= \<const0>\;
  LOCKSTEP_Out(2319) <= \<const0>\;
  LOCKSTEP_Out(2320) <= \<const0>\;
  LOCKSTEP_Out(2321) <= \<const0>\;
  LOCKSTEP_Out(2322) <= \<const0>\;
  LOCKSTEP_Out(2323) <= \<const0>\;
  LOCKSTEP_Out(2324) <= \<const0>\;
  LOCKSTEP_Out(2325) <= \<const0>\;
  LOCKSTEP_Out(2326) <= \<const0>\;
  LOCKSTEP_Out(2327) <= \<const0>\;
  LOCKSTEP_Out(2328) <= \<const0>\;
  LOCKSTEP_Out(2329) <= \<const0>\;
  LOCKSTEP_Out(2330) <= \<const0>\;
  LOCKSTEP_Out(2331) <= \<const0>\;
  LOCKSTEP_Out(2332) <= \<const0>\;
  LOCKSTEP_Out(2333) <= \<const0>\;
  LOCKSTEP_Out(2334) <= \<const0>\;
  LOCKSTEP_Out(2335) <= \<const0>\;
  LOCKSTEP_Out(2336) <= \<const0>\;
  LOCKSTEP_Out(2337) <= \<const0>\;
  LOCKSTEP_Out(2338) <= \<const0>\;
  LOCKSTEP_Out(2339) <= \<const0>\;
  LOCKSTEP_Out(2340) <= \<const0>\;
  LOCKSTEP_Out(2341) <= \<const0>\;
  LOCKSTEP_Out(2342) <= \<const0>\;
  LOCKSTEP_Out(2343) <= \<const0>\;
  LOCKSTEP_Out(2344) <= \<const0>\;
  LOCKSTEP_Out(2345) <= \<const0>\;
  LOCKSTEP_Out(2346) <= \<const0>\;
  LOCKSTEP_Out(2347) <= \<const0>\;
  LOCKSTEP_Out(2348) <= \<const0>\;
  LOCKSTEP_Out(2349) <= \<const0>\;
  LOCKSTEP_Out(2350) <= \<const0>\;
  LOCKSTEP_Out(2351) <= \<const0>\;
  LOCKSTEP_Out(2352) <= \<const0>\;
  LOCKSTEP_Out(2353) <= \<const0>\;
  LOCKSTEP_Out(2354) <= \<const0>\;
  LOCKSTEP_Out(2355) <= \<const0>\;
  LOCKSTEP_Out(2356) <= \<const0>\;
  LOCKSTEP_Out(2357) <= \<const0>\;
  LOCKSTEP_Out(2358) <= \<const0>\;
  LOCKSTEP_Out(2359) <= \<const0>\;
  LOCKSTEP_Out(2360) <= \<const0>\;
  LOCKSTEP_Out(2361) <= \<const0>\;
  LOCKSTEP_Out(2362) <= \<const0>\;
  LOCKSTEP_Out(2363) <= \<const0>\;
  LOCKSTEP_Out(2364) <= \<const0>\;
  LOCKSTEP_Out(2365) <= \<const0>\;
  LOCKSTEP_Out(2366) <= \<const0>\;
  LOCKSTEP_Out(2367) <= \<const0>\;
  LOCKSTEP_Out(2368) <= \<const0>\;
  LOCKSTEP_Out(2369) <= \<const0>\;
  LOCKSTEP_Out(2370) <= \<const0>\;
  LOCKSTEP_Out(2371) <= \<const0>\;
  LOCKSTEP_Out(2372) <= \<const0>\;
  LOCKSTEP_Out(2373) <= \<const0>\;
  LOCKSTEP_Out(2374) <= \<const0>\;
  LOCKSTEP_Out(2375) <= \<const0>\;
  LOCKSTEP_Out(2376) <= \<const0>\;
  LOCKSTEP_Out(2377) <= \<const0>\;
  LOCKSTEP_Out(2378) <= \<const0>\;
  LOCKSTEP_Out(2379) <= \<const0>\;
  LOCKSTEP_Out(2380) <= \<const0>\;
  LOCKSTEP_Out(2381) <= \<const0>\;
  LOCKSTEP_Out(2382) <= \<const0>\;
  LOCKSTEP_Out(2383) <= \<const0>\;
  LOCKSTEP_Out(2384) <= \<const0>\;
  LOCKSTEP_Out(2385) <= \<const0>\;
  LOCKSTEP_Out(2386) <= \<const0>\;
  LOCKSTEP_Out(2387) <= \<const0>\;
  LOCKSTEP_Out(2388) <= \<const0>\;
  LOCKSTEP_Out(2389) <= \<const0>\;
  LOCKSTEP_Out(2390) <= \<const0>\;
  LOCKSTEP_Out(2391) <= \<const0>\;
  LOCKSTEP_Out(2392) <= \<const0>\;
  LOCKSTEP_Out(2393) <= \<const0>\;
  LOCKSTEP_Out(2394) <= \<const0>\;
  LOCKSTEP_Out(2395) <= \<const0>\;
  LOCKSTEP_Out(2396) <= \<const0>\;
  LOCKSTEP_Out(2397) <= \<const0>\;
  LOCKSTEP_Out(2398) <= \<const0>\;
  LOCKSTEP_Out(2399) <= \<const0>\;
  LOCKSTEP_Out(2400) <= \<const0>\;
  LOCKSTEP_Out(2401) <= \<const0>\;
  LOCKSTEP_Out(2402) <= \<const0>\;
  LOCKSTEP_Out(2403) <= \<const0>\;
  LOCKSTEP_Out(2404) <= \<const0>\;
  LOCKSTEP_Out(2405) <= \<const0>\;
  LOCKSTEP_Out(2406) <= \<const0>\;
  LOCKSTEP_Out(2407) <= \<const0>\;
  LOCKSTEP_Out(2408) <= \<const0>\;
  LOCKSTEP_Out(2409) <= \<const0>\;
  LOCKSTEP_Out(2410) <= \<const0>\;
  LOCKSTEP_Out(2411) <= \<const0>\;
  LOCKSTEP_Out(2412) <= \<const0>\;
  LOCKSTEP_Out(2413) <= \<const0>\;
  LOCKSTEP_Out(2414) <= \<const0>\;
  LOCKSTEP_Out(2415) <= \<const0>\;
  LOCKSTEP_Out(2416) <= \<const0>\;
  LOCKSTEP_Out(2417) <= \<const0>\;
  LOCKSTEP_Out(2418) <= \<const0>\;
  LOCKSTEP_Out(2419) <= \<const0>\;
  LOCKSTEP_Out(2420) <= \<const0>\;
  LOCKSTEP_Out(2421) <= \<const0>\;
  LOCKSTEP_Out(2422) <= \<const0>\;
  LOCKSTEP_Out(2423) <= \<const0>\;
  LOCKSTEP_Out(2424) <= \<const0>\;
  LOCKSTEP_Out(2425) <= \<const0>\;
  LOCKSTEP_Out(2426) <= \<const0>\;
  LOCKSTEP_Out(2427) <= \<const0>\;
  LOCKSTEP_Out(2428) <= \<const0>\;
  LOCKSTEP_Out(2429) <= \<const0>\;
  LOCKSTEP_Out(2430) <= \<const0>\;
  LOCKSTEP_Out(2431) <= \<const0>\;
  LOCKSTEP_Out(2432) <= \<const0>\;
  LOCKSTEP_Out(2433) <= \<const0>\;
  LOCKSTEP_Out(2434) <= \<const0>\;
  LOCKSTEP_Out(2435) <= \<const0>\;
  LOCKSTEP_Out(2436) <= \<const0>\;
  LOCKSTEP_Out(2437) <= \<const0>\;
  LOCKSTEP_Out(2438) <= \<const0>\;
  LOCKSTEP_Out(2439) <= \<const0>\;
  LOCKSTEP_Out(2440) <= \<const0>\;
  LOCKSTEP_Out(2441) <= \<const0>\;
  LOCKSTEP_Out(2442) <= \<const0>\;
  LOCKSTEP_Out(2443) <= \<const0>\;
  LOCKSTEP_Out(2444) <= \<const0>\;
  LOCKSTEP_Out(2445) <= \<const0>\;
  LOCKSTEP_Out(2446) <= \<const0>\;
  LOCKSTEP_Out(2447) <= \<const0>\;
  LOCKSTEP_Out(2448) <= \<const0>\;
  LOCKSTEP_Out(2449) <= \<const0>\;
  LOCKSTEP_Out(2450) <= \<const0>\;
  LOCKSTEP_Out(2451) <= \<const0>\;
  LOCKSTEP_Out(2452) <= \<const0>\;
  LOCKSTEP_Out(2453) <= \<const0>\;
  LOCKSTEP_Out(2454) <= \<const0>\;
  LOCKSTEP_Out(2455) <= \<const0>\;
  LOCKSTEP_Out(2456) <= \<const0>\;
  LOCKSTEP_Out(2457) <= \<const0>\;
  LOCKSTEP_Out(2458) <= \<const0>\;
  LOCKSTEP_Out(2459) <= \<const0>\;
  LOCKSTEP_Out(2460) <= \<const0>\;
  LOCKSTEP_Out(2461) <= \<const0>\;
  LOCKSTEP_Out(2462) <= \<const0>\;
  LOCKSTEP_Out(2463) <= \<const0>\;
  LOCKSTEP_Out(2464) <= \<const0>\;
  LOCKSTEP_Out(2465) <= \<const0>\;
  LOCKSTEP_Out(2466) <= \<const0>\;
  LOCKSTEP_Out(2467) <= \<const0>\;
  LOCKSTEP_Out(2468) <= \<const0>\;
  LOCKSTEP_Out(2469) <= \<const0>\;
  LOCKSTEP_Out(2470) <= \<const0>\;
  LOCKSTEP_Out(2471) <= \<const0>\;
  LOCKSTEP_Out(2472) <= \<const0>\;
  LOCKSTEP_Out(2473) <= \<const0>\;
  LOCKSTEP_Out(2474) <= \<const0>\;
  LOCKSTEP_Out(2475) <= \<const0>\;
  LOCKSTEP_Out(2476) <= \<const0>\;
  LOCKSTEP_Out(2477) <= \<const0>\;
  LOCKSTEP_Out(2478) <= \<const0>\;
  LOCKSTEP_Out(2479) <= \<const0>\;
  LOCKSTEP_Out(2480) <= \<const0>\;
  LOCKSTEP_Out(2481) <= \<const0>\;
  LOCKSTEP_Out(2482) <= \<const0>\;
  LOCKSTEP_Out(2483) <= \<const0>\;
  LOCKSTEP_Out(2484) <= \<const0>\;
  LOCKSTEP_Out(2485) <= \<const0>\;
  LOCKSTEP_Out(2486) <= \<const0>\;
  LOCKSTEP_Out(2487) <= \<const0>\;
  LOCKSTEP_Out(2488) <= \<const0>\;
  LOCKSTEP_Out(2489) <= \<const0>\;
  LOCKSTEP_Out(2490) <= \<const0>\;
  LOCKSTEP_Out(2491) <= \<const0>\;
  LOCKSTEP_Out(2492) <= \<const0>\;
  LOCKSTEP_Out(2493) <= \<const0>\;
  LOCKSTEP_Out(2494) <= \<const0>\;
  LOCKSTEP_Out(2495) <= \<const0>\;
  LOCKSTEP_Out(2496) <= \<const0>\;
  LOCKSTEP_Out(2497) <= \<const0>\;
  LOCKSTEP_Out(2498) <= \<const0>\;
  LOCKSTEP_Out(2499) <= \<const0>\;
  LOCKSTEP_Out(2500) <= \<const0>\;
  LOCKSTEP_Out(2501) <= \<const0>\;
  LOCKSTEP_Out(2502) <= \<const0>\;
  LOCKSTEP_Out(2503) <= \<const0>\;
  LOCKSTEP_Out(2504) <= \<const0>\;
  LOCKSTEP_Out(2505) <= \<const0>\;
  LOCKSTEP_Out(2506) <= \<const0>\;
  LOCKSTEP_Out(2507) <= \<const0>\;
  LOCKSTEP_Out(2508) <= \<const0>\;
  LOCKSTEP_Out(2509) <= \<const0>\;
  LOCKSTEP_Out(2510) <= \<const0>\;
  LOCKSTEP_Out(2511) <= \<const0>\;
  LOCKSTEP_Out(2512) <= \<const0>\;
  LOCKSTEP_Out(2513) <= \<const0>\;
  LOCKSTEP_Out(2514) <= \<const0>\;
  LOCKSTEP_Out(2515) <= \<const0>\;
  LOCKSTEP_Out(2516) <= \<const0>\;
  LOCKSTEP_Out(2517) <= \<const0>\;
  LOCKSTEP_Out(2518) <= \<const0>\;
  LOCKSTEP_Out(2519) <= \<const0>\;
  LOCKSTEP_Out(2520) <= \<const0>\;
  LOCKSTEP_Out(2521) <= \<const0>\;
  LOCKSTEP_Out(2522) <= \<const0>\;
  LOCKSTEP_Out(2523) <= \<const0>\;
  LOCKSTEP_Out(2524) <= \<const0>\;
  LOCKSTEP_Out(2525) <= \<const0>\;
  LOCKSTEP_Out(2526) <= \<const0>\;
  LOCKSTEP_Out(2527) <= \<const0>\;
  LOCKSTEP_Out(2528) <= \<const0>\;
  LOCKSTEP_Out(2529) <= \<const0>\;
  LOCKSTEP_Out(2530) <= \<const0>\;
  LOCKSTEP_Out(2531) <= \<const0>\;
  LOCKSTEP_Out(2532) <= \<const0>\;
  LOCKSTEP_Out(2533) <= \<const0>\;
  LOCKSTEP_Out(2534) <= \<const0>\;
  LOCKSTEP_Out(2535) <= \<const0>\;
  LOCKSTEP_Out(2536) <= \<const0>\;
  LOCKSTEP_Out(2537) <= \<const0>\;
  LOCKSTEP_Out(2538) <= \<const0>\;
  LOCKSTEP_Out(2539) <= \<const0>\;
  LOCKSTEP_Out(2540) <= \<const0>\;
  LOCKSTEP_Out(2541) <= \<const0>\;
  LOCKSTEP_Out(2542) <= \<const0>\;
  LOCKSTEP_Out(2543) <= \<const0>\;
  LOCKSTEP_Out(2544) <= \<const0>\;
  LOCKSTEP_Out(2545) <= \<const0>\;
  LOCKSTEP_Out(2546) <= \<const0>\;
  LOCKSTEP_Out(2547) <= \<const0>\;
  LOCKSTEP_Out(2548) <= \<const0>\;
  LOCKSTEP_Out(2549) <= \<const0>\;
  LOCKSTEP_Out(2550) <= \<const0>\;
  LOCKSTEP_Out(2551) <= \<const0>\;
  LOCKSTEP_Out(2552) <= \<const0>\;
  LOCKSTEP_Out(2553) <= \<const0>\;
  LOCKSTEP_Out(2554) <= \<const0>\;
  LOCKSTEP_Out(2555) <= \<const0>\;
  LOCKSTEP_Out(2556) <= \<const0>\;
  LOCKSTEP_Out(2557) <= \<const0>\;
  LOCKSTEP_Out(2558) <= \<const0>\;
  LOCKSTEP_Out(2559) <= \<const0>\;
  LOCKSTEP_Out(2560) <= \<const0>\;
  LOCKSTEP_Out(2561) <= \<const0>\;
  LOCKSTEP_Out(2562) <= \<const0>\;
  LOCKSTEP_Out(2563) <= \<const0>\;
  LOCKSTEP_Out(2564) <= \<const0>\;
  LOCKSTEP_Out(2565) <= \<const0>\;
  LOCKSTEP_Out(2566) <= \<const0>\;
  LOCKSTEP_Out(2567) <= \<const0>\;
  LOCKSTEP_Out(2568) <= \<const0>\;
  LOCKSTEP_Out(2569) <= \<const0>\;
  LOCKSTEP_Out(2570) <= \<const0>\;
  LOCKSTEP_Out(2571) <= \<const0>\;
  LOCKSTEP_Out(2572) <= \<const0>\;
  LOCKSTEP_Out(2573) <= \<const0>\;
  LOCKSTEP_Out(2574) <= \<const0>\;
  LOCKSTEP_Out(2575) <= \<const0>\;
  LOCKSTEP_Out(2576) <= \<const0>\;
  LOCKSTEP_Out(2577) <= \<const0>\;
  LOCKSTEP_Out(2578) <= \<const0>\;
  LOCKSTEP_Out(2579) <= \<const0>\;
  LOCKSTEP_Out(2580) <= \<const0>\;
  LOCKSTEP_Out(2581) <= \<const0>\;
  LOCKSTEP_Out(2582) <= \<const0>\;
  LOCKSTEP_Out(2583) <= \<const0>\;
  LOCKSTEP_Out(2584) <= \<const0>\;
  LOCKSTEP_Out(2585) <= \<const0>\;
  LOCKSTEP_Out(2586) <= \<const0>\;
  LOCKSTEP_Out(2587) <= \<const0>\;
  LOCKSTEP_Out(2588) <= \<const0>\;
  LOCKSTEP_Out(2589) <= \<const0>\;
  LOCKSTEP_Out(2590) <= \<const0>\;
  LOCKSTEP_Out(2591) <= \<const0>\;
  LOCKSTEP_Out(2592) <= \<const0>\;
  LOCKSTEP_Out(2593) <= \<const0>\;
  LOCKSTEP_Out(2594) <= \<const0>\;
  LOCKSTEP_Out(2595) <= \<const0>\;
  LOCKSTEP_Out(2596) <= \<const0>\;
  LOCKSTEP_Out(2597) <= \<const0>\;
  LOCKSTEP_Out(2598) <= \<const0>\;
  LOCKSTEP_Out(2599) <= \<const0>\;
  LOCKSTEP_Out(2600) <= \<const0>\;
  LOCKSTEP_Out(2601) <= \<const0>\;
  LOCKSTEP_Out(2602) <= \<const0>\;
  LOCKSTEP_Out(2603) <= \<const0>\;
  LOCKSTEP_Out(2604) <= \<const0>\;
  LOCKSTEP_Out(2605) <= \<const0>\;
  LOCKSTEP_Out(2606) <= \<const0>\;
  LOCKSTEP_Out(2607) <= \<const0>\;
  LOCKSTEP_Out(2608) <= \<const0>\;
  LOCKSTEP_Out(2609) <= \<const0>\;
  LOCKSTEP_Out(2610) <= \<const0>\;
  LOCKSTEP_Out(2611) <= \<const0>\;
  LOCKSTEP_Out(2612) <= \<const0>\;
  LOCKSTEP_Out(2613) <= \<const0>\;
  LOCKSTEP_Out(2614) <= \<const0>\;
  LOCKSTEP_Out(2615) <= \<const0>\;
  LOCKSTEP_Out(2616) <= \<const0>\;
  LOCKSTEP_Out(2617) <= \<const0>\;
  LOCKSTEP_Out(2618) <= \<const0>\;
  LOCKSTEP_Out(2619) <= \<const0>\;
  LOCKSTEP_Out(2620) <= \<const0>\;
  LOCKSTEP_Out(2621) <= \<const0>\;
  LOCKSTEP_Out(2622) <= \<const0>\;
  LOCKSTEP_Out(2623) <= \<const0>\;
  LOCKSTEP_Out(2624) <= \<const0>\;
  LOCKSTEP_Out(2625) <= \<const0>\;
  LOCKSTEP_Out(2626) <= \<const0>\;
  LOCKSTEP_Out(2627) <= \<const0>\;
  LOCKSTEP_Out(2628) <= \<const0>\;
  LOCKSTEP_Out(2629) <= \<const0>\;
  LOCKSTEP_Out(2630) <= \<const0>\;
  LOCKSTEP_Out(2631) <= \<const0>\;
  LOCKSTEP_Out(2632) <= \<const0>\;
  LOCKSTEP_Out(2633) <= \<const0>\;
  LOCKSTEP_Out(2634) <= \<const0>\;
  LOCKSTEP_Out(2635) <= \<const0>\;
  LOCKSTEP_Out(2636) <= \<const0>\;
  LOCKSTEP_Out(2637) <= \<const0>\;
  LOCKSTEP_Out(2638) <= \<const0>\;
  LOCKSTEP_Out(2639) <= \<const0>\;
  LOCKSTEP_Out(2640) <= \<const0>\;
  LOCKSTEP_Out(2641) <= \<const0>\;
  LOCKSTEP_Out(2642) <= \<const0>\;
  LOCKSTEP_Out(2643) <= \<const0>\;
  LOCKSTEP_Out(2644) <= \<const0>\;
  LOCKSTEP_Out(2645) <= \<const0>\;
  LOCKSTEP_Out(2646) <= \<const0>\;
  LOCKSTEP_Out(2647) <= \<const0>\;
  LOCKSTEP_Out(2648) <= \<const0>\;
  LOCKSTEP_Out(2649) <= \<const0>\;
  LOCKSTEP_Out(2650) <= \<const0>\;
  LOCKSTEP_Out(2651) <= \<const0>\;
  LOCKSTEP_Out(2652) <= \<const0>\;
  LOCKSTEP_Out(2653) <= \<const0>\;
  LOCKSTEP_Out(2654) <= \<const0>\;
  LOCKSTEP_Out(2655) <= \<const0>\;
  LOCKSTEP_Out(2656) <= \<const0>\;
  LOCKSTEP_Out(2657) <= \<const0>\;
  LOCKSTEP_Out(2658) <= \<const0>\;
  LOCKSTEP_Out(2659) <= \<const0>\;
  LOCKSTEP_Out(2660) <= \<const0>\;
  LOCKSTEP_Out(2661) <= \<const0>\;
  LOCKSTEP_Out(2662) <= \<const0>\;
  LOCKSTEP_Out(2663) <= \<const0>\;
  LOCKSTEP_Out(2664) <= \<const0>\;
  LOCKSTEP_Out(2665) <= \<const0>\;
  LOCKSTEP_Out(2666) <= \<const0>\;
  LOCKSTEP_Out(2667) <= \<const0>\;
  LOCKSTEP_Out(2668) <= \<const0>\;
  LOCKSTEP_Out(2669) <= \<const0>\;
  LOCKSTEP_Out(2670) <= \<const0>\;
  LOCKSTEP_Out(2671) <= \<const0>\;
  LOCKSTEP_Out(2672) <= \<const0>\;
  LOCKSTEP_Out(2673) <= \<const0>\;
  LOCKSTEP_Out(2674) <= \<const0>\;
  LOCKSTEP_Out(2675) <= \<const0>\;
  LOCKSTEP_Out(2676) <= \<const0>\;
  LOCKSTEP_Out(2677) <= \<const0>\;
  LOCKSTEP_Out(2678) <= \<const0>\;
  LOCKSTEP_Out(2679) <= \<const0>\;
  LOCKSTEP_Out(2680) <= \<const0>\;
  LOCKSTEP_Out(2681) <= \<const0>\;
  LOCKSTEP_Out(2682) <= \<const0>\;
  LOCKSTEP_Out(2683) <= \<const0>\;
  LOCKSTEP_Out(2684) <= \<const0>\;
  LOCKSTEP_Out(2685) <= \<const0>\;
  LOCKSTEP_Out(2686) <= \<const0>\;
  LOCKSTEP_Out(2687) <= \<const0>\;
  LOCKSTEP_Out(2688) <= \<const0>\;
  LOCKSTEP_Out(2689) <= \<const0>\;
  LOCKSTEP_Out(2690) <= \<const0>\;
  LOCKSTEP_Out(2691) <= \<const0>\;
  LOCKSTEP_Out(2692) <= \<const0>\;
  LOCKSTEP_Out(2693) <= \<const0>\;
  LOCKSTEP_Out(2694) <= \<const0>\;
  LOCKSTEP_Out(2695) <= \<const0>\;
  LOCKSTEP_Out(2696) <= \<const0>\;
  LOCKSTEP_Out(2697 to 2700) <= \^lockstep_out\(2697 to 2700);
  LOCKSTEP_Out(2701) <= \<const0>\;
  LOCKSTEP_Out(2702) <= \<const0>\;
  LOCKSTEP_Out(2703) <= \<const0>\;
  LOCKSTEP_Out(2704) <= \<const0>\;
  LOCKSTEP_Out(2705) <= \<const0>\;
  LOCKSTEP_Out(2706) <= \<const0>\;
  LOCKSTEP_Out(2707) <= \<const0>\;
  LOCKSTEP_Out(2708) <= \<const0>\;
  LOCKSTEP_Out(2709) <= \<const0>\;
  LOCKSTEP_Out(2710) <= \<const0>\;
  LOCKSTEP_Out(2711) <= \<const0>\;
  LOCKSTEP_Out(2712) <= \<const0>\;
  LOCKSTEP_Out(2713) <= \<const0>\;
  LOCKSTEP_Out(2714) <= \<const0>\;
  LOCKSTEP_Out(2715) <= \<const0>\;
  LOCKSTEP_Out(2716) <= \<const0>\;
  LOCKSTEP_Out(2717) <= \<const0>\;
  LOCKSTEP_Out(2718) <= \<const0>\;
  LOCKSTEP_Out(2719) <= \<const0>\;
  LOCKSTEP_Out(2720) <= \<const0>\;
  LOCKSTEP_Out(2721) <= \<const0>\;
  LOCKSTEP_Out(2722) <= \<const0>\;
  LOCKSTEP_Out(2723) <= \<const0>\;
  LOCKSTEP_Out(2724) <= \<const0>\;
  LOCKSTEP_Out(2725) <= \<const0>\;
  LOCKSTEP_Out(2726) <= \<const0>\;
  LOCKSTEP_Out(2727) <= \<const0>\;
  LOCKSTEP_Out(2728) <= \<const0>\;
  LOCKSTEP_Out(2729) <= \<const0>\;
  LOCKSTEP_Out(2730) <= \<const0>\;
  LOCKSTEP_Out(2731) <= \<const0>\;
  LOCKSTEP_Out(2732) <= \<const0>\;
  LOCKSTEP_Out(2733) <= \<const0>\;
  LOCKSTEP_Out(2734) <= \<const0>\;
  LOCKSTEP_Out(2735) <= \<const0>\;
  LOCKSTEP_Out(2736) <= \<const0>\;
  LOCKSTEP_Out(2737) <= \<const0>\;
  LOCKSTEP_Out(2738) <= \<const0>\;
  LOCKSTEP_Out(2739) <= \<const0>\;
  LOCKSTEP_Out(2740) <= \<const0>\;
  LOCKSTEP_Out(2741) <= \<const0>\;
  LOCKSTEP_Out(2742) <= \<const0>\;
  LOCKSTEP_Out(2743) <= \<const0>\;
  LOCKSTEP_Out(2744) <= \<const0>\;
  LOCKSTEP_Out(2745) <= \<const0>\;
  LOCKSTEP_Out(2746) <= \<const0>\;
  LOCKSTEP_Out(2747) <= \<const0>\;
  LOCKSTEP_Out(2748) <= \<const0>\;
  LOCKSTEP_Out(2749) <= \<const0>\;
  LOCKSTEP_Out(2750) <= \<const0>\;
  LOCKSTEP_Out(2751) <= \<const0>\;
  LOCKSTEP_Out(2752) <= \<const0>\;
  LOCKSTEP_Out(2753) <= \<const0>\;
  LOCKSTEP_Out(2754) <= \<const0>\;
  LOCKSTEP_Out(2755) <= \<const0>\;
  LOCKSTEP_Out(2756) <= \<const0>\;
  LOCKSTEP_Out(2757) <= \<const0>\;
  LOCKSTEP_Out(2758) <= \<const0>\;
  LOCKSTEP_Out(2759) <= \<const0>\;
  LOCKSTEP_Out(2760) <= \<const0>\;
  LOCKSTEP_Out(2761 to 2762) <= \^lockstep_out\(2761 to 2762);
  LOCKSTEP_Out(2763) <= \<const0>\;
  LOCKSTEP_Out(2764) <= \^lockstep_out\(542);
  LOCKSTEP_Out(2765) <= \<const0>\;
  LOCKSTEP_Out(2766) <= \<const0>\;
  LOCKSTEP_Out(2767 to 2796) <= \^lockstep_out\(2767 to 2796);
  LOCKSTEP_Out(2797) <= \<const0>\;
  LOCKSTEP_Out(2798) <= \<const0>\;
  LOCKSTEP_Out(2799) <= \<const0>\;
  LOCKSTEP_Out(2800) <= \<const0>\;
  LOCKSTEP_Out(2801) <= \<const0>\;
  LOCKSTEP_Out(2802) <= \<const0>\;
  LOCKSTEP_Out(2803) <= \<const0>\;
  LOCKSTEP_Out(2804) <= \<const0>\;
  LOCKSTEP_Out(2805) <= \<const0>\;
  LOCKSTEP_Out(2806) <= \<const0>\;
  LOCKSTEP_Out(2807) <= \<const0>\;
  LOCKSTEP_Out(2808) <= \<const0>\;
  LOCKSTEP_Out(2809) <= \<const0>\;
  LOCKSTEP_Out(2810) <= \<const0>\;
  LOCKSTEP_Out(2811) <= \<const0>\;
  LOCKSTEP_Out(2812) <= \<const0>\;
  LOCKSTEP_Out(2813) <= \<const0>\;
  LOCKSTEP_Out(2814) <= \<const0>\;
  LOCKSTEP_Out(2815) <= \<const0>\;
  LOCKSTEP_Out(2816) <= \<const0>\;
  LOCKSTEP_Out(2817) <= \<const0>\;
  LOCKSTEP_Out(2818) <= \<const0>\;
  LOCKSTEP_Out(2819) <= \<const0>\;
  LOCKSTEP_Out(2820) <= \<const0>\;
  LOCKSTEP_Out(2821) <= \<const0>\;
  LOCKSTEP_Out(2822) <= \<const0>\;
  LOCKSTEP_Out(2823) <= \<const0>\;
  LOCKSTEP_Out(2824) <= \<const0>\;
  LOCKSTEP_Out(2825) <= \<const0>\;
  LOCKSTEP_Out(2826) <= \<const0>\;
  LOCKSTEP_Out(2827) <= \<const0>\;
  LOCKSTEP_Out(2828) <= \<const0>\;
  LOCKSTEP_Out(2829) <= \<const0>\;
  LOCKSTEP_Out(2830) <= \<const0>\;
  LOCKSTEP_Out(2831) <= \<const0>\;
  LOCKSTEP_Out(2832) <= \<const0>\;
  LOCKSTEP_Out(2833) <= \<const0>\;
  LOCKSTEP_Out(2834) <= \<const0>\;
  LOCKSTEP_Out(2835) <= \<const0>\;
  LOCKSTEP_Out(2836) <= \<const0>\;
  LOCKSTEP_Out(2837) <= \^lockstep_out\(2838);
  LOCKSTEP_Out(2838) <= \^lockstep_out\(2838);
  LOCKSTEP_Out(2839) <= \<const0>\;
  LOCKSTEP_Out(2840) <= \^lockstep_out\(542);
  LOCKSTEP_Out(2841) <= \<const0>\;
  LOCKSTEP_Out(2842 to 2843) <= \^lockstep_out\(2842 to 2843);
  LOCKSTEP_Out(2844) <= \<const0>\;
  LOCKSTEP_Out(2845) <= \^lockstep_out\(2846);
  LOCKSTEP_Out(2846) <= \^lockstep_out\(2846);
  LOCKSTEP_Out(2847) <= \^lockstep_out\(2846);
  LOCKSTEP_Out(2848) <= \^lockstep_out\(2846);
  LOCKSTEP_Out(2849) <= \<const0>\;
  LOCKSTEP_Out(2850) <= \<const0>\;
  LOCKSTEP_Out(2851) <= \<const0>\;
  LOCKSTEP_Out(2852) <= \^lockstep_out\(542);
  LOCKSTEP_Out(2853) <= \^lockstep_out\(542);
  LOCKSTEP_Out(2854) <= \<const0>\;
  LOCKSTEP_Out(2855) <= \<const0>\;
  LOCKSTEP_Out(2856) <= \^lockstep_out\(2856);
  LOCKSTEP_Out(2857) <= \^lockstep_out\(2846);
  LOCKSTEP_Out(2858) <= \^lockstep_out\(2846);
  LOCKSTEP_Out(2859) <= \^lockstep_out\(2846);
  LOCKSTEP_Out(2860) <= \^lockstep_out\(2846);
  LOCKSTEP_Out(2861) <= \^lockstep_out\(2846);
  LOCKSTEP_Out(2862) <= \<const0>\;
  LOCKSTEP_Out(2863) <= \<const0>\;
  LOCKSTEP_Out(2864) <= \<const0>\;
  LOCKSTEP_Out(2865) <= \<const0>\;
  LOCKSTEP_Out(2866) <= \<const0>\;
  LOCKSTEP_Out(2867) <= \<const0>\;
  LOCKSTEP_Out(2868) <= \<const0>\;
  LOCKSTEP_Out(2869) <= \<const0>\;
  LOCKSTEP_Out(2870) <= \^lockstep_out\(542);
  LOCKSTEP_Out(2871) <= \<const0>\;
  LOCKSTEP_Out(2872) <= \<const0>\;
  LOCKSTEP_Out(2873) <= \<const0>\;
  LOCKSTEP_Out(2874) <= \<const0>\;
  LOCKSTEP_Out(2875) <= \<const0>\;
  LOCKSTEP_Out(2876) <= \<const0>\;
  LOCKSTEP_Out(2877) <= \<const0>\;
  LOCKSTEP_Out(2878) <= \<const0>\;
  LOCKSTEP_Out(2879) <= \<const0>\;
  LOCKSTEP_Out(2880) <= \<const0>\;
  LOCKSTEP_Out(2881 to 2945) <= \^lockstep_out\(2881 to 2945);
  LOCKSTEP_Out(2946) <= \<const0>\;
  LOCKSTEP_Out(2947) <= \<const0>\;
  LOCKSTEP_Out(2948) <= \<const0>\;
  LOCKSTEP_Out(2949) <= \<const0>\;
  LOCKSTEP_Out(2950) <= \<const0>\;
  LOCKSTEP_Out(2951) <= \<const0>\;
  LOCKSTEP_Out(2952) <= \<const0>\;
  LOCKSTEP_Out(2953) <= \<const0>\;
  LOCKSTEP_Out(2954) <= \<const0>\;
  LOCKSTEP_Out(2955) <= \<const0>\;
  LOCKSTEP_Out(2956) <= \<const0>\;
  LOCKSTEP_Out(2957) <= \<const0>\;
  LOCKSTEP_Out(2958) <= \<const0>\;
  LOCKSTEP_Out(2959) <= \<const0>\;
  LOCKSTEP_Out(2960) <= \<const0>\;
  LOCKSTEP_Out(2961) <= \<const0>\;
  LOCKSTEP_Out(2962) <= \<const0>\;
  LOCKSTEP_Out(2963) <= \<const0>\;
  LOCKSTEP_Out(2964) <= \<const0>\;
  LOCKSTEP_Out(2965) <= \<const0>\;
  LOCKSTEP_Out(2966) <= \<const0>\;
  LOCKSTEP_Out(2967) <= \<const0>\;
  LOCKSTEP_Out(2968) <= \<const0>\;
  LOCKSTEP_Out(2969) <= \<const0>\;
  LOCKSTEP_Out(2970) <= \<const0>\;
  LOCKSTEP_Out(2971) <= \<const0>\;
  LOCKSTEP_Out(2972) <= \<const0>\;
  LOCKSTEP_Out(2973) <= \<const0>\;
  LOCKSTEP_Out(2974) <= \<const0>\;
  LOCKSTEP_Out(2975) <= \<const0>\;
  LOCKSTEP_Out(2976) <= \<const0>\;
  LOCKSTEP_Out(2977) <= \<const0>\;
  LOCKSTEP_Out(2978 to 2983) <= \^lockstep_out\(2978 to 2983);
  LOCKSTEP_Out(2984) <= \<const0>\;
  LOCKSTEP_Out(2985) <= \<const0>\;
  LOCKSTEP_Out(2986) <= \<const0>\;
  LOCKSTEP_Out(2987) <= \<const0>\;
  LOCKSTEP_Out(2988) <= \<const0>\;
  LOCKSTEP_Out(2989) <= \<const0>\;
  LOCKSTEP_Out(2990) <= \<const0>\;
  LOCKSTEP_Out(2991) <= \^lockstep_out\(2991);
  LOCKSTEP_Out(2992) <= \<const0>\;
  LOCKSTEP_Out(2993) <= \^lockstep_out\(2993);
  LOCKSTEP_Out(2994) <= \<const0>\;
  LOCKSTEP_Out(2995 to 2997) <= \^lockstep_out\(2995 to 2997);
  LOCKSTEP_Out(2998) <= \<const0>\;
  LOCKSTEP_Out(2999) <= \<const0>\;
  LOCKSTEP_Out(3000) <= \<const0>\;
  LOCKSTEP_Out(3001) <= \<const0>\;
  LOCKSTEP_Out(3002) <= \<const0>\;
  LOCKSTEP_Out(3003) <= \<const0>\;
  LOCKSTEP_Out(3004) <= \<const0>\;
  LOCKSTEP_Out(3005) <= \<const0>\;
  LOCKSTEP_Out(3006) <= \<const0>\;
  LOCKSTEP_Out(3007 to 3038) <= \^lockstep_out\(3007 to 3038);
  LOCKSTEP_Out(3039) <= \<const0>\;
  LOCKSTEP_Out(3040) <= \<const0>\;
  LOCKSTEP_Out(3041) <= \<const0>\;
  LOCKSTEP_Out(3042) <= \<const0>\;
  LOCKSTEP_Out(3043) <= \<const0>\;
  LOCKSTEP_Out(3044) <= \<const0>\;
  LOCKSTEP_Out(3045) <= \<const0>\;
  LOCKSTEP_Out(3046) <= \<const0>\;
  LOCKSTEP_Out(3047) <= \<const0>\;
  LOCKSTEP_Out(3048) <= \<const0>\;
  LOCKSTEP_Out(3049) <= \<const0>\;
  LOCKSTEP_Out(3050) <= \<const0>\;
  LOCKSTEP_Out(3051) <= \<const0>\;
  LOCKSTEP_Out(3052) <= \<const0>\;
  LOCKSTEP_Out(3053) <= \<const0>\;
  LOCKSTEP_Out(3054) <= \<const0>\;
  LOCKSTEP_Out(3055) <= \<const0>\;
  LOCKSTEP_Out(3056) <= \<const0>\;
  LOCKSTEP_Out(3057) <= \<const0>\;
  LOCKSTEP_Out(3058) <= \<const0>\;
  LOCKSTEP_Out(3059) <= \<const0>\;
  LOCKSTEP_Out(3060) <= \<const0>\;
  LOCKSTEP_Out(3061) <= \<const0>\;
  LOCKSTEP_Out(3062) <= \<const0>\;
  LOCKSTEP_Out(3063) <= \<const0>\;
  LOCKSTEP_Out(3064) <= \<const0>\;
  LOCKSTEP_Out(3065) <= \<const0>\;
  LOCKSTEP_Out(3066) <= \<const0>\;
  LOCKSTEP_Out(3067) <= \<const0>\;
  LOCKSTEP_Out(3068) <= \<const0>\;
  LOCKSTEP_Out(3069) <= \<const0>\;
  LOCKSTEP_Out(3070) <= \<const0>\;
  LOCKSTEP_Out(3071) <= \^lockstep_out\(3071);
  LOCKSTEP_Out(3072) <= \<const0>\;
  LOCKSTEP_Out(3073) <= \^lockstep_out\(3073);
  LOCKSTEP_Out(3074) <= \<const0>\;
  LOCKSTEP_Out(3075 to 3110) <= \^lockstep_out\(3075 to 3110);
  LOCKSTEP_Out(3111) <= \<const0>\;
  LOCKSTEP_Out(3112) <= \<const0>\;
  LOCKSTEP_Out(3113) <= \<const0>\;
  LOCKSTEP_Out(3114) <= \<const0>\;
  LOCKSTEP_Out(3115) <= \<const0>\;
  LOCKSTEP_Out(3116) <= \<const0>\;
  LOCKSTEP_Out(3117) <= \<const0>\;
  LOCKSTEP_Out(3118) <= \<const0>\;
  LOCKSTEP_Out(3119) <= \<const0>\;
  LOCKSTEP_Out(3120) <= \<const0>\;
  LOCKSTEP_Out(3121) <= \<const0>\;
  LOCKSTEP_Out(3122) <= \<const0>\;
  LOCKSTEP_Out(3123) <= \<const0>\;
  LOCKSTEP_Out(3124) <= \<const0>\;
  LOCKSTEP_Out(3125) <= \<const0>\;
  LOCKSTEP_Out(3126) <= \<const0>\;
  LOCKSTEP_Out(3127) <= \<const0>\;
  LOCKSTEP_Out(3128) <= \<const0>\;
  LOCKSTEP_Out(3129) <= \<const0>\;
  LOCKSTEP_Out(3130) <= \<const0>\;
  LOCKSTEP_Out(3131) <= \<const0>\;
  LOCKSTEP_Out(3132) <= \<const0>\;
  LOCKSTEP_Out(3133) <= \<const0>\;
  LOCKSTEP_Out(3134) <= \<const0>\;
  LOCKSTEP_Out(3135) <= \<const0>\;
  LOCKSTEP_Out(3136) <= \<const0>\;
  LOCKSTEP_Out(3137) <= \<const0>\;
  LOCKSTEP_Out(3138) <= \<const0>\;
  LOCKSTEP_Out(3139) <= \<const0>\;
  LOCKSTEP_Out(3140) <= \<const0>\;
  LOCKSTEP_Out(3141) <= \<const0>\;
  LOCKSTEP_Out(3142) <= \<const0>\;
  LOCKSTEP_Out(3143 to 3174) <= \^lockstep_out\(3143 to 3174);
  LOCKSTEP_Out(3175) <= \<const0>\;
  LOCKSTEP_Out(3176) <= \<const0>\;
  LOCKSTEP_Out(3177) <= \<const0>\;
  LOCKSTEP_Out(3178) <= \<const0>\;
  LOCKSTEP_Out(3179) <= \<const0>\;
  LOCKSTEP_Out(3180) <= \<const0>\;
  LOCKSTEP_Out(3181) <= \<const0>\;
  LOCKSTEP_Out(3182) <= \<const0>\;
  LOCKSTEP_Out(3183) <= \<const0>\;
  LOCKSTEP_Out(3184) <= \<const0>\;
  LOCKSTEP_Out(3185) <= \<const0>\;
  LOCKSTEP_Out(3186) <= \<const0>\;
  LOCKSTEP_Out(3187) <= \<const0>\;
  LOCKSTEP_Out(3188) <= \<const0>\;
  LOCKSTEP_Out(3189) <= \<const0>\;
  LOCKSTEP_Out(3190) <= \<const0>\;
  LOCKSTEP_Out(3191) <= \<const0>\;
  LOCKSTEP_Out(3192) <= \<const0>\;
  LOCKSTEP_Out(3193) <= \<const0>\;
  LOCKSTEP_Out(3194) <= \<const0>\;
  LOCKSTEP_Out(3195) <= \<const0>\;
  LOCKSTEP_Out(3196) <= \<const0>\;
  LOCKSTEP_Out(3197) <= \<const0>\;
  LOCKSTEP_Out(3198) <= \<const0>\;
  LOCKSTEP_Out(3199) <= \<const0>\;
  LOCKSTEP_Out(3200) <= \<const0>\;
  LOCKSTEP_Out(3201) <= \<const0>\;
  LOCKSTEP_Out(3202) <= \<const0>\;
  LOCKSTEP_Out(3203) <= \<const0>\;
  LOCKSTEP_Out(3204) <= \<const0>\;
  LOCKSTEP_Out(3205) <= \<const0>\;
  LOCKSTEP_Out(3206) <= \<const0>\;
  LOCKSTEP_Out(3207 to 3210) <= \^lockstep_out\(3207 to 3210);
  LOCKSTEP_Out(3211) <= \<const0>\;
  LOCKSTEP_Out(3212) <= \<const0>\;
  LOCKSTEP_Out(3213) <= \<const0>\;
  LOCKSTEP_Out(3214) <= \<const0>\;
  LOCKSTEP_Out(3215 to 3228) <= \^lockstep_out\(3215 to 3228);
  LOCKSTEP_Out(3229) <= \<const0>\;
  LOCKSTEP_Out(3230) <= \<const0>\;
  LOCKSTEP_Out(3231) <= \<const0>\;
  LOCKSTEP_Out(3232) <= \<const0>\;
  LOCKSTEP_Out(3233) <= \<const0>\;
  LOCKSTEP_Out(3234) <= \<const0>\;
  LOCKSTEP_Out(3235) <= \<const0>\;
  LOCKSTEP_Out(3236) <= \<const0>\;
  LOCKSTEP_Out(3237) <= \<const0>\;
  LOCKSTEP_Out(3238) <= \<const0>\;
  LOCKSTEP_Out(3239) <= \<const0>\;
  LOCKSTEP_Out(3240) <= \<const0>\;
  LOCKSTEP_Out(3241) <= \<const0>\;
  LOCKSTEP_Out(3242) <= \<const0>\;
  LOCKSTEP_Out(3243) <= \<const0>\;
  LOCKSTEP_Out(3244) <= \<const0>\;
  LOCKSTEP_Out(3245) <= \<const0>\;
  LOCKSTEP_Out(3246) <= \<const0>\;
  LOCKSTEP_Out(3247) <= \<const0>\;
  LOCKSTEP_Out(3248) <= \<const0>\;
  LOCKSTEP_Out(3249) <= \<const0>\;
  LOCKSTEP_Out(3250) <= \<const0>\;
  LOCKSTEP_Out(3251) <= \<const0>\;
  LOCKSTEP_Out(3252) <= \<const0>\;
  LOCKSTEP_Out(3253) <= \<const0>\;
  LOCKSTEP_Out(3254) <= \<const0>\;
  LOCKSTEP_Out(3255) <= \<const0>\;
  LOCKSTEP_Out(3256) <= \<const0>\;
  LOCKSTEP_Out(3257) <= \<const0>\;
  LOCKSTEP_Out(3258) <= \<const0>\;
  LOCKSTEP_Out(3259) <= \<const0>\;
  LOCKSTEP_Out(3260) <= \<const0>\;
  LOCKSTEP_Out(3261) <= \<const0>\;
  LOCKSTEP_Out(3262) <= \<const0>\;
  LOCKSTEP_Out(3263) <= \<const0>\;
  LOCKSTEP_Out(3264) <= \<const0>\;
  LOCKSTEP_Out(3265) <= \<const0>\;
  LOCKSTEP_Out(3266) <= \<const0>\;
  LOCKSTEP_Out(3267) <= \<const0>\;
  LOCKSTEP_Out(3268) <= \<const0>\;
  LOCKSTEP_Out(3269) <= \<const0>\;
  LOCKSTEP_Out(3270) <= \<const0>\;
  LOCKSTEP_Out(3271) <= \<const0>\;
  LOCKSTEP_Out(3272) <= \<const0>\;
  LOCKSTEP_Out(3273) <= \<const0>\;
  LOCKSTEP_Out(3274) <= \<const0>\;
  LOCKSTEP_Out(3275) <= \<const0>\;
  LOCKSTEP_Out(3276) <= \<const0>\;
  LOCKSTEP_Out(3277) <= \<const0>\;
  LOCKSTEP_Out(3278) <= \<const0>\;
  LOCKSTEP_Out(3279) <= \<const0>\;
  LOCKSTEP_Out(3280) <= \<const0>\;
  LOCKSTEP_Out(3281) <= \<const0>\;
  LOCKSTEP_Out(3282) <= \<const0>\;
  LOCKSTEP_Out(3283) <= \<const0>\;
  LOCKSTEP_Out(3284) <= \<const0>\;
  LOCKSTEP_Out(3285) <= \<const0>\;
  LOCKSTEP_Out(3286) <= \<const0>\;
  LOCKSTEP_Out(3287) <= \<const0>\;
  LOCKSTEP_Out(3288) <= \<const0>\;
  LOCKSTEP_Out(3289) <= \<const0>\;
  LOCKSTEP_Out(3290) <= \<const0>\;
  LOCKSTEP_Out(3291) <= \<const0>\;
  LOCKSTEP_Out(3292) <= \<const0>\;
  LOCKSTEP_Out(3293) <= \<const0>\;
  LOCKSTEP_Out(3294) <= \<const0>\;
  LOCKSTEP_Out(3295) <= \<const0>\;
  LOCKSTEP_Out(3296) <= \<const0>\;
  LOCKSTEP_Out(3297) <= \<const0>\;
  LOCKSTEP_Out(3298) <= \<const0>\;
  LOCKSTEP_Out(3299) <= \<const0>\;
  LOCKSTEP_Out(3300) <= \<const0>\;
  LOCKSTEP_Out(3301) <= \<const0>\;
  LOCKSTEP_Out(3302) <= \<const0>\;
  LOCKSTEP_Out(3303) <= \<const0>\;
  LOCKSTEP_Out(3304) <= \<const0>\;
  LOCKSTEP_Out(3305) <= \<const0>\;
  LOCKSTEP_Out(3306) <= \<const0>\;
  LOCKSTEP_Out(3307) <= \<const0>\;
  LOCKSTEP_Out(3308) <= \<const0>\;
  LOCKSTEP_Out(3309) <= \<const0>\;
  LOCKSTEP_Out(3310) <= \<const0>\;
  LOCKSTEP_Out(3311) <= \<const0>\;
  LOCKSTEP_Out(3312) <= \<const0>\;
  LOCKSTEP_Out(3313) <= \<const0>\;
  LOCKSTEP_Out(3314) <= \<const0>\;
  LOCKSTEP_Out(3315) <= \<const0>\;
  LOCKSTEP_Out(3316) <= \<const0>\;
  LOCKSTEP_Out(3317) <= \<const0>\;
  LOCKSTEP_Out(3318) <= \<const0>\;
  LOCKSTEP_Out(3319) <= \<const0>\;
  LOCKSTEP_Out(3320) <= \<const0>\;
  LOCKSTEP_Out(3321) <= \<const0>\;
  LOCKSTEP_Out(3322) <= \<const0>\;
  LOCKSTEP_Out(3323) <= \<const0>\;
  LOCKSTEP_Out(3324) <= \<const0>\;
  LOCKSTEP_Out(3325) <= \<const0>\;
  LOCKSTEP_Out(3326) <= \<const0>\;
  LOCKSTEP_Out(3327) <= \<const0>\;
  LOCKSTEP_Out(3328) <= \<const0>\;
  LOCKSTEP_Out(3329) <= \<const0>\;
  LOCKSTEP_Out(3330) <= \<const0>\;
  LOCKSTEP_Out(3331) <= \<const0>\;
  LOCKSTEP_Out(3332) <= \<const0>\;
  LOCKSTEP_Out(3333) <= \<const0>\;
  LOCKSTEP_Out(3334) <= \<const0>\;
  LOCKSTEP_Out(3335) <= \<const0>\;
  LOCKSTEP_Out(3336) <= \<const0>\;
  LOCKSTEP_Out(3337) <= \<const0>\;
  LOCKSTEP_Out(3338) <= \<const0>\;
  LOCKSTEP_Out(3339) <= \<const0>\;
  LOCKSTEP_Out(3340) <= \<const0>\;
  LOCKSTEP_Out(3341) <= \<const0>\;
  LOCKSTEP_Out(3342) <= \<const0>\;
  LOCKSTEP_Out(3343) <= \<const0>\;
  LOCKSTEP_Out(3344) <= \<const0>\;
  LOCKSTEP_Out(3345) <= \<const0>\;
  LOCKSTEP_Out(3346) <= \<const0>\;
  LOCKSTEP_Out(3347) <= \<const0>\;
  LOCKSTEP_Out(3348) <= \<const0>\;
  LOCKSTEP_Out(3349) <= \<const0>\;
  LOCKSTEP_Out(3350) <= \<const0>\;
  LOCKSTEP_Out(3351) <= \<const0>\;
  LOCKSTEP_Out(3352) <= \<const0>\;
  LOCKSTEP_Out(3353) <= \<const0>\;
  LOCKSTEP_Out(3354) <= \<const0>\;
  LOCKSTEP_Out(3355) <= \<const0>\;
  LOCKSTEP_Out(3356) <= \<const0>\;
  LOCKSTEP_Out(3357) <= \<const0>\;
  LOCKSTEP_Out(3358) <= \<const0>\;
  LOCKSTEP_Out(3359) <= \<const0>\;
  LOCKSTEP_Out(3360) <= \<const0>\;
  LOCKSTEP_Out(3361) <= \<const0>\;
  LOCKSTEP_Out(3362) <= \<const0>\;
  LOCKSTEP_Out(3363) <= \<const0>\;
  LOCKSTEP_Out(3364) <= \<const0>\;
  LOCKSTEP_Out(3365) <= \<const0>\;
  LOCKSTEP_Out(3366) <= \<const0>\;
  LOCKSTEP_Out(3367) <= \<const0>\;
  LOCKSTEP_Out(3368) <= \<const0>\;
  LOCKSTEP_Out(3369) <= \<const0>\;
  LOCKSTEP_Out(3370) <= \<const0>\;
  LOCKSTEP_Out(3371) <= \<const0>\;
  LOCKSTEP_Out(3372) <= \<const0>\;
  LOCKSTEP_Out(3373) <= \<const0>\;
  LOCKSTEP_Out(3374) <= \<const0>\;
  LOCKSTEP_Out(3375) <= \<const0>\;
  LOCKSTEP_Out(3376) <= \<const0>\;
  LOCKSTEP_Out(3377) <= \<const0>\;
  LOCKSTEP_Out(3378) <= \<const0>\;
  LOCKSTEP_Out(3379) <= \<const0>\;
  LOCKSTEP_Out(3380) <= \<const0>\;
  LOCKSTEP_Out(3381) <= \<const0>\;
  LOCKSTEP_Out(3382) <= \<const0>\;
  LOCKSTEP_Out(3383) <= \<const0>\;
  LOCKSTEP_Out(3384) <= \<const0>\;
  LOCKSTEP_Out(3385) <= \<const0>\;
  LOCKSTEP_Out(3386) <= \<const0>\;
  LOCKSTEP_Out(3387) <= \<const0>\;
  LOCKSTEP_Out(3388) <= \<const0>\;
  LOCKSTEP_Out(3389) <= \<const0>\;
  LOCKSTEP_Out(3390) <= \<const0>\;
  LOCKSTEP_Out(3391) <= \<const0>\;
  LOCKSTEP_Out(3392) <= \<const0>\;
  LOCKSTEP_Out(3393) <= \<const0>\;
  LOCKSTEP_Out(3394) <= \<const0>\;
  LOCKSTEP_Out(3395) <= \<const0>\;
  LOCKSTEP_Out(3396) <= \<const0>\;
  LOCKSTEP_Out(3397) <= \<const0>\;
  LOCKSTEP_Out(3398) <= \<const0>\;
  LOCKSTEP_Out(3399) <= \<const0>\;
  LOCKSTEP_Out(3400) <= \<const0>\;
  LOCKSTEP_Out(3401) <= \<const0>\;
  LOCKSTEP_Out(3402) <= \<const0>\;
  LOCKSTEP_Out(3403) <= \<const0>\;
  LOCKSTEP_Out(3404) <= \<const0>\;
  LOCKSTEP_Out(3405) <= \<const0>\;
  LOCKSTEP_Out(3406) <= \<const0>\;
  LOCKSTEP_Out(3407) <= \<const0>\;
  LOCKSTEP_Out(3408) <= \<const0>\;
  LOCKSTEP_Out(3409) <= \<const0>\;
  LOCKSTEP_Out(3410) <= \<const0>\;
  LOCKSTEP_Out(3411) <= \<const0>\;
  LOCKSTEP_Out(3412) <= \<const0>\;
  LOCKSTEP_Out(3413) <= \<const0>\;
  LOCKSTEP_Out(3414) <= \<const0>\;
  LOCKSTEP_Out(3415) <= \<const0>\;
  LOCKSTEP_Out(3416) <= \<const0>\;
  LOCKSTEP_Out(3417) <= \<const0>\;
  LOCKSTEP_Out(3418) <= \<const0>\;
  LOCKSTEP_Out(3419) <= \<const0>\;
  LOCKSTEP_Out(3420) <= \<const0>\;
  LOCKSTEP_Out(3421) <= \<const0>\;
  LOCKSTEP_Out(3422) <= \<const0>\;
  LOCKSTEP_Out(3423) <= \<const0>\;
  LOCKSTEP_Out(3424) <= \<const0>\;
  LOCKSTEP_Out(3425) <= \<const0>\;
  LOCKSTEP_Out(3426) <= \<const0>\;
  LOCKSTEP_Out(3427) <= \<const0>\;
  LOCKSTEP_Out(3428) <= \<const0>\;
  LOCKSTEP_Out(3429) <= \<const0>\;
  LOCKSTEP_Out(3430) <= \<const0>\;
  LOCKSTEP_Out(3431) <= \<const0>\;
  LOCKSTEP_Out(3432) <= \<const0>\;
  LOCKSTEP_Out(3433) <= \<const0>\;
  LOCKSTEP_Out(3434) <= \<const0>\;
  LOCKSTEP_Out(3435) <= \<const0>\;
  LOCKSTEP_Out(3436) <= \<const0>\;
  LOCKSTEP_Out(3437) <= \<const0>\;
  LOCKSTEP_Out(3438) <= \<const0>\;
  LOCKSTEP_Out(3439) <= \<const0>\;
  LOCKSTEP_Out(3440) <= \<const0>\;
  LOCKSTEP_Out(3441) <= \<const0>\;
  LOCKSTEP_Out(3442) <= \<const0>\;
  LOCKSTEP_Out(3443) <= \<const0>\;
  LOCKSTEP_Out(3444) <= \<const0>\;
  LOCKSTEP_Out(3445) <= \<const0>\;
  LOCKSTEP_Out(3446) <= \<const0>\;
  LOCKSTEP_Out(3447) <= \<const0>\;
  LOCKSTEP_Out(3448) <= \<const0>\;
  LOCKSTEP_Out(3449) <= \<const0>\;
  LOCKSTEP_Out(3450) <= \<const0>\;
  LOCKSTEP_Out(3451) <= \<const0>\;
  LOCKSTEP_Out(3452) <= \<const0>\;
  LOCKSTEP_Out(3453) <= \<const0>\;
  LOCKSTEP_Out(3454) <= \<const0>\;
  LOCKSTEP_Out(3455) <= \<const0>\;
  LOCKSTEP_Out(3456) <= \<const0>\;
  LOCKSTEP_Out(3457) <= \<const0>\;
  LOCKSTEP_Out(3458) <= \<const0>\;
  LOCKSTEP_Out(3459) <= \<const0>\;
  LOCKSTEP_Out(3460) <= \<const0>\;
  LOCKSTEP_Out(3461) <= \<const0>\;
  LOCKSTEP_Out(3462) <= \<const0>\;
  LOCKSTEP_Out(3463) <= \<const0>\;
  LOCKSTEP_Out(3464) <= \<const0>\;
  LOCKSTEP_Out(3465) <= \<const0>\;
  LOCKSTEP_Out(3466) <= \<const0>\;
  LOCKSTEP_Out(3467) <= \<const0>\;
  LOCKSTEP_Out(3468) <= \<const0>\;
  LOCKSTEP_Out(3469) <= \<const0>\;
  LOCKSTEP_Out(3470) <= \<const0>\;
  LOCKSTEP_Out(3471) <= \<const0>\;
  LOCKSTEP_Out(3472) <= \<const0>\;
  LOCKSTEP_Out(3473) <= \<const0>\;
  LOCKSTEP_Out(3474) <= \<const0>\;
  LOCKSTEP_Out(3475) <= \<const0>\;
  LOCKSTEP_Out(3476) <= \<const0>\;
  LOCKSTEP_Out(3477) <= \<const0>\;
  LOCKSTEP_Out(3478) <= \<const0>\;
  LOCKSTEP_Out(3479) <= \<const0>\;
  LOCKSTEP_Out(3480) <= \<const0>\;
  LOCKSTEP_Out(3481) <= \<const0>\;
  LOCKSTEP_Out(3482) <= \<const0>\;
  LOCKSTEP_Out(3483) <= \<const0>\;
  LOCKSTEP_Out(3484) <= \<const0>\;
  LOCKSTEP_Out(3485) <= \<const0>\;
  LOCKSTEP_Out(3486) <= \<const0>\;
  LOCKSTEP_Out(3487) <= \<const0>\;
  LOCKSTEP_Out(3488) <= \<const0>\;
  LOCKSTEP_Out(3489) <= \<const0>\;
  LOCKSTEP_Out(3490) <= \<const0>\;
  LOCKSTEP_Out(3491) <= \<const0>\;
  LOCKSTEP_Out(3492) <= \<const0>\;
  LOCKSTEP_Out(3493) <= \<const0>\;
  LOCKSTEP_Out(3494) <= \<const0>\;
  LOCKSTEP_Out(3495) <= \<const0>\;
  LOCKSTEP_Out(3496) <= \<const0>\;
  LOCKSTEP_Out(3497) <= \<const0>\;
  LOCKSTEP_Out(3498) <= \<const0>\;
  LOCKSTEP_Out(3499) <= \<const0>\;
  LOCKSTEP_Out(3500) <= \<const0>\;
  LOCKSTEP_Out(3501) <= \<const0>\;
  LOCKSTEP_Out(3502) <= \<const0>\;
  LOCKSTEP_Out(3503) <= \<const0>\;
  LOCKSTEP_Out(3504) <= \<const0>\;
  LOCKSTEP_Out(3505) <= \<const0>\;
  LOCKSTEP_Out(3506) <= \<const0>\;
  LOCKSTEP_Out(3507) <= \<const0>\;
  LOCKSTEP_Out(3508) <= \<const0>\;
  LOCKSTEP_Out(3509) <= \<const0>\;
  LOCKSTEP_Out(3510) <= \<const0>\;
  LOCKSTEP_Out(3511) <= \<const0>\;
  LOCKSTEP_Out(3512) <= \<const0>\;
  LOCKSTEP_Out(3513) <= \<const0>\;
  LOCKSTEP_Out(3514) <= \<const0>\;
  LOCKSTEP_Out(3515) <= \<const0>\;
  LOCKSTEP_Out(3516) <= \<const0>\;
  LOCKSTEP_Out(3517) <= \<const0>\;
  LOCKSTEP_Out(3518) <= \<const0>\;
  LOCKSTEP_Out(3519) <= \<const0>\;
  LOCKSTEP_Out(3520) <= \<const0>\;
  LOCKSTEP_Out(3521) <= \<const0>\;
  LOCKSTEP_Out(3522) <= \<const0>\;
  LOCKSTEP_Out(3523) <= \<const0>\;
  LOCKSTEP_Out(3524) <= \<const0>\;
  LOCKSTEP_Out(3525) <= \<const0>\;
  LOCKSTEP_Out(3526) <= \<const0>\;
  LOCKSTEP_Out(3527) <= \<const0>\;
  LOCKSTEP_Out(3528) <= \<const0>\;
  LOCKSTEP_Out(3529) <= \<const0>\;
  LOCKSTEP_Out(3530) <= \<const0>\;
  LOCKSTEP_Out(3531) <= \<const0>\;
  LOCKSTEP_Out(3532) <= \<const0>\;
  LOCKSTEP_Out(3533) <= \<const0>\;
  LOCKSTEP_Out(3534) <= \<const0>\;
  LOCKSTEP_Out(3535) <= \<const0>\;
  LOCKSTEP_Out(3536) <= \<const0>\;
  LOCKSTEP_Out(3537) <= \<const0>\;
  LOCKSTEP_Out(3538) <= \<const0>\;
  LOCKSTEP_Out(3539) <= \<const0>\;
  LOCKSTEP_Out(3540) <= \<const0>\;
  LOCKSTEP_Out(3541) <= \<const0>\;
  LOCKSTEP_Out(3542) <= \<const0>\;
  LOCKSTEP_Out(3543) <= \<const0>\;
  LOCKSTEP_Out(3544) <= \<const0>\;
  LOCKSTEP_Out(3545) <= \<const0>\;
  LOCKSTEP_Out(3546) <= \<const0>\;
  LOCKSTEP_Out(3547) <= \<const0>\;
  LOCKSTEP_Out(3548) <= \<const0>\;
  LOCKSTEP_Out(3549) <= \<const0>\;
  LOCKSTEP_Out(3550) <= \<const0>\;
  LOCKSTEP_Out(3551) <= \<const0>\;
  LOCKSTEP_Out(3552) <= \<const0>\;
  LOCKSTEP_Out(3553) <= \<const0>\;
  LOCKSTEP_Out(3554) <= \<const0>\;
  LOCKSTEP_Out(3555) <= \<const0>\;
  LOCKSTEP_Out(3556) <= \<const0>\;
  LOCKSTEP_Out(3557) <= \<const0>\;
  LOCKSTEP_Out(3558) <= \<const0>\;
  LOCKSTEP_Out(3559) <= \<const0>\;
  LOCKSTEP_Out(3560) <= \<const0>\;
  LOCKSTEP_Out(3561) <= \<const0>\;
  LOCKSTEP_Out(3562) <= \<const0>\;
  LOCKSTEP_Out(3563) <= \<const0>\;
  LOCKSTEP_Out(3564) <= \<const0>\;
  LOCKSTEP_Out(3565) <= \<const0>\;
  LOCKSTEP_Out(3566) <= \<const0>\;
  LOCKSTEP_Out(3567) <= \<const0>\;
  LOCKSTEP_Out(3568) <= \<const0>\;
  LOCKSTEP_Out(3569) <= \<const0>\;
  LOCKSTEP_Out(3570) <= \<const0>\;
  LOCKSTEP_Out(3571) <= \<const0>\;
  LOCKSTEP_Out(3572) <= \<const0>\;
  LOCKSTEP_Out(3573) <= \<const0>\;
  LOCKSTEP_Out(3574) <= \<const0>\;
  LOCKSTEP_Out(3575) <= \<const0>\;
  LOCKSTEP_Out(3576) <= \<const0>\;
  LOCKSTEP_Out(3577) <= \<const0>\;
  LOCKSTEP_Out(3578) <= \<const0>\;
  LOCKSTEP_Out(3579) <= \<const0>\;
  LOCKSTEP_Out(3580) <= \<const0>\;
  LOCKSTEP_Out(3581) <= \<const0>\;
  LOCKSTEP_Out(3582) <= \<const0>\;
  LOCKSTEP_Out(3583) <= \<const0>\;
  LOCKSTEP_Out(3584) <= \<const0>\;
  LOCKSTEP_Out(3585) <= \<const0>\;
  LOCKSTEP_Out(3586) <= \<const0>\;
  LOCKSTEP_Out(3587) <= \<const0>\;
  LOCKSTEP_Out(3588) <= \<const0>\;
  LOCKSTEP_Out(3589) <= \<const0>\;
  LOCKSTEP_Out(3590) <= \<const0>\;
  LOCKSTEP_Out(3591) <= \<const0>\;
  LOCKSTEP_Out(3592) <= \<const0>\;
  LOCKSTEP_Out(3593) <= \<const0>\;
  LOCKSTEP_Out(3594) <= \<const0>\;
  LOCKSTEP_Out(3595) <= \<const0>\;
  LOCKSTEP_Out(3596) <= \<const0>\;
  LOCKSTEP_Out(3597) <= \<const0>\;
  LOCKSTEP_Out(3598) <= \<const0>\;
  LOCKSTEP_Out(3599) <= \<const0>\;
  LOCKSTEP_Out(3600) <= \<const0>\;
  LOCKSTEP_Out(3601) <= \<const0>\;
  LOCKSTEP_Out(3602) <= \<const0>\;
  LOCKSTEP_Out(3603) <= \<const0>\;
  LOCKSTEP_Out(3604) <= \<const0>\;
  LOCKSTEP_Out(3605) <= \<const0>\;
  LOCKSTEP_Out(3606) <= \<const0>\;
  LOCKSTEP_Out(3607) <= \<const0>\;
  LOCKSTEP_Out(3608) <= \<const0>\;
  LOCKSTEP_Out(3609) <= \<const0>\;
  LOCKSTEP_Out(3610) <= \<const0>\;
  LOCKSTEP_Out(3611) <= \<const0>\;
  LOCKSTEP_Out(3612) <= \<const0>\;
  LOCKSTEP_Out(3613) <= \<const0>\;
  LOCKSTEP_Out(3614) <= \<const0>\;
  LOCKSTEP_Out(3615) <= \<const0>\;
  LOCKSTEP_Out(3616) <= \<const0>\;
  LOCKSTEP_Out(3617) <= \<const0>\;
  LOCKSTEP_Out(3618) <= \<const0>\;
  LOCKSTEP_Out(3619) <= \<const0>\;
  LOCKSTEP_Out(3620) <= \<const0>\;
  LOCKSTEP_Out(3621) <= \<const0>\;
  LOCKSTEP_Out(3622) <= \<const0>\;
  LOCKSTEP_Out(3623) <= \<const0>\;
  LOCKSTEP_Out(3624) <= \<const0>\;
  LOCKSTEP_Out(3625) <= \<const0>\;
  LOCKSTEP_Out(3626) <= \<const0>\;
  LOCKSTEP_Out(3627) <= \<const0>\;
  LOCKSTEP_Out(3628) <= \<const0>\;
  LOCKSTEP_Out(3629) <= \<const0>\;
  LOCKSTEP_Out(3630) <= \<const0>\;
  LOCKSTEP_Out(3631) <= \<const0>\;
  LOCKSTEP_Out(3632) <= \<const0>\;
  LOCKSTEP_Out(3633) <= \<const0>\;
  LOCKSTEP_Out(3634) <= \<const0>\;
  LOCKSTEP_Out(3635) <= \<const0>\;
  LOCKSTEP_Out(3636) <= \<const0>\;
  LOCKSTEP_Out(3637) <= \<const0>\;
  LOCKSTEP_Out(3638) <= \<const0>\;
  LOCKSTEP_Out(3639) <= \<const0>\;
  LOCKSTEP_Out(3640) <= \<const0>\;
  LOCKSTEP_Out(3641) <= \<const0>\;
  LOCKSTEP_Out(3642) <= \<const0>\;
  LOCKSTEP_Out(3643) <= \<const0>\;
  LOCKSTEP_Out(3644) <= \<const0>\;
  LOCKSTEP_Out(3645) <= \<const0>\;
  LOCKSTEP_Out(3646) <= \<const0>\;
  LOCKSTEP_Out(3647) <= \<const0>\;
  LOCKSTEP_Out(3648) <= \<const0>\;
  LOCKSTEP_Out(3649) <= \<const0>\;
  LOCKSTEP_Out(3650) <= \<const0>\;
  LOCKSTEP_Out(3651) <= \<const0>\;
  LOCKSTEP_Out(3652) <= \<const0>\;
  LOCKSTEP_Out(3653) <= \<const0>\;
  LOCKSTEP_Out(3654) <= \<const0>\;
  LOCKSTEP_Out(3655) <= \<const0>\;
  LOCKSTEP_Out(3656) <= \<const0>\;
  LOCKSTEP_Out(3657) <= \<const0>\;
  LOCKSTEP_Out(3658) <= \<const0>\;
  LOCKSTEP_Out(3659) <= \<const0>\;
  LOCKSTEP_Out(3660) <= \<const0>\;
  LOCKSTEP_Out(3661) <= \<const0>\;
  LOCKSTEP_Out(3662) <= \<const0>\;
  LOCKSTEP_Out(3663) <= \<const0>\;
  LOCKSTEP_Out(3664) <= \<const0>\;
  LOCKSTEP_Out(3665) <= \<const0>\;
  LOCKSTEP_Out(3666) <= \<const0>\;
  LOCKSTEP_Out(3667) <= \<const0>\;
  LOCKSTEP_Out(3668) <= \<const0>\;
  LOCKSTEP_Out(3669) <= \<const0>\;
  LOCKSTEP_Out(3670) <= \<const0>\;
  LOCKSTEP_Out(3671) <= \<const0>\;
  LOCKSTEP_Out(3672) <= \<const0>\;
  LOCKSTEP_Out(3673) <= \<const0>\;
  LOCKSTEP_Out(3674) <= \<const0>\;
  LOCKSTEP_Out(3675) <= \<const0>\;
  LOCKSTEP_Out(3676) <= \<const0>\;
  LOCKSTEP_Out(3677) <= \<const0>\;
  LOCKSTEP_Out(3678) <= \<const0>\;
  LOCKSTEP_Out(3679) <= \<const0>\;
  LOCKSTEP_Out(3680) <= \<const0>\;
  LOCKSTEP_Out(3681) <= \<const0>\;
  LOCKSTEP_Out(3682) <= \<const0>\;
  LOCKSTEP_Out(3683) <= \<const0>\;
  LOCKSTEP_Out(3684) <= \<const0>\;
  LOCKSTEP_Out(3685) <= \<const0>\;
  LOCKSTEP_Out(3686) <= \<const0>\;
  LOCKSTEP_Out(3687) <= \<const0>\;
  LOCKSTEP_Out(3688) <= \<const0>\;
  LOCKSTEP_Out(3689) <= \<const0>\;
  LOCKSTEP_Out(3690) <= \<const0>\;
  LOCKSTEP_Out(3691) <= \<const0>\;
  LOCKSTEP_Out(3692) <= \<const0>\;
  LOCKSTEP_Out(3693) <= \<const0>\;
  LOCKSTEP_Out(3694) <= \<const0>\;
  LOCKSTEP_Out(3695) <= \<const0>\;
  LOCKSTEP_Out(3696) <= \<const0>\;
  LOCKSTEP_Out(3697) <= \<const0>\;
  LOCKSTEP_Out(3698) <= \<const0>\;
  LOCKSTEP_Out(3699) <= \<const0>\;
  LOCKSTEP_Out(3700) <= \<const0>\;
  LOCKSTEP_Out(3701) <= \<const0>\;
  LOCKSTEP_Out(3702) <= \<const0>\;
  LOCKSTEP_Out(3703) <= \<const0>\;
  LOCKSTEP_Out(3704) <= \<const0>\;
  LOCKSTEP_Out(3705) <= \<const0>\;
  LOCKSTEP_Out(3706) <= \<const0>\;
  LOCKSTEP_Out(3707) <= \<const0>\;
  LOCKSTEP_Out(3708) <= \<const0>\;
  LOCKSTEP_Out(3709) <= \<const0>\;
  LOCKSTEP_Out(3710) <= \<const0>\;
  LOCKSTEP_Out(3711) <= \<const0>\;
  LOCKSTEP_Out(3712) <= \<const0>\;
  LOCKSTEP_Out(3713) <= \<const0>\;
  LOCKSTEP_Out(3714) <= \<const0>\;
  LOCKSTEP_Out(3715) <= \<const0>\;
  LOCKSTEP_Out(3716) <= \<const0>\;
  LOCKSTEP_Out(3717) <= \<const0>\;
  LOCKSTEP_Out(3718) <= \<const0>\;
  LOCKSTEP_Out(3719) <= \<const0>\;
  LOCKSTEP_Out(3720) <= \<const0>\;
  LOCKSTEP_Out(3721) <= \<const0>\;
  LOCKSTEP_Out(3722) <= \<const0>\;
  LOCKSTEP_Out(3723) <= \<const0>\;
  LOCKSTEP_Out(3724) <= \<const0>\;
  LOCKSTEP_Out(3725) <= \<const0>\;
  LOCKSTEP_Out(3726) <= \<const0>\;
  LOCKSTEP_Out(3727) <= \<const0>\;
  LOCKSTEP_Out(3728) <= \<const0>\;
  LOCKSTEP_Out(3729) <= \<const0>\;
  LOCKSTEP_Out(3730) <= \<const0>\;
  LOCKSTEP_Out(3731) <= \<const0>\;
  LOCKSTEP_Out(3732) <= \<const0>\;
  LOCKSTEP_Out(3733) <= \<const0>\;
  LOCKSTEP_Out(3734) <= \<const0>\;
  LOCKSTEP_Out(3735) <= \<const0>\;
  LOCKSTEP_Out(3736) <= \<const0>\;
  LOCKSTEP_Out(3737) <= \<const0>\;
  LOCKSTEP_Out(3738) <= \<const0>\;
  LOCKSTEP_Out(3739) <= \<const0>\;
  LOCKSTEP_Out(3740) <= \<const0>\;
  LOCKSTEP_Out(3741) <= \<const0>\;
  LOCKSTEP_Out(3742) <= \<const0>\;
  LOCKSTEP_Out(3743) <= \<const0>\;
  LOCKSTEP_Out(3744) <= \<const0>\;
  LOCKSTEP_Out(3745) <= \<const0>\;
  LOCKSTEP_Out(3746) <= \<const0>\;
  LOCKSTEP_Out(3747) <= \<const0>\;
  LOCKSTEP_Out(3748) <= \<const0>\;
  LOCKSTEP_Out(3749) <= \<const0>\;
  LOCKSTEP_Out(3750) <= \<const0>\;
  LOCKSTEP_Out(3751) <= \<const0>\;
  LOCKSTEP_Out(3752) <= \<const0>\;
  LOCKSTEP_Out(3753) <= \<const0>\;
  LOCKSTEP_Out(3754) <= \<const0>\;
  LOCKSTEP_Out(3755) <= \<const0>\;
  LOCKSTEP_Out(3756) <= \<const0>\;
  LOCKSTEP_Out(3757) <= \<const0>\;
  LOCKSTEP_Out(3758) <= \<const0>\;
  LOCKSTEP_Out(3759) <= \<const0>\;
  LOCKSTEP_Out(3760) <= \<const0>\;
  LOCKSTEP_Out(3761) <= \<const0>\;
  LOCKSTEP_Out(3762) <= \<const0>\;
  LOCKSTEP_Out(3763) <= \<const0>\;
  LOCKSTEP_Out(3764) <= \<const0>\;
  LOCKSTEP_Out(3765) <= \<const0>\;
  LOCKSTEP_Out(3766) <= \<const0>\;
  LOCKSTEP_Out(3767) <= \<const0>\;
  LOCKSTEP_Out(3768) <= \<const0>\;
  LOCKSTEP_Out(3769) <= \<const0>\;
  LOCKSTEP_Out(3770) <= \<const0>\;
  LOCKSTEP_Out(3771) <= \<const0>\;
  LOCKSTEP_Out(3772) <= \<const0>\;
  LOCKSTEP_Out(3773) <= \<const0>\;
  LOCKSTEP_Out(3774) <= \<const0>\;
  LOCKSTEP_Out(3775) <= \<const0>\;
  LOCKSTEP_Out(3776) <= \<const0>\;
  LOCKSTEP_Out(3777) <= \<const0>\;
  LOCKSTEP_Out(3778) <= \<const0>\;
  LOCKSTEP_Out(3779) <= \<const0>\;
  LOCKSTEP_Out(3780) <= \<const0>\;
  LOCKSTEP_Out(3781) <= \<const0>\;
  LOCKSTEP_Out(3782) <= \<const0>\;
  LOCKSTEP_Out(3783) <= \<const0>\;
  LOCKSTEP_Out(3784) <= \<const0>\;
  LOCKSTEP_Out(3785) <= \<const0>\;
  LOCKSTEP_Out(3786) <= \<const0>\;
  LOCKSTEP_Out(3787) <= \<const0>\;
  LOCKSTEP_Out(3788) <= \<const0>\;
  LOCKSTEP_Out(3789) <= \<const0>\;
  LOCKSTEP_Out(3790) <= \<const0>\;
  LOCKSTEP_Out(3791) <= \<const0>\;
  LOCKSTEP_Out(3792) <= \<const0>\;
  LOCKSTEP_Out(3793) <= \<const0>\;
  LOCKSTEP_Out(3794) <= \<const0>\;
  LOCKSTEP_Out(3795) <= \<const0>\;
  LOCKSTEP_Out(3796) <= \<const0>\;
  LOCKSTEP_Out(3797) <= \<const0>\;
  LOCKSTEP_Out(3798) <= \<const0>\;
  LOCKSTEP_Out(3799) <= \<const0>\;
  LOCKSTEP_Out(3800) <= \<const0>\;
  LOCKSTEP_Out(3801) <= \<const0>\;
  LOCKSTEP_Out(3802) <= \<const0>\;
  LOCKSTEP_Out(3803) <= \<const0>\;
  LOCKSTEP_Out(3804) <= \<const0>\;
  LOCKSTEP_Out(3805) <= \<const0>\;
  LOCKSTEP_Out(3806) <= \<const0>\;
  LOCKSTEP_Out(3807) <= \<const0>\;
  LOCKSTEP_Out(3808) <= \<const0>\;
  LOCKSTEP_Out(3809) <= \<const0>\;
  LOCKSTEP_Out(3810) <= \<const0>\;
  LOCKSTEP_Out(3811) <= \<const0>\;
  LOCKSTEP_Out(3812) <= \<const0>\;
  LOCKSTEP_Out(3813) <= \<const0>\;
  LOCKSTEP_Out(3814) <= \<const0>\;
  LOCKSTEP_Out(3815) <= \<const0>\;
  LOCKSTEP_Out(3816) <= \<const0>\;
  LOCKSTEP_Out(3817) <= \<const0>\;
  LOCKSTEP_Out(3818) <= \<const0>\;
  LOCKSTEP_Out(3819) <= \<const0>\;
  LOCKSTEP_Out(3820) <= \<const0>\;
  LOCKSTEP_Out(3821) <= \<const0>\;
  LOCKSTEP_Out(3822) <= \<const0>\;
  LOCKSTEP_Out(3823) <= \<const0>\;
  LOCKSTEP_Out(3824) <= \<const0>\;
  LOCKSTEP_Out(3825) <= \<const0>\;
  LOCKSTEP_Out(3826) <= \<const0>\;
  LOCKSTEP_Out(3827) <= \<const0>\;
  LOCKSTEP_Out(3828) <= \<const0>\;
  LOCKSTEP_Out(3829) <= \<const0>\;
  LOCKSTEP_Out(3830) <= \<const0>\;
  LOCKSTEP_Out(3831) <= \<const0>\;
  LOCKSTEP_Out(3832) <= \<const0>\;
  LOCKSTEP_Out(3833) <= \<const0>\;
  LOCKSTEP_Out(3834) <= \<const0>\;
  LOCKSTEP_Out(3835) <= \<const0>\;
  LOCKSTEP_Out(3836) <= \<const0>\;
  LOCKSTEP_Out(3837) <= \<const0>\;
  LOCKSTEP_Out(3838) <= \<const0>\;
  LOCKSTEP_Out(3839) <= \<const0>\;
  LOCKSTEP_Out(3840) <= \<const0>\;
  LOCKSTEP_Out(3841) <= \<const0>\;
  LOCKSTEP_Out(3842) <= \<const0>\;
  LOCKSTEP_Out(3843) <= \<const0>\;
  LOCKSTEP_Out(3844) <= \<const0>\;
  LOCKSTEP_Out(3845) <= \<const0>\;
  LOCKSTEP_Out(3846) <= \<const0>\;
  LOCKSTEP_Out(3847) <= \<const0>\;
  LOCKSTEP_Out(3848) <= \<const0>\;
  LOCKSTEP_Out(3849) <= \<const0>\;
  LOCKSTEP_Out(3850) <= \<const0>\;
  LOCKSTEP_Out(3851) <= \<const0>\;
  LOCKSTEP_Out(3852) <= \<const0>\;
  LOCKSTEP_Out(3853) <= \<const0>\;
  LOCKSTEP_Out(3854) <= \<const0>\;
  LOCKSTEP_Out(3855) <= \<const0>\;
  LOCKSTEP_Out(3856) <= \<const0>\;
  LOCKSTEP_Out(3857) <= \<const0>\;
  LOCKSTEP_Out(3858) <= \<const0>\;
  LOCKSTEP_Out(3859) <= \<const0>\;
  LOCKSTEP_Out(3860) <= \<const0>\;
  LOCKSTEP_Out(3861) <= \<const0>\;
  LOCKSTEP_Out(3862) <= \<const0>\;
  LOCKSTEP_Out(3863) <= \<const0>\;
  LOCKSTEP_Out(3864) <= \<const0>\;
  LOCKSTEP_Out(3865) <= \<const0>\;
  LOCKSTEP_Out(3866) <= \<const0>\;
  LOCKSTEP_Out(3867) <= \<const0>\;
  LOCKSTEP_Out(3868) <= \<const0>\;
  LOCKSTEP_Out(3869) <= \<const0>\;
  LOCKSTEP_Out(3870) <= \<const0>\;
  LOCKSTEP_Out(3871) <= \<const0>\;
  LOCKSTEP_Out(3872) <= \<const0>\;
  LOCKSTEP_Out(3873) <= \<const0>\;
  LOCKSTEP_Out(3874) <= \<const0>\;
  LOCKSTEP_Out(3875) <= \<const0>\;
  LOCKSTEP_Out(3876) <= \<const0>\;
  LOCKSTEP_Out(3877) <= \<const0>\;
  LOCKSTEP_Out(3878) <= \<const0>\;
  LOCKSTEP_Out(3879) <= \<const0>\;
  LOCKSTEP_Out(3880) <= \<const0>\;
  LOCKSTEP_Out(3881) <= \<const0>\;
  LOCKSTEP_Out(3882) <= \<const0>\;
  LOCKSTEP_Out(3883) <= \<const0>\;
  LOCKSTEP_Out(3884) <= \<const0>\;
  LOCKSTEP_Out(3885) <= \<const0>\;
  LOCKSTEP_Out(3886) <= \<const0>\;
  LOCKSTEP_Out(3887) <= \<const0>\;
  LOCKSTEP_Out(3888) <= \<const0>\;
  LOCKSTEP_Out(3889) <= \<const0>\;
  LOCKSTEP_Out(3890) <= \<const0>\;
  LOCKSTEP_Out(3891) <= \<const0>\;
  LOCKSTEP_Out(3892) <= \<const0>\;
  LOCKSTEP_Out(3893) <= \<const0>\;
  LOCKSTEP_Out(3894) <= \<const0>\;
  LOCKSTEP_Out(3895) <= \<const0>\;
  LOCKSTEP_Out(3896) <= \<const0>\;
  LOCKSTEP_Out(3897) <= \<const0>\;
  LOCKSTEP_Out(3898) <= \<const0>\;
  LOCKSTEP_Out(3899) <= \<const0>\;
  LOCKSTEP_Out(3900) <= \<const0>\;
  LOCKSTEP_Out(3901) <= \<const0>\;
  LOCKSTEP_Out(3902) <= \<const0>\;
  LOCKSTEP_Out(3903) <= \<const0>\;
  LOCKSTEP_Out(3904) <= \<const0>\;
  LOCKSTEP_Out(3905) <= \<const0>\;
  LOCKSTEP_Out(3906) <= \<const0>\;
  LOCKSTEP_Out(3907) <= \<const0>\;
  LOCKSTEP_Out(3908) <= \<const0>\;
  LOCKSTEP_Out(3909) <= \<const0>\;
  LOCKSTEP_Out(3910) <= \<const0>\;
  LOCKSTEP_Out(3911) <= \<const0>\;
  LOCKSTEP_Out(3912) <= \<const0>\;
  LOCKSTEP_Out(3913) <= \<const0>\;
  LOCKSTEP_Out(3914) <= \<const0>\;
  LOCKSTEP_Out(3915) <= \<const0>\;
  LOCKSTEP_Out(3916) <= \<const0>\;
  LOCKSTEP_Out(3917) <= \<const0>\;
  LOCKSTEP_Out(3918) <= \<const0>\;
  LOCKSTEP_Out(3919) <= \<const0>\;
  LOCKSTEP_Out(3920) <= \<const0>\;
  LOCKSTEP_Out(3921) <= \<const0>\;
  LOCKSTEP_Out(3922) <= \<const0>\;
  LOCKSTEP_Out(3923) <= \<const0>\;
  LOCKSTEP_Out(3924) <= \<const0>\;
  LOCKSTEP_Out(3925) <= \<const0>\;
  LOCKSTEP_Out(3926) <= \<const0>\;
  LOCKSTEP_Out(3927) <= \<const0>\;
  LOCKSTEP_Out(3928) <= \<const0>\;
  LOCKSTEP_Out(3929) <= \<const0>\;
  LOCKSTEP_Out(3930) <= \<const0>\;
  LOCKSTEP_Out(3931) <= \<const0>\;
  LOCKSTEP_Out(3932) <= \<const0>\;
  LOCKSTEP_Out(3933) <= \<const0>\;
  LOCKSTEP_Out(3934) <= \<const0>\;
  LOCKSTEP_Out(3935) <= \<const0>\;
  LOCKSTEP_Out(3936) <= \<const0>\;
  LOCKSTEP_Out(3937) <= \<const0>\;
  LOCKSTEP_Out(3938) <= \<const0>\;
  LOCKSTEP_Out(3939) <= \<const0>\;
  LOCKSTEP_Out(3940) <= \<const0>\;
  LOCKSTEP_Out(3941) <= \<const0>\;
  LOCKSTEP_Out(3942) <= \<const0>\;
  LOCKSTEP_Out(3943) <= \<const0>\;
  LOCKSTEP_Out(3944) <= \<const0>\;
  LOCKSTEP_Out(3945) <= \<const0>\;
  LOCKSTEP_Out(3946) <= \<const0>\;
  LOCKSTEP_Out(3947) <= \<const0>\;
  LOCKSTEP_Out(3948) <= \<const0>\;
  LOCKSTEP_Out(3949) <= \<const0>\;
  LOCKSTEP_Out(3950) <= \<const0>\;
  LOCKSTEP_Out(3951) <= \<const0>\;
  LOCKSTEP_Out(3952) <= \<const0>\;
  LOCKSTEP_Out(3953) <= \<const0>\;
  LOCKSTEP_Out(3954) <= \<const0>\;
  LOCKSTEP_Out(3955) <= \<const0>\;
  LOCKSTEP_Out(3956) <= \<const0>\;
  LOCKSTEP_Out(3957) <= \<const0>\;
  LOCKSTEP_Out(3958) <= \<const0>\;
  LOCKSTEP_Out(3959) <= \<const0>\;
  LOCKSTEP_Out(3960) <= \<const0>\;
  LOCKSTEP_Out(3961) <= \<const0>\;
  LOCKSTEP_Out(3962) <= \<const0>\;
  LOCKSTEP_Out(3963) <= \<const0>\;
  LOCKSTEP_Out(3964) <= \<const0>\;
  LOCKSTEP_Out(3965) <= \<const0>\;
  LOCKSTEP_Out(3966) <= \<const0>\;
  LOCKSTEP_Out(3967) <= \<const0>\;
  LOCKSTEP_Out(3968) <= \<const0>\;
  LOCKSTEP_Out(3969) <= \<const0>\;
  LOCKSTEP_Out(3970) <= \<const0>\;
  LOCKSTEP_Out(3971) <= \<const0>\;
  LOCKSTEP_Out(3972) <= \<const0>\;
  LOCKSTEP_Out(3973) <= \<const0>\;
  LOCKSTEP_Out(3974) <= \<const0>\;
  LOCKSTEP_Out(3975) <= \<const0>\;
  LOCKSTEP_Out(3976) <= \<const0>\;
  LOCKSTEP_Out(3977) <= \<const0>\;
  LOCKSTEP_Out(3978) <= \<const0>\;
  LOCKSTEP_Out(3979) <= \<const0>\;
  LOCKSTEP_Out(3980) <= \<const0>\;
  LOCKSTEP_Out(3981) <= \<const0>\;
  LOCKSTEP_Out(3982) <= \<const0>\;
  LOCKSTEP_Out(3983) <= \<const0>\;
  LOCKSTEP_Out(3984) <= \<const0>\;
  LOCKSTEP_Out(3985) <= \<const0>\;
  LOCKSTEP_Out(3986) <= \<const0>\;
  LOCKSTEP_Out(3987) <= \<const0>\;
  LOCKSTEP_Out(3988) <= \<const0>\;
  LOCKSTEP_Out(3989) <= \<const0>\;
  LOCKSTEP_Out(3990) <= \<const0>\;
  LOCKSTEP_Out(3991) <= \<const0>\;
  LOCKSTEP_Out(3992) <= \<const0>\;
  LOCKSTEP_Out(3993) <= \<const0>\;
  LOCKSTEP_Out(3994) <= \<const0>\;
  LOCKSTEP_Out(3995) <= \<const0>\;
  LOCKSTEP_Out(3996) <= \<const0>\;
  LOCKSTEP_Out(3997) <= \<const0>\;
  LOCKSTEP_Out(3998) <= \<const0>\;
  LOCKSTEP_Out(3999) <= \<const0>\;
  LOCKSTEP_Out(4000) <= \<const0>\;
  LOCKSTEP_Out(4001) <= \<const0>\;
  LOCKSTEP_Out(4002) <= \<const0>\;
  LOCKSTEP_Out(4003) <= \<const0>\;
  LOCKSTEP_Out(4004) <= \<const0>\;
  LOCKSTEP_Out(4005) <= \<const0>\;
  LOCKSTEP_Out(4006) <= \<const0>\;
  LOCKSTEP_Out(4007) <= \<const0>\;
  LOCKSTEP_Out(4008) <= \<const0>\;
  LOCKSTEP_Out(4009) <= \<const0>\;
  LOCKSTEP_Out(4010) <= \<const0>\;
  LOCKSTEP_Out(4011) <= \<const0>\;
  LOCKSTEP_Out(4012) <= \<const0>\;
  LOCKSTEP_Out(4013) <= \<const0>\;
  LOCKSTEP_Out(4014) <= \<const0>\;
  LOCKSTEP_Out(4015) <= \<const0>\;
  LOCKSTEP_Out(4016) <= \<const0>\;
  LOCKSTEP_Out(4017) <= \<const0>\;
  LOCKSTEP_Out(4018) <= \<const0>\;
  LOCKSTEP_Out(4019) <= \<const0>\;
  LOCKSTEP_Out(4020) <= \<const0>\;
  LOCKSTEP_Out(4021) <= \<const0>\;
  LOCKSTEP_Out(4022) <= \<const0>\;
  LOCKSTEP_Out(4023) <= \<const0>\;
  LOCKSTEP_Out(4024) <= \<const0>\;
  LOCKSTEP_Out(4025) <= \<const0>\;
  LOCKSTEP_Out(4026) <= \<const0>\;
  LOCKSTEP_Out(4027) <= \<const0>\;
  LOCKSTEP_Out(4028) <= \<const0>\;
  LOCKSTEP_Out(4029) <= \<const0>\;
  LOCKSTEP_Out(4030) <= \<const0>\;
  LOCKSTEP_Out(4031) <= \<const0>\;
  LOCKSTEP_Out(4032) <= \<const0>\;
  LOCKSTEP_Out(4033) <= \<const0>\;
  LOCKSTEP_Out(4034) <= \<const0>\;
  LOCKSTEP_Out(4035) <= \<const0>\;
  LOCKSTEP_Out(4036) <= \<const0>\;
  LOCKSTEP_Out(4037) <= \<const0>\;
  LOCKSTEP_Out(4038) <= \<const0>\;
  LOCKSTEP_Out(4039) <= \<const0>\;
  LOCKSTEP_Out(4040) <= \<const0>\;
  LOCKSTEP_Out(4041) <= \<const0>\;
  LOCKSTEP_Out(4042) <= \<const0>\;
  LOCKSTEP_Out(4043) <= \<const0>\;
  LOCKSTEP_Out(4044) <= \<const0>\;
  LOCKSTEP_Out(4045) <= \<const0>\;
  LOCKSTEP_Out(4046) <= \<const0>\;
  LOCKSTEP_Out(4047) <= \<const0>\;
  LOCKSTEP_Out(4048) <= \<const0>\;
  LOCKSTEP_Out(4049) <= \<const0>\;
  LOCKSTEP_Out(4050) <= \<const0>\;
  LOCKSTEP_Out(4051) <= \<const0>\;
  LOCKSTEP_Out(4052) <= \<const0>\;
  LOCKSTEP_Out(4053) <= \<const0>\;
  LOCKSTEP_Out(4054) <= \<const0>\;
  LOCKSTEP_Out(4055) <= \<const0>\;
  LOCKSTEP_Out(4056) <= \<const0>\;
  LOCKSTEP_Out(4057) <= \<const0>\;
  LOCKSTEP_Out(4058) <= \<const0>\;
  LOCKSTEP_Out(4059) <= \<const0>\;
  LOCKSTEP_Out(4060) <= \<const0>\;
  LOCKSTEP_Out(4061) <= \<const0>\;
  LOCKSTEP_Out(4062) <= \<const0>\;
  LOCKSTEP_Out(4063) <= \<const0>\;
  LOCKSTEP_Out(4064) <= \<const0>\;
  LOCKSTEP_Out(4065) <= \<const0>\;
  LOCKSTEP_Out(4066) <= \<const0>\;
  LOCKSTEP_Out(4067) <= \<const0>\;
  LOCKSTEP_Out(4068) <= \<const0>\;
  LOCKSTEP_Out(4069) <= \<const0>\;
  LOCKSTEP_Out(4070) <= \<const0>\;
  LOCKSTEP_Out(4071) <= \<const0>\;
  LOCKSTEP_Out(4072) <= \<const0>\;
  LOCKSTEP_Out(4073) <= \<const0>\;
  LOCKSTEP_Out(4074) <= \<const0>\;
  LOCKSTEP_Out(4075) <= \<const0>\;
  LOCKSTEP_Out(4076) <= \<const0>\;
  LOCKSTEP_Out(4077) <= \<const0>\;
  LOCKSTEP_Out(4078) <= \<const0>\;
  LOCKSTEP_Out(4079) <= \<const0>\;
  LOCKSTEP_Out(4080) <= \<const0>\;
  LOCKSTEP_Out(4081) <= \<const0>\;
  LOCKSTEP_Out(4082) <= \<const0>\;
  LOCKSTEP_Out(4083) <= \<const0>\;
  LOCKSTEP_Out(4084) <= \<const0>\;
  LOCKSTEP_Out(4085) <= \<const0>\;
  LOCKSTEP_Out(4086) <= \<const0>\;
  LOCKSTEP_Out(4087) <= \<const0>\;
  LOCKSTEP_Out(4088) <= \<const0>\;
  LOCKSTEP_Out(4089) <= \<const0>\;
  LOCKSTEP_Out(4090) <= \<const0>\;
  LOCKSTEP_Out(4091) <= \<const0>\;
  LOCKSTEP_Out(4092) <= \<const0>\;
  LOCKSTEP_Out(4093) <= \<const0>\;
  LOCKSTEP_Out(4094) <= \<const0>\;
  LOCKSTEP_Out(4095) <= \<const0>\;
  M0_AXIS_TDATA(31) <= \<const0>\;
  M0_AXIS_TDATA(30) <= \<const0>\;
  M0_AXIS_TDATA(29) <= \<const0>\;
  M0_AXIS_TDATA(28) <= \<const0>\;
  M0_AXIS_TDATA(27) <= \<const0>\;
  M0_AXIS_TDATA(26) <= \<const0>\;
  M0_AXIS_TDATA(25) <= \<const0>\;
  M0_AXIS_TDATA(24) <= \<const0>\;
  M0_AXIS_TDATA(23) <= \<const0>\;
  M0_AXIS_TDATA(22) <= \<const0>\;
  M0_AXIS_TDATA(21) <= \<const0>\;
  M0_AXIS_TDATA(20) <= \<const0>\;
  M0_AXIS_TDATA(19) <= \<const0>\;
  M0_AXIS_TDATA(18) <= \<const0>\;
  M0_AXIS_TDATA(17) <= \<const0>\;
  M0_AXIS_TDATA(16) <= \<const0>\;
  M0_AXIS_TDATA(15) <= \<const0>\;
  M0_AXIS_TDATA(14) <= \<const0>\;
  M0_AXIS_TDATA(13) <= \<const0>\;
  M0_AXIS_TDATA(12) <= \<const0>\;
  M0_AXIS_TDATA(11) <= \<const0>\;
  M0_AXIS_TDATA(10) <= \<const0>\;
  M0_AXIS_TDATA(9) <= \<const0>\;
  M0_AXIS_TDATA(8) <= \<const0>\;
  M0_AXIS_TDATA(7) <= \<const0>\;
  M0_AXIS_TDATA(6) <= \<const0>\;
  M0_AXIS_TDATA(5) <= \<const0>\;
  M0_AXIS_TDATA(4) <= \<const0>\;
  M0_AXIS_TDATA(3) <= \<const0>\;
  M0_AXIS_TDATA(2) <= \<const0>\;
  M0_AXIS_TDATA(1) <= \<const0>\;
  M0_AXIS_TDATA(0) <= \<const0>\;
  M0_AXIS_TLAST <= \<const0>\;
  M0_AXIS_TVALID <= \<const0>\;
  M10_AXIS_TDATA(31) <= \<const0>\;
  M10_AXIS_TDATA(30) <= \<const0>\;
  M10_AXIS_TDATA(29) <= \<const0>\;
  M10_AXIS_TDATA(28) <= \<const0>\;
  M10_AXIS_TDATA(27) <= \<const0>\;
  M10_AXIS_TDATA(26) <= \<const0>\;
  M10_AXIS_TDATA(25) <= \<const0>\;
  M10_AXIS_TDATA(24) <= \<const0>\;
  M10_AXIS_TDATA(23) <= \<const0>\;
  M10_AXIS_TDATA(22) <= \<const0>\;
  M10_AXIS_TDATA(21) <= \<const0>\;
  M10_AXIS_TDATA(20) <= \<const0>\;
  M10_AXIS_TDATA(19) <= \<const0>\;
  M10_AXIS_TDATA(18) <= \<const0>\;
  M10_AXIS_TDATA(17) <= \<const0>\;
  M10_AXIS_TDATA(16) <= \<const0>\;
  M10_AXIS_TDATA(15) <= \<const0>\;
  M10_AXIS_TDATA(14) <= \<const0>\;
  M10_AXIS_TDATA(13) <= \<const0>\;
  M10_AXIS_TDATA(12) <= \<const0>\;
  M10_AXIS_TDATA(11) <= \<const0>\;
  M10_AXIS_TDATA(10) <= \<const0>\;
  M10_AXIS_TDATA(9) <= \<const0>\;
  M10_AXIS_TDATA(8) <= \<const0>\;
  M10_AXIS_TDATA(7) <= \<const0>\;
  M10_AXIS_TDATA(6) <= \<const0>\;
  M10_AXIS_TDATA(5) <= \<const0>\;
  M10_AXIS_TDATA(4) <= \<const0>\;
  M10_AXIS_TDATA(3) <= \<const0>\;
  M10_AXIS_TDATA(2) <= \<const0>\;
  M10_AXIS_TDATA(1) <= \<const0>\;
  M10_AXIS_TDATA(0) <= \<const0>\;
  M10_AXIS_TLAST <= \<const0>\;
  M10_AXIS_TVALID <= \<const0>\;
  M11_AXIS_TDATA(31) <= \<const0>\;
  M11_AXIS_TDATA(30) <= \<const0>\;
  M11_AXIS_TDATA(29) <= \<const0>\;
  M11_AXIS_TDATA(28) <= \<const0>\;
  M11_AXIS_TDATA(27) <= \<const0>\;
  M11_AXIS_TDATA(26) <= \<const0>\;
  M11_AXIS_TDATA(25) <= \<const0>\;
  M11_AXIS_TDATA(24) <= \<const0>\;
  M11_AXIS_TDATA(23) <= \<const0>\;
  M11_AXIS_TDATA(22) <= \<const0>\;
  M11_AXIS_TDATA(21) <= \<const0>\;
  M11_AXIS_TDATA(20) <= \<const0>\;
  M11_AXIS_TDATA(19) <= \<const0>\;
  M11_AXIS_TDATA(18) <= \<const0>\;
  M11_AXIS_TDATA(17) <= \<const0>\;
  M11_AXIS_TDATA(16) <= \<const0>\;
  M11_AXIS_TDATA(15) <= \<const0>\;
  M11_AXIS_TDATA(14) <= \<const0>\;
  M11_AXIS_TDATA(13) <= \<const0>\;
  M11_AXIS_TDATA(12) <= \<const0>\;
  M11_AXIS_TDATA(11) <= \<const0>\;
  M11_AXIS_TDATA(10) <= \<const0>\;
  M11_AXIS_TDATA(9) <= \<const0>\;
  M11_AXIS_TDATA(8) <= \<const0>\;
  M11_AXIS_TDATA(7) <= \<const0>\;
  M11_AXIS_TDATA(6) <= \<const0>\;
  M11_AXIS_TDATA(5) <= \<const0>\;
  M11_AXIS_TDATA(4) <= \<const0>\;
  M11_AXIS_TDATA(3) <= \<const0>\;
  M11_AXIS_TDATA(2) <= \<const0>\;
  M11_AXIS_TDATA(1) <= \<const0>\;
  M11_AXIS_TDATA(0) <= \<const0>\;
  M11_AXIS_TLAST <= \<const0>\;
  M11_AXIS_TVALID <= \<const0>\;
  M12_AXIS_TDATA(31) <= \<const0>\;
  M12_AXIS_TDATA(30) <= \<const0>\;
  M12_AXIS_TDATA(29) <= \<const0>\;
  M12_AXIS_TDATA(28) <= \<const0>\;
  M12_AXIS_TDATA(27) <= \<const0>\;
  M12_AXIS_TDATA(26) <= \<const0>\;
  M12_AXIS_TDATA(25) <= \<const0>\;
  M12_AXIS_TDATA(24) <= \<const0>\;
  M12_AXIS_TDATA(23) <= \<const0>\;
  M12_AXIS_TDATA(22) <= \<const0>\;
  M12_AXIS_TDATA(21) <= \<const0>\;
  M12_AXIS_TDATA(20) <= \<const0>\;
  M12_AXIS_TDATA(19) <= \<const0>\;
  M12_AXIS_TDATA(18) <= \<const0>\;
  M12_AXIS_TDATA(17) <= \<const0>\;
  M12_AXIS_TDATA(16) <= \<const0>\;
  M12_AXIS_TDATA(15) <= \<const0>\;
  M12_AXIS_TDATA(14) <= \<const0>\;
  M12_AXIS_TDATA(13) <= \<const0>\;
  M12_AXIS_TDATA(12) <= \<const0>\;
  M12_AXIS_TDATA(11) <= \<const0>\;
  M12_AXIS_TDATA(10) <= \<const0>\;
  M12_AXIS_TDATA(9) <= \<const0>\;
  M12_AXIS_TDATA(8) <= \<const0>\;
  M12_AXIS_TDATA(7) <= \<const0>\;
  M12_AXIS_TDATA(6) <= \<const0>\;
  M12_AXIS_TDATA(5) <= \<const0>\;
  M12_AXIS_TDATA(4) <= \<const0>\;
  M12_AXIS_TDATA(3) <= \<const0>\;
  M12_AXIS_TDATA(2) <= \<const0>\;
  M12_AXIS_TDATA(1) <= \<const0>\;
  M12_AXIS_TDATA(0) <= \<const0>\;
  M12_AXIS_TLAST <= \<const0>\;
  M12_AXIS_TVALID <= \<const0>\;
  M13_AXIS_TDATA(31) <= \<const0>\;
  M13_AXIS_TDATA(30) <= \<const0>\;
  M13_AXIS_TDATA(29) <= \<const0>\;
  M13_AXIS_TDATA(28) <= \<const0>\;
  M13_AXIS_TDATA(27) <= \<const0>\;
  M13_AXIS_TDATA(26) <= \<const0>\;
  M13_AXIS_TDATA(25) <= \<const0>\;
  M13_AXIS_TDATA(24) <= \<const0>\;
  M13_AXIS_TDATA(23) <= \<const0>\;
  M13_AXIS_TDATA(22) <= \<const0>\;
  M13_AXIS_TDATA(21) <= \<const0>\;
  M13_AXIS_TDATA(20) <= \<const0>\;
  M13_AXIS_TDATA(19) <= \<const0>\;
  M13_AXIS_TDATA(18) <= \<const0>\;
  M13_AXIS_TDATA(17) <= \<const0>\;
  M13_AXIS_TDATA(16) <= \<const0>\;
  M13_AXIS_TDATA(15) <= \<const0>\;
  M13_AXIS_TDATA(14) <= \<const0>\;
  M13_AXIS_TDATA(13) <= \<const0>\;
  M13_AXIS_TDATA(12) <= \<const0>\;
  M13_AXIS_TDATA(11) <= \<const0>\;
  M13_AXIS_TDATA(10) <= \<const0>\;
  M13_AXIS_TDATA(9) <= \<const0>\;
  M13_AXIS_TDATA(8) <= \<const0>\;
  M13_AXIS_TDATA(7) <= \<const0>\;
  M13_AXIS_TDATA(6) <= \<const0>\;
  M13_AXIS_TDATA(5) <= \<const0>\;
  M13_AXIS_TDATA(4) <= \<const0>\;
  M13_AXIS_TDATA(3) <= \<const0>\;
  M13_AXIS_TDATA(2) <= \<const0>\;
  M13_AXIS_TDATA(1) <= \<const0>\;
  M13_AXIS_TDATA(0) <= \<const0>\;
  M13_AXIS_TLAST <= \<const0>\;
  M13_AXIS_TVALID <= \<const0>\;
  M14_AXIS_TDATA(31) <= \<const0>\;
  M14_AXIS_TDATA(30) <= \<const0>\;
  M14_AXIS_TDATA(29) <= \<const0>\;
  M14_AXIS_TDATA(28) <= \<const0>\;
  M14_AXIS_TDATA(27) <= \<const0>\;
  M14_AXIS_TDATA(26) <= \<const0>\;
  M14_AXIS_TDATA(25) <= \<const0>\;
  M14_AXIS_TDATA(24) <= \<const0>\;
  M14_AXIS_TDATA(23) <= \<const0>\;
  M14_AXIS_TDATA(22) <= \<const0>\;
  M14_AXIS_TDATA(21) <= \<const0>\;
  M14_AXIS_TDATA(20) <= \<const0>\;
  M14_AXIS_TDATA(19) <= \<const0>\;
  M14_AXIS_TDATA(18) <= \<const0>\;
  M14_AXIS_TDATA(17) <= \<const0>\;
  M14_AXIS_TDATA(16) <= \<const0>\;
  M14_AXIS_TDATA(15) <= \<const0>\;
  M14_AXIS_TDATA(14) <= \<const0>\;
  M14_AXIS_TDATA(13) <= \<const0>\;
  M14_AXIS_TDATA(12) <= \<const0>\;
  M14_AXIS_TDATA(11) <= \<const0>\;
  M14_AXIS_TDATA(10) <= \<const0>\;
  M14_AXIS_TDATA(9) <= \<const0>\;
  M14_AXIS_TDATA(8) <= \<const0>\;
  M14_AXIS_TDATA(7) <= \<const0>\;
  M14_AXIS_TDATA(6) <= \<const0>\;
  M14_AXIS_TDATA(5) <= \<const0>\;
  M14_AXIS_TDATA(4) <= \<const0>\;
  M14_AXIS_TDATA(3) <= \<const0>\;
  M14_AXIS_TDATA(2) <= \<const0>\;
  M14_AXIS_TDATA(1) <= \<const0>\;
  M14_AXIS_TDATA(0) <= \<const0>\;
  M14_AXIS_TLAST <= \<const0>\;
  M14_AXIS_TVALID <= \<const0>\;
  M15_AXIS_TDATA(31) <= \<const0>\;
  M15_AXIS_TDATA(30) <= \<const0>\;
  M15_AXIS_TDATA(29) <= \<const0>\;
  M15_AXIS_TDATA(28) <= \<const0>\;
  M15_AXIS_TDATA(27) <= \<const0>\;
  M15_AXIS_TDATA(26) <= \<const0>\;
  M15_AXIS_TDATA(25) <= \<const0>\;
  M15_AXIS_TDATA(24) <= \<const0>\;
  M15_AXIS_TDATA(23) <= \<const0>\;
  M15_AXIS_TDATA(22) <= \<const0>\;
  M15_AXIS_TDATA(21) <= \<const0>\;
  M15_AXIS_TDATA(20) <= \<const0>\;
  M15_AXIS_TDATA(19) <= \<const0>\;
  M15_AXIS_TDATA(18) <= \<const0>\;
  M15_AXIS_TDATA(17) <= \<const0>\;
  M15_AXIS_TDATA(16) <= \<const0>\;
  M15_AXIS_TDATA(15) <= \<const0>\;
  M15_AXIS_TDATA(14) <= \<const0>\;
  M15_AXIS_TDATA(13) <= \<const0>\;
  M15_AXIS_TDATA(12) <= \<const0>\;
  M15_AXIS_TDATA(11) <= \<const0>\;
  M15_AXIS_TDATA(10) <= \<const0>\;
  M15_AXIS_TDATA(9) <= \<const0>\;
  M15_AXIS_TDATA(8) <= \<const0>\;
  M15_AXIS_TDATA(7) <= \<const0>\;
  M15_AXIS_TDATA(6) <= \<const0>\;
  M15_AXIS_TDATA(5) <= \<const0>\;
  M15_AXIS_TDATA(4) <= \<const0>\;
  M15_AXIS_TDATA(3) <= \<const0>\;
  M15_AXIS_TDATA(2) <= \<const0>\;
  M15_AXIS_TDATA(1) <= \<const0>\;
  M15_AXIS_TDATA(0) <= \<const0>\;
  M15_AXIS_TLAST <= \<const0>\;
  M15_AXIS_TVALID <= \<const0>\;
  M1_AXIS_TDATA(31) <= \<const0>\;
  M1_AXIS_TDATA(30) <= \<const0>\;
  M1_AXIS_TDATA(29) <= \<const0>\;
  M1_AXIS_TDATA(28) <= \<const0>\;
  M1_AXIS_TDATA(27) <= \<const0>\;
  M1_AXIS_TDATA(26) <= \<const0>\;
  M1_AXIS_TDATA(25) <= \<const0>\;
  M1_AXIS_TDATA(24) <= \<const0>\;
  M1_AXIS_TDATA(23) <= \<const0>\;
  M1_AXIS_TDATA(22) <= \<const0>\;
  M1_AXIS_TDATA(21) <= \<const0>\;
  M1_AXIS_TDATA(20) <= \<const0>\;
  M1_AXIS_TDATA(19) <= \<const0>\;
  M1_AXIS_TDATA(18) <= \<const0>\;
  M1_AXIS_TDATA(17) <= \<const0>\;
  M1_AXIS_TDATA(16) <= \<const0>\;
  M1_AXIS_TDATA(15) <= \<const0>\;
  M1_AXIS_TDATA(14) <= \<const0>\;
  M1_AXIS_TDATA(13) <= \<const0>\;
  M1_AXIS_TDATA(12) <= \<const0>\;
  M1_AXIS_TDATA(11) <= \<const0>\;
  M1_AXIS_TDATA(10) <= \<const0>\;
  M1_AXIS_TDATA(9) <= \<const0>\;
  M1_AXIS_TDATA(8) <= \<const0>\;
  M1_AXIS_TDATA(7) <= \<const0>\;
  M1_AXIS_TDATA(6) <= \<const0>\;
  M1_AXIS_TDATA(5) <= \<const0>\;
  M1_AXIS_TDATA(4) <= \<const0>\;
  M1_AXIS_TDATA(3) <= \<const0>\;
  M1_AXIS_TDATA(2) <= \<const0>\;
  M1_AXIS_TDATA(1) <= \<const0>\;
  M1_AXIS_TDATA(0) <= \<const0>\;
  M1_AXIS_TLAST <= \<const0>\;
  M1_AXIS_TVALID <= \<const0>\;
  M2_AXIS_TDATA(31) <= \<const0>\;
  M2_AXIS_TDATA(30) <= \<const0>\;
  M2_AXIS_TDATA(29) <= \<const0>\;
  M2_AXIS_TDATA(28) <= \<const0>\;
  M2_AXIS_TDATA(27) <= \<const0>\;
  M2_AXIS_TDATA(26) <= \<const0>\;
  M2_AXIS_TDATA(25) <= \<const0>\;
  M2_AXIS_TDATA(24) <= \<const0>\;
  M2_AXIS_TDATA(23) <= \<const0>\;
  M2_AXIS_TDATA(22) <= \<const0>\;
  M2_AXIS_TDATA(21) <= \<const0>\;
  M2_AXIS_TDATA(20) <= \<const0>\;
  M2_AXIS_TDATA(19) <= \<const0>\;
  M2_AXIS_TDATA(18) <= \<const0>\;
  M2_AXIS_TDATA(17) <= \<const0>\;
  M2_AXIS_TDATA(16) <= \<const0>\;
  M2_AXIS_TDATA(15) <= \<const0>\;
  M2_AXIS_TDATA(14) <= \<const0>\;
  M2_AXIS_TDATA(13) <= \<const0>\;
  M2_AXIS_TDATA(12) <= \<const0>\;
  M2_AXIS_TDATA(11) <= \<const0>\;
  M2_AXIS_TDATA(10) <= \<const0>\;
  M2_AXIS_TDATA(9) <= \<const0>\;
  M2_AXIS_TDATA(8) <= \<const0>\;
  M2_AXIS_TDATA(7) <= \<const0>\;
  M2_AXIS_TDATA(6) <= \<const0>\;
  M2_AXIS_TDATA(5) <= \<const0>\;
  M2_AXIS_TDATA(4) <= \<const0>\;
  M2_AXIS_TDATA(3) <= \<const0>\;
  M2_AXIS_TDATA(2) <= \<const0>\;
  M2_AXIS_TDATA(1) <= \<const0>\;
  M2_AXIS_TDATA(0) <= \<const0>\;
  M2_AXIS_TLAST <= \<const0>\;
  M2_AXIS_TVALID <= \<const0>\;
  M3_AXIS_TDATA(31) <= \<const0>\;
  M3_AXIS_TDATA(30) <= \<const0>\;
  M3_AXIS_TDATA(29) <= \<const0>\;
  M3_AXIS_TDATA(28) <= \<const0>\;
  M3_AXIS_TDATA(27) <= \<const0>\;
  M3_AXIS_TDATA(26) <= \<const0>\;
  M3_AXIS_TDATA(25) <= \<const0>\;
  M3_AXIS_TDATA(24) <= \<const0>\;
  M3_AXIS_TDATA(23) <= \<const0>\;
  M3_AXIS_TDATA(22) <= \<const0>\;
  M3_AXIS_TDATA(21) <= \<const0>\;
  M3_AXIS_TDATA(20) <= \<const0>\;
  M3_AXIS_TDATA(19) <= \<const0>\;
  M3_AXIS_TDATA(18) <= \<const0>\;
  M3_AXIS_TDATA(17) <= \<const0>\;
  M3_AXIS_TDATA(16) <= \<const0>\;
  M3_AXIS_TDATA(15) <= \<const0>\;
  M3_AXIS_TDATA(14) <= \<const0>\;
  M3_AXIS_TDATA(13) <= \<const0>\;
  M3_AXIS_TDATA(12) <= \<const0>\;
  M3_AXIS_TDATA(11) <= \<const0>\;
  M3_AXIS_TDATA(10) <= \<const0>\;
  M3_AXIS_TDATA(9) <= \<const0>\;
  M3_AXIS_TDATA(8) <= \<const0>\;
  M3_AXIS_TDATA(7) <= \<const0>\;
  M3_AXIS_TDATA(6) <= \<const0>\;
  M3_AXIS_TDATA(5) <= \<const0>\;
  M3_AXIS_TDATA(4) <= \<const0>\;
  M3_AXIS_TDATA(3) <= \<const0>\;
  M3_AXIS_TDATA(2) <= \<const0>\;
  M3_AXIS_TDATA(1) <= \<const0>\;
  M3_AXIS_TDATA(0) <= \<const0>\;
  M3_AXIS_TLAST <= \<const0>\;
  M3_AXIS_TVALID <= \<const0>\;
  M4_AXIS_TDATA(31) <= \<const0>\;
  M4_AXIS_TDATA(30) <= \<const0>\;
  M4_AXIS_TDATA(29) <= \<const0>\;
  M4_AXIS_TDATA(28) <= \<const0>\;
  M4_AXIS_TDATA(27) <= \<const0>\;
  M4_AXIS_TDATA(26) <= \<const0>\;
  M4_AXIS_TDATA(25) <= \<const0>\;
  M4_AXIS_TDATA(24) <= \<const0>\;
  M4_AXIS_TDATA(23) <= \<const0>\;
  M4_AXIS_TDATA(22) <= \<const0>\;
  M4_AXIS_TDATA(21) <= \<const0>\;
  M4_AXIS_TDATA(20) <= \<const0>\;
  M4_AXIS_TDATA(19) <= \<const0>\;
  M4_AXIS_TDATA(18) <= \<const0>\;
  M4_AXIS_TDATA(17) <= \<const0>\;
  M4_AXIS_TDATA(16) <= \<const0>\;
  M4_AXIS_TDATA(15) <= \<const0>\;
  M4_AXIS_TDATA(14) <= \<const0>\;
  M4_AXIS_TDATA(13) <= \<const0>\;
  M4_AXIS_TDATA(12) <= \<const0>\;
  M4_AXIS_TDATA(11) <= \<const0>\;
  M4_AXIS_TDATA(10) <= \<const0>\;
  M4_AXIS_TDATA(9) <= \<const0>\;
  M4_AXIS_TDATA(8) <= \<const0>\;
  M4_AXIS_TDATA(7) <= \<const0>\;
  M4_AXIS_TDATA(6) <= \<const0>\;
  M4_AXIS_TDATA(5) <= \<const0>\;
  M4_AXIS_TDATA(4) <= \<const0>\;
  M4_AXIS_TDATA(3) <= \<const0>\;
  M4_AXIS_TDATA(2) <= \<const0>\;
  M4_AXIS_TDATA(1) <= \<const0>\;
  M4_AXIS_TDATA(0) <= \<const0>\;
  M4_AXIS_TLAST <= \<const0>\;
  M4_AXIS_TVALID <= \<const0>\;
  M5_AXIS_TDATA(31) <= \<const0>\;
  M5_AXIS_TDATA(30) <= \<const0>\;
  M5_AXIS_TDATA(29) <= \<const0>\;
  M5_AXIS_TDATA(28) <= \<const0>\;
  M5_AXIS_TDATA(27) <= \<const0>\;
  M5_AXIS_TDATA(26) <= \<const0>\;
  M5_AXIS_TDATA(25) <= \<const0>\;
  M5_AXIS_TDATA(24) <= \<const0>\;
  M5_AXIS_TDATA(23) <= \<const0>\;
  M5_AXIS_TDATA(22) <= \<const0>\;
  M5_AXIS_TDATA(21) <= \<const0>\;
  M5_AXIS_TDATA(20) <= \<const0>\;
  M5_AXIS_TDATA(19) <= \<const0>\;
  M5_AXIS_TDATA(18) <= \<const0>\;
  M5_AXIS_TDATA(17) <= \<const0>\;
  M5_AXIS_TDATA(16) <= \<const0>\;
  M5_AXIS_TDATA(15) <= \<const0>\;
  M5_AXIS_TDATA(14) <= \<const0>\;
  M5_AXIS_TDATA(13) <= \<const0>\;
  M5_AXIS_TDATA(12) <= \<const0>\;
  M5_AXIS_TDATA(11) <= \<const0>\;
  M5_AXIS_TDATA(10) <= \<const0>\;
  M5_AXIS_TDATA(9) <= \<const0>\;
  M5_AXIS_TDATA(8) <= \<const0>\;
  M5_AXIS_TDATA(7) <= \<const0>\;
  M5_AXIS_TDATA(6) <= \<const0>\;
  M5_AXIS_TDATA(5) <= \<const0>\;
  M5_AXIS_TDATA(4) <= \<const0>\;
  M5_AXIS_TDATA(3) <= \<const0>\;
  M5_AXIS_TDATA(2) <= \<const0>\;
  M5_AXIS_TDATA(1) <= \<const0>\;
  M5_AXIS_TDATA(0) <= \<const0>\;
  M5_AXIS_TLAST <= \<const0>\;
  M5_AXIS_TVALID <= \<const0>\;
  M6_AXIS_TDATA(31) <= \<const0>\;
  M6_AXIS_TDATA(30) <= \<const0>\;
  M6_AXIS_TDATA(29) <= \<const0>\;
  M6_AXIS_TDATA(28) <= \<const0>\;
  M6_AXIS_TDATA(27) <= \<const0>\;
  M6_AXIS_TDATA(26) <= \<const0>\;
  M6_AXIS_TDATA(25) <= \<const0>\;
  M6_AXIS_TDATA(24) <= \<const0>\;
  M6_AXIS_TDATA(23) <= \<const0>\;
  M6_AXIS_TDATA(22) <= \<const0>\;
  M6_AXIS_TDATA(21) <= \<const0>\;
  M6_AXIS_TDATA(20) <= \<const0>\;
  M6_AXIS_TDATA(19) <= \<const0>\;
  M6_AXIS_TDATA(18) <= \<const0>\;
  M6_AXIS_TDATA(17) <= \<const0>\;
  M6_AXIS_TDATA(16) <= \<const0>\;
  M6_AXIS_TDATA(15) <= \<const0>\;
  M6_AXIS_TDATA(14) <= \<const0>\;
  M6_AXIS_TDATA(13) <= \<const0>\;
  M6_AXIS_TDATA(12) <= \<const0>\;
  M6_AXIS_TDATA(11) <= \<const0>\;
  M6_AXIS_TDATA(10) <= \<const0>\;
  M6_AXIS_TDATA(9) <= \<const0>\;
  M6_AXIS_TDATA(8) <= \<const0>\;
  M6_AXIS_TDATA(7) <= \<const0>\;
  M6_AXIS_TDATA(6) <= \<const0>\;
  M6_AXIS_TDATA(5) <= \<const0>\;
  M6_AXIS_TDATA(4) <= \<const0>\;
  M6_AXIS_TDATA(3) <= \<const0>\;
  M6_AXIS_TDATA(2) <= \<const0>\;
  M6_AXIS_TDATA(1) <= \<const0>\;
  M6_AXIS_TDATA(0) <= \<const0>\;
  M6_AXIS_TLAST <= \<const0>\;
  M6_AXIS_TVALID <= \<const0>\;
  M7_AXIS_TDATA(31) <= \<const0>\;
  M7_AXIS_TDATA(30) <= \<const0>\;
  M7_AXIS_TDATA(29) <= \<const0>\;
  M7_AXIS_TDATA(28) <= \<const0>\;
  M7_AXIS_TDATA(27) <= \<const0>\;
  M7_AXIS_TDATA(26) <= \<const0>\;
  M7_AXIS_TDATA(25) <= \<const0>\;
  M7_AXIS_TDATA(24) <= \<const0>\;
  M7_AXIS_TDATA(23) <= \<const0>\;
  M7_AXIS_TDATA(22) <= \<const0>\;
  M7_AXIS_TDATA(21) <= \<const0>\;
  M7_AXIS_TDATA(20) <= \<const0>\;
  M7_AXIS_TDATA(19) <= \<const0>\;
  M7_AXIS_TDATA(18) <= \<const0>\;
  M7_AXIS_TDATA(17) <= \<const0>\;
  M7_AXIS_TDATA(16) <= \<const0>\;
  M7_AXIS_TDATA(15) <= \<const0>\;
  M7_AXIS_TDATA(14) <= \<const0>\;
  M7_AXIS_TDATA(13) <= \<const0>\;
  M7_AXIS_TDATA(12) <= \<const0>\;
  M7_AXIS_TDATA(11) <= \<const0>\;
  M7_AXIS_TDATA(10) <= \<const0>\;
  M7_AXIS_TDATA(9) <= \<const0>\;
  M7_AXIS_TDATA(8) <= \<const0>\;
  M7_AXIS_TDATA(7) <= \<const0>\;
  M7_AXIS_TDATA(6) <= \<const0>\;
  M7_AXIS_TDATA(5) <= \<const0>\;
  M7_AXIS_TDATA(4) <= \<const0>\;
  M7_AXIS_TDATA(3) <= \<const0>\;
  M7_AXIS_TDATA(2) <= \<const0>\;
  M7_AXIS_TDATA(1) <= \<const0>\;
  M7_AXIS_TDATA(0) <= \<const0>\;
  M7_AXIS_TLAST <= \<const0>\;
  M7_AXIS_TVALID <= \<const0>\;
  M8_AXIS_TDATA(31) <= \<const0>\;
  M8_AXIS_TDATA(30) <= \<const0>\;
  M8_AXIS_TDATA(29) <= \<const0>\;
  M8_AXIS_TDATA(28) <= \<const0>\;
  M8_AXIS_TDATA(27) <= \<const0>\;
  M8_AXIS_TDATA(26) <= \<const0>\;
  M8_AXIS_TDATA(25) <= \<const0>\;
  M8_AXIS_TDATA(24) <= \<const0>\;
  M8_AXIS_TDATA(23) <= \<const0>\;
  M8_AXIS_TDATA(22) <= \<const0>\;
  M8_AXIS_TDATA(21) <= \<const0>\;
  M8_AXIS_TDATA(20) <= \<const0>\;
  M8_AXIS_TDATA(19) <= \<const0>\;
  M8_AXIS_TDATA(18) <= \<const0>\;
  M8_AXIS_TDATA(17) <= \<const0>\;
  M8_AXIS_TDATA(16) <= \<const0>\;
  M8_AXIS_TDATA(15) <= \<const0>\;
  M8_AXIS_TDATA(14) <= \<const0>\;
  M8_AXIS_TDATA(13) <= \<const0>\;
  M8_AXIS_TDATA(12) <= \<const0>\;
  M8_AXIS_TDATA(11) <= \<const0>\;
  M8_AXIS_TDATA(10) <= \<const0>\;
  M8_AXIS_TDATA(9) <= \<const0>\;
  M8_AXIS_TDATA(8) <= \<const0>\;
  M8_AXIS_TDATA(7) <= \<const0>\;
  M8_AXIS_TDATA(6) <= \<const0>\;
  M8_AXIS_TDATA(5) <= \<const0>\;
  M8_AXIS_TDATA(4) <= \<const0>\;
  M8_AXIS_TDATA(3) <= \<const0>\;
  M8_AXIS_TDATA(2) <= \<const0>\;
  M8_AXIS_TDATA(1) <= \<const0>\;
  M8_AXIS_TDATA(0) <= \<const0>\;
  M8_AXIS_TLAST <= \<const0>\;
  M8_AXIS_TVALID <= \<const0>\;
  M9_AXIS_TDATA(31) <= \<const0>\;
  M9_AXIS_TDATA(30) <= \<const0>\;
  M9_AXIS_TDATA(29) <= \<const0>\;
  M9_AXIS_TDATA(28) <= \<const0>\;
  M9_AXIS_TDATA(27) <= \<const0>\;
  M9_AXIS_TDATA(26) <= \<const0>\;
  M9_AXIS_TDATA(25) <= \<const0>\;
  M9_AXIS_TDATA(24) <= \<const0>\;
  M9_AXIS_TDATA(23) <= \<const0>\;
  M9_AXIS_TDATA(22) <= \<const0>\;
  M9_AXIS_TDATA(21) <= \<const0>\;
  M9_AXIS_TDATA(20) <= \<const0>\;
  M9_AXIS_TDATA(19) <= \<const0>\;
  M9_AXIS_TDATA(18) <= \<const0>\;
  M9_AXIS_TDATA(17) <= \<const0>\;
  M9_AXIS_TDATA(16) <= \<const0>\;
  M9_AXIS_TDATA(15) <= \<const0>\;
  M9_AXIS_TDATA(14) <= \<const0>\;
  M9_AXIS_TDATA(13) <= \<const0>\;
  M9_AXIS_TDATA(12) <= \<const0>\;
  M9_AXIS_TDATA(11) <= \<const0>\;
  M9_AXIS_TDATA(10) <= \<const0>\;
  M9_AXIS_TDATA(9) <= \<const0>\;
  M9_AXIS_TDATA(8) <= \<const0>\;
  M9_AXIS_TDATA(7) <= \<const0>\;
  M9_AXIS_TDATA(6) <= \<const0>\;
  M9_AXIS_TDATA(5) <= \<const0>\;
  M9_AXIS_TDATA(4) <= \<const0>\;
  M9_AXIS_TDATA(3) <= \<const0>\;
  M9_AXIS_TDATA(2) <= \<const0>\;
  M9_AXIS_TDATA(1) <= \<const0>\;
  M9_AXIS_TDATA(0) <= \<const0>\;
  M9_AXIS_TLAST <= \<const0>\;
  M9_AXIS_TVALID <= \<const0>\;
  MB_Error <= \<const0>\;
  MB_Halted <= \^trace_mb_halted\;
  M_AXI_DC_ACREADY <= \<const0>\;
  M_AXI_DC_ARADDR(31 downto 2) <= \^m_axi_dc_araddr\(31 downto 2);
  M_AXI_DC_ARADDR(1) <= \<const0>\;
  M_AXI_DC_ARADDR(0) <= \<const0>\;
  M_AXI_DC_ARBAR(1) <= \<const0>\;
  M_AXI_DC_ARBAR(0) <= \<const0>\;
  M_AXI_DC_ARBURST(1 downto 0) <= \^m_axi_dc_arburst\(1 downto 0);
  M_AXI_DC_ARCACHE(3) <= \^m_axi_dc_arcache\(3);
  M_AXI_DC_ARCACHE(2) <= \^m_axi_dc_arcache\(3);
  M_AXI_DC_ARCACHE(1) <= \^m_axi_dc_arcache\(3);
  M_AXI_DC_ARCACHE(0) <= \^m_axi_dc_arcache\(3);
  M_AXI_DC_ARDOMAIN(1) <= \<const0>\;
  M_AXI_DC_ARDOMAIN(0) <= \<const0>\;
  M_AXI_DC_ARID(0) <= \<const0>\;
  M_AXI_DC_ARLEN(7) <= \<const0>\;
  M_AXI_DC_ARLEN(6) <= \<const0>\;
  M_AXI_DC_ARLEN(5) <= \<const0>\;
  M_AXI_DC_ARLEN(4) <= \<const0>\;
  M_AXI_DC_ARLEN(3) <= \<const0>\;
  M_AXI_DC_ARLEN(2) <= \<const0>\;
  M_AXI_DC_ARLEN(1) <= \^m_axi_dc_arlen\(1);
  M_AXI_DC_ARLEN(0) <= \^m_axi_dc_arlen\(1);
  M_AXI_DC_ARLOCK <= \<const0>\;
  M_AXI_DC_ARPROT(2) <= \<const0>\;
  M_AXI_DC_ARPROT(1) <= \<const0>\;
  M_AXI_DC_ARPROT(0) <= \<const0>\;
  M_AXI_DC_ARQOS(3) <= \<const1>\;
  M_AXI_DC_ARQOS(2) <= \<const1>\;
  M_AXI_DC_ARQOS(1) <= \<const0>\;
  M_AXI_DC_ARQOS(0) <= \<const0>\;
  M_AXI_DC_ARSIZE(2) <= \<const0>\;
  M_AXI_DC_ARSIZE(1) <= \<const1>\;
  M_AXI_DC_ARSIZE(0) <= \<const0>\;
  M_AXI_DC_ARSNOOP(3) <= \<const0>\;
  M_AXI_DC_ARSNOOP(2) <= \<const0>\;
  M_AXI_DC_ARSNOOP(1) <= \<const0>\;
  M_AXI_DC_ARSNOOP(0) <= \<const0>\;
  M_AXI_DC_ARUSER(4) <= \^m_axi_dc_arcache\(3);
  M_AXI_DC_ARUSER(3) <= \^m_axi_dc_arcache\(3);
  M_AXI_DC_ARUSER(2) <= \^m_axi_dc_arcache\(3);
  M_AXI_DC_ARUSER(1) <= \^m_axi_dc_arcache\(3);
  M_AXI_DC_ARUSER(0) <= \^m_axi_dc_arcache\(3);
  M_AXI_DC_ARVALID <= \^m_axi_dc_arvalid\;
  M_AXI_DC_AWADDR(31 downto 0) <= \^m_axi_dc_awaddr\(31 downto 0);
  M_AXI_DC_AWBAR(1) <= \<const0>\;
  M_AXI_DC_AWBAR(0) <= \<const0>\;
  M_AXI_DC_AWBURST(1) <= \<const0>\;
  M_AXI_DC_AWBURST(0) <= \<const1>\;
  M_AXI_DC_AWCACHE(3) <= \<const1>\;
  M_AXI_DC_AWCACHE(2) <= \<const1>\;
  M_AXI_DC_AWCACHE(1) <= \<const1>\;
  M_AXI_DC_AWCACHE(0) <= \<const1>\;
  M_AXI_DC_AWDOMAIN(1) <= \<const0>\;
  M_AXI_DC_AWDOMAIN(0) <= \<const0>\;
  M_AXI_DC_AWID(0) <= \<const0>\;
  M_AXI_DC_AWLEN(7) <= \<const0>\;
  M_AXI_DC_AWLEN(6) <= \<const0>\;
  M_AXI_DC_AWLEN(5) <= \<const0>\;
  M_AXI_DC_AWLEN(4) <= \<const0>\;
  M_AXI_DC_AWLEN(3) <= \<const0>\;
  M_AXI_DC_AWLEN(2) <= \<const0>\;
  M_AXI_DC_AWLEN(1) <= \<const0>\;
  M_AXI_DC_AWLEN(0) <= \<const0>\;
  M_AXI_DC_AWLOCK <= \<const0>\;
  M_AXI_DC_AWPROT(2) <= \<const0>\;
  M_AXI_DC_AWPROT(1) <= \<const0>\;
  M_AXI_DC_AWPROT(0) <= \<const0>\;
  M_AXI_DC_AWQOS(3) <= \<const1>\;
  M_AXI_DC_AWQOS(2) <= \<const0>\;
  M_AXI_DC_AWQOS(1) <= \<const0>\;
  M_AXI_DC_AWQOS(0) <= \<const0>\;
  M_AXI_DC_AWSIZE(2) <= \<const0>\;
  M_AXI_DC_AWSIZE(1) <= \<const1>\;
  M_AXI_DC_AWSIZE(0) <= \<const0>\;
  M_AXI_DC_AWSNOOP(2) <= \<const0>\;
  M_AXI_DC_AWSNOOP(1) <= \<const0>\;
  M_AXI_DC_AWSNOOP(0) <= \<const0>\;
  M_AXI_DC_AWUSER(4) <= \<const1>\;
  M_AXI_DC_AWUSER(3) <= \<const1>\;
  M_AXI_DC_AWUSER(2) <= \<const1>\;
  M_AXI_DC_AWUSER(1) <= \<const1>\;
  M_AXI_DC_AWUSER(0) <= \<const1>\;
  M_AXI_DC_AWVALID <= \^m_axi_dc_awvalid\;
  M_AXI_DC_BREADY <= \<const1>\;
  M_AXI_DC_CDDATA(31) <= \<const0>\;
  M_AXI_DC_CDDATA(30) <= \<const0>\;
  M_AXI_DC_CDDATA(29) <= \<const0>\;
  M_AXI_DC_CDDATA(28) <= \<const0>\;
  M_AXI_DC_CDDATA(27) <= \<const0>\;
  M_AXI_DC_CDDATA(26) <= \<const0>\;
  M_AXI_DC_CDDATA(25) <= \<const0>\;
  M_AXI_DC_CDDATA(24) <= \<const0>\;
  M_AXI_DC_CDDATA(23) <= \<const0>\;
  M_AXI_DC_CDDATA(22) <= \<const0>\;
  M_AXI_DC_CDDATA(21) <= \<const0>\;
  M_AXI_DC_CDDATA(20) <= \<const0>\;
  M_AXI_DC_CDDATA(19) <= \<const0>\;
  M_AXI_DC_CDDATA(18) <= \<const0>\;
  M_AXI_DC_CDDATA(17) <= \<const0>\;
  M_AXI_DC_CDDATA(16) <= \<const0>\;
  M_AXI_DC_CDDATA(15) <= \<const0>\;
  M_AXI_DC_CDDATA(14) <= \<const0>\;
  M_AXI_DC_CDDATA(13) <= \<const0>\;
  M_AXI_DC_CDDATA(12) <= \<const0>\;
  M_AXI_DC_CDDATA(11) <= \<const0>\;
  M_AXI_DC_CDDATA(10) <= \<const0>\;
  M_AXI_DC_CDDATA(9) <= \<const0>\;
  M_AXI_DC_CDDATA(8) <= \<const0>\;
  M_AXI_DC_CDDATA(7) <= \<const0>\;
  M_AXI_DC_CDDATA(6) <= \<const0>\;
  M_AXI_DC_CDDATA(5) <= \<const0>\;
  M_AXI_DC_CDDATA(4) <= \<const0>\;
  M_AXI_DC_CDDATA(3) <= \<const0>\;
  M_AXI_DC_CDDATA(2) <= \<const0>\;
  M_AXI_DC_CDDATA(1) <= \<const0>\;
  M_AXI_DC_CDDATA(0) <= \<const0>\;
  M_AXI_DC_CDLAST <= \<const0>\;
  M_AXI_DC_CDVALID <= \<const0>\;
  M_AXI_DC_CRRESP(4) <= \<const0>\;
  M_AXI_DC_CRRESP(3) <= \<const0>\;
  M_AXI_DC_CRRESP(2) <= \<const0>\;
  M_AXI_DC_CRRESP(1) <= \<const0>\;
  M_AXI_DC_CRRESP(0) <= \<const0>\;
  M_AXI_DC_CRVALID <= \<const0>\;
  M_AXI_DC_RACK <= \<const0>\;
  M_AXI_DC_RREADY <= \<const1>\;
  M_AXI_DC_WACK <= \<const0>\;
  M_AXI_DC_WDATA(31 downto 0) <= \^m_axi_dc_wdata\(31 downto 0);
  M_AXI_DC_WLAST <= \^m_axi_dc_wlast\;
  M_AXI_DC_WSTRB(3 downto 0) <= \^m_axi_dc_wstrb\(3 downto 0);
  M_AXI_DC_WUSER(0) <= \<const0>\;
  M_AXI_DC_WVALID <= \^m_axi_dc_wvalid\;
  M_AXI_DP_ARADDR(31 downto 28) <= \^m_axi_dp_araddr\(31 downto 28);
  M_AXI_DP_ARADDR(27 downto 2) <= \^m_axi_dp_awaddr\(27 downto 2);
  M_AXI_DP_ARADDR(1 downto 0) <= \^m_axi_dp_araddr\(1 downto 0);
  M_AXI_DP_ARBURST(1) <= \<const0>\;
  M_AXI_DP_ARBURST(0) <= \<const1>\;
  M_AXI_DP_ARCACHE(3) <= \<const0>\;
  M_AXI_DP_ARCACHE(2) <= \<const0>\;
  M_AXI_DP_ARCACHE(1) <= \<const1>\;
  M_AXI_DP_ARCACHE(0) <= \<const1>\;
  M_AXI_DP_ARID(0) <= \<const0>\;
  M_AXI_DP_ARLEN(7) <= \<const0>\;
  M_AXI_DP_ARLEN(6) <= \<const0>\;
  M_AXI_DP_ARLEN(5) <= \<const0>\;
  M_AXI_DP_ARLEN(4) <= \<const0>\;
  M_AXI_DP_ARLEN(3) <= \<const0>\;
  M_AXI_DP_ARLEN(2) <= \<const0>\;
  M_AXI_DP_ARLEN(1) <= \<const0>\;
  M_AXI_DP_ARLEN(0) <= \<const0>\;
  M_AXI_DP_ARLOCK <= \<const0>\;
  M_AXI_DP_ARPROT(2) <= \<const0>\;
  M_AXI_DP_ARPROT(1) <= \<const0>\;
  M_AXI_DP_ARPROT(0) <= \<const0>\;
  M_AXI_DP_ARQOS(3) <= \<const1>\;
  M_AXI_DP_ARQOS(2) <= \<const0>\;
  M_AXI_DP_ARQOS(1) <= \<const0>\;
  M_AXI_DP_ARQOS(0) <= \<const0>\;
  M_AXI_DP_ARSIZE(2) <= \<const0>\;
  M_AXI_DP_ARSIZE(1) <= \<const1>\;
  M_AXI_DP_ARSIZE(0) <= \<const0>\;
  M_AXI_DP_ARVALID <= \^m_axi_dp_arvalid\;
  M_AXI_DP_AWADDR(31 downto 28) <= \^m_axi_dp_araddr\(31 downto 28);
  M_AXI_DP_AWADDR(27 downto 2) <= \^m_axi_dp_awaddr\(27 downto 2);
  M_AXI_DP_AWADDR(1 downto 0) <= \^m_axi_dp_araddr\(1 downto 0);
  M_AXI_DP_AWBURST(1) <= \<const0>\;
  M_AXI_DP_AWBURST(0) <= \<const1>\;
  M_AXI_DP_AWCACHE(3) <= \<const0>\;
  M_AXI_DP_AWCACHE(2) <= \<const0>\;
  M_AXI_DP_AWCACHE(1) <= \<const1>\;
  M_AXI_DP_AWCACHE(0) <= \<const1>\;
  M_AXI_DP_AWID(0) <= \<const0>\;
  M_AXI_DP_AWLEN(7) <= \<const0>\;
  M_AXI_DP_AWLEN(6) <= \<const0>\;
  M_AXI_DP_AWLEN(5) <= \<const0>\;
  M_AXI_DP_AWLEN(4) <= \<const0>\;
  M_AXI_DP_AWLEN(3) <= \<const0>\;
  M_AXI_DP_AWLEN(2) <= \<const0>\;
  M_AXI_DP_AWLEN(1) <= \<const0>\;
  M_AXI_DP_AWLEN(0) <= \<const0>\;
  M_AXI_DP_AWLOCK <= \<const0>\;
  M_AXI_DP_AWPROT(2) <= \<const0>\;
  M_AXI_DP_AWPROT(1) <= \<const0>\;
  M_AXI_DP_AWPROT(0) <= \<const0>\;
  M_AXI_DP_AWQOS(3) <= \<const1>\;
  M_AXI_DP_AWQOS(2) <= \<const0>\;
  M_AXI_DP_AWQOS(1) <= \<const0>\;
  M_AXI_DP_AWQOS(0) <= \<const0>\;
  M_AXI_DP_AWSIZE(2) <= \<const0>\;
  M_AXI_DP_AWSIZE(1) <= \<const1>\;
  M_AXI_DP_AWSIZE(0) <= \<const0>\;
  M_AXI_DP_AWVALID <= \^m_axi_dp_awvalid\;
  M_AXI_DP_BREADY <= \<const1>\;
  M_AXI_DP_RREADY <= \<const1>\;
  M_AXI_DP_WDATA(31 downto 0) <= \^m_axi_dp_wdata\(31 downto 0);
  M_AXI_DP_WLAST <= \<const1>\;
  M_AXI_DP_WSTRB(3 downto 0) <= \^m_axi_dp_wstrb\(3 downto 0);
  M_AXI_DP_WVALID <= \^m_axi_dp_wvalid\;
  M_AXI_IC_ACREADY <= \<const0>\;
  M_AXI_IC_ARADDR(31 downto 2) <= \^m_axi_ic_araddr\(31 downto 2);
  M_AXI_IC_ARADDR(1) <= \<const0>\;
  M_AXI_IC_ARADDR(0) <= \<const0>\;
  M_AXI_IC_ARBAR(1) <= \<const0>\;
  M_AXI_IC_ARBAR(0) <= \<const0>\;
  M_AXI_IC_ARBURST(1) <= \^m_axi_ic_arburst\(1);
  M_AXI_IC_ARBURST(0) <= \<const0>\;
  M_AXI_IC_ARCACHE(3) <= \^m_axi_ic_arcache\(3);
  M_AXI_IC_ARCACHE(2) <= \^m_axi_ic_arcache\(3);
  M_AXI_IC_ARCACHE(1) <= \^m_axi_ic_arcache\(3);
  M_AXI_IC_ARCACHE(0) <= \^m_axi_ic_arcache\(3);
  M_AXI_IC_ARDOMAIN(1) <= \<const0>\;
  M_AXI_IC_ARDOMAIN(0) <= \<const0>\;
  M_AXI_IC_ARID(0) <= \<const0>\;
  M_AXI_IC_ARLEN(7) <= \<const0>\;
  M_AXI_IC_ARLEN(6) <= \<const0>\;
  M_AXI_IC_ARLEN(5) <= \<const0>\;
  M_AXI_IC_ARLEN(4) <= \<const0>\;
  M_AXI_IC_ARLEN(3) <= \<const0>\;
  M_AXI_IC_ARLEN(2) <= \<const0>\;
  M_AXI_IC_ARLEN(1) <= \^m_axi_ic_arlen\(1);
  M_AXI_IC_ARLEN(0) <= \^m_axi_ic_arlen\(1);
  M_AXI_IC_ARLOCK <= \<const0>\;
  M_AXI_IC_ARPROT(2) <= \<const1>\;
  M_AXI_IC_ARPROT(1) <= \<const0>\;
  M_AXI_IC_ARPROT(0) <= \<const0>\;
  M_AXI_IC_ARQOS(3) <= \<const0>\;
  M_AXI_IC_ARQOS(2) <= \<const1>\;
  M_AXI_IC_ARQOS(1) <= \<const1>\;
  M_AXI_IC_ARQOS(0) <= \<const1>\;
  M_AXI_IC_ARSIZE(2) <= \<const0>\;
  M_AXI_IC_ARSIZE(1) <= \<const1>\;
  M_AXI_IC_ARSIZE(0) <= \<const0>\;
  M_AXI_IC_ARSNOOP(3) <= \<const0>\;
  M_AXI_IC_ARSNOOP(2) <= \<const0>\;
  M_AXI_IC_ARSNOOP(1) <= \<const0>\;
  M_AXI_IC_ARSNOOP(0) <= \<const0>\;
  M_AXI_IC_ARUSER(4) <= \^m_axi_ic_arcache\(3);
  M_AXI_IC_ARUSER(3) <= \^m_axi_ic_arcache\(3);
  M_AXI_IC_ARUSER(2) <= \^m_axi_ic_arcache\(3);
  M_AXI_IC_ARUSER(1) <= \^m_axi_ic_arcache\(3);
  M_AXI_IC_ARUSER(0) <= \^m_axi_ic_arcache\(3);
  M_AXI_IC_ARVALID <= \^m_axi_ic_arvalid\;
  M_AXI_IC_AWADDR(31) <= \<const0>\;
  M_AXI_IC_AWADDR(30) <= \<const0>\;
  M_AXI_IC_AWADDR(29) <= \<const0>\;
  M_AXI_IC_AWADDR(28) <= \<const0>\;
  M_AXI_IC_AWADDR(27) <= \<const0>\;
  M_AXI_IC_AWADDR(26) <= \<const0>\;
  M_AXI_IC_AWADDR(25) <= \<const0>\;
  M_AXI_IC_AWADDR(24) <= \<const0>\;
  M_AXI_IC_AWADDR(23) <= \<const0>\;
  M_AXI_IC_AWADDR(22) <= \<const0>\;
  M_AXI_IC_AWADDR(21) <= \<const0>\;
  M_AXI_IC_AWADDR(20) <= \<const0>\;
  M_AXI_IC_AWADDR(19) <= \<const0>\;
  M_AXI_IC_AWADDR(18) <= \<const0>\;
  M_AXI_IC_AWADDR(17) <= \<const0>\;
  M_AXI_IC_AWADDR(16) <= \<const0>\;
  M_AXI_IC_AWADDR(15) <= \<const0>\;
  M_AXI_IC_AWADDR(14) <= \<const0>\;
  M_AXI_IC_AWADDR(13) <= \<const0>\;
  M_AXI_IC_AWADDR(12) <= \<const0>\;
  M_AXI_IC_AWADDR(11) <= \<const0>\;
  M_AXI_IC_AWADDR(10) <= \<const0>\;
  M_AXI_IC_AWADDR(9) <= \<const0>\;
  M_AXI_IC_AWADDR(8) <= \<const0>\;
  M_AXI_IC_AWADDR(7) <= \<const0>\;
  M_AXI_IC_AWADDR(6) <= \<const0>\;
  M_AXI_IC_AWADDR(5) <= \<const0>\;
  M_AXI_IC_AWADDR(4) <= \<const0>\;
  M_AXI_IC_AWADDR(3) <= \<const0>\;
  M_AXI_IC_AWADDR(2) <= \<const0>\;
  M_AXI_IC_AWADDR(1) <= \<const0>\;
  M_AXI_IC_AWADDR(0) <= \<const0>\;
  M_AXI_IC_AWBAR(1) <= \<const0>\;
  M_AXI_IC_AWBAR(0) <= \<const0>\;
  M_AXI_IC_AWBURST(1) <= \<const0>\;
  M_AXI_IC_AWBURST(0) <= \<const0>\;
  M_AXI_IC_AWCACHE(3) <= \<const0>\;
  M_AXI_IC_AWCACHE(2) <= \<const0>\;
  M_AXI_IC_AWCACHE(1) <= \<const0>\;
  M_AXI_IC_AWCACHE(0) <= \<const0>\;
  M_AXI_IC_AWDOMAIN(1) <= \<const0>\;
  M_AXI_IC_AWDOMAIN(0) <= \<const0>\;
  M_AXI_IC_AWID(0) <= \<const0>\;
  M_AXI_IC_AWLEN(7) <= \<const0>\;
  M_AXI_IC_AWLEN(6) <= \<const0>\;
  M_AXI_IC_AWLEN(5) <= \<const0>\;
  M_AXI_IC_AWLEN(4) <= \<const0>\;
  M_AXI_IC_AWLEN(3) <= \<const0>\;
  M_AXI_IC_AWLEN(2) <= \<const0>\;
  M_AXI_IC_AWLEN(1) <= \<const0>\;
  M_AXI_IC_AWLEN(0) <= \<const0>\;
  M_AXI_IC_AWLOCK <= \<const0>\;
  M_AXI_IC_AWPROT(2) <= \<const1>\;
  M_AXI_IC_AWPROT(1) <= \<const0>\;
  M_AXI_IC_AWPROT(0) <= \<const0>\;
  M_AXI_IC_AWQOS(3) <= \<const1>\;
  M_AXI_IC_AWQOS(2) <= \<const0>\;
  M_AXI_IC_AWQOS(1) <= \<const0>\;
  M_AXI_IC_AWQOS(0) <= \<const0>\;
  M_AXI_IC_AWSIZE(2) <= \<const0>\;
  M_AXI_IC_AWSIZE(1) <= \<const0>\;
  M_AXI_IC_AWSIZE(0) <= \<const0>\;
  M_AXI_IC_AWSNOOP(2) <= \<const0>\;
  M_AXI_IC_AWSNOOP(1) <= \<const0>\;
  M_AXI_IC_AWSNOOP(0) <= \<const0>\;
  M_AXI_IC_AWUSER(4) <= \<const0>\;
  M_AXI_IC_AWUSER(3) <= \<const0>\;
  M_AXI_IC_AWUSER(2) <= \<const0>\;
  M_AXI_IC_AWUSER(1) <= \<const0>\;
  M_AXI_IC_AWUSER(0) <= \<const0>\;
  M_AXI_IC_AWVALID <= \<const0>\;
  M_AXI_IC_BREADY <= \<const0>\;
  M_AXI_IC_CDDATA(31) <= \<const0>\;
  M_AXI_IC_CDDATA(30) <= \<const0>\;
  M_AXI_IC_CDDATA(29) <= \<const0>\;
  M_AXI_IC_CDDATA(28) <= \<const0>\;
  M_AXI_IC_CDDATA(27) <= \<const0>\;
  M_AXI_IC_CDDATA(26) <= \<const0>\;
  M_AXI_IC_CDDATA(25) <= \<const0>\;
  M_AXI_IC_CDDATA(24) <= \<const0>\;
  M_AXI_IC_CDDATA(23) <= \<const0>\;
  M_AXI_IC_CDDATA(22) <= \<const0>\;
  M_AXI_IC_CDDATA(21) <= \<const0>\;
  M_AXI_IC_CDDATA(20) <= \<const0>\;
  M_AXI_IC_CDDATA(19) <= \<const0>\;
  M_AXI_IC_CDDATA(18) <= \<const0>\;
  M_AXI_IC_CDDATA(17) <= \<const0>\;
  M_AXI_IC_CDDATA(16) <= \<const0>\;
  M_AXI_IC_CDDATA(15) <= \<const0>\;
  M_AXI_IC_CDDATA(14) <= \<const0>\;
  M_AXI_IC_CDDATA(13) <= \<const0>\;
  M_AXI_IC_CDDATA(12) <= \<const0>\;
  M_AXI_IC_CDDATA(11) <= \<const0>\;
  M_AXI_IC_CDDATA(10) <= \<const0>\;
  M_AXI_IC_CDDATA(9) <= \<const0>\;
  M_AXI_IC_CDDATA(8) <= \<const0>\;
  M_AXI_IC_CDDATA(7) <= \<const0>\;
  M_AXI_IC_CDDATA(6) <= \<const0>\;
  M_AXI_IC_CDDATA(5) <= \<const0>\;
  M_AXI_IC_CDDATA(4) <= \<const0>\;
  M_AXI_IC_CDDATA(3) <= \<const0>\;
  M_AXI_IC_CDDATA(2) <= \<const0>\;
  M_AXI_IC_CDDATA(1) <= \<const0>\;
  M_AXI_IC_CDDATA(0) <= \<const0>\;
  M_AXI_IC_CDLAST <= \<const0>\;
  M_AXI_IC_CDVALID <= \<const0>\;
  M_AXI_IC_CRRESP(4) <= \<const0>\;
  M_AXI_IC_CRRESP(3) <= \<const0>\;
  M_AXI_IC_CRRESP(2) <= \<const0>\;
  M_AXI_IC_CRRESP(1) <= \<const0>\;
  M_AXI_IC_CRRESP(0) <= \<const0>\;
  M_AXI_IC_CRVALID <= \<const0>\;
  M_AXI_IC_RACK <= \<const0>\;
  M_AXI_IC_RREADY <= \^m_axi_ic_rready\;
  M_AXI_IC_WACK <= \<const0>\;
  M_AXI_IC_WDATA(31) <= \<const0>\;
  M_AXI_IC_WDATA(30) <= \<const0>\;
  M_AXI_IC_WDATA(29) <= \<const0>\;
  M_AXI_IC_WDATA(28) <= \<const0>\;
  M_AXI_IC_WDATA(27) <= \<const0>\;
  M_AXI_IC_WDATA(26) <= \<const0>\;
  M_AXI_IC_WDATA(25) <= \<const0>\;
  M_AXI_IC_WDATA(24) <= \<const0>\;
  M_AXI_IC_WDATA(23) <= \<const0>\;
  M_AXI_IC_WDATA(22) <= \<const0>\;
  M_AXI_IC_WDATA(21) <= \<const0>\;
  M_AXI_IC_WDATA(20) <= \<const0>\;
  M_AXI_IC_WDATA(19) <= \<const0>\;
  M_AXI_IC_WDATA(18) <= \<const0>\;
  M_AXI_IC_WDATA(17) <= \<const0>\;
  M_AXI_IC_WDATA(16) <= \<const0>\;
  M_AXI_IC_WDATA(15) <= \<const0>\;
  M_AXI_IC_WDATA(14) <= \<const0>\;
  M_AXI_IC_WDATA(13) <= \<const0>\;
  M_AXI_IC_WDATA(12) <= \<const0>\;
  M_AXI_IC_WDATA(11) <= \<const0>\;
  M_AXI_IC_WDATA(10) <= \<const0>\;
  M_AXI_IC_WDATA(9) <= \<const0>\;
  M_AXI_IC_WDATA(8) <= \<const0>\;
  M_AXI_IC_WDATA(7) <= \<const0>\;
  M_AXI_IC_WDATA(6) <= \<const0>\;
  M_AXI_IC_WDATA(5) <= \<const0>\;
  M_AXI_IC_WDATA(4) <= \<const0>\;
  M_AXI_IC_WDATA(3) <= \<const0>\;
  M_AXI_IC_WDATA(2) <= \<const0>\;
  M_AXI_IC_WDATA(1) <= \<const0>\;
  M_AXI_IC_WDATA(0) <= \<const0>\;
  M_AXI_IC_WLAST <= \<const0>\;
  M_AXI_IC_WSTRB(3) <= \<const0>\;
  M_AXI_IC_WSTRB(2) <= \<const0>\;
  M_AXI_IC_WSTRB(1) <= \<const0>\;
  M_AXI_IC_WSTRB(0) <= \<const0>\;
  M_AXI_IC_WUSER(0) <= \<const0>\;
  M_AXI_IC_WVALID <= \<const0>\;
  M_AXI_IP_ARADDR(31) <= \<const0>\;
  M_AXI_IP_ARADDR(30) <= \<const0>\;
  M_AXI_IP_ARADDR(29) <= \<const0>\;
  M_AXI_IP_ARADDR(28) <= \<const0>\;
  M_AXI_IP_ARADDR(27) <= \<const0>\;
  M_AXI_IP_ARADDR(26) <= \<const0>\;
  M_AXI_IP_ARADDR(25) <= \<const0>\;
  M_AXI_IP_ARADDR(24) <= \<const0>\;
  M_AXI_IP_ARADDR(23) <= \<const0>\;
  M_AXI_IP_ARADDR(22) <= \<const0>\;
  M_AXI_IP_ARADDR(21) <= \<const0>\;
  M_AXI_IP_ARADDR(20) <= \<const0>\;
  M_AXI_IP_ARADDR(19) <= \<const0>\;
  M_AXI_IP_ARADDR(18) <= \<const0>\;
  M_AXI_IP_ARADDR(17) <= \<const0>\;
  M_AXI_IP_ARADDR(16) <= \<const0>\;
  M_AXI_IP_ARADDR(15) <= \<const0>\;
  M_AXI_IP_ARADDR(14) <= \<const0>\;
  M_AXI_IP_ARADDR(13) <= \<const0>\;
  M_AXI_IP_ARADDR(12) <= \<const0>\;
  M_AXI_IP_ARADDR(11) <= \<const0>\;
  M_AXI_IP_ARADDR(10) <= \<const0>\;
  M_AXI_IP_ARADDR(9) <= \<const0>\;
  M_AXI_IP_ARADDR(8) <= \<const0>\;
  M_AXI_IP_ARADDR(7) <= \<const0>\;
  M_AXI_IP_ARADDR(6) <= \<const0>\;
  M_AXI_IP_ARADDR(5) <= \<const0>\;
  M_AXI_IP_ARADDR(4) <= \<const0>\;
  M_AXI_IP_ARADDR(3) <= \<const0>\;
  M_AXI_IP_ARADDR(2) <= \<const0>\;
  M_AXI_IP_ARADDR(1) <= \<const0>\;
  M_AXI_IP_ARADDR(0) <= \<const0>\;
  M_AXI_IP_ARBURST(1) <= \<const0>\;
  M_AXI_IP_ARBURST(0) <= \<const0>\;
  M_AXI_IP_ARCACHE(3) <= \<const0>\;
  M_AXI_IP_ARCACHE(2) <= \<const0>\;
  M_AXI_IP_ARCACHE(1) <= \<const0>\;
  M_AXI_IP_ARCACHE(0) <= \<const0>\;
  M_AXI_IP_ARID(0) <= \<const0>\;
  M_AXI_IP_ARLEN(7) <= \<const0>\;
  M_AXI_IP_ARLEN(6) <= \<const0>\;
  M_AXI_IP_ARLEN(5) <= \<const0>\;
  M_AXI_IP_ARLEN(4) <= \<const0>\;
  M_AXI_IP_ARLEN(3) <= \<const0>\;
  M_AXI_IP_ARLEN(2) <= \<const0>\;
  M_AXI_IP_ARLEN(1) <= \<const0>\;
  M_AXI_IP_ARLEN(0) <= \<const0>\;
  M_AXI_IP_ARLOCK <= \<const0>\;
  M_AXI_IP_ARPROT(2) <= \<const0>\;
  M_AXI_IP_ARPROT(1) <= \<const0>\;
  M_AXI_IP_ARPROT(0) <= \<const0>\;
  M_AXI_IP_ARQOS(3) <= \<const0>\;
  M_AXI_IP_ARQOS(2) <= \<const0>\;
  M_AXI_IP_ARQOS(1) <= \<const0>\;
  M_AXI_IP_ARQOS(0) <= \<const0>\;
  M_AXI_IP_ARSIZE(2) <= \<const0>\;
  M_AXI_IP_ARSIZE(1) <= \<const0>\;
  M_AXI_IP_ARSIZE(0) <= \<const0>\;
  M_AXI_IP_ARVALID <= \<const0>\;
  M_AXI_IP_AWADDR(31) <= \<const0>\;
  M_AXI_IP_AWADDR(30) <= \<const0>\;
  M_AXI_IP_AWADDR(29) <= \<const0>\;
  M_AXI_IP_AWADDR(28) <= \<const0>\;
  M_AXI_IP_AWADDR(27) <= \<const0>\;
  M_AXI_IP_AWADDR(26) <= \<const0>\;
  M_AXI_IP_AWADDR(25) <= \<const0>\;
  M_AXI_IP_AWADDR(24) <= \<const0>\;
  M_AXI_IP_AWADDR(23) <= \<const0>\;
  M_AXI_IP_AWADDR(22) <= \<const0>\;
  M_AXI_IP_AWADDR(21) <= \<const0>\;
  M_AXI_IP_AWADDR(20) <= \<const0>\;
  M_AXI_IP_AWADDR(19) <= \<const0>\;
  M_AXI_IP_AWADDR(18) <= \<const0>\;
  M_AXI_IP_AWADDR(17) <= \<const0>\;
  M_AXI_IP_AWADDR(16) <= \<const0>\;
  M_AXI_IP_AWADDR(15) <= \<const0>\;
  M_AXI_IP_AWADDR(14) <= \<const0>\;
  M_AXI_IP_AWADDR(13) <= \<const0>\;
  M_AXI_IP_AWADDR(12) <= \<const0>\;
  M_AXI_IP_AWADDR(11) <= \<const0>\;
  M_AXI_IP_AWADDR(10) <= \<const0>\;
  M_AXI_IP_AWADDR(9) <= \<const0>\;
  M_AXI_IP_AWADDR(8) <= \<const0>\;
  M_AXI_IP_AWADDR(7) <= \<const0>\;
  M_AXI_IP_AWADDR(6) <= \<const0>\;
  M_AXI_IP_AWADDR(5) <= \<const0>\;
  M_AXI_IP_AWADDR(4) <= \<const0>\;
  M_AXI_IP_AWADDR(3) <= \<const0>\;
  M_AXI_IP_AWADDR(2) <= \<const0>\;
  M_AXI_IP_AWADDR(1) <= \<const0>\;
  M_AXI_IP_AWADDR(0) <= \<const0>\;
  M_AXI_IP_AWBURST(1) <= \<const0>\;
  M_AXI_IP_AWBURST(0) <= \<const0>\;
  M_AXI_IP_AWCACHE(3) <= \<const0>\;
  M_AXI_IP_AWCACHE(2) <= \<const0>\;
  M_AXI_IP_AWCACHE(1) <= \<const0>\;
  M_AXI_IP_AWCACHE(0) <= \<const0>\;
  M_AXI_IP_AWID(0) <= \<const0>\;
  M_AXI_IP_AWLEN(7) <= \<const0>\;
  M_AXI_IP_AWLEN(6) <= \<const0>\;
  M_AXI_IP_AWLEN(5) <= \<const0>\;
  M_AXI_IP_AWLEN(4) <= \<const0>\;
  M_AXI_IP_AWLEN(3) <= \<const0>\;
  M_AXI_IP_AWLEN(2) <= \<const0>\;
  M_AXI_IP_AWLEN(1) <= \<const0>\;
  M_AXI_IP_AWLEN(0) <= \<const0>\;
  M_AXI_IP_AWLOCK <= \<const0>\;
  M_AXI_IP_AWPROT(2) <= \<const0>\;
  M_AXI_IP_AWPROT(1) <= \<const0>\;
  M_AXI_IP_AWPROT(0) <= \<const0>\;
  M_AXI_IP_AWQOS(3) <= \<const0>\;
  M_AXI_IP_AWQOS(2) <= \<const0>\;
  M_AXI_IP_AWQOS(1) <= \<const0>\;
  M_AXI_IP_AWQOS(0) <= \<const0>\;
  M_AXI_IP_AWSIZE(2) <= \<const0>\;
  M_AXI_IP_AWSIZE(1) <= \<const0>\;
  M_AXI_IP_AWSIZE(0) <= \<const0>\;
  M_AXI_IP_AWVALID <= \<const0>\;
  M_AXI_IP_BREADY <= \<const0>\;
  M_AXI_IP_RREADY <= \<const0>\;
  M_AXI_IP_WDATA(31) <= \<const0>\;
  M_AXI_IP_WDATA(30) <= \<const0>\;
  M_AXI_IP_WDATA(29) <= \<const0>\;
  M_AXI_IP_WDATA(28) <= \<const0>\;
  M_AXI_IP_WDATA(27) <= \<const0>\;
  M_AXI_IP_WDATA(26) <= \<const0>\;
  M_AXI_IP_WDATA(25) <= \<const0>\;
  M_AXI_IP_WDATA(24) <= \<const0>\;
  M_AXI_IP_WDATA(23) <= \<const0>\;
  M_AXI_IP_WDATA(22) <= \<const0>\;
  M_AXI_IP_WDATA(21) <= \<const0>\;
  M_AXI_IP_WDATA(20) <= \<const0>\;
  M_AXI_IP_WDATA(19) <= \<const0>\;
  M_AXI_IP_WDATA(18) <= \<const0>\;
  M_AXI_IP_WDATA(17) <= \<const0>\;
  M_AXI_IP_WDATA(16) <= \<const0>\;
  M_AXI_IP_WDATA(15) <= \<const0>\;
  M_AXI_IP_WDATA(14) <= \<const0>\;
  M_AXI_IP_WDATA(13) <= \<const0>\;
  M_AXI_IP_WDATA(12) <= \<const0>\;
  M_AXI_IP_WDATA(11) <= \<const0>\;
  M_AXI_IP_WDATA(10) <= \<const0>\;
  M_AXI_IP_WDATA(9) <= \<const0>\;
  M_AXI_IP_WDATA(8) <= \<const0>\;
  M_AXI_IP_WDATA(7) <= \<const0>\;
  M_AXI_IP_WDATA(6) <= \<const0>\;
  M_AXI_IP_WDATA(5) <= \<const0>\;
  M_AXI_IP_WDATA(4) <= \<const0>\;
  M_AXI_IP_WDATA(3) <= \<const0>\;
  M_AXI_IP_WDATA(2) <= \<const0>\;
  M_AXI_IP_WDATA(1) <= \<const0>\;
  M_AXI_IP_WDATA(0) <= \<const0>\;
  M_AXI_IP_WLAST <= \<const0>\;
  M_AXI_IP_WSTRB(3) <= \<const0>\;
  M_AXI_IP_WSTRB(2) <= \<const0>\;
  M_AXI_IP_WSTRB(1) <= \<const0>\;
  M_AXI_IP_WSTRB(0) <= \<const0>\;
  M_AXI_IP_WVALID <= \<const0>\;
  RAM_From(255) <= \<const0>\;
  RAM_From(254) <= \<const0>\;
  RAM_From(253) <= \<const0>\;
  RAM_From(252) <= \<const0>\;
  RAM_From(251) <= \<const0>\;
  RAM_From(250) <= \<const0>\;
  RAM_From(249) <= \<const0>\;
  RAM_From(248) <= \<const0>\;
  RAM_From(247) <= \<const0>\;
  RAM_From(246) <= \<const0>\;
  RAM_From(245) <= \<const0>\;
  RAM_From(244) <= \<const0>\;
  RAM_From(243) <= \<const0>\;
  RAM_From(242) <= \<const0>\;
  RAM_From(241) <= \<const0>\;
  RAM_From(240) <= \<const0>\;
  RAM_From(239) <= \<const0>\;
  RAM_From(238) <= \<const0>\;
  RAM_From(237) <= \<const0>\;
  RAM_From(236) <= \<const0>\;
  RAM_From(235) <= \<const0>\;
  RAM_From(234) <= \<const0>\;
  RAM_From(233) <= \<const0>\;
  RAM_From(232) <= \<const0>\;
  RAM_From(231) <= \<const0>\;
  RAM_From(230) <= \<const0>\;
  RAM_From(229) <= \<const0>\;
  RAM_From(228) <= \<const0>\;
  RAM_From(227) <= \<const0>\;
  RAM_From(226) <= \<const0>\;
  RAM_From(225) <= \<const0>\;
  RAM_From(224) <= \<const0>\;
  RAM_From(223) <= \<const0>\;
  RAM_From(222) <= \<const0>\;
  RAM_From(221) <= \<const0>\;
  RAM_From(220) <= \<const0>\;
  RAM_From(219) <= \<const0>\;
  RAM_From(218) <= \<const0>\;
  RAM_From(217) <= \<const0>\;
  RAM_From(216) <= \<const0>\;
  RAM_From(215) <= \<const0>\;
  RAM_From(214) <= \<const0>\;
  RAM_From(213) <= \<const0>\;
  RAM_From(212) <= \<const0>\;
  RAM_From(211) <= \<const0>\;
  RAM_From(210) <= \<const0>\;
  RAM_From(209) <= \<const0>\;
  RAM_From(208) <= \<const0>\;
  RAM_From(207) <= \<const0>\;
  RAM_From(206) <= \<const0>\;
  RAM_From(205) <= \<const0>\;
  RAM_From(204) <= \<const0>\;
  RAM_From(203) <= \<const0>\;
  RAM_From(202) <= \<const0>\;
  RAM_From(201) <= \<const0>\;
  RAM_From(200) <= \<const0>\;
  RAM_From(199) <= \<const0>\;
  RAM_From(198) <= \<const0>\;
  RAM_From(197) <= \<const0>\;
  RAM_From(196) <= \<const0>\;
  RAM_From(195) <= \<const0>\;
  RAM_From(194) <= \<const0>\;
  RAM_From(193) <= \<const0>\;
  RAM_From(192) <= \<const0>\;
  RAM_From(191) <= \<const0>\;
  RAM_From(190) <= \<const0>\;
  RAM_From(189) <= \<const0>\;
  RAM_From(188) <= \<const0>\;
  RAM_From(187) <= \<const0>\;
  RAM_From(186) <= \<const0>\;
  RAM_From(185) <= \<const0>\;
  RAM_From(184) <= \<const0>\;
  RAM_From(183) <= \<const0>\;
  RAM_From(182) <= \<const0>\;
  RAM_From(181) <= \<const0>\;
  RAM_From(180) <= \<const0>\;
  RAM_From(179) <= \<const0>\;
  RAM_From(178) <= \<const0>\;
  RAM_From(177) <= \<const0>\;
  RAM_From(176) <= \<const0>\;
  RAM_From(175) <= \<const0>\;
  RAM_From(174) <= \<const0>\;
  RAM_From(173) <= \<const0>\;
  RAM_From(172) <= \<const0>\;
  RAM_From(171) <= \<const0>\;
  RAM_From(170) <= \<const0>\;
  RAM_From(169) <= \<const0>\;
  RAM_From(168) <= \<const0>\;
  RAM_From(167) <= \<const0>\;
  RAM_From(166) <= \<const0>\;
  RAM_From(165) <= \<const0>\;
  RAM_From(164) <= \<const0>\;
  RAM_From(163) <= \<const0>\;
  RAM_From(162) <= \<const0>\;
  RAM_From(161) <= \<const0>\;
  RAM_From(160) <= \<const0>\;
  RAM_From(159) <= \<const0>\;
  RAM_From(158) <= \<const0>\;
  RAM_From(157) <= \<const0>\;
  RAM_From(156) <= \<const0>\;
  RAM_From(155) <= \<const0>\;
  RAM_From(154) <= \<const0>\;
  RAM_From(153) <= \<const0>\;
  RAM_From(152) <= \<const0>\;
  RAM_From(151) <= \<const0>\;
  RAM_From(150) <= \<const0>\;
  RAM_From(149) <= \<const0>\;
  RAM_From(148) <= \<const0>\;
  RAM_From(147) <= \<const0>\;
  RAM_From(146) <= \<const0>\;
  RAM_From(145) <= \<const0>\;
  RAM_From(144) <= \<const0>\;
  RAM_From(143) <= \<const0>\;
  RAM_From(142) <= \<const0>\;
  RAM_From(141) <= \<const0>\;
  RAM_From(140) <= \<const0>\;
  RAM_From(139) <= \<const0>\;
  RAM_From(138) <= \<const0>\;
  RAM_From(137) <= \<const0>\;
  RAM_From(136) <= \<const0>\;
  RAM_From(135) <= \<const0>\;
  RAM_From(134) <= \<const0>\;
  RAM_From(133) <= \<const0>\;
  RAM_From(132) <= \<const0>\;
  RAM_From(131) <= \<const0>\;
  RAM_From(130) <= \<const0>\;
  RAM_From(129) <= \<const0>\;
  RAM_From(128) <= \<const0>\;
  RAM_From(127) <= \<const0>\;
  RAM_From(126) <= \<const0>\;
  RAM_From(125) <= \<const0>\;
  RAM_From(124) <= \<const0>\;
  RAM_From(123) <= \<const0>\;
  RAM_From(122) <= \<const0>\;
  RAM_From(121) <= \<const0>\;
  RAM_From(120) <= \<const0>\;
  RAM_From(119) <= \<const0>\;
  RAM_From(118) <= \<const0>\;
  RAM_From(117) <= \<const0>\;
  RAM_From(116) <= \<const0>\;
  RAM_From(115) <= \<const0>\;
  RAM_From(114) <= \<const0>\;
  RAM_From(113) <= \<const0>\;
  RAM_From(112) <= \<const0>\;
  RAM_From(111) <= \<const0>\;
  RAM_From(110) <= \<const0>\;
  RAM_From(109) <= \<const0>\;
  RAM_From(108) <= \<const0>\;
  RAM_From(107) <= \<const0>\;
  RAM_From(106) <= \<const0>\;
  RAM_From(105) <= \<const0>\;
  RAM_From(104) <= \<const0>\;
  RAM_From(103) <= \<const0>\;
  RAM_From(102) <= \<const0>\;
  RAM_From(101) <= \<const0>\;
  RAM_From(100) <= \<const0>\;
  RAM_From(99) <= \<const0>\;
  RAM_From(98) <= \<const0>\;
  RAM_From(97) <= \<const0>\;
  RAM_From(96) <= \<const0>\;
  RAM_From(95) <= \<const0>\;
  RAM_From(94) <= \<const0>\;
  RAM_From(93) <= \<const0>\;
  RAM_From(92) <= \<const0>\;
  RAM_From(91) <= \<const0>\;
  RAM_From(90) <= \<const0>\;
  RAM_From(89) <= \<const0>\;
  RAM_From(88) <= \<const0>\;
  RAM_From(87) <= \<const0>\;
  RAM_From(86) <= \<const0>\;
  RAM_From(85) <= \<const0>\;
  RAM_From(84) <= \<const0>\;
  RAM_From(83) <= \<const0>\;
  RAM_From(82) <= \<const0>\;
  RAM_From(81) <= \<const0>\;
  RAM_From(80) <= \<const0>\;
  RAM_From(79) <= \<const0>\;
  RAM_From(78) <= \<const0>\;
  RAM_From(77) <= \<const0>\;
  RAM_From(76) <= \<const0>\;
  RAM_From(75) <= \<const0>\;
  RAM_From(74) <= \<const0>\;
  RAM_From(73) <= \<const0>\;
  RAM_From(72) <= \<const0>\;
  RAM_From(71) <= \<const0>\;
  RAM_From(70) <= \<const0>\;
  RAM_From(69) <= \<const0>\;
  RAM_From(68) <= \<const0>\;
  RAM_From(67) <= \<const0>\;
  RAM_From(66) <= \<const0>\;
  RAM_From(65) <= \<const0>\;
  RAM_From(64) <= \<const0>\;
  RAM_From(63) <= \<const0>\;
  RAM_From(62) <= \<const0>\;
  RAM_From(61) <= \<const0>\;
  RAM_From(60) <= \<const0>\;
  RAM_From(59) <= \<const0>\;
  RAM_From(58) <= \<const0>\;
  RAM_From(57) <= \<const0>\;
  RAM_From(56) <= \<const0>\;
  RAM_From(55) <= \<const0>\;
  RAM_From(54) <= \<const0>\;
  RAM_From(53) <= \<const0>\;
  RAM_From(52) <= \<const0>\;
  RAM_From(51) <= \<const0>\;
  RAM_From(50) <= \<const0>\;
  RAM_From(49) <= \<const0>\;
  RAM_From(48) <= \<const0>\;
  RAM_From(47) <= \<const0>\;
  RAM_From(46) <= \<const0>\;
  RAM_From(45) <= \<const0>\;
  RAM_From(44) <= \<const0>\;
  RAM_From(43) <= \<const0>\;
  RAM_From(42) <= \<const0>\;
  RAM_From(41) <= \<const0>\;
  RAM_From(40) <= \<const0>\;
  RAM_From(39) <= \<const0>\;
  RAM_From(38) <= \<const0>\;
  RAM_From(37) <= \<const0>\;
  RAM_From(36) <= \<const0>\;
  RAM_From(35) <= \<const0>\;
  RAM_From(34) <= \<const0>\;
  RAM_From(33) <= \<const0>\;
  RAM_From(32) <= \<const0>\;
  RAM_From(31) <= \<const0>\;
  RAM_From(30) <= \<const0>\;
  RAM_From(29) <= \<const0>\;
  RAM_From(28) <= \<const0>\;
  RAM_From(27) <= \<const0>\;
  RAM_From(26) <= \<const0>\;
  RAM_From(25) <= \<const0>\;
  RAM_From(24) <= \<const0>\;
  RAM_From(23) <= \<const0>\;
  RAM_From(22) <= \<const0>\;
  RAM_From(21) <= \<const0>\;
  RAM_From(20) <= \<const0>\;
  RAM_From(19) <= \<const0>\;
  RAM_From(18) <= \<const0>\;
  RAM_From(17) <= \<const0>\;
  RAM_From(16) <= \<const0>\;
  RAM_From(15) <= \<const0>\;
  RAM_From(14) <= \<const0>\;
  RAM_From(13) <= \<const0>\;
  RAM_From(12) <= \<const0>\;
  RAM_From(11) <= \<const0>\;
  RAM_From(10) <= \<const0>\;
  RAM_From(9) <= \<const0>\;
  RAM_From(8) <= \<const0>\;
  RAM_From(7) <= \<const0>\;
  RAM_From(6) <= \<const0>\;
  RAM_From(5) <= \<const0>\;
  RAM_From(4) <= \<const0>\;
  RAM_From(3) <= \<const0>\;
  RAM_From(2) <= \<const0>\;
  RAM_From(1) <= \<const0>\;
  RAM_From(0) <= \<const0>\;
  Read_Strobe <= \^read_strobe\;
  S0_AXIS_TREADY <= \<const0>\;
  S10_AXIS_TREADY <= \<const0>\;
  S11_AXIS_TREADY <= \<const0>\;
  S12_AXIS_TREADY <= \<const0>\;
  S13_AXIS_TREADY <= \<const0>\;
  S14_AXIS_TREADY <= \<const0>\;
  S15_AXIS_TREADY <= \<const0>\;
  S1_AXIS_TREADY <= \<const0>\;
  S2_AXIS_TREADY <= \<const0>\;
  S3_AXIS_TREADY <= \<const0>\;
  S4_AXIS_TREADY <= \<const0>\;
  S5_AXIS_TREADY <= \<const0>\;
  S6_AXIS_TREADY <= \<const0>\;
  S7_AXIS_TREADY <= \<const0>\;
  S8_AXIS_TREADY <= \<const0>\;
  S9_AXIS_TREADY <= \<const0>\;
  Trace_DCache_Hit <= \^trace_dcache_hit\;
  Trace_DCache_Rdy <= \^trace_dcache_rdy\;
  Trace_DCache_Read <= \^trace_dcache_read\;
  Trace_DCache_Req <= \^trace_dcache_req\;
  Trace_Data_Access <= \^trace_data_access\;
  Trace_Data_Address(0 to 31) <= \^trace_data_address\(0 to 31);
  Trace_Data_Byte_Enable(0 to 3) <= \^trace_data_byte_enable\(0 to 3);
  Trace_Data_Read <= \^trace_data_read\;
  Trace_Data_Write <= \^trace_data_write\;
  Trace_Data_Write_Value(0 to 31) <= \^trace_data_write_value\(0 to 31);
  Trace_Delay_Slot <= \^trace_delay_slot\;
  Trace_EX_PipeRun <= \^trace_ex_piperun\;
  Trace_Exception_Kind(0) <= \<const0>\;
  Trace_Exception_Kind(1) <= \^trace_exception_kind\(1);
  Trace_Exception_Kind(2) <= \<const0>\;
  Trace_Exception_Kind(3 to 4) <= \^trace_exception_kind\(3 to 4);
  Trace_Exception_Taken <= \^trace_exception_taken\;
  Trace_ICache_Hit <= \^trace_icache_hit\;
  Trace_ICache_Rdy <= \^trace_icache_rdy\;
  Trace_ICache_Req <= \^trace_icache_req\;
  Trace_Instruction(0 to 31) <= \^trace_instruction\(0 to 31);
  Trace_Jump_Hit <= \<const0>\;
  Trace_Jump_Taken <= \^trace_jump_taken\;
  Trace_MB_Halted <= \^trace_mb_halted\;
  Trace_MEM_PipeRun <= \^trace_mem_piperun\;
  Trace_MSR_Reg(0) <= \<const0>\;
  Trace_MSR_Reg(1) <= \<const0>\;
  Trace_MSR_Reg(2) <= \<const0>\;
  Trace_MSR_Reg(3) <= \<const0>\;
  Trace_MSR_Reg(4) <= \<const0>\;
  Trace_MSR_Reg(5) <= \<const0>\;
  Trace_MSR_Reg(6) <= \<const0>\;
  Trace_MSR_Reg(7) <= \^trace_msr_reg\(7);
  Trace_MSR_Reg(8) <= \<const0>\;
  Trace_MSR_Reg(9) <= \^trace_msr_reg\(9);
  Trace_MSR_Reg(10) <= \<const0>\;
  Trace_MSR_Reg(11 to 13) <= \^trace_msr_reg\(11 to 13);
  Trace_MSR_Reg(14) <= \<const0>\;
  Trace_New_Reg_Value(0 to 31) <= \^trace_new_reg_value\(0 to 31);
  Trace_OF_PipeRun <= \^trace_of_piperun\;
  Trace_PC(0 to 31) <= \^trace_pc\(0 to 31);
  Trace_PID_Reg(0) <= \<const0>\;
  Trace_PID_Reg(1) <= \<const0>\;
  Trace_PID_Reg(2) <= \<const0>\;
  Trace_PID_Reg(3) <= \<const0>\;
  Trace_PID_Reg(4) <= \<const0>\;
  Trace_PID_Reg(5) <= \<const0>\;
  Trace_PID_Reg(6) <= \<const0>\;
  Trace_PID_Reg(7) <= \<const0>\;
  Trace_Reg_Addr(0 to 4) <= \^trace_reg_addr\(0 to 4);
  Trace_Reg_Write <= \^trace_reg_write\;
  Trace_Valid_Instr <= \^trace_valid_instr\;
  Write_Strobe <= \^write_strobe\;
  \^debug_rst\ <= Debug_Rst;
Dbg_TDO_INST_0_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => MicroBlaze_Core_I_n_559,
      I1 => Dbg_Reg_En(6),
      I2 => Dbg_Reg_En(7),
      I3 => Dbg_Reg_En(4),
      I4 => Dbg_Reg_En(5),
      O => \Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Status_Reg_En\
    );
Dbg_TDO_INST_0_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => Dbg_Reg_En(7),
      I1 => Dbg_Reg_En(4),
      I2 => Dbg_Reg_En(0),
      I3 => Dbg_Reg_En(2),
      O => Dbg_TDO_INST_0_i_11_n_0
    );
Dbg_TDO_INST_0_i_14: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => Dbg_Reg_En(1),
      I1 => Dbg_Reg_En(6),
      I2 => Dbg_Reg_En(5),
      I3 => Dbg_Reg_En(7),
      I4 => Dbg_TDO_INST_0_i_26_n_0,
      O => \Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Config_Reg_En\
    );
Dbg_TDO_INST_0_i_26: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => Dbg_Reg_En(3),
      I1 => Dbg_Reg_En(4),
      I2 => Dbg_Reg_En(0),
      I3 => Dbg_Reg_En(2),
      O => Dbg_TDO_INST_0_i_26_n_0
    );
Dbg_TDO_INST_0_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
        port map (
      I0 => Dbg_Reg_En(1),
      I1 => Dbg_Reg_En(3),
      I2 => Dbg_Reg_En(5),
      I3 => Dbg_Reg_En(6),
      I4 => Dbg_TDO_INST_0_i_11_n_0,
      O => \Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Data_Read_Reg_En\
    );
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\LOCKSTEP_Out_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_mb_halted\,
      Q => \^lockstep_out\(3228),
      R => Reset
    );
\LOCKSTEP_Out_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^instr_addr\(6),
      Q => \^lockstep_out\(10),
      R => Reset
    );
\LOCKSTEP_Out_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^instr_addr\(7),
      Q => \^lockstep_out\(11),
      R => Reset
    );
\LOCKSTEP_Out_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^instr_addr\(8),
      Q => \^lockstep_out\(12),
      R => Reset
    );
\LOCKSTEP_Out_reg[132]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_write\(0),
      Q => \^lockstep_out\(132),
      R => Reset
    );
\LOCKSTEP_Out_reg[133]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_write\(1),
      Q => \^lockstep_out\(133),
      R => Reset
    );
\LOCKSTEP_Out_reg[134]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_write\(2),
      Q => \^lockstep_out\(134),
      R => Reset
    );
\LOCKSTEP_Out_reg[135]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_write\(3),
      Q => \^lockstep_out\(135),
      R => Reset
    );
\LOCKSTEP_Out_reg[136]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_write\(4),
      Q => \^lockstep_out\(136),
      R => Reset
    );
\LOCKSTEP_Out_reg[137]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_write\(5),
      Q => \^lockstep_out\(137),
      R => Reset
    );
\LOCKSTEP_Out_reg[138]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_write\(6),
      Q => \^lockstep_out\(138),
      R => Reset
    );
\LOCKSTEP_Out_reg[139]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_write\(7),
      Q => \^lockstep_out\(139),
      R => Reset
    );
\LOCKSTEP_Out_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^instr_addr\(9),
      Q => \^lockstep_out\(13),
      R => Reset
    );
\LOCKSTEP_Out_reg[140]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_write\(8),
      Q => \^lockstep_out\(140),
      R => Reset
    );
\LOCKSTEP_Out_reg[141]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_write\(9),
      Q => \^lockstep_out\(141),
      R => Reset
    );
\LOCKSTEP_Out_reg[142]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_write\(10),
      Q => \^lockstep_out\(142),
      R => Reset
    );
\LOCKSTEP_Out_reg[143]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_write\(11),
      Q => \^lockstep_out\(143),
      R => Reset
    );
\LOCKSTEP_Out_reg[144]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_write\(12),
      Q => \^lockstep_out\(144),
      R => Reset
    );
\LOCKSTEP_Out_reg[145]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_write\(13),
      Q => \^lockstep_out\(145),
      R => Reset
    );
\LOCKSTEP_Out_reg[146]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_write\(14),
      Q => \^lockstep_out\(146),
      R => Reset
    );
\LOCKSTEP_Out_reg[147]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_write\(15),
      Q => \^lockstep_out\(147),
      R => Reset
    );
\LOCKSTEP_Out_reg[148]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_write\(16),
      Q => \^lockstep_out\(148),
      R => Reset
    );
\LOCKSTEP_Out_reg[149]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_write\(17),
      Q => \^lockstep_out\(149),
      R => Reset
    );
\LOCKSTEP_Out_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^instr_addr\(10),
      Q => \^lockstep_out\(14),
      R => Reset
    );
\LOCKSTEP_Out_reg[150]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_write\(18),
      Q => \^lockstep_out\(150),
      R => Reset
    );
\LOCKSTEP_Out_reg[151]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_write\(19),
      Q => \^lockstep_out\(151),
      R => Reset
    );
\LOCKSTEP_Out_reg[152]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_write\(20),
      Q => \^lockstep_out\(152),
      R => Reset
    );
\LOCKSTEP_Out_reg[153]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_write\(21),
      Q => \^lockstep_out\(153),
      R => Reset
    );
\LOCKSTEP_Out_reg[154]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_write\(22),
      Q => \^lockstep_out\(154),
      R => Reset
    );
\LOCKSTEP_Out_reg[155]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_write\(23),
      Q => \^lockstep_out\(155),
      R => Reset
    );
\LOCKSTEP_Out_reg[156]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_write\(24),
      Q => \^lockstep_out\(156),
      R => Reset
    );
\LOCKSTEP_Out_reg[157]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_write\(25),
      Q => \^lockstep_out\(157),
      R => Reset
    );
\LOCKSTEP_Out_reg[158]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_write\(26),
      Q => \^lockstep_out\(158),
      R => Reset
    );
\LOCKSTEP_Out_reg[159]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_write\(27),
      Q => \^lockstep_out\(159),
      R => Reset
    );
\LOCKSTEP_Out_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^instr_addr\(11),
      Q => \^lockstep_out\(15),
      R => Reset
    );
\LOCKSTEP_Out_reg[160]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_write\(28),
      Q => \^lockstep_out\(160),
      R => Reset
    );
\LOCKSTEP_Out_reg[161]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_write\(29),
      Q => \^lockstep_out\(161),
      R => Reset
    );
\LOCKSTEP_Out_reg[162]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_write\(30),
      Q => \^lockstep_out\(162),
      R => Reset
    );
\LOCKSTEP_Out_reg[163]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_write\(31),
      Q => \^lockstep_out\(163),
      R => Reset
    );
\LOCKSTEP_Out_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^instr_addr\(12),
      Q => \^lockstep_out\(16),
      R => Reset
    );
\LOCKSTEP_Out_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^instr_addr\(13),
      Q => \^lockstep_out\(17),
      R => Reset
    );
\LOCKSTEP_Out_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^instr_addr\(14),
      Q => \^lockstep_out\(18),
      R => Reset
    );
\LOCKSTEP_Out_reg[1968]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_ic_araddr\(31),
      Q => \^lockstep_out\(1968),
      R => Reset
    );
\LOCKSTEP_Out_reg[1969]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_ic_araddr\(30),
      Q => \^lockstep_out\(1969),
      R => Reset
    );
\LOCKSTEP_Out_reg[196]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^d_as\,
      Q => \^lockstep_out\(196),
      R => Reset
    );
\LOCKSTEP_Out_reg[1970]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_ic_araddr\(29),
      Q => \^lockstep_out\(1970),
      R => Reset
    );
\LOCKSTEP_Out_reg[1971]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_ic_araddr\(28),
      Q => \^lockstep_out\(1971),
      R => Reset
    );
\LOCKSTEP_Out_reg[1972]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_ic_araddr\(27),
      Q => \^lockstep_out\(1972),
      R => Reset
    );
\LOCKSTEP_Out_reg[1973]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_ic_araddr\(26),
      Q => \^lockstep_out\(1973),
      R => Reset
    );
\LOCKSTEP_Out_reg[1974]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_ic_araddr\(25),
      Q => \^lockstep_out\(1974),
      R => Reset
    );
\LOCKSTEP_Out_reg[1975]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_ic_araddr\(24),
      Q => \^lockstep_out\(1975),
      R => Reset
    );
\LOCKSTEP_Out_reg[1976]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_ic_araddr\(23),
      Q => \^lockstep_out\(1976),
      R => Reset
    );
\LOCKSTEP_Out_reg[1977]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_ic_araddr\(22),
      Q => \^lockstep_out\(1977),
      R => Reset
    );
\LOCKSTEP_Out_reg[1978]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_ic_araddr\(21),
      Q => \^lockstep_out\(1978),
      R => Reset
    );
\LOCKSTEP_Out_reg[1979]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_ic_araddr\(20),
      Q => \^lockstep_out\(1979),
      R => Reset
    );
\LOCKSTEP_Out_reg[197]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^read_strobe\,
      Q => \^lockstep_out\(197),
      R => Reset
    );
\LOCKSTEP_Out_reg[1980]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_ic_araddr\(19),
      Q => \^lockstep_out\(1980),
      R => Reset
    );
\LOCKSTEP_Out_reg[1981]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_ic_araddr\(18),
      Q => \^lockstep_out\(1981),
      R => Reset
    );
\LOCKSTEP_Out_reg[1982]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_ic_araddr\(17),
      Q => \^lockstep_out\(1982),
      R => Reset
    );
\LOCKSTEP_Out_reg[1983]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_ic_araddr\(16),
      Q => \^lockstep_out\(1983),
      R => Reset
    );
\LOCKSTEP_Out_reg[1984]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_ic_araddr\(15),
      Q => \^lockstep_out\(1984),
      R => Reset
    );
\LOCKSTEP_Out_reg[1985]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_ic_araddr\(14),
      Q => \^lockstep_out\(1985),
      R => Reset
    );
\LOCKSTEP_Out_reg[1986]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_ic_araddr\(13),
      Q => \^lockstep_out\(1986),
      R => Reset
    );
\LOCKSTEP_Out_reg[1987]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_ic_araddr\(12),
      Q => \^lockstep_out\(1987),
      R => Reset
    );
\LOCKSTEP_Out_reg[1988]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_ic_araddr\(11),
      Q => \^lockstep_out\(1988),
      R => Reset
    );
\LOCKSTEP_Out_reg[1989]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_ic_araddr\(10),
      Q => \^lockstep_out\(1989),
      R => Reset
    );
\LOCKSTEP_Out_reg[198]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^write_strobe\,
      Q => \^lockstep_out\(198),
      R => Reset
    );
\LOCKSTEP_Out_reg[1990]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_ic_araddr\(9),
      Q => \^lockstep_out\(1990),
      R => Reset
    );
\LOCKSTEP_Out_reg[1991]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_ic_araddr\(8),
      Q => \^lockstep_out\(1991),
      R => Reset
    );
\LOCKSTEP_Out_reg[1992]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_ic_araddr\(7),
      Q => \^lockstep_out\(1992),
      R => Reset
    );
\LOCKSTEP_Out_reg[1993]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_ic_araddr\(6),
      Q => \^lockstep_out\(1993),
      R => Reset
    );
\LOCKSTEP_Out_reg[1994]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_ic_araddr\(5),
      Q => \^lockstep_out\(1994),
      R => Reset
    );
\LOCKSTEP_Out_reg[1995]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_ic_araddr\(4),
      Q => \^lockstep_out\(1995),
      R => Reset
    );
\LOCKSTEP_Out_reg[1996]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_ic_araddr\(3),
      Q => \^lockstep_out\(1996),
      R => Reset
    );
\LOCKSTEP_Out_reg[1997]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_ic_araddr\(2),
      Q => \^lockstep_out\(1997),
      R => Reset
    );
\LOCKSTEP_Out_reg[199]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^byte_enable\(0),
      Q => \^lockstep_out\(199),
      R => Reset
    );
\LOCKSTEP_Out_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^instr_addr\(15),
      Q => \^lockstep_out\(19),
      R => Reset
    );
\LOCKSTEP_Out_reg[200]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^byte_enable\(1),
      Q => \^lockstep_out\(200),
      R => Reset
    );
\LOCKSTEP_Out_reg[201]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^byte_enable\(2),
      Q => \^lockstep_out\(201),
      R => Reset
    );
\LOCKSTEP_Out_reg[202]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^byte_enable\(3),
      Q => \^lockstep_out\(202),
      R => Reset
    );
\LOCKSTEP_Out_reg[2038]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_ic_arlen\(1),
      Q => \^lockstep_out\(2039),
      R => Reset
    );
\LOCKSTEP_Out_reg[2043]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_ic_arburst\(1),
      Q => \^lockstep_out\(2043),
      R => Reset
    );
\LOCKSTEP_Out_reg[2046]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_ic_arcache\(3),
      Q => \^lockstep_out\(2047),
      R => Reset
    );
\LOCKSTEP_Out_reg[2057]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_ic_arvalid\,
      Q => \^lockstep_out\(2057),
      R => Reset
    );
\LOCKSTEP_Out_reg[2071]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_ic_rready\,
      Q => \^lockstep_out\(2071),
      R => Reset
    );
\LOCKSTEP_Out_reg[2083]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dc_awaddr\(31),
      Q => \^lockstep_out\(2083),
      R => Reset
    );
\LOCKSTEP_Out_reg[2084]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dc_awaddr\(30),
      Q => \^lockstep_out\(2084),
      R => Reset
    );
\LOCKSTEP_Out_reg[2085]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dc_awaddr\(29),
      Q => \^lockstep_out\(2085),
      R => Reset
    );
\LOCKSTEP_Out_reg[2086]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dc_awaddr\(28),
      Q => \^lockstep_out\(2086),
      R => Reset
    );
\LOCKSTEP_Out_reg[2087]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dc_awaddr\(27),
      Q => \^lockstep_out\(2087),
      R => Reset
    );
\LOCKSTEP_Out_reg[2088]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dc_awaddr\(26),
      Q => \^lockstep_out\(2088),
      R => Reset
    );
\LOCKSTEP_Out_reg[2089]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dc_awaddr\(25),
      Q => \^lockstep_out\(2089),
      R => Reset
    );
\LOCKSTEP_Out_reg[2090]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dc_awaddr\(24),
      Q => \^lockstep_out\(2090),
      R => Reset
    );
\LOCKSTEP_Out_reg[2091]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dc_awaddr\(23),
      Q => \^lockstep_out\(2091),
      R => Reset
    );
\LOCKSTEP_Out_reg[2092]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dc_awaddr\(22),
      Q => \^lockstep_out\(2092),
      R => Reset
    );
\LOCKSTEP_Out_reg[2093]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dc_awaddr\(21),
      Q => \^lockstep_out\(2093),
      R => Reset
    );
\LOCKSTEP_Out_reg[2094]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dc_awaddr\(20),
      Q => \^lockstep_out\(2094),
      R => Reset
    );
\LOCKSTEP_Out_reg[2095]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dc_awaddr\(19),
      Q => \^lockstep_out\(2095),
      R => Reset
    );
\LOCKSTEP_Out_reg[2096]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dc_awaddr\(18),
      Q => \^lockstep_out\(2096),
      R => Reset
    );
\LOCKSTEP_Out_reg[2097]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dc_awaddr\(17),
      Q => \^lockstep_out\(2097),
      R => Reset
    );
\LOCKSTEP_Out_reg[2098]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dc_awaddr\(16),
      Q => \^lockstep_out\(2098),
      R => Reset
    );
\LOCKSTEP_Out_reg[2099]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dc_awaddr\(15),
      Q => \^lockstep_out\(2099),
      R => Reset
    );
\LOCKSTEP_Out_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^instr_addr\(16),
      Q => \^lockstep_out\(20),
      R => Reset
    );
\LOCKSTEP_Out_reg[2100]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dc_awaddr\(14),
      Q => \^lockstep_out\(2100),
      R => Reset
    );
\LOCKSTEP_Out_reg[2101]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dc_awaddr\(13),
      Q => \^lockstep_out\(2101),
      R => Reset
    );
\LOCKSTEP_Out_reg[2102]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dc_awaddr\(12),
      Q => \^lockstep_out\(2102),
      R => Reset
    );
\LOCKSTEP_Out_reg[2103]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dc_awaddr\(11),
      Q => \^lockstep_out\(2103),
      R => Reset
    );
\LOCKSTEP_Out_reg[2104]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dc_awaddr\(10),
      Q => \^lockstep_out\(2104),
      R => Reset
    );
\LOCKSTEP_Out_reg[2105]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dc_awaddr\(9),
      Q => \^lockstep_out\(2105),
      R => Reset
    );
\LOCKSTEP_Out_reg[2106]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dc_awaddr\(8),
      Q => \^lockstep_out\(2106),
      R => Reset
    );
\LOCKSTEP_Out_reg[2107]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dc_awaddr\(7),
      Q => \^lockstep_out\(2107),
      R => Reset
    );
\LOCKSTEP_Out_reg[2108]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dc_awaddr\(6),
      Q => \^lockstep_out\(2108),
      R => Reset
    );
\LOCKSTEP_Out_reg[2109]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dc_awaddr\(5),
      Q => \^lockstep_out\(2109),
      R => Reset
    );
\LOCKSTEP_Out_reg[2110]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dc_awaddr\(4),
      Q => \^lockstep_out\(2110),
      R => Reset
    );
\LOCKSTEP_Out_reg[2111]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dc_awaddr\(3),
      Q => \^lockstep_out\(2111),
      R => Reset
    );
\LOCKSTEP_Out_reg[2112]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dc_awaddr\(2),
      Q => \^lockstep_out\(2112),
      R => Reset
    );
\LOCKSTEP_Out_reg[2113]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dc_awaddr\(1),
      Q => \^lockstep_out\(2113),
      R => Reset
    );
\LOCKSTEP_Out_reg[2114]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dc_awaddr\(0),
      Q => \^lockstep_out\(2114),
      R => Reset
    );
\LOCKSTEP_Out_reg[2172]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dc_awvalid\,
      Q => \^lockstep_out\(2172),
      R => Reset
    );
\LOCKSTEP_Out_reg[2185]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dc_wdata\(31),
      Q => \^lockstep_out\(2185),
      R => Reset
    );
\LOCKSTEP_Out_reg[2186]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dc_wdata\(30),
      Q => \^lockstep_out\(2186),
      R => Reset
    );
\LOCKSTEP_Out_reg[2187]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dc_wdata\(29),
      Q => \^lockstep_out\(2187),
      R => Reset
    );
\LOCKSTEP_Out_reg[2188]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dc_wdata\(28),
      Q => \^lockstep_out\(2188),
      R => Reset
    );
\LOCKSTEP_Out_reg[2189]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dc_wdata\(27),
      Q => \^lockstep_out\(2189),
      R => Reset
    );
\LOCKSTEP_Out_reg[2190]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dc_wdata\(26),
      Q => \^lockstep_out\(2190),
      R => Reset
    );
\LOCKSTEP_Out_reg[2191]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dc_wdata\(25),
      Q => \^lockstep_out\(2191),
      R => Reset
    );
\LOCKSTEP_Out_reg[2192]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dc_wdata\(24),
      Q => \^lockstep_out\(2192),
      R => Reset
    );
\LOCKSTEP_Out_reg[2193]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dc_wdata\(23),
      Q => \^lockstep_out\(2193),
      R => Reset
    );
\LOCKSTEP_Out_reg[2194]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dc_wdata\(22),
      Q => \^lockstep_out\(2194),
      R => Reset
    );
\LOCKSTEP_Out_reg[2195]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dc_wdata\(21),
      Q => \^lockstep_out\(2195),
      R => Reset
    );
\LOCKSTEP_Out_reg[2196]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dc_wdata\(20),
      Q => \^lockstep_out\(2196),
      R => Reset
    );
\LOCKSTEP_Out_reg[2197]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dc_wdata\(19),
      Q => \^lockstep_out\(2197),
      R => Reset
    );
\LOCKSTEP_Out_reg[2198]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dc_wdata\(18),
      Q => \^lockstep_out\(2198),
      R => Reset
    );
\LOCKSTEP_Out_reg[2199]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dc_wdata\(17),
      Q => \^lockstep_out\(2199),
      R => Reset
    );
\LOCKSTEP_Out_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^instr_addr\(17),
      Q => \^lockstep_out\(21),
      R => Reset
    );
\LOCKSTEP_Out_reg[2200]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dc_wdata\(16),
      Q => \^lockstep_out\(2200),
      R => Reset
    );
\LOCKSTEP_Out_reg[2201]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dc_wdata\(15),
      Q => \^lockstep_out\(2201),
      R => Reset
    );
\LOCKSTEP_Out_reg[2202]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dc_wdata\(14),
      Q => \^lockstep_out\(2202),
      R => Reset
    );
\LOCKSTEP_Out_reg[2203]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dc_wdata\(13),
      Q => \^lockstep_out\(2203),
      R => Reset
    );
\LOCKSTEP_Out_reg[2204]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dc_wdata\(12),
      Q => \^lockstep_out\(2204),
      R => Reset
    );
\LOCKSTEP_Out_reg[2205]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dc_wdata\(11),
      Q => \^lockstep_out\(2205),
      R => Reset
    );
\LOCKSTEP_Out_reg[2206]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dc_wdata\(10),
      Q => \^lockstep_out\(2206),
      R => Reset
    );
\LOCKSTEP_Out_reg[2207]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dc_wdata\(9),
      Q => \^lockstep_out\(2207),
      R => Reset
    );
\LOCKSTEP_Out_reg[2208]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dc_wdata\(8),
      Q => \^lockstep_out\(2208),
      R => Reset
    );
\LOCKSTEP_Out_reg[2209]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dc_wdata\(7),
      Q => \^lockstep_out\(2209),
      R => Reset
    );
\LOCKSTEP_Out_reg[2210]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dc_wdata\(6),
      Q => \^lockstep_out\(2210),
      R => Reset
    );
\LOCKSTEP_Out_reg[2211]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dc_wdata\(5),
      Q => \^lockstep_out\(2211),
      R => Reset
    );
\LOCKSTEP_Out_reg[2212]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dc_wdata\(4),
      Q => \^lockstep_out\(2212),
      R => Reset
    );
\LOCKSTEP_Out_reg[2213]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dc_wdata\(3),
      Q => \^lockstep_out\(2213),
      R => Reset
    );
\LOCKSTEP_Out_reg[2214]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dc_wdata\(2),
      Q => \^lockstep_out\(2214),
      R => Reset
    );
\LOCKSTEP_Out_reg[2215]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dc_wdata\(1),
      Q => \^lockstep_out\(2215),
      R => Reset
    );
\LOCKSTEP_Out_reg[2216]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dc_wdata\(0),
      Q => \^lockstep_out\(2216),
      R => Reset
    );
\LOCKSTEP_Out_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^instr_addr\(18),
      Q => \^lockstep_out\(22),
      R => Reset
    );
\LOCKSTEP_Out_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^instr_addr\(19),
      Q => \^lockstep_out\(23),
      R => Reset
    );
\LOCKSTEP_Out_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^instr_addr\(20),
      Q => \^lockstep_out\(24),
      R => Reset
    );
\LOCKSTEP_Out_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^instr_addr\(21),
      Q => \^lockstep_out\(25),
      R => Reset
    );
\LOCKSTEP_Out_reg[2697]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dc_wstrb\(3),
      Q => \^lockstep_out\(2697),
      R => Reset
    );
\LOCKSTEP_Out_reg[2698]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dc_wstrb\(2),
      Q => \^lockstep_out\(2698),
      R => Reset
    );
\LOCKSTEP_Out_reg[2699]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dc_wstrb\(1),
      Q => \^lockstep_out\(2699),
      R => Reset
    );
\LOCKSTEP_Out_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^instr_addr\(22),
      Q => \^lockstep_out\(26),
      R => Reset
    );
\LOCKSTEP_Out_reg[2700]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dc_wstrb\(0),
      Q => \^lockstep_out\(2700),
      R => Reset
    );
\LOCKSTEP_Out_reg[2761]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dc_wlast\,
      Q => \^lockstep_out\(2761),
      R => Reset
    );
\LOCKSTEP_Out_reg[2762]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dc_wvalid\,
      Q => \^lockstep_out\(2762),
      R => Reset
    );
\LOCKSTEP_Out_reg[2767]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dc_araddr\(31),
      Q => \^lockstep_out\(2767),
      R => Reset
    );
\LOCKSTEP_Out_reg[2768]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dc_araddr\(30),
      Q => \^lockstep_out\(2768),
      R => Reset
    );
\LOCKSTEP_Out_reg[2769]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dc_araddr\(29),
      Q => \^lockstep_out\(2769),
      R => Reset
    );
\LOCKSTEP_Out_reg[2770]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dc_araddr\(28),
      Q => \^lockstep_out\(2770),
      R => Reset
    );
\LOCKSTEP_Out_reg[2771]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dc_araddr\(27),
      Q => \^lockstep_out\(2771),
      R => Reset
    );
\LOCKSTEP_Out_reg[2772]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dc_araddr\(26),
      Q => \^lockstep_out\(2772),
      R => Reset
    );
\LOCKSTEP_Out_reg[2773]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dc_araddr\(25),
      Q => \^lockstep_out\(2773),
      R => Reset
    );
\LOCKSTEP_Out_reg[2774]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dc_araddr\(24),
      Q => \^lockstep_out\(2774),
      R => Reset
    );
\LOCKSTEP_Out_reg[2775]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dc_araddr\(23),
      Q => \^lockstep_out\(2775),
      R => Reset
    );
\LOCKSTEP_Out_reg[2776]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dc_araddr\(22),
      Q => \^lockstep_out\(2776),
      R => Reset
    );
\LOCKSTEP_Out_reg[2777]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dc_araddr\(21),
      Q => \^lockstep_out\(2777),
      R => Reset
    );
\LOCKSTEP_Out_reg[2778]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dc_araddr\(20),
      Q => \^lockstep_out\(2778),
      R => Reset
    );
\LOCKSTEP_Out_reg[2779]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dc_araddr\(19),
      Q => \^lockstep_out\(2779),
      R => Reset
    );
\LOCKSTEP_Out_reg[2780]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dc_araddr\(18),
      Q => \^lockstep_out\(2780),
      R => Reset
    );
\LOCKSTEP_Out_reg[2781]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dc_araddr\(17),
      Q => \^lockstep_out\(2781),
      R => Reset
    );
\LOCKSTEP_Out_reg[2782]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dc_araddr\(16),
      Q => \^lockstep_out\(2782),
      R => Reset
    );
\LOCKSTEP_Out_reg[2783]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dc_araddr\(15),
      Q => \^lockstep_out\(2783),
      R => Reset
    );
\LOCKSTEP_Out_reg[2784]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dc_araddr\(14),
      Q => \^lockstep_out\(2784),
      R => Reset
    );
\LOCKSTEP_Out_reg[2785]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dc_araddr\(13),
      Q => \^lockstep_out\(2785),
      R => Reset
    );
\LOCKSTEP_Out_reg[2786]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dc_araddr\(12),
      Q => \^lockstep_out\(2786),
      R => Reset
    );
\LOCKSTEP_Out_reg[2787]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dc_araddr\(11),
      Q => \^lockstep_out\(2787),
      R => Reset
    );
\LOCKSTEP_Out_reg[2788]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dc_araddr\(10),
      Q => \^lockstep_out\(2788),
      R => Reset
    );
\LOCKSTEP_Out_reg[2789]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dc_araddr\(9),
      Q => \^lockstep_out\(2789),
      R => Reset
    );
\LOCKSTEP_Out_reg[2790]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dc_araddr\(8),
      Q => \^lockstep_out\(2790),
      R => Reset
    );
\LOCKSTEP_Out_reg[2791]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dc_araddr\(7),
      Q => \^lockstep_out\(2791),
      R => Reset
    );
\LOCKSTEP_Out_reg[2792]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dc_araddr\(6),
      Q => \^lockstep_out\(2792),
      R => Reset
    );
\LOCKSTEP_Out_reg[2793]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dc_araddr\(5),
      Q => \^lockstep_out\(2793),
      R => Reset
    );
\LOCKSTEP_Out_reg[2794]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dc_araddr\(4),
      Q => \^lockstep_out\(2794),
      R => Reset
    );
\LOCKSTEP_Out_reg[2795]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dc_araddr\(3),
      Q => \^lockstep_out\(2795),
      R => Reset
    );
\LOCKSTEP_Out_reg[2796]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dc_araddr\(2),
      Q => \^lockstep_out\(2796),
      R => Reset
    );
\LOCKSTEP_Out_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^instr_addr\(23),
      Q => \^lockstep_out\(27),
      R => Reset
    );
\LOCKSTEP_Out_reg[2837]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dc_arlen\(1),
      Q => \^lockstep_out\(2838),
      R => Reset
    );
\LOCKSTEP_Out_reg[2842]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dc_arburst\(1),
      Q => \^lockstep_out\(2842),
      R => Reset
    );
\LOCKSTEP_Out_reg[2843]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dc_arburst\(0),
      Q => \^lockstep_out\(2843),
      R => Reset
    );
\LOCKSTEP_Out_reg[2845]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dc_arcache\(3),
      Q => \^lockstep_out\(2846),
      R => Reset
    );
\LOCKSTEP_Out_reg[2856]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dc_arvalid\,
      Q => \^lockstep_out\(2856),
      R => Reset
    );
\LOCKSTEP_Out_reg[2881]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_instruction\(0),
      Q => \^lockstep_out\(2881),
      R => Reset
    );
\LOCKSTEP_Out_reg[2882]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_instruction\(1),
      Q => \^lockstep_out\(2882),
      R => Reset
    );
\LOCKSTEP_Out_reg[2883]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_instruction\(2),
      Q => \^lockstep_out\(2883),
      R => Reset
    );
\LOCKSTEP_Out_reg[2884]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_instruction\(3),
      Q => \^lockstep_out\(2884),
      R => Reset
    );
\LOCKSTEP_Out_reg[2885]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_instruction\(4),
      Q => \^lockstep_out\(2885),
      R => Reset
    );
\LOCKSTEP_Out_reg[2886]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_instruction\(5),
      Q => \^lockstep_out\(2886),
      R => Reset
    );
\LOCKSTEP_Out_reg[2887]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_instruction\(6),
      Q => \^lockstep_out\(2887),
      R => Reset
    );
\LOCKSTEP_Out_reg[2888]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_instruction\(7),
      Q => \^lockstep_out\(2888),
      R => Reset
    );
\LOCKSTEP_Out_reg[2889]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_instruction\(8),
      Q => \^lockstep_out\(2889),
      R => Reset
    );
\LOCKSTEP_Out_reg[2890]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_instruction\(9),
      Q => \^lockstep_out\(2890),
      R => Reset
    );
\LOCKSTEP_Out_reg[2891]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_instruction\(10),
      Q => \^lockstep_out\(2891),
      R => Reset
    );
\LOCKSTEP_Out_reg[2892]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_instruction\(11),
      Q => \^lockstep_out\(2892),
      R => Reset
    );
\LOCKSTEP_Out_reg[2893]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_instruction\(12),
      Q => \^lockstep_out\(2893),
      R => Reset
    );
\LOCKSTEP_Out_reg[2894]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_instruction\(13),
      Q => \^lockstep_out\(2894),
      R => Reset
    );
\LOCKSTEP_Out_reg[2895]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_instruction\(14),
      Q => \^lockstep_out\(2895),
      R => Reset
    );
\LOCKSTEP_Out_reg[2896]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_instruction\(15),
      Q => \^lockstep_out\(2896),
      R => Reset
    );
\LOCKSTEP_Out_reg[2897]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_instruction\(16),
      Q => \^lockstep_out\(2897),
      R => Reset
    );
\LOCKSTEP_Out_reg[2898]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_instruction\(17),
      Q => \^lockstep_out\(2898),
      R => Reset
    );
\LOCKSTEP_Out_reg[2899]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_instruction\(18),
      Q => \^lockstep_out\(2899),
      R => Reset
    );
\LOCKSTEP_Out_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^instr_addr\(24),
      Q => \^lockstep_out\(28),
      R => Reset
    );
\LOCKSTEP_Out_reg[2900]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_instruction\(19),
      Q => \^lockstep_out\(2900),
      R => Reset
    );
\LOCKSTEP_Out_reg[2901]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_instruction\(20),
      Q => \^lockstep_out\(2901),
      R => Reset
    );
\LOCKSTEP_Out_reg[2902]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_instruction\(21),
      Q => \^lockstep_out\(2902),
      R => Reset
    );
\LOCKSTEP_Out_reg[2903]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_instruction\(22),
      Q => \^lockstep_out\(2903),
      R => Reset
    );
\LOCKSTEP_Out_reg[2904]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_instruction\(23),
      Q => \^lockstep_out\(2904),
      R => Reset
    );
\LOCKSTEP_Out_reg[2905]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_instruction\(24),
      Q => \^lockstep_out\(2905),
      R => Reset
    );
\LOCKSTEP_Out_reg[2906]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_instruction\(25),
      Q => \^lockstep_out\(2906),
      R => Reset
    );
\LOCKSTEP_Out_reg[2907]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_instruction\(26),
      Q => \^lockstep_out\(2907),
      R => Reset
    );
\LOCKSTEP_Out_reg[2908]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_instruction\(27),
      Q => \^lockstep_out\(2908),
      R => Reset
    );
\LOCKSTEP_Out_reg[2909]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_instruction\(28),
      Q => \^lockstep_out\(2909),
      R => Reset
    );
\LOCKSTEP_Out_reg[2910]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_instruction\(29),
      Q => \^lockstep_out\(2910),
      R => Reset
    );
\LOCKSTEP_Out_reg[2911]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_instruction\(30),
      Q => \^lockstep_out\(2911),
      R => Reset
    );
\LOCKSTEP_Out_reg[2912]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_instruction\(31),
      Q => \^lockstep_out\(2912),
      R => Reset
    );
\LOCKSTEP_Out_reg[2913]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_valid_instr\,
      Q => \^lockstep_out\(2913),
      R => Reset
    );
\LOCKSTEP_Out_reg[2914]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_pc\(0),
      Q => \^lockstep_out\(2914),
      R => Reset
    );
\LOCKSTEP_Out_reg[2915]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_pc\(1),
      Q => \^lockstep_out\(2915),
      R => Reset
    );
\LOCKSTEP_Out_reg[2916]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_pc\(2),
      Q => \^lockstep_out\(2916),
      R => Reset
    );
\LOCKSTEP_Out_reg[2917]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_pc\(3),
      Q => \^lockstep_out\(2917),
      R => Reset
    );
\LOCKSTEP_Out_reg[2918]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_pc\(4),
      Q => \^lockstep_out\(2918),
      R => Reset
    );
\LOCKSTEP_Out_reg[2919]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_pc\(5),
      Q => \^lockstep_out\(2919),
      R => Reset
    );
\LOCKSTEP_Out_reg[2920]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_pc\(6),
      Q => \^lockstep_out\(2920),
      R => Reset
    );
\LOCKSTEP_Out_reg[2921]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_pc\(7),
      Q => \^lockstep_out\(2921),
      R => Reset
    );
\LOCKSTEP_Out_reg[2922]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_pc\(8),
      Q => \^lockstep_out\(2922),
      R => Reset
    );
\LOCKSTEP_Out_reg[2923]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_pc\(9),
      Q => \^lockstep_out\(2923),
      R => Reset
    );
\LOCKSTEP_Out_reg[2924]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_pc\(10),
      Q => \^lockstep_out\(2924),
      R => Reset
    );
\LOCKSTEP_Out_reg[2925]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_pc\(11),
      Q => \^lockstep_out\(2925),
      R => Reset
    );
\LOCKSTEP_Out_reg[2926]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_pc\(12),
      Q => \^lockstep_out\(2926),
      R => Reset
    );
\LOCKSTEP_Out_reg[2927]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_pc\(13),
      Q => \^lockstep_out\(2927),
      R => Reset
    );
\LOCKSTEP_Out_reg[2928]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_pc\(14),
      Q => \^lockstep_out\(2928),
      R => Reset
    );
\LOCKSTEP_Out_reg[2929]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_pc\(15),
      Q => \^lockstep_out\(2929),
      R => Reset
    );
\LOCKSTEP_Out_reg[2930]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_pc\(16),
      Q => \^lockstep_out\(2930),
      R => Reset
    );
\LOCKSTEP_Out_reg[2931]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_pc\(17),
      Q => \^lockstep_out\(2931),
      R => Reset
    );
\LOCKSTEP_Out_reg[2932]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_pc\(18),
      Q => \^lockstep_out\(2932),
      R => Reset
    );
\LOCKSTEP_Out_reg[2933]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_pc\(19),
      Q => \^lockstep_out\(2933),
      R => Reset
    );
\LOCKSTEP_Out_reg[2934]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_pc\(20),
      Q => \^lockstep_out\(2934),
      R => Reset
    );
\LOCKSTEP_Out_reg[2935]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_pc\(21),
      Q => \^lockstep_out\(2935),
      R => Reset
    );
\LOCKSTEP_Out_reg[2936]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_pc\(22),
      Q => \^lockstep_out\(2936),
      R => Reset
    );
\LOCKSTEP_Out_reg[2937]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_pc\(23),
      Q => \^lockstep_out\(2937),
      R => Reset
    );
\LOCKSTEP_Out_reg[2938]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_pc\(24),
      Q => \^lockstep_out\(2938),
      R => Reset
    );
\LOCKSTEP_Out_reg[2939]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_pc\(25),
      Q => \^lockstep_out\(2939),
      R => Reset
    );
\LOCKSTEP_Out_reg[2940]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_pc\(26),
      Q => \^lockstep_out\(2940),
      R => Reset
    );
\LOCKSTEP_Out_reg[2941]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_pc\(27),
      Q => \^lockstep_out\(2941),
      R => Reset
    );
\LOCKSTEP_Out_reg[2942]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_pc\(28),
      Q => \^lockstep_out\(2942),
      R => Reset
    );
\LOCKSTEP_Out_reg[2943]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_pc\(29),
      Q => \^lockstep_out\(2943),
      R => Reset
    );
\LOCKSTEP_Out_reg[2944]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_pc\(30),
      Q => \^lockstep_out\(2944),
      R => Reset
    );
\LOCKSTEP_Out_reg[2945]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_pc\(31),
      Q => \^lockstep_out\(2945),
      R => Reset
    );
\LOCKSTEP_Out_reg[2978]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_reg_write\,
      Q => \^lockstep_out\(2978),
      R => Reset
    );
\LOCKSTEP_Out_reg[2979]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_reg_addr\(0),
      Q => \^lockstep_out\(2979),
      R => Reset
    );
\LOCKSTEP_Out_reg[2980]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_reg_addr\(1),
      Q => \^lockstep_out\(2980),
      R => Reset
    );
\LOCKSTEP_Out_reg[2981]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_reg_addr\(2),
      Q => \^lockstep_out\(2981),
      R => Reset
    );
\LOCKSTEP_Out_reg[2982]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_reg_addr\(3),
      Q => \^lockstep_out\(2982),
      R => Reset
    );
\LOCKSTEP_Out_reg[2983]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_reg_addr\(4),
      Q => \^lockstep_out\(2983),
      R => Reset
    );
\LOCKSTEP_Out_reg[2991]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_msr_reg\(7),
      Q => \^lockstep_out\(2991),
      R => Reset
    );
\LOCKSTEP_Out_reg[2993]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_msr_reg\(9),
      Q => \^lockstep_out\(2993),
      R => Reset
    );
\LOCKSTEP_Out_reg[2995]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_msr_reg\(11),
      Q => \^lockstep_out\(2995),
      R => Reset
    );
\LOCKSTEP_Out_reg[2996]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_msr_reg\(12),
      Q => \^lockstep_out\(2996),
      R => Reset
    );
\LOCKSTEP_Out_reg[2997]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_msr_reg\(13),
      Q => \^lockstep_out\(2997),
      R => Reset
    );
\LOCKSTEP_Out_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^instr_addr\(25),
      Q => \^lockstep_out\(29),
      R => Reset
    );
\LOCKSTEP_Out_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^ifetch\,
      Q => \^lockstep_out\(2),
      R => Reset
    );
\LOCKSTEP_Out_reg[3007]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_new_reg_value\(0),
      Q => \^lockstep_out\(3007),
      R => Reset
    );
\LOCKSTEP_Out_reg[3008]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_new_reg_value\(1),
      Q => \^lockstep_out\(3008),
      R => Reset
    );
\LOCKSTEP_Out_reg[3009]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_new_reg_value\(2),
      Q => \^lockstep_out\(3009),
      R => Reset
    );
\LOCKSTEP_Out_reg[3010]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_new_reg_value\(3),
      Q => \^lockstep_out\(3010),
      R => Reset
    );
\LOCKSTEP_Out_reg[3011]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_new_reg_value\(4),
      Q => \^lockstep_out\(3011),
      R => Reset
    );
\LOCKSTEP_Out_reg[3012]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_new_reg_value\(5),
      Q => \^lockstep_out\(3012),
      R => Reset
    );
\LOCKSTEP_Out_reg[3013]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_new_reg_value\(6),
      Q => \^lockstep_out\(3013),
      R => Reset
    );
\LOCKSTEP_Out_reg[3014]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_new_reg_value\(7),
      Q => \^lockstep_out\(3014),
      R => Reset
    );
\LOCKSTEP_Out_reg[3015]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_new_reg_value\(8),
      Q => \^lockstep_out\(3015),
      R => Reset
    );
\LOCKSTEP_Out_reg[3016]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_new_reg_value\(9),
      Q => \^lockstep_out\(3016),
      R => Reset
    );
\LOCKSTEP_Out_reg[3017]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_new_reg_value\(10),
      Q => \^lockstep_out\(3017),
      R => Reset
    );
\LOCKSTEP_Out_reg[3018]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_new_reg_value\(11),
      Q => \^lockstep_out\(3018),
      R => Reset
    );
\LOCKSTEP_Out_reg[3019]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_new_reg_value\(12),
      Q => \^lockstep_out\(3019),
      R => Reset
    );
\LOCKSTEP_Out_reg[3020]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_new_reg_value\(13),
      Q => \^lockstep_out\(3020),
      R => Reset
    );
\LOCKSTEP_Out_reg[3021]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_new_reg_value\(14),
      Q => \^lockstep_out\(3021),
      R => Reset
    );
\LOCKSTEP_Out_reg[3022]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_new_reg_value\(15),
      Q => \^lockstep_out\(3022),
      R => Reset
    );
\LOCKSTEP_Out_reg[3023]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_new_reg_value\(16),
      Q => \^lockstep_out\(3023),
      R => Reset
    );
\LOCKSTEP_Out_reg[3024]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_new_reg_value\(17),
      Q => \^lockstep_out\(3024),
      R => Reset
    );
\LOCKSTEP_Out_reg[3025]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_new_reg_value\(18),
      Q => \^lockstep_out\(3025),
      R => Reset
    );
\LOCKSTEP_Out_reg[3026]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_new_reg_value\(19),
      Q => \^lockstep_out\(3026),
      R => Reset
    );
\LOCKSTEP_Out_reg[3027]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_new_reg_value\(20),
      Q => \^lockstep_out\(3027),
      R => Reset
    );
\LOCKSTEP_Out_reg[3028]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_new_reg_value\(21),
      Q => \^lockstep_out\(3028),
      R => Reset
    );
\LOCKSTEP_Out_reg[3029]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_new_reg_value\(22),
      Q => \^lockstep_out\(3029),
      R => Reset
    );
\LOCKSTEP_Out_reg[3030]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_new_reg_value\(23),
      Q => \^lockstep_out\(3030),
      R => Reset
    );
\LOCKSTEP_Out_reg[3031]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_new_reg_value\(24),
      Q => \^lockstep_out\(3031),
      R => Reset
    );
\LOCKSTEP_Out_reg[3032]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_new_reg_value\(25),
      Q => \^lockstep_out\(3032),
      R => Reset
    );
\LOCKSTEP_Out_reg[3033]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_new_reg_value\(26),
      Q => \^lockstep_out\(3033),
      R => Reset
    );
\LOCKSTEP_Out_reg[3034]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_new_reg_value\(27),
      Q => \^lockstep_out\(3034),
      R => Reset
    );
\LOCKSTEP_Out_reg[3035]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_new_reg_value\(28),
      Q => \^lockstep_out\(3035),
      R => Reset
    );
\LOCKSTEP_Out_reg[3036]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_new_reg_value\(29),
      Q => \^lockstep_out\(3036),
      R => Reset
    );
\LOCKSTEP_Out_reg[3037]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_new_reg_value\(30),
      Q => \^lockstep_out\(3037),
      R => Reset
    );
\LOCKSTEP_Out_reg[3038]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_new_reg_value\(31),
      Q => \^lockstep_out\(3038),
      R => Reset
    );
\LOCKSTEP_Out_reg[3071]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_exception_taken\,
      Q => \^lockstep_out\(3071),
      R => Reset
    );
\LOCKSTEP_Out_reg[3073]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_exception_kind\(1),
      Q => \^lockstep_out\(3073),
      R => Reset
    );
\LOCKSTEP_Out_reg[3075]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_exception_kind\(3),
      Q => \^lockstep_out\(3075),
      R => Reset
    );
\LOCKSTEP_Out_reg[3076]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_exception_kind\(4),
      Q => \^lockstep_out\(3076),
      R => Reset
    );
\LOCKSTEP_Out_reg[3077]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_jump_taken\,
      Q => \^lockstep_out\(3077),
      R => Reset
    );
\LOCKSTEP_Out_reg[3078]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_delay_slot\,
      Q => \^lockstep_out\(3078),
      R => Reset
    );
\LOCKSTEP_Out_reg[3079]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_address\(0),
      Q => \^lockstep_out\(3079),
      R => Reset
    );
\LOCKSTEP_Out_reg[3080]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_address\(1),
      Q => \^lockstep_out\(3080),
      R => Reset
    );
\LOCKSTEP_Out_reg[3081]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_address\(2),
      Q => \^lockstep_out\(3081),
      R => Reset
    );
\LOCKSTEP_Out_reg[3082]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_address\(3),
      Q => \^lockstep_out\(3082),
      R => Reset
    );
\LOCKSTEP_Out_reg[3083]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_address\(4),
      Q => \^lockstep_out\(3083),
      R => Reset
    );
\LOCKSTEP_Out_reg[3084]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_address\(5),
      Q => \^lockstep_out\(3084),
      R => Reset
    );
\LOCKSTEP_Out_reg[3085]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_address\(6),
      Q => \^lockstep_out\(3085),
      R => Reset
    );
\LOCKSTEP_Out_reg[3086]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_address\(7),
      Q => \^lockstep_out\(3086),
      R => Reset
    );
\LOCKSTEP_Out_reg[3087]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_address\(8),
      Q => \^lockstep_out\(3087),
      R => Reset
    );
\LOCKSTEP_Out_reg[3088]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_address\(9),
      Q => \^lockstep_out\(3088),
      R => Reset
    );
\LOCKSTEP_Out_reg[3089]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_address\(10),
      Q => \^lockstep_out\(3089),
      R => Reset
    );
\LOCKSTEP_Out_reg[3090]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_address\(11),
      Q => \^lockstep_out\(3090),
      R => Reset
    );
\LOCKSTEP_Out_reg[3091]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_address\(12),
      Q => \^lockstep_out\(3091),
      R => Reset
    );
\LOCKSTEP_Out_reg[3092]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_address\(13),
      Q => \^lockstep_out\(3092),
      R => Reset
    );
\LOCKSTEP_Out_reg[3093]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_address\(14),
      Q => \^lockstep_out\(3093),
      R => Reset
    );
\LOCKSTEP_Out_reg[3094]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_address\(15),
      Q => \^lockstep_out\(3094),
      R => Reset
    );
\LOCKSTEP_Out_reg[3095]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_address\(16),
      Q => \^lockstep_out\(3095),
      R => Reset
    );
\LOCKSTEP_Out_reg[3096]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_address\(17),
      Q => \^lockstep_out\(3096),
      R => Reset
    );
\LOCKSTEP_Out_reg[3097]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_address\(18),
      Q => \^lockstep_out\(3097),
      R => Reset
    );
\LOCKSTEP_Out_reg[3098]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_address\(19),
      Q => \^lockstep_out\(3098),
      R => Reset
    );
\LOCKSTEP_Out_reg[3099]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_address\(20),
      Q => \^lockstep_out\(3099),
      R => Reset
    );
\LOCKSTEP_Out_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^instr_addr\(26),
      Q => \^lockstep_out\(30),
      R => Reset
    );
\LOCKSTEP_Out_reg[3100]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_address\(21),
      Q => \^lockstep_out\(3100),
      R => Reset
    );
\LOCKSTEP_Out_reg[3101]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_address\(22),
      Q => \^lockstep_out\(3101),
      R => Reset
    );
\LOCKSTEP_Out_reg[3102]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_address\(23),
      Q => \^lockstep_out\(3102),
      R => Reset
    );
\LOCKSTEP_Out_reg[3103]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_address\(24),
      Q => \^lockstep_out\(3103),
      R => Reset
    );
\LOCKSTEP_Out_reg[3104]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_address\(25),
      Q => \^lockstep_out\(3104),
      R => Reset
    );
\LOCKSTEP_Out_reg[3105]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_address\(26),
      Q => \^lockstep_out\(3105),
      R => Reset
    );
\LOCKSTEP_Out_reg[3106]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_address\(27),
      Q => \^lockstep_out\(3106),
      R => Reset
    );
\LOCKSTEP_Out_reg[3107]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_address\(28),
      Q => \^lockstep_out\(3107),
      R => Reset
    );
\LOCKSTEP_Out_reg[3108]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_address\(29),
      Q => \^lockstep_out\(3108),
      R => Reset
    );
\LOCKSTEP_Out_reg[3109]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_address\(30),
      Q => \^lockstep_out\(3109),
      R => Reset
    );
\LOCKSTEP_Out_reg[3110]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_address\(31),
      Q => \^lockstep_out\(3110),
      R => Reset
    );
\LOCKSTEP_Out_reg[3143]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_write_value\(0),
      Q => \^lockstep_out\(3143),
      R => Reset
    );
\LOCKSTEP_Out_reg[3144]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_write_value\(1),
      Q => \^lockstep_out\(3144),
      R => Reset
    );
\LOCKSTEP_Out_reg[3145]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_write_value\(2),
      Q => \^lockstep_out\(3145),
      R => Reset
    );
\LOCKSTEP_Out_reg[3146]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_write_value\(3),
      Q => \^lockstep_out\(3146),
      R => Reset
    );
\LOCKSTEP_Out_reg[3147]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_write_value\(4),
      Q => \^lockstep_out\(3147),
      R => Reset
    );
\LOCKSTEP_Out_reg[3148]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_write_value\(5),
      Q => \^lockstep_out\(3148),
      R => Reset
    );
\LOCKSTEP_Out_reg[3149]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_write_value\(6),
      Q => \^lockstep_out\(3149),
      R => Reset
    );
\LOCKSTEP_Out_reg[3150]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_write_value\(7),
      Q => \^lockstep_out\(3150),
      R => Reset
    );
\LOCKSTEP_Out_reg[3151]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_write_value\(8),
      Q => \^lockstep_out\(3151),
      R => Reset
    );
\LOCKSTEP_Out_reg[3152]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_write_value\(9),
      Q => \^lockstep_out\(3152),
      R => Reset
    );
\LOCKSTEP_Out_reg[3153]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_write_value\(10),
      Q => \^lockstep_out\(3153),
      R => Reset
    );
\LOCKSTEP_Out_reg[3154]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_write_value\(11),
      Q => \^lockstep_out\(3154),
      R => Reset
    );
\LOCKSTEP_Out_reg[3155]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_write_value\(12),
      Q => \^lockstep_out\(3155),
      R => Reset
    );
\LOCKSTEP_Out_reg[3156]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_write_value\(13),
      Q => \^lockstep_out\(3156),
      R => Reset
    );
\LOCKSTEP_Out_reg[3157]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_write_value\(14),
      Q => \^lockstep_out\(3157),
      R => Reset
    );
\LOCKSTEP_Out_reg[3158]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_write_value\(15),
      Q => \^lockstep_out\(3158),
      R => Reset
    );
\LOCKSTEP_Out_reg[3159]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_write_value\(16),
      Q => \^lockstep_out\(3159),
      R => Reset
    );
\LOCKSTEP_Out_reg[3160]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_write_value\(17),
      Q => \^lockstep_out\(3160),
      R => Reset
    );
\LOCKSTEP_Out_reg[3161]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_write_value\(18),
      Q => \^lockstep_out\(3161),
      R => Reset
    );
\LOCKSTEP_Out_reg[3162]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_write_value\(19),
      Q => \^lockstep_out\(3162),
      R => Reset
    );
\LOCKSTEP_Out_reg[3163]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_write_value\(20),
      Q => \^lockstep_out\(3163),
      R => Reset
    );
\LOCKSTEP_Out_reg[3164]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_write_value\(21),
      Q => \^lockstep_out\(3164),
      R => Reset
    );
\LOCKSTEP_Out_reg[3165]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_write_value\(22),
      Q => \^lockstep_out\(3165),
      R => Reset
    );
\LOCKSTEP_Out_reg[3166]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_write_value\(23),
      Q => \^lockstep_out\(3166),
      R => Reset
    );
\LOCKSTEP_Out_reg[3167]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_write_value\(24),
      Q => \^lockstep_out\(3167),
      R => Reset
    );
\LOCKSTEP_Out_reg[3168]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_write_value\(25),
      Q => \^lockstep_out\(3168),
      R => Reset
    );
\LOCKSTEP_Out_reg[3169]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_write_value\(26),
      Q => \^lockstep_out\(3169),
      R => Reset
    );
\LOCKSTEP_Out_reg[3170]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_write_value\(27),
      Q => \^lockstep_out\(3170),
      R => Reset
    );
\LOCKSTEP_Out_reg[3171]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_write_value\(28),
      Q => \^lockstep_out\(3171),
      R => Reset
    );
\LOCKSTEP_Out_reg[3172]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_write_value\(29),
      Q => \^lockstep_out\(3172),
      R => Reset
    );
\LOCKSTEP_Out_reg[3173]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_write_value\(30),
      Q => \^lockstep_out\(3173),
      R => Reset
    );
\LOCKSTEP_Out_reg[3174]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_write_value\(31),
      Q => \^lockstep_out\(3174),
      R => Reset
    );
\LOCKSTEP_Out_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^instr_addr\(27),
      Q => \^lockstep_out\(31),
      R => Reset
    );
\LOCKSTEP_Out_reg[3207]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_byte_enable\(0),
      Q => \^lockstep_out\(3207),
      R => Reset
    );
\LOCKSTEP_Out_reg[3208]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_byte_enable\(1),
      Q => \^lockstep_out\(3208),
      R => Reset
    );
\LOCKSTEP_Out_reg[3209]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_byte_enable\(2),
      Q => \^lockstep_out\(3209),
      R => Reset
    );
\LOCKSTEP_Out_reg[3210]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_byte_enable\(3),
      Q => \^lockstep_out\(3210),
      R => Reset
    );
\LOCKSTEP_Out_reg[3215]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_access\,
      Q => \^lockstep_out\(3215),
      R => Reset
    );
\LOCKSTEP_Out_reg[3216]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_read\,
      Q => \^lockstep_out\(3216),
      R => Reset
    );
\LOCKSTEP_Out_reg[3217]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_write\,
      Q => \^lockstep_out\(3217),
      R => Reset
    );
\LOCKSTEP_Out_reg[3218]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_dcache_req\,
      Q => \^lockstep_out\(3218),
      R => Reset
    );
\LOCKSTEP_Out_reg[3219]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_dcache_hit\,
      Q => \^lockstep_out\(3219),
      R => Reset
    );
\LOCKSTEP_Out_reg[3220]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_dcache_rdy\,
      Q => \^lockstep_out\(3220),
      R => Reset
    );
\LOCKSTEP_Out_reg[3221]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_dcache_read\,
      Q => \^lockstep_out\(3221),
      R => Reset
    );
\LOCKSTEP_Out_reg[3222]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_icache_req\,
      Q => \^lockstep_out\(3222),
      R => Reset
    );
\LOCKSTEP_Out_reg[3223]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_icache_hit\,
      Q => \^lockstep_out\(3223),
      R => Reset
    );
\LOCKSTEP_Out_reg[3224]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_icache_rdy\,
      Q => \^lockstep_out\(3224),
      R => Reset
    );
\LOCKSTEP_Out_reg[3225]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_of_piperun\,
      Q => \^lockstep_out\(3225),
      R => Reset
    );
\LOCKSTEP_Out_reg[3226]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_ex_piperun\,
      Q => \^lockstep_out\(3226),
      R => Reset
    );
\LOCKSTEP_Out_reg[3227]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_mem_piperun\,
      Q => \^lockstep_out\(3227),
      R => Reset
    );
\LOCKSTEP_Out_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^instr_addr\(28),
      Q => \^lockstep_out\(32),
      R => Reset
    );
\LOCKSTEP_Out_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^instr_addr\(29),
      Q => \^lockstep_out\(33),
      R => Reset
    );
\LOCKSTEP_Out_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^instr_addr\(30),
      Q => \^lockstep_out\(34),
      R => Reset
    );
\LOCKSTEP_Out_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^instr_addr\(31),
      Q => \^lockstep_out\(35),
      R => Reset
    );
\LOCKSTEP_Out_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^i_as\,
      Q => \^lockstep_out\(3),
      R => Reset
    );
\LOCKSTEP_Out_reg[466]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_araddr\(31),
      Q => \^lockstep_out\(632),
      R => Reset
    );
\LOCKSTEP_Out_reg[467]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_araddr\(30),
      Q => \^lockstep_out\(633),
      R => Reset
    );
\LOCKSTEP_Out_reg[468]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_araddr\(29),
      Q => \^lockstep_out\(634),
      R => Reset
    );
\LOCKSTEP_Out_reg[469]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_araddr\(28),
      Q => \^lockstep_out\(635),
      R => Reset
    );
\LOCKSTEP_Out_reg[470]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_awaddr\(27),
      Q => \^lockstep_out\(636),
      R => Reset
    );
\LOCKSTEP_Out_reg[471]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_awaddr\(26),
      Q => \^lockstep_out\(637),
      R => Reset
    );
\LOCKSTEP_Out_reg[472]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_awaddr\(25),
      Q => \^lockstep_out\(638),
      R => Reset
    );
\LOCKSTEP_Out_reg[473]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_awaddr\(24),
      Q => \^lockstep_out\(639),
      R => Reset
    );
\LOCKSTEP_Out_reg[474]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_awaddr\(23),
      Q => \^lockstep_out\(640),
      R => Reset
    );
\LOCKSTEP_Out_reg[475]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_awaddr\(22),
      Q => \^lockstep_out\(641),
      R => Reset
    );
\LOCKSTEP_Out_reg[476]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_awaddr\(21),
      Q => \^lockstep_out\(642),
      R => Reset
    );
\LOCKSTEP_Out_reg[477]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_awaddr\(20),
      Q => \^lockstep_out\(643),
      R => Reset
    );
\LOCKSTEP_Out_reg[478]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_awaddr\(19),
      Q => \^lockstep_out\(644),
      R => Reset
    );
\LOCKSTEP_Out_reg[479]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_awaddr\(18),
      Q => \^lockstep_out\(645),
      R => Reset
    );
\LOCKSTEP_Out_reg[480]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_awaddr\(17),
      Q => \^lockstep_out\(646),
      R => Reset
    );
\LOCKSTEP_Out_reg[481]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_awaddr\(16),
      Q => \^lockstep_out\(647),
      R => Reset
    );
\LOCKSTEP_Out_reg[482]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_awaddr\(15),
      Q => \^lockstep_out\(648),
      R => Reset
    );
\LOCKSTEP_Out_reg[483]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_awaddr\(14),
      Q => \^lockstep_out\(649),
      R => Reset
    );
\LOCKSTEP_Out_reg[484]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_awaddr\(13),
      Q => \^lockstep_out\(650),
      R => Reset
    );
\LOCKSTEP_Out_reg[485]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_awaddr\(12),
      Q => \^lockstep_out\(651),
      R => Reset
    );
\LOCKSTEP_Out_reg[486]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_awaddr\(11),
      Q => \^lockstep_out\(652),
      R => Reset
    );
\LOCKSTEP_Out_reg[487]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_awaddr\(10),
      Q => \^lockstep_out\(653),
      R => Reset
    );
\LOCKSTEP_Out_reg[488]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_awaddr\(9),
      Q => \^lockstep_out\(654),
      R => Reset
    );
\LOCKSTEP_Out_reg[489]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_awaddr\(8),
      Q => \^lockstep_out\(655),
      R => Reset
    );
\LOCKSTEP_Out_reg[490]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_awaddr\(7),
      Q => \^lockstep_out\(656),
      R => Reset
    );
\LOCKSTEP_Out_reg[491]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_awaddr\(6),
      Q => \^lockstep_out\(657),
      R => Reset
    );
\LOCKSTEP_Out_reg[492]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_awaddr\(5),
      Q => \^lockstep_out\(658),
      R => Reset
    );
\LOCKSTEP_Out_reg[493]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_awaddr\(4),
      Q => \^lockstep_out\(659),
      R => Reset
    );
\LOCKSTEP_Out_reg[494]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_awaddr\(3),
      Q => \^lockstep_out\(660),
      R => Reset
    );
\LOCKSTEP_Out_reg[495]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_awaddr\(2),
      Q => \^lockstep_out\(661),
      R => Reset
    );
\LOCKSTEP_Out_reg[496]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_araddr\(1),
      Q => \^lockstep_out\(662),
      R => Reset
    );
\LOCKSTEP_Out_reg[497]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_araddr\(0),
      Q => \^lockstep_out\(663),
      R => Reset
    );
\LOCKSTEP_Out_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^instr_addr\(0),
      Q => \^lockstep_out\(4),
      R => Reset
    );
\LOCKSTEP_Out_reg[539]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => '1',
      Q => \^lockstep_out\(542),
      R => Reset
    );
\LOCKSTEP_Out_reg[555]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_awvalid\,
      Q => \^lockstep_out\(555),
      R => Reset
    );
\LOCKSTEP_Out_reg[556]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_wdata\(31),
      Q => \^lockstep_out\(556),
      R => Reset
    );
\LOCKSTEP_Out_reg[557]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_wdata\(30),
      Q => \^lockstep_out\(557),
      R => Reset
    );
\LOCKSTEP_Out_reg[558]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_wdata\(29),
      Q => \^lockstep_out\(558),
      R => Reset
    );
\LOCKSTEP_Out_reg[559]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_wdata\(28),
      Q => \^lockstep_out\(559),
      R => Reset
    );
\LOCKSTEP_Out_reg[560]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_wdata\(27),
      Q => \^lockstep_out\(560),
      R => Reset
    );
\LOCKSTEP_Out_reg[561]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_wdata\(26),
      Q => \^lockstep_out\(561),
      R => Reset
    );
\LOCKSTEP_Out_reg[562]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_wdata\(25),
      Q => \^lockstep_out\(562),
      R => Reset
    );
\LOCKSTEP_Out_reg[563]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_wdata\(24),
      Q => \^lockstep_out\(563),
      R => Reset
    );
\LOCKSTEP_Out_reg[564]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_wdata\(23),
      Q => \^lockstep_out\(564),
      R => Reset
    );
\LOCKSTEP_Out_reg[565]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_wdata\(22),
      Q => \^lockstep_out\(565),
      R => Reset
    );
\LOCKSTEP_Out_reg[566]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_wdata\(21),
      Q => \^lockstep_out\(566),
      R => Reset
    );
\LOCKSTEP_Out_reg[567]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_wdata\(20),
      Q => \^lockstep_out\(567),
      R => Reset
    );
\LOCKSTEP_Out_reg[568]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_wdata\(19),
      Q => \^lockstep_out\(568),
      R => Reset
    );
\LOCKSTEP_Out_reg[569]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_wdata\(18),
      Q => \^lockstep_out\(569),
      R => Reset
    );
\LOCKSTEP_Out_reg[570]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_wdata\(17),
      Q => \^lockstep_out\(570),
      R => Reset
    );
\LOCKSTEP_Out_reg[571]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_wdata\(16),
      Q => \^lockstep_out\(571),
      R => Reset
    );
\LOCKSTEP_Out_reg[572]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_wdata\(15),
      Q => \^lockstep_out\(572),
      R => Reset
    );
\LOCKSTEP_Out_reg[573]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_wdata\(14),
      Q => \^lockstep_out\(573),
      R => Reset
    );
\LOCKSTEP_Out_reg[574]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_wdata\(13),
      Q => \^lockstep_out\(574),
      R => Reset
    );
\LOCKSTEP_Out_reg[575]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_wdata\(12),
      Q => \^lockstep_out\(575),
      R => Reset
    );
\LOCKSTEP_Out_reg[576]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_wdata\(11),
      Q => \^lockstep_out\(576),
      R => Reset
    );
\LOCKSTEP_Out_reg[577]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_wdata\(10),
      Q => \^lockstep_out\(577),
      R => Reset
    );
\LOCKSTEP_Out_reg[578]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_wdata\(9),
      Q => \^lockstep_out\(578),
      R => Reset
    );
\LOCKSTEP_Out_reg[579]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_wdata\(8),
      Q => \^lockstep_out\(579),
      R => Reset
    );
\LOCKSTEP_Out_reg[580]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_wdata\(7),
      Q => \^lockstep_out\(580),
      R => Reset
    );
\LOCKSTEP_Out_reg[581]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_wdata\(6),
      Q => \^lockstep_out\(581),
      R => Reset
    );
\LOCKSTEP_Out_reg[582]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_wdata\(5),
      Q => \^lockstep_out\(582),
      R => Reset
    );
\LOCKSTEP_Out_reg[583]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_wdata\(4),
      Q => \^lockstep_out\(583),
      R => Reset
    );
\LOCKSTEP_Out_reg[584]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_wdata\(3),
      Q => \^lockstep_out\(584),
      R => Reset
    );
\LOCKSTEP_Out_reg[585]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_wdata\(2),
      Q => \^lockstep_out\(585),
      R => Reset
    );
\LOCKSTEP_Out_reg[586]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_wdata\(1),
      Q => \^lockstep_out\(586),
      R => Reset
    );
\LOCKSTEP_Out_reg[587]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_wdata\(0),
      Q => \^lockstep_out\(587),
      R => Reset
    );
\LOCKSTEP_Out_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^instr_addr\(1),
      Q => \^lockstep_out\(5),
      R => Reset
    );
\LOCKSTEP_Out_reg[620]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_wstrb\(3),
      Q => \^lockstep_out\(620),
      R => Reset
    );
\LOCKSTEP_Out_reg[621]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_wstrb\(2),
      Q => \^lockstep_out\(621),
      R => Reset
    );
\LOCKSTEP_Out_reg[622]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_wstrb\(1),
      Q => \^lockstep_out\(622),
      R => Reset
    );
\LOCKSTEP_Out_reg[623]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_wstrb\(0),
      Q => \^lockstep_out\(623),
      R => Reset
    );
\LOCKSTEP_Out_reg[629]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_wvalid\,
      Q => \^lockstep_out\(629),
      R => Reset
    );
\LOCKSTEP_Out_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_addr\(0),
      Q => \^lockstep_out\(68),
      R => Reset
    );
\LOCKSTEP_Out_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_addr\(1),
      Q => \^lockstep_out\(69),
      R => Reset
    );
\LOCKSTEP_Out_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^instr_addr\(2),
      Q => \^lockstep_out\(6),
      R => Reset
    );
\LOCKSTEP_Out_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_addr\(2),
      Q => \^lockstep_out\(70),
      R => Reset
    );
\LOCKSTEP_Out_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_addr\(3),
      Q => \^lockstep_out\(71),
      R => Reset
    );
\LOCKSTEP_Out_reg[721]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_arvalid\,
      Q => \^lockstep_out\(721),
      R => Reset
    );
\LOCKSTEP_Out_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_addr\(4),
      Q => \^lockstep_out\(72),
      R => Reset
    );
\LOCKSTEP_Out_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_addr\(5),
      Q => \^lockstep_out\(73),
      R => Reset
    );
\LOCKSTEP_Out_reg[74]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_addr\(6),
      Q => \^lockstep_out\(74),
      R => Reset
    );
\LOCKSTEP_Out_reg[75]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_addr\(7),
      Q => \^lockstep_out\(75),
      R => Reset
    );
\LOCKSTEP_Out_reg[76]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_addr\(8),
      Q => \^lockstep_out\(76),
      R => Reset
    );
\LOCKSTEP_Out_reg[77]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_addr\(9),
      Q => \^lockstep_out\(77),
      R => Reset
    );
\LOCKSTEP_Out_reg[78]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_addr\(10),
      Q => \^lockstep_out\(78),
      R => Reset
    );
\LOCKSTEP_Out_reg[79]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_addr\(11),
      Q => \^lockstep_out\(79),
      R => Reset
    );
\LOCKSTEP_Out_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^instr_addr\(3),
      Q => \^lockstep_out\(7),
      R => Reset
    );
\LOCKSTEP_Out_reg[80]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_addr\(12),
      Q => \^lockstep_out\(80),
      R => Reset
    );
\LOCKSTEP_Out_reg[81]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_addr\(13),
      Q => \^lockstep_out\(81),
      R => Reset
    );
\LOCKSTEP_Out_reg[82]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_addr\(14),
      Q => \^lockstep_out\(82),
      R => Reset
    );
\LOCKSTEP_Out_reg[83]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_addr\(15),
      Q => \^lockstep_out\(83),
      R => Reset
    );
\LOCKSTEP_Out_reg[84]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_addr\(16),
      Q => \^lockstep_out\(84),
      R => Reset
    );
\LOCKSTEP_Out_reg[85]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_addr\(17),
      Q => \^lockstep_out\(85),
      R => Reset
    );
\LOCKSTEP_Out_reg[86]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_addr\(18),
      Q => \^lockstep_out\(86),
      R => Reset
    );
\LOCKSTEP_Out_reg[87]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_addr\(19),
      Q => \^lockstep_out\(87),
      R => Reset
    );
\LOCKSTEP_Out_reg[88]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_addr\(20),
      Q => \^lockstep_out\(88),
      R => Reset
    );
\LOCKSTEP_Out_reg[89]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_addr\(21),
      Q => \^lockstep_out\(89),
      R => Reset
    );
\LOCKSTEP_Out_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^instr_addr\(4),
      Q => \^lockstep_out\(8),
      R => Reset
    );
\LOCKSTEP_Out_reg[90]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_addr\(22),
      Q => \^lockstep_out\(90),
      R => Reset
    );
\LOCKSTEP_Out_reg[91]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_addr\(23),
      Q => \^lockstep_out\(91),
      R => Reset
    );
\LOCKSTEP_Out_reg[92]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_addr\(24),
      Q => \^lockstep_out\(92),
      R => Reset
    );
\LOCKSTEP_Out_reg[93]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_addr\(25),
      Q => \^lockstep_out\(93),
      R => Reset
    );
\LOCKSTEP_Out_reg[94]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_addr\(26),
      Q => \^lockstep_out\(94),
      R => Reset
    );
\LOCKSTEP_Out_reg[95]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_addr\(27),
      Q => \^lockstep_out\(95),
      R => Reset
    );
\LOCKSTEP_Out_reg[96]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_addr\(28),
      Q => \^lockstep_out\(96),
      R => Reset
    );
\LOCKSTEP_Out_reg[97]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_addr\(29),
      Q => \^lockstep_out\(97),
      R => Reset
    );
\LOCKSTEP_Out_reg[98]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_addr\(30),
      Q => \^lockstep_out\(98),
      R => Reset
    );
\LOCKSTEP_Out_reg[99]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_addr\(31),
      Q => \^lockstep_out\(99),
      R => Reset
    );
\LOCKSTEP_Out_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^instr_addr\(5),
      Q => \^lockstep_out\(9),
      R => Reset
    );
MicroBlaze_Core_I: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze_Core
     port map (
      Clk => Clk,
      Config_Reg_En => \Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Config_Reg_En\,
      D(512) => \^trace_mb_halted\,
      D(511) => \^ifetch\,
      D(510) => \^i_as\,
      D(509) => \^instr_addr\(0),
      D(508) => \^instr_addr\(1),
      D(507) => \^instr_addr\(2),
      D(506) => \^instr_addr\(3),
      D(505) => \^instr_addr\(4),
      D(504) => \^instr_addr\(5),
      D(503) => \^instr_addr\(6),
      D(502) => \^instr_addr\(7),
      D(501) => \^instr_addr\(8),
      D(500) => \^instr_addr\(9),
      D(499) => \^instr_addr\(10),
      D(498) => \^instr_addr\(11),
      D(497) => \^instr_addr\(12),
      D(496) => \^instr_addr\(13),
      D(495) => \^instr_addr\(14),
      D(494) => \^instr_addr\(15),
      D(493) => \^instr_addr\(16),
      D(492) => \^instr_addr\(17),
      D(491) => \^instr_addr\(18),
      D(490) => \^instr_addr\(19),
      D(489) => \^instr_addr\(20),
      D(488) => \^instr_addr\(21),
      D(487) => \^instr_addr\(22),
      D(486) => \^instr_addr\(23),
      D(485) => \^instr_addr\(24),
      D(484) => \^instr_addr\(25),
      D(483) => \^instr_addr\(26),
      D(482) => \^instr_addr\(27),
      D(481) => \^instr_addr\(28),
      D(480) => \^instr_addr\(29),
      D(479) => \^instr_addr\(30),
      D(478) => \^instr_addr\(31),
      D(477) => \^data_addr\(0),
      D(476) => \^data_addr\(1),
      D(475) => \^data_addr\(2),
      D(474) => \^data_addr\(3),
      D(473) => \^data_addr\(4),
      D(472) => \^data_addr\(5),
      D(471) => \^data_addr\(6),
      D(470) => \^data_addr\(7),
      D(469) => \^data_addr\(8),
      D(468) => \^data_addr\(9),
      D(467) => \^data_addr\(10),
      D(466) => \^data_addr\(11),
      D(465) => \^data_addr\(12),
      D(464) => \^data_addr\(13),
      D(463) => \^data_addr\(14),
      D(462) => \^data_addr\(15),
      D(461) => \^data_addr\(16),
      D(460) => \^data_addr\(17),
      D(459) => \^data_addr\(18),
      D(458) => \^data_addr\(19),
      D(457) => \^data_addr\(20),
      D(456) => \^data_addr\(21),
      D(455) => \^data_addr\(22),
      D(454) => \^data_addr\(23),
      D(453) => \^data_addr\(24),
      D(452) => \^data_addr\(25),
      D(451) => \^data_addr\(26),
      D(450) => \^data_addr\(27),
      D(449) => \^data_addr\(28),
      D(448) => \^data_addr\(29),
      D(447) => \^data_addr\(30),
      D(446) => \^data_addr\(31),
      D(445) => \^data_write\(0),
      D(444) => \^data_write\(1),
      D(443) => \^data_write\(2),
      D(442) => \^data_write\(3),
      D(441) => \^data_write\(4),
      D(440) => \^data_write\(5),
      D(439) => \^data_write\(6),
      D(438) => \^data_write\(7),
      D(437) => \^data_write\(8),
      D(436) => \^data_write\(9),
      D(435) => \^data_write\(10),
      D(434) => \^data_write\(11),
      D(433) => \^data_write\(12),
      D(432) => \^data_write\(13),
      D(431) => \^data_write\(14),
      D(430) => \^data_write\(15),
      D(429) => \^data_write\(16),
      D(428) => \^data_write\(17),
      D(427) => \^data_write\(18),
      D(426) => \^data_write\(19),
      D(425) => \^data_write\(20),
      D(424) => \^data_write\(21),
      D(423) => \^data_write\(22),
      D(422) => \^data_write\(23),
      D(421) => \^data_write\(24),
      D(420) => \^data_write\(25),
      D(419) => \^data_write\(26),
      D(418) => \^data_write\(27),
      D(417) => \^data_write\(28),
      D(416) => \^data_write\(29),
      D(415) => \^data_write\(30),
      D(414) => \^data_write\(31),
      D(413) => \^d_as\,
      D(412) => \^read_strobe\,
      D(411) => \^write_strobe\,
      D(410) => \^byte_enable\(0),
      D(409) => \^byte_enable\(1),
      D(408) => \^byte_enable\(2),
      D(407) => \^byte_enable\(3),
      D(406 downto 403) => \^m_axi_dp_araddr\(31 downto 28),
      D(402 downto 377) => \^m_axi_dp_awaddr\(27 downto 2),
      D(376 downto 375) => \^m_axi_dp_araddr\(1 downto 0),
      D(374) => \^m_axi_dp_awvalid\,
      D(373 downto 342) => \^m_axi_dp_wdata\(31 downto 0),
      D(341 downto 338) => \^m_axi_dp_wstrb\(3 downto 0),
      D(337) => \^m_axi_dp_wvalid\,
      D(336) => \^m_axi_dp_arvalid\,
      D(335 downto 306) => \^m_axi_ic_araddr\(31 downto 2),
      D(305) => \^m_axi_ic_arlen\(1),
      D(304) => \^m_axi_ic_arburst\(1),
      D(303) => \^m_axi_ic_arcache\(3),
      D(302) => \^m_axi_ic_arvalid\,
      D(301) => \^m_axi_ic_rready\,
      D(300 downto 269) => \^m_axi_dc_awaddr\(31 downto 0),
      D(268) => \^m_axi_dc_awvalid\,
      D(267 downto 236) => \^m_axi_dc_wdata\(31 downto 0),
      D(235 downto 232) => \^m_axi_dc_wstrb\(3 downto 0),
      D(231) => \^m_axi_dc_wlast\,
      D(230) => \^m_axi_dc_wvalid\,
      D(229 downto 200) => \^m_axi_dc_araddr\(31 downto 2),
      D(199) => \^m_axi_dc_arlen\(1),
      D(198 downto 197) => \^m_axi_dc_arburst\(1 downto 0),
      D(196) => \^m_axi_dc_arcache\(3),
      D(195) => \^m_axi_dc_arvalid\,
      D(194) => \^trace_instruction\(0),
      D(193) => \^trace_instruction\(1),
      D(192) => \^trace_instruction\(2),
      D(191) => \^trace_instruction\(3),
      D(190) => \^trace_instruction\(4),
      D(189) => \^trace_instruction\(5),
      D(188) => \^trace_instruction\(6),
      D(187) => \^trace_instruction\(7),
      D(186) => \^trace_instruction\(8),
      D(185) => \^trace_instruction\(9),
      D(184) => \^trace_instruction\(10),
      D(183) => \^trace_instruction\(11),
      D(182) => \^trace_instruction\(12),
      D(181) => \^trace_instruction\(13),
      D(180) => \^trace_instruction\(14),
      D(179) => \^trace_instruction\(15),
      D(178) => \^trace_instruction\(16),
      D(177) => \^trace_instruction\(17),
      D(176) => \^trace_instruction\(18),
      D(175) => \^trace_instruction\(19),
      D(174) => \^trace_instruction\(20),
      D(173) => \^trace_instruction\(21),
      D(172) => \^trace_instruction\(22),
      D(171) => \^trace_instruction\(23),
      D(170) => \^trace_instruction\(24),
      D(169) => \^trace_instruction\(25),
      D(168) => \^trace_instruction\(26),
      D(167) => \^trace_instruction\(27),
      D(166) => \^trace_instruction\(28),
      D(165) => \^trace_instruction\(29),
      D(164) => \^trace_instruction\(30),
      D(163) => \^trace_instruction\(31),
      D(162) => \^trace_valid_instr\,
      D(161) => \^trace_pc\(0),
      D(160) => \^trace_pc\(1),
      D(159) => \^trace_pc\(2),
      D(158) => \^trace_pc\(3),
      D(157) => \^trace_pc\(4),
      D(156) => \^trace_pc\(5),
      D(155) => \^trace_pc\(6),
      D(154) => \^trace_pc\(7),
      D(153) => \^trace_pc\(8),
      D(152) => \^trace_pc\(9),
      D(151) => \^trace_pc\(10),
      D(150) => \^trace_pc\(11),
      D(149) => \^trace_pc\(12),
      D(148) => \^trace_pc\(13),
      D(147) => \^trace_pc\(14),
      D(146) => \^trace_pc\(15),
      D(145) => \^trace_pc\(16),
      D(144) => \^trace_pc\(17),
      D(143) => \^trace_pc\(18),
      D(142) => \^trace_pc\(19),
      D(141) => \^trace_pc\(20),
      D(140) => \^trace_pc\(21),
      D(139) => \^trace_pc\(22),
      D(138) => \^trace_pc\(23),
      D(137) => \^trace_pc\(24),
      D(136) => \^trace_pc\(25),
      D(135) => \^trace_pc\(26),
      D(134) => \^trace_pc\(27),
      D(133) => \^trace_pc\(28),
      D(132) => \^trace_pc\(29),
      D(131) => \^trace_pc\(30),
      D(130) => \^trace_pc\(31),
      D(129) => \^trace_reg_write\,
      D(128) => \^trace_reg_addr\(0),
      D(127) => \^trace_reg_addr\(1),
      D(126) => \^trace_reg_addr\(2),
      D(125) => \^trace_reg_addr\(3),
      D(124) => \^trace_reg_addr\(4),
      D(123) => \^trace_msr_reg\(7),
      D(122) => \^trace_msr_reg\(9),
      D(121) => \^trace_msr_reg\(11),
      D(120) => \^trace_msr_reg\(12),
      D(119) => \^trace_msr_reg\(13),
      D(118) => \^trace_new_reg_value\(0),
      D(117) => \^trace_new_reg_value\(1),
      D(116) => \^trace_new_reg_value\(2),
      D(115) => \^trace_new_reg_value\(3),
      D(114) => \^trace_new_reg_value\(4),
      D(113) => \^trace_new_reg_value\(5),
      D(112) => \^trace_new_reg_value\(6),
      D(111) => \^trace_new_reg_value\(7),
      D(110) => \^trace_new_reg_value\(8),
      D(109) => \^trace_new_reg_value\(9),
      D(108) => \^trace_new_reg_value\(10),
      D(107) => \^trace_new_reg_value\(11),
      D(106) => \^trace_new_reg_value\(12),
      D(105) => \^trace_new_reg_value\(13),
      D(104) => \^trace_new_reg_value\(14),
      D(103) => \^trace_new_reg_value\(15),
      D(102) => \^trace_new_reg_value\(16),
      D(101) => \^trace_new_reg_value\(17),
      D(100) => \^trace_new_reg_value\(18),
      D(99) => \^trace_new_reg_value\(19),
      D(98) => \^trace_new_reg_value\(20),
      D(97) => \^trace_new_reg_value\(21),
      D(96) => \^trace_new_reg_value\(22),
      D(95) => \^trace_new_reg_value\(23),
      D(94) => \^trace_new_reg_value\(24),
      D(93) => \^trace_new_reg_value\(25),
      D(92) => \^trace_new_reg_value\(26),
      D(91) => \^trace_new_reg_value\(27),
      D(90) => \^trace_new_reg_value\(28),
      D(89) => \^trace_new_reg_value\(29),
      D(88) => \^trace_new_reg_value\(30),
      D(87) => \^trace_new_reg_value\(31),
      D(86) => \^trace_exception_taken\,
      D(85) => \^trace_exception_kind\(1),
      D(84) => \^trace_exception_kind\(3),
      D(83) => \^trace_exception_kind\(4),
      D(82) => \^trace_jump_taken\,
      D(81) => \^trace_delay_slot\,
      D(80) => \^trace_data_address\(0),
      D(79) => \^trace_data_address\(1),
      D(78) => \^trace_data_address\(2),
      D(77) => \^trace_data_address\(3),
      D(76) => \^trace_data_address\(4),
      D(75) => \^trace_data_address\(5),
      D(74) => \^trace_data_address\(6),
      D(73) => \^trace_data_address\(7),
      D(72) => \^trace_data_address\(8),
      D(71) => \^trace_data_address\(9),
      D(70) => \^trace_data_address\(10),
      D(69) => \^trace_data_address\(11),
      D(68) => \^trace_data_address\(12),
      D(67) => \^trace_data_address\(13),
      D(66) => \^trace_data_address\(14),
      D(65) => \^trace_data_address\(15),
      D(64) => \^trace_data_address\(16),
      D(63) => \^trace_data_address\(17),
      D(62) => \^trace_data_address\(18),
      D(61) => \^trace_data_address\(19),
      D(60) => \^trace_data_address\(20),
      D(59) => \^trace_data_address\(21),
      D(58) => \^trace_data_address\(22),
      D(57) => \^trace_data_address\(23),
      D(56) => \^trace_data_address\(24),
      D(55) => \^trace_data_address\(25),
      D(54) => \^trace_data_address\(26),
      D(53) => \^trace_data_address\(27),
      D(52) => \^trace_data_address\(28),
      D(51) => \^trace_data_address\(29),
      D(50) => \^trace_data_address\(30),
      D(49) => \^trace_data_address\(31),
      D(48) => \^trace_data_write_value\(0),
      D(47) => \^trace_data_write_value\(1),
      D(46) => \^trace_data_write_value\(2),
      D(45) => \^trace_data_write_value\(3),
      D(44) => \^trace_data_write_value\(4),
      D(43) => \^trace_data_write_value\(5),
      D(42) => \^trace_data_write_value\(6),
      D(41) => \^trace_data_write_value\(7),
      D(40) => \^trace_data_write_value\(8),
      D(39) => \^trace_data_write_value\(9),
      D(38) => \^trace_data_write_value\(10),
      D(37) => \^trace_data_write_value\(11),
      D(36) => \^trace_data_write_value\(12),
      D(35) => \^trace_data_write_value\(13),
      D(34) => \^trace_data_write_value\(14),
      D(33) => \^trace_data_write_value\(15),
      D(32) => \^trace_data_write_value\(16),
      D(31) => \^trace_data_write_value\(17),
      D(30) => \^trace_data_write_value\(18),
      D(29) => \^trace_data_write_value\(19),
      D(28) => \^trace_data_write_value\(20),
      D(27) => \^trace_data_write_value\(21),
      D(26) => \^trace_data_write_value\(22),
      D(25) => \^trace_data_write_value\(23),
      D(24) => \^trace_data_write_value\(24),
      D(23) => \^trace_data_write_value\(25),
      D(22) => \^trace_data_write_value\(26),
      D(21) => \^trace_data_write_value\(27),
      D(20) => \^trace_data_write_value\(28),
      D(19) => \^trace_data_write_value\(29),
      D(18) => \^trace_data_write_value\(30),
      D(17) => \^trace_data_write_value\(31),
      D(16) => \^trace_data_byte_enable\(0),
      D(15) => \^trace_data_byte_enable\(1),
      D(14) => \^trace_data_byte_enable\(2),
      D(13) => \^trace_data_byte_enable\(3),
      D(12) => \^trace_data_access\,
      D(11) => \^trace_data_read\,
      D(10) => \^trace_data_write\,
      D(9) => \^trace_dcache_req\,
      D(8) => \^trace_dcache_hit\,
      D(7) => \^trace_dcache_rdy\,
      D(6) => \^trace_dcache_read\,
      D(5) => \^trace_icache_req\,
      D(4) => \^trace_icache_hit\,
      D(3) => \^trace_icache_rdy\,
      D(2) => \^trace_of_piperun\,
      D(1) => \^trace_ex_piperun\,
      D(0) => \^trace_mem_piperun\,
      DReady => DReady,
      DWait => DWait,
      Data_Read(0 to 31) => Data_Read(0 to 31),
      Data_Read_Reg_En => \Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Data_Read_Reg_En\,
      Dbg_Capture => Dbg_Capture,
      Dbg_Clk => Dbg_Clk,
      Dbg_Reg_En(0 to 7) => Dbg_Reg_En(0 to 7),
      Dbg_Shift => Dbg_Shift,
      Dbg_Stop => Dbg_Stop,
      Dbg_TDI => Dbg_TDI,
      Dbg_TDO => Dbg_TDO,
      Dbg_Trig_Ack_In(1) => Dbg_Trig_Ack_In(0),
      Dbg_Trig_Ack_In(0) => Dbg_Trig_Ack_In(1),
      Dbg_Trig_Ack_Out(1) => \^dbg_trig_ack_out\(0),
      Dbg_Trig_Ack_Out(0) => \^dbg_trig_ack_out\(1),
      Dbg_Trig_In(1) => \^dbg_trig_in\(0),
      Dbg_Trig_In(0) => \^dbg_trig_in\(1),
      Dbg_Trig_Out(1) => Dbg_Trig_Out(0),
      Dbg_Trig_Out(0) => Dbg_Trig_Out(1),
      Dbg_Update => Dbg_Update,
      Debug_Rst => \^debug_rst\,
      Hibernate => Hibernate,
      IReady => IReady,
      Instr(0 to 31) => Instr(0 to 31),
      Interrupt => Interrupt,
      LOCKSTEP_Master_Out(40) => \^lockstep_master_out\(1),
      LOCKSTEP_Master_Out(39) => \^lockstep_master_out\(3),
      LOCKSTEP_Master_Out(38) => \^lockstep_master_out\(4),
      LOCKSTEP_Master_Out(37) => \^lockstep_master_out\(5),
      LOCKSTEP_Master_Out(36) => \^lockstep_master_out\(6),
      LOCKSTEP_Master_Out(35) => \^lockstep_master_out\(7),
      LOCKSTEP_Master_Out(34) => \^dbg_wakeup\,
      LOCKSTEP_Master_Out(33) => \^dbg_continue\,
      LOCKSTEP_Master_Out(32) => \^lockstep_master_out\(13),
      LOCKSTEP_Master_Out(31) => \^lockstep_master_out\(15),
      LOCKSTEP_Master_Out(30) => \^lockstep_master_out\(16),
      LOCKSTEP_Master_Out(29) => \^lockstep_master_out\(17),
      LOCKSTEP_Master_Out(28) => \^lockstep_master_out\(18),
      LOCKSTEP_Master_Out(27) => \^lockstep_master_out\(19),
      LOCKSTEP_Master_Out(26) => \^lockstep_master_out\(20),
      LOCKSTEP_Master_Out(25) => \^lockstep_master_out\(21),
      LOCKSTEP_Master_Out(24) => \^lockstep_master_out\(22),
      LOCKSTEP_Master_Out(23) => \^lockstep_master_out\(23),
      LOCKSTEP_Master_Out(22) => \^lockstep_master_out\(24),
      LOCKSTEP_Master_Out(21) => \^lockstep_master_out\(25),
      LOCKSTEP_Master_Out(20) => \^lockstep_master_out\(26),
      LOCKSTEP_Master_Out(19) => \^lockstep_master_out\(27),
      LOCKSTEP_Master_Out(18) => \^lockstep_master_out\(28),
      LOCKSTEP_Master_Out(17) => \^lockstep_master_out\(29),
      LOCKSTEP_Master_Out(16) => \^lockstep_master_out\(30),
      LOCKSTEP_Master_Out(15) => \^lockstep_master_out\(31),
      LOCKSTEP_Master_Out(14) => \^lockstep_master_out\(32),
      LOCKSTEP_Master_Out(13) => \^lockstep_master_out\(33),
      LOCKSTEP_Master_Out(12) => \^lockstep_master_out\(34),
      LOCKSTEP_Master_Out(11) => \^lockstep_master_out\(35),
      LOCKSTEP_Master_Out(10) => \^lockstep_master_out\(36),
      LOCKSTEP_Master_Out(9) => \^lockstep_master_out\(37),
      LOCKSTEP_Master_Out(8) => \^lockstep_master_out\(38),
      LOCKSTEP_Master_Out(7) => \^lockstep_master_out\(39),
      LOCKSTEP_Master_Out(6) => \^lockstep_master_out\(40),
      LOCKSTEP_Master_Out(5) => \^lockstep_master_out\(41),
      LOCKSTEP_Master_Out(4) => \^lockstep_master_out\(42),
      LOCKSTEP_Master_Out(3) => \^lockstep_master_out\(43),
      LOCKSTEP_Master_Out(2) => \^lockstep_master_out\(44),
      LOCKSTEP_Master_Out(1) => \^lockstep_master_out\(45),
      LOCKSTEP_Master_Out(0) => \^lockstep_master_out\(46),
      M_AXI_DC_ARREADY => M_AXI_DC_ARREADY,
      M_AXI_DC_AWREADY => M_AXI_DC_AWREADY,
      M_AXI_DC_BVALID => M_AXI_DC_BVALID,
      M_AXI_DC_RDATA(31 downto 0) => M_AXI_DC_RDATA(31 downto 0),
      M_AXI_DC_RLAST => M_AXI_DC_RLAST,
      M_AXI_DC_RVALID => M_AXI_DC_RVALID,
      M_AXI_DC_WREADY => M_AXI_DC_WREADY,
      M_AXI_DP_ARREADY => M_AXI_DP_ARREADY,
      M_AXI_DP_AWREADY => M_AXI_DP_AWREADY,
      M_AXI_DP_BVALID => M_AXI_DP_BVALID,
      M_AXI_DP_RDATA(31 downto 0) => M_AXI_DP_RDATA(31 downto 0),
      M_AXI_DP_RVALID => M_AXI_DP_RVALID,
      M_AXI_DP_WREADY => M_AXI_DP_WREADY,
      M_AXI_IC_ARREADY => M_AXI_IC_ARREADY,
      M_AXI_IC_RDATA(31 downto 0) => M_AXI_IC_RDATA(31 downto 0),
      M_AXI_IC_RLAST => M_AXI_IC_RLAST,
      M_AXI_IC_RVALID => M_AXI_IC_RVALID,
      Mb_Reset => Mb_Reset,
      Pause => Pause,
      Pause_Ack => Pause_Ack,
      Reset => Reset,
      Reset_Mode(0 to 1) => Reset_Mode(0 to 1),
      Scan_En => Scan_En,
      Scan_Reset => Scan_Reset,
      Scan_Reset_Sel => Scan_Reset_Sel,
      \Serial_Dbg_Intf.control_reg_reg[8]\ => MicroBlaze_Core_I_n_559,
      Sleep => Sleep,
      Status_Reg_En => \Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Status_Reg_En\,
      Suspend => Suspend,
      Wakeup(0 to 1) => Wakeup(0 to 1)
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    Clk : in STD_LOGIC;
    Reset : in STD_LOGIC;
    Interrupt : in STD_LOGIC;
    Interrupt_Address : in STD_LOGIC_VECTOR ( 0 to 31 );
    Interrupt_Ack : out STD_LOGIC_VECTOR ( 0 to 1 );
    Instr_Addr : out STD_LOGIC_VECTOR ( 0 to 31 );
    Instr : in STD_LOGIC_VECTOR ( 0 to 31 );
    IFetch : out STD_LOGIC;
    I_AS : out STD_LOGIC;
    IReady : in STD_LOGIC;
    IWAIT : in STD_LOGIC;
    ICE : in STD_LOGIC;
    IUE : in STD_LOGIC;
    Data_Addr : out STD_LOGIC_VECTOR ( 0 to 31 );
    Data_Read : in STD_LOGIC_VECTOR ( 0 to 31 );
    Data_Write : out STD_LOGIC_VECTOR ( 0 to 31 );
    D_AS : out STD_LOGIC;
    Read_Strobe : out STD_LOGIC;
    Write_Strobe : out STD_LOGIC;
    DReady : in STD_LOGIC;
    DWait : in STD_LOGIC;
    DCE : in STD_LOGIC;
    DUE : in STD_LOGIC;
    Byte_Enable : out STD_LOGIC_VECTOR ( 0 to 3 );
    M_AXI_DP_AWADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_DP_AWPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_DP_AWVALID : out STD_LOGIC;
    M_AXI_DP_AWREADY : in STD_LOGIC;
    M_AXI_DP_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_DP_WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_DP_WVALID : out STD_LOGIC;
    M_AXI_DP_WREADY : in STD_LOGIC;
    M_AXI_DP_BRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_DP_BVALID : in STD_LOGIC;
    M_AXI_DP_BREADY : out STD_LOGIC;
    M_AXI_DP_ARADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_DP_ARPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_DP_ARVALID : out STD_LOGIC;
    M_AXI_DP_ARREADY : in STD_LOGIC;
    M_AXI_DP_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_DP_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_DP_RVALID : in STD_LOGIC;
    M_AXI_DP_RREADY : out STD_LOGIC;
    Dbg_Clk : in STD_LOGIC;
    Dbg_TDI : in STD_LOGIC;
    Dbg_TDO : out STD_LOGIC;
    Dbg_Reg_En : in STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Shift : in STD_LOGIC;
    Dbg_Capture : in STD_LOGIC;
    Dbg_Update : in STD_LOGIC;
    Debug_Rst : in STD_LOGIC;
    Dbg_Disable : in STD_LOGIC;
    M_AXI_IC_AWID : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_IC_AWADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_IC_AWLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    M_AXI_IC_AWSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_IC_AWBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_IC_AWLOCK : out STD_LOGIC;
    M_AXI_IC_AWCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_IC_AWPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_IC_AWQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_IC_AWVALID : out STD_LOGIC;
    M_AXI_IC_AWREADY : in STD_LOGIC;
    M_AXI_IC_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_IC_WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_IC_WLAST : out STD_LOGIC;
    M_AXI_IC_WVALID : out STD_LOGIC;
    M_AXI_IC_WREADY : in STD_LOGIC;
    M_AXI_IC_BID : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_IC_BRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_IC_BVALID : in STD_LOGIC;
    M_AXI_IC_BREADY : out STD_LOGIC;
    M_AXI_IC_ARID : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_IC_ARADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_IC_ARLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    M_AXI_IC_ARSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_IC_ARBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_IC_ARLOCK : out STD_LOGIC;
    M_AXI_IC_ARCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_IC_ARPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_IC_ARQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_IC_ARVALID : out STD_LOGIC;
    M_AXI_IC_ARREADY : in STD_LOGIC;
    M_AXI_IC_RID : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_IC_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_IC_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_IC_RLAST : in STD_LOGIC;
    M_AXI_IC_RVALID : in STD_LOGIC;
    M_AXI_IC_RREADY : out STD_LOGIC;
    M_AXI_DC_AWID : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_DC_AWADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_DC_AWLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    M_AXI_DC_AWSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_DC_AWBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_DC_AWLOCK : out STD_LOGIC;
    M_AXI_DC_AWCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_DC_AWPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_DC_AWQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_DC_AWVALID : out STD_LOGIC;
    M_AXI_DC_AWREADY : in STD_LOGIC;
    M_AXI_DC_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_DC_WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_DC_WLAST : out STD_LOGIC;
    M_AXI_DC_WVALID : out STD_LOGIC;
    M_AXI_DC_WREADY : in STD_LOGIC;
    M_AXI_DC_BRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_DC_BID : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_DC_BVALID : in STD_LOGIC;
    M_AXI_DC_BREADY : out STD_LOGIC;
    M_AXI_DC_ARID : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_DC_ARADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_DC_ARLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    M_AXI_DC_ARSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_DC_ARBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_DC_ARLOCK : out STD_LOGIC;
    M_AXI_DC_ARCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_DC_ARPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_DC_ARQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_DC_ARVALID : out STD_LOGIC;
    M_AXI_DC_ARREADY : in STD_LOGIC;
    M_AXI_DC_RID : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_DC_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_DC_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_DC_RLAST : in STD_LOGIC;
    M_AXI_DC_RVALID : in STD_LOGIC;
    M_AXI_DC_RREADY : out STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "design_1_microblaze_0_0,MicroBlaze,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "MicroBlaze,Vivado 2018.2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  signal NLW_U0_Dbg_ARREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_AWREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_BVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Continue_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Intr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_RVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Trace_Valid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_WREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Wakeup_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Hibernate_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M0_AXIS_TLAST_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M0_AXIS_TVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M10_AXIS_TLAST_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M10_AXIS_TVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M11_AXIS_TLAST_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M11_AXIS_TVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M12_AXIS_TLAST_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M12_AXIS_TVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M13_AXIS_TLAST_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M13_AXIS_TVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M14_AXIS_TLAST_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M14_AXIS_TVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M15_AXIS_TLAST_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M15_AXIS_TVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M1_AXIS_TLAST_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M1_AXIS_TVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M2_AXIS_TLAST_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M2_AXIS_TVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M3_AXIS_TLAST_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M3_AXIS_TVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M4_AXIS_TLAST_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M4_AXIS_TVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M5_AXIS_TLAST_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M5_AXIS_TVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M6_AXIS_TLAST_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M6_AXIS_TVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M7_AXIS_TLAST_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M7_AXIS_TVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M8_AXIS_TLAST_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M8_AXIS_TVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M9_AXIS_TLAST_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M9_AXIS_TVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_MB_Error_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_MB_Halted_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M_AXI_DC_ACREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M_AXI_DC_CDLAST_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M_AXI_DC_CDVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M_AXI_DC_CRVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M_AXI_DC_RACK_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M_AXI_DC_WACK_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M_AXI_DP_ARLOCK_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M_AXI_DP_AWLOCK_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M_AXI_DP_WLAST_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M_AXI_IC_ACREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M_AXI_IC_CDLAST_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M_AXI_IC_CDVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M_AXI_IC_CRVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M_AXI_IC_RACK_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M_AXI_IC_WACK_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M_AXI_IP_ARLOCK_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M_AXI_IP_ARVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M_AXI_IP_AWLOCK_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M_AXI_IP_AWVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M_AXI_IP_BREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M_AXI_IP_RREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M_AXI_IP_WLAST_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M_AXI_IP_WVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Pause_Ack_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S0_AXIS_TREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S10_AXIS_TREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S11_AXIS_TREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S12_AXIS_TREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S13_AXIS_TREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S14_AXIS_TREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S15_AXIS_TREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S1_AXIS_TREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S2_AXIS_TREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S3_AXIS_TREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S4_AXIS_TREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S5_AXIS_TREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S6_AXIS_TREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S7_AXIS_TREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S8_AXIS_TREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S9_AXIS_TREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Sleep_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Suspend_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Trace_DCache_Hit_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Trace_DCache_Rdy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Trace_DCache_Read_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Trace_DCache_Req_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Trace_Data_Access_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Trace_Data_Read_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Trace_Data_Write_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Trace_Delay_Slot_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Trace_EX_PipeRun_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Trace_Exception_Taken_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Trace_ICache_Hit_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Trace_ICache_Rdy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Trace_ICache_Req_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Trace_Jump_Hit_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Trace_Jump_Taken_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Trace_MB_Halted_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Trace_MEM_PipeRun_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Trace_OF_PipeRun_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Trace_Reg_Write_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Trace_Valid_Instr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_BRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_Dbg_RDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_Dbg_RRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_Dbg_Trace_Data_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 35 );
  signal NLW_U0_Dbg_Trig_Ack_Out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 7 );
  signal NLW_U0_Dbg_Trig_In_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 7 );
  signal NLW_U0_LOCKSTEP_Master_Out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 4095 );
  signal NLW_U0_LOCKSTEP_Out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 4095 );
  signal NLW_U0_M0_AXIS_TDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_M10_AXIS_TDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_M11_AXIS_TDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_M12_AXIS_TDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_M13_AXIS_TDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_M14_AXIS_TDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_M15_AXIS_TDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_M1_AXIS_TDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_M2_AXIS_TDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_M3_AXIS_TDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_M4_AXIS_TDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_M5_AXIS_TDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_M6_AXIS_TDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_M7_AXIS_TDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_M8_AXIS_TDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_M9_AXIS_TDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_M_AXI_DC_ARBAR_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_M_AXI_DC_ARDOMAIN_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_M_AXI_DC_ARSNOOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_M_AXI_DC_ARUSER_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_M_AXI_DC_AWBAR_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_M_AXI_DC_AWDOMAIN_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_M_AXI_DC_AWSNOOP_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_M_AXI_DC_AWUSER_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_M_AXI_DC_CDDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_M_AXI_DC_CRRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_M_AXI_DC_WUSER_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_M_AXI_DP_ARBURST_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_M_AXI_DP_ARCACHE_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_M_AXI_DP_ARID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_M_AXI_DP_ARLEN_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_M_AXI_DP_ARQOS_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_M_AXI_DP_ARSIZE_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_M_AXI_DP_AWBURST_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_M_AXI_DP_AWCACHE_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_M_AXI_DP_AWID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_M_AXI_DP_AWLEN_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_M_AXI_DP_AWQOS_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_M_AXI_DP_AWSIZE_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_M_AXI_IC_ARBAR_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_M_AXI_IC_ARDOMAIN_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_M_AXI_IC_ARSNOOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_M_AXI_IC_ARUSER_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_M_AXI_IC_AWBAR_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_M_AXI_IC_AWDOMAIN_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_M_AXI_IC_AWSNOOP_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_M_AXI_IC_AWUSER_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_M_AXI_IC_CDDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_M_AXI_IC_CRRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_M_AXI_IC_WUSER_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_M_AXI_IP_ARADDR_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_M_AXI_IP_ARBURST_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_M_AXI_IP_ARCACHE_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_M_AXI_IP_ARID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_M_AXI_IP_ARLEN_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_M_AXI_IP_ARPROT_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_M_AXI_IP_ARQOS_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_M_AXI_IP_ARSIZE_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_M_AXI_IP_AWADDR_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_M_AXI_IP_AWBURST_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_M_AXI_IP_AWCACHE_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_M_AXI_IP_AWID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_M_AXI_IP_AWLEN_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_M_AXI_IP_AWPROT_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_M_AXI_IP_AWQOS_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_M_AXI_IP_AWSIZE_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_M_AXI_IP_WDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_M_AXI_IP_WSTRB_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_RAM_From_UNCONNECTED : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal NLW_U0_Trace_Data_Address_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 31 );
  signal NLW_U0_Trace_Data_Byte_Enable_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 3 );
  signal NLW_U0_Trace_Data_Write_Value_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 31 );
  signal NLW_U0_Trace_Exception_Kind_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 4 );
  signal NLW_U0_Trace_Instruction_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 31 );
  signal NLW_U0_Trace_MSR_Reg_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 14 );
  signal NLW_U0_Trace_New_Reg_Value_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 31 );
  signal NLW_U0_Trace_PC_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 31 );
  signal NLW_U0_Trace_PID_Reg_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 7 );
  signal NLW_U0_Trace_Reg_Addr_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 4 );
  attribute C_ADDR_TAG_BITS : integer;
  attribute C_ADDR_TAG_BITS of U0 : label is 13;
  attribute C_ALLOW_DCACHE_WR : integer;
  attribute C_ALLOW_DCACHE_WR of U0 : label is 1;
  attribute C_ALLOW_ICACHE_WR : integer;
  attribute C_ALLOW_ICACHE_WR of U0 : label is 1;
  attribute C_AREA_OPTIMIZED : integer;
  attribute C_AREA_OPTIMIZED of U0 : label is 0;
  attribute C_ASYNC_INTERRUPT : integer;
  attribute C_ASYNC_INTERRUPT of U0 : label is 1;
  attribute C_ASYNC_WAKEUP : integer;
  attribute C_ASYNC_WAKEUP of U0 : label is 3;
  attribute C_AVOID_PRIMITIVES : integer;
  attribute C_AVOID_PRIMITIVES of U0 : label is 0;
  attribute C_BASE_VECTORS : string;
  attribute C_BASE_VECTORS of U0 : label is "64'b0000000000000000000000000000000000000000000000000000000000000000";
  attribute C_BRANCH_TARGET_CACHE_SIZE : integer;
  attribute C_BRANCH_TARGET_CACHE_SIZE of U0 : label is 0;
  attribute C_CACHE_BYTE_SIZE : integer;
  attribute C_CACHE_BYTE_SIZE of U0 : label is 32768;
  attribute C_DADDR_SIZE : integer;
  attribute C_DADDR_SIZE of U0 : label is 32;
  attribute C_DATA_SIZE : integer;
  attribute C_DATA_SIZE of U0 : label is 32;
  attribute C_DCACHE_ADDR_TAG : integer;
  attribute C_DCACHE_ADDR_TAG of U0 : label is 13;
  attribute C_DCACHE_ALWAYS_USED : integer;
  attribute C_DCACHE_ALWAYS_USED of U0 : label is 1;
  attribute C_DCACHE_BASEADDR : string;
  attribute C_DCACHE_BASEADDR of U0 : label is "64'b0000000000000000000000000000000010000000000000000000000000000000";
  attribute C_DCACHE_BYTE_SIZE : integer;
  attribute C_DCACHE_BYTE_SIZE of U0 : label is 32768;
  attribute C_DCACHE_DATA_WIDTH : integer;
  attribute C_DCACHE_DATA_WIDTH of U0 : label is 0;
  attribute C_DCACHE_FORCE_TAG_LUTRAM : integer;
  attribute C_DCACHE_FORCE_TAG_LUTRAM of U0 : label is 0;
  attribute C_DCACHE_HIGHADDR : string;
  attribute C_DCACHE_HIGHADDR of U0 : label is "64'b0000000000000000000000000000000010001111111111111111111111111111";
  attribute C_DCACHE_LINE_LEN : integer;
  attribute C_DCACHE_LINE_LEN of U0 : label is 4;
  attribute C_DCACHE_USE_WRITEBACK : integer;
  attribute C_DCACHE_USE_WRITEBACK of U0 : label is 0;
  attribute C_DCACHE_VICTIMS : integer;
  attribute C_DCACHE_VICTIMS of U0 : label is 0;
  attribute C_DEBUG_COUNTER_WIDTH : integer;
  attribute C_DEBUG_COUNTER_WIDTH of U0 : label is 32;
  attribute C_DEBUG_ENABLED : integer;
  attribute C_DEBUG_ENABLED of U0 : label is 1;
  attribute C_DEBUG_EVENT_COUNTERS : integer;
  attribute C_DEBUG_EVENT_COUNTERS of U0 : label is 5;
  attribute C_DEBUG_EXTERNAL_TRACE : integer;
  attribute C_DEBUG_EXTERNAL_TRACE of U0 : label is 0;
  attribute C_DEBUG_INTERFACE : integer;
  attribute C_DEBUG_INTERFACE of U0 : label is 0;
  attribute C_DEBUG_LATENCY_COUNTERS : integer;
  attribute C_DEBUG_LATENCY_COUNTERS of U0 : label is 1;
  attribute C_DEBUG_PROFILE_SIZE : integer;
  attribute C_DEBUG_PROFILE_SIZE of U0 : label is 0;
  attribute C_DEBUG_TRACE_ASYNC_RESET : integer;
  attribute C_DEBUG_TRACE_ASYNC_RESET of U0 : label is 0;
  attribute C_DEBUG_TRACE_SIZE : integer;
  attribute C_DEBUG_TRACE_SIZE of U0 : label is 8192;
  attribute C_DIV_ZERO_EXCEPTION : integer;
  attribute C_DIV_ZERO_EXCEPTION of U0 : label is 0;
  attribute C_DYNAMIC_BUS_SIZING : integer;
  attribute C_DYNAMIC_BUS_SIZING of U0 : label is 0;
  attribute C_D_AXI : integer;
  attribute C_D_AXI of U0 : label is 1;
  attribute C_D_LMB : integer;
  attribute C_D_LMB of U0 : label is 1;
  attribute C_ECC_USE_CE_EXCEPTION : integer;
  attribute C_ECC_USE_CE_EXCEPTION of U0 : label is 0;
  attribute C_EDGE_IS_POSITIVE : integer;
  attribute C_EDGE_IS_POSITIVE of U0 : label is 1;
  attribute C_ENDIANNESS : integer;
  attribute C_ENDIANNESS of U0 : label is 1;
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "spartan7";
  attribute C_FAULT_TOLERANT : integer;
  attribute C_FAULT_TOLERANT of U0 : label is 0;
  attribute C_FPU_EXCEPTION : integer;
  attribute C_FPU_EXCEPTION of U0 : label is 0;
  attribute C_FREQ : integer;
  attribute C_FREQ of U0 : label is 81247969;
  attribute C_FSL_EXCEPTION : integer;
  attribute C_FSL_EXCEPTION of U0 : label is 0;
  attribute C_FSL_LINKS : integer;
  attribute C_FSL_LINKS of U0 : label is 0;
  attribute C_IADDR_SIZE : integer;
  attribute C_IADDR_SIZE of U0 : label is 32;
  attribute C_ICACHE_ALWAYS_USED : integer;
  attribute C_ICACHE_ALWAYS_USED of U0 : label is 1;
  attribute C_ICACHE_BASEADDR : string;
  attribute C_ICACHE_BASEADDR of U0 : label is "64'b0000000000000000000000000000000010000000000000000000000000000000";
  attribute C_ICACHE_DATA_WIDTH : integer;
  attribute C_ICACHE_DATA_WIDTH of U0 : label is 0;
  attribute C_ICACHE_FORCE_TAG_LUTRAM : integer;
  attribute C_ICACHE_FORCE_TAG_LUTRAM of U0 : label is 0;
  attribute C_ICACHE_HIGHADDR : string;
  attribute C_ICACHE_HIGHADDR of U0 : label is "64'b0000000000000000000000000000000010001111111111111111111111111111";
  attribute C_ICACHE_LINE_LEN : integer;
  attribute C_ICACHE_LINE_LEN of U0 : label is 4;
  attribute C_ICACHE_STREAMS : integer;
  attribute C_ICACHE_STREAMS of U0 : label is 0;
  attribute C_ICACHE_VICTIMS : integer;
  attribute C_ICACHE_VICTIMS of U0 : label is 0;
  attribute C_ILL_OPCODE_EXCEPTION : integer;
  attribute C_ILL_OPCODE_EXCEPTION of U0 : label is 0;
  attribute C_IMPRECISE_EXCEPTIONS : integer;
  attribute C_IMPRECISE_EXCEPTIONS of U0 : label is 0;
  attribute C_INSTANCE : string;
  attribute C_INSTANCE of U0 : label is "design_1_microblaze_0_0";
  attribute C_INSTR_SIZE : integer;
  attribute C_INSTR_SIZE of U0 : label is 32;
  attribute C_INTERCONNECT : integer;
  attribute C_INTERCONNECT of U0 : label is 2;
  attribute C_INTERRUPT_IS_EDGE : integer;
  attribute C_INTERRUPT_IS_EDGE of U0 : label is 0;
  attribute C_I_AXI : integer;
  attribute C_I_AXI of U0 : label is 0;
  attribute C_I_LMB : integer;
  attribute C_I_LMB of U0 : label is 1;
  attribute C_LOCKSTEP_MASTER : integer;
  attribute C_LOCKSTEP_MASTER of U0 : label is 0;
  attribute C_LOCKSTEP_SLAVE : integer;
  attribute C_LOCKSTEP_SLAVE of U0 : label is 0;
  attribute C_M0_AXIS_DATA_WIDTH : integer;
  attribute C_M0_AXIS_DATA_WIDTH of U0 : label is 32;
  attribute C_M10_AXIS_DATA_WIDTH : integer;
  attribute C_M10_AXIS_DATA_WIDTH of U0 : label is 32;
  attribute C_M11_AXIS_DATA_WIDTH : integer;
  attribute C_M11_AXIS_DATA_WIDTH of U0 : label is 32;
  attribute C_M12_AXIS_DATA_WIDTH : integer;
  attribute C_M12_AXIS_DATA_WIDTH of U0 : label is 32;
  attribute C_M13_AXIS_DATA_WIDTH : integer;
  attribute C_M13_AXIS_DATA_WIDTH of U0 : label is 32;
  attribute C_M14_AXIS_DATA_WIDTH : integer;
  attribute C_M14_AXIS_DATA_WIDTH of U0 : label is 32;
  attribute C_M15_AXIS_DATA_WIDTH : integer;
  attribute C_M15_AXIS_DATA_WIDTH of U0 : label is 32;
  attribute C_M1_AXIS_DATA_WIDTH : integer;
  attribute C_M1_AXIS_DATA_WIDTH of U0 : label is 32;
  attribute C_M2_AXIS_DATA_WIDTH : integer;
  attribute C_M2_AXIS_DATA_WIDTH of U0 : label is 32;
  attribute C_M3_AXIS_DATA_WIDTH : integer;
  attribute C_M3_AXIS_DATA_WIDTH of U0 : label is 32;
  attribute C_M4_AXIS_DATA_WIDTH : integer;
  attribute C_M4_AXIS_DATA_WIDTH of U0 : label is 32;
  attribute C_M5_AXIS_DATA_WIDTH : integer;
  attribute C_M5_AXIS_DATA_WIDTH of U0 : label is 32;
  attribute C_M6_AXIS_DATA_WIDTH : integer;
  attribute C_M6_AXIS_DATA_WIDTH of U0 : label is 32;
  attribute C_M7_AXIS_DATA_WIDTH : integer;
  attribute C_M7_AXIS_DATA_WIDTH of U0 : label is 32;
  attribute C_M8_AXIS_DATA_WIDTH : integer;
  attribute C_M8_AXIS_DATA_WIDTH of U0 : label is 32;
  attribute C_M9_AXIS_DATA_WIDTH : integer;
  attribute C_M9_AXIS_DATA_WIDTH of U0 : label is 32;
  attribute C_MMU_DTLB_SIZE : integer;
  attribute C_MMU_DTLB_SIZE of U0 : label is 4;
  attribute C_MMU_ITLB_SIZE : integer;
  attribute C_MMU_ITLB_SIZE of U0 : label is 2;
  attribute C_MMU_PRIVILEGED_INSTR : integer;
  attribute C_MMU_PRIVILEGED_INSTR of U0 : label is 0;
  attribute C_MMU_TLB_ACCESS : integer;
  attribute C_MMU_TLB_ACCESS of U0 : label is 3;
  attribute C_MMU_ZONES : integer;
  attribute C_MMU_ZONES of U0 : label is 16;
  attribute C_M_AXI_DC_ADDR_WIDTH : integer;
  attribute C_M_AXI_DC_ADDR_WIDTH of U0 : label is 32;
  attribute C_M_AXI_DC_ARUSER_WIDTH : integer;
  attribute C_M_AXI_DC_ARUSER_WIDTH of U0 : label is 5;
  attribute C_M_AXI_DC_AWUSER_WIDTH : integer;
  attribute C_M_AXI_DC_AWUSER_WIDTH of U0 : label is 5;
  attribute C_M_AXI_DC_BUSER_WIDTH : integer;
  attribute C_M_AXI_DC_BUSER_WIDTH of U0 : label is 1;
  attribute C_M_AXI_DC_DATA_WIDTH : integer;
  attribute C_M_AXI_DC_DATA_WIDTH of U0 : label is 32;
  attribute C_M_AXI_DC_EXCLUSIVE_ACCESS : integer;
  attribute C_M_AXI_DC_EXCLUSIVE_ACCESS of U0 : label is 0;
  attribute C_M_AXI_DC_RUSER_WIDTH : integer;
  attribute C_M_AXI_DC_RUSER_WIDTH of U0 : label is 1;
  attribute C_M_AXI_DC_THREAD_ID_WIDTH : integer;
  attribute C_M_AXI_DC_THREAD_ID_WIDTH of U0 : label is 1;
  attribute C_M_AXI_DC_USER_VALUE : integer;
  attribute C_M_AXI_DC_USER_VALUE of U0 : label is 31;
  attribute C_M_AXI_DC_WUSER_WIDTH : integer;
  attribute C_M_AXI_DC_WUSER_WIDTH of U0 : label is 1;
  attribute C_M_AXI_DP_ADDR_WIDTH : integer;
  attribute C_M_AXI_DP_ADDR_WIDTH of U0 : label is 32;
  attribute C_M_AXI_DP_DATA_WIDTH : integer;
  attribute C_M_AXI_DP_DATA_WIDTH of U0 : label is 32;
  attribute C_M_AXI_DP_EXCLUSIVE_ACCESS : integer;
  attribute C_M_AXI_DP_EXCLUSIVE_ACCESS of U0 : label is 0;
  attribute C_M_AXI_DP_THREAD_ID_WIDTH : integer;
  attribute C_M_AXI_DP_THREAD_ID_WIDTH of U0 : label is 1;
  attribute C_M_AXI_D_BUS_EXCEPTION : integer;
  attribute C_M_AXI_D_BUS_EXCEPTION of U0 : label is 0;
  attribute C_M_AXI_IC_ADDR_WIDTH : integer;
  attribute C_M_AXI_IC_ADDR_WIDTH of U0 : label is 32;
  attribute C_M_AXI_IC_ARUSER_WIDTH : integer;
  attribute C_M_AXI_IC_ARUSER_WIDTH of U0 : label is 5;
  attribute C_M_AXI_IC_AWUSER_WIDTH : integer;
  attribute C_M_AXI_IC_AWUSER_WIDTH of U0 : label is 5;
  attribute C_M_AXI_IC_BUSER_WIDTH : integer;
  attribute C_M_AXI_IC_BUSER_WIDTH of U0 : label is 1;
  attribute C_M_AXI_IC_DATA_WIDTH : integer;
  attribute C_M_AXI_IC_DATA_WIDTH of U0 : label is 32;
  attribute C_M_AXI_IC_RUSER_WIDTH : integer;
  attribute C_M_AXI_IC_RUSER_WIDTH of U0 : label is 1;
  attribute C_M_AXI_IC_THREAD_ID_WIDTH : integer;
  attribute C_M_AXI_IC_THREAD_ID_WIDTH of U0 : label is 1;
  attribute C_M_AXI_IC_USER_VALUE : integer;
  attribute C_M_AXI_IC_USER_VALUE of U0 : label is 31;
  attribute C_M_AXI_IC_WUSER_WIDTH : integer;
  attribute C_M_AXI_IC_WUSER_WIDTH of U0 : label is 1;
  attribute C_M_AXI_IP_ADDR_WIDTH : integer;
  attribute C_M_AXI_IP_ADDR_WIDTH of U0 : label is 32;
  attribute C_M_AXI_IP_DATA_WIDTH : integer;
  attribute C_M_AXI_IP_DATA_WIDTH of U0 : label is 32;
  attribute C_M_AXI_IP_THREAD_ID_WIDTH : integer;
  attribute C_M_AXI_IP_THREAD_ID_WIDTH of U0 : label is 1;
  attribute C_M_AXI_I_BUS_EXCEPTION : integer;
  attribute C_M_AXI_I_BUS_EXCEPTION of U0 : label is 0;
  attribute C_NUMBER_OF_PC_BRK : integer;
  attribute C_NUMBER_OF_PC_BRK of U0 : label is 1;
  attribute C_NUMBER_OF_RD_ADDR_BRK : integer;
  attribute C_NUMBER_OF_RD_ADDR_BRK of U0 : label is 0;
  attribute C_NUMBER_OF_WR_ADDR_BRK : integer;
  attribute C_NUMBER_OF_WR_ADDR_BRK of U0 : label is 0;
  attribute C_NUM_SYNC_FF_CLK : integer;
  attribute C_NUM_SYNC_FF_CLK of U0 : label is 2;
  attribute C_NUM_SYNC_FF_CLK_DEBUG : integer;
  attribute C_NUM_SYNC_FF_CLK_DEBUG of U0 : label is 2;
  attribute C_NUM_SYNC_FF_CLK_IRQ : integer;
  attribute C_NUM_SYNC_FF_CLK_IRQ of U0 : label is 1;
  attribute C_NUM_SYNC_FF_DBG_CLK : integer;
  attribute C_NUM_SYNC_FF_DBG_CLK of U0 : label is 1;
  attribute C_NUM_SYNC_FF_DBG_TRACE_CLK : integer;
  attribute C_NUM_SYNC_FF_DBG_TRACE_CLK of U0 : label is 2;
  attribute C_OPCODE_0x0_ILLEGAL : integer;
  attribute C_OPCODE_0x0_ILLEGAL of U0 : label is 0;
  attribute C_OPTIMIZATION : integer;
  attribute C_OPTIMIZATION of U0 : label is 0;
  attribute C_PC_WIDTH : integer;
  attribute C_PC_WIDTH of U0 : label is 32;
  attribute C_PIADDR_SIZE : integer;
  attribute C_PIADDR_SIZE of U0 : label is 32;
  attribute C_PVR : integer;
  attribute C_PVR of U0 : label is 0;
  attribute C_PVR_USER1 : string;
  attribute C_PVR_USER1 of U0 : label is "8'b00000000";
  attribute C_PVR_USER2 : integer;
  attribute C_PVR_USER2 of U0 : label is 0;
  attribute C_RESET_MSR : integer;
  attribute C_RESET_MSR of U0 : label is 0;
  attribute C_S0_AXIS_DATA_WIDTH : integer;
  attribute C_S0_AXIS_DATA_WIDTH of U0 : label is 32;
  attribute C_S10_AXIS_DATA_WIDTH : integer;
  attribute C_S10_AXIS_DATA_WIDTH of U0 : label is 32;
  attribute C_S11_AXIS_DATA_WIDTH : integer;
  attribute C_S11_AXIS_DATA_WIDTH of U0 : label is 32;
  attribute C_S12_AXIS_DATA_WIDTH : integer;
  attribute C_S12_AXIS_DATA_WIDTH of U0 : label is 32;
  attribute C_S13_AXIS_DATA_WIDTH : integer;
  attribute C_S13_AXIS_DATA_WIDTH of U0 : label is 32;
  attribute C_S14_AXIS_DATA_WIDTH : integer;
  attribute C_S14_AXIS_DATA_WIDTH of U0 : label is 32;
  attribute C_S15_AXIS_DATA_WIDTH : integer;
  attribute C_S15_AXIS_DATA_WIDTH of U0 : label is 32;
  attribute C_S1_AXIS_DATA_WIDTH : integer;
  attribute C_S1_AXIS_DATA_WIDTH of U0 : label is 32;
  attribute C_S2_AXIS_DATA_WIDTH : integer;
  attribute C_S2_AXIS_DATA_WIDTH of U0 : label is 32;
  attribute C_S3_AXIS_DATA_WIDTH : integer;
  attribute C_S3_AXIS_DATA_WIDTH of U0 : label is 32;
  attribute C_S4_AXIS_DATA_WIDTH : integer;
  attribute C_S4_AXIS_DATA_WIDTH of U0 : label is 32;
  attribute C_S5_AXIS_DATA_WIDTH : integer;
  attribute C_S5_AXIS_DATA_WIDTH of U0 : label is 32;
  attribute C_S6_AXIS_DATA_WIDTH : integer;
  attribute C_S6_AXIS_DATA_WIDTH of U0 : label is 32;
  attribute C_S7_AXIS_DATA_WIDTH : integer;
  attribute C_S7_AXIS_DATA_WIDTH of U0 : label is 32;
  attribute C_S8_AXIS_DATA_WIDTH : integer;
  attribute C_S8_AXIS_DATA_WIDTH of U0 : label is 32;
  attribute C_S9_AXIS_DATA_WIDTH : integer;
  attribute C_S9_AXIS_DATA_WIDTH of U0 : label is 32;
  attribute C_SCO : integer;
  attribute C_SCO of U0 : label is 0;
  attribute C_UNALIGNED_EXCEPTIONS : integer;
  attribute C_UNALIGNED_EXCEPTIONS of U0 : label is 0;
  attribute C_USE_BARREL : integer;
  attribute C_USE_BARREL of U0 : label is 0;
  attribute C_USE_BRANCH_TARGET_CACHE : integer;
  attribute C_USE_BRANCH_TARGET_CACHE of U0 : label is 0;
  attribute C_USE_CONFIG_RESET : integer;
  attribute C_USE_CONFIG_RESET of U0 : label is 0;
  attribute C_USE_DCACHE : integer;
  attribute C_USE_DCACHE of U0 : label is 1;
  attribute C_USE_DIV : integer;
  attribute C_USE_DIV of U0 : label is 0;
  attribute C_USE_EXTENDED_FSL_INSTR : integer;
  attribute C_USE_EXTENDED_FSL_INSTR of U0 : label is 0;
  attribute C_USE_EXT_BRK : integer;
  attribute C_USE_EXT_BRK of U0 : label is 0;
  attribute C_USE_EXT_NM_BRK : integer;
  attribute C_USE_EXT_NM_BRK of U0 : label is 0;
  attribute C_USE_FPU : integer;
  attribute C_USE_FPU of U0 : label is 0;
  attribute C_USE_HW_MUL : integer;
  attribute C_USE_HW_MUL of U0 : label is 0;
  attribute C_USE_ICACHE : integer;
  attribute C_USE_ICACHE of U0 : label is 1;
  attribute C_USE_INTERRUPT : integer;
  attribute C_USE_INTERRUPT of U0 : label is 1;
  attribute C_USE_MMU : integer;
  attribute C_USE_MMU of U0 : label is 0;
  attribute C_USE_MSR_INSTR : integer;
  attribute C_USE_MSR_INSTR of U0 : label is 0;
  attribute C_USE_NON_SECURE : integer;
  attribute C_USE_NON_SECURE of U0 : label is 0;
  attribute C_USE_PCMP_INSTR : integer;
  attribute C_USE_PCMP_INSTR of U0 : label is 0;
  attribute C_USE_REORDER_INSTR : integer;
  attribute C_USE_REORDER_INSTR of U0 : label is 1;
  attribute C_USE_STACK_PROTECTION : integer;
  attribute C_USE_STACK_PROTECTION of U0 : label is 0;
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute x_interface_info : string;
  attribute x_interface_info of Clk : signal is "xilinx.com:signal:clock:1.0 CLK.CLK CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of Clk : signal is "XIL_INTERFACENAME CLK.CLK, ASSOCIATED_BUSIF M0_AXIS:S0_AXIS:M1_AXIS:S1_AXIS:M2_AXIS:S2_AXIS:M3_AXIS:S3_AXIS:M4_AXIS:S4_AXIS:M5_AXIS:S5_AXIS:M6_AXIS:S6_AXIS:M7_AXIS:S7_AXIS:M8_AXIS:S8_AXIS:M9_AXIS:S9_AXIS:M10_AXIS:S10_AXIS:M11_AXIS:S11_AXIS:M12_AXIS:S12_AXIS:M13_AXIS:S13_AXIS:M14_AXIS:S14_AXIS:M15_AXIS:S15_AXIS:DLMB:ILMB:M_AXI_DP:M_AXI_IP:M_AXI_DC:M_AXI_IC:M_ACE_DC:M_ACE_IC:MON_DLMB:MON_ILMB:MON_AXI_DP:MON_AXI_IP:MON_AXI_DC:MON_AXI_IC:MON_ACE_DC:MON_ACE_IC, ASSOCIATED_RESET Reset, FREQ_HZ 81247969, PHASE 0, CLK_DOMAIN design_1_mig_7series_0_0_ui_clk";
  attribute x_interface_info of DCE : signal is "xilinx.com:interface:lmb:1.0 DLMB CE";
  attribute x_interface_info of DReady : signal is "xilinx.com:interface:lmb:1.0 DLMB READY";
  attribute x_interface_info of DUE : signal is "xilinx.com:interface:lmb:1.0 DLMB UE";
  attribute x_interface_info of DWait : signal is "xilinx.com:interface:lmb:1.0 DLMB WAIT";
  attribute x_interface_info of D_AS : signal is "xilinx.com:interface:lmb:1.0 DLMB ADDRSTROBE";
  attribute x_interface_info of Dbg_Capture : signal is "xilinx.com:interface:mbdebug:3.0 DEBUG CAPTURE";
  attribute x_interface_info of Dbg_Clk : signal is "xilinx.com:interface:mbdebug:3.0 DEBUG CLK";
  attribute x_interface_info of Dbg_Disable : signal is "xilinx.com:interface:mbdebug:3.0 DEBUG DISABLE";
  attribute x_interface_info of Dbg_Shift : signal is "xilinx.com:interface:mbdebug:3.0 DEBUG SHIFT";
  attribute x_interface_info of Dbg_TDI : signal is "xilinx.com:interface:mbdebug:3.0 DEBUG TDI";
  attribute x_interface_info of Dbg_TDO : signal is "xilinx.com:interface:mbdebug:3.0 DEBUG TDO";
  attribute x_interface_info of Dbg_Update : signal is "xilinx.com:interface:mbdebug:3.0 DEBUG UPDATE";
  attribute x_interface_info of Debug_Rst : signal is "xilinx.com:interface:mbdebug:3.0 DEBUG RST";
  attribute x_interface_info of ICE : signal is "xilinx.com:interface:lmb:1.0 ILMB CE";
  attribute x_interface_info of IFetch : signal is "xilinx.com:interface:lmb:1.0 ILMB READSTROBE";
  attribute x_interface_info of IReady : signal is "xilinx.com:interface:lmb:1.0 ILMB READY";
  attribute x_interface_info of IUE : signal is "xilinx.com:interface:lmb:1.0 ILMB UE";
  attribute x_interface_info of IWAIT : signal is "xilinx.com:interface:lmb:1.0 ILMB WAIT";
  attribute x_interface_info of I_AS : signal is "xilinx.com:interface:lmb:1.0 ILMB ADDRSTROBE";
  attribute x_interface_info of Interrupt : signal is "xilinx.com:interface:mbinterrupt:1.0 INTERRUPT INTERRUPT";
  attribute x_interface_parameter of Interrupt : signal is "XIL_INTERFACENAME INTERRUPT, SENSITIVITY LEVEL_HIGH, LOW_LATENCY 0";
  attribute x_interface_info of M_AXI_DC_ARLOCK : signal is "xilinx.com:interface:aximm:1.0 M_AXI_DC ARLOCK";
  attribute x_interface_info of M_AXI_DC_ARREADY : signal is "xilinx.com:interface:aximm:1.0 M_AXI_DC ARREADY";
  attribute x_interface_info of M_AXI_DC_ARVALID : signal is "xilinx.com:interface:aximm:1.0 M_AXI_DC ARVALID";
  attribute x_interface_info of M_AXI_DC_AWLOCK : signal is "xilinx.com:interface:aximm:1.0 M_AXI_DC AWLOCK";
  attribute x_interface_info of M_AXI_DC_AWREADY : signal is "xilinx.com:interface:aximm:1.0 M_AXI_DC AWREADY";
  attribute x_interface_info of M_AXI_DC_AWVALID : signal is "xilinx.com:interface:aximm:1.0 M_AXI_DC AWVALID";
  attribute x_interface_info of M_AXI_DC_BREADY : signal is "xilinx.com:interface:aximm:1.0 M_AXI_DC BREADY";
  attribute x_interface_info of M_AXI_DC_BVALID : signal is "xilinx.com:interface:aximm:1.0 M_AXI_DC BVALID";
  attribute x_interface_info of M_AXI_DC_RLAST : signal is "xilinx.com:interface:aximm:1.0 M_AXI_DC RLAST";
  attribute x_interface_info of M_AXI_DC_RREADY : signal is "xilinx.com:interface:aximm:1.0 M_AXI_DC RREADY";
  attribute x_interface_info of M_AXI_DC_RVALID : signal is "xilinx.com:interface:aximm:1.0 M_AXI_DC RVALID";
  attribute x_interface_info of M_AXI_DC_WLAST : signal is "xilinx.com:interface:aximm:1.0 M_AXI_DC WLAST";
  attribute x_interface_info of M_AXI_DC_WREADY : signal is "xilinx.com:interface:aximm:1.0 M_AXI_DC WREADY";
  attribute x_interface_info of M_AXI_DC_WVALID : signal is "xilinx.com:interface:aximm:1.0 M_AXI_DC WVALID";
  attribute x_interface_info of M_AXI_DP_ARREADY : signal is "xilinx.com:interface:aximm:1.0 M_AXI_DP ARREADY";
  attribute x_interface_info of M_AXI_DP_ARVALID : signal is "xilinx.com:interface:aximm:1.0 M_AXI_DP ARVALID";
  attribute x_interface_info of M_AXI_DP_AWREADY : signal is "xilinx.com:interface:aximm:1.0 M_AXI_DP AWREADY";
  attribute x_interface_info of M_AXI_DP_AWVALID : signal is "xilinx.com:interface:aximm:1.0 M_AXI_DP AWVALID";
  attribute x_interface_info of M_AXI_DP_BREADY : signal is "xilinx.com:interface:aximm:1.0 M_AXI_DP BREADY";
  attribute x_interface_info of M_AXI_DP_BVALID : signal is "xilinx.com:interface:aximm:1.0 M_AXI_DP BVALID";
  attribute x_interface_info of M_AXI_DP_RREADY : signal is "xilinx.com:interface:aximm:1.0 M_AXI_DP RREADY";
  attribute x_interface_info of M_AXI_DP_RVALID : signal is "xilinx.com:interface:aximm:1.0 M_AXI_DP RVALID";
  attribute x_interface_info of M_AXI_DP_WREADY : signal is "xilinx.com:interface:aximm:1.0 M_AXI_DP WREADY";
  attribute x_interface_info of M_AXI_DP_WVALID : signal is "xilinx.com:interface:aximm:1.0 M_AXI_DP WVALID";
  attribute x_interface_info of M_AXI_IC_ARLOCK : signal is "xilinx.com:interface:aximm:1.0 M_AXI_IC ARLOCK";
  attribute x_interface_info of M_AXI_IC_ARREADY : signal is "xilinx.com:interface:aximm:1.0 M_AXI_IC ARREADY";
  attribute x_interface_info of M_AXI_IC_ARVALID : signal is "xilinx.com:interface:aximm:1.0 M_AXI_IC ARVALID";
  attribute x_interface_info of M_AXI_IC_AWLOCK : signal is "xilinx.com:interface:aximm:1.0 M_AXI_IC AWLOCK";
  attribute x_interface_info of M_AXI_IC_AWREADY : signal is "xilinx.com:interface:aximm:1.0 M_AXI_IC AWREADY";
  attribute x_interface_info of M_AXI_IC_AWVALID : signal is "xilinx.com:interface:aximm:1.0 M_AXI_IC AWVALID";
  attribute x_interface_info of M_AXI_IC_BREADY : signal is "xilinx.com:interface:aximm:1.0 M_AXI_IC BREADY";
  attribute x_interface_info of M_AXI_IC_BVALID : signal is "xilinx.com:interface:aximm:1.0 M_AXI_IC BVALID";
  attribute x_interface_info of M_AXI_IC_RLAST : signal is "xilinx.com:interface:aximm:1.0 M_AXI_IC RLAST";
  attribute x_interface_info of M_AXI_IC_RREADY : signal is "xilinx.com:interface:aximm:1.0 M_AXI_IC RREADY";
  attribute x_interface_info of M_AXI_IC_RVALID : signal is "xilinx.com:interface:aximm:1.0 M_AXI_IC RVALID";
  attribute x_interface_info of M_AXI_IC_WLAST : signal is "xilinx.com:interface:aximm:1.0 M_AXI_IC WLAST";
  attribute x_interface_info of M_AXI_IC_WREADY : signal is "xilinx.com:interface:aximm:1.0 M_AXI_IC WREADY";
  attribute x_interface_info of M_AXI_IC_WVALID : signal is "xilinx.com:interface:aximm:1.0 M_AXI_IC WVALID";
  attribute x_interface_info of Read_Strobe : signal is "xilinx.com:interface:lmb:1.0 DLMB READSTROBE";
  attribute x_interface_info of Reset : signal is "xilinx.com:signal:reset:1.0 RST.RESET RST";
  attribute x_interface_parameter of Reset : signal is "XIL_INTERFACENAME RST.RESET, POLARITY ACTIVE_HIGH, TYPE PROCESSOR";
  attribute x_interface_info of Write_Strobe : signal is "xilinx.com:interface:lmb:1.0 DLMB WRITESTROBE";
  attribute x_interface_info of Byte_Enable : signal is "xilinx.com:interface:lmb:1.0 DLMB BE";
  attribute x_interface_info of Data_Addr : signal is "xilinx.com:interface:lmb:1.0 DLMB ABUS";
  attribute x_interface_parameter of Data_Addr : signal is "XIL_INTERFACENAME DLMB, ADDR_WIDTH 32, DATA_WIDTH 32, READ_WRITE_MODE READ_WRITE";
  attribute x_interface_info of Data_Read : signal is "xilinx.com:interface:lmb:1.0 DLMB READDBUS";
  attribute x_interface_info of Data_Write : signal is "xilinx.com:interface:lmb:1.0 DLMB WRITEDBUS";
  attribute x_interface_info of Dbg_Reg_En : signal is "xilinx.com:interface:mbdebug:3.0 DEBUG REG_EN";
  attribute x_interface_info of Instr : signal is "xilinx.com:interface:lmb:1.0 ILMB READDBUS";
  attribute x_interface_info of Instr_Addr : signal is "xilinx.com:interface:lmb:1.0 ILMB ABUS";
  attribute x_interface_parameter of Instr_Addr : signal is "XIL_INTERFACENAME ILMB, ADDR_WIDTH 32, DATA_WIDTH 32, READ_WRITE_MODE READ_ONLY";
  attribute x_interface_info of Interrupt_Ack : signal is "xilinx.com:interface:mbinterrupt:1.0 INTERRUPT ACK";
  attribute x_interface_info of Interrupt_Address : signal is "xilinx.com:interface:mbinterrupt:1.0 INTERRUPT ADDRESS";
  attribute x_interface_info of M_AXI_DC_ARADDR : signal is "xilinx.com:interface:aximm:1.0 M_AXI_DC ARADDR";
  attribute x_interface_info of M_AXI_DC_ARBURST : signal is "xilinx.com:interface:aximm:1.0 M_AXI_DC ARBURST";
  attribute x_interface_info of M_AXI_DC_ARCACHE : signal is "xilinx.com:interface:aximm:1.0 M_AXI_DC ARCACHE";
  attribute x_interface_info of M_AXI_DC_ARID : signal is "xilinx.com:interface:aximm:1.0 M_AXI_DC ARID";
  attribute x_interface_info of M_AXI_DC_ARLEN : signal is "xilinx.com:interface:aximm:1.0 M_AXI_DC ARLEN";
  attribute x_interface_info of M_AXI_DC_ARPROT : signal is "xilinx.com:interface:aximm:1.0 M_AXI_DC ARPROT";
  attribute x_interface_info of M_AXI_DC_ARQOS : signal is "xilinx.com:interface:aximm:1.0 M_AXI_DC ARQOS";
  attribute x_interface_info of M_AXI_DC_ARSIZE : signal is "xilinx.com:interface:aximm:1.0 M_AXI_DC ARSIZE";
  attribute x_interface_info of M_AXI_DC_AWADDR : signal is "xilinx.com:interface:aximm:1.0 M_AXI_DC AWADDR";
  attribute x_interface_info of M_AXI_DC_AWBURST : signal is "xilinx.com:interface:aximm:1.0 M_AXI_DC AWBURST";
  attribute x_interface_info of M_AXI_DC_AWCACHE : signal is "xilinx.com:interface:aximm:1.0 M_AXI_DC AWCACHE";
  attribute x_interface_info of M_AXI_DC_AWID : signal is "xilinx.com:interface:aximm:1.0 M_AXI_DC AWID";
  attribute x_interface_parameter of M_AXI_DC_AWID : signal is "XIL_INTERFACENAME M_AXI_DC, ID_WIDTH 0, READ_WRITE_MODE READ_WRITE, SUPPORTS_NARROW_BURST 0, HAS_BURST 1, ADDR_WIDTH 32, PROTOCOL AXI4, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, WUSER_BITS_PER_BYTE 0, RUSER_WIDTH 0, RUSER_BITS_PER_BYTE 0, BUSER_WIDTH 0, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 32, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, DATA_WIDTH 32, MAX_BURST_LENGTH 4, FREQ_HZ 81247969, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, PHASE 0, CLK_DOMAIN design_1_mig_7series_0_0_ui_clk";
  attribute x_interface_info of M_AXI_DC_AWLEN : signal is "xilinx.com:interface:aximm:1.0 M_AXI_DC AWLEN";
  attribute x_interface_info of M_AXI_DC_AWPROT : signal is "xilinx.com:interface:aximm:1.0 M_AXI_DC AWPROT";
  attribute x_interface_info of M_AXI_DC_AWQOS : signal is "xilinx.com:interface:aximm:1.0 M_AXI_DC AWQOS";
  attribute x_interface_info of M_AXI_DC_AWSIZE : signal is "xilinx.com:interface:aximm:1.0 M_AXI_DC AWSIZE";
  attribute x_interface_info of M_AXI_DC_BID : signal is "xilinx.com:interface:aximm:1.0 M_AXI_DC BID";
  attribute x_interface_info of M_AXI_DC_BRESP : signal is "xilinx.com:interface:aximm:1.0 M_AXI_DC BRESP";
  attribute x_interface_info of M_AXI_DC_RDATA : signal is "xilinx.com:interface:aximm:1.0 M_AXI_DC RDATA";
  attribute x_interface_info of M_AXI_DC_RID : signal is "xilinx.com:interface:aximm:1.0 M_AXI_DC RID";
  attribute x_interface_info of M_AXI_DC_RRESP : signal is "xilinx.com:interface:aximm:1.0 M_AXI_DC RRESP";
  attribute x_interface_info of M_AXI_DC_WDATA : signal is "xilinx.com:interface:aximm:1.0 M_AXI_DC WDATA";
  attribute x_interface_info of M_AXI_DC_WSTRB : signal is "xilinx.com:interface:aximm:1.0 M_AXI_DC WSTRB";
  attribute x_interface_info of M_AXI_DP_ARADDR : signal is "xilinx.com:interface:aximm:1.0 M_AXI_DP ARADDR";
  attribute x_interface_info of M_AXI_DP_ARPROT : signal is "xilinx.com:interface:aximm:1.0 M_AXI_DP ARPROT";
  attribute x_interface_info of M_AXI_DP_AWADDR : signal is "xilinx.com:interface:aximm:1.0 M_AXI_DP AWADDR";
  attribute x_interface_parameter of M_AXI_DP_AWADDR : signal is "XIL_INTERFACENAME M_AXI_DP, ID_WIDTH 0, READ_WRITE_MODE READ_WRITE, SUPPORTS_NARROW_BURST 0, HAS_BURST 0, DATA_WIDTH 32, ADDR_WIDTH 32, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, MAX_BURST_LENGTH 1, PROTOCOL AXI4LITE, FREQ_HZ 81247969, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, PHASE 0, CLK_DOMAIN design_1_mig_7series_0_0_ui_clk, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0";
  attribute x_interface_info of M_AXI_DP_AWPROT : signal is "xilinx.com:interface:aximm:1.0 M_AXI_DP AWPROT";
  attribute x_interface_info of M_AXI_DP_BRESP : signal is "xilinx.com:interface:aximm:1.0 M_AXI_DP BRESP";
  attribute x_interface_info of M_AXI_DP_RDATA : signal is "xilinx.com:interface:aximm:1.0 M_AXI_DP RDATA";
  attribute x_interface_info of M_AXI_DP_RRESP : signal is "xilinx.com:interface:aximm:1.0 M_AXI_DP RRESP";
  attribute x_interface_info of M_AXI_DP_WDATA : signal is "xilinx.com:interface:aximm:1.0 M_AXI_DP WDATA";
  attribute x_interface_info of M_AXI_DP_WSTRB : signal is "xilinx.com:interface:aximm:1.0 M_AXI_DP WSTRB";
  attribute x_interface_info of M_AXI_IC_ARADDR : signal is "xilinx.com:interface:aximm:1.0 M_AXI_IC ARADDR";
  attribute x_interface_info of M_AXI_IC_ARBURST : signal is "xilinx.com:interface:aximm:1.0 M_AXI_IC ARBURST";
  attribute x_interface_info of M_AXI_IC_ARCACHE : signal is "xilinx.com:interface:aximm:1.0 M_AXI_IC ARCACHE";
  attribute x_interface_info of M_AXI_IC_ARID : signal is "xilinx.com:interface:aximm:1.0 M_AXI_IC ARID";
  attribute x_interface_info of M_AXI_IC_ARLEN : signal is "xilinx.com:interface:aximm:1.0 M_AXI_IC ARLEN";
  attribute x_interface_info of M_AXI_IC_ARPROT : signal is "xilinx.com:interface:aximm:1.0 M_AXI_IC ARPROT";
  attribute x_interface_info of M_AXI_IC_ARQOS : signal is "xilinx.com:interface:aximm:1.0 M_AXI_IC ARQOS";
  attribute x_interface_info of M_AXI_IC_ARSIZE : signal is "xilinx.com:interface:aximm:1.0 M_AXI_IC ARSIZE";
  attribute x_interface_info of M_AXI_IC_AWADDR : signal is "xilinx.com:interface:aximm:1.0 M_AXI_IC AWADDR";
  attribute x_interface_info of M_AXI_IC_AWBURST : signal is "xilinx.com:interface:aximm:1.0 M_AXI_IC AWBURST";
  attribute x_interface_info of M_AXI_IC_AWCACHE : signal is "xilinx.com:interface:aximm:1.0 M_AXI_IC AWCACHE";
  attribute x_interface_info of M_AXI_IC_AWID : signal is "xilinx.com:interface:aximm:1.0 M_AXI_IC AWID";
  attribute x_interface_parameter of M_AXI_IC_AWID : signal is "XIL_INTERFACENAME M_AXI_IC, ID_WIDTH 0, READ_WRITE_MODE READ_ONLY, SUPPORTS_NARROW_BURST 0, HAS_BURST 1, ADDR_WIDTH 32, PROTOCOL AXI4, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, WUSER_BITS_PER_BYTE 0, RUSER_WIDTH 0, RUSER_BITS_PER_BYTE 0, BUSER_WIDTH 0, DATA_WIDTH 32, NUM_READ_OUTSTANDING 2, NUM_READ_THREADS 1, MAX_BURST_LENGTH 4, HAS_WSTRB 0, HAS_BRESP 0, FREQ_HZ 81247969, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 0, HAS_RRESP 1, NUM_WRITE_OUTSTANDING 2, PHASE 0, CLK_DOMAIN design_1_mig_7series_0_0_ui_clk, NUM_WRITE_THREADS 1";
  attribute x_interface_info of M_AXI_IC_AWLEN : signal is "xilinx.com:interface:aximm:1.0 M_AXI_IC AWLEN";
  attribute x_interface_info of M_AXI_IC_AWPROT : signal is "xilinx.com:interface:aximm:1.0 M_AXI_IC AWPROT";
  attribute x_interface_info of M_AXI_IC_AWQOS : signal is "xilinx.com:interface:aximm:1.0 M_AXI_IC AWQOS";
  attribute x_interface_info of M_AXI_IC_AWSIZE : signal is "xilinx.com:interface:aximm:1.0 M_AXI_IC AWSIZE";
  attribute x_interface_info of M_AXI_IC_BID : signal is "xilinx.com:interface:aximm:1.0 M_AXI_IC BID";
  attribute x_interface_info of M_AXI_IC_BRESP : signal is "xilinx.com:interface:aximm:1.0 M_AXI_IC BRESP";
  attribute x_interface_info of M_AXI_IC_RDATA : signal is "xilinx.com:interface:aximm:1.0 M_AXI_IC RDATA";
  attribute x_interface_info of M_AXI_IC_RID : signal is "xilinx.com:interface:aximm:1.0 M_AXI_IC RID";
  attribute x_interface_info of M_AXI_IC_RRESP : signal is "xilinx.com:interface:aximm:1.0 M_AXI_IC RRESP";
  attribute x_interface_info of M_AXI_IC_WDATA : signal is "xilinx.com:interface:aximm:1.0 M_AXI_IC WDATA";
  attribute x_interface_info of M_AXI_IC_WSTRB : signal is "xilinx.com:interface:aximm:1.0 M_AXI_IC WSTRB";
begin
U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze
     port map (
      Byte_Enable(0 to 3) => Byte_Enable(0 to 3),
      Clk => Clk,
      Config_Reset => '0',
      DCE => DCE,
      DEBUG_ACLK => '0',
      DEBUG_ARESETN => '0',
      DReady => DReady,
      DUE => DUE,
      DWait => DWait,
      D_AS => D_AS,
      Data_Addr(0 to 31) => Data_Addr(0 to 31),
      Data_Read(0 to 31) => Data_Read(0 to 31),
      Data_Write(0 to 31) => Data_Write(0 to 31),
      Dbg_ARADDR(14 downto 2) => B"0000000000000",
      Dbg_ARREADY => NLW_U0_Dbg_ARREADY_UNCONNECTED,
      Dbg_ARVALID => '0',
      Dbg_AWADDR(14 downto 2) => B"0000000000000",
      Dbg_AWREADY => NLW_U0_Dbg_AWREADY_UNCONNECTED,
      Dbg_AWVALID => '0',
      Dbg_BREADY => '0',
      Dbg_BRESP(1 downto 0) => NLW_U0_Dbg_BRESP_UNCONNECTED(1 downto 0),
      Dbg_BVALID => NLW_U0_Dbg_BVALID_UNCONNECTED,
      Dbg_Capture => Dbg_Capture,
      Dbg_Clk => Dbg_Clk,
      Dbg_Continue => NLW_U0_Dbg_Continue_UNCONNECTED,
      Dbg_Disable => Dbg_Disable,
      Dbg_Intr => NLW_U0_Dbg_Intr_UNCONNECTED,
      Dbg_RDATA(31 downto 0) => NLW_U0_Dbg_RDATA_UNCONNECTED(31 downto 0),
      Dbg_RREADY => '0',
      Dbg_RRESP(1 downto 0) => NLW_U0_Dbg_RRESP_UNCONNECTED(1 downto 0),
      Dbg_RVALID => NLW_U0_Dbg_RVALID_UNCONNECTED,
      Dbg_Reg_En(0 to 7) => Dbg_Reg_En(0 to 7),
      Dbg_Shift => Dbg_Shift,
      Dbg_Stop => '0',
      Dbg_TDI => Dbg_TDI,
      Dbg_TDO => Dbg_TDO,
      Dbg_Trace_Clk => '0',
      Dbg_Trace_Data(0 to 35) => NLW_U0_Dbg_Trace_Data_UNCONNECTED(0 to 35),
      Dbg_Trace_Ready => '0',
      Dbg_Trace_Valid => NLW_U0_Dbg_Trace_Valid_UNCONNECTED,
      Dbg_Trig_Ack_In(0 to 7) => B"00000000",
      Dbg_Trig_Ack_Out(0 to 7) => NLW_U0_Dbg_Trig_Ack_Out_UNCONNECTED(0 to 7),
      Dbg_Trig_In(0 to 7) => NLW_U0_Dbg_Trig_In_UNCONNECTED(0 to 7),
      Dbg_Trig_Out(0 to 7) => B"00000000",
      Dbg_Update => Dbg_Update,
      Dbg_WDATA(31 downto 0) => B"00000000000000000000000000000000",
      Dbg_WREADY => NLW_U0_Dbg_WREADY_UNCONNECTED,
      Dbg_WVALID => '0',
      Dbg_Wakeup => NLW_U0_Dbg_Wakeup_UNCONNECTED,
      Debug_Rst => Debug_Rst,
      Ext_BRK => '0',
      Ext_NM_BRK => '0',
      Hibernate => NLW_U0_Hibernate_UNCONNECTED,
      ICE => ICE,
      IFetch => IFetch,
      IReady => IReady,
      IUE => IUE,
      IWAIT => IWAIT,
      I_AS => I_AS,
      Instr(0 to 31) => Instr(0 to 31),
      Instr_Addr(0 to 31) => Instr_Addr(0 to 31),
      Interrupt => Interrupt,
      Interrupt_Ack(0 to 1) => Interrupt_Ack(0 to 1),
      Interrupt_Address(0 to 31) => Interrupt_Address(0 to 31),
      LOCKSTEP_Master_Out(0 to 4095) => NLW_U0_LOCKSTEP_Master_Out_UNCONNECTED(0 to 4095),
      LOCKSTEP_Out(0 to 4095) => NLW_U0_LOCKSTEP_Out_UNCONNECTED(0 to 4095),
      LOCKSTEP_Slave_In(0 to 4095) => B"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      M0_AXIS_TDATA(31 downto 0) => NLW_U0_M0_AXIS_TDATA_UNCONNECTED(31 downto 0),
      M0_AXIS_TLAST => NLW_U0_M0_AXIS_TLAST_UNCONNECTED,
      M0_AXIS_TREADY => '0',
      M0_AXIS_TVALID => NLW_U0_M0_AXIS_TVALID_UNCONNECTED,
      M10_AXIS_TDATA(31 downto 0) => NLW_U0_M10_AXIS_TDATA_UNCONNECTED(31 downto 0),
      M10_AXIS_TLAST => NLW_U0_M10_AXIS_TLAST_UNCONNECTED,
      M10_AXIS_TREADY => '0',
      M10_AXIS_TVALID => NLW_U0_M10_AXIS_TVALID_UNCONNECTED,
      M11_AXIS_TDATA(31 downto 0) => NLW_U0_M11_AXIS_TDATA_UNCONNECTED(31 downto 0),
      M11_AXIS_TLAST => NLW_U0_M11_AXIS_TLAST_UNCONNECTED,
      M11_AXIS_TREADY => '0',
      M11_AXIS_TVALID => NLW_U0_M11_AXIS_TVALID_UNCONNECTED,
      M12_AXIS_TDATA(31 downto 0) => NLW_U0_M12_AXIS_TDATA_UNCONNECTED(31 downto 0),
      M12_AXIS_TLAST => NLW_U0_M12_AXIS_TLAST_UNCONNECTED,
      M12_AXIS_TREADY => '0',
      M12_AXIS_TVALID => NLW_U0_M12_AXIS_TVALID_UNCONNECTED,
      M13_AXIS_TDATA(31 downto 0) => NLW_U0_M13_AXIS_TDATA_UNCONNECTED(31 downto 0),
      M13_AXIS_TLAST => NLW_U0_M13_AXIS_TLAST_UNCONNECTED,
      M13_AXIS_TREADY => '0',
      M13_AXIS_TVALID => NLW_U0_M13_AXIS_TVALID_UNCONNECTED,
      M14_AXIS_TDATA(31 downto 0) => NLW_U0_M14_AXIS_TDATA_UNCONNECTED(31 downto 0),
      M14_AXIS_TLAST => NLW_U0_M14_AXIS_TLAST_UNCONNECTED,
      M14_AXIS_TREADY => '0',
      M14_AXIS_TVALID => NLW_U0_M14_AXIS_TVALID_UNCONNECTED,
      M15_AXIS_TDATA(31 downto 0) => NLW_U0_M15_AXIS_TDATA_UNCONNECTED(31 downto 0),
      M15_AXIS_TLAST => NLW_U0_M15_AXIS_TLAST_UNCONNECTED,
      M15_AXIS_TREADY => '0',
      M15_AXIS_TVALID => NLW_U0_M15_AXIS_TVALID_UNCONNECTED,
      M1_AXIS_TDATA(31 downto 0) => NLW_U0_M1_AXIS_TDATA_UNCONNECTED(31 downto 0),
      M1_AXIS_TLAST => NLW_U0_M1_AXIS_TLAST_UNCONNECTED,
      M1_AXIS_TREADY => '0',
      M1_AXIS_TVALID => NLW_U0_M1_AXIS_TVALID_UNCONNECTED,
      M2_AXIS_TDATA(31 downto 0) => NLW_U0_M2_AXIS_TDATA_UNCONNECTED(31 downto 0),
      M2_AXIS_TLAST => NLW_U0_M2_AXIS_TLAST_UNCONNECTED,
      M2_AXIS_TREADY => '0',
      M2_AXIS_TVALID => NLW_U0_M2_AXIS_TVALID_UNCONNECTED,
      M3_AXIS_TDATA(31 downto 0) => NLW_U0_M3_AXIS_TDATA_UNCONNECTED(31 downto 0),
      M3_AXIS_TLAST => NLW_U0_M3_AXIS_TLAST_UNCONNECTED,
      M3_AXIS_TREADY => '0',
      M3_AXIS_TVALID => NLW_U0_M3_AXIS_TVALID_UNCONNECTED,
      M4_AXIS_TDATA(31 downto 0) => NLW_U0_M4_AXIS_TDATA_UNCONNECTED(31 downto 0),
      M4_AXIS_TLAST => NLW_U0_M4_AXIS_TLAST_UNCONNECTED,
      M4_AXIS_TREADY => '0',
      M4_AXIS_TVALID => NLW_U0_M4_AXIS_TVALID_UNCONNECTED,
      M5_AXIS_TDATA(31 downto 0) => NLW_U0_M5_AXIS_TDATA_UNCONNECTED(31 downto 0),
      M5_AXIS_TLAST => NLW_U0_M5_AXIS_TLAST_UNCONNECTED,
      M5_AXIS_TREADY => '0',
      M5_AXIS_TVALID => NLW_U0_M5_AXIS_TVALID_UNCONNECTED,
      M6_AXIS_TDATA(31 downto 0) => NLW_U0_M6_AXIS_TDATA_UNCONNECTED(31 downto 0),
      M6_AXIS_TLAST => NLW_U0_M6_AXIS_TLAST_UNCONNECTED,
      M6_AXIS_TREADY => '0',
      M6_AXIS_TVALID => NLW_U0_M6_AXIS_TVALID_UNCONNECTED,
      M7_AXIS_TDATA(31 downto 0) => NLW_U0_M7_AXIS_TDATA_UNCONNECTED(31 downto 0),
      M7_AXIS_TLAST => NLW_U0_M7_AXIS_TLAST_UNCONNECTED,
      M7_AXIS_TREADY => '0',
      M7_AXIS_TVALID => NLW_U0_M7_AXIS_TVALID_UNCONNECTED,
      M8_AXIS_TDATA(31 downto 0) => NLW_U0_M8_AXIS_TDATA_UNCONNECTED(31 downto 0),
      M8_AXIS_TLAST => NLW_U0_M8_AXIS_TLAST_UNCONNECTED,
      M8_AXIS_TREADY => '0',
      M8_AXIS_TVALID => NLW_U0_M8_AXIS_TVALID_UNCONNECTED,
      M9_AXIS_TDATA(31 downto 0) => NLW_U0_M9_AXIS_TDATA_UNCONNECTED(31 downto 0),
      M9_AXIS_TLAST => NLW_U0_M9_AXIS_TLAST_UNCONNECTED,
      M9_AXIS_TREADY => '0',
      M9_AXIS_TVALID => NLW_U0_M9_AXIS_TVALID_UNCONNECTED,
      MB_Error => NLW_U0_MB_Error_UNCONNECTED,
      MB_Halted => NLW_U0_MB_Halted_UNCONNECTED,
      M_AXI_DC_ACADDR(31 downto 0) => B"00000000000000000000000000000000",
      M_AXI_DC_ACPROT(2 downto 0) => B"000",
      M_AXI_DC_ACREADY => NLW_U0_M_AXI_DC_ACREADY_UNCONNECTED,
      M_AXI_DC_ACSNOOP(3 downto 0) => B"0000",
      M_AXI_DC_ACVALID => '0',
      M_AXI_DC_ARADDR(31 downto 0) => M_AXI_DC_ARADDR(31 downto 0),
      M_AXI_DC_ARBAR(1 downto 0) => NLW_U0_M_AXI_DC_ARBAR_UNCONNECTED(1 downto 0),
      M_AXI_DC_ARBURST(1 downto 0) => M_AXI_DC_ARBURST(1 downto 0),
      M_AXI_DC_ARCACHE(3 downto 0) => M_AXI_DC_ARCACHE(3 downto 0),
      M_AXI_DC_ARDOMAIN(1 downto 0) => NLW_U0_M_AXI_DC_ARDOMAIN_UNCONNECTED(1 downto 0),
      M_AXI_DC_ARID(0) => M_AXI_DC_ARID(0),
      M_AXI_DC_ARLEN(7 downto 0) => M_AXI_DC_ARLEN(7 downto 0),
      M_AXI_DC_ARLOCK => M_AXI_DC_ARLOCK,
      M_AXI_DC_ARPROT(2 downto 0) => M_AXI_DC_ARPROT(2 downto 0),
      M_AXI_DC_ARQOS(3 downto 0) => M_AXI_DC_ARQOS(3 downto 0),
      M_AXI_DC_ARREADY => M_AXI_DC_ARREADY,
      M_AXI_DC_ARSIZE(2 downto 0) => M_AXI_DC_ARSIZE(2 downto 0),
      M_AXI_DC_ARSNOOP(3 downto 0) => NLW_U0_M_AXI_DC_ARSNOOP_UNCONNECTED(3 downto 0),
      M_AXI_DC_ARUSER(4 downto 0) => NLW_U0_M_AXI_DC_ARUSER_UNCONNECTED(4 downto 0),
      M_AXI_DC_ARVALID => M_AXI_DC_ARVALID,
      M_AXI_DC_AWADDR(31 downto 0) => M_AXI_DC_AWADDR(31 downto 0),
      M_AXI_DC_AWBAR(1 downto 0) => NLW_U0_M_AXI_DC_AWBAR_UNCONNECTED(1 downto 0),
      M_AXI_DC_AWBURST(1 downto 0) => M_AXI_DC_AWBURST(1 downto 0),
      M_AXI_DC_AWCACHE(3 downto 0) => M_AXI_DC_AWCACHE(3 downto 0),
      M_AXI_DC_AWDOMAIN(1 downto 0) => NLW_U0_M_AXI_DC_AWDOMAIN_UNCONNECTED(1 downto 0),
      M_AXI_DC_AWID(0) => M_AXI_DC_AWID(0),
      M_AXI_DC_AWLEN(7 downto 0) => M_AXI_DC_AWLEN(7 downto 0),
      M_AXI_DC_AWLOCK => M_AXI_DC_AWLOCK,
      M_AXI_DC_AWPROT(2 downto 0) => M_AXI_DC_AWPROT(2 downto 0),
      M_AXI_DC_AWQOS(3 downto 0) => M_AXI_DC_AWQOS(3 downto 0),
      M_AXI_DC_AWREADY => M_AXI_DC_AWREADY,
      M_AXI_DC_AWSIZE(2 downto 0) => M_AXI_DC_AWSIZE(2 downto 0),
      M_AXI_DC_AWSNOOP(2 downto 0) => NLW_U0_M_AXI_DC_AWSNOOP_UNCONNECTED(2 downto 0),
      M_AXI_DC_AWUSER(4 downto 0) => NLW_U0_M_AXI_DC_AWUSER_UNCONNECTED(4 downto 0),
      M_AXI_DC_AWVALID => M_AXI_DC_AWVALID,
      M_AXI_DC_BID(0) => M_AXI_DC_BID(0),
      M_AXI_DC_BREADY => M_AXI_DC_BREADY,
      M_AXI_DC_BRESP(1 downto 0) => M_AXI_DC_BRESP(1 downto 0),
      M_AXI_DC_BUSER(0) => '0',
      M_AXI_DC_BVALID => M_AXI_DC_BVALID,
      M_AXI_DC_CDDATA(31 downto 0) => NLW_U0_M_AXI_DC_CDDATA_UNCONNECTED(31 downto 0),
      M_AXI_DC_CDLAST => NLW_U0_M_AXI_DC_CDLAST_UNCONNECTED,
      M_AXI_DC_CDREADY => '0',
      M_AXI_DC_CDVALID => NLW_U0_M_AXI_DC_CDVALID_UNCONNECTED,
      M_AXI_DC_CRREADY => '0',
      M_AXI_DC_CRRESP(4 downto 0) => NLW_U0_M_AXI_DC_CRRESP_UNCONNECTED(4 downto 0),
      M_AXI_DC_CRVALID => NLW_U0_M_AXI_DC_CRVALID_UNCONNECTED,
      M_AXI_DC_RACK => NLW_U0_M_AXI_DC_RACK_UNCONNECTED,
      M_AXI_DC_RDATA(31 downto 0) => M_AXI_DC_RDATA(31 downto 0),
      M_AXI_DC_RID(0) => M_AXI_DC_RID(0),
      M_AXI_DC_RLAST => M_AXI_DC_RLAST,
      M_AXI_DC_RREADY => M_AXI_DC_RREADY,
      M_AXI_DC_RRESP(1 downto 0) => M_AXI_DC_RRESP(1 downto 0),
      M_AXI_DC_RUSER(0) => '0',
      M_AXI_DC_RVALID => M_AXI_DC_RVALID,
      M_AXI_DC_WACK => NLW_U0_M_AXI_DC_WACK_UNCONNECTED,
      M_AXI_DC_WDATA(31 downto 0) => M_AXI_DC_WDATA(31 downto 0),
      M_AXI_DC_WLAST => M_AXI_DC_WLAST,
      M_AXI_DC_WREADY => M_AXI_DC_WREADY,
      M_AXI_DC_WSTRB(3 downto 0) => M_AXI_DC_WSTRB(3 downto 0),
      M_AXI_DC_WUSER(0) => NLW_U0_M_AXI_DC_WUSER_UNCONNECTED(0),
      M_AXI_DC_WVALID => M_AXI_DC_WVALID,
      M_AXI_DP_ARADDR(31 downto 0) => M_AXI_DP_ARADDR(31 downto 0),
      M_AXI_DP_ARBURST(1 downto 0) => NLW_U0_M_AXI_DP_ARBURST_UNCONNECTED(1 downto 0),
      M_AXI_DP_ARCACHE(3 downto 0) => NLW_U0_M_AXI_DP_ARCACHE_UNCONNECTED(3 downto 0),
      M_AXI_DP_ARID(0) => NLW_U0_M_AXI_DP_ARID_UNCONNECTED(0),
      M_AXI_DP_ARLEN(7 downto 0) => NLW_U0_M_AXI_DP_ARLEN_UNCONNECTED(7 downto 0),
      M_AXI_DP_ARLOCK => NLW_U0_M_AXI_DP_ARLOCK_UNCONNECTED,
      M_AXI_DP_ARPROT(2 downto 0) => M_AXI_DP_ARPROT(2 downto 0),
      M_AXI_DP_ARQOS(3 downto 0) => NLW_U0_M_AXI_DP_ARQOS_UNCONNECTED(3 downto 0),
      M_AXI_DP_ARREADY => M_AXI_DP_ARREADY,
      M_AXI_DP_ARSIZE(2 downto 0) => NLW_U0_M_AXI_DP_ARSIZE_UNCONNECTED(2 downto 0),
      M_AXI_DP_ARVALID => M_AXI_DP_ARVALID,
      M_AXI_DP_AWADDR(31 downto 0) => M_AXI_DP_AWADDR(31 downto 0),
      M_AXI_DP_AWBURST(1 downto 0) => NLW_U0_M_AXI_DP_AWBURST_UNCONNECTED(1 downto 0),
      M_AXI_DP_AWCACHE(3 downto 0) => NLW_U0_M_AXI_DP_AWCACHE_UNCONNECTED(3 downto 0),
      M_AXI_DP_AWID(0) => NLW_U0_M_AXI_DP_AWID_UNCONNECTED(0),
      M_AXI_DP_AWLEN(7 downto 0) => NLW_U0_M_AXI_DP_AWLEN_UNCONNECTED(7 downto 0),
      M_AXI_DP_AWLOCK => NLW_U0_M_AXI_DP_AWLOCK_UNCONNECTED,
      M_AXI_DP_AWPROT(2 downto 0) => M_AXI_DP_AWPROT(2 downto 0),
      M_AXI_DP_AWQOS(3 downto 0) => NLW_U0_M_AXI_DP_AWQOS_UNCONNECTED(3 downto 0),
      M_AXI_DP_AWREADY => M_AXI_DP_AWREADY,
      M_AXI_DP_AWSIZE(2 downto 0) => NLW_U0_M_AXI_DP_AWSIZE_UNCONNECTED(2 downto 0),
      M_AXI_DP_AWVALID => M_AXI_DP_AWVALID,
      M_AXI_DP_BID(0) => '0',
      M_AXI_DP_BREADY => M_AXI_DP_BREADY,
      M_AXI_DP_BRESP(1 downto 0) => M_AXI_DP_BRESP(1 downto 0),
      M_AXI_DP_BVALID => M_AXI_DP_BVALID,
      M_AXI_DP_RDATA(31 downto 0) => M_AXI_DP_RDATA(31 downto 0),
      M_AXI_DP_RID(0) => '0',
      M_AXI_DP_RLAST => '0',
      M_AXI_DP_RREADY => M_AXI_DP_RREADY,
      M_AXI_DP_RRESP(1 downto 0) => M_AXI_DP_RRESP(1 downto 0),
      M_AXI_DP_RVALID => M_AXI_DP_RVALID,
      M_AXI_DP_WDATA(31 downto 0) => M_AXI_DP_WDATA(31 downto 0),
      M_AXI_DP_WLAST => NLW_U0_M_AXI_DP_WLAST_UNCONNECTED,
      M_AXI_DP_WREADY => M_AXI_DP_WREADY,
      M_AXI_DP_WSTRB(3 downto 0) => M_AXI_DP_WSTRB(3 downto 0),
      M_AXI_DP_WVALID => M_AXI_DP_WVALID,
      M_AXI_IC_ACADDR(31 downto 0) => B"00000000000000000000000000000000",
      M_AXI_IC_ACPROT(2 downto 0) => B"000",
      M_AXI_IC_ACREADY => NLW_U0_M_AXI_IC_ACREADY_UNCONNECTED,
      M_AXI_IC_ACSNOOP(3 downto 0) => B"0000",
      M_AXI_IC_ACVALID => '0',
      M_AXI_IC_ARADDR(31 downto 0) => M_AXI_IC_ARADDR(31 downto 0),
      M_AXI_IC_ARBAR(1 downto 0) => NLW_U0_M_AXI_IC_ARBAR_UNCONNECTED(1 downto 0),
      M_AXI_IC_ARBURST(1 downto 0) => M_AXI_IC_ARBURST(1 downto 0),
      M_AXI_IC_ARCACHE(3 downto 0) => M_AXI_IC_ARCACHE(3 downto 0),
      M_AXI_IC_ARDOMAIN(1 downto 0) => NLW_U0_M_AXI_IC_ARDOMAIN_UNCONNECTED(1 downto 0),
      M_AXI_IC_ARID(0) => M_AXI_IC_ARID(0),
      M_AXI_IC_ARLEN(7 downto 0) => M_AXI_IC_ARLEN(7 downto 0),
      M_AXI_IC_ARLOCK => M_AXI_IC_ARLOCK,
      M_AXI_IC_ARPROT(2 downto 0) => M_AXI_IC_ARPROT(2 downto 0),
      M_AXI_IC_ARQOS(3 downto 0) => M_AXI_IC_ARQOS(3 downto 0),
      M_AXI_IC_ARREADY => M_AXI_IC_ARREADY,
      M_AXI_IC_ARSIZE(2 downto 0) => M_AXI_IC_ARSIZE(2 downto 0),
      M_AXI_IC_ARSNOOP(3 downto 0) => NLW_U0_M_AXI_IC_ARSNOOP_UNCONNECTED(3 downto 0),
      M_AXI_IC_ARUSER(4 downto 0) => NLW_U0_M_AXI_IC_ARUSER_UNCONNECTED(4 downto 0),
      M_AXI_IC_ARVALID => M_AXI_IC_ARVALID,
      M_AXI_IC_AWADDR(31 downto 0) => M_AXI_IC_AWADDR(31 downto 0),
      M_AXI_IC_AWBAR(1 downto 0) => NLW_U0_M_AXI_IC_AWBAR_UNCONNECTED(1 downto 0),
      M_AXI_IC_AWBURST(1 downto 0) => M_AXI_IC_AWBURST(1 downto 0),
      M_AXI_IC_AWCACHE(3 downto 0) => M_AXI_IC_AWCACHE(3 downto 0),
      M_AXI_IC_AWDOMAIN(1 downto 0) => NLW_U0_M_AXI_IC_AWDOMAIN_UNCONNECTED(1 downto 0),
      M_AXI_IC_AWID(0) => M_AXI_IC_AWID(0),
      M_AXI_IC_AWLEN(7 downto 0) => M_AXI_IC_AWLEN(7 downto 0),
      M_AXI_IC_AWLOCK => M_AXI_IC_AWLOCK,
      M_AXI_IC_AWPROT(2 downto 0) => M_AXI_IC_AWPROT(2 downto 0),
      M_AXI_IC_AWQOS(3 downto 0) => M_AXI_IC_AWQOS(3 downto 0),
      M_AXI_IC_AWREADY => M_AXI_IC_AWREADY,
      M_AXI_IC_AWSIZE(2 downto 0) => M_AXI_IC_AWSIZE(2 downto 0),
      M_AXI_IC_AWSNOOP(2 downto 0) => NLW_U0_M_AXI_IC_AWSNOOP_UNCONNECTED(2 downto 0),
      M_AXI_IC_AWUSER(4 downto 0) => NLW_U0_M_AXI_IC_AWUSER_UNCONNECTED(4 downto 0),
      M_AXI_IC_AWVALID => M_AXI_IC_AWVALID,
      M_AXI_IC_BID(0) => M_AXI_IC_BID(0),
      M_AXI_IC_BREADY => M_AXI_IC_BREADY,
      M_AXI_IC_BRESP(1 downto 0) => M_AXI_IC_BRESP(1 downto 0),
      M_AXI_IC_BUSER(0) => '0',
      M_AXI_IC_BVALID => M_AXI_IC_BVALID,
      M_AXI_IC_CDDATA(31 downto 0) => NLW_U0_M_AXI_IC_CDDATA_UNCONNECTED(31 downto 0),
      M_AXI_IC_CDLAST => NLW_U0_M_AXI_IC_CDLAST_UNCONNECTED,
      M_AXI_IC_CDREADY => '0',
      M_AXI_IC_CDVALID => NLW_U0_M_AXI_IC_CDVALID_UNCONNECTED,
      M_AXI_IC_CRREADY => '0',
      M_AXI_IC_CRRESP(4 downto 0) => NLW_U0_M_AXI_IC_CRRESP_UNCONNECTED(4 downto 0),
      M_AXI_IC_CRVALID => NLW_U0_M_AXI_IC_CRVALID_UNCONNECTED,
      M_AXI_IC_RACK => NLW_U0_M_AXI_IC_RACK_UNCONNECTED,
      M_AXI_IC_RDATA(31 downto 0) => M_AXI_IC_RDATA(31 downto 0),
      M_AXI_IC_RID(0) => M_AXI_IC_RID(0),
      M_AXI_IC_RLAST => M_AXI_IC_RLAST,
      M_AXI_IC_RREADY => M_AXI_IC_RREADY,
      M_AXI_IC_RRESP(1 downto 0) => M_AXI_IC_RRESP(1 downto 0),
      M_AXI_IC_RUSER(0) => '0',
      M_AXI_IC_RVALID => M_AXI_IC_RVALID,
      M_AXI_IC_WACK => NLW_U0_M_AXI_IC_WACK_UNCONNECTED,
      M_AXI_IC_WDATA(31 downto 0) => M_AXI_IC_WDATA(31 downto 0),
      M_AXI_IC_WLAST => M_AXI_IC_WLAST,
      M_AXI_IC_WREADY => M_AXI_IC_WREADY,
      M_AXI_IC_WSTRB(3 downto 0) => M_AXI_IC_WSTRB(3 downto 0),
      M_AXI_IC_WUSER(0) => NLW_U0_M_AXI_IC_WUSER_UNCONNECTED(0),
      M_AXI_IC_WVALID => M_AXI_IC_WVALID,
      M_AXI_IP_ARADDR(31 downto 0) => NLW_U0_M_AXI_IP_ARADDR_UNCONNECTED(31 downto 0),
      M_AXI_IP_ARBURST(1 downto 0) => NLW_U0_M_AXI_IP_ARBURST_UNCONNECTED(1 downto 0),
      M_AXI_IP_ARCACHE(3 downto 0) => NLW_U0_M_AXI_IP_ARCACHE_UNCONNECTED(3 downto 0),
      M_AXI_IP_ARID(0) => NLW_U0_M_AXI_IP_ARID_UNCONNECTED(0),
      M_AXI_IP_ARLEN(7 downto 0) => NLW_U0_M_AXI_IP_ARLEN_UNCONNECTED(7 downto 0),
      M_AXI_IP_ARLOCK => NLW_U0_M_AXI_IP_ARLOCK_UNCONNECTED,
      M_AXI_IP_ARPROT(2 downto 0) => NLW_U0_M_AXI_IP_ARPROT_UNCONNECTED(2 downto 0),
      M_AXI_IP_ARQOS(3 downto 0) => NLW_U0_M_AXI_IP_ARQOS_UNCONNECTED(3 downto 0),
      M_AXI_IP_ARREADY => '0',
      M_AXI_IP_ARSIZE(2 downto 0) => NLW_U0_M_AXI_IP_ARSIZE_UNCONNECTED(2 downto 0),
      M_AXI_IP_ARVALID => NLW_U0_M_AXI_IP_ARVALID_UNCONNECTED,
      M_AXI_IP_AWADDR(31 downto 0) => NLW_U0_M_AXI_IP_AWADDR_UNCONNECTED(31 downto 0),
      M_AXI_IP_AWBURST(1 downto 0) => NLW_U0_M_AXI_IP_AWBURST_UNCONNECTED(1 downto 0),
      M_AXI_IP_AWCACHE(3 downto 0) => NLW_U0_M_AXI_IP_AWCACHE_UNCONNECTED(3 downto 0),
      M_AXI_IP_AWID(0) => NLW_U0_M_AXI_IP_AWID_UNCONNECTED(0),
      M_AXI_IP_AWLEN(7 downto 0) => NLW_U0_M_AXI_IP_AWLEN_UNCONNECTED(7 downto 0),
      M_AXI_IP_AWLOCK => NLW_U0_M_AXI_IP_AWLOCK_UNCONNECTED,
      M_AXI_IP_AWPROT(2 downto 0) => NLW_U0_M_AXI_IP_AWPROT_UNCONNECTED(2 downto 0),
      M_AXI_IP_AWQOS(3 downto 0) => NLW_U0_M_AXI_IP_AWQOS_UNCONNECTED(3 downto 0),
      M_AXI_IP_AWREADY => '0',
      M_AXI_IP_AWSIZE(2 downto 0) => NLW_U0_M_AXI_IP_AWSIZE_UNCONNECTED(2 downto 0),
      M_AXI_IP_AWVALID => NLW_U0_M_AXI_IP_AWVALID_UNCONNECTED,
      M_AXI_IP_BID(0) => '0',
      M_AXI_IP_BREADY => NLW_U0_M_AXI_IP_BREADY_UNCONNECTED,
      M_AXI_IP_BRESP(1 downto 0) => B"00",
      M_AXI_IP_BVALID => '0',
      M_AXI_IP_RDATA(31 downto 0) => B"00000000000000000000000000000000",
      M_AXI_IP_RID(0) => '0',
      M_AXI_IP_RLAST => '0',
      M_AXI_IP_RREADY => NLW_U0_M_AXI_IP_RREADY_UNCONNECTED,
      M_AXI_IP_RRESP(1 downto 0) => B"00",
      M_AXI_IP_RVALID => '0',
      M_AXI_IP_WDATA(31 downto 0) => NLW_U0_M_AXI_IP_WDATA_UNCONNECTED(31 downto 0),
      M_AXI_IP_WLAST => NLW_U0_M_AXI_IP_WLAST_UNCONNECTED,
      M_AXI_IP_WREADY => '0',
      M_AXI_IP_WSTRB(3 downto 0) => NLW_U0_M_AXI_IP_WSTRB_UNCONNECTED(3 downto 0),
      M_AXI_IP_WVALID => NLW_U0_M_AXI_IP_WVALID_UNCONNECTED,
      Mb_Reset => '0',
      Non_Secure(0 to 3) => B"0000",
      Pause => '0',
      Pause_Ack => NLW_U0_Pause_Ack_UNCONNECTED,
      RAM_From(255 downto 0) => NLW_U0_RAM_From_UNCONNECTED(255 downto 0),
      RAM_To(255 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      Read_Strobe => Read_Strobe,
      Reset => Reset,
      Reset_Mode(0 to 1) => B"00",
      S0_AXIS_TDATA(31 downto 0) => B"00000000000000000000000000000000",
      S0_AXIS_TLAST => '0',
      S0_AXIS_TREADY => NLW_U0_S0_AXIS_TREADY_UNCONNECTED,
      S0_AXIS_TVALID => '0',
      S10_AXIS_TDATA(31 downto 0) => B"00000000000000000000000000000000",
      S10_AXIS_TLAST => '0',
      S10_AXIS_TREADY => NLW_U0_S10_AXIS_TREADY_UNCONNECTED,
      S10_AXIS_TVALID => '0',
      S11_AXIS_TDATA(31 downto 0) => B"00000000000000000000000000000000",
      S11_AXIS_TLAST => '0',
      S11_AXIS_TREADY => NLW_U0_S11_AXIS_TREADY_UNCONNECTED,
      S11_AXIS_TVALID => '0',
      S12_AXIS_TDATA(31 downto 0) => B"00000000000000000000000000000000",
      S12_AXIS_TLAST => '0',
      S12_AXIS_TREADY => NLW_U0_S12_AXIS_TREADY_UNCONNECTED,
      S12_AXIS_TVALID => '0',
      S13_AXIS_TDATA(31 downto 0) => B"00000000000000000000000000000000",
      S13_AXIS_TLAST => '0',
      S13_AXIS_TREADY => NLW_U0_S13_AXIS_TREADY_UNCONNECTED,
      S13_AXIS_TVALID => '0',
      S14_AXIS_TDATA(31 downto 0) => B"00000000000000000000000000000000",
      S14_AXIS_TLAST => '0',
      S14_AXIS_TREADY => NLW_U0_S14_AXIS_TREADY_UNCONNECTED,
      S14_AXIS_TVALID => '0',
      S15_AXIS_TDATA(31 downto 0) => B"00000000000000000000000000000000",
      S15_AXIS_TLAST => '0',
      S15_AXIS_TREADY => NLW_U0_S15_AXIS_TREADY_UNCONNECTED,
      S15_AXIS_TVALID => '0',
      S1_AXIS_TDATA(31 downto 0) => B"00000000000000000000000000000000",
      S1_AXIS_TLAST => '0',
      S1_AXIS_TREADY => NLW_U0_S1_AXIS_TREADY_UNCONNECTED,
      S1_AXIS_TVALID => '0',
      S2_AXIS_TDATA(31 downto 0) => B"00000000000000000000000000000000",
      S2_AXIS_TLAST => '0',
      S2_AXIS_TREADY => NLW_U0_S2_AXIS_TREADY_UNCONNECTED,
      S2_AXIS_TVALID => '0',
      S3_AXIS_TDATA(31 downto 0) => B"00000000000000000000000000000000",
      S3_AXIS_TLAST => '0',
      S3_AXIS_TREADY => NLW_U0_S3_AXIS_TREADY_UNCONNECTED,
      S3_AXIS_TVALID => '0',
      S4_AXIS_TDATA(31 downto 0) => B"00000000000000000000000000000000",
      S4_AXIS_TLAST => '0',
      S4_AXIS_TREADY => NLW_U0_S4_AXIS_TREADY_UNCONNECTED,
      S4_AXIS_TVALID => '0',
      S5_AXIS_TDATA(31 downto 0) => B"00000000000000000000000000000000",
      S5_AXIS_TLAST => '0',
      S5_AXIS_TREADY => NLW_U0_S5_AXIS_TREADY_UNCONNECTED,
      S5_AXIS_TVALID => '0',
      S6_AXIS_TDATA(31 downto 0) => B"00000000000000000000000000000000",
      S6_AXIS_TLAST => '0',
      S6_AXIS_TREADY => NLW_U0_S6_AXIS_TREADY_UNCONNECTED,
      S6_AXIS_TVALID => '0',
      S7_AXIS_TDATA(31 downto 0) => B"00000000000000000000000000000000",
      S7_AXIS_TLAST => '0',
      S7_AXIS_TREADY => NLW_U0_S7_AXIS_TREADY_UNCONNECTED,
      S7_AXIS_TVALID => '0',
      S8_AXIS_TDATA(31 downto 0) => B"00000000000000000000000000000000",
      S8_AXIS_TLAST => '0',
      S8_AXIS_TREADY => NLW_U0_S8_AXIS_TREADY_UNCONNECTED,
      S8_AXIS_TVALID => '0',
      S9_AXIS_TDATA(31 downto 0) => B"00000000000000000000000000000000",
      S9_AXIS_TLAST => '0',
      S9_AXIS_TREADY => NLW_U0_S9_AXIS_TREADY_UNCONNECTED,
      S9_AXIS_TVALID => '0',
      Scan_En => '0',
      Scan_Reset => '0',
      Scan_Reset_Sel => '0',
      Sleep => NLW_U0_Sleep_UNCONNECTED,
      Suspend => NLW_U0_Suspend_UNCONNECTED,
      Trace_DCache_Hit => NLW_U0_Trace_DCache_Hit_UNCONNECTED,
      Trace_DCache_Rdy => NLW_U0_Trace_DCache_Rdy_UNCONNECTED,
      Trace_DCache_Read => NLW_U0_Trace_DCache_Read_UNCONNECTED,
      Trace_DCache_Req => NLW_U0_Trace_DCache_Req_UNCONNECTED,
      Trace_Data_Access => NLW_U0_Trace_Data_Access_UNCONNECTED,
      Trace_Data_Address(0 to 31) => NLW_U0_Trace_Data_Address_UNCONNECTED(0 to 31),
      Trace_Data_Byte_Enable(0 to 3) => NLW_U0_Trace_Data_Byte_Enable_UNCONNECTED(0 to 3),
      Trace_Data_Read => NLW_U0_Trace_Data_Read_UNCONNECTED,
      Trace_Data_Write => NLW_U0_Trace_Data_Write_UNCONNECTED,
      Trace_Data_Write_Value(0 to 31) => NLW_U0_Trace_Data_Write_Value_UNCONNECTED(0 to 31),
      Trace_Delay_Slot => NLW_U0_Trace_Delay_Slot_UNCONNECTED,
      Trace_EX_PipeRun => NLW_U0_Trace_EX_PipeRun_UNCONNECTED,
      Trace_Exception_Kind(0 to 4) => NLW_U0_Trace_Exception_Kind_UNCONNECTED(0 to 4),
      Trace_Exception_Taken => NLW_U0_Trace_Exception_Taken_UNCONNECTED,
      Trace_ICache_Hit => NLW_U0_Trace_ICache_Hit_UNCONNECTED,
      Trace_ICache_Rdy => NLW_U0_Trace_ICache_Rdy_UNCONNECTED,
      Trace_ICache_Req => NLW_U0_Trace_ICache_Req_UNCONNECTED,
      Trace_Instruction(0 to 31) => NLW_U0_Trace_Instruction_UNCONNECTED(0 to 31),
      Trace_Jump_Hit => NLW_U0_Trace_Jump_Hit_UNCONNECTED,
      Trace_Jump_Taken => NLW_U0_Trace_Jump_Taken_UNCONNECTED,
      Trace_MB_Halted => NLW_U0_Trace_MB_Halted_UNCONNECTED,
      Trace_MEM_PipeRun => NLW_U0_Trace_MEM_PipeRun_UNCONNECTED,
      Trace_MSR_Reg(0 to 14) => NLW_U0_Trace_MSR_Reg_UNCONNECTED(0 to 14),
      Trace_New_Reg_Value(0 to 31) => NLW_U0_Trace_New_Reg_Value_UNCONNECTED(0 to 31),
      Trace_OF_PipeRun => NLW_U0_Trace_OF_PipeRun_UNCONNECTED,
      Trace_PC(0 to 31) => NLW_U0_Trace_PC_UNCONNECTED(0 to 31),
      Trace_PID_Reg(0 to 7) => NLW_U0_Trace_PID_Reg_UNCONNECTED(0 to 7),
      Trace_Reg_Addr(0 to 4) => NLW_U0_Trace_Reg_Addr_UNCONNECTED(0 to 4),
      Trace_Reg_Write => NLW_U0_Trace_Reg_Write_UNCONNECTED,
      Trace_Valid_Instr => NLW_U0_Trace_Valid_Instr_UNCONNECTED,
      Wakeup(0 to 1) => B"00",
      Write_Strobe => Write_Strobe
    );
end STRUCTURE;
