From 38d93ad16efc61f304423e9cb3e20a7851030e27 Mon Sep 17 00:00:00 2001
From: qjb <qjb@rock-chips.com>
Date: Wed, 5 Mar 2014 17:23:49 +0800
Subject: [PATCH] update i2s spdif dts

---
 arch/arm/boot/dts/rk3288.dtsi | 32 ++++++++++++++++----------------
 1 file changed, 16 insertions(+), 16 deletions(-)

diff --git a/arch/arm/boot/dts/rk3288.dtsi b/arch/arm/boot/dts/rk3288.dtsi
index 218550ec313e..d22fbf6be617 100755
--- a/arch/arm/boot/dts/rk3288.dtsi
+++ b/arch/arm/boot/dts/rk3288.dtsi
@@ -210,30 +210,30 @@
 		compatible = "rockchip-i2s";
 		reg = <0xff890000 0x10000>;
 		i2s-id = <0>;
-		clocks = <&clk_i2s>;
-		clock-names = "i2s_clk","i2s_mclk";
-		interrupts = <GIC_SPI 31 IRQ_TYPE_LEVEL_HIGH>;
-		dmas = <&pdma0 0>,
-			<&pdma0 1>;
+	//	clocks = <&clk_i2s>;
+	//	clock-names = "i2s_clk","i2s_mclk";
+		interrupts = <GIC_SPI 85 IRQ_TYPE_LEVEL_HIGH>;
+	//	dmas = <&pdma0 0>,
+	//		<&pdma0 1>;
 		//#dma-cells = <2>;
-		dma-names = "tx", "rx";
-		pinctrl-names = "default", "sleep";
-		pinctrl-0 = <&i2s0_mclk &i2s0_sclk &i2s0_lrckrx &i2s0_lrcktx &i2s0_sdi &i2s0_sdo0 &i2s0_sdo1 &i2s0_sdo2 &i2s0_sdo3>;
-		pinctrl-1 = <&i2s0_gpio>;
+	//	dma-names = "tx", "rx";
+	//	pinctrl-names = "default", "sleep";
+	//	pinctrl-0 = <&i2s0_mclk &i2s0_sclk &i2s0_lrckrx &i2s0_lrcktx &i2s0_sdi &i2s0_sdo0 &i2s0_sdo1 &i2s0_sdo2 &i2s0_sdo3>;
+	//	pinctrl-1 = <&i2s0_gpio>;
 	};
 
 	spdif: rockchip-spdif@0xff8b0000 {
 		compatible = "rockchip-spdif";
 		reg = <0xff8b0000 0x10000>;	//8channel
 		//reg = <ff880000 0x2000>;//2channel
-		clocks = <&clk_spdif>;
-		clock-names = "spdif_mclk";
-		interrupts = <GIC_SPI 33 IRQ_TYPE_LEVEL_HIGH>;
-		dmas = <&pdma0 8>;
+	//	clocks = <&clk_spdif>;
+	//	clock-names = "spdif_mclk";
+		interrupts = <GIC_SPI 86 IRQ_TYPE_LEVEL_HIGH>;
+	//	dmas = <&pdma0 8>;
 		//#dma-cells = <1>;
-		dma-names = "tx";
-		pinctrl-names = "default";
-		pinctrl-0 = <&spdif_tx>;
+	//	dma-names = "tx";
+	//	pinctrl-names = "default";
+	//	pinctrl-0 = <&spdif_tx>;
 	};
 	ion: ion{
 		compatible = "rockchip,ion";
-- 
2.35.3

