(footprint "WE78" (version 20211014) (generator pcbnew)
  (layer "F.Cu")
  (tedit 0)
  (fp_text reference "REF**" (at -5.715 -6.985) (layer "F.SilkS")
    (effects (font (size 0.69088 0.69088) (thickness 0.12192)) (justify left bottom))
    (tstamp 5cd513d2-c0da-490a-a734-b863f7bf47bc)
  )
  (fp_text value ">VALUE" (at -5.715 -8.255) (layer "F.Fab")
    (effects (font (size 0.51816 0.51816) (thickness 0.09144)) (justify left bottom))
    (tstamp 00ab98a8-2eb7-4bcc-9112-0049907d0537)
  )
  (fp_line (start -5.8 2) (end -5.8 -6.6) (layer "F.SilkS") (width 0.127) (tstamp 3dd75cee-ad35-4dec-9706-1c20f9ce39dc))
  (fp_line (start -5.8 -6.6) (end 5.8 -6.6) (layer "F.SilkS") (width 0.127) (tstamp 4756c960-7517-4106-9c9e-e70ebfb55faa))
  (fp_line (start 5.8 -6.6) (end 5.8 2) (layer "F.SilkS") (width 0.127) (tstamp c493fff6-503b-4ece-803c-396b4042d466))
  (fp_line (start -5.8 2) (end 5.8 2) (layer "F.SilkS") (width 0.127) (tstamp e5b6d05d-67aa-4829-82a9-caf652384713))
  (pad "1" thru_hole roundrect (at -2.54 0 90) (size 1.9304 1.9304) (drill 0.9) (layers *.Cu *.Mask) (roundrect_rratio 0.25)
    (chamfer_ratio 0.2928932188) (chamfer top_left top_right bottom_left bottom_right)
    (solder_mask_margin 0.0762) (tstamp 31fc75b3-d586-43ed-be7e-3ec6026f46bb))
  (pad "2" thru_hole roundrect (at 0 0 90) (size 1.9304 1.9304) (drill 0.9) (layers *.Cu *.Mask) (roundrect_rratio 0.25)
    (chamfer_ratio 0.2928932188) (chamfer top_left top_right bottom_left bottom_right)
    (solder_mask_margin 0.0762) (tstamp f5eee811-c39c-4578-8ca1-47848dc22dee))
  (pad "3" thru_hole roundrect (at 2.54 0 90) (size 1.9304 1.9304) (drill 0.9) (layers *.Cu *.Mask) (roundrect_rratio 0.25)
    (chamfer_ratio 0.2928932188) (chamfer top_left top_right bottom_left bottom_right)
    (solder_mask_margin 0.0762) (tstamp baff4571-d9ca-4502-9d76-da6f19e6c284))
)
