# Samsung RISC-V Workshop Documentation


## Table of Contents
- [Task 1: RISC-V ISA and GNU Toolchain](#task-1-risc-v-isa-and-gnu-toolchain)

## Task 1: RISC-V ISA and GNU Toolchain

### Overview
This task introduces the fundamental concepts of RISC-V Instruction Set Architecture (ISA) and sets up the development environment using the VSDSquadron board.

### Implementation Steps

#### 1. Commands to run C program in Ubantu
![RISC-V GNU Toolchain Setup](images/vsd1.png)


#### 2. C program for Sum of n integer
![Cross-Compilation Workflow](images/vsd2.png)


#### 3. Commands for Examination of generated RISC-V assembly code
![Assembly Code Analysis](images/vsd3.png)


#### 4. Memory Architecture Analysis (main function)
![Memory Mapping Details](images/vsd4.png)




## License
This project documentation is licensed under the MIT License.
