#! /usr/bin/vvp
:ivl_version "12.0 (stable)" "(v12_0-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/ivl/system.vpi";
:vpi_module "/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/ivl/va_math.vpi";
:vpi_module "/usr/lib/ivl/v2009.vpi";
S_0x5f1e97670b30 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x5f1e97670cc0 .scope module, "tb" "tb" 3 94;
 .timescale -12 -12;
L_0x5f1e976626d0 .functor NOT 1, L_0x5f1e976a7bc0, C4<0>, C4<0>, C4<0>;
L_0x5f1e976633e0 .functor XOR 512, L_0x5f1e976a7820, L_0x5f1e976a78e0, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x5f1e97664050 .functor XOR 512, L_0x5f1e976633e0, L_0x5f1e976a7aa0, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x5f1e976a6960_0 .net *"_ivl_10", 511 0, L_0x5f1e976a7aa0;  1 drivers
v0x5f1e976a6a60_0 .net *"_ivl_12", 511 0, L_0x5f1e97664050;  1 drivers
v0x5f1e976a6b40_0 .net *"_ivl_2", 511 0, L_0x5f1e976a7750;  1 drivers
v0x5f1e976a6c00_0 .net *"_ivl_4", 511 0, L_0x5f1e976a7820;  1 drivers
v0x5f1e976a6ce0_0 .net *"_ivl_6", 511 0, L_0x5f1e976a78e0;  1 drivers
v0x5f1e976a6e10_0 .net *"_ivl_8", 511 0, L_0x5f1e976633e0;  1 drivers
v0x5f1e976a6ef0_0 .var "clk", 0 0;
v0x5f1e976a6f90_0 .net "data", 511 0, v0x5f1e97664510_0;  1 drivers
v0x5f1e976a7050_0 .net "load", 0 0, v0x5f1e976a5b30_0;  1 drivers
v0x5f1e976a70f0_0 .net "q_dut", 511 0, v0x5f1e976a6600_0;  1 drivers
v0x5f1e976a71b0_0 .net "q_ref", 511 0, v0x5f1e97663080_0;  1 drivers
v0x5f1e976a7250_0 .var/2u "stats1", 159 0;
v0x5f1e976a7310_0 .var/2u "strobe", 0 0;
v0x5f1e976a73d0_0 .net "tb_match", 0 0, L_0x5f1e976a7bc0;  1 drivers
v0x5f1e976a7490_0 .net "tb_mismatch", 0 0, L_0x5f1e976626d0;  1 drivers
v0x5f1e976a7550_0 .net "wavedrom_enable", 0 0, v0x5f1e976a5bd0_0;  1 drivers
v0x5f1e976a7620_0 .net "wavedrom_title", 511 0, v0x5f1e976a5c70_0;  1 drivers
E_0x5f1e9766f150/0 .event negedge, v0x5f1e97661ad0_0;
E_0x5f1e9766f150/1 .event posedge, v0x5f1e97661ad0_0;
E_0x5f1e9766f150 .event/or E_0x5f1e9766f150/0, E_0x5f1e9766f150/1;
L_0x5f1e976a7750 .concat [ 512 0 0 0], v0x5f1e97663080_0;
L_0x5f1e976a7820 .concat [ 512 0 0 0], v0x5f1e97663080_0;
L_0x5f1e976a78e0 .concat [ 512 0 0 0], v0x5f1e976a6600_0;
L_0x5f1e976a7aa0 .concat [ 512 0 0 0], v0x5f1e97663080_0;
L_0x5f1e976a7bc0 .cmp/eeq 512, L_0x5f1e976a7750, L_0x5f1e97664050;
S_0x5f1e97679b50 .scope module, "good1" "reference_module" 3 135, 3 4 0, S_0x5f1e97670cc0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "load";
    .port_info 2 /INPUT 512 "data";
    .port_info 3 /OUTPUT 512 "q";
v0x5f1e97661ad0_0 .net "clk", 0 0, v0x5f1e976a6ef0_0;  1 drivers
v0x5f1e97661ec0_0 .net "data", 511 0, v0x5f1e97664510_0;  alias, 1 drivers
v0x5f1e97662420_0 .net "load", 0 0, v0x5f1e976a5b30_0;  alias, 1 drivers
v0x5f1e97663080_0 .var "q", 511 0;
E_0x5f1e9766ed30 .event posedge, v0x5f1e97661ad0_0;
S_0x5f1e976a5470 .scope module, "stim1" "stimulus_gen" 3 130, 3 20 0, S_0x5f1e97670cc0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "load";
    .port_info 2 /OUTPUT 512 "data";
    .port_info 3 /OUTPUT 512 "wavedrom_title";
    .port_info 4 /OUTPUT 1 "wavedrom_enable";
v0x5f1e976641f0_0 .net "clk", 0 0, v0x5f1e976a6ef0_0;  alias, 1 drivers
v0x5f1e97664510_0 .var "data", 511 0;
v0x5f1e976a5b30_0 .var "load", 0 0;
v0x5f1e976a5bd0_0 .var "wavedrom_enable", 0 0;
v0x5f1e976a5c70_0 .var "wavedrom_title", 511 0;
S_0x5f1e976a56f0 .scope task, "wavedrom_start" "wavedrom_start" 3 33, 3 33 0, S_0x5f1e976a5470;
 .timescale -12 -12;
v0x5f1e97663580_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x5f1e976a5930 .scope task, "wavedrom_stop" "wavedrom_stop" 3 36, 3 36 0, S_0x5f1e976a5470;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x5f1e976a5e00 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x5f1e97670cc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "load";
    .port_info 2 /INPUT 512 "data";
    .port_info 3 /OUTPUT 512 "q";
v0x5f1e976a62f0_0 .net "clk", 0 0, v0x5f1e976a6ef0_0;  alias, 1 drivers
v0x5f1e976a6400_0 .net "data", 511 0, v0x5f1e97664510_0;  alias, 1 drivers
v0x5f1e976a6510_0 .net "load", 0 0, v0x5f1e976a5b30_0;  alias, 1 drivers
v0x5f1e976a6600_0 .var "q", 511 0;
S_0x5f1e976a6010 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 4 14, 4 14 0, S_0x5f1e976a5e00;
 .timescale 0 0;
v0x5f1e976a61f0_0 .var/2s "i", 31 0;
S_0x5f1e976a6740 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 149, 3 149 0, S_0x5f1e97670cc0;
 .timescale -12 -12;
E_0x5f1e9766f5e0 .event anyedge, v0x5f1e976a7310_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x5f1e976a7310_0;
    %nor/r;
    %assign/vec4 v0x5f1e976a7310_0, 0;
    %wait E_0x5f1e9766f5e0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x5f1e976a5470;
T_3 ;
    %pushi/vec4 0, 0, 512;
    %assign/vec4 v0x5f1e97664510_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5f1e97664510_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f1e976a5b30_0, 0;
    %wait E_0x5f1e9766ed30;
    %wait E_0x5f1e9766ed30;
    %wait E_0x5f1e9766ed30;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f1e976a5b30_0, 0;
    %pushi/vec4 10, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5f1e9766ed30;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x5f1e976a5930;
    %join;
    %pushi/vec4 0, 0, 512;
    %assign/vec4 v0x5f1e97664510_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 256, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5f1e97664510_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f1e976a5b30_0, 0;
    %wait E_0x5f1e9766ed30;
    %wait E_0x5f1e9766ed30;
    %wait E_0x5f1e9766ed30;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f1e976a5b30_0, 0;
    %pushi/vec4 1000, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5f1e9766ed30;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %pushi/vec4 2147483648, 0, 483;
    %concati/vec4 1, 0, 29;
    %assign/vec4 v0x5f1e97664510_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f1e976a5b30_0, 0;
    %wait E_0x5f1e9766ed30;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f1e976a5b30_0, 0;
    %pushi/vec4 1000, 0, 32;
T_3.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.5, 5;
    %jmp/1 T_3.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5f1e9766ed30;
    %jmp T_3.4;
T_3.5 ;
    %pop/vec4 1;
    %vpi_func 3 70 "$random" 32 {0 0 0};
    %pad/s 512;
    %assign/vec4 v0x5f1e97664510_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f1e976a5b30_0, 0;
    %wait E_0x5f1e9766ed30;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f1e976a5b30_0, 0;
    %pushi/vec4 1000, 0, 32;
T_3.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.7, 5;
    %jmp/1 T_3.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5f1e9766ed30;
    %jmp T_3.6;
T_3.7 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 512;
    %assign/vec4 v0x5f1e97664510_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f1e976a5b30_0, 0;
    %pushi/vec4 20, 0, 32;
T_3.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.9, 5;
    %jmp/1 T_3.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5f1e9766ed30;
    %jmp T_3.8;
T_3.9 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 32;
T_3.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.11, 5;
    %jmp/1 T_3.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5f1e9766ed30;
    %load/vec4 v0x5f1e97664510_0;
    %addi 2, 0, 512;
    %assign/vec4 v0x5f1e97664510_0, 0;
    %jmp T_3.10;
T_3.11 ;
    %pop/vec4 1;
    %wait E_0x5f1e9766ed30;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f1e976a5b30_0, 0;
    %load/vec4 v0x5f1e97664510_0;
    %addi 1, 0, 512;
    %assign/vec4 v0x5f1e97664510_0, 0;
    %pushi/vec4 20, 0, 32;
T_3.12 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.13, 5;
    %jmp/1 T_3.13, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5f1e9766ed30;
    %load/vec4 v0x5f1e97664510_0;
    %addi 1, 0, 512;
    %assign/vec4 v0x5f1e97664510_0, 0;
    %jmp T_3.12;
T_3.13 ;
    %pop/vec4 1;
    %pushi/vec4 500, 0, 32;
T_3.14 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.15, 5;
    %jmp/1 T_3.15, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5f1e9766ed30;
    %jmp T_3.14;
T_3.15 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 89 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x5f1e97679b50;
T_4 ;
    %wait E_0x5f1e9766ed30;
    %load/vec4 v0x5f1e97662420_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x5f1e97661ec0_0;
    %assign/vec4 v0x5f1e97663080_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x5f1e97663080_0;
    %parti/s 511, 1, 2;
    %pad/u 512;
    %load/vec4 v0x5f1e97663080_0;
    %parti/s 511, 0, 2;
    %concati/vec4 0, 0, 1;
    %xor;
    %assign/vec4 v0x5f1e97663080_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x5f1e976a5e00;
T_5 ;
    %wait E_0x5f1e9766ed30;
    %load/vec4 v0x5f1e976a6510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x5f1e976a6400_0;
    %assign/vec4 v0x5f1e976a6600_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x5f1e976a6600_0;
    %parti/s 1, 1, 2;
    %pushi/vec4 0, 0, 1;
    %xor;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5f1e976a6600_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x5f1e976a6600_0;
    %parti/s 1, 510, 10;
    %xor;
    %ix/load 4, 511, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5f1e976a6600_0, 4, 5;
    %fork t_1, S_0x5f1e976a6010;
    %jmp t_0;
    .scope S_0x5f1e976a6010;
t_1 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x5f1e976a61f0_0, 0, 32;
T_5.2 ;
    %load/vec4 v0x5f1e976a61f0_0;
    %cmpi/s 511, 0, 32;
    %jmp/0xz T_5.3, 5;
    %load/vec4 v0x5f1e976a6600_0;
    %load/vec4 v0x5f1e976a61f0_0;
    %subi 1, 0, 32;
    %part/s 1;
    %load/vec4 v0x5f1e976a6600_0;
    %load/vec4 v0x5f1e976a61f0_0;
    %addi 1, 0, 32;
    %part/s 1;
    %xor;
    %ix/load 5, 0, 0;
    %ix/getv/s 4, v0x5f1e976a61f0_0;
    %assign/vec4/off/d v0x5f1e976a6600_0, 4, 5;
    %load/vec4 v0x5f1e976a61f0_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x5f1e976a61f0_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %end;
    .scope S_0x5f1e976a5e00;
t_0 %join;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5f1e97670cc0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f1e976a6ef0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f1e976a7310_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x5f1e97670cc0;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x5f1e976a6ef0_0;
    %inv;
    %store/vec4 v0x5f1e976a6ef0_0, 0, 1;
    %jmp T_7.0;
    %end;
    .thread T_7;
    .scope S_0x5f1e97670cc0;
T_8 ;
    %vpi_call/w 3 122 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 123 "$dumpvars", 32'sb00000000000000000000000000000001, v0x5f1e976641f0_0, v0x5f1e976a7490_0, v0x5f1e976a6ef0_0, v0x5f1e976a7050_0, v0x5f1e976a6f90_0, v0x5f1e976a71b0_0, v0x5f1e976a70f0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x5f1e97670cc0;
T_9 ;
    %load/vec4 v0x5f1e976a7250_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x5f1e976a7250_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x5f1e976a7250_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 158 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 159 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_9.1 ;
    %load/vec4 v0x5f1e976a7250_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x5f1e976a7250_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 161 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 162 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x5f1e976a7250_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x5f1e976a7250_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 163 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x5f1e97670cc0;
T_10 ;
    %wait E_0x5f1e9766f150;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5f1e976a7250_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5f1e976a7250_0, 4, 32;
    %load/vec4 v0x5f1e976a73d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x5f1e976a7250_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 174 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5f1e976a7250_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5f1e976a7250_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5f1e976a7250_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x5f1e976a71b0_0;
    %load/vec4 v0x5f1e976a71b0_0;
    %load/vec4 v0x5f1e976a70f0_0;
    %xor;
    %load/vec4 v0x5f1e976a71b0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x5f1e976a7250_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5f1e976a7250_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x5f1e976a7250_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5f1e976a7250_0, 4, 32;
T_10.4 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jason/documents/research/llm_hardware_design/autochip/AutoChip/greedy-tree/autochip_scripts/../verilogeval_prompts_tbs/validation_set/rule90/rule90_tb.sv";
    "/home/jason/documents/research/llm_hardware_design/autochip/AutoChip/greedy-tree/autochip_scripts/outputs/parameter_sweep/candidates10_depth10/rule90/iter0/response7/top_module.sv";
