# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../Day_10.srcs/sources_1/new/Subrator_4_bit.v" \
"../../../../Day_10.srcs/sources_1/new/full_sub.v" \
"../../../../Day_10.srcs/sim_1/new/Subractor_4_bit_TB.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
