

================================================================
== Vivado HLS Report for 'aes128_encrypt_block_hw'
================================================================
* Date:           Tue Apr 10 18:51:47 2018

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        AES_HLS_ECE1155
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.498|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+------+-----+------+---------+
    |   Latency  |  Interval  | Pipeline|
    | min |  max | min |  max |   Type  |
    +-----+------+-----+------+---------+
    |  756|  1236|  756|  1236|   none  |
    +-----+------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+------+----------+-----------+-----------+------+----------+
        |          |   Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+------+----------+-----------+-----------+------+----------+
        |- Loop 1  |  576|  1008| 64 ~ 112 |          -|          -|     9|    no    |
        +----------+-----+------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 59
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / (!exitcond2)
	40  / (exitcond2)
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	12  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	50  / true
50 --> 
	51  / true
51 --> 
	52  / true
52 --> 
	53  / true
53 --> 
	54  / true
54 --> 
	55  / true
55 --> 
	56  / true
56 --> 
	57  / true
57 --> 
	58  / true
58 --> 
	59  / true
59 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.32>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%state = alloca [16 x i8], align 16" [AES_HLS_ECE1155/src/aes_hw.cpp:231]   --->   Operation 60 'alloca' 'state' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%round_key = alloca [16 x i8], align 16" [AES_HLS_ECE1155/src/aes_hw.cpp:231]   --->   Operation 61 'alloca' 'round_key' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%expanded_key = alloca [176 x i8], align 16" [AES_HLS_ECE1155/src/aes_hw.cpp:231]   --->   Operation 62 'alloca' 'expanded_key' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%in_addr = getelementptr [16 x i8]* %in_r, i64 0, i64 0" [AES_HLS_ECE1155/src/aes_hw.cpp:237]   --->   Operation 63 'getelementptr' 'in_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [2/2] (2.32ns)   --->   "%in_load = load i8* %in_addr, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:237]   --->   Operation 64 'load' 'in_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%in_addr_1 = getelementptr [16 x i8]* %in_r, i64 0, i64 1" [AES_HLS_ECE1155/src/aes_hw.cpp:237]   --->   Operation 65 'getelementptr' 'in_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [2/2] (2.32ns)   --->   "%in_load_1 = load i8* %in_addr_1, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:237]   --->   Operation 66 'load' 'in_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 2 <SV = 1> <Delay = 4.64>
ST_2 : Operation 67 [1/2] (2.32ns)   --->   "%in_load = load i8* %in_addr, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:237]   --->   Operation 67 'load' 'in_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%state_addr = getelementptr inbounds [16 x i8]* %state, i64 0, i64 0" [AES_HLS_ECE1155/src/aes_hw.cpp:237]   --->   Operation 68 'getelementptr' 'state_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (2.32ns)   --->   "store i8 %in_load, i8* %state_addr, align 16" [AES_HLS_ECE1155/src/aes_hw.cpp:237]   --->   Operation 69 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 70 [1/2] (2.32ns)   --->   "%in_load_1 = load i8* %in_addr_1, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:237]   --->   Operation 70 'load' 'in_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%state_addr_19 = getelementptr inbounds [16 x i8]* %state, i64 0, i64 4" [AES_HLS_ECE1155/src/aes_hw.cpp:237]   --->   Operation 71 'getelementptr' 'state_addr_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (2.32ns)   --->   "store i8 %in_load_1, i8* %state_addr_19, align 4" [AES_HLS_ECE1155/src/aes_hw.cpp:237]   --->   Operation 72 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%in_addr_2 = getelementptr [16 x i8]* %in_r, i64 0, i64 2" [AES_HLS_ECE1155/src/aes_hw.cpp:237]   --->   Operation 73 'getelementptr' 'in_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [2/2] (2.32ns)   --->   "%in_load_2 = load i8* %in_addr_2, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:237]   --->   Operation 74 'load' 'in_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%in_addr_3 = getelementptr [16 x i8]* %in_r, i64 0, i64 3" [AES_HLS_ECE1155/src/aes_hw.cpp:237]   --->   Operation 75 'getelementptr' 'in_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [2/2] (2.32ns)   --->   "%in_load_3 = load i8* %in_addr_3, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:237]   --->   Operation 76 'load' 'in_load_3' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 3 <SV = 2> <Delay = 4.64>
ST_3 : Operation 77 [1/2] (2.32ns)   --->   "%in_load_2 = load i8* %in_addr_2, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:237]   --->   Operation 77 'load' 'in_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%state_addr_20 = getelementptr inbounds [16 x i8]* %state, i64 0, i64 8" [AES_HLS_ECE1155/src/aes_hw.cpp:237]   --->   Operation 78 'getelementptr' 'state_addr_20' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (2.32ns)   --->   "store i8 %in_load_2, i8* %state_addr_20, align 8" [AES_HLS_ECE1155/src/aes_hw.cpp:237]   --->   Operation 79 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 80 [1/2] (2.32ns)   --->   "%in_load_3 = load i8* %in_addr_3, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:237]   --->   Operation 80 'load' 'in_load_3' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%state_addr_21 = getelementptr inbounds [16 x i8]* %state, i64 0, i64 12" [AES_HLS_ECE1155/src/aes_hw.cpp:237]   --->   Operation 81 'getelementptr' 'state_addr_21' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (2.32ns)   --->   "store i8 %in_load_3, i8* %state_addr_21, align 4" [AES_HLS_ECE1155/src/aes_hw.cpp:237]   --->   Operation 82 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%in_addr_4 = getelementptr [16 x i8]* %in_r, i64 0, i64 4" [AES_HLS_ECE1155/src/aes_hw.cpp:237]   --->   Operation 83 'getelementptr' 'in_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 84 [2/2] (2.32ns)   --->   "%in_load_4 = load i8* %in_addr_4, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:237]   --->   Operation 84 'load' 'in_load_4' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%in_addr_5 = getelementptr [16 x i8]* %in_r, i64 0, i64 5" [AES_HLS_ECE1155/src/aes_hw.cpp:237]   --->   Operation 85 'getelementptr' 'in_addr_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 86 [2/2] (2.32ns)   --->   "%in_load_5 = load i8* %in_addr_5, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:237]   --->   Operation 86 'load' 'in_load_5' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 4 <SV = 3> <Delay = 4.64>
ST_4 : Operation 87 [1/2] (2.32ns)   --->   "%in_load_4 = load i8* %in_addr_4, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:237]   --->   Operation 87 'load' 'in_load_4' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%state_addr_22 = getelementptr inbounds [16 x i8]* %state, i64 0, i64 1" [AES_HLS_ECE1155/src/aes_hw.cpp:237]   --->   Operation 88 'getelementptr' 'state_addr_22' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (2.32ns)   --->   "store i8 %in_load_4, i8* %state_addr_22, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:237]   --->   Operation 89 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 90 [1/2] (2.32ns)   --->   "%in_load_5 = load i8* %in_addr_5, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:237]   --->   Operation 90 'load' 'in_load_5' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%state_addr_23 = getelementptr inbounds [16 x i8]* %state, i64 0, i64 5" [AES_HLS_ECE1155/src/aes_hw.cpp:237]   --->   Operation 91 'getelementptr' 'state_addr_23' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (2.32ns)   --->   "store i8 %in_load_5, i8* %state_addr_23, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:237]   --->   Operation 92 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%in_addr_6 = getelementptr [16 x i8]* %in_r, i64 0, i64 6" [AES_HLS_ECE1155/src/aes_hw.cpp:237]   --->   Operation 93 'getelementptr' 'in_addr_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 94 [2/2] (2.32ns)   --->   "%in_load_6 = load i8* %in_addr_6, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:237]   --->   Operation 94 'load' 'in_load_6' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%in_addr_7 = getelementptr [16 x i8]* %in_r, i64 0, i64 7" [AES_HLS_ECE1155/src/aes_hw.cpp:237]   --->   Operation 95 'getelementptr' 'in_addr_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 96 [2/2] (2.32ns)   --->   "%in_load_7 = load i8* %in_addr_7, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:237]   --->   Operation 96 'load' 'in_load_7' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 5 <SV = 4> <Delay = 4.64>
ST_5 : Operation 97 [1/2] (2.32ns)   --->   "%in_load_6 = load i8* %in_addr_6, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:237]   --->   Operation 97 'load' 'in_load_6' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "%state_addr_24 = getelementptr inbounds [16 x i8]* %state, i64 0, i64 9" [AES_HLS_ECE1155/src/aes_hw.cpp:237]   --->   Operation 98 'getelementptr' 'state_addr_24' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 99 [1/1] (2.32ns)   --->   "store i8 %in_load_6, i8* %state_addr_24, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:237]   --->   Operation 99 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_5 : Operation 100 [1/2] (2.32ns)   --->   "%in_load_7 = load i8* %in_addr_7, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:237]   --->   Operation 100 'load' 'in_load_7' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%state_addr_25 = getelementptr inbounds [16 x i8]* %state, i64 0, i64 13" [AES_HLS_ECE1155/src/aes_hw.cpp:237]   --->   Operation 101 'getelementptr' 'state_addr_25' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 102 [1/1] (2.32ns)   --->   "store i8 %in_load_7, i8* %state_addr_25, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:237]   --->   Operation 102 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%in_addr_8 = getelementptr [16 x i8]* %in_r, i64 0, i64 8" [AES_HLS_ECE1155/src/aes_hw.cpp:237]   --->   Operation 103 'getelementptr' 'in_addr_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 104 [2/2] (2.32ns)   --->   "%in_load_8 = load i8* %in_addr_8, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:237]   --->   Operation 104 'load' 'in_load_8' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_5 : Operation 105 [1/1] (0.00ns)   --->   "%in_addr_9 = getelementptr [16 x i8]* %in_r, i64 0, i64 9" [AES_HLS_ECE1155/src/aes_hw.cpp:237]   --->   Operation 105 'getelementptr' 'in_addr_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 106 [2/2] (2.32ns)   --->   "%in_load_9 = load i8* %in_addr_9, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:237]   --->   Operation 106 'load' 'in_load_9' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 6 <SV = 5> <Delay = 4.64>
ST_6 : Operation 107 [1/2] (2.32ns)   --->   "%in_load_8 = load i8* %in_addr_8, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:237]   --->   Operation 107 'load' 'in_load_8' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_6 : Operation 108 [1/1] (0.00ns)   --->   "%state_addr_26 = getelementptr inbounds [16 x i8]* %state, i64 0, i64 2" [AES_HLS_ECE1155/src/aes_hw.cpp:237]   --->   Operation 108 'getelementptr' 'state_addr_26' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 109 [1/1] (2.32ns)   --->   "store i8 %in_load_8, i8* %state_addr_26, align 2" [AES_HLS_ECE1155/src/aes_hw.cpp:237]   --->   Operation 109 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_6 : Operation 110 [1/2] (2.32ns)   --->   "%in_load_9 = load i8* %in_addr_9, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:237]   --->   Operation 110 'load' 'in_load_9' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_6 : Operation 111 [1/1] (0.00ns)   --->   "%state_addr_27 = getelementptr inbounds [16 x i8]* %state, i64 0, i64 6" [AES_HLS_ECE1155/src/aes_hw.cpp:237]   --->   Operation 111 'getelementptr' 'state_addr_27' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 112 [1/1] (2.32ns)   --->   "store i8 %in_load_9, i8* %state_addr_27, align 2" [AES_HLS_ECE1155/src/aes_hw.cpp:237]   --->   Operation 112 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_6 : Operation 113 [1/1] (0.00ns)   --->   "%in_addr_10 = getelementptr [16 x i8]* %in_r, i64 0, i64 10" [AES_HLS_ECE1155/src/aes_hw.cpp:237]   --->   Operation 113 'getelementptr' 'in_addr_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 114 [2/2] (2.32ns)   --->   "%in_load_10 = load i8* %in_addr_10, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:237]   --->   Operation 114 'load' 'in_load_10' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_6 : Operation 115 [1/1] (0.00ns)   --->   "%in_addr_11 = getelementptr [16 x i8]* %in_r, i64 0, i64 11" [AES_HLS_ECE1155/src/aes_hw.cpp:237]   --->   Operation 115 'getelementptr' 'in_addr_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 116 [2/2] (2.32ns)   --->   "%in_load_11 = load i8* %in_addr_11, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:237]   --->   Operation 116 'load' 'in_load_11' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_6 : Operation 117 [2/2] (0.00ns)   --->   "call fastcc void @aes128_expand_key_hw([16 x i8]* %key, [176 x i8]* %expanded_key) nounwind" [AES_HLS_ECE1155/src/aes_hw.cpp:240]   --->   Operation 117 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 4.64>
ST_7 : Operation 118 [1/2] (2.32ns)   --->   "%in_load_10 = load i8* %in_addr_10, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:237]   --->   Operation 118 'load' 'in_load_10' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 119 [1/1] (0.00ns)   --->   "%state_addr_28 = getelementptr inbounds [16 x i8]* %state, i64 0, i64 10" [AES_HLS_ECE1155/src/aes_hw.cpp:237]   --->   Operation 119 'getelementptr' 'state_addr_28' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 120 [1/1] (2.32ns)   --->   "store i8 %in_load_10, i8* %state_addr_28, align 2" [AES_HLS_ECE1155/src/aes_hw.cpp:237]   --->   Operation 120 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 121 [1/2] (2.32ns)   --->   "%in_load_11 = load i8* %in_addr_11, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:237]   --->   Operation 121 'load' 'in_load_11' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 122 [1/1] (0.00ns)   --->   "%state_addr_29 = getelementptr inbounds [16 x i8]* %state, i64 0, i64 14" [AES_HLS_ECE1155/src/aes_hw.cpp:237]   --->   Operation 122 'getelementptr' 'state_addr_29' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 123 [1/1] (2.32ns)   --->   "store i8 %in_load_11, i8* %state_addr_29, align 2" [AES_HLS_ECE1155/src/aes_hw.cpp:237]   --->   Operation 123 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 124 [1/1] (0.00ns)   --->   "%in_addr_12 = getelementptr [16 x i8]* %in_r, i64 0, i64 12" [AES_HLS_ECE1155/src/aes_hw.cpp:237]   --->   Operation 124 'getelementptr' 'in_addr_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 125 [2/2] (2.32ns)   --->   "%in_load_12 = load i8* %in_addr_12, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:237]   --->   Operation 125 'load' 'in_load_12' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 126 [1/1] (0.00ns)   --->   "%in_addr_13 = getelementptr [16 x i8]* %in_r, i64 0, i64 13" [AES_HLS_ECE1155/src/aes_hw.cpp:237]   --->   Operation 126 'getelementptr' 'in_addr_13' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 127 [2/2] (2.32ns)   --->   "%in_load_13 = load i8* %in_addr_13, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:237]   --->   Operation 127 'load' 'in_load_13' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 128 [1/2] (0.00ns)   --->   "call fastcc void @aes128_expand_key_hw([16 x i8]* %key, [176 x i8]* %expanded_key) nounwind" [AES_HLS_ECE1155/src/aes_hw.cpp:240]   --->   Operation 128 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 6.98>
ST_8 : Operation 129 [1/2] (2.32ns)   --->   "%in_load_12 = load i8* %in_addr_12, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:237]   --->   Operation 129 'load' 'in_load_12' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_8 : Operation 130 [1/1] (0.00ns)   --->   "%state_addr_30 = getelementptr inbounds [16 x i8]* %state, i64 0, i64 3" [AES_HLS_ECE1155/src/aes_hw.cpp:237]   --->   Operation 130 'getelementptr' 'state_addr_30' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 131 [1/1] (2.32ns)   --->   "store i8 %in_load_12, i8* %state_addr_30, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:237]   --->   Operation 131 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_8 : Operation 132 [1/2] (2.32ns)   --->   "%in_load_13 = load i8* %in_addr_13, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:237]   --->   Operation 132 'load' 'in_load_13' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_8 : Operation 133 [1/1] (0.00ns)   --->   "%state_addr_31 = getelementptr inbounds [16 x i8]* %state, i64 0, i64 7" [AES_HLS_ECE1155/src/aes_hw.cpp:237]   --->   Operation 133 'getelementptr' 'state_addr_31' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 134 [1/1] (2.32ns)   --->   "store i8 %in_load_13, i8* %state_addr_31, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:237]   --->   Operation 134 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_8 : Operation 135 [1/1] (0.00ns)   --->   "%in_addr_14 = getelementptr [16 x i8]* %in_r, i64 0, i64 14" [AES_HLS_ECE1155/src/aes_hw.cpp:237]   --->   Operation 135 'getelementptr' 'in_addr_14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 136 [2/2] (2.32ns)   --->   "%in_load_14 = load i8* %in_addr_14, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:237]   --->   Operation 136 'load' 'in_load_14' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_8 : Operation 137 [1/1] (0.00ns)   --->   "%in_addr_15 = getelementptr [16 x i8]* %in_r, i64 0, i64 15" [AES_HLS_ECE1155/src/aes_hw.cpp:237]   --->   Operation 137 'getelementptr' 'in_addr_15' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 138 [2/2] (2.32ns)   --->   "%in_load_15 = load i8* %in_addr_15, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:237]   --->   Operation 138 'load' 'in_load_15' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_8 : Operation 139 [2/2] (6.98ns)   --->   "call fastcc void @aes128_extract_round([176 x i8]* %expanded_key, i10 0, [16 x i8]* %round_key) nounwind" [AES_HLS_ECE1155/src/aes_hw.cpp:241]   --->   Operation 139 'call' <Predicate = true> <Delay = 6.98> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 4.64>
ST_9 : Operation 140 [1/2] (2.32ns)   --->   "%in_load_14 = load i8* %in_addr_14, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:237]   --->   Operation 140 'load' 'in_load_14' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_9 : Operation 141 [1/1] (0.00ns)   --->   "%state_addr_32 = getelementptr inbounds [16 x i8]* %state, i64 0, i64 11" [AES_HLS_ECE1155/src/aes_hw.cpp:237]   --->   Operation 141 'getelementptr' 'state_addr_32' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 142 [1/1] (2.32ns)   --->   "store i8 %in_load_14, i8* %state_addr_32, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:237]   --->   Operation 142 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_9 : Operation 143 [1/2] (2.32ns)   --->   "%in_load_15 = load i8* %in_addr_15, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:237]   --->   Operation 143 'load' 'in_load_15' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_9 : Operation 144 [1/1] (0.00ns)   --->   "%state_addr_33 = getelementptr inbounds [16 x i8]* %state, i64 0, i64 15" [AES_HLS_ECE1155/src/aes_hw.cpp:237]   --->   Operation 144 'getelementptr' 'state_addr_33' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 145 [1/1] (2.32ns)   --->   "store i8 %in_load_15, i8* %state_addr_33, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:237]   --->   Operation 145 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_9 : Operation 146 [1/2] (0.00ns)   --->   "call fastcc void @aes128_extract_round([176 x i8]* %expanded_key, i10 0, [16 x i8]* %round_key) nounwind" [AES_HLS_ECE1155/src/aes_hw.cpp:241]   --->   Operation 146 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 1.81>
ST_10 : Operation 147 [2/2] (1.81ns)   --->   "call fastcc void @aes128_add_round_key([16 x i8]* %state, [16 x i8]* %round_key) nounwind" [AES_HLS_ECE1155/src/aes_hw.cpp:242]   --->   Operation 147 'call' <Predicate = true> <Delay = 1.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 1.76>
ST_11 : Operation 148 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([16 x i8]* %in_r) nounwind, !map !37"   --->   Operation 148 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 149 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([16 x i8]* %key) nounwind, !map !43"   --->   Operation 149 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 150 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([16 x i8]* %out_r) nounwind, !map !47"   --->   Operation 150 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 151 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([24 x i8]* @aes128_encrypt_block) nounwind"   --->   Operation 151 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 152 [1/2] (0.00ns)   --->   "call fastcc void @aes128_add_round_key([16 x i8]* %state, [16 x i8]* %round_key) nounwind" [AES_HLS_ECE1155/src/aes_hw.cpp:242]   --->   Operation 152 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 153 [1/1] (1.76ns)   --->   "br label %1" [AES_HLS_ECE1155/src/aes_hw.cpp:243]   --->   Operation 153 'br' <Predicate = true> <Delay = 1.76>

State 12 <SV = 11> <Delay = 6.98>
ST_12 : Operation 154 [1/1] (0.00ns)   --->   "%i_1 = phi i4 [ 1, %0 ], [ %i, %2 ]"   --->   Operation 154 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 155 [1/1] (1.30ns)   --->   "%exitcond2 = icmp eq i4 %i_1, -6" [AES_HLS_ECE1155/src/aes_hw.cpp:243]   --->   Operation 155 'icmp' 'exitcond2' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 156 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 9, i64 9) nounwind"   --->   Operation 156 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 157 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %3, label %2" [AES_HLS_ECE1155/src/aes_hw.cpp:243]   --->   Operation 157 'br' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 158 [1/1] (0.00ns)   --->   "%tmp_s = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %i_1, i4 0)" [AES_HLS_ECE1155/src/aes_hw.cpp:244]   --->   Operation 158 'bitconcatenate' 'tmp_s' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_12 : Operation 159 [1/1] (0.00ns)   --->   "%tmp_19_cast = zext i8 %tmp_s to i10" [AES_HLS_ECE1155/src/aes_hw.cpp:244]   --->   Operation 159 'zext' 'tmp_19_cast' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_12 : Operation 160 [2/2] (6.98ns)   --->   "call fastcc void @aes128_extract_round([176 x i8]* %expanded_key, i10 %tmp_19_cast, [16 x i8]* %round_key) nounwind" [AES_HLS_ECE1155/src/aes_hw.cpp:244]   --->   Operation 160 'call' <Predicate = (!exitcond2)> <Delay = 6.98> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 161 [2/2] (1.76ns)   --->   "call fastcc void @aes128_sub_bytes_hw([16 x i8]* %state) nounwind" [AES_HLS_ECE1155/src/aes_hw.cpp:245]   --->   Operation 161 'call' <Predicate = (!exitcond2)> <Delay = 1.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 162 [1/1] (1.73ns)   --->   "%i = add i4 %i_1, 1" [AES_HLS_ECE1155/src/aes_hw.cpp:243]   --->   Operation 162 'add' 'i' <Predicate = (!exitcond2)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 163 [2/2] (1.76ns)   --->   "call fastcc void @aes128_sub_bytes_hw([16 x i8]* %state) nounwind" [AES_HLS_ECE1155/src/aes_hw.cpp:250]   --->   Operation 163 'call' <Predicate = (exitcond2)> <Delay = 1.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 164 [2/2] (6.98ns)   --->   "call fastcc void @aes128_extract_round([176 x i8]* %expanded_key, i10 160, [16 x i8]* %round_key) nounwind" [AES_HLS_ECE1155/src/aes_hw.cpp:252]   --->   Operation 164 'call' <Predicate = (exitcond2)> <Delay = 6.98> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 165 [1/2] (0.00ns)   --->   "call fastcc void @aes128_extract_round([176 x i8]* %expanded_key, i10 %tmp_19_cast, [16 x i8]* %round_key) nounwind" [AES_HLS_ECE1155/src/aes_hw.cpp:244]   --->   Operation 165 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 166 [1/2] (0.00ns)   --->   "call fastcc void @aes128_sub_bytes_hw([16 x i8]* %state) nounwind" [AES_HLS_ECE1155/src/aes_hw.cpp:245]   --->   Operation 166 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 3.73>
ST_14 : Operation 167 [2/2] (3.73ns)   --->   "call fastcc void @aes128_shift_row_hw([16 x i8]* %state, i5 0, i4 zeroext 0) nounwind" [AES_HLS_ECE1155/src/aes_hw.cpp:123->AES_HLS_ECE1155/src/aes_hw.cpp:246]   --->   Operation 167 'call' <Predicate = true> <Delay = 3.73> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 0.00>
ST_15 : Operation 168 [1/2] (0.00ns)   --->   "call fastcc void @aes128_shift_row_hw([16 x i8]* %state, i5 0, i4 zeroext 0) nounwind" [AES_HLS_ECE1155/src/aes_hw.cpp:123->AES_HLS_ECE1155/src/aes_hw.cpp:246]   --->   Operation 168 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 3.73>
ST_16 : Operation 169 [2/2] (3.73ns)   --->   "call fastcc void @aes128_shift_row_hw([16 x i8]* %state, i5 4, i4 zeroext 1) nounwind" [AES_HLS_ECE1155/src/aes_hw.cpp:123->AES_HLS_ECE1155/src/aes_hw.cpp:246]   --->   Operation 169 'call' <Predicate = true> <Delay = 3.73> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 0.00>
ST_17 : Operation 170 [1/2] (0.00ns)   --->   "call fastcc void @aes128_shift_row_hw([16 x i8]* %state, i5 4, i4 zeroext 1) nounwind" [AES_HLS_ECE1155/src/aes_hw.cpp:123->AES_HLS_ECE1155/src/aes_hw.cpp:246]   --->   Operation 170 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 3.73>
ST_18 : Operation 171 [2/2] (3.73ns)   --->   "call fastcc void @aes128_shift_row_hw([16 x i8]* %state, i5 8, i4 zeroext 2) nounwind" [AES_HLS_ECE1155/src/aes_hw.cpp:123->AES_HLS_ECE1155/src/aes_hw.cpp:246]   --->   Operation 171 'call' <Predicate = true> <Delay = 3.73> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 0.00>
ST_19 : Operation 172 [1/2] (0.00ns)   --->   "call fastcc void @aes128_shift_row_hw([16 x i8]* %state, i5 8, i4 zeroext 2) nounwind" [AES_HLS_ECE1155/src/aes_hw.cpp:123->AES_HLS_ECE1155/src/aes_hw.cpp:246]   --->   Operation 172 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 19> <Delay = 3.73>
ST_20 : Operation 173 [2/2] (3.73ns)   --->   "call fastcc void @aes128_shift_row_hw([16 x i8]* %state, i5 12, i4 zeroext 3) nounwind" [AES_HLS_ECE1155/src/aes_hw.cpp:123->AES_HLS_ECE1155/src/aes_hw.cpp:246]   --->   Operation 173 'call' <Predicate = true> <Delay = 3.73> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 0.00>
ST_21 : Operation 174 [1/2] (0.00ns)   --->   "call fastcc void @aes128_shift_row_hw([16 x i8]* %state, i5 12, i4 zeroext 3) nounwind" [AES_HLS_ECE1155/src/aes_hw.cpp:123->AES_HLS_ECE1155/src/aes_hw.cpp:246]   --->   Operation 174 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 2.32>
ST_22 : Operation 175 [2/2] (2.32ns)   --->   "%column_0 = load i8* %state_addr, align 16" [AES_HLS_ECE1155/src/aes_hw.cpp:173->AES_HLS_ECE1155/src/aes_hw.cpp:247]   --->   Operation 175 'load' 'column_0' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_22 : Operation 176 [2/2] (2.32ns)   --->   "%column_1 = load i8* %state_addr_19, align 4" [AES_HLS_ECE1155/src/aes_hw.cpp:173->AES_HLS_ECE1155/src/aes_hw.cpp:247]   --->   Operation 176 'load' 'column_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 23 <SV = 22> <Delay = 2.32>
ST_23 : Operation 177 [1/2] (2.32ns)   --->   "%column_0 = load i8* %state_addr, align 16" [AES_HLS_ECE1155/src/aes_hw.cpp:173->AES_HLS_ECE1155/src/aes_hw.cpp:247]   --->   Operation 177 'load' 'column_0' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_23 : Operation 178 [1/2] (2.32ns)   --->   "%column_1 = load i8* %state_addr_19, align 4" [AES_HLS_ECE1155/src/aes_hw.cpp:173->AES_HLS_ECE1155/src/aes_hw.cpp:247]   --->   Operation 178 'load' 'column_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_23 : Operation 179 [2/2] (2.32ns)   --->   "%column_2 = load i8* %state_addr_20, align 8" [AES_HLS_ECE1155/src/aes_hw.cpp:173->AES_HLS_ECE1155/src/aes_hw.cpp:247]   --->   Operation 179 'load' 'column_2' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_23 : Operation 180 [2/2] (2.32ns)   --->   "%column_3 = load i8* %state_addr_21, align 4" [AES_HLS_ECE1155/src/aes_hw.cpp:173->AES_HLS_ECE1155/src/aes_hw.cpp:247]   --->   Operation 180 'load' 'column_3' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 24 <SV = 23> <Delay = 2.32>
ST_24 : Operation 181 [1/2] (2.32ns)   --->   "%column_2 = load i8* %state_addr_20, align 8" [AES_HLS_ECE1155/src/aes_hw.cpp:173->AES_HLS_ECE1155/src/aes_hw.cpp:247]   --->   Operation 181 'load' 'column_2' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_24 : Operation 182 [1/2] (2.32ns)   --->   "%column_3 = load i8* %state_addr_21, align 4" [AES_HLS_ECE1155/src/aes_hw.cpp:173->AES_HLS_ECE1155/src/aes_hw.cpp:247]   --->   Operation 182 'load' 'column_3' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_24 : Operation 183 [2/2] (2.32ns)   --->   "%column_0_2 = load i8* %state_addr_22, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:173->AES_HLS_ECE1155/src/aes_hw.cpp:247]   --->   Operation 183 'load' 'column_0_2' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_24 : Operation 184 [2/2] (2.32ns)   --->   "%column_1_2 = load i8* %state_addr_23, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:173->AES_HLS_ECE1155/src/aes_hw.cpp:247]   --->   Operation 184 'load' 'column_1_2' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 25 <SV = 24> <Delay = 2.32>
ST_25 : Operation 185 [1/2] (2.32ns)   --->   "%column_0_2 = load i8* %state_addr_22, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:173->AES_HLS_ECE1155/src/aes_hw.cpp:247]   --->   Operation 185 'load' 'column_0_2' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_25 : Operation 186 [1/2] (2.32ns)   --->   "%column_1_2 = load i8* %state_addr_23, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:173->AES_HLS_ECE1155/src/aes_hw.cpp:247]   --->   Operation 186 'load' 'column_1_2' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_25 : Operation 187 [2/2] (2.32ns)   --->   "%column_2_2 = load i8* %state_addr_24, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:173->AES_HLS_ECE1155/src/aes_hw.cpp:247]   --->   Operation 187 'load' 'column_2_2' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_25 : Operation 188 [2/2] (2.32ns)   --->   "%column_3_2 = load i8* %state_addr_25, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:173->AES_HLS_ECE1155/src/aes_hw.cpp:247]   --->   Operation 188 'load' 'column_3_2' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 26 <SV = 25> <Delay = 2.32>
ST_26 : Operation 189 [1/2] (2.32ns)   --->   "%column_2_2 = load i8* %state_addr_24, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:173->AES_HLS_ECE1155/src/aes_hw.cpp:247]   --->   Operation 189 'load' 'column_2_2' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_26 : Operation 190 [1/2] (2.32ns)   --->   "%column_3_2 = load i8* %state_addr_25, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:173->AES_HLS_ECE1155/src/aes_hw.cpp:247]   --->   Operation 190 'load' 'column_3_2' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_26 : Operation 191 [2/2] (2.32ns)   --->   "%column_0_4 = load i8* %state_addr_26, align 2" [AES_HLS_ECE1155/src/aes_hw.cpp:173->AES_HLS_ECE1155/src/aes_hw.cpp:247]   --->   Operation 191 'load' 'column_0_4' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_26 : Operation 192 [2/2] (2.32ns)   --->   "%column_1_4 = load i8* %state_addr_27, align 2" [AES_HLS_ECE1155/src/aes_hw.cpp:173->AES_HLS_ECE1155/src/aes_hw.cpp:247]   --->   Operation 192 'load' 'column_1_4' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 27 <SV = 26> <Delay = 2.32>
ST_27 : Operation 193 [1/2] (2.32ns)   --->   "%column_0_4 = load i8* %state_addr_26, align 2" [AES_HLS_ECE1155/src/aes_hw.cpp:173->AES_HLS_ECE1155/src/aes_hw.cpp:247]   --->   Operation 193 'load' 'column_0_4' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_27 : Operation 194 [1/2] (2.32ns)   --->   "%column_1_4 = load i8* %state_addr_27, align 2" [AES_HLS_ECE1155/src/aes_hw.cpp:173->AES_HLS_ECE1155/src/aes_hw.cpp:247]   --->   Operation 194 'load' 'column_1_4' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_27 : Operation 195 [2/2] (2.32ns)   --->   "%column_2_4 = load i8* %state_addr_28, align 2" [AES_HLS_ECE1155/src/aes_hw.cpp:173->AES_HLS_ECE1155/src/aes_hw.cpp:247]   --->   Operation 195 'load' 'column_2_4' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_27 : Operation 196 [2/2] (2.32ns)   --->   "%column_3_4 = load i8* %state_addr_29, align 2" [AES_HLS_ECE1155/src/aes_hw.cpp:173->AES_HLS_ECE1155/src/aes_hw.cpp:247]   --->   Operation 196 'load' 'column_3_4' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 28 <SV = 27> <Delay = 2.32>
ST_28 : Operation 197 [1/2] (2.32ns)   --->   "%column_2_4 = load i8* %state_addr_28, align 2" [AES_HLS_ECE1155/src/aes_hw.cpp:173->AES_HLS_ECE1155/src/aes_hw.cpp:247]   --->   Operation 197 'load' 'column_2_4' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_28 : Operation 198 [1/2] (2.32ns)   --->   "%column_3_4 = load i8* %state_addr_29, align 2" [AES_HLS_ECE1155/src/aes_hw.cpp:173->AES_HLS_ECE1155/src/aes_hw.cpp:247]   --->   Operation 198 'load' 'column_3_4' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_28 : Operation 199 [2/2] (2.32ns)   --->   "%column_0_6 = load i8* %state_addr_30, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:173->AES_HLS_ECE1155/src/aes_hw.cpp:247]   --->   Operation 199 'load' 'column_0_6' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_28 : Operation 200 [2/2] (2.32ns)   --->   "%column_1_6 = load i8* %state_addr_31, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:173->AES_HLS_ECE1155/src/aes_hw.cpp:247]   --->   Operation 200 'load' 'column_1_6' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 29 <SV = 28> <Delay = 2.32>
ST_29 : Operation 201 [1/2] (2.32ns)   --->   "%column_0_6 = load i8* %state_addr_30, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:173->AES_HLS_ECE1155/src/aes_hw.cpp:247]   --->   Operation 201 'load' 'column_0_6' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_29 : Operation 202 [1/2] (2.32ns)   --->   "%column_1_6 = load i8* %state_addr_31, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:173->AES_HLS_ECE1155/src/aes_hw.cpp:247]   --->   Operation 202 'load' 'column_1_6' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_29 : Operation 203 [2/2] (2.32ns)   --->   "%column_2_6 = load i8* %state_addr_32, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:173->AES_HLS_ECE1155/src/aes_hw.cpp:247]   --->   Operation 203 'load' 'column_2_6' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_29 : Operation 204 [2/2] (2.32ns)   --->   "%column_3_6 = load i8* %state_addr_33, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:173->AES_HLS_ECE1155/src/aes_hw.cpp:247]   --->   Operation 204 'load' 'column_3_6' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 30 <SV = 29> <Delay = 6.42>
ST_30 : Operation 205 [1/1] (4.09ns)   --->   "%call_ret1_i = call fastcc { i8, i8, i8, i8 } @aes128_mix_column_hw(i8 %column_0, i8 %column_1, i8 %column_2, i8 %column_3) nounwind" [AES_HLS_ECE1155/src/aes_hw.cpp:175->AES_HLS_ECE1155/src/aes_hw.cpp:247]   --->   Operation 205 'call' 'call_ret1_i' <Predicate = true> <Delay = 4.09> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_30 : Operation 206 [1/1] (0.00ns)   --->   "%column_0_1 = extractvalue { i8, i8, i8, i8 } %call_ret1_i, 0" [AES_HLS_ECE1155/src/aes_hw.cpp:175->AES_HLS_ECE1155/src/aes_hw.cpp:247]   --->   Operation 206 'extractvalue' 'column_0_1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 207 [1/1] (0.00ns)   --->   "%column_1_1 = extractvalue { i8, i8, i8, i8 } %call_ret1_i, 1" [AES_HLS_ECE1155/src/aes_hw.cpp:175->AES_HLS_ECE1155/src/aes_hw.cpp:247]   --->   Operation 207 'extractvalue' 'column_1_1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 208 [1/1] (0.00ns)   --->   "%column_2_1 = extractvalue { i8, i8, i8, i8 } %call_ret1_i, 2" [AES_HLS_ECE1155/src/aes_hw.cpp:175->AES_HLS_ECE1155/src/aes_hw.cpp:247]   --->   Operation 208 'extractvalue' 'column_2_1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 209 [1/1] (0.00ns)   --->   "%column_3_1 = extractvalue { i8, i8, i8, i8 } %call_ret1_i, 3" [AES_HLS_ECE1155/src/aes_hw.cpp:175->AES_HLS_ECE1155/src/aes_hw.cpp:247]   --->   Operation 209 'extractvalue' 'column_3_1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 210 [1/1] (2.32ns)   --->   "store i8 %column_0_1, i8* %state_addr, align 16" [AES_HLS_ECE1155/src/aes_hw.cpp:178->AES_HLS_ECE1155/src/aes_hw.cpp:247]   --->   Operation 210 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_30 : Operation 211 [1/1] (2.32ns)   --->   "store i8 %column_1_1, i8* %state_addr_19, align 4" [AES_HLS_ECE1155/src/aes_hw.cpp:178->AES_HLS_ECE1155/src/aes_hw.cpp:247]   --->   Operation 211 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_30 : Operation 212 [1/2] (2.32ns)   --->   "%column_2_6 = load i8* %state_addr_32, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:173->AES_HLS_ECE1155/src/aes_hw.cpp:247]   --->   Operation 212 'load' 'column_2_6' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_30 : Operation 213 [1/2] (2.32ns)   --->   "%column_3_6 = load i8* %state_addr_33, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:173->AES_HLS_ECE1155/src/aes_hw.cpp:247]   --->   Operation 213 'load' 'column_3_6' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 31 <SV = 30> <Delay = 2.32>
ST_31 : Operation 214 [1/1] (2.32ns)   --->   "store i8 %column_2_1, i8* %state_addr_20, align 8" [AES_HLS_ECE1155/src/aes_hw.cpp:178->AES_HLS_ECE1155/src/aes_hw.cpp:247]   --->   Operation 214 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_31 : Operation 215 [1/1] (2.32ns)   --->   "store i8 %column_3_1, i8* %state_addr_21, align 4" [AES_HLS_ECE1155/src/aes_hw.cpp:178->AES_HLS_ECE1155/src/aes_hw.cpp:247]   --->   Operation 215 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 32 <SV = 31> <Delay = 6.42>
ST_32 : Operation 216 [1/1] (4.09ns)   --->   "%call_ret2_i = call fastcc { i8, i8, i8, i8 } @aes128_mix_column_hw(i8 %column_0_2, i8 %column_1_2, i8 %column_2_2, i8 %column_3_2) nounwind" [AES_HLS_ECE1155/src/aes_hw.cpp:175->AES_HLS_ECE1155/src/aes_hw.cpp:247]   --->   Operation 216 'call' 'call_ret2_i' <Predicate = true> <Delay = 4.09> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_32 : Operation 217 [1/1] (0.00ns)   --->   "%column_0_3 = extractvalue { i8, i8, i8, i8 } %call_ret2_i, 0" [AES_HLS_ECE1155/src/aes_hw.cpp:175->AES_HLS_ECE1155/src/aes_hw.cpp:247]   --->   Operation 217 'extractvalue' 'column_0_3' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 218 [1/1] (0.00ns)   --->   "%column_1_3 = extractvalue { i8, i8, i8, i8 } %call_ret2_i, 1" [AES_HLS_ECE1155/src/aes_hw.cpp:175->AES_HLS_ECE1155/src/aes_hw.cpp:247]   --->   Operation 218 'extractvalue' 'column_1_3' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 219 [1/1] (0.00ns)   --->   "%column_2_3 = extractvalue { i8, i8, i8, i8 } %call_ret2_i, 2" [AES_HLS_ECE1155/src/aes_hw.cpp:175->AES_HLS_ECE1155/src/aes_hw.cpp:247]   --->   Operation 219 'extractvalue' 'column_2_3' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 220 [1/1] (0.00ns)   --->   "%column_3_3 = extractvalue { i8, i8, i8, i8 } %call_ret2_i, 3" [AES_HLS_ECE1155/src/aes_hw.cpp:175->AES_HLS_ECE1155/src/aes_hw.cpp:247]   --->   Operation 220 'extractvalue' 'column_3_3' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 221 [1/1] (2.32ns)   --->   "store i8 %column_0_3, i8* %state_addr_22, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:178->AES_HLS_ECE1155/src/aes_hw.cpp:247]   --->   Operation 221 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_32 : Operation 222 [1/1] (2.32ns)   --->   "store i8 %column_1_3, i8* %state_addr_23, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:178->AES_HLS_ECE1155/src/aes_hw.cpp:247]   --->   Operation 222 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 33 <SV = 32> <Delay = 2.32>
ST_33 : Operation 223 [1/1] (2.32ns)   --->   "store i8 %column_2_3, i8* %state_addr_24, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:178->AES_HLS_ECE1155/src/aes_hw.cpp:247]   --->   Operation 223 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_33 : Operation 224 [1/1] (2.32ns)   --->   "store i8 %column_3_3, i8* %state_addr_25, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:178->AES_HLS_ECE1155/src/aes_hw.cpp:247]   --->   Operation 224 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 34 <SV = 33> <Delay = 6.42>
ST_34 : Operation 225 [1/1] (4.09ns)   --->   "%call_ret3_i = call fastcc { i8, i8, i8, i8 } @aes128_mix_column_hw(i8 %column_0_4, i8 %column_1_4, i8 %column_2_4, i8 %column_3_4) nounwind" [AES_HLS_ECE1155/src/aes_hw.cpp:175->AES_HLS_ECE1155/src/aes_hw.cpp:247]   --->   Operation 225 'call' 'call_ret3_i' <Predicate = true> <Delay = 4.09> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_34 : Operation 226 [1/1] (0.00ns)   --->   "%column_0_5 = extractvalue { i8, i8, i8, i8 } %call_ret3_i, 0" [AES_HLS_ECE1155/src/aes_hw.cpp:175->AES_HLS_ECE1155/src/aes_hw.cpp:247]   --->   Operation 226 'extractvalue' 'column_0_5' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 227 [1/1] (0.00ns)   --->   "%column_1_5 = extractvalue { i8, i8, i8, i8 } %call_ret3_i, 1" [AES_HLS_ECE1155/src/aes_hw.cpp:175->AES_HLS_ECE1155/src/aes_hw.cpp:247]   --->   Operation 227 'extractvalue' 'column_1_5' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 228 [1/1] (0.00ns)   --->   "%column_2_5 = extractvalue { i8, i8, i8, i8 } %call_ret3_i, 2" [AES_HLS_ECE1155/src/aes_hw.cpp:175->AES_HLS_ECE1155/src/aes_hw.cpp:247]   --->   Operation 228 'extractvalue' 'column_2_5' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 229 [1/1] (0.00ns)   --->   "%column_3_5 = extractvalue { i8, i8, i8, i8 } %call_ret3_i, 3" [AES_HLS_ECE1155/src/aes_hw.cpp:175->AES_HLS_ECE1155/src/aes_hw.cpp:247]   --->   Operation 229 'extractvalue' 'column_3_5' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 230 [1/1] (2.32ns)   --->   "store i8 %column_0_5, i8* %state_addr_26, align 2" [AES_HLS_ECE1155/src/aes_hw.cpp:178->AES_HLS_ECE1155/src/aes_hw.cpp:247]   --->   Operation 230 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_34 : Operation 231 [1/1] (2.32ns)   --->   "store i8 %column_1_5, i8* %state_addr_27, align 2" [AES_HLS_ECE1155/src/aes_hw.cpp:178->AES_HLS_ECE1155/src/aes_hw.cpp:247]   --->   Operation 231 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 35 <SV = 34> <Delay = 2.32>
ST_35 : Operation 232 [1/1] (2.32ns)   --->   "store i8 %column_2_5, i8* %state_addr_28, align 2" [AES_HLS_ECE1155/src/aes_hw.cpp:178->AES_HLS_ECE1155/src/aes_hw.cpp:247]   --->   Operation 232 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_35 : Operation 233 [1/1] (2.32ns)   --->   "store i8 %column_3_5, i8* %state_addr_29, align 2" [AES_HLS_ECE1155/src/aes_hw.cpp:178->AES_HLS_ECE1155/src/aes_hw.cpp:247]   --->   Operation 233 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 36 <SV = 35> <Delay = 6.42>
ST_36 : Operation 234 [1/1] (4.09ns)   --->   "%call_ret_i = call fastcc { i8, i8, i8, i8 } @aes128_mix_column_hw(i8 %column_0_6, i8 %column_1_6, i8 %column_2_6, i8 %column_3_6) nounwind" [AES_HLS_ECE1155/src/aes_hw.cpp:175->AES_HLS_ECE1155/src/aes_hw.cpp:247]   --->   Operation 234 'call' 'call_ret_i' <Predicate = true> <Delay = 4.09> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_36 : Operation 235 [1/1] (0.00ns)   --->   "%column_0_7 = extractvalue { i8, i8, i8, i8 } %call_ret_i, 0" [AES_HLS_ECE1155/src/aes_hw.cpp:175->AES_HLS_ECE1155/src/aes_hw.cpp:247]   --->   Operation 235 'extractvalue' 'column_0_7' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 236 [1/1] (0.00ns)   --->   "%column_1_7 = extractvalue { i8, i8, i8, i8 } %call_ret_i, 1" [AES_HLS_ECE1155/src/aes_hw.cpp:175->AES_HLS_ECE1155/src/aes_hw.cpp:247]   --->   Operation 236 'extractvalue' 'column_1_7' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 237 [1/1] (0.00ns)   --->   "%column_2_7 = extractvalue { i8, i8, i8, i8 } %call_ret_i, 2" [AES_HLS_ECE1155/src/aes_hw.cpp:175->AES_HLS_ECE1155/src/aes_hw.cpp:247]   --->   Operation 237 'extractvalue' 'column_2_7' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 238 [1/1] (0.00ns)   --->   "%column_3_7 = extractvalue { i8, i8, i8, i8 } %call_ret_i, 3" [AES_HLS_ECE1155/src/aes_hw.cpp:175->AES_HLS_ECE1155/src/aes_hw.cpp:247]   --->   Operation 238 'extractvalue' 'column_3_7' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 239 [1/1] (2.32ns)   --->   "store i8 %column_0_7, i8* %state_addr_30, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:178->AES_HLS_ECE1155/src/aes_hw.cpp:247]   --->   Operation 239 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_36 : Operation 240 [1/1] (2.32ns)   --->   "store i8 %column_1_7, i8* %state_addr_31, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:178->AES_HLS_ECE1155/src/aes_hw.cpp:247]   --->   Operation 240 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 37 <SV = 36> <Delay = 2.32>
ST_37 : Operation 241 [1/1] (2.32ns)   --->   "store i8 %column_2_7, i8* %state_addr_32, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:178->AES_HLS_ECE1155/src/aes_hw.cpp:247]   --->   Operation 241 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_37 : Operation 242 [1/1] (2.32ns)   --->   "store i8 %column_3_7, i8* %state_addr_33, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:178->AES_HLS_ECE1155/src/aes_hw.cpp:247]   --->   Operation 242 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 38 <SV = 37> <Delay = 1.81>
ST_38 : Operation 243 [2/2] (1.81ns)   --->   "call fastcc void @aes128_add_round_key([16 x i8]* %state, [16 x i8]* %round_key) nounwind" [AES_HLS_ECE1155/src/aes_hw.cpp:248]   --->   Operation 243 'call' <Predicate = true> <Delay = 1.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 39 <SV = 38> <Delay = 0.00>
ST_39 : Operation 244 [1/2] (0.00ns)   --->   "call fastcc void @aes128_add_round_key([16 x i8]* %state, [16 x i8]* %round_key) nounwind" [AES_HLS_ECE1155/src/aes_hw.cpp:248]   --->   Operation 244 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_39 : Operation 245 [1/1] (0.00ns)   --->   "br label %1" [AES_HLS_ECE1155/src/aes_hw.cpp:243]   --->   Operation 245 'br' <Predicate = true> <Delay = 0.00>

State 40 <SV = 12> <Delay = 0.00>
ST_40 : Operation 246 [1/2] (0.00ns)   --->   "call fastcc void @aes128_sub_bytes_hw([16 x i8]* %state) nounwind" [AES_HLS_ECE1155/src/aes_hw.cpp:250]   --->   Operation 246 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_40 : Operation 247 [1/2] (0.00ns)   --->   "call fastcc void @aes128_extract_round([176 x i8]* %expanded_key, i10 160, [16 x i8]* %round_key) nounwind" [AES_HLS_ECE1155/src/aes_hw.cpp:252]   --->   Operation 247 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 41 <SV = 13> <Delay = 3.73>
ST_41 : Operation 248 [2/2] (3.73ns)   --->   "call fastcc void @aes128_shift_row_hw([16 x i8]* %state, i5 0, i4 zeroext 0) nounwind" [AES_HLS_ECE1155/src/aes_hw.cpp:123->AES_HLS_ECE1155/src/aes_hw.cpp:251]   --->   Operation 248 'call' <Predicate = true> <Delay = 3.73> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 42 <SV = 14> <Delay = 0.00>
ST_42 : Operation 249 [1/2] (0.00ns)   --->   "call fastcc void @aes128_shift_row_hw([16 x i8]* %state, i5 0, i4 zeroext 0) nounwind" [AES_HLS_ECE1155/src/aes_hw.cpp:123->AES_HLS_ECE1155/src/aes_hw.cpp:251]   --->   Operation 249 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 43 <SV = 15> <Delay = 3.73>
ST_43 : Operation 250 [2/2] (3.73ns)   --->   "call fastcc void @aes128_shift_row_hw([16 x i8]* %state, i5 4, i4 zeroext 1) nounwind" [AES_HLS_ECE1155/src/aes_hw.cpp:123->AES_HLS_ECE1155/src/aes_hw.cpp:251]   --->   Operation 250 'call' <Predicate = true> <Delay = 3.73> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 44 <SV = 16> <Delay = 0.00>
ST_44 : Operation 251 [1/2] (0.00ns)   --->   "call fastcc void @aes128_shift_row_hw([16 x i8]* %state, i5 4, i4 zeroext 1) nounwind" [AES_HLS_ECE1155/src/aes_hw.cpp:123->AES_HLS_ECE1155/src/aes_hw.cpp:251]   --->   Operation 251 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 45 <SV = 17> <Delay = 3.73>
ST_45 : Operation 252 [2/2] (3.73ns)   --->   "call fastcc void @aes128_shift_row_hw([16 x i8]* %state, i5 8, i4 zeroext 2) nounwind" [AES_HLS_ECE1155/src/aes_hw.cpp:123->AES_HLS_ECE1155/src/aes_hw.cpp:251]   --->   Operation 252 'call' <Predicate = true> <Delay = 3.73> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 46 <SV = 18> <Delay = 0.00>
ST_46 : Operation 253 [1/2] (0.00ns)   --->   "call fastcc void @aes128_shift_row_hw([16 x i8]* %state, i5 8, i4 zeroext 2) nounwind" [AES_HLS_ECE1155/src/aes_hw.cpp:123->AES_HLS_ECE1155/src/aes_hw.cpp:251]   --->   Operation 253 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 47 <SV = 19> <Delay = 3.73>
ST_47 : Operation 254 [2/2] (3.73ns)   --->   "call fastcc void @aes128_shift_row_hw([16 x i8]* %state, i5 12, i4 zeroext 3) nounwind" [AES_HLS_ECE1155/src/aes_hw.cpp:123->AES_HLS_ECE1155/src/aes_hw.cpp:251]   --->   Operation 254 'call' <Predicate = true> <Delay = 3.73> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 48 <SV = 20> <Delay = 0.00>
ST_48 : Operation 255 [1/2] (0.00ns)   --->   "call fastcc void @aes128_shift_row_hw([16 x i8]* %state, i5 12, i4 zeroext 3) nounwind" [AES_HLS_ECE1155/src/aes_hw.cpp:123->AES_HLS_ECE1155/src/aes_hw.cpp:251]   --->   Operation 255 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 49 <SV = 21> <Delay = 1.81>
ST_49 : Operation 256 [2/2] (1.81ns)   --->   "call fastcc void @aes128_add_round_key([16 x i8]* %state, [16 x i8]* %round_key) nounwind" [AES_HLS_ECE1155/src/aes_hw.cpp:253]   --->   Operation 256 'call' <Predicate = true> <Delay = 1.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 50 <SV = 22> <Delay = 0.00>
ST_50 : Operation 257 [1/2] (0.00ns)   --->   "call fastcc void @aes128_add_round_key([16 x i8]* %state, [16 x i8]* %round_key) nounwind" [AES_HLS_ECE1155/src/aes_hw.cpp:253]   --->   Operation 257 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 51 <SV = 23> <Delay = 2.32>
ST_51 : Operation 258 [2/2] (2.32ns)   --->   "%state_load = load i8* %state_addr, align 16" [AES_HLS_ECE1155/src/aes_hw.cpp:259]   --->   Operation 258 'load' 'state_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_51 : Operation 259 [2/2] (2.32ns)   --->   "%state_load_16 = load i8* %state_addr_19, align 4" [AES_HLS_ECE1155/src/aes_hw.cpp:259]   --->   Operation 259 'load' 'state_load_16' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 52 <SV = 24> <Delay = 4.64>
ST_52 : Operation 260 [1/2] (2.32ns)   --->   "%state_load = load i8* %state_addr, align 16" [AES_HLS_ECE1155/src/aes_hw.cpp:259]   --->   Operation 260 'load' 'state_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_52 : Operation 261 [1/1] (0.00ns)   --->   "%out_addr = getelementptr [16 x i8]* %out_r, i64 0, i64 0" [AES_HLS_ECE1155/src/aes_hw.cpp:259]   --->   Operation 261 'getelementptr' 'out_addr' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 262 [1/1] (2.32ns)   --->   "store i8 %state_load, i8* %out_addr, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:259]   --->   Operation 262 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_52 : Operation 263 [1/2] (2.32ns)   --->   "%state_load_16 = load i8* %state_addr_19, align 4" [AES_HLS_ECE1155/src/aes_hw.cpp:259]   --->   Operation 263 'load' 'state_load_16' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_52 : Operation 264 [1/1] (0.00ns)   --->   "%out_addr_1 = getelementptr [16 x i8]* %out_r, i64 0, i64 1" [AES_HLS_ECE1155/src/aes_hw.cpp:259]   --->   Operation 264 'getelementptr' 'out_addr_1' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 265 [1/1] (2.32ns)   --->   "store i8 %state_load_16, i8* %out_addr_1, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:259]   --->   Operation 265 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_52 : Operation 266 [2/2] (2.32ns)   --->   "%state_load_17 = load i8* %state_addr_20, align 8" [AES_HLS_ECE1155/src/aes_hw.cpp:259]   --->   Operation 266 'load' 'state_load_17' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_52 : Operation 267 [2/2] (2.32ns)   --->   "%state_load_18 = load i8* %state_addr_21, align 4" [AES_HLS_ECE1155/src/aes_hw.cpp:259]   --->   Operation 267 'load' 'state_load_18' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 53 <SV = 25> <Delay = 4.64>
ST_53 : Operation 268 [1/2] (2.32ns)   --->   "%state_load_17 = load i8* %state_addr_20, align 8" [AES_HLS_ECE1155/src/aes_hw.cpp:259]   --->   Operation 268 'load' 'state_load_17' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_53 : Operation 269 [1/1] (0.00ns)   --->   "%out_addr_2 = getelementptr [16 x i8]* %out_r, i64 0, i64 2" [AES_HLS_ECE1155/src/aes_hw.cpp:259]   --->   Operation 269 'getelementptr' 'out_addr_2' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 270 [1/1] (2.32ns)   --->   "store i8 %state_load_17, i8* %out_addr_2, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:259]   --->   Operation 270 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_53 : Operation 271 [1/2] (2.32ns)   --->   "%state_load_18 = load i8* %state_addr_21, align 4" [AES_HLS_ECE1155/src/aes_hw.cpp:259]   --->   Operation 271 'load' 'state_load_18' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_53 : Operation 272 [1/1] (0.00ns)   --->   "%out_addr_3 = getelementptr [16 x i8]* %out_r, i64 0, i64 3" [AES_HLS_ECE1155/src/aes_hw.cpp:259]   --->   Operation 272 'getelementptr' 'out_addr_3' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 273 [1/1] (2.32ns)   --->   "store i8 %state_load_18, i8* %out_addr_3, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:259]   --->   Operation 273 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_53 : Operation 274 [2/2] (2.32ns)   --->   "%state_load_19 = load i8* %state_addr_22, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:259]   --->   Operation 274 'load' 'state_load_19' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_53 : Operation 275 [2/2] (2.32ns)   --->   "%state_load_20 = load i8* %state_addr_23, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:259]   --->   Operation 275 'load' 'state_load_20' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 54 <SV = 26> <Delay = 4.64>
ST_54 : Operation 276 [1/2] (2.32ns)   --->   "%state_load_19 = load i8* %state_addr_22, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:259]   --->   Operation 276 'load' 'state_load_19' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_54 : Operation 277 [1/1] (0.00ns)   --->   "%out_addr_4 = getelementptr [16 x i8]* %out_r, i64 0, i64 4" [AES_HLS_ECE1155/src/aes_hw.cpp:259]   --->   Operation 277 'getelementptr' 'out_addr_4' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 278 [1/1] (2.32ns)   --->   "store i8 %state_load_19, i8* %out_addr_4, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:259]   --->   Operation 278 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_54 : Operation 279 [1/2] (2.32ns)   --->   "%state_load_20 = load i8* %state_addr_23, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:259]   --->   Operation 279 'load' 'state_load_20' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_54 : Operation 280 [1/1] (0.00ns)   --->   "%out_addr_5 = getelementptr [16 x i8]* %out_r, i64 0, i64 5" [AES_HLS_ECE1155/src/aes_hw.cpp:259]   --->   Operation 280 'getelementptr' 'out_addr_5' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 281 [1/1] (2.32ns)   --->   "store i8 %state_load_20, i8* %out_addr_5, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:259]   --->   Operation 281 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_54 : Operation 282 [2/2] (2.32ns)   --->   "%state_load_21 = load i8* %state_addr_24, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:259]   --->   Operation 282 'load' 'state_load_21' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_54 : Operation 283 [2/2] (2.32ns)   --->   "%state_load_22 = load i8* %state_addr_25, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:259]   --->   Operation 283 'load' 'state_load_22' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 55 <SV = 27> <Delay = 4.64>
ST_55 : Operation 284 [1/2] (2.32ns)   --->   "%state_load_21 = load i8* %state_addr_24, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:259]   --->   Operation 284 'load' 'state_load_21' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_55 : Operation 285 [1/1] (0.00ns)   --->   "%out_addr_6 = getelementptr [16 x i8]* %out_r, i64 0, i64 6" [AES_HLS_ECE1155/src/aes_hw.cpp:259]   --->   Operation 285 'getelementptr' 'out_addr_6' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 286 [1/1] (2.32ns)   --->   "store i8 %state_load_21, i8* %out_addr_6, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:259]   --->   Operation 286 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_55 : Operation 287 [1/2] (2.32ns)   --->   "%state_load_22 = load i8* %state_addr_25, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:259]   --->   Operation 287 'load' 'state_load_22' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_55 : Operation 288 [1/1] (0.00ns)   --->   "%out_addr_7 = getelementptr [16 x i8]* %out_r, i64 0, i64 7" [AES_HLS_ECE1155/src/aes_hw.cpp:259]   --->   Operation 288 'getelementptr' 'out_addr_7' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 289 [1/1] (2.32ns)   --->   "store i8 %state_load_22, i8* %out_addr_7, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:259]   --->   Operation 289 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_55 : Operation 290 [2/2] (2.32ns)   --->   "%state_load_23 = load i8* %state_addr_26, align 2" [AES_HLS_ECE1155/src/aes_hw.cpp:259]   --->   Operation 290 'load' 'state_load_23' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_55 : Operation 291 [2/2] (2.32ns)   --->   "%state_load_24 = load i8* %state_addr_27, align 2" [AES_HLS_ECE1155/src/aes_hw.cpp:259]   --->   Operation 291 'load' 'state_load_24' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 56 <SV = 28> <Delay = 4.64>
ST_56 : Operation 292 [1/2] (2.32ns)   --->   "%state_load_23 = load i8* %state_addr_26, align 2" [AES_HLS_ECE1155/src/aes_hw.cpp:259]   --->   Operation 292 'load' 'state_load_23' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_56 : Operation 293 [1/1] (0.00ns)   --->   "%out_addr_8 = getelementptr [16 x i8]* %out_r, i64 0, i64 8" [AES_HLS_ECE1155/src/aes_hw.cpp:259]   --->   Operation 293 'getelementptr' 'out_addr_8' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 294 [1/1] (2.32ns)   --->   "store i8 %state_load_23, i8* %out_addr_8, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:259]   --->   Operation 294 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_56 : Operation 295 [1/2] (2.32ns)   --->   "%state_load_24 = load i8* %state_addr_27, align 2" [AES_HLS_ECE1155/src/aes_hw.cpp:259]   --->   Operation 295 'load' 'state_load_24' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_56 : Operation 296 [1/1] (0.00ns)   --->   "%out_addr_9 = getelementptr [16 x i8]* %out_r, i64 0, i64 9" [AES_HLS_ECE1155/src/aes_hw.cpp:259]   --->   Operation 296 'getelementptr' 'out_addr_9' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 297 [1/1] (2.32ns)   --->   "store i8 %state_load_24, i8* %out_addr_9, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:259]   --->   Operation 297 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_56 : Operation 298 [2/2] (2.32ns)   --->   "%state_load_25 = load i8* %state_addr_28, align 2" [AES_HLS_ECE1155/src/aes_hw.cpp:259]   --->   Operation 298 'load' 'state_load_25' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_56 : Operation 299 [2/2] (2.32ns)   --->   "%state_load_26 = load i8* %state_addr_29, align 2" [AES_HLS_ECE1155/src/aes_hw.cpp:259]   --->   Operation 299 'load' 'state_load_26' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 57 <SV = 29> <Delay = 4.64>
ST_57 : Operation 300 [1/2] (2.32ns)   --->   "%state_load_25 = load i8* %state_addr_28, align 2" [AES_HLS_ECE1155/src/aes_hw.cpp:259]   --->   Operation 300 'load' 'state_load_25' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_57 : Operation 301 [1/1] (0.00ns)   --->   "%out_addr_10 = getelementptr [16 x i8]* %out_r, i64 0, i64 10" [AES_HLS_ECE1155/src/aes_hw.cpp:259]   --->   Operation 301 'getelementptr' 'out_addr_10' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 302 [1/1] (2.32ns)   --->   "store i8 %state_load_25, i8* %out_addr_10, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:259]   --->   Operation 302 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_57 : Operation 303 [1/2] (2.32ns)   --->   "%state_load_26 = load i8* %state_addr_29, align 2" [AES_HLS_ECE1155/src/aes_hw.cpp:259]   --->   Operation 303 'load' 'state_load_26' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_57 : Operation 304 [1/1] (0.00ns)   --->   "%out_addr_11 = getelementptr [16 x i8]* %out_r, i64 0, i64 11" [AES_HLS_ECE1155/src/aes_hw.cpp:259]   --->   Operation 304 'getelementptr' 'out_addr_11' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 305 [1/1] (2.32ns)   --->   "store i8 %state_load_26, i8* %out_addr_11, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:259]   --->   Operation 305 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_57 : Operation 306 [2/2] (2.32ns)   --->   "%state_load_27 = load i8* %state_addr_30, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:259]   --->   Operation 306 'load' 'state_load_27' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_57 : Operation 307 [2/2] (2.32ns)   --->   "%state_load_28 = load i8* %state_addr_31, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:259]   --->   Operation 307 'load' 'state_load_28' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 58 <SV = 30> <Delay = 4.64>
ST_58 : Operation 308 [1/2] (2.32ns)   --->   "%state_load_27 = load i8* %state_addr_30, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:259]   --->   Operation 308 'load' 'state_load_27' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_58 : Operation 309 [1/1] (0.00ns)   --->   "%out_addr_12 = getelementptr [16 x i8]* %out_r, i64 0, i64 12" [AES_HLS_ECE1155/src/aes_hw.cpp:259]   --->   Operation 309 'getelementptr' 'out_addr_12' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 310 [1/1] (2.32ns)   --->   "store i8 %state_load_27, i8* %out_addr_12, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:259]   --->   Operation 310 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_58 : Operation 311 [1/2] (2.32ns)   --->   "%state_load_28 = load i8* %state_addr_31, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:259]   --->   Operation 311 'load' 'state_load_28' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_58 : Operation 312 [1/1] (0.00ns)   --->   "%out_addr_13 = getelementptr [16 x i8]* %out_r, i64 0, i64 13" [AES_HLS_ECE1155/src/aes_hw.cpp:259]   --->   Operation 312 'getelementptr' 'out_addr_13' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 313 [1/1] (2.32ns)   --->   "store i8 %state_load_28, i8* %out_addr_13, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:259]   --->   Operation 313 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_58 : Operation 314 [2/2] (2.32ns)   --->   "%state_load_29 = load i8* %state_addr_32, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:259]   --->   Operation 314 'load' 'state_load_29' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_58 : Operation 315 [2/2] (2.32ns)   --->   "%state_load_30 = load i8* %state_addr_33, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:259]   --->   Operation 315 'load' 'state_load_30' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 59 <SV = 31> <Delay = 4.64>
ST_59 : Operation 316 [1/2] (2.32ns)   --->   "%state_load_29 = load i8* %state_addr_32, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:259]   --->   Operation 316 'load' 'state_load_29' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_59 : Operation 317 [1/1] (0.00ns)   --->   "%out_addr_14 = getelementptr [16 x i8]* %out_r, i64 0, i64 14" [AES_HLS_ECE1155/src/aes_hw.cpp:259]   --->   Operation 317 'getelementptr' 'out_addr_14' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 318 [1/1] (2.32ns)   --->   "store i8 %state_load_29, i8* %out_addr_14, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:259]   --->   Operation 318 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_59 : Operation 319 [1/2] (2.32ns)   --->   "%state_load_30 = load i8* %state_addr_33, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:259]   --->   Operation 319 'load' 'state_load_30' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_59 : Operation 320 [1/1] (0.00ns)   --->   "%out_addr_15 = getelementptr [16 x i8]* %out_r, i64 0, i64 15" [AES_HLS_ECE1155/src/aes_hw.cpp:259]   --->   Operation 320 'getelementptr' 'out_addr_15' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 321 [1/1] (2.32ns)   --->   "store i8 %state_load_30, i8* %out_addr_15, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:259]   --->   Operation 321 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_59 : Operation 322 [1/1] (0.00ns)   --->   "ret void" [AES_HLS_ECE1155/src/aes_hw.cpp:262]   --->   Operation 322 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('in_addr', AES_HLS_ECE1155/src/aes_hw.cpp:237) [12]  (0 ns)
	'load' operation ('in_load', AES_HLS_ECE1155/src/aes_hw.cpp:237) on array 'in_r' [13]  (2.32 ns)

 <State 2>: 4.64ns
The critical path consists of the following:
	'load' operation ('in_load', AES_HLS_ECE1155/src/aes_hw.cpp:237) on array 'in_r' [13]  (2.32 ns)
	'store' operation (AES_HLS_ECE1155/src/aes_hw.cpp:237) of variable 'in_load', AES_HLS_ECE1155/src/aes_hw.cpp:237 on array 'state', AES_HLS_ECE1155/src/aes_hw.cpp:231 [15]  (2.32 ns)

 <State 3>: 4.64ns
The critical path consists of the following:
	'load' operation ('in_load_2', AES_HLS_ECE1155/src/aes_hw.cpp:237) on array 'in_r' [21]  (2.32 ns)
	'store' operation (AES_HLS_ECE1155/src/aes_hw.cpp:237) of variable 'in_load_2', AES_HLS_ECE1155/src/aes_hw.cpp:237 on array 'state', AES_HLS_ECE1155/src/aes_hw.cpp:231 [23]  (2.32 ns)

 <State 4>: 4.64ns
The critical path consists of the following:
	'load' operation ('in_load_4', AES_HLS_ECE1155/src/aes_hw.cpp:237) on array 'in_r' [29]  (2.32 ns)
	'store' operation (AES_HLS_ECE1155/src/aes_hw.cpp:237) of variable 'in_load_4', AES_HLS_ECE1155/src/aes_hw.cpp:237 on array 'state', AES_HLS_ECE1155/src/aes_hw.cpp:231 [31]  (2.32 ns)

 <State 5>: 4.64ns
The critical path consists of the following:
	'load' operation ('in_load_6', AES_HLS_ECE1155/src/aes_hw.cpp:237) on array 'in_r' [37]  (2.32 ns)
	'store' operation (AES_HLS_ECE1155/src/aes_hw.cpp:237) of variable 'in_load_6', AES_HLS_ECE1155/src/aes_hw.cpp:237 on array 'state', AES_HLS_ECE1155/src/aes_hw.cpp:231 [39]  (2.32 ns)

 <State 6>: 4.64ns
The critical path consists of the following:
	'load' operation ('in_load_8', AES_HLS_ECE1155/src/aes_hw.cpp:237) on array 'in_r' [45]  (2.32 ns)
	'store' operation (AES_HLS_ECE1155/src/aes_hw.cpp:237) of variable 'in_load_8', AES_HLS_ECE1155/src/aes_hw.cpp:237 on array 'state', AES_HLS_ECE1155/src/aes_hw.cpp:231 [47]  (2.32 ns)

 <State 7>: 4.64ns
The critical path consists of the following:
	'load' operation ('in_load_10', AES_HLS_ECE1155/src/aes_hw.cpp:237) on array 'in_r' [53]  (2.32 ns)
	'store' operation (AES_HLS_ECE1155/src/aes_hw.cpp:237) of variable 'in_load_10', AES_HLS_ECE1155/src/aes_hw.cpp:237 on array 'state', AES_HLS_ECE1155/src/aes_hw.cpp:231 [55]  (2.32 ns)

 <State 8>: 6.98ns
The critical path consists of the following:
	'call' operation (AES_HLS_ECE1155/src/aes_hw.cpp:241) to 'aes128_extract_round' [77]  (6.98 ns)

 <State 9>: 4.64ns
The critical path consists of the following:
	'load' operation ('in_load_14', AES_HLS_ECE1155/src/aes_hw.cpp:237) on array 'in_r' [69]  (2.32 ns)
	'store' operation (AES_HLS_ECE1155/src/aes_hw.cpp:237) of variable 'in_load_14', AES_HLS_ECE1155/src/aes_hw.cpp:237 on array 'state', AES_HLS_ECE1155/src/aes_hw.cpp:231 [71]  (2.32 ns)

 <State 10>: 1.81ns
The critical path consists of the following:
	'call' operation (AES_HLS_ECE1155/src/aes_hw.cpp:242) to 'aes128_add_round_key' [78]  (1.81 ns)

 <State 11>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', AES_HLS_ECE1155/src/aes_hw.cpp:243) [81]  (1.77 ns)

 <State 12>: 6.98ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', AES_HLS_ECE1155/src/aes_hw.cpp:243) [81]  (0 ns)
	'call' operation (AES_HLS_ECE1155/src/aes_hw.cpp:244) to 'aes128_extract_round' [88]  (6.98 ns)

 <State 13>: 0ns
The critical path consists of the following:

 <State 14>: 3.74ns
The critical path consists of the following:
	'call' operation (AES_HLS_ECE1155/src/aes_hw.cpp:123->AES_HLS_ECE1155/src/aes_hw.cpp:246) to 'aes128_shift_row_hw' [90]  (3.74 ns)

 <State 15>: 0ns
The critical path consists of the following:

 <State 16>: 3.74ns
The critical path consists of the following:
	'call' operation (AES_HLS_ECE1155/src/aes_hw.cpp:123->AES_HLS_ECE1155/src/aes_hw.cpp:246) to 'aes128_shift_row_hw' [91]  (3.74 ns)

 <State 17>: 0ns
The critical path consists of the following:

 <State 18>: 3.74ns
The critical path consists of the following:
	'call' operation (AES_HLS_ECE1155/src/aes_hw.cpp:123->AES_HLS_ECE1155/src/aes_hw.cpp:246) to 'aes128_shift_row_hw' [92]  (3.74 ns)

 <State 19>: 0ns
The critical path consists of the following:

 <State 20>: 3.74ns
The critical path consists of the following:
	'call' operation (AES_HLS_ECE1155/src/aes_hw.cpp:123->AES_HLS_ECE1155/src/aes_hw.cpp:246) to 'aes128_shift_row_hw' [93]  (3.74 ns)

 <State 21>: 0ns
The critical path consists of the following:

 <State 22>: 2.32ns
The critical path consists of the following:
	'load' operation ('column[0]', AES_HLS_ECE1155/src/aes_hw.cpp:173->AES_HLS_ECE1155/src/aes_hw.cpp:247) on array 'state', AES_HLS_ECE1155/src/aes_hw.cpp:231 [94]  (2.32 ns)

 <State 23>: 2.32ns
The critical path consists of the following:
	'load' operation ('column[0]', AES_HLS_ECE1155/src/aes_hw.cpp:173->AES_HLS_ECE1155/src/aes_hw.cpp:247) on array 'state', AES_HLS_ECE1155/src/aes_hw.cpp:231 [94]  (2.32 ns)

 <State 24>: 2.32ns
The critical path consists of the following:
	'load' operation ('column[2]', AES_HLS_ECE1155/src/aes_hw.cpp:173->AES_HLS_ECE1155/src/aes_hw.cpp:247) on array 'state', AES_HLS_ECE1155/src/aes_hw.cpp:231 [96]  (2.32 ns)

 <State 25>: 2.32ns
The critical path consists of the following:
	'load' operation ('column[0]', AES_HLS_ECE1155/src/aes_hw.cpp:173->AES_HLS_ECE1155/src/aes_hw.cpp:247) on array 'state', AES_HLS_ECE1155/src/aes_hw.cpp:231 [107]  (2.32 ns)

 <State 26>: 2.32ns
The critical path consists of the following:
	'load' operation ('column[2]', AES_HLS_ECE1155/src/aes_hw.cpp:173->AES_HLS_ECE1155/src/aes_hw.cpp:247) on array 'state', AES_HLS_ECE1155/src/aes_hw.cpp:231 [109]  (2.32 ns)

 <State 27>: 2.32ns
The critical path consists of the following:
	'load' operation ('column[0]', AES_HLS_ECE1155/src/aes_hw.cpp:173->AES_HLS_ECE1155/src/aes_hw.cpp:247) on array 'state', AES_HLS_ECE1155/src/aes_hw.cpp:231 [120]  (2.32 ns)

 <State 28>: 2.32ns
The critical path consists of the following:
	'load' operation ('column[2]', AES_HLS_ECE1155/src/aes_hw.cpp:173->AES_HLS_ECE1155/src/aes_hw.cpp:247) on array 'state', AES_HLS_ECE1155/src/aes_hw.cpp:231 [122]  (2.32 ns)

 <State 29>: 2.32ns
The critical path consists of the following:
	'load' operation ('column[0]', AES_HLS_ECE1155/src/aes_hw.cpp:173->AES_HLS_ECE1155/src/aes_hw.cpp:247) on array 'state', AES_HLS_ECE1155/src/aes_hw.cpp:231 [133]  (2.32 ns)

 <State 30>: 6.42ns
The critical path consists of the following:
	'call' operation ('call_ret1_i', AES_HLS_ECE1155/src/aes_hw.cpp:175->AES_HLS_ECE1155/src/aes_hw.cpp:247) to 'aes128_mix_column_hw' [98]  (4.1 ns)
	'store' operation (AES_HLS_ECE1155/src/aes_hw.cpp:178->AES_HLS_ECE1155/src/aes_hw.cpp:247) of variable 'column[0]', AES_HLS_ECE1155/src/aes_hw.cpp:175->AES_HLS_ECE1155/src/aes_hw.cpp:247 on array 'state', AES_HLS_ECE1155/src/aes_hw.cpp:231 [103]  (2.32 ns)

 <State 31>: 2.32ns
The critical path consists of the following:
	'store' operation (AES_HLS_ECE1155/src/aes_hw.cpp:178->AES_HLS_ECE1155/src/aes_hw.cpp:247) of variable 'column[2]', AES_HLS_ECE1155/src/aes_hw.cpp:175->AES_HLS_ECE1155/src/aes_hw.cpp:247 on array 'state', AES_HLS_ECE1155/src/aes_hw.cpp:231 [105]  (2.32 ns)

 <State 32>: 6.42ns
The critical path consists of the following:
	'call' operation ('call_ret2_i', AES_HLS_ECE1155/src/aes_hw.cpp:175->AES_HLS_ECE1155/src/aes_hw.cpp:247) to 'aes128_mix_column_hw' [111]  (4.1 ns)
	'store' operation (AES_HLS_ECE1155/src/aes_hw.cpp:178->AES_HLS_ECE1155/src/aes_hw.cpp:247) of variable 'column[0]', AES_HLS_ECE1155/src/aes_hw.cpp:175->AES_HLS_ECE1155/src/aes_hw.cpp:247 on array 'state', AES_HLS_ECE1155/src/aes_hw.cpp:231 [116]  (2.32 ns)

 <State 33>: 2.32ns
The critical path consists of the following:
	'store' operation (AES_HLS_ECE1155/src/aes_hw.cpp:178->AES_HLS_ECE1155/src/aes_hw.cpp:247) of variable 'column[2]', AES_HLS_ECE1155/src/aes_hw.cpp:175->AES_HLS_ECE1155/src/aes_hw.cpp:247 on array 'state', AES_HLS_ECE1155/src/aes_hw.cpp:231 [118]  (2.32 ns)

 <State 34>: 6.42ns
The critical path consists of the following:
	'call' operation ('call_ret3_i', AES_HLS_ECE1155/src/aes_hw.cpp:175->AES_HLS_ECE1155/src/aes_hw.cpp:247) to 'aes128_mix_column_hw' [124]  (4.1 ns)
	'store' operation (AES_HLS_ECE1155/src/aes_hw.cpp:178->AES_HLS_ECE1155/src/aes_hw.cpp:247) of variable 'column[0]', AES_HLS_ECE1155/src/aes_hw.cpp:175->AES_HLS_ECE1155/src/aes_hw.cpp:247 on array 'state', AES_HLS_ECE1155/src/aes_hw.cpp:231 [129]  (2.32 ns)

 <State 35>: 2.32ns
The critical path consists of the following:
	'store' operation (AES_HLS_ECE1155/src/aes_hw.cpp:178->AES_HLS_ECE1155/src/aes_hw.cpp:247) of variable 'column[2]', AES_HLS_ECE1155/src/aes_hw.cpp:175->AES_HLS_ECE1155/src/aes_hw.cpp:247 on array 'state', AES_HLS_ECE1155/src/aes_hw.cpp:231 [131]  (2.32 ns)

 <State 36>: 6.42ns
The critical path consists of the following:
	'call' operation ('call_ret_i', AES_HLS_ECE1155/src/aes_hw.cpp:175->AES_HLS_ECE1155/src/aes_hw.cpp:247) to 'aes128_mix_column_hw' [137]  (4.1 ns)
	'store' operation (AES_HLS_ECE1155/src/aes_hw.cpp:178->AES_HLS_ECE1155/src/aes_hw.cpp:247) of variable 'column[0]', AES_HLS_ECE1155/src/aes_hw.cpp:175->AES_HLS_ECE1155/src/aes_hw.cpp:247 on array 'state', AES_HLS_ECE1155/src/aes_hw.cpp:231 [142]  (2.32 ns)

 <State 37>: 2.32ns
The critical path consists of the following:
	'store' operation (AES_HLS_ECE1155/src/aes_hw.cpp:178->AES_HLS_ECE1155/src/aes_hw.cpp:247) of variable 'column[2]', AES_HLS_ECE1155/src/aes_hw.cpp:175->AES_HLS_ECE1155/src/aes_hw.cpp:247 on array 'state', AES_HLS_ECE1155/src/aes_hw.cpp:231 [144]  (2.32 ns)

 <State 38>: 1.81ns
The critical path consists of the following:
	'call' operation (AES_HLS_ECE1155/src/aes_hw.cpp:248) to 'aes128_add_round_key' [146]  (1.81 ns)

 <State 39>: 0ns
The critical path consists of the following:

 <State 40>: 0ns
The critical path consists of the following:

 <State 41>: 3.74ns
The critical path consists of the following:
	'call' operation (AES_HLS_ECE1155/src/aes_hw.cpp:123->AES_HLS_ECE1155/src/aes_hw.cpp:251) to 'aes128_shift_row_hw' [151]  (3.74 ns)

 <State 42>: 0ns
The critical path consists of the following:

 <State 43>: 3.74ns
The critical path consists of the following:
	'call' operation (AES_HLS_ECE1155/src/aes_hw.cpp:123->AES_HLS_ECE1155/src/aes_hw.cpp:251) to 'aes128_shift_row_hw' [152]  (3.74 ns)

 <State 44>: 0ns
The critical path consists of the following:

 <State 45>: 3.74ns
The critical path consists of the following:
	'call' operation (AES_HLS_ECE1155/src/aes_hw.cpp:123->AES_HLS_ECE1155/src/aes_hw.cpp:251) to 'aes128_shift_row_hw' [153]  (3.74 ns)

 <State 46>: 0ns
The critical path consists of the following:

 <State 47>: 3.74ns
The critical path consists of the following:
	'call' operation (AES_HLS_ECE1155/src/aes_hw.cpp:123->AES_HLS_ECE1155/src/aes_hw.cpp:251) to 'aes128_shift_row_hw' [154]  (3.74 ns)

 <State 48>: 0ns
The critical path consists of the following:

 <State 49>: 1.81ns
The critical path consists of the following:
	'call' operation (AES_HLS_ECE1155/src/aes_hw.cpp:253) to 'aes128_add_round_key' [156]  (1.81 ns)

 <State 50>: 0ns
The critical path consists of the following:

 <State 51>: 2.32ns
The critical path consists of the following:
	'load' operation ('state_load', AES_HLS_ECE1155/src/aes_hw.cpp:259) on array 'state', AES_HLS_ECE1155/src/aes_hw.cpp:231 [157]  (2.32 ns)

 <State 52>: 4.64ns
The critical path consists of the following:
	'load' operation ('state_load', AES_HLS_ECE1155/src/aes_hw.cpp:259) on array 'state', AES_HLS_ECE1155/src/aes_hw.cpp:231 [157]  (2.32 ns)
	'store' operation (AES_HLS_ECE1155/src/aes_hw.cpp:259) of variable 'state_load', AES_HLS_ECE1155/src/aes_hw.cpp:259 on array 'out_r' [159]  (2.32 ns)

 <State 53>: 4.64ns
The critical path consists of the following:
	'load' operation ('state_load_17', AES_HLS_ECE1155/src/aes_hw.cpp:259) on array 'state', AES_HLS_ECE1155/src/aes_hw.cpp:231 [163]  (2.32 ns)
	'store' operation (AES_HLS_ECE1155/src/aes_hw.cpp:259) of variable 'state_load_17', AES_HLS_ECE1155/src/aes_hw.cpp:259 on array 'out_r' [165]  (2.32 ns)

 <State 54>: 4.64ns
The critical path consists of the following:
	'load' operation ('state_load_19', AES_HLS_ECE1155/src/aes_hw.cpp:259) on array 'state', AES_HLS_ECE1155/src/aes_hw.cpp:231 [169]  (2.32 ns)
	'store' operation (AES_HLS_ECE1155/src/aes_hw.cpp:259) of variable 'state_load_19', AES_HLS_ECE1155/src/aes_hw.cpp:259 on array 'out_r' [171]  (2.32 ns)

 <State 55>: 4.64ns
The critical path consists of the following:
	'load' operation ('state_load_21', AES_HLS_ECE1155/src/aes_hw.cpp:259) on array 'state', AES_HLS_ECE1155/src/aes_hw.cpp:231 [175]  (2.32 ns)
	'store' operation (AES_HLS_ECE1155/src/aes_hw.cpp:259) of variable 'state_load_21', AES_HLS_ECE1155/src/aes_hw.cpp:259 on array 'out_r' [177]  (2.32 ns)

 <State 56>: 4.64ns
The critical path consists of the following:
	'load' operation ('state_load_23', AES_HLS_ECE1155/src/aes_hw.cpp:259) on array 'state', AES_HLS_ECE1155/src/aes_hw.cpp:231 [181]  (2.32 ns)
	'store' operation (AES_HLS_ECE1155/src/aes_hw.cpp:259) of variable 'state_load_23', AES_HLS_ECE1155/src/aes_hw.cpp:259 on array 'out_r' [183]  (2.32 ns)

 <State 57>: 4.64ns
The critical path consists of the following:
	'load' operation ('state_load_25', AES_HLS_ECE1155/src/aes_hw.cpp:259) on array 'state', AES_HLS_ECE1155/src/aes_hw.cpp:231 [187]  (2.32 ns)
	'store' operation (AES_HLS_ECE1155/src/aes_hw.cpp:259) of variable 'state_load_25', AES_HLS_ECE1155/src/aes_hw.cpp:259 on array 'out_r' [189]  (2.32 ns)

 <State 58>: 4.64ns
The critical path consists of the following:
	'load' operation ('state_load_27', AES_HLS_ECE1155/src/aes_hw.cpp:259) on array 'state', AES_HLS_ECE1155/src/aes_hw.cpp:231 [193]  (2.32 ns)
	'store' operation (AES_HLS_ECE1155/src/aes_hw.cpp:259) of variable 'state_load_27', AES_HLS_ECE1155/src/aes_hw.cpp:259 on array 'out_r' [195]  (2.32 ns)

 <State 59>: 4.64ns
The critical path consists of the following:
	'load' operation ('state_load_29', AES_HLS_ECE1155/src/aes_hw.cpp:259) on array 'state', AES_HLS_ECE1155/src/aes_hw.cpp:231 [199]  (2.32 ns)
	'store' operation (AES_HLS_ECE1155/src/aes_hw.cpp:259) of variable 'state_load_29', AES_HLS_ECE1155/src/aes_hw.cpp:259 on array 'out_r' [201]  (2.32 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
