// Seed: 2915747614
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input id_6;
  input id_5;
  inout id_4;
  input id_3;
  output id_2;
  input id_1;
  always @(id_5) begin
    if (1)
      if (id_1) begin
        id_4 <= ({"", 1'b0});
        SystemTFIdentifier(id_5);
        id_4 <= id_3;
        id_4 <= id_1;
        if ("") id_2 <= 1;
      end else id_2 <= 1;
  end
endmodule
