TEST_NAME = "texETC1"

include ../test_verilog/mk