

================================================================
== Vivado HLS Report for 'dut_big_mult_v3small_71_24_17_s'
================================================================
* Date:           Sat Dec 10 16:18:23 2016

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        mfcc.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.15|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   24|   24|   24|   24|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    4|    4|         1|          -|          -|     5|    no    |
        |- Loop 2  |    8|    8|         2|          -|          -|     4|    no    |
        |- Loop 3  |    8|    8|         2|          -|          -|     4|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 7
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	2  / (!exitcond13)
	3  / (exitcond13)
3 --> 
	4  / (!exitcond14)
	5  / (exitcond14)
4 --> 
	3  / true
5 --> 
	6  / (!exitcond)
	7  / (exitcond)
6 --> 
	5  / true
7 --> 
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: pps_V [1/1] 0.00ns
.preheader142.preheader:0  %pps_V = alloca [5 x i41], align 8

ST_1: stg_9 [1/1] 1.57ns
.preheader142.preheader:1  br label %.preheader142


 <State 2>: 2.39ns
ST_2: i [1/1] 0.00ns
.preheader142:0  %i = phi i3 [ 0, %.preheader142.preheader ], [ %i_10, %.preheader142 ]

ST_2: exitcond13 [1/1] 1.62ns
.preheader142:1  %exitcond13 = icmp eq i3 %i, -3

ST_2: empty [1/1] 0.00ns
.preheader142:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)

ST_2: i_10 [1/1] 0.80ns
.preheader142:3  %i_10 = add i3 %i, 1

ST_2: stg_14 [1/1] 0.00ns
.preheader142:4  br i1 %exitcond13, label %arrayctor.loop1.preheader, label %.preheader142

ST_2: pps_V_addr [1/1] 0.00ns
arrayctor.loop1.preheader:0  %pps_V_addr = getelementptr [5 x i41]* %pps_V, i64 0, i64 0

ST_2: stg_16 [1/1] 2.39ns
arrayctor.loop1.preheader:1  store i41 438916950976, i41* %pps_V_addr, align 16

ST_2: stg_17 [1/1] 1.57ns
arrayctor.loop1.preheader:2  br label %0


 <State 3>: 3.19ns
ST_3: i_1 [1/1] 0.00ns
:0  %i_1 = phi i3 [ 1, %arrayctor.loop1.preheader ], [ %i_9, %_ZrsILi41ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit ]

ST_3: exitcond14 [1/1] 1.62ns
:1  %exitcond14 = icmp eq i3 %i_1, -3

ST_3: empty_73 [1/1] 0.00ns
:2  %empty_73 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

ST_3: stg_21 [1/1] 1.57ns
:3  br i1 %exitcond14, label %.preheader, label %_ZrsILi41ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit

ST_3: tmp_64 [1/1] 0.00ns
_ZrsILi41ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:0  %tmp_64 = zext i3 %i_1 to i64

ST_3: tmp_65 [1/1] 0.80ns
_ZrsILi41ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:1  %tmp_65 = add i3 %i_1, -1

ST_3: tmp_66 [1/1] 0.00ns
_ZrsILi41ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:2  %tmp_66 = zext i3 %tmp_65 to i64

ST_3: pps_V_addr_1 [1/1] 0.00ns
_ZrsILi41ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:3  %pps_V_addr_1 = getelementptr [5 x i41]* %pps_V, i64 0, i64 %tmp_66

ST_3: pps_V_load [2/2] 2.39ns
_ZrsILi41ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:4  %pps_V_load = load i41* %pps_V_addr_1, align 8

ST_3: pp_V_addr [1/1] 0.00ns
_ZrsILi41ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:8  %pp_V_addr = getelementptr [5 x i40]* @pp_V, i64 0, i64 %tmp_64

ST_3: pp_V_load [2/2] 2.39ns
_ZrsILi41ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:9  %pp_V_load = load i40* %pp_V_addr, align 8

ST_3: i_9 [1/1] 0.80ns
_ZrsILi41ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:13  %i_9 = add i3 %i_1, 1


 <State 4>: 7.46ns
ST_4: pps_V_load [1/2] 2.39ns
_ZrsILi41ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:4  %pps_V_load = load i41* %pps_V_addr_1, align 8

ST_4: tmp [1/1] 0.00ns
_ZrsILi41ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:5  %tmp = call i24 @_ssdm_op_PartSelect.i24.i41.i32.i32(i41 %pps_V_load, i32 17, i32 40)

ST_4: r_V_4_cast [1/1] 0.00ns
_ZrsILi41ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:6  %r_V_4_cast = zext i24 %tmp to i40

ST_4: pps_V_addr_2 [1/1] 0.00ns
_ZrsILi41ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:7  %pps_V_addr_2 = getelementptr [5 x i41]* %pps_V, i64 0, i64 %tmp_64

ST_4: pp_V_load [1/2] 2.39ns
_ZrsILi41ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:9  %pp_V_load = load i40* %pp_V_addr, align 8

ST_4: tmp_67 [1/1] 2.68ns
_ZrsILi41ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:10  %tmp_67 = add i40 %r_V_4_cast, %pp_V_load

ST_4: tmp_71_cast [1/1] 0.00ns
_ZrsILi41ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:11  %tmp_71_cast = zext i40 %tmp_67 to i41

ST_4: stg_37 [1/1] 2.39ns
_ZrsILi41ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:12  store i41 %tmp_71_cast, i41* %pps_V_addr_2, align 8

ST_4: stg_38 [1/1] 0.00ns
_ZrsILi41ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:14  br label %0


 <State 5>: 2.39ns
ST_5: p_Val2_s [1/1] 0.00ns
.preheader:0  %p_Val2_s = phi i95 [ %p_Result_22, %._crit_edge143 ], [ undef, %0 ]

ST_5: i_2 [1/1] 0.00ns
.preheader:1  %i_2 = phi i3 [ %tmp_s, %._crit_edge143 ], [ 0, %0 ]

ST_5: exitcond [1/1] 1.62ns
.preheader:2  %exitcond = icmp eq i3 %i_2, -4

ST_5: empty_74 [1/1] 0.00ns
.preheader:3  %empty_74 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

ST_5: tmp_s [1/1] 0.80ns
.preheader:4  %tmp_s = add i3 %i_2, 1

ST_5: stg_44 [1/1] 0.00ns
.preheader:5  br i1 %exitcond, label %1, label %._crit_edge143

ST_5: tmp_70 [1/1] 0.00ns
._crit_edge143:6  %tmp_70 = zext i3 %i_2 to i64

ST_5: pps_V_addr_4 [1/1] 0.00ns
._crit_edge143:7  %pps_V_addr_4 = getelementptr [5 x i41]* %pps_V, i64 0, i64 %tmp_70

ST_5: p_Val2_31 [2/2] 2.39ns
._crit_edge143:8  %p_Val2_31 = load i41* %pps_V_addr_4, align 8

ST_5: pps_V_addr_3 [1/1] 0.00ns
:0  %pps_V_addr_3 = getelementptr [5 x i41]* %pps_V, i64 0, i64 4

ST_5: pps_V_load_1 [2/2] 2.39ns
:1  %pps_V_load_1 = load i41* %pps_V_addr_3, align 16


 <State 6>: 8.15ns
ST_6: tmp_69 [1/1] 0.00ns
._crit_edge143:0  %tmp_69 = trunc i3 %i_2 to i2

ST_6: Li [1/1] 0.00ns
._crit_edge143:1  %Li = call i6 @_ssdm_op_BitConcatenate.i6.i2.i1.i3(i2 %tmp_69, i1 false, i3 %i_2)

ST_6: Li_cast1 [1/1] 0.00ns
._crit_edge143:2  %Li_cast1 = zext i6 %Li to i7

ST_6: Li_cast [1/1] 0.00ns
._crit_edge143:3  %Li_cast = zext i6 %Li to i32

ST_6: Ui [1/1] 1.72ns
._crit_edge143:4  %Ui = add i7 16, %Li_cast1

ST_6: Ui_1_cast [1/1] 0.00ns
._crit_edge143:5  %Ui_1_cast = zext i7 %Ui to i32

ST_6: p_Val2_31 [1/2] 2.39ns
._crit_edge143:8  %p_Val2_31 = load i41* %pps_V_addr_4, align 8

ST_6: tmp_71 [1/1] 0.00ns (grouped into LUT with out node tmp_82)
._crit_edge143:9  %tmp_71 = trunc i41 %p_Val2_31 to i17

ST_6: loc_V [1/1] 0.00ns (grouped into LUT with out node tmp_82)
._crit_edge143:10  %loc_V = zext i17 %tmp_71 to i95

ST_6: tmp_72 [1/1] 1.97ns
._crit_edge143:11  %tmp_72 = icmp ugt i32 %Li_cast, %Ui_1_cast

ST_6: tmp_73 [1/1] 0.00ns
._crit_edge143:12  %tmp_73 = zext i6 %Li to i7

ST_6: tmp_74 [1/1] 1.72ns
._crit_edge143:13  %tmp_74 = sub i7 -34, %tmp_73

ST_6: tmp_75 [1/1] 0.00ns (grouped into LUT with out node tmp_78)
._crit_edge143:14  %tmp_75 = select i1 %tmp_72, i7 %tmp_73, i7 %Ui

ST_6: tmp_76 [1/1] 0.00ns (grouped into LUT with out node p_demorgan)
._crit_edge143:15  %tmp_76 = select i1 %tmp_72, i7 %Ui, i7 %tmp_73

ST_6: tmp_77 [1/1] 0.00ns (grouped into LUT with out node tmp_82)
._crit_edge143:16  %tmp_77 = select i1 %tmp_72, i7 %tmp_74, i7 %tmp_73

ST_6: tmp_78 [1/1] 1.72ns (out node of the LUT)
._crit_edge143:17  %tmp_78 = sub i7 -34, %tmp_75

ST_6: tmp_79 [1/1] 0.00ns (grouped into LUT with out node tmp_82)
._crit_edge143:18  %tmp_79 = zext i7 %tmp_77 to i95

ST_6: tmp_80 [1/1] 0.00ns (grouped into LUT with out node p_demorgan)
._crit_edge143:19  %tmp_80 = zext i7 %tmp_76 to i95

ST_6: tmp_81 [1/1] 0.00ns (grouped into LUT with out node p_demorgan)
._crit_edge143:20  %tmp_81 = zext i7 %tmp_78 to i95

ST_6: tmp_82 [1/1] 2.77ns (out node of the LUT)
._crit_edge143:21  %tmp_82 = shl i95 %loc_V, %tmp_79

ST_6: tmp_83 [1/1] 0.00ns (grouped into LUT with out node p_Result_22)
._crit_edge143:22  %tmp_83 = call i95 @llvm.part.select.i95(i95 %tmp_82, i32 94, i32 0)

ST_6: tmp_84 [1/1] 0.00ns (grouped into LUT with out node p_Result_22)
._crit_edge143:23  %tmp_84 = select i1 %tmp_72, i95 %tmp_83, i95 %tmp_82

ST_6: tmp_85 [1/1] 0.00ns (grouped into LUT with out node p_demorgan)
._crit_edge143:24  %tmp_85 = shl i95 -1, %tmp_80

ST_6: tmp_86 [1/1] 0.00ns (grouped into LUT with out node p_demorgan)
._crit_edge143:25  %tmp_86 = lshr i95 -1, %tmp_81

ST_6: p_demorgan [1/1] 1.37ns (out node of the LUT)
._crit_edge143:26  %p_demorgan = and i95 %tmp_85, %tmp_86

ST_6: tmp_87 [1/1] 0.00ns (grouped into LUT with out node p_Result_22)
._crit_edge143:27  %tmp_87 = xor i95 %p_demorgan, -1

ST_6: tmp_88 [1/1] 0.00ns (grouped into LUT with out node p_Result_22)
._crit_edge143:28  %tmp_88 = and i95 %p_Val2_s, %tmp_87

ST_6: tmp_89 [1/1] 0.00ns (grouped into LUT with out node p_Result_22)
._crit_edge143:29  %tmp_89 = and i95 %tmp_84, %p_demorgan

ST_6: p_Result_22 [1/1] 1.37ns (out node of the LUT)
._crit_edge143:30  %p_Result_22 = or i95 %tmp_88, %tmp_89

ST_6: stg_79 [1/1] 0.00ns
._crit_edge143:31  br label %.preheader


 <State 7>: 2.39ns
ST_7: pps_V_load_1 [1/2] 2.39ns
:1  %pps_V_load_1 = load i41* %pps_V_addr_3, align 16

ST_7: tmp_68 [1/1] 0.00ns
:2  %tmp_68 = trunc i41 %pps_V_load_1 to i27

ST_7: p_Result_s [1/1] 0.00ns
:3  %p_Result_s = call i95 @llvm.part.set.i95.i27(i95 %p_Val2_s, i27 %tmp_68, i32 68, i32 94)

ST_7: stg_83 [1/1] 0.00ns
:4  ret i95 %p_Result_s



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 No timing violations. 


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
