$date
	Sat Aug 16 17:24:51 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_seq_detect_mealy $end
$var wire 1 ! y $end
$var reg 1 " clk $end
$var reg 1 # din $end
$var reg 1 $ rst $end
$scope module dut $end
$var wire 1 " clk $end
$var wire 1 # din $end
$var wire 1 $ rst $end
$var wire 1 ! y $end
$var parameter 2 % init $end
$var parameter 2 & one $end
$var parameter 2 ' three $end
$var parameter 2 ( two $end
$var reg 2 ) state_next [1:0] $end
$var reg 2 * state_present [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b10 (
b11 '
b1 &
b0 %
$end
#0
$dumpvars
bx *
b0 )
1$
0#
0"
0!
$end
#5
b0 *
1"
#10
0"
#12
0$
#15
1"
#20
b1 )
1#
0"
#25
b10 )
b1 *
1"
#30
0"
#35
b10 *
1"
#40
b11 )
0#
0"
#45
b0 )
b11 *
1"
#50
1!
b1 )
1#
0"
#55
b10 )
0!
b1 *
1"
#60
0"
#65
b10 *
1"
#70
b11 )
0#
0"
#75
b0 )
b11 *
1"
#80
1!
b1 )
1#
0"
#85
b10 )
0!
b1 *
1"
#90
b0 )
0#
0"
#95
b0 *
1"
#100
b1 )
1#
0"
#105
b10 )
b1 *
1"
#110
0"
#115
b10 *
1"
#120
b11 )
0#
0"
#125
b0 )
b11 *
1"
#130
1!
b1 )
1#
0"
#135
b10 )
0!
b1 *
1"
#140
0"
#145
b10 *
1"
#150
b11 )
0#
0"
#155
b0 )
b11 *
1"
#160
1!
b1 )
1#
0"
#165
b10 )
0!
b1 *
1"
#170
b0 )
0#
0"
#175
b0 *
1"
#180
0"
#185
1"
#190
0"
