############################################################
## This file is generated automatically by Vivado HLS.
## Please DO NOT edit it.
## Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
############################################################
set_directive_interface -mode s_axilite -bundle control "k_dataAugmentation" data_in
set_directive_interface -mode s_axilite -bundle control "k_dataAugmentation" data_out
set_directive_interface -mode s_axilite -bundle control "k_dataAugmentation" I
set_directive_interface -mode s_axilite -bundle control "k_dataAugmentation" H
set_directive_interface -mode s_axilite -bundle control "k_dataAugmentation" W
set_directive_interface -mode s_axilite -bundle control "k_dataAugmentation" batch_size
set_directive_interface -mode s_axilite -bundle control "k_dataAugmentation" num_iter_per_batch
set_directive_interface -mode s_axilite -bundle control "k_dataAugmentation"
