============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.10-p002_1
  Generated on:           Mar 25 2025  07:07:42 pm
  Module:                 adder
  Technology library:     slow_vdd1v0 1.0
  Operating conditions:   PVT_0P9V_125C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

                                Leakage  
   Gate    Instances   Area   Power (nW)     Library    
--------------------------------------------------------
ADDFX1             7   35.910      0.708    slow_vdd1v0 
AND2XL             1    1.368      0.024    slow_vdd1v0 
AOI2BB1XL          1    2.052      0.030    slow_vdd1v0 
DFFHQX1           22  120.384      2.647    slow_vdd1v0 
DFFQXL             3   16.416      0.250    slow_vdd1v0 
--------------------------------------------------------
total             34  176.130      3.659                


                                          Leakage  Leakage 
     Type      Instances   Area  Area % Power (nW) Power % 
-----------------------------------------------------------
sequential            25 136.800   77.7      2.897    79.2 
logic                  9  39.330   22.3      0.762    20.8 
physical_cells         0   0.000    0.0      0.000     0.0 
-----------------------------------------------------------
total                 34 176.130  100.0      3.659   100.0 

