============================================================
  Generated by:           Genus(TM) Synthesis Solution 19.12-s121_1
  Generated on:           Jan 27 2023  12:37:35 am
  Module:                 fifo1_sramb
  Operating conditions:   _nominal_ (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: VIOLATED (-114 ps) Setup Check with Pin rptr_empty/rempty_reg/CLK->D
          Group: rclk
     Startpoint: (R) rptr_empty/rempty_reg/CLK
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rempty_reg/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-      57                  
       Uncertainty:-     100                  
     Required Time:=    1643                  
      Launch Clock:-    1000                  
         Data Path:-     756                  
             Slack:=    -114                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   rptr_empty/rempty_reg/CLK 
    216    1216    71      5  2.8  DFFASX1_RVT rptr_empty/rempty_reg/QN  
     72    1287    48      5  2.7  AND2X1_RVT  rptr_empty/g64/Y          
     60    1348    32      3  1.6  AND2X1_RVT  rptr_empty/g730/Y         
     52    1400    26      2  1.0  AND2X1_RVT  rptr_empty/g3773/Y        
     81    1481    36      1  1.1  AO22X1_RVT  rptr_empty/g216_0/Y       
    141    1622    41      1  0.5  XOR3X2_RVT  rptr_empty/g211/Y         
     74    1697    35      1  0.5  AND4X1_RVT  rptr_empty/g3468/Y        
     60    1756    27      1  0.5  AND3X1_RVT  rptr_empty/g118/Y         
      0    1756     -      1    -  DFFASX1_RVT rptr_empty/rempty_reg/D   
#------------------------------------------------------------------------



Path 2: VIOLATED (-83 ps) Setup Check with Pin wptr_full/wfull_reg/CLK->D
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_0_/CLK
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wfull_reg/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-      57                  
       Uncertainty:-     100                  
     Required Time:=    1643                  
      Launch Clock:-    1000                  
         Data Path:-     725                  
             Slack:=     -83                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   wptr_full/wbin_reg_0_/CLK 
    177    1177    55      1  2.7  DFFARX2_RVT wptr_full/wbin_reg_0_/QN  
     33    1210    34      8  5.3  INVX4_RVT   wptr_full/g9/Y            
     60    1270    30      3  1.6  AND2X1_RVT  wptr_full/g11/Y           
     60    1330    35      4  2.2  AND2X1_RVT  wptr_full/g262/Y          
     54    1384    26      2  1.1  AND2X1_RVT  wptr_full/g3520/Y         
     30    1414    32      1  0.5  NAND2X0_RVT wptr_full/g105/Y          
     38    1452    35      1  0.6  NAND3X0_RVT wptr_full/g3519/Y         
     40    1493    45      1  1.0  NAND2X0_RVT wptr_full/g46/Y           
    104    1597    25      1  0.5  HADDX1_RVT  wptr_full/g48/SO          
     64    1661    29      1  0.5  AND3X1_RVT  wptr_full/g3760/Y         
     65    1725    27      1  0.5  AND3X1_RVT  wptr_full/g3759/Y         
      0    1725     -      1    -  DFFARX1_RVT wptr_full/wfull_reg/D     
#------------------------------------------------------------------------



Path 3: MET (3 ps) Setup Check with Pin wptr_full/wptr_reg_7_/CLK->D
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_7_/CLK
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_7_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-      58                  
       Uncertainty:-     100                  
     Required Time:=    1642                  
      Launch Clock:-    1000                  
         Data Path:-     638                  
             Slack:=       3                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   wptr_full/wbin_reg_7_/CLK 
    180    1180    44      2  1.6  DFFARX2_RVT wptr_full/wbin_reg_7_/QN  
     43    1224    47      6  3.6  INVX1_RVT   wptr_full/g174/Y          
     77    1301    28      1  0.5  AND3X1_RVT  wptr_full/g2968/Y         
     58    1359    28      1  0.5  AND3X1_RVT  wptr_full/g2975/Y         
     82    1442    39      3  2.5  AO22X1_RVT  wptr_full/g2974/Y         
     34    1476    31      5  3.8  INVX2_RVT   wptr_full/fopt3277/Y      
     22    1497    23      3  1.9  INVX2_RVT   wptr_full/fopt3275/Y      
     45    1542    22      3  2.5  NBUFFX4_RVT wptr_full/fopt3274/Y      
     20    1562    18      3  1.6  INVX2_RVT   wptr_full/fopt3272/Y      
     76    1638    31      1  0.5  AO22X1_RVT  wptr_full/g2899/Y         
      0    1638     -      1    -  DFFARX1_RVT wptr_full/wptr_reg_7_/D   
#------------------------------------------------------------------------



Path 4: MET (10 ps) Setup Check with Pin rptr_empty/rptr_reg_7_/CLK->D
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_3_/CLK
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_7_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-      59                  
       Uncertainty:-     100                  
     Required Time:=    1641                  
      Launch Clock:-    1000                  
         Data Path:-     630                  
             Slack:=      10                  

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                         
#-------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   rptr_empty/rbin_reg_3_/CLK 
    168    1168    51      2  1.3  DFFARX1_RVT rptr_empty/rbin_reg_3_/QN  
     41    1209    38     12  2.1  INVX1_RVT   rptr_empty/g48/Y           
     65    1274    34      4  2.1  AND2X1_RVT  rptr_empty/g3519/Y         
     69    1342    36      3  1.6  AND3X1_RVT  rptr_empty/g218/Y          
     47    1390    55      2  1.4  NAND2X0_RVT rptr_empty/g217/Y          
     41    1430    39      2  1.9  INVX1_RVT   rptr_empty/g115/Y          
     92    1522    40      5  3.2  OAI22X1_RVT rptr_empty/g41/Y           
     29    1551    27      2  1.0  INVX1_RVT   rptr_empty/g197/Y          
     79    1630    34      1  0.5  MUX21X1_RVT rptr_empty/g3615/Y         
      0    1630     -      1    -  DFFARX1_RVT rptr_empty/rptr_reg_7_/D   
#-------------------------------------------------------------------------



Path 5: MET (12 ps) Late External Delay Assertion at pin rdata[0]
          Group: OUTPUTS
     Startpoint: (R) fifomem/genblk1_7__U/CE2
          Clock: (R) rclk
       Endpoint: (F) rdata[0]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
      Output Delay:-   -1000                  
       Uncertainty:-     100                  
     Required Time:=    2700                  
      Launch Clock:-    1000                  
         Data Path:-    1688                  
             Slack:=      12                  

Exceptions/Constraints:
  output_delay            -1000            ou_del_16_1 

#------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load       Cell             Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                             
#------------------------------------------------------------------------------
      -    1000   330     52      -  (arrival)      fifomem/genblk1_7__U/CE2   
    226    1226    70      1    1.4  SRAMLP2RW128x8 fifomem/genblk1_7__U/O2[0] 
     78    1304    41      1   21.8  NBUFFX8_RVT    fifomem/g203/Y             
   1384    2688   891      1 1433.3  D8I1025_NS     io_l_rdata_0_/PADIO        
      0    2688     -      -      -  (port)         rdata[0]                   
#------------------------------------------------------------------------------

(P) : Instance is preserved



Path 6: MET (12 ps) Late External Delay Assertion at pin rdata[1]
          Group: OUTPUTS
     Startpoint: (R) fifomem/genblk1_7__U/CE2
          Clock: (R) rclk
       Endpoint: (F) rdata[1]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
      Output Delay:-   -1000                  
       Uncertainty:-     100                  
     Required Time:=    2700                  
      Launch Clock:-    1000                  
         Data Path:-    1688                  
             Slack:=      12                  

Exceptions/Constraints:
  output_delay            -1000            ou_del_15_1 

#------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load       Cell             Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                             
#------------------------------------------------------------------------------
      -    1000   330     52      -  (arrival)      fifomem/genblk1_7__U/CE2   
    226    1226    70      1    1.4  SRAMLP2RW128x8 fifomem/genblk1_7__U/O2[1] 
     78    1304    41      1   21.8  NBUFFX8_RVT    fifomem/g202/Y             
   1384    2688   891      1 1433.3  D8I1025_NS     io_l_rdata_1_/PADIO        
      0    2688     -      -      -  (port)         rdata[1]                   
#------------------------------------------------------------------------------

(P) : Instance is preserved



Path 7: MET (12 ps) Late External Delay Assertion at pin rdata[2]
          Group: OUTPUTS
     Startpoint: (R) fifomem/genblk1_7__U/CE2
          Clock: (R) rclk
       Endpoint: (F) rdata[2]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
      Output Delay:-   -1000                  
       Uncertainty:-     100                  
     Required Time:=    2700                  
      Launch Clock:-    1000                  
         Data Path:-    1688                  
             Slack:=      12                  

Exceptions/Constraints:
  output_delay            -1000            ou_del_14_1 

#------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load       Cell             Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                             
#------------------------------------------------------------------------------
      -    1000   330     52      -  (arrival)      fifomem/genblk1_7__U/CE2   
    226    1226    70      1    1.4  SRAMLP2RW128x8 fifomem/genblk1_7__U/O2[2] 
     78    1304    41      1   21.8  NBUFFX8_RVT    fifomem/g201/Y             
   1384    2688   891      1 1433.3  D8I1025_NS     io_l_rdata_2_/PADIO        
      0    2688     -      -      -  (port)         rdata[2]                   
#------------------------------------------------------------------------------

(P) : Instance is preserved



Path 8: MET (12 ps) Late External Delay Assertion at pin rdata[3]
          Group: OUTPUTS
     Startpoint: (R) fifomem/genblk1_7__U/CE2
          Clock: (R) rclk
       Endpoint: (F) rdata[3]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
      Output Delay:-   -1000                  
       Uncertainty:-     100                  
     Required Time:=    2700                  
      Launch Clock:-    1000                  
         Data Path:-    1688                  
             Slack:=      12                  

Exceptions/Constraints:
  output_delay            -1000            ou_del_13_1 

#------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load       Cell             Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                             
#------------------------------------------------------------------------------
      -    1000   330     52      -  (arrival)      fifomem/genblk1_7__U/CE2   
    226    1226    70      1    1.4  SRAMLP2RW128x8 fifomem/genblk1_7__U/O2[3] 
     78    1304    41      1   21.8  NBUFFX8_RVT    fifomem/g200/Y             
   1384    2688   891      1 1433.3  D8I1025_NS     io_l_rdata_3_/PADIO        
      0    2688     -      -      -  (port)         rdata[3]                   
#------------------------------------------------------------------------------

(P) : Instance is preserved



Path 9: MET (12 ps) Late External Delay Assertion at pin rdata[4]
          Group: OUTPUTS
     Startpoint: (R) fifomem/genblk1_7__U/CE2
          Clock: (R) rclk
       Endpoint: (F) rdata[4]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
      Output Delay:-   -1000                  
       Uncertainty:-     100                  
     Required Time:=    2700                  
      Launch Clock:-    1000                  
         Data Path:-    1688                  
             Slack:=      12                  

Exceptions/Constraints:
  output_delay            -1000            ou_del_12_1 

#------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load       Cell             Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                             
#------------------------------------------------------------------------------
      -    1000   330     52      -  (arrival)      fifomem/genblk1_7__U/CE2   
    226    1226    70      1    1.4  SRAMLP2RW128x8 fifomem/genblk1_7__U/O2[4] 
     78    1304    41      1   21.8  NBUFFX8_RVT    fifomem/g199/Y             
   1384    2688   891      1 1433.3  D8I1025_NS     io_l_rdata_4_/PADIO        
      0    2688     -      -      -  (port)         rdata[4]                   
#------------------------------------------------------------------------------

(P) : Instance is preserved



Path 10: MET (12 ps) Late External Delay Assertion at pin rdata[5]
          Group: OUTPUTS
     Startpoint: (R) fifomem/genblk1_7__U/CE2
          Clock: (R) rclk
       Endpoint: (F) rdata[5]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
      Output Delay:-   -1000                  
       Uncertainty:-     100                  
     Required Time:=    2700                  
      Launch Clock:-    1000                  
         Data Path:-    1688                  
             Slack:=      12                  

Exceptions/Constraints:
  output_delay            -1000            ou_del_11_1 

#------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load       Cell             Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                             
#------------------------------------------------------------------------------
      -    1000   330     52      -  (arrival)      fifomem/genblk1_7__U/CE2   
    226    1226    70      1    1.4  SRAMLP2RW128x8 fifomem/genblk1_7__U/O2[5] 
     78    1304    41      1   21.8  NBUFFX8_RVT    fifomem/g198/Y             
   1384    2688   891      1 1433.3  D8I1025_NS     io_l_rdata_5_/PADIO        
      0    2688     -      -      -  (port)         rdata[5]                   
#------------------------------------------------------------------------------

(P) : Instance is preserved



Path 11: MET (12 ps) Late External Delay Assertion at pin rdata[6]
          Group: OUTPUTS
     Startpoint: (R) fifomem/genblk1_7__U/CE2
          Clock: (R) rclk
       Endpoint: (F) rdata[6]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
      Output Delay:-   -1000                  
       Uncertainty:-     100                  
     Required Time:=    2700                  
      Launch Clock:-    1000                  
         Data Path:-    1688                  
             Slack:=      12                  

Exceptions/Constraints:
  output_delay            -1000            ou_del_10_1 

#------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load       Cell             Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                             
#------------------------------------------------------------------------------
      -    1000   330     52      -  (arrival)      fifomem/genblk1_7__U/CE2   
    226    1226    70      1    1.4  SRAMLP2RW128x8 fifomem/genblk1_7__U/O2[6] 
     78    1304    41      1   21.8  NBUFFX8_RVT    fifomem/g196/Y             
   1384    2688   891      1 1433.3  D8I1025_NS     io_l_rdata_6_/PADIO        
      0    2688     -      -      -  (port)         rdata[6]                   
#------------------------------------------------------------------------------

(P) : Instance is preserved



Path 12: MET (12 ps) Late External Delay Assertion at pin rdata[7]
          Group: OUTPUTS
     Startpoint: (R) fifomem/genblk1_7__U/CE2
          Clock: (R) rclk
       Endpoint: (F) rdata[7]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
      Output Delay:-   -1000                  
       Uncertainty:-     100                  
     Required Time:=    2700                  
      Launch Clock:-    1000                  
         Data Path:-    1688                  
             Slack:=      12                  

Exceptions/Constraints:
  output_delay            -1000            ou_del 

#------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load       Cell             Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                             
#------------------------------------------------------------------------------
      -    1000   330     52      -  (arrival)      fifomem/genblk1_7__U/CE2   
    226    1226    70      1    1.4  SRAMLP2RW128x8 fifomem/genblk1_7__U/O2[7] 
     78    1304    41      1   21.8  NBUFFX8_RVT    fifomem/g197/Y             
   1384    2688   891      1 1433.3  D8I1025_NS     io_l_rdata_7_/PADIO        
      0    2688     -      -      -  (port)         rdata[7]                   
#------------------------------------------------------------------------------

(P) : Instance is preserved



Path 13: MET (20 ps) Setup Check with Pin wptr_full/wptr_reg_6_/CLK->D
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_3_/CLK
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_6_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-      58                  
       Uncertainty:-     100                  
     Required Time:=    1642                  
      Launch Clock:-    1000                  
         Data Path:-     622                  
             Slack:=      20                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   wptr_full/wbin_reg_3_/CLK 
    186    1186    49      3  2.6  DFFARX2_RVT wptr_full/wbin_reg_3_/QN  
     25    1211    31     12  2.2  INVX2_RVT   wptr_full/fopt3731/Y      
     53    1264    38      1  0.5  AND2X1_RVT  wptr_full/g51/Y           
     62    1326    27      2  1.2  AND2X1_RVT  wptr_full/g3537/Y         
     36    1362    45      1  0.6  NAND4X0_RVT wptr_full/g3536/Y         
     80    1442    47      3  2.5  AO22X1_RVT  wptr_full/g2974/Y         
     32    1474    36      5  3.8  INVX2_RVT   wptr_full/fopt3277/Y      
     26    1500    24      3  2.0  INVX2_RVT   wptr_full/fopt3275/Y      
     47    1547    24      3  2.5  NBUFFX4_RVT wptr_full/fopt3274/Y      
     75    1622    31      1  0.5  AO22X1_RVT  wptr_full/g3066/Y         
      0    1622     -      1    -  DFFARX1_RVT wptr_full/wptr_reg_6_/D   
#------------------------------------------------------------------------



Path 14: MET (23 ps) Setup Check with Pin rptr_empty/rptr_reg_8_/CLK->SI
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_3_/CLK
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_8_/SI
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-     130                  
       Uncertainty:-     100                  
     Required Time:=    1570                  
      Launch Clock:-    1000                  
         Data Path:-     547                  
             Slack:=      23                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)    rptr_empty/rbin_reg_3_/CLK 
    168    1168    51      2  1.3  DFFARX1_RVT  rptr_empty/rbin_reg_3_/QN  
     41    1209    38     12  2.1  INVX1_RVT    rptr_empty/g48/Y           
     65    1274    34      4  2.1  AND2X1_RVT   rptr_empty/g3519/Y         
     65    1338    32      2  1.1  AND3X1_RVT   rptr_empty/g228/Y          
     66    1405    34      1  1.3  AND3X1_RVT   rptr_empty/g227/Y          
    116    1521    49      6  5.0  XOR2X2_RVT   rptr_empty/g3243__3332/Y   
     26    1547    28      1  0.5  INVX1_RVT    rptr_empty/g3194/Y         
      0    1547     -      1    -  SDFFARX1_RVT rptr_empty/rptr_reg_8_/SI  
#--------------------------------------------------------------------------



Path 15: MET (34 ps) Setup Check with Pin rptr_empty/rptr_reg_9_/CLK->D
          Group: rclk
     Startpoint: (R) rptr_empty/rempty_reg/CLK
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_9_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-     126                  
       Uncertainty:-     100                  
     Required Time:=    1574                  
      Launch Clock:-    1000                  
         Data Path:-     540                  
             Slack:=      34                  

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                         
#-------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)    rptr_empty/rempty_reg/CLK 
    216    1216    71      5  2.8  DFFASX1_RVT  rptr_empty/rempty_reg/QN  
     72    1287    48      5  2.7  AND2X1_RVT   rptr_empty/g64/Y          
     60    1348    32      3  1.6  AND2X1_RVT   rptr_empty/g730/Y         
     52    1400    26      2  1.0  AND2X1_RVT   rptr_empty/g3773/Y        
     84    1484    38      2  1.4  AO22X1_RVT   rptr_empty/g216/Y         
     30    1513    32      3  1.8  INVX1_RVT    rptr_empty/g213/Y         
     26    1540    23      2  1.0  INVX1_RVT    rptr_empty/g212/Y         
      0    1540     -      2    -  SDFFARX1_RVT rptr_empty/rptr_reg_9_/D  
#-------------------------------------------------------------------------



Path 16: MET (38 ps) Setup Check with Pin rptr_empty/rptr_reg_3_/CLK->D
          Group: rclk
     Startpoint: (R) rptr_empty/rempty_reg/CLK
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_3_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-      58                  
       Uncertainty:-     100                  
     Required Time:=    1642                  
      Launch Clock:-    1000                  
         Data Path:-     604                  
             Slack:=      38                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   rptr_empty/rempty_reg/CLK 
    216    1216    71      5  2.8  DFFASX1_RVT rptr_empty/rempty_reg/QN  
     72    1287    48      5  2.7  AND2X1_RVT  rptr_empty/g64/Y          
     60    1348    32      3  1.6  AND2X1_RVT  rptr_empty/g730/Y         
     45    1393    49      1  1.2  NAND2X0_RVT rptr_empty/g121/Y         
    115    1508    54      6  4.5  MUX21X2_RVT rptr_empty/g3769/Y        
     34    1542    34      2  1.2  INVX1_RVT   rptr_empty/g435/Y         
     61    1604    31      1  0.5  AO22X1_RVT  rptr_empty/g1043/Y        
      0    1604     -      1    -  DFFARX1_RVT rptr_empty/rptr_reg_3_/D  
#------------------------------------------------------------------------



Path 17: MET (38 ps) Setup Check with Pin rptr_empty/rptr_reg_9_/CLK->SE
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_3_/CLK
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_9_/SE
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-     135                  
       Uncertainty:-     100                  
     Required Time:=    1565                  
      Launch Clock:-    1000                  
         Data Path:-     527                  
             Slack:=      38                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)    rptr_empty/rbin_reg_3_/CLK 
    178    1178    45      2  1.3  DFFARX1_RVT  rptr_empty/rbin_reg_3_/QN  
     33    1212    37     12  2.1  INVX1_RVT    rptr_empty/g48/Y           
     67    1279    32      4  2.0  AND2X1_RVT   rptr_empty/g3519/Y         
     66    1345    32      2  1.1  AND3X1_RVT   rptr_empty/g228/Y          
     68    1412    34      1  1.3  AND3X1_RVT   rptr_empty/g227/Y          
    114    1527    49      6  5.0  XOR2X2_RVT   rptr_empty/g3243__3332/Y   
      0    1527     -      6    -  SDFFARX1_RVT rptr_empty/rptr_reg_9_/SE  
#--------------------------------------------------------------------------



Path 18: MET (39 ps) Setup Check with Pin rptr_empty/rptr_reg_8_/CLK->SE
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_3_/CLK
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_8_/SE
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-     131                  
       Uncertainty:-     100                  
     Required Time:=    1569                  
      Launch Clock:-    1000                  
         Data Path:-     530                  
             Slack:=      39                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)    rptr_empty/rbin_reg_3_/CLK 
    178    1178    45      2  1.3  DFFARX1_RVT  rptr_empty/rbin_reg_3_/QN  
     33    1212    37     12  2.1  INVX1_RVT    rptr_empty/g48/Y           
     67    1279    32      4  2.0  AND2X1_RVT   rptr_empty/g3519/Y         
     69    1348    35      3  1.5  AND3X1_RVT   rptr_empty/g218/Y          
     52    1400    59      2  1.4  NAND2X0_RVT  rptr_empty/g217/Y          
     36    1436    42      2  2.0  INVX1_RVT    rptr_empty/g115/Y          
     94    1530    38      5  3.2  OAI22X1_RVT  rptr_empty/g41/Y           
      0    1530     -      5    -  SDFFARX1_RVT rptr_empty/rptr_reg_8_/SE  
#--------------------------------------------------------------------------



Path 19: MET (39 ps) Setup Check with Pin rptr_empty/rptr_reg_8_/CLK->D
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_3_/CLK
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_8_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-     134                  
       Uncertainty:-     100                  
     Required Time:=    1566                  
      Launch Clock:-    1000                  
         Data Path:-     527                  
             Slack:=      39                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)    rptr_empty/rbin_reg_3_/CLK 
    178    1178    45      2  1.3  DFFARX1_RVT  rptr_empty/rbin_reg_3_/QN  
     33    1212    37     12  2.1  INVX1_RVT    rptr_empty/g48/Y           
     67    1279    32      4  2.0  AND2X1_RVT   rptr_empty/g3519/Y         
     66    1345    32      2  1.1  AND3X1_RVT   rptr_empty/g228/Y          
     68    1412    34      1  1.3  AND3X1_RVT   rptr_empty/g227/Y          
    114    1527    49      6  5.0  XOR2X2_RVT   rptr_empty/g3243__3332/Y   
      0    1527     -      6    -  SDFFARX1_RVT rptr_empty/rptr_reg_8_/D   
#--------------------------------------------------------------------------



Path 20: MET (42 ps) Setup Check with Pin rptr_empty/rptr_reg_6_/CLK->D
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_1_/CLK
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_6_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-      55                  
       Uncertainty:-     100                  
     Required Time:=    1645                  
      Launch Clock:-    1000                  
         Data Path:-     603                  
             Slack:=      42                  

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                         
#-------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   rptr_empty/rbin_reg_1_/CLK 
    184    1184    47      2  2.2  DFFARX2_RVT rptr_empty/rbin_reg_1_/QN  
     20    1204    27      3  1.3  INVX2_RVT   rptr_empty/g3612/Y         
    104    1308    58      4  2.4  AND4X1_RVT  rptr_empty/g3544/Y         
     62    1371    23      1  0.5  AND2X1_RVT  rptr_empty/g3462/Y         
     86    1457    46      5  3.4  AO22X1_RVT  rptr_empty/g39/Y           
     37    1493    35      7  3.9  INVX2_RVT   rptr_empty/fopt67/Y        
     35    1528    36      2  1.7  INVX0_RVT   rptr_empty/g3616/Y         
     75    1603    20      1  0.5  AOI22X1_RVT rptr_empty/g3768/Y         
      0    1603     -      1    -  DFFARX1_RVT rptr_empty/rptr_reg_6_/D   
#-------------------------------------------------------------------------



Path 21: MET (51 ps) Setup Check with Pin wptr_full/wptr_reg_5_/CLK->D
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_0_/CLK
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_5_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-      59                  
       Uncertainty:-     100                  
     Required Time:=    1641                  
      Launch Clock:-    1000                  
         Data Path:-     590                  
             Slack:=      51                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   wptr_full/wbin_reg_0_/CLK 
    177    1177    55      1  2.7  DFFARX2_RVT wptr_full/wbin_reg_0_/QN  
     33    1210    34      8  5.3  INVX4_RVT   wptr_full/g9/Y            
     61    1271    31      3  1.7  AND2X1_RVT  wptr_full/g97/Y           
     62    1333    59      1  0.5  NAND4X0_RVT wptr_full/g94/Y           
     91    1423    30      1  1.4  AO22X1_RVT  wptr_full/g47/Y           
     30    1453    27      5  3.6  INVX2_RVT   wptr_full/fopt49/Y        
     26    1479    28      6  3.6  INVX2_RVT   wptr_full/g80/Y           
     31    1511    29      3  2.1  INVX1_RVT   wptr_full/g707/Y          
     79    1590    34      1  0.5  MUX21X1_RVT wptr_full/g3752/Y         
      0    1590     -      1    -  DFFARX1_RVT wptr_full/wptr_reg_5_/D   
#------------------------------------------------------------------------



Path 22: MET (53 ps) Setup Check with Pin wptr_full/wptr_reg_3_/CLK->D
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_3_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-      59                  
       Uncertainty:-     100                  
     Required Time:=    1641                  
      Launch Clock:-    1000                  
         Data Path:-     588                  
             Slack:=      53                  

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point       
#  (ps)   (ps)   (ps)        (fF)                                      
#----------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   wptr_full/wfull_reg/CLK 
    183    1183    49      3  1.8  DFFARX1_RVT wptr_full/wfull_reg/QN  
     66    1249    37     14  8.7  NBUFFX4_RVT wptr_full/fopt3101/Y    
     67    1317    51      4  3.1  AND2X1_RVT  wptr_full/g1187/Y       
     60    1377    27      2  1.0  AND2X1_RVT  wptr_full/g3045/Y       
     93    1470    44      3  2.1  AO22X1_RVT  wptr_full/g171/Y        
     36    1506    39      3  2.5  INVX1_RVT   wptr_full/g3044/Y       
     82    1588    34      1  0.5  MUX21X1_RVT wptr_full/g2/Y          
      0    1588     -      1    -  DFFARX1_RVT wptr_full/wptr_reg_3_/D 
#----------------------------------------------------------------------



Path 23: MET (53 ps) Setup Check with Pin wptr_full/wptr_reg_9_/CLK->D
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_3_/CLK
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_9_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-      60                  
       Uncertainty:-     100                  
     Required Time:=    1640                  
      Launch Clock:-    1000                  
         Data Path:-     587                  
             Slack:=      53                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   wptr_full/wbin_reg_3_/CLK 
    186    1186    49      3  2.6  DFFARX2_RVT wptr_full/wbin_reg_3_/QN  
     62    1249    30      1  1.4  OR2X1_RVT   wptr_full/g3057/Y         
     24    1273    26      5  2.8  INVX2_RVT   wptr_full/fopt64/Y        
     63    1336    34      4  2.2  AND2X1_RVT  wptr_full/g262/Y          
     55    1391    26      2  1.0  AND2X1_RVT  wptr_full/g3520/Y         
     87    1478    45      6  3.3  AO22X1_RVT  wptr_full/g104/Y          
     30    1508    29      2  1.0  INVX1_RVT   wptr_full/g2840/Y         
     79    1587    34      1  0.5  MUX21X1_RVT wptr_full/g3753/Y         
      0    1587     -      1    -  DFFARX1_RVT wptr_full/wptr_reg_9_/D   
#------------------------------------------------------------------------



Path 24: MET (57 ps) Setup Check with Pin wptr_full/wptr_reg_4_/CLK->D
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_3_/CLK
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_4_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    1572                  
      Launch Clock:-    1000                  
         Data Path:-     515                  
             Slack:=      57                  

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                         
#-------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)    wptr_full/wbin_reg_3_/CLK 
    186    1186    49      3  2.6  DFFARX2_RVT  wptr_full/wbin_reg_3_/QN  
     62    1249    30      1  1.4  OR2X1_RVT    wptr_full/g3057/Y         
     24    1273    26      5  2.8  INVX2_RVT    wptr_full/fopt64/Y        
     51    1324    27      7  5.1  NBUFFX4_RVT  wptr_full/fopt3742/Y      
     72    1397    36      3  1.6  AND3X1_RVT   wptr_full/g3240/Y         
     89    1485    43      4  2.3  OA22X1_RVT   wptr_full/g3374/Y         
     30    1515    28      2  1.0  INVX1_RVT    wptr_full/fopt2679/Y      
      0    1515     -      2    -  SDFFARX1_RVT wptr_full/wptr_reg_4_/D   
#-------------------------------------------------------------------------



Path 25: MET (62 ps) Setup Check with Pin wptr_full/wptr_reg_8_/CLK->SI
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_3_/CLK
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_8_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-     131                  
       Uncertainty:-     100                  
     Required Time:=    1569                  
      Launch Clock:-    1000                  
         Data Path:-     508                  
             Slack:=      62                  

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                         
#-------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)    wptr_full/wbin_reg_3_/CLK 
    186    1186    49      3  2.6  DFFARX2_RVT  wptr_full/wbin_reg_3_/QN  
     62    1249    30      1  1.4  OR2X1_RVT    wptr_full/g3057/Y         
     24    1273    26      5  2.8  INVX2_RVT    wptr_full/fopt64/Y        
     63    1336    34      4  2.2  AND2X1_RVT   wptr_full/g262/Y          
     55    1391    26      2  1.0  AND2X1_RVT   wptr_full/g3520/Y         
     87    1478    45      6  3.3  AO22X1_RVT   wptr_full/g104/Y          
     30    1508    29      2  1.0  INVX1_RVT    wptr_full/g2840/Y         
      0    1508     -      2    -  SDFFARX1_RVT wptr_full/wptr_reg_8_/SI  
#-------------------------------------------------------------------------



Path 26: MET (62 ps) Setup Check with Pin rptr_empty/rptr_reg_4_/CLK->SE
          Group: rclk
     Startpoint: (R) rptr_empty/rempty_reg/CLK
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_4_/SE
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-     136                  
       Uncertainty:-     100                  
     Required Time:=    1564                  
      Launch Clock:-    1000                  
         Data Path:-     502                  
             Slack:=      62                  

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                         
#-------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)    rptr_empty/rempty_reg/CLK 
    216    1216    71      5  2.8  DFFASX1_RVT  rptr_empty/rempty_reg/QN  
     72    1287    48      5  2.7  AND2X1_RVT   rptr_empty/g64/Y          
     60    1348    32      3  1.6  AND2X1_RVT   rptr_empty/g730/Y         
     45    1393    49      1  1.2  NAND2X0_RVT  rptr_empty/g121/Y         
    109    1502    52      6  4.5  MUX21X2_RVT  rptr_empty/g3769/Y        
      0    1502     -      6    -  SDFFARX1_RVT rptr_empty/rptr_reg_4_/SE 
#-------------------------------------------------------------------------



Path 27: MET (65 ps) Setup Check with Pin rptr_empty/rptr_reg_9_/CLK->SI
          Group: rclk
     Startpoint: (R) rptr_empty/rempty_reg/CLK
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_9_/SI
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-     130                  
       Uncertainty:-     100                  
     Required Time:=    1570                  
      Launch Clock:-    1000                  
         Data Path:-     505                  
             Slack:=      65                  

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                         
#-------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)    rptr_empty/rempty_reg/CLK 
    216    1216    71      5  2.8  DFFASX1_RVT  rptr_empty/rempty_reg/QN  
     72    1287    48      5  2.7  AND2X1_RVT   rptr_empty/g64/Y          
     60    1348    32      3  1.6  AND2X1_RVT   rptr_empty/g730/Y         
     58    1406    60      2  1.0  NAND3X0_RVT  rptr_empty/g219/Y         
     69    1474    30      2  1.3  AO22X1_RVT   rptr_empty/g216/Y         
     31    1505    28      3  1.8  INVX1_RVT    rptr_empty/g213/Y         
      0    1505     -      3    -  SDFFARX1_RVT rptr_empty/rptr_reg_9_/SI 
#-------------------------------------------------------------------------



Path 28: MET (67 ps) Setup Check with Pin wptr_full/wptr_reg_8_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_6_/CLK
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_8_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-     134                  
       Uncertainty:-     100                  
     Required Time:=    1566                  
      Launch Clock:-    1000                  
         Data Path:-     499                  
             Slack:=      67                  

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                         
#-------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)    wptr_full/wbin_reg_6_/CLK 
    179    1179    43      1  1.4  DFFARX2_RVT  wptr_full/wbin_reg_6_/QN  
     21    1200    26      3  1.5  INVX2_RVT    wptr_full/g22/Y           
    112    1312    55      5  2.7  AND4X1_RVT   wptr_full/g3534/Y         
     72    1384    33      3  2.0  AND2X1_RVT   wptr_full/g3533/Y         
     28    1412    25      2  1.2  INVX1_RVT    wptr_full/g858/Y          
     86    1499    48      4  2.7  OA22X1_RVT   wptr_full/g3427/Y         
      0    1499     -      4    -  SDFFARX1_RVT wptr_full/wptr_reg_8_/SE  
#-------------------------------------------------------------------------



Path 29: MET (68 ps) Setup Check with Pin wptr_full/wptr_reg_4_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_4_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-     130                  
       Uncertainty:-     100                  
     Required Time:=    1570                  
      Launch Clock:-    1000                  
         Data Path:-     502                  
             Slack:=      68                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)    wptr_full/wfull_reg/CLK  
    174    1174    55      3  1.8  DFFARX1_RVT  wptr_full/wfull_reg/QN   
     70    1244    36     14  8.6  NBUFFX4_RVT  wptr_full/fopt3101/Y     
     70    1314    55      4  3.1  AND2X1_RVT   wptr_full/g1187/Y        
     69    1383    27      2  1.0  AND2X1_RVT   wptr_full/g3045/Y        
     82    1464    36      3  2.1  AO22X1_RVT   wptr_full/g171/Y         
     37    1502    35      3  2.5  INVX1_RVT    wptr_full/g3044/Y        
      0    1502     -      3    -  SDFFARX1_RVT wptr_full/wptr_reg_4_/SE 
#------------------------------------------------------------------------



Path 30: MET (78 ps) Setup Check with Pin wptr_full/wbin_reg_7_/CLK->D
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_7_/CLK
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wbin_reg_7_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-      60                  
       Uncertainty:-     100                  
     Required Time:=    1640                  
      Launch Clock:-    1000                  
         Data Path:-     562                  
             Slack:=      78                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   wptr_full/wbin_reg_7_/CLK 
    180    1180    44      2  1.6  DFFARX2_RVT wptr_full/wbin_reg_7_/QN  
     43    1224    47      6  3.6  INVX1_RVT   wptr_full/g174/Y          
     77    1301    28      1  0.5  AND3X1_RVT  wptr_full/g2968/Y         
     58    1359    28      1  0.5  AND3X1_RVT  wptr_full/g2975/Y         
     82    1442    39      3  2.5  AO22X1_RVT  wptr_full/g2974/Y         
     34    1476    31      5  3.8  INVX2_RVT   wptr_full/fopt3277/Y      
     22    1497    23      3  1.9  INVX2_RVT   wptr_full/fopt3275/Y      
     45    1542    22      3  2.5  NBUFFX4_RVT wptr_full/fopt3274/Y      
     20    1562    18      3  1.6  INVX2_RVT   wptr_full/fopt3272/Y      
      0    1562     -      3    -  DFFARX2_RVT wptr_full/wbin_reg_7_/D   
#------------------------------------------------------------------------



Path 31: MET (79 ps) Setup Check with Pin rptr_empty/rptr_reg_5_/CLK->D
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_1_/CLK
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_5_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-      60                  
       Uncertainty:-     100                  
     Required Time:=    1640                  
      Launch Clock:-    1000                  
         Data Path:-     561                  
             Slack:=      79                  

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                         
#-------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   rptr_empty/rbin_reg_1_/CLK 
    184    1184    47      2  2.2  DFFARX2_RVT rptr_empty/rbin_reg_1_/QN  
     20    1204    27      3  1.3  INVX2_RVT   rptr_empty/g3612/Y         
    104    1308    58      4  2.4  AND4X1_RVT  rptr_empty/g3544/Y         
     40    1348    39      3  1.7  INVX1_RVT   rptr_empty/fopt3594/Y      
     68    1416    30      1  0.7  OA21X1_RVT  rptr_empty/g3543/Y         
     60    1476    31      4  2.3  OR2X2_RVT   rptr_empty/g113/Y          
     85    1561    35      2  1.0  AO22X1_RVT  rptr_empty/g108/Y          
      0    1561     -      2    -  DFFARX1_RVT rptr_empty/rptr_reg_5_/D   
#-------------------------------------------------------------------------



Path 32: MET (82 ps) Setup Check with Pin wptr_full/wptr_reg_8_/CLK->D
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_0_/CLK
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_8_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-     136                  
       Uncertainty:-     100                  
     Required Time:=    1564                  
      Launch Clock:-    1000                  
         Data Path:-     482                  
             Slack:=      82                  

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                         
#-------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)    wptr_full/wbin_reg_0_/CLK 
    177    1177    55      1  2.7  DFFARX2_RVT  wptr_full/wbin_reg_0_/QN  
     33    1210    34      8  5.3  INVX4_RVT    wptr_full/g9/Y            
     60    1270    30      3  1.6  AND2X1_RVT   wptr_full/g11/Y           
     60    1330    35      4  2.2  AND2X1_RVT   wptr_full/g262/Y          
     54    1384    26      2  1.1  AND2X1_RVT   wptr_full/g3520/Y         
     98    1482    53      6  3.3  AO22X1_RVT   wptr_full/g104/Y          
      0    1482     -      6    -  SDFFARX1_RVT wptr_full/wptr_reg_8_/D   
#-------------------------------------------------------------------------



Path 33: MET (85 ps) Setup Check with Pin wptr_full/wptr_reg_4_/CLK->SI
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_2_/CLK
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_4_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-     135                  
       Uncertainty:-     100                  
     Required Time:=    1565                  
      Launch Clock:-    1000                  
         Data Path:-     480                  
             Slack:=      85                  

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                         
#-------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)    wptr_full/wbin_reg_2_/CLK 
    169    1169    48      2  1.4  DFFARX2_RVT  wptr_full/wbin_reg_2_/QN  
     71    1240    30      1  1.4  OR2X1_RVT    wptr_full/g3057/Y         
     27    1267    24      5  2.8  INVX2_RVT    wptr_full/fopt64/Y        
     52    1319    29      7  5.2  NBUFFX4_RVT  wptr_full/fopt3742/Y      
     74    1393    36      3  1.6  AND3X1_RVT   wptr_full/g3240/Y         
     87    1480    45      4  2.3  OA22X1_RVT   wptr_full/g3374/Y         
      0    1480     -      4    -  SDFFARX1_RVT wptr_full/wptr_reg_4_/SI  
#-------------------------------------------------------------------------



Path 34: MET (94 ps) Setup Check with Pin rptr_empty/rptr_reg_4_/CLK->SI
          Group: rclk
     Startpoint: (R) rptr_empty/rempty_reg/CLK
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_4_/SI
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-     133                  
       Uncertainty:-     100                  
     Required Time:=    1567                  
      Launch Clock:-    1000                  
         Data Path:-     473                  
             Slack:=      94                  

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                         
#-------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)    rptr_empty/rempty_reg/CLK 
    216    1216    71      5  2.8  DFFASX1_RVT  rptr_empty/rempty_reg/QN  
    106    1322    54      4  2.1  AND4X1_RVT   rptr_empty/g20/Y          
     35    1357    42      1  0.5  NAND2X0_RVT  rptr_empty/g82/Y          
     79    1436    51      6  4.0  AO22X1_RVT   rptr_empty/g77/Y          
     37    1473    35      3  1.6  INVX1_RVT    rptr_empty/g3201/Y        
      0    1473     -      3    -  SDFFARX1_RVT rptr_empty/rptr_reg_4_/SI 
#-------------------------------------------------------------------------



Path 35: MET (104 ps) Setup Check with Pin rptr_empty/rbin_reg_10_/CLK->D
          Group: rclk
     Startpoint: (R) rptr_empty/rempty_reg/CLK
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rbin_reg_10_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-      56                  
       Uncertainty:-     100                  
     Required Time:=    1644                  
      Launch Clock:-    1000                  
         Data Path:-     540                  
             Slack:=     104                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   rptr_empty/rempty_reg/CLK 
    216    1216    71      5  2.8  DFFASX1_RVT rptr_empty/rempty_reg/QN  
     72    1287    48      5  2.7  AND2X1_RVT  rptr_empty/g64/Y          
     60    1348    32      3  1.6  AND2X1_RVT  rptr_empty/g730/Y         
     52    1400    26      2  1.0  AND2X1_RVT  rptr_empty/g3773/Y        
     84    1484    38      2  1.4  AO22X1_RVT  rptr_empty/g216/Y         
     30    1513    32      3  1.8  INVX1_RVT   rptr_empty/g213/Y         
     26    1540    23      2  1.0  INVX1_RVT   rptr_empty/g212/Y         
      0    1540     -      2    -  DFFARX1_RVT rptr_empty/rbin_reg_10_/D 
#------------------------------------------------------------------------



Path 36: MET (104 ps) Setup Check with Pin fifomem/genblk1_6__U/CE2->CSB2
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_7_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_6__U/CSB2
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-     217                  
       Uncertainty:-     100                  
     Required Time:=    1483                  
      Launch Clock:-    1000                  
         Data Path:-     379                  
             Slack:=     104                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_7_/CLK 
    162    1162    46      1  0.8  DFFARX1_RVT    rptr_empty/rbin_reg_7_/QN  
     37    1199    34      3  1.8  INVX1_RVT      rptr_empty/g49/Y           
     26    1225    28      2  1.4  INVX1_RVT      rptr_empty/g3465/Y         
     32    1257    31      4  2.3  INVX1_RVT      rptr_empty/g3466/Y         
     22    1280    24      2  1.0  INVX1_RVT      fifomem/g304/Y             
     47    1327    53      2  1.3  NAND2X0_RVT    fifomem/g299__9315/Y       
     23    1351    30      1  0.5  INVX0_RVT      fifomem/g297/Y             
     28    1379    31      1  0.0  NAND2X0_RVT    fifomem/g294__7482/Y       
      0    1379     -      1    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/CSB2  
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 37: MET (109 ps) Setup Check with Pin rptr_empty/rbin_reg_9_/CLK->D
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_3_/CLK
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rbin_reg_9_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-      65                  
       Uncertainty:-     100                  
     Required Time:=    1635                  
      Launch Clock:-    1000                  
         Data Path:-     527                  
             Slack:=     109                  

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                         
#-------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   rptr_empty/rbin_reg_3_/CLK 
    178    1178    45      2  1.3  DFFARX1_RVT rptr_empty/rbin_reg_3_/QN  
     33    1212    37     12  2.1  INVX1_RVT   rptr_empty/g48/Y           
     67    1279    32      4  2.0  AND2X1_RVT  rptr_empty/g3519/Y         
     66    1345    32      2  1.1  AND3X1_RVT  rptr_empty/g228/Y          
     68    1412    34      1  1.3  AND3X1_RVT  rptr_empty/g227/Y          
    114    1527    49      6  5.0  XOR2X2_RVT  rptr_empty/g3243__3332/Y   
      0    1527     -      6    -  DFFARX1_RVT rptr_empty/rbin_reg_9_/D   
#-------------------------------------------------------------------------



Path 38: MET (109 ps) Setup Check with Pin rptr_empty/rbin_reg_8_/CLK->D
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_3_/CLK
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rbin_reg_8_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-      61                  
       Uncertainty:-     100                  
     Required Time:=    1639                  
      Launch Clock:-    1000                  
         Data Path:-     530                  
             Slack:=     109                  

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                         
#-------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   rptr_empty/rbin_reg_3_/CLK 
    178    1178    45      2  1.3  DFFARX1_RVT rptr_empty/rbin_reg_3_/QN  
     33    1212    37     12  2.1  INVX1_RVT   rptr_empty/g48/Y           
     67    1279    32      4  2.0  AND2X1_RVT  rptr_empty/g3519/Y         
     69    1348    35      3  1.5  AND3X1_RVT  rptr_empty/g218/Y          
     52    1400    59      2  1.4  NAND2X0_RVT rptr_empty/g217/Y          
     36    1436    42      2  2.0  INVX1_RVT   rptr_empty/g115/Y          
     94    1530    38      5  3.2  OAI22X1_RVT rptr_empty/g41/Y           
      0    1530     -      5    -  DFFARX1_RVT rptr_empty/rbin_reg_8_/D   
#-------------------------------------------------------------------------



Path 39: MET (109 ps) Setup Check with Pin fifomem/genblk1_4__U/CE2->CSB2
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_7_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_4__U/CSB2
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-     212                  
       Uncertainty:-     100                  
     Required Time:=    1488                  
      Launch Clock:-    1000                  
         Data Path:-     379                  
             Slack:=     109                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_7_/CLK 
    162    1162    46      1  0.8  DFFARX1_RVT    rptr_empty/rbin_reg_7_/QN  
     37    1199    34      3  1.8  INVX1_RVT      rptr_empty/g49/Y           
     26    1225    28      2  1.4  INVX1_RVT      rptr_empty/g3465/Y         
     32    1257    31      4  2.3  INVX1_RVT      rptr_empty/g3466/Y         
     22    1280    24      2  1.0  INVX1_RVT      fifomem/g304/Y             
     47    1327    53      2  1.3  NAND2X0_RVT    fifomem/g299__9315/Y       
     52    1379    20      1  0.0  OR2X1_RVT      fifomem/g295__4733/Y       
      0    1379     -      1    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/CSB2  
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 40: MET (116 ps) Setup Check with Pin rptr_empty/rptr_reg_4_/CLK->D
          Group: rclk
     Startpoint: (R) rptr_empty/rempty_reg/CLK
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_4_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-     137                  
       Uncertainty:-     100                  
     Required Time:=    1563                  
      Launch Clock:-    1000                  
         Data Path:-     447                  
             Slack:=     116                  

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                         
#-------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)    rptr_empty/rempty_reg/CLK 
    194    1194    66      5  2.8  DFFASX1_RVT  rptr_empty/rempty_reg/QN  
    115    1308    55      4  2.0  AND4X1_RVT   rptr_empty/g20/Y          
     50    1358    41      1  0.6  NAND2X0_RVT  rptr_empty/g82/Y          
     89    1447    59      6  4.0  AO22X1_RVT   rptr_empty/g77/Y          
      0    1447     -      6    -  SDFFARX1_RVT rptr_empty/rptr_reg_4_/D  
#-------------------------------------------------------------------------



Path 41: MET (119 ps) Setup Check with Pin fifomem/genblk1_3__U/CE2->CSB2
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_7_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_3__U/CSB2
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-     217                  
       Uncertainty:-     100                  
     Required Time:=    1483                  
      Launch Clock:-    1000                  
         Data Path:-     364                  
             Slack:=     119                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_7_/CLK 
    173    1173    40      1  0.8  DFFARX1_RVT    rptr_empty/rbin_reg_7_/QN  
     30    1203    33      3  1.8  INVX1_RVT      rptr_empty/g49/Y           
     29    1232    26      2  1.4  INVX1_RVT      rptr_empty/g3465/Y         
     30    1262    32      4  2.3  INVX1_RVT      rptr_empty/g3466/Y         
     51    1313    52      2  1.3  NAND2X0_RVT    fifomem/g300__9945/Y       
     23    1336    29      1  0.5  INVX0_RVT      fifomem/g298/Y             
     28    1364    31      1  0.0  NAND2X0_RVT    fifomem/g290__7098/Y       
      0    1364     -      1    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/CSB2  
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 42: MET (119 ps) Setup Check with Pin rptr_empty/rptr_reg_2_/CLK->D
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_0_/CLK
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_2_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-      56                  
       Uncertainty:-     100                  
     Required Time:=    1644                  
      Launch Clock:-    1000                  
         Data Path:-     525                  
             Slack:=     119                  

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                         
#-------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   rptr_empty/rbin_reg_0_/CLK 
    178    1178    55      2  2.8  DFFARX2_RVT rptr_empty/rbin_reg_0_/QN  
     30    1208    32      3  1.6  INVX2_RVT   rptr_empty/g3545/Y         
     61    1269    36      4  2.3  AND2X1_RVT  rptr_empty/g3611/Y         
     49    1318    22      1  0.5  AND2X1_RVT  rptr_empty/g28/Y           
     95    1413    51      4  3.0  AO22X1_RVT  rptr_empty/g27/Y           
     29    1442    35      5  3.0  INVX2_RVT   rptr_empty/g386/Y          
     58    1500    30      2  1.3  AO22X1_RVT  rptr_empty/g42/Y           
     25    1525    22      2  1.0  INVX1_RVT   rptr_empty/fopt3256/Y      
      0    1525     -      2    -  DFFARX1_RVT rptr_empty/rptr_reg_2_/D   
#-------------------------------------------------------------------------



Path 43: MET (121 ps) Setup Check with Pin wptr_full/wbin_reg_5_/CLK->D
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_3_/CLK
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wbin_reg_5_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-      64                  
       Uncertainty:-     100                  
     Required Time:=    1636                  
      Launch Clock:-    1000                  
         Data Path:-     515                  
             Slack:=     121                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   wptr_full/wbin_reg_3_/CLK 
    186    1186    49      3  2.6  DFFARX2_RVT wptr_full/wbin_reg_3_/QN  
     62    1249    30      1  1.4  OR2X1_RVT   wptr_full/g3057/Y         
     24    1273    26      5  2.8  INVX2_RVT   wptr_full/fopt64/Y        
     51    1324    27      7  5.1  NBUFFX4_RVT wptr_full/fopt3742/Y      
     72    1397    36      3  1.6  AND3X1_RVT  wptr_full/g3240/Y         
     89    1485    43      4  2.3  OA22X1_RVT  wptr_full/g3374/Y         
     30    1515    28      2  1.0  INVX1_RVT   wptr_full/fopt2679/Y      
      0    1515     -      2    -  DFFARX2_RVT wptr_full/wbin_reg_5_/D   
#------------------------------------------------------------------------



Path 44: MET (123 ps) Setup Check with Pin fifomem/genblk1_1__U/CE2->CSB2
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_7_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_1__U/CSB2
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-     212                  
       Uncertainty:-     100                  
     Required Time:=    1488                  
      Launch Clock:-    1000                  
         Data Path:-     365                  
             Slack:=     123                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_7_/CLK 
    173    1173    40      1  0.8  DFFARX1_RVT    rptr_empty/rbin_reg_7_/QN  
     30    1203    33      3  1.8  INVX1_RVT      rptr_empty/g49/Y           
     29    1232    26      2  1.4  INVX1_RVT      rptr_empty/g3465/Y         
     30    1262    32      4  2.3  INVX1_RVT      rptr_empty/g3466/Y         
     51    1313    52      2  1.3  NAND2X0_RVT    fifomem/g300__9945/Y       
     52    1365    20      1  0.0  OR2X1_RVT      fifomem/g291__6131/Y       
      0    1365     -      1    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/CSB2  
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 45: MET (124 ps) Setup Check with Pin wptr_full/wptr_reg_0_/CLK->D
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_0_/CLK
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_0_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-      59                  
       Uncertainty:-     100                  
     Required Time:=    1641                  
      Launch Clock:-    1000                  
         Data Path:-     517                  
             Slack:=     124                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   wptr_full/wbin_reg_0_/CLK 
    187    1187    50      1  2.7  DFFARX2_RVT wptr_full/wbin_reg_0_/QN  
     26    1213    32      8  5.3  INVX4_RVT   wptr_full/g9/Y            
     51    1264    24     14  3.6  NBUFFX4_RVT wptr_full/fopt3266/Y      
     62    1326    45      2  1.1  AND3X1_RVT  wptr_full/g218/Y          
     87    1412    33      3  1.8  AO22X1_RVT  wptr_full/g135/Y          
     27    1439    24      2  1.0  INVX1_RVT   wptr_full/g134/Y          
     78    1517    34      1  0.5  MUX21X1_RVT wptr_full/g821/Y          
      0    1517     -      1    -  DFFARX1_RVT wptr_full/wptr_reg_0_/D   
#------------------------------------------------------------------------



Path 46: MET (124 ps) Setup Check with Pin fifomem/genblk1_2__U/CE2->CSB2
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_7_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_2__U/CSB2
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-     217                  
       Uncertainty:-     100                  
     Required Time:=    1483                  
      Launch Clock:-    1000                  
         Data Path:-     359                  
             Slack:=     124                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_7_/CLK 
    162    1162    46      1  0.8  DFFARX1_RVT    rptr_empty/rbin_reg_7_/QN  
     37    1199    34      3  1.8  INVX1_RVT      rptr_empty/g49/Y           
     26    1225    28      2  1.4  INVX1_RVT      rptr_empty/g3465/Y         
     32    1257    31      4  2.3  INVX1_RVT      rptr_empty/g3466/Y         
     22    1280    24      2  1.0  INVX1_RVT      fifomem/g304/Y             
     54    1334    24      2  1.0  AND2X1_RVT     fifomem/g301__2883/Y       
     26    1359    31      1  0.0  NAND2X0_RVT    fifomem/g292__1881/Y       
      0    1359     -      1    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/CSB2  
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 47: MET (125 ps) Setup Check with Pin wptr_full/wbin_reg_6_/CLK->D
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_0_/CLK
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wbin_reg_6_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-      64                  
       Uncertainty:-     100                  
     Required Time:=    1636                  
      Launch Clock:-    1000                  
         Data Path:-     511                  
             Slack:=     125                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   wptr_full/wbin_reg_0_/CLK 
    177    1177    55      1  2.7  DFFARX2_RVT wptr_full/wbin_reg_0_/QN  
     33    1210    34      8  5.3  INVX4_RVT   wptr_full/g9/Y            
     61    1271    31      3  1.7  AND2X1_RVT  wptr_full/g97/Y           
     62    1333    59      1  0.5  NAND4X0_RVT wptr_full/g94/Y           
     91    1423    30      1  1.4  AO22X1_RVT  wptr_full/g47/Y           
     30    1453    27      5  3.6  INVX2_RVT   wptr_full/fopt49/Y        
     26    1479    28      6  3.6  INVX2_RVT   wptr_full/g80/Y           
     31    1511    29      3  2.1  INVX1_RVT   wptr_full/g707/Y          
      0    1511     -      3    -  DFFARX2_RVT wptr_full/wbin_reg_6_/D   
#------------------------------------------------------------------------



Path 48: MET (126 ps) Setup Check with Pin rptr_empty/rptr_reg_1_/CLK->D
          Group: rclk
     Startpoint: (R) rptr_empty/rempty_reg/CLK
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_1_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-      62                  
       Uncertainty:-     100                  
     Required Time:=    1638                  
      Launch Clock:-    1000                  
         Data Path:-     512                  
             Slack:=     126                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   rptr_empty/rempty_reg/CLK 
    216    1216    71      5  2.8  DFFASX1_RVT rptr_empty/rempty_reg/QN  
     76    1292    53      5  3.4  AND2X1_RVT  rptr_empty/g3599/Y        
     28    1320    34      5  2.7  INVX2_RVT   rptr_empty/fopt3602/Y     
     94    1414    36      2  1.3  AO221X1_RVT rptr_empty/g3571_dup/Y    
     28    1442    26      2  1.1  INVX1_RVT   rptr_empty/g3608/Y        
     70    1512    42      3  1.8  AO22X1_RVT  rptr_empty/g3607/Y        
      0    1512     -      3    -  DFFARX1_RVT rptr_empty/rptr_reg_1_/D  
#------------------------------------------------------------------------



Path 49: MET (128 ps) Setup Check with Pin fifomem/genblk1_0__U/CE2->CSB2
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_7_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_0__U/CSB2
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-     213                  
       Uncertainty:-     100                  
     Required Time:=    1487                  
      Launch Clock:-    1000                  
         Data Path:-     359                  
             Slack:=     128                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_7_/CLK 
    162    1162    46      1  0.8  DFFARX1_RVT    rptr_empty/rbin_reg_7_/QN  
     37    1199    34      3  1.8  INVX1_RVT      rptr_empty/g49/Y           
     26    1225    28      2  1.4  INVX1_RVT      rptr_empty/g3465/Y         
     32    1257    31      4  2.3  INVX1_RVT      rptr_empty/g3466/Y         
     22    1280    24      2  1.0  INVX1_RVT      fifomem/g304/Y             
     54    1334    24      2  1.0  AND2X1_RVT     fifomem/g301__2883/Y       
     26    1359    23      1  0.0  NAND2X0_RVT    fifomem/g293__5115/Y       
      0    1359     -      1    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/CSB2  
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 50: MET (128 ps) Setup Check with Pin rptr_empty/rbin_reg_4_/CLK->D
          Group: rclk
     Startpoint: (R) rptr_empty/rempty_reg/CLK
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rbin_reg_4_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-      70                  
       Uncertainty:-     100                  
     Required Time:=    1630                  
      Launch Clock:-    1000                  
         Data Path:-     502                  
             Slack:=     128                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   rptr_empty/rempty_reg/CLK 
    216    1216    71      5  2.8  DFFASX1_RVT rptr_empty/rempty_reg/QN  
     72    1287    48      5  2.7  AND2X1_RVT  rptr_empty/g64/Y          
     60    1348    32      3  1.6  AND2X1_RVT  rptr_empty/g730/Y         
     45    1393    49      1  1.2  NAND2X0_RVT rptr_empty/g121/Y         
    109    1502    52      6  4.5  MUX21X2_RVT rptr_empty/g3769/Y        
      0    1502     -      6    -  DFFARX2_RVT rptr_empty/rbin_reg_4_/D  
#------------------------------------------------------------------------



Path 51: MET (128 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->CSB1
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_9_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_3__U/CSB1
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-     216                  
       Uncertainty:-     100                  
     Required Time:=    1484                  
      Launch Clock:-    1000                  
         Data Path:-     356                  
             Slack:=     128                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_9_/CLK 
    170    1170    52      2  1.4  DFFARX1_RVT    wptr_full/wbin_reg_9_/QN  
     57    1227    56      8  4.7  INVX1_RVT      wptr_full/g266/Y          
     27    1253    34      2  1.1  INVX1_RVT      fifomem/g288/Y            
     50    1304    55      2  1.3  NAND2X0_RVT    fifomem/g283__2802/Y      
     24    1328    30      1  0.5  INVX0_RVT      fifomem/g281/Y            
     28    1356    28      1  0.0  NAND2X0_RVT    fifomem/g273__5107/Y      
      0    1356     -      1    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/CSB1 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 52: MET (129 ps) Setup Check with Pin wptr_full/wptr_reg_2_/CLK->D
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_1_/CLK
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_2_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-      62                  
       Uncertainty:-     100                  
     Required Time:=    1638                  
      Launch Clock:-    1000                  
         Data Path:-     510                  
             Slack:=     129                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   wptr_full/wbin_reg_1_/CLK 
    187    1187    50      1  2.7  DFFARX2_RVT wptr_full/wbin_reg_1_/QN  
     28    1214    34      8  6.1  INVX4_RVT   wptr_full/g10/Y           
     49    1264    21      2  1.0  DEC24X1_RVT wptr_full/g2967/Y3        
     60    1323    44      2  1.0  AND3X1_RVT  wptr_full/g3412/Y         
     77    1400    40      3  1.8  OA22X1_RVT  wptr_full/g3409/Y         
     34    1434    31      3  1.7  INVX1_RVT   wptr_full/fopt3408/Y      
     76    1510    42      3  1.8  AO22X1_RVT  wptr_full/g3414/Y         
      0    1510     -      3    -  DFFARX1_RVT wptr_full/wptr_reg_2_/D   
#------------------------------------------------------------------------



Path 53: MET (131 ps) Setup Check with Pin rptr_empty/rptr_reg_0_/CLK->D
          Group: rclk
     Startpoint: (R) rptr_empty/rempty_reg/CLK
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_0_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-      61                  
       Uncertainty:-     100                  
     Required Time:=    1639                  
      Launch Clock:-    1000                  
         Data Path:-     508                  
             Slack:=     131                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   rptr_empty/rempty_reg/CLK 
    216    1216    71      5  2.8  DFFASX1_RVT rptr_empty/rempty_reg/QN  
     76    1292    53      5  3.4  AND2X1_RVT  rptr_empty/g3599/Y        
     28    1320    34      5  2.7  INVX2_RVT   rptr_empty/fopt3602/Y     
     38    1358    34      1  0.5  NAND2X0_RVT rptr_empty/g22/Y          
     65    1423    32      2  1.1  AND3X1_RVT  rptr_empty/g3490/Y        
     42    1465    43      2  1.0  NAND2X0_RVT rptr_empty/g80/Y          
     42    1508    39      1  0.5  NAND2X0_RVT rptr_empty/g2/Y           
      0    1508     -      1    -  DFFARX1_RVT rptr_empty/rptr_reg_0_/D  
#------------------------------------------------------------------------



Path 54: MET (132 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->CSB1
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_9_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_1__U/CSB1
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-     212                  
       Uncertainty:-     100                  
     Required Time:=    1488                  
      Launch Clock:-    1000                  
         Data Path:-     357                  
             Slack:=     132                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_9_/CLK 
    170    1170    52      2  1.4  DFFARX1_RVT    wptr_full/wbin_reg_9_/QN  
     57    1227    56      8  4.7  INVX1_RVT      wptr_full/g266/Y          
     27    1253    34      2  1.1  INVX1_RVT      fifomem/g288/Y            
     50    1304    55      2  1.3  NAND2X0_RVT    fifomem/g283__2802/Y      
     53    1357    20      1  0.0  OR2X1_RVT      fifomem/g274__6260/Y      
      0    1357     -      1    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/CSB1 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 55: MET (132 ps) Setup Check with Pin wptr_full/wbin_reg_4_/CLK->D
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wbin_reg_4_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-      66                  
       Uncertainty:-     100                  
     Required Time:=    1634                  
      Launch Clock:-    1000                  
         Data Path:-     502                  
             Slack:=     132                  

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point       
#  (ps)   (ps)   (ps)        (fF)                                      
#----------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   wptr_full/wfull_reg/CLK 
    174    1174    55      3  1.8  DFFARX1_RVT wptr_full/wfull_reg/QN  
     70    1244    36     14  8.6  NBUFFX4_RVT wptr_full/fopt3101/Y    
     70    1314    55      4  3.1  AND2X1_RVT  wptr_full/g1187/Y       
     69    1383    27      2  1.0  AND2X1_RVT  wptr_full/g3045/Y       
     82    1464    36      3  2.1  AO22X1_RVT  wptr_full/g171/Y        
     37    1502    35      3  2.5  INVX1_RVT   wptr_full/g3044/Y       
      0    1502     -      3    -  DFFARX2_RVT wptr_full/wbin_reg_4_/D 
#----------------------------------------------------------------------



Path 56: MET (136 ps) Setup Check with Pin fifomem/genblk1_5__U/CE2->CSB2
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_7_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_5__U/CSB2
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-     212                  
       Uncertainty:-     100                  
     Required Time:=    1488                  
      Launch Clock:-    1000                  
         Data Path:-     353                  
             Slack:=     136                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_7_/CLK 
    173    1173    40      1  0.8  DFFARX1_RVT    rptr_empty/rbin_reg_7_/QN  
     30    1203    33      3  1.8  INVX1_RVT      rptr_empty/g49/Y           
     29    1232    26      2  1.4  INVX1_RVT      rptr_empty/g3465/Y         
     30    1262    32      4  2.3  INVX1_RVT      rptr_empty/g3466/Y         
     42    1304    41      1  0.7  NAND2X0_RVT    fifomem/g302__2346/Y       
     48    1353    20      1  0.0  OR2X1_RVT      fifomem/g289__8246/Y       
      0    1353     -      1    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/CSB2  
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 57: MET (137 ps) Setup Check with Pin wptr_full/wbin_reg_8_/CLK->D
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_6_/CLK
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wbin_reg_8_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-      64                  
       Uncertainty:-     100                  
     Required Time:=    1636                  
      Launch Clock:-    1000                  
         Data Path:-     499                  
             Slack:=     137                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   wptr_full/wbin_reg_6_/CLK 
    179    1179    43      1  1.4  DFFARX2_RVT wptr_full/wbin_reg_6_/QN  
     21    1200    26      3  1.5  INVX2_RVT   wptr_full/g22/Y           
    112    1312    55      5  2.7  AND4X1_RVT  wptr_full/g3534/Y         
     72    1384    33      3  2.0  AND2X1_RVT  wptr_full/g3533/Y         
     28    1412    25      2  1.2  INVX1_RVT   wptr_full/g858/Y          
     86    1499    48      4  2.7  OA22X1_RVT  wptr_full/g3427/Y         
      0    1499     -      4    -  DFFARX1_RVT wptr_full/wbin_reg_8_/D   
#------------------------------------------------------------------------



Path 58: MET (137 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->CSB1
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_7_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_6__U/CSB1
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-     216                  
       Uncertainty:-     100                  
     Required Time:=    1484                  
      Launch Clock:-    1000                  
         Data Path:-     347                  
             Slack:=     137                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_7_/CLK 
    170    1170    50      2  1.6  DFFARX2_RVT    wptr_full/wbin_reg_7_/QN  
     50    1220    48      6  3.6  INVX1_RVT      wptr_full/g174/Y          
     25    1245    30      2  1.0  INVX1_RVT      fifomem/g287/Y            
     51    1295    54      2  1.3  NAND2X0_RVT    fifomem/g282__1617/Y      
     24    1319    30      1  0.5  INVX0_RVT      fifomem/g280/Y            
     28    1347    28      1  0.0  NAND2X0_RVT    fifomem/g277__5526/Y      
      0    1347     -      1    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/CSB1 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 59: MET (141 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->CSB1
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_7_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_4__U/CSB1
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-     212                  
       Uncertainty:-     100                  
     Required Time:=    1488                  
      Launch Clock:-    1000                  
         Data Path:-     348                  
             Slack:=     141                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_7_/CLK 
    170    1170    50      2  1.6  DFFARX2_RVT    wptr_full/wbin_reg_7_/QN  
     50    1220    48      6  3.6  INVX1_RVT      wptr_full/g174/Y          
     25    1245    30      2  1.0  INVX1_RVT      fifomem/g287/Y            
     51    1295    54      2  1.3  NAND2X0_RVT    fifomem/g282__1617/Y      
     52    1348    20      1  0.0  OR2X1_RVT      fifomem/g278__6783/Y      
      0    1348     -      1    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/CSB1 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 60: MET (141 ps) Setup Check with Pin wptr_full/wbin_reg_10_/CLK->D
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_4_/CLK
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wbin_reg_10_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-      60                  
       Uncertainty:-     100                  
     Required Time:=    1640                  
      Launch Clock:-    1000                  
         Data Path:-     499                  
             Slack:=     141                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   wptr_full/wbin_reg_4_/CLK 
    169    1169    48      1  1.4  DFFARX2_RVT wptr_full/wbin_reg_4_/QN  
     31    1200    31      4  2.2  INVX2_RVT   wptr_full/fopt3288/Y      
    106    1306    53      5  2.7  AND4X1_RVT  wptr_full/g3534/Y         
     60    1366    62      1  0.5  NAND4X0_RVT wptr_full/g151/Y          
     96    1462    34      2  1.9  AO22X1_RVT  wptr_full/g3736/Y         
     37    1499    35      3  2.6  INVX1_RVT   wptr_full/g352/Y          
      0    1499     -      3    -  DFFARX1_RVT wptr_full/wbin_reg_10_/D  
#------------------------------------------------------------------------



Path 61: MET (147 ps) Setup Check with Pin rptr_empty/rbin_reg_7_/CLK->D
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_1_/CLK
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rbin_reg_7_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-      60                  
       Uncertainty:-     100                  
     Required Time:=    1640                  
      Launch Clock:-    1000                  
         Data Path:-     493                  
             Slack:=     147                  

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                         
#-------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   rptr_empty/rbin_reg_1_/CLK 
    184    1184    47      2  2.2  DFFARX2_RVT rptr_empty/rbin_reg_1_/QN  
     20    1204    27      3  1.3  INVX2_RVT   rptr_empty/g3612/Y         
    104    1308    58      4  2.4  AND4X1_RVT  rptr_empty/g3544/Y         
     62    1371    23      1  0.5  AND2X1_RVT  rptr_empty/g3462/Y         
     86    1457    46      5  3.4  AO22X1_RVT  rptr_empty/g39/Y           
     37    1493    35      7  3.9  INVX2_RVT   rptr_empty/fopt67/Y        
      0    1493     -      7    -  DFFARX1_RVT rptr_empty/rbin_reg_7_/D   
#-------------------------------------------------------------------------



Path 62: MET (150 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->CSB1
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_9_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_2__U/CSB1
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-     216                  
       Uncertainty:-     100                  
     Required Time:=    1484                  
      Launch Clock:-    1000                  
         Data Path:-     334                  
             Slack:=     150                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_9_/CLK 
    170    1170    52      2  1.4  DFFARX1_RVT    wptr_full/wbin_reg_9_/QN  
     57    1227    56      8  4.7  INVX1_RVT      wptr_full/g266/Y          
     27    1253    34      2  1.1  INVX1_RVT      fifomem/g288/Y            
     55    1309    25      2  1.0  AND2X1_RVT     fifomem/g284__1705/Y      
     26    1334    28      1  0.0  NAND2X0_RVT    fifomem/g275__4319/Y      
      0    1334     -      1    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/CSB1 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 63: MET (150 ps) Setup Check with Pin wptr_full/wptr_reg_1_/CLK->D
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_0_/CLK
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_1_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-      60                  
       Uncertainty:-     100                  
     Required Time:=    1640                  
      Launch Clock:-    1000                  
         Data Path:-     490                  
             Slack:=     150                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   wptr_full/wbin_reg_0_/CLK 
    177    1177    55      1  2.7  DFFARX2_RVT wptr_full/wbin_reg_0_/QN  
     33    1210    34      8  5.3  INVX4_RVT   wptr_full/g9/Y            
     52    1263    26     14  3.6  NBUFFX4_RVT wptr_full/fopt3266/Y      
     47    1309    22      1  0.5  AND2X1_RVT  wptr_full/g3428/Y         
     90    1399    45      4  2.3  AO22X1_RVT  wptr_full/g42/Y           
     91    1490    36      2  1.1  AO22X1_RVT  wptr_full/g3432/Y         
      0    1490     -      2    -  DFFARX1_RVT wptr_full/wptr_reg_1_/D   
#------------------------------------------------------------------------



Path 64: MET (152 ps) Setup Check with Pin wptr_full/wbin_reg_9_/CLK->D
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_0_/CLK
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wbin_reg_9_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-      66                  
       Uncertainty:-     100                  
     Required Time:=    1634                  
      Launch Clock:-    1000                  
         Data Path:-     482                  
             Slack:=     152                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   wptr_full/wbin_reg_0_/CLK 
    177    1177    55      1  2.7  DFFARX2_RVT wptr_full/wbin_reg_0_/QN  
     33    1210    34      8  5.3  INVX4_RVT   wptr_full/g9/Y            
     60    1270    30      3  1.6  AND2X1_RVT  wptr_full/g11/Y           
     60    1330    35      4  2.2  AND2X1_RVT  wptr_full/g262/Y          
     54    1384    26      2  1.1  AND2X1_RVT  wptr_full/g3520/Y         
     98    1482    53      6  3.3  AO22X1_RVT  wptr_full/g104/Y          
      0    1482     -      6    -  DFFARX1_RVT wptr_full/wbin_reg_9_/D   
#------------------------------------------------------------------------



Path 65: MET (153 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->CSB1
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_9_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_0__U/CSB1
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-     213                  
       Uncertainty:-     100                  
     Required Time:=    1487                  
      Launch Clock:-    1000                  
         Data Path:-     334                  
             Slack:=     153                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_9_/CLK 
    170    1170    52      2  1.4  DFFARX1_RVT    wptr_full/wbin_reg_9_/QN  
     57    1227    56      8  4.7  INVX1_RVT      wptr_full/g266/Y          
     27    1253    34      2  1.1  INVX1_RVT      fifomem/g288/Y            
     55    1309    25      2  1.0  AND2X1_RVT     fifomem/g284__1705/Y      
     26    1334    23      1  0.0  NAND2X0_RVT    fifomem/g276__8428/Y      
      0    1334     -      1    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/CSB1 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 66: MET (160 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->CSB1
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_9_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_5__U/CSB1
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-     211                  
       Uncertainty:-     100                  
     Required Time:=    1489                  
      Launch Clock:-    1000                  
         Data Path:-     329                  
             Slack:=     160                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_9_/CLK 
    179    1179    46      2  1.4  DFFARX1_RVT    wptr_full/wbin_reg_9_/QN  
     49    1228    55      8  4.5  INVX1_RVT      wptr_full/g266/Y          
     51    1280    43      1  0.7  NAND2X0_RVT    fifomem/g285__5122/Y      
     49    1329    19      1  0.0  OR2X1_RVT      fifomem/g272__2398/Y      
      0    1329     -      1    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/CSB1 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 67: MET (161 ps) Setup Check with Pin rptr_empty/rbin_reg_6_/CLK->D
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_1_/CLK
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rbin_reg_6_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-      61                  
       Uncertainty:-     100                  
     Required Time:=    1639                  
      Launch Clock:-    1000                  
         Data Path:-     479                  
             Slack:=     161                  

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                         
#-------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   rptr_empty/rbin_reg_1_/CLK 
    184    1184    47      2  2.2  DFFARX2_RVT rptr_empty/rbin_reg_1_/QN  
     20    1204    27      3  1.3  INVX2_RVT   rptr_empty/g3612/Y         
    104    1308    58      4  2.4  AND4X1_RVT  rptr_empty/g3544/Y         
     40    1348    39      3  1.7  INVX1_RVT   rptr_empty/fopt3594/Y      
     68    1416    30      1  0.7  OA21X1_RVT  rptr_empty/g3529_dup/Y     
     62    1479    38      4  2.4  OR2X1_RVT   rptr_empty/g111_3598/Y     
      0    1479     -      4    -  DFFARX1_RVT rptr_empty/rbin_reg_6_/D   
#-------------------------------------------------------------------------



Path 68: MET (174 ps) Setup Check with Pin rptr_empty/rbin_reg_3_/CLK->D
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_0_/CLK
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rbin_reg_3_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-      57                  
       Uncertainty:-     100                  
     Required Time:=    1643                  
      Launch Clock:-    1000                  
         Data Path:-     469                  
             Slack:=     174                  

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                         
#-------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   rptr_empty/rbin_reg_0_/CLK 
    178    1178    55      2  2.8  DFFARX2_RVT rptr_empty/rbin_reg_0_/QN  
     30    1208    32      3  1.6  INVX2_RVT   rptr_empty/g3545/Y         
     61    1269    36      4  2.3  AND2X1_RVT  rptr_empty/g3611/Y         
     49    1318    22      1  0.5  AND2X1_RVT  rptr_empty/g28/Y           
     95    1413    51      4  3.0  AO22X1_RVT  rptr_empty/g27/Y           
     29    1442    35      5  3.0  INVX2_RVT   rptr_empty/g386/Y          
     28    1469    25      2  1.1  INVX1_RVT   rptr_empty/g1054/Y         
      0    1469     -      2    -  DFFARX1_RVT rptr_empty/rbin_reg_3_/D   
#-------------------------------------------------------------------------



Path 69: MET (178 ps) Setup Check with Pin wptr_full/wbin_reg_3_/CLK->D
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_0_/CLK
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wbin_reg_3_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-      63                  
       Uncertainty:-     100                  
     Required Time:=    1637                  
      Launch Clock:-    1000                  
         Data Path:-     459                  
             Slack:=     178                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   wptr_full/wbin_reg_0_/CLK 
    177    1177    55      1  2.7  DFFARX2_RVT wptr_full/wbin_reg_0_/QN  
     33    1210    34      8  5.3  INVX4_RVT   wptr_full/g9/Y            
     52    1263    26     14  3.6  NBUFFX4_RVT wptr_full/fopt3266/Y      
     65    1328    28      1  0.6  AND3X1_RVT  wptr_full/g258/Y          
     76    1404    43      3  2.0  AO22X1_RVT  wptr_full/g3092/Y         
     55    1459    27      6  3.3  NBUFFX4_RVT wptr_full/fopt260/Y       
      0    1459     -      6    -  DFFARX2_RVT wptr_full/wbin_reg_3_/D   
#------------------------------------------------------------------------



Path 70: MET (185 ps) Setup Check with Pin rptr_empty/rbin_reg_5_/CLK->D
          Group: rclk
     Startpoint: (R) rptr_empty/rempty_reg/CLK
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rbin_reg_5_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-      68                  
       Uncertainty:-     100                  
     Required Time:=    1632                  
      Launch Clock:-    1000                  
         Data Path:-     447                  
             Slack:=     185                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   rptr_empty/rempty_reg/CLK 
    194    1194    66      5  2.8  DFFASX1_RVT rptr_empty/rempty_reg/QN  
    115    1308    55      4  2.0  AND4X1_RVT  rptr_empty/g20/Y          
     50    1358    41      1  0.6  NAND2X0_RVT rptr_empty/g82/Y          
     89    1447    59      6  4.0  AO22X1_RVT  rptr_empty/g77/Y          
      0    1447     -      6    -  DFFARX1_RVT rptr_empty/rbin_reg_5_/D  
#------------------------------------------------------------------------



Path 71: MET (189 ps) Setup Check with Pin fifomem/genblk1_7__U/CE2->CSB2
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_7_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_7__U/CSB2
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-     217                  
       Uncertainty:-     100                  
     Required Time:=    1483                  
      Launch Clock:-    1000                  
         Data Path:-     294                  
             Slack:=     189                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_7_/CLK 
    173    1173    40      1  0.8  DFFARX1_RVT    rptr_empty/rbin_reg_7_/QN  
     30    1203    33      3  1.8  INVX1_RVT      rptr_empty/g49/Y           
     29    1232    26      2  1.4  INVX1_RVT      rptr_empty/g3465/Y         
     30    1262    32      4  2.3  INVX1_RVT      rptr_empty/g3466/Y         
     32    1294    32      1  0.0  NAND3X0_RVT    fifomem/g296__6161/Y       
      0    1294     -      1    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/CSB2  
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 72: MET (195 ps) Setup Check with Pin rptr_empty/rbin_reg_1_/CLK->D
          Group: rclk
     Startpoint: (R) rptr_empty/rempty_reg/CLK
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rbin_reg_1_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-      63                  
       Uncertainty:-     100                  
     Required Time:=    1637                  
      Launch Clock:-    1000                  
         Data Path:-     442                  
             Slack:=     195                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   rptr_empty/rempty_reg/CLK 
    216    1216    71      5  2.8  DFFASX1_RVT rptr_empty/rempty_reg/QN  
     76    1292    53      5  3.4  AND2X1_RVT  rptr_empty/g3599/Y        
     28    1320    34      5  2.7  INVX2_RVT   rptr_empty/fopt3602/Y     
     94    1414    36      2  1.3  AO221X1_RVT rptr_empty/g3571_dup/Y    
     28    1442    26      2  1.1  INVX1_RVT   rptr_empty/g3608/Y        
      0    1442     -      2    -  DFFARX2_RVT rptr_empty/rbin_reg_1_/D  
#------------------------------------------------------------------------



Path 73: MET (201 ps) Setup Check with Pin wptr_full/wbin_reg_2_/CLK->D
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_1_/CLK
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wbin_reg_2_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-      65                  
       Uncertainty:-     100                  
     Required Time:=    1635                  
      Launch Clock:-    1000                  
         Data Path:-     434                  
             Slack:=     201                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   wptr_full/wbin_reg_1_/CLK 
    187    1187    50      1  2.7  DFFARX2_RVT wptr_full/wbin_reg_1_/QN  
     28    1214    34      8  6.1  INVX4_RVT   wptr_full/g10/Y           
     49    1264    21      2  1.0  DEC24X1_RVT wptr_full/g2967/Y3        
     60    1323    44      2  1.0  AND3X1_RVT  wptr_full/g3412/Y         
     77    1400    40      3  1.8  OA22X1_RVT  wptr_full/g3409/Y         
     34    1434    31      3  1.7  INVX1_RVT   wptr_full/fopt3408/Y      
      0    1434     -      3    -  DFFARX2_RVT wptr_full/wbin_reg_2_/D   
#------------------------------------------------------------------------



Path 74: MET (215 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->CSB1
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_9_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_7__U/CSB1
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-     218                  
       Uncertainty:-     100                  
     Required Time:=    1482                  
      Launch Clock:-    1000                  
         Data Path:-     267                  
             Slack:=     215                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_9_/CLK 
    179    1179    46      2  1.4  DFFARX1_RVT    wptr_full/wbin_reg_9_/QN  
     49    1228    55      8  4.5  INVX1_RVT      wptr_full/g266/Y          
     38    1267    33      1  0.0  NAND3X0_RVT    fifomem/g279__3680/Y      
      0    1267     -      1    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/CSB1 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 75: MET (219 ps) Setup Check with Pin wptr_full/wbin_reg_0_/CLK->D
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wbin_reg_0_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-      67                  
       Uncertainty:-     100                  
     Required Time:=    1633                  
      Launch Clock:-    1000                  
         Data Path:-     414                  
             Slack:=     219                  

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point       
#  (ps)   (ps)   (ps)        (fF)                                      
#----------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   wptr_full/wfull_reg/CLK 
    174    1174    55      3  1.8  DFFARX1_RVT wptr_full/wfull_reg/QN  
     70    1244    36     14  8.6  NBUFFX4_RVT wptr_full/fopt3101/Y    
     66    1310    51      4  2.5  AND2X1_RVT  wptr_full/g829/Y        
     33    1344    33      2  1.2  INVX1_RVT   wptr_full/g828/Y        
     70    1414    40      2  1.6  AO22X1_RVT  wptr_full/g824/Y        
      0    1414     -      2    -  DFFARX2_RVT wptr_full/wbin_reg_0_/D 
#----------------------------------------------------------------------



Path 76: MET (223 ps) Setup Check with Pin rptr_empty/rbin_reg_2_/CLK->D
          Group: rclk
     Startpoint: (R) rptr_empty/rempty_reg/CLK
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rbin_reg_2_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-      61                  
       Uncertainty:-     100                  
     Required Time:=    1639                  
      Launch Clock:-    1000                  
         Data Path:-     416                  
             Slack:=     223                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   rptr_empty/rempty_reg/CLK 
    216    1216    71      5  2.8  DFFASX1_RVT rptr_empty/rempty_reg/QN  
     72    1287    48      5  2.7  AND2X1_RVT  rptr_empty/g64/Y          
     60    1347    27      2  1.1  AND2X1_RVT  rptr_empty/g61/Y          
     69    1416    38      3  1.5  OA22X1_RVT  rptr_empty/g44/Y          
      0    1416     -      3    -  DFFARX1_RVT rptr_empty/rbin_reg_2_/D  
#------------------------------------------------------------------------



Path 77: MET (232 ps) Setup Check with Pin wptr_full/wbin_reg_1_/CLK->D
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_0_/CLK
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wbin_reg_1_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-      69                  
       Uncertainty:-     100                  
     Required Time:=    1631                  
      Launch Clock:-    1000                  
         Data Path:-     399                  
             Slack:=     232                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   wptr_full/wbin_reg_0_/CLK 
    177    1177    55      1  2.7  DFFARX2_RVT wptr_full/wbin_reg_0_/QN  
     33    1210    34      8  5.3  INVX4_RVT   wptr_full/g9/Y            
     52    1263    26     14  3.6  NBUFFX4_RVT wptr_full/fopt3266/Y      
     47    1309    22      1  0.5  AND2X1_RVT  wptr_full/g3428/Y         
     90    1399    45      4  2.3  AO22X1_RVT  wptr_full/g42/Y           
      0    1399     -      4    -  DFFARX2_RVT wptr_full/wbin_reg_1_/D   
#------------------------------------------------------------------------



Path 78: MET (241 ps) Late External Delay Assertion at pin rempty
          Group: OUTPUTS
     Startpoint: (R) rptr_empty/rempty_reg/CLK
          Clock: (R) rclk
       Endpoint: (F) rempty
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
      Output Delay:-   -1300                  
       Uncertainty:-     100                  
     Required Time:=    3000                  
      Launch Clock:-    1000                  
         Data Path:-    1759                  
             Slack:=     241                  

Exceptions/Constraints:
  output_delay            -1300            ou_del_17_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell            Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      -    1000   330     52      -  (arrival)   rptr_empty/rempty_reg/CLK 
    216    1216    71      5    2.8  DFFASX1_RVT rptr_empty/rempty_reg/QN  
     59    1274    28      2    1.3  NBUFFX2_RVT rptr_empty/fopt33/Y       
     19    1294    21      1    0.7  INVX1_RVT   rptr_empty/fopt3435/Y     
     74    1368    61      1   21.8  NBUFFX4_RVT fopt/Y                    
   1391    2759   888      1 1433.3  D8I1025_NS  io_t_rempty/PADIO         
      0    2759     -      -      -  (port)      rempty                    
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 79: MET (244 ps) Setup Check with Pin rptr_empty/rbin_reg_0_/CLK->D
          Group: rclk
     Startpoint: (R) rptr_empty/rempty_reg/CLK
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rbin_reg_0_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-      67                  
       Uncertainty:-     100                  
     Required Time:=    1633                  
      Launch Clock:-    1000                  
         Data Path:-     389                  
             Slack:=     244                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   rptr_empty/rempty_reg/CLK 
    194    1194    66      5  2.8  DFFASX1_RVT rptr_empty/rempty_reg/QN  
     87    1281    57      5  3.6  AND2X1_RVT  rptr_empty/g3599/Y        
     37    1317    37      5  3.0  INVX2_RVT   rptr_empty/fopt3602/Y     
     72    1389    40      3  1.6  AO22X1_RVT  rptr_empty/g26/Y          
      0    1389     -      3    -  DFFARX2_RVT rptr_empty/rbin_reg_0_/D  
#------------------------------------------------------------------------



Path 80: MET (260 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->I1[0]
          Group: wclk
     Startpoint: (R) wdata_reg_0_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_7__U/I1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1400     
                                              
             Setup:-    -179                  
       Uncertainty:-     100                  
     Required Time:=    1879                  
      Launch Clock:-    1400                  
         Data Path:-     219                  
             Slack:=     260                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1400   330      8    -  (arrival)      wdata_reg_0_/CLK           
    219    1619    27      8  0.0  DFFARX1_RVT    wdata_reg_0_/Q             
      0    1619     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/I1[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 81: MET (260 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->I1[1]
          Group: wclk
     Startpoint: (R) wdata_reg_1_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_7__U/I1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1400     
                                              
             Setup:-    -179                  
       Uncertainty:-     100                  
     Required Time:=    1879                  
      Launch Clock:-    1400                  
         Data Path:-     219                  
             Slack:=     260                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1400   330      8    -  (arrival)      wdata_reg_1_/CLK           
    219    1619    27      8  0.0  DFFARX1_RVT    wdata_reg_1_/Q             
      0    1619     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/I1[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 82: MET (260 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->I1[2]
          Group: wclk
     Startpoint: (R) wdata_reg_2_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_7__U/I1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1400     
                                              
             Setup:-    -179                  
       Uncertainty:-     100                  
     Required Time:=    1879                  
      Launch Clock:-    1400                  
         Data Path:-     219                  
             Slack:=     260                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1400   330      8    -  (arrival)      wdata_reg_2_/CLK           
    219    1619    27      8  0.0  DFFARX1_RVT    wdata_reg_2_/Q             
      0    1619     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/I1[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 83: MET (260 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->I1[3]
          Group: wclk
     Startpoint: (R) wdata_reg_3_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_7__U/I1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1400     
                                              
             Setup:-    -179                  
       Uncertainty:-     100                  
     Required Time:=    1879                  
      Launch Clock:-    1400                  
         Data Path:-     219                  
             Slack:=     260                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1400   330      8    -  (arrival)      wdata_reg_3_/CLK           
    219    1619    27      8  0.0  DFFARX1_RVT    wdata_reg_3_/Q             
      0    1619     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/I1[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 84: MET (260 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->I1[4]
          Group: wclk
     Startpoint: (R) wdata_reg_4_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_7__U/I1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1400     
                                              
             Setup:-    -179                  
       Uncertainty:-     100                  
     Required Time:=    1879                  
      Launch Clock:-    1400                  
         Data Path:-     219                  
             Slack:=     260                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1400   330      8    -  (arrival)      wdata_reg_4_/CLK           
    219    1619    27      8  0.0  DFFARX1_RVT    wdata_reg_4_/Q             
      0    1619     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/I1[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 85: MET (260 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->I1[5]
          Group: wclk
     Startpoint: (R) wdata_reg_5_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_7__U/I1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1400     
                                              
             Setup:-    -179                  
       Uncertainty:-     100                  
     Required Time:=    1879                  
      Launch Clock:-    1400                  
         Data Path:-     219                  
             Slack:=     260                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1400   330      8    -  (arrival)      wdata_reg_5_/CLK           
    219    1619    27      8  0.0  DFFARX1_RVT    wdata_reg_5_/Q             
      0    1619     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/I1[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 86: MET (260 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->I1[6]
          Group: wclk
     Startpoint: (R) wdata_reg_6_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_7__U/I1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1400     
                                              
             Setup:-    -179                  
       Uncertainty:-     100                  
     Required Time:=    1879                  
      Launch Clock:-    1400                  
         Data Path:-     219                  
             Slack:=     260                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1400   330      8    -  (arrival)      wdata_reg_6_/CLK           
    219    1619    27      8  0.0  DFFARX1_RVT    wdata_reg_6_/Q             
      0    1619     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/I1[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 87: MET (260 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->I1[7]
          Group: wclk
     Startpoint: (R) wdata_reg_7_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_7__U/I1[7]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1400     
                                              
             Setup:-    -179                  
       Uncertainty:-     100                  
     Required Time:=    1879                  
      Launch Clock:-    1400                  
         Data Path:-     219                  
             Slack:=     260                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1400   330      8    -  (arrival)      wdata_reg_7_/CLK           
    219    1619    27      8  0.0  DFFARX1_RVT    wdata_reg_7_/Q             
      0    1619     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/I1[7] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 88: MET (260 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->I1[0]
          Group: wclk
     Startpoint: (R) wdata_reg_0_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_6__U/I1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1400     
                                              
             Setup:-    -179                  
       Uncertainty:-     100                  
     Required Time:=    1879                  
      Launch Clock:-    1400                  
         Data Path:-     219                  
             Slack:=     260                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1400   330      8    -  (arrival)      wdata_reg_0_/CLK           
    219    1619    27      8  0.0  DFFARX1_RVT    wdata_reg_0_/Q             
      0    1619     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/I1[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 89: MET (260 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->I1[1]
          Group: wclk
     Startpoint: (R) wdata_reg_1_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_6__U/I1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1400     
                                              
             Setup:-    -179                  
       Uncertainty:-     100                  
     Required Time:=    1879                  
      Launch Clock:-    1400                  
         Data Path:-     219                  
             Slack:=     260                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1400   330      8    -  (arrival)      wdata_reg_1_/CLK           
    219    1619    27      8  0.0  DFFARX1_RVT    wdata_reg_1_/Q             
      0    1619     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/I1[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 90: MET (260 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->I1[2]
          Group: wclk
     Startpoint: (R) wdata_reg_2_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_6__U/I1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1400     
                                              
             Setup:-    -179                  
       Uncertainty:-     100                  
     Required Time:=    1879                  
      Launch Clock:-    1400                  
         Data Path:-     219                  
             Slack:=     260                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1400   330      8    -  (arrival)      wdata_reg_2_/CLK           
    219    1619    27      8  0.0  DFFARX1_RVT    wdata_reg_2_/Q             
      0    1619     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/I1[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 91: MET (260 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->I1[3]
          Group: wclk
     Startpoint: (R) wdata_reg_3_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_6__U/I1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1400     
                                              
             Setup:-    -179                  
       Uncertainty:-     100                  
     Required Time:=    1879                  
      Launch Clock:-    1400                  
         Data Path:-     219                  
             Slack:=     260                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1400   330      8    -  (arrival)      wdata_reg_3_/CLK           
    219    1619    27      8  0.0  DFFARX1_RVT    wdata_reg_3_/Q             
      0    1619     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/I1[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 92: MET (260 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->I1[4]
          Group: wclk
     Startpoint: (R) wdata_reg_4_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_6__U/I1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1400     
                                              
             Setup:-    -179                  
       Uncertainty:-     100                  
     Required Time:=    1879                  
      Launch Clock:-    1400                  
         Data Path:-     219                  
             Slack:=     260                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1400   330      8    -  (arrival)      wdata_reg_4_/CLK           
    219    1619    27      8  0.0  DFFARX1_RVT    wdata_reg_4_/Q             
      0    1619     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/I1[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 93: MET (260 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->I1[5]
          Group: wclk
     Startpoint: (R) wdata_reg_5_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_6__U/I1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1400     
                                              
             Setup:-    -179                  
       Uncertainty:-     100                  
     Required Time:=    1879                  
      Launch Clock:-    1400                  
         Data Path:-     219                  
             Slack:=     260                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1400   330      8    -  (arrival)      wdata_reg_5_/CLK           
    219    1619    27      8  0.0  DFFARX1_RVT    wdata_reg_5_/Q             
      0    1619     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/I1[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 94: MET (260 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->I1[6]
          Group: wclk
     Startpoint: (R) wdata_reg_6_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_6__U/I1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1400     
                                              
             Setup:-    -179                  
       Uncertainty:-     100                  
     Required Time:=    1879                  
      Launch Clock:-    1400                  
         Data Path:-     219                  
             Slack:=     260                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1400   330      8    -  (arrival)      wdata_reg_6_/CLK           
    219    1619    27      8  0.0  DFFARX1_RVT    wdata_reg_6_/Q             
      0    1619     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/I1[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 95: MET (260 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->I1[7]
          Group: wclk
     Startpoint: (R) wdata_reg_7_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_6__U/I1[7]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1400     
                                              
             Setup:-    -179                  
       Uncertainty:-     100                  
     Required Time:=    1879                  
      Launch Clock:-    1400                  
         Data Path:-     219                  
             Slack:=     260                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1400   330      8    -  (arrival)      wdata_reg_7_/CLK           
    219    1619    27      8  0.0  DFFARX1_RVT    wdata_reg_7_/Q             
      0    1619     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/I1[7] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 96: MET (260 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->I1[0]
          Group: wclk
     Startpoint: (R) wdata_reg_0_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_5__U/I1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1400     
                                              
             Setup:-    -179                  
       Uncertainty:-     100                  
     Required Time:=    1879                  
      Launch Clock:-    1400                  
         Data Path:-     219                  
             Slack:=     260                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1400   330      8    -  (arrival)      wdata_reg_0_/CLK           
    219    1619    27      8  0.0  DFFARX1_RVT    wdata_reg_0_/Q             
      0    1619     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/I1[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 97: MET (260 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->I1[1]
          Group: wclk
     Startpoint: (R) wdata_reg_1_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_5__U/I1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1400     
                                              
             Setup:-    -179                  
       Uncertainty:-     100                  
     Required Time:=    1879                  
      Launch Clock:-    1400                  
         Data Path:-     219                  
             Slack:=     260                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1400   330      8    -  (arrival)      wdata_reg_1_/CLK           
    219    1619    27      8  0.0  DFFARX1_RVT    wdata_reg_1_/Q             
      0    1619     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/I1[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 98: MET (260 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->I1[2]
          Group: wclk
     Startpoint: (R) wdata_reg_2_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_5__U/I1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1400     
                                              
             Setup:-    -179                  
       Uncertainty:-     100                  
     Required Time:=    1879                  
      Launch Clock:-    1400                  
         Data Path:-     219                  
             Slack:=     260                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1400   330      8    -  (arrival)      wdata_reg_2_/CLK           
    219    1619    27      8  0.0  DFFARX1_RVT    wdata_reg_2_/Q             
      0    1619     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/I1[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 99: MET (260 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->I1[3]
          Group: wclk
     Startpoint: (R) wdata_reg_3_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_5__U/I1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1400     
                                              
             Setup:-    -179                  
       Uncertainty:-     100                  
     Required Time:=    1879                  
      Launch Clock:-    1400                  
         Data Path:-     219                  
             Slack:=     260                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1400   330      8    -  (arrival)      wdata_reg_3_/CLK           
    219    1619    27      8  0.0  DFFARX1_RVT    wdata_reg_3_/Q             
      0    1619     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/I1[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 100: MET (260 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->I1[4]
          Group: wclk
     Startpoint: (R) wdata_reg_4_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_5__U/I1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1400     
                                              
             Setup:-    -179                  
       Uncertainty:-     100                  
     Required Time:=    1879                  
      Launch Clock:-    1400                  
         Data Path:-     219                  
             Slack:=     260                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1400   330      8    -  (arrival)      wdata_reg_4_/CLK           
    219    1619    27      8  0.0  DFFARX1_RVT    wdata_reg_4_/Q             
      0    1619     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/I1[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 101: MET (260 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->I1[5]
          Group: wclk
     Startpoint: (R) wdata_reg_5_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_5__U/I1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1400     
                                              
             Setup:-    -179                  
       Uncertainty:-     100                  
     Required Time:=    1879                  
      Launch Clock:-    1400                  
         Data Path:-     219                  
             Slack:=     260                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1400   330      8    -  (arrival)      wdata_reg_5_/CLK           
    219    1619    27      8  0.0  DFFARX1_RVT    wdata_reg_5_/Q             
      0    1619     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/I1[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 102: MET (260 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->I1[6]
          Group: wclk
     Startpoint: (R) wdata_reg_6_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_5__U/I1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1400     
                                              
             Setup:-    -179                  
       Uncertainty:-     100                  
     Required Time:=    1879                  
      Launch Clock:-    1400                  
         Data Path:-     219                  
             Slack:=     260                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1400   330      8    -  (arrival)      wdata_reg_6_/CLK           
    219    1619    27      8  0.0  DFFARX1_RVT    wdata_reg_6_/Q             
      0    1619     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/I1[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 103: MET (260 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->I1[7]
          Group: wclk
     Startpoint: (R) wdata_reg_7_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_5__U/I1[7]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1400     
                                              
             Setup:-    -179                  
       Uncertainty:-     100                  
     Required Time:=    1879                  
      Launch Clock:-    1400                  
         Data Path:-     219                  
             Slack:=     260                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1400   330      8    -  (arrival)      wdata_reg_7_/CLK           
    219    1619    27      8  0.0  DFFARX1_RVT    wdata_reg_7_/Q             
      0    1619     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/I1[7] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 104: MET (260 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->I1[0]
          Group: wclk
     Startpoint: (R) wdata_reg_0_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_4__U/I1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1400     
                                              
             Setup:-    -179                  
       Uncertainty:-     100                  
     Required Time:=    1879                  
      Launch Clock:-    1400                  
         Data Path:-     219                  
             Slack:=     260                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1400   330      8    -  (arrival)      wdata_reg_0_/CLK           
    219    1619    27      8  0.0  DFFARX1_RVT    wdata_reg_0_/Q             
      0    1619     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/I1[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 105: MET (260 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->I1[1]
          Group: wclk
     Startpoint: (R) wdata_reg_1_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_4__U/I1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1400     
                                              
             Setup:-    -179                  
       Uncertainty:-     100                  
     Required Time:=    1879                  
      Launch Clock:-    1400                  
         Data Path:-     219                  
             Slack:=     260                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1400   330      8    -  (arrival)      wdata_reg_1_/CLK           
    219    1619    27      8  0.0  DFFARX1_RVT    wdata_reg_1_/Q             
      0    1619     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/I1[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 106: MET (260 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->I1[2]
          Group: wclk
     Startpoint: (R) wdata_reg_2_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_4__U/I1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1400     
                                              
             Setup:-    -179                  
       Uncertainty:-     100                  
     Required Time:=    1879                  
      Launch Clock:-    1400                  
         Data Path:-     219                  
             Slack:=     260                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1400   330      8    -  (arrival)      wdata_reg_2_/CLK           
    219    1619    27      8  0.0  DFFARX1_RVT    wdata_reg_2_/Q             
      0    1619     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/I1[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 107: MET (260 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->I1[3]
          Group: wclk
     Startpoint: (R) wdata_reg_3_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_4__U/I1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1400     
                                              
             Setup:-    -179                  
       Uncertainty:-     100                  
     Required Time:=    1879                  
      Launch Clock:-    1400                  
         Data Path:-     219                  
             Slack:=     260                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1400   330      8    -  (arrival)      wdata_reg_3_/CLK           
    219    1619    27      8  0.0  DFFARX1_RVT    wdata_reg_3_/Q             
      0    1619     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/I1[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 108: MET (260 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->I1[4]
          Group: wclk
     Startpoint: (R) wdata_reg_4_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_4__U/I1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1400     
                                              
             Setup:-    -179                  
       Uncertainty:-     100                  
     Required Time:=    1879                  
      Launch Clock:-    1400                  
         Data Path:-     219                  
             Slack:=     260                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1400   330      8    -  (arrival)      wdata_reg_4_/CLK           
    219    1619    27      8  0.0  DFFARX1_RVT    wdata_reg_4_/Q             
      0    1619     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/I1[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 109: MET (260 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->I1[5]
          Group: wclk
     Startpoint: (R) wdata_reg_5_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_4__U/I1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1400     
                                              
             Setup:-    -179                  
       Uncertainty:-     100                  
     Required Time:=    1879                  
      Launch Clock:-    1400                  
         Data Path:-     219                  
             Slack:=     260                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1400   330      8    -  (arrival)      wdata_reg_5_/CLK           
    219    1619    27      8  0.0  DFFARX1_RVT    wdata_reg_5_/Q             
      0    1619     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/I1[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 110: MET (260 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->I1[6]
          Group: wclk
     Startpoint: (R) wdata_reg_6_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_4__U/I1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1400     
                                              
             Setup:-    -179                  
       Uncertainty:-     100                  
     Required Time:=    1879                  
      Launch Clock:-    1400                  
         Data Path:-     219                  
             Slack:=     260                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1400   330      8    -  (arrival)      wdata_reg_6_/CLK           
    219    1619    27      8  0.0  DFFARX1_RVT    wdata_reg_6_/Q             
      0    1619     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/I1[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 111: MET (260 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->I1[7]
          Group: wclk
     Startpoint: (R) wdata_reg_7_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_4__U/I1[7]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1400     
                                              
             Setup:-    -179                  
       Uncertainty:-     100                  
     Required Time:=    1879                  
      Launch Clock:-    1400                  
         Data Path:-     219                  
             Slack:=     260                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1400   330      8    -  (arrival)      wdata_reg_7_/CLK           
    219    1619    27      8  0.0  DFFARX1_RVT    wdata_reg_7_/Q             
      0    1619     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/I1[7] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 112: MET (260 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->I1[0]
          Group: wclk
     Startpoint: (R) wdata_reg_0_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_3__U/I1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1400     
                                              
             Setup:-    -179                  
       Uncertainty:-     100                  
     Required Time:=    1879                  
      Launch Clock:-    1400                  
         Data Path:-     219                  
             Slack:=     260                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1400   330      8    -  (arrival)      wdata_reg_0_/CLK           
    219    1619    27      8  0.0  DFFARX1_RVT    wdata_reg_0_/Q             
      0    1619     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/I1[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 113: MET (260 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->I1[1]
          Group: wclk
     Startpoint: (R) wdata_reg_1_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_3__U/I1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1400     
                                              
             Setup:-    -179                  
       Uncertainty:-     100                  
     Required Time:=    1879                  
      Launch Clock:-    1400                  
         Data Path:-     219                  
             Slack:=     260                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1400   330      8    -  (arrival)      wdata_reg_1_/CLK           
    219    1619    27      8  0.0  DFFARX1_RVT    wdata_reg_1_/Q             
      0    1619     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/I1[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 114: MET (260 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->I1[2]
          Group: wclk
     Startpoint: (R) wdata_reg_2_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_3__U/I1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1400     
                                              
             Setup:-    -179                  
       Uncertainty:-     100                  
     Required Time:=    1879                  
      Launch Clock:-    1400                  
         Data Path:-     219                  
             Slack:=     260                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1400   330      8    -  (arrival)      wdata_reg_2_/CLK           
    219    1619    27      8  0.0  DFFARX1_RVT    wdata_reg_2_/Q             
      0    1619     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/I1[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 115: MET (260 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->I1[3]
          Group: wclk
     Startpoint: (R) wdata_reg_3_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_3__U/I1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1400     
                                              
             Setup:-    -179                  
       Uncertainty:-     100                  
     Required Time:=    1879                  
      Launch Clock:-    1400                  
         Data Path:-     219                  
             Slack:=     260                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1400   330      8    -  (arrival)      wdata_reg_3_/CLK           
    219    1619    27      8  0.0  DFFARX1_RVT    wdata_reg_3_/Q             
      0    1619     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/I1[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 116: MET (260 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->I1[4]
          Group: wclk
     Startpoint: (R) wdata_reg_4_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_3__U/I1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1400     
                                              
             Setup:-    -179                  
       Uncertainty:-     100                  
     Required Time:=    1879                  
      Launch Clock:-    1400                  
         Data Path:-     219                  
             Slack:=     260                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1400   330      8    -  (arrival)      wdata_reg_4_/CLK           
    219    1619    27      8  0.0  DFFARX1_RVT    wdata_reg_4_/Q             
      0    1619     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/I1[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 117: MET (260 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->I1[5]
          Group: wclk
     Startpoint: (R) wdata_reg_5_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_3__U/I1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1400     
                                              
             Setup:-    -179                  
       Uncertainty:-     100                  
     Required Time:=    1879                  
      Launch Clock:-    1400                  
         Data Path:-     219                  
             Slack:=     260                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1400   330      8    -  (arrival)      wdata_reg_5_/CLK           
    219    1619    27      8  0.0  DFFARX1_RVT    wdata_reg_5_/Q             
      0    1619     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/I1[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 118: MET (260 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->I1[6]
          Group: wclk
     Startpoint: (R) wdata_reg_6_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_3__U/I1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1400     
                                              
             Setup:-    -179                  
       Uncertainty:-     100                  
     Required Time:=    1879                  
      Launch Clock:-    1400                  
         Data Path:-     219                  
             Slack:=     260                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1400   330      8    -  (arrival)      wdata_reg_6_/CLK           
    219    1619    27      8  0.0  DFFARX1_RVT    wdata_reg_6_/Q             
      0    1619     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/I1[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 119: MET (260 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->I1[7]
          Group: wclk
     Startpoint: (R) wdata_reg_7_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_3__U/I1[7]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1400     
                                              
             Setup:-    -179                  
       Uncertainty:-     100                  
     Required Time:=    1879                  
      Launch Clock:-    1400                  
         Data Path:-     219                  
             Slack:=     260                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1400   330      8    -  (arrival)      wdata_reg_7_/CLK           
    219    1619    27      8  0.0  DFFARX1_RVT    wdata_reg_7_/Q             
      0    1619     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/I1[7] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 120: MET (260 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->I1[0]
          Group: wclk
     Startpoint: (R) wdata_reg_0_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_2__U/I1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1400     
                                              
             Setup:-    -179                  
       Uncertainty:-     100                  
     Required Time:=    1879                  
      Launch Clock:-    1400                  
         Data Path:-     219                  
             Slack:=     260                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1400   330      8    -  (arrival)      wdata_reg_0_/CLK           
    219    1619    27      8  0.0  DFFARX1_RVT    wdata_reg_0_/Q             
      0    1619     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/I1[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 121: MET (260 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->I1[1]
          Group: wclk
     Startpoint: (R) wdata_reg_1_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_2__U/I1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1400     
                                              
             Setup:-    -179                  
       Uncertainty:-     100                  
     Required Time:=    1879                  
      Launch Clock:-    1400                  
         Data Path:-     219                  
             Slack:=     260                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1400   330      8    -  (arrival)      wdata_reg_1_/CLK           
    219    1619    27      8  0.0  DFFARX1_RVT    wdata_reg_1_/Q             
      0    1619     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/I1[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 122: MET (260 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->I1[2]
          Group: wclk
     Startpoint: (R) wdata_reg_2_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_2__U/I1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1400     
                                              
             Setup:-    -179                  
       Uncertainty:-     100                  
     Required Time:=    1879                  
      Launch Clock:-    1400                  
         Data Path:-     219                  
             Slack:=     260                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1400   330      8    -  (arrival)      wdata_reg_2_/CLK           
    219    1619    27      8  0.0  DFFARX1_RVT    wdata_reg_2_/Q             
      0    1619     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/I1[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 123: MET (260 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->I1[3]
          Group: wclk
     Startpoint: (R) wdata_reg_3_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_2__U/I1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1400     
                                              
             Setup:-    -179                  
       Uncertainty:-     100                  
     Required Time:=    1879                  
      Launch Clock:-    1400                  
         Data Path:-     219                  
             Slack:=     260                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1400   330      8    -  (arrival)      wdata_reg_3_/CLK           
    219    1619    27      8  0.0  DFFARX1_RVT    wdata_reg_3_/Q             
      0    1619     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/I1[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 124: MET (260 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->I1[4]
          Group: wclk
     Startpoint: (R) wdata_reg_4_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_2__U/I1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1400     
                                              
             Setup:-    -179                  
       Uncertainty:-     100                  
     Required Time:=    1879                  
      Launch Clock:-    1400                  
         Data Path:-     219                  
             Slack:=     260                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1400   330      8    -  (arrival)      wdata_reg_4_/CLK           
    219    1619    27      8  0.0  DFFARX1_RVT    wdata_reg_4_/Q             
      0    1619     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/I1[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 125: MET (260 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->I1[5]
          Group: wclk
     Startpoint: (R) wdata_reg_5_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_2__U/I1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1400     
                                              
             Setup:-    -179                  
       Uncertainty:-     100                  
     Required Time:=    1879                  
      Launch Clock:-    1400                  
         Data Path:-     219                  
             Slack:=     260                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1400   330      8    -  (arrival)      wdata_reg_5_/CLK           
    219    1619    27      8  0.0  DFFARX1_RVT    wdata_reg_5_/Q             
      0    1619     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/I1[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 126: MET (260 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->I1[6]
          Group: wclk
     Startpoint: (R) wdata_reg_6_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_2__U/I1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1400     
                                              
             Setup:-    -179                  
       Uncertainty:-     100                  
     Required Time:=    1879                  
      Launch Clock:-    1400                  
         Data Path:-     219                  
             Slack:=     260                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1400   330      8    -  (arrival)      wdata_reg_6_/CLK           
    219    1619    27      8  0.0  DFFARX1_RVT    wdata_reg_6_/Q             
      0    1619     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/I1[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 127: MET (260 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->I1[7]
          Group: wclk
     Startpoint: (R) wdata_reg_7_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_2__U/I1[7]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1400     
                                              
             Setup:-    -179                  
       Uncertainty:-     100                  
     Required Time:=    1879                  
      Launch Clock:-    1400                  
         Data Path:-     219                  
             Slack:=     260                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1400   330      8    -  (arrival)      wdata_reg_7_/CLK           
    219    1619    27      8  0.0  DFFARX1_RVT    wdata_reg_7_/Q             
      0    1619     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/I1[7] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 128: MET (260 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->I1[0]
          Group: wclk
     Startpoint: (R) wdata_reg_0_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_1__U/I1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1400     
                                              
             Setup:-    -179                  
       Uncertainty:-     100                  
     Required Time:=    1879                  
      Launch Clock:-    1400                  
         Data Path:-     219                  
             Slack:=     260                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1400   330      8    -  (arrival)      wdata_reg_0_/CLK           
    219    1619    27      8  0.0  DFFARX1_RVT    wdata_reg_0_/Q             
      0    1619     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/I1[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 129: MET (260 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->I1[1]
          Group: wclk
     Startpoint: (R) wdata_reg_1_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_1__U/I1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1400     
                                              
             Setup:-    -179                  
       Uncertainty:-     100                  
     Required Time:=    1879                  
      Launch Clock:-    1400                  
         Data Path:-     219                  
             Slack:=     260                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1400   330      8    -  (arrival)      wdata_reg_1_/CLK           
    219    1619    27      8  0.0  DFFARX1_RVT    wdata_reg_1_/Q             
      0    1619     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/I1[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 130: MET (260 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->I1[2]
          Group: wclk
     Startpoint: (R) wdata_reg_2_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_1__U/I1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1400     
                                              
             Setup:-    -179                  
       Uncertainty:-     100                  
     Required Time:=    1879                  
      Launch Clock:-    1400                  
         Data Path:-     219                  
             Slack:=     260                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1400   330      8    -  (arrival)      wdata_reg_2_/CLK           
    219    1619    27      8  0.0  DFFARX1_RVT    wdata_reg_2_/Q             
      0    1619     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/I1[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 131: MET (260 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->I1[3]
          Group: wclk
     Startpoint: (R) wdata_reg_3_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_1__U/I1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1400     
                                              
             Setup:-    -179                  
       Uncertainty:-     100                  
     Required Time:=    1879                  
      Launch Clock:-    1400                  
         Data Path:-     219                  
             Slack:=     260                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1400   330      8    -  (arrival)      wdata_reg_3_/CLK           
    219    1619    27      8  0.0  DFFARX1_RVT    wdata_reg_3_/Q             
      0    1619     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/I1[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 132: MET (260 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->I1[4]
          Group: wclk
     Startpoint: (R) wdata_reg_4_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_1__U/I1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1400     
                                              
             Setup:-    -179                  
       Uncertainty:-     100                  
     Required Time:=    1879                  
      Launch Clock:-    1400                  
         Data Path:-     219                  
             Slack:=     260                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1400   330      8    -  (arrival)      wdata_reg_4_/CLK           
    219    1619    27      8  0.0  DFFARX1_RVT    wdata_reg_4_/Q             
      0    1619     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/I1[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 133: MET (260 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->I1[5]
          Group: wclk
     Startpoint: (R) wdata_reg_5_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_1__U/I1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1400     
                                              
             Setup:-    -179                  
       Uncertainty:-     100                  
     Required Time:=    1879                  
      Launch Clock:-    1400                  
         Data Path:-     219                  
             Slack:=     260                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1400   330      8    -  (arrival)      wdata_reg_5_/CLK           
    219    1619    27      8  0.0  DFFARX1_RVT    wdata_reg_5_/Q             
      0    1619     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/I1[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 134: MET (260 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->I1[6]
          Group: wclk
     Startpoint: (R) wdata_reg_6_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_1__U/I1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1400     
                                              
             Setup:-    -179                  
       Uncertainty:-     100                  
     Required Time:=    1879                  
      Launch Clock:-    1400                  
         Data Path:-     219                  
             Slack:=     260                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1400   330      8    -  (arrival)      wdata_reg_6_/CLK           
    219    1619    27      8  0.0  DFFARX1_RVT    wdata_reg_6_/Q             
      0    1619     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/I1[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 135: MET (260 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->I1[7]
          Group: wclk
     Startpoint: (R) wdata_reg_7_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_1__U/I1[7]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1400     
                                              
             Setup:-    -179                  
       Uncertainty:-     100                  
     Required Time:=    1879                  
      Launch Clock:-    1400                  
         Data Path:-     219                  
             Slack:=     260                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1400   330      8    -  (arrival)      wdata_reg_7_/CLK           
    219    1619    27      8  0.0  DFFARX1_RVT    wdata_reg_7_/Q             
      0    1619     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/I1[7] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 136: MET (260 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->I1[0]
          Group: wclk
     Startpoint: (R) wdata_reg_0_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_0__U/I1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1400     
                                              
             Setup:-    -179                  
       Uncertainty:-     100                  
     Required Time:=    1879                  
      Launch Clock:-    1400                  
         Data Path:-     219                  
             Slack:=     260                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1400   330      8    -  (arrival)      wdata_reg_0_/CLK           
    219    1619    27      8  0.0  DFFARX1_RVT    wdata_reg_0_/Q             
      0    1619     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/I1[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 137: MET (260 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->I1[1]
          Group: wclk
     Startpoint: (R) wdata_reg_1_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_0__U/I1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1400     
                                              
             Setup:-    -179                  
       Uncertainty:-     100                  
     Required Time:=    1879                  
      Launch Clock:-    1400                  
         Data Path:-     219                  
             Slack:=     260                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1400   330      8    -  (arrival)      wdata_reg_1_/CLK           
    219    1619    27      8  0.0  DFFARX1_RVT    wdata_reg_1_/Q             
      0    1619     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/I1[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 138: MET (260 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->I1[2]
          Group: wclk
     Startpoint: (R) wdata_reg_2_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_0__U/I1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1400     
                                              
             Setup:-    -179                  
       Uncertainty:-     100                  
     Required Time:=    1879                  
      Launch Clock:-    1400                  
         Data Path:-     219                  
             Slack:=     260                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1400   330      8    -  (arrival)      wdata_reg_2_/CLK           
    219    1619    27      8  0.0  DFFARX1_RVT    wdata_reg_2_/Q             
      0    1619     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/I1[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 139: MET (260 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->I1[3]
          Group: wclk
     Startpoint: (R) wdata_reg_3_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_0__U/I1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1400     
                                              
             Setup:-    -179                  
       Uncertainty:-     100                  
     Required Time:=    1879                  
      Launch Clock:-    1400                  
         Data Path:-     219                  
             Slack:=     260                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1400   330      8    -  (arrival)      wdata_reg_3_/CLK           
    219    1619    27      8  0.0  DFFARX1_RVT    wdata_reg_3_/Q             
      0    1619     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/I1[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 140: MET (260 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->I1[4]
          Group: wclk
     Startpoint: (R) wdata_reg_4_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_0__U/I1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1400     
                                              
             Setup:-    -179                  
       Uncertainty:-     100                  
     Required Time:=    1879                  
      Launch Clock:-    1400                  
         Data Path:-     219                  
             Slack:=     260                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1400   330      8    -  (arrival)      wdata_reg_4_/CLK           
    219    1619    27      8  0.0  DFFARX1_RVT    wdata_reg_4_/Q             
      0    1619     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/I1[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 141: MET (260 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->I1[5]
          Group: wclk
     Startpoint: (R) wdata_reg_5_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_0__U/I1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1400     
                                              
             Setup:-    -179                  
       Uncertainty:-     100                  
     Required Time:=    1879                  
      Launch Clock:-    1400                  
         Data Path:-     219                  
             Slack:=     260                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1400   330      8    -  (arrival)      wdata_reg_5_/CLK           
    219    1619    27      8  0.0  DFFARX1_RVT    wdata_reg_5_/Q             
      0    1619     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/I1[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 142: MET (260 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->I1[6]
          Group: wclk
     Startpoint: (R) wdata_reg_6_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_0__U/I1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1400     
                                              
             Setup:-    -179                  
       Uncertainty:-     100                  
     Required Time:=    1879                  
      Launch Clock:-    1400                  
         Data Path:-     219                  
             Slack:=     260                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1400   330      8    -  (arrival)      wdata_reg_6_/CLK           
    219    1619    27      8  0.0  DFFARX1_RVT    wdata_reg_6_/Q             
      0    1619     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/I1[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 143: MET (260 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->I1[7]
          Group: wclk
     Startpoint: (R) wdata_reg_7_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_0__U/I1[7]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1400     
                                              
             Setup:-    -179                  
       Uncertainty:-     100                  
     Required Time:=    1879                  
      Launch Clock:-    1400                  
         Data Path:-     219                  
             Slack:=     260                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1400   330      8    -  (arrival)      wdata_reg_7_/CLK           
    219    1619    27      8  0.0  DFFARX1_RVT    wdata_reg_7_/Q             
      0    1619     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/I1[7] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 144: MET (417 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_4_/CLK->D
          Group: rclk
     Startpoint: (R) sync_w2r/rq1_wptr_reg_4_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_4_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-      58                  
       Uncertainty:-     100                  
     Required Time:=    1642                  
      Launch Clock:-    1000                  
         Data Path:-     224                  
             Slack:=     417                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   sync_w2r/rq1_wptr_reg_4_/CLK 
    224    1224    31      1  0.5  DFFARX1_RVT sync_w2r/rq1_wptr_reg_4_/Q   
      0    1224     -      1    -  DFFARX1_RVT sync_w2r/rq2_wptr_reg_4_/D   
#---------------------------------------------------------------------------



Path 145: MET (417 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_5_/CLK->D
          Group: rclk
     Startpoint: (R) sync_w2r/rq1_wptr_reg_5_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_5_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-      58                  
       Uncertainty:-     100                  
     Required Time:=    1642                  
      Launch Clock:-    1000                  
         Data Path:-     224                  
             Slack:=     417                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   sync_w2r/rq1_wptr_reg_5_/CLK 
    224    1224    31      1  0.5  DFFARX1_RVT sync_w2r/rq1_wptr_reg_5_/Q   
      0    1224     -      1    -  DFFARX1_RVT sync_w2r/rq2_wptr_reg_5_/D   
#---------------------------------------------------------------------------



Path 146: MET (417 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_8_/CLK->D
          Group: rclk
     Startpoint: (R) sync_w2r/rq1_wptr_reg_8_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_8_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-      58                  
       Uncertainty:-     100                  
     Required Time:=    1642                  
      Launch Clock:-    1000                  
         Data Path:-     224                  
             Slack:=     417                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   sync_w2r/rq1_wptr_reg_8_/CLK 
    224    1224    31      1  0.5  DFFARX1_RVT sync_w2r/rq1_wptr_reg_8_/Q   
      0    1224     -      1    -  DFFARX1_RVT sync_w2r/rq2_wptr_reg_8_/D   
#---------------------------------------------------------------------------



Path 147: MET (417 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_0_/CLK->D
          Group: rclk
     Startpoint: (R) sync_w2r/rq1_wptr_reg_0_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_0_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-      58                  
       Uncertainty:-     100                  
     Required Time:=    1642                  
      Launch Clock:-    1000                  
         Data Path:-     224                  
             Slack:=     417                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   sync_w2r/rq1_wptr_reg_0_/CLK 
    224    1224    31      1  0.5  DFFARX1_RVT sync_w2r/rq1_wptr_reg_0_/Q   
      0    1224     -      1    -  DFFARX1_RVT sync_w2r/rq2_wptr_reg_0_/D   
#---------------------------------------------------------------------------



Path 148: MET (417 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_1_/CLK->D
          Group: rclk
     Startpoint: (R) sync_w2r/rq1_wptr_reg_1_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_1_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-      58                  
       Uncertainty:-     100                  
     Required Time:=    1642                  
      Launch Clock:-    1000                  
         Data Path:-     224                  
             Slack:=     417                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   sync_w2r/rq1_wptr_reg_1_/CLK 
    224    1224    31      1  0.5  DFFARX1_RVT sync_w2r/rq1_wptr_reg_1_/Q   
      0    1224     -      1    -  DFFARX1_RVT sync_w2r/rq2_wptr_reg_1_/D   
#---------------------------------------------------------------------------



Path 149: MET (417 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_6_/CLK->D
          Group: rclk
     Startpoint: (R) sync_w2r/rq1_wptr_reg_6_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_6_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-      58                  
       Uncertainty:-     100                  
     Required Time:=    1642                  
      Launch Clock:-    1000                  
         Data Path:-     224                  
             Slack:=     417                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   sync_w2r/rq1_wptr_reg_6_/CLK 
    224    1224    31      1  0.5  DFFARX1_RVT sync_w2r/rq1_wptr_reg_6_/Q   
      0    1224     -      1    -  DFFARX1_RVT sync_w2r/rq2_wptr_reg_6_/D   
#---------------------------------------------------------------------------



Path 150: MET (417 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_2_/CLK->D
          Group: rclk
     Startpoint: (R) sync_w2r/rq1_wptr_reg_2_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_2_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-      58                  
       Uncertainty:-     100                  
     Required Time:=    1642                  
      Launch Clock:-    1000                  
         Data Path:-     224                  
             Slack:=     417                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   sync_w2r/rq1_wptr_reg_2_/CLK 
    224    1224    31      1  0.5  DFFARX1_RVT sync_w2r/rq1_wptr_reg_2_/Q   
      0    1224     -      1    -  DFFARX1_RVT sync_w2r/rq2_wptr_reg_2_/D   
#---------------------------------------------------------------------------



Path 151: MET (417 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_3_/CLK->D
          Group: rclk
     Startpoint: (R) sync_w2r/rq1_wptr_reg_3_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_3_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-      58                  
       Uncertainty:-     100                  
     Required Time:=    1642                  
      Launch Clock:-    1000                  
         Data Path:-     224                  
             Slack:=     417                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   sync_w2r/rq1_wptr_reg_3_/CLK 
    224    1224    31      1  0.5  DFFARX1_RVT sync_w2r/rq1_wptr_reg_3_/Q   
      0    1224     -      1    -  DFFARX1_RVT sync_w2r/rq2_wptr_reg_3_/D   
#---------------------------------------------------------------------------



Path 152: MET (417 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_10_/CLK->D
          Group: rclk
     Startpoint: (R) sync_w2r/rq1_wptr_reg_10_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_10_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-      58                  
       Uncertainty:-     100                  
     Required Time:=    1642                  
      Launch Clock:-    1000                  
         Data Path:-     224                  
             Slack:=     417                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell              Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   sync_w2r/rq1_wptr_reg_10_/CLK 
    224    1224    31      1  0.5  DFFARX1_RVT sync_w2r/rq1_wptr_reg_10_/Q   
      0    1224     -      1    -  DFFARX1_RVT sync_w2r/rq2_wptr_reg_10_/D   
#----------------------------------------------------------------------------



Path 153: MET (417 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_9_/CLK->D
          Group: rclk
     Startpoint: (R) sync_w2r/rq1_wptr_reg_9_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_9_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-      58                  
       Uncertainty:-     100                  
     Required Time:=    1642                  
      Launch Clock:-    1000                  
         Data Path:-     224                  
             Slack:=     417                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   sync_w2r/rq1_wptr_reg_9_/CLK 
    224    1224    31      1  0.5  DFFARX1_RVT sync_w2r/rq1_wptr_reg_9_/Q   
      0    1224     -      1    -  DFFARX1_RVT sync_w2r/rq2_wptr_reg_9_/D   
#---------------------------------------------------------------------------



Path 154: MET (417 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_7_/CLK->D
          Group: rclk
     Startpoint: (R) sync_w2r/rq1_wptr_reg_7_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_7_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-      58                  
       Uncertainty:-     100                  
     Required Time:=    1642                  
      Launch Clock:-    1000                  
         Data Path:-     224                  
             Slack:=     417                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   sync_w2r/rq1_wptr_reg_7_/CLK 
    224    1224    31      1  0.5  DFFARX1_RVT sync_w2r/rq1_wptr_reg_7_/Q   
      0    1224     -      1    -  DFFARX1_RVT sync_w2r/rq2_wptr_reg_7_/D   
#---------------------------------------------------------------------------



Path 155: MET (417 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_4_/CLK->D
          Group: wclk
     Startpoint: (R) sync_r2w/wq1_rptr_reg_4_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_4_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-      58                  
       Uncertainty:-     100                  
     Required Time:=    1642                  
      Launch Clock:-    1000                  
         Data Path:-     224                  
             Slack:=     417                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   sync_r2w/wq1_rptr_reg_4_/CLK 
    224    1224    31      1  0.5  DFFARX1_RVT sync_r2w/wq1_rptr_reg_4_/Q   
      0    1224     -      1    -  DFFARX1_RVT sync_r2w/wq2_rptr_reg_4_/D   
#---------------------------------------------------------------------------



Path 156: MET (417 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_5_/CLK->D
          Group: wclk
     Startpoint: (R) sync_r2w/wq1_rptr_reg_5_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_5_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-      58                  
       Uncertainty:-     100                  
     Required Time:=    1642                  
      Launch Clock:-    1000                  
         Data Path:-     224                  
             Slack:=     417                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   sync_r2w/wq1_rptr_reg_5_/CLK 
    224    1224    31      1  0.5  DFFARX1_RVT sync_r2w/wq1_rptr_reg_5_/Q   
      0    1224     -      1    -  DFFARX1_RVT sync_r2w/wq2_rptr_reg_5_/D   
#---------------------------------------------------------------------------



Path 157: MET (417 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_8_/CLK->D
          Group: wclk
     Startpoint: (R) sync_r2w/wq1_rptr_reg_8_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_8_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-      58                  
       Uncertainty:-     100                  
     Required Time:=    1642                  
      Launch Clock:-    1000                  
         Data Path:-     224                  
             Slack:=     417                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   sync_r2w/wq1_rptr_reg_8_/CLK 
    224    1224    31      1  0.5  DFFARX1_RVT sync_r2w/wq1_rptr_reg_8_/Q   
      0    1224     -      1    -  DFFARX1_RVT sync_r2w/wq2_rptr_reg_8_/D   
#---------------------------------------------------------------------------



Path 158: MET (417 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_0_/CLK->D
          Group: wclk
     Startpoint: (R) sync_r2w/wq1_rptr_reg_0_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_0_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-      58                  
       Uncertainty:-     100                  
     Required Time:=    1642                  
      Launch Clock:-    1000                  
         Data Path:-     224                  
             Slack:=     417                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   sync_r2w/wq1_rptr_reg_0_/CLK 
    224    1224    31      1  0.5  DFFARX1_RVT sync_r2w/wq1_rptr_reg_0_/Q   
      0    1224     -      1    -  DFFARX1_RVT sync_r2w/wq2_rptr_reg_0_/D   
#---------------------------------------------------------------------------



Path 159: MET (417 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_1_/CLK->D
          Group: wclk
     Startpoint: (R) sync_r2w/wq1_rptr_reg_1_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_1_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-      58                  
       Uncertainty:-     100                  
     Required Time:=    1642                  
      Launch Clock:-    1000                  
         Data Path:-     224                  
             Slack:=     417                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   sync_r2w/wq1_rptr_reg_1_/CLK 
    224    1224    31      1  0.5  DFFARX1_RVT sync_r2w/wq1_rptr_reg_1_/Q   
      0    1224     -      1    -  DFFARX1_RVT sync_r2w/wq2_rptr_reg_1_/D   
#---------------------------------------------------------------------------



Path 160: MET (417 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_6_/CLK->D
          Group: wclk
     Startpoint: (R) sync_r2w/wq1_rptr_reg_6_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_6_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-      58                  
       Uncertainty:-     100                  
     Required Time:=    1642                  
      Launch Clock:-    1000                  
         Data Path:-     224                  
             Slack:=     417                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   sync_r2w/wq1_rptr_reg_6_/CLK 
    224    1224    31      1  0.5  DFFARX1_RVT sync_r2w/wq1_rptr_reg_6_/Q   
      0    1224     -      1    -  DFFARX1_RVT sync_r2w/wq2_rptr_reg_6_/D   
#---------------------------------------------------------------------------



Path 161: MET (417 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_2_/CLK->D
          Group: wclk
     Startpoint: (R) sync_r2w/wq1_rptr_reg_2_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_2_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-      58                  
       Uncertainty:-     100                  
     Required Time:=    1642                  
      Launch Clock:-    1000                  
         Data Path:-     224                  
             Slack:=     417                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   sync_r2w/wq1_rptr_reg_2_/CLK 
    224    1224    31      1  0.5  DFFARX1_RVT sync_r2w/wq1_rptr_reg_2_/Q   
      0    1224     -      1    -  DFFARX1_RVT sync_r2w/wq2_rptr_reg_2_/D   
#---------------------------------------------------------------------------



Path 162: MET (417 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_3_/CLK->D
          Group: wclk
     Startpoint: (R) sync_r2w/wq1_rptr_reg_3_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_3_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-      58                  
       Uncertainty:-     100                  
     Required Time:=    1642                  
      Launch Clock:-    1000                  
         Data Path:-     224                  
             Slack:=     417                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   sync_r2w/wq1_rptr_reg_3_/CLK 
    224    1224    31      1  0.5  DFFARX1_RVT sync_r2w/wq1_rptr_reg_3_/Q   
      0    1224     -      1    -  DFFARX1_RVT sync_r2w/wq2_rptr_reg_3_/D   
#---------------------------------------------------------------------------



Path 163: MET (417 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_10_/CLK->D
          Group: wclk
     Startpoint: (R) sync_r2w/wq1_rptr_reg_10_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_10_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-      58                  
       Uncertainty:-     100                  
     Required Time:=    1642                  
      Launch Clock:-    1000                  
         Data Path:-     224                  
             Slack:=     417                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell              Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   sync_r2w/wq1_rptr_reg_10_/CLK 
    224    1224    31      1  0.5  DFFARX1_RVT sync_r2w/wq1_rptr_reg_10_/Q   
      0    1224     -      1    -  DFFARX1_RVT sync_r2w/wq2_rptr_reg_10_/D   
#----------------------------------------------------------------------------



Path 164: MET (417 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_9_/CLK->D
          Group: wclk
     Startpoint: (R) sync_r2w/wq1_rptr_reg_9_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_9_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-      58                  
       Uncertainty:-     100                  
     Required Time:=    1642                  
      Launch Clock:-    1000                  
         Data Path:-     224                  
             Slack:=     417                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   sync_r2w/wq1_rptr_reg_9_/CLK 
    224    1224    31      1  0.5  DFFARX1_RVT sync_r2w/wq1_rptr_reg_9_/Q   
      0    1224     -      1    -  DFFARX1_RVT sync_r2w/wq2_rptr_reg_9_/D   
#---------------------------------------------------------------------------



Path 165: MET (417 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_7_/CLK->D
          Group: wclk
     Startpoint: (R) sync_r2w/wq1_rptr_reg_7_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_7_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-      58                  
       Uncertainty:-     100                  
     Required Time:=    1642                  
      Launch Clock:-    1000                  
         Data Path:-     224                  
             Slack:=     417                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   sync_r2w/wq1_rptr_reg_7_/CLK 
    224    1224    31      1  0.5  DFFARX1_RVT sync_r2w/wq1_rptr_reg_7_/Q   
      0    1224     -      1    -  DFFARX1_RVT sync_r2w/wq2_rptr_reg_7_/D   
#---------------------------------------------------------------------------



Path 166: MET (507 ps) Setup Check with Pin wdata_reg_2_/CLK->D
          Group: INPUTS
     Startpoint: (R) wdata_in[2]
          Clock: (R) wclk
       Endpoint: (R) wdata_reg_2_/D
          Clock: (R) wclk2x

                     Capture       Launch     
        Clock Edge:+     400            0     
        Drv Adjust:+       0          254     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1400         1254     
                                              
             Setup:-      96                  
       Uncertainty:-     100                  
     Required Time:=    1204                  
      Launch Clock:-    1254                  
       Input Delay:-   -1000                  
         Data Path:-     443                  
             Slack:=     507                  

Exceptions/Constraints:
  input_delay            -1000            in_del_5_1 

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell          Timing Point      
#  (ps)   (ps)   (ps)         (fF)                                     
#----------------------------------------------------------------------
      0     254   254      1 2505.9  (arrival)   wdata_in[2]           
    443     697   182      1    0.5  I1025_NS    io_r_wdata_in_2_/DOUT 
      0     697     -      1      -  DFFARX1_RVT wdata_reg_2_/D        
#----------------------------------------------------------------------

(P) : Instance is preserved



Path 167: MET (507 ps) Setup Check with Pin wdata_reg_5_/CLK->D
          Group: INPUTS
     Startpoint: (R) wdata_in[5]
          Clock: (R) wclk
       Endpoint: (R) wdata_reg_5_/D
          Clock: (R) wclk2x

                     Capture       Launch     
        Clock Edge:+     400            0     
        Drv Adjust:+       0          254     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1400         1254     
                                              
             Setup:-      96                  
       Uncertainty:-     100                  
     Required Time:=    1204                  
      Launch Clock:-    1254                  
       Input Delay:-   -1000                  
         Data Path:-     443                  
             Slack:=     507                  

Exceptions/Constraints:
  input_delay            -1000            in_del_2_1 

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell          Timing Point      
#  (ps)   (ps)   (ps)         (fF)                                     
#----------------------------------------------------------------------
      0     254   254      1 2505.9  (arrival)   wdata_in[5]           
    443     697   182      1    0.5  I1025_NS    io_r_wdata_in_5_/DOUT 
      0     697     -      1      -  DFFARX1_RVT wdata_reg_5_/D        
#----------------------------------------------------------------------

(P) : Instance is preserved



Path 168: MET (507 ps) Setup Check with Pin wdata_reg_1_/CLK->D
          Group: INPUTS
     Startpoint: (R) wdata_in[1]
          Clock: (R) wclk
       Endpoint: (R) wdata_reg_1_/D
          Clock: (R) wclk2x

                     Capture       Launch     
        Clock Edge:+     400            0     
        Drv Adjust:+       0          254     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1400         1254     
                                              
             Setup:-      96                  
       Uncertainty:-     100                  
     Required Time:=    1204                  
      Launch Clock:-    1254                  
       Input Delay:-   -1000                  
         Data Path:-     443                  
             Slack:=     507                  

Exceptions/Constraints:
  input_delay            -1000            in_del_6_1 

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell          Timing Point      
#  (ps)   (ps)   (ps)         (fF)                                     
#----------------------------------------------------------------------
      0     254   254      1 2505.9  (arrival)   wdata_in[1]           
    443     697   182      1    0.5  I1025_NS    io_r_wdata_in_1_/DOUT 
      0     697     -      1      -  DFFARX1_RVT wdata_reg_1_/D        
#----------------------------------------------------------------------

(P) : Instance is preserved



Path 169: MET (507 ps) Setup Check with Pin wdata_reg_3_/CLK->D
          Group: INPUTS
     Startpoint: (R) wdata_in[3]
          Clock: (R) wclk
       Endpoint: (R) wdata_reg_3_/D
          Clock: (R) wclk2x

                     Capture       Launch     
        Clock Edge:+     400            0     
        Drv Adjust:+       0          254     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1400         1254     
                                              
             Setup:-      96                  
       Uncertainty:-     100                  
     Required Time:=    1204                  
      Launch Clock:-    1254                  
       Input Delay:-   -1000                  
         Data Path:-     443                  
             Slack:=     507                  

Exceptions/Constraints:
  input_delay            -1000            in_del_4_1 

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell          Timing Point      
#  (ps)   (ps)   (ps)         (fF)                                     
#----------------------------------------------------------------------
      0     254   254      1 2505.9  (arrival)   wdata_in[3]           
    443     697   182      1    0.5  I1025_NS    io_r_wdata_in_3_/DOUT 
      0     697     -      1      -  DFFARX1_RVT wdata_reg_3_/D        
#----------------------------------------------------------------------

(P) : Instance is preserved



Path 170: MET (507 ps) Setup Check with Pin wdata_reg_7_/CLK->D
          Group: INPUTS
     Startpoint: (R) wdata_in[7]
          Clock: (R) wclk
       Endpoint: (R) wdata_reg_7_/D
          Clock: (R) wclk2x

                     Capture       Launch     
        Clock Edge:+     400            0     
        Drv Adjust:+       0          254     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1400         1254     
                                              
             Setup:-      96                  
       Uncertainty:-     100                  
     Required Time:=    1204                  
      Launch Clock:-    1254                  
       Input Delay:-   -1000                  
         Data Path:-     443                  
             Slack:=     507                  

Exceptions/Constraints:
  input_delay            -1000            in_del 

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell          Timing Point      
#  (ps)   (ps)   (ps)         (fF)                                     
#----------------------------------------------------------------------
      0     254   254      1 2505.9  (arrival)   wdata_in[7]           
    443     697   182      1    0.5  I1025_NS    io_r_wdata_in_7_/DOUT 
      0     697     -      1      -  DFFARX1_RVT wdata_reg_7_/D        
#----------------------------------------------------------------------

(P) : Instance is preserved



Path 171: MET (507 ps) Setup Check with Pin wdata_reg_4_/CLK->D
          Group: INPUTS
     Startpoint: (R) wdata_in[4]
          Clock: (R) wclk
       Endpoint: (R) wdata_reg_4_/D
          Clock: (R) wclk2x

                     Capture       Launch     
        Clock Edge:+     400            0     
        Drv Adjust:+       0          254     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1400         1254     
                                              
             Setup:-      96                  
       Uncertainty:-     100                  
     Required Time:=    1204                  
      Launch Clock:-    1254                  
       Input Delay:-   -1000                  
         Data Path:-     443                  
             Slack:=     507                  

Exceptions/Constraints:
  input_delay            -1000            in_del_3_1 

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell          Timing Point      
#  (ps)   (ps)   (ps)         (fF)                                     
#----------------------------------------------------------------------
      0     254   254      1 2505.9  (arrival)   wdata_in[4]           
    443     697   182      1    0.5  I1025_NS    io_r_wdata_in_4_/DOUT 
      0     697     -      1      -  DFFARX1_RVT wdata_reg_4_/D        
#----------------------------------------------------------------------

(P) : Instance is preserved



Path 172: MET (507 ps) Setup Check with Pin wdata_reg_0_/CLK->D
          Group: INPUTS
     Startpoint: (R) wdata_in[0]
          Clock: (R) wclk
       Endpoint: (R) wdata_reg_0_/D
          Clock: (R) wclk2x

                     Capture       Launch     
        Clock Edge:+     400            0     
        Drv Adjust:+       0          254     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1400         1254     
                                              
             Setup:-      96                  
       Uncertainty:-     100                  
     Required Time:=    1204                  
      Launch Clock:-    1254                  
       Input Delay:-   -1000                  
         Data Path:-     443                  
             Slack:=     507                  

Exceptions/Constraints:
  input_delay            -1000            in_del_7_1 

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell          Timing Point      
#  (ps)   (ps)   (ps)         (fF)                                     
#----------------------------------------------------------------------
      0     254   254      1 2505.9  (arrival)   wdata_in[0]           
    443     697   182      1    0.5  I1025_NS    io_r_wdata_in_0_/DOUT 
      0     697     -      1      -  DFFARX1_RVT wdata_reg_0_/D        
#----------------------------------------------------------------------

(P) : Instance is preserved



Path 173: MET (507 ps) Setup Check with Pin wdata_reg_6_/CLK->D
          Group: INPUTS
     Startpoint: (R) wdata_in[6]
          Clock: (R) wclk
       Endpoint: (R) wdata_reg_6_/D
          Clock: (R) wclk2x

                     Capture       Launch     
        Clock Edge:+     400            0     
        Drv Adjust:+       0          254     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1400         1254     
                                              
             Setup:-      96                  
       Uncertainty:-     100                  
     Required Time:=    1204                  
      Launch Clock:-    1254                  
       Input Delay:-   -1000                  
         Data Path:-     443                  
             Slack:=     507                  

Exceptions/Constraints:
  input_delay            -1000            in_del_1_1 

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell          Timing Point      
#  (ps)   (ps)   (ps)         (fF)                                     
#----------------------------------------------------------------------
      0     254   254      1 2505.9  (arrival)   wdata_in[6]           
    443     697   182      1    0.5  I1025_NS    io_r_wdata_in_6_/DOUT 
      0     697     -      1      -  DFFARX1_RVT wdata_reg_6_/D        
#----------------------------------------------------------------------

(P) : Instance is preserved



Path 174: MET (606 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->A1[1]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_1_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_7__U/A1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -179                  
       Uncertainty:-     100                  
     Required Time:=    1879                  
      Launch Clock:-    1000                  
         Data Path:-     272                  
             Slack:=     606                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_1_/CLK  
    177    1177    55      1  2.7  DFFARX2_RVT    wptr_full/wbin_reg_1_/QN   
     34    1212    35      8  6.1  INVX4_RVT      wptr_full/g10/Y            
     30    1242    31      3  1.9  INVX1_RVT      wptr_full/fopt3109/Y       
     31    1272    28     11  1.7  INVX1_RVT      wptr_full/fopt3108/Y       
      0    1272     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/A1[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 175: MET (606 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->A1[1]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_1_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_6__U/A1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -179                  
       Uncertainty:-     100                  
     Required Time:=    1879                  
      Launch Clock:-    1000                  
         Data Path:-     272                  
             Slack:=     606                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_1_/CLK  
    177    1177    55      1  2.7  DFFARX2_RVT    wptr_full/wbin_reg_1_/QN   
     34    1212    35      8  6.1  INVX4_RVT      wptr_full/g10/Y            
     30    1242    31      3  1.9  INVX1_RVT      wptr_full/fopt3109/Y       
     31    1272    28     11  1.7  INVX1_RVT      wptr_full/fopt3108/Y       
      0    1272     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/A1[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 176: MET (606 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->A1[1]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_1_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_5__U/A1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -179                  
       Uncertainty:-     100                  
     Required Time:=    1879                  
      Launch Clock:-    1000                  
         Data Path:-     272                  
             Slack:=     606                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_1_/CLK  
    177    1177    55      1  2.7  DFFARX2_RVT    wptr_full/wbin_reg_1_/QN   
     34    1212    35      8  6.1  INVX4_RVT      wptr_full/g10/Y            
     30    1242    31      3  1.9  INVX1_RVT      wptr_full/fopt3109/Y       
     31    1272    28     11  1.7  INVX1_RVT      wptr_full/fopt3108/Y       
      0    1272     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/A1[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 177: MET (606 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->A1[1]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_1_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_4__U/A1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -179                  
       Uncertainty:-     100                  
     Required Time:=    1879                  
      Launch Clock:-    1000                  
         Data Path:-     272                  
             Slack:=     606                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_1_/CLK  
    177    1177    55      1  2.7  DFFARX2_RVT    wptr_full/wbin_reg_1_/QN   
     34    1212    35      8  6.1  INVX4_RVT      wptr_full/g10/Y            
     30    1242    31      3  1.9  INVX1_RVT      wptr_full/fopt3109/Y       
     31    1272    28     11  1.7  INVX1_RVT      wptr_full/fopt3108/Y       
      0    1272     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/A1[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 178: MET (606 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->A1[1]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_1_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_3__U/A1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -179                  
       Uncertainty:-     100                  
     Required Time:=    1879                  
      Launch Clock:-    1000                  
         Data Path:-     272                  
             Slack:=     606                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_1_/CLK  
    177    1177    55      1  2.7  DFFARX2_RVT    wptr_full/wbin_reg_1_/QN   
     34    1212    35      8  6.1  INVX4_RVT      wptr_full/g10/Y            
     30    1242    31      3  1.9  INVX1_RVT      wptr_full/fopt3109/Y       
     31    1272    28     11  1.7  INVX1_RVT      wptr_full/fopt3108/Y       
      0    1272     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/A1[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 179: MET (606 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->A1[1]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_1_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_2__U/A1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -179                  
       Uncertainty:-     100                  
     Required Time:=    1879                  
      Launch Clock:-    1000                  
         Data Path:-     272                  
             Slack:=     606                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_1_/CLK  
    177    1177    55      1  2.7  DFFARX2_RVT    wptr_full/wbin_reg_1_/QN   
     34    1212    35      8  6.1  INVX4_RVT      wptr_full/g10/Y            
     30    1242    31      3  1.9  INVX1_RVT      wptr_full/fopt3109/Y       
     31    1272    28     11  1.7  INVX1_RVT      wptr_full/fopt3108/Y       
      0    1272     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/A1[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 180: MET (606 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->A1[1]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_1_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_1__U/A1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -179                  
       Uncertainty:-     100                  
     Required Time:=    1879                  
      Launch Clock:-    1000                  
         Data Path:-     272                  
             Slack:=     606                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_1_/CLK  
    177    1177    55      1  2.7  DFFARX2_RVT    wptr_full/wbin_reg_1_/QN   
     34    1212    35      8  6.1  INVX4_RVT      wptr_full/g10/Y            
     30    1242    31      3  1.9  INVX1_RVT      wptr_full/fopt3109/Y       
     31    1272    28     11  1.7  INVX1_RVT      wptr_full/fopt3108/Y       
      0    1272     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/A1[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 181: MET (606 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->A1[1]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_1_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_0__U/A1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -179                  
       Uncertainty:-     100                  
     Required Time:=    1879                  
      Launch Clock:-    1000                  
         Data Path:-     272                  
             Slack:=     606                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_1_/CLK  
    177    1177    55      1  2.7  DFFARX2_RVT    wptr_full/wbin_reg_1_/QN   
     34    1212    35      8  6.1  INVX4_RVT      wptr_full/g10/Y            
     30    1242    31      3  1.9  INVX1_RVT      wptr_full/fopt3109/Y       
     31    1272    28     11  1.7  INVX1_RVT      wptr_full/fopt3108/Y       
      0    1272     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/A1[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 182: MET (614 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->A1[2]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_2_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_7__U/A1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -179                  
       Uncertainty:-     100                  
     Required Time:=    1879                  
      Launch Clock:-    1000                  
         Data Path:-     265                  
             Slack:=     614                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_2_/CLK  
    169    1169    48      2  1.4  DFFARX2_RVT    wptr_full/wbin_reg_2_/QN   
     34    1203    33      2  1.4  INVX1_RVT      wptr_full/fopt139/Y        
     33    1236    35      4  2.5  INVX1_RVT      wptr_full/fopt3407/Y       
     29    1265    26     10  1.2  INVX1_RVT      wptr_full/fopt3056/Y       
      0    1265     -     10    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/A1[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 183: MET (614 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->A1[2]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_2_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_6__U/A1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -179                  
       Uncertainty:-     100                  
     Required Time:=    1879                  
      Launch Clock:-    1000                  
         Data Path:-     265                  
             Slack:=     614                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_2_/CLK  
    169    1169    48      2  1.4  DFFARX2_RVT    wptr_full/wbin_reg_2_/QN   
     34    1203    33      2  1.4  INVX1_RVT      wptr_full/fopt139/Y        
     33    1236    35      4  2.5  INVX1_RVT      wptr_full/fopt3407/Y       
     29    1265    26     10  1.2  INVX1_RVT      wptr_full/fopt3056/Y       
      0    1265     -     10    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/A1[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 184: MET (614 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->A1[2]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_2_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_5__U/A1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -179                  
       Uncertainty:-     100                  
     Required Time:=    1879                  
      Launch Clock:-    1000                  
         Data Path:-     265                  
             Slack:=     614                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_2_/CLK  
    169    1169    48      2  1.4  DFFARX2_RVT    wptr_full/wbin_reg_2_/QN   
     34    1203    33      2  1.4  INVX1_RVT      wptr_full/fopt139/Y        
     33    1236    35      4  2.5  INVX1_RVT      wptr_full/fopt3407/Y       
     29    1265    26     10  1.2  INVX1_RVT      wptr_full/fopt3056/Y       
      0    1265     -     10    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/A1[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 185: MET (614 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->A1[2]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_2_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_4__U/A1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -179                  
       Uncertainty:-     100                  
     Required Time:=    1879                  
      Launch Clock:-    1000                  
         Data Path:-     265                  
             Slack:=     614                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_2_/CLK  
    169    1169    48      2  1.4  DFFARX2_RVT    wptr_full/wbin_reg_2_/QN   
     34    1203    33      2  1.4  INVX1_RVT      wptr_full/fopt139/Y        
     33    1236    35      4  2.5  INVX1_RVT      wptr_full/fopt3407/Y       
     29    1265    26     10  1.2  INVX1_RVT      wptr_full/fopt3056/Y       
      0    1265     -     10    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/A1[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 186: MET (614 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->A1[2]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_2_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_3__U/A1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -179                  
       Uncertainty:-     100                  
     Required Time:=    1879                  
      Launch Clock:-    1000                  
         Data Path:-     265                  
             Slack:=     614                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_2_/CLK  
    169    1169    48      2  1.4  DFFARX2_RVT    wptr_full/wbin_reg_2_/QN   
     34    1203    33      2  1.4  INVX1_RVT      wptr_full/fopt139/Y        
     33    1236    35      4  2.5  INVX1_RVT      wptr_full/fopt3407/Y       
     29    1265    26     10  1.2  INVX1_RVT      wptr_full/fopt3056/Y       
      0    1265     -     10    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/A1[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 187: MET (614 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->A1[2]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_2_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_2__U/A1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -179                  
       Uncertainty:-     100                  
     Required Time:=    1879                  
      Launch Clock:-    1000                  
         Data Path:-     265                  
             Slack:=     614                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_2_/CLK  
    169    1169    48      2  1.4  DFFARX2_RVT    wptr_full/wbin_reg_2_/QN   
     34    1203    33      2  1.4  INVX1_RVT      wptr_full/fopt139/Y        
     33    1236    35      4  2.5  INVX1_RVT      wptr_full/fopt3407/Y       
     29    1265    26     10  1.2  INVX1_RVT      wptr_full/fopt3056/Y       
      0    1265     -     10    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/A1[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 188: MET (614 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->A1[2]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_2_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_1__U/A1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -179                  
       Uncertainty:-     100                  
     Required Time:=    1879                  
      Launch Clock:-    1000                  
         Data Path:-     265                  
             Slack:=     614                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_2_/CLK  
    169    1169    48      2  1.4  DFFARX2_RVT    wptr_full/wbin_reg_2_/QN   
     34    1203    33      2  1.4  INVX1_RVT      wptr_full/fopt139/Y        
     33    1236    35      4  2.5  INVX1_RVT      wptr_full/fopt3407/Y       
     29    1265    26     10  1.2  INVX1_RVT      wptr_full/fopt3056/Y       
      0    1265     -     10    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/A1[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 189: MET (614 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->A1[2]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_2_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_0__U/A1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -179                  
       Uncertainty:-     100                  
     Required Time:=    1879                  
      Launch Clock:-    1000                  
         Data Path:-     265                  
             Slack:=     614                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_2_/CLK  
    169    1169    48      2  1.4  DFFARX2_RVT    wptr_full/wbin_reg_2_/QN   
     34    1203    33      2  1.4  INVX1_RVT      wptr_full/fopt139/Y        
     33    1236    35      4  2.5  INVX1_RVT      wptr_full/fopt3407/Y       
     29    1265    26     10  1.2  INVX1_RVT      wptr_full/fopt3056/Y       
      0    1265     -     10    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/A1[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 190: MET (617 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->A1[0]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_0_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_7__U/A1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -179                  
       Uncertainty:-     100                  
     Required Time:=    1879                  
      Launch Clock:-    1000                  
         Data Path:-     263                  
             Slack:=     617                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_0_/CLK  
    177    1177    55      1  2.7  DFFARX2_RVT    wptr_full/wbin_reg_0_/QN   
     33    1210    34      8  5.3  INVX4_RVT      wptr_full/g9/Y             
     52    1263    26     14  3.6  NBUFFX4_RVT    wptr_full/fopt3266/Y       
      0    1263     -     14    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/A1[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 191: MET (617 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->A1[0]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_0_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_6__U/A1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -179                  
       Uncertainty:-     100                  
     Required Time:=    1879                  
      Launch Clock:-    1000                  
         Data Path:-     263                  
             Slack:=     617                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_0_/CLK  
    177    1177    55      1  2.7  DFFARX2_RVT    wptr_full/wbin_reg_0_/QN   
     33    1210    34      8  5.3  INVX4_RVT      wptr_full/g9/Y             
     52    1263    26     14  3.6  NBUFFX4_RVT    wptr_full/fopt3266/Y       
      0    1263     -     14    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/A1[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 192: MET (617 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->A1[0]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_0_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_5__U/A1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -179                  
       Uncertainty:-     100                  
     Required Time:=    1879                  
      Launch Clock:-    1000                  
         Data Path:-     263                  
             Slack:=     617                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_0_/CLK  
    177    1177    55      1  2.7  DFFARX2_RVT    wptr_full/wbin_reg_0_/QN   
     33    1210    34      8  5.3  INVX4_RVT      wptr_full/g9/Y             
     52    1263    26     14  3.6  NBUFFX4_RVT    wptr_full/fopt3266/Y       
      0    1263     -     14    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/A1[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 193: MET (617 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->A1[0]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_0_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_4__U/A1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -179                  
       Uncertainty:-     100                  
     Required Time:=    1879                  
      Launch Clock:-    1000                  
         Data Path:-     263                  
             Slack:=     617                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_0_/CLK  
    177    1177    55      1  2.7  DFFARX2_RVT    wptr_full/wbin_reg_0_/QN   
     33    1210    34      8  5.3  INVX4_RVT      wptr_full/g9/Y             
     52    1263    26     14  3.6  NBUFFX4_RVT    wptr_full/fopt3266/Y       
      0    1263     -     14    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/A1[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 194: MET (617 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->A1[0]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_0_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_3__U/A1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -179                  
       Uncertainty:-     100                  
     Required Time:=    1879                  
      Launch Clock:-    1000                  
         Data Path:-     263                  
             Slack:=     617                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_0_/CLK  
    177    1177    55      1  2.7  DFFARX2_RVT    wptr_full/wbin_reg_0_/QN   
     33    1210    34      8  5.3  INVX4_RVT      wptr_full/g9/Y             
     52    1263    26     14  3.6  NBUFFX4_RVT    wptr_full/fopt3266/Y       
      0    1263     -     14    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/A1[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 195: MET (617 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->A1[0]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_0_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_2__U/A1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -179                  
       Uncertainty:-     100                  
     Required Time:=    1879                  
      Launch Clock:-    1000                  
         Data Path:-     263                  
             Slack:=     617                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_0_/CLK  
    177    1177    55      1  2.7  DFFARX2_RVT    wptr_full/wbin_reg_0_/QN   
     33    1210    34      8  5.3  INVX4_RVT      wptr_full/g9/Y             
     52    1263    26     14  3.6  NBUFFX4_RVT    wptr_full/fopt3266/Y       
      0    1263     -     14    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/A1[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 196: MET (617 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->A1[0]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_0_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_1__U/A1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -179                  
       Uncertainty:-     100                  
     Required Time:=    1879                  
      Launch Clock:-    1000                  
         Data Path:-     263                  
             Slack:=     617                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_0_/CLK  
    177    1177    55      1  2.7  DFFARX2_RVT    wptr_full/wbin_reg_0_/QN   
     33    1210    34      8  5.3  INVX4_RVT      wptr_full/g9/Y             
     52    1263    26     14  3.6  NBUFFX4_RVT    wptr_full/fopt3266/Y       
      0    1263     -     14    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/A1[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 197: MET (617 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->A1[0]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_0_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_0__U/A1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -179                  
       Uncertainty:-     100                  
     Required Time:=    1879                  
      Launch Clock:-    1000                  
         Data Path:-     263                  
             Slack:=     617                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_0_/CLK  
    177    1177    55      1  2.7  DFFARX2_RVT    wptr_full/wbin_reg_0_/QN   
     33    1210    34      8  5.3  INVX4_RVT      wptr_full/g9/Y             
     52    1263    26     14  3.6  NBUFFX4_RVT    wptr_full/fopt3266/Y       
      0    1263     -     14    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/A1[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 198: MET (624 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->A1[4]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_4_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_7__U/A1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -177                  
       Uncertainty:-     100                  
     Required Time:=    1877                  
      Launch Clock:-    1000                  
         Data Path:-     253                  
             Slack:=     624                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_4_/CLK  
    169    1169    48      1  1.4  DFFARX2_RVT    wptr_full/wbin_reg_4_/QN   
     31    1200    31      4  2.2  INVX2_RVT      wptr_full/fopt3288/Y       
     54    1253    30     14  3.2  NBUFFX2_RVT    wptr_full/fopt3287/Y       
      0    1253     -     14    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/A1[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 199: MET (624 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->A1[4]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_4_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_6__U/A1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -177                  
       Uncertainty:-     100                  
     Required Time:=    1877                  
      Launch Clock:-    1000                  
         Data Path:-     253                  
             Slack:=     624                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_4_/CLK  
    169    1169    48      1  1.4  DFFARX2_RVT    wptr_full/wbin_reg_4_/QN   
     31    1200    31      4  2.2  INVX2_RVT      wptr_full/fopt3288/Y       
     54    1253    30     14  3.2  NBUFFX2_RVT    wptr_full/fopt3287/Y       
      0    1253     -     14    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/A1[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 200: MET (624 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->A1[4]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_4_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_5__U/A1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -177                  
       Uncertainty:-     100                  
     Required Time:=    1877                  
      Launch Clock:-    1000                  
         Data Path:-     253                  
             Slack:=     624                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_4_/CLK  
    169    1169    48      1  1.4  DFFARX2_RVT    wptr_full/wbin_reg_4_/QN   
     31    1200    31      4  2.2  INVX2_RVT      wptr_full/fopt3288/Y       
     54    1253    30     14  3.2  NBUFFX2_RVT    wptr_full/fopt3287/Y       
      0    1253     -     14    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/A1[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 201: MET (624 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->A1[4]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_4_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_4__U/A1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -177                  
       Uncertainty:-     100                  
     Required Time:=    1877                  
      Launch Clock:-    1000                  
         Data Path:-     253                  
             Slack:=     624                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_4_/CLK  
    169    1169    48      1  1.4  DFFARX2_RVT    wptr_full/wbin_reg_4_/QN   
     31    1200    31      4  2.2  INVX2_RVT      wptr_full/fopt3288/Y       
     54    1253    30     14  3.2  NBUFFX2_RVT    wptr_full/fopt3287/Y       
      0    1253     -     14    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/A1[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 202: MET (624 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->A1[4]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_4_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_3__U/A1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -177                  
       Uncertainty:-     100                  
     Required Time:=    1877                  
      Launch Clock:-    1000                  
         Data Path:-     253                  
             Slack:=     624                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_4_/CLK  
    169    1169    48      1  1.4  DFFARX2_RVT    wptr_full/wbin_reg_4_/QN   
     31    1200    31      4  2.2  INVX2_RVT      wptr_full/fopt3288/Y       
     54    1253    30     14  3.2  NBUFFX2_RVT    wptr_full/fopt3287/Y       
      0    1253     -     14    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/A1[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 203: MET (624 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->A1[4]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_4_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_2__U/A1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -177                  
       Uncertainty:-     100                  
     Required Time:=    1877                  
      Launch Clock:-    1000                  
         Data Path:-     253                  
             Slack:=     624                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_4_/CLK  
    169    1169    48      1  1.4  DFFARX2_RVT    wptr_full/wbin_reg_4_/QN   
     31    1200    31      4  2.2  INVX2_RVT      wptr_full/fopt3288/Y       
     54    1253    30     14  3.2  NBUFFX2_RVT    wptr_full/fopt3287/Y       
      0    1253     -     14    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/A1[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 204: MET (624 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->A1[4]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_4_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_1__U/A1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -177                  
       Uncertainty:-     100                  
     Required Time:=    1877                  
      Launch Clock:-    1000                  
         Data Path:-     253                  
             Slack:=     624                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_4_/CLK  
    169    1169    48      1  1.4  DFFARX2_RVT    wptr_full/wbin_reg_4_/QN   
     31    1200    31      4  2.2  INVX2_RVT      wptr_full/fopt3288/Y       
     54    1253    30     14  3.2  NBUFFX2_RVT    wptr_full/fopt3287/Y       
      0    1253     -     14    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/A1[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 205: MET (624 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->A1[4]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_4_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_0__U/A1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -177                  
       Uncertainty:-     100                  
     Required Time:=    1877                  
      Launch Clock:-    1000                  
         Data Path:-     253                  
             Slack:=     624                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_4_/CLK  
    169    1169    48      1  1.4  DFFARX2_RVT    wptr_full/wbin_reg_4_/QN   
     31    1200    31      4  2.2  INVX2_RVT      wptr_full/fopt3288/Y       
     54    1253    30     14  3.2  NBUFFX2_RVT    wptr_full/fopt3287/Y       
      0    1253     -     14    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/A1[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 206: MET (633 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->A1[6]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_6_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_7__U/A1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -179                  
       Uncertainty:-     100                  
     Required Time:=    1879                  
      Launch Clock:-    1000                  
         Data Path:-     246                  
             Slack:=     633                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_6_/CLK  
    169    1169    48      1  1.4  DFFARX2_RVT    wptr_full/wbin_reg_6_/QN   
     28    1196    28      3  1.5  INVX2_RVT      wptr_full/g22/Y            
     50    1246    26     12  2.2  NBUFFX2_RVT    wptr_full/fopt2956/Y       
      0    1246     -     12    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/A1[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 207: MET (633 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->A1[6]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_6_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_6__U/A1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -179                  
       Uncertainty:-     100                  
     Required Time:=    1879                  
      Launch Clock:-    1000                  
         Data Path:-     246                  
             Slack:=     633                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_6_/CLK  
    169    1169    48      1  1.4  DFFARX2_RVT    wptr_full/wbin_reg_6_/QN   
     28    1196    28      3  1.5  INVX2_RVT      wptr_full/g22/Y            
     50    1246    26     12  2.2  NBUFFX2_RVT    wptr_full/fopt2956/Y       
      0    1246     -     12    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/A1[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 208: MET (633 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->A1[6]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_6_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_5__U/A1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -179                  
       Uncertainty:-     100                  
     Required Time:=    1879                  
      Launch Clock:-    1000                  
         Data Path:-     246                  
             Slack:=     633                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_6_/CLK  
    169    1169    48      1  1.4  DFFARX2_RVT    wptr_full/wbin_reg_6_/QN   
     28    1196    28      3  1.5  INVX2_RVT      wptr_full/g22/Y            
     50    1246    26     12  2.2  NBUFFX2_RVT    wptr_full/fopt2956/Y       
      0    1246     -     12    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/A1[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 209: MET (633 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->A1[6]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_6_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_4__U/A1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -179                  
       Uncertainty:-     100                  
     Required Time:=    1879                  
      Launch Clock:-    1000                  
         Data Path:-     246                  
             Slack:=     633                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_6_/CLK  
    169    1169    48      1  1.4  DFFARX2_RVT    wptr_full/wbin_reg_6_/QN   
     28    1196    28      3  1.5  INVX2_RVT      wptr_full/g22/Y            
     50    1246    26     12  2.2  NBUFFX2_RVT    wptr_full/fopt2956/Y       
      0    1246     -     12    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/A1[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 210: MET (633 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->A1[6]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_6_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_3__U/A1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -179                  
       Uncertainty:-     100                  
     Required Time:=    1879                  
      Launch Clock:-    1000                  
         Data Path:-     246                  
             Slack:=     633                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_6_/CLK  
    169    1169    48      1  1.4  DFFARX2_RVT    wptr_full/wbin_reg_6_/QN   
     28    1196    28      3  1.5  INVX2_RVT      wptr_full/g22/Y            
     50    1246    26     12  2.2  NBUFFX2_RVT    wptr_full/fopt2956/Y       
      0    1246     -     12    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/A1[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 211: MET (633 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->A1[6]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_6_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_2__U/A1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -179                  
       Uncertainty:-     100                  
     Required Time:=    1879                  
      Launch Clock:-    1000                  
         Data Path:-     246                  
             Slack:=     633                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_6_/CLK  
    169    1169    48      1  1.4  DFFARX2_RVT    wptr_full/wbin_reg_6_/QN   
     28    1196    28      3  1.5  INVX2_RVT      wptr_full/g22/Y            
     50    1246    26     12  2.2  NBUFFX2_RVT    wptr_full/fopt2956/Y       
      0    1246     -     12    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/A1[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 212: MET (633 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->A1[6]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_6_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_1__U/A1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -179                  
       Uncertainty:-     100                  
     Required Time:=    1879                  
      Launch Clock:-    1000                  
         Data Path:-     246                  
             Slack:=     633                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_6_/CLK  
    169    1169    48      1  1.4  DFFARX2_RVT    wptr_full/wbin_reg_6_/QN   
     28    1196    28      3  1.5  INVX2_RVT      wptr_full/g22/Y            
     50    1246    26     12  2.2  NBUFFX2_RVT    wptr_full/fopt2956/Y       
      0    1246     -     12    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/A1[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 213: MET (633 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->A1[6]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_6_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_0__U/A1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -179                  
       Uncertainty:-     100                  
     Required Time:=    1879                  
      Launch Clock:-    1000                  
         Data Path:-     246                  
             Slack:=     633                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_6_/CLK  
    169    1169    48      1  1.4  DFFARX2_RVT    wptr_full/wbin_reg_6_/QN   
     28    1196    28      3  1.5  INVX2_RVT      wptr_full/g22/Y            
     50    1246    26     12  2.2  NBUFFX2_RVT    wptr_full/fopt2956/Y       
      0    1246     -     12    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/A1[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 214: MET (660 ps) Setup Check with Pin fifomem/genblk1_7__U/CE2->A2[0]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_0_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_7__U/A2[0]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -175                  
       Uncertainty:-     100                  
     Required Time:=    1875                  
      Launch Clock:-    1000                  
         Data Path:-     214                  
             Slack:=     660                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_0_/CLK 
    178    1178    55      2  2.8  DFFARX2_RVT    rptr_empty/rbin_reg_0_/QN  
     36    1214    36     13  3.0  INVX2_RVT      rptr_empty/g21/Y           
      0    1214     -     13    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/A2[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 215: MET (660 ps) Setup Check with Pin fifomem/genblk1_6__U/CE2->A2[0]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_0_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_6__U/A2[0]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -175                  
       Uncertainty:-     100                  
     Required Time:=    1875                  
      Launch Clock:-    1000                  
         Data Path:-     214                  
             Slack:=     660                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_0_/CLK 
    178    1178    55      2  2.8  DFFARX2_RVT    rptr_empty/rbin_reg_0_/QN  
     36    1214    36     13  3.0  INVX2_RVT      rptr_empty/g21/Y           
      0    1214     -     13    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/A2[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 216: MET (660 ps) Setup Check with Pin fifomem/genblk1_5__U/CE2->A2[0]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_0_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_5__U/A2[0]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -175                  
       Uncertainty:-     100                  
     Required Time:=    1875                  
      Launch Clock:-    1000                  
         Data Path:-     214                  
             Slack:=     660                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_0_/CLK 
    178    1178    55      2  2.8  DFFARX2_RVT    rptr_empty/rbin_reg_0_/QN  
     36    1214    36     13  3.0  INVX2_RVT      rptr_empty/g21/Y           
      0    1214     -     13    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/A2[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 217: MET (660 ps) Setup Check with Pin fifomem/genblk1_4__U/CE2->A2[0]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_0_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_4__U/A2[0]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -175                  
       Uncertainty:-     100                  
     Required Time:=    1875                  
      Launch Clock:-    1000                  
         Data Path:-     214                  
             Slack:=     660                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_0_/CLK 
    178    1178    55      2  2.8  DFFARX2_RVT    rptr_empty/rbin_reg_0_/QN  
     36    1214    36     13  3.0  INVX2_RVT      rptr_empty/g21/Y           
      0    1214     -     13    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/A2[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 218: MET (660 ps) Setup Check with Pin fifomem/genblk1_3__U/CE2->A2[0]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_0_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_3__U/A2[0]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -175                  
       Uncertainty:-     100                  
     Required Time:=    1875                  
      Launch Clock:-    1000                  
         Data Path:-     214                  
             Slack:=     660                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_0_/CLK 
    178    1178    55      2  2.8  DFFARX2_RVT    rptr_empty/rbin_reg_0_/QN  
     36    1214    36     13  3.0  INVX2_RVT      rptr_empty/g21/Y           
      0    1214     -     13    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/A2[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 219: MET (660 ps) Setup Check with Pin fifomem/genblk1_2__U/CE2->A2[0]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_0_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_2__U/A2[0]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -175                  
       Uncertainty:-     100                  
     Required Time:=    1875                  
      Launch Clock:-    1000                  
         Data Path:-     214                  
             Slack:=     660                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_0_/CLK 
    178    1178    55      2  2.8  DFFARX2_RVT    rptr_empty/rbin_reg_0_/QN  
     36    1214    36     13  3.0  INVX2_RVT      rptr_empty/g21/Y           
      0    1214     -     13    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/A2[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 220: MET (660 ps) Setup Check with Pin fifomem/genblk1_1__U/CE2->A2[0]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_0_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_1__U/A2[0]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -175                  
       Uncertainty:-     100                  
     Required Time:=    1875                  
      Launch Clock:-    1000                  
         Data Path:-     214                  
             Slack:=     660                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_0_/CLK 
    178    1178    55      2  2.8  DFFARX2_RVT    rptr_empty/rbin_reg_0_/QN  
     36    1214    36     13  3.0  INVX2_RVT      rptr_empty/g21/Y           
      0    1214     -     13    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/A2[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 221: MET (660 ps) Setup Check with Pin fifomem/genblk1_0__U/CE2->A2[0]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_0_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_0__U/A2[0]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -175                  
       Uncertainty:-     100                  
     Required Time:=    1875                  
      Launch Clock:-    1000                  
         Data Path:-     214                  
             Slack:=     660                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_0_/CLK 
    178    1178    55      2  2.8  DFFARX2_RVT    rptr_empty/rbin_reg_0_/QN  
     36    1214    36     13  3.0  INVX2_RVT      rptr_empty/g21/Y           
      0    1214     -     13    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/A2[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 222: MET (661 ps) Setup Check with Pin fifomem/genblk1_7__U/CE2->A2[1]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_1_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_7__U/A2[1]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -174                  
       Uncertainty:-     100                  
     Required Time:=    1874                  
      Launch Clock:-    1000                  
         Data Path:-     213                  
             Slack:=     661                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_1_/CLK 
    174    1174    52      2  2.2  DFFARX2_RVT    rptr_empty/rbin_reg_1_/QN  
     39    1213    37     11  1.8  INVX1_RVT      rptr_empty/fopt35/Y        
      0    1213     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/A2[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 223: MET (661 ps) Setup Check with Pin fifomem/genblk1_6__U/CE2->A2[1]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_1_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_6__U/A2[1]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -174                  
       Uncertainty:-     100                  
     Required Time:=    1874                  
      Launch Clock:-    1000                  
         Data Path:-     213                  
             Slack:=     661                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_1_/CLK 
    174    1174    52      2  2.2  DFFARX2_RVT    rptr_empty/rbin_reg_1_/QN  
     39    1213    37     11  1.8  INVX1_RVT      rptr_empty/fopt35/Y        
      0    1213     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/A2[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 224: MET (661 ps) Setup Check with Pin fifomem/genblk1_5__U/CE2->A2[1]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_1_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_5__U/A2[1]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -174                  
       Uncertainty:-     100                  
     Required Time:=    1874                  
      Launch Clock:-    1000                  
         Data Path:-     213                  
             Slack:=     661                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_1_/CLK 
    174    1174    52      2  2.2  DFFARX2_RVT    rptr_empty/rbin_reg_1_/QN  
     39    1213    37     11  1.8  INVX1_RVT      rptr_empty/fopt35/Y        
      0    1213     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/A2[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 225: MET (661 ps) Setup Check with Pin fifomem/genblk1_4__U/CE2->A2[1]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_1_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_4__U/A2[1]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -174                  
       Uncertainty:-     100                  
     Required Time:=    1874                  
      Launch Clock:-    1000                  
         Data Path:-     213                  
             Slack:=     661                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_1_/CLK 
    174    1174    52      2  2.2  DFFARX2_RVT    rptr_empty/rbin_reg_1_/QN  
     39    1213    37     11  1.8  INVX1_RVT      rptr_empty/fopt35/Y        
      0    1213     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/A2[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 226: MET (661 ps) Setup Check with Pin fifomem/genblk1_3__U/CE2->A2[1]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_1_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_3__U/A2[1]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -174                  
       Uncertainty:-     100                  
     Required Time:=    1874                  
      Launch Clock:-    1000                  
         Data Path:-     213                  
             Slack:=     661                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_1_/CLK 
    174    1174    52      2  2.2  DFFARX2_RVT    rptr_empty/rbin_reg_1_/QN  
     39    1213    37     11  1.8  INVX1_RVT      rptr_empty/fopt35/Y        
      0    1213     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/A2[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 227: MET (661 ps) Setup Check with Pin fifomem/genblk1_2__U/CE2->A2[1]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_1_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_2__U/A2[1]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -174                  
       Uncertainty:-     100                  
     Required Time:=    1874                  
      Launch Clock:-    1000                  
         Data Path:-     213                  
             Slack:=     661                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_1_/CLK 
    174    1174    52      2  2.2  DFFARX2_RVT    rptr_empty/rbin_reg_1_/QN  
     39    1213    37     11  1.8  INVX1_RVT      rptr_empty/fopt35/Y        
      0    1213     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/A2[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 228: MET (661 ps) Setup Check with Pin fifomem/genblk1_1__U/CE2->A2[1]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_1_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_1__U/A2[1]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -174                  
       Uncertainty:-     100                  
     Required Time:=    1874                  
      Launch Clock:-    1000                  
         Data Path:-     213                  
             Slack:=     661                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_1_/CLK 
    174    1174    52      2  2.2  DFFARX2_RVT    rptr_empty/rbin_reg_1_/QN  
     39    1213    37     11  1.8  INVX1_RVT      rptr_empty/fopt35/Y        
      0    1213     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/A2[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 229: MET (661 ps) Setup Check with Pin fifomem/genblk1_0__U/CE2->A2[1]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_1_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_0__U/A2[1]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -174                  
       Uncertainty:-     100                  
     Required Time:=    1874                  
      Launch Clock:-    1000                  
         Data Path:-     213                  
             Slack:=     661                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_1_/CLK 
    174    1174    52      2  2.2  DFFARX2_RVT    rptr_empty/rbin_reg_1_/QN  
     39    1213    37     11  1.8  INVX1_RVT      rptr_empty/fopt35/Y        
      0    1213     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/A2[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 230: MET (661 ps) Setup Check with Pin fifomem/genblk1_7__U/CE2->A2[6]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_6_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_7__U/A2[6]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -174                  
       Uncertainty:-     100                  
     Required Time:=    1874                  
      Launch Clock:-    1000                  
         Data Path:-     213                  
             Slack:=     661                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_6_/CLK 
    175    1175    56      2  1.9  DFFARX1_RVT    rptr_empty/rbin_reg_6_/QN  
     38    1213    37     14  3.3  INVX2_RVT      rptr_empty/g3595/Y         
      0    1213     -     14    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/A2[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 231: MET (661 ps) Setup Check with Pin fifomem/genblk1_6__U/CE2->A2[6]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_6_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_6__U/A2[6]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -174                  
       Uncertainty:-     100                  
     Required Time:=    1874                  
      Launch Clock:-    1000                  
         Data Path:-     213                  
             Slack:=     661                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_6_/CLK 
    175    1175    56      2  1.9  DFFARX1_RVT    rptr_empty/rbin_reg_6_/QN  
     38    1213    37     14  3.3  INVX2_RVT      rptr_empty/g3595/Y         
      0    1213     -     14    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/A2[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 232: MET (661 ps) Setup Check with Pin fifomem/genblk1_5__U/CE2->A2[6]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_6_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_5__U/A2[6]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -174                  
       Uncertainty:-     100                  
     Required Time:=    1874                  
      Launch Clock:-    1000                  
         Data Path:-     213                  
             Slack:=     661                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_6_/CLK 
    175    1175    56      2  1.9  DFFARX1_RVT    rptr_empty/rbin_reg_6_/QN  
     38    1213    37     14  3.3  INVX2_RVT      rptr_empty/g3595/Y         
      0    1213     -     14    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/A2[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 233: MET (661 ps) Setup Check with Pin fifomem/genblk1_4__U/CE2->A2[6]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_6_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_4__U/A2[6]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -174                  
       Uncertainty:-     100                  
     Required Time:=    1874                  
      Launch Clock:-    1000                  
         Data Path:-     213                  
             Slack:=     661                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_6_/CLK 
    175    1175    56      2  1.9  DFFARX1_RVT    rptr_empty/rbin_reg_6_/QN  
     38    1213    37     14  3.3  INVX2_RVT      rptr_empty/g3595/Y         
      0    1213     -     14    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/A2[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 234: MET (661 ps) Setup Check with Pin fifomem/genblk1_3__U/CE2->A2[6]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_6_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_3__U/A2[6]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -174                  
       Uncertainty:-     100                  
     Required Time:=    1874                  
      Launch Clock:-    1000                  
         Data Path:-     213                  
             Slack:=     661                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_6_/CLK 
    175    1175    56      2  1.9  DFFARX1_RVT    rptr_empty/rbin_reg_6_/QN  
     38    1213    37     14  3.3  INVX2_RVT      rptr_empty/g3595/Y         
      0    1213     -     14    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/A2[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 235: MET (661 ps) Setup Check with Pin fifomem/genblk1_2__U/CE2->A2[6]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_6_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_2__U/A2[6]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -174                  
       Uncertainty:-     100                  
     Required Time:=    1874                  
      Launch Clock:-    1000                  
         Data Path:-     213                  
             Slack:=     661                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_6_/CLK 
    175    1175    56      2  1.9  DFFARX1_RVT    rptr_empty/rbin_reg_6_/QN  
     38    1213    37     14  3.3  INVX2_RVT      rptr_empty/g3595/Y         
      0    1213     -     14    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/A2[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 236: MET (661 ps) Setup Check with Pin fifomem/genblk1_1__U/CE2->A2[6]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_6_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_1__U/A2[6]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -174                  
       Uncertainty:-     100                  
     Required Time:=    1874                  
      Launch Clock:-    1000                  
         Data Path:-     213                  
             Slack:=     661                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_6_/CLK 
    175    1175    56      2  1.9  DFFARX1_RVT    rptr_empty/rbin_reg_6_/QN  
     38    1213    37     14  3.3  INVX2_RVT      rptr_empty/g3595/Y         
      0    1213     -     14    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/A2[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 237: MET (661 ps) Setup Check with Pin fifomem/genblk1_0__U/CE2->A2[6]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_6_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_0__U/A2[6]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -174                  
       Uncertainty:-     100                  
     Required Time:=    1874                  
      Launch Clock:-    1000                  
         Data Path:-     213                  
             Slack:=     661                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_6_/CLK 
    175    1175    56      2  1.9  DFFARX1_RVT    rptr_empty/rbin_reg_6_/QN  
     38    1213    37     14  3.3  INVX2_RVT      rptr_empty/g3595/Y         
      0    1213     -     14    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/A2[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 238: MET (664 ps) Setup Check with Pin fifomem/genblk1_7__U/CE2->A2[2]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_2_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_7__U/A2[2]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -173                  
       Uncertainty:-     100                  
     Required Time:=    1873                  
      Launch Clock:-    1000                  
         Data Path:-     210                  
             Slack:=     664                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_2_/CLK 
    170    1170    52      1  1.4  DFFARX1_RVT    rptr_empty/rbin_reg_2_/QN  
     40    1210    38     16  4.3  INVX2_RVT      rptr_empty/g65/Y           
      0    1210     -     16    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/A2[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 239: MET (664 ps) Setup Check with Pin fifomem/genblk1_6__U/CE2->A2[2]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_2_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_6__U/A2[2]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -173                  
       Uncertainty:-     100                  
     Required Time:=    1873                  
      Launch Clock:-    1000                  
         Data Path:-     210                  
             Slack:=     664                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_2_/CLK 
    170    1170    52      1  1.4  DFFARX1_RVT    rptr_empty/rbin_reg_2_/QN  
     40    1210    38     16  4.3  INVX2_RVT      rptr_empty/g65/Y           
      0    1210     -     16    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/A2[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 240: MET (664 ps) Setup Check with Pin fifomem/genblk1_5__U/CE2->A2[2]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_2_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_5__U/A2[2]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -173                  
       Uncertainty:-     100                  
     Required Time:=    1873                  
      Launch Clock:-    1000                  
         Data Path:-     210                  
             Slack:=     664                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_2_/CLK 
    170    1170    52      1  1.4  DFFARX1_RVT    rptr_empty/rbin_reg_2_/QN  
     40    1210    38     16  4.3  INVX2_RVT      rptr_empty/g65/Y           
      0    1210     -     16    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/A2[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 241: MET (664 ps) Setup Check with Pin fifomem/genblk1_4__U/CE2->A2[2]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_2_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_4__U/A2[2]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -173                  
       Uncertainty:-     100                  
     Required Time:=    1873                  
      Launch Clock:-    1000                  
         Data Path:-     210                  
             Slack:=     664                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_2_/CLK 
    170    1170    52      1  1.4  DFFARX1_RVT    rptr_empty/rbin_reg_2_/QN  
     40    1210    38     16  4.3  INVX2_RVT      rptr_empty/g65/Y           
      0    1210     -     16    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/A2[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 242: MET (664 ps) Setup Check with Pin fifomem/genblk1_3__U/CE2->A2[2]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_2_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_3__U/A2[2]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -173                  
       Uncertainty:-     100                  
     Required Time:=    1873                  
      Launch Clock:-    1000                  
         Data Path:-     210                  
             Slack:=     664                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_2_/CLK 
    170    1170    52      1  1.4  DFFARX1_RVT    rptr_empty/rbin_reg_2_/QN  
     40    1210    38     16  4.3  INVX2_RVT      rptr_empty/g65/Y           
      0    1210     -     16    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/A2[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 243: MET (664 ps) Setup Check with Pin fifomem/genblk1_2__U/CE2->A2[2]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_2_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_2__U/A2[2]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -173                  
       Uncertainty:-     100                  
     Required Time:=    1873                  
      Launch Clock:-    1000                  
         Data Path:-     210                  
             Slack:=     664                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_2_/CLK 
    170    1170    52      1  1.4  DFFARX1_RVT    rptr_empty/rbin_reg_2_/QN  
     40    1210    38     16  4.3  INVX2_RVT      rptr_empty/g65/Y           
      0    1210     -     16    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/A2[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 244: MET (664 ps) Setup Check with Pin fifomem/genblk1_1__U/CE2->A2[2]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_2_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_1__U/A2[2]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -173                  
       Uncertainty:-     100                  
     Required Time:=    1873                  
      Launch Clock:-    1000                  
         Data Path:-     210                  
             Slack:=     664                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_2_/CLK 
    170    1170    52      1  1.4  DFFARX1_RVT    rptr_empty/rbin_reg_2_/QN  
     40    1210    38     16  4.3  INVX2_RVT      rptr_empty/g65/Y           
      0    1210     -     16    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/A2[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 245: MET (664 ps) Setup Check with Pin fifomem/genblk1_0__U/CE2->A2[2]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_2_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_0__U/A2[2]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -173                  
       Uncertainty:-     100                  
     Required Time:=    1873                  
      Launch Clock:-    1000                  
         Data Path:-     210                  
             Slack:=     664                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_2_/CLK 
    170    1170    52      1  1.4  DFFARX1_RVT    rptr_empty/rbin_reg_2_/QN  
     40    1210    38     16  4.3  INVX2_RVT      rptr_empty/g65/Y           
      0    1210     -     16    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/A2[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 246: MET (664 ps) Setup Check with Pin fifomem/genblk1_7__U/CE2->A2[3]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_3_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_7__U/A2[3]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -173                  
       Uncertainty:-     100                  
     Required Time:=    1873                  
      Launch Clock:-    1000                  
         Data Path:-     209                  
             Slack:=     664                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_3_/CLK 
    168    1168    51      2  1.3  DFFARX1_RVT    rptr_empty/rbin_reg_3_/QN  
     41    1209    38     12  2.1  INVX1_RVT      rptr_empty/g48/Y           
      0    1209     -     12    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/A2[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 247: MET (664 ps) Setup Check with Pin fifomem/genblk1_6__U/CE2->A2[3]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_3_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_6__U/A2[3]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -173                  
       Uncertainty:-     100                  
     Required Time:=    1873                  
      Launch Clock:-    1000                  
         Data Path:-     209                  
             Slack:=     664                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_3_/CLK 
    168    1168    51      2  1.3  DFFARX1_RVT    rptr_empty/rbin_reg_3_/QN  
     41    1209    38     12  2.1  INVX1_RVT      rptr_empty/g48/Y           
      0    1209     -     12    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/A2[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 248: MET (664 ps) Setup Check with Pin fifomem/genblk1_5__U/CE2->A2[3]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_3_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_5__U/A2[3]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -173                  
       Uncertainty:-     100                  
     Required Time:=    1873                  
      Launch Clock:-    1000                  
         Data Path:-     209                  
             Slack:=     664                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_3_/CLK 
    168    1168    51      2  1.3  DFFARX1_RVT    rptr_empty/rbin_reg_3_/QN  
     41    1209    38     12  2.1  INVX1_RVT      rptr_empty/g48/Y           
      0    1209     -     12    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/A2[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 249: MET (664 ps) Setup Check with Pin fifomem/genblk1_4__U/CE2->A2[3]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_3_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_4__U/A2[3]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -173                  
       Uncertainty:-     100                  
     Required Time:=    1873                  
      Launch Clock:-    1000                  
         Data Path:-     209                  
             Slack:=     664                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_3_/CLK 
    168    1168    51      2  1.3  DFFARX1_RVT    rptr_empty/rbin_reg_3_/QN  
     41    1209    38     12  2.1  INVX1_RVT      rptr_empty/g48/Y           
      0    1209     -     12    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/A2[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 250: MET (664 ps) Setup Check with Pin fifomem/genblk1_3__U/CE2->A2[3]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_3_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_3__U/A2[3]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -173                  
       Uncertainty:-     100                  
     Required Time:=    1873                  
      Launch Clock:-    1000                  
         Data Path:-     209                  
             Slack:=     664                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_3_/CLK 
    168    1168    51      2  1.3  DFFARX1_RVT    rptr_empty/rbin_reg_3_/QN  
     41    1209    38     12  2.1  INVX1_RVT      rptr_empty/g48/Y           
      0    1209     -     12    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/A2[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 251: MET (664 ps) Setup Check with Pin fifomem/genblk1_2__U/CE2->A2[3]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_3_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_2__U/A2[3]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -173                  
       Uncertainty:-     100                  
     Required Time:=    1873                  
      Launch Clock:-    1000                  
         Data Path:-     209                  
             Slack:=     664                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_3_/CLK 
    168    1168    51      2  1.3  DFFARX1_RVT    rptr_empty/rbin_reg_3_/QN  
     41    1209    38     12  2.1  INVX1_RVT      rptr_empty/g48/Y           
      0    1209     -     12    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/A2[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 252: MET (664 ps) Setup Check with Pin fifomem/genblk1_1__U/CE2->A2[3]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_3_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_1__U/A2[3]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -173                  
       Uncertainty:-     100                  
     Required Time:=    1873                  
      Launch Clock:-    1000                  
         Data Path:-     209                  
             Slack:=     664                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_3_/CLK 
    168    1168    51      2  1.3  DFFARX1_RVT    rptr_empty/rbin_reg_3_/QN  
     41    1209    38     12  2.1  INVX1_RVT      rptr_empty/g48/Y           
      0    1209     -     12    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/A2[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 253: MET (664 ps) Setup Check with Pin fifomem/genblk1_0__U/CE2->A2[3]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_3_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_0__U/A2[3]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -173                  
       Uncertainty:-     100                  
     Required Time:=    1873                  
      Launch Clock:-    1000                  
         Data Path:-     209                  
             Slack:=     664                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_3_/CLK 
    168    1168    51      2  1.3  DFFARX1_RVT    rptr_empty/rbin_reg_3_/QN  
     41    1209    38     12  2.1  INVX1_RVT      rptr_empty/g48/Y           
      0    1209     -     12    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/A2[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 254: MET (667 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->A1[3]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_3_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_7__U/A1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -176                  
       Uncertainty:-     100                  
     Required Time:=    1876                  
      Launch Clock:-    1000                  
         Data Path:-     209                  
             Slack:=     667                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_3_/CLK  
    177    1177    54      3  2.6  DFFARX2_RVT    wptr_full/wbin_reg_3_/QN   
     32    1209    33     12  2.2  INVX2_RVT      wptr_full/fopt3731/Y       
      0    1209     -     12    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/A1[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 255: MET (667 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->A1[3]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_3_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_6__U/A1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -176                  
       Uncertainty:-     100                  
     Required Time:=    1876                  
      Launch Clock:-    1000                  
         Data Path:-     209                  
             Slack:=     667                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_3_/CLK  
    177    1177    54      3  2.6  DFFARX2_RVT    wptr_full/wbin_reg_3_/QN   
     32    1209    33     12  2.2  INVX2_RVT      wptr_full/fopt3731/Y       
      0    1209     -     12    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/A1[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 256: MET (667 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->A1[3]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_3_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_5__U/A1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -176                  
       Uncertainty:-     100                  
     Required Time:=    1876                  
      Launch Clock:-    1000                  
         Data Path:-     209                  
             Slack:=     667                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_3_/CLK  
    177    1177    54      3  2.6  DFFARX2_RVT    wptr_full/wbin_reg_3_/QN   
     32    1209    33     12  2.2  INVX2_RVT      wptr_full/fopt3731/Y       
      0    1209     -     12    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/A1[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 257: MET (667 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->A1[3]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_3_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_4__U/A1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -176                  
       Uncertainty:-     100                  
     Required Time:=    1876                  
      Launch Clock:-    1000                  
         Data Path:-     209                  
             Slack:=     667                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_3_/CLK  
    177    1177    54      3  2.6  DFFARX2_RVT    wptr_full/wbin_reg_3_/QN   
     32    1209    33     12  2.2  INVX2_RVT      wptr_full/fopt3731/Y       
      0    1209     -     12    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/A1[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 258: MET (667 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->A1[3]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_3_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_3__U/A1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -176                  
       Uncertainty:-     100                  
     Required Time:=    1876                  
      Launch Clock:-    1000                  
         Data Path:-     209                  
             Slack:=     667                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_3_/CLK  
    177    1177    54      3  2.6  DFFARX2_RVT    wptr_full/wbin_reg_3_/QN   
     32    1209    33     12  2.2  INVX2_RVT      wptr_full/fopt3731/Y       
      0    1209     -     12    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/A1[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 259: MET (667 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->A1[3]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_3_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_2__U/A1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -176                  
       Uncertainty:-     100                  
     Required Time:=    1876                  
      Launch Clock:-    1000                  
         Data Path:-     209                  
             Slack:=     667                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_3_/CLK  
    177    1177    54      3  2.6  DFFARX2_RVT    wptr_full/wbin_reg_3_/QN   
     32    1209    33     12  2.2  INVX2_RVT      wptr_full/fopt3731/Y       
      0    1209     -     12    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/A1[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 260: MET (667 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->A1[3]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_3_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_1__U/A1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -176                  
       Uncertainty:-     100                  
     Required Time:=    1876                  
      Launch Clock:-    1000                  
         Data Path:-     209                  
             Slack:=     667                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_3_/CLK  
    177    1177    54      3  2.6  DFFARX2_RVT    wptr_full/wbin_reg_3_/QN   
     32    1209    33     12  2.2  INVX2_RVT      wptr_full/fopt3731/Y       
      0    1209     -     12    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/A1[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 261: MET (667 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->A1[3]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_3_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_0__U/A1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -176                  
       Uncertainty:-     100                  
     Required Time:=    1876                  
      Launch Clock:-    1000                  
         Data Path:-     209                  
             Slack:=     667                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_3_/CLK  
    177    1177    54      3  2.6  DFFARX2_RVT    wptr_full/wbin_reg_3_/QN   
     32    1209    33     12  2.2  INVX2_RVT      wptr_full/fopt3731/Y       
      0    1209     -     12    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/A1[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 262: MET (670 ps) Setup Check with Pin fifomem/genblk1_7__U/CE2->A2[5]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_5_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_7__U/A2[5]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -175                  
       Uncertainty:-     100                  
     Required Time:=    1875                  
      Launch Clock:-    1000                  
         Data Path:-     205                  
             Slack:=     670                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_5_/CLK 
    168    1168    51      2  1.3  DFFARX1_RVT    rptr_empty/rbin_reg_5_/QN  
     37    1205    35     11  1.6  INVX1_RVT      rptr_empty/g85/Y           
      0    1205     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/A2[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 263: MET (670 ps) Setup Check with Pin fifomem/genblk1_6__U/CE2->A2[5]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_5_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_6__U/A2[5]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -175                  
       Uncertainty:-     100                  
     Required Time:=    1875                  
      Launch Clock:-    1000                  
         Data Path:-     205                  
             Slack:=     670                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_5_/CLK 
    168    1168    51      2  1.3  DFFARX1_RVT    rptr_empty/rbin_reg_5_/QN  
     37    1205    35     11  1.6  INVX1_RVT      rptr_empty/g85/Y           
      0    1205     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/A2[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 264: MET (670 ps) Setup Check with Pin fifomem/genblk1_5__U/CE2->A2[5]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_5_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_5__U/A2[5]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -175                  
       Uncertainty:-     100                  
     Required Time:=    1875                  
      Launch Clock:-    1000                  
         Data Path:-     205                  
             Slack:=     670                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_5_/CLK 
    168    1168    51      2  1.3  DFFARX1_RVT    rptr_empty/rbin_reg_5_/QN  
     37    1205    35     11  1.6  INVX1_RVT      rptr_empty/g85/Y           
      0    1205     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/A2[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 265: MET (670 ps) Setup Check with Pin fifomem/genblk1_4__U/CE2->A2[5]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_5_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_4__U/A2[5]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -175                  
       Uncertainty:-     100                  
     Required Time:=    1875                  
      Launch Clock:-    1000                  
         Data Path:-     205                  
             Slack:=     670                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_5_/CLK 
    168    1168    51      2  1.3  DFFARX1_RVT    rptr_empty/rbin_reg_5_/QN  
     37    1205    35     11  1.6  INVX1_RVT      rptr_empty/g85/Y           
      0    1205     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/A2[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 266: MET (670 ps) Setup Check with Pin fifomem/genblk1_3__U/CE2->A2[5]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_5_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_3__U/A2[5]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -175                  
       Uncertainty:-     100                  
     Required Time:=    1875                  
      Launch Clock:-    1000                  
         Data Path:-     205                  
             Slack:=     670                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_5_/CLK 
    168    1168    51      2  1.3  DFFARX1_RVT    rptr_empty/rbin_reg_5_/QN  
     37    1205    35     11  1.6  INVX1_RVT      rptr_empty/g85/Y           
      0    1205     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/A2[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 267: MET (670 ps) Setup Check with Pin fifomem/genblk1_2__U/CE2->A2[5]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_5_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_2__U/A2[5]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -175                  
       Uncertainty:-     100                  
     Required Time:=    1875                  
      Launch Clock:-    1000                  
         Data Path:-     205                  
             Slack:=     670                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_5_/CLK 
    168    1168    51      2  1.3  DFFARX1_RVT    rptr_empty/rbin_reg_5_/QN  
     37    1205    35     11  1.6  INVX1_RVT      rptr_empty/g85/Y           
      0    1205     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/A2[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 268: MET (670 ps) Setup Check with Pin fifomem/genblk1_1__U/CE2->A2[5]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_5_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_1__U/A2[5]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -175                  
       Uncertainty:-     100                  
     Required Time:=    1875                  
      Launch Clock:-    1000                  
         Data Path:-     205                  
             Slack:=     670                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_5_/CLK 
    168    1168    51      2  1.3  DFFARX1_RVT    rptr_empty/rbin_reg_5_/QN  
     37    1205    35     11  1.6  INVX1_RVT      rptr_empty/g85/Y           
      0    1205     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/A2[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 269: MET (670 ps) Setup Check with Pin fifomem/genblk1_0__U/CE2->A2[5]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_5_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_0__U/A2[5]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -175                  
       Uncertainty:-     100                  
     Required Time:=    1875                  
      Launch Clock:-    1000                  
         Data Path:-     205                  
             Slack:=     670                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_5_/CLK 
    168    1168    51      2  1.3  DFFARX1_RVT    rptr_empty/rbin_reg_5_/QN  
     37    1205    35     11  1.6  INVX1_RVT      rptr_empty/g85/Y           
      0    1205     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/A2[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 270: MET (672 ps) Setup Check with Pin fifomem/genblk1_7__U/CE2->A2[4]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_4_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_7__U/A2[4]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -177                  
       Uncertainty:-     100                  
     Required Time:=    1877                  
      Launch Clock:-    1000                  
         Data Path:-     204                  
             Slack:=     672                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_4_/CLK 
    173    1173    52      2  2.0  DFFARX2_RVT    rptr_empty/rbin_reg_4_/QN  
     31    1204    32     12  2.1  INVX2_RVT      rptr_empty/g47/Y           
      0    1204     -     12    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/A2[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 271: MET (672 ps) Setup Check with Pin fifomem/genblk1_6__U/CE2->A2[4]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_4_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_6__U/A2[4]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -177                  
       Uncertainty:-     100                  
     Required Time:=    1877                  
      Launch Clock:-    1000                  
         Data Path:-     204                  
             Slack:=     672                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_4_/CLK 
    173    1173    52      2  2.0  DFFARX2_RVT    rptr_empty/rbin_reg_4_/QN  
     31    1204    32     12  2.1  INVX2_RVT      rptr_empty/g47/Y           
      0    1204     -     12    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/A2[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 272: MET (672 ps) Setup Check with Pin fifomem/genblk1_5__U/CE2->A2[4]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_4_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_5__U/A2[4]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -177                  
       Uncertainty:-     100                  
     Required Time:=    1877                  
      Launch Clock:-    1000                  
         Data Path:-     204                  
             Slack:=     672                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_4_/CLK 
    173    1173    52      2  2.0  DFFARX2_RVT    rptr_empty/rbin_reg_4_/QN  
     31    1204    32     12  2.1  INVX2_RVT      rptr_empty/g47/Y           
      0    1204     -     12    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/A2[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 273: MET (672 ps) Setup Check with Pin fifomem/genblk1_4__U/CE2->A2[4]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_4_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_4__U/A2[4]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -177                  
       Uncertainty:-     100                  
     Required Time:=    1877                  
      Launch Clock:-    1000                  
         Data Path:-     204                  
             Slack:=     672                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_4_/CLK 
    173    1173    52      2  2.0  DFFARX2_RVT    rptr_empty/rbin_reg_4_/QN  
     31    1204    32     12  2.1  INVX2_RVT      rptr_empty/g47/Y           
      0    1204     -     12    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/A2[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 274: MET (672 ps) Setup Check with Pin fifomem/genblk1_3__U/CE2->A2[4]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_4_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_3__U/A2[4]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -177                  
       Uncertainty:-     100                  
     Required Time:=    1877                  
      Launch Clock:-    1000                  
         Data Path:-     204                  
             Slack:=     672                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_4_/CLK 
    173    1173    52      2  2.0  DFFARX2_RVT    rptr_empty/rbin_reg_4_/QN  
     31    1204    32     12  2.1  INVX2_RVT      rptr_empty/g47/Y           
      0    1204     -     12    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/A2[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 275: MET (672 ps) Setup Check with Pin fifomem/genblk1_2__U/CE2->A2[4]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_4_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_2__U/A2[4]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -177                  
       Uncertainty:-     100                  
     Required Time:=    1877                  
      Launch Clock:-    1000                  
         Data Path:-     204                  
             Slack:=     672                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_4_/CLK 
    173    1173    52      2  2.0  DFFARX2_RVT    rptr_empty/rbin_reg_4_/QN  
     31    1204    32     12  2.1  INVX2_RVT      rptr_empty/g47/Y           
      0    1204     -     12    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/A2[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 276: MET (672 ps) Setup Check with Pin fifomem/genblk1_1__U/CE2->A2[4]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_4_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_1__U/A2[4]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -177                  
       Uncertainty:-     100                  
     Required Time:=    1877                  
      Launch Clock:-    1000                  
         Data Path:-     204                  
             Slack:=     672                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_4_/CLK 
    173    1173    52      2  2.0  DFFARX2_RVT    rptr_empty/rbin_reg_4_/QN  
     31    1204    32     12  2.1  INVX2_RVT      rptr_empty/g47/Y           
      0    1204     -     12    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/A2[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 277: MET (672 ps) Setup Check with Pin fifomem/genblk1_0__U/CE2->A2[4]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_4_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_0__U/A2[4]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -177                  
       Uncertainty:-     100                  
     Required Time:=    1877                  
      Launch Clock:-    1000                  
         Data Path:-     204                  
             Slack:=     672                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_4_/CLK 
    173    1173    52      2  2.0  DFFARX2_RVT    rptr_empty/rbin_reg_4_/QN  
     31    1204    32     12  2.1  INVX2_RVT      rptr_empty/g47/Y           
      0    1204     -     12    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/A2[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 278: MET (676 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->A1[5]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_5_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_7__U/A1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -177                  
       Uncertainty:-     100                  
     Required Time:=    1877                  
      Launch Clock:-    1000                  
         Data Path:-     200                  
             Slack:=     676                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_5_/CLK  
    169    1169    48      1  1.4  DFFARX2_RVT    wptr_full/wbin_reg_5_/QN   
     32    1200    31     12  2.4  INVX2_RVT      wptr_full/fopt3114/Y       
      0    1200     -     12    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/A1[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 279: MET (676 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->A1[5]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_5_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_6__U/A1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -177                  
       Uncertainty:-     100                  
     Required Time:=    1877                  
      Launch Clock:-    1000                  
         Data Path:-     200                  
             Slack:=     676                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_5_/CLK  
    169    1169    48      1  1.4  DFFARX2_RVT    wptr_full/wbin_reg_5_/QN   
     32    1200    31     12  2.4  INVX2_RVT      wptr_full/fopt3114/Y       
      0    1200     -     12    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/A1[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 280: MET (676 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->A1[5]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_5_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_5__U/A1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -177                  
       Uncertainty:-     100                  
     Required Time:=    1877                  
      Launch Clock:-    1000                  
         Data Path:-     200                  
             Slack:=     676                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_5_/CLK  
    169    1169    48      1  1.4  DFFARX2_RVT    wptr_full/wbin_reg_5_/QN   
     32    1200    31     12  2.4  INVX2_RVT      wptr_full/fopt3114/Y       
      0    1200     -     12    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/A1[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 281: MET (676 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->A1[5]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_5_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_4__U/A1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -177                  
       Uncertainty:-     100                  
     Required Time:=    1877                  
      Launch Clock:-    1000                  
         Data Path:-     200                  
             Slack:=     676                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_5_/CLK  
    169    1169    48      1  1.4  DFFARX2_RVT    wptr_full/wbin_reg_5_/QN   
     32    1200    31     12  2.4  INVX2_RVT      wptr_full/fopt3114/Y       
      0    1200     -     12    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/A1[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 282: MET (676 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->A1[5]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_5_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_3__U/A1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -177                  
       Uncertainty:-     100                  
     Required Time:=    1877                  
      Launch Clock:-    1000                  
         Data Path:-     200                  
             Slack:=     676                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_5_/CLK  
    169    1169    48      1  1.4  DFFARX2_RVT    wptr_full/wbin_reg_5_/QN   
     32    1200    31     12  2.4  INVX2_RVT      wptr_full/fopt3114/Y       
      0    1200     -     12    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/A1[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 283: MET (676 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->A1[5]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_5_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_2__U/A1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -177                  
       Uncertainty:-     100                  
     Required Time:=    1877                  
      Launch Clock:-    1000                  
         Data Path:-     200                  
             Slack:=     676                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_5_/CLK  
    169    1169    48      1  1.4  DFFARX2_RVT    wptr_full/wbin_reg_5_/QN   
     32    1200    31     12  2.4  INVX2_RVT      wptr_full/fopt3114/Y       
      0    1200     -     12    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/A1[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 284: MET (676 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->A1[5]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_5_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_1__U/A1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -177                  
       Uncertainty:-     100                  
     Required Time:=    1877                  
      Launch Clock:-    1000                  
         Data Path:-     200                  
             Slack:=     676                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_5_/CLK  
    169    1169    48      1  1.4  DFFARX2_RVT    wptr_full/wbin_reg_5_/QN   
     32    1200    31     12  2.4  INVX2_RVT      wptr_full/fopt3114/Y       
      0    1200     -     12    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/A1[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 285: MET (676 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->A1[5]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_5_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_0__U/A1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -177                  
       Uncertainty:-     100                  
     Required Time:=    1877                  
      Launch Clock:-    1000                  
         Data Path:-     200                  
             Slack:=     676                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_5_/CLK  
    169    1169    48      1  1.4  DFFARX2_RVT    wptr_full/wbin_reg_5_/QN   
     32    1200    31     12  2.4  INVX2_RVT      wptr_full/fopt3114/Y       
      0    1200     -     12    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/A1[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved

Some unconstrained paths have not been displayed.
Use -unconstrained or set the root attribute 'timing_report_unconstrained' to 'true' to see only these unconstrained paths.

