// Seed: 1032310316
`timescale 1 ps / 1 ps
module module_0;
  always #1 if (id_0 && 1 == 1) id_0 = 1;
  logic id_1;
  logic id_2;
  generate
    for (id_3 = {(id_1), !id_3}; 1; id_0 = id_1) begin : id_4
      assign id_2 = id_1;
    end
  endgenerate
endmodule
