Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Thu May  9 12:21:39 2019
| Host         : Dell-GFY0202 running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -max_paths 10 -file blink_led_timing_summary_routed.rpt -rpx blink_led_timing_summary_routed.rpx -warn_on_violation
| Design       : blink_led
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.128        0.000                      0                   56        0.040        0.000                      0                   56        3.500        0.000                       0                    57  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.128        0.000                      0                   56        0.040        0.000                      0                   56        3.500        0.000                       0                    57  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.128ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.040ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.128ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.704ns  (logic 2.037ns (75.341%)  route 0.667ns (24.659%))
  Logic Levels:           9  (CARRY4=8 LUT2=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 12.954 - 8.000 ) 
    Source Clock Delay      (SCD):    5.426ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.758     5.426    CLK_IBUF_BUFG
    SLICE_X43Y48         FDRE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.456     5.882 r  counter_reg[1]/Q
                         net (fo=2, routed)           0.666     6.548    counter_reg_n_0_[1]
    SLICE_X43Y48         LUT2 (Prop_lut2_I1_O)        0.124     6.672 r  counter[0]_i_4/O
                         net (fo=1, routed)           0.000     6.672    counter[0]_i_4_n_0
    SLICE_X43Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.222 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.222    counter_reg[0]_i_1_n_0
    SLICE_X43Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.336 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.337    counter_reg[4]_i_1_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.451 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.451    counter_reg[8]_i_1_n_0
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.565 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.565    counter_reg[12]_i_1_n_0
    SLICE_X43Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.679 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.679    counter_reg[16]_i_1_n_0
    SLICE_X43Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.793 r  counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.793    counter_reg[20]_i_1_n_0
    SLICE_X43Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.907 r  counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.907    counter_reg[24]_i_1_n_0
    SLICE_X43Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.130 r  counter_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.130    counter_reg[28]_i_1_n_7
    SLICE_X43Y55         FDRE                                         r  counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.563    12.954    CLK_IBUF_BUFG
    SLICE_X43Y55         FDRE                                         r  counter_reg[28]/C
                         clock pessimism              0.277    13.231    
                         clock uncertainty           -0.035    13.196    
    SLICE_X43Y55         FDRE (Setup_fdre_C_D)        0.062    13.258    counter_reg[28]
  -------------------------------------------------------------------
                         required time                         13.258    
                         arrival time                          -8.130    
  -------------------------------------------------------------------
                         slack                                  5.128    

Slack (MET) :             5.131ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.701ns  (logic 2.034ns (75.314%)  route 0.667ns (24.686%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 12.954 - 8.000 ) 
    Source Clock Delay      (SCD):    5.426ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.758     5.426    CLK_IBUF_BUFG
    SLICE_X43Y48         FDRE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.456     5.882 r  counter_reg[1]/Q
                         net (fo=2, routed)           0.666     6.548    counter_reg_n_0_[1]
    SLICE_X43Y48         LUT2 (Prop_lut2_I1_O)        0.124     6.672 r  counter[0]_i_4/O
                         net (fo=1, routed)           0.000     6.672    counter[0]_i_4_n_0
    SLICE_X43Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.222 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.222    counter_reg[0]_i_1_n_0
    SLICE_X43Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.336 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.337    counter_reg[4]_i_1_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.451 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.451    counter_reg[8]_i_1_n_0
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.565 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.565    counter_reg[12]_i_1_n_0
    SLICE_X43Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.679 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.679    counter_reg[16]_i_1_n_0
    SLICE_X43Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.793 r  counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.793    counter_reg[20]_i_1_n_0
    SLICE_X43Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.127 r  counter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.127    counter_reg[24]_i_1_n_6
    SLICE_X43Y54         FDRE                                         r  counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.563    12.954    CLK_IBUF_BUFG
    SLICE_X43Y54         FDRE                                         r  counter_reg[25]/C
                         clock pessimism              0.277    13.231    
                         clock uncertainty           -0.035    13.196    
    SLICE_X43Y54         FDRE (Setup_fdre_C_D)        0.062    13.258    counter_reg[25]
  -------------------------------------------------------------------
                         required time                         13.258    
                         arrival time                          -8.127    
  -------------------------------------------------------------------
                         slack                                  5.131    

Slack (MET) :             5.152ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.680ns  (logic 2.013ns (75.120%)  route 0.667ns (24.879%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 12.954 - 8.000 ) 
    Source Clock Delay      (SCD):    5.426ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.758     5.426    CLK_IBUF_BUFG
    SLICE_X43Y48         FDRE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.456     5.882 r  counter_reg[1]/Q
                         net (fo=2, routed)           0.666     6.548    counter_reg_n_0_[1]
    SLICE_X43Y48         LUT2 (Prop_lut2_I1_O)        0.124     6.672 r  counter[0]_i_4/O
                         net (fo=1, routed)           0.000     6.672    counter[0]_i_4_n_0
    SLICE_X43Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.222 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.222    counter_reg[0]_i_1_n_0
    SLICE_X43Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.336 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.337    counter_reg[4]_i_1_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.451 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.451    counter_reg[8]_i_1_n_0
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.565 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.565    counter_reg[12]_i_1_n_0
    SLICE_X43Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.679 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.679    counter_reg[16]_i_1_n_0
    SLICE_X43Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.793 r  counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.793    counter_reg[20]_i_1_n_0
    SLICE_X43Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.106 r  counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.106    counter_reg[24]_i_1_n_4
    SLICE_X43Y54         FDRE                                         r  counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.563    12.954    CLK_IBUF_BUFG
    SLICE_X43Y54         FDRE                                         r  counter_reg[27]/C
                         clock pessimism              0.277    13.231    
                         clock uncertainty           -0.035    13.196    
    SLICE_X43Y54         FDRE (Setup_fdre_C_D)        0.062    13.258    counter_reg[27]
  -------------------------------------------------------------------
                         required time                         13.258    
                         arrival time                          -8.106    
  -------------------------------------------------------------------
                         slack                                  5.152    

Slack (MET) :             5.226ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.606ns  (logic 1.939ns (74.414%)  route 0.667ns (25.586%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 12.954 - 8.000 ) 
    Source Clock Delay      (SCD):    5.426ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.758     5.426    CLK_IBUF_BUFG
    SLICE_X43Y48         FDRE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.456     5.882 r  counter_reg[1]/Q
                         net (fo=2, routed)           0.666     6.548    counter_reg_n_0_[1]
    SLICE_X43Y48         LUT2 (Prop_lut2_I1_O)        0.124     6.672 r  counter[0]_i_4/O
                         net (fo=1, routed)           0.000     6.672    counter[0]_i_4_n_0
    SLICE_X43Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.222 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.222    counter_reg[0]_i_1_n_0
    SLICE_X43Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.336 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.337    counter_reg[4]_i_1_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.451 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.451    counter_reg[8]_i_1_n_0
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.565 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.565    counter_reg[12]_i_1_n_0
    SLICE_X43Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.679 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.679    counter_reg[16]_i_1_n_0
    SLICE_X43Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.793 r  counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.793    counter_reg[20]_i_1_n_0
    SLICE_X43Y54         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.032 r  counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.032    counter_reg[24]_i_1_n_5
    SLICE_X43Y54         FDRE                                         r  counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.563    12.954    CLK_IBUF_BUFG
    SLICE_X43Y54         FDRE                                         r  counter_reg[26]/C
                         clock pessimism              0.277    13.231    
                         clock uncertainty           -0.035    13.196    
    SLICE_X43Y54         FDRE (Setup_fdre_C_D)        0.062    13.258    counter_reg[26]
  -------------------------------------------------------------------
                         required time                         13.258    
                         arrival time                          -8.032    
  -------------------------------------------------------------------
                         slack                                  5.226    

Slack (MET) :             5.242ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.590ns  (logic 1.923ns (74.256%)  route 0.667ns (25.744%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 12.954 - 8.000 ) 
    Source Clock Delay      (SCD):    5.426ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.758     5.426    CLK_IBUF_BUFG
    SLICE_X43Y48         FDRE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.456     5.882 r  counter_reg[1]/Q
                         net (fo=2, routed)           0.666     6.548    counter_reg_n_0_[1]
    SLICE_X43Y48         LUT2 (Prop_lut2_I1_O)        0.124     6.672 r  counter[0]_i_4/O
                         net (fo=1, routed)           0.000     6.672    counter[0]_i_4_n_0
    SLICE_X43Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.222 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.222    counter_reg[0]_i_1_n_0
    SLICE_X43Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.336 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.337    counter_reg[4]_i_1_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.451 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.451    counter_reg[8]_i_1_n_0
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.565 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.565    counter_reg[12]_i_1_n_0
    SLICE_X43Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.679 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.679    counter_reg[16]_i_1_n_0
    SLICE_X43Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.793 r  counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.793    counter_reg[20]_i_1_n_0
    SLICE_X43Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.016 r  counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.016    counter_reg[24]_i_1_n_7
    SLICE_X43Y54         FDRE                                         r  counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.563    12.954    CLK_IBUF_BUFG
    SLICE_X43Y54         FDRE                                         r  counter_reg[24]/C
                         clock pessimism              0.277    13.231    
                         clock uncertainty           -0.035    13.196    
    SLICE_X43Y54         FDRE (Setup_fdre_C_D)        0.062    13.258    counter_reg[24]
  -------------------------------------------------------------------
                         required time                         13.258    
                         arrival time                          -8.016    
  -------------------------------------------------------------------
                         slack                                  5.242    

Slack (MET) :             5.245ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.587ns  (logic 1.920ns (74.226%)  route 0.667ns (25.774%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 12.954 - 8.000 ) 
    Source Clock Delay      (SCD):    5.426ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.758     5.426    CLK_IBUF_BUFG
    SLICE_X43Y48         FDRE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.456     5.882 r  counter_reg[1]/Q
                         net (fo=2, routed)           0.666     6.548    counter_reg_n_0_[1]
    SLICE_X43Y48         LUT2 (Prop_lut2_I1_O)        0.124     6.672 r  counter[0]_i_4/O
                         net (fo=1, routed)           0.000     6.672    counter[0]_i_4_n_0
    SLICE_X43Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.222 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.222    counter_reg[0]_i_1_n_0
    SLICE_X43Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.336 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.337    counter_reg[4]_i_1_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.451 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.451    counter_reg[8]_i_1_n_0
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.565 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.565    counter_reg[12]_i_1_n_0
    SLICE_X43Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.679 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.679    counter_reg[16]_i_1_n_0
    SLICE_X43Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.013 r  counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.013    counter_reg[20]_i_1_n_6
    SLICE_X43Y53         FDRE                                         r  counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.563    12.954    CLK_IBUF_BUFG
    SLICE_X43Y53         FDRE                                         r  counter_reg[21]/C
                         clock pessimism              0.277    13.231    
                         clock uncertainty           -0.035    13.196    
    SLICE_X43Y53         FDRE (Setup_fdre_C_D)        0.062    13.258    counter_reg[21]
  -------------------------------------------------------------------
                         required time                         13.258    
                         arrival time                          -8.013    
  -------------------------------------------------------------------
                         slack                                  5.245    

Slack (MET) :             5.266ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.566ns  (logic 1.899ns (74.015%)  route 0.667ns (25.985%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 12.954 - 8.000 ) 
    Source Clock Delay      (SCD):    5.426ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.758     5.426    CLK_IBUF_BUFG
    SLICE_X43Y48         FDRE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.456     5.882 r  counter_reg[1]/Q
                         net (fo=2, routed)           0.666     6.548    counter_reg_n_0_[1]
    SLICE_X43Y48         LUT2 (Prop_lut2_I1_O)        0.124     6.672 r  counter[0]_i_4/O
                         net (fo=1, routed)           0.000     6.672    counter[0]_i_4_n_0
    SLICE_X43Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.222 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.222    counter_reg[0]_i_1_n_0
    SLICE_X43Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.336 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.337    counter_reg[4]_i_1_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.451 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.451    counter_reg[8]_i_1_n_0
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.565 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.565    counter_reg[12]_i_1_n_0
    SLICE_X43Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.679 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.679    counter_reg[16]_i_1_n_0
    SLICE_X43Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.992 r  counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.992    counter_reg[20]_i_1_n_4
    SLICE_X43Y53         FDRE                                         r  counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.563    12.954    CLK_IBUF_BUFG
    SLICE_X43Y53         FDRE                                         r  counter_reg[23]/C
                         clock pessimism              0.277    13.231    
                         clock uncertainty           -0.035    13.196    
    SLICE_X43Y53         FDRE (Setup_fdre_C_D)        0.062    13.258    counter_reg[23]
  -------------------------------------------------------------------
                         required time                         13.258    
                         arrival time                          -7.992    
  -------------------------------------------------------------------
                         slack                                  5.266    

Slack (MET) :             5.300ns  (required time - arrival time)
  Source:                 counter2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter2_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.747ns  (logic 2.083ns (75.828%)  route 0.664ns (24.172%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 12.953 - 8.000 ) 
    Source Clock Delay      (SCD):    5.409ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.741     5.409    CLK_IBUF_BUFG
    SLICE_X42Y51         FDRE                                         r  counter2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y51         FDRE (Prop_fdre_C_Q)         0.518     5.927 r  counter2_reg[1]/Q
                         net (fo=2, routed)           0.664     6.591    counter2_reg_n_0_[1]
    SLICE_X42Y51         LUT2 (Prop_lut2_I1_O)        0.124     6.715 r  counter2[0]_i_4/O
                         net (fo=1, routed)           0.000     6.715    counter2[0]_i_4_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.248 r  counter2_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.248    counter2_reg[0]_i_1_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.365 r  counter2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.365    counter2_reg[4]_i_1_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.482 r  counter2_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.482    counter2_reg[8]_i_1_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.599 r  counter2_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.599    counter2_reg[12]_i_1_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.716 r  counter2_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.716    counter2_reg[16]_i_1_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.833 r  counter2_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.833    counter2_reg[20]_i_1_n_0
    SLICE_X42Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.156 r  counter2_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.156    counter2_reg[24]_i_1_n_6
    SLICE_X42Y57         FDRE                                         r  counter2_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.562    12.953    CLK_IBUF_BUFG
    SLICE_X42Y57         FDRE                                         r  counter2_reg[25]/C
                         clock pessimism              0.429    13.382    
                         clock uncertainty           -0.035    13.347    
    SLICE_X42Y57         FDRE (Setup_fdre_C_D)        0.109    13.456    counter2_reg[25]
  -------------------------------------------------------------------
                         required time                         13.456    
                         arrival time                          -8.156    
  -------------------------------------------------------------------
                         slack                                  5.300    

Slack (MET) :             5.340ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.492ns  (logic 1.825ns (73.243%)  route 0.667ns (26.757%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 12.954 - 8.000 ) 
    Source Clock Delay      (SCD):    5.426ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.758     5.426    CLK_IBUF_BUFG
    SLICE_X43Y48         FDRE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.456     5.882 r  counter_reg[1]/Q
                         net (fo=2, routed)           0.666     6.548    counter_reg_n_0_[1]
    SLICE_X43Y48         LUT2 (Prop_lut2_I1_O)        0.124     6.672 r  counter[0]_i_4/O
                         net (fo=1, routed)           0.000     6.672    counter[0]_i_4_n_0
    SLICE_X43Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.222 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.222    counter_reg[0]_i_1_n_0
    SLICE_X43Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.336 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.337    counter_reg[4]_i_1_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.451 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.451    counter_reg[8]_i_1_n_0
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.565 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.565    counter_reg[12]_i_1_n_0
    SLICE_X43Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.679 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.679    counter_reg[16]_i_1_n_0
    SLICE_X43Y53         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.918 r  counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.918    counter_reg[20]_i_1_n_5
    SLICE_X43Y53         FDRE                                         r  counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.563    12.954    CLK_IBUF_BUFG
    SLICE_X43Y53         FDRE                                         r  counter_reg[22]/C
                         clock pessimism              0.277    13.231    
                         clock uncertainty           -0.035    13.196    
    SLICE_X43Y53         FDRE (Setup_fdre_C_D)        0.062    13.258    counter_reg[22]
  -------------------------------------------------------------------
                         required time                         13.258    
                         arrival time                          -7.918    
  -------------------------------------------------------------------
                         slack                                  5.340    

Slack (MET) :             5.356ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.476ns  (logic 1.809ns (73.070%)  route 0.667ns (26.930%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 12.954 - 8.000 ) 
    Source Clock Delay      (SCD):    5.426ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.758     5.426    CLK_IBUF_BUFG
    SLICE_X43Y48         FDRE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.456     5.882 r  counter_reg[1]/Q
                         net (fo=2, routed)           0.666     6.548    counter_reg_n_0_[1]
    SLICE_X43Y48         LUT2 (Prop_lut2_I1_O)        0.124     6.672 r  counter[0]_i_4/O
                         net (fo=1, routed)           0.000     6.672    counter[0]_i_4_n_0
    SLICE_X43Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.222 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.222    counter_reg[0]_i_1_n_0
    SLICE_X43Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.336 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.337    counter_reg[4]_i_1_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.451 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.451    counter_reg[8]_i_1_n_0
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.565 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.565    counter_reg[12]_i_1_n_0
    SLICE_X43Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.679 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.679    counter_reg[16]_i_1_n_0
    SLICE_X43Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.902 r  counter_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.902    counter_reg[20]_i_1_n_7
    SLICE_X43Y53         FDRE                                         r  counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.563    12.954    CLK_IBUF_BUFG
    SLICE_X43Y53         FDRE                                         r  counter_reg[20]/C
                         clock pessimism              0.277    13.231    
                         clock uncertainty           -0.035    13.196    
    SLICE_X43Y53         FDRE (Setup_fdre_C_D)        0.062    13.258    counter_reg[20]
  -------------------------------------------------------------------
                         required time                         13.258    
                         arrival time                          -7.902    
  -------------------------------------------------------------------
                         slack                                  5.356    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.342ns (83.477%)  route 0.068ns (16.523%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.595     1.507    CLK_IBUF_BUFG
    SLICE_X43Y49         FDRE                                         r  counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  counter_reg[5]/Q
                         net (fo=2, routed)           0.067     1.715    counter_reg_n_0_[5]
    SLICE_X43Y49         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     1.862 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.862    counter_reg[4]_i_1_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.916 r  counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.916    counter_reg[8]_i_1_n_7
    SLICE_X43Y50         FDRE                                         r  counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.859     2.018    CLK_IBUF_BUFG
    SLICE_X43Y50         FDRE                                         r  counter_reg[8]/C
                         clock pessimism             -0.247     1.771    
    SLICE_X43Y50         FDRE (Hold_fdre_C_D)         0.105     1.876    counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.876    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.353ns (83.909%)  route 0.068ns (16.091%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.595     1.507    CLK_IBUF_BUFG
    SLICE_X43Y49         FDRE                                         r  counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  counter_reg[5]/Q
                         net (fo=2, routed)           0.067     1.715    counter_reg_n_0_[5]
    SLICE_X43Y49         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     1.862 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.862    counter_reg[4]_i_1_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.927 r  counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.927    counter_reg[8]_i_1_n_5
    SLICE_X43Y50         FDRE                                         r  counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.859     2.018    CLK_IBUF_BUFG
    SLICE_X43Y50         FDRE                                         r  counter_reg[10]/C
                         clock pessimism             -0.247     1.771    
    SLICE_X43Y50         FDRE (Hold_fdre_C_D)         0.105     1.876    counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.876    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.378ns (84.811%)  route 0.068ns (15.189%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.595     1.507    CLK_IBUF_BUFG
    SLICE_X43Y49         FDRE                                         r  counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  counter_reg[5]/Q
                         net (fo=2, routed)           0.067     1.715    counter_reg_n_0_[5]
    SLICE_X43Y49         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     1.862 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.862    counter_reg[4]_i_1_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.952 r  counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.952    counter_reg[8]_i_1_n_4
    SLICE_X43Y50         FDRE                                         r  counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.859     2.018    CLK_IBUF_BUFG
    SLICE_X43Y50         FDRE                                         r  counter_reg[11]/C
                         clock pessimism             -0.247     1.771    
    SLICE_X43Y50         FDRE (Hold_fdre_C_D)         0.105     1.876    counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.876    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.378ns (84.811%)  route 0.068ns (15.189%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.595     1.507    CLK_IBUF_BUFG
    SLICE_X43Y49         FDRE                                         r  counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  counter_reg[5]/Q
                         net (fo=2, routed)           0.067     1.715    counter_reg_n_0_[5]
    SLICE_X43Y49         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     1.862 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.862    counter_reg[4]_i_1_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.952 r  counter_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.952    counter_reg[8]_i_1_n_6
    SLICE_X43Y50         FDRE                                         r  counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.859     2.018    CLK_IBUF_BUFG
    SLICE_X43Y50         FDRE                                         r  counter_reg[9]/C
                         clock pessimism             -0.247     1.771    
    SLICE_X43Y50         FDRE (Hold_fdre_C_D)         0.105     1.876    counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.876    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.381ns (84.913%)  route 0.068ns (15.087%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.595     1.507    CLK_IBUF_BUFG
    SLICE_X43Y49         FDRE                                         r  counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  counter_reg[5]/Q
                         net (fo=2, routed)           0.067     1.715    counter_reg_n_0_[5]
    SLICE_X43Y49         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     1.862 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.862    counter_reg[4]_i_1_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.901 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.901    counter_reg[8]_i_1_n_0
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.955 r  counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.955    counter_reg[12]_i_1_n_7
    SLICE_X43Y51         FDRE                                         r  counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.859     2.018    CLK_IBUF_BUFG
    SLICE_X43Y51         FDRE                                         r  counter_reg[12]/C
                         clock pessimism             -0.247     1.771    
    SLICE_X43Y51         FDRE (Hold_fdre_C_D)         0.105     1.876    counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.876    
                         arrival time                           1.955    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.392ns (85.274%)  route 0.068ns (14.726%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.595     1.507    CLK_IBUF_BUFG
    SLICE_X43Y49         FDRE                                         r  counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  counter_reg[5]/Q
                         net (fo=2, routed)           0.067     1.715    counter_reg_n_0_[5]
    SLICE_X43Y49         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     1.862 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.862    counter_reg[4]_i_1_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.901 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.901    counter_reg[8]_i_1_n_0
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.966 r  counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.966    counter_reg[12]_i_1_n_5
    SLICE_X43Y51         FDRE                                         r  counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.859     2.018    CLK_IBUF_BUFG
    SLICE_X43Y51         FDRE                                         r  counter_reg[14]/C
                         clock pessimism             -0.247     1.771    
    SLICE_X43Y51         FDRE (Hold_fdre_C_D)         0.105     1.876    counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.876    
                         arrival time                           1.966    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.417ns (86.033%)  route 0.068ns (13.967%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.595     1.507    CLK_IBUF_BUFG
    SLICE_X43Y49         FDRE                                         r  counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  counter_reg[5]/Q
                         net (fo=2, routed)           0.067     1.715    counter_reg_n_0_[5]
    SLICE_X43Y49         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     1.862 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.862    counter_reg[4]_i_1_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.901 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.901    counter_reg[8]_i_1_n_0
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.991 r  counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.991    counter_reg[12]_i_1_n_6
    SLICE_X43Y51         FDRE                                         r  counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.859     2.018    CLK_IBUF_BUFG
    SLICE_X43Y51         FDRE                                         r  counter_reg[13]/C
                         clock pessimism             -0.247     1.771    
    SLICE_X43Y51         FDRE (Hold_fdre_C_D)         0.105     1.876    counter_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.876    
                         arrival time                           1.991    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.417ns (86.033%)  route 0.068ns (13.967%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.595     1.507    CLK_IBUF_BUFG
    SLICE_X43Y49         FDRE                                         r  counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  counter_reg[5]/Q
                         net (fo=2, routed)           0.067     1.715    counter_reg_n_0_[5]
    SLICE_X43Y49         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     1.862 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.862    counter_reg[4]_i_1_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.901 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.901    counter_reg[8]_i_1_n_0
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.991 r  counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.991    counter_reg[12]_i_1_n_4
    SLICE_X43Y51         FDRE                                         r  counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.859     2.018    CLK_IBUF_BUFG
    SLICE_X43Y51         FDRE                                         r  counter_reg[15]/C
                         clock pessimism             -0.247     1.771    
    SLICE_X43Y51         FDRE (Hold_fdre_C_D)         0.105     1.876    counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.876    
                         arrival time                           1.991    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.420ns (86.119%)  route 0.068ns (13.881%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.595     1.507    CLK_IBUF_BUFG
    SLICE_X43Y49         FDRE                                         r  counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  counter_reg[5]/Q
                         net (fo=2, routed)           0.067     1.715    counter_reg_n_0_[5]
    SLICE_X43Y49         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     1.862 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.862    counter_reg[4]_i_1_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.901 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.901    counter_reg[8]_i_1_n_0
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.940 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.940    counter_reg[12]_i_1_n_0
    SLICE_X43Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.994 r  counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.994    counter_reg[16]_i_1_n_7
    SLICE_X43Y52         FDRE                                         r  counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.859     2.018    CLK_IBUF_BUFG
    SLICE_X43Y52         FDRE                                         r  counter_reg[16]/C
                         clock pessimism             -0.247     1.771    
    SLICE_X43Y52         FDRE (Hold_fdre_C_D)         0.105     1.876    counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.876    
                         arrival time                           1.994    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.431ns (86.426%)  route 0.068ns (13.574%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.595     1.507    CLK_IBUF_BUFG
    SLICE_X43Y49         FDRE                                         r  counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  counter_reg[5]/Q
                         net (fo=2, routed)           0.067     1.715    counter_reg_n_0_[5]
    SLICE_X43Y49         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     1.862 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.862    counter_reg[4]_i_1_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.901 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.901    counter_reg[8]_i_1_n_0
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.940 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.940    counter_reg[12]_i_1_n_0
    SLICE_X43Y52         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.005 r  counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.005    counter_reg[16]_i_1_n_5
    SLICE_X43Y52         FDRE                                         r  counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.859     2.018    CLK_IBUF_BUFG
    SLICE_X43Y52         FDRE                                         r  counter_reg[18]/C
                         clock pessimism             -0.247     1.771    
    SLICE_X43Y52         FDRE (Hold_fdre_C_D)         0.105     1.876    counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.876    
                         arrival time                           2.005    
  -------------------------------------------------------------------
                         slack                                  0.129    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y53    counter2_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y53    counter2_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y54    counter2_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y54    counter2_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y54    counter2_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y54    counter2_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y55    counter2_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y55    counter2_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y55    counter2_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y53    counter2_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y53    counter2_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y54    counter2_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y54    counter2_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y54    counter2_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y54    counter2_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y55    counter2_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y55    counter2_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y55    counter2_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y55    counter2_reg[19]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y53    counter2_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y53    counter2_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y54    counter2_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y54    counter2_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y54    counter2_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y54    counter2_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y55    counter2_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y55    counter2_reg[17]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y55    counter2_reg[18]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y55    counter2_reg[19]/C



