Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2.1 (lin64) Build 2288692 Thu Jul 26 18:23:50 MDT 2018
| Date         : Mon Mar  4 20:47:46 2019
| Host         : camilo-X455LAB running 64-bit Ubuntu 18.04.2 LTS
| Command      : report_timing_summary -file top_timing_synth.rpt
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 6 register/latch pins with no clock driven by root clock pin: Audio/audvid_clockmanager/I2S_CLK_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Audio/i2s/I2S_WS_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 11 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.916        0.000                      0                   30        0.007        0.000                      0                   30        3.000        0.000                       0                    30  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                          Waveform(ns)       Period(ns)      Frequency(MHz)
-----                          ------------       ----------      --------------
clk100                         {0.000 5.000}      10.000          100.000         
  I2S_CLK_reloj2_clk_wiz_0_0   {0.000 35.431}     70.862          14.112          
  clkfbout_reloj2_clk_wiz_0_0  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                               6.916        0.000                      0                   18        0.139        0.000                      0                   18        3.000        0.000                       0                    12  
  I2S_CLK_reloj2_clk_wiz_0_0        68.271        0.000                      0                   12        0.007        0.000                      0                   12       34.931        0.000                       0                    15  
  clkfbout_reloj2_clk_wiz_0_0                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :            0  Failing Endpoints,  Worst Slack        6.916ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.139ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.916ns  (required time - arrival time)
  Source:                 Audio/synthesizer1/E4/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Audio/synthesizer1/E4/count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        2.702ns  (logic 0.875ns (32.383%)  route 1.827ns (67.617%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 12.678 - 10.000 ) 
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     2.258    clk100_IBUF
                         BUFG (Prop_bufg_I_O)         0.096     2.354 r  clk100_IBUF_BUFG_inst/O
                         net (fo=11, unplaced)        0.584     2.938    Audio/synthesizer1/E4/clk100_IBUF_BUFG
                         FDRE                                         r  Audio/synthesizer1/E4/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456     3.394 f  Audio/synthesizer1/E4/count_reg[3]/Q
                         net (fo=10, unplaced)        0.849     4.243    Audio/synthesizer1/E4/Q[0]
                         LUT5 (Prop_lut5_I0_O)        0.295     4.538 r  Audio/synthesizer1/E4/count[7]_i_3/O
                         net (fo=3, unplaced)         0.467     5.005    Audio/synthesizer1/E4/count[7]_i_3_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     5.129 r  Audio/synthesizer1/E4/count[7]_i_1/O
                         net (fo=8, unplaced)         0.511     5.640    Audio/synthesizer1/E4/count[7]_i_1_n_0
                         FDRE                                         r  Audio/synthesizer1/E4/count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    12.148    clk100_IBUF
                         BUFG (Prop_bufg_I_O)         0.091    12.239 r  clk100_IBUF_BUFG_inst/O
                         net (fo=11, unplaced)        0.439    12.678    Audio/synthesizer1/E4/clk100_IBUF_BUFG
                         FDRE                                         r  Audio/synthesizer1/E4/count_reg[0]/C
                         clock pessimism              0.115    12.793    
                         clock uncertainty           -0.035    12.758    
                         FDRE (Setup_fdre_C_CE)      -0.202    12.556    Audio/synthesizer1/E4/count_reg[0]
  -------------------------------------------------------------------
                         required time                         12.556    
                         arrival time                          -5.640    
  -------------------------------------------------------------------
                         slack                                  6.916    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 Audio/synthesizer1/E4/data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Audio/synthesizer1/E4/data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.239ns (63.779%)  route 0.136ns (36.221%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.057ns
    Source Clock Delay      (SCD):    0.704ns
    Clock Pessimism Removal (CPR):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.564    clk100_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.590 r  clk100_IBUF_BUFG_inst/O
                         net (fo=11, unplaced)        0.114     0.704    Audio/synthesizer1/E4/clk100_IBUF_BUFG
                         FDRE                                         r  Audio/synthesizer1/E4/data_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.845 r  Audio/synthesizer1/E4/data_reg[1]/Q
                         net (fo=2, unplaced)         0.136     0.980    Audio/synthesizer1/E4/D[0]
                         LUT6 (Prop_lut6_I5_O)        0.098     1.078 r  Audio/synthesizer1/E4/data[1]_i_1/O
                         net (fo=1, unplaced)         0.000     1.078    Audio/synthesizer1/E4/data[1]_i_1_n_0
                         FDRE                                         r  Audio/synthesizer1/E4/data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.769    clk100_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.798 r  clk100_IBUF_BUFG_inst/O
                         net (fo=11, unplaced)        0.259     1.057    Audio/synthesizer1/E4/clk100_IBUF_BUFG
                         FDRE                                         r  Audio/synthesizer1/E4/data_reg[1]/C
                         clock pessimism             -0.208     0.849    
                         FDRE (Hold_fdre_C_D)         0.091     0.940    Audio/synthesizer1/E4/data_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.940    
                         arrival time                           1.078    
  -------------------------------------------------------------------
                         slack                                  0.139    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845                clk100_IBUF_BUFG_inst/I
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000               Audio/audvid_clockmanager/cm2/mmcm_adv_inst2/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000                Audio/audvid_clockmanager/cm2/mmcm_adv_inst2/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000                Audio/audvid_clockmanager/cm2/mmcm_adv_inst2/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  I2S_CLK_reloj2_clk_wiz_0_0
  To Clock:  I2S_CLK_reloj2_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       68.271ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.007ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       34.931ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             68.271ns  (required time - arrival time)
  Source:                 Audio/audvid_clockmanager/cm2/seq_reg1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            Audio/audvid_clockmanager/cm2/clkout1_buf2/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             I2S_CLK_reloj2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            70.862ns  (I2S_CLK_reloj2_clk_wiz_0_0 rise@70.862ns - I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.256ns  (logic 0.456ns (36.314%)  route 0.800ns (63.686%))
  Logic Levels:           0  
  Clock Path Skew:        -0.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.827ns = ( 72.689 - 70.862 ) 
    Source Clock Delay      (SCD):    2.753ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     2.258    clk100_IBUF
                         BUFG (Prop_bufg_I_O)         0.096     2.354 r  clk100_IBUF_BUFG_inst/O
                         net (fo=11, unplaced)        0.584     2.938    Audio/audvid_clockmanager/cm2/clk100_IBUF_BUFG
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.480     1.458 r  Audio/audvid_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, unplaced)         0.584     2.042    Audio/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
                         BUFH (Prop_bufh_I_O)         0.127     2.169 r  Audio/audvid_clockmanager/cm2/clkout1_buf_en2/O
                         net (fo=8, unplaced)         0.584     2.753    Audio/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
                         FDRE                                         r  Audio/audvid_clockmanager/cm2/seq_reg1_reg[7]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456     3.209 r  Audio/audvid_clockmanager/cm2/seq_reg1_reg[7]/Q
                         net (fo=1, unplaced)         0.800     4.009    Audio/audvid_clockmanager/cm2/seq_reg1[7]
                         BUFGCTRL                                     r  Audio/audvid_clockmanager/cm2/clkout1_buf2/CE0
  -------------------------------------------------------------------    -------------------

                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                     70.862    70.862 r  
    W5                                                0.000    70.862 r  clk100 (IN)
                         net (fo=0)                   0.000    70.862    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    72.250 r  clk100_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    73.009    clk100_IBUF
                         BUFG (Prop_bufg_I_O)         0.091    73.100 r  clk100_IBUF_BUFG_inst/O
                         net (fo=11, unplaced)        0.439    73.539    Audio/audvid_clockmanager/cm2/clk100_IBUF_BUFG
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.290    72.250 r  Audio/audvid_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, unplaced)         0.439    72.689    Audio/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
                         BUFGCTRL                                     r  Audio/audvid_clockmanager/cm2/clkout1_buf2/I0
                         clock pessimism              0.070    72.759    
                         clock uncertainty           -0.145    72.614    
                         BUFGCTRL (Setup_bufgctrl_I0_CE0)
                                                     -0.334    72.280    Audio/audvid_clockmanager/cm2/clkout1_buf2
  -------------------------------------------------------------------
                         required time                         72.280    
                         arrival time                          -4.009    
  -------------------------------------------------------------------
                         slack                                 68.271    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.007ns  (arrival time - required time)
  Source:                 Audio/audvid_clockmanager/cm2/seq_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            Audio/audvid_clockmanager/cm2/seq_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             I2S_CLK_reloj2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns - I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.141ns (63.533%)  route 0.081ns (36.467%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.975ns
    Source Clock Delay      (SCD):    0.474ns
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.564    clk100_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.590 r  clk100_IBUF_BUFG_inst/O
                         net (fo=11, unplaced)        0.114     0.704    Audio/audvid_clockmanager/cm2/clk100_IBUF_BUFG
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -0.477     0.226 r  Audio/audvid_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, unplaced)         0.114     0.340    Audio/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
                         BUFH (Prop_bufh_I_O)         0.020     0.360 r  Audio/audvid_clockmanager/cm2/clkout1_buf_en2/O
                         net (fo=8, unplaced)         0.114     0.474    Audio/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
                         FDRE                                         r  Audio/audvid_clockmanager/cm2/seq_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.615 r  Audio/audvid_clockmanager/cm2/seq_reg1_reg[0]/Q
                         net (fo=1, unplaced)         0.081     0.696    Audio/audvid_clockmanager/cm2/seq_reg1[0]
                         FDRE                                         r  Audio/audvid_clockmanager/cm2/seq_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.769    clk100_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.798 r  clk100_IBUF_BUFG_inst/O
                         net (fo=11, unplaced)        0.259     1.057    Audio/audvid_clockmanager/cm2/clk100_IBUF_BUFG
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -0.643     0.414 r  Audio/audvid_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, unplaced)         0.259     0.673    Audio/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
                         BUFH (Prop_bufh_I_O)         0.043     0.716 r  Audio/audvid_clockmanager/cm2/clkout1_buf_en2/O
                         net (fo=8, unplaced)         0.259     0.975    Audio/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
                         FDRE                                         r  Audio/audvid_clockmanager/cm2/seq_reg1_reg[1]/C
                         clock pessimism             -0.356     0.619    
                         FDRE (Hold_fdre_C_D)         0.070     0.689    Audio/audvid_clockmanager/cm2/seq_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.689    
                         arrival time                           0.696    
  -------------------------------------------------------------------
                         slack                                  0.007    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         I2S_CLK_reloj2_clk_wiz_0_0
Waveform(ns):       { 0.000 35.431 }
Period(ns):         70.862
Sources:            { Audio/audvid_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         70.862      68.706               Audio/audvid_clockmanager/cm2/clkout1_buf2/I0
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       70.862      142.498              Audio/audvid_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         35.431      34.931               Audio/audvid_clockmanager/I2S_CLK_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         35.431      34.931               Audio/audvid_clockmanager/I2S_CLK_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_reloj2_clk_wiz_0_0
  To Clock:  clkfbout_reloj2_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_reloj2_clk_wiz_0_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { Audio/audvid_clockmanager/cm2/mmcm_adv_inst2/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845               Audio/audvid_clockmanager/cm2/clkf_buf2/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       50.000      50.000               Audio/audvid_clockmanager/cm2/mmcm_adv_inst2/CLKFBIN



