

================================================================
== Vivado HLS Report for 'C_drain_IO_L2_out'
================================================================
* Date:           Sun Mar 22 14:27:48 2020

* Version:        2019.2 (Build 2698951 on Thu Oct 24 19:15:34 MDT 2019)
* Project:        prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 3.519 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       34|       34| 0.170 us | 0.170 us |   34|   34|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       32|       32|         2|          1|          1|    32|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      -|        0|      142|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|      -|        -|        -|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|      132|    -|
|Register             |        -|      -|       31|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|      0|       31|      274|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln738_fu_190_p2               |     +    |      0|  0|   6|           6|           1|
    |add_ln739_fu_350_p2               |     +    |      0|  0|   6|           6|           1|
    |add_ln742_1_fu_336_p2             |     +    |      0|  0|   6|           5|           1|
    |add_ln744_fu_310_p2               |     +    |      0|  0|   6|           4|           1|
    |c3_fu_282_p2                      |     +    |      0|  0|   3|           2|           1|
    |and_ln739_1_fu_226_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln739_2_fu_238_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln739_fu_214_p2               |    and   |      0|  0|   2|           1|           1|
    |and_ln742_1_fu_276_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln742_fu_270_p2               |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op47_read_state3     |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op49_read_state3     |    and   |      0|  0|   2|           1|           1|
    |icmp_ln738_fu_184_p2              |   icmp   |      0|  0|  11|           6|           7|
    |icmp_ln739_fu_196_p2              |   icmp   |      0|  0|  11|           6|           5|
    |icmp_ln742_fu_232_p2              |   icmp   |      0|  0|  11|           5|           4|
    |icmp_ln744_fu_220_p2              |   icmp   |      0|  0|   9|           4|           3|
    |icmp_ln750_1_fu_288_p2            |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln750_fu_208_p2              |   icmp   |      0|  0|   8|           2|           1|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1  |    or    |      0|  0|   2|           1|           1|
    |or_ln742_1_fu_264_p2              |    or    |      0|  0|   2|           1|           1|
    |or_ln742_fu_244_p2                |    or    |      0|  0|   2|           1|           1|
    |or_ln744_1_fu_322_p2              |    or    |      0|  0|   2|           1|           1|
    |or_ln744_fu_316_p2                |    or    |      0|  0|   2|           1|           1|
    |select_ln739_fu_356_p3            |  select  |      0|  0|   6|           1|           1|
    |select_ln742_1_fu_302_p3          |  select  |      0|  0|   2|           1|           2|
    |select_ln742_2_fu_342_p3          |  select  |      0|  0|   5|           1|           1|
    |select_ln742_fu_250_p3            |  select  |      0|  0|   2|           1|           1|
    |select_ln744_fu_328_p3            |  select  |      0|  0|   4|           1|           1|
    |select_ln750_fu_294_p3            |  select  |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    |xor_ln739_fu_202_p2               |    xor   |      0|  0|   2|           1|           2|
    |xor_ln742_fu_258_p2               |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 142|          73|          54|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+----+-----------+-----+-----------+
    |               Name              | LUT| Input Size| Bits| Total Bits|
    +---------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                        |  21|          4|    1|          4|
    |ap_done                          |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1          |  15|          3|    1|          3|
    |ap_phi_mux_tmp_V_phi_fu_175_p4   |  15|          3|   64|        192|
    |c3_0_reg_150                     |   9|          2|    2|          4|
    |fifo_C_drain_in_V_V_blk_n        |   9|          2|    1|          2|
    |fifo_C_drain_local_in_V_V_blk_n  |   9|          2|    1|          2|
    |fifo_C_drain_out_V_V_blk_n       |   9|          2|    1|          2|
    |indvar_flatten11_reg_139         |   9|          2|    5|         10|
    |indvar_flatten33_reg_128         |   9|          2|    6|         12|
    |indvar_flatten63_reg_117         |   9|          2|    6|         12|
    |indvar_flatten_reg_161           |   9|          2|    4|          8|
    +---------------------------------+----+-----------+-----+-----------+
    |Total                            | 132|         28|   93|        253|
    +---------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+---+----+-----+-----------+
    |           Name           | FF| LUT| Bits| Const Bits|
    +--------------------------+---+----+-----+-----------+
    |ap_CS_fsm                 |  3|   0|    3|          0|
    |ap_done_reg               |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0   |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1   |  1|   0|    1|          0|
    |c3_0_reg_150              |  2|   0|    2|          0|
    |icmp_ln738_reg_364        |  1|   0|    1|          0|
    |indvar_flatten11_reg_139  |  5|   0|    5|          0|
    |indvar_flatten33_reg_128  |  6|   0|    6|          0|
    |indvar_flatten63_reg_117  |  6|   0|    6|          0|
    |indvar_flatten_reg_161    |  4|   0|    4|          0|
    |select_ln750_reg_373      |  1|   0|    1|          0|
    +--------------------------+---+----+-----+-----------+
    |Total                     | 31|   0|   31|          0|
    +--------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------------+-----+-----+------------+---------------------------+--------------+
|             RTL Ports             | Dir | Bits|  Protocol  |       Source Object       |    C Type    |
+-----------------------------------+-----+-----+------------+---------------------------+--------------+
|ap_clk                             |  in |    1| ap_ctrl_hs |     C_drain_IO_L2_out     | return value |
|ap_rst                             |  in |    1| ap_ctrl_hs |     C_drain_IO_L2_out     | return value |
|ap_start                           |  in |    1| ap_ctrl_hs |     C_drain_IO_L2_out     | return value |
|ap_done                            | out |    1| ap_ctrl_hs |     C_drain_IO_L2_out     | return value |
|ap_continue                        |  in |    1| ap_ctrl_hs |     C_drain_IO_L2_out     | return value |
|ap_idle                            | out |    1| ap_ctrl_hs |     C_drain_IO_L2_out     | return value |
|ap_ready                           | out |    1| ap_ctrl_hs |     C_drain_IO_L2_out     | return value |
|fifo_C_drain_in_V_V_dout           |  in |   64|   ap_fifo  |    fifo_C_drain_in_V_V    |    pointer   |
|fifo_C_drain_in_V_V_empty_n        |  in |    1|   ap_fifo  |    fifo_C_drain_in_V_V    |    pointer   |
|fifo_C_drain_in_V_V_read           | out |    1|   ap_fifo  |    fifo_C_drain_in_V_V    |    pointer   |
|fifo_C_drain_out_V_V_din           | out |   64|   ap_fifo  |    fifo_C_drain_out_V_V   |    pointer   |
|fifo_C_drain_out_V_V_full_n        |  in |    1|   ap_fifo  |    fifo_C_drain_out_V_V   |    pointer   |
|fifo_C_drain_out_V_V_write         | out |    1|   ap_fifo  |    fifo_C_drain_out_V_V   |    pointer   |
|fifo_C_drain_local_in_V_V_dout     |  in |   64|   ap_fifo  | fifo_C_drain_local_in_V_V |    pointer   |
|fifo_C_drain_local_in_V_V_empty_n  |  in |    1|   ap_fifo  | fifo_C_drain_local_in_V_V |    pointer   |
|fifo_C_drain_local_in_V_V_read     | out |    1|   ap_fifo  | fifo_C_drain_local_in_V_V |    pointer   |
+-----------------------------------+-----+-----+------------+---------------------------+--------------+

