// Seed: 2496321517
module module_0 (
    input tri1 id_0,
    input supply0 id_1,
    output wor id_2,
    input supply0 id_3,
    output tri0 id_4,
    input supply0 id_5
);
  wor id_7;
  assign id_7 = 1;
endmodule
module module_1 #(
    parameter id_6 = 32'd62
) (
    output tri1 id_0
    , id_15,
    output wor id_1,
    input uwire id_2,
    output tri0 id_3,
    input wor id_4,
    input supply1 id_5,
    input wire _id_6,
    output wor id_7,
    output wire id_8,
    input uwire id_9,
    output tri id_10,
    input tri id_11,
    output supply1 id_12,
    input supply1 id_13
);
  wire [id_6 : 1] id_16;
  assign id_15 = -1;
  parameter id_17 = {"" == 1 > -1 - 1, -1, 1};
  module_0 modCall_1 (
      id_5,
      id_4,
      id_10,
      id_4,
      id_1,
      id_2
  );
  assign modCall_1.id_2 = 0;
  wire id_18;
endmodule
