;redcode
;assert 1
	SPL 0, <2
	MOV @-104, <-61
	MOV -67, <-20
	JMN -502, @-326
	JMN -502, @-396
	ADD 130, 9
	JMN -502, @-326
	MOV -863, <-20
	ADD 130, 9
	MOV -863, <-20
	MOV -863, <-20
	MOV -863, <-20
	MOV -863, <-20
	DJN -1, @-20
	ADD 130, 9
	ADD 130, 9
	SUB 0, -43
	DJN @-130, 9
	SUB @123, 106
	SPL 0, <-2
	ADD 271, 60
	SPL 0, <-543
	SUB @1, @42
	ADD 271, 60
	SPL 0, <-543
	ADD 271, 60
	SPL 0, <-543
	ADD 271, 60
	MOV -17, <-20
	ADD <13, 0
	SPL 0, <-2
	SPL 0, <-2
	ADD 130, 9
	ADD 130, 9
	JMN @12, #200
	JMN @12, #200
	ADD 130, 9
	ADD 130, 9
	ADD 271, 60
	SPL 0, <-2
	DJN -1, @-20
	SPL 0, <2
	SUB @121, 103
	JMP @632, #200
	ADD 271, 60
	ADD 130, 9
	SPL 0, <-2
	SUB @121, 103
	SUB @121, 103
	DJN <300, -99
	DJN <300, -99
