Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Mon May  7 15:55:48 2018
| Host         : DESKTOP-UBGEV9I running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     7 |
| Unused register locations in slices containing registers |    28 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              14 |            9 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              12 |            7 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              74 |           20 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+---------------------+---------------------------------------+-----------------------------+------------------+----------------+
|     Clock Signal    |             Enable Signal             |       Set/Reset Signal      | Slice Load Count | Bel Load Count |
+---------------------+---------------------------------------+-----------------------------+------------------+----------------+
|  clk1/inst/clk_out1 |                                       | vga1/hsync_i_1_n_0          |                1 |              1 |
|  clk1/inst/clk_out1 |                                       | vga1/vsync_i_1_n_0          |                1 |              1 |
|  clk1/inst/clk_out1 |                                       | vga1/sel                    |                5 |             10 |
|  clk1/inst/clk_out1 | vga1/sel                              | vga1/clear                  |                4 |             10 |
|  clk1/inst/clk_out1 |                                       |                             |                9 |             14 |
|  clk1/inst/clk_out1 | vga1/kleurregeling1/red177_out        | vga1/kleurregeling1/place10 |                8 |             32 |
|  clk1/inst/clk_out1 | vga1/kleurregeling1/place2[0]_i_1_n_0 | vga1/kleurregeling1/place10 |                8 |             32 |
+---------------------+---------------------------------------+-----------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     2 |
| 10     |                     2 |
| 14     |                     1 |
| 16+    |                     2 |
+--------+-----------------------+


