
TPAutomobile.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009848  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000330  080099d8  080099d8  0000a9d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009d08  08009d08  0000b3d0  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08009d08  08009d08  0000ad08  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009d10  08009d10  0000b3d0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009d10  08009d10  0000ad10  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08009d14  08009d14  0000ad14  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000003d0  20000000  08009d18  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00005b28  200003d0  0800a0e8  0000b3d0  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20005ef8  0800a0e8  0000bef8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000b3d0  2**0
                  CONTENTS, READONLY
 12 .debug_info   00024da8  00000000  00000000  0000b400  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00005567  00000000  00000000  000301a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00002050  00000000  00000000  00035710  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001914  00000000  00000000  00037760  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002d2b8  00000000  00000000  00039074  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00026b55  00000000  00000000  0006632c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0010784e  00000000  00000000  0008ce81  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001946cf  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000091bc  00000000  00000000  00194714  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006d  00000000  00000000  0019d8d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200003d0 	.word	0x200003d0
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080099c0 	.word	0x080099c0

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200003d4 	.word	0x200003d4
 80001cc:	080099c0 	.word	0x080099c0

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000280:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000284:	f000 b988 	b.w	8000598 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	468e      	mov	lr, r1
 80002a8:	4604      	mov	r4, r0
 80002aa:	4688      	mov	r8, r1
 80002ac:	2b00      	cmp	r3, #0
 80002ae:	d14a      	bne.n	8000346 <__udivmoddi4+0xa6>
 80002b0:	428a      	cmp	r2, r1
 80002b2:	4617      	mov	r7, r2
 80002b4:	d962      	bls.n	800037c <__udivmoddi4+0xdc>
 80002b6:	fab2 f682 	clz	r6, r2
 80002ba:	b14e      	cbz	r6, 80002d0 <__udivmoddi4+0x30>
 80002bc:	f1c6 0320 	rsb	r3, r6, #32
 80002c0:	fa01 f806 	lsl.w	r8, r1, r6
 80002c4:	fa20 f303 	lsr.w	r3, r0, r3
 80002c8:	40b7      	lsls	r7, r6
 80002ca:	ea43 0808 	orr.w	r8, r3, r8
 80002ce:	40b4      	lsls	r4, r6
 80002d0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002d4:	fa1f fc87 	uxth.w	ip, r7
 80002d8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002dc:	0c23      	lsrs	r3, r4, #16
 80002de:	fb0e 8811 	mls	r8, lr, r1, r8
 80002e2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002e6:	fb01 f20c 	mul.w	r2, r1, ip
 80002ea:	429a      	cmp	r2, r3
 80002ec:	d909      	bls.n	8000302 <__udivmoddi4+0x62>
 80002ee:	18fb      	adds	r3, r7, r3
 80002f0:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 80002f4:	f080 80ea 	bcs.w	80004cc <__udivmoddi4+0x22c>
 80002f8:	429a      	cmp	r2, r3
 80002fa:	f240 80e7 	bls.w	80004cc <__udivmoddi4+0x22c>
 80002fe:	3902      	subs	r1, #2
 8000300:	443b      	add	r3, r7
 8000302:	1a9a      	subs	r2, r3, r2
 8000304:	b2a3      	uxth	r3, r4
 8000306:	fbb2 f0fe 	udiv	r0, r2, lr
 800030a:	fb0e 2210 	mls	r2, lr, r0, r2
 800030e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000312:	fb00 fc0c 	mul.w	ip, r0, ip
 8000316:	459c      	cmp	ip, r3
 8000318:	d909      	bls.n	800032e <__udivmoddi4+0x8e>
 800031a:	18fb      	adds	r3, r7, r3
 800031c:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000320:	f080 80d6 	bcs.w	80004d0 <__udivmoddi4+0x230>
 8000324:	459c      	cmp	ip, r3
 8000326:	f240 80d3 	bls.w	80004d0 <__udivmoddi4+0x230>
 800032a:	443b      	add	r3, r7
 800032c:	3802      	subs	r0, #2
 800032e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000332:	eba3 030c 	sub.w	r3, r3, ip
 8000336:	2100      	movs	r1, #0
 8000338:	b11d      	cbz	r5, 8000342 <__udivmoddi4+0xa2>
 800033a:	40f3      	lsrs	r3, r6
 800033c:	2200      	movs	r2, #0
 800033e:	e9c5 3200 	strd	r3, r2, [r5]
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	428b      	cmp	r3, r1
 8000348:	d905      	bls.n	8000356 <__udivmoddi4+0xb6>
 800034a:	b10d      	cbz	r5, 8000350 <__udivmoddi4+0xb0>
 800034c:	e9c5 0100 	strd	r0, r1, [r5]
 8000350:	2100      	movs	r1, #0
 8000352:	4608      	mov	r0, r1
 8000354:	e7f5      	b.n	8000342 <__udivmoddi4+0xa2>
 8000356:	fab3 f183 	clz	r1, r3
 800035a:	2900      	cmp	r1, #0
 800035c:	d146      	bne.n	80003ec <__udivmoddi4+0x14c>
 800035e:	4573      	cmp	r3, lr
 8000360:	d302      	bcc.n	8000368 <__udivmoddi4+0xc8>
 8000362:	4282      	cmp	r2, r0
 8000364:	f200 8105 	bhi.w	8000572 <__udivmoddi4+0x2d2>
 8000368:	1a84      	subs	r4, r0, r2
 800036a:	eb6e 0203 	sbc.w	r2, lr, r3
 800036e:	2001      	movs	r0, #1
 8000370:	4690      	mov	r8, r2
 8000372:	2d00      	cmp	r5, #0
 8000374:	d0e5      	beq.n	8000342 <__udivmoddi4+0xa2>
 8000376:	e9c5 4800 	strd	r4, r8, [r5]
 800037a:	e7e2      	b.n	8000342 <__udivmoddi4+0xa2>
 800037c:	2a00      	cmp	r2, #0
 800037e:	f000 8090 	beq.w	80004a2 <__udivmoddi4+0x202>
 8000382:	fab2 f682 	clz	r6, r2
 8000386:	2e00      	cmp	r6, #0
 8000388:	f040 80a4 	bne.w	80004d4 <__udivmoddi4+0x234>
 800038c:	1a8a      	subs	r2, r1, r2
 800038e:	0c03      	lsrs	r3, r0, #16
 8000390:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000394:	b280      	uxth	r0, r0
 8000396:	b2bc      	uxth	r4, r7
 8000398:	2101      	movs	r1, #1
 800039a:	fbb2 fcfe 	udiv	ip, r2, lr
 800039e:	fb0e 221c 	mls	r2, lr, ip, r2
 80003a2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003a6:	fb04 f20c 	mul.w	r2, r4, ip
 80003aa:	429a      	cmp	r2, r3
 80003ac:	d907      	bls.n	80003be <__udivmoddi4+0x11e>
 80003ae:	18fb      	adds	r3, r7, r3
 80003b0:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 80003b4:	d202      	bcs.n	80003bc <__udivmoddi4+0x11c>
 80003b6:	429a      	cmp	r2, r3
 80003b8:	f200 80e0 	bhi.w	800057c <__udivmoddi4+0x2dc>
 80003bc:	46c4      	mov	ip, r8
 80003be:	1a9b      	subs	r3, r3, r2
 80003c0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003c4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003c8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003cc:	fb02 f404 	mul.w	r4, r2, r4
 80003d0:	429c      	cmp	r4, r3
 80003d2:	d907      	bls.n	80003e4 <__udivmoddi4+0x144>
 80003d4:	18fb      	adds	r3, r7, r3
 80003d6:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 80003da:	d202      	bcs.n	80003e2 <__udivmoddi4+0x142>
 80003dc:	429c      	cmp	r4, r3
 80003de:	f200 80ca 	bhi.w	8000576 <__udivmoddi4+0x2d6>
 80003e2:	4602      	mov	r2, r0
 80003e4:	1b1b      	subs	r3, r3, r4
 80003e6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003ea:	e7a5      	b.n	8000338 <__udivmoddi4+0x98>
 80003ec:	f1c1 0620 	rsb	r6, r1, #32
 80003f0:	408b      	lsls	r3, r1
 80003f2:	fa22 f706 	lsr.w	r7, r2, r6
 80003f6:	431f      	orrs	r7, r3
 80003f8:	fa0e f401 	lsl.w	r4, lr, r1
 80003fc:	fa20 f306 	lsr.w	r3, r0, r6
 8000400:	fa2e fe06 	lsr.w	lr, lr, r6
 8000404:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000408:	4323      	orrs	r3, r4
 800040a:	fa00 f801 	lsl.w	r8, r0, r1
 800040e:	fa1f fc87 	uxth.w	ip, r7
 8000412:	fbbe f0f9 	udiv	r0, lr, r9
 8000416:	0c1c      	lsrs	r4, r3, #16
 8000418:	fb09 ee10 	mls	lr, r9, r0, lr
 800041c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000420:	fb00 fe0c 	mul.w	lr, r0, ip
 8000424:	45a6      	cmp	lr, r4
 8000426:	fa02 f201 	lsl.w	r2, r2, r1
 800042a:	d909      	bls.n	8000440 <__udivmoddi4+0x1a0>
 800042c:	193c      	adds	r4, r7, r4
 800042e:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000432:	f080 809c 	bcs.w	800056e <__udivmoddi4+0x2ce>
 8000436:	45a6      	cmp	lr, r4
 8000438:	f240 8099 	bls.w	800056e <__udivmoddi4+0x2ce>
 800043c:	3802      	subs	r0, #2
 800043e:	443c      	add	r4, r7
 8000440:	eba4 040e 	sub.w	r4, r4, lr
 8000444:	fa1f fe83 	uxth.w	lr, r3
 8000448:	fbb4 f3f9 	udiv	r3, r4, r9
 800044c:	fb09 4413 	mls	r4, r9, r3, r4
 8000450:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000454:	fb03 fc0c 	mul.w	ip, r3, ip
 8000458:	45a4      	cmp	ip, r4
 800045a:	d908      	bls.n	800046e <__udivmoddi4+0x1ce>
 800045c:	193c      	adds	r4, r7, r4
 800045e:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000462:	f080 8082 	bcs.w	800056a <__udivmoddi4+0x2ca>
 8000466:	45a4      	cmp	ip, r4
 8000468:	d97f      	bls.n	800056a <__udivmoddi4+0x2ca>
 800046a:	3b02      	subs	r3, #2
 800046c:	443c      	add	r4, r7
 800046e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000472:	eba4 040c 	sub.w	r4, r4, ip
 8000476:	fba0 ec02 	umull	lr, ip, r0, r2
 800047a:	4564      	cmp	r4, ip
 800047c:	4673      	mov	r3, lr
 800047e:	46e1      	mov	r9, ip
 8000480:	d362      	bcc.n	8000548 <__udivmoddi4+0x2a8>
 8000482:	d05f      	beq.n	8000544 <__udivmoddi4+0x2a4>
 8000484:	b15d      	cbz	r5, 800049e <__udivmoddi4+0x1fe>
 8000486:	ebb8 0203 	subs.w	r2, r8, r3
 800048a:	eb64 0409 	sbc.w	r4, r4, r9
 800048e:	fa04 f606 	lsl.w	r6, r4, r6
 8000492:	fa22 f301 	lsr.w	r3, r2, r1
 8000496:	431e      	orrs	r6, r3
 8000498:	40cc      	lsrs	r4, r1
 800049a:	e9c5 6400 	strd	r6, r4, [r5]
 800049e:	2100      	movs	r1, #0
 80004a0:	e74f      	b.n	8000342 <__udivmoddi4+0xa2>
 80004a2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004a6:	0c01      	lsrs	r1, r0, #16
 80004a8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004ac:	b280      	uxth	r0, r0
 80004ae:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004b2:	463b      	mov	r3, r7
 80004b4:	4638      	mov	r0, r7
 80004b6:	463c      	mov	r4, r7
 80004b8:	46b8      	mov	r8, r7
 80004ba:	46be      	mov	lr, r7
 80004bc:	2620      	movs	r6, #32
 80004be:	fbb1 f1f7 	udiv	r1, r1, r7
 80004c2:	eba2 0208 	sub.w	r2, r2, r8
 80004c6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004ca:	e766      	b.n	800039a <__udivmoddi4+0xfa>
 80004cc:	4601      	mov	r1, r0
 80004ce:	e718      	b.n	8000302 <__udivmoddi4+0x62>
 80004d0:	4610      	mov	r0, r2
 80004d2:	e72c      	b.n	800032e <__udivmoddi4+0x8e>
 80004d4:	f1c6 0220 	rsb	r2, r6, #32
 80004d8:	fa2e f302 	lsr.w	r3, lr, r2
 80004dc:	40b7      	lsls	r7, r6
 80004de:	40b1      	lsls	r1, r6
 80004e0:	fa20 f202 	lsr.w	r2, r0, r2
 80004e4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004e8:	430a      	orrs	r2, r1
 80004ea:	fbb3 f8fe 	udiv	r8, r3, lr
 80004ee:	b2bc      	uxth	r4, r7
 80004f0:	fb0e 3318 	mls	r3, lr, r8, r3
 80004f4:	0c11      	lsrs	r1, r2, #16
 80004f6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004fa:	fb08 f904 	mul.w	r9, r8, r4
 80004fe:	40b0      	lsls	r0, r6
 8000500:	4589      	cmp	r9, r1
 8000502:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000506:	b280      	uxth	r0, r0
 8000508:	d93e      	bls.n	8000588 <__udivmoddi4+0x2e8>
 800050a:	1879      	adds	r1, r7, r1
 800050c:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000510:	d201      	bcs.n	8000516 <__udivmoddi4+0x276>
 8000512:	4589      	cmp	r9, r1
 8000514:	d81f      	bhi.n	8000556 <__udivmoddi4+0x2b6>
 8000516:	eba1 0109 	sub.w	r1, r1, r9
 800051a:	fbb1 f9fe 	udiv	r9, r1, lr
 800051e:	fb09 f804 	mul.w	r8, r9, r4
 8000522:	fb0e 1119 	mls	r1, lr, r9, r1
 8000526:	b292      	uxth	r2, r2
 8000528:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800052c:	4542      	cmp	r2, r8
 800052e:	d229      	bcs.n	8000584 <__udivmoddi4+0x2e4>
 8000530:	18ba      	adds	r2, r7, r2
 8000532:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000536:	d2c4      	bcs.n	80004c2 <__udivmoddi4+0x222>
 8000538:	4542      	cmp	r2, r8
 800053a:	d2c2      	bcs.n	80004c2 <__udivmoddi4+0x222>
 800053c:	f1a9 0102 	sub.w	r1, r9, #2
 8000540:	443a      	add	r2, r7
 8000542:	e7be      	b.n	80004c2 <__udivmoddi4+0x222>
 8000544:	45f0      	cmp	r8, lr
 8000546:	d29d      	bcs.n	8000484 <__udivmoddi4+0x1e4>
 8000548:	ebbe 0302 	subs.w	r3, lr, r2
 800054c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000550:	3801      	subs	r0, #1
 8000552:	46e1      	mov	r9, ip
 8000554:	e796      	b.n	8000484 <__udivmoddi4+0x1e4>
 8000556:	eba7 0909 	sub.w	r9, r7, r9
 800055a:	4449      	add	r1, r9
 800055c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000560:	fbb1 f9fe 	udiv	r9, r1, lr
 8000564:	fb09 f804 	mul.w	r8, r9, r4
 8000568:	e7db      	b.n	8000522 <__udivmoddi4+0x282>
 800056a:	4673      	mov	r3, lr
 800056c:	e77f      	b.n	800046e <__udivmoddi4+0x1ce>
 800056e:	4650      	mov	r0, sl
 8000570:	e766      	b.n	8000440 <__udivmoddi4+0x1a0>
 8000572:	4608      	mov	r0, r1
 8000574:	e6fd      	b.n	8000372 <__udivmoddi4+0xd2>
 8000576:	443b      	add	r3, r7
 8000578:	3a02      	subs	r2, #2
 800057a:	e733      	b.n	80003e4 <__udivmoddi4+0x144>
 800057c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000580:	443b      	add	r3, r7
 8000582:	e71c      	b.n	80003be <__udivmoddi4+0x11e>
 8000584:	4649      	mov	r1, r9
 8000586:	e79c      	b.n	80004c2 <__udivmoddi4+0x222>
 8000588:	eba1 0109 	sub.w	r1, r1, r9
 800058c:	46c4      	mov	ip, r8
 800058e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000592:	fb09 f804 	mul.w	r8, r9, r4
 8000596:	e7c4      	b.n	8000522 <__udivmoddi4+0x282>

08000598 <__aeabi_idiv0>:
 8000598:	4770      	bx	lr
 800059a:	bf00      	nop

0800059c <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 800059c:	b480      	push	{r7}
 800059e:	b085      	sub	sp, #20
 80005a0:	af00      	add	r7, sp, #0
 80005a2:	60f8      	str	r0, [r7, #12]
 80005a4:	60b9      	str	r1, [r7, #8]
 80005a6:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 80005a8:	68fb      	ldr	r3, [r7, #12]
 80005aa:	4a07      	ldr	r2, [pc, #28]	@ (80005c8 <vApplicationGetIdleTaskMemory+0x2c>)
 80005ac:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 80005ae:	68bb      	ldr	r3, [r7, #8]
 80005b0:	4a06      	ldr	r2, [pc, #24]	@ (80005cc <vApplicationGetIdleTaskMemory+0x30>)
 80005b2:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 80005b4:	687b      	ldr	r3, [r7, #4]
 80005b6:	2280      	movs	r2, #128	@ 0x80
 80005b8:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 80005ba:	bf00      	nop
 80005bc:	3714      	adds	r7, #20
 80005be:	46bd      	mov	sp, r7
 80005c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005c4:	4770      	bx	lr
 80005c6:	bf00      	nop
 80005c8:	200003f0 	.word	0x200003f0
 80005cc:	20000490 	.word	0x20000490

080005d0 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 80005d0:	b5b0      	push	{r4, r5, r7, lr}
 80005d2:	b088      	sub	sp, #32
 80005d4:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 80005d6:	4b0a      	ldr	r3, [pc, #40]	@ (8000600 <MX_FREERTOS_Init+0x30>)
 80005d8:	1d3c      	adds	r4, r7, #4
 80005da:	461d      	mov	r5, r3
 80005dc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80005de:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80005e0:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80005e4:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 80005e8:	1d3b      	adds	r3, r7, #4
 80005ea:	2100      	movs	r1, #0
 80005ec:	4618      	mov	r0, r3
 80005ee:	f006 fa31 	bl	8006a54 <osThreadCreate>
 80005f2:	4603      	mov	r3, r0
 80005f4:	4a03      	ldr	r2, [pc, #12]	@ (8000604 <MX_FREERTOS_Init+0x34>)
 80005f6:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

}
 80005f8:	bf00      	nop
 80005fa:	3720      	adds	r7, #32
 80005fc:	46bd      	mov	sp, r7
 80005fe:	bdb0      	pop	{r4, r5, r7, pc}
 8000600:	080099e4 	.word	0x080099e4
 8000604:	200003ec 	.word	0x200003ec

08000608 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8000608:	b580      	push	{r7, lr}
 800060a:	b082      	sub	sp, #8
 800060c:	af00      	add	r7, sp, #0
 800060e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8000610:	2001      	movs	r0, #1
 8000612:	f006 fa6b 	bl	8006aec <osDelay>
 8000616:	e7fb      	b.n	8000610 <StartDefaultTask+0x8>

08000618 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000618:	b580      	push	{r7, lr}
 800061a:	b08a      	sub	sp, #40	@ 0x28
 800061c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800061e:	f107 0314 	add.w	r3, r7, #20
 8000622:	2200      	movs	r2, #0
 8000624:	601a      	str	r2, [r3, #0]
 8000626:	605a      	str	r2, [r3, #4]
 8000628:	609a      	str	r2, [r3, #8]
 800062a:	60da      	str	r2, [r3, #12]
 800062c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800062e:	4b38      	ldr	r3, [pc, #224]	@ (8000710 <MX_GPIO_Init+0xf8>)
 8000630:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000632:	4a37      	ldr	r2, [pc, #220]	@ (8000710 <MX_GPIO_Init+0xf8>)
 8000634:	f043 0304 	orr.w	r3, r3, #4
 8000638:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800063a:	4b35      	ldr	r3, [pc, #212]	@ (8000710 <MX_GPIO_Init+0xf8>)
 800063c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800063e:	f003 0304 	and.w	r3, r3, #4
 8000642:	613b      	str	r3, [r7, #16]
 8000644:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000646:	4b32      	ldr	r3, [pc, #200]	@ (8000710 <MX_GPIO_Init+0xf8>)
 8000648:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800064a:	4a31      	ldr	r2, [pc, #196]	@ (8000710 <MX_GPIO_Init+0xf8>)
 800064c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000650:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000652:	4b2f      	ldr	r3, [pc, #188]	@ (8000710 <MX_GPIO_Init+0xf8>)
 8000654:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000656:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800065a:	60fb      	str	r3, [r7, #12]
 800065c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800065e:	4b2c      	ldr	r3, [pc, #176]	@ (8000710 <MX_GPIO_Init+0xf8>)
 8000660:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000662:	4a2b      	ldr	r2, [pc, #172]	@ (8000710 <MX_GPIO_Init+0xf8>)
 8000664:	f043 0301 	orr.w	r3, r3, #1
 8000668:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800066a:	4b29      	ldr	r3, [pc, #164]	@ (8000710 <MX_GPIO_Init+0xf8>)
 800066c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800066e:	f003 0301 	and.w	r3, r3, #1
 8000672:	60bb      	str	r3, [r7, #8]
 8000674:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000676:	4b26      	ldr	r3, [pc, #152]	@ (8000710 <MX_GPIO_Init+0xf8>)
 8000678:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800067a:	4a25      	ldr	r2, [pc, #148]	@ (8000710 <MX_GPIO_Init+0xf8>)
 800067c:	f043 0302 	orr.w	r3, r3, #2
 8000680:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000682:	4b23      	ldr	r3, [pc, #140]	@ (8000710 <MX_GPIO_Init+0xf8>)
 8000684:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000686:	f003 0302 	and.w	r3, r3, #2
 800068a:	607b      	str	r3, [r7, #4]
 800068c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(vu_nRST_GPIO_Port, vu_nRST_Pin, GPIO_PIN_SET);
 800068e:	2201      	movs	r2, #1
 8000690:	2101      	movs	r1, #1
 8000692:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000696:	f001 fa61 	bl	8001b5c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800069a:	2200      	movs	r2, #0
 800069c:	2120      	movs	r1, #32
 800069e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80006a2:	f001 fa5b 	bl	8001b5c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(VU_nCS_GPIO_Port, VU_nCS_Pin, GPIO_PIN_SET);
 80006a6:	2201      	movs	r2, #1
 80006a8:	2180      	movs	r1, #128	@ 0x80
 80006aa:	481a      	ldr	r0, [pc, #104]	@ (8000714 <MX_GPIO_Init+0xfc>)
 80006ac:	f001 fa56 	bl	8001b5c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80006b0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80006b4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80006b6:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80006ba:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006bc:	2300      	movs	r3, #0
 80006be:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80006c0:	f107 0314 	add.w	r3, r7, #20
 80006c4:	4619      	mov	r1, r3
 80006c6:	4814      	ldr	r0, [pc, #80]	@ (8000718 <MX_GPIO_Init+0x100>)
 80006c8:	f001 f89e 	bl	8001808 <HAL_GPIO_Init>

  /*Configure GPIO pins : vu_nRST_Pin LD2_Pin */
  GPIO_InitStruct.Pin = vu_nRST_Pin|LD2_Pin;
 80006cc:	2321      	movs	r3, #33	@ 0x21
 80006ce:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80006d0:	2301      	movs	r3, #1
 80006d2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006d4:	2300      	movs	r3, #0
 80006d6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80006d8:	2300      	movs	r3, #0
 80006da:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80006dc:	f107 0314 	add.w	r3, r7, #20
 80006e0:	4619      	mov	r1, r3
 80006e2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80006e6:	f001 f88f 	bl	8001808 <HAL_GPIO_Init>

  /*Configure GPIO pin : VU_nCS_Pin */
  GPIO_InitStruct.Pin = VU_nCS_Pin;
 80006ea:	2380      	movs	r3, #128	@ 0x80
 80006ec:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80006ee:	2301      	movs	r3, #1
 80006f0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006f2:	2300      	movs	r3, #0
 80006f4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80006f6:	2300      	movs	r3, #0
 80006f8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(VU_nCS_GPIO_Port, &GPIO_InitStruct);
 80006fa:	f107 0314 	add.w	r3, r7, #20
 80006fe:	4619      	mov	r1, r3
 8000700:	4804      	ldr	r0, [pc, #16]	@ (8000714 <MX_GPIO_Init+0xfc>)
 8000702:	f001 f881 	bl	8001808 <HAL_GPIO_Init>

}
 8000706:	bf00      	nop
 8000708:	3728      	adds	r7, #40	@ 0x28
 800070a:	46bd      	mov	sp, r7
 800070c:	bd80      	pop	{r7, pc}
 800070e:	bf00      	nop
 8000710:	40021000 	.word	0x40021000
 8000714:	48000400 	.word	0x48000400
 8000718:	48000800 	.word	0x48000800

0800071c <MX_I2C2_Init>:

I2C_HandleTypeDef hi2c2;

/* I2C2 init function */
void MX_I2C2_Init(void)
{
 800071c:	b580      	push	{r7, lr}
 800071e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8000720:	4b1b      	ldr	r3, [pc, #108]	@ (8000790 <MX_I2C2_Init+0x74>)
 8000722:	4a1c      	ldr	r2, [pc, #112]	@ (8000794 <MX_I2C2_Init+0x78>)
 8000724:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x10B17DB5;
 8000726:	4b1a      	ldr	r3, [pc, #104]	@ (8000790 <MX_I2C2_Init+0x74>)
 8000728:	4a1b      	ldr	r2, [pc, #108]	@ (8000798 <MX_I2C2_Init+0x7c>)
 800072a:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 800072c:	4b18      	ldr	r3, [pc, #96]	@ (8000790 <MX_I2C2_Init+0x74>)
 800072e:	2200      	movs	r2, #0
 8000730:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000732:	4b17      	ldr	r3, [pc, #92]	@ (8000790 <MX_I2C2_Init+0x74>)
 8000734:	2201      	movs	r2, #1
 8000736:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000738:	4b15      	ldr	r3, [pc, #84]	@ (8000790 <MX_I2C2_Init+0x74>)
 800073a:	2200      	movs	r2, #0
 800073c:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 800073e:	4b14      	ldr	r3, [pc, #80]	@ (8000790 <MX_I2C2_Init+0x74>)
 8000740:	2200      	movs	r2, #0
 8000742:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000744:	4b12      	ldr	r3, [pc, #72]	@ (8000790 <MX_I2C2_Init+0x74>)
 8000746:	2200      	movs	r2, #0
 8000748:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800074a:	4b11      	ldr	r3, [pc, #68]	@ (8000790 <MX_I2C2_Init+0x74>)
 800074c:	2200      	movs	r2, #0
 800074e:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000750:	4b0f      	ldr	r3, [pc, #60]	@ (8000790 <MX_I2C2_Init+0x74>)
 8000752:	2200      	movs	r2, #0
 8000754:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8000756:	480e      	ldr	r0, [pc, #56]	@ (8000790 <MX_I2C2_Init+0x74>)
 8000758:	f001 fa32 	bl	8001bc0 <HAL_I2C_Init>
 800075c:	4603      	mov	r3, r0
 800075e:	2b00      	cmp	r3, #0
 8000760:	d001      	beq.n	8000766 <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 8000762:	f000 fadb 	bl	8000d1c <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000766:	2100      	movs	r1, #0
 8000768:	4809      	ldr	r0, [pc, #36]	@ (8000790 <MX_I2C2_Init+0x74>)
 800076a:	f001 fac4 	bl	8001cf6 <HAL_I2CEx_ConfigAnalogFilter>
 800076e:	4603      	mov	r3, r0
 8000770:	2b00      	cmp	r3, #0
 8000772:	d001      	beq.n	8000778 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 8000774:	f000 fad2 	bl	8000d1c <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8000778:	2100      	movs	r1, #0
 800077a:	4805      	ldr	r0, [pc, #20]	@ (8000790 <MX_I2C2_Init+0x74>)
 800077c:	f001 fb06 	bl	8001d8c <HAL_I2CEx_ConfigDigitalFilter>
 8000780:	4603      	mov	r3, r0
 8000782:	2b00      	cmp	r3, #0
 8000784:	d001      	beq.n	800078a <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 8000786:	f000 fac9 	bl	8000d1c <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 800078a:	bf00      	nop
 800078c:	bd80      	pop	{r7, pc}
 800078e:	bf00      	nop
 8000790:	20000690 	.word	0x20000690
 8000794:	40005800 	.word	0x40005800
 8000798:	10b17db5 	.word	0x10b17db5

0800079c <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 800079c:	b580      	push	{r7, lr}
 800079e:	b0ac      	sub	sp, #176	@ 0xb0
 80007a0:	af00      	add	r7, sp, #0
 80007a2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007a4:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80007a8:	2200      	movs	r2, #0
 80007aa:	601a      	str	r2, [r3, #0]
 80007ac:	605a      	str	r2, [r3, #4]
 80007ae:	609a      	str	r2, [r3, #8]
 80007b0:	60da      	str	r2, [r3, #12]
 80007b2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80007b4:	f107 0314 	add.w	r3, r7, #20
 80007b8:	2288      	movs	r2, #136	@ 0x88
 80007ba:	2100      	movs	r1, #0
 80007bc:	4618      	mov	r0, r3
 80007be:	f008 f969 	bl	8008a94 <memset>
  if(i2cHandle->Instance==I2C2)
 80007c2:	687b      	ldr	r3, [r7, #4]
 80007c4:	681b      	ldr	r3, [r3, #0]
 80007c6:	4a21      	ldr	r2, [pc, #132]	@ (800084c <HAL_I2C_MspInit+0xb0>)
 80007c8:	4293      	cmp	r3, r2
 80007ca:	d13b      	bne.n	8000844 <HAL_I2C_MspInit+0xa8>

  /* USER CODE END I2C2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 80007cc:	2380      	movs	r3, #128	@ 0x80
 80007ce:	617b      	str	r3, [r7, #20]
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 80007d0:	2300      	movs	r3, #0
 80007d2:	66bb      	str	r3, [r7, #104]	@ 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80007d4:	f107 0314 	add.w	r3, r7, #20
 80007d8:	4618      	mov	r0, r3
 80007da:	f002 fafd 	bl	8002dd8 <HAL_RCCEx_PeriphCLKConfig>
 80007de:	4603      	mov	r3, r0
 80007e0:	2b00      	cmp	r3, #0
 80007e2:	d001      	beq.n	80007e8 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 80007e4:	f000 fa9a 	bl	8000d1c <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80007e8:	4b19      	ldr	r3, [pc, #100]	@ (8000850 <HAL_I2C_MspInit+0xb4>)
 80007ea:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80007ec:	4a18      	ldr	r2, [pc, #96]	@ (8000850 <HAL_I2C_MspInit+0xb4>)
 80007ee:	f043 0302 	orr.w	r3, r3, #2
 80007f2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80007f4:	4b16      	ldr	r3, [pc, #88]	@ (8000850 <HAL_I2C_MspInit+0xb4>)
 80007f6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80007f8:	f003 0302 	and.w	r3, r3, #2
 80007fc:	613b      	str	r3, [r7, #16]
 80007fe:	693b      	ldr	r3, [r7, #16]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8000800:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8000804:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000808:	2312      	movs	r3, #18
 800080a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800080e:	2300      	movs	r3, #0
 8000810:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000814:	2303      	movs	r3, #3
 8000816:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 800081a:	2304      	movs	r3, #4
 800081c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000820:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000824:	4619      	mov	r1, r3
 8000826:	480b      	ldr	r0, [pc, #44]	@ (8000854 <HAL_I2C_MspInit+0xb8>)
 8000828:	f000 ffee 	bl	8001808 <HAL_GPIO_Init>

    /* I2C2 clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 800082c:	4b08      	ldr	r3, [pc, #32]	@ (8000850 <HAL_I2C_MspInit+0xb4>)
 800082e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000830:	4a07      	ldr	r2, [pc, #28]	@ (8000850 <HAL_I2C_MspInit+0xb4>)
 8000832:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000836:	6593      	str	r3, [r2, #88]	@ 0x58
 8000838:	4b05      	ldr	r3, [pc, #20]	@ (8000850 <HAL_I2C_MspInit+0xb4>)
 800083a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800083c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8000840:	60fb      	str	r3, [r7, #12]
 8000842:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
}
 8000844:	bf00      	nop
 8000846:	37b0      	adds	r7, #176	@ 0xb0
 8000848:	46bd      	mov	sp, r7
 800084a:	bd80      	pop	{r7, pc}
 800084c:	40005800 	.word	0x40005800
 8000850:	40021000 	.word	0x40021000
 8000854:	48000400 	.word	0x48000400

08000858 <__io_putchar>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int __io_putchar(int chr)
{
 8000858:	b580      	push	{r7, lr}
 800085a:	b082      	sub	sp, #8
 800085c:	af00      	add	r7, sp, #0
 800085e:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart2, (uint8_t*)&chr, 1, HAL_MAX_DELAY);
 8000860:	1d39      	adds	r1, r7, #4
 8000862:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000866:	2201      	movs	r2, #1
 8000868:	4803      	ldr	r0, [pc, #12]	@ (8000878 <__io_putchar+0x20>)
 800086a:	f004 ff73 	bl	8005754 <HAL_UART_Transmit>
	return chr;
 800086e:	687b      	ldr	r3, [r7, #4]
}
 8000870:	4618      	mov	r0, r3
 8000872:	3708      	adds	r7, #8
 8000874:	46bd      	mov	sp, r7
 8000876:	bd80      	pop	{r7, pc}
 8000878:	200008c8 	.word	0x200008c8

0800087c <drv_uart_receive>:

uint8_t drv_uart_receive(char * pData, uint16_t size)
{
 800087c:	b580      	push	{r7, lr}
 800087e:	b082      	sub	sp, #8
 8000880:	af00      	add	r7, sp, #0
 8000882:	6078      	str	r0, [r7, #4]
 8000884:	460b      	mov	r3, r1
 8000886:	807b      	strh	r3, [r7, #2]
	HAL_UART_Receive(&huart2, (uint8_t*)pData, size, HAL_MAX_DELAY);
 8000888:	887a      	ldrh	r2, [r7, #2]
 800088a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800088e:	6879      	ldr	r1, [r7, #4]
 8000890:	4803      	ldr	r0, [pc, #12]	@ (80008a0 <drv_uart_receive+0x24>)
 8000892:	f004 ffe8 	bl	8005866 <HAL_UART_Receive>
	return 0;
 8000896:	2300      	movs	r3, #0
}
 8000898:	4618      	mov	r0, r3
 800089a:	3708      	adds	r7, #8
 800089c:	46bd      	mov	sp, r7
 800089e:	bd80      	pop	{r7, pc}
 80008a0:	200008c8 	.word	0x200008c8

080008a4 <drv_uart_transmit>:

uint8_t drv_uart_transmit(char * pData, uint16_t size)
{
 80008a4:	b580      	push	{r7, lr}
 80008a6:	b082      	sub	sp, #8
 80008a8:	af00      	add	r7, sp, #0
 80008aa:	6078      	str	r0, [r7, #4]
 80008ac:	460b      	mov	r3, r1
 80008ae:	807b      	strh	r3, [r7, #2]
	HAL_UART_Transmit(&huart2, (uint8_t*)pData, size, HAL_MAX_DELAY);
 80008b0:	887a      	ldrh	r2, [r7, #2]
 80008b2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80008b6:	6879      	ldr	r1, [r7, #4]
 80008b8:	4803      	ldr	r0, [pc, #12]	@ (80008c8 <drv_uart_transmit+0x24>)
 80008ba:	f004 ff4b 	bl	8005754 <HAL_UART_Transmit>
	return 0;
 80008be:	2300      	movs	r3, #0
}
 80008c0:	4618      	mov	r0, r3
 80008c2:	3708      	adds	r7, #8
 80008c4:	46bd      	mov	sp, r7
 80008c6:	bd80      	pop	{r7, pc}
 80008c8:	200008c8 	.word	0x200008c8

080008cc <cs_low>:
				.drv_shell_receive = drv_uart_receive
		}
};

// Callbacks MCP23S17
static void cs_low(void *d)   { HAL_GPIO_WritePin(VU_nCS_GPIO_Port, VU_nCS_Pin, RESET); }
 80008cc:	b580      	push	{r7, lr}
 80008ce:	b082      	sub	sp, #8
 80008d0:	af00      	add	r7, sp, #0
 80008d2:	6078      	str	r0, [r7, #4]
 80008d4:	2200      	movs	r2, #0
 80008d6:	2180      	movs	r1, #128	@ 0x80
 80008d8:	4803      	ldr	r0, [pc, #12]	@ (80008e8 <cs_low+0x1c>)
 80008da:	f001 f93f 	bl	8001b5c <HAL_GPIO_WritePin>
 80008de:	bf00      	nop
 80008e0:	3708      	adds	r7, #8
 80008e2:	46bd      	mov	sp, r7
 80008e4:	bd80      	pop	{r7, pc}
 80008e6:	bf00      	nop
 80008e8:	48000400 	.word	0x48000400

080008ec <cs_high>:
static void cs_high(void *d)  { HAL_GPIO_WritePin(VU_nCS_GPIO_Port, VU_nCS_Pin, SET); }
 80008ec:	b580      	push	{r7, lr}
 80008ee:	b082      	sub	sp, #8
 80008f0:	af00      	add	r7, sp, #0
 80008f2:	6078      	str	r0, [r7, #4]
 80008f4:	2201      	movs	r2, #1
 80008f6:	2180      	movs	r1, #128	@ 0x80
 80008f8:	4803      	ldr	r0, [pc, #12]	@ (8000908 <cs_high+0x1c>)
 80008fa:	f001 f92f 	bl	8001b5c <HAL_GPIO_WritePin>
 80008fe:	bf00      	nop
 8000900:	3708      	adds	r7, #8
 8000902:	46bd      	mov	sp, r7
 8000904:	bd80      	pop	{r7, pc}
 8000906:	bf00      	nop
 8000908:	48000400 	.word	0x48000400

0800090c <spi_send>:
static void spi_send(const uint8_t *tx, uint8_t *rx, uint16_t len, void *d)
{
 800090c:	b580      	push	{r7, lr}
 800090e:	b084      	sub	sp, #16
 8000910:	af00      	add	r7, sp, #0
 8000912:	60f8      	str	r0, [r7, #12]
 8000914:	60b9      	str	r1, [r7, #8]
 8000916:	603b      	str	r3, [r7, #0]
 8000918:	4613      	mov	r3, r2
 800091a:	80fb      	strh	r3, [r7, #6]
	HAL_SPI_Transmit(&hspi3, tx, len, 100);
 800091c:	88fa      	ldrh	r2, [r7, #6]
 800091e:	2364      	movs	r3, #100	@ 0x64
 8000920:	68f9      	ldr	r1, [r7, #12]
 8000922:	4803      	ldr	r0, [pc, #12]	@ (8000930 <spi_send+0x24>)
 8000924:	f004 f927 	bl	8004b76 <HAL_SPI_Transmit>
}
 8000928:	bf00      	nop
 800092a:	3710      	adds	r7, #16
 800092c:	46bd      	mov	sp, r7
 800092e:	bd80      	pop	{r7, pc}
 8000930:	20000814 	.word	0x20000814

08000934 <spi_recv>:
static void spi_recv(const uint8_t *tx, uint8_t *rx, uint16_t len, void *d)
{
 8000934:	b580      	push	{r7, lr}
 8000936:	b084      	sub	sp, #16
 8000938:	af00      	add	r7, sp, #0
 800093a:	60f8      	str	r0, [r7, #12]
 800093c:	60b9      	str	r1, [r7, #8]
 800093e:	603b      	str	r3, [r7, #0]
 8000940:	4613      	mov	r3, r2
 8000942:	80fb      	strh	r3, [r7, #6]
	HAL_SPI_Transmit(&hspi3, rx, len, 100);
 8000944:	88fa      	ldrh	r2, [r7, #6]
 8000946:	2364      	movs	r3, #100	@ 0x64
 8000948:	68b9      	ldr	r1, [r7, #8]
 800094a:	4803      	ldr	r0, [pc, #12]	@ (8000958 <spi_recv+0x24>)
 800094c:	f004 f913 	bl	8004b76 <HAL_SPI_Transmit>
}
 8000950:	bf00      	nop
 8000952:	3710      	adds	r7, #16
 8000954:	46bd      	mov	sp, r7
 8000956:	bd80      	pop	{r7, pc}
 8000958:	20000814 	.word	0x20000814

0800095c <delay_ms>:
static void delay_ms(uint32_t ms, void *d) { vTaskDelay(pdMS_TO_TICKS(ms)); }
 800095c:	b580      	push	{r7, lr}
 800095e:	b082      	sub	sp, #8
 8000960:	af00      	add	r7, sp, #0
 8000962:	6078      	str	r0, [r7, #4]
 8000964:	6039      	str	r1, [r7, #0]
 8000966:	687b      	ldr	r3, [r7, #4]
 8000968:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800096c:	fb02 f303 	mul.w	r3, r2, r3
 8000970:	4a05      	ldr	r2, [pc, #20]	@ (8000988 <delay_ms+0x2c>)
 8000972:	fba2 2303 	umull	r2, r3, r2, r3
 8000976:	099b      	lsrs	r3, r3, #6
 8000978:	4618      	mov	r0, r3
 800097a:	f006 fbf3 	bl	8007164 <vTaskDelay>
 800097e:	bf00      	nop
 8000980:	3708      	adds	r7, #8
 8000982:	46bd      	mov	sp, r7
 8000984:	bd80      	pop	{r7, pc}
 8000986:	bf00      	nop
 8000988:	10624dd3 	.word	0x10624dd3

0800098c <fonction>:
//		vTaskDelay(500);
//	}
//}

int fonction(h_shell_t * h_shell, int argc, char ** argv)
{
 800098c:	b580      	push	{r7, lr}
 800098e:	b086      	sub	sp, #24
 8000990:	af00      	add	r7, sp, #0
 8000992:	60f8      	str	r0, [r7, #12]
 8000994:	60b9      	str	r1, [r7, #8]
 8000996:	607a      	str	r2, [r7, #4]
	printf("Je suis une fonction bidon\r\n");
 8000998:	480f      	ldr	r0, [pc, #60]	@ (80009d8 <fonction+0x4c>)
 800099a:	f007 ff65 	bl	8008868 <puts>

	printf("argc = %d\r\n", argc);
 800099e:	68b9      	ldr	r1, [r7, #8]
 80009a0:	480e      	ldr	r0, [pc, #56]	@ (80009dc <fonction+0x50>)
 80009a2:	f007 fef9 	bl	8008798 <iprintf>

	for (int i = 0 ; i < argc ; i++)
 80009a6:	2300      	movs	r3, #0
 80009a8:	617b      	str	r3, [r7, #20]
 80009aa:	e00c      	b.n	80009c6 <fonction+0x3a>
	{
		printf("argv[%d] = %s\r\n", i, argv[i]);
 80009ac:	697b      	ldr	r3, [r7, #20]
 80009ae:	009b      	lsls	r3, r3, #2
 80009b0:	687a      	ldr	r2, [r7, #4]
 80009b2:	4413      	add	r3, r2
 80009b4:	681b      	ldr	r3, [r3, #0]
 80009b6:	461a      	mov	r2, r3
 80009b8:	6979      	ldr	r1, [r7, #20]
 80009ba:	4809      	ldr	r0, [pc, #36]	@ (80009e0 <fonction+0x54>)
 80009bc:	f007 feec 	bl	8008798 <iprintf>
	for (int i = 0 ; i < argc ; i++)
 80009c0:	697b      	ldr	r3, [r7, #20]
 80009c2:	3301      	adds	r3, #1
 80009c4:	617b      	str	r3, [r7, #20]
 80009c6:	697a      	ldr	r2, [r7, #20]
 80009c8:	68bb      	ldr	r3, [r7, #8]
 80009ca:	429a      	cmp	r2, r3
 80009cc:	dbee      	blt.n	80009ac <fonction+0x20>
	}

	return 0;
 80009ce:	2300      	movs	r3, #0
}
 80009d0:	4618      	mov	r0, r3
 80009d2:	3718      	adds	r7, #24
 80009d4:	46bd      	mov	sp, r7
 80009d6:	bd80      	pop	{r7, pc}
 80009d8:	08009a00 	.word	0x08009a00
 80009dc:	08009a1c 	.word	0x08009a1c
 80009e0:	08009a28 	.word	0x08009a28

080009e4 <addition>:

int addition(h_shell_t * h_shell, int argc, char ** argv)
{
 80009e4:	b580      	push	{r7, lr}
 80009e6:	b088      	sub	sp, #32
 80009e8:	af00      	add	r7, sp, #0
 80009ea:	60f8      	str	r0, [r7, #12]
 80009ec:	60b9      	str	r1, [r7, #8]
 80009ee:	607a      	str	r2, [r7, #4]
	if (argc != 3)
 80009f0:	68bb      	ldr	r3, [r7, #8]
 80009f2:	2b03      	cmp	r3, #3
 80009f4:	d005      	beq.n	8000a02 <addition+0x1e>
	{
		printf("Error: expected two arguments\r\n");
 80009f6:	4811      	ldr	r0, [pc, #68]	@ (8000a3c <addition+0x58>)
 80009f8:	f007 ff36 	bl	8008868 <puts>
		return -1;
 80009fc:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000a00:	e018      	b.n	8000a34 <addition+0x50>
	}

	int a = atoi(argv[1]);
 8000a02:	687b      	ldr	r3, [r7, #4]
 8000a04:	3304      	adds	r3, #4
 8000a06:	681b      	ldr	r3, [r3, #0]
 8000a08:	4618      	mov	r0, r3
 8000a0a:	f007 fd7b 	bl	8008504 <atoi>
 8000a0e:	61f8      	str	r0, [r7, #28]
	int b = atoi(argv[2]);
 8000a10:	687b      	ldr	r3, [r7, #4]
 8000a12:	3308      	adds	r3, #8
 8000a14:	681b      	ldr	r3, [r3, #0]
 8000a16:	4618      	mov	r0, r3
 8000a18:	f007 fd74 	bl	8008504 <atoi>
 8000a1c:	61b8      	str	r0, [r7, #24]
	int c = a + b;
 8000a1e:	69fa      	ldr	r2, [r7, #28]
 8000a20:	69bb      	ldr	r3, [r7, #24]
 8000a22:	4413      	add	r3, r2
 8000a24:	617b      	str	r3, [r7, #20]

	printf("%d + %d = %d\r\n", a, b, c);
 8000a26:	697b      	ldr	r3, [r7, #20]
 8000a28:	69ba      	ldr	r2, [r7, #24]
 8000a2a:	69f9      	ldr	r1, [r7, #28]
 8000a2c:	4804      	ldr	r0, [pc, #16]	@ (8000a40 <addition+0x5c>)
 8000a2e:	f007 feb3 	bl	8008798 <iprintf>

	return 0;
 8000a32:	2300      	movs	r3, #0
}
 8000a34:	4618      	mov	r0, r3
 8000a36:	3720      	adds	r7, #32
 8000a38:	46bd      	mov	sp, r7
 8000a3a:	bd80      	pop	{r7, pc}
 8000a3c:	08009a38 	.word	0x08009a38
 8000a40:	08009a58 	.word	0x08009a58

08000a44 <chenillard>:
int chenillard(h_shell_t * h_shell, int argc, char ** argv)
{
 8000a44:	b580      	push	{r7, lr}
 8000a46:	b086      	sub	sp, #24
 8000a48:	af00      	add	r7, sp, #0
 8000a4a:	60f8      	str	r0, [r7, #12]
 8000a4c:	60b9      	str	r1, [r7, #8]
 8000a4e:	607a      	str	r2, [r7, #4]
	if (argc != 2)
 8000a50:	68bb      	ldr	r3, [r7, #8]
 8000a52:	2b02      	cmp	r3, #2
 8000a54:	d005      	beq.n	8000a62 <chenillard+0x1e>
	{
		printf("Error: expected one arguments\r\n");
 8000a56:	480c      	ldr	r0, [pc, #48]	@ (8000a88 <chenillard+0x44>)
 8000a58:	f007 ff06 	bl	8008868 <puts>
		return -1;
 8000a5c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000a60:	e00e      	b.n	8000a80 <chenillard+0x3c>
	}
	int a = atoi(argv[1]);
 8000a62:	687b      	ldr	r3, [r7, #4]
 8000a64:	3304      	adds	r3, #4
 8000a66:	681b      	ldr	r3, [r3, #0]
 8000a68:	4618      	mov	r0, r3
 8000a6a:	f007 fd4b 	bl	8008504 <atoi>
 8000a6e:	6178      	str	r0, [r7, #20]
	if (a <= 15){
 8000a70:	697b      	ldr	r3, [r7, #20]
 8000a72:	2b0f      	cmp	r3, #15
 8000a74:	dc03      	bgt.n	8000a7e <chenillard+0x3a>
		//		MCP23S17_SetAllPinsLow();
		//		MCP23S17_SetLed(a);
		printf("Led %d \r\n", a);
 8000a76:	6979      	ldr	r1, [r7, #20]
 8000a78:	4804      	ldr	r0, [pc, #16]	@ (8000a8c <chenillard+0x48>)
 8000a7a:	f007 fe8d 	bl	8008798 <iprintf>
	}

	return 0;
 8000a7e:	2300      	movs	r3, #0
}
 8000a80:	4618      	mov	r0, r3
 8000a82:	3718      	adds	r7, #24
 8000a84:	46bd      	mov	sp, r7
 8000a86:	bd80      	pop	{r7, pc}
 8000a88:	08009a68 	.word	0x08009a68
 8000a8c:	08009a88 	.word	0x08009a88

08000a90 <task_shell>:

void task_shell(void * unused)
{
 8000a90:	b580      	push	{r7, lr}
 8000a92:	b082      	sub	sp, #8
 8000a94:	af00      	add	r7, sp, #0
 8000a96:	6078      	str	r0, [r7, #4]
	shell_init(&h_shell);
 8000a98:	480d      	ldr	r0, [pc, #52]	@ (8000ad0 <task_shell+0x40>)
 8000a9a:	f007 fbd3 	bl	8008244 <shell_init>
	shell_add(&h_shell, 'f', fonction, "Une fonction inutile");
 8000a9e:	4b0d      	ldr	r3, [pc, #52]	@ (8000ad4 <task_shell+0x44>)
 8000aa0:	4a0d      	ldr	r2, [pc, #52]	@ (8000ad8 <task_shell+0x48>)
 8000aa2:	2166      	movs	r1, #102	@ 0x66
 8000aa4:	480a      	ldr	r0, [pc, #40]	@ (8000ad0 <task_shell+0x40>)
 8000aa6:	f007 fc01 	bl	80082ac <shell_add>
	shell_add(&h_shell, 'a', addition, "Ma super addition");
 8000aaa:	4b0c      	ldr	r3, [pc, #48]	@ (8000adc <task_shell+0x4c>)
 8000aac:	4a0c      	ldr	r2, [pc, #48]	@ (8000ae0 <task_shell+0x50>)
 8000aae:	2161      	movs	r1, #97	@ 0x61
 8000ab0:	4807      	ldr	r0, [pc, #28]	@ (8000ad0 <task_shell+0x40>)
 8000ab2:	f007 fbfb 	bl	80082ac <shell_add>
	shell_add(&h_shell, 'c', chenillard, "Mes LEDS sont folles !");
 8000ab6:	4b0b      	ldr	r3, [pc, #44]	@ (8000ae4 <task_shell+0x54>)
 8000ab8:	4a0b      	ldr	r2, [pc, #44]	@ (8000ae8 <task_shell+0x58>)
 8000aba:	2163      	movs	r1, #99	@ 0x63
 8000abc:	4804      	ldr	r0, [pc, #16]	@ (8000ad0 <task_shell+0x40>)
 8000abe:	f007 fbf5 	bl	80082ac <shell_add>
	shell_run(&h_shell);
 8000ac2:	4803      	ldr	r0, [pc, #12]	@ (8000ad0 <task_shell+0x40>)
 8000ac4:	f007 fc9c 	bl	8008400 <shell_run>

	// Une t√¢che ne doit *JAMAIS* retourner
	// Ici elle ne retourne pas parce qu'il y a une boucle infinie dans shell_run();
}
 8000ac8:	bf00      	nop
 8000aca:	3708      	adds	r7, #8
 8000acc:	46bd      	mov	sp, r7
 8000ace:	bd80      	pop	{r7, pc}
 8000ad0:	20000000 	.word	0x20000000
 8000ad4:	08009a94 	.word	0x08009a94
 8000ad8:	0800098d 	.word	0x0800098d
 8000adc:	08009aac 	.word	0x08009aac
 8000ae0:	080009e5 	.word	0x080009e5
 8000ae4:	08009ac0 	.word	0x08009ac0
 8000ae8:	08000a45 	.word	0x08000a45

08000aec <task_led>:
		shell_uart_rx_callback(&h_shell);
	}
}

void task_led(void * unused)
{
 8000aec:	b580      	push	{r7, lr}
 8000aee:	b082      	sub	sp, #8
 8000af0:	af00      	add	r7, sp, #0
 8000af2:	6078      	str	r0, [r7, #4]
	for (;;)
	{
		HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8000af4:	2120      	movs	r1, #32
 8000af6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000afa:	f001 f847 	bl	8001b8c <HAL_GPIO_TogglePin>
		vTaskDelay(250);
 8000afe:	20fa      	movs	r0, #250	@ 0xfa
 8000b00:	f006 fb30 	bl	8007164 <vTaskDelay>
		HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8000b04:	bf00      	nop
 8000b06:	e7f5      	b.n	8000af4 <task_led+0x8>

08000b08 <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 8000b08:	b580      	push	{r7, lr}
 8000b0a:	b08a      	sub	sp, #40	@ 0x28
 8000b0c:	af02      	add	r7, sp, #8
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8000b0e:	f000 fd35 	bl	800157c <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8000b12:	f000 f871 	bl	8000bf8 <SystemClock_Config>

	/* Configure the peripherals common clocks */
	PeriphCommonClock_Config();
 8000b16:	f000 f8c1 	bl	8000c9c <PeriphCommonClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8000b1a:	f7ff fd7d 	bl	8000618 <MX_GPIO_Init>
	MX_I2C2_Init();
 8000b1e:	f7ff fdfd 	bl	800071c <MX_I2C2_Init>
	MX_SAI2_Init();
 8000b22:	f000 f901 	bl	8000d28 <MX_SAI2_Init>
	MX_SPI3_Init();
 8000b26:	f000 f9c9 	bl	8000ebc <MX_SPI3_Init>
	MX_USART2_UART_Init();
 8000b2a:	f000 fbe5 	bl	80012f8 <MX_USART2_UART_Init>
	MX_USB_OTG_FS_PCD_Init();
 8000b2e:	f000 fc6f 	bl	8001410 <MX_USB_OTG_FS_PCD_Init>
	/* USER CODE BEGIN 2 */

	/*handlers */
	mcp = (mcp23s17_handle_t){
 8000b32:	4b24      	ldr	r3, [pc, #144]	@ (8000bc4 <main+0xbc>)
 8000b34:	681b      	ldr	r3, [r3, #0]
 8000b36:	4a24      	ldr	r2, [pc, #144]	@ (8000bc8 <main+0xc0>)
 8000b38:	2100      	movs	r1, #0
 8000b3a:	7011      	strb	r1, [r2, #0]
 8000b3c:	4a22      	ldr	r2, [pc, #136]	@ (8000bc8 <main+0xc0>)
 8000b3e:	2100      	movs	r1, #0
 8000b40:	6051      	str	r1, [r2, #4]
 8000b42:	4a21      	ldr	r2, [pc, #132]	@ (8000bc8 <main+0xc0>)
 8000b44:	4921      	ldr	r1, [pc, #132]	@ (8000bcc <main+0xc4>)
 8000b46:	6091      	str	r1, [r2, #8]
 8000b48:	4a1f      	ldr	r2, [pc, #124]	@ (8000bc8 <main+0xc0>)
 8000b4a:	4921      	ldr	r1, [pc, #132]	@ (8000bd0 <main+0xc8>)
 8000b4c:	60d1      	str	r1, [r2, #12]
 8000b4e:	4a1e      	ldr	r2, [pc, #120]	@ (8000bc8 <main+0xc0>)
 8000b50:	4920      	ldr	r1, [pc, #128]	@ (8000bd4 <main+0xcc>)
 8000b52:	6111      	str	r1, [r2, #16]
 8000b54:	4a1c      	ldr	r2, [pc, #112]	@ (8000bc8 <main+0xc0>)
 8000b56:	4920      	ldr	r1, [pc, #128]	@ (8000bd8 <main+0xd0>)
 8000b58:	6151      	str	r1, [r2, #20]
 8000b5a:	4a1b      	ldr	r2, [pc, #108]	@ (8000bc8 <main+0xc0>)
 8000b5c:	491f      	ldr	r1, [pc, #124]	@ (8000bdc <main+0xd4>)
 8000b5e:	6191      	str	r1, [r2, #24]
 8000b60:	4a19      	ldr	r2, [pc, #100]	@ (8000bc8 <main+0xc0>)
 8000b62:	61d3      	str	r3, [r2, #28]
				.spi_receive = spi_recv,
				.spi_transmit = spi_send,
				.delay_ms     = delay_ms,
				.mutex        = mutex
	};
	mcp23s17_init(&mcp);
 8000b64:	4818      	ldr	r0, [pc, #96]	@ (8000bc8 <main+0xc0>)
 8000b66:	f005 fef7 	bl	8006958 <mcp23s17_init>
	//  if (xTaskCreate(task_xpander, "xpander", 256, NULL, 3, NULL) != pdPASS)
	//    	{
	//    		printf("Error creating task xpander\r\n");
	//    		Error_Handler();
	//    	}
	if (xTaskCreate(task_shell, "Shell", 512, NULL, 1, NULL) != pdPASS)
 8000b6a:	2300      	movs	r3, #0
 8000b6c:	9301      	str	r3, [sp, #4]
 8000b6e:	2301      	movs	r3, #1
 8000b70:	9300      	str	r3, [sp, #0]
 8000b72:	2300      	movs	r3, #0
 8000b74:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000b78:	4919      	ldr	r1, [pc, #100]	@ (8000be0 <main+0xd8>)
 8000b7a:	481a      	ldr	r0, [pc, #104]	@ (8000be4 <main+0xdc>)
 8000b7c:	f006 f9a2 	bl	8006ec4 <xTaskCreate>
 8000b80:	4603      	mov	r3, r0
 8000b82:	2b01      	cmp	r3, #1
 8000b84:	d004      	beq.n	8000b90 <main+0x88>
	{
		printf("Error creating task Shell\r\n");
 8000b86:	4818      	ldr	r0, [pc, #96]	@ (8000be8 <main+0xe0>)
 8000b88:	f007 fe6e 	bl	8008868 <puts>
		Error_Handler();
 8000b8c:	f000 f8c6 	bl	8000d1c <Error_Handler>
	}

	if (xTaskCreate(task_led, "LED", 128, NULL, 2, NULL) != pdPASS)
 8000b90:	2300      	movs	r3, #0
 8000b92:	9301      	str	r3, [sp, #4]
 8000b94:	2302      	movs	r3, #2
 8000b96:	9300      	str	r3, [sp, #0]
 8000b98:	2300      	movs	r3, #0
 8000b9a:	2280      	movs	r2, #128	@ 0x80
 8000b9c:	4913      	ldr	r1, [pc, #76]	@ (8000bec <main+0xe4>)
 8000b9e:	4814      	ldr	r0, [pc, #80]	@ (8000bf0 <main+0xe8>)
 8000ba0:	f006 f990 	bl	8006ec4 <xTaskCreate>
 8000ba4:	4603      	mov	r3, r0
 8000ba6:	2b01      	cmp	r3, #1
 8000ba8:	d004      	beq.n	8000bb4 <main+0xac>
	{
		printf("Error creating task LED\r\n");
 8000baa:	4812      	ldr	r0, [pc, #72]	@ (8000bf4 <main+0xec>)
 8000bac:	f007 fe5c 	bl	8008868 <puts>
		Error_Handler();
 8000bb0:	f000 f8b4 	bl	8000d1c <Error_Handler>
	}
	vTaskStartScheduler();
 8000bb4:	f006 fb0c 	bl	80071d0 <vTaskStartScheduler>
	/* USER CODE END 2 */

	/* Call init function for freertos objects (in cmsis_os2.c) */
	MX_FREERTOS_Init();
 8000bb8:	f7ff fd0a 	bl	80005d0 <MX_FREERTOS_Init>
	//
	//	/* Start scheduler */
	osKernelStart();
 8000bbc:	f005 ff43 	bl	8006a46 <osKernelStart>
	/* Infinite loop */
	/* USER CODE BEGIN WHILE */



	while (1)
 8000bc0:	bf00      	nop
 8000bc2:	e7fd      	b.n	8000bc0 <main+0xb8>
 8000bc4:	20000704 	.word	0x20000704
 8000bc8:	200006e4 	.word	0x200006e4
 8000bcc:	080008cd 	.word	0x080008cd
 8000bd0:	080008ed 	.word	0x080008ed
 8000bd4:	08000935 	.word	0x08000935
 8000bd8:	0800090d 	.word	0x0800090d
 8000bdc:	0800095d 	.word	0x0800095d
 8000be0:	08009ad8 	.word	0x08009ad8
 8000be4:	08000a91 	.word	0x08000a91
 8000be8:	08009ae0 	.word	0x08009ae0
 8000bec:	08009afc 	.word	0x08009afc
 8000bf0:	08000aed 	.word	0x08000aed
 8000bf4:	08009b00 	.word	0x08009b00

08000bf8 <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 8000bf8:	b580      	push	{r7, lr}
 8000bfa:	b096      	sub	sp, #88	@ 0x58
 8000bfc:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000bfe:	f107 0314 	add.w	r3, r7, #20
 8000c02:	2244      	movs	r2, #68	@ 0x44
 8000c04:	2100      	movs	r1, #0
 8000c06:	4618      	mov	r0, r3
 8000c08:	f007 ff44 	bl	8008a94 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000c0c:	463b      	mov	r3, r7
 8000c0e:	2200      	movs	r2, #0
 8000c10:	601a      	str	r2, [r3, #0]
 8000c12:	605a      	str	r2, [r3, #4]
 8000c14:	609a      	str	r2, [r3, #8]
 8000c16:	60da      	str	r2, [r3, #12]
 8000c18:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000c1a:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8000c1e:	f001 fa43 	bl	80020a8 <HAL_PWREx_ControlVoltageScaling>
 8000c22:	4603      	mov	r3, r0
 8000c24:	2b00      	cmp	r3, #0
 8000c26:	d001      	beq.n	8000c2c <SystemClock_Config+0x34>
	{
		Error_Handler();
 8000c28:	f000 f878 	bl	8000d1c <Error_Handler>
	}

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8000c2c:	2310      	movs	r3, #16
 8000c2e:	617b      	str	r3, [r7, #20]
	RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000c30:	2301      	movs	r3, #1
 8000c32:	62fb      	str	r3, [r7, #44]	@ 0x2c
	RCC_OscInitStruct.MSICalibrationValue = 0;
 8000c34:	2300      	movs	r3, #0
 8000c36:	633b      	str	r3, [r7, #48]	@ 0x30
	RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_7;
 8000c38:	2370      	movs	r3, #112	@ 0x70
 8000c3a:	637b      	str	r3, [r7, #52]	@ 0x34
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000c3c:	2302      	movs	r3, #2
 8000c3e:	63fb      	str	r3, [r7, #60]	@ 0x3c
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8000c40:	2301      	movs	r3, #1
 8000c42:	643b      	str	r3, [r7, #64]	@ 0x40
	RCC_OscInitStruct.PLL.PLLM = 1;
 8000c44:	2301      	movs	r3, #1
 8000c46:	647b      	str	r3, [r7, #68]	@ 0x44
	RCC_OscInitStruct.PLL.PLLN = 16;
 8000c48:	2310      	movs	r3, #16
 8000c4a:	64bb      	str	r3, [r7, #72]	@ 0x48
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8000c4c:	2307      	movs	r3, #7
 8000c4e:	64fb      	str	r3, [r7, #76]	@ 0x4c
	RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000c50:	2302      	movs	r3, #2
 8000c52:	653b      	str	r3, [r7, #80]	@ 0x50
	RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000c54:	2302      	movs	r3, #2
 8000c56:	657b      	str	r3, [r7, #84]	@ 0x54
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000c58:	f107 0314 	add.w	r3, r7, #20
 8000c5c:	4618      	mov	r0, r3
 8000c5e:	f001 fa89 	bl	8002174 <HAL_RCC_OscConfig>
 8000c62:	4603      	mov	r3, r0
 8000c64:	2b00      	cmp	r3, #0
 8000c66:	d001      	beq.n	8000c6c <SystemClock_Config+0x74>
	{
		Error_Handler();
 8000c68:	f000 f858 	bl	8000d1c <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000c6c:	230f      	movs	r3, #15
 8000c6e:	603b      	str	r3, [r7, #0]
			|RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000c70:	2303      	movs	r3, #3
 8000c72:	607b      	str	r3, [r7, #4]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000c74:	2300      	movs	r3, #0
 8000c76:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000c78:	2300      	movs	r3, #0
 8000c7a:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000c7c:	2300      	movs	r3, #0
 8000c7e:	613b      	str	r3, [r7, #16]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8000c80:	463b      	mov	r3, r7
 8000c82:	2103      	movs	r1, #3
 8000c84:	4618      	mov	r0, r3
 8000c86:	f001 fe51 	bl	800292c <HAL_RCC_ClockConfig>
 8000c8a:	4603      	mov	r3, r0
 8000c8c:	2b00      	cmp	r3, #0
 8000c8e:	d001      	beq.n	8000c94 <SystemClock_Config+0x9c>
	{
		Error_Handler();
 8000c90:	f000 f844 	bl	8000d1c <Error_Handler>
	}
}
 8000c94:	bf00      	nop
 8000c96:	3758      	adds	r7, #88	@ 0x58
 8000c98:	46bd      	mov	sp, r7
 8000c9a:	bd80      	pop	{r7, pc}

08000c9c <PeriphCommonClock_Config>:
/**
 * @brief Peripherals Common Clock Configuration
 * @retval None
 */
void PeriphCommonClock_Config(void)
{
 8000c9c:	b580      	push	{r7, lr}
 8000c9e:	b0a2      	sub	sp, #136	@ 0x88
 8000ca0:	af00      	add	r7, sp, #0
	RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000ca2:	463b      	mov	r3, r7
 8000ca4:	2288      	movs	r2, #136	@ 0x88
 8000ca6:	2100      	movs	r1, #0
 8000ca8:	4618      	mov	r0, r3
 8000caa:	f007 fef3 	bl	8008a94 <memset>

	/** Initializes the peripherals clock
	 */
	PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_SAI2|RCC_PERIPHCLK_USB;
 8000cae:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8000cb2:	603b      	str	r3, [r7, #0]
	PeriphClkInit.Sai2ClockSelection = RCC_SAI2CLKSOURCE_PLLSAI1;
 8000cb4:	2300      	movs	r3, #0
 8000cb6:	66bb      	str	r3, [r7, #104]	@ 0x68
	PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLLSAI1;
 8000cb8:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8000cbc:	66fb      	str	r3, [r7, #108]	@ 0x6c
	PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 8000cbe:	2301      	movs	r3, #1
 8000cc0:	607b      	str	r3, [r7, #4]
	PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8000cc2:	2301      	movs	r3, #1
 8000cc4:	60bb      	str	r3, [r7, #8]
	PeriphClkInit.PLLSAI1.PLLSAI1N = 24;
 8000cc6:	2318      	movs	r3, #24
 8000cc8:	60fb      	str	r3, [r7, #12]
	PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 8000cca:	2307      	movs	r3, #7
 8000ccc:	613b      	str	r3, [r7, #16]
	PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV4;
 8000cce:	2304      	movs	r3, #4
 8000cd0:	617b      	str	r3, [r7, #20]
	PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8000cd2:	2302      	movs	r3, #2
 8000cd4:	61bb      	str	r3, [r7, #24]
	PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_SAI1CLK|RCC_PLLSAI1_48M2CLK;
 8000cd6:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000cda:	61fb      	str	r3, [r7, #28]
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000cdc:	463b      	mov	r3, r7
 8000cde:	4618      	mov	r0, r3
 8000ce0:	f002 f87a 	bl	8002dd8 <HAL_RCCEx_PeriphCLKConfig>
 8000ce4:	4603      	mov	r3, r0
 8000ce6:	2b00      	cmp	r3, #0
 8000ce8:	d001      	beq.n	8000cee <PeriphCommonClock_Config+0x52>
	{
		Error_Handler();
 8000cea:	f000 f817 	bl	8000d1c <Error_Handler>
	}
}
 8000cee:	bf00      	nop
 8000cf0:	3788      	adds	r7, #136	@ 0x88
 8000cf2:	46bd      	mov	sp, r7
 8000cf4:	bd80      	pop	{r7, pc}
	...

08000cf8 <HAL_TIM_PeriodElapsedCallback>:
 * a global variable "uwTick" used as application time base.
 * @param  htim : TIM handle
 * @retval None
 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000cf8:	b580      	push	{r7, lr}
 8000cfa:	b082      	sub	sp, #8
 8000cfc:	af00      	add	r7, sp, #0
 8000cfe:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN Callback 0 */

	/* USER CODE END Callback 0 */
	if (htim->Instance == TIM6)
 8000d00:	687b      	ldr	r3, [r7, #4]
 8000d02:	681b      	ldr	r3, [r3, #0]
 8000d04:	4a04      	ldr	r2, [pc, #16]	@ (8000d18 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000d06:	4293      	cmp	r3, r2
 8000d08:	d101      	bne.n	8000d0e <HAL_TIM_PeriodElapsedCallback+0x16>
	{
		HAL_IncTick();
 8000d0a:	f000 fc57 	bl	80015bc <HAL_IncTick>
	}
	/* USER CODE BEGIN Callback 1 */

	/* USER CODE END Callback 1 */
}
 8000d0e:	bf00      	nop
 8000d10:	3708      	adds	r7, #8
 8000d12:	46bd      	mov	sp, r7
 8000d14:	bd80      	pop	{r7, pc}
 8000d16:	bf00      	nop
 8000d18:	40001000 	.word	0x40001000

08000d1c <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 8000d1c:	b480      	push	{r7}
 8000d1e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000d20:	b672      	cpsid	i
}
 8000d22:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8000d24:	bf00      	nop
 8000d26:	e7fd      	b.n	8000d24 <Error_Handler+0x8>

08000d28 <MX_SAI2_Init>:
SAI_HandleTypeDef hsai_BlockA2;
SAI_HandleTypeDef hsai_BlockB2;

/* SAI2 init function */
void MX_SAI2_Init(void)
{
 8000d28:	b580      	push	{r7, lr}
 8000d2a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SAI2_Init 1 */

  /* USER CODE END SAI2_Init 1 */

  hsai_BlockA2.Instance = SAI2_Block_A;
 8000d2c:	4b29      	ldr	r3, [pc, #164]	@ (8000dd4 <MX_SAI2_Init+0xac>)
 8000d2e:	4a2a      	ldr	r2, [pc, #168]	@ (8000dd8 <MX_SAI2_Init+0xb0>)
 8000d30:	601a      	str	r2, [r3, #0]
  hsai_BlockA2.Init.AudioMode = SAI_MODEMASTER_TX;
 8000d32:	4b28      	ldr	r3, [pc, #160]	@ (8000dd4 <MX_SAI2_Init+0xac>)
 8000d34:	2200      	movs	r2, #0
 8000d36:	605a      	str	r2, [r3, #4]
  hsai_BlockA2.Init.Synchro = SAI_ASYNCHRONOUS;
 8000d38:	4b26      	ldr	r3, [pc, #152]	@ (8000dd4 <MX_SAI2_Init+0xac>)
 8000d3a:	2200      	movs	r2, #0
 8000d3c:	609a      	str	r2, [r3, #8]
  hsai_BlockA2.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 8000d3e:	4b25      	ldr	r3, [pc, #148]	@ (8000dd4 <MX_SAI2_Init+0xac>)
 8000d40:	2200      	movs	r2, #0
 8000d42:	611a      	str	r2, [r3, #16]
  hsai_BlockA2.Init.NoDivider = SAI_MASTERDIVIDER_ENABLE;
 8000d44:	4b23      	ldr	r3, [pc, #140]	@ (8000dd4 <MX_SAI2_Init+0xac>)
 8000d46:	2200      	movs	r2, #0
 8000d48:	615a      	str	r2, [r3, #20]
  hsai_BlockA2.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 8000d4a:	4b22      	ldr	r3, [pc, #136]	@ (8000dd4 <MX_SAI2_Init+0xac>)
 8000d4c:	2200      	movs	r2, #0
 8000d4e:	619a      	str	r2, [r3, #24]
  hsai_BlockA2.Init.AudioFrequency = SAI_AUDIO_FREQUENCY_192K;
 8000d50:	4b20      	ldr	r3, [pc, #128]	@ (8000dd4 <MX_SAI2_Init+0xac>)
 8000d52:	4a22      	ldr	r2, [pc, #136]	@ (8000ddc <MX_SAI2_Init+0xb4>)
 8000d54:	61da      	str	r2, [r3, #28]
  hsai_BlockA2.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 8000d56:	4b1f      	ldr	r3, [pc, #124]	@ (8000dd4 <MX_SAI2_Init+0xac>)
 8000d58:	2200      	movs	r2, #0
 8000d5a:	60da      	str	r2, [r3, #12]
  hsai_BlockA2.Init.MonoStereoMode = SAI_STEREOMODE;
 8000d5c:	4b1d      	ldr	r3, [pc, #116]	@ (8000dd4 <MX_SAI2_Init+0xac>)
 8000d5e:	2200      	movs	r2, #0
 8000d60:	625a      	str	r2, [r3, #36]	@ 0x24
  hsai_BlockA2.Init.CompandingMode = SAI_NOCOMPANDING;
 8000d62:	4b1c      	ldr	r3, [pc, #112]	@ (8000dd4 <MX_SAI2_Init+0xac>)
 8000d64:	2200      	movs	r2, #0
 8000d66:	629a      	str	r2, [r3, #40]	@ 0x28
  hsai_BlockA2.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 8000d68:	4b1a      	ldr	r3, [pc, #104]	@ (8000dd4 <MX_SAI2_Init+0xac>)
 8000d6a:	2200      	movs	r2, #0
 8000d6c:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SAI_InitProtocol(&hsai_BlockA2, SAI_I2S_STANDARD, SAI_PROTOCOL_DATASIZE_16BIT, 2) != HAL_OK)
 8000d6e:	2302      	movs	r3, #2
 8000d70:	2200      	movs	r2, #0
 8000d72:	2100      	movs	r1, #0
 8000d74:	4817      	ldr	r0, [pc, #92]	@ (8000dd4 <MX_SAI2_Init+0xac>)
 8000d76:	f003 fb49 	bl	800440c <HAL_SAI_InitProtocol>
 8000d7a:	4603      	mov	r3, r0
 8000d7c:	2b00      	cmp	r3, #0
 8000d7e:	d001      	beq.n	8000d84 <MX_SAI2_Init+0x5c>
  {
    Error_Handler();
 8000d80:	f7ff ffcc 	bl	8000d1c <Error_Handler>
  }
  hsai_BlockB2.Instance = SAI2_Block_B;
 8000d84:	4b16      	ldr	r3, [pc, #88]	@ (8000de0 <MX_SAI2_Init+0xb8>)
 8000d86:	4a17      	ldr	r2, [pc, #92]	@ (8000de4 <MX_SAI2_Init+0xbc>)
 8000d88:	601a      	str	r2, [r3, #0]
  hsai_BlockB2.Init.AudioMode = SAI_MODESLAVE_RX;
 8000d8a:	4b15      	ldr	r3, [pc, #84]	@ (8000de0 <MX_SAI2_Init+0xb8>)
 8000d8c:	2203      	movs	r2, #3
 8000d8e:	605a      	str	r2, [r3, #4]
  hsai_BlockB2.Init.Synchro = SAI_SYNCHRONOUS;
 8000d90:	4b13      	ldr	r3, [pc, #76]	@ (8000de0 <MX_SAI2_Init+0xb8>)
 8000d92:	2201      	movs	r2, #1
 8000d94:	609a      	str	r2, [r3, #8]
  hsai_BlockB2.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 8000d96:	4b12      	ldr	r3, [pc, #72]	@ (8000de0 <MX_SAI2_Init+0xb8>)
 8000d98:	2200      	movs	r2, #0
 8000d9a:	611a      	str	r2, [r3, #16]
  hsai_BlockB2.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 8000d9c:	4b10      	ldr	r3, [pc, #64]	@ (8000de0 <MX_SAI2_Init+0xb8>)
 8000d9e:	2200      	movs	r2, #0
 8000da0:	619a      	str	r2, [r3, #24]
  hsai_BlockB2.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 8000da2:	4b0f      	ldr	r3, [pc, #60]	@ (8000de0 <MX_SAI2_Init+0xb8>)
 8000da4:	2200      	movs	r2, #0
 8000da6:	60da      	str	r2, [r3, #12]
  hsai_BlockB2.Init.MonoStereoMode = SAI_STEREOMODE;
 8000da8:	4b0d      	ldr	r3, [pc, #52]	@ (8000de0 <MX_SAI2_Init+0xb8>)
 8000daa:	2200      	movs	r2, #0
 8000dac:	625a      	str	r2, [r3, #36]	@ 0x24
  hsai_BlockB2.Init.CompandingMode = SAI_NOCOMPANDING;
 8000dae:	4b0c      	ldr	r3, [pc, #48]	@ (8000de0 <MX_SAI2_Init+0xb8>)
 8000db0:	2200      	movs	r2, #0
 8000db2:	629a      	str	r2, [r3, #40]	@ 0x28
  hsai_BlockB2.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 8000db4:	4b0a      	ldr	r3, [pc, #40]	@ (8000de0 <MX_SAI2_Init+0xb8>)
 8000db6:	2200      	movs	r2, #0
 8000db8:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SAI_InitProtocol(&hsai_BlockB2, SAI_I2S_STANDARD, SAI_PROTOCOL_DATASIZE_16BIT, 2) != HAL_OK)
 8000dba:	2302      	movs	r3, #2
 8000dbc:	2200      	movs	r2, #0
 8000dbe:	2100      	movs	r1, #0
 8000dc0:	4807      	ldr	r0, [pc, #28]	@ (8000de0 <MX_SAI2_Init+0xb8>)
 8000dc2:	f003 fb23 	bl	800440c <HAL_SAI_InitProtocol>
 8000dc6:	4603      	mov	r3, r0
 8000dc8:	2b00      	cmp	r3, #0
 8000dca:	d001      	beq.n	8000dd0 <MX_SAI2_Init+0xa8>
  {
    Error_Handler();
 8000dcc:	f7ff ffa6 	bl	8000d1c <Error_Handler>
  }
  /* USER CODE BEGIN SAI2_Init 2 */

  /* USER CODE END SAI2_Init 2 */

}
 8000dd0:	bf00      	nop
 8000dd2:	bd80      	pop	{r7, pc}
 8000dd4:	20000708 	.word	0x20000708
 8000dd8:	40015804 	.word	0x40015804
 8000ddc:	0002ee00 	.word	0x0002ee00
 8000de0:	2000078c 	.word	0x2000078c
 8000de4:	40015824 	.word	0x40015824

08000de8 <HAL_SAI_MspInit>:
static uint32_t SAI2_client =0;

void HAL_SAI_MspInit(SAI_HandleTypeDef* saiHandle)
{
 8000de8:	b580      	push	{r7, lr}
 8000dea:	b08a      	sub	sp, #40	@ 0x28
 8000dec:	af00      	add	r7, sp, #0
 8000dee:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
/* SAI2 */
    if(saiHandle->Instance==SAI2_Block_A)
 8000df0:	687b      	ldr	r3, [r7, #4]
 8000df2:	681b      	ldr	r3, [r3, #0]
 8000df4:	4a2b      	ldr	r2, [pc, #172]	@ (8000ea4 <HAL_SAI_MspInit+0xbc>)
 8000df6:	4293      	cmp	r3, r2
 8000df8:	d125      	bne.n	8000e46 <HAL_SAI_MspInit+0x5e>
    {
    /* SAI2 clock enable */
    if (SAI2_client == 0)
 8000dfa:	4b2b      	ldr	r3, [pc, #172]	@ (8000ea8 <HAL_SAI_MspInit+0xc0>)
 8000dfc:	681b      	ldr	r3, [r3, #0]
 8000dfe:	2b00      	cmp	r3, #0
 8000e00:	d10b      	bne.n	8000e1a <HAL_SAI_MspInit+0x32>
    {
       __HAL_RCC_SAI2_CLK_ENABLE();
 8000e02:	4b2a      	ldr	r3, [pc, #168]	@ (8000eac <HAL_SAI_MspInit+0xc4>)
 8000e04:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000e06:	4a29      	ldr	r2, [pc, #164]	@ (8000eac <HAL_SAI_MspInit+0xc4>)
 8000e08:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000e0c:	6613      	str	r3, [r2, #96]	@ 0x60
 8000e0e:	4b27      	ldr	r3, [pc, #156]	@ (8000eac <HAL_SAI_MspInit+0xc4>)
 8000e10:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000e12:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8000e16:	613b      	str	r3, [r7, #16]
 8000e18:	693b      	ldr	r3, [r7, #16]
    }
    SAI2_client ++;
 8000e1a:	4b23      	ldr	r3, [pc, #140]	@ (8000ea8 <HAL_SAI_MspInit+0xc0>)
 8000e1c:	681b      	ldr	r3, [r3, #0]
 8000e1e:	3301      	adds	r3, #1
 8000e20:	4a21      	ldr	r2, [pc, #132]	@ (8000ea8 <HAL_SAI_MspInit+0xc0>)
 8000e22:	6013      	str	r3, [r2, #0]
    PB12     ------> SAI2_FS_A
    PB13     ------> SAI2_SCK_A
    PB14     ------> SAI2_MCLK_A
    PB15     ------> SAI2_SD_A
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8000e24:	f44f 4370 	mov.w	r3, #61440	@ 0xf000
 8000e28:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e2a:	2302      	movs	r3, #2
 8000e2c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e2e:	2300      	movs	r3, #0
 8000e30:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e32:	2300      	movs	r3, #0
 8000e34:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF13_SAI2;
 8000e36:	230d      	movs	r3, #13
 8000e38:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e3a:	f107 0314 	add.w	r3, r7, #20
 8000e3e:	4619      	mov	r1, r3
 8000e40:	481b      	ldr	r0, [pc, #108]	@ (8000eb0 <HAL_SAI_MspInit+0xc8>)
 8000e42:	f000 fce1 	bl	8001808 <HAL_GPIO_Init>

    }
    if(saiHandle->Instance==SAI2_Block_B)
 8000e46:	687b      	ldr	r3, [r7, #4]
 8000e48:	681b      	ldr	r3, [r3, #0]
 8000e4a:	4a1a      	ldr	r2, [pc, #104]	@ (8000eb4 <HAL_SAI_MspInit+0xcc>)
 8000e4c:	4293      	cmp	r3, r2
 8000e4e:	d125      	bne.n	8000e9c <HAL_SAI_MspInit+0xb4>
    {
      /* SAI2 clock enable */
      if (SAI2_client == 0)
 8000e50:	4b15      	ldr	r3, [pc, #84]	@ (8000ea8 <HAL_SAI_MspInit+0xc0>)
 8000e52:	681b      	ldr	r3, [r3, #0]
 8000e54:	2b00      	cmp	r3, #0
 8000e56:	d10b      	bne.n	8000e70 <HAL_SAI_MspInit+0x88>
      {
       __HAL_RCC_SAI2_CLK_ENABLE();
 8000e58:	4b14      	ldr	r3, [pc, #80]	@ (8000eac <HAL_SAI_MspInit+0xc4>)
 8000e5a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000e5c:	4a13      	ldr	r2, [pc, #76]	@ (8000eac <HAL_SAI_MspInit+0xc4>)
 8000e5e:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000e62:	6613      	str	r3, [r2, #96]	@ 0x60
 8000e64:	4b11      	ldr	r3, [pc, #68]	@ (8000eac <HAL_SAI_MspInit+0xc4>)
 8000e66:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000e68:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8000e6c:	60fb      	str	r3, [r7, #12]
 8000e6e:	68fb      	ldr	r3, [r7, #12]
      }
    SAI2_client ++;
 8000e70:	4b0d      	ldr	r3, [pc, #52]	@ (8000ea8 <HAL_SAI_MspInit+0xc0>)
 8000e72:	681b      	ldr	r3, [r3, #0]
 8000e74:	3301      	adds	r3, #1
 8000e76:	4a0c      	ldr	r2, [pc, #48]	@ (8000ea8 <HAL_SAI_MspInit+0xc0>)
 8000e78:	6013      	str	r3, [r2, #0]

    /**SAI2_B_Block_B GPIO Configuration
    PC12     ------> SAI2_SD_B
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8000e7a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000e7e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e80:	2302      	movs	r3, #2
 8000e82:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e84:	2300      	movs	r3, #0
 8000e86:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e88:	2300      	movs	r3, #0
 8000e8a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF13_SAI2;
 8000e8c:	230d      	movs	r3, #13
 8000e8e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000e90:	f107 0314 	add.w	r3, r7, #20
 8000e94:	4619      	mov	r1, r3
 8000e96:	4808      	ldr	r0, [pc, #32]	@ (8000eb8 <HAL_SAI_MspInit+0xd0>)
 8000e98:	f000 fcb6 	bl	8001808 <HAL_GPIO_Init>

    }
}
 8000e9c:	bf00      	nop
 8000e9e:	3728      	adds	r7, #40	@ 0x28
 8000ea0:	46bd      	mov	sp, r7
 8000ea2:	bd80      	pop	{r7, pc}
 8000ea4:	40015804 	.word	0x40015804
 8000ea8:	20000810 	.word	0x20000810
 8000eac:	40021000 	.word	0x40021000
 8000eb0:	48000400 	.word	0x48000400
 8000eb4:	40015824 	.word	0x40015824
 8000eb8:	48000800 	.word	0x48000800

08000ebc <MX_SPI3_Init>:

SPI_HandleTypeDef hspi3;

/* SPI3 init function */
void MX_SPI3_Init(void)
{
 8000ebc:	b580      	push	{r7, lr}
 8000ebe:	af00      	add	r7, sp, #0
  /* USER CODE END SPI3_Init 0 */

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  hspi3.Instance = SPI3;
 8000ec0:	4b1b      	ldr	r3, [pc, #108]	@ (8000f30 <MX_SPI3_Init+0x74>)
 8000ec2:	4a1c      	ldr	r2, [pc, #112]	@ (8000f34 <MX_SPI3_Init+0x78>)
 8000ec4:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8000ec6:	4b1a      	ldr	r3, [pc, #104]	@ (8000f30 <MX_SPI3_Init+0x74>)
 8000ec8:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000ecc:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8000ece:	4b18      	ldr	r3, [pc, #96]	@ (8000f30 <MX_SPI3_Init+0x74>)
 8000ed0:	2200      	movs	r2, #0
 8000ed2:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8000ed4:	4b16      	ldr	r3, [pc, #88]	@ (8000f30 <MX_SPI3_Init+0x74>)
 8000ed6:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8000eda:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000edc:	4b14      	ldr	r3, [pc, #80]	@ (8000f30 <MX_SPI3_Init+0x74>)
 8000ede:	2200      	movs	r2, #0
 8000ee0:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000ee2:	4b13      	ldr	r3, [pc, #76]	@ (8000f30 <MX_SPI3_Init+0x74>)
 8000ee4:	2200      	movs	r2, #0
 8000ee6:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8000ee8:	4b11      	ldr	r3, [pc, #68]	@ (8000f30 <MX_SPI3_Init+0x74>)
 8000eea:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000eee:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8000ef0:	4b0f      	ldr	r3, [pc, #60]	@ (8000f30 <MX_SPI3_Init+0x74>)
 8000ef2:	2210      	movs	r2, #16
 8000ef4:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000ef6:	4b0e      	ldr	r3, [pc, #56]	@ (8000f30 <MX_SPI3_Init+0x74>)
 8000ef8:	2200      	movs	r2, #0
 8000efa:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8000efc:	4b0c      	ldr	r3, [pc, #48]	@ (8000f30 <MX_SPI3_Init+0x74>)
 8000efe:	2200      	movs	r2, #0
 8000f00:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000f02:	4b0b      	ldr	r3, [pc, #44]	@ (8000f30 <MX_SPI3_Init+0x74>)
 8000f04:	2200      	movs	r2, #0
 8000f06:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 7;
 8000f08:	4b09      	ldr	r3, [pc, #36]	@ (8000f30 <MX_SPI3_Init+0x74>)
 8000f0a:	2207      	movs	r2, #7
 8000f0c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000f0e:	4b08      	ldr	r3, [pc, #32]	@ (8000f30 <MX_SPI3_Init+0x74>)
 8000f10:	2200      	movs	r2, #0
 8000f12:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000f14:	4b06      	ldr	r3, [pc, #24]	@ (8000f30 <MX_SPI3_Init+0x74>)
 8000f16:	2208      	movs	r2, #8
 8000f18:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8000f1a:	4805      	ldr	r0, [pc, #20]	@ (8000f30 <MX_SPI3_Init+0x74>)
 8000f1c:	f003 fd88 	bl	8004a30 <HAL_SPI_Init>
 8000f20:	4603      	mov	r3, r0
 8000f22:	2b00      	cmp	r3, #0
 8000f24:	d001      	beq.n	8000f2a <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 8000f26:	f7ff fef9 	bl	8000d1c <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8000f2a:	bf00      	nop
 8000f2c:	bd80      	pop	{r7, pc}
 8000f2e:	bf00      	nop
 8000f30:	20000814 	.word	0x20000814
 8000f34:	40003c00 	.word	0x40003c00

08000f38 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8000f38:	b580      	push	{r7, lr}
 8000f3a:	b08a      	sub	sp, #40	@ 0x28
 8000f3c:	af00      	add	r7, sp, #0
 8000f3e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f40:	f107 0314 	add.w	r3, r7, #20
 8000f44:	2200      	movs	r2, #0
 8000f46:	601a      	str	r2, [r3, #0]
 8000f48:	605a      	str	r2, [r3, #4]
 8000f4a:	609a      	str	r2, [r3, #8]
 8000f4c:	60da      	str	r2, [r3, #12]
 8000f4e:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI3)
 8000f50:	687b      	ldr	r3, [r7, #4]
 8000f52:	681b      	ldr	r3, [r3, #0]
 8000f54:	4a25      	ldr	r2, [pc, #148]	@ (8000fec <HAL_SPI_MspInit+0xb4>)
 8000f56:	4293      	cmp	r3, r2
 8000f58:	d144      	bne.n	8000fe4 <HAL_SPI_MspInit+0xac>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* SPI3 clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8000f5a:	4b25      	ldr	r3, [pc, #148]	@ (8000ff0 <HAL_SPI_MspInit+0xb8>)
 8000f5c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000f5e:	4a24      	ldr	r2, [pc, #144]	@ (8000ff0 <HAL_SPI_MspInit+0xb8>)
 8000f60:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000f64:	6593      	str	r3, [r2, #88]	@ 0x58
 8000f66:	4b22      	ldr	r3, [pc, #136]	@ (8000ff0 <HAL_SPI_MspInit+0xb8>)
 8000f68:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000f6a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8000f6e:	613b      	str	r3, [r7, #16]
 8000f70:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000f72:	4b1f      	ldr	r3, [pc, #124]	@ (8000ff0 <HAL_SPI_MspInit+0xb8>)
 8000f74:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f76:	4a1e      	ldr	r2, [pc, #120]	@ (8000ff0 <HAL_SPI_MspInit+0xb8>)
 8000f78:	f043 0304 	orr.w	r3, r3, #4
 8000f7c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000f7e:	4b1c      	ldr	r3, [pc, #112]	@ (8000ff0 <HAL_SPI_MspInit+0xb8>)
 8000f80:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f82:	f003 0304 	and.w	r3, r3, #4
 8000f86:	60fb      	str	r3, [r7, #12]
 8000f88:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f8a:	4b19      	ldr	r3, [pc, #100]	@ (8000ff0 <HAL_SPI_MspInit+0xb8>)
 8000f8c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f8e:	4a18      	ldr	r2, [pc, #96]	@ (8000ff0 <HAL_SPI_MspInit+0xb8>)
 8000f90:	f043 0302 	orr.w	r3, r3, #2
 8000f94:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000f96:	4b16      	ldr	r3, [pc, #88]	@ (8000ff0 <HAL_SPI_MspInit+0xb8>)
 8000f98:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f9a:	f003 0302 	and.w	r3, r3, #2
 8000f9e:	60bb      	str	r3, [r7, #8]
 8000fa0:	68bb      	ldr	r3, [r7, #8]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PB5     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8000fa2:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8000fa6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000fa8:	2302      	movs	r3, #2
 8000faa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fac:	2300      	movs	r3, #0
 8000fae:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000fb0:	2303      	movs	r3, #3
 8000fb2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000fb4:	2306      	movs	r3, #6
 8000fb6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000fb8:	f107 0314 	add.w	r3, r7, #20
 8000fbc:	4619      	mov	r1, r3
 8000fbe:	480d      	ldr	r0, [pc, #52]	@ (8000ff4 <HAL_SPI_MspInit+0xbc>)
 8000fc0:	f000 fc22 	bl	8001808 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8000fc4:	2320      	movs	r3, #32
 8000fc6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000fc8:	2302      	movs	r3, #2
 8000fca:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fcc:	2300      	movs	r3, #0
 8000fce:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000fd0:	2303      	movs	r3, #3
 8000fd2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000fd4:	2306      	movs	r3, #6
 8000fd6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000fd8:	f107 0314 	add.w	r3, r7, #20
 8000fdc:	4619      	mov	r1, r3
 8000fde:	4806      	ldr	r0, [pc, #24]	@ (8000ff8 <HAL_SPI_MspInit+0xc0>)
 8000fe0:	f000 fc12 	bl	8001808 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 8000fe4:	bf00      	nop
 8000fe6:	3728      	adds	r7, #40	@ 0x28
 8000fe8:	46bd      	mov	sp, r7
 8000fea:	bd80      	pop	{r7, pc}
 8000fec:	40003c00 	.word	0x40003c00
 8000ff0:	40021000 	.word	0x40021000
 8000ff4:	48000800 	.word	0x48000800
 8000ff8:	48000400 	.word	0x48000400

08000ffc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000ffc:	b580      	push	{r7, lr}
 8000ffe:	b082      	sub	sp, #8
 8001000:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001002:	4b11      	ldr	r3, [pc, #68]	@ (8001048 <HAL_MspInit+0x4c>)
 8001004:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001006:	4a10      	ldr	r2, [pc, #64]	@ (8001048 <HAL_MspInit+0x4c>)
 8001008:	f043 0301 	orr.w	r3, r3, #1
 800100c:	6613      	str	r3, [r2, #96]	@ 0x60
 800100e:	4b0e      	ldr	r3, [pc, #56]	@ (8001048 <HAL_MspInit+0x4c>)
 8001010:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001012:	f003 0301 	and.w	r3, r3, #1
 8001016:	607b      	str	r3, [r7, #4]
 8001018:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800101a:	4b0b      	ldr	r3, [pc, #44]	@ (8001048 <HAL_MspInit+0x4c>)
 800101c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800101e:	4a0a      	ldr	r2, [pc, #40]	@ (8001048 <HAL_MspInit+0x4c>)
 8001020:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001024:	6593      	str	r3, [r2, #88]	@ 0x58
 8001026:	4b08      	ldr	r3, [pc, #32]	@ (8001048 <HAL_MspInit+0x4c>)
 8001028:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800102a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800102e:	603b      	str	r3, [r7, #0]
 8001030:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001032:	2200      	movs	r2, #0
 8001034:	210f      	movs	r1, #15
 8001036:	f06f 0001 	mvn.w	r0, #1
 800103a:	f000 fbbb 	bl	80017b4 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800103e:	bf00      	nop
 8001040:	3708      	adds	r7, #8
 8001042:	46bd      	mov	sp, r7
 8001044:	bd80      	pop	{r7, pc}
 8001046:	bf00      	nop
 8001048:	40021000 	.word	0x40021000

0800104c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800104c:	b580      	push	{r7, lr}
 800104e:	b08e      	sub	sp, #56	@ 0x38
 8001050:	af00      	add	r7, sp, #0
 8001052:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler;
  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status = HAL_OK;
 8001054:	2300      	movs	r3, #0
 8001056:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 800105a:	4b34      	ldr	r3, [pc, #208]	@ (800112c <HAL_InitTick+0xe0>)
 800105c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800105e:	4a33      	ldr	r2, [pc, #204]	@ (800112c <HAL_InitTick+0xe0>)
 8001060:	f043 0310 	orr.w	r3, r3, #16
 8001064:	6593      	str	r3, [r2, #88]	@ 0x58
 8001066:	4b31      	ldr	r3, [pc, #196]	@ (800112c <HAL_InitTick+0xe0>)
 8001068:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800106a:	f003 0310 	and.w	r3, r3, #16
 800106e:	60fb      	str	r3, [r7, #12]
 8001070:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001072:	f107 0210 	add.w	r2, r7, #16
 8001076:	f107 0314 	add.w	r3, r7, #20
 800107a:	4611      	mov	r1, r2
 800107c:	4618      	mov	r0, r3
 800107e:	f001 fe19 	bl	8002cb4 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8001082:	6a3b      	ldr	r3, [r7, #32]
 8001084:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8001086:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001088:	2b00      	cmp	r3, #0
 800108a:	d103      	bne.n	8001094 <HAL_InitTick+0x48>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 800108c:	f001 fde6 	bl	8002c5c <HAL_RCC_GetPCLK1Freq>
 8001090:	6378      	str	r0, [r7, #52]	@ 0x34
 8001092:	e004      	b.n	800109e <HAL_InitTick+0x52>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8001094:	f001 fde2 	bl	8002c5c <HAL_RCC_GetPCLK1Freq>
 8001098:	4603      	mov	r3, r0
 800109a:	005b      	lsls	r3, r3, #1
 800109c:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800109e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80010a0:	4a23      	ldr	r2, [pc, #140]	@ (8001130 <HAL_InitTick+0xe4>)
 80010a2:	fba2 2303 	umull	r2, r3, r2, r3
 80010a6:	0c9b      	lsrs	r3, r3, #18
 80010a8:	3b01      	subs	r3, #1
 80010aa:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 80010ac:	4b21      	ldr	r3, [pc, #132]	@ (8001134 <HAL_InitTick+0xe8>)
 80010ae:	4a22      	ldr	r2, [pc, #136]	@ (8001138 <HAL_InitTick+0xec>)
 80010b0:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 80010b2:	4b20      	ldr	r3, [pc, #128]	@ (8001134 <HAL_InitTick+0xe8>)
 80010b4:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80010b8:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 80010ba:	4a1e      	ldr	r2, [pc, #120]	@ (8001134 <HAL_InitTick+0xe8>)
 80010bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80010be:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 80010c0:	4b1c      	ldr	r3, [pc, #112]	@ (8001134 <HAL_InitTick+0xe8>)
 80010c2:	2200      	movs	r2, #0
 80010c4:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80010c6:	4b1b      	ldr	r3, [pc, #108]	@ (8001134 <HAL_InitTick+0xe8>)
 80010c8:	2200      	movs	r2, #0
 80010ca:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80010cc:	4b19      	ldr	r3, [pc, #100]	@ (8001134 <HAL_InitTick+0xe8>)
 80010ce:	2200      	movs	r2, #0
 80010d0:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 80010d2:	4818      	ldr	r0, [pc, #96]	@ (8001134 <HAL_InitTick+0xe8>)
 80010d4:	f004 f82a 	bl	800512c <HAL_TIM_Base_Init>
 80010d8:	4603      	mov	r3, r0
 80010da:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 80010de:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80010e2:	2b00      	cmp	r3, #0
 80010e4:	d11b      	bne.n	800111e <HAL_InitTick+0xd2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 80010e6:	4813      	ldr	r0, [pc, #76]	@ (8001134 <HAL_InitTick+0xe8>)
 80010e8:	f004 f882 	bl	80051f0 <HAL_TIM_Base_Start_IT>
 80010ec:	4603      	mov	r3, r0
 80010ee:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 80010f2:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80010f6:	2b00      	cmp	r3, #0
 80010f8:	d111      	bne.n	800111e <HAL_InitTick+0xd2>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80010fa:	2036      	movs	r0, #54	@ 0x36
 80010fc:	f000 fb76 	bl	80017ec <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	2b0f      	cmp	r3, #15
 8001104:	d808      	bhi.n	8001118 <HAL_InitTick+0xcc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8001106:	2200      	movs	r2, #0
 8001108:	6879      	ldr	r1, [r7, #4]
 800110a:	2036      	movs	r0, #54	@ 0x36
 800110c:	f000 fb52 	bl	80017b4 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001110:	4a0a      	ldr	r2, [pc, #40]	@ (800113c <HAL_InitTick+0xf0>)
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	6013      	str	r3, [r2, #0]
 8001116:	e002      	b.n	800111e <HAL_InitTick+0xd2>
      }
      else
      {
        status = HAL_ERROR;
 8001118:	2301      	movs	r3, #1
 800111a:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 800111e:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8001122:	4618      	mov	r0, r3
 8001124:	3738      	adds	r7, #56	@ 0x38
 8001126:	46bd      	mov	sp, r7
 8001128:	bd80      	pop	{r7, pc}
 800112a:	bf00      	nop
 800112c:	40021000 	.word	0x40021000
 8001130:	431bde83 	.word	0x431bde83
 8001134:	20000878 	.word	0x20000878
 8001138:	40001000 	.word	0x40001000
 800113c:	20000368 	.word	0x20000368

08001140 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001140:	b480      	push	{r7}
 8001142:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001144:	bf00      	nop
 8001146:	e7fd      	b.n	8001144 <NMI_Handler+0x4>

08001148 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001148:	b480      	push	{r7}
 800114a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800114c:	bf00      	nop
 800114e:	e7fd      	b.n	800114c <HardFault_Handler+0x4>

08001150 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001150:	b480      	push	{r7}
 8001152:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001154:	bf00      	nop
 8001156:	e7fd      	b.n	8001154 <MemManage_Handler+0x4>

08001158 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001158:	b480      	push	{r7}
 800115a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800115c:	bf00      	nop
 800115e:	e7fd      	b.n	800115c <BusFault_Handler+0x4>

08001160 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001160:	b480      	push	{r7}
 8001162:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001164:	bf00      	nop
 8001166:	e7fd      	b.n	8001164 <UsageFault_Handler+0x4>

08001168 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001168:	b480      	push	{r7}
 800116a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800116c:	bf00      	nop
 800116e:	46bd      	mov	sp, r7
 8001170:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001174:	4770      	bx	lr
	...

08001178 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 and channel2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8001178:	b580      	push	{r7, lr}
 800117a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 800117c:	4802      	ldr	r0, [pc, #8]	@ (8001188 <TIM6_DAC_IRQHandler+0x10>)
 800117e:	f004 f8a7 	bl	80052d0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8001182:	bf00      	nop
 8001184:	bd80      	pop	{r7, pc}
 8001186:	bf00      	nop
 8001188:	20000878 	.word	0x20000878

0800118c <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800118c:	b580      	push	{r7, lr}
 800118e:	b086      	sub	sp, #24
 8001190:	af00      	add	r7, sp, #0
 8001192:	60f8      	str	r0, [r7, #12]
 8001194:	60b9      	str	r1, [r7, #8]
 8001196:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001198:	2300      	movs	r3, #0
 800119a:	617b      	str	r3, [r7, #20]
 800119c:	e00a      	b.n	80011b4 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800119e:	f3af 8000 	nop.w
 80011a2:	4601      	mov	r1, r0
 80011a4:	68bb      	ldr	r3, [r7, #8]
 80011a6:	1c5a      	adds	r2, r3, #1
 80011a8:	60ba      	str	r2, [r7, #8]
 80011aa:	b2ca      	uxtb	r2, r1
 80011ac:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80011ae:	697b      	ldr	r3, [r7, #20]
 80011b0:	3301      	adds	r3, #1
 80011b2:	617b      	str	r3, [r7, #20]
 80011b4:	697a      	ldr	r2, [r7, #20]
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	429a      	cmp	r2, r3
 80011ba:	dbf0      	blt.n	800119e <_read+0x12>
  }

  return len;
 80011bc:	687b      	ldr	r3, [r7, #4]
}
 80011be:	4618      	mov	r0, r3
 80011c0:	3718      	adds	r7, #24
 80011c2:	46bd      	mov	sp, r7
 80011c4:	bd80      	pop	{r7, pc}

080011c6 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80011c6:	b580      	push	{r7, lr}
 80011c8:	b086      	sub	sp, #24
 80011ca:	af00      	add	r7, sp, #0
 80011cc:	60f8      	str	r0, [r7, #12]
 80011ce:	60b9      	str	r1, [r7, #8]
 80011d0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80011d2:	2300      	movs	r3, #0
 80011d4:	617b      	str	r3, [r7, #20]
 80011d6:	e009      	b.n	80011ec <_write+0x26>
  {
    __io_putchar(*ptr++);
 80011d8:	68bb      	ldr	r3, [r7, #8]
 80011da:	1c5a      	adds	r2, r3, #1
 80011dc:	60ba      	str	r2, [r7, #8]
 80011de:	781b      	ldrb	r3, [r3, #0]
 80011e0:	4618      	mov	r0, r3
 80011e2:	f7ff fb39 	bl	8000858 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80011e6:	697b      	ldr	r3, [r7, #20]
 80011e8:	3301      	adds	r3, #1
 80011ea:	617b      	str	r3, [r7, #20]
 80011ec:	697a      	ldr	r2, [r7, #20]
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	429a      	cmp	r2, r3
 80011f2:	dbf1      	blt.n	80011d8 <_write+0x12>
  }
  return len;
 80011f4:	687b      	ldr	r3, [r7, #4]
}
 80011f6:	4618      	mov	r0, r3
 80011f8:	3718      	adds	r7, #24
 80011fa:	46bd      	mov	sp, r7
 80011fc:	bd80      	pop	{r7, pc}

080011fe <_close>:

int _close(int file)
{
 80011fe:	b480      	push	{r7}
 8001200:	b083      	sub	sp, #12
 8001202:	af00      	add	r7, sp, #0
 8001204:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001206:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 800120a:	4618      	mov	r0, r3
 800120c:	370c      	adds	r7, #12
 800120e:	46bd      	mov	sp, r7
 8001210:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001214:	4770      	bx	lr

08001216 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001216:	b480      	push	{r7}
 8001218:	b083      	sub	sp, #12
 800121a:	af00      	add	r7, sp, #0
 800121c:	6078      	str	r0, [r7, #4]
 800121e:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001220:	683b      	ldr	r3, [r7, #0]
 8001222:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001226:	605a      	str	r2, [r3, #4]
  return 0;
 8001228:	2300      	movs	r3, #0
}
 800122a:	4618      	mov	r0, r3
 800122c:	370c      	adds	r7, #12
 800122e:	46bd      	mov	sp, r7
 8001230:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001234:	4770      	bx	lr

08001236 <_isatty>:

int _isatty(int file)
{
 8001236:	b480      	push	{r7}
 8001238:	b083      	sub	sp, #12
 800123a:	af00      	add	r7, sp, #0
 800123c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800123e:	2301      	movs	r3, #1
}
 8001240:	4618      	mov	r0, r3
 8001242:	370c      	adds	r7, #12
 8001244:	46bd      	mov	sp, r7
 8001246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800124a:	4770      	bx	lr

0800124c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800124c:	b480      	push	{r7}
 800124e:	b085      	sub	sp, #20
 8001250:	af00      	add	r7, sp, #0
 8001252:	60f8      	str	r0, [r7, #12]
 8001254:	60b9      	str	r1, [r7, #8]
 8001256:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001258:	2300      	movs	r3, #0
}
 800125a:	4618      	mov	r0, r3
 800125c:	3714      	adds	r7, #20
 800125e:	46bd      	mov	sp, r7
 8001260:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001264:	4770      	bx	lr
	...

08001268 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001268:	b580      	push	{r7, lr}
 800126a:	b086      	sub	sp, #24
 800126c:	af00      	add	r7, sp, #0
 800126e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001270:	4a14      	ldr	r2, [pc, #80]	@ (80012c4 <_sbrk+0x5c>)
 8001272:	4b15      	ldr	r3, [pc, #84]	@ (80012c8 <_sbrk+0x60>)
 8001274:	1ad3      	subs	r3, r2, r3
 8001276:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001278:	697b      	ldr	r3, [r7, #20]
 800127a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800127c:	4b13      	ldr	r3, [pc, #76]	@ (80012cc <_sbrk+0x64>)
 800127e:	681b      	ldr	r3, [r3, #0]
 8001280:	2b00      	cmp	r3, #0
 8001282:	d102      	bne.n	800128a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001284:	4b11      	ldr	r3, [pc, #68]	@ (80012cc <_sbrk+0x64>)
 8001286:	4a12      	ldr	r2, [pc, #72]	@ (80012d0 <_sbrk+0x68>)
 8001288:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800128a:	4b10      	ldr	r3, [pc, #64]	@ (80012cc <_sbrk+0x64>)
 800128c:	681a      	ldr	r2, [r3, #0]
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	4413      	add	r3, r2
 8001292:	693a      	ldr	r2, [r7, #16]
 8001294:	429a      	cmp	r2, r3
 8001296:	d207      	bcs.n	80012a8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001298:	f007 fca8 	bl	8008bec <__errno>
 800129c:	4603      	mov	r3, r0
 800129e:	220c      	movs	r2, #12
 80012a0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80012a2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80012a6:	e009      	b.n	80012bc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80012a8:	4b08      	ldr	r3, [pc, #32]	@ (80012cc <_sbrk+0x64>)
 80012aa:	681b      	ldr	r3, [r3, #0]
 80012ac:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80012ae:	4b07      	ldr	r3, [pc, #28]	@ (80012cc <_sbrk+0x64>)
 80012b0:	681a      	ldr	r2, [r3, #0]
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	4413      	add	r3, r2
 80012b6:	4a05      	ldr	r2, [pc, #20]	@ (80012cc <_sbrk+0x64>)
 80012b8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80012ba:	68fb      	ldr	r3, [r7, #12]
}
 80012bc:	4618      	mov	r0, r3
 80012be:	3718      	adds	r7, #24
 80012c0:	46bd      	mov	sp, r7
 80012c2:	bd80      	pop	{r7, pc}
 80012c4:	20018000 	.word	0x20018000
 80012c8:	00000400 	.word	0x00000400
 80012cc:	200008c4 	.word	0x200008c4
 80012d0:	20005ef8 	.word	0x20005ef8

080012d4 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80012d4:	b480      	push	{r7}
 80012d6:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80012d8:	4b06      	ldr	r3, [pc, #24]	@ (80012f4 <SystemInit+0x20>)
 80012da:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80012de:	4a05      	ldr	r2, [pc, #20]	@ (80012f4 <SystemInit+0x20>)
 80012e0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80012e4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 80012e8:	bf00      	nop
 80012ea:	46bd      	mov	sp, r7
 80012ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012f0:	4770      	bx	lr
 80012f2:	bf00      	nop
 80012f4:	e000ed00 	.word	0xe000ed00

080012f8 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80012f8:	b580      	push	{r7, lr}
 80012fa:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80012fc:	4b14      	ldr	r3, [pc, #80]	@ (8001350 <MX_USART2_UART_Init+0x58>)
 80012fe:	4a15      	ldr	r2, [pc, #84]	@ (8001354 <MX_USART2_UART_Init+0x5c>)
 8001300:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001302:	4b13      	ldr	r3, [pc, #76]	@ (8001350 <MX_USART2_UART_Init+0x58>)
 8001304:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001308:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800130a:	4b11      	ldr	r3, [pc, #68]	@ (8001350 <MX_USART2_UART_Init+0x58>)
 800130c:	2200      	movs	r2, #0
 800130e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001310:	4b0f      	ldr	r3, [pc, #60]	@ (8001350 <MX_USART2_UART_Init+0x58>)
 8001312:	2200      	movs	r2, #0
 8001314:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001316:	4b0e      	ldr	r3, [pc, #56]	@ (8001350 <MX_USART2_UART_Init+0x58>)
 8001318:	2200      	movs	r2, #0
 800131a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800131c:	4b0c      	ldr	r3, [pc, #48]	@ (8001350 <MX_USART2_UART_Init+0x58>)
 800131e:	220c      	movs	r2, #12
 8001320:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001322:	4b0b      	ldr	r3, [pc, #44]	@ (8001350 <MX_USART2_UART_Init+0x58>)
 8001324:	2200      	movs	r2, #0
 8001326:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001328:	4b09      	ldr	r3, [pc, #36]	@ (8001350 <MX_USART2_UART_Init+0x58>)
 800132a:	2200      	movs	r2, #0
 800132c:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800132e:	4b08      	ldr	r3, [pc, #32]	@ (8001350 <MX_USART2_UART_Init+0x58>)
 8001330:	2200      	movs	r2, #0
 8001332:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001334:	4b06      	ldr	r3, [pc, #24]	@ (8001350 <MX_USART2_UART_Init+0x58>)
 8001336:	2200      	movs	r2, #0
 8001338:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800133a:	4805      	ldr	r0, [pc, #20]	@ (8001350 <MX_USART2_UART_Init+0x58>)
 800133c:	f004 f9bc 	bl	80056b8 <HAL_UART_Init>
 8001340:	4603      	mov	r3, r0
 8001342:	2b00      	cmp	r3, #0
 8001344:	d001      	beq.n	800134a <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8001346:	f7ff fce9 	bl	8000d1c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800134a:	bf00      	nop
 800134c:	bd80      	pop	{r7, pc}
 800134e:	bf00      	nop
 8001350:	200008c8 	.word	0x200008c8
 8001354:	40004400 	.word	0x40004400

08001358 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001358:	b580      	push	{r7, lr}
 800135a:	b0ac      	sub	sp, #176	@ 0xb0
 800135c:	af00      	add	r7, sp, #0
 800135e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001360:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001364:	2200      	movs	r2, #0
 8001366:	601a      	str	r2, [r3, #0]
 8001368:	605a      	str	r2, [r3, #4]
 800136a:	609a      	str	r2, [r3, #8]
 800136c:	60da      	str	r2, [r3, #12]
 800136e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001370:	f107 0314 	add.w	r3, r7, #20
 8001374:	2288      	movs	r2, #136	@ 0x88
 8001376:	2100      	movs	r1, #0
 8001378:	4618      	mov	r0, r3
 800137a:	f007 fb8b 	bl	8008a94 <memset>
  if(uartHandle->Instance==USART2)
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	681b      	ldr	r3, [r3, #0]
 8001382:	4a21      	ldr	r2, [pc, #132]	@ (8001408 <HAL_UART_MspInit+0xb0>)
 8001384:	4293      	cmp	r3, r2
 8001386:	d13b      	bne.n	8001400 <HAL_UART_MspInit+0xa8>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001388:	2302      	movs	r3, #2
 800138a:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 800138c:	2300      	movs	r3, #0
 800138e:	653b      	str	r3, [r7, #80]	@ 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001390:	f107 0314 	add.w	r3, r7, #20
 8001394:	4618      	mov	r0, r3
 8001396:	f001 fd1f 	bl	8002dd8 <HAL_RCCEx_PeriphCLKConfig>
 800139a:	4603      	mov	r3, r0
 800139c:	2b00      	cmp	r3, #0
 800139e:	d001      	beq.n	80013a4 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80013a0:	f7ff fcbc 	bl	8000d1c <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80013a4:	4b19      	ldr	r3, [pc, #100]	@ (800140c <HAL_UART_MspInit+0xb4>)
 80013a6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80013a8:	4a18      	ldr	r2, [pc, #96]	@ (800140c <HAL_UART_MspInit+0xb4>)
 80013aa:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80013ae:	6593      	str	r3, [r2, #88]	@ 0x58
 80013b0:	4b16      	ldr	r3, [pc, #88]	@ (800140c <HAL_UART_MspInit+0xb4>)
 80013b2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80013b4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80013b8:	613b      	str	r3, [r7, #16]
 80013ba:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80013bc:	4b13      	ldr	r3, [pc, #76]	@ (800140c <HAL_UART_MspInit+0xb4>)
 80013be:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80013c0:	4a12      	ldr	r2, [pc, #72]	@ (800140c <HAL_UART_MspInit+0xb4>)
 80013c2:	f043 0301 	orr.w	r3, r3, #1
 80013c6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80013c8:	4b10      	ldr	r3, [pc, #64]	@ (800140c <HAL_UART_MspInit+0xb4>)
 80013ca:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80013cc:	f003 0301 	and.w	r3, r3, #1
 80013d0:	60fb      	str	r3, [r7, #12]
 80013d2:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80013d4:	230c      	movs	r3, #12
 80013d6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013da:	2302      	movs	r3, #2
 80013dc:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013e0:	2300      	movs	r3, #0
 80013e2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80013e6:	2303      	movs	r3, #3
 80013e8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80013ec:	2307      	movs	r3, #7
 80013ee:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80013f2:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80013f6:	4619      	mov	r1, r3
 80013f8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80013fc:	f000 fa04 	bl	8001808 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8001400:	bf00      	nop
 8001402:	37b0      	adds	r7, #176	@ 0xb0
 8001404:	46bd      	mov	sp, r7
 8001406:	bd80      	pop	{r7, pc}
 8001408:	40004400 	.word	0x40004400
 800140c:	40021000 	.word	0x40021000

08001410 <MX_USB_OTG_FS_PCD_Init>:
PCD_HandleTypeDef hpcd_USB_OTG_FS;

/* USB_OTG_FS init function */

void MX_USB_OTG_FS_PCD_Init(void)
{
 8001410:	b580      	push	{r7, lr}
 8001412:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8001414:	4b14      	ldr	r3, [pc, #80]	@ (8001468 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001416:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800141a:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 800141c:	4b12      	ldr	r3, [pc, #72]	@ (8001468 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800141e:	2206      	movs	r2, #6
 8001420:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8001422:	4b11      	ldr	r3, [pc, #68]	@ (8001468 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001424:	2202      	movs	r2, #2
 8001426:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8001428:	4b0f      	ldr	r3, [pc, #60]	@ (8001468 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800142a:	2202      	movs	r2, #2
 800142c:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800142e:	4b0e      	ldr	r3, [pc, #56]	@ (8001468 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001430:	2200      	movs	r2, #0
 8001432:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8001434:	4b0c      	ldr	r3, [pc, #48]	@ (8001468 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001436:	2200      	movs	r2, #0
 8001438:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800143a:	4b0b      	ldr	r3, [pc, #44]	@ (8001468 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800143c:	2200      	movs	r2, #0
 800143e:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 8001440:	4b09      	ldr	r3, [pc, #36]	@ (8001468 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001442:	2200      	movs	r2, #0
 8001444:	735a      	strb	r2, [r3, #13]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8001446:	4b08      	ldr	r3, [pc, #32]	@ (8001468 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001448:	2200      	movs	r2, #0
 800144a:	73da      	strb	r2, [r3, #15]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 800144c:	4b06      	ldr	r3, [pc, #24]	@ (8001468 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800144e:	2200      	movs	r2, #0
 8001450:	739a      	strb	r2, [r3, #14]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8001452:	4805      	ldr	r0, [pc, #20]	@ (8001468 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001454:	f000 fce6 	bl	8001e24 <HAL_PCD_Init>
 8001458:	4603      	mov	r3, r0
 800145a:	2b00      	cmp	r3, #0
 800145c:	d001      	beq.n	8001462 <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 800145e:	f7ff fc5d 	bl	8000d1c <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8001462:	bf00      	nop
 8001464:	bd80      	pop	{r7, pc}
 8001466:	bf00      	nop
 8001468:	20000950 	.word	0x20000950

0800146c <HAL_PCD_MspInit>:

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800146c:	b580      	push	{r7, lr}
 800146e:	b08a      	sub	sp, #40	@ 0x28
 8001470:	af00      	add	r7, sp, #0
 8001472:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001474:	f107 0314 	add.w	r3, r7, #20
 8001478:	2200      	movs	r2, #0
 800147a:	601a      	str	r2, [r3, #0]
 800147c:	605a      	str	r2, [r3, #4]
 800147e:	609a      	str	r2, [r3, #8]
 8001480:	60da      	str	r2, [r3, #12]
 8001482:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	681b      	ldr	r3, [r3, #0]
 8001488:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800148c:	d146      	bne.n	800151c <HAL_PCD_MspInit+0xb0>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800148e:	4b25      	ldr	r3, [pc, #148]	@ (8001524 <HAL_PCD_MspInit+0xb8>)
 8001490:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001492:	4a24      	ldr	r2, [pc, #144]	@ (8001524 <HAL_PCD_MspInit+0xb8>)
 8001494:	f043 0301 	orr.w	r3, r3, #1
 8001498:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800149a:	4b22      	ldr	r3, [pc, #136]	@ (8001524 <HAL_PCD_MspInit+0xb8>)
 800149c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800149e:	f003 0301 	and.w	r3, r3, #1
 80014a2:	613b      	str	r3, [r7, #16]
 80014a4:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 80014a6:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 80014aa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014ac:	2302      	movs	r3, #2
 80014ae:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014b0:	2300      	movs	r3, #0
 80014b2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80014b4:	2303      	movs	r3, #3
 80014b6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80014b8:	230a      	movs	r3, #10
 80014ba:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80014bc:	f107 0314 	add.w	r3, r7, #20
 80014c0:	4619      	mov	r1, r3
 80014c2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80014c6:	f000 f99f 	bl	8001808 <HAL_GPIO_Init>

    /* USB_OTG_FS clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 80014ca:	4b16      	ldr	r3, [pc, #88]	@ (8001524 <HAL_PCD_MspInit+0xb8>)
 80014cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014ce:	4a15      	ldr	r2, [pc, #84]	@ (8001524 <HAL_PCD_MspInit+0xb8>)
 80014d0:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80014d4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80014d6:	4b13      	ldr	r3, [pc, #76]	@ (8001524 <HAL_PCD_MspInit+0xb8>)
 80014d8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014da:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80014de:	60fb      	str	r3, [r7, #12]
 80014e0:	68fb      	ldr	r3, [r7, #12]

    /* Enable VDDUSB */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80014e2:	4b10      	ldr	r3, [pc, #64]	@ (8001524 <HAL_PCD_MspInit+0xb8>)
 80014e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80014e6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80014ea:	2b00      	cmp	r3, #0
 80014ec:	d114      	bne.n	8001518 <HAL_PCD_MspInit+0xac>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80014ee:	4b0d      	ldr	r3, [pc, #52]	@ (8001524 <HAL_PCD_MspInit+0xb8>)
 80014f0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80014f2:	4a0c      	ldr	r2, [pc, #48]	@ (8001524 <HAL_PCD_MspInit+0xb8>)
 80014f4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80014f8:	6593      	str	r3, [r2, #88]	@ 0x58
 80014fa:	4b0a      	ldr	r3, [pc, #40]	@ (8001524 <HAL_PCD_MspInit+0xb8>)
 80014fc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80014fe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001502:	60bb      	str	r3, [r7, #8]
 8001504:	68bb      	ldr	r3, [r7, #8]
      HAL_PWREx_EnableVddUSB();
 8001506:	f000 fe25 	bl	8002154 <HAL_PWREx_EnableVddUSB>
      __HAL_RCC_PWR_CLK_DISABLE();
 800150a:	4b06      	ldr	r3, [pc, #24]	@ (8001524 <HAL_PCD_MspInit+0xb8>)
 800150c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800150e:	4a05      	ldr	r2, [pc, #20]	@ (8001524 <HAL_PCD_MspInit+0xb8>)
 8001510:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001514:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8001516:	e001      	b.n	800151c <HAL_PCD_MspInit+0xb0>
      HAL_PWREx_EnableVddUSB();
 8001518:	f000 fe1c 	bl	8002154 <HAL_PWREx_EnableVddUSB>
}
 800151c:	bf00      	nop
 800151e:	3728      	adds	r7, #40	@ 0x28
 8001520:	46bd      	mov	sp, r7
 8001522:	bd80      	pop	{r7, pc}
 8001524:	40021000 	.word	0x40021000

08001528 <Reset_Handler>:
    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:

  ldr   sp, =_estack    /* Set stack pointer */
 8001528:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001560 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 800152c:	f7ff fed2 	bl	80012d4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001530:	480c      	ldr	r0, [pc, #48]	@ (8001564 <LoopForever+0x6>)
  ldr r1, =_edata
 8001532:	490d      	ldr	r1, [pc, #52]	@ (8001568 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001534:	4a0d      	ldr	r2, [pc, #52]	@ (800156c <LoopForever+0xe>)
  movs r3, #0
 8001536:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001538:	e002      	b.n	8001540 <LoopCopyDataInit>

0800153a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800153a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800153c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800153e:	3304      	adds	r3, #4

08001540 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001540:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001542:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001544:	d3f9      	bcc.n	800153a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001546:	4a0a      	ldr	r2, [pc, #40]	@ (8001570 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001548:	4c0a      	ldr	r4, [pc, #40]	@ (8001574 <LoopForever+0x16>)
  movs r3, #0
 800154a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800154c:	e001      	b.n	8001552 <LoopFillZerobss>

0800154e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800154e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001550:	3204      	adds	r2, #4

08001552 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001552:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001554:	d3fb      	bcc.n	800154e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001556:	f007 fb4f 	bl	8008bf8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800155a:	f7ff fad5 	bl	8000b08 <main>

0800155e <LoopForever>:

LoopForever:
    b LoopForever
 800155e:	e7fe      	b.n	800155e <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001560:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8001564:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001568:	200003d0 	.word	0x200003d0
  ldr r2, =_sidata
 800156c:	08009d18 	.word	0x08009d18
  ldr r2, =_sbss
 8001570:	200003d0 	.word	0x200003d0
  ldr r4, =_ebss
 8001574:	20005ef8 	.word	0x20005ef8

08001578 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001578:	e7fe      	b.n	8001578 <ADC1_2_IRQHandler>
	...

0800157c <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800157c:	b580      	push	{r7, lr}
 800157e:	b082      	sub	sp, #8
 8001580:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001582:	2300      	movs	r3, #0
 8001584:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001586:	4b0c      	ldr	r3, [pc, #48]	@ (80015b8 <HAL_Init+0x3c>)
 8001588:	681b      	ldr	r3, [r3, #0]
 800158a:	4a0b      	ldr	r2, [pc, #44]	@ (80015b8 <HAL_Init+0x3c>)
 800158c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001590:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001592:	2003      	movs	r0, #3
 8001594:	f000 f903 	bl	800179e <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001598:	200f      	movs	r0, #15
 800159a:	f7ff fd57 	bl	800104c <HAL_InitTick>
 800159e:	4603      	mov	r3, r0
 80015a0:	2b00      	cmp	r3, #0
 80015a2:	d002      	beq.n	80015aa <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 80015a4:	2301      	movs	r3, #1
 80015a6:	71fb      	strb	r3, [r7, #7]
 80015a8:	e001      	b.n	80015ae <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80015aa:	f7ff fd27 	bl	8000ffc <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80015ae:	79fb      	ldrb	r3, [r7, #7]
}
 80015b0:	4618      	mov	r0, r3
 80015b2:	3708      	adds	r7, #8
 80015b4:	46bd      	mov	sp, r7
 80015b6:	bd80      	pop	{r7, pc}
 80015b8:	40022000 	.word	0x40022000

080015bc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80015bc:	b480      	push	{r7}
 80015be:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80015c0:	4b06      	ldr	r3, [pc, #24]	@ (80015dc <HAL_IncTick+0x20>)
 80015c2:	781b      	ldrb	r3, [r3, #0]
 80015c4:	461a      	mov	r2, r3
 80015c6:	4b06      	ldr	r3, [pc, #24]	@ (80015e0 <HAL_IncTick+0x24>)
 80015c8:	681b      	ldr	r3, [r3, #0]
 80015ca:	4413      	add	r3, r2
 80015cc:	4a04      	ldr	r2, [pc, #16]	@ (80015e0 <HAL_IncTick+0x24>)
 80015ce:	6013      	str	r3, [r2, #0]
}
 80015d0:	bf00      	nop
 80015d2:	46bd      	mov	sp, r7
 80015d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015d8:	4770      	bx	lr
 80015da:	bf00      	nop
 80015dc:	2000036c 	.word	0x2000036c
 80015e0:	20000e34 	.word	0x20000e34

080015e4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80015e4:	b480      	push	{r7}
 80015e6:	af00      	add	r7, sp, #0
  return uwTick;
 80015e8:	4b03      	ldr	r3, [pc, #12]	@ (80015f8 <HAL_GetTick+0x14>)
 80015ea:	681b      	ldr	r3, [r3, #0]
}
 80015ec:	4618      	mov	r0, r3
 80015ee:	46bd      	mov	sp, r7
 80015f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015f4:	4770      	bx	lr
 80015f6:	bf00      	nop
 80015f8:	20000e34 	.word	0x20000e34

080015fc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80015fc:	b580      	push	{r7, lr}
 80015fe:	b084      	sub	sp, #16
 8001600:	af00      	add	r7, sp, #0
 8001602:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001604:	f7ff ffee 	bl	80015e4 <HAL_GetTick>
 8001608:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 800160e:	68fb      	ldr	r3, [r7, #12]
 8001610:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001614:	d005      	beq.n	8001622 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8001616:	4b0a      	ldr	r3, [pc, #40]	@ (8001640 <HAL_Delay+0x44>)
 8001618:	781b      	ldrb	r3, [r3, #0]
 800161a:	461a      	mov	r2, r3
 800161c:	68fb      	ldr	r3, [r7, #12]
 800161e:	4413      	add	r3, r2
 8001620:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001622:	bf00      	nop
 8001624:	f7ff ffde 	bl	80015e4 <HAL_GetTick>
 8001628:	4602      	mov	r2, r0
 800162a:	68bb      	ldr	r3, [r7, #8]
 800162c:	1ad3      	subs	r3, r2, r3
 800162e:	68fa      	ldr	r2, [r7, #12]
 8001630:	429a      	cmp	r2, r3
 8001632:	d8f7      	bhi.n	8001624 <HAL_Delay+0x28>
  {
  }
}
 8001634:	bf00      	nop
 8001636:	bf00      	nop
 8001638:	3710      	adds	r7, #16
 800163a:	46bd      	mov	sp, r7
 800163c:	bd80      	pop	{r7, pc}
 800163e:	bf00      	nop
 8001640:	2000036c 	.word	0x2000036c

08001644 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001644:	b480      	push	{r7}
 8001646:	b085      	sub	sp, #20
 8001648:	af00      	add	r7, sp, #0
 800164a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	f003 0307 	and.w	r3, r3, #7
 8001652:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001654:	4b0c      	ldr	r3, [pc, #48]	@ (8001688 <__NVIC_SetPriorityGrouping+0x44>)
 8001656:	68db      	ldr	r3, [r3, #12]
 8001658:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800165a:	68ba      	ldr	r2, [r7, #8]
 800165c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001660:	4013      	ands	r3, r2
 8001662:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001664:	68fb      	ldr	r3, [r7, #12]
 8001666:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001668:	68bb      	ldr	r3, [r7, #8]
 800166a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800166c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001670:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001674:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001676:	4a04      	ldr	r2, [pc, #16]	@ (8001688 <__NVIC_SetPriorityGrouping+0x44>)
 8001678:	68bb      	ldr	r3, [r7, #8]
 800167a:	60d3      	str	r3, [r2, #12]
}
 800167c:	bf00      	nop
 800167e:	3714      	adds	r7, #20
 8001680:	46bd      	mov	sp, r7
 8001682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001686:	4770      	bx	lr
 8001688:	e000ed00 	.word	0xe000ed00

0800168c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800168c:	b480      	push	{r7}
 800168e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001690:	4b04      	ldr	r3, [pc, #16]	@ (80016a4 <__NVIC_GetPriorityGrouping+0x18>)
 8001692:	68db      	ldr	r3, [r3, #12]
 8001694:	0a1b      	lsrs	r3, r3, #8
 8001696:	f003 0307 	and.w	r3, r3, #7
}
 800169a:	4618      	mov	r0, r3
 800169c:	46bd      	mov	sp, r7
 800169e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016a2:	4770      	bx	lr
 80016a4:	e000ed00 	.word	0xe000ed00

080016a8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80016a8:	b480      	push	{r7}
 80016aa:	b083      	sub	sp, #12
 80016ac:	af00      	add	r7, sp, #0
 80016ae:	4603      	mov	r3, r0
 80016b0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80016b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016b6:	2b00      	cmp	r3, #0
 80016b8:	db0b      	blt.n	80016d2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80016ba:	79fb      	ldrb	r3, [r7, #7]
 80016bc:	f003 021f 	and.w	r2, r3, #31
 80016c0:	4907      	ldr	r1, [pc, #28]	@ (80016e0 <__NVIC_EnableIRQ+0x38>)
 80016c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016c6:	095b      	lsrs	r3, r3, #5
 80016c8:	2001      	movs	r0, #1
 80016ca:	fa00 f202 	lsl.w	r2, r0, r2
 80016ce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80016d2:	bf00      	nop
 80016d4:	370c      	adds	r7, #12
 80016d6:	46bd      	mov	sp, r7
 80016d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016dc:	4770      	bx	lr
 80016de:	bf00      	nop
 80016e0:	e000e100 	.word	0xe000e100

080016e4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80016e4:	b480      	push	{r7}
 80016e6:	b083      	sub	sp, #12
 80016e8:	af00      	add	r7, sp, #0
 80016ea:	4603      	mov	r3, r0
 80016ec:	6039      	str	r1, [r7, #0]
 80016ee:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80016f0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016f4:	2b00      	cmp	r3, #0
 80016f6:	db0a      	blt.n	800170e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80016f8:	683b      	ldr	r3, [r7, #0]
 80016fa:	b2da      	uxtb	r2, r3
 80016fc:	490c      	ldr	r1, [pc, #48]	@ (8001730 <__NVIC_SetPriority+0x4c>)
 80016fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001702:	0112      	lsls	r2, r2, #4
 8001704:	b2d2      	uxtb	r2, r2
 8001706:	440b      	add	r3, r1
 8001708:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800170c:	e00a      	b.n	8001724 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800170e:	683b      	ldr	r3, [r7, #0]
 8001710:	b2da      	uxtb	r2, r3
 8001712:	4908      	ldr	r1, [pc, #32]	@ (8001734 <__NVIC_SetPriority+0x50>)
 8001714:	79fb      	ldrb	r3, [r7, #7]
 8001716:	f003 030f 	and.w	r3, r3, #15
 800171a:	3b04      	subs	r3, #4
 800171c:	0112      	lsls	r2, r2, #4
 800171e:	b2d2      	uxtb	r2, r2
 8001720:	440b      	add	r3, r1
 8001722:	761a      	strb	r2, [r3, #24]
}
 8001724:	bf00      	nop
 8001726:	370c      	adds	r7, #12
 8001728:	46bd      	mov	sp, r7
 800172a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800172e:	4770      	bx	lr
 8001730:	e000e100 	.word	0xe000e100
 8001734:	e000ed00 	.word	0xe000ed00

08001738 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001738:	b480      	push	{r7}
 800173a:	b089      	sub	sp, #36	@ 0x24
 800173c:	af00      	add	r7, sp, #0
 800173e:	60f8      	str	r0, [r7, #12]
 8001740:	60b9      	str	r1, [r7, #8]
 8001742:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001744:	68fb      	ldr	r3, [r7, #12]
 8001746:	f003 0307 	and.w	r3, r3, #7
 800174a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800174c:	69fb      	ldr	r3, [r7, #28]
 800174e:	f1c3 0307 	rsb	r3, r3, #7
 8001752:	2b04      	cmp	r3, #4
 8001754:	bf28      	it	cs
 8001756:	2304      	movcs	r3, #4
 8001758:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800175a:	69fb      	ldr	r3, [r7, #28]
 800175c:	3304      	adds	r3, #4
 800175e:	2b06      	cmp	r3, #6
 8001760:	d902      	bls.n	8001768 <NVIC_EncodePriority+0x30>
 8001762:	69fb      	ldr	r3, [r7, #28]
 8001764:	3b03      	subs	r3, #3
 8001766:	e000      	b.n	800176a <NVIC_EncodePriority+0x32>
 8001768:	2300      	movs	r3, #0
 800176a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800176c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001770:	69bb      	ldr	r3, [r7, #24]
 8001772:	fa02 f303 	lsl.w	r3, r2, r3
 8001776:	43da      	mvns	r2, r3
 8001778:	68bb      	ldr	r3, [r7, #8]
 800177a:	401a      	ands	r2, r3
 800177c:	697b      	ldr	r3, [r7, #20]
 800177e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001780:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001784:	697b      	ldr	r3, [r7, #20]
 8001786:	fa01 f303 	lsl.w	r3, r1, r3
 800178a:	43d9      	mvns	r1, r3
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001790:	4313      	orrs	r3, r2
         );
}
 8001792:	4618      	mov	r0, r3
 8001794:	3724      	adds	r7, #36	@ 0x24
 8001796:	46bd      	mov	sp, r7
 8001798:	f85d 7b04 	ldr.w	r7, [sp], #4
 800179c:	4770      	bx	lr

0800179e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800179e:	b580      	push	{r7, lr}
 80017a0:	b082      	sub	sp, #8
 80017a2:	af00      	add	r7, sp, #0
 80017a4:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80017a6:	6878      	ldr	r0, [r7, #4]
 80017a8:	f7ff ff4c 	bl	8001644 <__NVIC_SetPriorityGrouping>
}
 80017ac:	bf00      	nop
 80017ae:	3708      	adds	r7, #8
 80017b0:	46bd      	mov	sp, r7
 80017b2:	bd80      	pop	{r7, pc}

080017b4 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80017b4:	b580      	push	{r7, lr}
 80017b6:	b086      	sub	sp, #24
 80017b8:	af00      	add	r7, sp, #0
 80017ba:	4603      	mov	r3, r0
 80017bc:	60b9      	str	r1, [r7, #8]
 80017be:	607a      	str	r2, [r7, #4]
 80017c0:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80017c2:	2300      	movs	r3, #0
 80017c4:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80017c6:	f7ff ff61 	bl	800168c <__NVIC_GetPriorityGrouping>
 80017ca:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80017cc:	687a      	ldr	r2, [r7, #4]
 80017ce:	68b9      	ldr	r1, [r7, #8]
 80017d0:	6978      	ldr	r0, [r7, #20]
 80017d2:	f7ff ffb1 	bl	8001738 <NVIC_EncodePriority>
 80017d6:	4602      	mov	r2, r0
 80017d8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80017dc:	4611      	mov	r1, r2
 80017de:	4618      	mov	r0, r3
 80017e0:	f7ff ff80 	bl	80016e4 <__NVIC_SetPriority>
}
 80017e4:	bf00      	nop
 80017e6:	3718      	adds	r7, #24
 80017e8:	46bd      	mov	sp, r7
 80017ea:	bd80      	pop	{r7, pc}

080017ec <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80017ec:	b580      	push	{r7, lr}
 80017ee:	b082      	sub	sp, #8
 80017f0:	af00      	add	r7, sp, #0
 80017f2:	4603      	mov	r3, r0
 80017f4:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80017f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017fa:	4618      	mov	r0, r3
 80017fc:	f7ff ff54 	bl	80016a8 <__NVIC_EnableIRQ>
}
 8001800:	bf00      	nop
 8001802:	3708      	adds	r7, #8
 8001804:	46bd      	mov	sp, r7
 8001806:	bd80      	pop	{r7, pc}

08001808 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001808:	b480      	push	{r7}
 800180a:	b087      	sub	sp, #28
 800180c:	af00      	add	r7, sp, #0
 800180e:	6078      	str	r0, [r7, #4]
 8001810:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001812:	2300      	movs	r3, #0
 8001814:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001816:	e17f      	b.n	8001b18 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001818:	683b      	ldr	r3, [r7, #0]
 800181a:	681a      	ldr	r2, [r3, #0]
 800181c:	2101      	movs	r1, #1
 800181e:	697b      	ldr	r3, [r7, #20]
 8001820:	fa01 f303 	lsl.w	r3, r1, r3
 8001824:	4013      	ands	r3, r2
 8001826:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001828:	68fb      	ldr	r3, [r7, #12]
 800182a:	2b00      	cmp	r3, #0
 800182c:	f000 8171 	beq.w	8001b12 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001830:	683b      	ldr	r3, [r7, #0]
 8001832:	685b      	ldr	r3, [r3, #4]
 8001834:	f003 0303 	and.w	r3, r3, #3
 8001838:	2b01      	cmp	r3, #1
 800183a:	d005      	beq.n	8001848 <HAL_GPIO_Init+0x40>
 800183c:	683b      	ldr	r3, [r7, #0]
 800183e:	685b      	ldr	r3, [r3, #4]
 8001840:	f003 0303 	and.w	r3, r3, #3
 8001844:	2b02      	cmp	r3, #2
 8001846:	d130      	bne.n	80018aa <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	689b      	ldr	r3, [r3, #8]
 800184c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800184e:	697b      	ldr	r3, [r7, #20]
 8001850:	005b      	lsls	r3, r3, #1
 8001852:	2203      	movs	r2, #3
 8001854:	fa02 f303 	lsl.w	r3, r2, r3
 8001858:	43db      	mvns	r3, r3
 800185a:	693a      	ldr	r2, [r7, #16]
 800185c:	4013      	ands	r3, r2
 800185e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001860:	683b      	ldr	r3, [r7, #0]
 8001862:	68da      	ldr	r2, [r3, #12]
 8001864:	697b      	ldr	r3, [r7, #20]
 8001866:	005b      	lsls	r3, r3, #1
 8001868:	fa02 f303 	lsl.w	r3, r2, r3
 800186c:	693a      	ldr	r2, [r7, #16]
 800186e:	4313      	orrs	r3, r2
 8001870:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	693a      	ldr	r2, [r7, #16]
 8001876:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	685b      	ldr	r3, [r3, #4]
 800187c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800187e:	2201      	movs	r2, #1
 8001880:	697b      	ldr	r3, [r7, #20]
 8001882:	fa02 f303 	lsl.w	r3, r2, r3
 8001886:	43db      	mvns	r3, r3
 8001888:	693a      	ldr	r2, [r7, #16]
 800188a:	4013      	ands	r3, r2
 800188c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800188e:	683b      	ldr	r3, [r7, #0]
 8001890:	685b      	ldr	r3, [r3, #4]
 8001892:	091b      	lsrs	r3, r3, #4
 8001894:	f003 0201 	and.w	r2, r3, #1
 8001898:	697b      	ldr	r3, [r7, #20]
 800189a:	fa02 f303 	lsl.w	r3, r2, r3
 800189e:	693a      	ldr	r2, [r7, #16]
 80018a0:	4313      	orrs	r3, r2
 80018a2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	693a      	ldr	r2, [r7, #16]
 80018a8:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 80018aa:	683b      	ldr	r3, [r7, #0]
 80018ac:	685b      	ldr	r3, [r3, #4]
 80018ae:	f003 0303 	and.w	r3, r3, #3
 80018b2:	2b03      	cmp	r3, #3
 80018b4:	d118      	bne.n	80018e8 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80018ba:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 80018bc:	2201      	movs	r2, #1
 80018be:	697b      	ldr	r3, [r7, #20]
 80018c0:	fa02 f303 	lsl.w	r3, r2, r3
 80018c4:	43db      	mvns	r3, r3
 80018c6:	693a      	ldr	r2, [r7, #16]
 80018c8:	4013      	ands	r3, r2
 80018ca:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 80018cc:	683b      	ldr	r3, [r7, #0]
 80018ce:	685b      	ldr	r3, [r3, #4]
 80018d0:	08db      	lsrs	r3, r3, #3
 80018d2:	f003 0201 	and.w	r2, r3, #1
 80018d6:	697b      	ldr	r3, [r7, #20]
 80018d8:	fa02 f303 	lsl.w	r3, r2, r3
 80018dc:	693a      	ldr	r2, [r7, #16]
 80018de:	4313      	orrs	r3, r2
 80018e0:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	693a      	ldr	r2, [r7, #16]
 80018e6:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80018e8:	683b      	ldr	r3, [r7, #0]
 80018ea:	685b      	ldr	r3, [r3, #4]
 80018ec:	f003 0303 	and.w	r3, r3, #3
 80018f0:	2b03      	cmp	r3, #3
 80018f2:	d017      	beq.n	8001924 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	68db      	ldr	r3, [r3, #12]
 80018f8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80018fa:	697b      	ldr	r3, [r7, #20]
 80018fc:	005b      	lsls	r3, r3, #1
 80018fe:	2203      	movs	r2, #3
 8001900:	fa02 f303 	lsl.w	r3, r2, r3
 8001904:	43db      	mvns	r3, r3
 8001906:	693a      	ldr	r2, [r7, #16]
 8001908:	4013      	ands	r3, r2
 800190a:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800190c:	683b      	ldr	r3, [r7, #0]
 800190e:	689a      	ldr	r2, [r3, #8]
 8001910:	697b      	ldr	r3, [r7, #20]
 8001912:	005b      	lsls	r3, r3, #1
 8001914:	fa02 f303 	lsl.w	r3, r2, r3
 8001918:	693a      	ldr	r2, [r7, #16]
 800191a:	4313      	orrs	r3, r2
 800191c:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	693a      	ldr	r2, [r7, #16]
 8001922:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001924:	683b      	ldr	r3, [r7, #0]
 8001926:	685b      	ldr	r3, [r3, #4]
 8001928:	f003 0303 	and.w	r3, r3, #3
 800192c:	2b02      	cmp	r3, #2
 800192e:	d123      	bne.n	8001978 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001930:	697b      	ldr	r3, [r7, #20]
 8001932:	08da      	lsrs	r2, r3, #3
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	3208      	adds	r2, #8
 8001938:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800193c:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800193e:	697b      	ldr	r3, [r7, #20]
 8001940:	f003 0307 	and.w	r3, r3, #7
 8001944:	009b      	lsls	r3, r3, #2
 8001946:	220f      	movs	r2, #15
 8001948:	fa02 f303 	lsl.w	r3, r2, r3
 800194c:	43db      	mvns	r3, r3
 800194e:	693a      	ldr	r2, [r7, #16]
 8001950:	4013      	ands	r3, r2
 8001952:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001954:	683b      	ldr	r3, [r7, #0]
 8001956:	691a      	ldr	r2, [r3, #16]
 8001958:	697b      	ldr	r3, [r7, #20]
 800195a:	f003 0307 	and.w	r3, r3, #7
 800195e:	009b      	lsls	r3, r3, #2
 8001960:	fa02 f303 	lsl.w	r3, r2, r3
 8001964:	693a      	ldr	r2, [r7, #16]
 8001966:	4313      	orrs	r3, r2
 8001968:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800196a:	697b      	ldr	r3, [r7, #20]
 800196c:	08da      	lsrs	r2, r3, #3
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	3208      	adds	r2, #8
 8001972:	6939      	ldr	r1, [r7, #16]
 8001974:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	681b      	ldr	r3, [r3, #0]
 800197c:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800197e:	697b      	ldr	r3, [r7, #20]
 8001980:	005b      	lsls	r3, r3, #1
 8001982:	2203      	movs	r2, #3
 8001984:	fa02 f303 	lsl.w	r3, r2, r3
 8001988:	43db      	mvns	r3, r3
 800198a:	693a      	ldr	r2, [r7, #16]
 800198c:	4013      	ands	r3, r2
 800198e:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001990:	683b      	ldr	r3, [r7, #0]
 8001992:	685b      	ldr	r3, [r3, #4]
 8001994:	f003 0203 	and.w	r2, r3, #3
 8001998:	697b      	ldr	r3, [r7, #20]
 800199a:	005b      	lsls	r3, r3, #1
 800199c:	fa02 f303 	lsl.w	r3, r2, r3
 80019a0:	693a      	ldr	r2, [r7, #16]
 80019a2:	4313      	orrs	r3, r2
 80019a4:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	693a      	ldr	r2, [r7, #16]
 80019aa:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80019ac:	683b      	ldr	r3, [r7, #0]
 80019ae:	685b      	ldr	r3, [r3, #4]
 80019b0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80019b4:	2b00      	cmp	r3, #0
 80019b6:	f000 80ac 	beq.w	8001b12 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80019ba:	4b5f      	ldr	r3, [pc, #380]	@ (8001b38 <HAL_GPIO_Init+0x330>)
 80019bc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80019be:	4a5e      	ldr	r2, [pc, #376]	@ (8001b38 <HAL_GPIO_Init+0x330>)
 80019c0:	f043 0301 	orr.w	r3, r3, #1
 80019c4:	6613      	str	r3, [r2, #96]	@ 0x60
 80019c6:	4b5c      	ldr	r3, [pc, #368]	@ (8001b38 <HAL_GPIO_Init+0x330>)
 80019c8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80019ca:	f003 0301 	and.w	r3, r3, #1
 80019ce:	60bb      	str	r3, [r7, #8]
 80019d0:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80019d2:	4a5a      	ldr	r2, [pc, #360]	@ (8001b3c <HAL_GPIO_Init+0x334>)
 80019d4:	697b      	ldr	r3, [r7, #20]
 80019d6:	089b      	lsrs	r3, r3, #2
 80019d8:	3302      	adds	r3, #2
 80019da:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80019de:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80019e0:	697b      	ldr	r3, [r7, #20]
 80019e2:	f003 0303 	and.w	r3, r3, #3
 80019e6:	009b      	lsls	r3, r3, #2
 80019e8:	220f      	movs	r2, #15
 80019ea:	fa02 f303 	lsl.w	r3, r2, r3
 80019ee:	43db      	mvns	r3, r3
 80019f0:	693a      	ldr	r2, [r7, #16]
 80019f2:	4013      	ands	r3, r2
 80019f4:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80019fc:	d025      	beq.n	8001a4a <HAL_GPIO_Init+0x242>
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	4a4f      	ldr	r2, [pc, #316]	@ (8001b40 <HAL_GPIO_Init+0x338>)
 8001a02:	4293      	cmp	r3, r2
 8001a04:	d01f      	beq.n	8001a46 <HAL_GPIO_Init+0x23e>
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	4a4e      	ldr	r2, [pc, #312]	@ (8001b44 <HAL_GPIO_Init+0x33c>)
 8001a0a:	4293      	cmp	r3, r2
 8001a0c:	d019      	beq.n	8001a42 <HAL_GPIO_Init+0x23a>
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	4a4d      	ldr	r2, [pc, #308]	@ (8001b48 <HAL_GPIO_Init+0x340>)
 8001a12:	4293      	cmp	r3, r2
 8001a14:	d013      	beq.n	8001a3e <HAL_GPIO_Init+0x236>
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	4a4c      	ldr	r2, [pc, #304]	@ (8001b4c <HAL_GPIO_Init+0x344>)
 8001a1a:	4293      	cmp	r3, r2
 8001a1c:	d00d      	beq.n	8001a3a <HAL_GPIO_Init+0x232>
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	4a4b      	ldr	r2, [pc, #300]	@ (8001b50 <HAL_GPIO_Init+0x348>)
 8001a22:	4293      	cmp	r3, r2
 8001a24:	d007      	beq.n	8001a36 <HAL_GPIO_Init+0x22e>
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	4a4a      	ldr	r2, [pc, #296]	@ (8001b54 <HAL_GPIO_Init+0x34c>)
 8001a2a:	4293      	cmp	r3, r2
 8001a2c:	d101      	bne.n	8001a32 <HAL_GPIO_Init+0x22a>
 8001a2e:	2306      	movs	r3, #6
 8001a30:	e00c      	b.n	8001a4c <HAL_GPIO_Init+0x244>
 8001a32:	2307      	movs	r3, #7
 8001a34:	e00a      	b.n	8001a4c <HAL_GPIO_Init+0x244>
 8001a36:	2305      	movs	r3, #5
 8001a38:	e008      	b.n	8001a4c <HAL_GPIO_Init+0x244>
 8001a3a:	2304      	movs	r3, #4
 8001a3c:	e006      	b.n	8001a4c <HAL_GPIO_Init+0x244>
 8001a3e:	2303      	movs	r3, #3
 8001a40:	e004      	b.n	8001a4c <HAL_GPIO_Init+0x244>
 8001a42:	2302      	movs	r3, #2
 8001a44:	e002      	b.n	8001a4c <HAL_GPIO_Init+0x244>
 8001a46:	2301      	movs	r3, #1
 8001a48:	e000      	b.n	8001a4c <HAL_GPIO_Init+0x244>
 8001a4a:	2300      	movs	r3, #0
 8001a4c:	697a      	ldr	r2, [r7, #20]
 8001a4e:	f002 0203 	and.w	r2, r2, #3
 8001a52:	0092      	lsls	r2, r2, #2
 8001a54:	4093      	lsls	r3, r2
 8001a56:	693a      	ldr	r2, [r7, #16]
 8001a58:	4313      	orrs	r3, r2
 8001a5a:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001a5c:	4937      	ldr	r1, [pc, #220]	@ (8001b3c <HAL_GPIO_Init+0x334>)
 8001a5e:	697b      	ldr	r3, [r7, #20]
 8001a60:	089b      	lsrs	r3, r3, #2
 8001a62:	3302      	adds	r3, #2
 8001a64:	693a      	ldr	r2, [r7, #16]
 8001a66:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001a6a:	4b3b      	ldr	r3, [pc, #236]	@ (8001b58 <HAL_GPIO_Init+0x350>)
 8001a6c:	689b      	ldr	r3, [r3, #8]
 8001a6e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001a70:	68fb      	ldr	r3, [r7, #12]
 8001a72:	43db      	mvns	r3, r3
 8001a74:	693a      	ldr	r2, [r7, #16]
 8001a76:	4013      	ands	r3, r2
 8001a78:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001a7a:	683b      	ldr	r3, [r7, #0]
 8001a7c:	685b      	ldr	r3, [r3, #4]
 8001a7e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001a82:	2b00      	cmp	r3, #0
 8001a84:	d003      	beq.n	8001a8e <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8001a86:	693a      	ldr	r2, [r7, #16]
 8001a88:	68fb      	ldr	r3, [r7, #12]
 8001a8a:	4313      	orrs	r3, r2
 8001a8c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001a8e:	4a32      	ldr	r2, [pc, #200]	@ (8001b58 <HAL_GPIO_Init+0x350>)
 8001a90:	693b      	ldr	r3, [r7, #16]
 8001a92:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001a94:	4b30      	ldr	r3, [pc, #192]	@ (8001b58 <HAL_GPIO_Init+0x350>)
 8001a96:	68db      	ldr	r3, [r3, #12]
 8001a98:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001a9a:	68fb      	ldr	r3, [r7, #12]
 8001a9c:	43db      	mvns	r3, r3
 8001a9e:	693a      	ldr	r2, [r7, #16]
 8001aa0:	4013      	ands	r3, r2
 8001aa2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001aa4:	683b      	ldr	r3, [r7, #0]
 8001aa6:	685b      	ldr	r3, [r3, #4]
 8001aa8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001aac:	2b00      	cmp	r3, #0
 8001aae:	d003      	beq.n	8001ab8 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8001ab0:	693a      	ldr	r2, [r7, #16]
 8001ab2:	68fb      	ldr	r3, [r7, #12]
 8001ab4:	4313      	orrs	r3, r2
 8001ab6:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001ab8:	4a27      	ldr	r2, [pc, #156]	@ (8001b58 <HAL_GPIO_Init+0x350>)
 8001aba:	693b      	ldr	r3, [r7, #16]
 8001abc:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8001abe:	4b26      	ldr	r3, [pc, #152]	@ (8001b58 <HAL_GPIO_Init+0x350>)
 8001ac0:	685b      	ldr	r3, [r3, #4]
 8001ac2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001ac4:	68fb      	ldr	r3, [r7, #12]
 8001ac6:	43db      	mvns	r3, r3
 8001ac8:	693a      	ldr	r2, [r7, #16]
 8001aca:	4013      	ands	r3, r2
 8001acc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001ace:	683b      	ldr	r3, [r7, #0]
 8001ad0:	685b      	ldr	r3, [r3, #4]
 8001ad2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001ad6:	2b00      	cmp	r3, #0
 8001ad8:	d003      	beq.n	8001ae2 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8001ada:	693a      	ldr	r2, [r7, #16]
 8001adc:	68fb      	ldr	r3, [r7, #12]
 8001ade:	4313      	orrs	r3, r2
 8001ae0:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001ae2:	4a1d      	ldr	r2, [pc, #116]	@ (8001b58 <HAL_GPIO_Init+0x350>)
 8001ae4:	693b      	ldr	r3, [r7, #16]
 8001ae6:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8001ae8:	4b1b      	ldr	r3, [pc, #108]	@ (8001b58 <HAL_GPIO_Init+0x350>)
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001aee:	68fb      	ldr	r3, [r7, #12]
 8001af0:	43db      	mvns	r3, r3
 8001af2:	693a      	ldr	r2, [r7, #16]
 8001af4:	4013      	ands	r3, r2
 8001af6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001af8:	683b      	ldr	r3, [r7, #0]
 8001afa:	685b      	ldr	r3, [r3, #4]
 8001afc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001b00:	2b00      	cmp	r3, #0
 8001b02:	d003      	beq.n	8001b0c <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8001b04:	693a      	ldr	r2, [r7, #16]
 8001b06:	68fb      	ldr	r3, [r7, #12]
 8001b08:	4313      	orrs	r3, r2
 8001b0a:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001b0c:	4a12      	ldr	r2, [pc, #72]	@ (8001b58 <HAL_GPIO_Init+0x350>)
 8001b0e:	693b      	ldr	r3, [r7, #16]
 8001b10:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001b12:	697b      	ldr	r3, [r7, #20]
 8001b14:	3301      	adds	r3, #1
 8001b16:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001b18:	683b      	ldr	r3, [r7, #0]
 8001b1a:	681a      	ldr	r2, [r3, #0]
 8001b1c:	697b      	ldr	r3, [r7, #20]
 8001b1e:	fa22 f303 	lsr.w	r3, r2, r3
 8001b22:	2b00      	cmp	r3, #0
 8001b24:	f47f ae78 	bne.w	8001818 <HAL_GPIO_Init+0x10>
  }
}
 8001b28:	bf00      	nop
 8001b2a:	bf00      	nop
 8001b2c:	371c      	adds	r7, #28
 8001b2e:	46bd      	mov	sp, r7
 8001b30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b34:	4770      	bx	lr
 8001b36:	bf00      	nop
 8001b38:	40021000 	.word	0x40021000
 8001b3c:	40010000 	.word	0x40010000
 8001b40:	48000400 	.word	0x48000400
 8001b44:	48000800 	.word	0x48000800
 8001b48:	48000c00 	.word	0x48000c00
 8001b4c:	48001000 	.word	0x48001000
 8001b50:	48001400 	.word	0x48001400
 8001b54:	48001800 	.word	0x48001800
 8001b58:	40010400 	.word	0x40010400

08001b5c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001b5c:	b480      	push	{r7}
 8001b5e:	b083      	sub	sp, #12
 8001b60:	af00      	add	r7, sp, #0
 8001b62:	6078      	str	r0, [r7, #4]
 8001b64:	460b      	mov	r3, r1
 8001b66:	807b      	strh	r3, [r7, #2]
 8001b68:	4613      	mov	r3, r2
 8001b6a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001b6c:	787b      	ldrb	r3, [r7, #1]
 8001b6e:	2b00      	cmp	r3, #0
 8001b70:	d003      	beq.n	8001b7a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001b72:	887a      	ldrh	r2, [r7, #2]
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001b78:	e002      	b.n	8001b80 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001b7a:	887a      	ldrh	r2, [r7, #2]
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001b80:	bf00      	nop
 8001b82:	370c      	adds	r7, #12
 8001b84:	46bd      	mov	sp, r7
 8001b86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b8a:	4770      	bx	lr

08001b8c <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001b8c:	b480      	push	{r7}
 8001b8e:	b085      	sub	sp, #20
 8001b90:	af00      	add	r7, sp, #0
 8001b92:	6078      	str	r0, [r7, #4]
 8001b94:	460b      	mov	r3, r1
 8001b96:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	695b      	ldr	r3, [r3, #20]
 8001b9c:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001b9e:	887a      	ldrh	r2, [r7, #2]
 8001ba0:	68fb      	ldr	r3, [r7, #12]
 8001ba2:	4013      	ands	r3, r2
 8001ba4:	041a      	lsls	r2, r3, #16
 8001ba6:	68fb      	ldr	r3, [r7, #12]
 8001ba8:	43d9      	mvns	r1, r3
 8001baa:	887b      	ldrh	r3, [r7, #2]
 8001bac:	400b      	ands	r3, r1
 8001bae:	431a      	orrs	r2, r3
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	619a      	str	r2, [r3, #24]
}
 8001bb4:	bf00      	nop
 8001bb6:	3714      	adds	r7, #20
 8001bb8:	46bd      	mov	sp, r7
 8001bba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bbe:	4770      	bx	lr

08001bc0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001bc0:	b580      	push	{r7, lr}
 8001bc2:	b082      	sub	sp, #8
 8001bc4:	af00      	add	r7, sp, #0
 8001bc6:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	2b00      	cmp	r3, #0
 8001bcc:	d101      	bne.n	8001bd2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001bce:	2301      	movs	r3, #1
 8001bd0:	e08d      	b.n	8001cee <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001bd8:	b2db      	uxtb	r3, r3
 8001bda:	2b00      	cmp	r3, #0
 8001bdc:	d106      	bne.n	8001bec <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	2200      	movs	r2, #0
 8001be2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8001be6:	6878      	ldr	r0, [r7, #4]
 8001be8:	f7fe fdd8 	bl	800079c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	2224      	movs	r2, #36	@ 0x24
 8001bf0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	681a      	ldr	r2, [r3, #0]
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	681b      	ldr	r3, [r3, #0]
 8001bfe:	f022 0201 	bic.w	r2, r2, #1
 8001c02:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	685a      	ldr	r2, [r3, #4]
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	681b      	ldr	r3, [r3, #0]
 8001c0c:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8001c10:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	689a      	ldr	r2, [r3, #8]
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8001c20:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	68db      	ldr	r3, [r3, #12]
 8001c26:	2b01      	cmp	r3, #1
 8001c28:	d107      	bne.n	8001c3a <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	689a      	ldr	r2, [r3, #8]
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	681b      	ldr	r3, [r3, #0]
 8001c32:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8001c36:	609a      	str	r2, [r3, #8]
 8001c38:	e006      	b.n	8001c48 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	689a      	ldr	r2, [r3, #8]
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8001c46:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	68db      	ldr	r3, [r3, #12]
 8001c4c:	2b02      	cmp	r3, #2
 8001c4e:	d108      	bne.n	8001c62 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	685a      	ldr	r2, [r3, #4]
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	681b      	ldr	r3, [r3, #0]
 8001c5a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8001c5e:	605a      	str	r2, [r3, #4]
 8001c60:	e007      	b.n	8001c72 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	681b      	ldr	r3, [r3, #0]
 8001c66:	685a      	ldr	r2, [r3, #4]
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001c70:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	681b      	ldr	r3, [r3, #0]
 8001c76:	685b      	ldr	r3, [r3, #4]
 8001c78:	687a      	ldr	r2, [r7, #4]
 8001c7a:	6812      	ldr	r2, [r2, #0]
 8001c7c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001c80:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001c84:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	68da      	ldr	r2, [r3, #12]
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8001c94:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	691a      	ldr	r2, [r3, #16]
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	695b      	ldr	r3, [r3, #20]
 8001c9e:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	699b      	ldr	r3, [r3, #24]
 8001ca6:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	430a      	orrs	r2, r1
 8001cae:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	69d9      	ldr	r1, [r3, #28]
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	6a1a      	ldr	r2, [r3, #32]
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	430a      	orrs	r2, r1
 8001cbe:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	681a      	ldr	r2, [r3, #0]
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	f042 0201 	orr.w	r2, r2, #1
 8001cce:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	2200      	movs	r2, #0
 8001cd4:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	2220      	movs	r2, #32
 8001cda:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	2200      	movs	r2, #0
 8001ce2:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	2200      	movs	r2, #0
 8001ce8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8001cec:	2300      	movs	r3, #0
}
 8001cee:	4618      	mov	r0, r3
 8001cf0:	3708      	adds	r7, #8
 8001cf2:	46bd      	mov	sp, r7
 8001cf4:	bd80      	pop	{r7, pc}

08001cf6 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8001cf6:	b480      	push	{r7}
 8001cf8:	b083      	sub	sp, #12
 8001cfa:	af00      	add	r7, sp, #0
 8001cfc:	6078      	str	r0, [r7, #4]
 8001cfe:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001d06:	b2db      	uxtb	r3, r3
 8001d08:	2b20      	cmp	r3, #32
 8001d0a:	d138      	bne.n	8001d7e <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8001d12:	2b01      	cmp	r3, #1
 8001d14:	d101      	bne.n	8001d1a <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8001d16:	2302      	movs	r3, #2
 8001d18:	e032      	b.n	8001d80 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	2201      	movs	r2, #1
 8001d1e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	2224      	movs	r2, #36	@ 0x24
 8001d26:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	681b      	ldr	r3, [r3, #0]
 8001d2e:	681a      	ldr	r2, [r3, #0]
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	681b      	ldr	r3, [r3, #0]
 8001d34:	f022 0201 	bic.w	r2, r2, #1
 8001d38:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	681b      	ldr	r3, [r3, #0]
 8001d3e:	681a      	ldr	r2, [r3, #0]
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8001d48:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	6819      	ldr	r1, [r3, #0]
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	683a      	ldr	r2, [r7, #0]
 8001d56:	430a      	orrs	r2, r1
 8001d58:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	681b      	ldr	r3, [r3, #0]
 8001d5e:	681a      	ldr	r2, [r3, #0]
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	f042 0201 	orr.w	r2, r2, #1
 8001d68:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	2220      	movs	r2, #32
 8001d6e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	2200      	movs	r2, #0
 8001d76:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8001d7a:	2300      	movs	r3, #0
 8001d7c:	e000      	b.n	8001d80 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8001d7e:	2302      	movs	r3, #2
  }
}
 8001d80:	4618      	mov	r0, r3
 8001d82:	370c      	adds	r7, #12
 8001d84:	46bd      	mov	sp, r7
 8001d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d8a:	4770      	bx	lr

08001d8c <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8001d8c:	b480      	push	{r7}
 8001d8e:	b085      	sub	sp, #20
 8001d90:	af00      	add	r7, sp, #0
 8001d92:	6078      	str	r0, [r7, #4]
 8001d94:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001d9c:	b2db      	uxtb	r3, r3
 8001d9e:	2b20      	cmp	r3, #32
 8001da0:	d139      	bne.n	8001e16 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8001da8:	2b01      	cmp	r3, #1
 8001daa:	d101      	bne.n	8001db0 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8001dac:	2302      	movs	r3, #2
 8001dae:	e033      	b.n	8001e18 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	2201      	movs	r2, #1
 8001db4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	2224      	movs	r2, #36	@ 0x24
 8001dbc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	681a      	ldr	r2, [r3, #0]
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	681b      	ldr	r3, [r3, #0]
 8001dca:	f022 0201 	bic.w	r2, r2, #1
 8001dce:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	681b      	ldr	r3, [r3, #0]
 8001dd6:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8001dd8:	68fb      	ldr	r3, [r7, #12]
 8001dda:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8001dde:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8001de0:	683b      	ldr	r3, [r7, #0]
 8001de2:	021b      	lsls	r3, r3, #8
 8001de4:	68fa      	ldr	r2, [r7, #12]
 8001de6:	4313      	orrs	r3, r2
 8001de8:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	681b      	ldr	r3, [r3, #0]
 8001dee:	68fa      	ldr	r2, [r7, #12]
 8001df0:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	681a      	ldr	r2, [r3, #0]
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	681b      	ldr	r3, [r3, #0]
 8001dfc:	f042 0201 	orr.w	r2, r2, #1
 8001e00:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	2220      	movs	r2, #32
 8001e06:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	2200      	movs	r2, #0
 8001e0e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8001e12:	2300      	movs	r3, #0
 8001e14:	e000      	b.n	8001e18 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8001e16:	2302      	movs	r3, #2
  }
}
 8001e18:	4618      	mov	r0, r3
 8001e1a:	3714      	adds	r7, #20
 8001e1c:	46bd      	mov	sp, r7
 8001e1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e22:	4770      	bx	lr

08001e24 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8001e24:	b580      	push	{r7, lr}
 8001e26:	b086      	sub	sp, #24
 8001e28:	af02      	add	r7, sp, #8
 8001e2a:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	2b00      	cmp	r3, #0
 8001e30:	d101      	bne.n	8001e36 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8001e32:	2301      	movs	r3, #1
 8001e34:	e101      	b.n	800203a <HAL_PCD_Init+0x216>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8001e3c:	b2db      	uxtb	r3, r3
 8001e3e:	2b00      	cmp	r3, #0
 8001e40:	d106      	bne.n	8001e50 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	2200      	movs	r2, #0
 8001e46:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8001e4a:	6878      	ldr	r0, [r7, #4]
 8001e4c:	f7ff fb0e 	bl	800146c <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	2203      	movs	r2, #3
 8001e54:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Disable DMA mode for FS instance */
  hpcd->Init.dma_enable = 0U;
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	2200      	movs	r2, #0
 8001e5c:	719a      	strb	r2, [r3, #6]

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	681b      	ldr	r3, [r3, #0]
 8001e62:	4618      	mov	r0, r3
 8001e64:	f004 fac8 	bl	80063f8 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	6818      	ldr	r0, [r3, #0]
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	7c1a      	ldrb	r2, [r3, #16]
 8001e70:	f88d 2000 	strb.w	r2, [sp]
 8001e74:	3304      	adds	r3, #4
 8001e76:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001e78:	f004 fa91 	bl	800639e <USB_CoreInit>
 8001e7c:	4603      	mov	r3, r0
 8001e7e:	2b00      	cmp	r3, #0
 8001e80:	d005      	beq.n	8001e8e <HAL_PCD_Init+0x6a>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	2202      	movs	r2, #2
 8001e86:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8001e8a:	2301      	movs	r3, #1
 8001e8c:	e0d5      	b.n	800203a <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	681b      	ldr	r3, [r3, #0]
 8001e92:	2100      	movs	r1, #0
 8001e94:	4618      	mov	r0, r3
 8001e96:	f004 fac0 	bl	800641a <USB_SetCurrentMode>
 8001e9a:	4603      	mov	r3, r0
 8001e9c:	2b00      	cmp	r3, #0
 8001e9e:	d005      	beq.n	8001eac <HAL_PCD_Init+0x88>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	2202      	movs	r2, #2
 8001ea4:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8001ea8:	2301      	movs	r3, #1
 8001eaa:	e0c6      	b.n	800203a <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001eac:	2300      	movs	r3, #0
 8001eae:	73fb      	strb	r3, [r7, #15]
 8001eb0:	e04a      	b.n	8001f48 <HAL_PCD_Init+0x124>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8001eb2:	7bfa      	ldrb	r2, [r7, #15]
 8001eb4:	6879      	ldr	r1, [r7, #4]
 8001eb6:	4613      	mov	r3, r2
 8001eb8:	00db      	lsls	r3, r3, #3
 8001eba:	4413      	add	r3, r2
 8001ebc:	009b      	lsls	r3, r3, #2
 8001ebe:	440b      	add	r3, r1
 8001ec0:	3315      	adds	r3, #21
 8001ec2:	2201      	movs	r2, #1
 8001ec4:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8001ec6:	7bfa      	ldrb	r2, [r7, #15]
 8001ec8:	6879      	ldr	r1, [r7, #4]
 8001eca:	4613      	mov	r3, r2
 8001ecc:	00db      	lsls	r3, r3, #3
 8001ece:	4413      	add	r3, r2
 8001ed0:	009b      	lsls	r3, r3, #2
 8001ed2:	440b      	add	r3, r1
 8001ed4:	3314      	adds	r3, #20
 8001ed6:	7bfa      	ldrb	r2, [r7, #15]
 8001ed8:	701a      	strb	r2, [r3, #0]
#if defined (USB_OTG_FS)
    hpcd->IN_ep[i].tx_fifo_num = i;
 8001eda:	7bfa      	ldrb	r2, [r7, #15]
 8001edc:	7bfb      	ldrb	r3, [r7, #15]
 8001ede:	b298      	uxth	r0, r3
 8001ee0:	6879      	ldr	r1, [r7, #4]
 8001ee2:	4613      	mov	r3, r2
 8001ee4:	00db      	lsls	r3, r3, #3
 8001ee6:	4413      	add	r3, r2
 8001ee8:	009b      	lsls	r3, r3, #2
 8001eea:	440b      	add	r3, r1
 8001eec:	332e      	adds	r3, #46	@ 0x2e
 8001eee:	4602      	mov	r2, r0
 8001ef0:	801a      	strh	r2, [r3, #0]
#endif /* defined (USB_OTG_FS) */
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8001ef2:	7bfa      	ldrb	r2, [r7, #15]
 8001ef4:	6879      	ldr	r1, [r7, #4]
 8001ef6:	4613      	mov	r3, r2
 8001ef8:	00db      	lsls	r3, r3, #3
 8001efa:	4413      	add	r3, r2
 8001efc:	009b      	lsls	r3, r3, #2
 8001efe:	440b      	add	r3, r1
 8001f00:	3318      	adds	r3, #24
 8001f02:	2200      	movs	r2, #0
 8001f04:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8001f06:	7bfa      	ldrb	r2, [r7, #15]
 8001f08:	6879      	ldr	r1, [r7, #4]
 8001f0a:	4613      	mov	r3, r2
 8001f0c:	00db      	lsls	r3, r3, #3
 8001f0e:	4413      	add	r3, r2
 8001f10:	009b      	lsls	r3, r3, #2
 8001f12:	440b      	add	r3, r1
 8001f14:	331c      	adds	r3, #28
 8001f16:	2200      	movs	r2, #0
 8001f18:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8001f1a:	7bfa      	ldrb	r2, [r7, #15]
 8001f1c:	6879      	ldr	r1, [r7, #4]
 8001f1e:	4613      	mov	r3, r2
 8001f20:	00db      	lsls	r3, r3, #3
 8001f22:	4413      	add	r3, r2
 8001f24:	009b      	lsls	r3, r3, #2
 8001f26:	440b      	add	r3, r1
 8001f28:	3320      	adds	r3, #32
 8001f2a:	2200      	movs	r2, #0
 8001f2c:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8001f2e:	7bfa      	ldrb	r2, [r7, #15]
 8001f30:	6879      	ldr	r1, [r7, #4]
 8001f32:	4613      	mov	r3, r2
 8001f34:	00db      	lsls	r3, r3, #3
 8001f36:	4413      	add	r3, r2
 8001f38:	009b      	lsls	r3, r3, #2
 8001f3a:	440b      	add	r3, r1
 8001f3c:	3324      	adds	r3, #36	@ 0x24
 8001f3e:	2200      	movs	r2, #0
 8001f40:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001f42:	7bfb      	ldrb	r3, [r7, #15]
 8001f44:	3301      	adds	r3, #1
 8001f46:	73fb      	strb	r3, [r7, #15]
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	791b      	ldrb	r3, [r3, #4]
 8001f4c:	7bfa      	ldrb	r2, [r7, #15]
 8001f4e:	429a      	cmp	r2, r3
 8001f50:	d3af      	bcc.n	8001eb2 <HAL_PCD_Init+0x8e>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001f52:	2300      	movs	r3, #0
 8001f54:	73fb      	strb	r3, [r7, #15]
 8001f56:	e044      	b.n	8001fe2 <HAL_PCD_Init+0x1be>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8001f58:	7bfa      	ldrb	r2, [r7, #15]
 8001f5a:	6879      	ldr	r1, [r7, #4]
 8001f5c:	4613      	mov	r3, r2
 8001f5e:	00db      	lsls	r3, r3, #3
 8001f60:	4413      	add	r3, r2
 8001f62:	009b      	lsls	r3, r3, #2
 8001f64:	440b      	add	r3, r1
 8001f66:	f203 2355 	addw	r3, r3, #597	@ 0x255
 8001f6a:	2200      	movs	r2, #0
 8001f6c:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8001f6e:	7bfa      	ldrb	r2, [r7, #15]
 8001f70:	6879      	ldr	r1, [r7, #4]
 8001f72:	4613      	mov	r3, r2
 8001f74:	00db      	lsls	r3, r3, #3
 8001f76:	4413      	add	r3, r2
 8001f78:	009b      	lsls	r3, r3, #2
 8001f7a:	440b      	add	r3, r1
 8001f7c:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8001f80:	7bfa      	ldrb	r2, [r7, #15]
 8001f82:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8001f84:	7bfa      	ldrb	r2, [r7, #15]
 8001f86:	6879      	ldr	r1, [r7, #4]
 8001f88:	4613      	mov	r3, r2
 8001f8a:	00db      	lsls	r3, r3, #3
 8001f8c:	4413      	add	r3, r2
 8001f8e:	009b      	lsls	r3, r3, #2
 8001f90:	440b      	add	r3, r1
 8001f92:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8001f96:	2200      	movs	r2, #0
 8001f98:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8001f9a:	7bfa      	ldrb	r2, [r7, #15]
 8001f9c:	6879      	ldr	r1, [r7, #4]
 8001f9e:	4613      	mov	r3, r2
 8001fa0:	00db      	lsls	r3, r3, #3
 8001fa2:	4413      	add	r3, r2
 8001fa4:	009b      	lsls	r3, r3, #2
 8001fa6:	440b      	add	r3, r1
 8001fa8:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8001fac:	2200      	movs	r2, #0
 8001fae:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8001fb0:	7bfa      	ldrb	r2, [r7, #15]
 8001fb2:	6879      	ldr	r1, [r7, #4]
 8001fb4:	4613      	mov	r3, r2
 8001fb6:	00db      	lsls	r3, r3, #3
 8001fb8:	4413      	add	r3, r2
 8001fba:	009b      	lsls	r3, r3, #2
 8001fbc:	440b      	add	r3, r1
 8001fbe:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8001fc2:	2200      	movs	r2, #0
 8001fc4:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8001fc6:	7bfa      	ldrb	r2, [r7, #15]
 8001fc8:	6879      	ldr	r1, [r7, #4]
 8001fca:	4613      	mov	r3, r2
 8001fcc:	00db      	lsls	r3, r3, #3
 8001fce:	4413      	add	r3, r2
 8001fd0:	009b      	lsls	r3, r3, #2
 8001fd2:	440b      	add	r3, r1
 8001fd4:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8001fd8:	2200      	movs	r2, #0
 8001fda:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001fdc:	7bfb      	ldrb	r3, [r7, #15]
 8001fde:	3301      	adds	r3, #1
 8001fe0:	73fb      	strb	r3, [r7, #15]
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	791b      	ldrb	r3, [r3, #4]
 8001fe6:	7bfa      	ldrb	r2, [r7, #15]
 8001fe8:	429a      	cmp	r2, r3
 8001fea:	d3b5      	bcc.n	8001f58 <HAL_PCD_Init+0x134>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	6818      	ldr	r0, [r3, #0]
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	7c1a      	ldrb	r2, [r3, #16]
 8001ff4:	f88d 2000 	strb.w	r2, [sp]
 8001ff8:	3304      	adds	r3, #4
 8001ffa:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001ffc:	f004 fa5a 	bl	80064b4 <USB_DevInit>
 8002000:	4603      	mov	r3, r0
 8002002:	2b00      	cmp	r3, #0
 8002004:	d005      	beq.n	8002012 <HAL_PCD_Init+0x1ee>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	2202      	movs	r2, #2
 800200a:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800200e:	2301      	movs	r3, #1
 8002010:	e013      	b.n	800203a <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	2200      	movs	r2, #0
 8002016:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	2201      	movs	r2, #1
 800201c:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	7b1b      	ldrb	r3, [r3, #12]
 8002024:	2b01      	cmp	r3, #1
 8002026:	d102      	bne.n	800202e <HAL_PCD_Init+0x20a>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8002028:	6878      	ldr	r0, [r7, #4]
 800202a:	f000 f80a 	bl	8002042 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	4618      	mov	r0, r3
 8002034:	f004 fbff 	bl	8006836 <USB_DevDisconnect>

  return HAL_OK;
 8002038:	2300      	movs	r3, #0
}
 800203a:	4618      	mov	r0, r3
 800203c:	3710      	adds	r7, #16
 800203e:	46bd      	mov	sp, r7
 8002040:	bd80      	pop	{r7, pc}

08002042 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8002042:	b480      	push	{r7}
 8002044:	b085      	sub	sp, #20
 8002046:	af00      	add	r7, sp, #0
 8002048:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	2201      	movs	r2, #1
 8002054:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	2200      	movs	r2, #0
 800205c:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8002060:	68fb      	ldr	r3, [r7, #12]
 8002062:	699b      	ldr	r3, [r3, #24]
 8002064:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8002068:	68fb      	ldr	r3, [r7, #12]
 800206a:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 800206c:	68fb      	ldr	r3, [r7, #12]
 800206e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002070:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002074:	f043 0303 	orr.w	r3, r3, #3
 8002078:	68fa      	ldr	r2, [r7, #12]
 800207a:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 800207c:	2300      	movs	r3, #0
}
 800207e:	4618      	mov	r0, r3
 8002080:	3714      	adds	r7, #20
 8002082:	46bd      	mov	sp, r7
 8002084:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002088:	4770      	bx	lr
	...

0800208c <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 800208c:	b480      	push	{r7}
 800208e:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8002090:	4b04      	ldr	r3, [pc, #16]	@ (80020a4 <HAL_PWREx_GetVoltageRange+0x18>)
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8002098:	4618      	mov	r0, r3
 800209a:	46bd      	mov	sp, r7
 800209c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020a0:	4770      	bx	lr
 80020a2:	bf00      	nop
 80020a4:	40007000 	.word	0x40007000

080020a8 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80020a8:	b480      	push	{r7}
 80020aa:	b085      	sub	sp, #20
 80020ac:	af00      	add	r7, sp, #0
 80020ae:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80020b6:	d130      	bne.n	800211a <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80020b8:	4b23      	ldr	r3, [pc, #140]	@ (8002148 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80020c0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80020c4:	d038      	beq.n	8002138 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80020c6:	4b20      	ldr	r3, [pc, #128]	@ (8002148 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80020ce:	4a1e      	ldr	r2, [pc, #120]	@ (8002148 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80020d0:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80020d4:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80020d6:	4b1d      	ldr	r3, [pc, #116]	@ (800214c <HAL_PWREx_ControlVoltageScaling+0xa4>)
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	2232      	movs	r2, #50	@ 0x32
 80020dc:	fb02 f303 	mul.w	r3, r2, r3
 80020e0:	4a1b      	ldr	r2, [pc, #108]	@ (8002150 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80020e2:	fba2 2303 	umull	r2, r3, r2, r3
 80020e6:	0c9b      	lsrs	r3, r3, #18
 80020e8:	3301      	adds	r3, #1
 80020ea:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80020ec:	e002      	b.n	80020f4 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 80020ee:	68fb      	ldr	r3, [r7, #12]
 80020f0:	3b01      	subs	r3, #1
 80020f2:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80020f4:	4b14      	ldr	r3, [pc, #80]	@ (8002148 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80020f6:	695b      	ldr	r3, [r3, #20]
 80020f8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80020fc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002100:	d102      	bne.n	8002108 <HAL_PWREx_ControlVoltageScaling+0x60>
 8002102:	68fb      	ldr	r3, [r7, #12]
 8002104:	2b00      	cmp	r3, #0
 8002106:	d1f2      	bne.n	80020ee <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002108:	4b0f      	ldr	r3, [pc, #60]	@ (8002148 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800210a:	695b      	ldr	r3, [r3, #20]
 800210c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002110:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002114:	d110      	bne.n	8002138 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8002116:	2303      	movs	r3, #3
 8002118:	e00f      	b.n	800213a <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 800211a:	4b0b      	ldr	r3, [pc, #44]	@ (8002148 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002122:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002126:	d007      	beq.n	8002138 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002128:	4b07      	ldr	r3, [pc, #28]	@ (8002148 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002130:	4a05      	ldr	r2, [pc, #20]	@ (8002148 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002132:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002136:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8002138:	2300      	movs	r3, #0
}
 800213a:	4618      	mov	r0, r3
 800213c:	3714      	adds	r7, #20
 800213e:	46bd      	mov	sp, r7
 8002140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002144:	4770      	bx	lr
 8002146:	bf00      	nop
 8002148:	40007000 	.word	0x40007000
 800214c:	20000364 	.word	0x20000364
 8002150:	431bde83 	.word	0x431bde83

08002154 <HAL_PWREx_EnableVddUSB>:
  * @brief Enable VDDUSB supply.
  * @note  Remove VDDUSB electrical and logical isolation, once VDDUSB supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddUSB(void)
{
 8002154:	b480      	push	{r7}
 8002156:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_USV);
 8002158:	4b05      	ldr	r3, [pc, #20]	@ (8002170 <HAL_PWREx_EnableVddUSB+0x1c>)
 800215a:	685b      	ldr	r3, [r3, #4]
 800215c:	4a04      	ldr	r2, [pc, #16]	@ (8002170 <HAL_PWREx_EnableVddUSB+0x1c>)
 800215e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002162:	6053      	str	r3, [r2, #4]
}
 8002164:	bf00      	nop
 8002166:	46bd      	mov	sp, r7
 8002168:	f85d 7b04 	ldr.w	r7, [sp], #4
 800216c:	4770      	bx	lr
 800216e:	bf00      	nop
 8002170:	40007000 	.word	0x40007000

08002174 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002174:	b580      	push	{r7, lr}
 8002176:	b088      	sub	sp, #32
 8002178:	af00      	add	r7, sp, #0
 800217a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	2b00      	cmp	r3, #0
 8002180:	d101      	bne.n	8002186 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002182:	2301      	movs	r3, #1
 8002184:	e3ca      	b.n	800291c <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002186:	4b97      	ldr	r3, [pc, #604]	@ (80023e4 <HAL_RCC_OscConfig+0x270>)
 8002188:	689b      	ldr	r3, [r3, #8]
 800218a:	f003 030c 	and.w	r3, r3, #12
 800218e:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002190:	4b94      	ldr	r3, [pc, #592]	@ (80023e4 <HAL_RCC_OscConfig+0x270>)
 8002192:	68db      	ldr	r3, [r3, #12]
 8002194:	f003 0303 	and.w	r3, r3, #3
 8002198:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	f003 0310 	and.w	r3, r3, #16
 80021a2:	2b00      	cmp	r3, #0
 80021a4:	f000 80e4 	beq.w	8002370 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80021a8:	69bb      	ldr	r3, [r7, #24]
 80021aa:	2b00      	cmp	r3, #0
 80021ac:	d007      	beq.n	80021be <HAL_RCC_OscConfig+0x4a>
 80021ae:	69bb      	ldr	r3, [r7, #24]
 80021b0:	2b0c      	cmp	r3, #12
 80021b2:	f040 808b 	bne.w	80022cc <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80021b6:	697b      	ldr	r3, [r7, #20]
 80021b8:	2b01      	cmp	r3, #1
 80021ba:	f040 8087 	bne.w	80022cc <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80021be:	4b89      	ldr	r3, [pc, #548]	@ (80023e4 <HAL_RCC_OscConfig+0x270>)
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	f003 0302 	and.w	r3, r3, #2
 80021c6:	2b00      	cmp	r3, #0
 80021c8:	d005      	beq.n	80021d6 <HAL_RCC_OscConfig+0x62>
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	699b      	ldr	r3, [r3, #24]
 80021ce:	2b00      	cmp	r3, #0
 80021d0:	d101      	bne.n	80021d6 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 80021d2:	2301      	movs	r3, #1
 80021d4:	e3a2      	b.n	800291c <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	6a1a      	ldr	r2, [r3, #32]
 80021da:	4b82      	ldr	r3, [pc, #520]	@ (80023e4 <HAL_RCC_OscConfig+0x270>)
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	f003 0308 	and.w	r3, r3, #8
 80021e2:	2b00      	cmp	r3, #0
 80021e4:	d004      	beq.n	80021f0 <HAL_RCC_OscConfig+0x7c>
 80021e6:	4b7f      	ldr	r3, [pc, #508]	@ (80023e4 <HAL_RCC_OscConfig+0x270>)
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80021ee:	e005      	b.n	80021fc <HAL_RCC_OscConfig+0x88>
 80021f0:	4b7c      	ldr	r3, [pc, #496]	@ (80023e4 <HAL_RCC_OscConfig+0x270>)
 80021f2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80021f6:	091b      	lsrs	r3, r3, #4
 80021f8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80021fc:	4293      	cmp	r3, r2
 80021fe:	d223      	bcs.n	8002248 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	6a1b      	ldr	r3, [r3, #32]
 8002204:	4618      	mov	r0, r3
 8002206:	f000 fd87 	bl	8002d18 <RCC_SetFlashLatencyFromMSIRange>
 800220a:	4603      	mov	r3, r0
 800220c:	2b00      	cmp	r3, #0
 800220e:	d001      	beq.n	8002214 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8002210:	2301      	movs	r3, #1
 8002212:	e383      	b.n	800291c <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002214:	4b73      	ldr	r3, [pc, #460]	@ (80023e4 <HAL_RCC_OscConfig+0x270>)
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	4a72      	ldr	r2, [pc, #456]	@ (80023e4 <HAL_RCC_OscConfig+0x270>)
 800221a:	f043 0308 	orr.w	r3, r3, #8
 800221e:	6013      	str	r3, [r2, #0]
 8002220:	4b70      	ldr	r3, [pc, #448]	@ (80023e4 <HAL_RCC_OscConfig+0x270>)
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	6a1b      	ldr	r3, [r3, #32]
 800222c:	496d      	ldr	r1, [pc, #436]	@ (80023e4 <HAL_RCC_OscConfig+0x270>)
 800222e:	4313      	orrs	r3, r2
 8002230:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002232:	4b6c      	ldr	r3, [pc, #432]	@ (80023e4 <HAL_RCC_OscConfig+0x270>)
 8002234:	685b      	ldr	r3, [r3, #4]
 8002236:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	69db      	ldr	r3, [r3, #28]
 800223e:	021b      	lsls	r3, r3, #8
 8002240:	4968      	ldr	r1, [pc, #416]	@ (80023e4 <HAL_RCC_OscConfig+0x270>)
 8002242:	4313      	orrs	r3, r2
 8002244:	604b      	str	r3, [r1, #4]
 8002246:	e025      	b.n	8002294 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002248:	4b66      	ldr	r3, [pc, #408]	@ (80023e4 <HAL_RCC_OscConfig+0x270>)
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	4a65      	ldr	r2, [pc, #404]	@ (80023e4 <HAL_RCC_OscConfig+0x270>)
 800224e:	f043 0308 	orr.w	r3, r3, #8
 8002252:	6013      	str	r3, [r2, #0]
 8002254:	4b63      	ldr	r3, [pc, #396]	@ (80023e4 <HAL_RCC_OscConfig+0x270>)
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	6a1b      	ldr	r3, [r3, #32]
 8002260:	4960      	ldr	r1, [pc, #384]	@ (80023e4 <HAL_RCC_OscConfig+0x270>)
 8002262:	4313      	orrs	r3, r2
 8002264:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002266:	4b5f      	ldr	r3, [pc, #380]	@ (80023e4 <HAL_RCC_OscConfig+0x270>)
 8002268:	685b      	ldr	r3, [r3, #4]
 800226a:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	69db      	ldr	r3, [r3, #28]
 8002272:	021b      	lsls	r3, r3, #8
 8002274:	495b      	ldr	r1, [pc, #364]	@ (80023e4 <HAL_RCC_OscConfig+0x270>)
 8002276:	4313      	orrs	r3, r2
 8002278:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 800227a:	69bb      	ldr	r3, [r7, #24]
 800227c:	2b00      	cmp	r3, #0
 800227e:	d109      	bne.n	8002294 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	6a1b      	ldr	r3, [r3, #32]
 8002284:	4618      	mov	r0, r3
 8002286:	f000 fd47 	bl	8002d18 <RCC_SetFlashLatencyFromMSIRange>
 800228a:	4603      	mov	r3, r0
 800228c:	2b00      	cmp	r3, #0
 800228e:	d001      	beq.n	8002294 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8002290:	2301      	movs	r3, #1
 8002292:	e343      	b.n	800291c <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002294:	f000 fc4a 	bl	8002b2c <HAL_RCC_GetSysClockFreq>
 8002298:	4602      	mov	r2, r0
 800229a:	4b52      	ldr	r3, [pc, #328]	@ (80023e4 <HAL_RCC_OscConfig+0x270>)
 800229c:	689b      	ldr	r3, [r3, #8]
 800229e:	091b      	lsrs	r3, r3, #4
 80022a0:	f003 030f 	and.w	r3, r3, #15
 80022a4:	4950      	ldr	r1, [pc, #320]	@ (80023e8 <HAL_RCC_OscConfig+0x274>)
 80022a6:	5ccb      	ldrb	r3, [r1, r3]
 80022a8:	f003 031f 	and.w	r3, r3, #31
 80022ac:	fa22 f303 	lsr.w	r3, r2, r3
 80022b0:	4a4e      	ldr	r2, [pc, #312]	@ (80023ec <HAL_RCC_OscConfig+0x278>)
 80022b2:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80022b4:	4b4e      	ldr	r3, [pc, #312]	@ (80023f0 <HAL_RCC_OscConfig+0x27c>)
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	4618      	mov	r0, r3
 80022ba:	f7fe fec7 	bl	800104c <HAL_InitTick>
 80022be:	4603      	mov	r3, r0
 80022c0:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80022c2:	7bfb      	ldrb	r3, [r7, #15]
 80022c4:	2b00      	cmp	r3, #0
 80022c6:	d052      	beq.n	800236e <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 80022c8:	7bfb      	ldrb	r3, [r7, #15]
 80022ca:	e327      	b.n	800291c <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	699b      	ldr	r3, [r3, #24]
 80022d0:	2b00      	cmp	r3, #0
 80022d2:	d032      	beq.n	800233a <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80022d4:	4b43      	ldr	r3, [pc, #268]	@ (80023e4 <HAL_RCC_OscConfig+0x270>)
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	4a42      	ldr	r2, [pc, #264]	@ (80023e4 <HAL_RCC_OscConfig+0x270>)
 80022da:	f043 0301 	orr.w	r3, r3, #1
 80022de:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80022e0:	f7ff f980 	bl	80015e4 <HAL_GetTick>
 80022e4:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80022e6:	e008      	b.n	80022fa <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80022e8:	f7ff f97c 	bl	80015e4 <HAL_GetTick>
 80022ec:	4602      	mov	r2, r0
 80022ee:	693b      	ldr	r3, [r7, #16]
 80022f0:	1ad3      	subs	r3, r2, r3
 80022f2:	2b02      	cmp	r3, #2
 80022f4:	d901      	bls.n	80022fa <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 80022f6:	2303      	movs	r3, #3
 80022f8:	e310      	b.n	800291c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80022fa:	4b3a      	ldr	r3, [pc, #232]	@ (80023e4 <HAL_RCC_OscConfig+0x270>)
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	f003 0302 	and.w	r3, r3, #2
 8002302:	2b00      	cmp	r3, #0
 8002304:	d0f0      	beq.n	80022e8 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002306:	4b37      	ldr	r3, [pc, #220]	@ (80023e4 <HAL_RCC_OscConfig+0x270>)
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	4a36      	ldr	r2, [pc, #216]	@ (80023e4 <HAL_RCC_OscConfig+0x270>)
 800230c:	f043 0308 	orr.w	r3, r3, #8
 8002310:	6013      	str	r3, [r2, #0]
 8002312:	4b34      	ldr	r3, [pc, #208]	@ (80023e4 <HAL_RCC_OscConfig+0x270>)
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	6a1b      	ldr	r3, [r3, #32]
 800231e:	4931      	ldr	r1, [pc, #196]	@ (80023e4 <HAL_RCC_OscConfig+0x270>)
 8002320:	4313      	orrs	r3, r2
 8002322:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002324:	4b2f      	ldr	r3, [pc, #188]	@ (80023e4 <HAL_RCC_OscConfig+0x270>)
 8002326:	685b      	ldr	r3, [r3, #4]
 8002328:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	69db      	ldr	r3, [r3, #28]
 8002330:	021b      	lsls	r3, r3, #8
 8002332:	492c      	ldr	r1, [pc, #176]	@ (80023e4 <HAL_RCC_OscConfig+0x270>)
 8002334:	4313      	orrs	r3, r2
 8002336:	604b      	str	r3, [r1, #4]
 8002338:	e01a      	b.n	8002370 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800233a:	4b2a      	ldr	r3, [pc, #168]	@ (80023e4 <HAL_RCC_OscConfig+0x270>)
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	4a29      	ldr	r2, [pc, #164]	@ (80023e4 <HAL_RCC_OscConfig+0x270>)
 8002340:	f023 0301 	bic.w	r3, r3, #1
 8002344:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002346:	f7ff f94d 	bl	80015e4 <HAL_GetTick>
 800234a:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800234c:	e008      	b.n	8002360 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800234e:	f7ff f949 	bl	80015e4 <HAL_GetTick>
 8002352:	4602      	mov	r2, r0
 8002354:	693b      	ldr	r3, [r7, #16]
 8002356:	1ad3      	subs	r3, r2, r3
 8002358:	2b02      	cmp	r3, #2
 800235a:	d901      	bls.n	8002360 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 800235c:	2303      	movs	r3, #3
 800235e:	e2dd      	b.n	800291c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002360:	4b20      	ldr	r3, [pc, #128]	@ (80023e4 <HAL_RCC_OscConfig+0x270>)
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	f003 0302 	and.w	r3, r3, #2
 8002368:	2b00      	cmp	r3, #0
 800236a:	d1f0      	bne.n	800234e <HAL_RCC_OscConfig+0x1da>
 800236c:	e000      	b.n	8002370 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800236e:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	f003 0301 	and.w	r3, r3, #1
 8002378:	2b00      	cmp	r3, #0
 800237a:	d074      	beq.n	8002466 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 800237c:	69bb      	ldr	r3, [r7, #24]
 800237e:	2b08      	cmp	r3, #8
 8002380:	d005      	beq.n	800238e <HAL_RCC_OscConfig+0x21a>
 8002382:	69bb      	ldr	r3, [r7, #24]
 8002384:	2b0c      	cmp	r3, #12
 8002386:	d10e      	bne.n	80023a6 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8002388:	697b      	ldr	r3, [r7, #20]
 800238a:	2b03      	cmp	r3, #3
 800238c:	d10b      	bne.n	80023a6 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800238e:	4b15      	ldr	r3, [pc, #84]	@ (80023e4 <HAL_RCC_OscConfig+0x270>)
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002396:	2b00      	cmp	r3, #0
 8002398:	d064      	beq.n	8002464 <HAL_RCC_OscConfig+0x2f0>
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	685b      	ldr	r3, [r3, #4]
 800239e:	2b00      	cmp	r3, #0
 80023a0:	d160      	bne.n	8002464 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 80023a2:	2301      	movs	r3, #1
 80023a4:	e2ba      	b.n	800291c <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	685b      	ldr	r3, [r3, #4]
 80023aa:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80023ae:	d106      	bne.n	80023be <HAL_RCC_OscConfig+0x24a>
 80023b0:	4b0c      	ldr	r3, [pc, #48]	@ (80023e4 <HAL_RCC_OscConfig+0x270>)
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	4a0b      	ldr	r2, [pc, #44]	@ (80023e4 <HAL_RCC_OscConfig+0x270>)
 80023b6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80023ba:	6013      	str	r3, [r2, #0]
 80023bc:	e026      	b.n	800240c <HAL_RCC_OscConfig+0x298>
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	685b      	ldr	r3, [r3, #4]
 80023c2:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80023c6:	d115      	bne.n	80023f4 <HAL_RCC_OscConfig+0x280>
 80023c8:	4b06      	ldr	r3, [pc, #24]	@ (80023e4 <HAL_RCC_OscConfig+0x270>)
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	4a05      	ldr	r2, [pc, #20]	@ (80023e4 <HAL_RCC_OscConfig+0x270>)
 80023ce:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80023d2:	6013      	str	r3, [r2, #0]
 80023d4:	4b03      	ldr	r3, [pc, #12]	@ (80023e4 <HAL_RCC_OscConfig+0x270>)
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	4a02      	ldr	r2, [pc, #8]	@ (80023e4 <HAL_RCC_OscConfig+0x270>)
 80023da:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80023de:	6013      	str	r3, [r2, #0]
 80023e0:	e014      	b.n	800240c <HAL_RCC_OscConfig+0x298>
 80023e2:	bf00      	nop
 80023e4:	40021000 	.word	0x40021000
 80023e8:	08009b8c 	.word	0x08009b8c
 80023ec:	20000364 	.word	0x20000364
 80023f0:	20000368 	.word	0x20000368
 80023f4:	4ba0      	ldr	r3, [pc, #640]	@ (8002678 <HAL_RCC_OscConfig+0x504>)
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	4a9f      	ldr	r2, [pc, #636]	@ (8002678 <HAL_RCC_OscConfig+0x504>)
 80023fa:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80023fe:	6013      	str	r3, [r2, #0]
 8002400:	4b9d      	ldr	r3, [pc, #628]	@ (8002678 <HAL_RCC_OscConfig+0x504>)
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	4a9c      	ldr	r2, [pc, #624]	@ (8002678 <HAL_RCC_OscConfig+0x504>)
 8002406:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800240a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	685b      	ldr	r3, [r3, #4]
 8002410:	2b00      	cmp	r3, #0
 8002412:	d013      	beq.n	800243c <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002414:	f7ff f8e6 	bl	80015e4 <HAL_GetTick>
 8002418:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800241a:	e008      	b.n	800242e <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800241c:	f7ff f8e2 	bl	80015e4 <HAL_GetTick>
 8002420:	4602      	mov	r2, r0
 8002422:	693b      	ldr	r3, [r7, #16]
 8002424:	1ad3      	subs	r3, r2, r3
 8002426:	2b64      	cmp	r3, #100	@ 0x64
 8002428:	d901      	bls.n	800242e <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800242a:	2303      	movs	r3, #3
 800242c:	e276      	b.n	800291c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800242e:	4b92      	ldr	r3, [pc, #584]	@ (8002678 <HAL_RCC_OscConfig+0x504>)
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002436:	2b00      	cmp	r3, #0
 8002438:	d0f0      	beq.n	800241c <HAL_RCC_OscConfig+0x2a8>
 800243a:	e014      	b.n	8002466 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800243c:	f7ff f8d2 	bl	80015e4 <HAL_GetTick>
 8002440:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002442:	e008      	b.n	8002456 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002444:	f7ff f8ce 	bl	80015e4 <HAL_GetTick>
 8002448:	4602      	mov	r2, r0
 800244a:	693b      	ldr	r3, [r7, #16]
 800244c:	1ad3      	subs	r3, r2, r3
 800244e:	2b64      	cmp	r3, #100	@ 0x64
 8002450:	d901      	bls.n	8002456 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8002452:	2303      	movs	r3, #3
 8002454:	e262      	b.n	800291c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002456:	4b88      	ldr	r3, [pc, #544]	@ (8002678 <HAL_RCC_OscConfig+0x504>)
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800245e:	2b00      	cmp	r3, #0
 8002460:	d1f0      	bne.n	8002444 <HAL_RCC_OscConfig+0x2d0>
 8002462:	e000      	b.n	8002466 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002464:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	f003 0302 	and.w	r3, r3, #2
 800246e:	2b00      	cmp	r3, #0
 8002470:	d060      	beq.n	8002534 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8002472:	69bb      	ldr	r3, [r7, #24]
 8002474:	2b04      	cmp	r3, #4
 8002476:	d005      	beq.n	8002484 <HAL_RCC_OscConfig+0x310>
 8002478:	69bb      	ldr	r3, [r7, #24]
 800247a:	2b0c      	cmp	r3, #12
 800247c:	d119      	bne.n	80024b2 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800247e:	697b      	ldr	r3, [r7, #20]
 8002480:	2b02      	cmp	r3, #2
 8002482:	d116      	bne.n	80024b2 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002484:	4b7c      	ldr	r3, [pc, #496]	@ (8002678 <HAL_RCC_OscConfig+0x504>)
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800248c:	2b00      	cmp	r3, #0
 800248e:	d005      	beq.n	800249c <HAL_RCC_OscConfig+0x328>
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	68db      	ldr	r3, [r3, #12]
 8002494:	2b00      	cmp	r3, #0
 8002496:	d101      	bne.n	800249c <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8002498:	2301      	movs	r3, #1
 800249a:	e23f      	b.n	800291c <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800249c:	4b76      	ldr	r3, [pc, #472]	@ (8002678 <HAL_RCC_OscConfig+0x504>)
 800249e:	685b      	ldr	r3, [r3, #4]
 80024a0:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	691b      	ldr	r3, [r3, #16]
 80024a8:	061b      	lsls	r3, r3, #24
 80024aa:	4973      	ldr	r1, [pc, #460]	@ (8002678 <HAL_RCC_OscConfig+0x504>)
 80024ac:	4313      	orrs	r3, r2
 80024ae:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80024b0:	e040      	b.n	8002534 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	68db      	ldr	r3, [r3, #12]
 80024b6:	2b00      	cmp	r3, #0
 80024b8:	d023      	beq.n	8002502 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80024ba:	4b6f      	ldr	r3, [pc, #444]	@ (8002678 <HAL_RCC_OscConfig+0x504>)
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	4a6e      	ldr	r2, [pc, #440]	@ (8002678 <HAL_RCC_OscConfig+0x504>)
 80024c0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80024c4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80024c6:	f7ff f88d 	bl	80015e4 <HAL_GetTick>
 80024ca:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80024cc:	e008      	b.n	80024e0 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80024ce:	f7ff f889 	bl	80015e4 <HAL_GetTick>
 80024d2:	4602      	mov	r2, r0
 80024d4:	693b      	ldr	r3, [r7, #16]
 80024d6:	1ad3      	subs	r3, r2, r3
 80024d8:	2b02      	cmp	r3, #2
 80024da:	d901      	bls.n	80024e0 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80024dc:	2303      	movs	r3, #3
 80024de:	e21d      	b.n	800291c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80024e0:	4b65      	ldr	r3, [pc, #404]	@ (8002678 <HAL_RCC_OscConfig+0x504>)
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80024e8:	2b00      	cmp	r3, #0
 80024ea:	d0f0      	beq.n	80024ce <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80024ec:	4b62      	ldr	r3, [pc, #392]	@ (8002678 <HAL_RCC_OscConfig+0x504>)
 80024ee:	685b      	ldr	r3, [r3, #4]
 80024f0:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	691b      	ldr	r3, [r3, #16]
 80024f8:	061b      	lsls	r3, r3, #24
 80024fa:	495f      	ldr	r1, [pc, #380]	@ (8002678 <HAL_RCC_OscConfig+0x504>)
 80024fc:	4313      	orrs	r3, r2
 80024fe:	604b      	str	r3, [r1, #4]
 8002500:	e018      	b.n	8002534 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002502:	4b5d      	ldr	r3, [pc, #372]	@ (8002678 <HAL_RCC_OscConfig+0x504>)
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	4a5c      	ldr	r2, [pc, #368]	@ (8002678 <HAL_RCC_OscConfig+0x504>)
 8002508:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800250c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800250e:	f7ff f869 	bl	80015e4 <HAL_GetTick>
 8002512:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002514:	e008      	b.n	8002528 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002516:	f7ff f865 	bl	80015e4 <HAL_GetTick>
 800251a:	4602      	mov	r2, r0
 800251c:	693b      	ldr	r3, [r7, #16]
 800251e:	1ad3      	subs	r3, r2, r3
 8002520:	2b02      	cmp	r3, #2
 8002522:	d901      	bls.n	8002528 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8002524:	2303      	movs	r3, #3
 8002526:	e1f9      	b.n	800291c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002528:	4b53      	ldr	r3, [pc, #332]	@ (8002678 <HAL_RCC_OscConfig+0x504>)
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002530:	2b00      	cmp	r3, #0
 8002532:	d1f0      	bne.n	8002516 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	f003 0308 	and.w	r3, r3, #8
 800253c:	2b00      	cmp	r3, #0
 800253e:	d03c      	beq.n	80025ba <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	695b      	ldr	r3, [r3, #20]
 8002544:	2b00      	cmp	r3, #0
 8002546:	d01c      	beq.n	8002582 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002548:	4b4b      	ldr	r3, [pc, #300]	@ (8002678 <HAL_RCC_OscConfig+0x504>)
 800254a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800254e:	4a4a      	ldr	r2, [pc, #296]	@ (8002678 <HAL_RCC_OscConfig+0x504>)
 8002550:	f043 0301 	orr.w	r3, r3, #1
 8002554:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002558:	f7ff f844 	bl	80015e4 <HAL_GetTick>
 800255c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800255e:	e008      	b.n	8002572 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002560:	f7ff f840 	bl	80015e4 <HAL_GetTick>
 8002564:	4602      	mov	r2, r0
 8002566:	693b      	ldr	r3, [r7, #16]
 8002568:	1ad3      	subs	r3, r2, r3
 800256a:	2b02      	cmp	r3, #2
 800256c:	d901      	bls.n	8002572 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 800256e:	2303      	movs	r3, #3
 8002570:	e1d4      	b.n	800291c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002572:	4b41      	ldr	r3, [pc, #260]	@ (8002678 <HAL_RCC_OscConfig+0x504>)
 8002574:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002578:	f003 0302 	and.w	r3, r3, #2
 800257c:	2b00      	cmp	r3, #0
 800257e:	d0ef      	beq.n	8002560 <HAL_RCC_OscConfig+0x3ec>
 8002580:	e01b      	b.n	80025ba <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002582:	4b3d      	ldr	r3, [pc, #244]	@ (8002678 <HAL_RCC_OscConfig+0x504>)
 8002584:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002588:	4a3b      	ldr	r2, [pc, #236]	@ (8002678 <HAL_RCC_OscConfig+0x504>)
 800258a:	f023 0301 	bic.w	r3, r3, #1
 800258e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002592:	f7ff f827 	bl	80015e4 <HAL_GetTick>
 8002596:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002598:	e008      	b.n	80025ac <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800259a:	f7ff f823 	bl	80015e4 <HAL_GetTick>
 800259e:	4602      	mov	r2, r0
 80025a0:	693b      	ldr	r3, [r7, #16]
 80025a2:	1ad3      	subs	r3, r2, r3
 80025a4:	2b02      	cmp	r3, #2
 80025a6:	d901      	bls.n	80025ac <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80025a8:	2303      	movs	r3, #3
 80025aa:	e1b7      	b.n	800291c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80025ac:	4b32      	ldr	r3, [pc, #200]	@ (8002678 <HAL_RCC_OscConfig+0x504>)
 80025ae:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80025b2:	f003 0302 	and.w	r3, r3, #2
 80025b6:	2b00      	cmp	r3, #0
 80025b8:	d1ef      	bne.n	800259a <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	f003 0304 	and.w	r3, r3, #4
 80025c2:	2b00      	cmp	r3, #0
 80025c4:	f000 80a6 	beq.w	8002714 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80025c8:	2300      	movs	r3, #0
 80025ca:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80025cc:	4b2a      	ldr	r3, [pc, #168]	@ (8002678 <HAL_RCC_OscConfig+0x504>)
 80025ce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80025d0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80025d4:	2b00      	cmp	r3, #0
 80025d6:	d10d      	bne.n	80025f4 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80025d8:	4b27      	ldr	r3, [pc, #156]	@ (8002678 <HAL_RCC_OscConfig+0x504>)
 80025da:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80025dc:	4a26      	ldr	r2, [pc, #152]	@ (8002678 <HAL_RCC_OscConfig+0x504>)
 80025de:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80025e2:	6593      	str	r3, [r2, #88]	@ 0x58
 80025e4:	4b24      	ldr	r3, [pc, #144]	@ (8002678 <HAL_RCC_OscConfig+0x504>)
 80025e6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80025e8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80025ec:	60bb      	str	r3, [r7, #8]
 80025ee:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80025f0:	2301      	movs	r3, #1
 80025f2:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80025f4:	4b21      	ldr	r3, [pc, #132]	@ (800267c <HAL_RCC_OscConfig+0x508>)
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80025fc:	2b00      	cmp	r3, #0
 80025fe:	d118      	bne.n	8002632 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002600:	4b1e      	ldr	r3, [pc, #120]	@ (800267c <HAL_RCC_OscConfig+0x508>)
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	4a1d      	ldr	r2, [pc, #116]	@ (800267c <HAL_RCC_OscConfig+0x508>)
 8002606:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800260a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800260c:	f7fe ffea 	bl	80015e4 <HAL_GetTick>
 8002610:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002612:	e008      	b.n	8002626 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002614:	f7fe ffe6 	bl	80015e4 <HAL_GetTick>
 8002618:	4602      	mov	r2, r0
 800261a:	693b      	ldr	r3, [r7, #16]
 800261c:	1ad3      	subs	r3, r2, r3
 800261e:	2b02      	cmp	r3, #2
 8002620:	d901      	bls.n	8002626 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8002622:	2303      	movs	r3, #3
 8002624:	e17a      	b.n	800291c <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002626:	4b15      	ldr	r3, [pc, #84]	@ (800267c <HAL_RCC_OscConfig+0x508>)
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800262e:	2b00      	cmp	r3, #0
 8002630:	d0f0      	beq.n	8002614 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	689b      	ldr	r3, [r3, #8]
 8002636:	2b01      	cmp	r3, #1
 8002638:	d108      	bne.n	800264c <HAL_RCC_OscConfig+0x4d8>
 800263a:	4b0f      	ldr	r3, [pc, #60]	@ (8002678 <HAL_RCC_OscConfig+0x504>)
 800263c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002640:	4a0d      	ldr	r2, [pc, #52]	@ (8002678 <HAL_RCC_OscConfig+0x504>)
 8002642:	f043 0301 	orr.w	r3, r3, #1
 8002646:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800264a:	e029      	b.n	80026a0 <HAL_RCC_OscConfig+0x52c>
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	689b      	ldr	r3, [r3, #8]
 8002650:	2b05      	cmp	r3, #5
 8002652:	d115      	bne.n	8002680 <HAL_RCC_OscConfig+0x50c>
 8002654:	4b08      	ldr	r3, [pc, #32]	@ (8002678 <HAL_RCC_OscConfig+0x504>)
 8002656:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800265a:	4a07      	ldr	r2, [pc, #28]	@ (8002678 <HAL_RCC_OscConfig+0x504>)
 800265c:	f043 0304 	orr.w	r3, r3, #4
 8002660:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002664:	4b04      	ldr	r3, [pc, #16]	@ (8002678 <HAL_RCC_OscConfig+0x504>)
 8002666:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800266a:	4a03      	ldr	r2, [pc, #12]	@ (8002678 <HAL_RCC_OscConfig+0x504>)
 800266c:	f043 0301 	orr.w	r3, r3, #1
 8002670:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002674:	e014      	b.n	80026a0 <HAL_RCC_OscConfig+0x52c>
 8002676:	bf00      	nop
 8002678:	40021000 	.word	0x40021000
 800267c:	40007000 	.word	0x40007000
 8002680:	4b9c      	ldr	r3, [pc, #624]	@ (80028f4 <HAL_RCC_OscConfig+0x780>)
 8002682:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002686:	4a9b      	ldr	r2, [pc, #620]	@ (80028f4 <HAL_RCC_OscConfig+0x780>)
 8002688:	f023 0301 	bic.w	r3, r3, #1
 800268c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002690:	4b98      	ldr	r3, [pc, #608]	@ (80028f4 <HAL_RCC_OscConfig+0x780>)
 8002692:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002696:	4a97      	ldr	r2, [pc, #604]	@ (80028f4 <HAL_RCC_OscConfig+0x780>)
 8002698:	f023 0304 	bic.w	r3, r3, #4
 800269c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	689b      	ldr	r3, [r3, #8]
 80026a4:	2b00      	cmp	r3, #0
 80026a6:	d016      	beq.n	80026d6 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80026a8:	f7fe ff9c 	bl	80015e4 <HAL_GetTick>
 80026ac:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80026ae:	e00a      	b.n	80026c6 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80026b0:	f7fe ff98 	bl	80015e4 <HAL_GetTick>
 80026b4:	4602      	mov	r2, r0
 80026b6:	693b      	ldr	r3, [r7, #16]
 80026b8:	1ad3      	subs	r3, r2, r3
 80026ba:	f241 3288 	movw	r2, #5000	@ 0x1388
 80026be:	4293      	cmp	r3, r2
 80026c0:	d901      	bls.n	80026c6 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 80026c2:	2303      	movs	r3, #3
 80026c4:	e12a      	b.n	800291c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80026c6:	4b8b      	ldr	r3, [pc, #556]	@ (80028f4 <HAL_RCC_OscConfig+0x780>)
 80026c8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80026cc:	f003 0302 	and.w	r3, r3, #2
 80026d0:	2b00      	cmp	r3, #0
 80026d2:	d0ed      	beq.n	80026b0 <HAL_RCC_OscConfig+0x53c>
 80026d4:	e015      	b.n	8002702 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80026d6:	f7fe ff85 	bl	80015e4 <HAL_GetTick>
 80026da:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80026dc:	e00a      	b.n	80026f4 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80026de:	f7fe ff81 	bl	80015e4 <HAL_GetTick>
 80026e2:	4602      	mov	r2, r0
 80026e4:	693b      	ldr	r3, [r7, #16]
 80026e6:	1ad3      	subs	r3, r2, r3
 80026e8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80026ec:	4293      	cmp	r3, r2
 80026ee:	d901      	bls.n	80026f4 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80026f0:	2303      	movs	r3, #3
 80026f2:	e113      	b.n	800291c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80026f4:	4b7f      	ldr	r3, [pc, #508]	@ (80028f4 <HAL_RCC_OscConfig+0x780>)
 80026f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80026fa:	f003 0302 	and.w	r3, r3, #2
 80026fe:	2b00      	cmp	r3, #0
 8002700:	d1ed      	bne.n	80026de <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002702:	7ffb      	ldrb	r3, [r7, #31]
 8002704:	2b01      	cmp	r3, #1
 8002706:	d105      	bne.n	8002714 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002708:	4b7a      	ldr	r3, [pc, #488]	@ (80028f4 <HAL_RCC_OscConfig+0x780>)
 800270a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800270c:	4a79      	ldr	r2, [pc, #484]	@ (80028f4 <HAL_RCC_OscConfig+0x780>)
 800270e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002712:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002718:	2b00      	cmp	r3, #0
 800271a:	f000 80fe 	beq.w	800291a <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002722:	2b02      	cmp	r3, #2
 8002724:	f040 80d0 	bne.w	80028c8 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8002728:	4b72      	ldr	r3, [pc, #456]	@ (80028f4 <HAL_RCC_OscConfig+0x780>)
 800272a:	68db      	ldr	r3, [r3, #12]
 800272c:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800272e:	697b      	ldr	r3, [r7, #20]
 8002730:	f003 0203 	and.w	r2, r3, #3
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002738:	429a      	cmp	r2, r3
 800273a:	d130      	bne.n	800279e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800273c:	697b      	ldr	r3, [r7, #20]
 800273e:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002746:	3b01      	subs	r3, #1
 8002748:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800274a:	429a      	cmp	r2, r3
 800274c:	d127      	bne.n	800279e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800274e:	697b      	ldr	r3, [r7, #20]
 8002750:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002758:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800275a:	429a      	cmp	r2, r3
 800275c:	d11f      	bne.n	800279e <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800275e:	697b      	ldr	r3, [r7, #20]
 8002760:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002764:	687a      	ldr	r2, [r7, #4]
 8002766:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8002768:	2a07      	cmp	r2, #7
 800276a:	bf14      	ite	ne
 800276c:	2201      	movne	r2, #1
 800276e:	2200      	moveq	r2, #0
 8002770:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002772:	4293      	cmp	r3, r2
 8002774:	d113      	bne.n	800279e <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002776:	697b      	ldr	r3, [r7, #20]
 8002778:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002780:	085b      	lsrs	r3, r3, #1
 8002782:	3b01      	subs	r3, #1
 8002784:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8002786:	429a      	cmp	r2, r3
 8002788:	d109      	bne.n	800279e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800278a:	697b      	ldr	r3, [r7, #20]
 800278c:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002794:	085b      	lsrs	r3, r3, #1
 8002796:	3b01      	subs	r3, #1
 8002798:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800279a:	429a      	cmp	r2, r3
 800279c:	d06e      	beq.n	800287c <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800279e:	69bb      	ldr	r3, [r7, #24]
 80027a0:	2b0c      	cmp	r3, #12
 80027a2:	d069      	beq.n	8002878 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80027a4:	4b53      	ldr	r3, [pc, #332]	@ (80028f4 <HAL_RCC_OscConfig+0x780>)
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80027ac:	2b00      	cmp	r3, #0
 80027ae:	d105      	bne.n	80027bc <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 80027b0:	4b50      	ldr	r3, [pc, #320]	@ (80028f4 <HAL_RCC_OscConfig+0x780>)
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80027b8:	2b00      	cmp	r3, #0
 80027ba:	d001      	beq.n	80027c0 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 80027bc:	2301      	movs	r3, #1
 80027be:	e0ad      	b.n	800291c <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80027c0:	4b4c      	ldr	r3, [pc, #304]	@ (80028f4 <HAL_RCC_OscConfig+0x780>)
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	4a4b      	ldr	r2, [pc, #300]	@ (80028f4 <HAL_RCC_OscConfig+0x780>)
 80027c6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80027ca:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80027cc:	f7fe ff0a 	bl	80015e4 <HAL_GetTick>
 80027d0:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80027d2:	e008      	b.n	80027e6 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80027d4:	f7fe ff06 	bl	80015e4 <HAL_GetTick>
 80027d8:	4602      	mov	r2, r0
 80027da:	693b      	ldr	r3, [r7, #16]
 80027dc:	1ad3      	subs	r3, r2, r3
 80027de:	2b02      	cmp	r3, #2
 80027e0:	d901      	bls.n	80027e6 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 80027e2:	2303      	movs	r3, #3
 80027e4:	e09a      	b.n	800291c <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80027e6:	4b43      	ldr	r3, [pc, #268]	@ (80028f4 <HAL_RCC_OscConfig+0x780>)
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80027ee:	2b00      	cmp	r3, #0
 80027f0:	d1f0      	bne.n	80027d4 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80027f2:	4b40      	ldr	r3, [pc, #256]	@ (80028f4 <HAL_RCC_OscConfig+0x780>)
 80027f4:	68da      	ldr	r2, [r3, #12]
 80027f6:	4b40      	ldr	r3, [pc, #256]	@ (80028f8 <HAL_RCC_OscConfig+0x784>)
 80027f8:	4013      	ands	r3, r2
 80027fa:	687a      	ldr	r2, [r7, #4]
 80027fc:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 80027fe:	687a      	ldr	r2, [r7, #4]
 8002800:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8002802:	3a01      	subs	r2, #1
 8002804:	0112      	lsls	r2, r2, #4
 8002806:	4311      	orrs	r1, r2
 8002808:	687a      	ldr	r2, [r7, #4]
 800280a:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800280c:	0212      	lsls	r2, r2, #8
 800280e:	4311      	orrs	r1, r2
 8002810:	687a      	ldr	r2, [r7, #4]
 8002812:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8002814:	0852      	lsrs	r2, r2, #1
 8002816:	3a01      	subs	r2, #1
 8002818:	0552      	lsls	r2, r2, #21
 800281a:	4311      	orrs	r1, r2
 800281c:	687a      	ldr	r2, [r7, #4]
 800281e:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8002820:	0852      	lsrs	r2, r2, #1
 8002822:	3a01      	subs	r2, #1
 8002824:	0652      	lsls	r2, r2, #25
 8002826:	4311      	orrs	r1, r2
 8002828:	687a      	ldr	r2, [r7, #4]
 800282a:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800282c:	0912      	lsrs	r2, r2, #4
 800282e:	0452      	lsls	r2, r2, #17
 8002830:	430a      	orrs	r2, r1
 8002832:	4930      	ldr	r1, [pc, #192]	@ (80028f4 <HAL_RCC_OscConfig+0x780>)
 8002834:	4313      	orrs	r3, r2
 8002836:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8002838:	4b2e      	ldr	r3, [pc, #184]	@ (80028f4 <HAL_RCC_OscConfig+0x780>)
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	4a2d      	ldr	r2, [pc, #180]	@ (80028f4 <HAL_RCC_OscConfig+0x780>)
 800283e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002842:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002844:	4b2b      	ldr	r3, [pc, #172]	@ (80028f4 <HAL_RCC_OscConfig+0x780>)
 8002846:	68db      	ldr	r3, [r3, #12]
 8002848:	4a2a      	ldr	r2, [pc, #168]	@ (80028f4 <HAL_RCC_OscConfig+0x780>)
 800284a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800284e:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002850:	f7fe fec8 	bl	80015e4 <HAL_GetTick>
 8002854:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002856:	e008      	b.n	800286a <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002858:	f7fe fec4 	bl	80015e4 <HAL_GetTick>
 800285c:	4602      	mov	r2, r0
 800285e:	693b      	ldr	r3, [r7, #16]
 8002860:	1ad3      	subs	r3, r2, r3
 8002862:	2b02      	cmp	r3, #2
 8002864:	d901      	bls.n	800286a <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8002866:	2303      	movs	r3, #3
 8002868:	e058      	b.n	800291c <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800286a:	4b22      	ldr	r3, [pc, #136]	@ (80028f4 <HAL_RCC_OscConfig+0x780>)
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002872:	2b00      	cmp	r3, #0
 8002874:	d0f0      	beq.n	8002858 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002876:	e050      	b.n	800291a <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8002878:	2301      	movs	r3, #1
 800287a:	e04f      	b.n	800291c <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800287c:	4b1d      	ldr	r3, [pc, #116]	@ (80028f4 <HAL_RCC_OscConfig+0x780>)
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002884:	2b00      	cmp	r3, #0
 8002886:	d148      	bne.n	800291a <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8002888:	4b1a      	ldr	r3, [pc, #104]	@ (80028f4 <HAL_RCC_OscConfig+0x780>)
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	4a19      	ldr	r2, [pc, #100]	@ (80028f4 <HAL_RCC_OscConfig+0x780>)
 800288e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002892:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002894:	4b17      	ldr	r3, [pc, #92]	@ (80028f4 <HAL_RCC_OscConfig+0x780>)
 8002896:	68db      	ldr	r3, [r3, #12]
 8002898:	4a16      	ldr	r2, [pc, #88]	@ (80028f4 <HAL_RCC_OscConfig+0x780>)
 800289a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800289e:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80028a0:	f7fe fea0 	bl	80015e4 <HAL_GetTick>
 80028a4:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80028a6:	e008      	b.n	80028ba <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80028a8:	f7fe fe9c 	bl	80015e4 <HAL_GetTick>
 80028ac:	4602      	mov	r2, r0
 80028ae:	693b      	ldr	r3, [r7, #16]
 80028b0:	1ad3      	subs	r3, r2, r3
 80028b2:	2b02      	cmp	r3, #2
 80028b4:	d901      	bls.n	80028ba <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 80028b6:	2303      	movs	r3, #3
 80028b8:	e030      	b.n	800291c <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80028ba:	4b0e      	ldr	r3, [pc, #56]	@ (80028f4 <HAL_RCC_OscConfig+0x780>)
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80028c2:	2b00      	cmp	r3, #0
 80028c4:	d0f0      	beq.n	80028a8 <HAL_RCC_OscConfig+0x734>
 80028c6:	e028      	b.n	800291a <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80028c8:	69bb      	ldr	r3, [r7, #24]
 80028ca:	2b0c      	cmp	r3, #12
 80028cc:	d023      	beq.n	8002916 <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80028ce:	4b09      	ldr	r3, [pc, #36]	@ (80028f4 <HAL_RCC_OscConfig+0x780>)
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	4a08      	ldr	r2, [pc, #32]	@ (80028f4 <HAL_RCC_OscConfig+0x780>)
 80028d4:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80028d8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80028da:	f7fe fe83 	bl	80015e4 <HAL_GetTick>
 80028de:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80028e0:	e00c      	b.n	80028fc <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80028e2:	f7fe fe7f 	bl	80015e4 <HAL_GetTick>
 80028e6:	4602      	mov	r2, r0
 80028e8:	693b      	ldr	r3, [r7, #16]
 80028ea:	1ad3      	subs	r3, r2, r3
 80028ec:	2b02      	cmp	r3, #2
 80028ee:	d905      	bls.n	80028fc <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 80028f0:	2303      	movs	r3, #3
 80028f2:	e013      	b.n	800291c <HAL_RCC_OscConfig+0x7a8>
 80028f4:	40021000 	.word	0x40021000
 80028f8:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80028fc:	4b09      	ldr	r3, [pc, #36]	@ (8002924 <HAL_RCC_OscConfig+0x7b0>)
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002904:	2b00      	cmp	r3, #0
 8002906:	d1ec      	bne.n	80028e2 <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8002908:	4b06      	ldr	r3, [pc, #24]	@ (8002924 <HAL_RCC_OscConfig+0x7b0>)
 800290a:	68da      	ldr	r2, [r3, #12]
 800290c:	4905      	ldr	r1, [pc, #20]	@ (8002924 <HAL_RCC_OscConfig+0x7b0>)
 800290e:	4b06      	ldr	r3, [pc, #24]	@ (8002928 <HAL_RCC_OscConfig+0x7b4>)
 8002910:	4013      	ands	r3, r2
 8002912:	60cb      	str	r3, [r1, #12]
 8002914:	e001      	b.n	800291a <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8002916:	2301      	movs	r3, #1
 8002918:	e000      	b.n	800291c <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 800291a:	2300      	movs	r3, #0
}
 800291c:	4618      	mov	r0, r3
 800291e:	3720      	adds	r7, #32
 8002920:	46bd      	mov	sp, r7
 8002922:	bd80      	pop	{r7, pc}
 8002924:	40021000 	.word	0x40021000
 8002928:	feeefffc 	.word	0xfeeefffc

0800292c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800292c:	b580      	push	{r7, lr}
 800292e:	b084      	sub	sp, #16
 8002930:	af00      	add	r7, sp, #0
 8002932:	6078      	str	r0, [r7, #4]
 8002934:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	2b00      	cmp	r3, #0
 800293a:	d101      	bne.n	8002940 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800293c:	2301      	movs	r3, #1
 800293e:	e0e7      	b.n	8002b10 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002940:	4b75      	ldr	r3, [pc, #468]	@ (8002b18 <HAL_RCC_ClockConfig+0x1ec>)
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	f003 0307 	and.w	r3, r3, #7
 8002948:	683a      	ldr	r2, [r7, #0]
 800294a:	429a      	cmp	r2, r3
 800294c:	d910      	bls.n	8002970 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800294e:	4b72      	ldr	r3, [pc, #456]	@ (8002b18 <HAL_RCC_ClockConfig+0x1ec>)
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	f023 0207 	bic.w	r2, r3, #7
 8002956:	4970      	ldr	r1, [pc, #448]	@ (8002b18 <HAL_RCC_ClockConfig+0x1ec>)
 8002958:	683b      	ldr	r3, [r7, #0]
 800295a:	4313      	orrs	r3, r2
 800295c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800295e:	4b6e      	ldr	r3, [pc, #440]	@ (8002b18 <HAL_RCC_ClockConfig+0x1ec>)
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	f003 0307 	and.w	r3, r3, #7
 8002966:	683a      	ldr	r2, [r7, #0]
 8002968:	429a      	cmp	r2, r3
 800296a:	d001      	beq.n	8002970 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800296c:	2301      	movs	r3, #1
 800296e:	e0cf      	b.n	8002b10 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	f003 0302 	and.w	r3, r3, #2
 8002978:	2b00      	cmp	r3, #0
 800297a:	d010      	beq.n	800299e <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	689a      	ldr	r2, [r3, #8]
 8002980:	4b66      	ldr	r3, [pc, #408]	@ (8002b1c <HAL_RCC_ClockConfig+0x1f0>)
 8002982:	689b      	ldr	r3, [r3, #8]
 8002984:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002988:	429a      	cmp	r2, r3
 800298a:	d908      	bls.n	800299e <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800298c:	4b63      	ldr	r3, [pc, #396]	@ (8002b1c <HAL_RCC_ClockConfig+0x1f0>)
 800298e:	689b      	ldr	r3, [r3, #8]
 8002990:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	689b      	ldr	r3, [r3, #8]
 8002998:	4960      	ldr	r1, [pc, #384]	@ (8002b1c <HAL_RCC_ClockConfig+0x1f0>)
 800299a:	4313      	orrs	r3, r2
 800299c:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	f003 0301 	and.w	r3, r3, #1
 80029a6:	2b00      	cmp	r3, #0
 80029a8:	d04c      	beq.n	8002a44 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	685b      	ldr	r3, [r3, #4]
 80029ae:	2b03      	cmp	r3, #3
 80029b0:	d107      	bne.n	80029c2 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80029b2:	4b5a      	ldr	r3, [pc, #360]	@ (8002b1c <HAL_RCC_ClockConfig+0x1f0>)
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80029ba:	2b00      	cmp	r3, #0
 80029bc:	d121      	bne.n	8002a02 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 80029be:	2301      	movs	r3, #1
 80029c0:	e0a6      	b.n	8002b10 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	685b      	ldr	r3, [r3, #4]
 80029c6:	2b02      	cmp	r3, #2
 80029c8:	d107      	bne.n	80029da <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80029ca:	4b54      	ldr	r3, [pc, #336]	@ (8002b1c <HAL_RCC_ClockConfig+0x1f0>)
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80029d2:	2b00      	cmp	r3, #0
 80029d4:	d115      	bne.n	8002a02 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80029d6:	2301      	movs	r3, #1
 80029d8:	e09a      	b.n	8002b10 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	685b      	ldr	r3, [r3, #4]
 80029de:	2b00      	cmp	r3, #0
 80029e0:	d107      	bne.n	80029f2 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80029e2:	4b4e      	ldr	r3, [pc, #312]	@ (8002b1c <HAL_RCC_ClockConfig+0x1f0>)
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	f003 0302 	and.w	r3, r3, #2
 80029ea:	2b00      	cmp	r3, #0
 80029ec:	d109      	bne.n	8002a02 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80029ee:	2301      	movs	r3, #1
 80029f0:	e08e      	b.n	8002b10 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80029f2:	4b4a      	ldr	r3, [pc, #296]	@ (8002b1c <HAL_RCC_ClockConfig+0x1f0>)
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80029fa:	2b00      	cmp	r3, #0
 80029fc:	d101      	bne.n	8002a02 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80029fe:	2301      	movs	r3, #1
 8002a00:	e086      	b.n	8002b10 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002a02:	4b46      	ldr	r3, [pc, #280]	@ (8002b1c <HAL_RCC_ClockConfig+0x1f0>)
 8002a04:	689b      	ldr	r3, [r3, #8]
 8002a06:	f023 0203 	bic.w	r2, r3, #3
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	685b      	ldr	r3, [r3, #4]
 8002a0e:	4943      	ldr	r1, [pc, #268]	@ (8002b1c <HAL_RCC_ClockConfig+0x1f0>)
 8002a10:	4313      	orrs	r3, r2
 8002a12:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002a14:	f7fe fde6 	bl	80015e4 <HAL_GetTick>
 8002a18:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002a1a:	e00a      	b.n	8002a32 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002a1c:	f7fe fde2 	bl	80015e4 <HAL_GetTick>
 8002a20:	4602      	mov	r2, r0
 8002a22:	68fb      	ldr	r3, [r7, #12]
 8002a24:	1ad3      	subs	r3, r2, r3
 8002a26:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002a2a:	4293      	cmp	r3, r2
 8002a2c:	d901      	bls.n	8002a32 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8002a2e:	2303      	movs	r3, #3
 8002a30:	e06e      	b.n	8002b10 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002a32:	4b3a      	ldr	r3, [pc, #232]	@ (8002b1c <HAL_RCC_ClockConfig+0x1f0>)
 8002a34:	689b      	ldr	r3, [r3, #8]
 8002a36:	f003 020c 	and.w	r2, r3, #12
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	685b      	ldr	r3, [r3, #4]
 8002a3e:	009b      	lsls	r3, r3, #2
 8002a40:	429a      	cmp	r2, r3
 8002a42:	d1eb      	bne.n	8002a1c <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	f003 0302 	and.w	r3, r3, #2
 8002a4c:	2b00      	cmp	r3, #0
 8002a4e:	d010      	beq.n	8002a72 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	689a      	ldr	r2, [r3, #8]
 8002a54:	4b31      	ldr	r3, [pc, #196]	@ (8002b1c <HAL_RCC_ClockConfig+0x1f0>)
 8002a56:	689b      	ldr	r3, [r3, #8]
 8002a58:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002a5c:	429a      	cmp	r2, r3
 8002a5e:	d208      	bcs.n	8002a72 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002a60:	4b2e      	ldr	r3, [pc, #184]	@ (8002b1c <HAL_RCC_ClockConfig+0x1f0>)
 8002a62:	689b      	ldr	r3, [r3, #8]
 8002a64:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	689b      	ldr	r3, [r3, #8]
 8002a6c:	492b      	ldr	r1, [pc, #172]	@ (8002b1c <HAL_RCC_ClockConfig+0x1f0>)
 8002a6e:	4313      	orrs	r3, r2
 8002a70:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002a72:	4b29      	ldr	r3, [pc, #164]	@ (8002b18 <HAL_RCC_ClockConfig+0x1ec>)
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	f003 0307 	and.w	r3, r3, #7
 8002a7a:	683a      	ldr	r2, [r7, #0]
 8002a7c:	429a      	cmp	r2, r3
 8002a7e:	d210      	bcs.n	8002aa2 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002a80:	4b25      	ldr	r3, [pc, #148]	@ (8002b18 <HAL_RCC_ClockConfig+0x1ec>)
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	f023 0207 	bic.w	r2, r3, #7
 8002a88:	4923      	ldr	r1, [pc, #140]	@ (8002b18 <HAL_RCC_ClockConfig+0x1ec>)
 8002a8a:	683b      	ldr	r3, [r7, #0]
 8002a8c:	4313      	orrs	r3, r2
 8002a8e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002a90:	4b21      	ldr	r3, [pc, #132]	@ (8002b18 <HAL_RCC_ClockConfig+0x1ec>)
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	f003 0307 	and.w	r3, r3, #7
 8002a98:	683a      	ldr	r2, [r7, #0]
 8002a9a:	429a      	cmp	r2, r3
 8002a9c:	d001      	beq.n	8002aa2 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8002a9e:	2301      	movs	r3, #1
 8002aa0:	e036      	b.n	8002b10 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	f003 0304 	and.w	r3, r3, #4
 8002aaa:	2b00      	cmp	r3, #0
 8002aac:	d008      	beq.n	8002ac0 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002aae:	4b1b      	ldr	r3, [pc, #108]	@ (8002b1c <HAL_RCC_ClockConfig+0x1f0>)
 8002ab0:	689b      	ldr	r3, [r3, #8]
 8002ab2:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	68db      	ldr	r3, [r3, #12]
 8002aba:	4918      	ldr	r1, [pc, #96]	@ (8002b1c <HAL_RCC_ClockConfig+0x1f0>)
 8002abc:	4313      	orrs	r3, r2
 8002abe:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	f003 0308 	and.w	r3, r3, #8
 8002ac8:	2b00      	cmp	r3, #0
 8002aca:	d009      	beq.n	8002ae0 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002acc:	4b13      	ldr	r3, [pc, #76]	@ (8002b1c <HAL_RCC_ClockConfig+0x1f0>)
 8002ace:	689b      	ldr	r3, [r3, #8]
 8002ad0:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	691b      	ldr	r3, [r3, #16]
 8002ad8:	00db      	lsls	r3, r3, #3
 8002ada:	4910      	ldr	r1, [pc, #64]	@ (8002b1c <HAL_RCC_ClockConfig+0x1f0>)
 8002adc:	4313      	orrs	r3, r2
 8002ade:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002ae0:	f000 f824 	bl	8002b2c <HAL_RCC_GetSysClockFreq>
 8002ae4:	4602      	mov	r2, r0
 8002ae6:	4b0d      	ldr	r3, [pc, #52]	@ (8002b1c <HAL_RCC_ClockConfig+0x1f0>)
 8002ae8:	689b      	ldr	r3, [r3, #8]
 8002aea:	091b      	lsrs	r3, r3, #4
 8002aec:	f003 030f 	and.w	r3, r3, #15
 8002af0:	490b      	ldr	r1, [pc, #44]	@ (8002b20 <HAL_RCC_ClockConfig+0x1f4>)
 8002af2:	5ccb      	ldrb	r3, [r1, r3]
 8002af4:	f003 031f 	and.w	r3, r3, #31
 8002af8:	fa22 f303 	lsr.w	r3, r2, r3
 8002afc:	4a09      	ldr	r2, [pc, #36]	@ (8002b24 <HAL_RCC_ClockConfig+0x1f8>)
 8002afe:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8002b00:	4b09      	ldr	r3, [pc, #36]	@ (8002b28 <HAL_RCC_ClockConfig+0x1fc>)
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	4618      	mov	r0, r3
 8002b06:	f7fe faa1 	bl	800104c <HAL_InitTick>
 8002b0a:	4603      	mov	r3, r0
 8002b0c:	72fb      	strb	r3, [r7, #11]

  return status;
 8002b0e:	7afb      	ldrb	r3, [r7, #11]
}
 8002b10:	4618      	mov	r0, r3
 8002b12:	3710      	adds	r7, #16
 8002b14:	46bd      	mov	sp, r7
 8002b16:	bd80      	pop	{r7, pc}
 8002b18:	40022000 	.word	0x40022000
 8002b1c:	40021000 	.word	0x40021000
 8002b20:	08009b8c 	.word	0x08009b8c
 8002b24:	20000364 	.word	0x20000364
 8002b28:	20000368 	.word	0x20000368

08002b2c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002b2c:	b480      	push	{r7}
 8002b2e:	b089      	sub	sp, #36	@ 0x24
 8002b30:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8002b32:	2300      	movs	r3, #0
 8002b34:	61fb      	str	r3, [r7, #28]
 8002b36:	2300      	movs	r3, #0
 8002b38:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002b3a:	4b3e      	ldr	r3, [pc, #248]	@ (8002c34 <HAL_RCC_GetSysClockFreq+0x108>)
 8002b3c:	689b      	ldr	r3, [r3, #8]
 8002b3e:	f003 030c 	and.w	r3, r3, #12
 8002b42:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002b44:	4b3b      	ldr	r3, [pc, #236]	@ (8002c34 <HAL_RCC_GetSysClockFreq+0x108>)
 8002b46:	68db      	ldr	r3, [r3, #12]
 8002b48:	f003 0303 	and.w	r3, r3, #3
 8002b4c:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002b4e:	693b      	ldr	r3, [r7, #16]
 8002b50:	2b00      	cmp	r3, #0
 8002b52:	d005      	beq.n	8002b60 <HAL_RCC_GetSysClockFreq+0x34>
 8002b54:	693b      	ldr	r3, [r7, #16]
 8002b56:	2b0c      	cmp	r3, #12
 8002b58:	d121      	bne.n	8002b9e <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8002b5a:	68fb      	ldr	r3, [r7, #12]
 8002b5c:	2b01      	cmp	r3, #1
 8002b5e:	d11e      	bne.n	8002b9e <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8002b60:	4b34      	ldr	r3, [pc, #208]	@ (8002c34 <HAL_RCC_GetSysClockFreq+0x108>)
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	f003 0308 	and.w	r3, r3, #8
 8002b68:	2b00      	cmp	r3, #0
 8002b6a:	d107      	bne.n	8002b7c <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8002b6c:	4b31      	ldr	r3, [pc, #196]	@ (8002c34 <HAL_RCC_GetSysClockFreq+0x108>)
 8002b6e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002b72:	0a1b      	lsrs	r3, r3, #8
 8002b74:	f003 030f 	and.w	r3, r3, #15
 8002b78:	61fb      	str	r3, [r7, #28]
 8002b7a:	e005      	b.n	8002b88 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8002b7c:	4b2d      	ldr	r3, [pc, #180]	@ (8002c34 <HAL_RCC_GetSysClockFreq+0x108>)
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	091b      	lsrs	r3, r3, #4
 8002b82:	f003 030f 	and.w	r3, r3, #15
 8002b86:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8002b88:	4a2b      	ldr	r2, [pc, #172]	@ (8002c38 <HAL_RCC_GetSysClockFreq+0x10c>)
 8002b8a:	69fb      	ldr	r3, [r7, #28]
 8002b8c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002b90:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002b92:	693b      	ldr	r3, [r7, #16]
 8002b94:	2b00      	cmp	r3, #0
 8002b96:	d10d      	bne.n	8002bb4 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8002b98:	69fb      	ldr	r3, [r7, #28]
 8002b9a:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002b9c:	e00a      	b.n	8002bb4 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8002b9e:	693b      	ldr	r3, [r7, #16]
 8002ba0:	2b04      	cmp	r3, #4
 8002ba2:	d102      	bne.n	8002baa <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002ba4:	4b25      	ldr	r3, [pc, #148]	@ (8002c3c <HAL_RCC_GetSysClockFreq+0x110>)
 8002ba6:	61bb      	str	r3, [r7, #24]
 8002ba8:	e004      	b.n	8002bb4 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8002baa:	693b      	ldr	r3, [r7, #16]
 8002bac:	2b08      	cmp	r3, #8
 8002bae:	d101      	bne.n	8002bb4 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002bb0:	4b23      	ldr	r3, [pc, #140]	@ (8002c40 <HAL_RCC_GetSysClockFreq+0x114>)
 8002bb2:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8002bb4:	693b      	ldr	r3, [r7, #16]
 8002bb6:	2b0c      	cmp	r3, #12
 8002bb8:	d134      	bne.n	8002c24 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002bba:	4b1e      	ldr	r3, [pc, #120]	@ (8002c34 <HAL_RCC_GetSysClockFreq+0x108>)
 8002bbc:	68db      	ldr	r3, [r3, #12]
 8002bbe:	f003 0303 	and.w	r3, r3, #3
 8002bc2:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002bc4:	68bb      	ldr	r3, [r7, #8]
 8002bc6:	2b02      	cmp	r3, #2
 8002bc8:	d003      	beq.n	8002bd2 <HAL_RCC_GetSysClockFreq+0xa6>
 8002bca:	68bb      	ldr	r3, [r7, #8]
 8002bcc:	2b03      	cmp	r3, #3
 8002bce:	d003      	beq.n	8002bd8 <HAL_RCC_GetSysClockFreq+0xac>
 8002bd0:	e005      	b.n	8002bde <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8002bd2:	4b1a      	ldr	r3, [pc, #104]	@ (8002c3c <HAL_RCC_GetSysClockFreq+0x110>)
 8002bd4:	617b      	str	r3, [r7, #20]
      break;
 8002bd6:	e005      	b.n	8002be4 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8002bd8:	4b19      	ldr	r3, [pc, #100]	@ (8002c40 <HAL_RCC_GetSysClockFreq+0x114>)
 8002bda:	617b      	str	r3, [r7, #20]
      break;
 8002bdc:	e002      	b.n	8002be4 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8002bde:	69fb      	ldr	r3, [r7, #28]
 8002be0:	617b      	str	r3, [r7, #20]
      break;
 8002be2:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002be4:	4b13      	ldr	r3, [pc, #76]	@ (8002c34 <HAL_RCC_GetSysClockFreq+0x108>)
 8002be6:	68db      	ldr	r3, [r3, #12]
 8002be8:	091b      	lsrs	r3, r3, #4
 8002bea:	f003 0307 	and.w	r3, r3, #7
 8002bee:	3301      	adds	r3, #1
 8002bf0:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8002bf2:	4b10      	ldr	r3, [pc, #64]	@ (8002c34 <HAL_RCC_GetSysClockFreq+0x108>)
 8002bf4:	68db      	ldr	r3, [r3, #12]
 8002bf6:	0a1b      	lsrs	r3, r3, #8
 8002bf8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002bfc:	697a      	ldr	r2, [r7, #20]
 8002bfe:	fb03 f202 	mul.w	r2, r3, r2
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c08:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002c0a:	4b0a      	ldr	r3, [pc, #40]	@ (8002c34 <HAL_RCC_GetSysClockFreq+0x108>)
 8002c0c:	68db      	ldr	r3, [r3, #12]
 8002c0e:	0e5b      	lsrs	r3, r3, #25
 8002c10:	f003 0303 	and.w	r3, r3, #3
 8002c14:	3301      	adds	r3, #1
 8002c16:	005b      	lsls	r3, r3, #1
 8002c18:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8002c1a:	697a      	ldr	r2, [r7, #20]
 8002c1c:	683b      	ldr	r3, [r7, #0]
 8002c1e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c22:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8002c24:	69bb      	ldr	r3, [r7, #24]
}
 8002c26:	4618      	mov	r0, r3
 8002c28:	3724      	adds	r7, #36	@ 0x24
 8002c2a:	46bd      	mov	sp, r7
 8002c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c30:	4770      	bx	lr
 8002c32:	bf00      	nop
 8002c34:	40021000 	.word	0x40021000
 8002c38:	08009ba4 	.word	0x08009ba4
 8002c3c:	00f42400 	.word	0x00f42400
 8002c40:	007a1200 	.word	0x007a1200

08002c44 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002c44:	b480      	push	{r7}
 8002c46:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002c48:	4b03      	ldr	r3, [pc, #12]	@ (8002c58 <HAL_RCC_GetHCLKFreq+0x14>)
 8002c4a:	681b      	ldr	r3, [r3, #0]
}
 8002c4c:	4618      	mov	r0, r3
 8002c4e:	46bd      	mov	sp, r7
 8002c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c54:	4770      	bx	lr
 8002c56:	bf00      	nop
 8002c58:	20000364 	.word	0x20000364

08002c5c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002c5c:	b580      	push	{r7, lr}
 8002c5e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8002c60:	f7ff fff0 	bl	8002c44 <HAL_RCC_GetHCLKFreq>
 8002c64:	4602      	mov	r2, r0
 8002c66:	4b06      	ldr	r3, [pc, #24]	@ (8002c80 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002c68:	689b      	ldr	r3, [r3, #8]
 8002c6a:	0a1b      	lsrs	r3, r3, #8
 8002c6c:	f003 0307 	and.w	r3, r3, #7
 8002c70:	4904      	ldr	r1, [pc, #16]	@ (8002c84 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002c72:	5ccb      	ldrb	r3, [r1, r3]
 8002c74:	f003 031f 	and.w	r3, r3, #31
 8002c78:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002c7c:	4618      	mov	r0, r3
 8002c7e:	bd80      	pop	{r7, pc}
 8002c80:	40021000 	.word	0x40021000
 8002c84:	08009b9c 	.word	0x08009b9c

08002c88 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002c88:	b580      	push	{r7, lr}
 8002c8a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8002c8c:	f7ff ffda 	bl	8002c44 <HAL_RCC_GetHCLKFreq>
 8002c90:	4602      	mov	r2, r0
 8002c92:	4b06      	ldr	r3, [pc, #24]	@ (8002cac <HAL_RCC_GetPCLK2Freq+0x24>)
 8002c94:	689b      	ldr	r3, [r3, #8]
 8002c96:	0adb      	lsrs	r3, r3, #11
 8002c98:	f003 0307 	and.w	r3, r3, #7
 8002c9c:	4904      	ldr	r1, [pc, #16]	@ (8002cb0 <HAL_RCC_GetPCLK2Freq+0x28>)
 8002c9e:	5ccb      	ldrb	r3, [r1, r3]
 8002ca0:	f003 031f 	and.w	r3, r3, #31
 8002ca4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002ca8:	4618      	mov	r0, r3
 8002caa:	bd80      	pop	{r7, pc}
 8002cac:	40021000 	.word	0x40021000
 8002cb0:	08009b9c 	.word	0x08009b9c

08002cb4 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8002cb4:	b480      	push	{r7}
 8002cb6:	b083      	sub	sp, #12
 8002cb8:	af00      	add	r7, sp, #0
 8002cba:	6078      	str	r0, [r7, #4]
 8002cbc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	220f      	movs	r2, #15
 8002cc2:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8002cc4:	4b12      	ldr	r3, [pc, #72]	@ (8002d10 <HAL_RCC_GetClockConfig+0x5c>)
 8002cc6:	689b      	ldr	r3, [r3, #8]
 8002cc8:	f003 0203 	and.w	r2, r3, #3
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8002cd0:	4b0f      	ldr	r3, [pc, #60]	@ (8002d10 <HAL_RCC_GetClockConfig+0x5c>)
 8002cd2:	689b      	ldr	r3, [r3, #8]
 8002cd4:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8002cdc:	4b0c      	ldr	r3, [pc, #48]	@ (8002d10 <HAL_RCC_GetClockConfig+0x5c>)
 8002cde:	689b      	ldr	r3, [r3, #8]
 8002ce0:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8002ce8:	4b09      	ldr	r3, [pc, #36]	@ (8002d10 <HAL_RCC_GetClockConfig+0x5c>)
 8002cea:	689b      	ldr	r3, [r3, #8]
 8002cec:	08db      	lsrs	r3, r3, #3
 8002cee:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8002cf6:	4b07      	ldr	r3, [pc, #28]	@ (8002d14 <HAL_RCC_GetClockConfig+0x60>)
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	f003 0207 	and.w	r2, r3, #7
 8002cfe:	683b      	ldr	r3, [r7, #0]
 8002d00:	601a      	str	r2, [r3, #0]
}
 8002d02:	bf00      	nop
 8002d04:	370c      	adds	r7, #12
 8002d06:	46bd      	mov	sp, r7
 8002d08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d0c:	4770      	bx	lr
 8002d0e:	bf00      	nop
 8002d10:	40021000 	.word	0x40021000
 8002d14:	40022000 	.word	0x40022000

08002d18 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8002d18:	b580      	push	{r7, lr}
 8002d1a:	b086      	sub	sp, #24
 8002d1c:	af00      	add	r7, sp, #0
 8002d1e:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8002d20:	2300      	movs	r3, #0
 8002d22:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8002d24:	4b2a      	ldr	r3, [pc, #168]	@ (8002dd0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002d26:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d28:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002d2c:	2b00      	cmp	r3, #0
 8002d2e:	d003      	beq.n	8002d38 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8002d30:	f7ff f9ac 	bl	800208c <HAL_PWREx_GetVoltageRange>
 8002d34:	6178      	str	r0, [r7, #20]
 8002d36:	e014      	b.n	8002d62 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8002d38:	4b25      	ldr	r3, [pc, #148]	@ (8002dd0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002d3a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d3c:	4a24      	ldr	r2, [pc, #144]	@ (8002dd0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002d3e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002d42:	6593      	str	r3, [r2, #88]	@ 0x58
 8002d44:	4b22      	ldr	r3, [pc, #136]	@ (8002dd0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002d46:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d48:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002d4c:	60fb      	str	r3, [r7, #12]
 8002d4e:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8002d50:	f7ff f99c 	bl	800208c <HAL_PWREx_GetVoltageRange>
 8002d54:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8002d56:	4b1e      	ldr	r3, [pc, #120]	@ (8002dd0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002d58:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d5a:	4a1d      	ldr	r2, [pc, #116]	@ (8002dd0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002d5c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002d60:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002d62:	697b      	ldr	r3, [r7, #20]
 8002d64:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002d68:	d10b      	bne.n	8002d82 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	2b80      	cmp	r3, #128	@ 0x80
 8002d6e:	d919      	bls.n	8002da4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	2ba0      	cmp	r3, #160	@ 0xa0
 8002d74:	d902      	bls.n	8002d7c <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002d76:	2302      	movs	r3, #2
 8002d78:	613b      	str	r3, [r7, #16]
 8002d7a:	e013      	b.n	8002da4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002d7c:	2301      	movs	r3, #1
 8002d7e:	613b      	str	r3, [r7, #16]
 8002d80:	e010      	b.n	8002da4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	2b80      	cmp	r3, #128	@ 0x80
 8002d86:	d902      	bls.n	8002d8e <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8002d88:	2303      	movs	r3, #3
 8002d8a:	613b      	str	r3, [r7, #16]
 8002d8c:	e00a      	b.n	8002da4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	2b80      	cmp	r3, #128	@ 0x80
 8002d92:	d102      	bne.n	8002d9a <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002d94:	2302      	movs	r3, #2
 8002d96:	613b      	str	r3, [r7, #16]
 8002d98:	e004      	b.n	8002da4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	2b70      	cmp	r3, #112	@ 0x70
 8002d9e:	d101      	bne.n	8002da4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002da0:	2301      	movs	r3, #1
 8002da2:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8002da4:	4b0b      	ldr	r3, [pc, #44]	@ (8002dd4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	f023 0207 	bic.w	r2, r3, #7
 8002dac:	4909      	ldr	r1, [pc, #36]	@ (8002dd4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002dae:	693b      	ldr	r3, [r7, #16]
 8002db0:	4313      	orrs	r3, r2
 8002db2:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8002db4:	4b07      	ldr	r3, [pc, #28]	@ (8002dd4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	f003 0307 	and.w	r3, r3, #7
 8002dbc:	693a      	ldr	r2, [r7, #16]
 8002dbe:	429a      	cmp	r2, r3
 8002dc0:	d001      	beq.n	8002dc6 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8002dc2:	2301      	movs	r3, #1
 8002dc4:	e000      	b.n	8002dc8 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8002dc6:	2300      	movs	r3, #0
}
 8002dc8:	4618      	mov	r0, r3
 8002dca:	3718      	adds	r7, #24
 8002dcc:	46bd      	mov	sp, r7
 8002dce:	bd80      	pop	{r7, pc}
 8002dd0:	40021000 	.word	0x40021000
 8002dd4:	40022000 	.word	0x40022000

08002dd8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002dd8:	b580      	push	{r7, lr}
 8002dda:	b086      	sub	sp, #24
 8002ddc:	af00      	add	r7, sp, #0
 8002dde:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002de0:	2300      	movs	r3, #0
 8002de2:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002de4:	2300      	movs	r3, #0
 8002de6:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002df0:	2b00      	cmp	r3, #0
 8002df2:	d041      	beq.n	8002e78 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002df8:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8002dfc:	d02a      	beq.n	8002e54 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8002dfe:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8002e02:	d824      	bhi.n	8002e4e <HAL_RCCEx_PeriphCLKConfig+0x76>
 8002e04:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8002e08:	d008      	beq.n	8002e1c <HAL_RCCEx_PeriphCLKConfig+0x44>
 8002e0a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8002e0e:	d81e      	bhi.n	8002e4e <HAL_RCCEx_PeriphCLKConfig+0x76>
 8002e10:	2b00      	cmp	r3, #0
 8002e12:	d00a      	beq.n	8002e2a <HAL_RCCEx_PeriphCLKConfig+0x52>
 8002e14:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002e18:	d010      	beq.n	8002e3c <HAL_RCCEx_PeriphCLKConfig+0x64>
 8002e1a:	e018      	b.n	8002e4e <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002e1c:	4b86      	ldr	r3, [pc, #536]	@ (8003038 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002e1e:	68db      	ldr	r3, [r3, #12]
 8002e20:	4a85      	ldr	r2, [pc, #532]	@ (8003038 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002e22:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002e26:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002e28:	e015      	b.n	8002e56 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	3304      	adds	r3, #4
 8002e2e:	2100      	movs	r1, #0
 8002e30:	4618      	mov	r0, r3
 8002e32:	f001 f829 	bl	8003e88 <RCCEx_PLLSAI1_Config>
 8002e36:	4603      	mov	r3, r0
 8002e38:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002e3a:	e00c      	b.n	8002e56 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	3320      	adds	r3, #32
 8002e40:	2100      	movs	r1, #0
 8002e42:	4618      	mov	r0, r3
 8002e44:	f001 f914 	bl	8004070 <RCCEx_PLLSAI2_Config>
 8002e48:	4603      	mov	r3, r0
 8002e4a:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002e4c:	e003      	b.n	8002e56 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002e4e:	2301      	movs	r3, #1
 8002e50:	74fb      	strb	r3, [r7, #19]
      break;
 8002e52:	e000      	b.n	8002e56 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8002e54:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002e56:	7cfb      	ldrb	r3, [r7, #19]
 8002e58:	2b00      	cmp	r3, #0
 8002e5a:	d10b      	bne.n	8002e74 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002e5c:	4b76      	ldr	r3, [pc, #472]	@ (8003038 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002e5e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002e62:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002e6a:	4973      	ldr	r1, [pc, #460]	@ (8003038 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002e6c:	4313      	orrs	r3, r2
 8002e6e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8002e72:	e001      	b.n	8002e78 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002e74:	7cfb      	ldrb	r3, [r7, #19]
 8002e76:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002e80:	2b00      	cmp	r3, #0
 8002e82:	d041      	beq.n	8002f08 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002e88:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8002e8c:	d02a      	beq.n	8002ee4 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8002e8e:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8002e92:	d824      	bhi.n	8002ede <HAL_RCCEx_PeriphCLKConfig+0x106>
 8002e94:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8002e98:	d008      	beq.n	8002eac <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8002e9a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8002e9e:	d81e      	bhi.n	8002ede <HAL_RCCEx_PeriphCLKConfig+0x106>
 8002ea0:	2b00      	cmp	r3, #0
 8002ea2:	d00a      	beq.n	8002eba <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8002ea4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002ea8:	d010      	beq.n	8002ecc <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8002eaa:	e018      	b.n	8002ede <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002eac:	4b62      	ldr	r3, [pc, #392]	@ (8003038 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002eae:	68db      	ldr	r3, [r3, #12]
 8002eb0:	4a61      	ldr	r2, [pc, #388]	@ (8003038 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002eb2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002eb6:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002eb8:	e015      	b.n	8002ee6 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	3304      	adds	r3, #4
 8002ebe:	2100      	movs	r1, #0
 8002ec0:	4618      	mov	r0, r3
 8002ec2:	f000 ffe1 	bl	8003e88 <RCCEx_PLLSAI1_Config>
 8002ec6:	4603      	mov	r3, r0
 8002ec8:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002eca:	e00c      	b.n	8002ee6 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	3320      	adds	r3, #32
 8002ed0:	2100      	movs	r1, #0
 8002ed2:	4618      	mov	r0, r3
 8002ed4:	f001 f8cc 	bl	8004070 <RCCEx_PLLSAI2_Config>
 8002ed8:	4603      	mov	r3, r0
 8002eda:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002edc:	e003      	b.n	8002ee6 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002ede:	2301      	movs	r3, #1
 8002ee0:	74fb      	strb	r3, [r7, #19]
      break;
 8002ee2:	e000      	b.n	8002ee6 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8002ee4:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002ee6:	7cfb      	ldrb	r3, [r7, #19]
 8002ee8:	2b00      	cmp	r3, #0
 8002eea:	d10b      	bne.n	8002f04 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8002eec:	4b52      	ldr	r3, [pc, #328]	@ (8003038 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002eee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002ef2:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002efa:	494f      	ldr	r1, [pc, #316]	@ (8003038 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002efc:	4313      	orrs	r3, r2
 8002efe:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8002f02:	e001      	b.n	8002f08 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002f04:	7cfb      	ldrb	r3, [r7, #19]
 8002f06:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002f10:	2b00      	cmp	r3, #0
 8002f12:	f000 80a0 	beq.w	8003056 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002f16:	2300      	movs	r3, #0
 8002f18:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002f1a:	4b47      	ldr	r3, [pc, #284]	@ (8003038 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002f1c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f1e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002f22:	2b00      	cmp	r3, #0
 8002f24:	d101      	bne.n	8002f2a <HAL_RCCEx_PeriphCLKConfig+0x152>
 8002f26:	2301      	movs	r3, #1
 8002f28:	e000      	b.n	8002f2c <HAL_RCCEx_PeriphCLKConfig+0x154>
 8002f2a:	2300      	movs	r3, #0
 8002f2c:	2b00      	cmp	r3, #0
 8002f2e:	d00d      	beq.n	8002f4c <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002f30:	4b41      	ldr	r3, [pc, #260]	@ (8003038 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002f32:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f34:	4a40      	ldr	r2, [pc, #256]	@ (8003038 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002f36:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002f3a:	6593      	str	r3, [r2, #88]	@ 0x58
 8002f3c:	4b3e      	ldr	r3, [pc, #248]	@ (8003038 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002f3e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f40:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002f44:	60bb      	str	r3, [r7, #8]
 8002f46:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002f48:	2301      	movs	r3, #1
 8002f4a:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002f4c:	4b3b      	ldr	r3, [pc, #236]	@ (800303c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	4a3a      	ldr	r2, [pc, #232]	@ (800303c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002f52:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002f56:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002f58:	f7fe fb44 	bl	80015e4 <HAL_GetTick>
 8002f5c:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002f5e:	e009      	b.n	8002f74 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002f60:	f7fe fb40 	bl	80015e4 <HAL_GetTick>
 8002f64:	4602      	mov	r2, r0
 8002f66:	68fb      	ldr	r3, [r7, #12]
 8002f68:	1ad3      	subs	r3, r2, r3
 8002f6a:	2b02      	cmp	r3, #2
 8002f6c:	d902      	bls.n	8002f74 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8002f6e:	2303      	movs	r3, #3
 8002f70:	74fb      	strb	r3, [r7, #19]
        break;
 8002f72:	e005      	b.n	8002f80 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002f74:	4b31      	ldr	r3, [pc, #196]	@ (800303c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002f7c:	2b00      	cmp	r3, #0
 8002f7e:	d0ef      	beq.n	8002f60 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8002f80:	7cfb      	ldrb	r3, [r7, #19]
 8002f82:	2b00      	cmp	r3, #0
 8002f84:	d15c      	bne.n	8003040 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002f86:	4b2c      	ldr	r3, [pc, #176]	@ (8003038 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002f88:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002f8c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002f90:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002f92:	697b      	ldr	r3, [r7, #20]
 8002f94:	2b00      	cmp	r3, #0
 8002f96:	d01f      	beq.n	8002fd8 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002f9e:	697a      	ldr	r2, [r7, #20]
 8002fa0:	429a      	cmp	r2, r3
 8002fa2:	d019      	beq.n	8002fd8 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002fa4:	4b24      	ldr	r3, [pc, #144]	@ (8003038 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002fa6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002faa:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002fae:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002fb0:	4b21      	ldr	r3, [pc, #132]	@ (8003038 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002fb2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002fb6:	4a20      	ldr	r2, [pc, #128]	@ (8003038 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002fb8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002fbc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002fc0:	4b1d      	ldr	r3, [pc, #116]	@ (8003038 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002fc2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002fc6:	4a1c      	ldr	r2, [pc, #112]	@ (8003038 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002fc8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002fcc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8002fd0:	4a19      	ldr	r2, [pc, #100]	@ (8003038 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002fd2:	697b      	ldr	r3, [r7, #20]
 8002fd4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002fd8:	697b      	ldr	r3, [r7, #20]
 8002fda:	f003 0301 	and.w	r3, r3, #1
 8002fde:	2b00      	cmp	r3, #0
 8002fe0:	d016      	beq.n	8003010 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002fe2:	f7fe faff 	bl	80015e4 <HAL_GetTick>
 8002fe6:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002fe8:	e00b      	b.n	8003002 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002fea:	f7fe fafb 	bl	80015e4 <HAL_GetTick>
 8002fee:	4602      	mov	r2, r0
 8002ff0:	68fb      	ldr	r3, [r7, #12]
 8002ff2:	1ad3      	subs	r3, r2, r3
 8002ff4:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002ff8:	4293      	cmp	r3, r2
 8002ffa:	d902      	bls.n	8003002 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8002ffc:	2303      	movs	r3, #3
 8002ffe:	74fb      	strb	r3, [r7, #19]
            break;
 8003000:	e006      	b.n	8003010 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003002:	4b0d      	ldr	r3, [pc, #52]	@ (8003038 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003004:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003008:	f003 0302 	and.w	r3, r3, #2
 800300c:	2b00      	cmp	r3, #0
 800300e:	d0ec      	beq.n	8002fea <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8003010:	7cfb      	ldrb	r3, [r7, #19]
 8003012:	2b00      	cmp	r3, #0
 8003014:	d10c      	bne.n	8003030 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003016:	4b08      	ldr	r3, [pc, #32]	@ (8003038 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003018:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800301c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003026:	4904      	ldr	r1, [pc, #16]	@ (8003038 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003028:	4313      	orrs	r3, r2
 800302a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800302e:	e009      	b.n	8003044 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003030:	7cfb      	ldrb	r3, [r7, #19]
 8003032:	74bb      	strb	r3, [r7, #18]
 8003034:	e006      	b.n	8003044 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8003036:	bf00      	nop
 8003038:	40021000 	.word	0x40021000
 800303c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003040:	7cfb      	ldrb	r3, [r7, #19]
 8003042:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003044:	7c7b      	ldrb	r3, [r7, #17]
 8003046:	2b01      	cmp	r3, #1
 8003048:	d105      	bne.n	8003056 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800304a:	4b9e      	ldr	r3, [pc, #632]	@ (80032c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800304c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800304e:	4a9d      	ldr	r2, [pc, #628]	@ (80032c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003050:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003054:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	f003 0301 	and.w	r3, r3, #1
 800305e:	2b00      	cmp	r3, #0
 8003060:	d00a      	beq.n	8003078 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003062:	4b98      	ldr	r3, [pc, #608]	@ (80032c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003064:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003068:	f023 0203 	bic.w	r2, r3, #3
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003070:	4994      	ldr	r1, [pc, #592]	@ (80032c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003072:	4313      	orrs	r3, r2
 8003074:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	f003 0302 	and.w	r3, r3, #2
 8003080:	2b00      	cmp	r3, #0
 8003082:	d00a      	beq.n	800309a <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003084:	4b8f      	ldr	r3, [pc, #572]	@ (80032c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003086:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800308a:	f023 020c 	bic.w	r2, r3, #12
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003092:	498c      	ldr	r1, [pc, #560]	@ (80032c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003094:	4313      	orrs	r3, r2
 8003096:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	f003 0304 	and.w	r3, r3, #4
 80030a2:	2b00      	cmp	r3, #0
 80030a4:	d00a      	beq.n	80030bc <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80030a6:	4b87      	ldr	r3, [pc, #540]	@ (80032c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80030a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80030ac:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030b4:	4983      	ldr	r1, [pc, #524]	@ (80032c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80030b6:	4313      	orrs	r3, r2
 80030b8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	f003 0308 	and.w	r3, r3, #8
 80030c4:	2b00      	cmp	r3, #0
 80030c6:	d00a      	beq.n	80030de <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80030c8:	4b7e      	ldr	r3, [pc, #504]	@ (80032c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80030ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80030ce:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80030d6:	497b      	ldr	r1, [pc, #492]	@ (80032c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80030d8:	4313      	orrs	r3, r2
 80030da:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	f003 0310 	and.w	r3, r3, #16
 80030e6:	2b00      	cmp	r3, #0
 80030e8:	d00a      	beq.n	8003100 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80030ea:	4b76      	ldr	r3, [pc, #472]	@ (80032c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80030ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80030f0:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80030f8:	4972      	ldr	r1, [pc, #456]	@ (80032c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80030fa:	4313      	orrs	r3, r2
 80030fc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	f003 0320 	and.w	r3, r3, #32
 8003108:	2b00      	cmp	r3, #0
 800310a:	d00a      	beq.n	8003122 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800310c:	4b6d      	ldr	r3, [pc, #436]	@ (80032c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800310e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003112:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800311a:	496a      	ldr	r1, [pc, #424]	@ (80032c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800311c:	4313      	orrs	r3, r2
 800311e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800312a:	2b00      	cmp	r3, #0
 800312c:	d00a      	beq.n	8003144 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800312e:	4b65      	ldr	r3, [pc, #404]	@ (80032c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003130:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003134:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800313c:	4961      	ldr	r1, [pc, #388]	@ (80032c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800313e:	4313      	orrs	r3, r2
 8003140:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800314c:	2b00      	cmp	r3, #0
 800314e:	d00a      	beq.n	8003166 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003150:	4b5c      	ldr	r3, [pc, #368]	@ (80032c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003152:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003156:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800315e:	4959      	ldr	r1, [pc, #356]	@ (80032c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003160:	4313      	orrs	r3, r2
 8003162:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800316e:	2b00      	cmp	r3, #0
 8003170:	d00a      	beq.n	8003188 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003172:	4b54      	ldr	r3, [pc, #336]	@ (80032c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003174:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003178:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003180:	4950      	ldr	r1, [pc, #320]	@ (80032c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003182:	4313      	orrs	r3, r2
 8003184:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003190:	2b00      	cmp	r3, #0
 8003192:	d00a      	beq.n	80031aa <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003194:	4b4b      	ldr	r3, [pc, #300]	@ (80032c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003196:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800319a:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80031a2:	4948      	ldr	r1, [pc, #288]	@ (80032c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80031a4:	4313      	orrs	r3, r2
 80031a6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80031b2:	2b00      	cmp	r3, #0
 80031b4:	d00a      	beq.n	80031cc <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80031b6:	4b43      	ldr	r3, [pc, #268]	@ (80032c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80031b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80031bc:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80031c4:	493f      	ldr	r1, [pc, #252]	@ (80032c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80031c6:	4313      	orrs	r3, r2
 80031c8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80031d4:	2b00      	cmp	r3, #0
 80031d6:	d028      	beq.n	800322a <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80031d8:	4b3a      	ldr	r3, [pc, #232]	@ (80032c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80031da:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80031de:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80031e6:	4937      	ldr	r1, [pc, #220]	@ (80032c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80031e8:	4313      	orrs	r3, r2
 80031ea:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80031f2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80031f6:	d106      	bne.n	8003206 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80031f8:	4b32      	ldr	r3, [pc, #200]	@ (80032c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80031fa:	68db      	ldr	r3, [r3, #12]
 80031fc:	4a31      	ldr	r2, [pc, #196]	@ (80032c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80031fe:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003202:	60d3      	str	r3, [r2, #12]
 8003204:	e011      	b.n	800322a <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800320a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800320e:	d10c      	bne.n	800322a <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	3304      	adds	r3, #4
 8003214:	2101      	movs	r1, #1
 8003216:	4618      	mov	r0, r3
 8003218:	f000 fe36 	bl	8003e88 <RCCEx_PLLSAI1_Config>
 800321c:	4603      	mov	r3, r0
 800321e:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8003220:	7cfb      	ldrb	r3, [r7, #19]
 8003222:	2b00      	cmp	r3, #0
 8003224:	d001      	beq.n	800322a <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8003226:	7cfb      	ldrb	r3, [r7, #19]
 8003228:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003232:	2b00      	cmp	r3, #0
 8003234:	d028      	beq.n	8003288 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8003236:	4b23      	ldr	r3, [pc, #140]	@ (80032c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003238:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800323c:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003244:	491f      	ldr	r1, [pc, #124]	@ (80032c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003246:	4313      	orrs	r3, r2
 8003248:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003250:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003254:	d106      	bne.n	8003264 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003256:	4b1b      	ldr	r3, [pc, #108]	@ (80032c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003258:	68db      	ldr	r3, [r3, #12]
 800325a:	4a1a      	ldr	r2, [pc, #104]	@ (80032c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800325c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003260:	60d3      	str	r3, [r2, #12]
 8003262:	e011      	b.n	8003288 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003268:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800326c:	d10c      	bne.n	8003288 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	3304      	adds	r3, #4
 8003272:	2101      	movs	r1, #1
 8003274:	4618      	mov	r0, r3
 8003276:	f000 fe07 	bl	8003e88 <RCCEx_PLLSAI1_Config>
 800327a:	4603      	mov	r3, r0
 800327c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800327e:	7cfb      	ldrb	r3, [r7, #19]
 8003280:	2b00      	cmp	r3, #0
 8003282:	d001      	beq.n	8003288 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8003284:	7cfb      	ldrb	r3, [r7, #19]
 8003286:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003290:	2b00      	cmp	r3, #0
 8003292:	d02b      	beq.n	80032ec <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003294:	4b0b      	ldr	r3, [pc, #44]	@ (80032c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003296:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800329a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80032a2:	4908      	ldr	r1, [pc, #32]	@ (80032c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80032a4:	4313      	orrs	r3, r2
 80032a6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80032ae:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80032b2:	d109      	bne.n	80032c8 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80032b4:	4b03      	ldr	r3, [pc, #12]	@ (80032c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80032b6:	68db      	ldr	r3, [r3, #12]
 80032b8:	4a02      	ldr	r2, [pc, #8]	@ (80032c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80032ba:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80032be:	60d3      	str	r3, [r2, #12]
 80032c0:	e014      	b.n	80032ec <HAL_RCCEx_PeriphCLKConfig+0x514>
 80032c2:	bf00      	nop
 80032c4:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80032cc:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80032d0:	d10c      	bne.n	80032ec <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	3304      	adds	r3, #4
 80032d6:	2101      	movs	r1, #1
 80032d8:	4618      	mov	r0, r3
 80032da:	f000 fdd5 	bl	8003e88 <RCCEx_PLLSAI1_Config>
 80032de:	4603      	mov	r3, r0
 80032e0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80032e2:	7cfb      	ldrb	r3, [r7, #19]
 80032e4:	2b00      	cmp	r3, #0
 80032e6:	d001      	beq.n	80032ec <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 80032e8:	7cfb      	ldrb	r3, [r7, #19]
 80032ea:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80032f4:	2b00      	cmp	r3, #0
 80032f6:	d02f      	beq.n	8003358 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80032f8:	4b2b      	ldr	r3, [pc, #172]	@ (80033a8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80032fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80032fe:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003306:	4928      	ldr	r1, [pc, #160]	@ (80033a8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003308:	4313      	orrs	r3, r2
 800330a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003312:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003316:	d10d      	bne.n	8003334 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	3304      	adds	r3, #4
 800331c:	2102      	movs	r1, #2
 800331e:	4618      	mov	r0, r3
 8003320:	f000 fdb2 	bl	8003e88 <RCCEx_PLLSAI1_Config>
 8003324:	4603      	mov	r3, r0
 8003326:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003328:	7cfb      	ldrb	r3, [r7, #19]
 800332a:	2b00      	cmp	r3, #0
 800332c:	d014      	beq.n	8003358 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 800332e:	7cfb      	ldrb	r3, [r7, #19]
 8003330:	74bb      	strb	r3, [r7, #18]
 8003332:	e011      	b.n	8003358 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003338:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800333c:	d10c      	bne.n	8003358 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	3320      	adds	r3, #32
 8003342:	2102      	movs	r1, #2
 8003344:	4618      	mov	r0, r3
 8003346:	f000 fe93 	bl	8004070 <RCCEx_PLLSAI2_Config>
 800334a:	4603      	mov	r3, r0
 800334c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800334e:	7cfb      	ldrb	r3, [r7, #19]
 8003350:	2b00      	cmp	r3, #0
 8003352:	d001      	beq.n	8003358 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8003354:	7cfb      	ldrb	r3, [r7, #19]
 8003356:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003360:	2b00      	cmp	r3, #0
 8003362:	d00a      	beq.n	800337a <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8003364:	4b10      	ldr	r3, [pc, #64]	@ (80033a8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003366:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800336a:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003372:	490d      	ldr	r1, [pc, #52]	@ (80033a8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003374:	4313      	orrs	r3, r2
 8003376:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003382:	2b00      	cmp	r3, #0
 8003384:	d00b      	beq.n	800339e <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8003386:	4b08      	ldr	r3, [pc, #32]	@ (80033a8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003388:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800338c:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003396:	4904      	ldr	r1, [pc, #16]	@ (80033a8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003398:	4313      	orrs	r3, r2
 800339a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 800339e:	7cbb      	ldrb	r3, [r7, #18]
}
 80033a0:	4618      	mov	r0, r3
 80033a2:	3718      	adds	r7, #24
 80033a4:	46bd      	mov	sp, r7
 80033a6:	bd80      	pop	{r7, pc}
 80033a8:	40021000 	.word	0x40021000

080033ac <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_OSPI  OctoSPI peripheral clock (only for devices with OctoSPI)
  @endif
  * @retval Frequency in Hz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 80033ac:	b580      	push	{r7, lr}
 80033ae:	b088      	sub	sp, #32
 80033b0:	af00      	add	r7, sp, #0
 80033b2:	6078      	str	r0, [r7, #4]
  uint32_t frequency = 0U;
 80033b4:	2300      	movs	r3, #0
 80033b6:	61fb      	str	r3, [r7, #28]
#endif

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if(PeriphClk == RCC_PERIPHCLK_RTC)
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80033be:	d13e      	bne.n	800343e <HAL_RCCEx_GetPeriphCLKFreq+0x92>
  {
    /* Get the current RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 80033c0:	4bb2      	ldr	r3, [pc, #712]	@ (800368c <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 80033c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80033c6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80033ca:	613b      	str	r3, [r7, #16]

    switch(srcclk)
 80033cc:	693b      	ldr	r3, [r7, #16]
 80033ce:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80033d2:	d028      	beq.n	8003426 <HAL_RCCEx_GetPeriphCLKFreq+0x7a>
 80033d4:	693b      	ldr	r3, [r7, #16]
 80033d6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80033da:	f200 8542 	bhi.w	8003e62 <HAL_RCCEx_GetPeriphCLKFreq+0xab6>
 80033de:	693b      	ldr	r3, [r7, #16]
 80033e0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80033e4:	d005      	beq.n	80033f2 <HAL_RCCEx_GetPeriphCLKFreq+0x46>
 80033e6:	693b      	ldr	r3, [r7, #16]
 80033e8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80033ec:	d00e      	beq.n	800340c <HAL_RCCEx_GetPeriphCLKFreq+0x60>
        frequency = HSE_VALUE / 32U;
      }
      break;
    default:
      /* No clock source, frequency default init at 0 */
      break;
 80033ee:	f000 bd38 	b.w	8003e62 <HAL_RCCEx_GetPeriphCLKFreq+0xab6>
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80033f2:	4ba6      	ldr	r3, [pc, #664]	@ (800368c <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 80033f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80033f8:	f003 0302 	and.w	r3, r3, #2
 80033fc:	2b02      	cmp	r3, #2
 80033fe:	f040 8532 	bne.w	8003e66 <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
        frequency = LSE_VALUE;
 8003402:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003406:	61fb      	str	r3, [r7, #28]
      break;
 8003408:	f000 bd2d 	b.w	8003e66 <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
      if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 800340c:	4b9f      	ldr	r3, [pc, #636]	@ (800368c <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 800340e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003412:	f003 0302 	and.w	r3, r3, #2
 8003416:	2b02      	cmp	r3, #2
 8003418:	f040 8527 	bne.w	8003e6a <HAL_RCCEx_GetPeriphCLKFreq+0xabe>
          frequency = LSI_VALUE;
 800341c:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8003420:	61fb      	str	r3, [r7, #28]
      break;
 8003422:	f000 bd22 	b.w	8003e6a <HAL_RCCEx_GetPeriphCLKFreq+0xabe>
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8003426:	4b99      	ldr	r3, [pc, #612]	@ (800368c <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800342e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003432:	f040 851c 	bne.w	8003e6e <HAL_RCCEx_GetPeriphCLKFreq+0xac2>
        frequency = HSE_VALUE / 32U;
 8003436:	4b96      	ldr	r3, [pc, #600]	@ (8003690 <HAL_RCCEx_GetPeriphCLKFreq+0x2e4>)
 8003438:	61fb      	str	r3, [r7, #28]
      break;
 800343a:	f000 bd18 	b.w	8003e6e <HAL_RCCEx_GetPeriphCLKFreq+0xac2>
    }
  }
  else
  {
    /* Other external peripheral clock source than RTC */
    pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800343e:	4b93      	ldr	r3, [pc, #588]	@ (800368c <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8003440:	68db      	ldr	r3, [r3, #12]
 8003442:	f003 0303 	and.w	r3, r3, #3
 8003446:	617b      	str	r3, [r7, #20]

    /* Compute PLL clock input */
    switch(pll_oscsource)
 8003448:	697b      	ldr	r3, [r7, #20]
 800344a:	2b03      	cmp	r3, #3
 800344c:	d036      	beq.n	80034bc <HAL_RCCEx_GetPeriphCLKFreq+0x110>
 800344e:	697b      	ldr	r3, [r7, #20]
 8003450:	2b03      	cmp	r3, #3
 8003452:	d840      	bhi.n	80034d6 <HAL_RCCEx_GetPeriphCLKFreq+0x12a>
 8003454:	697b      	ldr	r3, [r7, #20]
 8003456:	2b01      	cmp	r3, #1
 8003458:	d003      	beq.n	8003462 <HAL_RCCEx_GetPeriphCLKFreq+0xb6>
 800345a:	697b      	ldr	r3, [r7, #20]
 800345c:	2b02      	cmp	r3, #2
 800345e:	d020      	beq.n	80034a2 <HAL_RCCEx_GetPeriphCLKFreq+0xf6>
 8003460:	e039      	b.n	80034d6 <HAL_RCCEx_GetPeriphCLKFreq+0x12a>
    {
    case RCC_PLLSOURCE_MSI:   /* MSI ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 8003462:	4b8a      	ldr	r3, [pc, #552]	@ (800368c <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	f003 0302 	and.w	r3, r3, #2
 800346a:	2b02      	cmp	r3, #2
 800346c:	d116      	bne.n	800349c <HAL_RCCEx_GetPeriphCLKFreq+0xf0>
      {
        /*MSI frequency range in HZ*/
        pllvco = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 800346e:	4b87      	ldr	r3, [pc, #540]	@ (800368c <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	f003 0308 	and.w	r3, r3, #8
 8003476:	2b00      	cmp	r3, #0
 8003478:	d005      	beq.n	8003486 <HAL_RCCEx_GetPeriphCLKFreq+0xda>
 800347a:	4b84      	ldr	r3, [pc, #528]	@ (800368c <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	091b      	lsrs	r3, r3, #4
 8003480:	f003 030f 	and.w	r3, r3, #15
 8003484:	e005      	b.n	8003492 <HAL_RCCEx_GetPeriphCLKFreq+0xe6>
 8003486:	4b81      	ldr	r3, [pc, #516]	@ (800368c <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8003488:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800348c:	0a1b      	lsrs	r3, r3, #8
 800348e:	f003 030f 	and.w	r3, r3, #15
 8003492:	4a80      	ldr	r2, [pc, #512]	@ (8003694 <HAL_RCCEx_GetPeriphCLKFreq+0x2e8>)
 8003494:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003498:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 800349a:	e01f      	b.n	80034dc <HAL_RCCEx_GetPeriphCLKFreq+0x130>
        pllvco = 0U;
 800349c:	2300      	movs	r3, #0
 800349e:	61bb      	str	r3, [r7, #24]
      break;
 80034a0:	e01c      	b.n	80034dc <HAL_RCCEx_GetPeriphCLKFreq+0x130>
    case RCC_PLLSOURCE_HSI:   /* HSI ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80034a2:	4b7a      	ldr	r3, [pc, #488]	@ (800368c <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80034aa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80034ae:	d102      	bne.n	80034b6 <HAL_RCCEx_GetPeriphCLKFreq+0x10a>
      {
        pllvco = HSI_VALUE;
 80034b0:	4b79      	ldr	r3, [pc, #484]	@ (8003698 <HAL_RCCEx_GetPeriphCLKFreq+0x2ec>)
 80034b2:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 80034b4:	e012      	b.n	80034dc <HAL_RCCEx_GetPeriphCLKFreq+0x130>
        pllvco = 0U;
 80034b6:	2300      	movs	r3, #0
 80034b8:	61bb      	str	r3, [r7, #24]
      break;
 80034ba:	e00f      	b.n	80034dc <HAL_RCCEx_GetPeriphCLKFreq+0x130>
    case RCC_PLLSOURCE_HSE:   /* HSE ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 80034bc:	4b73      	ldr	r3, [pc, #460]	@ (800368c <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80034c4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80034c8:	d102      	bne.n	80034d0 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
      {
        pllvco = HSE_VALUE;
 80034ca:	4b74      	ldr	r3, [pc, #464]	@ (800369c <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 80034cc:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 80034ce:	e005      	b.n	80034dc <HAL_RCCEx_GetPeriphCLKFreq+0x130>
        pllvco = 0U;
 80034d0:	2300      	movs	r3, #0
 80034d2:	61bb      	str	r3, [r7, #24]
      break;
 80034d4:	e002      	b.n	80034dc <HAL_RCCEx_GetPeriphCLKFreq+0x130>
    default:
      /* No source */
      pllvco = 0U;
 80034d6:	2300      	movs	r3, #0
 80034d8:	61bb      	str	r3, [r7, #24]
      break;
 80034da:	bf00      	nop
    }

    switch(PeriphClk)
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80034e2:	f000 80dd 	beq.w	80036a0 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80034ec:	f200 84c1 	bhi.w	8003e72 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80034f6:	f000 80d3 	beq.w	80036a0 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003500:	f200 84b7 	bhi.w	8003e72 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800350a:	f000 835f 	beq.w	8003bcc <HAL_RCCEx_GetPeriphCLKFreq+0x820>
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003514:	f200 84ad 	bhi.w	8003e72 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800351e:	f000 847e 	beq.w	8003e1e <HAL_RCCEx_GetPeriphCLKFreq+0xa72>
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003528:	f200 84a3 	bhi.w	8003e72 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003532:	f000 82cd 	beq.w	8003ad0 <HAL_RCCEx_GetPeriphCLKFreq+0x724>
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800353c:	f200 8499 	bhi.w	8003e72 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003546:	f000 80ab 	beq.w	80036a0 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003550:	f200 848f 	bhi.w	8003e72 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800355a:	f000 8090 	beq.w	800367e <HAL_RCCEx_GetPeriphCLKFreq+0x2d2>
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003564:	f200 8485 	bhi.w	8003e72 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800356e:	d07f      	beq.n	8003670 <HAL_RCCEx_GetPeriphCLKFreq+0x2c4>
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003576:	f200 847c 	bhi.w	8003e72 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003580:	f000 8403 	beq.w	8003d8a <HAL_RCCEx_GetPeriphCLKFreq+0x9de>
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800358a:	f200 8472 	bhi.w	8003e72 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003594:	f000 83af 	beq.w	8003cf6 <HAL_RCCEx_GetPeriphCLKFreq+0x94a>
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800359e:	f200 8468 	bhi.w	8003e72 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80035a8:	f000 8379 	beq.w	8003c9e <HAL_RCCEx_GetPeriphCLKFreq+0x8f2>
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80035b2:	f200 845e 	bhi.w	8003e72 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	2b80      	cmp	r3, #128	@ 0x80
 80035ba:	f000 8344 	beq.w	8003c46 <HAL_RCCEx_GetPeriphCLKFreq+0x89a>
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	2b80      	cmp	r3, #128	@ 0x80
 80035c2:	f200 8456 	bhi.w	8003e72 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	2b20      	cmp	r3, #32
 80035ca:	d84b      	bhi.n	8003664 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	2b00      	cmp	r3, #0
 80035d0:	f000 844f 	beq.w	8003e72 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	3b01      	subs	r3, #1
 80035d8:	2b1f      	cmp	r3, #31
 80035da:	f200 844a 	bhi.w	8003e72 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 80035de:	a201      	add	r2, pc, #4	@ (adr r2, 80035e4 <HAL_RCCEx_GetPeriphCLKFreq+0x238>)
 80035e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80035e4:	080037cd 	.word	0x080037cd
 80035e8:	0800383b 	.word	0x0800383b
 80035ec:	08003e73 	.word	0x08003e73
 80035f0:	080038cf 	.word	0x080038cf
 80035f4:	08003e73 	.word	0x08003e73
 80035f8:	08003e73 	.word	0x08003e73
 80035fc:	08003e73 	.word	0x08003e73
 8003600:	08003955 	.word	0x08003955
 8003604:	08003e73 	.word	0x08003e73
 8003608:	08003e73 	.word	0x08003e73
 800360c:	08003e73 	.word	0x08003e73
 8003610:	08003e73 	.word	0x08003e73
 8003614:	08003e73 	.word	0x08003e73
 8003618:	08003e73 	.word	0x08003e73
 800361c:	08003e73 	.word	0x08003e73
 8003620:	080039cd 	.word	0x080039cd
 8003624:	08003e73 	.word	0x08003e73
 8003628:	08003e73 	.word	0x08003e73
 800362c:	08003e73 	.word	0x08003e73
 8003630:	08003e73 	.word	0x08003e73
 8003634:	08003e73 	.word	0x08003e73
 8003638:	08003e73 	.word	0x08003e73
 800363c:	08003e73 	.word	0x08003e73
 8003640:	08003e73 	.word	0x08003e73
 8003644:	08003e73 	.word	0x08003e73
 8003648:	08003e73 	.word	0x08003e73
 800364c:	08003e73 	.word	0x08003e73
 8003650:	08003e73 	.word	0x08003e73
 8003654:	08003e73 	.word	0x08003e73
 8003658:	08003e73 	.word	0x08003e73
 800365c:	08003e73 	.word	0x08003e73
 8003660:	08003a4f 	.word	0x08003a4f
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	2b40      	cmp	r3, #64	@ 0x40
 8003668:	f000 82c1 	beq.w	8003bee <HAL_RCCEx_GetPeriphCLKFreq+0x842>
      }

#endif /* OCTOSPI1 || OCTOSPI2 */

    default:
      break;
 800366c:	f000 bc01 	b.w	8003e72 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
      frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI1, pllvco);
 8003670:	69b9      	ldr	r1, [r7, #24]
 8003672:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 8003676:	f000 fdd9 	bl	800422c <RCCEx_GetSAIxPeriphCLKFreq>
 800367a:	61f8      	str	r0, [r7, #28]
      break;
 800367c:	e3fa      	b.n	8003e74 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
      frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI2, pllvco);
 800367e:	69b9      	ldr	r1, [r7, #24]
 8003680:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 8003684:	f000 fdd2 	bl	800422c <RCCEx_GetSAIxPeriphCLKFreq>
 8003688:	61f8      	str	r0, [r7, #28]
      break;
 800368a:	e3f3      	b.n	8003e74 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
 800368c:	40021000 	.word	0x40021000
 8003690:	0003d090 	.word	0x0003d090
 8003694:	08009ba4 	.word	0x08009ba4
 8003698:	00f42400 	.word	0x00f42400
 800369c:	007a1200 	.word	0x007a1200
        srcclk = READ_BIT(RCC->CCIPR, RCC_CCIPR_CLK48SEL);
 80036a0:	4ba9      	ldr	r3, [pc, #676]	@ (8003948 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80036a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80036a6:	f003 6340 	and.w	r3, r3, #201326592	@ 0xc000000
 80036aa:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 80036ac:	693b      	ldr	r3, [r7, #16]
 80036ae:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 80036b2:	d00c      	beq.n	80036ce <HAL_RCCEx_GetPeriphCLKFreq+0x322>
 80036b4:	693b      	ldr	r3, [r7, #16]
 80036b6:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 80036ba:	d87f      	bhi.n	80037bc <HAL_RCCEx_GetPeriphCLKFreq+0x410>
 80036bc:	693b      	ldr	r3, [r7, #16]
 80036be:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80036c2:	d04e      	beq.n	8003762 <HAL_RCCEx_GetPeriphCLKFreq+0x3b6>
 80036c4:	693b      	ldr	r3, [r7, #16]
 80036c6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80036ca:	d01d      	beq.n	8003708 <HAL_RCCEx_GetPeriphCLKFreq+0x35c>
          break;
 80036cc:	e076      	b.n	80037bc <HAL_RCCEx_GetPeriphCLKFreq+0x410>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 80036ce:	4b9e      	ldr	r3, [pc, #632]	@ (8003948 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	f003 0302 	and.w	r3, r3, #2
 80036d6:	2b02      	cmp	r3, #2
 80036d8:	d172      	bne.n	80037c0 <HAL_RCCEx_GetPeriphCLKFreq+0x414>
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 80036da:	4b9b      	ldr	r3, [pc, #620]	@ (8003948 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	f003 0308 	and.w	r3, r3, #8
 80036e2:	2b00      	cmp	r3, #0
 80036e4:	d005      	beq.n	80036f2 <HAL_RCCEx_GetPeriphCLKFreq+0x346>
 80036e6:	4b98      	ldr	r3, [pc, #608]	@ (8003948 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	091b      	lsrs	r3, r3, #4
 80036ec:	f003 030f 	and.w	r3, r3, #15
 80036f0:	e005      	b.n	80036fe <HAL_RCCEx_GetPeriphCLKFreq+0x352>
 80036f2:	4b95      	ldr	r3, [pc, #596]	@ (8003948 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80036f4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80036f8:	0a1b      	lsrs	r3, r3, #8
 80036fa:	f003 030f 	and.w	r3, r3, #15
 80036fe:	4a93      	ldr	r2, [pc, #588]	@ (800394c <HAL_RCCEx_GetPeriphCLKFreq+0x5a0>)
 8003700:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003704:	61fb      	str	r3, [r7, #28]
          break;
 8003706:	e05b      	b.n	80037c0 <HAL_RCCEx_GetPeriphCLKFreq+0x414>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
 8003708:	4b8f      	ldr	r3, [pc, #572]	@ (8003948 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003710:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003714:	d156      	bne.n	80037c4 <HAL_RCCEx_GetPeriphCLKFreq+0x418>
            if(HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN))
 8003716:	4b8c      	ldr	r3, [pc, #560]	@ (8003948 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8003718:	68db      	ldr	r3, [r3, #12]
 800371a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800371e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003722:	d14f      	bne.n	80037c4 <HAL_RCCEx_GetPeriphCLKFreq+0x418>
              plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 8003724:	4b88      	ldr	r3, [pc, #544]	@ (8003948 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8003726:	68db      	ldr	r3, [r3, #12]
 8003728:	0a1b      	lsrs	r3, r3, #8
 800372a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800372e:	60fb      	str	r3, [r7, #12]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8003730:	69bb      	ldr	r3, [r7, #24]
 8003732:	68fa      	ldr	r2, [r7, #12]
 8003734:	fb03 f202 	mul.w	r2, r3, r2
 8003738:	4b83      	ldr	r3, [pc, #524]	@ (8003948 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 800373a:	68db      	ldr	r3, [r3, #12]
 800373c:	091b      	lsrs	r3, r3, #4
 800373e:	f003 0307 	and.w	r3, r3, #7
 8003742:	3301      	adds	r3, #1
 8003744:	fbb2 f3f3 	udiv	r3, r2, r3
 8003748:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U));
 800374a:	4b7f      	ldr	r3, [pc, #508]	@ (8003948 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 800374c:	68db      	ldr	r3, [r3, #12]
 800374e:	0d5b      	lsrs	r3, r3, #21
 8003750:	f003 0303 	and.w	r3, r3, #3
 8003754:	3301      	adds	r3, #1
 8003756:	005b      	lsls	r3, r3, #1
 8003758:	69ba      	ldr	r2, [r7, #24]
 800375a:	fbb2 f3f3 	udiv	r3, r2, r3
 800375e:	61fb      	str	r3, [r7, #28]
          break;
 8003760:	e030      	b.n	80037c4 <HAL_RCCEx_GetPeriphCLKFreq+0x418>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY))
 8003762:	4b79      	ldr	r3, [pc, #484]	@ (8003948 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800376a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800376e:	d12b      	bne.n	80037c8 <HAL_RCCEx_GetPeriphCLKFreq+0x41c>
            if(HAL_IS_BIT_SET(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1QEN))
 8003770:	4b75      	ldr	r3, [pc, #468]	@ (8003948 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8003772:	691b      	ldr	r3, [r3, #16]
 8003774:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003778:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800377c:	d124      	bne.n	80037c8 <HAL_RCCEx_GetPeriphCLKFreq+0x41c>
              plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 800377e:	4b72      	ldr	r3, [pc, #456]	@ (8003948 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8003780:	691b      	ldr	r3, [r3, #16]
 8003782:	0a1b      	lsrs	r3, r3, #8
 8003784:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003788:	60fb      	str	r3, [r7, #12]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 800378a:	69bb      	ldr	r3, [r7, #24]
 800378c:	68fa      	ldr	r2, [r7, #12]
 800378e:	fb03 f202 	mul.w	r2, r3, r2
 8003792:	4b6d      	ldr	r3, [pc, #436]	@ (8003948 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8003794:	68db      	ldr	r3, [r3, #12]
 8003796:	091b      	lsrs	r3, r3, #4
 8003798:	f003 0307 	and.w	r3, r3, #7
 800379c:	3301      	adds	r3, #1
 800379e:	fbb2 f3f3 	udiv	r3, r2, r3
 80037a2:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1Q) >> RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) + 1U) << 1U));
 80037a4:	4b68      	ldr	r3, [pc, #416]	@ (8003948 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80037a6:	691b      	ldr	r3, [r3, #16]
 80037a8:	0d5b      	lsrs	r3, r3, #21
 80037aa:	f003 0303 	and.w	r3, r3, #3
 80037ae:	3301      	adds	r3, #1
 80037b0:	005b      	lsls	r3, r3, #1
 80037b2:	69ba      	ldr	r2, [r7, #24]
 80037b4:	fbb2 f3f3 	udiv	r3, r2, r3
 80037b8:	61fb      	str	r3, [r7, #28]
          break;
 80037ba:	e005      	b.n	80037c8 <HAL_RCCEx_GetPeriphCLKFreq+0x41c>
          break;
 80037bc:	bf00      	nop
 80037be:	e359      	b.n	8003e74 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80037c0:	bf00      	nop
 80037c2:	e357      	b.n	8003e74 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80037c4:	bf00      	nop
 80037c6:	e355      	b.n	8003e74 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80037c8:	bf00      	nop
        break;
 80037ca:	e353      	b.n	8003e74 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_USART1_SOURCE();
 80037cc:	4b5e      	ldr	r3, [pc, #376]	@ (8003948 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80037ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80037d2:	f003 0303 	and.w	r3, r3, #3
 80037d6:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 80037d8:	693b      	ldr	r3, [r7, #16]
 80037da:	2b03      	cmp	r3, #3
 80037dc:	d827      	bhi.n	800382e <HAL_RCCEx_GetPeriphCLKFreq+0x482>
 80037de:	a201      	add	r2, pc, #4	@ (adr r2, 80037e4 <HAL_RCCEx_GetPeriphCLKFreq+0x438>)
 80037e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80037e4:	080037f5 	.word	0x080037f5
 80037e8:	080037fd 	.word	0x080037fd
 80037ec:	08003805 	.word	0x08003805
 80037f0:	08003819 	.word	0x08003819
          frequency = HAL_RCC_GetPCLK2Freq();
 80037f4:	f7ff fa48 	bl	8002c88 <HAL_RCC_GetPCLK2Freq>
 80037f8:	61f8      	str	r0, [r7, #28]
          break;
 80037fa:	e01d      	b.n	8003838 <HAL_RCCEx_GetPeriphCLKFreq+0x48c>
          frequency = HAL_RCC_GetSysClockFreq();
 80037fc:	f7ff f996 	bl	8002b2c <HAL_RCC_GetSysClockFreq>
 8003800:	61f8      	str	r0, [r7, #28]
          break;
 8003802:	e019      	b.n	8003838 <HAL_RCCEx_GetPeriphCLKFreq+0x48c>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8003804:	4b50      	ldr	r3, [pc, #320]	@ (8003948 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800380c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003810:	d10f      	bne.n	8003832 <HAL_RCCEx_GetPeriphCLKFreq+0x486>
            frequency = HSI_VALUE;
 8003812:	4b4f      	ldr	r3, [pc, #316]	@ (8003950 <HAL_RCCEx_GetPeriphCLKFreq+0x5a4>)
 8003814:	61fb      	str	r3, [r7, #28]
          break;
 8003816:	e00c      	b.n	8003832 <HAL_RCCEx_GetPeriphCLKFreq+0x486>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8003818:	4b4b      	ldr	r3, [pc, #300]	@ (8003948 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 800381a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800381e:	f003 0302 	and.w	r3, r3, #2
 8003822:	2b02      	cmp	r3, #2
 8003824:	d107      	bne.n	8003836 <HAL_RCCEx_GetPeriphCLKFreq+0x48a>
            frequency = LSE_VALUE;
 8003826:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800382a:	61fb      	str	r3, [r7, #28]
          break;
 800382c:	e003      	b.n	8003836 <HAL_RCCEx_GetPeriphCLKFreq+0x48a>
          break;
 800382e:	bf00      	nop
 8003830:	e320      	b.n	8003e74 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8003832:	bf00      	nop
 8003834:	e31e      	b.n	8003e74 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8003836:	bf00      	nop
        break;
 8003838:	e31c      	b.n	8003e74 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_USART2_SOURCE();
 800383a:	4b43      	ldr	r3, [pc, #268]	@ (8003948 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 800383c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003840:	f003 030c 	and.w	r3, r3, #12
 8003844:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8003846:	693b      	ldr	r3, [r7, #16]
 8003848:	2b0c      	cmp	r3, #12
 800384a:	d83a      	bhi.n	80038c2 <HAL_RCCEx_GetPeriphCLKFreq+0x516>
 800384c:	a201      	add	r2, pc, #4	@ (adr r2, 8003854 <HAL_RCCEx_GetPeriphCLKFreq+0x4a8>)
 800384e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003852:	bf00      	nop
 8003854:	08003889 	.word	0x08003889
 8003858:	080038c3 	.word	0x080038c3
 800385c:	080038c3 	.word	0x080038c3
 8003860:	080038c3 	.word	0x080038c3
 8003864:	08003891 	.word	0x08003891
 8003868:	080038c3 	.word	0x080038c3
 800386c:	080038c3 	.word	0x080038c3
 8003870:	080038c3 	.word	0x080038c3
 8003874:	08003899 	.word	0x08003899
 8003878:	080038c3 	.word	0x080038c3
 800387c:	080038c3 	.word	0x080038c3
 8003880:	080038c3 	.word	0x080038c3
 8003884:	080038ad 	.word	0x080038ad
          frequency = HAL_RCC_GetPCLK1Freq();
 8003888:	f7ff f9e8 	bl	8002c5c <HAL_RCC_GetPCLK1Freq>
 800388c:	61f8      	str	r0, [r7, #28]
          break;
 800388e:	e01d      	b.n	80038cc <HAL_RCCEx_GetPeriphCLKFreq+0x520>
          frequency = HAL_RCC_GetSysClockFreq();
 8003890:	f7ff f94c 	bl	8002b2c <HAL_RCC_GetSysClockFreq>
 8003894:	61f8      	str	r0, [r7, #28]
          break;
 8003896:	e019      	b.n	80038cc <HAL_RCCEx_GetPeriphCLKFreq+0x520>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8003898:	4b2b      	ldr	r3, [pc, #172]	@ (8003948 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80038a0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80038a4:	d10f      	bne.n	80038c6 <HAL_RCCEx_GetPeriphCLKFreq+0x51a>
            frequency = HSI_VALUE;
 80038a6:	4b2a      	ldr	r3, [pc, #168]	@ (8003950 <HAL_RCCEx_GetPeriphCLKFreq+0x5a4>)
 80038a8:	61fb      	str	r3, [r7, #28]
          break;
 80038aa:	e00c      	b.n	80038c6 <HAL_RCCEx_GetPeriphCLKFreq+0x51a>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80038ac:	4b26      	ldr	r3, [pc, #152]	@ (8003948 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80038ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80038b2:	f003 0302 	and.w	r3, r3, #2
 80038b6:	2b02      	cmp	r3, #2
 80038b8:	d107      	bne.n	80038ca <HAL_RCCEx_GetPeriphCLKFreq+0x51e>
            frequency = LSE_VALUE;
 80038ba:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80038be:	61fb      	str	r3, [r7, #28]
          break;
 80038c0:	e003      	b.n	80038ca <HAL_RCCEx_GetPeriphCLKFreq+0x51e>
          break;
 80038c2:	bf00      	nop
 80038c4:	e2d6      	b.n	8003e74 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80038c6:	bf00      	nop
 80038c8:	e2d4      	b.n	8003e74 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80038ca:	bf00      	nop
        break;
 80038cc:	e2d2      	b.n	8003e74 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_USART3_SOURCE();
 80038ce:	4b1e      	ldr	r3, [pc, #120]	@ (8003948 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80038d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80038d4:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80038d8:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 80038da:	693b      	ldr	r3, [r7, #16]
 80038dc:	2b30      	cmp	r3, #48	@ 0x30
 80038de:	d021      	beq.n	8003924 <HAL_RCCEx_GetPeriphCLKFreq+0x578>
 80038e0:	693b      	ldr	r3, [r7, #16]
 80038e2:	2b30      	cmp	r3, #48	@ 0x30
 80038e4:	d829      	bhi.n	800393a <HAL_RCCEx_GetPeriphCLKFreq+0x58e>
 80038e6:	693b      	ldr	r3, [r7, #16]
 80038e8:	2b20      	cmp	r3, #32
 80038ea:	d011      	beq.n	8003910 <HAL_RCCEx_GetPeriphCLKFreq+0x564>
 80038ec:	693b      	ldr	r3, [r7, #16]
 80038ee:	2b20      	cmp	r3, #32
 80038f0:	d823      	bhi.n	800393a <HAL_RCCEx_GetPeriphCLKFreq+0x58e>
 80038f2:	693b      	ldr	r3, [r7, #16]
 80038f4:	2b00      	cmp	r3, #0
 80038f6:	d003      	beq.n	8003900 <HAL_RCCEx_GetPeriphCLKFreq+0x554>
 80038f8:	693b      	ldr	r3, [r7, #16]
 80038fa:	2b10      	cmp	r3, #16
 80038fc:	d004      	beq.n	8003908 <HAL_RCCEx_GetPeriphCLKFreq+0x55c>
          break;
 80038fe:	e01c      	b.n	800393a <HAL_RCCEx_GetPeriphCLKFreq+0x58e>
          frequency = HAL_RCC_GetPCLK1Freq();
 8003900:	f7ff f9ac 	bl	8002c5c <HAL_RCC_GetPCLK1Freq>
 8003904:	61f8      	str	r0, [r7, #28]
          break;
 8003906:	e01d      	b.n	8003944 <HAL_RCCEx_GetPeriphCLKFreq+0x598>
          frequency = HAL_RCC_GetSysClockFreq();
 8003908:	f7ff f910 	bl	8002b2c <HAL_RCC_GetSysClockFreq>
 800390c:	61f8      	str	r0, [r7, #28]
          break;
 800390e:	e019      	b.n	8003944 <HAL_RCCEx_GetPeriphCLKFreq+0x598>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8003910:	4b0d      	ldr	r3, [pc, #52]	@ (8003948 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003918:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800391c:	d10f      	bne.n	800393e <HAL_RCCEx_GetPeriphCLKFreq+0x592>
            frequency = HSI_VALUE;
 800391e:	4b0c      	ldr	r3, [pc, #48]	@ (8003950 <HAL_RCCEx_GetPeriphCLKFreq+0x5a4>)
 8003920:	61fb      	str	r3, [r7, #28]
          break;
 8003922:	e00c      	b.n	800393e <HAL_RCCEx_GetPeriphCLKFreq+0x592>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8003924:	4b08      	ldr	r3, [pc, #32]	@ (8003948 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8003926:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800392a:	f003 0302 	and.w	r3, r3, #2
 800392e:	2b02      	cmp	r3, #2
 8003930:	d107      	bne.n	8003942 <HAL_RCCEx_GetPeriphCLKFreq+0x596>
            frequency = LSE_VALUE;
 8003932:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003936:	61fb      	str	r3, [r7, #28]
          break;
 8003938:	e003      	b.n	8003942 <HAL_RCCEx_GetPeriphCLKFreq+0x596>
          break;
 800393a:	bf00      	nop
 800393c:	e29a      	b.n	8003e74 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 800393e:	bf00      	nop
 8003940:	e298      	b.n	8003e74 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8003942:	bf00      	nop
        break;
 8003944:	e296      	b.n	8003e74 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
 8003946:	bf00      	nop
 8003948:	40021000 	.word	0x40021000
 800394c:	08009ba4 	.word	0x08009ba4
 8003950:	00f42400 	.word	0x00f42400
        srcclk = __HAL_RCC_GET_UART4_SOURCE();
 8003954:	4b9b      	ldr	r3, [pc, #620]	@ (8003bc4 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8003956:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800395a:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800395e:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8003960:	693b      	ldr	r3, [r7, #16]
 8003962:	2bc0      	cmp	r3, #192	@ 0xc0
 8003964:	d021      	beq.n	80039aa <HAL_RCCEx_GetPeriphCLKFreq+0x5fe>
 8003966:	693b      	ldr	r3, [r7, #16]
 8003968:	2bc0      	cmp	r3, #192	@ 0xc0
 800396a:	d829      	bhi.n	80039c0 <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 800396c:	693b      	ldr	r3, [r7, #16]
 800396e:	2b80      	cmp	r3, #128	@ 0x80
 8003970:	d011      	beq.n	8003996 <HAL_RCCEx_GetPeriphCLKFreq+0x5ea>
 8003972:	693b      	ldr	r3, [r7, #16]
 8003974:	2b80      	cmp	r3, #128	@ 0x80
 8003976:	d823      	bhi.n	80039c0 <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 8003978:	693b      	ldr	r3, [r7, #16]
 800397a:	2b00      	cmp	r3, #0
 800397c:	d003      	beq.n	8003986 <HAL_RCCEx_GetPeriphCLKFreq+0x5da>
 800397e:	693b      	ldr	r3, [r7, #16]
 8003980:	2b40      	cmp	r3, #64	@ 0x40
 8003982:	d004      	beq.n	800398e <HAL_RCCEx_GetPeriphCLKFreq+0x5e2>
          break;
 8003984:	e01c      	b.n	80039c0 <HAL_RCCEx_GetPeriphCLKFreq+0x614>
          frequency = HAL_RCC_GetPCLK1Freq();
 8003986:	f7ff f969 	bl	8002c5c <HAL_RCC_GetPCLK1Freq>
 800398a:	61f8      	str	r0, [r7, #28]
          break;
 800398c:	e01d      	b.n	80039ca <HAL_RCCEx_GetPeriphCLKFreq+0x61e>
          frequency = HAL_RCC_GetSysClockFreq();
 800398e:	f7ff f8cd 	bl	8002b2c <HAL_RCC_GetSysClockFreq>
 8003992:	61f8      	str	r0, [r7, #28]
          break;
 8003994:	e019      	b.n	80039ca <HAL_RCCEx_GetPeriphCLKFreq+0x61e>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8003996:	4b8b      	ldr	r3, [pc, #556]	@ (8003bc4 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800399e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80039a2:	d10f      	bne.n	80039c4 <HAL_RCCEx_GetPeriphCLKFreq+0x618>
            frequency = HSI_VALUE;
 80039a4:	4b88      	ldr	r3, [pc, #544]	@ (8003bc8 <HAL_RCCEx_GetPeriphCLKFreq+0x81c>)
 80039a6:	61fb      	str	r3, [r7, #28]
          break;
 80039a8:	e00c      	b.n	80039c4 <HAL_RCCEx_GetPeriphCLKFreq+0x618>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80039aa:	4b86      	ldr	r3, [pc, #536]	@ (8003bc4 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 80039ac:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80039b0:	f003 0302 	and.w	r3, r3, #2
 80039b4:	2b02      	cmp	r3, #2
 80039b6:	d107      	bne.n	80039c8 <HAL_RCCEx_GetPeriphCLKFreq+0x61c>
            frequency = LSE_VALUE;
 80039b8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80039bc:	61fb      	str	r3, [r7, #28]
          break;
 80039be:	e003      	b.n	80039c8 <HAL_RCCEx_GetPeriphCLKFreq+0x61c>
          break;
 80039c0:	bf00      	nop
 80039c2:	e257      	b.n	8003e74 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80039c4:	bf00      	nop
 80039c6:	e255      	b.n	8003e74 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80039c8:	bf00      	nop
        break;
 80039ca:	e253      	b.n	8003e74 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_UART5_SOURCE();
 80039cc:	4b7d      	ldr	r3, [pc, #500]	@ (8003bc4 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 80039ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80039d2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80039d6:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 80039d8:	693b      	ldr	r3, [r7, #16]
 80039da:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80039de:	d025      	beq.n	8003a2c <HAL_RCCEx_GetPeriphCLKFreq+0x680>
 80039e0:	693b      	ldr	r3, [r7, #16]
 80039e2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80039e6:	d82c      	bhi.n	8003a42 <HAL_RCCEx_GetPeriphCLKFreq+0x696>
 80039e8:	693b      	ldr	r3, [r7, #16]
 80039ea:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80039ee:	d013      	beq.n	8003a18 <HAL_RCCEx_GetPeriphCLKFreq+0x66c>
 80039f0:	693b      	ldr	r3, [r7, #16]
 80039f2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80039f6:	d824      	bhi.n	8003a42 <HAL_RCCEx_GetPeriphCLKFreq+0x696>
 80039f8:	693b      	ldr	r3, [r7, #16]
 80039fa:	2b00      	cmp	r3, #0
 80039fc:	d004      	beq.n	8003a08 <HAL_RCCEx_GetPeriphCLKFreq+0x65c>
 80039fe:	693b      	ldr	r3, [r7, #16]
 8003a00:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003a04:	d004      	beq.n	8003a10 <HAL_RCCEx_GetPeriphCLKFreq+0x664>
          break;
 8003a06:	e01c      	b.n	8003a42 <HAL_RCCEx_GetPeriphCLKFreq+0x696>
          frequency = HAL_RCC_GetPCLK1Freq();
 8003a08:	f7ff f928 	bl	8002c5c <HAL_RCC_GetPCLK1Freq>
 8003a0c:	61f8      	str	r0, [r7, #28]
          break;
 8003a0e:	e01d      	b.n	8003a4c <HAL_RCCEx_GetPeriphCLKFreq+0x6a0>
          frequency = HAL_RCC_GetSysClockFreq();
 8003a10:	f7ff f88c 	bl	8002b2c <HAL_RCC_GetSysClockFreq>
 8003a14:	61f8      	str	r0, [r7, #28]
          break;
 8003a16:	e019      	b.n	8003a4c <HAL_RCCEx_GetPeriphCLKFreq+0x6a0>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8003a18:	4b6a      	ldr	r3, [pc, #424]	@ (8003bc4 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003a20:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003a24:	d10f      	bne.n	8003a46 <HAL_RCCEx_GetPeriphCLKFreq+0x69a>
            frequency = HSI_VALUE;
 8003a26:	4b68      	ldr	r3, [pc, #416]	@ (8003bc8 <HAL_RCCEx_GetPeriphCLKFreq+0x81c>)
 8003a28:	61fb      	str	r3, [r7, #28]
          break;
 8003a2a:	e00c      	b.n	8003a46 <HAL_RCCEx_GetPeriphCLKFreq+0x69a>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8003a2c:	4b65      	ldr	r3, [pc, #404]	@ (8003bc4 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8003a2e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003a32:	f003 0302 	and.w	r3, r3, #2
 8003a36:	2b02      	cmp	r3, #2
 8003a38:	d107      	bne.n	8003a4a <HAL_RCCEx_GetPeriphCLKFreq+0x69e>
            frequency = LSE_VALUE;
 8003a3a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003a3e:	61fb      	str	r3, [r7, #28]
          break;
 8003a40:	e003      	b.n	8003a4a <HAL_RCCEx_GetPeriphCLKFreq+0x69e>
          break;
 8003a42:	bf00      	nop
 8003a44:	e216      	b.n	8003e74 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8003a46:	bf00      	nop
 8003a48:	e214      	b.n	8003e74 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8003a4a:	bf00      	nop
        break;
 8003a4c:	e212      	b.n	8003e74 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 8003a4e:	4b5d      	ldr	r3, [pc, #372]	@ (8003bc4 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8003a50:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003a54:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8003a58:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8003a5a:	693b      	ldr	r3, [r7, #16]
 8003a5c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8003a60:	d025      	beq.n	8003aae <HAL_RCCEx_GetPeriphCLKFreq+0x702>
 8003a62:	693b      	ldr	r3, [r7, #16]
 8003a64:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8003a68:	d82c      	bhi.n	8003ac4 <HAL_RCCEx_GetPeriphCLKFreq+0x718>
 8003a6a:	693b      	ldr	r3, [r7, #16]
 8003a6c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003a70:	d013      	beq.n	8003a9a <HAL_RCCEx_GetPeriphCLKFreq+0x6ee>
 8003a72:	693b      	ldr	r3, [r7, #16]
 8003a74:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003a78:	d824      	bhi.n	8003ac4 <HAL_RCCEx_GetPeriphCLKFreq+0x718>
 8003a7a:	693b      	ldr	r3, [r7, #16]
 8003a7c:	2b00      	cmp	r3, #0
 8003a7e:	d004      	beq.n	8003a8a <HAL_RCCEx_GetPeriphCLKFreq+0x6de>
 8003a80:	693b      	ldr	r3, [r7, #16]
 8003a82:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003a86:	d004      	beq.n	8003a92 <HAL_RCCEx_GetPeriphCLKFreq+0x6e6>
          break;
 8003a88:	e01c      	b.n	8003ac4 <HAL_RCCEx_GetPeriphCLKFreq+0x718>
          frequency = HAL_RCC_GetPCLK1Freq();
 8003a8a:	f7ff f8e7 	bl	8002c5c <HAL_RCC_GetPCLK1Freq>
 8003a8e:	61f8      	str	r0, [r7, #28]
          break;
 8003a90:	e01d      	b.n	8003ace <HAL_RCCEx_GetPeriphCLKFreq+0x722>
          frequency = HAL_RCC_GetSysClockFreq();
 8003a92:	f7ff f84b 	bl	8002b2c <HAL_RCC_GetSysClockFreq>
 8003a96:	61f8      	str	r0, [r7, #28]
          break;
 8003a98:	e019      	b.n	8003ace <HAL_RCCEx_GetPeriphCLKFreq+0x722>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8003a9a:	4b4a      	ldr	r3, [pc, #296]	@ (8003bc4 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003aa2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003aa6:	d10f      	bne.n	8003ac8 <HAL_RCCEx_GetPeriphCLKFreq+0x71c>
            frequency = HSI_VALUE;
 8003aa8:	4b47      	ldr	r3, [pc, #284]	@ (8003bc8 <HAL_RCCEx_GetPeriphCLKFreq+0x81c>)
 8003aaa:	61fb      	str	r3, [r7, #28]
          break;
 8003aac:	e00c      	b.n	8003ac8 <HAL_RCCEx_GetPeriphCLKFreq+0x71c>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8003aae:	4b45      	ldr	r3, [pc, #276]	@ (8003bc4 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8003ab0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003ab4:	f003 0302 	and.w	r3, r3, #2
 8003ab8:	2b02      	cmp	r3, #2
 8003aba:	d107      	bne.n	8003acc <HAL_RCCEx_GetPeriphCLKFreq+0x720>
            frequency = LSE_VALUE;
 8003abc:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003ac0:	61fb      	str	r3, [r7, #28]
          break;
 8003ac2:	e003      	b.n	8003acc <HAL_RCCEx_GetPeriphCLKFreq+0x720>
          break;
 8003ac4:	bf00      	nop
 8003ac6:	e1d5      	b.n	8003e74 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8003ac8:	bf00      	nop
 8003aca:	e1d3      	b.n	8003e74 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8003acc:	bf00      	nop
        break;
 8003ace:	e1d1      	b.n	8003e74 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_ADC_SOURCE();
 8003ad0:	4b3c      	ldr	r3, [pc, #240]	@ (8003bc4 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8003ad2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003ad6:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8003ada:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8003adc:	693b      	ldr	r3, [r7, #16]
 8003ade:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8003ae2:	d00c      	beq.n	8003afe <HAL_RCCEx_GetPeriphCLKFreq+0x752>
 8003ae4:	693b      	ldr	r3, [r7, #16]
 8003ae6:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8003aea:	d864      	bhi.n	8003bb6 <HAL_RCCEx_GetPeriphCLKFreq+0x80a>
 8003aec:	693b      	ldr	r3, [r7, #16]
 8003aee:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003af2:	d008      	beq.n	8003b06 <HAL_RCCEx_GetPeriphCLKFreq+0x75a>
 8003af4:	693b      	ldr	r3, [r7, #16]
 8003af6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003afa:	d030      	beq.n	8003b5e <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
          break;
 8003afc:	e05b      	b.n	8003bb6 <HAL_RCCEx_GetPeriphCLKFreq+0x80a>
          frequency = HAL_RCC_GetSysClockFreq();
 8003afe:	f7ff f815 	bl	8002b2c <HAL_RCC_GetSysClockFreq>
 8003b02:	61f8      	str	r0, [r7, #28]
          break;
 8003b04:	e05c      	b.n	8003bc0 <HAL_RCCEx_GetPeriphCLKFreq+0x814>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY) && (__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_ADC1CLK) != 0U))
 8003b06:	4b2f      	ldr	r3, [pc, #188]	@ (8003bc4 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003b0e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003b12:	d152      	bne.n	8003bba <HAL_RCCEx_GetPeriphCLKFreq+0x80e>
 8003b14:	4b2b      	ldr	r3, [pc, #172]	@ (8003bc4 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8003b16:	691b      	ldr	r3, [r3, #16]
 8003b18:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003b1c:	2b00      	cmp	r3, #0
 8003b1e:	d04c      	beq.n	8003bba <HAL_RCCEx_GetPeriphCLKFreq+0x80e>
            plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 8003b20:	4b28      	ldr	r3, [pc, #160]	@ (8003bc4 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8003b22:	691b      	ldr	r3, [r3, #16]
 8003b24:	0a1b      	lsrs	r3, r3, #8
 8003b26:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003b2a:	60fb      	str	r3, [r7, #12]
            pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8003b2c:	69bb      	ldr	r3, [r7, #24]
 8003b2e:	68fa      	ldr	r2, [r7, #12]
 8003b30:	fb03 f202 	mul.w	r2, r3, r2
 8003b34:	4b23      	ldr	r3, [pc, #140]	@ (8003bc4 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8003b36:	68db      	ldr	r3, [r3, #12]
 8003b38:	091b      	lsrs	r3, r3, #4
 8003b3a:	f003 0307 	and.w	r3, r3, #7
 8003b3e:	3301      	adds	r3, #1
 8003b40:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b44:	61bb      	str	r3, [r7, #24]
            frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1R) >> RCC_PLLSAI1CFGR_PLLSAI1R_Pos) + 1U) << 1U));
 8003b46:	4b1f      	ldr	r3, [pc, #124]	@ (8003bc4 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8003b48:	691b      	ldr	r3, [r3, #16]
 8003b4a:	0e5b      	lsrs	r3, r3, #25
 8003b4c:	f003 0303 	and.w	r3, r3, #3
 8003b50:	3301      	adds	r3, #1
 8003b52:	005b      	lsls	r3, r3, #1
 8003b54:	69ba      	ldr	r2, [r7, #24]
 8003b56:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b5a:	61fb      	str	r3, [r7, #28]
          break;
 8003b5c:	e02d      	b.n	8003bba <HAL_RCCEx_GetPeriphCLKFreq+0x80e>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI2RDY) && (__HAL_RCC_GET_PLLSAI2CLKOUT_CONFIG(RCC_PLLSAI2_ADC2CLK) != 0U))
 8003b5e:	4b19      	ldr	r3, [pc, #100]	@ (8003bc4 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003b66:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003b6a:	d128      	bne.n	8003bbe <HAL_RCCEx_GetPeriphCLKFreq+0x812>
 8003b6c:	4b15      	ldr	r3, [pc, #84]	@ (8003bc4 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8003b6e:	695b      	ldr	r3, [r3, #20]
 8003b70:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003b74:	2b00      	cmp	r3, #0
 8003b76:	d022      	beq.n	8003bbe <HAL_RCCEx_GetPeriphCLKFreq+0x812>
            plln = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2N) >> RCC_PLLSAI2CFGR_PLLSAI2N_Pos;
 8003b78:	4b12      	ldr	r3, [pc, #72]	@ (8003bc4 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8003b7a:	695b      	ldr	r3, [r3, #20]
 8003b7c:	0a1b      	lsrs	r3, r3, #8
 8003b7e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003b82:	60fb      	str	r3, [r7, #12]
            pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8003b84:	69bb      	ldr	r3, [r7, #24]
 8003b86:	68fa      	ldr	r2, [r7, #12]
 8003b88:	fb03 f202 	mul.w	r2, r3, r2
 8003b8c:	4b0d      	ldr	r3, [pc, #52]	@ (8003bc4 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8003b8e:	68db      	ldr	r3, [r3, #12]
 8003b90:	091b      	lsrs	r3, r3, #4
 8003b92:	f003 0307 	and.w	r3, r3, #7
 8003b96:	3301      	adds	r3, #1
 8003b98:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b9c:	61bb      	str	r3, [r7, #24]
            frequency = (pllvco / (((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2R) >> RCC_PLLSAI2CFGR_PLLSAI2R_Pos) + 1U) << 1U));
 8003b9e:	4b09      	ldr	r3, [pc, #36]	@ (8003bc4 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8003ba0:	695b      	ldr	r3, [r3, #20]
 8003ba2:	0e5b      	lsrs	r3, r3, #25
 8003ba4:	f003 0303 	and.w	r3, r3, #3
 8003ba8:	3301      	adds	r3, #1
 8003baa:	005b      	lsls	r3, r3, #1
 8003bac:	69ba      	ldr	r2, [r7, #24]
 8003bae:	fbb2 f3f3 	udiv	r3, r2, r3
 8003bb2:	61fb      	str	r3, [r7, #28]
          break;
 8003bb4:	e003      	b.n	8003bbe <HAL_RCCEx_GetPeriphCLKFreq+0x812>
          break;
 8003bb6:	bf00      	nop
 8003bb8:	e15c      	b.n	8003e74 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8003bba:	bf00      	nop
 8003bbc:	e15a      	b.n	8003e74 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8003bbe:	bf00      	nop
        break;
 8003bc0:	e158      	b.n	8003e74 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
 8003bc2:	bf00      	nop
 8003bc4:	40021000 	.word	0x40021000
 8003bc8:	00f42400 	.word	0x00f42400
        srcclk = __HAL_RCC_GET_DFSDM1_SOURCE();
 8003bcc:	4b9d      	ldr	r3, [pc, #628]	@ (8003e44 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8003bce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003bd2:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8003bd6:	613b      	str	r3, [r7, #16]
        if(srcclk == RCC_DFSDM1CLKSOURCE_PCLK2)
 8003bd8:	693b      	ldr	r3, [r7, #16]
 8003bda:	2b00      	cmp	r3, #0
 8003bdc:	d103      	bne.n	8003be6 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
          frequency = HAL_RCC_GetPCLK2Freq();
 8003bde:	f7ff f853 	bl	8002c88 <HAL_RCC_GetPCLK2Freq>
 8003be2:	61f8      	str	r0, [r7, #28]
        break;
 8003be4:	e146      	b.n	8003e74 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          frequency = HAL_RCC_GetSysClockFreq();
 8003be6:	f7fe ffa1 	bl	8002b2c <HAL_RCC_GetSysClockFreq>
 8003bea:	61f8      	str	r0, [r7, #28]
        break;
 8003bec:	e142      	b.n	8003e74 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 8003bee:	4b95      	ldr	r3, [pc, #596]	@ (8003e44 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8003bf0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003bf4:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8003bf8:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8003bfa:	693b      	ldr	r3, [r7, #16]
 8003bfc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003c00:	d013      	beq.n	8003c2a <HAL_RCCEx_GetPeriphCLKFreq+0x87e>
 8003c02:	693b      	ldr	r3, [r7, #16]
 8003c04:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003c08:	d819      	bhi.n	8003c3e <HAL_RCCEx_GetPeriphCLKFreq+0x892>
 8003c0a:	693b      	ldr	r3, [r7, #16]
 8003c0c:	2b00      	cmp	r3, #0
 8003c0e:	d004      	beq.n	8003c1a <HAL_RCCEx_GetPeriphCLKFreq+0x86e>
 8003c10:	693b      	ldr	r3, [r7, #16]
 8003c12:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003c16:	d004      	beq.n	8003c22 <HAL_RCCEx_GetPeriphCLKFreq+0x876>
          break;
 8003c18:	e011      	b.n	8003c3e <HAL_RCCEx_GetPeriphCLKFreq+0x892>
          frequency = HAL_RCC_GetPCLK1Freq();
 8003c1a:	f7ff f81f 	bl	8002c5c <HAL_RCC_GetPCLK1Freq>
 8003c1e:	61f8      	str	r0, [r7, #28]
          break;
 8003c20:	e010      	b.n	8003c44 <HAL_RCCEx_GetPeriphCLKFreq+0x898>
          frequency = HAL_RCC_GetSysClockFreq();
 8003c22:	f7fe ff83 	bl	8002b2c <HAL_RCC_GetSysClockFreq>
 8003c26:	61f8      	str	r0, [r7, #28]
          break;
 8003c28:	e00c      	b.n	8003c44 <HAL_RCCEx_GetPeriphCLKFreq+0x898>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8003c2a:	4b86      	ldr	r3, [pc, #536]	@ (8003e44 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003c32:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003c36:	d104      	bne.n	8003c42 <HAL_RCCEx_GetPeriphCLKFreq+0x896>
            frequency = HSI_VALUE;
 8003c38:	4b83      	ldr	r3, [pc, #524]	@ (8003e48 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>)
 8003c3a:	61fb      	str	r3, [r7, #28]
          break;
 8003c3c:	e001      	b.n	8003c42 <HAL_RCCEx_GetPeriphCLKFreq+0x896>
          break;
 8003c3e:	bf00      	nop
 8003c40:	e118      	b.n	8003e74 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8003c42:	bf00      	nop
        break;
 8003c44:	e116      	b.n	8003e74 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_I2C2_SOURCE();
 8003c46:	4b7f      	ldr	r3, [pc, #508]	@ (8003e44 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8003c48:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003c4c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8003c50:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8003c52:	693b      	ldr	r3, [r7, #16]
 8003c54:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003c58:	d013      	beq.n	8003c82 <HAL_RCCEx_GetPeriphCLKFreq+0x8d6>
 8003c5a:	693b      	ldr	r3, [r7, #16]
 8003c5c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003c60:	d819      	bhi.n	8003c96 <HAL_RCCEx_GetPeriphCLKFreq+0x8ea>
 8003c62:	693b      	ldr	r3, [r7, #16]
 8003c64:	2b00      	cmp	r3, #0
 8003c66:	d004      	beq.n	8003c72 <HAL_RCCEx_GetPeriphCLKFreq+0x8c6>
 8003c68:	693b      	ldr	r3, [r7, #16]
 8003c6a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003c6e:	d004      	beq.n	8003c7a <HAL_RCCEx_GetPeriphCLKFreq+0x8ce>
          break;
 8003c70:	e011      	b.n	8003c96 <HAL_RCCEx_GetPeriphCLKFreq+0x8ea>
          frequency = HAL_RCC_GetPCLK1Freq();
 8003c72:	f7fe fff3 	bl	8002c5c <HAL_RCC_GetPCLK1Freq>
 8003c76:	61f8      	str	r0, [r7, #28]
          break;
 8003c78:	e010      	b.n	8003c9c <HAL_RCCEx_GetPeriphCLKFreq+0x8f0>
          frequency = HAL_RCC_GetSysClockFreq();
 8003c7a:	f7fe ff57 	bl	8002b2c <HAL_RCC_GetSysClockFreq>
 8003c7e:	61f8      	str	r0, [r7, #28]
          break;
 8003c80:	e00c      	b.n	8003c9c <HAL_RCCEx_GetPeriphCLKFreq+0x8f0>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8003c82:	4b70      	ldr	r3, [pc, #448]	@ (8003e44 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003c8a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003c8e:	d104      	bne.n	8003c9a <HAL_RCCEx_GetPeriphCLKFreq+0x8ee>
            frequency = HSI_VALUE;
 8003c90:	4b6d      	ldr	r3, [pc, #436]	@ (8003e48 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>)
 8003c92:	61fb      	str	r3, [r7, #28]
          break;
 8003c94:	e001      	b.n	8003c9a <HAL_RCCEx_GetPeriphCLKFreq+0x8ee>
          break;
 8003c96:	bf00      	nop
 8003c98:	e0ec      	b.n	8003e74 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8003c9a:	bf00      	nop
        break;
 8003c9c:	e0ea      	b.n	8003e74 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_I2C3_SOURCE();
 8003c9e:	4b69      	ldr	r3, [pc, #420]	@ (8003e44 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8003ca0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003ca4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003ca8:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8003caa:	693b      	ldr	r3, [r7, #16]
 8003cac:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003cb0:	d013      	beq.n	8003cda <HAL_RCCEx_GetPeriphCLKFreq+0x92e>
 8003cb2:	693b      	ldr	r3, [r7, #16]
 8003cb4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003cb8:	d819      	bhi.n	8003cee <HAL_RCCEx_GetPeriphCLKFreq+0x942>
 8003cba:	693b      	ldr	r3, [r7, #16]
 8003cbc:	2b00      	cmp	r3, #0
 8003cbe:	d004      	beq.n	8003cca <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
 8003cc0:	693b      	ldr	r3, [r7, #16]
 8003cc2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003cc6:	d004      	beq.n	8003cd2 <HAL_RCCEx_GetPeriphCLKFreq+0x926>
          break;
 8003cc8:	e011      	b.n	8003cee <HAL_RCCEx_GetPeriphCLKFreq+0x942>
          frequency = HAL_RCC_GetPCLK1Freq();
 8003cca:	f7fe ffc7 	bl	8002c5c <HAL_RCC_GetPCLK1Freq>
 8003cce:	61f8      	str	r0, [r7, #28]
          break;
 8003cd0:	e010      	b.n	8003cf4 <HAL_RCCEx_GetPeriphCLKFreq+0x948>
          frequency = HAL_RCC_GetSysClockFreq();
 8003cd2:	f7fe ff2b 	bl	8002b2c <HAL_RCC_GetSysClockFreq>
 8003cd6:	61f8      	str	r0, [r7, #28]
          break;
 8003cd8:	e00c      	b.n	8003cf4 <HAL_RCCEx_GetPeriphCLKFreq+0x948>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8003cda:	4b5a      	ldr	r3, [pc, #360]	@ (8003e44 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003ce2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003ce6:	d104      	bne.n	8003cf2 <HAL_RCCEx_GetPeriphCLKFreq+0x946>
            frequency = HSI_VALUE;
 8003ce8:	4b57      	ldr	r3, [pc, #348]	@ (8003e48 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>)
 8003cea:	61fb      	str	r3, [r7, #28]
          break;
 8003cec:	e001      	b.n	8003cf2 <HAL_RCCEx_GetPeriphCLKFreq+0x946>
          break;
 8003cee:	bf00      	nop
 8003cf0:	e0c0      	b.n	8003e74 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8003cf2:	bf00      	nop
        break;
 8003cf4:	e0be      	b.n	8003e74 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 8003cf6:	4b53      	ldr	r3, [pc, #332]	@ (8003e44 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8003cf8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003cfc:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 8003d00:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8003d02:	693b      	ldr	r3, [r7, #16]
 8003d04:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8003d08:	d02c      	beq.n	8003d64 <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
 8003d0a:	693b      	ldr	r3, [r7, #16]
 8003d0c:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8003d10:	d833      	bhi.n	8003d7a <HAL_RCCEx_GetPeriphCLKFreq+0x9ce>
 8003d12:	693b      	ldr	r3, [r7, #16]
 8003d14:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8003d18:	d01a      	beq.n	8003d50 <HAL_RCCEx_GetPeriphCLKFreq+0x9a4>
 8003d1a:	693b      	ldr	r3, [r7, #16]
 8003d1c:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8003d20:	d82b      	bhi.n	8003d7a <HAL_RCCEx_GetPeriphCLKFreq+0x9ce>
 8003d22:	693b      	ldr	r3, [r7, #16]
 8003d24:	2b00      	cmp	r3, #0
 8003d26:	d004      	beq.n	8003d32 <HAL_RCCEx_GetPeriphCLKFreq+0x986>
 8003d28:	693b      	ldr	r3, [r7, #16]
 8003d2a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003d2e:	d004      	beq.n	8003d3a <HAL_RCCEx_GetPeriphCLKFreq+0x98e>
          break;
 8003d30:	e023      	b.n	8003d7a <HAL_RCCEx_GetPeriphCLKFreq+0x9ce>
          frequency = HAL_RCC_GetPCLK1Freq();
 8003d32:	f7fe ff93 	bl	8002c5c <HAL_RCC_GetPCLK1Freq>
 8003d36:	61f8      	str	r0, [r7, #28]
          break;
 8003d38:	e026      	b.n	8003d88 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
          if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 8003d3a:	4b42      	ldr	r3, [pc, #264]	@ (8003e44 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8003d3c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003d40:	f003 0302 	and.w	r3, r3, #2
 8003d44:	2b02      	cmp	r3, #2
 8003d46:	d11a      	bne.n	8003d7e <HAL_RCCEx_GetPeriphCLKFreq+0x9d2>
              frequency = LSI_VALUE;
 8003d48:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8003d4c:	61fb      	str	r3, [r7, #28]
          break;
 8003d4e:	e016      	b.n	8003d7e <HAL_RCCEx_GetPeriphCLKFreq+0x9d2>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8003d50:	4b3c      	ldr	r3, [pc, #240]	@ (8003e44 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003d58:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003d5c:	d111      	bne.n	8003d82 <HAL_RCCEx_GetPeriphCLKFreq+0x9d6>
            frequency = HSI_VALUE;
 8003d5e:	4b3a      	ldr	r3, [pc, #232]	@ (8003e48 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>)
 8003d60:	61fb      	str	r3, [r7, #28]
          break;
 8003d62:	e00e      	b.n	8003d82 <HAL_RCCEx_GetPeriphCLKFreq+0x9d6>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8003d64:	4b37      	ldr	r3, [pc, #220]	@ (8003e44 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8003d66:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003d6a:	f003 0302 	and.w	r3, r3, #2
 8003d6e:	2b02      	cmp	r3, #2
 8003d70:	d109      	bne.n	8003d86 <HAL_RCCEx_GetPeriphCLKFreq+0x9da>
            frequency = LSE_VALUE;
 8003d72:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003d76:	61fb      	str	r3, [r7, #28]
          break;
 8003d78:	e005      	b.n	8003d86 <HAL_RCCEx_GetPeriphCLKFreq+0x9da>
          break;
 8003d7a:	bf00      	nop
 8003d7c:	e07a      	b.n	8003e74 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8003d7e:	bf00      	nop
 8003d80:	e078      	b.n	8003e74 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8003d82:	bf00      	nop
 8003d84:	e076      	b.n	8003e74 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8003d86:	bf00      	nop
        break;
 8003d88:	e074      	b.n	8003e74 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
       srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 8003d8a:	4b2e      	ldr	r3, [pc, #184]	@ (8003e44 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8003d8c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003d90:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8003d94:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8003d96:	693b      	ldr	r3, [r7, #16]
 8003d98:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8003d9c:	d02c      	beq.n	8003df8 <HAL_RCCEx_GetPeriphCLKFreq+0xa4c>
 8003d9e:	693b      	ldr	r3, [r7, #16]
 8003da0:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8003da4:	d833      	bhi.n	8003e0e <HAL_RCCEx_GetPeriphCLKFreq+0xa62>
 8003da6:	693b      	ldr	r3, [r7, #16]
 8003da8:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003dac:	d01a      	beq.n	8003de4 <HAL_RCCEx_GetPeriphCLKFreq+0xa38>
 8003dae:	693b      	ldr	r3, [r7, #16]
 8003db0:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003db4:	d82b      	bhi.n	8003e0e <HAL_RCCEx_GetPeriphCLKFreq+0xa62>
 8003db6:	693b      	ldr	r3, [r7, #16]
 8003db8:	2b00      	cmp	r3, #0
 8003dba:	d004      	beq.n	8003dc6 <HAL_RCCEx_GetPeriphCLKFreq+0xa1a>
 8003dbc:	693b      	ldr	r3, [r7, #16]
 8003dbe:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003dc2:	d004      	beq.n	8003dce <HAL_RCCEx_GetPeriphCLKFreq+0xa22>
          break;
 8003dc4:	e023      	b.n	8003e0e <HAL_RCCEx_GetPeriphCLKFreq+0xa62>
          frequency = HAL_RCC_GetPCLK1Freq();
 8003dc6:	f7fe ff49 	bl	8002c5c <HAL_RCC_GetPCLK1Freq>
 8003dca:	61f8      	str	r0, [r7, #28]
          break;
 8003dcc:	e026      	b.n	8003e1c <HAL_RCCEx_GetPeriphCLKFreq+0xa70>
          if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 8003dce:	4b1d      	ldr	r3, [pc, #116]	@ (8003e44 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8003dd0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003dd4:	f003 0302 	and.w	r3, r3, #2
 8003dd8:	2b02      	cmp	r3, #2
 8003dda:	d11a      	bne.n	8003e12 <HAL_RCCEx_GetPeriphCLKFreq+0xa66>
              frequency = LSI_VALUE;
 8003ddc:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8003de0:	61fb      	str	r3, [r7, #28]
          break;
 8003de2:	e016      	b.n	8003e12 <HAL_RCCEx_GetPeriphCLKFreq+0xa66>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8003de4:	4b17      	ldr	r3, [pc, #92]	@ (8003e44 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003dec:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003df0:	d111      	bne.n	8003e16 <HAL_RCCEx_GetPeriphCLKFreq+0xa6a>
            frequency = HSI_VALUE;
 8003df2:	4b15      	ldr	r3, [pc, #84]	@ (8003e48 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>)
 8003df4:	61fb      	str	r3, [r7, #28]
          break;
 8003df6:	e00e      	b.n	8003e16 <HAL_RCCEx_GetPeriphCLKFreq+0xa6a>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8003df8:	4b12      	ldr	r3, [pc, #72]	@ (8003e44 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8003dfa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003dfe:	f003 0302 	and.w	r3, r3, #2
 8003e02:	2b02      	cmp	r3, #2
 8003e04:	d109      	bne.n	8003e1a <HAL_RCCEx_GetPeriphCLKFreq+0xa6e>
            frequency = LSE_VALUE;
 8003e06:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003e0a:	61fb      	str	r3, [r7, #28]
          break;
 8003e0c:	e005      	b.n	8003e1a <HAL_RCCEx_GetPeriphCLKFreq+0xa6e>
          break;
 8003e0e:	bf00      	nop
 8003e10:	e030      	b.n	8003e74 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8003e12:	bf00      	nop
 8003e14:	e02e      	b.n	8003e74 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8003e16:	bf00      	nop
 8003e18:	e02c      	b.n	8003e74 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8003e1a:	bf00      	nop
        break;
 8003e1c:	e02a      	b.n	8003e74 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_SWPMI1_SOURCE();
 8003e1e:	4b09      	ldr	r3, [pc, #36]	@ (8003e44 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8003e20:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003e24:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8003e28:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8003e2a:	693b      	ldr	r3, [r7, #16]
 8003e2c:	2b00      	cmp	r3, #0
 8003e2e:	d004      	beq.n	8003e3a <HAL_RCCEx_GetPeriphCLKFreq+0xa8e>
 8003e30:	693b      	ldr	r3, [r7, #16]
 8003e32:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003e36:	d009      	beq.n	8003e4c <HAL_RCCEx_GetPeriphCLKFreq+0xaa0>
          break;
 8003e38:	e012      	b.n	8003e60 <HAL_RCCEx_GetPeriphCLKFreq+0xab4>
          frequency = HAL_RCC_GetPCLK1Freq();
 8003e3a:	f7fe ff0f 	bl	8002c5c <HAL_RCC_GetPCLK1Freq>
 8003e3e:	61f8      	str	r0, [r7, #28]
          break;
 8003e40:	e00e      	b.n	8003e60 <HAL_RCCEx_GetPeriphCLKFreq+0xab4>
 8003e42:	bf00      	nop
 8003e44:	40021000 	.word	0x40021000
 8003e48:	00f42400 	.word	0x00f42400
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8003e4c:	4b0c      	ldr	r3, [pc, #48]	@ (8003e80 <HAL_RCCEx_GetPeriphCLKFreq+0xad4>)
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003e54:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003e58:	d101      	bne.n	8003e5e <HAL_RCCEx_GetPeriphCLKFreq+0xab2>
            frequency = HSI_VALUE;
 8003e5a:	4b0a      	ldr	r3, [pc, #40]	@ (8003e84 <HAL_RCCEx_GetPeriphCLKFreq+0xad8>)
 8003e5c:	61fb      	str	r3, [r7, #28]
          break;
 8003e5e:	bf00      	nop
        break;
 8003e60:	e008      	b.n	8003e74 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
      break;
 8003e62:	bf00      	nop
 8003e64:	e006      	b.n	8003e74 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
      break;
 8003e66:	bf00      	nop
 8003e68:	e004      	b.n	8003e74 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
      break;
 8003e6a:	bf00      	nop
 8003e6c:	e002      	b.n	8003e74 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
      break;
 8003e6e:	bf00      	nop
 8003e70:	e000      	b.n	8003e74 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
      break;
 8003e72:	bf00      	nop
    }
  }

  return(frequency);
 8003e74:	69fb      	ldr	r3, [r7, #28]
}
 8003e76:	4618      	mov	r0, r3
 8003e78:	3720      	adds	r7, #32
 8003e7a:	46bd      	mov	sp, r7
 8003e7c:	bd80      	pop	{r7, pc}
 8003e7e:	bf00      	nop
 8003e80:	40021000 	.word	0x40021000
 8003e84:	00f42400 	.word	0x00f42400

08003e88 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8003e88:	b580      	push	{r7, lr}
 8003e8a:	b084      	sub	sp, #16
 8003e8c:	af00      	add	r7, sp, #0
 8003e8e:	6078      	str	r0, [r7, #4]
 8003e90:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003e92:	2300      	movs	r3, #0
 8003e94:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003e96:	4b75      	ldr	r3, [pc, #468]	@ (800406c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003e98:	68db      	ldr	r3, [r3, #12]
 8003e9a:	f003 0303 	and.w	r3, r3, #3
 8003e9e:	2b00      	cmp	r3, #0
 8003ea0:	d018      	beq.n	8003ed4 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8003ea2:	4b72      	ldr	r3, [pc, #456]	@ (800406c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003ea4:	68db      	ldr	r3, [r3, #12]
 8003ea6:	f003 0203 	and.w	r2, r3, #3
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	429a      	cmp	r2, r3
 8003eb0:	d10d      	bne.n	8003ece <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	681b      	ldr	r3, [r3, #0]
       ||
 8003eb6:	2b00      	cmp	r3, #0
 8003eb8:	d009      	beq.n	8003ece <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8003eba:	4b6c      	ldr	r3, [pc, #432]	@ (800406c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003ebc:	68db      	ldr	r3, [r3, #12]
 8003ebe:	091b      	lsrs	r3, r3, #4
 8003ec0:	f003 0307 	and.w	r3, r3, #7
 8003ec4:	1c5a      	adds	r2, r3, #1
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	685b      	ldr	r3, [r3, #4]
       ||
 8003eca:	429a      	cmp	r2, r3
 8003ecc:	d047      	beq.n	8003f5e <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8003ece:	2301      	movs	r3, #1
 8003ed0:	73fb      	strb	r3, [r7, #15]
 8003ed2:	e044      	b.n	8003f5e <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	2b03      	cmp	r3, #3
 8003eda:	d018      	beq.n	8003f0e <RCCEx_PLLSAI1_Config+0x86>
 8003edc:	2b03      	cmp	r3, #3
 8003ede:	d825      	bhi.n	8003f2c <RCCEx_PLLSAI1_Config+0xa4>
 8003ee0:	2b01      	cmp	r3, #1
 8003ee2:	d002      	beq.n	8003eea <RCCEx_PLLSAI1_Config+0x62>
 8003ee4:	2b02      	cmp	r3, #2
 8003ee6:	d009      	beq.n	8003efc <RCCEx_PLLSAI1_Config+0x74>
 8003ee8:	e020      	b.n	8003f2c <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003eea:	4b60      	ldr	r3, [pc, #384]	@ (800406c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	f003 0302 	and.w	r3, r3, #2
 8003ef2:	2b00      	cmp	r3, #0
 8003ef4:	d11d      	bne.n	8003f32 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8003ef6:	2301      	movs	r3, #1
 8003ef8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003efa:	e01a      	b.n	8003f32 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003efc:	4b5b      	ldr	r3, [pc, #364]	@ (800406c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003f04:	2b00      	cmp	r3, #0
 8003f06:	d116      	bne.n	8003f36 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8003f08:	2301      	movs	r3, #1
 8003f0a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003f0c:	e013      	b.n	8003f36 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003f0e:	4b57      	ldr	r3, [pc, #348]	@ (800406c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003f16:	2b00      	cmp	r3, #0
 8003f18:	d10f      	bne.n	8003f3a <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003f1a:	4b54      	ldr	r3, [pc, #336]	@ (800406c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003f22:	2b00      	cmp	r3, #0
 8003f24:	d109      	bne.n	8003f3a <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8003f26:	2301      	movs	r3, #1
 8003f28:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003f2a:	e006      	b.n	8003f3a <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003f2c:	2301      	movs	r3, #1
 8003f2e:	73fb      	strb	r3, [r7, #15]
      break;
 8003f30:	e004      	b.n	8003f3c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003f32:	bf00      	nop
 8003f34:	e002      	b.n	8003f3c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003f36:	bf00      	nop
 8003f38:	e000      	b.n	8003f3c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003f3a:	bf00      	nop
    }

    if(status == HAL_OK)
 8003f3c:	7bfb      	ldrb	r3, [r7, #15]
 8003f3e:	2b00      	cmp	r3, #0
 8003f40:	d10d      	bne.n	8003f5e <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003f42:	4b4a      	ldr	r3, [pc, #296]	@ (800406c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003f44:	68db      	ldr	r3, [r3, #12]
 8003f46:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	6819      	ldr	r1, [r3, #0]
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	685b      	ldr	r3, [r3, #4]
 8003f52:	3b01      	subs	r3, #1
 8003f54:	011b      	lsls	r3, r3, #4
 8003f56:	430b      	orrs	r3, r1
 8003f58:	4944      	ldr	r1, [pc, #272]	@ (800406c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003f5a:	4313      	orrs	r3, r2
 8003f5c:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8003f5e:	7bfb      	ldrb	r3, [r7, #15]
 8003f60:	2b00      	cmp	r3, #0
 8003f62:	d17d      	bne.n	8004060 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8003f64:	4b41      	ldr	r3, [pc, #260]	@ (800406c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	4a40      	ldr	r2, [pc, #256]	@ (800406c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003f6a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8003f6e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003f70:	f7fd fb38 	bl	80015e4 <HAL_GetTick>
 8003f74:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003f76:	e009      	b.n	8003f8c <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003f78:	f7fd fb34 	bl	80015e4 <HAL_GetTick>
 8003f7c:	4602      	mov	r2, r0
 8003f7e:	68bb      	ldr	r3, [r7, #8]
 8003f80:	1ad3      	subs	r3, r2, r3
 8003f82:	2b02      	cmp	r3, #2
 8003f84:	d902      	bls.n	8003f8c <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8003f86:	2303      	movs	r3, #3
 8003f88:	73fb      	strb	r3, [r7, #15]
        break;
 8003f8a:	e005      	b.n	8003f98 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003f8c:	4b37      	ldr	r3, [pc, #220]	@ (800406c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003f94:	2b00      	cmp	r3, #0
 8003f96:	d1ef      	bne.n	8003f78 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8003f98:	7bfb      	ldrb	r3, [r7, #15]
 8003f9a:	2b00      	cmp	r3, #0
 8003f9c:	d160      	bne.n	8004060 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003f9e:	683b      	ldr	r3, [r7, #0]
 8003fa0:	2b00      	cmp	r3, #0
 8003fa2:	d111      	bne.n	8003fc8 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003fa4:	4b31      	ldr	r3, [pc, #196]	@ (800406c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003fa6:	691b      	ldr	r3, [r3, #16]
 8003fa8:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8003fac:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003fb0:	687a      	ldr	r2, [r7, #4]
 8003fb2:	6892      	ldr	r2, [r2, #8]
 8003fb4:	0211      	lsls	r1, r2, #8
 8003fb6:	687a      	ldr	r2, [r7, #4]
 8003fb8:	68d2      	ldr	r2, [r2, #12]
 8003fba:	0912      	lsrs	r2, r2, #4
 8003fbc:	0452      	lsls	r2, r2, #17
 8003fbe:	430a      	orrs	r2, r1
 8003fc0:	492a      	ldr	r1, [pc, #168]	@ (800406c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003fc2:	4313      	orrs	r3, r2
 8003fc4:	610b      	str	r3, [r1, #16]
 8003fc6:	e027      	b.n	8004018 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8003fc8:	683b      	ldr	r3, [r7, #0]
 8003fca:	2b01      	cmp	r3, #1
 8003fcc:	d112      	bne.n	8003ff4 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003fce:	4b27      	ldr	r3, [pc, #156]	@ (800406c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003fd0:	691b      	ldr	r3, [r3, #16]
 8003fd2:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8003fd6:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8003fda:	687a      	ldr	r2, [r7, #4]
 8003fdc:	6892      	ldr	r2, [r2, #8]
 8003fde:	0211      	lsls	r1, r2, #8
 8003fe0:	687a      	ldr	r2, [r7, #4]
 8003fe2:	6912      	ldr	r2, [r2, #16]
 8003fe4:	0852      	lsrs	r2, r2, #1
 8003fe6:	3a01      	subs	r2, #1
 8003fe8:	0552      	lsls	r2, r2, #21
 8003fea:	430a      	orrs	r2, r1
 8003fec:	491f      	ldr	r1, [pc, #124]	@ (800406c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003fee:	4313      	orrs	r3, r2
 8003ff0:	610b      	str	r3, [r1, #16]
 8003ff2:	e011      	b.n	8004018 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003ff4:	4b1d      	ldr	r3, [pc, #116]	@ (800406c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003ff6:	691b      	ldr	r3, [r3, #16]
 8003ff8:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8003ffc:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8004000:	687a      	ldr	r2, [r7, #4]
 8004002:	6892      	ldr	r2, [r2, #8]
 8004004:	0211      	lsls	r1, r2, #8
 8004006:	687a      	ldr	r2, [r7, #4]
 8004008:	6952      	ldr	r2, [r2, #20]
 800400a:	0852      	lsrs	r2, r2, #1
 800400c:	3a01      	subs	r2, #1
 800400e:	0652      	lsls	r2, r2, #25
 8004010:	430a      	orrs	r2, r1
 8004012:	4916      	ldr	r1, [pc, #88]	@ (800406c <RCCEx_PLLSAI1_Config+0x1e4>)
 8004014:	4313      	orrs	r3, r2
 8004016:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8004018:	4b14      	ldr	r3, [pc, #80]	@ (800406c <RCCEx_PLLSAI1_Config+0x1e4>)
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	4a13      	ldr	r2, [pc, #76]	@ (800406c <RCCEx_PLLSAI1_Config+0x1e4>)
 800401e:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8004022:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004024:	f7fd fade 	bl	80015e4 <HAL_GetTick>
 8004028:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800402a:	e009      	b.n	8004040 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800402c:	f7fd fada 	bl	80015e4 <HAL_GetTick>
 8004030:	4602      	mov	r2, r0
 8004032:	68bb      	ldr	r3, [r7, #8]
 8004034:	1ad3      	subs	r3, r2, r3
 8004036:	2b02      	cmp	r3, #2
 8004038:	d902      	bls.n	8004040 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 800403a:	2303      	movs	r3, #3
 800403c:	73fb      	strb	r3, [r7, #15]
          break;
 800403e:	e005      	b.n	800404c <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004040:	4b0a      	ldr	r3, [pc, #40]	@ (800406c <RCCEx_PLLSAI1_Config+0x1e4>)
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004048:	2b00      	cmp	r3, #0
 800404a:	d0ef      	beq.n	800402c <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 800404c:	7bfb      	ldrb	r3, [r7, #15]
 800404e:	2b00      	cmp	r3, #0
 8004050:	d106      	bne.n	8004060 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8004052:	4b06      	ldr	r3, [pc, #24]	@ (800406c <RCCEx_PLLSAI1_Config+0x1e4>)
 8004054:	691a      	ldr	r2, [r3, #16]
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	699b      	ldr	r3, [r3, #24]
 800405a:	4904      	ldr	r1, [pc, #16]	@ (800406c <RCCEx_PLLSAI1_Config+0x1e4>)
 800405c:	4313      	orrs	r3, r2
 800405e:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8004060:	7bfb      	ldrb	r3, [r7, #15]
}
 8004062:	4618      	mov	r0, r3
 8004064:	3710      	adds	r7, #16
 8004066:	46bd      	mov	sp, r7
 8004068:	bd80      	pop	{r7, pc}
 800406a:	bf00      	nop
 800406c:	40021000 	.word	0x40021000

08004070 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8004070:	b580      	push	{r7, lr}
 8004072:	b084      	sub	sp, #16
 8004074:	af00      	add	r7, sp, #0
 8004076:	6078      	str	r0, [r7, #4]
 8004078:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800407a:	2300      	movs	r3, #0
 800407c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800407e:	4b6a      	ldr	r3, [pc, #424]	@ (8004228 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004080:	68db      	ldr	r3, [r3, #12]
 8004082:	f003 0303 	and.w	r3, r3, #3
 8004086:	2b00      	cmp	r3, #0
 8004088:	d018      	beq.n	80040bc <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 800408a:	4b67      	ldr	r3, [pc, #412]	@ (8004228 <RCCEx_PLLSAI2_Config+0x1b8>)
 800408c:	68db      	ldr	r3, [r3, #12]
 800408e:	f003 0203 	and.w	r2, r3, #3
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	429a      	cmp	r2, r3
 8004098:	d10d      	bne.n	80040b6 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	681b      	ldr	r3, [r3, #0]
       ||
 800409e:	2b00      	cmp	r3, #0
 80040a0:	d009      	beq.n	80040b6 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 80040a2:	4b61      	ldr	r3, [pc, #388]	@ (8004228 <RCCEx_PLLSAI2_Config+0x1b8>)
 80040a4:	68db      	ldr	r3, [r3, #12]
 80040a6:	091b      	lsrs	r3, r3, #4
 80040a8:	f003 0307 	and.w	r3, r3, #7
 80040ac:	1c5a      	adds	r2, r3, #1
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	685b      	ldr	r3, [r3, #4]
       ||
 80040b2:	429a      	cmp	r2, r3
 80040b4:	d047      	beq.n	8004146 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80040b6:	2301      	movs	r3, #1
 80040b8:	73fb      	strb	r3, [r7, #15]
 80040ba:	e044      	b.n	8004146 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	2b03      	cmp	r3, #3
 80040c2:	d018      	beq.n	80040f6 <RCCEx_PLLSAI2_Config+0x86>
 80040c4:	2b03      	cmp	r3, #3
 80040c6:	d825      	bhi.n	8004114 <RCCEx_PLLSAI2_Config+0xa4>
 80040c8:	2b01      	cmp	r3, #1
 80040ca:	d002      	beq.n	80040d2 <RCCEx_PLLSAI2_Config+0x62>
 80040cc:	2b02      	cmp	r3, #2
 80040ce:	d009      	beq.n	80040e4 <RCCEx_PLLSAI2_Config+0x74>
 80040d0:	e020      	b.n	8004114 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80040d2:	4b55      	ldr	r3, [pc, #340]	@ (8004228 <RCCEx_PLLSAI2_Config+0x1b8>)
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	f003 0302 	and.w	r3, r3, #2
 80040da:	2b00      	cmp	r3, #0
 80040dc:	d11d      	bne.n	800411a <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 80040de:	2301      	movs	r3, #1
 80040e0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80040e2:	e01a      	b.n	800411a <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80040e4:	4b50      	ldr	r3, [pc, #320]	@ (8004228 <RCCEx_PLLSAI2_Config+0x1b8>)
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80040ec:	2b00      	cmp	r3, #0
 80040ee:	d116      	bne.n	800411e <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 80040f0:	2301      	movs	r3, #1
 80040f2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80040f4:	e013      	b.n	800411e <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80040f6:	4b4c      	ldr	r3, [pc, #304]	@ (8004228 <RCCEx_PLLSAI2_Config+0x1b8>)
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80040fe:	2b00      	cmp	r3, #0
 8004100:	d10f      	bne.n	8004122 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004102:	4b49      	ldr	r3, [pc, #292]	@ (8004228 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800410a:	2b00      	cmp	r3, #0
 800410c:	d109      	bne.n	8004122 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 800410e:	2301      	movs	r3, #1
 8004110:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8004112:	e006      	b.n	8004122 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8004114:	2301      	movs	r3, #1
 8004116:	73fb      	strb	r3, [r7, #15]
      break;
 8004118:	e004      	b.n	8004124 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800411a:	bf00      	nop
 800411c:	e002      	b.n	8004124 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800411e:	bf00      	nop
 8004120:	e000      	b.n	8004124 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8004122:	bf00      	nop
    }

    if(status == HAL_OK)
 8004124:	7bfb      	ldrb	r3, [r7, #15]
 8004126:	2b00      	cmp	r3, #0
 8004128:	d10d      	bne.n	8004146 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800412a:	4b3f      	ldr	r3, [pc, #252]	@ (8004228 <RCCEx_PLLSAI2_Config+0x1b8>)
 800412c:	68db      	ldr	r3, [r3, #12]
 800412e:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	6819      	ldr	r1, [r3, #0]
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	685b      	ldr	r3, [r3, #4]
 800413a:	3b01      	subs	r3, #1
 800413c:	011b      	lsls	r3, r3, #4
 800413e:	430b      	orrs	r3, r1
 8004140:	4939      	ldr	r1, [pc, #228]	@ (8004228 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004142:	4313      	orrs	r3, r2
 8004144:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8004146:	7bfb      	ldrb	r3, [r7, #15]
 8004148:	2b00      	cmp	r3, #0
 800414a:	d167      	bne.n	800421c <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 800414c:	4b36      	ldr	r3, [pc, #216]	@ (8004228 <RCCEx_PLLSAI2_Config+0x1b8>)
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	4a35      	ldr	r2, [pc, #212]	@ (8004228 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004152:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004156:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004158:	f7fd fa44 	bl	80015e4 <HAL_GetTick>
 800415c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800415e:	e009      	b.n	8004174 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004160:	f7fd fa40 	bl	80015e4 <HAL_GetTick>
 8004164:	4602      	mov	r2, r0
 8004166:	68bb      	ldr	r3, [r7, #8]
 8004168:	1ad3      	subs	r3, r2, r3
 800416a:	2b02      	cmp	r3, #2
 800416c:	d902      	bls.n	8004174 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800416e:	2303      	movs	r3, #3
 8004170:	73fb      	strb	r3, [r7, #15]
        break;
 8004172:	e005      	b.n	8004180 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004174:	4b2c      	ldr	r3, [pc, #176]	@ (8004228 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800417c:	2b00      	cmp	r3, #0
 800417e:	d1ef      	bne.n	8004160 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8004180:	7bfb      	ldrb	r3, [r7, #15]
 8004182:	2b00      	cmp	r3, #0
 8004184:	d14a      	bne.n	800421c <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8004186:	683b      	ldr	r3, [r7, #0]
 8004188:	2b00      	cmp	r3, #0
 800418a:	d111      	bne.n	80041b0 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800418c:	4b26      	ldr	r3, [pc, #152]	@ (8004228 <RCCEx_PLLSAI2_Config+0x1b8>)
 800418e:	695b      	ldr	r3, [r3, #20]
 8004190:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8004194:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004198:	687a      	ldr	r2, [r7, #4]
 800419a:	6892      	ldr	r2, [r2, #8]
 800419c:	0211      	lsls	r1, r2, #8
 800419e:	687a      	ldr	r2, [r7, #4]
 80041a0:	68d2      	ldr	r2, [r2, #12]
 80041a2:	0912      	lsrs	r2, r2, #4
 80041a4:	0452      	lsls	r2, r2, #17
 80041a6:	430a      	orrs	r2, r1
 80041a8:	491f      	ldr	r1, [pc, #124]	@ (8004228 <RCCEx_PLLSAI2_Config+0x1b8>)
 80041aa:	4313      	orrs	r3, r2
 80041ac:	614b      	str	r3, [r1, #20]
 80041ae:	e011      	b.n	80041d4 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80041b0:	4b1d      	ldr	r3, [pc, #116]	@ (8004228 <RCCEx_PLLSAI2_Config+0x1b8>)
 80041b2:	695b      	ldr	r3, [r3, #20]
 80041b4:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 80041b8:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80041bc:	687a      	ldr	r2, [r7, #4]
 80041be:	6892      	ldr	r2, [r2, #8]
 80041c0:	0211      	lsls	r1, r2, #8
 80041c2:	687a      	ldr	r2, [r7, #4]
 80041c4:	6912      	ldr	r2, [r2, #16]
 80041c6:	0852      	lsrs	r2, r2, #1
 80041c8:	3a01      	subs	r2, #1
 80041ca:	0652      	lsls	r2, r2, #25
 80041cc:	430a      	orrs	r2, r1
 80041ce:	4916      	ldr	r1, [pc, #88]	@ (8004228 <RCCEx_PLLSAI2_Config+0x1b8>)
 80041d0:	4313      	orrs	r3, r2
 80041d2:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 80041d4:	4b14      	ldr	r3, [pc, #80]	@ (8004228 <RCCEx_PLLSAI2_Config+0x1b8>)
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	4a13      	ldr	r2, [pc, #76]	@ (8004228 <RCCEx_PLLSAI2_Config+0x1b8>)
 80041da:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80041de:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80041e0:	f7fd fa00 	bl	80015e4 <HAL_GetTick>
 80041e4:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80041e6:	e009      	b.n	80041fc <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80041e8:	f7fd f9fc 	bl	80015e4 <HAL_GetTick>
 80041ec:	4602      	mov	r2, r0
 80041ee:	68bb      	ldr	r3, [r7, #8]
 80041f0:	1ad3      	subs	r3, r2, r3
 80041f2:	2b02      	cmp	r3, #2
 80041f4:	d902      	bls.n	80041fc <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 80041f6:	2303      	movs	r3, #3
 80041f8:	73fb      	strb	r3, [r7, #15]
          break;
 80041fa:	e005      	b.n	8004208 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80041fc:	4b0a      	ldr	r3, [pc, #40]	@ (8004228 <RCCEx_PLLSAI2_Config+0x1b8>)
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004204:	2b00      	cmp	r3, #0
 8004206:	d0ef      	beq.n	80041e8 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8004208:	7bfb      	ldrb	r3, [r7, #15]
 800420a:	2b00      	cmp	r3, #0
 800420c:	d106      	bne.n	800421c <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 800420e:	4b06      	ldr	r3, [pc, #24]	@ (8004228 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004210:	695a      	ldr	r2, [r3, #20]
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	695b      	ldr	r3, [r3, #20]
 8004216:	4904      	ldr	r1, [pc, #16]	@ (8004228 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004218:	4313      	orrs	r3, r2
 800421a:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 800421c:	7bfb      	ldrb	r3, [r7, #15]
}
 800421e:	4618      	mov	r0, r3
 8004220:	3710      	adds	r7, #16
 8004222:	46bd      	mov	sp, r7
 8004224:	bd80      	pop	{r7, pc}
 8004226:	bf00      	nop
 8004228:	40021000 	.word	0x40021000

0800422c <RCCEx_GetSAIxPeriphCLKFreq>:
#endif /* RCC_PLLSAI2_SUPPORT */

#if defined(SAI1)

static uint32_t RCCEx_GetSAIxPeriphCLKFreq(uint32_t PeriphClk, uint32_t InputFrequency)
{
 800422c:	b480      	push	{r7}
 800422e:	b089      	sub	sp, #36	@ 0x24
 8004230:	af00      	add	r7, sp, #0
 8004232:	6078      	str	r0, [r7, #4]
 8004234:	6039      	str	r1, [r7, #0]
  uint32_t frequency = 0U;
 8004236:	2300      	movs	r3, #0
 8004238:	61fb      	str	r3, [r7, #28]
  uint32_t srcclk = 0U;
 800423a:	2300      	movs	r3, #0
 800423c:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, plln;    /* no init needed */
#if defined(RCC_PLLP_SUPPORT)
  uint32_t pllp = 0U;
 800423e:	2300      	movs	r3, #0
 8004240:	617b      	str	r3, [r7, #20]
#endif /* RCC_PLLP_SUPPORT */

  /* Handle SAIs */
  if(PeriphClk == RCC_PERIPHCLK_SAI1)
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004248:	d10c      	bne.n	8004264 <RCCEx_GetSAIxPeriphCLKFreq+0x38>
  {
    srcclk = __HAL_RCC_GET_SAI1_SOURCE();
 800424a:	4b6e      	ldr	r3, [pc, #440]	@ (8004404 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 800424c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004250:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 8004254:	61bb      	str	r3, [r7, #24]
    if(srcclk == RCC_SAI1CLKSOURCE_PIN)
 8004256:	69bb      	ldr	r3, [r7, #24]
 8004258:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800425c:	d112      	bne.n	8004284 <RCCEx_GetSAIxPeriphCLKFreq+0x58>
    {
      frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 800425e:	4b6a      	ldr	r3, [pc, #424]	@ (8004408 <RCCEx_GetSAIxPeriphCLKFreq+0x1dc>)
 8004260:	61fb      	str	r3, [r7, #28]
 8004262:	e00f      	b.n	8004284 <RCCEx_GetSAIxPeriphCLKFreq+0x58>
    /* Else, PLL clock output to check below */
  }
#if defined(SAI2)
  else
  {
    if(PeriphClk == RCC_PERIPHCLK_SAI2)
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800426a:	d10b      	bne.n	8004284 <RCCEx_GetSAIxPeriphCLKFreq+0x58>
    {
      srcclk = __HAL_RCC_GET_SAI2_SOURCE();
 800426c:	4b65      	ldr	r3, [pc, #404]	@ (8004404 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 800426e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004272:	f003 7340 	and.w	r3, r3, #50331648	@ 0x3000000
 8004276:	61bb      	str	r3, [r7, #24]
      if(srcclk == RCC_SAI2CLKSOURCE_PIN)
 8004278:	69bb      	ldr	r3, [r7, #24]
 800427a:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800427e:	d101      	bne.n	8004284 <RCCEx_GetSAIxPeriphCLKFreq+0x58>
      {
        frequency = EXTERNAL_SAI2_CLOCK_VALUE;
 8004280:	4b61      	ldr	r3, [pc, #388]	@ (8004408 <RCCEx_GetSAIxPeriphCLKFreq+0x1dc>)
 8004282:	61fb      	str	r3, [r7, #28]
      /* Else, PLL clock output to check below */
    }
  }
#endif /* SAI2 */

  if(frequency == 0U)
 8004284:	69fb      	ldr	r3, [r7, #28]
 8004286:	2b00      	cmp	r3, #0
 8004288:	f040 80b4 	bne.w	80043f4 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
  {
    pllvco = InputFrequency;
 800428c:	683b      	ldr	r3, [r7, #0]
 800428e:	613b      	str	r3, [r7, #16]

#if defined(SAI2)
    if((srcclk == RCC_SAI1CLKSOURCE_PLL) || (srcclk == RCC_SAI2CLKSOURCE_PLL))
 8004290:	69bb      	ldr	r3, [r7, #24]
 8004292:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004296:	d003      	beq.n	80042a0 <RCCEx_GetSAIxPeriphCLKFreq+0x74>
 8004298:	69bb      	ldr	r3, [r7, #24]
 800429a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800429e:	d135      	bne.n	800430c <RCCEx_GetSAIxPeriphCLKFreq+0xe0>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 80042a0:	4b58      	ldr	r3, [pc, #352]	@ (8004404 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80042a8:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80042ac:	f040 80a1 	bne.w	80043f2 <RCCEx_GetSAIxPeriphCLKFreq+0x1c6>
 80042b0:	4b54      	ldr	r3, [pc, #336]	@ (8004404 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 80042b2:	68db      	ldr	r3, [r3, #12]
 80042b4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80042b8:	2b00      	cmp	r3, #0
 80042ba:	f000 809a 	beq.w	80043f2 <RCCEx_GetSAIxPeriphCLKFreq+0x1c6>
      {
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 80042be:	4b51      	ldr	r3, [pc, #324]	@ (8004404 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 80042c0:	68db      	ldr	r3, [r3, #12]
 80042c2:	091b      	lsrs	r3, r3, #4
 80042c4:	f003 0307 	and.w	r3, r3, #7
 80042c8:	3301      	adds	r3, #1
 80042ca:	693a      	ldr	r2, [r7, #16]
 80042cc:	fbb2 f3f3 	udiv	r3, r2, r3
 80042d0:	613b      	str	r3, [r7, #16]
        /* f(PLLSAI3CLK) = f(VCO input) * PLLN / PLLP */
        plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 80042d2:	4b4c      	ldr	r3, [pc, #304]	@ (8004404 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 80042d4:	68db      	ldr	r3, [r3, #12]
 80042d6:	0a1b      	lsrs	r3, r3, #8
 80042d8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80042dc:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPDIV) >> RCC_PLLCFGR_PLLPDIV_Pos;
#endif
        if(pllp == 0U)
 80042de:	697b      	ldr	r3, [r7, #20]
 80042e0:	2b00      	cmp	r3, #0
 80042e2:	d10a      	bne.n	80042fa <RCCEx_GetSAIxPeriphCLKFreq+0xce>
        {
          if(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) != 0U)
 80042e4:	4b47      	ldr	r3, [pc, #284]	@ (8004404 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 80042e6:	68db      	ldr	r3, [r3, #12]
 80042e8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80042ec:	2b00      	cmp	r3, #0
 80042ee:	d002      	beq.n	80042f6 <RCCEx_GetSAIxPeriphCLKFreq+0xca>
          {
            pllp = 17U;
 80042f0:	2311      	movs	r3, #17
 80042f2:	617b      	str	r3, [r7, #20]
 80042f4:	e001      	b.n	80042fa <RCCEx_GetSAIxPeriphCLKFreq+0xce>
          }
          else
          {
            pllp = 7U;
 80042f6:	2307      	movs	r3, #7
 80042f8:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 80042fa:	693b      	ldr	r3, [r7, #16]
 80042fc:	68fa      	ldr	r2, [r7, #12]
 80042fe:	fb03 f202 	mul.w	r2, r3, r2
 8004302:	697b      	ldr	r3, [r7, #20]
 8004304:	fbb2 f3f3 	udiv	r3, r2, r3
 8004308:	61fb      	str	r3, [r7, #28]
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 800430a:	e072      	b.n	80043f2 <RCCEx_GetSAIxPeriphCLKFreq+0x1c6>
      }
    }
    else if(srcclk == 0U)  /* RCC_SAI1CLKSOURCE_PLLSAI1 || RCC_SAI2CLKSOURCE_PLLSAI1 */
 800430c:	69bb      	ldr	r3, [r7, #24]
 800430e:	2b00      	cmp	r3, #0
 8004310:	d133      	bne.n	800437a <RCCEx_GetSAIxPeriphCLKFreq+0x14e>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY) && (__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_SAI1CLK) != 0U))
 8004312:	4b3c      	ldr	r3, [pc, #240]	@ (8004404 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800431a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800431e:	d169      	bne.n	80043f4 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
 8004320:	4b38      	ldr	r3, [pc, #224]	@ (8004404 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8004322:	691b      	ldr	r3, [r3, #16]
 8004324:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004328:	2b00      	cmp	r3, #0
 800432a:	d063      	beq.n	80043f4 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
        /* PLLSAI1M exists: apply PLLSAI1M divider for PLLSAI1 output computation */
        /* f(PLLSAI1 Source) / PLLSAI1M */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U));
#else
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 800432c:	4b35      	ldr	r3, [pc, #212]	@ (8004404 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 800432e:	68db      	ldr	r3, [r3, #12]
 8004330:	091b      	lsrs	r3, r3, #4
 8004332:	f003 0307 	and.w	r3, r3, #7
 8004336:	3301      	adds	r3, #1
 8004338:	693a      	ldr	r2, [r7, #16]
 800433a:	fbb2 f3f3 	udiv	r3, r2, r3
 800433e:	613b      	str	r3, [r7, #16]
#endif
        /* f(PLLSAI1CLK) = f(VCOSAI1 input) * PLLSAI1N / PLLSAI1P */
        plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 8004340:	4b30      	ldr	r3, [pc, #192]	@ (8004404 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8004342:	691b      	ldr	r3, [r3, #16]
 8004344:	0a1b      	lsrs	r3, r3, #8
 8004346:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800434a:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1PDIV) >> RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos;
#endif
        if(pllp == 0U)
 800434c:	697b      	ldr	r3, [r7, #20]
 800434e:	2b00      	cmp	r3, #0
 8004350:	d10a      	bne.n	8004368 <RCCEx_GetSAIxPeriphCLKFreq+0x13c>
        {
          if(READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1P) != 0U)
 8004352:	4b2c      	ldr	r3, [pc, #176]	@ (8004404 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8004354:	691b      	ldr	r3, [r3, #16]
 8004356:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800435a:	2b00      	cmp	r3, #0
 800435c:	d002      	beq.n	8004364 <RCCEx_GetSAIxPeriphCLKFreq+0x138>
          {
            pllp = 17U;
 800435e:	2311      	movs	r3, #17
 8004360:	617b      	str	r3, [r7, #20]
 8004362:	e001      	b.n	8004368 <RCCEx_GetSAIxPeriphCLKFreq+0x13c>
          }
          else
          {
            pllp = 7U;
 8004364:	2307      	movs	r3, #7
 8004366:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 8004368:	693b      	ldr	r3, [r7, #16]
 800436a:	68fa      	ldr	r2, [r7, #12]
 800436c:	fb03 f202 	mul.w	r2, r3, r2
 8004370:	697b      	ldr	r3, [r7, #20]
 8004372:	fbb2 f3f3 	udiv	r3, r2, r3
 8004376:	61fb      	str	r3, [r7, #28]
 8004378:	e03c      	b.n	80043f4 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
    }
#endif /* SAI2 */

#if defined(RCC_PLLSAI2_SUPPORT)

    else if((srcclk == RCC_SAI1CLKSOURCE_PLLSAI2) || (srcclk == RCC_SAI2CLKSOURCE_PLLSAI2))
 800437a:	69bb      	ldr	r3, [r7, #24]
 800437c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004380:	d003      	beq.n	800438a <RCCEx_GetSAIxPeriphCLKFreq+0x15e>
 8004382:	69bb      	ldr	r3, [r7, #24]
 8004384:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004388:	d134      	bne.n	80043f4 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI2RDY) && (__HAL_RCC_GET_PLLSAI2CLKOUT_CONFIG(RCC_PLLSAI2_SAI2CLK) != 0U))
 800438a:	4b1e      	ldr	r3, [pc, #120]	@ (8004404 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004392:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004396:	d12d      	bne.n	80043f4 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
 8004398:	4b1a      	ldr	r3, [pc, #104]	@ (8004404 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 800439a:	695b      	ldr	r3, [r3, #20]
 800439c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80043a0:	2b00      	cmp	r3, #0
 80043a2:	d027      	beq.n	80043f4 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
        /* PLLSAI2M exists: apply PLLSAI2M divider for PLLSAI2 output computation */
        /* f(PLLSAI2 Source) / PLLSAI2M */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2M) >> RCC_PLLSAI2CFGR_PLLSAI2M_Pos) + 1U));
#else
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 80043a4:	4b17      	ldr	r3, [pc, #92]	@ (8004404 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 80043a6:	68db      	ldr	r3, [r3, #12]
 80043a8:	091b      	lsrs	r3, r3, #4
 80043aa:	f003 0307 	and.w	r3, r3, #7
 80043ae:	3301      	adds	r3, #1
 80043b0:	693a      	ldr	r2, [r7, #16]
 80043b2:	fbb2 f3f3 	udiv	r3, r2, r3
 80043b6:	613b      	str	r3, [r7, #16]
#endif
        /* f(PLLSAI2CLK) = f(VCOSAI2 input) * PLLSAI2N / PLLSAI2P */
        plln = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2N) >> RCC_PLLSAI2CFGR_PLLSAI2N_Pos;
 80043b8:	4b12      	ldr	r3, [pc, #72]	@ (8004404 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 80043ba:	695b      	ldr	r3, [r3, #20]
 80043bc:	0a1b      	lsrs	r3, r3, #8
 80043be:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80043c2:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2PDIV) >> RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos;
#endif
        if(pllp == 0U)
 80043c4:	697b      	ldr	r3, [r7, #20]
 80043c6:	2b00      	cmp	r3, #0
 80043c8:	d10a      	bne.n	80043e0 <RCCEx_GetSAIxPeriphCLKFreq+0x1b4>
        {
          if(READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2P) != 0U)
 80043ca:	4b0e      	ldr	r3, [pc, #56]	@ (8004404 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 80043cc:	695b      	ldr	r3, [r3, #20]
 80043ce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80043d2:	2b00      	cmp	r3, #0
 80043d4:	d002      	beq.n	80043dc <RCCEx_GetSAIxPeriphCLKFreq+0x1b0>
          {
            pllp = 17U;
 80043d6:	2311      	movs	r3, #17
 80043d8:	617b      	str	r3, [r7, #20]
 80043da:	e001      	b.n	80043e0 <RCCEx_GetSAIxPeriphCLKFreq+0x1b4>
          }
          else
          {
            pllp = 7U;
 80043dc:	2307      	movs	r3, #7
 80043de:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 80043e0:	693b      	ldr	r3, [r7, #16]
 80043e2:	68fa      	ldr	r2, [r7, #12]
 80043e4:	fb03 f202 	mul.w	r2, r3, r2
 80043e8:	697b      	ldr	r3, [r7, #20]
 80043ea:	fbb2 f3f3 	udiv	r3, r2, r3
 80043ee:	61fb      	str	r3, [r7, #28]
 80043f0:	e000      	b.n	80043f4 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 80043f2:	bf00      	nop
      /* No clock source, frequency default init at 0 */
    }
  }


  return frequency;
 80043f4:	69fb      	ldr	r3, [r7, #28]
}
 80043f6:	4618      	mov	r0, r3
 80043f8:	3724      	adds	r7, #36	@ 0x24
 80043fa:	46bd      	mov	sp, r7
 80043fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004400:	4770      	bx	lr
 8004402:	bf00      	nop
 8004404:	40021000 	.word	0x40021000
 8004408:	001fff68 	.word	0x001fff68

0800440c <HAL_SAI_InitProtocol>:
  *                   the configuration information for SAI module.
  * @param  nbslot Number of slot.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_InitProtocol(SAI_HandleTypeDef *hsai, uint32_t protocol, uint32_t datasize, uint32_t nbslot)
{
 800440c:	b580      	push	{r7, lr}
 800440e:	b086      	sub	sp, #24
 8004410:	af00      	add	r7, sp, #0
 8004412:	60f8      	str	r0, [r7, #12]
 8004414:	60b9      	str	r1, [r7, #8]
 8004416:	607a      	str	r2, [r7, #4]
 8004418:	603b      	str	r3, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SAI_SUPPORTED_PROTOCOL(protocol));
  assert_param(IS_SAI_PROTOCOL_DATASIZE(datasize));

  switch (protocol)
 800441a:	68bb      	ldr	r3, [r7, #8]
 800441c:	2b02      	cmp	r3, #2
 800441e:	d904      	bls.n	800442a <HAL_SAI_InitProtocol+0x1e>
 8004420:	68bb      	ldr	r3, [r7, #8]
 8004422:	3b03      	subs	r3, #3
 8004424:	2b01      	cmp	r3, #1
 8004426:	d812      	bhi.n	800444e <HAL_SAI_InitProtocol+0x42>
 8004428:	e008      	b.n	800443c <HAL_SAI_InitProtocol+0x30>
  {
    case SAI_I2S_STANDARD :
    case SAI_I2S_MSBJUSTIFIED :
    case SAI_I2S_LSBJUSTIFIED :
      status = SAI_InitI2S(hsai, protocol, datasize, nbslot);
 800442a:	683b      	ldr	r3, [r7, #0]
 800442c:	687a      	ldr	r2, [r7, #4]
 800442e:	68b9      	ldr	r1, [r7, #8]
 8004430:	68f8      	ldr	r0, [r7, #12]
 8004432:	f000 f98f 	bl	8004754 <SAI_InitI2S>
 8004436:	4603      	mov	r3, r0
 8004438:	75fb      	strb	r3, [r7, #23]
      break;
 800443a:	e00b      	b.n	8004454 <HAL_SAI_InitProtocol+0x48>
    case SAI_PCM_LONG :
    case SAI_PCM_SHORT :
      status = SAI_InitPCM(hsai, protocol, datasize, nbslot);
 800443c:	683b      	ldr	r3, [r7, #0]
 800443e:	687a      	ldr	r2, [r7, #4]
 8004440:	68b9      	ldr	r1, [r7, #8]
 8004442:	68f8      	ldr	r0, [r7, #12]
 8004444:	f000 fa38 	bl	80048b8 <SAI_InitPCM>
 8004448:	4603      	mov	r3, r0
 800444a:	75fb      	strb	r3, [r7, #23]
      break;
 800444c:	e002      	b.n	8004454 <HAL_SAI_InitProtocol+0x48>
    default :
      status = HAL_ERROR;
 800444e:	2301      	movs	r3, #1
 8004450:	75fb      	strb	r3, [r7, #23]
      break;
 8004452:	bf00      	nop
  }

  if (status == HAL_OK)
 8004454:	7dfb      	ldrb	r3, [r7, #23]
 8004456:	2b00      	cmp	r3, #0
 8004458:	d104      	bne.n	8004464 <HAL_SAI_InitProtocol+0x58>
  {
    status = HAL_SAI_Init(hsai);
 800445a:	68f8      	ldr	r0, [r7, #12]
 800445c:	f000 f808 	bl	8004470 <HAL_SAI_Init>
 8004460:	4603      	mov	r3, r0
 8004462:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8004464:	7dfb      	ldrb	r3, [r7, #23]
}
 8004466:	4618      	mov	r0, r3
 8004468:	3718      	adds	r7, #24
 800446a:	46bd      	mov	sp, r7
 800446c:	bd80      	pop	{r7, pc}
	...

08004470 <HAL_SAI_Init>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Init(SAI_HandleTypeDef *hsai)
{
 8004470:	b580      	push	{r7, lr}
 8004472:	b088      	sub	sp, #32
 8004474:	af00      	add	r7, sp, #0
 8004476:	6078      	str	r0, [r7, #4]
#endif /* SAI2 */
  uint32_t ckstr_bits;
  uint32_t syncen_bits;

  /* Check the SAI handle allocation */
  if (hsai == NULL)
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	2b00      	cmp	r3, #0
 800447c:	d101      	bne.n	8004482 <HAL_SAI_Init+0x12>
  {
    return HAL_ERROR;
 800447e:	2301      	movs	r3, #1
 8004480:	e155      	b.n	800472e <HAL_SAI_Init+0x2be>
    }
  }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
  /* STM32L4P5xx || STM32L4Q5xx */

  if (hsai->State == HAL_SAI_STATE_RESET)
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 8004488:	b2db      	uxtb	r3, r3
 800448a:	2b00      	cmp	r3, #0
 800448c:	d106      	bne.n	800449c <HAL_SAI_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hsai->Lock = HAL_UNLOCKED;
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	2200      	movs	r2, #0
 8004492:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
      hsai->MspInitCallback = HAL_SAI_MspInit;
    }
    hsai->MspInitCallback(hsai);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_SAI_MspInit(hsai);
 8004496:	6878      	ldr	r0, [r7, #4]
 8004498:	f7fc fca6 	bl	8000de8 <HAL_SAI_MspInit>
#endif
  }

  /* Disable the selected SAI peripheral */
  if (SAI_Disable(hsai) != HAL_OK)
 800449c:	6878      	ldr	r0, [r7, #4]
 800449e:	f000 fa8d 	bl	80049bc <SAI_Disable>
 80044a2:	4603      	mov	r3, r0
 80044a4:	2b00      	cmp	r3, #0
 80044a6:	d001      	beq.n	80044ac <HAL_SAI_Init+0x3c>
  {
    return HAL_ERROR;
 80044a8:	2301      	movs	r3, #1
 80044aa:	e140      	b.n	800472e <HAL_SAI_Init+0x2be>
  }

  hsai->State = HAL_SAI_STATE_BUSY;
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	2202      	movs	r2, #2
 80044b0:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

  /* SAI Block Synchro Configuration -----------------------------------------*/
  /* This setting must be done with both audio block (A & B) disabled         */
#if defined(SAI2)
  switch (hsai->Init.SynchroExt)
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	68db      	ldr	r3, [r3, #12]
 80044b8:	2b02      	cmp	r3, #2
 80044ba:	d00c      	beq.n	80044d6 <HAL_SAI_Init+0x66>
 80044bc:	2b02      	cmp	r3, #2
 80044be:	d80d      	bhi.n	80044dc <HAL_SAI_Init+0x6c>
 80044c0:	2b00      	cmp	r3, #0
 80044c2:	d002      	beq.n	80044ca <HAL_SAI_Init+0x5a>
 80044c4:	2b01      	cmp	r3, #1
 80044c6:	d003      	beq.n	80044d0 <HAL_SAI_Init+0x60>
 80044c8:	e008      	b.n	80044dc <HAL_SAI_Init+0x6c>
  {
    case SAI_SYNCEXT_DISABLE :
      tmpregisterGCR = 0;
 80044ca:	2300      	movs	r3, #0
 80044cc:	61fb      	str	r3, [r7, #28]
      break;
 80044ce:	e008      	b.n	80044e2 <HAL_SAI_Init+0x72>
    case SAI_SYNCEXT_OUTBLOCKA_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_0;
 80044d0:	2310      	movs	r3, #16
 80044d2:	61fb      	str	r3, [r7, #28]
      break;
 80044d4:	e005      	b.n	80044e2 <HAL_SAI_Init+0x72>
    case SAI_SYNCEXT_OUTBLOCKB_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_1;
 80044d6:	2320      	movs	r3, #32
 80044d8:	61fb      	str	r3, [r7, #28]
      break;
 80044da:	e002      	b.n	80044e2 <HAL_SAI_Init+0x72>
    default :
      tmpregisterGCR = 0;
 80044dc:	2300      	movs	r3, #0
 80044de:	61fb      	str	r3, [r7, #28]
      break;
 80044e0:	bf00      	nop
  }
#endif /* SAI2 */

  switch (hsai->Init.Synchro)
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	689b      	ldr	r3, [r3, #8]
 80044e6:	2b03      	cmp	r3, #3
 80044e8:	d81d      	bhi.n	8004526 <HAL_SAI_Init+0xb6>
 80044ea:	a201      	add	r2, pc, #4	@ (adr r2, 80044f0 <HAL_SAI_Init+0x80>)
 80044ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80044f0:	08004501 	.word	0x08004501
 80044f4:	08004507 	.word	0x08004507
 80044f8:	0800450f 	.word	0x0800450f
 80044fc:	08004517 	.word	0x08004517
  {
    case SAI_ASYNCHRONOUS :
      syncen_bits = 0;
 8004500:	2300      	movs	r3, #0
 8004502:	617b      	str	r3, [r7, #20]
      break;
 8004504:	e012      	b.n	800452c <HAL_SAI_Init+0xbc>
    case SAI_SYNCHRONOUS :
      syncen_bits = SAI_xCR1_SYNCEN_0;
 8004506:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800450a:	617b      	str	r3, [r7, #20]
      break;
 800450c:	e00e      	b.n	800452c <HAL_SAI_Init+0xbc>
#if defined(SAI2)
    case SAI_SYNCHRONOUS_EXT_SAI1 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 800450e:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8004512:	617b      	str	r3, [r7, #20]
      break;
 8004514:	e00a      	b.n	800452c <HAL_SAI_Init+0xbc>
    case SAI_SYNCHRONOUS_EXT_SAI2 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 8004516:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800451a:	617b      	str	r3, [r7, #20]
      tmpregisterGCR |= SAI_GCR_SYNCIN_0;
 800451c:	69fb      	ldr	r3, [r7, #28]
 800451e:	f043 0301 	orr.w	r3, r3, #1
 8004522:	61fb      	str	r3, [r7, #28]
      break;
 8004524:	e002      	b.n	800452c <HAL_SAI_Init+0xbc>
#endif /* SAI2 */
    default :
      syncen_bits = 0;
 8004526:	2300      	movs	r3, #0
 8004528:	617b      	str	r3, [r7, #20]
      break;
 800452a:	bf00      	nop
  }

#if defined(SAI2)
  if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	4a81      	ldr	r2, [pc, #516]	@ (8004738 <HAL_SAI_Init+0x2c8>)
 8004532:	4293      	cmp	r3, r2
 8004534:	d004      	beq.n	8004540 <HAL_SAI_Init+0xd0>
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	4a80      	ldr	r2, [pc, #512]	@ (800473c <HAL_SAI_Init+0x2cc>)
 800453c:	4293      	cmp	r3, r2
 800453e:	d103      	bne.n	8004548 <HAL_SAI_Init+0xd8>
  {
    SAI1->GCR = tmpregisterGCR;
 8004540:	4a7f      	ldr	r2, [pc, #508]	@ (8004740 <HAL_SAI_Init+0x2d0>)
 8004542:	69fb      	ldr	r3, [r7, #28]
 8004544:	6013      	str	r3, [r2, #0]
 8004546:	e002      	b.n	800454e <HAL_SAI_Init+0xde>
  }
  else
  {
    SAI2->GCR = tmpregisterGCR;
 8004548:	4a7e      	ldr	r2, [pc, #504]	@ (8004744 <HAL_SAI_Init+0x2d4>)
 800454a:	69fb      	ldr	r3, [r7, #28]
 800454c:	6013      	str	r3, [r2, #0]
  }
#else
  SAI1->GCR = 0;
#endif /* SAI2 */

  if (hsai->Init.AudioFrequency != SAI_AUDIO_FREQUENCY_MCKDIV)
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	69db      	ldr	r3, [r3, #28]
 8004552:	2b00      	cmp	r3, #0
 8004554:	d041      	beq.n	80045da <HAL_SAI_Init+0x16a>
#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || \
    defined(STM32L496xx) || defined(STM32L4A6xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx) || \
    defined(STM32L4P5xx) || defined(STM32L4Q5xx)

    if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	4a77      	ldr	r2, [pc, #476]	@ (8004738 <HAL_SAI_Init+0x2c8>)
 800455c:	4293      	cmp	r3, r2
 800455e:	d004      	beq.n	800456a <HAL_SAI_Init+0xfa>
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	4a75      	ldr	r2, [pc, #468]	@ (800473c <HAL_SAI_Init+0x2cc>)
 8004566:	4293      	cmp	r3, r2
 8004568:	d105      	bne.n	8004576 <HAL_SAI_Init+0x106>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI1);
 800456a:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 800456e:	f7fe ff1d 	bl	80033ac <HAL_RCCEx_GetPeriphCLKFreq>
 8004572:	6138      	str	r0, [r7, #16]
 8004574:	e004      	b.n	8004580 <HAL_SAI_Init+0x110>
    }
    else
    {
      /* SAI2_Block_A or SAI2_Block_B */
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI2);
 8004576:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 800457a:	f7fe ff17 	bl	80033ac <HAL_RCCEx_GetPeriphCLKFreq>
 800457e:	6138      	str	r0, [r7, #16]
    /* Configure Master Clock using the following formula :
       MCLK_x = SAI_CK_x / (MCKDIV[3:0] * 2) with MCLK_x = 256 * FS
       FS = SAI_CK_x / (MCKDIV[3:0] * 2) * 256
       MCKDIV[3:0] = SAI_CK_x / FS * 512 */
    /* (freq x 10) to keep Significant digits */
    tmpval = (freq * 10U) / (hsai->Init.AudioFrequency * 2U * 256U);
 8004580:	693a      	ldr	r2, [r7, #16]
 8004582:	4613      	mov	r3, r2
 8004584:	009b      	lsls	r3, r3, #2
 8004586:	4413      	add	r3, r2
 8004588:	005b      	lsls	r3, r3, #1
 800458a:	461a      	mov	r2, r3
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	69db      	ldr	r3, [r3, #28]
 8004590:	025b      	lsls	r3, r3, #9
 8004592:	fbb2 f3f3 	udiv	r3, r2, r3
 8004596:	60fb      	str	r3, [r7, #12]
    hsai->Init.Mckdiv = tmpval / 10U;
 8004598:	68fb      	ldr	r3, [r7, #12]
 800459a:	4a6b      	ldr	r2, [pc, #428]	@ (8004748 <HAL_SAI_Init+0x2d8>)
 800459c:	fba2 2303 	umull	r2, r3, r2, r3
 80045a0:	08da      	lsrs	r2, r3, #3
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	621a      	str	r2, [r3, #32]

    /* Round result to the nearest integer */
    if ((tmpval % 10U) > 8U)
 80045a6:	68f9      	ldr	r1, [r7, #12]
 80045a8:	4b67      	ldr	r3, [pc, #412]	@ (8004748 <HAL_SAI_Init+0x2d8>)
 80045aa:	fba3 2301 	umull	r2, r3, r3, r1
 80045ae:	08da      	lsrs	r2, r3, #3
 80045b0:	4613      	mov	r3, r2
 80045b2:	009b      	lsls	r3, r3, #2
 80045b4:	4413      	add	r3, r2
 80045b6:	005b      	lsls	r3, r3, #1
 80045b8:	1aca      	subs	r2, r1, r3
 80045ba:	2a08      	cmp	r2, #8
 80045bc:	d904      	bls.n	80045c8 <HAL_SAI_Init+0x158>
    {
      hsai->Init.Mckdiv += 1U;
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	6a1b      	ldr	r3, [r3, #32]
 80045c2:	1c5a      	adds	r2, r3, #1
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	621a      	str	r2, [r3, #32]
    }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
    /* STM32L4P5xx || STM32L4Q5xx */

    /* For SPDIF protocol, SAI shall provide a bit clock twice faster the symbol-rate */
    if (hsai->Init.Protocol == SAI_SPDIF_PROTOCOL)
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80045cc:	2b04      	cmp	r3, #4
 80045ce:	d104      	bne.n	80045da <HAL_SAI_Init+0x16a>
    {
      hsai->Init.Mckdiv = hsai->Init.Mckdiv >> 1;
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	6a1b      	ldr	r3, [r3, #32]
 80045d4:	085a      	lsrs	r2, r3, #1
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	621a      	str	r2, [r3, #32]
  }
  /* Check the SAI Block master clock divider parameter */
  assert_param(IS_SAI_BLOCK_MASTER_DIVIDER(hsai->Init.Mckdiv));

  /* Compute CKSTR bits of SAI CR1 according ClockStrobing and AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	685b      	ldr	r3, [r3, #4]
 80045de:	2b00      	cmp	r3, #0
 80045e0:	d003      	beq.n	80045ea <HAL_SAI_Init+0x17a>
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	685b      	ldr	r3, [r3, #4]
 80045e6:	2b02      	cmp	r3, #2
 80045e8:	d109      	bne.n	80045fe <HAL_SAI_Init+0x18e>
  {
    /* Transmit */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? 0U : SAI_xCR1_CKSTR;
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80045ee:	2b01      	cmp	r3, #1
 80045f0:	d101      	bne.n	80045f6 <HAL_SAI_Init+0x186>
 80045f2:	2300      	movs	r3, #0
 80045f4:	e001      	b.n	80045fa <HAL_SAI_Init+0x18a>
 80045f6:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80045fa:	61bb      	str	r3, [r7, #24]
 80045fc:	e008      	b.n	8004610 <HAL_SAI_Init+0x1a0>
  }
  else
  {
    /* Receive */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? SAI_xCR1_CKSTR : 0U;
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004602:	2b01      	cmp	r3, #1
 8004604:	d102      	bne.n	800460c <HAL_SAI_Init+0x19c>
 8004606:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800460a:	e000      	b.n	800460e <HAL_SAI_Init+0x19e>
 800460c:	2300      	movs	r3, #0
 800460e:	61bb      	str	r3, [r7, #24]
                          ckstr_bits | syncen_bits |                             \
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
                          hsai->Init.MckOverSampling);
#else
  hsai->Instance->CR1 &= ~(SAI_xCR1_MODE | SAI_xCR1_PRTCFG |  SAI_xCR1_DS |      \
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	6819      	ldr	r1, [r3, #0]
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	681a      	ldr	r2, [r3, #0]
 800461a:	4b4c      	ldr	r3, [pc, #304]	@ (800474c <HAL_SAI_Init+0x2dc>)
 800461c:	400b      	ands	r3, r1
 800461e:	6013      	str	r3, [r2, #0]
                           SAI_xCR1_LSBFIRST | SAI_xCR1_CKSTR | SAI_xCR1_SYNCEN | \
                           SAI_xCR1_MONO | SAI_xCR1_OUTDRIV  | SAI_xCR1_DMAEN |  \
                           SAI_xCR1_NODIV | SAI_xCR1_MCKDIV);

  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	6819      	ldr	r1, [r3, #0]
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	685a      	ldr	r2, [r3, #4]
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800462e:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8004634:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800463a:	431a      	orrs	r2, r3
 800463c:	69bb      	ldr	r3, [r7, #24]
 800463e:	431a      	orrs	r2, r3
                          ckstr_bits | syncen_bits |                             \
 8004640:	697b      	ldr	r3, [r7, #20]
 8004642:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
                          ckstr_bits | syncen_bits |                             \
 8004648:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	691b      	ldr	r3, [r3, #16]
 800464e:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20));
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	695b      	ldr	r3, [r3, #20]
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8004654:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20));
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	6a1b      	ldr	r3, [r3, #32]
 800465a:	051b      	lsls	r3, r3, #20
 800465c:	431a      	orrs	r2, r3
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	430a      	orrs	r2, r1
 8004664:	601a      	str	r2, [r3, #0]
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
  /* STM32L4P5xx || STM32L4Q5xx */

  /* SAI CR2 Configuration */
  hsai->Instance->CR2 &= ~(SAI_xCR2_FTH | SAI_xCR2_FFLUSH | SAI_xCR2_COMP | SAI_xCR2_CPL);
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	685b      	ldr	r3, [r3, #4]
 800466c:	687a      	ldr	r2, [r7, #4]
 800466e:	6812      	ldr	r2, [r2, #0]
 8004670:	f423 4360 	bic.w	r3, r3, #57344	@ 0xe000
 8004674:	f023 030f 	bic.w	r3, r3, #15
 8004678:	6053      	str	r3, [r2, #4]
  hsai->Instance->CR2 |= (hsai->Init.FIFOThreshold | hsai->Init.CompandingMode | hsai->Init.TriState);
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	6859      	ldr	r1, [r3, #4]
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	699a      	ldr	r2, [r3, #24]
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004688:	431a      	orrs	r2, r3
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800468e:	431a      	orrs	r2, r3
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	430a      	orrs	r2, r1
 8004696:	605a      	str	r2, [r3, #4]

  /* SAI Frame Configuration -----------------------------------------*/
  hsai->Instance->FRCR &= (~(SAI_xFRCR_FRL | SAI_xFRCR_FSALL | SAI_xFRCR_FSDEF | \
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	6899      	ldr	r1, [r3, #8]
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	681a      	ldr	r2, [r3, #0]
 80046a2:	4b2b      	ldr	r3, [pc, #172]	@ (8004750 <HAL_SAI_Init+0x2e0>)
 80046a4:	400b      	ands	r3, r1
 80046a6:	6093      	str	r3, [r2, #8]
                             SAI_xFRCR_FSPOL | SAI_xFRCR_FSOFF));
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	6899      	ldr	r1, [r3, #8]
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80046b2:	1e5a      	subs	r2, r3, #1
                           hsai->FrameInit.FSOffset |
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 80046b8:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSDefinition |
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
                           hsai->FrameInit.FSOffset |
 80046be:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSPolarity   |
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
                           hsai->FrameInit.FSDefinition |
 80046c4:	431a      	orrs	r2, r3
                           ((hsai->FrameInit.ActiveFrameLength - 1U) << 8));
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80046ca:	3b01      	subs	r3, #1
 80046cc:	021b      	lsls	r3, r3, #8
                           hsai->FrameInit.FSPolarity   |
 80046ce:	431a      	orrs	r2, r3
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	430a      	orrs	r2, r1
 80046d6:	609a      	str	r2, [r3, #8]

  /* SAI Block_x SLOT Configuration ------------------------------------------*/
  /* This register has no meaning in AC 97 and SPDIF audio protocol */
  hsai->Instance->SLOTR &= (~(SAI_xSLOTR_FBOFF | SAI_xSLOTR_SLOTSZ |  \
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	68d9      	ldr	r1, [r3, #12]
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	681a      	ldr	r2, [r3, #0]
 80046e2:	f24f 0320 	movw	r3, #61472	@ 0xf020
 80046e6:	400b      	ands	r3, r1
 80046e8:	60d3      	str	r3, [r2, #12]
                              SAI_xSLOTR_NBSLOT | SAI_xSLOTR_SLOTEN));

  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	68d9      	ldr	r1, [r3, #12]
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80046f8:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80046fe:	041b      	lsls	r3, r3, #16
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 8004700:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004706:	3b01      	subs	r3, #1
 8004708:	021b      	lsls	r3, r3, #8
 800470a:	431a      	orrs	r2, r3
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	430a      	orrs	r2, r1
 8004712:	60da      	str	r2, [r3, #12]
  }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
  /* STM32L4P5xx || STM32L4Q5xx */

  /* Initialize the error code */
  hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	2200      	movs	r2, #0
 8004718:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Initialize the SAI state */
  hsai->State = HAL_SAI_STATE_READY;
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	2201      	movs	r2, #1
 8004720:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

  /* Release Lock */
  __HAL_UNLOCK(hsai);
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	2200      	movs	r2, #0
 8004728:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

  return HAL_OK;
 800472c:	2300      	movs	r3, #0
}
 800472e:	4618      	mov	r0, r3
 8004730:	3720      	adds	r7, #32
 8004732:	46bd      	mov	sp, r7
 8004734:	bd80      	pop	{r7, pc}
 8004736:	bf00      	nop
 8004738:	40015404 	.word	0x40015404
 800473c:	40015424 	.word	0x40015424
 8004740:	40015400 	.word	0x40015400
 8004744:	40015800 	.word	0x40015800
 8004748:	cccccccd 	.word	0xcccccccd
 800474c:	ff05c010 	.word	0xff05c010
 8004750:	fff88000 	.word	0xfff88000

08004754 <SAI_InitI2S>:
  * @param  nbslot number of slot minimum value is 2 and max is 16.
  *         the value must be a multiple of 2.
  * @retval HAL status
  */
static HAL_StatusTypeDef SAI_InitI2S(SAI_HandleTypeDef *hsai, uint32_t protocol, uint32_t datasize, uint32_t nbslot)
{
 8004754:	b480      	push	{r7}
 8004756:	b087      	sub	sp, #28
 8004758:	af00      	add	r7, sp, #0
 800475a:	60f8      	str	r0, [r7, #12]
 800475c:	60b9      	str	r1, [r7, #8]
 800475e:	607a      	str	r2, [r7, #4]
 8004760:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004762:	2300      	movs	r3, #0
 8004764:	75fb      	strb	r3, [r7, #23]

  hsai->Init.Protocol            = SAI_FREE_PROTOCOL;
 8004766:	68fb      	ldr	r3, [r7, #12]
 8004768:	2200      	movs	r2, #0
 800476a:	631a      	str	r2, [r3, #48]	@ 0x30
  hsai->Init.FirstBit            = SAI_FIRSTBIT_MSB;
 800476c:	68fb      	ldr	r3, [r7, #12]
 800476e:	2200      	movs	r2, #0
 8004770:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Compute ClockStrobing according AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 8004772:	68fb      	ldr	r3, [r7, #12]
 8004774:	685b      	ldr	r3, [r3, #4]
 8004776:	2b00      	cmp	r3, #0
 8004778:	d003      	beq.n	8004782 <SAI_InitI2S+0x2e>
 800477a:	68fb      	ldr	r3, [r7, #12]
 800477c:	685b      	ldr	r3, [r3, #4]
 800477e:	2b02      	cmp	r3, #2
 8004780:	d103      	bne.n	800478a <SAI_InitI2S+0x36>
  {
    /* Transmit */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_FALLINGEDGE;
 8004782:	68fb      	ldr	r3, [r7, #12]
 8004784:	2200      	movs	r2, #0
 8004786:	63da      	str	r2, [r3, #60]	@ 0x3c
 8004788:	e002      	b.n	8004790 <SAI_InitI2S+0x3c>
  }
  else
  {
    /* Receive */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_RISINGEDGE;
 800478a:	68fb      	ldr	r3, [r7, #12]
 800478c:	2201      	movs	r2, #1
 800478e:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
  hsai->FrameInit.FSDefinition   = SAI_FS_CHANNEL_IDENTIFICATION;
 8004790:	68fb      	ldr	r3, [r7, #12]
 8004792:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8004796:	649a      	str	r2, [r3, #72]	@ 0x48
  hsai->SlotInit.SlotActive      = SAI_SLOTACTIVE_ALL;
 8004798:	68fb      	ldr	r3, [r7, #12]
 800479a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800479e:	661a      	str	r2, [r3, #96]	@ 0x60
  hsai->SlotInit.FirstBitOffset  = 0;
 80047a0:	68fb      	ldr	r3, [r7, #12]
 80047a2:	2200      	movs	r2, #0
 80047a4:	655a      	str	r2, [r3, #84]	@ 0x54
  hsai->SlotInit.SlotNumber      = nbslot;
 80047a6:	68fb      	ldr	r3, [r7, #12]
 80047a8:	683a      	ldr	r2, [r7, #0]
 80047aa:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* in IS2 the number of slot must be even */
  if ((nbslot & 0x1U) != 0U)
 80047ac:	683b      	ldr	r3, [r7, #0]
 80047ae:	f003 0301 	and.w	r3, r3, #1
 80047b2:	2b00      	cmp	r3, #0
 80047b4:	d001      	beq.n	80047ba <SAI_InitI2S+0x66>
  {
    return HAL_ERROR;
 80047b6:	2301      	movs	r3, #1
 80047b8:	e077      	b.n	80048aa <SAI_InitI2S+0x156>
  }

  if (protocol == SAI_I2S_STANDARD)
 80047ba:	68bb      	ldr	r3, [r7, #8]
 80047bc:	2b00      	cmp	r3, #0
 80047be:	d107      	bne.n	80047d0 <SAI_InitI2S+0x7c>
  {
    hsai->FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 80047c0:	68fb      	ldr	r3, [r7, #12]
 80047c2:	2200      	movs	r2, #0
 80047c4:	64da      	str	r2, [r3, #76]	@ 0x4c
    hsai->FrameInit.FSOffset   = SAI_FS_BEFOREFIRSTBIT;
 80047c6:	68fb      	ldr	r3, [r7, #12]
 80047c8:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 80047cc:	651a      	str	r2, [r3, #80]	@ 0x50
 80047ce:	e006      	b.n	80047de <SAI_InitI2S+0x8a>
  }
  else
  {
     /* SAI_I2S_MSBJUSTIFIED or SAI_I2S_LSBJUSTIFIED */
    hsai->FrameInit.FSPolarity = SAI_FS_ACTIVE_HIGH;
 80047d0:	68fb      	ldr	r3, [r7, #12]
 80047d2:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80047d6:	64da      	str	r2, [r3, #76]	@ 0x4c
    hsai->FrameInit.FSOffset   = SAI_FS_FIRSTBIT;
 80047d8:	68fb      	ldr	r3, [r7, #12]
 80047da:	2200      	movs	r2, #0
 80047dc:	651a      	str	r2, [r3, #80]	@ 0x50
  }

  /* Frame definition */
  switch (datasize)
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	2b03      	cmp	r3, #3
 80047e2:	d84f      	bhi.n	8004884 <SAI_InitI2S+0x130>
 80047e4:	a201      	add	r2, pc, #4	@ (adr r2, 80047ec <SAI_InitI2S+0x98>)
 80047e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80047ea:	bf00      	nop
 80047ec:	080047fd 	.word	0x080047fd
 80047f0:	0800481f 	.word	0x0800481f
 80047f4:	08004841 	.word	0x08004841
 80047f8:	08004863 	.word	0x08004863
  {
    case SAI_PROTOCOL_DATASIZE_16BIT:
      hsai->Init.DataSize = SAI_DATASIZE_16;
 80047fc:	68fb      	ldr	r3, [r7, #12]
 80047fe:	2280      	movs	r2, #128	@ 0x80
 8004800:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 32U * (nbslot / 2U);
 8004802:	683b      	ldr	r3, [r7, #0]
 8004804:	085b      	lsrs	r3, r3, #1
 8004806:	015a      	lsls	r2, r3, #5
 8004808:	68fb      	ldr	r3, [r7, #12]
 800480a:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->FrameInit.ActiveFrameLength = 16U * (nbslot / 2U);
 800480c:	683b      	ldr	r3, [r7, #0]
 800480e:	085b      	lsrs	r3, r3, #1
 8004810:	011a      	lsls	r2, r3, #4
 8004812:	68fb      	ldr	r3, [r7, #12]
 8004814:	645a      	str	r2, [r3, #68]	@ 0x44
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_16B;
 8004816:	68fb      	ldr	r3, [r7, #12]
 8004818:	2240      	movs	r2, #64	@ 0x40
 800481a:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 800481c:	e035      	b.n	800488a <SAI_InitI2S+0x136>
    case SAI_PROTOCOL_DATASIZE_16BITEXTENDED :
      hsai->Init.DataSize = SAI_DATASIZE_16;
 800481e:	68fb      	ldr	r3, [r7, #12]
 8004820:	2280      	movs	r2, #128	@ 0x80
 8004822:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 64U * (nbslot / 2U);
 8004824:	683b      	ldr	r3, [r7, #0]
 8004826:	085b      	lsrs	r3, r3, #1
 8004828:	019a      	lsls	r2, r3, #6
 800482a:	68fb      	ldr	r3, [r7, #12]
 800482c:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->FrameInit.ActiveFrameLength = 32U * (nbslot / 2U);
 800482e:	683b      	ldr	r3, [r7, #0]
 8004830:	085b      	lsrs	r3, r3, #1
 8004832:	015a      	lsls	r2, r3, #5
 8004834:	68fb      	ldr	r3, [r7, #12]
 8004836:	645a      	str	r2, [r3, #68]	@ 0x44
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8004838:	68fb      	ldr	r3, [r7, #12]
 800483a:	2280      	movs	r2, #128	@ 0x80
 800483c:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 800483e:	e024      	b.n	800488a <SAI_InitI2S+0x136>
    case SAI_PROTOCOL_DATASIZE_24BIT:
      hsai->Init.DataSize = SAI_DATASIZE_24;
 8004840:	68fb      	ldr	r3, [r7, #12]
 8004842:	22c0      	movs	r2, #192	@ 0xc0
 8004844:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 64U * (nbslot / 2U);
 8004846:	683b      	ldr	r3, [r7, #0]
 8004848:	085b      	lsrs	r3, r3, #1
 800484a:	019a      	lsls	r2, r3, #6
 800484c:	68fb      	ldr	r3, [r7, #12]
 800484e:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->FrameInit.ActiveFrameLength = 32U * (nbslot / 2U);
 8004850:	683b      	ldr	r3, [r7, #0]
 8004852:	085b      	lsrs	r3, r3, #1
 8004854:	015a      	lsls	r2, r3, #5
 8004856:	68fb      	ldr	r3, [r7, #12]
 8004858:	645a      	str	r2, [r3, #68]	@ 0x44
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 800485a:	68fb      	ldr	r3, [r7, #12]
 800485c:	2280      	movs	r2, #128	@ 0x80
 800485e:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 8004860:	e013      	b.n	800488a <SAI_InitI2S+0x136>
    case SAI_PROTOCOL_DATASIZE_32BIT:
      hsai->Init.DataSize = SAI_DATASIZE_32;
 8004862:	68fb      	ldr	r3, [r7, #12]
 8004864:	22e0      	movs	r2, #224	@ 0xe0
 8004866:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 64U * (nbslot / 2U);
 8004868:	683b      	ldr	r3, [r7, #0]
 800486a:	085b      	lsrs	r3, r3, #1
 800486c:	019a      	lsls	r2, r3, #6
 800486e:	68fb      	ldr	r3, [r7, #12]
 8004870:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->FrameInit.ActiveFrameLength = 32U * (nbslot / 2U);
 8004872:	683b      	ldr	r3, [r7, #0]
 8004874:	085b      	lsrs	r3, r3, #1
 8004876:	015a      	lsls	r2, r3, #5
 8004878:	68fb      	ldr	r3, [r7, #12]
 800487a:	645a      	str	r2, [r3, #68]	@ 0x44
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 800487c:	68fb      	ldr	r3, [r7, #12]
 800487e:	2280      	movs	r2, #128	@ 0x80
 8004880:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 8004882:	e002      	b.n	800488a <SAI_InitI2S+0x136>
    default :
      status = HAL_ERROR;
 8004884:	2301      	movs	r3, #1
 8004886:	75fb      	strb	r3, [r7, #23]
      break;
 8004888:	bf00      	nop
  }
  if (protocol == SAI_I2S_LSBJUSTIFIED)
 800488a:	68bb      	ldr	r3, [r7, #8]
 800488c:	2b02      	cmp	r3, #2
 800488e:	d10b      	bne.n	80048a8 <SAI_InitI2S+0x154>
  {
    if (datasize == SAI_PROTOCOL_DATASIZE_16BITEXTENDED)
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	2b01      	cmp	r3, #1
 8004894:	d102      	bne.n	800489c <SAI_InitI2S+0x148>
    {
      hsai->SlotInit.FirstBitOffset = 16;
 8004896:	68fb      	ldr	r3, [r7, #12]
 8004898:	2210      	movs	r2, #16
 800489a:	655a      	str	r2, [r3, #84]	@ 0x54
    }
    if (datasize == SAI_PROTOCOL_DATASIZE_24BIT)
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	2b02      	cmp	r3, #2
 80048a0:	d102      	bne.n	80048a8 <SAI_InitI2S+0x154>
    {
      hsai->SlotInit.FirstBitOffset = 8;
 80048a2:	68fb      	ldr	r3, [r7, #12]
 80048a4:	2208      	movs	r2, #8
 80048a6:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  return status;
 80048a8:	7dfb      	ldrb	r3, [r7, #23]
}
 80048aa:	4618      	mov	r0, r3
 80048ac:	371c      	adds	r7, #28
 80048ae:	46bd      	mov	sp, r7
 80048b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048b4:	4770      	bx	lr
 80048b6:	bf00      	nop

080048b8 <SAI_InitPCM>:
  * @param  datasize one of the supported datasize @ref SAI_Protocol_DataSize
  * @param  nbslot number of slot minimum value is 1 and the max is 16.
  * @retval HAL status
  */
static HAL_StatusTypeDef SAI_InitPCM(SAI_HandleTypeDef *hsai, uint32_t protocol, uint32_t datasize, uint32_t nbslot)
{
 80048b8:	b480      	push	{r7}
 80048ba:	b087      	sub	sp, #28
 80048bc:	af00      	add	r7, sp, #0
 80048be:	60f8      	str	r0, [r7, #12]
 80048c0:	60b9      	str	r1, [r7, #8]
 80048c2:	607a      	str	r2, [r7, #4]
 80048c4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80048c6:	2300      	movs	r3, #0
 80048c8:	75fb      	strb	r3, [r7, #23]

  hsai->Init.Protocol            = SAI_FREE_PROTOCOL;
 80048ca:	68fb      	ldr	r3, [r7, #12]
 80048cc:	2200      	movs	r2, #0
 80048ce:	631a      	str	r2, [r3, #48]	@ 0x30
  hsai->Init.FirstBit            = SAI_FIRSTBIT_MSB;
 80048d0:	68fb      	ldr	r3, [r7, #12]
 80048d2:	2200      	movs	r2, #0
 80048d4:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Compute ClockStrobing according AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 80048d6:	68fb      	ldr	r3, [r7, #12]
 80048d8:	685b      	ldr	r3, [r3, #4]
 80048da:	2b00      	cmp	r3, #0
 80048dc:	d003      	beq.n	80048e6 <SAI_InitPCM+0x2e>
 80048de:	68fb      	ldr	r3, [r7, #12]
 80048e0:	685b      	ldr	r3, [r3, #4]
 80048e2:	2b02      	cmp	r3, #2
 80048e4:	d103      	bne.n	80048ee <SAI_InitPCM+0x36>
  {
    /* Transmit */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_RISINGEDGE;
 80048e6:	68fb      	ldr	r3, [r7, #12]
 80048e8:	2201      	movs	r2, #1
 80048ea:	63da      	str	r2, [r3, #60]	@ 0x3c
 80048ec:	e002      	b.n	80048f4 <SAI_InitPCM+0x3c>
  }
  else
  {
    /* Receive */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_FALLINGEDGE;
 80048ee:	68fb      	ldr	r3, [r7, #12]
 80048f0:	2200      	movs	r2, #0
 80048f2:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
  hsai->FrameInit.FSDefinition   = SAI_FS_STARTFRAME;
 80048f4:	68fb      	ldr	r3, [r7, #12]
 80048f6:	2200      	movs	r2, #0
 80048f8:	649a      	str	r2, [r3, #72]	@ 0x48
  hsai->FrameInit.FSPolarity     = SAI_FS_ACTIVE_HIGH;
 80048fa:	68fb      	ldr	r3, [r7, #12]
 80048fc:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8004900:	64da      	str	r2, [r3, #76]	@ 0x4c
  hsai->FrameInit.FSOffset       = SAI_FS_BEFOREFIRSTBIT;
 8004902:	68fb      	ldr	r3, [r7, #12]
 8004904:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8004908:	651a      	str	r2, [r3, #80]	@ 0x50
  hsai->SlotInit.FirstBitOffset  = 0;
 800490a:	68fb      	ldr	r3, [r7, #12]
 800490c:	2200      	movs	r2, #0
 800490e:	655a      	str	r2, [r3, #84]	@ 0x54
  hsai->SlotInit.SlotNumber      = nbslot;
 8004910:	68fb      	ldr	r3, [r7, #12]
 8004912:	683a      	ldr	r2, [r7, #0]
 8004914:	65da      	str	r2, [r3, #92]	@ 0x5c
  hsai->SlotInit.SlotActive      = SAI_SLOTACTIVE_ALL;
 8004916:	68fb      	ldr	r3, [r7, #12]
 8004918:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800491c:	661a      	str	r2, [r3, #96]	@ 0x60

  if (protocol == SAI_PCM_SHORT)
 800491e:	68bb      	ldr	r3, [r7, #8]
 8004920:	2b04      	cmp	r3, #4
 8004922:	d103      	bne.n	800492c <SAI_InitPCM+0x74>
  {
    hsai->FrameInit.ActiveFrameLength = 1;
 8004924:	68fb      	ldr	r3, [r7, #12]
 8004926:	2201      	movs	r2, #1
 8004928:	645a      	str	r2, [r3, #68]	@ 0x44
 800492a:	e002      	b.n	8004932 <SAI_InitPCM+0x7a>
  }
  else
  {
    /* SAI_PCM_LONG */
    hsai->FrameInit.ActiveFrameLength = 13;
 800492c:	68fb      	ldr	r3, [r7, #12]
 800492e:	220d      	movs	r2, #13
 8004930:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  switch (datasize)
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	2b03      	cmp	r3, #3
 8004936:	d837      	bhi.n	80049a8 <SAI_InitPCM+0xf0>
 8004938:	a201      	add	r2, pc, #4	@ (adr r2, 8004940 <SAI_InitPCM+0x88>)
 800493a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800493e:	bf00      	nop
 8004940:	08004951 	.word	0x08004951
 8004944:	08004967 	.word	0x08004967
 8004948:	0800497d 	.word	0x0800497d
 800494c:	08004993 	.word	0x08004993
  {
    case SAI_PROTOCOL_DATASIZE_16BIT:
      hsai->Init.DataSize = SAI_DATASIZE_16;
 8004950:	68fb      	ldr	r3, [r7, #12]
 8004952:	2280      	movs	r2, #128	@ 0x80
 8004954:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 16U * nbslot;
 8004956:	683b      	ldr	r3, [r7, #0]
 8004958:	011a      	lsls	r2, r3, #4
 800495a:	68fb      	ldr	r3, [r7, #12]
 800495c:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_16B;
 800495e:	68fb      	ldr	r3, [r7, #12]
 8004960:	2240      	movs	r2, #64	@ 0x40
 8004962:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 8004964:	e023      	b.n	80049ae <SAI_InitPCM+0xf6>
    case SAI_PROTOCOL_DATASIZE_16BITEXTENDED :
      hsai->Init.DataSize = SAI_DATASIZE_16;
 8004966:	68fb      	ldr	r3, [r7, #12]
 8004968:	2280      	movs	r2, #128	@ 0x80
 800496a:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 32U * nbslot;
 800496c:	683b      	ldr	r3, [r7, #0]
 800496e:	015a      	lsls	r2, r3, #5
 8004970:	68fb      	ldr	r3, [r7, #12]
 8004972:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8004974:	68fb      	ldr	r3, [r7, #12]
 8004976:	2280      	movs	r2, #128	@ 0x80
 8004978:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 800497a:	e018      	b.n	80049ae <SAI_InitPCM+0xf6>
    case SAI_PROTOCOL_DATASIZE_24BIT :
      hsai->Init.DataSize = SAI_DATASIZE_24;
 800497c:	68fb      	ldr	r3, [r7, #12]
 800497e:	22c0      	movs	r2, #192	@ 0xc0
 8004980:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 32U * nbslot;
 8004982:	683b      	ldr	r3, [r7, #0]
 8004984:	015a      	lsls	r2, r3, #5
 8004986:	68fb      	ldr	r3, [r7, #12]
 8004988:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 800498a:	68fb      	ldr	r3, [r7, #12]
 800498c:	2280      	movs	r2, #128	@ 0x80
 800498e:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 8004990:	e00d      	b.n	80049ae <SAI_InitPCM+0xf6>
    case SAI_PROTOCOL_DATASIZE_32BIT:
      hsai->Init.DataSize = SAI_DATASIZE_32;
 8004992:	68fb      	ldr	r3, [r7, #12]
 8004994:	22e0      	movs	r2, #224	@ 0xe0
 8004996:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 32U * nbslot;
 8004998:	683b      	ldr	r3, [r7, #0]
 800499a:	015a      	lsls	r2, r3, #5
 800499c:	68fb      	ldr	r3, [r7, #12]
 800499e:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 80049a0:	68fb      	ldr	r3, [r7, #12]
 80049a2:	2280      	movs	r2, #128	@ 0x80
 80049a4:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 80049a6:	e002      	b.n	80049ae <SAI_InitPCM+0xf6>
    default :
      status = HAL_ERROR;
 80049a8:	2301      	movs	r3, #1
 80049aa:	75fb      	strb	r3, [r7, #23]
      break;
 80049ac:	bf00      	nop
  }

  return status;
 80049ae:	7dfb      	ldrb	r3, [r7, #23]
}
 80049b0:	4618      	mov	r0, r3
 80049b2:	371c      	adds	r7, #28
 80049b4:	46bd      	mov	sp, r7
 80049b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049ba:	4770      	bx	lr

080049bc <SAI_Disable>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
static HAL_StatusTypeDef SAI_Disable(SAI_HandleTypeDef *hsai)
{
 80049bc:	b480      	push	{r7}
 80049be:	b085      	sub	sp, #20
 80049c0:	af00      	add	r7, sp, #0
 80049c2:	6078      	str	r0, [r7, #4]
  uint32_t count = SAI_DEFAULT_TIMEOUT * (SystemCoreClock / 7U / 1000U);
 80049c4:	4b18      	ldr	r3, [pc, #96]	@ (8004a28 <SAI_Disable+0x6c>)
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	4a18      	ldr	r2, [pc, #96]	@ (8004a2c <SAI_Disable+0x70>)
 80049ca:	fba2 2303 	umull	r2, r3, r2, r3
 80049ce:	0b1b      	lsrs	r3, r3, #12
 80049d0:	009b      	lsls	r3, r3, #2
 80049d2:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef status = HAL_OK;
 80049d4:	2300      	movs	r3, #0
 80049d6:	72fb      	strb	r3, [r7, #11]

  /* Disable the SAI instance */
  __HAL_SAI_DISABLE(hsai);
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	681a      	ldr	r2, [r3, #0]
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 80049e6:	601a      	str	r2, [r3, #0]

  do
  {
    /* Check for the Timeout */
    if (count == 0U)
 80049e8:	68fb      	ldr	r3, [r7, #12]
 80049ea:	2b00      	cmp	r3, #0
 80049ec:	d10a      	bne.n	8004a04 <SAI_Disable+0x48>
    {
      /* Update error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80049f4:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
      status = HAL_TIMEOUT;
 80049fe:	2303      	movs	r3, #3
 8004a00:	72fb      	strb	r3, [r7, #11]
      break;
 8004a02:	e009      	b.n	8004a18 <SAI_Disable+0x5c>
    }
    count--;
 8004a04:	68fb      	ldr	r3, [r7, #12]
 8004a06:	3b01      	subs	r3, #1
 8004a08:	60fb      	str	r3, [r7, #12]
  }
  while ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) != 0U);
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004a14:	2b00      	cmp	r3, #0
 8004a16:	d1e7      	bne.n	80049e8 <SAI_Disable+0x2c>

  return status;
 8004a18:	7afb      	ldrb	r3, [r7, #11]
}
 8004a1a:	4618      	mov	r0, r3
 8004a1c:	3714      	adds	r7, #20
 8004a1e:	46bd      	mov	sp, r7
 8004a20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a24:	4770      	bx	lr
 8004a26:	bf00      	nop
 8004a28:	20000364 	.word	0x20000364
 8004a2c:	95cbec1b 	.word	0x95cbec1b

08004a30 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004a30:	b580      	push	{r7, lr}
 8004a32:	b084      	sub	sp, #16
 8004a34:	af00      	add	r7, sp, #0
 8004a36:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	2b00      	cmp	r3, #0
 8004a3c:	d101      	bne.n	8004a42 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004a3e:	2301      	movs	r3, #1
 8004a40:	e095      	b.n	8004b6e <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a46:	2b00      	cmp	r3, #0
 8004a48:	d108      	bne.n	8004a5c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	685b      	ldr	r3, [r3, #4]
 8004a4e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004a52:	d009      	beq.n	8004a68 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	2200      	movs	r2, #0
 8004a58:	61da      	str	r2, [r3, #28]
 8004a5a:	e005      	b.n	8004a68 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	2200      	movs	r2, #0
 8004a60:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	2200      	movs	r2, #0
 8004a66:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	2200      	movs	r2, #0
 8004a6c:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8004a74:	b2db      	uxtb	r3, r3
 8004a76:	2b00      	cmp	r3, #0
 8004a78:	d106      	bne.n	8004a88 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	2200      	movs	r2, #0
 8004a7e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004a82:	6878      	ldr	r0, [r7, #4]
 8004a84:	f7fc fa58 	bl	8000f38 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	2202      	movs	r2, #2
 8004a8c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	681a      	ldr	r2, [r3, #0]
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004a9e:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	68db      	ldr	r3, [r3, #12]
 8004aa4:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004aa8:	d902      	bls.n	8004ab0 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8004aaa:	2300      	movs	r3, #0
 8004aac:	60fb      	str	r3, [r7, #12]
 8004aae:	e002      	b.n	8004ab6 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8004ab0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004ab4:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	68db      	ldr	r3, [r3, #12]
 8004aba:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8004abe:	d007      	beq.n	8004ad0 <HAL_SPI_Init+0xa0>
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	68db      	ldr	r3, [r3, #12]
 8004ac4:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004ac8:	d002      	beq.n	8004ad0 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	2200      	movs	r2, #0
 8004ace:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	685b      	ldr	r3, [r3, #4]
 8004ad4:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	689b      	ldr	r3, [r3, #8]
 8004adc:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8004ae0:	431a      	orrs	r2, r3
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	691b      	ldr	r3, [r3, #16]
 8004ae6:	f003 0302 	and.w	r3, r3, #2
 8004aea:	431a      	orrs	r2, r3
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	695b      	ldr	r3, [r3, #20]
 8004af0:	f003 0301 	and.w	r3, r3, #1
 8004af4:	431a      	orrs	r2, r3
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	699b      	ldr	r3, [r3, #24]
 8004afa:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004afe:	431a      	orrs	r2, r3
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	69db      	ldr	r3, [r3, #28]
 8004b04:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004b08:	431a      	orrs	r2, r3
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	6a1b      	ldr	r3, [r3, #32]
 8004b0e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004b12:	ea42 0103 	orr.w	r1, r2, r3
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004b1a:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	430a      	orrs	r2, r1
 8004b24:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	699b      	ldr	r3, [r3, #24]
 8004b2a:	0c1b      	lsrs	r3, r3, #16
 8004b2c:	f003 0204 	and.w	r2, r3, #4
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b34:	f003 0310 	and.w	r3, r3, #16
 8004b38:	431a      	orrs	r2, r3
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004b3e:	f003 0308 	and.w	r3, r3, #8
 8004b42:	431a      	orrs	r2, r3
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	68db      	ldr	r3, [r3, #12]
 8004b48:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8004b4c:	ea42 0103 	orr.w	r1, r2, r3
 8004b50:	68fb      	ldr	r3, [r7, #12]
 8004b52:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	430a      	orrs	r2, r1
 8004b5c:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	2200      	movs	r2, #0
 8004b62:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	2201      	movs	r2, #1
 8004b68:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8004b6c:	2300      	movs	r3, #0
}
 8004b6e:	4618      	mov	r0, r3
 8004b70:	3710      	adds	r7, #16
 8004b72:	46bd      	mov	sp, r7
 8004b74:	bd80      	pop	{r7, pc}

08004b76 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004b76:	b580      	push	{r7, lr}
 8004b78:	b088      	sub	sp, #32
 8004b7a:	af00      	add	r7, sp, #0
 8004b7c:	60f8      	str	r0, [r7, #12]
 8004b7e:	60b9      	str	r1, [r7, #8]
 8004b80:	603b      	str	r3, [r7, #0]
 8004b82:	4613      	mov	r3, r2
 8004b84:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004b86:	f7fc fd2d 	bl	80015e4 <HAL_GetTick>
 8004b8a:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8004b8c:	88fb      	ldrh	r3, [r7, #6]
 8004b8e:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004b90:	68fb      	ldr	r3, [r7, #12]
 8004b92:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8004b96:	b2db      	uxtb	r3, r3
 8004b98:	2b01      	cmp	r3, #1
 8004b9a:	d001      	beq.n	8004ba0 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8004b9c:	2302      	movs	r3, #2
 8004b9e:	e15c      	b.n	8004e5a <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 8004ba0:	68bb      	ldr	r3, [r7, #8]
 8004ba2:	2b00      	cmp	r3, #0
 8004ba4:	d002      	beq.n	8004bac <HAL_SPI_Transmit+0x36>
 8004ba6:	88fb      	ldrh	r3, [r7, #6]
 8004ba8:	2b00      	cmp	r3, #0
 8004baa:	d101      	bne.n	8004bb0 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8004bac:	2301      	movs	r3, #1
 8004bae:	e154      	b.n	8004e5a <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004bb0:	68fb      	ldr	r3, [r7, #12]
 8004bb2:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8004bb6:	2b01      	cmp	r3, #1
 8004bb8:	d101      	bne.n	8004bbe <HAL_SPI_Transmit+0x48>
 8004bba:	2302      	movs	r3, #2
 8004bbc:	e14d      	b.n	8004e5a <HAL_SPI_Transmit+0x2e4>
 8004bbe:	68fb      	ldr	r3, [r7, #12]
 8004bc0:	2201      	movs	r2, #1
 8004bc2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004bc6:	68fb      	ldr	r3, [r7, #12]
 8004bc8:	2203      	movs	r2, #3
 8004bca:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004bce:	68fb      	ldr	r3, [r7, #12]
 8004bd0:	2200      	movs	r2, #0
 8004bd2:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8004bd4:	68fb      	ldr	r3, [r7, #12]
 8004bd6:	68ba      	ldr	r2, [r7, #8]
 8004bd8:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8004bda:	68fb      	ldr	r3, [r7, #12]
 8004bdc:	88fa      	ldrh	r2, [r7, #6]
 8004bde:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8004be0:	68fb      	ldr	r3, [r7, #12]
 8004be2:	88fa      	ldrh	r2, [r7, #6]
 8004be4:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004be6:	68fb      	ldr	r3, [r7, #12]
 8004be8:	2200      	movs	r2, #0
 8004bea:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8004bec:	68fb      	ldr	r3, [r7, #12]
 8004bee:	2200      	movs	r2, #0
 8004bf0:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 8004bf4:	68fb      	ldr	r3, [r7, #12]
 8004bf6:	2200      	movs	r2, #0
 8004bf8:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 8004bfc:	68fb      	ldr	r3, [r7, #12]
 8004bfe:	2200      	movs	r2, #0
 8004c00:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 8004c02:	68fb      	ldr	r3, [r7, #12]
 8004c04:	2200      	movs	r2, #0
 8004c06:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004c08:	68fb      	ldr	r3, [r7, #12]
 8004c0a:	689b      	ldr	r3, [r3, #8]
 8004c0c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004c10:	d10f      	bne.n	8004c32 <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004c12:	68fb      	ldr	r3, [r7, #12]
 8004c14:	681b      	ldr	r3, [r3, #0]
 8004c16:	681a      	ldr	r2, [r3, #0]
 8004c18:	68fb      	ldr	r3, [r7, #12]
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004c20:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8004c22:	68fb      	ldr	r3, [r7, #12]
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	681a      	ldr	r2, [r3, #0]
 8004c28:	68fb      	ldr	r3, [r7, #12]
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004c30:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004c32:	68fb      	ldr	r3, [r7, #12]
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004c3c:	2b40      	cmp	r3, #64	@ 0x40
 8004c3e:	d007      	beq.n	8004c50 <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004c40:	68fb      	ldr	r3, [r7, #12]
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	681a      	ldr	r2, [r3, #0]
 8004c46:	68fb      	ldr	r3, [r7, #12]
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004c4e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004c50:	68fb      	ldr	r3, [r7, #12]
 8004c52:	68db      	ldr	r3, [r3, #12]
 8004c54:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004c58:	d952      	bls.n	8004d00 <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004c5a:	68fb      	ldr	r3, [r7, #12]
 8004c5c:	685b      	ldr	r3, [r3, #4]
 8004c5e:	2b00      	cmp	r3, #0
 8004c60:	d002      	beq.n	8004c68 <HAL_SPI_Transmit+0xf2>
 8004c62:	8b7b      	ldrh	r3, [r7, #26]
 8004c64:	2b01      	cmp	r3, #1
 8004c66:	d145      	bne.n	8004cf4 <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004c68:	68fb      	ldr	r3, [r7, #12]
 8004c6a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c6c:	881a      	ldrh	r2, [r3, #0]
 8004c6e:	68fb      	ldr	r3, [r7, #12]
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004c74:	68fb      	ldr	r3, [r7, #12]
 8004c76:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c78:	1c9a      	adds	r2, r3, #2
 8004c7a:	68fb      	ldr	r3, [r7, #12]
 8004c7c:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8004c7e:	68fb      	ldr	r3, [r7, #12]
 8004c80:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004c82:	b29b      	uxth	r3, r3
 8004c84:	3b01      	subs	r3, #1
 8004c86:	b29a      	uxth	r2, r3
 8004c88:	68fb      	ldr	r3, [r7, #12]
 8004c8a:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8004c8c:	e032      	b.n	8004cf4 <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004c8e:	68fb      	ldr	r3, [r7, #12]
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	689b      	ldr	r3, [r3, #8]
 8004c94:	f003 0302 	and.w	r3, r3, #2
 8004c98:	2b02      	cmp	r3, #2
 8004c9a:	d112      	bne.n	8004cc2 <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004c9c:	68fb      	ldr	r3, [r7, #12]
 8004c9e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ca0:	881a      	ldrh	r2, [r3, #0]
 8004ca2:	68fb      	ldr	r3, [r7, #12]
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004ca8:	68fb      	ldr	r3, [r7, #12]
 8004caa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004cac:	1c9a      	adds	r2, r3, #2
 8004cae:	68fb      	ldr	r3, [r7, #12]
 8004cb0:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8004cb2:	68fb      	ldr	r3, [r7, #12]
 8004cb4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004cb6:	b29b      	uxth	r3, r3
 8004cb8:	3b01      	subs	r3, #1
 8004cba:	b29a      	uxth	r2, r3
 8004cbc:	68fb      	ldr	r3, [r7, #12]
 8004cbe:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004cc0:	e018      	b.n	8004cf4 <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004cc2:	f7fc fc8f 	bl	80015e4 <HAL_GetTick>
 8004cc6:	4602      	mov	r2, r0
 8004cc8:	69fb      	ldr	r3, [r7, #28]
 8004cca:	1ad3      	subs	r3, r2, r3
 8004ccc:	683a      	ldr	r2, [r7, #0]
 8004cce:	429a      	cmp	r2, r3
 8004cd0:	d803      	bhi.n	8004cda <HAL_SPI_Transmit+0x164>
 8004cd2:	683b      	ldr	r3, [r7, #0]
 8004cd4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004cd8:	d102      	bne.n	8004ce0 <HAL_SPI_Transmit+0x16a>
 8004cda:	683b      	ldr	r3, [r7, #0]
 8004cdc:	2b00      	cmp	r3, #0
 8004cde:	d109      	bne.n	8004cf4 <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004ce0:	68fb      	ldr	r3, [r7, #12]
 8004ce2:	2201      	movs	r2, #1
 8004ce4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8004ce8:	68fb      	ldr	r3, [r7, #12]
 8004cea:	2200      	movs	r2, #0
 8004cec:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8004cf0:	2303      	movs	r3, #3
 8004cf2:	e0b2      	b.n	8004e5a <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8004cf4:	68fb      	ldr	r3, [r7, #12]
 8004cf6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004cf8:	b29b      	uxth	r3, r3
 8004cfa:	2b00      	cmp	r3, #0
 8004cfc:	d1c7      	bne.n	8004c8e <HAL_SPI_Transmit+0x118>
 8004cfe:	e083      	b.n	8004e08 <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004d00:	68fb      	ldr	r3, [r7, #12]
 8004d02:	685b      	ldr	r3, [r3, #4]
 8004d04:	2b00      	cmp	r3, #0
 8004d06:	d002      	beq.n	8004d0e <HAL_SPI_Transmit+0x198>
 8004d08:	8b7b      	ldrh	r3, [r7, #26]
 8004d0a:	2b01      	cmp	r3, #1
 8004d0c:	d177      	bne.n	8004dfe <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 8004d0e:	68fb      	ldr	r3, [r7, #12]
 8004d10:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004d12:	b29b      	uxth	r3, r3
 8004d14:	2b01      	cmp	r3, #1
 8004d16:	d912      	bls.n	8004d3e <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004d18:	68fb      	ldr	r3, [r7, #12]
 8004d1a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004d1c:	881a      	ldrh	r2, [r3, #0]
 8004d1e:	68fb      	ldr	r3, [r7, #12]
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004d24:	68fb      	ldr	r3, [r7, #12]
 8004d26:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004d28:	1c9a      	adds	r2, r3, #2
 8004d2a:	68fb      	ldr	r3, [r7, #12]
 8004d2c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8004d2e:	68fb      	ldr	r3, [r7, #12]
 8004d30:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004d32:	b29b      	uxth	r3, r3
 8004d34:	3b02      	subs	r3, #2
 8004d36:	b29a      	uxth	r2, r3
 8004d38:	68fb      	ldr	r3, [r7, #12]
 8004d3a:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004d3c:	e05f      	b.n	8004dfe <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004d3e:	68fb      	ldr	r3, [r7, #12]
 8004d40:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004d42:	68fb      	ldr	r3, [r7, #12]
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	330c      	adds	r3, #12
 8004d48:	7812      	ldrb	r2, [r2, #0]
 8004d4a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8004d4c:	68fb      	ldr	r3, [r7, #12]
 8004d4e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004d50:	1c5a      	adds	r2, r3, #1
 8004d52:	68fb      	ldr	r3, [r7, #12]
 8004d54:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8004d56:	68fb      	ldr	r3, [r7, #12]
 8004d58:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004d5a:	b29b      	uxth	r3, r3
 8004d5c:	3b01      	subs	r3, #1
 8004d5e:	b29a      	uxth	r2, r3
 8004d60:	68fb      	ldr	r3, [r7, #12]
 8004d62:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8004d64:	e04b      	b.n	8004dfe <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004d66:	68fb      	ldr	r3, [r7, #12]
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	689b      	ldr	r3, [r3, #8]
 8004d6c:	f003 0302 	and.w	r3, r3, #2
 8004d70:	2b02      	cmp	r3, #2
 8004d72:	d12b      	bne.n	8004dcc <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 8004d74:	68fb      	ldr	r3, [r7, #12]
 8004d76:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004d78:	b29b      	uxth	r3, r3
 8004d7a:	2b01      	cmp	r3, #1
 8004d7c:	d912      	bls.n	8004da4 <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004d7e:	68fb      	ldr	r3, [r7, #12]
 8004d80:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004d82:	881a      	ldrh	r2, [r3, #0]
 8004d84:	68fb      	ldr	r3, [r7, #12]
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8004d8a:	68fb      	ldr	r3, [r7, #12]
 8004d8c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004d8e:	1c9a      	adds	r2, r3, #2
 8004d90:	68fb      	ldr	r3, [r7, #12]
 8004d92:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8004d94:	68fb      	ldr	r3, [r7, #12]
 8004d96:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004d98:	b29b      	uxth	r3, r3
 8004d9a:	3b02      	subs	r3, #2
 8004d9c:	b29a      	uxth	r2, r3
 8004d9e:	68fb      	ldr	r3, [r7, #12]
 8004da0:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004da2:	e02c      	b.n	8004dfe <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004da4:	68fb      	ldr	r3, [r7, #12]
 8004da6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004da8:	68fb      	ldr	r3, [r7, #12]
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	330c      	adds	r3, #12
 8004dae:	7812      	ldrb	r2, [r2, #0]
 8004db0:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8004db2:	68fb      	ldr	r3, [r7, #12]
 8004db4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004db6:	1c5a      	adds	r2, r3, #1
 8004db8:	68fb      	ldr	r3, [r7, #12]
 8004dba:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8004dbc:	68fb      	ldr	r3, [r7, #12]
 8004dbe:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004dc0:	b29b      	uxth	r3, r3
 8004dc2:	3b01      	subs	r3, #1
 8004dc4:	b29a      	uxth	r2, r3
 8004dc6:	68fb      	ldr	r3, [r7, #12]
 8004dc8:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004dca:	e018      	b.n	8004dfe <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004dcc:	f7fc fc0a 	bl	80015e4 <HAL_GetTick>
 8004dd0:	4602      	mov	r2, r0
 8004dd2:	69fb      	ldr	r3, [r7, #28]
 8004dd4:	1ad3      	subs	r3, r2, r3
 8004dd6:	683a      	ldr	r2, [r7, #0]
 8004dd8:	429a      	cmp	r2, r3
 8004dda:	d803      	bhi.n	8004de4 <HAL_SPI_Transmit+0x26e>
 8004ddc:	683b      	ldr	r3, [r7, #0]
 8004dde:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004de2:	d102      	bne.n	8004dea <HAL_SPI_Transmit+0x274>
 8004de4:	683b      	ldr	r3, [r7, #0]
 8004de6:	2b00      	cmp	r3, #0
 8004de8:	d109      	bne.n	8004dfe <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004dea:	68fb      	ldr	r3, [r7, #12]
 8004dec:	2201      	movs	r2, #1
 8004dee:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8004df2:	68fb      	ldr	r3, [r7, #12]
 8004df4:	2200      	movs	r2, #0
 8004df6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8004dfa:	2303      	movs	r3, #3
 8004dfc:	e02d      	b.n	8004e5a <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8004dfe:	68fb      	ldr	r3, [r7, #12]
 8004e00:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004e02:	b29b      	uxth	r3, r3
 8004e04:	2b00      	cmp	r3, #0
 8004e06:	d1ae      	bne.n	8004d66 <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004e08:	69fa      	ldr	r2, [r7, #28]
 8004e0a:	6839      	ldr	r1, [r7, #0]
 8004e0c:	68f8      	ldr	r0, [r7, #12]
 8004e0e:	f000 f947 	bl	80050a0 <SPI_EndRxTxTransaction>
 8004e12:	4603      	mov	r3, r0
 8004e14:	2b00      	cmp	r3, #0
 8004e16:	d002      	beq.n	8004e1e <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004e18:	68fb      	ldr	r3, [r7, #12]
 8004e1a:	2220      	movs	r2, #32
 8004e1c:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004e1e:	68fb      	ldr	r3, [r7, #12]
 8004e20:	689b      	ldr	r3, [r3, #8]
 8004e22:	2b00      	cmp	r3, #0
 8004e24:	d10a      	bne.n	8004e3c <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004e26:	2300      	movs	r3, #0
 8004e28:	617b      	str	r3, [r7, #20]
 8004e2a:	68fb      	ldr	r3, [r7, #12]
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	68db      	ldr	r3, [r3, #12]
 8004e30:	617b      	str	r3, [r7, #20]
 8004e32:	68fb      	ldr	r3, [r7, #12]
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	689b      	ldr	r3, [r3, #8]
 8004e38:	617b      	str	r3, [r7, #20]
 8004e3a:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8004e3c:	68fb      	ldr	r3, [r7, #12]
 8004e3e:	2201      	movs	r2, #1
 8004e40:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004e44:	68fb      	ldr	r3, [r7, #12]
 8004e46:	2200      	movs	r2, #0
 8004e48:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004e4c:	68fb      	ldr	r3, [r7, #12]
 8004e4e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004e50:	2b00      	cmp	r3, #0
 8004e52:	d001      	beq.n	8004e58 <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 8004e54:	2301      	movs	r3, #1
 8004e56:	e000      	b.n	8004e5a <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 8004e58:	2300      	movs	r3, #0
  }
}
 8004e5a:	4618      	mov	r0, r3
 8004e5c:	3720      	adds	r7, #32
 8004e5e:	46bd      	mov	sp, r7
 8004e60:	bd80      	pop	{r7, pc}
	...

08004e64 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004e64:	b580      	push	{r7, lr}
 8004e66:	b088      	sub	sp, #32
 8004e68:	af00      	add	r7, sp, #0
 8004e6a:	60f8      	str	r0, [r7, #12]
 8004e6c:	60b9      	str	r1, [r7, #8]
 8004e6e:	603b      	str	r3, [r7, #0]
 8004e70:	4613      	mov	r3, r2
 8004e72:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004e74:	f7fc fbb6 	bl	80015e4 <HAL_GetTick>
 8004e78:	4602      	mov	r2, r0
 8004e7a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004e7c:	1a9b      	subs	r3, r3, r2
 8004e7e:	683a      	ldr	r2, [r7, #0]
 8004e80:	4413      	add	r3, r2
 8004e82:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004e84:	f7fc fbae 	bl	80015e4 <HAL_GetTick>
 8004e88:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004e8a:	4b39      	ldr	r3, [pc, #228]	@ (8004f70 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	015b      	lsls	r3, r3, #5
 8004e90:	0d1b      	lsrs	r3, r3, #20
 8004e92:	69fa      	ldr	r2, [r7, #28]
 8004e94:	fb02 f303 	mul.w	r3, r2, r3
 8004e98:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004e9a:	e054      	b.n	8004f46 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004e9c:	683b      	ldr	r3, [r7, #0]
 8004e9e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004ea2:	d050      	beq.n	8004f46 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004ea4:	f7fc fb9e 	bl	80015e4 <HAL_GetTick>
 8004ea8:	4602      	mov	r2, r0
 8004eaa:	69bb      	ldr	r3, [r7, #24]
 8004eac:	1ad3      	subs	r3, r2, r3
 8004eae:	69fa      	ldr	r2, [r7, #28]
 8004eb0:	429a      	cmp	r2, r3
 8004eb2:	d902      	bls.n	8004eba <SPI_WaitFlagStateUntilTimeout+0x56>
 8004eb4:	69fb      	ldr	r3, [r7, #28]
 8004eb6:	2b00      	cmp	r3, #0
 8004eb8:	d13d      	bne.n	8004f36 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004eba:	68fb      	ldr	r3, [r7, #12]
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	685a      	ldr	r2, [r3, #4]
 8004ec0:	68fb      	ldr	r3, [r7, #12]
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8004ec8:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004eca:	68fb      	ldr	r3, [r7, #12]
 8004ecc:	685b      	ldr	r3, [r3, #4]
 8004ece:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004ed2:	d111      	bne.n	8004ef8 <SPI_WaitFlagStateUntilTimeout+0x94>
 8004ed4:	68fb      	ldr	r3, [r7, #12]
 8004ed6:	689b      	ldr	r3, [r3, #8]
 8004ed8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004edc:	d004      	beq.n	8004ee8 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004ede:	68fb      	ldr	r3, [r7, #12]
 8004ee0:	689b      	ldr	r3, [r3, #8]
 8004ee2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004ee6:	d107      	bne.n	8004ef8 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004ee8:	68fb      	ldr	r3, [r7, #12]
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	681a      	ldr	r2, [r3, #0]
 8004eee:	68fb      	ldr	r3, [r7, #12]
 8004ef0:	681b      	ldr	r3, [r3, #0]
 8004ef2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004ef6:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004ef8:	68fb      	ldr	r3, [r7, #12]
 8004efa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004efc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004f00:	d10f      	bne.n	8004f22 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8004f02:	68fb      	ldr	r3, [r7, #12]
 8004f04:	681b      	ldr	r3, [r3, #0]
 8004f06:	681a      	ldr	r2, [r3, #0]
 8004f08:	68fb      	ldr	r3, [r7, #12]
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004f10:	601a      	str	r2, [r3, #0]
 8004f12:	68fb      	ldr	r3, [r7, #12]
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	681a      	ldr	r2, [r3, #0]
 8004f18:	68fb      	ldr	r3, [r7, #12]
 8004f1a:	681b      	ldr	r3, [r3, #0]
 8004f1c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004f20:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004f22:	68fb      	ldr	r3, [r7, #12]
 8004f24:	2201      	movs	r2, #1
 8004f26:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004f2a:	68fb      	ldr	r3, [r7, #12]
 8004f2c:	2200      	movs	r2, #0
 8004f2e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8004f32:	2303      	movs	r3, #3
 8004f34:	e017      	b.n	8004f66 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004f36:	697b      	ldr	r3, [r7, #20]
 8004f38:	2b00      	cmp	r3, #0
 8004f3a:	d101      	bne.n	8004f40 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8004f3c:	2300      	movs	r3, #0
 8004f3e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8004f40:	697b      	ldr	r3, [r7, #20]
 8004f42:	3b01      	subs	r3, #1
 8004f44:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004f46:	68fb      	ldr	r3, [r7, #12]
 8004f48:	681b      	ldr	r3, [r3, #0]
 8004f4a:	689a      	ldr	r2, [r3, #8]
 8004f4c:	68bb      	ldr	r3, [r7, #8]
 8004f4e:	4013      	ands	r3, r2
 8004f50:	68ba      	ldr	r2, [r7, #8]
 8004f52:	429a      	cmp	r2, r3
 8004f54:	bf0c      	ite	eq
 8004f56:	2301      	moveq	r3, #1
 8004f58:	2300      	movne	r3, #0
 8004f5a:	b2db      	uxtb	r3, r3
 8004f5c:	461a      	mov	r2, r3
 8004f5e:	79fb      	ldrb	r3, [r7, #7]
 8004f60:	429a      	cmp	r2, r3
 8004f62:	d19b      	bne.n	8004e9c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8004f64:	2300      	movs	r3, #0
}
 8004f66:	4618      	mov	r0, r3
 8004f68:	3720      	adds	r7, #32
 8004f6a:	46bd      	mov	sp, r7
 8004f6c:	bd80      	pop	{r7, pc}
 8004f6e:	bf00      	nop
 8004f70:	20000364 	.word	0x20000364

08004f74 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004f74:	b580      	push	{r7, lr}
 8004f76:	b08a      	sub	sp, #40	@ 0x28
 8004f78:	af00      	add	r7, sp, #0
 8004f7a:	60f8      	str	r0, [r7, #12]
 8004f7c:	60b9      	str	r1, [r7, #8]
 8004f7e:	607a      	str	r2, [r7, #4]
 8004f80:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8004f82:	2300      	movs	r3, #0
 8004f84:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8004f86:	f7fc fb2d 	bl	80015e4 <HAL_GetTick>
 8004f8a:	4602      	mov	r2, r0
 8004f8c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f8e:	1a9b      	subs	r3, r3, r2
 8004f90:	683a      	ldr	r2, [r7, #0]
 8004f92:	4413      	add	r3, r2
 8004f94:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8004f96:	f7fc fb25 	bl	80015e4 <HAL_GetTick>
 8004f9a:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8004f9c:	68fb      	ldr	r3, [r7, #12]
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	330c      	adds	r3, #12
 8004fa2:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8004fa4:	4b3d      	ldr	r3, [pc, #244]	@ (800509c <SPI_WaitFifoStateUntilTimeout+0x128>)
 8004fa6:	681a      	ldr	r2, [r3, #0]
 8004fa8:	4613      	mov	r3, r2
 8004faa:	009b      	lsls	r3, r3, #2
 8004fac:	4413      	add	r3, r2
 8004fae:	00da      	lsls	r2, r3, #3
 8004fb0:	1ad3      	subs	r3, r2, r3
 8004fb2:	0d1b      	lsrs	r3, r3, #20
 8004fb4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004fb6:	fb02 f303 	mul.w	r3, r2, r3
 8004fba:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8004fbc:	e060      	b.n	8005080 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8004fbe:	68bb      	ldr	r3, [r7, #8]
 8004fc0:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8004fc4:	d107      	bne.n	8004fd6 <SPI_WaitFifoStateUntilTimeout+0x62>
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	2b00      	cmp	r3, #0
 8004fca:	d104      	bne.n	8004fd6 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8004fcc:	69fb      	ldr	r3, [r7, #28]
 8004fce:	781b      	ldrb	r3, [r3, #0]
 8004fd0:	b2db      	uxtb	r3, r3
 8004fd2:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8004fd4:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8004fd6:	683b      	ldr	r3, [r7, #0]
 8004fd8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004fdc:	d050      	beq.n	8005080 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004fde:	f7fc fb01 	bl	80015e4 <HAL_GetTick>
 8004fe2:	4602      	mov	r2, r0
 8004fe4:	6a3b      	ldr	r3, [r7, #32]
 8004fe6:	1ad3      	subs	r3, r2, r3
 8004fe8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004fea:	429a      	cmp	r2, r3
 8004fec:	d902      	bls.n	8004ff4 <SPI_WaitFifoStateUntilTimeout+0x80>
 8004fee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ff0:	2b00      	cmp	r3, #0
 8004ff2:	d13d      	bne.n	8005070 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004ff4:	68fb      	ldr	r3, [r7, #12]
 8004ff6:	681b      	ldr	r3, [r3, #0]
 8004ff8:	685a      	ldr	r2, [r3, #4]
 8004ffa:	68fb      	ldr	r3, [r7, #12]
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8005002:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005004:	68fb      	ldr	r3, [r7, #12]
 8005006:	685b      	ldr	r3, [r3, #4]
 8005008:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800500c:	d111      	bne.n	8005032 <SPI_WaitFifoStateUntilTimeout+0xbe>
 800500e:	68fb      	ldr	r3, [r7, #12]
 8005010:	689b      	ldr	r3, [r3, #8]
 8005012:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005016:	d004      	beq.n	8005022 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005018:	68fb      	ldr	r3, [r7, #12]
 800501a:	689b      	ldr	r3, [r3, #8]
 800501c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005020:	d107      	bne.n	8005032 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005022:	68fb      	ldr	r3, [r7, #12]
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	681a      	ldr	r2, [r3, #0]
 8005028:	68fb      	ldr	r3, [r7, #12]
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005030:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005032:	68fb      	ldr	r3, [r7, #12]
 8005034:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005036:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800503a:	d10f      	bne.n	800505c <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 800503c:	68fb      	ldr	r3, [r7, #12]
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	681a      	ldr	r2, [r3, #0]
 8005042:	68fb      	ldr	r3, [r7, #12]
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800504a:	601a      	str	r2, [r3, #0]
 800504c:	68fb      	ldr	r3, [r7, #12]
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	681a      	ldr	r2, [r3, #0]
 8005052:	68fb      	ldr	r3, [r7, #12]
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800505a:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800505c:	68fb      	ldr	r3, [r7, #12]
 800505e:	2201      	movs	r2, #1
 8005060:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005064:	68fb      	ldr	r3, [r7, #12]
 8005066:	2200      	movs	r2, #0
 8005068:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800506c:	2303      	movs	r3, #3
 800506e:	e010      	b.n	8005092 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8005070:	69bb      	ldr	r3, [r7, #24]
 8005072:	2b00      	cmp	r3, #0
 8005074:	d101      	bne.n	800507a <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8005076:	2300      	movs	r3, #0
 8005078:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 800507a:	69bb      	ldr	r3, [r7, #24]
 800507c:	3b01      	subs	r3, #1
 800507e:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8005080:	68fb      	ldr	r3, [r7, #12]
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	689a      	ldr	r2, [r3, #8]
 8005086:	68bb      	ldr	r3, [r7, #8]
 8005088:	4013      	ands	r3, r2
 800508a:	687a      	ldr	r2, [r7, #4]
 800508c:	429a      	cmp	r2, r3
 800508e:	d196      	bne.n	8004fbe <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8005090:	2300      	movs	r3, #0
}
 8005092:	4618      	mov	r0, r3
 8005094:	3728      	adds	r7, #40	@ 0x28
 8005096:	46bd      	mov	sp, r7
 8005098:	bd80      	pop	{r7, pc}
 800509a:	bf00      	nop
 800509c:	20000364 	.word	0x20000364

080050a0 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80050a0:	b580      	push	{r7, lr}
 80050a2:	b086      	sub	sp, #24
 80050a4:	af02      	add	r7, sp, #8
 80050a6:	60f8      	str	r0, [r7, #12]
 80050a8:	60b9      	str	r1, [r7, #8]
 80050aa:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	9300      	str	r3, [sp, #0]
 80050b0:	68bb      	ldr	r3, [r7, #8]
 80050b2:	2200      	movs	r2, #0
 80050b4:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 80050b8:	68f8      	ldr	r0, [r7, #12]
 80050ba:	f7ff ff5b 	bl	8004f74 <SPI_WaitFifoStateUntilTimeout>
 80050be:	4603      	mov	r3, r0
 80050c0:	2b00      	cmp	r3, #0
 80050c2:	d007      	beq.n	80050d4 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80050c4:	68fb      	ldr	r3, [r7, #12]
 80050c6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80050c8:	f043 0220 	orr.w	r2, r3, #32
 80050cc:	68fb      	ldr	r3, [r7, #12]
 80050ce:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80050d0:	2303      	movs	r3, #3
 80050d2:	e027      	b.n	8005124 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	9300      	str	r3, [sp, #0]
 80050d8:	68bb      	ldr	r3, [r7, #8]
 80050da:	2200      	movs	r2, #0
 80050dc:	2180      	movs	r1, #128	@ 0x80
 80050de:	68f8      	ldr	r0, [r7, #12]
 80050e0:	f7ff fec0 	bl	8004e64 <SPI_WaitFlagStateUntilTimeout>
 80050e4:	4603      	mov	r3, r0
 80050e6:	2b00      	cmp	r3, #0
 80050e8:	d007      	beq.n	80050fa <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80050ea:	68fb      	ldr	r3, [r7, #12]
 80050ec:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80050ee:	f043 0220 	orr.w	r2, r3, #32
 80050f2:	68fb      	ldr	r3, [r7, #12]
 80050f4:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80050f6:	2303      	movs	r3, #3
 80050f8:	e014      	b.n	8005124 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	9300      	str	r3, [sp, #0]
 80050fe:	68bb      	ldr	r3, [r7, #8]
 8005100:	2200      	movs	r2, #0
 8005102:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8005106:	68f8      	ldr	r0, [r7, #12]
 8005108:	f7ff ff34 	bl	8004f74 <SPI_WaitFifoStateUntilTimeout>
 800510c:	4603      	mov	r3, r0
 800510e:	2b00      	cmp	r3, #0
 8005110:	d007      	beq.n	8005122 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005112:	68fb      	ldr	r3, [r7, #12]
 8005114:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005116:	f043 0220 	orr.w	r2, r3, #32
 800511a:	68fb      	ldr	r3, [r7, #12]
 800511c:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800511e:	2303      	movs	r3, #3
 8005120:	e000      	b.n	8005124 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8005122:	2300      	movs	r3, #0
}
 8005124:	4618      	mov	r0, r3
 8005126:	3710      	adds	r7, #16
 8005128:	46bd      	mov	sp, r7
 800512a:	bd80      	pop	{r7, pc}

0800512c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800512c:	b580      	push	{r7, lr}
 800512e:	b082      	sub	sp, #8
 8005130:	af00      	add	r7, sp, #0
 8005132:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	2b00      	cmp	r3, #0
 8005138:	d101      	bne.n	800513e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800513a:	2301      	movs	r3, #1
 800513c:	e049      	b.n	80051d2 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005144:	b2db      	uxtb	r3, r3
 8005146:	2b00      	cmp	r3, #0
 8005148:	d106      	bne.n	8005158 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	2200      	movs	r2, #0
 800514e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005152:	6878      	ldr	r0, [r7, #4]
 8005154:	f000 f841 	bl	80051da <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	2202      	movs	r2, #2
 800515c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	681a      	ldr	r2, [r3, #0]
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	3304      	adds	r3, #4
 8005168:	4619      	mov	r1, r3
 800516a:	4610      	mov	r0, r2
 800516c:	f000 f9e0 	bl	8005530 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	2201      	movs	r2, #1
 8005174:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	2201      	movs	r2, #1
 800517c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	2201      	movs	r2, #1
 8005184:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	2201      	movs	r2, #1
 800518c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	2201      	movs	r2, #1
 8005194:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	2201      	movs	r2, #1
 800519c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	2201      	movs	r2, #1
 80051a4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	2201      	movs	r2, #1
 80051ac:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	2201      	movs	r2, #1
 80051b4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	2201      	movs	r2, #1
 80051bc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	2201      	movs	r2, #1
 80051c4:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	2201      	movs	r2, #1
 80051cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80051d0:	2300      	movs	r3, #0
}
 80051d2:	4618      	mov	r0, r3
 80051d4:	3708      	adds	r7, #8
 80051d6:	46bd      	mov	sp, r7
 80051d8:	bd80      	pop	{r7, pc}

080051da <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80051da:	b480      	push	{r7}
 80051dc:	b083      	sub	sp, #12
 80051de:	af00      	add	r7, sp, #0
 80051e0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80051e2:	bf00      	nop
 80051e4:	370c      	adds	r7, #12
 80051e6:	46bd      	mov	sp, r7
 80051e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051ec:	4770      	bx	lr
	...

080051f0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80051f0:	b480      	push	{r7}
 80051f2:	b085      	sub	sp, #20
 80051f4:	af00      	add	r7, sp, #0
 80051f6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80051fe:	b2db      	uxtb	r3, r3
 8005200:	2b01      	cmp	r3, #1
 8005202:	d001      	beq.n	8005208 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005204:	2301      	movs	r3, #1
 8005206:	e04f      	b.n	80052a8 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	2202      	movs	r2, #2
 800520c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	68da      	ldr	r2, [r3, #12]
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	681b      	ldr	r3, [r3, #0]
 800521a:	f042 0201 	orr.w	r2, r2, #1
 800521e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	681b      	ldr	r3, [r3, #0]
 8005224:	4a23      	ldr	r2, [pc, #140]	@ (80052b4 <HAL_TIM_Base_Start_IT+0xc4>)
 8005226:	4293      	cmp	r3, r2
 8005228:	d01d      	beq.n	8005266 <HAL_TIM_Base_Start_IT+0x76>
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005232:	d018      	beq.n	8005266 <HAL_TIM_Base_Start_IT+0x76>
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	4a1f      	ldr	r2, [pc, #124]	@ (80052b8 <HAL_TIM_Base_Start_IT+0xc8>)
 800523a:	4293      	cmp	r3, r2
 800523c:	d013      	beq.n	8005266 <HAL_TIM_Base_Start_IT+0x76>
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	4a1e      	ldr	r2, [pc, #120]	@ (80052bc <HAL_TIM_Base_Start_IT+0xcc>)
 8005244:	4293      	cmp	r3, r2
 8005246:	d00e      	beq.n	8005266 <HAL_TIM_Base_Start_IT+0x76>
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	4a1c      	ldr	r2, [pc, #112]	@ (80052c0 <HAL_TIM_Base_Start_IT+0xd0>)
 800524e:	4293      	cmp	r3, r2
 8005250:	d009      	beq.n	8005266 <HAL_TIM_Base_Start_IT+0x76>
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	4a1b      	ldr	r2, [pc, #108]	@ (80052c4 <HAL_TIM_Base_Start_IT+0xd4>)
 8005258:	4293      	cmp	r3, r2
 800525a:	d004      	beq.n	8005266 <HAL_TIM_Base_Start_IT+0x76>
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	4a19      	ldr	r2, [pc, #100]	@ (80052c8 <HAL_TIM_Base_Start_IT+0xd8>)
 8005262:	4293      	cmp	r3, r2
 8005264:	d115      	bne.n	8005292 <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	689a      	ldr	r2, [r3, #8]
 800526c:	4b17      	ldr	r3, [pc, #92]	@ (80052cc <HAL_TIM_Base_Start_IT+0xdc>)
 800526e:	4013      	ands	r3, r2
 8005270:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005272:	68fb      	ldr	r3, [r7, #12]
 8005274:	2b06      	cmp	r3, #6
 8005276:	d015      	beq.n	80052a4 <HAL_TIM_Base_Start_IT+0xb4>
 8005278:	68fb      	ldr	r3, [r7, #12]
 800527a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800527e:	d011      	beq.n	80052a4 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	681a      	ldr	r2, [r3, #0]
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	681b      	ldr	r3, [r3, #0]
 800528a:	f042 0201 	orr.w	r2, r2, #1
 800528e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005290:	e008      	b.n	80052a4 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	681a      	ldr	r2, [r3, #0]
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	f042 0201 	orr.w	r2, r2, #1
 80052a0:	601a      	str	r2, [r3, #0]
 80052a2:	e000      	b.n	80052a6 <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80052a4:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80052a6:	2300      	movs	r3, #0
}
 80052a8:	4618      	mov	r0, r3
 80052aa:	3714      	adds	r7, #20
 80052ac:	46bd      	mov	sp, r7
 80052ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052b2:	4770      	bx	lr
 80052b4:	40012c00 	.word	0x40012c00
 80052b8:	40000400 	.word	0x40000400
 80052bc:	40000800 	.word	0x40000800
 80052c0:	40000c00 	.word	0x40000c00
 80052c4:	40013400 	.word	0x40013400
 80052c8:	40014000 	.word	0x40014000
 80052cc:	00010007 	.word	0x00010007

080052d0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80052d0:	b580      	push	{r7, lr}
 80052d2:	b084      	sub	sp, #16
 80052d4:	af00      	add	r7, sp, #0
 80052d6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	68db      	ldr	r3, [r3, #12]
 80052de:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	691b      	ldr	r3, [r3, #16]
 80052e6:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80052e8:	68bb      	ldr	r3, [r7, #8]
 80052ea:	f003 0302 	and.w	r3, r3, #2
 80052ee:	2b00      	cmp	r3, #0
 80052f0:	d020      	beq.n	8005334 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80052f2:	68fb      	ldr	r3, [r7, #12]
 80052f4:	f003 0302 	and.w	r3, r3, #2
 80052f8:	2b00      	cmp	r3, #0
 80052fa:	d01b      	beq.n	8005334 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	f06f 0202 	mvn.w	r2, #2
 8005304:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	2201      	movs	r2, #1
 800530a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	699b      	ldr	r3, [r3, #24]
 8005312:	f003 0303 	and.w	r3, r3, #3
 8005316:	2b00      	cmp	r3, #0
 8005318:	d003      	beq.n	8005322 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800531a:	6878      	ldr	r0, [r7, #4]
 800531c:	f000 f8e9 	bl	80054f2 <HAL_TIM_IC_CaptureCallback>
 8005320:	e005      	b.n	800532e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005322:	6878      	ldr	r0, [r7, #4]
 8005324:	f000 f8db 	bl	80054de <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005328:	6878      	ldr	r0, [r7, #4]
 800532a:	f000 f8ec 	bl	8005506 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	2200      	movs	r2, #0
 8005332:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8005334:	68bb      	ldr	r3, [r7, #8]
 8005336:	f003 0304 	and.w	r3, r3, #4
 800533a:	2b00      	cmp	r3, #0
 800533c:	d020      	beq.n	8005380 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800533e:	68fb      	ldr	r3, [r7, #12]
 8005340:	f003 0304 	and.w	r3, r3, #4
 8005344:	2b00      	cmp	r3, #0
 8005346:	d01b      	beq.n	8005380 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	f06f 0204 	mvn.w	r2, #4
 8005350:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	2202      	movs	r2, #2
 8005356:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	699b      	ldr	r3, [r3, #24]
 800535e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005362:	2b00      	cmp	r3, #0
 8005364:	d003      	beq.n	800536e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005366:	6878      	ldr	r0, [r7, #4]
 8005368:	f000 f8c3 	bl	80054f2 <HAL_TIM_IC_CaptureCallback>
 800536c:	e005      	b.n	800537a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800536e:	6878      	ldr	r0, [r7, #4]
 8005370:	f000 f8b5 	bl	80054de <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005374:	6878      	ldr	r0, [r7, #4]
 8005376:	f000 f8c6 	bl	8005506 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	2200      	movs	r2, #0
 800537e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8005380:	68bb      	ldr	r3, [r7, #8]
 8005382:	f003 0308 	and.w	r3, r3, #8
 8005386:	2b00      	cmp	r3, #0
 8005388:	d020      	beq.n	80053cc <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800538a:	68fb      	ldr	r3, [r7, #12]
 800538c:	f003 0308 	and.w	r3, r3, #8
 8005390:	2b00      	cmp	r3, #0
 8005392:	d01b      	beq.n	80053cc <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	681b      	ldr	r3, [r3, #0]
 8005398:	f06f 0208 	mvn.w	r2, #8
 800539c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	2204      	movs	r2, #4
 80053a2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	69db      	ldr	r3, [r3, #28]
 80053aa:	f003 0303 	and.w	r3, r3, #3
 80053ae:	2b00      	cmp	r3, #0
 80053b0:	d003      	beq.n	80053ba <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80053b2:	6878      	ldr	r0, [r7, #4]
 80053b4:	f000 f89d 	bl	80054f2 <HAL_TIM_IC_CaptureCallback>
 80053b8:	e005      	b.n	80053c6 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80053ba:	6878      	ldr	r0, [r7, #4]
 80053bc:	f000 f88f 	bl	80054de <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80053c0:	6878      	ldr	r0, [r7, #4]
 80053c2:	f000 f8a0 	bl	8005506 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	2200      	movs	r2, #0
 80053ca:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80053cc:	68bb      	ldr	r3, [r7, #8]
 80053ce:	f003 0310 	and.w	r3, r3, #16
 80053d2:	2b00      	cmp	r3, #0
 80053d4:	d020      	beq.n	8005418 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80053d6:	68fb      	ldr	r3, [r7, #12]
 80053d8:	f003 0310 	and.w	r3, r3, #16
 80053dc:	2b00      	cmp	r3, #0
 80053de:	d01b      	beq.n	8005418 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	f06f 0210 	mvn.w	r2, #16
 80053e8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	2208      	movs	r2, #8
 80053ee:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	681b      	ldr	r3, [r3, #0]
 80053f4:	69db      	ldr	r3, [r3, #28]
 80053f6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80053fa:	2b00      	cmp	r3, #0
 80053fc:	d003      	beq.n	8005406 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80053fe:	6878      	ldr	r0, [r7, #4]
 8005400:	f000 f877 	bl	80054f2 <HAL_TIM_IC_CaptureCallback>
 8005404:	e005      	b.n	8005412 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005406:	6878      	ldr	r0, [r7, #4]
 8005408:	f000 f869 	bl	80054de <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800540c:	6878      	ldr	r0, [r7, #4]
 800540e:	f000 f87a 	bl	8005506 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	2200      	movs	r2, #0
 8005416:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8005418:	68bb      	ldr	r3, [r7, #8]
 800541a:	f003 0301 	and.w	r3, r3, #1
 800541e:	2b00      	cmp	r3, #0
 8005420:	d00c      	beq.n	800543c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8005422:	68fb      	ldr	r3, [r7, #12]
 8005424:	f003 0301 	and.w	r3, r3, #1
 8005428:	2b00      	cmp	r3, #0
 800542a:	d007      	beq.n	800543c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	f06f 0201 	mvn.w	r2, #1
 8005434:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005436:	6878      	ldr	r0, [r7, #4]
 8005438:	f7fb fc5e 	bl	8000cf8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800543c:	68bb      	ldr	r3, [r7, #8]
 800543e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005442:	2b00      	cmp	r3, #0
 8005444:	d104      	bne.n	8005450 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8005446:	68bb      	ldr	r3, [r7, #8]
 8005448:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800544c:	2b00      	cmp	r3, #0
 800544e:	d00c      	beq.n	800546a <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005450:	68fb      	ldr	r3, [r7, #12]
 8005452:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005456:	2b00      	cmp	r3, #0
 8005458:	d007      	beq.n	800546a <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8005462:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005464:	6878      	ldr	r0, [r7, #4]
 8005466:	f000 f913 	bl	8005690 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800546a:	68bb      	ldr	r3, [r7, #8]
 800546c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005470:	2b00      	cmp	r3, #0
 8005472:	d00c      	beq.n	800548e <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005474:	68fb      	ldr	r3, [r7, #12]
 8005476:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800547a:	2b00      	cmp	r3, #0
 800547c:	d007      	beq.n	800548e <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8005486:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8005488:	6878      	ldr	r0, [r7, #4]
 800548a:	f000 f90b 	bl	80056a4 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800548e:	68bb      	ldr	r3, [r7, #8]
 8005490:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005494:	2b00      	cmp	r3, #0
 8005496:	d00c      	beq.n	80054b2 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8005498:	68fb      	ldr	r3, [r7, #12]
 800549a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800549e:	2b00      	cmp	r3, #0
 80054a0:	d007      	beq.n	80054b2 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80054aa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80054ac:	6878      	ldr	r0, [r7, #4]
 80054ae:	f000 f834 	bl	800551a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80054b2:	68bb      	ldr	r3, [r7, #8]
 80054b4:	f003 0320 	and.w	r3, r3, #32
 80054b8:	2b00      	cmp	r3, #0
 80054ba:	d00c      	beq.n	80054d6 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80054bc:	68fb      	ldr	r3, [r7, #12]
 80054be:	f003 0320 	and.w	r3, r3, #32
 80054c2:	2b00      	cmp	r3, #0
 80054c4:	d007      	beq.n	80054d6 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	f06f 0220 	mvn.w	r2, #32
 80054ce:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80054d0:	6878      	ldr	r0, [r7, #4]
 80054d2:	f000 f8d3 	bl	800567c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80054d6:	bf00      	nop
 80054d8:	3710      	adds	r7, #16
 80054da:	46bd      	mov	sp, r7
 80054dc:	bd80      	pop	{r7, pc}

080054de <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80054de:	b480      	push	{r7}
 80054e0:	b083      	sub	sp, #12
 80054e2:	af00      	add	r7, sp, #0
 80054e4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80054e6:	bf00      	nop
 80054e8:	370c      	adds	r7, #12
 80054ea:	46bd      	mov	sp, r7
 80054ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054f0:	4770      	bx	lr

080054f2 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80054f2:	b480      	push	{r7}
 80054f4:	b083      	sub	sp, #12
 80054f6:	af00      	add	r7, sp, #0
 80054f8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80054fa:	bf00      	nop
 80054fc:	370c      	adds	r7, #12
 80054fe:	46bd      	mov	sp, r7
 8005500:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005504:	4770      	bx	lr

08005506 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005506:	b480      	push	{r7}
 8005508:	b083      	sub	sp, #12
 800550a:	af00      	add	r7, sp, #0
 800550c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800550e:	bf00      	nop
 8005510:	370c      	adds	r7, #12
 8005512:	46bd      	mov	sp, r7
 8005514:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005518:	4770      	bx	lr

0800551a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800551a:	b480      	push	{r7}
 800551c:	b083      	sub	sp, #12
 800551e:	af00      	add	r7, sp, #0
 8005520:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005522:	bf00      	nop
 8005524:	370c      	adds	r7, #12
 8005526:	46bd      	mov	sp, r7
 8005528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800552c:	4770      	bx	lr
	...

08005530 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005530:	b480      	push	{r7}
 8005532:	b085      	sub	sp, #20
 8005534:	af00      	add	r7, sp, #0
 8005536:	6078      	str	r0, [r7, #4]
 8005538:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	681b      	ldr	r3, [r3, #0]
 800553e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	4a46      	ldr	r2, [pc, #280]	@ (800565c <TIM_Base_SetConfig+0x12c>)
 8005544:	4293      	cmp	r3, r2
 8005546:	d013      	beq.n	8005570 <TIM_Base_SetConfig+0x40>
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800554e:	d00f      	beq.n	8005570 <TIM_Base_SetConfig+0x40>
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	4a43      	ldr	r2, [pc, #268]	@ (8005660 <TIM_Base_SetConfig+0x130>)
 8005554:	4293      	cmp	r3, r2
 8005556:	d00b      	beq.n	8005570 <TIM_Base_SetConfig+0x40>
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	4a42      	ldr	r2, [pc, #264]	@ (8005664 <TIM_Base_SetConfig+0x134>)
 800555c:	4293      	cmp	r3, r2
 800555e:	d007      	beq.n	8005570 <TIM_Base_SetConfig+0x40>
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	4a41      	ldr	r2, [pc, #260]	@ (8005668 <TIM_Base_SetConfig+0x138>)
 8005564:	4293      	cmp	r3, r2
 8005566:	d003      	beq.n	8005570 <TIM_Base_SetConfig+0x40>
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	4a40      	ldr	r2, [pc, #256]	@ (800566c <TIM_Base_SetConfig+0x13c>)
 800556c:	4293      	cmp	r3, r2
 800556e:	d108      	bne.n	8005582 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005570:	68fb      	ldr	r3, [r7, #12]
 8005572:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005576:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005578:	683b      	ldr	r3, [r7, #0]
 800557a:	685b      	ldr	r3, [r3, #4]
 800557c:	68fa      	ldr	r2, [r7, #12]
 800557e:	4313      	orrs	r3, r2
 8005580:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	4a35      	ldr	r2, [pc, #212]	@ (800565c <TIM_Base_SetConfig+0x12c>)
 8005586:	4293      	cmp	r3, r2
 8005588:	d01f      	beq.n	80055ca <TIM_Base_SetConfig+0x9a>
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005590:	d01b      	beq.n	80055ca <TIM_Base_SetConfig+0x9a>
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	4a32      	ldr	r2, [pc, #200]	@ (8005660 <TIM_Base_SetConfig+0x130>)
 8005596:	4293      	cmp	r3, r2
 8005598:	d017      	beq.n	80055ca <TIM_Base_SetConfig+0x9a>
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	4a31      	ldr	r2, [pc, #196]	@ (8005664 <TIM_Base_SetConfig+0x134>)
 800559e:	4293      	cmp	r3, r2
 80055a0:	d013      	beq.n	80055ca <TIM_Base_SetConfig+0x9a>
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	4a30      	ldr	r2, [pc, #192]	@ (8005668 <TIM_Base_SetConfig+0x138>)
 80055a6:	4293      	cmp	r3, r2
 80055a8:	d00f      	beq.n	80055ca <TIM_Base_SetConfig+0x9a>
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	4a2f      	ldr	r2, [pc, #188]	@ (800566c <TIM_Base_SetConfig+0x13c>)
 80055ae:	4293      	cmp	r3, r2
 80055b0:	d00b      	beq.n	80055ca <TIM_Base_SetConfig+0x9a>
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	4a2e      	ldr	r2, [pc, #184]	@ (8005670 <TIM_Base_SetConfig+0x140>)
 80055b6:	4293      	cmp	r3, r2
 80055b8:	d007      	beq.n	80055ca <TIM_Base_SetConfig+0x9a>
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	4a2d      	ldr	r2, [pc, #180]	@ (8005674 <TIM_Base_SetConfig+0x144>)
 80055be:	4293      	cmp	r3, r2
 80055c0:	d003      	beq.n	80055ca <TIM_Base_SetConfig+0x9a>
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	4a2c      	ldr	r2, [pc, #176]	@ (8005678 <TIM_Base_SetConfig+0x148>)
 80055c6:	4293      	cmp	r3, r2
 80055c8:	d108      	bne.n	80055dc <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80055ca:	68fb      	ldr	r3, [r7, #12]
 80055cc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80055d0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80055d2:	683b      	ldr	r3, [r7, #0]
 80055d4:	68db      	ldr	r3, [r3, #12]
 80055d6:	68fa      	ldr	r2, [r7, #12]
 80055d8:	4313      	orrs	r3, r2
 80055da:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80055dc:	68fb      	ldr	r3, [r7, #12]
 80055de:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80055e2:	683b      	ldr	r3, [r7, #0]
 80055e4:	695b      	ldr	r3, [r3, #20]
 80055e6:	4313      	orrs	r3, r2
 80055e8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	68fa      	ldr	r2, [r7, #12]
 80055ee:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80055f0:	683b      	ldr	r3, [r7, #0]
 80055f2:	689a      	ldr	r2, [r3, #8]
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80055f8:	683b      	ldr	r3, [r7, #0]
 80055fa:	681a      	ldr	r2, [r3, #0]
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	4a16      	ldr	r2, [pc, #88]	@ (800565c <TIM_Base_SetConfig+0x12c>)
 8005604:	4293      	cmp	r3, r2
 8005606:	d00f      	beq.n	8005628 <TIM_Base_SetConfig+0xf8>
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	4a18      	ldr	r2, [pc, #96]	@ (800566c <TIM_Base_SetConfig+0x13c>)
 800560c:	4293      	cmp	r3, r2
 800560e:	d00b      	beq.n	8005628 <TIM_Base_SetConfig+0xf8>
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	4a17      	ldr	r2, [pc, #92]	@ (8005670 <TIM_Base_SetConfig+0x140>)
 8005614:	4293      	cmp	r3, r2
 8005616:	d007      	beq.n	8005628 <TIM_Base_SetConfig+0xf8>
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	4a16      	ldr	r2, [pc, #88]	@ (8005674 <TIM_Base_SetConfig+0x144>)
 800561c:	4293      	cmp	r3, r2
 800561e:	d003      	beq.n	8005628 <TIM_Base_SetConfig+0xf8>
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	4a15      	ldr	r2, [pc, #84]	@ (8005678 <TIM_Base_SetConfig+0x148>)
 8005624:	4293      	cmp	r3, r2
 8005626:	d103      	bne.n	8005630 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005628:	683b      	ldr	r3, [r7, #0]
 800562a:	691a      	ldr	r2, [r3, #16]
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	2201      	movs	r2, #1
 8005634:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	691b      	ldr	r3, [r3, #16]
 800563a:	f003 0301 	and.w	r3, r3, #1
 800563e:	2b01      	cmp	r3, #1
 8005640:	d105      	bne.n	800564e <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	691b      	ldr	r3, [r3, #16]
 8005646:	f023 0201 	bic.w	r2, r3, #1
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	611a      	str	r2, [r3, #16]
  }
}
 800564e:	bf00      	nop
 8005650:	3714      	adds	r7, #20
 8005652:	46bd      	mov	sp, r7
 8005654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005658:	4770      	bx	lr
 800565a:	bf00      	nop
 800565c:	40012c00 	.word	0x40012c00
 8005660:	40000400 	.word	0x40000400
 8005664:	40000800 	.word	0x40000800
 8005668:	40000c00 	.word	0x40000c00
 800566c:	40013400 	.word	0x40013400
 8005670:	40014000 	.word	0x40014000
 8005674:	40014400 	.word	0x40014400
 8005678:	40014800 	.word	0x40014800

0800567c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800567c:	b480      	push	{r7}
 800567e:	b083      	sub	sp, #12
 8005680:	af00      	add	r7, sp, #0
 8005682:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005684:	bf00      	nop
 8005686:	370c      	adds	r7, #12
 8005688:	46bd      	mov	sp, r7
 800568a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800568e:	4770      	bx	lr

08005690 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005690:	b480      	push	{r7}
 8005692:	b083      	sub	sp, #12
 8005694:	af00      	add	r7, sp, #0
 8005696:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005698:	bf00      	nop
 800569a:	370c      	adds	r7, #12
 800569c:	46bd      	mov	sp, r7
 800569e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056a2:	4770      	bx	lr

080056a4 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80056a4:	b480      	push	{r7}
 80056a6:	b083      	sub	sp, #12
 80056a8:	af00      	add	r7, sp, #0
 80056aa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80056ac:	bf00      	nop
 80056ae:	370c      	adds	r7, #12
 80056b0:	46bd      	mov	sp, r7
 80056b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056b6:	4770      	bx	lr

080056b8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80056b8:	b580      	push	{r7, lr}
 80056ba:	b082      	sub	sp, #8
 80056bc:	af00      	add	r7, sp, #0
 80056be:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	2b00      	cmp	r3, #0
 80056c4:	d101      	bne.n	80056ca <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80056c6:	2301      	movs	r3, #1
 80056c8:	e040      	b.n	800574c <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80056ce:	2b00      	cmp	r3, #0
 80056d0:	d106      	bne.n	80056e0 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	2200      	movs	r2, #0
 80056d6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80056da:	6878      	ldr	r0, [r7, #4]
 80056dc:	f7fb fe3c 	bl	8001358 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	2224      	movs	r2, #36	@ 0x24
 80056e4:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	681b      	ldr	r3, [r3, #0]
 80056ea:	681a      	ldr	r2, [r3, #0]
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	f022 0201 	bic.w	r2, r2, #1
 80056f4:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80056fa:	2b00      	cmp	r3, #0
 80056fc:	d002      	beq.n	8005704 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 80056fe:	6878      	ldr	r0, [r7, #4]
 8005700:	f000 fc32 	bl	8005f68 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005704:	6878      	ldr	r0, [r7, #4]
 8005706:	f000 f977 	bl	80059f8 <UART_SetConfig>
 800570a:	4603      	mov	r3, r0
 800570c:	2b01      	cmp	r3, #1
 800570e:	d101      	bne.n	8005714 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8005710:	2301      	movs	r3, #1
 8005712:	e01b      	b.n	800574c <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	681b      	ldr	r3, [r3, #0]
 8005718:	685a      	ldr	r2, [r3, #4]
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005722:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	681b      	ldr	r3, [r3, #0]
 8005728:	689a      	ldr	r2, [r3, #8]
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	681b      	ldr	r3, [r3, #0]
 800572e:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005732:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	681b      	ldr	r3, [r3, #0]
 8005738:	681a      	ldr	r2, [r3, #0]
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	681b      	ldr	r3, [r3, #0]
 800573e:	f042 0201 	orr.w	r2, r2, #1
 8005742:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005744:	6878      	ldr	r0, [r7, #4]
 8005746:	f000 fcb1 	bl	80060ac <UART_CheckIdleState>
 800574a:	4603      	mov	r3, r0
}
 800574c:	4618      	mov	r0, r3
 800574e:	3708      	adds	r7, #8
 8005750:	46bd      	mov	sp, r7
 8005752:	bd80      	pop	{r7, pc}

08005754 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005754:	b580      	push	{r7, lr}
 8005756:	b08a      	sub	sp, #40	@ 0x28
 8005758:	af02      	add	r7, sp, #8
 800575a:	60f8      	str	r0, [r7, #12]
 800575c:	60b9      	str	r1, [r7, #8]
 800575e:	603b      	str	r3, [r7, #0]
 8005760:	4613      	mov	r3, r2
 8005762:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005764:	68fb      	ldr	r3, [r7, #12]
 8005766:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005768:	2b20      	cmp	r3, #32
 800576a:	d177      	bne.n	800585c <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 800576c:	68bb      	ldr	r3, [r7, #8]
 800576e:	2b00      	cmp	r3, #0
 8005770:	d002      	beq.n	8005778 <HAL_UART_Transmit+0x24>
 8005772:	88fb      	ldrh	r3, [r7, #6]
 8005774:	2b00      	cmp	r3, #0
 8005776:	d101      	bne.n	800577c <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8005778:	2301      	movs	r3, #1
 800577a:	e070      	b.n	800585e <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800577c:	68fb      	ldr	r3, [r7, #12]
 800577e:	2200      	movs	r2, #0
 8005780:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005784:	68fb      	ldr	r3, [r7, #12]
 8005786:	2221      	movs	r2, #33	@ 0x21
 8005788:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800578a:	f7fb ff2b 	bl	80015e4 <HAL_GetTick>
 800578e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8005790:	68fb      	ldr	r3, [r7, #12]
 8005792:	88fa      	ldrh	r2, [r7, #6]
 8005794:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8005798:	68fb      	ldr	r3, [r7, #12]
 800579a:	88fa      	ldrh	r2, [r7, #6]
 800579c:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80057a0:	68fb      	ldr	r3, [r7, #12]
 80057a2:	689b      	ldr	r3, [r3, #8]
 80057a4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80057a8:	d108      	bne.n	80057bc <HAL_UART_Transmit+0x68>
 80057aa:	68fb      	ldr	r3, [r7, #12]
 80057ac:	691b      	ldr	r3, [r3, #16]
 80057ae:	2b00      	cmp	r3, #0
 80057b0:	d104      	bne.n	80057bc <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 80057b2:	2300      	movs	r3, #0
 80057b4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80057b6:	68bb      	ldr	r3, [r7, #8]
 80057b8:	61bb      	str	r3, [r7, #24]
 80057ba:	e003      	b.n	80057c4 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 80057bc:	68bb      	ldr	r3, [r7, #8]
 80057be:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80057c0:	2300      	movs	r3, #0
 80057c2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80057c4:	e02f      	b.n	8005826 <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80057c6:	683b      	ldr	r3, [r7, #0]
 80057c8:	9300      	str	r3, [sp, #0]
 80057ca:	697b      	ldr	r3, [r7, #20]
 80057cc:	2200      	movs	r2, #0
 80057ce:	2180      	movs	r1, #128	@ 0x80
 80057d0:	68f8      	ldr	r0, [r7, #12]
 80057d2:	f000 fd13 	bl	80061fc <UART_WaitOnFlagUntilTimeout>
 80057d6:	4603      	mov	r3, r0
 80057d8:	2b00      	cmp	r3, #0
 80057da:	d004      	beq.n	80057e6 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 80057dc:	68fb      	ldr	r3, [r7, #12]
 80057de:	2220      	movs	r2, #32
 80057e0:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 80057e2:	2303      	movs	r3, #3
 80057e4:	e03b      	b.n	800585e <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 80057e6:	69fb      	ldr	r3, [r7, #28]
 80057e8:	2b00      	cmp	r3, #0
 80057ea:	d10b      	bne.n	8005804 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80057ec:	69bb      	ldr	r3, [r7, #24]
 80057ee:	881a      	ldrh	r2, [r3, #0]
 80057f0:	68fb      	ldr	r3, [r7, #12]
 80057f2:	681b      	ldr	r3, [r3, #0]
 80057f4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80057f8:	b292      	uxth	r2, r2
 80057fa:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80057fc:	69bb      	ldr	r3, [r7, #24]
 80057fe:	3302      	adds	r3, #2
 8005800:	61bb      	str	r3, [r7, #24]
 8005802:	e007      	b.n	8005814 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8005804:	69fb      	ldr	r3, [r7, #28]
 8005806:	781a      	ldrb	r2, [r3, #0]
 8005808:	68fb      	ldr	r3, [r7, #12]
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800580e:	69fb      	ldr	r3, [r7, #28]
 8005810:	3301      	adds	r3, #1
 8005812:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005814:	68fb      	ldr	r3, [r7, #12]
 8005816:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 800581a:	b29b      	uxth	r3, r3
 800581c:	3b01      	subs	r3, #1
 800581e:	b29a      	uxth	r2, r3
 8005820:	68fb      	ldr	r3, [r7, #12]
 8005822:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 8005826:	68fb      	ldr	r3, [r7, #12]
 8005828:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 800582c:	b29b      	uxth	r3, r3
 800582e:	2b00      	cmp	r3, #0
 8005830:	d1c9      	bne.n	80057c6 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005832:	683b      	ldr	r3, [r7, #0]
 8005834:	9300      	str	r3, [sp, #0]
 8005836:	697b      	ldr	r3, [r7, #20]
 8005838:	2200      	movs	r2, #0
 800583a:	2140      	movs	r1, #64	@ 0x40
 800583c:	68f8      	ldr	r0, [r7, #12]
 800583e:	f000 fcdd 	bl	80061fc <UART_WaitOnFlagUntilTimeout>
 8005842:	4603      	mov	r3, r0
 8005844:	2b00      	cmp	r3, #0
 8005846:	d004      	beq.n	8005852 <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005848:	68fb      	ldr	r3, [r7, #12]
 800584a:	2220      	movs	r2, #32
 800584c:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 800584e:	2303      	movs	r3, #3
 8005850:	e005      	b.n	800585e <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005852:	68fb      	ldr	r3, [r7, #12]
 8005854:	2220      	movs	r2, #32
 8005856:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8005858:	2300      	movs	r3, #0
 800585a:	e000      	b.n	800585e <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 800585c:	2302      	movs	r3, #2
  }
}
 800585e:	4618      	mov	r0, r3
 8005860:	3720      	adds	r7, #32
 8005862:	46bd      	mov	sp, r7
 8005864:	bd80      	pop	{r7, pc}

08005866 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005866:	b580      	push	{r7, lr}
 8005868:	b08a      	sub	sp, #40	@ 0x28
 800586a:	af02      	add	r7, sp, #8
 800586c:	60f8      	str	r0, [r7, #12]
 800586e:	60b9      	str	r1, [r7, #8]
 8005870:	603b      	str	r3, [r7, #0]
 8005872:	4613      	mov	r3, r2
 8005874:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005876:	68fb      	ldr	r3, [r7, #12]
 8005878:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800587c:	2b20      	cmp	r3, #32
 800587e:	f040 80b6 	bne.w	80059ee <HAL_UART_Receive+0x188>
  {
    if ((pData == NULL) || (Size == 0U))
 8005882:	68bb      	ldr	r3, [r7, #8]
 8005884:	2b00      	cmp	r3, #0
 8005886:	d002      	beq.n	800588e <HAL_UART_Receive+0x28>
 8005888:	88fb      	ldrh	r3, [r7, #6]
 800588a:	2b00      	cmp	r3, #0
 800588c:	d101      	bne.n	8005892 <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 800588e:	2301      	movs	r3, #1
 8005890:	e0ae      	b.n	80059f0 <HAL_UART_Receive+0x18a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005892:	68fb      	ldr	r3, [r7, #12]
 8005894:	2200      	movs	r2, #0
 8005896:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800589a:	68fb      	ldr	r3, [r7, #12]
 800589c:	2222      	movs	r2, #34	@ 0x22
 800589e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80058a2:	68fb      	ldr	r3, [r7, #12]
 80058a4:	2200      	movs	r2, #0
 80058a6:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80058a8:	f7fb fe9c 	bl	80015e4 <HAL_GetTick>
 80058ac:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 80058ae:	68fb      	ldr	r3, [r7, #12]
 80058b0:	88fa      	ldrh	r2, [r7, #6]
 80058b2:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
    huart->RxXferCount = Size;
 80058b6:	68fb      	ldr	r3, [r7, #12]
 80058b8:	88fa      	ldrh	r2, [r7, #6]
 80058ba:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 80058be:	68fb      	ldr	r3, [r7, #12]
 80058c0:	689b      	ldr	r3, [r3, #8]
 80058c2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80058c6:	d10e      	bne.n	80058e6 <HAL_UART_Receive+0x80>
 80058c8:	68fb      	ldr	r3, [r7, #12]
 80058ca:	691b      	ldr	r3, [r3, #16]
 80058cc:	2b00      	cmp	r3, #0
 80058ce:	d105      	bne.n	80058dc <HAL_UART_Receive+0x76>
 80058d0:	68fb      	ldr	r3, [r7, #12]
 80058d2:	f240 12ff 	movw	r2, #511	@ 0x1ff
 80058d6:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80058da:	e02d      	b.n	8005938 <HAL_UART_Receive+0xd2>
 80058dc:	68fb      	ldr	r3, [r7, #12]
 80058de:	22ff      	movs	r2, #255	@ 0xff
 80058e0:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80058e4:	e028      	b.n	8005938 <HAL_UART_Receive+0xd2>
 80058e6:	68fb      	ldr	r3, [r7, #12]
 80058e8:	689b      	ldr	r3, [r3, #8]
 80058ea:	2b00      	cmp	r3, #0
 80058ec:	d10d      	bne.n	800590a <HAL_UART_Receive+0xa4>
 80058ee:	68fb      	ldr	r3, [r7, #12]
 80058f0:	691b      	ldr	r3, [r3, #16]
 80058f2:	2b00      	cmp	r3, #0
 80058f4:	d104      	bne.n	8005900 <HAL_UART_Receive+0x9a>
 80058f6:	68fb      	ldr	r3, [r7, #12]
 80058f8:	22ff      	movs	r2, #255	@ 0xff
 80058fa:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80058fe:	e01b      	b.n	8005938 <HAL_UART_Receive+0xd2>
 8005900:	68fb      	ldr	r3, [r7, #12]
 8005902:	227f      	movs	r2, #127	@ 0x7f
 8005904:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8005908:	e016      	b.n	8005938 <HAL_UART_Receive+0xd2>
 800590a:	68fb      	ldr	r3, [r7, #12]
 800590c:	689b      	ldr	r3, [r3, #8]
 800590e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005912:	d10d      	bne.n	8005930 <HAL_UART_Receive+0xca>
 8005914:	68fb      	ldr	r3, [r7, #12]
 8005916:	691b      	ldr	r3, [r3, #16]
 8005918:	2b00      	cmp	r3, #0
 800591a:	d104      	bne.n	8005926 <HAL_UART_Receive+0xc0>
 800591c:	68fb      	ldr	r3, [r7, #12]
 800591e:	227f      	movs	r2, #127	@ 0x7f
 8005920:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8005924:	e008      	b.n	8005938 <HAL_UART_Receive+0xd2>
 8005926:	68fb      	ldr	r3, [r7, #12]
 8005928:	223f      	movs	r2, #63	@ 0x3f
 800592a:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800592e:	e003      	b.n	8005938 <HAL_UART_Receive+0xd2>
 8005930:	68fb      	ldr	r3, [r7, #12]
 8005932:	2200      	movs	r2, #0
 8005934:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
    uhMask = huart->Mask;
 8005938:	68fb      	ldr	r3, [r7, #12]
 800593a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800593e:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005940:	68fb      	ldr	r3, [r7, #12]
 8005942:	689b      	ldr	r3, [r3, #8]
 8005944:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005948:	d108      	bne.n	800595c <HAL_UART_Receive+0xf6>
 800594a:	68fb      	ldr	r3, [r7, #12]
 800594c:	691b      	ldr	r3, [r3, #16]
 800594e:	2b00      	cmp	r3, #0
 8005950:	d104      	bne.n	800595c <HAL_UART_Receive+0xf6>
    {
      pdata8bits  = NULL;
 8005952:	2300      	movs	r3, #0
 8005954:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8005956:	68bb      	ldr	r3, [r7, #8]
 8005958:	61bb      	str	r3, [r7, #24]
 800595a:	e003      	b.n	8005964 <HAL_UART_Receive+0xfe>
    }
    else
    {
      pdata8bits  = pData;
 800595c:	68bb      	ldr	r3, [r7, #8]
 800595e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005960:	2300      	movs	r3, #0
 8005962:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 8005964:	e037      	b.n	80059d6 <HAL_UART_Receive+0x170>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8005966:	683b      	ldr	r3, [r7, #0]
 8005968:	9300      	str	r3, [sp, #0]
 800596a:	697b      	ldr	r3, [r7, #20]
 800596c:	2200      	movs	r2, #0
 800596e:	2120      	movs	r1, #32
 8005970:	68f8      	ldr	r0, [r7, #12]
 8005972:	f000 fc43 	bl	80061fc <UART_WaitOnFlagUntilTimeout>
 8005976:	4603      	mov	r3, r0
 8005978:	2b00      	cmp	r3, #0
 800597a:	d005      	beq.n	8005988 <HAL_UART_Receive+0x122>
      {
        huart->RxState = HAL_UART_STATE_READY;
 800597c:	68fb      	ldr	r3, [r7, #12]
 800597e:	2220      	movs	r2, #32
 8005980:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

        return HAL_TIMEOUT;
 8005984:	2303      	movs	r3, #3
 8005986:	e033      	b.n	80059f0 <HAL_UART_Receive+0x18a>
      }
      if (pdata8bits == NULL)
 8005988:	69fb      	ldr	r3, [r7, #28]
 800598a:	2b00      	cmp	r3, #0
 800598c:	d10c      	bne.n	80059a8 <HAL_UART_Receive+0x142>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 800598e:	68fb      	ldr	r3, [r7, #12]
 8005990:	681b      	ldr	r3, [r3, #0]
 8005992:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8005994:	b29a      	uxth	r2, r3
 8005996:	8a7b      	ldrh	r3, [r7, #18]
 8005998:	4013      	ands	r3, r2
 800599a:	b29a      	uxth	r2, r3
 800599c:	69bb      	ldr	r3, [r7, #24]
 800599e:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 80059a0:	69bb      	ldr	r3, [r7, #24]
 80059a2:	3302      	adds	r3, #2
 80059a4:	61bb      	str	r3, [r7, #24]
 80059a6:	e00d      	b.n	80059c4 <HAL_UART_Receive+0x15e>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 80059a8:	68fb      	ldr	r3, [r7, #12]
 80059aa:	681b      	ldr	r3, [r3, #0]
 80059ac:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 80059ae:	b29b      	uxth	r3, r3
 80059b0:	b2da      	uxtb	r2, r3
 80059b2:	8a7b      	ldrh	r3, [r7, #18]
 80059b4:	b2db      	uxtb	r3, r3
 80059b6:	4013      	ands	r3, r2
 80059b8:	b2da      	uxtb	r2, r3
 80059ba:	69fb      	ldr	r3, [r7, #28]
 80059bc:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 80059be:	69fb      	ldr	r3, [r7, #28]
 80059c0:	3301      	adds	r3, #1
 80059c2:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 80059c4:	68fb      	ldr	r3, [r7, #12]
 80059c6:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80059ca:	b29b      	uxth	r3, r3
 80059cc:	3b01      	subs	r3, #1
 80059ce:	b29a      	uxth	r2, r3
 80059d0:	68fb      	ldr	r3, [r7, #12]
 80059d2:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
    while (huart->RxXferCount > 0U)
 80059d6:	68fb      	ldr	r3, [r7, #12]
 80059d8:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80059dc:	b29b      	uxth	r3, r3
 80059de:	2b00      	cmp	r3, #0
 80059e0:	d1c1      	bne.n	8005966 <HAL_UART_Receive+0x100>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80059e2:	68fb      	ldr	r3, [r7, #12]
 80059e4:	2220      	movs	r2, #32
 80059e6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

    return HAL_OK;
 80059ea:	2300      	movs	r3, #0
 80059ec:	e000      	b.n	80059f0 <HAL_UART_Receive+0x18a>
  }
  else
  {
    return HAL_BUSY;
 80059ee:	2302      	movs	r3, #2
  }
}
 80059f0:	4618      	mov	r0, r3
 80059f2:	3720      	adds	r7, #32
 80059f4:	46bd      	mov	sp, r7
 80059f6:	bd80      	pop	{r7, pc}

080059f8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80059f8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80059fc:	b08a      	sub	sp, #40	@ 0x28
 80059fe:	af00      	add	r7, sp, #0
 8005a00:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005a02:	2300      	movs	r3, #0
 8005a04:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005a08:	68fb      	ldr	r3, [r7, #12]
 8005a0a:	689a      	ldr	r2, [r3, #8]
 8005a0c:	68fb      	ldr	r3, [r7, #12]
 8005a0e:	691b      	ldr	r3, [r3, #16]
 8005a10:	431a      	orrs	r2, r3
 8005a12:	68fb      	ldr	r3, [r7, #12]
 8005a14:	695b      	ldr	r3, [r3, #20]
 8005a16:	431a      	orrs	r2, r3
 8005a18:	68fb      	ldr	r3, [r7, #12]
 8005a1a:	69db      	ldr	r3, [r3, #28]
 8005a1c:	4313      	orrs	r3, r2
 8005a1e:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005a20:	68fb      	ldr	r3, [r7, #12]
 8005a22:	681b      	ldr	r3, [r3, #0]
 8005a24:	681a      	ldr	r2, [r3, #0]
 8005a26:	4ba4      	ldr	r3, [pc, #656]	@ (8005cb8 <UART_SetConfig+0x2c0>)
 8005a28:	4013      	ands	r3, r2
 8005a2a:	68fa      	ldr	r2, [r7, #12]
 8005a2c:	6812      	ldr	r2, [r2, #0]
 8005a2e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005a30:	430b      	orrs	r3, r1
 8005a32:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005a34:	68fb      	ldr	r3, [r7, #12]
 8005a36:	681b      	ldr	r3, [r3, #0]
 8005a38:	685b      	ldr	r3, [r3, #4]
 8005a3a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8005a3e:	68fb      	ldr	r3, [r7, #12]
 8005a40:	68da      	ldr	r2, [r3, #12]
 8005a42:	68fb      	ldr	r3, [r7, #12]
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	430a      	orrs	r2, r1
 8005a48:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005a4a:	68fb      	ldr	r3, [r7, #12]
 8005a4c:	699b      	ldr	r3, [r3, #24]
 8005a4e:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005a50:	68fb      	ldr	r3, [r7, #12]
 8005a52:	681b      	ldr	r3, [r3, #0]
 8005a54:	4a99      	ldr	r2, [pc, #612]	@ (8005cbc <UART_SetConfig+0x2c4>)
 8005a56:	4293      	cmp	r3, r2
 8005a58:	d004      	beq.n	8005a64 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8005a5a:	68fb      	ldr	r3, [r7, #12]
 8005a5c:	6a1b      	ldr	r3, [r3, #32]
 8005a5e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005a60:	4313      	orrs	r3, r2
 8005a62:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005a64:	68fb      	ldr	r3, [r7, #12]
 8005a66:	681b      	ldr	r3, [r3, #0]
 8005a68:	689b      	ldr	r3, [r3, #8]
 8005a6a:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8005a6e:	68fb      	ldr	r3, [r7, #12]
 8005a70:	681b      	ldr	r3, [r3, #0]
 8005a72:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005a74:	430a      	orrs	r2, r1
 8005a76:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005a78:	68fb      	ldr	r3, [r7, #12]
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	4a90      	ldr	r2, [pc, #576]	@ (8005cc0 <UART_SetConfig+0x2c8>)
 8005a7e:	4293      	cmp	r3, r2
 8005a80:	d126      	bne.n	8005ad0 <UART_SetConfig+0xd8>
 8005a82:	4b90      	ldr	r3, [pc, #576]	@ (8005cc4 <UART_SetConfig+0x2cc>)
 8005a84:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005a88:	f003 0303 	and.w	r3, r3, #3
 8005a8c:	2b03      	cmp	r3, #3
 8005a8e:	d81b      	bhi.n	8005ac8 <UART_SetConfig+0xd0>
 8005a90:	a201      	add	r2, pc, #4	@ (adr r2, 8005a98 <UART_SetConfig+0xa0>)
 8005a92:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005a96:	bf00      	nop
 8005a98:	08005aa9 	.word	0x08005aa9
 8005a9c:	08005ab9 	.word	0x08005ab9
 8005aa0:	08005ab1 	.word	0x08005ab1
 8005aa4:	08005ac1 	.word	0x08005ac1
 8005aa8:	2301      	movs	r3, #1
 8005aaa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005aae:	e116      	b.n	8005cde <UART_SetConfig+0x2e6>
 8005ab0:	2302      	movs	r3, #2
 8005ab2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005ab6:	e112      	b.n	8005cde <UART_SetConfig+0x2e6>
 8005ab8:	2304      	movs	r3, #4
 8005aba:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005abe:	e10e      	b.n	8005cde <UART_SetConfig+0x2e6>
 8005ac0:	2308      	movs	r3, #8
 8005ac2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005ac6:	e10a      	b.n	8005cde <UART_SetConfig+0x2e6>
 8005ac8:	2310      	movs	r3, #16
 8005aca:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005ace:	e106      	b.n	8005cde <UART_SetConfig+0x2e6>
 8005ad0:	68fb      	ldr	r3, [r7, #12]
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	4a7c      	ldr	r2, [pc, #496]	@ (8005cc8 <UART_SetConfig+0x2d0>)
 8005ad6:	4293      	cmp	r3, r2
 8005ad8:	d138      	bne.n	8005b4c <UART_SetConfig+0x154>
 8005ada:	4b7a      	ldr	r3, [pc, #488]	@ (8005cc4 <UART_SetConfig+0x2cc>)
 8005adc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005ae0:	f003 030c 	and.w	r3, r3, #12
 8005ae4:	2b0c      	cmp	r3, #12
 8005ae6:	d82d      	bhi.n	8005b44 <UART_SetConfig+0x14c>
 8005ae8:	a201      	add	r2, pc, #4	@ (adr r2, 8005af0 <UART_SetConfig+0xf8>)
 8005aea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005aee:	bf00      	nop
 8005af0:	08005b25 	.word	0x08005b25
 8005af4:	08005b45 	.word	0x08005b45
 8005af8:	08005b45 	.word	0x08005b45
 8005afc:	08005b45 	.word	0x08005b45
 8005b00:	08005b35 	.word	0x08005b35
 8005b04:	08005b45 	.word	0x08005b45
 8005b08:	08005b45 	.word	0x08005b45
 8005b0c:	08005b45 	.word	0x08005b45
 8005b10:	08005b2d 	.word	0x08005b2d
 8005b14:	08005b45 	.word	0x08005b45
 8005b18:	08005b45 	.word	0x08005b45
 8005b1c:	08005b45 	.word	0x08005b45
 8005b20:	08005b3d 	.word	0x08005b3d
 8005b24:	2300      	movs	r3, #0
 8005b26:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005b2a:	e0d8      	b.n	8005cde <UART_SetConfig+0x2e6>
 8005b2c:	2302      	movs	r3, #2
 8005b2e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005b32:	e0d4      	b.n	8005cde <UART_SetConfig+0x2e6>
 8005b34:	2304      	movs	r3, #4
 8005b36:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005b3a:	e0d0      	b.n	8005cde <UART_SetConfig+0x2e6>
 8005b3c:	2308      	movs	r3, #8
 8005b3e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005b42:	e0cc      	b.n	8005cde <UART_SetConfig+0x2e6>
 8005b44:	2310      	movs	r3, #16
 8005b46:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005b4a:	e0c8      	b.n	8005cde <UART_SetConfig+0x2e6>
 8005b4c:	68fb      	ldr	r3, [r7, #12]
 8005b4e:	681b      	ldr	r3, [r3, #0]
 8005b50:	4a5e      	ldr	r2, [pc, #376]	@ (8005ccc <UART_SetConfig+0x2d4>)
 8005b52:	4293      	cmp	r3, r2
 8005b54:	d125      	bne.n	8005ba2 <UART_SetConfig+0x1aa>
 8005b56:	4b5b      	ldr	r3, [pc, #364]	@ (8005cc4 <UART_SetConfig+0x2cc>)
 8005b58:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005b5c:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8005b60:	2b30      	cmp	r3, #48	@ 0x30
 8005b62:	d016      	beq.n	8005b92 <UART_SetConfig+0x19a>
 8005b64:	2b30      	cmp	r3, #48	@ 0x30
 8005b66:	d818      	bhi.n	8005b9a <UART_SetConfig+0x1a2>
 8005b68:	2b20      	cmp	r3, #32
 8005b6a:	d00a      	beq.n	8005b82 <UART_SetConfig+0x18a>
 8005b6c:	2b20      	cmp	r3, #32
 8005b6e:	d814      	bhi.n	8005b9a <UART_SetConfig+0x1a2>
 8005b70:	2b00      	cmp	r3, #0
 8005b72:	d002      	beq.n	8005b7a <UART_SetConfig+0x182>
 8005b74:	2b10      	cmp	r3, #16
 8005b76:	d008      	beq.n	8005b8a <UART_SetConfig+0x192>
 8005b78:	e00f      	b.n	8005b9a <UART_SetConfig+0x1a2>
 8005b7a:	2300      	movs	r3, #0
 8005b7c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005b80:	e0ad      	b.n	8005cde <UART_SetConfig+0x2e6>
 8005b82:	2302      	movs	r3, #2
 8005b84:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005b88:	e0a9      	b.n	8005cde <UART_SetConfig+0x2e6>
 8005b8a:	2304      	movs	r3, #4
 8005b8c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005b90:	e0a5      	b.n	8005cde <UART_SetConfig+0x2e6>
 8005b92:	2308      	movs	r3, #8
 8005b94:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005b98:	e0a1      	b.n	8005cde <UART_SetConfig+0x2e6>
 8005b9a:	2310      	movs	r3, #16
 8005b9c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005ba0:	e09d      	b.n	8005cde <UART_SetConfig+0x2e6>
 8005ba2:	68fb      	ldr	r3, [r7, #12]
 8005ba4:	681b      	ldr	r3, [r3, #0]
 8005ba6:	4a4a      	ldr	r2, [pc, #296]	@ (8005cd0 <UART_SetConfig+0x2d8>)
 8005ba8:	4293      	cmp	r3, r2
 8005baa:	d125      	bne.n	8005bf8 <UART_SetConfig+0x200>
 8005bac:	4b45      	ldr	r3, [pc, #276]	@ (8005cc4 <UART_SetConfig+0x2cc>)
 8005bae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005bb2:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8005bb6:	2bc0      	cmp	r3, #192	@ 0xc0
 8005bb8:	d016      	beq.n	8005be8 <UART_SetConfig+0x1f0>
 8005bba:	2bc0      	cmp	r3, #192	@ 0xc0
 8005bbc:	d818      	bhi.n	8005bf0 <UART_SetConfig+0x1f8>
 8005bbe:	2b80      	cmp	r3, #128	@ 0x80
 8005bc0:	d00a      	beq.n	8005bd8 <UART_SetConfig+0x1e0>
 8005bc2:	2b80      	cmp	r3, #128	@ 0x80
 8005bc4:	d814      	bhi.n	8005bf0 <UART_SetConfig+0x1f8>
 8005bc6:	2b00      	cmp	r3, #0
 8005bc8:	d002      	beq.n	8005bd0 <UART_SetConfig+0x1d8>
 8005bca:	2b40      	cmp	r3, #64	@ 0x40
 8005bcc:	d008      	beq.n	8005be0 <UART_SetConfig+0x1e8>
 8005bce:	e00f      	b.n	8005bf0 <UART_SetConfig+0x1f8>
 8005bd0:	2300      	movs	r3, #0
 8005bd2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005bd6:	e082      	b.n	8005cde <UART_SetConfig+0x2e6>
 8005bd8:	2302      	movs	r3, #2
 8005bda:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005bde:	e07e      	b.n	8005cde <UART_SetConfig+0x2e6>
 8005be0:	2304      	movs	r3, #4
 8005be2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005be6:	e07a      	b.n	8005cde <UART_SetConfig+0x2e6>
 8005be8:	2308      	movs	r3, #8
 8005bea:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005bee:	e076      	b.n	8005cde <UART_SetConfig+0x2e6>
 8005bf0:	2310      	movs	r3, #16
 8005bf2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005bf6:	e072      	b.n	8005cde <UART_SetConfig+0x2e6>
 8005bf8:	68fb      	ldr	r3, [r7, #12]
 8005bfa:	681b      	ldr	r3, [r3, #0]
 8005bfc:	4a35      	ldr	r2, [pc, #212]	@ (8005cd4 <UART_SetConfig+0x2dc>)
 8005bfe:	4293      	cmp	r3, r2
 8005c00:	d12a      	bne.n	8005c58 <UART_SetConfig+0x260>
 8005c02:	4b30      	ldr	r3, [pc, #192]	@ (8005cc4 <UART_SetConfig+0x2cc>)
 8005c04:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005c08:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005c0c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005c10:	d01a      	beq.n	8005c48 <UART_SetConfig+0x250>
 8005c12:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005c16:	d81b      	bhi.n	8005c50 <UART_SetConfig+0x258>
 8005c18:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005c1c:	d00c      	beq.n	8005c38 <UART_SetConfig+0x240>
 8005c1e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005c22:	d815      	bhi.n	8005c50 <UART_SetConfig+0x258>
 8005c24:	2b00      	cmp	r3, #0
 8005c26:	d003      	beq.n	8005c30 <UART_SetConfig+0x238>
 8005c28:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005c2c:	d008      	beq.n	8005c40 <UART_SetConfig+0x248>
 8005c2e:	e00f      	b.n	8005c50 <UART_SetConfig+0x258>
 8005c30:	2300      	movs	r3, #0
 8005c32:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005c36:	e052      	b.n	8005cde <UART_SetConfig+0x2e6>
 8005c38:	2302      	movs	r3, #2
 8005c3a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005c3e:	e04e      	b.n	8005cde <UART_SetConfig+0x2e6>
 8005c40:	2304      	movs	r3, #4
 8005c42:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005c46:	e04a      	b.n	8005cde <UART_SetConfig+0x2e6>
 8005c48:	2308      	movs	r3, #8
 8005c4a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005c4e:	e046      	b.n	8005cde <UART_SetConfig+0x2e6>
 8005c50:	2310      	movs	r3, #16
 8005c52:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005c56:	e042      	b.n	8005cde <UART_SetConfig+0x2e6>
 8005c58:	68fb      	ldr	r3, [r7, #12]
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	4a17      	ldr	r2, [pc, #92]	@ (8005cbc <UART_SetConfig+0x2c4>)
 8005c5e:	4293      	cmp	r3, r2
 8005c60:	d13a      	bne.n	8005cd8 <UART_SetConfig+0x2e0>
 8005c62:	4b18      	ldr	r3, [pc, #96]	@ (8005cc4 <UART_SetConfig+0x2cc>)
 8005c64:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005c68:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8005c6c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005c70:	d01a      	beq.n	8005ca8 <UART_SetConfig+0x2b0>
 8005c72:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005c76:	d81b      	bhi.n	8005cb0 <UART_SetConfig+0x2b8>
 8005c78:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005c7c:	d00c      	beq.n	8005c98 <UART_SetConfig+0x2a0>
 8005c7e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005c82:	d815      	bhi.n	8005cb0 <UART_SetConfig+0x2b8>
 8005c84:	2b00      	cmp	r3, #0
 8005c86:	d003      	beq.n	8005c90 <UART_SetConfig+0x298>
 8005c88:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005c8c:	d008      	beq.n	8005ca0 <UART_SetConfig+0x2a8>
 8005c8e:	e00f      	b.n	8005cb0 <UART_SetConfig+0x2b8>
 8005c90:	2300      	movs	r3, #0
 8005c92:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005c96:	e022      	b.n	8005cde <UART_SetConfig+0x2e6>
 8005c98:	2302      	movs	r3, #2
 8005c9a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005c9e:	e01e      	b.n	8005cde <UART_SetConfig+0x2e6>
 8005ca0:	2304      	movs	r3, #4
 8005ca2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005ca6:	e01a      	b.n	8005cde <UART_SetConfig+0x2e6>
 8005ca8:	2308      	movs	r3, #8
 8005caa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005cae:	e016      	b.n	8005cde <UART_SetConfig+0x2e6>
 8005cb0:	2310      	movs	r3, #16
 8005cb2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005cb6:	e012      	b.n	8005cde <UART_SetConfig+0x2e6>
 8005cb8:	efff69f3 	.word	0xefff69f3
 8005cbc:	40008000 	.word	0x40008000
 8005cc0:	40013800 	.word	0x40013800
 8005cc4:	40021000 	.word	0x40021000
 8005cc8:	40004400 	.word	0x40004400
 8005ccc:	40004800 	.word	0x40004800
 8005cd0:	40004c00 	.word	0x40004c00
 8005cd4:	40005000 	.word	0x40005000
 8005cd8:	2310      	movs	r3, #16
 8005cda:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8005cde:	68fb      	ldr	r3, [r7, #12]
 8005ce0:	681b      	ldr	r3, [r3, #0]
 8005ce2:	4a9f      	ldr	r2, [pc, #636]	@ (8005f60 <UART_SetConfig+0x568>)
 8005ce4:	4293      	cmp	r3, r2
 8005ce6:	d17a      	bne.n	8005dde <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8005ce8:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8005cec:	2b08      	cmp	r3, #8
 8005cee:	d824      	bhi.n	8005d3a <UART_SetConfig+0x342>
 8005cf0:	a201      	add	r2, pc, #4	@ (adr r2, 8005cf8 <UART_SetConfig+0x300>)
 8005cf2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005cf6:	bf00      	nop
 8005cf8:	08005d1d 	.word	0x08005d1d
 8005cfc:	08005d3b 	.word	0x08005d3b
 8005d00:	08005d25 	.word	0x08005d25
 8005d04:	08005d3b 	.word	0x08005d3b
 8005d08:	08005d2b 	.word	0x08005d2b
 8005d0c:	08005d3b 	.word	0x08005d3b
 8005d10:	08005d3b 	.word	0x08005d3b
 8005d14:	08005d3b 	.word	0x08005d3b
 8005d18:	08005d33 	.word	0x08005d33
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005d1c:	f7fc ff9e 	bl	8002c5c <HAL_RCC_GetPCLK1Freq>
 8005d20:	61f8      	str	r0, [r7, #28]
        break;
 8005d22:	e010      	b.n	8005d46 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005d24:	4b8f      	ldr	r3, [pc, #572]	@ (8005f64 <UART_SetConfig+0x56c>)
 8005d26:	61fb      	str	r3, [r7, #28]
        break;
 8005d28:	e00d      	b.n	8005d46 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005d2a:	f7fc feff 	bl	8002b2c <HAL_RCC_GetSysClockFreq>
 8005d2e:	61f8      	str	r0, [r7, #28]
        break;
 8005d30:	e009      	b.n	8005d46 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005d32:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005d36:	61fb      	str	r3, [r7, #28]
        break;
 8005d38:	e005      	b.n	8005d46 <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 8005d3a:	2300      	movs	r3, #0
 8005d3c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8005d3e:	2301      	movs	r3, #1
 8005d40:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8005d44:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8005d46:	69fb      	ldr	r3, [r7, #28]
 8005d48:	2b00      	cmp	r3, #0
 8005d4a:	f000 80fb 	beq.w	8005f44 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8005d4e:	68fb      	ldr	r3, [r7, #12]
 8005d50:	685a      	ldr	r2, [r3, #4]
 8005d52:	4613      	mov	r3, r2
 8005d54:	005b      	lsls	r3, r3, #1
 8005d56:	4413      	add	r3, r2
 8005d58:	69fa      	ldr	r2, [r7, #28]
 8005d5a:	429a      	cmp	r2, r3
 8005d5c:	d305      	bcc.n	8005d6a <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 8005d5e:	68fb      	ldr	r3, [r7, #12]
 8005d60:	685b      	ldr	r3, [r3, #4]
 8005d62:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8005d64:	69fa      	ldr	r2, [r7, #28]
 8005d66:	429a      	cmp	r2, r3
 8005d68:	d903      	bls.n	8005d72 <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 8005d6a:	2301      	movs	r3, #1
 8005d6c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8005d70:	e0e8      	b.n	8005f44 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8005d72:	69fb      	ldr	r3, [r7, #28]
 8005d74:	2200      	movs	r2, #0
 8005d76:	461c      	mov	r4, r3
 8005d78:	4615      	mov	r5, r2
 8005d7a:	f04f 0200 	mov.w	r2, #0
 8005d7e:	f04f 0300 	mov.w	r3, #0
 8005d82:	022b      	lsls	r3, r5, #8
 8005d84:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8005d88:	0222      	lsls	r2, r4, #8
 8005d8a:	68f9      	ldr	r1, [r7, #12]
 8005d8c:	6849      	ldr	r1, [r1, #4]
 8005d8e:	0849      	lsrs	r1, r1, #1
 8005d90:	2000      	movs	r0, #0
 8005d92:	4688      	mov	r8, r1
 8005d94:	4681      	mov	r9, r0
 8005d96:	eb12 0a08 	adds.w	sl, r2, r8
 8005d9a:	eb43 0b09 	adc.w	fp, r3, r9
 8005d9e:	68fb      	ldr	r3, [r7, #12]
 8005da0:	685b      	ldr	r3, [r3, #4]
 8005da2:	2200      	movs	r2, #0
 8005da4:	603b      	str	r3, [r7, #0]
 8005da6:	607a      	str	r2, [r7, #4]
 8005da8:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005dac:	4650      	mov	r0, sl
 8005dae:	4659      	mov	r1, fp
 8005db0:	f7fa fa5e 	bl	8000270 <__aeabi_uldivmod>
 8005db4:	4602      	mov	r2, r0
 8005db6:	460b      	mov	r3, r1
 8005db8:	4613      	mov	r3, r2
 8005dba:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005dbc:	69bb      	ldr	r3, [r7, #24]
 8005dbe:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005dc2:	d308      	bcc.n	8005dd6 <UART_SetConfig+0x3de>
 8005dc4:	69bb      	ldr	r3, [r7, #24]
 8005dc6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005dca:	d204      	bcs.n	8005dd6 <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8005dcc:	68fb      	ldr	r3, [r7, #12]
 8005dce:	681b      	ldr	r3, [r3, #0]
 8005dd0:	69ba      	ldr	r2, [r7, #24]
 8005dd2:	60da      	str	r2, [r3, #12]
 8005dd4:	e0b6      	b.n	8005f44 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8005dd6:	2301      	movs	r3, #1
 8005dd8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8005ddc:	e0b2      	b.n	8005f44 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005dde:	68fb      	ldr	r3, [r7, #12]
 8005de0:	69db      	ldr	r3, [r3, #28]
 8005de2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005de6:	d15e      	bne.n	8005ea6 <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8005de8:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8005dec:	2b08      	cmp	r3, #8
 8005dee:	d828      	bhi.n	8005e42 <UART_SetConfig+0x44a>
 8005df0:	a201      	add	r2, pc, #4	@ (adr r2, 8005df8 <UART_SetConfig+0x400>)
 8005df2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005df6:	bf00      	nop
 8005df8:	08005e1d 	.word	0x08005e1d
 8005dfc:	08005e25 	.word	0x08005e25
 8005e00:	08005e2d 	.word	0x08005e2d
 8005e04:	08005e43 	.word	0x08005e43
 8005e08:	08005e33 	.word	0x08005e33
 8005e0c:	08005e43 	.word	0x08005e43
 8005e10:	08005e43 	.word	0x08005e43
 8005e14:	08005e43 	.word	0x08005e43
 8005e18:	08005e3b 	.word	0x08005e3b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005e1c:	f7fc ff1e 	bl	8002c5c <HAL_RCC_GetPCLK1Freq>
 8005e20:	61f8      	str	r0, [r7, #28]
        break;
 8005e22:	e014      	b.n	8005e4e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005e24:	f7fc ff30 	bl	8002c88 <HAL_RCC_GetPCLK2Freq>
 8005e28:	61f8      	str	r0, [r7, #28]
        break;
 8005e2a:	e010      	b.n	8005e4e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005e2c:	4b4d      	ldr	r3, [pc, #308]	@ (8005f64 <UART_SetConfig+0x56c>)
 8005e2e:	61fb      	str	r3, [r7, #28]
        break;
 8005e30:	e00d      	b.n	8005e4e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005e32:	f7fc fe7b 	bl	8002b2c <HAL_RCC_GetSysClockFreq>
 8005e36:	61f8      	str	r0, [r7, #28]
        break;
 8005e38:	e009      	b.n	8005e4e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005e3a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005e3e:	61fb      	str	r3, [r7, #28]
        break;
 8005e40:	e005      	b.n	8005e4e <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8005e42:	2300      	movs	r3, #0
 8005e44:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8005e46:	2301      	movs	r3, #1
 8005e48:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8005e4c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005e4e:	69fb      	ldr	r3, [r7, #28]
 8005e50:	2b00      	cmp	r3, #0
 8005e52:	d077      	beq.n	8005f44 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8005e54:	69fb      	ldr	r3, [r7, #28]
 8005e56:	005a      	lsls	r2, r3, #1
 8005e58:	68fb      	ldr	r3, [r7, #12]
 8005e5a:	685b      	ldr	r3, [r3, #4]
 8005e5c:	085b      	lsrs	r3, r3, #1
 8005e5e:	441a      	add	r2, r3
 8005e60:	68fb      	ldr	r3, [r7, #12]
 8005e62:	685b      	ldr	r3, [r3, #4]
 8005e64:	fbb2 f3f3 	udiv	r3, r2, r3
 8005e68:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005e6a:	69bb      	ldr	r3, [r7, #24]
 8005e6c:	2b0f      	cmp	r3, #15
 8005e6e:	d916      	bls.n	8005e9e <UART_SetConfig+0x4a6>
 8005e70:	69bb      	ldr	r3, [r7, #24]
 8005e72:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005e76:	d212      	bcs.n	8005e9e <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005e78:	69bb      	ldr	r3, [r7, #24]
 8005e7a:	b29b      	uxth	r3, r3
 8005e7c:	f023 030f 	bic.w	r3, r3, #15
 8005e80:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005e82:	69bb      	ldr	r3, [r7, #24]
 8005e84:	085b      	lsrs	r3, r3, #1
 8005e86:	b29b      	uxth	r3, r3
 8005e88:	f003 0307 	and.w	r3, r3, #7
 8005e8c:	b29a      	uxth	r2, r3
 8005e8e:	8afb      	ldrh	r3, [r7, #22]
 8005e90:	4313      	orrs	r3, r2
 8005e92:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8005e94:	68fb      	ldr	r3, [r7, #12]
 8005e96:	681b      	ldr	r3, [r3, #0]
 8005e98:	8afa      	ldrh	r2, [r7, #22]
 8005e9a:	60da      	str	r2, [r3, #12]
 8005e9c:	e052      	b.n	8005f44 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8005e9e:	2301      	movs	r3, #1
 8005ea0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8005ea4:	e04e      	b.n	8005f44 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005ea6:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8005eaa:	2b08      	cmp	r3, #8
 8005eac:	d827      	bhi.n	8005efe <UART_SetConfig+0x506>
 8005eae:	a201      	add	r2, pc, #4	@ (adr r2, 8005eb4 <UART_SetConfig+0x4bc>)
 8005eb0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005eb4:	08005ed9 	.word	0x08005ed9
 8005eb8:	08005ee1 	.word	0x08005ee1
 8005ebc:	08005ee9 	.word	0x08005ee9
 8005ec0:	08005eff 	.word	0x08005eff
 8005ec4:	08005eef 	.word	0x08005eef
 8005ec8:	08005eff 	.word	0x08005eff
 8005ecc:	08005eff 	.word	0x08005eff
 8005ed0:	08005eff 	.word	0x08005eff
 8005ed4:	08005ef7 	.word	0x08005ef7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005ed8:	f7fc fec0 	bl	8002c5c <HAL_RCC_GetPCLK1Freq>
 8005edc:	61f8      	str	r0, [r7, #28]
        break;
 8005ede:	e014      	b.n	8005f0a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005ee0:	f7fc fed2 	bl	8002c88 <HAL_RCC_GetPCLK2Freq>
 8005ee4:	61f8      	str	r0, [r7, #28]
        break;
 8005ee6:	e010      	b.n	8005f0a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005ee8:	4b1e      	ldr	r3, [pc, #120]	@ (8005f64 <UART_SetConfig+0x56c>)
 8005eea:	61fb      	str	r3, [r7, #28]
        break;
 8005eec:	e00d      	b.n	8005f0a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005eee:	f7fc fe1d 	bl	8002b2c <HAL_RCC_GetSysClockFreq>
 8005ef2:	61f8      	str	r0, [r7, #28]
        break;
 8005ef4:	e009      	b.n	8005f0a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005ef6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005efa:	61fb      	str	r3, [r7, #28]
        break;
 8005efc:	e005      	b.n	8005f0a <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8005efe:	2300      	movs	r3, #0
 8005f00:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8005f02:	2301      	movs	r3, #1
 8005f04:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8005f08:	bf00      	nop
    }

    if (pclk != 0U)
 8005f0a:	69fb      	ldr	r3, [r7, #28]
 8005f0c:	2b00      	cmp	r3, #0
 8005f0e:	d019      	beq.n	8005f44 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8005f10:	68fb      	ldr	r3, [r7, #12]
 8005f12:	685b      	ldr	r3, [r3, #4]
 8005f14:	085a      	lsrs	r2, r3, #1
 8005f16:	69fb      	ldr	r3, [r7, #28]
 8005f18:	441a      	add	r2, r3
 8005f1a:	68fb      	ldr	r3, [r7, #12]
 8005f1c:	685b      	ldr	r3, [r3, #4]
 8005f1e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005f22:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005f24:	69bb      	ldr	r3, [r7, #24]
 8005f26:	2b0f      	cmp	r3, #15
 8005f28:	d909      	bls.n	8005f3e <UART_SetConfig+0x546>
 8005f2a:	69bb      	ldr	r3, [r7, #24]
 8005f2c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005f30:	d205      	bcs.n	8005f3e <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8005f32:	69bb      	ldr	r3, [r7, #24]
 8005f34:	b29a      	uxth	r2, r3
 8005f36:	68fb      	ldr	r3, [r7, #12]
 8005f38:	681b      	ldr	r3, [r3, #0]
 8005f3a:	60da      	str	r2, [r3, #12]
 8005f3c:	e002      	b.n	8005f44 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8005f3e:	2301      	movs	r3, #1
 8005f40:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005f44:	68fb      	ldr	r3, [r7, #12]
 8005f46:	2200      	movs	r2, #0
 8005f48:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8005f4a:	68fb      	ldr	r3, [r7, #12]
 8005f4c:	2200      	movs	r2, #0
 8005f4e:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8005f50:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8005f54:	4618      	mov	r0, r3
 8005f56:	3728      	adds	r7, #40	@ 0x28
 8005f58:	46bd      	mov	sp, r7
 8005f5a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005f5e:	bf00      	nop
 8005f60:	40008000 	.word	0x40008000
 8005f64:	00f42400 	.word	0x00f42400

08005f68 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005f68:	b480      	push	{r7}
 8005f6a:	b083      	sub	sp, #12
 8005f6c:	af00      	add	r7, sp, #0
 8005f6e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f74:	f003 0308 	and.w	r3, r3, #8
 8005f78:	2b00      	cmp	r3, #0
 8005f7a:	d00a      	beq.n	8005f92 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	685b      	ldr	r3, [r3, #4]
 8005f82:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	681b      	ldr	r3, [r3, #0]
 8005f8e:	430a      	orrs	r2, r1
 8005f90:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f96:	f003 0301 	and.w	r3, r3, #1
 8005f9a:	2b00      	cmp	r3, #0
 8005f9c:	d00a      	beq.n	8005fb4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	681b      	ldr	r3, [r3, #0]
 8005fa2:	685b      	ldr	r3, [r3, #4]
 8005fa4:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	681b      	ldr	r3, [r3, #0]
 8005fb0:	430a      	orrs	r2, r1
 8005fb2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005fb8:	f003 0302 	and.w	r3, r3, #2
 8005fbc:	2b00      	cmp	r3, #0
 8005fbe:	d00a      	beq.n	8005fd6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	681b      	ldr	r3, [r3, #0]
 8005fc4:	685b      	ldr	r3, [r3, #4]
 8005fc6:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	681b      	ldr	r3, [r3, #0]
 8005fd2:	430a      	orrs	r2, r1
 8005fd4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005fda:	f003 0304 	and.w	r3, r3, #4
 8005fde:	2b00      	cmp	r3, #0
 8005fe0:	d00a      	beq.n	8005ff8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	681b      	ldr	r3, [r3, #0]
 8005fe6:	685b      	ldr	r3, [r3, #4]
 8005fe8:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	681b      	ldr	r3, [r3, #0]
 8005ff4:	430a      	orrs	r2, r1
 8005ff6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ffc:	f003 0310 	and.w	r3, r3, #16
 8006000:	2b00      	cmp	r3, #0
 8006002:	d00a      	beq.n	800601a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	681b      	ldr	r3, [r3, #0]
 8006008:	689b      	ldr	r3, [r3, #8]
 800600a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	681b      	ldr	r3, [r3, #0]
 8006016:	430a      	orrs	r2, r1
 8006018:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800601e:	f003 0320 	and.w	r3, r3, #32
 8006022:	2b00      	cmp	r3, #0
 8006024:	d00a      	beq.n	800603c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	681b      	ldr	r3, [r3, #0]
 800602a:	689b      	ldr	r3, [r3, #8]
 800602c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	681b      	ldr	r3, [r3, #0]
 8006038:	430a      	orrs	r2, r1
 800603a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006040:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006044:	2b00      	cmp	r3, #0
 8006046:	d01a      	beq.n	800607e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	681b      	ldr	r3, [r3, #0]
 800604c:	685b      	ldr	r3, [r3, #4]
 800604e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	681b      	ldr	r3, [r3, #0]
 800605a:	430a      	orrs	r2, r1
 800605c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006062:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006066:	d10a      	bne.n	800607e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	681b      	ldr	r3, [r3, #0]
 800606c:	685b      	ldr	r3, [r3, #4]
 800606e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	681b      	ldr	r3, [r3, #0]
 800607a:	430a      	orrs	r2, r1
 800607c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006082:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006086:	2b00      	cmp	r3, #0
 8006088:	d00a      	beq.n	80060a0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	681b      	ldr	r3, [r3, #0]
 800608e:	685b      	ldr	r3, [r3, #4]
 8006090:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	681b      	ldr	r3, [r3, #0]
 800609c:	430a      	orrs	r2, r1
 800609e:	605a      	str	r2, [r3, #4]
  }
}
 80060a0:	bf00      	nop
 80060a2:	370c      	adds	r7, #12
 80060a4:	46bd      	mov	sp, r7
 80060a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060aa:	4770      	bx	lr

080060ac <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80060ac:	b580      	push	{r7, lr}
 80060ae:	b098      	sub	sp, #96	@ 0x60
 80060b0:	af02      	add	r7, sp, #8
 80060b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	2200      	movs	r2, #0
 80060b8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80060bc:	f7fb fa92 	bl	80015e4 <HAL_GetTick>
 80060c0:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	681b      	ldr	r3, [r3, #0]
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	f003 0308 	and.w	r3, r3, #8
 80060cc:	2b08      	cmp	r3, #8
 80060ce:	d12e      	bne.n	800612e <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80060d0:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80060d4:	9300      	str	r3, [sp, #0]
 80060d6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80060d8:	2200      	movs	r2, #0
 80060da:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80060de:	6878      	ldr	r0, [r7, #4]
 80060e0:	f000 f88c 	bl	80061fc <UART_WaitOnFlagUntilTimeout>
 80060e4:	4603      	mov	r3, r0
 80060e6:	2b00      	cmp	r3, #0
 80060e8:	d021      	beq.n	800612e <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	681b      	ldr	r3, [r3, #0]
 80060ee:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80060f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80060f2:	e853 3f00 	ldrex	r3, [r3]
 80060f6:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80060f8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80060fa:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80060fe:	653b      	str	r3, [r7, #80]	@ 0x50
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	681b      	ldr	r3, [r3, #0]
 8006104:	461a      	mov	r2, r3
 8006106:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006108:	647b      	str	r3, [r7, #68]	@ 0x44
 800610a:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800610c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800610e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006110:	e841 2300 	strex	r3, r2, [r1]
 8006114:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006116:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006118:	2b00      	cmp	r3, #0
 800611a:	d1e6      	bne.n	80060ea <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	2220      	movs	r2, #32
 8006120:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	2200      	movs	r2, #0
 8006126:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800612a:	2303      	movs	r3, #3
 800612c:	e062      	b.n	80061f4 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	681b      	ldr	r3, [r3, #0]
 8006132:	681b      	ldr	r3, [r3, #0]
 8006134:	f003 0304 	and.w	r3, r3, #4
 8006138:	2b04      	cmp	r3, #4
 800613a:	d149      	bne.n	80061d0 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800613c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006140:	9300      	str	r3, [sp, #0]
 8006142:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006144:	2200      	movs	r2, #0
 8006146:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800614a:	6878      	ldr	r0, [r7, #4]
 800614c:	f000 f856 	bl	80061fc <UART_WaitOnFlagUntilTimeout>
 8006150:	4603      	mov	r3, r0
 8006152:	2b00      	cmp	r3, #0
 8006154:	d03c      	beq.n	80061d0 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	681b      	ldr	r3, [r3, #0]
 800615a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800615c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800615e:	e853 3f00 	ldrex	r3, [r3]
 8006162:	623b      	str	r3, [r7, #32]
   return(result);
 8006164:	6a3b      	ldr	r3, [r7, #32]
 8006166:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800616a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	681b      	ldr	r3, [r3, #0]
 8006170:	461a      	mov	r2, r3
 8006172:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006174:	633b      	str	r3, [r7, #48]	@ 0x30
 8006176:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006178:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800617a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800617c:	e841 2300 	strex	r3, r2, [r1]
 8006180:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006182:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006184:	2b00      	cmp	r3, #0
 8006186:	d1e6      	bne.n	8006156 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	681b      	ldr	r3, [r3, #0]
 800618c:	3308      	adds	r3, #8
 800618e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006190:	693b      	ldr	r3, [r7, #16]
 8006192:	e853 3f00 	ldrex	r3, [r3]
 8006196:	60fb      	str	r3, [r7, #12]
   return(result);
 8006198:	68fb      	ldr	r3, [r7, #12]
 800619a:	f023 0301 	bic.w	r3, r3, #1
 800619e:	64bb      	str	r3, [r7, #72]	@ 0x48
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	681b      	ldr	r3, [r3, #0]
 80061a4:	3308      	adds	r3, #8
 80061a6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80061a8:	61fa      	str	r2, [r7, #28]
 80061aa:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80061ac:	69b9      	ldr	r1, [r7, #24]
 80061ae:	69fa      	ldr	r2, [r7, #28]
 80061b0:	e841 2300 	strex	r3, r2, [r1]
 80061b4:	617b      	str	r3, [r7, #20]
   return(result);
 80061b6:	697b      	ldr	r3, [r7, #20]
 80061b8:	2b00      	cmp	r3, #0
 80061ba:	d1e5      	bne.n	8006188 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	2220      	movs	r2, #32
 80061c0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	2200      	movs	r2, #0
 80061c8:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80061cc:	2303      	movs	r3, #3
 80061ce:	e011      	b.n	80061f4 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	2220      	movs	r2, #32
 80061d4:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	2220      	movs	r2, #32
 80061da:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	2200      	movs	r2, #0
 80061e2:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	2200      	movs	r2, #0
 80061e8:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	2200      	movs	r2, #0
 80061ee:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 80061f2:	2300      	movs	r3, #0
}
 80061f4:	4618      	mov	r0, r3
 80061f6:	3758      	adds	r7, #88	@ 0x58
 80061f8:	46bd      	mov	sp, r7
 80061fa:	bd80      	pop	{r7, pc}

080061fc <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80061fc:	b580      	push	{r7, lr}
 80061fe:	b084      	sub	sp, #16
 8006200:	af00      	add	r7, sp, #0
 8006202:	60f8      	str	r0, [r7, #12]
 8006204:	60b9      	str	r1, [r7, #8]
 8006206:	603b      	str	r3, [r7, #0]
 8006208:	4613      	mov	r3, r2
 800620a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800620c:	e04f      	b.n	80062ae <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800620e:	69bb      	ldr	r3, [r7, #24]
 8006210:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006214:	d04b      	beq.n	80062ae <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006216:	f7fb f9e5 	bl	80015e4 <HAL_GetTick>
 800621a:	4602      	mov	r2, r0
 800621c:	683b      	ldr	r3, [r7, #0]
 800621e:	1ad3      	subs	r3, r2, r3
 8006220:	69ba      	ldr	r2, [r7, #24]
 8006222:	429a      	cmp	r2, r3
 8006224:	d302      	bcc.n	800622c <UART_WaitOnFlagUntilTimeout+0x30>
 8006226:	69bb      	ldr	r3, [r7, #24]
 8006228:	2b00      	cmp	r3, #0
 800622a:	d101      	bne.n	8006230 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800622c:	2303      	movs	r3, #3
 800622e:	e04e      	b.n	80062ce <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006230:	68fb      	ldr	r3, [r7, #12]
 8006232:	681b      	ldr	r3, [r3, #0]
 8006234:	681b      	ldr	r3, [r3, #0]
 8006236:	f003 0304 	and.w	r3, r3, #4
 800623a:	2b00      	cmp	r3, #0
 800623c:	d037      	beq.n	80062ae <UART_WaitOnFlagUntilTimeout+0xb2>
 800623e:	68bb      	ldr	r3, [r7, #8]
 8006240:	2b80      	cmp	r3, #128	@ 0x80
 8006242:	d034      	beq.n	80062ae <UART_WaitOnFlagUntilTimeout+0xb2>
 8006244:	68bb      	ldr	r3, [r7, #8]
 8006246:	2b40      	cmp	r3, #64	@ 0x40
 8006248:	d031      	beq.n	80062ae <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800624a:	68fb      	ldr	r3, [r7, #12]
 800624c:	681b      	ldr	r3, [r3, #0]
 800624e:	69db      	ldr	r3, [r3, #28]
 8006250:	f003 0308 	and.w	r3, r3, #8
 8006254:	2b08      	cmp	r3, #8
 8006256:	d110      	bne.n	800627a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006258:	68fb      	ldr	r3, [r7, #12]
 800625a:	681b      	ldr	r3, [r3, #0]
 800625c:	2208      	movs	r2, #8
 800625e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006260:	68f8      	ldr	r0, [r7, #12]
 8006262:	f000 f838 	bl	80062d6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006266:	68fb      	ldr	r3, [r7, #12]
 8006268:	2208      	movs	r2, #8
 800626a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800626e:	68fb      	ldr	r3, [r7, #12]
 8006270:	2200      	movs	r2, #0
 8006272:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8006276:	2301      	movs	r3, #1
 8006278:	e029      	b.n	80062ce <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800627a:	68fb      	ldr	r3, [r7, #12]
 800627c:	681b      	ldr	r3, [r3, #0]
 800627e:	69db      	ldr	r3, [r3, #28]
 8006280:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006284:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006288:	d111      	bne.n	80062ae <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800628a:	68fb      	ldr	r3, [r7, #12]
 800628c:	681b      	ldr	r3, [r3, #0]
 800628e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8006292:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006294:	68f8      	ldr	r0, [r7, #12]
 8006296:	f000 f81e 	bl	80062d6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800629a:	68fb      	ldr	r3, [r7, #12]
 800629c:	2220      	movs	r2, #32
 800629e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80062a2:	68fb      	ldr	r3, [r7, #12]
 80062a4:	2200      	movs	r2, #0
 80062a6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 80062aa:	2303      	movs	r3, #3
 80062ac:	e00f      	b.n	80062ce <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80062ae:	68fb      	ldr	r3, [r7, #12]
 80062b0:	681b      	ldr	r3, [r3, #0]
 80062b2:	69da      	ldr	r2, [r3, #28]
 80062b4:	68bb      	ldr	r3, [r7, #8]
 80062b6:	4013      	ands	r3, r2
 80062b8:	68ba      	ldr	r2, [r7, #8]
 80062ba:	429a      	cmp	r2, r3
 80062bc:	bf0c      	ite	eq
 80062be:	2301      	moveq	r3, #1
 80062c0:	2300      	movne	r3, #0
 80062c2:	b2db      	uxtb	r3, r3
 80062c4:	461a      	mov	r2, r3
 80062c6:	79fb      	ldrb	r3, [r7, #7]
 80062c8:	429a      	cmp	r2, r3
 80062ca:	d0a0      	beq.n	800620e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80062cc:	2300      	movs	r3, #0
}
 80062ce:	4618      	mov	r0, r3
 80062d0:	3710      	adds	r7, #16
 80062d2:	46bd      	mov	sp, r7
 80062d4:	bd80      	pop	{r7, pc}

080062d6 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80062d6:	b480      	push	{r7}
 80062d8:	b095      	sub	sp, #84	@ 0x54
 80062da:	af00      	add	r7, sp, #0
 80062dc:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	681b      	ldr	r3, [r3, #0]
 80062e2:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80062e4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80062e6:	e853 3f00 	ldrex	r3, [r3]
 80062ea:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80062ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80062ee:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80062f2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	681b      	ldr	r3, [r3, #0]
 80062f8:	461a      	mov	r2, r3
 80062fa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80062fc:	643b      	str	r3, [r7, #64]	@ 0x40
 80062fe:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006300:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006302:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006304:	e841 2300 	strex	r3, r2, [r1]
 8006308:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800630a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800630c:	2b00      	cmp	r3, #0
 800630e:	d1e6      	bne.n	80062de <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	681b      	ldr	r3, [r3, #0]
 8006314:	3308      	adds	r3, #8
 8006316:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006318:	6a3b      	ldr	r3, [r7, #32]
 800631a:	e853 3f00 	ldrex	r3, [r3]
 800631e:	61fb      	str	r3, [r7, #28]
   return(result);
 8006320:	69fb      	ldr	r3, [r7, #28]
 8006322:	f023 0301 	bic.w	r3, r3, #1
 8006326:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	681b      	ldr	r3, [r3, #0]
 800632c:	3308      	adds	r3, #8
 800632e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006330:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006332:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006334:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006336:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006338:	e841 2300 	strex	r3, r2, [r1]
 800633c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800633e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006340:	2b00      	cmp	r3, #0
 8006342:	d1e5      	bne.n	8006310 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006348:	2b01      	cmp	r3, #1
 800634a:	d118      	bne.n	800637e <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	681b      	ldr	r3, [r3, #0]
 8006350:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006352:	68fb      	ldr	r3, [r7, #12]
 8006354:	e853 3f00 	ldrex	r3, [r3]
 8006358:	60bb      	str	r3, [r7, #8]
   return(result);
 800635a:	68bb      	ldr	r3, [r7, #8]
 800635c:	f023 0310 	bic.w	r3, r3, #16
 8006360:	647b      	str	r3, [r7, #68]	@ 0x44
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	681b      	ldr	r3, [r3, #0]
 8006366:	461a      	mov	r2, r3
 8006368:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800636a:	61bb      	str	r3, [r7, #24]
 800636c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800636e:	6979      	ldr	r1, [r7, #20]
 8006370:	69ba      	ldr	r2, [r7, #24]
 8006372:	e841 2300 	strex	r3, r2, [r1]
 8006376:	613b      	str	r3, [r7, #16]
   return(result);
 8006378:	693b      	ldr	r3, [r7, #16]
 800637a:	2b00      	cmp	r3, #0
 800637c:	d1e6      	bne.n	800634c <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	2220      	movs	r2, #32
 8006382:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	2200      	movs	r2, #0
 800638a:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	2200      	movs	r2, #0
 8006390:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8006392:	bf00      	nop
 8006394:	3754      	adds	r7, #84	@ 0x54
 8006396:	46bd      	mov	sp, r7
 8006398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800639c:	4770      	bx	lr

0800639e <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800639e:	b084      	sub	sp, #16
 80063a0:	b580      	push	{r7, lr}
 80063a2:	b084      	sub	sp, #16
 80063a4:	af00      	add	r7, sp, #0
 80063a6:	6078      	str	r0, [r7, #4]
 80063a8:	f107 001c 	add.w	r0, r7, #28
 80063ac:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  /* Select FS Embedded PHY */
  USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	68db      	ldr	r3, [r3, #12]
 80063b4:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	60da      	str	r2, [r3, #12]

  /* Reset after a PHY select */
  ret = USB_CoreReset(USBx);
 80063bc:	6878      	ldr	r0, [r7, #4]
 80063be:	f000 fa69 	bl	8006894 <USB_CoreReset>
 80063c2:	4603      	mov	r3, r0
 80063c4:	73fb      	strb	r3, [r7, #15]

  if (cfg.battery_charging_enable == 0U)
 80063c6:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80063ca:	2b00      	cmp	r3, #0
 80063cc:	d106      	bne.n	80063dc <USB_CoreInit+0x3e>
  {
    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80063d2:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	639a      	str	r2, [r3, #56]	@ 0x38
 80063da:	e005      	b.n	80063e8 <USB_CoreInit+0x4a>
  }
  else
  {
    /* Deactivate the USB Transceiver */
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80063e0:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return ret;
 80063e8:	7bfb      	ldrb	r3, [r7, #15]
}
 80063ea:	4618      	mov	r0, r3
 80063ec:	3710      	adds	r7, #16
 80063ee:	46bd      	mov	sp, r7
 80063f0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80063f4:	b004      	add	sp, #16
 80063f6:	4770      	bx	lr

080063f8 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80063f8:	b480      	push	{r7}
 80063fa:	b083      	sub	sp, #12
 80063fc:	af00      	add	r7, sp, #0
 80063fe:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	689b      	ldr	r3, [r3, #8]
 8006404:	f023 0201 	bic.w	r2, r3, #1
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800640c:	2300      	movs	r3, #0
}
 800640e:	4618      	mov	r0, r3
 8006410:	370c      	adds	r7, #12
 8006412:	46bd      	mov	sp, r7
 8006414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006418:	4770      	bx	lr

0800641a <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_ModeTypeDef mode)
{
 800641a:	b580      	push	{r7, lr}
 800641c:	b084      	sub	sp, #16
 800641e:	af00      	add	r7, sp, #0
 8006420:	6078      	str	r0, [r7, #4]
 8006422:	460b      	mov	r3, r1
 8006424:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8006426:	2300      	movs	r3, #0
 8006428:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	68db      	ldr	r3, [r3, #12]
 800642e:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8006436:	78fb      	ldrb	r3, [r7, #3]
 8006438:	2b01      	cmp	r3, #1
 800643a:	d115      	bne.n	8006468 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	68db      	ldr	r3, [r3, #12]
 8006440:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8006448:	200a      	movs	r0, #10
 800644a:	f7fb f8d7 	bl	80015fc <HAL_Delay>
      ms += 10U;
 800644e:	68fb      	ldr	r3, [r7, #12]
 8006450:	330a      	adds	r3, #10
 8006452:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8006454:	6878      	ldr	r0, [r7, #4]
 8006456:	f000 fa0f 	bl	8006878 <USB_GetMode>
 800645a:	4603      	mov	r3, r0
 800645c:	2b01      	cmp	r3, #1
 800645e:	d01e      	beq.n	800649e <USB_SetCurrentMode+0x84>
 8006460:	68fb      	ldr	r3, [r7, #12]
 8006462:	2bc7      	cmp	r3, #199	@ 0xc7
 8006464:	d9f0      	bls.n	8006448 <USB_SetCurrentMode+0x2e>
 8006466:	e01a      	b.n	800649e <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8006468:	78fb      	ldrb	r3, [r7, #3]
 800646a:	2b00      	cmp	r3, #0
 800646c:	d115      	bne.n	800649a <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	68db      	ldr	r3, [r3, #12]
 8006472:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800647a:	200a      	movs	r0, #10
 800647c:	f7fb f8be 	bl	80015fc <HAL_Delay>
      ms += 10U;
 8006480:	68fb      	ldr	r3, [r7, #12]
 8006482:	330a      	adds	r3, #10
 8006484:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8006486:	6878      	ldr	r0, [r7, #4]
 8006488:	f000 f9f6 	bl	8006878 <USB_GetMode>
 800648c:	4603      	mov	r3, r0
 800648e:	2b00      	cmp	r3, #0
 8006490:	d005      	beq.n	800649e <USB_SetCurrentMode+0x84>
 8006492:	68fb      	ldr	r3, [r7, #12]
 8006494:	2bc7      	cmp	r3, #199	@ 0xc7
 8006496:	d9f0      	bls.n	800647a <USB_SetCurrentMode+0x60>
 8006498:	e001      	b.n	800649e <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800649a:	2301      	movs	r3, #1
 800649c:	e005      	b.n	80064aa <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 800649e:	68fb      	ldr	r3, [r7, #12]
 80064a0:	2bc8      	cmp	r3, #200	@ 0xc8
 80064a2:	d101      	bne.n	80064a8 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 80064a4:	2301      	movs	r3, #1
 80064a6:	e000      	b.n	80064aa <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 80064a8:	2300      	movs	r3, #0
}
 80064aa:	4618      	mov	r0, r3
 80064ac:	3710      	adds	r7, #16
 80064ae:	46bd      	mov	sp, r7
 80064b0:	bd80      	pop	{r7, pc}
	...

080064b4 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80064b4:	b084      	sub	sp, #16
 80064b6:	b580      	push	{r7, lr}
 80064b8:	b086      	sub	sp, #24
 80064ba:	af00      	add	r7, sp, #0
 80064bc:	6078      	str	r0, [r7, #4]
 80064be:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 80064c2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 80064c6:	2300      	movs	r3, #0
 80064c8:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 80064ce:	2300      	movs	r3, #0
 80064d0:	613b      	str	r3, [r7, #16]
 80064d2:	e009      	b.n	80064e8 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 80064d4:	687a      	ldr	r2, [r7, #4]
 80064d6:	693b      	ldr	r3, [r7, #16]
 80064d8:	3340      	adds	r3, #64	@ 0x40
 80064da:	009b      	lsls	r3, r3, #2
 80064dc:	4413      	add	r3, r2
 80064de:	2200      	movs	r2, #0
 80064e0:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 80064e2:	693b      	ldr	r3, [r7, #16]
 80064e4:	3301      	adds	r3, #1
 80064e6:	613b      	str	r3, [r7, #16]
 80064e8:	693b      	ldr	r3, [r7, #16]
 80064ea:	2b0e      	cmp	r3, #14
 80064ec:	d9f2      	bls.n	80064d4 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 80064ee:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80064f2:	2b00      	cmp	r3, #0
 80064f4:	d11c      	bne.n	8006530 <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80064f6:	68fb      	ldr	r3, [r7, #12]
 80064f8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80064fc:	685b      	ldr	r3, [r3, #4]
 80064fe:	68fa      	ldr	r2, [r7, #12]
 8006500:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006504:	f043 0302 	orr.w	r3, r3, #2
 8006508:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800650e:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	681b      	ldr	r3, [r3, #0]
 800651a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	681b      	ldr	r3, [r3, #0]
 8006526:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	601a      	str	r2, [r3, #0]
 800652e:	e005      	b.n	800653c <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006534:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800653c:	68fb      	ldr	r3, [r7, #12]
 800653e:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8006542:	461a      	mov	r2, r3
 8006544:	2300      	movs	r3, #0
 8006546:	6013      	str	r3, [r2, #0]

  /* Set Core speed to Full speed mode */
  (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8006548:	2103      	movs	r1, #3
 800654a:	6878      	ldr	r0, [r7, #4]
 800654c:	f000 f95a 	bl	8006804 <USB_SetDevSpeed>

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8006550:	2110      	movs	r1, #16
 8006552:	6878      	ldr	r0, [r7, #4]
 8006554:	f000 f8f6 	bl	8006744 <USB_FlushTxFifo>
 8006558:	4603      	mov	r3, r0
 800655a:	2b00      	cmp	r3, #0
 800655c:	d001      	beq.n	8006562 <USB_DevInit+0xae>
  {
    ret = HAL_ERROR;
 800655e:	2301      	movs	r3, #1
 8006560:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8006562:	6878      	ldr	r0, [r7, #4]
 8006564:	f000 f920 	bl	80067a8 <USB_FlushRxFifo>
 8006568:	4603      	mov	r3, r0
 800656a:	2b00      	cmp	r3, #0
 800656c:	d001      	beq.n	8006572 <USB_DevInit+0xbe>
  {
    ret = HAL_ERROR;
 800656e:	2301      	movs	r3, #1
 8006570:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8006572:	68fb      	ldr	r3, [r7, #12]
 8006574:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006578:	461a      	mov	r2, r3
 800657a:	2300      	movs	r3, #0
 800657c:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800657e:	68fb      	ldr	r3, [r7, #12]
 8006580:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006584:	461a      	mov	r2, r3
 8006586:	2300      	movs	r3, #0
 8006588:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800658a:	68fb      	ldr	r3, [r7, #12]
 800658c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006590:	461a      	mov	r2, r3
 8006592:	2300      	movs	r3, #0
 8006594:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006596:	2300      	movs	r3, #0
 8006598:	613b      	str	r3, [r7, #16]
 800659a:	e043      	b.n	8006624 <USB_DevInit+0x170>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800659c:	693b      	ldr	r3, [r7, #16]
 800659e:	015a      	lsls	r2, r3, #5
 80065a0:	68fb      	ldr	r3, [r7, #12]
 80065a2:	4413      	add	r3, r2
 80065a4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80065a8:	681b      	ldr	r3, [r3, #0]
 80065aa:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80065ae:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80065b2:	d118      	bne.n	80065e6 <USB_DevInit+0x132>
    {
      if (i == 0U)
 80065b4:	693b      	ldr	r3, [r7, #16]
 80065b6:	2b00      	cmp	r3, #0
 80065b8:	d10a      	bne.n	80065d0 <USB_DevInit+0x11c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 80065ba:	693b      	ldr	r3, [r7, #16]
 80065bc:	015a      	lsls	r2, r3, #5
 80065be:	68fb      	ldr	r3, [r7, #12]
 80065c0:	4413      	add	r3, r2
 80065c2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80065c6:	461a      	mov	r2, r3
 80065c8:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80065cc:	6013      	str	r3, [r2, #0]
 80065ce:	e013      	b.n	80065f8 <USB_DevInit+0x144>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 80065d0:	693b      	ldr	r3, [r7, #16]
 80065d2:	015a      	lsls	r2, r3, #5
 80065d4:	68fb      	ldr	r3, [r7, #12]
 80065d6:	4413      	add	r3, r2
 80065d8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80065dc:	461a      	mov	r2, r3
 80065de:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80065e2:	6013      	str	r3, [r2, #0]
 80065e4:	e008      	b.n	80065f8 <USB_DevInit+0x144>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 80065e6:	693b      	ldr	r3, [r7, #16]
 80065e8:	015a      	lsls	r2, r3, #5
 80065ea:	68fb      	ldr	r3, [r7, #12]
 80065ec:	4413      	add	r3, r2
 80065ee:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80065f2:	461a      	mov	r2, r3
 80065f4:	2300      	movs	r3, #0
 80065f6:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 80065f8:	693b      	ldr	r3, [r7, #16]
 80065fa:	015a      	lsls	r2, r3, #5
 80065fc:	68fb      	ldr	r3, [r7, #12]
 80065fe:	4413      	add	r3, r2
 8006600:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006604:	461a      	mov	r2, r3
 8006606:	2300      	movs	r3, #0
 8006608:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800660a:	693b      	ldr	r3, [r7, #16]
 800660c:	015a      	lsls	r2, r3, #5
 800660e:	68fb      	ldr	r3, [r7, #12]
 8006610:	4413      	add	r3, r2
 8006612:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006616:	461a      	mov	r2, r3
 8006618:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800661c:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800661e:	693b      	ldr	r3, [r7, #16]
 8006620:	3301      	adds	r3, #1
 8006622:	613b      	str	r3, [r7, #16]
 8006624:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8006628:	461a      	mov	r2, r3
 800662a:	693b      	ldr	r3, [r7, #16]
 800662c:	4293      	cmp	r3, r2
 800662e:	d3b5      	bcc.n	800659c <USB_DevInit+0xe8>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006630:	2300      	movs	r3, #0
 8006632:	613b      	str	r3, [r7, #16]
 8006634:	e043      	b.n	80066be <USB_DevInit+0x20a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8006636:	693b      	ldr	r3, [r7, #16]
 8006638:	015a      	lsls	r2, r3, #5
 800663a:	68fb      	ldr	r3, [r7, #12]
 800663c:	4413      	add	r3, r2
 800663e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006642:	681b      	ldr	r3, [r3, #0]
 8006644:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006648:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800664c:	d118      	bne.n	8006680 <USB_DevInit+0x1cc>
    {
      if (i == 0U)
 800664e:	693b      	ldr	r3, [r7, #16]
 8006650:	2b00      	cmp	r3, #0
 8006652:	d10a      	bne.n	800666a <USB_DevInit+0x1b6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8006654:	693b      	ldr	r3, [r7, #16]
 8006656:	015a      	lsls	r2, r3, #5
 8006658:	68fb      	ldr	r3, [r7, #12]
 800665a:	4413      	add	r3, r2
 800665c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006660:	461a      	mov	r2, r3
 8006662:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8006666:	6013      	str	r3, [r2, #0]
 8006668:	e013      	b.n	8006692 <USB_DevInit+0x1de>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800666a:	693b      	ldr	r3, [r7, #16]
 800666c:	015a      	lsls	r2, r3, #5
 800666e:	68fb      	ldr	r3, [r7, #12]
 8006670:	4413      	add	r3, r2
 8006672:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006676:	461a      	mov	r2, r3
 8006678:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800667c:	6013      	str	r3, [r2, #0]
 800667e:	e008      	b.n	8006692 <USB_DevInit+0x1de>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8006680:	693b      	ldr	r3, [r7, #16]
 8006682:	015a      	lsls	r2, r3, #5
 8006684:	68fb      	ldr	r3, [r7, #12]
 8006686:	4413      	add	r3, r2
 8006688:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800668c:	461a      	mov	r2, r3
 800668e:	2300      	movs	r3, #0
 8006690:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8006692:	693b      	ldr	r3, [r7, #16]
 8006694:	015a      	lsls	r2, r3, #5
 8006696:	68fb      	ldr	r3, [r7, #12]
 8006698:	4413      	add	r3, r2
 800669a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800669e:	461a      	mov	r2, r3
 80066a0:	2300      	movs	r3, #0
 80066a2:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 80066a4:	693b      	ldr	r3, [r7, #16]
 80066a6:	015a      	lsls	r2, r3, #5
 80066a8:	68fb      	ldr	r3, [r7, #12]
 80066aa:	4413      	add	r3, r2
 80066ac:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80066b0:	461a      	mov	r2, r3
 80066b2:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80066b6:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80066b8:	693b      	ldr	r3, [r7, #16]
 80066ba:	3301      	adds	r3, #1
 80066bc:	613b      	str	r3, [r7, #16]
 80066be:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80066c2:	461a      	mov	r2, r3
 80066c4:	693b      	ldr	r3, [r7, #16]
 80066c6:	4293      	cmp	r3, r2
 80066c8:	d3b5      	bcc.n	8006636 <USB_DevInit+0x182>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 80066ca:	68fb      	ldr	r3, [r7, #12]
 80066cc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80066d0:	691b      	ldr	r3, [r3, #16]
 80066d2:	68fa      	ldr	r2, [r7, #12]
 80066d4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80066d8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80066dc:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	2200      	movs	r2, #0
 80066e2:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 80066ea:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	699b      	ldr	r3, [r3, #24]
 80066f0:	f043 0210 	orr.w	r2, r3, #16
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	619a      	str	r2, [r3, #24]

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	699a      	ldr	r2, [r3, #24]
 80066fc:	4b10      	ldr	r3, [pc, #64]	@ (8006740 <USB_DevInit+0x28c>)
 80066fe:	4313      	orrs	r3, r2
 8006700:	687a      	ldr	r2, [r7, #4]
 8006702:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8006704:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8006708:	2b00      	cmp	r3, #0
 800670a:	d005      	beq.n	8006718 <USB_DevInit+0x264>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	699b      	ldr	r3, [r3, #24]
 8006710:	f043 0208 	orr.w	r2, r3, #8
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8006718:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800671c:	2b01      	cmp	r3, #1
 800671e:	d107      	bne.n	8006730 <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	699b      	ldr	r3, [r3, #24]
 8006724:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8006728:	f043 0304 	orr.w	r3, r3, #4
 800672c:	687a      	ldr	r2, [r7, #4]
 800672e:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8006730:	7dfb      	ldrb	r3, [r7, #23]
}
 8006732:	4618      	mov	r0, r3
 8006734:	3718      	adds	r7, #24
 8006736:	46bd      	mov	sp, r7
 8006738:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800673c:	b004      	add	sp, #16
 800673e:	4770      	bx	lr
 8006740:	803c3800 	.word	0x803c3800

08006744 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8006744:	b480      	push	{r7}
 8006746:	b085      	sub	sp, #20
 8006748:	af00      	add	r7, sp, #0
 800674a:	6078      	str	r0, [r7, #4]
 800674c:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800674e:	2300      	movs	r3, #0
 8006750:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8006752:	68fb      	ldr	r3, [r7, #12]
 8006754:	3301      	adds	r3, #1
 8006756:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006758:	68fb      	ldr	r3, [r7, #12]
 800675a:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800675e:	d901      	bls.n	8006764 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8006760:	2303      	movs	r3, #3
 8006762:	e01b      	b.n	800679c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	691b      	ldr	r3, [r3, #16]
 8006768:	2b00      	cmp	r3, #0
 800676a:	daf2      	bge.n	8006752 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 800676c:	2300      	movs	r3, #0
 800676e:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8006770:	683b      	ldr	r3, [r7, #0]
 8006772:	019b      	lsls	r3, r3, #6
 8006774:	f043 0220 	orr.w	r2, r3, #32
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800677c:	68fb      	ldr	r3, [r7, #12]
 800677e:	3301      	adds	r3, #1
 8006780:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006782:	68fb      	ldr	r3, [r7, #12]
 8006784:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006788:	d901      	bls.n	800678e <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800678a:	2303      	movs	r3, #3
 800678c:	e006      	b.n	800679c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	691b      	ldr	r3, [r3, #16]
 8006792:	f003 0320 	and.w	r3, r3, #32
 8006796:	2b20      	cmp	r3, #32
 8006798:	d0f0      	beq.n	800677c <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800679a:	2300      	movs	r3, #0
}
 800679c:	4618      	mov	r0, r3
 800679e:	3714      	adds	r7, #20
 80067a0:	46bd      	mov	sp, r7
 80067a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067a6:	4770      	bx	lr

080067a8 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 80067a8:	b480      	push	{r7}
 80067aa:	b085      	sub	sp, #20
 80067ac:	af00      	add	r7, sp, #0
 80067ae:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80067b0:	2300      	movs	r3, #0
 80067b2:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80067b4:	68fb      	ldr	r3, [r7, #12]
 80067b6:	3301      	adds	r3, #1
 80067b8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80067ba:	68fb      	ldr	r3, [r7, #12]
 80067bc:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80067c0:	d901      	bls.n	80067c6 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 80067c2:	2303      	movs	r3, #3
 80067c4:	e018      	b.n	80067f8 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	691b      	ldr	r3, [r3, #16]
 80067ca:	2b00      	cmp	r3, #0
 80067cc:	daf2      	bge.n	80067b4 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 80067ce:	2300      	movs	r3, #0
 80067d0:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80067d2:	687b      	ldr	r3, [r7, #4]
 80067d4:	2210      	movs	r2, #16
 80067d6:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80067d8:	68fb      	ldr	r3, [r7, #12]
 80067da:	3301      	adds	r3, #1
 80067dc:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80067de:	68fb      	ldr	r3, [r7, #12]
 80067e0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80067e4:	d901      	bls.n	80067ea <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 80067e6:	2303      	movs	r3, #3
 80067e8:	e006      	b.n	80067f8 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	691b      	ldr	r3, [r3, #16]
 80067ee:	f003 0310 	and.w	r3, r3, #16
 80067f2:	2b10      	cmp	r3, #16
 80067f4:	d0f0      	beq.n	80067d8 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 80067f6:	2300      	movs	r3, #0
}
 80067f8:	4618      	mov	r0, r3
 80067fa:	3714      	adds	r7, #20
 80067fc:	46bd      	mov	sp, r7
 80067fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006802:	4770      	bx	lr

08006804 <USB_SetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8006804:	b480      	push	{r7}
 8006806:	b085      	sub	sp, #20
 8006808:	af00      	add	r7, sp, #0
 800680a:	6078      	str	r0, [r7, #4]
 800680c:	460b      	mov	r3, r1
 800680e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8006814:	68fb      	ldr	r3, [r7, #12]
 8006816:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800681a:	681a      	ldr	r2, [r3, #0]
 800681c:	78fb      	ldrb	r3, [r7, #3]
 800681e:	68f9      	ldr	r1, [r7, #12]
 8006820:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006824:	4313      	orrs	r3, r2
 8006826:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8006828:	2300      	movs	r3, #0
}
 800682a:	4618      	mov	r0, r3
 800682c:	3714      	adds	r7, #20
 800682e:	46bd      	mov	sp, r7
 8006830:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006834:	4770      	bx	lr

08006836 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8006836:	b480      	push	{r7}
 8006838:	b085      	sub	sp, #20
 800683a:	af00      	add	r7, sp, #0
 800683c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8006842:	68fb      	ldr	r3, [r7, #12]
 8006844:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8006848:	681b      	ldr	r3, [r3, #0]
 800684a:	68fa      	ldr	r2, [r7, #12]
 800684c:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8006850:	f023 0303 	bic.w	r3, r3, #3
 8006854:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8006856:	68fb      	ldr	r3, [r7, #12]
 8006858:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800685c:	685b      	ldr	r3, [r3, #4]
 800685e:	68fa      	ldr	r2, [r7, #12]
 8006860:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006864:	f043 0302 	orr.w	r3, r3, #2
 8006868:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800686a:	2300      	movs	r3, #0
}
 800686c:	4618      	mov	r0, r3
 800686e:	3714      	adds	r7, #20
 8006870:	46bd      	mov	sp, r7
 8006872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006876:	4770      	bx	lr

08006878 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8006878:	b480      	push	{r7}
 800687a:	b083      	sub	sp, #12
 800687c:	af00      	add	r7, sp, #0
 800687e:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	695b      	ldr	r3, [r3, #20]
 8006884:	f003 0301 	and.w	r3, r3, #1
}
 8006888:	4618      	mov	r0, r3
 800688a:	370c      	adds	r7, #12
 800688c:	46bd      	mov	sp, r7
 800688e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006892:	4770      	bx	lr

08006894 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8006894:	b480      	push	{r7}
 8006896:	b085      	sub	sp, #20
 8006898:	af00      	add	r7, sp, #0
 800689a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800689c:	2300      	movs	r3, #0
 800689e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80068a0:	68fb      	ldr	r3, [r7, #12]
 80068a2:	3301      	adds	r3, #1
 80068a4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80068a6:	68fb      	ldr	r3, [r7, #12]
 80068a8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80068ac:	d901      	bls.n	80068b2 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 80068ae:	2303      	movs	r3, #3
 80068b0:	e01b      	b.n	80068ea <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	691b      	ldr	r3, [r3, #16]
 80068b6:	2b00      	cmp	r3, #0
 80068b8:	daf2      	bge.n	80068a0 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 80068ba:	2300      	movs	r3, #0
 80068bc:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	691b      	ldr	r3, [r3, #16]
 80068c2:	f043 0201 	orr.w	r2, r3, #1
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80068ca:	68fb      	ldr	r3, [r7, #12]
 80068cc:	3301      	adds	r3, #1
 80068ce:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80068d0:	68fb      	ldr	r3, [r7, #12]
 80068d2:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80068d6:	d901      	bls.n	80068dc <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 80068d8:	2303      	movs	r3, #3
 80068da:	e006      	b.n	80068ea <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	691b      	ldr	r3, [r3, #16]
 80068e0:	f003 0301 	and.w	r3, r3, #1
 80068e4:	2b01      	cmp	r3, #1
 80068e6:	d0f0      	beq.n	80068ca <USB_CoreReset+0x36>

  return HAL_OK;
 80068e8:	2300      	movs	r3, #0
}
 80068ea:	4618      	mov	r0, r3
 80068ec:	3714      	adds	r7, #20
 80068ee:	46bd      	mov	sp, r7
 80068f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068f4:	4770      	bx	lr

080068f6 <spi_send_bytes>:

// ---------------------------------------------------------------------------
// Transfert SPI bas niveau
// ---------------------------------------------------------------------------
int spi_send_bytes(mcp23s17_handle_t *h, const uint8_t *tx, uint8_t *rx, uint16_t len)
{
 80068f6:	b590      	push	{r4, r7, lr}
 80068f8:	b085      	sub	sp, #20
 80068fa:	af00      	add	r7, sp, #0
 80068fc:	60f8      	str	r0, [r7, #12]
 80068fe:	60b9      	str	r1, [r7, #8]
 8006900:	607a      	str	r2, [r7, #4]
 8006902:	807b      	strh	r3, [r7, #2]
	if (!h || !h->spi_transmit || !h->cs_low || !h->cs_high) return 0;
 8006904:	68fb      	ldr	r3, [r7, #12]
 8006906:	2b00      	cmp	r3, #0
 8006908:	d00b      	beq.n	8006922 <spi_send_bytes+0x2c>
 800690a:	68fb      	ldr	r3, [r7, #12]
 800690c:	695b      	ldr	r3, [r3, #20]
 800690e:	2b00      	cmp	r3, #0
 8006910:	d007      	beq.n	8006922 <spi_send_bytes+0x2c>
 8006912:	68fb      	ldr	r3, [r7, #12]
 8006914:	689b      	ldr	r3, [r3, #8]
 8006916:	2b00      	cmp	r3, #0
 8006918:	d003      	beq.n	8006922 <spi_send_bytes+0x2c>
 800691a:	68fb      	ldr	r3, [r7, #12]
 800691c:	68db      	ldr	r3, [r3, #12]
 800691e:	2b00      	cmp	r3, #0
 8006920:	d101      	bne.n	8006926 <spi_send_bytes+0x30>
 8006922:	2300      	movs	r3, #0
 8006924:	e014      	b.n	8006950 <spi_send_bytes+0x5a>

	h->cs_low(h->user_data);
 8006926:	68fb      	ldr	r3, [r7, #12]
 8006928:	689b      	ldr	r3, [r3, #8]
 800692a:	68fa      	ldr	r2, [r7, #12]
 800692c:	6852      	ldr	r2, [r2, #4]
 800692e:	4610      	mov	r0, r2
 8006930:	4798      	blx	r3
	h->spi_transmit(tx, rx, len, h->user_data);
 8006932:	68fb      	ldr	r3, [r7, #12]
 8006934:	695c      	ldr	r4, [r3, #20]
 8006936:	68fb      	ldr	r3, [r7, #12]
 8006938:	685b      	ldr	r3, [r3, #4]
 800693a:	887a      	ldrh	r2, [r7, #2]
 800693c:	6879      	ldr	r1, [r7, #4]
 800693e:	68b8      	ldr	r0, [r7, #8]
 8006940:	47a0      	blx	r4
	h->cs_high(h->user_data);
 8006942:	68fb      	ldr	r3, [r7, #12]
 8006944:	68db      	ldr	r3, [r3, #12]
 8006946:	68fa      	ldr	r2, [r7, #12]
 8006948:	6852      	ldr	r2, [r2, #4]
 800694a:	4610      	mov	r0, r2
 800694c:	4798      	blx	r3
	return 1;
 800694e:	2301      	movs	r3, #1
}
 8006950:	4618      	mov	r0, r3
 8006952:	3714      	adds	r7, #20
 8006954:	46bd      	mov	sp, r7
 8006956:	bd90      	pop	{r4, r7, pc}

08006958 <mcp23s17_init>:

// ---------------------------------------------------------------------------
// Init
// ---------------------------------------------------------------------------
int mcp23s17_init(mcp23s17_handle_t *h)
{
 8006958:	b580      	push	{r7, lr}
 800695a:	b082      	sub	sp, #8
 800695c:	af00      	add	r7, sp, #0
 800695e:	6078      	str	r0, [r7, #4]

	HAL_GPIO_WritePin(vu_nRST_GPIO_Port, vu_nRST_Pin, RESET);
 8006960:	2200      	movs	r2, #0
 8006962:	2101      	movs	r1, #1
 8006964:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8006968:	f7fb f8f8 	bl	8001b5c <HAL_GPIO_WritePin>
	HAL_Delay(1);
 800696c:	2001      	movs	r0, #1
 800696e:	f7fa fe45 	bl	80015fc <HAL_Delay>
	HAL_GPIO_WritePin(VU_nCS_GPIO_Port, VU_nCS_Pin, SET);
 8006972:	2201      	movs	r2, #1
 8006974:	2180      	movs	r1, #128	@ 0x80
 8006976:	4819      	ldr	r0, [pc, #100]	@ (80069dc <mcp23s17_init+0x84>)
 8006978:	f7fb f8f0 	bl	8001b5c <HAL_GPIO_WritePin>
	HAL_Delay(1);
 800697c:	2001      	movs	r0, #1
 800697e:	f7fa fe3d 	bl	80015fc <HAL_Delay>
	HAL_GPIO_WritePin(vu_nRST_GPIO_Port, vu_nRST_Pin, SET);
 8006982:	2201      	movs	r2, #1
 8006984:	2101      	movs	r1, #1
 8006986:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800698a:	f7fb f8e7 	bl	8001b5c <HAL_GPIO_WritePin>
	HAL_Delay(10);
 800698e:	200a      	movs	r0, #10
 8006990:	f7fa fe34 	bl	80015fc <HAL_Delay>

	mcp23s17_write_reg(h, MCP23S17_GPIOA, 0xFF);
 8006994:	22ff      	movs	r2, #255	@ 0xff
 8006996:	2112      	movs	r1, #18
 8006998:	6878      	ldr	r0, [r7, #4]
 800699a:	f000 f821 	bl	80069e0 <mcp23s17_write_reg>
	mcp23s17_write_reg(h, MCP23S17_GPIOB, 0xFF);
 800699e:	22ff      	movs	r2, #255	@ 0xff
 80069a0:	2113      	movs	r1, #19
 80069a2:	6878      	ldr	r0, [r7, #4]
 80069a4:	f000 f81c 	bl	80069e0 <mcp23s17_write_reg>

	mcp23s17_write_reg(h, MCP23S17_IODIRA, MCP23S17_MODE_OUTPUT);
 80069a8:	2200      	movs	r2, #0
 80069aa:	2100      	movs	r1, #0
 80069ac:	6878      	ldr	r0, [r7, #4]
 80069ae:	f000 f817 	bl	80069e0 <mcp23s17_write_reg>

	mcp23s17_write_reg(h, MCP23S17_IODIRB, MCP23S17_MODE_OUTPUT);
 80069b2:	2200      	movs	r2, #0
 80069b4:	2101      	movs	r1, #1
 80069b6:	6878      	ldr	r0, [r7, #4]
 80069b8:	f000 f812 	bl	80069e0 <mcp23s17_write_reg>
	mcp23s17_write_reg(h, MCP23S17_GPIOA, 0xAA);
 80069bc:	22aa      	movs	r2, #170	@ 0xaa
 80069be:	2112      	movs	r1, #18
 80069c0:	6878      	ldr	r0, [r7, #4]
 80069c2:	f000 f80d 	bl	80069e0 <mcp23s17_write_reg>
	mcp23s17_write_reg(h, MCP23S17_GPIOB, 0x55);
 80069c6:	2255      	movs	r2, #85	@ 0x55
 80069c8:	2113      	movs	r1, #19
 80069ca:	6878      	ldr	r0, [r7, #4]
 80069cc:	f000 f808 	bl	80069e0 <mcp23s17_write_reg>


	return HAL_OK;
 80069d0:	2300      	movs	r3, #0
}
 80069d2:	4618      	mov	r0, r3
 80069d4:	3708      	adds	r7, #8
 80069d6:	46bd      	mov	sp, r7
 80069d8:	bd80      	pop	{r7, pc}
 80069da:	bf00      	nop
 80069dc:	48000400 	.word	0x48000400

080069e0 <mcp23s17_write_reg>:

// ---------------------------------------------------------------------------
// Registres
// ---------------------------------------------------------------------------
int mcp23s17_write_reg(mcp23s17_handle_t *h, uint8_t reg, uint8_t value)
{
 80069e0:	b580      	push	{r7, lr}
 80069e2:	b084      	sub	sp, #16
 80069e4:	af00      	add	r7, sp, #0
 80069e6:	6078      	str	r0, [r7, #4]
 80069e8:	460b      	mov	r3, r1
 80069ea:	70fb      	strb	r3, [r7, #3]
 80069ec:	4613      	mov	r3, r2
 80069ee:	70bb      	strb	r3, [r7, #2]
	//	if (!h) return 0;
	//	TAKE_MUTEX(h);

	uint8_t tx[3];
	tx[0]=  MCP23S17_WRITE;
 80069f0:	2340      	movs	r3, #64	@ 0x40
 80069f2:	723b      	strb	r3, [r7, #8]
	tx[1] = reg;
 80069f4:	78fb      	ldrb	r3, [r7, #3]
 80069f6:	727b      	strb	r3, [r7, #9]
	tx[2] = value;
 80069f8:	78bb      	ldrb	r3, [r7, #2]
 80069fa:	72bb      	strb	r3, [r7, #10]
	int ret = spi_send_bytes(h, tx, NULL, 3);
 80069fc:	f107 0108 	add.w	r1, r7, #8
 8006a00:	2303      	movs	r3, #3
 8006a02:	2200      	movs	r2, #0
 8006a04:	6878      	ldr	r0, [r7, #4]
 8006a06:	f7ff ff76 	bl	80068f6 <spi_send_bytes>
 8006a0a:	60f8      	str	r0, [r7, #12]

	//	RELEASE_MUTEX(h);
	return ret;
 8006a0c:	68fb      	ldr	r3, [r7, #12]
}
 8006a0e:	4618      	mov	r0, r3
 8006a10:	3710      	adds	r7, #16
 8006a12:	46bd      	mov	sp, r7
 8006a14:	bd80      	pop	{r7, pc}

08006a16 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8006a16:	b480      	push	{r7}
 8006a18:	b085      	sub	sp, #20
 8006a1a:	af00      	add	r7, sp, #0
 8006a1c:	4603      	mov	r3, r0
 8006a1e:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8006a20:	2300      	movs	r3, #0
 8006a22:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8006a24:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8006a28:	2b84      	cmp	r3, #132	@ 0x84
 8006a2a:	d005      	beq.n	8006a38 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8006a2c:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8006a30:	68fb      	ldr	r3, [r7, #12]
 8006a32:	4413      	add	r3, r2
 8006a34:	3303      	adds	r3, #3
 8006a36:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8006a38:	68fb      	ldr	r3, [r7, #12]
}
 8006a3a:	4618      	mov	r0, r3
 8006a3c:	3714      	adds	r7, #20
 8006a3e:	46bd      	mov	sp, r7
 8006a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a44:	4770      	bx	lr

08006a46 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8006a46:	b580      	push	{r7, lr}
 8006a48:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8006a4a:	f000 fbc1 	bl	80071d0 <vTaskStartScheduler>
  
  return osOK;
 8006a4e:	2300      	movs	r3, #0
}
 8006a50:	4618      	mov	r0, r3
 8006a52:	bd80      	pop	{r7, pc}

08006a54 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8006a54:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006a56:	b089      	sub	sp, #36	@ 0x24
 8006a58:	af04      	add	r7, sp, #16
 8006a5a:	6078      	str	r0, [r7, #4]
 8006a5c:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	695b      	ldr	r3, [r3, #20]
 8006a62:	2b00      	cmp	r3, #0
 8006a64:	d020      	beq.n	8006aa8 <osThreadCreate+0x54>
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	699b      	ldr	r3, [r3, #24]
 8006a6a:	2b00      	cmp	r3, #0
 8006a6c:	d01c      	beq.n	8006aa8 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	685c      	ldr	r4, [r3, #4]
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	691e      	ldr	r6, [r3, #16]
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8006a80:	4618      	mov	r0, r3
 8006a82:	f7ff ffc8 	bl	8006a16 <makeFreeRtosPriority>
 8006a86:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	695b      	ldr	r3, [r3, #20]
 8006a8c:	687a      	ldr	r2, [r7, #4]
 8006a8e:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8006a90:	9202      	str	r2, [sp, #8]
 8006a92:	9301      	str	r3, [sp, #4]
 8006a94:	9100      	str	r1, [sp, #0]
 8006a96:	683b      	ldr	r3, [r7, #0]
 8006a98:	4632      	mov	r2, r6
 8006a9a:	4629      	mov	r1, r5
 8006a9c:	4620      	mov	r0, r4
 8006a9e:	f000 f9b1 	bl	8006e04 <xTaskCreateStatic>
 8006aa2:	4603      	mov	r3, r0
 8006aa4:	60fb      	str	r3, [r7, #12]
 8006aa6:	e01c      	b.n	8006ae2 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	685c      	ldr	r4, [r3, #4]
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8006ab4:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8006abc:	4618      	mov	r0, r3
 8006abe:	f7ff ffaa 	bl	8006a16 <makeFreeRtosPriority>
 8006ac2:	4602      	mov	r2, r0
 8006ac4:	f107 030c 	add.w	r3, r7, #12
 8006ac8:	9301      	str	r3, [sp, #4]
 8006aca:	9200      	str	r2, [sp, #0]
 8006acc:	683b      	ldr	r3, [r7, #0]
 8006ace:	4632      	mov	r2, r6
 8006ad0:	4629      	mov	r1, r5
 8006ad2:	4620      	mov	r0, r4
 8006ad4:	f000 f9f6 	bl	8006ec4 <xTaskCreate>
 8006ad8:	4603      	mov	r3, r0
 8006ada:	2b01      	cmp	r3, #1
 8006adc:	d001      	beq.n	8006ae2 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8006ade:	2300      	movs	r3, #0
 8006ae0:	e000      	b.n	8006ae4 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8006ae2:	68fb      	ldr	r3, [r7, #12]
}
 8006ae4:	4618      	mov	r0, r3
 8006ae6:	3714      	adds	r7, #20
 8006ae8:	46bd      	mov	sp, r7
 8006aea:	bdf0      	pop	{r4, r5, r6, r7, pc}

08006aec <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8006aec:	b580      	push	{r7, lr}
 8006aee:	b084      	sub	sp, #16
 8006af0:	af00      	add	r7, sp, #0
 8006af2:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8006af8:	68fb      	ldr	r3, [r7, #12]
 8006afa:	2b00      	cmp	r3, #0
 8006afc:	d001      	beq.n	8006b02 <osDelay+0x16>
 8006afe:	68fb      	ldr	r3, [r7, #12]
 8006b00:	e000      	b.n	8006b04 <osDelay+0x18>
 8006b02:	2301      	movs	r3, #1
 8006b04:	4618      	mov	r0, r3
 8006b06:	f000 fb2d 	bl	8007164 <vTaskDelay>
  
  return osOK;
 8006b0a:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8006b0c:	4618      	mov	r0, r3
 8006b0e:	3710      	adds	r7, #16
 8006b10:	46bd      	mov	sp, r7
 8006b12:	bd80      	pop	{r7, pc}

08006b14 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8006b14:	b480      	push	{r7}
 8006b16:	b083      	sub	sp, #12
 8006b18:	af00      	add	r7, sp, #0
 8006b1a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	f103 0208 	add.w	r2, r3, #8
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8006b2c:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	f103 0208 	add.w	r2, r3, #8
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	f103 0208 	add.w	r2, r3, #8
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	2200      	movs	r2, #0
 8006b46:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8006b48:	bf00      	nop
 8006b4a:	370c      	adds	r7, #12
 8006b4c:	46bd      	mov	sp, r7
 8006b4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b52:	4770      	bx	lr

08006b54 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8006b54:	b480      	push	{r7}
 8006b56:	b083      	sub	sp, #12
 8006b58:	af00      	add	r7, sp, #0
 8006b5a:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	2200      	movs	r2, #0
 8006b60:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8006b62:	bf00      	nop
 8006b64:	370c      	adds	r7, #12
 8006b66:	46bd      	mov	sp, r7
 8006b68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b6c:	4770      	bx	lr

08006b6e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8006b6e:	b480      	push	{r7}
 8006b70:	b085      	sub	sp, #20
 8006b72:	af00      	add	r7, sp, #0
 8006b74:	6078      	str	r0, [r7, #4]
 8006b76:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	685b      	ldr	r3, [r3, #4]
 8006b7c:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8006b7e:	683b      	ldr	r3, [r7, #0]
 8006b80:	68fa      	ldr	r2, [r7, #12]
 8006b82:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8006b84:	68fb      	ldr	r3, [r7, #12]
 8006b86:	689a      	ldr	r2, [r3, #8]
 8006b88:	683b      	ldr	r3, [r7, #0]
 8006b8a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8006b8c:	68fb      	ldr	r3, [r7, #12]
 8006b8e:	689b      	ldr	r3, [r3, #8]
 8006b90:	683a      	ldr	r2, [r7, #0]
 8006b92:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8006b94:	68fb      	ldr	r3, [r7, #12]
 8006b96:	683a      	ldr	r2, [r7, #0]
 8006b98:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8006b9a:	683b      	ldr	r3, [r7, #0]
 8006b9c:	687a      	ldr	r2, [r7, #4]
 8006b9e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	681b      	ldr	r3, [r3, #0]
 8006ba4:	1c5a      	adds	r2, r3, #1
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	601a      	str	r2, [r3, #0]
}
 8006baa:	bf00      	nop
 8006bac:	3714      	adds	r7, #20
 8006bae:	46bd      	mov	sp, r7
 8006bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bb4:	4770      	bx	lr

08006bb6 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8006bb6:	b480      	push	{r7}
 8006bb8:	b085      	sub	sp, #20
 8006bba:	af00      	add	r7, sp, #0
 8006bbc:	6078      	str	r0, [r7, #4]
 8006bbe:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8006bc0:	683b      	ldr	r3, [r7, #0]
 8006bc2:	681b      	ldr	r3, [r3, #0]
 8006bc4:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8006bc6:	68bb      	ldr	r3, [r7, #8]
 8006bc8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006bcc:	d103      	bne.n	8006bd6 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	691b      	ldr	r3, [r3, #16]
 8006bd2:	60fb      	str	r3, [r7, #12]
 8006bd4:	e00c      	b.n	8006bf0 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8006bd6:	687b      	ldr	r3, [r7, #4]
 8006bd8:	3308      	adds	r3, #8
 8006bda:	60fb      	str	r3, [r7, #12]
 8006bdc:	e002      	b.n	8006be4 <vListInsert+0x2e>
 8006bde:	68fb      	ldr	r3, [r7, #12]
 8006be0:	685b      	ldr	r3, [r3, #4]
 8006be2:	60fb      	str	r3, [r7, #12]
 8006be4:	68fb      	ldr	r3, [r7, #12]
 8006be6:	685b      	ldr	r3, [r3, #4]
 8006be8:	681b      	ldr	r3, [r3, #0]
 8006bea:	68ba      	ldr	r2, [r7, #8]
 8006bec:	429a      	cmp	r2, r3
 8006bee:	d2f6      	bcs.n	8006bde <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8006bf0:	68fb      	ldr	r3, [r7, #12]
 8006bf2:	685a      	ldr	r2, [r3, #4]
 8006bf4:	683b      	ldr	r3, [r7, #0]
 8006bf6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8006bf8:	683b      	ldr	r3, [r7, #0]
 8006bfa:	685b      	ldr	r3, [r3, #4]
 8006bfc:	683a      	ldr	r2, [r7, #0]
 8006bfe:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8006c00:	683b      	ldr	r3, [r7, #0]
 8006c02:	68fa      	ldr	r2, [r7, #12]
 8006c04:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8006c06:	68fb      	ldr	r3, [r7, #12]
 8006c08:	683a      	ldr	r2, [r7, #0]
 8006c0a:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8006c0c:	683b      	ldr	r3, [r7, #0]
 8006c0e:	687a      	ldr	r2, [r7, #4]
 8006c10:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	681b      	ldr	r3, [r3, #0]
 8006c16:	1c5a      	adds	r2, r3, #1
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	601a      	str	r2, [r3, #0]
}
 8006c1c:	bf00      	nop
 8006c1e:	3714      	adds	r7, #20
 8006c20:	46bd      	mov	sp, r7
 8006c22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c26:	4770      	bx	lr

08006c28 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8006c28:	b480      	push	{r7}
 8006c2a:	b085      	sub	sp, #20
 8006c2c:	af00      	add	r7, sp, #0
 8006c2e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	691b      	ldr	r3, [r3, #16]
 8006c34:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	685b      	ldr	r3, [r3, #4]
 8006c3a:	687a      	ldr	r2, [r7, #4]
 8006c3c:	6892      	ldr	r2, [r2, #8]
 8006c3e:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	689b      	ldr	r3, [r3, #8]
 8006c44:	687a      	ldr	r2, [r7, #4]
 8006c46:	6852      	ldr	r2, [r2, #4]
 8006c48:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8006c4a:	68fb      	ldr	r3, [r7, #12]
 8006c4c:	685b      	ldr	r3, [r3, #4]
 8006c4e:	687a      	ldr	r2, [r7, #4]
 8006c50:	429a      	cmp	r2, r3
 8006c52:	d103      	bne.n	8006c5c <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	689a      	ldr	r2, [r3, #8]
 8006c58:	68fb      	ldr	r3, [r7, #12]
 8006c5a:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	2200      	movs	r2, #0
 8006c60:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8006c62:	68fb      	ldr	r3, [r7, #12]
 8006c64:	681b      	ldr	r3, [r3, #0]
 8006c66:	1e5a      	subs	r2, r3, #1
 8006c68:	68fb      	ldr	r3, [r7, #12]
 8006c6a:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8006c6c:	68fb      	ldr	r3, [r7, #12]
 8006c6e:	681b      	ldr	r3, [r3, #0]
}
 8006c70:	4618      	mov	r0, r3
 8006c72:	3714      	adds	r7, #20
 8006c74:	46bd      	mov	sp, r7
 8006c76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c7a:	4770      	bx	lr

08006c7c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8006c7c:	b580      	push	{r7, lr}
 8006c7e:	b084      	sub	sp, #16
 8006c80:	af00      	add	r7, sp, #0
 8006c82:	6078      	str	r0, [r7, #4]
 8006c84:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8006c8a:	68fb      	ldr	r3, [r7, #12]
 8006c8c:	2b00      	cmp	r3, #0
 8006c8e:	d10b      	bne.n	8006ca8 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8006c90:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006c94:	f383 8811 	msr	BASEPRI, r3
 8006c98:	f3bf 8f6f 	isb	sy
 8006c9c:	f3bf 8f4f 	dsb	sy
 8006ca0:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8006ca2:	bf00      	nop
 8006ca4:	bf00      	nop
 8006ca6:	e7fd      	b.n	8006ca4 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8006ca8:	f000 ff9e 	bl	8007be8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006cac:	68fb      	ldr	r3, [r7, #12]
 8006cae:	681a      	ldr	r2, [r3, #0]
 8006cb0:	68fb      	ldr	r3, [r7, #12]
 8006cb2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006cb4:	68f9      	ldr	r1, [r7, #12]
 8006cb6:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8006cb8:	fb01 f303 	mul.w	r3, r1, r3
 8006cbc:	441a      	add	r2, r3
 8006cbe:	68fb      	ldr	r3, [r7, #12]
 8006cc0:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8006cc2:	68fb      	ldr	r3, [r7, #12]
 8006cc4:	2200      	movs	r2, #0
 8006cc6:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8006cc8:	68fb      	ldr	r3, [r7, #12]
 8006cca:	681a      	ldr	r2, [r3, #0]
 8006ccc:	68fb      	ldr	r3, [r7, #12]
 8006cce:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006cd0:	68fb      	ldr	r3, [r7, #12]
 8006cd2:	681a      	ldr	r2, [r3, #0]
 8006cd4:	68fb      	ldr	r3, [r7, #12]
 8006cd6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006cd8:	3b01      	subs	r3, #1
 8006cda:	68f9      	ldr	r1, [r7, #12]
 8006cdc:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8006cde:	fb01 f303 	mul.w	r3, r1, r3
 8006ce2:	441a      	add	r2, r3
 8006ce4:	68fb      	ldr	r3, [r7, #12]
 8006ce6:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8006ce8:	68fb      	ldr	r3, [r7, #12]
 8006cea:	22ff      	movs	r2, #255	@ 0xff
 8006cec:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8006cf0:	68fb      	ldr	r3, [r7, #12]
 8006cf2:	22ff      	movs	r2, #255	@ 0xff
 8006cf4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8006cf8:	683b      	ldr	r3, [r7, #0]
 8006cfa:	2b00      	cmp	r3, #0
 8006cfc:	d114      	bne.n	8006d28 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006cfe:	68fb      	ldr	r3, [r7, #12]
 8006d00:	691b      	ldr	r3, [r3, #16]
 8006d02:	2b00      	cmp	r3, #0
 8006d04:	d01a      	beq.n	8006d3c <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006d06:	68fb      	ldr	r3, [r7, #12]
 8006d08:	3310      	adds	r3, #16
 8006d0a:	4618      	mov	r0, r3
 8006d0c:	f000 fc94 	bl	8007638 <xTaskRemoveFromEventList>
 8006d10:	4603      	mov	r3, r0
 8006d12:	2b00      	cmp	r3, #0
 8006d14:	d012      	beq.n	8006d3c <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8006d16:	4b0d      	ldr	r3, [pc, #52]	@ (8006d4c <xQueueGenericReset+0xd0>)
 8006d18:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006d1c:	601a      	str	r2, [r3, #0]
 8006d1e:	f3bf 8f4f 	dsb	sy
 8006d22:	f3bf 8f6f 	isb	sy
 8006d26:	e009      	b.n	8006d3c <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8006d28:	68fb      	ldr	r3, [r7, #12]
 8006d2a:	3310      	adds	r3, #16
 8006d2c:	4618      	mov	r0, r3
 8006d2e:	f7ff fef1 	bl	8006b14 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8006d32:	68fb      	ldr	r3, [r7, #12]
 8006d34:	3324      	adds	r3, #36	@ 0x24
 8006d36:	4618      	mov	r0, r3
 8006d38:	f7ff feec 	bl	8006b14 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8006d3c:	f000 ff86 	bl	8007c4c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8006d40:	2301      	movs	r3, #1
}
 8006d42:	4618      	mov	r0, r3
 8006d44:	3710      	adds	r7, #16
 8006d46:	46bd      	mov	sp, r7
 8006d48:	bd80      	pop	{r7, pc}
 8006d4a:	bf00      	nop
 8006d4c:	e000ed04 	.word	0xe000ed04

08006d50 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8006d50:	b580      	push	{r7, lr}
 8006d52:	b08a      	sub	sp, #40	@ 0x28
 8006d54:	af02      	add	r7, sp, #8
 8006d56:	60f8      	str	r0, [r7, #12]
 8006d58:	60b9      	str	r1, [r7, #8]
 8006d5a:	4613      	mov	r3, r2
 8006d5c:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8006d5e:	68fb      	ldr	r3, [r7, #12]
 8006d60:	2b00      	cmp	r3, #0
 8006d62:	d10b      	bne.n	8006d7c <xQueueGenericCreate+0x2c>
	__asm volatile
 8006d64:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d68:	f383 8811 	msr	BASEPRI, r3
 8006d6c:	f3bf 8f6f 	isb	sy
 8006d70:	f3bf 8f4f 	dsb	sy
 8006d74:	613b      	str	r3, [r7, #16]
}
 8006d76:	bf00      	nop
 8006d78:	bf00      	nop
 8006d7a:	e7fd      	b.n	8006d78 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006d7c:	68fb      	ldr	r3, [r7, #12]
 8006d7e:	68ba      	ldr	r2, [r7, #8]
 8006d80:	fb02 f303 	mul.w	r3, r2, r3
 8006d84:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8006d86:	69fb      	ldr	r3, [r7, #28]
 8006d88:	3348      	adds	r3, #72	@ 0x48
 8006d8a:	4618      	mov	r0, r3
 8006d8c:	f001 f80c 	bl	8007da8 <pvPortMalloc>
 8006d90:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8006d92:	69bb      	ldr	r3, [r7, #24]
 8006d94:	2b00      	cmp	r3, #0
 8006d96:	d011      	beq.n	8006dbc <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8006d98:	69bb      	ldr	r3, [r7, #24]
 8006d9a:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006d9c:	697b      	ldr	r3, [r7, #20]
 8006d9e:	3348      	adds	r3, #72	@ 0x48
 8006da0:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8006da2:	69bb      	ldr	r3, [r7, #24]
 8006da4:	2200      	movs	r2, #0
 8006da6:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8006daa:	79fa      	ldrb	r2, [r7, #7]
 8006dac:	69bb      	ldr	r3, [r7, #24]
 8006dae:	9300      	str	r3, [sp, #0]
 8006db0:	4613      	mov	r3, r2
 8006db2:	697a      	ldr	r2, [r7, #20]
 8006db4:	68b9      	ldr	r1, [r7, #8]
 8006db6:	68f8      	ldr	r0, [r7, #12]
 8006db8:	f000 f805 	bl	8006dc6 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8006dbc:	69bb      	ldr	r3, [r7, #24]
	}
 8006dbe:	4618      	mov	r0, r3
 8006dc0:	3720      	adds	r7, #32
 8006dc2:	46bd      	mov	sp, r7
 8006dc4:	bd80      	pop	{r7, pc}

08006dc6 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8006dc6:	b580      	push	{r7, lr}
 8006dc8:	b084      	sub	sp, #16
 8006dca:	af00      	add	r7, sp, #0
 8006dcc:	60f8      	str	r0, [r7, #12]
 8006dce:	60b9      	str	r1, [r7, #8]
 8006dd0:	607a      	str	r2, [r7, #4]
 8006dd2:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8006dd4:	68bb      	ldr	r3, [r7, #8]
 8006dd6:	2b00      	cmp	r3, #0
 8006dd8:	d103      	bne.n	8006de2 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8006dda:	69bb      	ldr	r3, [r7, #24]
 8006ddc:	69ba      	ldr	r2, [r7, #24]
 8006dde:	601a      	str	r2, [r3, #0]
 8006de0:	e002      	b.n	8006de8 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8006de2:	69bb      	ldr	r3, [r7, #24]
 8006de4:	687a      	ldr	r2, [r7, #4]
 8006de6:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8006de8:	69bb      	ldr	r3, [r7, #24]
 8006dea:	68fa      	ldr	r2, [r7, #12]
 8006dec:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8006dee:	69bb      	ldr	r3, [r7, #24]
 8006df0:	68ba      	ldr	r2, [r7, #8]
 8006df2:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8006df4:	2101      	movs	r1, #1
 8006df6:	69b8      	ldr	r0, [r7, #24]
 8006df8:	f7ff ff40 	bl	8006c7c <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8006dfc:	bf00      	nop
 8006dfe:	3710      	adds	r7, #16
 8006e00:	46bd      	mov	sp, r7
 8006e02:	bd80      	pop	{r7, pc}

08006e04 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8006e04:	b580      	push	{r7, lr}
 8006e06:	b08e      	sub	sp, #56	@ 0x38
 8006e08:	af04      	add	r7, sp, #16
 8006e0a:	60f8      	str	r0, [r7, #12]
 8006e0c:	60b9      	str	r1, [r7, #8]
 8006e0e:	607a      	str	r2, [r7, #4]
 8006e10:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8006e12:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006e14:	2b00      	cmp	r3, #0
 8006e16:	d10b      	bne.n	8006e30 <xTaskCreateStatic+0x2c>
	__asm volatile
 8006e18:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006e1c:	f383 8811 	msr	BASEPRI, r3
 8006e20:	f3bf 8f6f 	isb	sy
 8006e24:	f3bf 8f4f 	dsb	sy
 8006e28:	623b      	str	r3, [r7, #32]
}
 8006e2a:	bf00      	nop
 8006e2c:	bf00      	nop
 8006e2e:	e7fd      	b.n	8006e2c <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8006e30:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006e32:	2b00      	cmp	r3, #0
 8006e34:	d10b      	bne.n	8006e4e <xTaskCreateStatic+0x4a>
	__asm volatile
 8006e36:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006e3a:	f383 8811 	msr	BASEPRI, r3
 8006e3e:	f3bf 8f6f 	isb	sy
 8006e42:	f3bf 8f4f 	dsb	sy
 8006e46:	61fb      	str	r3, [r7, #28]
}
 8006e48:	bf00      	nop
 8006e4a:	bf00      	nop
 8006e4c:	e7fd      	b.n	8006e4a <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8006e4e:	23a0      	movs	r3, #160	@ 0xa0
 8006e50:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8006e52:	693b      	ldr	r3, [r7, #16]
 8006e54:	2ba0      	cmp	r3, #160	@ 0xa0
 8006e56:	d00b      	beq.n	8006e70 <xTaskCreateStatic+0x6c>
	__asm volatile
 8006e58:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006e5c:	f383 8811 	msr	BASEPRI, r3
 8006e60:	f3bf 8f6f 	isb	sy
 8006e64:	f3bf 8f4f 	dsb	sy
 8006e68:	61bb      	str	r3, [r7, #24]
}
 8006e6a:	bf00      	nop
 8006e6c:	bf00      	nop
 8006e6e:	e7fd      	b.n	8006e6c <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8006e70:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8006e72:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006e74:	2b00      	cmp	r3, #0
 8006e76:	d01e      	beq.n	8006eb6 <xTaskCreateStatic+0xb2>
 8006e78:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006e7a:	2b00      	cmp	r3, #0
 8006e7c:	d01b      	beq.n	8006eb6 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8006e7e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006e80:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8006e82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e84:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8006e86:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8006e88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e8a:	2202      	movs	r2, #2
 8006e8c:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8006e90:	2300      	movs	r3, #0
 8006e92:	9303      	str	r3, [sp, #12]
 8006e94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e96:	9302      	str	r3, [sp, #8]
 8006e98:	f107 0314 	add.w	r3, r7, #20
 8006e9c:	9301      	str	r3, [sp, #4]
 8006e9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ea0:	9300      	str	r3, [sp, #0]
 8006ea2:	683b      	ldr	r3, [r7, #0]
 8006ea4:	687a      	ldr	r2, [r7, #4]
 8006ea6:	68b9      	ldr	r1, [r7, #8]
 8006ea8:	68f8      	ldr	r0, [r7, #12]
 8006eaa:	f000 f851 	bl	8006f50 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8006eae:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8006eb0:	f000 f8ee 	bl	8007090 <prvAddNewTaskToReadyList>
 8006eb4:	e001      	b.n	8006eba <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8006eb6:	2300      	movs	r3, #0
 8006eb8:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8006eba:	697b      	ldr	r3, [r7, #20]
	}
 8006ebc:	4618      	mov	r0, r3
 8006ebe:	3728      	adds	r7, #40	@ 0x28
 8006ec0:	46bd      	mov	sp, r7
 8006ec2:	bd80      	pop	{r7, pc}

08006ec4 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8006ec4:	b580      	push	{r7, lr}
 8006ec6:	b08c      	sub	sp, #48	@ 0x30
 8006ec8:	af04      	add	r7, sp, #16
 8006eca:	60f8      	str	r0, [r7, #12]
 8006ecc:	60b9      	str	r1, [r7, #8]
 8006ece:	603b      	str	r3, [r7, #0]
 8006ed0:	4613      	mov	r3, r2
 8006ed2:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8006ed4:	88fb      	ldrh	r3, [r7, #6]
 8006ed6:	009b      	lsls	r3, r3, #2
 8006ed8:	4618      	mov	r0, r3
 8006eda:	f000 ff65 	bl	8007da8 <pvPortMalloc>
 8006ede:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8006ee0:	697b      	ldr	r3, [r7, #20]
 8006ee2:	2b00      	cmp	r3, #0
 8006ee4:	d00e      	beq.n	8006f04 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8006ee6:	20a0      	movs	r0, #160	@ 0xa0
 8006ee8:	f000 ff5e 	bl	8007da8 <pvPortMalloc>
 8006eec:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8006eee:	69fb      	ldr	r3, [r7, #28]
 8006ef0:	2b00      	cmp	r3, #0
 8006ef2:	d003      	beq.n	8006efc <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8006ef4:	69fb      	ldr	r3, [r7, #28]
 8006ef6:	697a      	ldr	r2, [r7, #20]
 8006ef8:	631a      	str	r2, [r3, #48]	@ 0x30
 8006efa:	e005      	b.n	8006f08 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8006efc:	6978      	ldr	r0, [r7, #20]
 8006efe:	f001 f821 	bl	8007f44 <vPortFree>
 8006f02:	e001      	b.n	8006f08 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8006f04:	2300      	movs	r3, #0
 8006f06:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8006f08:	69fb      	ldr	r3, [r7, #28]
 8006f0a:	2b00      	cmp	r3, #0
 8006f0c:	d017      	beq.n	8006f3e <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8006f0e:	69fb      	ldr	r3, [r7, #28]
 8006f10:	2200      	movs	r2, #0
 8006f12:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8006f16:	88fa      	ldrh	r2, [r7, #6]
 8006f18:	2300      	movs	r3, #0
 8006f1a:	9303      	str	r3, [sp, #12]
 8006f1c:	69fb      	ldr	r3, [r7, #28]
 8006f1e:	9302      	str	r3, [sp, #8]
 8006f20:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006f22:	9301      	str	r3, [sp, #4]
 8006f24:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006f26:	9300      	str	r3, [sp, #0]
 8006f28:	683b      	ldr	r3, [r7, #0]
 8006f2a:	68b9      	ldr	r1, [r7, #8]
 8006f2c:	68f8      	ldr	r0, [r7, #12]
 8006f2e:	f000 f80f 	bl	8006f50 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8006f32:	69f8      	ldr	r0, [r7, #28]
 8006f34:	f000 f8ac 	bl	8007090 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8006f38:	2301      	movs	r3, #1
 8006f3a:	61bb      	str	r3, [r7, #24]
 8006f3c:	e002      	b.n	8006f44 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8006f3e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8006f42:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8006f44:	69bb      	ldr	r3, [r7, #24]
	}
 8006f46:	4618      	mov	r0, r3
 8006f48:	3720      	adds	r7, #32
 8006f4a:	46bd      	mov	sp, r7
 8006f4c:	bd80      	pop	{r7, pc}
	...

08006f50 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8006f50:	b580      	push	{r7, lr}
 8006f52:	b088      	sub	sp, #32
 8006f54:	af00      	add	r7, sp, #0
 8006f56:	60f8      	str	r0, [r7, #12]
 8006f58:	60b9      	str	r1, [r7, #8]
 8006f5a:	607a      	str	r2, [r7, #4]
 8006f5c:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8006f5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f60:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8006f68:	3b01      	subs	r3, #1
 8006f6a:	009b      	lsls	r3, r3, #2
 8006f6c:	4413      	add	r3, r2
 8006f6e:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8006f70:	69bb      	ldr	r3, [r7, #24]
 8006f72:	f023 0307 	bic.w	r3, r3, #7
 8006f76:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8006f78:	69bb      	ldr	r3, [r7, #24]
 8006f7a:	f003 0307 	and.w	r3, r3, #7
 8006f7e:	2b00      	cmp	r3, #0
 8006f80:	d00b      	beq.n	8006f9a <prvInitialiseNewTask+0x4a>
	__asm volatile
 8006f82:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006f86:	f383 8811 	msr	BASEPRI, r3
 8006f8a:	f3bf 8f6f 	isb	sy
 8006f8e:	f3bf 8f4f 	dsb	sy
 8006f92:	617b      	str	r3, [r7, #20]
}
 8006f94:	bf00      	nop
 8006f96:	bf00      	nop
 8006f98:	e7fd      	b.n	8006f96 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8006f9a:	68bb      	ldr	r3, [r7, #8]
 8006f9c:	2b00      	cmp	r3, #0
 8006f9e:	d01f      	beq.n	8006fe0 <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006fa0:	2300      	movs	r3, #0
 8006fa2:	61fb      	str	r3, [r7, #28]
 8006fa4:	e012      	b.n	8006fcc <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8006fa6:	68ba      	ldr	r2, [r7, #8]
 8006fa8:	69fb      	ldr	r3, [r7, #28]
 8006faa:	4413      	add	r3, r2
 8006fac:	7819      	ldrb	r1, [r3, #0]
 8006fae:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006fb0:	69fb      	ldr	r3, [r7, #28]
 8006fb2:	4413      	add	r3, r2
 8006fb4:	3334      	adds	r3, #52	@ 0x34
 8006fb6:	460a      	mov	r2, r1
 8006fb8:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8006fba:	68ba      	ldr	r2, [r7, #8]
 8006fbc:	69fb      	ldr	r3, [r7, #28]
 8006fbe:	4413      	add	r3, r2
 8006fc0:	781b      	ldrb	r3, [r3, #0]
 8006fc2:	2b00      	cmp	r3, #0
 8006fc4:	d006      	beq.n	8006fd4 <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006fc6:	69fb      	ldr	r3, [r7, #28]
 8006fc8:	3301      	adds	r3, #1
 8006fca:	61fb      	str	r3, [r7, #28]
 8006fcc:	69fb      	ldr	r3, [r7, #28]
 8006fce:	2b0f      	cmp	r3, #15
 8006fd0:	d9e9      	bls.n	8006fa6 <prvInitialiseNewTask+0x56>
 8006fd2:	e000      	b.n	8006fd6 <prvInitialiseNewTask+0x86>
			{
				break;
 8006fd4:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8006fd6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006fd8:	2200      	movs	r2, #0
 8006fda:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006fde:	e003      	b.n	8006fe8 <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8006fe0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006fe2:	2200      	movs	r2, #0
 8006fe4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8006fe8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006fea:	2b06      	cmp	r3, #6
 8006fec:	d901      	bls.n	8006ff2 <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8006fee:	2306      	movs	r3, #6
 8006ff0:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8006ff2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ff4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006ff6:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8006ff8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ffa:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006ffc:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8006ffe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007000:	2200      	movs	r2, #0
 8007002:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8007004:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007006:	3304      	adds	r3, #4
 8007008:	4618      	mov	r0, r3
 800700a:	f7ff fda3 	bl	8006b54 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800700e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007010:	3318      	adds	r3, #24
 8007012:	4618      	mov	r0, r3
 8007014:	f7ff fd9e 	bl	8006b54 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8007018:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800701a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800701c:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800701e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007020:	f1c3 0207 	rsb	r2, r3, #7
 8007024:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007026:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8007028:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800702a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800702c:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800702e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007030:	2200      	movs	r2, #0
 8007032:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8007036:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007038:	2200      	movs	r2, #0
 800703a:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800703e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007040:	334c      	adds	r3, #76	@ 0x4c
 8007042:	224c      	movs	r2, #76	@ 0x4c
 8007044:	2100      	movs	r1, #0
 8007046:	4618      	mov	r0, r3
 8007048:	f001 fd24 	bl	8008a94 <memset>
 800704c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800704e:	4a0d      	ldr	r2, [pc, #52]	@ (8007084 <prvInitialiseNewTask+0x134>)
 8007050:	651a      	str	r2, [r3, #80]	@ 0x50
 8007052:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007054:	4a0c      	ldr	r2, [pc, #48]	@ (8007088 <prvInitialiseNewTask+0x138>)
 8007056:	655a      	str	r2, [r3, #84]	@ 0x54
 8007058:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800705a:	4a0c      	ldr	r2, [pc, #48]	@ (800708c <prvInitialiseNewTask+0x13c>)
 800705c:	659a      	str	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800705e:	683a      	ldr	r2, [r7, #0]
 8007060:	68f9      	ldr	r1, [r7, #12]
 8007062:	69b8      	ldr	r0, [r7, #24]
 8007064:	f000 fc8e 	bl	8007984 <pxPortInitialiseStack>
 8007068:	4602      	mov	r2, r0
 800706a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800706c:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800706e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007070:	2b00      	cmp	r3, #0
 8007072:	d002      	beq.n	800707a <prvInitialiseNewTask+0x12a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8007074:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007076:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007078:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800707a:	bf00      	nop
 800707c:	3720      	adds	r7, #32
 800707e:	46bd      	mov	sp, r7
 8007080:	bd80      	pop	{r7, pc}
 8007082:	bf00      	nop
 8007084:	20005dac 	.word	0x20005dac
 8007088:	20005e14 	.word	0x20005e14
 800708c:	20005e7c 	.word	0x20005e7c

08007090 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8007090:	b580      	push	{r7, lr}
 8007092:	b082      	sub	sp, #8
 8007094:	af00      	add	r7, sp, #0
 8007096:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8007098:	f000 fda6 	bl	8007be8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800709c:	4b2a      	ldr	r3, [pc, #168]	@ (8007148 <prvAddNewTaskToReadyList+0xb8>)
 800709e:	681b      	ldr	r3, [r3, #0]
 80070a0:	3301      	adds	r3, #1
 80070a2:	4a29      	ldr	r2, [pc, #164]	@ (8007148 <prvAddNewTaskToReadyList+0xb8>)
 80070a4:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80070a6:	4b29      	ldr	r3, [pc, #164]	@ (800714c <prvAddNewTaskToReadyList+0xbc>)
 80070a8:	681b      	ldr	r3, [r3, #0]
 80070aa:	2b00      	cmp	r3, #0
 80070ac:	d109      	bne.n	80070c2 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80070ae:	4a27      	ldr	r2, [pc, #156]	@ (800714c <prvAddNewTaskToReadyList+0xbc>)
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80070b4:	4b24      	ldr	r3, [pc, #144]	@ (8007148 <prvAddNewTaskToReadyList+0xb8>)
 80070b6:	681b      	ldr	r3, [r3, #0]
 80070b8:	2b01      	cmp	r3, #1
 80070ba:	d110      	bne.n	80070de <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80070bc:	f000 fb38 	bl	8007730 <prvInitialiseTaskLists>
 80070c0:	e00d      	b.n	80070de <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80070c2:	4b23      	ldr	r3, [pc, #140]	@ (8007150 <prvAddNewTaskToReadyList+0xc0>)
 80070c4:	681b      	ldr	r3, [r3, #0]
 80070c6:	2b00      	cmp	r3, #0
 80070c8:	d109      	bne.n	80070de <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80070ca:	4b20      	ldr	r3, [pc, #128]	@ (800714c <prvAddNewTaskToReadyList+0xbc>)
 80070cc:	681b      	ldr	r3, [r3, #0]
 80070ce:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80070d4:	429a      	cmp	r2, r3
 80070d6:	d802      	bhi.n	80070de <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80070d8:	4a1c      	ldr	r2, [pc, #112]	@ (800714c <prvAddNewTaskToReadyList+0xbc>)
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80070de:	4b1d      	ldr	r3, [pc, #116]	@ (8007154 <prvAddNewTaskToReadyList+0xc4>)
 80070e0:	681b      	ldr	r3, [r3, #0]
 80070e2:	3301      	adds	r3, #1
 80070e4:	4a1b      	ldr	r2, [pc, #108]	@ (8007154 <prvAddNewTaskToReadyList+0xc4>)
 80070e6:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80070ec:	2201      	movs	r2, #1
 80070ee:	409a      	lsls	r2, r3
 80070f0:	4b19      	ldr	r3, [pc, #100]	@ (8007158 <prvAddNewTaskToReadyList+0xc8>)
 80070f2:	681b      	ldr	r3, [r3, #0]
 80070f4:	4313      	orrs	r3, r2
 80070f6:	4a18      	ldr	r2, [pc, #96]	@ (8007158 <prvAddNewTaskToReadyList+0xc8>)
 80070f8:	6013      	str	r3, [r2, #0]
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80070fe:	4613      	mov	r3, r2
 8007100:	009b      	lsls	r3, r3, #2
 8007102:	4413      	add	r3, r2
 8007104:	009b      	lsls	r3, r3, #2
 8007106:	4a15      	ldr	r2, [pc, #84]	@ (800715c <prvAddNewTaskToReadyList+0xcc>)
 8007108:	441a      	add	r2, r3
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	3304      	adds	r3, #4
 800710e:	4619      	mov	r1, r3
 8007110:	4610      	mov	r0, r2
 8007112:	f7ff fd2c 	bl	8006b6e <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8007116:	f000 fd99 	bl	8007c4c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800711a:	4b0d      	ldr	r3, [pc, #52]	@ (8007150 <prvAddNewTaskToReadyList+0xc0>)
 800711c:	681b      	ldr	r3, [r3, #0]
 800711e:	2b00      	cmp	r3, #0
 8007120:	d00e      	beq.n	8007140 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8007122:	4b0a      	ldr	r3, [pc, #40]	@ (800714c <prvAddNewTaskToReadyList+0xbc>)
 8007124:	681b      	ldr	r3, [r3, #0]
 8007126:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800712c:	429a      	cmp	r2, r3
 800712e:	d207      	bcs.n	8007140 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8007130:	4b0b      	ldr	r3, [pc, #44]	@ (8007160 <prvAddNewTaskToReadyList+0xd0>)
 8007132:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007136:	601a      	str	r2, [r3, #0]
 8007138:	f3bf 8f4f 	dsb	sy
 800713c:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007140:	bf00      	nop
 8007142:	3708      	adds	r7, #8
 8007144:	46bd      	mov	sp, r7
 8007146:	bd80      	pop	{r7, pc}
 8007148:	20000f38 	.word	0x20000f38
 800714c:	20000e38 	.word	0x20000e38
 8007150:	20000f44 	.word	0x20000f44
 8007154:	20000f54 	.word	0x20000f54
 8007158:	20000f40 	.word	0x20000f40
 800715c:	20000e3c 	.word	0x20000e3c
 8007160:	e000ed04 	.word	0xe000ed04

08007164 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8007164:	b580      	push	{r7, lr}
 8007166:	b084      	sub	sp, #16
 8007168:	af00      	add	r7, sp, #0
 800716a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800716c:	2300      	movs	r3, #0
 800716e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	2b00      	cmp	r3, #0
 8007174:	d018      	beq.n	80071a8 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8007176:	4b14      	ldr	r3, [pc, #80]	@ (80071c8 <vTaskDelay+0x64>)
 8007178:	681b      	ldr	r3, [r3, #0]
 800717a:	2b00      	cmp	r3, #0
 800717c:	d00b      	beq.n	8007196 <vTaskDelay+0x32>
	__asm volatile
 800717e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007182:	f383 8811 	msr	BASEPRI, r3
 8007186:	f3bf 8f6f 	isb	sy
 800718a:	f3bf 8f4f 	dsb	sy
 800718e:	60bb      	str	r3, [r7, #8]
}
 8007190:	bf00      	nop
 8007192:	bf00      	nop
 8007194:	e7fd      	b.n	8007192 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8007196:	f000 f885 	bl	80072a4 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800719a:	2100      	movs	r1, #0
 800719c:	6878      	ldr	r0, [r7, #4]
 800719e:	f000 fb8b 	bl	80078b8 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80071a2:	f000 f88d 	bl	80072c0 <xTaskResumeAll>
 80071a6:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80071a8:	68fb      	ldr	r3, [r7, #12]
 80071aa:	2b00      	cmp	r3, #0
 80071ac:	d107      	bne.n	80071be <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 80071ae:	4b07      	ldr	r3, [pc, #28]	@ (80071cc <vTaskDelay+0x68>)
 80071b0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80071b4:	601a      	str	r2, [r3, #0]
 80071b6:	f3bf 8f4f 	dsb	sy
 80071ba:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80071be:	bf00      	nop
 80071c0:	3710      	adds	r7, #16
 80071c2:	46bd      	mov	sp, r7
 80071c4:	bd80      	pop	{r7, pc}
 80071c6:	bf00      	nop
 80071c8:	20000f60 	.word	0x20000f60
 80071cc:	e000ed04 	.word	0xe000ed04

080071d0 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80071d0:	b580      	push	{r7, lr}
 80071d2:	b08a      	sub	sp, #40	@ 0x28
 80071d4:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80071d6:	2300      	movs	r3, #0
 80071d8:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80071da:	2300      	movs	r3, #0
 80071dc:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80071de:	463a      	mov	r2, r7
 80071e0:	1d39      	adds	r1, r7, #4
 80071e2:	f107 0308 	add.w	r3, r7, #8
 80071e6:	4618      	mov	r0, r3
 80071e8:	f7f9 f9d8 	bl	800059c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80071ec:	6839      	ldr	r1, [r7, #0]
 80071ee:	687b      	ldr	r3, [r7, #4]
 80071f0:	68ba      	ldr	r2, [r7, #8]
 80071f2:	9202      	str	r2, [sp, #8]
 80071f4:	9301      	str	r3, [sp, #4]
 80071f6:	2300      	movs	r3, #0
 80071f8:	9300      	str	r3, [sp, #0]
 80071fa:	2300      	movs	r3, #0
 80071fc:	460a      	mov	r2, r1
 80071fe:	4921      	ldr	r1, [pc, #132]	@ (8007284 <vTaskStartScheduler+0xb4>)
 8007200:	4821      	ldr	r0, [pc, #132]	@ (8007288 <vTaskStartScheduler+0xb8>)
 8007202:	f7ff fdff 	bl	8006e04 <xTaskCreateStatic>
 8007206:	4603      	mov	r3, r0
 8007208:	4a20      	ldr	r2, [pc, #128]	@ (800728c <vTaskStartScheduler+0xbc>)
 800720a:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800720c:	4b1f      	ldr	r3, [pc, #124]	@ (800728c <vTaskStartScheduler+0xbc>)
 800720e:	681b      	ldr	r3, [r3, #0]
 8007210:	2b00      	cmp	r3, #0
 8007212:	d002      	beq.n	800721a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8007214:	2301      	movs	r3, #1
 8007216:	617b      	str	r3, [r7, #20]
 8007218:	e001      	b.n	800721e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800721a:	2300      	movs	r3, #0
 800721c:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800721e:	697b      	ldr	r3, [r7, #20]
 8007220:	2b01      	cmp	r3, #1
 8007222:	d11b      	bne.n	800725c <vTaskStartScheduler+0x8c>
	__asm volatile
 8007224:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007228:	f383 8811 	msr	BASEPRI, r3
 800722c:	f3bf 8f6f 	isb	sy
 8007230:	f3bf 8f4f 	dsb	sy
 8007234:	613b      	str	r3, [r7, #16]
}
 8007236:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8007238:	4b15      	ldr	r3, [pc, #84]	@ (8007290 <vTaskStartScheduler+0xc0>)
 800723a:	681b      	ldr	r3, [r3, #0]
 800723c:	334c      	adds	r3, #76	@ 0x4c
 800723e:	4a15      	ldr	r2, [pc, #84]	@ (8007294 <vTaskStartScheduler+0xc4>)
 8007240:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8007242:	4b15      	ldr	r3, [pc, #84]	@ (8007298 <vTaskStartScheduler+0xc8>)
 8007244:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8007248:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800724a:	4b14      	ldr	r3, [pc, #80]	@ (800729c <vTaskStartScheduler+0xcc>)
 800724c:	2201      	movs	r2, #1
 800724e:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8007250:	4b13      	ldr	r3, [pc, #76]	@ (80072a0 <vTaskStartScheduler+0xd0>)
 8007252:	2200      	movs	r2, #0
 8007254:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8007256:	f000 fc23 	bl	8007aa0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800725a:	e00f      	b.n	800727c <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800725c:	697b      	ldr	r3, [r7, #20]
 800725e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007262:	d10b      	bne.n	800727c <vTaskStartScheduler+0xac>
	__asm volatile
 8007264:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007268:	f383 8811 	msr	BASEPRI, r3
 800726c:	f3bf 8f6f 	isb	sy
 8007270:	f3bf 8f4f 	dsb	sy
 8007274:	60fb      	str	r3, [r7, #12]
}
 8007276:	bf00      	nop
 8007278:	bf00      	nop
 800727a:	e7fd      	b.n	8007278 <vTaskStartScheduler+0xa8>
}
 800727c:	bf00      	nop
 800727e:	3718      	adds	r7, #24
 8007280:	46bd      	mov	sp, r7
 8007282:	bd80      	pop	{r7, pc}
 8007284:	08009b1c 	.word	0x08009b1c
 8007288:	08007701 	.word	0x08007701
 800728c:	20000f5c 	.word	0x20000f5c
 8007290:	20000e38 	.word	0x20000e38
 8007294:	20000380 	.word	0x20000380
 8007298:	20000f58 	.word	0x20000f58
 800729c:	20000f44 	.word	0x20000f44
 80072a0:	20000f3c 	.word	0x20000f3c

080072a4 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80072a4:	b480      	push	{r7}
 80072a6:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 80072a8:	4b04      	ldr	r3, [pc, #16]	@ (80072bc <vTaskSuspendAll+0x18>)
 80072aa:	681b      	ldr	r3, [r3, #0]
 80072ac:	3301      	adds	r3, #1
 80072ae:	4a03      	ldr	r2, [pc, #12]	@ (80072bc <vTaskSuspendAll+0x18>)
 80072b0:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 80072b2:	bf00      	nop
 80072b4:	46bd      	mov	sp, r7
 80072b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072ba:	4770      	bx	lr
 80072bc:	20000f60 	.word	0x20000f60

080072c0 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80072c0:	b580      	push	{r7, lr}
 80072c2:	b084      	sub	sp, #16
 80072c4:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80072c6:	2300      	movs	r3, #0
 80072c8:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80072ca:	2300      	movs	r3, #0
 80072cc:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80072ce:	4b42      	ldr	r3, [pc, #264]	@ (80073d8 <xTaskResumeAll+0x118>)
 80072d0:	681b      	ldr	r3, [r3, #0]
 80072d2:	2b00      	cmp	r3, #0
 80072d4:	d10b      	bne.n	80072ee <xTaskResumeAll+0x2e>
	__asm volatile
 80072d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80072da:	f383 8811 	msr	BASEPRI, r3
 80072de:	f3bf 8f6f 	isb	sy
 80072e2:	f3bf 8f4f 	dsb	sy
 80072e6:	603b      	str	r3, [r7, #0]
}
 80072e8:	bf00      	nop
 80072ea:	bf00      	nop
 80072ec:	e7fd      	b.n	80072ea <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80072ee:	f000 fc7b 	bl	8007be8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80072f2:	4b39      	ldr	r3, [pc, #228]	@ (80073d8 <xTaskResumeAll+0x118>)
 80072f4:	681b      	ldr	r3, [r3, #0]
 80072f6:	3b01      	subs	r3, #1
 80072f8:	4a37      	ldr	r2, [pc, #220]	@ (80073d8 <xTaskResumeAll+0x118>)
 80072fa:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80072fc:	4b36      	ldr	r3, [pc, #216]	@ (80073d8 <xTaskResumeAll+0x118>)
 80072fe:	681b      	ldr	r3, [r3, #0]
 8007300:	2b00      	cmp	r3, #0
 8007302:	d161      	bne.n	80073c8 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8007304:	4b35      	ldr	r3, [pc, #212]	@ (80073dc <xTaskResumeAll+0x11c>)
 8007306:	681b      	ldr	r3, [r3, #0]
 8007308:	2b00      	cmp	r3, #0
 800730a:	d05d      	beq.n	80073c8 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800730c:	e02e      	b.n	800736c <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800730e:	4b34      	ldr	r3, [pc, #208]	@ (80073e0 <xTaskResumeAll+0x120>)
 8007310:	68db      	ldr	r3, [r3, #12]
 8007312:	68db      	ldr	r3, [r3, #12]
 8007314:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007316:	68fb      	ldr	r3, [r7, #12]
 8007318:	3318      	adds	r3, #24
 800731a:	4618      	mov	r0, r3
 800731c:	f7ff fc84 	bl	8006c28 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007320:	68fb      	ldr	r3, [r7, #12]
 8007322:	3304      	adds	r3, #4
 8007324:	4618      	mov	r0, r3
 8007326:	f7ff fc7f 	bl	8006c28 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800732a:	68fb      	ldr	r3, [r7, #12]
 800732c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800732e:	2201      	movs	r2, #1
 8007330:	409a      	lsls	r2, r3
 8007332:	4b2c      	ldr	r3, [pc, #176]	@ (80073e4 <xTaskResumeAll+0x124>)
 8007334:	681b      	ldr	r3, [r3, #0]
 8007336:	4313      	orrs	r3, r2
 8007338:	4a2a      	ldr	r2, [pc, #168]	@ (80073e4 <xTaskResumeAll+0x124>)
 800733a:	6013      	str	r3, [r2, #0]
 800733c:	68fb      	ldr	r3, [r7, #12]
 800733e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007340:	4613      	mov	r3, r2
 8007342:	009b      	lsls	r3, r3, #2
 8007344:	4413      	add	r3, r2
 8007346:	009b      	lsls	r3, r3, #2
 8007348:	4a27      	ldr	r2, [pc, #156]	@ (80073e8 <xTaskResumeAll+0x128>)
 800734a:	441a      	add	r2, r3
 800734c:	68fb      	ldr	r3, [r7, #12]
 800734e:	3304      	adds	r3, #4
 8007350:	4619      	mov	r1, r3
 8007352:	4610      	mov	r0, r2
 8007354:	f7ff fc0b 	bl	8006b6e <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007358:	68fb      	ldr	r3, [r7, #12]
 800735a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800735c:	4b23      	ldr	r3, [pc, #140]	@ (80073ec <xTaskResumeAll+0x12c>)
 800735e:	681b      	ldr	r3, [r3, #0]
 8007360:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007362:	429a      	cmp	r2, r3
 8007364:	d302      	bcc.n	800736c <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8007366:	4b22      	ldr	r3, [pc, #136]	@ (80073f0 <xTaskResumeAll+0x130>)
 8007368:	2201      	movs	r2, #1
 800736a:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800736c:	4b1c      	ldr	r3, [pc, #112]	@ (80073e0 <xTaskResumeAll+0x120>)
 800736e:	681b      	ldr	r3, [r3, #0]
 8007370:	2b00      	cmp	r3, #0
 8007372:	d1cc      	bne.n	800730e <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8007374:	68fb      	ldr	r3, [r7, #12]
 8007376:	2b00      	cmp	r3, #0
 8007378:	d001      	beq.n	800737e <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800737a:	f000 fa7d 	bl	8007878 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800737e:	4b1d      	ldr	r3, [pc, #116]	@ (80073f4 <xTaskResumeAll+0x134>)
 8007380:	681b      	ldr	r3, [r3, #0]
 8007382:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8007384:	687b      	ldr	r3, [r7, #4]
 8007386:	2b00      	cmp	r3, #0
 8007388:	d010      	beq.n	80073ac <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800738a:	f000 f837 	bl	80073fc <xTaskIncrementTick>
 800738e:	4603      	mov	r3, r0
 8007390:	2b00      	cmp	r3, #0
 8007392:	d002      	beq.n	800739a <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8007394:	4b16      	ldr	r3, [pc, #88]	@ (80073f0 <xTaskResumeAll+0x130>)
 8007396:	2201      	movs	r2, #1
 8007398:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800739a:	687b      	ldr	r3, [r7, #4]
 800739c:	3b01      	subs	r3, #1
 800739e:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 80073a0:	687b      	ldr	r3, [r7, #4]
 80073a2:	2b00      	cmp	r3, #0
 80073a4:	d1f1      	bne.n	800738a <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 80073a6:	4b13      	ldr	r3, [pc, #76]	@ (80073f4 <xTaskResumeAll+0x134>)
 80073a8:	2200      	movs	r2, #0
 80073aa:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80073ac:	4b10      	ldr	r3, [pc, #64]	@ (80073f0 <xTaskResumeAll+0x130>)
 80073ae:	681b      	ldr	r3, [r3, #0]
 80073b0:	2b00      	cmp	r3, #0
 80073b2:	d009      	beq.n	80073c8 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80073b4:	2301      	movs	r3, #1
 80073b6:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80073b8:	4b0f      	ldr	r3, [pc, #60]	@ (80073f8 <xTaskResumeAll+0x138>)
 80073ba:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80073be:	601a      	str	r2, [r3, #0]
 80073c0:	f3bf 8f4f 	dsb	sy
 80073c4:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80073c8:	f000 fc40 	bl	8007c4c <vPortExitCritical>

	return xAlreadyYielded;
 80073cc:	68bb      	ldr	r3, [r7, #8]
}
 80073ce:	4618      	mov	r0, r3
 80073d0:	3710      	adds	r7, #16
 80073d2:	46bd      	mov	sp, r7
 80073d4:	bd80      	pop	{r7, pc}
 80073d6:	bf00      	nop
 80073d8:	20000f60 	.word	0x20000f60
 80073dc:	20000f38 	.word	0x20000f38
 80073e0:	20000ef8 	.word	0x20000ef8
 80073e4:	20000f40 	.word	0x20000f40
 80073e8:	20000e3c 	.word	0x20000e3c
 80073ec:	20000e38 	.word	0x20000e38
 80073f0:	20000f4c 	.word	0x20000f4c
 80073f4:	20000f48 	.word	0x20000f48
 80073f8:	e000ed04 	.word	0xe000ed04

080073fc <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80073fc:	b580      	push	{r7, lr}
 80073fe:	b086      	sub	sp, #24
 8007400:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8007402:	2300      	movs	r3, #0
 8007404:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007406:	4b4f      	ldr	r3, [pc, #316]	@ (8007544 <xTaskIncrementTick+0x148>)
 8007408:	681b      	ldr	r3, [r3, #0]
 800740a:	2b00      	cmp	r3, #0
 800740c:	f040 808f 	bne.w	800752e <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8007410:	4b4d      	ldr	r3, [pc, #308]	@ (8007548 <xTaskIncrementTick+0x14c>)
 8007412:	681b      	ldr	r3, [r3, #0]
 8007414:	3301      	adds	r3, #1
 8007416:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8007418:	4a4b      	ldr	r2, [pc, #300]	@ (8007548 <xTaskIncrementTick+0x14c>)
 800741a:	693b      	ldr	r3, [r7, #16]
 800741c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800741e:	693b      	ldr	r3, [r7, #16]
 8007420:	2b00      	cmp	r3, #0
 8007422:	d121      	bne.n	8007468 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8007424:	4b49      	ldr	r3, [pc, #292]	@ (800754c <xTaskIncrementTick+0x150>)
 8007426:	681b      	ldr	r3, [r3, #0]
 8007428:	681b      	ldr	r3, [r3, #0]
 800742a:	2b00      	cmp	r3, #0
 800742c:	d00b      	beq.n	8007446 <xTaskIncrementTick+0x4a>
	__asm volatile
 800742e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007432:	f383 8811 	msr	BASEPRI, r3
 8007436:	f3bf 8f6f 	isb	sy
 800743a:	f3bf 8f4f 	dsb	sy
 800743e:	603b      	str	r3, [r7, #0]
}
 8007440:	bf00      	nop
 8007442:	bf00      	nop
 8007444:	e7fd      	b.n	8007442 <xTaskIncrementTick+0x46>
 8007446:	4b41      	ldr	r3, [pc, #260]	@ (800754c <xTaskIncrementTick+0x150>)
 8007448:	681b      	ldr	r3, [r3, #0]
 800744a:	60fb      	str	r3, [r7, #12]
 800744c:	4b40      	ldr	r3, [pc, #256]	@ (8007550 <xTaskIncrementTick+0x154>)
 800744e:	681b      	ldr	r3, [r3, #0]
 8007450:	4a3e      	ldr	r2, [pc, #248]	@ (800754c <xTaskIncrementTick+0x150>)
 8007452:	6013      	str	r3, [r2, #0]
 8007454:	4a3e      	ldr	r2, [pc, #248]	@ (8007550 <xTaskIncrementTick+0x154>)
 8007456:	68fb      	ldr	r3, [r7, #12]
 8007458:	6013      	str	r3, [r2, #0]
 800745a:	4b3e      	ldr	r3, [pc, #248]	@ (8007554 <xTaskIncrementTick+0x158>)
 800745c:	681b      	ldr	r3, [r3, #0]
 800745e:	3301      	adds	r3, #1
 8007460:	4a3c      	ldr	r2, [pc, #240]	@ (8007554 <xTaskIncrementTick+0x158>)
 8007462:	6013      	str	r3, [r2, #0]
 8007464:	f000 fa08 	bl	8007878 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8007468:	4b3b      	ldr	r3, [pc, #236]	@ (8007558 <xTaskIncrementTick+0x15c>)
 800746a:	681b      	ldr	r3, [r3, #0]
 800746c:	693a      	ldr	r2, [r7, #16]
 800746e:	429a      	cmp	r2, r3
 8007470:	d348      	bcc.n	8007504 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007472:	4b36      	ldr	r3, [pc, #216]	@ (800754c <xTaskIncrementTick+0x150>)
 8007474:	681b      	ldr	r3, [r3, #0]
 8007476:	681b      	ldr	r3, [r3, #0]
 8007478:	2b00      	cmp	r3, #0
 800747a:	d104      	bne.n	8007486 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800747c:	4b36      	ldr	r3, [pc, #216]	@ (8007558 <xTaskIncrementTick+0x15c>)
 800747e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8007482:	601a      	str	r2, [r3, #0]
					break;
 8007484:	e03e      	b.n	8007504 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007486:	4b31      	ldr	r3, [pc, #196]	@ (800754c <xTaskIncrementTick+0x150>)
 8007488:	681b      	ldr	r3, [r3, #0]
 800748a:	68db      	ldr	r3, [r3, #12]
 800748c:	68db      	ldr	r3, [r3, #12]
 800748e:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8007490:	68bb      	ldr	r3, [r7, #8]
 8007492:	685b      	ldr	r3, [r3, #4]
 8007494:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8007496:	693a      	ldr	r2, [r7, #16]
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	429a      	cmp	r2, r3
 800749c:	d203      	bcs.n	80074a6 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800749e:	4a2e      	ldr	r2, [pc, #184]	@ (8007558 <xTaskIncrementTick+0x15c>)
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80074a4:	e02e      	b.n	8007504 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80074a6:	68bb      	ldr	r3, [r7, #8]
 80074a8:	3304      	adds	r3, #4
 80074aa:	4618      	mov	r0, r3
 80074ac:	f7ff fbbc 	bl	8006c28 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80074b0:	68bb      	ldr	r3, [r7, #8]
 80074b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80074b4:	2b00      	cmp	r3, #0
 80074b6:	d004      	beq.n	80074c2 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80074b8:	68bb      	ldr	r3, [r7, #8]
 80074ba:	3318      	adds	r3, #24
 80074bc:	4618      	mov	r0, r3
 80074be:	f7ff fbb3 	bl	8006c28 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80074c2:	68bb      	ldr	r3, [r7, #8]
 80074c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80074c6:	2201      	movs	r2, #1
 80074c8:	409a      	lsls	r2, r3
 80074ca:	4b24      	ldr	r3, [pc, #144]	@ (800755c <xTaskIncrementTick+0x160>)
 80074cc:	681b      	ldr	r3, [r3, #0]
 80074ce:	4313      	orrs	r3, r2
 80074d0:	4a22      	ldr	r2, [pc, #136]	@ (800755c <xTaskIncrementTick+0x160>)
 80074d2:	6013      	str	r3, [r2, #0]
 80074d4:	68bb      	ldr	r3, [r7, #8]
 80074d6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80074d8:	4613      	mov	r3, r2
 80074da:	009b      	lsls	r3, r3, #2
 80074dc:	4413      	add	r3, r2
 80074de:	009b      	lsls	r3, r3, #2
 80074e0:	4a1f      	ldr	r2, [pc, #124]	@ (8007560 <xTaskIncrementTick+0x164>)
 80074e2:	441a      	add	r2, r3
 80074e4:	68bb      	ldr	r3, [r7, #8]
 80074e6:	3304      	adds	r3, #4
 80074e8:	4619      	mov	r1, r3
 80074ea:	4610      	mov	r0, r2
 80074ec:	f7ff fb3f 	bl	8006b6e <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80074f0:	68bb      	ldr	r3, [r7, #8]
 80074f2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80074f4:	4b1b      	ldr	r3, [pc, #108]	@ (8007564 <xTaskIncrementTick+0x168>)
 80074f6:	681b      	ldr	r3, [r3, #0]
 80074f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80074fa:	429a      	cmp	r2, r3
 80074fc:	d3b9      	bcc.n	8007472 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 80074fe:	2301      	movs	r3, #1
 8007500:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007502:	e7b6      	b.n	8007472 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8007504:	4b17      	ldr	r3, [pc, #92]	@ (8007564 <xTaskIncrementTick+0x168>)
 8007506:	681b      	ldr	r3, [r3, #0]
 8007508:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800750a:	4915      	ldr	r1, [pc, #84]	@ (8007560 <xTaskIncrementTick+0x164>)
 800750c:	4613      	mov	r3, r2
 800750e:	009b      	lsls	r3, r3, #2
 8007510:	4413      	add	r3, r2
 8007512:	009b      	lsls	r3, r3, #2
 8007514:	440b      	add	r3, r1
 8007516:	681b      	ldr	r3, [r3, #0]
 8007518:	2b01      	cmp	r3, #1
 800751a:	d901      	bls.n	8007520 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 800751c:	2301      	movs	r3, #1
 800751e:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8007520:	4b11      	ldr	r3, [pc, #68]	@ (8007568 <xTaskIncrementTick+0x16c>)
 8007522:	681b      	ldr	r3, [r3, #0]
 8007524:	2b00      	cmp	r3, #0
 8007526:	d007      	beq.n	8007538 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8007528:	2301      	movs	r3, #1
 800752a:	617b      	str	r3, [r7, #20]
 800752c:	e004      	b.n	8007538 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800752e:	4b0f      	ldr	r3, [pc, #60]	@ (800756c <xTaskIncrementTick+0x170>)
 8007530:	681b      	ldr	r3, [r3, #0]
 8007532:	3301      	adds	r3, #1
 8007534:	4a0d      	ldr	r2, [pc, #52]	@ (800756c <xTaskIncrementTick+0x170>)
 8007536:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8007538:	697b      	ldr	r3, [r7, #20]
}
 800753a:	4618      	mov	r0, r3
 800753c:	3718      	adds	r7, #24
 800753e:	46bd      	mov	sp, r7
 8007540:	bd80      	pop	{r7, pc}
 8007542:	bf00      	nop
 8007544:	20000f60 	.word	0x20000f60
 8007548:	20000f3c 	.word	0x20000f3c
 800754c:	20000ef0 	.word	0x20000ef0
 8007550:	20000ef4 	.word	0x20000ef4
 8007554:	20000f50 	.word	0x20000f50
 8007558:	20000f58 	.word	0x20000f58
 800755c:	20000f40 	.word	0x20000f40
 8007560:	20000e3c 	.word	0x20000e3c
 8007564:	20000e38 	.word	0x20000e38
 8007568:	20000f4c 	.word	0x20000f4c
 800756c:	20000f48 	.word	0x20000f48

08007570 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8007570:	b480      	push	{r7}
 8007572:	b087      	sub	sp, #28
 8007574:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8007576:	4b2a      	ldr	r3, [pc, #168]	@ (8007620 <vTaskSwitchContext+0xb0>)
 8007578:	681b      	ldr	r3, [r3, #0]
 800757a:	2b00      	cmp	r3, #0
 800757c:	d003      	beq.n	8007586 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800757e:	4b29      	ldr	r3, [pc, #164]	@ (8007624 <vTaskSwitchContext+0xb4>)
 8007580:	2201      	movs	r2, #1
 8007582:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8007584:	e045      	b.n	8007612 <vTaskSwitchContext+0xa2>
		xYieldPending = pdFALSE;
 8007586:	4b27      	ldr	r3, [pc, #156]	@ (8007624 <vTaskSwitchContext+0xb4>)
 8007588:	2200      	movs	r2, #0
 800758a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800758c:	4b26      	ldr	r3, [pc, #152]	@ (8007628 <vTaskSwitchContext+0xb8>)
 800758e:	681b      	ldr	r3, [r3, #0]
 8007590:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8007592:	68fb      	ldr	r3, [r7, #12]
 8007594:	fab3 f383 	clz	r3, r3
 8007598:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800759a:	7afb      	ldrb	r3, [r7, #11]
 800759c:	f1c3 031f 	rsb	r3, r3, #31
 80075a0:	617b      	str	r3, [r7, #20]
 80075a2:	4922      	ldr	r1, [pc, #136]	@ (800762c <vTaskSwitchContext+0xbc>)
 80075a4:	697a      	ldr	r2, [r7, #20]
 80075a6:	4613      	mov	r3, r2
 80075a8:	009b      	lsls	r3, r3, #2
 80075aa:	4413      	add	r3, r2
 80075ac:	009b      	lsls	r3, r3, #2
 80075ae:	440b      	add	r3, r1
 80075b0:	681b      	ldr	r3, [r3, #0]
 80075b2:	2b00      	cmp	r3, #0
 80075b4:	d10b      	bne.n	80075ce <vTaskSwitchContext+0x5e>
	__asm volatile
 80075b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80075ba:	f383 8811 	msr	BASEPRI, r3
 80075be:	f3bf 8f6f 	isb	sy
 80075c2:	f3bf 8f4f 	dsb	sy
 80075c6:	607b      	str	r3, [r7, #4]
}
 80075c8:	bf00      	nop
 80075ca:	bf00      	nop
 80075cc:	e7fd      	b.n	80075ca <vTaskSwitchContext+0x5a>
 80075ce:	697a      	ldr	r2, [r7, #20]
 80075d0:	4613      	mov	r3, r2
 80075d2:	009b      	lsls	r3, r3, #2
 80075d4:	4413      	add	r3, r2
 80075d6:	009b      	lsls	r3, r3, #2
 80075d8:	4a14      	ldr	r2, [pc, #80]	@ (800762c <vTaskSwitchContext+0xbc>)
 80075da:	4413      	add	r3, r2
 80075dc:	613b      	str	r3, [r7, #16]
 80075de:	693b      	ldr	r3, [r7, #16]
 80075e0:	685b      	ldr	r3, [r3, #4]
 80075e2:	685a      	ldr	r2, [r3, #4]
 80075e4:	693b      	ldr	r3, [r7, #16]
 80075e6:	605a      	str	r2, [r3, #4]
 80075e8:	693b      	ldr	r3, [r7, #16]
 80075ea:	685a      	ldr	r2, [r3, #4]
 80075ec:	693b      	ldr	r3, [r7, #16]
 80075ee:	3308      	adds	r3, #8
 80075f0:	429a      	cmp	r2, r3
 80075f2:	d104      	bne.n	80075fe <vTaskSwitchContext+0x8e>
 80075f4:	693b      	ldr	r3, [r7, #16]
 80075f6:	685b      	ldr	r3, [r3, #4]
 80075f8:	685a      	ldr	r2, [r3, #4]
 80075fa:	693b      	ldr	r3, [r7, #16]
 80075fc:	605a      	str	r2, [r3, #4]
 80075fe:	693b      	ldr	r3, [r7, #16]
 8007600:	685b      	ldr	r3, [r3, #4]
 8007602:	68db      	ldr	r3, [r3, #12]
 8007604:	4a0a      	ldr	r2, [pc, #40]	@ (8007630 <vTaskSwitchContext+0xc0>)
 8007606:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8007608:	4b09      	ldr	r3, [pc, #36]	@ (8007630 <vTaskSwitchContext+0xc0>)
 800760a:	681b      	ldr	r3, [r3, #0]
 800760c:	334c      	adds	r3, #76	@ 0x4c
 800760e:	4a09      	ldr	r2, [pc, #36]	@ (8007634 <vTaskSwitchContext+0xc4>)
 8007610:	6013      	str	r3, [r2, #0]
}
 8007612:	bf00      	nop
 8007614:	371c      	adds	r7, #28
 8007616:	46bd      	mov	sp, r7
 8007618:	f85d 7b04 	ldr.w	r7, [sp], #4
 800761c:	4770      	bx	lr
 800761e:	bf00      	nop
 8007620:	20000f60 	.word	0x20000f60
 8007624:	20000f4c 	.word	0x20000f4c
 8007628:	20000f40 	.word	0x20000f40
 800762c:	20000e3c 	.word	0x20000e3c
 8007630:	20000e38 	.word	0x20000e38
 8007634:	20000380 	.word	0x20000380

08007638 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8007638:	b580      	push	{r7, lr}
 800763a:	b086      	sub	sp, #24
 800763c:	af00      	add	r7, sp, #0
 800763e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007640:	687b      	ldr	r3, [r7, #4]
 8007642:	68db      	ldr	r3, [r3, #12]
 8007644:	68db      	ldr	r3, [r3, #12]
 8007646:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8007648:	693b      	ldr	r3, [r7, #16]
 800764a:	2b00      	cmp	r3, #0
 800764c:	d10b      	bne.n	8007666 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 800764e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007652:	f383 8811 	msr	BASEPRI, r3
 8007656:	f3bf 8f6f 	isb	sy
 800765a:	f3bf 8f4f 	dsb	sy
 800765e:	60fb      	str	r3, [r7, #12]
}
 8007660:	bf00      	nop
 8007662:	bf00      	nop
 8007664:	e7fd      	b.n	8007662 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8007666:	693b      	ldr	r3, [r7, #16]
 8007668:	3318      	adds	r3, #24
 800766a:	4618      	mov	r0, r3
 800766c:	f7ff fadc 	bl	8006c28 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007670:	4b1d      	ldr	r3, [pc, #116]	@ (80076e8 <xTaskRemoveFromEventList+0xb0>)
 8007672:	681b      	ldr	r3, [r3, #0]
 8007674:	2b00      	cmp	r3, #0
 8007676:	d11c      	bne.n	80076b2 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8007678:	693b      	ldr	r3, [r7, #16]
 800767a:	3304      	adds	r3, #4
 800767c:	4618      	mov	r0, r3
 800767e:	f7ff fad3 	bl	8006c28 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8007682:	693b      	ldr	r3, [r7, #16]
 8007684:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007686:	2201      	movs	r2, #1
 8007688:	409a      	lsls	r2, r3
 800768a:	4b18      	ldr	r3, [pc, #96]	@ (80076ec <xTaskRemoveFromEventList+0xb4>)
 800768c:	681b      	ldr	r3, [r3, #0]
 800768e:	4313      	orrs	r3, r2
 8007690:	4a16      	ldr	r2, [pc, #88]	@ (80076ec <xTaskRemoveFromEventList+0xb4>)
 8007692:	6013      	str	r3, [r2, #0]
 8007694:	693b      	ldr	r3, [r7, #16]
 8007696:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007698:	4613      	mov	r3, r2
 800769a:	009b      	lsls	r3, r3, #2
 800769c:	4413      	add	r3, r2
 800769e:	009b      	lsls	r3, r3, #2
 80076a0:	4a13      	ldr	r2, [pc, #76]	@ (80076f0 <xTaskRemoveFromEventList+0xb8>)
 80076a2:	441a      	add	r2, r3
 80076a4:	693b      	ldr	r3, [r7, #16]
 80076a6:	3304      	adds	r3, #4
 80076a8:	4619      	mov	r1, r3
 80076aa:	4610      	mov	r0, r2
 80076ac:	f7ff fa5f 	bl	8006b6e <vListInsertEnd>
 80076b0:	e005      	b.n	80076be <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80076b2:	693b      	ldr	r3, [r7, #16]
 80076b4:	3318      	adds	r3, #24
 80076b6:	4619      	mov	r1, r3
 80076b8:	480e      	ldr	r0, [pc, #56]	@ (80076f4 <xTaskRemoveFromEventList+0xbc>)
 80076ba:	f7ff fa58 	bl	8006b6e <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80076be:	693b      	ldr	r3, [r7, #16]
 80076c0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80076c2:	4b0d      	ldr	r3, [pc, #52]	@ (80076f8 <xTaskRemoveFromEventList+0xc0>)
 80076c4:	681b      	ldr	r3, [r3, #0]
 80076c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80076c8:	429a      	cmp	r2, r3
 80076ca:	d905      	bls.n	80076d8 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80076cc:	2301      	movs	r3, #1
 80076ce:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80076d0:	4b0a      	ldr	r3, [pc, #40]	@ (80076fc <xTaskRemoveFromEventList+0xc4>)
 80076d2:	2201      	movs	r2, #1
 80076d4:	601a      	str	r2, [r3, #0]
 80076d6:	e001      	b.n	80076dc <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 80076d8:	2300      	movs	r3, #0
 80076da:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 80076dc:	697b      	ldr	r3, [r7, #20]
}
 80076de:	4618      	mov	r0, r3
 80076e0:	3718      	adds	r7, #24
 80076e2:	46bd      	mov	sp, r7
 80076e4:	bd80      	pop	{r7, pc}
 80076e6:	bf00      	nop
 80076e8:	20000f60 	.word	0x20000f60
 80076ec:	20000f40 	.word	0x20000f40
 80076f0:	20000e3c 	.word	0x20000e3c
 80076f4:	20000ef8 	.word	0x20000ef8
 80076f8:	20000e38 	.word	0x20000e38
 80076fc:	20000f4c 	.word	0x20000f4c

08007700 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8007700:	b580      	push	{r7, lr}
 8007702:	b082      	sub	sp, #8
 8007704:	af00      	add	r7, sp, #0
 8007706:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8007708:	f000 f852 	bl	80077b0 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800770c:	4b06      	ldr	r3, [pc, #24]	@ (8007728 <prvIdleTask+0x28>)
 800770e:	681b      	ldr	r3, [r3, #0]
 8007710:	2b01      	cmp	r3, #1
 8007712:	d9f9      	bls.n	8007708 <prvIdleTask+0x8>
			{
				taskYIELD();
 8007714:	4b05      	ldr	r3, [pc, #20]	@ (800772c <prvIdleTask+0x2c>)
 8007716:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800771a:	601a      	str	r2, [r3, #0]
 800771c:	f3bf 8f4f 	dsb	sy
 8007720:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8007724:	e7f0      	b.n	8007708 <prvIdleTask+0x8>
 8007726:	bf00      	nop
 8007728:	20000e3c 	.word	0x20000e3c
 800772c:	e000ed04 	.word	0xe000ed04

08007730 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8007730:	b580      	push	{r7, lr}
 8007732:	b082      	sub	sp, #8
 8007734:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007736:	2300      	movs	r3, #0
 8007738:	607b      	str	r3, [r7, #4]
 800773a:	e00c      	b.n	8007756 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800773c:	687a      	ldr	r2, [r7, #4]
 800773e:	4613      	mov	r3, r2
 8007740:	009b      	lsls	r3, r3, #2
 8007742:	4413      	add	r3, r2
 8007744:	009b      	lsls	r3, r3, #2
 8007746:	4a12      	ldr	r2, [pc, #72]	@ (8007790 <prvInitialiseTaskLists+0x60>)
 8007748:	4413      	add	r3, r2
 800774a:	4618      	mov	r0, r3
 800774c:	f7ff f9e2 	bl	8006b14 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	3301      	adds	r3, #1
 8007754:	607b      	str	r3, [r7, #4]
 8007756:	687b      	ldr	r3, [r7, #4]
 8007758:	2b06      	cmp	r3, #6
 800775a:	d9ef      	bls.n	800773c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800775c:	480d      	ldr	r0, [pc, #52]	@ (8007794 <prvInitialiseTaskLists+0x64>)
 800775e:	f7ff f9d9 	bl	8006b14 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8007762:	480d      	ldr	r0, [pc, #52]	@ (8007798 <prvInitialiseTaskLists+0x68>)
 8007764:	f7ff f9d6 	bl	8006b14 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8007768:	480c      	ldr	r0, [pc, #48]	@ (800779c <prvInitialiseTaskLists+0x6c>)
 800776a:	f7ff f9d3 	bl	8006b14 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800776e:	480c      	ldr	r0, [pc, #48]	@ (80077a0 <prvInitialiseTaskLists+0x70>)
 8007770:	f7ff f9d0 	bl	8006b14 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8007774:	480b      	ldr	r0, [pc, #44]	@ (80077a4 <prvInitialiseTaskLists+0x74>)
 8007776:	f7ff f9cd 	bl	8006b14 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800777a:	4b0b      	ldr	r3, [pc, #44]	@ (80077a8 <prvInitialiseTaskLists+0x78>)
 800777c:	4a05      	ldr	r2, [pc, #20]	@ (8007794 <prvInitialiseTaskLists+0x64>)
 800777e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8007780:	4b0a      	ldr	r3, [pc, #40]	@ (80077ac <prvInitialiseTaskLists+0x7c>)
 8007782:	4a05      	ldr	r2, [pc, #20]	@ (8007798 <prvInitialiseTaskLists+0x68>)
 8007784:	601a      	str	r2, [r3, #0]
}
 8007786:	bf00      	nop
 8007788:	3708      	adds	r7, #8
 800778a:	46bd      	mov	sp, r7
 800778c:	bd80      	pop	{r7, pc}
 800778e:	bf00      	nop
 8007790:	20000e3c 	.word	0x20000e3c
 8007794:	20000ec8 	.word	0x20000ec8
 8007798:	20000edc 	.word	0x20000edc
 800779c:	20000ef8 	.word	0x20000ef8
 80077a0:	20000f0c 	.word	0x20000f0c
 80077a4:	20000f24 	.word	0x20000f24
 80077a8:	20000ef0 	.word	0x20000ef0
 80077ac:	20000ef4 	.word	0x20000ef4

080077b0 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80077b0:	b580      	push	{r7, lr}
 80077b2:	b082      	sub	sp, #8
 80077b4:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80077b6:	e019      	b.n	80077ec <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80077b8:	f000 fa16 	bl	8007be8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80077bc:	4b10      	ldr	r3, [pc, #64]	@ (8007800 <prvCheckTasksWaitingTermination+0x50>)
 80077be:	68db      	ldr	r3, [r3, #12]
 80077c0:	68db      	ldr	r3, [r3, #12]
 80077c2:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80077c4:	687b      	ldr	r3, [r7, #4]
 80077c6:	3304      	adds	r3, #4
 80077c8:	4618      	mov	r0, r3
 80077ca:	f7ff fa2d 	bl	8006c28 <uxListRemove>
				--uxCurrentNumberOfTasks;
 80077ce:	4b0d      	ldr	r3, [pc, #52]	@ (8007804 <prvCheckTasksWaitingTermination+0x54>)
 80077d0:	681b      	ldr	r3, [r3, #0]
 80077d2:	3b01      	subs	r3, #1
 80077d4:	4a0b      	ldr	r2, [pc, #44]	@ (8007804 <prvCheckTasksWaitingTermination+0x54>)
 80077d6:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80077d8:	4b0b      	ldr	r3, [pc, #44]	@ (8007808 <prvCheckTasksWaitingTermination+0x58>)
 80077da:	681b      	ldr	r3, [r3, #0]
 80077dc:	3b01      	subs	r3, #1
 80077de:	4a0a      	ldr	r2, [pc, #40]	@ (8007808 <prvCheckTasksWaitingTermination+0x58>)
 80077e0:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80077e2:	f000 fa33 	bl	8007c4c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80077e6:	6878      	ldr	r0, [r7, #4]
 80077e8:	f000 f810 	bl	800780c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80077ec:	4b06      	ldr	r3, [pc, #24]	@ (8007808 <prvCheckTasksWaitingTermination+0x58>)
 80077ee:	681b      	ldr	r3, [r3, #0]
 80077f0:	2b00      	cmp	r3, #0
 80077f2:	d1e1      	bne.n	80077b8 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80077f4:	bf00      	nop
 80077f6:	bf00      	nop
 80077f8:	3708      	adds	r7, #8
 80077fa:	46bd      	mov	sp, r7
 80077fc:	bd80      	pop	{r7, pc}
 80077fe:	bf00      	nop
 8007800:	20000f0c 	.word	0x20000f0c
 8007804:	20000f38 	.word	0x20000f38
 8007808:	20000f20 	.word	0x20000f20

0800780c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800780c:	b580      	push	{r7, lr}
 800780e:	b084      	sub	sp, #16
 8007810:	af00      	add	r7, sp, #0
 8007812:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8007814:	687b      	ldr	r3, [r7, #4]
 8007816:	334c      	adds	r3, #76	@ 0x4c
 8007818:	4618      	mov	r0, r3
 800781a:	f001 f953 	bl	8008ac4 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800781e:	687b      	ldr	r3, [r7, #4]
 8007820:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 8007824:	2b00      	cmp	r3, #0
 8007826:	d108      	bne.n	800783a <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8007828:	687b      	ldr	r3, [r7, #4]
 800782a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800782c:	4618      	mov	r0, r3
 800782e:	f000 fb89 	bl	8007f44 <vPortFree>
				vPortFree( pxTCB );
 8007832:	6878      	ldr	r0, [r7, #4]
 8007834:	f000 fb86 	bl	8007f44 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8007838:	e019      	b.n	800786e <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800783a:	687b      	ldr	r3, [r7, #4]
 800783c:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 8007840:	2b01      	cmp	r3, #1
 8007842:	d103      	bne.n	800784c <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8007844:	6878      	ldr	r0, [r7, #4]
 8007846:	f000 fb7d 	bl	8007f44 <vPortFree>
	}
 800784a:	e010      	b.n	800786e <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800784c:	687b      	ldr	r3, [r7, #4]
 800784e:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 8007852:	2b02      	cmp	r3, #2
 8007854:	d00b      	beq.n	800786e <prvDeleteTCB+0x62>
	__asm volatile
 8007856:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800785a:	f383 8811 	msr	BASEPRI, r3
 800785e:	f3bf 8f6f 	isb	sy
 8007862:	f3bf 8f4f 	dsb	sy
 8007866:	60fb      	str	r3, [r7, #12]
}
 8007868:	bf00      	nop
 800786a:	bf00      	nop
 800786c:	e7fd      	b.n	800786a <prvDeleteTCB+0x5e>
	}
 800786e:	bf00      	nop
 8007870:	3710      	adds	r7, #16
 8007872:	46bd      	mov	sp, r7
 8007874:	bd80      	pop	{r7, pc}
	...

08007878 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8007878:	b480      	push	{r7}
 800787a:	b083      	sub	sp, #12
 800787c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800787e:	4b0c      	ldr	r3, [pc, #48]	@ (80078b0 <prvResetNextTaskUnblockTime+0x38>)
 8007880:	681b      	ldr	r3, [r3, #0]
 8007882:	681b      	ldr	r3, [r3, #0]
 8007884:	2b00      	cmp	r3, #0
 8007886:	d104      	bne.n	8007892 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8007888:	4b0a      	ldr	r3, [pc, #40]	@ (80078b4 <prvResetNextTaskUnblockTime+0x3c>)
 800788a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800788e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8007890:	e008      	b.n	80078a4 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007892:	4b07      	ldr	r3, [pc, #28]	@ (80078b0 <prvResetNextTaskUnblockTime+0x38>)
 8007894:	681b      	ldr	r3, [r3, #0]
 8007896:	68db      	ldr	r3, [r3, #12]
 8007898:	68db      	ldr	r3, [r3, #12]
 800789a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800789c:	687b      	ldr	r3, [r7, #4]
 800789e:	685b      	ldr	r3, [r3, #4]
 80078a0:	4a04      	ldr	r2, [pc, #16]	@ (80078b4 <prvResetNextTaskUnblockTime+0x3c>)
 80078a2:	6013      	str	r3, [r2, #0]
}
 80078a4:	bf00      	nop
 80078a6:	370c      	adds	r7, #12
 80078a8:	46bd      	mov	sp, r7
 80078aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078ae:	4770      	bx	lr
 80078b0:	20000ef0 	.word	0x20000ef0
 80078b4:	20000f58 	.word	0x20000f58

080078b8 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80078b8:	b580      	push	{r7, lr}
 80078ba:	b084      	sub	sp, #16
 80078bc:	af00      	add	r7, sp, #0
 80078be:	6078      	str	r0, [r7, #4]
 80078c0:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80078c2:	4b29      	ldr	r3, [pc, #164]	@ (8007968 <prvAddCurrentTaskToDelayedList+0xb0>)
 80078c4:	681b      	ldr	r3, [r3, #0]
 80078c6:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80078c8:	4b28      	ldr	r3, [pc, #160]	@ (800796c <prvAddCurrentTaskToDelayedList+0xb4>)
 80078ca:	681b      	ldr	r3, [r3, #0]
 80078cc:	3304      	adds	r3, #4
 80078ce:	4618      	mov	r0, r3
 80078d0:	f7ff f9aa 	bl	8006c28 <uxListRemove>
 80078d4:	4603      	mov	r3, r0
 80078d6:	2b00      	cmp	r3, #0
 80078d8:	d10b      	bne.n	80078f2 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 80078da:	4b24      	ldr	r3, [pc, #144]	@ (800796c <prvAddCurrentTaskToDelayedList+0xb4>)
 80078dc:	681b      	ldr	r3, [r3, #0]
 80078de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80078e0:	2201      	movs	r2, #1
 80078e2:	fa02 f303 	lsl.w	r3, r2, r3
 80078e6:	43da      	mvns	r2, r3
 80078e8:	4b21      	ldr	r3, [pc, #132]	@ (8007970 <prvAddCurrentTaskToDelayedList+0xb8>)
 80078ea:	681b      	ldr	r3, [r3, #0]
 80078ec:	4013      	ands	r3, r2
 80078ee:	4a20      	ldr	r2, [pc, #128]	@ (8007970 <prvAddCurrentTaskToDelayedList+0xb8>)
 80078f0:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80078f2:	687b      	ldr	r3, [r7, #4]
 80078f4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80078f8:	d10a      	bne.n	8007910 <prvAddCurrentTaskToDelayedList+0x58>
 80078fa:	683b      	ldr	r3, [r7, #0]
 80078fc:	2b00      	cmp	r3, #0
 80078fe:	d007      	beq.n	8007910 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007900:	4b1a      	ldr	r3, [pc, #104]	@ (800796c <prvAddCurrentTaskToDelayedList+0xb4>)
 8007902:	681b      	ldr	r3, [r3, #0]
 8007904:	3304      	adds	r3, #4
 8007906:	4619      	mov	r1, r3
 8007908:	481a      	ldr	r0, [pc, #104]	@ (8007974 <prvAddCurrentTaskToDelayedList+0xbc>)
 800790a:	f7ff f930 	bl	8006b6e <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800790e:	e026      	b.n	800795e <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8007910:	68fa      	ldr	r2, [r7, #12]
 8007912:	687b      	ldr	r3, [r7, #4]
 8007914:	4413      	add	r3, r2
 8007916:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8007918:	4b14      	ldr	r3, [pc, #80]	@ (800796c <prvAddCurrentTaskToDelayedList+0xb4>)
 800791a:	681b      	ldr	r3, [r3, #0]
 800791c:	68ba      	ldr	r2, [r7, #8]
 800791e:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8007920:	68ba      	ldr	r2, [r7, #8]
 8007922:	68fb      	ldr	r3, [r7, #12]
 8007924:	429a      	cmp	r2, r3
 8007926:	d209      	bcs.n	800793c <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007928:	4b13      	ldr	r3, [pc, #76]	@ (8007978 <prvAddCurrentTaskToDelayedList+0xc0>)
 800792a:	681a      	ldr	r2, [r3, #0]
 800792c:	4b0f      	ldr	r3, [pc, #60]	@ (800796c <prvAddCurrentTaskToDelayedList+0xb4>)
 800792e:	681b      	ldr	r3, [r3, #0]
 8007930:	3304      	adds	r3, #4
 8007932:	4619      	mov	r1, r3
 8007934:	4610      	mov	r0, r2
 8007936:	f7ff f93e 	bl	8006bb6 <vListInsert>
}
 800793a:	e010      	b.n	800795e <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800793c:	4b0f      	ldr	r3, [pc, #60]	@ (800797c <prvAddCurrentTaskToDelayedList+0xc4>)
 800793e:	681a      	ldr	r2, [r3, #0]
 8007940:	4b0a      	ldr	r3, [pc, #40]	@ (800796c <prvAddCurrentTaskToDelayedList+0xb4>)
 8007942:	681b      	ldr	r3, [r3, #0]
 8007944:	3304      	adds	r3, #4
 8007946:	4619      	mov	r1, r3
 8007948:	4610      	mov	r0, r2
 800794a:	f7ff f934 	bl	8006bb6 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800794e:	4b0c      	ldr	r3, [pc, #48]	@ (8007980 <prvAddCurrentTaskToDelayedList+0xc8>)
 8007950:	681b      	ldr	r3, [r3, #0]
 8007952:	68ba      	ldr	r2, [r7, #8]
 8007954:	429a      	cmp	r2, r3
 8007956:	d202      	bcs.n	800795e <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8007958:	4a09      	ldr	r2, [pc, #36]	@ (8007980 <prvAddCurrentTaskToDelayedList+0xc8>)
 800795a:	68bb      	ldr	r3, [r7, #8]
 800795c:	6013      	str	r3, [r2, #0]
}
 800795e:	bf00      	nop
 8007960:	3710      	adds	r7, #16
 8007962:	46bd      	mov	sp, r7
 8007964:	bd80      	pop	{r7, pc}
 8007966:	bf00      	nop
 8007968:	20000f3c 	.word	0x20000f3c
 800796c:	20000e38 	.word	0x20000e38
 8007970:	20000f40 	.word	0x20000f40
 8007974:	20000f24 	.word	0x20000f24
 8007978:	20000ef4 	.word	0x20000ef4
 800797c:	20000ef0 	.word	0x20000ef0
 8007980:	20000f58 	.word	0x20000f58

08007984 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8007984:	b480      	push	{r7}
 8007986:	b085      	sub	sp, #20
 8007988:	af00      	add	r7, sp, #0
 800798a:	60f8      	str	r0, [r7, #12]
 800798c:	60b9      	str	r1, [r7, #8]
 800798e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8007990:	68fb      	ldr	r3, [r7, #12]
 8007992:	3b04      	subs	r3, #4
 8007994:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8007996:	68fb      	ldr	r3, [r7, #12]
 8007998:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800799c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800799e:	68fb      	ldr	r3, [r7, #12]
 80079a0:	3b04      	subs	r3, #4
 80079a2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80079a4:	68bb      	ldr	r3, [r7, #8]
 80079a6:	f023 0201 	bic.w	r2, r3, #1
 80079aa:	68fb      	ldr	r3, [r7, #12]
 80079ac:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80079ae:	68fb      	ldr	r3, [r7, #12]
 80079b0:	3b04      	subs	r3, #4
 80079b2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80079b4:	4a0c      	ldr	r2, [pc, #48]	@ (80079e8 <pxPortInitialiseStack+0x64>)
 80079b6:	68fb      	ldr	r3, [r7, #12]
 80079b8:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80079ba:	68fb      	ldr	r3, [r7, #12]
 80079bc:	3b14      	subs	r3, #20
 80079be:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80079c0:	687a      	ldr	r2, [r7, #4]
 80079c2:	68fb      	ldr	r3, [r7, #12]
 80079c4:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80079c6:	68fb      	ldr	r3, [r7, #12]
 80079c8:	3b04      	subs	r3, #4
 80079ca:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80079cc:	68fb      	ldr	r3, [r7, #12]
 80079ce:	f06f 0202 	mvn.w	r2, #2
 80079d2:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80079d4:	68fb      	ldr	r3, [r7, #12]
 80079d6:	3b20      	subs	r3, #32
 80079d8:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80079da:	68fb      	ldr	r3, [r7, #12]
}
 80079dc:	4618      	mov	r0, r3
 80079de:	3714      	adds	r7, #20
 80079e0:	46bd      	mov	sp, r7
 80079e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079e6:	4770      	bx	lr
 80079e8:	080079ed 	.word	0x080079ed

080079ec <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80079ec:	b480      	push	{r7}
 80079ee:	b085      	sub	sp, #20
 80079f0:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 80079f2:	2300      	movs	r3, #0
 80079f4:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80079f6:	4b13      	ldr	r3, [pc, #76]	@ (8007a44 <prvTaskExitError+0x58>)
 80079f8:	681b      	ldr	r3, [r3, #0]
 80079fa:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80079fe:	d00b      	beq.n	8007a18 <prvTaskExitError+0x2c>
	__asm volatile
 8007a00:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007a04:	f383 8811 	msr	BASEPRI, r3
 8007a08:	f3bf 8f6f 	isb	sy
 8007a0c:	f3bf 8f4f 	dsb	sy
 8007a10:	60fb      	str	r3, [r7, #12]
}
 8007a12:	bf00      	nop
 8007a14:	bf00      	nop
 8007a16:	e7fd      	b.n	8007a14 <prvTaskExitError+0x28>
	__asm volatile
 8007a18:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007a1c:	f383 8811 	msr	BASEPRI, r3
 8007a20:	f3bf 8f6f 	isb	sy
 8007a24:	f3bf 8f4f 	dsb	sy
 8007a28:	60bb      	str	r3, [r7, #8]
}
 8007a2a:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8007a2c:	bf00      	nop
 8007a2e:	687b      	ldr	r3, [r7, #4]
 8007a30:	2b00      	cmp	r3, #0
 8007a32:	d0fc      	beq.n	8007a2e <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8007a34:	bf00      	nop
 8007a36:	bf00      	nop
 8007a38:	3714      	adds	r7, #20
 8007a3a:	46bd      	mov	sp, r7
 8007a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a40:	4770      	bx	lr
 8007a42:	bf00      	nop
 8007a44:	20000370 	.word	0x20000370
	...

08007a50 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8007a50:	4b07      	ldr	r3, [pc, #28]	@ (8007a70 <pxCurrentTCBConst2>)
 8007a52:	6819      	ldr	r1, [r3, #0]
 8007a54:	6808      	ldr	r0, [r1, #0]
 8007a56:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007a5a:	f380 8809 	msr	PSP, r0
 8007a5e:	f3bf 8f6f 	isb	sy
 8007a62:	f04f 0000 	mov.w	r0, #0
 8007a66:	f380 8811 	msr	BASEPRI, r0
 8007a6a:	4770      	bx	lr
 8007a6c:	f3af 8000 	nop.w

08007a70 <pxCurrentTCBConst2>:
 8007a70:	20000e38 	.word	0x20000e38
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8007a74:	bf00      	nop
 8007a76:	bf00      	nop

08007a78 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8007a78:	4808      	ldr	r0, [pc, #32]	@ (8007a9c <prvPortStartFirstTask+0x24>)
 8007a7a:	6800      	ldr	r0, [r0, #0]
 8007a7c:	6800      	ldr	r0, [r0, #0]
 8007a7e:	f380 8808 	msr	MSP, r0
 8007a82:	f04f 0000 	mov.w	r0, #0
 8007a86:	f380 8814 	msr	CONTROL, r0
 8007a8a:	b662      	cpsie	i
 8007a8c:	b661      	cpsie	f
 8007a8e:	f3bf 8f4f 	dsb	sy
 8007a92:	f3bf 8f6f 	isb	sy
 8007a96:	df00      	svc	0
 8007a98:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8007a9a:	bf00      	nop
 8007a9c:	e000ed08 	.word	0xe000ed08

08007aa0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8007aa0:	b580      	push	{r7, lr}
 8007aa2:	b086      	sub	sp, #24
 8007aa4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8007aa6:	4b47      	ldr	r3, [pc, #284]	@ (8007bc4 <xPortStartScheduler+0x124>)
 8007aa8:	681b      	ldr	r3, [r3, #0]
 8007aaa:	4a47      	ldr	r2, [pc, #284]	@ (8007bc8 <xPortStartScheduler+0x128>)
 8007aac:	4293      	cmp	r3, r2
 8007aae:	d10b      	bne.n	8007ac8 <xPortStartScheduler+0x28>
	__asm volatile
 8007ab0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007ab4:	f383 8811 	msr	BASEPRI, r3
 8007ab8:	f3bf 8f6f 	isb	sy
 8007abc:	f3bf 8f4f 	dsb	sy
 8007ac0:	60fb      	str	r3, [r7, #12]
}
 8007ac2:	bf00      	nop
 8007ac4:	bf00      	nop
 8007ac6:	e7fd      	b.n	8007ac4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8007ac8:	4b3e      	ldr	r3, [pc, #248]	@ (8007bc4 <xPortStartScheduler+0x124>)
 8007aca:	681b      	ldr	r3, [r3, #0]
 8007acc:	4a3f      	ldr	r2, [pc, #252]	@ (8007bcc <xPortStartScheduler+0x12c>)
 8007ace:	4293      	cmp	r3, r2
 8007ad0:	d10b      	bne.n	8007aea <xPortStartScheduler+0x4a>
	__asm volatile
 8007ad2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007ad6:	f383 8811 	msr	BASEPRI, r3
 8007ada:	f3bf 8f6f 	isb	sy
 8007ade:	f3bf 8f4f 	dsb	sy
 8007ae2:	613b      	str	r3, [r7, #16]
}
 8007ae4:	bf00      	nop
 8007ae6:	bf00      	nop
 8007ae8:	e7fd      	b.n	8007ae6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8007aea:	4b39      	ldr	r3, [pc, #228]	@ (8007bd0 <xPortStartScheduler+0x130>)
 8007aec:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8007aee:	697b      	ldr	r3, [r7, #20]
 8007af0:	781b      	ldrb	r3, [r3, #0]
 8007af2:	b2db      	uxtb	r3, r3
 8007af4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8007af6:	697b      	ldr	r3, [r7, #20]
 8007af8:	22ff      	movs	r2, #255	@ 0xff
 8007afa:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8007afc:	697b      	ldr	r3, [r7, #20]
 8007afe:	781b      	ldrb	r3, [r3, #0]
 8007b00:	b2db      	uxtb	r3, r3
 8007b02:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8007b04:	78fb      	ldrb	r3, [r7, #3]
 8007b06:	b2db      	uxtb	r3, r3
 8007b08:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8007b0c:	b2da      	uxtb	r2, r3
 8007b0e:	4b31      	ldr	r3, [pc, #196]	@ (8007bd4 <xPortStartScheduler+0x134>)
 8007b10:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8007b12:	4b31      	ldr	r3, [pc, #196]	@ (8007bd8 <xPortStartScheduler+0x138>)
 8007b14:	2207      	movs	r2, #7
 8007b16:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8007b18:	e009      	b.n	8007b2e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 8007b1a:	4b2f      	ldr	r3, [pc, #188]	@ (8007bd8 <xPortStartScheduler+0x138>)
 8007b1c:	681b      	ldr	r3, [r3, #0]
 8007b1e:	3b01      	subs	r3, #1
 8007b20:	4a2d      	ldr	r2, [pc, #180]	@ (8007bd8 <xPortStartScheduler+0x138>)
 8007b22:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8007b24:	78fb      	ldrb	r3, [r7, #3]
 8007b26:	b2db      	uxtb	r3, r3
 8007b28:	005b      	lsls	r3, r3, #1
 8007b2a:	b2db      	uxtb	r3, r3
 8007b2c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8007b2e:	78fb      	ldrb	r3, [r7, #3]
 8007b30:	b2db      	uxtb	r3, r3
 8007b32:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007b36:	2b80      	cmp	r3, #128	@ 0x80
 8007b38:	d0ef      	beq.n	8007b1a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8007b3a:	4b27      	ldr	r3, [pc, #156]	@ (8007bd8 <xPortStartScheduler+0x138>)
 8007b3c:	681b      	ldr	r3, [r3, #0]
 8007b3e:	f1c3 0307 	rsb	r3, r3, #7
 8007b42:	2b04      	cmp	r3, #4
 8007b44:	d00b      	beq.n	8007b5e <xPortStartScheduler+0xbe>
	__asm volatile
 8007b46:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007b4a:	f383 8811 	msr	BASEPRI, r3
 8007b4e:	f3bf 8f6f 	isb	sy
 8007b52:	f3bf 8f4f 	dsb	sy
 8007b56:	60bb      	str	r3, [r7, #8]
}
 8007b58:	bf00      	nop
 8007b5a:	bf00      	nop
 8007b5c:	e7fd      	b.n	8007b5a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8007b5e:	4b1e      	ldr	r3, [pc, #120]	@ (8007bd8 <xPortStartScheduler+0x138>)
 8007b60:	681b      	ldr	r3, [r3, #0]
 8007b62:	021b      	lsls	r3, r3, #8
 8007b64:	4a1c      	ldr	r2, [pc, #112]	@ (8007bd8 <xPortStartScheduler+0x138>)
 8007b66:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8007b68:	4b1b      	ldr	r3, [pc, #108]	@ (8007bd8 <xPortStartScheduler+0x138>)
 8007b6a:	681b      	ldr	r3, [r3, #0]
 8007b6c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8007b70:	4a19      	ldr	r2, [pc, #100]	@ (8007bd8 <xPortStartScheduler+0x138>)
 8007b72:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8007b74:	687b      	ldr	r3, [r7, #4]
 8007b76:	b2da      	uxtb	r2, r3
 8007b78:	697b      	ldr	r3, [r7, #20]
 8007b7a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8007b7c:	4b17      	ldr	r3, [pc, #92]	@ (8007bdc <xPortStartScheduler+0x13c>)
 8007b7e:	681b      	ldr	r3, [r3, #0]
 8007b80:	4a16      	ldr	r2, [pc, #88]	@ (8007bdc <xPortStartScheduler+0x13c>)
 8007b82:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8007b86:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8007b88:	4b14      	ldr	r3, [pc, #80]	@ (8007bdc <xPortStartScheduler+0x13c>)
 8007b8a:	681b      	ldr	r3, [r3, #0]
 8007b8c:	4a13      	ldr	r2, [pc, #76]	@ (8007bdc <xPortStartScheduler+0x13c>)
 8007b8e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8007b92:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8007b94:	f000 f8da 	bl	8007d4c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8007b98:	4b11      	ldr	r3, [pc, #68]	@ (8007be0 <xPortStartScheduler+0x140>)
 8007b9a:	2200      	movs	r2, #0
 8007b9c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8007b9e:	f000 f8f9 	bl	8007d94 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8007ba2:	4b10      	ldr	r3, [pc, #64]	@ (8007be4 <xPortStartScheduler+0x144>)
 8007ba4:	681b      	ldr	r3, [r3, #0]
 8007ba6:	4a0f      	ldr	r2, [pc, #60]	@ (8007be4 <xPortStartScheduler+0x144>)
 8007ba8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8007bac:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8007bae:	f7ff ff63 	bl	8007a78 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8007bb2:	f7ff fcdd 	bl	8007570 <vTaskSwitchContext>
	prvTaskExitError();
 8007bb6:	f7ff ff19 	bl	80079ec <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8007bba:	2300      	movs	r3, #0
}
 8007bbc:	4618      	mov	r0, r3
 8007bbe:	3718      	adds	r7, #24
 8007bc0:	46bd      	mov	sp, r7
 8007bc2:	bd80      	pop	{r7, pc}
 8007bc4:	e000ed00 	.word	0xe000ed00
 8007bc8:	410fc271 	.word	0x410fc271
 8007bcc:	410fc270 	.word	0x410fc270
 8007bd0:	e000e400 	.word	0xe000e400
 8007bd4:	20000f64 	.word	0x20000f64
 8007bd8:	20000f68 	.word	0x20000f68
 8007bdc:	e000ed20 	.word	0xe000ed20
 8007be0:	20000370 	.word	0x20000370
 8007be4:	e000ef34 	.word	0xe000ef34

08007be8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8007be8:	b480      	push	{r7}
 8007bea:	b083      	sub	sp, #12
 8007bec:	af00      	add	r7, sp, #0
	__asm volatile
 8007bee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007bf2:	f383 8811 	msr	BASEPRI, r3
 8007bf6:	f3bf 8f6f 	isb	sy
 8007bfa:	f3bf 8f4f 	dsb	sy
 8007bfe:	607b      	str	r3, [r7, #4]
}
 8007c00:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8007c02:	4b10      	ldr	r3, [pc, #64]	@ (8007c44 <vPortEnterCritical+0x5c>)
 8007c04:	681b      	ldr	r3, [r3, #0]
 8007c06:	3301      	adds	r3, #1
 8007c08:	4a0e      	ldr	r2, [pc, #56]	@ (8007c44 <vPortEnterCritical+0x5c>)
 8007c0a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8007c0c:	4b0d      	ldr	r3, [pc, #52]	@ (8007c44 <vPortEnterCritical+0x5c>)
 8007c0e:	681b      	ldr	r3, [r3, #0]
 8007c10:	2b01      	cmp	r3, #1
 8007c12:	d110      	bne.n	8007c36 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8007c14:	4b0c      	ldr	r3, [pc, #48]	@ (8007c48 <vPortEnterCritical+0x60>)
 8007c16:	681b      	ldr	r3, [r3, #0]
 8007c18:	b2db      	uxtb	r3, r3
 8007c1a:	2b00      	cmp	r3, #0
 8007c1c:	d00b      	beq.n	8007c36 <vPortEnterCritical+0x4e>
	__asm volatile
 8007c1e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007c22:	f383 8811 	msr	BASEPRI, r3
 8007c26:	f3bf 8f6f 	isb	sy
 8007c2a:	f3bf 8f4f 	dsb	sy
 8007c2e:	603b      	str	r3, [r7, #0]
}
 8007c30:	bf00      	nop
 8007c32:	bf00      	nop
 8007c34:	e7fd      	b.n	8007c32 <vPortEnterCritical+0x4a>
	}
}
 8007c36:	bf00      	nop
 8007c38:	370c      	adds	r7, #12
 8007c3a:	46bd      	mov	sp, r7
 8007c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c40:	4770      	bx	lr
 8007c42:	bf00      	nop
 8007c44:	20000370 	.word	0x20000370
 8007c48:	e000ed04 	.word	0xe000ed04

08007c4c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8007c4c:	b480      	push	{r7}
 8007c4e:	b083      	sub	sp, #12
 8007c50:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8007c52:	4b12      	ldr	r3, [pc, #72]	@ (8007c9c <vPortExitCritical+0x50>)
 8007c54:	681b      	ldr	r3, [r3, #0]
 8007c56:	2b00      	cmp	r3, #0
 8007c58:	d10b      	bne.n	8007c72 <vPortExitCritical+0x26>
	__asm volatile
 8007c5a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007c5e:	f383 8811 	msr	BASEPRI, r3
 8007c62:	f3bf 8f6f 	isb	sy
 8007c66:	f3bf 8f4f 	dsb	sy
 8007c6a:	607b      	str	r3, [r7, #4]
}
 8007c6c:	bf00      	nop
 8007c6e:	bf00      	nop
 8007c70:	e7fd      	b.n	8007c6e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8007c72:	4b0a      	ldr	r3, [pc, #40]	@ (8007c9c <vPortExitCritical+0x50>)
 8007c74:	681b      	ldr	r3, [r3, #0]
 8007c76:	3b01      	subs	r3, #1
 8007c78:	4a08      	ldr	r2, [pc, #32]	@ (8007c9c <vPortExitCritical+0x50>)
 8007c7a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8007c7c:	4b07      	ldr	r3, [pc, #28]	@ (8007c9c <vPortExitCritical+0x50>)
 8007c7e:	681b      	ldr	r3, [r3, #0]
 8007c80:	2b00      	cmp	r3, #0
 8007c82:	d105      	bne.n	8007c90 <vPortExitCritical+0x44>
 8007c84:	2300      	movs	r3, #0
 8007c86:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8007c88:	683b      	ldr	r3, [r7, #0]
 8007c8a:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8007c8e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8007c90:	bf00      	nop
 8007c92:	370c      	adds	r7, #12
 8007c94:	46bd      	mov	sp, r7
 8007c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c9a:	4770      	bx	lr
 8007c9c:	20000370 	.word	0x20000370

08007ca0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8007ca0:	f3ef 8009 	mrs	r0, PSP
 8007ca4:	f3bf 8f6f 	isb	sy
 8007ca8:	4b15      	ldr	r3, [pc, #84]	@ (8007d00 <pxCurrentTCBConst>)
 8007caa:	681a      	ldr	r2, [r3, #0]
 8007cac:	f01e 0f10 	tst.w	lr, #16
 8007cb0:	bf08      	it	eq
 8007cb2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8007cb6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007cba:	6010      	str	r0, [r2, #0]
 8007cbc:	e92d 0009 	stmdb	sp!, {r0, r3}
 8007cc0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8007cc4:	f380 8811 	msr	BASEPRI, r0
 8007cc8:	f3bf 8f4f 	dsb	sy
 8007ccc:	f3bf 8f6f 	isb	sy
 8007cd0:	f7ff fc4e 	bl	8007570 <vTaskSwitchContext>
 8007cd4:	f04f 0000 	mov.w	r0, #0
 8007cd8:	f380 8811 	msr	BASEPRI, r0
 8007cdc:	bc09      	pop	{r0, r3}
 8007cde:	6819      	ldr	r1, [r3, #0]
 8007ce0:	6808      	ldr	r0, [r1, #0]
 8007ce2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007ce6:	f01e 0f10 	tst.w	lr, #16
 8007cea:	bf08      	it	eq
 8007cec:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8007cf0:	f380 8809 	msr	PSP, r0
 8007cf4:	f3bf 8f6f 	isb	sy
 8007cf8:	4770      	bx	lr
 8007cfa:	bf00      	nop
 8007cfc:	f3af 8000 	nop.w

08007d00 <pxCurrentTCBConst>:
 8007d00:	20000e38 	.word	0x20000e38
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8007d04:	bf00      	nop
 8007d06:	bf00      	nop

08007d08 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8007d08:	b580      	push	{r7, lr}
 8007d0a:	b082      	sub	sp, #8
 8007d0c:	af00      	add	r7, sp, #0
	__asm volatile
 8007d0e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007d12:	f383 8811 	msr	BASEPRI, r3
 8007d16:	f3bf 8f6f 	isb	sy
 8007d1a:	f3bf 8f4f 	dsb	sy
 8007d1e:	607b      	str	r3, [r7, #4]
}
 8007d20:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8007d22:	f7ff fb6b 	bl	80073fc <xTaskIncrementTick>
 8007d26:	4603      	mov	r3, r0
 8007d28:	2b00      	cmp	r3, #0
 8007d2a:	d003      	beq.n	8007d34 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8007d2c:	4b06      	ldr	r3, [pc, #24]	@ (8007d48 <SysTick_Handler+0x40>)
 8007d2e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007d32:	601a      	str	r2, [r3, #0]
 8007d34:	2300      	movs	r3, #0
 8007d36:	603b      	str	r3, [r7, #0]
	__asm volatile
 8007d38:	683b      	ldr	r3, [r7, #0]
 8007d3a:	f383 8811 	msr	BASEPRI, r3
}
 8007d3e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8007d40:	bf00      	nop
 8007d42:	3708      	adds	r7, #8
 8007d44:	46bd      	mov	sp, r7
 8007d46:	bd80      	pop	{r7, pc}
 8007d48:	e000ed04 	.word	0xe000ed04

08007d4c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8007d4c:	b480      	push	{r7}
 8007d4e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8007d50:	4b0b      	ldr	r3, [pc, #44]	@ (8007d80 <vPortSetupTimerInterrupt+0x34>)
 8007d52:	2200      	movs	r2, #0
 8007d54:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8007d56:	4b0b      	ldr	r3, [pc, #44]	@ (8007d84 <vPortSetupTimerInterrupt+0x38>)
 8007d58:	2200      	movs	r2, #0
 8007d5a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8007d5c:	4b0a      	ldr	r3, [pc, #40]	@ (8007d88 <vPortSetupTimerInterrupt+0x3c>)
 8007d5e:	681b      	ldr	r3, [r3, #0]
 8007d60:	4a0a      	ldr	r2, [pc, #40]	@ (8007d8c <vPortSetupTimerInterrupt+0x40>)
 8007d62:	fba2 2303 	umull	r2, r3, r2, r3
 8007d66:	099b      	lsrs	r3, r3, #6
 8007d68:	4a09      	ldr	r2, [pc, #36]	@ (8007d90 <vPortSetupTimerInterrupt+0x44>)
 8007d6a:	3b01      	subs	r3, #1
 8007d6c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8007d6e:	4b04      	ldr	r3, [pc, #16]	@ (8007d80 <vPortSetupTimerInterrupt+0x34>)
 8007d70:	2207      	movs	r2, #7
 8007d72:	601a      	str	r2, [r3, #0]
}
 8007d74:	bf00      	nop
 8007d76:	46bd      	mov	sp, r7
 8007d78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d7c:	4770      	bx	lr
 8007d7e:	bf00      	nop
 8007d80:	e000e010 	.word	0xe000e010
 8007d84:	e000e018 	.word	0xe000e018
 8007d88:	20000364 	.word	0x20000364
 8007d8c:	10624dd3 	.word	0x10624dd3
 8007d90:	e000e014 	.word	0xe000e014

08007d94 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8007d94:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8007da4 <vPortEnableVFP+0x10>
 8007d98:	6801      	ldr	r1, [r0, #0]
 8007d9a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8007d9e:	6001      	str	r1, [r0, #0]
 8007da0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8007da2:	bf00      	nop
 8007da4:	e000ed88 	.word	0xe000ed88

08007da8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8007da8:	b580      	push	{r7, lr}
 8007daa:	b08a      	sub	sp, #40	@ 0x28
 8007dac:	af00      	add	r7, sp, #0
 8007dae:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8007db0:	2300      	movs	r3, #0
 8007db2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8007db4:	f7ff fa76 	bl	80072a4 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8007db8:	4b5c      	ldr	r3, [pc, #368]	@ (8007f2c <pvPortMalloc+0x184>)
 8007dba:	681b      	ldr	r3, [r3, #0]
 8007dbc:	2b00      	cmp	r3, #0
 8007dbe:	d101      	bne.n	8007dc4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8007dc0:	f000 f924 	bl	800800c <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8007dc4:	4b5a      	ldr	r3, [pc, #360]	@ (8007f30 <pvPortMalloc+0x188>)
 8007dc6:	681a      	ldr	r2, [r3, #0]
 8007dc8:	687b      	ldr	r3, [r7, #4]
 8007dca:	4013      	ands	r3, r2
 8007dcc:	2b00      	cmp	r3, #0
 8007dce:	f040 8095 	bne.w	8007efc <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8007dd2:	687b      	ldr	r3, [r7, #4]
 8007dd4:	2b00      	cmp	r3, #0
 8007dd6:	d01e      	beq.n	8007e16 <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8007dd8:	2208      	movs	r2, #8
 8007dda:	687b      	ldr	r3, [r7, #4]
 8007ddc:	4413      	add	r3, r2
 8007dde:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8007de0:	687b      	ldr	r3, [r7, #4]
 8007de2:	f003 0307 	and.w	r3, r3, #7
 8007de6:	2b00      	cmp	r3, #0
 8007de8:	d015      	beq.n	8007e16 <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8007dea:	687b      	ldr	r3, [r7, #4]
 8007dec:	f023 0307 	bic.w	r3, r3, #7
 8007df0:	3308      	adds	r3, #8
 8007df2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007df4:	687b      	ldr	r3, [r7, #4]
 8007df6:	f003 0307 	and.w	r3, r3, #7
 8007dfa:	2b00      	cmp	r3, #0
 8007dfc:	d00b      	beq.n	8007e16 <pvPortMalloc+0x6e>
	__asm volatile
 8007dfe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007e02:	f383 8811 	msr	BASEPRI, r3
 8007e06:	f3bf 8f6f 	isb	sy
 8007e0a:	f3bf 8f4f 	dsb	sy
 8007e0e:	617b      	str	r3, [r7, #20]
}
 8007e10:	bf00      	nop
 8007e12:	bf00      	nop
 8007e14:	e7fd      	b.n	8007e12 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8007e16:	687b      	ldr	r3, [r7, #4]
 8007e18:	2b00      	cmp	r3, #0
 8007e1a:	d06f      	beq.n	8007efc <pvPortMalloc+0x154>
 8007e1c:	4b45      	ldr	r3, [pc, #276]	@ (8007f34 <pvPortMalloc+0x18c>)
 8007e1e:	681b      	ldr	r3, [r3, #0]
 8007e20:	687a      	ldr	r2, [r7, #4]
 8007e22:	429a      	cmp	r2, r3
 8007e24:	d86a      	bhi.n	8007efc <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8007e26:	4b44      	ldr	r3, [pc, #272]	@ (8007f38 <pvPortMalloc+0x190>)
 8007e28:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8007e2a:	4b43      	ldr	r3, [pc, #268]	@ (8007f38 <pvPortMalloc+0x190>)
 8007e2c:	681b      	ldr	r3, [r3, #0]
 8007e2e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8007e30:	e004      	b.n	8007e3c <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8007e32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e34:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8007e36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e38:	681b      	ldr	r3, [r3, #0]
 8007e3a:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8007e3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e3e:	685b      	ldr	r3, [r3, #4]
 8007e40:	687a      	ldr	r2, [r7, #4]
 8007e42:	429a      	cmp	r2, r3
 8007e44:	d903      	bls.n	8007e4e <pvPortMalloc+0xa6>
 8007e46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e48:	681b      	ldr	r3, [r3, #0]
 8007e4a:	2b00      	cmp	r3, #0
 8007e4c:	d1f1      	bne.n	8007e32 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8007e4e:	4b37      	ldr	r3, [pc, #220]	@ (8007f2c <pvPortMalloc+0x184>)
 8007e50:	681b      	ldr	r3, [r3, #0]
 8007e52:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007e54:	429a      	cmp	r2, r3
 8007e56:	d051      	beq.n	8007efc <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8007e58:	6a3b      	ldr	r3, [r7, #32]
 8007e5a:	681b      	ldr	r3, [r3, #0]
 8007e5c:	2208      	movs	r2, #8
 8007e5e:	4413      	add	r3, r2
 8007e60:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8007e62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e64:	681a      	ldr	r2, [r3, #0]
 8007e66:	6a3b      	ldr	r3, [r7, #32]
 8007e68:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8007e6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e6c:	685a      	ldr	r2, [r3, #4]
 8007e6e:	687b      	ldr	r3, [r7, #4]
 8007e70:	1ad2      	subs	r2, r2, r3
 8007e72:	2308      	movs	r3, #8
 8007e74:	005b      	lsls	r3, r3, #1
 8007e76:	429a      	cmp	r2, r3
 8007e78:	d920      	bls.n	8007ebc <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8007e7a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007e7c:	687b      	ldr	r3, [r7, #4]
 8007e7e:	4413      	add	r3, r2
 8007e80:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007e82:	69bb      	ldr	r3, [r7, #24]
 8007e84:	f003 0307 	and.w	r3, r3, #7
 8007e88:	2b00      	cmp	r3, #0
 8007e8a:	d00b      	beq.n	8007ea4 <pvPortMalloc+0xfc>
	__asm volatile
 8007e8c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007e90:	f383 8811 	msr	BASEPRI, r3
 8007e94:	f3bf 8f6f 	isb	sy
 8007e98:	f3bf 8f4f 	dsb	sy
 8007e9c:	613b      	str	r3, [r7, #16]
}
 8007e9e:	bf00      	nop
 8007ea0:	bf00      	nop
 8007ea2:	e7fd      	b.n	8007ea0 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8007ea4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ea6:	685a      	ldr	r2, [r3, #4]
 8007ea8:	687b      	ldr	r3, [r7, #4]
 8007eaa:	1ad2      	subs	r2, r2, r3
 8007eac:	69bb      	ldr	r3, [r7, #24]
 8007eae:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8007eb0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007eb2:	687a      	ldr	r2, [r7, #4]
 8007eb4:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8007eb6:	69b8      	ldr	r0, [r7, #24]
 8007eb8:	f000 f90a 	bl	80080d0 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8007ebc:	4b1d      	ldr	r3, [pc, #116]	@ (8007f34 <pvPortMalloc+0x18c>)
 8007ebe:	681a      	ldr	r2, [r3, #0]
 8007ec0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ec2:	685b      	ldr	r3, [r3, #4]
 8007ec4:	1ad3      	subs	r3, r2, r3
 8007ec6:	4a1b      	ldr	r2, [pc, #108]	@ (8007f34 <pvPortMalloc+0x18c>)
 8007ec8:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8007eca:	4b1a      	ldr	r3, [pc, #104]	@ (8007f34 <pvPortMalloc+0x18c>)
 8007ecc:	681a      	ldr	r2, [r3, #0]
 8007ece:	4b1b      	ldr	r3, [pc, #108]	@ (8007f3c <pvPortMalloc+0x194>)
 8007ed0:	681b      	ldr	r3, [r3, #0]
 8007ed2:	429a      	cmp	r2, r3
 8007ed4:	d203      	bcs.n	8007ede <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8007ed6:	4b17      	ldr	r3, [pc, #92]	@ (8007f34 <pvPortMalloc+0x18c>)
 8007ed8:	681b      	ldr	r3, [r3, #0]
 8007eda:	4a18      	ldr	r2, [pc, #96]	@ (8007f3c <pvPortMalloc+0x194>)
 8007edc:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8007ede:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ee0:	685a      	ldr	r2, [r3, #4]
 8007ee2:	4b13      	ldr	r3, [pc, #76]	@ (8007f30 <pvPortMalloc+0x188>)
 8007ee4:	681b      	ldr	r3, [r3, #0]
 8007ee6:	431a      	orrs	r2, r3
 8007ee8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007eea:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8007eec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007eee:	2200      	movs	r2, #0
 8007ef0:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8007ef2:	4b13      	ldr	r3, [pc, #76]	@ (8007f40 <pvPortMalloc+0x198>)
 8007ef4:	681b      	ldr	r3, [r3, #0]
 8007ef6:	3301      	adds	r3, #1
 8007ef8:	4a11      	ldr	r2, [pc, #68]	@ (8007f40 <pvPortMalloc+0x198>)
 8007efa:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8007efc:	f7ff f9e0 	bl	80072c0 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8007f00:	69fb      	ldr	r3, [r7, #28]
 8007f02:	f003 0307 	and.w	r3, r3, #7
 8007f06:	2b00      	cmp	r3, #0
 8007f08:	d00b      	beq.n	8007f22 <pvPortMalloc+0x17a>
	__asm volatile
 8007f0a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007f0e:	f383 8811 	msr	BASEPRI, r3
 8007f12:	f3bf 8f6f 	isb	sy
 8007f16:	f3bf 8f4f 	dsb	sy
 8007f1a:	60fb      	str	r3, [r7, #12]
}
 8007f1c:	bf00      	nop
 8007f1e:	bf00      	nop
 8007f20:	e7fd      	b.n	8007f1e <pvPortMalloc+0x176>
	return pvReturn;
 8007f22:	69fb      	ldr	r3, [r7, #28]
}
 8007f24:	4618      	mov	r0, r3
 8007f26:	3728      	adds	r7, #40	@ 0x28
 8007f28:	46bd      	mov	sp, r7
 8007f2a:	bd80      	pop	{r7, pc}
 8007f2c:	20005d94 	.word	0x20005d94
 8007f30:	20005da8 	.word	0x20005da8
 8007f34:	20005d98 	.word	0x20005d98
 8007f38:	20005d8c 	.word	0x20005d8c
 8007f3c:	20005d9c 	.word	0x20005d9c
 8007f40:	20005da0 	.word	0x20005da0

08007f44 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8007f44:	b580      	push	{r7, lr}
 8007f46:	b086      	sub	sp, #24
 8007f48:	af00      	add	r7, sp, #0
 8007f4a:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8007f4c:	687b      	ldr	r3, [r7, #4]
 8007f4e:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8007f50:	687b      	ldr	r3, [r7, #4]
 8007f52:	2b00      	cmp	r3, #0
 8007f54:	d04f      	beq.n	8007ff6 <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8007f56:	2308      	movs	r3, #8
 8007f58:	425b      	negs	r3, r3
 8007f5a:	697a      	ldr	r2, [r7, #20]
 8007f5c:	4413      	add	r3, r2
 8007f5e:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8007f60:	697b      	ldr	r3, [r7, #20]
 8007f62:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8007f64:	693b      	ldr	r3, [r7, #16]
 8007f66:	685a      	ldr	r2, [r3, #4]
 8007f68:	4b25      	ldr	r3, [pc, #148]	@ (8008000 <vPortFree+0xbc>)
 8007f6a:	681b      	ldr	r3, [r3, #0]
 8007f6c:	4013      	ands	r3, r2
 8007f6e:	2b00      	cmp	r3, #0
 8007f70:	d10b      	bne.n	8007f8a <vPortFree+0x46>
	__asm volatile
 8007f72:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007f76:	f383 8811 	msr	BASEPRI, r3
 8007f7a:	f3bf 8f6f 	isb	sy
 8007f7e:	f3bf 8f4f 	dsb	sy
 8007f82:	60fb      	str	r3, [r7, #12]
}
 8007f84:	bf00      	nop
 8007f86:	bf00      	nop
 8007f88:	e7fd      	b.n	8007f86 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8007f8a:	693b      	ldr	r3, [r7, #16]
 8007f8c:	681b      	ldr	r3, [r3, #0]
 8007f8e:	2b00      	cmp	r3, #0
 8007f90:	d00b      	beq.n	8007faa <vPortFree+0x66>
	__asm volatile
 8007f92:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007f96:	f383 8811 	msr	BASEPRI, r3
 8007f9a:	f3bf 8f6f 	isb	sy
 8007f9e:	f3bf 8f4f 	dsb	sy
 8007fa2:	60bb      	str	r3, [r7, #8]
}
 8007fa4:	bf00      	nop
 8007fa6:	bf00      	nop
 8007fa8:	e7fd      	b.n	8007fa6 <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8007faa:	693b      	ldr	r3, [r7, #16]
 8007fac:	685a      	ldr	r2, [r3, #4]
 8007fae:	4b14      	ldr	r3, [pc, #80]	@ (8008000 <vPortFree+0xbc>)
 8007fb0:	681b      	ldr	r3, [r3, #0]
 8007fb2:	4013      	ands	r3, r2
 8007fb4:	2b00      	cmp	r3, #0
 8007fb6:	d01e      	beq.n	8007ff6 <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8007fb8:	693b      	ldr	r3, [r7, #16]
 8007fba:	681b      	ldr	r3, [r3, #0]
 8007fbc:	2b00      	cmp	r3, #0
 8007fbe:	d11a      	bne.n	8007ff6 <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8007fc0:	693b      	ldr	r3, [r7, #16]
 8007fc2:	685a      	ldr	r2, [r3, #4]
 8007fc4:	4b0e      	ldr	r3, [pc, #56]	@ (8008000 <vPortFree+0xbc>)
 8007fc6:	681b      	ldr	r3, [r3, #0]
 8007fc8:	43db      	mvns	r3, r3
 8007fca:	401a      	ands	r2, r3
 8007fcc:	693b      	ldr	r3, [r7, #16]
 8007fce:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8007fd0:	f7ff f968 	bl	80072a4 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8007fd4:	693b      	ldr	r3, [r7, #16]
 8007fd6:	685a      	ldr	r2, [r3, #4]
 8007fd8:	4b0a      	ldr	r3, [pc, #40]	@ (8008004 <vPortFree+0xc0>)
 8007fda:	681b      	ldr	r3, [r3, #0]
 8007fdc:	4413      	add	r3, r2
 8007fde:	4a09      	ldr	r2, [pc, #36]	@ (8008004 <vPortFree+0xc0>)
 8007fe0:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8007fe2:	6938      	ldr	r0, [r7, #16]
 8007fe4:	f000 f874 	bl	80080d0 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8007fe8:	4b07      	ldr	r3, [pc, #28]	@ (8008008 <vPortFree+0xc4>)
 8007fea:	681b      	ldr	r3, [r3, #0]
 8007fec:	3301      	adds	r3, #1
 8007fee:	4a06      	ldr	r2, [pc, #24]	@ (8008008 <vPortFree+0xc4>)
 8007ff0:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8007ff2:	f7ff f965 	bl	80072c0 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8007ff6:	bf00      	nop
 8007ff8:	3718      	adds	r7, #24
 8007ffa:	46bd      	mov	sp, r7
 8007ffc:	bd80      	pop	{r7, pc}
 8007ffe:	bf00      	nop
 8008000:	20005da8 	.word	0x20005da8
 8008004:	20005d98 	.word	0x20005d98
 8008008:	20005da4 	.word	0x20005da4

0800800c <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800800c:	b480      	push	{r7}
 800800e:	b085      	sub	sp, #20
 8008010:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8008012:	f644 6320 	movw	r3, #20000	@ 0x4e20
 8008016:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8008018:	4b27      	ldr	r3, [pc, #156]	@ (80080b8 <prvHeapInit+0xac>)
 800801a:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800801c:	68fb      	ldr	r3, [r7, #12]
 800801e:	f003 0307 	and.w	r3, r3, #7
 8008022:	2b00      	cmp	r3, #0
 8008024:	d00c      	beq.n	8008040 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8008026:	68fb      	ldr	r3, [r7, #12]
 8008028:	3307      	adds	r3, #7
 800802a:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800802c:	68fb      	ldr	r3, [r7, #12]
 800802e:	f023 0307 	bic.w	r3, r3, #7
 8008032:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8008034:	68ba      	ldr	r2, [r7, #8]
 8008036:	68fb      	ldr	r3, [r7, #12]
 8008038:	1ad3      	subs	r3, r2, r3
 800803a:	4a1f      	ldr	r2, [pc, #124]	@ (80080b8 <prvHeapInit+0xac>)
 800803c:	4413      	add	r3, r2
 800803e:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8008040:	68fb      	ldr	r3, [r7, #12]
 8008042:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8008044:	4a1d      	ldr	r2, [pc, #116]	@ (80080bc <prvHeapInit+0xb0>)
 8008046:	687b      	ldr	r3, [r7, #4]
 8008048:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800804a:	4b1c      	ldr	r3, [pc, #112]	@ (80080bc <prvHeapInit+0xb0>)
 800804c:	2200      	movs	r2, #0
 800804e:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8008050:	687b      	ldr	r3, [r7, #4]
 8008052:	68ba      	ldr	r2, [r7, #8]
 8008054:	4413      	add	r3, r2
 8008056:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8008058:	2208      	movs	r2, #8
 800805a:	68fb      	ldr	r3, [r7, #12]
 800805c:	1a9b      	subs	r3, r3, r2
 800805e:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008060:	68fb      	ldr	r3, [r7, #12]
 8008062:	f023 0307 	bic.w	r3, r3, #7
 8008066:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8008068:	68fb      	ldr	r3, [r7, #12]
 800806a:	4a15      	ldr	r2, [pc, #84]	@ (80080c0 <prvHeapInit+0xb4>)
 800806c:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800806e:	4b14      	ldr	r3, [pc, #80]	@ (80080c0 <prvHeapInit+0xb4>)
 8008070:	681b      	ldr	r3, [r3, #0]
 8008072:	2200      	movs	r2, #0
 8008074:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8008076:	4b12      	ldr	r3, [pc, #72]	@ (80080c0 <prvHeapInit+0xb4>)
 8008078:	681b      	ldr	r3, [r3, #0]
 800807a:	2200      	movs	r2, #0
 800807c:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800807e:	687b      	ldr	r3, [r7, #4]
 8008080:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8008082:	683b      	ldr	r3, [r7, #0]
 8008084:	68fa      	ldr	r2, [r7, #12]
 8008086:	1ad2      	subs	r2, r2, r3
 8008088:	683b      	ldr	r3, [r7, #0]
 800808a:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800808c:	4b0c      	ldr	r3, [pc, #48]	@ (80080c0 <prvHeapInit+0xb4>)
 800808e:	681a      	ldr	r2, [r3, #0]
 8008090:	683b      	ldr	r3, [r7, #0]
 8008092:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008094:	683b      	ldr	r3, [r7, #0]
 8008096:	685b      	ldr	r3, [r3, #4]
 8008098:	4a0a      	ldr	r2, [pc, #40]	@ (80080c4 <prvHeapInit+0xb8>)
 800809a:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800809c:	683b      	ldr	r3, [r7, #0]
 800809e:	685b      	ldr	r3, [r3, #4]
 80080a0:	4a09      	ldr	r2, [pc, #36]	@ (80080c8 <prvHeapInit+0xbc>)
 80080a2:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80080a4:	4b09      	ldr	r3, [pc, #36]	@ (80080cc <prvHeapInit+0xc0>)
 80080a6:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 80080aa:	601a      	str	r2, [r3, #0]
}
 80080ac:	bf00      	nop
 80080ae:	3714      	adds	r7, #20
 80080b0:	46bd      	mov	sp, r7
 80080b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080b6:	4770      	bx	lr
 80080b8:	20000f6c 	.word	0x20000f6c
 80080bc:	20005d8c 	.word	0x20005d8c
 80080c0:	20005d94 	.word	0x20005d94
 80080c4:	20005d9c 	.word	0x20005d9c
 80080c8:	20005d98 	.word	0x20005d98
 80080cc:	20005da8 	.word	0x20005da8

080080d0 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80080d0:	b480      	push	{r7}
 80080d2:	b085      	sub	sp, #20
 80080d4:	af00      	add	r7, sp, #0
 80080d6:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80080d8:	4b28      	ldr	r3, [pc, #160]	@ (800817c <prvInsertBlockIntoFreeList+0xac>)
 80080da:	60fb      	str	r3, [r7, #12]
 80080dc:	e002      	b.n	80080e4 <prvInsertBlockIntoFreeList+0x14>
 80080de:	68fb      	ldr	r3, [r7, #12]
 80080e0:	681b      	ldr	r3, [r3, #0]
 80080e2:	60fb      	str	r3, [r7, #12]
 80080e4:	68fb      	ldr	r3, [r7, #12]
 80080e6:	681b      	ldr	r3, [r3, #0]
 80080e8:	687a      	ldr	r2, [r7, #4]
 80080ea:	429a      	cmp	r2, r3
 80080ec:	d8f7      	bhi.n	80080de <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80080ee:	68fb      	ldr	r3, [r7, #12]
 80080f0:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80080f2:	68fb      	ldr	r3, [r7, #12]
 80080f4:	685b      	ldr	r3, [r3, #4]
 80080f6:	68ba      	ldr	r2, [r7, #8]
 80080f8:	4413      	add	r3, r2
 80080fa:	687a      	ldr	r2, [r7, #4]
 80080fc:	429a      	cmp	r2, r3
 80080fe:	d108      	bne.n	8008112 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8008100:	68fb      	ldr	r3, [r7, #12]
 8008102:	685a      	ldr	r2, [r3, #4]
 8008104:	687b      	ldr	r3, [r7, #4]
 8008106:	685b      	ldr	r3, [r3, #4]
 8008108:	441a      	add	r2, r3
 800810a:	68fb      	ldr	r3, [r7, #12]
 800810c:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800810e:	68fb      	ldr	r3, [r7, #12]
 8008110:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8008112:	687b      	ldr	r3, [r7, #4]
 8008114:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8008116:	687b      	ldr	r3, [r7, #4]
 8008118:	685b      	ldr	r3, [r3, #4]
 800811a:	68ba      	ldr	r2, [r7, #8]
 800811c:	441a      	add	r2, r3
 800811e:	68fb      	ldr	r3, [r7, #12]
 8008120:	681b      	ldr	r3, [r3, #0]
 8008122:	429a      	cmp	r2, r3
 8008124:	d118      	bne.n	8008158 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8008126:	68fb      	ldr	r3, [r7, #12]
 8008128:	681a      	ldr	r2, [r3, #0]
 800812a:	4b15      	ldr	r3, [pc, #84]	@ (8008180 <prvInsertBlockIntoFreeList+0xb0>)
 800812c:	681b      	ldr	r3, [r3, #0]
 800812e:	429a      	cmp	r2, r3
 8008130:	d00d      	beq.n	800814e <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8008132:	687b      	ldr	r3, [r7, #4]
 8008134:	685a      	ldr	r2, [r3, #4]
 8008136:	68fb      	ldr	r3, [r7, #12]
 8008138:	681b      	ldr	r3, [r3, #0]
 800813a:	685b      	ldr	r3, [r3, #4]
 800813c:	441a      	add	r2, r3
 800813e:	687b      	ldr	r3, [r7, #4]
 8008140:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8008142:	68fb      	ldr	r3, [r7, #12]
 8008144:	681b      	ldr	r3, [r3, #0]
 8008146:	681a      	ldr	r2, [r3, #0]
 8008148:	687b      	ldr	r3, [r7, #4]
 800814a:	601a      	str	r2, [r3, #0]
 800814c:	e008      	b.n	8008160 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800814e:	4b0c      	ldr	r3, [pc, #48]	@ (8008180 <prvInsertBlockIntoFreeList+0xb0>)
 8008150:	681a      	ldr	r2, [r3, #0]
 8008152:	687b      	ldr	r3, [r7, #4]
 8008154:	601a      	str	r2, [r3, #0]
 8008156:	e003      	b.n	8008160 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8008158:	68fb      	ldr	r3, [r7, #12]
 800815a:	681a      	ldr	r2, [r3, #0]
 800815c:	687b      	ldr	r3, [r7, #4]
 800815e:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8008160:	68fa      	ldr	r2, [r7, #12]
 8008162:	687b      	ldr	r3, [r7, #4]
 8008164:	429a      	cmp	r2, r3
 8008166:	d002      	beq.n	800816e <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8008168:	68fb      	ldr	r3, [r7, #12]
 800816a:	687a      	ldr	r2, [r7, #4]
 800816c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800816e:	bf00      	nop
 8008170:	3714      	adds	r7, #20
 8008172:	46bd      	mov	sp, r7
 8008174:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008178:	4770      	bx	lr
 800817a:	bf00      	nop
 800817c:	20005d8c 	.word	0x20005d8c
 8008180:	20005d94 	.word	0x20005d94

08008184 <uart_read>:
#include <stdio.h>

#include "usart.h"
#include "gpio.h"

static char uart_read(h_shell_t * h_shell) {
 8008184:	b580      	push	{r7, lr}
 8008186:	b084      	sub	sp, #16
 8008188:	af00      	add	r7, sp, #0
 800818a:	6078      	str	r0, [r7, #4]
//
//	// bloquer la tache jusqu'√† reception de caract√®re
//	xSemaphoreTake(h_shell->sem_uart_rx, portMAX_DELAY);
//
//	return c;
	h_shell->drv_shell.drv_shell_receive(&c, 1);
 800818c:	687b      	ldr	r3, [r7, #4]
 800818e:	689b      	ldr	r3, [r3, #8]
 8008190:	f107 020f 	add.w	r2, r7, #15
 8008194:	2101      	movs	r1, #1
 8008196:	4610      	mov	r0, r2
 8008198:	4798      	blx	r3

	return c;
 800819a:	7bfb      	ldrb	r3, [r7, #15]
}
 800819c:	4618      	mov	r0, r3
 800819e:	3710      	adds	r7, #16
 80081a0:	46bd      	mov	sp, r7
 80081a2:	bd80      	pop	{r7, pc}

080081a4 <uart_write>:

static int uart_write(h_shell_t * h_shell, char * s, uint16_t size) {
 80081a4:	b580      	push	{r7, lr}
 80081a6:	b084      	sub	sp, #16
 80081a8:	af00      	add	r7, sp, #0
 80081aa:	60f8      	str	r0, [r7, #12]
 80081ac:	60b9      	str	r1, [r7, #8]
 80081ae:	4613      	mov	r3, r2
 80081b0:	80fb      	strh	r3, [r7, #6]
//	HAL_UART_Transmit(h_shell->huart, (uint8_t*)s, size, HAL_MAX_DELAY);
//
//	return size;

	h_shell->drv_shell.drv_shell_transmit(s, size);
 80081b2:	68fb      	ldr	r3, [r7, #12]
 80081b4:	685b      	ldr	r3, [r3, #4]
 80081b6:	88fa      	ldrh	r2, [r7, #6]
 80081b8:	4611      	mov	r1, r2
 80081ba:	68b8      	ldr	r0, [r7, #8]
 80081bc:	4798      	blx	r3
	return size;
 80081be:	88fb      	ldrh	r3, [r7, #6]
}
 80081c0:	4618      	mov	r0, r3
 80081c2:	3710      	adds	r7, #16
 80081c4:	46bd      	mov	sp, r7
 80081c6:	bd80      	pop	{r7, pc}

080081c8 <sh_help>:

static int sh_help(h_shell_t * h_shell, int argc, char ** argv) {
 80081c8:	b590      	push	{r4, r7, lr}
 80081ca:	b089      	sub	sp, #36	@ 0x24
 80081cc:	af02      	add	r7, sp, #8
 80081ce:	60f8      	str	r0, [r7, #12]
 80081d0:	60b9      	str	r1, [r7, #8]
 80081d2:	607a      	str	r2, [r7, #4]
	int i;

	for(i = 0 ; i < h_shell->shell_func_list_size ; i++) {
 80081d4:	2300      	movs	r3, #0
 80081d6:	617b      	str	r3, [r7, #20]
 80081d8:	e028      	b.n	800822c <sh_help+0x64>
		int size;
		size = snprintf (h_shell->print_buffer, BUFFER_SIZE, "%c: %s\r\n", h_shell->shell_func_list[i].c, h_shell->shell_func_list[i].description);
 80081da:	68fb      	ldr	r3, [r7, #12]
 80081dc:	f503 7045 	add.w	r0, r3, #788	@ 0x314
 80081e0:	68f9      	ldr	r1, [r7, #12]
 80081e2:	697a      	ldr	r2, [r7, #20]
 80081e4:	4613      	mov	r3, r2
 80081e6:	005b      	lsls	r3, r3, #1
 80081e8:	4413      	add	r3, r2
 80081ea:	009b      	lsls	r3, r3, #2
 80081ec:	440b      	add	r3, r1
 80081ee:	3314      	adds	r3, #20
 80081f0:	781b      	ldrb	r3, [r3, #0]
 80081f2:	461c      	mov	r4, r3
 80081f4:	68f9      	ldr	r1, [r7, #12]
 80081f6:	697a      	ldr	r2, [r7, #20]
 80081f8:	4613      	mov	r3, r2
 80081fa:	005b      	lsls	r3, r3, #1
 80081fc:	4413      	add	r3, r2
 80081fe:	009b      	lsls	r3, r3, #2
 8008200:	440b      	add	r3, r1
 8008202:	331c      	adds	r3, #28
 8008204:	681b      	ldr	r3, [r3, #0]
 8008206:	9300      	str	r3, [sp, #0]
 8008208:	4623      	mov	r3, r4
 800820a:	4a0d      	ldr	r2, [pc, #52]	@ (8008240 <sh_help+0x78>)
 800820c:	2128      	movs	r1, #40	@ 0x28
 800820e:	f000 fb33 	bl	8008878 <sniprintf>
 8008212:	6138      	str	r0, [r7, #16]
		uart_write(h_shell, h_shell->print_buffer, size);
 8008214:	68fb      	ldr	r3, [r7, #12]
 8008216:	f503 7345 	add.w	r3, r3, #788	@ 0x314
 800821a:	693a      	ldr	r2, [r7, #16]
 800821c:	b292      	uxth	r2, r2
 800821e:	4619      	mov	r1, r3
 8008220:	68f8      	ldr	r0, [r7, #12]
 8008222:	f7ff ffbf 	bl	80081a4 <uart_write>
	for(i = 0 ; i < h_shell->shell_func_list_size ; i++) {
 8008226:	697b      	ldr	r3, [r7, #20]
 8008228:	3301      	adds	r3, #1
 800822a:	617b      	str	r3, [r7, #20]
 800822c:	68fb      	ldr	r3, [r7, #12]
 800822e:	691b      	ldr	r3, [r3, #16]
 8008230:	697a      	ldr	r2, [r7, #20]
 8008232:	429a      	cmp	r2, r3
 8008234:	dbd1      	blt.n	80081da <sh_help+0x12>
	}

	return 0;
 8008236:	2300      	movs	r3, #0
}
 8008238:	4618      	mov	r0, r3
 800823a:	371c      	adds	r7, #28
 800823c:	46bd      	mov	sp, r7
 800823e:	bd90      	pop	{r4, r7, pc}
 8008240:	08009b24 	.word	0x08009b24

08008244 <shell_init>:

void shell_init(h_shell_t * h_shell) {
 8008244:	b580      	push	{r7, lr}
 8008246:	b084      	sub	sp, #16
 8008248:	af00      	add	r7, sp, #0
 800824a:	6078      	str	r0, [r7, #4]
	int size = 0;
 800824c:	2300      	movs	r3, #0
 800824e:	60fb      	str	r3, [r7, #12]

	// Cr√©ation du s√©maphore
	h_shell->sem_uart_rx = xSemaphoreCreateBinary();
 8008250:	2203      	movs	r2, #3
 8008252:	2100      	movs	r1, #0
 8008254:	2001      	movs	r0, #1
 8008256:	f7fe fd7b 	bl	8006d50 <xQueueGenericCreate>
 800825a:	4602      	mov	r2, r0
 800825c:	687b      	ldr	r3, [r7, #4]
 800825e:	60da      	str	r2, [r3, #12]

	h_shell->shell_func_list_size = 0;
 8008260:	687b      	ldr	r3, [r7, #4]
 8008262:	2200      	movs	r2, #0
 8008264:	611a      	str	r2, [r3, #16]

	size = snprintf (h_shell->print_buffer, BUFFER_SIZE, "\r\n\r\n===== Monsieur Shell v0.2 =====\r\n");
 8008266:	687b      	ldr	r3, [r7, #4]
 8008268:	f503 7345 	add.w	r3, r3, #788	@ 0x314
 800826c:	4a0c      	ldr	r2, [pc, #48]	@ (80082a0 <shell_init+0x5c>)
 800826e:	2128      	movs	r1, #40	@ 0x28
 8008270:	4618      	mov	r0, r3
 8008272:	f000 fb01 	bl	8008878 <sniprintf>
 8008276:	60f8      	str	r0, [r7, #12]
	uart_write(h_shell, h_shell->print_buffer, size);
 8008278:	687b      	ldr	r3, [r7, #4]
 800827a:	f503 7345 	add.w	r3, r3, #788	@ 0x314
 800827e:	68fa      	ldr	r2, [r7, #12]
 8008280:	b292      	uxth	r2, r2
 8008282:	4619      	mov	r1, r3
 8008284:	6878      	ldr	r0, [r7, #4]
 8008286:	f7ff ff8d 	bl	80081a4 <uart_write>

	shell_add(h_shell, 'h', sh_help, "Help");
 800828a:	4b06      	ldr	r3, [pc, #24]	@ (80082a4 <shell_init+0x60>)
 800828c:	4a06      	ldr	r2, [pc, #24]	@ (80082a8 <shell_init+0x64>)
 800828e:	2168      	movs	r1, #104	@ 0x68
 8008290:	6878      	ldr	r0, [r7, #4]
 8008292:	f000 f80b 	bl	80082ac <shell_add>
}
 8008296:	bf00      	nop
 8008298:	3710      	adds	r7, #16
 800829a:	46bd      	mov	sp, r7
 800829c:	bd80      	pop	{r7, pc}
 800829e:	bf00      	nop
 80082a0:	08009b30 	.word	0x08009b30
 80082a4:	08009b58 	.word	0x08009b58
 80082a8:	080081c9 	.word	0x080081c9

080082ac <shell_add>:

int shell_add(h_shell_t * h_shell, char c, int (* pfunc)(h_shell_t * h_shell, int argc, char ** argv), char * description) {
 80082ac:	b480      	push	{r7}
 80082ae:	b085      	sub	sp, #20
 80082b0:	af00      	add	r7, sp, #0
 80082b2:	60f8      	str	r0, [r7, #12]
 80082b4:	607a      	str	r2, [r7, #4]
 80082b6:	603b      	str	r3, [r7, #0]
 80082b8:	460b      	mov	r3, r1
 80082ba:	72fb      	strb	r3, [r7, #11]
	if (h_shell->shell_func_list_size < SHELL_FUNC_LIST_MAX_SIZE) {
 80082bc:	68fb      	ldr	r3, [r7, #12]
 80082be:	691b      	ldr	r3, [r3, #16]
 80082c0:	2b3f      	cmp	r3, #63	@ 0x3f
 80082c2:	dc27      	bgt.n	8008314 <shell_add+0x68>
		h_shell->shell_func_list[h_shell->shell_func_list_size].c = c;
 80082c4:	68fb      	ldr	r3, [r7, #12]
 80082c6:	691a      	ldr	r2, [r3, #16]
 80082c8:	68f9      	ldr	r1, [r7, #12]
 80082ca:	4613      	mov	r3, r2
 80082cc:	005b      	lsls	r3, r3, #1
 80082ce:	4413      	add	r3, r2
 80082d0:	009b      	lsls	r3, r3, #2
 80082d2:	440b      	add	r3, r1
 80082d4:	3314      	adds	r3, #20
 80082d6:	7afa      	ldrb	r2, [r7, #11]
 80082d8:	701a      	strb	r2, [r3, #0]
		h_shell->shell_func_list[h_shell->shell_func_list_size].func = pfunc;
 80082da:	68fb      	ldr	r3, [r7, #12]
 80082dc:	691a      	ldr	r2, [r3, #16]
 80082de:	68f9      	ldr	r1, [r7, #12]
 80082e0:	4613      	mov	r3, r2
 80082e2:	005b      	lsls	r3, r3, #1
 80082e4:	4413      	add	r3, r2
 80082e6:	009b      	lsls	r3, r3, #2
 80082e8:	440b      	add	r3, r1
 80082ea:	3318      	adds	r3, #24
 80082ec:	687a      	ldr	r2, [r7, #4]
 80082ee:	601a      	str	r2, [r3, #0]
		h_shell->shell_func_list[h_shell->shell_func_list_size].description = description;
 80082f0:	68fb      	ldr	r3, [r7, #12]
 80082f2:	691a      	ldr	r2, [r3, #16]
 80082f4:	68f9      	ldr	r1, [r7, #12]
 80082f6:	4613      	mov	r3, r2
 80082f8:	005b      	lsls	r3, r3, #1
 80082fa:	4413      	add	r3, r2
 80082fc:	009b      	lsls	r3, r3, #2
 80082fe:	440b      	add	r3, r1
 8008300:	331c      	adds	r3, #28
 8008302:	683a      	ldr	r2, [r7, #0]
 8008304:	601a      	str	r2, [r3, #0]
		h_shell->shell_func_list_size++;
 8008306:	68fb      	ldr	r3, [r7, #12]
 8008308:	691b      	ldr	r3, [r3, #16]
 800830a:	1c5a      	adds	r2, r3, #1
 800830c:	68fb      	ldr	r3, [r7, #12]
 800830e:	611a      	str	r2, [r3, #16]
		return 0;
 8008310:	2300      	movs	r3, #0
 8008312:	e001      	b.n	8008318 <shell_add+0x6c>
	}

	return -1;
 8008314:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8008318:	4618      	mov	r0, r3
 800831a:	3714      	adds	r7, #20
 800831c:	46bd      	mov	sp, r7
 800831e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008322:	4770      	bx	lr

08008324 <shell_exec>:

static int shell_exec(h_shell_t * h_shell, char * buf) {
 8008324:	b580      	push	{r7, lr}
 8008326:	b090      	sub	sp, #64	@ 0x40
 8008328:	af00      	add	r7, sp, #0
 800832a:	6078      	str	r0, [r7, #4]
 800832c:	6039      	str	r1, [r7, #0]
	int i;

	char c = buf[0];
 800832e:	683b      	ldr	r3, [r7, #0]
 8008330:	781b      	ldrb	r3, [r3, #0]
 8008332:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

	int argc;
	char * argv[ARGC_MAX];
	char *p;

	for(i = 0 ; i < h_shell->shell_func_list_size ; i++) {
 8008336:	2300      	movs	r3, #0
 8008338:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800833a:	e041      	b.n	80083c0 <shell_exec+0x9c>
		if (h_shell->shell_func_list[i].c == c) {
 800833c:	6879      	ldr	r1, [r7, #4]
 800833e:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8008340:	4613      	mov	r3, r2
 8008342:	005b      	lsls	r3, r3, #1
 8008344:	4413      	add	r3, r2
 8008346:	009b      	lsls	r3, r3, #2
 8008348:	440b      	add	r3, r1
 800834a:	3314      	adds	r3, #20
 800834c:	781b      	ldrb	r3, [r3, #0]
 800834e:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 8008352:	429a      	cmp	r2, r3
 8008354:	d131      	bne.n	80083ba <shell_exec+0x96>
			argc = 1;
 8008356:	2301      	movs	r3, #1
 8008358:	63bb      	str	r3, [r7, #56]	@ 0x38
			argv[0] = buf;
 800835a:	683b      	ldr	r3, [r7, #0]
 800835c:	60fb      	str	r3, [r7, #12]

			for(p = buf ; *p != '\0' && argc < ARGC_MAX ; p++){
 800835e:	683b      	ldr	r3, [r7, #0]
 8008360:	637b      	str	r3, [r7, #52]	@ 0x34
 8008362:	e013      	b.n	800838c <shell_exec+0x68>
				if(*p == ' ') {
 8008364:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008366:	781b      	ldrb	r3, [r3, #0]
 8008368:	2b20      	cmp	r3, #32
 800836a:	d10c      	bne.n	8008386 <shell_exec+0x62>
					*p = '\0';
 800836c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800836e:	2200      	movs	r2, #0
 8008370:	701a      	strb	r2, [r3, #0]
					argv[argc++] = p+1;
 8008372:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008374:	1c5a      	adds	r2, r3, #1
 8008376:	63ba      	str	r2, [r7, #56]	@ 0x38
 8008378:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800837a:	3201      	adds	r2, #1
 800837c:	009b      	lsls	r3, r3, #2
 800837e:	3340      	adds	r3, #64	@ 0x40
 8008380:	443b      	add	r3, r7
 8008382:	f843 2c34 	str.w	r2, [r3, #-52]
			for(p = buf ; *p != '\0' && argc < ARGC_MAX ; p++){
 8008386:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008388:	3301      	adds	r3, #1
 800838a:	637b      	str	r3, [r7, #52]	@ 0x34
 800838c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800838e:	781b      	ldrb	r3, [r3, #0]
 8008390:	2b00      	cmp	r3, #0
 8008392:	d002      	beq.n	800839a <shell_exec+0x76>
 8008394:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008396:	2b07      	cmp	r3, #7
 8008398:	dde4      	ble.n	8008364 <shell_exec+0x40>
				}
			}

			return h_shell->shell_func_list[i].func(h_shell, argc, argv);
 800839a:	6879      	ldr	r1, [r7, #4]
 800839c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800839e:	4613      	mov	r3, r2
 80083a0:	005b      	lsls	r3, r3, #1
 80083a2:	4413      	add	r3, r2
 80083a4:	009b      	lsls	r3, r3, #2
 80083a6:	440b      	add	r3, r1
 80083a8:	3318      	adds	r3, #24
 80083aa:	681b      	ldr	r3, [r3, #0]
 80083ac:	f107 020c 	add.w	r2, r7, #12
 80083b0:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80083b2:	6878      	ldr	r0, [r7, #4]
 80083b4:	4798      	blx	r3
 80083b6:	4603      	mov	r3, r0
 80083b8:	e01c      	b.n	80083f4 <shell_exec+0xd0>
	for(i = 0 ; i < h_shell->shell_func_list_size ; i++) {
 80083ba:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80083bc:	3301      	adds	r3, #1
 80083be:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80083c0:	687b      	ldr	r3, [r7, #4]
 80083c2:	691b      	ldr	r3, [r3, #16]
 80083c4:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80083c6:	429a      	cmp	r2, r3
 80083c8:	dbb8      	blt.n	800833c <shell_exec+0x18>
		}
	}

	int size;
	size = snprintf (h_shell->print_buffer, BUFFER_SIZE, "%c: no such command\r\n", c);
 80083ca:	687b      	ldr	r3, [r7, #4]
 80083cc:	f503 7045 	add.w	r0, r3, #788	@ 0x314
 80083d0:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80083d4:	4a09      	ldr	r2, [pc, #36]	@ (80083fc <shell_exec+0xd8>)
 80083d6:	2128      	movs	r1, #40	@ 0x28
 80083d8:	f000 fa4e 	bl	8008878 <sniprintf>
 80083dc:	62f8      	str	r0, [r7, #44]	@ 0x2c
	uart_write(h_shell, h_shell->print_buffer, size);
 80083de:	687b      	ldr	r3, [r7, #4]
 80083e0:	f503 7345 	add.w	r3, r3, #788	@ 0x314
 80083e4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80083e6:	b292      	uxth	r2, r2
 80083e8:	4619      	mov	r1, r3
 80083ea:	6878      	ldr	r0, [r7, #4]
 80083ec:	f7ff feda 	bl	80081a4 <uart_write>
	return -1;
 80083f0:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 80083f4:	4618      	mov	r0, r3
 80083f6:	3740      	adds	r7, #64	@ 0x40
 80083f8:	46bd      	mov	sp, r7
 80083fa:	bd80      	pop	{r7, pc}
 80083fc:	08009b60 	.word	0x08009b60

08008400 <shell_run>:

int shell_run(h_shell_t * h_shell) {
 8008400:	b580      	push	{r7, lr}
 8008402:	b086      	sub	sp, #24
 8008404:	af00      	add	r7, sp, #0
 8008406:	6078      	str	r0, [r7, #4]
	int reading = 0;
 8008408:	2300      	movs	r3, #0
 800840a:	617b      	str	r3, [r7, #20]
	int pos = 0;
 800840c:	2300      	movs	r3, #0
 800840e:	613b      	str	r3, [r7, #16]

	while (1) {
		uart_write(h_shell, "> ", 2);
 8008410:	2202      	movs	r2, #2
 8008412:	4938      	ldr	r1, [pc, #224]	@ (80084f4 <shell_run+0xf4>)
 8008414:	6878      	ldr	r0, [r7, #4]
 8008416:	f7ff fec5 	bl	80081a4 <uart_write>
		reading = 1;
 800841a:	2301      	movs	r3, #1
 800841c:	617b      	str	r3, [r7, #20]

		while(reading) {
 800841e:	e05d      	b.n	80084dc <shell_run+0xdc>
			char c = uart_read(h_shell);
 8008420:	6878      	ldr	r0, [r7, #4]
 8008422:	f7ff feaf 	bl	8008184 <uart_read>
 8008426:	4603      	mov	r3, r0
 8008428:	72fb      	strb	r3, [r7, #11]
			int size;

			switch (c) {
 800842a:	7afb      	ldrb	r3, [r7, #11]
 800842c:	2b08      	cmp	r3, #8
 800842e:	d034      	beq.n	800849a <shell_run+0x9a>
 8008430:	2b0d      	cmp	r3, #13
 8008432:	d13e      	bne.n	80084b2 <shell_run+0xb2>
			//process RETURN key
			case '\r':
				//case '\n':
				size = snprintf (h_shell->print_buffer, BUFFER_SIZE, "\r\n");
 8008434:	687b      	ldr	r3, [r7, #4]
 8008436:	f503 7345 	add.w	r3, r3, #788	@ 0x314
 800843a:	4a2f      	ldr	r2, [pc, #188]	@ (80084f8 <shell_run+0xf8>)
 800843c:	2128      	movs	r1, #40	@ 0x28
 800843e:	4618      	mov	r0, r3
 8008440:	f000 fa1a 	bl	8008878 <sniprintf>
 8008444:	60f8      	str	r0, [r7, #12]
				uart_write(h_shell, h_shell->print_buffer, size);
 8008446:	687b      	ldr	r3, [r7, #4]
 8008448:	f503 7345 	add.w	r3, r3, #788	@ 0x314
 800844c:	68fa      	ldr	r2, [r7, #12]
 800844e:	b292      	uxth	r2, r2
 8008450:	4619      	mov	r1, r3
 8008452:	6878      	ldr	r0, [r7, #4]
 8008454:	f7ff fea6 	bl	80081a4 <uart_write>
				h_shell->cmd_buffer[pos++] = 0;     //add \0 char at end of string
 8008458:	693b      	ldr	r3, [r7, #16]
 800845a:	1c5a      	adds	r2, r3, #1
 800845c:	613a      	str	r2, [r7, #16]
 800845e:	687a      	ldr	r2, [r7, #4]
 8008460:	4413      	add	r3, r2
 8008462:	2200      	movs	r2, #0
 8008464:	f883 233c 	strb.w	r2, [r3, #828]	@ 0x33c
				size = snprintf (h_shell->print_buffer, BUFFER_SIZE, ":%s\r\n", h_shell->cmd_buffer);
 8008468:	687b      	ldr	r3, [r7, #4]
 800846a:	f503 7045 	add.w	r0, r3, #788	@ 0x314
 800846e:	687b      	ldr	r3, [r7, #4]
 8008470:	f503 734f 	add.w	r3, r3, #828	@ 0x33c
 8008474:	4a21      	ldr	r2, [pc, #132]	@ (80084fc <shell_run+0xfc>)
 8008476:	2128      	movs	r1, #40	@ 0x28
 8008478:	f000 f9fe 	bl	8008878 <sniprintf>
 800847c:	60f8      	str	r0, [r7, #12]
				uart_write(h_shell, h_shell->print_buffer, size);
 800847e:	687b      	ldr	r3, [r7, #4]
 8008480:	f503 7345 	add.w	r3, r3, #788	@ 0x314
 8008484:	68fa      	ldr	r2, [r7, #12]
 8008486:	b292      	uxth	r2, r2
 8008488:	4619      	mov	r1, r3
 800848a:	6878      	ldr	r0, [r7, #4]
 800848c:	f7ff fe8a 	bl	80081a4 <uart_write>
				reading = 0;        //exit read loop
 8008490:	2300      	movs	r3, #0
 8008492:	617b      	str	r3, [r7, #20]
				pos = 0;            //reset buffer
 8008494:	2300      	movs	r3, #0
 8008496:	613b      	str	r3, [r7, #16]
				break;
 8008498:	e020      	b.n	80084dc <shell_run+0xdc>
				//backspace
			case '\b':
				if (pos > 0) {      //is there a char to delete?
 800849a:	693b      	ldr	r3, [r7, #16]
 800849c:	2b00      	cmp	r3, #0
 800849e:	dd1c      	ble.n	80084da <shell_run+0xda>
					pos--;          //remove it in buffer
 80084a0:	693b      	ldr	r3, [r7, #16]
 80084a2:	3b01      	subs	r3, #1
 80084a4:	613b      	str	r3, [r7, #16]

					uart_write(h_shell, "\b \b", 3);	// delete the char on the terminal
 80084a6:	2203      	movs	r2, #3
 80084a8:	4915      	ldr	r1, [pc, #84]	@ (8008500 <shell_run+0x100>)
 80084aa:	6878      	ldr	r0, [r7, #4]
 80084ac:	f7ff fe7a 	bl	80081a4 <uart_write>
				}
				break;
 80084b0:	e013      	b.n	80084da <shell_run+0xda>
				//other characters
			default:
				//only store characters if buffer has space
				if (pos < BUFFER_SIZE-1) {
 80084b2:	693b      	ldr	r3, [r7, #16]
 80084b4:	2b26      	cmp	r3, #38	@ 0x26
 80084b6:	dc11      	bgt.n	80084dc <shell_run+0xdc>
					uart_write(h_shell, &c, 1);
 80084b8:	f107 030b 	add.w	r3, r7, #11
 80084bc:	2201      	movs	r2, #1
 80084be:	4619      	mov	r1, r3
 80084c0:	6878      	ldr	r0, [r7, #4]
 80084c2:	f7ff fe6f 	bl	80081a4 <uart_write>
					h_shell->cmd_buffer[pos++] = c; //store
 80084c6:	693b      	ldr	r3, [r7, #16]
 80084c8:	1c5a      	adds	r2, r3, #1
 80084ca:	613a      	str	r2, [r7, #16]
 80084cc:	7af9      	ldrb	r1, [r7, #11]
 80084ce:	687a      	ldr	r2, [r7, #4]
 80084d0:	4413      	add	r3, r2
 80084d2:	460a      	mov	r2, r1
 80084d4:	f883 233c 	strb.w	r2, [r3, #828]	@ 0x33c
 80084d8:	e000      	b.n	80084dc <shell_run+0xdc>
				break;
 80084da:	bf00      	nop
		while(reading) {
 80084dc:	697b      	ldr	r3, [r7, #20]
 80084de:	2b00      	cmp	r3, #0
 80084e0:	d19e      	bne.n	8008420 <shell_run+0x20>
				}
			}
		}
		shell_exec(h_shell, h_shell->cmd_buffer);
 80084e2:	687b      	ldr	r3, [r7, #4]
 80084e4:	f503 734f 	add.w	r3, r3, #828	@ 0x33c
 80084e8:	4619      	mov	r1, r3
 80084ea:	6878      	ldr	r0, [r7, #4]
 80084ec:	f7ff ff1a 	bl	8008324 <shell_exec>
		uart_write(h_shell, "> ", 2);
 80084f0:	e78e      	b.n	8008410 <shell_run+0x10>
 80084f2:	bf00      	nop
 80084f4:	08009b78 	.word	0x08009b78
 80084f8:	08009b7c 	.word	0x08009b7c
 80084fc:	08009b80 	.word	0x08009b80
 8008500:	08009b88 	.word	0x08009b88

08008504 <atoi>:
 8008504:	220a      	movs	r2, #10
 8008506:	2100      	movs	r1, #0
 8008508:	f000 b87a 	b.w	8008600 <strtol>

0800850c <_strtol_l.isra.0>:
 800850c:	2b24      	cmp	r3, #36	@ 0x24
 800850e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008512:	4686      	mov	lr, r0
 8008514:	4690      	mov	r8, r2
 8008516:	d801      	bhi.n	800851c <_strtol_l.isra.0+0x10>
 8008518:	2b01      	cmp	r3, #1
 800851a:	d106      	bne.n	800852a <_strtol_l.isra.0+0x1e>
 800851c:	f000 fb66 	bl	8008bec <__errno>
 8008520:	2316      	movs	r3, #22
 8008522:	6003      	str	r3, [r0, #0]
 8008524:	2000      	movs	r0, #0
 8008526:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800852a:	4834      	ldr	r0, [pc, #208]	@ (80085fc <_strtol_l.isra.0+0xf0>)
 800852c:	460d      	mov	r5, r1
 800852e:	462a      	mov	r2, r5
 8008530:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008534:	5d06      	ldrb	r6, [r0, r4]
 8008536:	f016 0608 	ands.w	r6, r6, #8
 800853a:	d1f8      	bne.n	800852e <_strtol_l.isra.0+0x22>
 800853c:	2c2d      	cmp	r4, #45	@ 0x2d
 800853e:	d110      	bne.n	8008562 <_strtol_l.isra.0+0x56>
 8008540:	782c      	ldrb	r4, [r5, #0]
 8008542:	2601      	movs	r6, #1
 8008544:	1c95      	adds	r5, r2, #2
 8008546:	f033 0210 	bics.w	r2, r3, #16
 800854a:	d115      	bne.n	8008578 <_strtol_l.isra.0+0x6c>
 800854c:	2c30      	cmp	r4, #48	@ 0x30
 800854e:	d10d      	bne.n	800856c <_strtol_l.isra.0+0x60>
 8008550:	782a      	ldrb	r2, [r5, #0]
 8008552:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8008556:	2a58      	cmp	r2, #88	@ 0x58
 8008558:	d108      	bne.n	800856c <_strtol_l.isra.0+0x60>
 800855a:	786c      	ldrb	r4, [r5, #1]
 800855c:	3502      	adds	r5, #2
 800855e:	2310      	movs	r3, #16
 8008560:	e00a      	b.n	8008578 <_strtol_l.isra.0+0x6c>
 8008562:	2c2b      	cmp	r4, #43	@ 0x2b
 8008564:	bf04      	itt	eq
 8008566:	782c      	ldrbeq	r4, [r5, #0]
 8008568:	1c95      	addeq	r5, r2, #2
 800856a:	e7ec      	b.n	8008546 <_strtol_l.isra.0+0x3a>
 800856c:	2b00      	cmp	r3, #0
 800856e:	d1f6      	bne.n	800855e <_strtol_l.isra.0+0x52>
 8008570:	2c30      	cmp	r4, #48	@ 0x30
 8008572:	bf14      	ite	ne
 8008574:	230a      	movne	r3, #10
 8008576:	2308      	moveq	r3, #8
 8008578:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800857c:	f10c 3cff 	add.w	ip, ip, #4294967295	@ 0xffffffff
 8008580:	2200      	movs	r2, #0
 8008582:	fbbc f9f3 	udiv	r9, ip, r3
 8008586:	4610      	mov	r0, r2
 8008588:	fb03 ca19 	mls	sl, r3, r9, ip
 800858c:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8008590:	2f09      	cmp	r7, #9
 8008592:	d80f      	bhi.n	80085b4 <_strtol_l.isra.0+0xa8>
 8008594:	463c      	mov	r4, r7
 8008596:	42a3      	cmp	r3, r4
 8008598:	dd1b      	ble.n	80085d2 <_strtol_l.isra.0+0xc6>
 800859a:	1c57      	adds	r7, r2, #1
 800859c:	d007      	beq.n	80085ae <_strtol_l.isra.0+0xa2>
 800859e:	4581      	cmp	r9, r0
 80085a0:	d314      	bcc.n	80085cc <_strtol_l.isra.0+0xc0>
 80085a2:	d101      	bne.n	80085a8 <_strtol_l.isra.0+0x9c>
 80085a4:	45a2      	cmp	sl, r4
 80085a6:	db11      	blt.n	80085cc <_strtol_l.isra.0+0xc0>
 80085a8:	fb00 4003 	mla	r0, r0, r3, r4
 80085ac:	2201      	movs	r2, #1
 80085ae:	f815 4b01 	ldrb.w	r4, [r5], #1
 80085b2:	e7eb      	b.n	800858c <_strtol_l.isra.0+0x80>
 80085b4:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 80085b8:	2f19      	cmp	r7, #25
 80085ba:	d801      	bhi.n	80085c0 <_strtol_l.isra.0+0xb4>
 80085bc:	3c37      	subs	r4, #55	@ 0x37
 80085be:	e7ea      	b.n	8008596 <_strtol_l.isra.0+0x8a>
 80085c0:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 80085c4:	2f19      	cmp	r7, #25
 80085c6:	d804      	bhi.n	80085d2 <_strtol_l.isra.0+0xc6>
 80085c8:	3c57      	subs	r4, #87	@ 0x57
 80085ca:	e7e4      	b.n	8008596 <_strtol_l.isra.0+0x8a>
 80085cc:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80085d0:	e7ed      	b.n	80085ae <_strtol_l.isra.0+0xa2>
 80085d2:	1c53      	adds	r3, r2, #1
 80085d4:	d108      	bne.n	80085e8 <_strtol_l.isra.0+0xdc>
 80085d6:	2322      	movs	r3, #34	@ 0x22
 80085d8:	f8ce 3000 	str.w	r3, [lr]
 80085dc:	4660      	mov	r0, ip
 80085de:	f1b8 0f00 	cmp.w	r8, #0
 80085e2:	d0a0      	beq.n	8008526 <_strtol_l.isra.0+0x1a>
 80085e4:	1e69      	subs	r1, r5, #1
 80085e6:	e006      	b.n	80085f6 <_strtol_l.isra.0+0xea>
 80085e8:	b106      	cbz	r6, 80085ec <_strtol_l.isra.0+0xe0>
 80085ea:	4240      	negs	r0, r0
 80085ec:	f1b8 0f00 	cmp.w	r8, #0
 80085f0:	d099      	beq.n	8008526 <_strtol_l.isra.0+0x1a>
 80085f2:	2a00      	cmp	r2, #0
 80085f4:	d1f6      	bne.n	80085e4 <_strtol_l.isra.0+0xd8>
 80085f6:	f8c8 1000 	str.w	r1, [r8]
 80085fa:	e794      	b.n	8008526 <_strtol_l.isra.0+0x1a>
 80085fc:	08009bd5 	.word	0x08009bd5

08008600 <strtol>:
 8008600:	4613      	mov	r3, r2
 8008602:	460a      	mov	r2, r1
 8008604:	4601      	mov	r1, r0
 8008606:	4802      	ldr	r0, [pc, #8]	@ (8008610 <strtol+0x10>)
 8008608:	6800      	ldr	r0, [r0, #0]
 800860a:	f7ff bf7f 	b.w	800850c <_strtol_l.isra.0>
 800860e:	bf00      	nop
 8008610:	20000380 	.word	0x20000380

08008614 <std>:
 8008614:	2300      	movs	r3, #0
 8008616:	b510      	push	{r4, lr}
 8008618:	4604      	mov	r4, r0
 800861a:	e9c0 3300 	strd	r3, r3, [r0]
 800861e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008622:	6083      	str	r3, [r0, #8]
 8008624:	8181      	strh	r1, [r0, #12]
 8008626:	6643      	str	r3, [r0, #100]	@ 0x64
 8008628:	81c2      	strh	r2, [r0, #14]
 800862a:	6183      	str	r3, [r0, #24]
 800862c:	4619      	mov	r1, r3
 800862e:	2208      	movs	r2, #8
 8008630:	305c      	adds	r0, #92	@ 0x5c
 8008632:	f000 fa2f 	bl	8008a94 <memset>
 8008636:	4b0d      	ldr	r3, [pc, #52]	@ (800866c <std+0x58>)
 8008638:	6263      	str	r3, [r4, #36]	@ 0x24
 800863a:	4b0d      	ldr	r3, [pc, #52]	@ (8008670 <std+0x5c>)
 800863c:	62a3      	str	r3, [r4, #40]	@ 0x28
 800863e:	4b0d      	ldr	r3, [pc, #52]	@ (8008674 <std+0x60>)
 8008640:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8008642:	4b0d      	ldr	r3, [pc, #52]	@ (8008678 <std+0x64>)
 8008644:	6323      	str	r3, [r4, #48]	@ 0x30
 8008646:	4b0d      	ldr	r3, [pc, #52]	@ (800867c <std+0x68>)
 8008648:	6224      	str	r4, [r4, #32]
 800864a:	429c      	cmp	r4, r3
 800864c:	d006      	beq.n	800865c <std+0x48>
 800864e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8008652:	4294      	cmp	r4, r2
 8008654:	d002      	beq.n	800865c <std+0x48>
 8008656:	33d0      	adds	r3, #208	@ 0xd0
 8008658:	429c      	cmp	r4, r3
 800865a:	d105      	bne.n	8008668 <std+0x54>
 800865c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8008660:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008664:	f000 baec 	b.w	8008c40 <__retarget_lock_init_recursive>
 8008668:	bd10      	pop	{r4, pc}
 800866a:	bf00      	nop
 800866c:	080088e5 	.word	0x080088e5
 8008670:	08008907 	.word	0x08008907
 8008674:	0800893f 	.word	0x0800893f
 8008678:	08008963 	.word	0x08008963
 800867c:	20005dac 	.word	0x20005dac

08008680 <stdio_exit_handler>:
 8008680:	4a02      	ldr	r2, [pc, #8]	@ (800868c <stdio_exit_handler+0xc>)
 8008682:	4903      	ldr	r1, [pc, #12]	@ (8008690 <stdio_exit_handler+0x10>)
 8008684:	4803      	ldr	r0, [pc, #12]	@ (8008694 <stdio_exit_handler+0x14>)
 8008686:	f000 b869 	b.w	800875c <_fwalk_sglue>
 800868a:	bf00      	nop
 800868c:	20000374 	.word	0x20000374
 8008690:	080097a9 	.word	0x080097a9
 8008694:	20000384 	.word	0x20000384

08008698 <cleanup_stdio>:
 8008698:	6841      	ldr	r1, [r0, #4]
 800869a:	4b0c      	ldr	r3, [pc, #48]	@ (80086cc <cleanup_stdio+0x34>)
 800869c:	4299      	cmp	r1, r3
 800869e:	b510      	push	{r4, lr}
 80086a0:	4604      	mov	r4, r0
 80086a2:	d001      	beq.n	80086a8 <cleanup_stdio+0x10>
 80086a4:	f001 f880 	bl	80097a8 <_fflush_r>
 80086a8:	68a1      	ldr	r1, [r4, #8]
 80086aa:	4b09      	ldr	r3, [pc, #36]	@ (80086d0 <cleanup_stdio+0x38>)
 80086ac:	4299      	cmp	r1, r3
 80086ae:	d002      	beq.n	80086b6 <cleanup_stdio+0x1e>
 80086b0:	4620      	mov	r0, r4
 80086b2:	f001 f879 	bl	80097a8 <_fflush_r>
 80086b6:	68e1      	ldr	r1, [r4, #12]
 80086b8:	4b06      	ldr	r3, [pc, #24]	@ (80086d4 <cleanup_stdio+0x3c>)
 80086ba:	4299      	cmp	r1, r3
 80086bc:	d004      	beq.n	80086c8 <cleanup_stdio+0x30>
 80086be:	4620      	mov	r0, r4
 80086c0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80086c4:	f001 b870 	b.w	80097a8 <_fflush_r>
 80086c8:	bd10      	pop	{r4, pc}
 80086ca:	bf00      	nop
 80086cc:	20005dac 	.word	0x20005dac
 80086d0:	20005e14 	.word	0x20005e14
 80086d4:	20005e7c 	.word	0x20005e7c

080086d8 <global_stdio_init.part.0>:
 80086d8:	b510      	push	{r4, lr}
 80086da:	4b0b      	ldr	r3, [pc, #44]	@ (8008708 <global_stdio_init.part.0+0x30>)
 80086dc:	4c0b      	ldr	r4, [pc, #44]	@ (800870c <global_stdio_init.part.0+0x34>)
 80086de:	4a0c      	ldr	r2, [pc, #48]	@ (8008710 <global_stdio_init.part.0+0x38>)
 80086e0:	601a      	str	r2, [r3, #0]
 80086e2:	4620      	mov	r0, r4
 80086e4:	2200      	movs	r2, #0
 80086e6:	2104      	movs	r1, #4
 80086e8:	f7ff ff94 	bl	8008614 <std>
 80086ec:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80086f0:	2201      	movs	r2, #1
 80086f2:	2109      	movs	r1, #9
 80086f4:	f7ff ff8e 	bl	8008614 <std>
 80086f8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80086fc:	2202      	movs	r2, #2
 80086fe:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008702:	2112      	movs	r1, #18
 8008704:	f7ff bf86 	b.w	8008614 <std>
 8008708:	20005ee4 	.word	0x20005ee4
 800870c:	20005dac 	.word	0x20005dac
 8008710:	08008681 	.word	0x08008681

08008714 <__sfp_lock_acquire>:
 8008714:	4801      	ldr	r0, [pc, #4]	@ (800871c <__sfp_lock_acquire+0x8>)
 8008716:	f000 ba94 	b.w	8008c42 <__retarget_lock_acquire_recursive>
 800871a:	bf00      	nop
 800871c:	20005eed 	.word	0x20005eed

08008720 <__sfp_lock_release>:
 8008720:	4801      	ldr	r0, [pc, #4]	@ (8008728 <__sfp_lock_release+0x8>)
 8008722:	f000 ba8f 	b.w	8008c44 <__retarget_lock_release_recursive>
 8008726:	bf00      	nop
 8008728:	20005eed 	.word	0x20005eed

0800872c <__sinit>:
 800872c:	b510      	push	{r4, lr}
 800872e:	4604      	mov	r4, r0
 8008730:	f7ff fff0 	bl	8008714 <__sfp_lock_acquire>
 8008734:	6a23      	ldr	r3, [r4, #32]
 8008736:	b11b      	cbz	r3, 8008740 <__sinit+0x14>
 8008738:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800873c:	f7ff bff0 	b.w	8008720 <__sfp_lock_release>
 8008740:	4b04      	ldr	r3, [pc, #16]	@ (8008754 <__sinit+0x28>)
 8008742:	6223      	str	r3, [r4, #32]
 8008744:	4b04      	ldr	r3, [pc, #16]	@ (8008758 <__sinit+0x2c>)
 8008746:	681b      	ldr	r3, [r3, #0]
 8008748:	2b00      	cmp	r3, #0
 800874a:	d1f5      	bne.n	8008738 <__sinit+0xc>
 800874c:	f7ff ffc4 	bl	80086d8 <global_stdio_init.part.0>
 8008750:	e7f2      	b.n	8008738 <__sinit+0xc>
 8008752:	bf00      	nop
 8008754:	08008699 	.word	0x08008699
 8008758:	20005ee4 	.word	0x20005ee4

0800875c <_fwalk_sglue>:
 800875c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008760:	4607      	mov	r7, r0
 8008762:	4688      	mov	r8, r1
 8008764:	4614      	mov	r4, r2
 8008766:	2600      	movs	r6, #0
 8008768:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800876c:	f1b9 0901 	subs.w	r9, r9, #1
 8008770:	d505      	bpl.n	800877e <_fwalk_sglue+0x22>
 8008772:	6824      	ldr	r4, [r4, #0]
 8008774:	2c00      	cmp	r4, #0
 8008776:	d1f7      	bne.n	8008768 <_fwalk_sglue+0xc>
 8008778:	4630      	mov	r0, r6
 800877a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800877e:	89ab      	ldrh	r3, [r5, #12]
 8008780:	2b01      	cmp	r3, #1
 8008782:	d907      	bls.n	8008794 <_fwalk_sglue+0x38>
 8008784:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008788:	3301      	adds	r3, #1
 800878a:	d003      	beq.n	8008794 <_fwalk_sglue+0x38>
 800878c:	4629      	mov	r1, r5
 800878e:	4638      	mov	r0, r7
 8008790:	47c0      	blx	r8
 8008792:	4306      	orrs	r6, r0
 8008794:	3568      	adds	r5, #104	@ 0x68
 8008796:	e7e9      	b.n	800876c <_fwalk_sglue+0x10>

08008798 <iprintf>:
 8008798:	b40f      	push	{r0, r1, r2, r3}
 800879a:	b507      	push	{r0, r1, r2, lr}
 800879c:	4906      	ldr	r1, [pc, #24]	@ (80087b8 <iprintf+0x20>)
 800879e:	ab04      	add	r3, sp, #16
 80087a0:	6808      	ldr	r0, [r1, #0]
 80087a2:	f853 2b04 	ldr.w	r2, [r3], #4
 80087a6:	6881      	ldr	r1, [r0, #8]
 80087a8:	9301      	str	r3, [sp, #4]
 80087aa:	f000 fcd5 	bl	8009158 <_vfiprintf_r>
 80087ae:	b003      	add	sp, #12
 80087b0:	f85d eb04 	ldr.w	lr, [sp], #4
 80087b4:	b004      	add	sp, #16
 80087b6:	4770      	bx	lr
 80087b8:	20000380 	.word	0x20000380

080087bc <_puts_r>:
 80087bc:	6a03      	ldr	r3, [r0, #32]
 80087be:	b570      	push	{r4, r5, r6, lr}
 80087c0:	6884      	ldr	r4, [r0, #8]
 80087c2:	4605      	mov	r5, r0
 80087c4:	460e      	mov	r6, r1
 80087c6:	b90b      	cbnz	r3, 80087cc <_puts_r+0x10>
 80087c8:	f7ff ffb0 	bl	800872c <__sinit>
 80087cc:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80087ce:	07db      	lsls	r3, r3, #31
 80087d0:	d405      	bmi.n	80087de <_puts_r+0x22>
 80087d2:	89a3      	ldrh	r3, [r4, #12]
 80087d4:	0598      	lsls	r0, r3, #22
 80087d6:	d402      	bmi.n	80087de <_puts_r+0x22>
 80087d8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80087da:	f000 fa32 	bl	8008c42 <__retarget_lock_acquire_recursive>
 80087de:	89a3      	ldrh	r3, [r4, #12]
 80087e0:	0719      	lsls	r1, r3, #28
 80087e2:	d502      	bpl.n	80087ea <_puts_r+0x2e>
 80087e4:	6923      	ldr	r3, [r4, #16]
 80087e6:	2b00      	cmp	r3, #0
 80087e8:	d135      	bne.n	8008856 <_puts_r+0x9a>
 80087ea:	4621      	mov	r1, r4
 80087ec:	4628      	mov	r0, r5
 80087ee:	f000 f8fb 	bl	80089e8 <__swsetup_r>
 80087f2:	b380      	cbz	r0, 8008856 <_puts_r+0x9a>
 80087f4:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 80087f8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80087fa:	07da      	lsls	r2, r3, #31
 80087fc:	d405      	bmi.n	800880a <_puts_r+0x4e>
 80087fe:	89a3      	ldrh	r3, [r4, #12]
 8008800:	059b      	lsls	r3, r3, #22
 8008802:	d402      	bmi.n	800880a <_puts_r+0x4e>
 8008804:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008806:	f000 fa1d 	bl	8008c44 <__retarget_lock_release_recursive>
 800880a:	4628      	mov	r0, r5
 800880c:	bd70      	pop	{r4, r5, r6, pc}
 800880e:	2b00      	cmp	r3, #0
 8008810:	da04      	bge.n	800881c <_puts_r+0x60>
 8008812:	69a2      	ldr	r2, [r4, #24]
 8008814:	429a      	cmp	r2, r3
 8008816:	dc17      	bgt.n	8008848 <_puts_r+0x8c>
 8008818:	290a      	cmp	r1, #10
 800881a:	d015      	beq.n	8008848 <_puts_r+0x8c>
 800881c:	6823      	ldr	r3, [r4, #0]
 800881e:	1c5a      	adds	r2, r3, #1
 8008820:	6022      	str	r2, [r4, #0]
 8008822:	7019      	strb	r1, [r3, #0]
 8008824:	68a3      	ldr	r3, [r4, #8]
 8008826:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800882a:	3b01      	subs	r3, #1
 800882c:	60a3      	str	r3, [r4, #8]
 800882e:	2900      	cmp	r1, #0
 8008830:	d1ed      	bne.n	800880e <_puts_r+0x52>
 8008832:	2b00      	cmp	r3, #0
 8008834:	da11      	bge.n	800885a <_puts_r+0x9e>
 8008836:	4622      	mov	r2, r4
 8008838:	210a      	movs	r1, #10
 800883a:	4628      	mov	r0, r5
 800883c:	f000 f895 	bl	800896a <__swbuf_r>
 8008840:	3001      	adds	r0, #1
 8008842:	d0d7      	beq.n	80087f4 <_puts_r+0x38>
 8008844:	250a      	movs	r5, #10
 8008846:	e7d7      	b.n	80087f8 <_puts_r+0x3c>
 8008848:	4622      	mov	r2, r4
 800884a:	4628      	mov	r0, r5
 800884c:	f000 f88d 	bl	800896a <__swbuf_r>
 8008850:	3001      	adds	r0, #1
 8008852:	d1e7      	bne.n	8008824 <_puts_r+0x68>
 8008854:	e7ce      	b.n	80087f4 <_puts_r+0x38>
 8008856:	3e01      	subs	r6, #1
 8008858:	e7e4      	b.n	8008824 <_puts_r+0x68>
 800885a:	6823      	ldr	r3, [r4, #0]
 800885c:	1c5a      	adds	r2, r3, #1
 800885e:	6022      	str	r2, [r4, #0]
 8008860:	220a      	movs	r2, #10
 8008862:	701a      	strb	r2, [r3, #0]
 8008864:	e7ee      	b.n	8008844 <_puts_r+0x88>
	...

08008868 <puts>:
 8008868:	4b02      	ldr	r3, [pc, #8]	@ (8008874 <puts+0xc>)
 800886a:	4601      	mov	r1, r0
 800886c:	6818      	ldr	r0, [r3, #0]
 800886e:	f7ff bfa5 	b.w	80087bc <_puts_r>
 8008872:	bf00      	nop
 8008874:	20000380 	.word	0x20000380

08008878 <sniprintf>:
 8008878:	b40c      	push	{r2, r3}
 800887a:	b530      	push	{r4, r5, lr}
 800887c:	4b18      	ldr	r3, [pc, #96]	@ (80088e0 <sniprintf+0x68>)
 800887e:	1e0c      	subs	r4, r1, #0
 8008880:	681d      	ldr	r5, [r3, #0]
 8008882:	b09d      	sub	sp, #116	@ 0x74
 8008884:	da08      	bge.n	8008898 <sniprintf+0x20>
 8008886:	238b      	movs	r3, #139	@ 0x8b
 8008888:	602b      	str	r3, [r5, #0]
 800888a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800888e:	b01d      	add	sp, #116	@ 0x74
 8008890:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008894:	b002      	add	sp, #8
 8008896:	4770      	bx	lr
 8008898:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800889c:	f8ad 3014 	strh.w	r3, [sp, #20]
 80088a0:	f04f 0300 	mov.w	r3, #0
 80088a4:	931b      	str	r3, [sp, #108]	@ 0x6c
 80088a6:	bf14      	ite	ne
 80088a8:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 80088ac:	4623      	moveq	r3, r4
 80088ae:	9304      	str	r3, [sp, #16]
 80088b0:	9307      	str	r3, [sp, #28]
 80088b2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80088b6:	9002      	str	r0, [sp, #8]
 80088b8:	9006      	str	r0, [sp, #24]
 80088ba:	f8ad 3016 	strh.w	r3, [sp, #22]
 80088be:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 80088c0:	ab21      	add	r3, sp, #132	@ 0x84
 80088c2:	a902      	add	r1, sp, #8
 80088c4:	4628      	mov	r0, r5
 80088c6:	9301      	str	r3, [sp, #4]
 80088c8:	f000 fb20 	bl	8008f0c <_svfiprintf_r>
 80088cc:	1c43      	adds	r3, r0, #1
 80088ce:	bfbc      	itt	lt
 80088d0:	238b      	movlt	r3, #139	@ 0x8b
 80088d2:	602b      	strlt	r3, [r5, #0]
 80088d4:	2c00      	cmp	r4, #0
 80088d6:	d0da      	beq.n	800888e <sniprintf+0x16>
 80088d8:	9b02      	ldr	r3, [sp, #8]
 80088da:	2200      	movs	r2, #0
 80088dc:	701a      	strb	r2, [r3, #0]
 80088de:	e7d6      	b.n	800888e <sniprintf+0x16>
 80088e0:	20000380 	.word	0x20000380

080088e4 <__sread>:
 80088e4:	b510      	push	{r4, lr}
 80088e6:	460c      	mov	r4, r1
 80088e8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80088ec:	f000 f95a 	bl	8008ba4 <_read_r>
 80088f0:	2800      	cmp	r0, #0
 80088f2:	bfab      	itete	ge
 80088f4:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80088f6:	89a3      	ldrhlt	r3, [r4, #12]
 80088f8:	181b      	addge	r3, r3, r0
 80088fa:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80088fe:	bfac      	ite	ge
 8008900:	6563      	strge	r3, [r4, #84]	@ 0x54
 8008902:	81a3      	strhlt	r3, [r4, #12]
 8008904:	bd10      	pop	{r4, pc}

08008906 <__swrite>:
 8008906:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800890a:	461f      	mov	r7, r3
 800890c:	898b      	ldrh	r3, [r1, #12]
 800890e:	05db      	lsls	r3, r3, #23
 8008910:	4605      	mov	r5, r0
 8008912:	460c      	mov	r4, r1
 8008914:	4616      	mov	r6, r2
 8008916:	d505      	bpl.n	8008924 <__swrite+0x1e>
 8008918:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800891c:	2302      	movs	r3, #2
 800891e:	2200      	movs	r2, #0
 8008920:	f000 f92e 	bl	8008b80 <_lseek_r>
 8008924:	89a3      	ldrh	r3, [r4, #12]
 8008926:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800892a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800892e:	81a3      	strh	r3, [r4, #12]
 8008930:	4632      	mov	r2, r6
 8008932:	463b      	mov	r3, r7
 8008934:	4628      	mov	r0, r5
 8008936:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800893a:	f000 b945 	b.w	8008bc8 <_write_r>

0800893e <__sseek>:
 800893e:	b510      	push	{r4, lr}
 8008940:	460c      	mov	r4, r1
 8008942:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008946:	f000 f91b 	bl	8008b80 <_lseek_r>
 800894a:	1c43      	adds	r3, r0, #1
 800894c:	89a3      	ldrh	r3, [r4, #12]
 800894e:	bf15      	itete	ne
 8008950:	6560      	strne	r0, [r4, #84]	@ 0x54
 8008952:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8008956:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800895a:	81a3      	strheq	r3, [r4, #12]
 800895c:	bf18      	it	ne
 800895e:	81a3      	strhne	r3, [r4, #12]
 8008960:	bd10      	pop	{r4, pc}

08008962 <__sclose>:
 8008962:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008966:	f000 b89d 	b.w	8008aa4 <_close_r>

0800896a <__swbuf_r>:
 800896a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800896c:	460e      	mov	r6, r1
 800896e:	4614      	mov	r4, r2
 8008970:	4605      	mov	r5, r0
 8008972:	b118      	cbz	r0, 800897c <__swbuf_r+0x12>
 8008974:	6a03      	ldr	r3, [r0, #32]
 8008976:	b90b      	cbnz	r3, 800897c <__swbuf_r+0x12>
 8008978:	f7ff fed8 	bl	800872c <__sinit>
 800897c:	69a3      	ldr	r3, [r4, #24]
 800897e:	60a3      	str	r3, [r4, #8]
 8008980:	89a3      	ldrh	r3, [r4, #12]
 8008982:	071a      	lsls	r2, r3, #28
 8008984:	d501      	bpl.n	800898a <__swbuf_r+0x20>
 8008986:	6923      	ldr	r3, [r4, #16]
 8008988:	b943      	cbnz	r3, 800899c <__swbuf_r+0x32>
 800898a:	4621      	mov	r1, r4
 800898c:	4628      	mov	r0, r5
 800898e:	f000 f82b 	bl	80089e8 <__swsetup_r>
 8008992:	b118      	cbz	r0, 800899c <__swbuf_r+0x32>
 8008994:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 8008998:	4638      	mov	r0, r7
 800899a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800899c:	6823      	ldr	r3, [r4, #0]
 800899e:	6922      	ldr	r2, [r4, #16]
 80089a0:	1a98      	subs	r0, r3, r2
 80089a2:	6963      	ldr	r3, [r4, #20]
 80089a4:	b2f6      	uxtb	r6, r6
 80089a6:	4283      	cmp	r3, r0
 80089a8:	4637      	mov	r7, r6
 80089aa:	dc05      	bgt.n	80089b8 <__swbuf_r+0x4e>
 80089ac:	4621      	mov	r1, r4
 80089ae:	4628      	mov	r0, r5
 80089b0:	f000 fefa 	bl	80097a8 <_fflush_r>
 80089b4:	2800      	cmp	r0, #0
 80089b6:	d1ed      	bne.n	8008994 <__swbuf_r+0x2a>
 80089b8:	68a3      	ldr	r3, [r4, #8]
 80089ba:	3b01      	subs	r3, #1
 80089bc:	60a3      	str	r3, [r4, #8]
 80089be:	6823      	ldr	r3, [r4, #0]
 80089c0:	1c5a      	adds	r2, r3, #1
 80089c2:	6022      	str	r2, [r4, #0]
 80089c4:	701e      	strb	r6, [r3, #0]
 80089c6:	6962      	ldr	r2, [r4, #20]
 80089c8:	1c43      	adds	r3, r0, #1
 80089ca:	429a      	cmp	r2, r3
 80089cc:	d004      	beq.n	80089d8 <__swbuf_r+0x6e>
 80089ce:	89a3      	ldrh	r3, [r4, #12]
 80089d0:	07db      	lsls	r3, r3, #31
 80089d2:	d5e1      	bpl.n	8008998 <__swbuf_r+0x2e>
 80089d4:	2e0a      	cmp	r6, #10
 80089d6:	d1df      	bne.n	8008998 <__swbuf_r+0x2e>
 80089d8:	4621      	mov	r1, r4
 80089da:	4628      	mov	r0, r5
 80089dc:	f000 fee4 	bl	80097a8 <_fflush_r>
 80089e0:	2800      	cmp	r0, #0
 80089e2:	d0d9      	beq.n	8008998 <__swbuf_r+0x2e>
 80089e4:	e7d6      	b.n	8008994 <__swbuf_r+0x2a>
	...

080089e8 <__swsetup_r>:
 80089e8:	b538      	push	{r3, r4, r5, lr}
 80089ea:	4b29      	ldr	r3, [pc, #164]	@ (8008a90 <__swsetup_r+0xa8>)
 80089ec:	4605      	mov	r5, r0
 80089ee:	6818      	ldr	r0, [r3, #0]
 80089f0:	460c      	mov	r4, r1
 80089f2:	b118      	cbz	r0, 80089fc <__swsetup_r+0x14>
 80089f4:	6a03      	ldr	r3, [r0, #32]
 80089f6:	b90b      	cbnz	r3, 80089fc <__swsetup_r+0x14>
 80089f8:	f7ff fe98 	bl	800872c <__sinit>
 80089fc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008a00:	0719      	lsls	r1, r3, #28
 8008a02:	d422      	bmi.n	8008a4a <__swsetup_r+0x62>
 8008a04:	06da      	lsls	r2, r3, #27
 8008a06:	d407      	bmi.n	8008a18 <__swsetup_r+0x30>
 8008a08:	2209      	movs	r2, #9
 8008a0a:	602a      	str	r2, [r5, #0]
 8008a0c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008a10:	81a3      	strh	r3, [r4, #12]
 8008a12:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008a16:	e033      	b.n	8008a80 <__swsetup_r+0x98>
 8008a18:	0758      	lsls	r0, r3, #29
 8008a1a:	d512      	bpl.n	8008a42 <__swsetup_r+0x5a>
 8008a1c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008a1e:	b141      	cbz	r1, 8008a32 <__swsetup_r+0x4a>
 8008a20:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008a24:	4299      	cmp	r1, r3
 8008a26:	d002      	beq.n	8008a2e <__swsetup_r+0x46>
 8008a28:	4628      	mov	r0, r5
 8008a2a:	f000 f91b 	bl	8008c64 <_free_r>
 8008a2e:	2300      	movs	r3, #0
 8008a30:	6363      	str	r3, [r4, #52]	@ 0x34
 8008a32:	89a3      	ldrh	r3, [r4, #12]
 8008a34:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8008a38:	81a3      	strh	r3, [r4, #12]
 8008a3a:	2300      	movs	r3, #0
 8008a3c:	6063      	str	r3, [r4, #4]
 8008a3e:	6923      	ldr	r3, [r4, #16]
 8008a40:	6023      	str	r3, [r4, #0]
 8008a42:	89a3      	ldrh	r3, [r4, #12]
 8008a44:	f043 0308 	orr.w	r3, r3, #8
 8008a48:	81a3      	strh	r3, [r4, #12]
 8008a4a:	6923      	ldr	r3, [r4, #16]
 8008a4c:	b94b      	cbnz	r3, 8008a62 <__swsetup_r+0x7a>
 8008a4e:	89a3      	ldrh	r3, [r4, #12]
 8008a50:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8008a54:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008a58:	d003      	beq.n	8008a62 <__swsetup_r+0x7a>
 8008a5a:	4621      	mov	r1, r4
 8008a5c:	4628      	mov	r0, r5
 8008a5e:	f000 fef1 	bl	8009844 <__smakebuf_r>
 8008a62:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008a66:	f013 0201 	ands.w	r2, r3, #1
 8008a6a:	d00a      	beq.n	8008a82 <__swsetup_r+0x9a>
 8008a6c:	2200      	movs	r2, #0
 8008a6e:	60a2      	str	r2, [r4, #8]
 8008a70:	6962      	ldr	r2, [r4, #20]
 8008a72:	4252      	negs	r2, r2
 8008a74:	61a2      	str	r2, [r4, #24]
 8008a76:	6922      	ldr	r2, [r4, #16]
 8008a78:	b942      	cbnz	r2, 8008a8c <__swsetup_r+0xa4>
 8008a7a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8008a7e:	d1c5      	bne.n	8008a0c <__swsetup_r+0x24>
 8008a80:	bd38      	pop	{r3, r4, r5, pc}
 8008a82:	0799      	lsls	r1, r3, #30
 8008a84:	bf58      	it	pl
 8008a86:	6962      	ldrpl	r2, [r4, #20]
 8008a88:	60a2      	str	r2, [r4, #8]
 8008a8a:	e7f4      	b.n	8008a76 <__swsetup_r+0x8e>
 8008a8c:	2000      	movs	r0, #0
 8008a8e:	e7f7      	b.n	8008a80 <__swsetup_r+0x98>
 8008a90:	20000380 	.word	0x20000380

08008a94 <memset>:
 8008a94:	4402      	add	r2, r0
 8008a96:	4603      	mov	r3, r0
 8008a98:	4293      	cmp	r3, r2
 8008a9a:	d100      	bne.n	8008a9e <memset+0xa>
 8008a9c:	4770      	bx	lr
 8008a9e:	f803 1b01 	strb.w	r1, [r3], #1
 8008aa2:	e7f9      	b.n	8008a98 <memset+0x4>

08008aa4 <_close_r>:
 8008aa4:	b538      	push	{r3, r4, r5, lr}
 8008aa6:	4d06      	ldr	r5, [pc, #24]	@ (8008ac0 <_close_r+0x1c>)
 8008aa8:	2300      	movs	r3, #0
 8008aaa:	4604      	mov	r4, r0
 8008aac:	4608      	mov	r0, r1
 8008aae:	602b      	str	r3, [r5, #0]
 8008ab0:	f7f8 fba5 	bl	80011fe <_close>
 8008ab4:	1c43      	adds	r3, r0, #1
 8008ab6:	d102      	bne.n	8008abe <_close_r+0x1a>
 8008ab8:	682b      	ldr	r3, [r5, #0]
 8008aba:	b103      	cbz	r3, 8008abe <_close_r+0x1a>
 8008abc:	6023      	str	r3, [r4, #0]
 8008abe:	bd38      	pop	{r3, r4, r5, pc}
 8008ac0:	20005ee8 	.word	0x20005ee8

08008ac4 <_reclaim_reent>:
 8008ac4:	4b2d      	ldr	r3, [pc, #180]	@ (8008b7c <_reclaim_reent+0xb8>)
 8008ac6:	681b      	ldr	r3, [r3, #0]
 8008ac8:	4283      	cmp	r3, r0
 8008aca:	b570      	push	{r4, r5, r6, lr}
 8008acc:	4604      	mov	r4, r0
 8008ace:	d053      	beq.n	8008b78 <_reclaim_reent+0xb4>
 8008ad0:	69c3      	ldr	r3, [r0, #28]
 8008ad2:	b31b      	cbz	r3, 8008b1c <_reclaim_reent+0x58>
 8008ad4:	68db      	ldr	r3, [r3, #12]
 8008ad6:	b163      	cbz	r3, 8008af2 <_reclaim_reent+0x2e>
 8008ad8:	2500      	movs	r5, #0
 8008ada:	69e3      	ldr	r3, [r4, #28]
 8008adc:	68db      	ldr	r3, [r3, #12]
 8008ade:	5959      	ldr	r1, [r3, r5]
 8008ae0:	b9b1      	cbnz	r1, 8008b10 <_reclaim_reent+0x4c>
 8008ae2:	3504      	adds	r5, #4
 8008ae4:	2d80      	cmp	r5, #128	@ 0x80
 8008ae6:	d1f8      	bne.n	8008ada <_reclaim_reent+0x16>
 8008ae8:	69e3      	ldr	r3, [r4, #28]
 8008aea:	4620      	mov	r0, r4
 8008aec:	68d9      	ldr	r1, [r3, #12]
 8008aee:	f000 f8b9 	bl	8008c64 <_free_r>
 8008af2:	69e3      	ldr	r3, [r4, #28]
 8008af4:	6819      	ldr	r1, [r3, #0]
 8008af6:	b111      	cbz	r1, 8008afe <_reclaim_reent+0x3a>
 8008af8:	4620      	mov	r0, r4
 8008afa:	f000 f8b3 	bl	8008c64 <_free_r>
 8008afe:	69e3      	ldr	r3, [r4, #28]
 8008b00:	689d      	ldr	r5, [r3, #8]
 8008b02:	b15d      	cbz	r5, 8008b1c <_reclaim_reent+0x58>
 8008b04:	4629      	mov	r1, r5
 8008b06:	4620      	mov	r0, r4
 8008b08:	682d      	ldr	r5, [r5, #0]
 8008b0a:	f000 f8ab 	bl	8008c64 <_free_r>
 8008b0e:	e7f8      	b.n	8008b02 <_reclaim_reent+0x3e>
 8008b10:	680e      	ldr	r6, [r1, #0]
 8008b12:	4620      	mov	r0, r4
 8008b14:	f000 f8a6 	bl	8008c64 <_free_r>
 8008b18:	4631      	mov	r1, r6
 8008b1a:	e7e1      	b.n	8008ae0 <_reclaim_reent+0x1c>
 8008b1c:	6961      	ldr	r1, [r4, #20]
 8008b1e:	b111      	cbz	r1, 8008b26 <_reclaim_reent+0x62>
 8008b20:	4620      	mov	r0, r4
 8008b22:	f000 f89f 	bl	8008c64 <_free_r>
 8008b26:	69e1      	ldr	r1, [r4, #28]
 8008b28:	b111      	cbz	r1, 8008b30 <_reclaim_reent+0x6c>
 8008b2a:	4620      	mov	r0, r4
 8008b2c:	f000 f89a 	bl	8008c64 <_free_r>
 8008b30:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8008b32:	b111      	cbz	r1, 8008b3a <_reclaim_reent+0x76>
 8008b34:	4620      	mov	r0, r4
 8008b36:	f000 f895 	bl	8008c64 <_free_r>
 8008b3a:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008b3c:	b111      	cbz	r1, 8008b44 <_reclaim_reent+0x80>
 8008b3e:	4620      	mov	r0, r4
 8008b40:	f000 f890 	bl	8008c64 <_free_r>
 8008b44:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8008b46:	b111      	cbz	r1, 8008b4e <_reclaim_reent+0x8a>
 8008b48:	4620      	mov	r0, r4
 8008b4a:	f000 f88b 	bl	8008c64 <_free_r>
 8008b4e:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8008b50:	b111      	cbz	r1, 8008b58 <_reclaim_reent+0x94>
 8008b52:	4620      	mov	r0, r4
 8008b54:	f000 f886 	bl	8008c64 <_free_r>
 8008b58:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8008b5a:	b111      	cbz	r1, 8008b62 <_reclaim_reent+0x9e>
 8008b5c:	4620      	mov	r0, r4
 8008b5e:	f000 f881 	bl	8008c64 <_free_r>
 8008b62:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8008b64:	b111      	cbz	r1, 8008b6c <_reclaim_reent+0xa8>
 8008b66:	4620      	mov	r0, r4
 8008b68:	f000 f87c 	bl	8008c64 <_free_r>
 8008b6c:	6a23      	ldr	r3, [r4, #32]
 8008b6e:	b11b      	cbz	r3, 8008b78 <_reclaim_reent+0xb4>
 8008b70:	4620      	mov	r0, r4
 8008b72:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8008b76:	4718      	bx	r3
 8008b78:	bd70      	pop	{r4, r5, r6, pc}
 8008b7a:	bf00      	nop
 8008b7c:	20000380 	.word	0x20000380

08008b80 <_lseek_r>:
 8008b80:	b538      	push	{r3, r4, r5, lr}
 8008b82:	4d07      	ldr	r5, [pc, #28]	@ (8008ba0 <_lseek_r+0x20>)
 8008b84:	4604      	mov	r4, r0
 8008b86:	4608      	mov	r0, r1
 8008b88:	4611      	mov	r1, r2
 8008b8a:	2200      	movs	r2, #0
 8008b8c:	602a      	str	r2, [r5, #0]
 8008b8e:	461a      	mov	r2, r3
 8008b90:	f7f8 fb5c 	bl	800124c <_lseek>
 8008b94:	1c43      	adds	r3, r0, #1
 8008b96:	d102      	bne.n	8008b9e <_lseek_r+0x1e>
 8008b98:	682b      	ldr	r3, [r5, #0]
 8008b9a:	b103      	cbz	r3, 8008b9e <_lseek_r+0x1e>
 8008b9c:	6023      	str	r3, [r4, #0]
 8008b9e:	bd38      	pop	{r3, r4, r5, pc}
 8008ba0:	20005ee8 	.word	0x20005ee8

08008ba4 <_read_r>:
 8008ba4:	b538      	push	{r3, r4, r5, lr}
 8008ba6:	4d07      	ldr	r5, [pc, #28]	@ (8008bc4 <_read_r+0x20>)
 8008ba8:	4604      	mov	r4, r0
 8008baa:	4608      	mov	r0, r1
 8008bac:	4611      	mov	r1, r2
 8008bae:	2200      	movs	r2, #0
 8008bb0:	602a      	str	r2, [r5, #0]
 8008bb2:	461a      	mov	r2, r3
 8008bb4:	f7f8 faea 	bl	800118c <_read>
 8008bb8:	1c43      	adds	r3, r0, #1
 8008bba:	d102      	bne.n	8008bc2 <_read_r+0x1e>
 8008bbc:	682b      	ldr	r3, [r5, #0]
 8008bbe:	b103      	cbz	r3, 8008bc2 <_read_r+0x1e>
 8008bc0:	6023      	str	r3, [r4, #0]
 8008bc2:	bd38      	pop	{r3, r4, r5, pc}
 8008bc4:	20005ee8 	.word	0x20005ee8

08008bc8 <_write_r>:
 8008bc8:	b538      	push	{r3, r4, r5, lr}
 8008bca:	4d07      	ldr	r5, [pc, #28]	@ (8008be8 <_write_r+0x20>)
 8008bcc:	4604      	mov	r4, r0
 8008bce:	4608      	mov	r0, r1
 8008bd0:	4611      	mov	r1, r2
 8008bd2:	2200      	movs	r2, #0
 8008bd4:	602a      	str	r2, [r5, #0]
 8008bd6:	461a      	mov	r2, r3
 8008bd8:	f7f8 faf5 	bl	80011c6 <_write>
 8008bdc:	1c43      	adds	r3, r0, #1
 8008bde:	d102      	bne.n	8008be6 <_write_r+0x1e>
 8008be0:	682b      	ldr	r3, [r5, #0]
 8008be2:	b103      	cbz	r3, 8008be6 <_write_r+0x1e>
 8008be4:	6023      	str	r3, [r4, #0]
 8008be6:	bd38      	pop	{r3, r4, r5, pc}
 8008be8:	20005ee8 	.word	0x20005ee8

08008bec <__errno>:
 8008bec:	4b01      	ldr	r3, [pc, #4]	@ (8008bf4 <__errno+0x8>)
 8008bee:	6818      	ldr	r0, [r3, #0]
 8008bf0:	4770      	bx	lr
 8008bf2:	bf00      	nop
 8008bf4:	20000380 	.word	0x20000380

08008bf8 <__libc_init_array>:
 8008bf8:	b570      	push	{r4, r5, r6, lr}
 8008bfa:	4d0d      	ldr	r5, [pc, #52]	@ (8008c30 <__libc_init_array+0x38>)
 8008bfc:	4c0d      	ldr	r4, [pc, #52]	@ (8008c34 <__libc_init_array+0x3c>)
 8008bfe:	1b64      	subs	r4, r4, r5
 8008c00:	10a4      	asrs	r4, r4, #2
 8008c02:	2600      	movs	r6, #0
 8008c04:	42a6      	cmp	r6, r4
 8008c06:	d109      	bne.n	8008c1c <__libc_init_array+0x24>
 8008c08:	4d0b      	ldr	r5, [pc, #44]	@ (8008c38 <__libc_init_array+0x40>)
 8008c0a:	4c0c      	ldr	r4, [pc, #48]	@ (8008c3c <__libc_init_array+0x44>)
 8008c0c:	f000 fed8 	bl	80099c0 <_init>
 8008c10:	1b64      	subs	r4, r4, r5
 8008c12:	10a4      	asrs	r4, r4, #2
 8008c14:	2600      	movs	r6, #0
 8008c16:	42a6      	cmp	r6, r4
 8008c18:	d105      	bne.n	8008c26 <__libc_init_array+0x2e>
 8008c1a:	bd70      	pop	{r4, r5, r6, pc}
 8008c1c:	f855 3b04 	ldr.w	r3, [r5], #4
 8008c20:	4798      	blx	r3
 8008c22:	3601      	adds	r6, #1
 8008c24:	e7ee      	b.n	8008c04 <__libc_init_array+0xc>
 8008c26:	f855 3b04 	ldr.w	r3, [r5], #4
 8008c2a:	4798      	blx	r3
 8008c2c:	3601      	adds	r6, #1
 8008c2e:	e7f2      	b.n	8008c16 <__libc_init_array+0x1e>
 8008c30:	08009d10 	.word	0x08009d10
 8008c34:	08009d10 	.word	0x08009d10
 8008c38:	08009d10 	.word	0x08009d10
 8008c3c:	08009d14 	.word	0x08009d14

08008c40 <__retarget_lock_init_recursive>:
 8008c40:	4770      	bx	lr

08008c42 <__retarget_lock_acquire_recursive>:
 8008c42:	4770      	bx	lr

08008c44 <__retarget_lock_release_recursive>:
 8008c44:	4770      	bx	lr

08008c46 <memcpy>:
 8008c46:	440a      	add	r2, r1
 8008c48:	4291      	cmp	r1, r2
 8008c4a:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8008c4e:	d100      	bne.n	8008c52 <memcpy+0xc>
 8008c50:	4770      	bx	lr
 8008c52:	b510      	push	{r4, lr}
 8008c54:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008c58:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008c5c:	4291      	cmp	r1, r2
 8008c5e:	d1f9      	bne.n	8008c54 <memcpy+0xe>
 8008c60:	bd10      	pop	{r4, pc}
	...

08008c64 <_free_r>:
 8008c64:	b538      	push	{r3, r4, r5, lr}
 8008c66:	4605      	mov	r5, r0
 8008c68:	2900      	cmp	r1, #0
 8008c6a:	d041      	beq.n	8008cf0 <_free_r+0x8c>
 8008c6c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008c70:	1f0c      	subs	r4, r1, #4
 8008c72:	2b00      	cmp	r3, #0
 8008c74:	bfb8      	it	lt
 8008c76:	18e4      	addlt	r4, r4, r3
 8008c78:	f000 f8e0 	bl	8008e3c <__malloc_lock>
 8008c7c:	4a1d      	ldr	r2, [pc, #116]	@ (8008cf4 <_free_r+0x90>)
 8008c7e:	6813      	ldr	r3, [r2, #0]
 8008c80:	b933      	cbnz	r3, 8008c90 <_free_r+0x2c>
 8008c82:	6063      	str	r3, [r4, #4]
 8008c84:	6014      	str	r4, [r2, #0]
 8008c86:	4628      	mov	r0, r5
 8008c88:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008c8c:	f000 b8dc 	b.w	8008e48 <__malloc_unlock>
 8008c90:	42a3      	cmp	r3, r4
 8008c92:	d908      	bls.n	8008ca6 <_free_r+0x42>
 8008c94:	6820      	ldr	r0, [r4, #0]
 8008c96:	1821      	adds	r1, r4, r0
 8008c98:	428b      	cmp	r3, r1
 8008c9a:	bf01      	itttt	eq
 8008c9c:	6819      	ldreq	r1, [r3, #0]
 8008c9e:	685b      	ldreq	r3, [r3, #4]
 8008ca0:	1809      	addeq	r1, r1, r0
 8008ca2:	6021      	streq	r1, [r4, #0]
 8008ca4:	e7ed      	b.n	8008c82 <_free_r+0x1e>
 8008ca6:	461a      	mov	r2, r3
 8008ca8:	685b      	ldr	r3, [r3, #4]
 8008caa:	b10b      	cbz	r3, 8008cb0 <_free_r+0x4c>
 8008cac:	42a3      	cmp	r3, r4
 8008cae:	d9fa      	bls.n	8008ca6 <_free_r+0x42>
 8008cb0:	6811      	ldr	r1, [r2, #0]
 8008cb2:	1850      	adds	r0, r2, r1
 8008cb4:	42a0      	cmp	r0, r4
 8008cb6:	d10b      	bne.n	8008cd0 <_free_r+0x6c>
 8008cb8:	6820      	ldr	r0, [r4, #0]
 8008cba:	4401      	add	r1, r0
 8008cbc:	1850      	adds	r0, r2, r1
 8008cbe:	4283      	cmp	r3, r0
 8008cc0:	6011      	str	r1, [r2, #0]
 8008cc2:	d1e0      	bne.n	8008c86 <_free_r+0x22>
 8008cc4:	6818      	ldr	r0, [r3, #0]
 8008cc6:	685b      	ldr	r3, [r3, #4]
 8008cc8:	6053      	str	r3, [r2, #4]
 8008cca:	4408      	add	r0, r1
 8008ccc:	6010      	str	r0, [r2, #0]
 8008cce:	e7da      	b.n	8008c86 <_free_r+0x22>
 8008cd0:	d902      	bls.n	8008cd8 <_free_r+0x74>
 8008cd2:	230c      	movs	r3, #12
 8008cd4:	602b      	str	r3, [r5, #0]
 8008cd6:	e7d6      	b.n	8008c86 <_free_r+0x22>
 8008cd8:	6820      	ldr	r0, [r4, #0]
 8008cda:	1821      	adds	r1, r4, r0
 8008cdc:	428b      	cmp	r3, r1
 8008cde:	bf04      	itt	eq
 8008ce0:	6819      	ldreq	r1, [r3, #0]
 8008ce2:	685b      	ldreq	r3, [r3, #4]
 8008ce4:	6063      	str	r3, [r4, #4]
 8008ce6:	bf04      	itt	eq
 8008ce8:	1809      	addeq	r1, r1, r0
 8008cea:	6021      	streq	r1, [r4, #0]
 8008cec:	6054      	str	r4, [r2, #4]
 8008cee:	e7ca      	b.n	8008c86 <_free_r+0x22>
 8008cf0:	bd38      	pop	{r3, r4, r5, pc}
 8008cf2:	bf00      	nop
 8008cf4:	20005ef4 	.word	0x20005ef4

08008cf8 <sbrk_aligned>:
 8008cf8:	b570      	push	{r4, r5, r6, lr}
 8008cfa:	4e0f      	ldr	r6, [pc, #60]	@ (8008d38 <sbrk_aligned+0x40>)
 8008cfc:	460c      	mov	r4, r1
 8008cfe:	6831      	ldr	r1, [r6, #0]
 8008d00:	4605      	mov	r5, r0
 8008d02:	b911      	cbnz	r1, 8008d0a <sbrk_aligned+0x12>
 8008d04:	f000 fe16 	bl	8009934 <_sbrk_r>
 8008d08:	6030      	str	r0, [r6, #0]
 8008d0a:	4621      	mov	r1, r4
 8008d0c:	4628      	mov	r0, r5
 8008d0e:	f000 fe11 	bl	8009934 <_sbrk_r>
 8008d12:	1c43      	adds	r3, r0, #1
 8008d14:	d103      	bne.n	8008d1e <sbrk_aligned+0x26>
 8008d16:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8008d1a:	4620      	mov	r0, r4
 8008d1c:	bd70      	pop	{r4, r5, r6, pc}
 8008d1e:	1cc4      	adds	r4, r0, #3
 8008d20:	f024 0403 	bic.w	r4, r4, #3
 8008d24:	42a0      	cmp	r0, r4
 8008d26:	d0f8      	beq.n	8008d1a <sbrk_aligned+0x22>
 8008d28:	1a21      	subs	r1, r4, r0
 8008d2a:	4628      	mov	r0, r5
 8008d2c:	f000 fe02 	bl	8009934 <_sbrk_r>
 8008d30:	3001      	adds	r0, #1
 8008d32:	d1f2      	bne.n	8008d1a <sbrk_aligned+0x22>
 8008d34:	e7ef      	b.n	8008d16 <sbrk_aligned+0x1e>
 8008d36:	bf00      	nop
 8008d38:	20005ef0 	.word	0x20005ef0

08008d3c <_malloc_r>:
 8008d3c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008d40:	1ccd      	adds	r5, r1, #3
 8008d42:	f025 0503 	bic.w	r5, r5, #3
 8008d46:	3508      	adds	r5, #8
 8008d48:	2d0c      	cmp	r5, #12
 8008d4a:	bf38      	it	cc
 8008d4c:	250c      	movcc	r5, #12
 8008d4e:	2d00      	cmp	r5, #0
 8008d50:	4606      	mov	r6, r0
 8008d52:	db01      	blt.n	8008d58 <_malloc_r+0x1c>
 8008d54:	42a9      	cmp	r1, r5
 8008d56:	d904      	bls.n	8008d62 <_malloc_r+0x26>
 8008d58:	230c      	movs	r3, #12
 8008d5a:	6033      	str	r3, [r6, #0]
 8008d5c:	2000      	movs	r0, #0
 8008d5e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008d62:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8008e38 <_malloc_r+0xfc>
 8008d66:	f000 f869 	bl	8008e3c <__malloc_lock>
 8008d6a:	f8d8 3000 	ldr.w	r3, [r8]
 8008d6e:	461c      	mov	r4, r3
 8008d70:	bb44      	cbnz	r4, 8008dc4 <_malloc_r+0x88>
 8008d72:	4629      	mov	r1, r5
 8008d74:	4630      	mov	r0, r6
 8008d76:	f7ff ffbf 	bl	8008cf8 <sbrk_aligned>
 8008d7a:	1c43      	adds	r3, r0, #1
 8008d7c:	4604      	mov	r4, r0
 8008d7e:	d158      	bne.n	8008e32 <_malloc_r+0xf6>
 8008d80:	f8d8 4000 	ldr.w	r4, [r8]
 8008d84:	4627      	mov	r7, r4
 8008d86:	2f00      	cmp	r7, #0
 8008d88:	d143      	bne.n	8008e12 <_malloc_r+0xd6>
 8008d8a:	2c00      	cmp	r4, #0
 8008d8c:	d04b      	beq.n	8008e26 <_malloc_r+0xea>
 8008d8e:	6823      	ldr	r3, [r4, #0]
 8008d90:	4639      	mov	r1, r7
 8008d92:	4630      	mov	r0, r6
 8008d94:	eb04 0903 	add.w	r9, r4, r3
 8008d98:	f000 fdcc 	bl	8009934 <_sbrk_r>
 8008d9c:	4581      	cmp	r9, r0
 8008d9e:	d142      	bne.n	8008e26 <_malloc_r+0xea>
 8008da0:	6821      	ldr	r1, [r4, #0]
 8008da2:	1a6d      	subs	r5, r5, r1
 8008da4:	4629      	mov	r1, r5
 8008da6:	4630      	mov	r0, r6
 8008da8:	f7ff ffa6 	bl	8008cf8 <sbrk_aligned>
 8008dac:	3001      	adds	r0, #1
 8008dae:	d03a      	beq.n	8008e26 <_malloc_r+0xea>
 8008db0:	6823      	ldr	r3, [r4, #0]
 8008db2:	442b      	add	r3, r5
 8008db4:	6023      	str	r3, [r4, #0]
 8008db6:	f8d8 3000 	ldr.w	r3, [r8]
 8008dba:	685a      	ldr	r2, [r3, #4]
 8008dbc:	bb62      	cbnz	r2, 8008e18 <_malloc_r+0xdc>
 8008dbe:	f8c8 7000 	str.w	r7, [r8]
 8008dc2:	e00f      	b.n	8008de4 <_malloc_r+0xa8>
 8008dc4:	6822      	ldr	r2, [r4, #0]
 8008dc6:	1b52      	subs	r2, r2, r5
 8008dc8:	d420      	bmi.n	8008e0c <_malloc_r+0xd0>
 8008dca:	2a0b      	cmp	r2, #11
 8008dcc:	d917      	bls.n	8008dfe <_malloc_r+0xc2>
 8008dce:	1961      	adds	r1, r4, r5
 8008dd0:	42a3      	cmp	r3, r4
 8008dd2:	6025      	str	r5, [r4, #0]
 8008dd4:	bf18      	it	ne
 8008dd6:	6059      	strne	r1, [r3, #4]
 8008dd8:	6863      	ldr	r3, [r4, #4]
 8008dda:	bf08      	it	eq
 8008ddc:	f8c8 1000 	streq.w	r1, [r8]
 8008de0:	5162      	str	r2, [r4, r5]
 8008de2:	604b      	str	r3, [r1, #4]
 8008de4:	4630      	mov	r0, r6
 8008de6:	f000 f82f 	bl	8008e48 <__malloc_unlock>
 8008dea:	f104 000b 	add.w	r0, r4, #11
 8008dee:	1d23      	adds	r3, r4, #4
 8008df0:	f020 0007 	bic.w	r0, r0, #7
 8008df4:	1ac2      	subs	r2, r0, r3
 8008df6:	bf1c      	itt	ne
 8008df8:	1a1b      	subne	r3, r3, r0
 8008dfa:	50a3      	strne	r3, [r4, r2]
 8008dfc:	e7af      	b.n	8008d5e <_malloc_r+0x22>
 8008dfe:	6862      	ldr	r2, [r4, #4]
 8008e00:	42a3      	cmp	r3, r4
 8008e02:	bf0c      	ite	eq
 8008e04:	f8c8 2000 	streq.w	r2, [r8]
 8008e08:	605a      	strne	r2, [r3, #4]
 8008e0a:	e7eb      	b.n	8008de4 <_malloc_r+0xa8>
 8008e0c:	4623      	mov	r3, r4
 8008e0e:	6864      	ldr	r4, [r4, #4]
 8008e10:	e7ae      	b.n	8008d70 <_malloc_r+0x34>
 8008e12:	463c      	mov	r4, r7
 8008e14:	687f      	ldr	r7, [r7, #4]
 8008e16:	e7b6      	b.n	8008d86 <_malloc_r+0x4a>
 8008e18:	461a      	mov	r2, r3
 8008e1a:	685b      	ldr	r3, [r3, #4]
 8008e1c:	42a3      	cmp	r3, r4
 8008e1e:	d1fb      	bne.n	8008e18 <_malloc_r+0xdc>
 8008e20:	2300      	movs	r3, #0
 8008e22:	6053      	str	r3, [r2, #4]
 8008e24:	e7de      	b.n	8008de4 <_malloc_r+0xa8>
 8008e26:	230c      	movs	r3, #12
 8008e28:	6033      	str	r3, [r6, #0]
 8008e2a:	4630      	mov	r0, r6
 8008e2c:	f000 f80c 	bl	8008e48 <__malloc_unlock>
 8008e30:	e794      	b.n	8008d5c <_malloc_r+0x20>
 8008e32:	6005      	str	r5, [r0, #0]
 8008e34:	e7d6      	b.n	8008de4 <_malloc_r+0xa8>
 8008e36:	bf00      	nop
 8008e38:	20005ef4 	.word	0x20005ef4

08008e3c <__malloc_lock>:
 8008e3c:	4801      	ldr	r0, [pc, #4]	@ (8008e44 <__malloc_lock+0x8>)
 8008e3e:	f7ff bf00 	b.w	8008c42 <__retarget_lock_acquire_recursive>
 8008e42:	bf00      	nop
 8008e44:	20005eec 	.word	0x20005eec

08008e48 <__malloc_unlock>:
 8008e48:	4801      	ldr	r0, [pc, #4]	@ (8008e50 <__malloc_unlock+0x8>)
 8008e4a:	f7ff befb 	b.w	8008c44 <__retarget_lock_release_recursive>
 8008e4e:	bf00      	nop
 8008e50:	20005eec 	.word	0x20005eec

08008e54 <__ssputs_r>:
 8008e54:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008e58:	688e      	ldr	r6, [r1, #8]
 8008e5a:	461f      	mov	r7, r3
 8008e5c:	42be      	cmp	r6, r7
 8008e5e:	680b      	ldr	r3, [r1, #0]
 8008e60:	4682      	mov	sl, r0
 8008e62:	460c      	mov	r4, r1
 8008e64:	4690      	mov	r8, r2
 8008e66:	d82d      	bhi.n	8008ec4 <__ssputs_r+0x70>
 8008e68:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008e6c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8008e70:	d026      	beq.n	8008ec0 <__ssputs_r+0x6c>
 8008e72:	6965      	ldr	r5, [r4, #20]
 8008e74:	6909      	ldr	r1, [r1, #16]
 8008e76:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008e7a:	eba3 0901 	sub.w	r9, r3, r1
 8008e7e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008e82:	1c7b      	adds	r3, r7, #1
 8008e84:	444b      	add	r3, r9
 8008e86:	106d      	asrs	r5, r5, #1
 8008e88:	429d      	cmp	r5, r3
 8008e8a:	bf38      	it	cc
 8008e8c:	461d      	movcc	r5, r3
 8008e8e:	0553      	lsls	r3, r2, #21
 8008e90:	d527      	bpl.n	8008ee2 <__ssputs_r+0x8e>
 8008e92:	4629      	mov	r1, r5
 8008e94:	f7ff ff52 	bl	8008d3c <_malloc_r>
 8008e98:	4606      	mov	r6, r0
 8008e9a:	b360      	cbz	r0, 8008ef6 <__ssputs_r+0xa2>
 8008e9c:	6921      	ldr	r1, [r4, #16]
 8008e9e:	464a      	mov	r2, r9
 8008ea0:	f7ff fed1 	bl	8008c46 <memcpy>
 8008ea4:	89a3      	ldrh	r3, [r4, #12]
 8008ea6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8008eaa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008eae:	81a3      	strh	r3, [r4, #12]
 8008eb0:	6126      	str	r6, [r4, #16]
 8008eb2:	6165      	str	r5, [r4, #20]
 8008eb4:	444e      	add	r6, r9
 8008eb6:	eba5 0509 	sub.w	r5, r5, r9
 8008eba:	6026      	str	r6, [r4, #0]
 8008ebc:	60a5      	str	r5, [r4, #8]
 8008ebe:	463e      	mov	r6, r7
 8008ec0:	42be      	cmp	r6, r7
 8008ec2:	d900      	bls.n	8008ec6 <__ssputs_r+0x72>
 8008ec4:	463e      	mov	r6, r7
 8008ec6:	6820      	ldr	r0, [r4, #0]
 8008ec8:	4632      	mov	r2, r6
 8008eca:	4641      	mov	r1, r8
 8008ecc:	f000 fcf6 	bl	80098bc <memmove>
 8008ed0:	68a3      	ldr	r3, [r4, #8]
 8008ed2:	1b9b      	subs	r3, r3, r6
 8008ed4:	60a3      	str	r3, [r4, #8]
 8008ed6:	6823      	ldr	r3, [r4, #0]
 8008ed8:	4433      	add	r3, r6
 8008eda:	6023      	str	r3, [r4, #0]
 8008edc:	2000      	movs	r0, #0
 8008ede:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008ee2:	462a      	mov	r2, r5
 8008ee4:	f000 fd36 	bl	8009954 <_realloc_r>
 8008ee8:	4606      	mov	r6, r0
 8008eea:	2800      	cmp	r0, #0
 8008eec:	d1e0      	bne.n	8008eb0 <__ssputs_r+0x5c>
 8008eee:	6921      	ldr	r1, [r4, #16]
 8008ef0:	4650      	mov	r0, sl
 8008ef2:	f7ff feb7 	bl	8008c64 <_free_r>
 8008ef6:	230c      	movs	r3, #12
 8008ef8:	f8ca 3000 	str.w	r3, [sl]
 8008efc:	89a3      	ldrh	r3, [r4, #12]
 8008efe:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008f02:	81a3      	strh	r3, [r4, #12]
 8008f04:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008f08:	e7e9      	b.n	8008ede <__ssputs_r+0x8a>
	...

08008f0c <_svfiprintf_r>:
 8008f0c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008f10:	4698      	mov	r8, r3
 8008f12:	898b      	ldrh	r3, [r1, #12]
 8008f14:	061b      	lsls	r3, r3, #24
 8008f16:	b09d      	sub	sp, #116	@ 0x74
 8008f18:	4607      	mov	r7, r0
 8008f1a:	460d      	mov	r5, r1
 8008f1c:	4614      	mov	r4, r2
 8008f1e:	d510      	bpl.n	8008f42 <_svfiprintf_r+0x36>
 8008f20:	690b      	ldr	r3, [r1, #16]
 8008f22:	b973      	cbnz	r3, 8008f42 <_svfiprintf_r+0x36>
 8008f24:	2140      	movs	r1, #64	@ 0x40
 8008f26:	f7ff ff09 	bl	8008d3c <_malloc_r>
 8008f2a:	6028      	str	r0, [r5, #0]
 8008f2c:	6128      	str	r0, [r5, #16]
 8008f2e:	b930      	cbnz	r0, 8008f3e <_svfiprintf_r+0x32>
 8008f30:	230c      	movs	r3, #12
 8008f32:	603b      	str	r3, [r7, #0]
 8008f34:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008f38:	b01d      	add	sp, #116	@ 0x74
 8008f3a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008f3e:	2340      	movs	r3, #64	@ 0x40
 8008f40:	616b      	str	r3, [r5, #20]
 8008f42:	2300      	movs	r3, #0
 8008f44:	9309      	str	r3, [sp, #36]	@ 0x24
 8008f46:	2320      	movs	r3, #32
 8008f48:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008f4c:	f8cd 800c 	str.w	r8, [sp, #12]
 8008f50:	2330      	movs	r3, #48	@ 0x30
 8008f52:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80090f0 <_svfiprintf_r+0x1e4>
 8008f56:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008f5a:	f04f 0901 	mov.w	r9, #1
 8008f5e:	4623      	mov	r3, r4
 8008f60:	469a      	mov	sl, r3
 8008f62:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008f66:	b10a      	cbz	r2, 8008f6c <_svfiprintf_r+0x60>
 8008f68:	2a25      	cmp	r2, #37	@ 0x25
 8008f6a:	d1f9      	bne.n	8008f60 <_svfiprintf_r+0x54>
 8008f6c:	ebba 0b04 	subs.w	fp, sl, r4
 8008f70:	d00b      	beq.n	8008f8a <_svfiprintf_r+0x7e>
 8008f72:	465b      	mov	r3, fp
 8008f74:	4622      	mov	r2, r4
 8008f76:	4629      	mov	r1, r5
 8008f78:	4638      	mov	r0, r7
 8008f7a:	f7ff ff6b 	bl	8008e54 <__ssputs_r>
 8008f7e:	3001      	adds	r0, #1
 8008f80:	f000 80a7 	beq.w	80090d2 <_svfiprintf_r+0x1c6>
 8008f84:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008f86:	445a      	add	r2, fp
 8008f88:	9209      	str	r2, [sp, #36]	@ 0x24
 8008f8a:	f89a 3000 	ldrb.w	r3, [sl]
 8008f8e:	2b00      	cmp	r3, #0
 8008f90:	f000 809f 	beq.w	80090d2 <_svfiprintf_r+0x1c6>
 8008f94:	2300      	movs	r3, #0
 8008f96:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8008f9a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008f9e:	f10a 0a01 	add.w	sl, sl, #1
 8008fa2:	9304      	str	r3, [sp, #16]
 8008fa4:	9307      	str	r3, [sp, #28]
 8008fa6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008faa:	931a      	str	r3, [sp, #104]	@ 0x68
 8008fac:	4654      	mov	r4, sl
 8008fae:	2205      	movs	r2, #5
 8008fb0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008fb4:	484e      	ldr	r0, [pc, #312]	@ (80090f0 <_svfiprintf_r+0x1e4>)
 8008fb6:	f7f7 f90b 	bl	80001d0 <memchr>
 8008fba:	9a04      	ldr	r2, [sp, #16]
 8008fbc:	b9d8      	cbnz	r0, 8008ff6 <_svfiprintf_r+0xea>
 8008fbe:	06d0      	lsls	r0, r2, #27
 8008fc0:	bf44      	itt	mi
 8008fc2:	2320      	movmi	r3, #32
 8008fc4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008fc8:	0711      	lsls	r1, r2, #28
 8008fca:	bf44      	itt	mi
 8008fcc:	232b      	movmi	r3, #43	@ 0x2b
 8008fce:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008fd2:	f89a 3000 	ldrb.w	r3, [sl]
 8008fd6:	2b2a      	cmp	r3, #42	@ 0x2a
 8008fd8:	d015      	beq.n	8009006 <_svfiprintf_r+0xfa>
 8008fda:	9a07      	ldr	r2, [sp, #28]
 8008fdc:	4654      	mov	r4, sl
 8008fde:	2000      	movs	r0, #0
 8008fe0:	f04f 0c0a 	mov.w	ip, #10
 8008fe4:	4621      	mov	r1, r4
 8008fe6:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008fea:	3b30      	subs	r3, #48	@ 0x30
 8008fec:	2b09      	cmp	r3, #9
 8008fee:	d94b      	bls.n	8009088 <_svfiprintf_r+0x17c>
 8008ff0:	b1b0      	cbz	r0, 8009020 <_svfiprintf_r+0x114>
 8008ff2:	9207      	str	r2, [sp, #28]
 8008ff4:	e014      	b.n	8009020 <_svfiprintf_r+0x114>
 8008ff6:	eba0 0308 	sub.w	r3, r0, r8
 8008ffa:	fa09 f303 	lsl.w	r3, r9, r3
 8008ffe:	4313      	orrs	r3, r2
 8009000:	9304      	str	r3, [sp, #16]
 8009002:	46a2      	mov	sl, r4
 8009004:	e7d2      	b.n	8008fac <_svfiprintf_r+0xa0>
 8009006:	9b03      	ldr	r3, [sp, #12]
 8009008:	1d19      	adds	r1, r3, #4
 800900a:	681b      	ldr	r3, [r3, #0]
 800900c:	9103      	str	r1, [sp, #12]
 800900e:	2b00      	cmp	r3, #0
 8009010:	bfbb      	ittet	lt
 8009012:	425b      	neglt	r3, r3
 8009014:	f042 0202 	orrlt.w	r2, r2, #2
 8009018:	9307      	strge	r3, [sp, #28]
 800901a:	9307      	strlt	r3, [sp, #28]
 800901c:	bfb8      	it	lt
 800901e:	9204      	strlt	r2, [sp, #16]
 8009020:	7823      	ldrb	r3, [r4, #0]
 8009022:	2b2e      	cmp	r3, #46	@ 0x2e
 8009024:	d10a      	bne.n	800903c <_svfiprintf_r+0x130>
 8009026:	7863      	ldrb	r3, [r4, #1]
 8009028:	2b2a      	cmp	r3, #42	@ 0x2a
 800902a:	d132      	bne.n	8009092 <_svfiprintf_r+0x186>
 800902c:	9b03      	ldr	r3, [sp, #12]
 800902e:	1d1a      	adds	r2, r3, #4
 8009030:	681b      	ldr	r3, [r3, #0]
 8009032:	9203      	str	r2, [sp, #12]
 8009034:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009038:	3402      	adds	r4, #2
 800903a:	9305      	str	r3, [sp, #20]
 800903c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8009100 <_svfiprintf_r+0x1f4>
 8009040:	7821      	ldrb	r1, [r4, #0]
 8009042:	2203      	movs	r2, #3
 8009044:	4650      	mov	r0, sl
 8009046:	f7f7 f8c3 	bl	80001d0 <memchr>
 800904a:	b138      	cbz	r0, 800905c <_svfiprintf_r+0x150>
 800904c:	9b04      	ldr	r3, [sp, #16]
 800904e:	eba0 000a 	sub.w	r0, r0, sl
 8009052:	2240      	movs	r2, #64	@ 0x40
 8009054:	4082      	lsls	r2, r0
 8009056:	4313      	orrs	r3, r2
 8009058:	3401      	adds	r4, #1
 800905a:	9304      	str	r3, [sp, #16]
 800905c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009060:	4824      	ldr	r0, [pc, #144]	@ (80090f4 <_svfiprintf_r+0x1e8>)
 8009062:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009066:	2206      	movs	r2, #6
 8009068:	f7f7 f8b2 	bl	80001d0 <memchr>
 800906c:	2800      	cmp	r0, #0
 800906e:	d036      	beq.n	80090de <_svfiprintf_r+0x1d2>
 8009070:	4b21      	ldr	r3, [pc, #132]	@ (80090f8 <_svfiprintf_r+0x1ec>)
 8009072:	bb1b      	cbnz	r3, 80090bc <_svfiprintf_r+0x1b0>
 8009074:	9b03      	ldr	r3, [sp, #12]
 8009076:	3307      	adds	r3, #7
 8009078:	f023 0307 	bic.w	r3, r3, #7
 800907c:	3308      	adds	r3, #8
 800907e:	9303      	str	r3, [sp, #12]
 8009080:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009082:	4433      	add	r3, r6
 8009084:	9309      	str	r3, [sp, #36]	@ 0x24
 8009086:	e76a      	b.n	8008f5e <_svfiprintf_r+0x52>
 8009088:	fb0c 3202 	mla	r2, ip, r2, r3
 800908c:	460c      	mov	r4, r1
 800908e:	2001      	movs	r0, #1
 8009090:	e7a8      	b.n	8008fe4 <_svfiprintf_r+0xd8>
 8009092:	2300      	movs	r3, #0
 8009094:	3401      	adds	r4, #1
 8009096:	9305      	str	r3, [sp, #20]
 8009098:	4619      	mov	r1, r3
 800909a:	f04f 0c0a 	mov.w	ip, #10
 800909e:	4620      	mov	r0, r4
 80090a0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80090a4:	3a30      	subs	r2, #48	@ 0x30
 80090a6:	2a09      	cmp	r2, #9
 80090a8:	d903      	bls.n	80090b2 <_svfiprintf_r+0x1a6>
 80090aa:	2b00      	cmp	r3, #0
 80090ac:	d0c6      	beq.n	800903c <_svfiprintf_r+0x130>
 80090ae:	9105      	str	r1, [sp, #20]
 80090b0:	e7c4      	b.n	800903c <_svfiprintf_r+0x130>
 80090b2:	fb0c 2101 	mla	r1, ip, r1, r2
 80090b6:	4604      	mov	r4, r0
 80090b8:	2301      	movs	r3, #1
 80090ba:	e7f0      	b.n	800909e <_svfiprintf_r+0x192>
 80090bc:	ab03      	add	r3, sp, #12
 80090be:	9300      	str	r3, [sp, #0]
 80090c0:	462a      	mov	r2, r5
 80090c2:	4b0e      	ldr	r3, [pc, #56]	@ (80090fc <_svfiprintf_r+0x1f0>)
 80090c4:	a904      	add	r1, sp, #16
 80090c6:	4638      	mov	r0, r7
 80090c8:	f3af 8000 	nop.w
 80090cc:	1c42      	adds	r2, r0, #1
 80090ce:	4606      	mov	r6, r0
 80090d0:	d1d6      	bne.n	8009080 <_svfiprintf_r+0x174>
 80090d2:	89ab      	ldrh	r3, [r5, #12]
 80090d4:	065b      	lsls	r3, r3, #25
 80090d6:	f53f af2d 	bmi.w	8008f34 <_svfiprintf_r+0x28>
 80090da:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80090dc:	e72c      	b.n	8008f38 <_svfiprintf_r+0x2c>
 80090de:	ab03      	add	r3, sp, #12
 80090e0:	9300      	str	r3, [sp, #0]
 80090e2:	462a      	mov	r2, r5
 80090e4:	4b05      	ldr	r3, [pc, #20]	@ (80090fc <_svfiprintf_r+0x1f0>)
 80090e6:	a904      	add	r1, sp, #16
 80090e8:	4638      	mov	r0, r7
 80090ea:	f000 f9bb 	bl	8009464 <_printf_i>
 80090ee:	e7ed      	b.n	80090cc <_svfiprintf_r+0x1c0>
 80090f0:	08009cd5 	.word	0x08009cd5
 80090f4:	08009cdf 	.word	0x08009cdf
 80090f8:	00000000 	.word	0x00000000
 80090fc:	08008e55 	.word	0x08008e55
 8009100:	08009cdb 	.word	0x08009cdb

08009104 <__sfputc_r>:
 8009104:	6893      	ldr	r3, [r2, #8]
 8009106:	3b01      	subs	r3, #1
 8009108:	2b00      	cmp	r3, #0
 800910a:	b410      	push	{r4}
 800910c:	6093      	str	r3, [r2, #8]
 800910e:	da08      	bge.n	8009122 <__sfputc_r+0x1e>
 8009110:	6994      	ldr	r4, [r2, #24]
 8009112:	42a3      	cmp	r3, r4
 8009114:	db01      	blt.n	800911a <__sfputc_r+0x16>
 8009116:	290a      	cmp	r1, #10
 8009118:	d103      	bne.n	8009122 <__sfputc_r+0x1e>
 800911a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800911e:	f7ff bc24 	b.w	800896a <__swbuf_r>
 8009122:	6813      	ldr	r3, [r2, #0]
 8009124:	1c58      	adds	r0, r3, #1
 8009126:	6010      	str	r0, [r2, #0]
 8009128:	7019      	strb	r1, [r3, #0]
 800912a:	4608      	mov	r0, r1
 800912c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009130:	4770      	bx	lr

08009132 <__sfputs_r>:
 8009132:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009134:	4606      	mov	r6, r0
 8009136:	460f      	mov	r7, r1
 8009138:	4614      	mov	r4, r2
 800913a:	18d5      	adds	r5, r2, r3
 800913c:	42ac      	cmp	r4, r5
 800913e:	d101      	bne.n	8009144 <__sfputs_r+0x12>
 8009140:	2000      	movs	r0, #0
 8009142:	e007      	b.n	8009154 <__sfputs_r+0x22>
 8009144:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009148:	463a      	mov	r2, r7
 800914a:	4630      	mov	r0, r6
 800914c:	f7ff ffda 	bl	8009104 <__sfputc_r>
 8009150:	1c43      	adds	r3, r0, #1
 8009152:	d1f3      	bne.n	800913c <__sfputs_r+0xa>
 8009154:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08009158 <_vfiprintf_r>:
 8009158:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800915c:	460d      	mov	r5, r1
 800915e:	b09d      	sub	sp, #116	@ 0x74
 8009160:	4614      	mov	r4, r2
 8009162:	4698      	mov	r8, r3
 8009164:	4606      	mov	r6, r0
 8009166:	b118      	cbz	r0, 8009170 <_vfiprintf_r+0x18>
 8009168:	6a03      	ldr	r3, [r0, #32]
 800916a:	b90b      	cbnz	r3, 8009170 <_vfiprintf_r+0x18>
 800916c:	f7ff fade 	bl	800872c <__sinit>
 8009170:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009172:	07d9      	lsls	r1, r3, #31
 8009174:	d405      	bmi.n	8009182 <_vfiprintf_r+0x2a>
 8009176:	89ab      	ldrh	r3, [r5, #12]
 8009178:	059a      	lsls	r2, r3, #22
 800917a:	d402      	bmi.n	8009182 <_vfiprintf_r+0x2a>
 800917c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800917e:	f7ff fd60 	bl	8008c42 <__retarget_lock_acquire_recursive>
 8009182:	89ab      	ldrh	r3, [r5, #12]
 8009184:	071b      	lsls	r3, r3, #28
 8009186:	d501      	bpl.n	800918c <_vfiprintf_r+0x34>
 8009188:	692b      	ldr	r3, [r5, #16]
 800918a:	b99b      	cbnz	r3, 80091b4 <_vfiprintf_r+0x5c>
 800918c:	4629      	mov	r1, r5
 800918e:	4630      	mov	r0, r6
 8009190:	f7ff fc2a 	bl	80089e8 <__swsetup_r>
 8009194:	b170      	cbz	r0, 80091b4 <_vfiprintf_r+0x5c>
 8009196:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009198:	07dc      	lsls	r4, r3, #31
 800919a:	d504      	bpl.n	80091a6 <_vfiprintf_r+0x4e>
 800919c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80091a0:	b01d      	add	sp, #116	@ 0x74
 80091a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80091a6:	89ab      	ldrh	r3, [r5, #12]
 80091a8:	0598      	lsls	r0, r3, #22
 80091aa:	d4f7      	bmi.n	800919c <_vfiprintf_r+0x44>
 80091ac:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80091ae:	f7ff fd49 	bl	8008c44 <__retarget_lock_release_recursive>
 80091b2:	e7f3      	b.n	800919c <_vfiprintf_r+0x44>
 80091b4:	2300      	movs	r3, #0
 80091b6:	9309      	str	r3, [sp, #36]	@ 0x24
 80091b8:	2320      	movs	r3, #32
 80091ba:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80091be:	f8cd 800c 	str.w	r8, [sp, #12]
 80091c2:	2330      	movs	r3, #48	@ 0x30
 80091c4:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8009374 <_vfiprintf_r+0x21c>
 80091c8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80091cc:	f04f 0901 	mov.w	r9, #1
 80091d0:	4623      	mov	r3, r4
 80091d2:	469a      	mov	sl, r3
 80091d4:	f813 2b01 	ldrb.w	r2, [r3], #1
 80091d8:	b10a      	cbz	r2, 80091de <_vfiprintf_r+0x86>
 80091da:	2a25      	cmp	r2, #37	@ 0x25
 80091dc:	d1f9      	bne.n	80091d2 <_vfiprintf_r+0x7a>
 80091de:	ebba 0b04 	subs.w	fp, sl, r4
 80091e2:	d00b      	beq.n	80091fc <_vfiprintf_r+0xa4>
 80091e4:	465b      	mov	r3, fp
 80091e6:	4622      	mov	r2, r4
 80091e8:	4629      	mov	r1, r5
 80091ea:	4630      	mov	r0, r6
 80091ec:	f7ff ffa1 	bl	8009132 <__sfputs_r>
 80091f0:	3001      	adds	r0, #1
 80091f2:	f000 80a7 	beq.w	8009344 <_vfiprintf_r+0x1ec>
 80091f6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80091f8:	445a      	add	r2, fp
 80091fa:	9209      	str	r2, [sp, #36]	@ 0x24
 80091fc:	f89a 3000 	ldrb.w	r3, [sl]
 8009200:	2b00      	cmp	r3, #0
 8009202:	f000 809f 	beq.w	8009344 <_vfiprintf_r+0x1ec>
 8009206:	2300      	movs	r3, #0
 8009208:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800920c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009210:	f10a 0a01 	add.w	sl, sl, #1
 8009214:	9304      	str	r3, [sp, #16]
 8009216:	9307      	str	r3, [sp, #28]
 8009218:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800921c:	931a      	str	r3, [sp, #104]	@ 0x68
 800921e:	4654      	mov	r4, sl
 8009220:	2205      	movs	r2, #5
 8009222:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009226:	4853      	ldr	r0, [pc, #332]	@ (8009374 <_vfiprintf_r+0x21c>)
 8009228:	f7f6 ffd2 	bl	80001d0 <memchr>
 800922c:	9a04      	ldr	r2, [sp, #16]
 800922e:	b9d8      	cbnz	r0, 8009268 <_vfiprintf_r+0x110>
 8009230:	06d1      	lsls	r1, r2, #27
 8009232:	bf44      	itt	mi
 8009234:	2320      	movmi	r3, #32
 8009236:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800923a:	0713      	lsls	r3, r2, #28
 800923c:	bf44      	itt	mi
 800923e:	232b      	movmi	r3, #43	@ 0x2b
 8009240:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009244:	f89a 3000 	ldrb.w	r3, [sl]
 8009248:	2b2a      	cmp	r3, #42	@ 0x2a
 800924a:	d015      	beq.n	8009278 <_vfiprintf_r+0x120>
 800924c:	9a07      	ldr	r2, [sp, #28]
 800924e:	4654      	mov	r4, sl
 8009250:	2000      	movs	r0, #0
 8009252:	f04f 0c0a 	mov.w	ip, #10
 8009256:	4621      	mov	r1, r4
 8009258:	f811 3b01 	ldrb.w	r3, [r1], #1
 800925c:	3b30      	subs	r3, #48	@ 0x30
 800925e:	2b09      	cmp	r3, #9
 8009260:	d94b      	bls.n	80092fa <_vfiprintf_r+0x1a2>
 8009262:	b1b0      	cbz	r0, 8009292 <_vfiprintf_r+0x13a>
 8009264:	9207      	str	r2, [sp, #28]
 8009266:	e014      	b.n	8009292 <_vfiprintf_r+0x13a>
 8009268:	eba0 0308 	sub.w	r3, r0, r8
 800926c:	fa09 f303 	lsl.w	r3, r9, r3
 8009270:	4313      	orrs	r3, r2
 8009272:	9304      	str	r3, [sp, #16]
 8009274:	46a2      	mov	sl, r4
 8009276:	e7d2      	b.n	800921e <_vfiprintf_r+0xc6>
 8009278:	9b03      	ldr	r3, [sp, #12]
 800927a:	1d19      	adds	r1, r3, #4
 800927c:	681b      	ldr	r3, [r3, #0]
 800927e:	9103      	str	r1, [sp, #12]
 8009280:	2b00      	cmp	r3, #0
 8009282:	bfbb      	ittet	lt
 8009284:	425b      	neglt	r3, r3
 8009286:	f042 0202 	orrlt.w	r2, r2, #2
 800928a:	9307      	strge	r3, [sp, #28]
 800928c:	9307      	strlt	r3, [sp, #28]
 800928e:	bfb8      	it	lt
 8009290:	9204      	strlt	r2, [sp, #16]
 8009292:	7823      	ldrb	r3, [r4, #0]
 8009294:	2b2e      	cmp	r3, #46	@ 0x2e
 8009296:	d10a      	bne.n	80092ae <_vfiprintf_r+0x156>
 8009298:	7863      	ldrb	r3, [r4, #1]
 800929a:	2b2a      	cmp	r3, #42	@ 0x2a
 800929c:	d132      	bne.n	8009304 <_vfiprintf_r+0x1ac>
 800929e:	9b03      	ldr	r3, [sp, #12]
 80092a0:	1d1a      	adds	r2, r3, #4
 80092a2:	681b      	ldr	r3, [r3, #0]
 80092a4:	9203      	str	r2, [sp, #12]
 80092a6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80092aa:	3402      	adds	r4, #2
 80092ac:	9305      	str	r3, [sp, #20]
 80092ae:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8009384 <_vfiprintf_r+0x22c>
 80092b2:	7821      	ldrb	r1, [r4, #0]
 80092b4:	2203      	movs	r2, #3
 80092b6:	4650      	mov	r0, sl
 80092b8:	f7f6 ff8a 	bl	80001d0 <memchr>
 80092bc:	b138      	cbz	r0, 80092ce <_vfiprintf_r+0x176>
 80092be:	9b04      	ldr	r3, [sp, #16]
 80092c0:	eba0 000a 	sub.w	r0, r0, sl
 80092c4:	2240      	movs	r2, #64	@ 0x40
 80092c6:	4082      	lsls	r2, r0
 80092c8:	4313      	orrs	r3, r2
 80092ca:	3401      	adds	r4, #1
 80092cc:	9304      	str	r3, [sp, #16]
 80092ce:	f814 1b01 	ldrb.w	r1, [r4], #1
 80092d2:	4829      	ldr	r0, [pc, #164]	@ (8009378 <_vfiprintf_r+0x220>)
 80092d4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80092d8:	2206      	movs	r2, #6
 80092da:	f7f6 ff79 	bl	80001d0 <memchr>
 80092de:	2800      	cmp	r0, #0
 80092e0:	d03f      	beq.n	8009362 <_vfiprintf_r+0x20a>
 80092e2:	4b26      	ldr	r3, [pc, #152]	@ (800937c <_vfiprintf_r+0x224>)
 80092e4:	bb1b      	cbnz	r3, 800932e <_vfiprintf_r+0x1d6>
 80092e6:	9b03      	ldr	r3, [sp, #12]
 80092e8:	3307      	adds	r3, #7
 80092ea:	f023 0307 	bic.w	r3, r3, #7
 80092ee:	3308      	adds	r3, #8
 80092f0:	9303      	str	r3, [sp, #12]
 80092f2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80092f4:	443b      	add	r3, r7
 80092f6:	9309      	str	r3, [sp, #36]	@ 0x24
 80092f8:	e76a      	b.n	80091d0 <_vfiprintf_r+0x78>
 80092fa:	fb0c 3202 	mla	r2, ip, r2, r3
 80092fe:	460c      	mov	r4, r1
 8009300:	2001      	movs	r0, #1
 8009302:	e7a8      	b.n	8009256 <_vfiprintf_r+0xfe>
 8009304:	2300      	movs	r3, #0
 8009306:	3401      	adds	r4, #1
 8009308:	9305      	str	r3, [sp, #20]
 800930a:	4619      	mov	r1, r3
 800930c:	f04f 0c0a 	mov.w	ip, #10
 8009310:	4620      	mov	r0, r4
 8009312:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009316:	3a30      	subs	r2, #48	@ 0x30
 8009318:	2a09      	cmp	r2, #9
 800931a:	d903      	bls.n	8009324 <_vfiprintf_r+0x1cc>
 800931c:	2b00      	cmp	r3, #0
 800931e:	d0c6      	beq.n	80092ae <_vfiprintf_r+0x156>
 8009320:	9105      	str	r1, [sp, #20]
 8009322:	e7c4      	b.n	80092ae <_vfiprintf_r+0x156>
 8009324:	fb0c 2101 	mla	r1, ip, r1, r2
 8009328:	4604      	mov	r4, r0
 800932a:	2301      	movs	r3, #1
 800932c:	e7f0      	b.n	8009310 <_vfiprintf_r+0x1b8>
 800932e:	ab03      	add	r3, sp, #12
 8009330:	9300      	str	r3, [sp, #0]
 8009332:	462a      	mov	r2, r5
 8009334:	4b12      	ldr	r3, [pc, #72]	@ (8009380 <_vfiprintf_r+0x228>)
 8009336:	a904      	add	r1, sp, #16
 8009338:	4630      	mov	r0, r6
 800933a:	f3af 8000 	nop.w
 800933e:	4607      	mov	r7, r0
 8009340:	1c78      	adds	r0, r7, #1
 8009342:	d1d6      	bne.n	80092f2 <_vfiprintf_r+0x19a>
 8009344:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009346:	07d9      	lsls	r1, r3, #31
 8009348:	d405      	bmi.n	8009356 <_vfiprintf_r+0x1fe>
 800934a:	89ab      	ldrh	r3, [r5, #12]
 800934c:	059a      	lsls	r2, r3, #22
 800934e:	d402      	bmi.n	8009356 <_vfiprintf_r+0x1fe>
 8009350:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009352:	f7ff fc77 	bl	8008c44 <__retarget_lock_release_recursive>
 8009356:	89ab      	ldrh	r3, [r5, #12]
 8009358:	065b      	lsls	r3, r3, #25
 800935a:	f53f af1f 	bmi.w	800919c <_vfiprintf_r+0x44>
 800935e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009360:	e71e      	b.n	80091a0 <_vfiprintf_r+0x48>
 8009362:	ab03      	add	r3, sp, #12
 8009364:	9300      	str	r3, [sp, #0]
 8009366:	462a      	mov	r2, r5
 8009368:	4b05      	ldr	r3, [pc, #20]	@ (8009380 <_vfiprintf_r+0x228>)
 800936a:	a904      	add	r1, sp, #16
 800936c:	4630      	mov	r0, r6
 800936e:	f000 f879 	bl	8009464 <_printf_i>
 8009372:	e7e4      	b.n	800933e <_vfiprintf_r+0x1e6>
 8009374:	08009cd5 	.word	0x08009cd5
 8009378:	08009cdf 	.word	0x08009cdf
 800937c:	00000000 	.word	0x00000000
 8009380:	08009133 	.word	0x08009133
 8009384:	08009cdb 	.word	0x08009cdb

08009388 <_printf_common>:
 8009388:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800938c:	4616      	mov	r6, r2
 800938e:	4698      	mov	r8, r3
 8009390:	688a      	ldr	r2, [r1, #8]
 8009392:	690b      	ldr	r3, [r1, #16]
 8009394:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8009398:	4293      	cmp	r3, r2
 800939a:	bfb8      	it	lt
 800939c:	4613      	movlt	r3, r2
 800939e:	6033      	str	r3, [r6, #0]
 80093a0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80093a4:	4607      	mov	r7, r0
 80093a6:	460c      	mov	r4, r1
 80093a8:	b10a      	cbz	r2, 80093ae <_printf_common+0x26>
 80093aa:	3301      	adds	r3, #1
 80093ac:	6033      	str	r3, [r6, #0]
 80093ae:	6823      	ldr	r3, [r4, #0]
 80093b0:	0699      	lsls	r1, r3, #26
 80093b2:	bf42      	ittt	mi
 80093b4:	6833      	ldrmi	r3, [r6, #0]
 80093b6:	3302      	addmi	r3, #2
 80093b8:	6033      	strmi	r3, [r6, #0]
 80093ba:	6825      	ldr	r5, [r4, #0]
 80093bc:	f015 0506 	ands.w	r5, r5, #6
 80093c0:	d106      	bne.n	80093d0 <_printf_common+0x48>
 80093c2:	f104 0a19 	add.w	sl, r4, #25
 80093c6:	68e3      	ldr	r3, [r4, #12]
 80093c8:	6832      	ldr	r2, [r6, #0]
 80093ca:	1a9b      	subs	r3, r3, r2
 80093cc:	42ab      	cmp	r3, r5
 80093ce:	dc26      	bgt.n	800941e <_printf_common+0x96>
 80093d0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80093d4:	6822      	ldr	r2, [r4, #0]
 80093d6:	3b00      	subs	r3, #0
 80093d8:	bf18      	it	ne
 80093da:	2301      	movne	r3, #1
 80093dc:	0692      	lsls	r2, r2, #26
 80093de:	d42b      	bmi.n	8009438 <_printf_common+0xb0>
 80093e0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80093e4:	4641      	mov	r1, r8
 80093e6:	4638      	mov	r0, r7
 80093e8:	47c8      	blx	r9
 80093ea:	3001      	adds	r0, #1
 80093ec:	d01e      	beq.n	800942c <_printf_common+0xa4>
 80093ee:	6823      	ldr	r3, [r4, #0]
 80093f0:	6922      	ldr	r2, [r4, #16]
 80093f2:	f003 0306 	and.w	r3, r3, #6
 80093f6:	2b04      	cmp	r3, #4
 80093f8:	bf02      	ittt	eq
 80093fa:	68e5      	ldreq	r5, [r4, #12]
 80093fc:	6833      	ldreq	r3, [r6, #0]
 80093fe:	1aed      	subeq	r5, r5, r3
 8009400:	68a3      	ldr	r3, [r4, #8]
 8009402:	bf0c      	ite	eq
 8009404:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009408:	2500      	movne	r5, #0
 800940a:	4293      	cmp	r3, r2
 800940c:	bfc4      	itt	gt
 800940e:	1a9b      	subgt	r3, r3, r2
 8009410:	18ed      	addgt	r5, r5, r3
 8009412:	2600      	movs	r6, #0
 8009414:	341a      	adds	r4, #26
 8009416:	42b5      	cmp	r5, r6
 8009418:	d11a      	bne.n	8009450 <_printf_common+0xc8>
 800941a:	2000      	movs	r0, #0
 800941c:	e008      	b.n	8009430 <_printf_common+0xa8>
 800941e:	2301      	movs	r3, #1
 8009420:	4652      	mov	r2, sl
 8009422:	4641      	mov	r1, r8
 8009424:	4638      	mov	r0, r7
 8009426:	47c8      	blx	r9
 8009428:	3001      	adds	r0, #1
 800942a:	d103      	bne.n	8009434 <_printf_common+0xac>
 800942c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009430:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009434:	3501      	adds	r5, #1
 8009436:	e7c6      	b.n	80093c6 <_printf_common+0x3e>
 8009438:	18e1      	adds	r1, r4, r3
 800943a:	1c5a      	adds	r2, r3, #1
 800943c:	2030      	movs	r0, #48	@ 0x30
 800943e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8009442:	4422      	add	r2, r4
 8009444:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8009448:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800944c:	3302      	adds	r3, #2
 800944e:	e7c7      	b.n	80093e0 <_printf_common+0x58>
 8009450:	2301      	movs	r3, #1
 8009452:	4622      	mov	r2, r4
 8009454:	4641      	mov	r1, r8
 8009456:	4638      	mov	r0, r7
 8009458:	47c8      	blx	r9
 800945a:	3001      	adds	r0, #1
 800945c:	d0e6      	beq.n	800942c <_printf_common+0xa4>
 800945e:	3601      	adds	r6, #1
 8009460:	e7d9      	b.n	8009416 <_printf_common+0x8e>
	...

08009464 <_printf_i>:
 8009464:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009468:	7e0f      	ldrb	r7, [r1, #24]
 800946a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800946c:	2f78      	cmp	r7, #120	@ 0x78
 800946e:	4691      	mov	r9, r2
 8009470:	4680      	mov	r8, r0
 8009472:	460c      	mov	r4, r1
 8009474:	469a      	mov	sl, r3
 8009476:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800947a:	d807      	bhi.n	800948c <_printf_i+0x28>
 800947c:	2f62      	cmp	r7, #98	@ 0x62
 800947e:	d80a      	bhi.n	8009496 <_printf_i+0x32>
 8009480:	2f00      	cmp	r7, #0
 8009482:	f000 80d1 	beq.w	8009628 <_printf_i+0x1c4>
 8009486:	2f58      	cmp	r7, #88	@ 0x58
 8009488:	f000 80b8 	beq.w	80095fc <_printf_i+0x198>
 800948c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009490:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8009494:	e03a      	b.n	800950c <_printf_i+0xa8>
 8009496:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800949a:	2b15      	cmp	r3, #21
 800949c:	d8f6      	bhi.n	800948c <_printf_i+0x28>
 800949e:	a101      	add	r1, pc, #4	@ (adr r1, 80094a4 <_printf_i+0x40>)
 80094a0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80094a4:	080094fd 	.word	0x080094fd
 80094a8:	08009511 	.word	0x08009511
 80094ac:	0800948d 	.word	0x0800948d
 80094b0:	0800948d 	.word	0x0800948d
 80094b4:	0800948d 	.word	0x0800948d
 80094b8:	0800948d 	.word	0x0800948d
 80094bc:	08009511 	.word	0x08009511
 80094c0:	0800948d 	.word	0x0800948d
 80094c4:	0800948d 	.word	0x0800948d
 80094c8:	0800948d 	.word	0x0800948d
 80094cc:	0800948d 	.word	0x0800948d
 80094d0:	0800960f 	.word	0x0800960f
 80094d4:	0800953b 	.word	0x0800953b
 80094d8:	080095c9 	.word	0x080095c9
 80094dc:	0800948d 	.word	0x0800948d
 80094e0:	0800948d 	.word	0x0800948d
 80094e4:	08009631 	.word	0x08009631
 80094e8:	0800948d 	.word	0x0800948d
 80094ec:	0800953b 	.word	0x0800953b
 80094f0:	0800948d 	.word	0x0800948d
 80094f4:	0800948d 	.word	0x0800948d
 80094f8:	080095d1 	.word	0x080095d1
 80094fc:	6833      	ldr	r3, [r6, #0]
 80094fe:	1d1a      	adds	r2, r3, #4
 8009500:	681b      	ldr	r3, [r3, #0]
 8009502:	6032      	str	r2, [r6, #0]
 8009504:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009508:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800950c:	2301      	movs	r3, #1
 800950e:	e09c      	b.n	800964a <_printf_i+0x1e6>
 8009510:	6833      	ldr	r3, [r6, #0]
 8009512:	6820      	ldr	r0, [r4, #0]
 8009514:	1d19      	adds	r1, r3, #4
 8009516:	6031      	str	r1, [r6, #0]
 8009518:	0606      	lsls	r6, r0, #24
 800951a:	d501      	bpl.n	8009520 <_printf_i+0xbc>
 800951c:	681d      	ldr	r5, [r3, #0]
 800951e:	e003      	b.n	8009528 <_printf_i+0xc4>
 8009520:	0645      	lsls	r5, r0, #25
 8009522:	d5fb      	bpl.n	800951c <_printf_i+0xb8>
 8009524:	f9b3 5000 	ldrsh.w	r5, [r3]
 8009528:	2d00      	cmp	r5, #0
 800952a:	da03      	bge.n	8009534 <_printf_i+0xd0>
 800952c:	232d      	movs	r3, #45	@ 0x2d
 800952e:	426d      	negs	r5, r5
 8009530:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009534:	4858      	ldr	r0, [pc, #352]	@ (8009698 <_printf_i+0x234>)
 8009536:	230a      	movs	r3, #10
 8009538:	e011      	b.n	800955e <_printf_i+0xfa>
 800953a:	6821      	ldr	r1, [r4, #0]
 800953c:	6833      	ldr	r3, [r6, #0]
 800953e:	0608      	lsls	r0, r1, #24
 8009540:	f853 5b04 	ldr.w	r5, [r3], #4
 8009544:	d402      	bmi.n	800954c <_printf_i+0xe8>
 8009546:	0649      	lsls	r1, r1, #25
 8009548:	bf48      	it	mi
 800954a:	b2ad      	uxthmi	r5, r5
 800954c:	2f6f      	cmp	r7, #111	@ 0x6f
 800954e:	4852      	ldr	r0, [pc, #328]	@ (8009698 <_printf_i+0x234>)
 8009550:	6033      	str	r3, [r6, #0]
 8009552:	bf14      	ite	ne
 8009554:	230a      	movne	r3, #10
 8009556:	2308      	moveq	r3, #8
 8009558:	2100      	movs	r1, #0
 800955a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800955e:	6866      	ldr	r6, [r4, #4]
 8009560:	60a6      	str	r6, [r4, #8]
 8009562:	2e00      	cmp	r6, #0
 8009564:	db05      	blt.n	8009572 <_printf_i+0x10e>
 8009566:	6821      	ldr	r1, [r4, #0]
 8009568:	432e      	orrs	r6, r5
 800956a:	f021 0104 	bic.w	r1, r1, #4
 800956e:	6021      	str	r1, [r4, #0]
 8009570:	d04b      	beq.n	800960a <_printf_i+0x1a6>
 8009572:	4616      	mov	r6, r2
 8009574:	fbb5 f1f3 	udiv	r1, r5, r3
 8009578:	fb03 5711 	mls	r7, r3, r1, r5
 800957c:	5dc7      	ldrb	r7, [r0, r7]
 800957e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8009582:	462f      	mov	r7, r5
 8009584:	42bb      	cmp	r3, r7
 8009586:	460d      	mov	r5, r1
 8009588:	d9f4      	bls.n	8009574 <_printf_i+0x110>
 800958a:	2b08      	cmp	r3, #8
 800958c:	d10b      	bne.n	80095a6 <_printf_i+0x142>
 800958e:	6823      	ldr	r3, [r4, #0]
 8009590:	07df      	lsls	r7, r3, #31
 8009592:	d508      	bpl.n	80095a6 <_printf_i+0x142>
 8009594:	6923      	ldr	r3, [r4, #16]
 8009596:	6861      	ldr	r1, [r4, #4]
 8009598:	4299      	cmp	r1, r3
 800959a:	bfde      	ittt	le
 800959c:	2330      	movle	r3, #48	@ 0x30
 800959e:	f806 3c01 	strble.w	r3, [r6, #-1]
 80095a2:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 80095a6:	1b92      	subs	r2, r2, r6
 80095a8:	6122      	str	r2, [r4, #16]
 80095aa:	f8cd a000 	str.w	sl, [sp]
 80095ae:	464b      	mov	r3, r9
 80095b0:	aa03      	add	r2, sp, #12
 80095b2:	4621      	mov	r1, r4
 80095b4:	4640      	mov	r0, r8
 80095b6:	f7ff fee7 	bl	8009388 <_printf_common>
 80095ba:	3001      	adds	r0, #1
 80095bc:	d14a      	bne.n	8009654 <_printf_i+0x1f0>
 80095be:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80095c2:	b004      	add	sp, #16
 80095c4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80095c8:	6823      	ldr	r3, [r4, #0]
 80095ca:	f043 0320 	orr.w	r3, r3, #32
 80095ce:	6023      	str	r3, [r4, #0]
 80095d0:	4832      	ldr	r0, [pc, #200]	@ (800969c <_printf_i+0x238>)
 80095d2:	2778      	movs	r7, #120	@ 0x78
 80095d4:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80095d8:	6823      	ldr	r3, [r4, #0]
 80095da:	6831      	ldr	r1, [r6, #0]
 80095dc:	061f      	lsls	r7, r3, #24
 80095de:	f851 5b04 	ldr.w	r5, [r1], #4
 80095e2:	d402      	bmi.n	80095ea <_printf_i+0x186>
 80095e4:	065f      	lsls	r7, r3, #25
 80095e6:	bf48      	it	mi
 80095e8:	b2ad      	uxthmi	r5, r5
 80095ea:	6031      	str	r1, [r6, #0]
 80095ec:	07d9      	lsls	r1, r3, #31
 80095ee:	bf44      	itt	mi
 80095f0:	f043 0320 	orrmi.w	r3, r3, #32
 80095f4:	6023      	strmi	r3, [r4, #0]
 80095f6:	b11d      	cbz	r5, 8009600 <_printf_i+0x19c>
 80095f8:	2310      	movs	r3, #16
 80095fa:	e7ad      	b.n	8009558 <_printf_i+0xf4>
 80095fc:	4826      	ldr	r0, [pc, #152]	@ (8009698 <_printf_i+0x234>)
 80095fe:	e7e9      	b.n	80095d4 <_printf_i+0x170>
 8009600:	6823      	ldr	r3, [r4, #0]
 8009602:	f023 0320 	bic.w	r3, r3, #32
 8009606:	6023      	str	r3, [r4, #0]
 8009608:	e7f6      	b.n	80095f8 <_printf_i+0x194>
 800960a:	4616      	mov	r6, r2
 800960c:	e7bd      	b.n	800958a <_printf_i+0x126>
 800960e:	6833      	ldr	r3, [r6, #0]
 8009610:	6825      	ldr	r5, [r4, #0]
 8009612:	6961      	ldr	r1, [r4, #20]
 8009614:	1d18      	adds	r0, r3, #4
 8009616:	6030      	str	r0, [r6, #0]
 8009618:	062e      	lsls	r6, r5, #24
 800961a:	681b      	ldr	r3, [r3, #0]
 800961c:	d501      	bpl.n	8009622 <_printf_i+0x1be>
 800961e:	6019      	str	r1, [r3, #0]
 8009620:	e002      	b.n	8009628 <_printf_i+0x1c4>
 8009622:	0668      	lsls	r0, r5, #25
 8009624:	d5fb      	bpl.n	800961e <_printf_i+0x1ba>
 8009626:	8019      	strh	r1, [r3, #0]
 8009628:	2300      	movs	r3, #0
 800962a:	6123      	str	r3, [r4, #16]
 800962c:	4616      	mov	r6, r2
 800962e:	e7bc      	b.n	80095aa <_printf_i+0x146>
 8009630:	6833      	ldr	r3, [r6, #0]
 8009632:	1d1a      	adds	r2, r3, #4
 8009634:	6032      	str	r2, [r6, #0]
 8009636:	681e      	ldr	r6, [r3, #0]
 8009638:	6862      	ldr	r2, [r4, #4]
 800963a:	2100      	movs	r1, #0
 800963c:	4630      	mov	r0, r6
 800963e:	f7f6 fdc7 	bl	80001d0 <memchr>
 8009642:	b108      	cbz	r0, 8009648 <_printf_i+0x1e4>
 8009644:	1b80      	subs	r0, r0, r6
 8009646:	6060      	str	r0, [r4, #4]
 8009648:	6863      	ldr	r3, [r4, #4]
 800964a:	6123      	str	r3, [r4, #16]
 800964c:	2300      	movs	r3, #0
 800964e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009652:	e7aa      	b.n	80095aa <_printf_i+0x146>
 8009654:	6923      	ldr	r3, [r4, #16]
 8009656:	4632      	mov	r2, r6
 8009658:	4649      	mov	r1, r9
 800965a:	4640      	mov	r0, r8
 800965c:	47d0      	blx	sl
 800965e:	3001      	adds	r0, #1
 8009660:	d0ad      	beq.n	80095be <_printf_i+0x15a>
 8009662:	6823      	ldr	r3, [r4, #0]
 8009664:	079b      	lsls	r3, r3, #30
 8009666:	d413      	bmi.n	8009690 <_printf_i+0x22c>
 8009668:	68e0      	ldr	r0, [r4, #12]
 800966a:	9b03      	ldr	r3, [sp, #12]
 800966c:	4298      	cmp	r0, r3
 800966e:	bfb8      	it	lt
 8009670:	4618      	movlt	r0, r3
 8009672:	e7a6      	b.n	80095c2 <_printf_i+0x15e>
 8009674:	2301      	movs	r3, #1
 8009676:	4632      	mov	r2, r6
 8009678:	4649      	mov	r1, r9
 800967a:	4640      	mov	r0, r8
 800967c:	47d0      	blx	sl
 800967e:	3001      	adds	r0, #1
 8009680:	d09d      	beq.n	80095be <_printf_i+0x15a>
 8009682:	3501      	adds	r5, #1
 8009684:	68e3      	ldr	r3, [r4, #12]
 8009686:	9903      	ldr	r1, [sp, #12]
 8009688:	1a5b      	subs	r3, r3, r1
 800968a:	42ab      	cmp	r3, r5
 800968c:	dcf2      	bgt.n	8009674 <_printf_i+0x210>
 800968e:	e7eb      	b.n	8009668 <_printf_i+0x204>
 8009690:	2500      	movs	r5, #0
 8009692:	f104 0619 	add.w	r6, r4, #25
 8009696:	e7f5      	b.n	8009684 <_printf_i+0x220>
 8009698:	08009ce6 	.word	0x08009ce6
 800969c:	08009cf7 	.word	0x08009cf7

080096a0 <__sflush_r>:
 80096a0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80096a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80096a8:	0716      	lsls	r6, r2, #28
 80096aa:	4605      	mov	r5, r0
 80096ac:	460c      	mov	r4, r1
 80096ae:	d454      	bmi.n	800975a <__sflush_r+0xba>
 80096b0:	684b      	ldr	r3, [r1, #4]
 80096b2:	2b00      	cmp	r3, #0
 80096b4:	dc02      	bgt.n	80096bc <__sflush_r+0x1c>
 80096b6:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80096b8:	2b00      	cmp	r3, #0
 80096ba:	dd48      	ble.n	800974e <__sflush_r+0xae>
 80096bc:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80096be:	2e00      	cmp	r6, #0
 80096c0:	d045      	beq.n	800974e <__sflush_r+0xae>
 80096c2:	2300      	movs	r3, #0
 80096c4:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80096c8:	682f      	ldr	r7, [r5, #0]
 80096ca:	6a21      	ldr	r1, [r4, #32]
 80096cc:	602b      	str	r3, [r5, #0]
 80096ce:	d030      	beq.n	8009732 <__sflush_r+0x92>
 80096d0:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80096d2:	89a3      	ldrh	r3, [r4, #12]
 80096d4:	0759      	lsls	r1, r3, #29
 80096d6:	d505      	bpl.n	80096e4 <__sflush_r+0x44>
 80096d8:	6863      	ldr	r3, [r4, #4]
 80096da:	1ad2      	subs	r2, r2, r3
 80096dc:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80096de:	b10b      	cbz	r3, 80096e4 <__sflush_r+0x44>
 80096e0:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80096e2:	1ad2      	subs	r2, r2, r3
 80096e4:	2300      	movs	r3, #0
 80096e6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80096e8:	6a21      	ldr	r1, [r4, #32]
 80096ea:	4628      	mov	r0, r5
 80096ec:	47b0      	blx	r6
 80096ee:	1c43      	adds	r3, r0, #1
 80096f0:	89a3      	ldrh	r3, [r4, #12]
 80096f2:	d106      	bne.n	8009702 <__sflush_r+0x62>
 80096f4:	6829      	ldr	r1, [r5, #0]
 80096f6:	291d      	cmp	r1, #29
 80096f8:	d82b      	bhi.n	8009752 <__sflush_r+0xb2>
 80096fa:	4a2a      	ldr	r2, [pc, #168]	@ (80097a4 <__sflush_r+0x104>)
 80096fc:	40ca      	lsrs	r2, r1
 80096fe:	07d6      	lsls	r6, r2, #31
 8009700:	d527      	bpl.n	8009752 <__sflush_r+0xb2>
 8009702:	2200      	movs	r2, #0
 8009704:	6062      	str	r2, [r4, #4]
 8009706:	04d9      	lsls	r1, r3, #19
 8009708:	6922      	ldr	r2, [r4, #16]
 800970a:	6022      	str	r2, [r4, #0]
 800970c:	d504      	bpl.n	8009718 <__sflush_r+0x78>
 800970e:	1c42      	adds	r2, r0, #1
 8009710:	d101      	bne.n	8009716 <__sflush_r+0x76>
 8009712:	682b      	ldr	r3, [r5, #0]
 8009714:	b903      	cbnz	r3, 8009718 <__sflush_r+0x78>
 8009716:	6560      	str	r0, [r4, #84]	@ 0x54
 8009718:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800971a:	602f      	str	r7, [r5, #0]
 800971c:	b1b9      	cbz	r1, 800974e <__sflush_r+0xae>
 800971e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009722:	4299      	cmp	r1, r3
 8009724:	d002      	beq.n	800972c <__sflush_r+0x8c>
 8009726:	4628      	mov	r0, r5
 8009728:	f7ff fa9c 	bl	8008c64 <_free_r>
 800972c:	2300      	movs	r3, #0
 800972e:	6363      	str	r3, [r4, #52]	@ 0x34
 8009730:	e00d      	b.n	800974e <__sflush_r+0xae>
 8009732:	2301      	movs	r3, #1
 8009734:	4628      	mov	r0, r5
 8009736:	47b0      	blx	r6
 8009738:	4602      	mov	r2, r0
 800973a:	1c50      	adds	r0, r2, #1
 800973c:	d1c9      	bne.n	80096d2 <__sflush_r+0x32>
 800973e:	682b      	ldr	r3, [r5, #0]
 8009740:	2b00      	cmp	r3, #0
 8009742:	d0c6      	beq.n	80096d2 <__sflush_r+0x32>
 8009744:	2b1d      	cmp	r3, #29
 8009746:	d001      	beq.n	800974c <__sflush_r+0xac>
 8009748:	2b16      	cmp	r3, #22
 800974a:	d11e      	bne.n	800978a <__sflush_r+0xea>
 800974c:	602f      	str	r7, [r5, #0]
 800974e:	2000      	movs	r0, #0
 8009750:	e022      	b.n	8009798 <__sflush_r+0xf8>
 8009752:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009756:	b21b      	sxth	r3, r3
 8009758:	e01b      	b.n	8009792 <__sflush_r+0xf2>
 800975a:	690f      	ldr	r7, [r1, #16]
 800975c:	2f00      	cmp	r7, #0
 800975e:	d0f6      	beq.n	800974e <__sflush_r+0xae>
 8009760:	0793      	lsls	r3, r2, #30
 8009762:	680e      	ldr	r6, [r1, #0]
 8009764:	bf08      	it	eq
 8009766:	694b      	ldreq	r3, [r1, #20]
 8009768:	600f      	str	r7, [r1, #0]
 800976a:	bf18      	it	ne
 800976c:	2300      	movne	r3, #0
 800976e:	eba6 0807 	sub.w	r8, r6, r7
 8009772:	608b      	str	r3, [r1, #8]
 8009774:	f1b8 0f00 	cmp.w	r8, #0
 8009778:	dde9      	ble.n	800974e <__sflush_r+0xae>
 800977a:	6a21      	ldr	r1, [r4, #32]
 800977c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800977e:	4643      	mov	r3, r8
 8009780:	463a      	mov	r2, r7
 8009782:	4628      	mov	r0, r5
 8009784:	47b0      	blx	r6
 8009786:	2800      	cmp	r0, #0
 8009788:	dc08      	bgt.n	800979c <__sflush_r+0xfc>
 800978a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800978e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009792:	81a3      	strh	r3, [r4, #12]
 8009794:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009798:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800979c:	4407      	add	r7, r0
 800979e:	eba8 0800 	sub.w	r8, r8, r0
 80097a2:	e7e7      	b.n	8009774 <__sflush_r+0xd4>
 80097a4:	20400001 	.word	0x20400001

080097a8 <_fflush_r>:
 80097a8:	b538      	push	{r3, r4, r5, lr}
 80097aa:	690b      	ldr	r3, [r1, #16]
 80097ac:	4605      	mov	r5, r0
 80097ae:	460c      	mov	r4, r1
 80097b0:	b913      	cbnz	r3, 80097b8 <_fflush_r+0x10>
 80097b2:	2500      	movs	r5, #0
 80097b4:	4628      	mov	r0, r5
 80097b6:	bd38      	pop	{r3, r4, r5, pc}
 80097b8:	b118      	cbz	r0, 80097c2 <_fflush_r+0x1a>
 80097ba:	6a03      	ldr	r3, [r0, #32]
 80097bc:	b90b      	cbnz	r3, 80097c2 <_fflush_r+0x1a>
 80097be:	f7fe ffb5 	bl	800872c <__sinit>
 80097c2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80097c6:	2b00      	cmp	r3, #0
 80097c8:	d0f3      	beq.n	80097b2 <_fflush_r+0xa>
 80097ca:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80097cc:	07d0      	lsls	r0, r2, #31
 80097ce:	d404      	bmi.n	80097da <_fflush_r+0x32>
 80097d0:	0599      	lsls	r1, r3, #22
 80097d2:	d402      	bmi.n	80097da <_fflush_r+0x32>
 80097d4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80097d6:	f7ff fa34 	bl	8008c42 <__retarget_lock_acquire_recursive>
 80097da:	4628      	mov	r0, r5
 80097dc:	4621      	mov	r1, r4
 80097de:	f7ff ff5f 	bl	80096a0 <__sflush_r>
 80097e2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80097e4:	07da      	lsls	r2, r3, #31
 80097e6:	4605      	mov	r5, r0
 80097e8:	d4e4      	bmi.n	80097b4 <_fflush_r+0xc>
 80097ea:	89a3      	ldrh	r3, [r4, #12]
 80097ec:	059b      	lsls	r3, r3, #22
 80097ee:	d4e1      	bmi.n	80097b4 <_fflush_r+0xc>
 80097f0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80097f2:	f7ff fa27 	bl	8008c44 <__retarget_lock_release_recursive>
 80097f6:	e7dd      	b.n	80097b4 <_fflush_r+0xc>

080097f8 <__swhatbuf_r>:
 80097f8:	b570      	push	{r4, r5, r6, lr}
 80097fa:	460c      	mov	r4, r1
 80097fc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009800:	2900      	cmp	r1, #0
 8009802:	b096      	sub	sp, #88	@ 0x58
 8009804:	4615      	mov	r5, r2
 8009806:	461e      	mov	r6, r3
 8009808:	da0d      	bge.n	8009826 <__swhatbuf_r+0x2e>
 800980a:	89a3      	ldrh	r3, [r4, #12]
 800980c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8009810:	f04f 0100 	mov.w	r1, #0
 8009814:	bf14      	ite	ne
 8009816:	2340      	movne	r3, #64	@ 0x40
 8009818:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800981c:	2000      	movs	r0, #0
 800981e:	6031      	str	r1, [r6, #0]
 8009820:	602b      	str	r3, [r5, #0]
 8009822:	b016      	add	sp, #88	@ 0x58
 8009824:	bd70      	pop	{r4, r5, r6, pc}
 8009826:	466a      	mov	r2, sp
 8009828:	f000 f862 	bl	80098f0 <_fstat_r>
 800982c:	2800      	cmp	r0, #0
 800982e:	dbec      	blt.n	800980a <__swhatbuf_r+0x12>
 8009830:	9901      	ldr	r1, [sp, #4]
 8009832:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8009836:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800983a:	4259      	negs	r1, r3
 800983c:	4159      	adcs	r1, r3
 800983e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009842:	e7eb      	b.n	800981c <__swhatbuf_r+0x24>

08009844 <__smakebuf_r>:
 8009844:	898b      	ldrh	r3, [r1, #12]
 8009846:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009848:	079d      	lsls	r5, r3, #30
 800984a:	4606      	mov	r6, r0
 800984c:	460c      	mov	r4, r1
 800984e:	d507      	bpl.n	8009860 <__smakebuf_r+0x1c>
 8009850:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8009854:	6023      	str	r3, [r4, #0]
 8009856:	6123      	str	r3, [r4, #16]
 8009858:	2301      	movs	r3, #1
 800985a:	6163      	str	r3, [r4, #20]
 800985c:	b003      	add	sp, #12
 800985e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009860:	ab01      	add	r3, sp, #4
 8009862:	466a      	mov	r2, sp
 8009864:	f7ff ffc8 	bl	80097f8 <__swhatbuf_r>
 8009868:	9f00      	ldr	r7, [sp, #0]
 800986a:	4605      	mov	r5, r0
 800986c:	4639      	mov	r1, r7
 800986e:	4630      	mov	r0, r6
 8009870:	f7ff fa64 	bl	8008d3c <_malloc_r>
 8009874:	b948      	cbnz	r0, 800988a <__smakebuf_r+0x46>
 8009876:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800987a:	059a      	lsls	r2, r3, #22
 800987c:	d4ee      	bmi.n	800985c <__smakebuf_r+0x18>
 800987e:	f023 0303 	bic.w	r3, r3, #3
 8009882:	f043 0302 	orr.w	r3, r3, #2
 8009886:	81a3      	strh	r3, [r4, #12]
 8009888:	e7e2      	b.n	8009850 <__smakebuf_r+0xc>
 800988a:	89a3      	ldrh	r3, [r4, #12]
 800988c:	6020      	str	r0, [r4, #0]
 800988e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009892:	81a3      	strh	r3, [r4, #12]
 8009894:	9b01      	ldr	r3, [sp, #4]
 8009896:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800989a:	b15b      	cbz	r3, 80098b4 <__smakebuf_r+0x70>
 800989c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80098a0:	4630      	mov	r0, r6
 80098a2:	f000 f837 	bl	8009914 <_isatty_r>
 80098a6:	b128      	cbz	r0, 80098b4 <__smakebuf_r+0x70>
 80098a8:	89a3      	ldrh	r3, [r4, #12]
 80098aa:	f023 0303 	bic.w	r3, r3, #3
 80098ae:	f043 0301 	orr.w	r3, r3, #1
 80098b2:	81a3      	strh	r3, [r4, #12]
 80098b4:	89a3      	ldrh	r3, [r4, #12]
 80098b6:	431d      	orrs	r5, r3
 80098b8:	81a5      	strh	r5, [r4, #12]
 80098ba:	e7cf      	b.n	800985c <__smakebuf_r+0x18>

080098bc <memmove>:
 80098bc:	4288      	cmp	r0, r1
 80098be:	b510      	push	{r4, lr}
 80098c0:	eb01 0402 	add.w	r4, r1, r2
 80098c4:	d902      	bls.n	80098cc <memmove+0x10>
 80098c6:	4284      	cmp	r4, r0
 80098c8:	4623      	mov	r3, r4
 80098ca:	d807      	bhi.n	80098dc <memmove+0x20>
 80098cc:	1e43      	subs	r3, r0, #1
 80098ce:	42a1      	cmp	r1, r4
 80098d0:	d008      	beq.n	80098e4 <memmove+0x28>
 80098d2:	f811 2b01 	ldrb.w	r2, [r1], #1
 80098d6:	f803 2f01 	strb.w	r2, [r3, #1]!
 80098da:	e7f8      	b.n	80098ce <memmove+0x12>
 80098dc:	4402      	add	r2, r0
 80098de:	4601      	mov	r1, r0
 80098e0:	428a      	cmp	r2, r1
 80098e2:	d100      	bne.n	80098e6 <memmove+0x2a>
 80098e4:	bd10      	pop	{r4, pc}
 80098e6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80098ea:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80098ee:	e7f7      	b.n	80098e0 <memmove+0x24>

080098f0 <_fstat_r>:
 80098f0:	b538      	push	{r3, r4, r5, lr}
 80098f2:	4d07      	ldr	r5, [pc, #28]	@ (8009910 <_fstat_r+0x20>)
 80098f4:	2300      	movs	r3, #0
 80098f6:	4604      	mov	r4, r0
 80098f8:	4608      	mov	r0, r1
 80098fa:	4611      	mov	r1, r2
 80098fc:	602b      	str	r3, [r5, #0]
 80098fe:	f7f7 fc8a 	bl	8001216 <_fstat>
 8009902:	1c43      	adds	r3, r0, #1
 8009904:	d102      	bne.n	800990c <_fstat_r+0x1c>
 8009906:	682b      	ldr	r3, [r5, #0]
 8009908:	b103      	cbz	r3, 800990c <_fstat_r+0x1c>
 800990a:	6023      	str	r3, [r4, #0]
 800990c:	bd38      	pop	{r3, r4, r5, pc}
 800990e:	bf00      	nop
 8009910:	20005ee8 	.word	0x20005ee8

08009914 <_isatty_r>:
 8009914:	b538      	push	{r3, r4, r5, lr}
 8009916:	4d06      	ldr	r5, [pc, #24]	@ (8009930 <_isatty_r+0x1c>)
 8009918:	2300      	movs	r3, #0
 800991a:	4604      	mov	r4, r0
 800991c:	4608      	mov	r0, r1
 800991e:	602b      	str	r3, [r5, #0]
 8009920:	f7f7 fc89 	bl	8001236 <_isatty>
 8009924:	1c43      	adds	r3, r0, #1
 8009926:	d102      	bne.n	800992e <_isatty_r+0x1a>
 8009928:	682b      	ldr	r3, [r5, #0]
 800992a:	b103      	cbz	r3, 800992e <_isatty_r+0x1a>
 800992c:	6023      	str	r3, [r4, #0]
 800992e:	bd38      	pop	{r3, r4, r5, pc}
 8009930:	20005ee8 	.word	0x20005ee8

08009934 <_sbrk_r>:
 8009934:	b538      	push	{r3, r4, r5, lr}
 8009936:	4d06      	ldr	r5, [pc, #24]	@ (8009950 <_sbrk_r+0x1c>)
 8009938:	2300      	movs	r3, #0
 800993a:	4604      	mov	r4, r0
 800993c:	4608      	mov	r0, r1
 800993e:	602b      	str	r3, [r5, #0]
 8009940:	f7f7 fc92 	bl	8001268 <_sbrk>
 8009944:	1c43      	adds	r3, r0, #1
 8009946:	d102      	bne.n	800994e <_sbrk_r+0x1a>
 8009948:	682b      	ldr	r3, [r5, #0]
 800994a:	b103      	cbz	r3, 800994e <_sbrk_r+0x1a>
 800994c:	6023      	str	r3, [r4, #0]
 800994e:	bd38      	pop	{r3, r4, r5, pc}
 8009950:	20005ee8 	.word	0x20005ee8

08009954 <_realloc_r>:
 8009954:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009958:	4607      	mov	r7, r0
 800995a:	4614      	mov	r4, r2
 800995c:	460d      	mov	r5, r1
 800995e:	b921      	cbnz	r1, 800996a <_realloc_r+0x16>
 8009960:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009964:	4611      	mov	r1, r2
 8009966:	f7ff b9e9 	b.w	8008d3c <_malloc_r>
 800996a:	b92a      	cbnz	r2, 8009978 <_realloc_r+0x24>
 800996c:	f7ff f97a 	bl	8008c64 <_free_r>
 8009970:	4625      	mov	r5, r4
 8009972:	4628      	mov	r0, r5
 8009974:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009978:	f000 f81a 	bl	80099b0 <_malloc_usable_size_r>
 800997c:	4284      	cmp	r4, r0
 800997e:	4606      	mov	r6, r0
 8009980:	d802      	bhi.n	8009988 <_realloc_r+0x34>
 8009982:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8009986:	d8f4      	bhi.n	8009972 <_realloc_r+0x1e>
 8009988:	4621      	mov	r1, r4
 800998a:	4638      	mov	r0, r7
 800998c:	f7ff f9d6 	bl	8008d3c <_malloc_r>
 8009990:	4680      	mov	r8, r0
 8009992:	b908      	cbnz	r0, 8009998 <_realloc_r+0x44>
 8009994:	4645      	mov	r5, r8
 8009996:	e7ec      	b.n	8009972 <_realloc_r+0x1e>
 8009998:	42b4      	cmp	r4, r6
 800999a:	4622      	mov	r2, r4
 800999c:	4629      	mov	r1, r5
 800999e:	bf28      	it	cs
 80099a0:	4632      	movcs	r2, r6
 80099a2:	f7ff f950 	bl	8008c46 <memcpy>
 80099a6:	4629      	mov	r1, r5
 80099a8:	4638      	mov	r0, r7
 80099aa:	f7ff f95b 	bl	8008c64 <_free_r>
 80099ae:	e7f1      	b.n	8009994 <_realloc_r+0x40>

080099b0 <_malloc_usable_size_r>:
 80099b0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80099b4:	1f18      	subs	r0, r3, #4
 80099b6:	2b00      	cmp	r3, #0
 80099b8:	bfbc      	itt	lt
 80099ba:	580b      	ldrlt	r3, [r1, r0]
 80099bc:	18c0      	addlt	r0, r0, r3
 80099be:	4770      	bx	lr

080099c0 <_init>:
 80099c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80099c2:	bf00      	nop
 80099c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80099c6:	bc08      	pop	{r3}
 80099c8:	469e      	mov	lr, r3
 80099ca:	4770      	bx	lr

080099cc <_fini>:
 80099cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80099ce:	bf00      	nop
 80099d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80099d2:	bc08      	pop	{r3}
 80099d4:	469e      	mov	lr, r3
 80099d6:	4770      	bx	lr
