//
// Generated by LLVM NVPTX Back-End
//

.version 8.4
.target sm_90a
.address_size 64

	// .globl	triton_poi_fused__native_batch_norm_legit_no_training_add_rrelu_with_noise_functional_28 // -- Begin function triton_poi_fused__native_batch_norm_legit_no_training_add_rrelu_with_noise_functional_28
.extern .shared .align 16 .b8 global_smem[];
.global .align 1 .b8 _$_str[11] = {95, 95, 67, 85, 68, 65, 95, 70, 84, 90};
.global .align 1 .b8 _$_str_$_2[17] = {95, 95, 67, 85, 68, 65, 95, 80, 82, 69, 67, 95, 83, 81, 82, 84};
                                        // @triton_poi_fused__native_batch_norm_legit_no_training_add_rrelu_with_noise_functional_28
.visible .entry triton_poi_fused__native_batch_norm_legit_no_training_add_rrelu_with_noise_functional_28(
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_rrelu_with_noise_functional_28_param_0,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_rrelu_with_noise_functional_28_param_1,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_rrelu_with_noise_functional_28_param_2,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_rrelu_with_noise_functional_28_param_3,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_rrelu_with_noise_functional_28_param_4,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_rrelu_with_noise_functional_28_param_5,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_rrelu_with_noise_functional_28_param_6,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_rrelu_with_noise_functional_28_param_7,
	.param .u32 triton_poi_fused__native_batch_norm_legit_no_training_add_rrelu_with_noise_functional_28_param_8,
	.param .u32 triton_poi_fused__native_batch_norm_legit_no_training_add_rrelu_with_noise_functional_28_param_9
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<20>;
	.reg .b32 	%r<99>;
	.reg .f32 	%f<61>;
	.reg .b64 	%rd<21>;
	.loc	1 19 0                          // cfzqgjunbhmfgdemy2glwwzqcvvwx2zhzpz67cd5cd3cig4h2vci.py:19:0
$L__func_begin0:
	.loc	1 19 0                          // cfzqgjunbhmfgdemy2glwwzqcvvwx2zhzpz67cd5cd3cig4h2vci.py:19:0

// %bb.0:                               // %__nv_sqrtf.exit
	ld.param.u64 	%rd9, [triton_poi_fused__native_batch_norm_legit_no_training_add_rrelu_with_noise_functional_28_param_0];
	ld.param.u64 	%rd10, [triton_poi_fused__native_batch_norm_legit_no_training_add_rrelu_with_noise_functional_28_param_1];
$L__tmp0:
	.loc	1 22 28                         // cfzqgjunbhmfgdemy2glwwzqcvvwx2zhzpz67cd5cd3cig4h2vci.py:22:28
	// begin inline asm
	mov.u32 %r1, %ctaid.y;
	// end inline asm
	.loc	1 22 33                         // cfzqgjunbhmfgdemy2glwwzqcvvwx2zhzpz67cd5cd3cig4h2vci.py:22:33
	shl.b32 	%r52, %r1, 6;
	ld.param.u64 	%rd11, [triton_poi_fused__native_batch_norm_legit_no_training_add_rrelu_with_noise_functional_28_param_2];
	ld.param.u64 	%rd12, [triton_poi_fused__native_batch_norm_legit_no_training_add_rrelu_with_noise_functional_28_param_3];
	.loc	1 23 44                         // cfzqgjunbhmfgdemy2glwwzqcvvwx2zhzpz67cd5cd3cig4h2vci.py:23:44
	mov.u32 	%r53, %tid.x;
	ld.param.u64 	%rd13, [triton_poi_fused__native_batch_norm_legit_no_training_add_rrelu_with_noise_functional_28_param_4];
	bfe.u32 	%r54, %r53, 1, 6;
	ld.param.u64 	%rd14, [triton_poi_fused__native_batch_norm_legit_no_training_add_rrelu_with_noise_functional_28_param_5];
	and.b32  	%r55, %r53, 1;
	ld.param.u64 	%rd15, [triton_poi_fused__native_batch_norm_legit_no_training_add_rrelu_with_noise_functional_28_param_6];
	shl.b32 	%r56, %r55, 2;
	ld.param.u64 	%rd16, [triton_poi_fused__native_batch_norm_legit_no_training_add_rrelu_with_noise_functional_28_param_7];
	shl.b32 	%r57, %r53, 2;
	and.b32  	%r58, %r57, 60;
	.loc	1 23 23                         // cfzqgjunbhmfgdemy2glwwzqcvvwx2zhzpz67cd5cd3cig4h2vci.py:23:23
	or.b32  	%r59, %r52, %r54;
	or.b32  	%r60, %r52, %r58;
	.loc	1 24 21                         // cfzqgjunbhmfgdemy2glwwzqcvvwx2zhzpz67cd5cd3cig4h2vci.py:24:21
	setp.lt.s32 	%p13, %r59, 64;
	setp.lt.s32 	%p7, %r60, 64;
	.loc	1 25 28                         // cfzqgjunbhmfgdemy2glwwzqcvvwx2zhzpz67cd5cd3cig4h2vci.py:25:28
	// begin inline asm
	mov.u32 %r2, %ctaid.x;
	// end inline asm
	.loc	1 25 33                         // cfzqgjunbhmfgdemy2glwwzqcvvwx2zhzpz67cd5cd3cig4h2vci.py:25:33
	shl.b32 	%r61, %r2, 3;
	.loc	1 26 44                         // cfzqgjunbhmfgdemy2glwwzqcvvwx2zhzpz67cd5cd3cig4h2vci.py:26:44
	bfe.u32 	%r62, %r53, 4, 3;
	.loc	1 26 23                         // cfzqgjunbhmfgdemy2glwwzqcvvwx2zhzpz67cd5cd3cig4h2vci.py:26:23
	or.b32  	%r63, %r61, %r56;
	or.b32  	%r64, %r61, %r62;
	.loc	1 27 21                         // cfzqgjunbhmfgdemy2glwwzqcvvwx2zhzpz67cd5cd3cig4h2vci.py:27:21
	setp.lt.s32 	%p14, %r63, 1024;
	setp.lt.s32 	%p15, %r64, 1024;
	.loc	1 31 19                         // cfzqgjunbhmfgdemy2glwwzqcvvwx2zhzpz67cd5cd3cig4h2vci.py:31:19
	shr.s32 	%r66, %r60, 31;
	shr.u32 	%r67, %r66, 28;
	add.s32 	%r68, %r60, %r67;
	.loc	1 30 19                         // cfzqgjunbhmfgdemy2glwwzqcvvwx2zhzpz67cd5cd3cig4h2vci.py:30:19
	and.b32  	%r69, %r68, -16;
	sub.s32 	%r70, %r60, %r69;
	.loc	1 32 40                         // cfzqgjunbhmfgdemy2glwwzqcvvwx2zhzpz67cd5cd3cig4h2vci.py:32:40
	shl.b32 	%r71, %r59, 10;
	.loc	1 32 35                         // cfzqgjunbhmfgdemy2glwwzqcvvwx2zhzpz67cd5cd3cig4h2vci.py:32:35
	add.s32 	%r72, %r63, %r71;
	.loc	1 32 30                         // cfzqgjunbhmfgdemy2glwwzqcvvwx2zhzpz67cd5cd3cig4h2vci.py:32:30
	mul.wide.s32 	%rd17, %r72, 4;
	add.s64 	%rd1, %rd9, %rd17;
	.loc	1 32 53                         // cfzqgjunbhmfgdemy2glwwzqcvvwx2zhzpz67cd5cd3cig4h2vci.py:32:53
	and.pred  	%p1, %p13, %p14;
	and.pred  	%p6, %p7, %p15;
	.loc	1 32 45                         // cfzqgjunbhmfgdemy2glwwzqcvvwx2zhzpz67cd5cd3cig4h2vci.py:32:45
	// begin inline asm
	mov.u32 %r8, 0x0;
	mov.u32 %r10, 0x0;
	mov.u32 %r12, 0x0;
	mov.u32 %r14, 0x0;
	@%p1 ld.global.L1::evict_last.v4.b32 { %r8, %r10, %r12, %r14 }, [ %rd1 + 0 ];
	// end inline asm
	shl.b32 	%r73, %r55, 8;
	or.b32  	%r74, %r73, %r54;
	shl.b32 	%r75, %r55, 6;
	mov.u32 	%r76, global_smem;
	add.s32 	%r77, %r76, %r75;
	shl.b32 	%r78, %r74, 2;
	add.s32 	%r7, %r77, %r78;
	mov.pred 	%p2, -1;
	// begin inline asm
	@%p2 st.shared.b32 [ %r7 + 0 ], %r8;
	// end inline asm
	shr.u32 	%r79, %r73, 2;
	add.s32 	%r80, %r76, %r79;
	add.s32 	%r81, %r80, %r78;
	add.s32 	%r9, %r81, 272;
	// begin inline asm
	@%p2 st.shared.b32 [ %r9 + 0 ], %r10;
	// end inline asm
	add.s32 	%r11, %r81, 544;
	// begin inline asm
	@%p2 st.shared.b32 [ %r11 + 0 ], %r12;
	// end inline asm
	add.s32 	%r13, %r81, 816;
	// begin inline asm
	@%p2 st.shared.b32 [ %r13 + 0 ], %r14;
	// end inline asm
	bar.sync 	0;
	and.b32  	%r82, %r53, 112;
	add.s32 	%r83, %r76, %r82;
	shl.b32 	%r84, %r53, 4;
	and.b32  	%r85, %r84, 2032;
	add.s32 	%r86, %r83, %r85;
	ld.shared.v4.f32 	{%f1, %f2, %f3, %f4}, [%r86];
	.loc	1 33 38                         // cfzqgjunbhmfgdemy2glwwzqcvvwx2zhzpz67cd5cd3cig4h2vci.py:33:38
	shl.b32 	%r87, %r64, 4;
	.loc	1 33 35                         // cfzqgjunbhmfgdemy2glwwzqcvvwx2zhzpz67cd5cd3cig4h2vci.py:33:35
	add.s32 	%r88, %r87, %r70;
	.loc	1 33 49                         // cfzqgjunbhmfgdemy2glwwzqcvvwx2zhzpz67cd5cd3cig4h2vci.py:33:49
	shl.b32 	%r89, %r68, 10;
	and.b32  	%r90, %r89, -16384;
	.loc	1 33 43                         // cfzqgjunbhmfgdemy2glwwzqcvvwx2zhzpz67cd5cd3cig4h2vci.py:33:43
	add.s32 	%r91, %r88, %r90;
	.loc	1 33 30                         // cfzqgjunbhmfgdemy2glwwzqcvvwx2zhzpz67cd5cd3cig4h2vci.py:33:30
	cvt.s64.s32 	%rd18, %r91;
	mul.wide.s32 	%rd19, %r91, 4;
	add.s64 	%rd2, %rd10, %rd19;
	.loc	1 33 54                         // cfzqgjunbhmfgdemy2glwwzqcvvwx2zhzpz67cd5cd3cig4h2vci.py:33:54
	// begin inline asm
	mov.u32 %r15, 0x0;
	mov.u32 %r16, 0x0;
	mov.u32 %r17, 0x0;
	mov.u32 %r18, 0x0;
	@%p6 ld.global.L1::evict_last.v4.b32 { %r15, %r16, %r17, %r18 }, [ %rd2 + 0 ];
	// end inline asm
	.loc	1 34 30                         // cfzqgjunbhmfgdemy2glwwzqcvvwx2zhzpz67cd5cd3cig4h2vci.py:34:30
	mul.wide.s32 	%rd20, %r70, 4;
	add.s64 	%rd3, %rd11, %rd20;
	.loc	1 34 35                         // cfzqgjunbhmfgdemy2glwwzqcvvwx2zhzpz67cd5cd3cig4h2vci.py:34:35
	// begin inline asm
	mov.u32 %r19, 0x0;
	mov.u32 %r20, 0x0;
	mov.u32 %r21, 0x0;
	mov.u32 %r22, 0x0;
	@%p7 ld.global.L1::evict_last.v4.b32 { %r19, %r20, %r21, %r22 }, [ %rd3 + 0 ];
	// end inline asm
	.loc	1 35 30                         // cfzqgjunbhmfgdemy2glwwzqcvvwx2zhzpz67cd5cd3cig4h2vci.py:35:30
	add.s64 	%rd4, %rd12, %rd20;
	.loc	1 35 35                         // cfzqgjunbhmfgdemy2glwwzqcvvwx2zhzpz67cd5cd3cig4h2vci.py:35:35
	// begin inline asm
	mov.u32 %r23, 0x0;
	mov.u32 %r24, 0x0;
	mov.u32 %r25, 0x0;
	mov.u32 %r26, 0x0;
	@%p7 ld.global.L1::evict_last.v4.b32 { %r23, %r24, %r25, %r26 }, [ %rd4 + 0 ];
	// end inline asm
	mov.b32 	%f5, %r23;
	mov.b32 	%f6, %r24;
	mov.b32 	%f7, %r25;
	mov.b32 	%f8, %r26;
	.loc	1 36 31                         // cfzqgjunbhmfgdemy2glwwzqcvvwx2zhzpz67cd5cd3cig4h2vci.py:36:31
	add.s64 	%rd5, %rd13, %rd20;
	.loc	1 36 36                         // cfzqgjunbhmfgdemy2glwwzqcvvwx2zhzpz67cd5cd3cig4h2vci.py:36:36
	// begin inline asm
	mov.u32 %r27, 0x0;
	mov.u32 %r28, 0x0;
	mov.u32 %r29, 0x0;
	mov.u32 %r30, 0x0;
	@%p7 ld.global.L1::evict_last.v4.b32 { %r27, %r28, %r29, %r30 }, [ %rd5 + 0 ];
	// end inline asm
	.loc	1 37 31                         // cfzqgjunbhmfgdemy2glwwzqcvvwx2zhzpz67cd5cd3cig4h2vci.py:37:31
	add.s64 	%rd6, %rd14, %rd20;
	.loc	1 37 36                         // cfzqgjunbhmfgdemy2glwwzqcvvwx2zhzpz67cd5cd3cig4h2vci.py:37:36
	// begin inline asm
	mov.u32 %r31, 0x0;
	mov.u32 %r32, 0x0;
	mov.u32 %r33, 0x0;
	mov.u32 %r34, 0x0;
	@%p7 ld.global.L1::evict_last.v4.b32 { %r31, %r32, %r33, %r34 }, [ %rd6 + 0 ];
	// end inline asm
	.loc	1 40 18                         // cfzqgjunbhmfgdemy2glwwzqcvvwx2zhzpz67cd5cd3cig4h2vci.py:40:18
	add.f32 	%f9, %f5, 0f3727C5AC;
	add.f32 	%f10, %f6, 0f3727C5AC;
	add.f32 	%f11, %f7, 0f3727C5AC;
	add.f32 	%f12, %f8, 0f3727C5AC;
	.loc	1 41 26                         // cfzqgjunbhmfgdemy2glwwzqcvvwx2zhzpz67cd5cd3cig4h2vci.py:41:26
	sqrt.approx.ftz.f32 	%f13, %f9;
	sqrt.approx.ftz.f32 	%f14, %f10;
	sqrt.approx.ftz.f32 	%f15, %f11;
	sqrt.approx.ftz.f32 	%f16, %f12;
	.loc	1 43 18                         // cfzqgjunbhmfgdemy2glwwzqcvvwx2zhzpz67cd5cd3cig4h2vci.py:43:18
	mov.b32 	%r37, %f13;
	mov.b32 	%r36, 1065353216;
	// begin inline asm
	div.full.f32 %r35, %r36, %r37;
	// end inline asm
	mov.b32 	%f17, %r35;
	mov.b32 	%r40, %f14;
	// begin inline asm
	div.full.f32 %r38, %r36, %r40;
	// end inline asm
	mov.b32 	%f18, %r38;
	mov.b32 	%r43, %f15;
	// begin inline asm
	div.full.f32 %r41, %r36, %r43;
	// end inline asm
	mov.b32 	%f19, %r41;
	mov.b32 	%r46, %f16;
	// begin inline asm
	div.full.f32 %r44, %r36, %r46;
	// end inline asm
	mov.b32 	%f20, %r44;
	.loc	1 55 25                         // cfzqgjunbhmfgdemy2glwwzqcvvwx2zhzpz67cd5cd3cig4h2vci.py:55:25
	add.s64 	%rd7, %rd15, %rd18;
	.loc	1 33 54                         // cfzqgjunbhmfgdemy2glwwzqcvvwx2zhzpz67cd5cd3cig4h2vci.py:33:54
	mov.b32 	%f21, %r15;
	mov.b32 	%f22, %r16;
	mov.b32 	%f23, %r17;
	mov.b32 	%f24, %r18;
	.loc	1 34 35                         // cfzqgjunbhmfgdemy2glwwzqcvvwx2zhzpz67cd5cd3cig4h2vci.py:34:35
	mov.b32 	%f25, %r19;
	mov.b32 	%f26, %r20;
	mov.b32 	%f27, %r21;
	mov.b32 	%f28, %r22;
	.loc	1 38 18                         // cfzqgjunbhmfgdemy2glwwzqcvvwx2zhzpz67cd5cd3cig4h2vci.py:38:18
	sub.f32 	%f29, %f24, %f28;
	sub.f32 	%f30, %f23, %f27;
	sub.f32 	%f31, %f22, %f26;
	sub.f32 	%f32, %f21, %f25;
	.loc	1 37 36                         // cfzqgjunbhmfgdemy2glwwzqcvvwx2zhzpz67cd5cd3cig4h2vci.py:37:36
	mov.b32 	%f33, %r31;
	mov.b32 	%f34, %r32;
	mov.b32 	%f35, %r33;
	mov.b32 	%f36, %r34;
	.loc	1 36 36                         // cfzqgjunbhmfgdemy2glwwzqcvvwx2zhzpz67cd5cd3cig4h2vci.py:36:36
	mov.b32 	%f37, %r27;
	mov.b32 	%f38, %r28;
	mov.b32 	%f39, %r29;
	mov.b32 	%f40, %r30;
	.loc	1 46 19                         // cfzqgjunbhmfgdemy2glwwzqcvvwx2zhzpz67cd5cd3cig4h2vci.py:46:19
	mul.f32 	%f41, %f32, %f17;
	mul.f32 	%f42, %f31, %f18;
	mul.f32 	%f43, %f30, %f19;
	mul.f32 	%f44, %f29, %f20;
	.loc	1 48 20                         // cfzqgjunbhmfgdemy2glwwzqcvvwx2zhzpz67cd5cd3cig4h2vci.py:48:20
	fma.rn.f32 	%f45, %f44, %f40, %f36;
	fma.rn.f32 	%f46, %f43, %f39, %f35;
	fma.rn.f32 	%f47, %f42, %f38, %f34;
	fma.rn.f32 	%f48, %f41, %f37, %f33;
	.loc	1 49 19                         // cfzqgjunbhmfgdemy2glwwzqcvvwx2zhzpz67cd5cd3cig4h2vci.py:49:19
	add.f32 	%f49, %f1, %f48;
	add.f32 	%f50, %f2, %f47;
	add.f32 	%f51, %f3, %f46;
	add.f32 	%f52, %f4, %f45;
	.loc	1 51 20                         // cfzqgjunbhmfgdemy2glwwzqcvvwx2zhzpz67cd5cd3cig4h2vci.py:51:20
	setp.gt.f32 	%p16, %f52, 0f00000000;
	setp.gt.f32 	%p17, %f51, 0f00000000;
	setp.gt.f32 	%p18, %f50, 0f00000000;
	setp.gt.f32 	%p19, %f49, 0f00000000;
	.loc	1 53 20                         // cfzqgjunbhmfgdemy2glwwzqcvvwx2zhzpz67cd5cd3cig4h2vci.py:53:20
	mul.f32 	%f53, %f49, 0f3E6AAAAB;
	mul.f32 	%f54, %f50, 0f3E6AAAAB;
	mul.f32 	%f55, %f51, 0f3E6AAAAB;
	mul.f32 	%f56, %f52, 0f3E6AAAAB;
	.loc	1 54 35                         // cfzqgjunbhmfgdemy2glwwzqcvvwx2zhzpz67cd5cd3cig4h2vci.py:54:35
	selp.f32 	%f57, %f49, %f53, %p19;
	selp.f32 	%f58, %f50, %f54, %p18;
	selp.f32 	%f59, %f51, %f55, %p17;
	selp.f32 	%f60, %f52, %f56, %p16;
	.loc	1 55 56                         // cfzqgjunbhmfgdemy2glwwzqcvvwx2zhzpz67cd5cd3cig4h2vci.py:55:56
	selp.u32 	%r92, 1, 0, %p16;
	selp.u32 	%r93, 1, 0, %p17;
	prmt.b32 	%r94, %r93, %r92, 0x3340U;
	selp.u32 	%r95, 1, 0, %p18;
	selp.u32 	%r96, 1, 0, %p19;
	prmt.b32 	%r97, %r96, %r95, 0x3340U;
	prmt.b32 	%r98, %r97, %r94, 0x5410U;
	// begin inline asm
	@%p6 st.global.b32 [ %rd7 + 0 ], { %r98 };
	// end inline asm
	.loc	1 56 25                         // cfzqgjunbhmfgdemy2glwwzqcvvwx2zhzpz67cd5cd3cig4h2vci.py:56:25
	add.s64 	%rd8, %rd16, %rd19;
	.loc	1 56 56                         // cfzqgjunbhmfgdemy2glwwzqcvvwx2zhzpz67cd5cd3cig4h2vci.py:56:56
	mov.b32 	%r48, %f57;
	mov.b32 	%r49, %f58;
	mov.b32 	%r50, %f59;
	mov.b32 	%r51, %f60;
	// begin inline asm
	@%p6 st.global.v4.b32 [ %rd8 + 0 ], { %r48, %r49, %r50, %r51 };
	// end inline asm
	.loc	1 56 4                          // cfzqgjunbhmfgdemy2glwwzqcvvwx2zhzpz67cd5cd3cig4h2vci.py:56:4
	ret;
$L__tmp1:
$L__func_end0:
                                        // -- End function
}
	.file	1 "inductor_cache/fz/cfzqgjunbhmfgdemy2glwwzqcvvwx2zhzpz67cd5cd3cig4h2vci.py"
	.section	.debug_abbrev
	{
.b8 1                                   // Abbreviation Code
.b8 17                                  // DW_TAG_compile_unit
.b8 0                                   // DW_CHILDREN_no
.b8 37                                  // DW_AT_producer
.b8 8                                   // DW_FORM_string
.b8 19                                  // DW_AT_language
.b8 5                                   // DW_FORM_data2
.b8 3                                   // DW_AT_name
.b8 8                                   // DW_FORM_string
.b8 16                                  // DW_AT_stmt_list
.b8 6                                   // DW_FORM_data4
.b8 27                                  // DW_AT_comp_dir
.b8 8                                   // DW_FORM_string
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 0                                   // EOM(3)
	}
	.section	.debug_info
	{
.b32 95                                 // Length of Unit
.b8 2                                   // DWARF version number
.b8 0
.b32 .debug_abbrev                      // Offset Into Abbrev. Section
.b8 8                                   // Address Size (in bytes)
.b8 1                                   // Abbrev [1] 0xb:0x58 DW_TAG_compile_unit
.b8 116                                 // DW_AT_producer
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 0
.b8 2                                   // DW_AT_language
.b8 0
.b8 99                                  // DW_AT_name
.b8 102
.b8 122
.b8 113
.b8 103
.b8 106
.b8 117
.b8 110
.b8 98
.b8 104
.b8 109
.b8 102
.b8 103
.b8 100
.b8 101
.b8 109
.b8 121
.b8 50
.b8 103
.b8 108
.b8 119
.b8 119
.b8 122
.b8 113
.b8 99
.b8 118
.b8 118
.b8 119
.b8 120
.b8 50
.b8 122
.b8 104
.b8 122
.b8 112
.b8 122
.b8 54
.b8 55
.b8 99
.b8 100
.b8 53
.b8 99
.b8 100
.b8 51
.b8 99
.b8 105
.b8 103
.b8 52
.b8 104
.b8 50
.b8 118
.b8 99
.b8 105
.b8 46
.b8 112
.b8 121
.b8 0
.b32 .debug_line                        // DW_AT_stmt_list
.b8 105                                 // DW_AT_comp_dir
.b8 110
.b8 100
.b8 117
.b8 99
.b8 116
.b8 111
.b8 114
.b8 95
.b8 99
.b8 97
.b8 99
.b8 104
.b8 101
.b8 47
.b8 102
.b8 122
.b8 0
	}
	.section	.debug_macinfo	{	}
