{"vcs1":{"timestamp_begin":1739084262.616232107, "rt":0.24, "ut":0.09, "st":0.11}}
{"vcselab":{"timestamp_begin":1739084262.938388228, "rt":0.25, "ut":0.14, "st":0.09}}
{"link":{"timestamp_begin":1739084263.244248470, "rt":0.15, "ut":0.07, "st":0.08}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1739084262.387959365}
{"VCS_COMP_START_TIME": 1739084262.387959365}
{"VCS_COMP_END_TIME": 1739084263.460557454}
{"VCS_USER_OPTIONS": "-sverilog tb_top.sv -o sim"}
{"vcs1": {"peak_mem": 265328}}
{"vcselab": {"peak_mem": 150356}}
