// Seed: 2053802978
module module_0 (
    id_1,
    id_2,
    module_0,
    id_3
);
  output wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_5;
endmodule
module module_1 (
    input  logic id_0,
    output logic id_1
);
  assign id_1 = 1;
  generate
    always @(id_0 or posedge id_0) begin
      if (1) id_1 <= id_0;
    end
    logic id_3;
  endgenerate
  wire id_4;
  id_5(
      .id_0(1),
      .id_1(id_4),
      .id_2(1),
      .id_3(1),
      .id_4(id_4),
      .min(id_4),
      .id_5(id_1),
      .id_6(id_4 == id_1)
  ); module_0(
      id_4, id_4, id_4, id_4
  );
  wire id_6, id_7, id_8, id_9, id_10, id_11, id_12;
  assign id_3 = id_0.id_3;
endmodule
