# //  Questa Sim-64
# //  Version 10.3b linux_x86_64 May 29 2014
# //
# //  Copyright 1991-2014 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# vsim -Lf /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Vsim -L /home/ecegrid/a/ece337/Course_Prod/Cell_Libs/AMI_05/vhdl_work -L /home/ecegrid/a/ece337/Class0.5u/GOLD_LIB "+no_glitch_msg" -coverage -voptargs="+acc" -i -t ps source_work/.tb_test 
# Start time: 01:09:55 on Nov 16,2016
# ** Note: (vsim-3812) Design is being optimized...
# Loading sv_std.std
# Loading work.tb_test(fast)
# Loading work.test(fast)
run 3400 ns
# ** Error: Test case failed.
#    Time: 0 ps  Scope: tb_test File: source/tb_test.sv Line: 23
# ** Error: Test case failed.
#    Time: 0 ps  Scope: tb_test File: source/tb_test.sv Line: 28
add wave -position insertpoint sim:/tb_test/DUT/*
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading sv_std.std
# Loading work.tb_test(fast)
# Loading work.test(fast)
run 5000 ns
# ** Error: Test case failed.
#    Time: 0 ps  Scope: tb_test File: source/tb_test.sv Line: 23
# ** Error: Test case failed.
#    Time: 0 ps  Scope: tb_test File: source/tb_test.sv Line: 28
# Causality operation skipped due to absence of debug database file
add wave -position insertpoint sim:/tb_test/*
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading sv_std.std
# Loading work.tb_test(fast)
# Loading work.test(fast)
run 5000 ns
# ** Error: Test case failed.
#    Time: 0 ps  Scope: tb_test File: source/tb_test.sv Line: 23
# ** Error: Test case failed.
#    Time: 0 ps  Scope: tb_test File: source/tb_test.sv Line: 28
# End time: 01:10:47 on Nov 16,2016, Elapsed time: 0:00:52
# Errors: 0, Warnings: 1
