{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/gusta/Desktop/Zeus/single_port_rom_init.txt " "Source file: C:/Users/gusta/Desktop/Zeus/single_port_rom_init.txt has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1642468320425 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1642468320425 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/gusta/Desktop/Zeus/single_port_rom_init.txt " "Source file: C:/Users/gusta/Desktop/Zeus/single_port_rom_init.txt has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1642468320659 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1642468320659 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/gusta/Desktop/Zeus/single_port_rom_init.txt " "Source file: C:/Users/gusta/Desktop/Zeus/single_port_rom_init.txt has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1642468320895 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1642468320895 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1642468321973 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1642468321985 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 17 22:12:01 2022 " "Processing started: Mon Jan 17 22:12:01 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1642468321985 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642468321985 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Zeus_Processor -c Zeus_Processor " "Command: quartus_map --read_settings_files=on --write_settings_files=off Zeus_Processor -c Zeus_Processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642468321985 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "Aggressive Area logic area reduced timing performance " "Aggressive Area optimization mode selected -- logic area will be prioritized at the potential cost of reduced timing performance" { { "Info" "IQCU_OPT_MODE_OVERRIDE" "Physical Synthesis Effort Level Normal " "Mode behavior is affected by advanced setting Physical Synthesis Effort Level (default for this mode is Normal)" {  } {  } 0 16304 "Mode behavior is affected by advanced setting %1!s! (default for this mode is %2!s!)" 0 0 "Design Software" 0 -1 1642468323560 ""}  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1642468323560 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1642468323619 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1642468323619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/Users/gusta/Desktop/Zeus/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642468345221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642468345221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "banco_registradores.v 1 1 " "Found 1 design units, including 1 entities, in source file banco_registradores.v" { { "Info" "ISGN_ENTITY_NAME" "1 Banco_Registradores " "Found entity 1: Banco_Registradores" {  } { { "Banco_Registradores.v" "" { Text "C:/Users/gusta/Desktop/Zeus/Banco_Registradores.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642468345236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642468345236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria_de_dados.v 1 1 " "Found 1 design units, including 1 entities, in source file memoria_de_dados.v" { { "Info" "ISGN_ENTITY_NAME" "1 Memoria_de_Dados " "Found entity 1: Memoria_de_Dados" {  } { { "Memoria_de_Dados.v" "" { Text "C:/Users/gusta/Desktop/Zeus/Memoria_de_Dados.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642468345252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642468345252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria_de_instrucoes.v 1 1 " "Found 1 design units, including 1 entities, in source file memoria_de_instrucoes.v" { { "Info" "ISGN_ENTITY_NAME" "1 Memoria_de_instrucoes " "Found entity 1: Memoria_de_instrucoes" {  } { { "Memoria_de_instrucoes.v" "" { Text "C:/Users/gusta/Desktop/Zeus/Memoria_de_instrucoes.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642468345269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642468345269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 1 1 " "Found 1 design units, including 1 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.v" "" { Text "C:/Users/gusta/Desktop/Zeus/PC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642468345286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642468345286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extensor.v 1 1 " "Found 1 design units, including 1 entities, in source file extensor.v" { { "Info" "ISGN_ENTITY_NAME" "1 Extensor " "Found entity 1: Extensor" {  } { { "Extensor.v" "" { Text "C:/Users/gusta/Desktop/Zeus/Extensor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642468345302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642468345302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_32b.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_32b.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_32b " "Found entity 1: Mux_32b" {  } { { "Mux_32b.v" "" { Text "C:/Users/gusta/Desktop/Zeus/Mux_32b.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642468345318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642468345318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_5b.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_5b.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_5b " "Found entity 1: Mux_5b" {  } { { "Mux_5b.v" "" { Text "C:/Users/gusta/Desktop/Zeus/Mux_5b.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642468345334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642468345334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zeus_processor.v 1 1 " "Found 1 design units, including 1 entities, in source file zeus_processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 Zeus_Processor " "Found entity 1: Zeus_Processor" {  } { { "Zeus_Processor.v" "" { Text "C:/Users/gusta/Desktop/Zeus/Zeus_Processor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642468345350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642468345350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file program_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Program_Counter " "Found entity 1: Program_Counter" {  } { { "Program_Counter.v" "" { Text "C:/Users/gusta/Desktop/Zeus/Program_Counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642468345366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642468345366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testando_cont_pc.v 1 1 " "Found 1 design units, including 1 entities, in source file testando_cont_pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 testando_cont_pc " "Found entity 1: testando_cont_pc" {  } { { "testando_cont_pc.v" "" { Text "C:/Users/gusta/Desktop/Zeus/testando_cont_pc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642468345382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642468345382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidade_de_controle.v 1 1 " "Found 1 design units, including 1 entities, in source file unidade_de_controle.v" { { "Info" "ISGN_ENTITY_NAME" "1 Unidade_de_Controle " "Found entity 1: Unidade_de_Controle" {  } { { "Unidade_de_Controle.v" "" { Text "C:/Users/gusta/Desktop/Zeus/Unidade_de_Controle.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642468345399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642468345399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_control.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 Alu_Control " "Found entity 1: Alu_Control" {  } { { "Alu_Control.v" "" { Text "C:/Users/gusta/Desktop/Zeus/Alu_Control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642468345415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642468345415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor_frequencia.v 1 1 " "Found 1 design units, including 1 entities, in source file divisor_frequencia.v" { { "Info" "ISGN_ENTITY_NAME" "1 Divisor_Frequencia " "Found entity 1: Divisor_Frequencia" {  } { { "Divisor_Frequencia.v" "" { Text "C:/Users/gusta/Desktop/Zeus/Divisor_Frequencia.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642468345430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642468345430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_7_seg.v 1 1 " "Found 1 design units, including 1 entities, in source file display_7_seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 display_7_seg " "Found entity 1: display_7_seg" {  } { { "Display_7_Seg.v" "" { Text "C:/Users/gusta/Desktop/Zeus/Display_7_Seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642468345447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642468345447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "atlas_os.v 1 1 " "Found 1 design units, including 1 entities, in source file atlas_os.v" { { "Info" "ISGN_ENTITY_NAME" "1 Atlas_OS " "Found entity 1: Atlas_OS" {  } { { "Atlas_OS.v" "" { Text "C:/Users/gusta/Desktop/Zeus/Atlas_OS.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642468345463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642468345463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gerenciador_saidas.v 1 1 " "Found 1 design units, including 1 entities, in source file gerenciador_saidas.v" { { "Info" "ISGN_ENTITY_NAME" "1 Gerenciador_Saidas " "Found entity 1: Gerenciador_Saidas" {  } { { "Gerenciador_Saidas.v" "" { Text "C:/Users/gusta/Desktop/Zeus/Gerenciador_Saidas.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642468345480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642468345480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "split_digitos.v 1 1 " "Found 1 design units, including 1 entities, in source file split_digitos.v" { { "Info" "ISGN_ENTITY_NAME" "1 Split_Digitos " "Found entity 1: Split_Digitos" {  } { { "Split_Digitos.v" "" { Text "C:/Users/gusta/Desktop/Zeus/Split_Digitos.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642468345497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642468345497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "salva_saida.v 1 1 " "Found 1 design units, including 1 entities, in source file salva_saida.v" { { "Info" "ISGN_ENTITY_NAME" "1 Salva_Saida " "Found entity 1: Salva_Saida" {  } { { "Salva_Saida.v" "" { Text "C:/Users/gusta/Desktop/Zeus/Salva_Saida.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642468345516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642468345516 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Zeus_Processor.v(191) " "Verilog HDL Instantiation warning at Zeus_Processor.v(191): instance has no name" {  } { { "Zeus_Processor.v" "" { Text "C:/Users/gusta/Desktop/Zeus/Zeus_Processor.v" 191 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1642468345520 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Atlas_OS.v(15) " "Verilog HDL Instantiation warning at Atlas_OS.v(15): instance has no name" {  } { { "Atlas_OS.v" "" { Text "C:/Users/gusta/Desktop/Zeus/Atlas_OS.v" 15 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1642468345521 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Zeus_Processor " "Elaborating entity \"Zeus_Processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1642468346095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Divisor_Frequencia Divisor_Frequencia:div_freq " "Elaborating entity \"Divisor_Frequencia\" for hierarchy \"Divisor_Frequencia:div_freq\"" {  } { { "Zeus_Processor.v" "div_freq" { Text "C:/Users/gusta/Desktop/Zeus/Zeus_Processor.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642468346106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Program_Counter Program_Counter:Program_counter_0 " "Elaborating entity \"Program_Counter\" for hierarchy \"Program_Counter:Program_counter_0\"" {  } { { "Zeus_Processor.v" "Program_counter_0" { Text "C:/Users/gusta/Desktop/Zeus/Zeus_Processor.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642468346116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memoria_de_instrucoes Memoria_de_instrucoes:mem_instru " "Elaborating entity \"Memoria_de_instrucoes\" for hierarchy \"Memoria_de_instrucoes:mem_instru\"" {  } { { "Zeus_Processor.v" "mem_instru" { Text "C:/Users/gusta/Desktop/Zeus/Zeus_Processor.v" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642468346125 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "13 0 255 Memoria_de_instrucoes.v(25) " "Verilog HDL warning at Memoria_de_instrucoes.v(25): number of words (13) in memory file does not match the number of elements in the address range \[0:255\]" {  } { { "Memoria_de_instrucoes.v" "" { Text "C:/Users/gusta/Desktop/Zeus/Memoria_de_instrucoes.v" 25 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1642468346131 "|Zeus_Processor|Memoria_de_instrucoes:mem_instru"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 Memoria_de_instrucoes.v(13) " "Net \"rom.data_a\" at Memoria_de_instrucoes.v(13) has no driver or initial value, using a default initial value '0'" {  } { { "Memoria_de_instrucoes.v" "" { Text "C:/Users/gusta/Desktop/Zeus/Memoria_de_instrucoes.v" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1642468346141 "|Zeus_Processor|Memoria_de_instrucoes:mem_instru"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 Memoria_de_instrucoes.v(13) " "Net \"rom.waddr_a\" at Memoria_de_instrucoes.v(13) has no driver or initial value, using a default initial value '0'" {  } { { "Memoria_de_instrucoes.v" "" { Text "C:/Users/gusta/Desktop/Zeus/Memoria_de_instrucoes.v" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1642468346141 "|Zeus_Processor|Memoria_de_instrucoes:mem_instru"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 Memoria_de_instrucoes.v(13) " "Net \"rom.we_a\" at Memoria_de_instrucoes.v(13) has no driver or initial value, using a default initial value '0'" {  } { { "Memoria_de_instrucoes.v" "" { Text "C:/Users/gusta/Desktop/Zeus/Memoria_de_instrucoes.v" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1642468346141 "|Zeus_Processor|Memoria_de_instrucoes:mem_instru"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Unidade_de_Controle Unidade_de_Controle:control_unit " "Elaborating entity \"Unidade_de_Controle\" for hierarchy \"Unidade_de_Controle:control_unit\"" {  } { { "Zeus_Processor.v" "control_unit" { Text "C:/Users/gusta/Desktop/Zeus/Zeus_Processor.v" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642468346186 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Sinal_da_Conta Unidade_de_Controle.v(17) " "Verilog HDL Always Construct warning at Unidade_de_Controle.v(17): inferring latch(es) for variable \"Sinal_da_Conta\", which holds its previous value in one or more paths through the always construct" {  } { { "Unidade_de_Controle.v" "" { Text "C:/Users/gusta/Desktop/Zeus/Unidade_de_Controle.v" 17 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1642468346187 "|Zeus_Processor|Unidade_de_Controle:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sinal_da_Conta\[0\] Unidade_de_Controle.v(17) " "Inferred latch for \"Sinal_da_Conta\[0\]\" at Unidade_de_Controle.v(17)" {  } { { "Unidade_de_Controle.v" "" { Text "C:/Users/gusta/Desktop/Zeus/Unidade_de_Controle.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642468346187 "|Zeus_Processor|Unidade_de_Controle:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sinal_da_Conta\[1\] Unidade_de_Controle.v(17) " "Inferred latch for \"Sinal_da_Conta\[1\]\" at Unidade_de_Controle.v(17)" {  } { { "Unidade_de_Controle.v" "" { Text "C:/Users/gusta/Desktop/Zeus/Unidade_de_Controle.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642468346187 "|Zeus_Processor|Unidade_de_Controle:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sinal_da_Conta\[2\] Unidade_de_Controle.v(17) " "Inferred latch for \"Sinal_da_Conta\[2\]\" at Unidade_de_Controle.v(17)" {  } { { "Unidade_de_Controle.v" "" { Text "C:/Users/gusta/Desktop/Zeus/Unidade_de_Controle.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642468346187 "|Zeus_Processor|Unidade_de_Controle:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sinal_da_Conta\[3\] Unidade_de_Controle.v(17) " "Inferred latch for \"Sinal_da_Conta\[3\]\" at Unidade_de_Controle.v(17)" {  } { { "Unidade_de_Controle.v" "" { Text "C:/Users/gusta/Desktop/Zeus/Unidade_de_Controle.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642468346188 "|Zeus_Processor|Unidade_de_Controle:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sinal_da_Conta\[4\] Unidade_de_Controle.v(17) " "Inferred latch for \"Sinal_da_Conta\[4\]\" at Unidade_de_Controle.v(17)" {  } { { "Unidade_de_Controle.v" "" { Text "C:/Users/gusta/Desktop/Zeus/Unidade_de_Controle.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642468346188 "|Zeus_Processor|Unidade_de_Controle:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sinal_da_Conta\[5\] Unidade_de_Controle.v(17) " "Inferred latch for \"Sinal_da_Conta\[5\]\" at Unidade_de_Controle.v(17)" {  } { { "Unidade_de_Controle.v" "" { Text "C:/Users/gusta/Desktop/Zeus/Unidade_de_Controle.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642468346188 "|Zeus_Processor|Unidade_de_Controle:control_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_5b Mux_5b:mux5 " "Elaborating entity \"Mux_5b\" for hierarchy \"Mux_5b:mux5\"" {  } { { "Zeus_Processor.v" "mux5" { Text "C:/Users/gusta/Desktop/Zeus/Zeus_Processor.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642468346194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Banco_Registradores Banco_Registradores:banco_registers " "Elaborating entity \"Banco_Registradores\" for hierarchy \"Banco_Registradores:banco_registers\"" {  } { { "Zeus_Processor.v" "banco_registers" { Text "C:/Users/gusta/Desktop/Zeus/Zeus_Processor.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642468346199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Extensor Extensor:extend " "Elaborating entity \"Extensor\" for hierarchy \"Extensor:extend\"" {  } { { "Zeus_Processor.v" "extend" { Text "C:/Users/gusta/Desktop/Zeus/Zeus_Processor.v" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642468346212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_32b Mux_32b:mux_ULA " "Elaborating entity \"Mux_32b\" for hierarchy \"Mux_32b:mux_ULA\"" {  } { { "Zeus_Processor.v" "mux_ULA" { Text "C:/Users/gusta/Desktop/Zeus/Zeus_Processor.v" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642468346217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Alu_Control Alu_Control:alu_controle " "Elaborating entity \"Alu_Control\" for hierarchy \"Alu_Control:alu_controle\"" {  } { { "Zeus_Processor.v" "alu_controle" { Text "C:/Users/gusta/Desktop/Zeus/Zeus_Processor.v" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642468346224 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Controle Alu_Control.v(9) " "Verilog HDL Always Construct warning at Alu_Control.v(9): inferring latch(es) for variable \"Controle\", which holds its previous value in one or more paths through the always construct" {  } { { "Alu_Control.v" "" { Text "C:/Users/gusta/Desktop/Zeus/Alu_Control.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1642468346226 "|Zeus_Processor|Alu_Control:alu_controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Controle\[0\] Alu_Control.v(73) " "Inferred latch for \"Controle\[0\]\" at Alu_Control.v(73)" {  } { { "Alu_Control.v" "" { Text "C:/Users/gusta/Desktop/Zeus/Alu_Control.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642468346226 "|Zeus_Processor|Alu_Control:alu_controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Controle\[1\] Alu_Control.v(73) " "Inferred latch for \"Controle\[1\]\" at Alu_Control.v(73)" {  } { { "Alu_Control.v" "" { Text "C:/Users/gusta/Desktop/Zeus/Alu_Control.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642468346226 "|Zeus_Processor|Alu_Control:alu_controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Controle\[2\] Alu_Control.v(73) " "Inferred latch for \"Controle\[2\]\" at Alu_Control.v(73)" {  } { { "Alu_Control.v" "" { Text "C:/Users/gusta/Desktop/Zeus/Alu_Control.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642468346226 "|Zeus_Processor|Alu_Control:alu_controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Controle\[3\] Alu_Control.v(73) " "Inferred latch for \"Controle\[3\]\" at Alu_Control.v(73)" {  } { { "Alu_Control.v" "" { Text "C:/Users/gusta/Desktop/Zeus/Alu_Control.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642468346226 "|Zeus_Processor|Alu_Control:alu_controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Controle\[4\] Alu_Control.v(73) " "Inferred latch for \"Controle\[4\]\" at Alu_Control.v(73)" {  } { { "Alu_Control.v" "" { Text "C:/Users/gusta/Desktop/Zeus/Alu_Control.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642468346226 "|Zeus_Processor|Alu_Control:alu_controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Controle\[5\] Alu_Control.v(73) " "Inferred latch for \"Controle\[5\]\" at Alu_Control.v(73)" {  } { { "Alu_Control.v" "" { Text "C:/Users/gusta/Desktop/Zeus/Alu_Control.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642468346226 "|Zeus_Processor|Alu_Control:alu_controle"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:ALU_0 " "Elaborating entity \"ALU\" for hierarchy \"ALU:ALU_0\"" {  } { { "Zeus_Processor.v" "ALU_0" { Text "C:/Users/gusta/Desktop/Zeus/Zeus_Processor.v" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642468346231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memoria_de_Dados Memoria_de_Dados:Mem_dados " "Elaborating entity \"Memoria_de_Dados\" for hierarchy \"Memoria_de_Dados:Mem_dados\"" {  } { { "Zeus_Processor.v" "Mem_dados" { Text "C:/Users/gusta/Desktop/Zeus/Zeus_Processor.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642468346236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Salva_Saida Salva_Saida:out " "Elaborating entity \"Salva_Saida\" for hierarchy \"Salva_Saida:out\"" {  } { { "Zeus_Processor.v" "out" { Text "C:/Users/gusta/Desktop/Zeus/Zeus_Processor.v" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642468346251 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "registrador_saida Salva_Saida.v(8) " "Verilog HDL Always Construct warning at Salva_Saida.v(8): inferring latch(es) for variable \"registrador_saida\", which holds its previous value in one or more paths through the always construct" {  } { { "Salva_Saida.v" "" { Text "C:/Users/gusta/Desktop/Zeus/Salva_Saida.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1642468346254 "|Atlas_OS|Zeus_Processor:Zeus|Salva_Saida:out"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registrador_saida\[0\] Salva_Saida.v(8) " "Inferred latch for \"registrador_saida\[0\]\" at Salva_Saida.v(8)" {  } { { "Salva_Saida.v" "" { Text "C:/Users/gusta/Desktop/Zeus/Salva_Saida.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642468346254 "|Atlas_OS|Zeus_Processor:Zeus|Salva_Saida:out"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registrador_saida\[1\] Salva_Saida.v(8) " "Inferred latch for \"registrador_saida\[1\]\" at Salva_Saida.v(8)" {  } { { "Salva_Saida.v" "" { Text "C:/Users/gusta/Desktop/Zeus/Salva_Saida.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642468346254 "|Atlas_OS|Zeus_Processor:Zeus|Salva_Saida:out"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registrador_saida\[2\] Salva_Saida.v(8) " "Inferred latch for \"registrador_saida\[2\]\" at Salva_Saida.v(8)" {  } { { "Salva_Saida.v" "" { Text "C:/Users/gusta/Desktop/Zeus/Salva_Saida.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642468346254 "|Atlas_OS|Zeus_Processor:Zeus|Salva_Saida:out"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registrador_saida\[3\] Salva_Saida.v(8) " "Inferred latch for \"registrador_saida\[3\]\" at Salva_Saida.v(8)" {  } { { "Salva_Saida.v" "" { Text "C:/Users/gusta/Desktop/Zeus/Salva_Saida.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642468346254 "|Atlas_OS|Zeus_Processor:Zeus|Salva_Saida:out"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registrador_saida\[4\] Salva_Saida.v(8) " "Inferred latch for \"registrador_saida\[4\]\" at Salva_Saida.v(8)" {  } { { "Salva_Saida.v" "" { Text "C:/Users/gusta/Desktop/Zeus/Salva_Saida.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642468346254 "|Atlas_OS|Zeus_Processor:Zeus|Salva_Saida:out"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registrador_saida\[5\] Salva_Saida.v(8) " "Inferred latch for \"registrador_saida\[5\]\" at Salva_Saida.v(8)" {  } { { "Salva_Saida.v" "" { Text "C:/Users/gusta/Desktop/Zeus/Salva_Saida.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642468346254 "|Atlas_OS|Zeus_Processor:Zeus|Salva_Saida:out"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registrador_saida\[6\] Salva_Saida.v(8) " "Inferred latch for \"registrador_saida\[6\]\" at Salva_Saida.v(8)" {  } { { "Salva_Saida.v" "" { Text "C:/Users/gusta/Desktop/Zeus/Salva_Saida.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642468346254 "|Atlas_OS|Zeus_Processor:Zeus|Salva_Saida:out"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registrador_saida\[7\] Salva_Saida.v(8) " "Inferred latch for \"registrador_saida\[7\]\" at Salva_Saida.v(8)" {  } { { "Salva_Saida.v" "" { Text "C:/Users/gusta/Desktop/Zeus/Salva_Saida.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642468346254 "|Atlas_OS|Zeus_Processor:Zeus|Salva_Saida:out"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registrador_saida\[8\] Salva_Saida.v(8) " "Inferred latch for \"registrador_saida\[8\]\" at Salva_Saida.v(8)" {  } { { "Salva_Saida.v" "" { Text "C:/Users/gusta/Desktop/Zeus/Salva_Saida.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642468346255 "|Atlas_OS|Zeus_Processor:Zeus|Salva_Saida:out"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registrador_saida\[9\] Salva_Saida.v(8) " "Inferred latch for \"registrador_saida\[9\]\" at Salva_Saida.v(8)" {  } { { "Salva_Saida.v" "" { Text "C:/Users/gusta/Desktop/Zeus/Salva_Saida.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642468346255 "|Atlas_OS|Zeus_Processor:Zeus|Salva_Saida:out"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registrador_saida\[10\] Salva_Saida.v(8) " "Inferred latch for \"registrador_saida\[10\]\" at Salva_Saida.v(8)" {  } { { "Salva_Saida.v" "" { Text "C:/Users/gusta/Desktop/Zeus/Salva_Saida.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642468346255 "|Atlas_OS|Zeus_Processor:Zeus|Salva_Saida:out"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registrador_saida\[11\] Salva_Saida.v(8) " "Inferred latch for \"registrador_saida\[11\]\" at Salva_Saida.v(8)" {  } { { "Salva_Saida.v" "" { Text "C:/Users/gusta/Desktop/Zeus/Salva_Saida.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642468346255 "|Atlas_OS|Zeus_Processor:Zeus|Salva_Saida:out"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registrador_saida\[12\] Salva_Saida.v(8) " "Inferred latch for \"registrador_saida\[12\]\" at Salva_Saida.v(8)" {  } { { "Salva_Saida.v" "" { Text "C:/Users/gusta/Desktop/Zeus/Salva_Saida.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642468346255 "|Atlas_OS|Zeus_Processor:Zeus|Salva_Saida:out"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registrador_saida\[13\] Salva_Saida.v(8) " "Inferred latch for \"registrador_saida\[13\]\" at Salva_Saida.v(8)" {  } { { "Salva_Saida.v" "" { Text "C:/Users/gusta/Desktop/Zeus/Salva_Saida.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642468346255 "|Atlas_OS|Zeus_Processor:Zeus|Salva_Saida:out"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registrador_saida\[14\] Salva_Saida.v(8) " "Inferred latch for \"registrador_saida\[14\]\" at Salva_Saida.v(8)" {  } { { "Salva_Saida.v" "" { Text "C:/Users/gusta/Desktop/Zeus/Salva_Saida.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642468346255 "|Atlas_OS|Zeus_Processor:Zeus|Salva_Saida:out"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registrador_saida\[15\] Salva_Saida.v(8) " "Inferred latch for \"registrador_saida\[15\]\" at Salva_Saida.v(8)" {  } { { "Salva_Saida.v" "" { Text "C:/Users/gusta/Desktop/Zeus/Salva_Saida.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642468346255 "|Atlas_OS|Zeus_Processor:Zeus|Salva_Saida:out"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registrador_saida\[16\] Salva_Saida.v(8) " "Inferred latch for \"registrador_saida\[16\]\" at Salva_Saida.v(8)" {  } { { "Salva_Saida.v" "" { Text "C:/Users/gusta/Desktop/Zeus/Salva_Saida.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642468346255 "|Atlas_OS|Zeus_Processor:Zeus|Salva_Saida:out"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registrador_saida\[17\] Salva_Saida.v(8) " "Inferred latch for \"registrador_saida\[17\]\" at Salva_Saida.v(8)" {  } { { "Salva_Saida.v" "" { Text "C:/Users/gusta/Desktop/Zeus/Salva_Saida.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642468346255 "|Atlas_OS|Zeus_Processor:Zeus|Salva_Saida:out"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registrador_saida\[18\] Salva_Saida.v(8) " "Inferred latch for \"registrador_saida\[18\]\" at Salva_Saida.v(8)" {  } { { "Salva_Saida.v" "" { Text "C:/Users/gusta/Desktop/Zeus/Salva_Saida.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642468346255 "|Atlas_OS|Zeus_Processor:Zeus|Salva_Saida:out"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registrador_saida\[19\] Salva_Saida.v(8) " "Inferred latch for \"registrador_saida\[19\]\" at Salva_Saida.v(8)" {  } { { "Salva_Saida.v" "" { Text "C:/Users/gusta/Desktop/Zeus/Salva_Saida.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642468346255 "|Atlas_OS|Zeus_Processor:Zeus|Salva_Saida:out"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registrador_saida\[20\] Salva_Saida.v(8) " "Inferred latch for \"registrador_saida\[20\]\" at Salva_Saida.v(8)" {  } { { "Salva_Saida.v" "" { Text "C:/Users/gusta/Desktop/Zeus/Salva_Saida.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642468346255 "|Atlas_OS|Zeus_Processor:Zeus|Salva_Saida:out"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registrador_saida\[21\] Salva_Saida.v(8) " "Inferred latch for \"registrador_saida\[21\]\" at Salva_Saida.v(8)" {  } { { "Salva_Saida.v" "" { Text "C:/Users/gusta/Desktop/Zeus/Salva_Saida.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642468346255 "|Atlas_OS|Zeus_Processor:Zeus|Salva_Saida:out"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registrador_saida\[22\] Salva_Saida.v(8) " "Inferred latch for \"registrador_saida\[22\]\" at Salva_Saida.v(8)" {  } { { "Salva_Saida.v" "" { Text "C:/Users/gusta/Desktop/Zeus/Salva_Saida.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642468346256 "|Atlas_OS|Zeus_Processor:Zeus|Salva_Saida:out"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registrador_saida\[23\] Salva_Saida.v(8) " "Inferred latch for \"registrador_saida\[23\]\" at Salva_Saida.v(8)" {  } { { "Salva_Saida.v" "" { Text "C:/Users/gusta/Desktop/Zeus/Salva_Saida.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642468346256 "|Atlas_OS|Zeus_Processor:Zeus|Salva_Saida:out"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registrador_saida\[24\] Salva_Saida.v(8) " "Inferred latch for \"registrador_saida\[24\]\" at Salva_Saida.v(8)" {  } { { "Salva_Saida.v" "" { Text "C:/Users/gusta/Desktop/Zeus/Salva_Saida.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642468346256 "|Atlas_OS|Zeus_Processor:Zeus|Salva_Saida:out"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registrador_saida\[25\] Salva_Saida.v(8) " "Inferred latch for \"registrador_saida\[25\]\" at Salva_Saida.v(8)" {  } { { "Salva_Saida.v" "" { Text "C:/Users/gusta/Desktop/Zeus/Salva_Saida.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642468346256 "|Atlas_OS|Zeus_Processor:Zeus|Salva_Saida:out"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registrador_saida\[26\] Salva_Saida.v(8) " "Inferred latch for \"registrador_saida\[26\]\" at Salva_Saida.v(8)" {  } { { "Salva_Saida.v" "" { Text "C:/Users/gusta/Desktop/Zeus/Salva_Saida.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642468346256 "|Atlas_OS|Zeus_Processor:Zeus|Salva_Saida:out"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registrador_saida\[27\] Salva_Saida.v(8) " "Inferred latch for \"registrador_saida\[27\]\" at Salva_Saida.v(8)" {  } { { "Salva_Saida.v" "" { Text "C:/Users/gusta/Desktop/Zeus/Salva_Saida.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642468346256 "|Atlas_OS|Zeus_Processor:Zeus|Salva_Saida:out"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registrador_saida\[28\] Salva_Saida.v(8) " "Inferred latch for \"registrador_saida\[28\]\" at Salva_Saida.v(8)" {  } { { "Salva_Saida.v" "" { Text "C:/Users/gusta/Desktop/Zeus/Salva_Saida.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642468346256 "|Atlas_OS|Zeus_Processor:Zeus|Salva_Saida:out"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registrador_saida\[29\] Salva_Saida.v(8) " "Inferred latch for \"registrador_saida\[29\]\" at Salva_Saida.v(8)" {  } { { "Salva_Saida.v" "" { Text "C:/Users/gusta/Desktop/Zeus/Salva_Saida.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642468346256 "|Atlas_OS|Zeus_Processor:Zeus|Salva_Saida:out"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registrador_saida\[30\] Salva_Saida.v(8) " "Inferred latch for \"registrador_saida\[30\]\" at Salva_Saida.v(8)" {  } { { "Salva_Saida.v" "" { Text "C:/Users/gusta/Desktop/Zeus/Salva_Saida.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642468346256 "|Atlas_OS|Zeus_Processor:Zeus|Salva_Saida:out"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registrador_saida\[31\] Salva_Saida.v(8) " "Inferred latch for \"registrador_saida\[31\]\" at Salva_Saida.v(8)" {  } { { "Salva_Saida.v" "" { Text "C:/Users/gusta/Desktop/Zeus/Salva_Saida.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642468346256 "|Atlas_OS|Zeus_Processor:Zeus|Salva_Saida:out"}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "Banco_Registradores:banco_registers\|registers_rtl_0 " "Inferred RAM node \"Banco_Registradores:banco_registers\|registers_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1642468346917 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "Banco_Registradores:banco_registers\|registers_rtl_1 " "Inferred RAM node \"Banco_Registradores:banco_registers\|registers_rtl_1\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1642468346918 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "Memoria_de_Dados:Mem_dados\|ram_rtl_0 " "Inferred dual-clock RAM node \"Memoria_de_Dados:Mem_dados\|ram_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1642468346920 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Memoria_de_instrucoes:mem_instru\|rom " "RAM logic \"Memoria_de_instrucoes:mem_instru\|rom\" is uninferred due to asynchronous read logic" {  } { { "Memoria_de_instrucoes.v" "rom" { Text "C:/Users/gusta/Desktop/Zeus/Memoria_de_instrucoes.v" 13 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1642468346921 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1642468346921 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/gusta/Desktop/Zeus/db/Zeus_Processor.ram0_Memoria_de_instrucoes_3da4976.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/gusta/Desktop/Zeus/db/Zeus_Processor.ram0_Memoria_de_instrucoes_3da4976.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1642468347097 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Banco_Registradores:banco_registers\|registers_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Banco_Registradores:banco_registers\|registers_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642468349101 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642468349101 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642468349101 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642468349101 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642468349101 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642468349101 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642468349101 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642468349101 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642468349101 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642468349101 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642468349101 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642468349101 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642468349101 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642468349101 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642468349101 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1642468349101 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Banco_Registradores:banco_registers\|registers_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"Banco_Registradores:banco_registers\|registers_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642468349101 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642468349101 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642468349101 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642468349101 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642468349101 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642468349101 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642468349101 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642468349101 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642468349101 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642468349101 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642468349101 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642468349101 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642468349101 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642468349101 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642468349101 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1642468349101 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Memoria_de_Dados:Mem_dados\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Memoria_de_Dados:Mem_dados\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642468349101 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642468349101 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642468349101 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642468349101 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642468349101 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642468349101 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642468349101 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642468349101 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642468349101 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642468349101 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642468349101 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642468349101 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642468349101 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642468349101 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1642468349101 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1642468349101 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ALU:ALU_0\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ALU:ALU_0\|Div0\"" {  } { { "ALU.v" "Div0" { Text "C:/Users/gusta/Desktop/Zeus/ALU.v" 15 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1642468349104 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ALU:ALU_0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ALU:ALU_0\|Mult0\"" {  } { { "ALU.v" "Mult0" { Text "C:/Users/gusta/Desktop/Zeus/ALU.v" 16 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1642468349104 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1642468349104 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Banco_Registradores:banco_registers\|altsyncram:registers_rtl_0 " "Elaborated megafunction instantiation \"Banco_Registradores:banco_registers\|altsyncram:registers_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642468349382 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Banco_Registradores:banco_registers\|altsyncram:registers_rtl_0 " "Instantiated megafunction \"Banco_Registradores:banco_registers\|altsyncram:registers_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642468349382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642468349382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642468349382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642468349382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642468349382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642468349382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642468349382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642468349382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642468349382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642468349382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642468349382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642468349382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642468349382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642468349382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642468349382 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1642468349382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_esg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_esg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_esg1 " "Found entity 1: altsyncram_esg1" {  } { { "db/altsyncram_esg1.tdf" "" { Text "C:/Users/gusta/Desktop/Zeus/db/altsyncram_esg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642468349513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642468349513 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Memoria_de_Dados:Mem_dados\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"Memoria_de_Dados:Mem_dados\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642468349607 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Memoria_de_Dados:Mem_dados\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"Memoria_de_Dados:Mem_dados\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642468349608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642468349608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642468349608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642468349608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642468349608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 8 " "Parameter \"WIDTHAD_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642468349608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 256 " "Parameter \"NUMWORDS_B\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642468349608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642468349608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642468349608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642468349608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642468349608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642468349608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642468349608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642468349608 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1642468349608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qsd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qsd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qsd1 " "Found entity 1: altsyncram_qsd1" {  } { { "db/altsyncram_qsd1.tdf" "" { Text "C:/Users/gusta/Desktop/Zeus/db/altsyncram_qsd1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642468349782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642468349782 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:ALU_0\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"ALU:ALU_0\|lpm_divide:Div0\"" {  } { { "ALU.v" "" { Text "C:/Users/gusta/Desktop/Zeus/ALU.v" 15 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642468349955 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:ALU_0\|lpm_divide:Div0 " "Instantiated megafunction \"ALU:ALU_0\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642468349955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642468349955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642468349955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642468349955 ""}  } { { "ALU.v" "" { Text "C:/Users/gusta/Desktop/Zeus/ALU.v" 15 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1642468349955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_hkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_hkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_hkm " "Found entity 1: lpm_divide_hkm" {  } { { "db/lpm_divide_hkm.tdf" "" { Text "C:/Users/gusta/Desktop/Zeus/db/lpm_divide_hkm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642468350100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642468350100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9nh " "Found entity 1: sign_div_unsign_9nh" {  } { { "db/sign_div_unsign_9nh.tdf" "" { Text "C:/Users/gusta/Desktop/Zeus/db/sign_div_unsign_9nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642468350179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642468350179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_6af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_6af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_6af " "Found entity 1: alt_u_div_6af" {  } { { "db/alt_u_div_6af.tdf" "" { Text "C:/Users/gusta/Desktop/Zeus/db/alt_u_div_6af.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642468350344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642468350344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/gusta/Desktop/Zeus/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642468350481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642468350481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/gusta/Desktop/Zeus/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642468350591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642468350591 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:ALU_0\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ALU:ALU_0\|lpm_mult:Mult0\"" {  } { { "ALU.v" "" { Text "C:/Users/gusta/Desktop/Zeus/ALU.v" 16 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642468350801 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:ALU_0\|lpm_mult:Mult0 " "Instantiated megafunction \"ALU:ALU_0\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642468350801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642468350801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642468350801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642468350801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642468350801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642468350801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642468350801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642468350801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642468350801 ""}  } { { "ALU.v" "" { Text "C:/Users/gusta/Desktop/Zeus/ALU.v" 16 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1642468350801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_7dt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_7dt " "Found entity 1: mult_7dt" {  } { { "db/mult_7dt.tdf" "" { Text "C:/Users/gusta/Desktop/Zeus/db/mult_7dt.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642468350928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642468350928 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "DSP element " "Synthesized away the following DSP element node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ALU:ALU_0\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_mult7 " "Synthesized away node \"ALU:ALU_0\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_mult7\"" {  } { { "db/mult_7dt.tdf" "" { Text "C:/Users/gusta/Desktop/Zeus/db/mult_7dt.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "ALU.v" "" { Text "C:/Users/gusta/Desktop/Zeus/ALU.v" 16 -1 0 } } { "Zeus_Processor.v" "" { Text "C:/Users/gusta/Desktop/Zeus/Zeus_Processor.v" 153 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642468351197 "|Zeus_Processor|ALU:ALU_0|lpm_mult:Mult0|mult_7dt:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ALU:ALU_0\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_out8 " "Synthesized away node \"ALU:ALU_0\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_out8\"" {  } { { "db/mult_7dt.tdf" "" { Text "C:/Users/gusta/Desktop/Zeus/db/mult_7dt.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "ALU.v" "" { Text "C:/Users/gusta/Desktop/Zeus/ALU.v" 16 -1 0 } } { "Zeus_Processor.v" "" { Text "C:/Users/gusta/Desktop/Zeus/Zeus_Processor.v" 153 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642468351197 "|Zeus_Processor|ALU:ALU_0|lpm_mult:Mult0|mult_7dt:auto_generated|mac_out8"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1642468351197 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1642468351197 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "DSP element " "Synthesized away the following DSP element node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ALU:ALU_0\|lpm_mult:Mult0\|mult_7dt:auto_generated\|w513w\[0\] " "Synthesized away node \"ALU:ALU_0\|lpm_mult:Mult0\|mult_7dt:auto_generated\|w513w\[0\]\"" {  } { { "db/mult_7dt.tdf" "" { Text "C:/Users/gusta/Desktop/Zeus/db/mult_7dt.tdf" 75 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "ALU.v" "" { Text "C:/Users/gusta/Desktop/Zeus/ALU.v" 16 -1 0 } } { "Zeus_Processor.v" "" { Text "C:/Users/gusta/Desktop/Zeus/Zeus_Processor.v" 153 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642468351412 "|Zeus_Processor|ALU:ALU_0|lpm_mult:Mult0|mult_7dt:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ALU:ALU_0\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_mult1 " "Synthesized away node \"ALU:ALU_0\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_mult1\"" {  } { { "db/mult_7dt.tdf" "" { Text "C:/Users/gusta/Desktop/Zeus/db/mult_7dt.tdf" 39 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "ALU.v" "" { Text "C:/Users/gusta/Desktop/Zeus/ALU.v" 16 -1 0 } } { "Zeus_Processor.v" "" { Text "C:/Users/gusta/Desktop/Zeus/Zeus_Processor.v" 153 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642468351412 "|Zeus_Processor|ALU:ALU_0|lpm_mult:Mult0|mult_7dt:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ALU:ALU_0\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_out4 " "Synthesized away node \"ALU:ALU_0\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_out4\"" {  } { { "db/mult_7dt.tdf" "" { Text "C:/Users/gusta/Desktop/Zeus/db/mult_7dt.tdf" 80 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "ALU.v" "" { Text "C:/Users/gusta/Desktop/Zeus/ALU.v" 16 -1 0 } } { "Zeus_Processor.v" "" { Text "C:/Users/gusta/Desktop/Zeus/Zeus_Processor.v" 153 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642468351412 "|Zeus_Processor|ALU:ALU_0|lpm_mult:Mult0|mult_7dt:auto_generated|mac_out4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ALU:ALU_0\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_out6 " "Synthesized away node \"ALU:ALU_0\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_out6\"" {  } { { "db/mult_7dt.tdf" "" { Text "C:/Users/gusta/Desktop/Zeus/db/mult_7dt.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "ALU.v" "" { Text "C:/Users/gusta/Desktop/Zeus/ALU.v" 16 -1 0 } } { "Zeus_Processor.v" "" { Text "C:/Users/gusta/Desktop/Zeus/Zeus_Processor.v" 153 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642468351412 "|Zeus_Processor|ALU:ALU_0|lpm_mult:Mult0|mult_7dt:auto_generated|mac_out6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ALU:ALU_0\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_mult3 " "Synthesized away node \"ALU:ALU_0\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_mult3\"" {  } { { "db/mult_7dt.tdf" "" { Text "C:/Users/gusta/Desktop/Zeus/db/mult_7dt.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "ALU.v" "" { Text "C:/Users/gusta/Desktop/Zeus/ALU.v" 16 -1 0 } } { "Zeus_Processor.v" "" { Text "C:/Users/gusta/Desktop/Zeus/Zeus_Processor.v" 153 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642468351412 "|Zeus_Processor|ALU:ALU_0|lpm_mult:Mult0|mult_7dt:auto_generated|mac_mult3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ALU:ALU_0\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_mult5 " "Synthesized away node \"ALU:ALU_0\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_mult5\"" {  } { { "db/mult_7dt.tdf" "" { Text "C:/Users/gusta/Desktop/Zeus/db/mult_7dt.tdf" 57 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "ALU.v" "" { Text "C:/Users/gusta/Desktop/Zeus/ALU.v" 16 -1 0 } } { "Zeus_Processor.v" "" { Text "C:/Users/gusta/Desktop/Zeus/Zeus_Processor.v" 153 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642468351412 "|Zeus_Processor|ALU:ALU_0|lpm_mult:Mult0|mult_7dt:auto_generated|mac_mult5"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1642468351412 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1642468351412 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1642468351926 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "instrucao\[30\] GND " "Pin \"instrucao\[30\]\" is stuck at GND" {  } { { "Zeus_Processor.v" "" { Text "C:/Users/gusta/Desktop/Zeus/Zeus_Processor.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1642468352030 "|Zeus_Processor|instrucao[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instrucao\[31\] GND " "Pin \"instrucao\[31\]\" is stuck at GND" {  } { { "Zeus_Processor.v" "" { Text "C:/Users/gusta/Desktop/Zeus/Zeus_Processor.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1642468352030 "|Zeus_Processor|instrucao[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1642468352030 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "216 " "216 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1642468352378 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1642468353957 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642468353957 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1674 " "Implemented 1674 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1642468355672 ""} { "Info" "ICUT_CUT_TM_OPINS" "332 " "Implemented 332 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1642468355672 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1228 " "Implemented 1228 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1642468355672 ""} { "Info" "ICUT_CUT_TM_RAMS" "96 " "Implemented 96 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1642468355672 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1642468355672 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 30 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4789 " "Peak virtual memory: 4789 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1642468355780 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 17 22:12:35 2022 " "Processing ended: Mon Jan 17 22:12:35 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1642468355780 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:34 " "Elapsed time: 00:00:34" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1642468355780 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:55 " "Total CPU time (on all processors): 00:00:55" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1642468355780 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1642468355780 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1642468359557 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1642468359567 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 17 22:12:38 2022 " "Processing started: Mon Jan 17 22:12:38 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1642468359567 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1642468359567 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Zeus_Processor -c Zeus_Processor " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Zeus_Processor -c Zeus_Processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1642468359567 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1642468360030 ""}
{ "Info" "0" "" "Project  = Zeus_Processor" {  } {  } 0 0 "Project  = Zeus_Processor" 0 0 "Fitter" 0 0 1642468360031 ""}
{ "Info" "0" "" "Revision = Zeus_Processor" {  } {  } 0 0 "Revision = Zeus_Processor" 0 0 "Fitter" 0 0 1642468360031 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "Aggressive Area logic area reduced timing performance " "Aggressive Area optimization mode selected -- logic area will be prioritized at the potential cost of reduced timing performance" { { "Info" "IQCU_OPT_MODE_OVERRIDE" "Physical Synthesis Effort Level Normal " "Mode behavior is affected by advanced setting Physical Synthesis Effort Level (default for this mode is Normal)" {  } {  } 0 16304 "Mode behavior is affected by advanced setting %1!s! (default for this mode is %2!s!)" 0 0 "Design Software" 0 -1 1642468360234 ""}  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Fitter" 0 -1 1642468360234 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1642468360255 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1642468360255 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Zeus_Processor EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"Zeus_Processor\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1642468360315 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1642468360425 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1642468360425 ""}
{ "Info" "IFITCC_FITCC_INFO_FAST_FIT_COMPILATION_ON" "" "Fitter is performing a Fast Fit compilation, which decreases Fitter effort to reduce compilation time" {  } {  } 0 171001 "Fitter is performing a Fast Fit compilation, which decreases Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1642468362017 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1642468362037 ""}
{ "Warning" "WFITCC_FITCC_TIMING_DRIVEN_COMPILE_OFF" "" "Timing-driven compilation is disabled - timing performance will not be optimized" {  } {  } 0 171124 "Timing-driven compilation is disabled - timing performance will not be optimized" 0 0 "Fitter" 0 -1 1642468362848 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1642468362929 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1642468362929 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1642468362929 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1642468362929 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1642468362929 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1642468362929 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1642468362929 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1642468362929 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1642468362929 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1642468362929 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/gusta/Desktop/Zeus/" { { 0 { 0 ""} 0 4173 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1642468362937 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/gusta/Desktop/Zeus/" { { 0 { 0 ""} 0 4175 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1642468362937 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/gusta/Desktop/Zeus/" { { 0 { 0 ""} 0 4177 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1642468362937 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/gusta/Desktop/Zeus/" { { 0 { 0 ""} 0 4179 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1642468362937 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/gusta/Desktop/Zeus/" { { 0 { 0 ""} 0 4181 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1642468362937 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1642468362937 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1642468362944 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1642468363409 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "350 350 " "No exact pin location assignment(s) for 350 pins of 350 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1642468364557 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_FPGA~input (placed in PIN J1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clock_FPGA~input (placed in PIN J1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1642468364630 ""}  } { { "Zeus_Processor.v" "" { Text "C:/Users/gusta/Desktop/Zeus/Zeus_Processor.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gusta/Desktop/Zeus/" { { 0 { 0 ""} 0 4167 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1642468364630 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sys_clock~0  " "Automatically promoted node sys_clock~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1642468364630 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sys_clock~output " "Destination node sys_clock~output" {  } { { "Zeus_Processor.v" "" { Text "C:/Users/gusta/Desktop/Zeus/Zeus_Processor.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gusta/Desktop/Zeus/" { { 0 { 0 ""} 0 4107 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1642468364630 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1642468364630 ""}  } { { "Zeus_Processor.v" "" { Text "C:/Users/gusta/Desktop/Zeus/Zeus_Processor.v" 14 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gusta/Desktop/Zeus/" { { 0 { 0 ""} 0 1084 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1642468364630 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Unidade_de_Controle:control_unit\|Decoder0~4  " "Automatically promoted node Unidade_de_Controle:control_unit\|Decoder0~4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1642468364630 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "print_out~output " "Destination node print_out~output" {  } { { "Zeus_Processor.v" "" { Text "C:/Users/gusta/Desktop/Zeus/Zeus_Processor.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gusta/Desktop/Zeus/" { { 0 { 0 ""} 0 4116 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1642468364630 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1642468364630 ""}  } { { "Unidade_de_Controle.v" "" { Text "C:/Users/gusta/Desktop/Zeus/Unidade_de_Controle.v" 19 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gusta/Desktop/Zeus/" { { 0 { 0 ""} 0 2053 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1642468364630 ""}
{ "Warning" "WCSYN_CANNOT_RUN_FSYN_WHEN_TDC_IS_OFF" "" "Can't perform netlist optimizations when timing-driven compilation is turned off" {  } {  } 0 128006 "Can't perform netlist optimizations when timing-driven compilation is turned off" 0 0 "Fitter" 0 -1 1642468364709 ""}
{ "Warning" "WCSYN_CANNOT_RUN_FSYN_WHEN_FAST_FIT_IS_ON" "" "Can't perform fitting netlist optimizations during fast fit compilation" {  } {  } 0 128008 "Can't perform fitting netlist optimizations during fast fit compilation" 0 0 "Fitter" 0 -1 1642468364709 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1642468364731 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1642468364733 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1642468364741 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1642468364744 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1642468364749 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1642468364754 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1642468364754 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1642468364756 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1642468364775 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1642468364778 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1642468364778 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "349 unused 2.5V 17 332 0 " "Number of I/O pins in group: 349 (unused VREF, 2.5V VCCIO, 17 input, 332 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1642468364792 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1642468364792 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1642468364792 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 51 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  51 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1642468364796 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 63 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  63 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1642468364796 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 73 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1642468364796 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 71 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1642468364796 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1642468364796 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 57 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1642468364796 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 72 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1642468364796 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1642468364796 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1642468364796 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1642468364796 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "display_7s\[0\] " "Node \"display_7s\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "display_7s\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642468365491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "display_7s\[10\] " "Node \"display_7s\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "display_7s\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642468365491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "display_7s\[11\] " "Node \"display_7s\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "display_7s\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642468365491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "display_7s\[12\] " "Node \"display_7s\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "display_7s\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642468365491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "display_7s\[13\] " "Node \"display_7s\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "display_7s\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642468365491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "display_7s\[1\] " "Node \"display_7s\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "display_7s\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642468365491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "display_7s\[2\] " "Node \"display_7s\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "display_7s\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642468365491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "display_7s\[3\] " "Node \"display_7s\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "display_7s\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642468365491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "display_7s\[4\] " "Node \"display_7s\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "display_7s\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642468365491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "display_7s\[5\] " "Node \"display_7s\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "display_7s\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642468365491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "display_7s\[6\] " "Node \"display_7s\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "display_7s\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642468365491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "display_7s\[7\] " "Node \"display_7s\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "display_7s\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642468365491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "display_7s\[8\] " "Node \"display_7s\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "display_7s\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642468365491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "display_7s\[9\] " "Node \"display_7s\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "display_7s\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642468365491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "fpga_clock " "Node \"fpga_clock\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fpga_clock" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642468365491 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1642468365491 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1642468365492 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1642468365507 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1642468371013 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1642468371303 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1642468371353 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1642468376966 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:06 " "Fitter placement operations ending: elapsed time is 00:00:06" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1642468376966 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1642468377014 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "9 X58_Y37 X68_Y48 " "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X58_Y37 to location X68_Y48" {  } { { "loc" "" { Generic "C:/Users/gusta/Desktop/Zeus/" { { 1 { 0 "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X58_Y37 to location X68_Y48"} { { 12 { 0 ""} 58 37 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1642468381856 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1642468381856 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1642468382530 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.00 " "Total time spent on timing analysis during the Fitter is 0.00 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1642468382596 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1642468382623 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1642468383374 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1642468383376 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1642468384106 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "33 " "TimeQuest Timing Analyzer is analyzing 33 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1642468384149 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Zeus_Processor.sdc " "Synopsys Design Constraints File file not found: 'Zeus_Processor.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1642468384153 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1642468384154 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "Memoria_de_instrucoes:mem_instru\|Instruction\[26\] Memoria_de_instrucoes:mem_instru\|Instruction\[26\] " "Clock target Memoria_de_instrucoes:mem_instru\|Instruction\[26\] of clock Memoria_de_instrucoes:mem_instru\|Instruction\[26\] is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Fitter" 0 -1 1642468384174 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1642468384187 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1642468384188 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Design Software" 0 -1 1642468384190 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1642468384190 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 3 clocks " "Found 3 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1642468384190 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1642468384190 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000   clock_FPGA " "   1.000   clock_FPGA" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1642468384190 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000  confirma_bt " "   1.000  confirma_bt" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1642468384190 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 Memoria_de_instrucoes:mem_instru\|Instruction\[26\] " "   1.000 Memoria_de_instrucoes:mem_instru\|Instruction\[26\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1642468384190 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1642468384190 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1642468384306 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1642468385363 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/gusta/Desktop/Zeus/output_files/Zeus_Processor.fit.smsg " "Generated suppressed messages file C:/Users/gusta/Desktop/Zeus/output_files/Zeus_Processor.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1642468385598 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 27 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 27 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5348 " "Peak virtual memory: 5348 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1642468386395 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 17 22:13:06 2022 " "Processing ended: Mon Jan 17 22:13:06 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1642468386395 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1642468386395 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1642468386395 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1642468386395 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1642468389297 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1642468389313 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 17 22:13:09 2022 " "Processing started: Mon Jan 17 22:13:09 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1642468389313 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1642468389313 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Zeus_Processor -c Zeus_Processor " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Zeus_Processor -c Zeus_Processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1642468389313 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1642468391228 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1642468396603 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1642468396771 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4683 " "Peak virtual memory: 4683 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1642468397293 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 17 22:13:17 2022 " "Processing ended: Mon Jan 17 22:13:17 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1642468397293 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1642468397293 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1642468397293 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1642468397293 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1642468398034 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1642468400600 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1642468400611 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 17 22:13:19 2022 " "Processing started: Mon Jan 17 22:13:19 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1642468400611 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642468400611 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Zeus_Processor -c Zeus_Processor " "Command: quartus_sta Zeus_Processor -c Zeus_Processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642468400612 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "TimeQuest Timing Analyzer" 0 0 1642468401226 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1642468402532 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642468402532 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642468402613 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642468402614 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "33 " "TimeQuest Timing Analyzer is analyzing 33 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "TimeQuest Timing Analyzer" 0 -1 1642468403267 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Zeus_Processor.sdc " "Synopsys Design Constraints File file not found: 'Zeus_Processor.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1642468403324 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642468403324 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name confirma_bt confirma_bt " "create_clock -period 1.000 -name confirma_bt confirma_bt" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1642468403329 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_FPGA clock_FPGA " "create_clock -period 1.000 -name clock_FPGA clock_FPGA" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1642468403329 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Memoria_de_instrucoes:mem_instru\|Instruction\[26\] Memoria_de_instrucoes:mem_instru\|Instruction\[26\] " "create_clock -period 1.000 -name Memoria_de_instrucoes:mem_instru\|Instruction\[26\] Memoria_de_instrucoes:mem_instru\|Instruction\[26\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1642468403329 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642468403329 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "Memoria_de_instrucoes:mem_instru\|Instruction\[26\] Memoria_de_instrucoes:mem_instru\|Instruction\[26\] " "Clock target Memoria_de_instrucoes:mem_instru\|Instruction\[26\] of clock Memoria_de_instrucoes:mem_instru\|Instruction\[26\] is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "TimeQuest Timing Analyzer" 0 -1 1642468403334 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642468403337 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642468403338 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1642468403341 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1642468403365 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1642468404411 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642468404411 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -21.223 " "Worst-case setup slack is -21.223" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642468404416 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642468404416 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -21.223           -6555.089 Memoria_de_instrucoes:mem_instru\|Instruction\[26\]  " "  -21.223           -6555.089 Memoria_de_instrucoes:mem_instru\|Instruction\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642468404416 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -20.259           -5861.950 confirma_bt  " "  -20.259           -5861.950 confirma_bt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642468404416 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.058            -101.675 clock_FPGA  " "  -15.058            -101.675 clock_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642468404416 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642468404416 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -7.168 " "Worst-case hold slack is -7.168" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642468404512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642468404512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.168           -1807.859 confirma_bt  " "   -7.168           -1807.859 confirma_bt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642468404512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.613           -1559.136 Memoria_de_instrucoes:mem_instru\|Instruction\[26\]  " "   -6.613           -1559.136 Memoria_de_instrucoes:mem_instru\|Instruction\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642468404512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.252              -0.252 clock_FPGA  " "   -0.252              -0.252 clock_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642468404512 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642468404512 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642468404518 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642468404524 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642468404530 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642468404530 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -623.723 confirma_bt  " "   -3.000            -623.723 confirma_bt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642468404530 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -42.958 clock_FPGA  " "   -3.000             -42.958 clock_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642468404530 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.693            -619.438 Memoria_de_instrucoes:mem_instru\|Instruction\[26\]  " "   -2.693            -619.438 Memoria_de_instrucoes:mem_instru\|Instruction\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642468404530 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642468404530 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1642468405295 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642468405321 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642468405922 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "Memoria_de_instrucoes:mem_instru\|Instruction\[26\] Memoria_de_instrucoes:mem_instru\|Instruction\[26\] " "Clock target Memoria_de_instrucoes:mem_instru\|Instruction\[26\] of clock Memoria_de_instrucoes:mem_instru\|Instruction\[26\] is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "TimeQuest Timing Analyzer" 0 -1 1642468406047 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642468406048 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1642468406135 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642468406135 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -19.310 " "Worst-case setup slack is -19.310" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642468406143 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642468406143 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -19.310           -6035.364 Memoria_de_instrucoes:mem_instru\|Instruction\[26\]  " "  -19.310           -6035.364 Memoria_de_instrucoes:mem_instru\|Instruction\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642468406143 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -18.195           -5288.897 confirma_bt  " "  -18.195           -5288.897 confirma_bt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642468406143 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.847             -92.191 clock_FPGA  " "  -13.847             -92.191 clock_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642468406143 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642468406143 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -6.624 " "Worst-case hold slack is -6.624" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642468406186 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642468406186 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.624           -1687.154 confirma_bt  " "   -6.624           -1687.154 confirma_bt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642468406186 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.046           -1427.183 Memoria_de_instrucoes:mem_instru\|Instruction\[26\]  " "   -6.046           -1427.183 Memoria_de_instrucoes:mem_instru\|Instruction\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642468406186 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.200              -0.200 clock_FPGA  " "   -0.200              -0.200 clock_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642468406186 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642468406186 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642468406195 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642468406203 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642468406211 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642468406211 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -623.239 confirma_bt  " "   -3.000            -623.239 confirma_bt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642468406211 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -42.914 clock_FPGA  " "   -3.000             -42.914 clock_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642468406211 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.649            -618.954 Memoria_de_instrucoes:mem_instru\|Instruction\[26\]  " "   -2.649            -618.954 Memoria_de_instrucoes:mem_instru\|Instruction\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642468406211 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642468406211 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1642468407458 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "Memoria_de_instrucoes:mem_instru\|Instruction\[26\] Memoria_de_instrucoes:mem_instru\|Instruction\[26\] " "Clock target Memoria_de_instrucoes:mem_instru\|Instruction\[26\] of clock Memoria_de_instrucoes:mem_instru\|Instruction\[26\] is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "TimeQuest Timing Analyzer" 0 -1 1642468407680 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642468407684 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1642468407727 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642468407727 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.530 " "Worst-case setup slack is -10.530" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642468407737 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642468407737 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.530           -3165.556 Memoria_de_instrucoes:mem_instru\|Instruction\[26\]  " "  -10.530           -3165.556 Memoria_de_instrucoes:mem_instru\|Instruction\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642468407737 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.226           -2917.972 confirma_bt  " "  -10.226           -2917.972 confirma_bt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642468407737 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.268             -35.023 clock_FPGA  " "   -7.268             -35.023 clock_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642468407737 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642468407737 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.710 " "Worst-case hold slack is -3.710" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642468407785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642468407785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.710            -967.535 confirma_bt  " "   -3.710            -967.535 confirma_bt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642468407785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.439            -848.961 Memoria_de_instrucoes:mem_instru\|Instruction\[26\]  " "   -3.439            -848.961 Memoria_de_instrucoes:mem_instru\|Instruction\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642468407785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.196              -0.196 clock_FPGA  " "   -0.196              -0.196 clock_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642468407785 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642468407785 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642468407804 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642468407812 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642468407821 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642468407821 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -776.585 confirma_bt  " "   -3.000            -776.585 confirma_bt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642468407821 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -34.935 clock_FPGA  " "   -3.000             -34.935 clock_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642468407821 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000            -470.000 Memoria_de_instrucoes:mem_instru\|Instruction\[26\]  " "   -1.000            -470.000 Memoria_de_instrucoes:mem_instru\|Instruction\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642468407821 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642468407821 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642468409487 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642468409511 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 9 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4830 " "Peak virtual memory: 4830 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1642468409702 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 17 22:13:29 2022 " "Processing ended: Mon Jan 17 22:13:29 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1642468409702 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1642468409702 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1642468409702 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642468409702 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 67 s " "Quartus Prime Full Compilation was successful. 0 errors, 67 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642468410673 ""}
