Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Sun Dec 15 13:29:29 2024
| Host         : ubu running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing_summary -max_paths 10 -file Top_Module_timing_summary_routed.rpt -pb Top_Module_timing_summary_routed.pb -rpx Top_Module_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Module
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (286)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (647)
5. checking no_input_delay (4)
6. checking no_output_delay (52)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (286)
--------------------------
 There are 203 register/latch pins with no clock driven by root clock pin: CLK100MHZ (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: debug_SSD/seg7_clk_gen_2/clkout_reg/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: device_timer/usclk_gen/clkout_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: uart_debug/tx_module/mytxclk/clkout_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (647)
--------------------------------------------------
 There are 647 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (52)
--------------------------------
 There are 52 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.992        0.000                      0                 5996        0.049        0.000                      0                 5996        3.000        0.000                       0                  1898  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                  Waveform(ns)       Period(ns)      Frequency(MHz)
-----                  ------------       ----------      --------------
mycpuclk/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0   {0.000 10.000}     20.000          50.000          
  clk_out2_clk_wiz_0   {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0   {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
mycpuclk/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0         0.992        0.000                      0                 5900        0.049        0.000                      0                 5900        8.750        0.000                       0                  1839  
  clk_out2_clk_wiz_0        32.653        0.000                      0                   96        0.165        0.000                      0                   96       19.500        0.000                       0                    55  
  clkfbout_clk_wiz_0                                                                                                                                                     7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  mycpuclk/inst/clk_in1
  To Clock:  mycpuclk/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mycpuclk/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mycpuclk/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  mycpuclk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  mycpuclk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  mycpuclk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  mycpuclk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  mycpuclk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  mycpuclk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.992ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.049ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.992ns  (required time - arrival time)
  Source:                 uart_debug/cpuhalt_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_mem/blk_datamem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.390ns  (logic 1.118ns (13.325%)  route 7.272ns (86.675%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.719ns = ( 11.719 - 10.000 ) 
    Source Clock Delay      (SCD):    1.613ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=204, routed)         1.809     1.809    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    mycpuclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  mycpuclk/inst/clkout1_buf/O
                         net (fo=189, routed)         1.611     1.613    uart_debug/clk_out1
    SLICE_X65Y74         FDRE                                         r  uart_debug/cpuhalt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y74         FDRE (Prop_fdre_C_Q)         0.456     2.069 r  uart_debug/cpuhalt_reg/Q
                         net (fo=131, routed)         1.317     3.387    rv32ip_cpu/seg_ex_0/uart_halt
    SLICE_X53Y78         LUT6 (Prop_lut6_I5_O)        0.124     3.511 r  rv32ip_cpu/seg_ex_0/blk_datamem_i_2/O
                         net (fo=8, routed)           1.913     5.423    data_mem/blk_datamem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/ena
    SLICE_X62Y57         LUT4 (Prop_lut4_I0_O)        0.157     5.580 r  data_mem/blk_datamem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__6/O
                         net (fo=4, routed)           2.953     8.533    data_mem/blk_datamem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/ram_ena
    SLICE_X8Y36          LUT2 (Prop_lut2_I1_O)        0.381     8.914 r  data_mem/blk_datamem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_23/O
                         net (fo=1, routed)           1.090    10.003    data_mem/blk_datamem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_12
    RAMB36_X0Y4          RAMB36E1                                     r  data_mem/blk_datamem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=204, routed)         1.683    11.683    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.989 f  mycpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     9.912    mycpuclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.003 f  mycpuclk/inst/clkout1_buf/O
                         net (fo=189, routed)         1.716    11.719    data_mem/blk_datamem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y4          RAMB36E1                                     r  data_mem/blk_datamem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.007    11.726    
                         clock uncertainty           -0.084    11.643    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.647    10.996    data_mem/blk_datamem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.996    
                         arrival time                         -10.003    
  -------------------------------------------------------------------
                         slack                                  0.992    

Slack (MET) :             1.053ns  (required time - arrival time)
  Source:                 data_mem/blk_datamem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32ip_cpu/seg_mem_0/wb_reg_reg[63]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.563ns  (logic 3.657ns (42.707%)  route 4.906ns (57.293%))
  Logic Levels:           6  (LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.335ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.897ns = ( 14.897 - 10.000 ) 
    Source Clock Delay      (SCD):    5.692ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=204, routed)         1.809     1.809    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    mycpuclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  mycpuclk/inst/clkout1_buf/O
                         net (fo=189, routed)         2.132     2.134    uart_debug/clk_out1
    SLICE_X58Y78         LUT2 (Prop_lut2_I0_O)        0.124     2.258 r  uart_debug/clock0_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.493     3.751    clock0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.847 r  clock0_BUFG_inst/O
                         net (fo=1487, routed)        1.845     5.692    data_mem/blk_datamem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y8          RAMB36E1                                     r  data_mem/blk_datamem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.454     8.146 r  data_mem/blk_datamem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=1, routed)           1.967    10.113    data_mem/blk_datamem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[31]_1[7]
    SLICE_X18Y45         LUT6 (Prop_lut6_I3_O)        0.124    10.237 r  data_mem/blk_datamem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[31]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    10.237    data_mem/blk_datamem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[31]_INST_0_i_1_n_0
    SLICE_X18Y45         MUXF7 (Prop_muxf7_I0_O)      0.212    10.449 r  data_mem/blk_datamem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[31]_INST_0/O
                         net (fo=4, routed)           1.497    11.945    data_mem/doutb[31]
    SLICE_X52Y46         LUT6 (Prop_lut6_I2_O)        0.299    12.244 r  data_mem/wb_reg[46]_i_12/O
                         net (fo=3, routed)           0.170    12.414    data_mem/data0[0]
    SLICE_X52Y46         LUT5 (Prop_lut5_I4_O)        0.124    12.538 r  data_mem/wb_reg[63]_i_10/O
                         net (fo=2, routed)           0.484    13.022    rv32ip_cpu/seg_ex_0/wb_reg_reg[63]
    SLICE_X52Y46         LUT5 (Prop_lut5_I0_O)        0.118    13.140 r  rv32ip_cpu/seg_ex_0/wb_reg[63]_i_7/O
                         net (fo=16, routed)          0.789    13.929    rv32ip_cpu/seg_ex_0/wb_reg[63]_i_7_n_0
    SLICE_X52Y53         LUT6 (Prop_lut6_I2_O)        0.326    14.255 r  rv32ip_cpu/seg_ex_0/wb_reg[63]_i_2/O
                         net (fo=1, routed)           0.000    14.255    rv32ip_cpu/seg_mem_0/p_0_out[15]
    SLICE_X52Y53         FDRE                                         r  rv32ip_cpu/seg_mem_0/wb_reg_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=204, routed)         1.683    11.683    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.989 f  mycpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     9.912    mycpuclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.003 f  mycpuclk/inst/clkout1_buf/O
                         net (fo=189, routed)         1.909    11.912    uart_debug/clk_out1
    SLICE_X58Y78         LUT2 (Prop_lut2_I0_O)        0.100    12.012 f  uart_debug/clock0_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.292    13.304    clock0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.395 f  clock0_BUFG_inst/O
                         net (fo=1487, routed)        1.501    14.897    rv32ip_cpu/seg_mem_0/clock0_BUFG
    SLICE_X52Y53         FDRE                                         r  rv32ip_cpu/seg_mem_0/wb_reg_reg[63]/C  (IS_INVERTED)
                         clock pessimism              0.460    15.357    
                         clock uncertainty           -0.084    15.273    
    SLICE_X52Y53         FDRE (Setup_fdre_C_D)        0.035    15.308    rv32ip_cpu/seg_mem_0/wb_reg_reg[63]
  -------------------------------------------------------------------
                         required time                         15.308    
                         arrival time                         -14.255    
  -------------------------------------------------------------------
                         slack                                  1.053    

Slack (MET) :             1.055ns  (required time - arrival time)
  Source:                 data_mem/blk_datamem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32ip_cpu/seg_mem_0/wb_reg_reg[61]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.560ns  (logic 3.657ns (42.723%)  route 4.903ns (57.277%))
  Logic Levels:           6  (LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.335ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.897ns = ( 14.897 - 10.000 ) 
    Source Clock Delay      (SCD):    5.692ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=204, routed)         1.809     1.809    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    mycpuclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  mycpuclk/inst/clkout1_buf/O
                         net (fo=189, routed)         2.132     2.134    uart_debug/clk_out1
    SLICE_X58Y78         LUT2 (Prop_lut2_I0_O)        0.124     2.258 r  uart_debug/clock0_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.493     3.751    clock0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.847 r  clock0_BUFG_inst/O
                         net (fo=1487, routed)        1.845     5.692    data_mem/blk_datamem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y8          RAMB36E1                                     r  data_mem/blk_datamem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.454     8.146 r  data_mem/blk_datamem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=1, routed)           1.967    10.113    data_mem/blk_datamem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[31]_1[7]
    SLICE_X18Y45         LUT6 (Prop_lut6_I3_O)        0.124    10.237 r  data_mem/blk_datamem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[31]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    10.237    data_mem/blk_datamem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[31]_INST_0_i_1_n_0
    SLICE_X18Y45         MUXF7 (Prop_muxf7_I0_O)      0.212    10.449 r  data_mem/blk_datamem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[31]_INST_0/O
                         net (fo=4, routed)           1.497    11.945    data_mem/doutb[31]
    SLICE_X52Y46         LUT6 (Prop_lut6_I2_O)        0.299    12.244 r  data_mem/wb_reg[46]_i_12/O
                         net (fo=3, routed)           0.170    12.414    data_mem/data0[0]
    SLICE_X52Y46         LUT5 (Prop_lut5_I4_O)        0.124    12.538 r  data_mem/wb_reg[63]_i_10/O
                         net (fo=2, routed)           0.484    13.022    rv32ip_cpu/seg_ex_0/wb_reg_reg[63]
    SLICE_X52Y46         LUT5 (Prop_lut5_I0_O)        0.118    13.140 r  rv32ip_cpu/seg_ex_0/wb_reg[63]_i_7/O
                         net (fo=16, routed)          0.785    13.926    rv32ip_cpu/seg_ex_0/wb_reg[63]_i_7_n_0
    SLICE_X52Y53         LUT6 (Prop_lut6_I2_O)        0.326    14.252 r  rv32ip_cpu/seg_ex_0/wb_reg[61]_i_1/O
                         net (fo=1, routed)           0.000    14.252    rv32ip_cpu/seg_mem_0/p_0_out[13]
    SLICE_X52Y53         FDRE                                         r  rv32ip_cpu/seg_mem_0/wb_reg_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=204, routed)         1.683    11.683    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.989 f  mycpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     9.912    mycpuclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.003 f  mycpuclk/inst/clkout1_buf/O
                         net (fo=189, routed)         1.909    11.912    uart_debug/clk_out1
    SLICE_X58Y78         LUT2 (Prop_lut2_I0_O)        0.100    12.012 f  uart_debug/clock0_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.292    13.304    clock0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.395 f  clock0_BUFG_inst/O
                         net (fo=1487, routed)        1.501    14.897    rv32ip_cpu/seg_mem_0/clock0_BUFG
    SLICE_X52Y53         FDRE                                         r  rv32ip_cpu/seg_mem_0/wb_reg_reg[61]/C  (IS_INVERTED)
                         clock pessimism              0.460    15.357    
                         clock uncertainty           -0.084    15.273    
    SLICE_X52Y53         FDRE (Setup_fdre_C_D)        0.034    15.307    rv32ip_cpu/seg_mem_0/wb_reg_reg[61]
  -------------------------------------------------------------------
                         required time                         15.307    
                         arrival time                         -14.252    
  -------------------------------------------------------------------
                         slack                                  1.055    

Slack (MET) :             1.079ns  (required time - arrival time)
  Source:                 data_mem/blk_datamem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32ip_cpu/seg_mem_0/wb_reg_reg[39]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.535ns  (logic 3.689ns (43.221%)  route 4.846ns (56.779%))
  Logic Levels:           6  (LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 14.898 - 10.000 ) 
    Source Clock Delay      (SCD):    5.692ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=204, routed)         1.809     1.809    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    mycpuclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  mycpuclk/inst/clkout1_buf/O
                         net (fo=189, routed)         2.132     2.134    uart_debug/clk_out1
    SLICE_X58Y78         LUT2 (Prop_lut2_I0_O)        0.124     2.258 r  uart_debug/clock0_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.493     3.751    clock0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.847 r  clock0_BUFG_inst/O
                         net (fo=1487, routed)        1.845     5.692    data_mem/blk_datamem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y8          RAMB36E1                                     r  data_mem/blk_datamem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.454     8.146 r  data_mem/blk_datamem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=1, routed)           1.967    10.113    data_mem/blk_datamem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[31]_1[7]
    SLICE_X18Y45         LUT6 (Prop_lut6_I3_O)        0.124    10.237 r  data_mem/blk_datamem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[31]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    10.237    data_mem/blk_datamem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[31]_INST_0_i_1_n_0
    SLICE_X18Y45         MUXF7 (Prop_muxf7_I0_O)      0.212    10.449 r  data_mem/blk_datamem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[31]_INST_0/O
                         net (fo=4, routed)           1.497    11.945    data_mem/doutb[31]
    SLICE_X52Y46         LUT6 (Prop_lut6_I2_O)        0.299    12.244 r  data_mem/wb_reg[46]_i_12/O
                         net (fo=3, routed)           0.595    12.839    rv32ip_cpu/seg_ex_0/data0[0]
    SLICE_X53Y47         LUT5 (Prop_lut5_I0_O)        0.150    12.989 r  rv32ip_cpu/seg_ex_0/wb_reg[39]_i_8/O
                         net (fo=1, routed)           0.154    13.144    rv32ip_cpu/seg_ex_0/wb_reg[39]_i_8_n_0
    SLICE_X53Y47         LUT6 (Prop_lut6_I3_O)        0.326    13.470 r  rv32ip_cpu/seg_ex_0/wb_reg[39]_i_5/O
                         net (fo=1, routed)           0.633    14.103    rv32ip_cpu/seg_ex_0/wb_reg[39]_i_5_n_0
    SLICE_X52Y51         LUT6 (Prop_lut6_I5_O)        0.124    14.227 r  rv32ip_cpu/seg_ex_0/wb_reg[39]_i_1/O
                         net (fo=1, routed)           0.000    14.227    rv32ip_cpu/seg_mem_0/D[39]
    SLICE_X52Y51         FDRE                                         r  rv32ip_cpu/seg_mem_0/wb_reg_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=204, routed)         1.683    11.683    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.989 f  mycpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     9.912    mycpuclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.003 f  mycpuclk/inst/clkout1_buf/O
                         net (fo=189, routed)         1.909    11.912    uart_debug/clk_out1
    SLICE_X58Y78         LUT2 (Prop_lut2_I0_O)        0.100    12.012 f  uart_debug/clock0_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.292    13.304    clock0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.395 f  clock0_BUFG_inst/O
                         net (fo=1487, routed)        1.502    14.898    rv32ip_cpu/seg_mem_0/clock0_BUFG
    SLICE_X52Y51         FDRE                                         r  rv32ip_cpu/seg_mem_0/wb_reg_reg[39]/C  (IS_INVERTED)
                         clock pessimism              0.460    15.358    
                         clock uncertainty           -0.084    15.274    
    SLICE_X52Y51         FDRE (Setup_fdre_C_D)        0.032    15.306    rv32ip_cpu/seg_mem_0/wb_reg_reg[39]
  -------------------------------------------------------------------
                         required time                         15.306    
                         arrival time                         -14.227    
  -------------------------------------------------------------------
                         slack                                  1.079    

Slack (MET) :             1.089ns  (required time - arrival time)
  Source:                 data_mem/blk_datamem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32ip_cpu/seg_mem_0/wb_reg_reg[47]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.770ns  (logic 3.585ns (40.880%)  route 5.185ns (59.120%))
  Logic Levels:           7  (LUT5=3 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.062ns = ( 15.062 - 10.000 ) 
    Source Clock Delay      (SCD):    5.692ns
    Clock Pessimism Removal (CPR):    0.540ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=204, routed)         1.809     1.809    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    mycpuclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  mycpuclk/inst/clkout1_buf/O
                         net (fo=189, routed)         2.132     2.134    uart_debug/clk_out1
    SLICE_X58Y78         LUT2 (Prop_lut2_I0_O)        0.124     2.258 r  uart_debug/clock0_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.493     3.751    clock0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.847 r  clock0_BUFG_inst/O
                         net (fo=1487, routed)        1.845     5.692    data_mem/blk_datamem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y8          RAMB36E1                                     r  data_mem/blk_datamem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.454     8.146 r  data_mem/blk_datamem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=1, routed)           1.967    10.113    data_mem/blk_datamem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[31]_1[7]
    SLICE_X18Y45         LUT6 (Prop_lut6_I3_O)        0.124    10.237 r  data_mem/blk_datamem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[31]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    10.237    data_mem/blk_datamem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[31]_INST_0_i_1_n_0
    SLICE_X18Y45         MUXF7 (Prop_muxf7_I0_O)      0.212    10.449 r  data_mem/blk_datamem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[31]_INST_0/O
                         net (fo=4, routed)           1.497    11.945    data_mem/doutb[31]
    SLICE_X52Y46         LUT6 (Prop_lut6_I2_O)        0.299    12.244 r  data_mem/wb_reg[46]_i_12/O
                         net (fo=3, routed)           0.170    12.414    data_mem/data0[0]
    SLICE_X52Y46         LUT5 (Prop_lut5_I4_O)        0.124    12.538 r  data_mem/wb_reg[63]_i_10/O
                         net (fo=2, routed)           0.484    13.022    rv32ip_cpu/seg_ex_0/wb_reg_reg[63]
    SLICE_X52Y46         LUT5 (Prop_lut5_I4_O)        0.124    13.146 r  rv32ip_cpu/seg_ex_0/wb_reg[47]_i_8/O
                         net (fo=1, routed)           0.622    13.768    rv32ip_cpu/seg_ex_0/wb_reg[47]_i_8_n_0
    SLICE_X52Y46         LUT5 (Prop_lut5_I1_O)        0.124    13.892 r  rv32ip_cpu/seg_ex_0/wb_reg[47]_i_5/O
                         net (fo=1, routed)           0.446    14.338    rv32ip_cpu/seg_ex_0/wb_reg[47]_i_5_n_0
    SLICE_X52Y49         LUT6 (Prop_lut6_I5_O)        0.124    14.462 r  rv32ip_cpu/seg_ex_0/wb_reg[47]_i_1/O
                         net (fo=1, routed)           0.000    14.462    rv32ip_cpu/seg_mem_0/D[47]
    SLICE_X52Y49         FDRE                                         r  rv32ip_cpu/seg_mem_0/wb_reg_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=204, routed)         1.683    11.683    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.989 f  mycpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     9.912    mycpuclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.003 f  mycpuclk/inst/clkout1_buf/O
                         net (fo=189, routed)         1.909    11.912    uart_debug/clk_out1
    SLICE_X58Y78         LUT2 (Prop_lut2_I0_O)        0.100    12.012 f  uart_debug/clock0_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.292    13.304    clock0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.395 f  clock0_BUFG_inst/O
                         net (fo=1487, routed)        1.667    15.062    rv32ip_cpu/seg_mem_0/clock0_BUFG
    SLICE_X52Y49         FDRE                                         r  rv32ip_cpu/seg_mem_0/wb_reg_reg[47]/C  (IS_INVERTED)
                         clock pessimism              0.540    15.603    
                         clock uncertainty           -0.084    15.519    
    SLICE_X52Y49         FDRE (Setup_fdre_C_D)        0.032    15.551    rv32ip_cpu/seg_mem_0/wb_reg_reg[47]
  -------------------------------------------------------------------
                         required time                         15.551    
                         arrival time                         -14.462    
  -------------------------------------------------------------------
                         slack                                  1.089    

Slack (MET) :             1.139ns  (required time - arrival time)
  Source:                 uart_debug/instcnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_mem/blk_datamem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.321ns  (logic 0.580ns (6.970%)  route 7.741ns (93.030%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.724ns = ( 11.724 - 10.000 ) 
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=204, routed)         1.809     1.809    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    mycpuclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  mycpuclk/inst/clkout1_buf/O
                         net (fo=189, routed)         1.619     1.621    uart_debug/clk_out1
    SLICE_X65Y80         FDRE                                         r  uart_debug/instcnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y80         FDRE (Prop_fdre_C_Q)         0.456     2.077 r  uart_debug/instcnt_reg[11]/Q
                         net (fo=5, routed)           1.983     4.061    uart_debug/uart_daddr[13]
    SLICE_X65Y81         LUT3 (Prop_lut3_I0_O)        0.124     4.185 r  uart_debug/blk_datamem_i_10/O
                         net (fo=32, routed)          5.758     9.942    data_mem/blk_datamem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/addra[11]
    RAMB36_X0Y3          RAMB36E1                                     r  data_mem/blk_datamem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=204, routed)         1.683    11.683    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.989 f  mycpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     9.912    mycpuclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.003 f  mycpuclk/inst/clkout1_buf/O
                         net (fo=189, routed)         1.721    11.724    data_mem/blk_datamem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  data_mem/blk_datamem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.007    11.731    
                         clock uncertainty           -0.084    11.648    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566    11.082    data_mem/blk_datamem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.082    
                         arrival time                          -9.942    
  -------------------------------------------------------------------
                         slack                                  1.139    

Slack (MET) :             1.144ns  (required time - arrival time)
  Source:                 data_mem/blk_datamem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32ip_cpu/seg_mem_0/wb_reg_reg[56]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.470ns  (logic 3.657ns (43.178%)  route 4.813ns (56.822%))
  Logic Levels:           6  (LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 14.898 - 10.000 ) 
    Source Clock Delay      (SCD):    5.692ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=204, routed)         1.809     1.809    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    mycpuclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  mycpuclk/inst/clkout1_buf/O
                         net (fo=189, routed)         2.132     2.134    uart_debug/clk_out1
    SLICE_X58Y78         LUT2 (Prop_lut2_I0_O)        0.124     2.258 r  uart_debug/clock0_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.493     3.751    clock0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.847 r  clock0_BUFG_inst/O
                         net (fo=1487, routed)        1.845     5.692    data_mem/blk_datamem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y8          RAMB36E1                                     r  data_mem/blk_datamem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.454     8.146 r  data_mem/blk_datamem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=1, routed)           1.967    10.113    data_mem/blk_datamem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[31]_1[7]
    SLICE_X18Y45         LUT6 (Prop_lut6_I3_O)        0.124    10.237 r  data_mem/blk_datamem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[31]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    10.237    data_mem/blk_datamem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[31]_INST_0_i_1_n_0
    SLICE_X18Y45         MUXF7 (Prop_muxf7_I0_O)      0.212    10.449 r  data_mem/blk_datamem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[31]_INST_0/O
                         net (fo=4, routed)           1.497    11.945    data_mem/doutb[31]
    SLICE_X52Y46         LUT6 (Prop_lut6_I2_O)        0.299    12.244 r  data_mem/wb_reg[46]_i_12/O
                         net (fo=3, routed)           0.170    12.414    data_mem/data0[0]
    SLICE_X52Y46         LUT5 (Prop_lut5_I4_O)        0.124    12.538 r  data_mem/wb_reg[63]_i_10/O
                         net (fo=2, routed)           0.484    13.022    rv32ip_cpu/seg_ex_0/wb_reg_reg[63]
    SLICE_X52Y46         LUT5 (Prop_lut5_I0_O)        0.118    13.140 r  rv32ip_cpu/seg_ex_0/wb_reg[63]_i_7/O
                         net (fo=16, routed)          0.695    13.836    rv32ip_cpu/seg_ex_0/wb_reg[63]_i_7_n_0
    SLICE_X53Y51         LUT6 (Prop_lut6_I2_O)        0.326    14.162 r  rv32ip_cpu/seg_ex_0/wb_reg[56]_i_1/O
                         net (fo=1, routed)           0.000    14.162    rv32ip_cpu/seg_mem_0/p_0_out[8]
    SLICE_X53Y51         FDRE                                         r  rv32ip_cpu/seg_mem_0/wb_reg_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=204, routed)         1.683    11.683    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.989 f  mycpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     9.912    mycpuclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.003 f  mycpuclk/inst/clkout1_buf/O
                         net (fo=189, routed)         1.909    11.912    uart_debug/clk_out1
    SLICE_X58Y78         LUT2 (Prop_lut2_I0_O)        0.100    12.012 f  uart_debug/clock0_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.292    13.304    clock0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.395 f  clock0_BUFG_inst/O
                         net (fo=1487, routed)        1.502    14.898    rv32ip_cpu/seg_mem_0/clock0_BUFG
    SLICE_X53Y51         FDRE                                         r  rv32ip_cpu/seg_mem_0/wb_reg_reg[56]/C  (IS_INVERTED)
                         clock pessimism              0.460    15.358    
                         clock uncertainty           -0.084    15.274    
    SLICE_X53Y51         FDRE (Setup_fdre_C_D)        0.032    15.306    rv32ip_cpu/seg_mem_0/wb_reg_reg[56]
  -------------------------------------------------------------------
                         required time                         15.306    
                         arrival time                         -14.162    
  -------------------------------------------------------------------
                         slack                                  1.144    

Slack (MET) :             1.149ns  (required time - arrival time)
  Source:                 data_mem/blk_datamem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32ip_cpu/seg_mem_0/wb_reg_reg[58]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.467ns  (logic 3.657ns (43.193%)  route 4.810ns (56.807%))
  Logic Levels:           6  (LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 14.898 - 10.000 ) 
    Source Clock Delay      (SCD):    5.692ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=204, routed)         1.809     1.809    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    mycpuclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  mycpuclk/inst/clkout1_buf/O
                         net (fo=189, routed)         2.132     2.134    uart_debug/clk_out1
    SLICE_X58Y78         LUT2 (Prop_lut2_I0_O)        0.124     2.258 r  uart_debug/clock0_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.493     3.751    clock0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.847 r  clock0_BUFG_inst/O
                         net (fo=1487, routed)        1.845     5.692    data_mem/blk_datamem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y8          RAMB36E1                                     r  data_mem/blk_datamem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.454     8.146 r  data_mem/blk_datamem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=1, routed)           1.967    10.113    data_mem/blk_datamem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[31]_1[7]
    SLICE_X18Y45         LUT6 (Prop_lut6_I3_O)        0.124    10.237 r  data_mem/blk_datamem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[31]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    10.237    data_mem/blk_datamem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[31]_INST_0_i_1_n_0
    SLICE_X18Y45         MUXF7 (Prop_muxf7_I0_O)      0.212    10.449 r  data_mem/blk_datamem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[31]_INST_0/O
                         net (fo=4, routed)           1.497    11.945    data_mem/doutb[31]
    SLICE_X52Y46         LUT6 (Prop_lut6_I2_O)        0.299    12.244 r  data_mem/wb_reg[46]_i_12/O
                         net (fo=3, routed)           0.170    12.414    data_mem/data0[0]
    SLICE_X52Y46         LUT5 (Prop_lut5_I4_O)        0.124    12.538 r  data_mem/wb_reg[63]_i_10/O
                         net (fo=2, routed)           0.484    13.022    rv32ip_cpu/seg_ex_0/wb_reg_reg[63]
    SLICE_X52Y46         LUT5 (Prop_lut5_I0_O)        0.118    13.140 r  rv32ip_cpu/seg_ex_0/wb_reg[63]_i_7/O
                         net (fo=16, routed)          0.692    13.833    rv32ip_cpu/seg_ex_0/wb_reg[63]_i_7_n_0
    SLICE_X53Y51         LUT6 (Prop_lut6_I2_O)        0.326    14.159 r  rv32ip_cpu/seg_ex_0/wb_reg[58]_i_1/O
                         net (fo=1, routed)           0.000    14.159    rv32ip_cpu/seg_mem_0/p_0_out[10]
    SLICE_X53Y51         FDRE                                         r  rv32ip_cpu/seg_mem_0/wb_reg_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=204, routed)         1.683    11.683    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.989 f  mycpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     9.912    mycpuclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.003 f  mycpuclk/inst/clkout1_buf/O
                         net (fo=189, routed)         1.909    11.912    uart_debug/clk_out1
    SLICE_X58Y78         LUT2 (Prop_lut2_I0_O)        0.100    12.012 f  uart_debug/clock0_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.292    13.304    clock0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.395 f  clock0_BUFG_inst/O
                         net (fo=1487, routed)        1.502    14.898    rv32ip_cpu/seg_mem_0/clock0_BUFG
    SLICE_X53Y51         FDRE                                         r  rv32ip_cpu/seg_mem_0/wb_reg_reg[58]/C  (IS_INVERTED)
                         clock pessimism              0.460    15.358    
                         clock uncertainty           -0.084    15.274    
    SLICE_X53Y51         FDRE (Setup_fdre_C_D)        0.034    15.308    rv32ip_cpu/seg_mem_0/wb_reg_reg[58]
  -------------------------------------------------------------------
                         required time                         15.308    
                         arrival time                         -14.159    
  -------------------------------------------------------------------
                         slack                                  1.149    

Slack (MET) :             1.180ns  (required time - arrival time)
  Source:                 data_mem/blk_datamem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32ip_cpu/seg_mem_0/wb_reg_reg[35]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.487ns  (logic 3.337ns (39.319%)  route 5.150ns (60.681%))
  Logic Levels:           5  (LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.897ns = ( 14.897 - 10.000 ) 
    Source Clock Delay      (SCD):    5.688ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=204, routed)         1.809     1.809    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    mycpuclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  mycpuclk/inst/clkout1_buf/O
                         net (fo=189, routed)         2.132     2.134    uart_debug/clk_out1
    SLICE_X58Y78         LUT2 (Prop_lut2_I0_O)        0.124     2.258 r  uart_debug/clock0_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.493     3.751    clock0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.847 r  clock0_BUFG_inst/O
                         net (fo=1487, routed)        1.841     5.688    data_mem/blk_datamem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y7          RAMB36E1                                     r  data_mem/blk_datamem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      2.454     8.142 r  data_mem/blk_datamem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[3]
                         net (fo=1, routed)           2.231    10.373    data_mem/blk_datamem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[31]_4[3]
    SLICE_X8Y43          LUT6 (Prop_lut6_I1_O)        0.124    10.497 r  data_mem/blk_datamem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[27]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    10.497    data_mem/blk_datamem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[27]_INST_0_i_2_n_0
    SLICE_X8Y43          MUXF7 (Prop_muxf7_I1_O)      0.214    10.711 r  data_mem/blk_datamem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[27]_INST_0/O
                         net (fo=3, routed)           1.738    12.449    data_mem/doutb[27]
    SLICE_X54Y46         LUT6 (Prop_lut6_I1_O)        0.297    12.746 r  data_mem/wb_reg[35]_i_6/O
                         net (fo=1, routed)           0.670    13.417    rv32ip_cpu/seg_ex_0/wb_reg_reg[35]
    SLICE_X54Y46         LUT6 (Prop_lut6_I5_O)        0.124    13.541 r  rv32ip_cpu/seg_ex_0/wb_reg[35]_i_4/O
                         net (fo=1, routed)           0.510    14.051    rv32ip_cpu/seg_ex_0/wb_reg[35]_i_4_n_0
    SLICE_X54Y54         LUT6 (Prop_lut6_I5_O)        0.124    14.175 r  rv32ip_cpu/seg_ex_0/wb_reg[35]_i_1/O
                         net (fo=1, routed)           0.000    14.175    rv32ip_cpu/seg_mem_0/D[35]
    SLICE_X54Y54         FDRE                                         r  rv32ip_cpu/seg_mem_0/wb_reg_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=204, routed)         1.683    11.683    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.989 f  mycpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     9.912    mycpuclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.003 f  mycpuclk/inst/clkout1_buf/O
                         net (fo=189, routed)         1.909    11.912    uart_debug/clk_out1
    SLICE_X58Y78         LUT2 (Prop_lut2_I0_O)        0.100    12.012 f  uart_debug/clock0_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.292    13.304    clock0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.395 f  clock0_BUFG_inst/O
                         net (fo=1487, routed)        1.501    14.897    rv32ip_cpu/seg_mem_0/clock0_BUFG
    SLICE_X54Y54         FDRE                                         r  rv32ip_cpu/seg_mem_0/wb_reg_reg[35]/C  (IS_INVERTED)
                         clock pessimism              0.460    15.357    
                         clock uncertainty           -0.084    15.273    
    SLICE_X54Y54         FDRE (Setup_fdre_C_D)        0.082    15.355    rv32ip_cpu/seg_mem_0/wb_reg_reg[35]
  -------------------------------------------------------------------
                         required time                         15.355    
                         arrival time                         -14.175    
  -------------------------------------------------------------------
                         slack                                  1.180    

Slack (MET) :             1.182ns  (required time - arrival time)
  Source:                 data_mem/blk_datamem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32ip_cpu/seg_mem_0/wb_reg_reg[46]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.483ns  (logic 3.461ns (40.797%)  route 5.022ns (59.203%))
  Logic Levels:           6  (LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 14.898 - 10.000 ) 
    Source Clock Delay      (SCD):    5.692ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=204, routed)         1.809     1.809    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    mycpuclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  mycpuclk/inst/clkout1_buf/O
                         net (fo=189, routed)         2.132     2.134    uart_debug/clk_out1
    SLICE_X58Y78         LUT2 (Prop_lut2_I0_O)        0.124     2.258 r  uart_debug/clock0_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.493     3.751    clock0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.847 r  clock0_BUFG_inst/O
                         net (fo=1487, routed)        1.845     5.692    data_mem/blk_datamem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y8          RAMB36E1                                     r  data_mem/blk_datamem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.454     8.146 r  data_mem/blk_datamem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=1, routed)           1.967    10.113    data_mem/blk_datamem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[31]_1[7]
    SLICE_X18Y45         LUT6 (Prop_lut6_I3_O)        0.124    10.237 r  data_mem/blk_datamem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[31]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    10.237    data_mem/blk_datamem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[31]_INST_0_i_1_n_0
    SLICE_X18Y45         MUXF7 (Prop_muxf7_I0_O)      0.212    10.449 r  data_mem/blk_datamem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[31]_INST_0/O
                         net (fo=4, routed)           1.497    11.945    data_mem/doutb[31]
    SLICE_X52Y46         LUT6 (Prop_lut6_I2_O)        0.299    12.244 r  data_mem/wb_reg[46]_i_12/O
                         net (fo=3, routed)           0.320    12.565    rv32ip_cpu/seg_ex_0/data0[0]
    SLICE_X52Y47         LUT6 (Prop_lut6_I0_O)        0.124    12.689 r  rv32ip_cpu/seg_ex_0/wb_reg[46]_i_10/O
                         net (fo=7, routed)           0.790    13.479    rv32ip_cpu/seg_ex_0/wb_reg[46]_i_10_n_0
    SLICE_X54Y47         LUT6 (Prop_lut6_I5_O)        0.124    13.603 r  rv32ip_cpu/seg_ex_0/wb_reg[46]_i_4/O
                         net (fo=1, routed)           0.449    14.051    rv32ip_cpu/seg_ex_0/wb_reg[46]_i_4_n_0
    SLICE_X54Y51         LUT6 (Prop_lut6_I5_O)        0.124    14.175 r  rv32ip_cpu/seg_ex_0/wb_reg[46]_i_1/O
                         net (fo=1, routed)           0.000    14.175    rv32ip_cpu/seg_mem_0/D[46]
    SLICE_X54Y51         FDRE                                         r  rv32ip_cpu/seg_mem_0/wb_reg_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=204, routed)         1.683    11.683    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.989 f  mycpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     9.912    mycpuclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.003 f  mycpuclk/inst/clkout1_buf/O
                         net (fo=189, routed)         1.909    11.912    uart_debug/clk_out1
    SLICE_X58Y78         LUT2 (Prop_lut2_I0_O)        0.100    12.012 f  uart_debug/clock0_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.292    13.304    clock0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.395 f  clock0_BUFG_inst/O
                         net (fo=1487, routed)        1.502    14.898    rv32ip_cpu/seg_mem_0/clock0_BUFG
    SLICE_X54Y51         FDRE                                         r  rv32ip_cpu/seg_mem_0/wb_reg_reg[46]/C  (IS_INVERTED)
                         clock pessimism              0.460    15.358    
                         clock uncertainty           -0.084    15.274    
    SLICE_X54Y51         FDRE (Setup_fdre_C_D)        0.084    15.358    rv32ip_cpu/seg_mem_0/wb_reg_reg[46]
  -------------------------------------------------------------------
                         required time                         15.358    
                         arrival time                         -14.175    
  -------------------------------------------------------------------
                         slack                                  1.182    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 uart_debug/instdata_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            instrucion_mem/blk_instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.359ns  (logic 0.128ns (5.426%)  route 2.231ns (94.574%))
  Logic Levels:           0  
  Clock Path Skew:        2.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.633ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=204, routed)         0.624     0.624    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    mycpuclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  mycpuclk/inst/clkout1_buf/O
                         net (fo=189, routed)         0.564     0.566    uart_debug/clk_out1
    SLICE_X59Y93         FDRE                                         r  uart_debug/instdata_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y93         FDRE (Prop_fdre_C_Q)         0.128     0.694 r  uart_debug/instdata_reg[6]/Q
                         net (fo=20, routed)          2.231     2.925    instrucion_mem/blk_instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/dina[6]
    RAMB36_X1Y18         RAMB36E1                                     r  instrucion_mem/blk_instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=204, routed)         0.898     0.898    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    mycpuclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  mycpuclk/inst/clkout1_buf/O
                         net (fo=189, routed)         1.184     1.186    uart_debug/clk_out1
    SLICE_X53Y85         LUT2 (Prop_lut2_I0_O)        0.056     1.242 r  uart_debug/blk_instmem_i_1/O
                         net (fo=1, routed)           0.482     1.725    uart_debug/clka
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.754 r  uart_debug/clka_BUFG_inst/O
                         net (fo=120, routed)         0.879     2.633    instrucion_mem/blk_instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X1Y18         RAMB36E1                                     r  instrucion_mem/blk_instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     2.633    
    RAMB36_X1Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.243     2.876    instrucion_mem/blk_instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.876    
                         arrival time                           2.925    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 uart_debug/instdata_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            instrucion_mem/blk_instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.414ns  (logic 0.141ns (5.840%)  route 2.273ns (94.160%))
  Logic Levels:           0  
  Clock Path Skew:        2.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.618ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=204, routed)         0.624     0.624    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    mycpuclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  mycpuclk/inst/clkout1_buf/O
                         net (fo=189, routed)         0.553     0.555    uart_debug/clk_out1
    SLICE_X63Y75         FDRE                                         r  uart_debug/instdata_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y75         FDRE (Prop_fdre_C_Q)         0.141     0.696 r  uart_debug/instdata_reg[3]/Q
                         net (fo=20, routed)          2.273     2.969    instrucion_mem/blk_instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/dina[3]
    RAMB36_X1Y14         RAMB36E1                                     r  instrucion_mem/blk_instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=204, routed)         0.898     0.898    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    mycpuclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  mycpuclk/inst/clkout1_buf/O
                         net (fo=189, routed)         1.184     1.186    uart_debug/clk_out1
    SLICE_X53Y85         LUT2 (Prop_lut2_I0_O)        0.056     1.242 r  uart_debug/blk_instmem_i_1/O
                         net (fo=1, routed)           0.482     1.725    uart_debug/clka
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.754 r  uart_debug/clka_BUFG_inst/O
                         net (fo=120, routed)         0.864     2.618    instrucion_mem/blk_instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X1Y14         RAMB36E1                                     r  instrucion_mem/blk_instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     2.618    
    RAMB36_X1Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.296     2.914    instrucion_mem/blk_instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.914    
                         arrival time                           2.969    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 uart_debug/instcnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            instrucion_mem/blk_instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.315ns  (logic 0.487ns (11.287%)  route 3.828ns (88.713%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.547ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    -0.001ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=204, routed)         1.683     1.683    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    mycpuclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.003 r  mycpuclk/inst/clkout1_buf/O
                         net (fo=189, routed)         1.498     1.501    uart_debug/clk_out1
    SLICE_X65Y80         FDRE                                         r  uart_debug/instcnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y80         FDRE (Prop_fdre_C_Q)         0.367     1.868 r  uart_debug/instcnt_reg[9]/Q
                         net (fo=5, routed)           0.874     2.742    uart_debug/uart_daddr[11]
    SLICE_X65Y81         LUT3 (Prop_lut3_I0_O)        0.120     2.862 r  uart_debug/blk_instmem_i_9/O
                         net (fo=58, routed)          2.954     5.816    instrucion_mem/blk_instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_init.ram/addra[9]
    RAMB36_X2Y13         RAMB36E1                                     r  instrucion_mem/blk_instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=204, routed)         1.809     1.809    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    mycpuclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  mycpuclk/inst/clkout1_buf/O
                         net (fo=189, routed)         2.482     2.484    uart_debug/clk_out1
    SLICE_X53Y85         LUT2 (Prop_lut2_I0_O)        0.124     2.608 r  uart_debug/blk_instmem_i_1/O
                         net (fo=1, routed)           1.098     3.707    uart_debug/clka
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.803 r  uart_debug/clka_BUFG_inst/O
                         net (fo=120, routed)         1.745     5.547    instrucion_mem/blk_instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_init.ram/clka
    RAMB36_X2Y13         RAMB36E1                                     r  instrucion_mem/blk_instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.001     5.548    
    RAMB36_X2Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.192     5.740    instrucion_mem/blk_instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -5.740    
                         arrival time                           5.816    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 uart_debug/instcnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            instrucion_mem/blk_instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.247ns  (logic 0.489ns (11.515%)  route 3.758ns (88.485%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.967ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.464ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    -0.001ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=204, routed)         1.683     1.683    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    mycpuclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.003 r  mycpuclk/inst/clkout1_buf/O
                         net (fo=189, routed)         1.495     1.498    uart_debug/clk_out1
    SLICE_X64Y77         FDRE                                         r  uart_debug/instcnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y77         FDRE (Prop_fdre_C_Q)         0.367     1.865 r  uart_debug/instcnt_reg[1]/Q
                         net (fo=5, routed)           0.805     2.671    uart_debug/uart_daddr[3]
    SLICE_X63Y78         LUT3 (Prop_lut3_I0_O)        0.122     2.793 r  uart_debug/blk_instmem_i_17/O
                         net (fo=58, routed)          2.952     5.745    instrucion_mem/blk_instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addra[1]
    RAMB36_X1Y13         RAMB36E1                                     r  instrucion_mem/blk_instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=204, routed)         1.809     1.809    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    mycpuclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  mycpuclk/inst/clkout1_buf/O
                         net (fo=189, routed)         2.482     2.484    uart_debug/clk_out1
    SLICE_X53Y85         LUT2 (Prop_lut2_I0_O)        0.124     2.608 r  uart_debug/blk_instmem_i_1/O
                         net (fo=1, routed)           1.098     3.707    uart_debug/clka
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.803 r  uart_debug/clka_BUFG_inst/O
                         net (fo=120, routed)         1.662     5.464    instrucion_mem/blk_instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X1Y13         RAMB36E1                                     r  instrucion_mem/blk_instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.001     5.465    
    RAMB36_X1Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.197     5.662    instrucion_mem/blk_instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -5.662    
                         arrival time                           5.745    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 uart_debug/instdata_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            instrucion_mem/blk_instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIPADIP[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.388ns  (logic 0.128ns (5.360%)  route 2.260ns (94.640%))
  Logic Levels:           0  
  Clock Path Skew:        2.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.626ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=204, routed)         0.624     0.624    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    mycpuclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  mycpuclk/inst/clkout1_buf/O
                         net (fo=189, routed)         0.564     0.566    uart_debug/clk_out1
    SLICE_X59Y93         FDRE                                         r  uart_debug/instdata_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y93         FDRE (Prop_fdre_C_Q)         0.128     0.694 r  uart_debug/instdata_reg[8]/Q
                         net (fo=20, routed)          2.260     2.954    instrucion_mem/blk_instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/dina[8]
    RAMB36_X1Y16         RAMB36E1                                     r  instrucion_mem/blk_instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=204, routed)         0.898     0.898    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    mycpuclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  mycpuclk/inst/clkout1_buf/O
                         net (fo=189, routed)         1.184     1.186    uart_debug/clk_out1
    SLICE_X53Y85         LUT2 (Prop_lut2_I0_O)        0.056     1.242 r  uart_debug/blk_instmem_i_1/O
                         net (fo=1, routed)           0.482     1.725    uart_debug/clka
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.754 r  uart_debug/clka_BUFG_inst/O
                         net (fo=120, routed)         0.872     2.626    instrucion_mem/blk_instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X1Y16         RAMB36E1                                     r  instrucion_mem/blk_instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     2.626    
    RAMB36_X1Y16         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIPADIP[0])
                                                      0.243     2.869    instrucion_mem/blk_instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.869    
                         arrival time                           2.954    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 uart_debug/instdata_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            instrucion_mem/blk_instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.446ns  (logic 0.141ns (5.765%)  route 2.305ns (94.235%))
  Logic Levels:           0  
  Clock Path Skew:        2.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.626ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=204, routed)         0.624     0.624    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    mycpuclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  mycpuclk/inst/clkout1_buf/O
                         net (fo=189, routed)         0.564     0.566    uart_debug/clk_out1
    SLICE_X59Y93         FDRE                                         r  uart_debug/instdata_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y93         FDRE (Prop_fdre_C_Q)         0.141     0.707 r  uart_debug/instdata_reg[4]/Q
                         net (fo=20, routed)          2.305     3.011    instrucion_mem/blk_instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/dina[4]
    RAMB36_X1Y16         RAMB36E1                                     r  instrucion_mem/blk_instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=204, routed)         0.898     0.898    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    mycpuclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  mycpuclk/inst/clkout1_buf/O
                         net (fo=189, routed)         1.184     1.186    uart_debug/clk_out1
    SLICE_X53Y85         LUT2 (Prop_lut2_I0_O)        0.056     1.242 r  uart_debug/blk_instmem_i_1/O
                         net (fo=1, routed)           0.482     1.725    uart_debug/clka
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.754 r  uart_debug/clka_BUFG_inst/O
                         net (fo=120, routed)         0.872     2.626    instrucion_mem/blk_instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X1Y16         RAMB36E1                                     r  instrucion_mem/blk_instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     2.626    
    RAMB36_X1Y16         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.296     2.922    instrucion_mem/blk_instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.922    
                         arrival time                           3.011    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 uart_debug/instcnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            instrucion_mem/blk_instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.272ns  (logic 0.185ns (8.143%)  route 2.087ns (91.857%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.619ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=204, routed)         0.624     0.624    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    mycpuclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  mycpuclk/inst/clkout1_buf/O
                         net (fo=189, routed)         0.556     0.558    uart_debug/clk_out1
    SLICE_X64Y77         FDRE                                         r  uart_debug/instcnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y77         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  uart_debug/instcnt_reg[1]/Q
                         net (fo=5, routed)           0.359     1.058    uart_debug/uart_daddr[3]
    SLICE_X63Y78         LUT3 (Prop_lut3_I0_O)        0.044     1.102 r  uart_debug/blk_instmem_i_17/O
                         net (fo=58, routed)          1.727     2.830    instrucion_mem/blk_instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_init.ram/addra[1]
    RAMB36_X1Y25         RAMB36E1                                     r  instrucion_mem/blk_instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=204, routed)         0.898     0.898    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    mycpuclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  mycpuclk/inst/clkout1_buf/O
                         net (fo=189, routed)         1.184     1.186    uart_debug/clk_out1
    SLICE_X53Y85         LUT2 (Prop_lut2_I0_O)        0.056     1.242 r  uart_debug/blk_instmem_i_1/O
                         net (fo=1, routed)           0.482     1.725    uart_debug/clka
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.754 r  uart_debug/clka_BUFG_inst/O
                         net (fo=120, routed)         0.865     2.619    instrucion_mem/blk_instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_init.ram/clka
    RAMB36_X1Y25         RAMB36E1                                     r  instrucion_mem/blk_instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     2.619    
    RAMB36_X1Y25         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.121     2.740    instrucion_mem/blk_instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.740    
                         arrival time                           2.830    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 uart_debug/instdata_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            instrucion_mem/blk_instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.478ns  (logic 0.164ns (6.617%)  route 2.314ns (93.383%))
  Logic Levels:           0  
  Clock Path Skew:        2.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.646ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=204, routed)         0.624     0.624    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    mycpuclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  mycpuclk/inst/clkout1_buf/O
                         net (fo=189, routed)         0.553     0.555    uart_debug/clk_out1
    SLICE_X66Y74         FDRE                                         r  uart_debug/instdata_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y74         FDRE (Prop_fdre_C_Q)         0.164     0.719 r  uart_debug/instdata_reg[1]/Q
                         net (fo=20, routed)          2.314     3.033    instrucion_mem/blk_instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/dina[1]
    RAMB36_X2Y14         RAMB36E1                                     r  instrucion_mem/blk_instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=204, routed)         0.898     0.898    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    mycpuclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  mycpuclk/inst/clkout1_buf/O
                         net (fo=189, routed)         1.184     1.186    uart_debug/clk_out1
    SLICE_X53Y85         LUT2 (Prop_lut2_I0_O)        0.056     1.242 r  uart_debug/blk_instmem_i_1/O
                         net (fo=1, routed)           0.482     1.725    uart_debug/clka
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.754 r  uart_debug/clka_BUFG_inst/O
                         net (fo=120, routed)         0.892     2.646    instrucion_mem/blk_instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X2Y14         RAMB36E1                                     r  instrucion_mem/blk_instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     2.646    
    RAMB36_X2Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.296     2.942    instrucion_mem/blk_instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.942    
                         arrival time                           3.033    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 uart_debug/instdata_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            instrucion_mem/blk_instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.454ns  (logic 0.164ns (6.683%)  route 2.290ns (93.317%))
  Logic Levels:           0  
  Clock Path Skew:        2.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.631ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=204, routed)         0.624     0.624    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    mycpuclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  mycpuclk/inst/clkout1_buf/O
                         net (fo=189, routed)         0.564     0.566    uart_debug/clk_out1
    SLICE_X56Y98         FDRE                                         r  uart_debug/instdata_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y98         FDRE (Prop_fdre_C_Q)         0.164     0.730 r  uart_debug/instdata_reg[21]/Q
                         net (fo=18, routed)          2.290     3.020    instrucion_mem/blk_instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_init.ram/dina[3]
    RAMB36_X1Y20         RAMB36E1                                     r  instrucion_mem/blk_instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=204, routed)         0.898     0.898    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    mycpuclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  mycpuclk/inst/clkout1_buf/O
                         net (fo=189, routed)         1.184     1.186    uart_debug/clk_out1
    SLICE_X53Y85         LUT2 (Prop_lut2_I0_O)        0.056     1.242 r  uart_debug/blk_instmem_i_1/O
                         net (fo=1, routed)           0.482     1.725    uart_debug/clka
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.754 r  uart_debug/clka_BUFG_inst/O
                         net (fo=120, routed)         0.877     2.631    instrucion_mem/blk_instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_init.ram/clka
    RAMB36_X1Y20         RAMB36E1                                     r  instrucion_mem/blk_instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     2.631    
    RAMB36_X1Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.296     2.927    instrucion_mem/blk_instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.927    
                         arrival time                           3.020    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 uart_debug/instcnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            instrucion_mem/blk_instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.306ns  (logic 0.184ns (7.981%)  route 2.122ns (92.019%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.661ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=204, routed)         0.624     0.624    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    mycpuclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  mycpuclk/inst/clkout1_buf/O
                         net (fo=189, routed)         0.557     0.559    uart_debug/clk_out1
    SLICE_X65Y79         FDRE                                         r  uart_debug/instcnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y79         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  uart_debug/instcnt_reg[6]/Q
                         net (fo=5, routed)           0.345     1.045    uart_debug/uart_daddr[8]
    SLICE_X66Y79         LUT3 (Prop_lut3_I0_O)        0.043     1.088 r  uart_debug/blk_instmem_i_12/O
                         net (fo=58, routed)          1.777     2.864    instrucion_mem/blk_instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/addra[6]
    RAMB36_X3Y22         RAMB36E1                                     r  instrucion_mem/blk_instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=204, routed)         0.898     0.898    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    mycpuclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  mycpuclk/inst/clkout1_buf/O
                         net (fo=189, routed)         1.184     1.186    uart_debug/clk_out1
    SLICE_X53Y85         LUT2 (Prop_lut2_I0_O)        0.056     1.242 r  uart_debug/blk_instmem_i_1/O
                         net (fo=1, routed)           0.482     1.725    uart_debug/clka
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.754 r  uart_debug/clka_BUFG_inst/O
                         net (fo=120, routed)         0.907     2.661    instrucion_mem/blk_instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/clka
    RAMB36_X3Y22         RAMB36E1                                     r  instrucion_mem/blk_instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     2.661    
    RAMB36_X3Y22         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.110     2.771    instrucion_mem/blk_instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.771    
                         arrival time                           2.864    
  -------------------------------------------------------------------
                         slack                                  0.093    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { mycpuclk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X1Y31     instrucion_mem/blk_instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X1Y32     instrucion_mem/blk_instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X2Y12     instrucion_mem/blk_instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X3Y11     instrucion_mem/blk_instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X2Y13     instrucion_mem/blk_instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X3Y12     instrucion_mem/blk_instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X3Y13     instrucion_mem/blk_instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y17     instrucion_mem/blk_instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X3Y14     instrucion_mem/blk_instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y18     instrucion_mem/blk_instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y0  mycpuclk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X62Y72     uart_debug/rx_buf_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X62Y72     uart_debug/rx_buf_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X62Y72     uart_debug/rx_buf_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X62Y72     uart_debug/rx_buf_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X62Y72     uart_debug/rx_buf_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X62Y72     uart_debug/rx_buf_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X62Y72     uart_debug/rx_buf_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X62Y72     uart_debug/rx_buf_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X62Y72     uart_debug/rx_buf_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X62Y72     uart_debug/rx_buf_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X62Y72     uart_debug/rx_buf_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X62Y72     uart_debug/rx_buf_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X62Y72     uart_debug/rx_buf_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X62Y72     uart_debug/rx_buf_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X62Y72     uart_debug/rx_buf_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X62Y72     uart_debug/rx_buf_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X62Y72     uart_debug/rx_buf_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X62Y72     uart_debug/rx_buf_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X62Y73     uart_debug/rx_buf_reg_0_15_6_7/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X62Y73     uart_debug/rx_buf_reg_0_15_6_7/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       32.653ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.165ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.653ns  (required time - arrival time)
  Source:                 device_VGA/vga_ctrl_0/x_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            device_VGA/vga_ctrl_0/ch_y_addr_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.007ns  (logic 1.076ns (15.357%)  route 5.931ns (84.643%))
  Logic Levels:           5  (LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns = ( 41.503 - 40.000 ) 
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=204, routed)         1.809     1.809    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    mycpuclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.002 r  mycpuclk/inst/clkout2_buf/O
                         net (fo=53, routed)          1.621     1.623    device_VGA/vga_ctrl_0/clk_out2
    SLICE_X32Y76         FDCE                                         r  device_VGA/vga_ctrl_0/x_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y76         FDCE (Prop_fdce_C_Q)         0.456     2.079 f  device_VGA/vga_ctrl_0/x_cnt_reg[3]/Q
                         net (fo=5, routed)           1.245     3.324    device_VGA/vga_ctrl_0/x_cnt_reg_n_0_[3]
    SLICE_X32Y76         LUT4 (Prop_lut4_I3_O)        0.124     3.448 r  device_VGA/vga_ctrl_0/VGA_HS_OBUF_inst_i_3/O
                         net (fo=2, routed)           1.026     4.474    device_VGA/vga_ctrl_0/VGA_HS_OBUF_inst_i_3_n_0
    SLICE_X32Y77         LUT6 (Prop_lut6_I0_O)        0.124     4.598 f  device_VGA/vga_ctrl_0/x_cnt[9]_i_3/O
                         net (fo=2, routed)           0.671     5.269    device_VGA/vga_ctrl_0/x_cnt[9]_i_3_n_0
    SLICE_X33Y77         LUT2 (Prop_lut2_I1_O)        0.124     5.393 r  device_VGA/vga_ctrl_0/y_cnt[9]_i_1/O
                         net (fo=16, routed)          1.506     6.898    device_VGA/vga_ctrl_0/y_cnt[9]_i_1_n_0
    SLICE_X38Y80         LUT2 (Prop_lut2_I0_O)        0.124     7.022 r  device_VGA/vga_ctrl_0/dot_y_addr[3]_i_1/O
                         net (fo=19, routed)          0.626     7.648    device_VGA/vga_ctrl_0/dot_y_addr[3]_i_1_n_0
    SLICE_X38Y81         LUT6 (Prop_lut6_I0_O)        0.124     7.772 r  device_VGA/vga_ctrl_0/ch_y_addr[4]_i_1/O
                         net (fo=5, routed)           0.858     8.630    device_VGA/vga_ctrl_0/ch_y_addr[4]_i_1_n_0
    SLICE_X41Y76         FDCE                                         r  device_VGA/vga_ctrl_0/ch_y_addr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=204, routed)         1.683    41.683    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    mycpuclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    40.003 r  mycpuclk/inst/clkout2_buf/O
                         net (fo=53, routed)          1.500    41.503    device_VGA/vga_ctrl_0/clk_out2
    SLICE_X41Y76         FDCE                                         r  device_VGA/vga_ctrl_0/ch_y_addr_reg[2]/C
                         clock pessimism              0.079    41.582    
                         clock uncertainty           -0.095    41.488    
    SLICE_X41Y76         FDCE (Setup_fdce_C_CE)      -0.205    41.283    device_VGA/vga_ctrl_0/ch_y_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         41.283    
                         arrival time                          -8.630    
  -------------------------------------------------------------------
                         slack                                 32.653    

Slack (MET) :             32.653ns  (required time - arrival time)
  Source:                 device_VGA/vga_ctrl_0/x_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            device_VGA/vga_ctrl_0/ch_y_addr_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.007ns  (logic 1.076ns (15.357%)  route 5.931ns (84.643%))
  Logic Levels:           5  (LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns = ( 41.503 - 40.000 ) 
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=204, routed)         1.809     1.809    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    mycpuclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.002 r  mycpuclk/inst/clkout2_buf/O
                         net (fo=53, routed)          1.621     1.623    device_VGA/vga_ctrl_0/clk_out2
    SLICE_X32Y76         FDCE                                         r  device_VGA/vga_ctrl_0/x_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y76         FDCE (Prop_fdce_C_Q)         0.456     2.079 f  device_VGA/vga_ctrl_0/x_cnt_reg[3]/Q
                         net (fo=5, routed)           1.245     3.324    device_VGA/vga_ctrl_0/x_cnt_reg_n_0_[3]
    SLICE_X32Y76         LUT4 (Prop_lut4_I3_O)        0.124     3.448 r  device_VGA/vga_ctrl_0/VGA_HS_OBUF_inst_i_3/O
                         net (fo=2, routed)           1.026     4.474    device_VGA/vga_ctrl_0/VGA_HS_OBUF_inst_i_3_n_0
    SLICE_X32Y77         LUT6 (Prop_lut6_I0_O)        0.124     4.598 f  device_VGA/vga_ctrl_0/x_cnt[9]_i_3/O
                         net (fo=2, routed)           0.671     5.269    device_VGA/vga_ctrl_0/x_cnt[9]_i_3_n_0
    SLICE_X33Y77         LUT2 (Prop_lut2_I1_O)        0.124     5.393 r  device_VGA/vga_ctrl_0/y_cnt[9]_i_1/O
                         net (fo=16, routed)          1.506     6.898    device_VGA/vga_ctrl_0/y_cnt[9]_i_1_n_0
    SLICE_X38Y80         LUT2 (Prop_lut2_I0_O)        0.124     7.022 r  device_VGA/vga_ctrl_0/dot_y_addr[3]_i_1/O
                         net (fo=19, routed)          0.626     7.648    device_VGA/vga_ctrl_0/dot_y_addr[3]_i_1_n_0
    SLICE_X38Y81         LUT6 (Prop_lut6_I0_O)        0.124     7.772 r  device_VGA/vga_ctrl_0/ch_y_addr[4]_i_1/O
                         net (fo=5, routed)           0.858     8.630    device_VGA/vga_ctrl_0/ch_y_addr[4]_i_1_n_0
    SLICE_X41Y76         FDCE                                         r  device_VGA/vga_ctrl_0/ch_y_addr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=204, routed)         1.683    41.683    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    mycpuclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    40.003 r  mycpuclk/inst/clkout2_buf/O
                         net (fo=53, routed)          1.500    41.503    device_VGA/vga_ctrl_0/clk_out2
    SLICE_X41Y76         FDCE                                         r  device_VGA/vga_ctrl_0/ch_y_addr_reg[3]/C
                         clock pessimism              0.079    41.582    
                         clock uncertainty           -0.095    41.488    
    SLICE_X41Y76         FDCE (Setup_fdce_C_CE)      -0.205    41.283    device_VGA/vga_ctrl_0/ch_y_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         41.283    
                         arrival time                          -8.630    
  -------------------------------------------------------------------
                         slack                                 32.653    

Slack (MET) :             32.653ns  (required time - arrival time)
  Source:                 device_VGA/vga_ctrl_0/x_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            device_VGA/vga_ctrl_0/ch_y_addr_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.007ns  (logic 1.076ns (15.357%)  route 5.931ns (84.643%))
  Logic Levels:           5  (LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns = ( 41.503 - 40.000 ) 
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=204, routed)         1.809     1.809    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    mycpuclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.002 r  mycpuclk/inst/clkout2_buf/O
                         net (fo=53, routed)          1.621     1.623    device_VGA/vga_ctrl_0/clk_out2
    SLICE_X32Y76         FDCE                                         r  device_VGA/vga_ctrl_0/x_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y76         FDCE (Prop_fdce_C_Q)         0.456     2.079 f  device_VGA/vga_ctrl_0/x_cnt_reg[3]/Q
                         net (fo=5, routed)           1.245     3.324    device_VGA/vga_ctrl_0/x_cnt_reg_n_0_[3]
    SLICE_X32Y76         LUT4 (Prop_lut4_I3_O)        0.124     3.448 r  device_VGA/vga_ctrl_0/VGA_HS_OBUF_inst_i_3/O
                         net (fo=2, routed)           1.026     4.474    device_VGA/vga_ctrl_0/VGA_HS_OBUF_inst_i_3_n_0
    SLICE_X32Y77         LUT6 (Prop_lut6_I0_O)        0.124     4.598 f  device_VGA/vga_ctrl_0/x_cnt[9]_i_3/O
                         net (fo=2, routed)           0.671     5.269    device_VGA/vga_ctrl_0/x_cnt[9]_i_3_n_0
    SLICE_X33Y77         LUT2 (Prop_lut2_I1_O)        0.124     5.393 r  device_VGA/vga_ctrl_0/y_cnt[9]_i_1/O
                         net (fo=16, routed)          1.506     6.898    device_VGA/vga_ctrl_0/y_cnt[9]_i_1_n_0
    SLICE_X38Y80         LUT2 (Prop_lut2_I0_O)        0.124     7.022 r  device_VGA/vga_ctrl_0/dot_y_addr[3]_i_1/O
                         net (fo=19, routed)          0.626     7.648    device_VGA/vga_ctrl_0/dot_y_addr[3]_i_1_n_0
    SLICE_X38Y81         LUT6 (Prop_lut6_I0_O)        0.124     7.772 r  device_VGA/vga_ctrl_0/ch_y_addr[4]_i_1/O
                         net (fo=5, routed)           0.858     8.630    device_VGA/vga_ctrl_0/ch_y_addr[4]_i_1_n_0
    SLICE_X41Y76         FDCE                                         r  device_VGA/vga_ctrl_0/ch_y_addr_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=204, routed)         1.683    41.683    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    mycpuclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    40.003 r  mycpuclk/inst/clkout2_buf/O
                         net (fo=53, routed)          1.500    41.503    device_VGA/vga_ctrl_0/clk_out2
    SLICE_X41Y76         FDCE                                         r  device_VGA/vga_ctrl_0/ch_y_addr_reg[4]/C
                         clock pessimism              0.079    41.582    
                         clock uncertainty           -0.095    41.488    
    SLICE_X41Y76         FDCE (Setup_fdce_C_CE)      -0.205    41.283    device_VGA/vga_ctrl_0/ch_y_addr_reg[4]
  -------------------------------------------------------------------
                         required time                         41.283    
                         arrival time                          -8.630    
  -------------------------------------------------------------------
                         slack                                 32.653    

Slack (MET) :             32.842ns  (required time - arrival time)
  Source:                 device_VGA/vga_ctrl_0/x_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            device_VGA/vga_ctrl_0/ch_y_addr_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.817ns  (logic 1.076ns (15.783%)  route 5.741ns (84.217%))
  Logic Levels:           5  (LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns = ( 41.503 - 40.000 ) 
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=204, routed)         1.809     1.809    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    mycpuclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.002 r  mycpuclk/inst/clkout2_buf/O
                         net (fo=53, routed)          1.621     1.623    device_VGA/vga_ctrl_0/clk_out2
    SLICE_X32Y76         FDCE                                         r  device_VGA/vga_ctrl_0/x_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y76         FDCE (Prop_fdce_C_Q)         0.456     2.079 f  device_VGA/vga_ctrl_0/x_cnt_reg[3]/Q
                         net (fo=5, routed)           1.245     3.324    device_VGA/vga_ctrl_0/x_cnt_reg_n_0_[3]
    SLICE_X32Y76         LUT4 (Prop_lut4_I3_O)        0.124     3.448 r  device_VGA/vga_ctrl_0/VGA_HS_OBUF_inst_i_3/O
                         net (fo=2, routed)           1.026     4.474    device_VGA/vga_ctrl_0/VGA_HS_OBUF_inst_i_3_n_0
    SLICE_X32Y77         LUT6 (Prop_lut6_I0_O)        0.124     4.598 f  device_VGA/vga_ctrl_0/x_cnt[9]_i_3/O
                         net (fo=2, routed)           0.671     5.269    device_VGA/vga_ctrl_0/x_cnt[9]_i_3_n_0
    SLICE_X33Y77         LUT2 (Prop_lut2_I1_O)        0.124     5.393 r  device_VGA/vga_ctrl_0/y_cnt[9]_i_1/O
                         net (fo=16, routed)          1.506     6.898    device_VGA/vga_ctrl_0/y_cnt[9]_i_1_n_0
    SLICE_X38Y80         LUT2 (Prop_lut2_I0_O)        0.124     7.022 r  device_VGA/vga_ctrl_0/dot_y_addr[3]_i_1/O
                         net (fo=19, routed)          0.626     7.648    device_VGA/vga_ctrl_0/dot_y_addr[3]_i_1_n_0
    SLICE_X38Y81         LUT6 (Prop_lut6_I0_O)        0.124     7.772 r  device_VGA/vga_ctrl_0/ch_y_addr[4]_i_1/O
                         net (fo=5, routed)           0.668     8.441    device_VGA/vga_ctrl_0/ch_y_addr[4]_i_1_n_0
    SLICE_X40Y76         FDCE                                         r  device_VGA/vga_ctrl_0/ch_y_addr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=204, routed)         1.683    41.683    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    mycpuclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    40.003 r  mycpuclk/inst/clkout2_buf/O
                         net (fo=53, routed)          1.500    41.503    device_VGA/vga_ctrl_0/clk_out2
    SLICE_X40Y76         FDCE                                         r  device_VGA/vga_ctrl_0/ch_y_addr_reg[0]/C
                         clock pessimism              0.079    41.582    
                         clock uncertainty           -0.095    41.488    
    SLICE_X40Y76         FDCE (Setup_fdce_C_CE)      -0.205    41.283    device_VGA/vga_ctrl_0/ch_y_addr_reg[0]
  -------------------------------------------------------------------
                         required time                         41.283    
                         arrival time                          -8.441    
  -------------------------------------------------------------------
                         slack                                 32.842    

Slack (MET) :             32.842ns  (required time - arrival time)
  Source:                 device_VGA/vga_ctrl_0/x_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            device_VGA/vga_ctrl_0/ch_y_addr_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.817ns  (logic 1.076ns (15.783%)  route 5.741ns (84.217%))
  Logic Levels:           5  (LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns = ( 41.503 - 40.000 ) 
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=204, routed)         1.809     1.809    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    mycpuclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.002 r  mycpuclk/inst/clkout2_buf/O
                         net (fo=53, routed)          1.621     1.623    device_VGA/vga_ctrl_0/clk_out2
    SLICE_X32Y76         FDCE                                         r  device_VGA/vga_ctrl_0/x_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y76         FDCE (Prop_fdce_C_Q)         0.456     2.079 f  device_VGA/vga_ctrl_0/x_cnt_reg[3]/Q
                         net (fo=5, routed)           1.245     3.324    device_VGA/vga_ctrl_0/x_cnt_reg_n_0_[3]
    SLICE_X32Y76         LUT4 (Prop_lut4_I3_O)        0.124     3.448 r  device_VGA/vga_ctrl_0/VGA_HS_OBUF_inst_i_3/O
                         net (fo=2, routed)           1.026     4.474    device_VGA/vga_ctrl_0/VGA_HS_OBUF_inst_i_3_n_0
    SLICE_X32Y77         LUT6 (Prop_lut6_I0_O)        0.124     4.598 f  device_VGA/vga_ctrl_0/x_cnt[9]_i_3/O
                         net (fo=2, routed)           0.671     5.269    device_VGA/vga_ctrl_0/x_cnt[9]_i_3_n_0
    SLICE_X33Y77         LUT2 (Prop_lut2_I1_O)        0.124     5.393 r  device_VGA/vga_ctrl_0/y_cnt[9]_i_1/O
                         net (fo=16, routed)          1.506     6.898    device_VGA/vga_ctrl_0/y_cnt[9]_i_1_n_0
    SLICE_X38Y80         LUT2 (Prop_lut2_I0_O)        0.124     7.022 r  device_VGA/vga_ctrl_0/dot_y_addr[3]_i_1/O
                         net (fo=19, routed)          0.626     7.648    device_VGA/vga_ctrl_0/dot_y_addr[3]_i_1_n_0
    SLICE_X38Y81         LUT6 (Prop_lut6_I0_O)        0.124     7.772 r  device_VGA/vga_ctrl_0/ch_y_addr[4]_i_1/O
                         net (fo=5, routed)           0.668     8.441    device_VGA/vga_ctrl_0/ch_y_addr[4]_i_1_n_0
    SLICE_X40Y76         FDCE                                         r  device_VGA/vga_ctrl_0/ch_y_addr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=204, routed)         1.683    41.683    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    mycpuclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    40.003 r  mycpuclk/inst/clkout2_buf/O
                         net (fo=53, routed)          1.500    41.503    device_VGA/vga_ctrl_0/clk_out2
    SLICE_X40Y76         FDCE                                         r  device_VGA/vga_ctrl_0/ch_y_addr_reg[1]/C
                         clock pessimism              0.079    41.582    
                         clock uncertainty           -0.095    41.488    
    SLICE_X40Y76         FDCE (Setup_fdce_C_CE)      -0.205    41.283    device_VGA/vga_ctrl_0/ch_y_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         41.283    
                         arrival time                          -8.441    
  -------------------------------------------------------------------
                         slack                                 32.842    

Slack (MET) :             33.294ns  (required time - arrival time)
  Source:                 device_VGA/vga_ctrl_0/x_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            device_VGA/vga_ctrl_0/dot_y_addr_reg[2]_rep__0/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.377ns  (logic 0.952ns (14.929%)  route 5.425ns (85.071%))
  Logic Levels:           4  (LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.514ns = ( 41.514 - 40.000 ) 
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=204, routed)         1.809     1.809    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    mycpuclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.002 r  mycpuclk/inst/clkout2_buf/O
                         net (fo=53, routed)          1.621     1.623    device_VGA/vga_ctrl_0/clk_out2
    SLICE_X32Y76         FDCE                                         r  device_VGA/vga_ctrl_0/x_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y76         FDCE (Prop_fdce_C_Q)         0.456     2.079 f  device_VGA/vga_ctrl_0/x_cnt_reg[3]/Q
                         net (fo=5, routed)           1.245     3.324    device_VGA/vga_ctrl_0/x_cnt_reg_n_0_[3]
    SLICE_X32Y76         LUT4 (Prop_lut4_I3_O)        0.124     3.448 r  device_VGA/vga_ctrl_0/VGA_HS_OBUF_inst_i_3/O
                         net (fo=2, routed)           1.026     4.474    device_VGA/vga_ctrl_0/VGA_HS_OBUF_inst_i_3_n_0
    SLICE_X32Y77         LUT6 (Prop_lut6_I0_O)        0.124     4.598 f  device_VGA/vga_ctrl_0/x_cnt[9]_i_3/O
                         net (fo=2, routed)           0.671     5.269    device_VGA/vga_ctrl_0/x_cnt[9]_i_3_n_0
    SLICE_X33Y77         LUT2 (Prop_lut2_I1_O)        0.124     5.393 r  device_VGA/vga_ctrl_0/y_cnt[9]_i_1/O
                         net (fo=16, routed)          1.506     6.898    device_VGA/vga_ctrl_0/y_cnt[9]_i_1_n_0
    SLICE_X38Y80         LUT2 (Prop_lut2_I0_O)        0.124     7.022 r  device_VGA/vga_ctrl_0/dot_y_addr[3]_i_1/O
                         net (fo=19, routed)          0.978     8.000    device_VGA/vga_ctrl_0/dot_y_addr[3]_i_1_n_0
    SLICE_X35Y85         FDCE                                         r  device_VGA/vga_ctrl_0/dot_y_addr_reg[2]_rep__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=204, routed)         1.683    41.683    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    mycpuclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    40.003 r  mycpuclk/inst/clkout2_buf/O
                         net (fo=53, routed)          1.511    41.514    device_VGA/vga_ctrl_0/clk_out2
    SLICE_X35Y85         FDCE                                         r  device_VGA/vga_ctrl_0/dot_y_addr_reg[2]_rep__0/C
                         clock pessimism              0.079    41.593    
                         clock uncertainty           -0.095    41.499    
    SLICE_X35Y85         FDCE (Setup_fdce_C_CE)      -0.205    41.294    device_VGA/vga_ctrl_0/dot_y_addr_reg[2]_rep__0
  -------------------------------------------------------------------
                         required time                         41.294    
                         arrival time                          -8.000    
  -------------------------------------------------------------------
                         slack                                 33.294    

Slack (MET) :             33.294ns  (required time - arrival time)
  Source:                 device_VGA/vga_ctrl_0/x_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            device_VGA/vga_ctrl_0/dot_y_addr_reg[3]_rep/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.377ns  (logic 0.952ns (14.929%)  route 5.425ns (85.071%))
  Logic Levels:           4  (LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.514ns = ( 41.514 - 40.000 ) 
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=204, routed)         1.809     1.809    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    mycpuclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.002 r  mycpuclk/inst/clkout2_buf/O
                         net (fo=53, routed)          1.621     1.623    device_VGA/vga_ctrl_0/clk_out2
    SLICE_X32Y76         FDCE                                         r  device_VGA/vga_ctrl_0/x_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y76         FDCE (Prop_fdce_C_Q)         0.456     2.079 f  device_VGA/vga_ctrl_0/x_cnt_reg[3]/Q
                         net (fo=5, routed)           1.245     3.324    device_VGA/vga_ctrl_0/x_cnt_reg_n_0_[3]
    SLICE_X32Y76         LUT4 (Prop_lut4_I3_O)        0.124     3.448 r  device_VGA/vga_ctrl_0/VGA_HS_OBUF_inst_i_3/O
                         net (fo=2, routed)           1.026     4.474    device_VGA/vga_ctrl_0/VGA_HS_OBUF_inst_i_3_n_0
    SLICE_X32Y77         LUT6 (Prop_lut6_I0_O)        0.124     4.598 f  device_VGA/vga_ctrl_0/x_cnt[9]_i_3/O
                         net (fo=2, routed)           0.671     5.269    device_VGA/vga_ctrl_0/x_cnt[9]_i_3_n_0
    SLICE_X33Y77         LUT2 (Prop_lut2_I1_O)        0.124     5.393 r  device_VGA/vga_ctrl_0/y_cnt[9]_i_1/O
                         net (fo=16, routed)          1.506     6.898    device_VGA/vga_ctrl_0/y_cnt[9]_i_1_n_0
    SLICE_X38Y80         LUT2 (Prop_lut2_I0_O)        0.124     7.022 r  device_VGA/vga_ctrl_0/dot_y_addr[3]_i_1/O
                         net (fo=19, routed)          0.978     8.000    device_VGA/vga_ctrl_0/dot_y_addr[3]_i_1_n_0
    SLICE_X35Y85         FDCE                                         r  device_VGA/vga_ctrl_0/dot_y_addr_reg[3]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=204, routed)         1.683    41.683    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    mycpuclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    40.003 r  mycpuclk/inst/clkout2_buf/O
                         net (fo=53, routed)          1.511    41.514    device_VGA/vga_ctrl_0/clk_out2
    SLICE_X35Y85         FDCE                                         r  device_VGA/vga_ctrl_0/dot_y_addr_reg[3]_rep/C
                         clock pessimism              0.079    41.593    
                         clock uncertainty           -0.095    41.499    
    SLICE_X35Y85         FDCE (Setup_fdce_C_CE)      -0.205    41.294    device_VGA/vga_ctrl_0/dot_y_addr_reg[3]_rep
  -------------------------------------------------------------------
                         required time                         41.294    
                         arrival time                          -8.000    
  -------------------------------------------------------------------
                         slack                                 33.294    

Slack (MET) :             33.294ns  (required time - arrival time)
  Source:                 device_VGA/vga_ctrl_0/x_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            device_VGA/vga_ctrl_0/dot_y_addr_reg[3]_rep__0/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.377ns  (logic 0.952ns (14.929%)  route 5.425ns (85.071%))
  Logic Levels:           4  (LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.514ns = ( 41.514 - 40.000 ) 
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=204, routed)         1.809     1.809    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    mycpuclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.002 r  mycpuclk/inst/clkout2_buf/O
                         net (fo=53, routed)          1.621     1.623    device_VGA/vga_ctrl_0/clk_out2
    SLICE_X32Y76         FDCE                                         r  device_VGA/vga_ctrl_0/x_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y76         FDCE (Prop_fdce_C_Q)         0.456     2.079 f  device_VGA/vga_ctrl_0/x_cnt_reg[3]/Q
                         net (fo=5, routed)           1.245     3.324    device_VGA/vga_ctrl_0/x_cnt_reg_n_0_[3]
    SLICE_X32Y76         LUT4 (Prop_lut4_I3_O)        0.124     3.448 r  device_VGA/vga_ctrl_0/VGA_HS_OBUF_inst_i_3/O
                         net (fo=2, routed)           1.026     4.474    device_VGA/vga_ctrl_0/VGA_HS_OBUF_inst_i_3_n_0
    SLICE_X32Y77         LUT6 (Prop_lut6_I0_O)        0.124     4.598 f  device_VGA/vga_ctrl_0/x_cnt[9]_i_3/O
                         net (fo=2, routed)           0.671     5.269    device_VGA/vga_ctrl_0/x_cnt[9]_i_3_n_0
    SLICE_X33Y77         LUT2 (Prop_lut2_I1_O)        0.124     5.393 r  device_VGA/vga_ctrl_0/y_cnt[9]_i_1/O
                         net (fo=16, routed)          1.506     6.898    device_VGA/vga_ctrl_0/y_cnt[9]_i_1_n_0
    SLICE_X38Y80         LUT2 (Prop_lut2_I0_O)        0.124     7.022 r  device_VGA/vga_ctrl_0/dot_y_addr[3]_i_1/O
                         net (fo=19, routed)          0.978     8.000    device_VGA/vga_ctrl_0/dot_y_addr[3]_i_1_n_0
    SLICE_X35Y85         FDCE                                         r  device_VGA/vga_ctrl_0/dot_y_addr_reg[3]_rep__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=204, routed)         1.683    41.683    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    mycpuclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    40.003 r  mycpuclk/inst/clkout2_buf/O
                         net (fo=53, routed)          1.511    41.514    device_VGA/vga_ctrl_0/clk_out2
    SLICE_X35Y85         FDCE                                         r  device_VGA/vga_ctrl_0/dot_y_addr_reg[3]_rep__0/C
                         clock pessimism              0.079    41.593    
                         clock uncertainty           -0.095    41.499    
    SLICE_X35Y85         FDCE (Setup_fdce_C_CE)      -0.205    41.294    device_VGA/vga_ctrl_0/dot_y_addr_reg[3]_rep__0
  -------------------------------------------------------------------
                         required time                         41.294    
                         arrival time                          -8.000    
  -------------------------------------------------------------------
                         slack                                 33.294    

Slack (MET) :             33.294ns  (required time - arrival time)
  Source:                 device_VGA/vga_ctrl_0/x_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            device_VGA/vga_ctrl_0/dot_y_addr_reg[3]_rep__1/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.377ns  (logic 0.952ns (14.929%)  route 5.425ns (85.071%))
  Logic Levels:           4  (LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.514ns = ( 41.514 - 40.000 ) 
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=204, routed)         1.809     1.809    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    mycpuclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.002 r  mycpuclk/inst/clkout2_buf/O
                         net (fo=53, routed)          1.621     1.623    device_VGA/vga_ctrl_0/clk_out2
    SLICE_X32Y76         FDCE                                         r  device_VGA/vga_ctrl_0/x_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y76         FDCE (Prop_fdce_C_Q)         0.456     2.079 f  device_VGA/vga_ctrl_0/x_cnt_reg[3]/Q
                         net (fo=5, routed)           1.245     3.324    device_VGA/vga_ctrl_0/x_cnt_reg_n_0_[3]
    SLICE_X32Y76         LUT4 (Prop_lut4_I3_O)        0.124     3.448 r  device_VGA/vga_ctrl_0/VGA_HS_OBUF_inst_i_3/O
                         net (fo=2, routed)           1.026     4.474    device_VGA/vga_ctrl_0/VGA_HS_OBUF_inst_i_3_n_0
    SLICE_X32Y77         LUT6 (Prop_lut6_I0_O)        0.124     4.598 f  device_VGA/vga_ctrl_0/x_cnt[9]_i_3/O
                         net (fo=2, routed)           0.671     5.269    device_VGA/vga_ctrl_0/x_cnt[9]_i_3_n_0
    SLICE_X33Y77         LUT2 (Prop_lut2_I1_O)        0.124     5.393 r  device_VGA/vga_ctrl_0/y_cnt[9]_i_1/O
                         net (fo=16, routed)          1.506     6.898    device_VGA/vga_ctrl_0/y_cnt[9]_i_1_n_0
    SLICE_X38Y80         LUT2 (Prop_lut2_I0_O)        0.124     7.022 r  device_VGA/vga_ctrl_0/dot_y_addr[3]_i_1/O
                         net (fo=19, routed)          0.978     8.000    device_VGA/vga_ctrl_0/dot_y_addr[3]_i_1_n_0
    SLICE_X35Y85         FDCE                                         r  device_VGA/vga_ctrl_0/dot_y_addr_reg[3]_rep__1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=204, routed)         1.683    41.683    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    mycpuclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    40.003 r  mycpuclk/inst/clkout2_buf/O
                         net (fo=53, routed)          1.511    41.514    device_VGA/vga_ctrl_0/clk_out2
    SLICE_X35Y85         FDCE                                         r  device_VGA/vga_ctrl_0/dot_y_addr_reg[3]_rep__1/C
                         clock pessimism              0.079    41.593    
                         clock uncertainty           -0.095    41.499    
    SLICE_X35Y85         FDCE (Setup_fdce_C_CE)      -0.205    41.294    device_VGA/vga_ctrl_0/dot_y_addr_reg[3]_rep__1
  -------------------------------------------------------------------
                         required time                         41.294    
                         arrival time                          -8.000    
  -------------------------------------------------------------------
                         slack                                 33.294    

Slack (MET) :             33.330ns  (required time - arrival time)
  Source:                 device_VGA/vga_ctrl_0/x_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            device_VGA/vga_ctrl_0/dot_y_addr_reg[2]_rep/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.377ns  (logic 0.952ns (14.929%)  route 5.425ns (85.071%))
  Logic Levels:           4  (LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.514ns = ( 41.514 - 40.000 ) 
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=204, routed)         1.809     1.809    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    mycpuclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.002 r  mycpuclk/inst/clkout2_buf/O
                         net (fo=53, routed)          1.621     1.623    device_VGA/vga_ctrl_0/clk_out2
    SLICE_X32Y76         FDCE                                         r  device_VGA/vga_ctrl_0/x_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y76         FDCE (Prop_fdce_C_Q)         0.456     2.079 f  device_VGA/vga_ctrl_0/x_cnt_reg[3]/Q
                         net (fo=5, routed)           1.245     3.324    device_VGA/vga_ctrl_0/x_cnt_reg_n_0_[3]
    SLICE_X32Y76         LUT4 (Prop_lut4_I3_O)        0.124     3.448 r  device_VGA/vga_ctrl_0/VGA_HS_OBUF_inst_i_3/O
                         net (fo=2, routed)           1.026     4.474    device_VGA/vga_ctrl_0/VGA_HS_OBUF_inst_i_3_n_0
    SLICE_X32Y77         LUT6 (Prop_lut6_I0_O)        0.124     4.598 f  device_VGA/vga_ctrl_0/x_cnt[9]_i_3/O
                         net (fo=2, routed)           0.671     5.269    device_VGA/vga_ctrl_0/x_cnt[9]_i_3_n_0
    SLICE_X33Y77         LUT2 (Prop_lut2_I1_O)        0.124     5.393 r  device_VGA/vga_ctrl_0/y_cnt[9]_i_1/O
                         net (fo=16, routed)          1.506     6.898    device_VGA/vga_ctrl_0/y_cnt[9]_i_1_n_0
    SLICE_X38Y80         LUT2 (Prop_lut2_I0_O)        0.124     7.022 r  device_VGA/vga_ctrl_0/dot_y_addr[3]_i_1/O
                         net (fo=19, routed)          0.978     8.000    device_VGA/vga_ctrl_0/dot_y_addr[3]_i_1_n_0
    SLICE_X34Y85         FDCE                                         r  device_VGA/vga_ctrl_0/dot_y_addr_reg[2]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=204, routed)         1.683    41.683    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    mycpuclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    40.003 r  mycpuclk/inst/clkout2_buf/O
                         net (fo=53, routed)          1.511    41.514    device_VGA/vga_ctrl_0/clk_out2
    SLICE_X34Y85         FDCE                                         r  device_VGA/vga_ctrl_0/dot_y_addr_reg[2]_rep/C
                         clock pessimism              0.079    41.593    
                         clock uncertainty           -0.095    41.499    
    SLICE_X34Y85         FDCE (Setup_fdce_C_CE)      -0.169    41.330    device_VGA/vga_ctrl_0/dot_y_addr_reg[2]_rep
  -------------------------------------------------------------------
                         required time                         41.330    
                         arrival time                          -8.000    
  -------------------------------------------------------------------
                         slack                                 33.330    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 device_VGA/vga_ctrl_0/ch_y_addr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            device_VGA/vga_ctrl_0/ch_y_addr_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.186ns (68.880%)  route 0.084ns (31.120%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=204, routed)         0.624     0.624    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    mycpuclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  mycpuclk/inst/clkout2_buf/O
                         net (fo=53, routed)          0.554     0.556    device_VGA/vga_ctrl_0/clk_out2
    SLICE_X40Y76         FDCE                                         r  device_VGA/vga_ctrl_0/ch_y_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y76         FDCE (Prop_fdce_C_Q)         0.141     0.697 r  device_VGA/vga_ctrl_0/ch_y_addr_reg[0]/Q
                         net (fo=9, routed)           0.084     0.781    device_VGA/vga_ctrl_0/ch_y_addr_reg[0]
    SLICE_X41Y76         LUT6 (Prop_lut6_I2_O)        0.045     0.826 r  device_VGA/vga_ctrl_0/ch_y_addr[4]_i_2/O
                         net (fo=1, routed)           0.000     0.826    device_VGA/vga_ctrl_0/p_0_in__1[4]
    SLICE_X41Y76         FDCE                                         r  device_VGA/vga_ctrl_0/ch_y_addr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=204, routed)         0.898     0.898    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    mycpuclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  mycpuclk/inst/clkout2_buf/O
                         net (fo=53, routed)          0.823     0.825    device_VGA/vga_ctrl_0/clk_out2
    SLICE_X41Y76         FDCE                                         r  device_VGA/vga_ctrl_0/ch_y_addr_reg[4]/C
                         clock pessimism             -0.256     0.569    
    SLICE_X41Y76         FDCE (Hold_fdce_C_D)         0.092     0.661    device_VGA/vga_ctrl_0/ch_y_addr_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.661    
                         arrival time                           0.826    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 device_VGA/vga_ctrl_0/x_cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            device_VGA/vga_ctrl_0/x_cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.271%)  route 0.145ns (43.729%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=204, routed)         0.624     0.624    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    mycpuclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  mycpuclk/inst/clkout2_buf/O
                         net (fo=53, routed)          0.559     0.561    device_VGA/vga_ctrl_0/clk_out2
    SLICE_X33Y77         FDCE                                         r  device_VGA/vga_ctrl_0/x_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y77         FDCE (Prop_fdce_C_Q)         0.141     0.702 r  device_VGA/vga_ctrl_0/x_cnt_reg[8]/Q
                         net (fo=5, routed)           0.145     0.846    device_VGA/vga_ctrl_0/x_cnt_reg_n_0_[8]
    SLICE_X33Y77         LUT6 (Prop_lut6_I1_O)        0.045     0.891 r  device_VGA/vga_ctrl_0/x_cnt[8]_i_1/O
                         net (fo=1, routed)           0.000     0.891    device_VGA/vga_ctrl_0/x_cnt[8]
    SLICE_X33Y77         FDCE                                         r  device_VGA/vga_ctrl_0/x_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=204, routed)         0.898     0.898    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    mycpuclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  mycpuclk/inst/clkout2_buf/O
                         net (fo=53, routed)          0.827     0.829    device_VGA/vga_ctrl_0/clk_out2
    SLICE_X33Y77         FDCE                                         r  device_VGA/vga_ctrl_0/x_cnt_reg[8]/C
                         clock pessimism             -0.268     0.561    
    SLICE_X33Y77         FDCE (Hold_fdce_C_D)         0.092     0.653    device_VGA/vga_ctrl_0/x_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.653    
                         arrival time                           0.891    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 device_VGA/vga_ctrl_0/y_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            device_VGA/vga_ctrl_0/y_cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.212ns (58.592%)  route 0.150ns (41.408%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=204, routed)         0.624     0.624    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    mycpuclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  mycpuclk/inst/clkout2_buf/O
                         net (fo=53, routed)          0.558     0.560    device_VGA/vga_ctrl_0/clk_out2
    SLICE_X34Y78         FDCE                                         r  device_VGA/vga_ctrl_0/y_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y78         FDCE (Prop_fdce_C_Q)         0.164     0.724 r  device_VGA/vga_ctrl_0/y_cnt_reg[1]/Q
                         net (fo=8, routed)           0.150     0.873    device_VGA/vga_ctrl_0/y_cnt_reg[1]
    SLICE_X35Y78         LUT5 (Prop_lut5_I1_O)        0.048     0.921 r  device_VGA/vga_ctrl_0/y_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     0.921    device_VGA/vga_ctrl_0/p_0_in__0[4]
    SLICE_X35Y78         FDCE                                         r  device_VGA/vga_ctrl_0/y_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=204, routed)         0.898     0.898    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    mycpuclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  mycpuclk/inst/clkout2_buf/O
                         net (fo=53, routed)          0.827     0.829    device_VGA/vga_ctrl_0/clk_out2
    SLICE_X35Y78         FDCE                                         r  device_VGA/vga_ctrl_0/y_cnt_reg[4]/C
                         clock pessimism             -0.256     0.573    
    SLICE_X35Y78         FDCE (Hold_fdce_C_D)         0.105     0.678    device_VGA/vga_ctrl_0/y_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.678    
                         arrival time                           0.921    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 device_VGA/vga_ctrl_0/y_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            device_VGA/vga_ctrl_0/y_cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.247ns (64.313%)  route 0.137ns (35.688%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=204, routed)         0.624     0.624    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    mycpuclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  mycpuclk/inst/clkout2_buf/O
                         net (fo=53, routed)          0.559     0.561    device_VGA/vga_ctrl_0/clk_out2
    SLICE_X34Y79         FDCE                                         r  device_VGA/vga_ctrl_0/y_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y79         FDCE (Prop_fdce_C_Q)         0.148     0.709 r  device_VGA/vga_ctrl_0/y_cnt_reg[7]/Q
                         net (fo=5, routed)           0.137     0.846    device_VGA/vga_ctrl_0/y_cnt_reg[7]
    SLICE_X34Y79         LUT6 (Prop_lut6_I2_O)        0.099     0.945 r  device_VGA/vga_ctrl_0/y_cnt[9]_i_2/O
                         net (fo=1, routed)           0.000     0.945    device_VGA/vga_ctrl_0/p_0_in__0[9]
    SLICE_X34Y79         FDCE                                         r  device_VGA/vga_ctrl_0/y_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=204, routed)         0.898     0.898    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    mycpuclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  mycpuclk/inst/clkout2_buf/O
                         net (fo=53, routed)          0.828     0.830    device_VGA/vga_ctrl_0/clk_out2
    SLICE_X34Y79         FDCE                                         r  device_VGA/vga_ctrl_0/y_cnt_reg[9]/C
                         clock pessimism             -0.269     0.561    
    SLICE_X34Y79         FDCE (Hold_fdce_C_D)         0.121     0.682    device_VGA/vga_ctrl_0/y_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.682    
                         arrival time                           0.945    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 device_VGA/vga_ctrl_0/x_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            device_VGA/vga_ctrl_0/x_cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.186ns (50.269%)  route 0.184ns (49.731%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=204, routed)         0.624     0.624    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    mycpuclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  mycpuclk/inst/clkout2_buf/O
                         net (fo=53, routed)          0.557     0.559    device_VGA/vga_ctrl_0/clk_out2
    SLICE_X32Y76         FDCE                                         r  device_VGA/vga_ctrl_0/x_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y76         FDCE (Prop_fdce_C_Q)         0.141     0.700 r  device_VGA/vga_ctrl_0/x_cnt_reg[1]/Q
                         net (fo=7, routed)           0.184     0.884    device_VGA/vga_ctrl_0/x_cnt_reg_n_0_[1]
    SLICE_X32Y77         LUT5 (Prop_lut5_I3_O)        0.045     0.929 r  device_VGA/vga_ctrl_0/x_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     0.929    device_VGA/vga_ctrl_0/x_cnt[4]
    SLICE_X32Y77         FDCE                                         r  device_VGA/vga_ctrl_0/x_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=204, routed)         0.898     0.898    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    mycpuclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  mycpuclk/inst/clkout2_buf/O
                         net (fo=53, routed)          0.827     0.829    device_VGA/vga_ctrl_0/clk_out2
    SLICE_X32Y77         FDCE                                         r  device_VGA/vga_ctrl_0/x_cnt_reg[4]/C
                         clock pessimism             -0.255     0.574    
    SLICE_X32Y77         FDCE (Hold_fdce_C_D)         0.091     0.665    device_VGA/vga_ctrl_0/x_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.665    
                         arrival time                           0.929    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 device_VGA/vga_ctrl_0/y_cnt_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            device_VGA/vga_ctrl_0/y_cnt_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=204, routed)         0.624     0.624    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    mycpuclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  mycpuclk/inst/clkout2_buf/O
                         net (fo=53, routed)          0.558     0.560    device_VGA/vga_ctrl_0/clk_out2
    SLICE_X34Y77         FDPE                                         r  device_VGA/vga_ctrl_0/y_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y77         FDPE (Prop_fdpe_C_Q)         0.164     0.724 f  device_VGA/vga_ctrl_0/y_cnt_reg[0]/Q
                         net (fo=9, routed)           0.175     0.899    device_VGA/vga_ctrl_0/y_cnt_reg[0]
    SLICE_X34Y77         LUT2 (Prop_lut2_I1_O)        0.045     0.944 r  device_VGA/vga_ctrl_0/y_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     0.944    device_VGA/vga_ctrl_0/p_0_in__0[0]
    SLICE_X34Y77         FDPE                                         r  device_VGA/vga_ctrl_0/y_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=204, routed)         0.898     0.898    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    mycpuclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  mycpuclk/inst/clkout2_buf/O
                         net (fo=53, routed)          0.826     0.828    device_VGA/vga_ctrl_0/clk_out2
    SLICE_X34Y77         FDPE                                         r  device_VGA/vga_ctrl_0/y_cnt_reg[0]/C
                         clock pessimism             -0.268     0.560    
    SLICE_X34Y77         FDPE (Hold_fdpe_C_D)         0.120     0.680    device_VGA/vga_ctrl_0/y_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.680    
                         arrival time                           0.944    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 device_VGA/vga_ctrl_0/ch_x_addr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            device_VGA/vga_ctrl_0/ch_x_addr_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.120%)  route 0.171ns (47.880%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=204, routed)         0.624     0.624    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    mycpuclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  mycpuclk/inst/clkout2_buf/O
                         net (fo=53, routed)          0.556     0.558    device_VGA/vga_ctrl_0/clk_out2
    SLICE_X40Y77         FDCE                                         r  device_VGA/vga_ctrl_0/ch_x_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y77         FDCE (Prop_fdce_C_Q)         0.141     0.699 r  device_VGA/vga_ctrl_0/ch_x_addr_reg[1]/Q
                         net (fo=7, routed)           0.171     0.869    device_VGA/vga_ctrl_0/ch_x_addr_reg[5]_0[1]
    SLICE_X40Y77         LUT6 (Prop_lut6_I3_O)        0.045     0.914 r  device_VGA/vga_ctrl_0/ch_x_addr[4]_i_1/O
                         net (fo=1, routed)           0.000     0.914    device_VGA/vga_ctrl_0/p_0_in[4]
    SLICE_X40Y77         FDCE                                         r  device_VGA/vga_ctrl_0/ch_x_addr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=204, routed)         0.898     0.898    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    mycpuclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  mycpuclk/inst/clkout2_buf/O
                         net (fo=53, routed)          0.825     0.827    device_VGA/vga_ctrl_0/clk_out2
    SLICE_X40Y77         FDCE                                         r  device_VGA/vga_ctrl_0/ch_x_addr_reg[4]/C
                         clock pessimism             -0.269     0.558    
    SLICE_X40Y77         FDCE (Hold_fdce_C_D)         0.092     0.650    device_VGA/vga_ctrl_0/ch_x_addr_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.650    
                         arrival time                           0.914    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 device_VGA/vga_ctrl_0/dot_y_addr_reg[2]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            device_VGA/vga_ctrl_0/dot_y_addr_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.209ns (55.806%)  route 0.166ns (44.194%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=204, routed)         0.624     0.624    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    mycpuclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  mycpuclk/inst/clkout2_buf/O
                         net (fo=53, routed)          0.564     0.566    device_VGA/vga_ctrl_0/clk_out2
    SLICE_X34Y85         FDCE                                         r  device_VGA/vga_ctrl_0/dot_y_addr_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y85         FDCE (Prop_fdce_C_Q)         0.164     0.730 r  device_VGA/vga_ctrl_0/dot_y_addr_reg[2]_rep/Q
                         net (fo=119, routed)         0.166     0.895    device_VGA/vga_ctrl_0/dot_y_addr_reg[2]_rep_0
    SLICE_X36Y84         LUT5 (Prop_lut5_I3_O)        0.045     0.940 r  device_VGA/vga_ctrl_0/dot_y_addr[3]_i_2/O
                         net (fo=1, routed)           0.000     0.940    device_VGA/vga_ctrl_0/dot_y_addr[3]_i_2_n_0
    SLICE_X36Y84         FDCE                                         r  device_VGA/vga_ctrl_0/dot_y_addr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=204, routed)         0.898     0.898    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    mycpuclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  mycpuclk/inst/clkout2_buf/O
                         net (fo=53, routed)          0.833     0.835    device_VGA/vga_ctrl_0/clk_out2
    SLICE_X36Y84         FDCE                                         r  device_VGA/vga_ctrl_0/dot_y_addr_reg[3]/C
                         clock pessimism             -0.255     0.580    
    SLICE_X36Y84         FDCE (Hold_fdce_C_D)         0.092     0.672    device_VGA/vga_ctrl_0/dot_y_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.672    
                         arrival time                           0.940    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 device_VGA/vga_ctrl_0/y_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            device_VGA/vga_ctrl_0/y_cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.634%)  route 0.181ns (49.366%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=204, routed)         0.624     0.624    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    mycpuclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  mycpuclk/inst/clkout2_buf/O
                         net (fo=53, routed)          0.558     0.560    device_VGA/vga_ctrl_0/clk_out2
    SLICE_X35Y78         FDCE                                         r  device_VGA/vga_ctrl_0/y_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y78         FDCE (Prop_fdce_C_Q)         0.141     0.701 r  device_VGA/vga_ctrl_0/y_cnt_reg[5]/Q
                         net (fo=4, routed)           0.181     0.882    device_VGA/vga_ctrl_0/y_cnt_reg[5]
    SLICE_X35Y78         LUT6 (Prop_lut6_I0_O)        0.045     0.927 r  device_VGA/vga_ctrl_0/y_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     0.927    device_VGA/vga_ctrl_0/p_0_in__0[5]
    SLICE_X35Y78         FDCE                                         r  device_VGA/vga_ctrl_0/y_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=204, routed)         0.898     0.898    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    mycpuclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  mycpuclk/inst/clkout2_buf/O
                         net (fo=53, routed)          0.827     0.829    device_VGA/vga_ctrl_0/clk_out2
    SLICE_X35Y78         FDCE                                         r  device_VGA/vga_ctrl_0/y_cnt_reg[5]/C
                         clock pessimism             -0.269     0.560    
    SLICE_X35Y78         FDCE (Hold_fdce_C_D)         0.092     0.652    device_VGA/vga_ctrl_0/y_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.652    
                         arrival time                           0.927    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 device_VGA/vga_ctrl_0/ch_x_addr_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            device_VGA/vga_ctrl_0/ch_x_addr_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.230ns (57.873%)  route 0.167ns (42.127%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=204, routed)         0.624     0.624    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    mycpuclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  mycpuclk/inst/clkout2_buf/O
                         net (fo=53, routed)          0.556     0.558    device_VGA/vga_ctrl_0/clk_out2
    SLICE_X40Y77         FDCE                                         r  device_VGA/vga_ctrl_0/ch_x_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y77         FDCE (Prop_fdce_C_Q)         0.128     0.686 r  device_VGA/vga_ctrl_0/ch_x_addr_reg[5]/Q
                         net (fo=3, routed)           0.167     0.853    device_VGA/vga_ctrl_0/ch_x_addr_reg[5]_0[5]
    SLICE_X40Y77         LUT4 (Prop_lut4_I3_O)        0.102     0.955 r  device_VGA/vga_ctrl_0/ch_x_addr[5]_i_2/O
                         net (fo=1, routed)           0.000     0.955    device_VGA/vga_ctrl_0/p_0_in[5]
    SLICE_X40Y77         FDCE                                         r  device_VGA/vga_ctrl_0/ch_x_addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=204, routed)         0.898     0.898    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    mycpuclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  mycpuclk/inst/clkout2_buf/O
                         net (fo=53, routed)          0.825     0.827    device_VGA/vga_ctrl_0/clk_out2
    SLICE_X40Y77         FDCE                                         r  device_VGA/vga_ctrl_0/ch_x_addr_reg[5]/C
                         clock pessimism             -0.269     0.558    
    SLICE_X40Y77         FDCE (Hold_fdce_C_D)         0.107     0.665    device_VGA/vga_ctrl_0/ch_x_addr_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.665    
                         arrival time                           0.955    
  -------------------------------------------------------------------
                         slack                                  0.290    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { mycpuclk/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y4    mycpuclk/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  mycpuclk/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X40Y77     device_VGA/vga_ctrl_0/ch_x_addr_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X40Y77     device_VGA/vga_ctrl_0/ch_x_addr_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X40Y77     device_VGA/vga_ctrl_0/ch_x_addr_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X40Y77     device_VGA/vga_ctrl_0/ch_x_addr_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X40Y77     device_VGA/vga_ctrl_0/ch_x_addr_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X40Y77     device_VGA/vga_ctrl_0/ch_x_addr_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X40Y76     device_VGA/vga_ctrl_0/ch_y_addr_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X40Y76     device_VGA/vga_ctrl_0/ch_y_addr_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  mycpuclk/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X40Y77     device_VGA/vga_ctrl_0/ch_x_addr_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X40Y77     device_VGA/vga_ctrl_0/ch_x_addr_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X40Y77     device_VGA/vga_ctrl_0/ch_x_addr_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X40Y77     device_VGA/vga_ctrl_0/ch_x_addr_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X40Y77     device_VGA/vga_ctrl_0/ch_x_addr_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X40Y77     device_VGA/vga_ctrl_0/ch_x_addr_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X40Y76     device_VGA/vga_ctrl_0/ch_y_addr_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X40Y76     device_VGA/vga_ctrl_0/ch_y_addr_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X41Y76     device_VGA/vga_ctrl_0/ch_y_addr_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X41Y76     device_VGA/vga_ctrl_0/ch_y_addr_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X40Y77     device_VGA/vga_ctrl_0/ch_x_addr_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X40Y77     device_VGA/vga_ctrl_0/ch_x_addr_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X40Y77     device_VGA/vga_ctrl_0/ch_x_addr_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X40Y77     device_VGA/vga_ctrl_0/ch_x_addr_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X40Y77     device_VGA/vga_ctrl_0/ch_x_addr_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X40Y77     device_VGA/vga_ctrl_0/ch_x_addr_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X40Y76     device_VGA/vga_ctrl_0/ch_y_addr_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X40Y76     device_VGA/vga_ctrl_0/ch_y_addr_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X41Y76     device_VGA/vga_ctrl_0/ch_y_addr_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X41Y76     device_VGA/vga_ctrl_0/ch_y_addr_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mycpuclk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y6    mycpuclk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  mycpuclk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  mycpuclk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  mycpuclk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  mycpuclk/inst/mmcm_adv_inst/CLKFBOUT



