{"vcs1":{"timestamp_begin":1751080446.268988280, "rt":0.32, "ut":0.20, "st":0.07}}
{"vcselab":{"timestamp_begin":1751080446.664621404, "rt":0.21, "ut":0.13, "st":0.05}}
{"link":{"timestamp_begin":1751080446.927531228, "rt":0.09, "ut":0.05, "st":0.04}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1751080445.955066850}
{"VCS_COMP_START_TIME": 1751080445.955066850}
{"VCS_COMP_END_TIME": 1751080447.294100868}
{"VCS_USER_OPTIONS": "-full64 -sverilog -debug_all -f filelist.f -l compile.log -timescale=1ns/10ps"}
{"vcs1": {"peak_mem": 2914594}}
{"stitch_vcselab": {"peak_mem": 2914634}}
