<profile>

<ReportVersion>
<Version>2025.1</Version>
</ReportVersion>

<UserAssignments>
<unit>ns</unit>
<ProductFamily>versalhbm</ProductFamily>
<Part>xcv80-lsva4737-2MHP-e-S</Part>
<TopModelName>compute_matmul_Pipeline_VITIS_LOOP_43_1</TopModelName>
<TargetClockPeriod>4.00</TargetClockPeriod>
<ClockUncertainty>1.08</ClockUncertainty>
<FlowTarget>vivado</FlowTarget>
</UserAssignments>

<PerformanceEstimates>
<PipelineType>loop auto-rewind stp (delay=0 cycles)</PipelineType>
<SummaryOfTimingAnalysis>
<unit>ns</unit>
<EstimatedClockPeriod>1.503</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<unit>clock cycles</unit>
<Best-caseLatency>770</Best-caseLatency>
<Average-caseLatency>770</Average-caseLatency>
<Worst-caseLatency>770</Worst-caseLatency>
<Best-caseRealTimeLatency>3.080 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>3.080 us</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>3.080 us</Worst-caseRealTimeLatency>
<Interval-min>769</Interval-min>
<Interval-max>769</Interval-max>
<PerformancePragma>-</PerformancePragma>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<VITIS_LOOP_43_1>
<Slack>2.92</Slack>
<TripCount>768</TripCount>
<isPerfectNested>0</isPerfectNested>
<Latency>768</Latency>
<AbsoluteTimeLatency>3072</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>2</PipelineDepth>
<PerformancePragma>-</PerformancePragma>
<InstanceList>
</InstanceList>
</VITIS_LOOP_43_1>
</SummaryOfLoopLatency>
<SummaryOfViolations>
<IssueType>-</IssueType>
<ViolationType>-</ViolationType>
<SourceLocation>kernel_MatMul.cpp:43</SourceLocation>
<SummaryOfLoopViolations>
<VITIS_LOOP_43_1>
<Name>VITIS_LOOP_43_1</Name>
<IssueType>-</IssueType>
<ViolationType>-</ViolationType>
<SourceLocation>kernel_MatMul.cpp:43</SourceLocation>
</VITIS_LOOP_43_1>
</SummaryOfLoopViolations>
</SummaryOfViolations>
</PerformanceEstimates>

<AreaEstimates>
<Resources>
<FF>23</FF>
<LUT>53</LUT>
<BRAM_18K>0</BRAM_18K>
<DSP>0</DSP>
<URAM>0</URAM>
</Resources>
<AvailableResources>
<BRAM_18K>7482</BRAM_18K>
<DSP>10848</DSP>
<FF>5148416</FF>
<LUT>2574208</LUT>
<URAM>1925</URAM>
</AvailableResources>
</AreaEstimates>

<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>compute_matmul_Pipeline_VITIS_LOOP_43_1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>compute_matmul_Pipeline_VITIS_LOOP_43_1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>compute_matmul_Pipeline_VITIS_LOOP_43_1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>compute_matmul_Pipeline_VITIS_LOOP_43_1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>compute_matmul_Pipeline_VITIS_LOOP_43_1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>compute_matmul_Pipeline_VITIS_LOOP_43_1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>vector_stream_dout</name>
<Object>vector_stream</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>vector_stream_empty_n</name>
<Object>vector_stream</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>vector_stream_read</name>
<Object>vector_stream</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>vector_stream_num_data_valid</name>
<Object>vector_stream</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>7</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>vector_stream_fifo_cap</name>
<Object>vector_stream</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>7</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_address0</name>
<Object>compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local</Object>
<Type>array</Type>
<Scope>global</Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>8</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_ce0</name>
<Object>compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local</Object>
<Type>array</Type>
<Scope>global</Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_we0</name>
<Object>compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local</Object>
<Type>array</Type>
<Scope>global</Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_d0</name>
<Object>compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local</Object>
<Type>array</Type>
<Scope>global</Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_1_address0</name>
<Object>compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_1</Object>
<Type>array</Type>
<Scope>global</Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>8</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_1_ce0</name>
<Object>compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_1</Object>
<Type>array</Type>
<Scope>global</Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_1_we0</name>
<Object>compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_1</Object>
<Type>array</Type>
<Scope>global</Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_1_d0</name>
<Object>compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_1</Object>
<Type>array</Type>
<Scope>global</Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_2_address0</name>
<Object>compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_2</Object>
<Type>array</Type>
<Scope>global</Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>8</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_2_ce0</name>
<Object>compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_2</Object>
<Type>array</Type>
<Scope>global</Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_2_we0</name>
<Object>compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_2</Object>
<Type>array</Type>
<Scope>global</Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_2_d0</name>
<Object>compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_2</Object>
<Type>array</Type>
<Scope>global</Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_3_address0</name>
<Object>compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_3</Object>
<Type>array</Type>
<Scope>global</Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>8</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_3_ce0</name>
<Object>compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_3</Object>
<Type>array</Type>
<Scope>global</Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_3_we0</name>
<Object>compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_3</Object>
<Type>array</Type>
<Scope>global</Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_3_d0</name>
<Object>compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_3</Object>
<Type>array</Type>
<Scope>global</Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
</InterfaceSummary>

</profile>
