component main(@go(1) go: 1, @clk(1) clk: 1, @reset(1) reset: 1) -> (@done(1) done: 1) {
  cells {
  }
  wires {
    group A {
      A[done] = 1'd1;
    }
    A[go] = go;
    done = A[done] ? 1'd1;
  }

  control {
    A;
  }
}
