v 20110115 2
C 45100 45700 1 0 0 nmosEnhancementA.sym
{
T 45700 46200 5 10 0 0 0 0 1
device=NMOS_TRANSISTOR
}
C 44300 45700 1 0 1 nmosEnhancementA.sym
{
T 43700 46200 5 10 0 0 0 6 1
device=NMOS_TRANSISTOR
}
C 45100 47700 1 0 0 pmosEnhancementA.sym
{
T 45700 48200 5 10 0 0 0 0 1
device=PMOS_TRANSISTOR
}
C 44300 47700 1 0 1 pmosEnhancementA.sym
{
T 43700 48200 5 10 0 0 0 6 1
device=PMOS_TRANSISTOR
}
C 45700 44800 1 90 0 resistor-1.sym
{
T 45300 45100 5 10 0 0 90 0 1
device=RESISTOR
}
C 44500 48500 1 0 0 voltageSource.sym
C 44900 44800 1 180 0 voltageSource.sym
N 43800 48500 47300 48500 4
N 43800 47700 43800 46500 4
N 45600 47700 45600 46500 4
N 44300 48100 46800 48100 4
N 45100 48100 45100 47700 4
N 45100 47700 45600 47700 4
N 44300 46100 47400 46100 4
N 44300 46100 44300 46500 4
N 44300 46500 43800 46500 4
N 43800 44800 47900 44800 4
N 43800 44800 43800 45700 4
C 46800 47700 1 0 0 pmosEnhancementA.sym
{
T 47400 48200 5 10 0 0 0 0 1
device=PMOS_TRANSISTOR
}
C 47400 45700 1 0 0 nmosEnhancementA.sym
{
T 48000 46200 5 10 0 0 0 0 1
device=NMOS_TRANSISTOR
}
N 47900 45700 47900 44800 4
L 47300 47700 47300 47000 3 0 0 2 100 100
L 47900 47200 47900 46500 3 0 0 2 100 100
B 43200 43900 5400 5100 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
