{
    "CompileStrategy": "fullobj",
    "CompileStatus": "Successful",
    "LVLData": [
        "SIM"
    ],
    "MlibObjs": {},
    "PrevCompiledModules": {
        "std": {
            "reYIK_d": {
                "out": "reYIK_d.o",
                "checksum": 4294967295,
                "mode": 4,
                "bytes": 28470,
                "mod": "std",
                "archive": "archive.39/_prev_archive_1.a"
            }
        },
        "cadss_interconnect": {
            "kBiSq_d": {
                "out": "kBiSq_d.o",
                "checksum": 4294967295,
                "mode": 4,
                "bytes": 20551,
                "mod": "cadss_interconnect",
                "archive": "archive.39/_prev_archive_1.a"
            }
        },
        "top": {
            "Emx8S_d": {
                "out": "Emx8S_d.o",
                "checksum": 4294967295,
                "mode": 4,
                "bytes": 6012,
                "mod": "top",
                "archive": "archive.39/_prev_archive_1.a"
            }
        },
        "...MASTER...": {
            "amcQw_d": {
                "checksum": 4294967295,
                "mode": 4,
                "out": "objs/amcQw_d.o",
                "bytes": 7645,
                "mod": "...MASTER..."
            }
        }
    },
    "NameTable": {
        "std": [
            "std",
            "reYIK",
            "module"
        ],
        "top": [
            "top",
            "Emx8S",
            "module"
        ],
        "cadss_interconnect": [
            "cadss_interconnect",
            "kBiSq",
            "module"
        ],
        "...MASTER...": [
            "SIM",
            "amcQw",
            "module"
        ]
    },
    "SIMBData": {
        "bytes": 59607,
        "out": "amcQwB.o"
    },
    "stat": {
        "ru_self_cgstart": {
            "ru_utime_sec": 0.027261000000000001,
            "ru_majflt": 0,
            "ru_stime_sec": 0.017524999999999999,
            "ru_maxrss_kb": 47372,
            "ru_minflt": 12519,
            "ru_nvcsw": 132,
            "ru_nivcsw": 1
        },
        "ru_childs_cgstart": {
            "ru_utime_sec": 0.0,
            "ru_majflt": 0,
            "ru_stime_sec": 0.0,
            "ru_maxrss_kb": 0,
            "ru_minflt": 0,
            "ru_nvcsw": 0,
            "ru_nivcsw": 0
        },
        "nMops": 0,
        "nQuads": 4,
        "ru_childs_end": {
            "ru_utime_sec": 0.0,
            "ru_majflt": 0,
            "ru_stime_sec": 0.0,
            "ru_maxrss_kb": 0,
            "ru_minflt": 0,
            "ru_nvcsw": 0,
            "ru_nivcsw": 0
        },
        "outputSizePerQuad": 16813.0,
        "totalObjSize": 67252,
        "ru_self_end": {
            "ru_utime_sec": 0.029451999999999999,
            "ru_majflt": 0,
            "ru_stime_sec": 0.021852,
            "ru_maxrss_kb": 50768,
            "ru_minflt": 13770,
            "ru_nvcsw": 171,
            "ru_nivcsw": 1
        },
        "Frontend(%)": 92.560776857259285,
        "CodeGen(%)": 7.439223142740726
    },
    "CurCompileUdps": {},
    "CurCompileModules": [
        "...MASTER..."
    ],
    "Misc": {
        "cwd": "/afs/andrew.cmu.edu/usr13/dengman/private/15618/cache-network-simulator/sv_stuff",
        "daidir_abs": "/afs/andrew.cmu.edu/usr13/dengman/private/15618/cache-network-simulator/sv_stuff/simv.daidir",
        "daidir": "simv.daidir",
        "csrc": "csrc",
        "csrc_abs": "/afs/andrew.cmu.edu/usr13/dengman/private/15618/cache-network-simulator/sv_stuff/csrc",
        "archive_dir": "archive.39",
        "default_output_dir": "csrc"
    },
    "PEModules": [],
    "CompileProcesses": [
        "cgproc.32201.json"
    ]
}