Analysis & Synthesis report for DE2_115_WEB_SERVER
Fri Aug 17 15:51:05 2012
Quartus II 64-Bit Version 10.1 Build 197 01/19/2011 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|DRsize
 12. State Machine - |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0|DE2_115_SOPC_clock_0_master_FSM:master_FSM|master_state
 13. State Machine - |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0|DE2_115_SOPC_clock_0_slave_FSM:slave_FSM|slave_state
 14. State Machine - |DE2_115_WEB_SERVER|camera_controller:camera_ctrl|camera_config:camera_conf|mSetup_ST
 15. Registers Protected by Synthesis
 16. User-Specified and Inferred Latches
 17. Registers Removed During Synthesis
 18. Removed Registers Triggering Further Register Optimizations
 19. General Register Statistics
 20. Inverted Register Statistics
 21. Registers Packed Into Inferred Megafunctions
 22. Registers Added for RAM Pass-Through Logic
 23. Multiplexer Restructuring Statistics (Restructuring Performed)
 24. Source assignments for sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component
 25. Source assignments for sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated
 26. Source assignments for sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|a_graycounter_777:rdptr_g1p
 27. Source assignments for sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|a_graycounter_3lc:wrptr_g1p
 28. Source assignments for sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|a_graycounter_2lc:wrptr_gp
 29. Source assignments for sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|altsyncram_8i51:fifo_ram
 30. Source assignments for sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|dffpipe_qe9:rs_brp
 31. Source assignments for sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|dffpipe_qe9:rs_bwp
 32. Source assignments for sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|alt_synch_pipe_sld:rs_dgwp
 33. Source assignments for sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe16
 34. Source assignments for sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|dffpipe_qe9:ws_brp
 35. Source assignments for sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|dffpipe_qe9:ws_bwp
 36. Source assignments for sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|alt_synch_pipe_tld:ws_dgrp
 37. Source assignments for sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe19
 38. Source assignments for sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component
 39. Source assignments for sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated
 40. Source assignments for sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|a_graycounter_777:rdptr_g1p
 41. Source assignments for sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|a_graycounter_3lc:wrptr_g1p
 42. Source assignments for sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|a_graycounter_2lc:wrptr_gp
 43. Source assignments for sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|altsyncram_8i51:fifo_ram
 44. Source assignments for sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|dffpipe_qe9:rs_brp
 45. Source assignments for sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|dffpipe_qe9:rs_bwp
 46. Source assignments for sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|alt_synch_pipe_sld:rs_dgwp
 47. Source assignments for sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe16
 48. Source assignments for sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|dffpipe_qe9:ws_brp
 49. Source assignments for sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|dffpipe_qe9:ws_bwp
 50. Source assignments for sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|alt_synch_pipe_tld:ws_dgrp
 51. Source assignments for sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe19
 52. Source assignments for sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component
 53. Source assignments for sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated
 54. Source assignments for sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|a_graycounter_777:rdptr_g1p
 55. Source assignments for sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|a_graycounter_3lc:wrptr_g1p
 56. Source assignments for sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|a_graycounter_2lc:wrptr_gp
 57. Source assignments for sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|altsyncram_8i51:fifo_ram
 58. Source assignments for sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|dffpipe_qe9:rs_brp
 59. Source assignments for sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|dffpipe_qe9:rs_bwp
 60. Source assignments for sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|alt_synch_pipe_sld:rs_dgwp
 61. Source assignments for sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe16
 62. Source assignments for sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|dffpipe_qe9:ws_brp
 63. Source assignments for sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|dffpipe_qe9:ws_bwp
 64. Source assignments for sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|alt_synch_pipe_tld:ws_dgrp
 65. Source assignments for sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe19
 66. Source assignments for sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component
 67. Source assignments for sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated
 68. Source assignments for sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|a_graycounter_777:rdptr_g1p
 69. Source assignments for sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|a_graycounter_3lc:wrptr_g1p
 70. Source assignments for sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|a_graycounter_2lc:wrptr_gp
 71. Source assignments for sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|altsyncram_8i51:fifo_ram
 72. Source assignments for sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|dffpipe_qe9:rs_brp
 73. Source assignments for sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|dffpipe_qe9:rs_bwp
 74. Source assignments for sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|alt_synch_pipe_sld:rs_dgwp
 75. Source assignments for sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe16
 76. Source assignments for sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|dffpipe_qe9:ws_brp
 77. Source assignments for sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|dffpipe_qe9:ws_bwp
 78. Source assignments for sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|alt_synch_pipe_tld:ws_dgrp
 79. Source assignments for sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe19
 80. Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0
 81. Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer
 82. Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer1
 83. Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2
 84. Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3
 85. Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0|DE2_115_SOPC_clock_0_bit_pipe:endofpacket_bit_pipe
 86. Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo
 87. Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_uvf1:auto_generated
 88. Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_uvf1:auto_generated|a_graycounter_q57:rdptr_g1p
 89. Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_uvf1:auto_generated|a_graycounter_mjc:wrptr_g1p
 90. Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_uvf1:auto_generated|a_graycounter_ljc:wrptr_gp
 91. Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_uvf1:auto_generated|altsyncram_uj31:fifo_ram
 92. Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_uvf1:auto_generated|alt_synch_pipe_fkd:rs_dgwp
 93. Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_uvf1:auto_generated|alt_synch_pipe_fkd:rs_dgwp|dffpipe_ed9:dffpipe15
 94. Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_uvf1:auto_generated|alt_synch_pipe_gkd:ws_dgrp
 95. Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_uvf1:auto_generated|alt_synch_pipe_gkd:ws_dgrp|dffpipe_fd9:dffpipe18
 96. Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo
 97. Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated
 98. Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|a_graycounter_t57:rdptr_g1p
 99. Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|a_graycounter_pjc:wrptr_g1p
100. Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|a_graycounter_ojc:wrptr_gp
101. Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|altsyncram_qj31:fifo_ram
102. Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|alt_synch_pipe_ikd:rs_dgwp
103. Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe15
104. Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|dffpipe_gd9:ws_brp
105. Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|dffpipe_gd9:ws_bwp
106. Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|alt_synch_pipe_jkd:ws_dgrp
107. Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19
108. Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|cpu_data_master_arbitrator:the_cpu_data_master|timer_s1_irq_from_sa_clock_crossing_cpu_data_master_module:timer_s1_irq_from_sa_clock_crossing_cpu_data_master
109. Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_8kd1:auto_generated
110. Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_c5g1:auto_generated
111. Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_bht_module:cpu_bht|altsyncram:the_altsyncram|altsyncram_bpf1:auto_generated
112. Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_b7f1:auto_generated
113. Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_c7f1:auto_generated
114. Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_dc_tag_module:cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_3hf1:auto_generated
115. Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_dc_data_module:cpu_dc_data|altsyncram:the_altsyncram|altsyncram_ujf1:auto_generated
116. Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated
117. Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|dffpipe_93c:pre_result
118. Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|dffpipe_93c:pre_result
119. Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_f572:auto_generated
120. Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated
121. Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer
122. Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1
123. Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2
124. Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
125. Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component
126. Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_7rm1:auto_generated
127. Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_7rm1:auto_generated|a_graycounter_677:rdptr_g1p
128. Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_7rm1:auto_generated|a_graycounter_4lc:wrptr_g1p
129. Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_7rm1:auto_generated|a_graycounter_1lc:wrptr_gp
130. Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_7rm1:auto_generated|altsyncram_9f11:fifo_ram
131. Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_7rm1:auto_generated|dffpipe_8d9:rdfull_reg
132. Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_7rm1:auto_generated|dffpipe_pe9:rs_brp
133. Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_7rm1:auto_generated|dffpipe_pe9:rs_bwp
134. Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_7rm1:auto_generated|alt_synch_pipe_rld:rs_dgwp
135. Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_7rm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_te9:dffpipe17
136. Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_7rm1:auto_generated|dffpipe_8d9:wrfull_reg
137. Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_7rm1:auto_generated|dffpipe_pe9:ws_brp
138. Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_7rm1:auto_generated|dffpipe_pe9:ws_bwp
139. Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_7rm1:auto_generated|alt_synch_pipe_uld:ws_dgrp
140. Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_7rm1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_ue9:dffpipe20
141. Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component
142. Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_ipm1:auto_generated
143. Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_ipm1:auto_generated|a_graycounter_577:rdptr_g1p
144. Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_ipm1:auto_generated|a_graycounter_5lc:wrptr_g1p
145. Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_ipm1:auto_generated|a_graycounter_0lc:wrptr_gp
146. Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_ipm1:auto_generated|altsyncram_lc11:fifo_ram
147. Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_ipm1:auto_generated|dffpipe_8d9:rdfull_reg
148. Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_ipm1:auto_generated|dffpipe_oe9:rs_brp
149. Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_ipm1:auto_generated|dffpipe_oe9:rs_bwp
150. Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_ipm1:auto_generated|alt_synch_pipe_qld:rs_dgwp
151. Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_ipm1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_ve9:dffpipe16
152. Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_ipm1:auto_generated|dffpipe_8d9:wrfull_reg
153. Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_ipm1:auto_generated|dffpipe_oe9:ws_brp
154. Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_ipm1:auto_generated|dffpipe_oe9:ws_bwp
155. Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_ipm1:auto_generated|alt_synch_pipe_vld:ws_dgrp
156. Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_ipm1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_0f9:dffpipe19
157. Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component
158. Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_7nm1:auto_generated
159. Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_7nm1:auto_generated|a_graycounter_s57:rdptr_g1p
160. Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_7nm1:auto_generated|a_graycounter_qjc:wrptr_g1p
161. Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_7nm1:auto_generated|a_graycounter_njc:wrptr_gp
162. Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_7nm1:auto_generated|altsyncram_mc11:fifo_ram
163. Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_7nm1:auto_generated|dffpipe_8d9:rdfull_reg
164. Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_7nm1:auto_generated|dffpipe_jd9:rs_brp
165. Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_7nm1:auto_generated|dffpipe_jd9:rs_bwp
166. Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_7nm1:auto_generated|alt_synch_pipe_hkd:rs_dgwp
167. Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_7nm1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_kd9:dffpipe16
168. Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_7nm1:auto_generated|dffpipe_8d9:wrfull_reg
169. Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_7nm1:auto_generated|dffpipe_jd9:ws_brp
170. Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_7nm1:auto_generated|dffpipe_jd9:ws_bwp
171. Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_7nm1:auto_generated|alt_synch_pipe_kkd:ws_dgrp
172. Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_7nm1:auto_generated|alt_synch_pipe_kkd:ws_dgrp|dffpipe_ld9:dffpipe19
173. Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1
174. Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1
175. Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|pll:the_pll
176. Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|pll:the_pll|pll_stdsync_sv6:stdsync2|pll_dffpipe_l2c:dffpipe3
177. Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|tri_state_bridge_flash_avalon_slave_arbitrator:the_tri_state_bridge_flash_avalon_slave
178. Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_reset_altpll_sys_domain_synch_module:DE2_115_SOPC_reset_altpll_sys_domain_synch
179. Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_reset_altpll_io_domain_synch_module:DE2_115_SOPC_reset_altpll_io_domain_synch
180. Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_reset_clk_50_domain_synch_module:DE2_115_SOPC_reset_clk_50_domain_synch
181. Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_bd_ram:desc_ram|altsyncram:ram_rtl_0|altsyncram_umm1:auto_generated
182. Source assignments for sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|fifo_prg:fbuffer[1].ffbuf|ff_ram:mem|altsyncram:data_rtl_1|altsyncram_23h1:auto_generated
183. Source assignments for sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|fifo_prg:fbuffer[2].ffbuf|ff_ram:mem|altsyncram:data_rtl_2|altsyncram_23h1:auto_generated
184. Source assignments for camera_controller:camera_ctrl|raw2rgb:rgb|Line_Buffer:lbuff|fifo_prog:fifo|fifo_ram:mem1|altsyncram:data_rtl_3|altsyncram_03h1:auto_generated
185. Source assignments for camera_controller:camera_ctrl|raw2rgb:rgb|Line_Buffer:lbuff|fifo_prog:fifo|fifo_ram:mem2|altsyncram:data_rtl_4|altsyncram_g2h1:auto_generated
186. Parameter Settings for User Entity Instance: sdram_pll:u6|altpll:altpll_component
187. Parameter Settings for User Entity Instance: camera_controller:camera_ctrl|camera_config:camera_conf
188. Parameter Settings for User Entity Instance: camera_controller:camera_ctrl|camera_capture:camera_cap
189. Parameter Settings for User Entity Instance: camera_controller:camera_ctrl|raw2rgb:rgb
190. Parameter Settings for User Entity Instance: camera_controller:camera_ctrl|raw2rgb:rgb|Line_Buffer:lbuff
191. Parameter Settings for User Entity Instance: camera_controller:camera_ctrl|raw2rgb:rgb|Line_Buffer:lbuff|fifo_prog:fifo
192. Parameter Settings for User Entity Instance: camera_controller:camera_ctrl|raw2rgb:rgb|Line_Buffer:lbuff|fifo_prog:fifo|fifo_ram:mem1
193. Parameter Settings for User Entity Instance: camera_controller:camera_ctrl|raw2rgb:rgb|Line_Buffer:lbuff|fifo_prog:fifo|fifo_ram:mem2
194. Parameter Settings for User Entity Instance: sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl
195. Parameter Settings for User Entity Instance: sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component
196. Parameter Settings for User Entity Instance: sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component
197. Parameter Settings for User Entity Instance: sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component
198. Parameter Settings for User Entity Instance: sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component
199. Parameter Settings for User Entity Instance: sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|control_interface:control1
200. Parameter Settings for User Entity Instance: sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|command:command1
201. Parameter Settings for User Entity Instance: sensor_controller:sensor_ctrl|erosion:eros
202. Parameter Settings for User Entity Instance: sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo
203. Parameter Settings for User Entity Instance: sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|fifo_prg:fbuffer[1].ffbuf
204. Parameter Settings for User Entity Instance: sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|fifo_prg:fbuffer[1].ffbuf|ff_ram:mem
205. Parameter Settings for User Entity Instance: sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|fifo_prg:fbuffer[2].ffbuf
206. Parameter Settings for User Entity Instance: sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|fifo_prg:fbuffer[2].ffbuf|ff_ram:mem
207. Parameter Settings for User Entity Instance: sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|register3:rbuffer[0].regs
208. Parameter Settings for User Entity Instance: sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|register3:rbuffer[0].regs|register1:rbuff[0].regs
209. Parameter Settings for User Entity Instance: sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|register3:rbuffer[0].regs|register1:rbuff[1].regs
210. Parameter Settings for User Entity Instance: sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|register3:rbuffer[0].regs|register1:rbuff[2].regs
211. Parameter Settings for User Entity Instance: sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|register3:rbuffer[1].regs
212. Parameter Settings for User Entity Instance: sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|register3:rbuffer[1].regs|register1:rbuff[0].regs
213. Parameter Settings for User Entity Instance: sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|register3:rbuffer[1].regs|register1:rbuff[1].regs
214. Parameter Settings for User Entity Instance: sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|register3:rbuffer[1].regs|register1:rbuff[2].regs
215. Parameter Settings for User Entity Instance: sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|register3:rbuffer[2].regs
216. Parameter Settings for User Entity Instance: sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|register3:rbuffer[2].regs|register1:rbuff[0].regs
217. Parameter Settings for User Entity Instance: sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|register3:rbuffer[2].regs|register1:rbuff[1].regs
218. Parameter Settings for User Entity Instance: sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|register3:rbuffer[2].regs|register1:rbuff[2].regs
219. Parameter Settings for User Entity Instance: sensor_controller:sensor_ctrl|counter:stream_counter
220. Parameter Settings for User Entity Instance: gen_reset_n:system_gen_reset_n
221. Parameter Settings for User Entity Instance: gen_reset_n:net_gen_reset_n
222. Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer
223. Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer1
224. Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2
225. Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3
226. Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|camera:the_camera|avalon_camera:camera
227. Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo
228. Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo
229. Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data
230. Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram
231. Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag
232. Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram
233. Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_bht_module:cpu_bht
234. Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_bht_module:cpu_bht|altsyncram:the_altsyncram
235. Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a
236. Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram
237. Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b
238. Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram
239. Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_dc_tag_module:cpu_dc_tag
240. Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_dc_tag_module:cpu_dc_tag|altsyncram:the_altsyncram
241. Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_dc_data_module:cpu_dc_data
242. Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_dc_data_module:cpu_dc_data|altsyncram:the_altsyncram
243. Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim
244. Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim|altsyncram:the_altsyncram
245. Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1
246. Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2
247. Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component
248. Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram
249. Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component
250. Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram
251. Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer
252. Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1
253. Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2
254. Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
255. Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy
256. Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0
257. Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_miim:miim1
258. Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_miim:miim1|eth_clockgen:clkgen
259. Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_miim:miim1|eth_shiftreg:shftrg
260. Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_miim:miim1|eth_outputcontrol:outctrl
261. Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1
262. Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:MODER_0
263. Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:MODER_1
264. Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:MODER_2
265. Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:INT_MASK_0
266. Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:IPGT_0
267. Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:IPGR1_0
268. Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:IPGR2_0
269. Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:PACKETLEN_0
270. Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:PACKETLEN_1
271. Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:PACKETLEN_2
272. Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:PACKETLEN_3
273. Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:COLLCONF_0
274. Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:COLLCONF_2
275. Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:TX_BD_NUM_0
276. Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:CTRLMODER_0
277. Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:MIIMODER_0
278. Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:MIIMODER_1
279. Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:MIICOMMAND0
280. Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:MIICOMMAND1
281. Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:MIICOMMAND2
282. Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:MIIADDRESS_0
283. Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:MIIADDRESS_1
284. Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:MIITX_DATA_0
285. Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:MIITX_DATA_1
286. Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:MIIRX_DATA
287. Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:MAC_ADDR0_0
288. Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:MAC_ADDR0_1
289. Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:MAC_ADDR0_2
290. Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:MAC_ADDR0_3
291. Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:MAC_ADDR1_0
292. Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:MAC_ADDR1_1
293. Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:RXHASH0_0
294. Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:RXHASH0_1
295. Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:RXHASH0_2
296. Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:RXHASH0_3
297. Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:RXHASH1_0
298. Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:RXHASH1_1
299. Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:RXHASH1_2
300. Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:RXHASH1_3
301. Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:TXCTRL_0
302. Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:TXCTRL_1
303. Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:TXCTRL_2
304. Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_maccontrol:maccontrol1
305. Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1
306. Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_maccontrol:maccontrol1|eth_transmitcontrol:transmitcontrol1
307. Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_txethmac:txethmac1
308. Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_txethmac:txethmac1|eth_txcounters:txcounters1
309. Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_txethmac:txethmac1|eth_txstatem:txstatem1
310. Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_txethmac:txethmac1|eth_crc:txcrc
311. Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_txethmac:txethmac1|eth_random:random1
312. Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_rxethmac:rxethmac1
313. Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_rxethmac:rxethmac1|eth_rxstatem:rxstatem1
314. Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1
315. Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_rxethmac:rxethmac1|eth_rxaddrcheck:rxaddrcheck1
316. Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_rxethmac:rxethmac1|eth_crc:crcrx
317. Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst
318. Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_bd_ram:desc_ram
319. Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst
320. Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo
321. Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component
322. Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo
323. Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component
324. Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst
325. Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo
326. Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component
327. Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_macstatus:macstatus1
328. Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo
329. Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo
330. Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic
331. Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|sensor:the_sensor|apio_sensor:sensor
332. Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|sram:the_sram|TERASIC_SRAM:sram
333. Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|tracker_0:the_tracker_0|avalon_locator:tracker_0
334. Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|tracker_1:the_tracker_1|avalon_locator:tracker_1
335. Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|tracker_2:the_tracker_2|avalon_locator:tracker_2
336. Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|tracker_3:the_tracker_3|avalon_locator:tracker_3
337. Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|tracker_4:the_tracker_4|avalon_locator:tracker_4
338. Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|tracker_5:the_tracker_5|avalon_locator:tracker_5
339. Parameter Settings for User Entity Instance: vga_controller:vga_ctrl
340. Parameter Settings for Inferred Entity Instance: sld_hub:auto_hub
341. Parameter Settings for Inferred Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_bd_ram:desc_ram|altsyncram:ram_rtl_0
342. Parameter Settings for Inferred Entity Instance: sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|fifo_prg:fbuffer[1].ffbuf|ff_ram:mem|altsyncram:data_rtl_1
343. Parameter Settings for Inferred Entity Instance: sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|fifo_prg:fbuffer[2].ffbuf|ff_ram:mem|altsyncram:data_rtl_2
344. Parameter Settings for Inferred Entity Instance: camera_controller:camera_ctrl|raw2rgb:rgb|Line_Buffer:lbuff|fifo_prog:fifo|fifo_ram:mem1|altsyncram:data_rtl_3
345. Parameter Settings for Inferred Entity Instance: camera_controller:camera_ctrl|raw2rgb:rgb|Line_Buffer:lbuff|fifo_prog:fifo|fifo_ram:mem2|altsyncram:data_rtl_4
346. Parameter Settings for Inferred Entity Instance: camera_controller:camera_ctrl|rgb2hue:hue|lpm_mult:Mult0
347. Parameter Settings for Inferred Entity Instance: sdram_controller:sdram_ctrl|lpm_mult:Mult0
348. Parameter Settings for Inferred Entity Instance: camera_controller:camera_ctrl|rgb2hue:hue|lpm_divide:Div0
349. altpll Parameter Settings by Entity Instance
350. dcfifo Parameter Settings by Entity Instance
351. scfifo Parameter Settings by Entity Instance
352. altsyncram Parameter Settings by Entity Instance
353. altmult_add Parameter Settings by Entity Instance
354. lpm_mult Parameter Settings by Entity Instance
355. Port Connectivity Checks: "vga_controller:vga_ctrl"
356. Port Connectivity Checks: "display_controller:display_ctrl|SEG7_LUT_8:u5"
357. Port Connectivity Checks: "DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_reset_clk_50_domain_synch_module:DE2_115_SOPC_reset_clk_50_domain_synch"
358. Port Connectivity Checks: "DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_reset_altpll_io_domain_synch_module:DE2_115_SOPC_reset_altpll_io_domain_synch"
359. Port Connectivity Checks: "DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_reset_altpll_sys_domain_synch_module:DE2_115_SOPC_reset_altpll_sys_domain_synch"
360. Port Connectivity Checks: "DE2_115_SOPC:DE2_115_SOPC_inst|sysid:the_sysid"
361. Port Connectivity Checks: "DE2_115_SOPC:DE2_115_SOPC_inst|pll:the_pll|pll_altpll_shu2:sd1"
362. Port Connectivity Checks: "DE2_115_SOPC:DE2_115_SOPC_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic"
363. Port Connectivity Checks: "DE2_115_SOPC:DE2_115_SOPC_inst|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave"
364. Port Connectivity Checks: "DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo"
365. Port Connectivity Checks: "DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst"
366. Port Connectivity Checks: "DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo"
367. Port Connectivity Checks: "DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo"
368. Port Connectivity Checks: "DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst"
369. Port Connectivity Checks: "DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_bd_ram:desc_ram"
370. Port Connectivity Checks: "DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_rxethmac:rxethmac1|eth_crc:crcrx"
371. Port Connectivity Checks: "DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_txethmac:txethmac1|eth_crc:txcrc"
372. Port Connectivity Checks: "DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_txethmac:txethmac1|eth_txcounters:txcounters1"
373. Port Connectivity Checks: "DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:TXCTRL_1"
374. Port Connectivity Checks: "DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:TXCTRL_0"
375. Port Connectivity Checks: "DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:RXHASH1_3"
376. Port Connectivity Checks: "DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:RXHASH1_2"
377. Port Connectivity Checks: "DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:RXHASH1_1"
378. Port Connectivity Checks: "DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:RXHASH1_0"
379. Port Connectivity Checks: "DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:RXHASH0_3"
380. Port Connectivity Checks: "DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:RXHASH0_2"
381. Port Connectivity Checks: "DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:RXHASH0_1"
382. Port Connectivity Checks: "DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:RXHASH0_0"
383. Port Connectivity Checks: "DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:MAC_ADDR1_1"
384. Port Connectivity Checks: "DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:MAC_ADDR1_0"
385. Port Connectivity Checks: "DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:MAC_ADDR0_3"
386. Port Connectivity Checks: "DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:MAC_ADDR0_2"
387. Port Connectivity Checks: "DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:MAC_ADDR0_1"
388. Port Connectivity Checks: "DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:MAC_ADDR0_0"
389. Port Connectivity Checks: "DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:MIIRX_DATA"
390. Port Connectivity Checks: "DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:MIITX_DATA_1"
391. Port Connectivity Checks: "DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:MIITX_DATA_0"
392. Port Connectivity Checks: "DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:MIIADDRESS_1"
393. Port Connectivity Checks: "DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:MIIADDRESS_0"
394. Port Connectivity Checks: "DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:MIICOMMAND0"
395. Port Connectivity Checks: "DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:MIIMODER_1"
396. Port Connectivity Checks: "DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:MIIMODER_0"
397. Port Connectivity Checks: "DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:CTRLMODER_0"
398. Port Connectivity Checks: "DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:TX_BD_NUM_0"
399. Port Connectivity Checks: "DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:COLLCONF_2"
400. Port Connectivity Checks: "DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:COLLCONF_0"
401. Port Connectivity Checks: "DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:PACKETLEN_3"
402. Port Connectivity Checks: "DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:PACKETLEN_2"
403. Port Connectivity Checks: "DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:PACKETLEN_1"
404. Port Connectivity Checks: "DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:PACKETLEN_0"
405. Port Connectivity Checks: "DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:IPGR2_0"
406. Port Connectivity Checks: "DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:IPGR1_0"
407. Port Connectivity Checks: "DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:IPGT_0"
408. Port Connectivity Checks: "DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:INT_MASK_0"
409. Port Connectivity Checks: "DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:MODER_2"
410. Port Connectivity Checks: "DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:MODER_1"
411. Port Connectivity Checks: "DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:MODER_0"
412. Port Connectivity Checks: "DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1"
413. Port Connectivity Checks: "DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io"
414. Port Connectivity Checks: "DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1"
415. Port Connectivity Checks: "DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1"
416. Port Connectivity Checks: "DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1"
417. Port Connectivity Checks: "DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0"
418. Port Connectivity Checks: "DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0_in_arbitrator:the_DE2_115_SOPC_clock_0_in"
419. Port Connectivity Checks: "DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_burst_1:the_DE2_115_SOPC_burst_1"
420. Port Connectivity Checks: "DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_burst_1_upstream_arbitrator:the_DE2_115_SOPC_burst_1_upstream|rdv_fifo_for_eth_ocm_0_tx_master_to_DE2_115_SOPC_burst_1_upstream_module:rdv_fifo_for_eth_ocm_0_tx_master_to_DE2_115_SOPC_burst_1_upstream"
421. Port Connectivity Checks: "DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_burst_1_upstream_arbitrator:the_DE2_115_SOPC_burst_1_upstream|burstcount_fifo_for_DE2_115_SOPC_burst_1_upstream_module:burstcount_fifo_for_DE2_115_SOPC_burst_1_upstream"
422. Port Connectivity Checks: "DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_burst_0:the_DE2_115_SOPC_burst_0"
423. Port Connectivity Checks: "DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_burst_0_upstream_arbitrator:the_DE2_115_SOPC_burst_0_upstream"
424. Port Connectivity Checks: "DE2_115_SOPC:DE2_115_SOPC_inst"
425. Port Connectivity Checks: "gen_reset_n:system_gen_reset_n"
426. Port Connectivity Checks: "sensor_controller:sensor_ctrl|counter:stream_counter"
427. Port Connectivity Checks: "sensor_controller:sensor_ctrl"
428. Port Connectivity Checks: "sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|control_interface:control1"
429. Port Connectivity Checks: "sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:read_fifo2"
430. Port Connectivity Checks: "sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:read_fifo1"
431. Port Connectivity Checks: "sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:write_fifo2"
432. Port Connectivity Checks: "sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:write_fifo1"
433. Port Connectivity Checks: "sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|sdr_data_path:data_path1"
434. Port Connectivity Checks: "sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl"
435. Port Connectivity Checks: "sdram_controller:sdram_ctrl"
436. Port Connectivity Checks: "camera_controller:camera_ctrl|raw2rgb:rgb|Line_Buffer:lbuff"
437. Port Connectivity Checks: "camera_controller:camera_ctrl|raw2rgb:rgb"
438. Elapsed Time Per Partition
439. Analysis & Synthesis Messages
440. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                        ;
+------------------------------------+------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Aug 17 15:51:04 2012          ;
; Quartus II 64-Bit Version          ; 10.1 Build 197 01/19/2011 SP 1 SJ Full Version ;
; Revision Name                      ; DE2_115_WEB_SERVER                             ;
; Top-level Entity Name              ; DE2_115_WEB_SERVER                             ;
; Family                             ; Cyclone IV E                                   ;
; Total logic elements               ; 20,255                                         ;
;     Total combinational functions  ; 15,934                                         ;
;     Dedicated logic registers      ; 11,091                                         ;
; Total registers                    ; 11091                                          ;
; Total pins                         ; 340                                            ;
; Total virtual pins                 ; 0                                              ;
; Total memory bits                  ; 543,968                                        ;
; Embedded Multiplier 9-bit elements ; 6                                              ;
; Total PLLs                         ; 2                                              ;
+------------------------------------+------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; DE2_115_WEB_SERVER ; DE2_115_WEB_SERVER ;
; Family name                                                                ; Cyclone IV E       ; Stratix II         ;
; Use smart compilation                                                      ; On                 ; Off                ;
; Maximum processors allowed for parallel compilation                        ; 2                  ;                    ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ; < 0.1%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                           ;
+---------------------------------------------------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------------------------+
; File Name with User-Entered Path                                          ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                              ;
+---------------------------------------------------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------------------------+
; clock_buffer.v                                                            ; yes             ; User Wizard-Generated File             ; C:/Users/Jorge/workspace/VideoSensor/DE2_115-flash/clock_buffer.v                         ;
; sensor/hdl/sensor_controller.v                                            ; yes             ; User Verilog HDL File                  ; C:/Users/Jorge/workspace/VideoSensor/DE2_115-flash/sensor/hdl/sensor_controller.v         ;
; sensor/hdl/RGB2BIN.v                                                      ; yes             ; User Verilog HDL File                  ; C:/Users/Jorge/workspace/VideoSensor/DE2_115-flash/sensor/hdl/RGB2BIN.v                   ;
; sensor/hdl/fifo.v                                                         ; yes             ; User Verilog HDL File                  ; C:/Users/Jorge/workspace/VideoSensor/DE2_115-flash/sensor/hdl/fifo.v                      ;
; sensor/hdl/fifo_prg.v                                                     ; yes             ; User Verilog HDL File                  ; C:/Users/Jorge/workspace/VideoSensor/DE2_115-flash/sensor/hdl/fifo_prg.v                  ;
; sensor/hdl/erosion.v                                                      ; yes             ; User Verilog HDL File                  ; C:/Users/Jorge/workspace/VideoSensor/DE2_115-flash/sensor/hdl/erosion.v                   ;
; sensor/hdl/counter.v                                                      ; yes             ; User Verilog HDL File                  ; C:/Users/Jorge/workspace/VideoSensor/DE2_115-flash/sensor/hdl/counter.v                   ;
; camera/hdl/camera_controller.v                                            ; yes             ; User Verilog HDL File                  ; C:/Users/Jorge/workspace/VideoSensor/DE2_115-flash/camera/hdl/camera_controller.v         ;
; camera/hdl/camera_config.v                                                ; yes             ; User Verilog HDL File                  ; C:/Users/Jorge/workspace/VideoSensor/DE2_115-flash/camera/hdl/camera_config.v             ;
; camera/hdl/camera_capture.v                                               ; yes             ; User Verilog HDL File                  ; C:/Users/Jorge/workspace/VideoSensor/DE2_115-flash/camera/hdl/camera_capture.v            ;
; camera/hdl/raw2rgb.v                                                      ; yes             ; User Verilog HDL File                  ; C:/Users/Jorge/workspace/VideoSensor/DE2_115-flash/camera/hdl/raw2rgb.v                   ;
; camera/hdl/rgb2hue.v                                                      ; yes             ; User Verilog HDL File                  ; C:/Users/Jorge/workspace/VideoSensor/DE2_115-flash/camera/hdl/rgb2hue.v                   ;
; camera/hdl/fifo_prog.v                                                    ; yes             ; User Verilog HDL File                  ; C:/Users/Jorge/workspace/VideoSensor/DE2_115-flash/camera/hdl/fifo_prog.v                 ;
; camera/hdl/Line_Buffer.v                                                  ; yes             ; User Verilog HDL File                  ; C:/Users/Jorge/workspace/VideoSensor/DE2_115-flash/camera/hdl/Line_Buffer.v               ;
; camera/hdl/I2C_Controller.v                                               ; yes             ; User Verilog HDL File                  ; C:/Users/Jorge/workspace/VideoSensor/DE2_115-flash/camera/hdl/I2C_Controller.v            ;
; SDRAM/sdram_controller.v                                                  ; yes             ; User Verilog HDL File                  ; C:/Users/Jorge/workspace/VideoSensor/DE2_115-flash/SDRAM/sdram_controller.v               ;
; SDRAM/sdram_control.v                                                     ; yes             ; User Verilog HDL File                  ; C:/Users/Jorge/workspace/VideoSensor/DE2_115-flash/SDRAM/sdram_control.v                  ;
; SDRAM/Sdram_FIFO.v                                                        ; yes             ; User Wizard-Generated File             ; C:/Users/Jorge/workspace/VideoSensor/DE2_115-flash/SDRAM/Sdram_FIFO.v                     ;
; SDRAM/sdr_data_path.v                                                     ; yes             ; User Verilog HDL File                  ; C:/Users/Jorge/workspace/VideoSensor/DE2_115-flash/SDRAM/sdr_data_path.v                  ;
; SDRAM/control_interface.v                                                 ; yes             ; User Verilog HDL File                  ; C:/Users/Jorge/workspace/VideoSensor/DE2_115-flash/SDRAM/control_interface.v              ;
; SDRAM/command.v                                                           ; yes             ; User Verilog HDL File                  ; C:/Users/Jorge/workspace/VideoSensor/DE2_115-flash/SDRAM/command.v                        ;
; SDRAM/Sdram_Params.h                                                      ; yes             ; User Unspecified File                  ; C:/Users/Jorge/workspace/VideoSensor/DE2_115-flash/SDRAM/Sdram_Params.h                   ;
; display/hdl/vga_controller.v                                              ; yes             ; User Verilog HDL File                  ; C:/Users/Jorge/workspace/VideoSensor/DE2_115-flash/display/hdl/vga_controller.v           ;
; display/hdl/display_controller.v                                          ; yes             ; User Verilog HDL File                  ; C:/Users/Jorge/workspace/VideoSensor/DE2_115-flash/display/hdl/display_controller.v       ;
; display/hdl/SEG7_LUT.v                                                    ; yes             ; User Verilog HDL File                  ; C:/Users/Jorge/workspace/VideoSensor/DE2_115-flash/display/hdl/SEG7_LUT.v                 ;
; display/hdl/SEG7_LUT_8.v                                                  ; yes             ; User Verilog HDL File                  ; C:/Users/Jorge/workspace/VideoSensor/DE2_115-flash/display/hdl/SEG7_LUT_8.v               ;
; ip/avalon_locator/hdl/locator.v                                           ; yes             ; User Verilog HDL File                  ; C:/Users/Jorge/workspace/VideoSensor/DE2_115-flash/ip/avalon_locator/hdl/locator.v        ;
; cpu.v                                                                     ; yes             ; Encrypted User Verilog HDL File        ; C:/Users/Jorge/workspace/VideoSensor/DE2_115-flash/cpu.v                                  ;
; jtag_uart.v                                                               ; yes             ; User Verilog HDL File                  ; C:/Users/Jorge/workspace/VideoSensor/DE2_115-flash/jtag_uart.v                            ;
; lcd.v                                                                     ; yes             ; User Verilog HDL File                  ; C:/Users/Jorge/workspace/VideoSensor/DE2_115-flash/lcd.v                                  ;
; sysid.v                                                                   ; yes             ; User Verilog HDL File                  ; C:/Users/Jorge/workspace/VideoSensor/DE2_115-flash/sysid.v                                ;
; timer.v                                                                   ; yes             ; User Verilog HDL File                  ; C:/Users/Jorge/workspace/VideoSensor/DE2_115-flash/timer.v                                ;
; cpu_jtag_debug_module_wrapper.v                                           ; yes             ; User Verilog HDL File                  ; C:/Users/Jorge/workspace/VideoSensor/DE2_115-flash/cpu_jtag_debug_module_wrapper.v        ;
; cpu_mult_cell.v                                                           ; yes             ; User Verilog HDL File                  ; C:/Users/Jorge/workspace/VideoSensor/DE2_115-flash/cpu_mult_cell.v                        ;
; cpu_oci_test_bench.v                                                      ; yes             ; User Verilog HDL File                  ; C:/Users/Jorge/workspace/VideoSensor/DE2_115-flash/cpu_oci_test_bench.v                   ;
; cpu_test_bench.v                                                          ; yes             ; User Verilog HDL File                  ; C:/Users/Jorge/workspace/VideoSensor/DE2_115-flash/cpu_test_bench.v                       ;
; cpu_jtag_debug_module_sysclk.v                                            ; yes             ; User Verilog HDL File                  ; C:/Users/Jorge/workspace/VideoSensor/DE2_115-flash/cpu_jtag_debug_module_sysclk.v         ;
; cpu_jtag_debug_module_tck.v                                               ; yes             ; User Verilog HDL File                  ; C:/Users/Jorge/workspace/VideoSensor/DE2_115-flash/cpu_jtag_debug_module_tck.v            ;
; clock_crossing_io.v                                                       ; yes             ; User Verilog HDL File                  ; C:/Users/Jorge/workspace/VideoSensor/DE2_115-flash/clock_crossing_io.v                    ;
; DE2_115_SOPC_clock_0.v                                                    ; yes             ; User Verilog HDL File                  ; C:/Users/Jorge/workspace/VideoSensor/DE2_115-flash/DE2_115_SOPC_clock_0.v                 ;
; DE2_115_SOPC.v                                                            ; yes             ; User Verilog HDL File                  ; C:/Users/Jorge/workspace/VideoSensor/DE2_115-flash/DE2_115_SOPC.v                         ;
; DE2_115_WEB_SERVER.v                                                      ; yes             ; User Verilog HDL File                  ; C:/Users/Jorge/workspace/VideoSensor/DE2_115-flash/DE2_115_WEB_SERVER.v                   ;
; pll.v                                                                     ; yes             ; User Verilog HDL File                  ; C:/Users/Jorge/workspace/VideoSensor/DE2_115-flash/pll.v                                  ;
; ip/TERASIC_SRAM/TERASIC_SRAM.v                                            ; yes             ; User Verilog HDL File                  ; C:/Users/Jorge/workspace/VideoSensor/DE2_115-flash/ip/TERASIC_SRAM/TERASIC_SRAM.v         ;
; sram.v                                                                    ; yes             ; User Verilog HDL File                  ; C:/Users/Jorge/workspace/VideoSensor/DE2_115-flash/sram.v                                 ;
; ip/avalon_camera/hdl/avalon_camera.v                                      ; yes             ; User Verilog HDL File                  ; C:/Users/Jorge/workspace/VideoSensor/DE2_115-flash/ip/avalon_camera/hdl/avalon_camera.v   ;
; camera.v                                                                  ; yes             ; User Verilog HDL File                  ; C:/Users/Jorge/workspace/VideoSensor/DE2_115-flash/camera.v                               ;
; ip/apio_sensor/hdl/apio_sensor.v                                          ; yes             ; User Verilog HDL File                  ; C:/Users/Jorge/workspace/VideoSensor/DE2_115-flash/ip/apio_sensor/hdl/apio_sensor.v       ;
; sensor.v                                                                  ; yes             ; User Verilog HDL File                  ; C:/Users/Jorge/workspace/VideoSensor/DE2_115-flash/sensor.v                               ;
; ip/avalon_locator/hdl/avalon_locator.v                                    ; yes             ; User Verilog HDL File                  ; C:/Users/Jorge/workspace/VideoSensor/DE2_115-flash/ip/avalon_locator/hdl/avalon_locator.v ;
; tracker_0.v                                                               ; yes             ; User Verilog HDL File                  ; C:/Users/Jorge/workspace/VideoSensor/DE2_115-flash/tracker_0.v                            ;
; tracker_1.v                                                               ; yes             ; User Verilog HDL File                  ; C:/Users/Jorge/workspace/VideoSensor/DE2_115-flash/tracker_1.v                            ;
; tracker_2.v                                                               ; yes             ; User Verilog HDL File                  ; C:/Users/Jorge/workspace/VideoSensor/DE2_115-flash/tracker_2.v                            ;
; tracker_3.v                                                               ; yes             ; User Verilog HDL File                  ; C:/Users/Jorge/workspace/VideoSensor/DE2_115-flash/tracker_3.v                            ;
; tracker_4.v                                                               ; yes             ; User Verilog HDL File                  ; C:/Users/Jorge/workspace/VideoSensor/DE2_115-flash/tracker_4.v                            ;
; tracker_5.v                                                               ; yes             ; User Verilog HDL File                  ; C:/Users/Jorge/workspace/VideoSensor/DE2_115-flash/tracker_5.v                            ;
; ip/eth_ocm/eth_ocm.v                                                      ; yes             ; User Verilog HDL File                  ; C:/Users/Jorge/workspace/VideoSensor/DE2_115-flash/ip/eth_ocm/eth_ocm.v                   ;
; eth_ocm_0.v                                                               ; yes             ; User Verilog HDL File                  ; C:/Users/Jorge/workspace/VideoSensor/DE2_115-flash/eth_ocm_0.v                            ;
; sdram_pll.v                                                               ; yes             ; User Wizard-Generated File             ; C:/Users/Jorge/workspace/VideoSensor/DE2_115-flash/sdram_pll.v                            ;
; eth_avalon_functions.v                                                    ; yes             ; Auto-Found Verilog HDL File            ; C:/Users/Jorge/workspace/VideoSensor/DE2_115-flash/ip/eth_ocm/eth_avalon_functions.v      ;
; eth_defines.v                                                             ; yes             ; Auto-Found Verilog HDL File            ; C:/Users/Jorge/workspace/VideoSensor/DE2_115-flash/ip/eth_ocm/eth_defines.v               ;
; timescale.v                                                               ; yes             ; Auto-Found Verilog HDL File            ; C:/Users/Jorge/workspace/VideoSensor/DE2_115-flash/ip/eth_ocm/timescale.v                 ;
; altpll.tdf                                                                ; yes             ; Megafunction                           ; c:/altera/10.1/quartus/libraries/megafunctions/altpll.tdf                                 ;
; db/altpll_3mr2.tdf                                                        ; yes             ; Auto-Generated Megafunction            ; C:/Users/Jorge/workspace/VideoSensor/DE2_115-flash/db/altpll_3mr2.tdf                     ;
; dcfifo.tdf                                                                ; yes             ; Megafunction                           ; c:/altera/10.1/quartus/libraries/megafunctions/dcfifo.tdf                                 ;
; db/dcfifo_6rp1.tdf                                                        ; yes             ; Auto-Generated Megafunction            ; C:/Users/Jorge/workspace/VideoSensor/DE2_115-flash/db/dcfifo_6rp1.tdf                     ;
; db/a_gray2bin_8ib.tdf                                                     ; yes             ; Auto-Generated Megafunction            ; C:/Users/Jorge/workspace/VideoSensor/DE2_115-flash/db/a_gray2bin_8ib.tdf                  ;
; db/a_graycounter_777.tdf                                                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/Jorge/workspace/VideoSensor/DE2_115-flash/db/a_graycounter_777.tdf               ;
; db/a_graycounter_3lc.tdf                                                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/Jorge/workspace/VideoSensor/DE2_115-flash/db/a_graycounter_3lc.tdf               ;
; db/a_graycounter_2lc.tdf                                                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/Jorge/workspace/VideoSensor/DE2_115-flash/db/a_graycounter_2lc.tdf               ;
; db/altsyncram_8i51.tdf                                                    ; yes             ; Auto-Generated Megafunction            ; C:/Users/Jorge/workspace/VideoSensor/DE2_115-flash/db/altsyncram_8i51.tdf                 ;
; db/dffpipe_qe9.tdf                                                        ; yes             ; Auto-Generated Megafunction            ; C:/Users/Jorge/workspace/VideoSensor/DE2_115-flash/db/dffpipe_qe9.tdf                     ;
; db/alt_synch_pipe_sld.tdf                                                 ; yes             ; Auto-Generated Megafunction            ; C:/Users/Jorge/workspace/VideoSensor/DE2_115-flash/db/alt_synch_pipe_sld.tdf              ;
; db/dffpipe_re9.tdf                                                        ; yes             ; Auto-Generated Megafunction            ; C:/Users/Jorge/workspace/VideoSensor/DE2_115-flash/db/dffpipe_re9.tdf                     ;
; db/alt_synch_pipe_tld.tdf                                                 ; yes             ; Auto-Generated Megafunction            ; C:/Users/Jorge/workspace/VideoSensor/DE2_115-flash/db/alt_synch_pipe_tld.tdf              ;
; db/dffpipe_se9.tdf                                                        ; yes             ; Auto-Generated Megafunction            ; C:/Users/Jorge/workspace/VideoSensor/DE2_115-flash/db/dffpipe_se9.tdf                     ;
; db/cmpr_c66.tdf                                                           ; yes             ; Auto-Generated Megafunction            ; C:/Users/Jorge/workspace/VideoSensor/DE2_115-flash/db/cmpr_c66.tdf                        ;
; db/mux_j28.tdf                                                            ; yes             ; Auto-Generated Megafunction            ; C:/Users/Jorge/workspace/VideoSensor/DE2_115-flash/db/mux_j28.tdf                         ;
; gen_reset_n.v                                                             ; yes             ; Auto-Found Verilog HDL File            ; C:/Users/Jorge/workspace/VideoSensor/DE2_115-flash/gen_reset_n.v                          ;
; de2_115_sopc_burst_0.v                                                    ; yes             ; Auto-Found Verilog HDL File            ; C:/Users/Jorge/workspace/VideoSensor/DE2_115-flash/de2_115_sopc_burst_0.v                 ;
; de2_115_sopc_burst_1.v                                                    ; yes             ; Auto-Found Verilog HDL File            ; C:/Users/Jorge/workspace/VideoSensor/DE2_115-flash/de2_115_sopc_burst_1.v                 ;
; altera_std_synchronizer.v                                                 ; yes             ; Megafunction                           ; c:/altera/10.1/quartus/libraries/megafunctions/altera_std_synchronizer.v                  ;
; db/dcfifo_uvf1.tdf                                                        ; yes             ; Auto-Generated Megafunction            ; C:/Users/Jorge/workspace/VideoSensor/DE2_115-flash/db/dcfifo_uvf1.tdf                     ;
; db/a_graycounter_q57.tdf                                                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/Jorge/workspace/VideoSensor/DE2_115-flash/db/a_graycounter_q57.tdf               ;
; db/a_graycounter_mjc.tdf                                                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/Jorge/workspace/VideoSensor/DE2_115-flash/db/a_graycounter_mjc.tdf               ;
; db/a_graycounter_ljc.tdf                                                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/Jorge/workspace/VideoSensor/DE2_115-flash/db/a_graycounter_ljc.tdf               ;
; db/altsyncram_uj31.tdf                                                    ; yes             ; Auto-Generated Megafunction            ; C:/Users/Jorge/workspace/VideoSensor/DE2_115-flash/db/altsyncram_uj31.tdf                 ;
; db/alt_synch_pipe_fkd.tdf                                                 ; yes             ; Auto-Generated Megafunction            ; C:/Users/Jorge/workspace/VideoSensor/DE2_115-flash/db/alt_synch_pipe_fkd.tdf              ;
; db/dffpipe_ed9.tdf                                                        ; yes             ; Auto-Generated Megafunction            ; C:/Users/Jorge/workspace/VideoSensor/DE2_115-flash/db/dffpipe_ed9.tdf                     ;
; db/alt_synch_pipe_gkd.tdf                                                 ; yes             ; Auto-Generated Megafunction            ; C:/Users/Jorge/workspace/VideoSensor/DE2_115-flash/db/alt_synch_pipe_gkd.tdf              ;
; db/dffpipe_fd9.tdf                                                        ; yes             ; Auto-Generated Megafunction            ; C:/Users/Jorge/workspace/VideoSensor/DE2_115-flash/db/dffpipe_fd9.tdf                     ;
; db/cmpr_966.tdf                                                           ; yes             ; Auto-Generated Megafunction            ; C:/Users/Jorge/workspace/VideoSensor/DE2_115-flash/db/cmpr_966.tdf                        ;
; db/dcfifo_75g1.tdf                                                        ; yes             ; Auto-Generated Megafunction            ; C:/Users/Jorge/workspace/VideoSensor/DE2_115-flash/db/dcfifo_75g1.tdf                     ;
; db/a_gray2bin_ugb.tdf                                                     ; yes             ; Auto-Generated Megafunction            ; C:/Users/Jorge/workspace/VideoSensor/DE2_115-flash/db/a_gray2bin_ugb.tdf                  ;
; db/a_graycounter_t57.tdf                                                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/Jorge/workspace/VideoSensor/DE2_115-flash/db/a_graycounter_t57.tdf               ;
; db/a_graycounter_pjc.tdf                                                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/Jorge/workspace/VideoSensor/DE2_115-flash/db/a_graycounter_pjc.tdf               ;
; db/a_graycounter_ojc.tdf                                                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/Jorge/workspace/VideoSensor/DE2_115-flash/db/a_graycounter_ojc.tdf               ;
; db/altsyncram_qj31.tdf                                                    ; yes             ; Auto-Generated Megafunction            ; C:/Users/Jorge/workspace/VideoSensor/DE2_115-flash/db/altsyncram_qj31.tdf                 ;
; db/alt_synch_pipe_ikd.tdf                                                 ; yes             ; Auto-Generated Megafunction            ; C:/Users/Jorge/workspace/VideoSensor/DE2_115-flash/db/alt_synch_pipe_ikd.tdf              ;
; db/dffpipe_hd9.tdf                                                        ; yes             ; Auto-Generated Megafunction            ; C:/Users/Jorge/workspace/VideoSensor/DE2_115-flash/db/dffpipe_hd9.tdf                     ;
; db/dffpipe_gd9.tdf                                                        ; yes             ; Auto-Generated Megafunction            ; C:/Users/Jorge/workspace/VideoSensor/DE2_115-flash/db/dffpipe_gd9.tdf                     ;
; db/alt_synch_pipe_jkd.tdf                                                 ; yes             ; Auto-Generated Megafunction            ; C:/Users/Jorge/workspace/VideoSensor/DE2_115-flash/db/alt_synch_pipe_jkd.tdf              ;
; db/dffpipe_id9.tdf                                                        ; yes             ; Auto-Generated Megafunction            ; C:/Users/Jorge/workspace/VideoSensor/DE2_115-flash/db/dffpipe_id9.tdf                     ;
; db/cmpr_b66.tdf                                                           ; yes             ; Auto-Generated Megafunction            ; C:/Users/Jorge/workspace/VideoSensor/DE2_115-flash/db/cmpr_b66.tdf                        ;
; db/cmpr_a66.tdf                                                           ; yes             ; Auto-Generated Megafunction            ; C:/Users/Jorge/workspace/VideoSensor/DE2_115-flash/db/cmpr_a66.tdf                        ;
; altsyncram.tdf                                                            ; yes             ; Megafunction                           ; c:/altera/10.1/quartus/libraries/megafunctions/altsyncram.tdf                             ;
; db/altsyncram_8kd1.tdf                                                    ; yes             ; Auto-Generated Megafunction            ; C:/Users/Jorge/workspace/VideoSensor/DE2_115-flash/db/altsyncram_8kd1.tdf                 ;
; db/altsyncram_c5g1.tdf                                                    ; yes             ; Auto-Generated Megafunction            ; C:/Users/Jorge/workspace/VideoSensor/DE2_115-flash/db/altsyncram_c5g1.tdf                 ;
; cpu_ic_tag_ram.mif                                                        ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/Jorge/workspace/VideoSensor/DE2_115-flash/cpu_ic_tag_ram.mif                     ;
; db/altsyncram_bpf1.tdf                                                    ; yes             ; Auto-Generated Megafunction            ; C:/Users/Jorge/workspace/VideoSensor/DE2_115-flash/db/altsyncram_bpf1.tdf                 ;
; cpu_bht_ram.mif                                                           ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/Jorge/workspace/VideoSensor/DE2_115-flash/cpu_bht_ram.mif                        ;
; db/altsyncram_b7f1.tdf                                                    ; yes             ; Auto-Generated Megafunction            ; C:/Users/Jorge/workspace/VideoSensor/DE2_115-flash/db/altsyncram_b7f1.tdf                 ;
; cpu_rf_ram_a.mif                                                          ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/Jorge/workspace/VideoSensor/DE2_115-flash/cpu_rf_ram_a.mif                       ;
; db/altsyncram_c7f1.tdf                                                    ; yes             ; Auto-Generated Megafunction            ; C:/Users/Jorge/workspace/VideoSensor/DE2_115-flash/db/altsyncram_c7f1.tdf                 ;
; cpu_rf_ram_b.mif                                                          ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/Jorge/workspace/VideoSensor/DE2_115-flash/cpu_rf_ram_b.mif                       ;
; db/altsyncram_3hf1.tdf                                                    ; yes             ; Auto-Generated Megafunction            ; C:/Users/Jorge/workspace/VideoSensor/DE2_115-flash/db/altsyncram_3hf1.tdf                 ;
; cpu_dc_tag_ram.mif                                                        ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/Jorge/workspace/VideoSensor/DE2_115-flash/cpu_dc_tag_ram.mif                     ;
; db/altsyncram_ujf1.tdf                                                    ; yes             ; Auto-Generated Megafunction            ; C:/Users/Jorge/workspace/VideoSensor/DE2_115-flash/db/altsyncram_ujf1.tdf                 ;
; db/altsyncram_r3d1.tdf                                                    ; yes             ; Auto-Generated Megafunction            ; C:/Users/Jorge/workspace/VideoSensor/DE2_115-flash/db/altsyncram_r3d1.tdf                 ;
; altmult_add.tdf                                                           ; yes             ; Megafunction                           ; c:/altera/10.1/quartus/libraries/megafunctions/altmult_add.tdf                            ;
; db/mult_add_mgr2.tdf                                                      ; yes             ; Auto-Generated Megafunction            ; C:/Users/Jorge/workspace/VideoSensor/DE2_115-flash/db/mult_add_mgr2.tdf                   ;
; db/ded_mult_ks81.tdf                                                      ; yes             ; Auto-Generated Megafunction            ; C:/Users/Jorge/workspace/VideoSensor/DE2_115-flash/db/ded_mult_ks81.tdf                   ;
; db/dffpipe_93c.tdf                                                        ; yes             ; Auto-Generated Megafunction            ; C:/Users/Jorge/workspace/VideoSensor/DE2_115-flash/db/dffpipe_93c.tdf                     ;
; db/mult_add_ogr2.tdf                                                      ; yes             ; Auto-Generated Megafunction            ; C:/Users/Jorge/workspace/VideoSensor/DE2_115-flash/db/mult_add_ogr2.tdf                   ;
; db/altsyncram_f572.tdf                                                    ; yes             ; Auto-Generated Megafunction            ; C:/Users/Jorge/workspace/VideoSensor/DE2_115-flash/db/altsyncram_f572.tdf                 ;
; cpu_ociram_default_contents.mif                                           ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/Jorge/workspace/VideoSensor/DE2_115-flash/cpu_ociram_default_contents.mif        ;
; db/altsyncram_0a02.tdf                                                    ; yes             ; Auto-Generated Megafunction            ; C:/Users/Jorge/workspace/VideoSensor/DE2_115-flash/db/altsyncram_0a02.tdf                 ;
; sld_virtual_jtag_basic.v                                                  ; yes             ; Megafunction                           ; c:/altera/10.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                   ;
; eth_miim.v                                                                ; yes             ; Auto-Found Verilog HDL File            ; C:/Users/Jorge/workspace/VideoSensor/DE2_115-flash/ip/eth_ocm/eth_miim.v                  ;
; eth_clockgen.v                                                            ; yes             ; Auto-Found Verilog HDL File            ; C:/Users/Jorge/workspace/VideoSensor/DE2_115-flash/ip/eth_ocm/eth_clockgen.v              ;
; eth_shiftreg.v                                                            ; yes             ; Auto-Found Verilog HDL File            ; C:/Users/Jorge/workspace/VideoSensor/DE2_115-flash/ip/eth_ocm/eth_shiftreg.v              ;
; eth_outputcontrol.v                                                       ; yes             ; Auto-Found Verilog HDL File            ; C:/Users/Jorge/workspace/VideoSensor/DE2_115-flash/ip/eth_ocm/eth_outputcontrol.v         ;
; eth_registers.v                                                           ; yes             ; Auto-Found Verilog HDL File            ; C:/Users/Jorge/workspace/VideoSensor/DE2_115-flash/ip/eth_ocm/eth_registers.v             ;
; eth_register.v                                                            ; yes             ; Auto-Found Verilog HDL File            ; C:/Users/Jorge/workspace/VideoSensor/DE2_115-flash/ip/eth_ocm/eth_register.v              ;
; eth_maccontrol.v                                                          ; yes             ; Auto-Found Verilog HDL File            ; C:/Users/Jorge/workspace/VideoSensor/DE2_115-flash/ip/eth_ocm/eth_maccontrol.v            ;
; eth_receivecontrol.v                                                      ; yes             ; Auto-Found Verilog HDL File            ; C:/Users/Jorge/workspace/VideoSensor/DE2_115-flash/ip/eth_ocm/eth_receivecontrol.v        ;
; eth_transmitcontrol.v                                                     ; yes             ; Auto-Found Verilog HDL File            ; C:/Users/Jorge/workspace/VideoSensor/DE2_115-flash/ip/eth_ocm/eth_transmitcontrol.v       ;
; eth_txethmac.v                                                            ; yes             ; Auto-Found Verilog HDL File            ; C:/Users/Jorge/workspace/VideoSensor/DE2_115-flash/ip/eth_ocm/eth_txethmac.v              ;
; eth_txcounters.v                                                          ; yes             ; Auto-Found Verilog HDL File            ; C:/Users/Jorge/workspace/VideoSensor/DE2_115-flash/ip/eth_ocm/eth_txcounters.v            ;
; eth_txstatem.v                                                            ; yes             ; Auto-Found Verilog HDL File            ; C:/Users/Jorge/workspace/VideoSensor/DE2_115-flash/ip/eth_ocm/eth_txstatem.v              ;
; eth_crc.v                                                                 ; yes             ; Auto-Found Verilog HDL File            ; C:/Users/Jorge/workspace/VideoSensor/DE2_115-flash/ip/eth_ocm/eth_crc.v                   ;
; eth_random.v                                                              ; yes             ; Auto-Found Verilog HDL File            ; C:/Users/Jorge/workspace/VideoSensor/DE2_115-flash/ip/eth_ocm/eth_random.v                ;
; eth_rxethmac.v                                                            ; yes             ; Auto-Found Verilog HDL File            ; C:/Users/Jorge/workspace/VideoSensor/DE2_115-flash/ip/eth_ocm/eth_rxethmac.v              ;
; eth_rxstatem.v                                                            ; yes             ; Auto-Found Verilog HDL File            ; C:/Users/Jorge/workspace/VideoSensor/DE2_115-flash/ip/eth_ocm/eth_rxstatem.v              ;
; eth_rxcounters.v                                                          ; yes             ; Auto-Found Verilog HDL File            ; C:/Users/Jorge/workspace/VideoSensor/DE2_115-flash/ip/eth_ocm/eth_rxcounters.v            ;
; eth_rxaddrcheck.v                                                         ; yes             ; Auto-Found Verilog HDL File            ; C:/Users/Jorge/workspace/VideoSensor/DE2_115-flash/ip/eth_ocm/eth_rxaddrcheck.v           ;
; eth_avalon.v                                                              ; yes             ; Auto-Found Verilog HDL File            ; C:/Users/Jorge/workspace/VideoSensor/DE2_115-flash/ip/eth_ocm/eth_avalon.v                ;
; eth_avalon_bd_ram.v                                                       ; yes             ; Auto-Found Verilog HDL File            ; C:/Users/Jorge/workspace/VideoSensor/DE2_115-flash/ip/eth_ocm/eth_avalon_bd_ram.v         ;
; eth_avalon_rxdma.v                                                        ; yes             ; Auto-Found Verilog HDL File            ; C:/Users/Jorge/workspace/VideoSensor/DE2_115-flash/ip/eth_ocm/eth_avalon_rxdma.v          ;
; eth_avalon_dma_fifo.v                                                     ; yes             ; Auto-Found Verilog HDL File            ; C:/Users/Jorge/workspace/VideoSensor/DE2_115-flash/ip/eth_ocm/eth_avalon_dma_fifo.v       ;
; db/dcfifo_7rm1.tdf                                                        ; yes             ; Auto-Generated Megafunction            ; C:/Users/Jorge/workspace/VideoSensor/DE2_115-flash/db/dcfifo_7rm1.tdf                     ;
; db/a_gray2bin_7ib.tdf                                                     ; yes             ; Auto-Generated Megafunction            ; C:/Users/Jorge/workspace/VideoSensor/DE2_115-flash/db/a_gray2bin_7ib.tdf                  ;
; db/a_graycounter_677.tdf                                                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/Jorge/workspace/VideoSensor/DE2_115-flash/db/a_graycounter_677.tdf               ;
; db/a_graycounter_4lc.tdf                                                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/Jorge/workspace/VideoSensor/DE2_115-flash/db/a_graycounter_4lc.tdf               ;
; db/a_graycounter_1lc.tdf                                                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/Jorge/workspace/VideoSensor/DE2_115-flash/db/a_graycounter_1lc.tdf               ;
; db/altsyncram_9f11.tdf                                                    ; yes             ; Auto-Generated Megafunction            ; C:/Users/Jorge/workspace/VideoSensor/DE2_115-flash/db/altsyncram_9f11.tdf                 ;
; db/dffpipe_8d9.tdf                                                        ; yes             ; Auto-Generated Megafunction            ; C:/Users/Jorge/workspace/VideoSensor/DE2_115-flash/db/dffpipe_8d9.tdf                     ;
; db/dffpipe_pe9.tdf                                                        ; yes             ; Auto-Generated Megafunction            ; C:/Users/Jorge/workspace/VideoSensor/DE2_115-flash/db/dffpipe_pe9.tdf                     ;
; db/alt_synch_pipe_rld.tdf                                                 ; yes             ; Auto-Generated Megafunction            ; C:/Users/Jorge/workspace/VideoSensor/DE2_115-flash/db/alt_synch_pipe_rld.tdf              ;
; db/dffpipe_te9.tdf                                                        ; yes             ; Auto-Generated Megafunction            ; C:/Users/Jorge/workspace/VideoSensor/DE2_115-flash/db/dffpipe_te9.tdf                     ;
; db/alt_synch_pipe_uld.tdf                                                 ; yes             ; Auto-Generated Megafunction            ; C:/Users/Jorge/workspace/VideoSensor/DE2_115-flash/db/alt_synch_pipe_uld.tdf              ;
; db/dffpipe_ue9.tdf                                                        ; yes             ; Auto-Generated Megafunction            ; C:/Users/Jorge/workspace/VideoSensor/DE2_115-flash/db/dffpipe_ue9.tdf                     ;
; db/cmpr_o76.tdf                                                           ; yes             ; Auto-Generated Megafunction            ; C:/Users/Jorge/workspace/VideoSensor/DE2_115-flash/db/cmpr_o76.tdf                        ;
; db/dcfifo_ipm1.tdf                                                        ; yes             ; Auto-Generated Megafunction            ; C:/Users/Jorge/workspace/VideoSensor/DE2_115-flash/db/dcfifo_ipm1.tdf                     ;
; db/a_gray2bin_6ib.tdf                                                     ; yes             ; Auto-Generated Megafunction            ; C:/Users/Jorge/workspace/VideoSensor/DE2_115-flash/db/a_gray2bin_6ib.tdf                  ;
; db/a_graycounter_577.tdf                                                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/Jorge/workspace/VideoSensor/DE2_115-flash/db/a_graycounter_577.tdf               ;
; db/a_graycounter_5lc.tdf                                                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/Jorge/workspace/VideoSensor/DE2_115-flash/db/a_graycounter_5lc.tdf               ;
; db/a_graycounter_0lc.tdf                                                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/Jorge/workspace/VideoSensor/DE2_115-flash/db/a_graycounter_0lc.tdf               ;
; db/altsyncram_lc11.tdf                                                    ; yes             ; Auto-Generated Megafunction            ; C:/Users/Jorge/workspace/VideoSensor/DE2_115-flash/db/altsyncram_lc11.tdf                 ;
; db/dffpipe_oe9.tdf                                                        ; yes             ; Auto-Generated Megafunction            ; C:/Users/Jorge/workspace/VideoSensor/DE2_115-flash/db/dffpipe_oe9.tdf                     ;
; db/alt_synch_pipe_qld.tdf                                                 ; yes             ; Auto-Generated Megafunction            ; C:/Users/Jorge/workspace/VideoSensor/DE2_115-flash/db/alt_synch_pipe_qld.tdf              ;
; db/dffpipe_ve9.tdf                                                        ; yes             ; Auto-Generated Megafunction            ; C:/Users/Jorge/workspace/VideoSensor/DE2_115-flash/db/dffpipe_ve9.tdf                     ;
; db/alt_synch_pipe_vld.tdf                                                 ; yes             ; Auto-Generated Megafunction            ; C:/Users/Jorge/workspace/VideoSensor/DE2_115-flash/db/alt_synch_pipe_vld.tdf              ;
; db/dffpipe_0f9.tdf                                                        ; yes             ; Auto-Generated Megafunction            ; C:/Users/Jorge/workspace/VideoSensor/DE2_115-flash/db/dffpipe_0f9.tdf                     ;
; db/cmpr_n76.tdf                                                           ; yes             ; Auto-Generated Megafunction            ; C:/Users/Jorge/workspace/VideoSensor/DE2_115-flash/db/cmpr_n76.tdf                        ;
; eth_dc_reg.v                                                              ; yes             ; Auto-Found Verilog HDL File            ; C:/Users/Jorge/workspace/VideoSensor/DE2_115-flash/ip/eth_ocm/eth_dc_reg.v                ;
; eth_avalon_txdma.v                                                        ; yes             ; Auto-Found Verilog HDL File            ; C:/Users/Jorge/workspace/VideoSensor/DE2_115-flash/ip/eth_ocm/eth_avalon_txdma.v          ;
; db/dcfifo_7nm1.tdf                                                        ; yes             ; Auto-Generated Megafunction            ; C:/Users/Jorge/workspace/VideoSensor/DE2_115-flash/db/dcfifo_7nm1.tdf                     ;
; db/a_gray2bin_tgb.tdf                                                     ; yes             ; Auto-Generated Megafunction            ; C:/Users/Jorge/workspace/VideoSensor/DE2_115-flash/db/a_gray2bin_tgb.tdf                  ;
; db/a_graycounter_s57.tdf                                                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/Jorge/workspace/VideoSensor/DE2_115-flash/db/a_graycounter_s57.tdf               ;
; db/a_graycounter_qjc.tdf                                                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/Jorge/workspace/VideoSensor/DE2_115-flash/db/a_graycounter_qjc.tdf               ;
; db/a_graycounter_njc.tdf                                                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/Jorge/workspace/VideoSensor/DE2_115-flash/db/a_graycounter_njc.tdf               ;
; db/altsyncram_mc11.tdf                                                    ; yes             ; Auto-Generated Megafunction            ; C:/Users/Jorge/workspace/VideoSensor/DE2_115-flash/db/altsyncram_mc11.tdf                 ;
; db/dffpipe_jd9.tdf                                                        ; yes             ; Auto-Generated Megafunction            ; C:/Users/Jorge/workspace/VideoSensor/DE2_115-flash/db/dffpipe_jd9.tdf                     ;
; db/alt_synch_pipe_hkd.tdf                                                 ; yes             ; Auto-Generated Megafunction            ; C:/Users/Jorge/workspace/VideoSensor/DE2_115-flash/db/alt_synch_pipe_hkd.tdf              ;
; db/dffpipe_kd9.tdf                                                        ; yes             ; Auto-Generated Megafunction            ; C:/Users/Jorge/workspace/VideoSensor/DE2_115-flash/db/dffpipe_kd9.tdf                     ;
; db/alt_synch_pipe_kkd.tdf                                                 ; yes             ; Auto-Generated Megafunction            ; C:/Users/Jorge/workspace/VideoSensor/DE2_115-flash/db/alt_synch_pipe_kkd.tdf              ;
; db/dffpipe_ld9.tdf                                                        ; yes             ; Auto-Generated Megafunction            ; C:/Users/Jorge/workspace/VideoSensor/DE2_115-flash/db/dffpipe_ld9.tdf                     ;
; db/cmpr_e66.tdf                                                           ; yes             ; Auto-Generated Megafunction            ; C:/Users/Jorge/workspace/VideoSensor/DE2_115-flash/db/cmpr_e66.tdf                        ;
; eth_macstatus.v                                                           ; yes             ; Auto-Found Verilog HDL File            ; C:/Users/Jorge/workspace/VideoSensor/DE2_115-flash/ip/eth_ocm/eth_macstatus.v             ;
; scfifo.tdf                                                                ; yes             ; Megafunction                           ; c:/altera/10.1/quartus/libraries/megafunctions/scfifo.tdf                                 ;
; db/scfifo_jr21.tdf                                                        ; yes             ; Auto-Generated Megafunction            ; C:/Users/Jorge/workspace/VideoSensor/DE2_115-flash/db/scfifo_jr21.tdf                     ;
; db/a_dpfifo_q131.tdf                                                      ; yes             ; Auto-Generated Megafunction            ; C:/Users/Jorge/workspace/VideoSensor/DE2_115-flash/db/a_dpfifo_q131.tdf                   ;
; db/a_fefifo_7cf.tdf                                                       ; yes             ; Auto-Generated Megafunction            ; C:/Users/Jorge/workspace/VideoSensor/DE2_115-flash/db/a_fefifo_7cf.tdf                    ;
; db/cntr_do7.tdf                                                           ; yes             ; Auto-Generated Megafunction            ; C:/Users/Jorge/workspace/VideoSensor/DE2_115-flash/db/cntr_do7.tdf                        ;
; db/dpram_nl21.tdf                                                         ; yes             ; Auto-Generated Megafunction            ; C:/Users/Jorge/workspace/VideoSensor/DE2_115-flash/db/dpram_nl21.tdf                      ;
; db/altsyncram_r1m1.tdf                                                    ; yes             ; Auto-Generated Megafunction            ; C:/Users/Jorge/workspace/VideoSensor/DE2_115-flash/db/altsyncram_r1m1.tdf                 ;
; db/cntr_1ob.tdf                                                           ; yes             ; Auto-Generated Megafunction            ; C:/Users/Jorge/workspace/VideoSensor/DE2_115-flash/db/cntr_1ob.tdf                        ;
; alt_jtag_atlantic.v                                                       ; yes             ; Encrypted Megafunction                 ; c:/altera/10.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v                        ;
; led_pio.v                                                                 ; yes             ; Auto-Found Verilog HDL File            ; C:/Users/Jorge/workspace/VideoSensor/DE2_115-flash/led_pio.v                              ;
; sld_hub.vhd                                                               ; yes             ; Encrypted Megafunction                 ; c:/altera/10.1/quartus/libraries/megafunctions/sld_hub.vhd                                ;
; sld_rom_sr.vhd                                                            ; yes             ; Encrypted Megafunction                 ; c:/altera/10.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                             ;
; db/altsyncram_umm1.tdf                                                    ; yes             ; Auto-Generated Megafunction            ; C:/Users/Jorge/workspace/VideoSensor/DE2_115-flash/db/altsyncram_umm1.tdf                 ;
; db/altsyncram_23h1.tdf                                                    ; yes             ; Auto-Generated Megafunction            ; C:/Users/Jorge/workspace/VideoSensor/DE2_115-flash/db/altsyncram_23h1.tdf                 ;
; db/altsyncram_03h1.tdf                                                    ; yes             ; Auto-Generated Megafunction            ; C:/Users/Jorge/workspace/VideoSensor/DE2_115-flash/db/altsyncram_03h1.tdf                 ;
; db/altsyncram_g2h1.tdf                                                    ; yes             ; Auto-Generated Megafunction            ; C:/Users/Jorge/workspace/VideoSensor/DE2_115-flash/db/altsyncram_g2h1.tdf                 ;
; lpm_mult.tdf                                                              ; yes             ; Megafunction                           ; c:/altera/10.1/quartus/libraries/megafunctions/lpm_mult.tdf                               ;
; multcore.tdf                                                              ; yes             ; Megafunction                           ; c:/altera/10.1/quartus/libraries/megafunctions/multcore.tdf                               ;
; mpar_add.tdf                                                              ; yes             ; Megafunction                           ; c:/altera/10.1/quartus/libraries/megafunctions/mpar_add.tdf                               ;
; lpm_add_sub.tdf                                                           ; yes             ; Megafunction                           ; c:/altera/10.1/quartus/libraries/megafunctions/lpm_add_sub.tdf                            ;
; db/add_sub_kgh.tdf                                                        ; yes             ; Auto-Generated Megafunction            ; C:/Users/Jorge/workspace/VideoSensor/DE2_115-flash/db/add_sub_kgh.tdf                     ;
; db/add_sub_ogh.tdf                                                        ; yes             ; Auto-Generated Megafunction            ; C:/Users/Jorge/workspace/VideoSensor/DE2_115-flash/db/add_sub_ogh.tdf                     ;
; altshift.tdf                                                              ; yes             ; Megafunction                           ; c:/altera/10.1/quartus/libraries/megafunctions/altshift.tdf                               ;
; db/mult_7dt.tdf                                                           ; yes             ; Auto-Generated Megafunction            ; C:/Users/Jorge/workspace/VideoSensor/DE2_115-flash/db/mult_7dt.tdf                        ;
; lpm_divide.tdf                                                            ; yes             ; Megafunction                           ; c:/altera/10.1/quartus/libraries/megafunctions/lpm_divide.tdf                             ;
; db/lpm_divide_2jm.tdf                                                     ; yes             ; Auto-Generated Megafunction            ; C:/Users/Jorge/workspace/VideoSensor/DE2_115-flash/db/lpm_divide_2jm.tdf                  ;
; db/sign_div_unsign_qlh.tdf                                                ; yes             ; Auto-Generated Megafunction            ; C:/Users/Jorge/workspace/VideoSensor/DE2_115-flash/db/sign_div_unsign_qlh.tdf             ;
; db/alt_u_div_87f.tdf                                                      ; yes             ; Auto-Generated Megafunction            ; C:/Users/Jorge/workspace/VideoSensor/DE2_115-flash/db/alt_u_div_87f.tdf                   ;
; db/add_sub_7pc.tdf                                                        ; yes             ; Auto-Generated Megafunction            ; C:/Users/Jorge/workspace/VideoSensor/DE2_115-flash/db/add_sub_7pc.tdf                     ;
; db/add_sub_8pc.tdf                                                        ; yes             ; Auto-Generated Megafunction            ; C:/Users/Jorge/workspace/VideoSensor/DE2_115-flash/db/add_sub_8pc.tdf                     ;
; C:/Users/Jorge/workspace/VideoSensor/DE2_115-flash/db/altsyncram_i5h1.tdf ; yes             ; Auto-Generated Megafunction            ; C:/Users/Jorge/workspace/VideoSensor/DE2_115-flash/db/altsyncram_i5h1.tdf                 ;
; C:/Users/Jorge/workspace/VideoSensor/DE2_115-flash/db/altsyncram_25h1.tdf ; yes             ; Auto-Generated Megafunction            ; C:/Users/Jorge/workspace/VideoSensor/DE2_115-flash/db/altsyncram_25h1.tdf                 ;
+---------------------------------------------------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                   ;
+---------------------------------------------+---------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                           ;
+---------------------------------------------+---------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 20,255                                                                          ;
;                                             ;                                                                                 ;
; Total combinational functions               ; 15934                                                                           ;
; Logic element usage by number of LUT inputs ;                                                                                 ;
;     -- 4 input functions                    ; 7117                                                                            ;
;     -- 3 input functions                    ; 5852                                                                            ;
;     -- <=2 input functions                  ; 2965                                                                            ;
;                                             ;                                                                                 ;
; Logic elements by mode                      ;                                                                                 ;
;     -- normal mode                          ; 11962                                                                           ;
;     -- arithmetic mode                      ; 3972                                                                            ;
;                                             ;                                                                                 ;
; Total registers                             ; 11091                                                                           ;
;     -- Dedicated logic registers            ; 11091                                                                           ;
;     -- I/O registers                        ; 0                                                                               ;
;                                             ;                                                                                 ;
; I/O pins                                    ; 340                                                                             ;
; Total memory bits                           ; 543968                                                                          ;
; Embedded Multiplier 9-bit elements          ; 6                                                                               ;
; Total PLLs                                  ; 2                                                                               ;
;     -- PLLs                                 ; 2                                                                               ;
;                                             ;                                                                                 ;
; Maximum fan-out node                        ; DE2_115_SOPC:DE2_115_SOPC_inst|pll:the_pll|pll_altpll_shu2:sd1|wire_pll7_clk[0] ;
; Maximum fan-out                             ; 5190                                                                            ;
; Total fan-out                               ; 101986                                                                          ;
; Average fan-out                             ; 3.60                                                                            ;
+---------------------------------------------+---------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                                ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                ; Library Name ;
+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |DE2_115_WEB_SERVER                                                                                                                       ; 15934 (3)         ; 11091 (0)    ; 543968      ; 6            ; 0       ; 3         ; 340  ; 0            ; |DE2_115_WEB_SERVER                                                                                                                                                                                                                                                                                ;              ;
;    |DE2_115_SOPC:DE2_115_SOPC_inst|                                                                                                       ; 12782 (1)         ; 9112 (0)     ; 363744      ; 4            ; 0       ; 2         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst                                                                                                                                                                                                                                                 ;              ;
;       |DE2_115_SOPC_burst_0:the_DE2_115_SOPC_burst_0|                                                                                     ; 46 (46)           ; 38 (38)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_burst_0:the_DE2_115_SOPC_burst_0                                                                                                                                                                                                   ;              ;
;       |DE2_115_SOPC_burst_0_downstream_arbitrator:the_DE2_115_SOPC_burst_0_downstream|                                                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_burst_0_downstream_arbitrator:the_DE2_115_SOPC_burst_0_downstream                                                                                                                                                                  ;              ;
;       |DE2_115_SOPC_burst_1:the_DE2_115_SOPC_burst_1|                                                                                     ; 127 (127)         ; 42 (42)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_burst_1:the_DE2_115_SOPC_burst_1                                                                                                                                                                                                   ;              ;
;       |DE2_115_SOPC_burst_1_downstream_arbitrator:the_DE2_115_SOPC_burst_1_downstream|                                                    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_burst_1_downstream_arbitrator:the_DE2_115_SOPC_burst_1_downstream                                                                                                                                                                  ;              ;
;       |DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0|                                                                                     ; 17 (0)            ; 34 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0                                                                                                                                                                                                   ;              ;
;          |DE2_115_SOPC_clock_0_edge_to_pulse:read_done_edge_to_pulse|                                                                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0|DE2_115_SOPC_clock_0_edge_to_pulse:read_done_edge_to_pulse                                                                                                                                        ;              ;
;          |DE2_115_SOPC_clock_0_edge_to_pulse:read_request_edge_to_pulse|                                                                  ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0|DE2_115_SOPC_clock_0_edge_to_pulse:read_request_edge_to_pulse                                                                                                                                     ;              ;
;          |DE2_115_SOPC_clock_0_edge_to_pulse:write_done_edge_to_pulse|                                                                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0|DE2_115_SOPC_clock_0_edge_to_pulse:write_done_edge_to_pulse                                                                                                                                       ;              ;
;          |DE2_115_SOPC_clock_0_edge_to_pulse:write_request_edge_to_pulse|                                                                 ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0|DE2_115_SOPC_clock_0_edge_to_pulse:write_request_edge_to_pulse                                                                                                                                    ;              ;
;          |DE2_115_SOPC_clock_0_master_FSM:master_FSM|                                                                                     ; 5 (5)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0|DE2_115_SOPC_clock_0_master_FSM:master_FSM                                                                                                                                                        ;              ;
;          |DE2_115_SOPC_clock_0_slave_FSM:slave_FSM|                                                                                       ; 11 (11)           ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0|DE2_115_SOPC_clock_0_slave_FSM:slave_FSM                                                                                                                                                          ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer1|                                                                           ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer1                                                                                                                                              ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer2|                                                                           ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2                                                                                                                                              ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer3|                                                                           ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3                                                                                                                                              ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer|                                                                            ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                                               ;              ;
;       |DE2_115_SOPC_clock_0_in_arbitrator:the_DE2_115_SOPC_clock_0_in|                                                                    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0_in_arbitrator:the_DE2_115_SOPC_clock_0_in                                                                                                                                                                                  ;              ;
;       |DE2_115_SOPC_reset_altpll_io_domain_synch_module:DE2_115_SOPC_reset_altpll_io_domain_synch|                                        ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_reset_altpll_io_domain_synch_module:DE2_115_SOPC_reset_altpll_io_domain_synch                                                                                                                                                      ;              ;
;       |DE2_115_SOPC_reset_altpll_sys_domain_synch_module:DE2_115_SOPC_reset_altpll_sys_domain_synch|                                      ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_reset_altpll_sys_domain_synch_module:DE2_115_SOPC_reset_altpll_sys_domain_synch                                                                                                                                                    ;              ;
;       |DE2_115_SOPC_reset_clk_50_domain_synch_module:DE2_115_SOPC_reset_clk_50_domain_synch|                                              ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_reset_clk_50_domain_synch_module:DE2_115_SOPC_reset_clk_50_domain_synch                                                                                                                                                            ;              ;
;       |camera:the_camera|                                                                                                                 ; 197 (0)           ; 184 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|camera:the_camera                                                                                                                                                                                                                               ;              ;
;          |avalon_camera:camera|                                                                                                           ; 197 (197)         ; 184 (184)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|camera:the_camera|avalon_camera:camera                                                                                                                                                                                                          ;              ;
;       |camera_s1_arbitrator:the_camera_s1|                                                                                                ; 6 (6)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|camera_s1_arbitrator:the_camera_s1                                                                                                                                                                                                              ;              ;
;       |clock_crossing_io:the_clock_crossing_io|                                                                                           ; 167 (5)           ; 194 (5)      ; 9696        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io                                                                                                                                                                                                         ;              ;
;          |clock_crossing_io_downstream_fifo:the_downstream_fifo|                                                                          ; 56 (0)            ; 67 (0)       ; 1504        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo                                                                                                                                                   ;              ;
;             |dcfifo:downstream_fifo|                                                                                                      ; 56 (0)            ; 67 (0)       ; 1504        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo                                                                                                                            ;              ;
;                |dcfifo_uvf1:auto_generated|                                                                                               ; 56 (6)            ; 67 (16)      ; 1504        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_uvf1:auto_generated                                                                                                 ;              ;
;                   |a_graycounter_ljc:wrptr_gp|                                                                                            ; 10 (10)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_uvf1:auto_generated|a_graycounter_ljc:wrptr_gp                                                                      ;              ;
;                   |a_graycounter_mjc:wrptr_g1p|                                                                                           ; 11 (11)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_uvf1:auto_generated|a_graycounter_mjc:wrptr_g1p                                                                     ;              ;
;                   |a_graycounter_q57:rdptr_g1p|                                                                                           ; 13 (13)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_uvf1:auto_generated|a_graycounter_q57:rdptr_g1p                                                                     ;              ;
;                   |alt_synch_pipe_fkd:rs_dgwp|                                                                                            ; 0 (0)             ; 12 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_uvf1:auto_generated|alt_synch_pipe_fkd:rs_dgwp                                                                      ;              ;
;                      |dffpipe_ed9:dffpipe15|                                                                                              ; 0 (0)             ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_uvf1:auto_generated|alt_synch_pipe_fkd:rs_dgwp|dffpipe_ed9:dffpipe15                                                ;              ;
;                   |alt_synch_pipe_gkd:ws_dgrp|                                                                                            ; 0 (0)             ; 12 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_uvf1:auto_generated|alt_synch_pipe_gkd:ws_dgrp                                                                      ;              ;
;                      |dffpipe_fd9:dffpipe18|                                                                                              ; 0 (0)             ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_uvf1:auto_generated|alt_synch_pipe_gkd:ws_dgrp|dffpipe_fd9:dffpipe18                                                ;              ;
;                   |altsyncram_uj31:fifo_ram|                                                                                              ; 0 (0)             ; 0 (0)        ; 1504        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_uvf1:auto_generated|altsyncram_uj31:fifo_ram                                                                        ;              ;
;                   |mux_j28:rdemp_eq_comp_lsb_mux|                                                                                         ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_uvf1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux                                                                   ;              ;
;                   |mux_j28:rdemp_eq_comp_msb_mux|                                                                                         ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_uvf1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux                                                                   ;              ;
;                   |mux_j28:wrfull_eq_comp_lsb_mux|                                                                                        ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_uvf1:auto_generated|mux_j28:wrfull_eq_comp_lsb_mux                                                                  ;              ;
;                   |mux_j28:wrfull_eq_comp_msb_mux|                                                                                        ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_uvf1:auto_generated|mux_j28:wrfull_eq_comp_msb_mux                                                                  ;              ;
;          |clock_crossing_io_upstream_fifo:the_upstream_fifo|                                                                              ; 106 (0)           ; 122 (0)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo                                                                                                                                                       ;              ;
;             |dcfifo:upstream_fifo|                                                                                                        ; 106 (0)           ; 122 (0)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo                                                                                                                                  ;              ;
;                |dcfifo_75g1:auto_generated|                                                                                               ; 106 (14)          ; 122 (31)     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated                                                                                                       ;              ;
;                   |a_gray2bin_ugb:wrptr_g_gray2bin|                                                                                       ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|a_gray2bin_ugb:wrptr_g_gray2bin                                                                       ;              ;
;                   |a_gray2bin_ugb:ws_dgrp_gray2bin|                                                                                       ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|a_gray2bin_ugb:ws_dgrp_gray2bin                                                                       ;              ;
;                   |a_graycounter_ojc:wrptr_gp|                                                                                            ; 16 (16)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|a_graycounter_ojc:wrptr_gp                                                                            ;              ;
;                   |a_graycounter_pjc:wrptr_g1p|                                                                                           ; 16 (16)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|a_graycounter_pjc:wrptr_g1p                                                                           ;              ;
;                   |a_graycounter_t57:rdptr_g1p|                                                                                           ; 17 (17)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|a_graycounter_t57:rdptr_g1p                                                                           ;              ;
;                   |alt_synch_pipe_ikd:rs_dgwp|                                                                                            ; 0 (0)             ; 18 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|alt_synch_pipe_ikd:rs_dgwp                                                                            ;              ;
;                      |dffpipe_hd9:dffpipe15|                                                                                              ; 0 (0)             ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe15                                                      ;              ;
;                   |alt_synch_pipe_jkd:ws_dgrp|                                                                                            ; 0 (0)             ; 18 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|alt_synch_pipe_jkd:ws_dgrp                                                                            ;              ;
;                      |dffpipe_id9:dffpipe19|                                                                                              ; 0 (0)             ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19                                                      ;              ;
;                   |altsyncram_qj31:fifo_ram|                                                                                              ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|altsyncram_qj31:fifo_ram                                                                              ;              ;
;                   |cmpr_a66:rdempty_eq_comp1_msb|                                                                                         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|cmpr_a66:rdempty_eq_comp1_msb                                                                         ;              ;
;                   |cmpr_a66:wrfull_eq_comp1_msb|                                                                                          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|cmpr_a66:wrfull_eq_comp1_msb                                                                          ;              ;
;                   |dffpipe_gd9:ws_brp|                                                                                                    ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|dffpipe_gd9:ws_brp                                                                                    ;              ;
;                   |dffpipe_gd9:ws_bwp|                                                                                                    ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|dffpipe_gd9:ws_bwp                                                                                    ;              ;
;                   |mux_j28:rdemp_eq_comp_lsb_mux|                                                                                         ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux                                                                         ;              ;
;                   |mux_j28:rdemp_eq_comp_msb_mux|                                                                                         ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux                                                                         ;              ;
;                   |mux_j28:wrfull_eq_comp_lsb_mux|                                                                                        ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|mux_j28:wrfull_eq_comp_lsb_mux                                                                        ;              ;
;                   |mux_j28:wrfull_eq_comp_msb_mux|                                                                                        ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|mux_j28:wrfull_eq_comp_msb_mux                                                                        ;              ;
;       |clock_crossing_io_m1_arbitrator:the_clock_crossing_io_m1|                                                                          ; 192 (192)         ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_m1_arbitrator:the_clock_crossing_io_m1                                                                                                                                                                                        ;              ;
;       |clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|                                                                          ; 350 (51)          ; 221 (11)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1                                                                                                                                                                                        ;              ;
;          |rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1|               ; 215 (215)         ; 137 (137)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1                                                                       ;              ;
;          |rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1| ; 84 (84)           ; 73 (73)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1                                                         ;              ;
;       |cpu:the_cpu|                                                                                                                       ; 2126 (1910)       ; 1610 (1425)  ; 290560      ; 4            ; 0       ; 2         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu                                                                                                                                                                                                                                     ;              ;
;          |cpu_bht_module:cpu_bht|                                                                                                         ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_bht_module:cpu_bht                                                                                                                                                                                                              ;              ;
;             |altsyncram:the_altsyncram|                                                                                                   ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_bht_module:cpu_bht|altsyncram:the_altsyncram                                                                                                                                                                                    ;              ;
;                |altsyncram_bpf1:auto_generated|                                                                                           ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_bht_module:cpu_bht|altsyncram:the_altsyncram|altsyncram_bpf1:auto_generated                                                                                                                                                     ;              ;
;          |cpu_dc_data_module:cpu_dc_data|                                                                                                 ; 0 (0)             ; 0 (0)        ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_dc_data_module:cpu_dc_data                                                                                                                                                                                                      ;              ;
;             |altsyncram:the_altsyncram|                                                                                                   ; 0 (0)             ; 0 (0)        ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_dc_data_module:cpu_dc_data|altsyncram:the_altsyncram                                                                                                                                                                            ;              ;
;                |altsyncram_ujf1:auto_generated|                                                                                           ; 0 (0)             ; 0 (0)        ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_dc_data_module:cpu_dc_data|altsyncram:the_altsyncram|altsyncram_ujf1:auto_generated                                                                                                                                             ;              ;
;          |cpu_dc_tag_module:cpu_dc_tag|                                                                                                   ; 0 (0)             ; 0 (0)        ; 7168        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_dc_tag_module:cpu_dc_tag                                                                                                                                                                                                        ;              ;
;             |altsyncram:the_altsyncram|                                                                                                   ; 0 (0)             ; 0 (0)        ; 7168        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_dc_tag_module:cpu_dc_tag|altsyncram:the_altsyncram                                                                                                                                                                              ;              ;
;                |altsyncram_3hf1:auto_generated|                                                                                           ; 0 (0)             ; 0 (0)        ; 7168        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_dc_tag_module:cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_3hf1:auto_generated                                                                                                                                               ;              ;
;          |cpu_dc_victim_module:cpu_dc_victim|                                                                                             ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim                                                                                                                                                                                                  ;              ;
;             |altsyncram:the_altsyncram|                                                                                                   ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim|altsyncram:the_altsyncram                                                                                                                                                                        ;              ;
;                |altsyncram_r3d1:auto_generated|                                                                                           ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated                                                                                                                                         ;              ;
;          |cpu_ic_data_module:cpu_ic_data|                                                                                                 ; 1 (0)             ; 1 (0)        ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data                                                                                                                                                                                                      ;              ;
;             |altsyncram:the_altsyncram|                                                                                                   ; 1 (0)             ; 1 (0)        ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram                                                                                                                                                                            ;              ;
;                |altsyncram_8kd1:auto_generated|                                                                                           ; 1 (1)             ; 1 (1)        ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_8kd1:auto_generated                                                                                                                                             ;              ;
;          |cpu_ic_tag_module:cpu_ic_tag|                                                                                                   ; 0 (0)             ; 0 (0)        ; 10240       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag                                                                                                                                                                                                        ;              ;
;             |altsyncram:the_altsyncram|                                                                                                   ; 0 (0)             ; 0 (0)        ; 10240       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram                                                                                                                                                                              ;              ;
;                |altsyncram_c5g1:auto_generated|                                                                                           ; 0 (0)             ; 0 (0)        ; 10240       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_c5g1:auto_generated                                                                                                                                               ;              ;
;          |cpu_mult_cell:the_cpu_mult_cell|                                                                                                ; 0 (0)             ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell                                                                                                                                                                                                     ;              ;
;             |altmult_add:the_altmult_add_part_1|                                                                                          ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1                                                                                                                                                                  ;              ;
;                |mult_add_mgr2:auto_generated|                                                                                             ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated                                                                                                                                     ;              ;
;                   |ded_mult_ks81:ded_mult1|                                                                                               ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1                                                                                                             ;              ;
;             |altmult_add:the_altmult_add_part_2|                                                                                          ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2                                                                                                                                                                  ;              ;
;                |mult_add_ogr2:auto_generated|                                                                                             ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated                                                                                                                                     ;              ;
;                   |ded_mult_ks81:ded_mult1|                                                                                               ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1                                                                                                             ;              ;
;          |cpu_nios2_oci:the_cpu_nios2_oci|                                                                                                ; 204 (9)           ; 184 (0)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci                                                                                                                                                                                                     ;              ;
;             |cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|                                                             ; 91 (0)            ; 96 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper                                                                                                                                     ;              ;
;                |cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|                                                            ; 6 (6)             ; 49 (45)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk                                                                       ;              ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer2|                                                                  ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2                  ;              ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer3|                                                                  ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3                  ;              ;
;                |cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|                                                                  ; 81 (81)           ; 47 (43)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck                                                                             ;              ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer1|                                                                  ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1                        ;              ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer                         ;              ;
;                |sld_virtual_jtag_basic:cpu_jtag_debug_module_phy|                                                                         ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy                                                                                    ;              ;
;             |cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|                                                                               ; 10 (10)           ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg                                                                                                                                                       ;              ;
;             |cpu_nios2_oci_break:the_cpu_nios2_oci_break|                                                                                 ; 32 (32)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break                                                                                                                                                         ;              ;
;             |cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|                                                                                 ; 8 (8)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug                                                                                                                                                         ;              ;
;             |cpu_nios2_ocimem:the_cpu_nios2_ocimem|                                                                                       ; 54 (54)           ; 44 (44)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem                                                                                                                                                               ;              ;
;                |cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|                                               ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component                                                                                    ;              ;
;                   |altsyncram:the_altsyncram|                                                                                             ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram                                                          ;              ;
;                      |altsyncram_f572:auto_generated|                                                                                     ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_f572:auto_generated                           ;              ;
;          |cpu_register_bank_a_module:cpu_register_bank_a|                                                                                 ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a                                                                                                                                                                                      ;              ;
;             |altsyncram:the_altsyncram|                                                                                                   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                            ;              ;
;                |altsyncram_b7f1:auto_generated|                                                                                           ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_b7f1:auto_generated                                                                                                                             ;              ;
;          |cpu_register_bank_b_module:cpu_register_bank_b|                                                                                 ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b                                                                                                                                                                                      ;              ;
;             |altsyncram:the_altsyncram|                                                                                                   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                            ;              ;
;                |altsyncram_c7f1:auto_generated|                                                                                           ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_c7f1:auto_generated                                                                                                                             ;              ;
;          |cpu_test_bench:the_cpu_test_bench|                                                                                              ; 11 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench                                                                                                                                                                                                   ;              ;
;       |cpu_data_master_arbitrator:the_cpu_data_master|                                                                                    ; 270 (270)         ; 49 (47)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|cpu_data_master_arbitrator:the_cpu_data_master                                                                                                                                                                                                  ;              ;
;          |timer_s1_irq_from_sa_clock_crossing_cpu_data_master_module:timer_s1_irq_from_sa_clock_crossing_cpu_data_master|                 ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|cpu_data_master_arbitrator:the_cpu_data_master|timer_s1_irq_from_sa_clock_crossing_cpu_data_master_module:timer_s1_irq_from_sa_clock_crossing_cpu_data_master                                                                                   ;              ;
;       |cpu_instruction_master_arbitrator:the_cpu_instruction_master|                                                                      ; 129 (129)         ; 47 (47)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master                                                                                                                                                                                    ;              ;
;       |cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|                                                                        ; 50 (50)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module                                                                                                                                                                                      ;              ;
;       |eth_ocm_0:the_eth_ocm_0|                                                                                                           ; 2342 (0)          ; 1607 (0)     ; 62464       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0                                                                                                                                                                                                                         ;              ;
;          |eth_ocm:eth_ocm_0|                                                                                                              ; 2342 (240)        ; 1607 (53)    ; 62464       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0                                                                                                                                                                                                       ;              ;
;             |eth_avalon:eth_avalon_inst|                                                                                                  ; 979 (68)          ; 829 (18)     ; 62464       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst                                                                                                                                                                            ;              ;
;                |eth_avalon_bd_ram:desc_ram|                                                                                               ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_bd_ram:desc_ram                                                                                                                                                 ;              ;
;                   |altsyncram:ram_rtl_0|                                                                                                  ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_bd_ram:desc_ram|altsyncram:ram_rtl_0                                                                                                                            ;              ;
;                      |altsyncram_umm1:auto_generated|                                                                                     ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_bd_ram:desc_ram|altsyncram:ram_rtl_0|altsyncram_umm1:auto_generated                                                                                             ;              ;
;                |eth_avalon_rxdma:eth_rxdma_inst|                                                                                          ; 501 (274)         ; 503 (246)    ; 49664       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst                                                                                                                                            ;              ;
;                   |eth_avalon_dma_fifo:eth_rxdma_datafifo|                                                                                ; 136 (0)           ; 147 (0)      ; 36864       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo                                                                                                     ;              ;
;                      |dcfifo:dcfifo_component|                                                                                            ; 136 (0)           ; 147 (0)      ; 36864       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component                                                                             ;              ;
;                         |dcfifo_7rm1:auto_generated|                                                                                      ; 136 (12)          ; 147 (37)     ; 36864       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_7rm1:auto_generated                                                  ;              ;
;                            |a_gray2bin_7ib:rdptr_g_gray2bin|                                                                              ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_7rm1:auto_generated|a_gray2bin_7ib:rdptr_g_gray2bin                  ;              ;
;                            |a_gray2bin_7ib:rs_dgwp_gray2bin|                                                                              ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_7rm1:auto_generated|a_gray2bin_7ib:rs_dgwp_gray2bin                  ;              ;
;                            |a_graycounter_1lc:wrptr_gp|                                                                                   ; 21 (21)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_7rm1:auto_generated|a_graycounter_1lc:wrptr_gp                       ;              ;
;                            |a_graycounter_4lc:wrptr_g1p|                                                                                  ; 21 (21)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_7rm1:auto_generated|a_graycounter_4lc:wrptr_g1p                      ;              ;
;                            |a_graycounter_677:rdptr_g1p|                                                                                  ; 23 (23)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_7rm1:auto_generated|a_graycounter_677:rdptr_g1p                      ;              ;
;                            |alt_synch_pipe_rld:rs_dgwp|                                                                                   ; 0 (0)             ; 22 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_7rm1:auto_generated|alt_synch_pipe_rld:rs_dgwp                       ;              ;
;                               |dffpipe_te9:dffpipe17|                                                                                     ; 0 (0)             ; 22 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_7rm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_te9:dffpipe17 ;              ;
;                            |alt_synch_pipe_uld:ws_dgrp|                                                                                   ; 0 (0)             ; 22 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_7rm1:auto_generated|alt_synch_pipe_uld:ws_dgrp                       ;              ;
;                               |dffpipe_ue9:dffpipe20|                                                                                     ; 0 (0)             ; 22 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_7rm1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_ue9:dffpipe20 ;              ;
;                            |altsyncram_9f11:fifo_ram|                                                                                     ; 0 (0)             ; 0 (0)        ; 36864       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_7rm1:auto_generated|altsyncram_9f11:fifo_ram                         ;              ;
;                            |cmpr_c66:rdempty_eq_comp1_lsb|                                                                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_7rm1:auto_generated|cmpr_c66:rdempty_eq_comp1_lsb                    ;              ;
;                            |cmpr_c66:wrfull_eq_comp_lsb|                                                                                  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_7rm1:auto_generated|cmpr_c66:wrfull_eq_comp_lsb                      ;              ;
;                            |cmpr_o76:rdfull_eq_comp|                                                                                      ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_7rm1:auto_generated|cmpr_o76:rdfull_eq_comp                          ;              ;
;                            |dffpipe_8d9:rdfull_reg|                                                                                       ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_7rm1:auto_generated|dffpipe_8d9:rdfull_reg                           ;              ;
;                            |dffpipe_pe9:rs_brp|                                                                                           ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_7rm1:auto_generated|dffpipe_pe9:rs_brp                               ;              ;
;                            |dffpipe_pe9:rs_bwp|                                                                                           ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_7rm1:auto_generated|dffpipe_pe9:rs_bwp                               ;              ;
;                            |mux_j28:rdemp_eq_comp_lsb_mux|                                                                                ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_7rm1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux                    ;              ;
;                            |mux_j28:rdemp_eq_comp_msb_mux|                                                                                ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_7rm1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux                    ;              ;
;                            |mux_j28:wrfull_eq_comp_lsb_mux|                                                                               ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_7rm1:auto_generated|mux_j28:wrfull_eq_comp_lsb_mux                   ;              ;
;                            |mux_j28:wrfull_eq_comp_msb_mux|                                                                               ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_7rm1:auto_generated|mux_j28:wrfull_eq_comp_msb_mux                   ;              ;
;                   |eth_avalon_dma_fifo:eth_rxdma_errfifo|                                                                                 ; 90 (0)            ; 106 (0)      ; 12800       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo                                                                                                      ;              ;
;                      |dcfifo:dcfifo_component|                                                                                            ; 90 (0)            ; 106 (0)      ; 12800       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component                                                                              ;              ;
;                         |dcfifo_ipm1:auto_generated|                                                                                      ; 90 (4)            ; 106 (24)     ; 12800       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_ipm1:auto_generated                                                   ;              ;
;                            |a_graycounter_0lc:wrptr_gp|                                                                                   ; 18 (18)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_ipm1:auto_generated|a_graycounter_0lc:wrptr_gp                        ;              ;
;                            |a_graycounter_577:rdptr_g1p|                                                                                  ; 19 (19)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_ipm1:auto_generated|a_graycounter_577:rdptr_g1p                       ;              ;
;                            |a_graycounter_5lc:wrptr_g1p|                                                                                  ; 19 (19)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_ipm1:auto_generated|a_graycounter_5lc:wrptr_g1p                       ;              ;
;                            |alt_synch_pipe_qld:rs_dgwp|                                                                                   ; 0 (0)             ; 20 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_ipm1:auto_generated|alt_synch_pipe_qld:rs_dgwp                        ;              ;
;                               |dffpipe_ve9:dffpipe16|                                                                                     ; 0 (0)             ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_ipm1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_ve9:dffpipe16  ;              ;
;                            |alt_synch_pipe_vld:ws_dgrp|                                                                                   ; 0 (0)             ; 20 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_ipm1:auto_generated|alt_synch_pipe_vld:ws_dgrp                        ;              ;
;                               |dffpipe_0f9:dffpipe19|                                                                                     ; 0 (0)             ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_ipm1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_0f9:dffpipe19  ;              ;
;                            |altsyncram_lc11:fifo_ram|                                                                                     ; 0 (0)             ; 0 (0)        ; 12800       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_ipm1:auto_generated|altsyncram_lc11:fifo_ram                          ;              ;
;                            |cmpr_b66:wrfull_eq_comp1_lsb|                                                                                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_ipm1:auto_generated|cmpr_b66:wrfull_eq_comp1_lsb                      ;              ;
;                            |cmpr_b66:wrfull_eq_comp1_msb|                                                                                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_ipm1:auto_generated|cmpr_b66:wrfull_eq_comp1_msb                      ;              ;
;                            |mux_j28:rdemp_eq_comp_lsb_mux|                                                                                ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_ipm1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux                     ;              ;
;                            |mux_j28:rdemp_eq_comp_msb_mux|                                                                                ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_ipm1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux                     ;              ;
;                            |mux_j28:wrfull_eq_comp_lsb_mux|                                                                               ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_ipm1:auto_generated|mux_j28:wrfull_eq_comp_lsb_mux                    ;              ;
;                            |mux_j28:wrfull_eq_comp_msb_mux|                                                                               ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_ipm1:auto_generated|mux_j28:wrfull_eq_comp_msb_mux                    ;              ;
;                   |eth_dc_reg:rx_busy_dc_reg|                                                                                             ; 1 (1)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_dc_reg:rx_busy_dc_reg                                                                                                                  ;              ;
;                |eth_avalon_txdma:eth_txdma_inst|                                                                                          ; 410 (314)         ; 308 (188)    ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst                                                                                                                                            ;              ;
;                   |eth_avalon_dma_fifo:data_fifo|                                                                                         ; 92 (0)            ; 108 (0)      ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo                                                                                                              ;              ;
;                      |dcfifo:dcfifo_component|                                                                                            ; 92 (0)            ; 108 (0)      ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component                                                                                      ;              ;
;                         |dcfifo_7nm1:auto_generated|                                                                                      ; 92 (10)           ; 108 (28)     ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_7nm1:auto_generated                                                           ;              ;
;                            |a_gray2bin_tgb:wrptr_g_gray2bin|                                                                              ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_7nm1:auto_generated|a_gray2bin_tgb:wrptr_g_gray2bin                           ;              ;
;                            |a_gray2bin_tgb:ws_dgrp_gray2bin|                                                                              ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_7nm1:auto_generated|a_gray2bin_tgb:ws_dgrp_gray2bin                           ;              ;
;                            |a_graycounter_njc:wrptr_gp|                                                                                   ; 15 (15)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_7nm1:auto_generated|a_graycounter_njc:wrptr_gp                                ;              ;
;                            |a_graycounter_qjc:wrptr_g1p|                                                                                  ; 15 (15)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_7nm1:auto_generated|a_graycounter_qjc:wrptr_g1p                               ;              ;
;                            |a_graycounter_s57:rdptr_g1p|                                                                                  ; 17 (17)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_7nm1:auto_generated|a_graycounter_s57:rdptr_g1p                               ;              ;
;                            |alt_synch_pipe_hkd:rs_dgwp|                                                                                   ; 0 (0)             ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_7nm1:auto_generated|alt_synch_pipe_hkd:rs_dgwp                                ;              ;
;                               |dffpipe_kd9:dffpipe16|                                                                                     ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_7nm1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_kd9:dffpipe16          ;              ;
;                            |alt_synch_pipe_kkd:ws_dgrp|                                                                                   ; 0 (0)             ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_7nm1:auto_generated|alt_synch_pipe_kkd:ws_dgrp                                ;              ;
;                               |dffpipe_ld9:dffpipe19|                                                                                     ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_7nm1:auto_generated|alt_synch_pipe_kkd:ws_dgrp|dffpipe_ld9:dffpipe19          ;              ;
;                            |altsyncram_mc11:fifo_ram|                                                                                     ; 0 (0)             ; 0 (0)        ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_7nm1:auto_generated|altsyncram_mc11:fifo_ram                                  ;              ;
;                            |cmpr_a66:rdempty_eq_comp_msb|                                                                                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_7nm1:auto_generated|cmpr_a66:rdempty_eq_comp_msb                              ;              ;
;                            |dffpipe_8d9:wrfull_reg|                                                                                       ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_7nm1:auto_generated|dffpipe_8d9:wrfull_reg                                    ;              ;
;                            |dffpipe_jd9:ws_brp|                                                                                           ; 0 (0)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_7nm1:auto_generated|dffpipe_jd9:ws_brp                                        ;              ;
;                            |dffpipe_jd9:ws_bwp|                                                                                           ; 0 (0)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_7nm1:auto_generated|dffpipe_jd9:ws_bwp                                        ;              ;
;                            |mux_j28:rdemp_eq_comp_lsb_mux|                                                                                ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_7nm1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux                             ;              ;
;                            |mux_j28:rdemp_eq_comp_msb_mux|                                                                                ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_7nm1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux                             ;              ;
;                            |mux_j28:wrfull_eq_comp_lsb_mux|                                                                               ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_7nm1:auto_generated|mux_j28:wrfull_eq_comp_lsb_mux                            ;              ;
;                            |mux_j28:wrfull_eq_comp_msb_mux|                                                                               ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_7nm1:auto_generated|mux_j28:wrfull_eq_comp_msb_mux                            ;              ;
;                   |eth_dc_reg:stat_ack_dc_reg|                                                                                            ; 2 (2)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_dc_reg:stat_ack_dc_reg                                                                                                                 ;              ;
;                   |eth_dc_reg:stat_ready_dc_reg|                                                                                          ; 1 (1)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_dc_reg:stat_ready_dc_reg                                                                                                               ;              ;
;                   |eth_dc_reg:tx_start_dc_reg|                                                                                            ; 1 (1)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_dc_reg:tx_start_dc_reg                                                                                                                 ;              ;
;             |eth_maccontrol:maccontrol1|                                                                                                  ; 240 (34)          ; 103 (5)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_maccontrol:maccontrol1                                                                                                                                                                            ;              ;
;                |eth_receivecontrol:receivecontrol1|                                                                                       ; 111 (111)         ; 72 (72)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1                                                                                                                                         ;              ;
;                |eth_transmitcontrol:transmitcontrol1|                                                                                     ; 95 (95)           ; 26 (26)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_maccontrol:maccontrol1|eth_transmitcontrol:transmitcontrol1                                                                                                                                       ;              ;
;             |eth_macstatus:macstatus1|                                                                                                    ; 58 (58)           ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_macstatus:macstatus1                                                                                                                                                                              ;              ;
;             |eth_miim:miim1|                                                                                                              ; 95 (32)           ; 76 (36)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_miim:miim1                                                                                                                                                                                        ;              ;
;                |eth_clockgen:clkgen|                                                                                                      ; 25 (25)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_miim:miim1|eth_clockgen:clkgen                                                                                                                                                                    ;              ;
;                |eth_outputcontrol:outctrl|                                                                                                ; 8 (8)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_miim:miim1|eth_outputcontrol:outctrl                                                                                                                                                              ;              ;
;                |eth_shiftreg:shftrg|                                                                                                      ; 30 (30)           ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_miim:miim1|eth_shiftreg:shftrg                                                                                                                                                                    ;              ;
;             |eth_registers:ethreg1|                                                                                                       ; 137 (108)         ; 302 (21)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1                                                                                                                                                                                 ;              ;
;                |eth_register:COLLCONF_0|                                                                                                  ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:COLLCONF_0                                                                                                                                                         ;              ;
;                |eth_register:COLLCONF_2|                                                                                                  ; 4 (4)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:COLLCONF_2                                                                                                                                                         ;              ;
;                |eth_register:CTRLMODER_0|                                                                                                 ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:CTRLMODER_0                                                                                                                                                        ;              ;
;                |eth_register:INT_MASK_0|                                                                                                  ; 0 (0)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:INT_MASK_0                                                                                                                                                         ;              ;
;                |eth_register:IPGR1_0|                                                                                                     ; 2 (2)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:IPGR1_0                                                                                                                                                            ;              ;
;                |eth_register:IPGR2_0|                                                                                                     ; 2 (2)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:IPGR2_0                                                                                                                                                            ;              ;
;                |eth_register:IPGT_0|                                                                                                      ; 2 (2)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:IPGT_0                                                                                                                                                             ;              ;
;                |eth_register:MAC_ADDR0_0|                                                                                                 ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:MAC_ADDR0_0                                                                                                                                                        ;              ;
;                |eth_register:MAC_ADDR0_1|                                                                                                 ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:MAC_ADDR0_1                                                                                                                                                        ;              ;
;                |eth_register:MAC_ADDR0_2|                                                                                                 ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:MAC_ADDR0_2                                                                                                                                                        ;              ;
;                |eth_register:MAC_ADDR0_3|                                                                                                 ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:MAC_ADDR0_3                                                                                                                                                        ;              ;
;                |eth_register:MAC_ADDR1_0|                                                                                                 ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:MAC_ADDR1_0                                                                                                                                                        ;              ;
;                |eth_register:MAC_ADDR1_1|                                                                                                 ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:MAC_ADDR1_1                                                                                                                                                        ;              ;
;                |eth_register:MIIADDRESS_0|                                                                                                ; 0 (0)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:MIIADDRESS_0                                                                                                                                                       ;              ;
;                |eth_register:MIIADDRESS_1|                                                                                                ; 0 (0)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:MIIADDRESS_1                                                                                                                                                       ;              ;
;                |eth_register:MIICOMMAND0|                                                                                                 ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:MIICOMMAND0                                                                                                                                                        ;              ;
;                |eth_register:MIICOMMAND1|                                                                                                 ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:MIICOMMAND1                                                                                                                                                        ;              ;
;                |eth_register:MIICOMMAND2|                                                                                                 ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:MIICOMMAND2                                                                                                                                                        ;              ;
;                |eth_register:MIIMODER_0|                                                                                                  ; 3 (3)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:MIIMODER_0                                                                                                                                                         ;              ;
;                |eth_register:MIIMODER_1|                                                                                                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:MIIMODER_1                                                                                                                                                         ;              ;
;                |eth_register:MIIRX_DATA|                                                                                                  ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:MIIRX_DATA                                                                                                                                                         ;              ;
;                |eth_register:MIITX_DATA_0|                                                                                                ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:MIITX_DATA_0                                                                                                                                                       ;              ;
;                |eth_register:MIITX_DATA_1|                                                                                                ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:MIITX_DATA_1                                                                                                                                                       ;              ;
;                |eth_register:MODER_0|                                                                                                     ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:MODER_0                                                                                                                                                            ;              ;
;                |eth_register:MODER_1|                                                                                                     ; 2 (2)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:MODER_1                                                                                                                                                            ;              ;
;                |eth_register:MODER_2|                                                                                                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:MODER_2                                                                                                                                                            ;              ;
;                |eth_register:PACKETLEN_0|                                                                                                 ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:PACKETLEN_0                                                                                                                                                        ;              ;
;                |eth_register:PACKETLEN_1|                                                                                                 ; 2 (2)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:PACKETLEN_1                                                                                                                                                        ;              ;
;                |eth_register:PACKETLEN_2|                                                                                                 ; 1 (1)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:PACKETLEN_2                                                                                                                                                        ;              ;
;                |eth_register:PACKETLEN_3|                                                                                                 ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:PACKETLEN_3                                                                                                                                                        ;              ;
;                |eth_register:RXHASH0_0|                                                                                                   ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:RXHASH0_0                                                                                                                                                          ;              ;
;                |eth_register:RXHASH0_1|                                                                                                   ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:RXHASH0_1                                                                                                                                                          ;              ;
;                |eth_register:RXHASH0_2|                                                                                                   ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:RXHASH0_2                                                                                                                                                          ;              ;
;                |eth_register:RXHASH0_3|                                                                                                   ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:RXHASH0_3                                                                                                                                                          ;              ;
;                |eth_register:RXHASH1_0|                                                                                                   ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:RXHASH1_0                                                                                                                                                          ;              ;
;                |eth_register:RXHASH1_1|                                                                                                   ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:RXHASH1_1                                                                                                                                                          ;              ;
;                |eth_register:RXHASH1_2|                                                                                                   ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:RXHASH1_2                                                                                                                                                          ;              ;
;                |eth_register:RXHASH1_3|                                                                                                   ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:RXHASH1_3                                                                                                                                                          ;              ;
;                |eth_register:TXCTRL_0|                                                                                                    ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:TXCTRL_0                                                                                                                                                           ;              ;
;                |eth_register:TXCTRL_1|                                                                                                    ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:TXCTRL_1                                                                                                                                                           ;              ;
;                |eth_register:TXCTRL_2|                                                                                                    ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:TXCTRL_2                                                                                                                                                           ;              ;
;                |eth_register:TX_BD_NUM_0|                                                                                                 ; 1 (1)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:TX_BD_NUM_0                                                                                                                                                        ;              ;
;             |eth_rxethmac:rxethmac1|                                                                                                      ; 292 (36)          ; 107 (40)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_rxethmac:rxethmac1                                                                                                                                                                                ;              ;
;                |eth_crc:crcrx|                                                                                                            ; 55 (55)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_rxethmac:rxethmac1|eth_crc:crcrx                                                                                                                                                                  ;              ;
;                |eth_rxaddrcheck:rxaddrcheck1|                                                                                             ; 104 (104)         ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_rxethmac:rxethmac1|eth_rxaddrcheck:rxaddrcheck1                                                                                                                                                   ;              ;
;                |eth_rxcounters:rxcounters1|                                                                                               ; 79 (79)           ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1                                                                                                                                                     ;              ;
;                |eth_rxstatem:rxstatem1|                                                                                                   ; 18 (18)           ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_rxethmac:rxethmac1|eth_rxstatem:rxstatem1                                                                                                                                                         ;              ;
;             |eth_txethmac:txethmac1|                                                                                                      ; 301 (58)          ; 119 (20)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_txethmac:txethmac1                                                                                                                                                                                ;              ;
;                |eth_crc:txcrc|                                                                                                            ; 44 (44)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_txethmac:txethmac1|eth_crc:txcrc                                                                                                                                                                  ;              ;
;                |eth_random:random1|                                                                                                       ; 24 (24)           ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_txethmac:txethmac1|eth_random:random1                                                                                                                                                             ;              ;
;                |eth_txcounters:txcounters1|                                                                                               ; 121 (121)         ; 35 (35)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_txethmac:txethmac1|eth_txcounters:txcounters1                                                                                                                                                     ;              ;
;                |eth_txstatem:txstatem1|                                                                                                   ; 54 (54)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_txethmac:txethmac1|eth_txstatem:txstatem1                                                                                                                                                         ;              ;
;       |eth_ocm_0_control_port_arbitrator:the_eth_ocm_0_control_port|                                                                      ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0_control_port_arbitrator:the_eth_ocm_0_control_port                                                                                                                                                                                    ;              ;
;       |eth_ocm_0_rx_master_arbitrator:the_eth_ocm_0_rx_master|                                                                            ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0_rx_master_arbitrator:the_eth_ocm_0_rx_master                                                                                                                                                                                          ;              ;
;       |eth_ocm_0_tx_master_arbitrator:the_eth_ocm_0_tx_master|                                                                            ; 4 (4)             ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0_tx_master_arbitrator:the_eth_ocm_0_tx_master                                                                                                                                                                                          ;              ;
;       |jtag_uart:the_jtag_uart|                                                                                                           ; 143 (41)          ; 107 (13)     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|jtag_uart:the_jtag_uart                                                                                                                                                                                                                         ;              ;
;          |alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|                                                                                  ; 51 (51)           ; 54 (54)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic                                                                                                                                                                           ;              ;
;          |jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|                                                                                      ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r                                                                                                                                                                               ;              ;
;             |scfifo:rfifo|                                                                                                                ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo                                                                                                                                                                  ;              ;
;                |scfifo_jr21:auto_generated|                                                                                               ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated                                                                                                                                       ;              ;
;                   |a_dpfifo_q131:dpfifo|                                                                                                  ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo                                                                                                                  ;              ;
;                      |a_fefifo_7cf:fifo_state|                                                                                            ; 14 (8)            ; 8 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state                                                                                          ;              ;
;                         |cntr_do7:count_usedw|                                                                                            ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                     ;              ;
;                      |cntr_1ob:rd_ptr_count|                                                                                              ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count                                                                                            ;              ;
;                      |cntr_1ob:wr_ptr|                                                                                                    ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr                                                                                                  ;              ;
;                      |dpram_nl21:FIFOram|                                                                                                 ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram                                                                                               ;              ;
;                         |altsyncram_r1m1:altsyncram1|                                                                                     ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1                                                                   ;              ;
;          |jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|                                                                                      ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w                                                                                                                                                                               ;              ;
;             |scfifo:wfifo|                                                                                                                ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo                                                                                                                                                                  ;              ;
;                |scfifo_jr21:auto_generated|                                                                                               ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated                                                                                                                                       ;              ;
;                   |a_dpfifo_q131:dpfifo|                                                                                                  ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo                                                                                                                  ;              ;
;                      |a_fefifo_7cf:fifo_state|                                                                                            ; 13 (7)            ; 8 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state                                                                                          ;              ;
;                         |cntr_do7:count_usedw|                                                                                            ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                     ;              ;
;                      |cntr_1ob:rd_ptr_count|                                                                                              ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count                                                                                            ;              ;
;                      |cntr_1ob:wr_ptr|                                                                                                    ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr                                                                                                  ;              ;
;                      |dpram_nl21:FIFOram|                                                                                                 ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram                                                                                               ;              ;
;                         |altsyncram_r1m1:altsyncram1|                                                                                     ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1                                                                   ;              ;
;       |jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave|                                                            ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave                                                                                                                                                                          ;              ;
;       |lcd:the_lcd|                                                                                                                       ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|lcd:the_lcd                                                                                                                                                                                                                                     ;              ;
;       |lcd_control_slave_arbitrator:the_lcd_control_slave|                                                                                ; 13 (13)           ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|lcd_control_slave_arbitrator:the_lcd_control_slave                                                                                                                                                                                              ;              ;
;       |led_pio:the_led_pio|                                                                                                               ; 7 (7)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|led_pio:the_led_pio                                                                                                                                                                                                                             ;              ;
;       |led_pio_s1_arbitrator:the_led_pio_s1|                                                                                              ; 5 (5)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|led_pio_s1_arbitrator:the_led_pio_s1                                                                                                                                                                                                            ;              ;
;       |pll:the_pll|                                                                                                                       ; 6 (5)             ; 6 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|pll:the_pll                                                                                                                                                                                                                                     ;              ;
;          |pll_altpll_shu2:sd1|                                                                                                            ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|pll:the_pll|pll_altpll_shu2:sd1                                                                                                                                                                                                                 ;              ;
;          |pll_stdsync_sv6:stdsync2|                                                                                                       ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|pll:the_pll|pll_stdsync_sv6:stdsync2                                                                                                                                                                                                            ;              ;
;             |pll_dffpipe_l2c:dffpipe3|                                                                                                    ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|pll:the_pll|pll_stdsync_sv6:stdsync2|pll_dffpipe_l2c:dffpipe3                                                                                                                                                                                   ;              ;
;       |sensor:the_sensor|                                                                                                                 ; 182 (0)           ; 224 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|sensor:the_sensor                                                                                                                                                                                                                               ;              ;
;          |apio_sensor:sensor|                                                                                                             ; 182 (182)         ; 224 (224)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|sensor:the_sensor|apio_sensor:sensor                                                                                                                                                                                                            ;              ;
;       |sensor_s1_arbitrator:the_sensor_s1|                                                                                                ; 9 (9)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|sensor_s1_arbitrator:the_sensor_s1                                                                                                                                                                                                              ;              ;
;       |sram_avalon_slave_arbitrator:the_sram_avalon_slave|                                                                                ; 152 (152)         ; 22 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|sram_avalon_slave_arbitrator:the_sram_avalon_slave                                                                                                                                                                                              ;              ;
;       |sysid_control_slave_arbitrator:the_sysid_control_slave|                                                                            ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|sysid_control_slave_arbitrator:the_sysid_control_slave                                                                                                                                                                                          ;              ;
;       |timer:the_timer|                                                                                                                   ; 128 (128)         ; 120 (120)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|timer:the_timer                                                                                                                                                                                                                                 ;              ;
;       |timer_s1_arbitrator:the_timer_s1|                                                                                                  ; 4 (4)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|timer_s1_arbitrator:the_timer_s1                                                                                                                                                                                                                ;              ;
;       |tracker_0:the_tracker_0|                                                                                                           ; 1021 (0)          ; 747 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|tracker_0:the_tracker_0                                                                                                                                                                                                                         ;              ;
;          |avalon_locator:tracker_0|                                                                                                       ; 1021 (201)        ; 747 (113)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|tracker_0:the_tracker_0|avalon_locator:tracker_0                                                                                                                                                                                                ;              ;
;             |locator:loc|                                                                                                                 ; 820 (820)         ; 634 (634)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|tracker_0:the_tracker_0|avalon_locator:tracker_0|locator:loc                                                                                                                                                                                    ;              ;
;       |tracker_0_s1_arbitrator:the_tracker_0_s1|                                                                                          ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|tracker_0_s1_arbitrator:the_tracker_0_s1                                                                                                                                                                                                        ;              ;
;       |tracker_1:the_tracker_1|                                                                                                           ; 995 (0)           ; 747 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|tracker_1:the_tracker_1                                                                                                                                                                                                                         ;              ;
;          |avalon_locator:tracker_1|                                                                                                       ; 995 (197)         ; 747 (113)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|tracker_1:the_tracker_1|avalon_locator:tracker_1                                                                                                                                                                                                ;              ;
;             |locator:loc|                                                                                                                 ; 798 (798)         ; 634 (634)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|tracker_1:the_tracker_1|avalon_locator:tracker_1|locator:loc                                                                                                                                                                                    ;              ;
;       |tracker_1_s1_arbitrator:the_tracker_1_s1|                                                                                          ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|tracker_1_s1_arbitrator:the_tracker_1_s1                                                                                                                                                                                                        ;              ;
;       |tracker_2:the_tracker_2|                                                                                                           ; 988 (0)           ; 747 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|tracker_2:the_tracker_2                                                                                                                                                                                                                         ;              ;
;          |avalon_locator:tracker_2|                                                                                                       ; 988 (192)         ; 747 (113)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|tracker_2:the_tracker_2|avalon_locator:tracker_2                                                                                                                                                                                                ;              ;
;             |locator:loc|                                                                                                                 ; 796 (796)         ; 634 (634)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|tracker_2:the_tracker_2|avalon_locator:tracker_2|locator:loc                                                                                                                                                                                    ;              ;
;       |tracker_2_s1_arbitrator:the_tracker_2_s1|                                                                                          ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|tracker_2_s1_arbitrator:the_tracker_2_s1                                                                                                                                                                                                        ;              ;
;       |tracker_3:the_tracker_3|                                                                                                           ; 991 (0)           ; 747 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|tracker_3:the_tracker_3                                                                                                                                                                                                                         ;              ;
;          |avalon_locator:tracker_3|                                                                                                       ; 991 (196)         ; 747 (113)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|tracker_3:the_tracker_3|avalon_locator:tracker_3                                                                                                                                                                                                ;              ;
;             |locator:loc|                                                                                                                 ; 795 (795)         ; 634 (634)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|tracker_3:the_tracker_3|avalon_locator:tracker_3|locator:loc                                                                                                                                                                                    ;              ;
;       |tracker_3_s1_arbitrator:the_tracker_3_s1|                                                                                          ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|tracker_3_s1_arbitrator:the_tracker_3_s1                                                                                                                                                                                                        ;              ;
;       |tracker_4:the_tracker_4|                                                                                                           ; 997 (0)           ; 748 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|tracker_4:the_tracker_4                                                                                                                                                                                                                         ;              ;
;          |avalon_locator:tracker_4|                                                                                                       ; 997 (200)         ; 748 (113)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|tracker_4:the_tracker_4|avalon_locator:tracker_4                                                                                                                                                                                                ;              ;
;             |locator:loc|                                                                                                                 ; 797 (797)         ; 635 (635)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|tracker_4:the_tracker_4|avalon_locator:tracker_4|locator:loc                                                                                                                                                                                    ;              ;
;       |tracker_4_s1_arbitrator:the_tracker_4_s1|                                                                                          ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|tracker_4_s1_arbitrator:the_tracker_4_s1                                                                                                                                                                                                        ;              ;
;       |tracker_5:the_tracker_5|                                                                                                           ; 992 (0)           ; 748 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|tracker_5:the_tracker_5                                                                                                                                                                                                                         ;              ;
;          |avalon_locator:tracker_5|                                                                                                       ; 992 (195)         ; 748 (113)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|tracker_5:the_tracker_5|avalon_locator:tracker_5                                                                                                                                                                                                ;              ;
;             |locator:loc|                                                                                                                 ; 797 (797)         ; 635 (635)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|tracker_5:the_tracker_5|avalon_locator:tracker_5|locator:loc                                                                                                                                                                                    ;              ;
;       |tracker_5_s1_arbitrator:the_tracker_5_s1|                                                                                          ; 11 (11)           ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|tracker_5_s1_arbitrator:the_tracker_5_s1                                                                                                                                                                                                        ;              ;
;       |tri_state_bridge_flash_avalon_slave_arbitrator:the_tri_state_bridge_flash_avalon_slave|                                            ; 83 (83)           ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|tri_state_bridge_flash_avalon_slave_arbitrator:the_tri_state_bridge_flash_avalon_slave                                                                                                                                                          ;              ;
;    |camera_controller:camera_ctrl|                                                                                                        ; 1212 (8)          ; 595 (10)     ; 24576       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|camera_controller:camera_ctrl                                                                                                                                                                                                                                                  ;              ;
;       |camera_capture:camera_cap|                                                                                                         ; 98 (98)           ; 69 (69)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|camera_controller:camera_ctrl|camera_capture:camera_cap                                                                                                                                                                                                                        ;              ;
;       |camera_config:camera_conf|                                                                                                         ; 233 (175)         ; 91 (53)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|camera_controller:camera_ctrl|camera_config:camera_conf                                                                                                                                                                                                                        ;              ;
;          |I2C_Controller:u0|                                                                                                              ; 58 (58)           ; 38 (38)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|camera_controller:camera_ctrl|camera_config:camera_conf|I2C_Controller:u0                                                                                                                                                                                                      ;              ;
;       |clock_buffer:clk_buff|                                                                                                             ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|camera_controller:camera_ctrl|clock_buffer:clk_buff                                                                                                                                                                                                                            ;              ;
;          |clock_buffer_altclkctrl_7ji:clock_buffer_altclkctrl_7ji_component|                                                              ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|camera_controller:camera_ctrl|clock_buffer:clk_buff|clock_buffer_altclkctrl_7ji:clock_buffer_altclkctrl_7ji_component                                                                                                                                                          ;              ;
;       |raw2rgb:rgb|                                                                                                                       ; 255 (77)          ; 175 (27)     ; 24576       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|camera_controller:camera_ctrl|raw2rgb:rgb                                                                                                                                                                                                                                      ;              ;
;          |Line_Buffer:lbuff|                                                                                                              ; 178 (34)          ; 148 (40)     ; 24576       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|camera_controller:camera_ctrl|raw2rgb:rgb|Line_Buffer:lbuff                                                                                                                                                                                                                    ;              ;
;             |fifo_prog:fifo|                                                                                                              ; 144 (111)         ; 108 (32)     ; 24576       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|camera_controller:camera_ctrl|raw2rgb:rgb|Line_Buffer:lbuff|fifo_prog:fifo                                                                                                                                                                                                     ;              ;
;                |fifo_ram:mem1|                                                                                                            ; 17 (17)           ; 39 (39)      ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|camera_controller:camera_ctrl|raw2rgb:rgb|Line_Buffer:lbuff|fifo_prog:fifo|fifo_ram:mem1                                                                                                                                                                                       ;              ;
;                   |altsyncram:data_rtl_3|                                                                                                 ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|camera_controller:camera_ctrl|raw2rgb:rgb|Line_Buffer:lbuff|fifo_prog:fifo|fifo_ram:mem1|altsyncram:data_rtl_3                                                                                                                                                                 ;              ;
;                      |altsyncram_03h1:auto_generated|                                                                                     ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|camera_controller:camera_ctrl|raw2rgb:rgb|Line_Buffer:lbuff|fifo_prog:fifo|fifo_ram:mem1|altsyncram:data_rtl_3|altsyncram_03h1:auto_generated                                                                                                                                  ;              ;
;                |fifo_ram:mem2|                                                                                                            ; 16 (16)           ; 37 (37)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|camera_controller:camera_ctrl|raw2rgb:rgb|Line_Buffer:lbuff|fifo_prog:fifo|fifo_ram:mem2                                                                                                                                                                                       ;              ;
;                   |altsyncram:data_rtl_4|                                                                                                 ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|camera_controller:camera_ctrl|raw2rgb:rgb|Line_Buffer:lbuff|fifo_prog:fifo|fifo_ram:mem2|altsyncram:data_rtl_4                                                                                                                                                                 ;              ;
;                      |altsyncram_g2h1:auto_generated|                                                                                     ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|camera_controller:camera_ctrl|raw2rgb:rgb|Line_Buffer:lbuff|fifo_prog:fifo|fifo_ram:mem2|altsyncram:data_rtl_4|altsyncram_g2h1:auto_generated                                                                                                                                  ;              ;
;       |rgb2hue:hue|                                                                                                                       ; 618 (429)         ; 250 (250)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|camera_controller:camera_ctrl|rgb2hue:hue                                                                                                                                                                                                                                      ;              ;
;          |lpm_divide:Div0|                                                                                                                ; 162 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|camera_controller:camera_ctrl|rgb2hue:hue|lpm_divide:Div0                                                                                                                                                                                                                      ;              ;
;             |lpm_divide_2jm:auto_generated|                                                                                               ; 162 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|camera_controller:camera_ctrl|rgb2hue:hue|lpm_divide:Div0|lpm_divide_2jm:auto_generated                                                                                                                                                                                        ;              ;
;                |sign_div_unsign_qlh:divider|                                                                                              ; 162 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|camera_controller:camera_ctrl|rgb2hue:hue|lpm_divide:Div0|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider                                                                                                                                                            ;              ;
;                   |alt_u_div_87f:divider|                                                                                                 ; 162 (162)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|camera_controller:camera_ctrl|rgb2hue:hue|lpm_divide:Div0|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider                                                                                                                                      ;              ;
;          |lpm_mult:Mult0|                                                                                                                 ; 27 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|camera_controller:camera_ctrl|rgb2hue:hue|lpm_mult:Mult0                                                                                                                                                                                                                       ;              ;
;             |multcore:mult_core|                                                                                                          ; 27 (13)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|camera_controller:camera_ctrl|rgb2hue:hue|lpm_mult:Mult0|multcore:mult_core                                                                                                                                                                                                    ;              ;
;                |mpar_add:padder|                                                                                                          ; 14 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|camera_controller:camera_ctrl|rgb2hue:hue|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                                                                                                                                                    ;              ;
;                   |lpm_add_sub:adder[0]|                                                                                                  ; 9 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|camera_controller:camera_ctrl|rgb2hue:hue|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                               ;              ;
;                      |add_sub_kgh:auto_generated|                                                                                         ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|camera_controller:camera_ctrl|rgb2hue:hue|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_kgh:auto_generated                                                                                                                                    ;              ;
;                   |mpar_add:sub_par_add|                                                                                                  ; 5 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|camera_controller:camera_ctrl|rgb2hue:hue|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                                                                                                               ;              ;
;                      |lpm_add_sub:adder[0]|                                                                                               ; 5 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|camera_controller:camera_ctrl|rgb2hue:hue|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                                                                                                                          ;              ;
;                         |add_sub_ogh:auto_generated|                                                                                      ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|camera_controller:camera_ctrl|rgb2hue:hue|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_ogh:auto_generated                                                                                                               ;              ;
;    |display_controller:display_ctrl|                                                                                                      ; 91 (63)           ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|display_controller:display_ctrl                                                                                                                                                                                                                                                ;              ;
;       |SEG7_LUT_8:u5|                                                                                                                     ; 28 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|display_controller:display_ctrl|SEG7_LUT_8:u5                                                                                                                                                                                                                                  ;              ;
;          |SEG7_LUT:u4|                                                                                                                    ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|display_controller:display_ctrl|SEG7_LUT_8:u5|SEG7_LUT:u4                                                                                                                                                                                                                      ;              ;
;          |SEG7_LUT:u5|                                                                                                                    ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|display_controller:display_ctrl|SEG7_LUT_8:u5|SEG7_LUT:u5                                                                                                                                                                                                                      ;              ;
;          |SEG7_LUT:u6|                                                                                                                    ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|display_controller:display_ctrl|SEG7_LUT_8:u5|SEG7_LUT:u6                                                                                                                                                                                                                      ;              ;
;          |SEG7_LUT:u7|                                                                                                                    ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|display_controller:display_ctrl|SEG7_LUT_8:u5|SEG7_LUT:u7                                                                                                                                                                                                                      ;              ;
;    |gen_reset_n:net_gen_reset_n|                                                                                                          ; 28 (28)           ; 21 (21)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|gen_reset_n:net_gen_reset_n                                                                                                                                                                                                                                                    ;              ;
;    |gen_reset_n:system_gen_reset_n|                                                                                                       ; 28 (28)           ; 21 (21)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|gen_reset_n:system_gen_reset_n                                                                                                                                                                                                                                                 ;              ;
;    |sdram_controller:sdram_ctrl|                                                                                                          ; 1016 (23)         ; 941 (23)     ; 131072      ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_115_WEB_SERVER|sdram_controller:sdram_ctrl                                                                                                                                                                                                                                                    ;              ;
;       |lpm_mult:Mult0|                                                                                                                    ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_115_WEB_SERVER|sdram_controller:sdram_ctrl|lpm_mult:Mult0                                                                                                                                                                                                                                     ;              ;
;          |mult_7dt:auto_generated|                                                                                                        ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_115_WEB_SERVER|sdram_controller:sdram_ctrl|lpm_mult:Mult0|mult_7dt:auto_generated                                                                                                                                                                                                             ;              ;
;       |sdram_control:sdram_ctrl|                                                                                                          ; 993 (325)         ; 918 (187)    ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl                                                                                                                                                                                                                           ;              ;
;          |Sdram_FIFO:read_fifo1|                                                                                                          ; 134 (0)           ; 154 (0)      ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:read_fifo1                                                                                                                                                                                                     ;              ;
;             |dcfifo:dcfifo_component|                                                                                                     ; 134 (0)           ; 154 (0)      ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component                                                                                                                                                                             ;              ;
;                |dcfifo_6rp1:auto_generated|                                                                                               ; 134 (13)          ; 154 (40)     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated                                                                                                                                                  ;              ;
;                   |a_gray2bin_8ib:wrptr_g_gray2bin|                                                                                       ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|a_gray2bin_8ib:wrptr_g_gray2bin                                                                                                                  ;              ;
;                   |a_gray2bin_8ib:ws_dgrp_gray2bin|                                                                                       ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|a_gray2bin_8ib:ws_dgrp_gray2bin                                                                                                                  ;              ;
;                   |a_graycounter_2lc:wrptr_gp|                                                                                            ; 21 (21)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|a_graycounter_2lc:wrptr_gp                                                                                                                       ;              ;
;                   |a_graycounter_3lc:wrptr_g1p|                                                                                           ; 22 (22)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|a_graycounter_3lc:wrptr_g1p                                                                                                                      ;              ;
;                   |a_graycounter_777:rdptr_g1p|                                                                                           ; 24 (24)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|a_graycounter_777:rdptr_g1p                                                                                                                      ;              ;
;                   |alt_synch_pipe_sld:rs_dgwp|                                                                                            ; 0 (0)             ; 24 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|alt_synch_pipe_sld:rs_dgwp                                                                                                                       ;              ;
;                      |dffpipe_re9:dffpipe16|                                                                                              ; 0 (0)             ; 24 (24)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe16                                                                                                 ;              ;
;                   |alt_synch_pipe_tld:ws_dgrp|                                                                                            ; 0 (0)             ; 24 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|alt_synch_pipe_tld:ws_dgrp                                                                                                                       ;              ;
;                      |dffpipe_se9:dffpipe19|                                                                                              ; 0 (0)             ; 24 (24)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe19                                                                                                 ;              ;
;                   |altsyncram_8i51:fifo_ram|                                                                                              ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|altsyncram_8i51:fifo_ram                                                                                                                         ;              ;
;                   |cmpr_c66:rdempty_eq_comp_msb|                                                                                          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|cmpr_c66:rdempty_eq_comp_msb                                                                                                                     ;              ;
;                   |cmpr_c66:wrfull_eq_comp1_msb|                                                                                          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|cmpr_c66:wrfull_eq_comp1_msb                                                                                                                     ;              ;
;                   |cmpr_c66:wrfull_eq_comp_lsb|                                                                                           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|cmpr_c66:wrfull_eq_comp_lsb                                                                                                                      ;              ;
;                   |dffpipe_qe9:ws_brp|                                                                                                    ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|dffpipe_qe9:ws_brp                                                                                                                               ;              ;
;                   |dffpipe_qe9:ws_bwp|                                                                                                    ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|dffpipe_qe9:ws_bwp                                                                                                                               ;              ;
;                   |mux_j28:rdemp_eq_comp_lsb_mux|                                                                                         ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux                                                                                                                    ;              ;
;                   |mux_j28:rdemp_eq_comp_msb_mux|                                                                                         ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux                                                                                                                    ;              ;
;                   |mux_j28:wrfull_eq_comp_lsb_mux|                                                                                        ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|mux_j28:wrfull_eq_comp_lsb_mux                                                                                                                   ;              ;
;                   |mux_j28:wrfull_eq_comp_msb_mux|                                                                                        ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|mux_j28:wrfull_eq_comp_msb_mux                                                                                                                   ;              ;
;          |Sdram_FIFO:read_fifo2|                                                                                                          ; 134 (0)           ; 154 (0)      ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:read_fifo2                                                                                                                                                                                                     ;              ;
;             |dcfifo:dcfifo_component|                                                                                                     ; 134 (0)           ; 154 (0)      ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component                                                                                                                                                                             ;              ;
;                |dcfifo_6rp1:auto_generated|                                                                                               ; 134 (13)          ; 154 (40)     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated                                                                                                                                                  ;              ;
;                   |a_gray2bin_8ib:wrptr_g_gray2bin|                                                                                       ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|a_gray2bin_8ib:wrptr_g_gray2bin                                                                                                                  ;              ;
;                   |a_gray2bin_8ib:ws_dgrp_gray2bin|                                                                                       ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|a_gray2bin_8ib:ws_dgrp_gray2bin                                                                                                                  ;              ;
;                   |a_graycounter_2lc:wrptr_gp|                                                                                            ; 21 (21)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|a_graycounter_2lc:wrptr_gp                                                                                                                       ;              ;
;                   |a_graycounter_3lc:wrptr_g1p|                                                                                           ; 22 (22)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|a_graycounter_3lc:wrptr_g1p                                                                                                                      ;              ;
;                   |a_graycounter_777:rdptr_g1p|                                                                                           ; 24 (24)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|a_graycounter_777:rdptr_g1p                                                                                                                      ;              ;
;                   |alt_synch_pipe_sld:rs_dgwp|                                                                                            ; 0 (0)             ; 24 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|alt_synch_pipe_sld:rs_dgwp                                                                                                                       ;              ;
;                      |dffpipe_re9:dffpipe16|                                                                                              ; 0 (0)             ; 24 (24)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe16                                                                                                 ;              ;
;                   |alt_synch_pipe_tld:ws_dgrp|                                                                                            ; 0 (0)             ; 24 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|alt_synch_pipe_tld:ws_dgrp                                                                                                                       ;              ;
;                      |dffpipe_se9:dffpipe19|                                                                                              ; 0 (0)             ; 24 (24)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe19                                                                                                 ;              ;
;                   |altsyncram_8i51:fifo_ram|                                                                                              ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|altsyncram_8i51:fifo_ram                                                                                                                         ;              ;
;                   |cmpr_c66:rdempty_eq_comp_lsb|                                                                                          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|cmpr_c66:rdempty_eq_comp_lsb                                                                                                                     ;              ;
;                   |cmpr_c66:rdempty_eq_comp_msb|                                                                                          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|cmpr_c66:rdempty_eq_comp_msb                                                                                                                     ;              ;
;                   |cmpr_c66:wrfull_eq_comp1_lsb|                                                                                          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|cmpr_c66:wrfull_eq_comp1_lsb                                                                                                                     ;              ;
;                   |dffpipe_qe9:ws_brp|                                                                                                    ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|dffpipe_qe9:ws_brp                                                                                                                               ;              ;
;                   |dffpipe_qe9:ws_bwp|                                                                                                    ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|dffpipe_qe9:ws_bwp                                                                                                                               ;              ;
;                   |mux_j28:rdemp_eq_comp_lsb_mux|                                                                                         ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux                                                                                                                    ;              ;
;                   |mux_j28:rdemp_eq_comp_msb_mux|                                                                                         ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux                                                                                                                    ;              ;
;                   |mux_j28:wrfull_eq_comp_lsb_mux|                                                                                        ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|mux_j28:wrfull_eq_comp_lsb_mux                                                                                                                   ;              ;
;                   |mux_j28:wrfull_eq_comp_msb_mux|                                                                                        ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|mux_j28:wrfull_eq_comp_msb_mux                                                                                                                   ;              ;
;          |Sdram_FIFO:write_fifo1|                                                                                                         ; 138 (0)           ; 156 (0)      ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:write_fifo1                                                                                                                                                                                                    ;              ;
;             |dcfifo:dcfifo_component|                                                                                                     ; 138 (0)           ; 156 (0)      ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component                                                                                                                                                                            ;              ;
;                |dcfifo_6rp1:auto_generated|                                                                                               ; 138 (14)          ; 156 (40)     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated                                                                                                                                                 ;              ;
;                   |a_gray2bin_8ib:rdptr_g_gray2bin|                                                                                       ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|a_gray2bin_8ib:rdptr_g_gray2bin                                                                                                                 ;              ;
;                   |a_gray2bin_8ib:rs_dgwp_gray2bin|                                                                                       ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|a_gray2bin_8ib:rs_dgwp_gray2bin                                                                                                                 ;              ;
;                   |a_graycounter_2lc:wrptr_gp|                                                                                            ; 22 (22)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|a_graycounter_2lc:wrptr_gp                                                                                                                      ;              ;
;                   |a_graycounter_3lc:wrptr_g1p|                                                                                           ; 22 (22)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|a_graycounter_3lc:wrptr_g1p                                                                                                                     ;              ;
;                   |a_graycounter_777:rdptr_g1p|                                                                                           ; 24 (24)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|a_graycounter_777:rdptr_g1p                                                                                                                     ;              ;
;                   |alt_synch_pipe_sld:rs_dgwp|                                                                                            ; 0 (0)             ; 24 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|alt_synch_pipe_sld:rs_dgwp                                                                                                                      ;              ;
;                      |dffpipe_re9:dffpipe16|                                                                                              ; 0 (0)             ; 24 (24)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe16                                                                                                ;              ;
;                   |alt_synch_pipe_tld:ws_dgrp|                                                                                            ; 0 (0)             ; 24 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|alt_synch_pipe_tld:ws_dgrp                                                                                                                      ;              ;
;                      |dffpipe_se9:dffpipe19|                                                                                              ; 0 (0)             ; 24 (24)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe19                                                                                                ;              ;
;                   |altsyncram_8i51:fifo_ram|                                                                                              ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|altsyncram_8i51:fifo_ram                                                                                                                        ;              ;
;                   |cmpr_c66:rdempty_eq_comp_lsb|                                                                                          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|cmpr_c66:rdempty_eq_comp_lsb                                                                                                                    ;              ;
;                   |cmpr_c66:rdempty_eq_comp_msb|                                                                                          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|cmpr_c66:rdempty_eq_comp_msb                                                                                                                    ;              ;
;                   |cmpr_c66:wrfull_eq_comp_msb|                                                                                           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|cmpr_c66:wrfull_eq_comp_msb                                                                                                                     ;              ;
;                   |dffpipe_qe9:rs_brp|                                                                                                    ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|dffpipe_qe9:rs_brp                                                                                                                              ;              ;
;                   |dffpipe_qe9:rs_bwp|                                                                                                    ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|dffpipe_qe9:rs_bwp                                                                                                                              ;              ;
;                   |mux_j28:rdemp_eq_comp_lsb_mux|                                                                                         ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux                                                                                                                   ;              ;
;                   |mux_j28:rdemp_eq_comp_msb_mux|                                                                                         ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux                                                                                                                   ;              ;
;                   |mux_j28:wrfull_eq_comp_lsb_mux|                                                                                        ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|mux_j28:wrfull_eq_comp_lsb_mux                                                                                                                  ;              ;
;                   |mux_j28:wrfull_eq_comp_msb_mux|                                                                                        ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|mux_j28:wrfull_eq_comp_msb_mux                                                                                                                  ;              ;
;          |Sdram_FIFO:write_fifo2|                                                                                                         ; 138 (0)           ; 156 (0)      ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:write_fifo2                                                                                                                                                                                                    ;              ;
;             |dcfifo:dcfifo_component|                                                                                                     ; 138 (0)           ; 156 (0)      ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component                                                                                                                                                                            ;              ;
;                |dcfifo_6rp1:auto_generated|                                                                                               ; 138 (14)          ; 156 (40)     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated                                                                                                                                                 ;              ;
;                   |a_gray2bin_8ib:rdptr_g_gray2bin|                                                                                       ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|a_gray2bin_8ib:rdptr_g_gray2bin                                                                                                                 ;              ;
;                   |a_gray2bin_8ib:rs_dgwp_gray2bin|                                                                                       ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|a_gray2bin_8ib:rs_dgwp_gray2bin                                                                                                                 ;              ;
;                   |a_graycounter_2lc:wrptr_gp|                                                                                            ; 22 (22)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|a_graycounter_2lc:wrptr_gp                                                                                                                      ;              ;
;                   |a_graycounter_3lc:wrptr_g1p|                                                                                           ; 22 (22)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|a_graycounter_3lc:wrptr_g1p                                                                                                                     ;              ;
;                   |a_graycounter_777:rdptr_g1p|                                                                                           ; 24 (24)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|a_graycounter_777:rdptr_g1p                                                                                                                     ;              ;
;                   |alt_synch_pipe_sld:rs_dgwp|                                                                                            ; 0 (0)             ; 24 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|alt_synch_pipe_sld:rs_dgwp                                                                                                                      ;              ;
;                      |dffpipe_re9:dffpipe16|                                                                                              ; 0 (0)             ; 24 (24)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe16                                                                                                ;              ;
;                   |alt_synch_pipe_tld:ws_dgrp|                                                                                            ; 0 (0)             ; 24 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|alt_synch_pipe_tld:ws_dgrp                                                                                                                      ;              ;
;                      |dffpipe_se9:dffpipe19|                                                                                              ; 0 (0)             ; 24 (24)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe19                                                                                                ;              ;
;                   |altsyncram_8i51:fifo_ram|                                                                                              ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|altsyncram_8i51:fifo_ram                                                                                                                        ;              ;
;                   |cmpr_c66:rdempty_eq_comp_msb|                                                                                          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|cmpr_c66:rdempty_eq_comp_msb                                                                                                                    ;              ;
;                   |cmpr_c66:wrfull_eq_comp1_lsb|                                                                                          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|cmpr_c66:wrfull_eq_comp1_lsb                                                                                                                    ;              ;
;                   |dffpipe_qe9:rs_brp|                                                                                                    ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|dffpipe_qe9:rs_brp                                                                                                                              ;              ;
;                   |dffpipe_qe9:rs_bwp|                                                                                                    ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|dffpipe_qe9:rs_bwp                                                                                                                              ;              ;
;                   |mux_j28:rdemp_eq_comp_lsb_mux|                                                                                         ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux                                                                                                                   ;              ;
;                   |mux_j28:rdemp_eq_comp_msb_mux|                                                                                         ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux                                                                                                                   ;              ;
;                   |mux_j28:wrfull_eq_comp_lsb_mux|                                                                                        ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|mux_j28:wrfull_eq_comp_lsb_mux                                                                                                                  ;              ;
;                   |mux_j28:wrfull_eq_comp_msb_mux|                                                                                        ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|mux_j28:wrfull_eq_comp_msb_mux                                                                                                                  ;              ;
;          |command:command1|                                                                                                               ; 60 (60)           ; 48 (48)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|command:command1                                                                                                                                                                                                          ;              ;
;          |control_interface:control1|                                                                                                     ; 64 (64)           ; 63 (63)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|control_interface:control1                                                                                                                                                                                                ;              ;
;    |sdram_pll:u6|                                                                                                                         ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|sdram_pll:u6                                                                                                                                                                                                                                                                   ;              ;
;       |altpll:altpll_component|                                                                                                           ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|sdram_pll:u6|altpll:altpll_component                                                                                                                                                                                                                                           ;              ;
;          |altpll_3mr2:auto_generated|                                                                                                     ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|sdram_pll:u6|altpll:altpll_component|altpll_3mr2:auto_generated                                                                                                                                                                                                                ;              ;
;    |sensor_controller:sensor_ctrl|                                                                                                        ; 506 (103)         ; 214 (45)     ; 24576       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|sensor_controller:sensor_ctrl                                                                                                                                                                                                                                                  ;              ;
;       |RGB2BIN:u999|                                                                                                                      ; 169 (169)         ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|sensor_controller:sensor_ctrl|RGB2BIN:u999                                                                                                                                                                                                                                     ;              ;
;       |counter:stream_counter|                                                                                                            ; 96 (96)           ; 29 (29)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|sensor_controller:sensor_ctrl|counter:stream_counter                                                                                                                                                                                                                           ;              ;
;       |erosion:eros|                                                                                                                      ; 138 (8)           ; 136 (0)      ; 24576       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|sensor_controller:sensor_ctrl|erosion:eros                                                                                                                                                                                                                                     ;              ;
;          |fifo3x3:fifo|                                                                                                                   ; 130 (16)          ; 136 (15)     ; 24576       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo                                                                                                                                                                                                                        ;              ;
;             |fifo_prg:fbuffer[1].ffbuf|                                                                                                   ; 103 (92)          ; 63 (32)      ; 12288       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|fifo_prg:fbuffer[1].ffbuf                                                                                                                                                                                              ;              ;
;                |ff_ram:mem|                                                                                                               ; 11 (11)           ; 31 (31)      ; 12288       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|fifo_prg:fbuffer[1].ffbuf|ff_ram:mem                                                                                                                                                                                   ;              ;
;                   |altsyncram:data_rtl_1|                                                                                                 ; 0 (0)             ; 0 (0)        ; 12288       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|fifo_prg:fbuffer[1].ffbuf|ff_ram:mem|altsyncram:data_rtl_1                                                                                                                                                             ;              ;
;                      |altsyncram_23h1:auto_generated|                                                                                     ; 0 (0)             ; 0 (0)        ; 12288       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|fifo_prg:fbuffer[1].ffbuf|ff_ram:mem|altsyncram:data_rtl_1|altsyncram_23h1:auto_generated                                                                                                                              ;              ;
;             |fifo_prg:fbuffer[2].ffbuf|                                                                                                   ; 11 (0)            ; 31 (0)       ; 12288       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|fifo_prg:fbuffer[2].ffbuf                                                                                                                                                                                              ;              ;
;                |ff_ram:mem|                                                                                                               ; 11 (11)           ; 31 (31)      ; 12288       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|fifo_prg:fbuffer[2].ffbuf|ff_ram:mem                                                                                                                                                                                   ;              ;
;                   |altsyncram:data_rtl_2|                                                                                                 ; 0 (0)             ; 0 (0)        ; 12288       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|fifo_prg:fbuffer[2].ffbuf|ff_ram:mem|altsyncram:data_rtl_2                                                                                                                                                             ;              ;
;                      |altsyncram_23h1:auto_generated|                                                                                     ; 0 (0)             ; 0 (0)        ; 12288       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|fifo_prg:fbuffer[2].ffbuf|ff_ram:mem|altsyncram:data_rtl_2|altsyncram_23h1:auto_generated                                                                                                                              ;              ;
;             |register3:rbuffer[0].regs|                                                                                                   ; 0 (0)             ; 9 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|register3:rbuffer[0].regs                                                                                                                                                                                              ;              ;
;                |register1:rbuff[0].regs|                                                                                                  ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|register3:rbuffer[0].regs|register1:rbuff[0].regs                                                                                                                                                                      ;              ;
;                |register1:rbuff[1].regs|                                                                                                  ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|register3:rbuffer[0].regs|register1:rbuff[1].regs                                                                                                                                                                      ;              ;
;                |register1:rbuff[2].regs|                                                                                                  ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|register3:rbuffer[0].regs|register1:rbuff[2].regs                                                                                                                                                                      ;              ;
;             |register3:rbuffer[1].regs|                                                                                                   ; 0 (0)             ; 9 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|register3:rbuffer[1].regs                                                                                                                                                                                              ;              ;
;                |register1:rbuff[0].regs|                                                                                                  ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|register3:rbuffer[1].regs|register1:rbuff[0].regs                                                                                                                                                                      ;              ;
;                |register1:rbuff[1].regs|                                                                                                  ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|register3:rbuffer[1].regs|register1:rbuff[1].regs                                                                                                                                                                      ;              ;
;                |register1:rbuff[2].regs|                                                                                                  ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|register3:rbuffer[1].regs|register1:rbuff[2].regs                                                                                                                                                                      ;              ;
;             |register3:rbuffer[2].regs|                                                                                                   ; 0 (0)             ; 9 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|register3:rbuffer[2].regs                                                                                                                                                                                              ;              ;
;                |register1:rbuff[0].regs|                                                                                                  ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|register3:rbuffer[2].regs|register1:rbuff[0].regs                                                                                                                                                                      ;              ;
;                |register1:rbuff[1].regs|                                                                                                  ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|register3:rbuffer[2].regs|register1:rbuff[1].regs                                                                                                                                                                      ;              ;
;                |register1:rbuff[2].regs|                                                                                                  ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|register3:rbuffer[2].regs|register1:rbuff[2].regs                                                                                                                                                                      ;              ;
;    |sld_hub:auto_hub|                                                                                                                     ; 122 (81)          ; 76 (48)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|sld_hub:auto_hub                                                                                                                                                                                                                                                               ;              ;
;       |sld_rom_sr:hub_info_reg|                                                                                                           ; 24 (24)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|sld_hub:auto_hub|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                       ;              ;
;       |sld_shadow_jsm:shadow_jsm|                                                                                                         ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                     ;              ;
;    |vga_controller:vga_ctrl|                                                                                                              ; 146 (146)         ; 47 (47)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_WEB_SERVER|vga_controller:vga_ctrl                                                                                                                                                                                                                                                        ;              ;
+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                   ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+---------------------------------+
; Name                                                                                                                                                                                                                                                              ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                             ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+---------------------------------+
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_uvf1:auto_generated|altsyncram_uj31:fifo_ram|ALTSYNCRAM                                                ; AUTO ; Simple Dual Port ; 32           ; 56           ; 32           ; 56           ; 1792   ; None                            ;
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|altsyncram_qj31:fifo_ram|ALTSYNCRAM                                                      ; AUTO ; Simple Dual Port ; 256          ; 33           ; 256          ; 33           ; 8448   ; None                            ;
; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_bht_module:cpu_bht|altsyncram:the_altsyncram|altsyncram_bpf1:auto_generated|ALTSYNCRAM                                                                                                                             ; AUTO ; Simple Dual Port ; 256          ; 2            ; 256          ; 2            ; 512    ; cpu_bht_ram.mif                 ;
; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_dc_data_module:cpu_dc_data|altsyncram:the_altsyncram|altsyncram_ujf1:auto_generated|ALTSYNCRAM                                                                                                                     ; AUTO ; Simple Dual Port ; 4096         ; 32           ; 4096         ; 32           ; 131072 ; None                            ;
; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_dc_tag_module:cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_3hf1:auto_generated|ALTSYNCRAM                                                                                                                       ; AUTO ; Simple Dual Port ; 512          ; 14           ; 512          ; 14           ; 7168   ; cpu_dc_tag_ram.mif              ;
; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ALTSYNCRAM                                                                                                                 ; AUTO ; Simple Dual Port ; 8            ; 32           ; 8            ; 32           ; 256    ; None                            ;
; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_8kd1:auto_generated|ALTSYNCRAM                                                                                                                     ; AUTO ; Simple Dual Port ; 4096         ; 32           ; 4096         ; 32           ; 131072 ; None                            ;
; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_c5g1:auto_generated|ALTSYNCRAM                                                                                                                       ; AUTO ; Simple Dual Port ; 512          ; 20           ; 512          ; 20           ; 10240  ; cpu_ic_tag_ram.mif              ;
; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_f572:auto_generated|ALTSYNCRAM   ; AUTO ; True Dual Port   ; 256          ; 32           ; 256          ; 32           ; 8192   ; cpu_ociram_default_contents.mif ;
; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_b7f1:auto_generated|ALTSYNCRAM                                                                                                     ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; cpu_rf_ram_a.mif                ;
; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_c7f1:auto_generated|ALTSYNCRAM                                                                                                     ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; cpu_rf_ram_b.mif                ;
; DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_bd_ram:desc_ram|altsyncram:ram_rtl_0|altsyncram_umm1:auto_generated|ALTSYNCRAM                                                                     ; AUTO ; True Dual Port   ; 256          ; 32           ; 256          ; 32           ; 8192   ; None                            ;
; DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_7rm1:auto_generated|altsyncram_9f11:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 1024         ; 36           ; 1024         ; 36           ; 36864  ; None                            ;
; DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_ipm1:auto_generated|altsyncram_lc11:fifo_ram|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 512          ; 25           ; 512          ; 25           ; 12800  ; None                            ;
; DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_7nm1:auto_generated|altsyncram_mc11:fifo_ram|ALTSYNCRAM          ; AUTO ; Simple Dual Port ; 128          ; 36           ; 128          ; 36           ; 4608   ; None                            ;
; DE2_115_SOPC:DE2_115_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ALTSYNCRAM                                           ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                            ;
; DE2_115_SOPC:DE2_115_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ALTSYNCRAM                                           ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                            ;
; camera_controller:camera_ctrl|raw2rgb:rgb|Line_Buffer:lbuff|fifo_prog:fifo|fifo_ram:mem1|altsyncram:data_rtl_3|altsyncram_03h1:auto_generated|ALTSYNCRAM                                                                                                          ; AUTO ; Simple Dual Port ; 2048         ; 8            ; 2048         ; 8            ; 16384  ; None                            ;
; camera_controller:camera_ctrl|raw2rgb:rgb|Line_Buffer:lbuff|fifo_prog:fifo|fifo_ram:mem2|altsyncram:data_rtl_4|altsyncram_g2h1:auto_generated|ALTSYNCRAM                                                                                                          ; AUTO ; Simple Dual Port ; 1024         ; 8            ; 1024         ; 8            ; 8192   ; None                            ;
; sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|altsyncram_8i51:fifo_ram|ALTSYNCRAM                                                                                                 ; AUTO ; Simple Dual Port ; 2048         ; 16           ; 2048         ; 16           ; 32768  ; None                            ;
; sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|altsyncram_8i51:fifo_ram|ALTSYNCRAM                                                                                                 ; AUTO ; Simple Dual Port ; 2048         ; 16           ; 2048         ; 16           ; 32768  ; None                            ;
; sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|altsyncram_8i51:fifo_ram|ALTSYNCRAM                                                                                                ; AUTO ; Simple Dual Port ; 2048         ; 16           ; 2048         ; 16           ; 32768  ; None                            ;
; sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|altsyncram_8i51:fifo_ram|ALTSYNCRAM                                                                                                ; AUTO ; Simple Dual Port ; 2048         ; 16           ; 2048         ; 16           ; 32768  ; None                            ;
; sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|fifo_prg:fbuffer[1].ffbuf|ff_ram:mem|altsyncram:data_rtl_1|altsyncram_23h1:auto_generated|ALTSYNCRAM                                                                                                      ; AUTO ; Simple Dual Port ; 4096         ; 3            ; 4096         ; 3            ; 12288  ; None                            ;
; sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|fifo_prg:fbuffer[2].ffbuf|ff_ram:mem|altsyncram:data_rtl_2|altsyncram_23h1:auto_generated|ALTSYNCRAM                                                                                                      ; AUTO ; Simple Dual Port ; 4096         ; 3            ; 4096         ; 3            ; 12288  ; None                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+---------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 3           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 6           ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 3           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                         ;
+--------+-------------------------------+---------+--------------+--------------+----------------------------------------------------------------------------+---------------------------------------------------------------------------------+
; Vendor ; IP Core Name                  ; Version ; Release Date ; License Type ; Entity Instance                                                            ; IP Include File                                                                 ;
+--------+-------------------------------+---------+--------------+--------------+----------------------------------------------------------------------------+---------------------------------------------------------------------------------+
; Altera ; Nios II Processor (6AF7_00A2) ; N/A     ; Apr 2004     ; Licensed     ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu             ; C:/Users/Jorge/workspace/VideoSensor/DE2_115-flash/cpu.v                        ;
; Altera ; N/A                           ; N/A     ; N/A          ; N/A          ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0 ; C:/Users/Jorge/workspace/VideoSensor/DE2_115-flash/eth_ocm_0.v                  ;
; Altera ; ALTCLKCTRL                    ; 10.1    ; N/A          ; N/A          ; |DE2_115_WEB_SERVER|camera_controller:camera_ctrl|clock_buffer:clk_buff    ; C:/Users/Jorge/workspace/VideoSensor/DE2_115-flash/clock_buffer.v               ;
; Altera ; N/A                           ; N/A     ; N/A          ; N/A          ; |DE2_115_WEB_SERVER|camera_controller:camera_ctrl|rgb2hue:hue              ; C:/Users/Jorge/workspace/VideoSensor/DE2_115-flash/camera/hdl/rgb2hue.v         ;
; Altera ; ALTPLL                        ; 10.1    ; N/A          ; N/A          ; |DE2_115_WEB_SERVER|sdram_pll:u6                                           ; C:/Users/Jorge/workspace/VideoSensor/DE2_115-flash/sdram_pll.v                  ;
; Altera ; N/A                           ; N/A     ; N/A          ; N/A          ; |DE2_115_WEB_SERVER|vga_controller:vga_ctrl                                ; C:/Users/Jorge/workspace/VideoSensor/DE2_115-flash/display/hdl/vga_controller.v ;
+--------+-------------------------------+---------+--------------+--------------+----------------------------------------------------------------------------+---------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                                      ;
+------------+------------+------------+------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                               ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                               ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                               ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                               ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                               ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                               ;
+------------+------------+------------+------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0|DE2_115_SOPC_clock_0_master_FSM:master_FSM|master_state ;
+------------------+------------------+------------------+-----------------------------------------------------------------------------------------------------------------+
; Name             ; master_state.100 ; master_state.010 ; master_state.001                                                                                                ;
+------------------+------------------+------------------+-----------------------------------------------------------------------------------------------------------------+
; master_state.001 ; 0                ; 0                ; 0                                                                                                               ;
; master_state.010 ; 0                ; 1                ; 1                                                                                                               ;
; master_state.100 ; 1                ; 0                ; 1                                                                                                               ;
+------------------+------------------+------------------+-----------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0|DE2_115_SOPC_clock_0_slave_FSM:slave_FSM|slave_state ;
+-----------------+-----------------+-----------------+-----------------------------------------------------------------------------------------------------------------+
; Name            ; slave_state.100 ; slave_state.010 ; slave_state.001                                                                                                 ;
+-----------------+-----------------+-----------------+-----------------------------------------------------------------------------------------------------------------+
; slave_state.001 ; 0               ; 0               ; 0                                                                                                               ;
; slave_state.010 ; 0               ; 1               ; 1                                                                                                               ;
; slave_state.100 ; 1               ; 0               ; 1                                                                                                               ;
+-----------------+-----------------+-----------------+-----------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------+
; State Machine - |DE2_115_WEB_SERVER|camera_controller:camera_ctrl|camera_config:camera_conf|mSetup_ST ;
+----------------+----------------+----------------+----------------------------------------------------+
; Name           ; mSetup_ST.0000 ; mSetup_ST.0010 ; mSetup_ST.0001                                     ;
+----------------+----------------+----------------+----------------------------------------------------+
; mSetup_ST.0000 ; 0              ; 0              ; 0                                                  ;
; mSetup_ST.0001 ; 1              ; 0              ; 1                                                  ;
; mSetup_ST.0010 ; 1              ; 1              ; 0                                                  ;
+----------------+----------------+----------------+----------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                         ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; DE2_115_SOPC:DE2_115_SOPC_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                      ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_reset_altpll_io_domain_synch_module:DE2_115_SOPC_reset_altpll_io_domain_synch|data_out                                                                                                                                    ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_reset_altpll_sys_domain_synch_module:DE2_115_SOPC_reset_altpll_sys_domain_synch|data_out                                                                                                                                  ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]                                                                                                                             ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                                              ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]        ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[1]                                                                                                                                                      ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rvalid                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                  ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                      ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_reset_altpll_io_domain_synch_module:DE2_115_SOPC_reset_altpll_io_domain_synch|data_in_d1                                                                                                                                  ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_reset_altpll_sys_domain_synch_module:DE2_115_SOPC_reset_altpll_sys_domain_synch|data_in_d1                                                                                                                                ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1                                                                                                                              ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                               ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1         ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[2]                                                                                                                                                      ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                    ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                     ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rdata[7]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0|master_writedata[0]                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0|master_address[3]                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0|master_address[2]                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_reset_clk_50_domain_synch_module:DE2_115_SOPC_reset_clk_50_domain_synch|data_out                                                                                                                                          ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                      ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rdata[0]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                         ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0|slave_writedata_d1[0]                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0|slave_address_d1[3]                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0|slave_address_d1[2]                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                                                                                                             ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]                                                                                                                             ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_reset_clk_50_domain_synch_module:DE2_115_SOPC_reset_clk_50_domain_synch|data_in_d1                                                                                                                                        ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|cpu_data_master_arbitrator:the_cpu_data_master|timer_s1_irq_from_sa_clock_crossing_cpu_data_master_module:timer_s1_irq_from_sa_clock_crossing_cpu_data_master|data_out                                                                 ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                      ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                      ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rdata[1]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|read_write                                                                                                                                                       ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1                                                                                                                              ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1                                                                                                                              ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|cpu_data_master_arbitrator:the_cpu_data_master|timer_s1_irq_from_sa_clock_crossing_cpu_data_master_module:timer_s1_irq_from_sa_clock_crossing_cpu_data_master|data_in_d1                                                               ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                      ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rdata[2]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                                      ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rdata[3]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                          ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                      ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                      ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rdata[4]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rdata[5]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rdata[6]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0|master_writedata[1]                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0|slave_writedata_d1[1]                                                                                                                                                                    ; yes                                                              ; yes                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                                          ;
+-----------------------------------------------------+---------------------------------------------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal                                           ; Free of Timing Hazards ;
+-----------------------------------------------------+---------------------------------------------------------------+------------------------+
; vga_controller:vga_ctrl|X_END[12]                   ; camera_controller:camera_ctrl|camera_config:camera_conf|ready ; yes                    ;
; vga_controller:vga_ctrl|X_END[11]                   ; camera_controller:camera_ctrl|camera_config:camera_conf|ready ; yes                    ;
; vga_controller:vga_ctrl|X_END[10]                   ; camera_controller:camera_ctrl|camera_config:camera_conf|ready ; yes                    ;
; vga_controller:vga_ctrl|X_END[9]                    ; camera_controller:camera_ctrl|camera_config:camera_conf|ready ; yes                    ;
; vga_controller:vga_ctrl|X_END[8]                    ; camera_controller:camera_ctrl|camera_config:camera_conf|ready ; yes                    ;
; vga_controller:vga_ctrl|X_END[7]                    ; camera_controller:camera_ctrl|camera_config:camera_conf|ready ; yes                    ;
; vga_controller:vga_ctrl|X_END[6]                    ; camera_controller:camera_ctrl|camera_config:camera_conf|ready ; yes                    ;
; vga_controller:vga_ctrl|X_END[5]                    ; camera_controller:camera_ctrl|camera_config:camera_conf|ready ; yes                    ;
; vga_controller:vga_ctrl|X_END[4]                    ; camera_controller:camera_ctrl|camera_config:camera_conf|ready ; yes                    ;
; vga_controller:vga_ctrl|X_END[3]                    ; camera_controller:camera_ctrl|camera_config:camera_conf|ready ; yes                    ;
; vga_controller:vga_ctrl|X_END[2]                    ; camera_controller:camera_ctrl|camera_config:camera_conf|ready ; yes                    ;
; vga_controller:vga_ctrl|X_END[1]                    ; camera_controller:camera_ctrl|camera_config:camera_conf|ready ; yes                    ;
; vga_controller:vga_ctrl|X_END[0]                    ; camera_controller:camera_ctrl|camera_config:camera_conf|ready ; yes                    ;
; vga_controller:vga_ctrl|Y_END[12]                   ; camera_controller:camera_ctrl|camera_config:camera_conf|ready ; yes                    ;
; vga_controller:vga_ctrl|Y_END[11]                   ; camera_controller:camera_ctrl|camera_config:camera_conf|ready ; yes                    ;
; vga_controller:vga_ctrl|Y_END[10]                   ; camera_controller:camera_ctrl|camera_config:camera_conf|ready ; yes                    ;
; vga_controller:vga_ctrl|Y_END[9]                    ; camera_controller:camera_ctrl|camera_config:camera_conf|ready ; yes                    ;
; vga_controller:vga_ctrl|Y_END[8]                    ; camera_controller:camera_ctrl|camera_config:camera_conf|ready ; yes                    ;
; vga_controller:vga_ctrl|Y_END[7]                    ; camera_controller:camera_ctrl|camera_config:camera_conf|ready ; yes                    ;
; vga_controller:vga_ctrl|Y_END[6]                    ; camera_controller:camera_ctrl|camera_config:camera_conf|ready ; yes                    ;
; vga_controller:vga_ctrl|Y_END[5]                    ; camera_controller:camera_ctrl|camera_config:camera_conf|ready ; yes                    ;
; vga_controller:vga_ctrl|Y_END[4]                    ; camera_controller:camera_ctrl|camera_config:camera_conf|ready ; yes                    ;
; vga_controller:vga_ctrl|Y_END[3]                    ; camera_controller:camera_ctrl|camera_config:camera_conf|ready ; yes                    ;
; vga_controller:vga_ctrl|Y_END[2]                    ; camera_controller:camera_ctrl|camera_config:camera_conf|ready ; yes                    ;
; vga_controller:vga_ctrl|Y_END[1]                    ; camera_controller:camera_ctrl|camera_config:camera_conf|ready ; yes                    ;
; vga_controller:vga_ctrl|Y_END[0]                    ; camera_controller:camera_ctrl|camera_config:camera_conf|ready ; yes                    ;
; sdram_controller:sdram_ctrl|addr2[0]                ; camera_controller:camera_ctrl|camera_config:camera_conf|ready ; yes                    ;
; sdram_controller:sdram_ctrl|addr2[8]                ; camera_controller:camera_ctrl|camera_config:camera_conf|ready ; yes                    ;
; sdram_controller:sdram_ctrl|addr2[1]                ; camera_controller:camera_ctrl|camera_config:camera_conf|ready ; yes                    ;
; sdram_controller:sdram_ctrl|addr2[9]                ; camera_controller:camera_ctrl|camera_config:camera_conf|ready ; yes                    ;
; sdram_controller:sdram_ctrl|addr2[2]                ; camera_controller:camera_ctrl|camera_config:camera_conf|ready ; yes                    ;
; sdram_controller:sdram_ctrl|addr2[10]               ; camera_controller:camera_ctrl|camera_config:camera_conf|ready ; yes                    ;
; sdram_controller:sdram_ctrl|addr2[3]                ; camera_controller:camera_ctrl|camera_config:camera_conf|ready ; yes                    ;
; sdram_controller:sdram_ctrl|addr2[11]               ; camera_controller:camera_ctrl|camera_config:camera_conf|ready ; yes                    ;
; sdram_controller:sdram_ctrl|addr2[4]                ; camera_controller:camera_ctrl|camera_config:camera_conf|ready ; yes                    ;
; sdram_controller:sdram_ctrl|addr2[12]               ; camera_controller:camera_ctrl|camera_config:camera_conf|ready ; yes                    ;
; sdram_controller:sdram_ctrl|addr2[5]                ; camera_controller:camera_ctrl|camera_config:camera_conf|ready ; yes                    ;
; sdram_controller:sdram_ctrl|addr2[13]               ; camera_controller:camera_ctrl|camera_config:camera_conf|ready ; yes                    ;
; sdram_controller:sdram_ctrl|addr2[6]                ; camera_controller:camera_ctrl|camera_config:camera_conf|ready ; yes                    ;
; sdram_controller:sdram_ctrl|addr2[14]               ; camera_controller:camera_ctrl|camera_config:camera_conf|ready ; yes                    ;
; sdram_controller:sdram_ctrl|addr2[7]                ; camera_controller:camera_ctrl|camera_config:camera_conf|ready ; yes                    ;
; sdram_controller:sdram_ctrl|addr2[15]               ; camera_controller:camera_ctrl|camera_config:camera_conf|ready ; yes                    ;
; sdram_controller:sdram_ctrl|addr2[16]               ; camera_controller:camera_ctrl|camera_config:camera_conf|ready ; yes                    ;
; sdram_controller:sdram_ctrl|addr2[17]               ; camera_controller:camera_ctrl|camera_config:camera_conf|ready ; yes                    ;
; sdram_controller:sdram_ctrl|addr2[18]               ; camera_controller:camera_ctrl|camera_config:camera_conf|ready ; yes                    ;
; sdram_controller:sdram_ctrl|addr2[19]               ; camera_controller:camera_ctrl|camera_config:camera_conf|ready ; yes                    ;
; sdram_controller:sdram_ctrl|addr2[22]               ; camera_controller:camera_ctrl|camera_config:camera_conf|ready ; yes                    ;
; sdram_controller:sdram_ctrl|addr2[20]               ; camera_controller:camera_ctrl|camera_config:camera_conf|ready ; yes                    ;
; sdram_controller:sdram_ctrl|addr2[21]               ; camera_controller:camera_ctrl|camera_config:camera_conf|ready ; yes                    ;
; sdram_controller:sdram_ctrl|max_addr2[22]           ; camera_controller:camera_ctrl|camera_config:camera_conf|ready ; yes                    ;
; sdram_controller:sdram_ctrl|max_addr2[21]           ; camera_controller:camera_ctrl|camera_config:camera_conf|ready ; yes                    ;
; sdram_controller:sdram_ctrl|max_addr2[20]           ; camera_controller:camera_ctrl|camera_config:camera_conf|ready ; yes                    ;
; sdram_controller:sdram_ctrl|max_addr2[19]           ; camera_controller:camera_ctrl|camera_config:camera_conf|ready ; yes                    ;
; sdram_controller:sdram_ctrl|max_addr2[18]           ; camera_controller:camera_ctrl|camera_config:camera_conf|ready ; yes                    ;
; sdram_controller:sdram_ctrl|max_addr2[17]           ; camera_controller:camera_ctrl|camera_config:camera_conf|ready ; yes                    ;
; sdram_controller:sdram_ctrl|max_addr2[16]           ; camera_controller:camera_ctrl|camera_config:camera_conf|ready ; yes                    ;
; sdram_controller:sdram_ctrl|max_addr2[15]           ; camera_controller:camera_ctrl|camera_config:camera_conf|ready ; yes                    ;
; sdram_controller:sdram_ctrl|max_addr2[14]           ; camera_controller:camera_ctrl|camera_config:camera_conf|ready ; yes                    ;
; sdram_controller:sdram_ctrl|max_addr2[13]           ; camera_controller:camera_ctrl|camera_config:camera_conf|ready ; yes                    ;
; sdram_controller:sdram_ctrl|max_addr2[12]           ; camera_controller:camera_ctrl|camera_config:camera_conf|ready ; yes                    ;
; sdram_controller:sdram_ctrl|max_addr2[11]           ; camera_controller:camera_ctrl|camera_config:camera_conf|ready ; yes                    ;
; sdram_controller:sdram_ctrl|max_addr2[10]           ; camera_controller:camera_ctrl|camera_config:camera_conf|ready ; yes                    ;
; sdram_controller:sdram_ctrl|max_addr2[9]            ; camera_controller:camera_ctrl|camera_config:camera_conf|ready ; yes                    ;
; sdram_controller:sdram_ctrl|max_addr2[8]            ; camera_controller:camera_ctrl|camera_config:camera_conf|ready ; yes                    ;
; sdram_controller:sdram_ctrl|max_addr2[7]            ; camera_controller:camera_ctrl|camera_config:camera_conf|ready ; yes                    ;
; sdram_controller:sdram_ctrl|max_addr2[6]            ; camera_controller:camera_ctrl|camera_config:camera_conf|ready ; yes                    ;
; sdram_controller:sdram_ctrl|max_addr2[5]            ; camera_controller:camera_ctrl|camera_config:camera_conf|ready ; yes                    ;
; sdram_controller:sdram_ctrl|max_addr2[4]            ; camera_controller:camera_ctrl|camera_config:camera_conf|ready ; yes                    ;
; sdram_controller:sdram_ctrl|max_addr2[3]            ; camera_controller:camera_ctrl|camera_config:camera_conf|ready ; yes                    ;
; sdram_controller:sdram_ctrl|max_addr2[2]            ; camera_controller:camera_ctrl|camera_config:camera_conf|ready ; yes                    ;
; sdram_controller:sdram_ctrl|max_addr2[1]            ; camera_controller:camera_ctrl|camera_config:camera_conf|ready ; yes                    ;
; sdram_controller:sdram_ctrl|max_addr1[22]           ; camera_controller:camera_ctrl|camera_config:camera_conf|ready ; yes                    ;
; sdram_controller:sdram_ctrl|max_addr1[21]           ; camera_controller:camera_ctrl|camera_config:camera_conf|ready ; yes                    ;
; sdram_controller:sdram_ctrl|max_addr1[20]           ; camera_controller:camera_ctrl|camera_config:camera_conf|ready ; yes                    ;
; sdram_controller:sdram_ctrl|max_addr1[19]           ; camera_controller:camera_ctrl|camera_config:camera_conf|ready ; yes                    ;
; sdram_controller:sdram_ctrl|max_addr1[18]           ; camera_controller:camera_ctrl|camera_config:camera_conf|ready ; yes                    ;
; sdram_controller:sdram_ctrl|max_addr1[17]           ; camera_controller:camera_ctrl|camera_config:camera_conf|ready ; yes                    ;
; sdram_controller:sdram_ctrl|max_addr1[16]           ; camera_controller:camera_ctrl|camera_config:camera_conf|ready ; yes                    ;
; sdram_controller:sdram_ctrl|max_addr1[15]           ; camera_controller:camera_ctrl|camera_config:camera_conf|ready ; yes                    ;
; sdram_controller:sdram_ctrl|max_addr1[14]           ; camera_controller:camera_ctrl|camera_config:camera_conf|ready ; yes                    ;
; sdram_controller:sdram_ctrl|max_addr1[13]           ; camera_controller:camera_ctrl|camera_config:camera_conf|ready ; yes                    ;
; sdram_controller:sdram_ctrl|max_addr1[12]           ; camera_controller:camera_ctrl|camera_config:camera_conf|ready ; yes                    ;
; sdram_controller:sdram_ctrl|max_addr1[11]           ; camera_controller:camera_ctrl|camera_config:camera_conf|ready ; yes                    ;
; sdram_controller:sdram_ctrl|max_addr1[10]           ; camera_controller:camera_ctrl|camera_config:camera_conf|ready ; yes                    ;
; sdram_controller:sdram_ctrl|max_addr1[9]            ; camera_controller:camera_ctrl|camera_config:camera_conf|ready ; yes                    ;
; sdram_controller:sdram_ctrl|max_addr1[8]            ; camera_controller:camera_ctrl|camera_config:camera_conf|ready ; yes                    ;
; sdram_controller:sdram_ctrl|max_addr1[7]            ; camera_controller:camera_ctrl|camera_config:camera_conf|ready ; yes                    ;
; sdram_controller:sdram_ctrl|max_addr1[6]            ; camera_controller:camera_ctrl|camera_config:camera_conf|ready ; yes                    ;
; sdram_controller:sdram_ctrl|max_addr1[5]            ; camera_controller:camera_ctrl|camera_config:camera_conf|ready ; yes                    ;
; sdram_controller:sdram_ctrl|max_addr1[4]            ; camera_controller:camera_ctrl|camera_config:camera_conf|ready ; yes                    ;
; sdram_controller:sdram_ctrl|max_addr1[3]            ; camera_controller:camera_ctrl|camera_config:camera_conf|ready ; yes                    ;
; sdram_controller:sdram_ctrl|max_addr1[2]            ; camera_controller:camera_ctrl|camera_config:camera_conf|ready ; yes                    ;
; sdram_controller:sdram_ctrl|max_addr1[1]            ; camera_controller:camera_ctrl|camera_config:camera_conf|ready ; yes                    ;
; sdram_controller:sdram_ctrl|max_addr1[0]            ; camera_controller:camera_ctrl|camera_config:camera_conf|ready ; yes                    ;
; Number of user-specified and inferred latches = 94  ;                                                               ;                        ;
+-----------------------------------------------------+---------------------------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                ; Reason for Removal                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[0..35]                                                                                                                          ; Lost fanout                                                                                                                                                                                                                  ;
; vga_controller:vga_ctrl|red[0..1]                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; vga_controller:vga_ctrl|green[0..1]                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; vga_controller:vga_ctrl|blue[1]                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|E_control_reg_rddata[3..31]                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|M_control_reg_rddata[3..31]                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|E_ctrl_br_always_pred_taken                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|M_ctrl_br_always_pred_taken                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_im_addr[0..6]                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_wrap                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|dbrk_goto0                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk|xbrk_break                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk|E_xbrk_goto0                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk|E_xbrk_goto1                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk|M_xbrk_goto0                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk|M_xbrk_goto1                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0|slave_readdata_p1[2..31]                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0|slave_readdata[2..31]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_burst_1:the_DE2_115_SOPC_burst_1|registered_upstream_write                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_burst_1:the_DE2_115_SOPC_burst_1|registered_upstream_byteenable[0..1]                                                                                                                                            ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                       ;
; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_burst_0:the_DE2_115_SOPC_burst_0|registered_upstream_read                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; sensor_controller:sensor_ctrl|counter:stream_counter|HEIGHT[0]                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; sensor_controller:sensor_ctrl|counter:stream_counter|WIDTH[0]                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|rMAX_ADDR2[0]                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|rLENGTH[8..9]                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|rLENGTH[7]                                                                                                                                                                                              ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                       ;
; sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|rLENGTH[0..6]                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|command:command1|CKE                                                                                                                                                                                    ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                       ;
; camera_controller:camera_ctrl|camera_capture:camera_cap|ROW_HEIGHT[0]                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; camera_controller:camera_ctrl|camera_capture:camera_cap|COLUMN_WIDTH[0]                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; vga_controller:vga_ctrl|blue[0]                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|_CKE                                                                                                                                                                                                    ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                       ;
; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[0..16]                                                                                                                        ; Lost fanout                                                                                                                                                                                                                  ;
; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_burst_1:the_DE2_115_SOPC_burst_1|atomic_counter                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                  ;
; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_burst_1:the_DE2_115_SOPC_burst_1|downstream_write_reg                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                  ;
; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_burst_0:the_DE2_115_SOPC_burst_0|read_address_offset[0..3]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                  ;
; display_controller:display_ctrl|algorithm_frame_rate[7]                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; display_controller:display_ctrl|camera_frame_rate[7]                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_burst_1:the_DE2_115_SOPC_burst_1|pending_upstream_write_reg                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_burst_0:the_DE2_115_SOPC_burst_0|pending_upstream_read_reg                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_burst_0:the_DE2_115_SOPC_burst_0|downstream_read                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; camera_controller:camera_ctrl|raw2rgb:rgb|COLUMN_WIDTH[0]                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; camera_controller:camera_ctrl|camera_config:camera_conf|mI2C_DATA[31]                                                                                                                                                                                        ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                       ;
; camera_controller:camera_ctrl|camera_config:camera_conf|mI2C_DATA[30]                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; camera_controller:camera_ctrl|camera_config:camera_conf|mI2C_DATA[27..29]                                                                                                                                                                                    ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                       ;
; camera_controller:camera_ctrl|camera_config:camera_conf|mI2C_DATA[26]                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; camera_controller:camera_ctrl|camera_config:camera_conf|mI2C_DATA[25]                                                                                                                                                                                        ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                       ;
; camera_controller:camera_ctrl|camera_config:camera_conf|mI2C_DATA[24]                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; camera_controller:camera_ctrl|camera_config:camera_conf|I2C_Controller:u0|SD[31]                                                                                                                                                                             ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                       ;
; camera_controller:camera_ctrl|camera_config:camera_conf|I2C_Controller:u0|SD[30]                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; camera_controller:camera_ctrl|camera_config:camera_conf|I2C_Controller:u0|SD[27..29]                                                                                                                                                                         ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                       ;
; camera_controller:camera_ctrl|camera_config:camera_conf|I2C_Controller:u0|SD[26]                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; camera_controller:camera_ctrl|camera_config:camera_conf|I2C_Controller:u0|SD[25]                                                                                                                                                                             ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                       ;
; camera_controller:camera_ctrl|camera_config:camera_conf|I2C_Controller:u0|SD[24]                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_burst_0_downstream_arbitrator:the_DE2_115_SOPC_burst_0_downstream|DE2_115_SOPC_burst_0_downstream_read_but_no_slave_selected                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_burst_0:the_DE2_115_SOPC_burst_0|data_counter[0..4]                                                                                                                                                              ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                  ;
; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_burst_0_downstream_arbitrator:the_DE2_115_SOPC_burst_0_downstream|DE2_115_SOPC_burst_0_downstream_latency_counter                                                                                                ; Lost fanout                                                                                                                                                                                                                  ;
; DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_7nm1:auto_generated|dffpipe_jd9:ws_bwp|dffe15a[7]           ; Lost fanout                                                                                                                                                                                                                  ;
; DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_7nm1:auto_generated|dffpipe_jd9:ws_brp|dffe15a[7]           ; Lost fanout                                                                                                                                                                                                                  ;
; DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_7rm1:auto_generated|dffpipe_pe9:rs_bwp|dffe16a[10] ; Lost fanout                                                                                                                                                                                                                  ;
; DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_7rm1:auto_generated|dffpipe_pe9:rs_brp|dffe16a[10] ; Lost fanout                                                                                                                                                                                                                  ;
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|dffpipe_gd9:ws_bwp|dffe18a[8]                                                       ; Lost fanout                                                                                                                                                                                                                  ;
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|dffpipe_gd9:ws_brp|dffe18a[8]                                                       ; Lost fanout                                                                                                                                                                                                                  ;
; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_burst_1:the_DE2_115_SOPC_burst_1|registered_upstream_address[21]                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                  ;
; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_burst_0:the_DE2_115_SOPC_burst_0|registered_upstream_address[21]                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                  ;
; sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|dffpipe_qe9:ws_bwp|dffe15a[9..11]                                                                                              ; Lost fanout                                                                                                                                                                                                                  ;
; sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|dffpipe_qe9:ws_brp|dffe15a[9..11]                                                                                              ; Lost fanout                                                                                                                                                                                                                  ;
; sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|dffpipe_qe9:ws_bwp|dffe15a[9..11]                                                                                              ; Lost fanout                                                                                                                                                                                                                  ;
; sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|dffpipe_qe9:ws_brp|dffe15a[9..11]                                                                                              ; Lost fanout                                                                                                                                                                                                                  ;
; sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|dffpipe_qe9:rs_bwp|dffe15a[10..11]                                                                                            ; Lost fanout                                                                                                                                                                                                                  ;
; sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|dffpipe_qe9:rs_brp|dffe15a[10..11]                                                                                            ; Lost fanout                                                                                                                                                                                                                  ;
; sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|dffpipe_qe9:rs_bwp|dffe15a[10..11]                                                                                            ; Lost fanout                                                                                                                                                                                                                  ;
; sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|dffpipe_qe9:rs_brp|dffe15a[10..11]                                                                                            ; Lost fanout                                                                                                                                                                                                                  ;
; sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|SIZE[0]                                                                                                                                                                                              ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                       ;
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_m1_arbitrator:the_clock_crossing_io_m1|clock_crossing_io_m1_latency_counter                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_burst_1_downstream_arbitrator:the_DE2_115_SOPC_burst_1_downstream|DE2_115_SOPC_burst_1_downstream_latency_counter                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[4]                                                                                                                      ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[5]                                                                          ;
; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[5]                                                                                                                      ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[6]                                                                          ;
; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                                                      ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[7]                                                                          ;
; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                                                      ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[8]                                                                          ;
; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                                                      ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[9]                                                                          ;
; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                                                      ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[10]                                                                         ;
; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                                                     ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[11]                                                                         ;
; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[11]                                                                                                                     ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[12]                                                                         ;
; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[12]                                                                                                                     ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[13]                                                                         ;
; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                                                     ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[14]                                                                         ;
; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                                                     ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[15]                                                                         ;
; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                                                     ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[16]                                                                         ;
; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[16]                                                                                                                     ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[17]                                                                         ;
; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                                                     ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[18]                                                                         ;
; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                                                     ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[19]                                                                         ;
; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                                                     ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[20]                                                                         ;
; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[20]                                                                                                                     ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[21]                                                                         ;
; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[21]                                                                                                                     ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[22]                                                                         ;
; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                                                     ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[23]                                                                         ;
; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                                                     ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[24]                                                                         ;
; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                                                     ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[25]                                                                         ;
; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                                                     ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[26]                                                                         ;
; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                                                     ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[27]                                                                         ;
; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                                                     ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[28]                                                                         ;
; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                                                     ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[29]                                                                         ;
; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                                                     ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[30]                                                                         ;
; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[30]                                                                                                                     ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[31]                                                                         ;
; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[31]                                                                                                                     ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[3]                                                                          ;
; DE2_115_SOPC:DE2_115_SOPC_inst|tri_state_bridge_flash_avalon_slave_arbitrator:the_tri_state_bridge_flash_avalon_slave|d1_tri_state_bridge_flash_avalon_slave_end_xfer                                                                                        ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|tri_state_bridge_flash_avalon_slave_arbitrator:the_tri_state_bridge_flash_avalon_slave|d1_reasons_to_wait                                                                         ;
; DE2_115_SOPC:DE2_115_SOPC_inst|tracker_0:the_tracker_0|avalon_locator:tracker_0|locator:loc|done                                                                                                                                                             ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|tracker_5:the_tracker_5|avalon_locator:tracker_5|locator:loc|done                                                                                                                 ;
; DE2_115_SOPC:DE2_115_SOPC_inst|tracker_1:the_tracker_1|avalon_locator:tracker_1|locator:loc|done                                                                                                                                                             ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|tracker_5:the_tracker_5|avalon_locator:tracker_5|locator:loc|done                                                                                                                 ;
; DE2_115_SOPC:DE2_115_SOPC_inst|tracker_2:the_tracker_2|avalon_locator:tracker_2|locator:loc|done                                                                                                                                                             ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|tracker_5:the_tracker_5|avalon_locator:tracker_5|locator:loc|done                                                                                                                 ;
; DE2_115_SOPC:DE2_115_SOPC_inst|tracker_3:the_tracker_3|avalon_locator:tracker_3|locator:loc|done                                                                                                                                                             ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|tracker_5:the_tracker_5|avalon_locator:tracker_5|locator:loc|done                                                                                                                 ;
; DE2_115_SOPC:DE2_115_SOPC_inst|tracker_4:the_tracker_4|avalon_locator:tracker_4|locator:loc|done                                                                                                                                                             ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|tracker_5:the_tracker_5|avalon_locator:tracker_5|locator:loc|done                                                                                                                 ;
; DE2_115_SOPC:DE2_115_SOPC_inst|tracker_5_s1_arbitrator:the_tracker_5_s1|d1_tracker_5_s1_end_xfer                                                                                                                                                             ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|tracker_5_s1_arbitrator:the_tracker_5_s1|d1_reasons_to_wait                                                                                                                       ;
; DE2_115_SOPC:DE2_115_SOPC_inst|tracker_5:the_tracker_5|avalon_locator:tracker_5|locator:loc|move                                                                                                                                                             ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|tracker_4:the_tracker_4|avalon_locator:tracker_4|locator:loc|move                                                                                                                 ;
; DE2_115_SOPC:DE2_115_SOPC_inst|tracker_0:the_tracker_0|avalon_locator:tracker_0|locator:loc|move                                                                                                                                                             ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|tracker_4:the_tracker_4|avalon_locator:tracker_4|locator:loc|move                                                                                                                 ;
; DE2_115_SOPC:DE2_115_SOPC_inst|tracker_1:the_tracker_1|avalon_locator:tracker_1|locator:loc|move                                                                                                                                                             ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|tracker_4:the_tracker_4|avalon_locator:tracker_4|locator:loc|move                                                                                                                 ;
; DE2_115_SOPC:DE2_115_SOPC_inst|tracker_2:the_tracker_2|avalon_locator:tracker_2|locator:loc|move                                                                                                                                                             ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|tracker_4:the_tracker_4|avalon_locator:tracker_4|locator:loc|move                                                                                                                 ;
; DE2_115_SOPC:DE2_115_SOPC_inst|tracker_3:the_tracker_3|avalon_locator:tracker_3|locator:loc|move                                                                                                                                                             ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|tracker_4:the_tracker_4|avalon_locator:tracker_4|locator:loc|move                                                                                                                 ;
; DE2_115_SOPC:DE2_115_SOPC_inst|tracker_4_s1_arbitrator:the_tracker_4_s1|d1_tracker_4_s1_end_xfer                                                                                                                                                             ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|tracker_4_s1_arbitrator:the_tracker_4_s1|d1_reasons_to_wait                                                                                                                       ;
; DE2_115_SOPC:DE2_115_SOPC_inst|tracker_3_s1_arbitrator:the_tracker_3_s1|d1_tracker_3_s1_end_xfer                                                                                                                                                             ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|tracker_3_s1_arbitrator:the_tracker_3_s1|d1_reasons_to_wait                                                                                                                       ;
; DE2_115_SOPC:DE2_115_SOPC_inst|tracker_2_s1_arbitrator:the_tracker_2_s1|d1_tracker_2_s1_end_xfer                                                                                                                                                             ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|tracker_2_s1_arbitrator:the_tracker_2_s1|d1_reasons_to_wait                                                                                                                       ;
; DE2_115_SOPC:DE2_115_SOPC_inst|tracker_1_s1_arbitrator:the_tracker_1_s1|d1_tracker_1_s1_end_xfer                                                                                                                                                             ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|tracker_1_s1_arbitrator:the_tracker_1_s1|d1_reasons_to_wait                                                                                                                       ;
; DE2_115_SOPC:DE2_115_SOPC_inst|tracker_0_s1_arbitrator:the_tracker_0_s1|d1_tracker_0_s1_end_xfer                                                                                                                                                             ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|tracker_0_s1_arbitrator:the_tracker_0_s1|d1_reasons_to_wait                                                                                                                       ;
; DE2_115_SOPC:DE2_115_SOPC_inst|timer_s1_arbitrator:the_timer_s1|d1_timer_s1_end_xfer                                                                                                                                                                         ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|timer_s1_arbitrator:the_timer_s1|d1_reasons_to_wait                                                                                                                               ;
; DE2_115_SOPC:DE2_115_SOPC_inst|sysid_control_slave_arbitrator:the_sysid_control_slave|d1_sysid_control_slave_end_xfer                                                                                                                                        ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|sysid_control_slave_arbitrator:the_sysid_control_slave|d1_reasons_to_wait                                                                                                         ;
; DE2_115_SOPC:DE2_115_SOPC_inst|sram_avalon_slave_arbitrator:the_sram_avalon_slave|d1_sram_avalon_slave_end_xfer                                                                                                                                              ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|sram_avalon_slave_arbitrator:the_sram_avalon_slave|d1_reasons_to_wait                                                                                                             ;
; DE2_115_SOPC:DE2_115_SOPC_inst|sensor_s1_arbitrator:the_sensor_s1|d1_sensor_s1_end_xfer                                                                                                                                                                      ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|sensor_s1_arbitrator:the_sensor_s1|d1_reasons_to_wait                                                                                                                             ;
; DE2_115_SOPC:DE2_115_SOPC_inst|led_pio_s1_arbitrator:the_led_pio_s1|d1_led_pio_s1_end_xfer                                                                                                                                                                   ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|led_pio_s1_arbitrator:the_led_pio_s1|d1_reasons_to_wait                                                                                                                           ;
; DE2_115_SOPC:DE2_115_SOPC_inst|lcd_control_slave_arbitrator:the_lcd_control_slave|d1_lcd_control_slave_end_xfer                                                                                                                                              ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|lcd_control_slave_arbitrator:the_lcd_control_slave|d1_reasons_to_wait                                                                                                             ;
; DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|next_msb_be[0]                                                                                                           ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|last_wr_en                                                                   ;
; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_burst_1:the_DE2_115_SOPC_burst_1|write_address_offset[0..3]                                                                                                                                                      ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|trigger_state                                                                             ;
; DE2_115_SOPC:DE2_115_SOPC_inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|d1_cpu_jtag_debug_module_end_xfer                                                                                                                                  ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|d1_reasons_to_wait                                                                                                     ;
; DE2_115_SOPC:DE2_115_SOPC_inst|camera_s1_arbitrator:the_camera_s1|d1_camera_s1_end_xfer                                                                                                                                                                      ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|camera_s1_arbitrator:the_camera_s1|d1_reasons_to_wait                                                                                                                             ;
; sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|rWR1_ADDR[0..5]                                                                                                                                                                                         ; Merged with sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|rWR1_ADDR[6]                                                                                                                                                ;
; sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|rRD1_ADDR[0..5]                                                                                                                                                                                         ; Merged with sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|rRD1_ADDR[6]                                                                                                                                                ;
; sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|mLENGTH[0..6]                                                                                                                                                                                           ; Merged with sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|mLENGTH[8]                                                                                                                                                  ;
; DE2_115_SOPC:DE2_115_SOPC_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                    ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|clr_break_line                                                                                                                                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|D_ctrl_jmp_direct                                                                                                                                                                                                 ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|D_ctrl_a_not_src                                                                                                                                                      ;
; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|D_ctrl_b_not_src                                                                                                                                                                                                  ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|D_ctrl_b_is_dst                                                                                                                                                       ;
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1|full_63                               ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1|full_63 ;
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1|full_62                               ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1|full_62 ;
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1|full_61                               ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1|full_61 ;
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1|full_60                               ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1|full_60 ;
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1|full_59                               ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1|full_59 ;
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1|full_58                               ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1|full_58 ;
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1|full_57                               ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1|full_57 ;
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1|full_56                               ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1|full_56 ;
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1|full_55                               ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1|full_55 ;
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1|full_54                               ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1|full_54 ;
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1|full_8                                ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1|full_8  ;
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1|full_7                                ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1|full_7  ;
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1|full_6                                ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1|full_6  ;
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1|full_5                                ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1|full_5  ;
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1|full_4                                ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1|full_4  ;
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1|full_3                                ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1|full_3  ;
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1|full_2                                ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1|full_2  ;
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1|full_1                                ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1|full_1  ;
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1|full_0                                ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1|full_0  ;
; sensor_controller:sensor_ctrl|counter:stream_counter|HEIGHT[1]                                                                                                                                                                                               ; Merged with camera_controller:camera_ctrl|camera_capture:camera_cap|ROW_HEIGHT[1]                                                                                                                                            ;
; sensor_controller:sensor_ctrl|counter:stream_counter|HEIGHT[2]                                                                                                                                                                                               ; Merged with camera_controller:camera_ctrl|camera_capture:camera_cap|ROW_HEIGHT[2]                                                                                                                                            ;
; sensor_controller:sensor_ctrl|counter:stream_counter|HEIGHT[3]                                                                                                                                                                                               ; Merged with camera_controller:camera_ctrl|camera_capture:camera_cap|ROW_HEIGHT[3]                                                                                                                                            ;
; sensor_controller:sensor_ctrl|counter:stream_counter|HEIGHT[4]                                                                                                                                                                                               ; Merged with camera_controller:camera_ctrl|camera_capture:camera_cap|ROW_HEIGHT[4]                                                                                                                                            ;
; sensor_controller:sensor_ctrl|counter:stream_counter|HEIGHT[5]                                                                                                                                                                                               ; Merged with camera_controller:camera_ctrl|camera_capture:camera_cap|ROW_HEIGHT[5]                                                                                                                                            ;
; sensor_controller:sensor_ctrl|counter:stream_counter|HEIGHT[6]                                                                                                                                                                                               ; Merged with camera_controller:camera_ctrl|camera_capture:camera_cap|ROW_HEIGHT[6]                                                                                                                                            ;
; sensor_controller:sensor_ctrl|counter:stream_counter|HEIGHT[7]                                                                                                                                                                                               ; Merged with camera_controller:camera_ctrl|camera_capture:camera_cap|ROW_HEIGHT[7]                                                                                                                                            ;
; sensor_controller:sensor_ctrl|counter:stream_counter|HEIGHT[8]                                                                                                                                                                                               ; Merged with camera_controller:camera_ctrl|camera_capture:camera_cap|ROW_HEIGHT[8]                                                                                                                                            ;
; sensor_controller:sensor_ctrl|counter:stream_counter|HEIGHT[9]                                                                                                                                                                                               ; Merged with camera_controller:camera_ctrl|camera_capture:camera_cap|ROW_HEIGHT[9]                                                                                                                                            ;
; sensor_controller:sensor_ctrl|counter:stream_counter|HEIGHT[10]                                                                                                                                                                                              ; Merged with camera_controller:camera_ctrl|camera_capture:camera_cap|ROW_HEIGHT[10]                                                                                                                                           ;
; sensor_controller:sensor_ctrl|counter:stream_counter|HEIGHT[11]                                                                                                                                                                                              ; Merged with camera_controller:camera_ctrl|camera_capture:camera_cap|ROW_HEIGHT[11]                                                                                                                                           ;
; camera_controller:camera_ctrl|raw2rgb:rgb|COLUMN_WIDTH[1]                                                                                                                                                                                                    ; Merged with camera_controller:camera_ctrl|camera_capture:camera_cap|COLUMN_WIDTH[1]                                                                                                                                          ;
; sensor_controller:sensor_ctrl|counter:stream_counter|WIDTH[1]                                                                                                                                                                                                ; Merged with camera_controller:camera_ctrl|camera_capture:camera_cap|COLUMN_WIDTH[1]                                                                                                                                          ;
; sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|SIZE[1]                                                                                                                                                                                              ; Merged with camera_controller:camera_ctrl|camera_capture:camera_cap|COLUMN_WIDTH[1]                                                                                                                                          ;
; camera_controller:camera_ctrl|raw2rgb:rgb|COLUMN_WIDTH[2]                                                                                                                                                                                                    ; Merged with camera_controller:camera_ctrl|camera_capture:camera_cap|COLUMN_WIDTH[2]                                                                                                                                          ;
; sensor_controller:sensor_ctrl|counter:stream_counter|WIDTH[2]                                                                                                                                                                                                ; Merged with camera_controller:camera_ctrl|camera_capture:camera_cap|COLUMN_WIDTH[2]                                                                                                                                          ;
; camera_controller:camera_ctrl|raw2rgb:rgb|COLUMN_WIDTH[3]                                                                                                                                                                                                    ; Merged with camera_controller:camera_ctrl|camera_capture:camera_cap|COLUMN_WIDTH[3]                                                                                                                                          ;
; sensor_controller:sensor_ctrl|counter:stream_counter|WIDTH[3]                                                                                                                                                                                                ; Merged with camera_controller:camera_ctrl|camera_capture:camera_cap|COLUMN_WIDTH[3]                                                                                                                                          ;
; camera_controller:camera_ctrl|raw2rgb:rgb|COLUMN_WIDTH[4]                                                                                                                                                                                                    ; Merged with camera_controller:camera_ctrl|camera_capture:camera_cap|COLUMN_WIDTH[4]                                                                                                                                          ;
; sensor_controller:sensor_ctrl|counter:stream_counter|WIDTH[4]                                                                                                                                                                                                ; Merged with camera_controller:camera_ctrl|camera_capture:camera_cap|COLUMN_WIDTH[4]                                                                                                                                          ;
; camera_controller:camera_ctrl|raw2rgb:rgb|COLUMN_WIDTH[5]                                                                                                                                                                                                    ; Merged with camera_controller:camera_ctrl|camera_capture:camera_cap|COLUMN_WIDTH[5]                                                                                                                                          ;
; sensor_controller:sensor_ctrl|counter:stream_counter|WIDTH[5]                                                                                                                                                                                                ; Merged with camera_controller:camera_ctrl|camera_capture:camera_cap|COLUMN_WIDTH[5]                                                                                                                                          ;
; camera_controller:camera_ctrl|raw2rgb:rgb|COLUMN_WIDTH[6]                                                                                                                                                                                                    ; Merged with camera_controller:camera_ctrl|camera_capture:camera_cap|COLUMN_WIDTH[6]                                                                                                                                          ;
; sensor_controller:sensor_ctrl|counter:stream_counter|WIDTH[6]                                                                                                                                                                                                ; Merged with camera_controller:camera_ctrl|camera_capture:camera_cap|COLUMN_WIDTH[6]                                                                                                                                          ;
; camera_controller:camera_ctrl|raw2rgb:rgb|COLUMN_WIDTH[7]                                                                                                                                                                                                    ; Merged with camera_controller:camera_ctrl|camera_capture:camera_cap|COLUMN_WIDTH[7]                                                                                                                                          ;
; sensor_controller:sensor_ctrl|counter:stream_counter|WIDTH[7]                                                                                                                                                                                                ; Merged with camera_controller:camera_ctrl|camera_capture:camera_cap|COLUMN_WIDTH[7]                                                                                                                                          ;
; camera_controller:camera_ctrl|raw2rgb:rgb|COLUMN_WIDTH[8]                                                                                                                                                                                                    ; Merged with camera_controller:camera_ctrl|camera_capture:camera_cap|COLUMN_WIDTH[8]                                                                                                                                          ;
; sensor_controller:sensor_ctrl|counter:stream_counter|WIDTH[8]                                                                                                                                                                                                ; Merged with camera_controller:camera_ctrl|camera_capture:camera_cap|COLUMN_WIDTH[8]                                                                                                                                          ;
; camera_controller:camera_ctrl|raw2rgb:rgb|COLUMN_WIDTH[9]                                                                                                                                                                                                    ; Merged with camera_controller:camera_ctrl|camera_capture:camera_cap|COLUMN_WIDTH[9]                                                                                                                                          ;
; sensor_controller:sensor_ctrl|counter:stream_counter|WIDTH[9]                                                                                                                                                                                                ; Merged with camera_controller:camera_ctrl|camera_capture:camera_cap|COLUMN_WIDTH[9]                                                                                                                                          ;
; camera_controller:camera_ctrl|raw2rgb:rgb|COLUMN_WIDTH[10]                                                                                                                                                                                                   ; Merged with camera_controller:camera_ctrl|camera_capture:camera_cap|COLUMN_WIDTH[10]                                                                                                                                         ;
; sensor_controller:sensor_ctrl|counter:stream_counter|WIDTH[10]                                                                                                                                                                                               ; Merged with camera_controller:camera_ctrl|camera_capture:camera_cap|COLUMN_WIDTH[10]                                                                                                                                         ;
; camera_controller:camera_ctrl|raw2rgb:rgb|COLUMN_WIDTH[11]                                                                                                                                                                                                   ; Merged with camera_controller:camera_ctrl|camera_capture:camera_cap|COLUMN_WIDTH[11]                                                                                                                                         ;
; sensor_controller:sensor_ctrl|counter:stream_counter|WIDTH[11]                                                                                                                                                                                               ; Merged with camera_controller:camera_ctrl|camera_capture:camera_cap|COLUMN_WIDTH[11]                                                                                                                                         ;
; sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|fifo_prg:fbuffer[2].ffbuf|read_pointer[0]                                                                                                                                                            ; Merged with sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|fifo_prg:fbuffer[1].ffbuf|read_pointer[0]                                                                                                                ;
; sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|fifo_prg:fbuffer[2].ffbuf|read_pointer[1]                                                                                                                                                            ; Merged with sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|fifo_prg:fbuffer[1].ffbuf|read_pointer[1]                                                                                                                ;
; sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|fifo_prg:fbuffer[2].ffbuf|read_pointer[2]                                                                                                                                                            ; Merged with sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|fifo_prg:fbuffer[1].ffbuf|read_pointer[2]                                                                                                                ;
; sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|fifo_prg:fbuffer[2].ffbuf|read_pointer[3]                                                                                                                                                            ; Merged with sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|fifo_prg:fbuffer[1].ffbuf|read_pointer[3]                                                                                                                ;
; sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|fifo_prg:fbuffer[2].ffbuf|read_pointer[4]                                                                                                                                                            ; Merged with sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|fifo_prg:fbuffer[1].ffbuf|read_pointer[4]                                                                                                                ;
; sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|fifo_prg:fbuffer[2].ffbuf|read_pointer[5]                                                                                                                                                            ; Merged with sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|fifo_prg:fbuffer[1].ffbuf|read_pointer[5]                                                                                                                ;
; sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|fifo_prg:fbuffer[2].ffbuf|read_pointer[6]                                                                                                                                                            ; Merged with sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|fifo_prg:fbuffer[1].ffbuf|read_pointer[6]                                                                                                                ;
; sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|fifo_prg:fbuffer[2].ffbuf|read_pointer[7]                                                                                                                                                            ; Merged with sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|fifo_prg:fbuffer[1].ffbuf|read_pointer[7]                                                                                                                ;
; sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|fifo_prg:fbuffer[2].ffbuf|read_pointer[8]                                                                                                                                                            ; Merged with sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|fifo_prg:fbuffer[1].ffbuf|read_pointer[8]                                                                                                                ;
; sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|fifo_prg:fbuffer[2].ffbuf|read_pointer[9]                                                                                                                                                            ; Merged with sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|fifo_prg:fbuffer[1].ffbuf|read_pointer[9]                                                                                                                ;
; sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|fifo_prg:fbuffer[2].ffbuf|read_pointer[10]                                                                                                                                                           ; Merged with sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|fifo_prg:fbuffer[1].ffbuf|read_pointer[10]                                                                                                               ;
; sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|fifo_prg:fbuffer[2].ffbuf|read_pointer[11]                                                                                                                                                           ; Merged with sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|fifo_prg:fbuffer[1].ffbuf|read_pointer[11]                                                                                                               ;
; sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|fifo_prg:fbuffer[2].ffbuf|read_pointer[12]                                                                                                                                                           ; Merged with sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|fifo_prg:fbuffer[1].ffbuf|read_pointer[12]                                                                                                               ;
; sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|fifo_prg:fbuffer[2].ffbuf|read_pointer[13]                                                                                                                                                           ; Merged with sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|fifo_prg:fbuffer[1].ffbuf|read_pointer[13]                                                                                                               ;
; sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|fifo_prg:fbuffer[2].ffbuf|read_pointer[14]                                                                                                                                                           ; Merged with sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|fifo_prg:fbuffer[1].ffbuf|read_pointer[14]                                                                                                               ;
; sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|fifo_prg:fbuffer[2].ffbuf|read_pointer[15]                                                                                                                                                           ; Merged with sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|fifo_prg:fbuffer[1].ffbuf|read_pointer[15]                                                                                                               ;
; sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|fifo_prg:fbuffer[2].ffbuf|write_pointer[0]                                                                                                                                                           ; Merged with sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|fifo_prg:fbuffer[1].ffbuf|write_pointer[0]                                                                                                               ;
; sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|fifo_prg:fbuffer[2].ffbuf|write_pointer[1]                                                                                                                                                           ; Merged with sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|fifo_prg:fbuffer[1].ffbuf|write_pointer[1]                                                                                                               ;
; sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|fifo_prg:fbuffer[2].ffbuf|write_pointer[2]                                                                                                                                                           ; Merged with sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|fifo_prg:fbuffer[1].ffbuf|write_pointer[2]                                                                                                               ;
; sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|fifo_prg:fbuffer[2].ffbuf|write_pointer[3]                                                                                                                                                           ; Merged with sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|fifo_prg:fbuffer[1].ffbuf|write_pointer[3]                                                                                                               ;
; sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|fifo_prg:fbuffer[2].ffbuf|write_pointer[4]                                                                                                                                                           ; Merged with sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|fifo_prg:fbuffer[1].ffbuf|write_pointer[4]                                                                                                               ;
; sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|fifo_prg:fbuffer[2].ffbuf|write_pointer[5]                                                                                                                                                           ; Merged with sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|fifo_prg:fbuffer[1].ffbuf|write_pointer[5]                                                                                                               ;
; sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|fifo_prg:fbuffer[2].ffbuf|write_pointer[6]                                                                                                                                                           ; Merged with sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|fifo_prg:fbuffer[1].ffbuf|write_pointer[6]                                                                                                               ;
; sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|fifo_prg:fbuffer[2].ffbuf|write_pointer[7]                                                                                                                                                           ; Merged with sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|fifo_prg:fbuffer[1].ffbuf|write_pointer[7]                                                                                                               ;
; sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|fifo_prg:fbuffer[2].ffbuf|write_pointer[8]                                                                                                                                                           ; Merged with sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|fifo_prg:fbuffer[1].ffbuf|write_pointer[8]                                                                                                               ;
; sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|fifo_prg:fbuffer[2].ffbuf|write_pointer[9]                                                                                                                                                           ; Merged with sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|fifo_prg:fbuffer[1].ffbuf|write_pointer[9]                                                                                                               ;
; sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|fifo_prg:fbuffer[2].ffbuf|write_pointer[10]                                                                                                                                                          ; Merged with sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|fifo_prg:fbuffer[1].ffbuf|write_pointer[10]                                                                                                              ;
; sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|fifo_prg:fbuffer[2].ffbuf|write_pointer[11]                                                                                                                                                          ; Merged with sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|fifo_prg:fbuffer[1].ffbuf|write_pointer[11]                                                                                                              ;
; sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|fifo_prg:fbuffer[2].ffbuf|write_pointer[12]                                                                                                                                                          ; Merged with sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|fifo_prg:fbuffer[1].ffbuf|write_pointer[12]                                                                                                              ;
; sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|fifo_prg:fbuffer[2].ffbuf|write_pointer[13]                                                                                                                                                          ; Merged with sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|fifo_prg:fbuffer[1].ffbuf|write_pointer[13]                                                                                                              ;
; sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|fifo_prg:fbuffer[2].ffbuf|write_pointer[14]                                                                                                                                                          ; Merged with sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|fifo_prg:fbuffer[1].ffbuf|write_pointer[14]                                                                                                              ;
; sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|fifo_prg:fbuffer[2].ffbuf|write_pointer[15]                                                                                                                                                          ; Merged with sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|fifo_prg:fbuffer[1].ffbuf|write_pointer[15]                                                                                                              ;
; camera_controller:camera_ctrl|rgb2hue:hue|hue3[1..3]                                                                                                                                                                                                         ; Merged with camera_controller:camera_ctrl|rgb2hue:hue|hue3[0]                                                                                                                                                                ;
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1|full_53                               ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1|full_53 ;
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1|full_9                                ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1|full_9  ;
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1|full_52                               ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1|full_52 ;
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1|full_10                               ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1|full_10 ;
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1|full_51                               ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1|full_51 ;
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1|full_11                               ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1|full_11 ;
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1|full_50                               ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1|full_50 ;
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1|full_12                               ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1|full_12 ;
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1|full_49                               ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1|full_49 ;
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1|full_13                               ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1|full_13 ;
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1|full_48                               ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1|full_48 ;
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1|full_14                               ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1|full_14 ;
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1|full_47                               ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1|full_47 ;
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1|full_15                               ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1|full_15 ;
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1|full_46                               ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1|full_46 ;
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1|full_16                               ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1|full_16 ;
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1|full_45                               ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1|full_45 ;
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1|full_17                               ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1|full_17 ;
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1|full_44                               ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1|full_44 ;
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1|full_18                               ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1|full_18 ;
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1|full_43                               ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1|full_43 ;
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1|full_19                               ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1|full_19 ;
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1|full_42                               ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1|full_42 ;
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1|full_20                               ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1|full_20 ;
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1|full_41                               ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1|full_41 ;
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1|full_21                               ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1|full_21 ;
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1|full_40                               ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1|full_40 ;
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1|full_22                               ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1|full_22 ;
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1|full_39                               ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1|full_39 ;
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1|full_23                               ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1|full_23 ;
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1|full_38                               ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1|full_38 ;
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1|full_24                               ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1|full_24 ;
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1|full_37                               ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1|full_37 ;
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1|full_25                               ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1|full_25 ;
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1|full_36                               ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1|full_36 ;
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1|full_26                               ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1|full_26 ;
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1|full_35                               ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1|full_35 ;
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1|full_27                               ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1|full_27 ;
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1|full_34                               ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1|full_34 ;
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1|full_28                               ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1|full_28 ;
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1|full_33                               ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1|full_33 ;
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1|full_29                               ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1|full_29 ;
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1|full_32                               ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1|full_32 ;
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1|full_30                               ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1|full_30 ;
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1|full_31                               ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1|full_31 ;
; DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0_tx_master_arbitrator:the_eth_ocm_0_tx_master|eth_ocm_0_tx_master_dbs_rdv_counter[0]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0_rx_master_arbitrator:the_eth_ocm_0_rx_master|eth_ocm_0_rx_master_dbs_address[0]                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|trigger_state                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_burst_1:the_DE2_115_SOPC_burst_1|registered_read_write_dbs_adjusted_upstream_burstcount[0]                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_burst_0:the_DE2_115_SOPC_burst_0|registered_read_write_dbs_adjusted_upstream_burstcount[0]                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|rWR1_ADDR[6]                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|rRD1_ADDR[6]                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|mLENGTH[8]                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; camera_controller:camera_ctrl|rgb2hue:hue|hue3[0]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|dbrk_break                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|next_msb_be[3]                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|trigbrktype                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|dff_dout_r[0..7]                                                                                                         ; Lost fanout                                                                                                                                                                                                                  ;
; sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|mLENGTH[7]                                                                                                                                                                                              ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                       ;
; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_burst_1_downstream_arbitrator:the_DE2_115_SOPC_burst_1_downstream|DE2_115_SOPC_burst_1_downstream_read_but_no_slave_selected                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|clock_crossing_io_s1_arb_share_counter[2]                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; DE2_115_SOPC:DE2_115_SOPC_inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_arb_share_counter[2]                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_burst_0:the_DE2_115_SOPC_burst_0|registered_upstream_byteenable[0..1]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                  ;
; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|DRsize~3                                                  ; Lost fanout                                                                                                                                                                                                                  ;
; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|DRsize~4                                                  ; Lost fanout                                                                                                                                                                                                                  ;
; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|DRsize~5                                                  ; Lost fanout                                                                                                                                                                                                                  ;
; camera_controller:camera_ctrl|camera_config:camera_conf|mSetup_ST~9                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                  ;
; camera_controller:camera_ctrl|camera_config:camera_conf|mSetup_ST~10                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                  ;
; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|DRsize.101                                                ; Lost fanout                                                                                                                                                                                                                  ;
; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0|DE2_115_SOPC_clock_0_master_FSM:master_FSM|master_write                                                                                                                         ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0|DE2_115_SOPC_clock_0_master_FSM:master_FSM|master_state.100                                                                         ;
; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0|DE2_115_SOPC_clock_0_master_FSM:master_FSM|master_state.010                                                                                                                     ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0|DE2_115_SOPC_clock_0_master_FSM:master_FSM|master_read                                                                              ;
; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|DRsize.011                                                ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|DRsize.001    ;
; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|DRsize.001                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|ptr[21..31]                                                                                                              ; Lost fanout                                                                                                                                                                                                                  ;
; DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|ptr[21..31]                                                                                                              ; Lost fanout                                                                                                                                                                                                                  ;
; DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_maccontrol:maccontrol1|eth_transmitcontrol:transmitcontrol1|DlyCrcCnt[3]                                                                                                        ; Lost fanout                                                                                                                                                                                                                  ;
; sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|rMAX_ADDR1[21]                                                                                                                                                                                          ; Merged with sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|rMAX_ADDR2[22]                                                                                                                                              ;
; sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|rMAX_ADDR1[20]                                                                                                                                                                                          ; Merged with sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|rMAX_ADDR2[21]                                                                                                                                              ;
; sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|rMAX_ADDR1[19]                                                                                                                                                                                          ; Merged with sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|rMAX_ADDR2[20]                                                                                                                                              ;
; sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|rMAX_ADDR1[18]                                                                                                                                                                                          ; Merged with sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|rMAX_ADDR2[19]                                                                                                                                              ;
; sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|rMAX_ADDR1[17]                                                                                                                                                                                          ; Merged with sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|rMAX_ADDR2[18]                                                                                                                                              ;
; sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|rMAX_ADDR1[16]                                                                                                                                                                                          ; Merged with sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|rMAX_ADDR2[17]                                                                                                                                              ;
; sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|rMAX_ADDR1[15]                                                                                                                                                                                          ; Merged with sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|rMAX_ADDR2[16]                                                                                                                                              ;
; sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|rMAX_ADDR1[14]                                                                                                                                                                                          ; Merged with sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|rMAX_ADDR2[15]                                                                                                                                              ;
; sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|rMAX_ADDR1[13]                                                                                                                                                                                          ; Merged with sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|rMAX_ADDR2[14]                                                                                                                                              ;
; sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|rMAX_ADDR1[12]                                                                                                                                                                                          ; Merged with sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|rMAX_ADDR2[13]                                                                                                                                              ;
; sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|rMAX_ADDR1[11]                                                                                                                                                                                          ; Merged with sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|rMAX_ADDR2[12]                                                                                                                                              ;
; sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|rMAX_ADDR1[10]                                                                                                                                                                                          ; Merged with sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|rMAX_ADDR2[11]                                                                                                                                              ;
; sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|rMAX_ADDR1[9]                                                                                                                                                                                           ; Merged with sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|rMAX_ADDR2[10]                                                                                                                                              ;
; sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|rMAX_ADDR1[8]                                                                                                                                                                                           ; Merged with sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|rMAX_ADDR2[9]                                                                                                                                               ;
; sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|rMAX_ADDR1[7]                                                                                                                                                                                           ; Merged with sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|rMAX_ADDR2[8]                                                                                                                                               ;
; sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|rMAX_ADDR1[6]                                                                                                                                                                                           ; Merged with sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|rMAX_ADDR2[7]                                                                                                                                               ;
; sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|rMAX_ADDR1[5]                                                                                                                                                                                           ; Merged with sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|rMAX_ADDR2[6]                                                                                                                                               ;
; sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|rMAX_ADDR1[4]                                                                                                                                                                                           ; Merged with sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|rMAX_ADDR2[5]                                                                                                                                               ;
; sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|rMAX_ADDR1[3]                                                                                                                                                                                           ; Merged with sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|rMAX_ADDR2[4]                                                                                                                                               ;
; sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|rMAX_ADDR1[2]                                                                                                                                                                                           ; Merged with sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|rMAX_ADDR2[3]                                                                                                                                               ;
; sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|rMAX_ADDR1[1]                                                                                                                                                                                           ; Merged with sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|rMAX_ADDR2[2]                                                                                                                                               ;
; sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|rMAX_ADDR1[0]                                                                                                                                                                                           ; Merged with sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|rMAX_ADDR2[1]                                                                                                                                               ;
; Total Number of Removed Registers = 576                                                                                                                                                                                                                      ;                                                                                                                                                                                                                              ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                  ; Reason for Removal        ; Registers Removed due to This Register                                                                                   ;
+----------------------------------------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------+
; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_burst_0:the_DE2_115_SOPC_burst_0|downstream_read                   ; Stuck at GND              ; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_burst_0:the_DE2_115_SOPC_burst_0|data_counter[4],                            ;
;                                                                                                                ; due to stuck port data_in ; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_burst_0:the_DE2_115_SOPC_burst_0|data_counter[3],                            ;
;                                                                                                                ;                           ; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_burst_0:the_DE2_115_SOPC_burst_0|data_counter[2],                            ;
;                                                                                                                ;                           ; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_burst_0:the_DE2_115_SOPC_burst_0|data_counter[1],                            ;
;                                                                                                                ;                           ; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_burst_0:the_DE2_115_SOPC_burst_0|data_counter[0],                            ;
;                                                                                                                ;                           ; DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0_rx_master_arbitrator:the_eth_ocm_0_rx_master|eth_ocm_0_rx_master_dbs_address[0] ;
; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_burst_0:the_DE2_115_SOPC_burst_0|registered_upstream_read          ; Stuck at GND              ; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_burst_0:the_DE2_115_SOPC_burst_0|read_address_offset[3],                     ;
;                                                                                                                ; due to stuck port data_in ; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_burst_0:the_DE2_115_SOPC_burst_0|read_address_offset[2],                     ;
;                                                                                                                ;                           ; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_burst_0:the_DE2_115_SOPC_burst_0|read_address_offset[1],                     ;
;                                                                                                                ;                           ; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_burst_0:the_DE2_115_SOPC_burst_0|read_address_offset[0]                      ;
; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|E_control_reg_rddata[29]                                            ; Stuck at GND              ; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|M_control_reg_rddata[29]                                                      ;
;                                                                                                                ; due to stuck port data_in ;                                                                                                                          ;
; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|E_control_reg_rddata[28]                                            ; Stuck at GND              ; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|M_control_reg_rddata[28]                                                      ;
;                                                                                                                ; due to stuck port data_in ;                                                                                                                          ;
; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|E_control_reg_rddata[27]                                            ; Stuck at GND              ; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|M_control_reg_rddata[27]                                                      ;
;                                                                                                                ; due to stuck port data_in ;                                                                                                                          ;
; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|E_control_reg_rddata[26]                                            ; Stuck at GND              ; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|M_control_reg_rddata[26]                                                      ;
;                                                                                                                ; due to stuck port data_in ;                                                                                                                          ;
; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|E_control_reg_rddata[25]                                            ; Stuck at GND              ; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|M_control_reg_rddata[25]                                                      ;
;                                                                                                                ; due to stuck port data_in ;                                                                                                                          ;
; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|E_control_reg_rddata[24]                                            ; Stuck at GND              ; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|M_control_reg_rddata[24]                                                      ;
;                                                                                                                ; due to stuck port data_in ;                                                                                                                          ;
; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|E_control_reg_rddata[23]                                            ; Stuck at GND              ; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|M_control_reg_rddata[23]                                                      ;
;                                                                                                                ; due to stuck port data_in ;                                                                                                                          ;
; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|E_control_reg_rddata[22]                                            ; Stuck at GND              ; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|M_control_reg_rddata[22]                                                      ;
;                                                                                                                ; due to stuck port data_in ;                                                                                                                          ;
; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|E_control_reg_rddata[21]                                            ; Stuck at GND              ; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|M_control_reg_rddata[21]                                                      ;
;                                                                                                                ; due to stuck port data_in ;                                                                                                                          ;
; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|E_control_reg_rddata[20]                                            ; Stuck at GND              ; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|M_control_reg_rddata[20]                                                      ;
;                                                                                                                ; due to stuck port data_in ;                                                                                                                          ;
; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|E_control_reg_rddata[19]                                            ; Stuck at GND              ; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|M_control_reg_rddata[19]                                                      ;
;                                                                                                                ; due to stuck port data_in ;                                                                                                                          ;
; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|E_control_reg_rddata[18]                                            ; Stuck at GND              ; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|M_control_reg_rddata[18]                                                      ;
;                                                                                                                ; due to stuck port data_in ;                                                                                                                          ;
; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|E_control_reg_rddata[17]                                            ; Stuck at GND              ; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|M_control_reg_rddata[17]                                                      ;
;                                                                                                                ; due to stuck port data_in ;                                                                                                                          ;
; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|E_control_reg_rddata[16]                                            ; Stuck at GND              ; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|M_control_reg_rddata[16]                                                      ;
;                                                                                                                ; due to stuck port data_in ;                                                                                                                          ;
; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|E_control_reg_rddata[15]                                            ; Stuck at GND              ; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|M_control_reg_rddata[15]                                                      ;
;                                                                                                                ; due to stuck port data_in ;                                                                                                                          ;
; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|E_control_reg_rddata[14]                                            ; Stuck at GND              ; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|M_control_reg_rddata[14]                                                      ;
;                                                                                                                ; due to stuck port data_in ;                                                                                                                          ;
; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|E_control_reg_rddata[13]                                            ; Stuck at GND              ; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|M_control_reg_rddata[13]                                                      ;
;                                                                                                                ; due to stuck port data_in ;                                                                                                                          ;
; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|E_control_reg_rddata[12]                                            ; Stuck at GND              ; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|M_control_reg_rddata[12]                                                      ;
;                                                                                                                ; due to stuck port data_in ;                                                                                                                          ;
; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|E_control_reg_rddata[11]                                            ; Stuck at GND              ; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|M_control_reg_rddata[11]                                                      ;
;                                                                                                                ; due to stuck port data_in ;                                                                                                                          ;
; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|E_control_reg_rddata[10]                                            ; Stuck at GND              ; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|M_control_reg_rddata[10]                                                      ;
;                                                                                                                ; due to stuck port data_in ;                                                                                                                          ;
; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|E_control_reg_rddata[9]                                             ; Stuck at GND              ; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|M_control_reg_rddata[9]                                                       ;
;                                                                                                                ; due to stuck port data_in ;                                                                                                                          ;
; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|E_control_reg_rddata[8]                                             ; Stuck at GND              ; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|M_control_reg_rddata[8]                                                       ;
;                                                                                                                ; due to stuck port data_in ;                                                                                                                          ;
; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|E_control_reg_rddata[7]                                             ; Stuck at GND              ; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|M_control_reg_rddata[7]                                                       ;
;                                                                                                                ; due to stuck port data_in ;                                                                                                                          ;
; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|E_control_reg_rddata[6]                                             ; Stuck at GND              ; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|M_control_reg_rddata[6]                                                       ;
;                                                                                                                ; due to stuck port data_in ;                                                                                                                          ;
; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|E_control_reg_rddata[5]                                             ; Stuck at GND              ; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|M_control_reg_rddata[5]                                                       ;
;                                                                                                                ; due to stuck port data_in ;                                                                                                                          ;
; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|E_control_reg_rddata[4]                                             ; Stuck at GND              ; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|M_control_reg_rddata[4]                                                       ;
;                                                                                                                ; due to stuck port data_in ;                                                                                                                          ;
; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|E_control_reg_rddata[3]                                             ; Stuck at GND              ; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|M_control_reg_rddata[3]                                                       ;
;                                                                                                                ; due to stuck port data_in ;                                                                                                                          ;
; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|E_ctrl_br_always_pred_taken                                         ; Stuck at GND              ; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|M_ctrl_br_always_pred_taken                                                   ;
;                                                                                                                ; due to stuck port data_in ;                                                                                                                          ;
; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0|slave_readdata_p1[31]             ; Stuck at GND              ; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0|slave_readdata[31]                          ;
;                                                                                                                ; due to stuck port data_in ;                                                                                                                          ;
; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0|slave_readdata_p1[30]             ; Stuck at GND              ; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0|slave_readdata[30]                          ;
;                                                                                                                ; due to stuck port data_in ;                                                                                                                          ;
; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0|slave_readdata_p1[29]             ; Stuck at GND              ; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0|slave_readdata[29]                          ;
;                                                                                                                ; due to stuck port data_in ;                                                                                                                          ;
; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0|slave_readdata_p1[28]             ; Stuck at GND              ; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0|slave_readdata[28]                          ;
;                                                                                                                ; due to stuck port data_in ;                                                                                                                          ;
; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0|slave_readdata_p1[27]             ; Stuck at GND              ; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0|slave_readdata[27]                          ;
;                                                                                                                ; due to stuck port data_in ;                                                                                                                          ;
; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0|slave_readdata_p1[26]             ; Stuck at GND              ; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0|slave_readdata[26]                          ;
;                                                                                                                ; due to stuck port data_in ;                                                                                                                          ;
; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0|slave_readdata_p1[25]             ; Stuck at GND              ; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0|slave_readdata[25]                          ;
;                                                                                                                ; due to stuck port data_in ;                                                                                                                          ;
; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0|slave_readdata_p1[24]             ; Stuck at GND              ; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0|slave_readdata[24]                          ;
;                                                                                                                ; due to stuck port data_in ;                                                                                                                          ;
; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0|slave_readdata_p1[23]             ; Stuck at GND              ; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0|slave_readdata[23]                          ;
;                                                                                                                ; due to stuck port data_in ;                                                                                                                          ;
; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0|slave_readdata_p1[22]             ; Stuck at GND              ; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0|slave_readdata[22]                          ;
;                                                                                                                ; due to stuck port data_in ;                                                                                                                          ;
; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0|slave_readdata_p1[21]             ; Stuck at GND              ; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0|slave_readdata[21]                          ;
;                                                                                                                ; due to stuck port data_in ;                                                                                                                          ;
; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0|slave_readdata_p1[20]             ; Stuck at GND              ; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0|slave_readdata[20]                          ;
;                                                                                                                ; due to stuck port data_in ;                                                                                                                          ;
; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0|slave_readdata_p1[19]             ; Stuck at GND              ; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0|slave_readdata[19]                          ;
;                                                                                                                ; due to stuck port data_in ;                                                                                                                          ;
; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0|slave_readdata_p1[18]             ; Stuck at GND              ; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0|slave_readdata[18]                          ;
;                                                                                                                ; due to stuck port data_in ;                                                                                                                          ;
; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0|slave_readdata_p1[17]             ; Stuck at GND              ; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0|slave_readdata[17]                          ;
;                                                                                                                ; due to stuck port data_in ;                                                                                                                          ;
; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0|slave_readdata_p1[16]             ; Stuck at GND              ; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0|slave_readdata[16]                          ;
;                                                                                                                ; due to stuck port data_in ;                                                                                                                          ;
; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0|slave_readdata_p1[15]             ; Stuck at GND              ; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0|slave_readdata[15]                          ;
;                                                                                                                ; due to stuck port data_in ;                                                                                                                          ;
; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0|slave_readdata_p1[14]             ; Stuck at GND              ; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0|slave_readdata[14]                          ;
;                                                                                                                ; due to stuck port data_in ;                                                                                                                          ;
; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0|slave_readdata_p1[13]             ; Stuck at GND              ; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0|slave_readdata[13]                          ;
;                                                                                                                ; due to stuck port data_in ;                                                                                                                          ;
; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0|slave_readdata_p1[12]             ; Stuck at GND              ; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0|slave_readdata[12]                          ;
;                                                                                                                ; due to stuck port data_in ;                                                                                                                          ;
; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0|slave_readdata_p1[11]             ; Stuck at GND              ; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0|slave_readdata[11]                          ;
;                                                                                                                ; due to stuck port data_in ;                                                                                                                          ;
; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0|slave_readdata_p1[10]             ; Stuck at GND              ; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0|slave_readdata[10]                          ;
;                                                                                                                ; due to stuck port data_in ;                                                                                                                          ;
; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0|slave_readdata_p1[9]              ; Stuck at GND              ; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0|slave_readdata[9]                           ;
;                                                                                                                ; due to stuck port data_in ;                                                                                                                          ;
; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0|slave_readdata_p1[8]              ; Stuck at GND              ; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0|slave_readdata[8]                           ;
;                                                                                                                ; due to stuck port data_in ;                                                                                                                          ;
; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0|slave_readdata_p1[7]              ; Stuck at GND              ; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0|slave_readdata[7]                           ;
;                                                                                                                ; due to stuck port data_in ;                                                                                                                          ;
; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0|slave_readdata_p1[6]              ; Stuck at GND              ; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0|slave_readdata[6]                           ;
;                                                                                                                ; due to stuck port data_in ;                                                                                                                          ;
; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0|slave_readdata_p1[5]              ; Stuck at GND              ; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0|slave_readdata[5]                           ;
;                                                                                                                ; due to stuck port data_in ;                                                                                                                          ;
; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0|slave_readdata_p1[4]              ; Stuck at GND              ; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0|slave_readdata[4]                           ;
;                                                                                                                ; due to stuck port data_in ;                                                                                                                          ;
; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0|slave_readdata_p1[3]              ; Stuck at GND              ; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0|slave_readdata[3]                           ;
;                                                                                                                ; due to stuck port data_in ;                                                                                                                          ;
; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0|slave_readdata_p1[2]              ; Stuck at GND              ; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0|slave_readdata[2]                           ;
;                                                                                                                ; due to stuck port data_in ;                                                                                                                          ;
; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_burst_1:the_DE2_115_SOPC_burst_1|registered_upstream_byteenable[1] ; Stuck at VCC              ; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_burst_1:the_DE2_115_SOPC_burst_1|downstream_write_reg                        ;
;                                                                                                                ; due to stuck port data_in ;                                                                                                                          ;
; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|E_control_reg_rddata[31]                                            ; Stuck at GND              ; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|M_control_reg_rddata[31]                                                      ;
;                                                                                                                ; due to stuck port data_in ;                                                                                                                          ;
; sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|rLENGTH[9]                                                ; Stuck at GND              ; sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|mLENGTH[8]                                                          ;
;                                                                                                                ; due to stuck port data_in ;                                                                                                                          ;
; sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|command:command1|CKE                                      ; Stuck at VCC              ; sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|_CKE                                                                ;
;                                                                                                                ; due to stuck port data_in ;                                                                                                                          ;
; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|E_control_reg_rddata[30]                                            ; Stuck at GND              ; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|M_control_reg_rddata[30]                                                      ;
;                                                                                                                ; due to stuck port data_in ;                                                                                                                          ;
; camera_controller:camera_ctrl|camera_config:camera_conf|mI2C_DATA[31]                                          ; Stuck at VCC              ; camera_controller:camera_ctrl|camera_config:camera_conf|I2C_Controller:u0|SD[31]                                         ;
;                                                                                                                ; due to stuck port data_in ;                                                                                                                          ;
; camera_controller:camera_ctrl|camera_config:camera_conf|mI2C_DATA[30]                                          ; Stuck at GND              ; camera_controller:camera_ctrl|camera_config:camera_conf|I2C_Controller:u0|SD[30]                                         ;
;                                                                                                                ; due to stuck port data_in ;                                                                                                                          ;
; camera_controller:camera_ctrl|camera_config:camera_conf|mI2C_DATA[29]                                          ; Stuck at VCC              ; camera_controller:camera_ctrl|camera_config:camera_conf|I2C_Controller:u0|SD[29]                                         ;
;                                                                                                                ; due to stuck port data_in ;                                                                                                                          ;
; camera_controller:camera_ctrl|camera_config:camera_conf|mI2C_DATA[28]                                          ; Stuck at VCC              ; camera_controller:camera_ctrl|camera_config:camera_conf|I2C_Controller:u0|SD[28]                                         ;
;                                                                                                                ; due to stuck port data_in ;                                                                                                                          ;
; camera_controller:camera_ctrl|camera_config:camera_conf|mI2C_DATA[27]                                          ; Stuck at VCC              ; camera_controller:camera_ctrl|camera_config:camera_conf|I2C_Controller:u0|SD[27]                                         ;
;                                                                                                                ; due to stuck port data_in ;                                                                                                                          ;
; camera_controller:camera_ctrl|camera_config:camera_conf|mI2C_DATA[26]                                          ; Stuck at GND              ; camera_controller:camera_ctrl|camera_config:camera_conf|I2C_Controller:u0|SD[26]                                         ;
;                                                                                                                ; due to stuck port data_in ;                                                                                                                          ;
; camera_controller:camera_ctrl|camera_config:camera_conf|mI2C_DATA[25]                                          ; Stuck at VCC              ; camera_controller:camera_ctrl|camera_config:camera_conf|I2C_Controller:u0|SD[25]                                         ;
;                                                                                                                ; due to stuck port data_in ;                                                                                                                          ;
; camera_controller:camera_ctrl|camera_config:camera_conf|mI2C_DATA[24]                                          ; Stuck at GND              ; camera_controller:camera_ctrl|camera_config:camera_conf|I2C_Controller:u0|SD[24]                                         ;
;                                                                                                                ; due to stuck port data_in ;                                                                                                                          ;
+----------------------------------------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 11091 ;
; Number of registers using Synchronous Clear  ; 1146  ;
; Number of registers using Synchronous Load   ; 793   ;
; Number of registers using Asynchronous Clear ; 5293  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 8137  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                    ; Fan out ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_miim:miim1|eth_clockgen:clkgen|Counter[0]                                                                                                                                               ; 2       ;
; camera_controller:camera_ctrl|camera_config:camera_conf|I2C_Controller:u0|SD_COUNTER[5]                                                                                                                                                                              ; 14      ;
; camera_controller:camera_ctrl|camera_config:camera_conf|I2C_Controller:u0|SD_COUNTER[3]                                                                                                                                                                              ; 21      ;
; camera_controller:camera_ctrl|camera_config:camera_conf|I2C_Controller:u0|SD_COUNTER[4]                                                                                                                                                                              ; 13      ;
; camera_controller:camera_ctrl|camera_config:camera_conf|I2C_Controller:u0|SD_COUNTER[2]                                                                                                                                                                              ; 18      ;
; camera_controller:camera_ctrl|camera_config:camera_conf|I2C_Controller:u0|SD_COUNTER[0]                                                                                                                                                                              ; 18      ;
; camera_controller:camera_ctrl|camera_config:camera_conf|I2C_Controller:u0|SD_COUNTER[1]                                                                                                                                                                              ; 19      ;
; DE2_115_SOPC:DE2_115_SOPC_inst|timer:the_timer|internal_counter[0]                                                                                                                                                                                                   ; 3       ;
; DE2_115_SOPC:DE2_115_SOPC_inst|timer:the_timer|internal_counter[1]                                                                                                                                                                                                   ; 3       ;
; DE2_115_SOPC:DE2_115_SOPC_inst|timer:the_timer|internal_counter[2]                                                                                                                                                                                                   ; 3       ;
; DE2_115_SOPC:DE2_115_SOPC_inst|timer:the_timer|internal_counter[3]                                                                                                                                                                                                   ; 3       ;
; DE2_115_SOPC:DE2_115_SOPC_inst|timer:the_timer|internal_counter[8]                                                                                                                                                                                                   ; 3       ;
; DE2_115_SOPC:DE2_115_SOPC_inst|timer:the_timer|internal_counter[9]                                                                                                                                                                                                   ; 3       ;
; DE2_115_SOPC:DE2_115_SOPC_inst|timer:the_timer|internal_counter[10]                                                                                                                                                                                                  ; 3       ;
; DE2_115_SOPC:DE2_115_SOPC_inst|timer:the_timer|internal_counter[13]                                                                                                                                                                                                  ; 3       ;
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1|fifo_contains_ones_n                                        ; 4       ;
; DE2_115_SOPC:DE2_115_SOPC_inst|sram_avalon_slave_arbitrator:the_sram_avalon_slave|sram_avalon_slave_arb_addend[0]                                                                                                                                                    ; 1       ;
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1|fifo_contains_ones_n                          ; 4       ;
; DE2_115_SOPC:DE2_115_SOPC_inst|tri_state_bridge_flash_avalon_slave_arbitrator:the_tri_state_bridge_flash_avalon_slave|write_n_to_the_ext_flash                                                                                                                       ; 1       ;
; DE2_115_SOPC:DE2_115_SOPC_inst|tri_state_bridge_flash_avalon_slave_arbitrator:the_tri_state_bridge_flash_avalon_slave|read_n_to_the_ext_flash                                                                                                                        ; 1       ;
; DE2_115_SOPC:DE2_115_SOPC_inst|tri_state_bridge_flash_avalon_slave_arbitrator:the_tri_state_bridge_flash_avalon_slave|select_n_to_the_ext_flash                                                                                                                      ; 1       ;
; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_burst_0:the_DE2_115_SOPC_burst_0|state_idle                                                                                                                                                                              ; 10      ;
; DE2_115_SOPC:DE2_115_SOPC_inst|tri_state_bridge_flash_avalon_slave_arbitrator:the_tri_state_bridge_flash_avalon_slave|tri_state_bridge_flash_avalon_slave_arb_addend[0]                                                                                              ; 6       ;
; DE2_115_SOPC:DE2_115_SOPC_inst|jtag_uart:the_jtag_uart|av_waitrequest                                                                                                                                                                                                ; 5       ;
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|clock_crossing_io_s1_arb_addend[0]                                                                                                                                           ; 5       ;
; DE2_115_SOPC:DE2_115_SOPC_inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_arb_addend[0]                                                                                                                                        ; 5       ;
; DE2_115_SOPC:DE2_115_SOPC_inst|sram_avalon_slave_arbitrator:the_sram_avalon_slave|sram_avalon_slave_reg_firsttransfer                                                                                                                                                ; 1       ;
; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_burst_1:the_DE2_115_SOPC_burst_1|state_idle                                                                                                                                                                              ; 49      ;
; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|M_pipe_flush                                                                                                                                                                                                              ; 54      ;
; DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_txethmac:txethmac1|eth_crc:txcrc|Crc[31]                                                                                                                                                ; 3       ;
; DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_txethmac:txethmac1|eth_crc:txcrc|Crc[30]                                                                                                                                                ; 4       ;
; DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_txethmac:txethmac1|eth_crc:txcrc|Crc[29]                                                                                                                                                ; 3       ;
; DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_txethmac:txethmac1|eth_crc:txcrc|Crc[28]                                                                                                                                                ; 5       ;
; DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_7nm1:auto_generated|rdemp_eq_comp_lsb_aeb                           ; 2       ;
; DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_7nm1:auto_generated|rdemp_eq_comp_msb_aeb                           ; 2       ;
; DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:PACKETLEN_1|DataOut[1]                                                                                                                                   ; 4       ;
; DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:PACKETLEN_1|DataOut[2]                                                                                                                                   ; 4       ;
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_uvf1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                 ; 1       ;
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_uvf1:auto_generated|rdemp_eq_comp_msb_aeb                                                                 ; 1       ;
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_uvf1:auto_generated|a_graycounter_q57:rdptr_g1p|counter5a0                                                ; 8       ;
; DE2_115_SOPC:DE2_115_SOPC_inst|jtag_uart:the_jtag_uart|t_dav                                                                                                                                                                                                         ; 4       ;
; DE2_115_SOPC:DE2_115_SOPC_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                        ; 11      ;
; DE2_115_SOPC:DE2_115_SOPC_inst|tri_state_bridge_flash_avalon_slave_arbitrator:the_tri_state_bridge_flash_avalon_slave|tri_state_bridge_flash_avalon_slave_reg_firsttransfer                                                                                          ; 1       ;
; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|hbreak_enabled                                                                                                                                                                                                            ; 11      ;
; DE2_115_SOPC:DE2_115_SOPC_inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_reg_firsttransfer                                                                                                                                    ; 1       ;
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|clock_crossing_io_s1_reg_firsttransfer                                                                                                                                       ; 1       ;
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_uvf1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a0                                                ; 6       ;
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                       ; 4       ;
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|rdemp_eq_comp_msb_aeb                                                                       ; 4       ;
; DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|state[0]                                                                                                                         ; 24      ;
; DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_7rm1:auto_generated|rdemp_eq_comp_lsb_aeb                  ; 1       ;
; DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_7rm1:auto_generated|rdemp_eq_comp_msb_aeb                  ; 1       ;
; DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_7rm1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0 ; 8       ;
; DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_ipm1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; 1       ;
; DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_ipm1:auto_generated|rdemp_eq_comp_msb_aeb                   ; 1       ;
; DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:MIIMODER_0|DataOut[6]                                                                                                                                    ; 3       ;
; DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:MIIMODER_0|DataOut[5]                                                                                                                                    ; 3       ;
; DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:MIIMODER_0|DataOut[2]                                                                                                                                    ; 3       ;
; DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_txethmac:txethmac1|eth_crc:txcrc|Crc[27]                                                                                                                                                ; 1       ;
; DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:MODER_1|DataOut[5]                                                                                                                                       ; 3       ;
; DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:MODER_1|DataOut[7]                                                                                                                                       ; 2       ;
; DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:PACKETLEN_2|DataOut[6]                                                                                                                                   ; 3       ;
; DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:COLLCONF_2|DataOut[0]                                                                                                                                    ; 2       ;
; DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:COLLCONF_2|DataOut[1]                                                                                                                                    ; 2       ;
; DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:COLLCONF_2|DataOut[2]                                                                                                                                    ; 2       ;
; DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:COLLCONF_2|DataOut[3]                                                                                                                                    ; 2       ;
; DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_txethmac:txethmac1|ColWindow                                                                                                                                                            ; 5       ;
; DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:IPGR2_0|DataOut[1]                                                                                                                                       ; 3       ;
; DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:IPGR2_0|DataOut[4]                                                                                                                                       ; 3       ;
; DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:IPGR1_0|DataOut[3]                                                                                                                                       ; 2       ;
; DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:IPGR1_0|DataOut[2]                                                                                                                                       ; 2       ;
; DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|state[0]                                                                                                                         ; 24      ;
; DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_7nm1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a0          ; 8       ;
; DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|tx_state[0]                                                                                                                      ; 5       ;
; DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_txethmac:txethmac1|eth_crc:txcrc|Crc[26]                                                                                                                                                ; 1       ;
; DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_txethmac:txethmac1|eth_crc:txcrc|Crc[25]                                                                                                                                                ; 1       ;
; DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_txethmac:txethmac1|eth_crc:txcrc|Crc[24]                                                                                                                                                ; 1       ;
; DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_txethmac:txethmac1|eth_txstatem:txstatem1|StateDefer                                                                                                                                    ; 6       ;
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_uvf1:auto_generated|a_graycounter_q57:rdptr_g1p|parity6                                                   ; 4       ;
; sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                                                  ; 1       ;
; sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|rdemp_eq_comp_msb_aeb                                                                                                                  ; 1       ;
; sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                                                                                                 ; 8       ;
; DE2_115_SOPC:DE2_115_SOPC_inst|camera:the_camera|avalon_camera:camera|data_width[8]                                                                                                                                                                                  ; 19      ;
; DE2_115_SOPC:DE2_115_SOPC_inst|camera:the_camera|avalon_camera:camera|data_width[6]                                                                                                                                                                                  ; 23      ;
; DE2_115_SOPC:DE2_115_SOPC_inst|camera:the_camera|avalon_camera:camera|data_height[7]                                                                                                                                                                                 ; 21      ;
; DE2_115_SOPC:DE2_115_SOPC_inst|camera:the_camera|avalon_camera:camera|data_height[6]                                                                                                                                                                                 ; 22      ;
; DE2_115_SOPC:DE2_115_SOPC_inst|camera:the_camera|avalon_camera:camera|data_height[5]                                                                                                                                                                                 ; 22      ;
; DE2_115_SOPC:DE2_115_SOPC_inst|camera:the_camera|avalon_camera:camera|data_height[4]                                                                                                                                                                                 ; 22      ;
; sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                                                  ; 2       ;
; sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|rdemp_eq_comp_msb_aeb                                                                                                                  ; 2       ;
; sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                                                                                                 ; 9       ;
; camera_controller:camera_ctrl|camera_config:camera_conf|I2C_Controller:u0|SDO                                                                                                                                                                                        ; 6       ;
; camera_controller:camera_ctrl|camera_config:camera_conf|I2C_Controller:u0|SCLK                                                                                                                                                                                       ; 4       ;
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_uvf1:auto_generated|a_graycounter_mjc:wrptr_g1p|parity9                                                   ; 4       ;
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                                                      ; 8       ;
; DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:TX_BD_NUM_0|DataOut[6]                                                                                                                                   ; 5       ;
; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|M_pipe_flush_waddr[23]                                                                                                                                                                                                    ; 1       ;
; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|ic_tag_clr_valid_bits                                                                                                                                                                                                     ; 1       ;
; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|M_pipe_flush_waddr[21]                                                                                                                                                                                                    ; 1       ;
; DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|rx_state[0]                                                                                                                      ; 5       ;
; Total number of inverted registers = 381*                                                                                                                                                                                                                            ;         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
* Table truncated at 100 items. To change the number of inverted registers reported, set the "Number of Inverted Registers Reported" option under Assignments->Settings->Analysis and Synthesis Settings->More Settings


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+------+
; Register Name                                                                                                                          ; Megafunction                                                                                                                         ; Type ;
+----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+------+
; DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_bd_ram:desc_ram|q_a[0]  ; DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_bd_ram:desc_ram|ram~0 ; RAM  ;
; DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_bd_ram:desc_ram|q_a[1]  ; DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_bd_ram:desc_ram|ram~0 ; RAM  ;
; DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_bd_ram:desc_ram|q_a[2]  ; DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_bd_ram:desc_ram|ram~0 ; RAM  ;
; DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_bd_ram:desc_ram|q_a[3]  ; DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_bd_ram:desc_ram|ram~0 ; RAM  ;
; DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_bd_ram:desc_ram|q_a[4]  ; DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_bd_ram:desc_ram|ram~0 ; RAM  ;
; DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_bd_ram:desc_ram|q_a[5]  ; DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_bd_ram:desc_ram|ram~0 ; RAM  ;
; DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_bd_ram:desc_ram|q_a[6]  ; DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_bd_ram:desc_ram|ram~0 ; RAM  ;
; DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_bd_ram:desc_ram|q_a[7]  ; DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_bd_ram:desc_ram|ram~0 ; RAM  ;
; DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_bd_ram:desc_ram|q_a[8]  ; DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_bd_ram:desc_ram|ram~0 ; RAM  ;
; DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_bd_ram:desc_ram|q_a[9]  ; DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_bd_ram:desc_ram|ram~0 ; RAM  ;
; DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_bd_ram:desc_ram|q_a[10] ; DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_bd_ram:desc_ram|ram~0 ; RAM  ;
; DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_bd_ram:desc_ram|q_a[11] ; DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_bd_ram:desc_ram|ram~0 ; RAM  ;
; DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_bd_ram:desc_ram|q_a[12] ; DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_bd_ram:desc_ram|ram~0 ; RAM  ;
; DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_bd_ram:desc_ram|q_a[13] ; DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_bd_ram:desc_ram|ram~0 ; RAM  ;
; DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_bd_ram:desc_ram|q_a[14] ; DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_bd_ram:desc_ram|ram~0 ; RAM  ;
; DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_bd_ram:desc_ram|q_a[15] ; DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_bd_ram:desc_ram|ram~0 ; RAM  ;
; DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_bd_ram:desc_ram|q_a[16] ; DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_bd_ram:desc_ram|ram~0 ; RAM  ;
; DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_bd_ram:desc_ram|q_a[17] ; DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_bd_ram:desc_ram|ram~0 ; RAM  ;
; DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_bd_ram:desc_ram|q_a[18] ; DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_bd_ram:desc_ram|ram~0 ; RAM  ;
; DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_bd_ram:desc_ram|q_a[19] ; DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_bd_ram:desc_ram|ram~0 ; RAM  ;
; DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_bd_ram:desc_ram|q_a[20] ; DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_bd_ram:desc_ram|ram~0 ; RAM  ;
; DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_bd_ram:desc_ram|q_a[21] ; DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_bd_ram:desc_ram|ram~0 ; RAM  ;
; DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_bd_ram:desc_ram|q_a[22] ; DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_bd_ram:desc_ram|ram~0 ; RAM  ;
; DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_bd_ram:desc_ram|q_a[23] ; DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_bd_ram:desc_ram|ram~0 ; RAM  ;
; DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_bd_ram:desc_ram|q_a[24] ; DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_bd_ram:desc_ram|ram~0 ; RAM  ;
; DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_bd_ram:desc_ram|q_a[25] ; DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_bd_ram:desc_ram|ram~0 ; RAM  ;
; DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_bd_ram:desc_ram|q_a[26] ; DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_bd_ram:desc_ram|ram~0 ; RAM  ;
; DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_bd_ram:desc_ram|q_a[27] ; DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_bd_ram:desc_ram|ram~0 ; RAM  ;
; DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_bd_ram:desc_ram|q_a[28] ; DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_bd_ram:desc_ram|ram~0 ; RAM  ;
; DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_bd_ram:desc_ram|q_a[29] ; DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_bd_ram:desc_ram|ram~0 ; RAM  ;
; DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_bd_ram:desc_ram|q_a[30] ; DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_bd_ram:desc_ram|ram~0 ; RAM  ;
; DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_bd_ram:desc_ram|q_a[31] ; DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_bd_ram:desc_ram|ram~0 ; RAM  ;
; DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_bd_ram:desc_ram|q_b[0]  ; DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_bd_ram:desc_ram|ram~0 ; RAM  ;
; DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_bd_ram:desc_ram|q_b[1]  ; DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_bd_ram:desc_ram|ram~0 ; RAM  ;
; DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_bd_ram:desc_ram|q_b[2]  ; DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_bd_ram:desc_ram|ram~0 ; RAM  ;
; DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_bd_ram:desc_ram|q_b[3]  ; DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_bd_ram:desc_ram|ram~0 ; RAM  ;
; DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_bd_ram:desc_ram|q_b[4]  ; DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_bd_ram:desc_ram|ram~0 ; RAM  ;
; DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_bd_ram:desc_ram|q_b[5]  ; DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_bd_ram:desc_ram|ram~0 ; RAM  ;
; DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_bd_ram:desc_ram|q_b[6]  ; DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_bd_ram:desc_ram|ram~0 ; RAM  ;
; DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_bd_ram:desc_ram|q_b[7]  ; DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_bd_ram:desc_ram|ram~0 ; RAM  ;
; DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_bd_ram:desc_ram|q_b[8]  ; DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_bd_ram:desc_ram|ram~0 ; RAM  ;
; DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_bd_ram:desc_ram|q_b[9]  ; DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_bd_ram:desc_ram|ram~0 ; RAM  ;
; DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_bd_ram:desc_ram|q_b[10] ; DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_bd_ram:desc_ram|ram~0 ; RAM  ;
; DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_bd_ram:desc_ram|q_b[11] ; DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_bd_ram:desc_ram|ram~0 ; RAM  ;
; DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_bd_ram:desc_ram|q_b[12] ; DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_bd_ram:desc_ram|ram~0 ; RAM  ;
; DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_bd_ram:desc_ram|q_b[13] ; DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_bd_ram:desc_ram|ram~0 ; RAM  ;
; DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_bd_ram:desc_ram|q_b[14] ; DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_bd_ram:desc_ram|ram~0 ; RAM  ;
; DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_bd_ram:desc_ram|q_b[15] ; DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_bd_ram:desc_ram|ram~0 ; RAM  ;
; DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_bd_ram:desc_ram|q_b[16] ; DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_bd_ram:desc_ram|ram~0 ; RAM  ;
; DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_bd_ram:desc_ram|q_b[17] ; DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_bd_ram:desc_ram|ram~0 ; RAM  ;
; DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_bd_ram:desc_ram|q_b[18] ; DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_bd_ram:desc_ram|ram~0 ; RAM  ;
; DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_bd_ram:desc_ram|q_b[19] ; DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_bd_ram:desc_ram|ram~0 ; RAM  ;
; DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_bd_ram:desc_ram|q_b[20] ; DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_bd_ram:desc_ram|ram~0 ; RAM  ;
; DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_bd_ram:desc_ram|q_b[21] ; DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_bd_ram:desc_ram|ram~0 ; RAM  ;
; DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_bd_ram:desc_ram|q_b[22] ; DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_bd_ram:desc_ram|ram~0 ; RAM  ;
; DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_bd_ram:desc_ram|q_b[23] ; DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_bd_ram:desc_ram|ram~0 ; RAM  ;
; DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_bd_ram:desc_ram|q_b[24] ; DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_bd_ram:desc_ram|ram~0 ; RAM  ;
; DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_bd_ram:desc_ram|q_b[25] ; DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_bd_ram:desc_ram|ram~0 ; RAM  ;
; DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_bd_ram:desc_ram|q_b[26] ; DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_bd_ram:desc_ram|ram~0 ; RAM  ;
; DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_bd_ram:desc_ram|q_b[27] ; DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_bd_ram:desc_ram|ram~0 ; RAM  ;
; DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_bd_ram:desc_ram|q_b[28] ; DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_bd_ram:desc_ram|ram~0 ; RAM  ;
; DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_bd_ram:desc_ram|q_b[29] ; DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_bd_ram:desc_ram|ram~0 ; RAM  ;
; DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_bd_ram:desc_ram|q_b[30] ; DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_bd_ram:desc_ram|ram~0 ; RAM  ;
; DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_bd_ram:desc_ram|q_b[31] ; DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_bd_ram:desc_ram|ram~0 ; RAM  ;
+----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+
; Register Name                                                                                                  ; RAM Name                                                                                            ;
+----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+
; sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|fifo_prg:fbuffer[1].ffbuf|ff_ram:mem|data_0_bypass[0]  ; sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|fifo_prg:fbuffer[1].ffbuf|ff_ram:mem|data~0 ;
; sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|fifo_prg:fbuffer[1].ffbuf|ff_ram:mem|data_0_bypass[1]  ; sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|fifo_prg:fbuffer[1].ffbuf|ff_ram:mem|data~0 ;
; sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|fifo_prg:fbuffer[1].ffbuf|ff_ram:mem|data_0_bypass[2]  ; sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|fifo_prg:fbuffer[1].ffbuf|ff_ram:mem|data~0 ;
; sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|fifo_prg:fbuffer[1].ffbuf|ff_ram:mem|data_0_bypass[3]  ; sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|fifo_prg:fbuffer[1].ffbuf|ff_ram:mem|data~0 ;
; sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|fifo_prg:fbuffer[1].ffbuf|ff_ram:mem|data_0_bypass[4]  ; sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|fifo_prg:fbuffer[1].ffbuf|ff_ram:mem|data~0 ;
; sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|fifo_prg:fbuffer[1].ffbuf|ff_ram:mem|data_0_bypass[5]  ; sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|fifo_prg:fbuffer[1].ffbuf|ff_ram:mem|data~0 ;
; sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|fifo_prg:fbuffer[1].ffbuf|ff_ram:mem|data_0_bypass[6]  ; sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|fifo_prg:fbuffer[1].ffbuf|ff_ram:mem|data~0 ;
; sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|fifo_prg:fbuffer[1].ffbuf|ff_ram:mem|data_0_bypass[7]  ; sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|fifo_prg:fbuffer[1].ffbuf|ff_ram:mem|data~0 ;
; sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|fifo_prg:fbuffer[1].ffbuf|ff_ram:mem|data_0_bypass[8]  ; sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|fifo_prg:fbuffer[1].ffbuf|ff_ram:mem|data~0 ;
; sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|fifo_prg:fbuffer[1].ffbuf|ff_ram:mem|data_0_bypass[9]  ; sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|fifo_prg:fbuffer[1].ffbuf|ff_ram:mem|data~0 ;
; sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|fifo_prg:fbuffer[1].ffbuf|ff_ram:mem|data_0_bypass[10] ; sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|fifo_prg:fbuffer[1].ffbuf|ff_ram:mem|data~0 ;
; sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|fifo_prg:fbuffer[1].ffbuf|ff_ram:mem|data_0_bypass[11] ; sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|fifo_prg:fbuffer[1].ffbuf|ff_ram:mem|data~0 ;
; sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|fifo_prg:fbuffer[1].ffbuf|ff_ram:mem|data_0_bypass[12] ; sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|fifo_prg:fbuffer[1].ffbuf|ff_ram:mem|data~0 ;
; sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|fifo_prg:fbuffer[1].ffbuf|ff_ram:mem|data_0_bypass[13] ; sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|fifo_prg:fbuffer[1].ffbuf|ff_ram:mem|data~0 ;
; sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|fifo_prg:fbuffer[1].ffbuf|ff_ram:mem|data_0_bypass[14] ; sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|fifo_prg:fbuffer[1].ffbuf|ff_ram:mem|data~0 ;
; sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|fifo_prg:fbuffer[1].ffbuf|ff_ram:mem|data_0_bypass[15] ; sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|fifo_prg:fbuffer[1].ffbuf|ff_ram:mem|data~0 ;
; sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|fifo_prg:fbuffer[1].ffbuf|ff_ram:mem|data_0_bypass[16] ; sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|fifo_prg:fbuffer[1].ffbuf|ff_ram:mem|data~0 ;
; sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|fifo_prg:fbuffer[1].ffbuf|ff_ram:mem|data_0_bypass[17] ; sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|fifo_prg:fbuffer[1].ffbuf|ff_ram:mem|data~0 ;
; sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|fifo_prg:fbuffer[1].ffbuf|ff_ram:mem|data_0_bypass[18] ; sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|fifo_prg:fbuffer[1].ffbuf|ff_ram:mem|data~0 ;
; sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|fifo_prg:fbuffer[1].ffbuf|ff_ram:mem|data_0_bypass[19] ; sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|fifo_prg:fbuffer[1].ffbuf|ff_ram:mem|data~0 ;
; sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|fifo_prg:fbuffer[1].ffbuf|ff_ram:mem|data_0_bypass[20] ; sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|fifo_prg:fbuffer[1].ffbuf|ff_ram:mem|data~0 ;
; sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|fifo_prg:fbuffer[1].ffbuf|ff_ram:mem|data_0_bypass[21] ; sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|fifo_prg:fbuffer[1].ffbuf|ff_ram:mem|data~0 ;
; sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|fifo_prg:fbuffer[1].ffbuf|ff_ram:mem|data_0_bypass[22] ; sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|fifo_prg:fbuffer[1].ffbuf|ff_ram:mem|data~0 ;
; sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|fifo_prg:fbuffer[1].ffbuf|ff_ram:mem|data_0_bypass[23] ; sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|fifo_prg:fbuffer[1].ffbuf|ff_ram:mem|data~0 ;
; sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|fifo_prg:fbuffer[1].ffbuf|ff_ram:mem|data_0_bypass[24] ; sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|fifo_prg:fbuffer[1].ffbuf|ff_ram:mem|data~0 ;
; sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|fifo_prg:fbuffer[1].ffbuf|ff_ram:mem|data_0_bypass[25] ; sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|fifo_prg:fbuffer[1].ffbuf|ff_ram:mem|data~0 ;
; sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|fifo_prg:fbuffer[1].ffbuf|ff_ram:mem|data_0_bypass[26] ; sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|fifo_prg:fbuffer[1].ffbuf|ff_ram:mem|data~0 ;
; sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|fifo_prg:fbuffer[1].ffbuf|ff_ram:mem|data_0_bypass[27] ; sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|fifo_prg:fbuffer[1].ffbuf|ff_ram:mem|data~0 ;
; sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|fifo_prg:fbuffer[2].ffbuf|ff_ram:mem|data_0_bypass[0]  ; sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|fifo_prg:fbuffer[2].ffbuf|ff_ram:mem|data~0 ;
; sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|fifo_prg:fbuffer[2].ffbuf|ff_ram:mem|data_0_bypass[1]  ; sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|fifo_prg:fbuffer[2].ffbuf|ff_ram:mem|data~0 ;
; sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|fifo_prg:fbuffer[2].ffbuf|ff_ram:mem|data_0_bypass[2]  ; sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|fifo_prg:fbuffer[2].ffbuf|ff_ram:mem|data~0 ;
; sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|fifo_prg:fbuffer[2].ffbuf|ff_ram:mem|data_0_bypass[3]  ; sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|fifo_prg:fbuffer[2].ffbuf|ff_ram:mem|data~0 ;
; sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|fifo_prg:fbuffer[2].ffbuf|ff_ram:mem|data_0_bypass[4]  ; sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|fifo_prg:fbuffer[2].ffbuf|ff_ram:mem|data~0 ;
; sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|fifo_prg:fbuffer[2].ffbuf|ff_ram:mem|data_0_bypass[5]  ; sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|fifo_prg:fbuffer[2].ffbuf|ff_ram:mem|data~0 ;
; sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|fifo_prg:fbuffer[2].ffbuf|ff_ram:mem|data_0_bypass[6]  ; sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|fifo_prg:fbuffer[2].ffbuf|ff_ram:mem|data~0 ;
; sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|fifo_prg:fbuffer[2].ffbuf|ff_ram:mem|data_0_bypass[7]  ; sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|fifo_prg:fbuffer[2].ffbuf|ff_ram:mem|data~0 ;
; sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|fifo_prg:fbuffer[2].ffbuf|ff_ram:mem|data_0_bypass[8]  ; sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|fifo_prg:fbuffer[2].ffbuf|ff_ram:mem|data~0 ;
; sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|fifo_prg:fbuffer[2].ffbuf|ff_ram:mem|data_0_bypass[9]  ; sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|fifo_prg:fbuffer[2].ffbuf|ff_ram:mem|data~0 ;
; sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|fifo_prg:fbuffer[2].ffbuf|ff_ram:mem|data_0_bypass[10] ; sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|fifo_prg:fbuffer[2].ffbuf|ff_ram:mem|data~0 ;
; sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|fifo_prg:fbuffer[2].ffbuf|ff_ram:mem|data_0_bypass[11] ; sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|fifo_prg:fbuffer[2].ffbuf|ff_ram:mem|data~0 ;
; sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|fifo_prg:fbuffer[2].ffbuf|ff_ram:mem|data_0_bypass[12] ; sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|fifo_prg:fbuffer[2].ffbuf|ff_ram:mem|data~0 ;
; sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|fifo_prg:fbuffer[2].ffbuf|ff_ram:mem|data_0_bypass[13] ; sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|fifo_prg:fbuffer[2].ffbuf|ff_ram:mem|data~0 ;
; sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|fifo_prg:fbuffer[2].ffbuf|ff_ram:mem|data_0_bypass[14] ; sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|fifo_prg:fbuffer[2].ffbuf|ff_ram:mem|data~0 ;
; sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|fifo_prg:fbuffer[2].ffbuf|ff_ram:mem|data_0_bypass[15] ; sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|fifo_prg:fbuffer[2].ffbuf|ff_ram:mem|data~0 ;
; sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|fifo_prg:fbuffer[2].ffbuf|ff_ram:mem|data_0_bypass[16] ; sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|fifo_prg:fbuffer[2].ffbuf|ff_ram:mem|data~0 ;
; sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|fifo_prg:fbuffer[2].ffbuf|ff_ram:mem|data_0_bypass[17] ; sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|fifo_prg:fbuffer[2].ffbuf|ff_ram:mem|data~0 ;
; sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|fifo_prg:fbuffer[2].ffbuf|ff_ram:mem|data_0_bypass[18] ; sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|fifo_prg:fbuffer[2].ffbuf|ff_ram:mem|data~0 ;
; sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|fifo_prg:fbuffer[2].ffbuf|ff_ram:mem|data_0_bypass[19] ; sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|fifo_prg:fbuffer[2].ffbuf|ff_ram:mem|data~0 ;
; sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|fifo_prg:fbuffer[2].ffbuf|ff_ram:mem|data_0_bypass[20] ; sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|fifo_prg:fbuffer[2].ffbuf|ff_ram:mem|data~0 ;
; sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|fifo_prg:fbuffer[2].ffbuf|ff_ram:mem|data_0_bypass[21] ; sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|fifo_prg:fbuffer[2].ffbuf|ff_ram:mem|data~0 ;
; sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|fifo_prg:fbuffer[2].ffbuf|ff_ram:mem|data_0_bypass[22] ; sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|fifo_prg:fbuffer[2].ffbuf|ff_ram:mem|data~0 ;
; sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|fifo_prg:fbuffer[2].ffbuf|ff_ram:mem|data_0_bypass[23] ; sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|fifo_prg:fbuffer[2].ffbuf|ff_ram:mem|data~0 ;
; sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|fifo_prg:fbuffer[2].ffbuf|ff_ram:mem|data_0_bypass[24] ; sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|fifo_prg:fbuffer[2].ffbuf|ff_ram:mem|data~0 ;
; sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|fifo_prg:fbuffer[2].ffbuf|ff_ram:mem|data_0_bypass[25] ; sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|fifo_prg:fbuffer[2].ffbuf|ff_ram:mem|data~0 ;
; sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|fifo_prg:fbuffer[2].ffbuf|ff_ram:mem|data_0_bypass[26] ; sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|fifo_prg:fbuffer[2].ffbuf|ff_ram:mem|data~0 ;
; sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|fifo_prg:fbuffer[2].ffbuf|ff_ram:mem|data_0_bypass[27] ; sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|fifo_prg:fbuffer[2].ffbuf|ff_ram:mem|data~0 ;
; camera_controller:camera_ctrl|raw2rgb:rgb|Line_Buffer:lbuff|fifo_prog:fifo|fifo_ram:mem1|data_0_bypass[0]      ; camera_controller:camera_ctrl|raw2rgb:rgb|Line_Buffer:lbuff|fifo_prog:fifo|fifo_ram:mem1|data~0     ;
; camera_controller:camera_ctrl|raw2rgb:rgb|Line_Buffer:lbuff|fifo_prog:fifo|fifo_ram:mem1|data_0_bypass[1]      ; camera_controller:camera_ctrl|raw2rgb:rgb|Line_Buffer:lbuff|fifo_prog:fifo|fifo_ram:mem1|data~0     ;
; camera_controller:camera_ctrl|raw2rgb:rgb|Line_Buffer:lbuff|fifo_prog:fifo|fifo_ram:mem1|data_0_bypass[2]      ; camera_controller:camera_ctrl|raw2rgb:rgb|Line_Buffer:lbuff|fifo_prog:fifo|fifo_ram:mem1|data~0     ;
; camera_controller:camera_ctrl|raw2rgb:rgb|Line_Buffer:lbuff|fifo_prog:fifo|fifo_ram:mem1|data_0_bypass[3]      ; camera_controller:camera_ctrl|raw2rgb:rgb|Line_Buffer:lbuff|fifo_prog:fifo|fifo_ram:mem1|data~0     ;
; camera_controller:camera_ctrl|raw2rgb:rgb|Line_Buffer:lbuff|fifo_prog:fifo|fifo_ram:mem1|data_0_bypass[4]      ; camera_controller:camera_ctrl|raw2rgb:rgb|Line_Buffer:lbuff|fifo_prog:fifo|fifo_ram:mem1|data~0     ;
; camera_controller:camera_ctrl|raw2rgb:rgb|Line_Buffer:lbuff|fifo_prog:fifo|fifo_ram:mem1|data_0_bypass[5]      ; camera_controller:camera_ctrl|raw2rgb:rgb|Line_Buffer:lbuff|fifo_prog:fifo|fifo_ram:mem1|data~0     ;
; camera_controller:camera_ctrl|raw2rgb:rgb|Line_Buffer:lbuff|fifo_prog:fifo|fifo_ram:mem1|data_0_bypass[6]      ; camera_controller:camera_ctrl|raw2rgb:rgb|Line_Buffer:lbuff|fifo_prog:fifo|fifo_ram:mem1|data~0     ;
; camera_controller:camera_ctrl|raw2rgb:rgb|Line_Buffer:lbuff|fifo_prog:fifo|fifo_ram:mem1|data_0_bypass[7]      ; camera_controller:camera_ctrl|raw2rgb:rgb|Line_Buffer:lbuff|fifo_prog:fifo|fifo_ram:mem1|data~0     ;
; camera_controller:camera_ctrl|raw2rgb:rgb|Line_Buffer:lbuff|fifo_prog:fifo|fifo_ram:mem1|data_0_bypass[8]      ; camera_controller:camera_ctrl|raw2rgb:rgb|Line_Buffer:lbuff|fifo_prog:fifo|fifo_ram:mem1|data~0     ;
; camera_controller:camera_ctrl|raw2rgb:rgb|Line_Buffer:lbuff|fifo_prog:fifo|fifo_ram:mem1|data_0_bypass[9]      ; camera_controller:camera_ctrl|raw2rgb:rgb|Line_Buffer:lbuff|fifo_prog:fifo|fifo_ram:mem1|data~0     ;
; camera_controller:camera_ctrl|raw2rgb:rgb|Line_Buffer:lbuff|fifo_prog:fifo|fifo_ram:mem1|data_0_bypass[10]     ; camera_controller:camera_ctrl|raw2rgb:rgb|Line_Buffer:lbuff|fifo_prog:fifo|fifo_ram:mem1|data~0     ;
; camera_controller:camera_ctrl|raw2rgb:rgb|Line_Buffer:lbuff|fifo_prog:fifo|fifo_ram:mem1|data_0_bypass[11]     ; camera_controller:camera_ctrl|raw2rgb:rgb|Line_Buffer:lbuff|fifo_prog:fifo|fifo_ram:mem1|data~0     ;
; camera_controller:camera_ctrl|raw2rgb:rgb|Line_Buffer:lbuff|fifo_prog:fifo|fifo_ram:mem1|data_0_bypass[12]     ; camera_controller:camera_ctrl|raw2rgb:rgb|Line_Buffer:lbuff|fifo_prog:fifo|fifo_ram:mem1|data~0     ;
; camera_controller:camera_ctrl|raw2rgb:rgb|Line_Buffer:lbuff|fifo_prog:fifo|fifo_ram:mem1|data_0_bypass[13]     ; camera_controller:camera_ctrl|raw2rgb:rgb|Line_Buffer:lbuff|fifo_prog:fifo|fifo_ram:mem1|data~0     ;
; camera_controller:camera_ctrl|raw2rgb:rgb|Line_Buffer:lbuff|fifo_prog:fifo|fifo_ram:mem1|data_0_bypass[14]     ; camera_controller:camera_ctrl|raw2rgb:rgb|Line_Buffer:lbuff|fifo_prog:fifo|fifo_ram:mem1|data~0     ;
; camera_controller:camera_ctrl|raw2rgb:rgb|Line_Buffer:lbuff|fifo_prog:fifo|fifo_ram:mem1|data_0_bypass[15]     ; camera_controller:camera_ctrl|raw2rgb:rgb|Line_Buffer:lbuff|fifo_prog:fifo|fifo_ram:mem1|data~0     ;
; camera_controller:camera_ctrl|raw2rgb:rgb|Line_Buffer:lbuff|fifo_prog:fifo|fifo_ram:mem1|data_0_bypass[16]     ; camera_controller:camera_ctrl|raw2rgb:rgb|Line_Buffer:lbuff|fifo_prog:fifo|fifo_ram:mem1|data~0     ;
; camera_controller:camera_ctrl|raw2rgb:rgb|Line_Buffer:lbuff|fifo_prog:fifo|fifo_ram:mem1|data_0_bypass[17]     ; camera_controller:camera_ctrl|raw2rgb:rgb|Line_Buffer:lbuff|fifo_prog:fifo|fifo_ram:mem1|data~0     ;
; camera_controller:camera_ctrl|raw2rgb:rgb|Line_Buffer:lbuff|fifo_prog:fifo|fifo_ram:mem1|data_0_bypass[18]     ; camera_controller:camera_ctrl|raw2rgb:rgb|Line_Buffer:lbuff|fifo_prog:fifo|fifo_ram:mem1|data~0     ;
; camera_controller:camera_ctrl|raw2rgb:rgb|Line_Buffer:lbuff|fifo_prog:fifo|fifo_ram:mem1|data_0_bypass[19]     ; camera_controller:camera_ctrl|raw2rgb:rgb|Line_Buffer:lbuff|fifo_prog:fifo|fifo_ram:mem1|data~0     ;
; camera_controller:camera_ctrl|raw2rgb:rgb|Line_Buffer:lbuff|fifo_prog:fifo|fifo_ram:mem1|data_0_bypass[20]     ; camera_controller:camera_ctrl|raw2rgb:rgb|Line_Buffer:lbuff|fifo_prog:fifo|fifo_ram:mem1|data~0     ;
; camera_controller:camera_ctrl|raw2rgb:rgb|Line_Buffer:lbuff|fifo_prog:fifo|fifo_ram:mem1|data_0_bypass[21]     ; camera_controller:camera_ctrl|raw2rgb:rgb|Line_Buffer:lbuff|fifo_prog:fifo|fifo_ram:mem1|data~0     ;
; camera_controller:camera_ctrl|raw2rgb:rgb|Line_Buffer:lbuff|fifo_prog:fifo|fifo_ram:mem1|data_0_bypass[22]     ; camera_controller:camera_ctrl|raw2rgb:rgb|Line_Buffer:lbuff|fifo_prog:fifo|fifo_ram:mem1|data~0     ;
; camera_controller:camera_ctrl|raw2rgb:rgb|Line_Buffer:lbuff|fifo_prog:fifo|fifo_ram:mem1|data_0_bypass[23]     ; camera_controller:camera_ctrl|raw2rgb:rgb|Line_Buffer:lbuff|fifo_prog:fifo|fifo_ram:mem1|data~0     ;
; camera_controller:camera_ctrl|raw2rgb:rgb|Line_Buffer:lbuff|fifo_prog:fifo|fifo_ram:mem1|data_0_bypass[24]     ; camera_controller:camera_ctrl|raw2rgb:rgb|Line_Buffer:lbuff|fifo_prog:fifo|fifo_ram:mem1|data~0     ;
; camera_controller:camera_ctrl|raw2rgb:rgb|Line_Buffer:lbuff|fifo_prog:fifo|fifo_ram:mem1|data_0_bypass[25]     ; camera_controller:camera_ctrl|raw2rgb:rgb|Line_Buffer:lbuff|fifo_prog:fifo|fifo_ram:mem1|data~0     ;
; camera_controller:camera_ctrl|raw2rgb:rgb|Line_Buffer:lbuff|fifo_prog:fifo|fifo_ram:mem1|data_0_bypass[26]     ; camera_controller:camera_ctrl|raw2rgb:rgb|Line_Buffer:lbuff|fifo_prog:fifo|fifo_ram:mem1|data~0     ;
; camera_controller:camera_ctrl|raw2rgb:rgb|Line_Buffer:lbuff|fifo_prog:fifo|fifo_ram:mem1|data_0_bypass[27]     ; camera_controller:camera_ctrl|raw2rgb:rgb|Line_Buffer:lbuff|fifo_prog:fifo|fifo_ram:mem1|data~0     ;
; camera_controller:camera_ctrl|raw2rgb:rgb|Line_Buffer:lbuff|fifo_prog:fifo|fifo_ram:mem1|data_0_bypass[28]     ; camera_controller:camera_ctrl|raw2rgb:rgb|Line_Buffer:lbuff|fifo_prog:fifo|fifo_ram:mem1|data~0     ;
; camera_controller:camera_ctrl|raw2rgb:rgb|Line_Buffer:lbuff|fifo_prog:fifo|fifo_ram:mem1|data_0_bypass[29]     ; camera_controller:camera_ctrl|raw2rgb:rgb|Line_Buffer:lbuff|fifo_prog:fifo|fifo_ram:mem1|data~0     ;
; camera_controller:camera_ctrl|raw2rgb:rgb|Line_Buffer:lbuff|fifo_prog:fifo|fifo_ram:mem1|data_0_bypass[30]     ; camera_controller:camera_ctrl|raw2rgb:rgb|Line_Buffer:lbuff|fifo_prog:fifo|fifo_ram:mem1|data~0     ;
; camera_controller:camera_ctrl|raw2rgb:rgb|Line_Buffer:lbuff|fifo_prog:fifo|fifo_ram:mem2|data_0_bypass[0]      ; camera_controller:camera_ctrl|raw2rgb:rgb|Line_Buffer:lbuff|fifo_prog:fifo|fifo_ram:mem2|data~0     ;
; camera_controller:camera_ctrl|raw2rgb:rgb|Line_Buffer:lbuff|fifo_prog:fifo|fifo_ram:mem2|data_0_bypass[1]      ; camera_controller:camera_ctrl|raw2rgb:rgb|Line_Buffer:lbuff|fifo_prog:fifo|fifo_ram:mem2|data~0     ;
; camera_controller:camera_ctrl|raw2rgb:rgb|Line_Buffer:lbuff|fifo_prog:fifo|fifo_ram:mem2|data_0_bypass[2]      ; camera_controller:camera_ctrl|raw2rgb:rgb|Line_Buffer:lbuff|fifo_prog:fifo|fifo_ram:mem2|data~0     ;
; camera_controller:camera_ctrl|raw2rgb:rgb|Line_Buffer:lbuff|fifo_prog:fifo|fifo_ram:mem2|data_0_bypass[3]      ; camera_controller:camera_ctrl|raw2rgb:rgb|Line_Buffer:lbuff|fifo_prog:fifo|fifo_ram:mem2|data~0     ;
; camera_controller:camera_ctrl|raw2rgb:rgb|Line_Buffer:lbuff|fifo_prog:fifo|fifo_ram:mem2|data_0_bypass[4]      ; camera_controller:camera_ctrl|raw2rgb:rgb|Line_Buffer:lbuff|fifo_prog:fifo|fifo_ram:mem2|data~0     ;
; camera_controller:camera_ctrl|raw2rgb:rgb|Line_Buffer:lbuff|fifo_prog:fifo|fifo_ram:mem2|data_0_bypass[5]      ; camera_controller:camera_ctrl|raw2rgb:rgb|Line_Buffer:lbuff|fifo_prog:fifo|fifo_ram:mem2|data~0     ;
; camera_controller:camera_ctrl|raw2rgb:rgb|Line_Buffer:lbuff|fifo_prog:fifo|fifo_ram:mem2|data_0_bypass[6]      ; camera_controller:camera_ctrl|raw2rgb:rgb|Line_Buffer:lbuff|fifo_prog:fifo|fifo_ram:mem2|data~0     ;
; camera_controller:camera_ctrl|raw2rgb:rgb|Line_Buffer:lbuff|fifo_prog:fifo|fifo_ram:mem2|data_0_bypass[7]      ; camera_controller:camera_ctrl|raw2rgb:rgb|Line_Buffer:lbuff|fifo_prog:fifo|fifo_ram:mem2|data~0     ;
; camera_controller:camera_ctrl|raw2rgb:rgb|Line_Buffer:lbuff|fifo_prog:fifo|fifo_ram:mem2|data_0_bypass[8]      ; camera_controller:camera_ctrl|raw2rgb:rgb|Line_Buffer:lbuff|fifo_prog:fifo|fifo_ram:mem2|data~0     ;
; camera_controller:camera_ctrl|raw2rgb:rgb|Line_Buffer:lbuff|fifo_prog:fifo|fifo_ram:mem2|data_0_bypass[9]      ; camera_controller:camera_ctrl|raw2rgb:rgb|Line_Buffer:lbuff|fifo_prog:fifo|fifo_ram:mem2|data~0     ;
; camera_controller:camera_ctrl|raw2rgb:rgb|Line_Buffer:lbuff|fifo_prog:fifo|fifo_ram:mem2|data_0_bypass[10]     ; camera_controller:camera_ctrl|raw2rgb:rgb|Line_Buffer:lbuff|fifo_prog:fifo|fifo_ram:mem2|data~0     ;
; camera_controller:camera_ctrl|raw2rgb:rgb|Line_Buffer:lbuff|fifo_prog:fifo|fifo_ram:mem2|data_0_bypass[11]     ; camera_controller:camera_ctrl|raw2rgb:rgb|Line_Buffer:lbuff|fifo_prog:fifo|fifo_ram:mem2|data~0     ;
; camera_controller:camera_ctrl|raw2rgb:rgb|Line_Buffer:lbuff|fifo_prog:fifo|fifo_ram:mem2|data_0_bypass[12]     ; camera_controller:camera_ctrl|raw2rgb:rgb|Line_Buffer:lbuff|fifo_prog:fifo|fifo_ram:mem2|data~0     ;
; camera_controller:camera_ctrl|raw2rgb:rgb|Line_Buffer:lbuff|fifo_prog:fifo|fifo_ram:mem2|data_0_bypass[13]     ; camera_controller:camera_ctrl|raw2rgb:rgb|Line_Buffer:lbuff|fifo_prog:fifo|fifo_ram:mem2|data~0     ;
; camera_controller:camera_ctrl|raw2rgb:rgb|Line_Buffer:lbuff|fifo_prog:fifo|fifo_ram:mem2|data_0_bypass[14]     ; camera_controller:camera_ctrl|raw2rgb:rgb|Line_Buffer:lbuff|fifo_prog:fifo|fifo_ram:mem2|data~0     ;
; camera_controller:camera_ctrl|raw2rgb:rgb|Line_Buffer:lbuff|fifo_prog:fifo|fifo_ram:mem2|data_0_bypass[15]     ; camera_controller:camera_ctrl|raw2rgb:rgb|Line_Buffer:lbuff|fifo_prog:fifo|fifo_ram:mem2|data~0     ;
; camera_controller:camera_ctrl|raw2rgb:rgb|Line_Buffer:lbuff|fifo_prog:fifo|fifo_ram:mem2|data_0_bypass[16]     ; camera_controller:camera_ctrl|raw2rgb:rgb|Line_Buffer:lbuff|fifo_prog:fifo|fifo_ram:mem2|data~0     ;
; camera_controller:camera_ctrl|raw2rgb:rgb|Line_Buffer:lbuff|fifo_prog:fifo|fifo_ram:mem2|data_0_bypass[17]     ; camera_controller:camera_ctrl|raw2rgb:rgb|Line_Buffer:lbuff|fifo_prog:fifo|fifo_ram:mem2|data~0     ;
; camera_controller:camera_ctrl|raw2rgb:rgb|Line_Buffer:lbuff|fifo_prog:fifo|fifo_ram:mem2|data_0_bypass[18]     ; camera_controller:camera_ctrl|raw2rgb:rgb|Line_Buffer:lbuff|fifo_prog:fifo|fifo_ram:mem2|data~0     ;
; camera_controller:camera_ctrl|raw2rgb:rgb|Line_Buffer:lbuff|fifo_prog:fifo|fifo_ram:mem2|data_0_bypass[19]     ; camera_controller:camera_ctrl|raw2rgb:rgb|Line_Buffer:lbuff|fifo_prog:fifo|fifo_ram:mem2|data~0     ;
; camera_controller:camera_ctrl|raw2rgb:rgb|Line_Buffer:lbuff|fifo_prog:fifo|fifo_ram:mem2|data_0_bypass[20]     ; camera_controller:camera_ctrl|raw2rgb:rgb|Line_Buffer:lbuff|fifo_prog:fifo|fifo_ram:mem2|data~0     ;
; camera_controller:camera_ctrl|raw2rgb:rgb|Line_Buffer:lbuff|fifo_prog:fifo|fifo_ram:mem2|data_0_bypass[21]     ; camera_controller:camera_ctrl|raw2rgb:rgb|Line_Buffer:lbuff|fifo_prog:fifo|fifo_ram:mem2|data~0     ;
; camera_controller:camera_ctrl|raw2rgb:rgb|Line_Buffer:lbuff|fifo_prog:fifo|fifo_ram:mem2|data_0_bypass[22]     ; camera_controller:camera_ctrl|raw2rgb:rgb|Line_Buffer:lbuff|fifo_prog:fifo|fifo_ram:mem2|data~0     ;
; camera_controller:camera_ctrl|raw2rgb:rgb|Line_Buffer:lbuff|fifo_prog:fifo|fifo_ram:mem2|data_0_bypass[23]     ; camera_controller:camera_ctrl|raw2rgb:rgb|Line_Buffer:lbuff|fifo_prog:fifo|fifo_ram:mem2|data~0     ;
; camera_controller:camera_ctrl|raw2rgb:rgb|Line_Buffer:lbuff|fifo_prog:fifo|fifo_ram:mem2|data_0_bypass[24]     ; camera_controller:camera_ctrl|raw2rgb:rgb|Line_Buffer:lbuff|fifo_prog:fifo|fifo_ram:mem2|data~0     ;
; camera_controller:camera_ctrl|raw2rgb:rgb|Line_Buffer:lbuff|fifo_prog:fifo|fifo_ram:mem2|data_0_bypass[25]     ; camera_controller:camera_ctrl|raw2rgb:rgb|Line_Buffer:lbuff|fifo_prog:fifo|fifo_ram:mem2|data~0     ;
; camera_controller:camera_ctrl|raw2rgb:rgb|Line_Buffer:lbuff|fifo_prog:fifo|fifo_ram:mem2|data_0_bypass[26]     ; camera_controller:camera_ctrl|raw2rgb:rgb|Line_Buffer:lbuff|fifo_prog:fifo|fifo_ram:mem2|data~0     ;
; camera_controller:camera_ctrl|raw2rgb:rgb|Line_Buffer:lbuff|fifo_prog:fifo|fifo_ram:mem2|data_0_bypass[27]     ; camera_controller:camera_ctrl|raw2rgb:rgb|Line_Buffer:lbuff|fifo_prog:fifo|fifo_ram:mem2|data~0     ;
; camera_controller:camera_ctrl|raw2rgb:rgb|Line_Buffer:lbuff|fifo_prog:fifo|fifo_ram:mem2|data_0_bypass[28]     ; camera_controller:camera_ctrl|raw2rgb:rgb|Line_Buffer:lbuff|fifo_prog:fifo|fifo_ram:mem2|data~0     ;
+----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |DE2_115_WEB_SERVER|vga_controller:vga_ctrl|red[7]                                                                                                                                                                                                           ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|d_byteenable[0]                                                                                                                                                                               ;
; 3:1                ; 21 bits   ; 42 LEs        ; 42 LEs               ; 0 LEs                  ; Yes        ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|d_address_tag_field[10]                                                                                                                                                                       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_burst_1:the_DE2_115_SOPC_burst_1|read_address_offset[3]                                                                                                                                      ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_burst_0:the_DE2_115_SOPC_burst_0|write_address_offset[3]                                                                                                                                     ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|av_byteenable[0]                                                                                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|av_writedata[30]                                                                                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|av_writedata[1]                                                                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |DE2_115_WEB_SERVER|sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|command:command1|SA[11]                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE2_115_WEB_SERVER|sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|command:command1|SA[3]                                                                                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|M_mem_byte_en[0]                                                                                                                                                                              ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_burst_0:the_DE2_115_SOPC_burst_0|transactions_remaining_reg[1]                                                                                                                               ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_burst_1:the_DE2_115_SOPC_burst_1|transactions_remaining_reg[2]                                                                                                                               ;
; 3:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|ptr[18]                                                                                              ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|len[3]                                                                                               ;
; 3:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|wr_cnt[9]                                                                                            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |DE2_115_WEB_SERVER|sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|control_interface:control1|timer[13]                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE2_115_WEB_SERVER|sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|command:command1|command_delay[1]                                                                                                                                                   ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_burst_1:the_DE2_115_SOPC_burst_1|data_counter[1]                                                                                                                                             ;
; 3:1                ; 26 bits   ; 52 LEs        ; 52 LEs               ; 0 LEs                  ; Yes        ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|D_iw[31]                                                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|A_slow_inst_result[2]                                                                                                                                                                         ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_maccontrol:maccontrol1|eth_transmitcontrol:transmitcontrol1|ByteCnt[4]                                                                                      ;
; 3:1                ; 29 bits   ; 58 LEs        ; 58 LEs               ; 0 LEs                  ; Yes        ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|A_inst_result[26]                                                                                                                                                                             ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|A_inst_result[0]                                                                                                                                                                              ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_miim:miim1|BitCounter[2]                                                                                                                                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|DlyCrcCnt[3]                                                                                                  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[13]                                                                                    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|LatchedTimerValue[0]                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_macstatus:macstatus1|ReceivedPacketTooBig                                                                                                                   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |DE2_115_WEB_SERVER|camera_controller:camera_ctrl|raw2rgb:rgb|Line_Buffer:lbuff|out_data00[6]                                                                                                                                                                ;
; 3:1                ; 288 bits  ; 576 LEs       ; 288 LEs              ; 288 LEs                ; Yes        ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|tracker_0:the_tracker_0|avalon_locator:tracker_0|locator:loc|out_y[5]                                                                                                                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|AssembledTimerValue[13]                                                                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|AssembledTimerValue[1]                                                                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |DE2_115_WEB_SERVER|camera_controller:camera_ctrl|raw2rgb:rgb|Line_Buffer:lbuff|out_data11[3]                                                                                                                                                                ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_rxethmac:rxethmac1|CrcHash[3]                                                                                                                               ;
; 3:1                ; 48 bits   ; 96 LEs        ; 48 LEs               ; 48 LEs                 ; Yes        ; |DE2_115_WEB_SERVER|display_controller:display_ctrl|time_counter[26]                                                                                                                                                                                         ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|ic_fill_ap_cnt[3]                                                                                                                                                                             ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|ic_fill_ap_offset[2]                                                                                                                                                                          ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |DE2_115_WEB_SERVER|sensor_controller:sensor_ctrl|red[3]                                                                                                                                                                                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_rxethmac:rxethmac1|RxData_d[2]                                                                                                                              ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |DE2_115_WEB_SERVER|sensor_controller:sensor_ctrl|green_bit                                                                                                                                                                                                  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|sram_avalon_slave_arbitrator:the_sram_avalon_slave|sram_avalon_slave_wait_counter[0]                                                                                                                      ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|A_dc_rd_addr_cnt[2]                                                                                                                                                                           ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|A_dc_rd_data_cnt[3]                                                                                                                                                                           ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|d_writedata[28]                                                                                                                                                                               ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|A_dc_wr_data_cnt[3]                                                                                                                                                                           ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                         ;
; 4:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|ic_tag_wraddress[0]                                                                                                                                                                           ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|burst_count[1]                                                                                       ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; Yes        ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|E_control_reg_rddata[1]                                                                                                                                                                       ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|E_src2[28]                                                                                                                                                                                    ;
; 4:1                ; 17 bits   ; 34 LEs        ; 34 LEs               ; 0 LEs                  ; Yes        ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[6]                                                                                                              ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[21]                                                                                                             ;
; 4:1                ; 7 bits    ; 14 LEs        ; 0 LEs                ; 14 LEs                 ; Yes        ; |DE2_115_WEB_SERVER|sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|rRD2_ADDR[2]                                                                                                                                                                        ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |DE2_115_WEB_SERVER|sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|rRD2_ADDR[15]                                                                                                                                                                       ;
; 4:1                ; 7 bits    ; 14 LEs        ; 0 LEs                ; 14 LEs                 ; Yes        ; |DE2_115_WEB_SERVER|sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|rWR2_ADDR[5]                                                                                                                                                                        ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |DE2_115_WEB_SERVER|sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|rWR2_ADDR[8]                                                                                                                                                                        ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|bd_index[3]                                                                                          ;
; 4:1                ; 24 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|tracker_0:the_tracker_0|avalon_locator:tracker_0|locator:loc|x_cm[6]                                                                                                                                      ;
; 4:1                ; 24 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|tracker_1:the_tracker_1|avalon_locator:tracker_1|locator:loc|y_cm[11]                                                                                                                                     ;
; 4:1                ; 24 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|tracker_2:the_tracker_2|avalon_locator:tracker_2|locator:loc|x_cm[11]                                                                                                                                     ;
; 4:1                ; 24 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|tracker_3:the_tracker_3|avalon_locator:tracker_3|locator:loc|x_cm[0]                                                                                                                                      ;
; 4:1                ; 24 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|tracker_4:the_tracker_4|avalon_locator:tracker_4|locator:loc|x_cm[4]                                                                                                                                      ;
; 4:1                ; 24 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|tracker_5:the_tracker_5|avalon_locator:tracker_5|locator:loc|x_cm[0]                                                                                                                                      ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |DE2_115_WEB_SERVER|camera_controller:camera_ctrl|raw2rgb:rgb|green[8]                                                                                                                                                                                       ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE2_115_WEB_SERVER|camera_controller:camera_ctrl|raw2rgb:rgb|Line_Buffer:lbuff|out_data01[1]                                                                                                                                                                ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |DE2_115_WEB_SERVER|sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|rRD1_ADDR[11]                                                                                                                                                                       ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |DE2_115_WEB_SERVER|sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|rWR1_ADDR[15]                                                                                                                                                                       ;
; 4:1                ; 192 bits  ; 384 LEs       ; 192 LEs              ; 192 LEs                ; Yes        ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|tracker_0:the_tracker_0|avalon_locator:tracker_0|locator:loc|out_left1_y[2]                                                                                                                               ;
; 4:1                ; 192 bits  ; 384 LEs       ; 192 LEs              ; 192 LEs                ; Yes        ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|tracker_1:the_tracker_1|avalon_locator:tracker_1|locator:loc|out_bottom2_y[2]                                                                                                                             ;
; 4:1                ; 192 bits  ; 384 LEs       ; 192 LEs              ; 192 LEs                ; Yes        ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|tracker_2:the_tracker_2|avalon_locator:tracker_2|locator:loc|out_top2_x[0]                                                                                                                                ;
; 4:1                ; 192 bits  ; 384 LEs       ; 192 LEs              ; 192 LEs                ; Yes        ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|tracker_3:the_tracker_3|avalon_locator:tracker_3|locator:loc|out_top2_x[5]                                                                                                                                ;
; 4:1                ; 192 bits  ; 384 LEs       ; 192 LEs              ; 192 LEs                ; Yes        ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|tracker_4:the_tracker_4|avalon_locator:tracker_4|locator:loc|out_bottom1_y[10]                                                                                                                            ;
; 4:1                ; 192 bits  ; 384 LEs       ; 192 LEs              ; 192 LEs                ; Yes        ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|tracker_5:the_tracker_5|avalon_locator:tracker_5|locator:loc|out_top2_y[2]                                                                                                                                ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |DE2_115_WEB_SERVER|sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|fifo_prg:fbuffer[1].ffbuf|write_pointer[1]                                                                                                                                       ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE2_115_WEB_SERVER|sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|fifo_prg:fbuffer[1].ffbuf|read_pointer[15]                                                                                                                                       ;
; 4:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |DE2_115_WEB_SERVER|sensor_controller:sensor_ctrl|counter:stream_counter|x[10]                                                                                                                                                                               ;
; 4:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |DE2_115_WEB_SERVER|camera_controller:camera_ctrl|camera_capture:camera_cap|count_y[1]                                                                                                                                                                       ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |DE2_115_WEB_SERVER|camera_controller:camera_ctrl|raw2rgb:rgb|Line_Buffer:lbuff|fifo_prog:fifo|read_pointer[13]                                                                                                                                              ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |DE2_115_WEB_SERVER|camera_controller:camera_ctrl|raw2rgb:rgb|Line_Buffer:lbuff|fifo_prog:fifo|write_pointer[15]                                                                                                                                             ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|tri_state_bridge_flash_avalon_slave_arbitrator:the_tri_state_bridge_flash_avalon_slave|ext_flash_s1_wait_counter[3]                                                                                       ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|lcd_control_slave_arbitrator:the_lcd_control_slave|lcd_control_slave_wait_counter[2]                                                                                                                      ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[12]                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|M_st_data[27]                                                                                                                                                                                 ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |DE2_115_WEB_SERVER|camera_controller:camera_ctrl|rgb2hue:hue|hue3[10]                                                                                                                                                                                       ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[37]                                ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[34]                                ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[12]                                ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[20]                                ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|d_address_offset_field[1]                                                                                                                                                                     ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_txethmac:txethmac1|MTxD[2]                                                                                                                                  ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |DE2_115_WEB_SERVER|sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|command:command1|rp_shift[2]                                                                                                                                                        ;
; 4:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|ptr[9]                                                                                               ;
; 5:1                ; 32 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; Yes        ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|E_src1[6]                                                                                                                                                                                     ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonAReg[9]                                                                                                              ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[25]                                                                                                             ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |DE2_115_WEB_SERVER|camera_controller:camera_ctrl|rgb2hue:hue|v_min1[0]                                                                                                                                                                                      ;
; 6:1                ; 16 bits   ; 64 LEs        ; 48 LEs               ; 16 LEs                 ; Yes        ; |DE2_115_WEB_SERVER|camera_controller:camera_ctrl|raw2rgb:rgb|blue[0]                                                                                                                                                                                        ;
; 5:1                ; 12 bits   ; 36 LEs        ; 12 LEs               ; 24 LEs                 ; Yes        ; |DE2_115_WEB_SERVER|sensor_controller:sensor_ctrl|counter:stream_counter|y[0]                                                                                                                                                                                ;
; 5:1                ; 12 bits   ; 36 LEs        ; 12 LEs               ; 24 LEs                 ; Yes        ; |DE2_115_WEB_SERVER|camera_controller:camera_ctrl|camera_capture:camera_cap|count_x[6]                                                                                                                                                                       ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; Yes        ; |DE2_115_WEB_SERVER|camera_controller:camera_ctrl|rgb2hue:hue|v_max1[1]                                                                                                                                                                                      ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; Yes        ; |DE2_115_WEB_SERVER|sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|mADDR[6]                                                                                                                                                                            ;
; 5:1                ; 16 bits   ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; Yes        ; |DE2_115_WEB_SERVER|sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|mADDR[10]                                                                                                                                                                           ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|M_mem_byte_en[2]                                                                                                                                                                              ;
; 6:1                ; 12 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; Yes        ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|F_pc[17]                                                                                                                                                                                      ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|break_readreg[28]                                                                                                 ;
; 6:1                ; 22 bits   ; 88 LEs        ; 88 LEs               ; 0 LEs                  ; Yes        ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|M_pipe_flush_waddr[11]                                                                                                                                                                        ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_miim:miim1|eth_shiftreg:shftrg|ShiftReg[1]                                                                                                                  ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_miim:miim1|eth_shiftreg:shftrg|ShiftReg[6]                                                                                                                  ;
; 5:1                ; 4 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_miim:miim1|eth_shiftreg:shftrg|ShiftReg[2]                                                                                                                  ;
; 6:1                ; 32 bits   ; 128 LEs       ; 32 LEs               ; 96 LEs                 ; Yes        ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|tracker_0:the_tracker_0|avalon_locator:tracker_0|locator:loc|size[2]                                                                                                                                      ;
; 6:1                ; 32 bits   ; 128 LEs       ; 32 LEs               ; 96 LEs                 ; Yes        ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|tracker_1:the_tracker_1|avalon_locator:tracker_1|locator:loc|size[16]                                                                                                                                     ;
; 6:1                ; 32 bits   ; 128 LEs       ; 32 LEs               ; 96 LEs                 ; Yes        ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|tracker_2:the_tracker_2|avalon_locator:tracker_2|locator:loc|size[31]                                                                                                                                     ;
; 6:1                ; 32 bits   ; 128 LEs       ; 32 LEs               ; 96 LEs                 ; Yes        ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|tracker_3:the_tracker_3|avalon_locator:tracker_3|locator:loc|size[8]                                                                                                                                      ;
; 6:1                ; 32 bits   ; 128 LEs       ; 32 LEs               ; 96 LEs                 ; Yes        ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|tracker_4:the_tracker_4|avalon_locator:tracker_4|locator:loc|size[17]                                                                                                                                     ;
; 6:1                ; 32 bits   ; 128 LEs       ; 32 LEs               ; 96 LEs                 ; Yes        ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|tracker_5:the_tracker_5|avalon_locator:tracker_5|locator:loc|size[12]                                                                                                                                     ;
; 33:1               ; 16 bits   ; 352 LEs       ; 16 LEs               ; 336 LEs                ; Yes        ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|camera:the_camera|avalon_camera:camera|avs_s1_readdata[26]                                                                                                                                                ;
; 33:1               ; 15 bits   ; 330 LEs       ; 105 LEs              ; 225 LEs                ; Yes        ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|camera:the_camera|avalon_camera:camera|avs_s1_readdata[14]                                                                                                                                                ;
; 64:1               ; 16 bits   ; 672 LEs       ; 288 LEs              ; 384 LEs                ; Yes        ; |DE2_115_WEB_SERVER|camera_controller:camera_ctrl|camera_config:camera_conf|mI2C_DATA[13]                                                                                                                                                                    ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE2_115_WEB_SERVER|sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|CMD[1]                                                                                                                                                                              ;
; 64:1               ; 7 bits    ; 294 LEs       ; 77 LEs               ; 217 LEs                ; Yes        ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_maccontrol:maccontrol1|eth_transmitcontrol:transmitcontrol1|ControlData[4]                                                                                  ;
; 6:1                ; 16 bits   ; 64 LEs        ; 16 LEs               ; 48 LEs                 ; Yes        ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|rx_cnt[3]                                                                                            ;
; 6:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|bd_index[4]                                                                                          ;
; 64:1               ; 120 bits  ; 5040 LEs      ; 120 LEs              ; 4920 LEs               ; Yes        ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|tracker_1:the_tracker_1|avalon_locator:tracker_1|avs_s1_readdata[12]                                                                                                                                      ;
; 64:1               ; 72 bits   ; 3024 LEs      ; 1008 LEs             ; 2016 LEs               ; Yes        ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|tracker_4:the_tracker_4|avalon_locator:tracker_4|avs_s1_readdata[3]                                                                                                                                       ;
; 7:1                ; 24 bits   ; 96 LEs        ; 24 LEs               ; 72 LEs                 ; Yes        ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|tracker_0:the_tracker_0|avalon_locator:tracker_0|locator:loc|left1_x[5]                                                                                                                                   ;
; 7:1                ; 11 bits   ; 44 LEs        ; 11 LEs               ; 33 LEs                 ; Yes        ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|tracker_0:the_tracker_0|avalon_locator:tracker_0|locator:loc|left1[6]                                                                                                                                     ;
; 7:1                ; 24 bits   ; 96 LEs        ; 24 LEs               ; 72 LEs                 ; Yes        ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|tracker_0:the_tracker_0|avalon_locator:tracker_0|locator:loc|top1_x[4]                                                                                                                                    ;
; 7:1                ; 11 bits   ; 44 LEs        ; 11 LEs               ; 33 LEs                 ; Yes        ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|tracker_0:the_tracker_0|avalon_locator:tracker_0|locator:loc|top1[4]                                                                                                                                      ;
; 7:1                ; 24 bits   ; 96 LEs        ; 24 LEs               ; 72 LEs                 ; Yes        ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|tracker_0:the_tracker_0|avalon_locator:tracker_0|locator:loc|right1_x[5]                                                                                                                                  ;
; 7:1                ; 11 bits   ; 44 LEs        ; 11 LEs               ; 33 LEs                 ; Yes        ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|tracker_0:the_tracker_0|avalon_locator:tracker_0|locator:loc|right1[11]                                                                                                                                   ;
; 7:1                ; 24 bits   ; 96 LEs        ; 24 LEs               ; 72 LEs                 ; Yes        ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|tracker_0:the_tracker_0|avalon_locator:tracker_0|locator:loc|bottom1_y[1]                                                                                                                                 ;
; 7:1                ; 11 bits   ; 44 LEs        ; 11 LEs               ; 33 LEs                 ; Yes        ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|tracker_0:the_tracker_0|avalon_locator:tracker_0|locator:loc|bottom1[8]                                                                                                                                   ;
; 7:1                ; 24 bits   ; 96 LEs        ; 24 LEs               ; 72 LEs                 ; Yes        ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|tracker_1:the_tracker_1|avalon_locator:tracker_1|locator:loc|left1_y[9]                                                                                                                                   ;
; 7:1                ; 11 bits   ; 44 LEs        ; 11 LEs               ; 33 LEs                 ; Yes        ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|tracker_1:the_tracker_1|avalon_locator:tracker_1|locator:loc|left1[7]                                                                                                                                     ;
; 7:1                ; 24 bits   ; 96 LEs        ; 24 LEs               ; 72 LEs                 ; Yes        ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|tracker_1:the_tracker_1|avalon_locator:tracker_1|locator:loc|top1_y[6]                                                                                                                                    ;
; 7:1                ; 11 bits   ; 44 LEs        ; 11 LEs               ; 33 LEs                 ; Yes        ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|tracker_1:the_tracker_1|avalon_locator:tracker_1|locator:loc|top1[2]                                                                                                                                      ;
; 7:1                ; 24 bits   ; 96 LEs        ; 24 LEs               ; 72 LEs                 ; Yes        ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|tracker_1:the_tracker_1|avalon_locator:tracker_1|locator:loc|right1_x[10]                                                                                                                                 ;
; 7:1                ; 11 bits   ; 44 LEs        ; 11 LEs               ; 33 LEs                 ; Yes        ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|tracker_1:the_tracker_1|avalon_locator:tracker_1|locator:loc|right1[11]                                                                                                                                   ;
; 7:1                ; 24 bits   ; 96 LEs        ; 24 LEs               ; 72 LEs                 ; Yes        ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|tracker_1:the_tracker_1|avalon_locator:tracker_1|locator:loc|bottom1_x[8]                                                                                                                                 ;
; 7:1                ; 11 bits   ; 44 LEs        ; 11 LEs               ; 33 LEs                 ; Yes        ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|tracker_1:the_tracker_1|avalon_locator:tracker_1|locator:loc|bottom1[6]                                                                                                                                   ;
; 7:1                ; 24 bits   ; 96 LEs        ; 24 LEs               ; 72 LEs                 ; Yes        ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|tracker_2:the_tracker_2|avalon_locator:tracker_2|locator:loc|left1_x[3]                                                                                                                                   ;
; 7:1                ; 11 bits   ; 44 LEs        ; 11 LEs               ; 33 LEs                 ; Yes        ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|tracker_2:the_tracker_2|avalon_locator:tracker_2|locator:loc|left1[4]                                                                                                                                     ;
; 7:1                ; 24 bits   ; 96 LEs        ; 24 LEs               ; 72 LEs                 ; Yes        ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|tracker_2:the_tracker_2|avalon_locator:tracker_2|locator:loc|top1_x[3]                                                                                                                                    ;
; 7:1                ; 11 bits   ; 44 LEs        ; 11 LEs               ; 33 LEs                 ; Yes        ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|tracker_2:the_tracker_2|avalon_locator:tracker_2|locator:loc|top1[8]                                                                                                                                      ;
; 7:1                ; 24 bits   ; 96 LEs        ; 24 LEs               ; 72 LEs                 ; Yes        ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|tracker_2:the_tracker_2|avalon_locator:tracker_2|locator:loc|right1_y[0]                                                                                                                                  ;
; 7:1                ; 11 bits   ; 44 LEs        ; 11 LEs               ; 33 LEs                 ; Yes        ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|tracker_2:the_tracker_2|avalon_locator:tracker_2|locator:loc|right1[6]                                                                                                                                    ;
; 7:1                ; 24 bits   ; 96 LEs        ; 24 LEs               ; 72 LEs                 ; Yes        ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|tracker_2:the_tracker_2|avalon_locator:tracker_2|locator:loc|bottom1_y[7]                                                                                                                                 ;
; 7:1                ; 11 bits   ; 44 LEs        ; 11 LEs               ; 33 LEs                 ; Yes        ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|tracker_2:the_tracker_2|avalon_locator:tracker_2|locator:loc|bottom1[10]                                                                                                                                  ;
; 7:1                ; 24 bits   ; 96 LEs        ; 24 LEs               ; 72 LEs                 ; Yes        ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|tracker_3:the_tracker_3|avalon_locator:tracker_3|locator:loc|left1_x[7]                                                                                                                                   ;
; 7:1                ; 11 bits   ; 44 LEs        ; 11 LEs               ; 33 LEs                 ; Yes        ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|tracker_3:the_tracker_3|avalon_locator:tracker_3|locator:loc|left1[2]                                                                                                                                     ;
; 7:1                ; 24 bits   ; 96 LEs        ; 24 LEs               ; 72 LEs                 ; Yes        ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|tracker_3:the_tracker_3|avalon_locator:tracker_3|locator:loc|top1_x[2]                                                                                                                                    ;
; 7:1                ; 11 bits   ; 44 LEs        ; 11 LEs               ; 33 LEs                 ; Yes        ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|tracker_3:the_tracker_3|avalon_locator:tracker_3|locator:loc|top1[7]                                                                                                                                      ;
; 7:1                ; 24 bits   ; 96 LEs        ; 24 LEs               ; 72 LEs                 ; Yes        ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|tracker_3:the_tracker_3|avalon_locator:tracker_3|locator:loc|right1_y[4]                                                                                                                                  ;
; 7:1                ; 11 bits   ; 44 LEs        ; 11 LEs               ; 33 LEs                 ; Yes        ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|tracker_3:the_tracker_3|avalon_locator:tracker_3|locator:loc|right1[9]                                                                                                                                    ;
; 7:1                ; 24 bits   ; 96 LEs        ; 24 LEs               ; 72 LEs                 ; Yes        ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|tracker_3:the_tracker_3|avalon_locator:tracker_3|locator:loc|bottom1_x[6]                                                                                                                                 ;
; 7:1                ; 11 bits   ; 44 LEs        ; 11 LEs               ; 33 LEs                 ; Yes        ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|tracker_3:the_tracker_3|avalon_locator:tracker_3|locator:loc|bottom1[5]                                                                                                                                   ;
; 7:1                ; 24 bits   ; 96 LEs        ; 24 LEs               ; 72 LEs                 ; Yes        ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|tracker_4:the_tracker_4|avalon_locator:tracker_4|locator:loc|left1_x[11]                                                                                                                                  ;
; 7:1                ; 11 bits   ; 44 LEs        ; 11 LEs               ; 33 LEs                 ; Yes        ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|tracker_4:the_tracker_4|avalon_locator:tracker_4|locator:loc|left1[8]                                                                                                                                     ;
; 7:1                ; 24 bits   ; 96 LEs        ; 24 LEs               ; 72 LEs                 ; Yes        ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|tracker_4:the_tracker_4|avalon_locator:tracker_4|locator:loc|top1_y[5]                                                                                                                                    ;
; 7:1                ; 11 bits   ; 44 LEs        ; 11 LEs               ; 33 LEs                 ; Yes        ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|tracker_4:the_tracker_4|avalon_locator:tracker_4|locator:loc|top1[4]                                                                                                                                      ;
; 7:1                ; 24 bits   ; 96 LEs        ; 24 LEs               ; 72 LEs                 ; Yes        ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|tracker_4:the_tracker_4|avalon_locator:tracker_4|locator:loc|right1_x[10]                                                                                                                                 ;
; 7:1                ; 11 bits   ; 44 LEs        ; 11 LEs               ; 33 LEs                 ; Yes        ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|tracker_4:the_tracker_4|avalon_locator:tracker_4|locator:loc|right1[3]                                                                                                                                    ;
; 7:1                ; 24 bits   ; 96 LEs        ; 24 LEs               ; 72 LEs                 ; Yes        ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|tracker_4:the_tracker_4|avalon_locator:tracker_4|locator:loc|bottom1_y[5]                                                                                                                                 ;
; 7:1                ; 11 bits   ; 44 LEs        ; 11 LEs               ; 33 LEs                 ; Yes        ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|tracker_4:the_tracker_4|avalon_locator:tracker_4|locator:loc|bottom1[11]                                                                                                                                  ;
; 7:1                ; 24 bits   ; 96 LEs        ; 24 LEs               ; 72 LEs                 ; Yes        ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|tracker_5:the_tracker_5|avalon_locator:tracker_5|locator:loc|left1_y[11]                                                                                                                                  ;
; 7:1                ; 11 bits   ; 44 LEs        ; 11 LEs               ; 33 LEs                 ; Yes        ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|tracker_5:the_tracker_5|avalon_locator:tracker_5|locator:loc|left1[5]                                                                                                                                     ;
; 7:1                ; 24 bits   ; 96 LEs        ; 24 LEs               ; 72 LEs                 ; Yes        ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|tracker_5:the_tracker_5|avalon_locator:tracker_5|locator:loc|top1_y[8]                                                                                                                                    ;
; 7:1                ; 11 bits   ; 44 LEs        ; 11 LEs               ; 33 LEs                 ; Yes        ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|tracker_5:the_tracker_5|avalon_locator:tracker_5|locator:loc|top1[1]                                                                                                                                      ;
; 7:1                ; 24 bits   ; 96 LEs        ; 24 LEs               ; 72 LEs                 ; Yes        ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|tracker_5:the_tracker_5|avalon_locator:tracker_5|locator:loc|right1_x[8]                                                                                                                                  ;
; 7:1                ; 11 bits   ; 44 LEs        ; 11 LEs               ; 33 LEs                 ; Yes        ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|tracker_5:the_tracker_5|avalon_locator:tracker_5|locator:loc|right1[10]                                                                                                                                   ;
; 7:1                ; 24 bits   ; 96 LEs        ; 24 LEs               ; 72 LEs                 ; Yes        ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|tracker_5:the_tracker_5|avalon_locator:tracker_5|locator:loc|bottom1_x[7]                                                                                                                                 ;
; 7:1                ; 11 bits   ; 44 LEs        ; 11 LEs               ; 33 LEs                 ; Yes        ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|tracker_5:the_tracker_5|avalon_locator:tracker_5|locator:loc|bottom1[10]                                                                                                                                  ;
; 7:1                ; 24 bits   ; 96 LEs        ; 24 LEs               ; 72 LEs                 ; Yes        ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|tracker_0:the_tracker_0|avalon_locator:tracker_0|locator:loc|left2_x[0]                                                                                                                                   ;
; 7:1                ; 11 bits   ; 44 LEs        ; 11 LEs               ; 33 LEs                 ; Yes        ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|tracker_0:the_tracker_0|avalon_locator:tracker_0|locator:loc|left2[9]                                                                                                                                     ;
; 7:1                ; 24 bits   ; 96 LEs        ; 24 LEs               ; 72 LEs                 ; Yes        ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|tracker_0:the_tracker_0|avalon_locator:tracker_0|locator:loc|top2_y[1]                                                                                                                                    ;
; 7:1                ; 11 bits   ; 44 LEs        ; 11 LEs               ; 33 LEs                 ; Yes        ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|tracker_0:the_tracker_0|avalon_locator:tracker_0|locator:loc|top2[8]                                                                                                                                      ;
; 7:1                ; 24 bits   ; 96 LEs        ; 24 LEs               ; 72 LEs                 ; Yes        ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|tracker_0:the_tracker_0|avalon_locator:tracker_0|locator:loc|right2_y[11]                                                                                                                                 ;
; 7:1                ; 11 bits   ; 44 LEs        ; 11 LEs               ; 33 LEs                 ; Yes        ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|tracker_0:the_tracker_0|avalon_locator:tracker_0|locator:loc|right2[7]                                                                                                                                    ;
; 7:1                ; 24 bits   ; 96 LEs        ; 24 LEs               ; 72 LEs                 ; Yes        ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|tracker_0:the_tracker_0|avalon_locator:tracker_0|locator:loc|bottom2_x[1]                                                                                                                                 ;
; 7:1                ; 11 bits   ; 44 LEs        ; 11 LEs               ; 33 LEs                 ; Yes        ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|tracker_0:the_tracker_0|avalon_locator:tracker_0|locator:loc|bottom2[3]                                                                                                                                   ;
; 7:1                ; 24 bits   ; 96 LEs        ; 24 LEs               ; 72 LEs                 ; Yes        ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|tracker_1:the_tracker_1|avalon_locator:tracker_1|locator:loc|left2_y[4]                                                                                                                                   ;
; 7:1                ; 11 bits   ; 44 LEs        ; 11 LEs               ; 33 LEs                 ; Yes        ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|tracker_1:the_tracker_1|avalon_locator:tracker_1|locator:loc|left2[10]                                                                                                                                    ;
; 7:1                ; 24 bits   ; 96 LEs        ; 24 LEs               ; 72 LEs                 ; Yes        ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|tracker_1:the_tracker_1|avalon_locator:tracker_1|locator:loc|top2_x[4]                                                                                                                                    ;
; 7:1                ; 11 bits   ; 44 LEs        ; 11 LEs               ; 33 LEs                 ; Yes        ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|tracker_1:the_tracker_1|avalon_locator:tracker_1|locator:loc|top2[9]                                                                                                                                      ;
; 7:1                ; 24 bits   ; 96 LEs        ; 24 LEs               ; 72 LEs                 ; Yes        ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|tracker_1:the_tracker_1|avalon_locator:tracker_1|locator:loc|right2_x[3]                                                                                                                                  ;
; 7:1                ; 11 bits   ; 44 LEs        ; 11 LEs               ; 33 LEs                 ; Yes        ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|tracker_1:the_tracker_1|avalon_locator:tracker_1|locator:loc|right2[8]                                                                                                                                    ;
; 7:1                ; 24 bits   ; 96 LEs        ; 24 LEs               ; 72 LEs                 ; Yes        ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|tracker_1:the_tracker_1|avalon_locator:tracker_1|locator:loc|bottom2_x[7]                                                                                                                                 ;
; 7:1                ; 11 bits   ; 44 LEs        ; 11 LEs               ; 33 LEs                 ; Yes        ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|tracker_1:the_tracker_1|avalon_locator:tracker_1|locator:loc|bottom2[3]                                                                                                                                   ;
; 7:1                ; 24 bits   ; 96 LEs        ; 24 LEs               ; 72 LEs                 ; Yes        ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|tracker_2:the_tracker_2|avalon_locator:tracker_2|locator:loc|left2_x[2]                                                                                                                                   ;
; 7:1                ; 11 bits   ; 44 LEs        ; 11 LEs               ; 33 LEs                 ; Yes        ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|tracker_2:the_tracker_2|avalon_locator:tracker_2|locator:loc|left2[4]                                                                                                                                     ;
; 7:1                ; 24 bits   ; 96 LEs        ; 24 LEs               ; 72 LEs                 ; Yes        ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|tracker_2:the_tracker_2|avalon_locator:tracker_2|locator:loc|top2_y[1]                                                                                                                                    ;
; 7:1                ; 11 bits   ; 44 LEs        ; 11 LEs               ; 33 LEs                 ; Yes        ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|tracker_2:the_tracker_2|avalon_locator:tracker_2|locator:loc|top2[2]                                                                                                                                      ;
; 7:1                ; 24 bits   ; 96 LEs        ; 24 LEs               ; 72 LEs                 ; Yes        ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|tracker_2:the_tracker_2|avalon_locator:tracker_2|locator:loc|right2_x[3]                                                                                                                                  ;
; 7:1                ; 11 bits   ; 44 LEs        ; 11 LEs               ; 33 LEs                 ; Yes        ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|tracker_2:the_tracker_2|avalon_locator:tracker_2|locator:loc|right2[2]                                                                                                                                    ;
; 7:1                ; 24 bits   ; 96 LEs        ; 24 LEs               ; 72 LEs                 ; Yes        ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|tracker_2:the_tracker_2|avalon_locator:tracker_2|locator:loc|bottom2_x[10]                                                                                                                                ;
; 7:1                ; 11 bits   ; 44 LEs        ; 11 LEs               ; 33 LEs                 ; Yes        ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|tracker_2:the_tracker_2|avalon_locator:tracker_2|locator:loc|bottom2[2]                                                                                                                                   ;
; 7:1                ; 24 bits   ; 96 LEs        ; 24 LEs               ; 72 LEs                 ; Yes        ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|tracker_3:the_tracker_3|avalon_locator:tracker_3|locator:loc|left2_x[0]                                                                                                                                   ;
; 7:1                ; 11 bits   ; 44 LEs        ; 11 LEs               ; 33 LEs                 ; Yes        ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|tracker_3:the_tracker_3|avalon_locator:tracker_3|locator:loc|left2[7]                                                                                                                                     ;
; 7:1                ; 24 bits   ; 96 LEs        ; 24 LEs               ; 72 LEs                 ; Yes        ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|tracker_3:the_tracker_3|avalon_locator:tracker_3|locator:loc|top2_y[1]                                                                                                                                    ;
; 7:1                ; 11 bits   ; 44 LEs        ; 11 LEs               ; 33 LEs                 ; Yes        ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|tracker_3:the_tracker_3|avalon_locator:tracker_3|locator:loc|top2[9]                                                                                                                                      ;
; 7:1                ; 24 bits   ; 96 LEs        ; 24 LEs               ; 72 LEs                 ; Yes        ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|tracker_3:the_tracker_3|avalon_locator:tracker_3|locator:loc|right2_y[5]                                                                                                                                  ;
; 7:1                ; 11 bits   ; 44 LEs        ; 11 LEs               ; 33 LEs                 ; Yes        ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|tracker_3:the_tracker_3|avalon_locator:tracker_3|locator:loc|right2[7]                                                                                                                                    ;
; 7:1                ; 24 bits   ; 96 LEs        ; 24 LEs               ; 72 LEs                 ; Yes        ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|tracker_3:the_tracker_3|avalon_locator:tracker_3|locator:loc|bottom2_x[3]                                                                                                                                 ;
; 7:1                ; 11 bits   ; 44 LEs        ; 11 LEs               ; 33 LEs                 ; Yes        ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|tracker_3:the_tracker_3|avalon_locator:tracker_3|locator:loc|bottom2[5]                                                                                                                                   ;
; 7:1                ; 24 bits   ; 96 LEs        ; 24 LEs               ; 72 LEs                 ; Yes        ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|tracker_4:the_tracker_4|avalon_locator:tracker_4|locator:loc|left2_x[3]                                                                                                                                   ;
; 7:1                ; 11 bits   ; 44 LEs        ; 11 LEs               ; 33 LEs                 ; Yes        ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|tracker_4:the_tracker_4|avalon_locator:tracker_4|locator:loc|left2[7]                                                                                                                                     ;
; 7:1                ; 24 bits   ; 96 LEs        ; 24 LEs               ; 72 LEs                 ; Yes        ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|tracker_4:the_tracker_4|avalon_locator:tracker_4|locator:loc|top2_y[3]                                                                                                                                    ;
; 7:1                ; 11 bits   ; 44 LEs        ; 11 LEs               ; 33 LEs                 ; Yes        ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|tracker_4:the_tracker_4|avalon_locator:tracker_4|locator:loc|top2[5]                                                                                                                                      ;
; 7:1                ; 24 bits   ; 96 LEs        ; 24 LEs               ; 72 LEs                 ; Yes        ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|tracker_4:the_tracker_4|avalon_locator:tracker_4|locator:loc|right2_x[8]                                                                                                                                  ;
; 7:1                ; 11 bits   ; 44 LEs        ; 11 LEs               ; 33 LEs                 ; Yes        ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|tracker_4:the_tracker_4|avalon_locator:tracker_4|locator:loc|right2[6]                                                                                                                                    ;
; 7:1                ; 24 bits   ; 96 LEs        ; 24 LEs               ; 72 LEs                 ; Yes        ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|tracker_4:the_tracker_4|avalon_locator:tracker_4|locator:loc|bottom2_y[9]                                                                                                                                 ;
; 7:1                ; 11 bits   ; 44 LEs        ; 11 LEs               ; 33 LEs                 ; Yes        ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|tracker_4:the_tracker_4|avalon_locator:tracker_4|locator:loc|bottom2[1]                                                                                                                                   ;
; 7:1                ; 24 bits   ; 96 LEs        ; 24 LEs               ; 72 LEs                 ; Yes        ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|tracker_5:the_tracker_5|avalon_locator:tracker_5|locator:loc|left2_x[8]                                                                                                                                   ;
; 7:1                ; 11 bits   ; 44 LEs        ; 11 LEs               ; 33 LEs                 ; Yes        ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|tracker_5:the_tracker_5|avalon_locator:tracker_5|locator:loc|left2[11]                                                                                                                                    ;
; 7:1                ; 24 bits   ; 96 LEs        ; 24 LEs               ; 72 LEs                 ; Yes        ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|tracker_5:the_tracker_5|avalon_locator:tracker_5|locator:loc|top2_y[9]                                                                                                                                    ;
; 7:1                ; 11 bits   ; 44 LEs        ; 11 LEs               ; 33 LEs                 ; Yes        ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|tracker_5:the_tracker_5|avalon_locator:tracker_5|locator:loc|top2[1]                                                                                                                                      ;
; 7:1                ; 24 bits   ; 96 LEs        ; 24 LEs               ; 72 LEs                 ; Yes        ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|tracker_5:the_tracker_5|avalon_locator:tracker_5|locator:loc|right2_y[7]                                                                                                                                  ;
; 7:1                ; 11 bits   ; 44 LEs        ; 11 LEs               ; 33 LEs                 ; Yes        ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|tracker_5:the_tracker_5|avalon_locator:tracker_5|locator:loc|right2[10]                                                                                                                                   ;
; 7:1                ; 24 bits   ; 96 LEs        ; 24 LEs               ; 72 LEs                 ; Yes        ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|tracker_5:the_tracker_5|avalon_locator:tracker_5|locator:loc|bottom2_x[4]                                                                                                                                 ;
; 7:1                ; 11 bits   ; 44 LEs        ; 11 LEs               ; 33 LEs                 ; Yes        ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|tracker_5:the_tracker_5|avalon_locator:tracker_5|locator:loc|bottom2[1]                                                                                                                                   ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |DE2_115_WEB_SERVER|sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|WR_MASK[1]                                                                                                                                                                          ;
; 7:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; Yes        ; |DE2_115_WEB_SERVER|sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|RD_MASK[0]                                                                                                                                                                          ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                         ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[2]                                                                                                                         ;
; 7:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |DE2_115_WEB_SERVER|sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|ST[2]                                                                                                                                                                               ;
; 256:1              ; 32 bits   ; 5440 LEs      ; 128 LEs              ; 5312 LEs               ; Yes        ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|sensor:the_sensor|apio_sensor:sensor|avs_s1_readdata[25]                                                                                                                                                  ;
; 8:1                ; 11 bits   ; 55 LEs        ; 11 LEs               ; 44 LEs                 ; Yes        ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|tracker_0:the_tracker_0|avalon_locator:tracker_0|locator:loc|right[8]                                                                                                                                     ;
; 8:1                ; 11 bits   ; 55 LEs        ; 11 LEs               ; 44 LEs                 ; Yes        ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|tracker_0:the_tracker_0|avalon_locator:tracker_0|locator:loc|bottom[2]                                                                                                                                    ;
; 8:1                ; 12 bits   ; 60 LEs        ; 24 LEs               ; 36 LEs                 ; Yes        ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|tracker_0:the_tracker_0|avalon_locator:tracker_0|locator:loc|left[2]                                                                                                                                      ;
; 8:1                ; 12 bits   ; 60 LEs        ; 24 LEs               ; 36 LEs                 ; Yes        ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|tracker_0:the_tracker_0|avalon_locator:tracker_0|locator:loc|top[7]                                                                                                                                       ;
; 8:1                ; 11 bits   ; 55 LEs        ; 11 LEs               ; 44 LEs                 ; Yes        ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|tracker_1:the_tracker_1|avalon_locator:tracker_1|locator:loc|right[5]                                                                                                                                     ;
; 8:1                ; 11 bits   ; 55 LEs        ; 11 LEs               ; 44 LEs                 ; Yes        ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|tracker_1:the_tracker_1|avalon_locator:tracker_1|locator:loc|bottom[10]                                                                                                                                   ;
; 8:1                ; 12 bits   ; 60 LEs        ; 24 LEs               ; 36 LEs                 ; Yes        ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|tracker_1:the_tracker_1|avalon_locator:tracker_1|locator:loc|left[3]                                                                                                                                      ;
; 8:1                ; 12 bits   ; 60 LEs        ; 24 LEs               ; 36 LEs                 ; Yes        ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|tracker_1:the_tracker_1|avalon_locator:tracker_1|locator:loc|top[1]                                                                                                                                       ;
; 8:1                ; 11 bits   ; 55 LEs        ; 11 LEs               ; 44 LEs                 ; Yes        ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|tracker_2:the_tracker_2|avalon_locator:tracker_2|locator:loc|right[9]                                                                                                                                     ;
; 8:1                ; 11 bits   ; 55 LEs        ; 11 LEs               ; 44 LEs                 ; Yes        ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|tracker_2:the_tracker_2|avalon_locator:tracker_2|locator:loc|bottom[4]                                                                                                                                    ;
; 8:1                ; 12 bits   ; 60 LEs        ; 24 LEs               ; 36 LEs                 ; Yes        ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|tracker_2:the_tracker_2|avalon_locator:tracker_2|locator:loc|left[4]                                                                                                                                      ;
; 8:1                ; 12 bits   ; 60 LEs        ; 24 LEs               ; 36 LEs                 ; Yes        ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|tracker_2:the_tracker_2|avalon_locator:tracker_2|locator:loc|top[8]                                                                                                                                       ;
; 8:1                ; 11 bits   ; 55 LEs        ; 11 LEs               ; 44 LEs                 ; Yes        ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|tracker_3:the_tracker_3|avalon_locator:tracker_3|locator:loc|right[11]                                                                                                                                    ;
; 8:1                ; 11 bits   ; 55 LEs        ; 11 LEs               ; 44 LEs                 ; Yes        ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|tracker_3:the_tracker_3|avalon_locator:tracker_3|locator:loc|bottom[5]                                                                                                                                    ;
; 8:1                ; 12 bits   ; 60 LEs        ; 24 LEs               ; 36 LEs                 ; Yes        ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|tracker_3:the_tracker_3|avalon_locator:tracker_3|locator:loc|left[1]                                                                                                                                      ;
; 8:1                ; 12 bits   ; 60 LEs        ; 24 LEs               ; 36 LEs                 ; Yes        ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|tracker_3:the_tracker_3|avalon_locator:tracker_3|locator:loc|top[1]                                                                                                                                       ;
; 8:1                ; 11 bits   ; 55 LEs        ; 11 LEs               ; 44 LEs                 ; Yes        ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|tracker_4:the_tracker_4|avalon_locator:tracker_4|locator:loc|right[1]                                                                                                                                     ;
; 8:1                ; 11 bits   ; 55 LEs        ; 11 LEs               ; 44 LEs                 ; Yes        ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|tracker_4:the_tracker_4|avalon_locator:tracker_4|locator:loc|bottom[9]                                                                                                                                    ;
; 8:1                ; 12 bits   ; 60 LEs        ; 24 LEs               ; 36 LEs                 ; Yes        ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|tracker_4:the_tracker_4|avalon_locator:tracker_4|locator:loc|left[8]                                                                                                                                      ;
; 8:1                ; 12 bits   ; 60 LEs        ; 24 LEs               ; 36 LEs                 ; Yes        ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|tracker_4:the_tracker_4|avalon_locator:tracker_4|locator:loc|top[1]                                                                                                                                       ;
; 8:1                ; 11 bits   ; 55 LEs        ; 11 LEs               ; 44 LEs                 ; Yes        ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|tracker_5:the_tracker_5|avalon_locator:tracker_5|locator:loc|right[7]                                                                                                                                     ;
; 8:1                ; 11 bits   ; 55 LEs        ; 11 LEs               ; 44 LEs                 ; Yes        ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|tracker_5:the_tracker_5|avalon_locator:tracker_5|locator:loc|bottom[7]                                                                                                                                    ;
; 8:1                ; 12 bits   ; 60 LEs        ; 24 LEs               ; 36 LEs                 ; Yes        ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|tracker_5:the_tracker_5|avalon_locator:tracker_5|locator:loc|left[6]                                                                                                                                      ;
; 8:1                ; 12 bits   ; 60 LEs        ; 24 LEs               ; 36 LEs                 ; Yes        ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|tracker_5:the_tracker_5|avalon_locator:tracker_5|locator:loc|top[0]                                                                                                                                       ;
; 258:1              ; 12 bits   ; 2064 LEs      ; 48 LEs               ; 2016 LEs               ; Yes        ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|temp_av_readdata_reg[31]                                                                                                                                        ;
; 258:1              ; 3 bits    ; 516 LEs       ; 18 LEs               ; 498 LEs                ; Yes        ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|temp_av_readdata_reg[17]                                                                                                                                        ;
; 258:1              ; 3 bits    ; 516 LEs       ; 30 LEs               ; 486 LEs                ; Yes        ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|temp_av_readdata_reg[15]                                                                                                                                        ;
; 258:1              ; 4 bits    ; 688 LEs       ; 32 LEs               ; 656 LEs                ; Yes        ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|temp_av_readdata_reg[12]                                                                                                                                        ;
; 258:1              ; 2 bits    ; 344 LEs       ; 28 LEs               ; 316 LEs                ; Yes        ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|temp_av_readdata_reg[4]                                                                                                                                         ;
; 258:1              ; 3 bits    ; 516 LEs       ; 48 LEs               ; 468 LEs                ; Yes        ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|temp_av_readdata_reg[0]                                                                                                                                         ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|M_pipe_flush_waddr[23]                                                                                                                                                                        ;
; 9:1                ; 5 bits    ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |DE2_115_WEB_SERVER|camera_controller:camera_ctrl|rgb2hue:hue|hue5[0]                                                                                                                                                                                        ;
; 9:1                ; 6 bits    ; 36 LEs        ; 24 LEs               ; 12 LEs                 ; Yes        ; |DE2_115_WEB_SERVER|camera_controller:camera_ctrl|rgb2hue:hue|hue5[11]                                                                                                                                                                                       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_burst_0:the_DE2_115_SOPC_burst_0|downstream_arbitrationshare[1]                                                                                                                              ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_burst_1:the_DE2_115_SOPC_burst_1|Add6                                                                                                                                                        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_burst_1:the_DE2_115_SOPC_burst_1|downstream_arbitrationshare[3]                                                                                                                              ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; No         ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|sram_avalon_slave_arbitrator:the_sram_avalon_slave|sram_avalon_slave_arb_share_counter_next_value[1]                                                                                                      ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_txethmac:txethmac1|Data_Crc[2]                                                                                                                              ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|tri_state_bridge_flash_avalon_slave_arbitrator:the_tri_state_bridge_flash_avalon_slave|tri_state_bridge_flash_avalon_slave_arb_share_counter_next_value[2]                                                ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|E_logic_result[21]                                                                                                                                                                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; No         ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|clock_crossing_io_s1_arb_share_counter_next_value[0]                                                                                             ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; No         ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_arb_share_counter_next_value[1]                                                                                          ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|dff_din[28]                                                                                          ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|F_iw[5]                                                                                                                                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|rx_state                                                                                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|dff_din[32]                                                                                          ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; No         ; |DE2_115_WEB_SERVER|sensor_controller:sensor_ctrl|out_red[4]                                                                                                                                                                                                 ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|dc_data_rd_port_addr[7]                                                                                                                                                                       ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; No         ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|dc_data_wr_port_addr[9]                                                                                                                                                                       ;
; 3:1                ; 35 bits   ; 70 LEs        ; 70 LEs               ; 0 LEs                  ; No         ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|dc_data_wr_port_data[8]                                                                                                                                                                       ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; No         ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|tracker_0:the_tracker_0|avalon_locator:tracker_0|locator:loc|Add3                                                                                                                                         ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; No         ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|tracker_0:the_tracker_0|avalon_locator:tracker_0|locator:loc|Add4                                                                                                                                         ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; No         ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|tracker_1:the_tracker_1|avalon_locator:tracker_1|locator:loc|Add3                                                                                                                                         ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; No         ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|tracker_1:the_tracker_1|avalon_locator:tracker_1|locator:loc|Add4                                                                                                                                         ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; No         ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|tracker_2:the_tracker_2|avalon_locator:tracker_2|locator:loc|Add3                                                                                                                                         ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; No         ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|tracker_2:the_tracker_2|avalon_locator:tracker_2|locator:loc|Add4                                                                                                                                         ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; No         ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|tracker_3:the_tracker_3|avalon_locator:tracker_3|locator:loc|Add3                                                                                                                                         ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; No         ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|tracker_3:the_tracker_3|avalon_locator:tracker_3|locator:loc|Add4                                                                                                                                         ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; No         ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|tracker_4:the_tracker_4|avalon_locator:tracker_4|locator:loc|Add3                                                                                                                                         ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; No         ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|tracker_4:the_tracker_4|avalon_locator:tracker_4|locator:loc|Add4                                                                                                                                         ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; No         ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|tracker_5:the_tracker_5|avalon_locator:tracker_5|locator:loc|Add3                                                                                                                                         ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; No         ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|tracker_5:the_tracker_5|avalon_locator:tracker_5|locator:loc|Add4                                                                                                                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_burst_0_upstream_arbitrator:the_DE2_115_SOPC_burst_0_upstream|DE2_115_SOPC_burst_0_upstream_byteenable[1]                                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|byte_index                                                                                           ;
; 4:1                ; 19 bits   ; 38 LEs        ; 38 LEs               ; 0 LEs                  ; No         ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|sram_avalon_slave_arbitrator:the_sram_avalon_slave|sram_avalon_slave_address[10]                                                                                                                          ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|sram_avalon_slave_arbitrator:the_sram_avalon_slave|sram_avalon_slave_writedata[9]                                                                                                                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|tri_state_bridge_flash_avalon_slave_arbitrator:the_tri_state_bridge_flash_avalon_slave|tri_state_bridge_flash_avalon_slave_arb_share_set_values[0]                                                        ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1|updated_one_count               ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1|updated_one_count ;
; 5:1                ; 8 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_maccontrol:maccontrol1|TxDataOut[7]                                                                                                                         ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|D_dst_regnum[2]                                                                                                                                                                               ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|E_alu_result[1]                                                                                                                                                                               ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|E_alu_result[3]                                                                                                                                                                               ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|dff_din[13]                                                                                          ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|dc_data_wr_port_byte_en[2]                                                                                                                                                                    ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|readdata[1]                                                                                                                                                   ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |DE2_115_WEB_SERVER|sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|fifo_prg:fbuffer[1].ffbuf|read_pointer                                                                                                                                           ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; No         ; |DE2_115_WEB_SERVER|camera_controller:camera_ctrl|raw2rgb:rgb|Line_Buffer:lbuff|fifo_prog:fifo|read_pointer                                                                                                                                                  ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|sram_avalon_slave_arbitrator:the_sram_avalon_slave|sram_avalon_slave_byteenable_n                                                                                                                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0|DE2_115_SOPC_clock_0_slave_FSM:slave_FSM|Selector3                                                                                                          ;
; 5:1                ; 5 bits    ; 15 LEs        ; 15 LEs               ; 0 LEs                  ; No         ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|E_alu_result[28]                                                                                                                                                                              ;
; 5:1                ; 12 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|E_alu_result[20]                                                                                                                                                                              ;
; 5:1                ; 16 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|A_wr_data_unfiltered[28]                                                                                                                                                                      ;
; 5:1                ; 32 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; No         ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|D_src2_reg[8]                                                                                                                                                                                 ;
; 5:1                ; 8 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|A_wr_data_unfiltered[10]                                                                                                                                                                      ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; No         ; |DE2_115_WEB_SERVER|camera_controller:camera_ctrl|raw2rgb:rgb|Add0                                                                                                                                                                                           ;
; 6:1                ; 12 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|F_ic_tag_rd_addr_nxt[0]                                                                                                                                                                       ;
; 6:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|A_wr_data_unfiltered[7]                                                                                                                                                                       ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; No         ; |DE2_115_WEB_SERVER|camera_controller:camera_ctrl|rgb2hue:hue|Add1                                                                                                                                                                                           ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; No         ; |DE2_115_WEB_SERVER|camera_controller:camera_ctrl|rgb2hue:hue|Add1                                                                                                                                                                                           ;
; 16:1               ; 3 bits    ; 30 LEs        ; 6 LEs                ; 24 LEs                 ; No         ; |DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|sram_avalon_slave_arbitrator:the_sram_avalon_slave|Add0                                                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                        ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                         ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated ;
+---------------------------------------+------------------------+------+-------------------------------------------------------------------------------+
; Assignment                            ; Value                  ; From ; To                                                                            ;
+---------------------------------------+------------------------+------+-------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF                    ; -    ; -                                                                             ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF                    ; -    ; -                                                                             ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF                    ; -    ; -                                                                             ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 3                      ; -    ; -                                                                             ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rdemp_eq_comp_lsb_aeb                                                         ;
; POWER_UP_LEVEL                        ; HIGH                   ; -    ; rdemp_eq_comp_lsb_aeb                                                         ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rdemp_eq_comp_msb_aeb                                                         ;
; POWER_UP_LEVEL                        ; HIGH                   ; -    ; rdemp_eq_comp_msb_aeb                                                         ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rs_dgwp_reg                                                                   ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; wrfull_eq_comp_lsb_mux_reg                                                    ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; wrfull_eq_comp_msb_mux_reg                                                    ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; ws_dgrp_reg                                                                   ;
+---------------------------------------+------------------------+------+-------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|a_graycounter_777:rdptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                                           ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|a_graycounter_3lc:wrptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                                           ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|a_graycounter_2lc:wrptr_gp ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                               ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity12a0                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity11                                                                                                                                         ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|altsyncram_8i51:fifo_ram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|dffpipe_qe9:rs_brp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                      ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                       ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|dffpipe_qe9:rs_bwp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                      ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                       ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|alt_synch_pipe_sld:rs_dgwp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                  ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe16 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                    ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                     ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|dffpipe_qe9:ws_brp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                      ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                       ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|dffpipe_qe9:ws_bwp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                      ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                       ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|alt_synch_pipe_tld:ws_dgrp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                  ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe19 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                    ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                     ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                        ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                         ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated ;
+---------------------------------------+------------------------+------+-------------------------------------------------------------------------------+
; Assignment                            ; Value                  ; From ; To                                                                            ;
+---------------------------------------+------------------------+------+-------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF                    ; -    ; -                                                                             ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF                    ; -    ; -                                                                             ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF                    ; -    ; -                                                                             ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 3                      ; -    ; -                                                                             ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rdemp_eq_comp_lsb_aeb                                                         ;
; POWER_UP_LEVEL                        ; HIGH                   ; -    ; rdemp_eq_comp_lsb_aeb                                                         ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rdemp_eq_comp_msb_aeb                                                         ;
; POWER_UP_LEVEL                        ; HIGH                   ; -    ; rdemp_eq_comp_msb_aeb                                                         ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rs_dgwp_reg                                                                   ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; wrfull_eq_comp_lsb_mux_reg                                                    ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; wrfull_eq_comp_msb_mux_reg                                                    ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; ws_dgrp_reg                                                                   ;
+---------------------------------------+------------------------+------+-------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|a_graycounter_777:rdptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                                           ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|a_graycounter_3lc:wrptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                                           ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|a_graycounter_2lc:wrptr_gp ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                               ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity12a0                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity11                                                                                                                                         ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|altsyncram_8i51:fifo_ram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|dffpipe_qe9:rs_brp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                      ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                       ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|dffpipe_qe9:rs_bwp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                      ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                       ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|alt_synch_pipe_sld:rs_dgwp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                  ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe16 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                    ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                     ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|dffpipe_qe9:ws_brp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                      ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                       ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|dffpipe_qe9:ws_bwp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                      ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                       ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|alt_synch_pipe_tld:ws_dgrp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                  ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe19 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                    ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                     ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+--------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                       ;
+---------------------------------+-------+------+--------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                        ;
+---------------------------------+-------+------+--------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated ;
+---------------------------------------+------------------------+------+------------------------------------------------------------------------------+
; Assignment                            ; Value                  ; From ; To                                                                           ;
+---------------------------------------+------------------------+------+------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF                    ; -    ; -                                                                            ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF                    ; -    ; -                                                                            ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF                    ; -    ; -                                                                            ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 3                      ; -    ; -                                                                            ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rdemp_eq_comp_lsb_aeb                                                        ;
; POWER_UP_LEVEL                        ; HIGH                   ; -    ; rdemp_eq_comp_lsb_aeb                                                        ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rdemp_eq_comp_msb_aeb                                                        ;
; POWER_UP_LEVEL                        ; HIGH                   ; -    ; rdemp_eq_comp_msb_aeb                                                        ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rs_dgwp_reg                                                                  ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; wrfull_eq_comp_lsb_mux_reg                                                   ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; wrfull_eq_comp_msb_mux_reg                                                   ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; ws_dgrp_reg                                                                  ;
+---------------------------------------+------------------------+------+------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|a_graycounter_777:rdptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                               ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                                          ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|a_graycounter_3lc:wrptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                               ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                                          ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|a_graycounter_2lc:wrptr_gp ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                              ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity12a0                                                                                                                                  ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity11                                                                                                                                        ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|altsyncram_8i51:fifo_ram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|dffpipe_qe9:rs_brp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                     ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                      ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|dffpipe_qe9:rs_bwp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                     ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                      ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|alt_synch_pipe_sld:rs_dgwp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe16 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                   ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                    ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|dffpipe_qe9:ws_brp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                     ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                      ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|dffpipe_qe9:ws_bwp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                     ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                      ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|alt_synch_pipe_tld:ws_dgrp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe19 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                   ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                    ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+--------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                       ;
+---------------------------------+-------+------+--------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                        ;
+---------------------------------+-------+------+--------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated ;
+---------------------------------------+------------------------+------+------------------------------------------------------------------------------+
; Assignment                            ; Value                  ; From ; To                                                                           ;
+---------------------------------------+------------------------+------+------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF                    ; -    ; -                                                                            ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF                    ; -    ; -                                                                            ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF                    ; -    ; -                                                                            ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 3                      ; -    ; -                                                                            ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rdemp_eq_comp_lsb_aeb                                                        ;
; POWER_UP_LEVEL                        ; HIGH                   ; -    ; rdemp_eq_comp_lsb_aeb                                                        ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rdemp_eq_comp_msb_aeb                                                        ;
; POWER_UP_LEVEL                        ; HIGH                   ; -    ; rdemp_eq_comp_msb_aeb                                                        ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rs_dgwp_reg                                                                  ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; wrfull_eq_comp_lsb_mux_reg                                                   ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; wrfull_eq_comp_msb_mux_reg                                                   ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; ws_dgrp_reg                                                                  ;
+---------------------------------------+------------------------+------+------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|a_graycounter_777:rdptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                               ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                                          ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|a_graycounter_3lc:wrptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                               ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                                          ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|a_graycounter_2lc:wrptr_gp ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                              ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity12a0                                                                                                                                  ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity11                                                                                                                                        ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|altsyncram_8i51:fifo_ram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|dffpipe_qe9:rs_brp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                     ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                      ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|dffpipe_qe9:rs_bwp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                     ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                      ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|alt_synch_pipe_sld:rs_dgwp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe16 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                   ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                    ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|dffpipe_qe9:ws_brp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                     ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                      ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|dffpipe_qe9:ws_bwp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                     ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                      ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|alt_synch_pipe_tld:ws_dgrp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe19 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                   ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                    ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0 ;
+-------------------+-------+------+------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                               ;
+-------------------+-------+------+------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; master_address[3]                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[2]                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[1]                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[0]                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[3]                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[2]                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[1]                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[0]                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[1]                                          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[0]                                          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[31]                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[30]                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[29]                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[28]                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[27]                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[26]                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[25]                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[24]                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[23]                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[22]                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[21]                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[20]                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[19]                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[18]                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[17]                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[16]                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[15]                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[14]                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[13]                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[12]                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[11]                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[10]                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[9]                                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[8]                                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[7]                                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[6]                                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[5]                                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[4]                                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[3]                                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[2]                                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[1]                                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[0]                                              ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[31]                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[30]                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[29]                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[28]                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[27]                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[26]                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[25]                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[24]                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[23]                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[22]                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[21]                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[20]                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[19]                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[18]                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[17]                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[16]                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[15]                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[14]                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[13]                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[12]                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[11]                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[10]                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[9]                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[8]                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[7]                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[6]                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[5]                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[4]                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[3]                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[2]                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[1]                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[0]                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[31]~reg0                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[30]~reg0                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[29]~reg0                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[28]~reg0                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[27]~reg0                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[26]~reg0                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[25]~reg0                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[24]~reg0                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[23]~reg0                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[22]~reg0                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[21]~reg0                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[20]~reg0                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[19]~reg0                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[18]~reg0                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[17]~reg0                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[16]~reg0                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[15]~reg0                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[14]~reg0                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[13]~reg0                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[12]~reg0                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[11]~reg0                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[10]~reg0                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[9]~reg0                                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[8]~reg0                                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[7]~reg0                                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[6]~reg0                                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[5]~reg0                                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[4]~reg0                                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[3]~reg0                                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[2]~reg0                                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[1]~reg0                                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[0]~reg0                                         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[3]                                              ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[2]                                              ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[1]                                              ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[0]                                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[3]~reg0                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[2]~reg0                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[1]~reg0                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[0]~reg0                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[1]                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[0]~reg0                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[0]                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[1]~reg0                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[0]~reg0                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_byteenable_d1[3]                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_byteenable_d1[2]                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_byteenable_d1[1]                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_byteenable_d1[0]                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[3]~reg0                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[2]~reg0                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[1]~reg0                                        ;
+-------------------+-------+------+------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                        ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                    ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                         ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                     ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                         ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                     ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                         ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                     ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0|DE2_115_SOPC_clock_0_bit_pipe:endofpacket_bit_pipe ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                  ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; data_out                                                                                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; data_out~reg0                                                                                                       ;
; PRESERVE_REGISTER ; ON    ; -    ; data_in_d1                                                                                                          ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                        ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                         ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_uvf1:auto_generated ;
+---------------------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value                  ; From ; To                                                                                                                            ;
+---------------------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF                    ; -    ; -                                                                                                                             ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF                    ; -    ; -                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF                    ; -    ; -                                                                                                                             ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 3                      ; -    ; -                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rdemp_eq_comp_lsb_aeb                                                                                                         ;
; POWER_UP_LEVEL                        ; HIGH                   ; -    ; rdemp_eq_comp_lsb_aeb                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rdemp_eq_comp_msb_aeb                                                                                                         ;
; POWER_UP_LEVEL                        ; HIGH                   ; -    ; rdemp_eq_comp_msb_aeb                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rs_dgwp_reg                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; wrfull_eq_comp_lsb_mux_reg                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; wrfull_eq_comp_msb_mux_reg                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; ws_dgrp_reg                                                                                                                   ;
+---------------------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_uvf1:auto_generated|a_graycounter_q57:rdptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                                                ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                                                                                           ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_uvf1:auto_generated|a_graycounter_mjc:wrptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                                                ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                                                                                           ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_uvf1:auto_generated|a_graycounter_ljc:wrptr_gp ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                                               ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity12a0                                                                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity11                                                                                                                                                                                         ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_uvf1:auto_generated|altsyncram_uj31:fifo_ram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_uvf1:auto_generated|alt_synch_pipe_fkd:rs_dgwp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                                                                  ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_uvf1:auto_generated|alt_synch_pipe_fkd:rs_dgwp|dffpipe_ed9:dffpipe15 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                    ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                     ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_uvf1:auto_generated|alt_synch_pipe_gkd:ws_dgrp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                                                                  ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_uvf1:auto_generated|alt_synch_pipe_gkd:ws_dgrp|dffpipe_fd9:dffpipe18 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                    ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                     ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                  ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                   ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated ;
+---------------------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value                  ; From ; To                                                                                                                      ;
+---------------------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF                    ; -    ; -                                                                                                                       ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF                    ; -    ; -                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF                    ; -    ; -                                                                                                                       ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 3                      ; -    ; -                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rdemp_eq_comp_lsb_aeb                                                                                                   ;
; POWER_UP_LEVEL                        ; HIGH                   ; -    ; rdemp_eq_comp_lsb_aeb                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rdemp_eq_comp_msb_aeb                                                                                                   ;
; POWER_UP_LEVEL                        ; HIGH                   ; -    ; rdemp_eq_comp_msb_aeb                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rs_dgwp_reg                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; wrfull_eq_comp_lsb_mux_reg                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; wrfull_eq_comp_msb_mux_reg                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; ws_dgrp_reg                                                                                                             ;
+---------------------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|a_graycounter_t57:rdptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                                          ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                                                                                     ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|a_graycounter_pjc:wrptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                                          ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                                                                                     ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|a_graycounter_ojc:wrptr_gp ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                                         ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity12a0                                                                                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity11                                                                                                                                                                                   ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|altsyncram_qj31:fifo_ram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|alt_synch_pipe_ikd:rs_dgwp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                           ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                                                            ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe15 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                              ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                               ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|dffpipe_gd9:ws_brp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|dffpipe_gd9:ws_bwp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|alt_synch_pipe_jkd:ws_dgrp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                           ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                                                            ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                              ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                               ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|cpu_data_master_arbitrator:the_cpu_data_master|timer_s1_irq_from_sa_clock_crossing_cpu_data_master_module:timer_s1_irq_from_sa_clock_crossing_cpu_data_master ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                                               ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; data_out                                                                                                                                                                         ;
; PRESERVE_REGISTER ; ON    ; -    ; data_out~reg0                                                                                                                                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; data_in_d1                                                                                                                                                                       ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_8kd1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                          ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                           ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_c5g1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                        ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                         ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_bht_module:cpu_bht|altsyncram:the_altsyncram|altsyncram_bpf1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                  ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                   ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_b7f1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_c7f1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_dc_tag_module:cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_3hf1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                        ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                         ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_dc_data_module:cpu_dc_data|altsyncram:the_altsyncram|altsyncram_ujf1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                          ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                           ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|dffpipe_93c:pre_result ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                              ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                               ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|dffpipe_93c:pre_result ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                              ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                               ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_f572:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                              ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                          ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                     ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                     ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                       ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                        ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_7rm1:auto_generated ;
+---------------------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value                  ; From ; To                                                                                                                                                                           ;
+---------------------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF                    ; -    ; -                                                                                                                                                                            ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF                    ; -    ; -                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF                    ; -    ; -                                                                                                                                                                            ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 3                      ; -    ; -                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rdemp_eq_comp_lsb_aeb                                                                                                                                                        ;
; POWER_UP_LEVEL                        ; HIGH                   ; -    ; rdemp_eq_comp_lsb_aeb                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rdemp_eq_comp_msb_aeb                                                                                                                                                        ;
; POWER_UP_LEVEL                        ; HIGH                   ; -    ; rdemp_eq_comp_msb_aeb                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rs_dgwp_reg                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; wrfull_eq_comp_lsb_mux_reg                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; wrfull_eq_comp_msb_mux_reg                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; ws_dgrp_reg                                                                                                                                                                  ;
+---------------------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_7rm1:auto_generated|a_graycounter_677:rdptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                                                                                               ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                                                                                                                                          ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_7rm1:auto_generated|a_graycounter_4lc:wrptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                                                                                               ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                                                                                                                                          ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_7rm1:auto_generated|a_graycounter_1lc:wrptr_gp ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                                                                                              ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity12a0                                                                                                                                                                                                                                  ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity11                                                                                                                                                                                                                                        ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_7rm1:auto_generated|altsyncram_9f11:fifo_ram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_7rm1:auto_generated|dffpipe_8d9:rdfull_reg ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                                         ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                                          ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_7rm1:auto_generated|dffpipe_pe9:rs_brp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                                     ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                                      ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_7rm1:auto_generated|dffpipe_pe9:rs_bwp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                                     ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                                      ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_7rm1:auto_generated|alt_synch_pipe_rld:rs_dgwp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_7rm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_te9:dffpipe17 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                                                                   ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                                                                    ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_7rm1:auto_generated|dffpipe_8d9:wrfull_reg ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                                         ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                                          ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_7rm1:auto_generated|dffpipe_pe9:ws_brp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                                     ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                                      ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_7rm1:auto_generated|dffpipe_pe9:ws_bwp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                                     ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                                      ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_7rm1:auto_generated|alt_synch_pipe_uld:ws_dgrp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_7rm1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_ue9:dffpipe20 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                                                                   ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                                                                    ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                      ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                       ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_ipm1:auto_generated ;
+---------------------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value                  ; From ; To                                                                                                                                                                          ;
+---------------------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF                    ; -    ; -                                                                                                                                                                           ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF                    ; -    ; -                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF                    ; -    ; -                                                                                                                                                                           ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 3                      ; -    ; -                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rdemp_eq_comp_lsb_aeb                                                                                                                                                       ;
; POWER_UP_LEVEL                        ; HIGH                   ; -    ; rdemp_eq_comp_lsb_aeb                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rdemp_eq_comp_msb_aeb                                                                                                                                                       ;
; POWER_UP_LEVEL                        ; HIGH                   ; -    ; rdemp_eq_comp_msb_aeb                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rs_dgwp_reg                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; wrfull_eq_comp_lsb_mux_reg                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; wrfull_eq_comp_msb_mux_reg                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; ws_dgrp_reg                                                                                                                                                                 ;
+---------------------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_ipm1:auto_generated|a_graycounter_577:rdptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                                                                                              ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                                                                                                                                         ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_ipm1:auto_generated|a_graycounter_5lc:wrptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                                                                                              ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                                                                                                                                         ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_ipm1:auto_generated|a_graycounter_0lc:wrptr_gp ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                                                                                             ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity12a0                                                                                                                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity11                                                                                                                                                                                                                                       ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_ipm1:auto_generated|altsyncram_lc11:fifo_ram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_ipm1:auto_generated|dffpipe_8d9:rdfull_reg ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                                        ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                                         ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_ipm1:auto_generated|dffpipe_oe9:rs_brp ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                                    ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                                     ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_ipm1:auto_generated|dffpipe_oe9:rs_bwp ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                                    ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                                     ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_ipm1:auto_generated|alt_synch_pipe_qld:rs_dgwp ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                                                                                                                ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_ipm1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_ve9:dffpipe16 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                                                                  ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                                                                   ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_ipm1:auto_generated|dffpipe_8d9:wrfull_reg ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                                        ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                                         ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_ipm1:auto_generated|dffpipe_oe9:ws_brp ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                                    ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                                     ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_ipm1:auto_generated|dffpipe_oe9:ws_bwp ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                                    ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                                     ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_ipm1:auto_generated|alt_synch_pipe_vld:ws_dgrp ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                                                                                                                ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_ipm1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_0f9:dffpipe19 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                                                                  ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                                                                   ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                              ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                               ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_7nm1:auto_generated ;
+---------------------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value                  ; From ; To                                                                                                                                                                  ;
+---------------------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF                    ; -    ; -                                                                                                                                                                   ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF                    ; -    ; -                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF                    ; -    ; -                                                                                                                                                                   ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 3                      ; -    ; -                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rdemp_eq_comp_lsb_aeb                                                                                                                                               ;
; POWER_UP_LEVEL                        ; HIGH                   ; -    ; rdemp_eq_comp_lsb_aeb                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rdemp_eq_comp_msb_aeb                                                                                                                                               ;
; POWER_UP_LEVEL                        ; HIGH                   ; -    ; rdemp_eq_comp_msb_aeb                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rs_dgwp_reg                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; wrfull_eq_comp_lsb_mux_reg                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; wrfull_eq_comp_msb_mux_reg                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; ws_dgrp_reg                                                                                                                                                         ;
+---------------------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_7nm1:auto_generated|a_graycounter_s57:rdptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                                                                                      ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                                                                                                                              ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                                                                                                                                 ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_7nm1:auto_generated|a_graycounter_qjc:wrptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                                                                                      ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                                                                                                                              ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                                                                                                                                 ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_7nm1:auto_generated|a_graycounter_njc:wrptr_gp ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                                                                                     ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity12a0                                                                                                                                                                                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity11                                                                                                                                                                                                                               ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_7nm1:auto_generated|altsyncram_mc11:fifo_ram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_7nm1:auto_generated|dffpipe_8d9:rdfull_reg ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                                ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                                 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_7nm1:auto_generated|dffpipe_jd9:rs_brp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                            ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                             ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_7nm1:auto_generated|dffpipe_jd9:rs_bwp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                            ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                             ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_7nm1:auto_generated|alt_synch_pipe_hkd:rs_dgwp ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                       ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                                                                                                        ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_7nm1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_kd9:dffpipe16 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                                                          ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                                                           ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_7nm1:auto_generated|dffpipe_8d9:wrfull_reg ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                                ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                                 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_7nm1:auto_generated|dffpipe_jd9:ws_brp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                            ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                             ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_7nm1:auto_generated|dffpipe_jd9:ws_bwp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                            ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                             ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_7nm1:auto_generated|alt_synch_pipe_kkd:ws_dgrp ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                       ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                                                                                                        ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_7nm1:auto_generated|alt_synch_pipe_kkd:ws_dgrp|dffpipe_ld9:dffpipe19 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                                                          ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                                                           ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------+
; Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|pll:the_pll ;
+----------------+-------+------+-----------------------------------+
; Assignment     ; Value ; From ; To                                ;
+----------------+-------+------+-----------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; pfdena_reg                        ;
+----------------+-------+------+-----------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|pll:the_pll|pll_stdsync_sv6:stdsync2|pll_dffpipe_l2c:dffpipe3 ;
+---------------------------------+-------+------+--------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                 ;
+---------------------------------+-------+------+--------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                  ;
+---------------------------------+-------+------+--------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|tri_state_bridge_flash_avalon_slave_arbitrator:the_tri_state_bridge_flash_avalon_slave ;
+-----------------------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                                              ;
+-----------------------------+-------+------+-------------------------------------------------------------------------------------------------+
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_ext_flash[22]                                                                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_ext_flash[21]                                                                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_ext_flash[20]                                                                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_ext_flash[19]                                                                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_ext_flash[18]                                                                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_ext_flash[17]                                                                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_ext_flash[16]                                                                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_ext_flash[15]                                                                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_ext_flash[14]                                                                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_ext_flash[13]                                                                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_ext_flash[12]                                                                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_ext_flash[11]                                                                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_ext_flash[10]                                                                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_ext_flash[9]                                                                     ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_ext_flash[8]                                                                     ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_ext_flash[7]                                                                     ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_ext_flash[6]                                                                     ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_ext_flash[5]                                                                     ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_ext_flash[4]                                                                     ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_ext_flash[3]                                                                     ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_ext_flash[2]                                                                     ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_ext_flash[1]                                                                     ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_ext_flash[0]                                                                     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_tri_state_bridge_flash_data[7]                                                         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_tri_state_bridge_flash_data[6]                                                         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_tri_state_bridge_flash_data[5]                                                         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_tri_state_bridge_flash_data[4]                                                         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_tri_state_bridge_flash_data[3]                                                         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_tri_state_bridge_flash_data[2]                                                         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_tri_state_bridge_flash_data[1]                                                         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_tri_state_bridge_flash_data[0]                                                         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; read_n_to_the_ext_flash                                                                         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; select_n_to_the_ext_flash                                                                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; write_n_to_the_ext_flash                                                                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; select_n_to_the_ext_flash~reg0                                                                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_tri_state_bridge_flash_data[7]~reg0                                                    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_tri_state_bridge_flash_data[6]~reg0                                                    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_tri_state_bridge_flash_data[5]~reg0                                                    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_tri_state_bridge_flash_data[4]~reg0                                                    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_tri_state_bridge_flash_data[3]~reg0                                                    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_tri_state_bridge_flash_data[2]~reg0                                                    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_tri_state_bridge_flash_data[1]~reg0                                                    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_tri_state_bridge_flash_data[0]~reg0                                                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_tri_state_bridge_flash_data[7]                                                      ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_tri_state_bridge_flash_data[6]                                                      ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_tri_state_bridge_flash_data[5]                                                      ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_tri_state_bridge_flash_data[4]                                                      ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_tri_state_bridge_flash_data[3]                                                      ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_tri_state_bridge_flash_data[2]                                                      ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_tri_state_bridge_flash_data[1]                                                      ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_tri_state_bridge_flash_data[0]                                                      ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; d1_in_a_write_cycle                                                                             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; read_n_to_the_ext_flash~reg0                                                                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; write_n_to_the_ext_flash~reg0                                                                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_ext_flash[22]~reg0                                                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_ext_flash[21]~reg0                                                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_ext_flash[20]~reg0                                                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_ext_flash[19]~reg0                                                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_ext_flash[18]~reg0                                                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_ext_flash[17]~reg0                                                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_ext_flash[16]~reg0                                                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_ext_flash[15]~reg0                                                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_ext_flash[14]~reg0                                                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_ext_flash[13]~reg0                                                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_ext_flash[12]~reg0                                                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_ext_flash[11]~reg0                                                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_ext_flash[10]~reg0                                                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_ext_flash[9]~reg0                                                                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_ext_flash[8]~reg0                                                                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_ext_flash[7]~reg0                                                                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_ext_flash[6]~reg0                                                                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_ext_flash[5]~reg0                                                                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_ext_flash[4]~reg0                                                                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_ext_flash[3]~reg0                                                                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_ext_flash[2]~reg0                                                                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_ext_flash[1]~reg0                                                                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_ext_flash[0]~reg0                                                                ;
+-----------------------------+-------+------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_reset_altpll_sys_domain_synch_module:DE2_115_SOPC_reset_altpll_sys_domain_synch ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                              ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; data_out                                                                                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; data_out~reg0                                                                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; data_in_d1                                                                                                      ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_reset_altpll_io_domain_synch_module:DE2_115_SOPC_reset_altpll_io_domain_synch ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                            ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; data_out                                                                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; data_out~reg0                                                                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; data_in_d1                                                                                                    ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_reset_clk_50_domain_synch_module:DE2_115_SOPC_reset_clk_50_domain_synch ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                      ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; data_out                                                                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; data_out~reg0                                                                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; data_in_d1                                                                                              ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_bd_ram:desc_ram|altsyncram:ram_rtl_0|altsyncram_umm1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                          ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                           ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|fifo_prg:fbuffer[1].ffbuf|ff_ram:mem|altsyncram:data_rtl_1|altsyncram_23h1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|fifo_prg:fbuffer[2].ffbuf|ff_ram:mem|altsyncram:data_rtl_2|altsyncram_23h1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for camera_controller:camera_ctrl|raw2rgb:rgb|Line_Buffer:lbuff|fifo_prog:fifo|fifo_ram:mem1|altsyncram:data_rtl_3|altsyncram_03h1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for camera_controller:camera_ctrl|raw2rgb:rgb|Line_Buffer:lbuff|fifo_prog:fifo|fifo_ram:mem2|altsyncram:data_rtl_4|altsyncram_g2h1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_pll:u6|altpll:altpll_component ;
+-------------------------------+-------------------+-------------------------------+
; Parameter Name                ; Value             ; Type                          ;
+-------------------------------+-------------------+-------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                       ;
; PLL_TYPE                      ; AUTO              ; Untyped                       ;
; LPM_HINT                      ; UNUSED            ; Untyped                       ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                       ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                       ;
; SCAN_CHAIN                    ; LONG              ; Untyped                       ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                       ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer                ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                       ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                       ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                       ;
; LOCK_HIGH                     ; 1                 ; Untyped                       ;
; LOCK_LOW                      ; 1                 ; Untyped                       ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                       ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                       ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                       ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                       ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                       ;
; SKIP_VCO                      ; OFF               ; Untyped                       ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                       ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                       ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                       ;
; BANDWIDTH                     ; 0                 ; Untyped                       ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                       ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                       ;
; DOWN_SPREAD                   ; 0                 ; Untyped                       ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                       ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                       ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                       ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                       ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                       ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                       ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                       ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                       ;
; CLK3_MULTIPLY_BY              ; 1                 ; Signed Integer                ;
; CLK2_MULTIPLY_BY              ; 12                ; Signed Integer                ;
; CLK1_MULTIPLY_BY              ; 2                 ; Signed Integer                ;
; CLK0_MULTIPLY_BY              ; 2                 ; Signed Integer                ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                       ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                       ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                       ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                       ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                       ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                       ;
; CLK3_DIVIDE_BY                ; 2                 ; Signed Integer                ;
; CLK2_DIVIDE_BY                ; 25                ; Signed Integer                ;
; CLK1_DIVIDE_BY                ; 1                 ; Signed Integer                ;
; CLK0_DIVIDE_BY                ; 1                 ; Signed Integer                ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                       ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                       ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                       ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                       ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                       ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                       ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                       ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                       ;
; CLK1_PHASE_SHIFT              ; -3000             ; Untyped                       ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                       ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                       ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                       ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                       ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                       ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                       ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                       ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                       ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                       ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                       ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                       ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                       ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                       ;
; CLK3_DUTY_CYCLE               ; 50                ; Signed Integer                ;
; CLK2_DUTY_CYCLE               ; 50                ; Signed Integer                ;
; CLK1_DUTY_CYCLE               ; 50                ; Signed Integer                ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                       ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                       ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                       ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                       ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                       ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                       ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                       ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                       ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                       ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                       ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                       ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                       ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                       ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                       ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                       ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                       ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                       ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                       ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                       ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                       ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                       ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                       ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                       ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                       ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                       ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                       ;
; DPA_DIVIDER                   ; 0                 ; Untyped                       ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                       ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                       ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                       ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                       ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                       ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                       ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                       ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                       ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                       ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                       ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                       ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                       ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                       ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                       ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                       ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                       ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                       ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                       ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                       ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                       ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                       ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                       ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                       ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                       ;
; VCO_MIN                       ; 0                 ; Untyped                       ;
; VCO_MAX                       ; 0                 ; Untyped                       ;
; VCO_CENTER                    ; 0                 ; Untyped                       ;
; PFD_MIN                       ; 0                 ; Untyped                       ;
; PFD_MAX                       ; 0                 ; Untyped                       ;
; M_INITIAL                     ; 0                 ; Untyped                       ;
; M                             ; 0                 ; Untyped                       ;
; N                             ; 1                 ; Untyped                       ;
; M2                            ; 1                 ; Untyped                       ;
; N2                            ; 1                 ; Untyped                       ;
; SS                            ; 1                 ; Untyped                       ;
; C0_HIGH                       ; 0                 ; Untyped                       ;
; C1_HIGH                       ; 0                 ; Untyped                       ;
; C2_HIGH                       ; 0                 ; Untyped                       ;
; C3_HIGH                       ; 0                 ; Untyped                       ;
; C4_HIGH                       ; 0                 ; Untyped                       ;
; C5_HIGH                       ; 0                 ; Untyped                       ;
; C6_HIGH                       ; 0                 ; Untyped                       ;
; C7_HIGH                       ; 0                 ; Untyped                       ;
; C8_HIGH                       ; 0                 ; Untyped                       ;
; C9_HIGH                       ; 0                 ; Untyped                       ;
; C0_LOW                        ; 0                 ; Untyped                       ;
; C1_LOW                        ; 0                 ; Untyped                       ;
; C2_LOW                        ; 0                 ; Untyped                       ;
; C3_LOW                        ; 0                 ; Untyped                       ;
; C4_LOW                        ; 0                 ; Untyped                       ;
; C5_LOW                        ; 0                 ; Untyped                       ;
; C6_LOW                        ; 0                 ; Untyped                       ;
; C7_LOW                        ; 0                 ; Untyped                       ;
; C8_LOW                        ; 0                 ; Untyped                       ;
; C9_LOW                        ; 0                 ; Untyped                       ;
; C0_INITIAL                    ; 0                 ; Untyped                       ;
; C1_INITIAL                    ; 0                 ; Untyped                       ;
; C2_INITIAL                    ; 0                 ; Untyped                       ;
; C3_INITIAL                    ; 0                 ; Untyped                       ;
; C4_INITIAL                    ; 0                 ; Untyped                       ;
; C5_INITIAL                    ; 0                 ; Untyped                       ;
; C6_INITIAL                    ; 0                 ; Untyped                       ;
; C7_INITIAL                    ; 0                 ; Untyped                       ;
; C8_INITIAL                    ; 0                 ; Untyped                       ;
; C9_INITIAL                    ; 0                 ; Untyped                       ;
; C0_MODE                       ; BYPASS            ; Untyped                       ;
; C1_MODE                       ; BYPASS            ; Untyped                       ;
; C2_MODE                       ; BYPASS            ; Untyped                       ;
; C3_MODE                       ; BYPASS            ; Untyped                       ;
; C4_MODE                       ; BYPASS            ; Untyped                       ;
; C5_MODE                       ; BYPASS            ; Untyped                       ;
; C6_MODE                       ; BYPASS            ; Untyped                       ;
; C7_MODE                       ; BYPASS            ; Untyped                       ;
; C8_MODE                       ; BYPASS            ; Untyped                       ;
; C9_MODE                       ; BYPASS            ; Untyped                       ;
; C0_PH                         ; 0                 ; Untyped                       ;
; C1_PH                         ; 0                 ; Untyped                       ;
; C2_PH                         ; 0                 ; Untyped                       ;
; C3_PH                         ; 0                 ; Untyped                       ;
; C4_PH                         ; 0                 ; Untyped                       ;
; C5_PH                         ; 0                 ; Untyped                       ;
; C6_PH                         ; 0                 ; Untyped                       ;
; C7_PH                         ; 0                 ; Untyped                       ;
; C8_PH                         ; 0                 ; Untyped                       ;
; C9_PH                         ; 0                 ; Untyped                       ;
; L0_HIGH                       ; 1                 ; Untyped                       ;
; L1_HIGH                       ; 1                 ; Untyped                       ;
; G0_HIGH                       ; 1                 ; Untyped                       ;
; G1_HIGH                       ; 1                 ; Untyped                       ;
; G2_HIGH                       ; 1                 ; Untyped                       ;
; G3_HIGH                       ; 1                 ; Untyped                       ;
; E0_HIGH                       ; 1                 ; Untyped                       ;
; E1_HIGH                       ; 1                 ; Untyped                       ;
; E2_HIGH                       ; 1                 ; Untyped                       ;
; E3_HIGH                       ; 1                 ; Untyped                       ;
; L0_LOW                        ; 1                 ; Untyped                       ;
; L1_LOW                        ; 1                 ; Untyped                       ;
; G0_LOW                        ; 1                 ; Untyped                       ;
; G1_LOW                        ; 1                 ; Untyped                       ;
; G2_LOW                        ; 1                 ; Untyped                       ;
; G3_LOW                        ; 1                 ; Untyped                       ;
; E0_LOW                        ; 1                 ; Untyped                       ;
; E1_LOW                        ; 1                 ; Untyped                       ;
; E2_LOW                        ; 1                 ; Untyped                       ;
; E3_LOW                        ; 1                 ; Untyped                       ;
; L0_INITIAL                    ; 1                 ; Untyped                       ;
; L1_INITIAL                    ; 1                 ; Untyped                       ;
; G0_INITIAL                    ; 1                 ; Untyped                       ;
; G1_INITIAL                    ; 1                 ; Untyped                       ;
; G2_INITIAL                    ; 1                 ; Untyped                       ;
; G3_INITIAL                    ; 1                 ; Untyped                       ;
; E0_INITIAL                    ; 1                 ; Untyped                       ;
; E1_INITIAL                    ; 1                 ; Untyped                       ;
; E2_INITIAL                    ; 1                 ; Untyped                       ;
; E3_INITIAL                    ; 1                 ; Untyped                       ;
; L0_MODE                       ; BYPASS            ; Untyped                       ;
; L1_MODE                       ; BYPASS            ; Untyped                       ;
; G0_MODE                       ; BYPASS            ; Untyped                       ;
; G1_MODE                       ; BYPASS            ; Untyped                       ;
; G2_MODE                       ; BYPASS            ; Untyped                       ;
; G3_MODE                       ; BYPASS            ; Untyped                       ;
; E0_MODE                       ; BYPASS            ; Untyped                       ;
; E1_MODE                       ; BYPASS            ; Untyped                       ;
; E2_MODE                       ; BYPASS            ; Untyped                       ;
; E3_MODE                       ; BYPASS            ; Untyped                       ;
; L0_PH                         ; 0                 ; Untyped                       ;
; L1_PH                         ; 0                 ; Untyped                       ;
; G0_PH                         ; 0                 ; Untyped                       ;
; G1_PH                         ; 0                 ; Untyped                       ;
; G2_PH                         ; 0                 ; Untyped                       ;
; G3_PH                         ; 0                 ; Untyped                       ;
; E0_PH                         ; 0                 ; Untyped                       ;
; E1_PH                         ; 0                 ; Untyped                       ;
; E2_PH                         ; 0                 ; Untyped                       ;
; E3_PH                         ; 0                 ; Untyped                       ;
; M_PH                          ; 0                 ; Untyped                       ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                       ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                       ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                       ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                       ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                       ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                       ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                       ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                       ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                       ;
; CLK0_COUNTER                  ; G0                ; Untyped                       ;
; CLK1_COUNTER                  ; G0                ; Untyped                       ;
; CLK2_COUNTER                  ; G0                ; Untyped                       ;
; CLK3_COUNTER                  ; G0                ; Untyped                       ;
; CLK4_COUNTER                  ; G0                ; Untyped                       ;
; CLK5_COUNTER                  ; G0                ; Untyped                       ;
; CLK6_COUNTER                  ; E0                ; Untyped                       ;
; CLK7_COUNTER                  ; E1                ; Untyped                       ;
; CLK8_COUNTER                  ; E2                ; Untyped                       ;
; CLK9_COUNTER                  ; E3                ; Untyped                       ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                       ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                       ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                       ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                       ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                       ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                       ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                       ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                       ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                       ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                       ;
; M_TIME_DELAY                  ; 0                 ; Untyped                       ;
; N_TIME_DELAY                  ; 0                 ; Untyped                       ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                       ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                       ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                       ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                       ;
; ENABLE0_COUNTER               ; L0                ; Untyped                       ;
; ENABLE1_COUNTER               ; L0                ; Untyped                       ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                       ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                       ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                       ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                       ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                       ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                       ;
; VCO_POST_SCALE                ; 0                 ; Untyped                       ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                       ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                       ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                       ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E      ; Untyped                       ;
; PORT_CLKENA0                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLKENA1                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLKENA2                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLKENA3                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLKENA4                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLKENA5                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                       ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                       ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                       ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                       ;
; PORT_EXTCLK0                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_EXTCLK1                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_EXTCLK2                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_EXTCLK3                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLKBAD0                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLKBAD1                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLK0                     ; PORT_USED         ; Untyped                       ;
; PORT_CLK1                     ; PORT_USED         ; Untyped                       ;
; PORT_CLK2                     ; PORT_USED         ; Untyped                       ;
; PORT_CLK3                     ; PORT_USED         ; Untyped                       ;
; PORT_CLK4                     ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLK5                     ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                       ;
; PORT_SCANDATA                 ; PORT_UNUSED       ; Untyped                       ;
; PORT_SCANDATAOUT              ; PORT_UNUSED       ; Untyped                       ;
; PORT_SCANDONE                 ; PORT_UNUSED       ; Untyped                       ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                       ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                       ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLKLOSS                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_INCLK1                   ; PORT_UNUSED       ; Untyped                       ;
; PORT_INCLK0                   ; PORT_USED         ; Untyped                       ;
; PORT_FBIN                     ; PORT_UNUSED       ; Untyped                       ;
; PORT_PLLENA                   ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLKSWITCH                ; PORT_UNUSED       ; Untyped                       ;
; PORT_ARESET                   ; PORT_UNUSED       ; Untyped                       ;
; PORT_PFDENA                   ; PORT_UNUSED       ; Untyped                       ;
; PORT_SCANCLK                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_SCANACLR                 ; PORT_UNUSED       ; Untyped                       ;
; PORT_SCANREAD                 ; PORT_UNUSED       ; Untyped                       ;
; PORT_SCANWRITE                ; PORT_UNUSED       ; Untyped                       ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                       ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                       ;
; PORT_LOCKED                   ; PORT_UNUSED       ; Untyped                       ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED       ; Untyped                       ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                       ;
; PORT_PHASEDONE                ; PORT_UNUSED       ; Untyped                       ;
; PORT_PHASESTEP                ; PORT_UNUSED       ; Untyped                       ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED       ; Untyped                       ;
; PORT_SCANCLKENA               ; PORT_UNUSED       ; Untyped                       ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED       ; Untyped                       ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                       ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                       ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                       ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                       ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                       ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                       ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                       ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                       ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                       ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                       ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                       ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                       ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                       ;
; CBXI_PARAMETER                ; altpll_3mr2       ; Untyped                       ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                       ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                       ;
; WIDTH_CLOCK                   ; 5                 ; Signed Integer                ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                       ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                       ;
; DEVICE_FAMILY                 ; Cyclone IV E      ; Untyped                       ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                       ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                       ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                ;
+-------------------------------+-------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: camera_controller:camera_ctrl|camera_config:camera_conf ;
+----------------+----------+--------------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                     ;
+----------------+----------+--------------------------------------------------------------------------+
; CLK_FREQ       ; 24000000 ; Signed Integer                                                           ;
; I2C_FREQ       ; 20000    ; Signed Integer                                                           ;
+----------------+----------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: camera_controller:camera_ctrl|camera_capture:camera_cap ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; N              ; 8     ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: camera_controller:camera_ctrl|raw2rgb:rgb ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; N              ; 8     ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: camera_controller:camera_ctrl|raw2rgb:rgb|Line_Buffer:lbuff ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; N              ; 8     ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: camera_controller:camera_ctrl|raw2rgb:rgb|Line_Buffer:lbuff|fifo_prog:fifo ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; MEMORY_WIDTH   ; 8     ; Signed Integer                                                                                 ;
; MEMORY_SIZE    ; 4096  ; Signed Integer                                                                                 ;
; ADDRESS_SIZE   ; 12    ; Signed Integer                                                                                 ;
; ADDRESS_SIZE1  ; 11    ; Signed Integer                                                                                 ;
; ADDRESS_SIZE2  ; 10    ; Signed Integer                                                                                 ;
; WORD_SIZE      ; 8     ; Signed Integer                                                                                 ;
; N              ; 8     ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: camera_controller:camera_ctrl|raw2rgb:rgb|Line_Buffer:lbuff|fifo_prog:fifo|fifo_ram:mem1 ;
+----------------+------------+---------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                                                    ;
+----------------+------------+---------------------------------------------------------------------------------------------------------+
; WORD_SIZE      ; 8          ; Signed Integer                                                                                          ;
; ADDRESS_SIZE   ; 11         ; Signed Integer                                                                                          ;
; FILENAME       ; memory.bin ; String                                                                                                  ;
+----------------+------------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: camera_controller:camera_ctrl|raw2rgb:rgb|Line_Buffer:lbuff|fifo_prog:fifo|fifo_ram:mem2 ;
+----------------+------------+---------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                                                    ;
+----------------+------------+---------------------------------------------------------------------------------------------------------+
; WORD_SIZE      ; 8          ; Signed Integer                                                                                          ;
; ADDRESS_SIZE   ; 10         ; Signed Integer                                                                                          ;
; FILENAME       ; memory.bin ; String                                                                                                  ;
+----------------+------------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; LENGTH         ; 128   ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                    ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                                                 ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                              ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                            ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                            ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                          ;
; LPM_WIDTH               ; 16           ; Signed Integer                                                                                          ;
; LPM_NUMWORDS            ; 2048         ; Signed Integer                                                                                          ;
; LPM_WIDTHU              ; 11           ; Signed Integer                                                                                          ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                                 ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                                                 ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                                                 ;
; USE_EAB                 ; ON           ; Untyped                                                                                                 ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                 ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                                                 ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                                                 ;
; RDSYNC_DELAYPIPE        ; 5            ; Signed Integer                                                                                          ;
; WRSYNC_DELAYPIPE        ; 5            ; Signed Integer                                                                                          ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                                                 ;
; MAXIMIZE_SPEED          ; 7            ; Untyped                                                                                                 ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                 ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                                                 ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                                                 ;
; CBXI_PARAMETER          ; dcfifo_6rp1  ; Untyped                                                                                                 ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                    ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                                                 ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                              ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                            ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                            ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                          ;
; LPM_WIDTH               ; 16           ; Signed Integer                                                                                          ;
; LPM_NUMWORDS            ; 2048         ; Signed Integer                                                                                          ;
; LPM_WIDTHU              ; 11           ; Signed Integer                                                                                          ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                                 ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                                                 ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                                                 ;
; USE_EAB                 ; ON           ; Untyped                                                                                                 ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                 ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                                                 ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                                                 ;
; RDSYNC_DELAYPIPE        ; 5            ; Signed Integer                                                                                          ;
; WRSYNC_DELAYPIPE        ; 5            ; Signed Integer                                                                                          ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                                                 ;
; MAXIMIZE_SPEED          ; 7            ; Untyped                                                                                                 ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                 ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                                                 ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                                                 ;
; CBXI_PARAMETER          ; dcfifo_6rp1  ; Untyped                                                                                                 ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component ;
+-------------------------+--------------+--------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                   ;
+-------------------------+--------------+--------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                                                ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                             ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                           ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                           ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                         ;
; LPM_WIDTH               ; 16           ; Signed Integer                                                                                         ;
; LPM_NUMWORDS            ; 2048         ; Signed Integer                                                                                         ;
; LPM_WIDTHU              ; 11           ; Signed Integer                                                                                         ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                                ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                                                ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                                                ;
; USE_EAB                 ; ON           ; Untyped                                                                                                ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                                                ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                                                ;
; RDSYNC_DELAYPIPE        ; 5            ; Signed Integer                                                                                         ;
; WRSYNC_DELAYPIPE        ; 5            ; Signed Integer                                                                                         ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                                                ;
; MAXIMIZE_SPEED          ; 7            ; Untyped                                                                                                ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                                                ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                                                ;
; CBXI_PARAMETER          ; dcfifo_6rp1  ; Untyped                                                                                                ;
+-------------------------+--------------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component ;
+-------------------------+--------------+--------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                   ;
+-------------------------+--------------+--------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                                                ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                             ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                           ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                           ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                         ;
; LPM_WIDTH               ; 16           ; Signed Integer                                                                                         ;
; LPM_NUMWORDS            ; 2048         ; Signed Integer                                                                                         ;
; LPM_WIDTHU              ; 11           ; Signed Integer                                                                                         ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                                ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                                                ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                                                ;
; USE_EAB                 ; ON           ; Untyped                                                                                                ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                                                ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                                                ;
; RDSYNC_DELAYPIPE        ; 5            ; Signed Integer                                                                                         ;
; WRSYNC_DELAYPIPE        ; 5            ; Signed Integer                                                                                         ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                                                ;
; MAXIMIZE_SPEED          ; 7            ; Untyped                                                                                                ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                                                ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                                                ;
; CBXI_PARAMETER          ; dcfifo_6rp1  ; Untyped                                                                                                ;
+-------------------------+--------------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|control_interface:control1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                                                                                      ;
; REF_PER        ; 1024  ; Signed Integer                                                                                      ;
; SC_CL          ; 3     ; Signed Integer                                                                                      ;
; SC_RCD         ; 3     ; Signed Integer                                                                                      ;
; SC_RRD         ; 7     ; Signed Integer                                                                                      ;
; SC_PM          ; 1     ; Signed Integer                                                                                      ;
; SC_BL          ; 1     ; Signed Integer                                                                                      ;
; SDR_BL         ; 111   ; Unsigned Binary                                                                                     ;
; SDR_BT         ; 0     ; Unsigned Binary                                                                                     ;
; SDR_CL         ; 011   ; Unsigned Binary                                                                                     ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|command:command1 ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                                                                            ;
; REF_PER        ; 1024  ; Signed Integer                                                                            ;
; SC_CL          ; 3     ; Signed Integer                                                                            ;
; SC_RCD         ; 3     ; Signed Integer                                                                            ;
; SC_RRD         ; 7     ; Signed Integer                                                                            ;
; SC_PM          ; 1     ; Signed Integer                                                                            ;
; SC_BL          ; 1     ; Signed Integer                                                                            ;
; SDR_BL         ; 111   ; Unsigned Binary                                                                           ;
; SDR_BT         ; 0     ; Unsigned Binary                                                                           ;
; SDR_CL         ; 011   ; Unsigned Binary                                                                           ;
+----------------+-------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sensor_controller:sensor_ctrl|erosion:eros ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; N              ; 3     ; Signed Integer                                                 ;
; k00            ; 1     ; Signed Integer                                                 ;
; k01            ; 1     ; Signed Integer                                                 ;
; k02            ; 1     ; Signed Integer                                                 ;
; k10            ; 1     ; Signed Integer                                                 ;
; k11            ; 1     ; Signed Integer                                                 ;
; k12            ; 1     ; Signed Integer                                                 ;
; k20            ; 1     ; Signed Integer                                                 ;
; k21            ; 1     ; Signed Integer                                                 ;
; k22            ; 1     ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; N              ; 3     ; Signed Integer                                                              ;
; MEMORY_SIZE    ; 4096  ; Signed Integer                                                              ;
; ADDRESS_SIZE   ; 12    ; Signed Integer                                                              ;
; K              ; 3     ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|fifo_prg:fbuffer[1].ffbuf ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; MEMORY_WIDTH   ; 3     ; Signed Integer                                                                                        ;
; MEMORY_SIZE    ; 4096  ; Signed Integer                                                                                        ;
; ADDRESS_SIZE   ; 12    ; Signed Integer                                                                                        ;
; WORD_SIZE      ; 3     ; Signed Integer                                                                                        ;
; N              ; 3     ; Signed Integer                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|fifo_prg:fbuffer[1].ffbuf|ff_ram:mem ;
+----------------+------------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                                                        ;
+----------------+------------+-------------------------------------------------------------------------------------------------------------+
; WORD_SIZE      ; 3          ; Signed Integer                                                                                              ;
; ADDRESS_SIZE   ; 12         ; Signed Integer                                                                                              ;
; FILENAME       ; memory.bin ; String                                                                                                      ;
+----------------+------------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|fifo_prg:fbuffer[2].ffbuf ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; MEMORY_WIDTH   ; 3     ; Signed Integer                                                                                        ;
; MEMORY_SIZE    ; 4096  ; Signed Integer                                                                                        ;
; ADDRESS_SIZE   ; 12    ; Signed Integer                                                                                        ;
; WORD_SIZE      ; 3     ; Signed Integer                                                                                        ;
; N              ; 3     ; Signed Integer                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|fifo_prg:fbuffer[2].ffbuf|ff_ram:mem ;
+----------------+------------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                                                        ;
+----------------+------------+-------------------------------------------------------------------------------------------------------------+
; WORD_SIZE      ; 3          ; Signed Integer                                                                                              ;
; ADDRESS_SIZE   ; 12         ; Signed Integer                                                                                              ;
; FILENAME       ; memory.bin ; String                                                                                                      ;
+----------------+------------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|register3:rbuffer[0].regs ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; N              ; 3     ; Signed Integer                                                                                        ;
; K              ; 3     ; Signed Integer                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|register3:rbuffer[0].regs|register1:rbuff[0].regs ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; N              ; 3     ; Signed Integer                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|register3:rbuffer[0].regs|register1:rbuff[1].regs ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; N              ; 3     ; Signed Integer                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|register3:rbuffer[0].regs|register1:rbuff[2].regs ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; N              ; 3     ; Signed Integer                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|register3:rbuffer[1].regs ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; N              ; 3     ; Signed Integer                                                                                        ;
; K              ; 3     ; Signed Integer                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|register3:rbuffer[1].regs|register1:rbuff[0].regs ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; N              ; 3     ; Signed Integer                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|register3:rbuffer[1].regs|register1:rbuff[1].regs ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; N              ; 3     ; Signed Integer                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|register3:rbuffer[1].regs|register1:rbuff[2].regs ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; N              ; 3     ; Signed Integer                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|register3:rbuffer[2].regs ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; N              ; 3     ; Signed Integer                                                                                        ;
; K              ; 3     ; Signed Integer                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|register3:rbuffer[2].regs|register1:rbuff[0].regs ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; N              ; 3     ; Signed Integer                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|register3:rbuffer[2].regs|register1:rbuff[1].regs ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; N              ; 3     ; Signed Integer                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|register3:rbuffer[2].regs|register1:rbuff[2].regs ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; N              ; 3     ; Signed Integer                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sensor_controller:sensor_ctrl|counter:stream_counter ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; N              ; 3     ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: gen_reset_n:system_gen_reset_n ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; ctr_width      ; 20    ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: gen_reset_n:net_gen_reset_n ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; ctr_width      ; 20    ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|camera:the_camera|avalon_camera:camera ;
+----------------+--------------------+------------------------------------------------------------------------------+
; Parameter Name ; Value              ; Type                                                                         ;
+----------------+--------------------+------------------------------------------------------------------------------+
; WIDTH          ; 000000000101000000 ; Unsigned Binary                                                              ;
; HEIGHT         ; 000000000011110000 ; Unsigned Binary                                                              ;
; START_ROW      ; 000000000000110110 ; Unsigned Binary                                                              ;
; START_COLUMN   ; 000000000000010000 ; Unsigned Binary                                                              ;
; ROW_SIZE       ; 000000010110011111 ; Unsigned Binary                                                              ;
; COLUMN_SIZE    ; 000000011101111111 ; Unsigned Binary                                                              ;
; ROW_MODE       ; 000000000000000010 ; Unsigned Binary                                                              ;
; COLUMN_MODE    ; 000000000000000010 ; Unsigned Binary                                                              ;
; EXPOSURE       ; 000000011111000000 ; Unsigned Binary                                                              ;
+----------------+--------------------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                                                    ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                                                                                                 ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                                                              ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                                                            ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                                                            ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                                                          ;
; LPM_WIDTH               ; 56           ; Signed Integer                                                                                                                                          ;
; LPM_NUMWORDS            ; 32           ; Signed Integer                                                                                                                                          ;
; LPM_WIDTHU              ; 5            ; Signed Integer                                                                                                                                          ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                                                                                 ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                                                                                                 ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                                                                                                 ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                                                 ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                                                                 ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                                                                                                 ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                                                                                                 ;
; RDSYNC_DELAYPIPE        ; 5            ; Signed Integer                                                                                                                                          ;
; WRSYNC_DELAYPIPE        ; 5            ; Signed Integer                                                                                                                                          ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                                                                                                 ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                                                 ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                                                 ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                                                                                                 ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                                                                                                 ;
; CBXI_PARAMETER          ; dcfifo_uvf1  ; Untyped                                                                                                                                                 ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                                              ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                                                                                           ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                                                        ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                                                      ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                                                    ;
; LPM_WIDTH               ; 33           ; Signed Integer                                                                                                                                    ;
; LPM_NUMWORDS            ; 256          ; Signed Integer                                                                                                                                    ;
; LPM_WIDTHU              ; 8            ; Signed Integer                                                                                                                                    ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                                                                           ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                                                                                           ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                                                                                           ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                                           ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                                                           ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                                                                                           ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                                                                                           ;
; RDSYNC_DELAYPIPE        ; 5            ; Signed Integer                                                                                                                                    ;
; WRSYNC_DELAYPIPE        ; 5            ; Signed Integer                                                                                                                                    ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                                                                                           ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                                           ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                                           ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                                                                                           ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                                                                                           ;
; CBXI_PARAMETER          ; dcfifo_75g1  ; Untyped                                                                                                                                           ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data ;
+----------------+--------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                         ;
+----------------+--------+----------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                       ;
+----------------+--------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                 ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                              ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                              ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                       ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                                                       ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                              ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                       ;
; WIDTHAD_B                          ; 12                   ; Signed Integer                                                                       ;
; NUMWORDS_B                         ; 4096                 ; Signed Integer                                                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                              ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                              ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                              ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                              ;
; CBXI_PARAMETER                     ; altsyncram_8kd1      ; Untyped                                                                              ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag ;
+----------------+--------------------+--------------------------------------------------------------------------------+
; Parameter Name ; Value              ; Type                                                                           ;
+----------------+--------------------+--------------------------------------------------------------------------------+
; lpm_file       ; cpu_ic_tag_ram.mif ; String                                                                         ;
+----------------+--------------------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                               ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                            ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                            ;
; WIDTH_A                            ; 20                   ; Signed Integer                                                                     ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                                                     ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                            ;
; WIDTH_B                            ; 20                   ; Signed Integer                                                                     ;
; WIDTHAD_B                          ; 9                    ; Signed Integer                                                                     ;
; NUMWORDS_B                         ; 512                  ; Signed Integer                                                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                            ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                            ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                            ;
; INIT_FILE                          ; cpu_ic_tag_ram.mif   ; Untyped                                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                            ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                            ;
; CBXI_PARAMETER                     ; altsyncram_c5g1      ; Untyped                                                                            ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_bht_module:cpu_bht ;
+----------------+-----------------+-----------------------------------------------------------------------------+
; Parameter Name ; Value           ; Type                                                                        ;
+----------------+-----------------+-----------------------------------------------------------------------------+
; lpm_file       ; cpu_bht_ram.mif ; String                                                                      ;
+----------------+-----------------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_bht_module:cpu_bht|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                         ;
+------------------------------------+----------------------+------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                      ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                      ;
; WIDTH_A                            ; 2                    ; Signed Integer                                                               ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                               ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                      ;
; WIDTH_B                            ; 2                    ; Signed Integer                                                               ;
; WIDTHAD_B                          ; 8                    ; Signed Integer                                                               ;
; NUMWORDS_B                         ; 256                  ; Signed Integer                                                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                      ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                      ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                      ;
; INIT_FILE                          ; cpu_bht_ram.mif      ; Untyped                                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                      ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                      ;
; CBXI_PARAMETER                     ; altsyncram_bpf1      ; Untyped                                                                      ;
+------------------------------------+----------------------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a ;
+----------------+------------------+----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value            ; Type                                                                                               ;
+----------------+------------------+----------------------------------------------------------------------------------------------------+
; lpm_file       ; cpu_rf_ram_a.mif ; String                                                                                             ;
+----------------+------------------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                 ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                              ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                              ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                       ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                       ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                              ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                       ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                       ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                              ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                              ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                              ;
; INIT_FILE                          ; cpu_rf_ram_a.mif     ; Untyped                                                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                              ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                              ;
; CBXI_PARAMETER                     ; altsyncram_b7f1      ; Untyped                                                                                              ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b ;
+----------------+------------------+----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value            ; Type                                                                                               ;
+----------------+------------------+----------------------------------------------------------------------------------------------------+
; lpm_file       ; cpu_rf_ram_b.mif ; String                                                                                             ;
+----------------+------------------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                 ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                              ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                              ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                       ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                       ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                              ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                       ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                       ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                              ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                              ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                              ;
; INIT_FILE                          ; cpu_rf_ram_b.mif     ; Untyped                                                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                              ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                              ;
; CBXI_PARAMETER                     ; altsyncram_c7f1      ; Untyped                                                                                              ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_dc_tag_module:cpu_dc_tag ;
+----------------+--------------------+--------------------------------------------------------------------------------+
; Parameter Name ; Value              ; Type                                                                           ;
+----------------+--------------------+--------------------------------------------------------------------------------+
; lpm_file       ; cpu_dc_tag_ram.mif ; String                                                                         ;
+----------------+--------------------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_dc_tag_module:cpu_dc_tag|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                               ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                            ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                            ;
; WIDTH_A                            ; 14                   ; Signed Integer                                                                     ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                                                     ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                            ;
; WIDTH_B                            ; 14                   ; Signed Integer                                                                     ;
; WIDTHAD_B                          ; 9                    ; Signed Integer                                                                     ;
; NUMWORDS_B                         ; 512                  ; Signed Integer                                                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                            ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                            ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                            ;
; INIT_FILE                          ; cpu_dc_tag_ram.mif   ; Untyped                                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                            ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                            ;
; CBXI_PARAMETER                     ; altsyncram_3hf1      ; Untyped                                                                            ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_dc_data_module:cpu_dc_data ;
+----------------+--------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                         ;
+----------------+--------+----------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                       ;
+----------------+--------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_dc_data_module:cpu_dc_data|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                 ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                              ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                              ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                       ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                                                       ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                              ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                       ;
; WIDTHAD_B                          ; 12                   ; Signed Integer                                                                       ;
; NUMWORDS_B                         ; 4096                 ; Signed Integer                                                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                              ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                              ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                              ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                              ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                              ;
; CBXI_PARAMETER                     ; altsyncram_ujf1      ; Untyped                                                                              ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim ;
+----------------+--------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                             ;
+----------------+--------+--------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                           ;
+----------------+--------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                     ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                  ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                  ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                           ;
; WIDTHAD_A                          ; 3                    ; Signed Integer                                                                           ;
; NUMWORDS_A                         ; 8                    ; Signed Integer                                                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                  ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                           ;
; WIDTHAD_B                          ; 3                    ; Signed Integer                                                                           ;
; NUMWORDS_B                         ; 8                    ; Signed Integer                                                                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                  ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                  ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_r3d1      ; Untyped                                                                                  ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1 ;
+---------------------------------------+-------------------+------------------------------------------------------------------------------------------------+
; Parameter Name                        ; Value             ; Type                                                                                           ;
+---------------------------------------+-------------------+------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                     ; ON                ; AUTO_CARRY                                                                                     ;
; IGNORE_CARRY_BUFFERS                  ; OFF               ; IGNORE_CARRY                                                                                   ;
; AUTO_CASCADE_CHAINS                   ; ON                ; AUTO_CASCADE                                                                                   ;
; IGNORE_CASCADE_BUFFERS                ; OFF               ; IGNORE_CASCADE                                                                                 ;
; ACCUM_DIRECTION                       ; ADD               ; Untyped                                                                                        ;
; ACCUM_SLOAD_ACLR                      ; ACLR3             ; Untyped                                                                                        ;
; ACCUM_SLOAD_PIPELINE_ACLR             ; ACLR3             ; Untyped                                                                                        ;
; ACCUM_SLOAD_PIPELINE_REGISTER         ; CLOCK0            ; Untyped                                                                                        ;
; ACCUM_SLOAD_REGISTER                  ; CLOCK0            ; Untyped                                                                                        ;
; ACCUMULATOR                           ; NO                ; Untyped                                                                                        ;
; ADDER1_ROUNDING                       ; NO                ; Untyped                                                                                        ;
; ADDER3_ROUNDING                       ; NO                ; Untyped                                                                                        ;
; ADDNSUB1_ROUND_ACLR                   ; ACLR3             ; Untyped                                                                                        ;
; ADDNSUB1_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                                                                        ;
; ADDNSUB1_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                                                                        ;
; ADDNSUB1_ROUND_REGISTER               ; CLOCK0            ; Untyped                                                                                        ;
; ADDNSUB3_ROUND_ACLR                   ; ACLR3             ; Untyped                                                                                        ;
; ADDNSUB3_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                                                                        ;
; ADDNSUB3_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                                                                        ;
; ADDNSUB3_ROUND_REGISTER               ; CLOCK0            ; Untyped                                                                                        ;
; ADDNSUB_MULTIPLIER_ACLR1              ; ACLR3             ; Untyped                                                                                        ;
; ADDNSUB_MULTIPLIER_ACLR3              ; ACLR3             ; Untyped                                                                                        ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR1     ; ACLR0             ; Untyped                                                                                        ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR3     ; ACLR3             ; Untyped                                                                                        ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER1 ; CLOCK0            ; Untyped                                                                                        ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER3 ; CLOCK0            ; Untyped                                                                                        ;
; ADDNSUB_MULTIPLIER_REGISTER1          ; UNREGISTERED      ; Untyped                                                                                        ;
; ADDNSUB_MULTIPLIER_REGISTER3          ; CLOCK0            ; Untyped                                                                                        ;
; CHAINOUT_ACLR                         ; ACLR3             ; Untyped                                                                                        ;
; CHAINOUT_ADDER                        ; NO                ; Untyped                                                                                        ;
; CHAINOUT_REGISTER                     ; CLOCK0            ; Untyped                                                                                        ;
; CHAINOUT_ROUND_ACLR                   ; ACLR3             ; Untyped                                                                                        ;
; CHAINOUT_ROUND_OUTPUT_ACLR            ; ACLR3             ; Untyped                                                                                        ;
; CHAINOUT_ROUND_OUTPUT_REGISTER        ; CLOCK0            ; Untyped                                                                                        ;
; CHAINOUT_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                                                                        ;
; CHAINOUT_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                                                                        ;
; CHAINOUT_ROUND_REGISTER               ; CLOCK0            ; Untyped                                                                                        ;
; CHAINOUT_ROUNDING                     ; NO                ; Untyped                                                                                        ;
; CHAINOUT_SATURATE_ACLR                ; ACLR3             ; Untyped                                                                                        ;
; CHAINOUT_SATURATE_OUTPUT_ACLR         ; ACLR3             ; Untyped                                                                                        ;
; CHAINOUT_SATURATE_OUTPUT_REGISTER     ; CLOCK0            ; Untyped                                                                                        ;
; CHAINOUT_SATURATE_PIPELINE_ACLR       ; ACLR3             ; Untyped                                                                                        ;
; CHAINOUT_SATURATE_PIPELINE_REGISTER   ; CLOCK0            ; Untyped                                                                                        ;
; CHAINOUT_SATURATE_REGISTER            ; CLOCK0            ; Untyped                                                                                        ;
; CHAINOUT_SATURATION                   ; NO                ; Untyped                                                                                        ;
; DEDICATED_MULTIPLIER_CIRCUITRY        ; YES               ; Untyped                                                                                        ;
; DSP_BLOCK_BALANCING                   ; AUTO              ; Untyped                                                                                        ;
; EXTRA_LATENCY                         ; 0                 ; Untyped                                                                                        ;
; INPUT_ACLR_A0                         ; ACLR3             ; Untyped                                                                                        ;
; INPUT_ACLR_A1                         ; ACLR3             ; Untyped                                                                                        ;
; INPUT_ACLR_A2                         ; ACLR3             ; Untyped                                                                                        ;
; INPUT_ACLR_A3                         ; ACLR3             ; Untyped                                                                                        ;
; INPUT_ACLR_B0                         ; ACLR3             ; Untyped                                                                                        ;
; INPUT_ACLR_B1                         ; ACLR3             ; Untyped                                                                                        ;
; INPUT_ACLR_B2                         ; ACLR3             ; Untyped                                                                                        ;
; INPUT_ACLR_B3                         ; ACLR3             ; Untyped                                                                                        ;
; INPUT_REGISTER_A0                     ; UNREGISTERED      ; Untyped                                                                                        ;
; INPUT_REGISTER_A1                     ; CLOCK0            ; Untyped                                                                                        ;
; INPUT_REGISTER_A2                     ; CLOCK0            ; Untyped                                                                                        ;
; INPUT_REGISTER_A3                     ; CLOCK0            ; Untyped                                                                                        ;
; INPUT_REGISTER_B0                     ; UNREGISTERED      ; Untyped                                                                                        ;
; INPUT_REGISTER_B1                     ; CLOCK0            ; Untyped                                                                                        ;
; INPUT_REGISTER_B2                     ; CLOCK0            ; Untyped                                                                                        ;
; INPUT_REGISTER_B3                     ; CLOCK0            ; Untyped                                                                                        ;
; INPUT_SOURCE_A0                       ; DATAA             ; Untyped                                                                                        ;
; INPUT_SOURCE_A1                       ; DATAA             ; Untyped                                                                                        ;
; INPUT_SOURCE_A2                       ; DATAA             ; Untyped                                                                                        ;
; INPUT_SOURCE_A3                       ; DATAA             ; Untyped                                                                                        ;
; INPUT_SOURCE_B0                       ; DATAB             ; Untyped                                                                                        ;
; INPUT_SOURCE_B1                       ; DATAB             ; Untyped                                                                                        ;
; INPUT_SOURCE_B2                       ; DATAB             ; Untyped                                                                                        ;
; INPUT_SOURCE_B3                       ; DATAB             ; Untyped                                                                                        ;
; MULT01_ROUND_ACLR                     ; ACLR3             ; Untyped                                                                                        ;
; MULT01_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                                                                        ;
; MULT01_SATURATION_ACLR                ; ACLR2             ; Untyped                                                                                        ;
; MULT01_SATURATION_REGISTER            ; CLOCK0            ; Untyped                                                                                        ;
; MULT23_ROUND_ACLR                     ; ACLR3             ; Untyped                                                                                        ;
; MULT23_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                                                                        ;
; MULT23_SATURATION_ACLR                ; ACLR3             ; Untyped                                                                                        ;
; MULT23_SATURATION_REGISTER            ; CLOCK0            ; Untyped                                                                                        ;
; MULTIPLIER01_ROUNDING                 ; NO                ; Untyped                                                                                        ;
; MULTIPLIER01_SATURATION               ; NO                ; Untyped                                                                                        ;
; MULTIPLIER1_DIRECTION                 ; ADD               ; Untyped                                                                                        ;
; MULTIPLIER23_ROUNDING                 ; NO                ; Untyped                                                                                        ;
; MULTIPLIER23_SATURATION               ; NO                ; Untyped                                                                                        ;
; MULTIPLIER3_DIRECTION                 ; ADD               ; Untyped                                                                                        ;
; MULTIPLIER_ACLR0                      ; ACLR0             ; Untyped                                                                                        ;
; MULTIPLIER_ACLR1                      ; ACLR3             ; Untyped                                                                                        ;
; MULTIPLIER_ACLR2                      ; ACLR3             ; Untyped                                                                                        ;
; MULTIPLIER_ACLR3                      ; ACLR3             ; Untyped                                                                                        ;
; MULTIPLIER_REGISTER0                  ; CLOCK0            ; Untyped                                                                                        ;
; MULTIPLIER_REGISTER1                  ; CLOCK0            ; Untyped                                                                                        ;
; MULTIPLIER_REGISTER2                  ; CLOCK0            ; Untyped                                                                                        ;
; MULTIPLIER_REGISTER3                  ; CLOCK0            ; Untyped                                                                                        ;
; NUMBER_OF_MULTIPLIERS                 ; 1                 ; Signed Integer                                                                                 ;
; OUTPUT_ACLR                           ; ACLR3             ; Untyped                                                                                        ;
; OUTPUT_REGISTER                       ; UNREGISTERED      ; Untyped                                                                                        ;
; OUTPUT_ROUND_ACLR                     ; ACLR3             ; Untyped                                                                                        ;
; OUTPUT_ROUND_PIPELINE_ACLR            ; ACLR3             ; Untyped                                                                                        ;
; OUTPUT_ROUND_PIPELINE_REGISTER        ; CLOCK0            ; Untyped                                                                                        ;
; OUTPUT_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                                                                        ;
; OUTPUT_ROUND_TYPE                     ; NEAREST_INTEGER   ; Untyped                                                                                        ;
; OUTPUT_ROUNDING                       ; NO                ; Untyped                                                                                        ;
; OUTPUT_SATURATE_ACLR                  ; ACLR3             ; Untyped                                                                                        ;
; OUTPUT_SATURATE_PIPELINE_ACLR         ; ACLR3             ; Untyped                                                                                        ;
; OUTPUT_SATURATE_PIPELINE_REGISTER     ; CLOCK0            ; Untyped                                                                                        ;
; OUTPUT_SATURATE_REGISTER              ; CLOCK0            ; Untyped                                                                                        ;
; OUTPUT_SATURATE_TYPE                  ; ASYMMETRIC        ; Untyped                                                                                        ;
; OUTPUT_SATURATION                     ; NO                ; Untyped                                                                                        ;
; port_addnsub1                         ; PORT_UNUSED       ; Untyped                                                                                        ;
; port_addnsub3                         ; PORT_CONNECTIVITY ; Untyped                                                                                        ;
; PORT_CHAINOUT_SAT_IS_OVERFLOW         ; PORT_UNUSED       ; Untyped                                                                                        ;
; PORT_MULT0_IS_SATURATED               ; UNUSED            ; Untyped                                                                                        ;
; PORT_MULT1_IS_SATURATED               ; UNUSED            ; Untyped                                                                                        ;
; PORT_MULT2_IS_SATURATED               ; UNUSED            ; Untyped                                                                                        ;
; PORT_MULT3_IS_SATURATED               ; UNUSED            ; Untyped                                                                                        ;
; PORT_OUTPUT_IS_OVERFLOW               ; PORT_UNUSED       ; Untyped                                                                                        ;
; port_signa                            ; PORT_UNUSED       ; Untyped                                                                                        ;
; port_signb                            ; PORT_UNUSED       ; Untyped                                                                                        ;
; REPRESENTATION_A                      ; UNSIGNED          ; Untyped                                                                                        ;
; REPRESENTATION_B                      ; UNSIGNED          ; Untyped                                                                                        ;
; ROTATE_ACLR                           ; ACLR3             ; Untyped                                                                                        ;
; ROTATE_OUTPUT_ACLR                    ; ACLR3             ; Untyped                                                                                        ;
; ROTATE_OUTPUT_REGISTER                ; CLOCK0            ; Untyped                                                                                        ;
; ROTATE_PIPELINE_ACLR                  ; ACLR3             ; Untyped                                                                                        ;
; ROTATE_PIPELINE_REGISTER              ; CLOCK0            ; Untyped                                                                                        ;
; ROTATE_REGISTER                       ; CLOCK0            ; Untyped                                                                                        ;
; WIDTH_MSB                             ; 17                ; Untyped                                                                                        ;
; WIDTH_SATURATE_SIGN                   ; 1                 ; Untyped                                                                                        ;
; SCANOUTA_ACLR                         ; ACLR3             ; Untyped                                                                                        ;
; SCANOUTA_REGISTER                     ; UNREGISTERED      ; Untyped                                                                                        ;
; SHIFT_MODE                            ; NO                ; Untyped                                                                                        ;
; SHIFT_RIGHT_ACLR                      ; ACLR3             ; Untyped                                                                                        ;
; SHIFT_RIGHT_OUTPUT_ACLR               ; ACLR3             ; Untyped                                                                                        ;
; SHIFT_RIGHT_OUTPUT_REGISTER           ; CLOCK0            ; Untyped                                                                                        ;
; SHIFT_RIGHT_PIPELINE_ACLR             ; ACLR3             ; Untyped                                                                                        ;
; SHIFT_RIGHT_PIPELINE_REGISTER         ; CLOCK0            ; Untyped                                                                                        ;
; SHIFT_RIGHT_REGISTER                  ; CLOCK0            ; Untyped                                                                                        ;
; SIGNED_ACLR_A                         ; ACLR3             ; Untyped                                                                                        ;
; SIGNED_ACLR_B                         ; ACLR3             ; Untyped                                                                                        ;
; SIGNED_PIPELINE_ACLR_A                ; ACLR0             ; Untyped                                                                                        ;
; SIGNED_PIPELINE_ACLR_B                ; ACLR0             ; Untyped                                                                                        ;
; SIGNED_PIPELINE_REGISTER_A            ; CLOCK0            ; Untyped                                                                                        ;
; SIGNED_PIPELINE_REGISTER_B            ; CLOCK0            ; Untyped                                                                                        ;
; SIGNED_REGISTER_A                     ; UNREGISTERED      ; Untyped                                                                                        ;
; SIGNED_REGISTER_B                     ; UNREGISTERED      ; Untyped                                                                                        ;
; WIDTH_A                               ; 16                ; Signed Integer                                                                                 ;
; WIDTH_B                               ; 16                ; Signed Integer                                                                                 ;
; WIDTH_CHAININ                         ; 1                 ; Untyped                                                                                        ;
; WIDTH_RESULT                          ; 32                ; Signed Integer                                                                                 ;
; ZERO_CHAINOUT_OUTPUT_ACLR             ; ACLR3             ; Untyped                                                                                        ;
; ZERO_CHAINOUT_OUTPUT_REGISTER         ; CLOCK0            ; Untyped                                                                                        ;
; ZERO_LOOPBACK_ACLR                    ; ACLR3             ; Untyped                                                                                        ;
; ZERO_LOOPBACK_OUTPUT_ACLR             ; ACLR3             ; Untyped                                                                                        ;
; ZERO_LOOPBACK_OUTPUT_REGISTER         ; CLOCK0            ; Untyped                                                                                        ;
; ZERO_LOOPBACK_PIPELINE_ACLR           ; ACLR3             ; Untyped                                                                                        ;
; ZERO_LOOPBACK_PIPELINE_REGISTER       ; CLOCK0            ; Untyped                                                                                        ;
; ZERO_LOOPBACK_REGISTER                ; CLOCK0            ; Untyped                                                                                        ;
; CBXI_PARAMETER                        ; mult_add_mgr2     ; Untyped                                                                                        ;
; DEVICE_FAMILY                         ; Cyclone IV E      ; Untyped                                                                                        ;
; WIDTH_C                               ; 22                ; Untyped                                                                                        ;
; LOADCONST_VALUE                       ; 64                ; Untyped                                                                                        ;
; PREADDER_MODE                         ; SIMPLE            ; Untyped                                                                                        ;
; PREADDER_DIRECTION_0                  ; ADD               ; Untyped                                                                                        ;
; PREADDER_DIRECTION_1                  ; ADD               ; Untyped                                                                                        ;
; PREADDER_DIRECTION_2                  ; ADD               ; Untyped                                                                                        ;
; PREADDER_DIRECTION_3                  ; ADD               ; Untyped                                                                                        ;
; INPUT_REGISTER_C0                     ; CLOCK0            ; Untyped                                                                                        ;
; INPUT_ACLR_C0                         ; ACLR0             ; Untyped                                                                                        ;
; COEFSEL0_REGISTER                     ; CLOCK0            ; Untyped                                                                                        ;
; COEFSEL1_REGISTER                     ; CLOCK0            ; Untyped                                                                                        ;
; COEFSEL2_REGISTER                     ; CLOCK0            ; Untyped                                                                                        ;
; COEFSEL3_REGISTER                     ; CLOCK0            ; Untyped                                                                                        ;
; COEFSEL0_ACLR                         ; ACLR0             ; Untyped                                                                                        ;
; COEFSEL1_ACLR                         ; ACLR0             ; Untyped                                                                                        ;
; COEFSEL2_ACLR                         ; ACLR0             ; Untyped                                                                                        ;
; COEFSEL3_ACLR                         ; ACLR0             ; Untyped                                                                                        ;
; SYSTOLIC_DELAY1                       ; CLOCK0            ; Untyped                                                                                        ;
; SYSTOLIC_DELAY3                       ; CLOCK0            ; Untyped                                                                                        ;
; SYSTOLIC_ACLR1                        ; ACLR0             ; Untyped                                                                                        ;
; SYSTOLIC_ACLR3                        ; ACLR0             ; Untyped                                                                                        ;
; COEF0_0                               ; 0                 ; Untyped                                                                                        ;
; COEF0_1                               ; 0                 ; Untyped                                                                                        ;
; COEF0_2                               ; 0                 ; Untyped                                                                                        ;
; COEF0_3                               ; 0                 ; Untyped                                                                                        ;
; COEF0_4                               ; 0                 ; Untyped                                                                                        ;
; COEF0_5                               ; 0                 ; Untyped                                                                                        ;
; COEF0_6                               ; 0                 ; Untyped                                                                                        ;
; COEF0_7                               ; 0                 ; Untyped                                                                                        ;
; COEF1_0                               ; 0                 ; Untyped                                                                                        ;
; COEF1_1                               ; 0                 ; Untyped                                                                                        ;
; COEF1_2                               ; 0                 ; Untyped                                                                                        ;
; COEF1_3                               ; 0                 ; Untyped                                                                                        ;
; COEF1_4                               ; 0                 ; Untyped                                                                                        ;
; COEF1_5                               ; 0                 ; Untyped                                                                                        ;
; COEF1_6                               ; 0                 ; Untyped                                                                                        ;
; COEF1_7                               ; 0                 ; Untyped                                                                                        ;
; COEF2_0                               ; 0                 ; Untyped                                                                                        ;
; COEF2_1                               ; 0                 ; Untyped                                                                                        ;
; COEF2_2                               ; 0                 ; Untyped                                                                                        ;
; COEF2_3                               ; 0                 ; Untyped                                                                                        ;
; COEF2_4                               ; 0                 ; Untyped                                                                                        ;
; COEF2_5                               ; 0                 ; Untyped                                                                                        ;
; COEF2_6                               ; 0                 ; Untyped                                                                                        ;
; COEF2_7                               ; 0                 ; Untyped                                                                                        ;
; COEF3_0                               ; 0                 ; Untyped                                                                                        ;
; COEF3_1                               ; 0                 ; Untyped                                                                                        ;
; COEF3_2                               ; 0                 ; Untyped                                                                                        ;
; COEF3_3                               ; 0                 ; Untyped                                                                                        ;
; COEF3_4                               ; 0                 ; Untyped                                                                                        ;
; COEF3_5                               ; 0                 ; Untyped                                                                                        ;
; COEF3_6                               ; 0                 ; Untyped                                                                                        ;
; COEF3_7                               ; 0                 ; Untyped                                                                                        ;
; WIDTH_COEF                            ; 18                ; Untyped                                                                                        ;
+---------------------------------------+-------------------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2 ;
+---------------------------------------+-------------------+------------------------------------------------------------------------------------------------+
; Parameter Name                        ; Value             ; Type                                                                                           ;
+---------------------------------------+-------------------+------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                     ; ON                ; AUTO_CARRY                                                                                     ;
; IGNORE_CARRY_BUFFERS                  ; OFF               ; IGNORE_CARRY                                                                                   ;
; AUTO_CASCADE_CHAINS                   ; ON                ; AUTO_CASCADE                                                                                   ;
; IGNORE_CASCADE_BUFFERS                ; OFF               ; IGNORE_CASCADE                                                                                 ;
; ACCUM_DIRECTION                       ; ADD               ; Untyped                                                                                        ;
; ACCUM_SLOAD_ACLR                      ; ACLR3             ; Untyped                                                                                        ;
; ACCUM_SLOAD_PIPELINE_ACLR             ; ACLR3             ; Untyped                                                                                        ;
; ACCUM_SLOAD_PIPELINE_REGISTER         ; CLOCK0            ; Untyped                                                                                        ;
; ACCUM_SLOAD_REGISTER                  ; CLOCK0            ; Untyped                                                                                        ;
; ACCUMULATOR                           ; NO                ; Untyped                                                                                        ;
; ADDER1_ROUNDING                       ; NO                ; Untyped                                                                                        ;
; ADDER3_ROUNDING                       ; NO                ; Untyped                                                                                        ;
; ADDNSUB1_ROUND_ACLR                   ; ACLR3             ; Untyped                                                                                        ;
; ADDNSUB1_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                                                                        ;
; ADDNSUB1_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                                                                        ;
; ADDNSUB1_ROUND_REGISTER               ; CLOCK0            ; Untyped                                                                                        ;
; ADDNSUB3_ROUND_ACLR                   ; ACLR3             ; Untyped                                                                                        ;
; ADDNSUB3_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                                                                        ;
; ADDNSUB3_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                                                                        ;
; ADDNSUB3_ROUND_REGISTER               ; CLOCK0            ; Untyped                                                                                        ;
; ADDNSUB_MULTIPLIER_ACLR1              ; ACLR3             ; Untyped                                                                                        ;
; ADDNSUB_MULTIPLIER_ACLR3              ; ACLR3             ; Untyped                                                                                        ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR1     ; ACLR0             ; Untyped                                                                                        ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR3     ; ACLR3             ; Untyped                                                                                        ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER1 ; CLOCK0            ; Untyped                                                                                        ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER3 ; CLOCK0            ; Untyped                                                                                        ;
; ADDNSUB_MULTIPLIER_REGISTER1          ; UNREGISTERED      ; Untyped                                                                                        ;
; ADDNSUB_MULTIPLIER_REGISTER3          ; CLOCK0            ; Untyped                                                                                        ;
; CHAINOUT_ACLR                         ; ACLR3             ; Untyped                                                                                        ;
; CHAINOUT_ADDER                        ; NO                ; Untyped                                                                                        ;
; CHAINOUT_REGISTER                     ; CLOCK0            ; Untyped                                                                                        ;
; CHAINOUT_ROUND_ACLR                   ; ACLR3             ; Untyped                                                                                        ;
; CHAINOUT_ROUND_OUTPUT_ACLR            ; ACLR3             ; Untyped                                                                                        ;
; CHAINOUT_ROUND_OUTPUT_REGISTER        ; CLOCK0            ; Untyped                                                                                        ;
; CHAINOUT_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                                                                        ;
; CHAINOUT_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                                                                        ;
; CHAINOUT_ROUND_REGISTER               ; CLOCK0            ; Untyped                                                                                        ;
; CHAINOUT_ROUNDING                     ; NO                ; Untyped                                                                                        ;
; CHAINOUT_SATURATE_ACLR                ; ACLR3             ; Untyped                                                                                        ;
; CHAINOUT_SATURATE_OUTPUT_ACLR         ; ACLR3             ; Untyped                                                                                        ;
; CHAINOUT_SATURATE_OUTPUT_REGISTER     ; CLOCK0            ; Untyped                                                                                        ;
; CHAINOUT_SATURATE_PIPELINE_ACLR       ; ACLR3             ; Untyped                                                                                        ;
; CHAINOUT_SATURATE_PIPELINE_REGISTER   ; CLOCK0            ; Untyped                                                                                        ;
; CHAINOUT_SATURATE_REGISTER            ; CLOCK0            ; Untyped                                                                                        ;
; CHAINOUT_SATURATION                   ; NO                ; Untyped                                                                                        ;
; DEDICATED_MULTIPLIER_CIRCUITRY        ; YES               ; Untyped                                                                                        ;
; DSP_BLOCK_BALANCING                   ; AUTO              ; Untyped                                                                                        ;
; EXTRA_LATENCY                         ; 0                 ; Untyped                                                                                        ;
; INPUT_ACLR_A0                         ; ACLR3             ; Untyped                                                                                        ;
; INPUT_ACLR_A1                         ; ACLR3             ; Untyped                                                                                        ;
; INPUT_ACLR_A2                         ; ACLR3             ; Untyped                                                                                        ;
; INPUT_ACLR_A3                         ; ACLR3             ; Untyped                                                                                        ;
; INPUT_ACLR_B0                         ; ACLR3             ; Untyped                                                                                        ;
; INPUT_ACLR_B1                         ; ACLR3             ; Untyped                                                                                        ;
; INPUT_ACLR_B2                         ; ACLR3             ; Untyped                                                                                        ;
; INPUT_ACLR_B3                         ; ACLR3             ; Untyped                                                                                        ;
; INPUT_REGISTER_A0                     ; UNREGISTERED      ; Untyped                                                                                        ;
; INPUT_REGISTER_A1                     ; CLOCK0            ; Untyped                                                                                        ;
; INPUT_REGISTER_A2                     ; CLOCK0            ; Untyped                                                                                        ;
; INPUT_REGISTER_A3                     ; CLOCK0            ; Untyped                                                                                        ;
; INPUT_REGISTER_B0                     ; UNREGISTERED      ; Untyped                                                                                        ;
; INPUT_REGISTER_B1                     ; CLOCK0            ; Untyped                                                                                        ;
; INPUT_REGISTER_B2                     ; CLOCK0            ; Untyped                                                                                        ;
; INPUT_REGISTER_B3                     ; CLOCK0            ; Untyped                                                                                        ;
; INPUT_SOURCE_A0                       ; DATAA             ; Untyped                                                                                        ;
; INPUT_SOURCE_A1                       ; DATAA             ; Untyped                                                                                        ;
; INPUT_SOURCE_A2                       ; DATAA             ; Untyped                                                                                        ;
; INPUT_SOURCE_A3                       ; DATAA             ; Untyped                                                                                        ;
; INPUT_SOURCE_B0                       ; DATAB             ; Untyped                                                                                        ;
; INPUT_SOURCE_B1                       ; DATAB             ; Untyped                                                                                        ;
; INPUT_SOURCE_B2                       ; DATAB             ; Untyped                                                                                        ;
; INPUT_SOURCE_B3                       ; DATAB             ; Untyped                                                                                        ;
; MULT01_ROUND_ACLR                     ; ACLR3             ; Untyped                                                                                        ;
; MULT01_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                                                                        ;
; MULT01_SATURATION_ACLR                ; ACLR2             ; Untyped                                                                                        ;
; MULT01_SATURATION_REGISTER            ; CLOCK0            ; Untyped                                                                                        ;
; MULT23_ROUND_ACLR                     ; ACLR3             ; Untyped                                                                                        ;
; MULT23_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                                                                        ;
; MULT23_SATURATION_ACLR                ; ACLR3             ; Untyped                                                                                        ;
; MULT23_SATURATION_REGISTER            ; CLOCK0            ; Untyped                                                                                        ;
; MULTIPLIER01_ROUNDING                 ; NO                ; Untyped                                                                                        ;
; MULTIPLIER01_SATURATION               ; NO                ; Untyped                                                                                        ;
; MULTIPLIER1_DIRECTION                 ; ADD               ; Untyped                                                                                        ;
; MULTIPLIER23_ROUNDING                 ; NO                ; Untyped                                                                                        ;
; MULTIPLIER23_SATURATION               ; NO                ; Untyped                                                                                        ;
; MULTIPLIER3_DIRECTION                 ; ADD               ; Untyped                                                                                        ;
; MULTIPLIER_ACLR0                      ; ACLR0             ; Untyped                                                                                        ;
; MULTIPLIER_ACLR1                      ; ACLR3             ; Untyped                                                                                        ;
; MULTIPLIER_ACLR2                      ; ACLR3             ; Untyped                                                                                        ;
; MULTIPLIER_ACLR3                      ; ACLR3             ; Untyped                                                                                        ;
; MULTIPLIER_REGISTER0                  ; CLOCK0            ; Untyped                                                                                        ;
; MULTIPLIER_REGISTER1                  ; CLOCK0            ; Untyped                                                                                        ;
; MULTIPLIER_REGISTER2                  ; CLOCK0            ; Untyped                                                                                        ;
; MULTIPLIER_REGISTER3                  ; CLOCK0            ; Untyped                                                                                        ;
; NUMBER_OF_MULTIPLIERS                 ; 1                 ; Signed Integer                                                                                 ;
; OUTPUT_ACLR                           ; ACLR3             ; Untyped                                                                                        ;
; OUTPUT_REGISTER                       ; UNREGISTERED      ; Untyped                                                                                        ;
; OUTPUT_ROUND_ACLR                     ; ACLR3             ; Untyped                                                                                        ;
; OUTPUT_ROUND_PIPELINE_ACLR            ; ACLR3             ; Untyped                                                                                        ;
; OUTPUT_ROUND_PIPELINE_REGISTER        ; CLOCK0            ; Untyped                                                                                        ;
; OUTPUT_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                                                                        ;
; OUTPUT_ROUND_TYPE                     ; NEAREST_INTEGER   ; Untyped                                                                                        ;
; OUTPUT_ROUNDING                       ; NO                ; Untyped                                                                                        ;
; OUTPUT_SATURATE_ACLR                  ; ACLR3             ; Untyped                                                                                        ;
; OUTPUT_SATURATE_PIPELINE_ACLR         ; ACLR3             ; Untyped                                                                                        ;
; OUTPUT_SATURATE_PIPELINE_REGISTER     ; CLOCK0            ; Untyped                                                                                        ;
; OUTPUT_SATURATE_REGISTER              ; CLOCK0            ; Untyped                                                                                        ;
; OUTPUT_SATURATE_TYPE                  ; ASYMMETRIC        ; Untyped                                                                                        ;
; OUTPUT_SATURATION                     ; NO                ; Untyped                                                                                        ;
; port_addnsub1                         ; PORT_UNUSED       ; Untyped                                                                                        ;
; port_addnsub3                         ; PORT_CONNECTIVITY ; Untyped                                                                                        ;
; PORT_CHAINOUT_SAT_IS_OVERFLOW         ; PORT_UNUSED       ; Untyped                                                                                        ;
; PORT_MULT0_IS_SATURATED               ; UNUSED            ; Untyped                                                                                        ;
; PORT_MULT1_IS_SATURATED               ; UNUSED            ; Untyped                                                                                        ;
; PORT_MULT2_IS_SATURATED               ; UNUSED            ; Untyped                                                                                        ;
; PORT_MULT3_IS_SATURATED               ; UNUSED            ; Untyped                                                                                        ;
; PORT_OUTPUT_IS_OVERFLOW               ; PORT_UNUSED       ; Untyped                                                                                        ;
; port_signa                            ; PORT_UNUSED       ; Untyped                                                                                        ;
; port_signb                            ; PORT_UNUSED       ; Untyped                                                                                        ;
; REPRESENTATION_A                      ; UNSIGNED          ; Untyped                                                                                        ;
; REPRESENTATION_B                      ; UNSIGNED          ; Untyped                                                                                        ;
; ROTATE_ACLR                           ; ACLR3             ; Untyped                                                                                        ;
; ROTATE_OUTPUT_ACLR                    ; ACLR3             ; Untyped                                                                                        ;
; ROTATE_OUTPUT_REGISTER                ; CLOCK0            ; Untyped                                                                                        ;
; ROTATE_PIPELINE_ACLR                  ; ACLR3             ; Untyped                                                                                        ;
; ROTATE_PIPELINE_REGISTER              ; CLOCK0            ; Untyped                                                                                        ;
; ROTATE_REGISTER                       ; CLOCK0            ; Untyped                                                                                        ;
; WIDTH_MSB                             ; 17                ; Untyped                                                                                        ;
; WIDTH_SATURATE_SIGN                   ; 1                 ; Untyped                                                                                        ;
; SCANOUTA_ACLR                         ; ACLR3             ; Untyped                                                                                        ;
; SCANOUTA_REGISTER                     ; UNREGISTERED      ; Untyped                                                                                        ;
; SHIFT_MODE                            ; NO                ; Untyped                                                                                        ;
; SHIFT_RIGHT_ACLR                      ; ACLR3             ; Untyped                                                                                        ;
; SHIFT_RIGHT_OUTPUT_ACLR               ; ACLR3             ; Untyped                                                                                        ;
; SHIFT_RIGHT_OUTPUT_REGISTER           ; CLOCK0            ; Untyped                                                                                        ;
; SHIFT_RIGHT_PIPELINE_ACLR             ; ACLR3             ; Untyped                                                                                        ;
; SHIFT_RIGHT_PIPELINE_REGISTER         ; CLOCK0            ; Untyped                                                                                        ;
; SHIFT_RIGHT_REGISTER                  ; CLOCK0            ; Untyped                                                                                        ;
; SIGNED_ACLR_A                         ; ACLR3             ; Untyped                                                                                        ;
; SIGNED_ACLR_B                         ; ACLR3             ; Untyped                                                                                        ;
; SIGNED_PIPELINE_ACLR_A                ; ACLR0             ; Untyped                                                                                        ;
; SIGNED_PIPELINE_ACLR_B                ; ACLR0             ; Untyped                                                                                        ;
; SIGNED_PIPELINE_REGISTER_A            ; CLOCK0            ; Untyped                                                                                        ;
; SIGNED_PIPELINE_REGISTER_B            ; CLOCK0            ; Untyped                                                                                        ;
; SIGNED_REGISTER_A                     ; UNREGISTERED      ; Untyped                                                                                        ;
; SIGNED_REGISTER_B                     ; UNREGISTERED      ; Untyped                                                                                        ;
; WIDTH_A                               ; 16                ; Signed Integer                                                                                 ;
; WIDTH_B                               ; 16                ; Signed Integer                                                                                 ;
; WIDTH_CHAININ                         ; 1                 ; Untyped                                                                                        ;
; WIDTH_RESULT                          ; 16                ; Signed Integer                                                                                 ;
; ZERO_CHAINOUT_OUTPUT_ACLR             ; ACLR3             ; Untyped                                                                                        ;
; ZERO_CHAINOUT_OUTPUT_REGISTER         ; CLOCK0            ; Untyped                                                                                        ;
; ZERO_LOOPBACK_ACLR                    ; ACLR3             ; Untyped                                                                                        ;
; ZERO_LOOPBACK_OUTPUT_ACLR             ; ACLR3             ; Untyped                                                                                        ;
; ZERO_LOOPBACK_OUTPUT_REGISTER         ; CLOCK0            ; Untyped                                                                                        ;
; ZERO_LOOPBACK_PIPELINE_ACLR           ; ACLR3             ; Untyped                                                                                        ;
; ZERO_LOOPBACK_PIPELINE_REGISTER       ; CLOCK0            ; Untyped                                                                                        ;
; ZERO_LOOPBACK_REGISTER                ; CLOCK0            ; Untyped                                                                                        ;
; CBXI_PARAMETER                        ; mult_add_ogr2     ; Untyped                                                                                        ;
; DEVICE_FAMILY                         ; Cyclone IV E      ; Untyped                                                                                        ;
; WIDTH_C                               ; 22                ; Untyped                                                                                        ;
; LOADCONST_VALUE                       ; 64                ; Untyped                                                                                        ;
; PREADDER_MODE                         ; SIMPLE            ; Untyped                                                                                        ;
; PREADDER_DIRECTION_0                  ; ADD               ; Untyped                                                                                        ;
; PREADDER_DIRECTION_1                  ; ADD               ; Untyped                                                                                        ;
; PREADDER_DIRECTION_2                  ; ADD               ; Untyped                                                                                        ;
; PREADDER_DIRECTION_3                  ; ADD               ; Untyped                                                                                        ;
; INPUT_REGISTER_C0                     ; CLOCK0            ; Untyped                                                                                        ;
; INPUT_ACLR_C0                         ; ACLR0             ; Untyped                                                                                        ;
; COEFSEL0_REGISTER                     ; CLOCK0            ; Untyped                                                                                        ;
; COEFSEL1_REGISTER                     ; CLOCK0            ; Untyped                                                                                        ;
; COEFSEL2_REGISTER                     ; CLOCK0            ; Untyped                                                                                        ;
; COEFSEL3_REGISTER                     ; CLOCK0            ; Untyped                                                                                        ;
; COEFSEL0_ACLR                         ; ACLR0             ; Untyped                                                                                        ;
; COEFSEL1_ACLR                         ; ACLR0             ; Untyped                                                                                        ;
; COEFSEL2_ACLR                         ; ACLR0             ; Untyped                                                                                        ;
; COEFSEL3_ACLR                         ; ACLR0             ; Untyped                                                                                        ;
; SYSTOLIC_DELAY1                       ; CLOCK0            ; Untyped                                                                                        ;
; SYSTOLIC_DELAY3                       ; CLOCK0            ; Untyped                                                                                        ;
; SYSTOLIC_ACLR1                        ; ACLR0             ; Untyped                                                                                        ;
; SYSTOLIC_ACLR3                        ; ACLR0             ; Untyped                                                                                        ;
; COEF0_0                               ; 0                 ; Untyped                                                                                        ;
; COEF0_1                               ; 0                 ; Untyped                                                                                        ;
; COEF0_2                               ; 0                 ; Untyped                                                                                        ;
; COEF0_3                               ; 0                 ; Untyped                                                                                        ;
; COEF0_4                               ; 0                 ; Untyped                                                                                        ;
; COEF0_5                               ; 0                 ; Untyped                                                                                        ;
; COEF0_6                               ; 0                 ; Untyped                                                                                        ;
; COEF0_7                               ; 0                 ; Untyped                                                                                        ;
; COEF1_0                               ; 0                 ; Untyped                                                                                        ;
; COEF1_1                               ; 0                 ; Untyped                                                                                        ;
; COEF1_2                               ; 0                 ; Untyped                                                                                        ;
; COEF1_3                               ; 0                 ; Untyped                                                                                        ;
; COEF1_4                               ; 0                 ; Untyped                                                                                        ;
; COEF1_5                               ; 0                 ; Untyped                                                                                        ;
; COEF1_6                               ; 0                 ; Untyped                                                                                        ;
; COEF1_7                               ; 0                 ; Untyped                                                                                        ;
; COEF2_0                               ; 0                 ; Untyped                                                                                        ;
; COEF2_1                               ; 0                 ; Untyped                                                                                        ;
; COEF2_2                               ; 0                 ; Untyped                                                                                        ;
; COEF2_3                               ; 0                 ; Untyped                                                                                        ;
; COEF2_4                               ; 0                 ; Untyped                                                                                        ;
; COEF2_5                               ; 0                 ; Untyped                                                                                        ;
; COEF2_6                               ; 0                 ; Untyped                                                                                        ;
; COEF2_7                               ; 0                 ; Untyped                                                                                        ;
; COEF3_0                               ; 0                 ; Untyped                                                                                        ;
; COEF3_1                               ; 0                 ; Untyped                                                                                        ;
; COEF3_2                               ; 0                 ; Untyped                                                                                        ;
; COEF3_3                               ; 0                 ; Untyped                                                                                        ;
; COEF3_4                               ; 0                 ; Untyped                                                                                        ;
; COEF3_5                               ; 0                 ; Untyped                                                                                        ;
; COEF3_6                               ; 0                 ; Untyped                                                                                        ;
; COEF3_7                               ; 0                 ; Untyped                                                                                        ;
; WIDTH_COEF                            ; 18                ; Untyped                                                                                        ;
+---------------------------------------+-------------------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component ;
+----------------+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                           ; Type                                                                                                                                                                                  ;
+----------------+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; cpu_ociram_default_contents.mif ; String                                                                                                                                                                                ;
+----------------+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram ;
+------------------------------------+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                           ; Type                                                                                                                                                                                        ;
+------------------------------------+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                               ; Untyped                                                                                                                                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                              ; AUTO_CARRY                                                                                                                                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                             ; IGNORE_CARRY                                                                                                                                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                              ; AUTO_CASCADE                                                                                                                                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                             ; IGNORE_CASCADE                                                                                                                                                                              ;
; WIDTH_BYTEENA                      ; 1                               ; Untyped                                                                                                                                                                                     ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT                 ; Untyped                                                                                                                                                                                     ;
; WIDTH_A                            ; 32                              ; Signed Integer                                                                                                                                                                              ;
; WIDTHAD_A                          ; 8                               ; Signed Integer                                                                                                                                                                              ;
; NUMWORDS_A                         ; 256                             ; Signed Integer                                                                                                                                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED                    ; Untyped                                                                                                                                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                            ; Untyped                                                                                                                                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                            ; Untyped                                                                                                                                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                            ; Untyped                                                                                                                                                                                     ;
; INDATA_ACLR_A                      ; NONE                            ; Untyped                                                                                                                                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                            ; Untyped                                                                                                                                                                                     ;
; WIDTH_B                            ; 32                              ; Signed Integer                                                                                                                                                                              ;
; WIDTHAD_B                          ; 8                               ; Signed Integer                                                                                                                                                                              ;
; NUMWORDS_B                         ; 256                             ; Signed Integer                                                                                                                                                                              ;
; INDATA_REG_B                       ; CLOCK1                          ; Untyped                                                                                                                                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                          ; Untyped                                                                                                                                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1                          ; Untyped                                                                                                                                                                                     ;
; ADDRESS_REG_B                      ; CLOCK1                          ; Untyped                                                                                                                                                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED                    ; Untyped                                                                                                                                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1                          ; Untyped                                                                                                                                                                                     ;
; INDATA_ACLR_B                      ; NONE                            ; Untyped                                                                                                                                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                            ; Untyped                                                                                                                                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                            ; Untyped                                                                                                                                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                            ; Untyped                                                                                                                                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                            ; Untyped                                                                                                                                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                            ; Untyped                                                                                                                                                                                     ;
; WIDTH_BYTEENA_A                    ; 4                               ; Signed Integer                                                                                                                                                                              ;
; WIDTH_BYTEENA_B                    ; 1                               ; Untyped                                                                                                                                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                            ; Untyped                                                                                                                                                                                     ;
; BYTE_SIZE                          ; 8                               ; Untyped                                                                                                                                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                        ; Untyped                                                                                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ            ; Untyped                                                                                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ            ; Untyped                                                                                                                                                                                     ;
; INIT_FILE                          ; cpu_ociram_default_contents.mif ; Untyped                                                                                                                                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A                          ; Untyped                                                                                                                                                                                     ;
; MAXIMUM_DEPTH                      ; 0                               ; Untyped                                                                                                                                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                          ; Untyped                                                                                                                                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                          ; Untyped                                                                                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                          ; Untyped                                                                                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                          ; Untyped                                                                                                                                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                 ; Untyped                                                                                                                                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                 ; Untyped                                                                                                                                                                                     ;
; ENABLE_ECC                         ; FALSE                           ; Untyped                                                                                                                                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                               ; Untyped                                                                                                                                                                                     ;
; DEVICE_FAMILY                      ; Cyclone IV E                    ; Untyped                                                                                                                                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_f572                 ; Untyped                                                                                                                                                                                     ;
+------------------------------------+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                               ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                                             ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                       ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                    ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                                                                                                                                                    ;
; WIDTH_A                            ; 36                   ; Signed Integer                                                                                                                                                                                             ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                                                                                                                                                                                             ;
; NUMWORDS_A                         ; 128                  ; Signed Integer                                                                                                                                                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                    ;
; WIDTH_B                            ; 36                   ; Signed Integer                                                                                                                                                                                             ;
; WIDTHAD_B                          ; 7                    ; Signed Integer                                                                                                                                                                                             ;
; NUMWORDS_B                         ; 128                  ; Signed Integer                                                                                                                                                                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                    ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_0a02      ; Untyped                                                                                                                                                                                                    ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy ;
+-------------------------+------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                  ; Type                                                                                                                                                                                  ;
+-------------------------+------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_mfg_id              ; 70                     ; Signed Integer                                                                                                                                                                        ;
; sld_type_id             ; 34                     ; Signed Integer                                                                                                                                                                        ;
; sld_version             ; 3                      ; Signed Integer                                                                                                                                                                        ;
; sld_instance_index      ; 0                      ; Signed Integer                                                                                                                                                                        ;
; sld_auto_instance_index ; YES                    ; String                                                                                                                                                                                ;
; sld_ir_width            ; 2                      ; Signed Integer                                                                                                                                                                        ;
; sld_sim_n_scan          ; 0                      ; Signed Integer                                                                                                                                                                        ;
; sld_sim_action          ;                        ; String                                                                                                                                                                                ;
; sld_sim_total_length    ; 0                      ; Signed Integer                                                                                                                                                                        ;
; lpm_type                ; sld_virtual_jtag_basic ; String                                                                                                                                                                                ;
; lpm_hint                ; UNUSED                 ; String                                                                                                                                                                                ;
+-------------------------+------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0 ;
+-------------------+-------+-------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                      ;
+-------------------+-------+-------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 32    ; Signed Integer                                                                            ;
; TOTAL_DESCRIPTORS ; 128   ; Signed Integer                                                                            ;
; TX_FIFO_DEPTH     ; 128   ; Signed Integer                                                                            ;
; RX_FIFO_DEPTH     ; 1024  ; Signed Integer                                                                            ;
; TX_BURST_ENABLE   ; 1     ; Signed Integer                                                                            ;
; TX_BURST_TARGET   ; 8     ; Signed Integer                                                                            ;
; RX_BURST_ENABLE   ; 1     ; Signed Integer                                                                            ;
; RX_BURST_TARGET   ; 8     ; Signed Integer                                                                            ;
; TX_BURST_CBITS    ; 4     ; Signed Integer                                                                            ;
; RX_BURST_CBITS    ; 4     ; Signed Integer                                                                            ;
; MBYTE_CNT         ; 4     ; Signed Integer                                                                            ;
+-------------------+-------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_miim:miim1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; Tp             ; 1     ; Signed Integer                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_miim:miim1|eth_clockgen:clkgen ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Tp             ; 1     ; Signed Integer                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_miim:miim1|eth_shiftreg:shftrg ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Tp             ; 1     ; Signed Integer                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_miim:miim1|eth_outputcontrol:outctrl ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Tp             ; 1     ; Signed Integer                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Tp             ; 1     ; Signed Integer                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:MODER_0 ;
+----------------+----------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                                                                                 ;
+----------------+----------+--------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8        ; Signed Integer                                                                                                                       ;
; RESET_VALUE    ; 00000000 ; Unsigned Binary                                                                                                                      ;
+----------------+----------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:MODER_1 ;
+----------------+----------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                                                                                 ;
+----------------+----------+--------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8        ; Signed Integer                                                                                                                       ;
; RESET_VALUE    ; 10100000 ; Unsigned Binary                                                                                                                      ;
+----------------+----------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:MODER_2 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 1     ; Signed Integer                                                                                                                          ;
; RESET_VALUE    ; 0     ; Unsigned Binary                                                                                                                         ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:INT_MASK_0 ;
+----------------+---------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                                                                                     ;
+----------------+---------+------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7       ; Signed Integer                                                                                                                           ;
; RESET_VALUE    ; 0000000 ; Unsigned Binary                                                                                                                          ;
+----------------+---------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:IPGT_0 ;
+----------------+---------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                                                                                 ;
+----------------+---------+--------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7       ; Signed Integer                                                                                                                       ;
; RESET_VALUE    ; 0010010 ; Unsigned Binary                                                                                                                      ;
+----------------+---------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:IPGR1_0 ;
+----------------+---------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                                                                                  ;
+----------------+---------+---------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7       ; Signed Integer                                                                                                                        ;
; RESET_VALUE    ; 0001100 ; Unsigned Binary                                                                                                                       ;
+----------------+---------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:IPGR2_0 ;
+----------------+---------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                                                                                  ;
+----------------+---------+---------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7       ; Signed Integer                                                                                                                        ;
; RESET_VALUE    ; 0010010 ; Unsigned Binary                                                                                                                       ;
+----------------+---------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:PACKETLEN_0 ;
+----------------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                                                                                     ;
+----------------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8        ; Signed Integer                                                                                                                           ;
; RESET_VALUE    ; 00000000 ; Unsigned Binary                                                                                                                          ;
+----------------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:PACKETLEN_1 ;
+----------------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                                                                                     ;
+----------------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8        ; Signed Integer                                                                                                                           ;
; RESET_VALUE    ; 00000110 ; Unsigned Binary                                                                                                                          ;
+----------------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:PACKETLEN_2 ;
+----------------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                                                                                     ;
+----------------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8        ; Signed Integer                                                                                                                           ;
; RESET_VALUE    ; 01000000 ; Unsigned Binary                                                                                                                          ;
+----------------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:PACKETLEN_3 ;
+----------------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                                                                                     ;
+----------------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8        ; Signed Integer                                                                                                                           ;
; RESET_VALUE    ; 00000000 ; Unsigned Binary                                                                                                                          ;
+----------------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:COLLCONF_0 ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                      ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6      ; Signed Integer                                                                                                                            ;
; RESET_VALUE    ; 111111 ; Unsigned Binary                                                                                                                           ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:COLLCONF_2 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                             ;
; RESET_VALUE    ; 1111  ; Unsigned Binary                                                                                                                            ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:TX_BD_NUM_0 ;
+----------------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                                                                                     ;
+----------------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8        ; Signed Integer                                                                                                                           ;
; RESET_VALUE    ; 01000000 ; Unsigned Binary                                                                                                                          ;
+----------------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:CTRLMODER_0 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 3     ; Signed Integer                                                                                                                              ;
; RESET_VALUE    ; 000   ; Unsigned Binary                                                                                                                             ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:MIIMODER_0 ;
+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                                                                                    ;
+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8        ; Signed Integer                                                                                                                          ;
; RESET_VALUE    ; 01100100 ; Unsigned Binary                                                                                                                         ;
+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:MIIMODER_1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 1     ; Signed Integer                                                                                                                             ;
; RESET_VALUE    ; 0     ; Unsigned Binary                                                                                                                            ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:MIICOMMAND0 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 1     ; Signed Integer                                                                                                                              ;
; RESET_VALUE    ; 0     ; Unsigned Binary                                                                                                                             ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:MIICOMMAND1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 1     ; Signed Integer                                                                                                                              ;
; RESET_VALUE    ; 0     ; Unsigned Binary                                                                                                                             ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:MIICOMMAND2 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 1     ; Signed Integer                                                                                                                              ;
; RESET_VALUE    ; 0     ; Unsigned Binary                                                                                                                             ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:MIIADDRESS_0 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 5     ; Signed Integer                                                                                                                               ;
; RESET_VALUE    ; 00000 ; Unsigned Binary                                                                                                                              ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:MIIADDRESS_1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 5     ; Signed Integer                                                                                                                               ;
; RESET_VALUE    ; 00000 ; Unsigned Binary                                                                                                                              ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:MIITX_DATA_0 ;
+----------------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                                                                                      ;
+----------------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8        ; Signed Integer                                                                                                                            ;
; RESET_VALUE    ; 00000000 ; Unsigned Binary                                                                                                                           ;
+----------------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:MIITX_DATA_1 ;
+----------------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                                                                                      ;
+----------------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8        ; Signed Integer                                                                                                                            ;
; RESET_VALUE    ; 00000000 ; Unsigned Binary                                                                                                                           ;
+----------------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:MIIRX_DATA ;
+----------------+------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value            ; Type                                                                                                                            ;
+----------------+------------------+---------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 16               ; Signed Integer                                                                                                                  ;
; RESET_VALUE    ; 0000000000000000 ; Unsigned Binary                                                                                                                 ;
+----------------+------------------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:MAC_ADDR0_0 ;
+----------------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                                                                                     ;
+----------------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8        ; Signed Integer                                                                                                                           ;
; RESET_VALUE    ; 00000000 ; Unsigned Binary                                                                                                                          ;
+----------------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:MAC_ADDR0_1 ;
+----------------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                                                                                     ;
+----------------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8        ; Signed Integer                                                                                                                           ;
; RESET_VALUE    ; 00000000 ; Unsigned Binary                                                                                                                          ;
+----------------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:MAC_ADDR0_2 ;
+----------------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                                                                                     ;
+----------------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8        ; Signed Integer                                                                                                                           ;
; RESET_VALUE    ; 00000000 ; Unsigned Binary                                                                                                                          ;
+----------------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:MAC_ADDR0_3 ;
+----------------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                                                                                     ;
+----------------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8        ; Signed Integer                                                                                                                           ;
; RESET_VALUE    ; 00000000 ; Unsigned Binary                                                                                                                          ;
+----------------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:MAC_ADDR1_0 ;
+----------------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                                                                                     ;
+----------------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8        ; Signed Integer                                                                                                                           ;
; RESET_VALUE    ; 00000000 ; Unsigned Binary                                                                                                                          ;
+----------------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:MAC_ADDR1_1 ;
+----------------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                                                                                     ;
+----------------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8        ; Signed Integer                                                                                                                           ;
; RESET_VALUE    ; 00000000 ; Unsigned Binary                                                                                                                          ;
+----------------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:RXHASH0_0 ;
+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                                                                                   ;
+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8        ; Signed Integer                                                                                                                         ;
; RESET_VALUE    ; 00000000 ; Unsigned Binary                                                                                                                        ;
+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:RXHASH0_1 ;
+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                                                                                   ;
+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8        ; Signed Integer                                                                                                                         ;
; RESET_VALUE    ; 00000000 ; Unsigned Binary                                                                                                                        ;
+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:RXHASH0_2 ;
+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                                                                                   ;
+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8        ; Signed Integer                                                                                                                         ;
; RESET_VALUE    ; 00000000 ; Unsigned Binary                                                                                                                        ;
+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:RXHASH0_3 ;
+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                                                                                   ;
+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8        ; Signed Integer                                                                                                                         ;
; RESET_VALUE    ; 00000000 ; Unsigned Binary                                                                                                                        ;
+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:RXHASH1_0 ;
+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                                                                                   ;
+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8        ; Signed Integer                                                                                                                         ;
; RESET_VALUE    ; 00000000 ; Unsigned Binary                                                                                                                        ;
+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:RXHASH1_1 ;
+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                                                                                   ;
+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8        ; Signed Integer                                                                                                                         ;
; RESET_VALUE    ; 00000000 ; Unsigned Binary                                                                                                                        ;
+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:RXHASH1_2 ;
+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                                                                                   ;
+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8        ; Signed Integer                                                                                                                         ;
; RESET_VALUE    ; 00000000 ; Unsigned Binary                                                                                                                        ;
+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:RXHASH1_3 ;
+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                                                                                   ;
+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8        ; Signed Integer                                                                                                                         ;
; RESET_VALUE    ; 00000000 ; Unsigned Binary                                                                                                                        ;
+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:TXCTRL_0 ;
+----------------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                                                                                  ;
+----------------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8        ; Signed Integer                                                                                                                        ;
; RESET_VALUE    ; 00000000 ; Unsigned Binary                                                                                                                       ;
+----------------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:TXCTRL_1 ;
+----------------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                                                                                  ;
+----------------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8        ; Signed Integer                                                                                                                        ;
; RESET_VALUE    ; 00000000 ; Unsigned Binary                                                                                                                       ;
+----------------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:TXCTRL_2 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 1     ; Signed Integer                                                                                                                           ;
; RESET_VALUE    ; 0     ; Unsigned Binary                                                                                                                          ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_maccontrol:maccontrol1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Tp             ; 1     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Tp             ; 1     ; Signed Integer                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_maccontrol:maccontrol1|eth_transmitcontrol:transmitcontrol1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Tp             ; 1     ; Signed Integer                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_txethmac:txethmac1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Tp             ; 1     ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_txethmac:txethmac1|eth_txcounters:txcounters1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Tp             ; 1     ; Signed Integer                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_txethmac:txethmac1|eth_txstatem:txstatem1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Tp             ; 1     ; Signed Integer                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_txethmac:txethmac1|eth_crc:txcrc ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Tp             ; 1     ; Signed Integer                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_txethmac:txethmac1|eth_random:random1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Tp             ; 1     ; Signed Integer                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_rxethmac:rxethmac1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Tp             ; 1     ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_rxethmac:rxethmac1|eth_rxstatem:rxstatem1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Tp             ; 1     ; Signed Integer                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Tp             ; 1     ; Signed Integer                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_rxethmac:rxethmac1|eth_rxaddrcheck:rxaddrcheck1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Tp             ; 1     ; Signed Integer                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_rxethmac:rxethmac1|eth_crc:crcrx ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Tp             ; 1     ; Signed Integer                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                   ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; DESC_COUNT      ; 128   ; Signed Integer                                                                                                         ;
; RX_FIFO_DEPTH   ; 1024  ; Signed Integer                                                                                                         ;
; TX_FIFO_DEPTH   ; 128   ; Signed Integer                                                                                                         ;
; MEM_WIDTH       ; 32    ; Signed Integer                                                                                                         ;
; TX_BURST_ENABLE ; 1     ; Signed Integer                                                                                                         ;
; TX_BURST_TARGET ; 8     ; Signed Integer                                                                                                         ;
; RX_BURST_ENABLE ; 1     ; Signed Integer                                                                                                         ;
; RX_BURST_TARGET ; 8     ; Signed Integer                                                                                                         ;
; TX_BURST_CBITS  ; 4     ; Signed Integer                                                                                                         ;
; RX_BURST_CBITS  ; 4     ; Signed Integer                                                                                                         ;
; MBYTE_CNT       ; 4     ; Signed Integer                                                                                                         ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_bd_ram:desc_ram ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; DEPTH          ; 256   ; Signed Integer                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; MEM_WIDTH      ; 32    ; Signed Integer                                                                                                                                          ;
; BURST_TARGET   ; 8     ; Signed Integer                                                                                                                                          ;
; BURST_ENABLE   ; 1     ; Signed Integer                                                                                                                                          ;
; FIFO_DEPTH     ; 1024  ; Signed Integer                                                                                                                                          ;
; BURST_CBITS    ; 4     ; Signed Integer                                                                                                                                          ;
; MBYTE_CNT      ; 4     ; Signed Integer                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEPTH          ; 1024  ; Signed Integer                                                                                                                                                                                 ;
; WIDTH          ; 36    ; Signed Integer                                                                                                                                                                                 ;
; WIDTHU         ; 11    ; Signed Integer                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component ;
+-------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                                                                                                   ;
+-------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                                                                                                                                                ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                                                                                                             ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                                                                                                           ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                                                                                                           ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                                                                                                         ;
; LPM_WIDTH               ; 36           ; Signed Integer                                                                                                                                                                                         ;
; LPM_NUMWORDS            ; 1024         ; Signed Integer                                                                                                                                                                                         ;
; LPM_WIDTHU              ; 11           ; Signed Integer                                                                                                                                                                                         ;
; LPM_SHOWAHEAD           ; ON           ; Untyped                                                                                                                                                                                                ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                                                                                                                ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                                                                                                                ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                                                                                                ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                                                                                                                ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                                                                                                                                                ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                                                                                                                                                ;
; RDSYNC_DELAYPIPE        ; 5            ; Signed Integer                                                                                                                                                                                         ;
; WRSYNC_DELAYPIPE        ; 5            ; Signed Integer                                                                                                                                                                                         ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                                                                                                                                                ;
; MAXIMIZE_SPEED          ; 7            ; Untyped                                                                                                                                                                                                ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                                                                                                ;
; ADD_USEDW_MSB_BIT       ; ON           ; Untyped                                                                                                                                                                                                ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                                                                                                                                                ;
; CBXI_PARAMETER          ; dcfifo_7rm1  ; Untyped                                                                                                                                                                                                ;
+-------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEPTH          ; 512   ; Signed Integer                                                                                                                                                                                ;
; WIDTH          ; 25    ; Signed Integer                                                                                                                                                                                ;
; WIDTHU         ; 10    ; Signed Integer                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                                                                                                  ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                                                                                                                                               ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                                                                                                            ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                                                                                                          ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                                                                                                        ;
; LPM_WIDTH               ; 25           ; Signed Integer                                                                                                                                                                                        ;
; LPM_NUMWORDS            ; 512          ; Signed Integer                                                                                                                                                                                        ;
; LPM_WIDTHU              ; 10           ; Signed Integer                                                                                                                                                                                        ;
; LPM_SHOWAHEAD           ; ON           ; Untyped                                                                                                                                                                                               ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                                                                                                               ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                                                                                                               ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                                                                                               ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                                                                                                               ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                                                                                                                                               ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                                                                                                                                               ;
; RDSYNC_DELAYPIPE        ; 5            ; Signed Integer                                                                                                                                                                                        ;
; WRSYNC_DELAYPIPE        ; 5            ; Signed Integer                                                                                                                                                                                        ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                                                                                                                                               ;
; MAXIMIZE_SPEED          ; 7            ; Untyped                                                                                                                                                                                               ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                                                                                               ;
; ADD_USEDW_MSB_BIT       ; ON           ; Untyped                                                                                                                                                                                               ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                                                                                                                                               ;
; CBXI_PARAMETER          ; dcfifo_ipm1  ; Untyped                                                                                                                                                                                               ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; MEM_WIDTH      ; 32    ; Signed Integer                                                                                                                                          ;
; BURST_ENABLE   ; 1     ; Signed Integer                                                                                                                                          ;
; BURST_TARGET   ; 8     ; Signed Integer                                                                                                                                          ;
; FIFO_DEPTH     ; 128   ; Signed Integer                                                                                                                                          ;
; BURST_CBITS    ; 4     ; Signed Integer                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEPTH          ; 128   ; Signed Integer                                                                                                                                                                        ;
; WIDTH          ; 36    ; Signed Integer                                                                                                                                                                        ;
; WIDTHU         ; 8     ; Signed Integer                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                                                                                          ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                                                                                                                                       ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                                                                                                    ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                                                                                                  ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                                                                                                ;
; LPM_WIDTH               ; 36           ; Signed Integer                                                                                                                                                                                ;
; LPM_NUMWORDS            ; 128          ; Signed Integer                                                                                                                                                                                ;
; LPM_WIDTHU              ; 8            ; Signed Integer                                                                                                                                                                                ;
; LPM_SHOWAHEAD           ; ON           ; Untyped                                                                                                                                                                                       ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                                                                                                       ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                                                                                                       ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                                                                                       ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                                                                                                       ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                                                                                                                                       ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                                                                                                                                       ;
; RDSYNC_DELAYPIPE        ; 5            ; Signed Integer                                                                                                                                                                                ;
; WRSYNC_DELAYPIPE        ; 5            ; Signed Integer                                                                                                                                                                                ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                                                                                                                                       ;
; MAXIMIZE_SPEED          ; 7            ; Untyped                                                                                                                                                                                       ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                                                                                       ;
; ADD_USEDW_MSB_BIT       ; ON           ; Untyped                                                                                                                                                                                       ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                                                                                                                                       ;
; CBXI_PARAMETER          ; dcfifo_7nm1  ; Untyped                                                                                                                                                                                       ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_macstatus:macstatus1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Tp             ; 1     ; Signed Integer                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                              ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                        ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                      ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                      ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                    ;
; lpm_width               ; 8            ; Signed Integer                                                                                                    ;
; LPM_NUMWORDS            ; 64           ; Signed Integer                                                                                                    ;
; LPM_WIDTHU              ; 6            ; Signed Integer                                                                                                    ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                                           ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                           ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                           ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                           ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                           ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                           ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                           ;
; USE_EAB                 ; ON           ; Untyped                                                                                                           ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                           ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                           ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                           ;
; CBXI_PARAMETER          ; scfifo_jr21  ; Untyped                                                                                                           ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                              ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                        ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                      ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                      ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                    ;
; lpm_width               ; 8            ; Signed Integer                                                                                                    ;
; LPM_NUMWORDS            ; 64           ; Signed Integer                                                                                                    ;
; LPM_WIDTHU              ; 6            ; Signed Integer                                                                                                    ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                                           ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                           ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                           ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                           ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                           ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                           ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                           ;
; USE_EAB                 ; ON           ; Untyped                                                                                                           ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                           ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                           ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                           ;
; CBXI_PARAMETER          ; scfifo_jr21  ; Untyped                                                                                                           ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic ;
+-------------------------+----------------------------------+--------------------------------------------------------------------------------------+
; Parameter Name          ; Value                            ; Type                                                                                 ;
+-------------------------+----------------------------------+--------------------------------------------------------------------------------------+
; INSTANCE_ID             ; 0                                ; Signed Integer                                                                       ;
; SLD_NODE_INFO           ; 00001100000000000110111000000000 ; Unsigned Binary                                                                      ;
; SLD_AUTO_INSTANCE_INDEX ; YES                              ; String                                                                               ;
; LOG2_TXFIFO_DEPTH       ; 6                                ; Signed Integer                                                                       ;
; LOG2_RXFIFO_DEPTH       ; 6                                ; Signed Integer                                                                       ;
; RESERVED                ; 0                                ; Signed Integer                                                                       ;
; DATA_WIDTH              ; 8                                ; Signed Integer                                                                       ;
; NODE_IR_WIDTH           ; 1                                ; Signed Integer                                                                       ;
; SCAN_LENGTH             ; 11                               ; Signed Integer                                                                       ;
+-------------------------+----------------------------------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|sensor:the_sensor|apio_sensor:sensor ;
+---------------------+------------------------------------+-------------------------------------------------------+
; Parameter Name      ; Value                              ; Type                                                  ;
+---------------------+------------------------------------+-------------------------------------------------------+
; RED_THRESHOLD_MIN   ; 0000011001010100000000000000000000 ; Unsigned Binary                                       ;
; RED_THRESHOLD_MAX   ; 0000111111111101010001010101000101 ; Unsigned Binary                                       ;
; GREEN_THRESHOLD_MIN ; 0000000000000001000100110000000000 ; Unsigned Binary                                       ;
; GREEN_THRESHOLD_MAX ; 0000100011101111111111111000111011 ; Unsigned Binary                                       ;
; BLUE_THRESHOLD_MIN  ; 0000000000000000000000000011010100 ; Unsigned Binary                                       ;
; BLUE_THRESHOLD_MAX  ; 0000100010011010001001101111111111 ; Unsigned Binary                                       ;
+---------------------+------------------------------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|sram:the_sram|TERASIC_SRAM:sram ;
+----------------+-------+------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------+
; DATA_BITS      ; 16    ; Signed Integer                                                                     ;
; ADDR_BITS      ; 20    ; Signed Integer                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|tracker_0:the_tracker_0|avalon_locator:tracker_0 ;
+----------------+----------------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                       ;
+----------------+----------------+--------------------------------------------------------------------------------------------+
; X              ; 00000000000000 ; Unsigned Binary                                                                            ;
; Y              ; 00000000000000 ; Unsigned Binary                                                                            ;
; WIDTH          ; 00101000100000 ; Unsigned Binary                                                                            ;
; HEIGHT         ; 00011110011000 ; Unsigned Binary                                                                            ;
+----------------+----------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|tracker_1:the_tracker_1|avalon_locator:tracker_1 ;
+----------------+----------------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                       ;
+----------------+----------------+--------------------------------------------------------------------------------------------+
; X              ; 00000000000000 ; Unsigned Binary                                                                            ;
; Y              ; 00000000000000 ; Unsigned Binary                                                                            ;
; WIDTH          ; 00101000100000 ; Unsigned Binary                                                                            ;
; HEIGHT         ; 00011110011000 ; Unsigned Binary                                                                            ;
+----------------+----------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|tracker_2:the_tracker_2|avalon_locator:tracker_2 ;
+----------------+----------------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                       ;
+----------------+----------------+--------------------------------------------------------------------------------------------+
; X              ; 00000000000000 ; Unsigned Binary                                                                            ;
; Y              ; 00000000000000 ; Unsigned Binary                                                                            ;
; WIDTH          ; 00101000100000 ; Unsigned Binary                                                                            ;
; HEIGHT         ; 00011110011000 ; Unsigned Binary                                                                            ;
+----------------+----------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|tracker_3:the_tracker_3|avalon_locator:tracker_3 ;
+----------------+----------------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                       ;
+----------------+----------------+--------------------------------------------------------------------------------------------+
; X              ; 00000000000000 ; Unsigned Binary                                                                            ;
; Y              ; 00000000000000 ; Unsigned Binary                                                                            ;
; WIDTH          ; 00101000100000 ; Unsigned Binary                                                                            ;
; HEIGHT         ; 00011110011000 ; Unsigned Binary                                                                            ;
+----------------+----------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|tracker_4:the_tracker_4|avalon_locator:tracker_4 ;
+----------------+----------------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                       ;
+----------------+----------------+--------------------------------------------------------------------------------------------+
; X              ; 00000000000000 ; Unsigned Binary                                                                            ;
; Y              ; 00000000000000 ; Unsigned Binary                                                                            ;
; WIDTH          ; 00101000100000 ; Unsigned Binary                                                                            ;
; HEIGHT         ; 00011110011000 ; Unsigned Binary                                                                            ;
+----------------+----------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|tracker_5:the_tracker_5|avalon_locator:tracker_5 ;
+----------------+----------------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                       ;
+----------------+----------------+--------------------------------------------------------------------------------------------+
; X              ; 00000000000000 ; Unsigned Binary                                                                            ;
; Y              ; 00000000000000 ; Unsigned Binary                                                                            ;
; WIDTH          ; 00101000100000 ; Unsigned Binary                                                                            ;
; HEIGHT         ; 00011110011000 ; Unsigned Binary                                                                            ;
+----------------+----------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_controller:vga_ctrl ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; H_SYNC_CYC     ; 96    ; Signed Integer                              ;
; H_SYNC_BACK    ; 48    ; Signed Integer                              ;
; H_SYNC_ACT     ; 640   ; Signed Integer                              ;
; H_SYNC_FRONT   ; 16    ; Signed Integer                              ;
; H_SYNC_TOTAL   ; 800   ; Signed Integer                              ;
; V_SYNC_CYC     ; 2     ; Signed Integer                              ;
; V_SYNC_BACK    ; 33    ; Signed Integer                              ;
; V_SYNC_ACT     ; 480   ; Signed Integer                              ;
; V_SYNC_FRONT   ; 10    ; Signed Integer                              ;
; V_SYNC_TOTAL   ; 525   ; Signed Integer                              ;
; X_START        ; 0     ; Signed Integer                              ;
; Y_START        ; 0     ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_hub:auto_hub                                             ;
+--------------------------+------------------------------------------------------------------+-----------------+
; Parameter Name           ; Value                                                            ; Type            ;
+--------------------------+------------------------------------------------------------------+-----------------+
; sld_hub_ip_version       ; 1                                                                ; Untyped         ;
; sld_hub_ip_minor_version ; 4                                                                ; Untyped         ;
; sld_common_ip_version    ; 0                                                                ; Untyped         ;
; device_family            ; Cyclone IV E                                                     ; Untyped         ;
; n_nodes                  ; 2                                                                ; Untyped         ;
; n_sel_bits               ; 2                                                                ; Untyped         ;
; n_node_ir_bits           ; 5                                                                ; Untyped         ;
; node_info                ; 0000110000000000011011100000000000011001000100000100011000000000 ; Unsigned Binary ;
; compilation_mode         ; 1                                                                ; Untyped         ;
; BROADCAST_FEATURE        ; 1                                                                ; Signed Integer  ;
; FORCE_IR_CAPTURE_FEATURE ; 1                                                                ; Signed Integer  ;
+--------------------------+------------------------------------------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_bd_ram:desc_ram|altsyncram:ram_rtl_0 ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                     ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                  ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                                                                                  ;
; WIDTH_A                            ; 32                   ; Untyped                                                                                                                                  ;
; WIDTHAD_A                          ; 8                    ; Untyped                                                                                                                                  ;
; NUMWORDS_A                         ; 256                  ; Untyped                                                                                                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                  ;
; WIDTH_B                            ; 32                   ; Untyped                                                                                                                                  ;
; WIDTHAD_B                          ; 8                    ; Untyped                                                                                                                                  ;
; NUMWORDS_B                         ; 256                  ; Untyped                                                                                                                                  ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                                                                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                                                                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                  ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                  ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_umm1      ; Untyped                                                                                                                                  ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|fifo_prg:fbuffer[1].ffbuf|ff_ram:mem|altsyncram:data_rtl_1 ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                    ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                 ;
; WIDTH_A                            ; 3                    ; Untyped                                                                                                 ;
; WIDTHAD_A                          ; 12                   ; Untyped                                                                                                 ;
; NUMWORDS_A                         ; 4096                 ; Untyped                                                                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                 ;
; WIDTH_B                            ; 3                    ; Untyped                                                                                                 ;
; WIDTHAD_B                          ; 12                   ; Untyped                                                                                                 ;
; NUMWORDS_B                         ; 4096                 ; Untyped                                                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                 ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                 ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_23h1      ; Untyped                                                                                                 ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|fifo_prg:fbuffer[2].ffbuf|ff_ram:mem|altsyncram:data_rtl_2 ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                    ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                 ;
; WIDTH_A                            ; 3                    ; Untyped                                                                                                 ;
; WIDTHAD_A                          ; 12                   ; Untyped                                                                                                 ;
; NUMWORDS_A                         ; 4096                 ; Untyped                                                                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                 ;
; WIDTH_B                            ; 3                    ; Untyped                                                                                                 ;
; WIDTHAD_B                          ; 12                   ; Untyped                                                                                                 ;
; NUMWORDS_B                         ; 4096                 ; Untyped                                                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                 ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                 ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_23h1      ; Untyped                                                                                                 ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: camera_controller:camera_ctrl|raw2rgb:rgb|Line_Buffer:lbuff|fifo_prog:fifo|fifo_ram:mem1|altsyncram:data_rtl_3 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                             ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                             ;
; WIDTH_A                            ; 8                    ; Untyped                                                                                             ;
; WIDTHAD_A                          ; 11                   ; Untyped                                                                                             ;
; NUMWORDS_A                         ; 2048                 ; Untyped                                                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                             ;
; WIDTH_B                            ; 8                    ; Untyped                                                                                             ;
; WIDTHAD_B                          ; 11                   ; Untyped                                                                                             ;
; NUMWORDS_B                         ; 2048                 ; Untyped                                                                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                             ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                             ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                             ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                             ;
; CBXI_PARAMETER                     ; altsyncram_03h1      ; Untyped                                                                                             ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: camera_controller:camera_ctrl|raw2rgb:rgb|Line_Buffer:lbuff|fifo_prog:fifo|fifo_ram:mem2|altsyncram:data_rtl_4 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                             ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                             ;
; WIDTH_A                            ; 8                    ; Untyped                                                                                             ;
; WIDTHAD_A                          ; 10                   ; Untyped                                                                                             ;
; NUMWORDS_A                         ; 1024                 ; Untyped                                                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                             ;
; WIDTH_B                            ; 8                    ; Untyped                                                                                             ;
; WIDTHAD_B                          ; 10                   ; Untyped                                                                                             ;
; NUMWORDS_B                         ; 1024                 ; Untyped                                                                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                             ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                             ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                             ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                             ;
; CBXI_PARAMETER                     ; altsyncram_g2h1      ; Untyped                                                                                             ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: camera_controller:camera_ctrl|rgb2hue:hue|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+-------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                      ;
+------------------------------------------------+--------------+-------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                            ;
; LPM_WIDTHA                                     ; 7            ; Untyped                                   ;
; LPM_WIDTHB                                     ; 12           ; Untyped                                   ;
; LPM_WIDTHP                                     ; 19           ; Untyped                                   ;
; LPM_WIDTHR                                     ; 19           ; Untyped                                   ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                   ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                   ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                   ;
; LATENCY                                        ; 0            ; Untyped                                   ;
; INPUT_A_IS_CONSTANT                            ; YES          ; Untyped                                   ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                   ;
; USE_EAB                                        ; OFF          ; Untyped                                   ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                   ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                   ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                   ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                       ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                   ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                   ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                   ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                                   ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                   ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                   ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                   ;
+------------------------------------------------+--------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sdram_controller:sdram_ctrl|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+-----------------------------+
; Parameter Name                                 ; Value        ; Type                        ;
+------------------------------------------------+--------------+-----------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE              ;
; LPM_WIDTHA                                     ; 16           ; Untyped                     ;
; LPM_WIDTHB                                     ; 16           ; Untyped                     ;
; LPM_WIDTHP                                     ; 32           ; Untyped                     ;
; LPM_WIDTHR                                     ; 32           ; Untyped                     ;
; LPM_WIDTHS                                     ; 1            ; Untyped                     ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                     ;
; LPM_PIPELINE                                   ; 0            ; Untyped                     ;
; LATENCY                                        ; 0            ; Untyped                     ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                     ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                     ;
; USE_EAB                                        ; OFF          ; Untyped                     ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                     ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                     ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                     ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K         ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                     ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                     ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                     ;
; CBXI_PARAMETER                                 ; mult_7dt     ; Untyped                     ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                     ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                     ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                     ;
+------------------------------------------------+--------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: camera_controller:camera_ctrl|rgb2hue:hue|lpm_divide:Div0 ;
+------------------------+----------------+------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                             ;
+------------------------+----------------+------------------------------------------------------------------+
; LPM_WIDTHN             ; 12             ; Untyped                                                          ;
; LPM_WIDTHD             ; 8              ; Untyped                                                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                          ;
; LPM_PIPELINE           ; 0              ; Untyped                                                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                          ;
; CBXI_PARAMETER         ; lpm_divide_2jm ; Untyped                                                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                   ;
+------------------------+----------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                         ;
+-------------------------------+--------------------------------------+
; Name                          ; Value                                ;
+-------------------------------+--------------------------------------+
; Number of entity instances    ; 1                                    ;
; Entity Instance               ; sdram_pll:u6|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                               ;
;     -- PLL_TYPE               ; AUTO                                 ;
;     -- PRIMARY_CLOCK          ; INCLK0                               ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                    ;
;     -- VCO_MULTIPLY_BY        ; 0                                    ;
;     -- VCO_DIVIDE_BY          ; 0                                    ;
+-------------------------------+--------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                                                                                                                                                                    ;
+----------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                                                                              ;
+----------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 9                                                                                                                                                                                                  ;
; Entity Instance            ; sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component                                                                                                ;
;     -- FIFO Type           ; Dual Clock                                                                                                                                                                                         ;
;     -- LPM_WIDTH           ; 16                                                                                                                                                                                                 ;
;     -- LPM_NUMWORDS        ; 2048                                                                                                                                                                                               ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                                                                ;
;     -- USE_EAB             ; ON                                                                                                                                                                                                 ;
; Entity Instance            ; sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component                                                                                                ;
;     -- FIFO Type           ; Dual Clock                                                                                                                                                                                         ;
;     -- LPM_WIDTH           ; 16                                                                                                                                                                                                 ;
;     -- LPM_NUMWORDS        ; 2048                                                                                                                                                                                               ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                                                                ;
;     -- USE_EAB             ; ON                                                                                                                                                                                                 ;
; Entity Instance            ; sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component                                                                                                 ;
;     -- FIFO Type           ; Dual Clock                                                                                                                                                                                         ;
;     -- LPM_WIDTH           ; 16                                                                                                                                                                                                 ;
;     -- LPM_NUMWORDS        ; 2048                                                                                                                                                                                               ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                                                                ;
;     -- USE_EAB             ; ON                                                                                                                                                                                                 ;
; Entity Instance            ; sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component                                                                                                 ;
;     -- FIFO Type           ; Dual Clock                                                                                                                                                                                         ;
;     -- LPM_WIDTH           ; 16                                                                                                                                                                                                 ;
;     -- LPM_NUMWORDS        ; 2048                                                                                                                                                                                               ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                                                                ;
;     -- USE_EAB             ; ON                                                                                                                                                                                                 ;
; Entity Instance            ; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo                                                ;
;     -- FIFO Type           ; Dual Clock                                                                                                                                                                                         ;
;     -- LPM_WIDTH           ; 56                                                                                                                                                                                                 ;
;     -- LPM_NUMWORDS        ; 32                                                                                                                                                                                                 ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                                                                ;
;     -- USE_EAB             ; ON                                                                                                                                                                                                 ;
; Entity Instance            ; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo                                                      ;
;     -- FIFO Type           ; Dual Clock                                                                                                                                                                                         ;
;     -- LPM_WIDTH           ; 33                                                                                                                                                                                                 ;
;     -- LPM_NUMWORDS        ; 256                                                                                                                                                                                                ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                                                                ;
;     -- USE_EAB             ; ON                                                                                                                                                                                                 ;
; Entity Instance            ; DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                                                                                                                                                         ;
;     -- LPM_WIDTH           ; 36                                                                                                                                                                                                 ;
;     -- LPM_NUMWORDS        ; 1024                                                                                                                                                                                               ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                                                                 ;
;     -- USE_EAB             ; ON                                                                                                                                                                                                 ;
; Entity Instance            ; DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component  ;
;     -- FIFO Type           ; Dual Clock                                                                                                                                                                                         ;
;     -- LPM_WIDTH           ; 25                                                                                                                                                                                                 ;
;     -- LPM_NUMWORDS        ; 512                                                                                                                                                                                                ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                                                                 ;
;     -- USE_EAB             ; ON                                                                                                                                                                                                 ;
; Entity Instance            ; DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component          ;
;     -- FIFO Type           ; Dual Clock                                                                                                                                                                                         ;
;     -- LPM_WIDTH           ; 36                                                                                                                                                                                                 ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                                                                                ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                                                                 ;
;     -- USE_EAB             ; ON                                                                                                                                                                                                 ;
+----------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                               ;
+----------------------------+---------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                         ;
+----------------------------+---------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                             ;
; Entity Instance            ; DE2_115_SOPC:DE2_115_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                  ;
;     -- lpm_width           ; 8                                                                                                             ;
;     -- LPM_NUMWORDS        ; 64                                                                                                            ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                           ;
;     -- USE_EAB             ; ON                                                                                                            ;
; Entity Instance            ; DE2_115_SOPC:DE2_115_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                  ;
;     -- lpm_width           ; 8                                                                                                             ;
;     -- LPM_NUMWORDS        ; 64                                                                                                            ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                           ;
;     -- USE_EAB             ; ON                                                                                                            ;
+----------------------------+---------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                                                                      ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                                                                     ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 15                                                                                                                                                                                                                        ;
; Entity Instance                           ; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram                                                                                                                       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                 ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                        ;
;     -- NUMWORDS_A                         ; 4096                                                                                                                                                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                              ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                        ;
;     -- NUMWORDS_B                         ; 4096                                                                                                                                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                 ;
; Entity Instance                           ; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram                                                                                                                         ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                 ;
;     -- WIDTH_A                            ; 20                                                                                                                                                                                                                        ;
;     -- NUMWORDS_A                         ; 512                                                                                                                                                                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                              ;
;     -- WIDTH_B                            ; 20                                                                                                                                                                                                                        ;
;     -- NUMWORDS_B                         ; 512                                                                                                                                                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                  ;
; Entity Instance                           ; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_bht_module:cpu_bht|altsyncram:the_altsyncram                                                                                                                               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                 ;
;     -- WIDTH_A                            ; 2                                                                                                                                                                                                                         ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                              ;
;     -- WIDTH_B                            ; 2                                                                                                                                                                                                                         ;
;     -- NUMWORDS_B                         ; 256                                                                                                                                                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                  ;
; Entity Instance                           ; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                 ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                        ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                              ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                        ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                  ;
; Entity Instance                           ; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                 ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                        ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                              ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                        ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                  ;
; Entity Instance                           ; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_dc_tag_module:cpu_dc_tag|altsyncram:the_altsyncram                                                                                                                         ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                 ;
;     -- WIDTH_A                            ; 14                                                                                                                                                                                                                        ;
;     -- NUMWORDS_A                         ; 512                                                                                                                                                                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                              ;
;     -- WIDTH_B                            ; 14                                                                                                                                                                                                                        ;
;     -- NUMWORDS_B                         ; 512                                                                                                                                                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                  ;
; Entity Instance                           ; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_dc_data_module:cpu_dc_data|altsyncram:the_altsyncram                                                                                                                       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                 ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                        ;
;     -- NUMWORDS_A                         ; 4096                                                                                                                                                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                              ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                        ;
;     -- NUMWORDS_B                         ; 4096                                                                                                                                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                 ;
; Entity Instance                           ; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim|altsyncram:the_altsyncram                                                                                                                   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                 ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                        ;
;     -- NUMWORDS_A                         ; 8                                                                                                                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                              ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                        ;
;     -- NUMWORDS_B                         ; 8                                                                                                                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                  ;
; Entity Instance                           ; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram     ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                                                                                                           ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                        ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                              ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                        ;
;     -- NUMWORDS_B                         ; 256                                                                                                                                                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                  ;
; Entity Instance                           ; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                                                                                                           ;
;     -- WIDTH_A                            ; 36                                                                                                                                                                                                                        ;
;     -- NUMWORDS_A                         ; 128                                                                                                                                                                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                              ;
;     -- WIDTH_B                            ; 36                                                                                                                                                                                                                        ;
;     -- NUMWORDS_B                         ; 128                                                                                                                                                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                  ;
; Entity Instance                           ; DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_bd_ram:desc_ram|altsyncram:ram_rtl_0                                                                       ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                                                                                                           ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                        ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                              ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                        ;
;     -- NUMWORDS_B                         ; 256                                                                                                                                                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                 ;
; Entity Instance                           ; sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|fifo_prg:fbuffer[1].ffbuf|ff_ram:mem|altsyncram:data_rtl_1                                                                                                        ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                 ;
;     -- WIDTH_A                            ; 3                                                                                                                                                                                                                         ;
;     -- NUMWORDS_A                         ; 4096                                                                                                                                                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                              ;
;     -- WIDTH_B                            ; 3                                                                                                                                                                                                                         ;
;     -- NUMWORDS_B                         ; 4096                                                                                                                                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                  ;
; Entity Instance                           ; sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|fifo_prg:fbuffer[2].ffbuf|ff_ram:mem|altsyncram:data_rtl_2                                                                                                        ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                 ;
;     -- WIDTH_A                            ; 3                                                                                                                                                                                                                         ;
;     -- NUMWORDS_A                         ; 4096                                                                                                                                                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                              ;
;     -- WIDTH_B                            ; 3                                                                                                                                                                                                                         ;
;     -- NUMWORDS_B                         ; 4096                                                                                                                                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                  ;
; Entity Instance                           ; camera_controller:camera_ctrl|raw2rgb:rgb|Line_Buffer:lbuff|fifo_prog:fifo|fifo_ram:mem1|altsyncram:data_rtl_3                                                                                                            ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                 ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                                                                         ;
;     -- NUMWORDS_A                         ; 2048                                                                                                                                                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                              ;
;     -- WIDTH_B                            ; 8                                                                                                                                                                                                                         ;
;     -- NUMWORDS_B                         ; 2048                                                                                                                                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                  ;
; Entity Instance                           ; camera_controller:camera_ctrl|raw2rgb:rgb|Line_Buffer:lbuff|fifo_prog:fifo|fifo_ram:mem2|altsyncram:data_rtl_4                                                                                                            ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                 ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                                                                         ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                                                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                              ;
;     -- WIDTH_B                            ; 8                                                                                                                                                                                                                         ;
;     -- NUMWORDS_B                         ; 1024                                                                                                                                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                  ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; altmult_add Parameter Settings by Entity Instance                                                                                                     ;
+---------------------------------------+---------------------------------------------------------------------------------------------------------------+
; Name                                  ; Value                                                                                                         ;
+---------------------------------------+---------------------------------------------------------------------------------------------------------------+
; Number of entity instances            ; 2                                                                                                             ;
; Entity Instance                       ; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1 ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                           ;
;     -- NUMBER_OF_MULTIPLIERS          ; 1                                                                                                             ;
;     -- port_signa                     ; PORT_UNUSED                                                                                                   ;
;     -- port_signb                     ; PORT_UNUSED                                                                                                   ;
;     -- REPRESENTATION_A               ; UNSIGNED                                                                                                      ;
;     -- REPRESENTATION_B               ; UNSIGNED                                                                                                      ;
;     -- WIDTH_A                        ; 16                                                                                                            ;
;     -- WIDTH_B                        ; 16                                                                                                            ;
;     -- WIDTH_RESULT                   ; 32                                                                                                            ;
; Entity Instance                       ; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2 ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                           ;
;     -- NUMBER_OF_MULTIPLIERS          ; 1                                                                                                             ;
;     -- port_signa                     ; PORT_UNUSED                                                                                                   ;
;     -- port_signb                     ; PORT_UNUSED                                                                                                   ;
;     -- REPRESENTATION_A               ; UNSIGNED                                                                                                      ;
;     -- REPRESENTATION_B               ; UNSIGNED                                                                                                      ;
;     -- WIDTH_A                        ; 16                                                                                                            ;
;     -- WIDTH_B                        ; 16                                                                                                            ;
;     -- WIDTH_RESULT                   ; 16                                                                                                            ;
+---------------------------------------+---------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                   ;
+---------------------------------------+----------------------------------------------------------+
; Name                                  ; Value                                                    ;
+---------------------------------------+----------------------------------------------------------+
; Number of entity instances            ; 2                                                        ;
; Entity Instance                       ; camera_controller:camera_ctrl|rgb2hue:hue|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 7                                                        ;
;     -- LPM_WIDTHB                     ; 12                                                       ;
;     -- LPM_WIDTHP                     ; 19                                                       ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                 ;
;     -- INPUT_A_IS_CONSTANT            ; YES                                                      ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                       ;
;     -- USE_EAB                        ; OFF                                                      ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                     ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                       ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                       ;
; Entity Instance                       ; sdram_controller:sdram_ctrl|lpm_mult:Mult0               ;
;     -- LPM_WIDTHA                     ; 16                                                       ;
;     -- LPM_WIDTHB                     ; 16                                                       ;
;     -- LPM_WIDTHP                     ; 32                                                       ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                 ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                       ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                       ;
;     -- USE_EAB                        ; OFF                                                      ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                     ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                       ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                       ;
+---------------------------------------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_controller:vga_ctrl"                                                                                                          ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                   ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; iRed[1..0]   ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; iGreen[1..0] ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; iBlue[1..0]  ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; oCtrlClock   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                       ;
; VGA_R        ; Output ; Warning  ; Output or bidir port (10 bits) is wider than the port expression (8 bits) it drives; bit(s) "VGA_R[9..8]" have no fanouts ;
; VGA_G        ; Output ; Warning  ; Output or bidir port (10 bits) is wider than the port expression (8 bits) it drives; bit(s) "VGA_G[9..8]" have no fanouts ;
; VGA_B        ; Output ; Warning  ; Output or bidir port (10 bits) is wider than the port expression (8 bits) it drives; bit(s) "VGA_B[9..8]" have no fanouts ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Port Connectivity Checks: "display_controller:display_ctrl|SEG7_LUT_8:u5" ;
+-------------+-------+----------+------------------------------------------+
; Port        ; Type  ; Severity ; Details                                  ;
+-------------+-------+----------+------------------------------------------+
; iDIG[15..0] ; Input ; Info     ; Stuck at GND                             ;
+-------------+-------+----------+------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_reset_clk_50_domain_synch_module:DE2_115_SOPC_reset_clk_50_domain_synch" ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                            ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------+
; data_in ; Input ; Info     ; Stuck at VCC                                                                                                       ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_reset_altpll_io_domain_synch_module:DE2_115_SOPC_reset_altpll_io_domain_synch" ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                  ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------+
; data_in ; Input ; Info     ; Stuck at VCC                                                                                                             ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_reset_altpll_sys_domain_synch_module:DE2_115_SOPC_reset_altpll_sys_domain_synch" ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                    ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------+
; data_in ; Input ; Info     ; Stuck at VCC                                                                                                               ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_SOPC:DE2_115_SOPC_inst|sysid:the_sysid" ;
+-------+-------+----------+-------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                         ;
+-------+-------+----------+-------------------------------------------------+
; clock ; Input ; Info     ; Stuck at GND                                    ;
+-------+-------+----------+-------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_SOPC:DE2_115_SOPC_inst|pll:the_pll|pll_altpll_shu2:sd1" ;
+----------+-------+----------+--------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                      ;
+----------+-------+----------+--------------------------------------------------------------+
; inclk[1] ; Input ; Info     ; Stuck at GND                                                 ;
+----------+-------+----------+--------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_SOPC:DE2_115_SOPC_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic"                                                  ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; raw_tck        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tck            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdi            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; rti            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; shift          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; update         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; usr1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clr            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ena            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_in          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdo            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; irq            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ir_out         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; jtag_state_cdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_sdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_udr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_SOPC:DE2_115_SOPC_inst|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave"                           ;
+---------------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                                              ; Type   ; Severity ; Details                                                                             ;
+---------------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; jtag_uart_avalon_jtag_slave_dataavailable_from_sa ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; jtag_uart_avalon_jtag_slave_readyfordata_from_sa  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                         ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; wrfull  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                             ;
; rdusedw ; Output ; Info     ; Explicitly unconnected                                                                                                                                          ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst"                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                                                          ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; max_tx_bd ; Input  ; Warning  ; Input port expression (8 bits) is wider than the input port (7 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; tx_dv     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                           ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                 ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; wrusedw ; Output ; Info     ; Explicitly unconnected                                                                                                                                                  ;
; rdusedw ; Output ; Info     ; Explicitly unconnected                                                                                                                                                  ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                  ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; wrusedw ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst"                                                 ;
+-----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                          ;
+-----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; max_rx_bd ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (7 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_bd_ram:desc_ram"                       ;
+-----------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                           ;
+-----------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; address_a ; Input ; Warning  ; Input port expression (8 bits) is smaller than the input port (9 bits) it drives.  Extra input bit(s) "address_a[8..8]" will be connected to GND. ;
; address_b ; Input ; Warning  ; Input port expression (8 bits) is smaller than the input port (9 bits) it drives.  Extra input bit(s) "address_b[8..8]" will be connected to GND. ;
+-----------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_rxethmac:rxethmac1|eth_crc:crcrx" ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                  ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Crc[25..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_txethmac:txethmac1|eth_crc:txcrc" ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                  ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Crc[27..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; CrcError   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_txethmac:txethmac1|eth_txcounters:txcounters1" ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                          ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; ByteCnt[15..10] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                              ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:TXCTRL_1" ;
+-----------+-------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                           ;
+-----------+-------+----------+-------------------------------------------------------------------------------------------------------------------+
; SyncReset ; Input ; Info     ; Stuck at GND                                                                                                      ;
+-----------+-------+----------+-------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:TXCTRL_0" ;
+-----------+-------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                           ;
+-----------+-------+----------+-------------------------------------------------------------------------------------------------------------------+
; SyncReset ; Input ; Info     ; Stuck at GND                                                                                                      ;
+-----------+-------+----------+-------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:RXHASH1_3" ;
+-----------+-------+----------+--------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                            ;
+-----------+-------+----------+--------------------------------------------------------------------------------------------------------------------+
; SyncReset ; Input ; Info     ; Stuck at GND                                                                                                       ;
+-----------+-------+----------+--------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:RXHASH1_2" ;
+-----------+-------+----------+--------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                            ;
+-----------+-------+----------+--------------------------------------------------------------------------------------------------------------------+
; SyncReset ; Input ; Info     ; Stuck at GND                                                                                                       ;
+-----------+-------+----------+--------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:RXHASH1_1" ;
+-----------+-------+----------+--------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                            ;
+-----------+-------+----------+--------------------------------------------------------------------------------------------------------------------+
; SyncReset ; Input ; Info     ; Stuck at GND                                                                                                       ;
+-----------+-------+----------+--------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:RXHASH1_0" ;
+-----------+-------+----------+--------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                            ;
+-----------+-------+----------+--------------------------------------------------------------------------------------------------------------------+
; SyncReset ; Input ; Info     ; Stuck at GND                                                                                                       ;
+-----------+-------+----------+--------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:RXHASH0_3" ;
+-----------+-------+----------+--------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                            ;
+-----------+-------+----------+--------------------------------------------------------------------------------------------------------------------+
; SyncReset ; Input ; Info     ; Stuck at GND                                                                                                       ;
+-----------+-------+----------+--------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:RXHASH0_2" ;
+-----------+-------+----------+--------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                            ;
+-----------+-------+----------+--------------------------------------------------------------------------------------------------------------------+
; SyncReset ; Input ; Info     ; Stuck at GND                                                                                                       ;
+-----------+-------+----------+--------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:RXHASH0_1" ;
+-----------+-------+----------+--------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                            ;
+-----------+-------+----------+--------------------------------------------------------------------------------------------------------------------+
; SyncReset ; Input ; Info     ; Stuck at GND                                                                                                       ;
+-----------+-------+----------+--------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:RXHASH0_0" ;
+-----------+-------+----------+--------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                            ;
+-----------+-------+----------+--------------------------------------------------------------------------------------------------------------------+
; SyncReset ; Input ; Info     ; Stuck at GND                                                                                                       ;
+-----------+-------+----------+--------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:MAC_ADDR1_1" ;
+-----------+-------+----------+----------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                              ;
+-----------+-------+----------+----------------------------------------------------------------------------------------------------------------------+
; SyncReset ; Input ; Info     ; Stuck at GND                                                                                                         ;
+-----------+-------+----------+----------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:MAC_ADDR1_0" ;
+-----------+-------+----------+----------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                              ;
+-----------+-------+----------+----------------------------------------------------------------------------------------------------------------------+
; SyncReset ; Input ; Info     ; Stuck at GND                                                                                                         ;
+-----------+-------+----------+----------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:MAC_ADDR0_3" ;
+-----------+-------+----------+----------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                              ;
+-----------+-------+----------+----------------------------------------------------------------------------------------------------------------------+
; SyncReset ; Input ; Info     ; Stuck at GND                                                                                                         ;
+-----------+-------+----------+----------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:MAC_ADDR0_2" ;
+-----------+-------+----------+----------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                              ;
+-----------+-------+----------+----------------------------------------------------------------------------------------------------------------------+
; SyncReset ; Input ; Info     ; Stuck at GND                                                                                                         ;
+-----------+-------+----------+----------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:MAC_ADDR0_1" ;
+-----------+-------+----------+----------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                              ;
+-----------+-------+----------+----------------------------------------------------------------------------------------------------------------------+
; SyncReset ; Input ; Info     ; Stuck at GND                                                                                                         ;
+-----------+-------+----------+----------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:MAC_ADDR0_0" ;
+-----------+-------+----------+----------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                              ;
+-----------+-------+----------+----------------------------------------------------------------------------------------------------------------------+
; SyncReset ; Input ; Info     ; Stuck at GND                                                                                                         ;
+-----------+-------+----------+----------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:MIIRX_DATA" ;
+-----------+-------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                             ;
+-----------+-------+----------+---------------------------------------------------------------------------------------------------------------------+
; SyncReset ; Input ; Info     ; Stuck at GND                                                                                                        ;
+-----------+-------+----------+---------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:MIITX_DATA_1" ;
+-----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                               ;
+-----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------+
; SyncReset ; Input ; Info     ; Stuck at GND                                                                                                          ;
+-----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:MIITX_DATA_0" ;
+-----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                               ;
+-----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------+
; SyncReset ; Input ; Info     ; Stuck at GND                                                                                                          ;
+-----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:MIIADDRESS_1" ;
+-----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                               ;
+-----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------+
; SyncReset ; Input ; Info     ; Stuck at GND                                                                                                          ;
+-----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:MIIADDRESS_0" ;
+-----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                               ;
+-----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------+
; SyncReset ; Input ; Info     ; Stuck at GND                                                                                                          ;
+-----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:MIICOMMAND0" ;
+-----------+-------+----------+----------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                              ;
+-----------+-------+----------+----------------------------------------------------------------------------------------------------------------------+
; SyncReset ; Input ; Info     ; Stuck at GND                                                                                                         ;
+-----------+-------+----------+----------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:MIIMODER_1" ;
+-----------+-------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                             ;
+-----------+-------+----------+---------------------------------------------------------------------------------------------------------------------+
; SyncReset ; Input ; Info     ; Stuck at GND                                                                                                        ;
+-----------+-------+----------+---------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:MIIMODER_0" ;
+-----------+-------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                             ;
+-----------+-------+----------+---------------------------------------------------------------------------------------------------------------------+
; SyncReset ; Input ; Info     ; Stuck at GND                                                                                                        ;
+-----------+-------+----------+---------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:CTRLMODER_0" ;
+-----------+-------+----------+----------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                              ;
+-----------+-------+----------+----------------------------------------------------------------------------------------------------------------------+
; SyncReset ; Input ; Info     ; Stuck at GND                                                                                                         ;
+-----------+-------+----------+----------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:TX_BD_NUM_0" ;
+-----------+-------+----------+----------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                              ;
+-----------+-------+----------+----------------------------------------------------------------------------------------------------------------------+
; SyncReset ; Input ; Info     ; Stuck at GND                                                                                                         ;
+-----------+-------+----------+----------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:COLLCONF_2" ;
+-----------+-------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                             ;
+-----------+-------+----------+---------------------------------------------------------------------------------------------------------------------+
; SyncReset ; Input ; Info     ; Stuck at GND                                                                                                        ;
+-----------+-------+----------+---------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:COLLCONF_0" ;
+-----------+-------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                             ;
+-----------+-------+----------+---------------------------------------------------------------------------------------------------------------------+
; SyncReset ; Input ; Info     ; Stuck at GND                                                                                                        ;
+-----------+-------+----------+---------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:PACKETLEN_3" ;
+-----------+-------+----------+----------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                              ;
+-----------+-------+----------+----------------------------------------------------------------------------------------------------------------------+
; SyncReset ; Input ; Info     ; Stuck at GND                                                                                                         ;
+-----------+-------+----------+----------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:PACKETLEN_2" ;
+-----------+-------+----------+----------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                              ;
+-----------+-------+----------+----------------------------------------------------------------------------------------------------------------------+
; SyncReset ; Input ; Info     ; Stuck at GND                                                                                                         ;
+-----------+-------+----------+----------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:PACKETLEN_1" ;
+-----------+-------+----------+----------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                              ;
+-----------+-------+----------+----------------------------------------------------------------------------------------------------------------------+
; SyncReset ; Input ; Info     ; Stuck at GND                                                                                                         ;
+-----------+-------+----------+----------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:PACKETLEN_0" ;
+-----------+-------+----------+----------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                              ;
+-----------+-------+----------+----------------------------------------------------------------------------------------------------------------------+
; SyncReset ; Input ; Info     ; Stuck at GND                                                                                                         ;
+-----------+-------+----------+----------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:IPGR2_0" ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                          ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------+
; SyncReset ; Input ; Info     ; Stuck at GND                                                                                                     ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:IPGR1_0" ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                          ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------+
; SyncReset ; Input ; Info     ; Stuck at GND                                                                                                     ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:IPGT_0" ;
+-----------+-------+----------+-----------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                         ;
+-----------+-------+----------+-----------------------------------------------------------------------------------------------------------------+
; SyncReset ; Input ; Info     ; Stuck at GND                                                                                                    ;
+-----------+-------+----------+-----------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:INT_MASK_0" ;
+-----------+-------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                             ;
+-----------+-------+----------+---------------------------------------------------------------------------------------------------------------------+
; SyncReset ; Input ; Info     ; Stuck at GND                                                                                                        ;
+-----------+-------+----------+---------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:MODER_2" ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                          ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------+
; SyncReset ; Input ; Info     ; Stuck at GND                                                                                                     ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:MODER_1" ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                          ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------+
; SyncReset ; Input ; Info     ; Stuck at GND                                                                                                     ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:MODER_0" ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                          ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------+
; SyncReset ; Input ; Info     ; Stuck at GND                                                                                                     ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                      ;
+---------+--------+----------+----------------------------------------------------------------------------------------------+
; r_Iam   ; Output ; Info     ; Explicitly unconnected                                                                       ;
; r_NoPre ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.          ;
+---------+--------+----------+----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io" ;
+--------------------+-------+----------+------------------------------------------------------------+
; Port               ; Type  ; Severity ; Details                                                    ;
+--------------------+-------+----------+------------------------------------------------------------+
; master_endofpacket ; Input ; Info     ; Stuck at GND                                               ;
+--------------------+-------+----------+------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1" ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                           ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clear_fifo ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                      ;
; empty      ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                            ;
; full       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                            ;
; sync_reset ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                      ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1" ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                             ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clear_fifo ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                        ;
; empty      ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                              ;
; full       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                              ;
; sync_reset ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                        ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1"                                ;
+------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                                     ; Type   ; Severity ; Details                                                                             ;
+------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; clock_crossing_io_s1_endofpacket_from_sa ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0"                       ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                             ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; master_endofpacket   ; Input  ; Info     ; Stuck at GND                                                                        ;
; master_nativeaddress ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0_in_arbitrator:the_DE2_115_SOPC_clock_0_in"                             ;
+---------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                                        ; Type   ; Severity ; Details                                                                             ;
+---------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; DE2_115_SOPC_clock_0_in_endofpacket_from_sa ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_burst_1:the_DE2_115_SOPC_burst_1"                           ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                             ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------+
; downstream_debugaccess   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; downstream_nativeaddress ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; upstream_writedata       ; Input  ; Info     ; Stuck at GND                                                                        ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_burst_1_upstream_arbitrator:the_DE2_115_SOPC_burst_1_upstream|rdv_fifo_for_eth_ocm_0_tx_master_to_DE2_115_SOPC_burst_1_upstream_module:rdv_fifo_for_eth_ocm_0_tx_master_to_DE2_115_SOPC_burst_1_upstream" ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                         ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clear_fifo ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                    ;
; data_out   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                             ;
; empty      ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                                          ;
; full       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                                          ;
; sync_reset ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                    ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_burst_1_upstream_arbitrator:the_DE2_115_SOPC_burst_1_upstream|burstcount_fifo_for_DE2_115_SOPC_burst_1_upstream_module:burstcount_fifo_for_DE2_115_SOPC_burst_1_upstream" ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                                                                               ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clear_fifo           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                          ;
; data_in[4]           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                          ;
; data_out[4]          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                   ;
; fifo_contains_ones_n ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                ;
; full                 ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                ;
; sync_reset           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                          ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_burst_0:the_DE2_115_SOPC_burst_0"                           ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                             ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------+
; downstream_debugaccess   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; downstream_nativeaddress ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_burst_0_upstream_arbitrator:the_DE2_115_SOPC_burst_0_upstream"                         ;
+-----------------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                                                ; Type   ; Severity ; Details                                                                             ;
+-----------------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; DE2_115_SOPC_burst_0_upstream_readdata_from_sa      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; DE2_115_SOPC_burst_0_upstream_readdatavalid_from_sa ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_SOPC:DE2_115_SOPC_inst"                                                                                                                            ;
+--------------------------------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port                                                   ; Type   ; Severity ; Details                                                                                                  ;
+--------------------------------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; avs_export_capture_select_output_from_the_camera[7..4] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; avs_export_width_to_the_tracker_0[0]                   ; Input  ; Info     ; Stuck at GND                                                                                             ;
; avs_export_height_to_the_tracker_0[0]                  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; avs_export_width_to_the_tracker_1[0]                   ; Input  ; Info     ; Stuck at GND                                                                                             ;
; avs_export_height_to_the_tracker_1[0]                  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; avs_export_width_to_the_tracker_2[0]                   ; Input  ; Info     ; Stuck at GND                                                                                             ;
; avs_export_height_to_the_tracker_2[0]                  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; avs_export_width_to_the_tracker_3[0]                   ; Input  ; Info     ; Stuck at GND                                                                                             ;
; avs_export_height_to_the_tracker_3[0]                  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; avs_export_width_to_the_tracker_4[0]                   ; Input  ; Info     ; Stuck at GND                                                                                             ;
; avs_export_height_to_the_tracker_4[0]                  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; avs_export_width_to_the_tracker_5[0]                   ; Input  ; Info     ; Stuck at GND                                                                                             ;
; avs_export_height_to_the_tracker_5[0]                  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; altpll_24                                              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; altpll_25                                              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; altpll_io                                              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; altpll_sdram                                           ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; altpll_sys                                             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; locked_from_the_pll                                    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; phasedone_from_the_pll                                 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------------------------------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "gen_reset_n:system_gen_reset_n" ;
+------------+-------+----------+----------------------------+
; Port       ; Type  ; Severity ; Details                    ;
+------------+-------+----------+----------------------------+
; reset_n_in ; Input ; Info     ; Stuck at VCC               ;
+------------+-------+----------+----------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sensor_controller:sensor_ctrl|counter:stream_counter"                                                           ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                  ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; out_reset_n ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sensor_controller:sensor_ctrl"                                                                 ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; width[0]        ; Input  ; Info     ; Stuck at GND                                                                        ;
; height[0]       ; Input  ; Info     ; Stuck at GND                                                                        ;
; out_write       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; out_red[1..0]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; out_green[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; out_blue[1..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; out_gray[1..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|control_interface:control1"                                                                ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                      ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; CMD      ; Input ; Warning  ; Input port expression (2 bits) is smaller than the input port (3 bits) it drives.  Extra input bit(s) "CMD[2..2]" will be connected to GND.  ;
; INIT_ACK ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:read_fifo2"                                                       ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                        ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; wrusedw ; Output ; Warning  ; Output or bidir port (11 bits) is wider than the port expression (9 bits) it drives; bit(s) "wrusedw[10..9]" have no fanouts   ;
; rdusedw ; Output ; Warning  ; Output or bidir port (11 bits) is wider than the port expression (10 bits) it drives; bit(s) "rdusedw[10..10]" have no fanouts ;
; wrfull  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                       ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:read_fifo1"                                                       ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                        ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; wrusedw ; Output ; Warning  ; Output or bidir port (11 bits) is wider than the port expression (9 bits) it drives; bit(s) "wrusedw[10..9]" have no fanouts   ;
; rdusedw ; Output ; Warning  ; Output or bidir port (11 bits) is wider than the port expression (10 bits) it drives; bit(s) "rdusedw[10..10]" have no fanouts ;
; wrfull  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                       ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:write_fifo2"                                                      ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                        ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; wrusedw ; Output ; Warning  ; Output or bidir port (11 bits) is wider than the port expression (10 bits) it drives; bit(s) "wrusedw[10..10]" have no fanouts ;
; rdusedw ; Output ; Warning  ; Output or bidir port (11 bits) is wider than the port expression (10 bits) it drives; bit(s) "rdusedw[10..10]" have no fanouts ;
; rdempty ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                       ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:write_fifo1"                                                      ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                        ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; wrusedw ; Output ; Warning  ; Output or bidir port (11 bits) is wider than the port expression (10 bits) it drives; bit(s) "wrusedw[10..10]" have no fanouts ;
; rdusedw ; Output ; Warning  ; Output or bidir port (11 bits) is wider than the port expression (10 bits) it drives; bit(s) "rdusedw[10..10]" have no fanouts ;
; rdempty ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                       ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|sdr_data_path:data_path1"      ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; DM   ; Input  ; Info     ; Stuck at GND                                                                        ;
; DQM  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl"                                                                           ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                 ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; RESET_N      ; Input  ; Info     ; Stuck at VCC                                                                                                            ;
; ADDR1        ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; MAX_ADDR2[0] ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; CS_N         ; Output ; Warning  ; Output or bidir port (2 bits) is wider than the port expression (1 bits) it drives; bit(s) "CS_N[1..1]" have no fanouts ;
; WR1_FULL     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                ;
; WR1_USE      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                ;
; WR2_FULL     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                ;
; WR2_USE      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                ;
; RD1_EMPTY    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                ;
; RD1_USE      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                ;
; RD2_EMPTY    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                ;
; RD2_USE      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdram_controller:sdram_ctrl"                                                                                                                                                  ;
+-----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                                                  ;
+-----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRAM_DQ   ; Bidir  ; Warning  ; Output or bidir port (16 bits) is smaller than the port expression (32 bits) it drives.  The 16 most-significant bit(s) in the port expression will be connected to GND. ;
; DRAM_ADDR ; Output ; Warning  ; Output or bidir port (12 bits) is smaller than the port expression (13 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND.  ;
+-----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "camera_controller:camera_ctrl|raw2rgb:rgb|Line_Buffer:lbuff"                                ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; out_x[11..1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; out_y[11..1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "camera_controller:camera_ctrl|raw2rgb:rgb"                                                                    ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; out_val01 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; out_val10 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; out_val11 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:04:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 10.1 Build 197 01/19/2011 Service Pack 1 SJ Full Version
    Info: Processing started: Fri Aug 17 15:47:11 2012
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE2_115_WEB_SERVER -c DE2_115_WEB_SERVER
Info: Parallel compilation is enabled and will use up to 2 processors
Info: Found 2 design units, including 2 entities, in source file clock_buffer.v
    Info: Found entity 1: clock_buffer_altclkctrl_7ji
    Info: Found entity 2: clock_buffer
Info: Found 1 design units, including 1 entities, in source file sensor/hdl/sensor_controller.v
    Info: Found entity 1: sensor_controller
Info: Found 1 design units, including 1 entities, in source file sensor/hdl/rgb2bin.v
    Info: Found entity 1: RGB2BIN
Info: Found 5 design units, including 5 entities, in source file sensor/hdl/fifo.v
    Info: Found entity 1: fifo3x3
    Info: Found entity 2: fifo5x5
    Info: Found entity 3: register3
    Info: Found entity 4: register5
    Info: Found entity 5: register1
Info: Found 2 design units, including 2 entities, in source file sensor/hdl/fifo_prg.v
    Info: Found entity 1: fifo_prg
    Info: Found entity 2: ff_ram
Info: Found 2 design units, including 2 entities, in source file sensor/hdl/erosion.v
    Info: Found entity 1: erosion
    Info: Found entity 2: erosion5x5
Info: Found 1 design units, including 1 entities, in source file sensor/hdl/counter.v
    Info: Found entity 1: counter
Info: Found 1 design units, including 1 entities, in source file camera/hdl/camera_controller.v
    Info: Found entity 1: camera_controller
Info: Found 1 design units, including 1 entities, in source file camera/hdl/camera_config.v
    Info: Found entity 1: camera_config
Info: Found 1 design units, including 1 entities, in source file camera/hdl/camera_capture.v
    Info: Found entity 1: camera_capture
Info: Found 1 design units, including 1 entities, in source file camera/hdl/raw2rgb.v
    Info: Found entity 1: raw2rgb
Info: Found 1 design units, including 1 entities, in source file camera/hdl/rgb2gray.v
    Info: Found entity 1: RGB2Gray
Info: Found 1 design units, including 1 entities, in source file camera/hdl/rgb2hue.v
    Info: Found entity 1: rgb2hue
Info: Found 2 design units, including 2 entities, in source file camera/hdl/fifo_prog.v
    Info: Found entity 1: fifo_prog
    Info: Found entity 2: fifo_ram
Info: Found 1 design units, including 1 entities, in source file camera/hdl/line_buffer.v
    Info: Found entity 1: Line_Buffer
Info: Found 1 design units, including 1 entities, in source file camera/hdl/i2c_controller.v
    Info: Found entity 1: I2C_Controller
Warning: Clear box output file C:/Users/Jorge/workspace/VideoSensor/DE2_115-flash/camera/hdl/ampliClk.v is not compatible with the current compile. Used regenerated output file C:/Users/Jorge/workspace/VideoSensor/DE2_115-flash/db/ampliClk.v for elaboration
Info: Found 2 design units, including 2 entities, in source file db/ampliclk.v
    Info: Found entity 1: ampliClk_altclkctrl_6df
    Info: Found entity 2: ampliClk
Info: Found 1 design units, including 1 entities, in source file sdram/sdram_controller.v
    Info: Found entity 1: sdram_controller
Info: Found 1 design units, including 1 entities, in source file sdram/sdram_control.v
    Info: Found entity 1: sdram_control
Info: Found 1 design units, including 1 entities, in source file sdram/sdram_fifo.v
    Info: Found entity 1: Sdram_FIFO
Info: Found 1 design units, including 1 entities, in source file sdram/sdr_data_path.v
    Info: Found entity 1: sdr_data_path
Info: Found 1 design units, including 1 entities, in source file sdram/control_interface.v
    Info: Found entity 1: control_interface
Info: Found 1 design units, including 1 entities, in source file sdram/command.v
    Info: Found entity 1: command
Info: Found 1 design units, including 1 entities, in source file display/hdl/vga_controller.v
    Info: Found entity 1: vga_controller
Info: Found 1 design units, including 1 entities, in source file display/hdl/display_controller.v
    Info: Found entity 1: display_controller
Info: Found 1 design units, including 1 entities, in source file display/hdl/seg7_lut.v
    Info: Found entity 1: SEG7_LUT
Info: Found 1 design units, including 1 entities, in source file display/hdl/seg7_lut_8.v
    Info: Found entity 1: SEG7_LUT_8
Info: Found 1 design units, including 1 entities, in source file ip/avalon_locator/hdl/locator.v
    Info: Found entity 1: locator
Info: Found 1 design units, including 1 entities, in source file ip/avalon_locator/hdl/corners.v
    Info: Found entity 1: corners
Info: Found 1 design units, including 1 entities, in source file altpllpll.v
    Info: Found entity 1: altpllpll
Warning: Can't analyze file -- file altpllpll_0.v is missing
Info: Found 28 design units, including 28 entities, in source file cpu.v
    Info: Found entity 1: cpu_ic_data_module
    Info: Found entity 2: cpu_ic_tag_module
    Info: Found entity 3: cpu_bht_module
    Info: Found entity 4: cpu_register_bank_a_module
    Info: Found entity 5: cpu_register_bank_b_module
    Info: Found entity 6: cpu_dc_tag_module
    Info: Found entity 7: cpu_dc_data_module
    Info: Found entity 8: cpu_dc_victim_module
    Info: Found entity 9: cpu_nios2_oci_debug
    Info: Found entity 10: cpu_ociram_lpm_dram_bdp_component_module
    Info: Found entity 11: cpu_nios2_ocimem
    Info: Found entity 12: cpu_nios2_avalon_reg
    Info: Found entity 13: cpu_nios2_oci_break
    Info: Found entity 14: cpu_nios2_oci_xbrk
    Info: Found entity 15: cpu_nios2_oci_dbrk
    Info: Found entity 16: cpu_nios2_oci_itrace
    Info: Found entity 17: cpu_nios2_oci_td_mode
    Info: Found entity 18: cpu_nios2_oci_dtrace
    Info: Found entity 19: cpu_nios2_oci_compute_tm_count
    Info: Found entity 20: cpu_nios2_oci_fifowp_inc
    Info: Found entity 21: cpu_nios2_oci_fifocount_inc
    Info: Found entity 22: cpu_nios2_oci_fifo
    Info: Found entity 23: cpu_nios2_oci_pib
    Info: Found entity 24: cpu_traceram_lpm_dram_bdp_component_module
    Info: Found entity 25: cpu_nios2_oci_im
    Info: Found entity 26: cpu_nios2_performance_monitors
    Info: Found entity 27: cpu_nios2_oci
    Info: Found entity 28: cpu
Info: Found 1 design units, including 1 entities, in source file descriptor_memory.v
    Info: Found entity 1: descriptor_memory
Info: Found 7 design units, including 7 entities, in source file jtag_uart.v
    Info: Found entity 1: jtag_uart_log_module
    Info: Found entity 2: jtag_uart_sim_scfifo_w
    Info: Found entity 3: jtag_uart_scfifo_w
    Info: Found entity 4: jtag_uart_drom_module
    Info: Found entity 5: jtag_uart_sim_scfifo_r
    Info: Found entity 6: jtag_uart_scfifo_r
    Info: Found entity 7: jtag_uart
Info: Found 1 design units, including 1 entities, in source file key.v
    Info: Found entity 1: key
Info: Found 1 design units, including 1 entities, in source file lcd.v
    Info: Found entity 1: lcd
Info: Found 1 design units, including 1 entities, in source file ledg.v
    Info: Found entity 1: ledg
Info: Found 1 design units, including 1 entities, in source file ledr.v
    Info: Found entity 1: ledr
Info: Found 1 design units, including 1 entities, in source file sw.v
    Info: Found entity 1: sw
Info: Found 1 design units, including 1 entities, in source file sysid.v
    Info: Found entity 1: sysid
Info: Found 1 design units, including 1 entities, in source file timer.v
    Info: Found entity 1: timer
Info: Found 1 design units, including 1 entities, in source file cpu_jtag_debug_module_wrapper.v
    Info: Found entity 1: cpu_jtag_debug_module_wrapper
Info: Found 1 design units, including 1 entities, in source file cpu_mult_cell.v
    Info: Found entity 1: cpu_mult_cell
Info: Found 1 design units, including 1 entities, in source file cpu_oci_test_bench.v
    Info: Found entity 1: cpu_oci_test_bench
Info: Found 1 design units, including 1 entities, in source file cpu_test_bench.v
    Info: Found entity 1: cpu_test_bench
Info: Found 1 design units, including 1 entities, in source file cpu_jtag_debug_module_sysclk.v
    Info: Found entity 1: cpu_jtag_debug_module_sysclk
Info: Found 1 design units, including 1 entities, in source file cpu_jtag_debug_module_tck.v
    Info: Found entity 1: cpu_jtag_debug_module_tck
Info: Found 3 design units, including 3 entities, in source file clock_crossing_io.v
    Info: Found entity 1: clock_crossing_io_downstream_fifo
    Info: Found entity 2: clock_crossing_io_upstream_fifo
    Info: Found entity 3: clock_crossing_io
Info: Found 5 design units, including 5 entities, in source file de2_115_sopc_clock_0.v
    Info: Found entity 1: DE2_115_SOPC_clock_0_edge_to_pulse
    Info: Found entity 2: DE2_115_SOPC_clock_0_slave_FSM
    Info: Found entity 3: DE2_115_SOPC_clock_0_master_FSM
    Info: Found entity 4: DE2_115_SOPC_clock_0_bit_pipe
    Info: Found entity 5: DE2_115_SOPC_clock_0
Info: Found 43 design units, including 43 entities, in source file de2_115_sopc.v
    Info: Found entity 1: DE2_115_SOPC_burst_0_upstream_arbitrator
    Info: Found entity 2: DE2_115_SOPC_burst_0_downstream_arbitrator
    Info: Found entity 3: burstcount_fifo_for_DE2_115_SOPC_burst_1_upstream_module
    Info: Found entity 4: rdv_fifo_for_eth_ocm_0_tx_master_to_DE2_115_SOPC_burst_1_upstream_module
    Info: Found entity 5: DE2_115_SOPC_burst_1_upstream_arbitrator
    Info: Found entity 6: DE2_115_SOPC_burst_1_downstream_arbitrator
    Info: Found entity 7: DE2_115_SOPC_clock_0_in_arbitrator
    Info: Found entity 8: DE2_115_SOPC_clock_0_out_arbitrator
    Info: Found entity 9: camera_s1_arbitrator
    Info: Found entity 10: rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1_module
    Info: Found entity 11: rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1_module
    Info: Found entity 12: clock_crossing_io_s1_arbitrator
    Info: Found entity 13: clock_crossing_io_m1_arbitrator
    Info: Found entity 14: clock_crossing_io_bridge_arbitrator
    Info: Found entity 15: cpu_jtag_debug_module_arbitrator
    Info: Found entity 16: timer_s1_irq_from_sa_clock_crossing_cpu_data_master_module
    Info: Found entity 17: cpu_data_master_arbitrator
    Info: Found entity 18: cpu_instruction_master_arbitrator
    Info: Found entity 19: eth_ocm_0_control_port_arbitrator
    Info: Found entity 20: eth_ocm_0_rx_master_arbitrator
    Info: Found entity 21: eth_ocm_0_tx_master_arbitrator
    Info: Found entity 22: jtag_uart_avalon_jtag_slave_arbitrator
    Info: Found entity 23: lcd_control_slave_arbitrator
    Info: Found entity 24: led_pio_s1_arbitrator
    Info: Found entity 25: pll_pll_slave_arbitrator
    Info: Found entity 26: sensor_s1_arbitrator
    Info: Found entity 27: sram_avalon_slave_arbitrator
    Info: Found entity 28: sysid_control_slave_arbitrator
    Info: Found entity 29: timer_s1_arbitrator
    Info: Found entity 30: tracker_0_s1_arbitrator
    Info: Found entity 31: tracker_1_s1_arbitrator
    Info: Found entity 32: tracker_2_s1_arbitrator
    Info: Found entity 33: tracker_3_s1_arbitrator
    Info: Found entity 34: tracker_4_s1_arbitrator
    Info: Found entity 35: tracker_5_s1_arbitrator
    Info: Found entity 36: tri_state_bridge_flash_avalon_slave_arbitrator
    Info: Found entity 37: tri_state_bridge_flash_bridge_arbitrator
    Info: Found entity 38: DE2_115_SOPC_reset_altpll_sys_domain_synch_module
    Info: Found entity 39: DE2_115_SOPC_reset_altpll_io_domain_synch_module
    Info: Found entity 40: DE2_115_SOPC_reset_clk_50_domain_synch_module
    Info: Found entity 41: DE2_115_SOPC
    Info: Found entity 42: ext_flash_lane0_module
    Info: Found entity 43: ext_flash
Info: Found 1 design units, including 1 entities, in source file de2_115_web_server.v
    Info: Found entity 1: DE2_115_WEB_SERVER
Info: Found 4 design units, including 4 entities, in source file pll.v
    Info: Found entity 1: pll_dffpipe_l2c
    Info: Found entity 2: pll_stdsync_sv6
    Info: Found entity 3: pll_altpll_shu2
    Info: Found entity 4: pll
Info: Found 1 design units, including 1 entities, in source file ip/terasic_sram/terasic_sram.v
    Info: Found entity 1: TERASIC_SRAM
Info: Found 1 design units, including 1 entities, in source file sram.v
    Info: Found entity 1: sram
Info: Found 1 design units, including 1 entities, in source file ip/avalon_camera/hdl/avalon_camera.v
    Info: Found entity 1: avalon_camera
Info: Found 1 design units, including 1 entities, in source file camera.v
    Info: Found entity 1: camera
Info: Found 1 design units, including 1 entities, in source file ip/apio_sensor/hdl/apio_sensor.v
    Info: Found entity 1: apio_sensor
Info: Found 1 design units, including 1 entities, in source file sensor.v
    Info: Found entity 1: sensor
Warning (10274): Verilog HDL macro warning at avalon_locator.v(33): overriding existing definition for macro "ADDR_WIDTH", which was defined in "ip/avalon_camera/hdl/avalon_camera.v", line 46
Warning (10274): Verilog HDL macro warning at avalon_locator.v(34): overriding existing definition for macro "ADDR_HEIGHT", which was defined in "ip/avalon_camera/hdl/avalon_camera.v", line 47
Info: Found 1 design units, including 1 entities, in source file ip/avalon_locator/hdl/avalon_locator.v
    Info: Found entity 1: avalon_locator
Info: Found 1 design units, including 1 entities, in source file tracker_0.v
    Info: Found entity 1: tracker_0
Info: Found 1 design units, including 1 entities, in source file tracker_1.v
    Info: Found entity 1: tracker_1
Info: Found 1 design units, including 1 entities, in source file tracker_2.v
    Info: Found entity 1: tracker_2
Info: Found 1 design units, including 1 entities, in source file tracker_3.v
    Info: Found entity 1: tracker_3
Info: Found 1 design units, including 1 entities, in source file tracker_4.v
    Info: Found entity 1: tracker_4
Info: Found 1 design units, including 1 entities, in source file tracker_5.v
    Info: Found entity 1: tracker_5
Info: Found 1 design units, including 1 entities, in source file ip/eth_ocm/eth_ocm.v
    Info: Found entity 1: eth_ocm
Info: Found 1 design units, including 1 entities, in source file eth_ocm_0.v
    Info: Found entity 1: eth_ocm_0
Info: Found 1 design units, including 1 entities, in source file sdram_pll.v
    Info: Found entity 1: sdram_pll
Warning (10222): Verilog HDL Parameter Declaration warning at camera_config.v(98): Parameter Declaration in module "camera_config" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at Line_Buffer.v(26): Parameter Declaration in module "Line_Buffer" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at Line_Buffer.v(27): Parameter Declaration in module "Line_Buffer" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at Sdram_Params.h(28): Parameter Declaration in module "sdram_control" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at Sdram_Params.h(29): Parameter Declaration in module "sdram_control" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at Sdram_Params.h(30): Parameter Declaration in module "sdram_control" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at Sdram_Params.h(31): Parameter Declaration in module "sdram_control" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at Sdram_Params.h(32): Parameter Declaration in module "sdram_control" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at Sdram_Params.h(33): Parameter Declaration in module "sdram_control" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at Sdram_Params.h(34): Parameter Declaration in module "sdram_control" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at Sdram_Params.h(53): Parameter Declaration in module "sdram_control" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at Sdram_Params.h(54): Parameter Declaration in module "sdram_control" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at Sdram_Params.h(57): Parameter Declaration in module "sdram_control" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10037): Verilog HDL or VHDL warning at cpu.v(1963): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at cpu.v(1965): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at cpu.v(2115): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at cpu.v(3013): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at DE2_115_SOPC_clock_0.v(95): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at DE2_115_SOPC_clock_0.v(104): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at DE2_115_SOPC_clock_0.v(113): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at DE2_115_SOPC_clock_0.v(239): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at DE2_115_SOPC_clock_0.v(248): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at DE2_115_SOPC_clock_0.v(257): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at DE2_115_SOPC_clock_0.v(266): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at DE2_115_SOPC_clock_0.v(275): conditional expression evaluates to a constant
Info: Elaborating entity "DE2_115_WEB_SERVER" for the top level hierarchy
Warning (10034): Output port "DRAM_DQM[3..2]" at DE2_115_WEB_SERVER.v(34) has no driver
Info: Elaborating entity "sdram_pll" for hierarchy "sdram_pll:u6"
Info: Elaborating entity "altpll" for hierarchy "sdram_pll:u6|altpll:altpll_component"
Info: Elaborated megafunction instantiation "sdram_pll:u6|altpll:altpll_component"
Info: Instantiated megafunction "sdram_pll:u6|altpll:altpll_component" with the following parameter:
    Info: Parameter "bandwidth_type" = "AUTO"
    Info: Parameter "clk0_divide_by" = "1"
    Info: Parameter "clk0_duty_cycle" = "50"
    Info: Parameter "clk0_multiply_by" = "2"
    Info: Parameter "clk0_phase_shift" = "0"
    Info: Parameter "clk1_divide_by" = "1"
    Info: Parameter "clk1_duty_cycle" = "50"
    Info: Parameter "clk1_multiply_by" = "2"
    Info: Parameter "clk1_phase_shift" = "-3000"
    Info: Parameter "clk2_divide_by" = "25"
    Info: Parameter "clk2_duty_cycle" = "50"
    Info: Parameter "clk2_multiply_by" = "12"
    Info: Parameter "clk2_phase_shift" = "0"
    Info: Parameter "clk3_divide_by" = "2"
    Info: Parameter "clk3_duty_cycle" = "50"
    Info: Parameter "clk3_multiply_by" = "1"
    Info: Parameter "clk3_phase_shift" = "0"
    Info: Parameter "compensate_clock" = "CLK0"
    Info: Parameter "inclk0_input_frequency" = "20000"
    Info: Parameter "intended_device_family" = "Cyclone IV E"
    Info: Parameter "lpm_type" = "altpll"
    Info: Parameter "operation_mode" = "NORMAL"
    Info: Parameter "pll_type" = "AUTO"
    Info: Parameter "port_activeclock" = "PORT_UNUSED"
    Info: Parameter "port_areset" = "PORT_UNUSED"
    Info: Parameter "port_clkbad0" = "PORT_UNUSED"
    Info: Parameter "port_clkbad1" = "PORT_UNUSED"
    Info: Parameter "port_clkloss" = "PORT_UNUSED"
    Info: Parameter "port_clkswitch" = "PORT_UNUSED"
    Info: Parameter "port_configupdate" = "PORT_UNUSED"
    Info: Parameter "port_fbin" = "PORT_UNUSED"
    Info: Parameter "port_inclk0" = "PORT_USED"
    Info: Parameter "port_inclk1" = "PORT_UNUSED"
    Info: Parameter "port_locked" = "PORT_UNUSED"
    Info: Parameter "port_pfdena" = "PORT_UNUSED"
    Info: Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info: Parameter "port_phasedone" = "PORT_UNUSED"
    Info: Parameter "port_phasestep" = "PORT_UNUSED"
    Info: Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info: Parameter "port_pllena" = "PORT_UNUSED"
    Info: Parameter "port_scanaclr" = "PORT_UNUSED"
    Info: Parameter "port_scanclk" = "PORT_UNUSED"
    Info: Parameter "port_scanclkena" = "PORT_UNUSED"
    Info: Parameter "port_scandata" = "PORT_UNUSED"
    Info: Parameter "port_scandataout" = "PORT_UNUSED"
    Info: Parameter "port_scandone" = "PORT_UNUSED"
    Info: Parameter "port_scanread" = "PORT_UNUSED"
    Info: Parameter "port_scanwrite" = "PORT_UNUSED"
    Info: Parameter "port_clk0" = "PORT_USED"
    Info: Parameter "port_clk1" = "PORT_USED"
    Info: Parameter "port_clk2" = "PORT_USED"
    Info: Parameter "port_clk3" = "PORT_USED"
    Info: Parameter "port_clk4" = "PORT_UNUSED"
    Info: Parameter "port_clk5" = "PORT_UNUSED"
    Info: Parameter "port_clkena0" = "PORT_UNUSED"
    Info: Parameter "port_clkena1" = "PORT_UNUSED"
    Info: Parameter "port_clkena2" = "PORT_UNUSED"
    Info: Parameter "port_clkena3" = "PORT_UNUSED"
    Info: Parameter "port_clkena4" = "PORT_UNUSED"
    Info: Parameter "port_clkena5" = "PORT_UNUSED"
    Info: Parameter "port_extclk0" = "PORT_UNUSED"
    Info: Parameter "port_extclk1" = "PORT_UNUSED"
    Info: Parameter "port_extclk2" = "PORT_UNUSED"
    Info: Parameter "port_extclk3" = "PORT_UNUSED"
    Info: Parameter "width_clock" = "5"
Info: Found 1 design units, including 1 entities, in source file db/altpll_3mr2.tdf
    Info: Found entity 1: altpll_3mr2
Info: Elaborating entity "altpll_3mr2" for hierarchy "sdram_pll:u6|altpll:altpll_component|altpll_3mr2:auto_generated"
Info: Elaborating entity "camera_controller" for hierarchy "camera_controller:camera_ctrl"
Info: Elaborating entity "clock_buffer" for hierarchy "camera_controller:camera_ctrl|clock_buffer:clk_buff"
Info: Elaborating entity "clock_buffer_altclkctrl_7ji" for hierarchy "camera_controller:camera_ctrl|clock_buffer:clk_buff|clock_buffer_altclkctrl_7ji:clock_buffer_altclkctrl_7ji_component"
Info: Elaborating entity "camera_config" for hierarchy "camera_controller:camera_ctrl|camera_config:camera_conf"
Warning (10230): Verilog HDL assignment warning at camera_config.v(75): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at camera_config.v(132): truncated value with size 32 to match size of target (6)
Info: Elaborating entity "I2C_Controller" for hierarchy "camera_controller:camera_ctrl|camera_config:camera_conf|I2C_Controller:u0"
Info: Elaborating entity "camera_capture" for hierarchy "camera_controller:camera_ctrl|camera_capture:camera_cap"
Warning (10230): Verilog HDL assignment warning at camera_capture.v(116): truncated value with size 16 to match size of target (12)
Warning (10230): Verilog HDL assignment warning at camera_capture.v(121): truncated value with size 16 to match size of target (12)
Info: Elaborating entity "raw2rgb" for hierarchy "camera_controller:camera_ctrl|raw2rgb:rgb"
Info: Elaborating entity "Line_Buffer" for hierarchy "camera_controller:camera_ctrl|raw2rgb:rgb|Line_Buffer:lbuff"
Info: Elaborating entity "fifo_prog" for hierarchy "camera_controller:camera_ctrl|raw2rgb:rgb|Line_Buffer:lbuff|fifo_prog:fifo"
Info: Elaborating entity "fifo_ram" for hierarchy "camera_controller:camera_ctrl|raw2rgb:rgb|Line_Buffer:lbuff|fifo_prog:fifo|fifo_ram:mem1"
Info: Elaborating entity "fifo_ram" for hierarchy "camera_controller:camera_ctrl|raw2rgb:rgb|Line_Buffer:lbuff|fifo_prog:fifo|fifo_ram:mem2"
Info: Elaborating entity "rgb2hue" for hierarchy "camera_controller:camera_ctrl|rgb2hue:hue"
Warning (10036): Verilog HDL or VHDL warning at rgb2hue.v(163): object "v_max3" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at rgb2hue.v(165): object "v_min3" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at rgb2hue.v(166): object "i_min3" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at rgb2hue.v(289): truncated value with size 32 to match size of target (12)
Warning (10230): Verilog HDL assignment warning at rgb2hue.v(292): truncated value with size 32 to match size of target (12)
Warning (10230): Verilog HDL assignment warning at rgb2hue.v(297): truncated value with size 32 to match size of target (12)
Warning (10230): Verilog HDL assignment warning at rgb2hue.v(300): truncated value with size 32 to match size of target (12)
Warning (10230): Verilog HDL assignment warning at rgb2hue.v(305): truncated value with size 32 to match size of target (12)
Warning (10230): Verilog HDL assignment warning at rgb2hue.v(308): truncated value with size 32 to match size of target (12)
Warning (10230): Verilog HDL assignment warning at rgb2hue.v(345): truncated value with size 32 to match size of target (19)
Info: Elaborating entity "sdram_controller" for hierarchy "sdram_controller:sdram_ctrl"
Warning (10240): Verilog HDL Always Construct warning at sdram_controller.v(76): inferring latch(es) for variable "addr1", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at sdram_controller.v(76): inferring latch(es) for variable "addr2", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at sdram_controller.v(76): inferring latch(es) for variable "max_addr1", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at sdram_controller.v(76): inferring latch(es) for variable "max_addr2", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "max_addr2[0]" at sdram_controller.v(85)
Info (10041): Inferred latch for "max_addr2[1]" at sdram_controller.v(85)
Info (10041): Inferred latch for "max_addr2[2]" at sdram_controller.v(85)
Info (10041): Inferred latch for "max_addr2[3]" at sdram_controller.v(85)
Info (10041): Inferred latch for "max_addr2[4]" at sdram_controller.v(85)
Info (10041): Inferred latch for "max_addr2[5]" at sdram_controller.v(85)
Info (10041): Inferred latch for "max_addr2[6]" at sdram_controller.v(85)
Info (10041): Inferred latch for "max_addr2[7]" at sdram_controller.v(85)
Info (10041): Inferred latch for "max_addr2[8]" at sdram_controller.v(85)
Info (10041): Inferred latch for "max_addr2[9]" at sdram_controller.v(85)
Info (10041): Inferred latch for "max_addr2[10]" at sdram_controller.v(85)
Info (10041): Inferred latch for "max_addr2[11]" at sdram_controller.v(85)
Info (10041): Inferred latch for "max_addr2[12]" at sdram_controller.v(85)
Info (10041): Inferred latch for "max_addr2[13]" at sdram_controller.v(85)
Info (10041): Inferred latch for "max_addr2[14]" at sdram_controller.v(85)
Info (10041): Inferred latch for "max_addr2[15]" at sdram_controller.v(85)
Info (10041): Inferred latch for "max_addr2[16]" at sdram_controller.v(85)
Info (10041): Inferred latch for "max_addr2[17]" at sdram_controller.v(85)
Info (10041): Inferred latch for "max_addr2[18]" at sdram_controller.v(85)
Info (10041): Inferred latch for "max_addr2[19]" at sdram_controller.v(85)
Info (10041): Inferred latch for "max_addr2[20]" at sdram_controller.v(85)
Info (10041): Inferred latch for "max_addr2[21]" at sdram_controller.v(85)
Info (10041): Inferred latch for "max_addr2[22]" at sdram_controller.v(85)
Info (10041): Inferred latch for "max_addr1[0]" at sdram_controller.v(85)
Info (10041): Inferred latch for "max_addr1[1]" at sdram_controller.v(85)
Info (10041): Inferred latch for "max_addr1[2]" at sdram_controller.v(85)
Info (10041): Inferred latch for "max_addr1[3]" at sdram_controller.v(85)
Info (10041): Inferred latch for "max_addr1[4]" at sdram_controller.v(85)
Info (10041): Inferred latch for "max_addr1[5]" at sdram_controller.v(85)
Info (10041): Inferred latch for "max_addr1[6]" at sdram_controller.v(85)
Info (10041): Inferred latch for "max_addr1[7]" at sdram_controller.v(85)
Info (10041): Inferred latch for "max_addr1[8]" at sdram_controller.v(85)
Info (10041): Inferred latch for "max_addr1[9]" at sdram_controller.v(85)
Info (10041): Inferred latch for "max_addr1[10]" at sdram_controller.v(85)
Info (10041): Inferred latch for "max_addr1[11]" at sdram_controller.v(85)
Info (10041): Inferred latch for "max_addr1[12]" at sdram_controller.v(85)
Info (10041): Inferred latch for "max_addr1[13]" at sdram_controller.v(85)
Info (10041): Inferred latch for "max_addr1[14]" at sdram_controller.v(85)
Info (10041): Inferred latch for "max_addr1[15]" at sdram_controller.v(85)
Info (10041): Inferred latch for "max_addr1[16]" at sdram_controller.v(85)
Info (10041): Inferred latch for "max_addr1[17]" at sdram_controller.v(85)
Info (10041): Inferred latch for "max_addr1[18]" at sdram_controller.v(85)
Info (10041): Inferred latch for "max_addr1[19]" at sdram_controller.v(85)
Info (10041): Inferred latch for "max_addr1[20]" at sdram_controller.v(85)
Info (10041): Inferred latch for "max_addr1[21]" at sdram_controller.v(85)
Info (10041): Inferred latch for "max_addr1[22]" at sdram_controller.v(85)
Info (10041): Inferred latch for "addr2[0]" at sdram_controller.v(85)
Info (10041): Inferred latch for "addr2[1]" at sdram_controller.v(85)
Info (10041): Inferred latch for "addr2[2]" at sdram_controller.v(85)
Info (10041): Inferred latch for "addr2[3]" at sdram_controller.v(85)
Info (10041): Inferred latch for "addr2[4]" at sdram_controller.v(85)
Info (10041): Inferred latch for "addr2[5]" at sdram_controller.v(85)
Info (10041): Inferred latch for "addr2[6]" at sdram_controller.v(85)
Info (10041): Inferred latch for "addr2[7]" at sdram_controller.v(85)
Info (10041): Inferred latch for "addr2[8]" at sdram_controller.v(85)
Info (10041): Inferred latch for "addr2[9]" at sdram_controller.v(85)
Info (10041): Inferred latch for "addr2[10]" at sdram_controller.v(85)
Info (10041): Inferred latch for "addr2[11]" at sdram_controller.v(85)
Info (10041): Inferred latch for "addr2[12]" at sdram_controller.v(85)
Info (10041): Inferred latch for "addr2[13]" at sdram_controller.v(85)
Info (10041): Inferred latch for "addr2[14]" at sdram_controller.v(85)
Info (10041): Inferred latch for "addr2[15]" at sdram_controller.v(85)
Info (10041): Inferred latch for "addr2[16]" at sdram_controller.v(85)
Info (10041): Inferred latch for "addr2[17]" at sdram_controller.v(85)
Info (10041): Inferred latch for "addr2[18]" at sdram_controller.v(85)
Info (10041): Inferred latch for "addr2[19]" at sdram_controller.v(85)
Info (10041): Inferred latch for "addr2[20]" at sdram_controller.v(85)
Info (10041): Inferred latch for "addr2[21]" at sdram_controller.v(85)
Info (10041): Inferred latch for "addr2[22]" at sdram_controller.v(85)
Info (10041): Inferred latch for "addr1[0]" at sdram_controller.v(85)
Info (10041): Inferred latch for "addr1[1]" at sdram_controller.v(85)
Info (10041): Inferred latch for "addr1[2]" at sdram_controller.v(85)
Info (10041): Inferred latch for "addr1[3]" at sdram_controller.v(85)
Info (10041): Inferred latch for "addr1[4]" at sdram_controller.v(85)
Info (10041): Inferred latch for "addr1[5]" at sdram_controller.v(85)
Info (10041): Inferred latch for "addr1[6]" at sdram_controller.v(85)
Info (10041): Inferred latch for "addr1[7]" at sdram_controller.v(85)
Info (10041): Inferred latch for "addr1[8]" at sdram_controller.v(85)
Info (10041): Inferred latch for "addr1[9]" at sdram_controller.v(85)
Info (10041): Inferred latch for "addr1[10]" at sdram_controller.v(85)
Info (10041): Inferred latch for "addr1[11]" at sdram_controller.v(85)
Info (10041): Inferred latch for "addr1[12]" at sdram_controller.v(85)
Info (10041): Inferred latch for "addr1[13]" at sdram_controller.v(85)
Info (10041): Inferred latch for "addr1[14]" at sdram_controller.v(85)
Info (10041): Inferred latch for "addr1[15]" at sdram_controller.v(85)
Info (10041): Inferred latch for "addr1[16]" at sdram_controller.v(85)
Info (10041): Inferred latch for "addr1[17]" at sdram_controller.v(85)
Info (10041): Inferred latch for "addr1[18]" at sdram_controller.v(85)
Info (10041): Inferred latch for "addr1[19]" at sdram_controller.v(85)
Info (10041): Inferred latch for "addr1[20]" at sdram_controller.v(85)
Info (10041): Inferred latch for "addr1[21]" at sdram_controller.v(85)
Info (10041): Inferred latch for "addr1[22]" at sdram_controller.v(85)
Info: Elaborating entity "sdram_control" for hierarchy "sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl"
Warning (10230): Verilog HDL assignment warning at sdram_control.v(99): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at sdram_control.v(104): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at sdram_control.v(401): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at sdram_control.v(448): truncated value with size 10 to match size of target (9)
Warning (10230): Verilog HDL assignment warning at sdram_control.v(457): truncated value with size 10 to match size of target (9)
Warning (10230): Verilog HDL assignment warning at sdram_control.v(466): truncated value with size 10 to match size of target (9)
Warning (10230): Verilog HDL assignment warning at sdram_control.v(475): truncated value with size 10 to match size of target (9)
Info: Elaborating entity "sdr_data_path" for hierarchy "sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|sdr_data_path:data_path1"
Info: Elaborating entity "Sdram_FIFO" for hierarchy "sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:write_fifo1"
Info: Elaborating entity "dcfifo" for hierarchy "sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component"
Info: Elaborated megafunction instantiation "sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component"
Info: Instantiated megafunction "sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component" with the following parameter:
    Info: Parameter "intended_device_family" = "Cyclone II"
    Info: Parameter "lpm_hint" = "MAXIMIZE_SPEED=7,RAM_BLOCK_TYPE=M4K"
    Info: Parameter "lpm_numwords" = "2048"
    Info: Parameter "lpm_showahead" = "OFF"
    Info: Parameter "lpm_type" = "dcfifo"
    Info: Parameter "lpm_width" = "16"
    Info: Parameter "lpm_widthu" = "11"
    Info: Parameter "overflow_checking" = "ON"
    Info: Parameter "rdsync_delaypipe" = "5"
    Info: Parameter "underflow_checking" = "ON"
    Info: Parameter "use_eab" = "ON"
    Info: Parameter "write_aclr_synch" = "OFF"
    Info: Parameter "wrsync_delaypipe" = "5"
Warning: Assertion warning: Device family Cyclone IV E does not have M4K blocks -- using available memory blocks
Info: Found 1 design units, including 1 entities, in source file db/dcfifo_6rp1.tdf
    Info: Found entity 1: dcfifo_6rp1
Info: Elaborating entity "dcfifo_6rp1" for hierarchy "sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/a_gray2bin_8ib.tdf
    Info: Found entity 1: a_gray2bin_8ib
Info: Elaborating entity "a_gray2bin_8ib" for hierarchy "sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|a_gray2bin_8ib:rdptr_g_gray2bin"
Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_777.tdf
    Info: Found entity 1: a_graycounter_777
Info: Elaborating entity "a_graycounter_777" for hierarchy "sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|a_graycounter_777:rdptr_g1p"
Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_3lc.tdf
    Info: Found entity 1: a_graycounter_3lc
Info: Elaborating entity "a_graycounter_3lc" for hierarchy "sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|a_graycounter_3lc:wrptr_g1p"
Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_2lc.tdf
    Info: Found entity 1: a_graycounter_2lc
Info: Elaborating entity "a_graycounter_2lc" for hierarchy "sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|a_graycounter_2lc:wrptr_gp"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_8i51.tdf
    Info: Found entity 1: altsyncram_8i51
Info: Elaborating entity "altsyncram_8i51" for hierarchy "sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|altsyncram_8i51:fifo_ram"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf
    Info: Found entity 1: dffpipe_qe9
Info: Elaborating entity "dffpipe_qe9" for hierarchy "sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|dffpipe_qe9:rs_brp"
Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_sld.tdf
    Info: Found entity 1: alt_synch_pipe_sld
Info: Elaborating entity "alt_synch_pipe_sld" for hierarchy "sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|alt_synch_pipe_sld:rs_dgwp"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf
    Info: Found entity 1: dffpipe_re9
Info: Elaborating entity "dffpipe_re9" for hierarchy "sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe16"
Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_tld.tdf
    Info: Found entity 1: alt_synch_pipe_tld
Info: Elaborating entity "alt_synch_pipe_tld" for hierarchy "sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|alt_synch_pipe_tld:ws_dgrp"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_se9.tdf
    Info: Found entity 1: dffpipe_se9
Info: Elaborating entity "dffpipe_se9" for hierarchy "sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe19"
Info: Found 1 design units, including 1 entities, in source file db/cmpr_c66.tdf
    Info: Found entity 1: cmpr_c66
Info: Elaborating entity "cmpr_c66" for hierarchy "sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|cmpr_c66:rdempty_eq_comp1_lsb"
Info: Found 1 design units, including 1 entities, in source file db/mux_j28.tdf
    Info: Found entity 1: mux_j28
Info: Elaborating entity "mux_j28" for hierarchy "sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux"
Info: Elaborating entity "control_interface" for hierarchy "sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|control_interface:control1"
Warning (10230): Verilog HDL assignment warning at control_interface.v(162): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at control_interface.v(167): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at control_interface.v(192): truncated value with size 32 to match size of target (16)
Info: Elaborating entity "command" for hierarchy "sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|command:command1"
Warning (10240): Verilog HDL Always Construct warning at command.v(275): inferring latch(es) for variable "oe_shift", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at command.v(275): inferring latch(es) for variable "oe1", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at command.v(275): inferring latch(es) for variable "oe2", which holds its previous value in one or more paths through the always construct
Info: Elaborating entity "sensor_controller" for hierarchy "sensor_controller:sensor_ctrl"
Info: Elaborating entity "RGB2BIN" for hierarchy "sensor_controller:sensor_ctrl|RGB2BIN:u999"
Info: Elaborating entity "erosion" for hierarchy "sensor_controller:sensor_ctrl|erosion:eros"
Warning (10230): Verilog HDL assignment warning at erosion.v(56): truncated value with size 32 to match size of target (1)
Info: Elaborating entity "fifo3x3" for hierarchy "sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo"
Info: Elaborating entity "fifo_prg" for hierarchy "sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|fifo_prg:fbuffer[1].ffbuf"
Info: Elaborating entity "ff_ram" for hierarchy "sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|fifo_prg:fbuffer[1].ffbuf|ff_ram:mem"
Info: Elaborating entity "register3" for hierarchy "sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|register3:rbuffer[0].regs"
Info: Elaborating entity "register1" for hierarchy "sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|register3:rbuffer[0].regs|register1:rbuff[0].regs"
Info: Elaborating entity "counter" for hierarchy "sensor_controller:sensor_ctrl|counter:stream_counter"
Warning: Using design file gen_reset_n.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: gen_reset_n
Info: Elaborating entity "gen_reset_n" for hierarchy "gen_reset_n:system_gen_reset_n"
Warning (10230): Verilog HDL assignment warning at gen_reset_n.v(29): truncated value with size 32 to match size of target (20)
Info: Elaborating entity "DE2_115_SOPC" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst"
Info: Elaborating entity "DE2_115_SOPC_burst_0_upstream_arbitrator" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_burst_0_upstream_arbitrator:the_DE2_115_SOPC_burst_0_upstream"
Info: Elaborating entity "DE2_115_SOPC_burst_0_downstream_arbitrator" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_burst_0_downstream_arbitrator:the_DE2_115_SOPC_burst_0_downstream"
Warning: Using design file de2_115_sopc_burst_0.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: DE2_115_SOPC_burst_0
Info: Elaborating entity "DE2_115_SOPC_burst_0" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_burst_0:the_DE2_115_SOPC_burst_0"
Info: Elaborating entity "DE2_115_SOPC_burst_1_upstream_arbitrator" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_burst_1_upstream_arbitrator:the_DE2_115_SOPC_burst_1_upstream"
Info: Elaborating entity "burstcount_fifo_for_DE2_115_SOPC_burst_1_upstream_module" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_burst_1_upstream_arbitrator:the_DE2_115_SOPC_burst_1_upstream|burstcount_fifo_for_DE2_115_SOPC_burst_1_upstream_module:burstcount_fifo_for_DE2_115_SOPC_burst_1_upstream"
Info: Elaborating entity "rdv_fifo_for_eth_ocm_0_tx_master_to_DE2_115_SOPC_burst_1_upstream_module" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_burst_1_upstream_arbitrator:the_DE2_115_SOPC_burst_1_upstream|rdv_fifo_for_eth_ocm_0_tx_master_to_DE2_115_SOPC_burst_1_upstream_module:rdv_fifo_for_eth_ocm_0_tx_master_to_DE2_115_SOPC_burst_1_upstream"
Info: Elaborating entity "DE2_115_SOPC_burst_1_downstream_arbitrator" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_burst_1_downstream_arbitrator:the_DE2_115_SOPC_burst_1_downstream"
Warning: Using design file de2_115_sopc_burst_1.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: DE2_115_SOPC_burst_1
Info: Elaborating entity "DE2_115_SOPC_burst_1" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_burst_1:the_DE2_115_SOPC_burst_1"
Info: Elaborating entity "DE2_115_SOPC_clock_0_in_arbitrator" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0_in_arbitrator:the_DE2_115_SOPC_clock_0_in"
Info: Elaborating entity "DE2_115_SOPC_clock_0_out_arbitrator" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0_out_arbitrator:the_DE2_115_SOPC_clock_0_out"
Info: Elaborating entity "DE2_115_SOPC_clock_0" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0"
Info: Elaborating entity "altera_std_synchronizer" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer"
Info: Elaborated megafunction instantiation "DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer"
Info: Instantiated megafunction "DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer" with the following parameter:
    Info: Parameter "depth" = "2"
Info: Elaborating entity "DE2_115_SOPC_clock_0_edge_to_pulse" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0|DE2_115_SOPC_clock_0_edge_to_pulse:read_done_edge_to_pulse"
Info: Elaborating entity "DE2_115_SOPC_clock_0_slave_FSM" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0|DE2_115_SOPC_clock_0_slave_FSM:slave_FSM"
Info: Elaborating entity "DE2_115_SOPC_clock_0_master_FSM" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0|DE2_115_SOPC_clock_0_master_FSM:master_FSM"
Info: Elaborating entity "DE2_115_SOPC_clock_0_bit_pipe" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0|DE2_115_SOPC_clock_0_bit_pipe:endofpacket_bit_pipe"
Info: Elaborating entity "camera_s1_arbitrator" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|camera_s1_arbitrator:the_camera_s1"
Info: Elaborating entity "camera" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|camera:the_camera"
Info: Elaborating entity "avalon_camera" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|camera:the_camera|avalon_camera:camera"
Info: Elaborating entity "clock_crossing_io_s1_arbitrator" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1"
Info: Elaborating entity "rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1_module" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1"
Info: Elaborating entity "rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1_module" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1"
Info: Elaborating entity "clock_crossing_io_m1_arbitrator" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_m1_arbitrator:the_clock_crossing_io_m1"
Info: Elaborating entity "clock_crossing_io" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io"
Info: Elaborating entity "clock_crossing_io_downstream_fifo" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo"
Info: Elaborating entity "dcfifo" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo"
Info: Elaborated megafunction instantiation "DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo"
Info: Instantiated megafunction "DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo" with the following parameter:
    Info: Parameter "intended_device_family" = "CYCLONEIVE"
    Info: Parameter "lpm_numwords" = "32"
    Info: Parameter "lpm_showahead" = "OFF"
    Info: Parameter "lpm_type" = "dcfifo"
    Info: Parameter "lpm_width" = "56"
    Info: Parameter "lpm_widthu" = "5"
    Info: Parameter "overflow_checking" = "ON"
    Info: Parameter "rdsync_delaypipe" = "5"
    Info: Parameter "underflow_checking" = "ON"
    Info: Parameter "use_eab" = "ON"
    Info: Parameter "wrsync_delaypipe" = "5"
Info: Found 1 design units, including 1 entities, in source file db/dcfifo_uvf1.tdf
    Info: Found entity 1: dcfifo_uvf1
Info: Elaborating entity "dcfifo_uvf1" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_uvf1:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_q57.tdf
    Info: Found entity 1: a_graycounter_q57
Info: Elaborating entity "a_graycounter_q57" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_uvf1:auto_generated|a_graycounter_q57:rdptr_g1p"
Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_mjc.tdf
    Info: Found entity 1: a_graycounter_mjc
Info: Elaborating entity "a_graycounter_mjc" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_uvf1:auto_generated|a_graycounter_mjc:wrptr_g1p"
Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_ljc.tdf
    Info: Found entity 1: a_graycounter_ljc
Info: Elaborating entity "a_graycounter_ljc" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_uvf1:auto_generated|a_graycounter_ljc:wrptr_gp"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_uj31.tdf
    Info: Found entity 1: altsyncram_uj31
Info: Elaborating entity "altsyncram_uj31" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_uvf1:auto_generated|altsyncram_uj31:fifo_ram"
Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_fkd.tdf
    Info: Found entity 1: alt_synch_pipe_fkd
Info: Elaborating entity "alt_synch_pipe_fkd" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_uvf1:auto_generated|alt_synch_pipe_fkd:rs_dgwp"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_ed9.tdf
    Info: Found entity 1: dffpipe_ed9
Info: Elaborating entity "dffpipe_ed9" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_uvf1:auto_generated|alt_synch_pipe_fkd:rs_dgwp|dffpipe_ed9:dffpipe15"
Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_gkd.tdf
    Info: Found entity 1: alt_synch_pipe_gkd
Info: Elaborating entity "alt_synch_pipe_gkd" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_uvf1:auto_generated|alt_synch_pipe_gkd:ws_dgrp"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_fd9.tdf
    Info: Found entity 1: dffpipe_fd9
Info: Elaborating entity "dffpipe_fd9" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_uvf1:auto_generated|alt_synch_pipe_gkd:ws_dgrp|dffpipe_fd9:dffpipe18"
Info: Found 1 design units, including 1 entities, in source file db/cmpr_966.tdf
    Info: Found entity 1: cmpr_966
Info: Elaborating entity "cmpr_966" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_uvf1:auto_generated|cmpr_966:rdempty_eq_comp1_lsb"
Info: Elaborating entity "clock_crossing_io_upstream_fifo" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo"
Info: Elaborating entity "dcfifo" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo"
Info: Elaborated megafunction instantiation "DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo"
Info: Instantiated megafunction "DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo" with the following parameter:
    Info: Parameter "intended_device_family" = "CYCLONEIVE"
    Info: Parameter "lpm_numwords" = "256"
    Info: Parameter "lpm_showahead" = "OFF"
    Info: Parameter "lpm_type" = "dcfifo"
    Info: Parameter "lpm_width" = "33"
    Info: Parameter "lpm_widthu" = "8"
    Info: Parameter "overflow_checking" = "ON"
    Info: Parameter "rdsync_delaypipe" = "5"
    Info: Parameter "underflow_checking" = "ON"
    Info: Parameter "use_eab" = "ON"
    Info: Parameter "wrsync_delaypipe" = "5"
Info: Found 1 design units, including 1 entities, in source file db/dcfifo_75g1.tdf
    Info: Found entity 1: dcfifo_75g1
Info: Elaborating entity "dcfifo_75g1" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/a_gray2bin_ugb.tdf
    Info: Found entity 1: a_gray2bin_ugb
Info: Elaborating entity "a_gray2bin_ugb" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|a_gray2bin_ugb:wrptr_g_gray2bin"
Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_t57.tdf
    Info: Found entity 1: a_graycounter_t57
Info: Elaborating entity "a_graycounter_t57" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|a_graycounter_t57:rdptr_g1p"
Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_pjc.tdf
    Info: Found entity 1: a_graycounter_pjc
Info: Elaborating entity "a_graycounter_pjc" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|a_graycounter_pjc:wrptr_g1p"
Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_ojc.tdf
    Info: Found entity 1: a_graycounter_ojc
Info: Elaborating entity "a_graycounter_ojc" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|a_graycounter_ojc:wrptr_gp"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_qj31.tdf
    Info: Found entity 1: altsyncram_qj31
Info: Elaborating entity "altsyncram_qj31" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|altsyncram_qj31:fifo_ram"
Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_ikd.tdf
    Info: Found entity 1: alt_synch_pipe_ikd
Info: Elaborating entity "alt_synch_pipe_ikd" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|alt_synch_pipe_ikd:rs_dgwp"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_hd9.tdf
    Info: Found entity 1: dffpipe_hd9
Info: Elaborating entity "dffpipe_hd9" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe15"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_gd9.tdf
    Info: Found entity 1: dffpipe_gd9
Info: Elaborating entity "dffpipe_gd9" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|dffpipe_gd9:ws_brp"
Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_jkd.tdf
    Info: Found entity 1: alt_synch_pipe_jkd
Info: Elaborating entity "alt_synch_pipe_jkd" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|alt_synch_pipe_jkd:ws_dgrp"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_id9.tdf
    Info: Found entity 1: dffpipe_id9
Info: Elaborating entity "dffpipe_id9" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19"
Info: Found 1 design units, including 1 entities, in source file db/cmpr_b66.tdf
    Info: Found entity 1: cmpr_b66
Info: Elaborating entity "cmpr_b66" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|cmpr_b66:rdempty_eq_comp1_lsb"
Info: Found 1 design units, including 1 entities, in source file db/cmpr_a66.tdf
    Info: Found entity 1: cmpr_a66
Info: Elaborating entity "cmpr_a66" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|cmpr_a66:rdempty_eq_comp1_msb"
Info: Elaborating entity "cpu_jtag_debug_module_arbitrator" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module"
Info: Elaborating entity "cpu_data_master_arbitrator" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|cpu_data_master_arbitrator:the_cpu_data_master"
Info: Elaborating entity "timer_s1_irq_from_sa_clock_crossing_cpu_data_master_module" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|cpu_data_master_arbitrator:the_cpu_data_master|timer_s1_irq_from_sa_clock_crossing_cpu_data_master_module:timer_s1_irq_from_sa_clock_crossing_cpu_data_master"
Info: Elaborating entity "cpu_instruction_master_arbitrator" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master"
Info: Elaborating entity "cpu" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu"
Info: Elaborating entity "cpu_test_bench" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench"
Info: Elaborating entity "cpu_ic_data_module" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data"
Info: Elaborating entity "altsyncram" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram"
Info: Elaborated megafunction instantiation "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram"
Info: Instantiated megafunction "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram" with the following parameter:
    Info: Parameter "address_reg_b" = "CLOCK0"
    Info: Parameter "maximum_depth" = "0"
    Info: Parameter "numwords_a" = "4096"
    Info: Parameter "numwords_b" = "4096"
    Info: Parameter "operation_mode" = "DUAL_PORT"
    Info: Parameter "outdata_reg_b" = "UNREGISTERED"
    Info: Parameter "ram_block_type" = "AUTO"
    Info: Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info: Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info: Parameter "width_a" = "32"
    Info: Parameter "width_b" = "32"
    Info: Parameter "widthad_a" = "12"
    Info: Parameter "widthad_b" = "12"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_8kd1.tdf
    Info: Found entity 1: altsyncram_8kd1
Info: Elaborating entity "altsyncram_8kd1" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_8kd1:auto_generated"
Info: Elaborating entity "cpu_ic_tag_module" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag"
Info: Elaborating entity "altsyncram" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram"
Info: Elaborated megafunction instantiation "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram"
Info: Instantiated megafunction "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram" with the following parameter:
    Info: Parameter "address_reg_b" = "CLOCK0"
    Info: Parameter "init_file" = "cpu_ic_tag_ram.mif"
    Info: Parameter "maximum_depth" = "0"
    Info: Parameter "numwords_a" = "512"
    Info: Parameter "numwords_b" = "512"
    Info: Parameter "operation_mode" = "DUAL_PORT"
    Info: Parameter "outdata_reg_b" = "UNREGISTERED"
    Info: Parameter "ram_block_type" = "AUTO"
    Info: Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info: Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info: Parameter "width_a" = "20"
    Info: Parameter "width_b" = "20"
    Info: Parameter "widthad_a" = "9"
    Info: Parameter "widthad_b" = "9"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_c5g1.tdf
    Info: Found entity 1: altsyncram_c5g1
Info: Elaborating entity "altsyncram_c5g1" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_c5g1:auto_generated"
Info: Elaborating entity "cpu_bht_module" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_bht_module:cpu_bht"
Info: Elaborating entity "altsyncram" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_bht_module:cpu_bht|altsyncram:the_altsyncram"
Info: Elaborated megafunction instantiation "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_bht_module:cpu_bht|altsyncram:the_altsyncram"
Info: Instantiated megafunction "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_bht_module:cpu_bht|altsyncram:the_altsyncram" with the following parameter:
    Info: Parameter "address_reg_b" = "CLOCK0"
    Info: Parameter "init_file" = "cpu_bht_ram.mif"
    Info: Parameter "maximum_depth" = "0"
    Info: Parameter "numwords_a" = "256"
    Info: Parameter "numwords_b" = "256"
    Info: Parameter "operation_mode" = "DUAL_PORT"
    Info: Parameter "outdata_reg_b" = "UNREGISTERED"
    Info: Parameter "ram_block_type" = "AUTO"
    Info: Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info: Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info: Parameter "width_a" = "2"
    Info: Parameter "width_b" = "2"
    Info: Parameter "widthad_a" = "8"
    Info: Parameter "widthad_b" = "8"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_bpf1.tdf
    Info: Found entity 1: altsyncram_bpf1
Info: Elaborating entity "altsyncram_bpf1" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_bht_module:cpu_bht|altsyncram:the_altsyncram|altsyncram_bpf1:auto_generated"
Info: Elaborating entity "cpu_register_bank_a_module" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a"
Info: Elaborating entity "altsyncram" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram"
Info: Elaborated megafunction instantiation "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram"
Info: Instantiated megafunction "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram" with the following parameter:
    Info: Parameter "address_reg_b" = "CLOCK0"
    Info: Parameter "init_file" = "cpu_rf_ram_a.mif"
    Info: Parameter "maximum_depth" = "0"
    Info: Parameter "numwords_a" = "32"
    Info: Parameter "numwords_b" = "32"
    Info: Parameter "operation_mode" = "DUAL_PORT"
    Info: Parameter "outdata_reg_b" = "UNREGISTERED"
    Info: Parameter "ram_block_type" = "AUTO"
    Info: Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info: Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info: Parameter "width_a" = "32"
    Info: Parameter "width_b" = "32"
    Info: Parameter "widthad_a" = "5"
    Info: Parameter "widthad_b" = "5"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_b7f1.tdf
    Info: Found entity 1: altsyncram_b7f1
Info: Elaborating entity "altsyncram_b7f1" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_b7f1:auto_generated"
Info: Elaborating entity "cpu_register_bank_b_module" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b"
Info: Elaborating entity "altsyncram" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram"
Info: Elaborated megafunction instantiation "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram"
Info: Instantiated megafunction "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram" with the following parameter:
    Info: Parameter "address_reg_b" = "CLOCK0"
    Info: Parameter "init_file" = "cpu_rf_ram_b.mif"
    Info: Parameter "maximum_depth" = "0"
    Info: Parameter "numwords_a" = "32"
    Info: Parameter "numwords_b" = "32"
    Info: Parameter "operation_mode" = "DUAL_PORT"
    Info: Parameter "outdata_reg_b" = "UNREGISTERED"
    Info: Parameter "ram_block_type" = "AUTO"
    Info: Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info: Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info: Parameter "width_a" = "32"
    Info: Parameter "width_b" = "32"
    Info: Parameter "widthad_a" = "5"
    Info: Parameter "widthad_b" = "5"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_c7f1.tdf
    Info: Found entity 1: altsyncram_c7f1
Info: Elaborating entity "altsyncram_c7f1" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_c7f1:auto_generated"
Info: Elaborating entity "cpu_dc_tag_module" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_dc_tag_module:cpu_dc_tag"
Info: Elaborating entity "altsyncram" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_dc_tag_module:cpu_dc_tag|altsyncram:the_altsyncram"
Info: Elaborated megafunction instantiation "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_dc_tag_module:cpu_dc_tag|altsyncram:the_altsyncram"
Info: Instantiated megafunction "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_dc_tag_module:cpu_dc_tag|altsyncram:the_altsyncram" with the following parameter:
    Info: Parameter "address_reg_b" = "CLOCK0"
    Info: Parameter "init_file" = "cpu_dc_tag_ram.mif"
    Info: Parameter "maximum_depth" = "0"
    Info: Parameter "numwords_a" = "512"
    Info: Parameter "numwords_b" = "512"
    Info: Parameter "operation_mode" = "DUAL_PORT"
    Info: Parameter "outdata_reg_b" = "UNREGISTERED"
    Info: Parameter "ram_block_type" = "AUTO"
    Info: Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info: Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info: Parameter "width_a" = "14"
    Info: Parameter "width_b" = "14"
    Info: Parameter "widthad_a" = "9"
    Info: Parameter "widthad_b" = "9"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_3hf1.tdf
    Info: Found entity 1: altsyncram_3hf1
Info: Elaborating entity "altsyncram_3hf1" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_dc_tag_module:cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_3hf1:auto_generated"
Info: Elaborating entity "cpu_dc_data_module" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_dc_data_module:cpu_dc_data"
Info: Elaborating entity "altsyncram" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_dc_data_module:cpu_dc_data|altsyncram:the_altsyncram"
Info: Elaborated megafunction instantiation "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_dc_data_module:cpu_dc_data|altsyncram:the_altsyncram"
Info: Instantiated megafunction "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_dc_data_module:cpu_dc_data|altsyncram:the_altsyncram" with the following parameter:
    Info: Parameter "address_reg_b" = "CLOCK0"
    Info: Parameter "maximum_depth" = "0"
    Info: Parameter "numwords_a" = "4096"
    Info: Parameter "numwords_b" = "4096"
    Info: Parameter "operation_mode" = "DUAL_PORT"
    Info: Parameter "outdata_reg_b" = "UNREGISTERED"
    Info: Parameter "ram_block_type" = "AUTO"
    Info: Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info: Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info: Parameter "width_a" = "32"
    Info: Parameter "width_b" = "32"
    Info: Parameter "width_byteena_a" = "4"
    Info: Parameter "widthad_a" = "12"
    Info: Parameter "widthad_b" = "12"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_ujf1.tdf
    Info: Found entity 1: altsyncram_ujf1
Info: Elaborating entity "altsyncram_ujf1" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_dc_data_module:cpu_dc_data|altsyncram:the_altsyncram|altsyncram_ujf1:auto_generated"
Info: Elaborating entity "cpu_dc_victim_module" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim"
Info: Elaborating entity "altsyncram" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim|altsyncram:the_altsyncram"
Info: Elaborated megafunction instantiation "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim|altsyncram:the_altsyncram"
Info: Instantiated megafunction "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim|altsyncram:the_altsyncram" with the following parameter:
    Info: Parameter "address_reg_b" = "CLOCK0"
    Info: Parameter "maximum_depth" = "0"
    Info: Parameter "numwords_a" = "8"
    Info: Parameter "numwords_b" = "8"
    Info: Parameter "operation_mode" = "DUAL_PORT"
    Info: Parameter "outdata_reg_b" = "UNREGISTERED"
    Info: Parameter "ram_block_type" = "AUTO"
    Info: Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info: Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info: Parameter "width_a" = "32"
    Info: Parameter "width_b" = "32"
    Info: Parameter "widthad_a" = "3"
    Info: Parameter "widthad_b" = "3"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_r3d1.tdf
    Info: Found entity 1: altsyncram_r3d1
Info: Elaborating entity "altsyncram_r3d1" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated"
Info: Elaborating entity "cpu_mult_cell" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell"
Info: Elaborating entity "altmult_add" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1"
Info: Elaborated megafunction instantiation "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1"
Info: Instantiated megafunction "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1" with the following parameter:
    Info: Parameter "addnsub_multiplier_pipeline_aclr1" = "ACLR0"
    Info: Parameter "addnsub_multiplier_pipeline_register1" = "CLOCK0"
    Info: Parameter "addnsub_multiplier_register1" = "UNREGISTERED"
    Info: Parameter "dedicated_multiplier_circuitry" = "YES"
    Info: Parameter "input_register_a0" = "UNREGISTERED"
    Info: Parameter "input_register_b0" = "UNREGISTERED"
    Info: Parameter "input_source_a0" = "DATAA"
    Info: Parameter "input_source_b0" = "DATAB"
    Info: Parameter "intended_device_family" = "CYCLONEIVE"
    Info: Parameter "lpm_type" = "altmult_add"
    Info: Parameter "multiplier1_direction" = "ADD"
    Info: Parameter "multiplier_aclr0" = "ACLR0"
    Info: Parameter "multiplier_register0" = "CLOCK0"
    Info: Parameter "number_of_multipliers" = "1"
    Info: Parameter "output_register" = "UNREGISTERED"
    Info: Parameter "port_addnsub1" = "PORT_UNUSED"
    Info: Parameter "port_signa" = "PORT_UNUSED"
    Info: Parameter "port_signb" = "PORT_UNUSED"
    Info: Parameter "representation_a" = "UNSIGNED"
    Info: Parameter "representation_b" = "UNSIGNED"
    Info: Parameter "signed_pipeline_aclr_a" = "ACLR0"
    Info: Parameter "signed_pipeline_aclr_b" = "ACLR0"
    Info: Parameter "signed_pipeline_register_a" = "CLOCK0"
    Info: Parameter "signed_pipeline_register_b" = "CLOCK0"
    Info: Parameter "signed_register_a" = "UNREGISTERED"
    Info: Parameter "signed_register_b" = "UNREGISTERED"
    Info: Parameter "width_a" = "16"
    Info: Parameter "width_b" = "16"
    Info: Parameter "width_result" = "32"
Info: Found 1 design units, including 1 entities, in source file db/mult_add_mgr2.tdf
    Info: Found entity 1: mult_add_mgr2
Info: Elaborating entity "mult_add_mgr2" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/ded_mult_ks81.tdf
    Info: Found entity 1: ded_mult_ks81
Info: Elaborating entity "ded_mult_ks81" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_93c.tdf
    Info: Found entity 1: dffpipe_93c
Info: Elaborating entity "dffpipe_93c" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|dffpipe_93c:pre_result"
Info: Elaborating entity "altmult_add" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2"
Info: Elaborated megafunction instantiation "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2"
Info: Instantiated megafunction "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2" with the following parameter:
    Info: Parameter "addnsub_multiplier_pipeline_aclr1" = "ACLR0"
    Info: Parameter "addnsub_multiplier_pipeline_register1" = "CLOCK0"
    Info: Parameter "addnsub_multiplier_register1" = "UNREGISTERED"
    Info: Parameter "dedicated_multiplier_circuitry" = "YES"
    Info: Parameter "input_register_a0" = "UNREGISTERED"
    Info: Parameter "input_register_b0" = "UNREGISTERED"
    Info: Parameter "input_source_a0" = "DATAA"
    Info: Parameter "input_source_b0" = "DATAB"
    Info: Parameter "intended_device_family" = "CYCLONEIVE"
    Info: Parameter "lpm_type" = "altmult_add"
    Info: Parameter "multiplier1_direction" = "ADD"
    Info: Parameter "multiplier_aclr0" = "ACLR0"
    Info: Parameter "multiplier_register0" = "CLOCK0"
    Info: Parameter "number_of_multipliers" = "1"
    Info: Parameter "output_register" = "UNREGISTERED"
    Info: Parameter "port_addnsub1" = "PORT_UNUSED"
    Info: Parameter "port_signa" = "PORT_UNUSED"
    Info: Parameter "port_signb" = "PORT_UNUSED"
    Info: Parameter "representation_a" = "UNSIGNED"
    Info: Parameter "representation_b" = "UNSIGNED"
    Info: Parameter "signed_pipeline_aclr_a" = "ACLR0"
    Info: Parameter "signed_pipeline_aclr_b" = "ACLR0"
    Info: Parameter "signed_pipeline_register_a" = "CLOCK0"
    Info: Parameter "signed_pipeline_register_b" = "CLOCK0"
    Info: Parameter "signed_register_a" = "UNREGISTERED"
    Info: Parameter "signed_register_b" = "UNREGISTERED"
    Info: Parameter "width_a" = "16"
    Info: Parameter "width_b" = "16"
    Info: Parameter "width_result" = "16"
Info: Found 1 design units, including 1 entities, in source file db/mult_add_ogr2.tdf
    Info: Found entity 1: mult_add_ogr2
Info: Elaborating entity "mult_add_ogr2" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated"
Info: Elaborating entity "cpu_nios2_oci" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci"
Info: Elaborating entity "cpu_nios2_oci_debug" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug"
Info: Elaborating entity "cpu_nios2_ocimem" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem"
Info: Elaborating entity "cpu_ociram_lpm_dram_bdp_component_module" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component"
Info: Elaborating entity "altsyncram" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram"
Info: Elaborated megafunction instantiation "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram"
Info: Instantiated megafunction "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram" with the following parameter:
    Info: Parameter "address_aclr_a" = "NONE"
    Info: Parameter "address_aclr_b" = "NONE"
    Info: Parameter "address_reg_b" = "CLOCK1"
    Info: Parameter "indata_aclr_a" = "NONE"
    Info: Parameter "indata_aclr_b" = "NONE"
    Info: Parameter "init_file" = "cpu_ociram_default_contents.mif"
    Info: Parameter "intended_device_family" = "CYCLONEIVE"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "256"
    Info: Parameter "numwords_b" = "256"
    Info: Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info: Parameter "outdata_aclr_a" = "NONE"
    Info: Parameter "outdata_aclr_b" = "NONE"
    Info: Parameter "outdata_reg_a" = "UNREGISTERED"
    Info: Parameter "outdata_reg_b" = "UNREGISTERED"
    Info: Parameter "ram_block_type" = "AUTO"
    Info: Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info: Parameter "width_a" = "32"
    Info: Parameter "width_b" = "32"
    Info: Parameter "width_byteena_a" = "4"
    Info: Parameter "widthad_a" = "8"
    Info: Parameter "widthad_b" = "8"
    Info: Parameter "wrcontrol_aclr_a" = "NONE"
    Info: Parameter "wrcontrol_aclr_b" = "NONE"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_f572.tdf
    Info: Found entity 1: altsyncram_f572
Info: Elaborating entity "altsyncram_f572" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_f572:auto_generated"
Info: Elaborating entity "cpu_nios2_avalon_reg" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg"
Info: Elaborating entity "cpu_nios2_oci_break" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break"
Info: Elaborating entity "cpu_nios2_oci_xbrk" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk"
Info: Elaborating entity "cpu_nios2_oci_dbrk" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk"
Info: Elaborating entity "cpu_nios2_oci_itrace" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace"
Info: Elaborating entity "cpu_nios2_oci_dtrace" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dtrace:the_cpu_nios2_oci_dtrace"
Info: Elaborating entity "cpu_nios2_oci_td_mode" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dtrace:the_cpu_nios2_oci_dtrace|cpu_nios2_oci_td_mode:cpu_nios2_oci_trc_ctrl_td_mode"
Info: Elaborating entity "cpu_nios2_oci_fifo" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo"
Info: Elaborating entity "cpu_nios2_oci_compute_tm_count" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|cpu_nios2_oci_compute_tm_count:cpu_nios2_oci_compute_tm_count_tm_count"
Info: Elaborating entity "cpu_nios2_oci_fifowp_inc" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|cpu_nios2_oci_fifowp_inc:cpu_nios2_oci_fifowp_inc_fifowp"
Info: Elaborating entity "cpu_nios2_oci_fifocount_inc" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|cpu_nios2_oci_fifocount_inc:cpu_nios2_oci_fifocount_inc_fifocount"
Info: Elaborating entity "cpu_oci_test_bench" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|cpu_oci_test_bench:the_cpu_oci_test_bench"
Info: Elaborating entity "cpu_nios2_oci_pib" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_pib:the_cpu_nios2_oci_pib"
Info: Elaborating entity "cpu_nios2_oci_im" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im"
Info: Elaborating entity "cpu_traceram_lpm_dram_bdp_component_module" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component"
Info: Elaborating entity "altsyncram" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram"
Info: Elaborated megafunction instantiation "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram"
Info: Instantiated megafunction "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram" with the following parameter:
    Info: Parameter "address_aclr_a" = "NONE"
    Info: Parameter "address_aclr_b" = "NONE"
    Info: Parameter "address_reg_b" = "CLOCK1"
    Info: Parameter "indata_aclr_a" = "NONE"
    Info: Parameter "indata_aclr_b" = "NONE"
    Info: Parameter "init_file" = "UNUSED"
    Info: Parameter "intended_device_family" = "CYCLONEIVE"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "128"
    Info: Parameter "numwords_b" = "128"
    Info: Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info: Parameter "outdata_aclr_a" = "NONE"
    Info: Parameter "outdata_aclr_b" = "NONE"
    Info: Parameter "outdata_reg_a" = "UNREGISTERED"
    Info: Parameter "outdata_reg_b" = "UNREGISTERED"
    Info: Parameter "ram_block_type" = "AUTO"
    Info: Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info: Parameter "width_a" = "36"
    Info: Parameter "width_b" = "36"
    Info: Parameter "widthad_a" = "7"
    Info: Parameter "widthad_b" = "7"
    Info: Parameter "wrcontrol_aclr_a" = "NONE"
    Info: Parameter "wrcontrol_aclr_b" = "NONE"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_0a02.tdf
    Info: Found entity 1: altsyncram_0a02
Info: Elaborating entity "altsyncram_0a02" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated"
Info: Elaborating entity "cpu_jtag_debug_module_wrapper" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper"
Info: Elaborating entity "cpu_jtag_debug_module_tck" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck"
Info: Elaborating entity "cpu_jtag_debug_module_sysclk" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk"
Info: Elaborating entity "sld_virtual_jtag_basic" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy"
Info: Elaborated megafunction instantiation "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy"
Info: Instantiated megafunction "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy" with the following parameter:
    Info: Parameter "sld_auto_instance_index" = "YES"
    Info: Parameter "sld_instance_index" = "0"
    Info: Parameter "sld_ir_width" = "2"
    Info: Parameter "sld_mfg_id" = "70"
    Info: Parameter "sld_sim_action" = ""
    Info: Parameter "sld_sim_n_scan" = "0"
    Info: Parameter "sld_sim_total_length" = "0"
    Info: Parameter "sld_type_id" = "34"
    Info: Parameter "sld_version" = "3"
Info: Elaborating entity "sld_virtual_jtag_impl" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst"
Info: Elaborated megafunction instantiation "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy"
Info: Elaborating entity "eth_ocm_0_control_port_arbitrator" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0_control_port_arbitrator:the_eth_ocm_0_control_port"
Info: Elaborating entity "eth_ocm_0_rx_master_arbitrator" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0_rx_master_arbitrator:the_eth_ocm_0_rx_master"
Info: Elaborating entity "eth_ocm_0_tx_master_arbitrator" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0_tx_master_arbitrator:the_eth_ocm_0_tx_master"
Info: Elaborating entity "eth_ocm_0" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0"
Info: Elaborating entity "eth_ocm" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0"
Warning: Using design file ip/eth_ocm/eth_miim.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: eth_miim
Info: Elaborating entity "eth_miim" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_miim:miim1"
Warning: Using design file ip/eth_ocm/eth_clockgen.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: eth_clockgen
Info: Elaborating entity "eth_clockgen" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_miim:miim1|eth_clockgen:clkgen"
Warning: Using design file ip/eth_ocm/eth_shiftreg.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: eth_shiftreg
Info: Elaborating entity "eth_shiftreg" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_miim:miim1|eth_shiftreg:shftrg"
Warning (10208): Verilog HDL Case Statement warning at eth_shiftreg.v(124): honored full_case synthesis attribute - differences between design synthesis and simulation may occur
Warning: Using design file ip/eth_ocm/eth_outputcontrol.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: eth_outputcontrol
Info: Elaborating entity "eth_outputcontrol" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_miim:miim1|eth_outputcontrol:outctrl"
Warning: Using design file ip/eth_ocm/eth_registers.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: eth_registers
Info: Elaborating entity "eth_registers" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1"
Warning (10036): Verilog HDL or VHDL warning at eth_registers.v(291): object "ResetTxCIrq_sync1" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at eth_registers.v(322): object "RXCTRL_Sel" assigned a value but never read
Warning: Using design file ip/eth_ocm/eth_register.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: eth_register
Info: Elaborating entity "eth_register" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:MODER_0"
Info: Elaborating entity "eth_register" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:MODER_1"
Info: Elaborating entity "eth_register" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:MODER_2"
Info: Elaborating entity "eth_register" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:INT_MASK_0"
Info: Elaborating entity "eth_register" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:IPGT_0"
Info: Elaborating entity "eth_register" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:IPGR1_0"
Info: Elaborating entity "eth_register" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:PACKETLEN_1"
Info: Elaborating entity "eth_register" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:PACKETLEN_2"
Info: Elaborating entity "eth_register" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:COLLCONF_0"
Info: Elaborating entity "eth_register" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:COLLCONF_2"
Info: Elaborating entity "eth_register" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:CTRLMODER_0"
Info: Elaborating entity "eth_register" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:MIIMODER_0"
Info: Elaborating entity "eth_register" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:MIIADDRESS_0"
Info: Elaborating entity "eth_register" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:MIIRX_DATA"
Warning: Using design file ip/eth_ocm/eth_maccontrol.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: eth_maccontrol
Info: Elaborating entity "eth_maccontrol" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_maccontrol:maccontrol1"
Warning: Using design file ip/eth_ocm/eth_receivecontrol.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: eth_receivecontrol
Info: Elaborating entity "eth_receivecontrol" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1"
Warning: Using design file ip/eth_ocm/eth_transmitcontrol.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: eth_transmitcontrol
Info: Elaborating entity "eth_transmitcontrol" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_maccontrol:maccontrol1|eth_transmitcontrol:transmitcontrol1"
Warning: Using design file ip/eth_ocm/eth_txethmac.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: eth_txethmac
Info: Elaborating entity "eth_txethmac" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_txethmac:txethmac1"
Warning: Using design file ip/eth_ocm/eth_txcounters.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: eth_txcounters
Info: Elaborating entity "eth_txcounters" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_txethmac:txethmac1|eth_txcounters:txcounters1"
Warning (10036): Verilog HDL or VHDL warning at eth_txcounters.v(134): object "ExcessiveDeferCnt" assigned a value but never read
Warning: Using design file ip/eth_ocm/eth_txstatem.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: eth_txstatem
Info: Elaborating entity "eth_txstatem" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_txethmac:txethmac1|eth_txstatem:txstatem1"
Warning: Using design file ip/eth_ocm/eth_crc.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: eth_crc
Info: Elaborating entity "eth_crc" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_txethmac:txethmac1|eth_crc:txcrc"
Warning: Using design file ip/eth_ocm/eth_random.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: eth_random
Info: Elaborating entity "eth_random" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_txethmac:txethmac1|eth_random:random1"
Warning: Using design file ip/eth_ocm/eth_rxethmac.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: eth_rxethmac
Info: Elaborating entity "eth_rxethmac" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_rxethmac:rxethmac1"
Warning: Using design file ip/eth_ocm/eth_rxstatem.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: eth_rxstatem
Info: Elaborating entity "eth_rxstatem" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_rxethmac:rxethmac1|eth_rxstatem:rxstatem1"
Warning: Using design file ip/eth_ocm/eth_rxcounters.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: eth_rxcounters
Info: Elaborating entity "eth_rxcounters" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1"
Warning: Using design file ip/eth_ocm/eth_rxaddrcheck.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: eth_rxaddrcheck
Info: Elaborating entity "eth_rxaddrcheck" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_rxethmac:rxethmac1|eth_rxaddrcheck:rxaddrcheck1"
Warning: Using design file ip/eth_ocm/eth_avalon.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: eth_avalon
Info: Elaborating entity "eth_avalon" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst"
Warning (10230): Verilog HDL assignment warning at eth_avalon.v(207): truncated value with size 9 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at eth_avalon.v(244): truncated value with size 32 to match size of target (8)
Warning: Using design file ip/eth_ocm/eth_avalon_bd_ram.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: eth_avalon_bd_ram
Info: Elaborating entity "eth_avalon_bd_ram" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_bd_ram:desc_ram"
Warning: Using design file ip/eth_ocm/eth_avalon_rxdma.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: eth_avalon_rxdma
Info: Elaborating entity "eth_avalon_rxdma" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst"
Warning (10763): Verilog HDL warning at eth_avalon_rxdma.v(324): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness
Warning (10763): Verilog HDL warning at eth_avalon_rxdma.v(510): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness
Warning (10763): Verilog HDL warning at eth_avalon_rxdma.v(560): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness
Warning: Using design file ip/eth_ocm/eth_avalon_dma_fifo.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: eth_avalon_dma_fifo
Info: Elaborating entity "eth_avalon_dma_fifo" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo"
Info: Elaborating entity "dcfifo" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component"
Info: Elaborated megafunction instantiation "DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component"
Info: Instantiated megafunction "DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component" with the following parameter:
    Info: Parameter "lpm_hint" = "MAXIMIZE_SPEED=7,"
    Info: Parameter "lpm_numwords" = "1024"
    Info: Parameter "lpm_showahead" = "ON"
    Info: Parameter "lpm_type" = "dcfifo"
    Info: Parameter "lpm_width" = "36"
    Info: Parameter "lpm_widthu" = "11"
    Info: Parameter "add_usedw_msb_bit" = "ON"
    Info: Parameter "overflow_checking" = "OFF"
    Info: Parameter "rdsync_delaypipe" = "5"
    Info: Parameter "underflow_checking" = "OFF"
    Info: Parameter "use_eab" = "ON"
    Info: Parameter "write_aclr_synch" = "OFF"
    Info: Parameter "wrsync_delaypipe" = "5"
Info: Found 1 design units, including 1 entities, in source file db/dcfifo_7rm1.tdf
    Info: Found entity 1: dcfifo_7rm1
Info: Elaborating entity "dcfifo_7rm1" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_7rm1:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/a_gray2bin_7ib.tdf
    Info: Found entity 1: a_gray2bin_7ib
Info: Elaborating entity "a_gray2bin_7ib" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_7rm1:auto_generated|a_gray2bin_7ib:rdptr_g_gray2bin"
Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_677.tdf
    Info: Found entity 1: a_graycounter_677
Info: Elaborating entity "a_graycounter_677" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_7rm1:auto_generated|a_graycounter_677:rdptr_g1p"
Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_4lc.tdf
    Info: Found entity 1: a_graycounter_4lc
Info: Elaborating entity "a_graycounter_4lc" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_7rm1:auto_generated|a_graycounter_4lc:wrptr_g1p"
Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_1lc.tdf
    Info: Found entity 1: a_graycounter_1lc
Info: Elaborating entity "a_graycounter_1lc" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_7rm1:auto_generated|a_graycounter_1lc:wrptr_gp"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_9f11.tdf
    Info: Found entity 1: altsyncram_9f11
Info: Elaborating entity "altsyncram_9f11" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_7rm1:auto_generated|altsyncram_9f11:fifo_ram"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_8d9.tdf
    Info: Found entity 1: dffpipe_8d9
Info: Elaborating entity "dffpipe_8d9" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_7rm1:auto_generated|dffpipe_8d9:rdfull_reg"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf
    Info: Found entity 1: dffpipe_pe9
Info: Elaborating entity "dffpipe_pe9" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_7rm1:auto_generated|dffpipe_pe9:rs_brp"
Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_rld.tdf
    Info: Found entity 1: alt_synch_pipe_rld
Info: Elaborating entity "alt_synch_pipe_rld" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_7rm1:auto_generated|alt_synch_pipe_rld:rs_dgwp"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_te9.tdf
    Info: Found entity 1: dffpipe_te9
Info: Elaborating entity "dffpipe_te9" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_7rm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_te9:dffpipe17"
Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_uld.tdf
    Info: Found entity 1: alt_synch_pipe_uld
Info: Elaborating entity "alt_synch_pipe_uld" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_7rm1:auto_generated|alt_synch_pipe_uld:ws_dgrp"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_ue9.tdf
    Info: Found entity 1: dffpipe_ue9
Info: Elaborating entity "dffpipe_ue9" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_7rm1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_ue9:dffpipe20"
Info: Found 1 design units, including 1 entities, in source file db/cmpr_o76.tdf
    Info: Found entity 1: cmpr_o76
Info: Elaborating entity "cmpr_o76" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_7rm1:auto_generated|cmpr_o76:rdfull_eq_comp"
Info: Elaborating entity "eth_avalon_dma_fifo" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo"
Info: Elaborating entity "dcfifo" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component"
Info: Elaborated megafunction instantiation "DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component"
Info: Instantiated megafunction "DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component" with the following parameter:
    Info: Parameter "lpm_hint" = "MAXIMIZE_SPEED=7,"
    Info: Parameter "lpm_numwords" = "512"
    Info: Parameter "lpm_showahead" = "ON"
    Info: Parameter "lpm_type" = "dcfifo"
    Info: Parameter "lpm_width" = "25"
    Info: Parameter "lpm_widthu" = "10"
    Info: Parameter "add_usedw_msb_bit" = "ON"
    Info: Parameter "overflow_checking" = "OFF"
    Info: Parameter "rdsync_delaypipe" = "5"
    Info: Parameter "underflow_checking" = "OFF"
    Info: Parameter "use_eab" = "ON"
    Info: Parameter "write_aclr_synch" = "OFF"
    Info: Parameter "wrsync_delaypipe" = "5"
Info: Found 1 design units, including 1 entities, in source file db/dcfifo_ipm1.tdf
    Info: Found entity 1: dcfifo_ipm1
Info: Elaborating entity "dcfifo_ipm1" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_ipm1:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/a_gray2bin_6ib.tdf
    Info: Found entity 1: a_gray2bin_6ib
Info: Elaborating entity "a_gray2bin_6ib" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_ipm1:auto_generated|a_gray2bin_6ib:rdptr_g_gray2bin"
Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_577.tdf
    Info: Found entity 1: a_graycounter_577
Info: Elaborating entity "a_graycounter_577" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_ipm1:auto_generated|a_graycounter_577:rdptr_g1p"
Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_5lc.tdf
    Info: Found entity 1: a_graycounter_5lc
Info: Elaborating entity "a_graycounter_5lc" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_ipm1:auto_generated|a_graycounter_5lc:wrptr_g1p"
Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_0lc.tdf
    Info: Found entity 1: a_graycounter_0lc
Info: Elaborating entity "a_graycounter_0lc" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_ipm1:auto_generated|a_graycounter_0lc:wrptr_gp"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_lc11.tdf
    Info: Found entity 1: altsyncram_lc11
Info: Elaborating entity "altsyncram_lc11" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_ipm1:auto_generated|altsyncram_lc11:fifo_ram"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_oe9.tdf
    Info: Found entity 1: dffpipe_oe9
Info: Elaborating entity "dffpipe_oe9" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_ipm1:auto_generated|dffpipe_oe9:rs_brp"
Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_qld.tdf
    Info: Found entity 1: alt_synch_pipe_qld
Info: Elaborating entity "alt_synch_pipe_qld" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_ipm1:auto_generated|alt_synch_pipe_qld:rs_dgwp"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_ve9.tdf
    Info: Found entity 1: dffpipe_ve9
Info: Elaborating entity "dffpipe_ve9" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_ipm1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_ve9:dffpipe16"
Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_vld.tdf
    Info: Found entity 1: alt_synch_pipe_vld
Info: Elaborating entity "alt_synch_pipe_vld" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_ipm1:auto_generated|alt_synch_pipe_vld:ws_dgrp"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_0f9.tdf
    Info: Found entity 1: dffpipe_0f9
Info: Elaborating entity "dffpipe_0f9" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_ipm1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_0f9:dffpipe19"
Info: Found 1 design units, including 1 entities, in source file db/cmpr_n76.tdf
    Info: Found entity 1: cmpr_n76
Info: Elaborating entity "cmpr_n76" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_ipm1:auto_generated|cmpr_n76:rdfull_eq_comp"
Warning: Using design file ip/eth_ocm/eth_dc_reg.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: eth_dc_reg
Info: Elaborating entity "eth_dc_reg" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_dc_reg:rx_busy_dc_reg"
Warning: Using design file ip/eth_ocm/eth_avalon_txdma.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: eth_avalon_txdma
Info: Elaborating entity "eth_avalon_txdma" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst"
Warning (10763): Verilog HDL warning at eth_avalon_txdma.v(260): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness
Warning (10230): Verilog HDL assignment warning at eth_avalon_txdma.v(300): truncated value with size 16 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at eth_avalon_txdma.v(344): truncated value with size 3 to match size of target (2)
Warning (10763): Verilog HDL warning at eth_avalon_txdma.v(320): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness
Warning (10763): Verilog HDL warning at eth_avalon_txdma.v(454): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness
Warning (10763): Verilog HDL warning at eth_avalon_txdma.v(480): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness
Info: Elaborating entity "eth_avalon_dma_fifo" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo"
Info: Elaborating entity "dcfifo" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component"
Info: Elaborated megafunction instantiation "DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component"
Info: Instantiated megafunction "DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component" with the following parameter:
    Info: Parameter "lpm_hint" = "MAXIMIZE_SPEED=7,"
    Info: Parameter "lpm_numwords" = "128"
    Info: Parameter "lpm_showahead" = "ON"
    Info: Parameter "lpm_type" = "dcfifo"
    Info: Parameter "lpm_width" = "36"
    Info: Parameter "lpm_widthu" = "8"
    Info: Parameter "add_usedw_msb_bit" = "ON"
    Info: Parameter "overflow_checking" = "OFF"
    Info: Parameter "rdsync_delaypipe" = "5"
    Info: Parameter "underflow_checking" = "OFF"
    Info: Parameter "use_eab" = "ON"
    Info: Parameter "write_aclr_synch" = "OFF"
    Info: Parameter "wrsync_delaypipe" = "5"
Info: Found 1 design units, including 1 entities, in source file db/dcfifo_7nm1.tdf
    Info: Found entity 1: dcfifo_7nm1
Info: Elaborating entity "dcfifo_7nm1" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_7nm1:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/a_gray2bin_tgb.tdf
    Info: Found entity 1: a_gray2bin_tgb
Info: Elaborating entity "a_gray2bin_tgb" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_7nm1:auto_generated|a_gray2bin_tgb:rdptr_g_gray2bin"
Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_s57.tdf
    Info: Found entity 1: a_graycounter_s57
Info: Elaborating entity "a_graycounter_s57" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_7nm1:auto_generated|a_graycounter_s57:rdptr_g1p"
Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_qjc.tdf
    Info: Found entity 1: a_graycounter_qjc
Info: Elaborating entity "a_graycounter_qjc" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_7nm1:auto_generated|a_graycounter_qjc:wrptr_g1p"
Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_njc.tdf
    Info: Found entity 1: a_graycounter_njc
Info: Elaborating entity "a_graycounter_njc" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_7nm1:auto_generated|a_graycounter_njc:wrptr_gp"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_mc11.tdf
    Info: Found entity 1: altsyncram_mc11
Info: Elaborating entity "altsyncram_mc11" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_7nm1:auto_generated|altsyncram_mc11:fifo_ram"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_jd9.tdf
    Info: Found entity 1: dffpipe_jd9
Info: Elaborating entity "dffpipe_jd9" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_7nm1:auto_generated|dffpipe_jd9:rs_brp"
Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_hkd.tdf
    Info: Found entity 1: alt_synch_pipe_hkd
Info: Elaborating entity "alt_synch_pipe_hkd" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_7nm1:auto_generated|alt_synch_pipe_hkd:rs_dgwp"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_kd9.tdf
    Info: Found entity 1: dffpipe_kd9
Info: Elaborating entity "dffpipe_kd9" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_7nm1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_kd9:dffpipe16"
Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_kkd.tdf
    Info: Found entity 1: alt_synch_pipe_kkd
Info: Elaborating entity "alt_synch_pipe_kkd" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_7nm1:auto_generated|alt_synch_pipe_kkd:ws_dgrp"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_ld9.tdf
    Info: Found entity 1: dffpipe_ld9
Info: Elaborating entity "dffpipe_ld9" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_7nm1:auto_generated|alt_synch_pipe_kkd:ws_dgrp|dffpipe_ld9:dffpipe19"
Info: Found 1 design units, including 1 entities, in source file db/cmpr_e66.tdf
    Info: Found entity 1: cmpr_e66
Info: Elaborating entity "cmpr_e66" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_7nm1:auto_generated|cmpr_e66:rdfull_eq_comp"
Warning: Using design file ip/eth_ocm/eth_macstatus.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: eth_macstatus
Info: Elaborating entity "eth_macstatus" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_macstatus:macstatus1"
Info: Elaborating entity "jtag_uart_avalon_jtag_slave_arbitrator" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave"
Info: Elaborating entity "jtag_uart" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|jtag_uart:the_jtag_uart"
Info: Elaborating entity "jtag_uart_scfifo_w" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w"
Info: Elaborating entity "scfifo" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo"
Info: Elaborated megafunction instantiation "DE2_115_SOPC:DE2_115_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo"
Info: Instantiated megafunction "DE2_115_SOPC:DE2_115_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo" with the following parameter:
    Info: Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info: Parameter "lpm_numwords" = "64"
    Info: Parameter "lpm_showahead" = "OFF"
    Info: Parameter "lpm_type" = "scfifo"
    Info: Parameter "lpm_width" = "8"
    Info: Parameter "lpm_widthu" = "6"
    Info: Parameter "overflow_checking" = "OFF"
    Info: Parameter "underflow_checking" = "OFF"
    Info: Parameter "use_eab" = "ON"
Info: Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf
    Info: Found entity 1: scfifo_jr21
Info: Elaborating entity "scfifo_jr21" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/a_dpfifo_q131.tdf
    Info: Found entity 1: a_dpfifo_q131
Info: Elaborating entity "a_dpfifo_q131" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo"
Info: Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info: Found entity 1: a_fefifo_7cf
Info: Elaborating entity "a_fefifo_7cf" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state"
Info: Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf
    Info: Found entity 1: cntr_do7
Info: Elaborating entity "cntr_do7" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw"
Info: Found 1 design units, including 1 entities, in source file db/dpram_nl21.tdf
    Info: Found entity 1: dpram_nl21
Info: Elaborating entity "dpram_nl21" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_r1m1.tdf
    Info: Found entity 1: altsyncram_r1m1
Info: Elaborating entity "altsyncram_r1m1" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1"
Info: Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf
    Info: Found entity 1: cntr_1ob
Info: Elaborating entity "cntr_1ob" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count"
Info: Elaborating entity "jtag_uart_scfifo_r" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r"
Info: Elaborating entity "alt_jtag_atlantic" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic"
Info: Elaborated megafunction instantiation "DE2_115_SOPC:DE2_115_SOPC_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic"
Info: Instantiated megafunction "DE2_115_SOPC:DE2_115_SOPC_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic" with the following parameter:
    Info: Parameter "INSTANCE_ID" = "0"
    Info: Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info: Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info: Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info: Elaborating entity "lcd_control_slave_arbitrator" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|lcd_control_slave_arbitrator:the_lcd_control_slave"
Info: Elaborating entity "lcd" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|lcd:the_lcd"
Info: Elaborating entity "led_pio_s1_arbitrator" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|led_pio_s1_arbitrator:the_led_pio_s1"
Warning: Using design file led_pio.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: led_pio
Info: Elaborating entity "led_pio" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|led_pio:the_led_pio"
Info: Elaborating entity "pll_pll_slave_arbitrator" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|pll_pll_slave_arbitrator:the_pll_pll_slave"
Info: Elaborating entity "pll" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|pll:the_pll"
Info: Elaborating entity "pll_stdsync_sv6" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|pll:the_pll|pll_stdsync_sv6:stdsync2"
Info: Elaborating entity "pll_dffpipe_l2c" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|pll:the_pll|pll_stdsync_sv6:stdsync2|pll_dffpipe_l2c:dffpipe3"
Info: Elaborating entity "pll_altpll_shu2" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|pll:the_pll|pll_altpll_shu2:sd1"
Info: Elaborating entity "sensor_s1_arbitrator" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|sensor_s1_arbitrator:the_sensor_s1"
Info: Elaborating entity "sensor" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|sensor:the_sensor"
Info: Elaborating entity "apio_sensor" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|sensor:the_sensor|apio_sensor:sensor"
Info: Elaborating entity "sram_avalon_slave_arbitrator" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|sram_avalon_slave_arbitrator:the_sram_avalon_slave"
Info: Elaborating entity "sram" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|sram:the_sram"
Info: Elaborating entity "TERASIC_SRAM" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|sram:the_sram|TERASIC_SRAM:sram"
Warning (10230): Verilog HDL assignment warning at TERASIC_SRAM.v(46): truncated value with size 32 to match size of target (16)
Info: Elaborating entity "sysid_control_slave_arbitrator" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|sysid_control_slave_arbitrator:the_sysid_control_slave"
Info: Elaborating entity "sysid" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|sysid:the_sysid"
Info: Elaborating entity "timer_s1_arbitrator" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|timer_s1_arbitrator:the_timer_s1"
Info: Elaborating entity "timer" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|timer:the_timer"
Info: Elaborating entity "tracker_0_s1_arbitrator" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|tracker_0_s1_arbitrator:the_tracker_0_s1"
Info: Elaborating entity "tracker_0" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|tracker_0:the_tracker_0"
Info: Elaborating entity "avalon_locator" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|tracker_0:the_tracker_0|avalon_locator:tracker_0"
Info: Elaborating entity "locator" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|tracker_0:the_tracker_0|avalon_locator:tracker_0|locator:loc"
Info: Elaborating entity "tracker_1_s1_arbitrator" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|tracker_1_s1_arbitrator:the_tracker_1_s1"
Info: Elaborating entity "tracker_1" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|tracker_1:the_tracker_1"
Info: Elaborating entity "tracker_2_s1_arbitrator" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|tracker_2_s1_arbitrator:the_tracker_2_s1"
Info: Elaborating entity "tracker_2" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|tracker_2:the_tracker_2"
Info: Elaborating entity "tracker_3_s1_arbitrator" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|tracker_3_s1_arbitrator:the_tracker_3_s1"
Info: Elaborating entity "tracker_3" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|tracker_3:the_tracker_3"
Info: Elaborating entity "tracker_4_s1_arbitrator" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|tracker_4_s1_arbitrator:the_tracker_4_s1"
Info: Elaborating entity "tracker_4" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|tracker_4:the_tracker_4"
Info: Elaborating entity "tracker_5_s1_arbitrator" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|tracker_5_s1_arbitrator:the_tracker_5_s1"
Info: Elaborating entity "tracker_5" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|tracker_5:the_tracker_5"
Info: Elaborating entity "tri_state_bridge_flash_avalon_slave_arbitrator" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|tri_state_bridge_flash_avalon_slave_arbitrator:the_tri_state_bridge_flash_avalon_slave"
Info: Elaborating entity "DE2_115_SOPC_reset_altpll_sys_domain_synch_module" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_reset_altpll_sys_domain_synch_module:DE2_115_SOPC_reset_altpll_sys_domain_synch"
Info: Elaborating entity "DE2_115_SOPC_reset_altpll_io_domain_synch_module" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_reset_altpll_io_domain_synch_module:DE2_115_SOPC_reset_altpll_io_domain_synch"
Info: Elaborating entity "DE2_115_SOPC_reset_clk_50_domain_synch_module" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_reset_clk_50_domain_synch_module:DE2_115_SOPC_reset_clk_50_domain_synch"
Info: Elaborating entity "display_controller" for hierarchy "display_controller:display_ctrl"
Info: Elaborating entity "SEG7_LUT_8" for hierarchy "display_controller:display_ctrl|SEG7_LUT_8:u5"
Info: Elaborating entity "SEG7_LUT" for hierarchy "display_controller:display_ctrl|SEG7_LUT_8:u5|SEG7_LUT:u0"
Info: Elaborating entity "vga_controller" for hierarchy "vga_controller:vga_ctrl"
Warning (10240): Verilog HDL Always Construct warning at vga_controller.v(57): inferring latch(es) for variable "X_END", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at vga_controller.v(57): inferring latch(es) for variable "Y_END", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "Y_END[0]" at vga_controller.v(57)
Info (10041): Inferred latch for "Y_END[1]" at vga_controller.v(57)
Info (10041): Inferred latch for "Y_END[2]" at vga_controller.v(57)
Info (10041): Inferred latch for "Y_END[3]" at vga_controller.v(57)
Info (10041): Inferred latch for "Y_END[4]" at vga_controller.v(57)
Info (10041): Inferred latch for "Y_END[5]" at vga_controller.v(57)
Info (10041): Inferred latch for "Y_END[6]" at vga_controller.v(57)
Info (10041): Inferred latch for "Y_END[7]" at vga_controller.v(57)
Info (10041): Inferred latch for "Y_END[8]" at vga_controller.v(57)
Info (10041): Inferred latch for "Y_END[9]" at vga_controller.v(57)
Info (10041): Inferred latch for "Y_END[10]" at vga_controller.v(57)
Info (10041): Inferred latch for "Y_END[11]" at vga_controller.v(57)
Info (10041): Inferred latch for "Y_END[12]" at vga_controller.v(57)
Info (10041): Inferred latch for "X_END[0]" at vga_controller.v(57)
Info (10041): Inferred latch for "X_END[1]" at vga_controller.v(57)
Info (10041): Inferred latch for "X_END[2]" at vga_controller.v(57)
Info (10041): Inferred latch for "X_END[3]" at vga_controller.v(57)
Info (10041): Inferred latch for "X_END[4]" at vga_controller.v(57)
Info (10041): Inferred latch for "X_END[5]" at vga_controller.v(57)
Info (10041): Inferred latch for "X_END[6]" at vga_controller.v(57)
Info (10041): Inferred latch for "X_END[7]" at vga_controller.v(57)
Info (10041): Inferred latch for "X_END[8]" at vga_controller.v(57)
Info (10041): Inferred latch for "X_END[9]" at vga_controller.v(57)
Info (10041): Inferred latch for "X_END[10]" at vga_controller.v(57)
Info (10041): Inferred latch for "X_END[11]" at vga_controller.v(57)
Info (10041): Inferred latch for "X_END[12]" at vga_controller.v(57)
Warning: Synthesized away the following node(s):
    Warning: Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[0]"
        Warning (14320): Synthesized away node "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[1]"
        Warning (14320): Synthesized away node "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[2]"
        Warning (14320): Synthesized away node "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[3]"
        Warning (14320): Synthesized away node "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[4]"
        Warning (14320): Synthesized away node "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[5]"
        Warning (14320): Synthesized away node "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[6]"
        Warning (14320): Synthesized away node "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[7]"
        Warning (14320): Synthesized away node "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[8]"
        Warning (14320): Synthesized away node "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[9]"
        Warning (14320): Synthesized away node "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[10]"
        Warning (14320): Synthesized away node "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[11]"
        Warning (14320): Synthesized away node "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[12]"
        Warning (14320): Synthesized away node "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[13]"
        Warning (14320): Synthesized away node "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[14]"
        Warning (14320): Synthesized away node "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[15]"
        Warning (14320): Synthesized away node "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[16]"
        Warning (14320): Synthesized away node "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[17]"
        Warning (14320): Synthesized away node "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[18]"
        Warning (14320): Synthesized away node "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[19]"
        Warning (14320): Synthesized away node "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[20]"
        Warning (14320): Synthesized away node "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[21]"
        Warning (14320): Synthesized away node "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[22]"
        Warning (14320): Synthesized away node "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[23]"
        Warning (14320): Synthesized away node "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[24]"
        Warning (14320): Synthesized away node "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[25]"
        Warning (14320): Synthesized away node "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[26]"
        Warning (14320): Synthesized away node "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[27]"
        Warning (14320): Synthesized away node "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[28]"
        Warning (14320): Synthesized away node "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[29]"
        Warning (14320): Synthesized away node "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[30]"
        Warning (14320): Synthesized away node "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[31]"
        Warning (14320): Synthesized away node "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[32]"
        Warning (14320): Synthesized away node "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[33]"
        Warning (14320): Synthesized away node "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[34]"
        Warning (14320): Synthesized away node "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[35]"
        Warning (14320): Synthesized away node "DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|altsyncram_qj31:fifo_ram|q_b[0]"
        Warning (14320): Synthesized away node "DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_uvf1:auto_generated|altsyncram_uj31:fifo_ram|q_b[1]"
        Warning (14320): Synthesized away node "DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_uvf1:auto_generated|altsyncram_uj31:fifo_ram|q_b[2]"
        Warning (14320): Synthesized away node "DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_uvf1:auto_generated|altsyncram_uj31:fifo_ram|q_b[3]"
        Warning (14320): Synthesized away node "DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_uvf1:auto_generated|altsyncram_uj31:fifo_ram|q_b[7]"
        Warning (14320): Synthesized away node "DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_uvf1:auto_generated|altsyncram_uj31:fifo_ram|q_b[8]"
        Warning (14320): Synthesized away node "DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_uvf1:auto_generated|altsyncram_uj31:fifo_ram|q_b[9]"
        Warning (14320): Synthesized away node "DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_uvf1:auto_generated|altsyncram_uj31:fifo_ram|q_b[10]"
        Warning (14320): Synthesized away node "DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_uvf1:auto_generated|altsyncram_uj31:fifo_ram|q_b[11]"
        Warning (14320): Synthesized away node "DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_uvf1:auto_generated|altsyncram_uj31:fifo_ram|q_b[12]"
Warning: Inferred RAM node "sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|fifo_prg:fbuffer[1].ffbuf|ff_ram:mem|data~0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning: Inferred RAM node "sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|fifo_prg:fbuffer[2].ffbuf|ff_ram:mem|data~0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning: Inferred RAM node "camera_controller:camera_ctrl|raw2rgb:rgb|Line_Buffer:lbuff|fifo_prog:fifo|fifo_ram:mem1|data~0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning: Inferred RAM node "camera_controller:camera_ctrl|raw2rgb:rgb|Line_Buffer:lbuff|fifo_prog:fifo|fifo_ram:mem2|data~0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info: Inferred 5 megafunctions from design logic
    Info: Inferred altsyncram megafunction from the following design logic: "DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_bd_ram:desc_ram|ram~0" 
        Info: Parameter OPERATION_MODE set to BIDIR_DUAL_PORT
        Info: Parameter WIDTH_A set to 32
        Info: Parameter WIDTH_B set to 32
        Info: Parameter WIDTHAD_A set to 8
        Info: Parameter WIDTHAD_B set to 8
        Info: Parameter NUMWORDS_A set to 256
        Info: Parameter NUMWORDS_B set to 256
        Info: Parameter OUTDATA_REG_A set to UNREGISTERED
        Info: Parameter OUTDATA_REG_B set to UNREGISTERED
        Info: Parameter ADDRESS_REG_B set to CLOCK0
        Info: Parameter INDATA_REG_B set to CLOCK0
        Info: Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0
        Info: Parameter INDATA_ACLR_A set to NONE
        Info: Parameter WRCONTROL_ACLR_A set to NONE
        Info: Parameter ADDRESS_ACLR_A set to NONE
        Info: Parameter ADDRESS_ACLR_B set to NONE
        Info: Parameter OUTDATA_ACLR_B set to NONE
    Info: Inferred altsyncram megafunction from the following design logic: "sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|fifo_prg:fbuffer[1].ffbuf|ff_ram:mem|data~0" 
        Info: Parameter OPERATION_MODE set to DUAL_PORT
        Info: Parameter WIDTH_A set to 3
        Info: Parameter WIDTHAD_A set to 12
        Info: Parameter NUMWORDS_A set to 4096
        Info: Parameter WIDTH_B set to 3
        Info: Parameter WIDTHAD_B set to 12
        Info: Parameter NUMWORDS_B set to 4096
        Info: Parameter ADDRESS_ACLR_A set to NONE
        Info: Parameter OUTDATA_REG_B set to UNREGISTERED
        Info: Parameter ADDRESS_ACLR_B set to NONE
        Info: Parameter OUTDATA_ACLR_B set to NONE
        Info: Parameter ADDRESS_REG_B set to CLOCK0
        Info: Parameter INDATA_ACLR_A set to NONE
        Info: Parameter WRCONTROL_ACLR_A set to NONE
        Info: Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info: Inferred altsyncram megafunction from the following design logic: "sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|fifo_prg:fbuffer[2].ffbuf|ff_ram:mem|data~0" 
        Info: Parameter OPERATION_MODE set to DUAL_PORT
        Info: Parameter WIDTH_A set to 3
        Info: Parameter WIDTHAD_A set to 12
        Info: Parameter NUMWORDS_A set to 4096
        Info: Parameter WIDTH_B set to 3
        Info: Parameter WIDTHAD_B set to 12
        Info: Parameter NUMWORDS_B set to 4096
        Info: Parameter ADDRESS_ACLR_A set to NONE
        Info: Parameter OUTDATA_REG_B set to UNREGISTERED
        Info: Parameter ADDRESS_ACLR_B set to NONE
        Info: Parameter OUTDATA_ACLR_B set to NONE
        Info: Parameter ADDRESS_REG_B set to CLOCK0
        Info: Parameter INDATA_ACLR_A set to NONE
        Info: Parameter WRCONTROL_ACLR_A set to NONE
        Info: Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info: Inferred altsyncram megafunction from the following design logic: "camera_controller:camera_ctrl|raw2rgb:rgb|Line_Buffer:lbuff|fifo_prog:fifo|fifo_ram:mem1|data~0" 
        Info: Parameter OPERATION_MODE set to DUAL_PORT
        Info: Parameter WIDTH_A set to 8
        Info: Parameter WIDTHAD_A set to 11
        Info: Parameter NUMWORDS_A set to 2048
        Info: Parameter WIDTH_B set to 8
        Info: Parameter WIDTHAD_B set to 11
        Info: Parameter NUMWORDS_B set to 2048
        Info: Parameter ADDRESS_ACLR_A set to NONE
        Info: Parameter OUTDATA_REG_B set to UNREGISTERED
        Info: Parameter ADDRESS_ACLR_B set to NONE
        Info: Parameter OUTDATA_ACLR_B set to NONE
        Info: Parameter ADDRESS_REG_B set to CLOCK0
        Info: Parameter INDATA_ACLR_A set to NONE
        Info: Parameter WRCONTROL_ACLR_A set to NONE
        Info: Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info: Inferred altsyncram megafunction from the following design logic: "camera_controller:camera_ctrl|raw2rgb:rgb|Line_Buffer:lbuff|fifo_prog:fifo|fifo_ram:mem2|data~0" 
        Info: Parameter OPERATION_MODE set to DUAL_PORT
        Info: Parameter WIDTH_A set to 8
        Info: Parameter WIDTHAD_A set to 10
        Info: Parameter NUMWORDS_A set to 1024
        Info: Parameter WIDTH_B set to 8
        Info: Parameter WIDTHAD_B set to 10
        Info: Parameter NUMWORDS_B set to 1024
        Info: Parameter ADDRESS_ACLR_A set to NONE
        Info: Parameter OUTDATA_REG_B set to UNREGISTERED
        Info: Parameter ADDRESS_ACLR_B set to NONE
        Info: Parameter OUTDATA_ACLR_B set to NONE
        Info: Parameter ADDRESS_REG_B set to CLOCK0
        Info: Parameter INDATA_ACLR_A set to NONE
        Info: Parameter WRCONTROL_ACLR_A set to NONE
        Info: Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info: Inferred 3 megafunctions from design logic
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "camera_controller:camera_ctrl|rgb2hue:hue|Mult0"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "sdram_controller:sdram_ctrl|Mult0"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "camera_controller:camera_ctrl|rgb2hue:hue|Div0"
Info: Elaborated megafunction instantiation "DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_bd_ram:desc_ram|altsyncram:ram_rtl_0"
Info: Instantiated megafunction "DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_bd_ram:desc_ram|altsyncram:ram_rtl_0" with the following parameter:
    Info: Parameter "OPERATION_MODE" = "BIDIR_DUAL_PORT"
    Info: Parameter "WIDTH_A" = "32"
    Info: Parameter "WIDTH_B" = "32"
    Info: Parameter "WIDTHAD_A" = "8"
    Info: Parameter "WIDTHAD_B" = "8"
    Info: Parameter "NUMWORDS_A" = "256"
    Info: Parameter "NUMWORDS_B" = "256"
    Info: Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info: Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info: Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info: Parameter "INDATA_REG_B" = "CLOCK0"
    Info: Parameter "WRCONTROL_WRADDRESS_REG_B" = "CLOCK0"
    Info: Parameter "INDATA_ACLR_A" = "NONE"
    Info: Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info: Parameter "ADDRESS_ACLR_A" = "NONE"
    Info: Parameter "ADDRESS_ACLR_B" = "NONE"
    Info: Parameter "OUTDATA_ACLR_B" = "NONE"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_umm1.tdf
    Info: Found entity 1: altsyncram_umm1
Info: Elaborated megafunction instantiation "sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|fifo_prg:fbuffer[1].ffbuf|ff_ram:mem|altsyncram:data_rtl_1"
Info: Instantiated megafunction "sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|fifo_prg:fbuffer[1].ffbuf|ff_ram:mem|altsyncram:data_rtl_1" with the following parameter:
    Info: Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info: Parameter "WIDTH_A" = "3"
    Info: Parameter "WIDTHAD_A" = "12"
    Info: Parameter "NUMWORDS_A" = "4096"
    Info: Parameter "WIDTH_B" = "3"
    Info: Parameter "WIDTHAD_B" = "12"
    Info: Parameter "NUMWORDS_B" = "4096"
    Info: Parameter "ADDRESS_ACLR_A" = "NONE"
    Info: Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info: Parameter "ADDRESS_ACLR_B" = "NONE"
    Info: Parameter "OUTDATA_ACLR_B" = "NONE"
    Info: Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info: Parameter "INDATA_ACLR_A" = "NONE"
    Info: Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info: Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_23h1.tdf
    Info: Found entity 1: altsyncram_23h1
Info: Elaborated megafunction instantiation "camera_controller:camera_ctrl|raw2rgb:rgb|Line_Buffer:lbuff|fifo_prog:fifo|fifo_ram:mem1|altsyncram:data_rtl_3"
Info: Instantiated megafunction "camera_controller:camera_ctrl|raw2rgb:rgb|Line_Buffer:lbuff|fifo_prog:fifo|fifo_ram:mem1|altsyncram:data_rtl_3" with the following parameter:
    Info: Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info: Parameter "WIDTH_A" = "8"
    Info: Parameter "WIDTHAD_A" = "11"
    Info: Parameter "NUMWORDS_A" = "2048"
    Info: Parameter "WIDTH_B" = "8"
    Info: Parameter "WIDTHAD_B" = "11"
    Info: Parameter "NUMWORDS_B" = "2048"
    Info: Parameter "ADDRESS_ACLR_A" = "NONE"
    Info: Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info: Parameter "ADDRESS_ACLR_B" = "NONE"
    Info: Parameter "OUTDATA_ACLR_B" = "NONE"
    Info: Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info: Parameter "INDATA_ACLR_A" = "NONE"
    Info: Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info: Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_03h1.tdf
    Info: Found entity 1: altsyncram_03h1
Info: Elaborated megafunction instantiation "camera_controller:camera_ctrl|raw2rgb:rgb|Line_Buffer:lbuff|fifo_prog:fifo|fifo_ram:mem2|altsyncram:data_rtl_4"
Info: Instantiated megafunction "camera_controller:camera_ctrl|raw2rgb:rgb|Line_Buffer:lbuff|fifo_prog:fifo|fifo_ram:mem2|altsyncram:data_rtl_4" with the following parameter:
    Info: Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info: Parameter "WIDTH_A" = "8"
    Info: Parameter "WIDTHAD_A" = "10"
    Info: Parameter "NUMWORDS_A" = "1024"
    Info: Parameter "WIDTH_B" = "8"
    Info: Parameter "WIDTHAD_B" = "10"
    Info: Parameter "NUMWORDS_B" = "1024"
    Info: Parameter "ADDRESS_ACLR_A" = "NONE"
    Info: Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info: Parameter "ADDRESS_ACLR_B" = "NONE"
    Info: Parameter "OUTDATA_ACLR_B" = "NONE"
    Info: Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info: Parameter "INDATA_ACLR_A" = "NONE"
    Info: Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info: Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_g2h1.tdf
    Info: Found entity 1: altsyncram_g2h1
Info: Elaborated megafunction instantiation "camera_controller:camera_ctrl|rgb2hue:hue|lpm_mult:Mult0"
Info: Instantiated megafunction "camera_controller:camera_ctrl|rgb2hue:hue|lpm_mult:Mult0" with the following parameter:
    Info: Parameter "LPM_WIDTHA" = "7"
    Info: Parameter "LPM_WIDTHB" = "12"
    Info: Parameter "LPM_WIDTHP" = "19"
    Info: Parameter "LPM_WIDTHR" = "19"
    Info: Parameter "LPM_WIDTHS" = "1"
    Info: Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info: Parameter "INPUT_A_IS_CONSTANT" = "YES"
    Info: Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info: Parameter "MAXIMIZE_SPEED" = "5"
Info: Elaborated megafunction instantiation "camera_controller:camera_ctrl|rgb2hue:hue|lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "camera_controller:camera_ctrl|rgb2hue:hue|lpm_mult:Mult0"
Info: Elaborated megafunction instantiation "camera_controller:camera_ctrl|rgb2hue:hue|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "camera_controller:camera_ctrl|rgb2hue:hue|lpm_mult:Mult0"
Info: Elaborated megafunction instantiation "camera_controller:camera_ctrl|rgb2hue:hue|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "camera_controller:camera_ctrl|rgb2hue:hue|lpm_mult:Mult0"
Info: Found 1 design units, including 1 entities, in source file db/add_sub_kgh.tdf
    Info: Found entity 1: add_sub_kgh
Info: Elaborated megafunction instantiation "camera_controller:camera_ctrl|rgb2hue:hue|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "camera_controller:camera_ctrl|rgb2hue:hue|lpm_mult:Mult0"
Info: Elaborated megafunction instantiation "camera_controller:camera_ctrl|rgb2hue:hue|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "camera_controller:camera_ctrl|rgb2hue:hue|lpm_mult:Mult0"
Info: Found 1 design units, including 1 entities, in source file db/add_sub_ogh.tdf
    Info: Found entity 1: add_sub_ogh
Info: Elaborated megafunction instantiation "camera_controller:camera_ctrl|rgb2hue:hue|lpm_mult:Mult0|altshift:external_latency_ffs", which is child of megafunction instantiation "camera_controller:camera_ctrl|rgb2hue:hue|lpm_mult:Mult0"
Info: Elaborated megafunction instantiation "sdram_controller:sdram_ctrl|lpm_mult:Mult0"
Info: Instantiated megafunction "sdram_controller:sdram_ctrl|lpm_mult:Mult0" with the following parameter:
    Info: Parameter "LPM_WIDTHA" = "16"
    Info: Parameter "LPM_WIDTHB" = "16"
    Info: Parameter "LPM_WIDTHP" = "32"
    Info: Parameter "LPM_WIDTHR" = "32"
    Info: Parameter "LPM_WIDTHS" = "1"
    Info: Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info: Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info: Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info: Parameter "MAXIMIZE_SPEED" = "6"
Info: Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf
    Info: Found entity 1: mult_7dt
Info: Elaborated megafunction instantiation "camera_controller:camera_ctrl|rgb2hue:hue|lpm_divide:Div0"
Info: Instantiated megafunction "camera_controller:camera_ctrl|rgb2hue:hue|lpm_divide:Div0" with the following parameter:
    Info: Parameter "LPM_WIDTHN" = "12"
    Info: Parameter "LPM_WIDTHD" = "8"
    Info: Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info: Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_2jm.tdf
    Info: Found entity 1: lpm_divide_2jm
Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_qlh.tdf
    Info: Found entity 1: sign_div_unsign_qlh
Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_87f.tdf
    Info: Found entity 1: alt_u_div_87f
Info: Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info: Found entity 1: add_sub_7pc
Info: Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info: Found entity 1: add_sub_8pc
Warning: 15 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning: The following nodes have both tri-state and non-tri-state drivers
    Warning: Inserted always-enabled tri-state buffer between "GPIO[16]" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "GPIO[17]" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "GPIO[19]" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "GPIO[24]" and its non-tri-state driver.
Warning: The following bidir pins have no drivers
    Warning: Bidir "DRAM_DQ[16]" has no driver
    Warning: Bidir "DRAM_DQ[17]" has no driver
    Warning: Bidir "DRAM_DQ[18]" has no driver
    Warning: Bidir "DRAM_DQ[19]" has no driver
    Warning: Bidir "DRAM_DQ[20]" has no driver
    Warning: Bidir "DRAM_DQ[21]" has no driver
    Warning: Bidir "DRAM_DQ[22]" has no driver
    Warning: Bidir "DRAM_DQ[23]" has no driver
    Warning: Bidir "DRAM_DQ[24]" has no driver
    Warning: Bidir "DRAM_DQ[25]" has no driver
    Warning: Bidir "DRAM_DQ[26]" has no driver
    Warning: Bidir "DRAM_DQ[27]" has no driver
    Warning: Bidir "DRAM_DQ[28]" has no driver
    Warning: Bidir "DRAM_DQ[29]" has no driver
    Warning: Bidir "DRAM_DQ[30]" has no driver
    Warning: Bidir "DRAM_DQ[31]" has no driver
    Warning: Bidir "GPIO[0]" has no driver
    Warning: Bidir "GPIO[1]" has no driver
    Warning: Bidir "GPIO[2]" has no driver
    Warning: Bidir "GPIO[3]" has no driver
    Warning: Bidir "GPIO[4]" has no driver
    Warning: Bidir "GPIO[5]" has no driver
    Warning: Bidir "GPIO[6]" has no driver
    Warning: Bidir "GPIO[7]" has no driver
    Warning: Bidir "GPIO[8]" has no driver
    Warning: Bidir "GPIO[9]" has no driver
    Warning: Bidir "GPIO[10]" has no driver
    Warning: Bidir "GPIO[11]" has no driver
    Warning: Bidir "GPIO[12]" has no driver
    Warning: Bidir "GPIO[13]" has no driver
    Warning: Bidir "GPIO[14]" has no driver
    Warning: Bidir "GPIO[15]" has no driver
    Warning: Bidir "GPIO[18]" has no driver
    Warning: Bidir "GPIO[20]" has no driver
    Warning: Bidir "GPIO[21]" has no driver
    Warning: Bidir "GPIO[22]" has no driver
    Warning: Bidir "GPIO[25]" has no driver
    Warning: Bidir "GPIO[26]" has no driver
    Warning: Bidir "GPIO[27]" has no driver
    Warning: Bidir "GPIO[28]" has no driver
    Warning: Bidir "GPIO[29]" has no driver
    Warning: Bidir "GPIO[30]" has no driver
    Warning: Bidir "GPIO[31]" has no driver
    Warning: Bidir "GPIO[32]" has no driver
    Warning: Bidir "GPIO[33]" has no driver
    Warning: Bidir "GPIO[34]" has no driver
    Warning: Bidir "GPIO[35]" has no driver
Info: Duplicate LATCH primitives merged into single LATCH primitive
    Info: Duplicate LATCH primitive "sdram_controller:sdram_ctrl|max_addr2[1]" merged with LATCH primitive "sdram_controller:sdram_ctrl|addr2[0]"
    Info: Duplicate LATCH primitive "sdram_controller:sdram_ctrl|max_addr1[0]" merged with LATCH primitive "sdram_controller:sdram_ctrl|addr2[0]"
    Info: Duplicate LATCH primitive "sdram_controller:sdram_ctrl|max_addr2[9]" merged with LATCH primitive "sdram_controller:sdram_ctrl|addr2[8]"
    Info: Duplicate LATCH primitive "sdram_controller:sdram_ctrl|max_addr1[8]" merged with LATCH primitive "sdram_controller:sdram_ctrl|addr2[8]"
    Info: Duplicate LATCH primitive "sdram_controller:sdram_ctrl|max_addr2[2]" merged with LATCH primitive "sdram_controller:sdram_ctrl|addr2[1]"
    Info: Duplicate LATCH primitive "sdram_controller:sdram_ctrl|max_addr1[1]" merged with LATCH primitive "sdram_controller:sdram_ctrl|addr2[1]"
    Info: Duplicate LATCH primitive "sdram_controller:sdram_ctrl|max_addr2[10]" merged with LATCH primitive "sdram_controller:sdram_ctrl|addr2[9]"
    Info: Duplicate LATCH primitive "sdram_controller:sdram_ctrl|max_addr1[9]" merged with LATCH primitive "sdram_controller:sdram_ctrl|addr2[9]"
    Info: Duplicate LATCH primitive "sdram_controller:sdram_ctrl|max_addr2[3]" merged with LATCH primitive "sdram_controller:sdram_ctrl|addr2[2]"
    Info: Duplicate LATCH primitive "sdram_controller:sdram_ctrl|max_addr1[2]" merged with LATCH primitive "sdram_controller:sdram_ctrl|addr2[2]"
    Info: Duplicate LATCH primitive "sdram_controller:sdram_ctrl|max_addr2[11]" merged with LATCH primitive "sdram_controller:sdram_ctrl|addr2[10]"
    Info: Duplicate LATCH primitive "sdram_controller:sdram_ctrl|max_addr1[10]" merged with LATCH primitive "sdram_controller:sdram_ctrl|addr2[10]"
    Info: Duplicate LATCH primitive "sdram_controller:sdram_ctrl|max_addr2[4]" merged with LATCH primitive "sdram_controller:sdram_ctrl|addr2[3]"
    Info: Duplicate LATCH primitive "sdram_controller:sdram_ctrl|max_addr1[3]" merged with LATCH primitive "sdram_controller:sdram_ctrl|addr2[3]"
    Info: Duplicate LATCH primitive "sdram_controller:sdram_ctrl|max_addr2[12]" merged with LATCH primitive "sdram_controller:sdram_ctrl|addr2[11]"
    Info: Duplicate LATCH primitive "sdram_controller:sdram_ctrl|max_addr1[11]" merged with LATCH primitive "sdram_controller:sdram_ctrl|addr2[11]"
    Info: Duplicate LATCH primitive "sdram_controller:sdram_ctrl|max_addr2[5]" merged with LATCH primitive "sdram_controller:sdram_ctrl|addr2[4]"
    Info: Duplicate LATCH primitive "sdram_controller:sdram_ctrl|max_addr1[4]" merged with LATCH primitive "sdram_controller:sdram_ctrl|addr2[4]"
    Info: Duplicate LATCH primitive "sdram_controller:sdram_ctrl|max_addr2[13]" merged with LATCH primitive "sdram_controller:sdram_ctrl|addr2[12]"
    Info: Duplicate LATCH primitive "sdram_controller:sdram_ctrl|max_addr1[12]" merged with LATCH primitive "sdram_controller:sdram_ctrl|addr2[12]"
    Info: Duplicate LATCH primitive "sdram_controller:sdram_ctrl|max_addr2[6]" merged with LATCH primitive "sdram_controller:sdram_ctrl|addr2[5]"
    Info: Duplicate LATCH primitive "sdram_controller:sdram_ctrl|max_addr1[5]" merged with LATCH primitive "sdram_controller:sdram_ctrl|addr2[5]"
    Info: Duplicate LATCH primitive "sdram_controller:sdram_ctrl|max_addr2[14]" merged with LATCH primitive "sdram_controller:sdram_ctrl|addr2[13]"
    Info: Duplicate LATCH primitive "sdram_controller:sdram_ctrl|max_addr1[13]" merged with LATCH primitive "sdram_controller:sdram_ctrl|addr2[13]"
    Info: Duplicate LATCH primitive "sdram_controller:sdram_ctrl|max_addr2[7]" merged with LATCH primitive "sdram_controller:sdram_ctrl|addr2[6]"
    Info: Duplicate LATCH primitive "sdram_controller:sdram_ctrl|max_addr1[6]" merged with LATCH primitive "sdram_controller:sdram_ctrl|addr2[6]"
    Info: Duplicate LATCH primitive "sdram_controller:sdram_ctrl|max_addr2[15]" merged with LATCH primitive "sdram_controller:sdram_ctrl|addr2[14]"
    Info: Duplicate LATCH primitive "sdram_controller:sdram_ctrl|max_addr1[14]" merged with LATCH primitive "sdram_controller:sdram_ctrl|addr2[14]"
    Info: Duplicate LATCH primitive "sdram_controller:sdram_ctrl|max_addr2[8]" merged with LATCH primitive "sdram_controller:sdram_ctrl|addr2[7]"
    Info: Duplicate LATCH primitive "sdram_controller:sdram_ctrl|max_addr1[7]" merged with LATCH primitive "sdram_controller:sdram_ctrl|addr2[7]"
    Info: Duplicate LATCH primitive "sdram_controller:sdram_ctrl|max_addr2[16]" merged with LATCH primitive "sdram_controller:sdram_ctrl|addr2[15]"
    Info: Duplicate LATCH primitive "sdram_controller:sdram_ctrl|max_addr1[15]" merged with LATCH primitive "sdram_controller:sdram_ctrl|addr2[15]"
    Info: Duplicate LATCH primitive "sdram_controller:sdram_ctrl|max_addr2[17]" merged with LATCH primitive "sdram_controller:sdram_ctrl|addr2[16]"
    Info: Duplicate LATCH primitive "sdram_controller:sdram_ctrl|max_addr1[16]" merged with LATCH primitive "sdram_controller:sdram_ctrl|addr2[16]"
    Info: Duplicate LATCH primitive "sdram_controller:sdram_ctrl|max_addr2[18]" merged with LATCH primitive "sdram_controller:sdram_ctrl|addr2[17]"
    Info: Duplicate LATCH primitive "sdram_controller:sdram_ctrl|max_addr1[17]" merged with LATCH primitive "sdram_controller:sdram_ctrl|addr2[17]"
    Info: Duplicate LATCH primitive "sdram_controller:sdram_ctrl|max_addr2[19]" merged with LATCH primitive "sdram_controller:sdram_ctrl|addr2[18]"
    Info: Duplicate LATCH primitive "sdram_controller:sdram_ctrl|max_addr1[18]" merged with LATCH primitive "sdram_controller:sdram_ctrl|addr2[18]"
    Info: Duplicate LATCH primitive "sdram_controller:sdram_ctrl|max_addr2[20]" merged with LATCH primitive "sdram_controller:sdram_ctrl|addr2[19]"
    Info: Duplicate LATCH primitive "sdram_controller:sdram_ctrl|max_addr1[19]" merged with LATCH primitive "sdram_controller:sdram_ctrl|addr2[19]"
    Info: Duplicate LATCH primitive "sdram_controller:sdram_ctrl|max_addr1[22]" merged with LATCH primitive "sdram_controller:sdram_ctrl|addr2[22]"
    Info: Duplicate LATCH primitive "sdram_controller:sdram_ctrl|max_addr2[21]" merged with LATCH primitive "sdram_controller:sdram_ctrl|addr2[20]"
    Info: Duplicate LATCH primitive "sdram_controller:sdram_ctrl|max_addr1[20]" merged with LATCH primitive "sdram_controller:sdram_ctrl|addr2[20]"
    Info: Duplicate LATCH primitive "sdram_controller:sdram_ctrl|max_addr2[22]" merged with LATCH primitive "sdram_controller:sdram_ctrl|addr2[21]"
    Info: Duplicate LATCH primitive "sdram_controller:sdram_ctrl|max_addr1[21]" merged with LATCH primitive "sdram_controller:sdram_ctrl|addr2[21]"
Info: Registers with preset signals will power-up high
Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning: TRI or OPNDRN buffers permanently enabled
    Warning: Node "GPIO[16]~synth"
    Warning: Node "GPIO[17]~synth"
    Warning: Node "GPIO[19]~synth"
    Warning: Node "GPIO[24]~synth"
Warning: Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDR[4]" is stuck at GND
    Warning (13410): Pin "LEDR[5]" is stuck at GND
    Warning (13410): Pin "LEDR[6]" is stuck at GND
    Warning (13410): Pin "LEDR[7]" is stuck at GND
    Warning (13410): Pin "LEDR[8]" is stuck at GND
    Warning (13410): Pin "LEDR[9]" is stuck at GND
    Warning (13410): Pin "LEDR[10]" is stuck at GND
    Warning (13410): Pin "HEX0[0]" is stuck at GND
    Warning (13410): Pin "HEX0[1]" is stuck at GND
    Warning (13410): Pin "HEX0[2]" is stuck at GND
    Warning (13410): Pin "HEX0[3]" is stuck at GND
    Warning (13410): Pin "HEX0[4]" is stuck at GND
    Warning (13410): Pin "HEX0[5]" is stuck at GND
    Warning (13410): Pin "HEX0[6]" is stuck at VCC
    Warning (13410): Pin "HEX1[0]" is stuck at GND
    Warning (13410): Pin "HEX1[1]" is stuck at GND
    Warning (13410): Pin "HEX1[2]" is stuck at GND
    Warning (13410): Pin "HEX1[3]" is stuck at GND
    Warning (13410): Pin "HEX1[4]" is stuck at GND
    Warning (13410): Pin "HEX1[5]" is stuck at GND
    Warning (13410): Pin "HEX1[6]" is stuck at VCC
    Warning (13410): Pin "HEX2[0]" is stuck at GND
    Warning (13410): Pin "HEX2[1]" is stuck at GND
    Warning (13410): Pin "HEX2[2]" is stuck at GND
    Warning (13410): Pin "HEX2[3]" is stuck at GND
    Warning (13410): Pin "HEX2[4]" is stuck at GND
    Warning (13410): Pin "HEX2[5]" is stuck at GND
    Warning (13410): Pin "HEX2[6]" is stuck at VCC
    Warning (13410): Pin "HEX3[0]" is stuck at GND
    Warning (13410): Pin "HEX3[1]" is stuck at GND
    Warning (13410): Pin "HEX3[2]" is stuck at GND
    Warning (13410): Pin "HEX3[3]" is stuck at GND
    Warning (13410): Pin "HEX3[4]" is stuck at GND
    Warning (13410): Pin "HEX3[5]" is stuck at GND
    Warning (13410): Pin "HEX3[6]" is stuck at VCC
    Warning (13410): Pin "DRAM_ADDR[12]" is stuck at GND
    Warning (13410): Pin "DRAM_DQM[2]" is stuck at GND
    Warning (13410): Pin "DRAM_DQM[3]" is stuck at GND
    Warning (13410): Pin "DRAM_CKE" is stuck at VCC
    Warning (13410): Pin "ENET0_GTX_CLK" is stuck at GND
    Warning (13410): Pin "FL_WP_N" is stuck at VCC
    Warning (13410): Pin "FL_RST_N" is stuck at VCC
    Warning (13410): Pin "LCD_ON" is stuck at VCC
    Warning (13410): Pin "LCD_BLON" is stuck at GND
    Warning (13410): Pin "VGA_SYNC_N" is stuck at GND
    Warning (13410): Pin "VGA_R[0]" is stuck at GND
    Warning (13410): Pin "VGA_R[1]" is stuck at GND
    Warning (13410): Pin "VGA_G[0]" is stuck at GND
    Warning (13410): Pin "VGA_G[1]" is stuck at GND
    Warning (13410): Pin "VGA_B[0]" is stuck at GND
    Warning (13410): Pin "VGA_B[1]" is stuck at GND
Info: Timing-Driven Synthesis is running on partition "Top"
Info: 127 registers lost all their fanouts during netlist optimizations. The first 127 are displayed below.
    Info: Register "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[0]" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[1]" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[2]" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[3]" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[4]" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[5]" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[6]" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[7]" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[8]" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[9]" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[10]" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[11]" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[12]" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[13]" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[14]" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[15]" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[16]" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[17]" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[18]" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[19]" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[20]" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[21]" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[22]" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[23]" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[24]" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[25]" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[26]" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[27]" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[28]" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[29]" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[30]" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[31]" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[34]" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[33]" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[32]" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[35]" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[0]" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[16]" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[15]" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[14]" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[13]" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[12]" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[11]" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[10]" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[9]" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[8]" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[7]" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[6]" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[5]" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[4]" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[3]" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[2]" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[1]" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_burst_1:the_DE2_115_SOPC_burst_1|atomic_counter" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_burst_1:the_DE2_115_SOPC_burst_1|downstream_write_reg" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_burst_0:the_DE2_115_SOPC_burst_0|read_address_offset[3]" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_burst_0:the_DE2_115_SOPC_burst_0|read_address_offset[2]" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_burst_0:the_DE2_115_SOPC_burst_0|read_address_offset[1]" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_burst_0:the_DE2_115_SOPC_burst_0|read_address_offset[0]" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_burst_0_downstream_arbitrator:the_DE2_115_SOPC_burst_0_downstream|DE2_115_SOPC_burst_0_downstream_latency_counter" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_7nm1:auto_generated|dffpipe_jd9:ws_bwp|dffe15a[7]" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_7nm1:auto_generated|dffpipe_jd9:ws_brp|dffe15a[7]" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_7rm1:auto_generated|dffpipe_pe9:rs_bwp|dffe16a[10]" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_7rm1:auto_generated|dffpipe_pe9:rs_brp|dffe16a[10]" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|dffpipe_gd9:ws_bwp|dffe18a[8]" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|dffpipe_gd9:ws_brp|dffe18a[8]" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_burst_1:the_DE2_115_SOPC_burst_1|registered_upstream_address[21]" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_burst_0:the_DE2_115_SOPC_burst_0|registered_upstream_address[21]" lost all its fanouts during netlist optimizations.
    Info: Register "sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|dffpipe_qe9:ws_bwp|dffe15a[11]" lost all its fanouts during netlist optimizations.
    Info: Register "sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|dffpipe_qe9:ws_bwp|dffe15a[10]" lost all its fanouts during netlist optimizations.
    Info: Register "sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|dffpipe_qe9:ws_bwp|dffe15a[9]" lost all its fanouts during netlist optimizations.
    Info: Register "sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|dffpipe_qe9:ws_brp|dffe15a[11]" lost all its fanouts during netlist optimizations.
    Info: Register "sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|dffpipe_qe9:ws_brp|dffe15a[10]" lost all its fanouts during netlist optimizations.
    Info: Register "sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|dffpipe_qe9:ws_brp|dffe15a[9]" lost all its fanouts during netlist optimizations.
    Info: Register "sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|dffpipe_qe9:ws_bwp|dffe15a[11]" lost all its fanouts during netlist optimizations.
    Info: Register "sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|dffpipe_qe9:ws_bwp|dffe15a[10]" lost all its fanouts during netlist optimizations.
    Info: Register "sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|dffpipe_qe9:ws_bwp|dffe15a[9]" lost all its fanouts during netlist optimizations.
    Info: Register "sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|dffpipe_qe9:ws_brp|dffe15a[11]" lost all its fanouts during netlist optimizations.
    Info: Register "sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|dffpipe_qe9:ws_brp|dffe15a[10]" lost all its fanouts during netlist optimizations.
    Info: Register "sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|dffpipe_qe9:ws_brp|dffe15a[9]" lost all its fanouts during netlist optimizations.
    Info: Register "sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|dffpipe_qe9:rs_bwp|dffe15a[11]" lost all its fanouts during netlist optimizations.
    Info: Register "sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|dffpipe_qe9:rs_bwp|dffe15a[10]" lost all its fanouts during netlist optimizations.
    Info: Register "sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|dffpipe_qe9:rs_brp|dffe15a[11]" lost all its fanouts during netlist optimizations.
    Info: Register "sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|dffpipe_qe9:rs_brp|dffe15a[10]" lost all its fanouts during netlist optimizations.
    Info: Register "sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|dffpipe_qe9:rs_bwp|dffe15a[11]" lost all its fanouts during netlist optimizations.
    Info: Register "sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|dffpipe_qe9:rs_bwp|dffe15a[10]" lost all its fanouts during netlist optimizations.
    Info: Register "sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|dffpipe_qe9:rs_brp|dffe15a[11]" lost all its fanouts during netlist optimizations.
    Info: Register "sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|dffpipe_qe9:rs_brp|dffe15a[10]" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|dff_dout_r[7]" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|dff_dout_r[6]" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|dff_dout_r[5]" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|dff_dout_r[4]" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|dff_dout_r[3]" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|dff_dout_r[2]" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|dff_dout_r[1]" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|dff_dout_r[0]" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_burst_0:the_DE2_115_SOPC_burst_0|registered_upstream_byteenable[1]" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_burst_0:the_DE2_115_SOPC_burst_0|registered_upstream_byteenable[0]" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|DRsize~3" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|DRsize~4" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|DRsize~5" lost all its fanouts during netlist optimizations.
    Info: Register "camera_controller:camera_ctrl|camera_config:camera_conf|mSetup_ST~9" lost all its fanouts during netlist optimizations.
    Info: Register "camera_controller:camera_ctrl|camera_config:camera_conf|mSetup_ST~10" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|DRsize.101" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|ptr[21]" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|ptr[22]" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|ptr[23]" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|ptr[24]" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|ptr[25]" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|ptr[26]" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|ptr[27]" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|ptr[28]" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|ptr[29]" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|ptr[30]" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|ptr[31]" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|ptr[21]" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|ptr[22]" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|ptr[23]" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|ptr[24]" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|ptr[25]" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|ptr[26]" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|ptr[27]" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|ptr[28]" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|ptr[29]" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|ptr[30]" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|ptr[31]" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_maccontrol:maccontrol1|eth_transmitcontrol:transmitcontrol1|DlyCrcCnt[3]" lost all its fanouts during netlist optimizations.
Info: Generated suppressed messages file C:/Users/Jorge/workspace/VideoSensor/DE2_115-flash/DE2_115_WEB_SERVER.map.smsg
Warning: PLL "DE2_115_SOPC:DE2_115_SOPC_inst|pll:the_pll|pll_altpll_shu2:sd1|pll7" has parameters clk1_multiply_by and clk1_divide_by specified but port CLK[1] is not connected
Info: Generating hard_block partition "hard_block:auto_generated_inst"
    Info: Adding node "sdram_pll:u6|altpll:altpll_component|altpll_3mr2:auto_generated|pll1"
    Info: Adding node "DE2_115_SOPC:DE2_115_SOPC_inst|pll:the_pll|pll_altpll_shu2:sd1|pll7"
Warning: Design contains 24 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[1]"
    Warning (15610): No output dependent on input pin "KEY[2]"
    Warning (15610): No output dependent on input pin "KEY[3]"
    Warning (15610): No output dependent on input pin "SW[0]"
    Warning (15610): No output dependent on input pin "SW[1]"
    Warning (15610): No output dependent on input pin "SW[2]"
    Warning (15610): No output dependent on input pin "SW[3]"
    Warning (15610): No output dependent on input pin "SW[4]"
    Warning (15610): No output dependent on input pin "SW[5]"
    Warning (15610): No output dependent on input pin "SW[6]"
    Warning (15610): No output dependent on input pin "SW[7]"
    Warning (15610): No output dependent on input pin "SW[8]"
    Warning (15610): No output dependent on input pin "SW[9]"
    Warning (15610): No output dependent on input pin "SW[10]"
    Warning (15610): No output dependent on input pin "SW[11]"
    Warning (15610): No output dependent on input pin "SW[12]"
    Warning (15610): No output dependent on input pin "SW[13]"
    Warning (15610): No output dependent on input pin "SW[14]"
    Warning (15610): No output dependent on input pin "SW[15]"
    Warning (15610): No output dependent on input pin "SW[16]"
    Warning (15610): No output dependent on input pin "SW[17]"
    Warning (15610): No output dependent on input pin "ENET0_INT_N"
    Warning (15610): No output dependent on input pin "ENET0_LINK100"
    Warning (15610): No output dependent on input pin "FL_RY"
Info: Implemented 21885 device resources after synthesis - the final resource count might be different
    Info: Implemented 39 input pins
    Info: Implemented 204 output pins
    Info: Implemented 101 bidirectional pins
    Info: Implemented 20993 logic cells
    Info: Implemented 538 RAM segments
    Info: Implemented 2 PLLs
    Info: Implemented 6 DSP elements
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 300 warnings
    Info: Peak virtual memory: 661 megabytes
    Info: Processing ended: Fri Aug 17 15:51:06 2012
    Info: Elapsed time: 00:03:55
    Info: Total CPU time (on all processors): 00:03:15


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Jorge/workspace/VideoSensor/DE2_115-flash/DE2_115_WEB_SERVER.map.smsg.


