VHDL Ide

# WIP
This project is still in preprepre-alpha so dont expect too much

## Working:
* File editing, opening and saving
* Logging

##TODO:
* Compiling design
* Simulating design

# Installing
* $ ./autogen.sh
* $ ./configure
* $ make

