design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Final_Util,Peak_Memory_Usage_MB,synth_cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,pin_antenna_violations,net_antenna_violations,lvs_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,DecapCells,WelltapCells,DiodeCells,FillCells,NonPhysCells,TotalCells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,FP_ASPECT_RATIO,FP_CORE_UTIL,FP_PDN_HPITCH,FP_PDN_VPITCH,GRT_ADJUSTMENT,GRT_REPAIR_ANTENNAS,MAX_FANOUT_CONSTRAINT,PL_TARGET_DENSITY,RUN_HEURISTIC_DIODE_INSERTION,STD_CELL_LIBRARY,SYNTH_STRATEGY
/openlane/designs/lab6,TopModule,RUN_2025.06.05_16.46.04,flow completed,0h2m4s0ms,0h1m9s0ms,6650.0,0.04,3325.0,-1,5.54972,525.11,103,0,0,0,0,0,0,0,0,0,0,0,1992,741,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,815869.0,0.0,1.35,1.8,0.08,0.83,0.0,104,727,51,634,0,0,0,97,0,0,10,0,26,11,9,22,22,26,8,2417,469,0,489,133,3508,33344.48,0.000111,2.13e-05,8.42e-07,0.00014,2.8e-05,2.69e-09,0.000162,3.35e-05,3.43e-09,0.88,10.0,100.0,10,1,50,20,20,0.3,1,10,0.6,0,sky130_fd_sc_hd,AREA 0
