
---------- Begin Simulation Statistics ----------
final_tick                                37595126000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 208261                       # Simulator instruction rate (inst/s)
host_mem_usage                                4435684                       # Number of bytes of host memory used
host_op_rate                                   352445                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    65.62                       # Real time elapsed on the host
host_tick_rate                              572904054                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    13666496                       # Number of instructions simulated
sim_ops                                      23128149                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.037595                       # Number of seconds simulated
sim_ticks                                 37595126000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect               30                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted               68                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups             21                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses              21                       # Number of indirect misses.
system.cpu0.branchPred.lookups                     68                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted           12                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                    3666496                       # Number of instructions committed
system.cpu0.committedOps                      6764688                       # Number of ops (including micro ops) committed
system.cpu0.cpi                             20.507382                       # CPI: cycles per instruction
system.cpu0.discardedOps                      2166209                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.rdAccesses                     598608                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                         2012                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                    3251453                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                        12269                       # TLB misses on write requests
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                       64038389                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                              0.048763                       # IPC: instructions per cycle
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                    1392760                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                          197                       # TLB misses on write requests
system.cpu0.numCycles                        75190235                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass               2098      0.03%      0.03% # Class of committed instruction
system.cpu0.op_class_0::IntAlu                3305894     48.87%     48.90% # Class of committed instruction
system.cpu0.op_class_0::IntMult                   641      0.01%     48.91% # Class of committed instruction
system.cpu0.op_class_0::IntDiv                   1317      0.02%     48.93% # Class of committed instruction
system.cpu0.op_class_0::FloatAdd                  189      0.00%     48.93% # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0      0.00%     48.93% # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                   96      0.00%     48.93% # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0      0.00%     48.93% # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0      0.00%     48.93% # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0      0.00%     48.93% # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0      0.00%     48.93% # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0      0.00%     48.93% # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                   916      0.01%     48.95% # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0      0.00%     48.95% # Class of committed instruction
system.cpu0.op_class_0::SimdAlu                   943      0.01%     48.96% # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                     0      0.00%     48.96% # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                  1230      0.02%     48.98% # Class of committed instruction
system.cpu0.op_class_0::SimdMisc                  843      0.01%     48.99% # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0      0.00%     48.99% # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0      0.00%     48.99% # Class of committed instruction
system.cpu0.op_class_0::SimdShift                 388      0.01%     49.00% # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0      0.00%     49.00% # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0      0.00%     49.00% # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0      0.00%     49.00% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd                0      0.00%     49.00% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0      0.00%     49.00% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp                0      0.00%     49.00% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt                0      0.00%     49.00% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv                0      0.00%     49.00% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0      0.00%     49.00% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult               0      0.00%     49.00% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0      0.00%     49.00% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt               0      0.00%     49.00% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0      0.00%     49.00% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0      0.00%     49.00% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0      0.00%     49.00% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0      0.00%     49.00% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0      0.00%     49.00% # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0      0.00%     49.00% # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0      0.00%     49.00% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0      0.00%     49.00% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0      0.00%     49.00% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0      0.00%     49.00% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0      0.00%     49.00% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0      0.00%     49.00% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0      0.00%     49.00% # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0      0.00%     49.00% # Class of committed instruction
system.cpu0.op_class_0::MemRead                199681      2.95%     51.95% # Class of committed instruction
system.cpu0.op_class_0::MemWrite               133412      1.97%     53.92% # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead             1610      0.02%     53.95% # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite         3115430     46.05%    100.00% # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::total                 6764688                       # Class of committed instruction
system.cpu0.tickCycles                       11151846                       # Number of cycles that the object actually ticked
system.cpu0.workload.numSyscalls                   30                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect               37                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted               82                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups             24                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses              24                       # Number of indirect misses.
system.cpu1.branchPred.lookups                     82                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted           10                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                   10000000                       # Number of instructions committed
system.cpu1.committedOps                     16363461                       # Number of ops (including micro ops) committed
system.cpu1.cpi                              7.519025                       # CPI: cycles per instruction
system.cpu1.discardedOps                      5149766                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.rdAccesses                    1469158                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                         2714                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                     672207                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                           91                       # TLB misses on write requests
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions                 9                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                       42483592                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                              0.132996                       # IPC: instructions per cycle
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                    4764261                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                          245                       # TLB misses on write requests
system.cpu1.numCycles                        75190252                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass              12560      0.08%      0.08% # Class of committed instruction
system.cpu1.op_class_0::IntAlu               14085339     86.08%     86.15% # Class of committed instruction
system.cpu1.op_class_0::IntMult                  6224      0.04%     86.19% # Class of committed instruction
system.cpu1.op_class_0::IntDiv                   1592      0.01%     86.20% # Class of committed instruction
system.cpu1.op_class_0::FloatAdd               139604      0.85%     87.06% # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0      0.00%     87.06% # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                  144      0.00%     87.06% # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0      0.00%     87.06% # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0      0.00%     87.06% # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0      0.00%     87.06% # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0      0.00%     87.06% # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0      0.00%     87.06% # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                  1170      0.01%     87.06% # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0      0.00%     87.06% # Class of committed instruction
system.cpu1.op_class_0::SimdAlu                  1323      0.01%     87.07% # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                     6      0.00%     87.07% # Class of committed instruction
system.cpu1.op_class_0::SimdCvt                  1838      0.01%     87.08% # Class of committed instruction
system.cpu1.op_class_0::SimdMisc                17658      0.11%     87.19% # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0      0.00%     87.19% # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0      0.00%     87.19% # Class of committed instruction
system.cpu1.op_class_0::SimdShift                 408      0.00%     87.19% # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0      0.00%     87.19% # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0      0.00%     87.19% # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0      0.00%     87.19% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd            28658      0.18%     87.37% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0      0.00%     87.37% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp                0      0.00%     87.37% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt            34832      0.21%     87.58% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv               22      0.00%     87.58% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc               0      0.00%     87.58% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult           49128      0.30%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::MemRead               1263997      7.72%     95.61% # Class of committed instruction
system.cpu1.op_class_0::MemWrite               592755      3.62%     99.23% # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead            80716      0.49%     99.72% # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite           45487      0.28%    100.00% # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::total                16363461                       # Class of committed instruction
system.cpu1.tickCycles                       32706660                       # Number of cycles that the object actually ticked
system.cpu1.workload.numSyscalls                   37                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       653037                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1307117                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       775728                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         6075                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1551521                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           6075                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp             252439                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       497668                       # Transaction distribution
system.membus.trans_dist::CleanEvict           155369                       # Transaction distribution
system.membus.trans_dist::ReadExReq            401641                       # Transaction distribution
system.membus.trans_dist::ReadExResp           401641                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        252439                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1961197                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1961197                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1961197                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     73711872                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     73711872                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                73711872                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            654080                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  654080    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              654080                       # Request fanout histogram
system.membus.reqLayer4.occupancy          3570433500                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               9.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy         3460937250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              9.2                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  37595126000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.icache.demand_hits::.cpu0.inst      1383828                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1383828                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      1383828                       # number of overall hits
system.cpu0.icache.overall_hits::total        1383828                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst         8889                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          8889                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst         8889                       # number of overall misses
system.cpu0.icache.overall_misses::total         8889                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst    228768500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    228768500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst    228768500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    228768500                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      1392717                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1392717                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      1392717                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1392717                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.006382                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.006382                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.006382                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.006382                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 25736.134548                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 25736.134548                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 25736.134548                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 25736.134548                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks         8873                       # number of writebacks
system.cpu0.icache.writebacks::total             8873                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst         8889                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total         8889                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst         8889                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total         8889                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst    219879500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    219879500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst    219879500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    219879500                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.006382                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.006382                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.006382                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.006382                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 24736.134548                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 24736.134548                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 24736.134548                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 24736.134548                       # average overall mshr miss latency
system.cpu0.icache.replacements                  8873                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      1383828                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1383828                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst         8889                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         8889                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst    228768500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    228768500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      1392717                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1392717                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.006382                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.006382                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 25736.134548                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 25736.134548                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst         8889                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total         8889                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst    219879500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    219879500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.006382                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.006382                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 24736.134548                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 24736.134548                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED  37595126000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           15.999613                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            1392717                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             8889                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           156.678704                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    15.999613                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999976                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999976                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         11150625                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        11150625                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  37595126000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  37595126000                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  37595126000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  37595126000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  37595126000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  37595126000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      3031122                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         3031122                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      3031122                       # number of overall hits
system.cpu0.dcache.overall_hits::total        3031122                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data       807704                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        807704                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data       807704                       # number of overall misses
system.cpu0.dcache.overall_misses::total       807704                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data  66595153000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  66595153000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data  66595153000                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  66595153000                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data      3838826                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      3838826                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data      3838826                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      3838826                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.210404                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.210404                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.210404                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.210404                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 82449.948248                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 82449.948248                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 82449.948248                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 82449.948248                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       399071                       # number of writebacks
system.cpu0.dcache.writebacks::total           399071                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data       394657                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       394657                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data       394657                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       394657                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       413047                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       413047                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       413047                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       413047                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  33121634500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  33121634500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  33121634500                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  33121634500                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.107597                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.107597                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.107597                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.107597                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 80188.536656                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 80188.536656                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 80188.536656                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 80188.536656                       # average overall mshr miss latency
system.cpu0.dcache.replacements                413030                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data       579670                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         579670                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data        16402                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        16402                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data    416674000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    416674000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data       596072                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       596072                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.027517                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.027517                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 25403.853189                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 25403.853189                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data          304                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total          304                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data        16098                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        16098                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data    387373000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    387373000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.027007                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.027007                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 24063.424028                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 24063.424028                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      2451452                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       2451452                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       791302                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       791302                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  66178479000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  66178479000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      3242754                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      3242754                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.244022                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.244022                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 83632.391931                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 83632.391931                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       394353                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       394353                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       396949                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       396949                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  32734261500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  32734261500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.122411                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.122411                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 82464.652890                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 82464.652890                       # average WriteReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  37595126000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           15.999636                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            3444168                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           413046                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             8.338461                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           178500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    15.999636                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999977                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999977                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         31123654                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        31123654                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  37595126000                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::ON  37595126000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  37595126000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      4690716                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         4690716                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      4690716                       # number of overall hits
system.cpu1.icache.overall_hits::total        4690716                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        73481                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         73481                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        73481                       # number of overall misses
system.cpu1.icache.overall_misses::total        73481                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1787033000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1787033000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1787033000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1787033000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      4764197                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      4764197                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      4764197                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      4764197                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.015424                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.015424                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.015424                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.015424                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 24319.660865                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 24319.660865                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 24319.660865                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 24319.660865                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        73465                       # number of writebacks
system.cpu1.icache.writebacks::total            73465                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        73481                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        73481                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        73481                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        73481                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1713552000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1713552000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1713552000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1713552000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.015424                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.015424                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.015424                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.015424                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 23319.660865                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 23319.660865                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 23319.660865                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 23319.660865                       # average overall mshr miss latency
system.cpu1.icache.replacements                 73465                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      4690716                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        4690716                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        73481                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        73481                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1787033000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1787033000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      4764197                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      4764197                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.015424                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.015424                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 24319.660865                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 24319.660865                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        73481                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        73481                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1713552000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1713552000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.015424                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.015424                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 23319.660865                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 23319.660865                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED  37595126000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           15.999605                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            4764197                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            73481                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            64.835767                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            92500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    15.999605                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999975                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999975                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         38187057                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        38187057                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  37595126000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  37595126000                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  37595126000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  37595126000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  37595126000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  37595126000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      1810268                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1810268                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      1810325                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1810325                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data       290554                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        290554                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data       290611                       # number of overall misses
system.cpu1.dcache.overall_misses::total       290611                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data  22297428000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  22297428000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data  22297428000                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  22297428000                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      2100822                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      2100822                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      2100936                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      2100936                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.138305                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.138305                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.138325                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.138325                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 76741.080832                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 76741.080832                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 76726.028953                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 76726.028953                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       133920                       # number of writebacks
system.cpu1.dcache.writebacks::total           133920                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data        10235                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        10235                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data        10235                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        10235                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       280319                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       280319                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       280376                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       280376                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  21308531500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  21308531500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  21310739500                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  21310739500                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.133433                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.133433                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.133453                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.133453                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 76015.295075                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 76015.295075                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 76007.716424                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 76007.716424                       # average overall mshr miss latency
system.cpu1.dcache.replacements                280360                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      1192711                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1192711                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data       269899                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       269899                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data  20802596000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  20802596000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      1462610                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1462610                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.184532                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.184532                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 77075.483792                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 77075.483792                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data         1468                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         1468                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       268431                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       268431                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  20442708500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  20442708500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.183529                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.183529                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 76156.287836                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 76156.287836                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       617557                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        617557                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data        20655                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        20655                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data   1494832000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   1494832000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       638212                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       638212                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.032364                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.032364                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 72371.435488                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 72371.435488                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data         8767                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         8767                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        11888                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        11888                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data    865823000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total    865823000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.018627                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.018627                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 72831.679004                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 72831.679004                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_hits::.cpu1.data           57                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total           57                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_misses::.cpu1.data           57                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total           57                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.cpu1.data          114                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total          114                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.cpu1.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.cpu1.data           57                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total           57                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.cpu1.data      2208000                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total      2208000                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.cpu1.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu1.data 38736.842105                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 38736.842105                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  37595126000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           15.999625                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            2090701                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           280376                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             7.456776                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           190500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    15.999625                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999977                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999977                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         17087864                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        17087864                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  37595126000                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::ON  37595126000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  37595126000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                7357                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data               18604                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               63318                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data               32433                       # number of demand (read+write) hits
system.l2.demand_hits::total                   121712                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               7357                       # number of overall hits
system.l2.overall_hits::.cpu0.data              18604                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              63318                       # number of overall hits
system.l2.overall_hits::.cpu1.data              32433                       # number of overall hits
system.l2.overall_hits::total                  121712                       # number of overall hits
system.l2.demand_misses::.cpu0.inst              1532                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            394443                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             10163                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            247943                       # number of demand (read+write) misses
system.l2.demand_misses::total                 654081                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst             1532                       # number of overall misses
system.l2.overall_misses::.cpu0.data           394443                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            10163                       # number of overall misses
system.l2.overall_misses::.cpu1.data           247943                       # number of overall misses
system.l2.overall_misses::total                654081                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst    125173000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  32236265500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    873964000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  20537881500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      53773284000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst    125173000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  32236265500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    873964000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  20537881500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     53773284000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst            8889                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          413047                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           73481                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          280376                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               775793                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst           8889                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         413047                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          73481                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         280376                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              775793                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.172348                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.954959                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.138308                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.884323                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.843113                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.172348                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.954959                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.138308                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.884323                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.843113                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 81705.613577                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 81726.042800                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 85994.686608                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 82833.076554                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 82211.964573                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 81705.613577                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 81726.042800                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 85994.686608                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 82833.076554                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 82211.964573                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              497668                       # number of writebacks
system.l2.writebacks::total                    497668                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst         1532                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       394443                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        10163                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       247943                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            654081                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst         1532                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       394443                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        10163                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       247943                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           654081                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    109853000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  28291845500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    772334000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  18058451500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  47232484000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    109853000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  28291845500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    772334000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  18058451500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  47232484000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.172348                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.954959                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.138308                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.884323                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.843113                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.172348                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.954959                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.138308                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.884323                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.843113                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 71705.613577                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 71726.068152                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 75994.686608                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 72833.076554                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 72211.979862                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 71705.613577                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 71726.068152                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 75994.686608                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 72833.076554                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 72211.979862                       # average overall mshr miss latency
system.l2.replacements                         658911                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       532991                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           532991                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       532991                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       532991                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        82338                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            82338                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        82338                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        82338                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          201                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           201                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data             5141                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             2054                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  7195                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         391808                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data           9834                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              401642                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  32015288500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data    824516000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   32839804500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       396949                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        11888                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            408837                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.987049                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.827221                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.982401                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 81711.676382                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 83843.400447                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 81763.870561                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data       391808                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data         9834                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         401642                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  28097218500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data    726176000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  28823394500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.987049                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.827221                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.982401                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 71711.701905                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 73843.400447                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 71763.895459                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          7357                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         63318                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              70675                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst         1532                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        10163                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            11695                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst    125173000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    873964000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    999137000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst         8889                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        73481                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          82370                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.172348                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.138308                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.141981                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 81705.613577                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 85994.686608                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85432.834545                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst         1532                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        10163                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        11695                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    109853000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    772334000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    882187000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.172348                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.138308                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.141981                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 71705.613577                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 75994.686608                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75432.834545                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data        13463                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        30379                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             43842                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data         2635                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       238109                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          240744                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data    220977000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  19713365500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  19934342500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data        16098                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       268488                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        284586                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.163685                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.886852                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.845945                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 83862.239089                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 82791.349760                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 82803.070897                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data         2635                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       238109                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       240744                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data    194627000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  17332275500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  17526902500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.163685                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.886852                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.845945                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 73862.239089                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 72791.349760                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 72803.070897                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  37595126000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1023.259717                       # Cycle average of tags in use
system.l2.tags.total_refs                     1551319                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    659935                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.350715                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      15.142875                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        4.203895                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data      747.982342                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        7.414738                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data      248.515867                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.014788                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.004105                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.730452                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.007241                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.242691                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999277                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          185                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          780                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           26                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  13072103                       # Number of tag accesses
system.l2.tags.data_accesses                 13072103                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  37595126000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu0.inst         98048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      25244288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        650432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      15868352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           41861120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst        98048                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       650432                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        748480                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     31850752                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        31850752                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst           1532                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         394442                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          10163                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         247943                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              654080                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       497668                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             497668                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          2607998                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        671477680                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst         17300966                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        422085352                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1113471996                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      2607998                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst     17300966                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         19908964                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      847204289                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            847204289                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      847204289                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         2607998                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       671477680                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst        17300966                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       422085352                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1960676286                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    497661.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples      1532.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    394435.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     10163.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    247776.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000122026500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        30900                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        30900                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1748389                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             467550                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      654080                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     497668                       # Number of write requests accepted
system.mem_ctrls.readBursts                    654080                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   497668                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    174                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     7                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             56319                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             55839                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             48988                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             47724                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             26600                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             45758                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             56379                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             27913                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             25660                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             25093                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            25442                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            27185                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            27992                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            31530                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            69457                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            56027                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             37374                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             37438                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             33113                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             33210                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             24344                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             32948                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             37437                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             25812                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             24573                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             24412                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            24514                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            25879                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            26517                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            29128                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            43597                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            37336                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.39                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.85                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   7923330250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 3269530000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             20184067750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     12116.93                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30866.93                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   569197                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  455286                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 87.05                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                91.49                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                654080                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               497668                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  501392                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  150343                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2078                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      87                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    753                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1088                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  22627                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  31696                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  31935                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  31842                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  32028                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  31858                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  31549                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  31876                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  31942                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  31793                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  31354                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  31374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  31143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  30932                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  30913                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  30902                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       127052                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    580.054025                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   356.488133                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   419.046801                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        31177     24.54%     24.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        12809     10.08%     34.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         7919      6.23%     40.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         6758      5.32%     46.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         5071      3.99%     50.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         4942      3.89%     54.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         3713      2.92%     56.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         3345      2.63%     59.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        51318     40.39%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       127052                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        30900                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      21.161618                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     20.337451                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      8.170306                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31          30128     97.50%     97.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63           688      2.23%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95            51      0.17%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127           16      0.05%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159            8      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            2      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            4      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::672-703            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         30900                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        30900                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.104595                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.096959                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.523377                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            29521     95.54%     95.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              308      1.00%     96.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              420      1.36%     97.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              539      1.74%     99.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               93      0.30%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               19      0.06%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         30900                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               41849984                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   11136                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                31848448                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                41861120                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             31850752                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1113.18                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       847.14                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1113.47                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    847.20                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        15.31                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     8.70                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.62                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   37595111000                       # Total gap between requests
system.mem_ctrls.avgGap                      32641.79                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst        98048                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     25243840                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       650432                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     15857664                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     31848448                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 2607997.643098735716                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 671465763.939719200134                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 17300966.087997682393                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 421801060.062945425510                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 847143004.654379963875                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst         1532                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       394442                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        10163                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       247943                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       497668                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst     46995250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  11994846250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    355007500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data   7787218750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 936492044750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     30675.75                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     30409.66                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     34931.37                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     31407.29                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1881760.62                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    88.96                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            393649620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            209225940                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          2059076040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1231690320                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     2967481920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      15292070010                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1558995840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        23712189690                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        630.725102                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   3822826500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1255280000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  32517019500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            513523080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            272936400                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          2609812800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1365948720                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     2967481920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      16201510710                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        793151040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        24724364670                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        657.648140                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1790634250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1255280000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  34549211750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  37595126000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadResp            366956                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1030659                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        82338                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          321642                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           408837                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          408836                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         82370                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       284586                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        26651                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      1239123                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       220427                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side       841112                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2327313                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      1136768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     51975488                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      9404544                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     26514944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               89031744                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          658911                       # Total snoops (count)
system.tol2bus.snoopTraffic                  31850752                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1434704                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.004234                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.064934                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1428629     99.58%     99.58% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   6075      0.42%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1434704                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1391089500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.7                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         420614399                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.1                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy         110249444                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         619899338                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          13342482                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  37595126000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
