
// Generated by Cadence Genus(TM) Synthesis Solution 17.11-s014_1
// Generated on: Dec 20 2022 09:41:48 CET (Dec 20 2022 08:41:48 UTC)

// Verification Directory fv/sendFSM 

module sendFSM(actBit, reset, countIn, clk, clkTrans, dataTrans,
     timebaseRst, dataToReg, cntreset, regRst, dataMUX);
  input actBit, reset, clk;
  input [11:0] countIn;
  output clkTrans, dataTrans, timebaseRst, cntreset, regRst, dataMUX;
  output [8:0] dataToReg;
  wire actBit, reset, clk;
  wire [11:0] countIn;
  wire clkTrans, dataTrans, timebaseRst, cntreset, regRst, dataMUX;
  wire [8:0] dataToReg;
  wire [1:0] new_state;
  wire [1:0] state;
  wire n_0, n_1, n_3, n_5, n_6, n_7, n_11, n_14;
  wire n_15, n_16, n_18, n_19;
  assign dataToReg[0] = dataToReg[1];
  assign dataToReg[2] = dataToReg[4];
  assign dataToReg[3] = dataToReg[8];
  assign dataToReg[5] = dataToReg[8];
  assign dataToReg[6] = dataToReg[8];
  assign dataToReg[7] = dataToReg[8];
  LHQD1BWP7T \new_state_reg[0] (.E (regRst), .D (n_19), .Q
       (new_state[0]));
  LHQD1BWP7T \new_state_reg[1] (.E (regRst), .D (n_16), .Q
       (new_state[1]));
  AO221D0BWP7T g465(.A1 (n_15), .A2 (state[0]), .B1 (n_14), .B2 (n_18),
       .C (dataTrans), .Z (n_19));
  OAI21D0BWP7T g466(.A1 (n_15), .A2 (n_14), .B (n_3), .ZN (n_16));
  OAI221D0BWP7T g467(.A1 (n_6), .A2 (countIn[7]), .B1 (countIn[9]), .B2
       (countIn[10]), .C (n_7), .ZN (n_15));
  INVD8BWP7T g473(.I (n_11), .ZN (dataToReg[1]));
  INVD8BWP7T g471(.I (n_11), .ZN (dataToReg[4]));
  ND2D4BWP7T g469(.A1 (n_5), .A2 (regRst), .ZN (dataMUX));
  OA31D0BWP7T g468(.A1 (countIn[6]), .A2 (n_6), .A3 (n_1), .B
       (countIn[11]), .Z (n_7));
  ND2D1BWP7T g474(.A1 (dataTrans), .A2 (actBit), .ZN (n_11));
  INVD1BWP7T g477(.I (timebaseRst), .ZN (n_5));
  AN2D4BWP7T g480(.A1 (n_3), .A2 (n_14), .Z (timebaseRst));
  CKAN2D4BWP7T g475(.A1 (state[1]), .A2 (n_14), .Z (dataTrans));
  OR2D1BWP7T g476(.A1 (n_3), .A2 (n_14), .Z (regRst));
  AN2D4BWP7T g478(.A1 (n_3), .A2 (state[0]), .Z (clkTrans));
  AN4D1BWP7T g479(.A1 (n_0), .A2 (countIn[3]), .A3 (countIn[2]), .A4
       (countIn[1]), .Z (n_1));
  AN2D1BWP7T g484(.A1 (countIn[5]), .A2 (countIn[4]), .Z (n_0));
  OR2D0BWP7T g483(.A1 (countIn[10]), .A2 (countIn[8]), .Z (n_6));
  INVD1BWP7T g485(.I (reset), .ZN (n_18));
  DFKCND1BWP7T \state_reg[0] (.CP (clk), .CN (new_state[0]), .D (n_18),
       .Q (state[0]), .QN (n_14));
  DFKCND1BWP7T \state_reg[1] (.CP (clk), .CN (n_18), .D (new_state[1]),
       .Q (state[1]), .QN (n_3));
  TIELBWP7T tie_0_cell(.ZN (dataToReg[8]));
endmodule

