{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 12 22:41:51 2024 " "Info: Processing started: Fri Apr 12 22:41:51 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off SHR_8ASR -c SHR_8ASR --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off SHR_8ASR -c SHR_8ASR --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "A1 Q2 13.639 ns Longest " "Info: Longest tpd from source pin \"A1\" to destination pin \"Q2\" is 13.639 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.004 ns) 1.004 ns A1 1 PIN PIN_64 3 " "Info: 1: + IC(0.000 ns) + CELL(1.004 ns) = 1.004 ns; Loc. = PIN_64; Fanout = 3; PIN Node = 'A1'" {  } { { "d:/develop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { A1 } "NODE_NAME" } } { "SHR_8ASR.bdf" "" { Schematic "D:/Develop/Quartus/projects/SHR_8ASR/SHR_8ASR.bdf" { { 872 400 568 888 "A1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.670 ns) + CELL(0.624 ns) 8.298 ns inst33~6 2 COMB LCCOMB_X1_Y9_N22 1 " "Info: 2: + IC(6.670 ns) + CELL(0.624 ns) = 8.298 ns; Loc. = LCCOMB_X1_Y9_N22; Fanout = 1; COMB Node = 'inst33~6'" {  } { { "d:/develop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.294 ns" { A1 inst33~6 } "NODE_NAME" } } { "SHR_8ASR.bdf" "" { Schematic "D:/Develop/Quartus/projects/SHR_8ASR/SHR_8ASR.bdf" { { 1248 1128 1192 1296 "inst33" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.367 ns) + CELL(0.206 ns) 8.871 ns inst33 3 COMB LCCOMB_X1_Y9_N8 1 " "Info: 3: + IC(0.367 ns) + CELL(0.206 ns) = 8.871 ns; Loc. = LCCOMB_X1_Y9_N8; Fanout = 1; COMB Node = 'inst33'" {  } { { "d:/develop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.573 ns" { inst33~6 inst33 } "NODE_NAME" } } { "SHR_8ASR.bdf" "" { Schematic "D:/Develop/Quartus/projects/SHR_8ASR/SHR_8ASR.bdf" { { 1248 1128 1192 1296 "inst33" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.498 ns) + CELL(3.270 ns) 13.639 ns Q2 4 PIN PIN_48 0 " "Info: 4: + IC(1.498 ns) + CELL(3.270 ns) = 13.639 ns; Loc. = PIN_48; Fanout = 0; PIN Node = 'Q2'" {  } { { "d:/develop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.768 ns" { inst33 Q2 } "NODE_NAME" } } { "SHR_8ASR.bdf" "" { Schematic "D:/Develop/Quartus/projects/SHR_8ASR/SHR_8ASR.bdf" { { 1264 1248 1424 1280 "Q2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.104 ns ( 37.42 % ) " "Info: Total cell delay = 5.104 ns ( 37.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.535 ns ( 62.58 % ) " "Info: Total interconnect delay = 8.535 ns ( 62.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/develop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "13.639 ns" { A1 inst33~6 inst33 Q2 } "NODE_NAME" } } { "d:/develop/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/quartus/quartus/bin/Technology_Viewer.qrui" "13.639 ns" { A1 {} A1~combout {} inst33~6 {} inst33 {} Q2 {} } { 0.000ns 0.000ns 6.670ns 0.367ns 1.498ns } { 0.000ns 1.004ns 0.624ns 0.206ns 3.270ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "194 " "Info: Peak virtual memory: 194 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 12 22:41:51 2024 " "Info: Processing ended: Fri Apr 12 22:41:51 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
