$comment
	File created using the following command:
		vcd file adder_4b_jin_s.msim.vcd -direction
$end
$date
	Tue Nov  5 00:46:01 2019
$end
$version
	ModelSim Version 10.4b
$end
$timescale
	1ps
$end

$scope module adder_4b_jin_s_vlg_vec_tst $end
$var reg 4 ! a [3:0] $end
$var reg 4 " b [3:0] $end
$var reg 1 # c_in $end
$var wire 1 $ c_out $end
$var wire 1 % s [3] $end
$var wire 1 & s [2] $end
$var wire 1 ' s [1] $end
$var wire 1 ( s [0] $end

$scope module i1 $end
$var wire 1 ) gnd $end
$var wire 1 * vcc $end
$var wire 1 + unknown $end
$var tri1 1 , devclrn $end
$var tri1 1 - devpor $end
$var tri1 1 . devoe $end
$var wire 1 / c_out~output_o $end
$var wire 1 0 s[3]~output_o $end
$var wire 1 1 s[2]~output_o $end
$var wire 1 2 s[1]~output_o $end
$var wire 1 3 s[0]~output_o $end
$var wire 1 4 a[1]~input_o $end
$var wire 1 5 a[0]~input_o $end
$var wire 1 6 c_in~input_o $end
$var wire 1 7 inst|inst2~0_combout $end
$var wire 1 8 b[1]~input_o $end
$var wire 1 9 b[0]~input_o $end
$var wire 1 : inst|inst2~1_combout $end
$var wire 1 ; inst1|inst2~0_combout $end
$var wire 1 < a[2]~input_o $end
$var wire 1 = inst2|inst2~0_combout $end
$var wire 1 > b[2]~input_o $end
$var wire 1 ? inst2|inst2~1_combout $end
$var wire 1 @ b[3]~input_o $end
$var wire 1 A a[3]~input_o $end
$var wire 1 B inst3|inst2~0_combout $end
$var wire 1 C inst3|inst1|inst~combout $end
$var wire 1 D inst2|inst1|inst~0_combout $end
$var wire 1 E inst1|inst1|inst~combout $end
$var wire 1 F inst|inst1|inst~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 !
b0 "
0#
0$
0(
0'
0&
0%
0)
1*
x+
1,
1-
1.
0/
00
01
02
03
04
05
06
07
08
09
0:
0;
0<
0=
0>
0?
0@
0A
0B
0C
0D
0E
0F
$end
#12800000
1#
16
1F
13
1(
#25600000
