module exercise5_1(
input wire clk,
input wire reset,
input wire up,
input wire down,
output reg [3:0] count
);

always @(negedge clk or posedge reset) begin
if (reset) begin
count <= 4'b0000;
end else begin
if (up) begin
count <= count + 1;
end else if (down) begin
count <= count - 1;
end
end
end

endmodule