0.6
2019.2
Nov  6 2019
21:57:16
C:/Workplace/SUSTech-EE332-Digital-System-Designing-Project/test/vga_test/vga_test.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
C:/Workplace/SUSTech-EE332-Digital-System-Designing-Project/test/vga_test/vga_test.srcs/sim_1/new/timing_signal_generator_tb.vhd,1678027526,vhdl,,,,timing_signal_generator_tb,,,,,,,,
C:/Workplace/SUSTech-EE332-Digital-System-Designing-Project/test/vga_test/vga_test.srcs/sim_1/new/top_module_tb.vhd,1678037008,vhdl,,,,top_module_tb,,,,,,,,
C:/Workplace/SUSTech-EE332-Digital-System-Designing-Project/test/vga_test/vga_test.srcs/sources_1/ip/vga_clock_generator/vga_clock_generator.v,1678036134,verilog,,,,vga_clock_generator,,,../../../../vga_test.srcs/sources_1/ip/vga_clock_generator,,,,,
C:/Workplace/SUSTech-EE332-Digital-System-Designing-Project/test/vga_test/vga_test.srcs/sources_1/ip/vga_clock_generator/vga_clock_generator_clk_wiz.v,1678036134,verilog,,C:/Workplace/SUSTech-EE332-Digital-System-Designing-Project/test/vga_test/vga_test.srcs/sources_1/ip/vga_clock_generator/vga_clock_generator.v,,vga_clock_generator_clk_wiz,,,../../../../vga_test.srcs/sources_1/ip/vga_clock_generator,,,,,
C:/Workplace/SUSTech-EE332-Digital-System-Designing-Project/test/vga_test/vga_test.srcs/sources_1/new/pixel_info_generator.vhd,1678096469,vhdl,,,,pixel_info_generator,,,,,,,,
C:/Workplace/SUSTech-EE332-Digital-System-Designing-Project/test/vga_test/vga_test.srcs/sources_1/new/timing_signal_generator.vhd,1678092857,vhdl,,,,timing_signal_generator,,,,,,,,
C:/Workplace/SUSTech-EE332-Digital-System-Designing-Project/test/vga_test/vga_test.srcs/sources_1/new/top_module.vhd,1678093043,vhdl,,,,top_module,,,,,,,,
