Release 13.1 - xst O.40d (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst\projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Reading design: fsm.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "fsm.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "fsm"
Output Format                      : NGC
Target Device                      : xc3s50-4-vq100

---- Source Options
Top Module Name                    : fsm
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : YES
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Library Search Order               : fsm.lso
Keep Hierarchy                     : NO
Netlist Hierarchy                  : as_optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "E:/Projekt/work/fsm.vhd" in Library work.
Entity <fsm> compiled.
Entity <fsm> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <fsm> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <fsm> in library <work> (Architecture <behavioral>).
Entity <fsm> analyzed. Unit <fsm> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <fsm>.
    Related source file is "E:/Projekt/work/fsm.vhd".
    Found finite state machine <FSM_0> for signal <present_state>.
    -----------------------------------------------------------------------
    | States             | 24                                             |
    | Transitions        | 88                                             |
    | Inputs             | 12                                             |
    | Outputs            | 4                                              |
    | Clock              | CLK                       (rising_edge)        |
    | Reset              | RESET                     (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | test1                                          |
    | Power Up State     | test1                                          |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <fsm> synthesized.


=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <present_state/FSM> on signal <present_state[1:24]> with one-hot encoding.
-------------------------------------------
 State         | Encoding
-------------------------------------------
 test1         | 000000000000000000000001
 test2         | 000000000000000000000100
 test3         | 000000000000000000010000
 test4a        | 000000000000000000100000
 test5a        | 000000000000000010000000
 test6a        | 000000000000000100000000
 test7a        | 000000000000001000000000
 test8a        | 000000000000010000000000
 test9a        | 000000000000100000000000
 test10a       | 000000000001000000000000
 test11a       | 000000000010000000000000
 test4b        | 000000000000000001000000
 test5b        | 000000001000000000000000
 test6b        | 000000010000000000000000
 test7b        | 000000100000000000000000
 test8b        | 000001000000000000000000
 test9b        | 000010000000000000000000
 test10b       | 000100000000000000000000
 test11b       | 001000000000000000000000
 testf         | 000000000100000000000000
 waitend       | 000000000000000000001000
 bad_message   | 000000000000000000000010
 right_message | 010000000000000000000000
 finish        | 100000000000000000000000
-------------------------------------------

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <fsm> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block fsm, actual ratio is 3.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 23
 Flip-Flops                                            : 23

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : fsm.ngr
Top Level Output File Name         : fsm
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 24

Cell Usage :
# BELS                             : 53
#      LUT2                        : 7
#      LUT3                        : 7
#      LUT3_L                      : 7
#      LUT4                        : 28
#      LUT4_L                      : 4
# FlipFlops/Latches                : 23
#      FDC                         : 22
#      FDP                         : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 23
#      IBUF                        : 18
#      OBUF                        : 5
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s50vq100-4 

 Number of Slices:                       29  out of    768     3%  
 Number of Slice Flip Flops:             23  out of   1536     1%  
 Number of 4 input LUTs:                 53  out of   1536     3%  
 Number of IOs:                          24
 Number of bonded IOBs:                  24  out of     63    38%  
 Number of GCLKs:                         1  out of      8    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 23    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
RESET                              | IBUF                   | 23    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 4.218ns (Maximum Frequency: 237.079MHz)
   Minimum input arrival time before clock: 9.046ns
   Maximum output required time after clock: 9.082ns
   Maximum combinational path delay: 12.597ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 4.218ns (frequency: 237.079MHz)
  Total number of paths / destination ports: 51 / 23
-------------------------------------------------------------------------
Delay:               4.218ns (Levels of Logic = 2)
  Source:            present_state_FSM_FFd23 (FF)
  Destination:       present_state_FSM_FFd1 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: present_state_FSM_FFd23 to present_state_FSM_FFd1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              5   0.720   1.260  present_state_FSM_FFd23 (present_state_FSM_FFd23)
     LUT2:I0->O            3   0.551   0.933  present_state_FSM_Out31 (FSM_CNT_CE_OBUF)
     LUT4:I3->O            1   0.551   0.000  present_state_FSM_FFd1-In1 (present_state_FSM_FFd1-In)
     FDC:D                     0.203          present_state_FSM_FFd1
    ----------------------------------------
    Total                      4.218ns (2.025ns logic, 2.193ns route)
                                       (48.0% logic, 52.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 386 / 23
-------------------------------------------------------------------------
Offset:              9.046ns (Levels of Logic = 6)
  Source:            KEY<1> (PAD)
  Destination:       present_state_FSM_FFd20 (FF)
  Destination Clock: CLK rising

  Data Path: KEY<1> to present_state_FSM_FFd20
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             5   0.821   1.260  KEY_1_IBUF (KEY_1_IBUF)
     LUT4:I0->O            1   0.551   1.140  present_state_and000012 (present_state_and000012)
     LUT4:I0->O            8   0.551   1.278  present_state_and000071 (present_state_and0000)
     LUT2:I1->O            9   0.551   1.463  present_state_FSM_FFd10-In11 (N11)
     LUT4_L:I0->LO         1   0.551   0.126  present_state_FSM_FFd20-In18_SW0 (N40)
     LUT4:I3->O            1   0.551   0.000  present_state_FSM_FFd20-In18 (present_state_FSM_FFd20-In)
     FDC:D                     0.203          present_state_FSM_FFd20
    ----------------------------------------
    Total                      9.046ns (3.779ns logic, 5.267ns route)
                                       (41.8% logic, 58.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 10 / 5
-------------------------------------------------------------------------
Offset:              9.082ns (Levels of Logic = 2)
  Source:            present_state_FSM_FFd23 (FF)
  Destination:       FSM_MX_LCD (PAD)
  Source Clock:      CLK rising

  Data Path: present_state_FSM_FFd23 to FSM_MX_LCD
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              5   0.720   1.260  present_state_FSM_FFd23 (present_state_FSM_FFd23)
     LUT2:I0->O            3   0.551   0.907  present_state_FSM_Out31 (FSM_CNT_CE_OBUF)
     OBUF:I->O                 5.644          FSM_MX_LCD_OBUF (FSM_MX_LCD)
    ----------------------------------------
    Total                      9.082ns (6.915ns logic, 2.167ns route)
                                       (76.1% logic, 23.9% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 16 / 2
-------------------------------------------------------------------------
Delay:               12.597ns (Levels of Logic = 5)
  Source:            KEY<1> (PAD)
  Destination:       FSM_LCD_WR (PAD)

  Data Path: KEY<1> to FSM_LCD_WR
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             5   0.821   1.260  KEY_1_IBUF (KEY_1_IBUF)
     LUT4:I0->O            1   0.551   1.140  present_state_and000012 (present_state_and000012)
     LUT4:I0->O            8   0.551   1.278  present_state_and000071 (present_state_and0000)
     LUT4:I1->O            1   0.551   0.801  FSM_LCD_WR1 (FSM_LCD_WR_OBUF)
     OBUF:I->O                 5.644          FSM_LCD_WR_OBUF (FSM_LCD_WR)
    ----------------------------------------
    Total                     12.597ns (8.118ns logic, 4.479ns route)
                                       (64.4% logic, 35.6% route)

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 7.25 secs
 
--> 

Total memory usage is 135840 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    0 (   0 filtered)

