{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 04 04:26:48 2014 " "Info: Processing started: Fri Apr 04 04:26:48 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab4 -c g01_YMD_Counter " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Lab4 -c g01_YMD_Counter" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/dsdlabs/lab3/g01_hms_counter.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /dsdlabs/lab3/g01_hms_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g01_HMS_Counter-behaviour " "Info: Found design unit 1: g01_HMS_Counter-behaviour" {  } { { "../Lab3/g01_HMS_Counter.vhd" "" { Text "P:/DSDLabs/Lab3/g01_HMS_Counter.vhd" 33 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 g01_HMS_Counter " "Info: Found entity 1: g01_HMS_Counter" {  } { { "../Lab3/g01_HMS_Counter.vhd" "" { Text "P:/DSDLabs/Lab3/g01_HMS_Counter.vhd" 15 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/dsdlabs/lab2/g01_dayseconds.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /dsdlabs/lab2/g01_dayseconds.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g01_dayseconds-behaviour " "Info: Found design unit 1: g01_dayseconds-behaviour" {  } { { "../Lab2/g01_dayseconds.vhd" "" { Text "P:/DSDLabs/Lab2/g01_dayseconds.vhd" 24 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 g01_dayseconds " "Info: Found entity 1: g01_dayseconds" {  } { { "../Lab2/g01_dayseconds.vhd" "" { Text "P:/DSDLabs/Lab2/g01_dayseconds.vhd" 18 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g01_earth_mars_timer.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file g01_earth_mars_timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g01_Earth_Mars_Timer-behaviour " "Info: Found design unit 1: g01_Earth_Mars_Timer-behaviour" {  } { { "g01_Earth_Mars_Timer.vhd" "" { Text "P:/DSDLabs/Lab4/g01_Earth_Mars_Timer.vhd" 22 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 g01_Earth_Mars_Timer " "Info: Found entity 1: g01_Earth_Mars_Timer" {  } { { "g01_Earth_Mars_Timer.vhd" "" { Text "P:/DSDLabs/Lab4/g01_Earth_Mars_Timer.vhd" 12 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g01_utc_to_mtc.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file g01_utc_to_mtc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g01_UTC_to_MTC-behaviour " "Info: Found design unit 1: g01_UTC_to_MTC-behaviour" {  } { { "g01_UTC_to_MTC.vhd" "" { Text "P:/DSDLabs/Lab4/g01_UTC_to_MTC.vhd" 39 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 g01_UTC_to_MTC " "Info: Found entity 1: g01_UTC_to_MTC" {  } { { "g01_UTC_to_MTC.vhd" "" { Text "P:/DSDLabs/Lab4/g01_UTC_to_MTC.vhd" 15 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g01_ymd_counter.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file g01_ymd_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g01_YMD_Counter-behaviour " "Info: Found design unit 1: g01_YMD_Counter-behaviour" {  } { { "g01_YMD_Counter.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_Counter.vhd" 29 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 g01_YMD_Counter " "Info: Found entity 1: g01_YMD_Counter" {  } { { "g01_YMD_Counter.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_Counter.vhd" 13 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g01_ymd_testbed.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file g01_ymd_testbed.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g01_YMD_TestBed-behaviour " "Info: Found design unit 1: g01_YMD_TestBed-behaviour" {  } { { "g01_YMD_TestBed.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_TestBed.vhd" 29 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 g01_YMD_TestBed " "Info: Found entity 1: g01_YMD_TestBed" {  } { { "g01_YMD_TestBed.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_TestBed.vhd" 13 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "g01_YMD_Counter " "Info: Elaborating entity \"g01_YMD_Counter\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "int_months g01_YMD_Counter.vhd(49) " "Warning (10492): VHDL Process Statement warning at g01_YMD_Counter.vhd(49): signal \"int_months\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g01_YMD_Counter.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_Counter.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "int_months g01_YMD_Counter.vhd(51) " "Warning (10492): VHDL Process Statement warning at g01_YMD_Counter.vhd(51): signal \"int_months\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g01_YMD_Counter.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_Counter.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "int_months g01_YMD_Counter.vhd(53) " "Warning (10492): VHDL Process Statement warning at g01_YMD_Counter.vhd(53): signal \"int_months\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g01_YMD_Counter.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_Counter.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "leap_year g01_YMD_Counter.vhd(53) " "Warning (10492): VHDL Process Statement warning at g01_YMD_Counter.vhd(53): signal \"leap_year\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g01_YMD_Counter.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_Counter.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "int_months g01_YMD_Counter.vhd(55) " "Warning (10492): VHDL Process Statement warning at g01_YMD_Counter.vhd(55): signal \"int_months\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g01_YMD_Counter.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_Counter.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "leap_year g01_YMD_Counter.vhd(55) " "Warning (10492): VHDL Process Statement warning at g01_YMD_Counter.vhd(55): signal \"leap_year\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g01_YMD_Counter.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_Counter.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Info: Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "g01_YMD_Counter.vhd" "Mod0" { Text "P:/DSDLabs/Lab4/g01_YMD_Counter.vhd" 41 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod1 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod1\"" {  } { { "g01_YMD_Counter.vhd" "Mod1" { Text "P:/DSDLabs/Lab4/g01_YMD_Counter.vhd" 42 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod0 " "Info: Elaborated megafunction instantiation \"lpm_divide:Mod0\"" {  } { { "g01_YMD_Counter.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_Counter.vhd" 41 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod0 " "Info: Instantiated megafunction \"lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 12 " "Info: Parameter \"LPM_WIDTHN\" = \"12\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 12 " "Info: Parameter \"LPM_WIDTHD\" = \"12\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "g01_YMD_Counter.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_Counter.vhd" 41 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_u7m.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_u7m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_u7m " "Info: Found entity 1: lpm_divide_u7m" {  } { { "db/lpm_divide_u7m.tdf" "" { Text "P:/DSDLabs/Lab4/db/lpm_divide_u7m.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_5nh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_5nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_5nh " "Info: Found entity 1: sign_div_unsign_5nh" {  } { { "db/sign_div_unsign_5nh.tdf" "" { Text "P:/DSDLabs/Lab4/db/sign_div_unsign_5nh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_e6f.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_e6f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_e6f " "Info: Found entity 1: alt_u_div_e6f" {  } { { "db/alt_u_div_e6f.tdf" "" { Text "P:/DSDLabs/Lab4/db/alt_u_div_e6f.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod1 " "Info: Elaborated megafunction instantiation \"lpm_divide:Mod1\"" {  } { { "g01_YMD_Counter.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_Counter.vhd" 42 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod1 " "Info: Instantiated megafunction \"lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 12 " "Info: Parameter \"LPM_WIDTHN\" = \"12\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 12 " "Info: Parameter \"LPM_WIDTHD\" = \"12\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "g01_YMD_Counter.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_Counter.vhd" 42 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "g01_YMD_Counter.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_Counter.vhd" 95 -1 0 } } { "g01_YMD_Counter.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_Counter.vhd" 79 -1 0 } } { "g01_YMD_Counter.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_Counter.vhd" 63 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "364 " "Info: Implemented 364 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "25 " "Info: Implemented 25 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "21 " "Info: Implemented 21 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "318 " "Info: Implemented 318 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "321 " "Info: Peak virtual memory: 321 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 04 04:26:52 2014 " "Info: Processing ended: Fri Apr 04 04:26:52 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
