{"Source Block": ["zipcpu/rtl/core/dcache.v@157:171@HdlStmAssign", "\n\twire\tcache_miss_inow, w_cachable;\n\tassign\tcache_miss_inow = (!last_tag_valid)\n\t\t\t\t\t||(last_tag != i_addr[(AW+1):LS+2])\n\t\t\t\t\t||(!c_v[i_cline]);\n\tassign\tw_cachable = ((!OPT_LOCAL_BUS)||(i_addr[(DW-1):(DW-8)]!=8'hff))\n\t\t\t\t&&((!i_lock)||(!OPT_LOCK))\n\t\t\t\t&&(((SDRAM_BIT>0)&&(i_addr[SDRAM_BIT]))\n\t\t\t\t  ||((FLASH_BIT>0)&&(i_addr[FLASH_BIT]))\n\t\t\t\t  ||((BLKRAM_BIT>0)&&(i_addr[BLKRAM_BIT])));\n\n\treg\tr_cachable, r_svalid, r_dvalid, r_rd, r_cache_miss,\n\t\tr_rd_pending;\n\treg\t[(AW-1):0]\t\tr_addr;\n\twire\t[(LGNLINES-1):0]\tr_cline;\n"], "Clone Blocks": [["zipcpu/rtl/core/dcache.v@154:166", "\n\tassign\ti_cline = i_addr[(CS+1):LS+2];\n\tassign\ti_caddr = i_addr[(CS+1):2];\n\n\twire\tcache_miss_inow, w_cachable;\n\tassign\tcache_miss_inow = (!last_tag_valid)\n\t\t\t\t\t||(last_tag != i_addr[(AW+1):LS+2])\n\t\t\t\t\t||(!c_v[i_cline]);\n\tassign\tw_cachable = ((!OPT_LOCAL_BUS)||(i_addr[(DW-1):(DW-8)]!=8'hff))\n\t\t\t\t&&((!i_lock)||(!OPT_LOCK))\n\t\t\t\t&&(((SDRAM_BIT>0)&&(i_addr[SDRAM_BIT]))\n\t\t\t\t  ||((FLASH_BIT>0)&&(i_addr[FLASH_BIT]))\n\t\t\t\t  ||((BLKRAM_BIT>0)&&(i_addr[BLKRAM_BIT])));\n"]], "Diff Content": {"Delete": [[163, "\t\t\t\t&&((!i_lock)||(!OPT_LOCK))\n"], [164, "\t\t\t\t&&(((SDRAM_BIT>0)&&(i_addr[SDRAM_BIT]))\n"], [165, "\t\t\t\t  ||((FLASH_BIT>0)&&(i_addr[FLASH_BIT]))\n"], [166, "\t\t\t\t  ||((BLKRAM_BIT>0)&&(i_addr[BLKRAM_BIT])));\n"]], "Add": [[166, "\t\t&&((!i_lock)||(!OPT_LOCK))\n"], [166, "\t\t&&(((SDRAM_ADDR  != 0)&&((i_addr[AW+1:2] & SDRAM_MASK) ==SDRAM_ADDR))\n"], [166, "\t\t  ||((FLASH_ADDR != 0)&&((i_addr[AW+1:2] & FLASH_MASK) ==FLASH_ADDR))\n"], [166, "\t\t  ||((BLKRAM_ADDR!= 0)&&((i_addr[AW+1:2] & BLKRAM_MASK)==BLKRAM_ADDR)));\n"]]}}