Release 14.2 - xst P.28xd (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
WARNING:Xst:1583 - You are using an internal switch '-use_new_parser'.
WARNING:Xst:3152 - You have chosen to run a version of XST which is not the default solution
   for the specified device family. You are free to use it in order to take
   advantage of its enhanced HDL parsing/elaboration capabilities. However,
   please be aware that you may be impacted by  language support differences.
   This version may also result in circuit performance and device utilization
   differences for your particular design. You can always revert back to the
   default XST solution by setting the "use_new_parser" option to value "no" 
   on the XST command line or in the XST process properties panel.
Reading design: motherboard.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "motherboard.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "motherboard"
Output Format                      : NGC
Target Device                      : xc5vlx110t-1-ff1136

---- Source Options
Use New Parser                     : yes
Top Module Name                    : motherboard
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Off
Reduce Control Sets                : Off
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/zet_div_uu.v" into library work
Parsing module <zet_div_uu>.
Analyzing Verilog file "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/zet_signmul17.v" into library work
Parsing module <zet_signmul17>.
Analyzing Verilog file "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/zet_rxr8.v" into library work
Parsing module <zet_rxr8>.
Analyzing Verilog file "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/zet_rxr16.v" into library work
Parsing module <zet_rxr16>.
Analyzing Verilog file "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/zet_mux8_16.v" into library work
Parsing module <zet_mux8_16>.
Analyzing Verilog file "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/zet_fulladd16.v" into library work
Parsing module <zet_fulladd16>.
Analyzing Verilog file "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/zet_div_su.v" into library work
Parsing module <zet_div_su>.
Analyzing Verilog file "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/zet_shrot.v" into library work
Parsing module <zet_shrot>.
Analyzing Verilog file "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/zet_othop.v" into library work
Parsing module <zet_othop>.
Analyzing Verilog file "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/zet_mux8_1.v" into library work
Parsing module <zet_mux8_1>.
Analyzing Verilog file "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/zet_muldiv.v" into library work
Parsing module <zet_muldiv>.
Analyzing Verilog file "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/zet_memory_regs.v" into library work
Parsing module <zet_memory_regs>.
Analyzing Verilog file "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/zet_conv.v" into library work
Parsing module <zet_conv>.
Analyzing Verilog file "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/zet_bitlog.v" into library work
Parsing module <zet_bitlog>.
Analyzing Verilog file "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/zet_arlog.v" into library work
Parsing module <zet_arlog>.
Analyzing Verilog file "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/zet_addsub.v" into library work
Parsing module <zet_addsub>.
Analyzing Verilog file "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/zet_regfile.v" into library work
Parsing verilog file "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/defines.v" included at line 21.
Parsing verilog file "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/rom_def.v" included at line 19.
Parsing module <zet_regfile>.
Analyzing Verilog file "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/zet_opcode_deco.v" into library work
Parsing verilog file "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/defines.v" included at line 20.
Parsing verilog file "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/rom_def.v" included at line 19.
Parsing module <zet_opcode_deco>.
Analyzing Verilog file "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/zet_nstate.v" into library work
Parsing module <zet_nstate>.
Analyzing Verilog file "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/zet_next_or_not.v" into library work
Parsing module <zet_next_or_not>.
Analyzing Verilog file "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/zet_micro_rom.v" into library work
Parsing verilog file "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/defines.v" included at line 20.
Parsing verilog file "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/rom_def.v" included at line 19.
Parsing module <zet_micro_rom>.
Analyzing Verilog file "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/zet_jmp_cond.v" into library work
Parsing module <zet_jmp_cond>.
Analyzing Verilog file "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/zet_alu.v" into library work
Parsing module <zet_alu>.
Analyzing Verilog file "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/zet_micro_data.v" into library work
Parsing verilog file "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/defines.v" included at line 20.
Parsing verilog file "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/rom_def.v" included at line 19.
Parsing module <zet_micro_data>.
Analyzing Verilog file "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/zet_fetch.v" into library work
Parsing verilog file "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/defines.v" included at line 22.
Parsing verilog file "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/rom_def.v" included at line 19.
Parsing module <zet_fetch>.
Analyzing Verilog file "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/zet_exec.v" into library work
Parsing verilog file "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/defines.v" included at line 22.
Parsing verilog file "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/rom_def.v" included at line 19.
Parsing module <zet_exec>.
Analyzing Verilog file "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/zet_decode.v" into library work
Parsing verilog file "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/defines.v" included at line 20.
Parsing verilog file "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/rom_def.v" included at line 19.
Parsing module <zet_decode>.
Analyzing Verilog file "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/zet_core.v" into library work
Parsing verilog file "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/defines.v" included at line 20.
Parsing verilog file "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/rom_def.v" included at line 19.
Parsing module <zet_core>.
Analyzing Verilog file "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/ibmpc/ipcore_dir/romcore.v" into library work
Parsing module <romcore>.
Analyzing Verilog file "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/ibmpc/ipcore_dir/ramcore.v" into library work
Parsing module <ramcore>.
Analyzing Verilog file "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/ibmpc/ipcore_dir/game.v" into library work
Parsing module <game>.
Analyzing Verilog file "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/ibmpc/ipcore_dir/charram3.v" into library work
Parsing module <charram3>.
Analyzing Verilog file "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/ibmpc/ipcore_dir/charcore.v" into library work
Parsing module <charcore>.
Analyzing Verilog file "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/ibmpc/ipcore_dir/attrram3.v" into library work
Parsing module <attrram3>.
Analyzing Verilog file "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/vdu.v" into library work
Parsing module <vdu>.
Analyzing Verilog file "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/timedelay.v" into library work
Parsing module <timedelay>.
Parsing module <tds>.
Analyzing Verilog file "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/rds.v" into library work
Parsing module <rds>.
Parsing module <rom>.
Analyzing Verilog file "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/ram.v" into library work
Parsing module <ram_bank>.
Parsing module <ram_core_slice>.
Analyzing Verilog file "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/ls670.v" into library work
Parsing module <ls670>.
Analyzing Verilog file "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/ls374.v" into library work
Parsing module <ls374>.
Analyzing Verilog file "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/ls373.v" into library work
Parsing module <ls373>.
Analyzing Verilog file "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/ls280.v" into library work
Parsing module <ls280>.
Analyzing Verilog file "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/ls245.v" into library work
Parsing module <ls245>.
Analyzing Verilog file "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/ls244.v" into library work
Parsing module <ls244>.
Analyzing Verilog file "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/ls158.v" into library work
Parsing module <ls158>.
Analyzing Verilog file "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/ls138.v" into library work
Parsing module <ls138>.
Analyzing Verilog file "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/ibmpc/ipcore_dir/newram.v" into library work
Parsing module <newram>.
Analyzing Verilog file "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/debounce.v" into library work
Parsing module <debounce>.
Analyzing Verilog file "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/8288.v" into library work
Parsing module <intel8288>.
Analyzing Verilog file "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/8284a.v" into library work
Parsing module <intel8284a>.
Parsing module <dff>.
Analyzing Verilog file "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/8259.v" into library work
Parsing module <intel8259>.
Analyzing Verilog file "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/8255.v" into library work
Parsing module <intel8255>.
Analyzing Verilog file "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/8253.v" into library work
Parsing module <intel8253>.
Parsing module <cntreg>.
Parsing module <downcntr>.
Parsing module <i8253>.
Parsing module <COUNT>.
Parsing module <modereg>.
Parsing module <outctrl>.
Parsing module <outlatch>.
Parsing module <read>.
Parsing module <supercounter>.
Analyzing Verilog file "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/8237.v" into library work
Parsing module <intel8237A>.
Analyzing Verilog file "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/8088.v" into library work
Parsing verilog file "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/defines.v" included at line 8.
Parsing verilog file "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/rom_def.v" included at line 19.
Parsing module <processor_8088>.
Parsing module <control_fsm>.
Parsing module <interrupt_fsm>.
Parsing module <hold_fsm>.
Parsing module <counter>.
Parsing module <register>.
Analyzing Verilog file "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/8042.v" into library work
Parsing module <keyinterface>.
Parsing module <keyload>.
Parsing module <keyin>.
Analyzing Verilog file "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/75477.v" into library work
Parsing module <sn75477>.
Analyzing Verilog file "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/motherboard.v" into library work
Parsing module <motherboard>.
Parsing module <sheet1>.
Parsing module <sheet2>.
Parsing module <sheet3>.
Parsing module <sheet4>.
Parsing module <sheet5>.
Parsing module <sheet6>.
Parsing module <sheet7>.
Parsing module <sheet8>.
Parsing module <sheet9>.
Parsing module <sheet10>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <motherboard>.

Elaborating module <debounce>.

Elaborating module <sheet1>.
WARNING:HDLCompiler:1127 - "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/motherboard.v" Line 458: Assignment to rqgti_n ignored, since the identifier is never used

Elaborating module <intel8284a>.

Elaborating module <dff>.
WARNING:HDLCompiler:413 - "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/8284a.v" Line 40: Result of 7-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/8284a.v" Line 44: Result of 4-bit expression is truncated to fit in 3-bit target.

Elaborating module <processor_8088>.

Elaborating module <zet_core>.

Elaborating module <zet_fetch>.

Elaborating module <zet_next_or_not>.

Elaborating module <zet_nstate>.

Elaborating module <zet_decode>.

Elaborating module <zet_opcode_deco>.

Elaborating module <zet_memory_regs>.
WARNING:HDLCompiler:1127 - "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/zet_decode.v" Line 146: Assignment to older_ext_int ignored, since the identifier is never used

Elaborating module <zet_micro_data>.

Elaborating module <zet_micro_rom>.
Reading initialization file \"afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/micro_rom.dat\".

Elaborating module <zet_exec>.

Elaborating module <zet_alu>.

Elaborating module <zet_addsub>.

Elaborating module <zet_fulladd16>.

Elaborating module <zet_conv>.

Elaborating module <zet_mux8_16>.

Elaborating module <zet_muldiv>.

Elaborating module <zet_signmul17>.

Elaborating module <zet_div_su(z_width=34)>.

Elaborating module <zet_div_uu(z_width=34,d_width=32'sb010001)>.
WARNING:HDLCompiler:1127 - "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/zet_div_su.v" Line 144: Assignment to idiv0 ignored, since the identifier is never used

Elaborating module <zet_bitlog>.

Elaborating module <zet_arlog>.

Elaborating module <zet_shrot>.

Elaborating module <zet_rxr8>.

Elaborating module <zet_rxr16>.

Elaborating module <zet_othop>.

Elaborating module <zet_mux8_1>.

Elaborating module <zet_regfile>.

Elaborating module <zet_jmp_cond>.
WARNING:HDLCompiler:1127 - "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/8088.v" Line 74: Assignment to nmia ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/8088.v" Line 81: Assignment to cpu_mem_op ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/8088.v" Line 85: Assignment to pc ignored, since the identifier is never used

Elaborating module <register>.
WARNING:HDLCompiler:1127 - "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/8088.v" Line 126: Assignment to addr_offset ignored, since the identifier is never used
WARNING:HDLCompiler:91 - "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/8088.v" Line 149: Signal <iid> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/8088.v" Line 150: Signal <cpu_dat_i> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.

Elaborating module <control_fsm>.

Elaborating module <counter(width=4)>.
WARNING:HDLCompiler:413 - "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/8088.v" Line 550: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/8088.v" Line 349: Result of 5-bit expression is truncated to fit in 4-bit target.

Elaborating module <hold_fsm>.

Elaborating module <counter(width=2)>.
WARNING:HDLCompiler:413 - "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/8088.v" Line 550: Result of 3-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:1127 - "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/motherboard.v" Line 486: Assignment to rqgti_n ignored, since the identifier is never used

Elaborating module <intel8259>.
WARNING:HDLCompiler:872 - "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/8259.v" Line 85: Using initial value of recint since it is never assigned
WARNING:HDLCompiler:1127 - "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/8259.v" Line 240: Assignment to din ignored, since the identifier is never used
WARNING:HDLCompiler:91 - "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/8259.v" Line 393: Signal <rst_n> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/8259.v" Line 410: Signal <irr> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/8259.v" Line 413: Signal <isr> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/8259.v" Line 416: Signal <dout> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/8259.v" Line 433: Signal <dout> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.

Elaborating module <intel8288>.

Elaborating module <ls374>.
WARNING:HDLCompiler:1127 - "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/ls374.v" Line 25: Assignment to rin ignored, since the identifier is never used

Elaborating module <ls373>.
WARNING:HDLCompiler:1127 - "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/ls373.v" Line 25: Assignment to rin ignored, since the identifier is never used

Elaborating module <ls245>.

Elaborating module <sheet2>.

Elaborating module <timedelay>.

Elaborating module <tds>.

Elaborating module <sheet3>.

Elaborating module <ls138>.
WARNING:HDLCompiler:1127 - "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/motherboard.v" Line 839: Assignment to x0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/motherboard.v" Line 859: Assignment to x0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/motherboard.v" Line 869: Assignment to x1 ignored, since the identifier is never used
WARNING:HDLCompiler:552 - "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/motherboard.v" Line 884: Input port rst is not connected on this instance
WARNING:HDLCompiler:1127 - "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/motherboard.v" Line 226: Assignment to ram_addr_sel_n ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/motherboard.v" Line 227: Assignment to addr_sel ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/motherboard.v" Line 228: Assignment to cas_n ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/motherboard.v" Line 229: Assignment to ras_n ignored, since the identifier is never used

Elaborating module <sheet4>.

Elaborating module <intel8237A>.
"/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/8237.v" Line 94. $display Reset triggered
"/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/8237.v" Line 211. $display State: 0
WARNING:HDLCompiler:413 - "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/8237.v" Line 720: Result of 32-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:413 - "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/8237.v" Line 722: Result of 17-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:413 - "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/8237.v" Line 724: Result of 32-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:413 - "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/8237.v" Line 728: Result of 32-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:413 - "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/8237.v" Line 733: Result of 17-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:1127 - "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/8237.v" Line 91: Assignment to ff ignored, since the identifier is never used

Elaborating module <ls244>.

Elaborating module <ls670>.
WARNING:HDLCompiler:91 - "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/ls670.v" Line 44: Signal <q0> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/ls670.v" Line 45: Signal <q1> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/ls670.v" Line 46: Signal <q2> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/ls670.v" Line 47: Signal <q3> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.

Elaborating module <sheet5>.

Elaborating module <rom>.

Elaborating module <romcore>.
WARNING:HDLCompiler:1499 - "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/ibmpc/ipcore_dir/romcore.v" Line 39: Empty module <romcore> remains a black box.

Elaborating module <sheet7>.

Elaborating module <newram>.
WARNING:HDLCompiler:1499 - "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/ibmpc/ipcore_dir/newram.v" Line 39: Empty module <newram> remains a black box.

Elaborating module <sheet8>.
WARNING:HDLCompiler:1127 - "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/motherboard.v" Line 1304: Assignment to activate_timer ignored, since the identifier is never used

Elaborating module <intel8253>.

Elaborating module <i8253>.

Elaborating module <supercounter(CNTVAL=0)>.
WARNING:HDLCompiler:413 - "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/8253.v" Line 931: Result of 32-bit expression is truncated to fit in 16-bit target.

Elaborating module <COUNT(CNTVAL=1)>.

Elaborating module <read>.
WARNING:HDLCompiler:91 - "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/8253.v" Line 721: Signal <MODE> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/8253.v" Line 724: Signal <LATCHLSB> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/8253.v" Line 731: Signal <LATCHMSB> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/8253.v" Line 736: Signal <READLSB> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/8253.v" Line 740: Signal <LATCHLSB> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/8253.v" Line 746: Signal <LATCHMSB> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/8253.v" Line 762: Signal <READLSB> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:1127 - "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/8253.v" Line 449: Assignment to CLRLATCH ignored, since the identifier is never used

Elaborating module <cntreg>.
WARNING:HDLCompiler:1127 - "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/8253.v" Line 96: Assignment to wrselrd ignored, since the identifier is never used

Elaborating module <modereg>.
WARNING:HDLCompiler:91 - "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/8253.v" Line 527: Signal <D> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/8253.v" Line 531: Signal <D> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/8253.v" Line 536: Signal <D> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.

Elaborating module <downcntr>.
WARNING:HDLCompiler:1127 - "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/8253.v" Line 279: Assignment to RLOAD ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/8253.v" Line 305: Result of 32-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:413 - "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/8253.v" Line 307: Result of 32-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:413 - "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/8253.v" Line 309: Result of 32-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:413 - "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/8253.v" Line 311: Result of 32-bit expression is truncated to fit in 16-bit target.

Elaborating module <outctrl>.

Elaborating module <supercounter(CNTVAL=2)>.
WARNING:HDLCompiler:413 - "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/8253.v" Line 931: Result of 32-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:1127 - "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/motherboard.v" Line 1323: Assignment to out3 ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/motherboard.v" Line 1347: Result of 32-bit expression is truncated to fit in 12-bit target.

Elaborating module <sn75477>.
WARNING:HDLCompiler:1127 - "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/motherboard.v" Line 1365: Assignment to motor_ctrl ignored, since the identifier is never used

Elaborating module <sheet9>.

Elaborating module <intel8255>.
WARNING:HDLCompiler:91 - "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/8255.v" Line 76: Signal <pa> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/8255.v" Line 79: Signal <pc> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/8255.v" Line 82: Signal <pb> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/8255.v" Line 85: Signal <pdo> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.

Elaborating module <keyinterface>.

Elaborating module <keyload>.
WARNING:HDLCompiler:1127 - "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/8042.v" Line 617: Assignment to olddata ignored, since the identifier is never used

Elaborating module <game>.
WARNING:HDLCompiler:1499 - "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/ibmpc/ipcore_dir/game.v" Line 39: Empty module <game> remains a black box.
WARNING:HDLCompiler:413 - "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/8042.v" Line 671: Result of 17-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:413 - "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/8042.v" Line 684: Result of 17-bit expression is truncated to fit in 16-bit target.

Elaborating module <keyin>.
WARNING:HDLCompiler:1127 - "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/motherboard.v" Line 355: Assignment to enb_ram_pck_n ignored, since the identifier is never used

Elaborating module <sheet10>.

Elaborating module <vdu>.

Elaborating module <charcore>.
WARNING:HDLCompiler:1499 - "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/ibmpc/ipcore_dir/charcore.v" Line 39: Empty module <charcore> remains a black box.

Elaborating module <charram3>.
WARNING:HDLCompiler:1499 - "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/ibmpc/ipcore_dir/charram3.v" Line 39: Empty module <charram3> remains a black box.

Elaborating module <attrram3>.
WARNING:HDLCompiler:1499 - "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/ibmpc/ipcore_dir/attrram3.v" Line 39: Empty module <attrram3> remains a black box.
WARNING:HDLCompiler:1127 - "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/vdu.v" Line 208: Assignment to new_buff_addr ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/vdu.v" Line 209: Assignment to new_attr_addr ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/vdu.v" Line 216: Assignment to out_data ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/vdu.v" Line 218: Assignment to stb ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/vdu.v" Line 237: Assignment to status_reg1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/vdu.v" Line 358: Assignment to vga5_rw ignored, since the identifier is never used

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <motherboard>.
    Related source file is "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/motherboard.v".
INFO:Xst:3210 - "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/motherboard.v" line 198: Output port <cas_n> of the instance <s3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/motherboard.v" line 198: Output port <ras_n> of the instance <s3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/motherboard.v" line 198: Output port <ram_addr_sel_n> of the instance <s3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/motherboard.v" line 198: Output port <addr_sel> of the instance <s3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/motherboard.v" line 337: Output port <enb_ram_pck_n> of the instance <s9> is unconnected or connected to loadless signal.
    Summary:
	inferred   1 Multiplexer(s).
Unit <motherboard> synthesized.

Synthesizing Unit <debounce>.
    Related source file is "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/debounce.v".
        s0 = 4'b0000
        s1 = 4'b0001
        s2 = 4'b0010
        s3 = 4'b0011
    Found 4-bit register for signal <state>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 6                                              |
    | Inputs             | 1                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | _n0025 (positive)                              |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Power Up State     | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <debounce> synthesized.

Synthesizing Unit <sheet1>.
    Related source file is "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/motherboard.v".
INFO:Xst:3210 - "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/motherboard.v" line 475: Output port <hlda> of the instance <i8088> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/motherboard.v" line 475: Output port <ale> of the instance <i8088> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/motherboard.v" line 475: Output port <rd_n> of the instance <i8088> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/motherboard.v" line 475: Output port <sso> of the instance <i8088> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/motherboard.v" line 516: Output port <mce> of the instance <i8288> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <sheet1> synthesized.

Synthesizing Unit <intel8284a>.
    Related source file is "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/8284a.v".
    Found 3-bit register for signal <counter2>.
    Found 1-bit register for signal <pclk>.
    Found 1-bit register for signal <clk>.
    Found 1-bit register for signal <osc>.
    Found 1-bit register for signal <vclk>.
    Found 6-bit register for signal <counter>.
    Found 6-bit adder for signal <counter[5]_GND_4_o_add_2_OUT> created at line 40.
    Found 3-bit adder for signal <counter2[2]_GND_4_o_add_5_OUT> created at line 44.
    Found 6-bit comparator greater for signal <counter[5]_GND_4_o_LessThan_8_o> created at line 46
    Found 5-bit comparator greater for signal <counter[5]_GND_4_o_LessThan_10_o> created at line 53
    Found 3-bit comparator greater for signal <counter[5]_GND_4_o_LessThan_12_o> created at line 60
    Found 3-bit comparator greater for signal <counter2[2]_GND_4_o_LessThan_13_o> created at line 67
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  13 D-type flip-flop(s).
	inferred   4 Comparator(s).
Unit <intel8284a> synthesized.

Synthesizing Unit <dff>.
    Related source file is "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/8284a.v".
    Found 1-bit register for signal <q>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <dff> synthesized.

Synthesizing Unit <mod_6u_5u>.
    Related source file is "".
    Found 11-bit adder for signal <GND_6_o_b[4]_add_1_OUT> created at line 0.
    Found 10-bit adder for signal <GND_6_o_b[4]_add_3_OUT> created at line 0.
    Found 9-bit adder for signal <GND_6_o_b[4]_add_5_OUT> created at line 0.
    Found 8-bit adder for signal <GND_6_o_b[4]_add_7_OUT> created at line 0.
    Found 7-bit adder for signal <GND_6_o_b[4]_add_9_OUT> created at line 0.
    Found 6-bit adder for signal <a[5]_b[4]_add_11_OUT> created at line 0.
    Found 6-bit adder for signal <a[5]_GND_6_o_add_13_OUT> created at line 0.
    Found 11-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 10-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 9-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 8-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 7-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 6-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 6-bit comparator lessequal for signal <BUS_0007> created at line 0
    Summary:
	inferred   7 Adder/Subtractor(s).
	inferred   7 Comparator(s).
	inferred  37 Multiplexer(s).
Unit <mod_6u_5u> synthesized.

Synthesizing Unit <mod_6u_3u>.
    Related source file is "".
    Found 9-bit adder for signal <GND_7_o_b[2]_add_1_OUT> created at line 0.
    Found 8-bit adder for signal <GND_7_o_b[2]_add_3_OUT> created at line 0.
    Found 7-bit adder for signal <GND_7_o_b[2]_add_5_OUT> created at line 0.
    Found 6-bit adder for signal <a[5]_b[2]_add_7_OUT> created at line 0.
    Found 6-bit adder for signal <a[5]_GND_7_o_add_9_OUT> created at line 0.
    Found 6-bit adder for signal <a[5]_GND_7_o_add_11_OUT> created at line 0.
    Found 6-bit adder for signal <a[5]_GND_7_o_add_13_OUT> created at line 0.
    Found 9-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 8-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 7-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 6-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 6-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 6-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 6-bit comparator lessequal for signal <BUS_0007> created at line 0
    Summary:
	inferred   7 Adder/Subtractor(s).
	inferred   7 Comparator(s).
	inferred  37 Multiplexer(s).
Unit <mod_6u_3u> synthesized.

Synthesizing Unit <processor_8088>.
    Related source file is "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/8088.v".
WARNING:Xst:647 - Input <mnmx> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ready> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <test_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/8088.v" line 69: Output port <pc> of the instance <core> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/8088.v" line 69: Output port <nmia> of the instance <core> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/8088.v" line 69: Output port <cpu_mem_op> of the instance <core> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <sso> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 20-bit adder for signal <calculated_addr> created at line 67.
    Found 1-bit tristate buffer for signal <ad<7>> created at line 183
    Found 1-bit tristate buffer for signal <ad<6>> created at line 183
    Found 1-bit tristate buffer for signal <ad<5>> created at line 183
    Found 1-bit tristate buffer for signal <ad<4>> created at line 183
    Found 1-bit tristate buffer for signal <ad<3>> created at line 183
    Found 1-bit tristate buffer for signal <ad<2>> created at line 183
    Found 1-bit tristate buffer for signal <ad<1>> created at line 183
    Found 1-bit tristate buffer for signal <ad<0>> created at line 183
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   5 Multiplexer(s).
	inferred   8 Tristate(s).
Unit <processor_8088> synthesized.

Synthesizing Unit <zet_core>.
    Related source file is "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/zet_core.v".
        opcod_st = 3'b000
        modrm_st = 3'b001
        offse_st = 3'b010
        immed_st = 3'b011
        execu_st = 3'b100
        fetch_st = 3'b101
    Found 1-bit register for signal <hlt>.
    Found 1-bit register for signal <nmir>.
    Found 1-bit register for signal <nmi_old>.
    Found 1-bit register for signal <nmia_old>.
    Found 1-bit register for signal <hlt_op_old>.
    Summary:
	inferred   5 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <zet_core> synthesized.

Synthesizing Unit <zet_fetch>.
    Related source file is "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/zet_fetch.v".
        opcod_st = 3'b000
        modrm_st = 3'b001
        offse_st = 3'b010
        immed_st = 3'b011
        execu_st = 3'b100
        fetch_st = 3'b101
    Found 8-bit register for signal <opcode_l>.
    Found 3-bit register for signal <state>.
    Found 2-bit register for signal <pref_l>.
    Found 3-bit register for signal <sop_l>.
    Found 1-bit register for signal <lock_l>.
    Found 16-bit register for signal <off_l>.
    Found 8-bit register for signal <modrm_l>.
    Found 16-bit register for signal <imm_l>.
    Found 20-bit adder for signal <pc> created at line 102.
    Found 8x3-bit Read Only RAM for signal <next_state[2]_GND_10_o_wide_mux_45_OUT>
    Found 1-bit 3-to-1 multiplexer for signal <_n0194> created at line 62.
    Summary:
	inferred   1 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred  57 D-type flip-flop(s).
	inferred  14 Multiplexer(s).
Unit <zet_fetch> synthesized.

Synthesizing Unit <zet_next_or_not>.
    Related source file is "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/zet_next_or_not.v".
    Summary:
	inferred   2 Multiplexer(s).
Unit <zet_next_or_not> synthesized.

Synthesizing Unit <zet_nstate>.
    Related source file is "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/zet_nstate.v".
        opcod_st = 3'b000
        modrm_st = 3'b001
        offse_st = 3'b010
        immed_st = 3'b011
        execu_st = 3'b100
        fetch_st = 3'b101
    Found 3-bit 7-to-1 multiplexer for signal <n_state> created at line 63.
    Summary:
	inferred   7 Multiplexer(s).
Unit <zet_nstate> synthesized.

Synthesizing Unit <zet_decode>.
    Related source file is "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/zet_decode.v".
WARNING:Xst:647 - Input <ld_base> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 9-bit register for signal <seq>.
    Found 5-bit register for signal <div_cnt>.
    Found 1-bit register for signal <tfld>.
    Found 1-bit register for signal <iflssd>.
    Found 1-bit register for signal <dive>.
    Found 1-bit register for signal <tfle>.
    Found 1-bit register for signal <ext_int>.
    Found 1-bit register for signal <old_ext_int>.
    Found 1-bit register for signal <inta>.
    Found 1-bit register for signal <nmia>.
    Found 1-bit register for signal <ifld>.
    Found 5-bit subtractor for signal <div_cnt[4]_GND_14_o_sub_15_OUT> created at line 124.
    Found 9-bit adder for signal <seq_addr> created at line 85.
    Found 9-bit adder for signal <seq[8]_GND_14_o_add_7_OUT> created at line 119.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  23 D-type flip-flop(s).
	inferred  14 Multiplexer(s).
Unit <zet_decode> synthesized.

Synthesizing Unit <zet_opcode_deco>.
    Related source file is "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/zet_opcode_deco.v".
    Found 9-bit 8-to-1 multiplexer for signal <regm[2]_GND_15_o_wide_mux_118_OUT> created at line 971.
    Found 9-bit 8-to-1 multiplexer for signal <regm[2]_PWR_14_o_wide_mux_138_OUT> created at line 1081.
    Summary:
	inferred  35 Multiplexer(s).
Unit <zet_opcode_deco> synthesized.

Synthesizing Unit <zet_memory_regs>.
    Related source file is "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/zet_memory_regs.v".
    Found 8x4-bit Read Only RAM for signal <index>
    Summary:
	inferred   1 RAM(s).
	inferred   7 Multiplexer(s).
Unit <zet_memory_regs> synthesized.

Synthesizing Unit <zet_micro_data>.
    Related source file is "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/zet_micro_data.v".
    Found 4-bit 4-to-1 multiplexer for signal <addr_a> created at line 48.
    Summary:
	inferred   8 Multiplexer(s).
Unit <zet_micro_data> synthesized.

Synthesizing Unit <zet_micro_rom>.
    Related source file is "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/zet_micro_rom.v".
WARNING:Xst:2999 - Signal 'rom', unconnected in block 'zet_micro_rom', is tied to its initial value.
    Found 512x50-bit single-port Read Only RAM <Mram_rom> for signal <rom>.
    Summary:
	inferred   1 RAM(s).
Unit <zet_micro_rom> synthesized.

Synthesizing Unit <zet_exec>.
    Related source file is "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/zet_exec.v".
WARNING:Xst:647 - Input <ir<31:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	inferred   4 Multiplexer(s).
Unit <zet_exec> synthesized.

Synthesizing Unit <zet_alu>.
    Related source file is "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/zet_alu.v".
    Summary:
	inferred   6 Multiplexer(s).
Unit <zet_alu> synthesized.

Synthesizing Unit <zet_addsub>.
    Related source file is "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/zet_addsub.v".
    Summary:
	inferred  17 Multiplexer(s).
Unit <zet_addsub> synthesized.

Synthesizing Unit <zet_fulladd16>.
    Related source file is "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/zet_fulladd16.v".
    Found 17-bit adder for signal <n0012> created at line 30.
    Found 17-bit adder for signal <n0004> created at line 30.
    Summary:
	inferred   2 Adder/Subtractor(s).
Unit <zet_fulladd16> synthesized.

Synthesizing Unit <zet_conv>.
    Related source file is "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/zet_conv.v".
    Found 16-bit subtractor for signal <x[15]_GND_23_o_sub_4_OUT> created at line 44.
    Found 8-bit subtractor for signal <x[7]_GND_23_o_sub_11_OUT> created at line 48.
    Found 8-bit subtractor for signal <tmpdas[7]_GND_23_o_sub_13_OUT> created at line 49.
    Found 16-bit adder for signal <x[15]_GND_23_o_add_0_OUT> created at line 43.
    Found 8-bit adder for signal <x[7]_GND_23_o_add_6_OUT> created at line 46.
    Found 8-bit adder for signal <tmpdaa[7]_GND_23_o_add_8_OUT> created at line 47.
    Found 8-bit comparator greater for signal <GND_23_o_x[7]_LessThan_18_o> created at line 54
    Found 8-bit comparator greater for signal <PWR_23_o_x[7]_LessThan_19_o> created at line 55
    Found 8-bit comparator greater for signal <x[7]_GND_23_o_LessThan_20_o> created at line 62
    Summary:
	inferred   6 Adder/Subtractor(s).
	inferred   3 Comparator(s).
	inferred   8 Multiplexer(s).
Unit <zet_conv> synthesized.

Synthesizing Unit <zet_mux8_16>.
    Related source file is "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/zet_mux8_16.v".
    Found 16-bit 8-to-1 multiplexer for signal <out> created at line 28.
    Summary:
	inferred   1 Multiplexer(s).
Unit <zet_mux8_16> synthesized.

Synthesizing Unit <zet_muldiv>.
    Related source file is "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/zet_muldiv.v".
    Found 16-bit comparator equal for signal <o[31]_o[15]_equal_5_o> created at line 89
    Found 8-bit comparator equal for signal <o[15]_o[7]_equal_6_o> created at line 90
    Found 2-bit comparator not equal for signal <n0129> created at line 93
    Found 10-bit comparator not equal for signal <n0134> created at line 95
    Summary:
	inferred   4 Comparator(s).
	inferred 107 Multiplexer(s).
Unit <zet_muldiv> synthesized.

Synthesizing Unit <zet_signmul17>.
    Related source file is "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/zet_signmul17.v".
    Found 34-bit register for signal <p>.
    Found 17x17-bit multiplier for signal <a[16]_b[16]_MuLt_1_OUT> created at line 29.
    Summary:
	inferred   1 Multiplier(s).
	inferred  34 D-type flip-flop(s).
Unit <zet_signmul17> synthesized.

Synthesizing Unit <zet_div_su>.
    Related source file is "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/zet_div_su.v".
        z_width = 34
        d_width = 17
INFO:Xst:3210 - "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/zet_div_su.v" line 137: Output port <div0> of the instance <divider> is unconnected or connected to loadless signal.
    Found 34-bit register for signal <iz>.
    Found 19-bit register for signal <szpipe>.
    Found 19-bit register for signal <sdpipe>.
    Found 18-bit register for signal <q>.
    Found 18-bit register for signal <s>.
    Found 1-bit register for signal <ovf>.
    Found 17-bit register for signal <id>.
    Found 17-bit adder for signal <d[16]_GND_28_o_add_2_OUT> created at line 101.
    Found 34-bit adder for signal <z[33]_GND_28_o_add_8_OUT> created at line 109.
    Found 18-bit adder for signal <GND_28_o_GND_28_o_add_20_OUT> created at line 153.
    Found 18-bit adder for signal <GND_28_o_GND_28_o_add_23_OUT> created at line 155.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred 126 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <zet_div_su> synthesized.

Synthesizing Unit <zet_div_uu>.
    Related source file is "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/zet_div_uu.v".
        z_width = 34
        d_width = 17
    Found 1-bit register for signal <d_pipe<17><33>>.
    Found 1-bit register for signal <d_pipe<17><32>>.
    Found 1-bit register for signal <d_pipe<17><31>>.
    Found 1-bit register for signal <d_pipe<17><30>>.
    Found 1-bit register for signal <d_pipe<17><29>>.
    Found 1-bit register for signal <d_pipe<17><28>>.
    Found 1-bit register for signal <d_pipe<17><27>>.
    Found 1-bit register for signal <d_pipe<17><26>>.
    Found 1-bit register for signal <d_pipe<17><25>>.
    Found 1-bit register for signal <d_pipe<17><24>>.
    Found 1-bit register for signal <d_pipe<17><23>>.
    Found 1-bit register for signal <d_pipe<17><22>>.
    Found 1-bit register for signal <d_pipe<17><21>>.
    Found 1-bit register for signal <d_pipe<17><20>>.
    Found 1-bit register for signal <d_pipe<17><19>>.
    Found 1-bit register for signal <d_pipe<17><18>>.
    Found 1-bit register for signal <d_pipe<17><17>>.
    Found 1-bit register for signal <d_pipe<16><33>>.
    Found 1-bit register for signal <d_pipe<16><32>>.
    Found 1-bit register for signal <d_pipe<16><31>>.
    Found 1-bit register for signal <d_pipe<16><30>>.
    Found 1-bit register for signal <d_pipe<16><29>>.
    Found 1-bit register for signal <d_pipe<16><28>>.
    Found 1-bit register for signal <d_pipe<16><27>>.
    Found 1-bit register for signal <d_pipe<16><26>>.
    Found 1-bit register for signal <d_pipe<16><25>>.
    Found 1-bit register for signal <d_pipe<16><24>>.
    Found 1-bit register for signal <d_pipe<16><23>>.
    Found 1-bit register for signal <d_pipe<16><22>>.
    Found 1-bit register for signal <d_pipe<16><21>>.
    Found 1-bit register for signal <d_pipe<16><20>>.
    Found 1-bit register for signal <d_pipe<16><19>>.
    Found 1-bit register for signal <d_pipe<16><18>>.
    Found 1-bit register for signal <d_pipe<16><17>>.
    Found 1-bit register for signal <d_pipe<15><33>>.
    Found 1-bit register for signal <d_pipe<15><32>>.
    Found 1-bit register for signal <d_pipe<15><31>>.
    Found 1-bit register for signal <d_pipe<15><30>>.
    Found 1-bit register for signal <d_pipe<15><29>>.
    Found 1-bit register for signal <d_pipe<15><28>>.
    Found 1-bit register for signal <d_pipe<15><27>>.
    Found 1-bit register for signal <d_pipe<15><26>>.
    Found 1-bit register for signal <d_pipe<15><25>>.
    Found 1-bit register for signal <d_pipe<15><24>>.
    Found 1-bit register for signal <d_pipe<15><23>>.
    Found 1-bit register for signal <d_pipe<15><22>>.
    Found 1-bit register for signal <d_pipe<15><21>>.
    Found 1-bit register for signal <d_pipe<15><20>>.
    Found 1-bit register for signal <d_pipe<15><19>>.
    Found 1-bit register for signal <d_pipe<15><18>>.
    Found 1-bit register for signal <d_pipe<15><17>>.
    Found 1-bit register for signal <d_pipe<14><33>>.
    Found 1-bit register for signal <d_pipe<14><32>>.
    Found 1-bit register for signal <d_pipe<14><31>>.
    Found 1-bit register for signal <d_pipe<14><30>>.
    Found 1-bit register for signal <d_pipe<14><29>>.
    Found 1-bit register for signal <d_pipe<14><28>>.
    Found 1-bit register for signal <d_pipe<14><27>>.
    Found 1-bit register for signal <d_pipe<14><26>>.
    Found 1-bit register for signal <d_pipe<14><25>>.
    Found 1-bit register for signal <d_pipe<14><24>>.
    Found 1-bit register for signal <d_pipe<14><23>>.
    Found 1-bit register for signal <d_pipe<14><22>>.
    Found 1-bit register for signal <d_pipe<14><21>>.
    Found 1-bit register for signal <d_pipe<14><20>>.
    Found 1-bit register for signal <d_pipe<14><19>>.
    Found 1-bit register for signal <d_pipe<14><18>>.
    Found 1-bit register for signal <d_pipe<14><17>>.
    Found 1-bit register for signal <d_pipe<13><33>>.
    Found 1-bit register for signal <d_pipe<13><32>>.
    Found 1-bit register for signal <d_pipe<13><31>>.
    Found 1-bit register for signal <d_pipe<13><30>>.
    Found 1-bit register for signal <d_pipe<13><29>>.
    Found 1-bit register for signal <d_pipe<13><28>>.
    Found 1-bit register for signal <d_pipe<13><27>>.
    Found 1-bit register for signal <d_pipe<13><26>>.
    Found 1-bit register for signal <d_pipe<13><25>>.
    Found 1-bit register for signal <d_pipe<13><24>>.
    Found 1-bit register for signal <d_pipe<13><23>>.
    Found 1-bit register for signal <d_pipe<13><22>>.
    Found 1-bit register for signal <d_pipe<13><21>>.
    Found 1-bit register for signal <d_pipe<13><20>>.
    Found 1-bit register for signal <d_pipe<13><19>>.
    Found 1-bit register for signal <d_pipe<13><18>>.
    Found 1-bit register for signal <d_pipe<13><17>>.
    Found 1-bit register for signal <d_pipe<12><33>>.
    Found 1-bit register for signal <d_pipe<12><32>>.
    Found 1-bit register for signal <d_pipe<12><31>>.
    Found 1-bit register for signal <d_pipe<12><30>>.
    Found 1-bit register for signal <d_pipe<12><29>>.
    Found 1-bit register for signal <d_pipe<12><28>>.
    Found 1-bit register for signal <d_pipe<12><27>>.
    Found 1-bit register for signal <d_pipe<12><26>>.
    Found 1-bit register for signal <d_pipe<12><25>>.
    Found 1-bit register for signal <d_pipe<12><24>>.
    Found 1-bit register for signal <d_pipe<12><23>>.
    Found 1-bit register for signal <d_pipe<12><22>>.
    Found 1-bit register for signal <d_pipe<12><21>>.
    Found 1-bit register for signal <d_pipe<12><20>>.
    Found 1-bit register for signal <d_pipe<12><19>>.
    Found 1-bit register for signal <d_pipe<12><18>>.
    Found 1-bit register for signal <d_pipe<12><17>>.
    Found 1-bit register for signal <d_pipe<11><33>>.
    Found 1-bit register for signal <d_pipe<11><32>>.
    Found 1-bit register for signal <d_pipe<11><31>>.
    Found 1-bit register for signal <d_pipe<11><30>>.
    Found 1-bit register for signal <d_pipe<11><29>>.
    Found 1-bit register for signal <d_pipe<11><28>>.
    Found 1-bit register for signal <d_pipe<11><27>>.
    Found 1-bit register for signal <d_pipe<11><26>>.
    Found 1-bit register for signal <d_pipe<11><25>>.
    Found 1-bit register for signal <d_pipe<11><24>>.
    Found 1-bit register for signal <d_pipe<11><23>>.
    Found 1-bit register for signal <d_pipe<11><22>>.
    Found 1-bit register for signal <d_pipe<11><21>>.
    Found 1-bit register for signal <d_pipe<11><20>>.
    Found 1-bit register for signal <d_pipe<11><19>>.
    Found 1-bit register for signal <d_pipe<11><18>>.
    Found 1-bit register for signal <d_pipe<11><17>>.
    Found 1-bit register for signal <d_pipe<10><33>>.
    Found 1-bit register for signal <d_pipe<10><32>>.
    Found 1-bit register for signal <d_pipe<10><31>>.
    Found 1-bit register for signal <d_pipe<10><30>>.
    Found 1-bit register for signal <d_pipe<10><29>>.
    Found 1-bit register for signal <d_pipe<10><28>>.
    Found 1-bit register for signal <d_pipe<10><27>>.
    Found 1-bit register for signal <d_pipe<10><26>>.
    Found 1-bit register for signal <d_pipe<10><25>>.
    Found 1-bit register for signal <d_pipe<10><24>>.
    Found 1-bit register for signal <d_pipe<10><23>>.
    Found 1-bit register for signal <d_pipe<10><22>>.
    Found 1-bit register for signal <d_pipe<10><21>>.
    Found 1-bit register for signal <d_pipe<10><20>>.
    Found 1-bit register for signal <d_pipe<10><19>>.
    Found 1-bit register for signal <d_pipe<10><18>>.
    Found 1-bit register for signal <d_pipe<10><17>>.
    Found 1-bit register for signal <d_pipe<9><33>>.
    Found 1-bit register for signal <d_pipe<9><32>>.
    Found 1-bit register for signal <d_pipe<9><31>>.
    Found 1-bit register for signal <d_pipe<9><30>>.
    Found 1-bit register for signal <d_pipe<9><29>>.
    Found 1-bit register for signal <d_pipe<9><28>>.
    Found 1-bit register for signal <d_pipe<9><27>>.
    Found 1-bit register for signal <d_pipe<9><26>>.
    Found 1-bit register for signal <d_pipe<9><25>>.
    Found 1-bit register for signal <d_pipe<9><24>>.
    Found 1-bit register for signal <d_pipe<9><23>>.
    Found 1-bit register for signal <d_pipe<9><22>>.
    Found 1-bit register for signal <d_pipe<9><21>>.
    Found 1-bit register for signal <d_pipe<9><20>>.
    Found 1-bit register for signal <d_pipe<9><19>>.
    Found 1-bit register for signal <d_pipe<9><18>>.
    Found 1-bit register for signal <d_pipe<9><17>>.
    Found 1-bit register for signal <d_pipe<8><33>>.
    Found 1-bit register for signal <d_pipe<8><32>>.
    Found 1-bit register for signal <d_pipe<8><31>>.
    Found 1-bit register for signal <d_pipe<8><30>>.
    Found 1-bit register for signal <d_pipe<8><29>>.
    Found 1-bit register for signal <d_pipe<8><28>>.
    Found 1-bit register for signal <d_pipe<8><27>>.
    Found 1-bit register for signal <d_pipe<8><26>>.
    Found 1-bit register for signal <d_pipe<8><25>>.
    Found 1-bit register for signal <d_pipe<8><24>>.
    Found 1-bit register for signal <d_pipe<8><23>>.
    Found 1-bit register for signal <d_pipe<8><22>>.
    Found 1-bit register for signal <d_pipe<8><21>>.
    Found 1-bit register for signal <d_pipe<8><20>>.
    Found 1-bit register for signal <d_pipe<8><19>>.
    Found 1-bit register for signal <d_pipe<8><18>>.
    Found 1-bit register for signal <d_pipe<8><17>>.
    Found 1-bit register for signal <d_pipe<7><33>>.
    Found 1-bit register for signal <d_pipe<7><32>>.
    Found 1-bit register for signal <d_pipe<7><31>>.
    Found 1-bit register for signal <d_pipe<7><30>>.
    Found 1-bit register for signal <d_pipe<7><29>>.
    Found 1-bit register for signal <d_pipe<7><28>>.
    Found 1-bit register for signal <d_pipe<7><27>>.
    Found 1-bit register for signal <d_pipe<7><26>>.
    Found 1-bit register for signal <d_pipe<7><25>>.
    Found 1-bit register for signal <d_pipe<7><24>>.
    Found 1-bit register for signal <d_pipe<7><23>>.
    Found 1-bit register for signal <d_pipe<7><22>>.
    Found 1-bit register for signal <d_pipe<7><21>>.
    Found 1-bit register for signal <d_pipe<7><20>>.
    Found 1-bit register for signal <d_pipe<7><19>>.
    Found 1-bit register for signal <d_pipe<7><18>>.
    Found 1-bit register for signal <d_pipe<7><17>>.
    Found 1-bit register for signal <d_pipe<6><33>>.
    Found 1-bit register for signal <d_pipe<6><32>>.
    Found 1-bit register for signal <d_pipe<6><31>>.
    Found 1-bit register for signal <d_pipe<6><30>>.
    Found 1-bit register for signal <d_pipe<6><29>>.
    Found 1-bit register for signal <d_pipe<6><28>>.
    Found 1-bit register for signal <d_pipe<6><27>>.
    Found 1-bit register for signal <d_pipe<6><26>>.
    Found 1-bit register for signal <d_pipe<6><25>>.
    Found 1-bit register for signal <d_pipe<6><24>>.
    Found 1-bit register for signal <d_pipe<6><23>>.
    Found 1-bit register for signal <d_pipe<6><22>>.
    Found 1-bit register for signal <d_pipe<6><21>>.
    Found 1-bit register for signal <d_pipe<6><20>>.
    Found 1-bit register for signal <d_pipe<6><19>>.
    Found 1-bit register for signal <d_pipe<6><18>>.
    Found 1-bit register for signal <d_pipe<6><17>>.
    Found 1-bit register for signal <d_pipe<5><33>>.
    Found 1-bit register for signal <d_pipe<5><32>>.
    Found 1-bit register for signal <d_pipe<5><31>>.
    Found 1-bit register for signal <d_pipe<5><30>>.
    Found 1-bit register for signal <d_pipe<5><29>>.
    Found 1-bit register for signal <d_pipe<5><28>>.
    Found 1-bit register for signal <d_pipe<5><27>>.
    Found 1-bit register for signal <d_pipe<5><26>>.
    Found 1-bit register for signal <d_pipe<5><25>>.
    Found 1-bit register for signal <d_pipe<5><24>>.
    Found 1-bit register for signal <d_pipe<5><23>>.
    Found 1-bit register for signal <d_pipe<5><22>>.
    Found 1-bit register for signal <d_pipe<5><21>>.
    Found 1-bit register for signal <d_pipe<5><20>>.
    Found 1-bit register for signal <d_pipe<5><19>>.
    Found 1-bit register for signal <d_pipe<5><18>>.
    Found 1-bit register for signal <d_pipe<5><17>>.
    Found 1-bit register for signal <d_pipe<4><33>>.
    Found 1-bit register for signal <d_pipe<4><32>>.
    Found 1-bit register for signal <d_pipe<4><31>>.
    Found 1-bit register for signal <d_pipe<4><30>>.
    Found 1-bit register for signal <d_pipe<4><29>>.
    Found 1-bit register for signal <d_pipe<4><28>>.
    Found 1-bit register for signal <d_pipe<4><27>>.
    Found 1-bit register for signal <d_pipe<4><26>>.
    Found 1-bit register for signal <d_pipe<4><25>>.
    Found 1-bit register for signal <d_pipe<4><24>>.
    Found 1-bit register for signal <d_pipe<4><23>>.
    Found 1-bit register for signal <d_pipe<4><22>>.
    Found 1-bit register for signal <d_pipe<4><21>>.
    Found 1-bit register for signal <d_pipe<4><20>>.
    Found 1-bit register for signal <d_pipe<4><19>>.
    Found 1-bit register for signal <d_pipe<4><18>>.
    Found 1-bit register for signal <d_pipe<4><17>>.
    Found 1-bit register for signal <d_pipe<3><33>>.
    Found 1-bit register for signal <d_pipe<3><32>>.
    Found 1-bit register for signal <d_pipe<3><31>>.
    Found 1-bit register for signal <d_pipe<3><30>>.
    Found 1-bit register for signal <d_pipe<3><29>>.
    Found 1-bit register for signal <d_pipe<3><28>>.
    Found 1-bit register for signal <d_pipe<3><27>>.
    Found 1-bit register for signal <d_pipe<3><26>>.
    Found 1-bit register for signal <d_pipe<3><25>>.
    Found 1-bit register for signal <d_pipe<3><24>>.
    Found 1-bit register for signal <d_pipe<3><23>>.
    Found 1-bit register for signal <d_pipe<3><22>>.
    Found 1-bit register for signal <d_pipe<3><21>>.
    Found 1-bit register for signal <d_pipe<3><20>>.
    Found 1-bit register for signal <d_pipe<3><19>>.
    Found 1-bit register for signal <d_pipe<3><18>>.
    Found 1-bit register for signal <d_pipe<3><17>>.
    Found 1-bit register for signal <d_pipe<2><33>>.
    Found 1-bit register for signal <d_pipe<2><32>>.
    Found 1-bit register for signal <d_pipe<2><31>>.
    Found 1-bit register for signal <d_pipe<2><30>>.
    Found 1-bit register for signal <d_pipe<2><29>>.
    Found 1-bit register for signal <d_pipe<2><28>>.
    Found 1-bit register for signal <d_pipe<2><27>>.
    Found 1-bit register for signal <d_pipe<2><26>>.
    Found 1-bit register for signal <d_pipe<2><25>>.
    Found 1-bit register for signal <d_pipe<2><24>>.
    Found 1-bit register for signal <d_pipe<2><23>>.
    Found 1-bit register for signal <d_pipe<2><22>>.
    Found 1-bit register for signal <d_pipe<2><21>>.
    Found 1-bit register for signal <d_pipe<2><20>>.
    Found 1-bit register for signal <d_pipe<2><19>>.
    Found 1-bit register for signal <d_pipe<2><18>>.
    Found 1-bit register for signal <d_pipe<2><17>>.
    Found 1-bit register for signal <d_pipe<1><33>>.
    Found 1-bit register for signal <d_pipe<1><32>>.
    Found 1-bit register for signal <d_pipe<1><31>>.
    Found 1-bit register for signal <d_pipe<1><30>>.
    Found 1-bit register for signal <d_pipe<1><29>>.
    Found 1-bit register for signal <d_pipe<1><28>>.
    Found 1-bit register for signal <d_pipe<1><27>>.
    Found 1-bit register for signal <d_pipe<1><26>>.
    Found 1-bit register for signal <d_pipe<1><25>>.
    Found 1-bit register for signal <d_pipe<1><24>>.
    Found 1-bit register for signal <d_pipe<1><23>>.
    Found 1-bit register for signal <d_pipe<1><22>>.
    Found 1-bit register for signal <d_pipe<1><21>>.
    Found 1-bit register for signal <d_pipe<1><20>>.
    Found 1-bit register for signal <d_pipe<1><19>>.
    Found 1-bit register for signal <d_pipe<1><18>>.
    Found 1-bit register for signal <d_pipe<1><17>>.
    Found 1-bit register for signal <s_pipe<17><34>>.
    Found 1-bit register for signal <s_pipe<17><33>>.
    Found 1-bit register for signal <s_pipe<17><32>>.
    Found 1-bit register for signal <s_pipe<17><31>>.
    Found 1-bit register for signal <s_pipe<17><30>>.
    Found 1-bit register for signal <s_pipe<17><29>>.
    Found 1-bit register for signal <s_pipe<17><28>>.
    Found 1-bit register for signal <s_pipe<17><27>>.
    Found 1-bit register for signal <s_pipe<17><26>>.
    Found 1-bit register for signal <s_pipe<17><25>>.
    Found 1-bit register for signal <s_pipe<17><24>>.
    Found 1-bit register for signal <s_pipe<17><23>>.
    Found 1-bit register for signal <s_pipe<17><22>>.
    Found 1-bit register for signal <s_pipe<17><21>>.
    Found 1-bit register for signal <s_pipe<17><20>>.
    Found 1-bit register for signal <s_pipe<17><19>>.
    Found 1-bit register for signal <s_pipe<17><18>>.
    Found 1-bit register for signal <s_pipe<17><17>>.
    Found 1-bit register for signal <s_pipe<17><16>>.
    Found 1-bit register for signal <s_pipe<17><15>>.
    Found 1-bit register for signal <s_pipe<17><14>>.
    Found 1-bit register for signal <s_pipe<17><13>>.
    Found 1-bit register for signal <s_pipe<17><12>>.
    Found 1-bit register for signal <s_pipe<17><11>>.
    Found 1-bit register for signal <s_pipe<17><10>>.
    Found 1-bit register for signal <s_pipe<17><9>>.
    Found 1-bit register for signal <s_pipe<17><8>>.
    Found 1-bit register for signal <s_pipe<17><7>>.
    Found 1-bit register for signal <s_pipe<17><6>>.
    Found 1-bit register for signal <s_pipe<17><5>>.
    Found 1-bit register for signal <s_pipe<17><4>>.
    Found 1-bit register for signal <s_pipe<17><3>>.
    Found 1-bit register for signal <s_pipe<17><2>>.
    Found 1-bit register for signal <s_pipe<17><1>>.
    Found 1-bit register for signal <s_pipe<17><0>>.
    Found 1-bit register for signal <s_pipe<16><34>>.
    Found 1-bit register for signal <s_pipe<16><33>>.
    Found 1-bit register for signal <s_pipe<16><32>>.
    Found 1-bit register for signal <s_pipe<16><31>>.
    Found 1-bit register for signal <s_pipe<16><30>>.
    Found 1-bit register for signal <s_pipe<16><29>>.
    Found 1-bit register for signal <s_pipe<16><28>>.
    Found 1-bit register for signal <s_pipe<16><27>>.
    Found 1-bit register for signal <s_pipe<16><26>>.
    Found 1-bit register for signal <s_pipe<16><25>>.
    Found 1-bit register for signal <s_pipe<16><24>>.
    Found 1-bit register for signal <s_pipe<16><23>>.
    Found 1-bit register for signal <s_pipe<16><22>>.
    Found 1-bit register for signal <s_pipe<16><21>>.
    Found 1-bit register for signal <s_pipe<16><20>>.
    Found 1-bit register for signal <s_pipe<16><19>>.
    Found 1-bit register for signal <s_pipe<16><18>>.
    Found 1-bit register for signal <s_pipe<16><17>>.
    Found 1-bit register for signal <s_pipe<16><16>>.
    Found 1-bit register for signal <s_pipe<16><15>>.
    Found 1-bit register for signal <s_pipe<16><14>>.
    Found 1-bit register for signal <s_pipe<16><13>>.
    Found 1-bit register for signal <s_pipe<16><12>>.
    Found 1-bit register for signal <s_pipe<16><11>>.
    Found 1-bit register for signal <s_pipe<16><10>>.
    Found 1-bit register for signal <s_pipe<16><9>>.
    Found 1-bit register for signal <s_pipe<16><8>>.
    Found 1-bit register for signal <s_pipe<16><7>>.
    Found 1-bit register for signal <s_pipe<16><6>>.
    Found 1-bit register for signal <s_pipe<16><5>>.
    Found 1-bit register for signal <s_pipe<16><4>>.
    Found 1-bit register for signal <s_pipe<16><3>>.
    Found 1-bit register for signal <s_pipe<16><2>>.
    Found 1-bit register for signal <s_pipe<16><1>>.
    Found 1-bit register for signal <s_pipe<16><0>>.
    Found 1-bit register for signal <s_pipe<15><34>>.
    Found 1-bit register for signal <s_pipe<15><33>>.
    Found 1-bit register for signal <s_pipe<15><32>>.
    Found 1-bit register for signal <s_pipe<15><31>>.
    Found 1-bit register for signal <s_pipe<15><30>>.
    Found 1-bit register for signal <s_pipe<15><29>>.
    Found 1-bit register for signal <s_pipe<15><28>>.
    Found 1-bit register for signal <s_pipe<15><27>>.
    Found 1-bit register for signal <s_pipe<15><26>>.
    Found 1-bit register for signal <s_pipe<15><25>>.
    Found 1-bit register for signal <s_pipe<15><24>>.
    Found 1-bit register for signal <s_pipe<15><23>>.
    Found 1-bit register for signal <s_pipe<15><22>>.
    Found 1-bit register for signal <s_pipe<15><21>>.
    Found 1-bit register for signal <s_pipe<15><20>>.
    Found 1-bit register for signal <s_pipe<15><19>>.
    Found 1-bit register for signal <s_pipe<15><18>>.
    Found 1-bit register for signal <s_pipe<15><17>>.
    Found 1-bit register for signal <s_pipe<15><16>>.
    Found 1-bit register for signal <s_pipe<15><15>>.
    Found 1-bit register for signal <s_pipe<15><14>>.
    Found 1-bit register for signal <s_pipe<15><13>>.
    Found 1-bit register for signal <s_pipe<15><12>>.
    Found 1-bit register for signal <s_pipe<15><11>>.
    Found 1-bit register for signal <s_pipe<15><10>>.
    Found 1-bit register for signal <s_pipe<15><9>>.
    Found 1-bit register for signal <s_pipe<15><8>>.
    Found 1-bit register for signal <s_pipe<15><7>>.
    Found 1-bit register for signal <s_pipe<15><6>>.
    Found 1-bit register for signal <s_pipe<15><5>>.
    Found 1-bit register for signal <s_pipe<15><4>>.
    Found 1-bit register for signal <s_pipe<15><3>>.
    Found 1-bit register for signal <s_pipe<15><2>>.
    Found 1-bit register for signal <s_pipe<15><1>>.
    Found 1-bit register for signal <s_pipe<15><0>>.
    Found 1-bit register for signal <s_pipe<14><34>>.
    Found 1-bit register for signal <s_pipe<14><33>>.
    Found 1-bit register for signal <s_pipe<14><32>>.
    Found 1-bit register for signal <s_pipe<14><31>>.
    Found 1-bit register for signal <s_pipe<14><30>>.
    Found 1-bit register for signal <s_pipe<14><29>>.
    Found 1-bit register for signal <s_pipe<14><28>>.
    Found 1-bit register for signal <s_pipe<14><27>>.
    Found 1-bit register for signal <s_pipe<14><26>>.
    Found 1-bit register for signal <s_pipe<14><25>>.
    Found 1-bit register for signal <s_pipe<14><24>>.
    Found 1-bit register for signal <s_pipe<14><23>>.
    Found 1-bit register for signal <s_pipe<14><22>>.
    Found 1-bit register for signal <s_pipe<14><21>>.
    Found 1-bit register for signal <s_pipe<14><20>>.
    Found 1-bit register for signal <s_pipe<14><19>>.
    Found 1-bit register for signal <s_pipe<14><18>>.
    Found 1-bit register for signal <s_pipe<14><17>>.
    Found 1-bit register for signal <s_pipe<14><16>>.
    Found 1-bit register for signal <s_pipe<14><15>>.
    Found 1-bit register for signal <s_pipe<14><14>>.
    Found 1-bit register for signal <s_pipe<14><13>>.
    Found 1-bit register for signal <s_pipe<14><12>>.
    Found 1-bit register for signal <s_pipe<14><11>>.
    Found 1-bit register for signal <s_pipe<14><10>>.
    Found 1-bit register for signal <s_pipe<14><9>>.
    Found 1-bit register for signal <s_pipe<14><8>>.
    Found 1-bit register for signal <s_pipe<14><7>>.
    Found 1-bit register for signal <s_pipe<14><6>>.
    Found 1-bit register for signal <s_pipe<14><5>>.
    Found 1-bit register for signal <s_pipe<14><4>>.
    Found 1-bit register for signal <s_pipe<14><3>>.
    Found 1-bit register for signal <s_pipe<14><2>>.
    Found 1-bit register for signal <s_pipe<14><1>>.
    Found 1-bit register for signal <s_pipe<14><0>>.
    Found 1-bit register for signal <s_pipe<13><34>>.
    Found 1-bit register for signal <s_pipe<13><33>>.
    Found 1-bit register for signal <s_pipe<13><32>>.
    Found 1-bit register for signal <s_pipe<13><31>>.
    Found 1-bit register for signal <s_pipe<13><30>>.
    Found 1-bit register for signal <s_pipe<13><29>>.
    Found 1-bit register for signal <s_pipe<13><28>>.
    Found 1-bit register for signal <s_pipe<13><27>>.
    Found 1-bit register for signal <s_pipe<13><26>>.
    Found 1-bit register for signal <s_pipe<13><25>>.
    Found 1-bit register for signal <s_pipe<13><24>>.
    Found 1-bit register for signal <s_pipe<13><23>>.
    Found 1-bit register for signal <s_pipe<13><22>>.
    Found 1-bit register for signal <s_pipe<13><21>>.
    Found 1-bit register for signal <s_pipe<13><20>>.
    Found 1-bit register for signal <s_pipe<13><19>>.
    Found 1-bit register for signal <s_pipe<13><18>>.
    Found 1-bit register for signal <s_pipe<13><17>>.
    Found 1-bit register for signal <s_pipe<13><16>>.
    Found 1-bit register for signal <s_pipe<13><15>>.
    Found 1-bit register for signal <s_pipe<13><14>>.
    Found 1-bit register for signal <s_pipe<13><13>>.
    Found 1-bit register for signal <s_pipe<13><12>>.
    Found 1-bit register for signal <s_pipe<13><11>>.
    Found 1-bit register for signal <s_pipe<13><10>>.
    Found 1-bit register for signal <s_pipe<13><9>>.
    Found 1-bit register for signal <s_pipe<13><8>>.
    Found 1-bit register for signal <s_pipe<13><7>>.
    Found 1-bit register for signal <s_pipe<13><6>>.
    Found 1-bit register for signal <s_pipe<13><5>>.
    Found 1-bit register for signal <s_pipe<13><4>>.
    Found 1-bit register for signal <s_pipe<13><3>>.
    Found 1-bit register for signal <s_pipe<13><2>>.
    Found 1-bit register for signal <s_pipe<13><1>>.
    Found 1-bit register for signal <s_pipe<13><0>>.
    Found 1-bit register for signal <s_pipe<12><34>>.
    Found 1-bit register for signal <s_pipe<12><33>>.
    Found 1-bit register for signal <s_pipe<12><32>>.
    Found 1-bit register for signal <s_pipe<12><31>>.
    Found 1-bit register for signal <s_pipe<12><30>>.
    Found 1-bit register for signal <s_pipe<12><29>>.
    Found 1-bit register for signal <s_pipe<12><28>>.
    Found 1-bit register for signal <s_pipe<12><27>>.
    Found 1-bit register for signal <s_pipe<12><26>>.
    Found 1-bit register for signal <s_pipe<12><25>>.
    Found 1-bit register for signal <s_pipe<12><24>>.
    Found 1-bit register for signal <s_pipe<12><23>>.
    Found 1-bit register for signal <s_pipe<12><22>>.
    Found 1-bit register for signal <s_pipe<12><21>>.
    Found 1-bit register for signal <s_pipe<12><20>>.
    Found 1-bit register for signal <s_pipe<12><19>>.
    Found 1-bit register for signal <s_pipe<12><18>>.
    Found 1-bit register for signal <s_pipe<12><17>>.
    Found 1-bit register for signal <s_pipe<12><16>>.
    Found 1-bit register for signal <s_pipe<12><15>>.
    Found 1-bit register for signal <s_pipe<12><14>>.
    Found 1-bit register for signal <s_pipe<12><13>>.
    Found 1-bit register for signal <s_pipe<12><12>>.
    Found 1-bit register for signal <s_pipe<12><11>>.
    Found 1-bit register for signal <s_pipe<12><10>>.
    Found 1-bit register for signal <s_pipe<12><9>>.
    Found 1-bit register for signal <s_pipe<12><8>>.
    Found 1-bit register for signal <s_pipe<12><7>>.
    Found 1-bit register for signal <s_pipe<12><6>>.
    Found 1-bit register for signal <s_pipe<12><5>>.
    Found 1-bit register for signal <s_pipe<12><4>>.
    Found 1-bit register for signal <s_pipe<12><3>>.
    Found 1-bit register for signal <s_pipe<12><2>>.
    Found 1-bit register for signal <s_pipe<12><1>>.
    Found 1-bit register for signal <s_pipe<12><0>>.
    Found 1-bit register for signal <s_pipe<11><34>>.
    Found 1-bit register for signal <s_pipe<11><33>>.
    Found 1-bit register for signal <s_pipe<11><32>>.
    Found 1-bit register for signal <s_pipe<11><31>>.
    Found 1-bit register for signal <s_pipe<11><30>>.
    Found 1-bit register for signal <s_pipe<11><29>>.
    Found 1-bit register for signal <s_pipe<11><28>>.
    Found 1-bit register for signal <s_pipe<11><27>>.
    Found 1-bit register for signal <s_pipe<11><26>>.
    Found 1-bit register for signal <s_pipe<11><25>>.
    Found 1-bit register for signal <s_pipe<11><24>>.
    Found 1-bit register for signal <s_pipe<11><23>>.
    Found 1-bit register for signal <s_pipe<11><22>>.
    Found 1-bit register for signal <s_pipe<11><21>>.
    Found 1-bit register for signal <s_pipe<11><20>>.
    Found 1-bit register for signal <s_pipe<11><19>>.
    Found 1-bit register for signal <s_pipe<11><18>>.
    Found 1-bit register for signal <s_pipe<11><17>>.
    Found 1-bit register for signal <s_pipe<11><16>>.
    Found 1-bit register for signal <s_pipe<11><15>>.
    Found 1-bit register for signal <s_pipe<11><14>>.
    Found 1-bit register for signal <s_pipe<11><13>>.
    Found 1-bit register for signal <s_pipe<11><12>>.
    Found 1-bit register for signal <s_pipe<11><11>>.
    Found 1-bit register for signal <s_pipe<11><10>>.
    Found 1-bit register for signal <s_pipe<11><9>>.
    Found 1-bit register for signal <s_pipe<11><8>>.
    Found 1-bit register for signal <s_pipe<11><7>>.
    Found 1-bit register for signal <s_pipe<11><6>>.
    Found 1-bit register for signal <s_pipe<11><5>>.
    Found 1-bit register for signal <s_pipe<11><4>>.
    Found 1-bit register for signal <s_pipe<11><3>>.
    Found 1-bit register for signal <s_pipe<11><2>>.
    Found 1-bit register for signal <s_pipe<11><1>>.
    Found 1-bit register for signal <s_pipe<11><0>>.
    Found 1-bit register for signal <s_pipe<10><34>>.
    Found 1-bit register for signal <s_pipe<10><33>>.
    Found 1-bit register for signal <s_pipe<10><32>>.
    Found 1-bit register for signal <s_pipe<10><31>>.
    Found 1-bit register for signal <s_pipe<10><30>>.
    Found 1-bit register for signal <s_pipe<10><29>>.
    Found 1-bit register for signal <s_pipe<10><28>>.
    Found 1-bit register for signal <s_pipe<10><27>>.
    Found 1-bit register for signal <s_pipe<10><26>>.
    Found 1-bit register for signal <s_pipe<10><25>>.
    Found 1-bit register for signal <s_pipe<10><24>>.
    Found 1-bit register for signal <s_pipe<10><23>>.
    Found 1-bit register for signal <s_pipe<10><22>>.
    Found 1-bit register for signal <s_pipe<10><21>>.
    Found 1-bit register for signal <s_pipe<10><20>>.
    Found 1-bit register for signal <s_pipe<10><19>>.
    Found 1-bit register for signal <s_pipe<10><18>>.
    Found 1-bit register for signal <s_pipe<10><17>>.
    Found 1-bit register for signal <s_pipe<10><16>>.
    Found 1-bit register for signal <s_pipe<10><15>>.
    Found 1-bit register for signal <s_pipe<10><14>>.
    Found 1-bit register for signal <s_pipe<10><13>>.
    Found 1-bit register for signal <s_pipe<10><12>>.
    Found 1-bit register for signal <s_pipe<10><11>>.
    Found 1-bit register for signal <s_pipe<10><10>>.
    Found 1-bit register for signal <s_pipe<10><9>>.
    Found 1-bit register for signal <s_pipe<10><8>>.
    Found 1-bit register for signal <s_pipe<10><7>>.
    Found 1-bit register for signal <s_pipe<10><6>>.
    Found 1-bit register for signal <s_pipe<10><5>>.
    Found 1-bit register for signal <s_pipe<10><4>>.
    Found 1-bit register for signal <s_pipe<10><3>>.
    Found 1-bit register for signal <s_pipe<10><2>>.
    Found 1-bit register for signal <s_pipe<10><1>>.
    Found 1-bit register for signal <s_pipe<10><0>>.
    Found 1-bit register for signal <s_pipe<9><34>>.
    Found 1-bit register for signal <s_pipe<9><33>>.
    Found 1-bit register for signal <s_pipe<9><32>>.
    Found 1-bit register for signal <s_pipe<9><31>>.
    Found 1-bit register for signal <s_pipe<9><30>>.
    Found 1-bit register for signal <s_pipe<9><29>>.
    Found 1-bit register for signal <s_pipe<9><28>>.
    Found 1-bit register for signal <s_pipe<9><27>>.
    Found 1-bit register for signal <s_pipe<9><26>>.
    Found 1-bit register for signal <s_pipe<9><25>>.
    Found 1-bit register for signal <s_pipe<9><24>>.
    Found 1-bit register for signal <s_pipe<9><23>>.
    Found 1-bit register for signal <s_pipe<9><22>>.
    Found 1-bit register for signal <s_pipe<9><21>>.
    Found 1-bit register for signal <s_pipe<9><20>>.
    Found 1-bit register for signal <s_pipe<9><19>>.
    Found 1-bit register for signal <s_pipe<9><18>>.
    Found 1-bit register for signal <s_pipe<9><17>>.
    Found 1-bit register for signal <s_pipe<9><16>>.
    Found 1-bit register for signal <s_pipe<9><15>>.
    Found 1-bit register for signal <s_pipe<9><14>>.
    Found 1-bit register for signal <s_pipe<9><13>>.
    Found 1-bit register for signal <s_pipe<9><12>>.
    Found 1-bit register for signal <s_pipe<9><11>>.
    Found 1-bit register for signal <s_pipe<9><10>>.
    Found 1-bit register for signal <s_pipe<9><9>>.
    Found 1-bit register for signal <s_pipe<9><8>>.
    Found 1-bit register for signal <s_pipe<9><7>>.
    Found 1-bit register for signal <s_pipe<9><6>>.
    Found 1-bit register for signal <s_pipe<9><5>>.
    Found 1-bit register for signal <s_pipe<9><4>>.
    Found 1-bit register for signal <s_pipe<9><3>>.
    Found 1-bit register for signal <s_pipe<9><2>>.
    Found 1-bit register for signal <s_pipe<9><1>>.
    Found 1-bit register for signal <s_pipe<9><0>>.
    Found 1-bit register for signal <s_pipe<8><34>>.
    Found 1-bit register for signal <s_pipe<8><33>>.
    Found 1-bit register for signal <s_pipe<8><32>>.
    Found 1-bit register for signal <s_pipe<8><31>>.
    Found 1-bit register for signal <s_pipe<8><30>>.
    Found 1-bit register for signal <s_pipe<8><29>>.
    Found 1-bit register for signal <s_pipe<8><28>>.
    Found 1-bit register for signal <s_pipe<8><27>>.
    Found 1-bit register for signal <s_pipe<8><26>>.
    Found 1-bit register for signal <s_pipe<8><25>>.
    Found 1-bit register for signal <s_pipe<8><24>>.
    Found 1-bit register for signal <s_pipe<8><23>>.
    Found 1-bit register for signal <s_pipe<8><22>>.
    Found 1-bit register for signal <s_pipe<8><21>>.
    Found 1-bit register for signal <s_pipe<8><20>>.
    Found 1-bit register for signal <s_pipe<8><19>>.
    Found 1-bit register for signal <s_pipe<8><18>>.
    Found 1-bit register for signal <s_pipe<8><17>>.
    Found 1-bit register for signal <s_pipe<8><16>>.
    Found 1-bit register for signal <s_pipe<8><15>>.
    Found 1-bit register for signal <s_pipe<8><14>>.
    Found 1-bit register for signal <s_pipe<8><13>>.
    Found 1-bit register for signal <s_pipe<8><12>>.
    Found 1-bit register for signal <s_pipe<8><11>>.
    Found 1-bit register for signal <s_pipe<8><10>>.
    Found 1-bit register for signal <s_pipe<8><9>>.
    Found 1-bit register for signal <s_pipe<8><8>>.
    Found 1-bit register for signal <s_pipe<8><7>>.
    Found 1-bit register for signal <s_pipe<8><6>>.
    Found 1-bit register for signal <s_pipe<8><5>>.
    Found 1-bit register for signal <s_pipe<8><4>>.
    Found 1-bit register for signal <s_pipe<8><3>>.
    Found 1-bit register for signal <s_pipe<8><2>>.
    Found 1-bit register for signal <s_pipe<8><1>>.
    Found 1-bit register for signal <s_pipe<8><0>>.
    Found 1-bit register for signal <s_pipe<7><34>>.
    Found 1-bit register for signal <s_pipe<7><33>>.
    Found 1-bit register for signal <s_pipe<7><32>>.
    Found 1-bit register for signal <s_pipe<7><31>>.
    Found 1-bit register for signal <s_pipe<7><30>>.
    Found 1-bit register for signal <s_pipe<7><29>>.
    Found 1-bit register for signal <s_pipe<7><28>>.
    Found 1-bit register for signal <s_pipe<7><27>>.
    Found 1-bit register for signal <s_pipe<7><26>>.
    Found 1-bit register for signal <s_pipe<7><25>>.
    Found 1-bit register for signal <s_pipe<7><24>>.
    Found 1-bit register for signal <s_pipe<7><23>>.
    Found 1-bit register for signal <s_pipe<7><22>>.
    Found 1-bit register for signal <s_pipe<7><21>>.
    Found 1-bit register for signal <s_pipe<7><20>>.
    Found 1-bit register for signal <s_pipe<7><19>>.
    Found 1-bit register for signal <s_pipe<7><18>>.
    Found 1-bit register for signal <s_pipe<7><17>>.
    Found 1-bit register for signal <s_pipe<7><16>>.
    Found 1-bit register for signal <s_pipe<7><15>>.
    Found 1-bit register for signal <s_pipe<7><14>>.
    Found 1-bit register for signal <s_pipe<7><13>>.
    Found 1-bit register for signal <s_pipe<7><12>>.
    Found 1-bit register for signal <s_pipe<7><11>>.
    Found 1-bit register for signal <s_pipe<7><10>>.
    Found 1-bit register for signal <s_pipe<7><9>>.
    Found 1-bit register for signal <s_pipe<7><8>>.
    Found 1-bit register for signal <s_pipe<7><7>>.
    Found 1-bit register for signal <s_pipe<7><6>>.
    Found 1-bit register for signal <s_pipe<7><5>>.
    Found 1-bit register for signal <s_pipe<7><4>>.
    Found 1-bit register for signal <s_pipe<7><3>>.
    Found 1-bit register for signal <s_pipe<7><2>>.
    Found 1-bit register for signal <s_pipe<7><1>>.
    Found 1-bit register for signal <s_pipe<7><0>>.
    Found 1-bit register for signal <s_pipe<6><34>>.
    Found 1-bit register for signal <s_pipe<6><33>>.
    Found 1-bit register for signal <s_pipe<6><32>>.
    Found 1-bit register for signal <s_pipe<6><31>>.
    Found 1-bit register for signal <s_pipe<6><30>>.
    Found 1-bit register for signal <s_pipe<6><29>>.
    Found 1-bit register for signal <s_pipe<6><28>>.
    Found 1-bit register for signal <s_pipe<6><27>>.
    Found 1-bit register for signal <s_pipe<6><26>>.
    Found 1-bit register for signal <s_pipe<6><25>>.
    Found 1-bit register for signal <s_pipe<6><24>>.
    Found 1-bit register for signal <s_pipe<6><23>>.
    Found 1-bit register for signal <s_pipe<6><22>>.
    Found 1-bit register for signal <s_pipe<6><21>>.
    Found 1-bit register for signal <s_pipe<6><20>>.
    Found 1-bit register for signal <s_pipe<6><19>>.
    Found 1-bit register for signal <s_pipe<6><18>>.
    Found 1-bit register for signal <s_pipe<6><17>>.
    Found 1-bit register for signal <s_pipe<6><16>>.
    Found 1-bit register for signal <s_pipe<6><15>>.
    Found 1-bit register for signal <s_pipe<6><14>>.
    Found 1-bit register for signal <s_pipe<6><13>>.
    Found 1-bit register for signal <s_pipe<6><12>>.
    Found 1-bit register for signal <s_pipe<6><11>>.
    Found 1-bit register for signal <s_pipe<6><10>>.
    Found 1-bit register for signal <s_pipe<6><9>>.
    Found 1-bit register for signal <s_pipe<6><8>>.
    Found 1-bit register for signal <s_pipe<6><7>>.
    Found 1-bit register for signal <s_pipe<6><6>>.
    Found 1-bit register for signal <s_pipe<6><5>>.
    Found 1-bit register for signal <s_pipe<6><4>>.
    Found 1-bit register for signal <s_pipe<6><3>>.
    Found 1-bit register for signal <s_pipe<6><2>>.
    Found 1-bit register for signal <s_pipe<6><1>>.
    Found 1-bit register for signal <s_pipe<6><0>>.
    Found 1-bit register for signal <s_pipe<5><34>>.
    Found 1-bit register for signal <s_pipe<5><33>>.
    Found 1-bit register for signal <s_pipe<5><32>>.
    Found 1-bit register for signal <s_pipe<5><31>>.
    Found 1-bit register for signal <s_pipe<5><30>>.
    Found 1-bit register for signal <s_pipe<5><29>>.
    Found 1-bit register for signal <s_pipe<5><28>>.
    Found 1-bit register for signal <s_pipe<5><27>>.
    Found 1-bit register for signal <s_pipe<5><26>>.
    Found 1-bit register for signal <s_pipe<5><25>>.
    Found 1-bit register for signal <s_pipe<5><24>>.
    Found 1-bit register for signal <s_pipe<5><23>>.
    Found 1-bit register for signal <s_pipe<5><22>>.
    Found 1-bit register for signal <s_pipe<5><21>>.
    Found 1-bit register for signal <s_pipe<5><20>>.
    Found 1-bit register for signal <s_pipe<5><19>>.
    Found 1-bit register for signal <s_pipe<5><18>>.
    Found 1-bit register for signal <s_pipe<5><17>>.
    Found 1-bit register for signal <s_pipe<5><16>>.
    Found 1-bit register for signal <s_pipe<5><15>>.
    Found 1-bit register for signal <s_pipe<5><14>>.
    Found 1-bit register for signal <s_pipe<5><13>>.
    Found 1-bit register for signal <s_pipe<5><12>>.
    Found 1-bit register for signal <s_pipe<5><11>>.
    Found 1-bit register for signal <s_pipe<5><10>>.
    Found 1-bit register for signal <s_pipe<5><9>>.
    Found 1-bit register for signal <s_pipe<5><8>>.
    Found 1-bit register for signal <s_pipe<5><7>>.
    Found 1-bit register for signal <s_pipe<5><6>>.
    Found 1-bit register for signal <s_pipe<5><5>>.
    Found 1-bit register for signal <s_pipe<5><4>>.
    Found 1-bit register for signal <s_pipe<5><3>>.
    Found 1-bit register for signal <s_pipe<5><2>>.
    Found 1-bit register for signal <s_pipe<5><1>>.
    Found 1-bit register for signal <s_pipe<5><0>>.
    Found 1-bit register for signal <s_pipe<4><34>>.
    Found 1-bit register for signal <s_pipe<4><33>>.
    Found 1-bit register for signal <s_pipe<4><32>>.
    Found 1-bit register for signal <s_pipe<4><31>>.
    Found 1-bit register for signal <s_pipe<4><30>>.
    Found 1-bit register for signal <s_pipe<4><29>>.
    Found 1-bit register for signal <s_pipe<4><28>>.
    Found 1-bit register for signal <s_pipe<4><27>>.
    Found 1-bit register for signal <s_pipe<4><26>>.
    Found 1-bit register for signal <s_pipe<4><25>>.
    Found 1-bit register for signal <s_pipe<4><24>>.
    Found 1-bit register for signal <s_pipe<4><23>>.
    Found 1-bit register for signal <s_pipe<4><22>>.
    Found 1-bit register for signal <s_pipe<4><21>>.
    Found 1-bit register for signal <s_pipe<4><20>>.
    Found 1-bit register for signal <s_pipe<4><19>>.
    Found 1-bit register for signal <s_pipe<4><18>>.
    Found 1-bit register for signal <s_pipe<4><17>>.
    Found 1-bit register for signal <s_pipe<4><16>>.
    Found 1-bit register for signal <s_pipe<4><15>>.
    Found 1-bit register for signal <s_pipe<4><14>>.
    Found 1-bit register for signal <s_pipe<4><13>>.
    Found 1-bit register for signal <s_pipe<4><12>>.
    Found 1-bit register for signal <s_pipe<4><11>>.
    Found 1-bit register for signal <s_pipe<4><10>>.
    Found 1-bit register for signal <s_pipe<4><9>>.
    Found 1-bit register for signal <s_pipe<4><8>>.
    Found 1-bit register for signal <s_pipe<4><7>>.
    Found 1-bit register for signal <s_pipe<4><6>>.
    Found 1-bit register for signal <s_pipe<4><5>>.
    Found 1-bit register for signal <s_pipe<4><4>>.
    Found 1-bit register for signal <s_pipe<4><3>>.
    Found 1-bit register for signal <s_pipe<4><2>>.
    Found 1-bit register for signal <s_pipe<4><1>>.
    Found 1-bit register for signal <s_pipe<4><0>>.
    Found 1-bit register for signal <s_pipe<3><34>>.
    Found 1-bit register for signal <s_pipe<3><33>>.
    Found 1-bit register for signal <s_pipe<3><32>>.
    Found 1-bit register for signal <s_pipe<3><31>>.
    Found 1-bit register for signal <s_pipe<3><30>>.
    Found 1-bit register for signal <s_pipe<3><29>>.
    Found 1-bit register for signal <s_pipe<3><28>>.
    Found 1-bit register for signal <s_pipe<3><27>>.
    Found 1-bit register for signal <s_pipe<3><26>>.
    Found 1-bit register for signal <s_pipe<3><25>>.
    Found 1-bit register for signal <s_pipe<3><24>>.
    Found 1-bit register for signal <s_pipe<3><23>>.
    Found 1-bit register for signal <s_pipe<3><22>>.
    Found 1-bit register for signal <s_pipe<3><21>>.
    Found 1-bit register for signal <s_pipe<3><20>>.
    Found 1-bit register for signal <s_pipe<3><19>>.
    Found 1-bit register for signal <s_pipe<3><18>>.
    Found 1-bit register for signal <s_pipe<3><17>>.
    Found 1-bit register for signal <s_pipe<3><16>>.
    Found 1-bit register for signal <s_pipe<3><15>>.
    Found 1-bit register for signal <s_pipe<3><14>>.
    Found 1-bit register for signal <s_pipe<3><13>>.
    Found 1-bit register for signal <s_pipe<3><12>>.
    Found 1-bit register for signal <s_pipe<3><11>>.
    Found 1-bit register for signal <s_pipe<3><10>>.
    Found 1-bit register for signal <s_pipe<3><9>>.
    Found 1-bit register for signal <s_pipe<3><8>>.
    Found 1-bit register for signal <s_pipe<3><7>>.
    Found 1-bit register for signal <s_pipe<3><6>>.
    Found 1-bit register for signal <s_pipe<3><5>>.
    Found 1-bit register for signal <s_pipe<3><4>>.
    Found 1-bit register for signal <s_pipe<3><3>>.
    Found 1-bit register for signal <s_pipe<3><2>>.
    Found 1-bit register for signal <s_pipe<3><1>>.
    Found 1-bit register for signal <s_pipe<3><0>>.
    Found 1-bit register for signal <s_pipe<2><34>>.
    Found 1-bit register for signal <s_pipe<2><33>>.
    Found 1-bit register for signal <s_pipe<2><32>>.
    Found 1-bit register for signal <s_pipe<2><31>>.
    Found 1-bit register for signal <s_pipe<2><30>>.
    Found 1-bit register for signal <s_pipe<2><29>>.
    Found 1-bit register for signal <s_pipe<2><28>>.
    Found 1-bit register for signal <s_pipe<2><27>>.
    Found 1-bit register for signal <s_pipe<2><26>>.
    Found 1-bit register for signal <s_pipe<2><25>>.
    Found 1-bit register for signal <s_pipe<2><24>>.
    Found 1-bit register for signal <s_pipe<2><23>>.
    Found 1-bit register for signal <s_pipe<2><22>>.
    Found 1-bit register for signal <s_pipe<2><21>>.
    Found 1-bit register for signal <s_pipe<2><20>>.
    Found 1-bit register for signal <s_pipe<2><19>>.
    Found 1-bit register for signal <s_pipe<2><18>>.
    Found 1-bit register for signal <s_pipe<2><17>>.
    Found 1-bit register for signal <s_pipe<2><16>>.
    Found 1-bit register for signal <s_pipe<2><15>>.
    Found 1-bit register for signal <s_pipe<2><14>>.
    Found 1-bit register for signal <s_pipe<2><13>>.
    Found 1-bit register for signal <s_pipe<2><12>>.
    Found 1-bit register for signal <s_pipe<2><11>>.
    Found 1-bit register for signal <s_pipe<2><10>>.
    Found 1-bit register for signal <s_pipe<2><9>>.
    Found 1-bit register for signal <s_pipe<2><8>>.
    Found 1-bit register for signal <s_pipe<2><7>>.
    Found 1-bit register for signal <s_pipe<2><6>>.
    Found 1-bit register for signal <s_pipe<2><5>>.
    Found 1-bit register for signal <s_pipe<2><4>>.
    Found 1-bit register for signal <s_pipe<2><3>>.
    Found 1-bit register for signal <s_pipe<2><2>>.
    Found 1-bit register for signal <s_pipe<2><1>>.
    Found 1-bit register for signal <s_pipe<2><0>>.
    Found 1-bit register for signal <s_pipe<1><34>>.
    Found 1-bit register for signal <s_pipe<1><33>>.
    Found 1-bit register for signal <s_pipe<1><32>>.
    Found 1-bit register for signal <s_pipe<1><31>>.
    Found 1-bit register for signal <s_pipe<1><30>>.
    Found 1-bit register for signal <s_pipe<1><29>>.
    Found 1-bit register for signal <s_pipe<1><28>>.
    Found 1-bit register for signal <s_pipe<1><27>>.
    Found 1-bit register for signal <s_pipe<1><26>>.
    Found 1-bit register for signal <s_pipe<1><25>>.
    Found 1-bit register for signal <s_pipe<1><24>>.
    Found 1-bit register for signal <s_pipe<1><23>>.
    Found 1-bit register for signal <s_pipe<1><22>>.
    Found 1-bit register for signal <s_pipe<1><21>>.
    Found 1-bit register for signal <s_pipe<1><20>>.
    Found 1-bit register for signal <s_pipe<1><19>>.
    Found 1-bit register for signal <s_pipe<1><18>>.
    Found 1-bit register for signal <s_pipe<1><17>>.
    Found 1-bit register for signal <s_pipe<1><16>>.
    Found 1-bit register for signal <s_pipe<1><15>>.
    Found 1-bit register for signal <s_pipe<1><14>>.
    Found 1-bit register for signal <s_pipe<1><13>>.
    Found 1-bit register for signal <s_pipe<1><12>>.
    Found 1-bit register for signal <s_pipe<1><11>>.
    Found 1-bit register for signal <s_pipe<1><10>>.
    Found 1-bit register for signal <s_pipe<1><9>>.
    Found 1-bit register for signal <s_pipe<1><8>>.
    Found 1-bit register for signal <s_pipe<1><7>>.
    Found 1-bit register for signal <s_pipe<1><6>>.
    Found 1-bit register for signal <s_pipe<1><5>>.
    Found 1-bit register for signal <s_pipe<1><4>>.
    Found 1-bit register for signal <s_pipe<1><3>>.
    Found 1-bit register for signal <s_pipe<1><2>>.
    Found 1-bit register for signal <s_pipe<1><1>>.
    Found 1-bit register for signal <s_pipe<1><0>>.
    Found 1-bit register for signal <q_pipe<16><15>>.
    Found 1-bit register for signal <q_pipe<16><14>>.
    Found 1-bit register for signal <q_pipe<16><13>>.
    Found 1-bit register for signal <q_pipe<16><12>>.
    Found 1-bit register for signal <q_pipe<16><11>>.
    Found 1-bit register for signal <q_pipe<16><10>>.
    Found 1-bit register for signal <q_pipe<16><9>>.
    Found 1-bit register for signal <q_pipe<16><8>>.
    Found 1-bit register for signal <q_pipe<16><7>>.
    Found 1-bit register for signal <q_pipe<16><6>>.
    Found 1-bit register for signal <q_pipe<16><5>>.
    Found 1-bit register for signal <q_pipe<16><4>>.
    Found 1-bit register for signal <q_pipe<16><3>>.
    Found 1-bit register for signal <q_pipe<16><2>>.
    Found 1-bit register for signal <q_pipe<16><1>>.
    Found 1-bit register for signal <q_pipe<16><0>>.
    Found 1-bit register for signal <q_pipe<15><14>>.
    Found 1-bit register for signal <q_pipe<15><13>>.
    Found 1-bit register for signal <q_pipe<15><12>>.
    Found 1-bit register for signal <q_pipe<15><11>>.
    Found 1-bit register for signal <q_pipe<15><10>>.
    Found 1-bit register for signal <q_pipe<15><9>>.
    Found 1-bit register for signal <q_pipe<15><8>>.
    Found 1-bit register for signal <q_pipe<15><7>>.
    Found 1-bit register for signal <q_pipe<15><6>>.
    Found 1-bit register for signal <q_pipe<15><5>>.
    Found 1-bit register for signal <q_pipe<15><4>>.
    Found 1-bit register for signal <q_pipe<15><3>>.
    Found 1-bit register for signal <q_pipe<15><2>>.
    Found 1-bit register for signal <q_pipe<15><1>>.
    Found 1-bit register for signal <q_pipe<15><0>>.
    Found 1-bit register for signal <q_pipe<14><13>>.
    Found 1-bit register for signal <q_pipe<14><12>>.
    Found 1-bit register for signal <q_pipe<14><11>>.
    Found 1-bit register for signal <q_pipe<14><10>>.
    Found 1-bit register for signal <q_pipe<14><9>>.
    Found 1-bit register for signal <q_pipe<14><8>>.
    Found 1-bit register for signal <q_pipe<14><7>>.
    Found 1-bit register for signal <q_pipe<14><6>>.
    Found 1-bit register for signal <q_pipe<14><5>>.
    Found 1-bit register for signal <q_pipe<14><4>>.
    Found 1-bit register for signal <q_pipe<14><3>>.
    Found 1-bit register for signal <q_pipe<14><2>>.
    Found 1-bit register for signal <q_pipe<14><1>>.
    Found 1-bit register for signal <q_pipe<14><0>>.
    Found 1-bit register for signal <q_pipe<13><12>>.
    Found 1-bit register for signal <q_pipe<13><11>>.
    Found 1-bit register for signal <q_pipe<13><10>>.
    Found 1-bit register for signal <q_pipe<13><9>>.
    Found 1-bit register for signal <q_pipe<13><8>>.
    Found 1-bit register for signal <q_pipe<13><7>>.
    Found 1-bit register for signal <q_pipe<13><6>>.
    Found 1-bit register for signal <q_pipe<13><5>>.
    Found 1-bit register for signal <q_pipe<13><4>>.
    Found 1-bit register for signal <q_pipe<13><3>>.
    Found 1-bit register for signal <q_pipe<13><2>>.
    Found 1-bit register for signal <q_pipe<13><1>>.
    Found 1-bit register for signal <q_pipe<13><0>>.
    Found 1-bit register for signal <q_pipe<12><11>>.
    Found 1-bit register for signal <q_pipe<12><10>>.
    Found 1-bit register for signal <q_pipe<12><9>>.
    Found 1-bit register for signal <q_pipe<12><8>>.
    Found 1-bit register for signal <q_pipe<12><7>>.
    Found 1-bit register for signal <q_pipe<12><6>>.
    Found 1-bit register for signal <q_pipe<12><5>>.
    Found 1-bit register for signal <q_pipe<12><4>>.
    Found 1-bit register for signal <q_pipe<12><3>>.
    Found 1-bit register for signal <q_pipe<12><2>>.
    Found 1-bit register for signal <q_pipe<12><1>>.
    Found 1-bit register for signal <q_pipe<12><0>>.
    Found 1-bit register for signal <q_pipe<11><10>>.
    Found 1-bit register for signal <q_pipe<11><9>>.
    Found 1-bit register for signal <q_pipe<11><8>>.
    Found 1-bit register for signal <q_pipe<11><7>>.
    Found 1-bit register for signal <q_pipe<11><6>>.
    Found 1-bit register for signal <q_pipe<11><5>>.
    Found 1-bit register for signal <q_pipe<11><4>>.
    Found 1-bit register for signal <q_pipe<11><3>>.
    Found 1-bit register for signal <q_pipe<11><2>>.
    Found 1-bit register for signal <q_pipe<11><1>>.
    Found 1-bit register for signal <q_pipe<11><0>>.
    Found 1-bit register for signal <q_pipe<10><9>>.
    Found 1-bit register for signal <q_pipe<10><8>>.
    Found 1-bit register for signal <q_pipe<10><7>>.
    Found 1-bit register for signal <q_pipe<10><6>>.
    Found 1-bit register for signal <q_pipe<10><5>>.
    Found 1-bit register for signal <q_pipe<10><4>>.
    Found 1-bit register for signal <q_pipe<10><3>>.
    Found 1-bit register for signal <q_pipe<10><2>>.
    Found 1-bit register for signal <q_pipe<10><1>>.
    Found 1-bit register for signal <q_pipe<10><0>>.
    Found 1-bit register for signal <q_pipe<9><8>>.
    Found 1-bit register for signal <q_pipe<9><7>>.
    Found 1-bit register for signal <q_pipe<9><6>>.
    Found 1-bit register for signal <q_pipe<9><5>>.
    Found 1-bit register for signal <q_pipe<9><4>>.
    Found 1-bit register for signal <q_pipe<9><3>>.
    Found 1-bit register for signal <q_pipe<9><2>>.
    Found 1-bit register for signal <q_pipe<9><1>>.
    Found 1-bit register for signal <q_pipe<9><0>>.
    Found 1-bit register for signal <q_pipe<8><7>>.
    Found 1-bit register for signal <q_pipe<8><6>>.
    Found 1-bit register for signal <q_pipe<8><5>>.
    Found 1-bit register for signal <q_pipe<8><4>>.
    Found 1-bit register for signal <q_pipe<8><3>>.
    Found 1-bit register for signal <q_pipe<8><2>>.
    Found 1-bit register for signal <q_pipe<8><1>>.
    Found 1-bit register for signal <q_pipe<8><0>>.
    Found 1-bit register for signal <q_pipe<7><6>>.
    Found 1-bit register for signal <q_pipe<7><5>>.
    Found 1-bit register for signal <q_pipe<7><4>>.
    Found 1-bit register for signal <q_pipe<7><3>>.
    Found 1-bit register for signal <q_pipe<7><2>>.
    Found 1-bit register for signal <q_pipe<7><1>>.
    Found 1-bit register for signal <q_pipe<7><0>>.
    Found 1-bit register for signal <q_pipe<6><5>>.
    Found 1-bit register for signal <q_pipe<6><4>>.
    Found 1-bit register for signal <q_pipe<6><3>>.
    Found 1-bit register for signal <q_pipe<6><2>>.
    Found 1-bit register for signal <q_pipe<6><1>>.
    Found 1-bit register for signal <q_pipe<6><0>>.
    Found 1-bit register for signal <q_pipe<5><4>>.
    Found 1-bit register for signal <q_pipe<5><3>>.
    Found 1-bit register for signal <q_pipe<5><2>>.
    Found 1-bit register for signal <q_pipe<5><1>>.
    Found 1-bit register for signal <q_pipe<5><0>>.
    Found 1-bit register for signal <q_pipe<4><3>>.
    Found 1-bit register for signal <q_pipe<4><2>>.
    Found 1-bit register for signal <q_pipe<4><1>>.
    Found 1-bit register for signal <q_pipe<4><0>>.
    Found 1-bit register for signal <q_pipe<3><2>>.
    Found 1-bit register for signal <q_pipe<3><1>>.
    Found 1-bit register for signal <q_pipe<3><0>>.
    Found 1-bit register for signal <q_pipe<2><1>>.
    Found 1-bit register for signal <q_pipe<2><0>>.
    Found 1-bit register for signal <q_pipe<1><0>>.
    Found 1-bit register for signal <ovf_pipe<17>>.
    Found 1-bit register for signal <ovf_pipe<16>>.
    Found 1-bit register for signal <ovf_pipe<15>>.
    Found 1-bit register for signal <ovf_pipe<14>>.
    Found 1-bit register for signal <ovf_pipe<13>>.
    Found 1-bit register for signal <ovf_pipe<12>>.
    Found 1-bit register for signal <ovf_pipe<11>>.
    Found 1-bit register for signal <ovf_pipe<10>>.
    Found 1-bit register for signal <ovf_pipe<9>>.
    Found 1-bit register for signal <ovf_pipe<8>>.
    Found 1-bit register for signal <ovf_pipe<7>>.
    Found 1-bit register for signal <ovf_pipe<6>>.
    Found 1-bit register for signal <ovf_pipe<5>>.
    Found 1-bit register for signal <ovf_pipe<4>>.
    Found 1-bit register for signal <ovf_pipe<3>>.
    Found 1-bit register for signal <ovf_pipe<2>>.
    Found 1-bit register for signal <ovf_pipe<1>>.
    Found 1-bit register for signal <div0_pipe<17>>.
    Found 1-bit register for signal <div0_pipe<16>>.
    Found 1-bit register for signal <div0_pipe<15>>.
    Found 1-bit register for signal <div0_pipe<14>>.
    Found 1-bit register for signal <div0_pipe<13>>.
    Found 1-bit register for signal <div0_pipe<12>>.
    Found 1-bit register for signal <div0_pipe<11>>.
    Found 1-bit register for signal <div0_pipe<10>>.
    Found 1-bit register for signal <div0_pipe<9>>.
    Found 1-bit register for signal <div0_pipe<8>>.
    Found 1-bit register for signal <div0_pipe<7>>.
    Found 1-bit register for signal <div0_pipe<6>>.
    Found 1-bit register for signal <div0_pipe<5>>.
    Found 1-bit register for signal <div0_pipe<4>>.
    Found 1-bit register for signal <div0_pipe<3>>.
    Found 1-bit register for signal <div0_pipe<2>>.
    Found 1-bit register for signal <div0_pipe<1>>.
    Found 1-bit register for signal <ovf>.
    Found 1-bit register for signal <div0>.
    Found 17-bit register for signal <q>.
    Found 17-bit register for signal <s>.
    Found 35-bit subtractor for signal <s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT> created at line 98.
    Found 35-bit subtractor for signal <s_pipe[1][33]_d_pipe[1][34]_sub_7_OUT> created at line 98.
    Found 35-bit subtractor for signal <s_pipe[2][33]_d_pipe[2][34]_sub_10_OUT> created at line 98.
    Found 35-bit subtractor for signal <s_pipe[3][33]_d_pipe[3][34]_sub_13_OUT> created at line 98.
    Found 35-bit subtractor for signal <s_pipe[4][33]_d_pipe[4][34]_sub_16_OUT> created at line 98.
    Found 35-bit subtractor for signal <s_pipe[5][33]_d_pipe[5][34]_sub_19_OUT> created at line 98.
    Found 35-bit subtractor for signal <s_pipe[6][33]_d_pipe[6][34]_sub_22_OUT> created at line 98.
    Found 35-bit subtractor for signal <s_pipe[7][33]_d_pipe[7][34]_sub_25_OUT> created at line 98.
    Found 35-bit subtractor for signal <s_pipe[8][33]_d_pipe[8][34]_sub_28_OUT> created at line 98.
    Found 35-bit subtractor for signal <s_pipe[9][33]_d_pipe[9][34]_sub_31_OUT> created at line 98.
    Found 35-bit subtractor for signal <s_pipe[10][33]_d_pipe[10][34]_sub_34_OUT> created at line 98.
    Found 35-bit subtractor for signal <s_pipe[11][33]_d_pipe[11][34]_sub_37_OUT> created at line 98.
    Found 35-bit subtractor for signal <s_pipe[12][33]_d_pipe[12][34]_sub_40_OUT> created at line 98.
    Found 35-bit subtractor for signal <s_pipe[13][33]_d_pipe[13][34]_sub_43_OUT> created at line 98.
    Found 35-bit subtractor for signal <s_pipe[14][33]_d_pipe[14][34]_sub_46_OUT> created at line 98.
    Found 35-bit subtractor for signal <s_pipe[15][33]_d_pipe[15][34]_sub_49_OUT> created at line 98.
    Found 35-bit subtractor for signal <s_pipe[16][33]_d_pipe[16][34]_sub_52_OUT> created at line 98.
    Found 35-bit adder for signal <s_pipe[1][33]_d_pipe[1][34]_add_5_OUT> created at line 96.
    Found 35-bit adder for signal <s_pipe[2][33]_d_pipe[2][34]_add_8_OUT> created at line 96.
    Found 35-bit adder for signal <s_pipe[3][33]_d_pipe[3][34]_add_11_OUT> created at line 96.
    Found 35-bit adder for signal <s_pipe[4][33]_d_pipe[4][34]_add_14_OUT> created at line 96.
    Found 35-bit adder for signal <s_pipe[5][33]_d_pipe[5][34]_add_17_OUT> created at line 96.
    Found 35-bit adder for signal <s_pipe[6][33]_d_pipe[6][34]_add_20_OUT> created at line 96.
    Found 35-bit adder for signal <s_pipe[7][33]_d_pipe[7][34]_add_23_OUT> created at line 96.
    Found 35-bit adder for signal <s_pipe[8][33]_d_pipe[8][34]_add_26_OUT> created at line 96.
    Found 35-bit adder for signal <s_pipe[9][33]_d_pipe[9][34]_add_29_OUT> created at line 96.
    Found 35-bit adder for signal <s_pipe[10][33]_d_pipe[10][34]_add_32_OUT> created at line 96.
    Found 35-bit adder for signal <s_pipe[11][33]_d_pipe[11][34]_add_35_OUT> created at line 96.
    Found 35-bit adder for signal <s_pipe[12][33]_d_pipe[12][34]_add_38_OUT> created at line 96.
    Found 35-bit adder for signal <s_pipe[13][33]_d_pipe[13][34]_add_41_OUT> created at line 96.
    Found 35-bit adder for signal <s_pipe[14][33]_d_pipe[14][34]_add_44_OUT> created at line 96.
    Found 35-bit adder for signal <s_pipe[15][33]_d_pipe[15][34]_add_47_OUT> created at line 96.
    Found 35-bit adder for signal <s_pipe[16][33]_d_pipe[16][34]_add_50_OUT> created at line 96.
    Found 35-bit adder for signal <s_pipe[17][34]_d_pipe[17][34]_add_64_OUT> created at line 116.
    Found 17-bit comparator lessequal for signal <z[33]_d[16]_LessThan_56_o> created at line 176
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<1><5><34:34>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<1><8><5:5>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<1><14><8:8>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<1><7><14:14>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<2><5><7:7>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<1><10><5:5>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<1><15><10:10>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<3><5><15:15>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<2><15><5:5>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<2><14><15:15>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<2><10><14:14>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<2><8><10:10>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<2><7><8:8>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<1><34><7:7>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<1><16><34:34>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<1><13><16:16>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<1><12><13:13>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<1><11><12:12>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<1><9><11:11>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<1><6><9:9>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<1><4><6:6>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<1><3><4:4>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<1><2><3:3>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<1><1><2:2>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<1><0><1:1>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<4><5><0:0>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<3><15><5:5>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<3><14><15:15>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<3><10><14:14>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<3><8><10:10>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<3><7><8:8>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<2><34><7:7>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<2><16><34:34>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<2><13><16:16>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<2><12><13:13>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<2><11><12:12>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<2><9><11:11>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<2><6><9:9>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<2><4><6:6>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<2><3><4:4>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<2><2><3:3>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<2><1><2:2>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<2><0><1:1>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<5><5><0:0>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<4><15><5:5>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<4><14><15:15>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<4><10><14:14>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<4><8><10:10>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<4><7><8:8>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<3><34><7:7>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<3><16><34:34>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<3><13><16:16>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<3><12><13:13>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<3><11><12:12>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<3><9><11:11>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<3><6><9:9>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<3><4><6:6>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<3><3><4:4>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<3><2><3:3>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<3><1><2:2>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<3><0><1:1>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<6><5><0:0>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<5><15><5:5>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<5><14><15:15>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<5><10><14:14>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<5><8><10:10>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<5><7><8:8>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<4><34><7:7>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<4><16><34:34>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<4><13><16:16>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<4><12><13:13>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<4><11><12:12>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<4><9><11:11>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<4><6><9:9>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<4><4><6:6>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<4><3><4:4>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<4><2><3:3>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<4><1><2:2>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<4><0><1:1>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<7><5><0:0>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<6><15><5:5>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<6><14><15:15>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<6><10><14:14>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<6><8><10:10>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<6><7><8:8>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<5><34><7:7>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<5><16><34:34>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<5><13><16:16>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<5><12><13:13>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<5><11><12:12>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<5><9><11:11>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<5><6><9:9>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<5><4><6:6>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<5><3><4:4>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<5><2><3:3>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<5><1><2:2>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<5><0><1:1>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<8><5><0:0>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<7><15><5:5>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<7><14><15:15>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<7><10><14:14>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<7><8><10:10>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<7><7><8:8>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<6><34><7:7>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<6><16><34:34>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<6><13><16:16>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<6><12><13:13>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<6><11><12:12>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<6><9><11:11>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<6><6><9:9>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<6><4><6:6>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<6><3><4:4>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<6><2><3:3>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<6><1><2:2>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<6><0><1:1>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<9><5><0:0>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<8><15><5:5>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<8><14><15:15>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<8><10><14:14>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<8><8><10:10>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<8><7><8:8>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<7><34><7:7>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<7><16><34:34>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<7><13><16:16>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<7><12><13:13>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<7><11><12:12>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<7><9><11:11>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<7><6><9:9>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<7><4><6:6>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<7><3><4:4>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<7><2><3:3>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<7><1><2:2>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<7><0><1:1>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<10><5><0:0>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<9><15><5:5>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<9><14><15:15>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<9><10><14:14>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<9><8><10:10>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<9><7><8:8>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<8><34><7:7>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<8><16><34:34>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<8><13><16:16>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<8><12><13:13>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<8><11><12:12>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<8><9><11:11>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<8><6><9:9>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<8><4><6:6>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<8><3><4:4>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<8><2><3:3>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<8><1><2:2>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<8><0><1:1>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<11><5><0:0>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<10><15><5:5>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<10><14><15:15>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<10><10><14:14>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<10><8><10:10>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<10><7><8:8>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<9><34><7:7>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<9><16><34:34>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<9><13><16:16>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<9><12><13:13>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<9><11><12:12>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<9><9><11:11>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<9><6><9:9>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<9><4><6:6>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<9><3><4:4>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<9><2><3:3>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<9><1><2:2>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<9><0><1:1>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<12><5><0:0>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<11><15><5:5>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<11><14><15:15>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<11><10><14:14>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<11><8><10:10>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<11><7><8:8>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<10><34><7:7>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<10><16><34:34>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<10><13><16:16>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<10><12><13:13>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<10><11><12:12>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<10><9><11:11>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<10><6><9:9>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<10><4><6:6>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<10><3><4:4>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<10><2><3:3>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<10><1><2:2>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<10><0><1:1>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<13><5><0:0>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<12><15><5:5>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<12><14><15:15>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<12><10><14:14>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<12><8><10:10>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<12><7><8:8>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<11><34><7:7>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<11><16><34:34>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<11><13><16:16>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<11><12><13:13>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<11><11><12:12>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<11><9><11:11>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<11><6><9:9>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<11><4><6:6>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<11><3><4:4>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<11><2><3:3>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<11><1><2:2>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<11><0><1:1>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<14><5><0:0>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<13><15><5:5>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<13><14><15:15>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<13><10><14:14>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<13><8><10:10>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<13><7><8:8>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<12><34><7:7>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<12><16><34:34>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<12><13><16:16>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<12><12><13:13>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<12><11><12:12>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<12><9><11:11>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<12><6><9:9>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<12><4><6:6>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<12><3><4:4>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<12><2><3:3>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<12><1><2:2>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<12><0><1:1>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<15><5><0:0>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<14><15><5:5>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<14><14><15:15>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<14><10><14:14>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<14><8><10:10>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<14><7><8:8>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<13><34><7:7>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<13><16><34:34>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<13><13><16:16>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<13><12><13:13>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<13><11><12:12>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<13><9><11:11>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<13><6><9:9>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<13><4><6:6>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<13><3><4:4>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<13><2><3:3>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<13><1><2:2>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<13><0><1:1>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<16><5><0:0>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<15><15><5:5>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<15><14><15:15>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<15><10><14:14>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<15><8><10:10>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<15><7><8:8>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<14><34><7:7>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<14><16><34:34>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<14><13><16:16>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<14><12><13:13>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<14><11><12:12>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<14><9><11:11>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<14><6><9:9>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<14><4><6:6>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<14><3><4:4>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<14><2><3:3>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<14><1><2:2>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<14><0><1:1>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<17><5><0:0>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<16><15><5:5>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<16><14><15:15>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<16><10><14:14>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<16><8><10:10>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<16><7><8:8>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<15><34><7:7>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<15><16><34:34>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<15><13><16:16>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<15><12><13:13>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<15><11><12:12>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<15><9><11:11>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<15><6><9:9>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<15><4><6:6>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<15><3><4:4>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<15><2><3:3>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<15><1><2:2>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<15><0><1:1>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<17><15><0:0>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<17><14><15:15>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<17><10><14:14>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<17><8><10:10>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<17><7><8:8>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<16><34><7:7>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<16><16><34:34>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<16><13><16:16>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<16><12><13:13>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<16><11><12:12>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<16><9><11:11>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<16><6><9:9>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<16><4><6:6>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<16><3><4:4>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<16><2><3:3>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<16><1><2:2>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<16><0><1:1>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<17><34><0:0>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<17><16><34:34>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<17><13><16:16>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<17><12><13:13>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<17><11><12:12>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<17><9><11:11>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<17><6><9:9>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<17><4><6:6>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<17><3><4:4>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<17><2><3:3>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<17><1><2:2>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    WARNING:Xst:2404 -  FFs/Latches <d_pipe<17><0><1:1>> (without init value) have a constant value of 0 in block <zet_div_uu>.
    Summary:
	inferred  18 Adder/Subtractor(s).
	inferred 1090 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <zet_div_uu> synthesized.

Synthesizing Unit <zet_bitlog>.
    Related source file is "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/zet_bitlog.v".
    Summary:
	no macro.
Unit <zet_bitlog> synthesized.

Synthesizing Unit <zet_arlog>.
    Related source file is "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/zet_arlog.v".
    Summary:
	inferred   9 Multiplexer(s).
Unit <zet_arlog> synthesized.

Synthesizing Unit <zet_shrot>.
    Related source file is "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/zet_shrot.v".
    Found 4-bit subtractor for signal <rol16<3:0>> created at line 106.
    Found 3-bit subtractor for signal <rol8<2:0>> created at line 108.
    Found 4-bit subtractor for signal <y[3]_GND_32_o_sub_8_OUT> created at line 110.
    Found 5-bit subtractor for signal <PWR_35_o_y[4]_sub_11_OUT> created at line 111.
    Found 5-bit subtractor for signal <GND_32_o_y[4]_sub_12_OUT> created at line 111.
    Found 3-bit subtractor for signal <y[2]_GND_32_o_sub_15_OUT> created at line 112.
    Found 4-bit subtractor for signal <PWR_35_o_y[3]_sub_18_OUT> created at line 113.
    Found 4-bit subtractor for signal <GND_32_o_y[3]_sub_19_OUT> created at line 113.
    Found 9-bit subtractor for signal <GND_32_o_GND_32_o_sub_31_OUT> created at line 125.
    Found 9-bit subtractor for signal <GND_32_o_GND_32_o_sub_40_OUT> created at line 131.
    Found 17-bit shifter logical left for signal <n0095> created at line 123
    Found 17-bit shifter logical left for signal <PWR_35_o_GND_32_o_shift_left_31_OUT> created at line 125
    Found 17-bit shifter logical right for signal <n0097[16:0]> created at line 125
    Found 9-bit shifter logical left for signal <n0098> created at line 129
    Found 9-bit shifter logical left for signal <PWR_35_o_GND_32_o_shift_left_40_OUT> created at line 131
    Found 9-bit shifter logical right for signal <n0100[8:0]> created at line 131
    Found 5-bit comparator lessequal for signal <n0007> created at line 110
    Found 5-bit comparator lessequal for signal <n0011> created at line 111
    Found 4-bit comparator lessequal for signal <n0016> created at line 112
    Found 4-bit comparator lessequal for signal <n0020> created at line 113
    Found 8-bit comparator greater for signal <GND_32_o_y[7]_LessThan_29_o> created at line 124
    Found 8-bit comparator greater for signal <GND_32_o_y[7]_LessThan_38_o> created at line 130
    Found 1-bit comparator not equal for signal <n0058> created at line 145
    Found 1-bit comparator not equal for signal <n0060> created at line 145
    Summary:
	inferred   8 Adder/Subtractor(s).
	inferred   8 Comparator(s).
	inferred  48 Multiplexer(s).
	inferred   6 Combinational logic shifter(s).
Unit <zet_shrot> synthesized.

Synthesizing Unit <zet_rxr8>.
    Related source file is "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/zet_rxr8.v".
    Summary:
	inferred  14 Multiplexer(s).
Unit <zet_rxr8> synthesized.

Synthesizing Unit <zet_rxr16>.
    Related source file is "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/zet_rxr16.v".
    Summary:
	inferred  30 Multiplexer(s).
Unit <zet_rxr16> synthesized.

Synthesizing Unit <zet_othop>.
    Related source file is "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/zet_othop.v".
    Found 16-bit subtractor for signal <x[15]_y[15]_sub_12_OUT> created at line 55.
    Found 20-bit adder for signal <dcmp> created at line 39.
    Found 20-bit adder for signal <dcmp2> created at line 40.
    Found 16-bit adder for signal <n0083> created at line 41.
    Found 16-bit adder for signal <deff> created at line 41.
    Found 16-bit adder for signal <deff2> created at line 42.
    Summary:
	inferred   6 Adder/Subtractor(s).
	inferred  18 Multiplexer(s).
Unit <zet_othop> synthesized.

Synthesizing Unit <zet_mux8_1>.
    Related source file is "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/zet_mux8_1.v".
    Found 1-bit 8-to-1 multiplexer for signal <out> created at line 28.
    Summary:
	inferred   1 Multiplexer(s).
Unit <zet_mux8_1> synthesized.

Synthesizing Unit <zet_regfile>.
    Related source file is "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/zet_regfile.v".
    Found 9-bit register for signal <flags>.
    Found 256-bit register for signal <n0293[255:0]>.
    Found 4 bit to 16 bit decoder compact to one-hot for signal <addr_d[3]_Decoder_42_OUT> created at line 98
    Found 2 bit to 4 bit decoder compact to one-hot for signal <addr_d[1]_Decoder_59_OUT> created at line 99
    Found 16-bit 16-to-1 multiplexer for signal <addr_a[3]_r[15][15]_wide_mux_3_OUT> created at line 65.
    Found 8-bit 16-to-1 multiplexer for signal <addr_a_8[3]_r[15][15]_wide_mux_5_OUT> created at line 66.
    Found 8-bit 16-to-1 multiplexer for signal <addr_a[3]_r[15][7]_wide_mux_6_OUT> created at line 66.
    Found 16-bit 16-to-1 multiplexer for signal <addr_b[3]_r[15][15]_wide_mux_8_OUT> created at line 68.
    Found 8-bit 16-to-1 multiplexer for signal <addr_b_8[3]_r[15][15]_wide_mux_10_OUT> created at line 69.
    Found 8-bit 16-to-1 multiplexer for signal <addr_b[3]_r[15][7]_wide_mux_11_OUT> created at line 69.
    Found 16-bit 16-to-1 multiplexer for signal <addr_c[3]_r[15][15]_wide_mux_13_OUT> created at line 71.
    Found 8-bit 16-to-1 multiplexer for signal <addr_c_8[3]_r[15][15]_wide_mux_15_OUT> created at line 72.
    Found 8-bit 16-to-1 multiplexer for signal <addr_c[3]_r[15][7]_wide_mux_16_OUT> created at line 72.
    Found 16-bit 16-to-1 multiplexer for signal <s> created at line 74.
    Summary:
	inferred 265 D-type flip-flop(s).
	inferred 393 Multiplexer(s).
	inferred   2 Decoder(s).
Unit <zet_regfile> synthesized.

Synthesizing Unit <zet_jmp_cond>.
    Related source file is "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/zet_jmp_cond.v".
    Found 1-bit 16-to-1 multiplexer for signal <cond[3]_zf_Mux_6_o> created at line 49.
    Found 1-bit 4-to-1 multiplexer for signal <_n0038> created at line 43.
    Summary:
	inferred   4 Multiplexer(s).
Unit <zet_jmp_cond> synthesized.

Synthesizing Unit <register>.
    Related source file is "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/8088.v".
        width = 8
    Found 8-bit register for signal <q>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <register> synthesized.

Synthesizing Unit <control_fsm>.
    Related source file is "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/8088.v".
    Found 3-bit register for signal <state>.
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 5                                              |
    | Inputs             | 1                                              |
    | Outputs            | 6                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (negative)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit adder for signal <bytes_transferred[3]_GND_57_o_add_10_OUT> created at line 349.
    Found 1-bit 4-to-1 multiplexer for signal <write_bus> created at line 236.
    Found 1-bit 4-to-1 multiplexer for signal <rd_n> created at line 242.
    Found 1-bit 4-to-1 multiplexer for signal <wr_n> created at line 241.
    Found 4-bit comparator equal for signal <data_tran_done> created at line 268
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   1 Comparator(s).
	inferred  19 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <control_fsm> synthesized.

Synthesizing Unit <counter_1>.
    Related source file is "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/8088.v".
        width = 4
    Found 4-bit register for signal <count>.
    Found 4-bit adder for signal <count[3]_GND_58_o_add_0_OUT> created at line 550.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   4 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <counter_1> synthesized.

Synthesizing Unit <hold_fsm>.
    Related source file is "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/8088.v".
    Found 2-bit register for signal <state>.
    Found 4x2-bit Read Only RAM for signal <_n0034>
WARNING:Xst:737 - Found 1-bit latch for signal <next_state<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <next_state<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   1 RAM(s).
	inferred   2 D-type flip-flop(s).
	inferred   2 Latch(s).
	inferred   1 Multiplexer(s).
Unit <hold_fsm> synthesized.

Synthesizing Unit <counter_2>.
    Related source file is "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/8088.v".
        width = 2
    Found 2-bit register for signal <count>.
    Found 2-bit adder for signal <count[1]_GND_60_o_add_0_OUT> created at line 550.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   2 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <counter_2> synthesized.

Synthesizing Unit <intel8259>.
    Related source file is "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/8259.v".
        idle = 8'b00000001
        issue = 8'b00000010
        waiteoir = 8'b00000100
        done = 8'b00001000
        reboot = 8'b00010000
WARNING:Xst:647 - Input <cas> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 8-bit register for signal <irr_clr>.
    Found 8-bit register for signal <isr>.
    Found 8-bit register for signal <imr>.
    Found 8-bit register for signal <eoir>.
    Found 8-bit register for signal <s>.
    Found 8-bit register for signal <iid>.
    Found 1-bit register for signal <irr_0>.
    Found 1-bit register for signal <irr_1>.
    Found 1-bit register for signal <irr_2>.
    Found 1-bit register for signal <irr_3>.
    Found 1-bit register for signal <irr_4>.
    Found 1-bit register for signal <irr_5>.
    Found 1-bit register for signal <irr_6>.
    Found 1-bit register for signal <irr_7>.
    Found finite state machine <FSM_2> for signal <s>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 14                                             |
    | Inputs             | 5                                              |
    | Outputs            | 5                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00000001                                       |
    | Power Up State     | 00000001                                       |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit tristate buffer for signal <d<7>> created at line 106
    Found 1-bit tristate buffer for signal <d<6>> created at line 106
    Found 1-bit tristate buffer for signal <d<5>> created at line 106
    Found 1-bit tristate buffer for signal <d<4>> created at line 106
    Found 1-bit tristate buffer for signal <d<3>> created at line 106
    Found 1-bit tristate buffer for signal <d<2>> created at line 106
    Found 1-bit tristate buffer for signal <d<1>> created at line 106
    Found 1-bit tristate buffer for signal <d<0>> created at line 106
WARNING:Xst:737 - Found 1-bit latch for signal <dout<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <dout<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <dout<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <dout<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <dout<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <dout<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <dout<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <dout<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <clrisr>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred  48 D-type flip-flop(s).
	inferred   9 Latch(s).
	inferred  30 Multiplexer(s).
	inferred   8 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <intel8259> synthesized.

Synthesizing Unit <intel8288>.
    Related source file is "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/8288.v".
        s0 = 2'b00
        s1 = 2'b01
        s2 = 2'b10
        s3 = 2'b11
WARNING:Xst:647 - Input <iob> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 2-bit register for signal <state>.
    Found 1-bit register for signal <amwc>.
    Found 1-bit register for signal <iorc>.
    Found 1-bit register for signal <aiowc>.
    Found 1-bit register for signal <inta>.
    Found 1-bit register for signal <mrdc>.
    Found finite state machine <FSM_3> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 6                                              |
    | Inputs             | 2                                              |
    | Outputs            | 6                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit tristate buffer for signal <mrdc_n> created at line 57
    Found 1-bit tristate buffer for signal <amwc_n> created at line 58
    Found 1-bit tristate buffer for signal <iorc_n> created at line 59
    Found 1-bit tristate buffer for signal <aiowc_n> created at line 60
    Summary:
	inferred   5 D-type flip-flop(s).
	inferred  17 Multiplexer(s).
	inferred   4 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <intel8288> synthesized.

Synthesizing Unit <ls374>.
    Related source file is "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/ls374.v".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 4-bit register for signal <rq>.
    Found 1-bit tristate buffer for signal <q<3>> created at line 27
    Found 1-bit tristate buffer for signal <q<2>> created at line 27
    Found 1-bit tristate buffer for signal <q<1>> created at line 27
    Found 1-bit tristate buffer for signal <q<0>> created at line 27
    Summary:
	inferred   4 D-type flip-flop(s).
	inferred   4 Tristate(s).
Unit <ls374> synthesized.

Synthesizing Unit <ls373>.
    Related source file is "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/ls373.v".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 8-bit register for signal <rq>.
    Found 1-bit tristate buffer for signal <q<7>> created at line 27
    Found 1-bit tristate buffer for signal <q<6>> created at line 27
    Found 1-bit tristate buffer for signal <q<5>> created at line 27
    Found 1-bit tristate buffer for signal <q<4>> created at line 27
    Found 1-bit tristate buffer for signal <q<3>> created at line 27
    Found 1-bit tristate buffer for signal <q<2>> created at line 27
    Found 1-bit tristate buffer for signal <q<1>> created at line 27
    Found 1-bit tristate buffer for signal <q<0>> created at line 27
    Summary:
	inferred   8 D-type flip-flop(s).
	inferred   8 Tristate(s).
Unit <ls373> synthesized.

Synthesizing Unit <ls245>.
    Related source file is "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/ls245.v".
    Found 1-bit tristate buffer for signal <a<7>> created at line 21
    Found 1-bit tristate buffer for signal <a<6>> created at line 21
    Found 1-bit tristate buffer for signal <a<5>> created at line 21
    Found 1-bit tristate buffer for signal <a<4>> created at line 21
    Found 1-bit tristate buffer for signal <a<3>> created at line 21
    Found 1-bit tristate buffer for signal <a<2>> created at line 21
    Found 1-bit tristate buffer for signal <a<1>> created at line 21
    Found 1-bit tristate buffer for signal <a<0>> created at line 21
    Found 1-bit tristate buffer for signal <b<7>> created at line 22
    Found 1-bit tristate buffer for signal <b<6>> created at line 22
    Found 1-bit tristate buffer for signal <b<5>> created at line 22
    Found 1-bit tristate buffer for signal <b<4>> created at line 22
    Found 1-bit tristate buffer for signal <b<3>> created at line 22
    Found 1-bit tristate buffer for signal <b<2>> created at line 22
    Found 1-bit tristate buffer for signal <b<1>> created at line 22
    Found 1-bit tristate buffer for signal <b<0>> created at line 22
    Summary:
	inferred  16 Tristate(s).
Unit <ls245> synthesized.

Synthesizing Unit <sheet2>.
    Related source file is "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/motherboard.v".
WARNING:Xst:647 - Input <xd7> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/motherboard.v" line 753: Output port <t25> of the instance <td2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/motherboard.v" line 753: Output port <t50> of the instance <td2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/motherboard.v" line 753: Output port <t75> of the instance <td2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/motherboard.v" line 753: Output port <t100> of the instance <td2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/motherboard.v" line 753: Output port <t125> of the instance <td2> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <aen_brd>.
    Found 1-bit register for signal <b5>.
    Found 1-bit register for signal <b7>.
    Found 1-bit register for signal <holda>.
    Found 1-bit register for signal <b3>.
    Found 1-bit register for signal <rdy_wait>.
    WARNING:Xst:2404 -  FFs/Latches <allow_nmi<0:0>> (without init value) have a constant value of 0 in block <sheet2>.
    Summary:
	inferred   6 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <sheet2> synthesized.

Synthesizing Unit <timedelay>.
    Related source file is "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/timedelay.v".
    Summary:
	no macro.
Unit <timedelay> synthesized.

Synthesizing Unit <tds>.
    Related source file is "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/timedelay.v".
    Found 1-bit register for signal <q>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <tds> synthesized.

Synthesizing Unit <sheet3>.
    Related source file is "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/motherboard.v".
WARNING:Xst:2898 - Port 'rst', unconnected in block instance 'td0', is tied to GND.
INFO:Xst:3210 - "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/motherboard.v" line 884: Output port <t50> of the instance <td0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/motherboard.v" line 884: Output port <t75> of the instance <td0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/motherboard.v" line 884: Output port <t100> of the instance <td0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/motherboard.v" line 884: Output port <t125> of the instance <td0> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <sheet3> synthesized.

Synthesizing Unit <ls138>.
    Related source file is "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/ls138.v".
    Summary:
	inferred   1 Multiplexer(s).
Unit <ls138> synthesized.

Synthesizing Unit <sheet4>.
    Related source file is "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/motherboard.v".
INFO:Xst:3210 - "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/motherboard.v" line 939: Output port <aen> of the instance <i8237> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <sheet4> synthesized.

Synthesizing Unit <intel8237A>.
    Related source file is "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/8237.v".
        IDLE = 0
        S0 = 1
        SS1 = 2
        SSB2 = 3
        SS2 = 4
        SS3 = 5
        SS4 = 6
        Z_8 = 8'bzzzzzzzz
        Z_4 = 4'bzzzz
        C0_16 = 16'b0000000000000000
        C0_8 = 8'b00000000
        CFF_8 = 8'b11111111
        C0_6 = 6'b000000
        C0_4 = 4'b0000
        C1_4 = 4'b1111
        BT = 2'b10
WARNING:Xst:647 - Input <ready> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 8-bit register for signal <state[2]_dff_523_OUT>.
    Found 1-bit register for signal <reset_clk_DFF_1977>.
    Found 1-bit register for signal <state[2]_clk_DFF_1985_q>.
    Found 1-bit register for signal <reset_clk_DFF_1986>.
    Found 1-bit register for signal <reset_clk_DFF_1988>.
    Found 1-bit register for signal <reset_clk_DFF_1990>.
    Found 4-bit register for signal <state[2]_dff_542_OUT>.
    Found 1-bit register for signal <reset_clk_DFF_1991>.
    Found 4-bit register for signal <state[2]_dff_547_OUT>.
    Found 2-bit register for signal <ca0>.
    Found 2-bit register for signal <cw0>.
    Found 2-bit register for signal <ba0>.
    Found 2-bit register for signal <bw0>.
    Found 2-bit register for signal <ca1>.
    Found 2-bit register for signal <cw1>.
    Found 2-bit register for signal <ba1>.
    Found 2-bit register for signal <bw1>.
    Found 2-bit register for signal <ca2>.
    Found 2-bit register for signal <cw2>.
    Found 2-bit register for signal <ba2>.
    Found 2-bit register for signal <bw2>.
    Found 2-bit register for signal <ca3>.
    Found 2-bit register for signal <cw3>.
    Found 2-bit register for signal <ba3>.
    Found 2-bit register for signal <bw3>.
    Found 1-bit register for signal <hrq>.
    Found 4-bit register for signal <dack>.
    Found 1-bit register for signal <aen>.
    Found 1-bit register for signal <adstb>.
    Found 1-bit register for signal <memr>.
    Found 1-bit register for signal <memw>.
    Found 16-bit register for signal <curr_addr>.
    Found 16-bit register for signal <curr_word>.
    Found 16-bit register for signal <base_addr>.
    Found 16-bit register for signal <base_word>.
    Found 8-bit register for signal <command>.
    Found 6-bit register for signal <mode>.
    Found 4-bit register for signal <request>.
    Found 4-bit register for signal <mask>.
    Found 1-bit register for signal <mast_clr>.
    Found 2-bit register for signal <channel>.
    Found 1-bit register for signal <adstb_needed>.
    Found 3-bit register for signal <state>.
    Found finite state machine <FSM_4> for signal <ca0>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 50                                             |
    | Inputs             | 13                                             |
    | Outputs            | 1                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_5> for signal <cw0>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 50                                             |
    | Inputs             | 13                                             |
    | Outputs            | 1                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_6> for signal <ba0>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 44                                             |
    | Inputs             | 10                                             |
    | Outputs            | 1                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_7> for signal <bw0>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 44                                             |
    | Inputs             | 10                                             |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_8> for signal <ca1>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 50                                             |
    | Inputs             | 13                                             |
    | Outputs            | 1                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_9> for signal <cw1>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 50                                             |
    | Inputs             | 13                                             |
    | Outputs            | 1                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_10> for signal <ba1>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 44                                             |
    | Inputs             | 10                                             |
    | Outputs            | 1                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_11> for signal <bw1>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 44                                             |
    | Inputs             | 10                                             |
    | Outputs            | 1                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_12> for signal <ca2>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 50                                             |
    | Inputs             | 13                                             |
    | Outputs            | 1                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_13> for signal <cw2>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 50                                             |
    | Inputs             | 13                                             |
    | Outputs            | 1                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_14> for signal <ba2>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 44                                             |
    | Inputs             | 10                                             |
    | Outputs            | 1                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_15> for signal <bw2>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 49                                             |
    | Inputs             | 12                                             |
    | Outputs            | 1                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_16> for signal <ca3>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 50                                             |
    | Inputs             | 13                                             |
    | Outputs            | 1                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_17> for signal <cw3>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 50                                             |
    | Inputs             | 13                                             |
    | Outputs            | 1                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_18> for signal <ba3>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 44                                             |
    | Inputs             | 10                                             |
    | Outputs            | 1                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_19> for signal <bw3>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 44                                             |
    | Inputs             | 10                                             |
    | Outputs            | 1                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_20> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 24                                             |
    | Inputs             | 7                                              |
    | Outputs            | 8                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16-bit adder for signal <curr_addr[15]_GND_126_o_add_417_OUT> created at line 733.
    Found 16-bit subtractor for signal <GND_126_o_GND_126_o_sub_408_OUT<15:0>> created at line 724.
    Found 16-bit subtractor for signal <GND_126_o_GND_126_o_sub_415_OUT<15:0>> created at line 728.
    Found 2 bit to 4 bit decoder compact to one-hot for signal <channel[1]_Decoder_396_OUT> created at line 702
    Found 8-bit 8-to-1 multiplexer for signal <_n1324> created at line 407.
    Found 1-bit tristate buffer for signal <memr_io> created at line 88
    Found 1-bit tristate buffer for signal <memw_io> created at line 89
    Found 1-bit tristate buffer for signal <db<7>> created at line 91
    Found 1-bit tristate buffer for signal <db<6>> created at line 91
    Found 1-bit tristate buffer for signal <db<5>> created at line 91
    Found 1-bit tristate buffer for signal <db<4>> created at line 91
    Found 1-bit tristate buffer for signal <db<3>> created at line 91
    Found 1-bit tristate buffer for signal <db<2>> created at line 91
    Found 1-bit tristate buffer for signal <db<1>> created at line 91
    Found 1-bit tristate buffer for signal <db<0>> created at line 91
    Found 1-bit tristate buffer for signal <ior> created at line 91
    Found 1-bit tristate buffer for signal <iow> created at line 91
    Found 1-bit tristate buffer for signal <eopp> created at line 91
    Found 1-bit tristate buffer for signal <a3_0<3>> created at line 91
    Found 1-bit tristate buffer for signal <a3_0<2>> created at line 91
    Found 1-bit tristate buffer for signal <a3_0<1>> created at line 91
    Found 1-bit tristate buffer for signal <a3_0<0>> created at line 91
    Found 1-bit tristate buffer for signal <a7_4<3>> created at line 91
    Found 1-bit tristate buffer for signal <a7_4<2>> created at line 91
    Found 1-bit tristate buffer for signal <a7_4<1>> created at line 91
    Found 1-bit tristate buffer for signal <a7_4<0>> created at line 91
    WARNING:Xst:2404 -  FFs/Latches <eopp<0:0>> (without init value) have a constant value of 1 in block <intel8237A>.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 111 D-type flip-flop(s).
	inferred  96 Multiplexer(s).
	inferred   1 Decoder(s).
	inferred  21 Tristate(s).
	inferred  17 Finite State Machine(s).
Unit <intel8237A> synthesized.

Synthesizing Unit <ls244>.
    Related source file is "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/ls244.v".
    Found 1-bit tristate buffer for signal <y1<3>> created at line 20
    Found 1-bit tristate buffer for signal <y1<2>> created at line 20
    Found 1-bit tristate buffer for signal <y1<1>> created at line 20
    Found 1-bit tristate buffer for signal <y1<0>> created at line 20
    Found 1-bit tristate buffer for signal <y2<3>> created at line 21
    Found 1-bit tristate buffer for signal <y2<2>> created at line 21
    Found 1-bit tristate buffer for signal <y2<1>> created at line 21
    Found 1-bit tristate buffer for signal <y2<0>> created at line 21
    Summary:
	inferred   8 Tristate(s).
Unit <ls244> synthesized.

Synthesizing Unit <ls670>.
    Related source file is "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/ls670.v".
    Found 4-bit 4-to-1 multiplexer for signal <qr> created at line 30.
    Found 1-bit tristate buffer for signal <q<3>> created at line 40
    Found 1-bit tristate buffer for signal <q<2>> created at line 40
    Found 1-bit tristate buffer for signal <q<1>> created at line 40
    Found 1-bit tristate buffer for signal <q<0>> created at line 40
WARNING:Xst:737 - Found 1-bit latch for signal <q0<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <q0<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <q0<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <q1<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <q1<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <q1<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <q1<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <q2<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <q2<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <q2<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <q2<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <q3<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <q3<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <q3<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <q3<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <q0<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred  16 Latch(s).
	inferred   1 Multiplexer(s).
	inferred   4 Tristate(s).
Unit <ls670> synthesized.

Synthesizing Unit <sheet5>.
    Related source file is "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/motherboard.v".
WARNING:Xst:647 - Input <a<19:13>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cs_n<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <sheet5> synthesized.

Synthesizing Unit <rom>.
    Related source file is "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/rds.v".
    Found 1-bit tristate buffer for signal <d<7>> created at line 82
    Found 1-bit tristate buffer for signal <d<6>> created at line 82
    Found 1-bit tristate buffer for signal <d<5>> created at line 82
    Found 1-bit tristate buffer for signal <d<4>> created at line 82
    Found 1-bit tristate buffer for signal <d<3>> created at line 82
    Found 1-bit tristate buffer for signal <d<2>> created at line 82
    Found 1-bit tristate buffer for signal <d<1>> created at line 82
    Found 1-bit tristate buffer for signal <d<0>> created at line 82
    Summary:
	inferred   8 Tristate(s).
Unit <rom> synthesized.

Synthesizing Unit <sheet7>.
    Related source file is "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/motherboard.v".
    Found 1-bit tristate buffer for signal <d<7>> created at line 1248
    Found 1-bit tristate buffer for signal <d<6>> created at line 1248
    Found 1-bit tristate buffer for signal <d<5>> created at line 1248
    Found 1-bit tristate buffer for signal <d<4>> created at line 1248
    Found 1-bit tristate buffer for signal <d<3>> created at line 1248
    Found 1-bit tristate buffer for signal <d<2>> created at line 1248
    Found 1-bit tristate buffer for signal <d<1>> created at line 1248
    Found 1-bit tristate buffer for signal <d<0>> created at line 1248
    Summary:
	inferred   1 Multiplexer(s).
	inferred   8 Tristate(s).
Unit <sheet7> synthesized.

Synthesizing Unit <sheet8>.
    Related source file is "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/motherboard.v".
WARNING:Xst:647 - Input <dack0_brd_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 12-bit register for signal <count>.
    Found 1-bit register for signal <pclka>.
    Found 12-bit subtractor for signal <GND_199_o_GND_199_o_sub_5_OUT<11:0>> created at line 1347.
    Found 12-bit comparator lessequal for signal <n0004> created at line 1308
    WARNING:Xst:2404 -  FFs/Latches <drq0<0:0>> (without init value) have a constant value of 0 in block <sheet8>.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  13 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <sheet8> synthesized.

Synthesizing Unit <intel8253>.
    Related source file is "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/8253.v".
    Summary:
	no macro.
Unit <intel8253> synthesized.

Synthesizing Unit <i8253>.
    Related source file is "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/8253.v".
    Summary:
	no macro.
Unit <i8253> synthesized.

Synthesizing Unit <supercounter_1>.
    Related source file is "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/8253.v".
        CNTVAL = 0
        idle = 8'b00000000
        rlsb = 8'b00000001
        rmsb = 8'b00000010
        cnt0 = 8'b00000011
        halt = 8'b00000100
        cnt1 = 8'b00000101
        cnt2 = 8'b00000110
        cnt3 = 8'b00000111
        cnt4 = 8'b00001000
        cnt5 = 8'b00001001
        cnt6 = 8'b00001010
    Found 2-bit register for signal <readcontrol>.
    Found 16-bit register for signal <count>.
    Found 16-bit register for signal <latchcount>.
    Found 8-bit register for signal <state>.
    Found 8-bit register for signal <control>.
    Found 8-bit register for signal <countmsb>.
    Found 8-bit register for signal <countlsb>.
    Found 8-bit register for signal <dataout>.
    Found finite state machine <FSM_21> for signal <readcontrol>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 19                                             |
    | Inputs             | 4                                              |
    | Outputs            | 4                                              |
    | Clock              | ZCLK (rising_edge)                             |
    | Reset              | RST_ (negative)                                |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_22> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 11                                             |
    | Transitions        | 46                                             |
    | Inputs             | 7                                              |
    | Outputs            | 11                                             |
    | Clock              | ZCLK (rising_edge)                             |
    | Reset              | RST_ (negative)                                |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00000000                                       |
    | Power Up State     | 00000000                                       |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16-bit subtractor for signal <GND_202_o_GND_202_o_sub_37_OUT<15:0>> created at line 931.
    Found 1-bit tristate buffer for signal <D0> created at line 845
    Found 1-bit tristate buffer for signal <D1> created at line 845
    Found 1-bit tristate buffer for signal <D2> created at line 845
    Found 1-bit tristate buffer for signal <D3> created at line 845
    Found 1-bit tristate buffer for signal <D4> created at line 845
    Found 1-bit tristate buffer for signal <D5> created at line 845
    Found 1-bit tristate buffer for signal <D6> created at line 845
    Found 1-bit tristate buffer for signal <D7> created at line 845
    Found 16-bit comparator greater for signal <halfcount[15]_count[15]_LessThan_56_o> created at line 1030
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  64 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  20 Multiplexer(s).
	inferred   8 Tristate(s).
	inferred   2 Finite State Machine(s).
Unit <supercounter_1> synthesized.

Synthesizing Unit <COUNT>.
    Related source file is "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/8253.v".
        CNTVAL = 1
INFO:Xst:3210 - "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/8253.v" line 449: Output port <CLRLATCH> of the instance <READ> is unconnected or connected to loadless signal.
    Found 8-bit register for signal <LATCHMSB>.
    Found 8-bit register for signal <LATCHLSB>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <COUNT> synthesized.

Synthesizing Unit <read>.
    Related source file is "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/8253.v".
    Found 1-bit 3-to-1 multiplexer for signal <MODE[5]_LATCHMSB[7]_Mux_8_o> created at line 721.
    Found 1-bit 3-to-1 multiplexer for signal <MODE[5]_LATCHMSB[7]_Mux_10_o> created at line 721.
    Found 1-bit 3-to-1 multiplexer for signal <MODE[5]_LATCHMSB[7]_Mux_12_o> created at line 721.
    Found 1-bit 3-to-1 multiplexer for signal <MODE[5]_LATCHMSB[7]_Mux_14_o> created at line 721.
    Found 1-bit 3-to-1 multiplexer for signal <MODE[5]_LATCHMSB[7]_Mux_16_o> created at line 721.
    Found 1-bit 3-to-1 multiplexer for signal <MODE[5]_LATCHMSB[7]_Mux_18_o> created at line 721.
    Found 1-bit 3-to-1 multiplexer for signal <MODE[5]_LATCHMSB[7]_Mux_20_o> created at line 721.
    Found 1-bit 3-to-1 multiplexer for signal <MODE[5]_LATCHMSB[7]_Mux_22_o> created at line 721.
    Found 1-bit tristate buffer for signal <D<7>> created at line 716
    Found 1-bit tristate buffer for signal <D<6>> created at line 716
    Found 1-bit tristate buffer for signal <D<5>> created at line 716
    Found 1-bit tristate buffer for signal <D<4>> created at line 716
    Found 1-bit tristate buffer for signal <D<3>> created at line 716
    Found 1-bit tristate buffer for signal <D<2>> created at line 716
    Found 1-bit tristate buffer for signal <D<1>> created at line 716
    Found 1-bit tristate buffer for signal <D<0>> created at line 716
WARNING:Xst:737 - Found 1-bit latch for signal <DREG<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <DREG<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <DREG<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <DREG<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <DREG<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <DREG<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <DREG<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <DREG<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <CLRREADLSB>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <CLRLATCH>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <READLSB>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred  11 Latch(s).
	inferred  18 Multiplexer(s).
	inferred   8 Tristate(s).
Unit <read> synthesized.

Synthesizing Unit <cntreg>.
    Related source file is "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/8253.v".
    Found 1-bit register for signal <loadsync>.
    Found 1-bit register for signal <OUTEN>.
    Found 8-bit register for signal <COUNTMSB>.
    Found 8-bit register for signal <COUNTLSB>.
    Found 1-bit register for signal <loadbuf>.
    Found 1-bit register for signal <lsbflag>.
    Summary:
	inferred  20 D-type flip-flop(s).
	inferred   5 Multiplexer(s).
Unit <cntreg> synthesized.

Synthesizing Unit <modereg>.
    Related source file is "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/8253.v".
WARNING:Xst:647 - Input <D<7:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 6-bit register for signal <modereg>.
    Found 1-bit register for signal <LATCHCNT>.
    Summary:
	inferred   7 D-type flip-flop(s).
	inferred   6 Multiplexer(s).
Unit <modereg> synthesized.

Synthesizing Unit <downcntr>.
    Related source file is "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/8253.v".
WARNING:Xst:647 - Input <MODE<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ZCLK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <CLRLOAD>.
    Found 16-bit register for signal <COUNT>.
    Found 16-bit subtractor for signal <GND_234_o_GND_234_o_sub_8_OUT<15:0>> created at line 307.
    Found 16-bit subtractor for signal <GND_234_o_GND_234_o_sub_10_OUT<15:0>> created at line 309.
    Found 16-bit subtractor for signal <GND_234_o_GND_234_o_sub_12_OUT<15:0>> created at line 311.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  17 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <downcntr> synthesized.

Synthesizing Unit <outctrl>.
    Related source file is "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/8253.v".
WARNING:Xst:647 - Input <CLK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <CLRTRIG>.
    Found 1-bit register for signal <OUT>.
    Found 1-bit register for signal <RELOAD>.
    Found 1-bit register for signal <TRIG>.
    Summary:
	inferred   4 D-type flip-flop(s).
	inferred  23 Multiplexer(s).
Unit <outctrl> synthesized.

Synthesizing Unit <supercounter_2>.
    Related source file is "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/8253.v".
        CNTVAL = 2
        idle = 8'b00000000
        rlsb = 8'b00000001
        rmsb = 8'b00000010
        cnt0 = 8'b00000011
        halt = 8'b00000100
        cnt1 = 8'b00000101
        cnt2 = 8'b00000110
        cnt3 = 8'b00000111
        cnt4 = 8'b00001000
        cnt5 = 8'b00001001
        cnt6 = 8'b00001010
    Found 2-bit register for signal <readcontrol>.
    Found 16-bit register for signal <count>.
    Found 16-bit register for signal <latchcount>.
    Found 8-bit register for signal <state>.
    Found 8-bit register for signal <control>.
    Found 8-bit register for signal <countmsb>.
    Found 8-bit register for signal <countlsb>.
    Found 8-bit register for signal <dataout>.
    Found finite state machine <FSM_23> for signal <readcontrol>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 19                                             |
    | Inputs             | 4                                              |
    | Outputs            | 4                                              |
    | Clock              | ZCLK (rising_edge)                             |
    | Reset              | RST_ (negative)                                |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_24> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 11                                             |
    | Transitions        | 46                                             |
    | Inputs             | 7                                              |
    | Outputs            | 11                                             |
    | Clock              | ZCLK (rising_edge)                             |
    | Reset              | RST_ (negative)                                |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00000000                                       |
    | Power Up State     | 00000000                                       |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16-bit subtractor for signal <GND_237_o_GND_237_o_sub_37_OUT<15:0>> created at line 931.
    Found 1-bit tristate buffer for signal <D0> created at line 845
    Found 1-bit tristate buffer for signal <D1> created at line 845
    Found 1-bit tristate buffer for signal <D2> created at line 845
    Found 1-bit tristate buffer for signal <D3> created at line 845
    Found 1-bit tristate buffer for signal <D4> created at line 845
    Found 1-bit tristate buffer for signal <D5> created at line 845
    Found 1-bit tristate buffer for signal <D6> created at line 845
    Found 1-bit tristate buffer for signal <D7> created at line 845
    Found 16-bit comparator greater for signal <halfcount[15]_count[15]_LessThan_56_o> created at line 1030
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  64 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  20 Multiplexer(s).
	inferred   8 Tristate(s).
	inferred   2 Finite State Machine(s).
Unit <supercounter_2> synthesized.

Synthesizing Unit <sn75477>.
    Related source file is "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/75477.v".
    Summary:
	no macro.
Unit <sn75477> synthesized.

Synthesizing Unit <sheet9>.
    Related source file is "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/motherboard.v".
    Summary:
	inferred   1 Multiplexer(s).
Unit <sheet9> synthesized.

Synthesizing Unit <intel8255>.
    Related source file is "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/8255.v".
    Found 8-bit register for signal <pb>.
    Found 1-bit tristate buffer for signal <d<7>> created at line 38
    Found 1-bit tristate buffer for signal <d<6>> created at line 38
    Found 1-bit tristate buffer for signal <d<5>> created at line 38
    Found 1-bit tristate buffer for signal <d<4>> created at line 38
    Found 1-bit tristate buffer for signal <d<3>> created at line 38
    Found 1-bit tristate buffer for signal <d<2>> created at line 38
    Found 1-bit tristate buffer for signal <d<1>> created at line 38
    Found 1-bit tristate buffer for signal <d<0>> created at line 38
WARNING:Xst:737 - Found 1-bit latch for signal <pdo<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pdo<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pdo<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pdo<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pdo<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pdo<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pdo<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pdo<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   8 D-type flip-flop(s).
	inferred   8 Latch(s).
	inferred  16 Multiplexer(s).
	inferred   8 Tristate(s).
Unit <intel8255> synthesized.

Synthesizing Unit <keyinterface>.
    Related source file is "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/8042.v".
        idle = 8'b00000001
        data = 8'b00000010
        wclr = 8'b00000100
        f0s0 = 8'b00001000
        f0s1 = 8'b00010000
        f0s2 = 8'b00100000
        pb60 = 8'b01000000
        pb61 = 8'b10000000
    Found 8-bit register for signal <pa>.
    Found 1-bit register for signal <irq1>.
    Found 8-bit register for signal <state>.
    Found finite state machine <FSM_25> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 33                                             |
    | Inputs             | 6                                              |
    | Outputs            | 8                                              |
    | Clock              | pclk (rising_edge)                             |
    | Reset              | reset_n (negative)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00000001                                       |
    | Power Up State     | 00000001                                       |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 256x8-bit Read Only RAM for signal <tdata>
    Summary:
	inferred   1 RAM(s).
	inferred   9 D-type flip-flop(s).
	inferred  17 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <keyinterface> synthesized.

Synthesizing Unit <keyload>.
    Related source file is "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/8042.v".
        idle = 8'b00000001
        act0 = 8'b00000010
        act1 = 8'b00000100
        act2 = 8'b00001000
        act3 = 8'b00010000
        act4 = 8'b00100000
        act5 = 8'b01000000
        act6 = 8'b10000000
        tc = 16'b0000110111010011
        endcount = 16'b0100000000000000
    Found 16-bit register for signal <delaycounter>.
    Found 16-bit register for signal <counter>.
    Found 8-bit register for signal <state>.
    Found finite state machine <FSM_26> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 14                                             |
    | Inputs             | 5                                              |
    | Outputs            | 8                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst_n (negative)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00000001                                       |
    | Power Up State     | 00000001                                       |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16-bit adder for signal <delaycounter[15]_GND_268_o_add_24_OUT> created at line 671.
    Found 16-bit adder for signal <counter[15]_GND_268_o_add_29_OUT> created at line 684.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  32 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <keyload> synthesized.

Synthesizing Unit <keyin>.
    Related source file is "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/8042.v".
        b1 = 8'b00000001
        b2 = 8'b00000010
        b3 = 8'b00000011
        b4 = 8'b00000100
        b5 = 8'b00000101
        b6 = 8'b00000110
        b7 = 8'b00000111
        b8 = 8'b00001000
        b9 = 8'b00001001
        b10 = 8'b00001010
        b11 = 8'b00001011
    Found 1-bit register for signal <dataout<7>>.
    Found 1-bit register for signal <dataout<6>>.
    Found 1-bit register for signal <dataout<5>>.
    Found 1-bit register for signal <dataout<4>>.
    Found 1-bit register for signal <dataout<3>>.
    Found 1-bit register for signal <dataout<2>>.
    Found 1-bit register for signal <dataout<1>>.
    Found 1-bit register for signal <dataout<0>>.
    Found 1-bit register for signal <newdata>.
    Found 8-bit register for signal <b>.
    Found finite state machine <FSM_27> for signal <b>.
    -----------------------------------------------------------------------
    | States             | 11                                             |
    | Transitions        | 21                                             |
    | Inputs             | 1                                              |
    | Outputs            | 15                                             |
    | Clock              | clk (falling_edge)                             |
    | Reset              | _n0069 (positive)                              |
    | Reset type         | synchronous                                    |
    | Reset State        | 00000001                                       |
    | Power Up State     | 00000001                                       |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit 11-to-1 multiplexer for signal <b[7]_dataout[7]_select_14_OUT> created at line 784.
    Summary:
	inferred   9 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <keyin> synthesized.

Synthesizing Unit <sheet10>.
    Related source file is "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/motherboard.v".
WARNING:Xst:647 - Input <dack_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <osc> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tc> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <aen> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset_drv> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ale> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <sheet10> synthesized.

Synthesizing Unit <vdu>.
    Related source file is "/afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/vdu.v".
        HOR_DISP_END = 10'b1001111111
        HOR_SYNC_BEG = 10'b1010001111
        HOR_SYNC_END = 10'b1011101111
        HOR_SCAN_END = 10'b1100011111
        HOR_DISP_CHR = 80
        HOR_VIDEO_ON = 10'b0000000111
        HOR_VIDEO_OFF = 10'b1010000111
        VER_DISP_END = 10'b0110010000
        VER_SYNC_BEG = 10'b0110011011
        VER_SYNC_END = 10'b0110011101
        VER_SCAN_END = 10'b0111000000
        VER_DISP_CHR = 5'b11001
    Found 11-bit register for signal <buff0_addr>.
    Found 8-bit register for signal <dataout>.
    Found 4-bit register for signal <reg_adr>.
    Found 7-bit register for signal <reg_hcursor>.
    Found 5-bit register for signal <reg_vcursor>.
    Found 4-bit register for signal <reg_cur_start>.
    Found 4-bit register for signal <reg_cur_end>.
    Found 10-bit register for signal <h_count>.
    Found 1-bit register for signal <horiz_sync>.
    Found 10-bit register for signal <v_count>.
    Found 1-bit register for signal <vert_sync>.
    Found 1-bit register for signal <video_on_h>.
    Found 1-bit register for signal <video_on_v>.
    Found 1-bit register for signal <cursor_on_h>.
    Found 1-bit register for signal <cursor_on_v>.
    Found 23-bit register for signal <blink_count>.
    Found 1-bit register for signal <vga0_rw>.
    Found 5-bit register for signal <row_addr>.
    Found 7-bit register for signal <col_addr>.
    Found 1-bit register for signal <vga1_rw>.
    Found 5-bit register for signal <row1_addr>.
    Found 7-bit register for signal <col1_addr>.
    Found 1-bit register for signal <vga2_rw>.
    Found 7-bit register for signal <ver_addr>.
    Found 7-bit register for signal <hor_addr>.
    Found 11-bit register for signal <buff_addr>.
    Found 11-bit register for signal <attr_addr>.
    Found 1-bit register for signal <video_on>.
    Found 1-bit register for signal <cursor_on>.
    Found 3-bit register for signal <vga_bg_colour>.
    Found 3-bit register for signal <vga_fg_colour>.
    Found 8-bit register for signal <vga_shift>.
    Found 2-bit register for signal <vga_red_o>.
    Found 2-bit register for signal <vga_green_o>.
    Found 2-bit register for signal <vga_blue_o>.
    Found 1-bit register for signal <intense>.
    Found 11-bit register for signal <attr0_addr>.
    Found 5-bit subtractor for signal <row_addr[4]_PWR_176_o_sub_116_OUT> created at line 400.
    Found 11-bit adder for signal <vga_addr> created at line 215.
    Found 10-bit adder for signal <h_count[9]_GND_273_o_add_83_OUT> created at line 346.
    Found 10-bit adder for signal <v_count[9]_GND_273_o_add_90_OUT> created at line 348.
    Found 23-bit adder for signal <blink_count[22]_GND_273_o_add_103_OUT> created at line 354.
    Found 7-bit adder for signal <GND_273_o_row1_addr[4]_add_117_OUT> created at line 406.
    Found 1-bit tristate buffer for signal <d<7>> created at line 281
    Found 1-bit tristate buffer for signal <d<6>> created at line 281
    Found 1-bit tristate buffer for signal <d<5>> created at line 281
    Found 1-bit tristate buffer for signal <d<4>> created at line 281
    Found 1-bit tristate buffer for signal <d<3>> created at line 281
    Found 1-bit tristate buffer for signal <d<2>> created at line 281
    Found 1-bit tristate buffer for signal <d<1>> created at line 281
    Found 1-bit tristate buffer for signal <d<0>> created at line 281
    Found 20-bit comparator lessequal for signal <n0031> created at line 228
    Found 20-bit comparator lessequal for signal <n0033> created at line 228
    Found 20-bit comparator lessequal for signal <n0036> created at line 229
    Found 20-bit comparator greater for signal <a[19]_PWR_176_o_LessThan_18_o> created at line 229
    Found 7-bit comparator equal for signal <h_count[9]_reg_hcursor[6]_equal_100_o> created at line 352
    Found 5-bit comparator equal for signal <v_count[8]_reg_vcursor[4]_equal_101_o> created at line 353
    Found 4-bit comparator lessequal for signal <n0129> created at line 353
    Found 4-bit comparator lessequal for signal <n0132> created at line 353
    Found 5-bit comparator greater for signal <row_addr[4]_PWR_176_o_LessThan_115_o> created at line 400
    Summary:
	inferred   6 Adder/Subtractor(s).
	inferred 189 D-type flip-flop(s).
	inferred   9 Comparator(s).
	inferred  21 Multiplexer(s).
	inferred   8 Tristate(s).
Unit <vdu> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 5
 256x8-bit single-port Read Only RAM                   : 1
 4x2-bit single-port Read Only RAM                     : 1
 512x50-bit single-port Read Only RAM                  : 1
 8x3-bit single-port Read Only RAM                     : 1
 8x4-bit single-port Read Only RAM                     : 1
# Multipliers                                          : 1
 17x17-bit multiplier                                  : 1
# Adders/Subtractors                                   : 84
 10-bit adder                                          : 3
 11-bit adder                                          : 2
 12-bit subtractor                                     : 1
 16-bit adder                                          : 6
 16-bit addsub                                         : 2
 16-bit subtractor                                     : 5
 17-bit adder                                          : 5
 18-bit adder                                          : 2
 2-bit adder                                           : 1
 20-bit adder                                          : 4
 23-bit adder                                          : 1
 3-bit adder                                           : 1
 3-bit subtractor                                      : 2
 34-bit adder                                          : 1
 35-bit adder                                          : 1
 35-bit addsub                                         : 16
 35-bit subtractor                                     : 1
 4-bit adder                                           : 2
 4-bit subtractor                                      : 3
 5-bit subtractor                                      : 3
 6-bit adder                                           : 7
 7-bit adder                                           : 3
 8-bit adder                                           : 4
 8-bit subtractor                                      : 2
 9-bit adder                                           : 4
 9-bit subtractor                                      : 2
# Registers                                            : 1214
 1-bit register                                        : 1115
 10-bit register                                       : 2
 11-bit register                                       : 4
 12-bit register                                       : 1
 16-bit register                                       : 13
 17-bit register                                       : 3
 18-bit register                                       : 2
 19-bit register                                       : 2
 2-bit register                                        : 6
 23-bit register                                       : 1
 256-bit register                                      : 1
 3-bit register                                        : 5
 34-bit register                                       : 2
 35-bit register                                       : 2
 4-bit register                                        : 8
 5-bit register                                        : 4
 6-bit register                                        : 3
 7-bit register                                        : 5
 8-bit register                                        : 33
 9-bit register                                        : 2
# Latches                                              : 46
 1-bit latch                                           : 46
# Comparators                                          : 47
 1-bit comparator not equal                            : 2
 10-bit comparator lessequal                           : 1
 10-bit comparator not equal                           : 1
 11-bit comparator lessequal                           : 1
 12-bit comparator lessequal                           : 1
 16-bit comparator equal                               : 1
 16-bit comparator greater                             : 2
 17-bit comparator lessequal                           : 1
 2-bit comparator not equal                            : 1
 20-bit comparator greater                             : 1
 20-bit comparator lessequal                           : 3
 3-bit comparator greater                              : 2
 4-bit comparator equal                                : 1
 4-bit comparator lessequal                            : 4
 5-bit comparator equal                                : 1
 5-bit comparator greater                              : 2
 5-bit comparator lessequal                            : 2
 6-bit comparator greater                              : 1
 6-bit comparator lessequal                            : 6
 7-bit comparator equal                                : 1
 7-bit comparator lessequal                            : 2
 8-bit comparator equal                                : 1
 8-bit comparator greater                              : 5
 8-bit comparator lessequal                            : 2
 9-bit comparator lessequal                            : 2
# Multiplexers                                         : 1170
 1-bit 16-to-1 multiplexer                             : 1
 1-bit 2-to-1 multiplexer                              : 857
 1-bit 3-to-1 multiplexer                              : 9
 1-bit 4-to-1 multiplexer                              : 4
 1-bit 8-to-1 multiplexer                              : 3
 10-bit 2-to-1 multiplexer                             : 2
 11-bit 2-to-1 multiplexer                             : 2
 12-bit 2-to-1 multiplexer                             : 1
 16-bit 16-to-1 multiplexer                            : 4
 16-bit 2-to-1 multiplexer                             : 80
 16-bit 8-to-1 multiplexer                             : 4
 17-bit 2-to-1 multiplexer                             : 6
 18-bit 2-to-1 multiplexer                             : 2
 2-bit 2-to-1 multiplexer                              : 15
 20-bit 2-to-1 multiplexer                             : 1
 3-bit 2-to-1 multiplexer                              : 11
 3-bit 7-to-1 multiplexer                              : 1
 32-bit 2-to-1 multiplexer                             : 2
 34-bit 2-to-1 multiplexer                             : 1
 35-bit 2-to-1 multiplexer                             : 1
 36-bit 2-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 27
 4-bit 4-to-1 multiplexer                              : 2
 5-bit 2-to-1 multiplexer                              : 9
 8-bit 11-to-1 multiplexer                             : 1
 8-bit 16-to-1 multiplexer                             : 6
 8-bit 2-to-1 multiplexer                              : 79
 8-bit 8-to-1 multiplexer                              : 1
 9-bit 2-to-1 multiplexer                              : 35
 9-bit 8-to-1 multiplexer                              : 2
# Logic shifters                                       : 6
 17-bit shifter logical left                           : 2
 17-bit shifter logical right                          : 1
 9-bit shifter logical left                            : 2
 9-bit shifter logical right                           : 1
# Decoders                                             : 3
 1-of-16 decoder                                       : 1
 1-of-4 decoder                                        : 2
# Tristates                                            : 201
 1-bit tristate buffer                                 : 201
# FSMs                                                 : 28
# Xors                                                 : 25
 1-bit xor2                                            : 23
 1-bit xor8                                            : 1
 16-bit xor2                                           : 1

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/game.ngc>.
Reading core <ipcore_dir/romcore.ngc>.
Reading core <ipcore_dir/newram.ngc>.
Reading core <ipcore_dir/charcore.ngc>.
Reading core <ipcore_dir/charram3.ngc>.
Reading core <ipcore_dir/attrram3.ngc>.
Loading core <game> for timing and area information for instance <gamerom>.
Loading core <romcore> for timing and area information for instance <crc>.
Loading core <newram> for timing and area information for instance <nero>.
Loading core <charcore> for timing and area information for instance <char_rom>.
Loading core <charram3> for timing and area information for instance <ram_2k_char_3>.
Loading core <attrram3> for timing and area information for instance <ram_2k_attr_3>.
WARNING:Xst:1290 - Hierarchical block <dff1> is unconnected in block <i8284>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <dff2> is unconnected in block <i8284>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <counter[5]_PWR_4_o_mod_10> is unconnected in block <i8284>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <hld_fsm> is unconnected in block <i8088>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <td10> is unconnected in block <td2>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <td15> is unconnected in block <td2>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <td20> is unconnected in block <td2>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <td25> is unconnected in block <td2>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <td30> is unconnected in block <td2>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <td35> is unconnected in block <td2>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <td40> is unconnected in block <td2>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <td45> is unconnected in block <td2>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <td50> is unconnected in block <td2>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <td55> is unconnected in block <td2>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <td60> is unconnected in block <td2>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <td65> is unconnected in block <td2>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <td70> is unconnected in block <td2>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <td75> is unconnected in block <td2>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <td80> is unconnected in block <td2>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <td85> is unconnected in block <td2>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <td90> is unconnected in block <td2>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <td95> is unconnected in block <td2>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <td100> is unconnected in block <td2>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <td105> is unconnected in block <td2>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <td110> is unconnected in block <td2>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <td115> is unconnected in block <td2>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <td120> is unconnected in block <td2>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <td125> is unconnected in block <td2>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <ls2> is unconnected in block <s3>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <ls3> is unconnected in block <s3>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <ls1> is unconnected in block <s3>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <td0> is unconnected in block <s3>.
   It will be removed from the design.
WARNING:Xst:1293 - FF/Latch <irr_2> has a constant value of 0 in block <i8259>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <irr_3> has a constant value of 0 in block <i8259>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <irr_4> has a constant value of 0 in block <i8259>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <irr_5> has a constant value of 0 in block <i8259>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <irr_6> has a constant value of 0 in block <i8259>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <irr_7> has a constant value of 0 in block <i8259>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <nmir> (without init value) has a constant value of 0 in block <core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <eoir_2> of sequential type is unconnected in block <i8259>.
WARNING:Xst:2677 - Node <eoir_5> of sequential type is unconnected in block <i8259>.
WARNING:Xst:2677 - Node <eoir_6> of sequential type is unconnected in block <i8259>.
WARNING:Xst:2677 - Node <eoir_7> of sequential type is unconnected in block <i8259>.
WARNING:Xst:2677 - Node <p_32> of sequential type is unconnected in block <signmul17>.
WARNING:Xst:2677 - Node <p_33> of sequential type is unconnected in block <signmul17>.
WARNING:Xst:2677 - Node <s_16> of sequential type is unconnected in block <div_su>.
WARNING:Xst:2677 - Node <s_17> of sequential type is unconnected in block <div_su>.
WARNING:Xst:2677 - Node <control_0> of sequential type is unconnected in block <C0>.
WARNING:Xst:2677 - Node <control_6> of sequential type is unconnected in block <C0>.
WARNING:Xst:2677 - Node <control_7> of sequential type is unconnected in block <C0>.
WARNING:Xst:2677 - Node <modereg_0> of sequential type is unconnected in block <MODEREG>.
WARNING:Xst:2677 - Node <control_0> of sequential type is unconnected in block <C2>.
WARNING:Xst:2677 - Node <control_6> of sequential type is unconnected in block <C2>.
WARNING:Xst:2677 - Node <control_7> of sequential type is unconnected in block <C2>.
WARNING:Xst:2677 - Node <command_0> of sequential type is unconnected in block <i8237>.
WARNING:Xst:2677 - Node <command_1> of sequential type is unconnected in block <i8237>.
WARNING:Xst:2677 - Node <command_2> of sequential type is unconnected in block <i8237>.
WARNING:Xst:2677 - Node <command_3> of sequential type is unconnected in block <i8237>.
WARNING:Xst:2677 - Node <command_4> of sequential type is unconnected in block <i8237>.
WARNING:Xst:2677 - Node <command_5> of sequential type is unconnected in block <i8237>.
WARNING:Xst:2677 - Node <dack_0> of sequential type is unconnected in block <i8237>.
WARNING:Xst:2677 - Node <dack_1> of sequential type is unconnected in block <i8237>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <irr_clr_2> is unconnected in block <i8259>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <irr_clr_3> is unconnected in block <i8259>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <irr_clr_4> is unconnected in block <i8259>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <irr_clr_5> is unconnected in block <i8259>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <irr_clr_6> is unconnected in block <i8259>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <irr_clr_7> is unconnected in block <i8259>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <nmia_old> is unconnected in block <core>.
WARNING:Xst:2677 - Node <nmia> of sequential type is unconnected in block <decode>.

Synthesizing (advanced) Unit <counter_1>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <counter_1> synthesized (advanced).

Synthesizing (advanced) Unit <downcntr>.
The following registers are absorbed into accumulator <COUNT>: 1 register on signal <COUNT>.
Unit <downcntr> synthesized (advanced).

Synthesizing (advanced) Unit <hold_fsm>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n0034> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 2-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <state>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <hold_fsm> synthesized (advanced).

Synthesizing (advanced) Unit <intel8284a>.
The following registers are absorbed into counter <counter2>: 1 register on signal <counter2>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <intel8284a> synthesized (advanced).

Synthesizing (advanced) Unit <keyinterface>.
INFO:Xst:3226 - The RAM <Mram_tdata> will be implemented as a BLOCK RAM, absorbing the following register(s): <keyinmod/dataout_01>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <keyboard_clock> | fall     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <keyinmod/b[7]_dataout[7]_select_14_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <tdata>         |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <keyinterface> synthesized (advanced).

Synthesizing (advanced) Unit <keyload>.
The following registers are absorbed into counter <delaycounter>: 1 register on signal <delaycounter>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <keyload> synthesized (advanced).

Synthesizing (advanced) Unit <sheet8>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <sheet8> synthesized (advanced).

Synthesizing (advanced) Unit <vdu>.
The following registers are absorbed into counter <h_count>: 1 register on signal <h_count>.
The following registers are absorbed into counter <blink_count>: 1 register on signal <blink_count>.
The following registers are absorbed into counter <v_count>: 1 register on signal <v_count>.
Unit <vdu> synthesized (advanced).

Synthesizing (advanced) Unit <zet_fetch>.
INFO:Xst:3217 - HDL ADVISOR - Register <state> currently described with an asynchronous reset, could be combined with distributed RAM <Mram_next_state[2]_GND_10_o_wide_mux_45_OUT> for implementation on block RAM resources if you made this reset synchronous instead.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 3-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <next_state>    |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <zet_fetch> synthesized (advanced).

Synthesizing (advanced) Unit <zet_memory_regs>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_index> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 4-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <rm>            |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <index>         |          |
    -----------------------------------------------------------------------
Unit <zet_memory_regs> synthesized (advanced).

Synthesizing (advanced) Unit <zet_micro_rom>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_rom> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 50-bit                   |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <addr>          |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <zet_micro_rom> synthesized (advanced).

Synthesizing (advanced) Unit <zet_signmul17>.
	Found pipelined multiplier on signal <a[16]_b[16]_MuLt_1_OUT>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_a[16]_b[16]_MuLt_1_OUT by adding 1 register level(s).
Unit <zet_signmul17> synthesized (advanced).
WARNING:Xst:2677 - Node <eoir_2> of sequential type is unconnected in block <intel8259>.
WARNING:Xst:2677 - Node <eoir_5> of sequential type is unconnected in block <intel8259>.
WARNING:Xst:2677 - Node <eoir_6> of sequential type is unconnected in block <intel8259>.
WARNING:Xst:2677 - Node <eoir_7> of sequential type is unconnected in block <intel8259>.
WARNING:Xst:2677 - Node <control_0> of sequential type is unconnected in block <supercounter_1>.
WARNING:Xst:2677 - Node <control_6> of sequential type is unconnected in block <supercounter_1>.
WARNING:Xst:2677 - Node <control_7> of sequential type is unconnected in block <supercounter_1>.
WARNING:Xst:2677 - Node <control_0> of sequential type is unconnected in block <supercounter_2>.
WARNING:Xst:2677 - Node <control_6> of sequential type is unconnected in block <supercounter_2>.
WARNING:Xst:2677 - Node <control_7> of sequential type is unconnected in block <supercounter_2>.
WARNING:Xst:2677 - Node <command_0> of sequential type is unconnected in block <intel8237A>.
WARNING:Xst:2677 - Node <command_1> of sequential type is unconnected in block <intel8237A>.
WARNING:Xst:2677 - Node <command_2> of sequential type is unconnected in block <intel8237A>.
WARNING:Xst:2677 - Node <command_3> of sequential type is unconnected in block <intel8237A>.
WARNING:Xst:2677 - Node <command_4> of sequential type is unconnected in block <intel8237A>.
WARNING:Xst:2677 - Node <command_5> of sequential type is unconnected in block <intel8237A>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 5
 256x8-bit single-port block Read Only RAM             : 1
 4x2-bit single-port distributed Read Only RAM         : 1
 512x50-bit single-port distributed Read Only RAM      : 1
 8x3-bit single-port distributed Read Only RAM         : 1
 8x4-bit single-port distributed Read Only RAM         : 1
# Multipliers                                          : 1
 17x17-bit registered multiplier                       : 1
# Adders/Subtractors                                   : 72
 11-bit adder                                          : 1
 16-bit adder                                          : 4
 16-bit addsub                                         : 2
 16-bit subtractor                                     : 4
 17-bit adder                                          : 1
 17-bit adder carry in                                 : 2
 18-bit adder                                          : 2
 2-bit adder                                           : 1
 20-bit adder                                          : 4
 3-bit adder                                           : 1
 3-bit subtractor                                      : 2
 34-bit adder                                          : 1
 35-bit adder                                          : 1
 35-bit addsub                                         : 16
 35-bit subtractor                                     : 1
 4-bit adder                                           : 1
 4-bit subtractor                                      : 3
 5-bit adder                                           : 1
 5-bit subtractor                                      : 3
 6-bit adder                                           : 12
 7-bit adder                                           : 1
 8-bit adder                                           : 2
 8-bit subtractor                                      : 2
 9-bit adder                                           : 2
 9-bit subtractor                                      : 2
# Counters                                             : 9
 10-bit up counter                                     : 2
 12-bit down counter                                   : 1
 16-bit up counter                                     : 2
 23-bit up counter                                     : 1
 3-bit up counter                                      : 1
 4-bit up counter                                      : 1
 6-bit up counter                                      : 1
# Accumulators                                         : 1
 16-bit down loadable accumulator                      : 1
# Registers                                            : 2189
 Flip-Flops                                            : 2189
# Comparators                                          : 47
 1-bit comparator not equal                            : 2
 10-bit comparator lessequal                           : 1
 10-bit comparator not equal                           : 1
 11-bit comparator lessequal                           : 1
 12-bit comparator lessequal                           : 1
 16-bit comparator equal                               : 1
 16-bit comparator greater                             : 2
 17-bit comparator lessequal                           : 1
 2-bit comparator not equal                            : 1
 20-bit comparator greater                             : 1
 20-bit comparator lessequal                           : 3
 3-bit comparator greater                              : 2
 4-bit comparator equal                                : 1
 4-bit comparator lessequal                            : 4
 5-bit comparator equal                                : 1
 5-bit comparator greater                              : 2
 5-bit comparator lessequal                            : 2
 6-bit comparator greater                              : 1
 6-bit comparator lessequal                            : 6
 7-bit comparator equal                                : 1
 7-bit comparator lessequal                            : 2
 8-bit comparator equal                                : 1
 8-bit comparator greater                              : 5
 8-bit comparator lessequal                            : 2
 9-bit comparator lessequal                            : 2
# Multiplexers                                         : 1166
 1-bit 16-to-1 multiplexer                             : 1
 1-bit 2-to-1 multiplexer                              : 865
 1-bit 3-to-1 multiplexer                              : 9
 1-bit 4-to-1 multiplexer                              : 4
 1-bit 8-to-1 multiplexer                              : 3
 11-bit 2-to-1 multiplexer                             : 2
 16-bit 16-to-1 multiplexer                            : 4
 16-bit 2-to-1 multiplexer                             : 77
 16-bit 8-to-1 multiplexer                             : 4
 17-bit 2-to-1 multiplexer                             : 6
 18-bit 2-to-1 multiplexer                             : 2
 2-bit 2-to-1 multiplexer                              : 11
 20-bit 2-to-1 multiplexer                             : 1
 3-bit 2-to-1 multiplexer                              : 11
 3-bit 7-to-1 multiplexer                              : 1
 32-bit 2-to-1 multiplexer                             : 2
 34-bit 2-to-1 multiplexer                             : 1
 35-bit 2-to-1 multiplexer                             : 1
 36-bit 2-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 26
 4-bit 4-to-1 multiplexer                              : 2
 5-bit 2-to-1 multiplexer                              : 9
 8-bit 11-to-1 multiplexer                             : 1
 8-bit 16-to-1 multiplexer                             : 6
 8-bit 2-to-1 multiplexer                              : 78
 8-bit 8-to-1 multiplexer                              : 1
 9-bit 2-to-1 multiplexer                              : 35
 9-bit 8-to-1 multiplexer                              : 2
# Logic shifters                                       : 6
 17-bit shifter logical left                           : 2
 17-bit shifter logical right                          : 1
 9-bit shifter logical left                            : 2
 9-bit shifter logical right                           : 1
# Decoders                                             : 3
 1-of-16 decoder                                       : 1
 1-of-4 decoder                                        : 2
# FSMs                                                 : 28
# Xors                                                 : 25
 1-bit xor2                                            : 23
 1-bit xor8                                            : 1
 16-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <irr_2> has a constant value of 0 in block <intel8259>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <irr_3> has a constant value of 0 in block <intel8259>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <irr_4> has a constant value of 0 in block <intel8259>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <irr_5> has a constant value of 0 in block <intel8259>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <irr_6> has a constant value of 0 in block <intel8259>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <irr_7> has a constant value of 0 in block <intel8259>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <irr_clr_2> is unconnected in block <intel8259>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <irr_clr_3> is unconnected in block <intel8259>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <irr_clr_4> is unconnected in block <intel8259>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <irr_clr_5> is unconnected in block <intel8259>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <irr_clr_6> is unconnected in block <intel8259>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <irr_clr_7> is unconnected in block <intel8259>.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 0000  | 00
 0001  | 01
 0010  | 11
 0011  | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <s1/i8259/FSM_2> on signal <s[1:3]> with gray encoding.
----------------------
 State    | Encoding
----------------------
 00000001 | 000
 00000010 | 001
 00000100 | 011
 00001000 | 010
 00010000 | 110
----------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <s1/i8288/FSM_3> on signal <state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
 11    | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <s1/i8088/ctrl_fsm/FSM_1> on signal <state[1:4]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 000   | 0001
 001   | 0010
 010   | 0100
 011   | 1000
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <s9/keyboard/FSM_27> on signal <b[1:11]> with one-hot encoding.
-------------------------
 State    | Encoding
-------------------------
 00000001 | 00000000001
 00000010 | 00000000010
 00000011 | 00000000100
 00000100 | 00000001000
 00000101 | 00000010000
 00000110 | 00000100000
 00000111 | 00001000000
 00001000 | 00010000000
 00001001 | 00100000000
 00001010 | 01000000000
 00001011 | 10000000000
-------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <s9/keyboard/FSM_25> on signal <state[1:3]> with gray encoding.
----------------------
 State    | Encoding
----------------------
 00000001 | 000
 00000010 | 001
 00000100 | 011
 00001000 | 010
 00010000 | 110
 00100000 | 111
 01000000 | 101
 10000000 | 100
----------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <s9/keyboard/keyloadmod/FSM_26> on signal <state[1:8]> with user encoding.
----------------------
 State    | Encoding
----------------------
 00000001 | 00000001
 00000010 | 00000010
 00000100 | 00000100
 00001000 | 00001000
 00010000 | 00010000
 00100000 | 00100000
 01000000 | 01000000
 10000000 | 10000000
----------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <s8/i8253/vcs/C0/FSM_22> on signal <state[1:11]> with one-hot encoding.
-------------------------
 State    | Encoding
-------------------------
 00000000 | 00000000001
 00000100 | 00000000010
 00000011 | 00000000100
 00000010 | 00000001000
 00000001 | 00000010000
 00000101 | 00000100000
 00000110 | 00001000000
 00000111 | 00010000000
 00001000 | 00100000000
 00001001 | 01000000000
 00001010 | 10000000000
-------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <s8/i8253/vcs/C0/FSM_21> on signal <readcontrol[1:2]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 10    | 01
 11    | 10
 01    | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <s8/i8253/vcs/C2/FSM_24> on signal <state[1:11]> with one-hot encoding.
-------------------------
 State    | Encoding
-------------------------
 00000000 | 00000000001
 00000100 | 00000000010
 00000011 | 00000000100
 00000010 | 00000001000
 00000001 | 00000010000
 00000101 | 00000100000
 00000110 | 00001000000
 00000111 | 00010000000
 00001000 | 00100000000
 00001001 | 01000000000
 00001010 | 10000000000
-------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <s8/i8253/vcs/C2/FSM_23> on signal <readcontrol[1:2]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 10    | 01
 11    | 10
 01    | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <s4/i8237/FSM_20> on signal <state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 010
 100   | 100
 101   | 101
 110   | 110
 011   | 011
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <s4/i8237/FSM_4> on signal <ca0[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 10    | 10
 01    | 01
 11    | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <s4/i8237/FSM_5> on signal <cw0[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 10    | 10
 01    | 01
 11    | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <s4/i8237/FSM_6> on signal <ba0[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 10    | 10
 01    | 01
 11    | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <s4/i8237/FSM_7> on signal <bw0[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 10    | 10
 01    | 01
 11    | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <s4/i8237/FSM_8> on signal <ca1[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 10    | 10
 01    | 01
 11    | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <s4/i8237/FSM_9> on signal <cw1[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 10    | 10
 01    | 01
 11    | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <s4/i8237/FSM_10> on signal <ba1[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 10    | 10
 01    | 01
 11    | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <s4/i8237/FSM_11> on signal <bw1[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 10    | 10
 01    | 01
 11    | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <s4/i8237/FSM_12> on signal <ca2[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 10    | 10
 01    | 01
 11    | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <s4/i8237/FSM_13> on signal <cw2[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 10    | 10
 01    | 01
 11    | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <s4/i8237/FSM_14> on signal <ba2[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 10    | 10
 01    | 01
 11    | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <s4/i8237/FSM_18> on signal <ba3[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 10    | 10
 01    | 01
 11    | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <s4/i8237/FSM_16> on signal <ca3[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 10    | 10
 01    | 01
 11    | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <s4/i8237/FSM_17> on signal <cw3[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 10    | 10
 01    | 01
 11    | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <s4/i8237/FSM_19> on signal <bw3[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 10    | 10
 01    | 01
 11    | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <s4/i8237/FSM_15> on signal <bw2[1:4]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 00    | 0001
 10    | 0010
 11    | 0100
 01    | 1000
-------------------
WARNING:Xst:1710 - FF/Latch <iid_4> (without init value) has a constant value of 0 in block <intel8259>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <iid_5> (without init value) has a constant value of 0 in block <intel8259>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <iid_6> (without init value) has a constant value of 0 in block <intel8259>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <iid_7> (without init value) has a constant value of 0 in block <intel8259>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <s_pipe<1>_34> has a constant value of 0 in block <zet_div_uu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <s_pipe_0> of sequential type is unconnected in block <zet_div_uu>.
WARNING:Xst:2677 - Node <s_pipe_1> of sequential type is unconnected in block <zet_div_uu>.
WARNING:Xst:2677 - Node <s_pipe_2> of sequential type is unconnected in block <zet_div_uu>.
WARNING:Xst:2677 - Node <s_pipe_3> of sequential type is unconnected in block <zet_div_uu>.
WARNING:Xst:2677 - Node <s_pipe_4> of sequential type is unconnected in block <zet_div_uu>.
WARNING:Xst:2677 - Node <s_pipe_5> of sequential type is unconnected in block <zet_div_uu>.
WARNING:Xst:2677 - Node <s_pipe_6> of sequential type is unconnected in block <zet_div_uu>.
WARNING:Xst:2677 - Node <s_pipe_7> of sequential type is unconnected in block <zet_div_uu>.
WARNING:Xst:2677 - Node <s_pipe_8> of sequential type is unconnected in block <zet_div_uu>.
WARNING:Xst:2677 - Node <s_pipe_9> of sequential type is unconnected in block <zet_div_uu>.
WARNING:Xst:2677 - Node <s_pipe_10> of sequential type is unconnected in block <zet_div_uu>.
WARNING:Xst:2677 - Node <s_pipe_11> of sequential type is unconnected in block <zet_div_uu>.
WARNING:Xst:2677 - Node <s_pipe_12> of sequential type is unconnected in block <zet_div_uu>.
WARNING:Xst:2677 - Node <s_pipe_13> of sequential type is unconnected in block <zet_div_uu>.
WARNING:Xst:2677 - Node <s_pipe_14> of sequential type is unconnected in block <zet_div_uu>.
WARNING:Xst:2677 - Node <s_pipe_15> of sequential type is unconnected in block <zet_div_uu>.
WARNING:Xst:2677 - Node <s_pipe_16> of sequential type is unconnected in block <zet_div_uu>.
WARNING:Xst:1710 - FF/Latch <dataout_7> (without init value) has a constant value of 0 in block <vdu>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <iid_1> in Unit <intel8259> is equivalent to the following FF/Latch, which will be removed : <iid_2> 
INFO:Xst:2261 - The FF/Latch <vga_red_o_0> in Unit <vdu> is equivalent to the following FF/Latch, which will be removed : <vga_blue_o_0> 
INFO:Xst:2261 - The FF/Latch <dack_1> in Unit <intel8237A> is equivalent to the following 2 FFs/Latches, which will be removed : <dack_2> <dack_3> 
WARNING:Xst:2170 - Unit sheet2 : the following signal(s) form a combinatorial loop: io_ch_ck.
WARNING:Xst:2042 - Unit sheet7: 8 internal tristates are replaced by logic (pull-up yes): d<0>, d<1>, d<2>, d<3>, d<4>, d<5>, d<6>, d<7>.
WARNING:Xst:2042 - Unit vdu: 8 internal tristates are replaced by logic (pull-up yes): d<0>, d<1>, d<2>, d<3>, d<4>, d<5>, d<6>, d<7>.
WARNING:Xst:2042 - Unit rom: 8 internal tristates are replaced by logic (pull-up yes): d<0>, d<1>, d<2>, d<3>, d<4>, d<5>, d<6>, d<7>.
WARNING:Xst:2042 - Unit intel8255: 8 internal tristates are replaced by logic (pull-up yes): d<0>, d<1>, d<2>, d<3>, d<4>, d<5>, d<6>, d<7>.
WARNING:Xst:2042 - Unit ls245: 16 internal tristates are replaced by logic (pull-up yes): a<0>, a<1>, a<2>, a<3>, a<4>, a<5>, a<6>, a<7>, b<0>, b<1>, b<2>, b<3>, b<4>, b<5>, b<6>, b<7>.
WARNING:Xst:2042 - Unit ls373: 8 internal tristates are replaced by logic (pull-up yes): q<0>, q<1>, q<2>, q<3>, q<4>, q<5>, q<6>, q<7>.
WARNING:Xst:2042 - Unit ls374: 4 internal tristates are replaced by logic (pull-up yes): q<0>, q<1>, q<2>, q<3>.
WARNING:Xst:2042 - Unit processor_8088: 8 internal tristates are replaced by logic (pull-up yes): ad<0>, ad<1>, ad<2>, ad<3>, ad<4>, ad<5>, ad<6>, ad<7>.
WARNING:Xst:2042 - Unit intel8288: 4 internal tristates are replaced by logic (pull-up yes): aiowc_n, amwc_n, iorc_n, mrdc_n.
WARNING:Xst:2042 - Unit intel8259: 8 internal tristates are replaced by logic (pull-up yes): d<0>, d<1>, d<2>, d<3>, d<4>, d<5>, d<6>, d<7>.
WARNING:Xst:2042 - Unit ls244: 8 internal tristates are replaced by logic (pull-up yes): y1<0>, y1<1>, y1<2>, y1<3>, y2<0>, y2<1>, y2<2>, y2<3>.
WARNING:Xst:2042 - Unit ls670: 4 internal tristates are replaced by logic (pull-up yes): q<0>, q<1>, q<2>, q<3>.
WARNING:Xst:2042 - Unit intel8237A: 21 internal tristates are replaced by logic (pull-up yes): a3_0<0>, a3_0<1>, a3_0<2>, a3_0<3>, a7_4<0>, a7_4<1>, a7_4<2>, a7_4<3>, db<0>, db<1>, db<2>, db<3>, db<4>, db<5>, db<6>, db<7>, eopp, ior, iow, memr_io, memw_io.
WARNING:Xst:2042 - Unit supercounter_2: 8 internal tristates are replaced by logic (pull-up yes): D0, D1, D2, D3, D4, D5, D6, D7.
WARNING:Xst:2042 - Unit supercounter_1: 8 internal tristates are replaced by logic (pull-up yes): D0, D1, D2, D3, D4, D5, D6, D7.
WARNING:Xst:2042 - Unit read: 8 internal tristates are replaced by logic (pull-up yes): D<0>, D<1>, D<2>, D<3>, D<4>, D<5>, D<6>, D<7>.
WARNING:Xst:2973 - All outputs of instance <s1/i8088/hld_fsm> of block <hold_fsm> are unconnected in block <motherboard>. Underlying logic will be removed.
WARNING:Xst:2677 - Node <s8/i8253/vcs/C1/READ/CLRLATCH> of sequential type is unconnected in block <motherboard>.
WARNING:Xst:2677 - Node <s4/i8237/aen> of sequential type is unconnected in block <motherboard>.
WARNING:Xst:2677 - Node <s4/i8237/reset_clk_DFF_1990> of sequential type is unconnected in block <motherboard>.

Optimizing unit <timedelay> ...

Optimizing unit <motherboard> ...
WARNING:Xst:2677 - Node <s4/ls6700/q2_0> of sequential type is unconnected in block <motherboard>.
WARNING:Xst:2677 - Node <s4/ls6700/q2_1> of sequential type is unconnected in block <motherboard>.
WARNING:Xst:2677 - Node <s4/ls6700/q2_3> of sequential type is unconnected in block <motherboard>.
WARNING:Xst:2677 - Node <s4/ls6700/q1_0> of sequential type is unconnected in block <motherboard>.
WARNING:Xst:2677 - Node <s4/ls6700/q2_2> of sequential type is unconnected in block <motherboard>.
WARNING:Xst:2677 - Node <s4/ls6700/q1_1> of sequential type is unconnected in block <motherboard>.
WARNING:Xst:2677 - Node <s4/ls6700/q1_2> of sequential type is unconnected in block <motherboard>.
WARNING:Xst:2677 - Node <s4/ls6700/q1_3> of sequential type is unconnected in block <motherboard>.
WARNING:Xst:1293 - FF/Latch <s1/i8259/dout_2> has a constant value of 0 in block <motherboard>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <s1/i8259/dout_3> has a constant value of 0 in block <motherboard>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <s1/i8259/dout_4> has a constant value of 0 in block <motherboard>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <s1/i8259/dout_5> has a constant value of 0 in block <motherboard>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <s1/i8259/dout_6> has a constant value of 0 in block <motherboard>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <s1/i8259/dout_7> has a constant value of 0 in block <motherboard>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <s1/i8259/isr_7> has a constant value of 0 in block <motherboard>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <s1/i8259/isr_6> has a constant value of 0 in block <motherboard>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <s1/i8259/isr_5> has a constant value of 0 in block <motherboard>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <s1/i8259/isr_4> has a constant value of 0 in block <motherboard>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <s1/i8259/isr_3> has a constant value of 0 in block <motherboard>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <s1/i8259/isr_2> has a constant value of 0 in block <motherboard>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <s1/i8259/dout_2> has a constant value of 0 in block <motherboard>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <s1/i8259/dout_3> has a constant value of 0 in block <motherboard>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <s1/i8259/dout_4> has a constant value of 0 in block <motherboard>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <s1/i8259/dout_5> has a constant value of 0 in block <motherboard>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <s1/i8259/dout_6> has a constant value of 0 in block <motherboard>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <s1/i8259/dout_7> has a constant value of 0 in block <motherboard>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <s1/i8259/isr_7> has a constant value of 0 in block <motherboard>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <s1/i8259/isr_6> has a constant value of 0 in block <motherboard>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <s1/i8259/isr_5> has a constant value of 0 in block <motherboard>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <s1/i8259/isr_4> has a constant value of 0 in block <motherboard>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <s1/i8259/isr_3> has a constant value of 0 in block <motherboard>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <s1/i8259/isr_2> has a constant value of 0 in block <motherboard>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <intel8284a> ...

Optimizing unit <zet_core> ...

Optimizing unit <zet_exec> ...

Optimizing unit <zet_alu> ...

Optimizing unit <zet_muldiv> ...

Optimizing unit <zet_div_su> ...

Optimizing unit <zet_div_uu> ...

Optimizing unit <zet_othop> ...

Optimizing unit <zet_conv> ...

Optimizing unit <zet_shrot> ...

Optimizing unit <zet_regfile> ...

Optimizing unit <zet_jmp_cond> ...

Optimizing unit <zet_fetch> ...

Optimizing unit <zet_decode> ...

Optimizing unit <zet_opcode_deco> ...

Optimizing unit <zet_micro_data> ...

Optimizing unit <register> ...

Optimizing unit <control_fsm> ...

Optimizing unit <hold_fsm> ...

Optimizing unit <sheet2> ...

Optimizing unit <sheet3> ...

Optimizing unit <keyinterface> ...

Optimizing unit <keyload> ...

Optimizing unit <cntreg> ...

Optimizing unit <modereg> ...

Optimizing unit <downcntr> ...

Optimizing unit <outctrl> ...
WARNING:Xst:1710 - FF/Latch <s1/i8088/core/nmir> (without init value) has a constant value of 0 in block <motherboard>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s1/i8088/core/nmi_old> (without init value) has a constant value of 0 in block <motherboard>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <s4/i8237/dack_0> of sequential type is unconnected in block <motherboard>.
WARNING:Xst:2677 - Node <s1/i8284/dff1/q> of sequential type is unconnected in block <motherboard>.
WARNING:Xst:2677 - Node <s1/i8284/dff2/q> of sequential type is unconnected in block <motherboard>.
WARNING:Xst:2677 - Node <s1/i8284/osc> of sequential type is unconnected in block <motherboard>.
WARNING:Xst:2677 - Node <s1/i8088/core/exec/alu/muldiv/div_su/s_17> of sequential type is unconnected in block <motherboard>.
WARNING:Xst:2677 - Node <s1/i8088/core/exec/alu/muldiv/div_su/s_16> of sequential type is unconnected in block <motherboard>.
WARNING:Xst:2677 - Node <s1/i8088/core/exec/alu/muldiv/div_su/divider/s_16> of sequential type is unconnected in block <motherboard>.
WARNING:Xst:2677 - Node <s1/i8088/core/exec/alu/muldiv/div_su/divider/s_pipe_33> of sequential type is unconnected in block <motherboard>.
WARNING:Xst:2677 - Node <s1/i8088/core/exec/alu/muldiv/div_su/divider/div0> of sequential type is unconnected in block <motherboard>.
WARNING:Xst:2677 - Node <s1/i8088/core/exec/alu/muldiv/div_su/divider/div0_pipe_17> of sequential type is unconnected in block <motherboard>.
WARNING:Xst:2677 - Node <s1/i8088/core/exec/alu/muldiv/div_su/divider/d_pipe<17>_33> of sequential type is unconnected in block <motherboard>.
WARNING:Xst:2677 - Node <s1/i8088/core/exec/alu/muldiv/div_su/divider/div0_pipe_16> of sequential type is unconnected in block <motherboard>.
WARNING:Xst:2677 - Node <s1/i8088/core/exec/alu/muldiv/div_su/divider/div0_pipe_15> of sequential type is unconnected in block <motherboard>.
WARNING:Xst:2677 - Node <s1/i8088/core/exec/alu/muldiv/div_su/divider/div0_pipe_14> of sequential type is unconnected in block <motherboard>.
WARNING:Xst:2677 - Node <s1/i8088/core/exec/alu/muldiv/div_su/divider/div0_pipe_13> of sequential type is unconnected in block <motherboard>.
WARNING:Xst:2677 - Node <s1/i8088/core/exec/alu/muldiv/div_su/divider/div0_pipe_12> of sequential type is unconnected in block <motherboard>.
WARNING:Xst:2677 - Node <s1/i8088/core/exec/alu/muldiv/div_su/divider/div0_pipe_11> of sequential type is unconnected in block <motherboard>.
WARNING:Xst:2677 - Node <s1/i8088/core/exec/alu/muldiv/div_su/divider/div0_pipe_10> of sequential type is unconnected in block <motherboard>.
WARNING:Xst:2677 - Node <s1/i8088/core/exec/alu/muldiv/div_su/divider/div0_pipe_9> of sequential type is unconnected in block <motherboard>.
WARNING:Xst:2677 - Node <s1/i8088/core/exec/alu/muldiv/div_su/divider/div0_pipe_8> of sequential type is unconnected in block <motherboard>.
WARNING:Xst:2677 - Node <s1/i8088/core/exec/alu/muldiv/div_su/divider/div0_pipe_7> of sequential type is unconnected in block <motherboard>.
WARNING:Xst:2677 - Node <s1/i8088/core/exec/alu/muldiv/div_su/divider/div0_pipe_6> of sequential type is unconnected in block <motherboard>.
WARNING:Xst:2677 - Node <s1/i8088/core/exec/alu/muldiv/div_su/divider/div0_pipe_5> of sequential type is unconnected in block <motherboard>.
WARNING:Xst:2677 - Node <s1/i8088/core/exec/alu/muldiv/div_su/divider/div0_pipe_4> of sequential type is unconnected in block <motherboard>.
WARNING:Xst:2677 - Node <s1/i8088/core/exec/alu/muldiv/div_su/divider/div0_pipe_3> of sequential type is unconnected in block <motherboard>.
WARNING:Xst:2677 - Node <s1/i8088/core/exec/alu/muldiv/div_su/divider/div0_pipe_2> of sequential type is unconnected in block <motherboard>.
WARNING:Xst:2677 - Node <s1/i8088/core/exec/alu/muldiv/div_su/divider/div0_pipe_1> of sequential type is unconnected in block <motherboard>.
WARNING:Xst:2677 - Node <s2/b3> of sequential type is unconnected in block <motherboard>.
WARNING:Xst:2677 - Node <s2/rdy_wait> of sequential type is unconnected in block <motherboard>.
WARNING:Xst:2677 - Node <s2/td2/td10/q> of sequential type is unconnected in block <motherboard>.
WARNING:Xst:2677 - Node <s2/td2/td15/q> of sequential type is unconnected in block <motherboard>.
WARNING:Xst:2677 - Node <s2/td2/td20/q> of sequential type is unconnected in block <motherboard>.
WARNING:Xst:2677 - Node <s2/td2/td25/q> of sequential type is unconnected in block <motherboard>.
WARNING:Xst:2677 - Node <s2/td2/td30/q> of sequential type is unconnected in block <motherboard>.
WARNING:Xst:2677 - Node <s2/td2/td35/q> of sequential type is unconnected in block <motherboard>.
WARNING:Xst:2677 - Node <s2/td2/td40/q> of sequential type is unconnected in block <motherboard>.
WARNING:Xst:2677 - Node <s2/td2/td45/q> of sequential type is unconnected in block <motherboard>.
WARNING:Xst:2677 - Node <s2/td2/td50/q> of sequential type is unconnected in block <motherboard>.
WARNING:Xst:2677 - Node <s2/td2/td55/q> of sequential type is unconnected in block <motherboard>.
WARNING:Xst:2677 - Node <s2/td2/td60/q> of sequential type is unconnected in block <motherboard>.
WARNING:Xst:2677 - Node <s2/td2/td65/q> of sequential type is unconnected in block <motherboard>.
WARNING:Xst:2677 - Node <s2/td2/td70/q> of sequential type is unconnected in block <motherboard>.
WARNING:Xst:2677 - Node <s2/td2/td75/q> of sequential type is unconnected in block <motherboard>.
WARNING:Xst:2677 - Node <s2/td2/td80/q> of sequential type is unconnected in block <motherboard>.
WARNING:Xst:2677 - Node <s2/td2/td85/q> of sequential type is unconnected in block <motherboard>.
WARNING:Xst:2677 - Node <s2/td2/td90/q> of sequential type is unconnected in block <motherboard>.
WARNING:Xst:2677 - Node <s2/td2/td95/q> of sequential type is unconnected in block <motherboard>.
WARNING:Xst:2677 - Node <s2/td2/td100/q> of sequential type is unconnected in block <motherboard>.
WARNING:Xst:2677 - Node <s2/td2/td105/q> of sequential type is unconnected in block <motherboard>.
WARNING:Xst:2677 - Node <s2/td2/td110/q> of sequential type is unconnected in block <motherboard>.
WARNING:Xst:2677 - Node <s2/td2/td115/q> of sequential type is unconnected in block <motherboard>.
WARNING:Xst:2677 - Node <s2/td2/td120/q> of sequential type is unconnected in block <motherboard>.
WARNING:Xst:2677 - Node <s2/td2/td125/q> of sequential type is unconnected in block <motherboard>.
WARNING:Xst:2677 - Node <s3/td0/td125/q> of sequential type is unconnected in block <motherboard>.
WARNING:Xst:2677 - Node <s3/td0/td120/q> of sequential type is unconnected in block <motherboard>.
WARNING:Xst:2677 - Node <s3/td0/td115/q> of sequential type is unconnected in block <motherboard>.
WARNING:Xst:2677 - Node <s3/td0/td110/q> of sequential type is unconnected in block <motherboard>.
WARNING:Xst:2677 - Node <s3/td0/td105/q> of sequential type is unconnected in block <motherboard>.
WARNING:Xst:2677 - Node <s3/td0/td100/q> of sequential type is unconnected in block <motherboard>.
WARNING:Xst:2677 - Node <s3/td0/td95/q> of sequential type is unconnected in block <motherboard>.
WARNING:Xst:2677 - Node <s3/td0/td90/q> of sequential type is unconnected in block <motherboard>.
WARNING:Xst:2677 - Node <s3/td0/td85/q> of sequential type is unconnected in block <motherboard>.
WARNING:Xst:2677 - Node <s3/td0/td80/q> of sequential type is unconnected in block <motherboard>.
WARNING:Xst:2677 - Node <s3/td0/td75/q> of sequential type is unconnected in block <motherboard>.
WARNING:Xst:2677 - Node <s3/td0/td70/q> of sequential type is unconnected in block <motherboard>.
WARNING:Xst:2677 - Node <s3/td0/td65/q> of sequential type is unconnected in block <motherboard>.
WARNING:Xst:2677 - Node <s3/td0/td60/q> of sequential type is unconnected in block <motherboard>.
WARNING:Xst:2677 - Node <s3/td0/td55/q> of sequential type is unconnected in block <motherboard>.
WARNING:Xst:2677 - Node <s3/td0/td50/q> of sequential type is unconnected in block <motherboard>.
WARNING:Xst:2677 - Node <s3/td0/td45/q> of sequential type is unconnected in block <motherboard>.
WARNING:Xst:2677 - Node <s3/td0/td40/q> of sequential type is unconnected in block <motherboard>.
WARNING:Xst:2677 - Node <s3/td0/td35/q> of sequential type is unconnected in block <motherboard>.
WARNING:Xst:2677 - Node <s3/td0/td30/q> of sequential type is unconnected in block <motherboard>.
WARNING:Xst:2677 - Node <s3/td0/td25/q> of sequential type is unconnected in block <motherboard>.
WARNING:Xst:2677 - Node <s3/td0/td20/q> of sequential type is unconnected in block <motherboard>.
WARNING:Xst:2677 - Node <s3/td0/td15/q> of sequential type is unconnected in block <motherboard>.
WARNING:Xst:2677 - Node <s3/td0/td10/q> of sequential type is unconnected in block <motherboard>.
WARNING:Xst:2677 - Node <s3/td0/td5/q> of sequential type is unconnected in block <motherboard>.
WARNING:Xst:2677 - Node <s8/i8253/vcs/C1/MODEREG/modereg_0> of sequential type is unconnected in block <motherboard>.
WARNING:Xst:2677 - Node <s8/i8253/vcs/C1/OUTCTRL/CLRTRIG> of sequential type is unconnected in block <motherboard>.
WARNING:Xst:2677 - Node <s8/i8253/vcs/C1/OUTCTRL/OUT> of sequential type is unconnected in block <motherboard>.
WARNING:Xst:2677 - Node <s8/i8253/vcs/C1/OUTCTRL/TRIG> of sequential type is unconnected in block <motherboard>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <s1/i8088/core/decode/nmia> is unconnected in block <motherboard>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <s1/i8088/core/nmia_old> is unconnected in block <motherboard>.
WARNING:Xst:1710 - FF/Latch <s1/i8088/core/exec/alu/muldiv/div_su/divider/s_pipe<10>_2> (without init value) has a constant value of 0 in block <motherboard>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s1/i8088/core/exec/alu/muldiv/div_su/divider/s_pipe<10>_3> (without init value) has a constant value of 0 in block <motherboard>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s1/i8088/core/exec/alu/muldiv/div_su/divider/s_pipe<10>_4> (without init value) has a constant value of 0 in block <motherboard>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s1/i8088/core/exec/alu/muldiv/div_su/divider/s_pipe<10>_5> (without init value) has a constant value of 0 in block <motherboard>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s1/i8088/core/exec/alu/muldiv/div_su/divider/s_pipe<10>_6> (without init value) has a constant value of 0 in block <motherboard>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s1/i8088/core/exec/alu/muldiv/div_su/divider/s_pipe<10>_7> (without init value) has a constant value of 0 in block <motherboard>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s1/i8088/core/exec/alu/muldiv/div_su/divider/s_pipe<10>_8> (without init value) has a constant value of 0 in block <motherboard>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s1/i8088/core/exec/alu/muldiv/div_su/divider/s_pipe<10>_9> (without init value) has a constant value of 0 in block <motherboard>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s1/i8088/core/exec/alu/muldiv/div_su/divider/s_pipe<9>_0> (without init value) has a constant value of 0 in block <motherboard>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s1/i8088/core/exec/alu/muldiv/div_su/divider/s_pipe<9>_1> (without init value) has a constant value of 0 in block <motherboard>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s1/i8088/core/exec/alu/muldiv/div_su/divider/s_pipe<9>_2> (without init value) has a constant value of 0 in block <motherboard>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s1/i8088/core/exec/alu/muldiv/div_su/divider/s_pipe<9>_3> (without init value) has a constant value of 0 in block <motherboard>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s1/i8088/core/exec/alu/muldiv/div_su/divider/s_pipe<9>_4> (without init value) has a constant value of 0 in block <motherboard>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s1/i8088/core/exec/alu/muldiv/div_su/divider/s_pipe<9>_5> (without init value) has a constant value of 0 in block <motherboard>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s1/i8088/core/exec/alu/muldiv/div_su/divider/s_pipe<9>_6> (without init value) has a constant value of 0 in block <motherboard>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s1/i8088/core/exec/alu/muldiv/div_su/divider/s_pipe<9>_7> (without init value) has a constant value of 0 in block <motherboard>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s1/i8088/core/exec/alu/muldiv/div_su/divider/s_pipe<9>_8> (without init value) has a constant value of 0 in block <motherboard>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s1/i8088/core/exec/alu/muldiv/div_su/divider/s_pipe<12>_8> (without init value) has a constant value of 0 in block <motherboard>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s1/i8088/core/exec/alu/muldiv/div_su/divider/s_pipe<12>_9> (without init value) has a constant value of 0 in block <motherboard>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s1/i8088/core/exec/alu/muldiv/div_su/divider/s_pipe<12>_10> (without init value) has a constant value of 0 in block <motherboard>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s1/i8088/core/exec/alu/muldiv/div_su/divider/s_pipe<12>_11> (without init value) has a constant value of 0 in block <motherboard>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s1/i8088/core/exec/alu/muldiv/div_su/divider/s_pipe<11>_0> (without init value) has a constant value of 0 in block <motherboard>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s1/i8088/core/exec/alu/muldiv/div_su/divider/s_pipe<11>_1> (without init value) has a constant value of 0 in block <motherboard>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s1/i8088/core/exec/alu/muldiv/div_su/divider/s_pipe<11>_2> (without init value) has a constant value of 0 in block <motherboard>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s1/i8088/core/exec/alu/muldiv/div_su/divider/s_pipe<11>_3> (without init value) has a constant value of 0 in block <motherboard>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s1/i8088/core/exec/alu/muldiv/div_su/divider/s_pipe<11>_4> (without init value) has a constant value of 0 in block <motherboard>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s1/i8088/core/exec/alu/muldiv/div_su/divider/s_pipe<11>_5> (without init value) has a constant value of 0 in block <motherboard>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s1/i8088/core/exec/alu/muldiv/div_su/divider/s_pipe<11>_6> (without init value) has a constant value of 0 in block <motherboard>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s1/i8088/core/exec/alu/muldiv/div_su/divider/s_pipe<11>_7> (without init value) has a constant value of 0 in block <motherboard>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s1/i8088/core/exec/alu/muldiv/div_su/divider/s_pipe<11>_8> (without init value) has a constant value of 0 in block <motherboard>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s1/i8088/core/exec/alu/muldiv/div_su/divider/s_pipe<11>_9> (without init value) has a constant value of 0 in block <motherboard>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s1/i8088/core/exec/alu/muldiv/div_su/divider/s_pipe<11>_10> (without init value) has a constant value of 0 in block <motherboard>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s1/i8088/core/exec/alu/muldiv/div_su/divider/s_pipe<10>_0> (without init value) has a constant value of 0 in block <motherboard>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s1/i8088/core/exec/alu/muldiv/div_su/divider/s_pipe<10>_1> (without init value) has a constant value of 0 in block <motherboard>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s1/i8088/core/exec/alu/muldiv/div_su/divider/s_pipe<6>_3> (without init value) has a constant value of 0 in block <motherboard>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s1/i8088/core/exec/alu/muldiv/div_su/divider/s_pipe<6>_4> (without init value) has a constant value of 0 in block <motherboard>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s1/i8088/core/exec/alu/muldiv/div_su/divider/s_pipe<6>_5> (without init value) has a constant value of 0 in block <motherboard>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s1/i8088/core/exec/alu/muldiv/div_su/divider/s_pipe<5>_0> (without init value) has a constant value of 0 in block <motherboard>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s1/i8088/core/exec/alu/muldiv/div_su/divider/s_pipe<5>_1> (without init value) has a constant value of 0 in block <motherboard>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s1/i8088/core/exec/alu/muldiv/div_su/divider/s_pipe<5>_2> (without init value) has a constant value of 0 in block <motherboard>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s1/i8088/core/exec/alu/muldiv/div_su/divider/s_pipe<5>_3> (without init value) has a constant value of 0 in block <motherboard>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s1/i8088/core/exec/alu/muldiv/div_su/divider/s_pipe<5>_4> (without init value) has a constant value of 0 in block <motherboard>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s1/i8088/core/exec/alu/muldiv/div_su/divider/s_pipe<4>_0> (without init value) has a constant value of 0 in block <motherboard>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s1/i8088/core/exec/alu/muldiv/div_su/divider/s_pipe<4>_1> (without init value) has a constant value of 0 in block <motherboard>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s1/i8088/core/exec/alu/muldiv/div_su/divider/s_pipe<4>_2> (without init value) has a constant value of 0 in block <motherboard>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s1/i8088/core/exec/alu/muldiv/div_su/divider/s_pipe<4>_3> (without init value) has a constant value of 0 in block <motherboard>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s1/i8088/core/exec/alu/muldiv/div_su/divider/s_pipe<3>_0> (without init value) has a constant value of 0 in block <motherboard>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s1/i8088/core/exec/alu/muldiv/div_su/divider/s_pipe<3>_1> (without init value) has a constant value of 0 in block <motherboard>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s1/i8088/core/exec/alu/muldiv/div_su/divider/s_pipe<3>_2> (without init value) has a constant value of 0 in block <motherboard>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s1/i8088/core/exec/alu/muldiv/div_su/divider/s_pipe<2>_0> (without init value) has a constant value of 0 in block <motherboard>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s1/i8088/core/exec/alu/muldiv/div_su/divider/s_pipe<2>_1> (without init value) has a constant value of 0 in block <motherboard>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s1/i8088/core/exec/alu/muldiv/div_su/divider/s_pipe<8>_0> (without init value) has a constant value of 0 in block <motherboard>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s1/i8088/core/exec/alu/muldiv/div_su/divider/s_pipe<8>_1> (without init value) has a constant value of 0 in block <motherboard>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s1/i8088/core/exec/alu/muldiv/div_su/divider/s_pipe<8>_2> (without init value) has a constant value of 0 in block <motherboard>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s1/i8088/core/exec/alu/muldiv/div_su/divider/s_pipe<8>_3> (without init value) has a constant value of 0 in block <motherboard>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s1/i8088/core/exec/alu/muldiv/div_su/divider/s_pipe<8>_4> (without init value) has a constant value of 0 in block <motherboard>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s1/i8088/core/exec/alu/muldiv/div_su/divider/s_pipe<8>_5> (without init value) has a constant value of 0 in block <motherboard>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s1/i8088/core/exec/alu/muldiv/div_su/divider/s_pipe<8>_6> (without init value) has a constant value of 0 in block <motherboard>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s1/i8088/core/exec/alu/muldiv/div_su/divider/s_pipe<8>_7> (without init value) has a constant value of 0 in block <motherboard>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s1/i8088/core/exec/alu/muldiv/div_su/divider/s_pipe<7>_0> (without init value) has a constant value of 0 in block <motherboard>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s1/i8088/core/exec/alu/muldiv/div_su/divider/s_pipe<7>_1> (without init value) has a constant value of 0 in block <motherboard>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s1/i8088/core/exec/alu/muldiv/div_su/divider/s_pipe<7>_2> (without init value) has a constant value of 0 in block <motherboard>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s1/i8088/core/exec/alu/muldiv/div_su/divider/s_pipe<7>_3> (without init value) has a constant value of 0 in block <motherboard>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s1/i8088/core/exec/alu/muldiv/div_su/divider/s_pipe<7>_4> (without init value) has a constant value of 0 in block <motherboard>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s1/i8088/core/exec/alu/muldiv/div_su/divider/s_pipe<7>_5> (without init value) has a constant value of 0 in block <motherboard>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s1/i8088/core/exec/alu/muldiv/div_su/divider/s_pipe<7>_6> (without init value) has a constant value of 0 in block <motherboard>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s1/i8088/core/exec/alu/muldiv/div_su/divider/s_pipe<6>_0> (without init value) has a constant value of 0 in block <motherboard>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s1/i8088/core/exec/alu/muldiv/div_su/divider/s_pipe<6>_1> (without init value) has a constant value of 0 in block <motherboard>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s1/i8088/core/exec/alu/muldiv/div_su/divider/s_pipe<6>_2> (without init value) has a constant value of 0 in block <motherboard>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s1/i8088/core/exec/alu/muldiv/div_su/id_16> (without init value) has a constant value of 0 in block <motherboard>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s1/i8088/core/exec/alu/muldiv/div_su/divider/s_pipe<15>_0> (without init value) has a constant value of 0 in block <motherboard>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s1/i8088/core/exec/alu/muldiv/div_su/divider/s_pipe<15>_1> (without init value) has a constant value of 0 in block <motherboard>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s1/i8088/core/exec/alu/muldiv/div_su/divider/s_pipe<15>_2> (without init value) has a constant value of 0 in block <motherboard>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s1/i8088/core/exec/alu/muldiv/div_su/divider/s_pipe<15>_3> (without init value) has a constant value of 0 in block <motherboard>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s1/i8088/core/exec/alu/muldiv/div_su/divider/s_pipe<15>_4> (without init value) has a constant value of 0 in block <motherboard>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s1/i8088/core/exec/alu/muldiv/div_su/divider/s_pipe<15>_5> (without init value) has a constant value of 0 in block <motherboard>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s1/i8088/core/exec/alu/muldiv/div_su/divider/s_pipe<15>_6> (without init value) has a constant value of 0 in block <motherboard>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s1/i8259/iid_1> (without init value) has a constant value of 0 in block <motherboard>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s1/i8088/core/exec/alu/muldiv/div_su/divider/s_pipe<15>_7> (without init value) has a constant value of 0 in block <motherboard>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s1/i8088/core/exec/alu/muldiv/div_su/divider/s_pipe<15>_8> (without init value) has a constant value of 0 in block <motherboard>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s1/i8088/core/exec/alu/muldiv/div_su/divider/s_pipe<15>_9> (without init value) has a constant value of 0 in block <motherboard>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s1/i8088/core/exec/alu/muldiv/div_su/divider/s_pipe<15>_10> (without init value) has a constant value of 0 in block <motherboard>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s1/i8088/core/exec/alu/muldiv/div_su/divider/s_pipe<15>_11> (without init value) has a constant value of 0 in block <motherboard>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s1/i8088/core/exec/alu/muldiv/div_su/divider/s_pipe<15>_12> (without init value) has a constant value of 0 in block <motherboard>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s1/i8088/core/exec/alu/muldiv/div_su/divider/s_pipe<15>_13> (without init value) has a constant value of 0 in block <motherboard>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s1/i8088/core/exec/alu/muldiv/div_su/divider/s_pipe<15>_14> (without init value) has a constant value of 0 in block <motherboard>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s1/i8088/core/exec/alu/muldiv/div_su/divider/s_pipe<16>_3> (without init value) has a constant value of 0 in block <motherboard>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s1/i8088/core/exec/alu/muldiv/div_su/divider/s_pipe<16>_4> (without init value) has a constant value of 0 in block <motherboard>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s1/i8088/core/exec/alu/muldiv/div_su/divider/s_pipe<16>_2> (without init value) has a constant value of 0 in block <motherboard>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s1/i8088/core/exec/alu/muldiv/div_su/divider/s_pipe<16>_1> (without init value) has a constant value of 0 in block <motherboard>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s1/i8088/core/exec/alu/muldiv/div_su/divider/s_pipe<16>_5> (without init value) has a constant value of 0 in block <motherboard>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s1/i8088/core/exec/alu/muldiv/div_su/divider/s_pipe<16>_6> (without init value) has a constant value of 0 in block <motherboard>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s1/i8088/core/exec/alu/muldiv/div_su/divider/s_pipe<16>_7> (without init value) has a constant value of 0 in block <motherboard>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s1/i8088/core/exec/alu/muldiv/div_su/divider/s_pipe<16>_8> (without init value) has a constant value of 0 in block <motherboard>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s1/i8088/core/exec/alu/muldiv/div_su/divider/s_pipe<16>_10> (without init value) has a constant value of 0 in block <motherboard>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s1/i8088/core/exec/alu/muldiv/div_su/divider/s_pipe<16>_0> (without init value) has a constant value of 0 in block <motherboard>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s1/i8088/core/exec/alu/muldiv/div_su/iz_32> (without init value) has a constant value of 0 in block <motherboard>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s1/i8088/core/exec/alu/muldiv/div_su/divider/s_pipe<16>_11> (without init value) has a constant value of 0 in block <motherboard>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s1/i8088/core/exec/alu/muldiv/div_su/divider/s_pipe<16>_9> (without init value) has a constant value of 0 in block <motherboard>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s1/i8088/core/exec/alu/muldiv/div_su/divider/s_pipe<16>_12> (without init value) has a constant value of 0 in block <motherboard>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s1/i8088/core/exec/alu/muldiv/div_su/divider/s_pipe<16>_13> (without init value) has a constant value of 0 in block <motherboard>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s1/i8088/core/exec/alu/muldiv/div_su/divider/s_pipe<16>_14> (without init value) has a constant value of 0 in block <motherboard>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s1/i8088/core/exec/alu/muldiv/div_su/divider/s_pipe<16>_15> (without init value) has a constant value of 0 in block <motherboard>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s1/i8088/core/exec/alu/muldiv/div_su/iz_33> (without init value) has a constant value of 0 in block <motherboard>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s1/i8088/core/exec/alu/muldiv/div_su/divider/s_pipe<13>_3> (without init value) has a constant value of 0 in block <motherboard>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s1/i8088/core/exec/alu/muldiv/div_su/divider/s_pipe<13>_4> (without init value) has a constant value of 0 in block <motherboard>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s1/i8088/core/exec/alu/muldiv/div_su/divider/s_pipe<13>_5> (without init value) has a constant value of 0 in block <motherboard>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s1/i8088/core/exec/alu/muldiv/div_su/divider/s_pipe<13>_6> (without init value) has a constant value of 0 in block <motherboard>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s1/i8088/core/exec/alu/muldiv/div_su/divider/s_pipe<13>_7> (without init value) has a constant value of 0 in block <motherboard>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s1/i8088/core/exec/alu/muldiv/div_su/divider/s_pipe<13>_8> (without init value) has a constant value of 0 in block <motherboard>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s1/i8088/core/exec/alu/muldiv/div_su/divider/s_pipe<13>_9> (without init value) has a constant value of 0 in block <motherboard>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s1/i8088/core/exec/alu/muldiv/div_su/divider/s_pipe<13>_10> (without init value) has a constant value of 0 in block <motherboard>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s1/i8088/core/exec/alu/muldiv/div_su/divider/s_pipe<13>_11> (without init value) has a constant value of 0 in block <motherboard>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s1/i8088/core/exec/alu/muldiv/div_su/divider/s_pipe<13>_12> (without init value) has a constant value of 0 in block <motherboard>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s1/i8088/core/exec/alu/muldiv/div_su/divider/s_pipe<12>_0> (without init value) has a constant value of 0 in block <motherboard>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s1/i8088/core/exec/alu/muldiv/div_su/divider/s_pipe<12>_1> (without init value) has a constant value of 0 in block <motherboard>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s1/i8088/core/exec/alu/muldiv/div_su/divider/s_pipe<12>_2> (without init value) has a constant value of 0 in block <motherboard>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s1/i8088/core/exec/alu/muldiv/div_su/divider/s_pipe<12>_3> (without init value) has a constant value of 0 in block <motherboard>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s1/i8088/core/exec/alu/muldiv/div_su/divider/s_pipe<12>_4> (without init value) has a constant value of 0 in block <motherboard>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s1/i8088/core/exec/alu/muldiv/div_su/divider/s_pipe<12>_5> (without init value) has a constant value of 0 in block <motherboard>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s1/i8088/core/exec/alu/muldiv/div_su/divider/s_pipe<12>_6> (without init value) has a constant value of 0 in block <motherboard>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s1/i8088/core/exec/alu/muldiv/div_su/divider/s_pipe<12>_7> (without init value) has a constant value of 0 in block <motherboard>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s1/i8088/core/exec/alu/muldiv/div_su/divider/s_pipe<14>_0> (without init value) has a constant value of 0 in block <motherboard>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s1/i8088/core/exec/alu/muldiv/div_su/divider/s_pipe<14>_1> (without init value) has a constant value of 0 in block <motherboard>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s1/i8088/core/exec/alu/muldiv/div_su/divider/s_pipe<14>_2> (without init value) has a constant value of 0 in block <motherboard>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s1/i8088/core/exec/alu/muldiv/div_su/divider/s_pipe<14>_3> (without init value) has a constant value of 0 in block <motherboard>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s1/i8088/core/exec/alu/muldiv/div_su/divider/s_pipe<14>_4> (without init value) has a constant value of 0 in block <motherboard>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s1/i8088/core/exec/alu/muldiv/div_su/divider/s_pipe<14>_5> (without init value) has a constant value of 0 in block <motherboard>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s1/i8088/core/exec/alu/muldiv/div_su/divider/s_pipe<14>_6> (without init value) has a constant value of 0 in block <motherboard>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s1/i8088/core/exec/alu/muldiv/div_su/divider/s_pipe<14>_7> (without init value) has a constant value of 0 in block <motherboard>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s1/i8088/core/exec/alu/muldiv/div_su/divider/s_pipe<14>_8> (without init value) has a constant value of 0 in block <motherboard>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s1/i8088/core/exec/alu/muldiv/div_su/divider/s_pipe<14>_9> (without init value) has a constant value of 0 in block <motherboard>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s1/i8088/core/exec/alu/muldiv/div_su/divider/s_pipe<14>_10> (without init value) has a constant value of 0 in block <motherboard>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s1/i8088/core/exec/alu/muldiv/div_su/divider/s_pipe<14>_11> (without init value) has a constant value of 0 in block <motherboard>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s1/i8088/core/exec/alu/muldiv/div_su/divider/s_pipe<14>_12> (without init value) has a constant value of 0 in block <motherboard>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s1/i8088/core/exec/alu/muldiv/div_su/divider/s_pipe<14>_13> (without init value) has a constant value of 0 in block <motherboard>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s1/i8088/core/exec/alu/muldiv/div_su/divider/s_pipe<13>_0> (without init value) has a constant value of 0 in block <motherboard>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s1/i8088/core/exec/alu/muldiv/div_su/divider/s_pipe<13>_1> (without init value) has a constant value of 0 in block <motherboard>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s1/i8088/core/exec/alu/muldiv/div_su/divider/s_pipe<13>_2> (without init value) has a constant value of 0 in block <motherboard>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s1/i8088/core/exec/alu/muldiv/div_su/divider/d_pipe<1>_33> (without init value) has a constant value of 0 in block <motherboard>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s1/i8088/core/exec/alu/muldiv/div_su/divider/d_pipe<2>_33> (without init value) has a constant value of 0 in block <motherboard>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s1/i8088/core/exec/alu/muldiv/div_su/divider/d_pipe<3>_33> (without init value) has a constant value of 0 in block <motherboard>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s1/i8088/core/exec/alu/muldiv/div_su/divider/d_pipe<4>_33> (without init value) has a constant value of 0 in block <motherboard>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s1/i8088/core/exec/alu/muldiv/div_su/divider/d_pipe<5>_33> (without init value) has a constant value of 0 in block <motherboard>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s1/i8088/core/exec/alu/muldiv/div_su/divider/d_pipe<6>_33> (without init value) has a constant value of 0 in block <motherboard>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s1/i8088/core/exec/alu/muldiv/div_su/divider/d_pipe<7>_33> (without init value) has a constant value of 0 in block <motherboard>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s1/i8088/core/exec/alu/muldiv/div_su/divider/d_pipe<8>_33> (without init value) has a constant value of 0 in block <motherboard>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s1/i8088/core/exec/alu/muldiv/div_su/divider/d_pipe<9>_33> (without init value) has a constant value of 0 in block <motherboard>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s1/i8088/core/exec/alu/muldiv/div_su/divider/d_pipe<10>_33> (without init value) has a constant value of 0 in block <motherboard>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s1/i8088/core/exec/alu/muldiv/div_su/divider/d_pipe<11>_33> (without init value) has a constant value of 0 in block <motherboard>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s1/i8088/core/exec/alu/muldiv/div_su/divider/d_pipe<12>_33> (without init value) has a constant value of 0 in block <motherboard>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s1/i8088/core/exec/alu/muldiv/div_su/divider/d_pipe<13>_33> (without init value) has a constant value of 0 in block <motherboard>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s1/i8088/core/exec/alu/muldiv/div_su/divider/d_pipe<14>_33> (without init value) has a constant value of 0 in block <motherboard>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s1/i8088/core/exec/alu/muldiv/div_su/divider/d_pipe<15>_33> (without init value) has a constant value of 0 in block <motherboard>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s1/i8088/core/exec/alu/muldiv/div_su/divider/d_pipe<16>_33> (without init value) has a constant value of 0 in block <motherboard>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <s0/vgamod/blink_count_0> in Unit <motherboard> is equivalent to the following FF/Latch, which will be removed : <s0/vgamod/h_count_0> 
INFO:Xst:2261 - The FF/Latch <s0/vgamod/blink_count_1> in Unit <motherboard> is equivalent to the following FF/Latch, which will be removed : <s0/vgamod/h_count_1> 
INFO:Xst:2261 - The FF/Latch <s0/vgamod/blink_count_2> in Unit <motherboard> is equivalent to the following FF/Latch, which will be removed : <s0/vgamod/h_count_2> 
INFO:Xst:2261 - The FF/Latch <s0/vgamod/blink_count_3> in Unit <motherboard> is equivalent to the following FF/Latch, which will be removed : <s0/vgamod/h_count_3> 
INFO:Xst:2261 - The FF/Latch <s0/vgamod/blink_count_4> in Unit <motherboard> is equivalent to the following FF/Latch, which will be removed : <s0/vgamod/h_count_4> 
INFO:Xst:2261 - The FF/Latch <s1/i8088/core/exec/alu/muldiv/div_su/divider/s_pipe<1>_0> in Unit <motherboard> is equivalent to the following FF/Latch, which will be removed : <s1/i8088/core/exec/alu/muldiv/div_su/divider/s_pipe<1>_1> 

Mapping all equations...
WARNING:Xst:2677 - Node <s8/i8253/vcs/C2/control_3> of sequential type is unconnected in block <motherboard>.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block motherboard, actual ratio is 8.
FlipFlop s1/i8088/core/fetch/opcode_l_1 has been replicated 1 time(s)
FlipFlop s1/i8088/core/fetch/state_0 has been replicated 3 time(s)
FlipFlop s1/i8088/core/fetch/state_1 has been replicated 5 time(s)
FlipFlop s1/i8088/core/fetch/state_2 has been replicated 5 time(s)
FlipFlop s1/i8088/i00/q_7 has been replicated 1 time(s)

Final Macro Processing ...

Processing Unit <motherboard> :
	Found 19-bit shift register for signal <s1/i8088/core/exec/alu/muldiv/div_su/ovf>.
	Found 19-bit shift register for signal <s1/i8088/core/exec/alu/muldiv/div_su/sdpipe_18>.
	Found 19-bit shift register for signal <s1/i8088/core/exec/alu/muldiv/div_su/szpipe_18>.
	Found 16-bit shift register for signal <s1/i8088/core/exec/alu/muldiv/div_su/divider/q_16>.
	Found 15-bit shift register for signal <s1/i8088/core/exec/alu/muldiv/div_su/divider/q_15>.
	Found 14-bit shift register for signal <s1/i8088/core/exec/alu/muldiv/div_su/divider/q_14>.
	Found 13-bit shift register for signal <s1/i8088/core/exec/alu/muldiv/div_su/divider/q_13>.
	Found 12-bit shift register for signal <s1/i8088/core/exec/alu/muldiv/div_su/divider/q_12>.
	Found 11-bit shift register for signal <s1/i8088/core/exec/alu/muldiv/div_su/divider/q_11>.
	Found 10-bit shift register for signal <s1/i8088/core/exec/alu/muldiv/div_su/divider/q_10>.
	Found 9-bit shift register for signal <s1/i8088/core/exec/alu/muldiv/div_su/divider/q_9>.
	Found 8-bit shift register for signal <s1/i8088/core/exec/alu/muldiv/div_su/divider/q_8>.
	Found 7-bit shift register for signal <s1/i8088/core/exec/alu/muldiv/div_su/divider/q_7>.
	Found 6-bit shift register for signal <s1/i8088/core/exec/alu/muldiv/div_su/divider/q_6>.
	Found 5-bit shift register for signal <s1/i8088/core/exec/alu/muldiv/div_su/divider/q_5>.
	Found 4-bit shift register for signal <s1/i8088/core/exec/alu/muldiv/div_su/divider/q_4>.
	Found 3-bit shift register for signal <s1/i8088/core/exec/alu/muldiv/div_su/divider/q_3>.
	Found 2-bit shift register for signal <s1/i8088/core/exec/alu/muldiv/div_su/divider/q_2>.
Unit <motherboard> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1925
 Flip-Flops                                            : 1925
# Shift Registers                                      : 18
 10-bit shift register                                 : 1
 11-bit shift register                                 : 1
 12-bit shift register                                 : 1
 13-bit shift register                                 : 1
 14-bit shift register                                 : 1
 15-bit shift register                                 : 1
 16-bit shift register                                 : 1
 19-bit shift register                                 : 3
 2-bit shift register                                  : 1
 3-bit shift register                                  : 1
 4-bit shift register                                  : 1
 5-bit shift register                                  : 1
 6-bit shift register                                  : 1
 7-bit shift register                                  : 1
 8-bit shift register                                  : 1
 9-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : motherboard.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 7298
#      GND                         : 7
#      INV                         : 253
#      LUT1                        : 70
#      LUT2                        : 364
#      LUT3                        : 707
#      LUT4                        : 489
#      LUT5                        : 748
#      LUT6                        : 2302
#      MUXCY                       : 1017
#      MUXF7                       : 333
#      MUXF8                       : 121
#      VCC                         : 7
#      XORCY                       : 880
# FlipFlops/Latches                : 1974
#      FD                          : 852
#      FD_1                        : 37
#      FDC                         : 349
#      FDC_1                       : 1
#      FDCE                        : 200
#      FDE                         : 86
#      FDP                         : 26
#      FDPE                        : 37
#      FDR                         : 168
#      FDR_1                       : 12
#      FDRE                        : 161
#      FDRS                        : 1
#      FDRSE                       : 4
#      FDS                         : 3
#      FDS_1                       : 1
#      FDSE                        : 7
#      LDC                         : 17
#      LDCE                        : 2
#      LDCP                        : 2
#      LDE                         : 8
# RAMS                             : 100
#      RAMB18                      : 3
#      RAMB36_EXP                  : 97
# Shift Registers                  : 18
#      SRLC16E                     : 15
#      SRLC32E                     : 3
# Clock Buffers                    : 8
#      BUFG                        : 6
#      BUFGP                       : 2
# IO Buffers                       : 14
#      IBUF                        : 4
#      OBUF                        : 10
# DSPs                             : 1
#      DSP48E                      : 1

Device utilization summary:
---------------------------

Selected Device : 5vlx110tff1136-1 


Slice Logic Utilization: 
 Number of Slice Registers:            1974  out of  69120     2%  
 Number of Slice LUTs:                 4951  out of  69120     7%  
    Number used as Logic:              4933  out of  69120     7%  
    Number used as Memory:               18  out of  17920     0%  
       Number used as SRL:               18

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   5349
   Number with an unused Flip Flop:    3375  out of   5349    63%  
   Number with an unused LUT:           398  out of   5349     7%  
   Number of fully used LUT-FF pairs:  1576  out of   5349    29%  
   Number of unique control sets:       115

IO Utilization: 
 Number of IOs:                          16
 Number of bonded IOBs:                  16  out of    640     2%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:               99  out of    148    66%  
    Number using Block RAM only:         99
 Number of BUFG/BUFGCTRLs:                8  out of     32    25%  
 Number of DSP48Es:                       1  out of     64     1%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                                                                                     | Clock buffer(FF name)                                                                                                                                       | Load  |
-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
s1/i8284/clk                                                                                     | BUFG                                                                                                                                                        | 1544  |
s1/i8088/core/decode/inta                                                                        | NONE(s1/i8259/iid_3)                                                                                                                                        | 2     |
s1/i8259/eoir[4]_GND_64_o_equal_97_o(s1/i8259/eoir[4]_GND_64_o_equal_97_o1:O)                    | NONE(*)(s1/i8259/dout_0)                                                                                                                                    | 2     |
s1/i8088/core/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8                          | NONE(s1/i8259/clrisr)                                                                                                                                       | 2     |
s9/keyboard/irq1                                                                                 | NONE(s1/i8259/irr_1)                                                                                                                                        | 1     |
irq0(s8/i8253/vcs/C0/Mmux_out11:O)                                                               | NONE(*)(s1/i8259/irr_0)                                                                                                                                     | 1     |
s1/ale(s1/i8288/Mmux_ale11:O)                                                                    | BUFG(*)(s1/u10/rq_3)                                                                                                                                        | 20    |
s9/i8255/pds(s9/i8255/pds1:O)                                                                    | NONE(*)(s9/i8255/pdo_0)                                                                                                                                     | 8     |
s1/i8284/vclk                                                                                    | BUFG                                                                                                                                                        | 185   |
s8/pclka                                                                                         | BUFG                                                                                                                                                        | 62    |
s1/i8284/pclk                                                                                    | BUFG                                                                                                                                                        | 69    |
s8/i8253/vcs/C1/READ/MODE[5]_PWR_153_o_Mux_9_o(s8/i8253/vcs/C1/READ/MODE[5]_PWR_153_o_Mux_9_o1:O)| NONE(*)(s8/i8253/vcs/C1/READ/DREG_0)                                                                                                                        | 9     |
s4/i8237/adstb                                                                                   | NONE(s4/ls3730/rq_0)                                                                                                                                        | 8     |
dclk(s2/dclk1:O)                                                                                 | BUFG(*)(s4/i8237/bw2_FSM_FFd1)                                                                                                                              | 137   |
s4/wrt_dma_pg_reg_n_INV_739_o(s4/wrt_dma_pg_reg_n_INV_739_o1:O)                                  | NONE(*)(s4/ls6700/q0_3)                                                                                                                                     | 8     |
USER_CLK                                                                                         | BUFGP                                                                                                                                                       | 13    |
KEYBOARD_CLK                                                                                     | BUFGP                                                                                                                                                       | 21    |
xiow_n(xiow_nLogicTrst1:O)                                                                       | NONE(*)(s8/i8253/vcs/C1/CNTREG/lsbflag)                                                                                                                     | 1     |
s9/keyboard/keyloadmod/gamerom/N1                                                                | NONE(s9/keyboard/keyloadmod/gamerom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)| 16    |
s5/rommod/crc/N1                                                                                 | NONE(s5/rommod/crc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                 | 16    |
s7/nero/N1                                                                                       | NONE(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                      | 64    |
s0/vgamod/char_rom/N1                                                                            | NONE(s0/vgamod/char_rom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP)                 | 1     |
-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
(*) These 8 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
FindSrcOfAsyncThruGates : 100 (1)
FindSrcOfAsyncThruGates : 200 (1)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                                                                                                                                                                                                                                      | Buffer(FF name)                                                                                                                                             | Load  |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
deb/state_FSM_FFd1(deb/state_FSM_FFd1:Q)                                                                                                                                                                                                                                                                            | NONE(s1/i8088/core/decode/seq_8)                                                                                                                            | 619   |
s7/nero/N1(s7/nero/XST_GND:G)                                                                                                                                                                                                                                                                                       | NONE(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B)                       | 256   |
s5/rommod/crc/N1(s5/rommod/crc/XST_GND:G)                                                                                                                                                                                                                                                                           | NONE(s5/rommod/crc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B)                 | 64    |
s9/keyboard/keyloadmod/gamerom/N1(s9/keyboard/keyloadmod/gamerom/XST_GND:G)                                                                                                                                                                                                                                         | NONE(s9/keyboard/keyloadmod/gamerom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B)| 64    |
s8/i8253/vcs/C1/READ/SEL_WR__AND_884_o_inv(s8/i8253/vcs/C1/READ/SEL_WR__AND_884_o_inv1:O)                                                                                                                                                                                                                           | NONE(s8/i8253/vcs/C1/READ/DREG_3)                                                                                                                           | 9     |
s0/vgamod/char_rom/N1(s0/vgamod/char_rom/XST_GND:G)                                                                                                                                                                                                                                                                 | NONE(s0/vgamod/char_rom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP)                 | 8     |
s1/i8259/rst_n_eoir[4]_OR_879_o(s1/i8259/rst_n_eoir[4]_OR_879_o1:O)                                                                                                                                                                                                                                                 | NONE(s1/i8259/dout_1)                                                                                                                                       | 2     |
s5/rommod/crc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_init.ram/cascadelata_tmp(s5/rommod/crc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATA)                                  | NONE(s5/rommod/crc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                 | 2     |
s5/rommod/crc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_init.ram/cascadelatb_tmp(s5/rommod/crc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATB)                                  | NONE(s5/rommod/crc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                 | 2     |
s5/rommod/crc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_init.ram/cascaderega_tmp(s5/rommod/crc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGA)                                  | NONE(s5/rommod/crc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                 | 2     |
s5/rommod/crc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_init.ram/cascaderegb_tmp(s5/rommod/crc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGB)                                  | NONE(s5/rommod/crc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                 | 2     |
s5/rommod/crc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_init.ram/cascadelata_tmp(s5/rommod/crc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATA)                                  | NONE(s5/rommod/crc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                 | 2     |
s5/rommod/crc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_init.ram/cascadelatb_tmp(s5/rommod/crc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATB)                                  | NONE(s5/rommod/crc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                 | 2     |
s5/rommod/crc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_init.ram/cascaderega_tmp(s5/rommod/crc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGA)                                  | NONE(s5/rommod/crc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                 | 2     |
s5/rommod/crc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_init.ram/cascaderegb_tmp(s5/rommod/crc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGB)                                  | NONE(s5/rommod/crc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                 | 2     |
s5/rommod/crc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_init.ram/cascadelata_tmp(s5/rommod/crc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATA)                                  | NONE(s5/rommod/crc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                 | 2     |
s5/rommod/crc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_init.ram/cascadelatb_tmp(s5/rommod/crc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATB)                                  | NONE(s5/rommod/crc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                 | 2     |
s5/rommod/crc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_init.ram/cascaderega_tmp(s5/rommod/crc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGA)                                  | NONE(s5/rommod/crc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                 | 2     |
s5/rommod/crc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_init.ram/cascaderegb_tmp(s5/rommod/crc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGB)                                  | NONE(s5/rommod/crc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                 | 2     |
s5/rommod/crc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_init.ram/cascadelata_tmp(s5/rommod/crc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATA)                                  | NONE(s5/rommod/crc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                 | 2     |
s5/rommod/crc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_init.ram/cascadelatb_tmp(s5/rommod/crc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATB)                                  | NONE(s5/rommod/crc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                 | 2     |
s5/rommod/crc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_init.ram/cascaderega_tmp(s5/rommod/crc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGA)                                  | NONE(s5/rommod/crc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                 | 2     |
s5/rommod/crc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_init.ram/cascaderegb_tmp(s5/rommod/crc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGB)                                  | NONE(s5/rommod/crc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                 | 2     |
s5/rommod/crc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v5_init.ram/cascadelata_tmp(s5/rommod/crc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATA)                                  | NONE(s5/rommod/crc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                 | 2     |
s5/rommod/crc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v5_init.ram/cascadelatb_tmp(s5/rommod/crc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATB)                                  | NONE(s5/rommod/crc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                 | 2     |
s5/rommod/crc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v5_init.ram/cascaderega_tmp(s5/rommod/crc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGA)                                  | NONE(s5/rommod/crc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                 | 2     |
s5/rommod/crc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v5_init.ram/cascaderegb_tmp(s5/rommod/crc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGB)                                  | NONE(s5/rommod/crc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                 | 2     |
s5/rommod/crc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v5_init.ram/cascadelata_tmp(s5/rommod/crc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATA)                                  | NONE(s5/rommod/crc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                 | 2     |
s5/rommod/crc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v5_init.ram/cascadelatb_tmp(s5/rommod/crc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATB)                                  | NONE(s5/rommod/crc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                 | 2     |
s5/rommod/crc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v5_init.ram/cascaderega_tmp(s5/rommod/crc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGA)                                  | NONE(s5/rommod/crc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                 | 2     |
s5/rommod/crc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v5_init.ram/cascaderegb_tmp(s5/rommod/crc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGB)                                  | NONE(s5/rommod/crc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                 | 2     |
s5/rommod/crc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_init.ram/cascadelata_tmp(s5/rommod/crc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATA)                                  | NONE(s5/rommod/crc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                 | 2     |
s5/rommod/crc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_init.ram/cascadelatb_tmp(s5/rommod/crc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATB)                                  | NONE(s5/rommod/crc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                 | 2     |
s5/rommod/crc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_init.ram/cascaderega_tmp(s5/rommod/crc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGA)                                  | NONE(s5/rommod/crc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                 | 2     |
s5/rommod/crc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_init.ram/cascaderegb_tmp(s5/rommod/crc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGB)                                  | NONE(s5/rommod/crc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                 | 2     |
s5/rommod/crc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v5_init.ram/cascadelata_tmp(s5/rommod/crc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATA)                                  | NONE(s5/rommod/crc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                 | 2     |
s5/rommod/crc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v5_init.ram/cascadelatb_tmp(s5/rommod/crc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATB)                                  | NONE(s5/rommod/crc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                 | 2     |
s5/rommod/crc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v5_init.ram/cascaderega_tmp(s5/rommod/crc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGA)                                  | NONE(s5/rommod/crc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                 | 2     |
s5/rommod/crc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v5_init.ram/cascaderegb_tmp(s5/rommod/crc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGB)                                  | NONE(s5/rommod/crc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                 | 2     |
s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_init.ram/cascadelata_tmp(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATA)                                              | NONE(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                       | 2     |
s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_init.ram/cascadelatb_tmp(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATB)                                              | NONE(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                       | 2     |
s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_init.ram/cascaderega_tmp(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGA)                                              | NONE(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                       | 2     |
s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_init.ram/cascaderegb_tmp(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGB)                                              | NONE(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                       | 2     |
s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v5_init.ram/cascadelata_tmp(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATA)                                            | NONE(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                      | 2     |
s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v5_init.ram/cascadelatb_tmp(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATB)                                            | NONE(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                      | 2     |
s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v5_init.ram/cascaderega_tmp(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGA)                                            | NONE(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                      | 2     |
s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v5_init.ram/cascaderegb_tmp(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGB)                                            | NONE(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                      | 2     |
s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v5_init.ram/cascadelata_tmp(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATA)                                            | NONE(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                      | 2     |
s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v5_init.ram/cascadelatb_tmp(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATB)                                            | NONE(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                      | 2     |
s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v5_init.ram/cascaderega_tmp(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGA)                                            | NONE(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                      | 2     |
s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v5_init.ram/cascaderegb_tmp(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGB)                                            | NONE(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                      | 2     |
s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v5_init.ram/cascadelata_tmp(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATA)                                            | NONE(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                      | 2     |
s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v5_init.ram/cascadelatb_tmp(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATB)                                            | NONE(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                      | 2     |
s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v5_init.ram/cascaderega_tmp(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGA)                                            | NONE(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                      | 2     |
s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v5_init.ram/cascaderegb_tmp(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGB)                                            | NONE(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                      | 2     |
s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v5_init.ram/cascadelata_tmp(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATA)                                            | NONE(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                      | 2     |
s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v5_init.ram/cascadelatb_tmp(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATB)                                            | NONE(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                      | 2     |
s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v5_init.ram/cascaderega_tmp(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGA)                                            | NONE(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                      | 2     |
s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v5_init.ram/cascaderegb_tmp(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGB)                                            | NONE(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                      | 2     |
s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v5_init.ram/cascadelata_tmp(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATA)                                            | NONE(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                      | 2     |
s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v5_init.ram/cascadelatb_tmp(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATB)                                            | NONE(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                      | 2     |
s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v5_init.ram/cascaderega_tmp(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGA)                                            | NONE(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                      | 2     |
s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v5_init.ram/cascaderegb_tmp(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGB)                                            | NONE(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                      | 2     |
s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v5_init.ram/cascadelata_tmp(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATA)                                            | NONE(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                      | 2     |
s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v5_init.ram/cascadelatb_tmp(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATB)                                            | NONE(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                      | 2     |
s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v5_init.ram/cascaderega_tmp(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGA)                                            | NONE(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                      | 2     |
s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v5_init.ram/cascaderegb_tmp(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGB)                                            | NONE(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                      | 2     |
s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/v5_init.ram/cascadelata_tmp(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATA)                                            | NONE(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                      | 2     |
s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/v5_init.ram/cascadelatb_tmp(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATB)                                            | NONE(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                      | 2     |
s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/v5_init.ram/cascaderega_tmp(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGA)                                            | NONE(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                      | 2     |
s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/v5_init.ram/cascaderegb_tmp(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGB)                                            | NONE(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                      | 2     |
s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v5_init.ram/cascadelata_tmp(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATA)                                            | NONE(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                      | 2     |
s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v5_init.ram/cascadelatb_tmp(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATB)                                            | NONE(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                      | 2     |
s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v5_init.ram/cascaderega_tmp(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGA)                                            | NONE(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                      | 2     |
s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v5_init.ram/cascaderegb_tmp(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGB)                                            | NONE(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                      | 2     |
s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v5_init.ram/cascadelata_tmp(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATA)                                            | NONE(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                      | 2     |
s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v5_init.ram/cascadelatb_tmp(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATB)                                            | NONE(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                      | 2     |
s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v5_init.ram/cascaderega_tmp(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGA)                                            | NONE(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                      | 2     |
s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v5_init.ram/cascaderegb_tmp(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGB)                                            | NONE(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                      | 2     |
s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/v5_init.ram/cascadelata_tmp(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATA)                                            | NONE(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                      | 2     |
s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/v5_init.ram/cascadelatb_tmp(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATB)                                            | NONE(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                      | 2     |
s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/v5_init.ram/cascaderega_tmp(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGA)                                            | NONE(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                      | 2     |
s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/v5_init.ram/cascaderegb_tmp(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGB)                                            | NONE(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                      | 2     |
s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_init.ram/cascadelata_tmp(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATA)                                              | NONE(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                       | 2     |
s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_init.ram/cascadelatb_tmp(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATB)                                              | NONE(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                       | 2     |
s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_init.ram/cascaderega_tmp(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGA)                                              | NONE(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                       | 2     |
s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_init.ram/cascaderegb_tmp(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGB)                                              | NONE(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                       | 2     |
s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/v5_init.ram/cascadelata_tmp(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATA)                                            | NONE(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                      | 2     |
s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/v5_init.ram/cascadelatb_tmp(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATB)                                            | NONE(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                      | 2     |
s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/v5_init.ram/cascaderega_tmp(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGA)                                            | NONE(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                      | 2     |
s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/v5_init.ram/cascaderegb_tmp(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGB)                                            | NONE(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                      | 2     |
s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/v5_init.ram/cascadelata_tmp(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATA)                                            | NONE(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                      | 2     |
s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/v5_init.ram/cascadelatb_tmp(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATB)                                            | NONE(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                      | 2     |
s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/v5_init.ram/cascaderega_tmp(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGA)                                            | NONE(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                      | 2     |
s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/v5_init.ram/cascaderegb_tmp(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGB)                                            | NONE(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                      | 2     |
s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/v5_init.ram/cascadelata_tmp(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATA)                                            | NONE(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                      | 2     |
s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/v5_init.ram/cascadelatb_tmp(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATB)                                            | NONE(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                      | 2     |
s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/v5_init.ram/cascaderega_tmp(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGA)                                            | NONE(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                      | 2     |
s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/v5_init.ram/cascaderegb_tmp(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGB)                                            | NONE(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                      | 2     |
s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/v5_init.ram/cascadelata_tmp(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATA)                                            | NONE(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                      | 2     |
s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/v5_init.ram/cascadelatb_tmp(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATB)                                            | NONE(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                      | 2     |
s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/v5_init.ram/cascaderega_tmp(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGA)                                            | NONE(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                      | 2     |
s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/v5_init.ram/cascaderegb_tmp(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGB)                                            | NONE(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                      | 2     |
s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/v5_init.ram/cascadelata_tmp(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATA)                                            | NONE(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                      | 2     |
s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/v5_init.ram/cascadelatb_tmp(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATB)                                            | NONE(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                      | 2     |
s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/v5_init.ram/cascaderega_tmp(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGA)                                            | NONE(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                      | 2     |
s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/v5_init.ram/cascaderegb_tmp(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGB)                                            | NONE(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                      | 2     |
s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/v5_init.ram/cascadelata_tmp(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATA)                                            | NONE(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                      | 2     |
s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/v5_init.ram/cascadelatb_tmp(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATB)                                            | NONE(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                      | 2     |
s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/v5_init.ram/cascaderega_tmp(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGA)                                            | NONE(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                      | 2     |
s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/v5_init.ram/cascaderegb_tmp(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGB)                                            | NONE(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                      | 2     |
s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/v5_init.ram/cascadelata_tmp(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATA)                                            | NONE(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                      | 2     |
s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/v5_init.ram/cascadelatb_tmp(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATB)                                            | NONE(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                      | 2     |
s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/v5_init.ram/cascaderega_tmp(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGA)                                            | NONE(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                      | 2     |
s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/v5_init.ram/cascaderegb_tmp(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGB)                                            | NONE(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                      | 2     |
s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/v5_init.ram/cascadelata_tmp(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATA)                                            | NONE(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                      | 2     |
s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/v5_init.ram/cascadelatb_tmp(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATB)                                            | NONE(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                      | 2     |
s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/v5_init.ram/cascaderega_tmp(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGA)                                            | NONE(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                      | 2     |
s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/v5_init.ram/cascaderegb_tmp(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGB)                                            | NONE(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                      | 2     |
s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/v5_init.ram/cascadelata_tmp(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATA)                                            | NONE(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                      | 2     |
s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/v5_init.ram/cascadelatb_tmp(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATB)                                            | NONE(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                      | 2     |
s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/v5_init.ram/cascaderega_tmp(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGA)                                            | NONE(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                      | 2     |
s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/v5_init.ram/cascaderegb_tmp(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGB)                                            | NONE(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                      | 2     |
s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/v5_init.ram/cascadelata_tmp(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATA)                                            | NONE(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                      | 2     |
s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/v5_init.ram/cascadelatb_tmp(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATB)                                            | NONE(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                      | 2     |
s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/v5_init.ram/cascaderega_tmp(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGA)                                            | NONE(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                      | 2     |
s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/v5_init.ram/cascaderegb_tmp(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGB)                                            | NONE(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                      | 2     |
s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_init.ram/cascadelata_tmp(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATA)                                              | NONE(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                       | 2     |
s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_init.ram/cascadelatb_tmp(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATB)                                              | NONE(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                       | 2     |
s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_init.ram/cascaderega_tmp(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGA)                                              | NONE(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                       | 2     |
s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_init.ram/cascaderegb_tmp(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGB)                                              | NONE(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                       | 2     |
s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/v5_init.ram/cascadelata_tmp(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATA)                                            | NONE(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                      | 2     |
s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/v5_init.ram/cascadelatb_tmp(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATB)                                            | NONE(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                      | 2     |
s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/v5_init.ram/cascaderega_tmp(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGA)                                            | NONE(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                      | 2     |
s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/v5_init.ram/cascaderegb_tmp(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGB)                                            | NONE(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                      | 2     |
s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/v5_init.ram/cascadelata_tmp(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATA)                                            | NONE(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                      | 2     |
s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/v5_init.ram/cascadelatb_tmp(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATB)                                            | NONE(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                      | 2     |
s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/v5_init.ram/cascaderega_tmp(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGA)                                            | NONE(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                      | 2     |
s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/v5_init.ram/cascaderegb_tmp(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGB)                                            | NONE(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                      | 2     |
s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_init.ram/cascadelata_tmp(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATA)                                              | NONE(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                       | 2     |
s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_init.ram/cascadelatb_tmp(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATB)                                              | NONE(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                       | 2     |
s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_init.ram/cascaderega_tmp(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGA)                                              | NONE(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                       | 2     |
s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_init.ram/cascaderegb_tmp(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGB)                                              | NONE(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                       | 2     |
s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v5_init.ram/cascadelata_tmp(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATA)                                              | NONE(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                       | 2     |
s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v5_init.ram/cascadelatb_tmp(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATB)                                              | NONE(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                       | 2     |
s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v5_init.ram/cascaderega_tmp(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGA)                                              | NONE(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                       | 2     |
s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v5_init.ram/cascaderegb_tmp(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGB)                                              | NONE(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                       | 2     |
s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v5_init.ram/cascadelata_tmp(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATA)                                              | NONE(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                       | 2     |
s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v5_init.ram/cascadelatb_tmp(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATB)                                              | NONE(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                       | 2     |
s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v5_init.ram/cascaderega_tmp(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGA)                                              | NONE(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                       | 2     |
s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v5_init.ram/cascaderegb_tmp(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGB)                                              | NONE(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                       | 2     |
s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_init.ram/cascadelata_tmp(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATA)                                              | NONE(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                       | 2     |
s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_init.ram/cascadelatb_tmp(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATB)                                              | NONE(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                       | 2     |
s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_init.ram/cascaderega_tmp(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGA)                                              | NONE(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                       | 2     |
s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_init.ram/cascaderegb_tmp(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGB)                                              | NONE(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                       | 2     |
s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v5_init.ram/cascadelata_tmp(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATA)                                              | NONE(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                       | 2     |
s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v5_init.ram/cascadelatb_tmp(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATB)                                              | NONE(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                       | 2     |
s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v5_init.ram/cascaderega_tmp(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGA)                                              | NONE(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                       | 2     |
s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v5_init.ram/cascaderegb_tmp(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGB)                                              | NONE(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                       | 2     |
s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v5_init.ram/cascadelata_tmp(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATA)                                              | NONE(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                       | 2     |
s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v5_init.ram/cascadelatb_tmp(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATB)                                              | NONE(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                       | 2     |
s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v5_init.ram/cascaderega_tmp(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGA)                                              | NONE(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                       | 2     |
s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v5_init.ram/cascaderegb_tmp(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGB)                                              | NONE(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                       | 2     |
s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_init.ram/cascadelata_tmp(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATA)                                              | NONE(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                       | 2     |
s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_init.ram/cascadelatb_tmp(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATB)                                              | NONE(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                       | 2     |
s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_init.ram/cascaderega_tmp(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGA)                                              | NONE(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                       | 2     |
s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_init.ram/cascaderegb_tmp(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGB)                                              | NONE(s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                       | 2     |
s9/keyboard/keyloadmod/gamerom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_init.ram/cascadelata_tmp(s9/keyboard/keyloadmod/gamerom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATA)| NONE(s9/keyboard/keyloadmod/gamerom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)| 2     |
s9/keyboard/keyloadmod/gamerom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_init.ram/cascadelatb_tmp(s9/keyboard/keyloadmod/gamerom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATB)| NONE(s9/keyboard/keyloadmod/gamerom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)| 2     |
s9/keyboard/keyloadmod/gamerom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_init.ram/cascaderega_tmp(s9/keyboard/keyloadmod/gamerom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGA)| NONE(s9/keyboard/keyloadmod/gamerom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)| 2     |
s9/keyboard/keyloadmod/gamerom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_init.ram/cascaderegb_tmp(s9/keyboard/keyloadmod/gamerom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGB)| NONE(s9/keyboard/keyloadmod/gamerom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)| 2     |
s9/keyboard/keyloadmod/gamerom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_init.ram/cascadelata_tmp(s9/keyboard/keyloadmod/gamerom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATA)| NONE(s9/keyboard/keyloadmod/gamerom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)| 2     |
s9/keyboard/keyloadmod/gamerom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_init.ram/cascadelatb_tmp(s9/keyboard/keyloadmod/gamerom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATB)| NONE(s9/keyboard/keyloadmod/gamerom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)| 2     |
s9/keyboard/keyloadmod/gamerom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_init.ram/cascaderega_tmp(s9/keyboard/keyloadmod/gamerom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGA)| NONE(s9/keyboard/keyloadmod/gamerom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)| 2     |
s9/keyboard/keyloadmod/gamerom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_init.ram/cascaderegb_tmp(s9/keyboard/keyloadmod/gamerom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGB)| NONE(s9/keyboard/keyloadmod/gamerom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)| 2     |
s9/keyboard/keyloadmod/gamerom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_init.ram/cascadelata_tmp(s9/keyboard/keyloadmod/gamerom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATA)| NONE(s9/keyboard/keyloadmod/gamerom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)| 2     |
s9/keyboard/keyloadmod/gamerom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_init.ram/cascadelatb_tmp(s9/keyboard/keyloadmod/gamerom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATB)| NONE(s9/keyboard/keyloadmod/gamerom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)| 2     |
s9/keyboard/keyloadmod/gamerom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_init.ram/cascaderega_tmp(s9/keyboard/keyloadmod/gamerom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGA)| NONE(s9/keyboard/keyloadmod/gamerom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)| 2     |
s9/keyboard/keyloadmod/gamerom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_init.ram/cascaderegb_tmp(s9/keyboard/keyloadmod/gamerom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGB)| NONE(s9/keyboard/keyloadmod/gamerom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)| 2     |
s9/keyboard/keyloadmod/gamerom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_init.ram/cascadelata_tmp(s9/keyboard/keyloadmod/gamerom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATA)| NONE(s9/keyboard/keyloadmod/gamerom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)| 2     |
s9/keyboard/keyloadmod/gamerom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_init.ram/cascadelatb_tmp(s9/keyboard/keyloadmod/gamerom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATB)| NONE(s9/keyboard/keyloadmod/gamerom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)| 2     |
s9/keyboard/keyloadmod/gamerom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_init.ram/cascaderega_tmp(s9/keyboard/keyloadmod/gamerom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGA)| NONE(s9/keyboard/keyloadmod/gamerom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)| 2     |
s9/keyboard/keyloadmod/gamerom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_init.ram/cascaderegb_tmp(s9/keyboard/keyloadmod/gamerom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGB)| NONE(s9/keyboard/keyloadmod/gamerom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)| 2     |
s9/keyboard/keyloadmod/gamerom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v5_init.ram/cascadelata_tmp(s9/keyboard/keyloadmod/gamerom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATA)| NONE(s9/keyboard/keyloadmod/gamerom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)| 2     |
s9/keyboard/keyloadmod/gamerom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v5_init.ram/cascadelatb_tmp(s9/keyboard/keyloadmod/gamerom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATB)| NONE(s9/keyboard/keyloadmod/gamerom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)| 2     |
s9/keyboard/keyloadmod/gamerom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v5_init.ram/cascaderega_tmp(s9/keyboard/keyloadmod/gamerom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGA)| NONE(s9/keyboard/keyloadmod/gamerom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)| 2     |
s9/keyboard/keyloadmod/gamerom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v5_init.ram/cascaderegb_tmp(s9/keyboard/keyloadmod/gamerom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGB)| NONE(s9/keyboard/keyloadmod/gamerom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)| 2     |
s9/keyboard/keyloadmod/gamerom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v5_init.ram/cascadelata_tmp(s9/keyboard/keyloadmod/gamerom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATA)| NONE(s9/keyboard/keyloadmod/gamerom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)| 2     |
s9/keyboard/keyloadmod/gamerom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v5_init.ram/cascadelatb_tmp(s9/keyboard/keyloadmod/gamerom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATB)| NONE(s9/keyboard/keyloadmod/gamerom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)| 2     |
s9/keyboard/keyloadmod/gamerom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v5_init.ram/cascaderega_tmp(s9/keyboard/keyloadmod/gamerom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGA)| NONE(s9/keyboard/keyloadmod/gamerom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)| 2     |
s9/keyboard/keyloadmod/gamerom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v5_init.ram/cascaderegb_tmp(s9/keyboard/keyloadmod/gamerom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGB)| NONE(s9/keyboard/keyloadmod/gamerom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)| 2     |
s9/keyboard/keyloadmod/gamerom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_init.ram/cascadelata_tmp(s9/keyboard/keyloadmod/gamerom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATA)| NONE(s9/keyboard/keyloadmod/gamerom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)| 2     |
s9/keyboard/keyloadmod/gamerom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_init.ram/cascadelatb_tmp(s9/keyboard/keyloadmod/gamerom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATB)| NONE(s9/keyboard/keyloadmod/gamerom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)| 2     |
s9/keyboard/keyloadmod/gamerom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_init.ram/cascaderega_tmp(s9/keyboard/keyloadmod/gamerom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGA)| NONE(s9/keyboard/keyloadmod/gamerom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)| 2     |
s9/keyboard/keyloadmod/gamerom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_init.ram/cascaderegb_tmp(s9/keyboard/keyloadmod/gamerom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGB)| NONE(s9/keyboard/keyloadmod/gamerom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)| 2     |
s9/keyboard/keyloadmod/gamerom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v5_init.ram/cascadelata_tmp(s9/keyboard/keyloadmod/gamerom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATA)| NONE(s9/keyboard/keyloadmod/gamerom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)| 2     |
s9/keyboard/keyloadmod/gamerom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v5_init.ram/cascadelatb_tmp(s9/keyboard/keyloadmod/gamerom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATB)| NONE(s9/keyboard/keyloadmod/gamerom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)| 2     |
s9/keyboard/keyloadmod/gamerom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v5_init.ram/cascaderega_tmp(s9/keyboard/keyloadmod/gamerom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGA)| NONE(s9/keyboard/keyloadmod/gamerom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)| 2     |
s9/keyboard/keyloadmod/gamerom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v5_init.ram/cascaderegb_tmp(s9/keyboard/keyloadmod/gamerom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGB)| NONE(s9/keyboard/keyloadmod/gamerom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)| 2     |
s1/i8259/irr_n<0>_inv(s1/i8259/irr_n<0>_inv1:O)                                                                                                                                                                                                                                                                     | NONE(s1/i8259/irr_0)                                                                                                                                        | 1     |
s1/i8259/irr_n<1>_inv(s1/i8259/irr_n<1>_inv1:O)                                                                                                                                                                                                                                                                     | NONE(s1/i8259/irr_1)                                                                                                                                        | 1     |
s1/i8259/rst_n_GND_64_o_AND_669_o(s1/i8259/rst_n_GND_64_o_AND_669_o1:O)                                                                                                                                                                                                                                             | NONE(s1/i8259/clrisr)                                                                                                                                       | 1     |
s1/i8259/rst_n_GND_64_o_AND_670_o(s1/i8259/rst_n_GND_64_o_AND_670_o1:O)                                                                                                                                                                                                                                             | NONE(s1/i8259/clrisr)                                                                                                                                       | 1     |
s8/i8253/vcs/C1/MODEWRITE(s8/i8253/vcs/C1/MODEREG/Mmux_MODEWRITE11:O)                                                                                                                                                                                                                                               | NONE(s8/i8253/vcs/C1/READ/READLSB)                                                                                                                          | 1     |
s8/i8253/vcs/C1/READ/MODEWRITE_GND_212_o_AND_886_o(s8/i8253/vcs/C1/READ/MODEWRITE_GND_212_o_AND_886_o1:O)                                                                                                                                                                                                           | NONE(s8/i8253/vcs/C1/READ/READLSB)                                                                                                                          | 1     |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 23.362ns (Maximum Frequency: 42.805MHz)
   Minimum input arrival time before clock: 2.118ns
   Maximum output required time after clock: 6.085ns
   Maximum combinational path delay: 4.180ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 's1/i8284/clk'
  Clock period: 23.362ns (frequency: 42.805MHz)
  Total number of paths / destination ports: 13131586372616292 / 5069
-------------------------------------------------------------------------
Delay:               23.362ns (Levels of Logic = 43)
  Source:            s1/i8088/core/fetch/opcode_l_6 (FF)
  Destination:       s1/i8259/eoir_1 (FF)
  Source Clock:      s1/i8284/clk rising
  Destination Clock: s1/i8284/clk rising

  Data Path: s1/i8088/core/fetch/opcode_l_6 to s1/i8259/eoir_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.471   0.978  s1/i8088/core/fetch/opcode_l_6 (s1/i8088/core/fetch/opcode_l_6)
     LUT5:I0->O           46   0.094   0.706  s1/i8088/core/fetch/Mmux_opcode71 (s1/i8088/core/opcode<6>)
     LUT5:I3->O           30   0.094   0.607  s1/i8088/core/decode/opcode_deco/_n064421 (s1/i8088/core/decode/opcode_deco/_n06442)
     LUT6:I5->O            8   0.094   0.748  s1/i8088/core/decode/opcode_deco/op[7]_PWR_14_o_equal_224_o<7>1 (s1/i8088/core/decode/opcode_deco/op[7]_PWR_14_o_equal_224_o)
     LUT6:I3->O            1   0.094   0.973  s1/i8088/core/decode/n0089<1>11 (s1/i8088/core/decode/n0089<1>11)
     LUT6:I1->O            1   0.094   0.480  s1/i8088/core/decode/n0089<1>14 (s1/i8088/core/decode/n0089<1>14)
     LUT6:I5->O            1   0.094   0.000  s1/i8088/core/decode/Madd_seq_addr_lut<1> (s1/i8088/core/decode/Madd_seq_addr_lut<1>)
     MUXCY:S->O            1   0.372   0.000  s1/i8088/core/decode/Madd_seq_addr_cy<1> (s1/i8088/core/decode/Madd_seq_addr_cy<1>)
     MUXCY:CI->O           1   0.026   0.000  s1/i8088/core/decode/Madd_seq_addr_cy<2> (s1/i8088/core/decode/Madd_seq_addr_cy<2>)
     MUXCY:CI->O           1   0.026   0.000  s1/i8088/core/decode/Madd_seq_addr_cy<3> (s1/i8088/core/decode/Madd_seq_addr_cy<3>)
     MUXCY:CI->O           1   0.026   0.000  s1/i8088/core/decode/Madd_seq_addr_cy<4> (s1/i8088/core/decode/Madd_seq_addr_cy<4>)
     XORCY:CI->O         278   0.357   1.242  s1/i8088/core/decode/Madd_seq_addr_xor<5> (s1/i8088/core/seq_addr<5>)
     LUT6:I0->O            1   0.094   0.000  s1/i8088/core/micro_data_micro_rom/Mram_rom1461110_SW0_G (s1/i8088/core/micro_data_N101)
     MUXF7:I1->O           1   0.254   0.480  s1/i8088/core/micro_data_micro_rom/Mram_rom1461110_SW0 (s1/i8088/core/micro_data_N34)
     LUT5:I4->O            1   0.094   0.000  s1/i8088/core/micro_data_micro_rom/Mram_rom1461110_F (s1/i8088/core/micro_data_N82)
     MUXF7:I0->O          21   0.251   0.588  s1/i8088/core/micro_data_micro_rom/Mram_rom1461110 (s1/i8088/core/micro_data/micro_o<39>)
     LUT6:I5->O           99   0.094   0.716  s1/i8088/core/Mmux_ir33 (s1/i8088/core/ir<6>)
     LUT6:I4->O            1   0.094   0.000  s1/i8088/core/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f72 (s1/i8088/core/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f79)
     MUXF7:I1->O           1   0.254   0.000  s1/i8088/core/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f7 (s1/i8088/core/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f7)
     MUXF8:I0->O           1   0.182   0.576  s1/i8088/core/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_2_f8 (s1/i8088/core/exec/regfile/addr_b[3]_r[15][7]_wide_mux_11_OUT<0>)
     LUT5:I3->O           10   0.094   0.529  s1/i8088/core/exec/Mmux_bus_b19 (s1/i8088/core/exec/Mmux_bus_b12)
     LUT5:I4->O            1   0.094   0.480  s1/i8088/core/exec/regfile/Mmux_a2_SW0 (N1589)
     LUT6:I5->O            1   0.094   0.000  s1/i8088/core/exec/alu/othop/Madd_n0083_lut<0> (s1/i8088/core/exec/alu/othop/Madd_n0083_lut<0>)
     MUXCY:S->O            1   0.372   0.000  s1/i8088/core/exec/alu/othop/Madd_n0083_cy<0> (s1/i8088/core/exec/alu/othop/Madd_n0083_cy<0>)
     MUXCY:CI->O           1   0.026   0.000  s1/i8088/core/exec/alu/othop/Madd_n0083_cy<1> (s1/i8088/core/exec/alu/othop/Madd_n0083_cy<1>)
     XORCY:CI->O           1   0.357   0.480  s1/i8088/core/exec/alu/othop/Madd_n0083_xor<2> (s1/i8088/core/exec/alu/othop/n0083<2>)
     LUT3:I2->O            1   0.094   0.000  s1/i8088/core/exec/alu/othop/Madd_deff_lut<2> (s1/i8088/core/exec/alu/othop/Madd_deff_lut<2>)
     MUXCY:S->O            1   0.372   0.000  s1/i8088/core/exec/alu/othop/Madd_deff_cy<2> (s1/i8088/core/exec/alu/othop/Madd_deff_cy<2>)
     XORCY:CI->O           2   0.357   0.485  s1/i8088/core/exec/alu/othop/Madd_deff_xor<3> (s1/i8088/core/exec/alu/othop/deff<3>)
     LUT1:I0->O            1   0.094   0.000  s1/i8088/core/exec/alu/othop/Madd_deff2_cy<3>_rt (s1/i8088/core/exec/alu/othop/Madd_deff2_cy<3>_rt)
     MUXCY:S->O            1   0.372   0.000  s1/i8088/core/exec/alu/othop/Madd_deff2_cy<3> (s1/i8088/core/exec/alu/othop/Madd_deff2_cy<3>)
     XORCY:CI->O           1   0.357   0.480  s1/i8088/core/exec/alu/othop/Madd_deff2_xor<4> (s1/i8088/core/exec/alu/othop/deff2<4>)
     LUT2:I1->O            1   0.094   0.000  s1/i8088/core/exec/alu/othop/Madd_dcmp2_lut<4> (s1/i8088/core/exec/alu/othop/Madd_dcmp2_lut<4>)
     MUXCY:S->O            1   0.372   0.000  s1/i8088/core/exec/alu/othop/Madd_dcmp2_cy<4> (s1/i8088/core/exec/alu/othop/Madd_dcmp2_cy<4>)
     XORCY:CI->O           1   0.357   0.480  s1/i8088/core/exec/alu/othop/Madd_dcmp2_xor<5> (s1/i8088/core/exec/alu/othop/dcmp2<5>)
     LUT6:I5->O            1   0.094   0.480  s1/i8088/core/exec/alu/othop/mux8_16/Mmux_out112 (s1/i8088/core/exec/alu/oth<5>)
     LUT6:I5->O            1   0.094   0.000  s1/i8088/core/exec/alu/m0/Mmux_out_2_f7_4_G (N1712)
     MUXF7:I1->O           4   0.254   0.496  s1/i8088/core/exec/alu/m0/Mmux_out_2_f7_4 (s1/i8088/core/addr_exec<5>)
     LUT5:I4->O           21   0.094   0.588  s1/i8088/core/exec/Mmux_omemalu121 (s1/i8088/core/exec/omemalu<5>)
     LUT6:I5->O           15   0.094   0.787  s1/i8088/core/exec/regfile/Mmux_cx_zero18 (s1/i8088/core/exec/regfile/Mmux_cx_zero17)
     LUT6:I3->O           31   0.094   0.703  s1/i8088/core/fetch/nstate/Mmux_n_state28 (s1/i8088/core/fetch/nstate/Mmux_n_state27)
     LUT6:I4->O            8   0.094   1.107  s1/i8088/write_bus_ale_AND_607_o_inv3 (s1/i8088/write_bus_ale_AND_607_o_inv)
     LUT6:I0->O            5   0.094   0.502  s1/adp<0>LogicTrst3 (s1/adp<0>)
     LUT4:I3->O            1   0.094   0.000  s1/i8259/Mmux_eoir[7]_GND_64_o_mux_92_OUT11 (s1/i8259/eoir[7]_GND_64_o_mux_92_OUT<0>)
     FDCE:D                   -0.018          s1/i8259/eoir_0
    ----------------------------------------
    Total                     23.362ns (7.671ns logic, 15.691ns route)
                                       (32.8% logic, 67.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 's1/i8284/vclk'
  Clock period: 5.029ns (frequency: 198.847MHz)
  Total number of paths / destination ports: 2131 / 311
-------------------------------------------------------------------------
Delay:               5.029ns (Levels of Logic = 4)
  Source:            s0/vgamod/ram_2k_char_3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM18.TDP (RAM)
  Destination:       s0/vgamod/ram_2k_char_3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM18.TDP (RAM)
  Source Clock:      s1/i8284/vclk rising
  Destination Clock: s1/i8284/vclk rising

  Data Path: s0/vgamod/ram_2k_char_3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM18.TDP to s0/vgamod/ram_2k_char_3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM18.TDP
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB18:CLKA->DOA7     2   2.180   0.581  U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM18.TDP (douta<7>)
     end scope: 's0/vgamod/ram_2k_char_3:douta<7>'
     LUT4:I2->O            1   0.094   0.576  d<7>LogicTrst1 (d<7>LogicTrst)
     LUT6:I4->O            1   0.094   0.710  d<7>LogicTrst2 (d<7>LogicTrst1)
     LUT4:I1->O            5   0.094   0.358  d<7>LogicTrst3 (d<7>)
     begin scope: 's0/vgamod/ram_2k_char_3:dina<7>'
     RAMB18:DIA7               0.342          U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM18.TDP
    ----------------------------------------
    Total                      5.029ns (2.804ns logic, 2.225ns route)
                                       (55.8% logic, 44.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 's8/pclka'
  Clock period: 4.641ns (frequency: 215.471MHz)
  Total number of paths / destination ports: 2832 / 61
-------------------------------------------------------------------------
Delay:               4.641ns (Levels of Logic = 4)
  Source:            s8/i8253/vcs/C0/count_7 (FF)
  Destination:       s8/i8253/vcs/C0/count_15 (FF)
  Source Clock:      s8/pclka rising
  Destination Clock: s8/pclka rising

  Data Path: s8/i8253/vcs/C0/count_7 to s8/i8253/vcs/C0/count_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              5   0.471   1.091  s8/i8253/vcs/C0/count_7 (s8/i8253/vcs/C0/count_7)
     LUT6:I0->O            1   0.094   1.069  s8/i8253/vcs/C0/countzero<15>2 (s8/i8253/vcs/C0/countzero<15>1)
     LUT6:I0->O           19   0.094   0.579  s8/i8253/vcs/C0/countzero<15>3 (s8/i8253/vcs/C0/countzero)
     LUT5:I4->O           16   0.094   1.055  s8/i8253/vcs/C0/Mmux_PWR_149_o_countval[15]_mux_39_OUT10111 (s8/i8253/vcs/C0/Mmux_PWR_149_o_countval[15]_mux_39_OUT1011)
     LUT6:I1->O            1   0.094   0.000  s8/i8253/vcs/C0/Mmux_PWR_149_o_countval[15]_mux_39_OUT1011 (s8/i8253/vcs/C0/PWR_149_o_countval[15]_mux_39_OUT<6>)
     FDC:D                    -0.018          s8/i8253/vcs/C0/count_6
    ----------------------------------------
    Total                      4.641ns (0.847ns logic, 3.794ns route)
                                       (18.3% logic, 81.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 's1/i8284/pclk'
  Clock period: 7.664ns (frequency: 130.480MHz)
  Total number of paths / destination ports: 2248 / 565
-------------------------------------------------------------------------
Delay:               7.664ns (Levels of Logic = 7)
  Source:            s9/keyboard/keyloadmod/gamerom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B (RAM)
  Destination:       s9/keyboard/pa_3 (FF)
  Source Clock:      s1/i8284/pclk rising
  Destination Clock: s1/i8284/pclk rising

  Data Path: s9/keyboard/keyloadmod/gamerom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B to s9/keyboard/pa_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB36_EXP:CLKAL->CASCADEOUTLATA    0   2.570   0.000  U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B (U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v5_init.ram/cascadelata_tmp)
     RAMB36_EXP:CASCADEINLATA->DOA0    2   0.369   1.074  U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T (douta<4>)
     end scope: 's9/keyboard/keyloadmod/gamerom:douta<4>'
     LUT6:I0->O            2   0.094   0.794  s9/keyboard/fdata[7]_PWR_171_o_equal_6_o<7>3 (s9/keyboard/fdata[7]_PWR_171_o_equal_6_o<7>2)
     LUT5:I1->O            8   0.094   0.614  s9/keyboard/fdata[7]_PWR_171_o_equal_6_o<7>4 (s9/keyboard/fdata[7]_PWR_171_o_equal_6_o)
     LUT6:I4->O            3   0.094   0.984  s9/keyboard/state[7]_GND_267_o_select_77_OUT<5>11 (s9/keyboard/state[7]_GND_267_o_select_77_OUT<5>1)
     LUT6:I1->O            1   0.094   0.789  s9/keyboard/state[7]_GND_267_o_select_77_OUT<3>1 (s9/keyboard/state[7]_GND_267_o_select_77_OUT<3>1)
     LUT6:I2->O            1   0.094   0.000  s9/keyboard/state[7]_GND_267_o_select_77_OUT<3>2 (s9/keyboard/state[7]_GND_267_o_select_77_OUT<3>)
     FD:D                     -0.018          s9/keyboard/pa_3
    ----------------------------------------
    Total                      7.664ns (3.409ns logic, 4.255ns route)
                                       (44.5% logic, 55.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 's4/i8237/adstb'
  Clock period: 5.695ns (frequency: 175.603MHz)
  Total number of paths / destination ports: 416 / 8
-------------------------------------------------------------------------
Delay:               5.695ns (Levels of Logic = 5)
  Source:            s4/ls3730/rq_1 (FF)
  Destination:       s4/ls3730/rq_0 (FF)
  Source Clock:      s4/i8237/adstb falling
  Destination Clock: s4/i8237/adstb falling

  Data Path: s4/ls3730/rq_1 to s4/ls3730/rq_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD_1:C->Q             1   0.467   0.576  s4/ls3730/rq_1 (s4/ls3730/rq_1)
     LUT4:I2->O          169   0.094   1.126  a<9>LogicTrst1 (a<9>)
     LUT6:I1->O            3   0.094   0.984  s3/ls0/Mmux_y41 (ppi_cs_n)
     LUT5:I0->O           17   0.094   1.061  s9/i8255/pds1 (s9/i8255/pds)
     LUT6:I1->O            8   0.094   1.011  xd<0>LogicTrst1 (xd<0>LogicTrst1)
     LUT5:I0->O           22   0.094   0.000  xd<7>LogicTrst3 (xd<7>)
     FD_1:D                   -0.018          s4/ls3730/rq_7
    ----------------------------------------
    Total                      5.695ns (0.937ns logic, 4.758ns route)
                                       (16.5% logic, 83.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'dclk'
  Clock period: 7.693ns (frequency: 129.988MHz)
  Total number of paths / destination ports: 25268 / 213
-------------------------------------------------------------------------
Delay:               7.693ns (Levels of Logic = 7)
  Source:            s4/i8237/dack_1 (FF)
  Destination:       s4/i8237/mode_5 (FF)
  Source Clock:      dclk rising
  Destination Clock: dclk rising

  Data Path: s4/i8237/dack_1 to s4/i8237/mode_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q              4   0.471   0.989  s4/i8237/dack_1 (s4/i8237/dack_1)
     LUT6:I1->O            8   0.094   0.827  a<16>LogicTrst1 (a<16>)
     LUT4:I0->O            9   0.094   0.620  s3/rom_addr_sel_n1 (rom_addr_sel_n)
     LUT6:I4->O            4   0.094   1.085  s3/ls4/Mmux_y31 (cs_n<2>)
     LUT6:I0->O            9   0.094   0.754  s5/rommod/csv_inv1 (s5/rommod/csv_inv)
     LUT6:I3->O            8   0.094   1.011  xd<0>LogicTrst1 (xd<0>LogicTrst1)
     LUT5:I0->O           25   0.094   0.702  xd<2>LogicTrst3 (xd<2>)
     LUT6:I4->O            6   0.094   0.363  s4/i8237/_n1814_inv1 (s4/i8237/_n1814_inv)
     FDRE:CE                   0.213          s4/i8237/mode_0
    ----------------------------------------
    Total                      7.693ns (1.342ns logic, 6.351ns route)
                                       (17.4% logic, 82.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 's4/wrt_dma_pg_reg_n_INV_739_o'
  Clock period: 6.386ns (frequency: 156.593MHz)
  Total number of paths / destination ports: 896 / 8
-------------------------------------------------------------------------
Delay:               6.386ns (Levels of Logic = 6)
  Source:            s4/ls6700/q3_0 (LATCH)
  Destination:       s4/ls6700/q0_3 (LATCH)
  Source Clock:      s4/wrt_dma_pg_reg_n_INV_739_o falling
  Destination Clock: s4/wrt_dma_pg_reg_n_INV_739_o falling

  Data Path: s4/ls6700/q3_0 to s4/ls6700/q0_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              1   0.736   0.789  s4/ls6700/q3_0 (s4/ls6700/q3_0)
     LUT6:I2->O            8   0.094   0.827  a<16>LogicTrst1 (a<16>)
     LUT4:I0->O            9   0.094   0.620  s3/rom_addr_sel_n1 (rom_addr_sel_n)
     LUT6:I4->O            4   0.094   1.085  s3/ls4/Mmux_y31 (cs_n<2>)
     LUT6:I0->O            9   0.094   0.754  s5/rommod/csv_inv1 (s5/rommod/csv_inv)
     LUT6:I3->O            8   0.094   1.011  xd<0>LogicTrst1 (xd<0>LogicTrst1)
     LUT5:I0->O           24   0.094   0.000  xd<3>LogicTrst3 (xd<3>)
     LDE:D                    -0.071          s4/ls6700/q3_3
    ----------------------------------------
    Total                      6.386ns (1.300ns logic, 5.086ns route)
                                       (20.4% logic, 79.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'USER_CLK'
  Clock period: 2.592ns (frequency: 385.802MHz)
  Total number of paths / destination ports: 87 / 22
-------------------------------------------------------------------------
Delay:               2.592ns (Levels of Logic = 1)
  Source:            s1/i8284/counter_4 (FF)
  Destination:       s1/i8284/counter_5 (FF)
  Source Clock:      USER_CLK rising
  Destination Clock: USER_CLK rising

  Data Path: s1/i8284/counter_4 to s1/i8284/counter_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              5   0.471   1.091  s1/i8284/counter_4 (s1/i8284/counter_4)
     LUT6:I0->O            6   0.094   0.363  s1/i8284/counter[5]_PWR_4_o_equal_2_o<5>1 (s1/i8284/counter[5]_PWR_4_o_equal_2_o)
     FDR:R                     0.573          s1/i8284/counter_0
    ----------------------------------------
    Total                      2.592ns (1.138ns logic, 1.454ns route)
                                       (43.9% logic, 56.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'KEYBOARD_CLK'
  Clock period: 3.734ns (frequency: 267.809MHz)
  Total number of paths / destination ports: 214 / 28
-------------------------------------------------------------------------
Delay:               3.734ns (Levels of Logic = 3)
  Source:            s9/keyboard/keyinmod/b_FSM_FFd10 (FF)
  Destination:       s9/keyboard_Mram_tdata (RAM)
  Source Clock:      KEYBOARD_CLK falling
  Destination Clock: KEYBOARD_CLK falling

  Data Path: s9/keyboard/keyinmod/b_FSM_FFd10 to s9/keyboard_Mram_tdata
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR_1:C->Q            5   0.467   0.995  s9/keyboard/keyinmod/b_FSM_FFd10 (s9/keyboard/keyinmod/b_FSM_FFd10)
     LUT5:I0->O            3   0.094   0.587  s9/keyboard/keyinmod/b[7]_newdata_Select_16_o<7>111 (s9/keyboard/keyinmod/b[7]_newdata_Select_16_o<7>11)
     LUT5:I3->O            2   0.094   0.715  s9/keyboard/keyinmod/Mmux_b[7]_dataout[7]_select_14_OUT<6>111 (s9/keyboard/keyinmod/Mmux_b[7]_dataout[7]_select_14_OUT<6>11)
     LUT5:I2->O            2   0.094   0.341  s9/keyboard/keyinmod/Mmux_b[7]_dataout[7]_select_14_OUT<7>1 (s9/keyboard/keyinmod/b[7]_dataout[7]_select_14_OUT<7>)
     RAMB18:ADDRA10            0.347          s9/keyboard_Mram_tdata
    ----------------------------------------
    Total                      3.734ns (1.096ns logic, 2.638ns route)
                                       (29.4% logic, 70.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'xiow_n'
  Clock period: 2.469ns (frequency: 405.022MHz)
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Delay:               2.469ns (Levels of Logic = 1)
  Source:            s8/i8253/vcs/C1/CNTREG/lsbflag (FF)
  Destination:       s8/i8253/vcs/C1/CNTREG/lsbflag (FF)
  Source Clock:      xiow_n rising
  Destination Clock: xiow_n rising

  Data Path: s8/i8253/vcs/C1/CNTREG/lsbflag to s8/i8253/vcs/C1/CNTREG/lsbflag
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRS:C->Q             5   0.471   0.995  s8/i8253/vcs/C1/CNTREG/lsbflag (s8/i8253/vcs/C1/CNTREG/lsbflag)
     LUT5:I0->O            1   0.094   0.336  s8/i8253/vcs/C1/CNTREG/_n00771 (s8/i8253/vcs/C1/CNTREG/_n0077)
     FDRS:R                    0.573          s8/i8253/vcs/C1/CNTREG/lsbflag
    ----------------------------------------
    Total                      2.469ns (1.138ns logic, 1.331ns route)
                                       (46.1% logic, 53.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 's1/i8284/clk'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              1.397ns (Levels of Logic = 2)
  Source:            GPIO_SW_C (PAD)
  Destination:       deb/state_FSM_FFd1 (FF)
  Destination Clock: s1/i8284/clk rising

  Data Path: GPIO_SW_C to deb/state_FSM_FFd1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.818   0.485  GPIO_SW_C_IBUF (GPIO_SW_C_IBUF)
     LUT2:I1->O            1   0.094   0.000  deb/state_FSM_FFd2-In11 (deb/state_FSM_FFd2-In1)
     FDR:D                    -0.018          deb/state_FSM_FFd2
    ----------------------------------------
    Total                      1.397ns (0.912ns logic, 0.485ns route)
                                       (65.3% logic, 34.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'KEYBOARD_CLK'
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Offset:              2.118ns (Levels of Logic = 2)
  Source:            KEYBOARD_DATA (PAD)
  Destination:       s9/keyboard_Mram_tdata (RAM)
  Destination Clock: KEYBOARD_CLK falling

  Data Path: KEYBOARD_DATA to s9/keyboard_Mram_tdata
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   0.818   0.518  KEYBOARD_DATA_IBUF (KEYBOARD_DATA_IBUF)
     LUT5:I4->O            2   0.094   0.341  s9/keyboard/keyinmod/Mmux_b[7]_dataout[7]_select_14_OUT<7>1 (s9/keyboard/keyinmod/b[7]_dataout[7]_select_14_OUT<7>)
     RAMB18:ADDRA10            0.347          s9/keyboard_Mram_tdata
    ----------------------------------------
    Total                      2.118ns (1.259ns logic, 0.859ns route)
                                       (59.4% logic, 40.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 's1/i8284/pclk'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              1.712ns (Levels of Logic = 2)
  Source:            GPIO_SW_E (PAD)
  Destination:       s9/keyboard/keyloadmod/state_FSM_FFd8 (FF)
  Destination Clock: s1/i8284/pclk rising

  Data Path: GPIO_SW_E to s9/keyboard/keyloadmod/state_FSM_FFd8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.818   0.800  GPIO_SW_E_IBUF (GPIO_SW_E_IBUF)
     LUT4:I0->O            1   0.094   0.000  s9/keyboard/keyloadmod/state_FSM_FFd8-In1 (s9/keyboard/keyloadmod/state_FSM_FFd8-In)
     FDP:D                    -0.018          s9/keyboard/keyloadmod/state_FSM_FFd8
    ----------------------------------------
    Total                      1.712ns (0.912ns logic, 0.800ns route)
                                       (53.3% logic, 46.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 's1/i8284/clk'
  Total number of paths / destination ports: 4 / 2
-------------------------------------------------------------------------
Offset:              4.433ns (Levels of Logic = 2)
  Source:            s9/i8255/pb_1 (FF)
  Destination:       PIEZO_SPEAKER (PAD)
  Source Clock:      s1/i8284/clk rising

  Data Path: s9/i8255/pb_1 to PIEZO_SPEAKER
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDPE:C->Q             3   0.471   1.080  s9/i8255/pb_1 (s9/i8255/pb_1)
     LUT6:I0->O            1   0.094   0.336  Mmux_PIEZO_SPEAKER11 (PIEZO_SPEAKER_OBUF)
     OBUF:I->O                 2.452          PIEZO_SPEAKER_OBUF (PIEZO_SPEAKER)
    ----------------------------------------
    Total                      4.433ns (3.017ns logic, 1.416ns route)
                                       (68.1% logic, 31.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 's8/pclka'
  Total number of paths / destination ports: 24 / 2
-------------------------------------------------------------------------
Offset:              6.085ns (Levels of Logic = 4)
  Source:            s8/count_4 (FF)
  Destination:       PIEZO_SPEAKER (PAD)
  Source Clock:      s8/pclka rising

  Data Path: s8/count_4 to PIEZO_SPEAKER
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              3   0.471   0.984  s8/count_4 (s8/count_4)
     LUT5:I0->O            1   0.094   0.576  s8/Mmux_counter_out11 (s8/Mmux_counter_out1)
     LUT6:I4->O            3   0.094   0.984  s8/Mmux_counter_out12 (s8/Mmux_counter_out11)
     LUT6:I1->O            1   0.094   0.336  Mmux_PIEZO_SPEAKER11 (PIEZO_SPEAKER_OBUF)
     OBUF:I->O                 2.452          PIEZO_SPEAKER_OBUF (PIEZO_SPEAKER)
    ----------------------------------------
    Total                      6.085ns (3.205ns logic, 2.880ns route)
                                       (52.7% logic, 47.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 's1/i8284/vclk'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              3.264ns (Levels of Logic = 1)
  Source:            s0/vgamod/vga_red_o_0 (FF)
  Destination:       HDR1_2 (PAD)
  Source Clock:      s1/i8284/vclk rising

  Data Path: s0/vgamod/vga_red_o_0 to HDR1_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.471   0.341  s0/vgamod/vga_red_o_0 (s0/vgamod/vga_red_o_0)
     OBUF:I->O                 2.452          HDR1_2_OBUF (HDR1_2)
    ----------------------------------------
    Total                      3.264ns (2.923ns logic, 0.341ns route)
                                       (89.6% logic, 10.4% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.180ns (Levels of Logic = 3)
  Source:            GPIO_DIP_SW1 (PAD)
  Destination:       PIEZO_SPEAKER (PAD)

  Data Path: GPIO_DIP_SW1 to PIEZO_SPEAKER
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.818   0.480  GPIO_DIP_SW1_IBUF (GPIO_DIP_SW1_IBUF)
     LUT6:I5->O            1   0.094   0.336  Mmux_PIEZO_SPEAKER11 (PIEZO_SPEAKER_OBUF)
     OBUF:I->O                 2.452          PIEZO_SPEAKER_OBUF (PIEZO_SPEAKER)
    ----------------------------------------
    Total                      4.180ns (3.364ns logic, 0.816ns route)
                                       (80.5% logic, 19.5% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock KEYBOARD_CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
KEYBOARD_CLK   |         |         |    3.734|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock USER_CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
USER_CLK       |    2.592|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock dclk
----------------------------------------------+---------+---------+---------+---------+
                                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------------------+---------+---------+---------+---------+
dclk                                          |    7.693|         |         |         |
s1/ale                                        |         |    7.244|         |         |
s1/i8284/clk                                  |    7.904|    3.576|         |         |
s4/i8237/adstb                                |         |    7.067|         |         |
s4/wrt_dma_pg_reg_n_INV_739_o                 |         |    7.758|         |         |
s8/i8253/vcs/C1/READ/MODE[5]_PWR_153_o_Mux_9_o|         |    3.565|         |         |
s9/i8255/pds                                  |         |    3.352|         |         |
----------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock irq0
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
s1/i8284/clk   |    4.048|         |         |         |
s8/pclka       |    4.064|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock s1/ale
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
s1/i8284/clk   |         |         |   20.847|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock s1/i8088/core/decode/inta
----------------+---------+---------+---------+---------+
                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------+---------+---------+---------+---------+
irq0            |    1.997|         |         |         |
s1/i8284/clk    |    2.290|         |         |         |
s9/keyboard/irq1|    2.211|         |         |         |
----------------+---------+---------+---------+---------+

Clock to Setup on destination clock s1/i8259/eoir[4]_GND_64_o_equal_97_o
----------------+---------+---------+---------+---------+
                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------+---------+---------+---------+---------+
irq0            |         |         |    1.083|         |
s1/i8284/clk    |         |         |    1.359|         |
s9/keyboard/irq1|         |         |    1.067|         |
----------------+---------+---------+---------+---------+

Clock to Setup on destination clock s1/i8284/clk
-----------------------------------------------------------------------+---------+---------+---------+---------+
                                                                       | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                           |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------------------------------------------+---------+---------+---------+---------+
dclk                                                                   |   10.318|         |    1.146|         |
irq0                                                                   |    2.866|         |         |         |
s1/ale                                                                 |         |    9.869|         |         |
s1/i8088/core/decode/inta                                              |    6.535|         |         |         |
s1/i8088/core/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8|         |    2.461|         |         |
s1/i8259/eoir[4]_GND_64_o_equal_97_o                                   |         |    2.806|         |         |
s1/i8284/clk                                                           |   23.362|    0.858|    1.326|         |
s1/i8284/vclk                                                          |    6.342|         |         |         |
s4/i8237/adstb                                                         |         |    9.692|         |         |
s4/wrt_dma_pg_reg_n_INV_739_o                                          |         |   10.383|         |         |
s8/i8253/vcs/C1/READ/MODE[5]_PWR_153_o_Mux_9_o                         |         |    6.190|         |         |
s8/pclka                                                               |    4.844|         |         |         |
s9/i8255/pds                                                           |         |    5.977|         |         |
s9/keyboard/irq1                                                       |    2.637|         |         |         |
xiow_n                                                                 |    1.756|         |         |         |
-----------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock s1/i8284/pclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
KEYBOARD_CLK   |         |    7.663|         |         |
s1/i8284/clk   |    3.578|         |         |         |
s1/i8284/pclk  |    7.664|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock s1/i8284/vclk
----------------------------------------------+---------+---------+---------+---------+
                                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------------------+---------+---------+---------+---------+
dclk                                          |    7.978|         |         |         |
s1/ale                                        |         |    7.630|         |         |
s1/i8284/clk                                  |    8.254|         |         |         |
s1/i8284/vclk                                 |    5.029|         |         |         |
s4/i8237/adstb                                |         |    7.477|         |         |
s4/wrt_dma_pg_reg_n_INV_739_o                 |         |    8.043|         |         |
s8/i8253/vcs/C1/READ/MODE[5]_PWR_153_o_Mux_9_o|         |    3.850|         |         |
s9/i8255/pds                                  |         |    3.637|         |         |
----------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock s4/i8237/adstb
----------------------------------------------+---------+---------+---------+---------+
                                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------------------+---------+---------+---------+---------+
dclk                                          |         |         |    6.321|         |
s1/ale                                        |         |         |    5.872|         |
s1/i8284/clk                                  |         |         |    6.532|         |
s4/i8237/adstb                                |         |         |    5.695|         |
s4/wrt_dma_pg_reg_n_INV_739_o                 |         |         |    6.386|         |
s8/i8253/vcs/C1/READ/MODE[5]_PWR_153_o_Mux_9_o|         |         |    2.193|         |
s9/i8255/pds                                  |         |         |    1.980|         |
----------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock s4/wrt_dma_pg_reg_n_INV_739_o
----------------------------------------------+---------+---------+---------+---------+
                                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------------------+---------+---------+---------+---------+
dclk                                          |         |         |    6.321|         |
s1/ale                                        |         |         |    5.872|         |
s1/i8284/clk                                  |         |         |    6.532|         |
s4/i8237/adstb                                |         |         |    5.695|         |
s4/wrt_dma_pg_reg_n_INV_739_o                 |         |         |    6.386|         |
s8/i8253/vcs/C1/READ/MODE[5]_PWR_153_o_Mux_9_o|         |         |    2.193|         |
s9/i8255/pds                                  |         |         |    1.980|         |
----------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock s8/i8253/vcs/C1/READ/MODE[5]_PWR_153_o_Mux_9_o
-----------------------------------------------------------------------+---------+---------+---------+---------+
                                                                       | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                           |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------------------------------------------+---------+---------+---------+---------+
s1/i8088/core/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8|         |         |    1.584|         |
s1/i8284/clk                                                           |         |         |    1.538|         |
-----------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock s8/pclka
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
s1/i8284/clk   |    6.013|         |         |         |
s8/pclka       |    4.641|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock s9/i8255/pds
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
dclk           |         |         |    4.225|         |
s1/ale         |         |         |    4.217|         |
s1/i8284/clk   |         |         |    4.886|         |
s1/i8284/pclk  |         |         |    1.359|         |
s4/i8237/adstb |         |         |    4.239|         |
s8/pclka       |         |         |    3.876|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock s9/keyboard/irq1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
s1/i8284/pclk  |    1.025|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock xiow_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
dclk           |    4.968|         |         |         |
s1/ale         |         |    4.701|         |         |
s1/i8284/clk   |    5.324|         |         |         |
s4/i8237/adstb |         |    4.305|         |         |
xiow_n         |    2.469|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 82.00 secs
Total CPU time to Xst completion: 79.68 secs
 
WARNING:Xst:3152 - You have chosen to run a version of XST which is not the default solution
   for the specified device family. You are free to use it in order to take
   advantage of its enhanced HDL parsing/elaboration capabilities. However,
   please be aware that you may be impacted by  language support differences.
   This version may also result in circuit performance and device utilization
   differences for your particular design. You can always revert back to the
   default XST solution by setting the "use_new_parser" option to value "no" 
   on the XST command line or in the XST process properties panel.
--> 


Total memory usage is 575192 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  890 (   0 filtered)
Number of infos    :   42 (   0 filtered)

