module inert_intf(
    input logic clk,
    input logic rst_n,
    output logic SS_n,
    input logic MISO,
    output logic SCLK,
    output logic MOSI,
    input logic INT,
    output logic [12:0] incline,
    output logic vld
);

 typedef enum logic [3:0] {
    // Initialize Sensor
    INIT1, // Enable interrupt upon data ready
    INIT2, // Setup accel for 208Hz data rate, +/- 2g accel range, 50Hz LPF
    INIT3, // Setup gyro for 208Hz data rate, +/- 245Â°/sec range.
    INIT4, // Turn rounding on for both accel and gryo
    CHECKINT, // Check if INT is high
    // Start reading once INTerrupt is high
    ROLLL,
    ROLLH,
    YAWL,
    YAWH,
    AYL_READ,
    AYH_READ,
    AZL_READ,
    AZH_READ,
    VALRDY // Indicate to inertial integrator that valid readings are ready
  } state_t;

state_t state, nxt_state;

logic [15:0] timer;

logic [15:0] cmd;
logic [15:0] resp;

logic snd, done;

logic C_R_H, C_R_L, C_Y_H, C_Y_L, C_AY_H, C_AY_L, C_AZ_H, C_AZ_L; // enables for the registers
logic [7:0] H_ROLL_ff, L_ROLL_ff, H_YAW_ff, L_YAW_ff, H_AY_ff, L_AY_ff, H_AZ_ff, L_AZ_ff; // 8 bit holding reg

logic [7:0] rollL, rollH, yawL, yawH, AYL, AYH, AZL, AZH;
logic [15:0] roll_rt, yaw_rt, AY, AZ;

// ---------------------------------------------------------------------------
// SPI_mnrch Module Instantiation
// ---------------------------------------------------------------------------
SPI_mnrch spi_inst (
    .clk   (clk),
    .rst_n (rst_n),
    .cmd   (cmd),
    .done  (done),
    .resp  (resp),
    .snd   (snd),
    .SS_n  (SS_n),
    .SCLK  (SCLK),
    .MOSI  (MOSI),
    .MISO  (MISO)
);

// ---------------------------------------------------------------------------
// inertial_integrator Module Instantiation
// ---------------------------------------------------------------------------
inertial_integrator inert_ingtr_inst (
    .clk(clk),
    .rst_n(rst_n),
    .vld(vld),
    .roll_rt(roll_rt),
    .yaw_rt(yaw_rt),
    .AY(AY),
    .AZ(AZ),
    .incline(incline),
    .LED()
);

// ---------------------------------------------------------------------------
// Double-flop active high INT signal for metastability
// ---------------------------------------------------------------------------
logic INT_ff1, INT_ff2;

always_ff @(posedge clk or negedge rst_n) begin
    if (!rst_n) begin
        INT_ff1 <= 1'b0;
        INT_ff2 <= 1'b0;
    end else begin
        INT_ff1 <= INT;
        INT_ff2 <= INT_ff1;
    end
end

// ---------------------------------------------------------------------------
// 16-bit timer
// ---------------------------------------------------------------------------
always_ff @(posedge clk or negedge rst_n) begin
    if (!rst_n) begin
        timer <= 16'b0;
    end else begin
        timer <= timer + 1;
    end
end

// ---------------------------------------------------------------------------
// Flop the 8-bit sensor readings
// ---------------------------------------------------------------------------
// always_ff @(posedge clk or negedge rst_n) begin
//     if (!rst_n) begin
//         roll_rt <= 0;
//         yaw_rt <= 0;
//         AY <= 0;
//         AZ <= 0;
//     end else begin
//         roll_rt <= {rollH, rollL};
//         yaw_rt <= {yawH, yawL};
//         AY <= {AYH, AYL};
//         AZ <= {AZH, AZL};
//     end
// end

always_comb begin 
    roll_rt = {H_ROLL_ff, L_ROLL_ff};
    yaw_rt = {H_YAW_ff, L_YAW_ff};
    AY = {H_AY_ff, L_AY_ff};
    AZ = {H_AZ_ff, L_AZ_ff};
end

// ---------------------------------------------------------------------------
// Holding Registers for the sensor readings
// ---------------------------------------------------------------------------

// holding register for ROLL High
always_ff @(posedge clk, negedge rst_n) begin 
    if (!rst_n)
        H_ROLL_ff <= 0;
    else if (C_R_H) 
        H_ROLL_ff <= resp[7:0];
end 

// holding register for ROLL Low
always_ff @(posedge clk, negedge rst_n) begin 
    if (!rst_n)
        L_ROLL_ff <= 0;
    else if (C_R_L) 
        L_ROLL_ff <= resp[7:0];
end 

// holding register for YAW High 
always_ff @(posedge clk, negedge rst_n) begin 
    if (!rst_n)
        H_YAW_ff <= 0;
    else if (C_Y_H) 
        H_YAW_ff <= resp[7:0];
end 

// holding register for YAW Low
always_ff @(posedge clk, negedge rst_n) begin 
    if (!rst_n)
        L_YAW_ff <= 0;
    else if (C_Y_L) 
        L_YAW_ff <= resp[7:0];
end 

// holding register for AY High
always_ff @(posedge clk, negedge rst_n) begin 
    if (!rst_n) 
        H_AY_ff <= 0;
    else if (C_AY_H) 
        H_AY_ff <= resp[7:0];
end 

// holding register for AY Low 
always_ff @(posedge clk, negedge rst_n) begin 
    if (!rst_n) 
        L_AY_ff <= 0;
    else if (C_AY_L) 
        L_AY_ff <= resp[7:0];
end 

// holding register for AZ High
always_ff @(posedge clk, negedge rst_n) begin 
    if (!rst_n) 
        H_AZ_ff <= 0;
    else if (C_AZ_H) 
        H_AZ_ff <= resp[7:0];
end 

// holding register for AZ Low 
always_ff @(posedge clk, negedge rst_n) begin 
    if (!rst_n) 
        L_AZ_ff <= 0;
    else if (C_AZ_L) 
        L_AZ_ff <= resp[7:0];
end 

/** End of Holding Registers **/

// ---------------------------------------------------------------------------
// State machine for the inertial interface
// ---------------------------------------------------------------------------
always_ff @(posedge clk or negedge rst_n) begin
    if (!rst_n) begin
        state <= INIT1;
    end else begin
        state <= nxt_state;
    end
end

always_comb begin
    // Default values
    snd = 1'b0;
    cmd = 16'h0000;
    vld = 1'b0;
    rollL = 0;
    rollH = 0;
    yawL = 0;
    yawH = 0;
    AYL = 0;
    AYH = 0;
    AZL = 0;
    AZH = 0;
    C_R_H = 1'b0;
    C_R_L = 1'b0;
    C_Y_H = 1'b0;
    C_Y_L = 1'b0;
    C_AY_H = 1'b0;
    C_AY_L = 1'b0;
    C_AZ_H = 1'b0;
    C_AZ_L = 1'b0; 
    nxt_state = state;

    case (state)
        INIT1: begin
            cmd = 16'h0d02;
            if (&timer) begin
                nxt_state = INIT2;
                snd = 1;
            end
        end
        INIT2: begin
            cmd = 16'h1053;
            if (done) begin
                nxt_state = INIT3;
                snd = 1;
            end
        end
        INIT3: begin
            cmd = 16'h1150;
            snd = 0;
            if (done) begin
                nxt_state = INIT4;
                snd = 1;
            end
        end
        INIT4: begin
            cmd = 16'h1460;
            snd = 1;
            if (done) begin
                nxt_state = CHECKINT;
            end
        end
        CHECKINT: begin
            if (INT_ff2) begin
                nxt_state = ROLLL;
            end
        end
        ROLLL: begin
            cmd = 16'hA400;
            snd = 1;
            if (done) begin
                snd = 0;
                C_R_L = 1;
                nxt_state = ROLLH;
            end 
        end
        ROLLH: begin
            cmd = 16'hA500;
            snd = 1;
            if (done) begin
                snd = 0;
                C_R_H = 1;
                nxt_state = AZL_READ;
            end 
        end
        YAWL: begin
            cmd = 16'hA600;
            snd = 1;
            if (done) begin
                snd = 0;
                C_Y_L = 1;
                nxt_state = YAWH;
            end 
        end
        YAWH: begin
            cmd = 16'hA700;
            snd = 1;
            if (done) begin
                snd = 0;
                C_Y_H = 1;
                nxt_state = AYL_READ;
            end 
        end
        AYL_READ: begin
            cmd = 16'hAA00;
            snd = 1;
            if (done) begin
                snd = 0;
                C_AY_L = 1;
                nxt_state = AYH_READ;
            end 
        end
        AYH_READ: begin
            cmd = 16'hAB00;
            snd = 1;
            if (done) begin
                snd = 0;
                C_AY_H = 1;
                nxt_state = AZL_READ;
            end 
        end
        AZL_READ: begin
            cmd = 16'hAC00;
            snd = 1;
            if (done) begin
                snd = 0;
                C_AZ_L = 1;
                nxt_state = AZH_READ;
            end 
        end
        AZH_READ: begin
            cmd = 16'hAD00;
            snd = 1;
            if (done) begin
                snd = 0;
                C_AZ_H = 1;
                nxt_state = VALRDY;
            end 
        end
        VALRDY: begin
            vld = 1;
            nxt_state = CHECKINT;
        end
        default: begin
            nxt_state = INIT1;
        end
    endcase
end

endmodule