<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>/home/muheet-ghani/fpga_project/impl/gwsynthesis/fpga_project.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>/home/muheet-ghani/fpga_project/src/fpga_project.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>/home/muheet-ghani/fpga_project/src/fpga_project.sdc</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.8.11 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Thu Nov  2 20:51:10 2023
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2023 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>1300</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>603</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>clk</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.519</td>
<td></td>
<td></td>
<td>clk_ibuf/I </td>
</tr>
<tr>
<td>rst_Z</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>u_uart_top/rst_Z_s/F </td>
</tr>
<tr>
<td>u_ball/n273_3</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>u_ball/n273_s0/F </td>
</tr>
<tr>
<td>u_ball/n286_3</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>u_ball/n286_s0/F </td>
</tr>
<tr>
<td>u_Gowin_rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>9.972</td>
<td>100.286
<td>0.000</td>
<td>4.986</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>u_Gowin_rPLL/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>u_Gowin_rPLL/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>9.972</td>
<td>100.286
<td>0.000</td>
<td>4.986</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>u_Gowin_rPLL/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>u_Gowin_rPLL/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>19.943</td>
<td>50.143
<td>0.000</td>
<td>9.972</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>u_Gowin_rPLL/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>u_Gowin_rPLL/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>29.915</td>
<td>33.429
<td>0.000</td>
<td>14.957</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>u_Gowin_rPLL/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>39.886</td>
<td>25.071
<td>0.000</td>
<td>19.943</td>
<td>u_Gowin_rPLL/rpll_inst/CLKOUT</td>
<td>u_Gowin_rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>rst_Z</td>
<td>50.000(MHz)</td>
<td>586.539(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>25.071(MHz)</td>
<td>85.912(MHz)</td>
<td>7</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of clk!</h4>
<h4>No timing paths to get frequency of u_ball/n273_3!</h4>
<h4>No timing paths to get frequency of u_ball/n286_3!</h4>
<h4>No timing paths to get frequency of u_Gowin_rPLL/rpll_inst/CLKOUT.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_Gowin_rPLL/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_Gowin_rPLL/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_Gowin_rPLL/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>rst_Z</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>rst_Z</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_ball/n273_3</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_ball/n273_3</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_ball/n286_3</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_ball/n286_3</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_Gowin_rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_Gowin_rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_Gowin_rPLL/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_Gowin_rPLL/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_Gowin_rPLL/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_Gowin_rPLL/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_Gowin_rPLL/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_Gowin_rPLL/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>18.295</td>
<td>u_ball/cnt_s0/Q</td>
<td>u_ball/cnt_s0/D</td>
<td>rst_Z:[R]</td>
<td>rst_Z:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>1.305</td>
</tr>
<tr>
<td>2</td>
<td>28.246</td>
<td>u_paddle2/speed_counter_4_s0/Q</td>
<td>u_paddle2/location_y_2_s2/D</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.886</td>
<td>0.000</td>
<td>11.240</td>
</tr>
<tr>
<td>3</td>
<td>28.598</td>
<td>u_paddle2/speed_counter_4_s0/Q</td>
<td>u_paddle2/location_y_1_s2/D</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.886</td>
<td>0.000</td>
<td>10.888</td>
</tr>
<tr>
<td>4</td>
<td>29.191</td>
<td>u_paddle2/speed_counter_4_s0/Q</td>
<td>u_paddle2/location_y_5_s1/D</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.886</td>
<td>0.000</td>
<td>10.295</td>
</tr>
<tr>
<td>5</td>
<td>29.248</td>
<td>u_paddle2/speed_counter_4_s0/Q</td>
<td>u_paddle2/location_y_4_s1/D</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.886</td>
<td>0.000</td>
<td>10.238</td>
</tr>
<tr>
<td>6</td>
<td>29.305</td>
<td>u_paddle2/speed_counter_4_s0/Q</td>
<td>u_paddle2/location_y_3_s1/D</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.886</td>
<td>0.000</td>
<td>10.181</td>
</tr>
<tr>
<td>7</td>
<td>29.313</td>
<td>u_paddle1/speed_counter_0_s0/Q</td>
<td>u_paddle1/location_y_1_s2/D</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.886</td>
<td>0.000</td>
<td>10.173</td>
</tr>
<tr>
<td>8</td>
<td>29.476</td>
<td>u_paddle2/speed_counter_4_s0/Q</td>
<td>u_paddle2/location_y_0_s1/D</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.886</td>
<td>0.000</td>
<td>10.010</td>
</tr>
<tr>
<td>9</td>
<td>29.525</td>
<td>u_uart_top/u_uart_tx/txCounter_0_s2/Q</td>
<td>u_uart_top/u_uart_tx/txCounter_4_s2/D</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.886</td>
<td>0.000</td>
<td>9.961</td>
</tr>
<tr>
<td>10</td>
<td>29.573</td>
<td>u_uart_top/u_uart_tx/txCounter_0_s2/Q</td>
<td>u_uart_top/u_uart_tx/txCounter_9_s2/D</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.886</td>
<td>0.000</td>
<td>9.914</td>
</tr>
<tr>
<td>11</td>
<td>29.599</td>
<td>u_uart_top/u_uart_tx/txCounter_0_s2/Q</td>
<td>u_uart_top/u_uart_tx/txCounter_8_s2/D</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.886</td>
<td>0.000</td>
<td>9.887</td>
</tr>
<tr>
<td>12</td>
<td>29.640</td>
<td>u_uart_top/u_uart_tx/txCounter_0_s2/Q</td>
<td>u_uart_top/u_uart_tx/txCounter_13_s2/D</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.886</td>
<td>0.000</td>
<td>9.847</td>
</tr>
<tr>
<td>13</td>
<td>29.666</td>
<td>u_uart_top/u_uart_tx/txCounter_0_s2/Q</td>
<td>u_uart_top/u_uart_tx/txCounter_1_s2/D</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.886</td>
<td>0.000</td>
<td>9.820</td>
</tr>
<tr>
<td>14</td>
<td>29.705</td>
<td>u_uart_top/u_uart_tx/txCounter_0_s2/Q</td>
<td>u_uart_top/u_uart_tx/txCounter_12_s2/D</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.886</td>
<td>0.000</td>
<td>9.781</td>
</tr>
<tr>
<td>15</td>
<td>29.763</td>
<td>u_uart_top/u_uart_tx/txCounter_0_s2/Q</td>
<td>u_uart_top/u_uart_tx/txCounter_5_s2/D</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.886</td>
<td>0.000</td>
<td>9.723</td>
</tr>
<tr>
<td>16</td>
<td>29.763</td>
<td>u_uart_top/u_uart_tx/txCounter_0_s2/Q</td>
<td>u_uart_top/u_uart_tx/txCounter_7_s2/D</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.886</td>
<td>0.000</td>
<td>9.723</td>
</tr>
<tr>
<td>17</td>
<td>29.800</td>
<td>u_uart_top/u_uart_tx/txCounter_0_s2/Q</td>
<td>u_uart_top/u_uart_tx/txCounter_18_s2/D</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.886</td>
<td>0.000</td>
<td>9.686</td>
</tr>
<tr>
<td>18</td>
<td>29.882</td>
<td>u_paddle1/speed_counter_0_s0/Q</td>
<td>u_paddle1/location_y_2_s2/D</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.886</td>
<td>0.000</td>
<td>9.604</td>
</tr>
<tr>
<td>19</td>
<td>29.884</td>
<td>u_uart_top/u_uart_tx/txCounter_0_s2/Q</td>
<td>u_uart_top/u_uart_tx/txCounter_10_s2/D</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.886</td>
<td>0.000</td>
<td>9.602</td>
</tr>
<tr>
<td>20</td>
<td>29.912</td>
<td>u_uart_top/u_uart_tx/txCounter_0_s2/Q</td>
<td>u_uart_top/u_uart_tx/txCounter_14_s2/D</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.886</td>
<td>0.000</td>
<td>9.574</td>
</tr>
<tr>
<td>21</td>
<td>29.950</td>
<td>u_uart_top/u_uart_tx/txCounter_0_s2/Q</td>
<td>u_uart_top/u_uart_tx/txState_1_s6/CE</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.886</td>
<td>0.000</td>
<td>9.893</td>
</tr>
<tr>
<td>22</td>
<td>29.979</td>
<td>u_uart_top/u_uart_tx/txCounter_0_s2/Q</td>
<td>u_uart_top/u_uart_tx/txCounter_15_s2/D</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.886</td>
<td>0.000</td>
<td>9.507</td>
</tr>
<tr>
<td>23</td>
<td>29.990</td>
<td>u_uart_top/u_uart_tx/txCounter_0_s2/Q</td>
<td>u_uart_top/u_uart_tx/txCounter_20_s2/D</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.886</td>
<td>0.000</td>
<td>9.496</td>
</tr>
<tr>
<td>24</td>
<td>29.992</td>
<td>u_uart_top/u_uart_tx/txCounter_0_s2/Q</td>
<td>u_uart_top/u_uart_tx/txCounter_24_s2/D</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.886</td>
<td>0.000</td>
<td>9.494</td>
</tr>
<tr>
<td>25</td>
<td>30.045</td>
<td>u_uart_top/u_uart_tx/txCounter_0_s2/Q</td>
<td>u_uart_top/u_uart_tx/txCounter_16_s2/D</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.886</td>
<td>0.000</td>
<td>9.441</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.708</td>
<td>u_uart_top/u_uart_rx/rxCounter_1_s1/Q</td>
<td>u_uart_top/u_uart_rx/rxCounter_1_s1/D</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>2</td>
<td>0.708</td>
<td>counter_y_0_s0/Q</td>
<td>counter_y_0_s0/D</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>3</td>
<td>0.708</td>
<td>counter_x_dim_0_s0/Q</td>
<td>counter_x_dim_0_s0/D</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>4</td>
<td>0.709</td>
<td>u_score/led_0_s0/Q</td>
<td>u_score/led_0_s0/D</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>5</td>
<td>0.709</td>
<td>u_paddle2/speed_counter_0_s0/Q</td>
<td>u_paddle2/speed_counter_0_s0/D</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>6</td>
<td>0.709</td>
<td>u_uart_top/u_uart_tx/txBitNumber_1_s2/Q</td>
<td>u_uart_top/u_uart_tx/txBitNumber_1_s2/D</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>7</td>
<td>0.709</td>
<td>u_uart_top/u_uart_tx/txCounter_2_s2/Q</td>
<td>u_uart_top/u_uart_tx/txCounter_2_s2/D</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>8</td>
<td>0.709</td>
<td>u_uart_top/u_uart_tx/txCounter_6_s2/Q</td>
<td>u_uart_top/u_uart_tx/txCounter_6_s2/D</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>9</td>
<td>0.709</td>
<td>u_uart_top/u_uart_tx/txCounter_20_s2/Q</td>
<td>u_uart_top/u_uart_tx/txCounter_20_s2/D</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>10</td>
<td>0.709</td>
<td>u_uart_top/u_uart_rx/rxBitNumber_0_s1/Q</td>
<td>u_uart_top/u_uart_rx/rxBitNumber_0_s1/D</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>11</td>
<td>0.709</td>
<td>u_uart_top/u_uart_rx/rxCounter_9_s1/Q</td>
<td>u_uart_top/u_uart_rx/rxCounter_9_s1/D</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>12</td>
<td>0.709</td>
<td>counter_x_0_s0/Q</td>
<td>counter_x_0_s0/D</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>13</td>
<td>0.710</td>
<td>u_uart_top/u_uart_tx/txCounter_5_s2/Q</td>
<td>u_uart_top/u_uart_tx/txCounter_5_s2/D</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>14</td>
<td>0.710</td>
<td>u_uart_top/u_uart_tx/txCounter_10_s2/Q</td>
<td>u_uart_top/u_uart_tx/txCounter_10_s2/D</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>15</td>
<td>0.710</td>
<td>u_uart_top/u_uart_tx/txCounter_23_s2/Q</td>
<td>u_uart_top/u_uart_tx/txCounter_23_s2/D</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>16</td>
<td>0.710</td>
<td>u_uart_top/u_uart_rx/rxCounter_10_s1/Q</td>
<td>u_uart_top/u_uart_rx/rxCounter_10_s1/D</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>17</td>
<td>0.710</td>
<td>u_uart_top/u_uart_rx/cnt_1_s0/Q</td>
<td>u_uart_top/u_uart_rx/cnt_1_s0/D</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>18</td>
<td>0.711</td>
<td>u_ball/count_y_1_s0/Q</td>
<td>u_ball/count_y_1_s0/D</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.711</td>
</tr>
<tr>
<td>19</td>
<td>0.711</td>
<td>u_uart_top/u_uart_tx/txBitNumber_0_s2/Q</td>
<td>u_uart_top/u_uart_tx/txBitNumber_0_s2/D</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.711</td>
</tr>
<tr>
<td>20</td>
<td>0.711</td>
<td>u_uart_top/u_uart_tx/txState_1_s6/Q</td>
<td>u_uart_top/u_uart_tx/txState_1_s6/D</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.711</td>
</tr>
<tr>
<td>21</td>
<td>0.711</td>
<td>u_uart_top/u_uart_rx/rxCounter_0_s1/Q</td>
<td>u_uart_top/u_uart_rx/rxCounter_0_s1/D</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.711</td>
</tr>
<tr>
<td>22</td>
<td>0.711</td>
<td>u_uart_top/u_uart_rx/rxCounter_5_s1/Q</td>
<td>u_uart_top/u_uart_rx/rxCounter_5_s1/D</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.711</td>
</tr>
<tr>
<td>23</td>
<td>0.712</td>
<td>u_ball/count_y_0_s0/Q</td>
<td>u_ball/count_y_0_s0/D</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.712</td>
</tr>
<tr>
<td>24</td>
<td>0.712</td>
<td>u_ball/count_x_0_s0/Q</td>
<td>u_ball/count_x_0_s0/D</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.712</td>
</tr>
<tr>
<td>25</td>
<td>0.715</td>
<td>u_uart_top/u_uart_rx/rxState_2_s2/Q</td>
<td>u_uart_top/u_uart_rx/rxState_2_s2/D</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.715</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>7.989</td>
<td>9.239</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>rst_Z</td>
<td>u_ball/cnt_s0</td>
</tr>
<tr>
<td>2</td>
<td>8.611</td>
<td>9.861</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>rst_Z</td>
<td>u_ball/cnt_s0</td>
</tr>
<tr>
<td>3</td>
<td>18.619</td>
<td>19.869</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>counter_x_6_s0</td>
</tr>
<tr>
<td>4</td>
<td>18.619</td>
<td>19.869</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>counter_x_2_s0</td>
</tr>
<tr>
<td>5</td>
<td>18.619</td>
<td>19.869</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>counter_x_dim_4_s0</td>
</tr>
<tr>
<td>6</td>
<td>18.619</td>
<td>19.869</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>counter_y_dim_8_s0</td>
</tr>
<tr>
<td>7</td>
<td>18.619</td>
<td>19.869</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>u_uart_top/u_uart_rx/dataIn_5_s2</td>
</tr>
<tr>
<td>8</td>
<td>18.619</td>
<td>19.869</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>u_paddle1/speed_counter_25_s0</td>
</tr>
<tr>
<td>9</td>
<td>18.619</td>
<td>19.869</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>u_text/counter_x_div_2_s0</td>
</tr>
<tr>
<td>10</td>
<td>18.619</td>
<td>19.869</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>u_score/led_5_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>18.295</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.666</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.961</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ball/cnt_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ball/cnt_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rst_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rst_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rst_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>R15C18[3][A]</td>
<td>u_uart_top/rst_Z_s/F</td>
</tr>
<tr>
<td>1.361</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C29[2][A]</td>
<td>u_ball/cnt_s0/CLK</td>
</tr>
<tr>
<td>1.820</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C29[2][A]</td>
<td style=" font-weight:bold;">u_ball/cnt_s0/Q</td>
</tr>
<tr>
<td>1.844</td>
<td>0.025</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C29[2][A]</td>
<td>u_ball/n112_s2/I0</td>
</tr>
<tr>
<td>2.666</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C29[2][A]</td>
<td style=" background: #97FFFF;">u_ball/n112_s2/F</td>
</tr>
<tr>
<td>2.666</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C29[2][A]</td>
<td style=" font-weight:bold;">u_ball/cnt_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rst_Z</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>R15C18[3][A]</td>
<td>u_uart_top/rst_Z_s/F</td>
</tr>
<tr>
<td>21.361</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C29[2][A]</td>
<td>u_ball/cnt_s0/CLK</td>
</tr>
<tr>
<td>20.961</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C29[2][A]</td>
<td>u_ball/cnt_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.361, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 62.993%; route: 0.025, 1.884%; tC2Q: 0.458, 35.124%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.361, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>28.246</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.812</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.058</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_paddle2/speed_counter_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_paddle2/location_y_2_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C20[2][A]</td>
<td>u_paddle2/speed_counter_4_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R12C20[2][A]</td>
<td style=" font-weight:bold;">u_paddle2/speed_counter_4_s0/Q</td>
</tr>
<tr>
<td>1.451</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C21[3][A]</td>
<td>u_paddle2/n8_s6/I0</td>
</tr>
<tr>
<td>2.512</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C21[3][A]</td>
<td style=" background: #97FFFF;">u_paddle2/n8_s6/F</td>
</tr>
<tr>
<td>2.930</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C20[3][B]</td>
<td>u_paddle2/n8_s2/I3</td>
</tr>
<tr>
<td>3.962</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C20[3][B]</td>
<td style=" background: #97FFFF;">u_paddle2/n8_s2/F</td>
</tr>
<tr>
<td>4.767</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td>u_paddle2/n8_s0/I2</td>
</tr>
<tr>
<td>5.866</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R13C21[0][A]</td>
<td style=" background: #97FFFF;">u_paddle2/n8_s0/F</td>
</tr>
<tr>
<td>7.203</td>
<td>1.337</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[3][A]</td>
<td>u_paddle2/n114_1_s1/I0</td>
</tr>
<tr>
<td>8.235</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C20[3][A]</td>
<td style=" background: #97FFFF;">u_paddle2/n114_1_s1/F</td>
</tr>
<tr>
<td>10.019</td>
<td>1.784</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C20[0][A]</td>
<td>u_paddle2/n168_1_s/CIN</td>
</tr>
<tr>
<td>10.076</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C20[0][A]</td>
<td style=" background: #97FFFF;">u_paddle2/n168_1_s/COUT</td>
</tr>
<tr>
<td>10.076</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C20[0][B]</td>
<td>u_paddle2/n167_1_s/CIN</td>
</tr>
<tr>
<td>10.133</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C20[0][B]</td>
<td style=" background: #97FFFF;">u_paddle2/n167_1_s/COUT</td>
</tr>
<tr>
<td>10.133</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C20[1][A]</td>
<td>u_paddle2/n166_1_s/CIN</td>
</tr>
<tr>
<td>10.696</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C20[1][A]</td>
<td style=" background: #97FFFF;">u_paddle2/n166_1_s/SUM</td>
</tr>
<tr>
<td>11.812</td>
<td>1.116</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C21[0][B]</td>
<td style=" font-weight:bold;">u_paddle2/location_y_2_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.886</td>
<td>39.886</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.216</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.458</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C21[0][B]</td>
<td>u_paddle2/location_y_2_s2/CLK</td>
</tr>
<tr>
<td>40.058</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C21[0][B]</td>
<td>u_paddle2/location_y_2_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.886</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.901, 43.604%; route: 5.880, 52.318%; tC2Q: 0.458, 4.078%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>28.598</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.460</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.058</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_paddle2/speed_counter_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_paddle2/location_y_1_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C20[2][A]</td>
<td>u_paddle2/speed_counter_4_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R12C20[2][A]</td>
<td style=" font-weight:bold;">u_paddle2/speed_counter_4_s0/Q</td>
</tr>
<tr>
<td>1.451</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C21[3][A]</td>
<td>u_paddle2/n8_s6/I0</td>
</tr>
<tr>
<td>2.512</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C21[3][A]</td>
<td style=" background: #97FFFF;">u_paddle2/n8_s6/F</td>
</tr>
<tr>
<td>2.930</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C20[3][B]</td>
<td>u_paddle2/n8_s2/I3</td>
</tr>
<tr>
<td>3.962</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C20[3][B]</td>
<td style=" background: #97FFFF;">u_paddle2/n8_s2/F</td>
</tr>
<tr>
<td>4.767</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td>u_paddle2/n8_s0/I2</td>
</tr>
<tr>
<td>5.866</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R13C21[0][A]</td>
<td style=" background: #97FFFF;">u_paddle2/n8_s0/F</td>
</tr>
<tr>
<td>7.203</td>
<td>1.337</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[3][A]</td>
<td>u_paddle2/n114_1_s1/I0</td>
</tr>
<tr>
<td>8.235</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C20[3][A]</td>
<td style=" background: #97FFFF;">u_paddle2/n114_1_s1/F</td>
</tr>
<tr>
<td>10.019</td>
<td>1.784</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C20[0][A]</td>
<td>u_paddle2/n168_1_s/CIN</td>
</tr>
<tr>
<td>10.076</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C20[0][A]</td>
<td style=" background: #97FFFF;">u_paddle2/n168_1_s/COUT</td>
</tr>
<tr>
<td>10.076</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C20[0][B]</td>
<td>u_paddle2/n167_1_s/CIN</td>
</tr>
<tr>
<td>10.639</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C20[0][B]</td>
<td style=" background: #97FFFF;">u_paddle2/n167_1_s/SUM</td>
</tr>
<tr>
<td>11.460</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C21[0][A]</td>
<td style=" font-weight:bold;">u_paddle2/location_y_1_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.886</td>
<td>39.886</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.216</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.458</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C21[0][A]</td>
<td>u_paddle2/location_y_1_s2/CLK</td>
</tr>
<tr>
<td>40.058</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C21[0][A]</td>
<td>u_paddle2/location_y_1_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.886</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.844, 44.491%; route: 5.585, 51.299%; tC2Q: 0.458, 4.210%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>29.191</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.867</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.058</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_paddle2/speed_counter_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_paddle2/location_y_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C20[2][A]</td>
<td>u_paddle2/speed_counter_4_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R12C20[2][A]</td>
<td style=" font-weight:bold;">u_paddle2/speed_counter_4_s0/Q</td>
</tr>
<tr>
<td>1.451</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C21[3][A]</td>
<td>u_paddle2/n8_s6/I0</td>
</tr>
<tr>
<td>2.512</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C21[3][A]</td>
<td style=" background: #97FFFF;">u_paddle2/n8_s6/F</td>
</tr>
<tr>
<td>2.930</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C20[3][B]</td>
<td>u_paddle2/n8_s2/I3</td>
</tr>
<tr>
<td>3.962</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C20[3][B]</td>
<td style=" background: #97FFFF;">u_paddle2/n8_s2/F</td>
</tr>
<tr>
<td>4.767</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td>u_paddle2/n8_s0/I2</td>
</tr>
<tr>
<td>5.866</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R13C21[0][A]</td>
<td style=" background: #97FFFF;">u_paddle2/n8_s0/F</td>
</tr>
<tr>
<td>7.203</td>
<td>1.337</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[3][A]</td>
<td>u_paddle2/n114_1_s1/I0</td>
</tr>
<tr>
<td>8.235</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C20[3][A]</td>
<td style=" background: #97FFFF;">u_paddle2/n114_1_s1/F</td>
</tr>
<tr>
<td>10.019</td>
<td>1.784</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C20[0][A]</td>
<td>u_paddle2/n168_1_s/CIN</td>
</tr>
<tr>
<td>10.076</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C20[0][A]</td>
<td style=" background: #97FFFF;">u_paddle2/n168_1_s/COUT</td>
</tr>
<tr>
<td>10.076</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C20[0][B]</td>
<td>u_paddle2/n167_1_s/CIN</td>
</tr>
<tr>
<td>10.133</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C20[0][B]</td>
<td style=" background: #97FFFF;">u_paddle2/n167_1_s/COUT</td>
</tr>
<tr>
<td>10.133</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C20[1][A]</td>
<td>u_paddle2/n166_1_s/CIN</td>
</tr>
<tr>
<td>10.190</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C20[1][A]</td>
<td style=" background: #97FFFF;">u_paddle2/n166_1_s/COUT</td>
</tr>
<tr>
<td>10.190</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C20[1][B]</td>
<td>u_paddle2/n165_1_s/CIN</td>
</tr>
<tr>
<td>10.247</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C20[1][B]</td>
<td style=" background: #97FFFF;">u_paddle2/n165_1_s/COUT</td>
</tr>
<tr>
<td>10.247</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C20[2][A]</td>
<td>u_paddle2/n164_1_s/CIN</td>
</tr>
<tr>
<td>10.304</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C20[2][A]</td>
<td style=" background: #97FFFF;">u_paddle2/n164_1_s/COUT</td>
</tr>
<tr>
<td>10.304</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C20[2][B]</td>
<td>u_paddle2/n163_1_s/CIN</td>
</tr>
<tr>
<td>10.867</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C20[2][B]</td>
<td style=" background: #97FFFF;">u_paddle2/n163_1_s/SUM</td>
</tr>
<tr>
<td>10.867</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[2][B]</td>
<td style=" font-weight:bold;">u_paddle2/location_y_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.886</td>
<td>39.886</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.216</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.458</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C20[2][B]</td>
<td>u_paddle2/location_y_5_s1/CLK</td>
</tr>
<tr>
<td>40.058</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C20[2][B]</td>
<td>u_paddle2/location_y_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.886</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.072, 49.268%; route: 4.764, 46.280%; tC2Q: 0.458, 4.452%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>29.248</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.810</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.058</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_paddle2/speed_counter_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_paddle2/location_y_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C20[2][A]</td>
<td>u_paddle2/speed_counter_4_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R12C20[2][A]</td>
<td style=" font-weight:bold;">u_paddle2/speed_counter_4_s0/Q</td>
</tr>
<tr>
<td>1.451</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C21[3][A]</td>
<td>u_paddle2/n8_s6/I0</td>
</tr>
<tr>
<td>2.512</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C21[3][A]</td>
<td style=" background: #97FFFF;">u_paddle2/n8_s6/F</td>
</tr>
<tr>
<td>2.930</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C20[3][B]</td>
<td>u_paddle2/n8_s2/I3</td>
</tr>
<tr>
<td>3.962</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C20[3][B]</td>
<td style=" background: #97FFFF;">u_paddle2/n8_s2/F</td>
</tr>
<tr>
<td>4.767</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td>u_paddle2/n8_s0/I2</td>
</tr>
<tr>
<td>5.866</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R13C21[0][A]</td>
<td style=" background: #97FFFF;">u_paddle2/n8_s0/F</td>
</tr>
<tr>
<td>7.203</td>
<td>1.337</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[3][A]</td>
<td>u_paddle2/n114_1_s1/I0</td>
</tr>
<tr>
<td>8.235</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C20[3][A]</td>
<td style=" background: #97FFFF;">u_paddle2/n114_1_s1/F</td>
</tr>
<tr>
<td>10.019</td>
<td>1.784</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C20[0][A]</td>
<td>u_paddle2/n168_1_s/CIN</td>
</tr>
<tr>
<td>10.076</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C20[0][A]</td>
<td style=" background: #97FFFF;">u_paddle2/n168_1_s/COUT</td>
</tr>
<tr>
<td>10.076</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C20[0][B]</td>
<td>u_paddle2/n167_1_s/CIN</td>
</tr>
<tr>
<td>10.133</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C20[0][B]</td>
<td style=" background: #97FFFF;">u_paddle2/n167_1_s/COUT</td>
</tr>
<tr>
<td>10.133</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C20[1][A]</td>
<td>u_paddle2/n166_1_s/CIN</td>
</tr>
<tr>
<td>10.190</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C20[1][A]</td>
<td style=" background: #97FFFF;">u_paddle2/n166_1_s/COUT</td>
</tr>
<tr>
<td>10.190</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C20[1][B]</td>
<td>u_paddle2/n165_1_s/CIN</td>
</tr>
<tr>
<td>10.247</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C20[1][B]</td>
<td style=" background: #97FFFF;">u_paddle2/n165_1_s/COUT</td>
</tr>
<tr>
<td>10.247</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C20[2][A]</td>
<td>u_paddle2/n164_1_s/CIN</td>
</tr>
<tr>
<td>10.810</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C20[2][A]</td>
<td style=" background: #97FFFF;">u_paddle2/n164_1_s/SUM</td>
</tr>
<tr>
<td>10.810</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[2][A]</td>
<td style=" font-weight:bold;">u_paddle2/location_y_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.886</td>
<td>39.886</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.216</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.458</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C20[2][A]</td>
<td>u_paddle2/location_y_4_s1/CLK</td>
</tr>
<tr>
<td>40.058</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C20[2][A]</td>
<td>u_paddle2/location_y_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.886</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.015, 48.985%; route: 4.764, 46.538%; tC2Q: 0.458, 4.477%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>29.305</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.753</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.058</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_paddle2/speed_counter_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_paddle2/location_y_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C20[2][A]</td>
<td>u_paddle2/speed_counter_4_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R12C20[2][A]</td>
<td style=" font-weight:bold;">u_paddle2/speed_counter_4_s0/Q</td>
</tr>
<tr>
<td>1.451</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C21[3][A]</td>
<td>u_paddle2/n8_s6/I0</td>
</tr>
<tr>
<td>2.512</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C21[3][A]</td>
<td style=" background: #97FFFF;">u_paddle2/n8_s6/F</td>
</tr>
<tr>
<td>2.930</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C20[3][B]</td>
<td>u_paddle2/n8_s2/I3</td>
</tr>
<tr>
<td>3.962</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C20[3][B]</td>
<td style=" background: #97FFFF;">u_paddle2/n8_s2/F</td>
</tr>
<tr>
<td>4.767</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td>u_paddle2/n8_s0/I2</td>
</tr>
<tr>
<td>5.866</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R13C21[0][A]</td>
<td style=" background: #97FFFF;">u_paddle2/n8_s0/F</td>
</tr>
<tr>
<td>7.203</td>
<td>1.337</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[3][A]</td>
<td>u_paddle2/n114_1_s1/I0</td>
</tr>
<tr>
<td>8.235</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C20[3][A]</td>
<td style=" background: #97FFFF;">u_paddle2/n114_1_s1/F</td>
</tr>
<tr>
<td>10.019</td>
<td>1.784</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C20[0][A]</td>
<td>u_paddle2/n168_1_s/CIN</td>
</tr>
<tr>
<td>10.076</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C20[0][A]</td>
<td style=" background: #97FFFF;">u_paddle2/n168_1_s/COUT</td>
</tr>
<tr>
<td>10.076</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C20[0][B]</td>
<td>u_paddle2/n167_1_s/CIN</td>
</tr>
<tr>
<td>10.133</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C20[0][B]</td>
<td style=" background: #97FFFF;">u_paddle2/n167_1_s/COUT</td>
</tr>
<tr>
<td>10.133</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C20[1][A]</td>
<td>u_paddle2/n166_1_s/CIN</td>
</tr>
<tr>
<td>10.190</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C20[1][A]</td>
<td style=" background: #97FFFF;">u_paddle2/n166_1_s/COUT</td>
</tr>
<tr>
<td>10.190</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C20[1][B]</td>
<td>u_paddle2/n165_1_s/CIN</td>
</tr>
<tr>
<td>10.753</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C20[1][B]</td>
<td style=" background: #97FFFF;">u_paddle2/n165_1_s/SUM</td>
</tr>
<tr>
<td>10.753</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[1][B]</td>
<td style=" font-weight:bold;">u_paddle2/location_y_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.886</td>
<td>39.886</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.216</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.458</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C20[1][B]</td>
<td>u_paddle2/location_y_3_s1/CLK</td>
</tr>
<tr>
<td>40.058</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C20[1][B]</td>
<td>u_paddle2/location_y_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.886</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.958, 48.700%; route: 4.764, 46.798%; tC2Q: 0.458, 4.502%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>29.313</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.745</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.058</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_paddle1/speed_counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_paddle1/location_y_1_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C24[0][B]</td>
<td>u_paddle1/speed_counter_0_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R16C24[0][B]</td>
<td style=" font-weight:bold;">u_paddle1/speed_counter_0_s0/Q</td>
</tr>
<tr>
<td>1.842</td>
<td>0.812</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C23[3][A]</td>
<td>u_paddle1/n8_s8/I0</td>
</tr>
<tr>
<td>2.664</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C23[3][A]</td>
<td style=" background: #97FFFF;">u_paddle1/n8_s8/F</td>
</tr>
<tr>
<td>3.468</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C24[0][A]</td>
<td>u_paddle1/n8_s2/I1</td>
</tr>
<tr>
<td>4.567</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C24[0][A]</td>
<td style=" background: #97FFFF;">u_paddle1/n8_s2/F</td>
</tr>
<tr>
<td>5.388</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C25[2][B]</td>
<td>u_paddle1/n114_1_s1/I2</td>
</tr>
<tr>
<td>6.420</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C25[2][B]</td>
<td style=" background: #97FFFF;">u_paddle1/n114_1_s1/F</td>
</tr>
<tr>
<td>8.678</td>
<td>2.258</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C23[0][A]</td>
<td>u_paddle1/n168_1_s/CIN</td>
</tr>
<tr>
<td>8.735</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C23[0][A]</td>
<td style=" background: #97FFFF;">u_paddle1/n168_1_s/COUT</td>
</tr>
<tr>
<td>8.735</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C23[0][B]</td>
<td>u_paddle1/n167_1_s/CIN</td>
</tr>
<tr>
<td>9.298</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C23[0][B]</td>
<td style=" background: #97FFFF;">u_paddle1/n167_1_s/SUM</td>
</tr>
<tr>
<td>10.745</td>
<td>1.447</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C23[0][A]</td>
<td style=" font-weight:bold;">u_paddle1/location_y_1_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.886</td>
<td>39.886</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.216</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.458</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[0][A]</td>
<td>u_paddle1/location_y_1_s2/CLK</td>
</tr>
<tr>
<td>40.058</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C23[0][A]</td>
<td>u_paddle1/location_y_1_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.886</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.573, 35.124%; route: 6.141, 60.371%; tC2Q: 0.458, 4.506%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>29.476</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.582</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.058</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_paddle2/speed_counter_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_paddle2/location_y_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C20[2][A]</td>
<td>u_paddle2/speed_counter_4_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R12C20[2][A]</td>
<td style=" font-weight:bold;">u_paddle2/speed_counter_4_s0/Q</td>
</tr>
<tr>
<td>1.451</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C21[3][A]</td>
<td>u_paddle2/n8_s6/I0</td>
</tr>
<tr>
<td>2.512</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C21[3][A]</td>
<td style=" background: #97FFFF;">u_paddle2/n8_s6/F</td>
</tr>
<tr>
<td>2.930</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C20[3][B]</td>
<td>u_paddle2/n8_s2/I3</td>
</tr>
<tr>
<td>3.962</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C20[3][B]</td>
<td style=" background: #97FFFF;">u_paddle2/n8_s2/F</td>
</tr>
<tr>
<td>4.767</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td>u_paddle2/n8_s0/I2</td>
</tr>
<tr>
<td>5.866</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R13C21[0][A]</td>
<td style=" background: #97FFFF;">u_paddle2/n8_s0/F</td>
</tr>
<tr>
<td>7.203</td>
<td>1.337</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[3][A]</td>
<td>u_paddle2/n114_1_s1/I0</td>
</tr>
<tr>
<td>8.235</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C20[3][A]</td>
<td style=" background: #97FFFF;">u_paddle2/n114_1_s1/F</td>
</tr>
<tr>
<td>10.019</td>
<td>1.784</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C20[0][A]</td>
<td>u_paddle2/n168_1_s/CIN</td>
</tr>
<tr>
<td>10.582</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C20[0][A]</td>
<td style=" background: #97FFFF;">u_paddle2/n168_1_s/SUM</td>
</tr>
<tr>
<td>10.582</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[0][A]</td>
<td style=" font-weight:bold;">u_paddle2/location_y_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.886</td>
<td>39.886</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.216</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.458</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C20[0][A]</td>
<td>u_paddle2/location_y_0_s1/CLK</td>
</tr>
<tr>
<td>40.058</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C20[0][A]</td>
<td>u_paddle2/location_y_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.886</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.787, 47.823%; route: 4.764, 47.598%; tC2Q: 0.458, 4.579%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>29.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.533</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.058</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart_top/u_uart_tx/txCounter_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart_top/u_uart_tx/txCounter_4_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C14[1][B]</td>
<td>u_uart_top/u_uart_tx/txCounter_0_s2/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R15C14[1][B]</td>
<td style=" font-weight:bold;">u_uart_top/u_uart_tx/txCounter_0_s2/Q</td>
</tr>
<tr>
<td>1.857</td>
<td>0.827</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[1][B]</td>
<td>u_uart_top/u_uart_tx/n483_s18/I0</td>
</tr>
<tr>
<td>2.956</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R14C15[1][B]</td>
<td style=" background: #97FFFF;">u_uart_top/u_uart_tx/n483_s18/F</td>
</tr>
<tr>
<td>3.799</td>
<td>0.842</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C14[2][B]</td>
<td>u_uart_top/u_uart_tx/n483_s15/I3</td>
</tr>
<tr>
<td>4.621</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R15C14[2][B]</td>
<td style=" background: #97FFFF;">u_uart_top/u_uart_tx/n483_s15/F</td>
</tr>
<tr>
<td>5.615</td>
<td>0.994</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C14[3][B]</td>
<td>u_uart_top/u_uart_tx/n492_s15/I1</td>
</tr>
<tr>
<td>6.714</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R12C14[3][B]</td>
<td style=" background: #97FFFF;">u_uart_top/u_uart_tx/n492_s15/F</td>
</tr>
<tr>
<td>8.399</td>
<td>1.685</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C13[3][A]</td>
<td>u_uart_top/u_uart_tx/n488_s15/I2</td>
</tr>
<tr>
<td>9.221</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C13[3][A]</td>
<td style=" background: #97FFFF;">u_uart_top/u_uart_tx/n488_s15/F</td>
</tr>
<tr>
<td>9.711</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C13[0][B]</td>
<td>u_uart_top/u_uart_tx/n488_s14/I2</td>
</tr>
<tr>
<td>10.533</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C13[0][B]</td>
<td style=" background: #97FFFF;">u_uart_top/u_uart_tx/n488_s14/F</td>
</tr>
<tr>
<td>10.533</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C13[0][B]</td>
<td style=" font-weight:bold;">u_uart_top/u_uart_tx/txCounter_4_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.886</td>
<td>39.886</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.216</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.458</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C13[0][B]</td>
<td>u_uart_top/u_uart_tx/txCounter_4_s2/CLK</td>
</tr>
<tr>
<td>40.058</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C13[0][B]</td>
<td>u_uart_top/u_uart_tx/txCounter_4_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.886</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.664, 46.822%; route: 4.839, 48.576%; tC2Q: 0.458, 4.601%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>29.573</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.486</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.058</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart_top/u_uart_tx/txCounter_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart_top/u_uart_tx/txCounter_9_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C14[1][B]</td>
<td>u_uart_top/u_uart_tx/txCounter_0_s2/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R15C14[1][B]</td>
<td style=" font-weight:bold;">u_uart_top/u_uart_tx/txCounter_0_s2/Q</td>
</tr>
<tr>
<td>1.857</td>
<td>0.827</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[1][B]</td>
<td>u_uart_top/u_uart_tx/n483_s18/I0</td>
</tr>
<tr>
<td>2.956</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R14C15[1][B]</td>
<td style=" background: #97FFFF;">u_uart_top/u_uart_tx/n483_s18/F</td>
</tr>
<tr>
<td>3.799</td>
<td>0.842</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C14[2][B]</td>
<td>u_uart_top/u_uart_tx/n483_s15/I3</td>
</tr>
<tr>
<td>4.621</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R15C14[2][B]</td>
<td style=" background: #97FFFF;">u_uart_top/u_uart_tx/n483_s15/F</td>
</tr>
<tr>
<td>5.615</td>
<td>0.994</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C14[3][B]</td>
<td>u_uart_top/u_uart_tx/n492_s15/I1</td>
</tr>
<tr>
<td>6.714</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R12C14[3][B]</td>
<td style=" background: #97FFFF;">u_uart_top/u_uart_tx/n492_s15/F</td>
</tr>
<tr>
<td>7.728</td>
<td>1.015</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[3][A]</td>
<td>u_uart_top/u_uart_tx/n479_s15/I2</td>
</tr>
<tr>
<td>8.550</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C14[3][A]</td>
<td style=" background: #97FFFF;">u_uart_top/u_uart_tx/n479_s15/F</td>
</tr>
<tr>
<td>9.387</td>
<td>0.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C14[2][A]</td>
<td>u_uart_top/u_uart_tx/n483_s14/I0</td>
</tr>
<tr>
<td>10.486</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C14[2][A]</td>
<td style=" background: #97FFFF;">u_uart_top/u_uart_tx/n483_s14/F</td>
</tr>
<tr>
<td>10.486</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C14[2][A]</td>
<td style=" font-weight:bold;">u_uart_top/u_uart_tx/txCounter_9_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.886</td>
<td>39.886</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.216</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.458</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[2][A]</td>
<td>u_uart_top/u_uart_tx/txCounter_9_s2/CLK</td>
</tr>
<tr>
<td>40.058</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C14[2][A]</td>
<td>u_uart_top/u_uart_tx/txCounter_9_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.886</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.941, 49.841%; route: 4.514, 45.536%; tC2Q: 0.458, 4.623%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>29.599</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.459</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.058</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart_top/u_uart_tx/txCounter_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart_top/u_uart_tx/txCounter_8_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C14[1][B]</td>
<td>u_uart_top/u_uart_tx/txCounter_0_s2/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R15C14[1][B]</td>
<td style=" font-weight:bold;">u_uart_top/u_uart_tx/txCounter_0_s2/Q</td>
</tr>
<tr>
<td>1.857</td>
<td>0.827</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[1][B]</td>
<td>u_uart_top/u_uart_tx/n483_s18/I0</td>
</tr>
<tr>
<td>2.956</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R14C15[1][B]</td>
<td style=" background: #97FFFF;">u_uart_top/u_uart_tx/n483_s18/F</td>
</tr>
<tr>
<td>3.799</td>
<td>0.842</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C14[2][B]</td>
<td>u_uart_top/u_uart_tx/n483_s15/I3</td>
</tr>
<tr>
<td>4.621</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R15C14[2][B]</td>
<td style=" background: #97FFFF;">u_uart_top/u_uart_tx/n483_s15/F</td>
</tr>
<tr>
<td>5.615</td>
<td>0.994</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C14[3][B]</td>
<td>u_uart_top/u_uart_tx/n492_s15/I1</td>
</tr>
<tr>
<td>6.714</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R12C14[3][B]</td>
<td style=" background: #97FFFF;">u_uart_top/u_uart_tx/n492_s15/F</td>
</tr>
<tr>
<td>7.728</td>
<td>1.015</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[3][A]</td>
<td>u_uart_top/u_uart_tx/n479_s15/I2</td>
</tr>
<tr>
<td>8.550</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C14[3][A]</td>
<td style=" background: #97FFFF;">u_uart_top/u_uart_tx/n479_s15/F</td>
</tr>
<tr>
<td>9.360</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C13[0][B]</td>
<td>u_uart_top/u_uart_tx/n484_s14/I0</td>
</tr>
<tr>
<td>10.459</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C13[0][B]</td>
<td style=" background: #97FFFF;">u_uart_top/u_uart_tx/n484_s14/F</td>
</tr>
<tr>
<td>10.459</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C13[0][B]</td>
<td style=" font-weight:bold;">u_uart_top/u_uart_tx/txCounter_8_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.886</td>
<td>39.886</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.216</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.458</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C13[0][B]</td>
<td>u_uart_top/u_uart_tx/txCounter_8_s2/CLK</td>
</tr>
<tr>
<td>40.058</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C13[0][B]</td>
<td>u_uart_top/u_uart_tx/txCounter_8_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.886</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.941, 49.974%; route: 4.488, 45.391%; tC2Q: 0.458, 4.636%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>29.640</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.419</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.058</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart_top/u_uart_tx/txCounter_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart_top/u_uart_tx/txCounter_13_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C14[1][B]</td>
<td>u_uart_top/u_uart_tx/txCounter_0_s2/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R15C14[1][B]</td>
<td style=" font-weight:bold;">u_uart_top/u_uart_tx/txCounter_0_s2/Q</td>
</tr>
<tr>
<td>1.857</td>
<td>0.827</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[1][B]</td>
<td>u_uart_top/u_uart_tx/n483_s18/I0</td>
</tr>
<tr>
<td>2.956</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R14C15[1][B]</td>
<td style=" background: #97FFFF;">u_uart_top/u_uart_tx/n483_s18/F</td>
</tr>
<tr>
<td>3.799</td>
<td>0.842</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C14[2][B]</td>
<td>u_uart_top/u_uart_tx/n483_s15/I3</td>
</tr>
<tr>
<td>4.621</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R15C14[2][B]</td>
<td style=" background: #97FFFF;">u_uart_top/u_uart_tx/n483_s15/F</td>
</tr>
<tr>
<td>5.615</td>
<td>0.994</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C14[3][B]</td>
<td>u_uart_top/u_uart_tx/n492_s15/I1</td>
</tr>
<tr>
<td>6.714</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R12C14[3][B]</td>
<td style=" background: #97FFFF;">u_uart_top/u_uart_tx/n492_s15/F</td>
</tr>
<tr>
<td>7.728</td>
<td>1.015</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[3][A]</td>
<td>u_uart_top/u_uart_tx/n479_s15/I2</td>
</tr>
<tr>
<td>8.550</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C14[3][A]</td>
<td style=" background: #97FFFF;">u_uart_top/u_uart_tx/n479_s15/F</td>
</tr>
<tr>
<td>9.387</td>
<td>0.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C14[0][B]</td>
<td>u_uart_top/u_uart_tx/n479_s14/I0</td>
</tr>
<tr>
<td>10.419</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C14[0][B]</td>
<td style=" background: #97FFFF;">u_uart_top/u_uart_tx/n479_s14/F</td>
</tr>
<tr>
<td>10.419</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C14[0][B]</td>
<td style=" font-weight:bold;">u_uart_top/u_uart_tx/txCounter_13_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.886</td>
<td>39.886</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.216</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.458</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[0][B]</td>
<td>u_uart_top/u_uart_tx/txCounter_13_s2/CLK</td>
</tr>
<tr>
<td>40.058</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C14[0][B]</td>
<td>u_uart_top/u_uart_tx/txCounter_13_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.886</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.874, 49.500%; route: 4.514, 45.845%; tC2Q: 0.458, 4.655%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>29.666</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.392</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.058</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart_top/u_uart_tx/txCounter_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart_top/u_uart_tx/txCounter_1_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C14[1][B]</td>
<td>u_uart_top/u_uart_tx/txCounter_0_s2/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R15C14[1][B]</td>
<td style=" font-weight:bold;">u_uart_top/u_uart_tx/txCounter_0_s2/Q</td>
</tr>
<tr>
<td>1.857</td>
<td>0.827</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[1][B]</td>
<td>u_uart_top/u_uart_tx/n483_s18/I0</td>
</tr>
<tr>
<td>2.956</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R14C15[1][B]</td>
<td style=" background: #97FFFF;">u_uart_top/u_uart_tx/n483_s18/F</td>
</tr>
<tr>
<td>3.799</td>
<td>0.842</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C14[2][B]</td>
<td>u_uart_top/u_uart_tx/n483_s15/I3</td>
</tr>
<tr>
<td>4.621</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R15C14[2][B]</td>
<td style=" background: #97FFFF;">u_uart_top/u_uart_tx/n483_s15/F</td>
</tr>
<tr>
<td>5.615</td>
<td>0.994</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C14[3][B]</td>
<td>u_uart_top/u_uart_tx/n492_s15/I1</td>
</tr>
<tr>
<td>6.714</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R12C14[3][B]</td>
<td style=" background: #97FFFF;">u_uart_top/u_uart_tx/n492_s15/F</td>
</tr>
<tr>
<td>7.728</td>
<td>1.015</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[2][B]</td>
<td>u_uart_top/u_uart_tx/n492_s14/I1</td>
</tr>
<tr>
<td>8.550</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C14[2][B]</td>
<td style=" background: #97FFFF;">u_uart_top/u_uart_tx/n492_s14/F</td>
</tr>
<tr>
<td>9.360</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C15[0][B]</td>
<td>u_uart_top/u_uart_tx/n491_s14/I1</td>
</tr>
<tr>
<td>10.392</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C15[0][B]</td>
<td style=" background: #97FFFF;">u_uart_top/u_uart_tx/n491_s14/F</td>
</tr>
<tr>
<td>10.392</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C15[0][B]</td>
<td style=" font-weight:bold;">u_uart_top/u_uart_tx/txCounter_1_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.886</td>
<td>39.886</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.216</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.458</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C15[0][B]</td>
<td>u_uart_top/u_uart_tx/txCounter_1_s2/CLK</td>
</tr>
<tr>
<td>40.058</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C15[0][B]</td>
<td>u_uart_top/u_uart_tx/txCounter_1_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.886</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.874, 49.632%; route: 4.488, 45.700%; tC2Q: 0.458, 4.667%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>29.705</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.353</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.058</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart_top/u_uart_tx/txCounter_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart_top/u_uart_tx/txCounter_12_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C14[1][B]</td>
<td>u_uart_top/u_uart_tx/txCounter_0_s2/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R15C14[1][B]</td>
<td style=" font-weight:bold;">u_uart_top/u_uart_tx/txCounter_0_s2/Q</td>
</tr>
<tr>
<td>1.857</td>
<td>0.827</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[1][B]</td>
<td>u_uart_top/u_uart_tx/n483_s18/I0</td>
</tr>
<tr>
<td>2.956</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R14C15[1][B]</td>
<td style=" background: #97FFFF;">u_uart_top/u_uart_tx/n483_s18/F</td>
</tr>
<tr>
<td>3.799</td>
<td>0.842</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C14[2][B]</td>
<td>u_uart_top/u_uart_tx/n483_s15/I3</td>
</tr>
<tr>
<td>4.621</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R15C14[2][B]</td>
<td style=" background: #97FFFF;">u_uart_top/u_uart_tx/n483_s15/F</td>
</tr>
<tr>
<td>5.615</td>
<td>0.994</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C14[3][B]</td>
<td>u_uart_top/u_uart_tx/n492_s15/I1</td>
</tr>
<tr>
<td>6.714</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R12C14[3][B]</td>
<td style=" background: #97FFFF;">u_uart_top/u_uart_tx/n492_s15/F</td>
</tr>
<tr>
<td>7.585</td>
<td>0.872</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C14[1][B]</td>
<td>u_uart_top/u_uart_tx/n477_s15/I1</td>
</tr>
<tr>
<td>8.211</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R14C14[1][B]</td>
<td style=" background: #97FFFF;">u_uart_top/u_uart_tx/n477_s15/F</td>
</tr>
<tr>
<td>9.531</td>
<td>1.320</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C13[1][B]</td>
<td>u_uart_top/u_uart_tx/n480_s14/I0</td>
</tr>
<tr>
<td>10.353</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[1][B]</td>
<td style=" background: #97FFFF;">u_uart_top/u_uart_tx/n480_s14/F</td>
</tr>
<tr>
<td>10.353</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C13[1][B]</td>
<td style=" font-weight:bold;">u_uart_top/u_uart_tx/txCounter_12_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.886</td>
<td>39.886</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.216</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.458</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C13[1][B]</td>
<td>u_uart_top/u_uart_tx/txCounter_12_s2/CLK</td>
</tr>
<tr>
<td>40.058</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C13[1][B]</td>
<td>u_uart_top/u_uart_tx/txCounter_12_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.886</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.468, 45.680%; route: 4.855, 49.634%; tC2Q: 0.458, 4.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>29.763</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.295</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.058</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart_top/u_uart_tx/txCounter_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart_top/u_uart_tx/txCounter_5_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C14[1][B]</td>
<td>u_uart_top/u_uart_tx/txCounter_0_s2/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R15C14[1][B]</td>
<td style=" font-weight:bold;">u_uart_top/u_uart_tx/txCounter_0_s2/Q</td>
</tr>
<tr>
<td>1.857</td>
<td>0.827</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[1][B]</td>
<td>u_uart_top/u_uart_tx/n483_s18/I0</td>
</tr>
<tr>
<td>2.956</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R14C15[1][B]</td>
<td style=" background: #97FFFF;">u_uart_top/u_uart_tx/n483_s18/F</td>
</tr>
<tr>
<td>3.799</td>
<td>0.842</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C14[2][B]</td>
<td>u_uart_top/u_uart_tx/n483_s15/I3</td>
</tr>
<tr>
<td>4.621</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R15C14[2][B]</td>
<td style=" background: #97FFFF;">u_uart_top/u_uart_tx/n483_s15/F</td>
</tr>
<tr>
<td>5.615</td>
<td>0.994</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C14[3][B]</td>
<td>u_uart_top/u_uart_tx/n492_s15/I1</td>
</tr>
<tr>
<td>6.714</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R12C14[3][B]</td>
<td style=" background: #97FFFF;">u_uart_top/u_uart_tx/n492_s15/F</td>
</tr>
<tr>
<td>7.585</td>
<td>0.872</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C14[1][B]</td>
<td>u_uart_top/u_uart_tx/n477_s15/I1</td>
</tr>
<tr>
<td>8.211</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R14C14[1][B]</td>
<td style=" background: #97FFFF;">u_uart_top/u_uart_tx/n477_s15/F</td>
</tr>
<tr>
<td>9.196</td>
<td>0.985</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C15[1][A]</td>
<td>u_uart_top/u_uart_tx/n487_s14/I0</td>
</tr>
<tr>
<td>10.295</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C15[1][A]</td>
<td style=" background: #97FFFF;">u_uart_top/u_uart_tx/n487_s14/F</td>
</tr>
<tr>
<td>10.295</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C15[1][A]</td>
<td style=" font-weight:bold;">u_uart_top/u_uart_tx/txCounter_5_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.886</td>
<td>39.886</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.216</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.458</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[1][A]</td>
<td>u_uart_top/u_uart_tx/txCounter_5_s2/CLK</td>
</tr>
<tr>
<td>40.058</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C15[1][A]</td>
<td>u_uart_top/u_uart_tx/txCounter_5_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.886</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.745, 48.803%; route: 4.519, 46.483%; tC2Q: 0.458, 4.714%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>29.763</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.295</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.058</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart_top/u_uart_tx/txCounter_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart_top/u_uart_tx/txCounter_7_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C14[1][B]</td>
<td>u_uart_top/u_uart_tx/txCounter_0_s2/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R15C14[1][B]</td>
<td style=" font-weight:bold;">u_uart_top/u_uart_tx/txCounter_0_s2/Q</td>
</tr>
<tr>
<td>1.857</td>
<td>0.827</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[1][B]</td>
<td>u_uart_top/u_uart_tx/n483_s18/I0</td>
</tr>
<tr>
<td>2.956</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R14C15[1][B]</td>
<td style=" background: #97FFFF;">u_uart_top/u_uart_tx/n483_s18/F</td>
</tr>
<tr>
<td>3.799</td>
<td>0.842</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C14[2][B]</td>
<td>u_uart_top/u_uart_tx/n483_s15/I3</td>
</tr>
<tr>
<td>4.621</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R15C14[2][B]</td>
<td style=" background: #97FFFF;">u_uart_top/u_uart_tx/n483_s15/F</td>
</tr>
<tr>
<td>5.615</td>
<td>0.994</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C14[3][B]</td>
<td>u_uart_top/u_uart_tx/n492_s15/I1</td>
</tr>
<tr>
<td>6.714</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R12C14[3][B]</td>
<td style=" background: #97FFFF;">u_uart_top/u_uart_tx/n492_s15/F</td>
</tr>
<tr>
<td>7.585</td>
<td>0.872</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C14[1][B]</td>
<td>u_uart_top/u_uart_tx/n477_s15/I1</td>
</tr>
<tr>
<td>8.211</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R14C14[1][B]</td>
<td style=" background: #97FFFF;">u_uart_top/u_uart_tx/n477_s15/F</td>
</tr>
<tr>
<td>9.196</td>
<td>0.985</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C15[2][A]</td>
<td>u_uart_top/u_uart_tx/n485_s14/I0</td>
</tr>
<tr>
<td>10.295</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C15[2][A]</td>
<td style=" background: #97FFFF;">u_uart_top/u_uart_tx/n485_s14/F</td>
</tr>
<tr>
<td>10.295</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C15[2][A]</td>
<td style=" font-weight:bold;">u_uart_top/u_uart_tx/txCounter_7_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.886</td>
<td>39.886</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.216</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.458</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[2][A]</td>
<td>u_uart_top/u_uart_tx/txCounter_7_s2/CLK</td>
</tr>
<tr>
<td>40.058</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C15[2][A]</td>
<td>u_uart_top/u_uart_tx/txCounter_7_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.886</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.745, 48.803%; route: 4.519, 46.483%; tC2Q: 0.458, 4.714%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>29.800</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.259</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.058</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart_top/u_uart_tx/txCounter_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart_top/u_uart_tx/txCounter_18_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C14[1][B]</td>
<td>u_uart_top/u_uart_tx/txCounter_0_s2/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R15C14[1][B]</td>
<td style=" font-weight:bold;">u_uart_top/u_uart_tx/txCounter_0_s2/Q</td>
</tr>
<tr>
<td>1.857</td>
<td>0.827</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[1][B]</td>
<td>u_uart_top/u_uart_tx/n483_s18/I0</td>
</tr>
<tr>
<td>2.956</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R14C15[1][B]</td>
<td style=" background: #97FFFF;">u_uart_top/u_uart_tx/n483_s18/F</td>
</tr>
<tr>
<td>3.799</td>
<td>0.842</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C14[2][B]</td>
<td>u_uart_top/u_uart_tx/n483_s15/I3</td>
</tr>
<tr>
<td>4.621</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R15C14[2][B]</td>
<td style=" background: #97FFFF;">u_uart_top/u_uart_tx/n483_s15/F</td>
</tr>
<tr>
<td>5.615</td>
<td>0.994</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C14[3][B]</td>
<td>u_uart_top/u_uart_tx/n492_s15/I1</td>
</tr>
<tr>
<td>6.714</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R12C14[3][B]</td>
<td style=" background: #97FFFF;">u_uart_top/u_uart_tx/n492_s15/F</td>
</tr>
<tr>
<td>8.399</td>
<td>1.685</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C13[2][B]</td>
<td>u_uart_top/u_uart_tx/n474_s18/I3</td>
</tr>
<tr>
<td>9.221</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C13[2][B]</td>
<td style=" background: #97FFFF;">u_uart_top/u_uart_tx/n474_s18/F</td>
</tr>
<tr>
<td>9.227</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C13[0][B]</td>
<td>u_uart_top/u_uart_tx/n474_s14/I2</td>
</tr>
<tr>
<td>10.259</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C13[0][B]</td>
<td style=" background: #97FFFF;">u_uart_top/u_uart_tx/n474_s14/F</td>
</tr>
<tr>
<td>10.259</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C13[0][B]</td>
<td style=" font-weight:bold;">u_uart_top/u_uart_tx/txCounter_18_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.886</td>
<td>39.886</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.216</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.458</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C13[0][B]</td>
<td>u_uart_top/u_uart_tx/txCounter_18_s2/CLK</td>
</tr>
<tr>
<td>40.058</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C13[0][B]</td>
<td>u_uart_top/u_uart_tx/txCounter_18_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.886</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.874, 50.318%; route: 4.354, 44.951%; tC2Q: 0.458, 4.732%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>29.882</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.176</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.058</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_paddle1/speed_counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_paddle1/location_y_2_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C24[0][B]</td>
<td>u_paddle1/speed_counter_0_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R16C24[0][B]</td>
<td style=" font-weight:bold;">u_paddle1/speed_counter_0_s0/Q</td>
</tr>
<tr>
<td>1.842</td>
<td>0.812</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C23[3][A]</td>
<td>u_paddle1/n8_s8/I0</td>
</tr>
<tr>
<td>2.664</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C23[3][A]</td>
<td style=" background: #97FFFF;">u_paddle1/n8_s8/F</td>
</tr>
<tr>
<td>3.468</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C24[0][A]</td>
<td>u_paddle1/n8_s2/I1</td>
</tr>
<tr>
<td>4.567</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C24[0][A]</td>
<td style=" background: #97FFFF;">u_paddle1/n8_s2/F</td>
</tr>
<tr>
<td>5.388</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C25[2][B]</td>
<td>u_paddle1/n114_1_s1/I2</td>
</tr>
<tr>
<td>6.420</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C25[2][B]</td>
<td style=" background: #97FFFF;">u_paddle1/n114_1_s1/F</td>
</tr>
<tr>
<td>8.678</td>
<td>2.258</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C23[0][A]</td>
<td>u_paddle1/n168_1_s/CIN</td>
</tr>
<tr>
<td>8.735</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C23[0][A]</td>
<td style=" background: #97FFFF;">u_paddle1/n168_1_s/COUT</td>
</tr>
<tr>
<td>8.735</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C23[0][B]</td>
<td>u_paddle1/n167_1_s/CIN</td>
</tr>
<tr>
<td>8.792</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C23[0][B]</td>
<td style=" background: #97FFFF;">u_paddle1/n167_1_s/COUT</td>
</tr>
<tr>
<td>8.792</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C23[1][A]</td>
<td>u_paddle1/n166_1_s/CIN</td>
</tr>
<tr>
<td>9.355</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C23[1][A]</td>
<td style=" background: #97FFFF;">u_paddle1/n166_1_s/SUM</td>
</tr>
<tr>
<td>10.176</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C23[0][B]</td>
<td style=" font-weight:bold;">u_paddle1/location_y_2_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.886</td>
<td>39.886</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.216</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.458</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[0][B]</td>
<td>u_paddle1/location_y_2_s2/CLK</td>
</tr>
<tr>
<td>40.058</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C23[0][B]</td>
<td>u_paddle1/location_y_2_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.886</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.630, 37.798%; route: 5.515, 57.429%; tC2Q: 0.458, 4.773%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>29.884</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.174</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.058</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart_top/u_uart_tx/txCounter_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart_top/u_uart_tx/txCounter_10_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C14[1][B]</td>
<td>u_uart_top/u_uart_tx/txCounter_0_s2/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R15C14[1][B]</td>
<td style=" font-weight:bold;">u_uart_top/u_uart_tx/txCounter_0_s2/Q</td>
</tr>
<tr>
<td>1.857</td>
<td>0.827</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[1][B]</td>
<td>u_uart_top/u_uart_tx/n483_s18/I0</td>
</tr>
<tr>
<td>2.956</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R14C15[1][B]</td>
<td style=" background: #97FFFF;">u_uart_top/u_uart_tx/n483_s18/F</td>
</tr>
<tr>
<td>3.799</td>
<td>0.842</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C14[2][B]</td>
<td>u_uart_top/u_uart_tx/n483_s15/I3</td>
</tr>
<tr>
<td>4.621</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R15C14[2][B]</td>
<td style=" background: #97FFFF;">u_uart_top/u_uart_tx/n483_s15/F</td>
</tr>
<tr>
<td>5.615</td>
<td>0.994</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C14[3][B]</td>
<td>u_uart_top/u_uart_tx/n492_s15/I1</td>
</tr>
<tr>
<td>6.714</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R12C14[3][B]</td>
<td style=" background: #97FFFF;">u_uart_top/u_uart_tx/n492_s15/F</td>
</tr>
<tr>
<td>7.585</td>
<td>0.872</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C14[1][A]</td>
<td>u_uart_top/u_uart_tx/n476_s15/I1</td>
</tr>
<tr>
<td>8.211</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C14[1][A]</td>
<td style=" background: #97FFFF;">u_uart_top/u_uart_tx/n476_s15/F</td>
</tr>
<tr>
<td>9.352</td>
<td>1.141</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C13[1][A]</td>
<td>u_uart_top/u_uart_tx/n482_s14/I3</td>
</tr>
<tr>
<td>10.174</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C13[1][A]</td>
<td style=" background: #97FFFF;">u_uart_top/u_uart_tx/n482_s14/F</td>
</tr>
<tr>
<td>10.174</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C13[1][A]</td>
<td style=" font-weight:bold;">u_uart_top/u_uart_tx/txCounter_10_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.886</td>
<td>39.886</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.216</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.458</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C13[1][A]</td>
<td>u_uart_top/u_uart_tx/txCounter_10_s2/CLK</td>
</tr>
<tr>
<td>40.058</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C13[1][A]</td>
<td>u_uart_top/u_uart_tx/txCounter_10_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.886</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.468, 46.533%; route: 4.675, 48.694%; tC2Q: 0.458, 4.773%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>29.912</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.146</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.058</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart_top/u_uart_tx/txCounter_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart_top/u_uart_tx/txCounter_14_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C14[1][B]</td>
<td>u_uart_top/u_uart_tx/txCounter_0_s2/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R15C14[1][B]</td>
<td style=" font-weight:bold;">u_uart_top/u_uart_tx/txCounter_0_s2/Q</td>
</tr>
<tr>
<td>1.857</td>
<td>0.827</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[1][B]</td>
<td>u_uart_top/u_uart_tx/n483_s18/I0</td>
</tr>
<tr>
<td>2.956</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R14C15[1][B]</td>
<td style=" background: #97FFFF;">u_uart_top/u_uart_tx/n483_s18/F</td>
</tr>
<tr>
<td>3.799</td>
<td>0.842</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C14[2][B]</td>
<td>u_uart_top/u_uart_tx/n483_s15/I3</td>
</tr>
<tr>
<td>4.621</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R15C14[2][B]</td>
<td style=" background: #97FFFF;">u_uart_top/u_uart_tx/n483_s15/F</td>
</tr>
<tr>
<td>5.615</td>
<td>0.994</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C14[3][B]</td>
<td>u_uart_top/u_uart_tx/n492_s15/I1</td>
</tr>
<tr>
<td>6.714</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R12C14[3][B]</td>
<td style=" background: #97FFFF;">u_uart_top/u_uart_tx/n492_s15/F</td>
</tr>
<tr>
<td>7.585</td>
<td>0.872</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C14[1][B]</td>
<td>u_uart_top/u_uart_tx/n477_s15/I1</td>
</tr>
<tr>
<td>8.211</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R14C14[1][B]</td>
<td style=" background: #97FFFF;">u_uart_top/u_uart_tx/n477_s15/F</td>
</tr>
<tr>
<td>9.047</td>
<td>0.835</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C14[2][B]</td>
<td>u_uart_top/u_uart_tx/n478_s14/I0</td>
</tr>
<tr>
<td>10.146</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C14[2][B]</td>
<td style=" background: #97FFFF;">u_uart_top/u_uart_tx/n478_s14/F</td>
</tr>
<tr>
<td>10.146</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C14[2][B]</td>
<td style=" font-weight:bold;">u_uart_top/u_uart_tx/txCounter_14_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.886</td>
<td>39.886</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.216</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.458</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C14[2][B]</td>
<td>u_uart_top/u_uart_tx/txCounter_14_s2/CLK</td>
</tr>
<tr>
<td>40.058</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C14[2][B]</td>
<td>u_uart_top/u_uart_tx/txCounter_14_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.886</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.745, 49.563%; route: 4.370, 45.649%; tC2Q: 0.458, 4.787%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>29.950</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.465</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.415</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart_top/u_uart_tx/txCounter_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart_top/u_uart_tx/txState_1_s6</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C14[1][B]</td>
<td>u_uart_top/u_uart_tx/txCounter_0_s2/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R15C14[1][B]</td>
<td style=" font-weight:bold;">u_uart_top/u_uart_tx/txCounter_0_s2/Q</td>
</tr>
<tr>
<td>1.857</td>
<td>0.827</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[1][B]</td>
<td>u_uart_top/u_uart_tx/n483_s18/I0</td>
</tr>
<tr>
<td>2.956</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R14C15[1][B]</td>
<td style=" background: #97FFFF;">u_uart_top/u_uart_tx/n483_s18/F</td>
</tr>
<tr>
<td>3.799</td>
<td>0.842</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C14[2][B]</td>
<td>u_uart_top/u_uart_tx/n483_s15/I3</td>
</tr>
<tr>
<td>4.621</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R15C14[2][B]</td>
<td style=" background: #97FFFF;">u_uart_top/u_uart_tx/n483_s15/F</td>
</tr>
<tr>
<td>5.615</td>
<td>0.994</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C14[3][B]</td>
<td>u_uart_top/u_uart_tx/n492_s15/I1</td>
</tr>
<tr>
<td>6.714</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R12C14[3][B]</td>
<td style=" background: #97FFFF;">u_uart_top/u_uart_tx/n492_s15/F</td>
</tr>
<tr>
<td>7.540</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[3][B]</td>
<td>u_uart_top/u_uart_tx/txState_2_s7/I2</td>
</tr>
<tr>
<td>8.362</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C15[3][B]</td>
<td style=" background: #97FFFF;">u_uart_top/u_uart_tx/txState_2_s7/F</td>
</tr>
<tr>
<td>8.367</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[1][A]</td>
<td>u_uart_top/u_uart_tx/txState_2_s4/I3</td>
</tr>
<tr>
<td>9.393</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R14C15[1][A]</td>
<td style=" background: #97FFFF;">u_uart_top/u_uart_tx/txState_2_s4/F</td>
</tr>
<tr>
<td>10.465</td>
<td>1.071</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C17[1][A]</td>
<td style=" font-weight:bold;">u_uart_top/u_uart_tx/txState_1_s6/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.886</td>
<td>39.886</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.216</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.458</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C17[1][A]</td>
<td>u_uart_top/u_uart_tx/txState_1_s6/CLK</td>
</tr>
<tr>
<td>40.415</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C17[1][A]</td>
<td>u_uart_top/u_uart_tx/txState_1_s6</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.886</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.868, 49.207%; route: 4.566, 46.160%; tC2Q: 0.458, 4.633%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>29.979</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.079</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.058</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart_top/u_uart_tx/txCounter_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart_top/u_uart_tx/txCounter_15_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C14[1][B]</td>
<td>u_uart_top/u_uart_tx/txCounter_0_s2/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R15C14[1][B]</td>
<td style=" font-weight:bold;">u_uart_top/u_uart_tx/txCounter_0_s2/Q</td>
</tr>
<tr>
<td>1.857</td>
<td>0.827</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[1][B]</td>
<td>u_uart_top/u_uart_tx/n483_s18/I0</td>
</tr>
<tr>
<td>2.956</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R14C15[1][B]</td>
<td style=" background: #97FFFF;">u_uart_top/u_uart_tx/n483_s18/F</td>
</tr>
<tr>
<td>3.799</td>
<td>0.842</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C14[2][B]</td>
<td>u_uart_top/u_uart_tx/n483_s15/I3</td>
</tr>
<tr>
<td>4.621</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R15C14[2][B]</td>
<td style=" background: #97FFFF;">u_uart_top/u_uart_tx/n483_s15/F</td>
</tr>
<tr>
<td>5.615</td>
<td>0.994</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C14[3][B]</td>
<td>u_uart_top/u_uart_tx/n492_s15/I1</td>
</tr>
<tr>
<td>6.714</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R12C14[3][B]</td>
<td style=" background: #97FFFF;">u_uart_top/u_uart_tx/n492_s15/F</td>
</tr>
<tr>
<td>7.585</td>
<td>0.872</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C14[1][B]</td>
<td>u_uart_top/u_uart_tx/n477_s15/I1</td>
</tr>
<tr>
<td>8.211</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R14C14[1][B]</td>
<td style=" background: #97FFFF;">u_uart_top/u_uart_tx/n477_s15/F</td>
</tr>
<tr>
<td>9.047</td>
<td>0.835</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C14[0][B]</td>
<td>u_uart_top/u_uart_tx/n477_s14/I1</td>
</tr>
<tr>
<td>10.079</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C14[0][B]</td>
<td style=" background: #97FFFF;">u_uart_top/u_uart_tx/n477_s14/F</td>
</tr>
<tr>
<td>10.079</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C14[0][B]</td>
<td style=" font-weight:bold;">u_uart_top/u_uart_tx/txCounter_15_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.886</td>
<td>39.886</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.216</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.458</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C14[0][B]</td>
<td>u_uart_top/u_uart_tx/txCounter_15_s2/CLK</td>
</tr>
<tr>
<td>40.058</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C14[0][B]</td>
<td>u_uart_top/u_uart_tx/txCounter_15_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.886</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.678, 49.208%; route: 4.370, 45.971%; tC2Q: 0.458, 4.821%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>29.990</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.068</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.058</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart_top/u_uart_tx/txCounter_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart_top/u_uart_tx/txCounter_20_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C14[1][B]</td>
<td>u_uart_top/u_uart_tx/txCounter_0_s2/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R15C14[1][B]</td>
<td style=" font-weight:bold;">u_uart_top/u_uart_tx/txCounter_0_s2/Q</td>
</tr>
<tr>
<td>1.857</td>
<td>0.827</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[1][B]</td>
<td>u_uart_top/u_uart_tx/n483_s18/I0</td>
</tr>
<tr>
<td>2.956</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R14C15[1][B]</td>
<td style=" background: #97FFFF;">u_uart_top/u_uart_tx/n483_s18/F</td>
</tr>
<tr>
<td>3.799</td>
<td>0.842</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C14[2][B]</td>
<td>u_uart_top/u_uart_tx/n483_s15/I3</td>
</tr>
<tr>
<td>4.621</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R15C14[2][B]</td>
<td style=" background: #97FFFF;">u_uart_top/u_uart_tx/n483_s15/F</td>
</tr>
<tr>
<td>5.615</td>
<td>0.994</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C14[3][B]</td>
<td>u_uart_top/u_uart_tx/n492_s15/I1</td>
</tr>
<tr>
<td>6.714</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R12C14[3][B]</td>
<td style=" background: #97FFFF;">u_uart_top/u_uart_tx/n492_s15/F</td>
</tr>
<tr>
<td>7.724</td>
<td>1.010</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C13[2][A]</td>
<td>u_uart_top/u_uart_tx/n472_s15/I2</td>
</tr>
<tr>
<td>8.756</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C13[2][A]</td>
<td style=" background: #97FFFF;">u_uart_top/u_uart_tx/n472_s15/F</td>
</tr>
<tr>
<td>9.246</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C13[1][A]</td>
<td>u_uart_top/u_uart_tx/n472_s14/I2</td>
</tr>
<tr>
<td>10.068</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C13[1][A]</td>
<td style=" background: #97FFFF;">u_uart_top/u_uart_tx/n472_s14/F</td>
</tr>
<tr>
<td>10.068</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C13[1][A]</td>
<td style=" font-weight:bold;">u_uart_top/u_uart_tx/txCounter_20_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.886</td>
<td>39.886</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.216</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.458</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C13[1][A]</td>
<td>u_uart_top/u_uart_tx/txCounter_20_s2/CLK</td>
</tr>
<tr>
<td>40.058</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C13[1][A]</td>
<td>u_uart_top/u_uart_tx/txCounter_20_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.886</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.874, 51.328%; route: 4.164, 43.846%; tC2Q: 0.458, 4.827%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>29.992</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.066</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.058</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart_top/u_uart_tx/txCounter_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart_top/u_uart_tx/txCounter_24_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C14[1][B]</td>
<td>u_uart_top/u_uart_tx/txCounter_0_s2/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R15C14[1][B]</td>
<td style=" font-weight:bold;">u_uart_top/u_uart_tx/txCounter_0_s2/Q</td>
</tr>
<tr>
<td>1.857</td>
<td>0.827</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[1][B]</td>
<td>u_uart_top/u_uart_tx/n483_s18/I0</td>
</tr>
<tr>
<td>2.956</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R14C15[1][B]</td>
<td style=" background: #97FFFF;">u_uart_top/u_uart_tx/n483_s18/F</td>
</tr>
<tr>
<td>3.799</td>
<td>0.842</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C14[2][B]</td>
<td>u_uart_top/u_uart_tx/n483_s15/I3</td>
</tr>
<tr>
<td>4.621</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R15C14[2][B]</td>
<td style=" background: #97FFFF;">u_uart_top/u_uart_tx/n483_s15/F</td>
</tr>
<tr>
<td>5.615</td>
<td>0.994</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C14[3][B]</td>
<td>u_uart_top/u_uart_tx/n492_s15/I1</td>
</tr>
<tr>
<td>6.676</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>19</td>
<td>R12C14[3][B]</td>
<td style=" background: #97FFFF;">u_uart_top/u_uart_tx/n492_s15/F</td>
</tr>
<tr>
<td>7.114</td>
<td>0.439</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C13[3][A]</td>
<td>u_uart_top/u_uart_tx/n468_s17/I2</td>
</tr>
<tr>
<td>8.213</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C13[3][A]</td>
<td style=" background: #97FFFF;">u_uart_top/u_uart_tx/n468_s17/F</td>
</tr>
<tr>
<td>9.034</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C13[0][B]</td>
<td>u_uart_top/u_uart_tx/n468_s14/I2</td>
</tr>
<tr>
<td>10.066</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C13[0][B]</td>
<td style=" background: #97FFFF;">u_uart_top/u_uart_tx/n468_s14/F</td>
</tr>
<tr>
<td>10.066</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C13[0][B]</td>
<td style=" font-weight:bold;">u_uart_top/u_uart_tx/txCounter_24_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.886</td>
<td>39.886</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.216</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.458</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C13[0][B]</td>
<td>u_uart_top/u_uart_tx/txCounter_24_s2/CLK</td>
</tr>
<tr>
<td>40.058</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C13[0][B]</td>
<td>u_uart_top/u_uart_tx/txCounter_24_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.886</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.113, 53.855%; route: 3.923, 41.317%; tC2Q: 0.458, 4.828%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>30.045</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.013</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.058</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart_top/u_uart_tx/txCounter_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart_top/u_uart_tx/txCounter_16_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C14[1][B]</td>
<td>u_uart_top/u_uart_tx/txCounter_0_s2/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R15C14[1][B]</td>
<td style=" font-weight:bold;">u_uart_top/u_uart_tx/txCounter_0_s2/Q</td>
</tr>
<tr>
<td>1.857</td>
<td>0.827</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[1][B]</td>
<td>u_uart_top/u_uart_tx/n483_s18/I0</td>
</tr>
<tr>
<td>2.956</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R14C15[1][B]</td>
<td style=" background: #97FFFF;">u_uart_top/u_uart_tx/n483_s18/F</td>
</tr>
<tr>
<td>3.799</td>
<td>0.842</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C14[2][B]</td>
<td>u_uart_top/u_uart_tx/n483_s15/I3</td>
</tr>
<tr>
<td>4.621</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R15C14[2][B]</td>
<td style=" background: #97FFFF;">u_uart_top/u_uart_tx/n483_s15/F</td>
</tr>
<tr>
<td>5.615</td>
<td>0.994</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C14[3][B]</td>
<td>u_uart_top/u_uart_tx/n492_s15/I1</td>
</tr>
<tr>
<td>6.714</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R12C14[3][B]</td>
<td style=" background: #97FFFF;">u_uart_top/u_uart_tx/n492_s15/F</td>
</tr>
<tr>
<td>7.585</td>
<td>0.872</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C14[1][A]</td>
<td>u_uart_top/u_uart_tx/n476_s15/I1</td>
</tr>
<tr>
<td>8.211</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C14[1][A]</td>
<td style=" background: #97FFFF;">u_uart_top/u_uart_tx/n476_s15/F</td>
</tr>
<tr>
<td>9.191</td>
<td>0.980</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C14[1][B]</td>
<td>u_uart_top/u_uart_tx/n476_s14/I0</td>
</tr>
<tr>
<td>10.013</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C14[1][B]</td>
<td style=" background: #97FFFF;">u_uart_top/u_uart_tx/n476_s14/F</td>
</tr>
<tr>
<td>10.013</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C14[1][B]</td>
<td style=" font-weight:bold;">u_uart_top/u_uart_tx/txCounter_16_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.886</td>
<td>39.886</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.216</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.458</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C14[1][B]</td>
<td>u_uart_top/u_uart_tx/txCounter_16_s2/CLK</td>
</tr>
<tr>
<td>40.058</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C14[1][B]</td>
<td>u_uart_top/u_uart_tx/txCounter_16_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.886</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.468, 47.324%; route: 4.515, 47.821%; tC2Q: 0.458, 4.855%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart_top/u_uart_rx/rxCounter_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart_top/u_uart_rx/rxCounter_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C18[0][A]</td>
<td>u_uart_top/u_uart_rx/rxCounter_1_s1/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R15C18[0][A]</td>
<td style=" font-weight:bold;">u_uart_top/u_uart_rx/rxCounter_1_s1/Q</td>
</tr>
<tr>
<td>0.849</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C18[0][A]</td>
<td>u_uart_top/u_uart_rx/n224_s12/I3</td>
</tr>
<tr>
<td>1.221</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C18[0][A]</td>
<td style=" background: #97FFFF;">u_uart_top/u_uart_rx/n224_s12/F</td>
</tr>
<tr>
<td>1.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C18[0][A]</td>
<td style=" font-weight:bold;">u_uart_top/u_uart_rx/rxCounter_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C18[0][A]</td>
<td>u_uart_top/u_uart_rx/rxCounter_1_s1/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C18[0][A]</td>
<td>u_uart_top/u_uart_rx/rxCounter_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_y_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_y_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C34[0][A]</td>
<td>counter_y_0_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R13C34[0][A]</td>
<td style=" font-weight:bold;">counter_y_0_s0/Q</td>
</tr>
<tr>
<td>0.849</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C34[0][A]</td>
<td>n152_s2/I0</td>
</tr>
<tr>
<td>1.221</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C34[0][A]</td>
<td style=" background: #97FFFF;">n152_s2/F</td>
</tr>
<tr>
<td>1.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C34[0][A]</td>
<td style=" font-weight:bold;">counter_y_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C34[0][A]</td>
<td>counter_y_0_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C34[0][A]</td>
<td>counter_y_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_x_dim_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_x_dim_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C32[0][A]</td>
<td>counter_x_dim_0_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R17C32[0][A]</td>
<td style=" font-weight:bold;">counter_x_dim_0_s0/Q</td>
</tr>
<tr>
<td>0.849</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C32[0][A]</td>
<td>n81_s2/I0</td>
</tr>
<tr>
<td>1.221</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C32[0][A]</td>
<td style=" background: #97FFFF;">n81_s2/F</td>
</tr>
<tr>
<td>1.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C32[0][A]</td>
<td style=" font-weight:bold;">counter_x_dim_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C32[0][A]</td>
<td>counter_x_dim_0_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C32[0][A]</td>
<td>counter_x_dim_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.222</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_score/led_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_score/led_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C15[0][A]</td>
<td>u_score/led_0_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R17C15[0][A]</td>
<td style=" font-weight:bold;">u_score/led_0_s0/Q</td>
</tr>
<tr>
<td>0.850</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C15[0][A]</td>
<td>u_score/n14_s2/I0</td>
</tr>
<tr>
<td>1.222</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C15[0][A]</td>
<td style=" background: #97FFFF;">u_score/n14_s2/F</td>
</tr>
<tr>
<td>1.222</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C15[0][A]</td>
<td style=" font-weight:bold;">u_score/led_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C15[0][A]</td>
<td>u_score/led_0_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C15[0][A]</td>
<td>u_score/led_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.222</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_paddle2/speed_counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_paddle2/speed_counter_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C22[0][A]</td>
<td>u_paddle2/speed_counter_0_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R14C22[0][A]</td>
<td style=" font-weight:bold;">u_paddle2/speed_counter_0_s0/Q</td>
</tr>
<tr>
<td>0.850</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C22[0][A]</td>
<td>u_paddle2/n41_s2/I0</td>
</tr>
<tr>
<td>1.222</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C22[0][A]</td>
<td style=" background: #97FFFF;">u_paddle2/n41_s2/F</td>
</tr>
<tr>
<td>1.222</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[0][A]</td>
<td style=" font-weight:bold;">u_paddle2/speed_counter_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C22[0][A]</td>
<td>u_paddle2/speed_counter_0_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C22[0][A]</td>
<td>u_paddle2/speed_counter_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.222</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart_top/u_uart_tx/txBitNumber_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart_top/u_uart_tx/txBitNumber_1_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C16[1][A]</td>
<td>u_uart_top/u_uart_tx/txBitNumber_1_s2/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R12C16[1][A]</td>
<td style=" font-weight:bold;">u_uart_top/u_uart_tx/txBitNumber_1_s2/Q</td>
</tr>
<tr>
<td>0.850</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C16[1][A]</td>
<td>u_uart_top/u_uart_tx/n514_s8/I1</td>
</tr>
<tr>
<td>1.222</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C16[1][A]</td>
<td style=" background: #97FFFF;">u_uart_top/u_uart_tx/n514_s8/F</td>
</tr>
<tr>
<td>1.222</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C16[1][A]</td>
<td style=" font-weight:bold;">u_uart_top/u_uart_tx/txBitNumber_1_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C16[1][A]</td>
<td>u_uart_top/u_uart_tx/txBitNumber_1_s2/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C16[1][A]</td>
<td>u_uart_top/u_uart_tx/txBitNumber_1_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.222</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart_top/u_uart_tx/txCounter_2_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart_top/u_uart_tx/txCounter_2_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C14[1][A]</td>
<td>u_uart_top/u_uart_tx/txCounter_2_s2/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R16C14[1][A]</td>
<td style=" font-weight:bold;">u_uart_top/u_uart_tx/txCounter_2_s2/Q</td>
</tr>
<tr>
<td>0.850</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C14[1][A]</td>
<td>u_uart_top/u_uart_tx/n490_s14/I2</td>
</tr>
<tr>
<td>1.222</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C14[1][A]</td>
<td style=" background: #97FFFF;">u_uart_top/u_uart_tx/n490_s14/F</td>
</tr>
<tr>
<td>1.222</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[1][A]</td>
<td style=" font-weight:bold;">u_uart_top/u_uart_tx/txCounter_2_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C14[1][A]</td>
<td>u_uart_top/u_uart_tx/txCounter_2_s2/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C14[1][A]</td>
<td>u_uart_top/u_uart_tx/txCounter_2_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.222</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart_top/u_uart_tx/txCounter_6_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart_top/u_uart_tx/txCounter_6_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[0][A]</td>
<td>u_uart_top/u_uart_tx/txCounter_6_s2/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R13C15[0][A]</td>
<td style=" font-weight:bold;">u_uart_top/u_uart_tx/txCounter_6_s2/Q</td>
</tr>
<tr>
<td>0.850</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[0][A]</td>
<td>u_uart_top/u_uart_tx/n486_s14/I3</td>
</tr>
<tr>
<td>1.222</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C15[0][A]</td>
<td style=" background: #97FFFF;">u_uart_top/u_uart_tx/n486_s14/F</td>
</tr>
<tr>
<td>1.222</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C15[0][A]</td>
<td style=" font-weight:bold;">u_uart_top/u_uart_tx/txCounter_6_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[0][A]</td>
<td>u_uart_top/u_uart_tx/txCounter_6_s2/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C15[0][A]</td>
<td>u_uart_top/u_uart_tx/txCounter_6_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.222</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart_top/u_uart_tx/txCounter_20_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart_top/u_uart_tx/txCounter_20_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C13[1][A]</td>
<td>u_uart_top/u_uart_tx/txCounter_20_s2/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R16C13[1][A]</td>
<td style=" font-weight:bold;">u_uart_top/u_uart_tx/txCounter_20_s2/Q</td>
</tr>
<tr>
<td>0.850</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C13[1][A]</td>
<td>u_uart_top/u_uart_tx/n472_s14/I3</td>
</tr>
<tr>
<td>1.222</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C13[1][A]</td>
<td style=" background: #97FFFF;">u_uart_top/u_uart_tx/n472_s14/F</td>
</tr>
<tr>
<td>1.222</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C13[1][A]</td>
<td style=" font-weight:bold;">u_uart_top/u_uart_tx/txCounter_20_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C13[1][A]</td>
<td>u_uart_top/u_uart_tx/txCounter_20_s2/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C13[1][A]</td>
<td>u_uart_top/u_uart_tx/txCounter_20_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.222</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart_top/u_uart_rx/rxBitNumber_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart_top/u_uart_rx/rxBitNumber_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C19[1][A]</td>
<td>u_uart_top/u_uart_rx/rxBitNumber_0_s1/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R15C19[1][A]</td>
<td style=" font-weight:bold;">u_uart_top/u_uart_rx/rxBitNumber_0_s1/Q</td>
</tr>
<tr>
<td>0.850</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C19[1][A]</td>
<td>u_uart_top/u_uart_rx/n232_s7/I2</td>
</tr>
<tr>
<td>1.222</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C19[1][A]</td>
<td style=" background: #97FFFF;">u_uart_top/u_uart_rx/n232_s7/F</td>
</tr>
<tr>
<td>1.222</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C19[1][A]</td>
<td style=" font-weight:bold;">u_uart_top/u_uart_rx/rxBitNumber_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C19[1][A]</td>
<td>u_uart_top/u_uart_rx/rxBitNumber_0_s1/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C19[1][A]</td>
<td>u_uart_top/u_uart_rx/rxBitNumber_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.222</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart_top/u_uart_rx/rxCounter_9_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart_top/u_uart_rx/rxCounter_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C18[1][A]</td>
<td>u_uart_top/u_uart_rx/rxCounter_9_s1/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R13C18[1][A]</td>
<td style=" font-weight:bold;">u_uart_top/u_uart_rx/rxCounter_9_s1/Q</td>
</tr>
<tr>
<td>0.850</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C18[1][A]</td>
<td>u_uart_top/u_uart_rx/n208_s12/I3</td>
</tr>
<tr>
<td>1.222</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C18[1][A]</td>
<td style=" background: #97FFFF;">u_uart_top/u_uart_rx/n208_s12/F</td>
</tr>
<tr>
<td>1.222</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C18[1][A]</td>
<td style=" font-weight:bold;">u_uart_top/u_uart_rx/rxCounter_9_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C18[1][A]</td>
<td>u_uart_top/u_uart_rx/rxCounter_9_s1/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C18[1][A]</td>
<td>u_uart_top/u_uart_rx/rxCounter_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.222</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_x_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_x_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C31[1][A]</td>
<td>counter_x_0_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R16C31[1][A]</td>
<td style=" font-weight:bold;">counter_x_0_s0/Q</td>
</tr>
<tr>
<td>0.850</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C31[1][A]</td>
<td>n67_s2/I0</td>
</tr>
<tr>
<td>1.222</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C31[1][A]</td>
<td style=" background: #97FFFF;">n67_s2/F</td>
</tr>
<tr>
<td>1.222</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C31[1][A]</td>
<td style=" font-weight:bold;">counter_x_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C31[1][A]</td>
<td>counter_x_0_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C31[1][A]</td>
<td>counter_x_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.223</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart_top/u_uart_tx/txCounter_5_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart_top/u_uart_tx/txCounter_5_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[1][A]</td>
<td>u_uart_top/u_uart_tx/txCounter_5_s2/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R13C15[1][A]</td>
<td style=" font-weight:bold;">u_uart_top/u_uart_tx/txCounter_5_s2/Q</td>
</tr>
<tr>
<td>0.851</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[1][A]</td>
<td>u_uart_top/u_uart_tx/n487_s14/I3</td>
</tr>
<tr>
<td>1.223</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C15[1][A]</td>
<td style=" background: #97FFFF;">u_uart_top/u_uart_tx/n487_s14/F</td>
</tr>
<tr>
<td>1.223</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C15[1][A]</td>
<td style=" font-weight:bold;">u_uart_top/u_uart_tx/txCounter_5_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[1][A]</td>
<td>u_uart_top/u_uart_tx/txCounter_5_s2/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C15[1][A]</td>
<td>u_uart_top/u_uart_tx/txCounter_5_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.223</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart_top/u_uart_tx/txCounter_10_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart_top/u_uart_tx/txCounter_10_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C13[1][A]</td>
<td>u_uart_top/u_uart_tx/txCounter_10_s2/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R13C13[1][A]</td>
<td style=" font-weight:bold;">u_uart_top/u_uart_tx/txCounter_10_s2/Q</td>
</tr>
<tr>
<td>0.851</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C13[1][A]</td>
<td>u_uart_top/u_uart_tx/n482_s14/I2</td>
</tr>
<tr>
<td>1.223</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C13[1][A]</td>
<td style=" background: #97FFFF;">u_uart_top/u_uart_tx/n482_s14/F</td>
</tr>
<tr>
<td>1.223</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C13[1][A]</td>
<td style=" font-weight:bold;">u_uart_top/u_uart_tx/txCounter_10_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C13[1][A]</td>
<td>u_uart_top/u_uart_tx/txCounter_10_s2/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C13[1][A]</td>
<td>u_uart_top/u_uart_tx/txCounter_10_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.223</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart_top/u_uart_tx/txCounter_23_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart_top/u_uart_tx/txCounter_23_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C13[1][A]</td>
<td>u_uart_top/u_uart_tx/txCounter_23_s2/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R12C13[1][A]</td>
<td style=" font-weight:bold;">u_uart_top/u_uart_tx/txCounter_23_s2/Q</td>
</tr>
<tr>
<td>0.851</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C13[1][A]</td>
<td>u_uart_top/u_uart_tx/n469_s14/I3</td>
</tr>
<tr>
<td>1.223</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C13[1][A]</td>
<td style=" background: #97FFFF;">u_uart_top/u_uart_tx/n469_s14/F</td>
</tr>
<tr>
<td>1.223</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C13[1][A]</td>
<td style=" font-weight:bold;">u_uart_top/u_uart_tx/txCounter_23_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C13[1][A]</td>
<td>u_uart_top/u_uart_tx/txCounter_23_s2/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C13[1][A]</td>
<td>u_uart_top/u_uart_tx/txCounter_23_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.223</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart_top/u_uart_rx/rxCounter_10_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart_top/u_uart_rx/rxCounter_10_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C19[1][A]</td>
<td>u_uart_top/u_uart_rx/rxCounter_10_s1/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R13C19[1][A]</td>
<td style=" font-weight:bold;">u_uart_top/u_uart_rx/rxCounter_10_s1/Q</td>
</tr>
<tr>
<td>0.851</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C19[1][A]</td>
<td>u_uart_top/u_uart_rx/n206_s12/I3</td>
</tr>
<tr>
<td>1.223</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C19[1][A]</td>
<td style=" background: #97FFFF;">u_uart_top/u_uart_rx/n206_s12/F</td>
</tr>
<tr>
<td>1.223</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C19[1][A]</td>
<td style=" font-weight:bold;">u_uart_top/u_uart_rx/rxCounter_10_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C19[1][A]</td>
<td>u_uart_top/u_uart_rx/rxCounter_10_s1/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C19[1][A]</td>
<td>u_uart_top/u_uart_rx/rxCounter_10_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.223</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart_top/u_uart_rx/cnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart_top/u_uart_rx/cnt_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C19[1][A]</td>
<td>u_uart_top/u_uart_rx/cnt_1_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R16C19[1][A]</td>
<td style=" font-weight:bold;">u_uart_top/u_uart_rx/cnt_1_s0/Q</td>
</tr>
<tr>
<td>0.851</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C19[1][A]</td>
<td>u_uart_top/u_uart_rx/n167_s3/I1</td>
</tr>
<tr>
<td>1.223</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C19[1][A]</td>
<td style=" background: #97FFFF;">u_uart_top/u_uart_rx/n167_s3/F</td>
</tr>
<tr>
<td>1.223</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C19[1][A]</td>
<td style=" font-weight:bold;">u_uart_top/u_uart_rx/cnt_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C19[1][A]</td>
<td>u_uart_top/u_uart_rx/cnt_1_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C19[1][A]</td>
<td>u_uart_top/u_uart_rx/cnt_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.711</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.224</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ball/count_y_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ball/count_y_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C25[1][A]</td>
<td>u_ball/count_y_1_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R16C25[1][A]</td>
<td style=" font-weight:bold;">u_ball/count_y_1_s0/Q</td>
</tr>
<tr>
<td>0.852</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C25[1][A]</td>
<td>u_ball/n214_s0/I2</td>
</tr>
<tr>
<td>1.224</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C25[1][A]</td>
<td style=" background: #97FFFF;">u_ball/n214_s0/F</td>
</tr>
<tr>
<td>1.224</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C25[1][A]</td>
<td style=" font-weight:bold;">u_ball/count_y_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C25[1][A]</td>
<td>u_ball/count_y_1_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C25[1][A]</td>
<td>u_ball/count_y_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.303%; route: 0.006, 0.830%; tC2Q: 0.333, 46.867%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.711</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.224</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart_top/u_uart_tx/txBitNumber_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart_top/u_uart_tx/txBitNumber_0_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C16[0][A]</td>
<td>u_uart_top/u_uart_tx/txBitNumber_0_s2/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R12C16[0][A]</td>
<td style=" font-weight:bold;">u_uart_top/u_uart_tx/txBitNumber_0_s2/Q</td>
</tr>
<tr>
<td>0.852</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C16[0][A]</td>
<td>u_uart_top/u_uart_tx/n516_s9/I0</td>
</tr>
<tr>
<td>1.224</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C16[0][A]</td>
<td style=" background: #97FFFF;">u_uart_top/u_uart_tx/n516_s9/F</td>
</tr>
<tr>
<td>1.224</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C16[0][A]</td>
<td style=" font-weight:bold;">u_uart_top/u_uart_tx/txBitNumber_0_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C16[0][A]</td>
<td>u_uart_top/u_uart_tx/txBitNumber_0_s2/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C16[0][A]</td>
<td>u_uart_top/u_uart_tx/txBitNumber_0_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.303%; route: 0.006, 0.830%; tC2Q: 0.333, 46.867%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.711</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.224</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart_top/u_uart_tx/txState_1_s6</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart_top/u_uart_tx/txState_1_s6</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C17[1][A]</td>
<td>u_uart_top/u_uart_tx/txState_1_s6/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>15</td>
<td>R16C17[1][A]</td>
<td style=" font-weight:bold;">u_uart_top/u_uart_tx/txState_1_s6/Q</td>
</tr>
<tr>
<td>0.852</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C17[1][A]</td>
<td>u_uart_top/u_uart_tx/n466_s19/I2</td>
</tr>
<tr>
<td>1.224</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C17[1][A]</td>
<td style=" background: #97FFFF;">u_uart_top/u_uart_tx/n466_s19/F</td>
</tr>
<tr>
<td>1.224</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C17[1][A]</td>
<td style=" font-weight:bold;">u_uart_top/u_uart_tx/txState_1_s6/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C17[1][A]</td>
<td>u_uart_top/u_uart_tx/txState_1_s6/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C17[1][A]</td>
<td>u_uart_top/u_uart_tx/txState_1_s6</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.303%; route: 0.006, 0.830%; tC2Q: 0.333, 46.867%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.711</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.224</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart_top/u_uart_rx/rxCounter_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart_top/u_uart_rx/rxCounter_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C19[1][A]</td>
<td>u_uart_top/u_uart_rx/rxCounter_0_s1/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R12C19[1][A]</td>
<td style=" font-weight:bold;">u_uart_top/u_uart_rx/rxCounter_0_s1/Q</td>
</tr>
<tr>
<td>0.852</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C19[1][A]</td>
<td>u_uart_top/u_uart_rx/n226_s12/I3</td>
</tr>
<tr>
<td>1.224</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C19[1][A]</td>
<td style=" background: #97FFFF;">u_uart_top/u_uart_rx/n226_s12/F</td>
</tr>
<tr>
<td>1.224</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C19[1][A]</td>
<td style=" font-weight:bold;">u_uart_top/u_uart_rx/rxCounter_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C19[1][A]</td>
<td>u_uart_top/u_uart_rx/rxCounter_0_s1/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C19[1][A]</td>
<td>u_uart_top/u_uart_rx/rxCounter_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.303%; route: 0.006, 0.830%; tC2Q: 0.333, 46.867%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.711</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.224</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart_top/u_uart_rx/rxCounter_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart_top/u_uart_rx/rxCounter_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C18[0][A]</td>
<td>u_uart_top/u_uart_rx/rxCounter_5_s1/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R13C18[0][A]</td>
<td style=" font-weight:bold;">u_uart_top/u_uart_rx/rxCounter_5_s1/Q</td>
</tr>
<tr>
<td>0.852</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C18[0][A]</td>
<td>u_uart_top/u_uart_rx/n216_s12/I3</td>
</tr>
<tr>
<td>1.224</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C18[0][A]</td>
<td style=" background: #97FFFF;">u_uart_top/u_uart_rx/n216_s12/F</td>
</tr>
<tr>
<td>1.224</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C18[0][A]</td>
<td style=" font-weight:bold;">u_uart_top/u_uart_rx/rxCounter_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C18[0][A]</td>
<td>u_uart_top/u_uart_rx/rxCounter_5_s1/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C18[0][A]</td>
<td>u_uart_top/u_uart_rx/rxCounter_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.303%; route: 0.006, 0.830%; tC2Q: 0.333, 46.867%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.712</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.226</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ball/count_y_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ball/count_y_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C25[0][A]</td>
<td>u_ball/count_y_0_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R17C25[0][A]</td>
<td style=" font-weight:bold;">u_ball/count_y_0_s0/Q</td>
</tr>
<tr>
<td>0.854</td>
<td>0.007</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C25[0][A]</td>
<td>u_ball/n215_s2/I0</td>
</tr>
<tr>
<td>1.226</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C25[0][A]</td>
<td style=" background: #97FFFF;">u_ball/n215_s2/F</td>
</tr>
<tr>
<td>1.226</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C25[0][A]</td>
<td style=" font-weight:bold;">u_ball/count_y_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C25[0][A]</td>
<td>u_ball/count_y_0_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C25[0][A]</td>
<td>u_ball/count_y_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.217%; route: 0.007, 0.994%; tC2Q: 0.333, 46.789%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.712</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.226</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ball/count_x_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ball/count_x_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td>u_ball/count_x_0_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>13</td>
<td>R14C28[1][A]</td>
<td style=" font-weight:bold;">u_ball/count_x_0_s0/Q</td>
</tr>
<tr>
<td>0.854</td>
<td>0.007</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td>u_ball/n169_s2/I0</td>
</tr>
<tr>
<td>1.226</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td style=" background: #97FFFF;">u_ball/n169_s2/F</td>
</tr>
<tr>
<td>1.226</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td style=" font-weight:bold;">u_ball/count_x_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td>u_ball/count_x_0_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C28[1][A]</td>
<td>u_ball/count_x_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.217%; route: 0.007, 0.994%; tC2Q: 0.333, 46.789%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.715</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.228</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart_top/u_uart_rx/rxState_2_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart_top/u_uart_rx/rxState_2_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C19[0][A]</td>
<td>u_uart_top/u_uart_rx/rxState_2_s2/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>25</td>
<td>R14C19[0][A]</td>
<td style=" font-weight:bold;">u_uart_top/u_uart_rx/rxState_2_s2/Q</td>
</tr>
<tr>
<td>0.856</td>
<td>0.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C19[0][A]</td>
<td>u_uart_top/u_uart_rx/n198_s18/I0</td>
</tr>
<tr>
<td>1.228</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C19[0][A]</td>
<td style=" background: #97FFFF;">u_uart_top/u_uart_rx/n198_s18/F</td>
</tr>
<tr>
<td>1.228</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C19[0][A]</td>
<td style=" font-weight:bold;">u_uart_top/u_uart_rx/rxState_2_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C19[0][A]</td>
<td>u_uart_top/u_uart_rx/rxState_2_s2/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C19[0][A]</td>
<td>u_uart_top/u_uart_rx/rxState_2_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.044%; route: 0.009, 1.321%; tC2Q: 0.333, 46.635%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.989</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.239</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>rst_Z</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_ball/cnt_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rst_Z</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_uart_top/rst_Z_s/F</td>
</tr>
<tr>
<td>11.727</td>
<td>1.727</td>
<td>tNET</td>
<td>FF</td>
<td>u_ball/cnt_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rst_Z</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_uart_top/rst_Z_s/F</td>
</tr>
<tr>
<td>20.966</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>u_ball/cnt_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.611</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.861</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>rst_Z</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_ball/cnt_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rst_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_uart_top/rst_Z_s/F</td>
</tr>
<tr>
<td>1.361</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>u_ball/cnt_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rst_Z</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_uart_top/rst_Z_s/F</td>
</tr>
<tr>
<td>11.222</td>
<td>1.222</td>
<td>tNET</td>
<td>FF</td>
<td>u_ball/cnt_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>18.619</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>19.869</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>counter_x_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.273</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>20.530</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>counter_x_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.216</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.399</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>counter_x_6_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>18.619</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>19.869</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>counter_x_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.273</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>20.530</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>counter_x_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.216</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.399</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>counter_x_2_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>18.619</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>19.869</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>counter_x_dim_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.273</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>20.530</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>counter_x_dim_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.216</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.399</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>counter_x_dim_4_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>18.619</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>19.869</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>counter_y_dim_8_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.273</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>20.530</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>counter_y_dim_8_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.216</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.399</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>counter_y_dim_8_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>18.619</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>19.869</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_uart_top/u_uart_rx/dataIn_5_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.273</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>20.530</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>u_uart_top/u_uart_rx/dataIn_5_s2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.216</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.399</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>u_uart_top/u_uart_rx/dataIn_5_s2/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>18.619</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>19.869</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_paddle1/speed_counter_25_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.273</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>20.530</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>u_paddle1/speed_counter_25_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.216</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.399</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>u_paddle1/speed_counter_25_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>18.619</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>19.869</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_text/counter_x_div_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.273</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>20.530</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>u_text/counter_x_div_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.216</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.399</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>u_text/counter_x_div_2_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>18.619</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>19.869</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_score/led_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.273</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>20.530</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>u_score/led_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.216</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.399</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>u_score/led_5_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>278</td>
<td>clk25MHz</td>
<td>28.246</td>
<td>0.257</td>
</tr>
<tr>
<td>44</td>
<td>n13_3</td>
<td>33.370</td>
<td>1.655</td>
</tr>
<tr>
<td>35</td>
<td>n8_3</td>
<td>28.246</td>
<td>1.497</td>
</tr>
<tr>
<td>32</td>
<td>n8_3</td>
<td>32.474</td>
<td>1.969</td>
</tr>
<tr>
<td>26</td>
<td>n464_24</td>
<td>35.835</td>
<td>1.341</td>
</tr>
<tr>
<td>25</td>
<td>rxState[2]</td>
<td>31.258</td>
<td>0.877</td>
</tr>
<tr>
<td>24</td>
<td>rxState[1]</td>
<td>31.429</td>
<td>1.346</td>
</tr>
<tr>
<td>24</td>
<td>rxState[0]</td>
<td>31.296</td>
<td>1.651</td>
</tr>
<tr>
<td>23</td>
<td>n468_20</td>
<td>33.074</td>
<td>1.657</td>
</tr>
<tr>
<td>22</td>
<td>txState[2]</td>
<td>31.594</td>
<td>1.350</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R15C30</td>
<td>86.11%</td>
</tr>
<tr>
<td>R15C27</td>
<td>84.72%</td>
</tr>
<tr>
<td>R15C25</td>
<td>83.33%</td>
</tr>
<tr>
<td>R17C19</td>
<td>81.94%</td>
</tr>
<tr>
<td>R16C27</td>
<td>79.17%</td>
</tr>
<tr>
<td>R16C29</td>
<td>79.17%</td>
</tr>
<tr>
<td>R16C31</td>
<td>79.17%</td>
</tr>
<tr>
<td>R15C24</td>
<td>77.78%</td>
</tr>
<tr>
<td>R15C26</td>
<td>77.78%</td>
</tr>
<tr>
<td>R16C30</td>
<td>77.78%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
