{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1665333810620 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1665333810620 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct  9 23:43:30 2022 " "Processing started: Sun Oct  9 23:43:30 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1665333810620 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1665333810620 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab1 -c Lab1 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab1 -c Lab1 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1665333810620 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1665333810782 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1665333810782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part1.v 1 1 " "Found 1 design units, including 1 entities, in source file part1.v" { { "Info" "ISGN_ENTITY_NAME" "1 part1 " "Found entity 1: part1" {  } { { "Part1.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab1/Part1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665333815443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1665333815443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lab1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Lab1 " "Found entity 1: Lab1" {  } { { "Lab1.bdf" "" { Schematic "C:/Users/ADMIN/Documents/FPGA/Lab1/Lab1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665333815444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1665333815444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part2.v 1 1 " "Found 1 design units, including 1 entities, in source file part2.v" { { "Info" "ISGN_ENTITY_NAME" "1 part2 " "Found entity 1: part2" {  } { { "Part2.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab1/Part2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665333815444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1665333815444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part3.v 1 1 " "Found 1 design units, including 1 entities, in source file part3.v" { { "Info" "ISGN_ENTITY_NAME" "1 part3 " "Found entity 1: part3" {  } { { "Part3.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab1/Part3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665333815445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1665333815445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part4.v 1 1 " "Found 1 design units, including 1 entities, in source file part4.v" { { "Info" "ISGN_ENTITY_NAME" "1 part4 " "Found entity 1: part4" {  } { { "Part4.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab1/Part4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665333815446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1665333815446 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX0 hex0 Part5.v(4) " "Verilog HDL Declaration information at Part5.v(4): object \"HEX0\" differs only in case from object \"hex0\" in the same scope" {  } { { "Part5.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab1/Part5.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1665333815447 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX1 hex1 Part5.v(4) " "Verilog HDL Declaration information at Part5.v(4): object \"HEX1\" differs only in case from object \"hex1\" in the same scope" {  } { { "Part5.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab1/Part5.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1665333815447 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX2 hex2 Part5.v(4) " "Verilog HDL Declaration information at Part5.v(4): object \"HEX2\" differs only in case from object \"hex2\" in the same scope" {  } { { "Part5.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab1/Part5.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1665333815447 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX3 hex3 Part5.v(4) " "Verilog HDL Declaration information at Part5.v(4): object \"HEX3\" differs only in case from object \"hex3\" in the same scope" {  } { { "Part5.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab1/Part5.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1665333815447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part5.v 3 3 " "Found 3 design units, including 3 entities, in source file part5.v" { { "Info" "ISGN_ENTITY_NAME" "1 part5 " "Found entity 1: part5" {  } { { "Part5.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab1/Part5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665333815447 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux_2bit_4to1 " "Found entity 2: mux_2bit_4to1" {  } { { "Part5.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab1/Part5.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665333815447 ""} { "Info" "ISGN_ENTITY_NAME" "3 char_7seg " "Found entity 3: char_7seg" {  } { { "Part5.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab1/Part5.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665333815447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1665333815447 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX0 hex0 Part6.v(4) " "Verilog HDL Declaration information at Part6.v(4): object \"HEX0\" differs only in case from object \"hex0\" in the same scope" {  } { { "Part6.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab1/Part6.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1665333815448 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX1 hex1 Part6.v(4) " "Verilog HDL Declaration information at Part6.v(4): object \"HEX1\" differs only in case from object \"hex1\" in the same scope" {  } { { "Part6.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab1/Part6.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1665333815448 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX2 hex2 Part6.v(4) " "Verilog HDL Declaration information at Part6.v(4): object \"HEX2\" differs only in case from object \"hex2\" in the same scope" {  } { { "Part6.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab1/Part6.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1665333815448 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX3 hex3 Part6.v(4) " "Verilog HDL Declaration information at Part6.v(4): object \"HEX3\" differs only in case from object \"hex3\" in the same scope" {  } { { "Part6.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab1/Part6.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1665333815448 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX4 hex4 Part6.v(4) " "Verilog HDL Declaration information at Part6.v(4): object \"HEX4\" differs only in case from object \"hex4\" in the same scope" {  } { { "Part6.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab1/Part6.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1665333815448 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX5 hex5 Part6.v(4) " "Verilog HDL Declaration information at Part6.v(4): object \"HEX5\" differs only in case from object \"hex5\" in the same scope" {  } { { "Part6.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab1/Part6.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1665333815448 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX6 hex6 Part6.v(4) " "Verilog HDL Declaration information at Part6.v(4): object \"HEX6\" differs only in case from object \"hex6\" in the same scope" {  } { { "Part6.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab1/Part6.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1665333815448 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX7 hex7 Part6.v(4) " "Verilog HDL Declaration information at Part6.v(4): object \"HEX7\" differs only in case from object \"hex7\" in the same scope" {  } { { "Part6.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab1/Part6.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1665333815448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part6.v 2 2 " "Found 2 design units, including 2 entities, in source file part6.v" { { "Info" "ISGN_ENTITY_NAME" "1 part6 " "Found entity 1: part6" {  } { { "Part6.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab1/Part6.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665333815448 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux_2bit_8to1 " "Found entity 2: mux_2bit_8to1" {  } { { "Part6.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab1/Part6.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665333815448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1665333815448 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "part5 " "Elaborating entity \"part5\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1665333815465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2bit_4to1 mux_2bit_4to1:mux0 " "Elaborating entity \"mux_2bit_4to1\" for hierarchy \"mux_2bit_4to1:mux0\"" {  } { { "Part5.v" "mux0" { Text "C:/Users/ADMIN/Documents/FPGA/Lab1/Part5.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1665333815466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "char_7seg char_7seg:hex0 " "Elaborating entity \"char_7seg\" for hierarchy \"char_7seg:hex0\"" {  } { { "Part5.v" "hex0" { Text "C:/Users/ADMIN/Documents/FPGA/Lab1/Part5.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1665333815467 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/ADMIN/Documents/FPGA/Lab1/output_files/Lab1.map.smsg " "Generated suppressed messages file C:/Users/ADMIN/Documents/FPGA/Lab1/output_files/Lab1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1665333815516 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 1  Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4800 " "Peak virtual memory: 4800 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1665333815522 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct  9 23:43:35 2022 " "Processing ended: Sun Oct  9 23:43:35 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1665333815522 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1665333815522 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1665333815522 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1665333815522 ""}
