# compile vhdl design source files
vhdl xil_defaultlib  "../../../saklayici_4_bit.srcs/sources_1/new/saklayici_4_bit.vhd"
vhdl xil_defaultlib  "../../../saklayici_4_bit.srcs/sim_1/new/tb_saklayici_4_bit.vhd"
