LRUptrsStrings

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000009                       # Number of seconds simulated
sim_ticks                                     8963000                       # Number of ticks simulated
host_seconds                                     0.03                       # Real time elapsed on the host
sim_insts                                        7874                       # Number of instructions simulated
sim_ops                                         15392                       # Number of ops (including micro ops) simulated


 ----- L1 Data Cache

system.cpu.dcache.tags.replacements               440                       # number of replacements
system.cpu.dcache.overall_hits::cpu.data         2811                       # number of overall hits
system.cpu.dcache.overall_misses::cpu.data          456                       # number of overall misses
system.cpu.dcache.overall_accesses::cpu.data         3267                       # number of overall (read+write) accesses
system.cpu.dcache.overall_miss_rate::total     0.139578                       # miss rate for overall accesses

 ----- L1 Instruction Cache

system.cpu.icache.tags.replacements               687                       # number of replacements
system.cpu.icache.overall_hits::cpu.inst         9706                       # number of overall hits
system.cpu.icache.overall_misses::cpu.inst          703                       # number of overall misses
system.cpu.icache.overall_accesses::cpu.inst        10409                       # number of overall (read+write) accesses
system.cpu.icache.overall_miss_rate::total     0.067538                       # miss rate for overall accesses

 ----- L2 Cache

system.l2.tags.replacements                      1612                       # number of replacements
system.l2.overall_hits::total                     206                       # number of overall hits
system.l2.overall_misses::total                   953                       # number of overall misses
system.l2.overall_accesses::total                1159                       # number of overall (read+write) accesses
system.l2.overall_miss_rate::total           0.822261                       # miss rate for overall accesses
