git clone --depth 1 --no-tags https://github.com/va7deo/vimana.git f:/verilog_sva_gh_scraper/data/full_repos/643375522
git clone --depth 1 --no-tags https://github.com/gravelcai/weiminghu-noc.git f:/verilog_sva_gh_scraper/data/full_repos/632354289
git clone --depth 1 --no-tags https://github.com/fpgadeveloper/camera-fmc-vitis-platforms.git f:/verilog_sva_gh_scraper/data/full_repos/648596969
git clone --depth 1 --no-tags https://github.com/Powerhouse28/Project.git f:/verilog_sva_gh_scraper/data/full_repos/638714879
git clone --depth 1 --no-tags https://github.com/realtime-tracking/graphbuilding.git f:/verilog_sva_gh_scraper/data/full_repos/654424550
git clone --depth 1 --no-tags https://github.com/ZiyangYE/verilog_UDP.git f:/verilog_sva_gh_scraper/data/full_repos/649510252
git clone --depth 1 --no-tags https://github.com/bitglitcher/QuantiumV.git f:/verilog_sva_gh_scraper/data/full_repos/650774086
git clone --depth 1 --no-tags https://github.com/BigPig-Bro/Anlogic.git f:/verilog_sva_gh_scraper/data/full_repos/646221000
git clone --depth 1 --no-tags https://github.com/Ismail821/uvm_verification_ahb_apb_bridge.git f:/verilog_sva_gh_scraper/data/full_repos/640521044
git clone --depth 1 --no-tags https://github.com/OctCarp/SUSTech_CS202-Organization_2023s_Project-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/639858881
git clone --depth 1 --no-tags https://github.com/ukmssu/Study-of-various-multipliers-using-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/648976575
git clone --depth 1 --no-tags https://github.com/ttdragon0722/verilog.git f:/verilog_sva_gh_scraper/data/full_repos/639833105
git clone --depth 1 --no-tags https://github.com/andreondra/vesp-alpha.git f:/verilog_sva_gh_scraper/data/full_repos/629971836
git clone --depth 1 --no-tags https://github.com/va7deo/rallybike.git f:/verilog_sva_gh_scraper/data/full_repos/639252370
git clone --depth 1 --no-tags https://github.com/va7deo/demonswld.git f:/verilog_sva_gh_scraper/data/full_repos/638690156
git clone --depth 1 --no-tags https://github.com/jaeyoon0531/URP2023.git f:/verilog_sva_gh_scraper/data/full_repos/640806558
git clone --depth 1 --no-tags https://github.com/tom-urkin/SDRAM-controller.git f:/verilog_sva_gh_scraper/data/full_repos/649269289
git clone --depth 1 --no-tags https://github.com/ncsys-lab/analog-verification.git f:/verilog_sva_gh_scraper/data/full_repos/642569031
git clone --depth 1 --no-tags https://github.com/Amirarsalan-sn/RISCV-multi-cycle-processor.git f:/verilog_sva_gh_scraper/data/full_repos/649629768
git clone --depth 1 --no-tags https://github.com/TheShortDuck/synchronous_NoC_systemverilog.git f:/verilog_sva_gh_scraper/data/full_repos/637788755
git clone --depth 1 --no-tags https://github.com/frankxaio/Sophomore-Seminar-Verilog-Pratice.git f:/verilog_sva_gh_scraper/data/full_repos/630021922
git clone --depth 1 --no-tags https://github.com/BigPig-Bro/Modelsim.git f:/verilog_sva_gh_scraper/data/full_repos/635175519
git clone --depth 1 --no-tags https://github.com/evancheng02/cva6-renaming.git f:/verilog_sva_gh_scraper/data/full_repos/634791870
git clone --depth 1 --no-tags https://github.com/OmarBadr108/FIFO_testbench.git f:/verilog_sva_gh_scraper/data/full_repos/637356205
git clone --depth 1 --no-tags https://github.com/Orderism/FIR_Bluetooth_ECE551.git f:/verilog_sva_gh_scraper/data/full_repos/640695916
git clone --depth 1 --no-tags https://github.com/BMWTree/Virtualization.git f:/verilog_sva_gh_scraper/data/full_repos/628970736
git clone --depth 1 --no-tags https://github.com/STARS-Design-Track-2023/synthestars.git f:/verilog_sva_gh_scraper/data/full_repos/656181457
git clone --depth 1 --no-tags https://github.com/STARS-Design-Track-2023/outel-8227.git f:/verilog_sva_gh_scraper/data/full_repos/656221976
git clone --depth 1 --no-tags https://github.com/estufa-cin-ufpe/RISC-V-Pipeline.git f:/verilog_sva_gh_scraper/data/full_repos/654219121
git clone --depth 1 --no-tags https://github.com/amsheth/2048_vivado.git f:/verilog_sva_gh_scraper/data/full_repos/640080596
git clone --depth 1 --no-tags https://github.com/ika-musume/IKA32010.git f:/verilog_sva_gh_scraper/data/full_repos/648708246
git clone --depth 1 --no-tags https://github.com/m9in1/alarm-with-sound.git f:/verilog_sva_gh_scraper/data/full_repos/651723945
git clone --depth 1 --no-tags https://github.com/sathviks/UVM_FUNDAMENTALS.git f:/verilog_sva_gh_scraper/data/full_repos/654988604
git clone --depth 1 --no-tags https://github.com/NikosLefakis/hy220-maze.git f:/verilog_sva_gh_scraper/data/full_repos/630008283
git clone --depth 1 --no-tags https://github.com/PRAGATI-0102/Gray-Converter-using-SV-Day-055-.git f:/verilog_sva_gh_scraper/data/full_repos/649052415
git clone --depth 1 --no-tags https://github.com/Ismail821/sv_verification_ahb_apb_bridge.git f:/verilog_sva_gh_scraper/data/full_repos/644509911
git clone --depth 1 --no-tags https://github.com/ItisCaleb/Verilog-Homework.git f:/verilog_sva_gh_scraper/data/full_repos/633321850
git clone --depth 1 --no-tags https://github.com/mukesh891/PCIE_SV.git f:/verilog_sva_gh_scraper/data/full_repos/656760515
git clone --depth 1 --no-tags https://github.com/lizocf/ECE251.git f:/verilog_sva_gh_scraper/data/full_repos/632522437
git clone --depth 1 --no-tags https://github.com/cooper-union-ece-251-marano/ece-251-spring-2023-final-project-besties.git f:/verilog_sva_gh_scraper/data/full_repos/638684570
git clone --depth 1 --no-tags https://github.com/chesskiss/VLSI_AI_crypto_tools.git f:/verilog_sva_gh_scraper/data/full_repos/638542535
git clone --depth 1 --no-tags https://github.com/denSmashh/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/648225354
git clone --depth 1 --no-tags https://github.com/angelus9/CORE_I_DG.git f:/verilog_sva_gh_scraper/data/full_repos/651543298
git clone --depth 1 --no-tags https://github.com/vyom-elan/System-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/652156836
git clone --depth 1 --no-tags https://github.com/bbnoir/dcs.git f:/verilog_sva_gh_scraper/data/full_repos/650998751
git clone --depth 1 --no-tags https://github.com/Sanket-Makkar/SystemVerilog.git f:/verilog_sva_gh_scraper/data/full_repos/644010045
git clone --depth 1 --no-tags https://github.com/Ariel424/Communication-Protocol-Verification-of-UART.git f:/verilog_sva_gh_scraper/data/full_repos/648498838
git clone --depth 1 --no-tags https://github.com/pulp-platform/irq_router.git f:/verilog_sva_gh_scraper/data/full_repos/635350066
git clone --depth 1 --no-tags https://github.com/JakeA42/mini-crypto-accelerator.git f:/verilog_sva_gh_scraper/data/full_repos/647464422
git clone --depth 1 --no-tags https://github.com/evgenysns/PMSM_frga.git f:/verilog_sva_gh_scraper/data/full_repos/654065955
git clone --depth 1 --no-tags https://github.com/RPTU-EIS/Security-Conscious-Hardware.git f:/verilog_sva_gh_scraper/data/full_repos/647635630
git clone --depth 1 --no-tags https://github.com/dgarci23/snn_soc.git f:/verilog_sva_gh_scraper/data/full_repos/630492426
git clone --depth 1 --no-tags https://github.com/JohnBagshaw/UVM.git f:/verilog_sva_gh_scraper/data/full_repos/637279895
git clone --depth 1 --no-tags https://github.com/AndLiuTiw/ProjFin.git f:/verilog_sva_gh_scraper/data/full_repos/647941180
git clone --depth 1 --no-tags https://github.com/IteratorandIterator/7-stage-sequential-four-issue-superscalar-MIPS-processor-design.git f:/verilog_sva_gh_scraper/data/full_repos/647746811
git clone --depth 1 --no-tags https://github.com/EmanFatima-ef/Computer-Architecture.git f:/verilog_sva_gh_scraper/data/full_repos/647946655
git clone --depth 1 --no-tags https://github.com/abdelazeem201/ovl.git f:/verilog_sva_gh_scraper/data/full_repos/639554187
git clone --depth 1 --no-tags https://github.com/look4raghav/SV.git f:/verilog_sva_gh_scraper/data/full_repos/652127472
git clone --depth 1 --no-tags https://github.com/Ridwan-Hussain/Computer-Architecture.git f:/verilog_sva_gh_scraper/data/full_repos/634661445
git clone --depth 1 --no-tags https://github.com/Papayaved/cnc3_fpga.git f:/verilog_sva_gh_scraper/data/full_repos/638833172
git clone --depth 1 --no-tags https://github.com/hiremathpriyag/DMA_reg_verifier.git f:/verilog_sva_gh_scraper/data/full_repos/630422882
git clone --depth 1 --no-tags https://github.com/hylnpy2021/mcdf.git f:/verilog_sva_gh_scraper/data/full_repos/629496235
git clone --depth 1 --no-tags https://github.com/ziyueg3/ECE385-Final-Project-Pico-Park.git f:/verilog_sva_gh_scraper/data/full_repos/639017655
git clone --depth 1 --no-tags https://github.com/zhang-stephen/hdlbits-sv-solutions.git f:/verilog_sva_gh_scraper/data/full_repos/643598345
git clone --depth 1 --no-tags https://github.com/veznitom/VTM.git f:/verilog_sva_gh_scraper/data/full_repos/646841621
git clone --depth 1 --no-tags https://github.com/tommy73594/SNN.git f:/verilog_sva_gh_scraper/data/full_repos/654839720
git clone --depth 1 --no-tags https://github.com/sean-galloway/RTLDesignSherpa.git f:/verilog_sva_gh_scraper/data/full_repos/654322426
git clone --depth 1 --no-tags https://github.com/Nancy-Makar/SPI_Master_Driver.git f:/verilog_sva_gh_scraper/data/full_repos/635497662
git clone --depth 1 --no-tags https://github.com/nutc-csiejar/Logical-design-final.git f:/verilog_sva_gh_scraper/data/full_repos/652076881
git clone --depth 1 --no-tags https://github.com/tom-urkin/PRNG.git f:/verilog_sva_gh_scraper/data/full_repos/634526272
git clone --depth 1 --no-tags https://github.com/jpenolio75/tron_on_vga.git f:/verilog_sva_gh_scraper/data/full_repos/638710061
git clone --depth 1 --no-tags https://github.com/zhb9103/LightUart_MultiPort_Example.git f:/verilog_sva_gh_scraper/data/full_repos/634744322
git clone --depth 1 --no-tags https://github.com/davidmallasen/F-HEEP.git f:/verilog_sva_gh_scraper/data/full_repos/630811361
git clone --depth 1 --no-tags https://github.com/negative-seven/fpga_hdmi.git f:/verilog_sva_gh_scraper/data/full_repos/636220410
git clone --depth 1 --no-tags https://github.com/cooper-union-ece-251-marano/ece-251-spring-2023-final-project-bawsss.git f:/verilog_sva_gh_scraper/data/full_repos/638684127
git clone --depth 1 --no-tags https://github.com/chetha123/coverage_systemverilog.git f:/verilog_sva_gh_scraper/data/full_repos/635864424
git clone --depth 1 --no-tags https://github.com/Jerry93-7/98154-tapeout.git f:/verilog_sva_gh_scraper/data/full_repos/635900694
git clone --depth 1 --no-tags https://github.com/UDogg/CMPEN270verilog.git f:/verilog_sva_gh_scraper/data/full_repos/629102493
git clone --depth 1 --no-tags https://github.com/Spriteson/Correction-Decoder.git f:/verilog_sva_gh_scraper/data/full_repos/640535587
git clone --depth 1 --no-tags https://github.com/NYU-Processor-Design/PurdNyUart.git f:/verilog_sva_gh_scraper/data/full_repos/647909782
git clone --depth 1 --no-tags https://github.com/Bardisk/coreals-rv32.git f:/verilog_sva_gh_scraper/data/full_repos/651465725
git clone --depth 1 --no-tags https://github.com/mrincognito01/Synchronous_FIFO.git f:/verilog_sva_gh_scraper/data/full_repos/631155600
git clone --depth 1 --no-tags https://github.com/cepeters-ucsd/cse141L-project.git f:/verilog_sva_gh_scraper/data/full_repos/638689408
git clone --depth 1 --no-tags https://github.com/Nagarjun444/SRAM_UVM.git f:/verilog_sva_gh_scraper/data/full_repos/631305067
git clone --depth 1 --no-tags https://github.com/gopalvamsi09/32_bit_adder_uvm_code.git f:/verilog_sva_gh_scraper/data/full_repos/642738625
git clone --depth 1 --no-tags https://github.com/Akhil-Barad-04/100_design_modules.git f:/verilog_sva_gh_scraper/data/full_repos/635646214
git clone --depth 1 --no-tags https://github.com/samirti/sv.git f:/verilog_sva_gh_scraper/data/full_repos/647894417
git clone --depth 1 --no-tags https://github.com/MuhammadHuzaifa-stu/RISCV-Pipelined-CSR-s.git f:/verilog_sva_gh_scraper/data/full_repos/637080467
git clone --depth 1 --no-tags https://github.com/chetha123/APB_Protocol.git f:/verilog_sva_gh_scraper/data/full_repos/640456163
git clone --depth 1 --no-tags https://github.com/mrincognito01/Asynchronous_FIFO.git f:/verilog_sva_gh_scraper/data/full_repos/628933590
git clone --depth 1 --no-tags https://github.com/tom-urkin/VGA-SRAM.git f:/verilog_sva_gh_scraper/data/full_repos/642278989
git clone --depth 1 --no-tags https://github.com/LasithaJananjaya/EN2111-UART-Transceiver.git f:/verilog_sva_gh_scraper/data/full_repos/648030869
git clone --depth 1 --no-tags https://github.com/CristianMascia/ibex-ri5cy-soc.git f:/verilog_sva_gh_scraper/data/full_repos/642488249
git clone --depth 1 --no-tags https://github.com/jahidul10/32-bit-RISC-V-core-and-APB-design..git f:/verilog_sva_gh_scraper/data/full_repos/629140481
git clone --depth 1 --no-tags https://github.com/ribrdb/fpgahawk.git f:/verilog_sva_gh_scraper/data/full_repos/629319537
git clone --depth 1 --no-tags https://github.com/ivanMilin/UVM-for-ALU.git f:/verilog_sva_gh_scraper/data/full_repos/650847906
git clone --depth 1 --no-tags https://github.com/SagarSorathiya2002/APB_UVM.git f:/verilog_sva_gh_scraper/data/full_repos/654542482
git clone --depth 1 --no-tags https://github.com/alencar-felipe/mea-craft.git f:/verilog_sva_gh_scraper/data/full_repos/633577649
git clone --depth 1 --no-tags https://github.com/OFS/ofs-f2000x-pl.git f:/verilog_sva_gh_scraper/data/full_repos/629155755
git clone --depth 1 --no-tags https://github.com/AzofeifaJ/Proyecto_3_Diseno_Logico.git f:/verilog_sva_gh_scraper/data/full_repos/642233953
