2003-12-22  wig
	* test/MixTest.pl:
		Modified Files:
			MixTest.pl

	* lib/perl/Micronas/MixParser.pm:
	* lib/perl/Micronas/MixUtils.pm:
	* lib/perl/Micronas/MixUtils/IO.pm:
	* mix_0.pl:
		Added output.generate.xinout feature

	* TODO.txt:
		test for WinCVS

	* test/results/sigport/ent_a-RTL-CONF-c.vhd:
	* test/results/sigport/ent_a-e.vhd:
	* test/results/sigport/ent_a-rtl-a.vhd:
	* test/results/sigport/ent_aa-RTL-CONF-c.vhd:
	* test/results/sigport/ent_aa-e.vhd:
	* test/results/sigport/ent_aa-rtl-a.vhd:
	* test/results/sigport/ent_ab-RTL-CONF-c.vhd:
	* test/results/sigport/ent_ab-e.vhd:
	* test/results/sigport/ent_ab-rtl-a.vhd:
	* test/results/sigport/ent_ac-RTL-CONF-c.vhd:
	* test/results/sigport/ent_ac-e.vhd:
	* test/results/sigport/ent_ac-rtl-a.vhd:
	* test/results/sigport/ent_ad-RTL-CONF-c.vhd:
	* test/results/sigport/ent_ad-e.vhd:
	* test/results/sigport/ent_ad-rtl-a.vhd:
	* test/results/sigport/ent_ae-RTL-CONF-c.vhd:
	* test/results/sigport/ent_ae-e.vhd:
	* test/results/sigport/ent_ae-rtl-a.vhd:
	* test/results/sigport/ent_b-RTL-CONF-c.vhd:
	* test/results/sigport/ent_b-e.vhd:
	* test/results/sigport/ent_b-rtl-a.vhd:
	* test/results/sigport/ent_ba-RTL-CONF-c.vhd:
	* test/results/sigport/ent_ba-e.vhd:
	* test/results/sigport/ent_ba-rtl-a.vhd:
	* test/results/sigport/ent_bb-RTL-CONF-c.vhd:
	* test/results/sigport/ent_bb-e.vhd:
	* test/results/sigport/ent_bb-rtl-a.vhd:
	* test/results/sigport/ent_t-RTL-CONF-c.vhd:
	* test/results/sigport/ent_t-e.vhd:
	* test/results/sigport/ent_t-rtl-a.vhd:
	* test/results/sigport/mix.cfg:
	* test/results/sigport/sigport-mixed.xls:
	* test/results/sigport/sigport.sws:
	* test/results/sigport/use/ent_a-e.vhd:
	* test/results/sigport/use/ent_a-rtl-a.vhd:
	* test/results/sigport/use/ent_aa-e.vhd:
	* test/results/sigport/use/ent_aa-rtl-a.vhd:
	* test/results/sigport/use/ent_ab-e.vhd:
	* test/results/sigport/use/ent_ab-rtl-a.vhd:
	* test/results/sigport/use/ent_ac-e.vhd:
	* test/results/sigport/use/ent_ac-rtl-a.vhd:
	* test/results/sigport/use/ent_ad-e.vhd:
	* test/results/sigport/use/ent_ad-rtl-a.vhd:
	* test/results/sigport/use/ent_ae-e.vhd:
	* test/results/sigport/use/ent_ae-rtl-a.vhd:
	* test/results/sigport/use/ent_b.v:
	* test/results/sigport/use/ent_ba.v:
	* test/results/sigport/use/ent_bb.v:
	* test/results/sigport/use/ent_t-e.vhd:
	* test/results/sigport/use/ent_t-rtl-a.vhd:
	* test/results/sigport/use/mix.cfg:
	* test/results/sigport/use/sigport-c.vhd:
	* test/results/sigport/use/sigport-mixed.xls:
	* test/results/sigport/verilog/ent_a-e.vhd:
	* test/results/sigport/verilog/ent_a-rtl-a.vhd:
	* test/results/sigport/verilog/ent_aa-e.vhd:
	* test/results/sigport/verilog/ent_aa-rtl-a.vhd:
	* test/results/sigport/verilog/ent_ab-e.vhd:
	* test/results/sigport/verilog/ent_ab-rtl-a.vhd:
	* test/results/sigport/verilog/ent_ac-e.vhd:
	* test/results/sigport/verilog/ent_ac-rtl-a.vhd:
	* test/results/sigport/verilog/ent_ad-e.vhd:
	* test/results/sigport/verilog/ent_ad-rtl-a.vhd:
	* test/results/sigport/verilog/ent_ae-e.vhd:
	* test/results/sigport/verilog/ent_ae-rtl-a.vhd:
	* test/results/sigport/verilog/ent_b.v:
	* test/results/sigport/verilog/ent_ba.v:
	* test/results/sigport/verilog/ent_bb.v:
	* test/results/sigport/verilog/ent_t-e.vhd:
	* test/results/sigport/verilog/ent_t-rtl-a.vhd:
	* test/results/sigport/verilog/mix.cfg:
	* test/results/sigport/verilog/sigport-c.vhd:
	* test/results/sigport/verilog/sigport-mixed.xls:
		Added testcase bitsplice and sigport.

	* test/MixTest.pl:
		Added
		  -import
		  -export
		  -purge
		  -update
		mode.

	* TODO.txt:
		All todos up to now

	* test/results/bitsplice/bitsplice-c.vhd:
	* test/results/bitsplice/bitsplice-mixed.xls:
	* test/results/bitsplice/bitsplice.sws:
	* test/results/bitsplice/bitsplice2.sws:
	* test/results/bitsplice/inst-a-e-rtl-a.vhd.exp:
	* test/results/bitsplice/inst_a_e-e.vhd:
	* test/results/bitsplice/inst_a_e-rtl-a.vhd:
	* test/results/bitsplice/inst_b_e-e.vhd:
	* test/results/bitsplice/inst_b_e-rtl-a.vhd:
	* test/results/bitsplice/inst_e_e-e.vhd:
	* test/results/bitsplice/inst_e_e-rtl-a.vhd:
	* test/results/bitsplice/inst_ea_e-e.vhd:
	* test/results/bitsplice/inst_ea_e-rtl-a.vhd:
	* test/results/bitsplice/inst_eb_e-e.vhd:
	* test/results/bitsplice/inst_eb_e-rtl-a.vhd:
	* test/results/bitsplice/inst_ec_e-e.vhd:
	* test/results/bitsplice/inst_ec_e-rtl-a.vhd:
	* test/results/bitsplice/inst_ed_e-e.vhd:
	* test/results/bitsplice/inst_ed_e-rtl-a.vhd:
	* test/results/bitsplice/inst_t_e-e.vhd:
	* test/results/bitsplice/inst_t_e-rtl-a.vhd:
	* test/results/bitsplice/mix.cfg:
	* test/results/bitsplice/verilog/bitsplice-c.vhd:
	* test/results/bitsplice/verilog/bitsplice-mixed.xls:
	* test/results/bitsplice/verilog/inst_a_e.v:
	* test/results/bitsplice/verilog/inst_b_e.v:
	* test/results/bitsplice/verilog/inst_e_e.v:
	* test/results/bitsplice/verilog/inst_ea_e.v:
	* test/results/bitsplice/verilog/inst_eb_e.v:
	* test/results/bitsplice/verilog/inst_ec_e.v:
	* test/results/bitsplice/verilog/inst_ed_e.v:
	* test/results/bitsplice/verilog/inst_t_e.v:
	* test/results/bitsplice/verilog/mix.cfg:
		Added testcase bitsplice.

	* doc/MIX_Userreference.tex:
		Modified Files:
			MIX_Userreference.tex

2003-12-18  wig
	* lib/perl/Micronas/MixUtils.pm:
		added OLE, again
		fixed misc. minor issues regarding delta mode

	* mix_0.pl:
		removed init_ole

	* lib/perl/Micronas/MixUtils/IO.pm:
		added OLE support

2003-12-16  abauer
	* lib/perl/Micronas/MixUtils.pm:
		added i2c header descriptor

	* test/csv_input/bitsplice/A_CLK-e.vhd:
	* test/csv_input/bitsplice/A_CLK-rtl-a.vhd:
	* test/csv_input/bitsplice/bitsplice-c.vhd:
	* test/csv_input/bitsplice/bitsplice-mixed.csv:
	* test/csv_input/bitsplice/ddrv4-e.vhd:
	* test/csv_input/bitsplice/ddrv4-rtl-a.vhd:
	* test/csv_input/bitsplice/inst_a_e-e.vhd:
	* test/csv_input/bitsplice/inst_a_e-rtl-a.vhd:
	* test/csv_input/bitsplice/inst_b_e-e.vhd:
	* test/csv_input/bitsplice/inst_b_e-rtl-a.vhd:
	* test/csv_input/bitsplice/inst_e_e-e.vhd:
	* test/csv_input/bitsplice/inst_e_e-rtl-a.vhd:
	* test/csv_input/bitsplice/inst_ea_e-e.vhd:
	* test/csv_input/bitsplice/inst_ea_e-rtl-a.vhd:
	* test/csv_input/bitsplice/inst_eb_e-e.vhd:
	* test/csv_input/bitsplice/inst_eb_e-rtl-a.vhd:
	* test/csv_input/bitsplice/inst_ec_e-e.vhd:
	* test/csv_input/bitsplice/inst_ec_e-rtl-a.vhd:
	* test/csv_input/bitsplice/inst_ed_e-e.vhd:
	* test/csv_input/bitsplice/inst_ed_e-rtl-a.vhd:
	* test/csv_input/bitsplice/inst_t_e-e.vhd:
	* test/csv_input/bitsplice/inst_t_e-rtl-a.vhd:
	* test/csv_input/bitsplice/verilog/bitsplice-mixed.csv:
		*** empty log message ***

	* lib/perl/Micronas/MixUtils/IO.pm:
		fixed csv: backslash before quota in cell

	* lib/perl/Micronas/MixUtils.pm:
		changed i2c header definition

	* test/csv_input/bitsplice/bitsplice-c.vhd:
		corrected comments in bitsplice-c.vhd

	* test/csv_input/bitsplice.csv:
		fixed missing comma

2003-12-15  abauer
	* doc/images/FRCA_iic_block.jpg:
		added i2c-spec picture

	* doc/MIX-I2C-Spec.tex:
		runned spell check

	* doc/MIX-I2C-Spec.pdf:
	* doc/MIX-I2C-Spec.tex:
	* doc/MIX_Userreference.tex:
		added I2C Spec

	* doc/MIX-I2C-Spec.tex:
		added i2c block picture

2003-12-10  abauer
	* a_clk_io.sxc:
	* doc/MIX_Development_doc.pdf:
	* doc/MIX_Userreference.pdf:
	* doc/MIX_Userreference.tex:
	* lib/perl/Micronas/MixI2CParser.pm:
	* lib/perl/Micronas/MixI2CParser.pm:
	* lib/perl/Micronas/MixParser.pm:
	* lib/perl/Micronas/MixParser.pm:
	* lib/perl/Micronas/MixUtils.pm:
	* lib/perl/Micronas/MixUtils/IO.pm:
	* lib/perl/Micronas/MixUtils/IO.pm:
	* mix_0.pl:
	* mix_0.pl:
	* test/sxc_input/autoopen/autoopen-mixed.sxc:
	* test/sxc_input/bitsplice/bitsplice-mixed.sxc:
	* test/sxc_input/bitsplice/verilog/bitsplice-mixed.sxc:
	* test/sxc_input/case/case-mixed.sxc:
	* test/sxc_input/conf/conf-mixed.sxc:
	* test/sxc_input/configuration/configuration-mixed.sxc:
	* test/sxc_input/constant/constant-mixed.sxc:
	* test/sxc_input/constant/verilog/constant-mixed.sxc:
	* test/sxc_input/generic/generic-mixed.sxc:
	* test/sxc_input/generic/verilog/generic-mixed.sxc:
	* test/sxc_input/genwidth/genwidth-mixed.sxc:
	* test/sxc_input/genwidth/verilog/genwidth-mixed.sxc:
	* test/sxc_input/highlow/highlow-mixed.sxc:
	* test/sxc_input/highlow/verilog/highlow-mixed.sxc:
	* test/sxc_input/io/io-mixed.sxc:
	* test/sxc_input/io/verilog/io-mixed.sxc:
	* test/sxc_input/macro/macro-mixed.sxc:
	* test/sxc_input/mde_tests/conn_nreset/mde_tests-mixed.sxc:
	* test/sxc_input/nreset2/nreset2-mixed.sxc:
	* test/sxc_input/open/open-mixed.sxc:
	* test/sxc_input/open/verilog/open-mixed.sxc:
	* test/sxc_input/padio/bus/padio-mixed.sxc:
	* test/sxc_input/padio/given/padio-mixed.sxc:
	* test/sxc_input/padio/names/padio-mixed.sxc:
	* test/sxc_input/padio/padio-mixed.sxc:
	* test/sxc_input/padio2/padio2-mixed.sxc:
	* test/sxc_input/sigport/sigport-mixed.sxc:
	* test/sxc_input/sigport/use/sigport-mixed.sxc:
	* test/sxc_input/sigport/verilog/sigport-mixed.sxc:
	* test/sxc_input/typecast/typecast-mixed.sxc:
	* test/sxc_input/verilog/mixed/verilog-mixed.sxc:
	* test/sxc_input/verilog/verilog-mixed.sxc:
	* test/sxc_input/verilog/vhdl/verilog-mixed.sxc:
		*** empty log message ***

2003-12-05  abauer
	* test/csv_input/bitsplice/bitsplice.pld:
		removed *.pld files

	* test/status.pl:
		removed files

	* lib/perl/Micronas/MixI2CParser.pm:
	* lib/perl/Micronas/MixParser.pm:
		added MixI2CParser.pm (basics)
		added i2c sheet description (internal & doc)

	* lib/perl/Micronas/MixParser.pm:
	* lib/perl/Micronas/MixWriter.pm:
	* test/csv_input/bitsplice/bitsplice-t.out:
	* test/csv_input/bitsplice/bitsplice-t.out.0:
	* test/csv_input/bitsplice/init-t.out:
	* test/csv_input/bitsplice/inst_a_e.v.diff:
	* test/csv_input/bitsplice/inst_b_e.v.diff:
	* test/csv_input/bitsplice/inst_e_e.v.diff:
	* test/csv_input/bitsplice/inst_ea_e.v.diff:
	* test/csv_input/bitsplice/inst_eb_e.v.diff:
	* test/csv_input/bitsplice/inst_ec_e.v.diff:
	* test/csv_input/bitsplice/inst_ed_e.v.diff:
	* test/csv_input/bitsplice/inst_t_e.v.diff:
	* test/csv_input/bitsplice/mix_0.pl.out:
	* test/csv_input/bitsplice/verilog/bitsplice-c.vhd.diff:
	* test/csv_input/bitsplice/verilog/bitsplice-t.out:
	* test/csv_input/bitsplice/verilog/bitsplice-t.out.0:
	* test/csv_input/bitsplice/verilog/bitsplice.pld:
	* test/csv_input/bitsplice/verilog/init-t.out:
	* test/csv_input/bitsplice/verilog/inst_a_e.v.diff:
	* test/csv_input/bitsplice/verilog/inst_e_e.v.diff:
	* test/csv_input/bitsplice/verilog/inst_ea_e.v.diff:
	* test/csv_input/bitsplice/verilog/mix_0.pl.out:
	* test/csv_input/case/INST_AB_e-e.vhd.diff:
	* test/csv_input/case/INST_AB_e-rtl-a.vhd.diff:
	* test/csv_input/case/case-t.out:
	* test/csv_input/case/case-t.out.0:
	* test/csv_input/case/case.pld:
	* test/csv_input/case/init-t.out:
	* test/csv_input/case/inst_A_e-e.vhd.diff:
	* test/csv_input/case/inst_A_e-rtl-a.vhd.diff:
	* test/csv_input/case/inst_aa_e.v.diff:
	* test/csv_input/case/mix_0.pl.out:
	* test/csv_input/conf/conf-t.out:
	* test/csv_input/conf/conf-t.out.0:
	* test/csv_input/conf/conf.pld:
	* test/csv_input/conf/ent_a.vhd.diff:
	* test/csv_input/conf/ent_ad.vhd.diff:
	* test/csv_input/conf/ent_t.vhd.diff:
	* test/csv_input/conf/init-t.out:
	* test/csv_input/conf/mix_0.pl.out:
	* test/csv_input/configuration/configuration-t.out:
	* test/csv_input/configuration/configuration-t.out.0:
	* test/csv_input/configuration/configuration.pld:
	* test/csv_input/configuration/mix_0.pl.out:
	* test/csv_input/constant/constant-t.out:
	* test/csv_input/constant/constant-t.out.0:
	* test/csv_input/constant/constant.pld:
	* test/csv_input/constant/mix_0.pl.out:
	* test/csv_input/constant/verilog/constant-t.out:
	* test/csv_input/constant/verilog/constant-t.out.0:
	* test/csv_input/constant/verilog/constant.pld:
	* test/csv_input/constant/verilog/mix_0.pl.out:
	* test/csv_input/generic/generic-t.out:
	* test/csv_input/generic/generic-t.out.0:
	* test/csv_input/generic/generic.pld:
	* test/csv_input/generic/mix_0.pl.out:
	* test/csv_input/generic/verilog/generic-t.out:
	* test/csv_input/generic/verilog/generic-t.out.0:
	* test/csv_input/generic/verilog/generic.pld:
	* test/csv_input/generic/verilog/mix_0.pl.out:
	* test/csv_input/genwidth/genwidth-t.out:
	* test/csv_input/genwidth/genwidth-t.out.0:
	* test/csv_input/genwidth/genwidth.pld:
	* test/csv_input/genwidth/mix_0.pl.out:
	* test/csv_input/genwidth/verilog/genwidth-t.out:
	* test/csv_input/genwidth/verilog/genwidth-t.out.0:
	* test/csv_input/genwidth/verilog/genwidth.pld:
	* test/csv_input/genwidth/verilog/mix_0.pl.out:
	* test/csv_input/highlow/highlow-t.out:
	* test/csv_input/highlow/highlow-t.out.0:
	* test/csv_input/highlow/highlow.pld:
	* test/csv_input/highlow/mix_0.pl.out:
	* test/csv_input/highlow/verilog/highlow-t.out:
	* test/csv_input/highlow/verilog/highlow-t.out.0:
	* test/csv_input/highlow/verilog/highlow.pld:
	* test/csv_input/highlow/verilog/mix_0.pl.out:
	* test/csv_input/init/init-t.out:
	* test/csv_input/init/init-t.out.0:
	* test/csv_input/init/mix_0.pl.out:
	* test/csv_input/io/io-t.out:
	* test/csv_input/io/io-t.out.0:
	* test/csv_input/io/io.pld:
	* test/csv_input/io/mix_0.pl.out:
	* test/csv_input/io/verilog/io-t.out:
	* test/csv_input/io/verilog/io-t.out.0:
	* test/csv_input/io/verilog/io.pld:
	* test/csv_input/io/verilog/mix_0.pl.out:
	* test/csv_input/macro/macro-t.out:
	* test/csv_input/macro/macro-t.out.0:
	* test/csv_input/macro/macro.pld:
	* test/csv_input/macro/mix_0.pl.out:
	* test/csv_input/mde_tests/conn_nreset/mde_tests-t.out:
	* test/csv_input/mde_tests/conn_nreset/mde_tests-t.out.0:
	* test/csv_input/mde_tests/conn_nreset/mde_tests.pld:
	* test/csv_input/mde_tests/conn_nreset/mix_0.pl.out:
	* test/csv_input/mde_tests/nreset2/mde_tests.pld:
	* test/csv_input/mde_tests/nreset2/mix_0.pl.out:
	* test/csv_input/mix_0.pl.out:
	* test/csv_input/nreset2/mix_0.pl.out:
	* test/csv_input/nreset2/nreset2-t.out.0:
	* test/csv_input/nreset2/nreset2.pld:
	* test/csv_input/open/init-t.out:
	* test/csv_input/open/mix_0.pl.out:
	* test/csv_input/open/open-t.out:
	* test/csv_input/open/open-t.out.0:
	* test/csv_input/open/open.pld:
	* test/csv_input/open/verilog/mix_0.pl.out:
	* test/csv_input/open/verilog/open-t.out:
	* test/csv_input/open/verilog/open-t.out.0:
	* test/csv_input/open/verilog/open.pld:
	* test/csv_input/padio/bus/init-t.out:
	* test/csv_input/padio/bus/mix_0.pl.out:
	* test/csv_input/padio/bus/padio-t.out:
	* test/csv_input/padio/bus/padio-t.out.0:
	* test/csv_input/padio/bus/padio.pld:
	* test/csv_input/padio/given/init-t.out:
	* test/csv_input/padio/given/mix_0.pl.out:
	* test/csv_input/padio/given/padio-t.out:
	* test/csv_input/padio/given/padio-t.out.0:
	* test/csv_input/padio/given/padio.pld:
	* test/csv_input/padio/init-t.out:
	* test/csv_input/padio/mix_0.pl.out:
	* test/csv_input/padio/names/init-t.out:
	* test/csv_input/padio/names/mix_0.pl.out:
	* test/csv_input/padio/names/padio-t.out:
	* test/csv_input/padio/names/padio-t.out.0:
	* test/csv_input/padio/names/padio.pld:
	* test/csv_input/padio/padio-t.out:
	* test/csv_input/padio/padio-t.out.0:
	* test/csv_input/padio/padio.pld:
	* test/csv_input/padio2/init-t.out:
	* test/csv_input/padio2/mix_0.pl.out:
	* test/csv_input/padio2/padio2-t.out:
	* test/csv_input/padio2/padio2-t.out.0:
	* test/csv_input/padio2/padio2.pld:
	* test/csv_input/sigport/mix_0.pl.out:
	* test/csv_input/sigport/sigport-t.out:
	* test/csv_input/sigport/sigport-t.out.0:
	* test/csv_input/sigport/sigport.pld:
	* test/csv_input/sigport/use/mix_0.pl.out:
	* test/csv_input/sigport/use/sigport-t.out:
	* test/csv_input/sigport/use/sigport-t.out.0:
	* test/csv_input/sigport/use/sigport.pld:
	* test/csv_input/sigport/verilog/mix_0.pl.out:
	* test/csv_input/sigport/verilog/sigport-t.out:
	* test/csv_input/sigport/verilog/sigport-t.out.0:
	* test/csv_input/sigport/verilog/sigport.pld:
	* test/csv_input/typecast/mix_0.pl.out:
	* test/csv_input/typecast/typecast-t.out:
	* test/csv_input/typecast/typecast-t.out.0:
	* test/csv_input/typecast/typecast.pld:
	* test/csv_input/verilog/mix_0.pl.out:
	* test/csv_input/verilog/mixed/mix_0.pl.out:
	* test/csv_input/verilog/mixed/verilog-t.out:
	* test/csv_input/verilog/mixed/verilog-t.out.0:
	* test/csv_input/verilog/mixed/verilog.pld:
	* test/csv_input/verilog/verilog-t.out:
	* test/csv_input/verilog/verilog-t.out.0:
	* test/csv_input/verilog/verilog.pld:
	* test/csv_input/verilog/vhdl/mix_0.pl.out:
	* test/csv_input/verilog/vhdl/verilog-t.out:
	* test/csv_input/verilog/vhdl/verilog-t.out.0:
	* test/csv_input/verilog/vhdl/verilog.pld:
	* test/sxc_input/autoopen/autoopen-a.vhd:
	* test/sxc_input/autoopen/autoopen-c.vhd:
	* test/sxc_input/autoopen/autoopen-e.vhd:
	* test/sxc_input/autoopen/autoopen-t.out:
	* test/sxc_input/autoopen/autoopen-t.out.0:
	* test/sxc_input/autoopen/autoopen.pld:
	* test/sxc_input/autoopen/init-t.out:
	* test/sxc_input/autoopen/mix_0.pl.out:
	* test/sxc_input/bitsplice/bitsplice-t.out:
	* test/sxc_input/bitsplice/bitsplice-t.out.0:
	* test/sxc_input/bitsplice/bitsplice.pld:
	* test/sxc_input/bitsplice/init-t.out:
	* test/sxc_input/bitsplice/mix_0.pl.out:
	* test/sxc_input/bitsplice/verilog/bitsplice-c.vhd.diff:
	* test/sxc_input/bitsplice/verilog/bitsplice-t.out:
	* test/sxc_input/bitsplice/verilog/bitsplice-t.out.0:
	* test/sxc_input/bitsplice/verilog/bitsplice.pld:
	* test/sxc_input/bitsplice/verilog/init-t.out:
	* test/sxc_input/bitsplice/verilog/mix_0.pl.out:
	* test/sxc_input/case/case-t.out:
	* test/sxc_input/case/case-t.out.0:
	* test/sxc_input/case/case.pld:
	* test/sxc_input/case/init-t.out:
	* test/sxc_input/case/inst_aa_e.v.diff:
	* test/sxc_input/case/mix_0.pl.out:
	* test/sxc_input/conf/conf-t.out:
	* test/sxc_input/conf/conf-t.out.0:
	* test/sxc_input/conf/conf.pld:
	* test/sxc_input/conf/ent_a.vhd.diff:
	* test/sxc_input/conf/ent_aa.v.diff:
	* test/sxc_input/conf/ent_ab.v.diff:
	* test/sxc_input/conf/ent_ac.v.diff:
	* test/sxc_input/conf/ent_ad.vhd.diff:
	* test/sxc_input/conf/ent_ae.v.diff:
	* test/sxc_input/conf/ent_b.v.diff:
	* test/sxc_input/conf/ent_ba.v.diff:
	* test/sxc_input/conf/ent_bb.v.diff:
	* test/sxc_input/conf/ent_t.vhd.diff:
	* test/sxc_input/conf/init-t.out:
	* test/sxc_input/conf/mix_0.pl.out:
	* test/sxc_input/configuration/configuration-t.out:
	* test/sxc_input/configuration/configuration-t.out.0:
	* test/sxc_input/configuration/configuration.pld:
	* test/sxc_input/configuration/init-t.out:
	* test/sxc_input/configuration/mix_0.pl.out:
	* test/sxc_input/constant/constant-t.out:
	* test/sxc_input/constant/constant-t.out.0:
	* test/sxc_input/constant/constant.pld:
	* test/sxc_input/constant/init-t.out:
	* test/sxc_input/constant/mix_0.pl.out:
	* test/sxc_input/constant/verilog.pld:
	* test/sxc_input/constant/verilog/constant-c.vhd.diff:
	* test/sxc_input/constant/verilog/constant-t.out:
	* test/sxc_input/constant/verilog/constant-t.out.0:
	* test/sxc_input/constant/verilog/constant.pld:
	* test/sxc_input/constant/verilog/init-t.out:
	* test/sxc_input/constant/verilog/mix_0.pl.out:
	* test/sxc_input/constant/verilog/verilog.pld:
	* test/sxc_input/generic/generic-t.out:
	* test/sxc_input/generic/generic-t.out.0:
	* test/sxc_input/generic/generic.pld:
	* test/sxc_input/generic/init-t.out:
	* test/sxc_input/generic/mix_0.pl.out:
	* test/sxc_input/generic/verilog/generic-t.out:
	* test/sxc_input/generic/verilog/generic-t.out.0:
	* test/sxc_input/generic/verilog/generic.pld:
	* test/sxc_input/generic/verilog/init-t.out:
	* test/sxc_input/generic/verilog/mix_0.pl.out:
	* test/sxc_input/genwidth/genwidth-t.out:
	* test/sxc_input/genwidth/genwidth-t.out.0:
	* test/sxc_input/genwidth/genwidth.pld:
	* test/sxc_input/genwidth/init-t.out:
	* test/sxc_input/genwidth/mix_0.pl.out:
	* test/sxc_input/genwidth/verilog/genwidth-t.out:
	* test/sxc_input/genwidth/verilog/genwidth-t.out.0:
	* test/sxc_input/genwidth/verilog/genwidth.pld:
	* test/sxc_input/genwidth/verilog/init-t.out:
	* test/sxc_input/genwidth/verilog/mix_0.pl.out:
	* test/sxc_input/highlow/highlow-t.out:
	* test/sxc_input/highlow/highlow-t.out.0:
	* test/sxc_input/highlow/highlow.pld:
	* test/sxc_input/highlow/mix_0.pl.out:
	* test/sxc_input/highlow/verilog/highlow-c.vhd.diff:
	* test/sxc_input/highlow/verilog/highlow-t.out:
	* test/sxc_input/highlow/verilog/highlow-t.out.0:
	* test/sxc_input/highlow/verilog/highlow.pld:
	* test/sxc_input/highlow/verilog/init-t.out:
	* test/sxc_input/highlow/verilog/mix_0.pl.out:
	* test/sxc_input/init.sxc:
	* test/sxc_input/init/init-t.out:
	* test/sxc_input/init/init-t.out.0:
	* test/sxc_input/init/mix_0.pl.out:
	* test/sxc_input/io/init-t.out:
	* test/sxc_input/io/io-t.out:
	* test/sxc_input/io/io-t.out.0:
	* test/sxc_input/io/io.pld:
	* test/sxc_input/io/mix_0.pl.out:
	* test/sxc_input/io/verilog/init-t.out:
	* test/sxc_input/io/verilog/inst_a_e.v.diff:
	* test/sxc_input/io/verilog/inst_aa_e.v.diff:
	* test/sxc_input/io/verilog/inst_ab_e.v.diff:
	* test/sxc_input/io/verilog/inst_ac_e.v.diff:
	* test/sxc_input/io/verilog/inst_t_e.v.diff:
	* test/sxc_input/io/verilog/io-t.out:
	* test/sxc_input/io/verilog/io-t.out.0:
	* test/sxc_input/io/verilog/io.pld:
	* test/sxc_input/io/verilog/mix_0.pl.out:
	* test/sxc_input/macro/macro-t.out:
	* test/sxc_input/macro/macro-t.out.0:
	* test/sxc_input/macro/macro.pld:
	* test/sxc_input/macro/mix_0.pl.out:
	* test/sxc_input/mde_tests/conn_nreset/init-t.out:
	* test/sxc_input/mde_tests/conn_nreset/inst_eab_e.v.diff:
	* test/sxc_input/mde_tests/conn_nreset/inst_eac_e.v.diff:
	* test/sxc_input/mde_tests/conn_nreset/inst_ebc_e.v.diff:
	* test/sxc_input/mde_tests/conn_nreset/inst_eca_e.v.diff:
	* test/sxc_input/mde_tests/conn_nreset/inst_ecb_e.v.diff:
	* test/sxc_input/mde_tests/conn_nreset/inst_ecc_e.v.diff:
	* test/sxc_input/mde_tests/conn_nreset/inst_eda_e.v.diff:
	* test/sxc_input/mde_tests/conn_nreset/inst_edb_e.v.diff:
	* test/sxc_input/mde_tests/conn_nreset/inst_ee_e.v.diff:
	* test/sxc_input/mde_tests/conn_nreset/inst_ef_e.v.diff:
	* test/sxc_input/mde_tests/conn_nreset/inst_eg_e.v.diff:
	* test/sxc_input/mde_tests/conn_nreset/mde_tests-t.out:
	* test/sxc_input/mde_tests/conn_nreset/mde_tests-t.out.0:
	* test/sxc_input/mde_tests/conn_nreset/mde_tests.pld:
	* test/sxc_input/mde_tests/conn_nreset/mix_0.pl.out:
	* test/sxc_input/nreset2/aou.v.diff:
	* test/sxc_input/nreset2/cgu.v.diff:
	* test/sxc_input/nreset2/cpu.v.diff:
	* test/sxc_input/nreset2/ema.v.diff:
	* test/sxc_input/nreset2/i58_io_logic.v.diff:
	* test/sxc_input/nreset2/ifu_top.v.diff:
	* test/sxc_input/nreset2/init-t.out:
	* test/sxc_input/nreset2/mix_0.pl.out:
	* test/sxc_input/nreset2/nreset2-t.out:
	* test/sxc_input/nreset2/nreset2-t.out.0:
	* test/sxc_input/nreset2/nreset2.pld:
	* test/sxc_input/nreset2/pdu.v.diff:
	* test/sxc_input/nreset2/tsd_top.v.diff:
	* test/sxc_input/open/init-t.out:
	* test/sxc_input/open/mix_0.pl.out:
	* test/sxc_input/open/open-t.out:
	* test/sxc_input/open/open-t.out.0:
	* test/sxc_input/open/open.pld:
	* test/sxc_input/open/verilog/inst_t_e.v.diff:
	* test/sxc_input/open/verilog/mix_0.pl.out:
	* test/sxc_input/open/verilog/open-t.out:
	* test/sxc_input/open/verilog/open-t.out.0:
	* test/sxc_input/open/verilog/open.pld:
	* test/sxc_input/padio/bus/init-t.out:
	* test/sxc_input/padio/bus/mix_0.pl.out:
	* test/sxc_input/padio/bus/padio-t.out:
	* test/sxc_input/padio/bus/padio-t.out.0:
	* test/sxc_input/padio/bus/padio.pld:
	* test/sxc_input/padio/given/init-t.out:
	* test/sxc_input/padio/given/mix_0.pl.out:
	* test/sxc_input/padio/given/padio-mixed.xls#:
	* test/sxc_input/padio/given/padio-t.out:
	* test/sxc_input/padio/given/padio-t.out.0:
	* test/sxc_input/padio/given/padio.pld:
	* test/sxc_input/padio/init-t.out:
	* test/sxc_input/padio/mix_0.pl.out:
	* test/sxc_input/padio/names/init-t.out:
	* test/sxc_input/padio/names/mix_0.pl.out:
	* test/sxc_input/padio/names/padio-t.out:
	* test/sxc_input/padio/names/padio-t.out.0:
	* test/sxc_input/padio/names/padio.pld:
	* test/sxc_input/padio/padio-t.out:
	* test/sxc_input/padio/padio-t.out.0:
	* test/sxc_input/padio/padio.pld:
	* test/sxc_input/padio2/init-t.out:
	* test/sxc_input/padio2/mix_0.pl.out:
	* test/sxc_input/padio2/padframe-struct-a.vhd.diff:
	* test/sxc_input/padio2/padio2-t.out:
	* test/sxc_input/padio2/padio2-t.out.0:
	* test/sxc_input/padio2/padio2.pld:
	* test/sxc_input/padio2/pads_eastnord-e.vhd.diff:
	* test/sxc_input/padio2/pads_eastnord-struct-a.vhd.diff:
	* test/sxc_input/padio2/pads_eastsouth-e.vhd.diff:
	* test/sxc_input/padio2/pads_eastsouth-struct-a.vhd.diff:
	* test/sxc_input/padio2/pads_westsouth-e.vhd.diff:
	* test/sxc_input/padio2/pads_westsouth-struct-a.vhd.diff:
	* test/sxc_input/sigport/init-t.out:
	* test/sxc_input/sigport/mix_0.pl.out:
	* test/sxc_input/sigport/sigport-t.out:
	* test/sxc_input/sigport/sigport-t.out.0:
	* test/sxc_input/sigport/sigport.pld:
	* test/sxc_input/sigport/use/ent_b.v.diff:
	* test/sxc_input/sigport/use/ent_ba.v.diff:
	* test/sxc_input/sigport/use/ent_bb.v.diff:
	* test/sxc_input/sigport/use/init-t.out:
	* test/sxc_input/sigport/use/mix_0.pl.out:
	* test/sxc_input/sigport/use/sigport-t.out:
	* test/sxc_input/sigport/use/sigport-t.out.0:
	* test/sxc_input/sigport/use/sigport.pld:
	* test/sxc_input/sigport/verilog/ent_b.v.diff:
	* test/sxc_input/sigport/verilog/ent_ba.v.diff:
	* test/sxc_input/sigport/verilog/ent_bb.v.diff:
	* test/sxc_input/sigport/verilog/init-t.out:
	* test/sxc_input/sigport/verilog/mix_0.pl.out:
	* test/sxc_input/sigport/verilog/sigport-t.out:
	* test/sxc_input/sigport/verilog/sigport-t.out.0:
	* test/sxc_input/sigport/verilog/sigport.pld:
	* test/sxc_input/typecast/init-t.out:
	* test/sxc_input/typecast/mix_0.pl.out:
	* test/sxc_input/typecast/typecast-t.out:
	* test/sxc_input/typecast/typecast-t.out.0:
	* test/sxc_input/typecast/typecast.pld:
	* test/sxc_input/verilog/init-t.out:
	* test/sxc_input/verilog/mix_0.pl.out:
	* test/sxc_input/verilog/mixed/ent_a.v.diff:
	* test/sxc_input/verilog/mixed/ent_ac.v.diff:
	* test/sxc_input/verilog/mixed/ent_ad-e.vhd.diff:
	* test/sxc_input/verilog/mixed/ent_ba.v.diff:
	* test/sxc_input/verilog/mixed/ent_t-rtl-a.vhd.diff:
	* test/sxc_input/verilog/mixed/init-t.out:
	* test/sxc_input/verilog/mixed/mix_0.pl.out:
	* test/sxc_input/verilog/mixed/verilog-t.out:
	* test/sxc_input/verilog/mixed/verilog-t.out.0:
	* test/sxc_input/verilog/mixed/verilog.pld:
	* test/sxc_input/verilog/verilog-t.out:
	* test/sxc_input/verilog/verilog-t.out.0:
	* test/sxc_input/verilog/verilog.pld:
	* test/sxc_input/verilog/vhdl/init-t.out:
	* test/sxc_input/verilog/vhdl/mix_0.pl.out:
	* test/sxc_input/verilog/vhdl/verilog-t.out:
	* test/sxc_input/verilog/vhdl/verilog-t.out.0:
	* test/sxc_input/verilog/vhdl/verilog.pld:
	* test/xls_input/autoopen/autoopen-t.out:
	* test/xls_input/autoopen/autoopen-t.out.0:
	* test/xls_input/autoopen/autoopen.pld:
	* test/xls_input/autoopen/a~utoopen.pld:
	* test/xls_input/autoopen/init-t.out:
	* test/xls_input/autoopen/mix_0.pl.out:
	* test/xls_input/bitsplice/bitsplice-t.out:
	* test/xls_input/bitsplice/bitsplice-t.out.0:
	* test/xls_input/bitsplice/bitsplice.pld:
	* test/xls_input/bitsplice/init-t.out:
	* test/xls_input/bitsplice/mix_0.pl.out:
	* test/xls_input/bitsplice/verilog/bitsplice-t.out:
	* test/xls_input/bitsplice/verilog/bitsplice-t.out.0:
	* test/xls_input/bitsplice/verilog/bitsplice.pld:
	* test/xls_input/bitsplice/verilog/init-t.out:
	* test/xls_input/bitsplice/verilog/inst_a_e.v.diff:
	* test/xls_input/bitsplice/verilog/mix_0.pl.out:
	* test/xls_input/case/INST_AB_e-e.vhd.diff:
	* test/xls_input/case/INST_AB_e-rtl-a.vhd.diff:
	* test/xls_input/case/case-t.out:
	* test/xls_input/case/case-t.out.0:
	* test/xls_input/case/case.pld:
	* test/xls_input/case/init-t.out:
	* test/xls_input/case/inst_A_e-e.vhd.diff:
	* test/xls_input/case/inst_A_e-rtl-a.vhd.diff:
	* test/xls_input/case/inst_aa_e.v.diff:
	* test/xls_input/case/mix_0.pl.out:
	* test/xls_input/conf/conf-t.out:
	* test/xls_input/conf/conf-t.out.0:
	* test/xls_input/conf/conf.pld:
	* test/xls_input/conf/ent_a.vhd.diff:
	* test/xls_input/conf/ent_ad.vhd.diff:
	* test/xls_input/conf/ent_t.vhd.diff:
	* test/xls_input/conf/init-t.out:
	* test/xls_input/conf/mix_0.pl.out:
	* test/xls_input/configuration/configuration-t.out:
	* test/xls_input/configuration/configuration-t.out.0:
	* test/xls_input/configuration/configuration.pld:
	* test/xls_input/configuration/mix_0.pl.out:
	* test/xls_input/constant/constant-t.out:
	* test/xls_input/constant/constant-t.out.0:
	* test/xls_input/constant/constant.pld:
	* test/xls_input/constant/mix_0.pl.out:
	* test/xls_input/constant/verilog/constant-t.out:
	* test/xls_input/constant/verilog/constant-t.out.0:
	* test/xls_input/constant/verilog/constant.pld:
	* test/xls_input/constant/verilog/mix_0.pl.out:
	* test/xls_input/generic/generic-t.out:
	* test/xls_input/generic/generic-t.out.0:
	* test/xls_input/generic/generic.pld:
	* test/xls_input/generic/mix_0.pl.out:
	* test/xls_input/generic/verilog/generic-t.out:
	* test/xls_input/generic/verilog/generic-t.out.0:
	* test/xls_input/generic/verilog/generic.pld:
	* test/xls_input/generic/verilog/mix_0.pl.out:
	* test/xls_input/genwidth/genwidth-t.out:
	* test/xls_input/genwidth/genwidth-t.out.0:
	* test/xls_input/genwidth/genwidth.pld:
	* test/xls_input/genwidth/mix_0.pl.out:
	* test/xls_input/genwidth/verilog/genwidth-t.out:
	* test/xls_input/genwidth/verilog/genwidth-t.out.0:
	* test/xls_input/genwidth/verilog/genwidth.pld:
	* test/xls_input/genwidth/verilog/mix_0.pl.out:
	* test/xls_input/highlow/highlow-t.out:
	* test/xls_input/highlow/highlow-t.out.0:
	* test/xls_input/highlow/highlow.pld:
	* test/xls_input/highlow/mix_0.pl.out:
	* test/xls_input/highlow/verilog/highlow-t.out:
	* test/xls_input/highlow/verilog/highlow-t.out.0:
	* test/xls_input/highlow/verilog/highlow.pld:
	* test/xls_input/highlow/verilog/mix_0.pl.out:
	* test/xls_input/init/init-t.out:
	* test/xls_input/init/init-t.out.0:
	* test/xls_input/init/mix_0.pl.out:
	* test/xls_input/io/io-t.out:
	* test/xls_input/io/io-t.out.0:
	* test/xls_input/io/io.pld:
	* test/xls_input/io/mix_0.pl.out:
	* test/xls_input/io/verilog/io-t.out:
	* test/xls_input/io/verilog/io-t.out.0:
	* test/xls_input/io/verilog/io.pld:
	* test/xls_input/io/verilog/mix_0.pl.out:
	* test/xls_input/macro/macro-t.out:
	* test/xls_input/macro/macro-t.out.0:
	* test/xls_input/macro/macro.pld:
	* test/xls_input/macro/mix_0.pl.out:
	* test/xls_input/mde_tests/conn_nreset/mde_tests-t.out:
	* test/xls_input/mde_tests/conn_nreset/mde_tests-t.out.0:
	* test/xls_input/mde_tests/conn_nreset/mde_tests.pld:
	* test/xls_input/mde_tests/conn_nreset/mix_0.pl.out:
	* test/xls_input/mde_tests/nreset2/mde_tests.pld:
	* test/xls_input/mde_tests/nreset2/mix_0.pl.out:
	* test/xls_input/nreset2/mix_0.pl.out:
	* test/xls_input/nreset2/nreset2-t.out:
	* test/xls_input/nreset2/nreset2-t.out.0:
	* test/xls_input/nreset2/nreset2.pld:
	* test/xls_input/open/init-t.out:
	* test/xls_input/open/mix_0.pl.out:
	* test/xls_input/open/open-t.out:
	* test/xls_input/open/open-t.out.0:
	* test/xls_input/open/open.pld:
	* test/xls_input/open/verilog/mix_0.pl.out:
	* test/xls_input/open/verilog/open-t.out:
	* test/xls_input/open/verilog/open-t.out.0:
	* test/xls_input/open/verilog/open.pld:
	* test/xls_input/open/verilog_ndmy/mix_0.pl.out:
	* test/xls_input/open/verilog_ndmy/open.pld:
	* test/xls_input/padio/bus/init-t.out:
	* test/xls_input/padio/bus/mix_0.pl.out:
	* test/xls_input/padio/bus/padio-t.out:
	* test/xls_input/padio/bus/padio-t.out.0:
	* test/xls_input/padio/bus/padio.pld:
	* test/xls_input/padio/given/init-t.out:
	* test/xls_input/padio/given/mix_0.pl.out:
	* test/xls_input/padio/given/padio-t.out:
	* test/xls_input/padio/given/padio-t.out.0:
	* test/xls_input/padio/given/padio.pld:
	* test/xls_input/padio/init-t.out:
	* test/xls_input/padio/mix_0.pl.out:
	* test/xls_input/padio/names/init-t.out:
	* test/xls_input/padio/names/mix_0.pl.out:
	* test/xls_input/padio/names/padio-t.out:
	* test/xls_input/padio/names/padio-t.out.0:
	* test/xls_input/padio/names/padio.pld:
	* test/xls_input/padio/padio-t.out:
	* test/xls_input/padio/padio-t.out.0:
	* test/xls_input/padio/padio.pld:
	* test/xls_input/padio2/init-t.out:
	* test/xls_input/padio2/mix_0.pl.out:
	* test/xls_input/padio2/padio2-t.out:
	* test/xls_input/padio2/padio2-t.out.0:
	* test/xls_input/padio2/padio2.pld:
	* test/xls_input/sigport/mix_0.pl.out:
	* test/xls_input/sigport/sigport-t.out:
	* test/xls_input/sigport/sigport-t.out.0:
	* test/xls_input/sigport/sigport.pld:
	* test/xls_input/sigport/use/mix_0.pl.out:
	* test/xls_input/sigport/use/sigport-t.out:
	* test/xls_input/sigport/use/sigport-t.out.0:
	* test/xls_input/sigport/use/sigport.pld:
	* test/xls_input/sigport/verilog/mix_0.pl.out:
	* test/xls_input/sigport/verilog/sigport-t.out:
	* test/xls_input/sigport/verilog/sigport-t.out.0:
	* test/xls_input/sigport/verilog/sigport.pld:
	* test/xls_input/t.out:
	* test/xls_input/t.pl:
	* test/xls_input/typecast/mix_0.pl.out:
	* test/xls_input/typecast/typecast-t.out:
	* test/xls_input/typecast/typecast-t.out.0:
	* test/xls_input/typecast/typecast.pld:
	* test/xls_input/verilog/mix_0.pl.out:
	* test/xls_input/verilog/mixed/mix_0.pl.out:
	* test/xls_input/verilog/mixed/verilog-t.out:
	* test/xls_input/verilog/mixed/verilog-t.out.0:
	* test/xls_input/verilog/mixed/verilog.pld:
	* test/xls_input/verilog/verilog-t.out:
	* test/xls_input/verilog/verilog-t.out.0:
	* test/xls_input/verilog/verilog.pld:
	* test/xls_input/verilog/vhdl/mix_0.pl.out:
	* test/xls_input/verilog/vhdl/verilog-t.out:
	* test/xls_input/verilog/vhdl/verilog-t.out.0:
	* test/xls_input/verilog/vhdl/verilog.pld:
		*** empty log message ***

2003-12-04  abauer
	* Mix.kpf:
	* Mix.kpf:
	* TODO.txt:
	* TODO.txt:
	* a_clk.sxc:
	* a_clk.sxc:
	* a_clk.xls:
	* a_clk.xls:
	* a_clk_io.sxc:
	* a_clk_io.sxc:
	* a_clk_io.xls:
	* a_clk_io.xls:
	* howto.xls:
	* howto.xls:
	* lib/perl/Micronas/MixUtils/IO.pm:
	* mix-be.pl:
	* mix-be.pl:
	* mix-vi2c.pl:
	* mix-vi2c.pl:
	* mix_0.pl:
	* mix_0.pl:
	* mix_appl.txt:
	* mix_appl.txt:
	* test/csv_input/VGCA_IO.csv:
	* test/csv_input/autoopen.csv:
	* test/csv_input/bitsplice.csv:
	* test/csv_input/bitsplice/A_CLK-e.vhd:
	* test/csv_input/bitsplice/A_CLK-rtl-a.vhd:
	* test/csv_input/bitsplice/bitsplice-c.vhd:
	* test/csv_input/bitsplice/bitsplice-mixed.csv:
	* test/csv_input/bitsplice/bitsplice-t.out:
	* test/csv_input/bitsplice/bitsplice-t.out.0:
	* test/csv_input/bitsplice/bitsplice.pld:
	* test/csv_input/bitsplice/ddrv4-e.vhd:
	* test/csv_input/bitsplice/ddrv4-rtl-a.vhd:
	* test/csv_input/bitsplice/inst_a_e.v:
	* test/csv_input/bitsplice/inst_a_e.v.diff:
	* test/csv_input/bitsplice/inst_b_e.v:
	* test/csv_input/bitsplice/inst_b_e.v.diff:
	* test/csv_input/bitsplice/inst_e_e.v:
	* test/csv_input/bitsplice/inst_e_e.v.diff:
	* test/csv_input/bitsplice/inst_ea_e.v:
	* test/csv_input/bitsplice/inst_ea_e.v.diff:
	* test/csv_input/bitsplice/inst_eb_e.v:
	* test/csv_input/bitsplice/inst_eb_e.v.diff:
	* test/csv_input/bitsplice/inst_ec_e.v:
	* test/csv_input/bitsplice/inst_ec_e.v.diff:
	* test/csv_input/bitsplice/inst_ed_e.v:
	* test/csv_input/bitsplice/inst_ed_e.v.diff:
	* test/csv_input/bitsplice/inst_t_e.v:
	* test/csv_input/bitsplice/inst_t_e.v.diff:
	* test/csv_input/bitsplice/mix_0.pl.out:
	* test/csv_input/bitsplice/verilog/bitsplice-c.vhd.diff:
	* test/csv_input/bitsplice/verilog/bitsplice-mixed.csv:
	* test/csv_input/bitsplice/verilog/bitsplice-t.out:
	* test/csv_input/bitsplice/verilog/bitsplice-t.out.0:
	* test/csv_input/bitsplice/verilog/bitsplice.pld:
	* test/csv_input/bitsplice/verilog/inst_a_e.v.diff:
	* test/csv_input/bitsplice/verilog/inst_e_e.v.diff:
	* test/csv_input/bitsplice/verilog/inst_ea_e.v.diff:
	* test/csv_input/bitsplice/verilog/mix_0.pl.out:
	* test/csv_input/bug20030516.csv:
	* test/csv_input/case/INST_AB_e-e.vhd.diff:
	* test/csv_input/case/INST_AB_e-rtl-a.vhd.diff:
	* test/csv_input/case/case-t.out:
	* test/csv_input/case/case-t.out.0:
	* test/csv_input/case/inst_A_e-e.vhd.diff:
	* test/csv_input/case/inst_A_e-rtl-a.vhd.diff:
	* test/csv_input/case/inst_aa_e.v.diff:
	* test/csv_input/case/mix_0.pl.out:
	* test/csv_input/conf/conf-mixed.csv:
	* test/csv_input/conf/conf-t.out:
	* test/csv_input/conf/conf-t.out.0:
	* test/csv_input/conf/conf.pld:
	* test/csv_input/conf/ent_a.vhd.diff:
	* test/csv_input/conf/ent_ad.vhd.diff:
	* test/csv_input/conf/ent_t.vhd.diff:
	* test/csv_input/conf/mix_0.pl.out:
	* test/csv_input/configuration.csv:
	* test/csv_input/configuration/configuration-mixed.csv:
	* test/csv_input/configuration/configuration-t.out:
	* test/csv_input/configuration/configuration-t.out.0:
	* test/csv_input/configuration/configuration.pld:
	* test/csv_input/configuration/mix_0.pl.out:
	* test/csv_input/constant.csv:
	* test/csv_input/constant/constant-mixed.csv:
	* test/csv_input/constant/constant-t.out:
	* test/csv_input/constant/constant-t.out.0:
	* test/csv_input/constant/constant.pld:
	* test/csv_input/constant/mix_0.pl.out:
	* test/csv_input/constant/verilog/constant-mixed.csv:
	* test/csv_input/constant/verilog/constant-t.out:
	* test/csv_input/constant/verilog/constant-t.out.0:
	* test/csv_input/constant/verilog/constant.pld:
	* test/csv_input/constant/verilog/mix_0.pl.out:
	* test/csv_input/generic.csv:
	* test/csv_input/generic/generic-mixed.csv:
	* test/csv_input/generic/generic-t.out:
	* test/csv_input/generic/generic-t.out.0:
	* test/csv_input/generic/generic.pld:
	* test/csv_input/generic/mix_0.pl.out:
	* test/csv_input/generic/verilog/generic-mixed.csv:
	* test/csv_input/generic/verilog/generic-t.out:
	* test/csv_input/generic/verilog/generic-t.out.0:
	* test/csv_input/generic/verilog/generic.pld:
	* test/csv_input/generic/verilog/mix_0.pl.out:
	* test/csv_input/genwidth.csv:
	* test/csv_input/genwidth/genwidth-mixed.csv:
	* test/csv_input/genwidth/genwidth-t.out:
	* test/csv_input/genwidth/genwidth-t.out.0:
	* test/csv_input/genwidth/genwidth.pld:
	* test/csv_input/genwidth/mix_0.pl.out:
	* test/csv_input/genwidth/verilog/genwidth-mixed.csv:
	* test/csv_input/genwidth/verilog/genwidth-t.out:
	* test/csv_input/genwidth/verilog/genwidth-t.out.0:
	* test/csv_input/genwidth/verilog/genwidth.pld:
	* test/csv_input/genwidth/verilog/mix_0.pl.out:
	* test/csv_input/highlow/highlow-mixed.csv:
	* test/csv_input/highlow/highlow-t.out:
	* test/csv_input/highlow/highlow-t.out.0:
	* test/csv_input/highlow/highlow.pld:
	* test/csv_input/highlow/mix_0.pl.out:
	* test/csv_input/highlow/verilog/highlow-mixed.csv:
	* test/csv_input/highlow/verilog/highlow-t.out:
	* test/csv_input/highlow/verilog/highlow-t.out.0:
	* test/csv_input/highlow/verilog/highlow.pld:
	* test/csv_input/highlow/verilog/mix_0.pl.out:
	* test/csv_input/init/init-t.out:
	* test/csv_input/init/init-t.out.0:
	* test/csv_input/io/io-t.out:
	* test/csv_input/io/io-t.out.0:
	* test/csv_input/io/io.pld:
	* test/csv_input/io/mix_0.pl.out:
	* test/csv_input/io/verilog/io-mixed.csv:
	* test/csv_input/io/verilog/io-t.out:
	* test/csv_input/io/verilog/io-t.out.0:
	* test/csv_input/io/verilog/io.pld:
	* test/csv_input/io/verilog/mix_0.pl.out:
	* test/csv_input/macro/macro-mixed.csv:
	* test/csv_input/macro/macro-t.out:
	* test/csv_input/macro/macro-t.out.0:
	* test/csv_input/macro/macro.pld:
	* test/csv_input/macro/mix_0.pl.out:
	* test/csv_input/mde_tests.csv:
	* test/csv_input/mde_tests/conn_nreset/mde_tests-mixed.csv:
	* test/csv_input/mde_tests/conn_nreset/mde_tests-t.out:
	* test/csv_input/mde_tests/conn_nreset/mde_tests-t.out.0:
	* test/csv_input/mde_tests/conn_nreset/mde_tests.pld:
	* test/csv_input/mde_tests/conn_nreset/mix_0.pl.out:
	* test/csv_input/nreset2.csv:
	* test/csv_input/nreset2/mix_0.pl.out:
	* test/csv_input/nreset2/nreset2-t.out.0:
	* test/csv_input/nreset2/nreset2.pld:
	* test/csv_input/open/mix_0.pl.out:
	* test/csv_input/open/open-mixed.csv:
	* test/csv_input/open/open-t.out:
	* test/csv_input/open/open-t.out.0:
	* test/csv_input/open/open.pld:
	* test/csv_input/open/verilog/mix_0.pl.out:
	* test/csv_input/open/verilog/open-mixed.csv:
	* test/csv_input/open/verilog/open-t.out:
	* test/csv_input/open/verilog/open-t.out.0:
	* test/csv_input/open/verilog/open.pld:
	* test/csv_input/padio.csv:
	* test/csv_input/padio/bus/mix_0.pl.out:
	* test/csv_input/padio/bus/padio-t.out:
	* test/csv_input/padio/bus/padio-t.out.0:
	* test/csv_input/padio/bus/padio.pld:
	* test/csv_input/padio/given/mix_0.pl.out:
	* test/csv_input/padio/given/padio-t.out:
	* test/csv_input/padio/given/padio-t.out.0:
	* test/csv_input/padio/given/padio.pld:
	* test/csv_input/padio/mix_0.pl.out:
	* test/csv_input/padio/names/mix_0.pl.out:
	* test/csv_input/padio/names/padio-t.out:
	* test/csv_input/padio/names/padio-t.out.0:
	* test/csv_input/padio/names/padio.pld:
	* test/csv_input/padio/padio-t.out:
	* test/csv_input/padio/padio-t.out.0:
	* test/csv_input/padio/padio.pld:
	* test/csv_input/padio2.csv:
	* test/csv_input/padio2/mix_0.pl.out:
	* test/csv_input/padio2/padio2-mixed.csv:
	* test/csv_input/padio2/padio2-t.out:
	* test/csv_input/padio2/padio2-t.out.0:
	* test/csv_input/padio2/padio2.pld:
	* test/csv_input/sigport.csv:
	* test/csv_input/sigport/mix_0.pl.out:
	* test/csv_input/sigport/sigport-t.out:
	* test/csv_input/sigport/sigport-t.out.0:
	* test/csv_input/sigport/sigport.pld:
	* test/csv_input/sigport/use/mix_0.pl.out:
	* test/csv_input/sigport/use/sigport-mixed.csv:
	* test/csv_input/sigport/use/sigport-t.out:
	* test/csv_input/sigport/use/sigport-t.out.0:
	* test/csv_input/sigport/use/sigport.pld:
	* test/csv_input/sigport/verilog/mix_0.pl.out:
	* test/csv_input/sigport/verilog/sigport-mixed.csv:
	* test/csv_input/sigport/verilog/sigport-t.out:
	* test/csv_input/sigport/verilog/sigport-t.out.0:
	* test/csv_input/sigport/verilog/sigport.pld:
	* test/csv_input/typecast.csv:
	* test/csv_input/typecast/mix_0.pl.out:
	* test/csv_input/typecast/typecast-mixed.csv:
	* test/csv_input/typecast/typecast-t.out:
	* test/csv_input/typecast/typecast-t.out.0:
	* test/csv_input/typecast/typecast.pld:
	* test/csv_input/verilog/mix_0.pl.out:
	* test/csv_input/verilog/mixed/mix_0.pl.out:
	* test/csv_input/verilog/mixed/verilog-mixed.csv:
	* test/csv_input/verilog/mixed/verilog-t.out:
	* test/csv_input/verilog/mixed/verilog-t.out.0:
	* test/csv_input/verilog/mixed/verilog.pld:
	* test/csv_input/verilog/verilog-mixed.csv:
	* test/csv_input/verilog/verilog-t.out:
	* test/csv_input/verilog/verilog-t.out.0:
	* test/csv_input/verilog/verilog.pld:
	* test/csv_input/verilog/vhdl/mix_0.pl.out:
	* test/csv_input/verilog/vhdl/verilog-mixed.csv:
	* test/csv_input/verilog/vhdl/verilog-t.out:
	* test/csv_input/verilog/vhdl/verilog-t.out.0:
	* test/csv_input/verilog/vhdl/verilog.pld:
	* test/sxc_input/autoopen/autoopen-a.vhd:
	* test/sxc_input/autoopen/autoopen-c.vhd:
	* test/sxc_input/autoopen/autoopen-e.vhd:
	* test/sxc_input/autoopen/autoopen-mixed.sxc:
	* test/sxc_input/autoopen/autoopen-t.out:
	* test/sxc_input/autoopen/autoopen-t.out:
	* test/sxc_input/autoopen/autoopen-t.out.0:
	* test/sxc_input/autoopen/autoopen-t.out.0:
	* test/sxc_input/autoopen/autoopen.pld:
	* test/sxc_input/autoopen/mix_0.pl.out:
	* test/sxc_input/bitsplice/bitsplice-mixed.sxc:
	* test/sxc_input/bitsplice/bitsplice-t.out:
	* test/sxc_input/bitsplice/bitsplice-t.out:
	* test/sxc_input/bitsplice/bitsplice-t.out.0:
	* test/sxc_input/bitsplice/bitsplice-t.out.0:
	* test/sxc_input/bitsplice/bitsplice.pld:
	* test/sxc_input/bitsplice/mix_0.pl.out:
	* test/sxc_input/bitsplice/verilog/bitsplice-c.vhd.diff:
	* test/sxc_input/bitsplice/verilog/bitsplice-mixed.sxc:
	* test/sxc_input/bitsplice/verilog/bitsplice-t.out:
	* test/sxc_input/bitsplice/verilog/bitsplice-t.out:
	* test/sxc_input/bitsplice/verilog/bitsplice-t.out.0:
	* test/sxc_input/bitsplice/verilog/bitsplice-t.out.0:
	* test/sxc_input/bitsplice/verilog/bitsplice.pld:
	* test/sxc_input/bitsplice/verilog/mix_0.pl.out:
	* test/sxc_input/case/case-mixed.sxc:
	* test/sxc_input/case/case-t.out:
	* test/sxc_input/case/case-t.out:
	* test/sxc_input/case/case-t.out.0:
	* test/sxc_input/case/case-t.out.0:
	* test/sxc_input/case/case.pld:
	* test/sxc_input/case/inst_aa_e.v.diff:
	* test/sxc_input/case/mix_0.pl.out:
	* test/sxc_input/conf/conf-mixed.sxc:
	* test/sxc_input/conf/conf-t.out:
	* test/sxc_input/conf/conf-t.out.0:
	* test/sxc_input/conf/conf-t.out.0:
	* test/sxc_input/conf/conf.pld:
	* test/sxc_input/conf/ent_a.vhd.diff:
	* test/sxc_input/conf/ent_aa.v.diff:
	* test/sxc_input/conf/ent_ab.v.diff:
	* test/sxc_input/conf/ent_ac.v.diff:
	* test/sxc_input/conf/ent_ad.vhd.diff:
	* test/sxc_input/conf/ent_ae.v.diff:
	* test/sxc_input/conf/ent_b.v.diff:
	* test/sxc_input/conf/ent_ba.v.diff:
	* test/sxc_input/conf/ent_bb.v.diff:
	* test/sxc_input/conf/ent_t.vhd.diff:
	* test/sxc_input/conf/mix_0.pl.out:
	* test/sxc_input/configuration/configuration-mixed.sxc:
	* test/sxc_input/configuration/configuration-t.out:
	* test/sxc_input/configuration/configuration-t.out:
	* test/sxc_input/configuration/configuration-t.out.0:
	* test/sxc_input/configuration/configuration-t.out.0:
	* test/sxc_input/configuration/configuration.pld:
	* test/sxc_input/configuration/mix_0.pl.out:
	* test/sxc_input/constant/constant-mixed.sxc:
	* test/sxc_input/constant/constant-t.out:
	* test/sxc_input/constant/constant-t.out:
	* test/sxc_input/constant/constant-t.out.0:
	* test/sxc_input/constant/constant-t.out.0:
	* test/sxc_input/constant/constant.pld:
	* test/sxc_input/constant/mix_0.pl.out:
	* test/sxc_input/constant/verilog/constant-c.vhd.diff:
	* test/sxc_input/constant/verilog/constant-mixed.sxc:
	* test/sxc_input/constant/verilog/constant-t.out:
	* test/sxc_input/constant/verilog/constant-t.out:
	* test/sxc_input/constant/verilog/constant-t.out.0:
	* test/sxc_input/constant/verilog/constant-t.out.0:
	* test/sxc_input/constant/verilog/constant.pld:
	* test/sxc_input/constant/verilog/mix_0.pl.out:
	* test/sxc_input/generic/generic-mixed.sxc:
	* test/sxc_input/generic/generic-t.out:
	* test/sxc_input/generic/generic-t.out:
	* test/sxc_input/generic/generic-t.out.0:
	* test/sxc_input/generic/generic-t.out.0:
	* test/sxc_input/generic/generic.pld:
	* test/sxc_input/generic/mix_0.pl.out:
	* test/sxc_input/generic/verilog/generic-mixed.sxc:
	* test/sxc_input/generic/verilog/generic-t.out:
	* test/sxc_input/generic/verilog/generic-t.out:
	* test/sxc_input/generic/verilog/generic-t.out.0:
	* test/sxc_input/generic/verilog/generic-t.out.0:
	* test/sxc_input/generic/verilog/generic.pld:
	* test/sxc_input/generic/verilog/mix_0.pl.out:
	* test/sxc_input/genwidth/genwidth-mixed.sxc:
	* test/sxc_input/genwidth/genwidth-t.out:
	* test/sxc_input/genwidth/genwidth-t.out:
	* test/sxc_input/genwidth/genwidth-t.out.0:
	* test/sxc_input/genwidth/genwidth-t.out.0:
	* test/sxc_input/genwidth/genwidth.pld:
	* test/sxc_input/genwidth/mix_0.pl.out:
	* test/sxc_input/genwidth/verilog/genwidth-mixed.sxc:
	* test/sxc_input/genwidth/verilog/genwidth-t.out:
	* test/sxc_input/genwidth/verilog/genwidth-t.out:
	* test/sxc_input/genwidth/verilog/genwidth-t.out.0:
	* test/sxc_input/genwidth/verilog/genwidth-t.out.0:
	* test/sxc_input/genwidth/verilog/genwidth.pld:
	* test/sxc_input/genwidth/verilog/mix_0.pl.out:
	* test/sxc_input/highlow/highlow-mixed.sxc:
	* test/sxc_input/highlow/highlow-t.out:
	* test/sxc_input/highlow/highlow-t.out:
	* test/sxc_input/highlow/highlow-t.out.0:
	* test/sxc_input/highlow/highlow-t.out.0:
	* test/sxc_input/highlow/highlow.pld:
	* test/sxc_input/highlow/mix_0.pl.out:
	* test/sxc_input/highlow/verilog/highlow-c.vhd.diff:
	* test/sxc_input/highlow/verilog/highlow-mixed.sxc:
	* test/sxc_input/highlow/verilog/highlow-t.out:
	* test/sxc_input/highlow/verilog/highlow-t.out:
	* test/sxc_input/highlow/verilog/highlow-t.out.0:
	* test/sxc_input/highlow/verilog/highlow-t.out.0:
	* test/sxc_input/highlow/verilog/highlow.pld:
	* test/sxc_input/highlow/verilog/mix_0.pl.out:
	* test/sxc_input/init.sxc:
	* test/sxc_input/init/init-t.out:
	* test/sxc_input/init/init-t.out:
	* test/sxc_input/init/init-t.out.0:
	* test/sxc_input/init/init-t.out.0:
	* test/sxc_input/init/mix_0.pl.out:
	* test/sxc_input/io/io-mixed.sxc:
	* test/sxc_input/io/io-t.out:
	* test/sxc_input/io/io-t.out:
	* test/sxc_input/io/io-t.out.0:
	* test/sxc_input/io/io-t.out.0:
	* test/sxc_input/io/io.pld:
	* test/sxc_input/io/mix_0.pl.out:
	* test/sxc_input/io/verilog/inst_a_e.v.diff:
	* test/sxc_input/io/verilog/inst_aa_e.v.diff:
	* test/sxc_input/io/verilog/inst_ab_e.v.diff:
	* test/sxc_input/io/verilog/inst_ac_e.v.diff:
	* test/sxc_input/io/verilog/inst_t_e.v.diff:
	* test/sxc_input/io/verilog/io-mixed.sxc:
	* test/sxc_input/io/verilog/io-t.out:
	* test/sxc_input/io/verilog/io-t.out:
	* test/sxc_input/io/verilog/io-t.out.0:
	* test/sxc_input/io/verilog/io-t.out.0:
	* test/sxc_input/io/verilog/io.pld:
	* test/sxc_input/io/verilog/mix_0.pl.out:
	* test/sxc_input/macro/macro-mixed.sxc:
	* test/sxc_input/macro/macro-t.out:
	* test/sxc_input/macro/macro-t.out:
	* test/sxc_input/macro/macro-t.out.0:
	* test/sxc_input/macro/macro-t.out.0:
	* test/sxc_input/macro/macro.pld:
	* test/sxc_input/macro/mix_0.pl.out:
	* test/sxc_input/mde_tests/conn_nreset/inst_eab_e.v.diff:
	* test/sxc_input/mde_tests/conn_nreset/inst_eac_e.v.diff:
	* test/sxc_input/mde_tests/conn_nreset/inst_ebc_e.v.diff:
	* test/sxc_input/mde_tests/conn_nreset/inst_eca_e.v.diff:
	* test/sxc_input/mde_tests/conn_nreset/inst_ecb_e.v.diff:
	* test/sxc_input/mde_tests/conn_nreset/inst_ecc_e.v.diff:
	* test/sxc_input/mde_tests/conn_nreset/inst_eda_e.v.diff:
	* test/sxc_input/mde_tests/conn_nreset/inst_edb_e.v.diff:
	* test/sxc_input/mde_tests/conn_nreset/inst_ee_e.v.diff:
	* test/sxc_input/mde_tests/conn_nreset/inst_ef_e.v.diff:
	* test/sxc_input/mde_tests/conn_nreset/inst_eg_e.v.diff:
	* test/sxc_input/mde_tests/conn_nreset/mde_tests-mixed.sxc:
	* test/sxc_input/mde_tests/conn_nreset/mde_tests-t.out:
	* test/sxc_input/mde_tests/conn_nreset/mde_tests-t.out:
	* test/sxc_input/mde_tests/conn_nreset/mde_tests-t.out.0:
	* test/sxc_input/mde_tests/conn_nreset/mde_tests-t.out.0:
	* test/sxc_input/mde_tests/conn_nreset/mde_tests.pld:
	* test/sxc_input/mde_tests/conn_nreset/mix_0.pl.out:
	* test/sxc_input/nreset2/aou.v.diff:
	* test/sxc_input/nreset2/cgu.v.diff:
	* test/sxc_input/nreset2/cpu.v.diff:
	* test/sxc_input/nreset2/ema.v.diff:
	* test/sxc_input/nreset2/i58_io_logic.v.diff:
	* test/sxc_input/nreset2/ifu_top.v.diff:
	* test/sxc_input/nreset2/mix_0.pl.out:
	* test/sxc_input/nreset2/nreset2-mixed.sxc:
	* test/sxc_input/nreset2/nreset2-t.out:
	* test/sxc_input/nreset2/nreset2-t.out:
	* test/sxc_input/nreset2/nreset2-t.out.0:
	* test/sxc_input/nreset2/nreset2-t.out.0:
	* test/sxc_input/nreset2/nreset2.pld:
	* test/sxc_input/nreset2/pdu.v.diff:
	* test/sxc_input/nreset2/tsd_top.v.diff:
	* test/sxc_input/open/mix_0.pl.out:
	* test/sxc_input/open/open-mixed.sxc:
	* test/sxc_input/open/open-t.out:
	* test/sxc_input/open/open-t.out:
	* test/sxc_input/open/open-t.out.0:
	* test/sxc_input/open/open-t.out.0:
	* test/sxc_input/open/open.pld:
	* test/sxc_input/open/verilog/inst_t_e.v.diff:
	* test/sxc_input/open/verilog/mix_0.pl.out:
	* test/sxc_input/open/verilog/open-mixed.sxc:
	* test/sxc_input/open/verilog/open-t.out:
	* test/sxc_input/open/verilog/open-t.out:
	* test/sxc_input/open/verilog/open-t.out.0:
	* test/sxc_input/open/verilog/open-t.out.0:
	* test/sxc_input/open/verilog/open.pld:
	* test/sxc_input/padio/bus/mix_0.pl.out:
	* test/sxc_input/padio/bus/padio-mixed.sxc:
	* test/sxc_input/padio/bus/padio-t.out:
	* test/sxc_input/padio/bus/padio-t.out:
	* test/sxc_input/padio/bus/padio-t.out.0:
	* test/sxc_input/padio/bus/padio-t.out.0:
	* test/sxc_input/padio/bus/padio.pld:
	* test/sxc_input/padio/given/mix_0.pl.out:
	* test/sxc_input/padio/given/padio-mixed.sxc:
	* test/sxc_input/padio/given/padio-t.out:
	* test/sxc_input/padio/given/padio-t.out:
	* test/sxc_input/padio/given/padio-t.out.0:
	* test/sxc_input/padio/given/padio-t.out.0:
	* test/sxc_input/padio/given/padio.pld:
	* test/sxc_input/padio/mix_0.pl.out:
	* test/sxc_input/padio/names/mix_0.pl.out:
	* test/sxc_input/padio/names/padio-mixed.sxc:
	* test/sxc_input/padio/names/padio-t.out:
	* test/sxc_input/padio/names/padio-t.out:
	* test/sxc_input/padio/names/padio-t.out.0:
	* test/sxc_input/padio/names/padio-t.out.0:
	* test/sxc_input/padio/names/padio.pld:
	* test/sxc_input/padio/padio-mixed.sxc:
	* test/sxc_input/padio/padio-t.out:
	* test/sxc_input/padio/padio-t.out:
	* test/sxc_input/padio/padio-t.out.0:
	* test/sxc_input/padio/padio-t.out.0:
	* test/sxc_input/padio/padio.pld:
	* test/sxc_input/padio2/mix_0.pl.out:
	* test/sxc_input/padio2/padframe-struct-a.vhd.diff:
	* test/sxc_input/padio2/padio2-mixed.sxc:
	* test/sxc_input/padio2/padio2-t.out:
	* test/sxc_input/padio2/padio2-t.out:
	* test/sxc_input/padio2/padio2-t.out.0:
	* test/sxc_input/padio2/padio2-t.out.0:
	* test/sxc_input/padio2/padio2.pld:
	* test/sxc_input/padio2/pads_eastnord-e.vhd.diff:
	* test/sxc_input/padio2/pads_eastnord-struct-a.vhd.diff:
	* test/sxc_input/padio2/pads_eastsouth-e.vhd.diff:
	* test/sxc_input/padio2/pads_eastsouth-struct-a.vhd.diff:
	* test/sxc_input/padio2/pads_westsouth-e.vhd.diff:
	* test/sxc_input/padio2/pads_westsouth-struct-a.vhd.diff:
	* test/sxc_input/sigport/mix_0.pl.out:
	* test/sxc_input/sigport/sigport-mixed.sxc:
	* test/sxc_input/sigport/sigport-t.out:
	* test/sxc_input/sigport/sigport-t.out:
	* test/sxc_input/sigport/sigport-t.out.0:
	* test/sxc_input/sigport/sigport-t.out.0:
	* test/sxc_input/sigport/sigport.pld:
	* test/sxc_input/sigport/use/ent_b.v.diff:
	* test/sxc_input/sigport/use/ent_ba.v.diff:
	* test/sxc_input/sigport/use/ent_bb.v.diff:
	* test/sxc_input/sigport/use/mix_0.pl.out:
	* test/sxc_input/sigport/use/sigport-mixed.sxc:
	* test/sxc_input/sigport/use/sigport-t.out:
	* test/sxc_input/sigport/use/sigport-t.out:
	* test/sxc_input/sigport/use/sigport-t.out.0:
	* test/sxc_input/sigport/use/sigport-t.out.0:
	* test/sxc_input/sigport/use/sigport.pld:
	* test/sxc_input/sigport/verilog/ent_b.v.diff:
	* test/sxc_input/sigport/verilog/ent_ba.v.diff:
	* test/sxc_input/sigport/verilog/ent_bb.v.diff:
	* test/sxc_input/sigport/verilog/mix_0.pl.out:
	* test/sxc_input/sigport/verilog/sigport-mixed.sxc:
	* test/sxc_input/sigport/verilog/sigport-t.out:
	* test/sxc_input/sigport/verilog/sigport-t.out:
	* test/sxc_input/sigport/verilog/sigport-t.out.0:
	* test/sxc_input/sigport/verilog/sigport-t.out.0:
	* test/sxc_input/sigport/verilog/sigport.pld:
	* test/sxc_input/typecast/mix_0.pl.out:
	* test/sxc_input/typecast/typecast-mixed.sxc:
	* test/sxc_input/typecast/typecast-t.out:
	* test/sxc_input/typecast/typecast-t.out:
	* test/sxc_input/typecast/typecast-t.out.0:
	* test/sxc_input/typecast/typecast-t.out.0:
	* test/sxc_input/typecast/typecast.pld:
	* test/sxc_input/verilog/mix_0.pl.out:
	* test/sxc_input/verilog/mixed/ent_a.v.diff:
	* test/sxc_input/verilog/mixed/ent_ac.v.diff:
	* test/sxc_input/verilog/mixed/ent_ad-e.vhd.diff:
	* test/sxc_input/verilog/mixed/ent_ba.v.diff:
	* test/sxc_input/verilog/mixed/ent_t-rtl-a.vhd.diff:
	* test/sxc_input/verilog/mixed/mix_0.pl.out:
	* test/sxc_input/verilog/mixed/verilog-mixed.sxc:
	* test/sxc_input/verilog/mixed/verilog-t.out:
	* test/sxc_input/verilog/mixed/verilog-t.out:
	* test/sxc_input/verilog/mixed/verilog-t.out.0:
	* test/sxc_input/verilog/mixed/verilog-t.out.0:
	* test/sxc_input/verilog/mixed/verilog.pld:
	* test/sxc_input/verilog/verilog-mixed.sxc:
	* test/sxc_input/verilog/verilog-t.out:
	* test/sxc_input/verilog/verilog-t.out:
	* test/sxc_input/verilog/verilog-t.out.0:
	* test/sxc_input/verilog/verilog-t.out.0:
	* test/sxc_input/verilog/verilog.pld:
	* test/sxc_input/verilog/vhdl/mix_0.pl.out:
	* test/sxc_input/verilog/vhdl/verilog-mixed.sxc:
	* test/sxc_input/verilog/vhdl/verilog-t.out:
	* test/sxc_input/verilog/vhdl/verilog-t.out:
	* test/sxc_input/verilog/vhdl/verilog-t.out.0:
	* test/sxc_input/verilog/vhdl/verilog-t.out.0:
	* test/sxc_input/verilog/vhdl/verilog.pld:
	* test/xls_input/autoopen/autoopen-t.out:
	* test/xls_input/autoopen/autoopen-t.out.0:
	* test/xls_input/bitsplice/bitsplice-c.vhd:
	* test/xls_input/bitsplice/bitsplice-t.out:
	* test/xls_input/bitsplice/bitsplice-t.out.0:
	* test/xls_input/bitsplice/bitsplice.pld:
	* test/xls_input/bitsplice/init-t.out:
	* test/xls_input/bitsplice/inst_a_e-e.vhd:
	* test/xls_input/bitsplice/inst_a_e-rtl-a.vhd:
	* test/xls_input/bitsplice/inst_b_e-e.vhd:
	* test/xls_input/bitsplice/inst_b_e-rtl-a.vhd:
	* test/xls_input/bitsplice/inst_e_e-e.vhd:
	* test/xls_input/bitsplice/inst_e_e-rtl-a.vhd:
	* test/xls_input/bitsplice/inst_ea_e-e.vhd:
	* test/xls_input/bitsplice/inst_ea_e-rtl-a.vhd:
	* test/xls_input/bitsplice/inst_eb_e-e.vhd:
	* test/xls_input/bitsplice/inst_eb_e-rtl-a.vhd:
	* test/xls_input/bitsplice/inst_ec_e-e.vhd:
	* test/xls_input/bitsplice/inst_ec_e-rtl-a.vhd:
	* test/xls_input/bitsplice/inst_ed_e-e.vhd:
	* test/xls_input/bitsplice/inst_ed_e-rtl-a.vhd:
	* test/xls_input/bitsplice/inst_t_e-e.vhd:
	* test/xls_input/bitsplice/inst_t_e-rtl-a.vhd:
	* test/xls_input/bitsplice/mix_0.pl.out:
	* test/xls_input/bitsplice/verilog/bitsplice-t.out:
	* test/xls_input/bitsplice/verilog/bitsplice-t.out.0:
	* test/xls_input/case/case-t.out:
	* test/xls_input/case/case-t.out.0:
	* test/xls_input/conf/conf-t.out:
	* test/xls_input/conf/conf-t.out.0:
	* test/xls_input/configuration/configuration-t.out:
	* test/xls_input/configuration/configuration-t.out.0:
	* test/xls_input/configuration/configuration.pld:
	* test/xls_input/configuration/ent_a-e.vhd:
	* test/xls_input/configuration/ent_a-rtl-a.vhd:
	* test/xls_input/configuration/ent_a-rtl-conf-c.vhd:
	* test/xls_input/configuration/ent_b-e.vhd:
	* test/xls_input/configuration/ent_b-rtl-a.vhd:
	* test/xls_input/configuration/ent_b-rtl-conf-c.vhd:
	* test/xls_input/configuration/ent_t-e.vhd:
	* test/xls_input/configuration/ent_t-rtl-a.vhd:
	* test/xls_input/configuration/ent_t-rtl-conf-c.vhd:
	* test/xls_input/configuration/mix_0.pl.out:
	* test/xls_input/constant/constant-t.out:
	* test/xls_input/constant/constant-t.out.0:
	* test/xls_input/constant/verilog/constant-t.out:
	* test/xls_input/constant/verilog/constant-t.out.0:
	* test/xls_input/generic/generic-c.vhd:
	* test/xls_input/generic/generic-t.out:
	* test/xls_input/generic/generic-t.out.0:
	* test/xls_input/generic/generic.pld:
	* test/xls_input/generic/inst_10_e-e.vhd:
	* test/xls_input/generic/inst_10_e-rtl-a.vhd:
	* test/xls_input/generic/inst_1_e-e.vhd:
	* test/xls_input/generic/inst_1_e-rtl-a.vhd:
	* test/xls_input/generic/inst_2_e-e.vhd:
	* test/xls_input/generic/inst_2_e-rtl-a.vhd:
	* test/xls_input/generic/inst_3_e-e.vhd:
	* test/xls_input/generic/inst_3_e-rtl-a.vhd:
	* test/xls_input/generic/inst_4_e-e.vhd:
	* test/xls_input/generic/inst_4_e-rtl-a.vhd:
	* test/xls_input/generic/inst_5_e-e.vhd:
	* test/xls_input/generic/inst_5_e-rtl-a.vhd:
	* test/xls_input/generic/inst_6_e-e.vhd:
	* test/xls_input/generic/inst_6_e-rtl-a.vhd:
	* test/xls_input/generic/inst_7_e-e.vhd:
	* test/xls_input/generic/inst_7_e-rtl-a.vhd:
	* test/xls_input/generic/inst_8_e-e.vhd:
	* test/xls_input/generic/inst_8_e-rtl-a.vhd:
	* test/xls_input/generic/inst_9_e-e.vhd:
	* test/xls_input/generic/inst_9_e-rtl-a.vhd:
	* test/xls_input/generic/inst_a_e-e.vhd:
	* test/xls_input/generic/inst_a_e-rtl-a.vhd:
	* test/xls_input/generic/inst_aa_e-e.vhd:
	* test/xls_input/generic/inst_aa_e-rtl-a.vhd:
	* test/xls_input/generic/inst_ab_e-e.vhd:
	* test/xls_input/generic/inst_ab_e-rtl-a.vhd:
	* test/xls_input/generic/inst_ac_e-e.vhd:
	* test/xls_input/generic/inst_ac_e-rtl-a.vhd:
	* test/xls_input/generic/inst_ad_e-e.vhd:
	* test/xls_input/generic/inst_ad_e-rtl-a.vhd:
	* test/xls_input/generic/inst_ae_e-e.vhd:
	* test/xls_input/generic/inst_ae_e-rtl-a.vhd:
	* test/xls_input/generic/inst_e_e-e.vhd:
	* test/xls_input/generic/inst_e_e-rtl-a.vhd:
	* test/xls_input/generic/inst_ea_e-e.vhd:
	* test/xls_input/generic/inst_ea_e-rtl-a.vhd:
	* test/xls_input/generic/inst_t_e-e.vhd:
	* test/xls_input/generic/inst_t_e-rtl-a.vhd:
	* test/xls_input/generic/mix_0.pl.out:
	* test/xls_input/generic/verilog/generic-t.out:
	* test/xls_input/generic/verilog/generic-t.out.0:
	* test/xls_input/genwidth/genwidth-t.out:
	* test/xls_input/genwidth/genwidth-t.out.0:
	* test/xls_input/genwidth/verilog/genwidth-t.out:
	* test/xls_input/genwidth/verilog/genwidth-t.out.0:
	* test/xls_input/highlow/highlow-t.out:
	* test/xls_input/highlow/highlow-t.out.0:
	* test/xls_input/highlow/verilog/highlow-t.out:
	* test/xls_input/highlow/verilog/highlow-t.out.0:
	* test/xls_input/init/init-t.out:
	* test/xls_input/init/init-t.out.0:
	* test/xls_input/io/io-t.out:
	* test/xls_input/io/io-t.out.0:
	* test/xls_input/io/verilog/io-t.out:
	* test/xls_input/io/verilog/io-t.out.0:
	* test/xls_input/macro/macro-t.out:
	* test/xls_input/macro/macro-t.out.0:
	* test/xls_input/mde_tests/conn_nreset/mde_tests-t.out:
	* test/xls_input/mde_tests/conn_nreset/mde_tests-t.out.0:
	* test/xls_input/nreset2/nreset2-t.out:
	* test/xls_input/nreset2/nreset2-t.out.0:
	* test/xls_input/open/open-mixed.xls:
	* test/xls_input/open/open-t.out:
	* test/xls_input/open/open-t.out.0:
	* test/xls_input/open/verilog/open-mixed.xls:
	* test/xls_input/open/verilog/open-t.out:
	* test/xls_input/open/verilog/open-t.out.0:
	* test/xls_input/padio/bus/padio-t.out:
	* test/xls_input/padio/bus/padio-t.out.0:
	* test/xls_input/padio/given/padio-t.out:
	* test/xls_input/padio/given/padio-t.out.0:
	* test/xls_input/padio/names/padio-t.out:
	* test/xls_input/padio/names/padio-t.out.0:
	* test/xls_input/padio/padio-t.out:
	* test/xls_input/padio/padio-t.out.0:
	* test/xls_input/padio2/padio2-t.out:
	* test/xls_input/padio2/padio2-t.out.0:
	* test/xls_input/sigport/sigport-t.out:
	* test/xls_input/sigport/sigport-t.out.0:
	* test/xls_input/sigport/use/sigport-t.out:
	* test/xls_input/sigport/use/sigport-t.out.0:
	* test/xls_input/sigport/verilog/sigport-t.out:
	* test/xls_input/sigport/verilog/sigport-t.out.0:
	* test/xls_input/typecast/typecast-t.out:
	* test/xls_input/typecast/typecast-t.out.0:
	* test/xls_input/verilog/mixed/verilog-t.out:
	* test/xls_input/verilog/mixed/verilog-t.out.0:
	* test/xls_input/verilog/verilog-t.out:
	* test/xls_input/verilog/verilog-t.out.0:
	* test/xls_input/verilog/vhdl/verilog-t.out:
	* test/xls_input/verilog/vhdl/verilog-t.out.0:
	* vhdl_simple_diff.pl:
	* vhdl_simple_diff.pl:
		*** empty log message ***

	* test/README:
		added README for MixTest.pl

	* lib/perl/Micronas/MixIOParser.pm:
	* lib/perl/Micronas/MixParser.pm:
	* lib/perl/Micronas/MixUtils.pm:
	* lib/perl/Micronas/MixWriter.pm:
		corrected cvs problems

2003-12-03  abauer
	* lib/perl/Micronas/MixUtils/IO.pm:
		fixed overwrite of old csv-sheets

	* doc/DataFlow.png:
	* doc/MIX_Intro-wig.png:
	* doc/MIX_Userreference.pdf:
	* doc/MIX_Userreference.tex:
	* doc/mix_a-e-e.gif:
	* doc/mix_chip-e-rtl-a.gif:
	* doc/mix_files.gif:
	* doc/mix_in.gif:
	* doc/mix_out.gif:
	* doc/mix_simple_cmd.gif:
	* lib/perl/Micronas/MixUtils/IO.pm:
		*** empty log message ***

2003-12-02  abauer
	* test/MixTest.pl:
		added input specific command line switches in MixTest.pl

2003-11-27  abauer
	* a_clk.sxc:
	* doc/MIX_Development_doc.pdf:
	* doc/MIX_Development_doc.tex:
	* doc/MIX_Userreference.pdf:
	* doc/MIX_Userreference.tex:
	* doc/Makefile:
	* doc/README:
	* doc/images/DataFlow.jpg:
	* doc/images/gen_2.jpg:
	* doc/images/gen_it.jpg:
	* doc/images/macro.jpg:
	* doc/images/macro_out.jpg:
	* doc/images/mix_a-e-e.jpg:
	* doc/images/mix_chip-e-rtl-a.jpg:
	* doc/images/mix_conn_sheet.jpg:
	* doc/images/mix_files.jpg:
	* doc/images/mix_generic_chip.jpg:
	* doc/images/mix_hier_sheet.jpg:
	* doc/images/mix_in.jpg:
	* doc/images/mix_intro-wig.jpg:
	* doc/images/mix_io_sheet.jpg:
	* doc/images/mix_iocell.jpg:
	* doc/images/mix_out.jpg:
	* doc/images/mix_simple_0.jpg:
	* doc/images/mix_simple_1.jpg:
	* doc/images/mix_simple_2.jpg:
	* doc/images/mix_simple_cmd.jpg:
	* doc/images/mix_simple_inst.jpg:
	* doc/images/mix_table0.jpg:
	* doc/images/mix_table1.jpg:
	* lib/perl/Archive/Zip.pm:
	* lib/perl/IO/Scalar.pm:
	* lib/perl/IO/WrapTie.pm:
	* lib/perl/Micronas/MixChecker.pm:
	* lib/perl/Micronas/MixParser.pm:
	* lib/perl/Micronas/MixParser.pm:
	* lib/perl/Micronas/MixUtils.pm:
	* lib/perl/Micronas/MixUtils.pm:
	* lib/perl/Micronas/MixUtils/IO.pm:
	* lib/perl/Micronas/MixUtils/IO.pm:
	* lib/perl/Micronas/MixUtils/IO.pm:
	* lib/perl/Micronas/MixWriter.pm:
	* lib/perl/OLE/Storage_Lite.pm:
	* lib/perl/Spreadsheet/ParseExcel.pm:
	* lib/perl/Spreadsheet/ParseExcel/FmtDefault.pm:
	* lib/perl/Spreadsheet/ParseExcel/Utility.pm:
	* lib/perl/Spreadsheet/WriteExcel.pm:
	* lib/perl/Spreadsheet/WriteExcel/BIFFwriter.pm:
	* lib/perl/Spreadsheet/WriteExcel/Format.pm:
	* lib/perl/Spreadsheet/WriteExcel/Formula.pm:
	* lib/perl/Spreadsheet/WriteExcel/OLEwriter.pm:
	* lib/perl/Spreadsheet/WriteExcel/Workbook.pm:
	* lib/perl/Spreadsheet/WriteExcel/Worksheet.pm:
	* lib/perl/ooolib.pm:
	* mix_0.pl:
	* test/MixTest.pl:
	* test/csv_input/VGCA_IO.csv:
	* test/csv_input/autoopen-mixed.csv:
	* test/csv_input/autoopen.csv:
	* test/csv_input/bitsplice.csv:
	* test/csv_input/bitsplice/A_CLK-e.vhd:
	* test/csv_input/bitsplice/A_CLK-rtl-a.vhd:
	* test/csv_input/bitsplice/bitsplice-c.vhd:
	* test/csv_input/bitsplice/bitsplice-mixed.csv:
	* test/csv_input/bitsplice/bitsplice-t.out:
	* test/csv_input/bitsplice/bitsplice-t.out.0:
	* test/csv_input/bitsplice/bitsplice.pld:
	* test/csv_input/bitsplice/bitsplice.sws:
	* test/csv_input/bitsplice/bitsplice2.sws:
	* test/csv_input/bitsplice/ddrv4-e.vhd:
	* test/csv_input/bitsplice/ddrv4-rtl-a.vhd:
	* test/csv_input/bitsplice/init-t.out:
	* test/csv_input/bitsplice/inst_a_e-e.vhd:
	* test/csv_input/bitsplice/inst_a_e-rtl-a.vhd:
	* test/csv_input/bitsplice/inst_a_e.v:
	* test/csv_input/bitsplice/inst_a_e.v.diff:
	* test/csv_input/bitsplice/inst_b_e-e.vhd:
	* test/csv_input/bitsplice/inst_b_e-rtl-a.vhd:
	* test/csv_input/bitsplice/inst_b_e.v:
	* test/csv_input/bitsplice/inst_b_e.v.diff:
	* test/csv_input/bitsplice/inst_e_e-e.vhd:
	* test/csv_input/bitsplice/inst_e_e-rtl-a.vhd:
	* test/csv_input/bitsplice/inst_e_e.v:
	* test/csv_input/bitsplice/inst_e_e.v.diff:
	* test/csv_input/bitsplice/inst_ea_e-e.vhd:
	* test/csv_input/bitsplice/inst_ea_e-rtl-a.vhd:
	* test/csv_input/bitsplice/inst_ea_e.v:
	* test/csv_input/bitsplice/inst_ea_e.v.diff:
	* test/csv_input/bitsplice/inst_eb_e-e.vhd:
	* test/csv_input/bitsplice/inst_eb_e-rtl-a.vhd:
	* test/csv_input/bitsplice/inst_eb_e.v:
	* test/csv_input/bitsplice/inst_eb_e.v.diff:
	* test/csv_input/bitsplice/inst_ec_e-e.vhd:
	* test/csv_input/bitsplice/inst_ec_e-rtl-a.vhd:
	* test/csv_input/bitsplice/inst_ec_e.v:
	* test/csv_input/bitsplice/inst_ec_e.v.diff:
	* test/csv_input/bitsplice/inst_ed_e-e.vhd:
	* test/csv_input/bitsplice/inst_ed_e-rtl-a.vhd:
	* test/csv_input/bitsplice/inst_ed_e.v:
	* test/csv_input/bitsplice/inst_ed_e.v.diff:
	* test/csv_input/bitsplice/inst_t_e-e.vhd:
	* test/csv_input/bitsplice/inst_t_e-rtl-a.vhd:
	* test/csv_input/bitsplice/inst_t_e.v:
	* test/csv_input/bitsplice/inst_t_e.v.diff:
	* test/csv_input/bitsplice/mix.cfg:
	* test/csv_input/bitsplice/mix_0.pl.out:
	* test/csv_input/bitsplice/verilog/bitsplice-c.vhd:
	* test/csv_input/bitsplice/verilog/bitsplice-c.vhd.diff:
	* test/csv_input/bitsplice/verilog/bitsplice-mixed.csv:
	* test/csv_input/bitsplice/verilog/bitsplice-t.out:
	* test/csv_input/bitsplice/verilog/bitsplice-t.out.0:
	* test/csv_input/bitsplice/verilog/bitsplice.pld:
	* test/csv_input/bitsplice/verilog/init-t.out:
	* test/csv_input/bitsplice/verilog/inst_a_e.v:
	* test/csv_input/bitsplice/verilog/inst_a_e.v.diff:
	* test/csv_input/bitsplice/verilog/inst_b_e.v:
	* test/csv_input/bitsplice/verilog/inst_e_e.v:
	* test/csv_input/bitsplice/verilog/inst_e_e.v.diff:
	* test/csv_input/bitsplice/verilog/inst_ea_e.v:
	* test/csv_input/bitsplice/verilog/inst_ea_e.v.diff:
	* test/csv_input/bitsplice/verilog/inst_eb_e.v:
	* test/csv_input/bitsplice/verilog/inst_ec_e.v:
	* test/csv_input/bitsplice/verilog/inst_ed_e.v:
	* test/csv_input/bitsplice/verilog/inst_t_e.v:
	* test/csv_input/bitsplice/verilog/mix.cfg:
	* test/csv_input/bitsplice/verilog/mix_0.pl.out:
	* test/csv_input/bug20030516.csv:
	* test/csv_input/case.csv:
	* test/csv_input/case/INST_AA_e-e.vhd:
	* test/csv_input/case/INST_AA_e-rtl-a.vhd:
	* test/csv_input/case/INST_AB_e-e.vhd:
	* test/csv_input/case/INST_AB_e-e.vhd.diff:
	* test/csv_input/case/INST_AB_e-rtl-a.vhd:
	* test/csv_input/case/INST_AB_e-rtl-a.vhd.diff:
	* test/csv_input/case/case-a.vhd:
	* test/csv_input/case/case-c.vhd:
	* test/csv_input/case/case-e.vhd:
	* test/csv_input/case/case-t.out:
	* test/csv_input/case/case-t.out.0:
	* test/csv_input/case/case.pld:
	* test/csv_input/case/init-t.out:
	* test/csv_input/case/inst_A_e-e.vhd:
	* test/csv_input/case/inst_A_e-e.vhd.diff:
	* test/csv_input/case/inst_A_e-rtl-a.vhd:
	* test/csv_input/case/inst_A_e-rtl-a.vhd.diff:
	* test/csv_input/case/inst_aa_e.v:
	* test/csv_input/case/inst_aa_e.v.diff:
	* test/csv_input/case/inst_ac_e-e.vhd:
	* test/csv_input/case/inst_ac_e-rtl-a.vhd:
	* test/csv_input/case/inst_b_e-e.vhd:
	* test/csv_input/case/inst_b_e-rtl-a.vhd:
	* test/csv_input/case/inst_t_e-e.vhd:
	* test/csv_input/case/inst_t_e-rtl-a.vhd:
	* test/csv_input/case/mix.cfg:
	* test/csv_input/case/mix_0.pl.out:
	* test/csv_input/conf.csv:
	* test/csv_input/conf/conf-a.vhd:
	* test/csv_input/conf/conf-c.vhd:
	* test/csv_input/conf/conf-e.vhd:
	* test/csv_input/conf/conf-mixed.csv:
	* test/csv_input/conf/conf-t.out:
	* test/csv_input/conf/conf-t.out.0:
	* test/csv_input/conf/conf.pld:
	* test/csv_input/conf/ent_a.vhd:
	* test/csv_input/conf/ent_a.vhd.diff:
	* test/csv_input/conf/ent_aa.v:
	* test/csv_input/conf/ent_ab.v:
	* test/csv_input/conf/ent_ac.v:
	* test/csv_input/conf/ent_ad.vhd:
	* test/csv_input/conf/ent_ad.vhd.diff:
	* test/csv_input/conf/ent_ae.v:
	* test/csv_input/conf/ent_b.v:
	* test/csv_input/conf/ent_ba.v:
	* test/csv_input/conf/ent_bb.v:
	* test/csv_input/conf/ent_t.vhd:
	* test/csv_input/conf/ent_t.vhd.diff:
	* test/csv_input/conf/init-t.out:
	* test/csv_input/conf/mix.cfg:
	* test/csv_input/conf/mix_0.pl.out:
	* test/csv_input/configuration.csv:
	* test/csv_input/configuration/configuration-a.vhd:
	* test/csv_input/configuration/configuration-c.vhd:
	* test/csv_input/configuration/configuration-e.vhd:
	* test/csv_input/configuration/configuration-mixed.csv:
	* test/csv_input/configuration/configuration-t.out:
	* test/csv_input/configuration/configuration-t.out.0:
	* test/csv_input/configuration/configuration.pld:
	* test/csv_input/configuration/ent_a-e.vhd:
	* test/csv_input/configuration/ent_a-rtl-a.vhd:
	* test/csv_input/configuration/ent_a-rtl-conf-c.vhd:
	* test/csv_input/configuration/ent_b-e.vhd:
	* test/csv_input/configuration/ent_b-rtl-a.vhd:
	* test/csv_input/configuration/ent_b-rtl-conf-c.vhd:
	* test/csv_input/configuration/ent_t-e.vhd:
	* test/csv_input/configuration/ent_t-rtl-a.vhd:
	* test/csv_input/configuration/ent_t-rtl-conf-c.vhd:
	* test/csv_input/configuration/mix.cfg:
	* test/csv_input/configuration/mix_0.pl.out:
	* test/csv_input/constant.csv:
	* test/csv_input/constant/constant-c.vhd:
	* test/csv_input/constant/constant-mixed.csv:
	* test/csv_input/constant/constant-t.out:
	* test/csv_input/constant/constant-t.out.0:
	* test/csv_input/constant/constant.pld:
	* test/csv_input/constant/inst_a_e-e.vhd:
	* test/csv_input/constant/inst_a_e-rtl-a.vhd:
	* test/csv_input/constant/inst_aa_e-e.vhd:
	* test/csv_input/constant/inst_aa_e-rtl-a.vhd:
	* test/csv_input/constant/inst_ab_e-e.vhd:
	* test/csv_input/constant/inst_ab_e-rtl-a.vhd:
	* test/csv_input/constant/inst_ac_e-e.vhd:
	* test/csv_input/constant/inst_ac_e-rtl-a.vhd:
	* test/csv_input/constant/inst_ad_e-e.vhd:
	* test/csv_input/constant/inst_ad_e-rtl-a.vhd:
	* test/csv_input/constant/inst_ae_e-e.vhd:
	* test/csv_input/constant/inst_ae_e-rtl-a.vhd:
	* test/csv_input/constant/inst_e_e-e.vhd:
	* test/csv_input/constant/inst_e_e-rtl-a.vhd:
	* test/csv_input/constant/inst_ea_e-e.vhd:
	* test/csv_input/constant/inst_ea_e-rtl-a.vhd:
	* test/csv_input/constant/inst_t_e-e.vhd:
	* test/csv_input/constant/inst_t_e-rtl-a.vhd:
	* test/csv_input/constant/mix.cfg:
	* test/csv_input/constant/mix_0.pl.out:
	* test/csv_input/constant/t_constant.sws:
	* test/csv_input/constant/verilog/constant-a.vhd:
	* test/csv_input/constant/verilog/constant-c.vhd:
	* test/csv_input/constant/verilog/constant-e.vhd:
	* test/csv_input/constant/verilog/constant-mixed.csv:
	* test/csv_input/constant/verilog/constant-t.out:
	* test/csv_input/constant/verilog/constant-t.out.0:
	* test/csv_input/constant/verilog/constant.pld:
	* test/csv_input/constant/verilog/inst_a_e.v:
	* test/csv_input/constant/verilog/inst_aa_e.v:
	* test/csv_input/constant/verilog/inst_ab_e.v:
	* test/csv_input/constant/verilog/inst_ac_e.v:
	* test/csv_input/constant/verilog/inst_ad_e.v:
	* test/csv_input/constant/verilog/inst_ae_e.v:
	* test/csv_input/constant/verilog/inst_e_e.v:
	* test/csv_input/constant/verilog/inst_ea_e.v:
	* test/csv_input/constant/verilog/inst_t_e.v:
	* test/csv_input/constant/verilog/mix.cfg:
	* test/csv_input/constant/verilog/mix_0.pl.out:
	* test/csv_input/generic.csv:
	* test/csv_input/generic/generic-c.vhd:
	* test/csv_input/generic/generic-mixed.csv:
	* test/csv_input/generic/generic-t.out:
	* test/csv_input/generic/generic-t.out.0:
	* test/csv_input/generic/generic.pld:
	* test/csv_input/generic/inst_10_e-e.vhd:
	* test/csv_input/generic/inst_10_e-rtl-a.vhd:
	* test/csv_input/generic/inst_1_e-e.vhd:
	* test/csv_input/generic/inst_1_e-rtl-a.vhd:
	* test/csv_input/generic/inst_2_e-e.vhd:
	* test/csv_input/generic/inst_2_e-rtl-a.vhd:
	* test/csv_input/generic/inst_3_e-e.vhd:
	* test/csv_input/generic/inst_3_e-rtl-a.vhd:
	* test/csv_input/generic/inst_4_e-e.vhd:
	* test/csv_input/generic/inst_4_e-rtl-a.vhd:
	* test/csv_input/generic/inst_5_e-e.vhd:
	* test/csv_input/generic/inst_5_e-rtl-a.vhd:
	* test/csv_input/generic/inst_6_e-e.vhd:
	* test/csv_input/generic/inst_6_e-rtl-a.vhd:
	* test/csv_input/generic/inst_7_e-e.vhd:
	* test/csv_input/generic/inst_7_e-rtl-a.vhd:
	* test/csv_input/generic/inst_8_e-e.vhd:
	* test/csv_input/generic/inst_8_e-rtl-a.vhd:
	* test/csv_input/generic/inst_9_e-e.vhd:
	* test/csv_input/generic/inst_9_e-rtl-a.vhd:
	* test/csv_input/generic/inst_a_e-e.vhd:
	* test/csv_input/generic/inst_a_e-rtl-a.vhd:
	* test/csv_input/generic/inst_aa_e-e.vhd:
	* test/csv_input/generic/inst_aa_e-rtl-a.vhd:
	* test/csv_input/generic/inst_ab_e-e.vhd:
	* test/csv_input/generic/inst_ab_e-rtl-a.vhd:
	* test/csv_input/generic/inst_ac_e-e.vhd:
	* test/csv_input/generic/inst_ac_e-rtl-a.vhd:
	* test/csv_input/generic/inst_ad_e-e.vhd:
	* test/csv_input/generic/inst_ad_e-rtl-a.vhd:
	* test/csv_input/generic/inst_ae_e-e.vhd:
	* test/csv_input/generic/inst_ae_e-rtl-a.vhd:
	* test/csv_input/generic/inst_e_e-e.vhd:
	* test/csv_input/generic/inst_e_e-rtl-a.vhd:
	* test/csv_input/generic/inst_ea_e-e.vhd:
	* test/csv_input/generic/inst_ea_e-rtl-a.vhd:
	* test/csv_input/generic/inst_t_e-e.vhd:
	* test/csv_input/generic/inst_t_e-rtl-a.vhd:
	* test/csv_input/generic/mix.cfg:
	* test/csv_input/generic/mix_0.pl.out:
	* test/csv_input/generic/verilog/generic-a.vhd:
	* test/csv_input/generic/verilog/generic-c.vhd:
	* test/csv_input/generic/verilog/generic-e.vhd:
	* test/csv_input/generic/verilog/generic-mixed.csv:
	* test/csv_input/generic/verilog/generic-t.out:
	* test/csv_input/generic/verilog/generic-t.out.0:
	* test/csv_input/generic/verilog/generic.pld:
	* test/csv_input/generic/verilog/inst_10_e.v:
	* test/csv_input/generic/verilog/inst_1_e.v:
	* test/csv_input/generic/verilog/inst_2_e.v:
	* test/csv_input/generic/verilog/inst_3_e.v:
	* test/csv_input/generic/verilog/inst_4_e.v:
	* test/csv_input/generic/verilog/inst_5_e.v:
	* test/csv_input/generic/verilog/inst_6_e.v:
	* test/csv_input/generic/verilog/inst_7_e.v:
	* test/csv_input/generic/verilog/inst_8_e.v:
	* test/csv_input/generic/verilog/inst_9_e.v:
	* test/csv_input/generic/verilog/inst_a_e.v:
	* test/csv_input/generic/verilog/inst_aa_e.v:
	* test/csv_input/generic/verilog/inst_ab_e.v:
	* test/csv_input/generic/verilog/inst_ac_e.v:
	* test/csv_input/generic/verilog/inst_ad_e.v:
	* test/csv_input/generic/verilog/inst_ae_e.v:
	* test/csv_input/generic/verilog/inst_e_e.v:
	* test/csv_input/generic/verilog/inst_ea_e.v:
	* test/csv_input/generic/verilog/inst_t_e.v:
	* test/csv_input/generic/verilog/mix.cfg:
	* test/csv_input/generic/verilog/mix_0.pl.out:
	* test/csv_input/genwidth.csv:
	* test/csv_input/genwidth/genwidth-a.vhd:
	* test/csv_input/genwidth/genwidth-c.vhd:
	* test/csv_input/genwidth/genwidth-e.vhd:
	* test/csv_input/genwidth/genwidth-mixed.csv:
	* test/csv_input/genwidth/genwidth-t.out:
	* test/csv_input/genwidth/genwidth-t.out.0:
	* test/csv_input/genwidth/genwidth.pld:
	* test/csv_input/genwidth/inst_a_e-e.vhd:
	* test/csv_input/genwidth/inst_a_e-rtl-a.vhd:
	* test/csv_input/genwidth/inst_a_e-rtl-conf-c.vhd:
	* test/csv_input/genwidth/inst_aa_e-e.vhd:
	* test/csv_input/genwidth/inst_ab_e-e.vhd:
	* test/csv_input/genwidth/mix.cfg:
	* test/csv_input/genwidth/mix_0.pl.out:
	* test/csv_input/genwidth/verilog/genwidth-a.vhd:
	* test/csv_input/genwidth/verilog/genwidth-c.vhd:
	* test/csv_input/genwidth/verilog/genwidth-e.vhd:
	* test/csv_input/genwidth/verilog/genwidth-mixed.csv:
	* test/csv_input/genwidth/verilog/genwidth-t.out:
	* test/csv_input/genwidth/verilog/genwidth-t.out.0:
	* test/csv_input/genwidth/verilog/genwidth.pld:
	* test/csv_input/genwidth/verilog/inst_a_e.v:
	* test/csv_input/genwidth/verilog/mix.cfg:
	* test/csv_input/genwidth/verilog/mix_0.pl.out:
	* test/csv_input/highlow.csv:
	* test/csv_input/highlow/ent_a-e.vhd:
	* test/csv_input/highlow/ent_a-rtl-a.vhd:
	* test/csv_input/highlow/ent_b-e.vhd:
	* test/csv_input/highlow/ent_b-rtl-a.vhd:
	* test/csv_input/highlow/ent_t-e.vhd:
	* test/csv_input/highlow/ent_t-rtl-a.vhd:
	* test/csv_input/highlow/highlow-c.vhd:
	* test/csv_input/highlow/highlow-t.out:
	* test/csv_input/highlow/highlow-t.out.0:
	* test/csv_input/highlow/highlow.pld:
	* test/csv_input/highlow/mix.cfg:
	* test/csv_input/highlow/mix_0.pl.out:
	* test/csv_input/highlow/verilog/ent_a.v:
	* test/csv_input/highlow/verilog/ent_b.v:
	* test/csv_input/highlow/verilog/ent_t.v:
	* test/csv_input/highlow/verilog/highlow-a.vhd:
	* test/csv_input/highlow/verilog/highlow-c.vhd:
	* test/csv_input/highlow/verilog/highlow-e.vhd:
	* test/csv_input/highlow/verilog/highlow-t.out:
	* test/csv_input/highlow/verilog/highlow-t.out.0:
	* test/csv_input/highlow/verilog/highlow.pld:
	* test/csv_input/highlow/verilog/mix.cfg:
	* test/csv_input/highlow/verilog/mix_0.pl.out:
	* test/csv_input/init/ddrv4-e.vhd:
	* test/csv_input/init/init-t.out:
	* test/csv_input/init/init-t.out.0:
	* test/csv_input/init/init-target.xls:
	* test/csv_input/init/init.bat:
	* test/csv_input/init/init.xls:
	* test/csv_input/init/inst_aa_e-e.vhd:
	* test/csv_input/init/mix_0.pl.out:
	* test/csv_input/io.csv:
	* test/csv_input/io/inst_a_e-e.vhd:
	* test/csv_input/io/inst_a_e-rtl-a.vhd:
	* test/csv_input/io/inst_a_e-rtl-conf-c.vhd:
	* test/csv_input/io/inst_aa_e-e.vhd:
	* test/csv_input/io/inst_aa_e-rtl-a.vhd:
	* test/csv_input/io/inst_aa_e-rtl-conf-c.vhd:
	* test/csv_input/io/inst_ab_e-e.vhd:
	* test/csv_input/io/inst_ab_e-rtl-a.vhd:
	* test/csv_input/io/inst_ab_e-rtl-conf-c.vhd:
	* test/csv_input/io/inst_ac_e-e.vhd:
	* test/csv_input/io/inst_ac_e-rtl-a.vhd:
	* test/csv_input/io/inst_ac_e-rtl-conf-c.vhd:
	* test/csv_input/io/inst_t_e-e.vhd:
	* test/csv_input/io/inst_t_e-rtl-a.vhd:
	* test/csv_input/io/inst_t_e-rtl-conf-c.vhd:
	* test/csv_input/io/io-mixed.xls:
	* test/csv_input/io/io-t.out:
	* test/csv_input/io/io-t.out.0:
	* test/csv_input/io/io.pld:
	* test/csv_input/io/mix.cfg:
	* test/csv_input/io/mix_0.pl.out:
	* test/csv_input/io/verilog/inst_a_e.v:
	* test/csv_input/io/verilog/inst_aa_e.v:
	* test/csv_input/io/verilog/inst_ab_e.v:
	* test/csv_input/io/verilog/inst_ac_e.v:
	* test/csv_input/io/verilog/inst_t_e.v:
	* test/csv_input/io/verilog/io-a.vhd:
	* test/csv_input/io/verilog/io-c.vhd:
	* test/csv_input/io/verilog/io-e.vhd:
	* test/csv_input/io/verilog/io-mixed.xls:
	* test/csv_input/io/verilog/io-t.out:
	* test/csv_input/io/verilog/io-t.out.0:
	* test/csv_input/io/verilog/io.pld:
	* test/csv_input/io/verilog/mix.cfg:
	* test/csv_input/io/verilog/mix_0.pl.out:
	* test/csv_input/macro.csv:
	* test/csv_input/macro/inst_10_e-e.vhd:
	* test/csv_input/macro/inst_10_e-rtl-a.vhd:
	* test/csv_input/macro/inst_10_e-rtl-conf-c.vhd:
	* test/csv_input/macro/inst_1_e-e.vhd:
	* test/csv_input/macro/inst_1_e-rtl-a.vhd:
	* test/csv_input/macro/inst_1_e-rtl-conf-c.vhd:
	* test/csv_input/macro/inst_2_e-e.vhd:
	* test/csv_input/macro/inst_2_e-rtl-a.vhd:
	* test/csv_input/macro/inst_2_e-rtl-conf-c.vhd:
	* test/csv_input/macro/inst_3_e-e.vhd:
	* test/csv_input/macro/inst_3_e-rtl-a.vhd:
	* test/csv_input/macro/inst_3_e-rtl-conf-c.vhd:
	* test/csv_input/macro/inst_4_e-e.vhd:
	* test/csv_input/macro/inst_4_e-rtl-a.vhd:
	* test/csv_input/macro/inst_4_e-rtl-conf-c.vhd:
	* test/csv_input/macro/inst_5_e-e.vhd:
	* test/csv_input/macro/inst_5_e-rtl-a.vhd:
	* test/csv_input/macro/inst_5_e-rtl-conf-c.vhd:
	* test/csv_input/macro/inst_6_e-e.vhd:
	* test/csv_input/macro/inst_6_e-rtl-a.vhd:
	* test/csv_input/macro/inst_6_e-rtl-conf-c.vhd:
	* test/csv_input/macro/inst_7_e-e.vhd:
	* test/csv_input/macro/inst_7_e-rtl-a.vhd:
	* test/csv_input/macro/inst_7_e-rtl-conf-c.vhd:
	* test/csv_input/macro/inst_8_e-e.vhd:
	* test/csv_input/macro/inst_8_e-rtl-a.vhd:
	* test/csv_input/macro/inst_8_e-rtl-conf-c.vhd:
	* test/csv_input/macro/inst_9_e-e.vhd:
	* test/csv_input/macro/inst_9_e-rtl-a.vhd:
	* test/csv_input/macro/inst_9_e-rtl-conf-c.vhd:
	* test/csv_input/macro/inst_a_e-e.vhd:
	* test/csv_input/macro/inst_a_e-rtl-a.vhd:
	* test/csv_input/macro/inst_a_e-rtl-conf-c.vhd:
	* test/csv_input/macro/inst_b_e-e.vhd:
	* test/csv_input/macro/inst_b_e-rtl-a.vhd:
	* test/csv_input/macro/inst_b_e-rtl-conf-c.vhd:
	* test/csv_input/macro/inst_k1_k2_e-c.vhd:
	* test/csv_input/macro/inst_k1_k2_e-e.vhd:
	* test/csv_input/macro/inst_k1_k2_e-rtl-a.vhd:
	* test/csv_input/macro/inst_k1_k4_e-c.vhd:
	* test/csv_input/macro/inst_k1_k4_e-e.vhd:
	* test/csv_input/macro/inst_k1_k4_e-rtl-a.vhd:
	* test/csv_input/macro/inst_k3_k2_e-c.vhd:
	* test/csv_input/macro/inst_k3_k2_e-e.vhd:
	* test/csv_input/macro/inst_k3_k2_e-rtl-a.vhd:
	* test/csv_input/macro/inst_k3_k4_e-c.vhd:
	* test/csv_input/macro/inst_k3_k4_e-e.vhd:
	* test/csv_input/macro/inst_k3_k4_e-rtl-a.vhd:
	* test/csv_input/macro/inst_ok_10_e-c.vhd:
	* test/csv_input/macro/inst_ok_10_e-e.vhd:
	* test/csv_input/macro/inst_ok_10_e-rtl-a.vhd:
	* test/csv_input/macro/inst_ok_1_e-c.vhd:
	* test/csv_input/macro/inst_ok_1_e-e.vhd:
	* test/csv_input/macro/inst_ok_1_e-rtl-a.vhd:
	* test/csv_input/macro/inst_ok_2_e-c.vhd:
	* test/csv_input/macro/inst_ok_2_e-e.vhd:
	* test/csv_input/macro/inst_ok_2_e-rtl-a.vhd:
	* test/csv_input/macro/inst_ok_3_e-c.vhd:
	* test/csv_input/macro/inst_ok_3_e-e.vhd:
	* test/csv_input/macro/inst_ok_3_e-rtl-a.vhd:
	* test/csv_input/macro/inst_ok_4_e-c.vhd:
	* test/csv_input/macro/inst_ok_4_e-e.vhd:
	* test/csv_input/macro/inst_ok_4_e-rtl-a.vhd:
	* test/csv_input/macro/inst_ok_5_e-c.vhd:
	* test/csv_input/macro/inst_ok_5_e-e.vhd:
	* test/csv_input/macro/inst_ok_5_e-rtl-a.vhd:
	* test/csv_input/macro/inst_ok_6_e-c.vhd:
	* test/csv_input/macro/inst_ok_6_e-e.vhd:
	* test/csv_input/macro/inst_ok_6_e-rtl-a.vhd:
	* test/csv_input/macro/inst_ok_7_e-c.vhd:
	* test/csv_input/macro/inst_ok_7_e-e.vhd:
	* test/csv_input/macro/inst_ok_7_e-rtl-a.vhd:
	* test/csv_input/macro/inst_ok_8_e-c.vhd:
	* test/csv_input/macro/inst_ok_8_e-e.vhd:
	* test/csv_input/macro/inst_ok_8_e-rtl-a.vhd:
	* test/csv_input/macro/inst_ok_9_e-c.vhd:
	* test/csv_input/macro/inst_ok_9_e-e.vhd:
	* test/csv_input/macro/inst_ok_9_e-rtl-a.vhd:
	* test/csv_input/macro/inst_shadow_10_e-c.vhd:
	* test/csv_input/macro/inst_shadow_10_e-e.vhd:
	* test/csv_input/macro/inst_shadow_10_e-rtl-a.vhd:
	* test/csv_input/macro/inst_shadow_1_e-c.vhd:
	* test/csv_input/macro/inst_shadow_1_e-e.vhd:
	* test/csv_input/macro/inst_shadow_1_e-rtl-a.vhd:
	* test/csv_input/macro/inst_shadow_2_e-c.vhd:
	* test/csv_input/macro/inst_shadow_2_e-e.vhd:
	* test/csv_input/macro/inst_shadow_2_e-rtl-a.vhd:
	* test/csv_input/macro/inst_shadow_3_e-c.vhd:
	* test/csv_input/macro/inst_shadow_3_e-e.vhd:
	* test/csv_input/macro/inst_shadow_3_e-rtl-a.vhd:
	* test/csv_input/macro/inst_shadow_4_e-c.vhd:
	* test/csv_input/macro/inst_shadow_4_e-e.vhd:
	* test/csv_input/macro/inst_shadow_4_e-rtl-a.vhd:
	* test/csv_input/macro/inst_shadow_5_e-c.vhd:
	* test/csv_input/macro/inst_shadow_5_e-e.vhd:
	* test/csv_input/macro/inst_shadow_5_e-rtl-a.vhd:
	* test/csv_input/macro/inst_shadow_6_e-c.vhd:
	* test/csv_input/macro/inst_shadow_6_e-e.vhd:
	* test/csv_input/macro/inst_shadow_6_e-rtl-a.vhd:
	* test/csv_input/macro/inst_shadow_7_e-c.vhd:
	* test/csv_input/macro/inst_shadow_7_e-e.vhd:
	* test/csv_input/macro/inst_shadow_7_e-rtl-a.vhd:
	* test/csv_input/macro/inst_shadow_8_e-c.vhd:
	* test/csv_input/macro/inst_shadow_8_e-e.vhd:
	* test/csv_input/macro/inst_shadow_8_e-rtl-a.vhd:
	* test/csv_input/macro/inst_shadow_9_e-c.vhd:
	* test/csv_input/macro/inst_shadow_9_e-e.vhd:
	* test/csv_input/macro/inst_shadow_9_e-rtl-a.vhd:
	* test/csv_input/macro/inst_shadow_a_e-c.vhd:
	* test/csv_input/macro/inst_shadow_a_e-e.vhd:
	* test/csv_input/macro/inst_shadow_a_e-rtl-a.vhd:
	* test/csv_input/macro/inst_shadow_b_e-c.vhd:
	* test/csv_input/macro/inst_shadow_b_e-e.vhd:
	* test/csv_input/macro/inst_shadow_b_e-rtl-a.vhd:
	* test/csv_input/macro/inst_shadow_k1_k2_e-c.vhd:
	* test/csv_input/macro/inst_shadow_k1_k2_e-e.vhd:
	* test/csv_input/macro/inst_shadow_k1_k2_e-rtl-a.vhd:
	* test/csv_input/macro/inst_shadow_k1_k4_e-c.vhd:
	* test/csv_input/macro/inst_shadow_k1_k4_e-e.vhd:
	* test/csv_input/macro/inst_shadow_k1_k4_e-rtl-a.vhd:
	* test/csv_input/macro/inst_shadow_k3_k2_e-c.vhd:
	* test/csv_input/macro/inst_shadow_k3_k2_e-e.vhd:
	* test/csv_input/macro/inst_shadow_k3_k2_e-rtl-a.vhd:
	* test/csv_input/macro/inst_shadow_k3_k4_e-c.vhd:
	* test/csv_input/macro/inst_shadow_k3_k4_e-e.vhd:
	* test/csv_input/macro/inst_shadow_k3_k4_e-rtl-a.vhd:
	* test/csv_input/macro/inst_shadow_t_e-c.vhd:
	* test/csv_input/macro/inst_shadow_t_e-e.vhd:
	* test/csv_input/macro/inst_shadow_t_e-rtl-a.vhd:
	* test/csv_input/macro/inst_t_e-e.vhd:
	* test/csv_input/macro/inst_t_e-rtl-a.vhd:
	* test/csv_input/macro/inst_t_e-rtl-conf-c.vhd:
	* test/csv_input/macro/macro-a.vhd:
	* test/csv_input/macro/macro-c.vhd:
	* test/csv_input/macro/macro-e.vhd:
	* test/csv_input/macro/macro-t.out:
	* test/csv_input/macro/macro-t.out.0:
	* test/csv_input/macro/macro.pld:
	* test/csv_input/macro/mix.cfg:
	* test/csv_input/macro/mix_0.pl.out:
	* test/csv_input/mde_tests.csv:
	* test/csv_input/mde_tests/conn_nreset/conn_nreset.sws:
	* test/csv_input/mde_tests/conn_nreset/inst_a_e-e.vhd:
	* test/csv_input/mde_tests/conn_nreset/inst_a_e-rtl-a.vhd:
	* test/csv_input/mde_tests/conn_nreset/inst_b_e-e.vhd:
	* test/csv_input/mde_tests/conn_nreset/inst_b_e-rtl-a.vhd:
	* test/csv_input/mde_tests/conn_nreset/inst_c_e-e.vhd:
	* test/csv_input/mde_tests/conn_nreset/inst_c_e-rtl-a.vhd:
	* test/csv_input/mde_tests/conn_nreset/inst_d_e-e.vhd:
	* test/csv_input/mde_tests/conn_nreset/inst_d_e-rtl-a.vhd:
	* test/csv_input/mde_tests/conn_nreset/inst_e_e-e.vhd:
	* test/csv_input/mde_tests/conn_nreset/inst_e_e-rtl-a.vhd:
	* test/csv_input/mde_tests/conn_nreset/inst_ea_e-e.vhd:
	* test/csv_input/mde_tests/conn_nreset/inst_ea_e-rtl-a.vhd:
	* test/csv_input/mde_tests/conn_nreset/inst_eaa_e-e.vhd:
	* test/csv_input/mde_tests/conn_nreset/inst_eaa_e-rtl-a.vhd:
	* test/csv_input/mde_tests/conn_nreset/inst_eab_e.v:
	* test/csv_input/mde_tests/conn_nreset/inst_eac_e.v:
	* test/csv_input/mde_tests/conn_nreset/inst_eb_e-e.vhd:
	* test/csv_input/mde_tests/conn_nreset/inst_eb_e-rtl-a.vhd:
	* test/csv_input/mde_tests/conn_nreset/inst_eba_e-e.vhd:
	* test/csv_input/mde_tests/conn_nreset/inst_eba_e-rtl-a.vhd:
	* test/csv_input/mde_tests/conn_nreset/inst_ebb_e-e.vhd:
	* test/csv_input/mde_tests/conn_nreset/inst_ebb_e-rtl-a.vhd:
	* test/csv_input/mde_tests/conn_nreset/inst_ebc_e.v:
	* test/csv_input/mde_tests/conn_nreset/inst_ec_e-e.vhd:
	* test/csv_input/mde_tests/conn_nreset/inst_ec_e-rtl-a.vhd:
	* test/csv_input/mde_tests/conn_nreset/inst_eca_e.v:
	* test/csv_input/mde_tests/conn_nreset/inst_ecb_e.v:
	* test/csv_input/mde_tests/conn_nreset/inst_ecc_e.v:
	* test/csv_input/mde_tests/conn_nreset/inst_ed_e-e.vhd:
	* test/csv_input/mde_tests/conn_nreset/inst_ed_e-rtl-a.vhd:
	* test/csv_input/mde_tests/conn_nreset/inst_eda_e.v:
	* test/csv_input/mde_tests/conn_nreset/inst_edb_e.v:
	* test/csv_input/mde_tests/conn_nreset/inst_ee_e.v:
	* test/csv_input/mde_tests/conn_nreset/inst_ef_e.v:
	* test/csv_input/mde_tests/conn_nreset/inst_eg_e.v:
	* test/csv_input/mde_tests/conn_nreset/inst_t_e-e.vhd:
	* test/csv_input/mde_tests/conn_nreset/inst_t_e-rtl-a.vhd:
	* test/csv_input/mde_tests/conn_nreset/mde_tests-c.vhd:
	* test/csv_input/mde_tests/conn_nreset/mde_tests-mixed.sxc:
	* test/csv_input/mde_tests/conn_nreset/mde_tests-mixed.xls:
	* test/csv_input/mde_tests/conn_nreset/mde_tests-t.out:
	* test/csv_input/mde_tests/conn_nreset/mde_tests-t.out.0:
	* test/csv_input/mde_tests/conn_nreset/mde_tests.pld:
	* test/csv_input/mde_tests/conn_nreset/mix.cfg:
	* test/csv_input/mde_tests/conn_nreset/mix_0.pl.out:
	* test/csv_input/mde_tests/nreset2/inst_a_e-e.vhd:
	* test/csv_input/mde_tests/nreset2/inst_a_e-rtl-a.vhd:
	* test/csv_input/mde_tests/nreset2/inst_a_e-rtl-conf-c.vhd:
	* test/csv_input/mde_tests/nreset2/inst_b_e-e.vhd:
	* test/csv_input/mde_tests/nreset2/inst_b_e-rtl-a.vhd:
	* test/csv_input/mde_tests/nreset2/inst_b_e-rtl-conf-c.vhd:
	* test/csv_input/mde_tests/nreset2/inst_c_e-e.vhd:
	* test/csv_input/mde_tests/nreset2/inst_c_e-rtl-a.vhd:
	* test/csv_input/mde_tests/nreset2/inst_c_e-rtl-conf-c.vhd:
	* test/csv_input/mde_tests/nreset2/inst_d_e-e.vhd:
	* test/csv_input/mde_tests/nreset2/inst_d_e-rtl-a.vhd:
	* test/csv_input/mde_tests/nreset2/inst_d_e-rtl-conf-c.vhd:
	* test/csv_input/mde_tests/nreset2/inst_e_e-e.vhd:
	* test/csv_input/mde_tests/nreset2/inst_e_e-rtl-a.vhd:
	* test/csv_input/mde_tests/nreset2/inst_e_e-rtl-conf-c.vhd:
	* test/csv_input/mde_tests/nreset2/inst_ea_e-e.vhd:
	* test/csv_input/mde_tests/nreset2/inst_ea_e-rtl-a.vhd:
	* test/csv_input/mde_tests/nreset2/inst_ea_e-rtl-conf-c.vhd:
	* test/csv_input/mde_tests/nreset2/inst_eaa_e-e.vhd:
	* test/csv_input/mde_tests/nreset2/inst_eaa_e-rtl-a.vhd:
	* test/csv_input/mde_tests/nreset2/inst_eaa_e-rtl-conf-c.vhd:
	* test/csv_input/mde_tests/nreset2/inst_eab_e.v:
	* test/csv_input/mde_tests/nreset2/inst_eac_e.v:
	* test/csv_input/mde_tests/nreset2/inst_eb_e-e.vhd:
	* test/csv_input/mde_tests/nreset2/inst_eb_e-rtl-a.vhd:
	* test/csv_input/mde_tests/nreset2/inst_eb_e-rtl-conf-c.vhd:
	* test/csv_input/mde_tests/nreset2/inst_eba_e-e.vhd:
	* test/csv_input/mde_tests/nreset2/inst_eba_e-rtl-a.vhd:
	* test/csv_input/mde_tests/nreset2/inst_eba_e-rtl-conf-c.vhd:
	* test/csv_input/mde_tests/nreset2/inst_ebb_e-e.vhd:
	* test/csv_input/mde_tests/nreset2/inst_ebb_e-rtl-a.vhd:
	* test/csv_input/mde_tests/nreset2/inst_ebb_e-rtl-conf-c.vhd:
	* test/csv_input/mde_tests/nreset2/inst_ebc_e.v:
	* test/csv_input/mde_tests/nreset2/inst_ec_e-e.vhd:
	* test/csv_input/mde_tests/nreset2/inst_ec_e-rtl-a.vhd:
	* test/csv_input/mde_tests/nreset2/inst_ec_e-rtl-conf-c.vhd:
	* test/csv_input/mde_tests/nreset2/inst_eca_e.v:
	* test/csv_input/mde_tests/nreset2/inst_ecb_e.v:
	* test/csv_input/mde_tests/nreset2/inst_ecc_e.v:
	* test/csv_input/mde_tests/nreset2/inst_ed_e-e.vhd:
	* test/csv_input/mde_tests/nreset2/inst_ed_e-rtl-a.vhd:
	* test/csv_input/mde_tests/nreset2/inst_ed_e-rtl-conf-c.vhd:
	* test/csv_input/mde_tests/nreset2/inst_eda_e.v:
	* test/csv_input/mde_tests/nreset2/inst_edb_e.v:
	* test/csv_input/mde_tests/nreset2/inst_ee_e.v:
	* test/csv_input/mde_tests/nreset2/inst_ef_e.v:
	* test/csv_input/mde_tests/nreset2/inst_eg_e.v:
	* test/csv_input/mde_tests/nreset2/inst_t_e-e.vhd:
	* test/csv_input/mde_tests/nreset2/inst_t_e-rtl-a.vhd:
	* test/csv_input/mde_tests/nreset2/inst_t_e-rtl-conf-c.vhd:
	* test/csv_input/mde_tests/nreset2/mde_tests.pld:
	* test/csv_input/mde_tests/nreset2/mix.cfg:
	* test/csv_input/mde_tests/nreset2/mix_0.pl.out:
	* test/csv_input/mix_0.pl.out:
	* test/csv_input/nreset2.csv:
	* test/csv_input/nreset2/aou.v:
	* test/csv_input/nreset2/cgu.v:
	* test/csv_input/nreset2/cpu.v:
	* test/csv_input/nreset2/ema.v:
	* test/csv_input/nreset2/ga-e.vhd:
	* test/csv_input/nreset2/ga-rtl-a.vhd:
	* test/csv_input/nreset2/ga-rtl-conf-c.vhd:
	* test/csv_input/nreset2/i58_io_logic.v:
	* test/csv_input/nreset2/ifu_top.v:
	* test/csv_input/nreset2/mdec_core-e.vhd:
	* test/csv_input/nreset2/mdec_core-rtl-a.vhd:
	* test/csv_input/nreset2/mdec_core-rtl-conf-c.vhd:
	* test/csv_input/nreset2/mix.cfg:
	* test/csv_input/nreset2/mix_0.pl.out:
	* test/csv_input/nreset2/nreset2-a.vhd:
	* test/csv_input/nreset2/nreset2-c.vhd:
	* test/csv_input/nreset2/nreset2-e.vhd:
	* test/csv_input/nreset2/nreset2-t.out.0:
	* test/csv_input/nreset2/nreset2.pld:
	* test/csv_input/nreset2/pdu.v:
	* test/csv_input/nreset2/tsd_top.v:
	* test/csv_input/nreset2/vip-e.vhd:
	* test/csv_input/nreset2/vip-rtl-a.vhd:
	* test/csv_input/nreset2/vip-rtl-c0-c.vhd:
	* test/csv_input/nreset2/vo-e.vhd:
	* test/csv_input/nreset2/vo-rtl-a.vhd:
	* test/csv_input/nreset2/vo-rtl-conf-c.vhd:
	* test/csv_input/nreset2/vor-e.vhd:
	* test/csv_input/nreset2/vor-rtl-a.vhd:
	* test/csv_input/nreset2/vor-rtl-conf-c.vhd:
	* test/csv_input/open.csv:
	* test/csv_input/open/init-t.out:
	* test/csv_input/open/inst_a_e-e.vhd:
	* test/csv_input/open/inst_a_e-rtl-a.vhd:
	* test/csv_input/open/inst_a_e-rtl-conf-c.vhd:
	* test/csv_input/open/inst_b_e-e.vhd:
	* test/csv_input/open/inst_b_e-rtl-a.vhd:
	* test/csv_input/open/inst_b_e-rtl-conf-c.vhd:
	* test/csv_input/open/inst_t_e-e.vhd:
	* test/csv_input/open/inst_t_e-rtl-a.vhd:
	* test/csv_input/open/inst_t_e-rtl-conf-c.vhd:
	* test/csv_input/open/mix.cfg:
	* test/csv_input/open/mix_0.pl.out:
	* test/csv_input/open/open-t.out:
	* test/csv_input/open/open-t.out.0:
	* test/csv_input/open/open.pld:
	* test/csv_input/open/verilog/inst_t_e.v:
	* test/csv_input/open/verilog/mix.cfg:
	* test/csv_input/open/verilog/mix_0.pl.out:
	* test/csv_input/open/verilog/open-a.vhd:
	* test/csv_input/open/verilog/open-c.vhd:
	* test/csv_input/open/verilog/open-e.vhd:
	* test/csv_input/open/verilog/open-mixed.xls:
	* test/csv_input/open/verilog/open-t.out:
	* test/csv_input/open/verilog/open-t.out.0:
	* test/csv_input/open/verilog/open.pld:
	* test/csv_input/padio.csv:
	* test/csv_input/padio/a_clk-e.vhd:
	* test/csv_input/padio/a_clk-rtl-a.vhd:
	* test/csv_input/padio/bus/a_clk-e.vhd:
	* test/csv_input/padio/bus/a_clk-rtl-a.vhd:
	* test/csv_input/padio/bus/a_clk-rtl-conf-c.vhd:
	* test/csv_input/padio/bus/ddrv4-e.vhd:
	* test/csv_input/padio/bus/ddrv4-rtl-a.vhd:
	* test/csv_input/padio/bus/ddrv4-rtl-conf-c.vhd:
	* test/csv_input/padio/bus/init-t.out:
	* test/csv_input/padio/bus/ioblock0_e-conf-c.vhd:
	* test/csv_input/padio/bus/ioblock0_e-e.vhd:
	* test/csv_input/padio/bus/ioblock0_e-rtl-a.vhd:
	* test/csv_input/padio/bus/ioblock1_e-conf-c.vhd:
	* test/csv_input/padio/bus/ioblock1_e-e.vhd:
	* test/csv_input/padio/bus/ioblock1_e-rtl-a.vhd:
	* test/csv_input/padio/bus/ioblock3_e-conf-c.vhd:
	* test/csv_input/padio/bus/ioblock3_e-e.vhd:
	* test/csv_input/padio/bus/ioblock3_e-rtl-a.vhd:
	* test/csv_input/padio/bus/ios_e-conf-c.vhd:
	* test/csv_input/padio/bus/ios_e-e.vhd:
	* test/csv_input/padio/bus/ios_e-rtl-a.vhd:
	* test/csv_input/padio/bus/mix.cfg:
	* test/csv_input/padio/bus/mix_0.pl.out:
	* test/csv_input/padio/bus/pad_pads_e-conf-c.vhd:
	* test/csv_input/padio/bus/pad_pads_e-e.vhd:
	* test/csv_input/padio/bus/pad_pads_e-rtl-a.vhd:
	* test/csv_input/padio/bus/padio-a.vhd:
	* test/csv_input/padio/bus/padio-c.vhd:
	* test/csv_input/padio/bus/padio-e.vhd:
	* test/csv_input/padio/bus/padio-mixed.xls:
	* test/csv_input/padio/bus/padio-t.out:
	* test/csv_input/padio/bus/padio-t.out.0:
	* test/csv_input/padio/bus/padio.pld:
	* test/csv_input/padio/ddrv4-e.vhd:
	* test/csv_input/padio/ddrv4-rtl-a.vhd:
	* test/csv_input/padio/given/a_clk-e.vhd:
	* test/csv_input/padio/given/a_clk-rtl-a.vhd:
	* test/csv_input/padio/given/a_clk-rtl-conf-c.vhd:
	* test/csv_input/padio/given/ddrv4-e.vhd:
	* test/csv_input/padio/given/ddrv4-rtl-a.vhd:
	* test/csv_input/padio/given/ddrv4-rtl-conf-c.vhd:
	* test/csv_input/padio/given/init-t.out:
	* test/csv_input/padio/given/ioblock0_e-conf-c.vhd:
	* test/csv_input/padio/given/ioblock0_e-e.vhd:
	* test/csv_input/padio/given/ioblock0_e-rtl-a.vhd:
	* test/csv_input/padio/given/ioblock1_e-conf-c.vhd:
	* test/csv_input/padio/given/ioblock1_e-e.vhd:
	* test/csv_input/padio/given/ioblock1_e-rtl-a.vhd:
	* test/csv_input/padio/given/ioblock3_e-conf-c.vhd:
	* test/csv_input/padio/given/ioblock3_e-e.vhd:
	* test/csv_input/padio/given/ioblock3_e-rtl-a.vhd:
	* test/csv_input/padio/given/ios_e-conf-c.vhd:
	* test/csv_input/padio/given/ios_e-e.vhd:
	* test/csv_input/padio/given/ios_e-rtl-a.vhd:
	* test/csv_input/padio/given/mix.cfg:
	* test/csv_input/padio/given/mix_0.pl.out:
	* test/csv_input/padio/given/pad_pads_e-conf-c.vhd:
	* test/csv_input/padio/given/pad_pads_e-e.vhd:
	* test/csv_input/padio/given/pad_pads_e-rtl-a.vhd:
	* test/csv_input/padio/given/padio-a.vhd:
	* test/csv_input/padio/given/padio-c.vhd:
	* test/csv_input/padio/given/padio-e.vhd:
	* test/csv_input/padio/given/padio-mixed.xls:
	* test/csv_input/padio/given/padio-mixed.xls#:
	* test/csv_input/padio/given/padio-t.out:
	* test/csv_input/padio/given/padio-t.out.0:
	* test/csv_input/padio/given/padio.pld:
	* test/csv_input/padio/init-t.out:
	* test/csv_input/padio/ioblock0_e-e.vhd:
	* test/csv_input/padio/ioblock0_e-rtl-a.vhd:
	* test/csv_input/padio/ioblock1_e-e.vhd:
	* test/csv_input/padio/ioblock1_e-rtl-a.vhd:
	* test/csv_input/padio/ioblock3_e-e.vhd:
	* test/csv_input/padio/ioblock3_e-rtl-a.vhd:
	* test/csv_input/padio/ios_e-e.vhd:
	* test/csv_input/padio/ios_e-rtl-a.vhd:
	* test/csv_input/padio/mix.cfg:
	* test/csv_input/padio/mix_0.pl.out:
	* test/csv_input/padio/names/a_clk-e.vhd:
	* test/csv_input/padio/names/a_clk-rtl-a.vhd:
	* test/csv_input/padio/names/a_clk-rtl-conf-c.vhd:
	* test/csv_input/padio/names/ddrv4-e.vhd:
	* test/csv_input/padio/names/ddrv4-rtl-a.vhd:
	* test/csv_input/padio/names/ddrv4-rtl-conf-c.vhd:
	* test/csv_input/padio/names/init-t.out:
	* test/csv_input/padio/names/ioblock0_e-conf-c.vhd:
	* test/csv_input/padio/names/ioblock0_e-e.vhd:
	* test/csv_input/padio/names/ioblock0_e-rtl-a.vhd:
	* test/csv_input/padio/names/ioblock1_e-conf-c.vhd:
	* test/csv_input/padio/names/ioblock1_e-e.vhd:
	* test/csv_input/padio/names/ioblock1_e-rtl-a.vhd:
	* test/csv_input/padio/names/ioblock3_e-conf-c.vhd:
	* test/csv_input/padio/names/ioblock3_e-e.vhd:
	* test/csv_input/padio/names/ioblock3_e-rtl-a.vhd:
	* test/csv_input/padio/names/ios_e-conf-c.vhd:
	* test/csv_input/padio/names/ios_e-e.vhd:
	* test/csv_input/padio/names/ios_e-rtl-a.vhd:
	* test/csv_input/padio/names/mix.cfg:
	* test/csv_input/padio/names/mix_0.pl.out:
	* test/csv_input/padio/names/pad_pads_e-conf-c.vhd:
	* test/csv_input/padio/names/pad_pads_e-e.vhd:
	* test/csv_input/padio/names/pad_pads_e-rtl-a.vhd:
	* test/csv_input/padio/names/padio-a.vhd:
	* test/csv_input/padio/names/padio-c.vhd:
	* test/csv_input/padio/names/padio-e.vhd:
	* test/csv_input/padio/names/padio-mixed.xls:
	* test/csv_input/padio/names/padio-t.out:
	* test/csv_input/padio/names/padio-t.out.0:
	* test/csv_input/padio/names/padio.pld:
	* test/csv_input/padio/pad_pads_e-e.vhd:
	* test/csv_input/padio/pad_pads_e-rtl-a.vhd:
	* test/csv_input/padio/padio-a.vhd:
	* test/csv_input/padio/padio-c.vhd:
	* test/csv_input/padio/padio-e.vhd:
	* test/csv_input/padio/padio-t.out:
	* test/csv_input/padio/padio-t.out.0:
	* test/csv_input/padio/padio.pld:
	* test/csv_input/padio2.csv:
	* test/csv_input/padio2/init-t.out:
	* test/csv_input/padio2/mix.cfg:
	* test/csv_input/padio2/mix_0.pl.out:
	* test/csv_input/padio2/pad_tb-e.vhd:
	* test/csv_input/padio2/pad_tb-struct-a.vhd:
	* test/csv_input/padio2/pad_tb-struct-conf-c.vhd:
	* test/csv_input/padio2/padframe-e.vhd:
	* test/csv_input/padio2/padframe-struct-a.vhd:
	* test/csv_input/padio2/padframe-struct-conf-c.vhd:
	* test/csv_input/padio2/padio2-a.vhd:
	* test/csv_input/padio2/padio2-c.vhd:
	* test/csv_input/padio2/padio2-e.vhd:
	* test/csv_input/padio2/padio2-mixed.xls:
	* test/csv_input/padio2/padio2-t.out:
	* test/csv_input/padio2/padio2-t.out.0:
	* test/csv_input/padio2/padio2.pld:
	* test/csv_input/padio2/pads_eastnord-e.vhd:
	* test/csv_input/padio2/pads_eastnord-struct-a.vhd:
	* test/csv_input/padio2/pads_eastnord-struct-conf-c.vhd:
	* test/csv_input/padio2/pads_eastsouth-e.vhd:
	* test/csv_input/padio2/pads_eastsouth-struct-a.vhd:
	* test/csv_input/padio2/pads_eastsouth-struct-conf-c.vhd:
	* test/csv_input/padio2/pads_westsouth-e.vhd:
	* test/csv_input/padio2/pads_westsouth-struct-a.vhd:
	* test/csv_input/padio2/pads_westsouth-struct-conf-c.vhd:
	* test/csv_input/sigport.csv:
	* test/csv_input/sigport/ent_a-RTL-CONF-c.vhd:
	* test/csv_input/sigport/ent_a-e.vhd:
	* test/csv_input/sigport/ent_a-rtl-a.vhd:
	* test/csv_input/sigport/ent_aa-RTL-CONF-c.vhd:
	* test/csv_input/sigport/ent_aa-e.vhd:
	* test/csv_input/sigport/ent_aa-rtl-a.vhd:
	* test/csv_input/sigport/ent_ab-RTL-CONF-c.vhd:
	* test/csv_input/sigport/ent_ab-e.vhd:
	* test/csv_input/sigport/ent_ab-rtl-a.vhd:
	* test/csv_input/sigport/ent_ac-RTL-CONF-c.vhd:
	* test/csv_input/sigport/ent_ac-e.vhd:
	* test/csv_input/sigport/ent_ac-rtl-a.vhd:
	* test/csv_input/sigport/ent_ad-RTL-CONF-c.vhd:
	* test/csv_input/sigport/ent_ad-e.vhd:
	* test/csv_input/sigport/ent_ad-rtl-a.vhd:
	* test/csv_input/sigport/ent_ae-RTL-CONF-c.vhd:
	* test/csv_input/sigport/ent_ae-e.vhd:
	* test/csv_input/sigport/ent_ae-rtl-a.vhd:
	* test/csv_input/sigport/ent_b-RTL-CONF-c.vhd:
	* test/csv_input/sigport/ent_b-e.vhd:
	* test/csv_input/sigport/ent_b-rtl-a.vhd:
	* test/csv_input/sigport/ent_ba-RTL-CONF-c.vhd:
	* test/csv_input/sigport/ent_ba-e.vhd:
	* test/csv_input/sigport/ent_ba-rtl-a.vhd:
	* test/csv_input/sigport/ent_bb-RTL-CONF-c.vhd:
	* test/csv_input/sigport/ent_bb-e.vhd:
	* test/csv_input/sigport/ent_bb-rtl-a.vhd:
	* test/csv_input/sigport/ent_t-RTL-CONF-c.vhd:
	* test/csv_input/sigport/ent_t-e.vhd:
	* test/csv_input/sigport/ent_t-rtl-a.vhd:
	* test/csv_input/sigport/mix.cfg:
	* test/csv_input/sigport/mix_0.pl.out:
	* test/csv_input/sigport/sigport-t.out:
	* test/csv_input/sigport/sigport-t.out.0:
	* test/csv_input/sigport/sigport.pld:
	* test/csv_input/sigport/sigport.sws:
	* test/csv_input/sigport/use/ent_a-e.vhd:
	* test/csv_input/sigport/use/ent_a-rtl-a.vhd:
	* test/csv_input/sigport/use/ent_aa-e.vhd:
	* test/csv_input/sigport/use/ent_aa-rtl-a.vhd:
	* test/csv_input/sigport/use/ent_ab-e.vhd:
	* test/csv_input/sigport/use/ent_ab-rtl-a.vhd:
	* test/csv_input/sigport/use/ent_ac-e.vhd:
	* test/csv_input/sigport/use/ent_ac-rtl-a.vhd:
	* test/csv_input/sigport/use/ent_ad-e.vhd:
	* test/csv_input/sigport/use/ent_ad-rtl-a.vhd:
	* test/csv_input/sigport/use/ent_ae-e.vhd:
	* test/csv_input/sigport/use/ent_ae-rtl-a.vhd:
	* test/csv_input/sigport/use/ent_b.v:
	* test/csv_input/sigport/use/ent_ba.v:
	* test/csv_input/sigport/use/ent_bb.v:
	* test/csv_input/sigport/use/ent_t-e.vhd:
	* test/csv_input/sigport/use/ent_t-rtl-a.vhd:
	* test/csv_input/sigport/use/mix.cfg:
	* test/csv_input/sigport/use/mix_0.pl.out:
	* test/csv_input/sigport/use/sigport-c.vhd:
	* test/csv_input/sigport/use/sigport-mixed.xls:
	* test/csv_input/sigport/use/sigport-t.out:
	* test/csv_input/sigport/use/sigport-t.out.0:
	* test/csv_input/sigport/use/sigport.pld:
	* test/csv_input/sigport/verilog/ent_a-e.vhd:
	* test/csv_input/sigport/verilog/ent_a-rtl-a.vhd:
	* test/csv_input/sigport/verilog/ent_aa-e.vhd:
	* test/csv_input/sigport/verilog/ent_aa-rtl-a.vhd:
	* test/csv_input/sigport/verilog/ent_ab-e.vhd:
	* test/csv_input/sigport/verilog/ent_ab-rtl-a.vhd:
	* test/csv_input/sigport/verilog/ent_ac-e.vhd:
	* test/csv_input/sigport/verilog/ent_ac-rtl-a.vhd:
	* test/csv_input/sigport/verilog/ent_ad-e.vhd:
	* test/csv_input/sigport/verilog/ent_ad-rtl-a.vhd:
	* test/csv_input/sigport/verilog/ent_ae-e.vhd:
	* test/csv_input/sigport/verilog/ent_ae-rtl-a.vhd:
	* test/csv_input/sigport/verilog/ent_b.v:
	* test/csv_input/sigport/verilog/ent_ba.v:
	* test/csv_input/sigport/verilog/ent_bb.v:
	* test/csv_input/sigport/verilog/ent_t-e.vhd:
	* test/csv_input/sigport/verilog/ent_t-rtl-a.vhd:
	* test/csv_input/sigport/verilog/mix.cfg:
	* test/csv_input/sigport/verilog/mix_0.pl.out:
	* test/csv_input/sigport/verilog/sigport-c.vhd:
	* test/csv_input/sigport/verilog/sigport-mixed.xls:
	* test/csv_input/sigport/verilog/sigport-t.out:
	* test/csv_input/sigport/verilog/sigport-t.out.0:
	* test/csv_input/sigport/verilog/sigport.pld:
	* test/csv_input/typecast.csv:
	* test/csv_input/typecast/inst_a-e.vhd:
	* test/csv_input/typecast/inst_a-rtl-a.vhd:
	* test/csv_input/typecast/inst_a-rtl-conf-c.vhd:
	* test/csv_input/typecast/inst_aa-e.vhd:
	* test/csv_input/typecast/inst_aa-rtl-a.vhd:
	* test/csv_input/typecast/inst_ab-e.vhd:
	* test/csv_input/typecast/inst_ab-rtl-a.vhd:
	* test/csv_input/typecast/mix.cfg:
	* test/csv_input/typecast/mix_0.pl.out:
	* test/csv_input/typecast/typecast-a.vhd:
	* test/csv_input/typecast/typecast-c.vhd:
	* test/csv_input/typecast/typecast-e.vhd:
	* test/csv_input/typecast/typecast-mixed.xls:
	* test/csv_input/typecast/typecast-t.out:
	* test/csv_input/typecast/typecast-t.out.0:
	* test/csv_input/typecast/typecast.pld:
	* test/csv_input/verilog.csv:
	* test/csv_input/verilog/ent_a.v:
	* test/csv_input/verilog/ent_aa.v:
	* test/csv_input/verilog/ent_ab.v:
	* test/csv_input/verilog/ent_ac.v:
	* test/csv_input/verilog/ent_ad.v:
	* test/csv_input/verilog/ent_ae.v:
	* test/csv_input/verilog/ent_b.v:
	* test/csv_input/verilog/ent_ba.v:
	* test/csv_input/verilog/ent_bb.v:
	* test/csv_input/verilog/ent_t.v:
	* test/csv_input/verilog/mix.cfg:
	* test/csv_input/verilog/mix_0.pl.out:
	* test/csv_input/verilog/mixed/ent_a.v:
	* test/csv_input/verilog/mixed/ent_aa-e.vhd:
	* test/csv_input/verilog/mixed/ent_aa-rtl-a.vhd:
	* test/csv_input/verilog/mixed/ent_aa-rtl-conf-c.vhd:
	* test/csv_input/verilog/mixed/ent_aa.v:
	* test/csv_input/verilog/mixed/ent_ab-e.vhd:
	* test/csv_input/verilog/mixed/ent_ab-rtl-a.vhd:
	* test/csv_input/verilog/mixed/ent_ab-rtl-conf-c.vhd:
	* test/csv_input/verilog/mixed/ent_ab.v:
	* test/csv_input/verilog/mixed/ent_ac.v:
	* test/csv_input/verilog/mixed/ent_ad-e.vhd:
	* test/csv_input/verilog/mixed/ent_ad-rtl-a.vhd:
	* test/csv_input/verilog/mixed/ent_ad-rtl-conf-c.vhd:
	* test/csv_input/verilog/mixed/ent_ad.v:
	* test/csv_input/verilog/mixed/ent_ae-e.vhd:
	* test/csv_input/verilog/mixed/ent_ae-rtl-a.vhd:
	* test/csv_input/verilog/mixed/ent_ae-rtl-conf-c.vhd:
	* test/csv_input/verilog/mixed/ent_ae.v:
	* test/csv_input/verilog/mixed/ent_b-e.vhd:
	* test/csv_input/verilog/mixed/ent_b-rtl-a.vhd:
	* test/csv_input/verilog/mixed/ent_b-rtl-conf-c.vhd:
	* test/csv_input/verilog/mixed/ent_b.v:
	* test/csv_input/verilog/mixed/ent_ba.v:
	* test/csv_input/verilog/mixed/ent_bb-e.vhd:
	* test/csv_input/verilog/mixed/ent_bb-rtl-a.vhd:
	* test/csv_input/verilog/mixed/ent_bb-rtl-conf-c.vhd:
	* test/csv_input/verilog/mixed/ent_bb.v:
	* test/csv_input/verilog/mixed/ent_t-e.vhd:
	* test/csv_input/verilog/mixed/ent_t-rtl-a.vhd:
	* test/csv_input/verilog/mixed/ent_t-rtl-conf-c.vhd:
	* test/csv_input/verilog/mixed/ent_t.v:
	* test/csv_input/verilog/mixed/mix.cfg:
	* test/csv_input/verilog/mixed/mix_0.pl.out:
	* test/csv_input/verilog/mixed/verilog-a.vhd:
	* test/csv_input/verilog/mixed/verilog-c.vhd:
	* test/csv_input/verilog/mixed/verilog-e.vhd:
	* test/csv_input/verilog/mixed/verilog-mixed.xls:
	* test/csv_input/verilog/mixed/verilog-t.out:
	* test/csv_input/verilog/mixed/verilog-t.out.0:
	* test/csv_input/verilog/mixed/verilog.pld:
	* test/csv_input/verilog/verilog-a.vhd:
	* test/csv_input/verilog/verilog-c.vhd:
	* test/csv_input/verilog/verilog-e.vhd:
	* test/csv_input/verilog/verilog-mixed.xls:
	* test/csv_input/verilog/verilog-t.out:
	* test/csv_input/verilog/verilog-t.out.0:
	* test/csv_input/verilog/verilog.pld:
	* test/csv_input/verilog/vhdl/ent_a-e.vhd:
	* test/csv_input/verilog/vhdl/ent_a-rtl-a.vhd:
	* test/csv_input/verilog/vhdl/ent_a-rtl-conf-c.vhd:
	* test/csv_input/verilog/vhdl/ent_a.v:
	* test/csv_input/verilog/vhdl/ent_aa-e.vhd:
	* test/csv_input/verilog/vhdl/ent_aa-rtl-a.vhd:
	* test/csv_input/verilog/vhdl/ent_aa-rtl-conf-c.vhd:
	* test/csv_input/verilog/vhdl/ent_aa.v:
	* test/csv_input/verilog/vhdl/ent_ab-e.vhd:
	* test/csv_input/verilog/vhdl/ent_ab-rtl-a.vhd:
	* test/csv_input/verilog/vhdl/ent_ab-rtl-conf-c.vhd:
	* test/csv_input/verilog/vhdl/ent_ab.v:
	* test/csv_input/verilog/vhdl/ent_ac-e.vhd:
	* test/csv_input/verilog/vhdl/ent_ac-rtl-a.vhd:
	* test/csv_input/verilog/vhdl/ent_ac-rtl-conf-c.vhd:
	* test/csv_input/verilog/vhdl/ent_ac.v:
	* test/csv_input/verilog/vhdl/ent_ad-e.vhd:
	* test/csv_input/verilog/vhdl/ent_ad-rtl-a.vhd:
	* test/csv_input/verilog/vhdl/ent_ad-rtl-conf-c.vhd:
	* test/csv_input/verilog/vhdl/ent_ad.v:
	* test/csv_input/verilog/vhdl/ent_ae-e.vhd:
	* test/csv_input/verilog/vhdl/ent_ae-rtl-a.vhd:
	* test/csv_input/verilog/vhdl/ent_ae-rtl-conf-c.vhd:
	* test/csv_input/verilog/vhdl/ent_ae.v:
	* test/csv_input/verilog/vhdl/ent_b-e.vhd:
	* test/csv_input/verilog/vhdl/ent_b-rtl-a.vhd:
	* test/csv_input/verilog/vhdl/ent_b-rtl-conf-c.vhd:
	* test/csv_input/verilog/vhdl/ent_b.v:
	* test/csv_input/verilog/vhdl/ent_ba-e.vhd:
	* test/csv_input/verilog/vhdl/ent_ba-rtl-a.vhd:
	* test/csv_input/verilog/vhdl/ent_ba-rtl-conf-c.vhd:
	* test/csv_input/verilog/vhdl/ent_ba.v:
	* test/csv_input/verilog/vhdl/ent_bb-e.vhd:
	* test/csv_input/verilog/vhdl/ent_bb-rtl-a.vhd:
	* test/csv_input/verilog/vhdl/ent_bb-rtl-conf-c.vhd:
	* test/csv_input/verilog/vhdl/ent_bb.v:
	* test/csv_input/verilog/vhdl/ent_t-e.vhd:
	* test/csv_input/verilog/vhdl/ent_t-rtl-a.vhd:
	* test/csv_input/verilog/vhdl/ent_t-rtl-conf-c.vhd:
	* test/csv_input/verilog/vhdl/ent_t.v:
	* test/csv_input/verilog/vhdl/mix.cfg:
	* test/csv_input/verilog/vhdl/mix_0.pl.out:
	* test/csv_input/verilog/vhdl/verilog-a.vhd:
	* test/csv_input/verilog/vhdl/verilog-c.vhd:
	* test/csv_input/verilog/vhdl/verilog-e.vhd:
	* test/csv_input/verilog/vhdl/verilog-mixed.xls:
	* test/csv_input/verilog/vhdl/verilog-t.out:
	* test/csv_input/verilog/vhdl/verilog-t.out.0:
	* test/csv_input/verilog/vhdl/verilog.pld:
	* test/csv_input/xls2csv.pl:
	* test/lib/Test/Differences.pm:
	* test/status.pl:
	* test/sxc_input/MixTest.pl~:
	* test/sxc_input/MixTest.pl~:
	* test/sxc_input/VGCA_IO.sxc:
	* test/sxc_input/autoopen.sxc:
	* test/sxc_input/autoopen/autoopen-a.vhd:
	* test/sxc_input/autoopen/autoopen-c.vhd:
	* test/sxc_input/autoopen/autoopen-e.vhd:
	* test/sxc_input/autoopen/autoopen-mixed.sxc:
	* test/sxc_input/autoopen/autoopen-t.out:
	* test/sxc_input/autoopen/autoopen-t.out.0:
	* test/sxc_input/autoopen/autoopen.pld:
	* test/sxc_input/autoopen/init-t.out:
	* test/sxc_input/autoopen/mix_0.pl.out:
	* test/sxc_input/bitsplice.sxc:
	* test/sxc_input/bitsplice/bitsplice-c.vhd:
	* test/sxc_input/bitsplice/bitsplice-c.vhd.bak:
	* test/sxc_input/bitsplice/bitsplice-mixed.sxc:
	* test/sxc_input/bitsplice/bitsplice-t.out:
	* test/sxc_input/bitsplice/bitsplice-t.out.0:
	* test/sxc_input/bitsplice/bitsplice.pld:
	* test/sxc_input/bitsplice/bitsplice.sws:
	* test/sxc_input/bitsplice/bitsplice2.sws:
	* test/sxc_input/bitsplice/init-t.out:
	* test/sxc_input/bitsplice/inst_a_e-e.vhd:
	* test/sxc_input/bitsplice/inst_a_e-e.vhd.bak:
	* test/sxc_input/bitsplice/inst_a_e-rtl-a.vhd:
	* test/sxc_input/bitsplice/inst_a_e-rtl-a.vhd.bak:
	* test/sxc_input/bitsplice/inst_b_e-e.vhd:
	* test/sxc_input/bitsplice/inst_b_e-e.vhd.bak:
	* test/sxc_input/bitsplice/inst_b_e-rtl-a.vhd:
	* test/sxc_input/bitsplice/inst_b_e-rtl-a.vhd.bak:
	* test/sxc_input/bitsplice/inst_e_e-e.vhd:
	* test/sxc_input/bitsplice/inst_e_e-e.vhd.bak:
	* test/sxc_input/bitsplice/inst_e_e-rtl-a.vhd:
	* test/sxc_input/bitsplice/inst_e_e-rtl-a.vhd.bak:
	* test/sxc_input/bitsplice/inst_ea_e-e.vhd:
	* test/sxc_input/bitsplice/inst_ea_e-e.vhd.bak:
	* test/sxc_input/bitsplice/inst_ea_e-rtl-a.vhd:
	* test/sxc_input/bitsplice/inst_ea_e-rtl-a.vhd.bak:
	* test/sxc_input/bitsplice/inst_eb_e-e.vhd:
	* test/sxc_input/bitsplice/inst_eb_e-e.vhd.bak:
	* test/sxc_input/bitsplice/inst_eb_e-rtl-a.vhd:
	* test/sxc_input/bitsplice/inst_eb_e-rtl-a.vhd.bak:
	* test/sxc_input/bitsplice/inst_ec_e-e.vhd:
	* test/sxc_input/bitsplice/inst_ec_e-e.vhd.bak:
	* test/sxc_input/bitsplice/inst_ec_e-rtl-a.vhd:
	* test/sxc_input/bitsplice/inst_ec_e-rtl-a.vhd.bak:
	* test/sxc_input/bitsplice/inst_ed_e-e.vhd:
	* test/sxc_input/bitsplice/inst_ed_e-e.vhd.bak:
	* test/sxc_input/bitsplice/inst_ed_e-rtl-a.vhd:
	* test/sxc_input/bitsplice/inst_ed_e-rtl-a.vhd.bak:
	* test/sxc_input/bitsplice/inst_t_e-e.vhd:
	* test/sxc_input/bitsplice/inst_t_e-e.vhd.bak:
	* test/sxc_input/bitsplice/inst_t_e-rtl-a.vhd:
	* test/sxc_input/bitsplice/inst_t_e-rtl-a.vhd.bak:
	* test/sxc_input/bitsplice/mix.cfg:
	* test/sxc_input/bitsplice/mix_0.pl.out:
	* test/sxc_input/bitsplice/verilog/bitsplice-c.vhd:
	* test/sxc_input/bitsplice/verilog/bitsplice-c.vhd.diff:
	* test/sxc_input/bitsplice/verilog/bitsplice-mixed.sxc:
	* test/sxc_input/bitsplice/verilog/bitsplice-t.out:
	* test/sxc_input/bitsplice/verilog/bitsplice-t.out.0:
	* test/sxc_input/bitsplice/verilog/bitsplice.pld:
	* test/sxc_input/bitsplice/verilog/init-t.out:
	* test/sxc_input/bitsplice/verilog/inst_a_e.v:
	* test/sxc_input/bitsplice/verilog/inst_b_e.v:
	* test/sxc_input/bitsplice/verilog/inst_e_e.v:
	* test/sxc_input/bitsplice/verilog/inst_ea_e.v:
	* test/sxc_input/bitsplice/verilog/inst_eb_e.v:
	* test/sxc_input/bitsplice/verilog/inst_ec_e.v:
	* test/sxc_input/bitsplice/verilog/inst_ed_e.v:
	* test/sxc_input/bitsplice/verilog/inst_t_e.v:
	* test/sxc_input/bitsplice/verilog/mix.cfg:
	* test/sxc_input/bitsplice/verilog/mix_0.pl.out:
	* test/sxc_input/bug20030516.sxc:
	* test/sxc_input/case.sxc:
	* test/sxc_input/case/INST_AA_e-e.vhd:
	* test/sxc_input/case/INST_AA_e-rtl-a.vhd:
	* test/sxc_input/case/INST_AB_e-e.vhd:
	* test/sxc_input/case/INST_AB_e-rtl-a.vhd:
	* test/sxc_input/case/case-a.vhd:
	* test/sxc_input/case/case-c.vhd:
	* test/sxc_input/case/case-e.vhd:
	* test/sxc_input/case/case-mixed.sxc:
	* test/sxc_input/case/case-t.out:
	* test/sxc_input/case/case-t.out.0:
	* test/sxc_input/case/case.pld:
	* test/sxc_input/case/init-t.out:
	* test/sxc_input/case/inst_A_e-e.vhd:
	* test/sxc_input/case/inst_A_e-rtl-a.vhd:
	* test/sxc_input/case/inst_aa_e.v:
	* test/sxc_input/case/inst_aa_e.v.diff:
	* test/sxc_input/case/inst_ac_e-e.vhd:
	* test/sxc_input/case/inst_ac_e-rtl-a.vhd:
	* test/sxc_input/case/inst_b_e-e.vhd:
	* test/sxc_input/case/inst_b_e-rtl-a.vhd:
	* test/sxc_input/case/inst_t_e-e.vhd:
	* test/sxc_input/case/inst_t_e-rtl-a.vhd:
	* test/sxc_input/case/mix.cfg:
	* test/sxc_input/case/mix_0.pl.out:
	* test/sxc_input/conf.sxc:
	* test/sxc_input/conf/conf-a.vhd:
	* test/sxc_input/conf/conf-c.vhd:
	* test/sxc_input/conf/conf-e.vhd:
	* test/sxc_input/conf/conf-mixed.sxc:
	* test/sxc_input/conf/conf-t.out:
	* test/sxc_input/conf/conf-t.out.0:
	* test/sxc_input/conf/conf.pld:
	* test/sxc_input/conf/ent_a-rtl-config.vhd:
	* test/sxc_input/conf/ent_a.:
	* test/sxc_input/conf/ent_a.vhd:
	* test/sxc_input/conf/ent_a.vhd.diff:
	* test/sxc_input/conf/ent_aa.:
	* test/sxc_input/conf/ent_aa.v:
	* test/sxc_input/conf/ent_aa.v.diff:
	* test/sxc_input/conf/ent_ab.:
	* test/sxc_input/conf/ent_ab.v:
	* test/sxc_input/conf/ent_ab.v.diff:
	* test/sxc_input/conf/ent_ac.:
	* test/sxc_input/conf/ent_ac.v:
	* test/sxc_input/conf/ent_ac.v.diff:
	* test/sxc_input/conf/ent_ad%wig-conf%.vhd:
	* test/sxc_input/conf/ent_ad-rtl-config.vhd:
	* test/sxc_input/conf/ent_ad.vhd:
	* test/sxc_input/conf/ent_ad.vhd.diff:
	* test/sxc_input/conf/ent_ae.v:
	* test/sxc_input/conf/ent_ae.v.diff:
	* test/sxc_input/conf/ent_b.:
	* test/sxc_input/conf/ent_b.v:
	* test/sxc_input/conf/ent_b.v.diff:
	* test/sxc_input/conf/ent_ba.:
	* test/sxc_input/conf/ent_ba.v:
	* test/sxc_input/conf/ent_ba.v.diff:
	* test/sxc_input/conf/ent_bb.:
	* test/sxc_input/conf/ent_bb.v:
	* test/sxc_input/conf/ent_bb.v.diff:
	* test/sxc_input/conf/ent_t%wig-conf%.vhd:
	* test/sxc_input/conf/ent_t-rtl-config.vhd:
	* test/sxc_input/conf/ent_t.vhd:
	* test/sxc_input/conf/ent_t.vhd.diff:
	* test/sxc_input/conf/init-t.out:
	* test/sxc_input/conf/mix.cfg:
	* test/sxc_input/conf/mix_0.pl.out:
	* test/sxc_input/configuration.sxc:
	* test/sxc_input/configuration/configuration-a.vhd:
	* test/sxc_input/configuration/configuration-c.vhd:
	* test/sxc_input/configuration/configuration-e.vhd:
	* test/sxc_input/configuration/configuration-mixed.sxc:
	* test/sxc_input/configuration/configuration-t.out:
	* test/sxc_input/configuration/configuration-t.out.0:
	* test/sxc_input/configuration/configuration.pld:
	* test/sxc_input/configuration/ent_a-e.vhd:
	* test/sxc_input/configuration/ent_a-rtl-a.vhd:
	* test/sxc_input/configuration/ent_a-rtl-conf-c.vhd:
	* test/sxc_input/configuration/ent_b-e.vhd:
	* test/sxc_input/configuration/ent_b-rtl-a.vhd:
	* test/sxc_input/configuration/ent_b-rtl-conf-c.vhd:
	* test/sxc_input/configuration/ent_t-e.vhd:
	* test/sxc_input/configuration/ent_t-rtl-a.vhd:
	* test/sxc_input/configuration/ent_t-rtl-conf-c.vhd:
	* test/sxc_input/configuration/init-t.out:
	* test/sxc_input/configuration/mix.cfg:
	* test/sxc_input/configuration/mix_0.pl.out:
	* test/sxc_input/constant.sxc:
	* test/sxc_input/constant/constant-c.vhd:
	* test/sxc_input/constant/constant-mixed.sxc:
	* test/sxc_input/constant/constant-t.out:
	* test/sxc_input/constant/constant-t.out.0:
	* test/sxc_input/constant/constant.pld:
	* test/sxc_input/constant/ent_a.v:
	* test/sxc_input/constant/ent_aa.v:
	* test/sxc_input/constant/ent_ab.v:
	* test/sxc_input/constant/ent_ac.v:
	* test/sxc_input/constant/ent_ad.v:
	* test/sxc_input/constant/ent_ae.v:
	* test/sxc_input/constant/ent_b.v:
	* test/sxc_input/constant/ent_ba.v:
	* test/sxc_input/constant/ent_bb.v:
	* test/sxc_input/constant/ent_t.v:
	* test/sxc_input/constant/init-t.out:
	* test/sxc_input/constant/inst_a_e-e.vhd:
	* test/sxc_input/constant/inst_a_e-rtl-a.vhd:
	* test/sxc_input/constant/inst_aa_e-e.vhd:
	* test/sxc_input/constant/inst_aa_e-rtl-a.vhd:
	* test/sxc_input/constant/inst_ab_e-e.vhd:
	* test/sxc_input/constant/inst_ab_e-rtl-a.vhd:
	* test/sxc_input/constant/inst_ac_e-e.vhd:
	* test/sxc_input/constant/inst_ac_e-rtl-a.vhd:
	* test/sxc_input/constant/inst_ad_e-e.vhd:
	* test/sxc_input/constant/inst_ad_e-rtl-a.vhd:
	* test/sxc_input/constant/inst_ae_e-e.vhd:
	* test/sxc_input/constant/inst_ae_e-rtl-a.vhd:
	* test/sxc_input/constant/inst_e_e-e.vhd:
	* test/sxc_input/constant/inst_e_e-rtl-a.vhd:
	* test/sxc_input/constant/inst_ea_e-e.vhd:
	* test/sxc_input/constant/inst_ea_e-rtl-a.vhd:
	* test/sxc_input/constant/inst_t_e-e.vhd:
	* test/sxc_input/constant/inst_t_e-rtl-a.vhd:
	* test/sxc_input/constant/mix.cfg:
	* test/sxc_input/constant/mix_0.pl.out:
	* test/sxc_input/constant/t_constant.sws:
	* test/sxc_input/constant/verilog-c.vhd:
	* test/sxc_input/constant/verilog.pld:
	* test/sxc_input/constant/verilog/constant-a.vhd:
	* test/sxc_input/constant/verilog/constant-c.vhd:
	* test/sxc_input/constant/verilog/constant-c.vhd.diff:
	* test/sxc_input/constant/verilog/constant-e.vhd:
	* test/sxc_input/constant/verilog/constant-mixed.sxc:
	* test/sxc_input/constant/verilog/constant-t.out:
	* test/sxc_input/constant/verilog/constant-t.out.0:
	* test/sxc_input/constant/verilog/constant.pld:
	* test/sxc_input/constant/verilog/init-t.out:
	* test/sxc_input/constant/verilog/inst_a_e.v:
	* test/sxc_input/constant/verilog/inst_aa_e.v:
	* test/sxc_input/constant/verilog/inst_ab_e.v:
	* test/sxc_input/constant/verilog/inst_ac_e.v:
	* test/sxc_input/constant/verilog/inst_ad_e.v:
	* test/sxc_input/constant/verilog/inst_ae_e.v:
	* test/sxc_input/constant/verilog/inst_e_e.v:
	* test/sxc_input/constant/verilog/inst_ea_e.v:
	* test/sxc_input/constant/verilog/inst_t_e.v:
	* test/sxc_input/constant/verilog/mix.cfg:
	* test/sxc_input/constant/verilog/mix_0.pl.out:
	* test/sxc_input/constant/verilog/verilog-c.vhd:
	* test/sxc_input/constant/verilog/verilog.pld:
	* test/sxc_input/generic.sxc:
	* test/sxc_input/generic/generic-c.vhd:
	* test/sxc_input/generic/generic-mixed.sxc:
	* test/sxc_input/generic/generic-t.out:
	* test/sxc_input/generic/generic-t.out.0:
	* test/sxc_input/generic/generic.pld:
	* test/sxc_input/generic/init-t.out:
	* test/sxc_input/generic/inst_10_e-e.vhd:
	* test/sxc_input/generic/inst_10_e-rtl-a.vhd:
	* test/sxc_input/generic/inst_1_e-e.vhd:
	* test/sxc_input/generic/inst_1_e-rtl-a.vhd:
	* test/sxc_input/generic/inst_2_e-e.vhd:
	* test/sxc_input/generic/inst_2_e-rtl-a.vhd:
	* test/sxc_input/generic/inst_3_e-e.vhd:
	* test/sxc_input/generic/inst_3_e-rtl-a.vhd:
	* test/sxc_input/generic/inst_4_e-e.vhd:
	* test/sxc_input/generic/inst_4_e-rtl-a.vhd:
	* test/sxc_input/generic/inst_5_e-e.vhd:
	* test/sxc_input/generic/inst_5_e-rtl-a.vhd:
	* test/sxc_input/generic/inst_6_e-e.vhd:
	* test/sxc_input/generic/inst_6_e-rtl-a.vhd:
	* test/sxc_input/generic/inst_7_e-e.vhd:
	* test/sxc_input/generic/inst_7_e-rtl-a.vhd:
	* test/sxc_input/generic/inst_8_e-e.vhd:
	* test/sxc_input/generic/inst_8_e-rtl-a.vhd:
	* test/sxc_input/generic/inst_9_e-e.vhd:
	* test/sxc_input/generic/inst_9_e-rtl-a.vhd:
	* test/sxc_input/generic/inst_a_e-e.vhd:
	* test/sxc_input/generic/inst_a_e-rtl-a.vhd:
	* test/sxc_input/generic/inst_aa_e-e.vhd:
	* test/sxc_input/generic/inst_aa_e-rtl-a.vhd:
	* test/sxc_input/generic/inst_ab_e-e.vhd:
	* test/sxc_input/generic/inst_ab_e-rtl-a.vhd:
	* test/sxc_input/generic/inst_ac_e-e.vhd:
	* test/sxc_input/generic/inst_ac_e-rtl-a.vhd:
	* test/sxc_input/generic/inst_ad_e-e.vhd:
	* test/sxc_input/generic/inst_ad_e-rtl-a.vhd:
	* test/sxc_input/generic/inst_ae_e-e.vhd:
	* test/sxc_input/generic/inst_ae_e-rtl-a.vhd:
	* test/sxc_input/generic/inst_e_e-e.vhd:
	* test/sxc_input/generic/inst_e_e-rtl-a.vhd:
	* test/sxc_input/generic/inst_ea_e-e.vhd:
	* test/sxc_input/generic/inst_ea_e-rtl-a.vhd:
	* test/sxc_input/generic/inst_t_e-e.vhd:
	* test/sxc_input/generic/inst_t_e-rtl-a.vhd:
	* test/sxc_input/generic/mix.cfg:
	* test/sxc_input/generic/mix_0.pl.out:
	* test/sxc_input/generic/verilog/generic-a.vhd:
	* test/sxc_input/generic/verilog/generic-c.vhd:
	* test/sxc_input/generic/verilog/generic-e.vhd:
	* test/sxc_input/generic/verilog/generic-mixed.sxc:
	* test/sxc_input/generic/verilog/generic-t.out:
	* test/sxc_input/generic/verilog/generic-t.out.0:
	* test/sxc_input/generic/verilog/generic.pld:
	* test/sxc_input/generic/verilog/init-t.out:
	* test/sxc_input/generic/verilog/inst_10_e.v:
	* test/sxc_input/generic/verilog/inst_1_e.v:
	* test/sxc_input/generic/verilog/inst_2_e.v:
	* test/sxc_input/generic/verilog/inst_3_e.v:
	* test/sxc_input/generic/verilog/inst_4_e.v:
	* test/sxc_input/generic/verilog/inst_5_e.v:
	* test/sxc_input/generic/verilog/inst_6_e.v:
	* test/sxc_input/generic/verilog/inst_7_e.v:
	* test/sxc_input/generic/verilog/inst_8_e.v:
	* test/sxc_input/generic/verilog/inst_9_e.v:
	* test/sxc_input/generic/verilog/inst_a_e.v:
	* test/sxc_input/generic/verilog/inst_aa_e.v:
	* test/sxc_input/generic/verilog/inst_ab_e.v:
	* test/sxc_input/generic/verilog/inst_ac_e.v:
	* test/sxc_input/generic/verilog/inst_ad_e.v:
	* test/sxc_input/generic/verilog/inst_ae_e.v:
	* test/sxc_input/generic/verilog/inst_e_e.v:
	* test/sxc_input/generic/verilog/inst_ea_e.v:
	* test/sxc_input/generic/verilog/inst_t_e.v:
	* test/sxc_input/generic/verilog/mix.cfg:
	* test/sxc_input/generic/verilog/mix_0.pl.out:
	* test/sxc_input/genwidth.sxc:
	* test/sxc_input/genwidth/genwidth-a.vhd:
	* test/sxc_input/genwidth/genwidth-c.vhd:
	* test/sxc_input/genwidth/genwidth-e.vhd:
	* test/sxc_input/genwidth/genwidth-mixed.sxc:
	* test/sxc_input/genwidth/genwidth-t.out:
	* test/sxc_input/genwidth/genwidth-t.out.0:
	* test/sxc_input/genwidth/genwidth.pld:
	* test/sxc_input/genwidth/init-t.out:
	* test/sxc_input/genwidth/inst_a_e-e.vhd:
	* test/sxc_input/genwidth/inst_a_e-rtl-a.vhd:
	* test/sxc_input/genwidth/inst_a_e-rtl-conf-c.vhd:
	* test/sxc_input/genwidth/inst_aa_e-e.vhd:
	* test/sxc_input/genwidth/inst_ab_e-e.vhd:
	* test/sxc_input/genwidth/mix.cfg:
	* test/sxc_input/genwidth/mix_0.pl.out:
	* test/sxc_input/genwidth/verilog/genwidth-a.vhd:
	* test/sxc_input/genwidth/verilog/genwidth-c.vhd:
	* test/sxc_input/genwidth/verilog/genwidth-e.vhd:
	* test/sxc_input/genwidth/verilog/genwidth-mixed.sxc:
	* test/sxc_input/genwidth/verilog/genwidth-t.out:
	* test/sxc_input/genwidth/verilog/genwidth-t.out.0:
	* test/sxc_input/genwidth/verilog/genwidth.pld:
	* test/sxc_input/genwidth/verilog/init-t.out:
	* test/sxc_input/genwidth/verilog/inst_a_e.:
	* test/sxc_input/genwidth/verilog/inst_a_e.v:
	* test/sxc_input/genwidth/verilog/mix.cfg:
	* test/sxc_input/genwidth/verilog/mix_0.pl.out:
	* test/sxc_input/highlow.sxc:
	* test/sxc_input/highlow/ent_a-e.vhd:
	* test/sxc_input/highlow/ent_a-rtl-a.vhd:
	* test/sxc_input/highlow/ent_b-e.vhd:
	* test/sxc_input/highlow/ent_b-rtl-a.vhd:
	* test/sxc_input/highlow/ent_t-e.vhd:
	* test/sxc_input/highlow/ent_t-rtl-a.vhd:
	* test/sxc_input/highlow/highlow-c.vhd:
	* test/sxc_input/highlow/highlow-mixed.sxc:
	* test/sxc_input/highlow/highlow-t.out:
	* test/sxc_input/highlow/highlow-t.out.0:
	* test/sxc_input/highlow/highlow.pld:
	* test/sxc_input/highlow/mix.cfg:
	* test/sxc_input/highlow/mix_0.pl.out:
	* test/sxc_input/highlow/verilog/ent_a.v:
	* test/sxc_input/highlow/verilog/ent_b.v:
	* test/sxc_input/highlow/verilog/ent_t.v:
	* test/sxc_input/highlow/verilog/highlow-a.vhd:
	* test/sxc_input/highlow/verilog/highlow-c.vhd:
	* test/sxc_input/highlow/verilog/highlow-c.vhd.diff:
	* test/sxc_input/highlow/verilog/highlow-e.vhd:
	* test/sxc_input/highlow/verilog/highlow-mixed.sxc:
	* test/sxc_input/highlow/verilog/highlow-t.out:
	* test/sxc_input/highlow/verilog/highlow-t.out.0:
	* test/sxc_input/highlow/verilog/highlow.pld:
	* test/sxc_input/highlow/verilog/init-t.out:
	* test/sxc_input/highlow/verilog/mix.cfg:
	* test/sxc_input/highlow/verilog/mix_0.pl.out:
	* test/sxc_input/init.sxc:
	* test/sxc_input/init/ddrv4-e.vhd:
	* test/sxc_input/init/init-t.out:
	* test/sxc_input/init/init-t.out.0:
	* test/sxc_input/init/init-target.sxc:
	* test/sxc_input/init/init.sxc:
	* test/sxc_input/init/init.sxc:
	* test/sxc_input/init/init.sxc.bak:
	* test/sxc_input/init/init.sxc.bak:
	* test/sxc_input/init/inst_aa_e-e.vhd:
	* test/sxc_input/init/mix_0.pl.out:
	* test/sxc_input/init/mix_0.pl.out:
	* test/sxc_input/io.sxc:
	* test/sxc_input/io/init-t.out:
	* test/sxc_input/io/inst_a_e-e.vhd:
	* test/sxc_input/io/inst_a_e-rtl-a.vhd:
	* test/sxc_input/io/inst_a_e-rtl-conf-c.vhd:
	* test/sxc_input/io/inst_aa_e-e.vhd:
	* test/sxc_input/io/inst_aa_e-rtl-a.vhd:
	* test/sxc_input/io/inst_aa_e-rtl-conf-c.vhd:
	* test/sxc_input/io/inst_ab_e-e.vhd:
	* test/sxc_input/io/inst_ab_e-rtl-a.vhd:
	* test/sxc_input/io/inst_ab_e-rtl-conf-c.vhd:
	* test/sxc_input/io/inst_ac_e-e.vhd:
	* test/sxc_input/io/inst_ac_e-rtl-a.vhd:
	* test/sxc_input/io/inst_ac_e-rtl-conf-c.vhd:
	* test/sxc_input/io/inst_t_e-e.vhd:
	* test/sxc_input/io/inst_t_e-rtl-a.vhd:
	* test/sxc_input/io/inst_t_e-rtl-conf-c.vhd:
	* test/sxc_input/io/io-mixed.sxc:
	* test/sxc_input/io/io-t.out:
	* test/sxc_input/io/io-t.out.0:
	* test/sxc_input/io/io.pld:
	* test/sxc_input/io/mix.cfg:
	* test/sxc_input/io/mix_0.pl.out:
	* test/sxc_input/io/verilog/init-t.out:
	* test/sxc_input/io/verilog/inst_a_e.v:
	* test/sxc_input/io/verilog/inst_a_e.v.diff:
	* test/sxc_input/io/verilog/inst_aa_e.v:
	* test/sxc_input/io/verilog/inst_aa_e.v.diff:
	* test/sxc_input/io/verilog/inst_ab_e.v:
	* test/sxc_input/io/verilog/inst_ab_e.v.diff:
	* test/sxc_input/io/verilog/inst_ac_e.v:
	* test/sxc_input/io/verilog/inst_ac_e.v.diff:
	* test/sxc_input/io/verilog/inst_t_e.v:
	* test/sxc_input/io/verilog/inst_t_e.v.diff:
	* test/sxc_input/io/verilog/io-a.vhd:
	* test/sxc_input/io/verilog/io-c.vhd:
	* test/sxc_input/io/verilog/io-e.vhd:
	* test/sxc_input/io/verilog/io-mixed.sxc:
	* test/sxc_input/io/verilog/io-t.out:
	* test/sxc_input/io/verilog/io-t.out.0:
	* test/sxc_input/io/verilog/io.pld:
	* test/sxc_input/io/verilog/mix.cfg:
	* test/sxc_input/io/verilog/mix_0.pl.out:
	* test/sxc_input/macro.sxc:
	* test/sxc_input/macro/inst_10_e-e.vhd:
	* test/sxc_input/macro/inst_10_e-rtl-a.vhd:
	* test/sxc_input/macro/inst_10_e-rtl-conf-c.vhd:
	* test/sxc_input/macro/inst_1_e-e.vhd:
	* test/sxc_input/macro/inst_1_e-rtl-a.vhd:
	* test/sxc_input/macro/inst_1_e-rtl-conf-c.vhd:
	* test/sxc_input/macro/inst_2_e-e.vhd:
	* test/sxc_input/macro/inst_2_e-rtl-a.vhd:
	* test/sxc_input/macro/inst_2_e-rtl-conf-c.vhd:
	* test/sxc_input/macro/inst_3_e-e.vhd:
	* test/sxc_input/macro/inst_3_e-rtl-a.vhd:
	* test/sxc_input/macro/inst_3_e-rtl-conf-c.vhd:
	* test/sxc_input/macro/inst_4_e-e.vhd:
	* test/sxc_input/macro/inst_4_e-rtl-a.vhd:
	* test/sxc_input/macro/inst_4_e-rtl-conf-c.vhd:
	* test/sxc_input/macro/inst_5_e-e.vhd:
	* test/sxc_input/macro/inst_5_e-rtl-a.vhd:
	* test/sxc_input/macro/inst_5_e-rtl-conf-c.vhd:
	* test/sxc_input/macro/inst_6_e-e.vhd:
	* test/sxc_input/macro/inst_6_e-rtl-a.vhd:
	* test/sxc_input/macro/inst_6_e-rtl-conf-c.vhd:
	* test/sxc_input/macro/inst_7_e-e.vhd:
	* test/sxc_input/macro/inst_7_e-rtl-a.vhd:
	* test/sxc_input/macro/inst_7_e-rtl-conf-c.vhd:
	* test/sxc_input/macro/inst_8_e-e.vhd:
	* test/sxc_input/macro/inst_8_e-rtl-a.vhd:
	* test/sxc_input/macro/inst_8_e-rtl-conf-c.vhd:
	* test/sxc_input/macro/inst_9_e-e.vhd:
	* test/sxc_input/macro/inst_9_e-rtl-a.vhd:
	* test/sxc_input/macro/inst_9_e-rtl-conf-c.vhd:
	* test/sxc_input/macro/inst_a_e-e.vhd:
	* test/sxc_input/macro/inst_a_e-rtl-a.vhd:
	* test/sxc_input/macro/inst_a_e-rtl-conf-c.vhd:
	* test/sxc_input/macro/inst_b_e-e.vhd:
	* test/sxc_input/macro/inst_b_e-rtl-a.vhd:
	* test/sxc_input/macro/inst_b_e-rtl-conf-c.vhd:
	* test/sxc_input/macro/inst_k1_k2_e-c.vhd:
	* test/sxc_input/macro/inst_k1_k2_e-e.vhd:
	* test/sxc_input/macro/inst_k1_k2_e-rtl-a.vhd:
	* test/sxc_input/macro/inst_k1_k4_e-c.vhd:
	* test/sxc_input/macro/inst_k1_k4_e-e.vhd:
	* test/sxc_input/macro/inst_k1_k4_e-rtl-a.vhd:
	* test/sxc_input/macro/inst_k3_k2_e-c.vhd:
	* test/sxc_input/macro/inst_k3_k2_e-e.vhd:
	* test/sxc_input/macro/inst_k3_k2_e-rtl-a.vhd:
	* test/sxc_input/macro/inst_k3_k4_e-c.vhd:
	* test/sxc_input/macro/inst_k3_k4_e-e.vhd:
	* test/sxc_input/macro/inst_k3_k4_e-rtl-a.vhd:
	* test/sxc_input/macro/inst_ok_10_e-c.vhd:
	* test/sxc_input/macro/inst_ok_10_e-e.vhd:
	* test/sxc_input/macro/inst_ok_10_e-rtl-a.vhd:
	* test/sxc_input/macro/inst_ok_1_e-c.vhd:
	* test/sxc_input/macro/inst_ok_1_e-e.vhd:
	* test/sxc_input/macro/inst_ok_1_e-rtl-a.vhd:
	* test/sxc_input/macro/inst_ok_2_e-c.vhd:
	* test/sxc_input/macro/inst_ok_2_e-e.vhd:
	* test/sxc_input/macro/inst_ok_2_e-rtl-a.vhd:
	* test/sxc_input/macro/inst_ok_3_e-c.vhd:
	* test/sxc_input/macro/inst_ok_3_e-e.vhd:
	* test/sxc_input/macro/inst_ok_3_e-rtl-a.vhd:
	* test/sxc_input/macro/inst_ok_4_e-c.vhd:
	* test/sxc_input/macro/inst_ok_4_e-e.vhd:
	* test/sxc_input/macro/inst_ok_4_e-rtl-a.vhd:
	* test/sxc_input/macro/inst_ok_5_e-c.vhd:
	* test/sxc_input/macro/inst_ok_5_e-e.vhd:
	* test/sxc_input/macro/inst_ok_5_e-rtl-a.vhd:
	* test/sxc_input/macro/inst_ok_6_e-c.vhd:
	* test/sxc_input/macro/inst_ok_6_e-e.vhd:
	* test/sxc_input/macro/inst_ok_6_e-rtl-a.vhd:
	* test/sxc_input/macro/inst_ok_7_e-c.vhd:
	* test/sxc_input/macro/inst_ok_7_e-e.vhd:
	* test/sxc_input/macro/inst_ok_7_e-rtl-a.vhd:
	* test/sxc_input/macro/inst_ok_8_e-c.vhd:
	* test/sxc_input/macro/inst_ok_8_e-e.vhd:
	* test/sxc_input/macro/inst_ok_8_e-rtl-a.vhd:
	* test/sxc_input/macro/inst_ok_9_e-c.vhd:
	* test/sxc_input/macro/inst_ok_9_e-e.vhd:
	* test/sxc_input/macro/inst_ok_9_e-rtl-a.vhd:
	* test/sxc_input/macro/inst_shadow_10_e-c.vhd:
	* test/sxc_input/macro/inst_shadow_10_e-e.vhd:
	* test/sxc_input/macro/inst_shadow_10_e-rtl-a.vhd:
	* test/sxc_input/macro/inst_shadow_1_e-c.vhd:
	* test/sxc_input/macro/inst_shadow_1_e-e.vhd:
	* test/sxc_input/macro/inst_shadow_1_e-rtl-a.vhd:
	* test/sxc_input/macro/inst_shadow_2_e-c.vhd:
	* test/sxc_input/macro/inst_shadow_2_e-e.vhd:
	* test/sxc_input/macro/inst_shadow_2_e-rtl-a.vhd:
	* test/sxc_input/macro/inst_shadow_3_e-c.vhd:
	* test/sxc_input/macro/inst_shadow_3_e-e.vhd:
	* test/sxc_input/macro/inst_shadow_3_e-rtl-a.vhd:
	* test/sxc_input/macro/inst_shadow_4_e-c.vhd:
	* test/sxc_input/macro/inst_shadow_4_e-e.vhd:
	* test/sxc_input/macro/inst_shadow_4_e-rtl-a.vhd:
	* test/sxc_input/macro/inst_shadow_5_e-c.vhd:
	* test/sxc_input/macro/inst_shadow_5_e-e.vhd:
	* test/sxc_input/macro/inst_shadow_5_e-rtl-a.vhd:
	* test/sxc_input/macro/inst_shadow_6_e-c.vhd:
	* test/sxc_input/macro/inst_shadow_6_e-e.vhd:
	* test/sxc_input/macro/inst_shadow_6_e-rtl-a.vhd:
	* test/sxc_input/macro/inst_shadow_7_e-c.vhd:
	* test/sxc_input/macro/inst_shadow_7_e-e.vhd:
	* test/sxc_input/macro/inst_shadow_7_e-rtl-a.vhd:
	* test/sxc_input/macro/inst_shadow_8_e-c.vhd:
	* test/sxc_input/macro/inst_shadow_8_e-e.vhd:
	* test/sxc_input/macro/inst_shadow_8_e-rtl-a.vhd:
	* test/sxc_input/macro/inst_shadow_9_e-c.vhd:
	* test/sxc_input/macro/inst_shadow_9_e-e.vhd:
	* test/sxc_input/macro/inst_shadow_9_e-rtl-a.vhd:
	* test/sxc_input/macro/inst_shadow_a_e-c.vhd:
	* test/sxc_input/macro/inst_shadow_a_e-e.vhd:
	* test/sxc_input/macro/inst_shadow_a_e-rtl-a.vhd:
	* test/sxc_input/macro/inst_shadow_b_e-c.vhd:
	* test/sxc_input/macro/inst_shadow_b_e-e.vhd:
	* test/sxc_input/macro/inst_shadow_b_e-rtl-a.vhd:
	* test/sxc_input/macro/inst_shadow_k1_k2_e-c.vhd:
	* test/sxc_input/macro/inst_shadow_k1_k2_e-e.vhd:
	* test/sxc_input/macro/inst_shadow_k1_k2_e-rtl-a.vhd:
	* test/sxc_input/macro/inst_shadow_k1_k4_e-c.vhd:
	* test/sxc_input/macro/inst_shadow_k1_k4_e-e.vhd:
	* test/sxc_input/macro/inst_shadow_k1_k4_e-rtl-a.vhd:
	* test/sxc_input/macro/inst_shadow_k3_k2_e-c.vhd:
	* test/sxc_input/macro/inst_shadow_k3_k2_e-e.vhd:
	* test/sxc_input/macro/inst_shadow_k3_k2_e-rtl-a.vhd:
	* test/sxc_input/macro/inst_shadow_k3_k4_e-c.vhd:
	* test/sxc_input/macro/inst_shadow_k3_k4_e-e.vhd:
	* test/sxc_input/macro/inst_shadow_k3_k4_e-rtl-a.vhd:
	* test/sxc_input/macro/inst_shadow_t_e-c.vhd:
	* test/sxc_input/macro/inst_shadow_t_e-e.vhd:
	* test/sxc_input/macro/inst_shadow_t_e-rtl-a.vhd:
	* test/sxc_input/macro/inst_t_e-e.vhd:
	* test/sxc_input/macro/inst_t_e-rtl-a.vhd:
	* test/sxc_input/macro/inst_t_e-rtl-conf-c.vhd:
	* test/sxc_input/macro/macro-a.vhd:
	* test/sxc_input/macro/macro-c.vhd:
	* test/sxc_input/macro/macro-e.vhd:
	* test/sxc_input/macro/macro-mixed.sxc:
	* test/sxc_input/macro/macro-t.out:
	* test/sxc_input/macro/macro-t.out.0:
	* test/sxc_input/macro/macro.pld:
	* test/sxc_input/macro/mix.cfg:
	* test/sxc_input/macro/mix_0.pl.out:
	* test/sxc_input/mde_tests.sxc:
	* test/sxc_input/mde_tests/conn_nreset/conn_nreset.sws:
	* test/sxc_input/mde_tests/conn_nreset/init-t.out:
	* test/sxc_input/mde_tests/conn_nreset/inst_a_e-e.vhd:
	* test/sxc_input/mde_tests/conn_nreset/inst_a_e-rtl-a.vhd:
	* test/sxc_input/mde_tests/conn_nreset/inst_b_e-e.vhd:
	* test/sxc_input/mde_tests/conn_nreset/inst_b_e-rtl-a.vhd:
	* test/sxc_input/mde_tests/conn_nreset/inst_c_e-e.vhd:
	* test/sxc_input/mde_tests/conn_nreset/inst_c_e-rtl-a.vhd:
	* test/sxc_input/mde_tests/conn_nreset/inst_d_e-e.vhd:
	* test/sxc_input/mde_tests/conn_nreset/inst_d_e-rtl-a.vhd:
	* test/sxc_input/mde_tests/conn_nreset/inst_e_e-e.vhd:
	* test/sxc_input/mde_tests/conn_nreset/inst_e_e-rtl-a.vhd:
	* test/sxc_input/mde_tests/conn_nreset/inst_ea_e-e.vhd:
	* test/sxc_input/mde_tests/conn_nreset/inst_ea_e-rtl-a.vhd:
	* test/sxc_input/mde_tests/conn_nreset/inst_eaa_e-e.vhd:
	* test/sxc_input/mde_tests/conn_nreset/inst_eaa_e-rtl-a.vhd:
	* test/sxc_input/mde_tests/conn_nreset/inst_eab_e.v:
	* test/sxc_input/mde_tests/conn_nreset/inst_eab_e.v.diff:
	* test/sxc_input/mde_tests/conn_nreset/inst_eac_e.v:
	* test/sxc_input/mde_tests/conn_nreset/inst_eac_e.v.diff:
	* test/sxc_input/mde_tests/conn_nreset/inst_eb_e-e.vhd:
	* test/sxc_input/mde_tests/conn_nreset/inst_eb_e-rtl-a.vhd:
	* test/sxc_input/mde_tests/conn_nreset/inst_eba_e-e.vhd:
	* test/sxc_input/mde_tests/conn_nreset/inst_eba_e-rtl-a.vhd:
	* test/sxc_input/mde_tests/conn_nreset/inst_ebb_e-e.vhd:
	* test/sxc_input/mde_tests/conn_nreset/inst_ebb_e-rtl-a.vhd:
	* test/sxc_input/mde_tests/conn_nreset/inst_ebc_e.v:
	* test/sxc_input/mde_tests/conn_nreset/inst_ebc_e.v.diff:
	* test/sxc_input/mde_tests/conn_nreset/inst_ec_e-e.vhd:
	* test/sxc_input/mde_tests/conn_nreset/inst_ec_e-rtl-a.vhd:
	* test/sxc_input/mde_tests/conn_nreset/inst_eca_e.v:
	* test/sxc_input/mde_tests/conn_nreset/inst_eca_e.v.diff:
	* test/sxc_input/mde_tests/conn_nreset/inst_ecb_e.v:
	* test/sxc_input/mde_tests/conn_nreset/inst_ecb_e.v.diff:
	* test/sxc_input/mde_tests/conn_nreset/inst_ecc_e.v:
	* test/sxc_input/mde_tests/conn_nreset/inst_ecc_e.v.diff:
	* test/sxc_input/mde_tests/conn_nreset/inst_ed_e-e.vhd:
	* test/sxc_input/mde_tests/conn_nreset/inst_ed_e-rtl-a.vhd:
	* test/sxc_input/mde_tests/conn_nreset/inst_eda_e.v:
	* test/sxc_input/mde_tests/conn_nreset/inst_eda_e.v.diff:
	* test/sxc_input/mde_tests/conn_nreset/inst_edb_e.v:
	* test/sxc_input/mde_tests/conn_nreset/inst_edb_e.v.diff:
	* test/sxc_input/mde_tests/conn_nreset/inst_ee_e.v:
	* test/sxc_input/mde_tests/conn_nreset/inst_ee_e.v.diff:
	* test/sxc_input/mde_tests/conn_nreset/inst_ef_e.v:
	* test/sxc_input/mde_tests/conn_nreset/inst_ef_e.v.diff:
	* test/sxc_input/mde_tests/conn_nreset/inst_eg_e.v:
	* test/sxc_input/mde_tests/conn_nreset/inst_eg_e.v.diff:
	* test/sxc_input/mde_tests/conn_nreset/inst_t_e-e.vhd:
	* test/sxc_input/mde_tests/conn_nreset/inst_t_e-rtl-a.vhd:
	* test/sxc_input/mde_tests/conn_nreset/mde_tests-c.vhd:
	* test/sxc_input/mde_tests/conn_nreset/mde_tests-mixed.sxc:
	* test/sxc_input/mde_tests/conn_nreset/mde_tests-t.out:
	* test/sxc_input/mde_tests/conn_nreset/mde_tests-t.out.0:
	* test/sxc_input/mde_tests/conn_nreset/mde_tests.pld:
	* test/sxc_input/mde_tests/conn_nreset/mix.cfg:
	* test/sxc_input/mde_tests/conn_nreset/mix_0.pl.out:
	* test/sxc_input/mde_tests/nreset2/mix.cfg:
	* test/sxc_input/nreset2.sxc:
	* test/sxc_input/nreset2/aou.v:
	* test/sxc_input/nreset2/aou.v.diff:
	* test/sxc_input/nreset2/cgu.v:
	* test/sxc_input/nreset2/cgu.v.diff:
	* test/sxc_input/nreset2/cpu.v:
	* test/sxc_input/nreset2/cpu.v.diff:
	* test/sxc_input/nreset2/ema.v:
	* test/sxc_input/nreset2/ema.v.diff:
	* test/sxc_input/nreset2/ga-e.vhd:
	* test/sxc_input/nreset2/ga-rtl-a.vhd:
	* test/sxc_input/nreset2/ga-rtl-conf-c.vhd:
	* test/sxc_input/nreset2/i58_io_logic.v:
	* test/sxc_input/nreset2/i58_io_logic.v.diff:
	* test/sxc_input/nreset2/ifu_top.v:
	* test/sxc_input/nreset2/ifu_top.v.diff:
	* test/sxc_input/nreset2/init-t.out:
	* test/sxc_input/nreset2/mdec_core-e.vhd:
	* test/sxc_input/nreset2/mdec_core-rtl-a.vhd:
	* test/sxc_input/nreset2/mdec_core-rtl-conf-c.vhd:
	* test/sxc_input/nreset2/mix.cfg:
	* test/sxc_input/nreset2/mix_0.pl.out:
	* test/sxc_input/nreset2/nreset2-a.vhd:
	* test/sxc_input/nreset2/nreset2-c.vhd:
	* test/sxc_input/nreset2/nreset2-e.vhd:
	* test/sxc_input/nreset2/nreset2-mixed.sxc:
	* test/sxc_input/nreset2/nreset2-t.out:
	* test/sxc_input/nreset2/nreset2-t.out.0:
	* test/sxc_input/nreset2/nreset2.pld:
	* test/sxc_input/nreset2/pdu.v:
	* test/sxc_input/nreset2/pdu.v.diff:
	* test/sxc_input/nreset2/tsd_top.v:
	* test/sxc_input/nreset2/tsd_top.v.diff:
	* test/sxc_input/nreset2/vip-e.vhd:
	* test/sxc_input/nreset2/vip-rtl-a.vhd:
	* test/sxc_input/nreset2/vip-rtl-c0-c.vhd:
	* test/sxc_input/nreset2/vo-e.vhd:
	* test/sxc_input/nreset2/vo-rtl-a.vhd:
	* test/sxc_input/nreset2/vo-rtl-conf-c.vhd:
	* test/sxc_input/nreset2/vor-e.vhd:
	* test/sxc_input/nreset2/vor-rtl-a.vhd:
	* test/sxc_input/nreset2/vor-rtl-conf-c.vhd:
	* test/sxc_input/open.sxc:
	* test/sxc_input/open/init-t.out:
	* test/sxc_input/open/inst_a_e-e.vhd:
	* test/sxc_input/open/inst_a_e-rtl-a.vhd:
	* test/sxc_input/open/inst_a_e-rtl-conf-c.vhd:
	* test/sxc_input/open/inst_b_e-e.vhd:
	* test/sxc_input/open/inst_b_e-rtl-a.vhd:
	* test/sxc_input/open/inst_b_e-rtl-conf-c.vhd:
	* test/sxc_input/open/inst_t_e-e.vhd:
	* test/sxc_input/open/inst_t_e-rtl-a.vhd:
	* test/sxc_input/open/inst_t_e-rtl-conf-c.vhd:
	* test/sxc_input/open/mix.cfg:
	* test/sxc_input/open/mix_0.pl.out:
	* test/sxc_input/open/open-mixed.sxc:
	* test/sxc_input/open/open-t.out:
	* test/sxc_input/open/open-t.out.0:
	* test/sxc_input/open/open.pld:
	* test/sxc_input/open/verilog/inst_t_e.:
	* test/sxc_input/open/verilog/inst_t_e.v:
	* test/sxc_input/open/verilog/inst_t_e.v.diff:
	* test/sxc_input/open/verilog/mix.cfg:
	* test/sxc_input/open/verilog/mix_0.pl.out:
	* test/sxc_input/open/verilog/open-a.vhd:
	* test/sxc_input/open/verilog/open-c.vhd:
	* test/sxc_input/open/verilog/open-e.vhd:
	* test/sxc_input/open/verilog/open-mixed.sxc:
	* test/sxc_input/open/verilog/open-t.out:
	* test/sxc_input/open/verilog/open-t.out.0:
	* test/sxc_input/open/verilog/open.pld:
	* test/sxc_input/padio.sxc:
	* test/sxc_input/padio/a_clk-e.vhd:
	* test/sxc_input/padio/a_clk-rtl-a.vhd:
	* test/sxc_input/padio/bus/a_clk-e.vhd:
	* test/sxc_input/padio/bus/a_clk-rtl-a.vhd:
	* test/sxc_input/padio/bus/a_clk-rtl-conf-c.vhd:
	* test/sxc_input/padio/bus/ddrv4-e.vhd:
	* test/sxc_input/padio/bus/ddrv4-rtl-a.vhd:
	* test/sxc_input/padio/bus/ddrv4-rtl-conf-c.vhd:
	* test/sxc_input/padio/bus/init-t.out:
	* test/sxc_input/padio/bus/ioblock0_e-conf-c.vhd:
	* test/sxc_input/padio/bus/ioblock0_e-e.vhd:
	* test/sxc_input/padio/bus/ioblock0_e-rtl-a.vhd:
	* test/sxc_input/padio/bus/ioblock1_e-conf-c.vhd:
	* test/sxc_input/padio/bus/ioblock1_e-e.vhd:
	* test/sxc_input/padio/bus/ioblock1_e-rtl-a.vhd:
	* test/sxc_input/padio/bus/ioblock3_e-conf-c.vhd:
	* test/sxc_input/padio/bus/ioblock3_e-e.vhd:
	* test/sxc_input/padio/bus/ioblock3_e-rtl-a.vhd:
	* test/sxc_input/padio/bus/ios_e-conf-c.vhd:
	* test/sxc_input/padio/bus/ios_e-e.vhd:
	* test/sxc_input/padio/bus/ios_e-rtl-a.vhd:
	* test/sxc_input/padio/bus/mix.cfg:
	* test/sxc_input/padio/bus/mix_0.pl.out:
	* test/sxc_input/padio/bus/pad_pads_e-conf-c.vhd:
	* test/sxc_input/padio/bus/pad_pads_e-e.vhd:
	* test/sxc_input/padio/bus/pad_pads_e-rtl-a.vhd:
	* test/sxc_input/padio/bus/padio-a.vhd:
	* test/sxc_input/padio/bus/padio-c.vhd:
	* test/sxc_input/padio/bus/padio-e.vhd:
	* test/sxc_input/padio/bus/padio-mixed.sxc:
	* test/sxc_input/padio/bus/padio-t.out:
	* test/sxc_input/padio/bus/padio-t.out.0:
	* test/sxc_input/padio/bus/padio.pld:
	* test/sxc_input/padio/ddrv4-e.vhd:
	* test/sxc_input/padio/ddrv4-rtl-a.vhd:
	* test/sxc_input/padio/given/a_clk-e.vhd:
	* test/sxc_input/padio/given/a_clk-rtl-a.vhd:
	* test/sxc_input/padio/given/a_clk-rtl-conf-c.vhd:
	* test/sxc_input/padio/given/ddrv4-e.vhd:
	* test/sxc_input/padio/given/ddrv4-rtl-a.vhd:
	* test/sxc_input/padio/given/ddrv4-rtl-conf-c.vhd:
	* test/sxc_input/padio/given/init-t.out:
	* test/sxc_input/padio/given/ioblock0_e-conf-c.vhd:
	* test/sxc_input/padio/given/ioblock0_e-e.vhd:
	* test/sxc_input/padio/given/ioblock0_e-rtl-a.vhd:
	* test/sxc_input/padio/given/ioblock1_e-conf-c.vhd:
	* test/sxc_input/padio/given/ioblock1_e-e.vhd:
	* test/sxc_input/padio/given/ioblock1_e-rtl-a.vhd:
	* test/sxc_input/padio/given/ioblock3_e-conf-c.vhd:
	* test/sxc_input/padio/given/ioblock3_e-e.vhd:
	* test/sxc_input/padio/given/ioblock3_e-rtl-a.vhd:
	* test/sxc_input/padio/given/ios_e-conf-c.vhd:
	* test/sxc_input/padio/given/ios_e-e.vhd:
	* test/sxc_input/padio/given/ios_e-rtl-a.vhd:
	* test/sxc_input/padio/given/mix.cfg:
	* test/sxc_input/padio/given/mix_0.pl.out:
	* test/sxc_input/padio/given/pad_pads_e-conf-c.vhd:
	* test/sxc_input/padio/given/pad_pads_e-e.vhd:
	* test/sxc_input/padio/given/pad_pads_e-rtl-a.vhd:
	* test/sxc_input/padio/given/padio-a.vhd:
	* test/sxc_input/padio/given/padio-c.vhd:
	* test/sxc_input/padio/given/padio-e.vhd:
	* test/sxc_input/padio/given/padio-mixed.sxc:
	* test/sxc_input/padio/given/padio-mixed.xls#:
	* test/sxc_input/padio/given/padio-t.out:
	* test/sxc_input/padio/given/padio-t.out.0:
	* test/sxc_input/padio/given/padio.pld:
	* test/sxc_input/padio/init-t.out:
	* test/sxc_input/padio/ioblock0_e-e.vhd:
	* test/sxc_input/padio/ioblock0_e-rtl-a.vhd:
	* test/sxc_input/padio/ioblock1_e-e.vhd:
	* test/sxc_input/padio/ioblock1_e-rtl-a.vhd:
	* test/sxc_input/padio/ioblock3_e-e.vhd:
	* test/sxc_input/padio/ioblock3_e-rtl-a.vhd:
	* test/sxc_input/padio/ios_e-e.vhd:
	* test/sxc_input/padio/ios_e-rtl-a.vhd:
	* test/sxc_input/padio/mix.cfg:
	* test/sxc_input/padio/mix_0.pl.out:
	* test/sxc_input/padio/names/a_clk-e.vhd:
	* test/sxc_input/padio/names/a_clk-rtl-a.vhd:
	* test/sxc_input/padio/names/a_clk-rtl-conf-c.vhd:
	* test/sxc_input/padio/names/ddrv4-e.vhd:
	* test/sxc_input/padio/names/ddrv4-rtl-a.vhd:
	* test/sxc_input/padio/names/ddrv4-rtl-conf-c.vhd:
	* test/sxc_input/padio/names/init-t.out:
	* test/sxc_input/padio/names/ioblock0_e-conf-c.vhd:
	* test/sxc_input/padio/names/ioblock0_e-e.vhd:
	* test/sxc_input/padio/names/ioblock0_e-rtl-a.vhd:
	* test/sxc_input/padio/names/ioblock1_e-conf-c.vhd:
	* test/sxc_input/padio/names/ioblock1_e-e.vhd:
	* test/sxc_input/padio/names/ioblock1_e-rtl-a.vhd:
	* test/sxc_input/padio/names/ioblock3_e-conf-c.vhd:
	* test/sxc_input/padio/names/ioblock3_e-e.vhd:
	* test/sxc_input/padio/names/ioblock3_e-rtl-a.vhd:
	* test/sxc_input/padio/names/ios_e-conf-c.vhd:
	* test/sxc_input/padio/names/ios_e-e.vhd:
	* test/sxc_input/padio/names/ios_e-rtl-a.vhd:
	* test/sxc_input/padio/names/mix.cfg:
	* test/sxc_input/padio/names/mix_0.pl.out:
	* test/sxc_input/padio/names/pad_pads_e-conf-c.vhd:
	* test/sxc_input/padio/names/pad_pads_e-e.vhd:
	* test/sxc_input/padio/names/pad_pads_e-rtl-a.vhd:
	* test/sxc_input/padio/names/padio-a.vhd:
	* test/sxc_input/padio/names/padio-c.vhd:
	* test/sxc_input/padio/names/padio-e.vhd:
	* test/sxc_input/padio/names/padio-mixed.sxc:
	* test/sxc_input/padio/names/padio-t.out:
	* test/sxc_input/padio/names/padio-t.out.0:
	* test/sxc_input/padio/names/padio.pld:
	* test/sxc_input/padio/pad_pads_e-e.vhd:
	* test/sxc_input/padio/pad_pads_e-rtl-a.vhd:
	* test/sxc_input/padio/padio-a.vhd:
	* test/sxc_input/padio/padio-c.vhd:
	* test/sxc_input/padio/padio-e.vhd:
	* test/sxc_input/padio/padio-mixed.sxc:
	* test/sxc_input/padio/padio-t.out:
	* test/sxc_input/padio/padio-t.out.0:
	* test/sxc_input/padio/padio.pld:
	* test/sxc_input/padio2.sxc:
	* test/sxc_input/padio2/init-t.out:
	* test/sxc_input/padio2/mix.cfg:
	* test/sxc_input/padio2/mix_0.pl.out:
	* test/sxc_input/padio2/pad_tb-e.vhd:
	* test/sxc_input/padio2/pad_tb-struct-a.vhd:
	* test/sxc_input/padio2/pad_tb-struct-conf-c.vhd:
	* test/sxc_input/padio2/padframe-e.vhd:
	* test/sxc_input/padio2/padframe-struct-a.vhd:
	* test/sxc_input/padio2/padframe-struct-a.vhd.diff:
	* test/sxc_input/padio2/padframe-struct-conf-c.vhd:
	* test/sxc_input/padio2/padio2-a.vhd:
	* test/sxc_input/padio2/padio2-c.vhd:
	* test/sxc_input/padio2/padio2-e.vhd:
	* test/sxc_input/padio2/padio2-mixed.sxc:
	* test/sxc_input/padio2/padio2-t.out:
	* test/sxc_input/padio2/padio2-t.out.0:
	* test/sxc_input/padio2/padio2.pld:
	* test/sxc_input/padio2/pads_eastnord-e.vhd:
	* test/sxc_input/padio2/pads_eastnord-e.vhd.diff:
	* test/sxc_input/padio2/pads_eastnord-struct-a.vhd:
	* test/sxc_input/padio2/pads_eastnord-struct-a.vhd.diff:
	* test/sxc_input/padio2/pads_eastnord-struct-conf-c.vhd:
	* test/sxc_input/padio2/pads_eastsouth-e.vhd:
	* test/sxc_input/padio2/pads_eastsouth-e.vhd.diff:
	* test/sxc_input/padio2/pads_eastsouth-struct-a.vhd:
	* test/sxc_input/padio2/pads_eastsouth-struct-a.vhd.diff:
	* test/sxc_input/padio2/pads_eastsouth-struct-conf-c.vhd:
	* test/sxc_input/padio2/pads_westsouth-e.vhd:
	* test/sxc_input/padio2/pads_westsouth-e.vhd.diff:
	* test/sxc_input/padio2/pads_westsouth-struct-a.vhd:
	* test/sxc_input/padio2/pads_westsouth-struct-a.vhd.diff:
	* test/sxc_input/padio2/pads_westsouth-struct-conf-c.vhd:
	* test/sxc_input/sigport.sxc:
	* test/sxc_input/sigport/ent_a-RTL-CONF-c.vhd:
	* test/sxc_input/sigport/ent_a-e.vhd:
	* test/sxc_input/sigport/ent_a-rtl-a.vhd:
	* test/sxc_input/sigport/ent_aa-RTL-CONF-c.vhd:
	* test/sxc_input/sigport/ent_aa-e.vhd:
	* test/sxc_input/sigport/ent_aa-rtl-a.vhd:
	* test/sxc_input/sigport/ent_ab-RTL-CONF-c.vhd:
	* test/sxc_input/sigport/ent_ab-e.vhd:
	* test/sxc_input/sigport/ent_ab-rtl-a.vhd:
	* test/sxc_input/sigport/ent_ac-RTL-CONF-c.vhd:
	* test/sxc_input/sigport/ent_ac-e.vhd:
	* test/sxc_input/sigport/ent_ac-rtl-a.vhd:
	* test/sxc_input/sigport/ent_ad-RTL-CONF-c.vhd:
	* test/sxc_input/sigport/ent_ad-e.vhd:
	* test/sxc_input/sigport/ent_ad-rtl-a.vhd:
	* test/sxc_input/sigport/ent_ae-RTL-CONF-c.vhd:
	* test/sxc_input/sigport/ent_ae-e.vhd:
	* test/sxc_input/sigport/ent_ae-rtl-a.vhd:
	* test/sxc_input/sigport/ent_b-RTL-CONF-c.vhd:
	* test/sxc_input/sigport/ent_b-e.vhd:
	* test/sxc_input/sigport/ent_b-rtl-a.vhd:
	* test/sxc_input/sigport/ent_ba-RTL-CONF-c.vhd:
	* test/sxc_input/sigport/ent_ba-e.vhd:
	* test/sxc_input/sigport/ent_ba-rtl-a.vhd:
	* test/sxc_input/sigport/ent_bb-RTL-CONF-c.vhd:
	* test/sxc_input/sigport/ent_bb-e.vhd:
	* test/sxc_input/sigport/ent_bb-rtl-a.vhd:
	* test/sxc_input/sigport/ent_t-RTL-CONF-c.vhd:
	* test/sxc_input/sigport/ent_t-e.vhd:
	* test/sxc_input/sigport/ent_t-rtl-a.vhd:
	* test/sxc_input/sigport/init-t.out:
	* test/sxc_input/sigport/mix.cfg:
	* test/sxc_input/sigport/mix_0.pl.out:
	* test/sxc_input/sigport/sigport-mixed.sxc:
	* test/sxc_input/sigport/sigport-t.out:
	* test/sxc_input/sigport/sigport-t.out.0:
	* test/sxc_input/sigport/sigport.pld:
	* test/sxc_input/sigport/sigport.sws:
	* test/sxc_input/sigport/use/ent_a-e.vhd:
	* test/sxc_input/sigport/use/ent_a-rtl-a.vhd:
	* test/sxc_input/sigport/use/ent_aa-e.vhd:
	* test/sxc_input/sigport/use/ent_aa-rtl-a.vhd:
	* test/sxc_input/sigport/use/ent_ab-e.vhd:
	* test/sxc_input/sigport/use/ent_ab-rtl-a.vhd:
	* test/sxc_input/sigport/use/ent_ac-e.vhd:
	* test/sxc_input/sigport/use/ent_ac-rtl-a.vhd:
	* test/sxc_input/sigport/use/ent_ad-e.vhd:
	* test/sxc_input/sigport/use/ent_ad-rtl-a.vhd:
	* test/sxc_input/sigport/use/ent_ae-e.vhd:
	* test/sxc_input/sigport/use/ent_ae-rtl-a.vhd:
	* test/sxc_input/sigport/use/ent_b.v:
	* test/sxc_input/sigport/use/ent_b.v.diff:
	* test/sxc_input/sigport/use/ent_ba.v:
	* test/sxc_input/sigport/use/ent_ba.v.diff:
	* test/sxc_input/sigport/use/ent_bb.v:
	* test/sxc_input/sigport/use/ent_bb.v.diff:
	* test/sxc_input/sigport/use/ent_t-e.vhd:
	* test/sxc_input/sigport/use/ent_t-rtl-a.vhd:
	* test/sxc_input/sigport/use/init-t.out:
	* test/sxc_input/sigport/use/mix.cfg:
	* test/sxc_input/sigport/use/mix_0.pl.out:
	* test/sxc_input/sigport/use/sigport-c.vhd:
	* test/sxc_input/sigport/use/sigport-mixed.sxc:
	* test/sxc_input/sigport/use/sigport-t.out:
	* test/sxc_input/sigport/use/sigport-t.out.0:
	* test/sxc_input/sigport/use/sigport.pld:
	* test/sxc_input/sigport/verilog/ent_a-e.vhd:
	* test/sxc_input/sigport/verilog/ent_a-rtl-a.vhd:
	* test/sxc_input/sigport/verilog/ent_aa-e.vhd:
	* test/sxc_input/sigport/verilog/ent_aa-rtl-a.vhd:
	* test/sxc_input/sigport/verilog/ent_ab-e.vhd:
	* test/sxc_input/sigport/verilog/ent_ab-rtl-a.vhd:
	* test/sxc_input/sigport/verilog/ent_ac-e.vhd:
	* test/sxc_input/sigport/verilog/ent_ac-rtl-a.vhd:
	* test/sxc_input/sigport/verilog/ent_ad-e.vhd:
	* test/sxc_input/sigport/verilog/ent_ad-rtl-a.vhd:
	* test/sxc_input/sigport/verilog/ent_ae-e.vhd:
	* test/sxc_input/sigport/verilog/ent_ae-rtl-a.vhd:
	* test/sxc_input/sigport/verilog/ent_b.v:
	* test/sxc_input/sigport/verilog/ent_b.v.diff:
	* test/sxc_input/sigport/verilog/ent_ba.v:
	* test/sxc_input/sigport/verilog/ent_ba.v.diff:
	* test/sxc_input/sigport/verilog/ent_bb.v:
	* test/sxc_input/sigport/verilog/ent_bb.v.diff:
	* test/sxc_input/sigport/verilog/ent_t-e.vhd:
	* test/sxc_input/sigport/verilog/ent_t-rtl-a.vhd:
	* test/sxc_input/sigport/verilog/init-t.out:
	* test/sxc_input/sigport/verilog/mix.cfg:
	* test/sxc_input/sigport/verilog/mix_0.pl.out:
	* test/sxc_input/sigport/verilog/sigport-c.vhd:
	* test/sxc_input/sigport/verilog/sigport-mixed.sxc:
	* test/sxc_input/sigport/verilog/sigport-t.out:
	* test/sxc_input/sigport/verilog/sigport-t.out.0:
	* test/sxc_input/sigport/verilog/sigport.pld:
	* test/sxc_input/typecast.sxc:
	* test/sxc_input/typecast/init-t.out:
	* test/sxc_input/typecast/inst_a-e.vhd:
	* test/sxc_input/typecast/inst_a-rtl-a.vhd:
	* test/sxc_input/typecast/inst_a-rtl-conf-c.vhd:
	* test/sxc_input/typecast/inst_aa-e.vhd:
	* test/sxc_input/typecast/inst_aa-rtl-a.vhd:
	* test/sxc_input/typecast/inst_ab-e.vhd:
	* test/sxc_input/typecast/inst_ab-rtl-a.vhd:
	* test/sxc_input/typecast/mix.cfg:
	* test/sxc_input/typecast/mix_0.pl.out:
	* test/sxc_input/typecast/typecast-a.vhd:
	* test/sxc_input/typecast/typecast-c.vhd:
	* test/sxc_input/typecast/typecast-e.vhd:
	* test/sxc_input/typecast/typecast-mixed.sxc:
	* test/sxc_input/typecast/typecast-t.out:
	* test/sxc_input/typecast/typecast-t.out.0:
	* test/sxc_input/typecast/typecast.pld:
	* test/sxc_input/verilog.sxc:
	* test/sxc_input/verilog/ent_a.v:
	* test/sxc_input/verilog/ent_aa.v:
	* test/sxc_input/verilog/ent_ab.v:
	* test/sxc_input/verilog/ent_ac.v:
	* test/sxc_input/verilog/ent_ad.v:
	* test/sxc_input/verilog/ent_ae.v:
	* test/sxc_input/verilog/ent_b.v:
	* test/sxc_input/verilog/ent_ba.v:
	* test/sxc_input/verilog/ent_bb.v:
	* test/sxc_input/verilog/ent_t.v:
	* test/sxc_input/verilog/init-t.out:
	* test/sxc_input/verilog/mix.cfg:
	* test/sxc_input/verilog/mix_0.pl.out:
	* test/sxc_input/verilog/mixed/ent_a.v:
	* test/sxc_input/verilog/mixed/ent_a.v.diff:
	* test/sxc_input/verilog/mixed/ent_aa-e.vhd:
	* test/sxc_input/verilog/mixed/ent_aa-rtl-a.vhd:
	* test/sxc_input/verilog/mixed/ent_aa-rtl-conf-c.vhd:
	* test/sxc_input/verilog/mixed/ent_aa.v:
	* test/sxc_input/verilog/mixed/ent_ab-e.vhd:
	* test/sxc_input/verilog/mixed/ent_ab-rtl-a.vhd:
	* test/sxc_input/verilog/mixed/ent_ab-rtl-conf-c.vhd:
	* test/sxc_input/verilog/mixed/ent_ab.v:
	* test/sxc_input/verilog/mixed/ent_ac.v:
	* test/sxc_input/verilog/mixed/ent_ac.v.diff:
	* test/sxc_input/verilog/mixed/ent_ad-e.vhd:
	* test/sxc_input/verilog/mixed/ent_ad-e.vhd.diff:
	* test/sxc_input/verilog/mixed/ent_ad-rtl-a.vhd:
	* test/sxc_input/verilog/mixed/ent_ad-rtl-conf-c.vhd:
	* test/sxc_input/verilog/mixed/ent_ad.v:
	* test/sxc_input/verilog/mixed/ent_ae-e.vhd:
	* test/sxc_input/verilog/mixed/ent_ae-rtl-a.vhd:
	* test/sxc_input/verilog/mixed/ent_ae-rtl-conf-c.vhd:
	* test/sxc_input/verilog/mixed/ent_ae.v:
	* test/sxc_input/verilog/mixed/ent_b-e.vhd:
	* test/sxc_input/verilog/mixed/ent_b-rtl-a.vhd:
	* test/sxc_input/verilog/mixed/ent_b-rtl-conf-c.vhd:
	* test/sxc_input/verilog/mixed/ent_b.v:
	* test/sxc_input/verilog/mixed/ent_ba.v:
	* test/sxc_input/verilog/mixed/ent_ba.v.diff:
	* test/sxc_input/verilog/mixed/ent_bb-e.vhd:
	* test/sxc_input/verilog/mixed/ent_bb-rtl-a.vhd:
	* test/sxc_input/verilog/mixed/ent_bb-rtl-conf-c.vhd:
	* test/sxc_input/verilog/mixed/ent_bb.v:
	* test/sxc_input/verilog/mixed/ent_t-e.vhd:
	* test/sxc_input/verilog/mixed/ent_t-rtl-a.vhd:
	* test/sxc_input/verilog/mixed/ent_t-rtl-a.vhd.diff:
	* test/sxc_input/verilog/mixed/ent_t-rtl-conf-c.vhd:
	* test/sxc_input/verilog/mixed/ent_t.v:
	* test/sxc_input/verilog/mixed/init-t.out:
	* test/sxc_input/verilog/mixed/mix.cfg:
	* test/sxc_input/verilog/mixed/mix_0.pl.out:
	* test/sxc_input/verilog/mixed/verilog-a.vhd:
	* test/sxc_input/verilog/mixed/verilog-c.vhd:
	* test/sxc_input/verilog/mixed/verilog-e.vhd:
	* test/sxc_input/verilog/mixed/verilog-mixed.sxc:
	* test/sxc_input/verilog/mixed/verilog-t.out:
	* test/sxc_input/verilog/mixed/verilog-t.out.0:
	* test/sxc_input/verilog/mixed/verilog.pld:
	* test/sxc_input/verilog/verilog-a.vhd:
	* test/sxc_input/verilog/verilog-c.vhd:
	* test/sxc_input/verilog/verilog-e.vhd:
	* test/sxc_input/verilog/verilog-mixed.sxc:
	* test/sxc_input/verilog/verilog-t.out:
	* test/sxc_input/verilog/verilog-t.out.0:
	* test/sxc_input/verilog/verilog.pld:
	* test/sxc_input/verilog/vhdl/ent_a-e.vhd:
	* test/sxc_input/verilog/vhdl/ent_a-rtl-a.vhd:
	* test/sxc_input/verilog/vhdl/ent_a-rtl-conf-c.vhd:
	* test/sxc_input/verilog/vhdl/ent_a.v:
	* test/sxc_input/verilog/vhdl/ent_aa-e.vhd:
	* test/sxc_input/verilog/vhdl/ent_aa-rtl-a.vhd:
	* test/sxc_input/verilog/vhdl/ent_aa-rtl-conf-c.vhd:
	* test/sxc_input/verilog/vhdl/ent_aa.v:
	* test/sxc_input/verilog/vhdl/ent_ab-e.vhd:
	* test/sxc_input/verilog/vhdl/ent_ab-rtl-a.vhd:
	* test/sxc_input/verilog/vhdl/ent_ab-rtl-conf-c.vhd:
	* test/sxc_input/verilog/vhdl/ent_ab.v:
	* test/sxc_input/verilog/vhdl/ent_ac-e.vhd:
	* test/sxc_input/verilog/vhdl/ent_ac-rtl-a.vhd:
	* test/sxc_input/verilog/vhdl/ent_ac-rtl-conf-c.vhd:
	* test/sxc_input/verilog/vhdl/ent_ac.v:
	* test/sxc_input/verilog/vhdl/ent_ad-e.vhd:
	* test/sxc_input/verilog/vhdl/ent_ad-rtl-a.vhd:
	* test/sxc_input/verilog/vhdl/ent_ad-rtl-conf-c.vhd:
	* test/sxc_input/verilog/vhdl/ent_ad.v:
	* test/sxc_input/verilog/vhdl/ent_ae-e.vhd:
	* test/sxc_input/verilog/vhdl/ent_ae-rtl-a.vhd:
	* test/sxc_input/verilog/vhdl/ent_ae-rtl-conf-c.vhd:
	* test/sxc_input/verilog/vhdl/ent_ae.v:
	* test/sxc_input/verilog/vhdl/ent_b-e.vhd:
	* test/sxc_input/verilog/vhdl/ent_b-rtl-a.vhd:
	* test/sxc_input/verilog/vhdl/ent_b-rtl-conf-c.vhd:
	* test/sxc_input/verilog/vhdl/ent_b.v:
	* test/sxc_input/verilog/vhdl/ent_ba-e.vhd:
	* test/sxc_input/verilog/vhdl/ent_ba-rtl-a.vhd:
	* test/sxc_input/verilog/vhdl/ent_ba-rtl-conf-c.vhd:
	* test/sxc_input/verilog/vhdl/ent_ba.v:
	* test/sxc_input/verilog/vhdl/ent_bb-e.vhd:
	* test/sxc_input/verilog/vhdl/ent_bb-rtl-a.vhd:
	* test/sxc_input/verilog/vhdl/ent_bb-rtl-conf-c.vhd:
	* test/sxc_input/verilog/vhdl/ent_bb.v:
	* test/sxc_input/verilog/vhdl/ent_t-e.vhd:
	* test/sxc_input/verilog/vhdl/ent_t-rtl-a.vhd:
	* test/sxc_input/verilog/vhdl/ent_t-rtl-conf-c.vhd:
	* test/sxc_input/verilog/vhdl/ent_t.v:
	* test/sxc_input/verilog/vhdl/init-t.out:
	* test/sxc_input/verilog/vhdl/mix.cfg:
	* test/sxc_input/verilog/vhdl/mix_0.pl.out:
	* test/sxc_input/verilog/vhdl/verilog-a.vhd:
	* test/sxc_input/verilog/vhdl/verilog-c.vhd:
	* test/sxc_input/verilog/vhdl/verilog-e.vhd:
	* test/sxc_input/verilog/vhdl/verilog-mixed.sxc:
	* test/sxc_input/verilog/vhdl/verilog-t.out:
	* test/sxc_input/verilog/vhdl/verilog-t.out.0:
	* test/sxc_input/verilog/vhdl/verilog.pld:
	* test/t.pl:
	* test/test.pl:
	* test/xls_input/VGCA_IO.xls:
	* test/xls_input/autoopen.xls:
	* test/xls_input/autoopen/autoopen-a.vhd:
	* test/xls_input/autoopen/autoopen-c.vhd:
	* test/xls_input/autoopen/autoopen-debug.bat:
	* test/xls_input/autoopen/autoopen-e.vhd:
	* test/xls_input/autoopen/autoopen-mixed.xls:
	* test/xls_input/autoopen/autoopen-t.out:
	* test/xls_input/autoopen/autoopen-t.out.0:
	* test/xls_input/autoopen/autoopen-update.bat:
	* test/xls_input/autoopen/autoopen.bat:
	* test/xls_input/autoopen/autoopen.pld:
	* test/xls_input/autoopen/a~utoopen.pld:
	* test/xls_input/autoopen/init-t.out:
	* test/xls_input/autoopen/mix_0.pl.out:
	* test/xls_input/bitsplice.xls:
	* test/xls_input/bitsplice/bitsplice-c.vhd:
	* test/xls_input/bitsplice/bitsplice-mixed.xls:
	* test/xls_input/bitsplice/bitsplice-t.out:
	* test/xls_input/bitsplice/bitsplice-t.out.0:
	* test/xls_input/bitsplice/bitsplice-update.bat:
	* test/xls_input/bitsplice/bitsplice.bat:
	* test/xls_input/bitsplice/bitsplice.pld:
	* test/xls_input/bitsplice/bitsplice.sws:
	* test/xls_input/bitsplice/bitsplice2.sws:
	* test/xls_input/bitsplice/init-t.out:
	* test/xls_input/bitsplice/inst_a_e-e.vhd:
	* test/xls_input/bitsplice/inst_a_e-rtl-a.vhd:
	* test/xls_input/bitsplice/inst_b_e-e.vhd:
	* test/xls_input/bitsplice/inst_b_e-rtl-a.vhd:
	* test/xls_input/bitsplice/inst_e_e-e.vhd:
	* test/xls_input/bitsplice/inst_e_e-rtl-a.vhd:
	* test/xls_input/bitsplice/inst_ea_e-e.vhd:
	* test/xls_input/bitsplice/inst_ea_e-rtl-a.vhd:
	* test/xls_input/bitsplice/inst_eb_e-e.vhd:
	* test/xls_input/bitsplice/inst_eb_e-rtl-a.vhd:
	* test/xls_input/bitsplice/inst_ec_e-e.vhd:
	* test/xls_input/bitsplice/inst_ec_e-rtl-a.vhd:
	* test/xls_input/bitsplice/inst_ed_e-e.vhd:
	* test/xls_input/bitsplice/inst_ed_e-rtl-a.vhd:
	* test/xls_input/bitsplice/inst_t_e-e.vhd:
	* test/xls_input/bitsplice/inst_t_e-rtl-a.vhd:
	* test/xls_input/bitsplice/mix.cfg:
	* test/xls_input/bitsplice/mix_0.pl.out:
	* test/xls_input/bitsplice/verilog/bitsplice-c.vhd:
	* test/xls_input/bitsplice/verilog/bitsplice-debug.bat:
	* test/xls_input/bitsplice/verilog/bitsplice-mixed.xls:
	* test/xls_input/bitsplice/verilog/bitsplice-t.out:
	* test/xls_input/bitsplice/verilog/bitsplice-t.out.0:
	* test/xls_input/bitsplice/verilog/bitsplice-update.bat:
	* test/xls_input/bitsplice/verilog/bitsplice.bat:
	* test/xls_input/bitsplice/verilog/bitsplice.pld:
	* test/xls_input/bitsplice/verilog/init-t.out:
	* test/xls_input/bitsplice/verilog/inst_a_e.v:
	* test/xls_input/bitsplice/verilog/inst_a_e.v.diff:
	* test/xls_input/bitsplice/verilog/inst_b_e.v:
	* test/xls_input/bitsplice/verilog/inst_e_e.v:
	* test/xls_input/bitsplice/verilog/inst_ea_e.v:
	* test/xls_input/bitsplice/verilog/inst_eb_e.v:
	* test/xls_input/bitsplice/verilog/inst_ec_e.v:
	* test/xls_input/bitsplice/verilog/inst_ed_e.v:
	* test/xls_input/bitsplice/verilog/inst_t_e.v:
	* test/xls_input/bitsplice/verilog/mix.cfg:
	* test/xls_input/bitsplice/verilog/mix_0.pl.out:
	* test/xls_input/bug20030516.xls:
	* test/xls_input/case.xls:
	* test/xls_input/case/INST_AA_e-e.vhd:
	* test/xls_input/case/INST_AA_e-rtl-a.vhd:
	* test/xls_input/case/INST_AB_e-e.vhd:
	* test/xls_input/case/INST_AB_e-e.vhd.diff:
	* test/xls_input/case/INST_AB_e-rtl-a.vhd:
	* test/xls_input/case/INST_AB_e-rtl-a.vhd.diff:
	* test/xls_input/case/case-a.vhd:
	* test/xls_input/case/case-c.vhd:
	* test/xls_input/case/case-e.vhd:
	* test/xls_input/case/case-mixed.xls:
	* test/xls_input/case/case-t.out:
	* test/xls_input/case/case-t.out.0:
	* test/xls_input/case/case-update.bat:
	* test/xls_input/case/case.bat:
	* test/xls_input/case/case.pld:
	* test/xls_input/case/init-t.out:
	* test/xls_input/case/inst_A_e-e.vhd:
	* test/xls_input/case/inst_A_e-e.vhd.diff:
	* test/xls_input/case/inst_A_e-rtl-a.vhd:
	* test/xls_input/case/inst_A_e-rtl-a.vhd.diff:
	* test/xls_input/case/inst_aa_e.v:
	* test/xls_input/case/inst_aa_e.v.diff:
	* test/xls_input/case/inst_ac_e-e.vhd:
	* test/xls_input/case/inst_ac_e-rtl-a.vhd:
	* test/xls_input/case/inst_b_e-e.vhd:
	* test/xls_input/case/inst_b_e-rtl-a.vhd:
	* test/xls_input/case/inst_t_e-e.vhd:
	* test/xls_input/case/inst_t_e-rtl-a.vhd:
	* test/xls_input/case/mix.cfg:
	* test/xls_input/case/mix_0.pl.out:
	* test/xls_input/conf.xls:
	* test/xls_input/conf/conf-a.vhd:
	* test/xls_input/conf/conf-c.vhd:
	* test/xls_input/conf/conf-debug.bat:
	* test/xls_input/conf/conf-e.vhd:
	* test/xls_input/conf/conf-mixed.xls:
	* test/xls_input/conf/conf-t.out:
	* test/xls_input/conf/conf-t.out.0:
	* test/xls_input/conf/conf-update.bat:
	* test/xls_input/conf/conf.bat:
	* test/xls_input/conf/conf.pld:
	* test/xls_input/conf/ent_a.vhd:
	* test/xls_input/conf/ent_a.vhd.diff:
	* test/xls_input/conf/ent_aa.v:
	* test/xls_input/conf/ent_ab.v:
	* test/xls_input/conf/ent_ac.v:
	* test/xls_input/conf/ent_ad.vhd:
	* test/xls_input/conf/ent_ad.vhd.diff:
	* test/xls_input/conf/ent_ae.v:
	* test/xls_input/conf/ent_b.v:
	* test/xls_input/conf/ent_ba.v:
	* test/xls_input/conf/ent_bb.v:
	* test/xls_input/conf/ent_t.vhd:
	* test/xls_input/conf/ent_t.vhd.diff:
	* test/xls_input/conf/init-t.out:
	* test/xls_input/conf/mix.cfg:
	* test/xls_input/conf/mix_0.pl.out:
	* test/xls_input/configuration.xls:
	* test/xls_input/configuration/configuration-a.vhd:
	* test/xls_input/configuration/configuration-c.vhd:
	* test/xls_input/configuration/configuration-debug.bat:
	* test/xls_input/configuration/configuration-e.vhd:
	* test/xls_input/configuration/configuration-mixed.xls:
	* test/xls_input/configuration/configuration-t.out:
	* test/xls_input/configuration/configuration-t.out.0:
	* test/xls_input/configuration/configuration-update.bat:
	* test/xls_input/configuration/configuration.bat:
	* test/xls_input/configuration/configuration.pld:
	* test/xls_input/configuration/ent_a-e.vhd:
	* test/xls_input/configuration/ent_a-rtl-a.vhd:
	* test/xls_input/configuration/ent_a-rtl-conf-c.vhd:
	* test/xls_input/configuration/ent_b-e.vhd:
	* test/xls_input/configuration/ent_b-rtl-a.vhd:
	* test/xls_input/configuration/ent_b-rtl-conf-c.vhd:
	* test/xls_input/configuration/ent_t-e.vhd:
	* test/xls_input/configuration/ent_t-rtl-a.vhd:
	* test/xls_input/configuration/ent_t-rtl-conf-c.vhd:
	* test/xls_input/configuration/mix.cfg:
	* test/xls_input/configuration/mix_0.pl.out:
	* test/xls_input/constant.xls:
	* test/xls_input/constant/constant-c.vhd:
	* test/xls_input/constant/constant-mixed.xls:
	* test/xls_input/constant/constant-t.out:
	* test/xls_input/constant/constant-t.out.0:
	* test/xls_input/constant/constant-update.bat:
	* test/xls_input/constant/constant.bat:
	* test/xls_input/constant/constant.pld:
	* test/xls_input/constant/inst_a_e-e.vhd:
	* test/xls_input/constant/inst_a_e-rtl-a.vhd:
	* test/xls_input/constant/inst_aa_e-e.vhd:
	* test/xls_input/constant/inst_aa_e-rtl-a.vhd:
	* test/xls_input/constant/inst_ab_e-e.vhd:
	* test/xls_input/constant/inst_ab_e-rtl-a.vhd:
	* test/xls_input/constant/inst_ac_e-e.vhd:
	* test/xls_input/constant/inst_ac_e-rtl-a.vhd:
	* test/xls_input/constant/inst_ad_e-e.vhd:
	* test/xls_input/constant/inst_ad_e-rtl-a.vhd:
	* test/xls_input/constant/inst_ae_e-e.vhd:
	* test/xls_input/constant/inst_ae_e-rtl-a.vhd:
	* test/xls_input/constant/inst_e_e-e.vhd:
	* test/xls_input/constant/inst_e_e-rtl-a.vhd:
	* test/xls_input/constant/inst_ea_e-e.vhd:
	* test/xls_input/constant/inst_ea_e-rtl-a.vhd:
	* test/xls_input/constant/inst_t_e-e.vhd:
	* test/xls_input/constant/inst_t_e-rtl-a.vhd:
	* test/xls_input/constant/mix.cfg:
	* test/xls_input/constant/mix_0.pl.out:
	* test/xls_input/constant/t_constant.sws:
	* test/xls_input/constant/verilog/constant-a.vhd:
	* test/xls_input/constant/verilog/constant-c.vhd:
	* test/xls_input/constant/verilog/constant-debug.bat:
	* test/xls_input/constant/verilog/constant-e.vhd:
	* test/xls_input/constant/verilog/constant-mixed.xls:
	* test/xls_input/constant/verilog/constant-t.out:
	* test/xls_input/constant/verilog/constant-t.out.0:
	* test/xls_input/constant/verilog/constant-update.bat:
	* test/xls_input/constant/verilog/constant.bat:
	* test/xls_input/constant/verilog/constant.pld:
	* test/xls_input/constant/verilog/inst_a_e.v:
	* test/xls_input/constant/verilog/inst_aa_e.v:
	* test/xls_input/constant/verilog/inst_ab_e.v:
	* test/xls_input/constant/verilog/inst_ac_e.v:
	* test/xls_input/constant/verilog/inst_ad_e.v:
	* test/xls_input/constant/verilog/inst_ae_e.v:
	* test/xls_input/constant/verilog/inst_e_e.v:
	* test/xls_input/constant/verilog/inst_ea_e.v:
	* test/xls_input/constant/verilog/inst_t_e.v:
	* test/xls_input/constant/verilog/mix.cfg:
	* test/xls_input/constant/verilog/mix_0.pl.out:
	* test/xls_input/generic.xls:
	* test/xls_input/generic/generic-c.vhd:
	* test/xls_input/generic/generic-mixed.xls:
	* test/xls_input/generic/generic-t.out:
	* test/xls_input/generic/generic-t.out.0:
	* test/xls_input/generic/generic-update.bat:
	* test/xls_input/generic/generic.bat:
	* test/xls_input/generic/generic.pld:
	* test/xls_input/generic/inst_10_e-e.vhd:
	* test/xls_input/generic/inst_10_e-rtl-a.vhd:
	* test/xls_input/generic/inst_1_e-e.vhd:
	* test/xls_input/generic/inst_1_e-rtl-a.vhd:
	* test/xls_input/generic/inst_2_e-e.vhd:
	* test/xls_input/generic/inst_2_e-rtl-a.vhd:
	* test/xls_input/generic/inst_3_e-e.vhd:
	* test/xls_input/generic/inst_3_e-rtl-a.vhd:
	* test/xls_input/generic/inst_4_e-e.vhd:
	* test/xls_input/generic/inst_4_e-rtl-a.vhd:
	* test/xls_input/generic/inst_5_e-e.vhd:
	* test/xls_input/generic/inst_5_e-rtl-a.vhd:
	* test/xls_input/generic/inst_6_e-e.vhd:
	* test/xls_input/generic/inst_6_e-rtl-a.vhd:
	* test/xls_input/generic/inst_7_e-e.vhd:
	* test/xls_input/generic/inst_7_e-rtl-a.vhd:
	* test/xls_input/generic/inst_8_e-e.vhd:
	* test/xls_input/generic/inst_8_e-rtl-a.vhd:
	* test/xls_input/generic/inst_9_e-e.vhd:
	* test/xls_input/generic/inst_9_e-rtl-a.vhd:
	* test/xls_input/generic/inst_a_e-e.vhd:
	* test/xls_input/generic/inst_a_e-rtl-a.vhd:
	* test/xls_input/generic/inst_aa_e-e.vhd:
	* test/xls_input/generic/inst_aa_e-rtl-a.vhd:
	* test/xls_input/generic/inst_ab_e-e.vhd:
	* test/xls_input/generic/inst_ab_e-rtl-a.vhd:
	* test/xls_input/generic/inst_ac_e-e.vhd:
	* test/xls_input/generic/inst_ac_e-rtl-a.vhd:
	* test/xls_input/generic/inst_ad_e-e.vhd:
	* test/xls_input/generic/inst_ad_e-rtl-a.vhd:
	* test/xls_input/generic/inst_ae_e-e.vhd:
	* test/xls_input/generic/inst_ae_e-rtl-a.vhd:
	* test/xls_input/generic/inst_e_e-e.vhd:
	* test/xls_input/generic/inst_e_e-rtl-a.vhd:
	* test/xls_input/generic/inst_ea_e-e.vhd:
	* test/xls_input/generic/inst_ea_e-rtl-a.vhd:
	* test/xls_input/generic/inst_t_e-e.vhd:
	* test/xls_input/generic/inst_t_e-rtl-a.vhd:
	* test/xls_input/generic/mix.cfg:
	* test/xls_input/generic/mix_0.pl.out:
	* test/xls_input/generic/verilog/generic-a.vhd:
	* test/xls_input/generic/verilog/generic-c.vhd:
	* test/xls_input/generic/verilog/generic-debug.bat:
	* test/xls_input/generic/verilog/generic-e.vhd:
	* test/xls_input/generic/verilog/generic-mixed.xls:
	* test/xls_input/generic/verilog/generic-t.out:
	* test/xls_input/generic/verilog/generic-t.out.0:
	* test/xls_input/generic/verilog/generic-update.bat:
	* test/xls_input/generic/verilog/generic.bat:
	* test/xls_input/generic/verilog/generic.pld:
	* test/xls_input/generic/verilog/inst_10_e.v:
	* test/xls_input/generic/verilog/inst_1_e.v:
	* test/xls_input/generic/verilog/inst_2_e.v:
	* test/xls_input/generic/verilog/inst_3_e.v:
	* test/xls_input/generic/verilog/inst_4_e.v:
	* test/xls_input/generic/verilog/inst_5_e.v:
	* test/xls_input/generic/verilog/inst_6_e.v:
	* test/xls_input/generic/verilog/inst_7_e.v:
	* test/xls_input/generic/verilog/inst_8_e.v:
	* test/xls_input/generic/verilog/inst_9_e.v:
	* test/xls_input/generic/verilog/inst_a_e.v:
	* test/xls_input/generic/verilog/inst_aa_e.v:
	* test/xls_input/generic/verilog/inst_ab_e.v:
	* test/xls_input/generic/verilog/inst_ac_e.v:
	* test/xls_input/generic/verilog/inst_ad_e.v:
	* test/xls_input/generic/verilog/inst_ae_e.v:
	* test/xls_input/generic/verilog/inst_e_e.v:
	* test/xls_input/generic/verilog/inst_ea_e.v:
	* test/xls_input/generic/verilog/inst_t_e.v:
	* test/xls_input/generic/verilog/mix.cfg:
	* test/xls_input/generic/verilog/mix_0.pl.out:
	* test/xls_input/genwidth.xls:
	* test/xls_input/genwidth/genwidth-a.vhd:
	* test/xls_input/genwidth/genwidth-c.vhd:
	* test/xls_input/genwidth/genwidth-debug.bat:
	* test/xls_input/genwidth/genwidth-e.vhd:
	* test/xls_input/genwidth/genwidth-mixed.xls:
	* test/xls_input/genwidth/genwidth-t.out:
	* test/xls_input/genwidth/genwidth-t.out.0:
	* test/xls_input/genwidth/genwidth-update.bat:
	* test/xls_input/genwidth/genwidth.bat:
	* test/xls_input/genwidth/genwidth.pld:
	* test/xls_input/genwidth/inst_a_e-e.vhd:
	* test/xls_input/genwidth/inst_a_e-rtl-a.vhd:
	* test/xls_input/genwidth/inst_a_e-rtl-conf-c.vhd:
	* test/xls_input/genwidth/inst_aa_e-e.vhd:
	* test/xls_input/genwidth/inst_ab_e-e.vhd:
	* test/xls_input/genwidth/mix.cfg:
	* test/xls_input/genwidth/mix_0.pl.out:
	* test/xls_input/genwidth/verilog/genwidth-a.vhd:
	* test/xls_input/genwidth/verilog/genwidth-c.vhd:
	* test/xls_input/genwidth/verilog/genwidth-debug.bat:
	* test/xls_input/genwidth/verilog/genwidth-e.vhd:
	* test/xls_input/genwidth/verilog/genwidth-mixed.xls:
	* test/xls_input/genwidth/verilog/genwidth-t.out:
	* test/xls_input/genwidth/verilog/genwidth-t.out.0:
	* test/xls_input/genwidth/verilog/genwidth-update.bat:
	* test/xls_input/genwidth/verilog/genwidth.bat:
	* test/xls_input/genwidth/verilog/genwidth.pld:
	* test/xls_input/genwidth/verilog/inst_a_e.v:
	* test/xls_input/genwidth/verilog/mix.cfg:
	* test/xls_input/genwidth/verilog/mix_0.pl.out:
	* test/xls_input/highlow.xls:
	* test/xls_input/highlow/ent_a-e.vhd:
	* test/xls_input/highlow/ent_a-rtl-a.vhd:
	* test/xls_input/highlow/ent_b-e.vhd:
	* test/xls_input/highlow/ent_b-rtl-a.vhd:
	* test/xls_input/highlow/ent_t-e.vhd:
	* test/xls_input/highlow/ent_t-rtl-a.vhd:
	* test/xls_input/highlow/highlow-c.vhd:
	* test/xls_input/highlow/highlow-mixed.xls:
	* test/xls_input/highlow/highlow-t.out:
	* test/xls_input/highlow/highlow-t.out.0:
	* test/xls_input/highlow/highlow-update.bat:
	* test/xls_input/highlow/highlow.bat:
	* test/xls_input/highlow/highlow.pld:
	* test/xls_input/highlow/mix.cfg:
	* test/xls_input/highlow/mix_0.pl.out:
	* test/xls_input/highlow/verilog/ent_a.v:
	* test/xls_input/highlow/verilog/ent_b.v:
	* test/xls_input/highlow/verilog/ent_t.v:
	* test/xls_input/highlow/verilog/highlow-a.vhd:
	* test/xls_input/highlow/verilog/highlow-c.vhd:
	* test/xls_input/highlow/verilog/highlow-debug.bat:
	* test/xls_input/highlow/verilog/highlow-e.vhd:
	* test/xls_input/highlow/verilog/highlow-mixed.xls:
	* test/xls_input/highlow/verilog/highlow-t.out:
	* test/xls_input/highlow/verilog/highlow-t.out.0:
	* test/xls_input/highlow/verilog/highlow-update.bat:
	* test/xls_input/highlow/verilog/highlow.bat:
	* test/xls_input/highlow/verilog/highlow.pld:
	* test/xls_input/highlow/verilog/mix.cfg:
	* test/xls_input/highlow/verilog/mix_0.pl.out:
	* test/xls_input/init/ddrv4-e.vhd:
	* test/xls_input/init/init-t.out:
	* test/xls_input/init/init-t.out.0:
	* test/xls_input/init/init-target.xls:
	* test/xls_input/init/init.bat:
	* test/xls_input/init/init.xls:
	* test/xls_input/init/inst_aa_e-e.vhd:
	* test/xls_input/init/mix_0.pl.out:
	* test/xls_input/io.xls:
	* test/xls_input/io/inst_a_e-e.vhd:
	* test/xls_input/io/inst_a_e-rtl-a.vhd:
	* test/xls_input/io/inst_a_e-rtl-conf-c.vhd:
	* test/xls_input/io/inst_aa_e-e.vhd:
	* test/xls_input/io/inst_aa_e-rtl-a.vhd:
	* test/xls_input/io/inst_aa_e-rtl-conf-c.vhd:
	* test/xls_input/io/inst_ab_e-e.vhd:
	* test/xls_input/io/inst_ab_e-rtl-a.vhd:
	* test/xls_input/io/inst_ab_e-rtl-conf-c.vhd:
	* test/xls_input/io/inst_ac_e-e.vhd:
	* test/xls_input/io/inst_ac_e-rtl-a.vhd:
	* test/xls_input/io/inst_ac_e-rtl-conf-c.vhd:
	* test/xls_input/io/inst_t_e-e.vhd:
	* test/xls_input/io/inst_t_e-rtl-a.vhd:
	* test/xls_input/io/inst_t_e-rtl-conf-c.vhd:
	* test/xls_input/io/io-debug.bat:
	* test/xls_input/io/io-mixed.xls:
	* test/xls_input/io/io-t.out:
	* test/xls_input/io/io-t.out.0:
	* test/xls_input/io/io-update.bat:
	* test/xls_input/io/io.bat:
	* test/xls_input/io/io.pld:
	* test/xls_input/io/mix.cfg:
	* test/xls_input/io/mix_0.pl.out:
	* test/xls_input/io/verilog/inst_a_e.v:
	* test/xls_input/io/verilog/inst_aa_e.v:
	* test/xls_input/io/verilog/inst_ab_e.v:
	* test/xls_input/io/verilog/inst_ac_e.v:
	* test/xls_input/io/verilog/inst_t_e.v:
	* test/xls_input/io/verilog/io-a.vhd:
	* test/xls_input/io/verilog/io-c.vhd:
	* test/xls_input/io/verilog/io-debug.bat:
	* test/xls_input/io/verilog/io-e.vhd:
	* test/xls_input/io/verilog/io-mixed.xls:
	* test/xls_input/io/verilog/io-t.out:
	* test/xls_input/io/verilog/io-t.out.0:
	* test/xls_input/io/verilog/io-update.bat:
	* test/xls_input/io/verilog/io.bat:
	* test/xls_input/io/verilog/io.pld:
	* test/xls_input/io/verilog/mix.cfg:
	* test/xls_input/io/verilog/mix_0.pl.out:
	* test/xls_input/macro.xls:
	* test/xls_input/macro/inst_10_e-e.vhd:
	* test/xls_input/macro/inst_10_e-rtl-a.vhd:
	* test/xls_input/macro/inst_10_e-rtl-conf-c.vhd:
	* test/xls_input/macro/inst_1_e-e.vhd:
	* test/xls_input/macro/inst_1_e-rtl-a.vhd:
	* test/xls_input/macro/inst_1_e-rtl-conf-c.vhd:
	* test/xls_input/macro/inst_2_e-e.vhd:
	* test/xls_input/macro/inst_2_e-rtl-a.vhd:
	* test/xls_input/macro/inst_2_e-rtl-conf-c.vhd:
	* test/xls_input/macro/inst_3_e-e.vhd:
	* test/xls_input/macro/inst_3_e-rtl-a.vhd:
	* test/xls_input/macro/inst_3_e-rtl-conf-c.vhd:
	* test/xls_input/macro/inst_4_e-e.vhd:
	* test/xls_input/macro/inst_4_e-rtl-a.vhd:
	* test/xls_input/macro/inst_4_e-rtl-conf-c.vhd:
	* test/xls_input/macro/inst_5_e-e.vhd:
	* test/xls_input/macro/inst_5_e-rtl-a.vhd:
	* test/xls_input/macro/inst_5_e-rtl-conf-c.vhd:
	* test/xls_input/macro/inst_6_e-e.vhd:
	* test/xls_input/macro/inst_6_e-rtl-a.vhd:
	* test/xls_input/macro/inst_6_e-rtl-conf-c.vhd:
	* test/xls_input/macro/inst_7_e-e.vhd:
	* test/xls_input/macro/inst_7_e-rtl-a.vhd:
	* test/xls_input/macro/inst_7_e-rtl-conf-c.vhd:
	* test/xls_input/macro/inst_8_e-e.vhd:
	* test/xls_input/macro/inst_8_e-rtl-a.vhd:
	* test/xls_input/macro/inst_8_e-rtl-conf-c.vhd:
	* test/xls_input/macro/inst_9_e-e.vhd:
	* test/xls_input/macro/inst_9_e-rtl-a.vhd:
	* test/xls_input/macro/inst_9_e-rtl-conf-c.vhd:
	* test/xls_input/macro/inst_a_e-e.vhd:
	* test/xls_input/macro/inst_a_e-rtl-a.vhd:
	* test/xls_input/macro/inst_a_e-rtl-conf-c.vhd:
	* test/xls_input/macro/inst_b_e-e.vhd:
	* test/xls_input/macro/inst_b_e-rtl-a.vhd:
	* test/xls_input/macro/inst_b_e-rtl-conf-c.vhd:
	* test/xls_input/macro/inst_k1_k2_e-c.vhd:
	* test/xls_input/macro/inst_k1_k2_e-e.vhd:
	* test/xls_input/macro/inst_k1_k2_e-rtl-a.vhd:
	* test/xls_input/macro/inst_k1_k4_e-c.vhd:
	* test/xls_input/macro/inst_k1_k4_e-e.vhd:
	* test/xls_input/macro/inst_k1_k4_e-rtl-a.vhd:
	* test/xls_input/macro/inst_k3_k2_e-c.vhd:
	* test/xls_input/macro/inst_k3_k2_e-e.vhd:
	* test/xls_input/macro/inst_k3_k2_e-rtl-a.vhd:
	* test/xls_input/macro/inst_k3_k4_e-c.vhd:
	* test/xls_input/macro/inst_k3_k4_e-e.vhd:
	* test/xls_input/macro/inst_k3_k4_e-rtl-a.vhd:
	* test/xls_input/macro/inst_ok_10_e-c.vhd:
	* test/xls_input/macro/inst_ok_10_e-e.vhd:
	* test/xls_input/macro/inst_ok_10_e-rtl-a.vhd:
	* test/xls_input/macro/inst_ok_1_e-c.vhd:
	* test/xls_input/macro/inst_ok_1_e-e.vhd:
	* test/xls_input/macro/inst_ok_1_e-rtl-a.vhd:
	* test/xls_input/macro/inst_ok_2_e-c.vhd:
	* test/xls_input/macro/inst_ok_2_e-e.vhd:
	* test/xls_input/macro/inst_ok_2_e-rtl-a.vhd:
	* test/xls_input/macro/inst_ok_3_e-c.vhd:
	* test/xls_input/macro/inst_ok_3_e-e.vhd:
	* test/xls_input/macro/inst_ok_3_e-rtl-a.vhd:
	* test/xls_input/macro/inst_ok_4_e-c.vhd:
	* test/xls_input/macro/inst_ok_4_e-e.vhd:
	* test/xls_input/macro/inst_ok_4_e-rtl-a.vhd:
	* test/xls_input/macro/inst_ok_5_e-c.vhd:
	* test/xls_input/macro/inst_ok_5_e-e.vhd:
	* test/xls_input/macro/inst_ok_5_e-rtl-a.vhd:
	* test/xls_input/macro/inst_ok_6_e-c.vhd:
	* test/xls_input/macro/inst_ok_6_e-e.vhd:
	* test/xls_input/macro/inst_ok_6_e-rtl-a.vhd:
	* test/xls_input/macro/inst_ok_7_e-c.vhd:
	* test/xls_input/macro/inst_ok_7_e-e.vhd:
	* test/xls_input/macro/inst_ok_7_e-rtl-a.vhd:
	* test/xls_input/macro/inst_ok_8_e-c.vhd:
	* test/xls_input/macro/inst_ok_8_e-e.vhd:
	* test/xls_input/macro/inst_ok_8_e-rtl-a.vhd:
	* test/xls_input/macro/inst_ok_9_e-c.vhd:
	* test/xls_input/macro/inst_ok_9_e-e.vhd:
	* test/xls_input/macro/inst_ok_9_e-rtl-a.vhd:
	* test/xls_input/macro/inst_shadow_10_e-c.vhd:
	* test/xls_input/macro/inst_shadow_10_e-e.vhd:
	* test/xls_input/macro/inst_shadow_10_e-rtl-a.vhd:
	* test/xls_input/macro/inst_shadow_1_e-c.vhd:
	* test/xls_input/macro/inst_shadow_1_e-e.vhd:
	* test/xls_input/macro/inst_shadow_1_e-rtl-a.vhd:
	* test/xls_input/macro/inst_shadow_2_e-c.vhd:
	* test/xls_input/macro/inst_shadow_2_e-e.vhd:
	* test/xls_input/macro/inst_shadow_2_e-rtl-a.vhd:
	* test/xls_input/macro/inst_shadow_3_e-c.vhd:
	* test/xls_input/macro/inst_shadow_3_e-e.vhd:
	* test/xls_input/macro/inst_shadow_3_e-rtl-a.vhd:
	* test/xls_input/macro/inst_shadow_4_e-c.vhd:
	* test/xls_input/macro/inst_shadow_4_e-e.vhd:
	* test/xls_input/macro/inst_shadow_4_e-rtl-a.vhd:
	* test/xls_input/macro/inst_shadow_5_e-c.vhd:
	* test/xls_input/macro/inst_shadow_5_e-e.vhd:
	* test/xls_input/macro/inst_shadow_5_e-rtl-a.vhd:
	* test/xls_input/macro/inst_shadow_6_e-c.vhd:
	* test/xls_input/macro/inst_shadow_6_e-e.vhd:
	* test/xls_input/macro/inst_shadow_6_e-rtl-a.vhd:
	* test/xls_input/macro/inst_shadow_7_e-c.vhd:
	* test/xls_input/macro/inst_shadow_7_e-e.vhd:
	* test/xls_input/macro/inst_shadow_7_e-rtl-a.vhd:
	* test/xls_input/macro/inst_shadow_8_e-c.vhd:
	* test/xls_input/macro/inst_shadow_8_e-e.vhd:
	* test/xls_input/macro/inst_shadow_8_e-rtl-a.vhd:
	* test/xls_input/macro/inst_shadow_9_e-c.vhd:
	* test/xls_input/macro/inst_shadow_9_e-e.vhd:
	* test/xls_input/macro/inst_shadow_9_e-rtl-a.vhd:
	* test/xls_input/macro/inst_shadow_a_e-c.vhd:
	* test/xls_input/macro/inst_shadow_a_e-e.vhd:
	* test/xls_input/macro/inst_shadow_a_e-rtl-a.vhd:
	* test/xls_input/macro/inst_shadow_b_e-c.vhd:
	* test/xls_input/macro/inst_shadow_b_e-e.vhd:
	* test/xls_input/macro/inst_shadow_b_e-rtl-a.vhd:
	* test/xls_input/macro/inst_shadow_k1_k2_e-c.vhd:
	* test/xls_input/macro/inst_shadow_k1_k2_e-e.vhd:
	* test/xls_input/macro/inst_shadow_k1_k2_e-rtl-a.vhd:
	* test/xls_input/macro/inst_shadow_k1_k4_e-c.vhd:
	* test/xls_input/macro/inst_shadow_k1_k4_e-e.vhd:
	* test/xls_input/macro/inst_shadow_k1_k4_e-rtl-a.vhd:
	* test/xls_input/macro/inst_shadow_k3_k2_e-c.vhd:
	* test/xls_input/macro/inst_shadow_k3_k2_e-e.vhd:
	* test/xls_input/macro/inst_shadow_k3_k2_e-rtl-a.vhd:
	* test/xls_input/macro/inst_shadow_k3_k4_e-c.vhd:
	* test/xls_input/macro/inst_shadow_k3_k4_e-e.vhd:
	* test/xls_input/macro/inst_shadow_k3_k4_e-rtl-a.vhd:
	* test/xls_input/macro/inst_shadow_t_e-c.vhd:
	* test/xls_input/macro/inst_shadow_t_e-e.vhd:
	* test/xls_input/macro/inst_shadow_t_e-rtl-a.vhd:
	* test/xls_input/macro/inst_t_e-e.vhd:
	* test/xls_input/macro/inst_t_e-rtl-a.vhd:
	* test/xls_input/macro/inst_t_e-rtl-conf-c.vhd:
	* test/xls_input/macro/macro-a.vhd:
	* test/xls_input/macro/macro-c.vhd:
	* test/xls_input/macro/macro-e.vhd:
	* test/xls_input/macro/macro-mixed.xls:
	* test/xls_input/macro/macro-t.out:
	* test/xls_input/macro/macro-t.out.0:
	* test/xls_input/macro/macro-update.bat:
	* test/xls_input/macro/macro.bat:
	* test/xls_input/macro/macro.pld:
	* test/xls_input/macro/mix.cfg:
	* test/xls_input/macro/mix_0.pl.out:
	* test/xls_input/mde_tests.xls:
	* test/xls_input/mde_tests/conn_nreset/conn_nreset.sws:
	* test/xls_input/mde_tests/conn_nreset/inst_a_e-e.vhd:
	* test/xls_input/mde_tests/conn_nreset/inst_a_e-rtl-a.vhd:
	* test/xls_input/mde_tests/conn_nreset/inst_b_e-e.vhd:
	* test/xls_input/mde_tests/conn_nreset/inst_b_e-rtl-a.vhd:
	* test/xls_input/mde_tests/conn_nreset/inst_c_e-e.vhd:
	* test/xls_input/mde_tests/conn_nreset/inst_c_e-rtl-a.vhd:
	* test/xls_input/mde_tests/conn_nreset/inst_d_e-e.vhd:
	* test/xls_input/mde_tests/conn_nreset/inst_d_e-rtl-a.vhd:
	* test/xls_input/mde_tests/conn_nreset/inst_e_e-e.vhd:
	* test/xls_input/mde_tests/conn_nreset/inst_e_e-rtl-a.vhd:
	* test/xls_input/mde_tests/conn_nreset/inst_ea_e-e.vhd:
	* test/xls_input/mde_tests/conn_nreset/inst_ea_e-rtl-a.vhd:
	* test/xls_input/mde_tests/conn_nreset/inst_eaa_e-e.vhd:
	* test/xls_input/mde_tests/conn_nreset/inst_eaa_e-rtl-a.vhd:
	* test/xls_input/mde_tests/conn_nreset/inst_eab_e.v:
	* test/xls_input/mde_tests/conn_nreset/inst_eac_e.v:
	* test/xls_input/mde_tests/conn_nreset/inst_eb_e-e.vhd:
	* test/xls_input/mde_tests/conn_nreset/inst_eb_e-rtl-a.vhd:
	* test/xls_input/mde_tests/conn_nreset/inst_eba_e-e.vhd:
	* test/xls_input/mde_tests/conn_nreset/inst_eba_e-rtl-a.vhd:
	* test/xls_input/mde_tests/conn_nreset/inst_ebb_e-e.vhd:
	* test/xls_input/mde_tests/conn_nreset/inst_ebb_e-rtl-a.vhd:
	* test/xls_input/mde_tests/conn_nreset/inst_ebc_e.v:
	* test/xls_input/mde_tests/conn_nreset/inst_ec_e-e.vhd:
	* test/xls_input/mde_tests/conn_nreset/inst_ec_e-rtl-a.vhd:
	* test/xls_input/mde_tests/conn_nreset/inst_eca_e.v:
	* test/xls_input/mde_tests/conn_nreset/inst_ecb_e.v:
	* test/xls_input/mde_tests/conn_nreset/inst_ecc_e.v:
	* test/xls_input/mde_tests/conn_nreset/inst_ed_e-e.vhd:
	* test/xls_input/mde_tests/conn_nreset/inst_ed_e-rtl-a.vhd:
	* test/xls_input/mde_tests/conn_nreset/inst_eda_e.v:
	* test/xls_input/mde_tests/conn_nreset/inst_edb_e.v:
	* test/xls_input/mde_tests/conn_nreset/inst_ee_e.v:
	* test/xls_input/mde_tests/conn_nreset/inst_ef_e.v:
	* test/xls_input/mde_tests/conn_nreset/inst_eg_e.v:
	* test/xls_input/mde_tests/conn_nreset/inst_t_e-e.vhd:
	* test/xls_input/mde_tests/conn_nreset/inst_t_e-rtl-a.vhd:
	* test/xls_input/mde_tests/conn_nreset/mde_tests-c.vhd:
	* test/xls_input/mde_tests/conn_nreset/mde_tests-mixed.xls:
	* test/xls_input/mde_tests/conn_nreset/mde_tests-t.out:
	* test/xls_input/mde_tests/conn_nreset/mde_tests-t.out.0:
	* test/xls_input/mde_tests/conn_nreset/mde_tests-update.bat:
	* test/xls_input/mde_tests/conn_nreset/mde_tests.bat:
	* test/xls_input/mde_tests/conn_nreset/mde_tests.pld:
	* test/xls_input/mde_tests/conn_nreset/mix.cfg:
	* test/xls_input/mde_tests/conn_nreset/mix_0.pl.out:
	* test/xls_input/mde_tests/nreset2/inst_a_e-e.vhd:
	* test/xls_input/mde_tests/nreset2/inst_a_e-rtl-a.vhd:
	* test/xls_input/mde_tests/nreset2/inst_a_e-rtl-conf-c.vhd:
	* test/xls_input/mde_tests/nreset2/inst_b_e-e.vhd:
	* test/xls_input/mde_tests/nreset2/inst_b_e-rtl-a.vhd:
	* test/xls_input/mde_tests/nreset2/inst_b_e-rtl-conf-c.vhd:
	* test/xls_input/mde_tests/nreset2/inst_c_e-e.vhd:
	* test/xls_input/mde_tests/nreset2/inst_c_e-rtl-a.vhd:
	* test/xls_input/mde_tests/nreset2/inst_c_e-rtl-conf-c.vhd:
	* test/xls_input/mde_tests/nreset2/inst_d_e-e.vhd:
	* test/xls_input/mde_tests/nreset2/inst_d_e-rtl-a.vhd:
	* test/xls_input/mde_tests/nreset2/inst_d_e-rtl-conf-c.vhd:
	* test/xls_input/mde_tests/nreset2/inst_e_e-e.vhd:
	* test/xls_input/mde_tests/nreset2/inst_e_e-rtl-a.vhd:
	* test/xls_input/mde_tests/nreset2/inst_e_e-rtl-conf-c.vhd:
	* test/xls_input/mde_tests/nreset2/inst_ea_e-e.vhd:
	* test/xls_input/mde_tests/nreset2/inst_ea_e-rtl-a.vhd:
	* test/xls_input/mde_tests/nreset2/inst_ea_e-rtl-conf-c.vhd:
	* test/xls_input/mde_tests/nreset2/inst_eaa_e-e.vhd:
	* test/xls_input/mde_tests/nreset2/inst_eaa_e-rtl-a.vhd:
	* test/xls_input/mde_tests/nreset2/inst_eaa_e-rtl-conf-c.vhd:
	* test/xls_input/mde_tests/nreset2/inst_eab_e.v:
	* test/xls_input/mde_tests/nreset2/inst_eac_e.v:
	* test/xls_input/mde_tests/nreset2/inst_eb_e-e.vhd:
	* test/xls_input/mde_tests/nreset2/inst_eb_e-rtl-a.vhd:
	* test/xls_input/mde_tests/nreset2/inst_eb_e-rtl-conf-c.vhd:
	* test/xls_input/mde_tests/nreset2/inst_eba_e-e.vhd:
	* test/xls_input/mde_tests/nreset2/inst_eba_e-rtl-a.vhd:
	* test/xls_input/mde_tests/nreset2/inst_eba_e-rtl-conf-c.vhd:
	* test/xls_input/mde_tests/nreset2/inst_ebb_e-e.vhd:
	* test/xls_input/mde_tests/nreset2/inst_ebb_e-rtl-a.vhd:
	* test/xls_input/mde_tests/nreset2/inst_ebb_e-rtl-conf-c.vhd:
	* test/xls_input/mde_tests/nreset2/inst_ebc_e.v:
	* test/xls_input/mde_tests/nreset2/inst_ec_e-e.vhd:
	* test/xls_input/mde_tests/nreset2/inst_ec_e-rtl-a.vhd:
	* test/xls_input/mde_tests/nreset2/inst_ec_e-rtl-conf-c.vhd:
	* test/xls_input/mde_tests/nreset2/inst_eca_e.v:
	* test/xls_input/mde_tests/nreset2/inst_ecb_e.v:
	* test/xls_input/mde_tests/nreset2/inst_ecc_e.v:
	* test/xls_input/mde_tests/nreset2/inst_ed_e-e.vhd:
	* test/xls_input/mde_tests/nreset2/inst_ed_e-rtl-a.vhd:
	* test/xls_input/mde_tests/nreset2/inst_ed_e-rtl-conf-c.vhd:
	* test/xls_input/mde_tests/nreset2/inst_eda_e.v:
	* test/xls_input/mde_tests/nreset2/inst_edb_e.v:
	* test/xls_input/mde_tests/nreset2/inst_ee_e.v:
	* test/xls_input/mde_tests/nreset2/inst_ef_e.v:
	* test/xls_input/mde_tests/nreset2/inst_eg_e.v:
	* test/xls_input/mde_tests/nreset2/inst_t_e-e.vhd:
	* test/xls_input/mde_tests/nreset2/inst_t_e-rtl-a.vhd:
	* test/xls_input/mde_tests/nreset2/inst_t_e-rtl-conf-c.vhd:
	* test/xls_input/mde_tests/nreset2/mde_tests.pld:
	* test/xls_input/mde_tests/nreset2/mix.cfg:
	* test/xls_input/mde_tests/nreset2/mix_0.pl.out:
	* test/xls_input/nreset2.xls:
	* test/xls_input/nreset2/aou.v:
	* test/xls_input/nreset2/cgu.v:
	* test/xls_input/nreset2/cpu.v:
	* test/xls_input/nreset2/ema.v:
	* test/xls_input/nreset2/ga-e.vhd:
	* test/xls_input/nreset2/ga-rtl-a.vhd:
	* test/xls_input/nreset2/ga-rtl-conf-c.vhd:
	* test/xls_input/nreset2/i58_io_logic.v:
	* test/xls_input/nreset2/ifu_top.v:
	* test/xls_input/nreset2/mdec_core-e.vhd:
	* test/xls_input/nreset2/mdec_core-rtl-a.vhd:
	* test/xls_input/nreset2/mdec_core-rtl-conf-c.vhd:
	* test/xls_input/nreset2/mix.cfg:
	* test/xls_input/nreset2/mix_0.pl.out:
	* test/xls_input/nreset2/nreset2-a.vhd:
	* test/xls_input/nreset2/nreset2-c.vhd:
	* test/xls_input/nreset2/nreset2-debug.bat:
	* test/xls_input/nreset2/nreset2-e.vhd:
	* test/xls_input/nreset2/nreset2-mixed.xls:
	* test/xls_input/nreset2/nreset2-t.out:
	* test/xls_input/nreset2/nreset2-t.out.0:
	* test/xls_input/nreset2/nreset2-update.bat:
	* test/xls_input/nreset2/nreset2.bat:
	* test/xls_input/nreset2/nreset2.pld:
	* test/xls_input/nreset2/pdu.v:
	* test/xls_input/nreset2/tsd_top.v:
	* test/xls_input/nreset2/vip-e.vhd:
	* test/xls_input/nreset2/vip-rtl-a.vhd:
	* test/xls_input/nreset2/vip-rtl-c0-c.vhd:
	* test/xls_input/nreset2/vo-e.vhd:
	* test/xls_input/nreset2/vo-rtl-a.vhd:
	* test/xls_input/nreset2/vo-rtl-conf-c.vhd:
	* test/xls_input/nreset2/vor-e.vhd:
	* test/xls_input/nreset2/vor-rtl-a.vhd:
	* test/xls_input/nreset2/vor-rtl-conf-c.vhd:
	* test/xls_input/open.xls:
	* test/xls_input/open/init-t.out:
	* test/xls_input/open/inst_a_e-c.vhd:
	* test/xls_input/open/inst_a_e-e.vhd:
	* test/xls_input/open/inst_a_e-rtl-a.vhd:
	* test/xls_input/open/inst_a_e-rtl-conf-c.vhd:
	* test/xls_input/open/inst_b_e-c.vhd:
	* test/xls_input/open/inst_b_e-e.vhd:
	* test/xls_input/open/inst_b_e-rtl-a.vhd:
	* test/xls_input/open/inst_b_e-rtl-conf-c.vhd:
	* test/xls_input/open/inst_t_e-c.vhd:
	* test/xls_input/open/inst_t_e-e.vhd:
	* test/xls_input/open/inst_t_e-rtl-a.vhd:
	* test/xls_input/open/inst_t_e-rtl-conf-c.vhd:
	* test/xls_input/open/mix.cfg:
	* test/xls_input/open/mix_0.pl.out:
	* test/xls_input/open/open-mixed.xls:
	* test/xls_input/open/open-t.out:
	* test/xls_input/open/open-t.out.0:
	* test/xls_input/open/open-update.bat:
	* test/xls_input/open/open.bat:
	* test/xls_input/open/open.pld:
	* test/xls_input/open/verilog/inst_t_e.v:
	* test/xls_input/open/verilog/mix.cfg:
	* test/xls_input/open/verilog/mix_0.pl.out:
	* test/xls_input/open/verilog/open-a.vhd:
	* test/xls_input/open/verilog/open-c.vhd:
	* test/xls_input/open/verilog/open-e.vhd:
	* test/xls_input/open/verilog/open-mixed.xls:
	* test/xls_input/open/verilog/open-t.out:
	* test/xls_input/open/verilog/open-t.out.0:
	* test/xls_input/open/verilog/open-update.bat:
	* test/xls_input/open/verilog/open.bat:
	* test/xls_input/open/verilog/open.pld:
	* test/xls_input/open/verilog_ndmy/inst_t_e.v:
	* test/xls_input/open/verilog_ndmy/mix.cfg:
	* test/xls_input/open/verilog_ndmy/mix_0.pl.out:
	* test/xls_input/open/verilog_ndmy/open-mixed.xls:
	* test/xls_input/open/verilog_ndmy/open-update.bat:
	* test/xls_input/open/verilog_ndmy/open.bat:
	* test/xls_input/open/verilog_ndmy/open.pld:
	* test/xls_input/padio.xls:
	* test/xls_input/padio/a_clk-e.vhd:
	* test/xls_input/padio/a_clk-rtl-a.vhd:
	* test/xls_input/padio/bus/a_clk-e.vhd:
	* test/xls_input/padio/bus/a_clk-rtl-a.vhd:
	* test/xls_input/padio/bus/a_clk-rtl-conf-c.vhd:
	* test/xls_input/padio/bus/ddrv4-e.vhd:
	* test/xls_input/padio/bus/ddrv4-rtl-a.vhd:
	* test/xls_input/padio/bus/ddrv4-rtl-conf-c.vhd:
	* test/xls_input/padio/bus/init-t.out:
	* test/xls_input/padio/bus/ioblock0_e-conf-c.vhd:
	* test/xls_input/padio/bus/ioblock0_e-e.vhd:
	* test/xls_input/padio/bus/ioblock0_e-rtl-a.vhd:
	* test/xls_input/padio/bus/ioblock1_e-conf-c.vhd:
	* test/xls_input/padio/bus/ioblock1_e-e.vhd:
	* test/xls_input/padio/bus/ioblock1_e-rtl-a.vhd:
	* test/xls_input/padio/bus/ioblock3_e-conf-c.vhd:
	* test/xls_input/padio/bus/ioblock3_e-e.vhd:
	* test/xls_input/padio/bus/ioblock3_e-rtl-a.vhd:
	* test/xls_input/padio/bus/ios_e-conf-c.vhd:
	* test/xls_input/padio/bus/ios_e-e.vhd:
	* test/xls_input/padio/bus/ios_e-rtl-a.vhd:
	* test/xls_input/padio/bus/mix.cfg:
	* test/xls_input/padio/bus/mix_0.pl.out:
	* test/xls_input/padio/bus/pad_pads_e-conf-c.vhd:
	* test/xls_input/padio/bus/pad_pads_e-e.vhd:
	* test/xls_input/padio/bus/pad_pads_e-rtl-a.vhd:
	* test/xls_input/padio/bus/padio-a.vhd:
	* test/xls_input/padio/bus/padio-c.vhd:
	* test/xls_input/padio/bus/padio-e.vhd:
	* test/xls_input/padio/bus/padio-mixed.xls:
	* test/xls_input/padio/bus/padio-t.out:
	* test/xls_input/padio/bus/padio-t.out.0:
	* test/xls_input/padio/bus/padio-update.bat:
	* test/xls_input/padio/bus/padio.bat:
	* test/xls_input/padio/bus/padio.pld:
	* test/xls_input/padio/ddrv4-e.vhd:
	* test/xls_input/padio/ddrv4-rtl-a.vhd:
	* test/xls_input/padio/given/a_clk-e.vhd:
	* test/xls_input/padio/given/a_clk-rtl-a.vhd:
	* test/xls_input/padio/given/a_clk-rtl-conf-c.vhd:
	* test/xls_input/padio/given/ddrv4-e.vhd:
	* test/xls_input/padio/given/ddrv4-rtl-a.vhd:
	* test/xls_input/padio/given/ddrv4-rtl-conf-c.vhd:
	* test/xls_input/padio/given/init-t.out:
	* test/xls_input/padio/given/ioblock0_e-conf-c.vhd:
	* test/xls_input/padio/given/ioblock0_e-e.vhd:
	* test/xls_input/padio/given/ioblock0_e-rtl-a.vhd:
	* test/xls_input/padio/given/ioblock1_e-conf-c.vhd:
	* test/xls_input/padio/given/ioblock1_e-e.vhd:
	* test/xls_input/padio/given/ioblock1_e-rtl-a.vhd:
	* test/xls_input/padio/given/ioblock3_e-conf-c.vhd:
	* test/xls_input/padio/given/ioblock3_e-e.vhd:
	* test/xls_input/padio/given/ioblock3_e-rtl-a.vhd:
	* test/xls_input/padio/given/ios_e-conf-c.vhd:
	* test/xls_input/padio/given/ios_e-e.vhd:
	* test/xls_input/padio/given/ios_e-rtl-a.vhd:
	* test/xls_input/padio/given/mix.cfg:
	* test/xls_input/padio/given/mix_0.pl.out:
	* test/xls_input/padio/given/pad_pads_e-conf-c.vhd:
	* test/xls_input/padio/given/pad_pads_e-e.vhd:
	* test/xls_input/padio/given/pad_pads_e-rtl-a.vhd:
	* test/xls_input/padio/given/padio-a.vhd:
	* test/xls_input/padio/given/padio-c.vhd:
	* test/xls_input/padio/given/padio-debug.bat:
	* test/xls_input/padio/given/padio-e.vhd:
	* test/xls_input/padio/given/padio-mixed.xls:
	* test/xls_input/padio/given/padio-mixed.xls#:
	* test/xls_input/padio/given/padio-t.out:
	* test/xls_input/padio/given/padio-t.out.0:
	* test/xls_input/padio/given/padio-update.bat:
	* test/xls_input/padio/given/padio.bat:
	* test/xls_input/padio/given/padio.pld:
	* test/xls_input/padio/init-t.out:
	* test/xls_input/padio/ioblock0_e-e.vhd:
	* test/xls_input/padio/ioblock0_e-rtl-a.vhd:
	* test/xls_input/padio/ioblock1_e-e.vhd:
	* test/xls_input/padio/ioblock1_e-rtl-a.vhd:
	* test/xls_input/padio/ioblock3_e-e.vhd:
	* test/xls_input/padio/ioblock3_e-rtl-a.vhd:
	* test/xls_input/padio/ios_e-e.vhd:
	* test/xls_input/padio/ios_e-rtl-a.vhd:
	* test/xls_input/padio/mix.cfg:
	* test/xls_input/padio/mix_0.pl.out:
	* test/xls_input/padio/names/a_clk-e.vhd:
	* test/xls_input/padio/names/a_clk-rtl-a.vhd:
	* test/xls_input/padio/names/a_clk-rtl-conf-c.vhd:
	* test/xls_input/padio/names/ddrv4-e.vhd:
	* test/xls_input/padio/names/ddrv4-rtl-a.vhd:
	* test/xls_input/padio/names/ddrv4-rtl-conf-c.vhd:
	* test/xls_input/padio/names/init-t.out:
	* test/xls_input/padio/names/ioblock0_e-conf-c.vhd:
	* test/xls_input/padio/names/ioblock0_e-e.vhd:
	* test/xls_input/padio/names/ioblock0_e-rtl-a.vhd:
	* test/xls_input/padio/names/ioblock1_e-conf-c.vhd:
	* test/xls_input/padio/names/ioblock1_e-e.vhd:
	* test/xls_input/padio/names/ioblock1_e-rtl-a.vhd:
	* test/xls_input/padio/names/ioblock3_e-conf-c.vhd:
	* test/xls_input/padio/names/ioblock3_e-e.vhd:
	* test/xls_input/padio/names/ioblock3_e-rtl-a.vhd:
	* test/xls_input/padio/names/ios_e-conf-c.vhd:
	* test/xls_input/padio/names/ios_e-e.vhd:
	* test/xls_input/padio/names/ios_e-rtl-a.vhd:
	* test/xls_input/padio/names/mix.cfg:
	* test/xls_input/padio/names/mix_0.pl.out:
	* test/xls_input/padio/names/pad_pads_e-conf-c.vhd:
	* test/xls_input/padio/names/pad_pads_e-e.vhd:
	* test/xls_input/padio/names/pad_pads_e-rtl-a.vhd:
	* test/xls_input/padio/names/padio-a.vhd:
	* test/xls_input/padio/names/padio-c.vhd:
	* test/xls_input/padio/names/padio-e.vhd:
	* test/xls_input/padio/names/padio-mixed.xls:
	* test/xls_input/padio/names/padio-t.out:
	* test/xls_input/padio/names/padio-t.out.0:
	* test/xls_input/padio/names/padio-update.bat:
	* test/xls_input/padio/names/padio.bat:
	* test/xls_input/padio/names/padio.pld:
	* test/xls_input/padio/pad_pads_e-e.vhd:
	* test/xls_input/padio/pad_pads_e-rtl-a.vhd:
	* test/xls_input/padio/padio-a.vhd:
	* test/xls_input/padio/padio-c.vhd:
	* test/xls_input/padio/padio-e.vhd:
	* test/xls_input/padio/padio-mixed.xls:
	* test/xls_input/padio/padio-t.out:
	* test/xls_input/padio/padio-t.out.0:
	* test/xls_input/padio/padio-update.bat:
	* test/xls_input/padio/padio.bat:
	* test/xls_input/padio/padio.pld:
	* test/xls_input/padio2.xls:
	* test/xls_input/padio2/init-t.out:
	* test/xls_input/padio2/mix.cfg:
	* test/xls_input/padio2/mix_0.pl.out:
	* test/xls_input/padio2/pad_tb-e.vhd:
	* test/xls_input/padio2/pad_tb-struct-a.vhd:
	* test/xls_input/padio2/pad_tb-struct-conf-c.vhd:
	* test/xls_input/padio2/padframe-e.vhd:
	* test/xls_input/padio2/padframe-struct-a.vhd:
	* test/xls_input/padio2/padframe-struct-conf-c.vhd:
	* test/xls_input/padio2/padio2-a.vhd:
	* test/xls_input/padio2/padio2-c.vhd:
	* test/xls_input/padio2/padio2-debug.bat:
	* test/xls_input/padio2/padio2-e.vhd:
	* test/xls_input/padio2/padio2-mixed.xls:
	* test/xls_input/padio2/padio2-t.out:
	* test/xls_input/padio2/padio2-t.out.0:
	* test/xls_input/padio2/padio2-update.bat:
	* test/xls_input/padio2/padio2.bat:
	* test/xls_input/padio2/padio2.pld:
	* test/xls_input/padio2/pads_eastnord-e.vhd:
	* test/xls_input/padio2/pads_eastnord-struct-a.vhd:
	* test/xls_input/padio2/pads_eastnord-struct-conf-c.vhd:
	* test/xls_input/padio2/pads_eastsouth-e.vhd:
	* test/xls_input/padio2/pads_eastsouth-struct-a.vhd:
	* test/xls_input/padio2/pads_eastsouth-struct-conf-c.vhd:
	* test/xls_input/padio2/pads_westsouth-e.vhd:
	* test/xls_input/padio2/pads_westsouth-struct-a.vhd:
	* test/xls_input/padio2/pads_westsouth-struct-conf-c.vhd:
	* test/xls_input/sigport.xls:
	* test/xls_input/sigport/ent_a-RTL-CONF-c.vhd:
	* test/xls_input/sigport/ent_a-e.vhd:
	* test/xls_input/sigport/ent_a-rtl-a.vhd:
	* test/xls_input/sigport/ent_aa-RTL-CONF-c.vhd:
	* test/xls_input/sigport/ent_aa-e.vhd:
	* test/xls_input/sigport/ent_aa-rtl-a.vhd:
	* test/xls_input/sigport/ent_ab-RTL-CONF-c.vhd:
	* test/xls_input/sigport/ent_ab-e.vhd:
	* test/xls_input/sigport/ent_ab-rtl-a.vhd:
	* test/xls_input/sigport/ent_ac-RTL-CONF-c.vhd:
	* test/xls_input/sigport/ent_ac-e.vhd:
	* test/xls_input/sigport/ent_ac-rtl-a.vhd:
	* test/xls_input/sigport/ent_ad-RTL-CONF-c.vhd:
	* test/xls_input/sigport/ent_ad-e.vhd:
	* test/xls_input/sigport/ent_ad-rtl-a.vhd:
	* test/xls_input/sigport/ent_ae-RTL-CONF-c.vhd:
	* test/xls_input/sigport/ent_ae-e.vhd:
	* test/xls_input/sigport/ent_ae-rtl-a.vhd:
	* test/xls_input/sigport/ent_b-RTL-CONF-c.vhd:
	* test/xls_input/sigport/ent_b-e.vhd:
	* test/xls_input/sigport/ent_b-rtl-a.vhd:
	* test/xls_input/sigport/ent_ba-RTL-CONF-c.vhd:
	* test/xls_input/sigport/ent_ba-e.vhd:
	* test/xls_input/sigport/ent_ba-rtl-a.vhd:
	* test/xls_input/sigport/ent_bb-RTL-CONF-c.vhd:
	* test/xls_input/sigport/ent_bb-e.vhd:
	* test/xls_input/sigport/ent_bb-rtl-a.vhd:
	* test/xls_input/sigport/ent_t-RTL-CONF-c.vhd:
	* test/xls_input/sigport/ent_t-e.vhd:
	* test/xls_input/sigport/ent_t-rtl-a.vhd:
	* test/xls_input/sigport/mix.cfg:
	* test/xls_input/sigport/mix_0.pl.out:
	* test/xls_input/sigport/sigport-mixed.xls:
	* test/xls_input/sigport/sigport-t.out:
	* test/xls_input/sigport/sigport-t.out.0:
	* test/xls_input/sigport/sigport-update.bat:
	* test/xls_input/sigport/sigport.bat:
	* test/xls_input/sigport/sigport.pld:
	* test/xls_input/sigport/sigport.sws:
	* test/xls_input/sigport/use/ent_a-e.vhd:
	* test/xls_input/sigport/use/ent_a-rtl-a.vhd:
	* test/xls_input/sigport/use/ent_aa-e.vhd:
	* test/xls_input/sigport/use/ent_aa-rtl-a.vhd:
	* test/xls_input/sigport/use/ent_ab-e.vhd:
	* test/xls_input/sigport/use/ent_ab-rtl-a.vhd:
	* test/xls_input/sigport/use/ent_ac-e.vhd:
	* test/xls_input/sigport/use/ent_ac-rtl-a.vhd:
	* test/xls_input/sigport/use/ent_ad-e.vhd:
	* test/xls_input/sigport/use/ent_ad-rtl-a.vhd:
	* test/xls_input/sigport/use/ent_ae-e.vhd:
	* test/xls_input/sigport/use/ent_ae-rtl-a.vhd:
	* test/xls_input/sigport/use/ent_b.v:
	* test/xls_input/sigport/use/ent_ba.v:
	* test/xls_input/sigport/use/ent_bb.v:
	* test/xls_input/sigport/use/ent_t-e.vhd:
	* test/xls_input/sigport/use/ent_t-rtl-a.vhd:
	* test/xls_input/sigport/use/mix.cfg:
	* test/xls_input/sigport/use/mix_0.pl.out:
	* test/xls_input/sigport/use/sigport-c.vhd:
	* test/xls_input/sigport/use/sigport-mixed.xls:
	* test/xls_input/sigport/use/sigport-t.out:
	* test/xls_input/sigport/use/sigport-t.out.0:
	* test/xls_input/sigport/use/sigport-update.bat:
	* test/xls_input/sigport/use/sigport.bat:
	* test/xls_input/sigport/use/sigport.pld:
	* test/xls_input/sigport/verilog/ent_a-e.vhd:
	* test/xls_input/sigport/verilog/ent_a-rtl-a.vhd:
	* test/xls_input/sigport/verilog/ent_aa-e.vhd:
	* test/xls_input/sigport/verilog/ent_aa-rtl-a.vhd:
	* test/xls_input/sigport/verilog/ent_ab-e.vhd:
	* test/xls_input/sigport/verilog/ent_ab-rtl-a.vhd:
	* test/xls_input/sigport/verilog/ent_ac-e.vhd:
	* test/xls_input/sigport/verilog/ent_ac-rtl-a.vhd:
	* test/xls_input/sigport/verilog/ent_ad-e.vhd:
	* test/xls_input/sigport/verilog/ent_ad-rtl-a.vhd:
	* test/xls_input/sigport/verilog/ent_ae-e.vhd:
	* test/xls_input/sigport/verilog/ent_ae-rtl-a.vhd:
	* test/xls_input/sigport/verilog/ent_b.v:
	* test/xls_input/sigport/verilog/ent_ba.v:
	* test/xls_input/sigport/verilog/ent_bb.v:
	* test/xls_input/sigport/verilog/ent_t-e.vhd:
	* test/xls_input/sigport/verilog/ent_t-rtl-a.vhd:
	* test/xls_input/sigport/verilog/mix.cfg:
	* test/xls_input/sigport/verilog/mix_0.pl.out:
	* test/xls_input/sigport/verilog/sigport-c.vhd:
	* test/xls_input/sigport/verilog/sigport-mixed.xls:
	* test/xls_input/sigport/verilog/sigport-t.out:
	* test/xls_input/sigport/verilog/sigport-t.out.0:
	* test/xls_input/sigport/verilog/sigport-update.bat:
	* test/xls_input/sigport/verilog/sigport.bat:
	* test/xls_input/sigport/verilog/sigport.pld:
	* test/xls_input/t.out:
	* test/xls_input/t.pl:
	* test/xls_input/typecast.xls:
	* test/xls_input/typecast/inst_a-e.vhd:
	* test/xls_input/typecast/inst_a-rtl-a.vhd:
	* test/xls_input/typecast/inst_a-rtl-conf-c.vhd:
	* test/xls_input/typecast/inst_aa-e.vhd:
	* test/xls_input/typecast/inst_aa-rtl-a.vhd:
	* test/xls_input/typecast/inst_ab-e.vhd:
	* test/xls_input/typecast/inst_ab-rtl-a.vhd:
	* test/xls_input/typecast/mix.cfg:
	* test/xls_input/typecast/mix_0.pl.out:
	* test/xls_input/typecast/typecast-a.vhd:
	* test/xls_input/typecast/typecast-c.vhd:
	* test/xls_input/typecast/typecast-debug.bat:
	* test/xls_input/typecast/typecast-e.vhd:
	* test/xls_input/typecast/typecast-mixed.xls:
	* test/xls_input/typecast/typecast-t.out:
	* test/xls_input/typecast/typecast-t.out.0:
	* test/xls_input/typecast/typecast-update.bat:
	* test/xls_input/typecast/typecast.bat:
	* test/xls_input/typecast/typecast.pld:
	* test/xls_input/verilog.xls:
	* test/xls_input/verilog/ent_a.v:
	* test/xls_input/verilog/ent_aa.v:
	* test/xls_input/verilog/ent_ab.v:
	* test/xls_input/verilog/ent_ac.v:
	* test/xls_input/verilog/ent_ad.v:
	* test/xls_input/verilog/ent_ae.v:
	* test/xls_input/verilog/ent_b.v:
	* test/xls_input/verilog/ent_ba.v:
	* test/xls_input/verilog/ent_bb.v:
	* test/xls_input/verilog/ent_t.v:
	* test/xls_input/verilog/mix.cfg:
	* test/xls_input/verilog/mix_0.pl.out:
	* test/xls_input/verilog/mixed/ent_a.v:
	* test/xls_input/verilog/mixed/ent_aa-e.vhd:
	* test/xls_input/verilog/mixed/ent_aa-rtl-a.vhd:
	* test/xls_input/verilog/mixed/ent_aa-rtl-conf-c.vhd:
	* test/xls_input/verilog/mixed/ent_aa.v:
	* test/xls_input/verilog/mixed/ent_ab-e.vhd:
	* test/xls_input/verilog/mixed/ent_ab-rtl-a.vhd:
	* test/xls_input/verilog/mixed/ent_ab-rtl-conf-c.vhd:
	* test/xls_input/verilog/mixed/ent_ab.v:
	* test/xls_input/verilog/mixed/ent_ac.v:
	* test/xls_input/verilog/mixed/ent_ad-e.vhd:
	* test/xls_input/verilog/mixed/ent_ad-rtl-a.vhd:
	* test/xls_input/verilog/mixed/ent_ad-rtl-conf-c.vhd:
	* test/xls_input/verilog/mixed/ent_ad.v:
	* test/xls_input/verilog/mixed/ent_ae-e.vhd:
	* test/xls_input/verilog/mixed/ent_ae-rtl-a.vhd:
	* test/xls_input/verilog/mixed/ent_ae-rtl-conf-c.vhd:
	* test/xls_input/verilog/mixed/ent_ae.v:
	* test/xls_input/verilog/mixed/ent_b-e.vhd:
	* test/xls_input/verilog/mixed/ent_b-rtl-a.vhd:
	* test/xls_input/verilog/mixed/ent_b-rtl-conf-c.vhd:
	* test/xls_input/verilog/mixed/ent_b.v:
	* test/xls_input/verilog/mixed/ent_ba.v:
	* test/xls_input/verilog/mixed/ent_bb-e.vhd:
	* test/xls_input/verilog/mixed/ent_bb-rtl-a.vhd:
	* test/xls_input/verilog/mixed/ent_bb-rtl-conf-c.vhd:
	* test/xls_input/verilog/mixed/ent_bb.v:
	* test/xls_input/verilog/mixed/ent_t-e.vhd:
	* test/xls_input/verilog/mixed/ent_t-rtl-a.vhd:
	* test/xls_input/verilog/mixed/ent_t-rtl-conf-c.vhd:
	* test/xls_input/verilog/mixed/ent_t.v:
	* test/xls_input/verilog/mixed/mix.cfg:
	* test/xls_input/verilog/mixed/mix_0.pl.out:
	* test/xls_input/verilog/mixed/verilog-a.vhd:
	* test/xls_input/verilog/mixed/verilog-c.vhd:
	* test/xls_input/verilog/mixed/verilog-e.vhd:
	* test/xls_input/verilog/mixed/verilog-mixed.xls:
	* test/xls_input/verilog/mixed/verilog-t.out:
	* test/xls_input/verilog/mixed/verilog-t.out.0:
	* test/xls_input/verilog/mixed/verilog-update.bat:
	* test/xls_input/verilog/mixed/verilog.bat:
	* test/xls_input/verilog/mixed/verilog.pld:
	* test/xls_input/verilog/verilog-a.vhd:
	* test/xls_input/verilog/verilog-c.vhd:
	* test/xls_input/verilog/verilog-debug.bat:
	* test/xls_input/verilog/verilog-e.vhd:
	* test/xls_input/verilog/verilog-mixed.xls:
	* test/xls_input/verilog/verilog-t.out:
	* test/xls_input/verilog/verilog-t.out.0:
	* test/xls_input/verilog/verilog-update.bat:
	* test/xls_input/verilog/verilog-vhdl.bat:
	* test/xls_input/verilog/verilog.bat:
	* test/xls_input/verilog/verilog.pld:
	* test/xls_input/verilog/vhdl/ent_a-e.vhd:
	* test/xls_input/verilog/vhdl/ent_a-rtl-a.vhd:
	* test/xls_input/verilog/vhdl/ent_a-rtl-conf-c.vhd:
	* test/xls_input/verilog/vhdl/ent_a.v:
	* test/xls_input/verilog/vhdl/ent_aa-e.vhd:
	* test/xls_input/verilog/vhdl/ent_aa-rtl-a.vhd:
	* test/xls_input/verilog/vhdl/ent_aa-rtl-conf-c.vhd:
	* test/xls_input/verilog/vhdl/ent_aa.v:
	* test/xls_input/verilog/vhdl/ent_ab-e.vhd:
	* test/xls_input/verilog/vhdl/ent_ab-rtl-a.vhd:
	* test/xls_input/verilog/vhdl/ent_ab-rtl-conf-c.vhd:
	* test/xls_input/verilog/vhdl/ent_ab.v:
	* test/xls_input/verilog/vhdl/ent_ac-e.vhd:
	* test/xls_input/verilog/vhdl/ent_ac-rtl-a.vhd:
	* test/xls_input/verilog/vhdl/ent_ac-rtl-conf-c.vhd:
	* test/xls_input/verilog/vhdl/ent_ac.v:
	* test/xls_input/verilog/vhdl/ent_ad-e.vhd:
	* test/xls_input/verilog/vhdl/ent_ad-rtl-a.vhd:
	* test/xls_input/verilog/vhdl/ent_ad-rtl-conf-c.vhd:
	* test/xls_input/verilog/vhdl/ent_ad.v:
	* test/xls_input/verilog/vhdl/ent_ae-e.vhd:
	* test/xls_input/verilog/vhdl/ent_ae-rtl-a.vhd:
	* test/xls_input/verilog/vhdl/ent_ae-rtl-conf-c.vhd:
	* test/xls_input/verilog/vhdl/ent_ae.v:
	* test/xls_input/verilog/vhdl/ent_b-e.vhd:
	* test/xls_input/verilog/vhdl/ent_b-rtl-a.vhd:
	* test/xls_input/verilog/vhdl/ent_b-rtl-conf-c.vhd:
	* test/xls_input/verilog/vhdl/ent_b.v:
	* test/xls_input/verilog/vhdl/ent_ba-e.vhd:
	* test/xls_input/verilog/vhdl/ent_ba-rtl-a.vhd:
	* test/xls_input/verilog/vhdl/ent_ba-rtl-conf-c.vhd:
	* test/xls_input/verilog/vhdl/ent_ba.v:
	* test/xls_input/verilog/vhdl/ent_bb-e.vhd:
	* test/xls_input/verilog/vhdl/ent_bb-rtl-a.vhd:
	* test/xls_input/verilog/vhdl/ent_bb-rtl-conf-c.vhd:
	* test/xls_input/verilog/vhdl/ent_bb.v:
	* test/xls_input/verilog/vhdl/ent_t-e.vhd:
	* test/xls_input/verilog/vhdl/ent_t-rtl-a.vhd:
	* test/xls_input/verilog/vhdl/ent_t-rtl-conf-c.vhd:
	* test/xls_input/verilog/vhdl/ent_t.v:
	* test/xls_input/verilog/vhdl/mix.cfg:
	* test/xls_input/verilog/vhdl/mix_0.pl.out:
	* test/xls_input/verilog/vhdl/verilog-a.vhd:
	* test/xls_input/verilog/vhdl/verilog-c.vhd:
	* test/xls_input/verilog/vhdl/verilog-e.vhd:
	* test/xls_input/verilog/vhdl/verilog-mixed.xls:
	* test/xls_input/verilog/vhdl/verilog-t.out:
	* test/xls_input/verilog/vhdl/verilog-t.out.0:
	* test/xls_input/verilog/vhdl/verilog-update.bat:
	* test/xls_input/verilog/vhdl/verilog.bat:
	* test/xls_input/verilog/vhdl/verilog.pld:
		*** empty log message ***

	* mix_0.pl:
		moved sheet handling into extra package
		added StarOffice Spreadsheet reader/writer
		added comma seperated value reader/writer
		removed OLE sheet handling
		added native perl Excel-sheet reader
		converted test cases
		moved documentation mix_doc -> doc

	* a_clk.sxc:
	* a_clk_io.sxc:
	* mix_0.pl:
		added i2c a_clk spreadsheet

2003-11-25  wig
	* TODO.txt:
	* lib/perl/Micronas/MixWriter.pm:
		Fixed VHDL trailing , issue (%EMPTY% removal)

2003-11-10  wig
	* TODO.txt:
	* lib/perl/Micronas/MixParser.pm:
	* lib/perl/Micronas/MixUtils.pm:
	* lib/perl/Micronas/MixWriter.pm:
		Adding testcase for verilog: create dummy open wires

	* a_clk.xls:
	* a_clk_io.xls:
		Update of examples a_clk and a_clk_io

2003-10-29  abauer
	* doc/mix_userref-v0.1.pdf:
	* lib/perl/Micronas/MixUtils.pm:
		.

2003-10-29  wig
	* TODO.txt:
	* doc/parts/simple/mix_simple.xls:
	* doc/parts/simple/mix_simple_block.xls:
	* doc/parts/simple/mix_simple_conn.xls:
	* doc/parts/simple/mix_simple_hier.xls:
	* doc/parts/simple/mix_simple_macro.xls:
	* howto/howto-a.vhd:
	* howto/howto-c.vhd:
	* howto/howto-debug.bat:
	* howto/howto-e.vhd:
	* howto/howto-update.bat:
	* howto/howto.bat:
	* howto/howto.pld:
	* howto/mix.cfg:
	* vhdl_simple_diff.pl:
		Finally added more documentation (macro + generators)

	* howto/howto-a.vhd:
	* howto/howto-c.vhd:
	* howto/howto-debug.bat:
	* howto/howto-e.vhd:
	* howto/howto-update.bat:
	* howto/howto.bat:
	* howto/howto.pld:
	* howto/mix.cfg:
		Changing type of howto examples from bin to text

	* doc/release_20031029.txt:
		Added release note.

2003-10-23  wig
	* lib/perl/Micronas/MixWriter.pm:
		minor modifications (typos ...)

	* lib/perl/Micronas/MixParser.pm:
	* lib/perl/Micronas/MixUtils.pm:
		added counter for macro evaluation cmacros

	* TODO.txt:
		see file contents

2003-10-23  abauer
	* lib/perl/Micronas/MixUtils.pm:
		added strip

	* mix_0.pl:
		.

2003-10-14  wig
	* doc/release_20030605.txt:
	* doc/release_20030709.txt:
	* doc/release_20030716.txt:
		Adding howto

	* howto.xls:
	* howto/howto-a.vhd:
	* howto/howto-c.vhd:
	* howto/howto-debug.bat:
	* howto/howto-e.vhd:
	* howto/howto-mixed.xls:
	* howto/howto-update.bat:
	* howto/howto.bat:
	* howto/howto.pld:
	* howto/mix.cfg:
	* lib/perl/Micronas/MixWriter.pm:
	* template/mix.xls:
		Added howto
		Fixed minor issue from last change (%LOW_BUS% conflicts with __open__)

	* Mix.kpf:
	* TODO.txt:
	* lib/perl/Micronas/MixUtils.pm:
	* lib/perl/Micronas/MixWriter.pm:
	* mix_0.pl:
		Added -bak command line option
		Added ::descr to port maps (just a try)

	* lib/perl/Regexp/Common.pm:
	* lib/perl/Regexp/Common/URI.pm:
	* lib/perl/Regexp/Common/URI/RFC1035.pm:
	* lib/perl/Regexp/Common/URI/RFC1738.pm:
	* lib/perl/Regexp/Common/URI/RFC1808.pm:
	* lib/perl/Regexp/Common/URI/RFC2384.pm:
	* lib/perl/Regexp/Common/URI/RFC2396.pm:
	* lib/perl/Regexp/Common/URI/RFC2806.pm:
	* lib/perl/Regexp/Common/URI/fax.pm:
	* lib/perl/Regexp/Common/URI/file.pm:
	* lib/perl/Regexp/Common/URI/ftp.pm:
	* lib/perl/Regexp/Common/URI/gopher.pm:
	* lib/perl/Regexp/Common/URI/http.pm:
	* lib/perl/Regexp/Common/URI/news.pm:
	* lib/perl/Regexp/Common/URI/pop.pm:
	* lib/perl/Regexp/Common/URI/prospero.pm:
	* lib/perl/Regexp/Common/URI/tel.pm:
	* lib/perl/Regexp/Common/URI/telnet.pm:
	* lib/perl/Regexp/Common/URI/tv.pm:
	* lib/perl/Regexp/Common/URI/wais.pm:
	* lib/perl/Regexp/Common/balanced.pm:
	* lib/perl/Regexp/Common/comment.pm:
	* lib/perl/Regexp/Common/delimited.pm:
	* lib/perl/Regexp/Common/lingua.pm:
	* lib/perl/Regexp/Common/list.pm:
	* lib/perl/Regexp/Common/net.pm:
	* lib/perl/Regexp/Common/number.pm:
	* lib/perl/Regexp/Common/profanity.pm:
	* lib/perl/Regexp/Common/whitespace.pm:
	* lib/perl/Regexp/Common/zip.pm:
		Adding RegExp perl module to source tree

2003-10-13  wig
	* TODO.txt:
	* doc/mix_userref.doc:
	* lib/perl/CDS/Parser/Table.pm~:
	* lib/perl/Micronas/MixChecker.pm:
	* lib/perl/Micronas/MixParser.pm:
	* lib/perl/Micronas/MixUtils.pm:
	* lib/perl/Micronas/MixWriter.pm:
	* mix_0.pl:
		Fixed misc. requests and bugs:
		- do not wire open signals
		- do not recreate ports alredy partially connected
		- ExCEL cells kept unter 1024 characters, will be split if needed
		...

2003-09-08  wig
	* TODO.txt:
	* lib/perl/Micronas/MixUtils.pm:
	* lib/perl/Micronas/MixWriter.pm:
		Fixed Verilog, extended path checking

2003-08-13  wig
	* TODO.txt:
	* lib/perl/Micronas/MixIOParser.pm:
	* lib/perl/Micronas/MixUtils.pm:
	* lib/perl/Micronas/MixWriter.pm:
		Minor bug fixes
		Added -given mode for iocell.select (MDE-D)

2003-08-12  wig
	* TODO.txt:
	* doc/mix_userref-v0.1.pdf:
	* doc/mix_userref.doc:
	* lib/perl/Micronas/MixUtils.pm:
	* lib/perl/Micronas/MixWriter.pm:
		Fixed Verilog Port Maps
		Added ::high/::low arb. string border

2003-08-11  wig
	* TODO.txt:
	* doc/mix_userref-v0.1.pdf:
	* doc/mix_userref.doc:
	* lib/perl/Micronas/MixIOParser.pm:
	* lib/perl/Micronas/MixParser.pm:
	* lib/perl/Micronas/MixUtils.pm:
	* lib/perl/Micronas/MixWriter.pm:
	* template/mix.cfg:
		Added typecast
		Fixed Verilog issues

2003-07-31  wig
	* template/mix.cfg:
	* template/mix.xls:
		Adding template files for -init and -import

2003-07-29  wig
	* TODO.txt:
	* lib/perl/Micronas/MixIOParser.pm:
	* lib/perl/Micronas/MixParser.pm:
	* lib/perl/Micronas/MixUtils.pm:
	* lib/perl/Micronas/MixWriter.pm:
	* mix_0.pl:
		Lots of tiny issued fixed:
		- Verilog constants
		- IO port
		- reconnect

2003-07-23  wig
	* TODO.txt:
	* doc/mix_userref.doc:
	* lib/perl/Micronas/MixParser.pm:
	* lib/perl/Micronas/MixUtils.pm:
	* lib/perl/Micronas/MixWriter.pm:
		Fixed minor bugs:
		- open(N) removed
		- overlay bitvector fixed

2003-07-17  wig
	* TODO.txt:
	* doc/mix_userref.doc:
	* lib/perl/Micronas/MixIOParser.pm:
	* lib/perl/Micronas/MixParser.pm:
	* lib/perl/Micronas/MixUtils.pm:
	* lib/perl/Micronas/MixWriter.pm:
		fixed minor bugs:
		- Verilog `define before module
		- Verilog open
		- signals(NN) in IO-Parser failed (bad reg-ex)

2003-07-16  wig
	* TODO.txt:
	* doc/mix_userref-v0.1.pdf:
	* doc/mix_userref.doc:
	* doc/mix_userref.doc:
	* doc/parts/simple/mix.cfg:
	* lib/perl/Micronas/MixIOParser.pm:
	* lib/perl/Micronas/MixParser.pm:
	* lib/perl/Micronas/MixUtils.pm:
	* lib/perl/Micronas/MixWriter.pm:
		Improved IO Parser:
		- select encoded bus vs. one-hot
		- constants
		
		::use %NCD%: not write component declaration
		::config %NO_CONFIG%: not write configuration for this instance

2003-07-09  wig
	* TODO.txt:
	* doc/a-e-e.txt:
	* doc/mix_a-e-e.gif:
	* doc/mix_chip-e-rtl-a.gif:
	* doc/mix_files.gif:
	* doc/mix_in.gif:
	* doc/mix_out.gif:
	* doc/mix_simple_cmd.gif:
	* doc/mix_userref-v0.1.pdf:
	* doc/mix_userref-v0.1.pdf:
	* doc/mix_userref-v0.1.pdf:
	* doc/mix_userref.doc:
	* doc/mix_userref.doc:
	* doc/mix_userref.doc:
	* doc/parts/simple/mix.cfg:
	* doc/parts/simple/mix_simple.xls:
	* doc/parts/simple/mix_simple_block.xls:
	* doc/parts/simple/mix_simple_conn.xls:
	* doc/parts/simple/mix_simple_hier.xls:
	* doc/parts/simple/mix_simple_macro.xls:
	* lib/perl/Micronas/MixIOParser.pm:
	* lib/perl/Micronas/MixParser.pm:
	* lib/perl/Micronas/MixUtils.pm:
	* lib/perl/Micronas/MixWriter.pm:
	* mix_0.pl:
		Adding first version of Verilog support.
		Fixing lots of tiny issues (see TODO).
		Adding first release of documentation.

	* lib/perl/Micronas/MixUtils.pm:
		Changed default pad and iocell name style

	* lib/perl/Micronas/MixIOParser.pm:
	* lib/perl/Micronas/MixParser.pm:
	* lib/perl/Micronas/MixUtils.pm:
		Fixed mix_ioparse functions to get free programmanble pad cell naming,
		dito. for iocells

2003-06-05  wig
	* TODO.txt:
	* lib/perl/Micronas/MixIOParser.pm:
	* lib/perl/Micronas/MixParser.pm:
	* lib/perl/Micronas/MixWriter.pm:
		Releasing alpha IO-Parser

	* a_clk.xls:
	* a_clk_io.xls:
		Adding test script t.pl and some test cases.

2003-06-04  wig
	* TODO.txt:
	* lib/perl/Micronas/MixIOParser.pm:
	* lib/perl/Micronas/MixParser.pm:
	* lib/perl/Micronas/MixUtils.pm:
	* lib/perl/Micronas/MixWriter.pm:
	* mix_0.pl:
	* mix_appl.txt:
		intermediate release, before releasing alpha IOParser

2003-04-29  wig
	* mix_0.pl:
		Minor issue: Revision ID in mix_0.pl

	* lib/perl/Micronas/MixParser.pm:
	* lib/perl/Micronas/MixUtils.pm:
	* mix_0.pl:
	* mix_appl.txt:
		Fixed %OPEN% bit/bus problem.

2003-04-28  wig
	* TODO.txt:
	* lib/perl/Micronas/MixChecker.pm:
	* lib/perl/Micronas/MixIOParser.pm:
	* lib/perl/Micronas/MixParser.pm:
	* lib/perl/Micronas/MixUtils.pm:
	* lib/perl/Micronas/MixWriter.pm:
	* mix_appl.txt:
		Added %OPEN% (to allow ports without connection, use VHDL open keyword)
		Started parseIO (not operational, would be a branch instead)
		Fixed nreset2 issue (20030424a bug)

2003-04-01  wig
	* Mix.kpf:
	* TODO.txt:
	* lib/perl/Micronas/MixChecker.pm:
	* lib/perl/Micronas/MixParser.pm:
	* lib/perl/Micronas/MixUtils.pm:
	* lib/perl/Micronas/MixWriter.pm:
	* mix_0.pl:
	* mix_appl.txt:
		Added IN/OUT Top Port Generation

	* lib/perl/Algorithm/Diff.pm:
	* lib/perl/Algorithm/DiffOld.pm:
	* lib/perl/Algorithm/cdiff.pl:
	* lib/perl/Algorithm/diff.pl:
	* lib/perl/Algorithm/diffnew.pl:
	* lib/perl/Algorithm/htmldiff.pl:
		Adding Algorithm Module

	* lib/perl/Text/Autoformat.pm:
	* lib/perl/Text/Diff.pm:
	* lib/perl/Text/Diff/Table.pm:
	* lib/perl/Text/demo.pl:
		Adding Text Module

	* doc/EDP2003_final_030331.doc:
	* doc/EDP2003_final_030331.pdf:
		Documentation

	* lib/perl/Micronas/MixIOParser.pm:
		Primary Version of IOParser. Will be the place to read/evalute
		IO sheets

2003-03-25  wig
	* contrib/mix_template-conf-c.vhd:
	* contrib/mix_template-e.vhd:
	* contrib/mix_template-rtl-a.vhd:
		VHDL Templates

	* doc/example.xls:
		Adding example ExCEL sheet
		showing basic usage patterns

	* doc/DataFlow.png:
	* doc/EDP2003_final.doc:
	* doc/MIX_Intro-wig.png:
	* doc/MIX_Intro-wig.ppt:
		MIX Documentation:
		EDP Paper
		Intro (Slideshow)

	* a_clk.xls:
		Saving before adding IO stuff and cleaning intermediate signals

2003-03-24  wig
	* lib/perl/Micronas/MixParser.pm:
	* lib/perl/Micronas/MixWriter.pm:
		Extensively tested version, fixed lot's of issues (still with
		busses and bus splices).

2003-03-21  wig
	* TODO.txt:
	* lib/perl/Micronas/MixParser.pm:
	* lib/perl/Micronas/MixUtils.pm:
	* lib/perl/Micronas/MixWriter.pm:
	* mix_0.pl:
	* mix_appl.txt:
		Preliminary working version for bus splices

2003-03-14  wig
	* TODO.txt:
	* lib/perl/Micronas/MixUtils.pm:
	* lib/perl/Micronas/MixWriter.pm:
	* mix_0.pl:
		Added -delta mode for backend.

2003-03-13  wig
	* Mix.kpf:
	* TODO.txt:
	* lib/perl/Micronas/MixParser.pm:
	* lib/perl/Micronas/MixUtils.pm:
	* lib/perl/Micronas/MixWriter.pm:
	* mix_0.pl:
	* mix_appl.txt:
		Releasing major reworked version
		Now handles bus splices much better

2003-03-11  wig
	* mix_appl.txt:
		Adding application note TOC

2003-02-28  wig
	* Mix.kpf:
	* TODO.txt:
	* mix_0.pl:
		Intermediate version with lots of fixes.
		Signal issue still open.
		Saved because of pending holiday.

	* lib/perl/Micronas/MixParser.pm:
	* lib/perl/Micronas/MixUtils.pm:
	* lib/perl/Micronas/MixWriter.pm:
		Intermediate version with lots of fixes.
		Signal issue still open.

2003-02-25  wig
	* lib/perl/Micronas/MixChecker.pm:
		Checks are located here.

2003-02-21  wig
	* TODO.txt:
	* lib/perl/Micronas/MixParser.pm:
	* lib/perl/Micronas/MixUtils.pm:
	* lib/perl/Micronas/MixWriter.pm:
	* mix_0.pl:
		Added options:
		-conf
		-sheet
		-listconf
		see TODO.txt, 20030220/21

2003-02-20  wig
	* lib/perl/Micronas/MixParser.pm:
	* lib/perl/Micronas/MixUtils.pm:
	* lib/perl/Micronas/MixWriter.pm:
		Fixed: port signal assignment direction bus
		Capitalization (folding is still missing)
		Added ::arch column and created output

	* TODO.txt:
	* mix_0.pl:
		Extended TODO list

2003-02-19  wig
	* lib/perl/Micronas/MixParser.pm:
	* lib/perl/Micronas/MixUtils.pm:
	* lib/perl/Micronas/MixWriter.pm:
		Added generics.
		Renamed generated objects

2003-02-14  wig
	* lib/perl/Micronas/MixParser.pm:
	* lib/perl/Micronas/MixWriter.pm:
		Improved add port handling, consider in/out/... cases
		Entitiy port/signals redeclaration prevented

2003-02-12  wig
	* lib/perl/Micronas/MixParser.pm:
	* lib/perl/Micronas/MixUtils.pm:
	* lib/perl/Micronas/MixWriter.pm:
		Improved handling of bus splicing (but still a way to go)
		Added seom meta instances.

2003-02-07  wig
	* lib/perl/Micronas/MixParser.pm:
	* lib/perl/Micronas/MixUtils.pm:
	* lib/perl/Micronas/MixWriter.pm:
		no changes

2003-02-06  wig
	* a_clk.xls:
		added constant and bit splice test

	* lib/perl/Micronas/MixParser.pm:
	* lib/perl/Micronas/MixUtils.pm:
	* lib/perl/Micronas/MixWriter.pm:
		added constant handling
		rewrote bit splice handling

2003-02-04  wig
	* lib/perl/Micronas/MixParser.pm:
	* lib/perl/Micronas/MixUtils.pm:
	* lib/perl/Micronas/MixWriter.pm:
	* mix_0.pl:
		Fixed header of modules

2003-02-03  wig
	* Mix.kpf:
	* TODO.txt:
	* a_clk.xls:
	* a_clk.xls:
	* lib/perl/CDS/Parser/Table.pm:
	* lib/perl/CDS/Parser/Table.pm~:
	* lib/perl/CDS/TableIO.pm:
	* lib/perl/CDS/Util/GetOpts.pm:
	* lib/perl/CDS/Util/MarkedDrv.pm:
	* lib/perl/CDS/Util/SetEnv.pm:
	* lib/perl/CDS/XML/Parser.pm:
	* lib/perl/CDS/XML/Writer.pm:
	* lib/perl/Log/Agent.pm:
	* lib/perl/Log/Agent/Channel.pm:
	* lib/perl/Log/Agent/Channel/File.pm:
	* lib/perl/Log/Agent/Channel/Handle.pm:
	* lib/perl/Log/Agent/Channel/Syslog.pm:
	* lib/perl/Log/Agent/Driver.pm:
	* lib/perl/Log/Agent/Driver/Datum.pm:
	* lib/perl/Log/Agent/Driver/Default.pm:
	* lib/perl/Log/Agent/Driver/File.pm:
	* lib/perl/Log/Agent/Driver/Silent.pm:
	* lib/perl/Log/Agent/Driver/Syslog.pm:
	* lib/perl/Log/Agent/File/Native.pm:
	* lib/perl/Log/Agent/File_Pool.pm:
	* lib/perl/Log/Agent/Formatting.pm:
	* lib/perl/Log/Agent/Message.pm:
	* lib/perl/Log/Agent/Prefixer.pm:
	* lib/perl/Log/Agent/Priorities.pm:
	* lib/perl/Log/Agent/Stamping.pm:
	* lib/perl/Log/Agent/Tag.pm:
	* lib/perl/Log/Agent/Tag/Callback.pm:
	* lib/perl/Log/Agent/Tag/Caller.pm:
	* lib/perl/Log/Agent/Tag/Priority.pm:
	* lib/perl/Log/Agent/Tag/String.pm:
	* lib/perl/Log/Agent/Tag_List.pm:
	* lib/perl/Micronas/MixParser.pm:
	* lib/perl/Micronas/MixUtils.pm:
	* lib/perl/Micronas/MixWriter.pm:
	* lib/perl/Tree/DAG_Node.pm:
	* lib/perl/auto/Log/Agent/DATUM_is_here.al:
	* lib/perl/auto/Log/Agent/Priorities/autosplit.ix:
	* lib/perl/auto/Log/Agent/Priorities/level_from_prio.al:
	* lib/perl/auto/Log/Agent/Priorities/prio_from_level.al:
	* lib/perl/auto/Log/Agent/Priorities/priority_level.al:
	* lib/perl/auto/Log/Agent/autosplit.ix:
	* lib/perl/auto/Log/Agent/bug.al:
	* lib/perl/auto/Log/Agent/inited.al:
	* lib/perl/auto/Log/Agent/log_default.al:
	* lib/perl/auto/Log/Agent/logcarp.al:
	* lib/perl/auto/Log/Agent/logconfess.al:
	* lib/perl/auto/Log/Agent/logconfig.al:
	* lib/perl/auto/Log/Agent/logcroak.al:
	* lib/perl/auto/Log/Agent/logdbg.al:
	* lib/perl/auto/Log/Agent/logdie.al:
	* lib/perl/auto/Log/Agent/logerr.al:
	* lib/perl/auto/Log/Agent/logsay.al:
	* lib/perl/auto/Log/Agent/logtags.al:
	* lib/perl/auto/Log/Agent/logtrc.al:
	* lib/perl/auto/Log/Agent/logwarn.al:
	* lib/perl/auto/Log/Agent/logwrite.al:
	* lib/perl/auto/Log/Agent/logxcarp.al:
	* lib/perl/auto/Log/Agent/logxcroak.al:
	* lib/perl/auto/Log/Agent/prio_tag.al:
	* lib/perl/auto/Tree/DAG_Node/.packlist:
	* mix-be.pl:
	* mix-vi2c.pl:
	* mix_0.pl:
		Importing pilot release of MIX tools

