# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Skinny_64_64_serial.srcs/sources_1/imports/new/AddConstant.vhd" \
"../../../../Skinny_64_64_serial.srcs/sources_1/imports/new/AddRoundTweakey.vhd" \
"../../../../Skinny_64_64_serial.srcs/sources_1/imports/new/Element_Cnt.vhd" \
"../../../../Skinny_64_64_serial.srcs/sources_1/imports/new/IS_Shift_Reg.vhd" \
"../../../../Skinny_64_64_serial.srcs/sources_1/imports/new/MixColumn.vhd" \
"../../../../Skinny_64_64_serial.srcs/sources_1/imports/new/NEWSKINNY.vhd" \
"../../../../Skinny_64_64_serial.srcs/sources_1/imports/new/SubCells_4bit.vhd" \
"../../../../Skinny_64_64_serial.srcs/sources_1/imports/new/TW_shift_reg.vhd" \
"../../../../Skinny_64_64_serial.srcs/sources_1/new/Testing_IP.vhd" \
"../../../../Skinny_64_64_serial.srcs/sources_1/new/cnt.vhd" \
"../../../../Skinny_64_64_serial.srcs/sources_1/imports/new/is_shift_reg_NEW.vhd" \
"../../../../Skinny_64_64_serial.srcs/sources_1/imports/new/lfsr.vhd" \
"../../../../Skinny_64_64_serial.srcs/sources_1/imports/new/rnd_key_update.vhd" \
"../../../../Skinny_64_64_serial.srcs/sim_1/new/Testing_IP_TB.vhd" \

# Do not sort compile order
nosort
