4ce3048c0a62 ("drm/tegra: dc: Support OPP and SoC core voltage scaling")
0c921b6d4ba0 ("drm/tegra: dc: rgb: Allow changing PLLD rate on Tegra30+")
