Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Thu Oct 31 19:17:25 2024
| Host         : voidhoge running 64-bit Debian GNU/Linux 12 (bookworm)
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file /home/hoge/programming/fpga/pycmpgen/results/1024/default_mul11/timing_report.txt
| Design       : shift_register
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
| Design State : Routed
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  121         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (121)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (121)
5. checking no_input_delay (21)
6. checking no_output_delay (22)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (121)
--------------------------
 There are 121 register/latch pins with no clock driven by root clock pin: clk (HIGH)

src0_reg[0]/C
src10_reg[0]/C
src10_reg[10]/C
src10_reg[1]/C
src10_reg[2]/C
src10_reg[3]/C
src10_reg[4]/C
src10_reg[5]/C
src10_reg[6]/C
src10_reg[7]/C
src10_reg[8]/C
src10_reg[9]/C
src11_reg[0]/C
src11_reg[1]/C
src11_reg[2]/C
src11_reg[3]/C
src11_reg[4]/C
src11_reg[5]/C
src11_reg[6]/C
src11_reg[7]/C
src11_reg[8]/C
src11_reg[9]/C
src12_reg[0]/C
src12_reg[1]/C
src12_reg[2]/C
src12_reg[3]/C
src12_reg[4]/C
src12_reg[5]/C
src12_reg[6]/C
src12_reg[7]/C
src12_reg[8]/C
src13_reg[0]/C
src13_reg[1]/C
src13_reg[2]/C
src13_reg[3]/C
src13_reg[4]/C
src13_reg[5]/C
src13_reg[6]/C
src13_reg[7]/C
src14_reg[0]/C
src14_reg[1]/C
src14_reg[2]/C
src14_reg[3]/C
src14_reg[4]/C
src14_reg[5]/C
src14_reg[6]/C
src15_reg[0]/C
src15_reg[1]/C
src15_reg[2]/C
src15_reg[3]/C
src15_reg[4]/C
src15_reg[5]/C
src16_reg[0]/C
src16_reg[1]/C
src16_reg[2]/C
src16_reg[3]/C
src16_reg[4]/C
src17_reg[0]/C
src17_reg[1]/C
src17_reg[2]/C
src17_reg[3]/C
src18_reg[0]/C
src18_reg[1]/C
src18_reg[2]/C
src19_reg[0]/C
src19_reg[1]/C
src1_reg[0]/C
src1_reg[1]/C
src20_reg[0]/C
src2_reg[0]/C
src2_reg[1]/C
src2_reg[2]/C
src3_reg[0]/C
src3_reg[1]/C
src3_reg[2]/C
src3_reg[3]/C
src4_reg[0]/C
src4_reg[1]/C
src4_reg[2]/C
src4_reg[3]/C
src4_reg[4]/C
src5_reg[0]/C
src5_reg[1]/C
src5_reg[2]/C
src5_reg[3]/C
src5_reg[4]/C
src5_reg[5]/C
src6_reg[0]/C
src6_reg[1]/C
src6_reg[2]/C
src6_reg[3]/C
src6_reg[4]/C
src6_reg[5]/C
src6_reg[6]/C
src7_reg[0]/C
src7_reg[1]/C
src7_reg[2]/C
src7_reg[3]/C
src7_reg[4]/C
src7_reg[5]/C
src7_reg[6]/C
src7_reg[7]/C
src8_reg[0]/C
src8_reg[1]/C
src8_reg[2]/C
src8_reg[3]/C
src8_reg[4]/C
src8_reg[5]/C
src8_reg[6]/C
src8_reg[7]/C
src8_reg[8]/C
src9_reg[0]/C
src9_reg[1]/C
src9_reg[2]/C
src9_reg[3]/C
src9_reg[4]/C
src9_reg[5]/C
src9_reg[6]/C
src9_reg[7]/C
src9_reg[8]/C
src9_reg[9]/C


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (121)
--------------------------------------------------
 There are 121 pins that are not constrained for maximum delay. (HIGH)

src0_reg[0]/D
src10_reg[0]/D
src10_reg[10]/D
src10_reg[1]/D
src10_reg[2]/D
src10_reg[3]/D
src10_reg[4]/D
src10_reg[5]/D
src10_reg[6]/D
src10_reg[7]/D
src10_reg[8]/D
src10_reg[9]/D
src11_reg[0]/D
src11_reg[1]/D
src11_reg[2]/D
src11_reg[3]/D
src11_reg[4]/D
src11_reg[5]/D
src11_reg[6]/D
src11_reg[7]/D
src11_reg[8]/D
src11_reg[9]/D
src12_reg[0]/D
src12_reg[1]/D
src12_reg[2]/D
src12_reg[3]/D
src12_reg[4]/D
src12_reg[5]/D
src12_reg[6]/D
src12_reg[7]/D
src12_reg[8]/D
src13_reg[0]/D
src13_reg[1]/D
src13_reg[2]/D
src13_reg[3]/D
src13_reg[4]/D
src13_reg[5]/D
src13_reg[6]/D
src13_reg[7]/D
src14_reg[0]/D
src14_reg[1]/D
src14_reg[2]/D
src14_reg[3]/D
src14_reg[4]/D
src14_reg[5]/D
src14_reg[6]/D
src15_reg[0]/D
src15_reg[1]/D
src15_reg[2]/D
src15_reg[3]/D
src15_reg[4]/D
src15_reg[5]/D
src16_reg[0]/D
src16_reg[1]/D
src16_reg[2]/D
src16_reg[3]/D
src16_reg[4]/D
src17_reg[0]/D
src17_reg[1]/D
src17_reg[2]/D
src17_reg[3]/D
src18_reg[0]/D
src18_reg[1]/D
src18_reg[2]/D
src19_reg[0]/D
src19_reg[1]/D
src1_reg[0]/D
src1_reg[1]/D
src20_reg[0]/D
src2_reg[0]/D
src2_reg[1]/D
src2_reg[2]/D
src3_reg[0]/D
src3_reg[1]/D
src3_reg[2]/D
src3_reg[3]/D
src4_reg[0]/D
src4_reg[1]/D
src4_reg[2]/D
src4_reg[3]/D
src4_reg[4]/D
src5_reg[0]/D
src5_reg[1]/D
src5_reg[2]/D
src5_reg[3]/D
src5_reg[4]/D
src5_reg[5]/D
src6_reg[0]/D
src6_reg[1]/D
src6_reg[2]/D
src6_reg[3]/D
src6_reg[4]/D
src6_reg[5]/D
src6_reg[6]/D
src7_reg[0]/D
src7_reg[1]/D
src7_reg[2]/D
src7_reg[3]/D
src7_reg[4]/D
src7_reg[5]/D
src7_reg[6]/D
src7_reg[7]/D
src8_reg[0]/D
src8_reg[1]/D
src8_reg[2]/D
src8_reg[3]/D
src8_reg[4]/D
src8_reg[5]/D
src8_reg[6]/D
src8_reg[7]/D
src8_reg[8]/D
src9_reg[0]/D
src9_reg[1]/D
src9_reg[2]/D
src9_reg[3]/D
src9_reg[4]/D
src9_reg[5]/D
src9_reg[6]/D
src9_reg[7]/D
src9_reg[8]/D
src9_reg[9]/D

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (21)
-------------------------------
 There are 21 input ports with no input delay specified. (HIGH)

src0_
src10_
src11_
src12_
src13_
src14_
src15_
src16_
src17_
src18_
src19_
src1_
src20_
src2_
src3_
src4_
src5_
src6_
src7_
src8_
src9_

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (22)
--------------------------------
 There are 22 ports with no output delay specified. (HIGH)

dst0[0]
dst10[0]
dst11[0]
dst12[0]
dst13[0]
dst14[0]
dst15[0]
dst16[0]
dst17[0]
dst18[0]
dst19[0]
dst1[0]
dst20[0]
dst21[0]
dst2[0]
dst3[0]
dst4[0]
dst5[0]
dst6[0]
dst7[0]
dst8[0]
dst9[0]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  143          inf        0.000                      0                  143           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           143 Endpoints
Min Delay           143 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 src7_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst18[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.351ns  (logic 6.571ns (49.213%)  route 6.781ns (50.787%))
  Logic Levels:           14  (CARRY4=6 FDRE=1 LUT2=1 LUT5=4 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y71          FDRE                         0.000     0.000 r  src7_reg[3]/C
    SLICE_X4Y71          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src7_reg[3]/Q
                         net (fo=5, routed)           0.976     1.317    compressor/gpc2/lut6_2_inst0/I1
    SLICE_X4Y71                                                       r  compressor/gpc2/lut6_2_inst0/LUT5/I1
    SLICE_X4Y71          LUT5 (Prop_lut5_I1_O)        0.097     1.414 r  compressor/gpc2/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.507     1.921    compressor/gpc2/lut6_2_inst0_n_0
    SLICE_X4Y70                                                       r  compressor/gpc2/carry4_inst0/DI[0]
    SLICE_X4Y70          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.520     2.441 r  compressor/gpc2/carry4_inst0/O[1]
                         net (fo=6, routed)           0.724     3.165    compressor/gpc67/src1[3]
    SLICE_X5Y69                                                       r  compressor/gpc67/lut5_prop1/I3
    SLICE_X5Y69          LUT5 (Prop_lut5_I3_O)        0.225     3.390 r  compressor/gpc67/lut5_prop1/O
                         net (fo=1, routed)           0.000     3.390    compressor/gpc67/lut5_prop1_n_0
    SLICE_X5Y69                                                       r  compressor/gpc67/carry4_inst0/S[1]
    SLICE_X5Y69          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     3.867 r  compressor/gpc67/carry4_inst0/O[3]
                         net (fo=4, routed)           0.296     4.163    compressor/gpc124/lut6_2_inst0/I4
    SLICE_X3Y70                                                       r  compressor/gpc124/lut6_2_inst0/LUT5/I4
    SLICE_X3Y70          LUT5 (Prop_lut5_I4_O)        0.242     4.405 r  compressor/gpc124/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.623     5.029    compressor/gpc124/lut6_2_inst0_n_0
    SLICE_X2Y70                                                       r  compressor/gpc124/carry4_inst0/DI[0]
    SLICE_X2Y70          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.590     5.619 r  compressor/gpc124/carry4_inst0/CO[3]
                         net (fo=4, routed)           0.504     6.122    compressor/gpc160/lut6_2_inst0/I4
    SLICE_X1Y70                                                       r  compressor/gpc160/lut6_2_inst0/LUT5/I4
    SLICE_X1Y70          LUT5 (Prop_lut5_I4_O)        0.105     6.227 r  compressor/gpc160/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.617     6.845    compressor/gpc160/lut6_2_inst0_n_0
    SLICE_X0Y70                                                       r  compressor/gpc160/carry4_inst0/DI[0]
    SLICE_X0Y70          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.622     7.467 r  compressor/gpc160/carry4_inst0/O[2]
                         net (fo=1, routed)           0.319     7.785    compressor/gpc185/lut6_2_inst3/I5
    SLICE_X1Y69                                                       r  compressor/gpc185/lut6_2_inst3/LUT6/I5
    SLICE_X1Y69          LUT6 (Prop_lut6_I5_O)        0.230     8.015 r  compressor/gpc185/lut6_2_inst3/LUT6/O
                         net (fo=1, routed)           0.000     8.015    compressor/gpc185/lut6_2_inst3_n_1
    SLICE_X1Y69                                                       r  compressor/gpc185/carry4_inst0/S[3]
    SLICE_X1Y69          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     8.314 r  compressor/gpc185/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.717     9.031    compressor/gpc209/src0[2]
    SLICE_X0Y69                                                       r  compressor/gpc209/lut2_prop0/I1
    SLICE_X0Y69          LUT2 (Prop_lut2_I1_O)        0.097     9.128 r  compressor/gpc209/lut2_prop0/O
                         net (fo=1, routed)           0.000     9.128    compressor/gpc209/lut2_prop0_n_0
    SLICE_X0Y69                                                       r  compressor/gpc209/carry4_inst0/S[0]
    SLICE_X0Y69          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     9.431 r  compressor/gpc209/carry4_inst0/O[1]
                         net (fo=1, routed)           1.498    10.929    dst18_OBUF[0]
    U12                                                               r  dst18_OBUF[0]_inst/I
    U12                  OBUF (Prop_obuf_I_O)         2.423    13.351 r  dst18_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.351    dst18[0]
    U12                                                               r  dst18[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src7_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst20[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.341ns  (logic 6.702ns (50.238%)  route 6.639ns (49.762%))
  Logic Levels:           14  (CARRY4=6 FDRE=1 LUT2=1 LUT5=4 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y71          FDRE                         0.000     0.000 r  src7_reg[3]/C
    SLICE_X4Y71          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src7_reg[3]/Q
                         net (fo=5, routed)           0.976     1.317    compressor/gpc2/lut6_2_inst0/I1
    SLICE_X4Y71                                                       r  compressor/gpc2/lut6_2_inst0/LUT5/I1
    SLICE_X4Y71          LUT5 (Prop_lut5_I1_O)        0.097     1.414 r  compressor/gpc2/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.507     1.921    compressor/gpc2/lut6_2_inst0_n_0
    SLICE_X4Y70                                                       r  compressor/gpc2/carry4_inst0/DI[0]
    SLICE_X4Y70          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.520     2.441 r  compressor/gpc2/carry4_inst0/O[1]
                         net (fo=6, routed)           0.724     3.165    compressor/gpc67/src1[3]
    SLICE_X5Y69                                                       r  compressor/gpc67/lut5_prop1/I3
    SLICE_X5Y69          LUT5 (Prop_lut5_I3_O)        0.225     3.390 r  compressor/gpc67/lut5_prop1/O
                         net (fo=1, routed)           0.000     3.390    compressor/gpc67/lut5_prop1_n_0
    SLICE_X5Y69                                                       r  compressor/gpc67/carry4_inst0/S[1]
    SLICE_X5Y69          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     3.867 r  compressor/gpc67/carry4_inst0/O[3]
                         net (fo=4, routed)           0.296     4.163    compressor/gpc124/lut6_2_inst0/I4
    SLICE_X3Y70                                                       r  compressor/gpc124/lut6_2_inst0/LUT5/I4
    SLICE_X3Y70          LUT5 (Prop_lut5_I4_O)        0.242     4.405 r  compressor/gpc124/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.623     5.029    compressor/gpc124/lut6_2_inst0_n_0
    SLICE_X2Y70                                                       r  compressor/gpc124/carry4_inst0/DI[0]
    SLICE_X2Y70          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.590     5.619 r  compressor/gpc124/carry4_inst0/CO[3]
                         net (fo=4, routed)           0.504     6.122    compressor/gpc160/lut6_2_inst0/I4
    SLICE_X1Y70                                                       r  compressor/gpc160/lut6_2_inst0/LUT5/I4
    SLICE_X1Y70          LUT5 (Prop_lut5_I4_O)        0.105     6.227 r  compressor/gpc160/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.617     6.845    compressor/gpc160/lut6_2_inst0_n_0
    SLICE_X0Y70                                                       r  compressor/gpc160/carry4_inst0/DI[0]
    SLICE_X0Y70          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.622     7.467 r  compressor/gpc160/carry4_inst0/O[2]
                         net (fo=1, routed)           0.319     7.785    compressor/gpc185/lut6_2_inst3/I5
    SLICE_X1Y69                                                       r  compressor/gpc185/lut6_2_inst3/LUT6/I5
    SLICE_X1Y69          LUT6 (Prop_lut6_I5_O)        0.230     8.015 r  compressor/gpc185/lut6_2_inst3/LUT6/O
                         net (fo=1, routed)           0.000     8.015    compressor/gpc185/lut6_2_inst3_n_1
    SLICE_X1Y69                                                       r  compressor/gpc185/carry4_inst0/S[3]
    SLICE_X1Y69          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     8.314 r  compressor/gpc185/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.717     9.031    compressor/gpc209/src0[2]
    SLICE_X0Y69                                                       r  compressor/gpc209/lut2_prop0/I1
    SLICE_X0Y69          LUT2 (Prop_lut2_I1_O)        0.097     9.128 r  compressor/gpc209/lut2_prop0/O
                         net (fo=1, routed)           0.000     9.128    compressor/gpc209/lut2_prop0_n_0
    SLICE_X0Y69                                                       r  compressor/gpc209/carry4_inst0/S[0]
    SLICE_X0Y69          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.452     9.580 r  compressor/gpc209/carry4_inst0/O[3]
                         net (fo=1, routed)           1.356    10.936    dst20_OBUF[0]
    V17                                                               r  dst20_OBUF[0]_inst/I
    V17                  OBUF (Prop_obuf_I_O)         2.405    13.341 r  dst20_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.341    dst20[0]
    V17                                                               r  dst20[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src7_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst19[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.307ns  (logic 6.666ns (50.094%)  route 6.641ns (49.906%))
  Logic Levels:           14  (CARRY4=6 FDRE=1 LUT2=1 LUT5=4 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y71          FDRE                         0.000     0.000 r  src7_reg[3]/C
    SLICE_X4Y71          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src7_reg[3]/Q
                         net (fo=5, routed)           0.976     1.317    compressor/gpc2/lut6_2_inst0/I1
    SLICE_X4Y71                                                       r  compressor/gpc2/lut6_2_inst0/LUT5/I1
    SLICE_X4Y71          LUT5 (Prop_lut5_I1_O)        0.097     1.414 r  compressor/gpc2/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.507     1.921    compressor/gpc2/lut6_2_inst0_n_0
    SLICE_X4Y70                                                       r  compressor/gpc2/carry4_inst0/DI[0]
    SLICE_X4Y70          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.520     2.441 r  compressor/gpc2/carry4_inst0/O[1]
                         net (fo=6, routed)           0.724     3.165    compressor/gpc67/src1[3]
    SLICE_X5Y69                                                       r  compressor/gpc67/lut5_prop1/I3
    SLICE_X5Y69          LUT5 (Prop_lut5_I3_O)        0.225     3.390 r  compressor/gpc67/lut5_prop1/O
                         net (fo=1, routed)           0.000     3.390    compressor/gpc67/lut5_prop1_n_0
    SLICE_X5Y69                                                       r  compressor/gpc67/carry4_inst0/S[1]
    SLICE_X5Y69          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     3.867 r  compressor/gpc67/carry4_inst0/O[3]
                         net (fo=4, routed)           0.296     4.163    compressor/gpc124/lut6_2_inst0/I4
    SLICE_X3Y70                                                       r  compressor/gpc124/lut6_2_inst0/LUT5/I4
    SLICE_X3Y70          LUT5 (Prop_lut5_I4_O)        0.242     4.405 r  compressor/gpc124/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.623     5.029    compressor/gpc124/lut6_2_inst0_n_0
    SLICE_X2Y70                                                       r  compressor/gpc124/carry4_inst0/DI[0]
    SLICE_X2Y70          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.590     5.619 r  compressor/gpc124/carry4_inst0/CO[3]
                         net (fo=4, routed)           0.504     6.122    compressor/gpc160/lut6_2_inst0/I4
    SLICE_X1Y70                                                       r  compressor/gpc160/lut6_2_inst0/LUT5/I4
    SLICE_X1Y70          LUT5 (Prop_lut5_I4_O)        0.105     6.227 r  compressor/gpc160/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.617     6.845    compressor/gpc160/lut6_2_inst0_n_0
    SLICE_X0Y70                                                       r  compressor/gpc160/carry4_inst0/DI[0]
    SLICE_X0Y70          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.622     7.467 r  compressor/gpc160/carry4_inst0/O[2]
                         net (fo=1, routed)           0.319     7.785    compressor/gpc185/lut6_2_inst3/I5
    SLICE_X1Y69                                                       r  compressor/gpc185/lut6_2_inst3/LUT6/I5
    SLICE_X1Y69          LUT6 (Prop_lut6_I5_O)        0.230     8.015 r  compressor/gpc185/lut6_2_inst3/LUT6/O
                         net (fo=1, routed)           0.000     8.015    compressor/gpc185/lut6_2_inst3_n_1
    SLICE_X1Y69                                                       r  compressor/gpc185/carry4_inst0/S[3]
    SLICE_X1Y69          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     8.314 r  compressor/gpc185/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.717     9.031    compressor/gpc209/src0[2]
    SLICE_X0Y69                                                       r  compressor/gpc209/lut2_prop0/I1
    SLICE_X0Y69          LUT2 (Prop_lut2_I1_O)        0.097     9.128 r  compressor/gpc209/lut2_prop0/O
                         net (fo=1, routed)           0.000     9.128    compressor/gpc209/lut2_prop0_n_0
    SLICE_X0Y69                                                       r  compressor/gpc209/carry4_inst0/S[0]
    SLICE_X0Y69          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.407     9.535 r  compressor/gpc209/carry4_inst0/O[2]
                         net (fo=1, routed)           1.358    10.893    dst19_OBUF[0]
    U11                                                               r  dst19_OBUF[0]_inst/I
    U11                  OBUF (Prop_obuf_I_O)         2.414    13.307 r  dst19_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.307    dst19[0]
    U11                                                               r  dst19[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src7_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst21[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.257ns  (logic 6.511ns (49.113%)  route 6.746ns (50.887%))
  Logic Levels:           14  (CARRY4=6 FDRE=1 LUT2=1 LUT5=4 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y71          FDRE                         0.000     0.000 r  src7_reg[3]/C
    SLICE_X4Y71          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src7_reg[3]/Q
                         net (fo=5, routed)           0.976     1.317    compressor/gpc2/lut6_2_inst0/I1
    SLICE_X4Y71                                                       r  compressor/gpc2/lut6_2_inst0/LUT5/I1
    SLICE_X4Y71          LUT5 (Prop_lut5_I1_O)        0.097     1.414 r  compressor/gpc2/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.507     1.921    compressor/gpc2/lut6_2_inst0_n_0
    SLICE_X4Y70                                                       r  compressor/gpc2/carry4_inst0/DI[0]
    SLICE_X4Y70          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.520     2.441 r  compressor/gpc2/carry4_inst0/O[1]
                         net (fo=6, routed)           0.724     3.165    compressor/gpc67/src1[3]
    SLICE_X5Y69                                                       r  compressor/gpc67/lut5_prop1/I3
    SLICE_X5Y69          LUT5 (Prop_lut5_I3_O)        0.225     3.390 r  compressor/gpc67/lut5_prop1/O
                         net (fo=1, routed)           0.000     3.390    compressor/gpc67/lut5_prop1_n_0
    SLICE_X5Y69                                                       r  compressor/gpc67/carry4_inst0/S[1]
    SLICE_X5Y69          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     3.867 r  compressor/gpc67/carry4_inst0/O[3]
                         net (fo=4, routed)           0.296     4.163    compressor/gpc124/lut6_2_inst0/I4
    SLICE_X3Y70                                                       r  compressor/gpc124/lut6_2_inst0/LUT5/I4
    SLICE_X3Y70          LUT5 (Prop_lut5_I4_O)        0.242     4.405 r  compressor/gpc124/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.623     5.029    compressor/gpc124/lut6_2_inst0_n_0
    SLICE_X2Y70                                                       r  compressor/gpc124/carry4_inst0/DI[0]
    SLICE_X2Y70          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.590     5.619 r  compressor/gpc124/carry4_inst0/CO[3]
                         net (fo=4, routed)           0.504     6.122    compressor/gpc160/lut6_2_inst0/I4
    SLICE_X1Y70                                                       r  compressor/gpc160/lut6_2_inst0/LUT5/I4
    SLICE_X1Y70          LUT5 (Prop_lut5_I4_O)        0.105     6.227 r  compressor/gpc160/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.617     6.845    compressor/gpc160/lut6_2_inst0_n_0
    SLICE_X0Y70                                                       r  compressor/gpc160/carry4_inst0/DI[0]
    SLICE_X0Y70          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.622     7.467 r  compressor/gpc160/carry4_inst0/O[2]
                         net (fo=1, routed)           0.319     7.785    compressor/gpc185/lut6_2_inst3/I5
    SLICE_X1Y69                                                       r  compressor/gpc185/lut6_2_inst3/LUT6/I5
    SLICE_X1Y69          LUT6 (Prop_lut6_I5_O)        0.230     8.015 r  compressor/gpc185/lut6_2_inst3/LUT6/O
                         net (fo=1, routed)           0.000     8.015    compressor/gpc185/lut6_2_inst3_n_1
    SLICE_X1Y69                                                       r  compressor/gpc185/carry4_inst0/S[3]
    SLICE_X1Y69          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     8.314 r  compressor/gpc185/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.717     9.031    compressor/gpc209/src0[2]
    SLICE_X0Y69                                                       r  compressor/gpc209/lut2_prop0/I1
    SLICE_X0Y69          LUT2 (Prop_lut2_I1_O)        0.097     9.128 r  compressor/gpc209/lut2_prop0/O
                         net (fo=1, routed)           0.000     9.128    compressor/gpc209/lut2_prop0_n_0
    SLICE_X0Y69                                                       r  compressor/gpc209/carry4_inst0/S[0]
    SLICE_X0Y69          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     9.523 r  compressor/gpc209/carry4_inst0/CO[3]
                         net (fo=1, routed)           1.463    10.986    dst21_OBUF[0]
    U16                                                               r  dst21_OBUF[0]_inst/I
    U16                  OBUF (Prop_obuf_I_O)         2.271    13.257 r  dst21_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.257    dst21[0]
    U16                                                               r  dst21[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src7_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst17[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.124ns  (logic 6.446ns (49.116%)  route 6.678ns (50.884%))
  Logic Levels:           14  (CARRY4=6 FDRE=1 LUT2=1 LUT5=4 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y71          FDRE                         0.000     0.000 r  src7_reg[3]/C
    SLICE_X4Y71          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src7_reg[3]/Q
                         net (fo=5, routed)           0.976     1.317    compressor/gpc2/lut6_2_inst0/I1
    SLICE_X4Y71                                                       r  compressor/gpc2/lut6_2_inst0/LUT5/I1
    SLICE_X4Y71          LUT5 (Prop_lut5_I1_O)        0.097     1.414 r  compressor/gpc2/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.507     1.921    compressor/gpc2/lut6_2_inst0_n_0
    SLICE_X4Y70                                                       r  compressor/gpc2/carry4_inst0/DI[0]
    SLICE_X4Y70          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.520     2.441 r  compressor/gpc2/carry4_inst0/O[1]
                         net (fo=6, routed)           0.724     3.165    compressor/gpc67/src1[3]
    SLICE_X5Y69                                                       r  compressor/gpc67/lut5_prop1/I3
    SLICE_X5Y69          LUT5 (Prop_lut5_I3_O)        0.225     3.390 r  compressor/gpc67/lut5_prop1/O
                         net (fo=1, routed)           0.000     3.390    compressor/gpc67/lut5_prop1_n_0
    SLICE_X5Y69                                                       r  compressor/gpc67/carry4_inst0/S[1]
    SLICE_X5Y69          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     3.867 r  compressor/gpc67/carry4_inst0/O[3]
                         net (fo=4, routed)           0.296     4.163    compressor/gpc124/lut6_2_inst0/I4
    SLICE_X3Y70                                                       r  compressor/gpc124/lut6_2_inst0/LUT5/I4
    SLICE_X3Y70          LUT5 (Prop_lut5_I4_O)        0.242     4.405 r  compressor/gpc124/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.623     5.029    compressor/gpc124/lut6_2_inst0_n_0
    SLICE_X2Y70                                                       r  compressor/gpc124/carry4_inst0/DI[0]
    SLICE_X2Y70          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.590     5.619 r  compressor/gpc124/carry4_inst0/CO[3]
                         net (fo=4, routed)           0.504     6.122    compressor/gpc160/lut6_2_inst0/I4
    SLICE_X1Y70                                                       r  compressor/gpc160/lut6_2_inst0/LUT5/I4
    SLICE_X1Y70          LUT5 (Prop_lut5_I4_O)        0.105     6.227 r  compressor/gpc160/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.617     6.845    compressor/gpc160/lut6_2_inst0_n_0
    SLICE_X0Y70                                                       r  compressor/gpc160/carry4_inst0/DI[0]
    SLICE_X0Y70          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.622     7.467 r  compressor/gpc160/carry4_inst0/O[2]
                         net (fo=1, routed)           0.319     7.785    compressor/gpc185/lut6_2_inst3/I5
    SLICE_X1Y69                                                       r  compressor/gpc185/lut6_2_inst3/LUT6/I5
    SLICE_X1Y69          LUT6 (Prop_lut6_I5_O)        0.230     8.015 r  compressor/gpc185/lut6_2_inst3/LUT6/O
                         net (fo=1, routed)           0.000     8.015    compressor/gpc185/lut6_2_inst3_n_1
    SLICE_X1Y69                                                       r  compressor/gpc185/carry4_inst0/S[3]
    SLICE_X1Y69          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     8.314 r  compressor/gpc185/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.717     9.031    compressor/gpc209/src0[2]
    SLICE_X0Y69                                                       r  compressor/gpc209/lut2_prop0/I1
    SLICE_X0Y69          LUT2 (Prop_lut2_I1_O)        0.097     9.128 r  compressor/gpc209/lut2_prop0/O
                         net (fo=1, routed)           0.000     9.128    compressor/gpc209/lut2_prop0_n_0
    SLICE_X0Y69                                                       r  compressor/gpc209/carry4_inst0/S[0]
    SLICE_X0Y69          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.187     9.315 r  compressor/gpc209/carry4_inst0/O[0]
                         net (fo=1, routed)           1.395    10.710    dst17_OBUF[0]
    V12                                                               r  dst17_OBUF[0]_inst/I
    V12                  OBUF (Prop_obuf_I_O)         2.414    13.124 r  dst17_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.124    dst17[0]
    V12                                                               r  dst17[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src7_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst16[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.180ns  (logic 6.006ns (49.314%)  route 6.173ns (50.686%))
  Logic Levels:           12  (CARRY4=5 FDRE=1 LUT4=1 LUT5=3 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y71          FDRE                         0.000     0.000 r  src7_reg[3]/C
    SLICE_X4Y71          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src7_reg[3]/Q
                         net (fo=5, routed)           0.976     1.317    compressor/gpc2/lut6_2_inst0/I1
    SLICE_X4Y71                                                       r  compressor/gpc2/lut6_2_inst0/LUT5/I1
    SLICE_X4Y71          LUT5 (Prop_lut5_I1_O)        0.097     1.414 r  compressor/gpc2/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.507     1.921    compressor/gpc2/lut6_2_inst0_n_0
    SLICE_X4Y70                                                       r  compressor/gpc2/carry4_inst0/DI[0]
    SLICE_X4Y70          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.520     2.441 r  compressor/gpc2/carry4_inst0/O[1]
                         net (fo=6, routed)           0.724     3.165    compressor/gpc67/src1[3]
    SLICE_X5Y69                                                       r  compressor/gpc67/lut5_prop1/I3
    SLICE_X5Y69          LUT5 (Prop_lut5_I3_O)        0.225     3.390 r  compressor/gpc67/lut5_prop1/O
                         net (fo=1, routed)           0.000     3.390    compressor/gpc67/lut5_prop1_n_0
    SLICE_X5Y69                                                       r  compressor/gpc67/carry4_inst0/S[1]
    SLICE_X5Y69          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     3.867 r  compressor/gpc67/carry4_inst0/O[3]
                         net (fo=4, routed)           0.296     4.163    compressor/gpc124/lut6_2_inst0/I4
    SLICE_X3Y70                                                       r  compressor/gpc124/lut6_2_inst0/LUT5/I4
    SLICE_X3Y70          LUT5 (Prop_lut5_I4_O)        0.242     4.405 r  compressor/gpc124/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.623     5.029    compressor/gpc124/lut6_2_inst0_n_0
    SLICE_X2Y70                                                       r  compressor/gpc124/carry4_inst0/DI[0]
    SLICE_X2Y70          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.590     5.619 r  compressor/gpc124/carry4_inst0/CO[3]
                         net (fo=4, routed)           0.504     6.122    compressor/gpc160/lut6_2_inst0/I4
    SLICE_X1Y70                                                       r  compressor/gpc160/lut6_2_inst0/LUT6/I4
    SLICE_X1Y70          LUT6 (Prop_lut6_I4_O)        0.097     6.219 r  compressor/gpc160/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.346     6.565    compressor/gpc160/lut6_2_inst0_n_1
    SLICE_X0Y70                                                       r  compressor/gpc160/carry4_inst0/S[0]
    SLICE_X0Y70          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.284     6.849 r  compressor/gpc160/carry4_inst0/O[0]
                         net (fo=2, routed)           0.685     7.534    compressor/gpc185/src1[3]
    SLICE_X1Y69                                                       r  compressor/gpc185/lut4_prop1/I3
    SLICE_X1Y69          LUT4 (Prop_lut4_I3_O)        0.224     7.758 r  compressor/gpc185/lut4_prop1/O
                         net (fo=1, routed)           0.000     7.758    compressor/gpc185/lut4_prop1_n_0
    SLICE_X1Y69                                                       r  compressor/gpc185/carry4_inst0/S[1]
    SLICE_X1Y69          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     8.235 r  compressor/gpc185/carry4_inst0/O[3]
                         net (fo=1, routed)           1.512     9.747    dst16_OBUF[0]
    V10                                                               r  dst16_OBUF[0]_inst/I
    V10                  OBUF (Prop_obuf_I_O)         2.432    12.180 r  dst16_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.180    dst16[0]
    V10                                                               r  dst16[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src7_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst15[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.018ns  (logic 5.947ns (49.487%)  route 6.071ns (50.513%))
  Logic Levels:           12  (CARRY4=5 FDRE=1 LUT4=1 LUT5=3 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y71          FDRE                         0.000     0.000 r  src7_reg[3]/C
    SLICE_X4Y71          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src7_reg[3]/Q
                         net (fo=5, routed)           0.976     1.317    compressor/gpc2/lut6_2_inst0/I1
    SLICE_X4Y71                                                       r  compressor/gpc2/lut6_2_inst0/LUT5/I1
    SLICE_X4Y71          LUT5 (Prop_lut5_I1_O)        0.097     1.414 r  compressor/gpc2/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.507     1.921    compressor/gpc2/lut6_2_inst0_n_0
    SLICE_X4Y70                                                       r  compressor/gpc2/carry4_inst0/DI[0]
    SLICE_X4Y70          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.520     2.441 r  compressor/gpc2/carry4_inst0/O[1]
                         net (fo=6, routed)           0.724     3.165    compressor/gpc67/src1[3]
    SLICE_X5Y69                                                       r  compressor/gpc67/lut5_prop1/I3
    SLICE_X5Y69          LUT5 (Prop_lut5_I3_O)        0.225     3.390 r  compressor/gpc67/lut5_prop1/O
                         net (fo=1, routed)           0.000     3.390    compressor/gpc67/lut5_prop1_n_0
    SLICE_X5Y69                                                       r  compressor/gpc67/carry4_inst0/S[1]
    SLICE_X5Y69          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     3.867 r  compressor/gpc67/carry4_inst0/O[3]
                         net (fo=4, routed)           0.296     4.163    compressor/gpc124/lut6_2_inst0/I4
    SLICE_X3Y70                                                       r  compressor/gpc124/lut6_2_inst0/LUT5/I4
    SLICE_X3Y70          LUT5 (Prop_lut5_I4_O)        0.242     4.405 r  compressor/gpc124/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.623     5.029    compressor/gpc124/lut6_2_inst0_n_0
    SLICE_X2Y70                                                       r  compressor/gpc124/carry4_inst0/DI[0]
    SLICE_X2Y70          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.590     5.619 r  compressor/gpc124/carry4_inst0/CO[3]
                         net (fo=4, routed)           0.504     6.122    compressor/gpc160/lut6_2_inst0/I4
    SLICE_X1Y70                                                       r  compressor/gpc160/lut6_2_inst0/LUT6/I4
    SLICE_X1Y70          LUT6 (Prop_lut6_I4_O)        0.097     6.219 r  compressor/gpc160/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.346     6.565    compressor/gpc160/lut6_2_inst0_n_1
    SLICE_X0Y70                                                       r  compressor/gpc160/carry4_inst0/S[0]
    SLICE_X0Y70          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.284     6.849 r  compressor/gpc160/carry4_inst0/O[0]
                         net (fo=2, routed)           0.685     7.534    compressor/gpc185/src1[3]
    SLICE_X1Y69                                                       r  compressor/gpc185/lut4_prop1/I3
    SLICE_X1Y69          LUT4 (Prop_lut4_I3_O)        0.224     7.758 r  compressor/gpc185/lut4_prop1/O
                         net (fo=1, routed)           0.000     7.758    compressor/gpc185/lut4_prop1_n_0
    SLICE_X1Y69                                                       r  compressor/gpc185/carry4_inst0/S[1]
    SLICE_X1Y69          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     8.190 r  compressor/gpc185/carry4_inst0/O[2]
                         net (fo=1, routed)           1.409     9.600    dst15_OBUF[0]
    V11                                                               r  dst15_OBUF[0]_inst/I
    V11                  OBUF (Prop_obuf_I_O)         2.418    12.018 r  dst15_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.018    dst15[0]
    V11                                                               r  dst15[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src7_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst14[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.934ns  (logic 5.663ns (47.450%)  route 6.272ns (52.550%))
  Logic Levels:           12  (CARRY4=5 FDRE=1 LUT4=1 LUT5=3 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y71          FDRE                         0.000     0.000 r  src7_reg[3]/C
    SLICE_X4Y71          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src7_reg[3]/Q
                         net (fo=5, routed)           0.976     1.317    compressor/gpc2/lut6_2_inst0/I1
    SLICE_X4Y71                                                       r  compressor/gpc2/lut6_2_inst0/LUT5/I1
    SLICE_X4Y71          LUT5 (Prop_lut5_I1_O)        0.097     1.414 r  compressor/gpc2/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.507     1.921    compressor/gpc2/lut6_2_inst0_n_0
    SLICE_X4Y70                                                       r  compressor/gpc2/carry4_inst0/DI[0]
    SLICE_X4Y70          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.520     2.441 r  compressor/gpc2/carry4_inst0/O[1]
                         net (fo=6, routed)           0.724     3.165    compressor/gpc67/src1[3]
    SLICE_X5Y69                                                       r  compressor/gpc67/lut5_prop1/I3
    SLICE_X5Y69          LUT5 (Prop_lut5_I3_O)        0.225     3.390 r  compressor/gpc67/lut5_prop1/O
                         net (fo=1, routed)           0.000     3.390    compressor/gpc67/lut5_prop1_n_0
    SLICE_X5Y69                                                       r  compressor/gpc67/carry4_inst0/S[1]
    SLICE_X5Y69          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     3.867 r  compressor/gpc67/carry4_inst0/O[3]
                         net (fo=4, routed)           0.296     4.163    compressor/gpc124/lut6_2_inst0/I4
    SLICE_X3Y70                                                       r  compressor/gpc124/lut6_2_inst0/LUT5/I4
    SLICE_X3Y70          LUT5 (Prop_lut5_I4_O)        0.242     4.405 r  compressor/gpc124/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.623     5.029    compressor/gpc124/lut6_2_inst0_n_0
    SLICE_X2Y70                                                       r  compressor/gpc124/carry4_inst0/DI[0]
    SLICE_X2Y70          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.590     5.619 r  compressor/gpc124/carry4_inst0/CO[3]
                         net (fo=4, routed)           0.504     6.122    compressor/gpc160/lut6_2_inst0/I4
    SLICE_X1Y70                                                       r  compressor/gpc160/lut6_2_inst0/LUT6/I4
    SLICE_X1Y70          LUT6 (Prop_lut6_I4_O)        0.097     6.219 r  compressor/gpc160/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.346     6.565    compressor/gpc160/lut6_2_inst0_n_1
    SLICE_X0Y70                                                       r  compressor/gpc160/carry4_inst0/S[0]
    SLICE_X0Y70          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.284     6.849 r  compressor/gpc160/carry4_inst0/O[0]
                         net (fo=2, routed)           0.685     7.534    compressor/gpc185/src1[3]
    SLICE_X1Y69                                                       r  compressor/gpc185/lut4_prop1/I3
    SLICE_X1Y69          LUT4 (Prop_lut4_I3_O)        0.224     7.758 r  compressor/gpc185/lut4_prop1/O
                         net (fo=1, routed)           0.000     7.758    compressor/gpc185/lut4_prop1_n_0
    SLICE_X1Y69                                                       r  compressor/gpc185/carry4_inst0/S[1]
    SLICE_X1Y69          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.169     7.927 r  compressor/gpc185/carry4_inst0/O[1]
                         net (fo=1, routed)           1.610     9.538    dst14_OBUF[0]
    U14                                                               r  dst14_OBUF[0]_inst/I
    U14                  OBUF (Prop_obuf_I_O)         2.397    11.934 r  dst14_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.934    dst14[0]
    U14                                                               r  dst14[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src7_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst13[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.085ns  (logic 5.707ns (51.478%)  route 5.379ns (48.522%))
  Logic Levels:           12  (CARRY4=5 FDRE=1 LUT2=1 LUT5=3 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y71          FDRE                         0.000     0.000 r  src7_reg[3]/C
    SLICE_X4Y71          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src7_reg[3]/Q
                         net (fo=5, routed)           0.976     1.317    compressor/gpc2/lut6_2_inst0/I1
    SLICE_X4Y71                                                       r  compressor/gpc2/lut6_2_inst0/LUT5/I1
    SLICE_X4Y71          LUT5 (Prop_lut5_I1_O)        0.097     1.414 r  compressor/gpc2/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.507     1.921    compressor/gpc2/lut6_2_inst0_n_0
    SLICE_X4Y70                                                       r  compressor/gpc2/carry4_inst0/DI[0]
    SLICE_X4Y70          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.520     2.441 r  compressor/gpc2/carry4_inst0/O[1]
                         net (fo=6, routed)           0.724     3.165    compressor/gpc67/src1[3]
    SLICE_X5Y69                                                       r  compressor/gpc67/lut5_prop1/I3
    SLICE_X5Y69          LUT5 (Prop_lut5_I3_O)        0.225     3.390 r  compressor/gpc67/lut5_prop1/O
                         net (fo=1, routed)           0.000     3.390    compressor/gpc67/lut5_prop1_n_0
    SLICE_X5Y69                                                       r  compressor/gpc67/carry4_inst0/S[1]
    SLICE_X5Y69          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     3.867 r  compressor/gpc67/carry4_inst0/O[3]
                         net (fo=4, routed)           0.296     4.163    compressor/gpc124/lut6_2_inst0/I4
    SLICE_X3Y70                                                       r  compressor/gpc124/lut6_2_inst0/LUT5/I4
    SLICE_X3Y70          LUT5 (Prop_lut5_I4_O)        0.242     4.405 r  compressor/gpc124/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.623     5.029    compressor/gpc124/lut6_2_inst0_n_0
    SLICE_X2Y70                                                       r  compressor/gpc124/carry4_inst0/DI[0]
    SLICE_X2Y70          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.622     5.651 r  compressor/gpc124/carry4_inst0/O[2]
                         net (fo=1, routed)           0.211     5.862    compressor/gpc159/lut6_2_inst3/I5
    SLICE_X2Y69                                                       r  compressor/gpc159/lut6_2_inst3/LUT6/I5
    SLICE_X2Y69          LUT6 (Prop_lut6_I5_O)        0.217     6.079 r  compressor/gpc159/lut6_2_inst3/LUT6/O
                         net (fo=1, routed)           0.000     6.079    compressor/gpc159/lut6_2_inst3_n_1
    SLICE_X2Y69                                                       r  compressor/gpc159/carry4_inst0/S[3]
    SLICE_X2Y69          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     6.363 r  compressor/gpc159/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.496     6.859    compressor/gpc185/src0[2]
    SLICE_X1Y69                                                       r  compressor/gpc185/lut2_prop0/I1
    SLICE_X1Y69          LUT2 (Prop_lut2_I1_O)        0.097     6.956 r  compressor/gpc185/lut2_prop0/O
                         net (fo=1, routed)           0.000     6.956    compressor/gpc185/lut2_prop0_n_0
    SLICE_X1Y69                                                       r  compressor/gpc185/carry4_inst0/S[0]
    SLICE_X1Y69          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.187     7.143 r  compressor/gpc185/carry4_inst0/O[0]
                         net (fo=1, routed)           1.545     8.688    dst13_OBUF[0]
    V14                                                               r  dst13_OBUF[0]_inst/I
    V14                  OBUF (Prop_obuf_I_O)         2.398    11.085 r  dst13_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.085    dst13[0]
    V14                                                               r  dst13[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src7_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst12[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.379ns  (logic 5.312ns (51.181%)  route 5.067ns (48.819%))
  Logic Levels:           10  (CARRY4=4 FDRE=1 LUT5=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y71          FDRE                         0.000     0.000 r  src7_reg[3]/C
    SLICE_X4Y71          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src7_reg[3]/Q
                         net (fo=5, routed)           0.976     1.317    compressor/gpc2/lut6_2_inst0/I1
    SLICE_X4Y71                                                       r  compressor/gpc2/lut6_2_inst0/LUT5/I1
    SLICE_X4Y71          LUT5 (Prop_lut5_I1_O)        0.097     1.414 r  compressor/gpc2/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.507     1.921    compressor/gpc2/lut6_2_inst0_n_0
    SLICE_X4Y70                                                       r  compressor/gpc2/carry4_inst0/DI[0]
    SLICE_X4Y70          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.520     2.441 r  compressor/gpc2/carry4_inst0/O[1]
                         net (fo=6, routed)           0.724     3.165    compressor/gpc67/src1[3]
    SLICE_X5Y69                                                       r  compressor/gpc67/lut5_prop1/I3
    SLICE_X5Y69          LUT5 (Prop_lut5_I3_O)        0.225     3.390 r  compressor/gpc67/lut5_prop1/O
                         net (fo=1, routed)           0.000     3.390    compressor/gpc67/lut5_prop1_n_0
    SLICE_X5Y69                                                       r  compressor/gpc67/carry4_inst0/S[1]
    SLICE_X5Y69          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     3.867 r  compressor/gpc67/carry4_inst0/O[3]
                         net (fo=4, routed)           0.296     4.163    compressor/gpc124/lut6_2_inst0/I4
    SLICE_X3Y70                                                       r  compressor/gpc124/lut6_2_inst0/LUT5/I4
    SLICE_X3Y70          LUT5 (Prop_lut5_I4_O)        0.242     4.405 r  compressor/gpc124/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.623     5.029    compressor/gpc124/lut6_2_inst0_n_0
    SLICE_X2Y70                                                       r  compressor/gpc124/carry4_inst0/DI[0]
    SLICE_X2Y70          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.501     5.530 r  compressor/gpc124/carry4_inst0/O[1]
                         net (fo=4, routed)           0.295     5.825    compressor/gpc159/lut6_2_inst2/I4
    SLICE_X2Y69                                                       r  compressor/gpc159/lut6_2_inst2/LUT5/I4
    SLICE_X2Y69          LUT5 (Prop_lut5_I4_O)        0.222     6.047 r  compressor/gpc159/lut6_2_inst2/LUT5/O
                         net (fo=1, routed)           0.000     6.047    compressor/gpc159/lut6_2_inst2_n_0
    SLICE_X2Y69                                                       r  compressor/gpc159/carry4_inst0/DI[2]
    SLICE_X2Y69          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.289     6.336 r  compressor/gpc159/carry4_inst0/O[3]
                         net (fo=1, routed)           1.646     7.981    dst12_OBUF[0]
    T13                                                               r  dst12_OBUF[0]_inst/I
    T13                  OBUF (Prop_obuf_I_O)         2.398    10.379 r  dst12_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.379    dst12[0]
    T13                                                               r  dst12[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 src9_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src9_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.128ns (50.466%)  route 0.126ns (49.534%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y69          FDRE                         0.000     0.000 r  src9_reg[6]/C
    SLICE_X4Y69          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src9_reg[6]/Q
                         net (fo=5, routed)           0.126     0.254    src9[6]
    SLICE_X4Y69          FDRE                                         r  src9_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src16_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src16_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.128ns (50.445%)  route 0.126ns (49.555%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDRE                         0.000     0.000 r  src16_reg[1]/C
    SLICE_X0Y71          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src16_reg[1]/Q
                         net (fo=5, routed)           0.126     0.254    src16[1]
    SLICE_X0Y71          FDRE                                         r  src16_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src14_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src14_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.128ns (50.434%)  route 0.126ns (49.566%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y70          FDRE                         0.000     0.000 r  src14_reg[5]/C
    SLICE_X1Y70          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src14_reg[5]/Q
                         net (fo=7, routed)           0.126     0.254    src14[5]
    SLICE_X1Y70          FDRE                                         r  src14_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src13_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src13_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.141ns (54.843%)  route 0.116ns (45.157%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDRE                         0.000     0.000 r  src13_reg[5]/C
    SLICE_X0Y72          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src13_reg[5]/Q
                         net (fo=5, routed)           0.116     0.257    src13[5]
    SLICE_X0Y71          FDRE                                         r  src13_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src11_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src11_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.258ns  (logic 0.128ns (49.677%)  route 0.130ns (50.323%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y73          FDRE                         0.000     0.000 r  src11_reg[7]/C
    SLICE_X1Y73          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src11_reg[7]/Q
                         net (fo=5, routed)           0.130     0.258    src11[7]
    SLICE_X0Y71          FDRE                                         r  src11_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src8_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src8_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.260ns  (logic 0.141ns (54.313%)  route 0.119ns (45.687%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y69          FDRE                         0.000     0.000 r  src8_reg[1]/C
    SLICE_X7Y69          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src8_reg[1]/Q
                         net (fo=5, routed)           0.119     0.260    src8[1]
    SLICE_X7Y69          FDRE                                         r  src8_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src14_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src14_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.260ns  (logic 0.141ns (54.291%)  route 0.119ns (45.709%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y70          FDRE                         0.000     0.000 r  src14_reg[1]/C
    SLICE_X1Y70          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src14_reg[1]/Q
                         net (fo=5, routed)           0.119     0.260    src14[1]
    SLICE_X1Y70          FDRE                                         r  src14_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src12_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src12_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.128ns (48.778%)  route 0.134ns (51.222%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y70          FDRE                         0.000     0.000 r  src12_reg[6]/C
    SLICE_X3Y70          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src12_reg[6]/Q
                         net (fo=5, routed)           0.134     0.262    src12[6]
    SLICE_X3Y70          FDRE                                         r  src12_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src11_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src11_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.141ns (53.644%)  route 0.122ns (46.356%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y74          FDRE                         0.000     0.000 r  src11_reg[0]/C
    SLICE_X1Y74          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src11_reg[0]/Q
                         net (fo=5, routed)           0.122     0.263    src11[0]
    SLICE_X1Y73          FDRE                                         r  src11_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src10_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src10_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.148ns (56.264%)  route 0.115ns (43.736%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y73          FDRE                         0.000     0.000 r  src10_reg[5]/C
    SLICE_X2Y73          FDRE (Prop_fdre_C_Q)         0.148     0.148 r  src10_reg[5]/Q
                         net (fo=2, routed)           0.115     0.263    src10[5]
    SLICE_X2Y73          FDRE                                         r  src10_reg[6]/D
  -------------------------------------------------------------------    -------------------





