@W: MT529 :"d:\semestre 2-2020\dsd\ejercicios\ram estatica 64x4\ram_64x4.vhd":16:8:16:11|Found inferred clock m_ram|clk_w_1_inferred_clock which controls 4 sequential elements including dato[3:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\semestre 2-2020\dsd\ejercicios\ram estatica 64x4\ram_64x4.vhd":30:3:30:4|Found inferred clock m_ram|clk_r_inferred_clock which controls 5 sequential elements including O_1[3]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
