package zhujiang.device.socket

import chisel3._
import chisel3.util._
import freechips.rocketchip.util.{AsyncBundle, AsyncQueueParams, AsyncQueueSink, AsyncQueueSource}
import org.chipsalliance.cde.config.Parameters
import xijiang.Node
import xijiang.router.base.{DeviceIcnBundle, IcnBundle}
import xs.utils.debug.HardwareAssertionKey
import zhujiang.chi.FlitHelper.connIcn
import zhujiang.{ZJBundle, ZJModule, ZJParametersKey}

class AsyncSink[T <: Data](gen: T)(implicit p: Parameters) extends AsyncQueueSink(gen, p(ZJParametersKey).asyncParams)

class AsyncSource[T <: Data](gen: T)(implicit p: Parameters) extends AsyncQueueSource(gen, p(ZJParametersKey).asyncParams)

trait BaseAsyncIcnMonoBundle {
    def req: Option[AsyncBundle[UInt]]
    def hpr: Option[AsyncBundle[UInt]]
    def resp: Option[AsyncBundle[UInt]]
    def data: Option[AsyncBundle[UInt]]
    def snoop: Option[AsyncBundle[UInt]]
    def debug: Option[AsyncBundle[UInt]]
    private lazy val _bundleMap = Seq(
        "REQ" -> req,
        "RSP" -> resp,
        "DAT" -> data,
        "SNP" -> snoop,
        "HPR" -> hpr,
        "DBG" -> debug,
        "ERQ" -> req
    )
    lazy val bundleMap = _bundleMap.flatMap(elm => Option.when(elm._2.isDefined)(elm._1, elm._2.get)).toMap
}

class IcnTxAsyncBundle(node: Node)(implicit p: Parameters) extends ZJBundle with BaseAsyncIcnMonoBundle {
    val req = if (node.ejects.contains("REQ")) {
        Some(new AsyncBundle(UInt(rreqFlitBits.W), asyncP))
    } else if (node.ejects.contains("ERQ")) {
        Some(new AsyncBundle(UInt(hreqFlitBits.W), asyncP))
    } else None

    val hpr = if (node.ejects.contains("HPR") && hasHprRing) {
        Some(new AsyncBundle(UInt(rreqFlitBits.W), asyncP))
    } else None

    val resp = if (node.ejects.contains("RSP")) {
        Some(new AsyncBundle(UInt(respFlitBits.W), asyncP))
    } else None

    val data = if (node.ejects.contains("DAT")) {
        Some(new AsyncBundle(UInt(dataFlitBits.W), asyncP))
    } else None

    val snoop = if (node.ejects.contains("SNP")) {
        Some(new AsyncBundle(UInt(snoopFlitBits.W), asyncP))
    } else None

    val debug = if (node.ejects.contains("DBG") && p(HardwareAssertionKey).enable) {
        Some(new AsyncBundle(UInt(debugFlitBits.W), asyncP))
    } else None
}

class IcnRxAsyncBundle(node: Node)(implicit p: Parameters) extends ZJBundle with BaseAsyncIcnMonoBundle {
    val req = if (node.injects.contains("REQ")) {
        Some(Flipped(new AsyncBundle(UInt(rreqFlitBits.W), asyncP)))
    } else if (node.injects.contains("ERQ")) {
        Some(Flipped(new AsyncBundle(UInt(hreqFlitBits.W), asyncP)))
    } else None

    val hpr = if (node.injects.contains("HPR") && hasHprRing) {
        Some(Flipped(new AsyncBundle(UInt(rreqFlitBits.W), asyncP)))
    } else None

    val resp = if (node.injects.contains("RSP")) {
        Some(Flipped(new AsyncBundle(UInt(respFlitBits.W), asyncP)))
    } else None

    val data = if (node.injects.contains("DAT")) {
        Some(Flipped(new AsyncBundle(UInt(dataFlitBits.W), asyncP)))
    } else None

    val snoop = if (node.injects.contains("SNP")) {
        Some(Flipped(new AsyncBundle(UInt(snoopFlitBits.W), asyncP)))
    } else None

    val debug = if (node.injects.contains("DBG") && p(HardwareAssertionKey).enable) {
        Some(Flipped(new AsyncBundle(UInt(debugFlitBits.W), asyncP)))
    } else None
}

class IcnAsyncBundle(val node: Node)(implicit p: Parameters) extends ZJBundle {
    val tx = new IcnTxAsyncBundle(node)
    val rx = new IcnRxAsyncBundle(node)
    def <>(that: DeviceIcnAsyncBundle): Unit = {
        this.rx <> that.tx
        that.rx <> this.tx
    }
}

class DeviceIcnAsyncBundle(val node: Node)(implicit p: Parameters) extends ZJBundle {
    val tx = Flipped(new IcnRxAsyncBundle(node))
    val rx = Flipped(new IcnTxAsyncBundle(node))
    def <>(that: IcnAsyncBundle): Unit = {
        this.rx <> that.tx
        that.rx <> this.tx
    }
}

abstract class BaseIcnAsyncModule(node: Node, icnSide: Boolean)(implicit p: Parameters) extends ZJModule {
    def toAsync(async: AsyncBundle[UInt], sync: DecoupledIO[Data]) = {
        val asyncSource = Module(new AsyncSource(sync.bits.asUInt.cloneType))
        connIcn(asyncSource.io.enq, sync)
        async <> asyncSource.io.async
        asyncSource
    }
    def fromAsync(sync: DecoupledIO[Data], async: AsyncBundle[UInt]) = {
        val asyncSink = Module(new AsyncSink(sync.bits.asUInt.cloneType))
        asyncSink.io.async <> async
        connIcn(sync, asyncSink.io.deq)
        asyncSink
    }
}

class IcnSideAsyncModule(node: Node)(implicit p: Parameters) extends BaseIcnAsyncModule(node = node, icnSide = true) {
    val io = IO(new Bundle {
        val dev   = new DeviceIcnBundle(node)
        val async = new IcnAsyncBundle(node)
        val empty = Output(Bool())
    })

    private val txqEmptyVec = Wire(Vec(node.ejects.size, Bool()))
    for ((chn, idx) <- node.ejects.zipWithIndex) {
        val rx = io.dev.rx.bundleMap(chn)
        val tx = io.async.tx.bundleMap(chn)
        val ax = toAsync(tx, rx)
        txqEmptyVec(idx) := ax.io.empty
        ax.suggestName(s"async_src_${chn.toLowerCase}")
    }

    private val rxqEmptyVec = Wire(Vec(node.injects.size, Bool()))
    for ((chn, idx) <- node.injects.zipWithIndex) {
        val rx = io.async.rx.bundleMap(chn)
        val tx = io.dev.tx.bundleMap(chn)
        val ax = fromAsync(tx, rx)
        rxqEmptyVec(idx) := ax.io.deq.valid
        ax.suggestName(s"async_sink_${chn.toLowerCase}")
    }
    private val empty       = txqEmptyVec.asUInt.andR && rxqEmptyVec.asUInt.andR
    private val notEmptyCnt = Reg(UInt(8.W))
    when(!empty) {
        notEmptyCnt := Fill(notEmptyCnt.getWidth, true.B)
    }.elsewhen(notEmptyCnt.orR) {
        notEmptyCnt := Cat(false.B, notEmptyCnt(notEmptyCnt.getWidth - 1, 1))
    }
    io.empty := notEmptyCnt(0) && !empty
}

class DeviceSideAsyncModule(node: Node)(implicit p: Parameters) extends BaseIcnAsyncModule(node = node, icnSide = false) {
    val io = IO(new Bundle {
        val icn   = new IcnBundle(node)
        val async = new DeviceIcnAsyncBundle(node)
        val empty = Output(Bool())
    })
    private val rxqEmptyVec = Wire(Vec(node.ejects.size, Bool()))
    for ((chn, idx) <- node.ejects.zipWithIndex) {
        val rx = io.async.rx.bundleMap(chn)
        val tx = io.icn.tx.bundleMap(chn)
        val ax = fromAsync(tx, rx)
        rxqEmptyVec(idx) := ax.io.deq.valid
        ax.suggestName(s"async_sink_${chn.toLowerCase}")
    }

    private val txqEmptyVec = Wire(Vec(node.injects.size, Bool()))
    for ((chn, idx) <- node.injects.zipWithIndex) {
        val rx = io.icn.rx.bundleMap(chn)
        val tx = io.async.tx.bundleMap(chn)
        val ax = toAsync(tx, rx)
        txqEmptyVec(idx) := ax.io.empty
        ax.suggestName(s"async_src_${chn.toLowerCase}")
    }

    private val empty       = txqEmptyVec.asUInt.andR && rxqEmptyVec.asUInt.andR
    private val notEmptyCnt = Reg(UInt(8.W))
    when(!empty) {
        notEmptyCnt := Fill(notEmptyCnt.getWidth, true.B)
    }.elsewhen(notEmptyCnt.orR) {
        notEmptyCnt := Cat(false.B, notEmptyCnt(notEmptyCnt.getWidth - 1, 1))
    }
    io.empty := notEmptyCnt(0) && !empty
}
