{
   ExpandedHierarchyInLayout: "",
   PinnedPorts: "",
   guistr: "# # String gsaved with Nlview 6.8.5  2018-01-30 bk=1.4354 VDI=40 GEI=35 GUI=JA:1.6 non-TLS
#  -string -flagsOSRD
preplace port rst_in -pg 1 -y 660 -defaultsOSRD
preplace port UART -pg 1 -y 360 -defaultsOSRD
preplace port DDR3_0 -pg 1 -y 120 -defaultsOSRD
preplace port vs -pg 1 -y 660 -defaultsOSRD
preplace port GPIO_0 -pg 1 -y -130 -defaultsOSRD
preplace port clk100M_in -pg 1 -y 630 -defaultsOSRD
preplace port hs -pg 1 -y 640 -defaultsOSRD
preplace portBus gout -pg 1 -y 600 -defaultsOSRD
preplace portBus bout -pg 1 -y 620 -defaultsOSRD
preplace portBus rout -pg 1 -y 580 -defaultsOSRD
preplace inst axi_dma_0 -pg 1 -lvl 5 -y 490 -defaultsOSRD
preplace inst rst_mig_7series_0_100M -pg 1 -lvl 2 -y 340 -defaultsOSRD
preplace inst mig_7series_0 -pg 1 -lvl 7 -y 170 -defaultsOSRD
preplace inst axi_smc -pg 1 -lvl 6 -y 240 -defaultsOSRD
preplace inst microblaze_0_axi_periph -pg 1 -lvl 4 -y 360 -defaultsOSRD
preplace inst axi_gpio_0 -pg 1 -lvl 1 -y -130 -defaultsOSRD
preplace inst vgaSync_0 -pg 1 -lvl 7 -y 610 -defaultsOSRD
preplace inst mdm_1 -pg 1 -lvl 2 -y 170 -defaultsOSRD
preplace inst system_ila_0 -pg 1 -lvl 6 -y 480 -defaultsOSRD
preplace inst axi_uartlite_0 -pg 1 -lvl 7 -y 370 -defaultsOSRD
preplace inst microblaze_0 -pg 1 -lvl 3 -y 170 -defaultsOSRD
preplace inst fifo_generator_0 -pg 1 -lvl 6 -y 710 -defaultsOSRD
preplace inst microblaze_0_local_memory -pg 1 -lvl 4 -y 110 -defaultsOSRD
preplace netloc axi_dma_0_M_AXI 1 5 1 1880
preplace netloc mig_7series_0_mmcm_locked 1 1 7 200J 550 NJ 550 NJ 550 1480J 360 NJ 360 2340J 460 2640
preplace netloc mig_7series_0_DDR3 1 7 1 NJ
preplace netloc mig_7series_0_ui_addn_clk_0 1 6 2 2350 60 2660
preplace netloc vgaSync_0_rout 1 7 1 NJ
preplace netloc microblaze_0_Clk 1 0 8 -40 30 190 60 580 60 1100 530 1490 390 1870 370 2350 470 2670
preplace netloc axi_smc_M00_AXI 1 6 1 2320
preplace netloc vgaSync_0_vs 1 7 1 NJ
preplace netloc vgaSync_0_bout 1 7 1 NJ
preplace netloc fifo_generator_0_m_axis_tlast 1 6 1 2350
preplace netloc fifo_generator_0_m_axis_tdata 1 6 1 2320
preplace netloc microblaze_0_axi_periph_M00_AXI 1 4 3 1470 350 NJ 350 NJ
preplace netloc microblaze_0_M_AXI_DP 1 3 1 1080
preplace netloc microblaze_0_M_AXI_DC 1 3 3 NJ 190 NJ 190 N
preplace netloc microblaze_0_ilmb_1 1 3 1 1090
preplace netloc vgaSync_0_gout 1 7 1 NJ
preplace netloc axi_dma_0_M_AXI_MM2S 1 5 1 1860
preplace netloc rst_mig_7series_0_100M_interconnect_aresetn 1 2 2 NJ 360 1090
preplace netloc rst_mig_7series_0_100M_peripheral_aresetn 1 0 7 -30 440 N 440 570J 380 1110 540 1510 400 1850 130 2310
preplace netloc rst_mig_7series_0_100M_bus_struct_reset 1 2 2 570J 70 1110
preplace netloc sys_clk_i_0_1 1 0 7 -70J 10 NJ 10 NJ 10 NJ 10 NJ 10 NJ 10 2340J
preplace netloc microblaze_0_axi_periph_M01_AXI 1 4 1 1470
preplace netloc microblaze_0_M_AXI_IC 1 3 3 1110J 200 NJ 200 1880
preplace netloc vgaSync_0_wready 1 6 2 2320J 720 2640
preplace netloc axi_gpio_0_GPIO 1 1 7 NJ -130 NJ -130 NJ -130 NJ -130 NJ -130 NJ -130 NJ
preplace netloc axi_uartlite_0_UART 1 7 1 NJ
preplace netloc vgaSync_0_hs 1 7 1 NJ
preplace netloc rst_mig_7series_0_100M_mb_reset 1 2 1 580
preplace netloc mig_7series_0_ui_clk_sync_rst 1 1 7 190J 560 NJ 560 NJ 560 1500J 380 NJ 380 2330J 450 2650
preplace netloc sys_rst_0_1 1 0 7 -60J 20 NJ 20 NJ 20 NJ 20 NJ 20 NJ 20 2330J
preplace netloc microblaze_0_axi_periph_M02_AXI 1 0 5 -50 520 NJ 520 NJ 520 NJ 520 1460
preplace netloc microblaze_0_dlmb_1 1 3 1 1080
preplace netloc axi_dma_0_M_AXIS_MM2S 1 5 1 1880
preplace netloc microblaze_0_debug 1 2 1 N
preplace netloc mdm_1_debug_sys_rst 1 1 2 200 100 560
preplace netloc fifo_generator_0_m_axis_tvalid 1 6 1 2340
levelinfo -pg 1 -90 80 390 840 1310 1680 2120 2510 2690 -top -210 -bot 840
",
}
{
   da_axi4_cnt: "6",
   da_clkrst_cnt: "2",
   da_mb_cnt: "1",
}
