Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Mon Sep 23 14:58:11 2024
| Host         : ug3 running 64-bit Ubuntu 18.04.6 LTS
| Command      : report_utilization -file seeg_zynq_wrapper_utilization_placed.rpt -pb seeg_zynq_wrapper_utilization_placed.pb
| Design       : seeg_zynq_wrapper
| Device       : xck26-sfvc784-2LV-c
| Speed File   : -2LV
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+-------+-------+------------+-----------+-------+
|          Site Type         |  Used | Fixed | Prohibited | Available | Util% |
+----------------------------+-------+-------+------------+-----------+-------+
| CLB LUTs                   | 20247 |     0 |          0 |    117120 | 17.29 |
|   LUT as Logic             | 18687 |     0 |          0 |    117120 | 15.96 |
|   LUT as Memory            |  1560 |     0 |          0 |     57600 |  2.71 |
|     LUT as Distributed RAM |   884 |     0 |            |           |       |
|     LUT as Shift Register  |   676 |     0 |            |           |       |
| CLB Registers              | 23110 |     0 |          0 |    234240 |  9.87 |
|   Register as Flip Flop    | 23110 |     0 |          0 |    234240 |  9.87 |
|   Register as Latch        |     0 |     0 |          0 |    234240 |  0.00 |
| CARRY8                     |   409 |     0 |          0 |     14640 |  2.79 |
| F7 Muxes                   |   487 |     0 |          0 |     58560 |  0.83 |
| F8 Muxes                   |   113 |     0 |          0 |     29280 |  0.39 |
| F9 Muxes                   |     0 |     0 |          0 |     14640 |  0.00 |
+----------------------------+-------+-------+------------+-----------+-------+
* Warning! LUT value is adjusted to account for LUT combining.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 41    |          Yes |           - |          Set |
| 325   |          Yes |           - |        Reset |
| 875   |          Yes |         Set |            - |
| 21869 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+-------+-------+------------+-----------+-------+
|                  Site Type                 |  Used | Fixed | Prohibited | Available | Util% |
+--------------------------------------------+-------+-------+------------+-----------+-------+
| CLB                                        |  4473 |     0 |          0 |     14640 | 30.55 |
|   CLBL                                     |  2401 |     0 |            |           |       |
|   CLBM                                     |  2072 |     0 |            |           |       |
| LUT as Logic                               | 18687 |     0 |          0 |    117120 | 15.96 |
|   using O5 output only                     |   904 |       |            |           |       |
|   using O6 output only                     | 13010 |       |            |           |       |
|   using O5 and O6                          |  4773 |       |            |           |       |
| LUT as Memory                              |  1560 |     0 |          0 |     57600 |  2.71 |
|   LUT as Distributed RAM                   |   884 |     0 |            |           |       |
|     using O5 output only                   |     0 |       |            |           |       |
|     using O6 output only                   |     4 |       |            |           |       |
|     using O5 and O6                        |   880 |       |            |           |       |
|   LUT as Shift Register                    |   676 |     0 |            |           |       |
|     using O5 output only                   |     0 |       |            |           |       |
|     using O6 output only                   |   216 |       |            |           |       |
|     using O5 and O6                        |   460 |       |            |           |       |
| CLB Registers                              | 23110 |     0 |          0 |    234240 |  9.87 |
|   Register driven from within the CLB      | 12362 |       |            |           |       |
|   Register driven from outside the CLB     | 10748 |       |            |           |       |
|     LUT in front of the register is unused |  7876 |       |            |           |       |
|     LUT in front of the register is used   |  2872 |       |            |           |       |
| Unique Control Sets                        |  1227 |       |          0 |     29280 |  4.19 |
+--------------------------------------------+-------+-------+------------+-----------+-------+
* * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+------------+-----------+-------+
|     Site Type     | Used | Fixed | Prohibited | Available | Util% |
+-------------------+------+-------+------------+-----------+-------+
| Block RAM Tile    | 68.5 |     0 |          0 |       144 | 47.57 |
|   RAMB36/FIFO*    |   68 |     0 |          0 |       144 | 47.22 |
|     FIFO36E2 only |    4 |       |            |           |       |
|     RAMB36E2 only |   64 |       |            |           |       |
|   RAMB18          |    1 |     0 |          0 |       288 |  0.35 |
|     RAMB18E2 only |    1 |       |            |           |       |
| URAM              |    0 |     0 |          0 |        64 |  0.00 |
+-------------------+------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+-----------+------+-------+------------+-----------+-------+
| Site Type | Used | Fixed | Prohibited | Available | Util% |
+-----------+------+-------+------------+-----------+-------+
| DSPs      |    0 |     0 |          0 |      1248 |  0.00 |
+-----------+------+-------+------------+-----------+-------+


5. I/O
------

+------------------+------+-------+------------+-----------+-------+
|     Site Type    | Used | Fixed | Prohibited | Available | Util% |
+------------------+------+-------+------------+-----------+-------+
| Bonded IOB       |  101 |   101 |          0 |       189 | 53.44 |
| HPIOB_M          |   32 |    32 |          0 |        58 | 55.17 |
|   INPUT          |   24 |       |            |           |       |
|   OUTPUT         |    8 |       |            |           |       |
|   BIDIR          |    0 |       |            |           |       |
| HPIOB_S          |   32 |    32 |          0 |        58 | 55.17 |
|   INPUT          |   24 |       |            |           |       |
|   OUTPUT         |    8 |       |            |           |       |
|   BIDIR          |    0 |       |            |           |       |
| HDIOB_M          |   19 |    19 |          0 |        35 | 54.29 |
|   INPUT          |   11 |       |            |           |       |
|   OUTPUT         |    8 |       |            |           |       |
|   BIDIR          |    0 |       |            |           |       |
| HDIOB_S          |   18 |    18 |          0 |        35 | 51.43 |
|   INPUT          |   13 |       |            |           |       |
|   OUTPUT         |    5 |       |            |           |       |
|   BIDIR          |    0 |       |            |           |       |
| HPIOB_SNGL       |    0 |     0 |          0 |         3 |  0.00 |
| HPIOBDIFFINBUF   |   24 |    24 |          0 |        82 | 29.27 |
|   DIFFINBUF      |   24 |    24 |            |           |       |
| HPIOBDIFFOUTBUF  |    8 |     8 |          0 |        82 |  9.76 |
|   OBUFDS         |    8 |     8 |            |           |       |
| HDIOBDIFFINBUF   |    0 |     0 |          0 |        35 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |          0 |        32 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |          0 |      1248 |  0.00 |
| BITSLICE_TX      |    0 |     0 |          0 |        32 |  0.00 |
| RIU_OR           |    0 |     0 |          0 |        16 |  0.00 |
+------------------+------+-------+------------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+------------+-----------+-------+
|       Site Type      | Used | Fixed | Prohibited | Available | Util% |
+----------------------+------+-------+------------+-----------+-------+
| GLOBAL CLOCK BUFFERs |   10 |     0 |          0 |       352 |  2.84 |
|   BUFGCE             |    9 |     0 |          0 |       112 |  8.04 |
|   BUFGCE_DIV         |    0 |     0 |          0 |        16 |  0.00 |
|   BUFG_GT            |    0 |     0 |          0 |        96 |  0.00 |
|   BUFG_PS            |    1 |     0 |          0 |        96 |  1.04 |
|   BUFGCTRL*          |    0 |     0 |          0 |        32 |  0.00 |
| PLL                  |    0 |     0 |          0 |         8 |  0.00 |
| MMCM                 |    1 |     0 |          0 |         4 | 25.00 |
+----------------------+------+-------+------------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+------------+-----------+--------+
|    Site Type    | Used | Fixed | Prohibited | Available |  Util% |
+-----------------+------+-------+------------+-----------+--------+
| GTHE4_CHANNEL   |    0 |     0 |          0 |         4 |   0.00 |
| GTHE4_COMMON    |    0 |     0 |          0 |         1 |   0.00 |
| OBUFDS_GTE4     |    0 |     0 |          0 |         2 |   0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |          0 |         2 |   0.00 |
| PCIE40E4        |    0 |     0 |          0 |         2 |   0.00 |
| PS8             |    1 |     0 |          0 |         1 | 100.00 |
| SYSMONE4        |    0 |     0 |          0 |         1 |   0.00 |
| VCU             |    0 |     0 |          0 |         1 |   0.00 |
+-----------------+------+-------+------------+-----------+--------+


8. CONFIGURATION
----------------

+-------------+------+-------+------------+-----------+-------+
|  Site Type  | Used | Fixed | Prohibited | Available | Util% |
+-------------+------+-------+------------+-----------+-------+
| BSCANE2     |    1 |     0 |          0 |         4 | 25.00 |
| DNA_PORTE2  |    0 |     0 |          0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |          0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |          0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |          0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |          0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |          0 |         1 |  0.00 |
+-------------+------+-------+------------+-----------+-------+


9. Primitives
-------------

+------------+-------+---------------------+
|  Ref Name  |  Used | Functional Category |
+------------+-------+---------------------+
| FDRE       | 21869 |            Register |
| LUT6       |  9200 |                 CLB |
| LUT3       |  3994 |                 CLB |
| LUT5       |  3546 |                 CLB |
| LUT4       |  3348 |                 CLB |
| LUT2       |  2491 |                 CLB |
| RAMD32     |  1540 |                 CLB |
| LUT1       |   881 |                 CLB |
| FDSE       |   875 |            Register |
| SRL16E     |   657 |                 CLB |
| MUXF7      |   487 |                 CLB |
| SRLC32E    |   475 |                 CLB |
| CARRY8     |   409 |                 CLB |
| FDCE       |   325 |            Register |
| RAMS32     |   224 |                 CLB |
| MUXF8      |   113 |                 CLB |
| RAMB36E2   |    64 |            BLOCKRAM |
| IBUFCTRL   |    48 |              Others |
| FDPE       |    41 |            Register |
| INBUF      |    24 |                 I/O |
| DIFFINBUF  |    24 |                 I/O |
| OBUF       |    13 |                 I/O |
| BUFGCE     |     9 |               Clock |
| OBUFDS     |     8 |                 I/O |
| SRLC16E    |     4 |                 CLB |
| FIFO36E2   |     4 |            BLOCKRAM |
| RAMB18E2   |     1 |            BLOCKRAM |
| PS8        |     1 |            Advanced |
| MMCME4_ADV |     1 |               Clock |
| BUFG_PS    |     1 |               Clock |
| BSCANE2    |     1 |       Configuration |
+------------+-------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+-------------------------------+------+
|            Ref Name           | Used |
+-------------------------------+------+
| fifo_16_to_64                 |    2 |
| seeg_zynq_zynq_ultra_ps_e_0_0 |    1 |
| seeg_zynq_smartconnect_1_0    |    1 |
| seeg_zynq_smartconnect_0_0    |    1 |
| seeg_zynq_seeg_top_0_0        |    1 |
| seeg_zynq_proc_sys_reset_0_0  |    1 |
| seeg_zynq_ila_rhs_0           |    1 |
| seeg_zynq_ila_rhd_0           |    1 |
| seeg_zynq_clk_wiz_0_0         |    1 |
| seeg_zynq_axi_dma_0_1         |    1 |
| dbg_hub                       |    1 |
| axis_data_fifo_seeg           |    1 |
+-------------------------------+------+


