

================================================================
== Vitis HLS Report for 'hwmm_layer3'
================================================================
* Date:           Mon Nov 18 06:18:36 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        nn
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.466 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      309|      309|  3.090 us|  3.090 us|  309|  309|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- col     |      308|      308|        77|          -|          -|     4|        no|
        | + prod   |       17|       17|         3|          1|          1|    16|       yes|
        | + prod   |       17|       17|         3|          1|          1|    16|       yes|
        | + prod   |       17|       17|         3|          1|          1|    16|       yes|
        | + prod   |       17|       17|         3|          1|          1|    16|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    502|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    8|       0|    160|    -|
|Memory           |        1|    -|       0|      0|    -|
|Multiplexer      |        -|    -|       -|    373|    -|
|Register         |        -|    -|     395|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        1|    8|     395|   1035|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       ~0|    2|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------+--------------------+---------+----+---+----+-----+
    |        Instance        |       Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +------------------------+--------------------+---------+----+---+----+-----+
    |mul_11s_32s_40_1_1_U30  |mul_11s_32s_40_1_1  |        0|   1|  0|  20|    0|
    |mul_11s_32s_40_1_1_U31  |mul_11s_32s_40_1_1  |        0|   1|  0|  20|    0|
    |mul_11s_32s_40_1_1_U32  |mul_11s_32s_40_1_1  |        0|   1|  0|  20|    0|
    |mul_11s_32s_40_1_1_U33  |mul_11s_32s_40_1_1  |        0|   1|  0|  20|    0|
    |mul_11s_32s_40_1_1_U34  |mul_11s_32s_40_1_1  |        0|   1|  0|  20|    0|
    |mul_11s_32s_40_1_1_U35  |mul_11s_32s_40_1_1  |        0|   1|  0|  20|    0|
    |mul_11s_32s_40_1_1_U36  |mul_11s_32s_40_1_1  |        0|   1|  0|  20|    0|
    |mul_11s_32s_40_1_1_U37  |mul_11s_32s_40_1_1  |        0|   1|  0|  20|    0|
    +------------------------+--------------------+---------+----+---+----+-----+
    |Total                   |                    |        0|   8|  0| 160|    0|
    +------------------------+--------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------------------------+--------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |           Memory           |                Module                | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------------------+--------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |weights_layer3_weights_V_U  |hwmm_layer3_weights_layer3_weights_V  |        1|  0|   0|    0|   512|   11|     1|         5632|
    +----------------------------+--------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                       |                                      |        1|  0|   0|    0|   512|   11|     1|         5632|
    +----------------------------+--------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln1118_fu_463_p2     |         +|   0|  0|  16|           9|           9|
    |add_ln59_fu_955_p2       |         +|   0|  0|  12|           5|           3|
    |add_ln63_1_fu_551_p2     |         +|   0|  0|  13|           6|           2|
    |add_ln63_2_fu_692_p2     |         +|   0|  0|  13|           6|           2|
    |add_ln63_3_fu_832_p2     |         +|   0|  0|  13|           6|           2|
    |add_ln63_fu_393_p2       |         +|   0|  0|  13|           6|           2|
    |ret_V_11_fu_518_p2       |         +|   0|  0|  47|          40|          40|
    |ret_V_12_fu_622_p2       |         +|   0|  0|  47|          40|          40|
    |ret_V_13_fu_659_p2       |         +|   0|  0|  47|          40|          40|
    |ret_V_14_fu_762_p2       |         +|   0|  0|  47|          40|          40|
    |ret_V_15_fu_799_p2       |         +|   0|  0|  47|          40|          40|
    |ret_V_16_fu_902_p2       |         +|   0|  0|  47|          40|          40|
    |ret_V_17_fu_939_p2       |         +|   0|  0|  47|          40|          40|
    |ret_V_fu_481_p2          |         +|   0|  0|  47|          40|          40|
    |or_ln59_1_fu_675_p2      |        or|   0|  0|   4|           4|           2|
    |or_ln59_2_fu_815_p2      |        or|   0|  0|   4|           4|           2|
    |or_ln59_fu_534_p2        |        or|   0|  0|   4|           4|           1|
    |or_ln63_1_fu_592_p2      |        or|   0|  0|   5|           5|           1|
    |or_ln63_2_fu_719_p2      |        or|   0|  0|   5|           5|           1|
    |or_ln63_3_fu_859_p2      |        or|   0|  0|   5|           5|           1|
    |or_ln63_fu_445_p2        |        or|   0|  0|   5|           5|           1|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp1            |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp2            |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp3            |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1  |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1  |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp2_iter1  |       xor|   0|  0|   2|           2|           1|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 502|         400|         360|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+----+-----------+-----+-----------+
    |                Name               | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                          |  59|         11|    1|         11|
    |ap_enable_reg_pp0_iter1            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2            |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1            |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter2            |   9|          2|    1|          2|
    |ap_enable_reg_pp2_iter1            |   9|          2|    1|          2|
    |ap_enable_reg_pp2_iter2            |   9|          2|    1|          2|
    |ap_enable_reg_pp3_iter1            |   9|          2|    1|          2|
    |ap_enable_reg_pp3_iter2            |  14|          3|    1|          3|
    |input_0_address0                   |  26|          5|    5|         25|
    |input_0_address1                   |  26|          5|    5|         25|
    |j_reg_257                          |   9|          2|    5|         10|
    |k_4_reg_293                        |   9|          2|    6|         12|
    |k_5_reg_317                        |   9|          2|    6|         12|
    |k_6_reg_341                        |   9|          2|    6|         12|
    |k_reg_269                          |   9|          2|    6|         12|
    |output_0_address0                  |  26|          5|    4|         20|
    |output_0_d0                        |  26|          5|   32|        160|
    |sum_V_19_reg_280                   |   9|          2|   32|         64|
    |sum_V_20_reg_304                   |   9|          2|   32|         64|
    |sum_V_21_reg_328                   |   9|          2|   32|         64|
    |sum_V_22_reg_352                   |   9|          2|   32|         64|
    |weights_layer3_weights_V_address0  |  26|          5|    9|         45|
    |weights_layer3_weights_V_address1  |  26|          5|    9|         45|
    +-----------------------------------+----+-----------+-----+-----------+
    |Total                              | 373|         76|  230|        662|
    +-----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                      |  10|   0|   10|          0|
    |ap_enable_reg_pp0_iter0        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2        |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0        |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1        |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2        |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0        |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1        |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter2        |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter0        |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter1        |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter2        |   1|   0|    1|          0|
    |empty_35_reg_996               |   5|   0|    5|          0|
    |empty_37_reg_1051              |   5|   0|    5|          0|
    |j_reg_257                      |   5|   0|    5|          0|
    |k_4_reg_293                    |   6|   0|    6|          0|
    |k_5_reg_317                    |   6|   0|    6|          0|
    |k_6_reg_341                    |   6|   0|    6|          0|
    |k_reg_269                      |   6|   0|    6|          0|
    |mul_ln1192_11_reg_1117         |  40|   0|   40|          0|
    |mul_ln1192_13_reg_1173         |  40|   0|   40|          0|
    |mul_ln1192_9_reg_1061          |  40|   0|   40|          0|
    |mul_ln1192_reg_1006            |  40|   0|   40|          0|
    |or_ln59_1_reg_1081             |   3|   0|    4|          1|
    |or_ln59_2_reg_1137             |   2|   0|    4|          2|
    |or_ln59_reg_1026               |   3|   0|    4|          1|
    |or_ln63_2_reg_1111             |   4|   0|    5|          1|
    |or_ln63_3_reg_1167             |   4|   0|    5|          1|
    |sum_V_19_reg_280               |  32|   0|   32|          0|
    |sum_V_20_reg_304               |  32|   0|   32|          0|
    |sum_V_21_reg_328               |  32|   0|   32|          0|
    |sum_V_22_reg_352               |  32|   0|   32|          0|
    |tmp_15_reg_982                 |   1|   0|    1|          0|
    |tmp_15_reg_982_pp0_iter1_reg   |   1|   0|    1|          0|
    |tmp_16_reg_1037                |   1|   0|    1|          0|
    |tmp_16_reg_1037_pp1_iter1_reg  |   1|   0|    1|          0|
    |tmp_17_reg_1092                |   1|   0|    1|          0|
    |tmp_17_reg_1092_pp2_iter1_reg  |   1|   0|    1|          0|
    |tmp_18_reg_1148                |   1|   0|    1|          0|
    |tmp_18_reg_1148_pp3_iter1_reg  |   1|   0|    1|          0|
    |trunc_ln59_reg_975             |   4|   0|    4|          0|
    |zext_ln59_1_reg_970            |   5|   0|    9|          4|
    |zext_ln59_reg_965              |   5|   0|   64|         59|
    |zext_ln63_1_reg_1087           |   3|   0|   64|         61|
    |zext_ln63_2_reg_1143           |   2|   0|   64|         62|
    |zext_ln63_reg_1032             |   3|   0|   64|         61|
    +-------------------------------+----+----+-----+-----------+
    |Total                          | 395|   0|  648|        253|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|   hwmm_layer3|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|   hwmm_layer3|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|   hwmm_layer3|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|   hwmm_layer3|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|   hwmm_layer3|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|   hwmm_layer3|  return value|
|input_0_address0   |  out|    5|   ap_memory|       input_0|         array|
|input_0_ce0        |  out|    1|   ap_memory|       input_0|         array|
|input_0_q0         |   in|   32|   ap_memory|       input_0|         array|
|input_0_address1   |  out|    5|   ap_memory|       input_0|         array|
|input_0_ce1        |  out|    1|   ap_memory|       input_0|         array|
|input_0_q1         |   in|   32|   ap_memory|       input_0|         array|
|output_0_address0  |  out|    4|   ap_memory|      output_0|         array|
|output_0_ce0       |  out|    1|   ap_memory|      output_0|         array|
|output_0_we0       |  out|    1|   ap_memory|      output_0|         array|
|output_0_d0        |  out|   32|   ap_memory|      output_0|         array|
+-------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 3
  * Pipeline-2: initiation interval (II) = 1, depth = 3
  * Pipeline-3: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 18
* Pipeline : 4
  Pipeline-0 : II = 1, D = 3, States = { 3 4 5 }
  Pipeline-1 : II = 1, D = 3, States = { 7 8 9 }
  Pipeline-2 : II = 1, D = 3, States = { 11 12 13 }
  Pipeline-3 : II = 1, D = 3, States = { 15 16 17 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 6 4 
4 --> 5 
5 --> 3 
6 --> 7 
7 --> 10 8 
8 --> 9 
9 --> 7 
10 --> 11 
11 --> 14 12 
12 --> 13 
13 --> 11 
14 --> 15 
15 --> 16 
16 --> 18 17 
17 --> 15 
18 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.48>
ST_1 : Operation 19 [1/1] (0.48ns)   --->   "%br_ln59 = br void" [nn.cpp:59]   --->   Operation 19 'br' 'br_ln59' <Predicate = true> <Delay = 0.48>

State 2 <SV = 1> <Delay = 0.48>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%j = phi i5 %add_ln59, void, i5 0, void" [nn.cpp:59]   --->   Operation 20 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i5.i32, i5 %j, i32 4" [nn.cpp:59]   --->   Operation 21 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 22 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln59 = br i1 %tmp, void %.split, void" [nn.cpp:59]   --->   Operation 23 'br' 'br_ln59' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln59 = zext i5 %j" [nn.cpp:59]   --->   Operation 24 'zext' 'zext_ln59' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln59_1 = zext i5 %j" [nn.cpp:59]   --->   Operation 25 'zext' 'zext_ln59_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln59 = trunc i5 %j" [nn.cpp:59]   --->   Operation 26 'trunc' 'trunc_ln59' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%specloopname_ln59 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [nn.cpp:59]   --->   Operation 27 'specloopname' 'specloopname_ln59' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.48ns)   --->   "%br_ln63 = br void %_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i" [nn.cpp:63]   --->   Operation 28 'br' 'br_ln63' <Predicate = (!tmp)> <Delay = 0.48>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%ret_ln70 = ret" [nn.cpp:70]   --->   Operation 29 'ret' 'ret_ln70' <Predicate = (tmp)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.35>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%k = phi i6 %add_ln63, void %_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split, i6 0, void %.split" [nn.cpp:63]   --->   Operation 30 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%sum_V_19 = phi i32 %sum_V, void %_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split, i32 0, void %.split"   --->   Operation 31 'phi' 'sum_V_19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 32 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %k, i32 5" [nn.cpp:63]   --->   Operation 33 'bitselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%empty_34 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 34 'speclooptripcount' 'empty_34' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln63 = br i1 %tmp_15, void %_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split, void" [nn.cpp:63]   --->   Operation 35 'br' 'br_ln63' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.88ns)   --->   "%add_ln63 = add i6 %k, i6 2" [nn.cpp:63]   --->   Operation 36 'add' 'add_ln63' <Predicate = (!tmp_15)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%k_cast7 = zext i6 %k" [nn.cpp:63]   --->   Operation 37 'zext' 'k_cast7' <Predicate = (!tmp_15)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_s = partselect i5 @_ssdm_op_PartSelect.i5.i6.i32.i32, i6 %k, i32 1, i32 5"   --->   Operation 38 'partselect' 'tmp_s' <Predicate = (!tmp_15)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_19 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %tmp_s, i5 %j"   --->   Operation 39 'bitconcatenate' 'tmp_19' <Predicate = (!tmp_15)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln1118 = zext i10 %tmp_19"   --->   Operation 40 'zext' 'zext_ln1118' <Predicate = (!tmp_15)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%weights_layer3_weights_V_addr = getelementptr i11 %weights_layer3_weights_V, i64 0, i64 %zext_ln1118"   --->   Operation 41 'getelementptr' 'weights_layer3_weights_V_addr' <Predicate = (!tmp_15)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%empty_35 = trunc i6 %k" [nn.cpp:63]   --->   Operation 42 'trunc' 'empty_35' <Predicate = (!tmp_15)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%input_0_addr = getelementptr i32 %input_0, i64 0, i64 %k_cast7"   --->   Operation 43 'getelementptr' 'input_0_addr' <Predicate = (!tmp_15)> <Delay = 0.00>
ST_3 : Operation 44 [2/2] (1.35ns)   --->   "%r_V = load i5 %input_0_addr"   --->   Operation 44 'load' 'r_V' <Predicate = (!tmp_15)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 45 [2/2] (1.35ns)   --->   "%weights_layer3_weights_V_load = load i9 %weights_layer3_weights_V_addr"   --->   Operation 45 'load' 'weights_layer3_weights_V_load' <Predicate = (!tmp_15)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 512> <ROM>

State 4 <SV = 3> <Delay = 5.23>
ST_4 : Operation 46 [1/2] (1.35ns)   --->   "%r_V = load i5 %input_0_addr"   --->   Operation 46 'load' 'r_V' <Predicate = (!tmp_15)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%sext_ln1192 = sext i32 %r_V"   --->   Operation 47 'sext' 'sext_ln1192' <Predicate = (!tmp_15)> <Delay = 0.00>
ST_4 : Operation 48 [1/2] (1.35ns)   --->   "%weights_layer3_weights_V_load = load i9 %weights_layer3_weights_V_addr"   --->   Operation 48 'load' 'weights_layer3_weights_V_load' <Predicate = (!tmp_15)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 512> <ROM>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%sext_ln1192_16 = sext i11 %weights_layer3_weights_V_load"   --->   Operation 49 'sext' 'sext_ln1192_16' <Predicate = (!tmp_15)> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (3.88ns)   --->   "%mul_ln1192 = mul i40 %sext_ln1192_16, i40 %sext_ln1192"   --->   Operation 50 'mul' 'mul_ln1192' <Predicate = (!tmp_15)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%or_ln63 = or i5 %empty_35, i5 1" [nn.cpp:63]   --->   Operation 51 'or' 'or_ln63' <Predicate = (!tmp_15)> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln61 = zext i5 %or_ln63" [nn.cpp:61]   --->   Operation 52 'zext' 'zext_ln61' <Predicate = (!tmp_15)> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_20 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %or_ln63, i4 0"   --->   Operation 53 'bitconcatenate' 'tmp_20' <Predicate = (!tmp_15)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.92ns)   --->   "%add_ln1118 = add i9 %tmp_20, i9 %zext_ln59_1"   --->   Operation 54 'add' 'add_ln1118' <Predicate = (!tmp_15)> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln1118_23 = zext i9 %add_ln1118"   --->   Operation 55 'zext' 'zext_ln1118_23' <Predicate = (!tmp_15)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%weights_layer3_weights_V_addr_1 = getelementptr i11 %weights_layer3_weights_V, i64 0, i64 %zext_ln1118_23"   --->   Operation 56 'getelementptr' 'weights_layer3_weights_V_addr_1' <Predicate = (!tmp_15)> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%input_0_addr_8 = getelementptr i32 %input_0, i64 0, i64 %zext_ln61"   --->   Operation 57 'getelementptr' 'input_0_addr_8' <Predicate = (!tmp_15)> <Delay = 0.00>
ST_4 : Operation 58 [2/2] (1.35ns)   --->   "%r_V_8 = load i5 %input_0_addr_8"   --->   Operation 58 'load' 'r_V_8' <Predicate = (!tmp_15)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 59 [2/2] (1.35ns)   --->   "%weights_layer3_weights_V_load_1 = load i9 %weights_layer3_weights_V_addr_1"   --->   Operation 59 'load' 'weights_layer3_weights_V_load_1' <Predicate = (!tmp_15)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 512> <ROM>

State 5 <SV = 4> <Delay = 6.46>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%specloopname_ln61 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [nn.cpp:61]   --->   Operation 60 'specloopname' 'specloopname_ln61' <Predicate = (!tmp_15)> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%lhs_12 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %sum_V_19, i8 0"   --->   Operation 61 'bitconcatenate' 'lhs_12' <Predicate = (!tmp_15)> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (1.23ns)   --->   "%ret_V = add i40 %lhs_12, i40 %mul_ln1192"   --->   Operation 62 'add' 'ret_V' <Predicate = (!tmp_15)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 63 [1/2] (1.35ns)   --->   "%r_V_8 = load i5 %input_0_addr_8"   --->   Operation 63 'load' 'r_V_8' <Predicate = (!tmp_15)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%sext_ln1192_17 = sext i32 %r_V_8"   --->   Operation 64 'sext' 'sext_ln1192_17' <Predicate = (!tmp_15)> <Delay = 0.00>
ST_5 : Operation 65 [1/2] (1.35ns)   --->   "%weights_layer3_weights_V_load_1 = load i9 %weights_layer3_weights_V_addr_1"   --->   Operation 65 'load' 'weights_layer3_weights_V_load_1' <Predicate = (!tmp_15)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 512> <ROM>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%sext_ln1192_18 = sext i11 %weights_layer3_weights_V_load_1"   --->   Operation 66 'sext' 'sext_ln1192_18' <Predicate = (!tmp_15)> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (3.88ns)   --->   "%mul_ln1192_8 = mul i40 %sext_ln1192_18, i40 %sext_ln1192_17"   --->   Operation 67 'mul' 'mul_ln1192_8' <Predicate = (!tmp_15)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_21 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %ret_V, i32 8, i32 39"   --->   Operation 68 'partselect' 'tmp_21' <Predicate = (!tmp_15)> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%lhs_13 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_21, i8 0"   --->   Operation 69 'bitconcatenate' 'lhs_13' <Predicate = (!tmp_15)> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (1.23ns)   --->   "%ret_V_11 = add i40 %lhs_13, i40 %mul_ln1192_8"   --->   Operation 70 'add' 'ret_V_11' <Predicate = (!tmp_15)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%sum_V = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %ret_V_11, i32 8, i32 39"   --->   Operation 71 'partselect' 'sum_V' <Predicate = (!tmp_15)> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i"   --->   Operation 72 'br' 'br_ln0' <Predicate = (!tmp_15)> <Delay = 0.00>

State 6 <SV = 3> <Delay = 0.79>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%output_0_addr = getelementptr i32 %output_0, i64 0, i64 %zext_ln59" [nn.cpp:67]   --->   Operation 73 'getelementptr' 'output_0_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (0.79ns)   --->   "%store_ln67 = store i32 %sum_V_19, i4 %output_0_addr" [nn.cpp:67]   --->   Operation 74 'store' 'store_ln67' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%or_ln59 = or i4 %trunc_ln59, i4 1" [nn.cpp:59]   --->   Operation 75 'or' 'or_ln59' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln63 = zext i4 %or_ln59" [nn.cpp:63]   --->   Operation 76 'zext' 'zext_ln63' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (0.48ns)   --->   "%br_ln63 = br void %_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1" [nn.cpp:63]   --->   Operation 77 'br' 'br_ln63' <Predicate = true> <Delay = 0.48>

State 7 <SV = 4> <Delay = 1.35>
ST_7 : Operation 78 [1/1] (0.00ns)   --->   "%k_4 = phi i6 %add_ln63_1, void %_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.split, i6 0, void" [nn.cpp:63]   --->   Operation 78 'phi' 'k_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 79 [1/1] (0.00ns)   --->   "%sum_V_20 = phi i32 %sum_V_14, void %_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.split, i32 0, void"   --->   Operation 79 'phi' 'sum_V_20' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 80 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 80 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %k_4, i32 5" [nn.cpp:63]   --->   Operation 81 'bitselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 82 [1/1] (0.00ns)   --->   "%empty_36 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 82 'speclooptripcount' 'empty_36' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 83 [1/1] (0.00ns)   --->   "%br_ln63 = br i1 %tmp_16, void %_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.split, void" [nn.cpp:63]   --->   Operation 83 'br' 'br_ln63' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 84 [1/1] (0.88ns)   --->   "%add_ln63_1 = add i6 %k_4, i6 2" [nn.cpp:63]   --->   Operation 84 'add' 'add_ln63_1' <Predicate = (!tmp_16)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 85 [1/1] (0.00ns)   --->   "%k_4_cast8 = zext i6 %k_4" [nn.cpp:63]   --->   Operation 85 'zext' 'k_4_cast8' <Predicate = (!tmp_16)> <Delay = 0.00>
ST_7 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_22 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %k_4, i4 %or_ln59"   --->   Operation 86 'bitconcatenate' 'tmp_22' <Predicate = (!tmp_16)> <Delay = 0.00>
ST_7 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln1118_17 = zext i10 %tmp_22"   --->   Operation 87 'zext' 'zext_ln1118_17' <Predicate = (!tmp_16)> <Delay = 0.00>
ST_7 : Operation 88 [1/1] (0.00ns)   --->   "%weights_layer3_weights_V_addr_2 = getelementptr i11 %weights_layer3_weights_V, i64 0, i64 %zext_ln1118_17"   --->   Operation 88 'getelementptr' 'weights_layer3_weights_V_addr_2' <Predicate = (!tmp_16)> <Delay = 0.00>
ST_7 : Operation 89 [1/1] (0.00ns)   --->   "%empty_37 = trunc i6 %k_4" [nn.cpp:63]   --->   Operation 89 'trunc' 'empty_37' <Predicate = (!tmp_16)> <Delay = 0.00>
ST_7 : Operation 90 [1/1] (0.00ns)   --->   "%input_0_addr_9 = getelementptr i32 %input_0, i64 0, i64 %k_4_cast8"   --->   Operation 90 'getelementptr' 'input_0_addr_9' <Predicate = (!tmp_16)> <Delay = 0.00>
ST_7 : Operation 91 [2/2] (1.35ns)   --->   "%r_V_9 = load i5 %input_0_addr_9"   --->   Operation 91 'load' 'r_V_9' <Predicate = (!tmp_16)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_7 : Operation 92 [2/2] (1.35ns)   --->   "%weights_layer3_weights_V_load_2 = load i9 %weights_layer3_weights_V_addr_2"   --->   Operation 92 'load' 'weights_layer3_weights_V_load_2' <Predicate = (!tmp_16)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 512> <ROM>

State 8 <SV = 5> <Delay = 5.23>
ST_8 : Operation 93 [1/2] (1.35ns)   --->   "%r_V_9 = load i5 %input_0_addr_9"   --->   Operation 93 'load' 'r_V_9' <Predicate = (!tmp_16)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_8 : Operation 94 [1/1] (0.00ns)   --->   "%sext_ln1192_19 = sext i32 %r_V_9"   --->   Operation 94 'sext' 'sext_ln1192_19' <Predicate = (!tmp_16)> <Delay = 0.00>
ST_8 : Operation 95 [1/2] (1.35ns)   --->   "%weights_layer3_weights_V_load_2 = load i9 %weights_layer3_weights_V_addr_2"   --->   Operation 95 'load' 'weights_layer3_weights_V_load_2' <Predicate = (!tmp_16)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 512> <ROM>
ST_8 : Operation 96 [1/1] (0.00ns)   --->   "%sext_ln1192_20 = sext i11 %weights_layer3_weights_V_load_2"   --->   Operation 96 'sext' 'sext_ln1192_20' <Predicate = (!tmp_16)> <Delay = 0.00>
ST_8 : Operation 97 [1/1] (3.88ns)   --->   "%mul_ln1192_9 = mul i40 %sext_ln1192_20, i40 %sext_ln1192_19"   --->   Operation 97 'mul' 'mul_ln1192_9' <Predicate = (!tmp_16)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 98 [1/1] (0.00ns)   --->   "%or_ln63_1 = or i5 %empty_37, i5 1" [nn.cpp:63]   --->   Operation 98 'or' 'or_ln63_1' <Predicate = (!tmp_16)> <Delay = 0.00>
ST_8 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln61_1 = zext i5 %or_ln63_1" [nn.cpp:61]   --->   Operation 99 'zext' 'zext_ln61_1' <Predicate = (!tmp_16)> <Delay = 0.00>
ST_8 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_23 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %or_ln63_1, i4 %or_ln59"   --->   Operation 100 'bitconcatenate' 'tmp_23' <Predicate = (!tmp_16)> <Delay = 0.00>
ST_8 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln1118_18 = zext i9 %tmp_23"   --->   Operation 101 'zext' 'zext_ln1118_18' <Predicate = (!tmp_16)> <Delay = 0.00>
ST_8 : Operation 102 [1/1] (0.00ns)   --->   "%weights_layer3_weights_V_addr_3 = getelementptr i11 %weights_layer3_weights_V, i64 0, i64 %zext_ln1118_18"   --->   Operation 102 'getelementptr' 'weights_layer3_weights_V_addr_3' <Predicate = (!tmp_16)> <Delay = 0.00>
ST_8 : Operation 103 [1/1] (0.00ns)   --->   "%input_0_addr_10 = getelementptr i32 %input_0, i64 0, i64 %zext_ln61_1"   --->   Operation 103 'getelementptr' 'input_0_addr_10' <Predicate = (!tmp_16)> <Delay = 0.00>
ST_8 : Operation 104 [2/2] (1.35ns)   --->   "%r_V_10 = load i5 %input_0_addr_10"   --->   Operation 104 'load' 'r_V_10' <Predicate = (!tmp_16)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_8 : Operation 105 [2/2] (1.35ns)   --->   "%weights_layer3_weights_V_load_3 = load i9 %weights_layer3_weights_V_addr_3"   --->   Operation 105 'load' 'weights_layer3_weights_V_load_3' <Predicate = (!tmp_16)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 512> <ROM>

State 9 <SV = 6> <Delay = 6.46>
ST_9 : Operation 106 [1/1] (0.00ns)   --->   "%specloopname_ln61 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [nn.cpp:61]   --->   Operation 106 'specloopname' 'specloopname_ln61' <Predicate = (!tmp_16)> <Delay = 0.00>
ST_9 : Operation 107 [1/1] (0.00ns)   --->   "%lhs_15 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %sum_V_20, i8 0"   --->   Operation 107 'bitconcatenate' 'lhs_15' <Predicate = (!tmp_16)> <Delay = 0.00>
ST_9 : Operation 108 [1/1] (1.23ns)   --->   "%ret_V_12 = add i40 %lhs_15, i40 %mul_ln1192_9"   --->   Operation 108 'add' 'ret_V_12' <Predicate = (!tmp_16)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 109 [1/2] (1.35ns)   --->   "%r_V_10 = load i5 %input_0_addr_10"   --->   Operation 109 'load' 'r_V_10' <Predicate = (!tmp_16)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_9 : Operation 110 [1/1] (0.00ns)   --->   "%sext_ln1192_21 = sext i32 %r_V_10"   --->   Operation 110 'sext' 'sext_ln1192_21' <Predicate = (!tmp_16)> <Delay = 0.00>
ST_9 : Operation 111 [1/2] (1.35ns)   --->   "%weights_layer3_weights_V_load_3 = load i9 %weights_layer3_weights_V_addr_3"   --->   Operation 111 'load' 'weights_layer3_weights_V_load_3' <Predicate = (!tmp_16)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 512> <ROM>
ST_9 : Operation 112 [1/1] (0.00ns)   --->   "%sext_ln1192_22 = sext i11 %weights_layer3_weights_V_load_3"   --->   Operation 112 'sext' 'sext_ln1192_22' <Predicate = (!tmp_16)> <Delay = 0.00>
ST_9 : Operation 113 [1/1] (3.88ns)   --->   "%mul_ln1192_10 = mul i40 %sext_ln1192_22, i40 %sext_ln1192_21"   --->   Operation 113 'mul' 'mul_ln1192_10' <Predicate = (!tmp_16)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_24 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %ret_V_12, i32 8, i32 39"   --->   Operation 114 'partselect' 'tmp_24' <Predicate = (!tmp_16)> <Delay = 0.00>
ST_9 : Operation 115 [1/1] (0.00ns)   --->   "%lhs_16 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_24, i8 0"   --->   Operation 115 'bitconcatenate' 'lhs_16' <Predicate = (!tmp_16)> <Delay = 0.00>
ST_9 : Operation 116 [1/1] (1.23ns)   --->   "%ret_V_13 = add i40 %lhs_16, i40 %mul_ln1192_10"   --->   Operation 116 'add' 'ret_V_13' <Predicate = (!tmp_16)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 117 [1/1] (0.00ns)   --->   "%sum_V_14 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %ret_V_13, i32 8, i32 39"   --->   Operation 117 'partselect' 'sum_V_14' <Predicate = (!tmp_16)> <Delay = 0.00>
ST_9 : Operation 118 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1"   --->   Operation 118 'br' 'br_ln0' <Predicate = (!tmp_16)> <Delay = 0.00>

State 10 <SV = 5> <Delay = 0.79>
ST_10 : Operation 119 [1/1] (0.00ns)   --->   "%output_0_addr_4 = getelementptr i32 %output_0, i64 0, i64 %zext_ln63" [nn.cpp:67]   --->   Operation 119 'getelementptr' 'output_0_addr_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 120 [1/1] (0.79ns)   --->   "%store_ln67 = store i32 %sum_V_20, i4 %output_0_addr_4" [nn.cpp:67]   --->   Operation 120 'store' 'store_ln67' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_10 : Operation 121 [1/1] (0.00ns)   --->   "%or_ln59_1 = or i4 %trunc_ln59, i4 2" [nn.cpp:59]   --->   Operation 121 'or' 'or_ln59_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln63_1 = zext i4 %or_ln59_1" [nn.cpp:63]   --->   Operation 122 'zext' 'zext_ln63_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 123 [1/1] (0.48ns)   --->   "%br_ln63 = br void %_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2" [nn.cpp:63]   --->   Operation 123 'br' 'br_ln63' <Predicate = true> <Delay = 0.48>

State 11 <SV = 6> <Delay = 1.35>
ST_11 : Operation 124 [1/1] (0.00ns)   --->   "%k_5 = phi i6 %add_ln63_2, void %_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.split, i6 0, void" [nn.cpp:63]   --->   Operation 124 'phi' 'k_5' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 125 [1/1] (0.00ns)   --->   "%sum_V_21 = phi i32 %sum_V_16, void %_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.split, i32 0, void"   --->   Operation 125 'phi' 'sum_V_21' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 126 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 126 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 127 [1/1] (0.00ns)   --->   "%tmp_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %k_5, i32 5" [nn.cpp:63]   --->   Operation 127 'bitselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 128 [1/1] (0.00ns)   --->   "%empty_38 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 128 'speclooptripcount' 'empty_38' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 129 [1/1] (0.00ns)   --->   "%br_ln63 = br i1 %tmp_17, void %_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.split, void" [nn.cpp:63]   --->   Operation 129 'br' 'br_ln63' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 130 [1/1] (0.88ns)   --->   "%add_ln63_2 = add i6 %k_5, i6 2" [nn.cpp:63]   --->   Operation 130 'add' 'add_ln63_2' <Predicate = (!tmp_17)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 131 [1/1] (0.00ns)   --->   "%k_5_cast9 = zext i6 %k_5" [nn.cpp:63]   --->   Operation 131 'zext' 'k_5_cast9' <Predicate = (!tmp_17)> <Delay = 0.00>
ST_11 : Operation 132 [1/1] (0.00ns)   --->   "%tmp_25 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %k_5, i4 %or_ln59_1"   --->   Operation 132 'bitconcatenate' 'tmp_25' <Predicate = (!tmp_17)> <Delay = 0.00>
ST_11 : Operation 133 [1/1] (0.00ns)   --->   "%zext_ln1118_19 = zext i10 %tmp_25"   --->   Operation 133 'zext' 'zext_ln1118_19' <Predicate = (!tmp_17)> <Delay = 0.00>
ST_11 : Operation 134 [1/1] (0.00ns)   --->   "%weights_layer3_weights_V_addr_4 = getelementptr i11 %weights_layer3_weights_V, i64 0, i64 %zext_ln1118_19"   --->   Operation 134 'getelementptr' 'weights_layer3_weights_V_addr_4' <Predicate = (!tmp_17)> <Delay = 0.00>
ST_11 : Operation 135 [1/1] (0.00ns)   --->   "%empty_39 = trunc i6 %k_5" [nn.cpp:63]   --->   Operation 135 'trunc' 'empty_39' <Predicate = (!tmp_17)> <Delay = 0.00>
ST_11 : Operation 136 [1/1] (0.00ns)   --->   "%input_0_addr_11 = getelementptr i32 %input_0, i64 0, i64 %k_5_cast9"   --->   Operation 136 'getelementptr' 'input_0_addr_11' <Predicate = (!tmp_17)> <Delay = 0.00>
ST_11 : Operation 137 [2/2] (1.35ns)   --->   "%r_V_11 = load i5 %input_0_addr_11"   --->   Operation 137 'load' 'r_V_11' <Predicate = (!tmp_17)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_11 : Operation 138 [2/2] (1.35ns)   --->   "%weights_layer3_weights_V_load_4 = load i9 %weights_layer3_weights_V_addr_4"   --->   Operation 138 'load' 'weights_layer3_weights_V_load_4' <Predicate = (!tmp_17)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 512> <ROM>
ST_11 : Operation 139 [1/1] (0.00ns)   --->   "%or_ln63_2 = or i5 %empty_39, i5 1" [nn.cpp:63]   --->   Operation 139 'or' 'or_ln63_2' <Predicate = (!tmp_17)> <Delay = 0.00>

State 12 <SV = 7> <Delay = 5.23>
ST_12 : Operation 140 [1/2] (1.35ns)   --->   "%r_V_11 = load i5 %input_0_addr_11"   --->   Operation 140 'load' 'r_V_11' <Predicate = (!tmp_17)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_12 : Operation 141 [1/1] (0.00ns)   --->   "%sext_ln1192_23 = sext i32 %r_V_11"   --->   Operation 141 'sext' 'sext_ln1192_23' <Predicate = (!tmp_17)> <Delay = 0.00>
ST_12 : Operation 142 [1/2] (1.35ns)   --->   "%weights_layer3_weights_V_load_4 = load i9 %weights_layer3_weights_V_addr_4"   --->   Operation 142 'load' 'weights_layer3_weights_V_load_4' <Predicate = (!tmp_17)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 512> <ROM>
ST_12 : Operation 143 [1/1] (0.00ns)   --->   "%sext_ln1192_24 = sext i11 %weights_layer3_weights_V_load_4"   --->   Operation 143 'sext' 'sext_ln1192_24' <Predicate = (!tmp_17)> <Delay = 0.00>
ST_12 : Operation 144 [1/1] (3.88ns)   --->   "%mul_ln1192_11 = mul i40 %sext_ln1192_24, i40 %sext_ln1192_23"   --->   Operation 144 'mul' 'mul_ln1192_11' <Predicate = (!tmp_17)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 145 [1/1] (0.00ns)   --->   "%zext_ln61_2 = zext i5 %or_ln63_2" [nn.cpp:61]   --->   Operation 145 'zext' 'zext_ln61_2' <Predicate = (!tmp_17)> <Delay = 0.00>
ST_12 : Operation 146 [1/1] (0.00ns)   --->   "%tmp_26 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %or_ln63_2, i4 %or_ln59_1"   --->   Operation 146 'bitconcatenate' 'tmp_26' <Predicate = (!tmp_17)> <Delay = 0.00>
ST_12 : Operation 147 [1/1] (0.00ns)   --->   "%zext_ln1118_20 = zext i9 %tmp_26"   --->   Operation 147 'zext' 'zext_ln1118_20' <Predicate = (!tmp_17)> <Delay = 0.00>
ST_12 : Operation 148 [1/1] (0.00ns)   --->   "%weights_layer3_weights_V_addr_5 = getelementptr i11 %weights_layer3_weights_V, i64 0, i64 %zext_ln1118_20"   --->   Operation 148 'getelementptr' 'weights_layer3_weights_V_addr_5' <Predicate = (!tmp_17)> <Delay = 0.00>
ST_12 : Operation 149 [1/1] (0.00ns)   --->   "%input_0_addr_12 = getelementptr i32 %input_0, i64 0, i64 %zext_ln61_2"   --->   Operation 149 'getelementptr' 'input_0_addr_12' <Predicate = (!tmp_17)> <Delay = 0.00>
ST_12 : Operation 150 [2/2] (1.35ns)   --->   "%r_V_12 = load i5 %input_0_addr_12"   --->   Operation 150 'load' 'r_V_12' <Predicate = (!tmp_17)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_12 : Operation 151 [2/2] (1.35ns)   --->   "%weights_layer3_weights_V_load_5 = load i9 %weights_layer3_weights_V_addr_5"   --->   Operation 151 'load' 'weights_layer3_weights_V_load_5' <Predicate = (!tmp_17)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 512> <ROM>

State 13 <SV = 8> <Delay = 6.46>
ST_13 : Operation 152 [1/1] (0.00ns)   --->   "%specloopname_ln61 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [nn.cpp:61]   --->   Operation 152 'specloopname' 'specloopname_ln61' <Predicate = (!tmp_17)> <Delay = 0.00>
ST_13 : Operation 153 [1/1] (0.00ns)   --->   "%lhs_18 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %sum_V_21, i8 0"   --->   Operation 153 'bitconcatenate' 'lhs_18' <Predicate = (!tmp_17)> <Delay = 0.00>
ST_13 : Operation 154 [1/1] (1.23ns)   --->   "%ret_V_14 = add i40 %lhs_18, i40 %mul_ln1192_11"   --->   Operation 154 'add' 'ret_V_14' <Predicate = (!tmp_17)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 155 [1/2] (1.35ns)   --->   "%r_V_12 = load i5 %input_0_addr_12"   --->   Operation 155 'load' 'r_V_12' <Predicate = (!tmp_17)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_13 : Operation 156 [1/1] (0.00ns)   --->   "%sext_ln1192_25 = sext i32 %r_V_12"   --->   Operation 156 'sext' 'sext_ln1192_25' <Predicate = (!tmp_17)> <Delay = 0.00>
ST_13 : Operation 157 [1/2] (1.35ns)   --->   "%weights_layer3_weights_V_load_5 = load i9 %weights_layer3_weights_V_addr_5"   --->   Operation 157 'load' 'weights_layer3_weights_V_load_5' <Predicate = (!tmp_17)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 512> <ROM>
ST_13 : Operation 158 [1/1] (0.00ns)   --->   "%sext_ln1192_26 = sext i11 %weights_layer3_weights_V_load_5"   --->   Operation 158 'sext' 'sext_ln1192_26' <Predicate = (!tmp_17)> <Delay = 0.00>
ST_13 : Operation 159 [1/1] (3.88ns)   --->   "%mul_ln1192_12 = mul i40 %sext_ln1192_26, i40 %sext_ln1192_25"   --->   Operation 159 'mul' 'mul_ln1192_12' <Predicate = (!tmp_17)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 160 [1/1] (0.00ns)   --->   "%tmp_27 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %ret_V_14, i32 8, i32 39"   --->   Operation 160 'partselect' 'tmp_27' <Predicate = (!tmp_17)> <Delay = 0.00>
ST_13 : Operation 161 [1/1] (0.00ns)   --->   "%lhs_19 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_27, i8 0"   --->   Operation 161 'bitconcatenate' 'lhs_19' <Predicate = (!tmp_17)> <Delay = 0.00>
ST_13 : Operation 162 [1/1] (1.23ns)   --->   "%ret_V_15 = add i40 %lhs_19, i40 %mul_ln1192_12"   --->   Operation 162 'add' 'ret_V_15' <Predicate = (!tmp_17)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 163 [1/1] (0.00ns)   --->   "%sum_V_16 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %ret_V_15, i32 8, i32 39"   --->   Operation 163 'partselect' 'sum_V_16' <Predicate = (!tmp_17)> <Delay = 0.00>
ST_13 : Operation 164 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2"   --->   Operation 164 'br' 'br_ln0' <Predicate = (!tmp_17)> <Delay = 0.00>

State 14 <SV = 7> <Delay = 0.79>
ST_14 : Operation 165 [1/1] (0.00ns)   --->   "%output_0_addr_5 = getelementptr i32 %output_0, i64 0, i64 %zext_ln63_1" [nn.cpp:67]   --->   Operation 165 'getelementptr' 'output_0_addr_5' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 166 [1/1] (0.79ns)   --->   "%store_ln67 = store i32 %sum_V_21, i4 %output_0_addr_5" [nn.cpp:67]   --->   Operation 166 'store' 'store_ln67' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_14 : Operation 167 [1/1] (0.00ns)   --->   "%or_ln59_2 = or i4 %trunc_ln59, i4 3" [nn.cpp:59]   --->   Operation 167 'or' 'or_ln59_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 168 [1/1] (0.00ns)   --->   "%zext_ln63_2 = zext i4 %or_ln59_2" [nn.cpp:63]   --->   Operation 168 'zext' 'zext_ln63_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 169 [1/1] (0.48ns)   --->   "%br_ln63 = br void %_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3" [nn.cpp:63]   --->   Operation 169 'br' 'br_ln63' <Predicate = true> <Delay = 0.48>

State 15 <SV = 8> <Delay = 1.35>
ST_15 : Operation 170 [1/1] (0.00ns)   --->   "%k_6 = phi i6 %add_ln63_3, void %_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.split, i6 0, void" [nn.cpp:63]   --->   Operation 170 'phi' 'k_6' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 171 [1/1] (0.00ns)   --->   "%tmp_18 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %k_6, i32 5" [nn.cpp:63]   --->   Operation 171 'bitselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 172 [1/1] (0.00ns)   --->   "%br_ln63 = br i1 %tmp_18, void %_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.split, void" [nn.cpp:63]   --->   Operation 172 'br' 'br_ln63' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 173 [1/1] (0.88ns)   --->   "%add_ln63_3 = add i6 %k_6, i6 2" [nn.cpp:63]   --->   Operation 173 'add' 'add_ln63_3' <Predicate = (!tmp_18)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 174 [1/1] (0.00ns)   --->   "%k_6_cast10 = zext i6 %k_6" [nn.cpp:63]   --->   Operation 174 'zext' 'k_6_cast10' <Predicate = (!tmp_18)> <Delay = 0.00>
ST_15 : Operation 175 [1/1] (0.00ns)   --->   "%tmp_28 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %k_6, i4 %or_ln59_2"   --->   Operation 175 'bitconcatenate' 'tmp_28' <Predicate = (!tmp_18)> <Delay = 0.00>
ST_15 : Operation 176 [1/1] (0.00ns)   --->   "%zext_ln1118_21 = zext i10 %tmp_28"   --->   Operation 176 'zext' 'zext_ln1118_21' <Predicate = (!tmp_18)> <Delay = 0.00>
ST_15 : Operation 177 [1/1] (0.00ns)   --->   "%weights_layer3_weights_V_addr_6 = getelementptr i11 %weights_layer3_weights_V, i64 0, i64 %zext_ln1118_21"   --->   Operation 177 'getelementptr' 'weights_layer3_weights_V_addr_6' <Predicate = (!tmp_18)> <Delay = 0.00>
ST_15 : Operation 178 [1/1] (0.00ns)   --->   "%empty_41 = trunc i6 %k_6" [nn.cpp:63]   --->   Operation 178 'trunc' 'empty_41' <Predicate = (!tmp_18)> <Delay = 0.00>
ST_15 : Operation 179 [1/1] (0.00ns)   --->   "%input_0_addr_13 = getelementptr i32 %input_0, i64 0, i64 %k_6_cast10"   --->   Operation 179 'getelementptr' 'input_0_addr_13' <Predicate = (!tmp_18)> <Delay = 0.00>
ST_15 : Operation 180 [2/2] (1.35ns)   --->   "%r_V_13 = load i5 %input_0_addr_13"   --->   Operation 180 'load' 'r_V_13' <Predicate = (!tmp_18)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_15 : Operation 181 [2/2] (1.35ns)   --->   "%weights_layer3_weights_V_load_6 = load i9 %weights_layer3_weights_V_addr_6"   --->   Operation 181 'load' 'weights_layer3_weights_V_load_6' <Predicate = (!tmp_18)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 512> <ROM>
ST_15 : Operation 182 [1/1] (0.00ns)   --->   "%or_ln63_3 = or i5 %empty_41, i5 1" [nn.cpp:63]   --->   Operation 182 'or' 'or_ln63_3' <Predicate = (!tmp_18)> <Delay = 0.00>

State 16 <SV = 9> <Delay = 5.23>
ST_16 : Operation 183 [1/1] (0.00ns)   --->   "%sum_V_22 = phi i32 %sum_V_18, void %_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.split, i32 0, void"   --->   Operation 183 'phi' 'sum_V_22' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 184 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 184 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 185 [1/1] (0.00ns)   --->   "%empty_40 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 185 'speclooptripcount' 'empty_40' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 186 [1/2] (1.35ns)   --->   "%r_V_13 = load i5 %input_0_addr_13"   --->   Operation 186 'load' 'r_V_13' <Predicate = (!tmp_18)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_16 : Operation 187 [1/1] (0.00ns)   --->   "%sext_ln1192_27 = sext i32 %r_V_13"   --->   Operation 187 'sext' 'sext_ln1192_27' <Predicate = (!tmp_18)> <Delay = 0.00>
ST_16 : Operation 188 [1/2] (1.35ns)   --->   "%weights_layer3_weights_V_load_6 = load i9 %weights_layer3_weights_V_addr_6"   --->   Operation 188 'load' 'weights_layer3_weights_V_load_6' <Predicate = (!tmp_18)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 512> <ROM>
ST_16 : Operation 189 [1/1] (0.00ns)   --->   "%sext_ln1192_28 = sext i11 %weights_layer3_weights_V_load_6"   --->   Operation 189 'sext' 'sext_ln1192_28' <Predicate = (!tmp_18)> <Delay = 0.00>
ST_16 : Operation 190 [1/1] (3.88ns)   --->   "%mul_ln1192_13 = mul i40 %sext_ln1192_28, i40 %sext_ln1192_27"   --->   Operation 190 'mul' 'mul_ln1192_13' <Predicate = (!tmp_18)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 191 [1/1] (0.00ns)   --->   "%zext_ln61_3 = zext i5 %or_ln63_3" [nn.cpp:61]   --->   Operation 191 'zext' 'zext_ln61_3' <Predicate = (!tmp_18)> <Delay = 0.00>
ST_16 : Operation 192 [1/1] (0.00ns)   --->   "%tmp_29 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %or_ln63_3, i4 %or_ln59_2"   --->   Operation 192 'bitconcatenate' 'tmp_29' <Predicate = (!tmp_18)> <Delay = 0.00>
ST_16 : Operation 193 [1/1] (0.00ns)   --->   "%zext_ln1118_22 = zext i9 %tmp_29"   --->   Operation 193 'zext' 'zext_ln1118_22' <Predicate = (!tmp_18)> <Delay = 0.00>
ST_16 : Operation 194 [1/1] (0.00ns)   --->   "%weights_layer3_weights_V_addr_7 = getelementptr i11 %weights_layer3_weights_V, i64 0, i64 %zext_ln1118_22"   --->   Operation 194 'getelementptr' 'weights_layer3_weights_V_addr_7' <Predicate = (!tmp_18)> <Delay = 0.00>
ST_16 : Operation 195 [1/1] (0.00ns)   --->   "%input_0_addr_14 = getelementptr i32 %input_0, i64 0, i64 %zext_ln61_3"   --->   Operation 195 'getelementptr' 'input_0_addr_14' <Predicate = (!tmp_18)> <Delay = 0.00>
ST_16 : Operation 196 [2/2] (1.35ns)   --->   "%r_V_14 = load i5 %input_0_addr_14"   --->   Operation 196 'load' 'r_V_14' <Predicate = (!tmp_18)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_16 : Operation 197 [2/2] (1.35ns)   --->   "%weights_layer3_weights_V_load_7 = load i9 %weights_layer3_weights_V_addr_7"   --->   Operation 197 'load' 'weights_layer3_weights_V_load_7' <Predicate = (!tmp_18)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 512> <ROM>

State 17 <SV = 10> <Delay = 6.46>
ST_17 : Operation 198 [1/1] (0.00ns)   --->   "%specloopname_ln61 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [nn.cpp:61]   --->   Operation 198 'specloopname' 'specloopname_ln61' <Predicate = (!tmp_18)> <Delay = 0.00>
ST_17 : Operation 199 [1/1] (0.00ns)   --->   "%lhs_21 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %sum_V_22, i8 0"   --->   Operation 199 'bitconcatenate' 'lhs_21' <Predicate = (!tmp_18)> <Delay = 0.00>
ST_17 : Operation 200 [1/1] (1.23ns)   --->   "%ret_V_16 = add i40 %lhs_21, i40 %mul_ln1192_13"   --->   Operation 200 'add' 'ret_V_16' <Predicate = (!tmp_18)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 201 [1/2] (1.35ns)   --->   "%r_V_14 = load i5 %input_0_addr_14"   --->   Operation 201 'load' 'r_V_14' <Predicate = (!tmp_18)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_17 : Operation 202 [1/1] (0.00ns)   --->   "%sext_ln1192_29 = sext i32 %r_V_14"   --->   Operation 202 'sext' 'sext_ln1192_29' <Predicate = (!tmp_18)> <Delay = 0.00>
ST_17 : Operation 203 [1/2] (1.35ns)   --->   "%weights_layer3_weights_V_load_7 = load i9 %weights_layer3_weights_V_addr_7"   --->   Operation 203 'load' 'weights_layer3_weights_V_load_7' <Predicate = (!tmp_18)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 512> <ROM>
ST_17 : Operation 204 [1/1] (0.00ns)   --->   "%sext_ln1192_30 = sext i11 %weights_layer3_weights_V_load_7"   --->   Operation 204 'sext' 'sext_ln1192_30' <Predicate = (!tmp_18)> <Delay = 0.00>
ST_17 : Operation 205 [1/1] (3.88ns)   --->   "%mul_ln1192_14 = mul i40 %sext_ln1192_30, i40 %sext_ln1192_29"   --->   Operation 205 'mul' 'mul_ln1192_14' <Predicate = (!tmp_18)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 206 [1/1] (0.00ns)   --->   "%tmp_30 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %ret_V_16, i32 8, i32 39"   --->   Operation 206 'partselect' 'tmp_30' <Predicate = (!tmp_18)> <Delay = 0.00>
ST_17 : Operation 207 [1/1] (0.00ns)   --->   "%lhs_22 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_30, i8 0"   --->   Operation 207 'bitconcatenate' 'lhs_22' <Predicate = (!tmp_18)> <Delay = 0.00>
ST_17 : Operation 208 [1/1] (1.23ns)   --->   "%ret_V_17 = add i40 %lhs_22, i40 %mul_ln1192_14"   --->   Operation 208 'add' 'ret_V_17' <Predicate = (!tmp_18)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 209 [1/1] (0.00ns)   --->   "%sum_V_18 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %ret_V_17, i32 8, i32 39"   --->   Operation 209 'partselect' 'sum_V_18' <Predicate = (!tmp_18)> <Delay = 0.00>
ST_17 : Operation 210 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3"   --->   Operation 210 'br' 'br_ln0' <Predicate = (!tmp_18)> <Delay = 0.00>

State 18 <SV = 10> <Delay = 0.87>
ST_18 : Operation 211 [1/1] (0.87ns)   --->   "%add_ln59 = add i5 %j, i5 4" [nn.cpp:59]   --->   Operation 211 'add' 'add_ln59' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 212 [1/1] (0.00ns)   --->   "%output_0_addr_6 = getelementptr i32 %output_0, i64 0, i64 %zext_ln63_2" [nn.cpp:67]   --->   Operation 212 'getelementptr' 'output_0_addr_6' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 213 [1/1] (0.79ns)   --->   "%store_ln67 = store i32 %sum_V_22, i4 %output_0_addr_6" [nn.cpp:67]   --->   Operation 213 'store' 'store_ln67' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_18 : Operation 214 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 214 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ output_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ weights_layer3_weights_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[11]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln59                         (br               ) [ 0111111111111111111]
j                               (phi              ) [ 0011111111111111111]
tmp                             (bitselect        ) [ 0011111111111111111]
empty                           (speclooptripcount) [ 0000000000000000000]
br_ln59                         (br               ) [ 0000000000000000000]
zext_ln59                       (zext             ) [ 0001111000000000000]
zext_ln59_1                     (zext             ) [ 0001110000000000000]
trunc_ln59                      (trunc            ) [ 0001111111111110000]
specloopname_ln59               (specloopname     ) [ 0000000000000000000]
br_ln63                         (br               ) [ 0011111111111111111]
ret_ln70                        (ret              ) [ 0000000000000000000]
k                               (phi              ) [ 0001000000000000000]
sum_V_19                        (phi              ) [ 0001111000000000000]
specpipeline_ln0                (specpipeline     ) [ 0000000000000000000]
tmp_15                          (bitselect        ) [ 0011111111111111111]
empty_34                        (speclooptripcount) [ 0000000000000000000]
br_ln63                         (br               ) [ 0000000000000000000]
add_ln63                        (add              ) [ 0011111111111111111]
k_cast7                         (zext             ) [ 0000000000000000000]
tmp_s                           (partselect       ) [ 0000000000000000000]
tmp_19                          (bitconcatenate   ) [ 0000000000000000000]
zext_ln1118                     (zext             ) [ 0000000000000000000]
weights_layer3_weights_V_addr   (getelementptr    ) [ 0001100000000000000]
empty_35                        (trunc            ) [ 0001100000000000000]
input_0_addr                    (getelementptr    ) [ 0001100000000000000]
r_V                             (load             ) [ 0000000000000000000]
sext_ln1192                     (sext             ) [ 0000000000000000000]
weights_layer3_weights_V_load   (load             ) [ 0000000000000000000]
sext_ln1192_16                  (sext             ) [ 0000000000000000000]
mul_ln1192                      (mul              ) [ 0001010000000000000]
or_ln63                         (or               ) [ 0000000000000000000]
zext_ln61                       (zext             ) [ 0000000000000000000]
tmp_20                          (bitconcatenate   ) [ 0000000000000000000]
add_ln1118                      (add              ) [ 0000000000000000000]
zext_ln1118_23                  (zext             ) [ 0000000000000000000]
weights_layer3_weights_V_addr_1 (getelementptr    ) [ 0001010000000000000]
input_0_addr_8                  (getelementptr    ) [ 0001010000000000000]
specloopname_ln61               (specloopname     ) [ 0000000000000000000]
lhs_12                          (bitconcatenate   ) [ 0000000000000000000]
ret_V                           (add              ) [ 0000000000000000000]
r_V_8                           (load             ) [ 0000000000000000000]
sext_ln1192_17                  (sext             ) [ 0000000000000000000]
weights_layer3_weights_V_load_1 (load             ) [ 0000000000000000000]
sext_ln1192_18                  (sext             ) [ 0000000000000000000]
mul_ln1192_8                    (mul              ) [ 0000000000000000000]
tmp_21                          (partselect       ) [ 0000000000000000000]
lhs_13                          (bitconcatenate   ) [ 0000000000000000000]
ret_V_11                        (add              ) [ 0000000000000000000]
sum_V                           (partselect       ) [ 0011111111111111111]
br_ln0                          (br               ) [ 0011111111111111111]
output_0_addr                   (getelementptr    ) [ 0000000000000000000]
store_ln67                      (store            ) [ 0000000000000000000]
or_ln59                         (or               ) [ 0000000111000000000]
zext_ln63                       (zext             ) [ 0000000111100000000]
br_ln63                         (br               ) [ 0011111111111111111]
k_4                             (phi              ) [ 0000000100000000000]
sum_V_20                        (phi              ) [ 0000000111100000000]
specpipeline_ln0                (specpipeline     ) [ 0000000000000000000]
tmp_16                          (bitselect        ) [ 0011111111111111111]
empty_36                        (speclooptripcount) [ 0000000000000000000]
br_ln63                         (br               ) [ 0000000000000000000]
add_ln63_1                      (add              ) [ 0011111111111111111]
k_4_cast8                       (zext             ) [ 0000000000000000000]
tmp_22                          (bitconcatenate   ) [ 0000000000000000000]
zext_ln1118_17                  (zext             ) [ 0000000000000000000]
weights_layer3_weights_V_addr_2 (getelementptr    ) [ 0000000110000000000]
empty_37                        (trunc            ) [ 0000000110000000000]
input_0_addr_9                  (getelementptr    ) [ 0000000110000000000]
r_V_9                           (load             ) [ 0000000000000000000]
sext_ln1192_19                  (sext             ) [ 0000000000000000000]
weights_layer3_weights_V_load_2 (load             ) [ 0000000000000000000]
sext_ln1192_20                  (sext             ) [ 0000000000000000000]
mul_ln1192_9                    (mul              ) [ 0000000101000000000]
or_ln63_1                       (or               ) [ 0000000000000000000]
zext_ln61_1                     (zext             ) [ 0000000000000000000]
tmp_23                          (bitconcatenate   ) [ 0000000000000000000]
zext_ln1118_18                  (zext             ) [ 0000000000000000000]
weights_layer3_weights_V_addr_3 (getelementptr    ) [ 0000000101000000000]
input_0_addr_10                 (getelementptr    ) [ 0000000101000000000]
specloopname_ln61               (specloopname     ) [ 0000000000000000000]
lhs_15                          (bitconcatenate   ) [ 0000000000000000000]
ret_V_12                        (add              ) [ 0000000000000000000]
r_V_10                          (load             ) [ 0000000000000000000]
sext_ln1192_21                  (sext             ) [ 0000000000000000000]
weights_layer3_weights_V_load_3 (load             ) [ 0000000000000000000]
sext_ln1192_22                  (sext             ) [ 0000000000000000000]
mul_ln1192_10                   (mul              ) [ 0000000000000000000]
tmp_24                          (partselect       ) [ 0000000000000000000]
lhs_16                          (bitconcatenate   ) [ 0000000000000000000]
ret_V_13                        (add              ) [ 0000000000000000000]
sum_V_14                        (partselect       ) [ 0011111111111111111]
br_ln0                          (br               ) [ 0011111111111111111]
output_0_addr_4                 (getelementptr    ) [ 0000000000000000000]
store_ln67                      (store            ) [ 0000000000000000000]
or_ln59_1                       (or               ) [ 0000000000011100000]
zext_ln63_1                     (zext             ) [ 0000000000011110000]
br_ln63                         (br               ) [ 0011111111111111111]
k_5                             (phi              ) [ 0000000000010000000]
sum_V_21                        (phi              ) [ 0000000000011110000]
specpipeline_ln0                (specpipeline     ) [ 0000000000000000000]
tmp_17                          (bitselect        ) [ 0011111111111111111]
empty_38                        (speclooptripcount) [ 0000000000000000000]
br_ln63                         (br               ) [ 0000000000000000000]
add_ln63_2                      (add              ) [ 0011111111111111111]
k_5_cast9                       (zext             ) [ 0000000000000000000]
tmp_25                          (bitconcatenate   ) [ 0000000000000000000]
zext_ln1118_19                  (zext             ) [ 0000000000000000000]
weights_layer3_weights_V_addr_4 (getelementptr    ) [ 0000000000011000000]
empty_39                        (trunc            ) [ 0000000000000000000]
input_0_addr_11                 (getelementptr    ) [ 0000000000011000000]
or_ln63_2                       (or               ) [ 0000000000011000000]
r_V_11                          (load             ) [ 0000000000000000000]
sext_ln1192_23                  (sext             ) [ 0000000000000000000]
weights_layer3_weights_V_load_4 (load             ) [ 0000000000000000000]
sext_ln1192_24                  (sext             ) [ 0000000000000000000]
mul_ln1192_11                   (mul              ) [ 0000000000010100000]
zext_ln61_2                     (zext             ) [ 0000000000000000000]
tmp_26                          (bitconcatenate   ) [ 0000000000000000000]
zext_ln1118_20                  (zext             ) [ 0000000000000000000]
weights_layer3_weights_V_addr_5 (getelementptr    ) [ 0000000000010100000]
input_0_addr_12                 (getelementptr    ) [ 0000000000010100000]
specloopname_ln61               (specloopname     ) [ 0000000000000000000]
lhs_18                          (bitconcatenate   ) [ 0000000000000000000]
ret_V_14                        (add              ) [ 0000000000000000000]
r_V_12                          (load             ) [ 0000000000000000000]
sext_ln1192_25                  (sext             ) [ 0000000000000000000]
weights_layer3_weights_V_load_5 (load             ) [ 0000000000000000000]
sext_ln1192_26                  (sext             ) [ 0000000000000000000]
mul_ln1192_12                   (mul              ) [ 0000000000000000000]
tmp_27                          (partselect       ) [ 0000000000000000000]
lhs_19                          (bitconcatenate   ) [ 0000000000000000000]
ret_V_15                        (add              ) [ 0000000000000000000]
sum_V_16                        (partselect       ) [ 0011111111111111111]
br_ln0                          (br               ) [ 0011111111111111111]
output_0_addr_5                 (getelementptr    ) [ 0000000000000000000]
store_ln67                      (store            ) [ 0000000000000000000]
or_ln59_2                       (or               ) [ 0000000000000001110]
zext_ln63_2                     (zext             ) [ 0000000000000001111]
br_ln63                         (br               ) [ 0011111111111111111]
k_6                             (phi              ) [ 0000000000000001000]
tmp_18                          (bitselect        ) [ 0011111111111111111]
br_ln63                         (br               ) [ 0000000000000000000]
add_ln63_3                      (add              ) [ 0011111111111111111]
k_6_cast10                      (zext             ) [ 0000000000000000000]
tmp_28                          (bitconcatenate   ) [ 0000000000000000000]
zext_ln1118_21                  (zext             ) [ 0000000000000000000]
weights_layer3_weights_V_addr_6 (getelementptr    ) [ 0000000000000001100]
empty_41                        (trunc            ) [ 0000000000000000000]
input_0_addr_13                 (getelementptr    ) [ 0000000000000001100]
or_ln63_3                       (or               ) [ 0000000000000001100]
sum_V_22                        (phi              ) [ 0000000000000001111]
specpipeline_ln0                (specpipeline     ) [ 0000000000000000000]
empty_40                        (speclooptripcount) [ 0000000000000000000]
r_V_13                          (load             ) [ 0000000000000000000]
sext_ln1192_27                  (sext             ) [ 0000000000000000000]
weights_layer3_weights_V_load_6 (load             ) [ 0000000000000000000]
sext_ln1192_28                  (sext             ) [ 0000000000000000000]
mul_ln1192_13                   (mul              ) [ 0000000000000001010]
zext_ln61_3                     (zext             ) [ 0000000000000000000]
tmp_29                          (bitconcatenate   ) [ 0000000000000000000]
zext_ln1118_22                  (zext             ) [ 0000000000000000000]
weights_layer3_weights_V_addr_7 (getelementptr    ) [ 0000000000000001010]
input_0_addr_14                 (getelementptr    ) [ 0000000000000001010]
specloopname_ln61               (specloopname     ) [ 0000000000000000000]
lhs_21                          (bitconcatenate   ) [ 0000000000000000000]
ret_V_16                        (add              ) [ 0000000000000000000]
r_V_14                          (load             ) [ 0000000000000000000]
sext_ln1192_29                  (sext             ) [ 0000000000000000000]
weights_layer3_weights_V_load_7 (load             ) [ 0000000000000000000]
sext_ln1192_30                  (sext             ) [ 0000000000000000000]
mul_ln1192_14                   (mul              ) [ 0000000000000000000]
tmp_30                          (partselect       ) [ 0000000000000000000]
lhs_22                          (bitconcatenate   ) [ 0000000000000000000]
ret_V_17                        (add              ) [ 0000000000000000000]
sum_V_18                        (partselect       ) [ 0011111111111111111]
br_ln0                          (br               ) [ 0011111111111111111]
add_ln59                        (add              ) [ 0111111111111111111]
output_0_addr_6                 (getelementptr    ) [ 0000000000000000000]
store_ln67                      (store            ) [ 0000000000000000000]
br_ln0                          (br               ) [ 0111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_0"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="weights_layer3_weights_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_layer3_weights_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i5.i32"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i6.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i6.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i5.i4"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i40.i32.i8"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i40.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i6.i4"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1004" name="weights_layer3_weights_V_addr_gep_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="11" slack="0"/>
<pin id="76" dir="0" index="1" bw="1" slack="0"/>
<pin id="77" dir="0" index="2" bw="10" slack="0"/>
<pin id="78" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights_layer3_weights_V_addr/3 "/>
</bind>
</comp>

<comp id="81" class="1004" name="input_0_addr_gep_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="32" slack="0"/>
<pin id="83" dir="0" index="1" bw="1" slack="0"/>
<pin id="84" dir="0" index="2" bw="6" slack="0"/>
<pin id="85" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_0_addr/3 "/>
</bind>
</comp>

<comp id="88" class="1004" name="grp_access_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="5" slack="0"/>
<pin id="90" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="91" dir="0" index="2" bw="0" slack="0"/>
<pin id="93" dir="0" index="4" bw="5" slack="2147483647"/>
<pin id="94" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="95" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="92" dir="1" index="3" bw="32" slack="0"/>
<pin id="96" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="r_V/3 r_V_8/4 r_V_9/7 r_V_10/8 r_V_11/11 r_V_12/12 r_V_13/15 r_V_14/16 "/>
</bind>
</comp>

<comp id="98" class="1004" name="grp_access_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="9" slack="0"/>
<pin id="100" dir="0" index="1" bw="11" slack="2147483647"/>
<pin id="101" dir="0" index="2" bw="0" slack="0"/>
<pin id="103" dir="0" index="4" bw="9" slack="2147483647"/>
<pin id="104" dir="0" index="5" bw="11" slack="2147483647"/>
<pin id="105" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="102" dir="1" index="3" bw="11" slack="0"/>
<pin id="106" dir="1" index="7" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weights_layer3_weights_V_load/3 weights_layer3_weights_V_load_1/4 weights_layer3_weights_V_load_2/7 weights_layer3_weights_V_load_3/8 weights_layer3_weights_V_load_4/11 weights_layer3_weights_V_load_5/12 weights_layer3_weights_V_load_6/15 weights_layer3_weights_V_load_7/16 "/>
</bind>
</comp>

<comp id="108" class="1004" name="weights_layer3_weights_V_addr_1_gep_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="11" slack="0"/>
<pin id="110" dir="0" index="1" bw="1" slack="0"/>
<pin id="111" dir="0" index="2" bw="9" slack="0"/>
<pin id="112" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights_layer3_weights_V_addr_1/4 "/>
</bind>
</comp>

<comp id="115" class="1004" name="input_0_addr_8_gep_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="32" slack="0"/>
<pin id="117" dir="0" index="1" bw="1" slack="0"/>
<pin id="118" dir="0" index="2" bw="5" slack="0"/>
<pin id="119" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_0_addr_8/4 "/>
</bind>
</comp>

<comp id="124" class="1004" name="output_0_addr_gep_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="0"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="0" index="2" bw="5" slack="2"/>
<pin id="128" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_0_addr/6 "/>
</bind>
</comp>

<comp id="131" class="1004" name="grp_access_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="4" slack="0"/>
<pin id="133" dir="0" index="1" bw="32" slack="1"/>
<pin id="134" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="135" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln67/6 store_ln67/10 store_ln67/14 store_ln67/18 "/>
</bind>
</comp>

<comp id="137" class="1004" name="weights_layer3_weights_V_addr_2_gep_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="11" slack="0"/>
<pin id="139" dir="0" index="1" bw="1" slack="0"/>
<pin id="140" dir="0" index="2" bw="10" slack="0"/>
<pin id="141" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights_layer3_weights_V_addr_2/7 "/>
</bind>
</comp>

<comp id="144" class="1004" name="input_0_addr_9_gep_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="0"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="0" index="2" bw="6" slack="0"/>
<pin id="148" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_0_addr_9/7 "/>
</bind>
</comp>

<comp id="153" class="1004" name="weights_layer3_weights_V_addr_3_gep_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="11" slack="0"/>
<pin id="155" dir="0" index="1" bw="1" slack="0"/>
<pin id="156" dir="0" index="2" bw="9" slack="0"/>
<pin id="157" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights_layer3_weights_V_addr_3/8 "/>
</bind>
</comp>

<comp id="160" class="1004" name="input_0_addr_10_gep_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="0"/>
<pin id="162" dir="0" index="1" bw="1" slack="0"/>
<pin id="163" dir="0" index="2" bw="5" slack="0"/>
<pin id="164" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_0_addr_10/8 "/>
</bind>
</comp>

<comp id="169" class="1004" name="output_0_addr_4_gep_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="32" slack="0"/>
<pin id="171" dir="0" index="1" bw="1" slack="0"/>
<pin id="172" dir="0" index="2" bw="4" slack="2"/>
<pin id="173" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_0_addr_4/10 "/>
</bind>
</comp>

<comp id="177" class="1004" name="weights_layer3_weights_V_addr_4_gep_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="11" slack="0"/>
<pin id="179" dir="0" index="1" bw="1" slack="0"/>
<pin id="180" dir="0" index="2" bw="10" slack="0"/>
<pin id="181" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights_layer3_weights_V_addr_4/11 "/>
</bind>
</comp>

<comp id="184" class="1004" name="input_0_addr_11_gep_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="32" slack="0"/>
<pin id="186" dir="0" index="1" bw="1" slack="0"/>
<pin id="187" dir="0" index="2" bw="6" slack="0"/>
<pin id="188" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_0_addr_11/11 "/>
</bind>
</comp>

<comp id="193" class="1004" name="weights_layer3_weights_V_addr_5_gep_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="11" slack="0"/>
<pin id="195" dir="0" index="1" bw="1" slack="0"/>
<pin id="196" dir="0" index="2" bw="9" slack="0"/>
<pin id="197" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights_layer3_weights_V_addr_5/12 "/>
</bind>
</comp>

<comp id="200" class="1004" name="input_0_addr_12_gep_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="32" slack="0"/>
<pin id="202" dir="0" index="1" bw="1" slack="0"/>
<pin id="203" dir="0" index="2" bw="5" slack="0"/>
<pin id="204" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_0_addr_12/12 "/>
</bind>
</comp>

<comp id="209" class="1004" name="output_0_addr_5_gep_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="32" slack="0"/>
<pin id="211" dir="0" index="1" bw="1" slack="0"/>
<pin id="212" dir="0" index="2" bw="4" slack="2"/>
<pin id="213" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_0_addr_5/14 "/>
</bind>
</comp>

<comp id="217" class="1004" name="weights_layer3_weights_V_addr_6_gep_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="11" slack="0"/>
<pin id="219" dir="0" index="1" bw="1" slack="0"/>
<pin id="220" dir="0" index="2" bw="10" slack="0"/>
<pin id="221" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights_layer3_weights_V_addr_6/15 "/>
</bind>
</comp>

<comp id="224" class="1004" name="input_0_addr_13_gep_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="32" slack="0"/>
<pin id="226" dir="0" index="1" bw="1" slack="0"/>
<pin id="227" dir="0" index="2" bw="6" slack="0"/>
<pin id="228" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_0_addr_13/15 "/>
</bind>
</comp>

<comp id="233" class="1004" name="weights_layer3_weights_V_addr_7_gep_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="11" slack="0"/>
<pin id="235" dir="0" index="1" bw="1" slack="0"/>
<pin id="236" dir="0" index="2" bw="9" slack="0"/>
<pin id="237" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights_layer3_weights_V_addr_7/16 "/>
</bind>
</comp>

<comp id="240" class="1004" name="input_0_addr_14_gep_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="32" slack="0"/>
<pin id="242" dir="0" index="1" bw="1" slack="0"/>
<pin id="243" dir="0" index="2" bw="5" slack="0"/>
<pin id="244" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_0_addr_14/16 "/>
</bind>
</comp>

<comp id="249" class="1004" name="output_0_addr_6_gep_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="32" slack="0"/>
<pin id="251" dir="0" index="1" bw="1" slack="0"/>
<pin id="252" dir="0" index="2" bw="4" slack="3"/>
<pin id="253" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_0_addr_6/18 "/>
</bind>
</comp>

<comp id="257" class="1005" name="j_reg_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="5" slack="1"/>
<pin id="259" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="261" class="1004" name="j_phi_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="5" slack="1"/>
<pin id="263" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="264" dir="0" index="2" bw="1" slack="1"/>
<pin id="265" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="266" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/2 "/>
</bind>
</comp>

<comp id="269" class="1005" name="k_reg_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="6" slack="1"/>
<pin id="271" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="k (phireg) "/>
</bind>
</comp>

<comp id="273" class="1004" name="k_phi_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="6" slack="0"/>
<pin id="275" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="276" dir="0" index="2" bw="1" slack="1"/>
<pin id="277" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="278" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k/3 "/>
</bind>
</comp>

<comp id="280" class="1005" name="sum_V_19_reg_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="32" slack="1"/>
<pin id="282" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_V_19 (phireg) "/>
</bind>
</comp>

<comp id="285" class="1004" name="sum_V_19_phi_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="32" slack="1"/>
<pin id="287" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="288" dir="0" index="2" bw="1" slack="1"/>
<pin id="289" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="290" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum_V_19/3 "/>
</bind>
</comp>

<comp id="293" class="1005" name="k_4_reg_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="6" slack="1"/>
<pin id="295" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="k_4 (phireg) "/>
</bind>
</comp>

<comp id="297" class="1004" name="k_4_phi_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="6" slack="0"/>
<pin id="299" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="300" dir="0" index="2" bw="1" slack="1"/>
<pin id="301" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="302" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k_4/7 "/>
</bind>
</comp>

<comp id="304" class="1005" name="sum_V_20_reg_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="32" slack="1"/>
<pin id="306" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_V_20 (phireg) "/>
</bind>
</comp>

<comp id="309" class="1004" name="sum_V_20_phi_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="32" slack="1"/>
<pin id="311" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="312" dir="0" index="2" bw="1" slack="1"/>
<pin id="313" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="314" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum_V_20/7 "/>
</bind>
</comp>

<comp id="317" class="1005" name="k_5_reg_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="6" slack="1"/>
<pin id="319" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="k_5 (phireg) "/>
</bind>
</comp>

<comp id="321" class="1004" name="k_5_phi_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="6" slack="0"/>
<pin id="323" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="324" dir="0" index="2" bw="1" slack="1"/>
<pin id="325" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="326" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k_5/11 "/>
</bind>
</comp>

<comp id="328" class="1005" name="sum_V_21_reg_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="32" slack="1"/>
<pin id="330" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_V_21 (phireg) "/>
</bind>
</comp>

<comp id="333" class="1004" name="sum_V_21_phi_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="32" slack="1"/>
<pin id="335" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="336" dir="0" index="2" bw="1" slack="1"/>
<pin id="337" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="338" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum_V_21/11 "/>
</bind>
</comp>

<comp id="341" class="1005" name="k_6_reg_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="6" slack="1"/>
<pin id="343" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="k_6 (phireg) "/>
</bind>
</comp>

<comp id="345" class="1004" name="k_6_phi_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="6" slack="0"/>
<pin id="347" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="348" dir="0" index="2" bw="1" slack="1"/>
<pin id="349" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="350" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k_6/15 "/>
</bind>
</comp>

<comp id="352" class="1005" name="sum_V_22_reg_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="32" slack="1"/>
<pin id="354" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_V_22 (phireg) "/>
</bind>
</comp>

<comp id="357" class="1004" name="sum_V_22_phi_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="32" slack="1"/>
<pin id="359" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="360" dir="0" index="2" bw="1" slack="2"/>
<pin id="361" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="362" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum_V_22/16 "/>
</bind>
</comp>

<comp id="365" class="1004" name="tmp_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="1" slack="0"/>
<pin id="367" dir="0" index="1" bw="5" slack="0"/>
<pin id="368" dir="0" index="2" bw="4" slack="0"/>
<pin id="369" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="373" class="1004" name="zext_ln59_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="5" slack="0"/>
<pin id="375" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln59/2 "/>
</bind>
</comp>

<comp id="377" class="1004" name="zext_ln59_1_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="5" slack="0"/>
<pin id="379" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln59_1/2 "/>
</bind>
</comp>

<comp id="381" class="1004" name="trunc_ln59_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="5" slack="0"/>
<pin id="383" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln59/2 "/>
</bind>
</comp>

<comp id="385" class="1004" name="tmp_15_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="1" slack="0"/>
<pin id="387" dir="0" index="1" bw="6" slack="0"/>
<pin id="388" dir="0" index="2" bw="4" slack="0"/>
<pin id="389" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_15/3 "/>
</bind>
</comp>

<comp id="393" class="1004" name="add_ln63_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="6" slack="0"/>
<pin id="395" dir="0" index="1" bw="3" slack="0"/>
<pin id="396" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln63/3 "/>
</bind>
</comp>

<comp id="399" class="1004" name="k_cast7_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="6" slack="0"/>
<pin id="401" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="k_cast7/3 "/>
</bind>
</comp>

<comp id="404" class="1004" name="tmp_s_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="5" slack="0"/>
<pin id="406" dir="0" index="1" bw="6" slack="0"/>
<pin id="407" dir="0" index="2" bw="1" slack="0"/>
<pin id="408" dir="0" index="3" bw="4" slack="0"/>
<pin id="409" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="414" class="1004" name="tmp_19_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="10" slack="0"/>
<pin id="416" dir="0" index="1" bw="5" slack="0"/>
<pin id="417" dir="0" index="2" bw="5" slack="1"/>
<pin id="418" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_19/3 "/>
</bind>
</comp>

<comp id="422" class="1004" name="zext_ln1118_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="10" slack="0"/>
<pin id="424" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118/3 "/>
</bind>
</comp>

<comp id="427" class="1004" name="empty_35_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="6" slack="0"/>
<pin id="429" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_35/3 "/>
</bind>
</comp>

<comp id="431" class="1004" name="sext_ln1192_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="32" slack="0"/>
<pin id="433" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192/4 "/>
</bind>
</comp>

<comp id="435" class="1004" name="sext_ln1192_16_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="11" slack="0"/>
<pin id="437" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_16/4 "/>
</bind>
</comp>

<comp id="439" class="1004" name="mul_ln1192_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="11" slack="0"/>
<pin id="441" dir="0" index="1" bw="32" slack="0"/>
<pin id="442" dir="1" index="2" bw="40" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192/4 "/>
</bind>
</comp>

<comp id="445" class="1004" name="or_ln63_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="5" slack="1"/>
<pin id="447" dir="0" index="1" bw="5" slack="0"/>
<pin id="448" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln63/4 "/>
</bind>
</comp>

<comp id="450" class="1004" name="zext_ln61_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="5" slack="0"/>
<pin id="452" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln61/4 "/>
</bind>
</comp>

<comp id="455" class="1004" name="tmp_20_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="9" slack="0"/>
<pin id="457" dir="0" index="1" bw="5" slack="0"/>
<pin id="458" dir="0" index="2" bw="1" slack="0"/>
<pin id="459" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_20/4 "/>
</bind>
</comp>

<comp id="463" class="1004" name="add_ln1118_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="9" slack="0"/>
<pin id="465" dir="0" index="1" bw="5" slack="2"/>
<pin id="466" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1118/4 "/>
</bind>
</comp>

<comp id="468" class="1004" name="zext_ln1118_23_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="9" slack="0"/>
<pin id="470" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118_23/4 "/>
</bind>
</comp>

<comp id="473" class="1004" name="lhs_12_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="40" slack="0"/>
<pin id="475" dir="0" index="1" bw="32" slack="2"/>
<pin id="476" dir="0" index="2" bw="1" slack="0"/>
<pin id="477" dir="1" index="3" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_12/5 "/>
</bind>
</comp>

<comp id="481" class="1004" name="ret_V_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="40" slack="0"/>
<pin id="483" dir="0" index="1" bw="40" slack="1"/>
<pin id="484" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/5 "/>
</bind>
</comp>

<comp id="486" class="1004" name="sext_ln1192_17_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="32" slack="0"/>
<pin id="488" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_17/5 "/>
</bind>
</comp>

<comp id="490" class="1004" name="sext_ln1192_18_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="11" slack="0"/>
<pin id="492" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_18/5 "/>
</bind>
</comp>

<comp id="494" class="1004" name="mul_ln1192_8_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="11" slack="0"/>
<pin id="496" dir="0" index="1" bw="32" slack="0"/>
<pin id="497" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_8/5 "/>
</bind>
</comp>

<comp id="500" class="1004" name="tmp_21_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="32" slack="0"/>
<pin id="502" dir="0" index="1" bw="40" slack="0"/>
<pin id="503" dir="0" index="2" bw="5" slack="0"/>
<pin id="504" dir="0" index="3" bw="7" slack="0"/>
<pin id="505" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_21/5 "/>
</bind>
</comp>

<comp id="510" class="1004" name="lhs_13_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="40" slack="0"/>
<pin id="512" dir="0" index="1" bw="32" slack="0"/>
<pin id="513" dir="0" index="2" bw="1" slack="0"/>
<pin id="514" dir="1" index="3" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_13/5 "/>
</bind>
</comp>

<comp id="518" class="1004" name="ret_V_11_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="40" slack="0"/>
<pin id="520" dir="0" index="1" bw="40" slack="0"/>
<pin id="521" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_11/5 "/>
</bind>
</comp>

<comp id="524" class="1004" name="sum_V_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="32" slack="0"/>
<pin id="526" dir="0" index="1" bw="40" slack="0"/>
<pin id="527" dir="0" index="2" bw="5" slack="0"/>
<pin id="528" dir="0" index="3" bw="7" slack="0"/>
<pin id="529" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="sum_V/5 "/>
</bind>
</comp>

<comp id="534" class="1004" name="or_ln59_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="4" slack="2"/>
<pin id="536" dir="0" index="1" bw="4" slack="0"/>
<pin id="537" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln59/6 "/>
</bind>
</comp>

<comp id="539" class="1004" name="zext_ln63_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="4" slack="0"/>
<pin id="541" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln63/6 "/>
</bind>
</comp>

<comp id="543" class="1004" name="tmp_16_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="1" slack="0"/>
<pin id="545" dir="0" index="1" bw="6" slack="0"/>
<pin id="546" dir="0" index="2" bw="4" slack="0"/>
<pin id="547" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_16/7 "/>
</bind>
</comp>

<comp id="551" class="1004" name="add_ln63_1_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="6" slack="0"/>
<pin id="553" dir="0" index="1" bw="3" slack="0"/>
<pin id="554" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln63_1/7 "/>
</bind>
</comp>

<comp id="557" class="1004" name="k_4_cast8_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="6" slack="0"/>
<pin id="559" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="k_4_cast8/7 "/>
</bind>
</comp>

<comp id="562" class="1004" name="tmp_22_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="10" slack="0"/>
<pin id="564" dir="0" index="1" bw="6" slack="0"/>
<pin id="565" dir="0" index="2" bw="4" slack="1"/>
<pin id="566" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_22/7 "/>
</bind>
</comp>

<comp id="569" class="1004" name="zext_ln1118_17_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="10" slack="0"/>
<pin id="571" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118_17/7 "/>
</bind>
</comp>

<comp id="574" class="1004" name="empty_37_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="6" slack="0"/>
<pin id="576" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_37/7 "/>
</bind>
</comp>

<comp id="578" class="1004" name="sext_ln1192_19_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="32" slack="0"/>
<pin id="580" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_19/8 "/>
</bind>
</comp>

<comp id="582" class="1004" name="sext_ln1192_20_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="11" slack="0"/>
<pin id="584" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_20/8 "/>
</bind>
</comp>

<comp id="586" class="1004" name="mul_ln1192_9_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="11" slack="0"/>
<pin id="588" dir="0" index="1" bw="32" slack="0"/>
<pin id="589" dir="1" index="2" bw="40" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_9/8 "/>
</bind>
</comp>

<comp id="592" class="1004" name="or_ln63_1_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="5" slack="1"/>
<pin id="594" dir="0" index="1" bw="5" slack="0"/>
<pin id="595" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln63_1/8 "/>
</bind>
</comp>

<comp id="597" class="1004" name="zext_ln61_1_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="5" slack="0"/>
<pin id="599" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln61_1/8 "/>
</bind>
</comp>

<comp id="602" class="1004" name="tmp_23_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="9" slack="0"/>
<pin id="604" dir="0" index="1" bw="5" slack="0"/>
<pin id="605" dir="0" index="2" bw="4" slack="2"/>
<pin id="606" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_23/8 "/>
</bind>
</comp>

<comp id="609" class="1004" name="zext_ln1118_18_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="9" slack="0"/>
<pin id="611" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118_18/8 "/>
</bind>
</comp>

<comp id="614" class="1004" name="lhs_15_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="40" slack="0"/>
<pin id="616" dir="0" index="1" bw="32" slack="2"/>
<pin id="617" dir="0" index="2" bw="1" slack="0"/>
<pin id="618" dir="1" index="3" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_15/9 "/>
</bind>
</comp>

<comp id="622" class="1004" name="ret_V_12_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="40" slack="0"/>
<pin id="624" dir="0" index="1" bw="40" slack="1"/>
<pin id="625" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_12/9 "/>
</bind>
</comp>

<comp id="627" class="1004" name="sext_ln1192_21_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="32" slack="0"/>
<pin id="629" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_21/9 "/>
</bind>
</comp>

<comp id="631" class="1004" name="sext_ln1192_22_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="11" slack="0"/>
<pin id="633" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_22/9 "/>
</bind>
</comp>

<comp id="635" class="1004" name="mul_ln1192_10_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="11" slack="0"/>
<pin id="637" dir="0" index="1" bw="32" slack="0"/>
<pin id="638" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_10/9 "/>
</bind>
</comp>

<comp id="641" class="1004" name="tmp_24_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="32" slack="0"/>
<pin id="643" dir="0" index="1" bw="40" slack="0"/>
<pin id="644" dir="0" index="2" bw="5" slack="0"/>
<pin id="645" dir="0" index="3" bw="7" slack="0"/>
<pin id="646" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_24/9 "/>
</bind>
</comp>

<comp id="651" class="1004" name="lhs_16_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="40" slack="0"/>
<pin id="653" dir="0" index="1" bw="32" slack="0"/>
<pin id="654" dir="0" index="2" bw="1" slack="0"/>
<pin id="655" dir="1" index="3" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_16/9 "/>
</bind>
</comp>

<comp id="659" class="1004" name="ret_V_13_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="40" slack="0"/>
<pin id="661" dir="0" index="1" bw="40" slack="0"/>
<pin id="662" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_13/9 "/>
</bind>
</comp>

<comp id="665" class="1004" name="sum_V_14_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="32" slack="0"/>
<pin id="667" dir="0" index="1" bw="40" slack="0"/>
<pin id="668" dir="0" index="2" bw="5" slack="0"/>
<pin id="669" dir="0" index="3" bw="7" slack="0"/>
<pin id="670" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="sum_V_14/9 "/>
</bind>
</comp>

<comp id="675" class="1004" name="or_ln59_1_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="4" slack="4"/>
<pin id="677" dir="0" index="1" bw="4" slack="0"/>
<pin id="678" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln59_1/10 "/>
</bind>
</comp>

<comp id="680" class="1004" name="zext_ln63_1_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="4" slack="0"/>
<pin id="682" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln63_1/10 "/>
</bind>
</comp>

<comp id="684" class="1004" name="tmp_17_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="1" slack="0"/>
<pin id="686" dir="0" index="1" bw="6" slack="0"/>
<pin id="687" dir="0" index="2" bw="4" slack="0"/>
<pin id="688" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_17/11 "/>
</bind>
</comp>

<comp id="692" class="1004" name="add_ln63_2_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="6" slack="0"/>
<pin id="694" dir="0" index="1" bw="3" slack="0"/>
<pin id="695" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln63_2/11 "/>
</bind>
</comp>

<comp id="698" class="1004" name="k_5_cast9_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="6" slack="0"/>
<pin id="700" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="k_5_cast9/11 "/>
</bind>
</comp>

<comp id="703" class="1004" name="tmp_25_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="10" slack="0"/>
<pin id="705" dir="0" index="1" bw="6" slack="0"/>
<pin id="706" dir="0" index="2" bw="4" slack="1"/>
<pin id="707" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_25/11 "/>
</bind>
</comp>

<comp id="710" class="1004" name="zext_ln1118_19_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="10" slack="0"/>
<pin id="712" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118_19/11 "/>
</bind>
</comp>

<comp id="715" class="1004" name="empty_39_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="6" slack="0"/>
<pin id="717" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_39/11 "/>
</bind>
</comp>

<comp id="719" class="1004" name="or_ln63_2_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="5" slack="0"/>
<pin id="721" dir="0" index="1" bw="5" slack="0"/>
<pin id="722" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln63_2/11 "/>
</bind>
</comp>

<comp id="725" class="1004" name="sext_ln1192_23_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="32" slack="0"/>
<pin id="727" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_23/12 "/>
</bind>
</comp>

<comp id="729" class="1004" name="sext_ln1192_24_fu_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="11" slack="0"/>
<pin id="731" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_24/12 "/>
</bind>
</comp>

<comp id="733" class="1004" name="mul_ln1192_11_fu_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="11" slack="0"/>
<pin id="735" dir="0" index="1" bw="32" slack="0"/>
<pin id="736" dir="1" index="2" bw="40" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_11/12 "/>
</bind>
</comp>

<comp id="739" class="1004" name="zext_ln61_2_fu_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="5" slack="1"/>
<pin id="741" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln61_2/12 "/>
</bind>
</comp>

<comp id="743" class="1004" name="tmp_26_fu_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="9" slack="0"/>
<pin id="745" dir="0" index="1" bw="5" slack="1"/>
<pin id="746" dir="0" index="2" bw="4" slack="2"/>
<pin id="747" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_26/12 "/>
</bind>
</comp>

<comp id="749" class="1004" name="zext_ln1118_20_fu_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="9" slack="0"/>
<pin id="751" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118_20/12 "/>
</bind>
</comp>

<comp id="754" class="1004" name="lhs_18_fu_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="40" slack="0"/>
<pin id="756" dir="0" index="1" bw="32" slack="2"/>
<pin id="757" dir="0" index="2" bw="1" slack="0"/>
<pin id="758" dir="1" index="3" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_18/13 "/>
</bind>
</comp>

<comp id="762" class="1004" name="ret_V_14_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="40" slack="0"/>
<pin id="764" dir="0" index="1" bw="40" slack="1"/>
<pin id="765" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_14/13 "/>
</bind>
</comp>

<comp id="767" class="1004" name="sext_ln1192_25_fu_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="32" slack="0"/>
<pin id="769" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_25/13 "/>
</bind>
</comp>

<comp id="771" class="1004" name="sext_ln1192_26_fu_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="11" slack="0"/>
<pin id="773" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_26/13 "/>
</bind>
</comp>

<comp id="775" class="1004" name="mul_ln1192_12_fu_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="11" slack="0"/>
<pin id="777" dir="0" index="1" bw="32" slack="0"/>
<pin id="778" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_12/13 "/>
</bind>
</comp>

<comp id="781" class="1004" name="tmp_27_fu_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="32" slack="0"/>
<pin id="783" dir="0" index="1" bw="40" slack="0"/>
<pin id="784" dir="0" index="2" bw="5" slack="0"/>
<pin id="785" dir="0" index="3" bw="7" slack="0"/>
<pin id="786" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_27/13 "/>
</bind>
</comp>

<comp id="791" class="1004" name="lhs_19_fu_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="40" slack="0"/>
<pin id="793" dir="0" index="1" bw="32" slack="0"/>
<pin id="794" dir="0" index="2" bw="1" slack="0"/>
<pin id="795" dir="1" index="3" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_19/13 "/>
</bind>
</comp>

<comp id="799" class="1004" name="ret_V_15_fu_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="40" slack="0"/>
<pin id="801" dir="0" index="1" bw="40" slack="0"/>
<pin id="802" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_15/13 "/>
</bind>
</comp>

<comp id="805" class="1004" name="sum_V_16_fu_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="32" slack="0"/>
<pin id="807" dir="0" index="1" bw="40" slack="0"/>
<pin id="808" dir="0" index="2" bw="5" slack="0"/>
<pin id="809" dir="0" index="3" bw="7" slack="0"/>
<pin id="810" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="sum_V_16/13 "/>
</bind>
</comp>

<comp id="815" class="1004" name="or_ln59_2_fu_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="4" slack="6"/>
<pin id="817" dir="0" index="1" bw="4" slack="0"/>
<pin id="818" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln59_2/14 "/>
</bind>
</comp>

<comp id="820" class="1004" name="zext_ln63_2_fu_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="4" slack="0"/>
<pin id="822" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln63_2/14 "/>
</bind>
</comp>

<comp id="824" class="1004" name="tmp_18_fu_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="1" slack="0"/>
<pin id="826" dir="0" index="1" bw="6" slack="0"/>
<pin id="827" dir="0" index="2" bw="4" slack="0"/>
<pin id="828" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_18/15 "/>
</bind>
</comp>

<comp id="832" class="1004" name="add_ln63_3_fu_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="6" slack="0"/>
<pin id="834" dir="0" index="1" bw="3" slack="0"/>
<pin id="835" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln63_3/15 "/>
</bind>
</comp>

<comp id="838" class="1004" name="k_6_cast10_fu_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="6" slack="0"/>
<pin id="840" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="k_6_cast10/15 "/>
</bind>
</comp>

<comp id="843" class="1004" name="tmp_28_fu_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="10" slack="0"/>
<pin id="845" dir="0" index="1" bw="6" slack="0"/>
<pin id="846" dir="0" index="2" bw="4" slack="1"/>
<pin id="847" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_28/15 "/>
</bind>
</comp>

<comp id="850" class="1004" name="zext_ln1118_21_fu_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="10" slack="0"/>
<pin id="852" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118_21/15 "/>
</bind>
</comp>

<comp id="855" class="1004" name="empty_41_fu_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="6" slack="0"/>
<pin id="857" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_41/15 "/>
</bind>
</comp>

<comp id="859" class="1004" name="or_ln63_3_fu_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="5" slack="0"/>
<pin id="861" dir="0" index="1" bw="5" slack="0"/>
<pin id="862" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln63_3/15 "/>
</bind>
</comp>

<comp id="865" class="1004" name="sext_ln1192_27_fu_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="32" slack="0"/>
<pin id="867" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_27/16 "/>
</bind>
</comp>

<comp id="869" class="1004" name="sext_ln1192_28_fu_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="11" slack="0"/>
<pin id="871" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_28/16 "/>
</bind>
</comp>

<comp id="873" class="1004" name="mul_ln1192_13_fu_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="11" slack="0"/>
<pin id="875" dir="0" index="1" bw="32" slack="0"/>
<pin id="876" dir="1" index="2" bw="40" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_13/16 "/>
</bind>
</comp>

<comp id="879" class="1004" name="zext_ln61_3_fu_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="5" slack="1"/>
<pin id="881" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln61_3/16 "/>
</bind>
</comp>

<comp id="883" class="1004" name="tmp_29_fu_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="9" slack="0"/>
<pin id="885" dir="0" index="1" bw="5" slack="1"/>
<pin id="886" dir="0" index="2" bw="4" slack="2"/>
<pin id="887" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_29/16 "/>
</bind>
</comp>

<comp id="889" class="1004" name="zext_ln1118_22_fu_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="9" slack="0"/>
<pin id="891" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118_22/16 "/>
</bind>
</comp>

<comp id="894" class="1004" name="lhs_21_fu_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="40" slack="0"/>
<pin id="896" dir="0" index="1" bw="32" slack="1"/>
<pin id="897" dir="0" index="2" bw="1" slack="0"/>
<pin id="898" dir="1" index="3" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_21/17 "/>
</bind>
</comp>

<comp id="902" class="1004" name="ret_V_16_fu_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="40" slack="0"/>
<pin id="904" dir="0" index="1" bw="40" slack="1"/>
<pin id="905" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_16/17 "/>
</bind>
</comp>

<comp id="907" class="1004" name="sext_ln1192_29_fu_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="32" slack="0"/>
<pin id="909" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_29/17 "/>
</bind>
</comp>

<comp id="911" class="1004" name="sext_ln1192_30_fu_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="11" slack="0"/>
<pin id="913" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_30/17 "/>
</bind>
</comp>

<comp id="915" class="1004" name="mul_ln1192_14_fu_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="11" slack="0"/>
<pin id="917" dir="0" index="1" bw="32" slack="0"/>
<pin id="918" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_14/17 "/>
</bind>
</comp>

<comp id="921" class="1004" name="tmp_30_fu_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="32" slack="0"/>
<pin id="923" dir="0" index="1" bw="40" slack="0"/>
<pin id="924" dir="0" index="2" bw="5" slack="0"/>
<pin id="925" dir="0" index="3" bw="7" slack="0"/>
<pin id="926" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_30/17 "/>
</bind>
</comp>

<comp id="931" class="1004" name="lhs_22_fu_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="40" slack="0"/>
<pin id="933" dir="0" index="1" bw="32" slack="0"/>
<pin id="934" dir="0" index="2" bw="1" slack="0"/>
<pin id="935" dir="1" index="3" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_22/17 "/>
</bind>
</comp>

<comp id="939" class="1004" name="ret_V_17_fu_939">
<pin_list>
<pin id="940" dir="0" index="0" bw="40" slack="0"/>
<pin id="941" dir="0" index="1" bw="40" slack="0"/>
<pin id="942" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_17/17 "/>
</bind>
</comp>

<comp id="945" class="1004" name="sum_V_18_fu_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="32" slack="0"/>
<pin id="947" dir="0" index="1" bw="40" slack="0"/>
<pin id="948" dir="0" index="2" bw="5" slack="0"/>
<pin id="949" dir="0" index="3" bw="7" slack="0"/>
<pin id="950" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="sum_V_18/17 "/>
</bind>
</comp>

<comp id="955" class="1004" name="add_ln59_fu_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="5" slack="9"/>
<pin id="957" dir="0" index="1" bw="4" slack="0"/>
<pin id="958" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln59/18 "/>
</bind>
</comp>

<comp id="961" class="1005" name="tmp_reg_961">
<pin_list>
<pin id="962" dir="0" index="0" bw="1" slack="1"/>
<pin id="963" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="965" class="1005" name="zext_ln59_reg_965">
<pin_list>
<pin id="966" dir="0" index="0" bw="64" slack="2"/>
<pin id="967" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln59 "/>
</bind>
</comp>

<comp id="970" class="1005" name="zext_ln59_1_reg_970">
<pin_list>
<pin id="971" dir="0" index="0" bw="9" slack="2"/>
<pin id="972" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln59_1 "/>
</bind>
</comp>

<comp id="975" class="1005" name="trunc_ln59_reg_975">
<pin_list>
<pin id="976" dir="0" index="0" bw="4" slack="2"/>
<pin id="977" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln59 "/>
</bind>
</comp>

<comp id="982" class="1005" name="tmp_15_reg_982">
<pin_list>
<pin id="983" dir="0" index="0" bw="1" slack="1"/>
<pin id="984" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_15 "/>
</bind>
</comp>

<comp id="986" class="1005" name="add_ln63_reg_986">
<pin_list>
<pin id="987" dir="0" index="0" bw="6" slack="0"/>
<pin id="988" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="add_ln63 "/>
</bind>
</comp>

<comp id="991" class="1005" name="weights_layer3_weights_V_addr_reg_991">
<pin_list>
<pin id="992" dir="0" index="0" bw="9" slack="1"/>
<pin id="993" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="weights_layer3_weights_V_addr "/>
</bind>
</comp>

<comp id="996" class="1005" name="empty_35_reg_996">
<pin_list>
<pin id="997" dir="0" index="0" bw="5" slack="1"/>
<pin id="998" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="empty_35 "/>
</bind>
</comp>

<comp id="1001" class="1005" name="input_0_addr_reg_1001">
<pin_list>
<pin id="1002" dir="0" index="0" bw="5" slack="1"/>
<pin id="1003" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="input_0_addr "/>
</bind>
</comp>

<comp id="1006" class="1005" name="mul_ln1192_reg_1006">
<pin_list>
<pin id="1007" dir="0" index="0" bw="40" slack="1"/>
<pin id="1008" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1192 "/>
</bind>
</comp>

<comp id="1011" class="1005" name="weights_layer3_weights_V_addr_1_reg_1011">
<pin_list>
<pin id="1012" dir="0" index="0" bw="9" slack="1"/>
<pin id="1013" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="weights_layer3_weights_V_addr_1 "/>
</bind>
</comp>

<comp id="1016" class="1005" name="input_0_addr_8_reg_1016">
<pin_list>
<pin id="1017" dir="0" index="0" bw="5" slack="1"/>
<pin id="1018" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="input_0_addr_8 "/>
</bind>
</comp>

<comp id="1021" class="1005" name="sum_V_reg_1021">
<pin_list>
<pin id="1022" dir="0" index="0" bw="32" slack="1"/>
<pin id="1023" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_V "/>
</bind>
</comp>

<comp id="1026" class="1005" name="or_ln59_reg_1026">
<pin_list>
<pin id="1027" dir="0" index="0" bw="4" slack="1"/>
<pin id="1028" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="or_ln59 "/>
</bind>
</comp>

<comp id="1032" class="1005" name="zext_ln63_reg_1032">
<pin_list>
<pin id="1033" dir="0" index="0" bw="64" slack="2"/>
<pin id="1034" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln63 "/>
</bind>
</comp>

<comp id="1037" class="1005" name="tmp_16_reg_1037">
<pin_list>
<pin id="1038" dir="0" index="0" bw="1" slack="1"/>
<pin id="1039" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_16 "/>
</bind>
</comp>

<comp id="1041" class="1005" name="add_ln63_1_reg_1041">
<pin_list>
<pin id="1042" dir="0" index="0" bw="6" slack="0"/>
<pin id="1043" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="add_ln63_1 "/>
</bind>
</comp>

<comp id="1046" class="1005" name="weights_layer3_weights_V_addr_2_reg_1046">
<pin_list>
<pin id="1047" dir="0" index="0" bw="9" slack="1"/>
<pin id="1048" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="weights_layer3_weights_V_addr_2 "/>
</bind>
</comp>

<comp id="1051" class="1005" name="empty_37_reg_1051">
<pin_list>
<pin id="1052" dir="0" index="0" bw="5" slack="1"/>
<pin id="1053" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="empty_37 "/>
</bind>
</comp>

<comp id="1056" class="1005" name="input_0_addr_9_reg_1056">
<pin_list>
<pin id="1057" dir="0" index="0" bw="5" slack="1"/>
<pin id="1058" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="input_0_addr_9 "/>
</bind>
</comp>

<comp id="1061" class="1005" name="mul_ln1192_9_reg_1061">
<pin_list>
<pin id="1062" dir="0" index="0" bw="40" slack="1"/>
<pin id="1063" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1192_9 "/>
</bind>
</comp>

<comp id="1066" class="1005" name="weights_layer3_weights_V_addr_3_reg_1066">
<pin_list>
<pin id="1067" dir="0" index="0" bw="9" slack="1"/>
<pin id="1068" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="weights_layer3_weights_V_addr_3 "/>
</bind>
</comp>

<comp id="1071" class="1005" name="input_0_addr_10_reg_1071">
<pin_list>
<pin id="1072" dir="0" index="0" bw="5" slack="1"/>
<pin id="1073" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="input_0_addr_10 "/>
</bind>
</comp>

<comp id="1076" class="1005" name="sum_V_14_reg_1076">
<pin_list>
<pin id="1077" dir="0" index="0" bw="32" slack="1"/>
<pin id="1078" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_V_14 "/>
</bind>
</comp>

<comp id="1081" class="1005" name="or_ln59_1_reg_1081">
<pin_list>
<pin id="1082" dir="0" index="0" bw="4" slack="1"/>
<pin id="1083" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="or_ln59_1 "/>
</bind>
</comp>

<comp id="1087" class="1005" name="zext_ln63_1_reg_1087">
<pin_list>
<pin id="1088" dir="0" index="0" bw="64" slack="2"/>
<pin id="1089" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln63_1 "/>
</bind>
</comp>

<comp id="1092" class="1005" name="tmp_17_reg_1092">
<pin_list>
<pin id="1093" dir="0" index="0" bw="1" slack="1"/>
<pin id="1094" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_17 "/>
</bind>
</comp>

<comp id="1096" class="1005" name="add_ln63_2_reg_1096">
<pin_list>
<pin id="1097" dir="0" index="0" bw="6" slack="0"/>
<pin id="1098" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="add_ln63_2 "/>
</bind>
</comp>

<comp id="1101" class="1005" name="weights_layer3_weights_V_addr_4_reg_1101">
<pin_list>
<pin id="1102" dir="0" index="0" bw="9" slack="1"/>
<pin id="1103" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="weights_layer3_weights_V_addr_4 "/>
</bind>
</comp>

<comp id="1106" class="1005" name="input_0_addr_11_reg_1106">
<pin_list>
<pin id="1107" dir="0" index="0" bw="5" slack="1"/>
<pin id="1108" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="input_0_addr_11 "/>
</bind>
</comp>

<comp id="1111" class="1005" name="or_ln63_2_reg_1111">
<pin_list>
<pin id="1112" dir="0" index="0" bw="5" slack="1"/>
<pin id="1113" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="or_ln63_2 "/>
</bind>
</comp>

<comp id="1117" class="1005" name="mul_ln1192_11_reg_1117">
<pin_list>
<pin id="1118" dir="0" index="0" bw="40" slack="1"/>
<pin id="1119" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1192_11 "/>
</bind>
</comp>

<comp id="1122" class="1005" name="weights_layer3_weights_V_addr_5_reg_1122">
<pin_list>
<pin id="1123" dir="0" index="0" bw="9" slack="1"/>
<pin id="1124" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="weights_layer3_weights_V_addr_5 "/>
</bind>
</comp>

<comp id="1127" class="1005" name="input_0_addr_12_reg_1127">
<pin_list>
<pin id="1128" dir="0" index="0" bw="5" slack="1"/>
<pin id="1129" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="input_0_addr_12 "/>
</bind>
</comp>

<comp id="1132" class="1005" name="sum_V_16_reg_1132">
<pin_list>
<pin id="1133" dir="0" index="0" bw="32" slack="1"/>
<pin id="1134" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_V_16 "/>
</bind>
</comp>

<comp id="1137" class="1005" name="or_ln59_2_reg_1137">
<pin_list>
<pin id="1138" dir="0" index="0" bw="4" slack="1"/>
<pin id="1139" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="or_ln59_2 "/>
</bind>
</comp>

<comp id="1143" class="1005" name="zext_ln63_2_reg_1143">
<pin_list>
<pin id="1144" dir="0" index="0" bw="64" slack="3"/>
<pin id="1145" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln63_2 "/>
</bind>
</comp>

<comp id="1148" class="1005" name="tmp_18_reg_1148">
<pin_list>
<pin id="1149" dir="0" index="0" bw="1" slack="1"/>
<pin id="1150" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_18 "/>
</bind>
</comp>

<comp id="1152" class="1005" name="add_ln63_3_reg_1152">
<pin_list>
<pin id="1153" dir="0" index="0" bw="6" slack="0"/>
<pin id="1154" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="add_ln63_3 "/>
</bind>
</comp>

<comp id="1157" class="1005" name="weights_layer3_weights_V_addr_6_reg_1157">
<pin_list>
<pin id="1158" dir="0" index="0" bw="9" slack="1"/>
<pin id="1159" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="weights_layer3_weights_V_addr_6 "/>
</bind>
</comp>

<comp id="1162" class="1005" name="input_0_addr_13_reg_1162">
<pin_list>
<pin id="1163" dir="0" index="0" bw="5" slack="1"/>
<pin id="1164" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="input_0_addr_13 "/>
</bind>
</comp>

<comp id="1167" class="1005" name="or_ln63_3_reg_1167">
<pin_list>
<pin id="1168" dir="0" index="0" bw="5" slack="1"/>
<pin id="1169" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="or_ln63_3 "/>
</bind>
</comp>

<comp id="1173" class="1005" name="mul_ln1192_13_reg_1173">
<pin_list>
<pin id="1174" dir="0" index="0" bw="40" slack="1"/>
<pin id="1175" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1192_13 "/>
</bind>
</comp>

<comp id="1178" class="1005" name="weights_layer3_weights_V_addr_7_reg_1178">
<pin_list>
<pin id="1179" dir="0" index="0" bw="9" slack="1"/>
<pin id="1180" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="weights_layer3_weights_V_addr_7 "/>
</bind>
</comp>

<comp id="1183" class="1005" name="input_0_addr_14_reg_1183">
<pin_list>
<pin id="1184" dir="0" index="0" bw="5" slack="1"/>
<pin id="1185" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="input_0_addr_14 "/>
</bind>
</comp>

<comp id="1188" class="1005" name="sum_V_18_reg_1188">
<pin_list>
<pin id="1189" dir="0" index="0" bw="32" slack="1"/>
<pin id="1190" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_V_18 "/>
</bind>
</comp>

<comp id="1193" class="1005" name="add_ln59_reg_1193">
<pin_list>
<pin id="1194" dir="0" index="0" bw="5" slack="1"/>
<pin id="1195" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="add_ln59 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="79"><net_src comp="4" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="80"><net_src comp="44" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="86"><net_src comp="0" pin="0"/><net_sink comp="81" pin=0"/></net>

<net id="87"><net_src comp="44" pin="0"/><net_sink comp="81" pin=1"/></net>

<net id="97"><net_src comp="81" pin="3"/><net_sink comp="88" pin=2"/></net>

<net id="107"><net_src comp="74" pin="3"/><net_sink comp="98" pin=2"/></net>

<net id="113"><net_src comp="4" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="44" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="120"><net_src comp="0" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="121"><net_src comp="44" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="122"><net_src comp="115" pin="3"/><net_sink comp="88" pin=0"/></net>

<net id="123"><net_src comp="108" pin="3"/><net_sink comp="98" pin=0"/></net>

<net id="129"><net_src comp="2" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="44" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="136"><net_src comp="124" pin="3"/><net_sink comp="131" pin=0"/></net>

<net id="142"><net_src comp="4" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="143"><net_src comp="44" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="149"><net_src comp="0" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="44" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="151"><net_src comp="144" pin="3"/><net_sink comp="88" pin=2"/></net>

<net id="152"><net_src comp="137" pin="3"/><net_sink comp="98" pin=2"/></net>

<net id="158"><net_src comp="4" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="159"><net_src comp="44" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="165"><net_src comp="0" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="166"><net_src comp="44" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="167"><net_src comp="160" pin="3"/><net_sink comp="88" pin=0"/></net>

<net id="168"><net_src comp="153" pin="3"/><net_sink comp="98" pin=0"/></net>

<net id="174"><net_src comp="2" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="175"><net_src comp="44" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="176"><net_src comp="169" pin="3"/><net_sink comp="131" pin=0"/></net>

<net id="182"><net_src comp="4" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="183"><net_src comp="44" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="189"><net_src comp="0" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="190"><net_src comp="44" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="191"><net_src comp="184" pin="3"/><net_sink comp="88" pin=2"/></net>

<net id="192"><net_src comp="177" pin="3"/><net_sink comp="98" pin=2"/></net>

<net id="198"><net_src comp="4" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="199"><net_src comp="44" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="205"><net_src comp="0" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="206"><net_src comp="44" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="207"><net_src comp="200" pin="3"/><net_sink comp="88" pin=0"/></net>

<net id="208"><net_src comp="193" pin="3"/><net_sink comp="98" pin=0"/></net>

<net id="214"><net_src comp="2" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="215"><net_src comp="44" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="216"><net_src comp="209" pin="3"/><net_sink comp="131" pin=0"/></net>

<net id="222"><net_src comp="4" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="223"><net_src comp="44" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="229"><net_src comp="0" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="230"><net_src comp="44" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="231"><net_src comp="224" pin="3"/><net_sink comp="88" pin=2"/></net>

<net id="232"><net_src comp="217" pin="3"/><net_sink comp="98" pin=2"/></net>

<net id="238"><net_src comp="4" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="239"><net_src comp="44" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="245"><net_src comp="0" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="246"><net_src comp="44" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="247"><net_src comp="240" pin="3"/><net_sink comp="88" pin=0"/></net>

<net id="248"><net_src comp="233" pin="3"/><net_sink comp="98" pin=0"/></net>

<net id="254"><net_src comp="2" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="255"><net_src comp="44" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="256"><net_src comp="249" pin="3"/><net_sink comp="131" pin=0"/></net>

<net id="260"><net_src comp="6" pin="0"/><net_sink comp="257" pin=0"/></net>

<net id="267"><net_src comp="257" pin="1"/><net_sink comp="261" pin=2"/></net>

<net id="268"><net_src comp="261" pin="4"/><net_sink comp="257" pin=0"/></net>

<net id="272"><net_src comp="20" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="279"><net_src comp="269" pin="1"/><net_sink comp="273" pin=2"/></net>

<net id="283"><net_src comp="22" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="284"><net_src comp="280" pin="1"/><net_sink comp="131" pin=1"/></net>

<net id="291"><net_src comp="280" pin="1"/><net_sink comp="285" pin=2"/></net>

<net id="292"><net_src comp="285" pin="4"/><net_sink comp="280" pin=0"/></net>

<net id="296"><net_src comp="20" pin="0"/><net_sink comp="293" pin=0"/></net>

<net id="303"><net_src comp="293" pin="1"/><net_sink comp="297" pin=2"/></net>

<net id="307"><net_src comp="22" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="308"><net_src comp="304" pin="1"/><net_sink comp="131" pin=1"/></net>

<net id="315"><net_src comp="304" pin="1"/><net_sink comp="309" pin=2"/></net>

<net id="316"><net_src comp="309" pin="4"/><net_sink comp="304" pin=0"/></net>

<net id="320"><net_src comp="20" pin="0"/><net_sink comp="317" pin=0"/></net>

<net id="327"><net_src comp="317" pin="1"/><net_sink comp="321" pin=2"/></net>

<net id="331"><net_src comp="22" pin="0"/><net_sink comp="328" pin=0"/></net>

<net id="332"><net_src comp="328" pin="1"/><net_sink comp="131" pin=1"/></net>

<net id="339"><net_src comp="328" pin="1"/><net_sink comp="333" pin=2"/></net>

<net id="340"><net_src comp="333" pin="4"/><net_sink comp="328" pin=0"/></net>

<net id="344"><net_src comp="20" pin="0"/><net_sink comp="341" pin=0"/></net>

<net id="351"><net_src comp="341" pin="1"/><net_sink comp="345" pin=2"/></net>

<net id="355"><net_src comp="22" pin="0"/><net_sink comp="352" pin=0"/></net>

<net id="356"><net_src comp="352" pin="1"/><net_sink comp="131" pin=1"/></net>

<net id="363"><net_src comp="352" pin="1"/><net_sink comp="357" pin=2"/></net>

<net id="364"><net_src comp="357" pin="4"/><net_sink comp="352" pin=0"/></net>

<net id="370"><net_src comp="8" pin="0"/><net_sink comp="365" pin=0"/></net>

<net id="371"><net_src comp="261" pin="4"/><net_sink comp="365" pin=1"/></net>

<net id="372"><net_src comp="10" pin="0"/><net_sink comp="365" pin=2"/></net>

<net id="376"><net_src comp="261" pin="4"/><net_sink comp="373" pin=0"/></net>

<net id="380"><net_src comp="261" pin="4"/><net_sink comp="377" pin=0"/></net>

<net id="384"><net_src comp="261" pin="4"/><net_sink comp="381" pin=0"/></net>

<net id="390"><net_src comp="32" pin="0"/><net_sink comp="385" pin=0"/></net>

<net id="391"><net_src comp="273" pin="4"/><net_sink comp="385" pin=1"/></net>

<net id="392"><net_src comp="34" pin="0"/><net_sink comp="385" pin=2"/></net>

<net id="397"><net_src comp="273" pin="4"/><net_sink comp="393" pin=0"/></net>

<net id="398"><net_src comp="38" pin="0"/><net_sink comp="393" pin=1"/></net>

<net id="402"><net_src comp="273" pin="4"/><net_sink comp="399" pin=0"/></net>

<net id="403"><net_src comp="399" pin="1"/><net_sink comp="81" pin=2"/></net>

<net id="410"><net_src comp="40" pin="0"/><net_sink comp="404" pin=0"/></net>

<net id="411"><net_src comp="273" pin="4"/><net_sink comp="404" pin=1"/></net>

<net id="412"><net_src comp="28" pin="0"/><net_sink comp="404" pin=2"/></net>

<net id="413"><net_src comp="34" pin="0"/><net_sink comp="404" pin=3"/></net>

<net id="419"><net_src comp="42" pin="0"/><net_sink comp="414" pin=0"/></net>

<net id="420"><net_src comp="404" pin="4"/><net_sink comp="414" pin=1"/></net>

<net id="421"><net_src comp="257" pin="1"/><net_sink comp="414" pin=2"/></net>

<net id="425"><net_src comp="414" pin="3"/><net_sink comp="422" pin=0"/></net>

<net id="426"><net_src comp="422" pin="1"/><net_sink comp="74" pin=2"/></net>

<net id="430"><net_src comp="273" pin="4"/><net_sink comp="427" pin=0"/></net>

<net id="434"><net_src comp="88" pin="7"/><net_sink comp="431" pin=0"/></net>

<net id="438"><net_src comp="98" pin="7"/><net_sink comp="435" pin=0"/></net>

<net id="443"><net_src comp="435" pin="1"/><net_sink comp="439" pin=0"/></net>

<net id="444"><net_src comp="431" pin="1"/><net_sink comp="439" pin=1"/></net>

<net id="449"><net_src comp="46" pin="0"/><net_sink comp="445" pin=1"/></net>

<net id="453"><net_src comp="445" pin="2"/><net_sink comp="450" pin=0"/></net>

<net id="454"><net_src comp="450" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="460"><net_src comp="48" pin="0"/><net_sink comp="455" pin=0"/></net>

<net id="461"><net_src comp="445" pin="2"/><net_sink comp="455" pin=1"/></net>

<net id="462"><net_src comp="50" pin="0"/><net_sink comp="455" pin=2"/></net>

<net id="467"><net_src comp="455" pin="3"/><net_sink comp="463" pin=0"/></net>

<net id="471"><net_src comp="463" pin="2"/><net_sink comp="468" pin=0"/></net>

<net id="472"><net_src comp="468" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="478"><net_src comp="54" pin="0"/><net_sink comp="473" pin=0"/></net>

<net id="479"><net_src comp="280" pin="1"/><net_sink comp="473" pin=1"/></net>

<net id="480"><net_src comp="56" pin="0"/><net_sink comp="473" pin=2"/></net>

<net id="485"><net_src comp="473" pin="3"/><net_sink comp="481" pin=0"/></net>

<net id="489"><net_src comp="88" pin="3"/><net_sink comp="486" pin=0"/></net>

<net id="493"><net_src comp="98" pin="3"/><net_sink comp="490" pin=0"/></net>

<net id="498"><net_src comp="490" pin="1"/><net_sink comp="494" pin=0"/></net>

<net id="499"><net_src comp="486" pin="1"/><net_sink comp="494" pin=1"/></net>

<net id="506"><net_src comp="58" pin="0"/><net_sink comp="500" pin=0"/></net>

<net id="507"><net_src comp="481" pin="2"/><net_sink comp="500" pin=1"/></net>

<net id="508"><net_src comp="60" pin="0"/><net_sink comp="500" pin=2"/></net>

<net id="509"><net_src comp="62" pin="0"/><net_sink comp="500" pin=3"/></net>

<net id="515"><net_src comp="54" pin="0"/><net_sink comp="510" pin=0"/></net>

<net id="516"><net_src comp="500" pin="4"/><net_sink comp="510" pin=1"/></net>

<net id="517"><net_src comp="56" pin="0"/><net_sink comp="510" pin=2"/></net>

<net id="522"><net_src comp="510" pin="3"/><net_sink comp="518" pin=0"/></net>

<net id="523"><net_src comp="494" pin="2"/><net_sink comp="518" pin=1"/></net>

<net id="530"><net_src comp="58" pin="0"/><net_sink comp="524" pin=0"/></net>

<net id="531"><net_src comp="518" pin="2"/><net_sink comp="524" pin=1"/></net>

<net id="532"><net_src comp="60" pin="0"/><net_sink comp="524" pin=2"/></net>

<net id="533"><net_src comp="62" pin="0"/><net_sink comp="524" pin=3"/></net>

<net id="538"><net_src comp="64" pin="0"/><net_sink comp="534" pin=1"/></net>

<net id="542"><net_src comp="534" pin="2"/><net_sink comp="539" pin=0"/></net>

<net id="548"><net_src comp="32" pin="0"/><net_sink comp="543" pin=0"/></net>

<net id="549"><net_src comp="297" pin="4"/><net_sink comp="543" pin=1"/></net>

<net id="550"><net_src comp="34" pin="0"/><net_sink comp="543" pin=2"/></net>

<net id="555"><net_src comp="297" pin="4"/><net_sink comp="551" pin=0"/></net>

<net id="556"><net_src comp="38" pin="0"/><net_sink comp="551" pin=1"/></net>

<net id="560"><net_src comp="297" pin="4"/><net_sink comp="557" pin=0"/></net>

<net id="561"><net_src comp="557" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="567"><net_src comp="66" pin="0"/><net_sink comp="562" pin=0"/></net>

<net id="568"><net_src comp="297" pin="4"/><net_sink comp="562" pin=1"/></net>

<net id="572"><net_src comp="562" pin="3"/><net_sink comp="569" pin=0"/></net>

<net id="573"><net_src comp="569" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="577"><net_src comp="297" pin="4"/><net_sink comp="574" pin=0"/></net>

<net id="581"><net_src comp="88" pin="7"/><net_sink comp="578" pin=0"/></net>

<net id="585"><net_src comp="98" pin="7"/><net_sink comp="582" pin=0"/></net>

<net id="590"><net_src comp="582" pin="1"/><net_sink comp="586" pin=0"/></net>

<net id="591"><net_src comp="578" pin="1"/><net_sink comp="586" pin=1"/></net>

<net id="596"><net_src comp="46" pin="0"/><net_sink comp="592" pin=1"/></net>

<net id="600"><net_src comp="592" pin="2"/><net_sink comp="597" pin=0"/></net>

<net id="601"><net_src comp="597" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="607"><net_src comp="48" pin="0"/><net_sink comp="602" pin=0"/></net>

<net id="608"><net_src comp="592" pin="2"/><net_sink comp="602" pin=1"/></net>

<net id="612"><net_src comp="602" pin="3"/><net_sink comp="609" pin=0"/></net>

<net id="613"><net_src comp="609" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="619"><net_src comp="54" pin="0"/><net_sink comp="614" pin=0"/></net>

<net id="620"><net_src comp="304" pin="1"/><net_sink comp="614" pin=1"/></net>

<net id="621"><net_src comp="56" pin="0"/><net_sink comp="614" pin=2"/></net>

<net id="626"><net_src comp="614" pin="3"/><net_sink comp="622" pin=0"/></net>

<net id="630"><net_src comp="88" pin="3"/><net_sink comp="627" pin=0"/></net>

<net id="634"><net_src comp="98" pin="3"/><net_sink comp="631" pin=0"/></net>

<net id="639"><net_src comp="631" pin="1"/><net_sink comp="635" pin=0"/></net>

<net id="640"><net_src comp="627" pin="1"/><net_sink comp="635" pin=1"/></net>

<net id="647"><net_src comp="58" pin="0"/><net_sink comp="641" pin=0"/></net>

<net id="648"><net_src comp="622" pin="2"/><net_sink comp="641" pin=1"/></net>

<net id="649"><net_src comp="60" pin="0"/><net_sink comp="641" pin=2"/></net>

<net id="650"><net_src comp="62" pin="0"/><net_sink comp="641" pin=3"/></net>

<net id="656"><net_src comp="54" pin="0"/><net_sink comp="651" pin=0"/></net>

<net id="657"><net_src comp="641" pin="4"/><net_sink comp="651" pin=1"/></net>

<net id="658"><net_src comp="56" pin="0"/><net_sink comp="651" pin=2"/></net>

<net id="663"><net_src comp="651" pin="3"/><net_sink comp="659" pin=0"/></net>

<net id="664"><net_src comp="635" pin="2"/><net_sink comp="659" pin=1"/></net>

<net id="671"><net_src comp="58" pin="0"/><net_sink comp="665" pin=0"/></net>

<net id="672"><net_src comp="659" pin="2"/><net_sink comp="665" pin=1"/></net>

<net id="673"><net_src comp="60" pin="0"/><net_sink comp="665" pin=2"/></net>

<net id="674"><net_src comp="62" pin="0"/><net_sink comp="665" pin=3"/></net>

<net id="679"><net_src comp="68" pin="0"/><net_sink comp="675" pin=1"/></net>

<net id="683"><net_src comp="675" pin="2"/><net_sink comp="680" pin=0"/></net>

<net id="689"><net_src comp="32" pin="0"/><net_sink comp="684" pin=0"/></net>

<net id="690"><net_src comp="321" pin="4"/><net_sink comp="684" pin=1"/></net>

<net id="691"><net_src comp="34" pin="0"/><net_sink comp="684" pin=2"/></net>

<net id="696"><net_src comp="321" pin="4"/><net_sink comp="692" pin=0"/></net>

<net id="697"><net_src comp="38" pin="0"/><net_sink comp="692" pin=1"/></net>

<net id="701"><net_src comp="321" pin="4"/><net_sink comp="698" pin=0"/></net>

<net id="702"><net_src comp="698" pin="1"/><net_sink comp="184" pin=2"/></net>

<net id="708"><net_src comp="66" pin="0"/><net_sink comp="703" pin=0"/></net>

<net id="709"><net_src comp="321" pin="4"/><net_sink comp="703" pin=1"/></net>

<net id="713"><net_src comp="703" pin="3"/><net_sink comp="710" pin=0"/></net>

<net id="714"><net_src comp="710" pin="1"/><net_sink comp="177" pin=2"/></net>

<net id="718"><net_src comp="321" pin="4"/><net_sink comp="715" pin=0"/></net>

<net id="723"><net_src comp="715" pin="1"/><net_sink comp="719" pin=0"/></net>

<net id="724"><net_src comp="46" pin="0"/><net_sink comp="719" pin=1"/></net>

<net id="728"><net_src comp="88" pin="7"/><net_sink comp="725" pin=0"/></net>

<net id="732"><net_src comp="98" pin="7"/><net_sink comp="729" pin=0"/></net>

<net id="737"><net_src comp="729" pin="1"/><net_sink comp="733" pin=0"/></net>

<net id="738"><net_src comp="725" pin="1"/><net_sink comp="733" pin=1"/></net>

<net id="742"><net_src comp="739" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="748"><net_src comp="48" pin="0"/><net_sink comp="743" pin=0"/></net>

<net id="752"><net_src comp="743" pin="3"/><net_sink comp="749" pin=0"/></net>

<net id="753"><net_src comp="749" pin="1"/><net_sink comp="193" pin=2"/></net>

<net id="759"><net_src comp="54" pin="0"/><net_sink comp="754" pin=0"/></net>

<net id="760"><net_src comp="328" pin="1"/><net_sink comp="754" pin=1"/></net>

<net id="761"><net_src comp="56" pin="0"/><net_sink comp="754" pin=2"/></net>

<net id="766"><net_src comp="754" pin="3"/><net_sink comp="762" pin=0"/></net>

<net id="770"><net_src comp="88" pin="3"/><net_sink comp="767" pin=0"/></net>

<net id="774"><net_src comp="98" pin="3"/><net_sink comp="771" pin=0"/></net>

<net id="779"><net_src comp="771" pin="1"/><net_sink comp="775" pin=0"/></net>

<net id="780"><net_src comp="767" pin="1"/><net_sink comp="775" pin=1"/></net>

<net id="787"><net_src comp="58" pin="0"/><net_sink comp="781" pin=0"/></net>

<net id="788"><net_src comp="762" pin="2"/><net_sink comp="781" pin=1"/></net>

<net id="789"><net_src comp="60" pin="0"/><net_sink comp="781" pin=2"/></net>

<net id="790"><net_src comp="62" pin="0"/><net_sink comp="781" pin=3"/></net>

<net id="796"><net_src comp="54" pin="0"/><net_sink comp="791" pin=0"/></net>

<net id="797"><net_src comp="781" pin="4"/><net_sink comp="791" pin=1"/></net>

<net id="798"><net_src comp="56" pin="0"/><net_sink comp="791" pin=2"/></net>

<net id="803"><net_src comp="791" pin="3"/><net_sink comp="799" pin=0"/></net>

<net id="804"><net_src comp="775" pin="2"/><net_sink comp="799" pin=1"/></net>

<net id="811"><net_src comp="58" pin="0"/><net_sink comp="805" pin=0"/></net>

<net id="812"><net_src comp="799" pin="2"/><net_sink comp="805" pin=1"/></net>

<net id="813"><net_src comp="60" pin="0"/><net_sink comp="805" pin=2"/></net>

<net id="814"><net_src comp="62" pin="0"/><net_sink comp="805" pin=3"/></net>

<net id="819"><net_src comp="70" pin="0"/><net_sink comp="815" pin=1"/></net>

<net id="823"><net_src comp="815" pin="2"/><net_sink comp="820" pin=0"/></net>

<net id="829"><net_src comp="32" pin="0"/><net_sink comp="824" pin=0"/></net>

<net id="830"><net_src comp="345" pin="4"/><net_sink comp="824" pin=1"/></net>

<net id="831"><net_src comp="34" pin="0"/><net_sink comp="824" pin=2"/></net>

<net id="836"><net_src comp="345" pin="4"/><net_sink comp="832" pin=0"/></net>

<net id="837"><net_src comp="38" pin="0"/><net_sink comp="832" pin=1"/></net>

<net id="841"><net_src comp="345" pin="4"/><net_sink comp="838" pin=0"/></net>

<net id="842"><net_src comp="838" pin="1"/><net_sink comp="224" pin=2"/></net>

<net id="848"><net_src comp="66" pin="0"/><net_sink comp="843" pin=0"/></net>

<net id="849"><net_src comp="345" pin="4"/><net_sink comp="843" pin=1"/></net>

<net id="853"><net_src comp="843" pin="3"/><net_sink comp="850" pin=0"/></net>

<net id="854"><net_src comp="850" pin="1"/><net_sink comp="217" pin=2"/></net>

<net id="858"><net_src comp="345" pin="4"/><net_sink comp="855" pin=0"/></net>

<net id="863"><net_src comp="855" pin="1"/><net_sink comp="859" pin=0"/></net>

<net id="864"><net_src comp="46" pin="0"/><net_sink comp="859" pin=1"/></net>

<net id="868"><net_src comp="88" pin="7"/><net_sink comp="865" pin=0"/></net>

<net id="872"><net_src comp="98" pin="7"/><net_sink comp="869" pin=0"/></net>

<net id="877"><net_src comp="869" pin="1"/><net_sink comp="873" pin=0"/></net>

<net id="878"><net_src comp="865" pin="1"/><net_sink comp="873" pin=1"/></net>

<net id="882"><net_src comp="879" pin="1"/><net_sink comp="240" pin=2"/></net>

<net id="888"><net_src comp="48" pin="0"/><net_sink comp="883" pin=0"/></net>

<net id="892"><net_src comp="883" pin="3"/><net_sink comp="889" pin=0"/></net>

<net id="893"><net_src comp="889" pin="1"/><net_sink comp="233" pin=2"/></net>

<net id="899"><net_src comp="54" pin="0"/><net_sink comp="894" pin=0"/></net>

<net id="900"><net_src comp="352" pin="1"/><net_sink comp="894" pin=1"/></net>

<net id="901"><net_src comp="56" pin="0"/><net_sink comp="894" pin=2"/></net>

<net id="906"><net_src comp="894" pin="3"/><net_sink comp="902" pin=0"/></net>

<net id="910"><net_src comp="88" pin="3"/><net_sink comp="907" pin=0"/></net>

<net id="914"><net_src comp="98" pin="3"/><net_sink comp="911" pin=0"/></net>

<net id="919"><net_src comp="911" pin="1"/><net_sink comp="915" pin=0"/></net>

<net id="920"><net_src comp="907" pin="1"/><net_sink comp="915" pin=1"/></net>

<net id="927"><net_src comp="58" pin="0"/><net_sink comp="921" pin=0"/></net>

<net id="928"><net_src comp="902" pin="2"/><net_sink comp="921" pin=1"/></net>

<net id="929"><net_src comp="60" pin="0"/><net_sink comp="921" pin=2"/></net>

<net id="930"><net_src comp="62" pin="0"/><net_sink comp="921" pin=3"/></net>

<net id="936"><net_src comp="54" pin="0"/><net_sink comp="931" pin=0"/></net>

<net id="937"><net_src comp="921" pin="4"/><net_sink comp="931" pin=1"/></net>

<net id="938"><net_src comp="56" pin="0"/><net_sink comp="931" pin=2"/></net>

<net id="943"><net_src comp="931" pin="3"/><net_sink comp="939" pin=0"/></net>

<net id="944"><net_src comp="915" pin="2"/><net_sink comp="939" pin=1"/></net>

<net id="951"><net_src comp="58" pin="0"/><net_sink comp="945" pin=0"/></net>

<net id="952"><net_src comp="939" pin="2"/><net_sink comp="945" pin=1"/></net>

<net id="953"><net_src comp="60" pin="0"/><net_sink comp="945" pin=2"/></net>

<net id="954"><net_src comp="62" pin="0"/><net_sink comp="945" pin=3"/></net>

<net id="959"><net_src comp="257" pin="1"/><net_sink comp="955" pin=0"/></net>

<net id="960"><net_src comp="72" pin="0"/><net_sink comp="955" pin=1"/></net>

<net id="964"><net_src comp="365" pin="3"/><net_sink comp="961" pin=0"/></net>

<net id="968"><net_src comp="373" pin="1"/><net_sink comp="965" pin=0"/></net>

<net id="969"><net_src comp="965" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="973"><net_src comp="377" pin="1"/><net_sink comp="970" pin=0"/></net>

<net id="974"><net_src comp="970" pin="1"/><net_sink comp="463" pin=1"/></net>

<net id="978"><net_src comp="381" pin="1"/><net_sink comp="975" pin=0"/></net>

<net id="979"><net_src comp="975" pin="1"/><net_sink comp="534" pin=0"/></net>

<net id="980"><net_src comp="975" pin="1"/><net_sink comp="675" pin=0"/></net>

<net id="981"><net_src comp="975" pin="1"/><net_sink comp="815" pin=0"/></net>

<net id="985"><net_src comp="385" pin="3"/><net_sink comp="982" pin=0"/></net>

<net id="989"><net_src comp="393" pin="2"/><net_sink comp="986" pin=0"/></net>

<net id="990"><net_src comp="986" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="994"><net_src comp="74" pin="3"/><net_sink comp="991" pin=0"/></net>

<net id="995"><net_src comp="991" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="999"><net_src comp="427" pin="1"/><net_sink comp="996" pin=0"/></net>

<net id="1000"><net_src comp="996" pin="1"/><net_sink comp="445" pin=0"/></net>

<net id="1004"><net_src comp="81" pin="3"/><net_sink comp="1001" pin=0"/></net>

<net id="1005"><net_src comp="1001" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="1009"><net_src comp="439" pin="2"/><net_sink comp="1006" pin=0"/></net>

<net id="1010"><net_src comp="1006" pin="1"/><net_sink comp="481" pin=1"/></net>

<net id="1014"><net_src comp="108" pin="3"/><net_sink comp="1011" pin=0"/></net>

<net id="1015"><net_src comp="1011" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="1019"><net_src comp="115" pin="3"/><net_sink comp="1016" pin=0"/></net>

<net id="1020"><net_src comp="1016" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="1024"><net_src comp="524" pin="4"/><net_sink comp="1021" pin=0"/></net>

<net id="1025"><net_src comp="1021" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="1029"><net_src comp="534" pin="2"/><net_sink comp="1026" pin=0"/></net>

<net id="1030"><net_src comp="1026" pin="1"/><net_sink comp="562" pin=2"/></net>

<net id="1031"><net_src comp="1026" pin="1"/><net_sink comp="602" pin=2"/></net>

<net id="1035"><net_src comp="539" pin="1"/><net_sink comp="1032" pin=0"/></net>

<net id="1036"><net_src comp="1032" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="1040"><net_src comp="543" pin="3"/><net_sink comp="1037" pin=0"/></net>

<net id="1044"><net_src comp="551" pin="2"/><net_sink comp="1041" pin=0"/></net>

<net id="1045"><net_src comp="1041" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="1049"><net_src comp="137" pin="3"/><net_sink comp="1046" pin=0"/></net>

<net id="1050"><net_src comp="1046" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="1054"><net_src comp="574" pin="1"/><net_sink comp="1051" pin=0"/></net>

<net id="1055"><net_src comp="1051" pin="1"/><net_sink comp="592" pin=0"/></net>

<net id="1059"><net_src comp="144" pin="3"/><net_sink comp="1056" pin=0"/></net>

<net id="1060"><net_src comp="1056" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="1064"><net_src comp="586" pin="2"/><net_sink comp="1061" pin=0"/></net>

<net id="1065"><net_src comp="1061" pin="1"/><net_sink comp="622" pin=1"/></net>

<net id="1069"><net_src comp="153" pin="3"/><net_sink comp="1066" pin=0"/></net>

<net id="1070"><net_src comp="1066" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="1074"><net_src comp="160" pin="3"/><net_sink comp="1071" pin=0"/></net>

<net id="1075"><net_src comp="1071" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="1079"><net_src comp="665" pin="4"/><net_sink comp="1076" pin=0"/></net>

<net id="1080"><net_src comp="1076" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="1084"><net_src comp="675" pin="2"/><net_sink comp="1081" pin=0"/></net>

<net id="1085"><net_src comp="1081" pin="1"/><net_sink comp="703" pin=2"/></net>

<net id="1086"><net_src comp="1081" pin="1"/><net_sink comp="743" pin=2"/></net>

<net id="1090"><net_src comp="680" pin="1"/><net_sink comp="1087" pin=0"/></net>

<net id="1091"><net_src comp="1087" pin="1"/><net_sink comp="209" pin=2"/></net>

<net id="1095"><net_src comp="684" pin="3"/><net_sink comp="1092" pin=0"/></net>

<net id="1099"><net_src comp="692" pin="2"/><net_sink comp="1096" pin=0"/></net>

<net id="1100"><net_src comp="1096" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="1104"><net_src comp="177" pin="3"/><net_sink comp="1101" pin=0"/></net>

<net id="1105"><net_src comp="1101" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="1109"><net_src comp="184" pin="3"/><net_sink comp="1106" pin=0"/></net>

<net id="1110"><net_src comp="1106" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="1114"><net_src comp="719" pin="2"/><net_sink comp="1111" pin=0"/></net>

<net id="1115"><net_src comp="1111" pin="1"/><net_sink comp="739" pin=0"/></net>

<net id="1116"><net_src comp="1111" pin="1"/><net_sink comp="743" pin=1"/></net>

<net id="1120"><net_src comp="733" pin="2"/><net_sink comp="1117" pin=0"/></net>

<net id="1121"><net_src comp="1117" pin="1"/><net_sink comp="762" pin=1"/></net>

<net id="1125"><net_src comp="193" pin="3"/><net_sink comp="1122" pin=0"/></net>

<net id="1126"><net_src comp="1122" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="1130"><net_src comp="200" pin="3"/><net_sink comp="1127" pin=0"/></net>

<net id="1131"><net_src comp="1127" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="1135"><net_src comp="805" pin="4"/><net_sink comp="1132" pin=0"/></net>

<net id="1136"><net_src comp="1132" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="1140"><net_src comp="815" pin="2"/><net_sink comp="1137" pin=0"/></net>

<net id="1141"><net_src comp="1137" pin="1"/><net_sink comp="843" pin=2"/></net>

<net id="1142"><net_src comp="1137" pin="1"/><net_sink comp="883" pin=2"/></net>

<net id="1146"><net_src comp="820" pin="1"/><net_sink comp="1143" pin=0"/></net>

<net id="1147"><net_src comp="1143" pin="1"/><net_sink comp="249" pin=2"/></net>

<net id="1151"><net_src comp="824" pin="3"/><net_sink comp="1148" pin=0"/></net>

<net id="1155"><net_src comp="832" pin="2"/><net_sink comp="1152" pin=0"/></net>

<net id="1156"><net_src comp="1152" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="1160"><net_src comp="217" pin="3"/><net_sink comp="1157" pin=0"/></net>

<net id="1161"><net_src comp="1157" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="1165"><net_src comp="224" pin="3"/><net_sink comp="1162" pin=0"/></net>

<net id="1166"><net_src comp="1162" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="1170"><net_src comp="859" pin="2"/><net_sink comp="1167" pin=0"/></net>

<net id="1171"><net_src comp="1167" pin="1"/><net_sink comp="879" pin=0"/></net>

<net id="1172"><net_src comp="1167" pin="1"/><net_sink comp="883" pin=1"/></net>

<net id="1176"><net_src comp="873" pin="2"/><net_sink comp="1173" pin=0"/></net>

<net id="1177"><net_src comp="1173" pin="1"/><net_sink comp="902" pin=1"/></net>

<net id="1181"><net_src comp="233" pin="3"/><net_sink comp="1178" pin=0"/></net>

<net id="1182"><net_src comp="1178" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="1186"><net_src comp="240" pin="3"/><net_sink comp="1183" pin=0"/></net>

<net id="1187"><net_src comp="1183" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="1191"><net_src comp="945" pin="4"/><net_sink comp="1188" pin=0"/></net>

<net id="1192"><net_src comp="1188" pin="1"/><net_sink comp="357" pin=0"/></net>

<net id="1196"><net_src comp="955" pin="2"/><net_sink comp="1193" pin=0"/></net>

<net id="1197"><net_src comp="1193" pin="1"/><net_sink comp="261" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_0 | {6 10 14 18 }
	Port: weights_layer3_weights_V | {}
 - Input state : 
	Port: hwmm_layer3 : input_0 | {3 4 5 7 8 9 11 12 13 15 16 17 }
	Port: hwmm_layer3 : weights_layer3_weights_V | {3 4 5 7 8 9 11 12 13 15 16 17 }
  - Chain level:
	State 1
	State 2
		tmp : 1
		br_ln59 : 2
		zext_ln59 : 1
		zext_ln59_1 : 1
		trunc_ln59 : 1
	State 3
		tmp_15 : 1
		br_ln63 : 2
		add_ln63 : 1
		k_cast7 : 1
		tmp_s : 1
		tmp_19 : 2
		zext_ln1118 : 3
		weights_layer3_weights_V_addr : 4
		empty_35 : 1
		input_0_addr : 2
		r_V : 3
		weights_layer3_weights_V_load : 5
	State 4
		sext_ln1192 : 1
		sext_ln1192_16 : 1
		mul_ln1192 : 2
		add_ln1118 : 1
		zext_ln1118_23 : 2
		weights_layer3_weights_V_addr_1 : 3
		input_0_addr_8 : 1
		r_V_8 : 2
		weights_layer3_weights_V_load_1 : 4
	State 5
		ret_V : 1
		sext_ln1192_17 : 1
		sext_ln1192_18 : 1
		mul_ln1192_8 : 2
		tmp_21 : 2
		lhs_13 : 3
		ret_V_11 : 4
		sum_V : 5
	State 6
		store_ln67 : 1
	State 7
		tmp_16 : 1
		br_ln63 : 2
		add_ln63_1 : 1
		k_4_cast8 : 1
		tmp_22 : 1
		zext_ln1118_17 : 2
		weights_layer3_weights_V_addr_2 : 3
		empty_37 : 1
		input_0_addr_9 : 2
		r_V_9 : 3
		weights_layer3_weights_V_load_2 : 4
	State 8
		sext_ln1192_19 : 1
		sext_ln1192_20 : 1
		mul_ln1192_9 : 2
		zext_ln1118_18 : 1
		weights_layer3_weights_V_addr_3 : 2
		input_0_addr_10 : 1
		r_V_10 : 2
		weights_layer3_weights_V_load_3 : 3
	State 9
		ret_V_12 : 1
		sext_ln1192_21 : 1
		sext_ln1192_22 : 1
		mul_ln1192_10 : 2
		tmp_24 : 2
		lhs_16 : 3
		ret_V_13 : 4
		sum_V_14 : 5
	State 10
		store_ln67 : 1
	State 11
		tmp_17 : 1
		br_ln63 : 2
		add_ln63_2 : 1
		k_5_cast9 : 1
		tmp_25 : 1
		zext_ln1118_19 : 2
		weights_layer3_weights_V_addr_4 : 3
		empty_39 : 1
		input_0_addr_11 : 2
		r_V_11 : 3
		weights_layer3_weights_V_load_4 : 4
		or_ln63_2 : 2
	State 12
		sext_ln1192_23 : 1
		sext_ln1192_24 : 1
		mul_ln1192_11 : 2
		zext_ln1118_20 : 1
		weights_layer3_weights_V_addr_5 : 2
		input_0_addr_12 : 1
		r_V_12 : 2
		weights_layer3_weights_V_load_5 : 3
	State 13
		ret_V_14 : 1
		sext_ln1192_25 : 1
		sext_ln1192_26 : 1
		mul_ln1192_12 : 2
		tmp_27 : 2
		lhs_19 : 3
		ret_V_15 : 4
		sum_V_16 : 5
	State 14
		store_ln67 : 1
	State 15
		tmp_18 : 1
		br_ln63 : 2
		add_ln63_3 : 1
		k_6_cast10 : 1
		tmp_28 : 1
		zext_ln1118_21 : 2
		weights_layer3_weights_V_addr_6 : 3
		empty_41 : 1
		input_0_addr_13 : 2
		r_V_13 : 3
		weights_layer3_weights_V_load_6 : 4
		or_ln63_3 : 2
	State 16
		sext_ln1192_27 : 1
		sext_ln1192_28 : 1
		mul_ln1192_13 : 2
		zext_ln1118_22 : 1
		weights_layer3_weights_V_addr_7 : 2
		input_0_addr_14 : 1
		r_V_14 : 2
		weights_layer3_weights_V_load_7 : 3
	State 17
		ret_V_16 : 1
		sext_ln1192_29 : 1
		sext_ln1192_30 : 1
		mul_ln1192_14 : 2
		tmp_30 : 2
		lhs_22 : 3
		ret_V_17 : 4
		sum_V_18 : 5
	State 18
		store_ln67 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|---------|
| Operation|    Functional Unit    |   DSP   |    FF   |   LUT   |
|----------|-----------------------|---------|---------|---------|
|          |    add_ln63_fu_393    |    0    |    0    |    13   |
|          |   add_ln1118_fu_463   |    0    |    0    |    16   |
|          |      ret_V_fu_481     |    0    |    0    |    47   |
|          |    ret_V_11_fu_518    |    0    |    0    |    47   |
|          |   add_ln63_1_fu_551   |    0    |    0    |    13   |
|          |    ret_V_12_fu_622    |    0    |    0    |    47   |
|    add   |    ret_V_13_fu_659    |    0    |    0    |    47   |
|          |   add_ln63_2_fu_692   |    0    |    0    |    13   |
|          |    ret_V_14_fu_762    |    0    |    0    |    47   |
|          |    ret_V_15_fu_799    |    0    |    0    |    47   |
|          |   add_ln63_3_fu_832   |    0    |    0    |    13   |
|          |    ret_V_16_fu_902    |    0    |    0    |    47   |
|          |    ret_V_17_fu_939    |    0    |    0    |    47   |
|          |    add_ln59_fu_955    |    0    |    0    |    12   |
|----------|-----------------------|---------|---------|---------|
|          |   mul_ln1192_fu_439   |    1    |    0    |    20   |
|          |  mul_ln1192_8_fu_494  |    1    |    0    |    20   |
|          |  mul_ln1192_9_fu_586  |    1    |    0    |    20   |
|    mul   |  mul_ln1192_10_fu_635 |    1    |    0    |    20   |
|          |  mul_ln1192_11_fu_733 |    1    |    0    |    20   |
|          |  mul_ln1192_12_fu_775 |    1    |    0    |    20   |
|          |  mul_ln1192_13_fu_873 |    1    |    0    |    20   |
|          |  mul_ln1192_14_fu_915 |    1    |    0    |    20   |
|----------|-----------------------|---------|---------|---------|
|          |       tmp_fu_365      |    0    |    0    |    0    |
|          |     tmp_15_fu_385     |    0    |    0    |    0    |
| bitselect|     tmp_16_fu_543     |    0    |    0    |    0    |
|          |     tmp_17_fu_684     |    0    |    0    |    0    |
|          |     tmp_18_fu_824     |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |    zext_ln59_fu_373   |    0    |    0    |    0    |
|          |   zext_ln59_1_fu_377  |    0    |    0    |    0    |
|          |     k_cast7_fu_399    |    0    |    0    |    0    |
|          |   zext_ln1118_fu_422  |    0    |    0    |    0    |
|          |    zext_ln61_fu_450   |    0    |    0    |    0    |
|          | zext_ln1118_23_fu_468 |    0    |    0    |    0    |
|          |    zext_ln63_fu_539   |    0    |    0    |    0    |
|          |    k_4_cast8_fu_557   |    0    |    0    |    0    |
|          | zext_ln1118_17_fu_569 |    0    |    0    |    0    |
|          |   zext_ln61_1_fu_597  |    0    |    0    |    0    |
|   zext   | zext_ln1118_18_fu_609 |    0    |    0    |    0    |
|          |   zext_ln63_1_fu_680  |    0    |    0    |    0    |
|          |    k_5_cast9_fu_698   |    0    |    0    |    0    |
|          | zext_ln1118_19_fu_710 |    0    |    0    |    0    |
|          |   zext_ln61_2_fu_739  |    0    |    0    |    0    |
|          | zext_ln1118_20_fu_749 |    0    |    0    |    0    |
|          |   zext_ln63_2_fu_820  |    0    |    0    |    0    |
|          |   k_6_cast10_fu_838   |    0    |    0    |    0    |
|          | zext_ln1118_21_fu_850 |    0    |    0    |    0    |
|          |   zext_ln61_3_fu_879  |    0    |    0    |    0    |
|          | zext_ln1118_22_fu_889 |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |   trunc_ln59_fu_381   |    0    |    0    |    0    |
|          |    empty_35_fu_427    |    0    |    0    |    0    |
|   trunc  |    empty_37_fu_574    |    0    |    0    |    0    |
|          |    empty_39_fu_715    |    0    |    0    |    0    |
|          |    empty_41_fu_855    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |      tmp_s_fu_404     |    0    |    0    |    0    |
|          |     tmp_21_fu_500     |    0    |    0    |    0    |
|          |      sum_V_fu_524     |    0    |    0    |    0    |
|          |     tmp_24_fu_641     |    0    |    0    |    0    |
|partselect|    sum_V_14_fu_665    |    0    |    0    |    0    |
|          |     tmp_27_fu_781     |    0    |    0    |    0    |
|          |    sum_V_16_fu_805    |    0    |    0    |    0    |
|          |     tmp_30_fu_921     |    0    |    0    |    0    |
|          |    sum_V_18_fu_945    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |     tmp_19_fu_414     |    0    |    0    |    0    |
|          |     tmp_20_fu_455     |    0    |    0    |    0    |
|          |     lhs_12_fu_473     |    0    |    0    |    0    |
|          |     lhs_13_fu_510     |    0    |    0    |    0    |
|          |     tmp_22_fu_562     |    0    |    0    |    0    |
|          |     tmp_23_fu_602     |    0    |    0    |    0    |
|          |     lhs_15_fu_614     |    0    |    0    |    0    |
|bitconcatenate|     lhs_16_fu_651     |    0    |    0    |    0    |
|          |     tmp_25_fu_703     |    0    |    0    |    0    |
|          |     tmp_26_fu_743     |    0    |    0    |    0    |
|          |     lhs_18_fu_754     |    0    |    0    |    0    |
|          |     lhs_19_fu_791     |    0    |    0    |    0    |
|          |     tmp_28_fu_843     |    0    |    0    |    0    |
|          |     tmp_29_fu_883     |    0    |    0    |    0    |
|          |     lhs_21_fu_894     |    0    |    0    |    0    |
|          |     lhs_22_fu_931     |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |   sext_ln1192_fu_431  |    0    |    0    |    0    |
|          | sext_ln1192_16_fu_435 |    0    |    0    |    0    |
|          | sext_ln1192_17_fu_486 |    0    |    0    |    0    |
|          | sext_ln1192_18_fu_490 |    0    |    0    |    0    |
|          | sext_ln1192_19_fu_578 |    0    |    0    |    0    |
|          | sext_ln1192_20_fu_582 |    0    |    0    |    0    |
|          | sext_ln1192_21_fu_627 |    0    |    0    |    0    |
|   sext   | sext_ln1192_22_fu_631 |    0    |    0    |    0    |
|          | sext_ln1192_23_fu_725 |    0    |    0    |    0    |
|          | sext_ln1192_24_fu_729 |    0    |    0    |    0    |
|          | sext_ln1192_25_fu_767 |    0    |    0    |    0    |
|          | sext_ln1192_26_fu_771 |    0    |    0    |    0    |
|          | sext_ln1192_27_fu_865 |    0    |    0    |    0    |
|          | sext_ln1192_28_fu_869 |    0    |    0    |    0    |
|          | sext_ln1192_29_fu_907 |    0    |    0    |    0    |
|          | sext_ln1192_30_fu_911 |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |     or_ln63_fu_445    |    0    |    0    |    0    |
|          |     or_ln59_fu_534    |    0    |    0    |    0    |
|          |    or_ln63_1_fu_592   |    0    |    0    |    0    |
|    or    |    or_ln59_1_fu_675   |    0    |    0    |    0    |
|          |    or_ln63_2_fu_719   |    0    |    0    |    0    |
|          |    or_ln59_2_fu_815   |    0    |    0    |    0    |
|          |    or_ln63_3_fu_859   |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   Total  |                       |    8    |    0    |   616   |
|----------|-----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------------------+--------+
|                                        |   FF   |
+----------------------------------------+--------+
|            add_ln59_reg_1193           |    5   |
|           add_ln63_1_reg_1041          |    6   |
|           add_ln63_2_reg_1096          |    6   |
|           add_ln63_3_reg_1152          |    6   |
|            add_ln63_reg_986            |    6   |
|            empty_35_reg_996            |    5   |
|            empty_37_reg_1051           |    5   |
|        input_0_addr_10_reg_1071        |    5   |
|        input_0_addr_11_reg_1106        |    5   |
|        input_0_addr_12_reg_1127        |    5   |
|        input_0_addr_13_reg_1162        |    5   |
|        input_0_addr_14_reg_1183        |    5   |
|         input_0_addr_8_reg_1016        |    5   |
|         input_0_addr_9_reg_1056        |    5   |
|          input_0_addr_reg_1001         |    5   |
|                j_reg_257               |    5   |
|               k_4_reg_293              |    6   |
|               k_5_reg_317              |    6   |
|               k_6_reg_341              |    6   |
|                k_reg_269               |    6   |
|         mul_ln1192_11_reg_1117         |   40   |
|         mul_ln1192_13_reg_1173         |   40   |
|          mul_ln1192_9_reg_1061         |   40   |
|           mul_ln1192_reg_1006          |   40   |
|           or_ln59_1_reg_1081           |    4   |
|           or_ln59_2_reg_1137           |    4   |
|            or_ln59_reg_1026            |    4   |
|           or_ln63_2_reg_1111           |    5   |
|           or_ln63_3_reg_1167           |    5   |
|            sum_V_14_reg_1076           |   32   |
|            sum_V_16_reg_1132           |   32   |
|            sum_V_18_reg_1188           |   32   |
|            sum_V_19_reg_280            |   32   |
|            sum_V_20_reg_304            |   32   |
|            sum_V_21_reg_328            |   32   |
|            sum_V_22_reg_352            |   32   |
|             sum_V_reg_1021             |   32   |
|             tmp_15_reg_982             |    1   |
|             tmp_16_reg_1037            |    1   |
|             tmp_17_reg_1092            |    1   |
|             tmp_18_reg_1148            |    1   |
|               tmp_reg_961              |    1   |
|           trunc_ln59_reg_975           |    4   |
|weights_layer3_weights_V_addr_1_reg_1011|    9   |
|weights_layer3_weights_V_addr_2_reg_1046|    9   |
|weights_layer3_weights_V_addr_3_reg_1066|    9   |
|weights_layer3_weights_V_addr_4_reg_1101|    9   |
|weights_layer3_weights_V_addr_5_reg_1122|    9   |
|weights_layer3_weights_V_addr_6_reg_1157|    9   |
|weights_layer3_weights_V_addr_7_reg_1178|    9   |
|  weights_layer3_weights_V_addr_reg_991 |    9   |
|           zext_ln59_1_reg_970          |    9   |
|            zext_ln59_reg_965           |   64   |
|          zext_ln63_1_reg_1087          |   64   |
|          zext_ln63_2_reg_1143          |   64   |
|           zext_ln63_reg_1032           |   64   |
+----------------------------------------+--------+
|                  Total                 |   892  |
+----------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_88 |  p0  |   8  |   5  |   40   ||    43   |
|  grp_access_fu_88 |  p2  |   8  |   0  |    0   ||    43   |
|  grp_access_fu_98 |  p0  |   8  |   9  |   72   ||    43   |
|  grp_access_fu_98 |  p2  |   8  |   0  |    0   ||    43   |
| grp_access_fu_131 |  p0  |   4  |   4  |   16   ||    20   |
| grp_access_fu_131 |  p1  |   4  |  32  |   128  ||    20   |
|     j_reg_257     |  p0  |   2  |   5  |   10   ||    9    |
|  sum_V_19_reg_280 |  p0  |   2  |  32  |   64   ||    9    |
|  sum_V_20_reg_304 |  p0  |   2  |  32  |   64   ||    9    |
|  sum_V_21_reg_328 |  p0  |   2  |  32  |   64   ||    9    |
|  sum_V_22_reg_352 |  p0  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   522  ||  7.003  ||   257   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    8   |    -   |    0   |   616  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    7   |    -   |   257  |
|  Register |    -   |    -   |   892  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    8   |    7   |   892  |   873  |
+-----------+--------+--------+--------+--------+
