# VSD-TCL
# TCL WORKSHOP

[DAY-1](#DAY-1)<br/>
[DAY-2](#DAY-2)<br/>
[DAY-3](#DAY-3)<br/>
[DAY-4](#DAY-4)<br/>


### DAY 1
Creating a TCL command
+ General Scenarios-From user point of view
  - Not providing .csv file as input
  - providing a .csv file which doesnt exist
  - Type "-help" to find out usage
  
![image](https://github.com/PruthaVernekar/VSD-TCL/assets/89785844/8d2619ff-6e42-43e1-9a4c-8b427da15875)

### DAY 2
Convert all inputs to format[1] and SDC format and pass to synthesis tool 'Yosys' 
- Creating Variables :
![prutha_day2_1](https://github.com/PruthaVernekar/VSD-TCL/assets/89785844/f10ada53-108b-49b1-8374-360d083c1282)
- Finding total rows and columns in given file :
![prutha_day2_2_2](https://github.com/PruthaVernekar/VSD-TCL/assets/89785844/0c3648d2-72ef-40de-8780-f29adf834f3b)
![prutha_day2_2_4](https://github.com/PruthaVernekar/VSD-TCL/assets/89785844/b80f1a3f-050f-4eb6-a818-b8bab5bc6f43)
![prutha_day3_!](https://github.com/PruthaVernekar/VSD-TCL/assets/89785844/b92d5d30-7b16-41d6-bc3d-8563cb4cb73d)

### DAY 3
**Input and Output Constraints Generation and bits/Bussed Differentiation**

![prutha_day3_2](https://github.com/PruthaVernekar/VSD-TCL/assets/89785844/ac057d49-58eb-4e43-8085-b6b4604b2134)
![day 3 and 4](https://github.com/PruthaVernekar/VSD-TCL/assets/89785844/b1993486-94a8-4732-89c8-969d45bf8166)

### DAY 4
- Introduction to Yosys synthesis tool usage

![day4_21](https://github.com/PruthaVernekar/VSD-TCL/assets/89785844/0572cded-4702-491b-a416-e9650c83b38d)

- Hierachy check and error handling script creation for yosys

![day4_23](https://github.com/PruthaVernekar/VSD-TCL/assets/89785844/e82b565d-56ee-48d2-a4cc-636997d605c7)
![day4_22](https://github.com/PruthaVernekar/VSD-TCL/assets/89785844/e9c4e6b7-225c-4698-a078-db703a7335c8)
![day4last1](https://github.com/PruthaVernekar/VSD-TCL/assets/89785844/f72950ec-6651-4f1d-88ff-91e40431486d)
![day4last](https://github.com/PruthaVernekar/VSD-TCL/assets/89785844/d50d51c4-0db1-4e8d-bfd5-2b5bdfd4d556)

### DAY 5
- Synthesis main file scripting and ouput file editing
  ![day5112](https://github.com/PruthaVernekar/VSD-TCL/assets/89785844/0b86d7c3-a4c5-4fa9-bbf0-f5eba6477724)
  ![day5_2](https://github.com/PruthaVernekar/VSD-TCL/assets/89785844/b1b573c4-58ae-4b96-b431-d8388034fdb7)

- error in executing Synthesis file
  ![day5_!!](https://github.com/PruthaVernekar/VSD-TCL/assets/89785844/3dce8e18-561e-4778-a8ff-dd75cd407a6e)

- Introduction to procs and demo of redirect stdout proc
  ![day_5_procs](https://github.com/PruthaVernekar/VSD-TCL/assets/89785844/02dd5608-97bb-4dd1-ba43-b63bbea4ae22)

- Timing analysis and config file generation
  ![day5_procs_ex](https://github.com/PruthaVernekar/VSD-TCL/assets/89785844/020a5ddb-c9d5-4808-a874-0ad05990d184)
  ![day_5conffile](https://github.com/PruthaVernekar/VSD-TCL/assets/89785844/6ce2bfdf-48db-4af0-af32-0daae25a8726)  
  ![day5_configfile](https://github.com/PruthaVernekar/VSD-TCL/assets/89785844/a015c3e7-50a4-4658-a90e-8678d4053638)


  
  












