INFO: [VRFC 10-163] Analyzing VHDL file "E:/FYP/FPGA_XILINX 2/Generate_Sine_Wave_DDS_IP/Generate_Sine_Wave_DDS_IP.ip_user_files/bd/Sine_Wave/ip/Sine_Wave_dds_compiler_0_0/sim/Sine_Wave_dds_compiler_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Sine_Wave_dds_compiler_0_0
