{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1540262419876 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1540262419892 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 22 21:40:19 2018 " "Processing started: Mon Oct 22 21:40:19 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1540262419892 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540262419892 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off comp -c comp " "Command: quartus_map --read_settings_files=on --write_settings_files=off comp -c comp" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540262419892 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1540262420329 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1540262420329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ramse/downloads/p5/pwm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/ramse/downloads/p5/pwm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PWM-Behavioral " "Found design unit 1: PWM-Behavioral" {  } { { "../../p5/pwm.vhd" "" { Text "C:/Users/ramse/Downloads/p5/pwm.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540262429535 ""} { "Info" "ISGN_ENTITY_NAME" "1 PWM " "Found entity 1: PWM" {  } { { "../../p5/pwm.vhd" "" { Text "C:/Users/ramse/Downloads/p5/pwm.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540262429535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540262429535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ramse/downloads/p5/leds.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/ramse/downloads/p5/leds.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Leds-Behavioral " "Found design unit 1: Leds-Behavioral" {  } { { "../../p5/leds.vhd" "" { Text "C:/Users/ramse/Downloads/p5/leds.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540262429551 ""} { "Info" "ISGN_ENTITY_NAME" "1 Leds " "Found entity 1: Leds" {  } { { "../../p5/leds.vhd" "" { Text "C:/Users/ramse/Downloads/p5/leds.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540262429551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540262429551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ramse/downloads/p5/divisor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/ramse/downloads/p5/divisor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Divisor-Behavioral " "Found design unit 1: Divisor-Behavioral" {  } { { "../../p5/divisor.vhd" "" { Text "C:/Users/ramse/Downloads/p5/divisor.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540262429551 ""} { "Info" "ISGN_ENTITY_NAME" "1 Divisor " "Found entity 1: Divisor" {  } { { "../../p5/divisor.vhd" "" { Text "C:/Users/ramse/Downloads/p5/divisor.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540262429551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540262429551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ramse/downloads/p9/rx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/ramse/downloads/p9/rx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RX-behaivoral " "Found design unit 1: RX-behaivoral" {  } { { "../RX.vhd" "" { Text "C:/Users/ramse/Downloads/p9/RX.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540262429551 ""} { "Info" "ISGN_ENTITY_NAME" "1 RX " "Found entity 1: RX" {  } { { "../RX.vhd" "" { Text "C:/Users/ramse/Downloads/p9/RX.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540262429551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540262429551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ramse/downloads/p9/output_files/comp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/ramse/downloads/p9/output_files/comp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comp-Behavioral " "Found design unit 1: comp-Behavioral" {  } { { "../output_files/comp.vhd" "" { Text "C:/Users/ramse/Downloads/p9/output_files/comp.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540262429566 ""} { "Info" "ISGN_ENTITY_NAME" "1 comp " "Found entity 1: comp" {  } { { "../output_files/comp.vhd" "" { Text "C:/Users/ramse/Downloads/p9/output_files/comp.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540262429566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540262429566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/ledspwm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/ledspwm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Ledspwm-Behavioral " "Found design unit 1: Ledspwm-Behavioral" {  } { { "output_files/Ledspwm.vhd" "" { Text "C:/Users/ramse/Downloads/p9/aaa/output_files/Ledspwm.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540262429566 ""} { "Info" "ISGN_ENTITY_NAME" "1 Ledspwm " "Found entity 1: Ledspwm" {  } { { "output_files/Ledspwm.vhd" "" { Text "C:/Users/ramse/Downloads/p9/aaa/output_files/Ledspwm.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540262429566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540262429566 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "comp " "Elaborating entity \"comp\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1540262429613 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "estadoDS comp.vhd(56) " "VHDL Process Statement warning at comp.vhd(56): signal \"estadoDS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../output_files/comp.vhd" "" { Text "C:/Users/ramse/Downloads/p9/output_files/comp.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1540262429613 "|comp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "estadoDS comp.vhd(57) " "VHDL Process Statement warning at comp.vhd(57): signal \"estadoDS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../output_files/comp.vhd" "" { Text "C:/Users/ramse/Downloads/p9/output_files/comp.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1540262429613 "|comp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "estadoDS comp.vhd(58) " "VHDL Process Statement warning at comp.vhd(58): signal \"estadoDS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../output_files/comp.vhd" "" { Text "C:/Users/ramse/Downloads/p9/output_files/comp.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1540262429613 "|comp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "estadoDS comp.vhd(59) " "VHDL Process Statement warning at comp.vhd(59): signal \"estadoDS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../output_files/comp.vhd" "" { Text "C:/Users/ramse/Downloads/p9/output_files/comp.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1540262429613 "|comp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ld1 comp.vhd(65) " "VHDL Process Statement warning at comp.vhd(65): signal \"ld1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../output_files/comp.vhd" "" { Text "C:/Users/ramse/Downloads/p9/output_files/comp.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1540262429613 "|comp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ld2 comp.vhd(66) " "VHDL Process Statement warning at comp.vhd(66): signal \"ld2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../output_files/comp.vhd" "" { Text "C:/Users/ramse/Downloads/p9/output_files/comp.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1540262429613 "|comp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ld3 comp.vhd(67) " "VHDL Process Statement warning at comp.vhd(67): signal \"ld3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../output_files/comp.vhd" "" { Text "C:/Users/ramse/Downloads/p9/output_files/comp.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1540262429613 "|comp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ld4 comp.vhd(68) " "VHDL Process Statement warning at comp.vhd(68): signal \"ld4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../output_files/comp.vhd" "" { Text "C:/Users/ramse/Downloads/p9/output_files/comp.vhd" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1540262429613 "|comp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ld5 comp.vhd(69) " "VHDL Process Statement warning at comp.vhd(69): signal \"ld5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../output_files/comp.vhd" "" { Text "C:/Users/ramse/Downloads/p9/output_files/comp.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1540262429613 "|comp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ld6 comp.vhd(70) " "VHDL Process Statement warning at comp.vhd(70): signal \"ld6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../output_files/comp.vhd" "" { Text "C:/Users/ramse/Downloads/p9/output_files/comp.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1540262429613 "|comp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ld7 comp.vhd(71) " "VHDL Process Statement warning at comp.vhd(71): signal \"ld7\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../output_files/comp.vhd" "" { Text "C:/Users/ramse/Downloads/p9/output_files/comp.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1540262429613 "|comp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ld8 comp.vhd(72) " "VHDL Process Statement warning at comp.vhd(72): signal \"ld8\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../output_files/comp.vhd" "" { Text "C:/Users/ramse/Downloads/p9/output_files/comp.vhd" 72 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1540262429613 "|comp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lpwm1 comp.vhd(74) " "VHDL Process Statement warning at comp.vhd(74): signal \"lpwm1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../output_files/comp.vhd" "" { Text "C:/Users/ramse/Downloads/p9/output_files/comp.vhd" 74 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1540262429613 "|comp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lpwm2 comp.vhd(75) " "VHDL Process Statement warning at comp.vhd(75): signal \"lpwm2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../output_files/comp.vhd" "" { Text "C:/Users/ramse/Downloads/p9/output_files/comp.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1540262429613 "|comp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lpwm3 comp.vhd(76) " "VHDL Process Statement warning at comp.vhd(76): signal \"lpwm3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../output_files/comp.vhd" "" { Text "C:/Users/ramse/Downloads/p9/output_files/comp.vhd" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1540262429613 "|comp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lpwm4 comp.vhd(77) " "VHDL Process Statement warning at comp.vhd(77): signal \"lpwm4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../output_files/comp.vhd" "" { Text "C:/Users/ramse/Downloads/p9/output_files/comp.vhd" 77 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1540262429613 "|comp"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "foquitos comp.vhd(53) " "VHDL Process Statement warning at comp.vhd(53): inferring latch(es) for signal or variable \"foquitos\", which holds its previous value in one or more paths through the process" {  } { { "../output_files/comp.vhd" "" { Text "C:/Users/ramse/Downloads/p9/output_files/comp.vhd" 53 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1540262429613 "|comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "foquitos\[0\] comp.vhd(53) " "Inferred latch for \"foquitos\[0\]\" at comp.vhd(53)" {  } { { "../output_files/comp.vhd" "" { Text "C:/Users/ramse/Downloads/p9/output_files/comp.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540262429613 "|comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "foquitos\[1\] comp.vhd(53) " "Inferred latch for \"foquitos\[1\]\" at comp.vhd(53)" {  } { { "../output_files/comp.vhd" "" { Text "C:/Users/ramse/Downloads/p9/output_files/comp.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540262429613 "|comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "foquitos\[2\] comp.vhd(53) " "Inferred latch for \"foquitos\[2\]\" at comp.vhd(53)" {  } { { "../output_files/comp.vhd" "" { Text "C:/Users/ramse/Downloads/p9/output_files/comp.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540262429613 "|comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "foquitos\[3\] comp.vhd(53) " "Inferred latch for \"foquitos\[3\]\" at comp.vhd(53)" {  } { { "../output_files/comp.vhd" "" { Text "C:/Users/ramse/Downloads/p9/output_files/comp.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540262429613 "|comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "foquitos\[4\] comp.vhd(53) " "Inferred latch for \"foquitos\[4\]\" at comp.vhd(53)" {  } { { "../output_files/comp.vhd" "" { Text "C:/Users/ramse/Downloads/p9/output_files/comp.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540262429613 "|comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "foquitos\[5\] comp.vhd(53) " "Inferred latch for \"foquitos\[5\]\" at comp.vhd(53)" {  } { { "../output_files/comp.vhd" "" { Text "C:/Users/ramse/Downloads/p9/output_files/comp.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540262429613 "|comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "foquitos\[6\] comp.vhd(53) " "Inferred latch for \"foquitos\[6\]\" at comp.vhd(53)" {  } { { "../output_files/comp.vhd" "" { Text "C:/Users/ramse/Downloads/p9/output_files/comp.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540262429613 "|comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "foquitos\[7\] comp.vhd(53) " "Inferred latch for \"foquitos\[7\]\" at comp.vhd(53)" {  } { { "../output_files/comp.vhd" "" { Text "C:/Users/ramse/Downloads/p9/output_files/comp.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540262429613 "|comp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RX RX:R1 " "Elaborating entity \"RX\" for hierarchy \"RX:R1\"" {  } { { "../output_files/comp.vhd" "R1" { Text "C:/Users/ramse/Downloads/p9/output_files/comp.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540262429644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Leds Leds:L1 " "Elaborating entity \"Leds\" for hierarchy \"Leds:L1\"" {  } { { "../output_files/comp.vhd" "L1" { Text "C:/Users/ramse/Downloads/p9/output_files/comp.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540262429644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Divisor Leds:L1\|Divisor:R1 " "Elaborating entity \"Divisor\" for hierarchy \"Leds:L1\|Divisor:R1\"" {  } { { "../../p5/leds.vhd" "R1" { Text "C:/Users/ramse/Downloads/p5/leds.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540262429644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Divisor Leds:L1\|Divisor:R2 " "Elaborating entity \"Divisor\" for hierarchy \"Leds:L1\|Divisor:R2\"" {  } { { "../../p5/leds.vhd" "R2" { Text "C:/Users/ramse/Downloads/p5/leds.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540262429644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PWM Leds:L1\|PWM:P1 " "Elaborating entity \"PWM\" for hierarchy \"Leds:L1\|PWM:P1\"" {  } { { "../../p5/leds.vhd" "P1" { Text "C:/Users/ramse/Downloads/p5/leds.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540262429644 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "foquitos\[0\]\$latch " "Latch foquitos\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RX:R1\|LEDS\[1\] " "Ports D and ENA on the latch are fed by the same signal RX:R1\|LEDS\[1\]" {  } { { "../RX.vhd" "" { Text "C:/Users/ramse/Downloads/p9/RX.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1540262430207 ""}  } { { "../output_files/comp.vhd" "" { Text "C:/Users/ramse/Downloads/p9/output_files/comp.vhd" 53 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1540262430207 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "foquitos\[1\]\$latch " "Latch foquitos\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RX:R1\|LEDS\[1\] " "Ports D and ENA on the latch are fed by the same signal RX:R1\|LEDS\[1\]" {  } { { "../RX.vhd" "" { Text "C:/Users/ramse/Downloads/p9/RX.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1540262430207 ""}  } { { "../output_files/comp.vhd" "" { Text "C:/Users/ramse/Downloads/p9/output_files/comp.vhd" 53 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1540262430207 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "foquitos\[2\]\$latch " "Latch foquitos\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RX:R1\|LEDS\[1\] " "Ports D and ENA on the latch are fed by the same signal RX:R1\|LEDS\[1\]" {  } { { "../RX.vhd" "" { Text "C:/Users/ramse/Downloads/p9/RX.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1540262430207 ""}  } { { "../output_files/comp.vhd" "" { Text "C:/Users/ramse/Downloads/p9/output_files/comp.vhd" 53 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1540262430207 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "foquitos\[3\]\$latch " "Latch foquitos\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RX:R1\|LEDS\[1\] " "Ports D and ENA on the latch are fed by the same signal RX:R1\|LEDS\[1\]" {  } { { "../RX.vhd" "" { Text "C:/Users/ramse/Downloads/p9/RX.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1540262430207 ""}  } { { "../output_files/comp.vhd" "" { Text "C:/Users/ramse/Downloads/p9/output_files/comp.vhd" 53 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1540262430207 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "foquitos\[4\]\$latch " "Latch foquitos\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RX:R1\|LEDS\[1\] " "Ports D and ENA on the latch are fed by the same signal RX:R1\|LEDS\[1\]" {  } { { "../RX.vhd" "" { Text "C:/Users/ramse/Downloads/p9/RX.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1540262430207 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR RX:R1\|LEDS\[1\] " "Ports ENA and CLR on the latch are fed by the same signal RX:R1\|LEDS\[1\]" {  } { { "../RX.vhd" "" { Text "C:/Users/ramse/Downloads/p9/RX.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1540262430207 ""}  } { { "../output_files/comp.vhd" "" { Text "C:/Users/ramse/Downloads/p9/output_files/comp.vhd" 53 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1540262430207 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "foquitos\[5\]\$latch " "Latch foquitos\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RX:R1\|LEDS\[1\] " "Ports D and ENA on the latch are fed by the same signal RX:R1\|LEDS\[1\]" {  } { { "../RX.vhd" "" { Text "C:/Users/ramse/Downloads/p9/RX.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1540262430207 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR RX:R1\|LEDS\[1\] " "Ports ENA and CLR on the latch are fed by the same signal RX:R1\|LEDS\[1\]" {  } { { "../RX.vhd" "" { Text "C:/Users/ramse/Downloads/p9/RX.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1540262430207 ""}  } { { "../output_files/comp.vhd" "" { Text "C:/Users/ramse/Downloads/p9/output_files/comp.vhd" 53 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1540262430207 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "foquitos\[6\]\$latch " "Latch foquitos\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RX:R1\|LEDS\[1\] " "Ports D and ENA on the latch are fed by the same signal RX:R1\|LEDS\[1\]" {  } { { "../RX.vhd" "" { Text "C:/Users/ramse/Downloads/p9/RX.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1540262430207 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR RX:R1\|LEDS\[1\] " "Ports ENA and CLR on the latch are fed by the same signal RX:R1\|LEDS\[1\]" {  } { { "../RX.vhd" "" { Text "C:/Users/ramse/Downloads/p9/RX.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1540262430207 ""}  } { { "../output_files/comp.vhd" "" { Text "C:/Users/ramse/Downloads/p9/output_files/comp.vhd" 53 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1540262430207 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "foquitos\[7\]\$latch " "Latch foquitos\[7\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RX:R1\|LEDS\[1\] " "Ports D and ENA on the latch are fed by the same signal RX:R1\|LEDS\[1\]" {  } { { "../RX.vhd" "" { Text "C:/Users/ramse/Downloads/p9/RX.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1540262430207 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR RX:R1\|LEDS\[1\] " "Ports ENA and CLR on the latch are fed by the same signal RX:R1\|LEDS\[1\]" {  } { { "../RX.vhd" "" { Text "C:/Users/ramse/Downloads/p9/RX.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1540262430207 ""}  } { { "../output_files/comp.vhd" "" { Text "C:/Users/ramse/Downloads/p9/output_files/comp.vhd" 53 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1540262430207 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1540262430394 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "42 " "42 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1540262431019 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1540262431270 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540262431270 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "369 " "Implemented 369 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1540262431457 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1540262431457 ""} { "Info" "ICUT_CUT_TM_LCELLS" "355 " "Implemented 355 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1540262431457 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1540262431457 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 38 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 38 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4824 " "Peak virtual memory: 4824 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1540262431504 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 22 21:40:31 2018 " "Processing ended: Mon Oct 22 21:40:31 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1540262431504 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1540262431504 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1540262431504 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1540262431504 ""}
