<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>user.org</spirit:vendor>
  <spirit:library>customized_ip</spirit:library>
  <spirit:name>design_1_sampleIP_0_0</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>rstn</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>rstn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.RSTN.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.RSTN.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>clk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.CLK.ASSOCIATED_RESET">rstn</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.CLK.ASSOCIATED_BUSIF">clk</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.FREQ_HZ">5e+07</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.PHASE">0.000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.CLK_DOMAIN">design_1_processing_system7_0_1_FCLK_CLK0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.CLK.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:modelName>sampleIP</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Wed Jun 22 12:14:19 UTC 2022</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:e3586fc3</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_synthesisconstraints</spirit:name>
        <spirit:displayName>Synthesis Constraints</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis.constraints</spirit:envIdentifier>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:e3586fc3</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesiswrapper</spirit:name>
        <spirit:displayName>Verilog Synthesis Wrapper</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis.wrapper</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>design_1_sampleIP_0_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesiswrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Wed Jun 22 12:14:19 UTC 2022</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:e3586fc3</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:modelName>sampleIP</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Wed Jun 22 12:14:19 UTC 2022</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:738a2a1c</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogsimulationwrapper</spirit:name>
        <spirit:displayName>Verilog Simulation Wrapper</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation.wrapper</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>design_1_sampleIP_0_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsimulationwrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Wed Jun 22 12:14:19 UTC 2022</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:738a2a1c</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_externalfiles</spirit:name>
        <spirit:displayName>External Files</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:external.files</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_externalfiles_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Wed Jun 22 12:15:00 UTC 2022</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:e3586fc3</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>clk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>rstn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>val</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>sample</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>reg</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>sampled_val</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>reg</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../ipshared/8c80/src/sample.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesiswrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>synth/design_1_sampleIP_0_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../ipshared/8c80/src/sample.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsimulationwrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>sim/design_1_sampleIP_0_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_externalfiles_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>design_1_sampleIP_0_0.dcp</spirit:name>
        <spirit:userFileType>dcp</spirit:userFileType>
        <spirit:userFileType>USED_IN_implementation</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>design_1_sampleIP_0_0_stub.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>design_1_sampleIP_0_0_stub.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>design_1_sampleIP_0_0_sim_netlist.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>design_1_sampleIP_0_0_sim_netlist.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>sampleIP</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">design_1_sampleIP_0_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:displayName>sampleIP</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:coreRevision>12</xilinx:coreRevision>
      <xilinx:tags>
        <xilinx:tag xilinx:name="nopcore"/>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54efe3ba_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ips/sampleIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@542604a7_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ips/sampleIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3bb9e1f9_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ips/sampleIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4af23540_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ips/sampleIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a1fc344_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ips/sampleIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3caad18_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ips/sampleIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f8cc61a_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ips/sampleIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@560e4eb3_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ips/sampleIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45e22785_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ips/sampleIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d6cbf8e_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ips/sampleIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c876f4a_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ips/sampleIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29a3bff_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ips/sampleIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20dd8c20_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ips/sampleIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@429371f_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ips/sampleIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34250d33_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ips/sampleIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a02dd74_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ips/sampleIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2883a306_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ips/sampleIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35f73dfb_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ips/sampleIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74752a7a_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ips/sampleIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64f2f50b_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ips/sampleIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c86245b_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ips/sampleIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c45811e_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ips/sampleIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f0a4682_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ips/sampleIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e264a98_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ips/sampleIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@705bc076_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ips/sampleIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f36a454_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ips/sampleIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3fdbafe0_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ips/sampleIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4354704d_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ips/sampleIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19f08bbd_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ips/sampleIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@795ed7ce_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ips/sampleIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@566d3b52_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ips/sampleIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4cd69fb7_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ips/sampleIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60ac238a_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ips/sampleIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c341d74_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ips/sampleIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@208bdb5_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ips/sampleIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5dcb6703_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ips/sampleIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@181d5277_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ips/sampleIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5256c88a_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ips/sampleIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72a73b8_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ips/sampleIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3130de00_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ips/sampleIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2fa49f06_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ips/sampleIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18891705_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ips/sampleIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1068b5fe_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ips/sampleIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51676a73_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ips/sampleIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5099938f_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ips/sampleIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41273856_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ips/sampleIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31465e2b_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ips/sampleIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4670e413_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ips/sampleIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e43032a_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ips/sampleIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4160fcbb_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ips/sampleIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48193edf_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ips/sampleIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e7ae94f_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ips/sampleIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@660258dc_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ips/sampleIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@640e60d6_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ips/sampleIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@106aeee5_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ips/sampleIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73dcbf3d_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ips/sampleIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13869e3b_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ips/sampleIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a461ed6_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ips/sampleIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7750b4c8_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ips/sampleIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40381fba_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ips/sampleIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6dfdbef2_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ips/sampleIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ca77b4c_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ips/sampleIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21e6fc87_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ips/sampleIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@526a18ba_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ips/sampleIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4276f661_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ips/sampleIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d48354_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ips/sampleIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1820bbad_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ips/sampleIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6161e8bd_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ips/sampleIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@166b8aa7_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ips/sampleIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18bc4d08_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ips/sampleIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51f989bf_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ips/sampleIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ff7a7c2_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ips/sampleIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@216e6688_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ips/sampleIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d9c097a_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ips/sampleIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8268e56_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ips/sampleIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d883e9c_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ips/sampleIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22dfde61_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ips/sampleIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@163ec405_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ips/sampleIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34e5470a_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ips/sampleIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e6151f_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ips/sampleIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f68ef3f_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ips/sampleIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@470f990b_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ips/sampleIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30b5416e_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ips/sampleIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c34312_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ips/sampleIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11dbafed_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ips/sampleIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7bf1e8ca_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ips/sampleIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77e65ed4_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ips/sampleIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31c4523d_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ips/sampleIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2407538f_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ips/sampleIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ceae1b7_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ips/sampleIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@628a263b_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ips/sampleIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c91371d_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ips/sampleIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5eabc266_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ips/sampleIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d91458c_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ips/sampleIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@99bdf15_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ips/sampleIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e0a7dcb_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ips/sampleIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41fbfdb4_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ips/sampleIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66ce68c4_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ips/sampleIP</xilinx:tag>
      </xilinx:tags>
      <xilinx:configElementInfos>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK.ASSOCIATED_BUSIF" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK.ASSOCIATED_RESET" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK.CLK_DOMAIN" xilinx:valueSource="default_prop" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK.FREQ_HZ" xilinx:valueSource="user_prop" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK.PHASE" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.RSTN.POLARITY" xilinx:valuePermission="bd_and_user"/>
      </xilinx:configElementInfos>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2019.2</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="8586bdda"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="e776bd19"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="cb235d2c"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="9e2831bd"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
