{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1523449057185 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1523449057185 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 11 09:17:37 2018 " "Processing started: Wed Apr 11 09:17:37 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1523449057185 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1523449057185 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off dec_bcd_7seg -c dec_bcd_7seg " "Command: quartus_map --read_settings_files=on --write_settings_files=off dec_bcd_7seg -c dec_bcd_7seg" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1523449057185 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1523449057437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec_bcd_7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dec_bcd_7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DEC_BCD_7SEG-rtl " "Found design unit 1: DEC_BCD_7SEG-rtl" {  } { { "dec_bcd_7seg.vhd" "" { Text "D:/Documents/ProjetoCronometro/dec_bcd_7seg/dec_bcd_7seg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523449057892 ""} { "Info" "ISGN_ENTITY_NAME" "1 DEC_BCD_7SEG " "Found entity 1: DEC_BCD_7SEG" {  } { { "dec_bcd_7seg.vhd" "" { Text "D:/Documents/ProjetoCronometro/dec_bcd_7seg/dec_bcd_7seg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523449057892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523449057892 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "dec_bcd_7seg " "Elaborating entity \"dec_bcd_7seg\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1523449057917 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SEGMENT7\[0\] dec_bcd_7seg.vhd(14) " "Inferred latch for \"SEGMENT7\[0\]\" at dec_bcd_7seg.vhd(14)" {  } { { "dec_bcd_7seg.vhd" "" { Text "D:/Documents/ProjetoCronometro/dec_bcd_7seg/dec_bcd_7seg.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523449057938 "|dec_bcd_7seg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SEGMENT7\[1\] dec_bcd_7seg.vhd(14) " "Inferred latch for \"SEGMENT7\[1\]\" at dec_bcd_7seg.vhd(14)" {  } { { "dec_bcd_7seg.vhd" "" { Text "D:/Documents/ProjetoCronometro/dec_bcd_7seg/dec_bcd_7seg.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523449057938 "|dec_bcd_7seg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SEGMENT7\[2\] dec_bcd_7seg.vhd(14) " "Inferred latch for \"SEGMENT7\[2\]\" at dec_bcd_7seg.vhd(14)" {  } { { "dec_bcd_7seg.vhd" "" { Text "D:/Documents/ProjetoCronometro/dec_bcd_7seg/dec_bcd_7seg.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523449057938 "|dec_bcd_7seg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SEGMENT7\[3\] dec_bcd_7seg.vhd(14) " "Inferred latch for \"SEGMENT7\[3\]\" at dec_bcd_7seg.vhd(14)" {  } { { "dec_bcd_7seg.vhd" "" { Text "D:/Documents/ProjetoCronometro/dec_bcd_7seg/dec_bcd_7seg.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523449057938 "|dec_bcd_7seg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SEGMENT7\[4\] dec_bcd_7seg.vhd(14) " "Inferred latch for \"SEGMENT7\[4\]\" at dec_bcd_7seg.vhd(14)" {  } { { "dec_bcd_7seg.vhd" "" { Text "D:/Documents/ProjetoCronometro/dec_bcd_7seg/dec_bcd_7seg.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523449057938 "|dec_bcd_7seg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SEGMENT7\[5\] dec_bcd_7seg.vhd(14) " "Inferred latch for \"SEGMENT7\[5\]\" at dec_bcd_7seg.vhd(14)" {  } { { "dec_bcd_7seg.vhd" "" { Text "D:/Documents/ProjetoCronometro/dec_bcd_7seg/dec_bcd_7seg.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523449057938 "|dec_bcd_7seg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SEGMENT7\[6\] dec_bcd_7seg.vhd(14) " "Inferred latch for \"SEGMENT7\[6\]\" at dec_bcd_7seg.vhd(14)" {  } { { "dec_bcd_7seg.vhd" "" { Text "D:/Documents/ProjetoCronometro/dec_bcd_7seg/dec_bcd_7seg.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523449057939 "|dec_bcd_7seg"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1523449058659 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1523449059119 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523449059119 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "18 " "Implemented 18 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1523449059143 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1523449059143 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7 " "Implemented 7 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1523449059143 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1523449059143 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "405 " "Peak virtual memory: 405 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1523449059158 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 11 09:17:39 2018 " "Processing ended: Wed Apr 11 09:17:39 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1523449059158 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1523449059158 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1523449059158 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1523449059158 ""}
