// Seed: 1039240091
module module_0 (
    input  wor   id_0,
    output uwire id_1,
    output wor   id_2,
    output tri   id_3,
    output uwire id_4
);
  tri0 id_6;
  generate
    begin
      always @(id_6 or posedge 1) begin
        if ("") begin
          if (1) id_3 = id_6;
          else begin
            id_4 = id_0;
          end
        end
      end
    end
  endgenerate
endmodule
module module_1 (
    input  supply0 id_0,
    output uwire   id_1
);
  wire id_3;
  id_4(
      .id_0(id_1),
      .id_1(id_1),
      .id_2(1),
      .id_3(id_3),
      .id_4(1),
      .id_5(1),
      .id_6((id_0 + id_0 < 1)),
      .id_7(1'b0)
  ); module_0(
      id_0, id_1, id_1, id_1, id_1
  );
  wire id_5;
endmodule
