

================================================================
== Vitis HLS Report for 'state_table'
================================================================
* Date:           Tue Aug 15 18:30:07 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        rocev2_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7vx690t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.40 ns|  5.087 ns|     1.73 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        4|        4|  25.600 ns|  25.600 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.33>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i97 %qpi2stateTable_upd_req, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i97 %qpi2stateTable_upd_req, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i97 %qpi2stateTable_upd_req, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i45 %rxIbh2stateTable_upd_req, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i45 %rxIbh2stateTable_upd_req, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i45 %rxIbh2stateTable_upd_req, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i123 %stateTable2qpi_rsp, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i123 %stateTable2qpi_rsp, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i123 %stateTable2qpi_rsp, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i75 %stateTable2rxIbh_rsp, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i75 %stateTable2rxIbh_rsp, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i75 %stateTable2rxIbh_rsp, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i123 %stateTable2txIbh_rsp, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i123 %stateTable2txIbh_rsp, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i123 %stateTable2txIbh_rsp, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i41 %txIbh2stateTable_upd_req, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i41 %txIbh2stateTable_upd_req, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i41 %txIbh2stateTable_upd_req, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i123 %stateTable2txIbh_rsp, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i41 %txIbh2stateTable_upd_req, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i75 %stateTable2rxIbh_rsp, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i45 %rxIbh2stateTable_upd_req, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i123 %stateTable2qpi_rsp, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i97 %qpi2stateTable_upd_req, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specpipeline_ln43 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_6" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:43]   --->   Operation 30 'specpipeline' 'specpipeline_ln43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specmemcore_ln43 = specmemcore void @_ssdm_op_SpecMemCore, i24 %state_table_resp_epsn_V, i64 666, i64 22, i64 18446744073709551615" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:43]   --->   Operation 31 'specmemcore' 'specmemcore_ln43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specmemcore_ln43 = specmemcore void @_ssdm_op_SpecMemCore, i24 %state_table_resp_old_outstanding_V, i64 666, i64 22, i64 18446744073709551615" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:43]   --->   Operation 32 'specmemcore' 'specmemcore_ln43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specmemcore_ln43 = specmemcore void @_ssdm_op_SpecMemCore, i24 %state_table_req_next_psn_V, i64 666, i64 22, i64 18446744073709551615" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:43]   --->   Operation 33 'specmemcore' 'specmemcore_ln43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specmemcore_ln43 = specmemcore void @_ssdm_op_SpecMemCore, i24 %state_table_req_old_unack_V, i64 666, i64 22, i64 18446744073709551615" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:43]   --->   Operation 34 'specmemcore' 'specmemcore_ln43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specmemcore_ln43 = specmemcore void @_ssdm_op_SpecMemCore, i24 %state_table_req_old_valid_V, i64 666, i64 22, i64 18446744073709551615" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:43]   --->   Operation 35 'specmemcore' 'specmemcore_ln43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specmemcore_ln43 = specmemcore void @_ssdm_op_SpecMemCore, i3 %state_table_retryCounter_V, i64 666, i64 22, i64 18446744073709551615" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:43]   --->   Operation 36 'specmemcore' 'specmemcore_ln43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i45P0A, i45 %rxIbh2stateTable_upd_req, i32 1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:49]   --->   Operation 37 'nbreadreq' 'tmp_i' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 45> <Depth = 2> <FIFO>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln49 = br i1 %tmp_i, void %if.else36.i, void %if.then.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:49]   --->   Operation 38 'br' 'br_ln49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln0 = br void %state_table.exit"   --->   Operation 39 'br' 'br_ln0' <Predicate = (!tmp_i)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (2.33ns)   --->   "%rxIbh2stateTable_upd_req_read = read i45 @_ssdm_op_Read.ap_fifo.volatile.i45P0A, i45 %rxIbh2stateTable_upd_req" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:51]   --->   Operation 40 'read' 'rxIbh2stateTable_upd_req_read' <Predicate = (tmp_i)> <Delay = 2.33> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 45> <Depth = 2> <FIFO>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%rxRequest_qpn_V = trunc i45 %rxIbh2stateTable_upd_req_read" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:51]   --->   Operation 41 'trunc' 'rxRequest_qpn_V' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%rxRequest_isResponse = bitselect i1 @_ssdm_op_BitSelect.i1.i45.i32, i45 %rxIbh2stateTable_upd_req_read, i32 43" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:51]   --->   Operation 42 'bitselect' 'rxRequest_isResponse' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%rxRequest_write = bitselect i1 @_ssdm_op_BitSelect.i1.i45.i32, i45 %rxIbh2stateTable_upd_req_read, i32 44" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:51]   --->   Operation 43 'bitselect' 'rxRequest_write' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%rxRequest_epsn_V = partselect i24 @_ssdm_op_PartSelect.i24.i45.i32.i32, i45 %rxIbh2stateTable_upd_req_read, i32 16, i32 39" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:51]   --->   Operation 44 'partselect' 'rxRequest_epsn_V' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%rxRequest_retryCounter_V = partselect i3 @_ssdm_op_PartSelect.i3.i45.i32.i32, i45 %rxIbh2stateTable_upd_req_read, i32 40, i32 42" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:51]   --->   Operation 45 'partselect' 'rxRequest_retryCounter_V' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln52 = br i1 %rxRequest_write, void %if.else14.i, void %if.then3.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:52]   --->   Operation 46 'br' 'br_ln52' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln68 = br i1 %rxRequest_isResponse, void %if.else25.i, void %if.then20.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:68]   --->   Operation 47 'br' 'br_ln68' <Predicate = (tmp_i & !rxRequest_write)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end35.i"   --->   Operation 48 'br' 'br_ln0' <Predicate = (tmp_i & !rxRequest_write)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln54 = br i1 %rxRequest_isResponse, void %if.else.i, void %if.then4.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:54]   --->   Operation 49 'br' 'br_ln54' <Predicate = (tmp_i & rxRequest_write)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln64 = br void %if.end35.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:64]   --->   Operation 50 'br' 'br_ln64' <Predicate = (tmp_i & rxRequest_write)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln77 = br void %state_table.exit" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:77]   --->   Operation 51 'br' 'br_ln77' <Predicate = (tmp_i)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.33>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_i_146 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i41P0A, i41 %txIbh2stateTable_upd_req, i32 1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:78]   --->   Operation 52 'nbreadreq' 'tmp_i_146' <Predicate = (!tmp_i)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 41> <Depth = 2> <FIFO>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln78 = br i1 %tmp_i_146, void %if.else50.i, void %if.then38.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:78]   --->   Operation 53 'br' 'br_ln78' <Predicate = (!tmp_i)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end95.i"   --->   Operation 54 'br' 'br_ln0' <Predicate = (!tmp_i & !tmp_i_146)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (2.33ns)   --->   "%txIbh2stateTable_upd_req_read = read i41 @_ssdm_op_Read.ap_fifo.volatile.i41P0A, i41 %txIbh2stateTable_upd_req" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:80]   --->   Operation 55 'read' 'txIbh2stateTable_upd_req_read' <Predicate = (!tmp_i & tmp_i_146)> <Delay = 2.33> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 41> <Depth = 2> <FIFO>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%txRequest_qpn_V = trunc i41 %txIbh2stateTable_upd_req_read" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:80]   --->   Operation 56 'trunc' 'txRequest_qpn_V' <Predicate = (!tmp_i & tmp_i_146)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%txRequest_psn_V = partselect i24 @_ssdm_op_PartSelect.i24.i41.i32.i32, i41 %txIbh2stateTable_upd_req_read, i32 16, i32 39" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:80]   --->   Operation 57 'partselect' 'txRequest_psn_V' <Predicate = (!tmp_i & tmp_i_146)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%txRequest_write = bitselect i1 @_ssdm_op_BitSelect.i1.i41.i32, i41 %txIbh2stateTable_upd_req_read, i32 40" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:80]   --->   Operation 58 'bitselect' 'txRequest_write' <Predicate = (!tmp_i & tmp_i_146)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln81 = br i1 %txRequest_write, void %if.else45.i, void %if.then40.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:81]   --->   Operation 59 'br' 'br_ln81' <Predicate = (!tmp_i & tmp_i_146)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln89 = br void %if.end95.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:89]   --->   Operation 60 'br' 'br_ln89' <Predicate = (!tmp_i & tmp_i_146)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.08>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_14_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i97P0A, i97 %qpi2stateTable_upd_req, i32 1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:90]   --->   Operation 61 'nbreadreq' 'tmp_14_i' <Predicate = (!tmp_i & !tmp_i_146)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 97> <Depth = 2> <FIFO>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln90 = br i1 %tmp_14_i, void %if.end94.i, void %if.then52.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:90]   --->   Operation 62 'br' 'br_ln90' <Predicate = (!tmp_i & !tmp_i_146)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (2.33ns)   --->   "%qpi2stateTable_upd_req_read = read i97 @_ssdm_op_Read.ap_fifo.volatile.i97P0A, i97 %qpi2stateTable_upd_req" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:92]   --->   Operation 63 'read' 'qpi2stateTable_upd_req_read' <Predicate = (!tmp_i & !tmp_i_146 & tmp_14_i)> <Delay = 2.33> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 97> <Depth = 2> <FIFO>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%ifRequest_qpn_V = trunc i97 %qpi2stateTable_upd_req_read" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:92]   --->   Operation 64 'trunc' 'ifRequest_qpn_V' <Predicate = (!tmp_i & !tmp_i_146 & tmp_14_i)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%ifRequest_local_psn_V = partselect i24 @_ssdm_op_PartSelect.i24.i97.i32.i32, i97 %qpi2stateTable_upd_req_read, i32 72, i32 95" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:92]   --->   Operation 65 'partselect' 'ifRequest_local_psn_V' <Predicate = (!tmp_i & !tmp_i_146 & tmp_14_i)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%ifRequest_write = bitselect i1 @_ssdm_op_BitSelect.i1.i97.i32, i97 %qpi2stateTable_upd_req_read, i32 96" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:92]   --->   Operation 66 'bitselect' 'ifRequest_write' <Predicate = (!tmp_i & !tmp_i_146 & tmp_14_i)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%ifRequest_remote_psn_V = partselect i24 @_ssdm_op_PartSelect.i24.i97.i32.i32, i97 %qpi2stateTable_upd_req_read, i32 48, i32 71" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:92]   --->   Operation 67 'partselect' 'ifRequest_remote_psn_V' <Predicate = (!tmp_i & !tmp_i_146 & tmp_14_i)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln541_2 = zext i16 %ifRequest_qpn_V"   --->   Operation 68 'zext' 'zext_ln541_2' <Predicate = (!tmp_i & !tmp_i_146 & tmp_14_i)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%state_table_resp_epsn_V_addr_3 = getelementptr i24 %state_table_resp_epsn_V, i64 0, i64 %zext_ln541_2" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:98]   --->   Operation 69 'getelementptr' 'state_table_resp_epsn_V_addr_3' <Predicate = (!tmp_i & !tmp_i_146 & tmp_14_i)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln93 = br i1 %ifRequest_write, void %if.else88.i, void %if.then54.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:93]   --->   Operation 70 'br' 'br_ln93' <Predicate = (!tmp_i & !tmp_i_146 & tmp_14_i)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%state_table_resp_old_outstanding_V_addr_3 = getelementptr i24 %state_table_resp_old_outstanding_V, i64 0, i64 %zext_ln541_2" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:111]   --->   Operation 71 'getelementptr' 'state_table_resp_old_outstanding_V_addr_3' <Predicate = (!tmp_i & !tmp_i_146 & tmp_14_i & !ifRequest_write)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%state_table_req_next_psn_V_addr_3 = getelementptr i24 %state_table_req_next_psn_V, i64 0, i64 %zext_ln541_2" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:111]   --->   Operation 72 'getelementptr' 'state_table_req_next_psn_V_addr_3' <Predicate = (!tmp_i & !tmp_i_146 & tmp_14_i & !ifRequest_write)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%state_table_req_old_unack_V_addr_4 = getelementptr i24 %state_table_req_old_unack_V, i64 0, i64 %zext_ln541_2" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:111]   --->   Operation 73 'getelementptr' 'state_table_req_old_unack_V_addr_4' <Predicate = (!tmp_i & !tmp_i_146 & tmp_14_i & !ifRequest_write)> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%state_table_req_old_valid_V_addr_3 = getelementptr i24 %state_table_req_old_valid_V, i64 0, i64 %zext_ln541_2" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:111]   --->   Operation 74 'getelementptr' 'state_table_req_old_valid_V_addr_3' <Predicate = (!tmp_i & !tmp_i_146 & tmp_14_i & !ifRequest_write)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%state_table_retryCounter_V_addr_4 = getelementptr i3 %state_table_retryCounter_V, i64 0, i64 %zext_ln541_2" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:111]   --->   Operation 75 'getelementptr' 'state_table_retryCounter_V_addr_4' <Predicate = (!tmp_i & !tmp_i_146 & tmp_14_i & !ifRequest_write)> <Delay = 0.00>
ST_3 : Operation 76 [2/2] (2.26ns)   --->   "%state_table_resp_epsn_V_load_1 = load i9 %state_table_resp_epsn_V_addr_3" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:111]   --->   Operation 76 'load' 'state_table_resp_epsn_V_load_1' <Predicate = (!tmp_i & !tmp_i_146 & tmp_14_i & !ifRequest_write)> <Delay = 2.26> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 500> <RAM>
ST_3 : Operation 77 [2/2] (2.26ns)   --->   "%state_table_resp_old_outstanding_V_load_1 = load i9 %state_table_resp_old_outstanding_V_addr_3" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:111]   --->   Operation 77 'load' 'state_table_resp_old_outstanding_V_load_1' <Predicate = (!tmp_i & !tmp_i_146 & tmp_14_i & !ifRequest_write)> <Delay = 2.26> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 500> <RAM>
ST_3 : Operation 78 [2/2] (2.26ns)   --->   "%state_table_req_next_psn_V_load_1 = load i9 %state_table_req_next_psn_V_addr_3" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:111]   --->   Operation 78 'load' 'state_table_req_next_psn_V_load_1' <Predicate = (!tmp_i & !tmp_i_146 & tmp_14_i & !ifRequest_write)> <Delay = 2.26> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 500> <RAM>
ST_3 : Operation 79 [2/2] (2.26ns)   --->   "%state_table_req_old_unack_V_load_1 = load i9 %state_table_req_old_unack_V_addr_4" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:111]   --->   Operation 79 'load' 'state_table_req_old_unack_V_load_1' <Predicate = (!tmp_i & !tmp_i_146 & tmp_14_i & !ifRequest_write)> <Delay = 2.26> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 500> <RAM>
ST_3 : Operation 80 [2/2] (2.26ns)   --->   "%state_table_req_old_valid_V_load_1 = load i9 %state_table_req_old_valid_V_addr_3" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:111]   --->   Operation 80 'load' 'state_table_req_old_valid_V_load_1' <Predicate = (!tmp_i & !tmp_i_146 & tmp_14_i & !ifRequest_write)> <Delay = 2.26> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 500> <RAM>
ST_3 : Operation 81 [2/2] (2.26ns)   --->   "%state_table_retryCounter_V_load_1 = load i9 %state_table_retryCounter_V_addr_4" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:111]   --->   Operation 81 'load' 'state_table_retryCounter_V_load_1' <Predicate = (!tmp_i & !tmp_i_146 & tmp_14_i & !ifRequest_write)> <Delay = 2.26> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 500> <RAM>
ST_3 : Operation 82 [1/1] (2.26ns)   --->   "%store_ln98 = store i24 %ifRequest_local_psn_V, i9 %state_table_resp_epsn_V_addr_3" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:98]   --->   Operation 82 'store' 'store_ln98' <Predicate = (!tmp_i & !tmp_i_146 & tmp_14_i & ifRequest_write)> <Delay = 2.26> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 500> <RAM>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%state_table_resp_old_outstanding_V_addr_2 = getelementptr i24 %state_table_resp_old_outstanding_V, i64 0, i64 %zext_ln541_2" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:99]   --->   Operation 83 'getelementptr' 'state_table_resp_old_outstanding_V_addr_2' <Predicate = (!tmp_i & !tmp_i_146 & tmp_14_i & ifRequest_write)> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (2.26ns)   --->   "%store_ln99 = store i24 %ifRequest_local_psn_V, i9 %state_table_resp_old_outstanding_V_addr_2" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:99]   --->   Operation 84 'store' 'store_ln99' <Predicate = (!tmp_i & !tmp_i_146 & tmp_14_i & ifRequest_write)> <Delay = 2.26> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 500> <RAM>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%state_table_req_next_psn_V_addr_2 = getelementptr i24 %state_table_req_next_psn_V, i64 0, i64 %zext_ln541_2" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:100]   --->   Operation 85 'getelementptr' 'state_table_req_next_psn_V_addr_2' <Predicate = (!tmp_i & !tmp_i_146 & tmp_14_i & ifRequest_write)> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (2.26ns)   --->   "%store_ln100 = store i24 %ifRequest_remote_psn_V, i9 %state_table_req_next_psn_V_addr_2" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:100]   --->   Operation 86 'store' 'store_ln100' <Predicate = (!tmp_i & !tmp_i_146 & tmp_14_i & ifRequest_write)> <Delay = 2.26> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 500> <RAM>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%state_table_req_old_unack_V_addr_3 = getelementptr i24 %state_table_req_old_unack_V, i64 0, i64 %zext_ln541_2" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:101]   --->   Operation 87 'getelementptr' 'state_table_req_old_unack_V_addr_3' <Predicate = (!tmp_i & !tmp_i_146 & tmp_14_i & ifRequest_write)> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (2.26ns)   --->   "%store_ln101 = store i24 %ifRequest_remote_psn_V, i9 %state_table_req_old_unack_V_addr_3" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:101]   --->   Operation 88 'store' 'store_ln101' <Predicate = (!tmp_i & !tmp_i_146 & tmp_14_i & ifRequest_write)> <Delay = 2.26> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 500> <RAM>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%state_table_req_old_valid_V_addr_2 = getelementptr i24 %state_table_req_old_valid_V, i64 0, i64 %zext_ln541_2" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:102]   --->   Operation 89 'getelementptr' 'state_table_req_old_valid_V_addr_2' <Predicate = (!tmp_i & !tmp_i_146 & tmp_14_i & ifRequest_write)> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (2.26ns)   --->   "%store_ln102 = store i24 %ifRequest_remote_psn_V, i9 %state_table_req_old_valid_V_addr_2" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:102]   --->   Operation 90 'store' 'store_ln102' <Predicate = (!tmp_i & !tmp_i_146 & tmp_14_i & ifRequest_write)> <Delay = 2.26> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 500> <RAM>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%state_table_retryCounter_V_addr_3 = getelementptr i3 %state_table_retryCounter_V, i64 0, i64 %zext_ln541_2" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:103]   --->   Operation 91 'getelementptr' 'state_table_retryCounter_V_addr_3' <Predicate = (!tmp_i & !tmp_i_146 & tmp_14_i & ifRequest_write)> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (2.26ns)   --->   "%store_ln103 = store i3 7, i9 %state_table_retryCounter_V_addr_3" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:103]   --->   Operation 92 'store' 'store_ln103' <Predicate = (!tmp_i & !tmp_i_146 & tmp_14_i & ifRequest_write)> <Delay = 2.26> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 500> <RAM>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln108 = br void %if.end93.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:108]   --->   Operation 93 'br' 'br_ln108' <Predicate = (!tmp_i & !tmp_i_146 & tmp_14_i & ifRequest_write)> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln113 = br void %if.end94.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:113]   --->   Operation 94 'br' 'br_ln113' <Predicate = (!tmp_i & !tmp_i_146 & tmp_14_i)> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln541_1 = zext i9 %txRequest_qpn_V"   --->   Operation 95 'zext' 'zext_ln541_1' <Predicate = (!tmp_i & tmp_i_146)> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%state_table_req_next_psn_V_addr_1 = getelementptr i24 %state_table_req_next_psn_V, i64 0, i64 %zext_ln541_1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:83]   --->   Operation 96 'getelementptr' 'state_table_req_next_psn_V_addr_1' <Predicate = (!tmp_i & tmp_i_146)> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%state_table_resp_epsn_V_addr_2 = getelementptr i24 %state_table_resp_epsn_V, i64 0, i64 %zext_ln541_1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:87]   --->   Operation 97 'getelementptr' 'state_table_resp_epsn_V_addr_2' <Predicate = (!tmp_i & tmp_i_146 & !txRequest_write)> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%state_table_resp_old_outstanding_V_addr_1 = getelementptr i24 %state_table_resp_old_outstanding_V, i64 0, i64 %zext_ln541_1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:87]   --->   Operation 98 'getelementptr' 'state_table_resp_old_outstanding_V_addr_1' <Predicate = (!tmp_i & tmp_i_146 & !txRequest_write)> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%state_table_req_old_unack_V_addr_2 = getelementptr i24 %state_table_req_old_unack_V, i64 0, i64 %zext_ln541_1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:87]   --->   Operation 99 'getelementptr' 'state_table_req_old_unack_V_addr_2' <Predicate = (!tmp_i & tmp_i_146 & !txRequest_write)> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%state_table_req_old_valid_V_addr_1 = getelementptr i24 %state_table_req_old_valid_V, i64 0, i64 %zext_ln541_1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:87]   --->   Operation 100 'getelementptr' 'state_table_req_old_valid_V_addr_1' <Predicate = (!tmp_i & tmp_i_146 & !txRequest_write)> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%state_table_retryCounter_V_addr_2 = getelementptr i3 %state_table_retryCounter_V, i64 0, i64 %zext_ln541_1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:87]   --->   Operation 101 'getelementptr' 'state_table_retryCounter_V_addr_2' <Predicate = (!tmp_i & tmp_i_146 & !txRequest_write)> <Delay = 0.00>
ST_3 : Operation 102 [2/2] (2.26ns)   --->   "%state_table_resp_epsn_V_load = load i9 %state_table_resp_epsn_V_addr_2" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:87]   --->   Operation 102 'load' 'state_table_resp_epsn_V_load' <Predicate = (!tmp_i & tmp_i_146 & !txRequest_write)> <Delay = 2.26> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 500> <RAM>
ST_3 : Operation 103 [2/2] (2.26ns)   --->   "%state_table_resp_old_outstanding_V_load = load i9 %state_table_resp_old_outstanding_V_addr_1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:87]   --->   Operation 103 'load' 'state_table_resp_old_outstanding_V_load' <Predicate = (!tmp_i & tmp_i_146 & !txRequest_write)> <Delay = 2.26> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 500> <RAM>
ST_3 : Operation 104 [2/2] (2.26ns)   --->   "%state_table_req_next_psn_V_load = load i9 %state_table_req_next_psn_V_addr_1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:87]   --->   Operation 104 'load' 'state_table_req_next_psn_V_load' <Predicate = (!tmp_i & tmp_i_146 & !txRequest_write)> <Delay = 2.26> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 500> <RAM>
ST_3 : Operation 105 [2/2] (2.26ns)   --->   "%state_table_req_old_unack_V_load = load i9 %state_table_req_old_unack_V_addr_2" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:87]   --->   Operation 105 'load' 'state_table_req_old_unack_V_load' <Predicate = (!tmp_i & tmp_i_146 & !txRequest_write)> <Delay = 2.26> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 500> <RAM>
ST_3 : Operation 106 [2/2] (2.26ns)   --->   "%state_table_req_old_valid_V_load = load i9 %state_table_req_old_valid_V_addr_1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:87]   --->   Operation 106 'load' 'state_table_req_old_valid_V_load' <Predicate = (!tmp_i & tmp_i_146 & !txRequest_write)> <Delay = 2.26> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 500> <RAM>
ST_3 : Operation 107 [2/2] (2.26ns)   --->   "%state_table_retryCounter_V_load = load i9 %state_table_retryCounter_V_addr_2" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:87]   --->   Operation 107 'load' 'state_table_retryCounter_V_load' <Predicate = (!tmp_i & tmp_i_146 & !txRequest_write)> <Delay = 2.26> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 500> <RAM>
ST_3 : Operation 108 [1/1] (2.26ns)   --->   "%store_ln83 = store i24 %txRequest_psn_V, i9 %state_table_req_next_psn_V_addr_1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:83]   --->   Operation 108 'store' 'store_ln83' <Predicate = (!tmp_i & tmp_i_146 & txRequest_write)> <Delay = 2.26> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 500> <RAM>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%br_ln84 = br void %if.end49.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:84]   --->   Operation 109 'br' 'br_ln84' <Predicate = (!tmp_i & tmp_i_146 & txRequest_write)> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln541 = zext i16 %rxRequest_qpn_V"   --->   Operation 110 'zext' 'zext_ln541' <Predicate = (tmp_i)> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%state_table_resp_epsn_V_addr = getelementptr i24 %state_table_resp_epsn_V, i64 0, i64 %zext_ln541" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:67]   --->   Operation 111 'getelementptr' 'state_table_resp_epsn_V_addr' <Predicate = (tmp_i & !rxRequest_write)> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%state_table_resp_old_outstanding_V_addr = getelementptr i24 %state_table_resp_old_outstanding_V, i64 0, i64 %zext_ln541" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:67]   --->   Operation 112 'getelementptr' 'state_table_resp_old_outstanding_V_addr' <Predicate = (tmp_i & !rxRequest_write)> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "%state_table_req_next_psn_V_addr = getelementptr i24 %state_table_req_next_psn_V, i64 0, i64 %zext_ln541" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:67]   --->   Operation 113 'getelementptr' 'state_table_req_next_psn_V_addr' <Predicate = (tmp_i & !rxRequest_write)> <Delay = 0.00>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%state_table_req_old_unack_V_addr = getelementptr i24 %state_table_req_old_unack_V, i64 0, i64 %zext_ln541" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:67]   --->   Operation 114 'getelementptr' 'state_table_req_old_unack_V_addr' <Predicate = (tmp_i & !rxRequest_write)> <Delay = 0.00>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "%state_table_req_old_valid_V_addr = getelementptr i24 %state_table_req_old_valid_V, i64 0, i64 %zext_ln541" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:67]   --->   Operation 115 'getelementptr' 'state_table_req_old_valid_V_addr' <Predicate = (tmp_i & !rxRequest_write)> <Delay = 0.00>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "%state_table_retryCounter_V_addr = getelementptr i3 %state_table_retryCounter_V, i64 0, i64 %zext_ln541" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:67]   --->   Operation 116 'getelementptr' 'state_table_retryCounter_V_addr' <Predicate = (tmp_i & !rxRequest_write)> <Delay = 0.00>
ST_3 : Operation 117 [2/2] (2.26ns)   --->   "%entry_resp_epsn_V = load i9 %state_table_resp_epsn_V_addr" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:67]   --->   Operation 117 'load' 'entry_resp_epsn_V' <Predicate = (tmp_i & !rxRequest_write)> <Delay = 2.26> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 500> <RAM>
ST_3 : Operation 118 [2/2] (2.26ns)   --->   "%entry_resp_old_outstanding_V = load i9 %state_table_resp_old_outstanding_V_addr" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:67]   --->   Operation 118 'load' 'entry_resp_old_outstanding_V' <Predicate = (tmp_i & !rxRequest_write)> <Delay = 2.26> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 500> <RAM>
ST_3 : Operation 119 [2/2] (2.26ns)   --->   "%entry_req_next_psn_V = load i9 %state_table_req_next_psn_V_addr" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:67]   --->   Operation 119 'load' 'entry_req_next_psn_V' <Predicate = (tmp_i & !rxRequest_write)> <Delay = 2.26> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 500> <RAM>
ST_3 : Operation 120 [2/2] (2.26ns)   --->   "%entry_req_old_unack_V = load i9 %state_table_req_old_unack_V_addr" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:67]   --->   Operation 120 'load' 'entry_req_old_unack_V' <Predicate = (tmp_i & !rxRequest_write)> <Delay = 2.26> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 500> <RAM>
ST_3 : Operation 121 [2/2] (2.26ns)   --->   "%entry_req_old_valid_V = load i9 %state_table_req_old_valid_V_addr" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:67]   --->   Operation 121 'load' 'entry_req_old_valid_V' <Predicate = (tmp_i & !rxRequest_write)> <Delay = 2.26> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 500> <RAM>
ST_3 : Operation 122 [2/2] (2.26ns)   --->   "%entry_retryCounter_V = load i9 %state_table_retryCounter_V_addr" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:67]   --->   Operation 122 'load' 'entry_retryCounter_V' <Predicate = (tmp_i & !rxRequest_write)> <Delay = 2.26> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 500> <RAM>
ST_3 : Operation 123 [1/1] (0.00ns)   --->   "%state_table_resp_epsn_V_addr_1 = getelementptr i24 %state_table_resp_epsn_V, i64 0, i64 %zext_ln541" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:60]   --->   Operation 123 'getelementptr' 'state_table_resp_epsn_V_addr_1' <Predicate = (tmp_i & rxRequest_write & !rxRequest_isResponse)> <Delay = 0.00>
ST_3 : Operation 124 [1/1] (2.26ns)   --->   "%store_ln60 = store i24 %rxRequest_epsn_V, i9 %state_table_resp_epsn_V_addr_1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:60]   --->   Operation 124 'store' 'store_ln60' <Predicate = (tmp_i & rxRequest_write & !rxRequest_isResponse)> <Delay = 2.26> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 500> <RAM>
ST_3 : Operation 125 [1/1] (0.00ns)   --->   "%state_table_retryCounter_V_addr_1 = getelementptr i3 %state_table_retryCounter_V, i64 0, i64 %zext_ln541" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:61]   --->   Operation 125 'getelementptr' 'state_table_retryCounter_V_addr_1' <Predicate = (tmp_i & rxRequest_write & !rxRequest_isResponse)> <Delay = 0.00>
ST_3 : Operation 126 [1/1] (2.26ns)   --->   "%store_ln61 = store i3 %rxRequest_retryCounter_V, i9 %state_table_retryCounter_V_addr_1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:61]   --->   Operation 126 'store' 'store_ln61' <Predicate = (tmp_i & rxRequest_write & !rxRequest_isResponse)> <Delay = 2.26> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 500> <RAM>
ST_3 : Operation 127 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end.i"   --->   Operation 127 'br' 'br_ln0' <Predicate = (tmp_i & rxRequest_write & !rxRequest_isResponse)> <Delay = 0.00>
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "%state_table_req_old_unack_V_addr_1 = getelementptr i24 %state_table_req_old_unack_V, i64 0, i64 %zext_ln541" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:56]   --->   Operation 128 'getelementptr' 'state_table_req_old_unack_V_addr_1' <Predicate = (tmp_i & rxRequest_write & rxRequest_isResponse)> <Delay = 0.00>
ST_3 : Operation 129 [1/1] (2.26ns)   --->   "%store_ln56 = store i24 %rxRequest_epsn_V, i9 %state_table_req_old_unack_V_addr_1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:56]   --->   Operation 129 'store' 'store_ln56' <Predicate = (tmp_i & rxRequest_write & rxRequest_isResponse)> <Delay = 2.26> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 500> <RAM>
ST_3 : Operation 130 [1/1] (0.00ns)   --->   "%br_ln57 = br void %if.end.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:57]   --->   Operation 130 'br' 'br_ln57' <Predicate = (tmp_i & rxRequest_write & rxRequest_isResponse)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 4.60>
ST_4 : Operation 131 [1/2] (2.26ns)   --->   "%state_table_resp_epsn_V_load_1 = load i9 %state_table_resp_epsn_V_addr_3" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:111]   --->   Operation 131 'load' 'state_table_resp_epsn_V_load_1' <Predicate = (!tmp_i & !tmp_i_146 & tmp_14_i & !ifRequest_write)> <Delay = 2.26> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 500> <RAM>
ST_4 : Operation 132 [1/2] (2.26ns)   --->   "%state_table_resp_old_outstanding_V_load_1 = load i9 %state_table_resp_old_outstanding_V_addr_3" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:111]   --->   Operation 132 'load' 'state_table_resp_old_outstanding_V_load_1' <Predicate = (!tmp_i & !tmp_i_146 & tmp_14_i & !ifRequest_write)> <Delay = 2.26> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 500> <RAM>
ST_4 : Operation 133 [1/2] (2.26ns)   --->   "%state_table_req_next_psn_V_load_1 = load i9 %state_table_req_next_psn_V_addr_3" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:111]   --->   Operation 133 'load' 'state_table_req_next_psn_V_load_1' <Predicate = (!tmp_i & !tmp_i_146 & tmp_14_i & !ifRequest_write)> <Delay = 2.26> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 500> <RAM>
ST_4 : Operation 134 [1/2] (2.26ns)   --->   "%state_table_req_old_unack_V_load_1 = load i9 %state_table_req_old_unack_V_addr_4" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:111]   --->   Operation 134 'load' 'state_table_req_old_unack_V_load_1' <Predicate = (!tmp_i & !tmp_i_146 & tmp_14_i & !ifRequest_write)> <Delay = 2.26> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 500> <RAM>
ST_4 : Operation 135 [1/2] (2.26ns)   --->   "%state_table_req_old_valid_V_load_1 = load i9 %state_table_req_old_valid_V_addr_3" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:111]   --->   Operation 135 'load' 'state_table_req_old_valid_V_load_1' <Predicate = (!tmp_i & !tmp_i_146 & tmp_14_i & !ifRequest_write)> <Delay = 2.26> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 500> <RAM>
ST_4 : Operation 136 [1/2] (2.26ns)   --->   "%state_table_retryCounter_V_load_1 = load i9 %state_table_retryCounter_V_addr_4" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:111]   --->   Operation 136 'load' 'state_table_retryCounter_V_load_1' <Predicate = (!tmp_i & !tmp_i_146 & tmp_14_i & !ifRequest_write)> <Delay = 2.26> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 500> <RAM>
ST_4 : Operation 137 [1/1] (0.00ns)   --->   "%p_0 = bitconcatenate i123 @_ssdm_op_BitConcatenate.i123.i3.i24.i24.i24.i24.i24, i3 %state_table_retryCounter_V_load_1, i24 %state_table_req_old_valid_V_load_1, i24 %state_table_req_old_unack_V_load_1, i24 %state_table_req_next_psn_V_load_1, i24 %state_table_resp_old_outstanding_V_load_1, i24 %state_table_resp_epsn_V_load_1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:111]   --->   Operation 137 'bitconcatenate' 'p_0' <Predicate = (!tmp_i & !tmp_i_146 & tmp_14_i & !ifRequest_write)> <Delay = 0.00>
ST_4 : Operation 138 [1/1] (2.33ns)   --->   "%write_ln111 = write void @_ssdm_op_Write.ap_fifo.volatile.i123P0A, i123 %stateTable2qpi_rsp, i123 %p_0" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:111]   --->   Operation 138 'write' 'write_ln111' <Predicate = (!tmp_i & !tmp_i_146 & tmp_14_i & !ifRequest_write)> <Delay = 2.33> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 123> <Depth = 2> <FIFO>
ST_4 : Operation 139 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end93.i"   --->   Operation 139 'br' 'br_ln0' <Predicate = (!tmp_i & !tmp_i_146 & tmp_14_i & !ifRequest_write)> <Delay = 0.00>
ST_4 : Operation 140 [1/2] (2.26ns)   --->   "%state_table_resp_epsn_V_load = load i9 %state_table_resp_epsn_V_addr_2" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:87]   --->   Operation 140 'load' 'state_table_resp_epsn_V_load' <Predicate = (!tmp_i & tmp_i_146 & !txRequest_write)> <Delay = 2.26> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 500> <RAM>
ST_4 : Operation 141 [1/2] (2.26ns)   --->   "%state_table_resp_old_outstanding_V_load = load i9 %state_table_resp_old_outstanding_V_addr_1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:87]   --->   Operation 141 'load' 'state_table_resp_old_outstanding_V_load' <Predicate = (!tmp_i & tmp_i_146 & !txRequest_write)> <Delay = 2.26> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 500> <RAM>
ST_4 : Operation 142 [1/2] (2.26ns)   --->   "%state_table_req_next_psn_V_load = load i9 %state_table_req_next_psn_V_addr_1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:87]   --->   Operation 142 'load' 'state_table_req_next_psn_V_load' <Predicate = (!tmp_i & tmp_i_146 & !txRequest_write)> <Delay = 2.26> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 500> <RAM>
ST_4 : Operation 143 [1/2] (2.26ns)   --->   "%state_table_req_old_unack_V_load = load i9 %state_table_req_old_unack_V_addr_2" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:87]   --->   Operation 143 'load' 'state_table_req_old_unack_V_load' <Predicate = (!tmp_i & tmp_i_146 & !txRequest_write)> <Delay = 2.26> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 500> <RAM>
ST_4 : Operation 144 [1/2] (2.26ns)   --->   "%state_table_req_old_valid_V_load = load i9 %state_table_req_old_valid_V_addr_1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:87]   --->   Operation 144 'load' 'state_table_req_old_valid_V_load' <Predicate = (!tmp_i & tmp_i_146 & !txRequest_write)> <Delay = 2.26> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 500> <RAM>
ST_4 : Operation 145 [1/2] (2.26ns)   --->   "%state_table_retryCounter_V_load = load i9 %state_table_retryCounter_V_addr_2" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:87]   --->   Operation 145 'load' 'state_table_retryCounter_V_load' <Predicate = (!tmp_i & tmp_i_146 & !txRequest_write)> <Delay = 2.26> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 500> <RAM>
ST_4 : Operation 146 [1/1] (0.00ns)   --->   "%p_1 = bitconcatenate i123 @_ssdm_op_BitConcatenate.i123.i3.i24.i24.i24.i24.i24, i3 %state_table_retryCounter_V_load, i24 %state_table_req_old_valid_V_load, i24 %state_table_req_old_unack_V_load, i24 %state_table_req_next_psn_V_load, i24 %state_table_resp_old_outstanding_V_load, i24 %state_table_resp_epsn_V_load" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:87]   --->   Operation 146 'bitconcatenate' 'p_1' <Predicate = (!tmp_i & tmp_i_146 & !txRequest_write)> <Delay = 0.00>
ST_4 : Operation 147 [1/1] (2.33ns)   --->   "%write_ln87 = write void @_ssdm_op_Write.ap_fifo.volatile.i123P0A, i123 %stateTable2txIbh_rsp, i123 %p_1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:87]   --->   Operation 147 'write' 'write_ln87' <Predicate = (!tmp_i & tmp_i_146 & !txRequest_write)> <Delay = 2.33> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 123> <Depth = 2> <FIFO>
ST_4 : Operation 148 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end49.i"   --->   Operation 148 'br' 'br_ln0' <Predicate = (!tmp_i & tmp_i_146 & !txRequest_write)> <Delay = 0.00>
ST_4 : Operation 149 [1/2] (2.26ns)   --->   "%entry_resp_epsn_V = load i9 %state_table_resp_epsn_V_addr" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:67]   --->   Operation 149 'load' 'entry_resp_epsn_V' <Predicate = (tmp_i & !rxRequest_write)> <Delay = 2.26> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 500> <RAM>
ST_4 : Operation 150 [1/2] (2.26ns)   --->   "%entry_resp_old_outstanding_V = load i9 %state_table_resp_old_outstanding_V_addr" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:67]   --->   Operation 150 'load' 'entry_resp_old_outstanding_V' <Predicate = (tmp_i & !rxRequest_write)> <Delay = 2.26> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 500> <RAM>
ST_4 : Operation 151 [1/2] (2.26ns)   --->   "%entry_req_next_psn_V = load i9 %state_table_req_next_psn_V_addr" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:67]   --->   Operation 151 'load' 'entry_req_next_psn_V' <Predicate = (tmp_i & !rxRequest_write)> <Delay = 2.26> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 500> <RAM>
ST_4 : Operation 152 [1/2] (2.26ns)   --->   "%entry_req_old_unack_V = load i9 %state_table_req_old_unack_V_addr" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:67]   --->   Operation 152 'load' 'entry_req_old_unack_V' <Predicate = (tmp_i & !rxRequest_write)> <Delay = 2.26> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 500> <RAM>
ST_4 : Operation 153 [1/2] (2.26ns)   --->   "%entry_req_old_valid_V = load i9 %state_table_req_old_valid_V_addr" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:67]   --->   Operation 153 'load' 'entry_req_old_valid_V' <Predicate = (tmp_i & !rxRequest_write)> <Delay = 2.26> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 500> <RAM>
ST_4 : Operation 154 [1/2] (2.26ns)   --->   "%entry_retryCounter_V = load i9 %state_table_retryCounter_V_addr" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:67]   --->   Operation 154 'load' 'entry_retryCounter_V' <Predicate = (tmp_i & !rxRequest_write)> <Delay = 2.26> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 500> <RAM>

State 5 <SV = 4> <Delay = 3.74>
ST_5 : Operation 155 [1/1] (0.00ns)   --->   "%p_s = bitconcatenate i75 @_ssdm_op_BitConcatenate.i75.i3.i24.i24.i24, i3 %entry_retryCounter_V, i24 %entry_resp_epsn_V, i24 %entry_resp_old_outstanding_V, i24 %entry_resp_epsn_V" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:74]   --->   Operation 155 'bitconcatenate' 'p_s' <Predicate = (tmp_i & !rxRequest_write & !rxRequest_isResponse)> <Delay = 0.00>
ST_5 : Operation 156 [1/1] (2.33ns)   --->   "%write_ln74 = write void @_ssdm_op_Write.ap_fifo.volatile.i75P0A, i75 %stateTable2rxIbh_rsp, i75 %p_s" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:74]   --->   Operation 156 'write' 'write_ln74' <Predicate = (tmp_i & !rxRequest_write & !rxRequest_isResponse)> <Delay = 2.33> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 75> <Depth = 2> <FIFO>
ST_5 : Operation 157 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end34.i"   --->   Operation 157 'br' 'br_ln0' <Predicate = (tmp_i & !rxRequest_write & !rxRequest_isResponse)> <Delay = 0.00>
ST_5 : Operation 158 [1/1] (1.41ns)   --->   "%add_ln186 = add i24 %entry_req_next_psn_V, i24 16777215"   --->   Operation 158 'add' 'add_ln186' <Predicate = (tmp_i & !rxRequest_write & rxRequest_isResponse)> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 159 [1/1] (0.00ns)   --->   "%tmp_7_i = bitconcatenate i72 @_ssdm_op_BitConcatenate.i72.i24.i24.i24, i24 %add_ln186, i24 %entry_req_old_valid_V, i24 %entry_req_old_unack_V" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:70]   --->   Operation 159 'bitconcatenate' 'tmp_7_i' <Predicate = (tmp_i & !rxRequest_write & rxRequest_isResponse)> <Delay = 0.00>
ST_5 : Operation 160 [1/1] (0.00ns)   --->   "%zext_ln70 = zext i72 %tmp_7_i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:70]   --->   Operation 160 'zext' 'zext_ln70' <Predicate = (tmp_i & !rxRequest_write & rxRequest_isResponse)> <Delay = 0.00>
ST_5 : Operation 161 [1/1] (2.33ns)   --->   "%write_ln70 = write void @_ssdm_op_Write.ap_fifo.volatile.i75P0A, i75 %stateTable2rxIbh_rsp, i75 %zext_ln70" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:70]   --->   Operation 161 'write' 'write_ln70' <Predicate = (tmp_i & !rxRequest_write & rxRequest_isResponse)> <Delay = 2.33> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 75> <Depth = 2> <FIFO>
ST_5 : Operation 162 [1/1] (0.00ns)   --->   "%br_ln71 = br void %if.end34.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:71]   --->   Operation 162 'br' 'br_ln71' <Predicate = (tmp_i & !rxRequest_write & rxRequest_isResponse)> <Delay = 0.00>
ST_5 : Operation 163 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 163 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 6.4ns, clock uncertainty: 1.73ns.

 <State 1>: 2.34ns
The critical path consists of the following:
	fifo read operation ('rxIbh2stateTable_upd_req_read', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:51) on port 'rxIbh2stateTable_upd_req' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:51) [124]  (2.34 ns)

 <State 2>: 2.34ns
The critical path consists of the following:
	fifo read operation ('txIbh2stateTable_upd_req_read', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:80) on port 'txIbh2stateTable_upd_req' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:80) [94]  (2.34 ns)

 <State 3>: 5.09ns
The critical path consists of the following:
	fifo read operation ('qpi2stateTable_upd_req_read', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:92) on port 'qpi2stateTable_upd_req' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:92) [53]  (2.34 ns)
	'store' operation ('store_ln98', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:98) of variable 'ifRequest.local_psn.V', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:92 on array 'state_table_resp_epsn_V' [77]  (2.27 ns)
	blocking operation 0.485 ns on control path)

 <State 4>: 4.6ns
The critical path consists of the following:
	'load' operation ('state_table_resp_epsn_V_load_1', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:111) on array 'state_table_resp_epsn_V' [67]  (2.27 ns)
	fifo write operation ('write_ln111', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:111) on port 'stateTable2qpi_rsp' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:111) [74]  (2.34 ns)

 <State 5>: 3.75ns
The critical path consists of the following:
	'add' operation ('add_ln186') [151]  (1.41 ns)
	fifo write operation ('write_ln70', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:70) on port 'stateTable2rxIbh_rsp' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:70) [154]  (2.34 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
