#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2009.vpi";
S_0x7ffa36e0b540 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x7ffa36e09620 .scope module, "data_ram" "data_ram" 3 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
L_0x7ffa36e26cc0 .functor BUFZ 32, L_0x7ffa36e26c20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7ffa36e0c110_0 .net *"_ivl_0", 31 0, L_0x7ffa36e26c20;  1 drivers
o0x7ffa37832038 .functor BUFZ 1, C4<z>; HiZ drive
v0x7ffa36e1ef50_0 .net "clk", 0 0, o0x7ffa37832038;  0 drivers
o0x7ffa37832068 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7ffa36e1eff0_0 .net "data_address", 31 0, o0x7ffa37832068;  0 drivers
o0x7ffa37832098 .functor BUFZ 1, C4<z>; HiZ drive
v0x7ffa36e1f090_0 .net "data_read", 0 0, o0x7ffa37832098;  0 drivers
v0x7ffa36e1f130_0 .net "data_readdata", 31 0, L_0x7ffa36e26cc0;  1 drivers
o0x7ffa378320f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7ffa36e1f220_0 .net "data_write", 0 0, o0x7ffa378320f8;  0 drivers
o0x7ffa37832128 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7ffa36e1f2c0_0 .net "data_writedata", 31 0, o0x7ffa37832128;  0 drivers
v0x7ffa36e1f370_0 .var/i "i", 31 0;
v0x7ffa36e1f420 .array "ram", 0 65535, 31 0;
E_0x7ffa36e05050 .event posedge, v0x7ffa36e1ef50_0;
L_0x7ffa36e26c20 .array/port v0x7ffa36e1f420, o0x7ffa37832068;
S_0x7ffa36e05270 .scope module, "instruction_ram" "instruction_ram" 4 3;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr_address";
    .port_info 1 /OUTPUT 32 "instr_readdata";
P_0x7ffa36e0dbf0 .param/str "RAM_INIT_FILE" 0 4 7, "\000";
L_0x7ffa36e26f30 .functor BUFZ 32, L_0x7ffa36e26d90, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7ffa36e1f800_0 .net *"_ivl_0", 31 0, L_0x7ffa36e26d90;  1 drivers
v0x7ffa36e1f8c0_0 .net *"_ivl_3", 29 0, L_0x7ffa36e26e50;  1 drivers
o0x7ffa37832338 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7ffa36e1f960_0 .net "instr_address", 31 0, o0x7ffa37832338;  0 drivers
v0x7ffa36e1fa00_0 .net "instr_readdata", 31 0, L_0x7ffa36e26f30;  1 drivers
v0x7ffa36e1fab0 .array "memory1", 0 65535, 31 0;
L_0x7ffa36e26d90 .array/port v0x7ffa36e1fab0, L_0x7ffa36e26e50;
L_0x7ffa36e26e50 .part o0x7ffa37832338, 0, 30;
S_0x7ffa36e1f5b0 .scope begin, "$unm_blk_11" "$unm_blk_11" 4 9, 4 9 0, S_0x7ffa36e05270;
 .timescale 0 0;
v0x7ffa36e1f770_0 .var/i "i", 31 0;
S_0x7ffa36e0b1d0 .scope module, "sw_tb" "sw_tb" 5 1;
 .timescale 0 0;
v0x7ffa36e263e0_0 .net "active", 0 0, v0x7ffa36e24770_0;  1 drivers
v0x7ffa36e26490_0 .var "clk", 0 0;
v0x7ffa36e26520_0 .var "clk_enable", 0 0;
v0x7ffa36e265b0_0 .net "data_address", 31 0, L_0x7ffa36e29460;  1 drivers
v0x7ffa36e26640_0 .net "data_read", 0 0, L_0x7ffa36e280a0;  1 drivers
v0x7ffa36e26710_0 .var "data_readdata", 31 0;
v0x7ffa36e267a0_0 .net "data_write", 0 0, L_0x7ffa36e28030;  1 drivers
v0x7ffa36e26850_0 .net "data_writedata", 31 0, L_0x7ffa36e28e10;  1 drivers
v0x7ffa36e26900_0 .net "instr_address", 31 0, L_0x7ffa36e2a300;  1 drivers
v0x7ffa36e26a30_0 .var "instr_readdata", 31 0;
v0x7ffa36e26ac0_0 .net "register_v0", 31 0, L_0x7ffa36e28da0;  1 drivers
v0x7ffa36e26b90_0 .var "reset", 0 0;
S_0x7ffa36e1fbc0 .scope module, "dut" "mips_cpu_harvard" 5 74, 6 1 0, S_0x7ffa36e0b1d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x7ffa36e28030 .functor BUFZ 1, L_0x7ffa36e27bc0, C4<0>, C4<0>, C4<0>;
L_0x7ffa36e280a0 .functor BUFZ 1, L_0x7ffa36e27b20, C4<0>, C4<0>, C4<0>;
L_0x7ffa36e28790 .functor BUFZ 1, L_0x7ffa36e279f0, C4<0>, C4<0>, C4<0>;
L_0x7ffa36e28e10 .functor BUFZ 32, L_0x7ffa36e28cb0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7ffa36e28fa0 .functor BUFZ 32, L_0x7ffa36e28a00, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7ffa36e29460 .functor BUFZ 32, v0x7ffa36e20520_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7ffa36e29c60 .functor OR 1, L_0x7ffa36e29900, L_0x7ffa36e29b80, C4<0>, C4<0>;
L_0x7ffa36e29e30 .functor AND 1, L_0x7ffa36e29f00, L_0x7ffa36e2a1e0, C4<1>, C4<1>;
L_0x7ffa36e2a300 .functor BUFZ 32, v0x7ffa36e22210_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7ffa36e23950_0 .net *"_ivl_11", 4 0, L_0x7ffa36e28390;  1 drivers
v0x7ffa36e239e0_0 .net *"_ivl_13", 4 0, L_0x7ffa36e28430;  1 drivers
L_0x7ffa37863200 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7ffa36e23a70_0 .net/2u *"_ivl_26", 15 0, L_0x7ffa37863200;  1 drivers
v0x7ffa36e23b00_0 .net *"_ivl_29", 15 0, L_0x7ffa36e29050;  1 drivers
L_0x7ffa37863290 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x7ffa36e23b90_0 .net/2u *"_ivl_36", 31 0, L_0x7ffa37863290;  1 drivers
v0x7ffa36e23c40_0 .net *"_ivl_40", 31 0, L_0x7ffa36e297b0;  1 drivers
L_0x7ffa378632d8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7ffa36e23cf0_0 .net *"_ivl_43", 25 0, L_0x7ffa378632d8;  1 drivers
L_0x7ffa37863320 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x7ffa36e23da0_0 .net/2u *"_ivl_44", 31 0, L_0x7ffa37863320;  1 drivers
v0x7ffa36e23e50_0 .net *"_ivl_46", 0 0, L_0x7ffa36e29900;  1 drivers
v0x7ffa36e23f60_0 .net *"_ivl_48", 31 0, L_0x7ffa36e299e0;  1 drivers
L_0x7ffa37863368 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7ffa36e24000_0 .net *"_ivl_51", 25 0, L_0x7ffa37863368;  1 drivers
L_0x7ffa378633b0 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x7ffa36e240b0_0 .net/2u *"_ivl_52", 31 0, L_0x7ffa378633b0;  1 drivers
v0x7ffa36e24160_0 .net *"_ivl_54", 0 0, L_0x7ffa36e29b80;  1 drivers
v0x7ffa36e24200_0 .net *"_ivl_58", 31 0, L_0x7ffa36e29d90;  1 drivers
L_0x7ffa378633f8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7ffa36e242b0_0 .net *"_ivl_61", 25 0, L_0x7ffa378633f8;  1 drivers
L_0x7ffa37863440 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7ffa36e24360_0 .net/2u *"_ivl_62", 31 0, L_0x7ffa37863440;  1 drivers
v0x7ffa36e24410_0 .net *"_ivl_64", 0 0, L_0x7ffa36e29f00;  1 drivers
v0x7ffa36e245a0_0 .net *"_ivl_67", 5 0, L_0x7ffa36e29fa0;  1 drivers
L_0x7ffa37863488 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x7ffa36e24630_0 .net/2u *"_ivl_68", 5 0, L_0x7ffa37863488;  1 drivers
v0x7ffa36e246d0_0 .net *"_ivl_70", 0 0, L_0x7ffa36e2a1e0;  1 drivers
v0x7ffa36e24770_0 .var "active", 0 0;
v0x7ffa36e24810_0 .net "alu_control_out", 3 0, v0x7ffa36e20970_0;  1 drivers
v0x7ffa36e248f0_0 .net "alu_fcode", 5 0, L_0x7ffa36e28ec0;  1 drivers
v0x7ffa36e24980_0 .net "alu_op", 1 0, L_0x7ffa36e27e90;  1 drivers
v0x7ffa36e24a10_0 .net "alu_op1", 31 0, L_0x7ffa36e28fa0;  1 drivers
v0x7ffa36e24aa0_0 .net "alu_op2", 31 0, L_0x7ffa36e292e0;  1 drivers
v0x7ffa36e24b30_0 .net "alu_out", 31 0, v0x7ffa36e20520_0;  1 drivers
v0x7ffa36e24be0_0 .net "alu_src", 0 0, L_0x7ffa36e27810;  1 drivers
v0x7ffa36e24c90_0 .net "alu_z_flag", 0 0, L_0x7ffa36e29550;  1 drivers
v0x7ffa36e24d40_0 .net "branch", 0 0, L_0x7ffa36e27c70;  1 drivers
v0x7ffa36e24df0_0 .net "clk", 0 0, v0x7ffa36e26490_0;  1 drivers
v0x7ffa36e24ec0_0 .net "clk_enable", 0 0, v0x7ffa36e26520_0;  1 drivers
v0x7ffa36e24f50_0 .net "curr_addr", 31 0, v0x7ffa36e22210_0;  1 drivers
v0x7ffa36e244c0_0 .net "curr_addr_p4", 31 0, L_0x7ffa36e29670;  1 drivers
v0x7ffa36e251e0_0 .net "data_address", 31 0, L_0x7ffa36e29460;  alias, 1 drivers
v0x7ffa36e25270_0 .net "data_read", 0 0, L_0x7ffa36e280a0;  alias, 1 drivers
v0x7ffa36e25300_0 .net "data_readdata", 31 0, v0x7ffa36e26710_0;  1 drivers
v0x7ffa36e25390_0 .net "data_write", 0 0, L_0x7ffa36e28030;  alias, 1 drivers
v0x7ffa36e25420_0 .net "data_writedata", 31 0, L_0x7ffa36e28e10;  alias, 1 drivers
v0x7ffa36e254b0_0 .net "instr_address", 31 0, L_0x7ffa36e2a300;  alias, 1 drivers
v0x7ffa36e25560_0 .net "instr_opcode", 5 0, L_0x7ffa36e27000;  1 drivers
v0x7ffa36e25620_0 .net "instr_readdata", 31 0, v0x7ffa36e26a30_0;  1 drivers
v0x7ffa36e256c0_0 .net "j_type", 0 0, L_0x7ffa36e29c60;  1 drivers
v0x7ffa36e25760_0 .net "jr_type", 0 0, L_0x7ffa36e29e30;  1 drivers
v0x7ffa36e25800_0 .net "mem_read", 0 0, L_0x7ffa36e27b20;  1 drivers
v0x7ffa36e258b0_0 .net "mem_to_reg", 0 0, L_0x7ffa36e27940;  1 drivers
v0x7ffa36e25960_0 .net "mem_write", 0 0, L_0x7ffa36e27bc0;  1 drivers
v0x7ffa36e25a10_0 .var "next_instr_addr", 31 0;
v0x7ffa36e25ac0_0 .net "offset", 31 0, L_0x7ffa36e29240;  1 drivers
v0x7ffa36e25b50_0 .net "reg_a_read_data", 31 0, L_0x7ffa36e28a00;  1 drivers
v0x7ffa36e25c00_0 .net "reg_a_read_index", 4 0, L_0x7ffa36e28150;  1 drivers
v0x7ffa36e25cb0_0 .net "reg_b_read_data", 31 0, L_0x7ffa36e28cb0;  1 drivers
v0x7ffa36e25d60_0 .net "reg_b_read_index", 4 0, L_0x7ffa36e28230;  1 drivers
v0x7ffa36e25e10_0 .net "reg_dst", 0 0, L_0x7ffa36e27720;  1 drivers
v0x7ffa36e25ec0_0 .net "reg_write", 0 0, L_0x7ffa36e279f0;  1 drivers
v0x7ffa36e25f70_0 .net "reg_write_data", 31 0, L_0x7ffa36e285f0;  1 drivers
v0x7ffa36e26020_0 .net "reg_write_enable", 0 0, L_0x7ffa36e28790;  1 drivers
v0x7ffa36e260d0_0 .net "reg_write_index", 4 0, L_0x7ffa36e284d0;  1 drivers
v0x7ffa36e26180_0 .net "register_v0", 31 0, L_0x7ffa36e28da0;  alias, 1 drivers
v0x7ffa36e26230_0 .net "reset", 0 0, v0x7ffa36e26b90_0;  1 drivers
E_0x7ffa36e1ff00/0 .event edge, v0x7ffa36e21700_0, v0x7ffa36e20610_0, v0x7ffa36e244c0_0, v0x7ffa36e25ac0_0;
E_0x7ffa36e1ff00/1 .event edge, v0x7ffa36e256c0_0, v0x7ffa36e25620_0, v0x7ffa36e25760_0, v0x7ffa36e22d50_0;
E_0x7ffa36e1ff00 .event/or E_0x7ffa36e1ff00/0, E_0x7ffa36e1ff00/1;
L_0x7ffa36e27000 .part v0x7ffa36e26a30_0, 26, 6;
L_0x7ffa36e28150 .part v0x7ffa36e26a30_0, 21, 5;
L_0x7ffa36e28230 .part v0x7ffa36e26a30_0, 16, 5;
L_0x7ffa36e28390 .part v0x7ffa36e26a30_0, 11, 5;
L_0x7ffa36e28430 .part v0x7ffa36e26a30_0, 16, 5;
L_0x7ffa36e284d0 .functor MUXZ 5, L_0x7ffa36e28430, L_0x7ffa36e28390, L_0x7ffa36e27720, C4<>;
L_0x7ffa36e285f0 .functor MUXZ 32, v0x7ffa36e20520_0, v0x7ffa36e26710_0, L_0x7ffa36e27940, C4<>;
L_0x7ffa36e28ec0 .part v0x7ffa36e26a30_0, 0, 6;
L_0x7ffa36e29050 .part v0x7ffa36e26a30_0, 0, 16;
L_0x7ffa36e29240 .concat [ 16 16 0 0], L_0x7ffa36e29050, L_0x7ffa37863200;
L_0x7ffa36e292e0 .functor MUXZ 32, L_0x7ffa36e28cb0, L_0x7ffa36e29240, L_0x7ffa36e27810, C4<>;
L_0x7ffa36e29670 .arith/sum 32, v0x7ffa36e22210_0, L_0x7ffa37863290;
L_0x7ffa36e297b0 .concat [ 6 26 0 0], L_0x7ffa36e27000, L_0x7ffa378632d8;
L_0x7ffa36e29900 .cmp/eq 32, L_0x7ffa36e297b0, L_0x7ffa37863320;
L_0x7ffa36e299e0 .concat [ 6 26 0 0], L_0x7ffa36e27000, L_0x7ffa37863368;
L_0x7ffa36e29b80 .cmp/eq 32, L_0x7ffa36e299e0, L_0x7ffa378633b0;
L_0x7ffa36e29d90 .concat [ 6 26 0 0], L_0x7ffa36e27000, L_0x7ffa378633f8;
L_0x7ffa36e29f00 .cmp/eq 32, L_0x7ffa36e29d90, L_0x7ffa37863440;
L_0x7ffa36e29fa0 .part v0x7ffa36e26a30_0, 0, 6;
L_0x7ffa36e2a1e0 .cmp/ne 6, L_0x7ffa36e29fa0, L_0x7ffa37863488;
S_0x7ffa36e1ff70 .scope module, "cpu_alu" "alu" 6 119, 7 1 0, S_0x7ffa36e1fbc0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "control";
    .port_info 1 /INPUT 32 "op1";
    .port_info 2 /INPUT 32 "op2";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "z_flag";
L_0x7ffa37863248 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7ffa36e20240_0 .net/2u *"_ivl_0", 31 0, L_0x7ffa37863248;  1 drivers
v0x7ffa36e20300_0 .net "control", 3 0, v0x7ffa36e20970_0;  alias, 1 drivers
v0x7ffa36e203b0_0 .net "op1", 31 0, L_0x7ffa36e28fa0;  alias, 1 drivers
v0x7ffa36e20470_0 .net "op2", 31 0, L_0x7ffa36e292e0;  alias, 1 drivers
v0x7ffa36e20520_0 .var "result", 31 0;
v0x7ffa36e20610_0 .net "z_flag", 0 0, L_0x7ffa36e29550;  alias, 1 drivers
E_0x7ffa36e201e0 .event edge, v0x7ffa36e20470_0, v0x7ffa36e203b0_0, v0x7ffa36e20300_0;
L_0x7ffa36e29550 .cmp/eq 32, v0x7ffa36e20520_0, L_0x7ffa37863248;
S_0x7ffa36e20730 .scope module, "cpu_alu_control" "alu_control" 6 97, 8 1 0, S_0x7ffa36e1fbc0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "alu_opcode";
    .port_info 1 /INPUT 6 "alu_fcode";
    .port_info 2 /OUTPUT 4 "alu_control_out";
v0x7ffa36e20970_0 .var "alu_control_out", 3 0;
v0x7ffa36e20a30_0 .net "alu_fcode", 5 0, L_0x7ffa36e28ec0;  alias, 1 drivers
v0x7ffa36e20ad0_0 .net "alu_opcode", 1 0, L_0x7ffa36e27e90;  alias, 1 drivers
E_0x7ffa36e20940 .event edge, v0x7ffa36e20ad0_0, v0x7ffa36e20a30_0;
S_0x7ffa36e20be0 .scope module, "cpu_control" "control" 6 36, 9 1 0, S_0x7ffa36e1fbc0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "instr_opcode";
    .port_info 1 /OUTPUT 1 "reg_dst";
    .port_info 2 /OUTPUT 1 "branch";
    .port_info 3 /OUTPUT 1 "mem_read";
    .port_info 4 /OUTPUT 1 "mem_to_reg";
    .port_info 5 /OUTPUT 2 "alu_op";
    .port_info 6 /OUTPUT 1 "mem_write";
    .port_info 7 /OUTPUT 1 "alu_src";
    .port_info 8 /OUTPUT 1 "reg_write";
    .port_info 9 /OUTPUT 1 "jump";
L_0x7ffa36e27720 .functor BUFZ 1, L_0x7ffa36e27250, C4<0>, C4<0>, C4<0>;
L_0x7ffa36e27810 .functor OR 1, L_0x7ffa36e27370, L_0x7ffa36e274d0, C4<0>, C4<0>;
L_0x7ffa36e27940 .functor BUFZ 1, L_0x7ffa36e27370, C4<0>, C4<0>, C4<0>;
L_0x7ffa36e279f0 .functor OR 1, L_0x7ffa36e27250, L_0x7ffa36e27370, C4<0>, C4<0>;
L_0x7ffa36e27b20 .functor BUFZ 1, L_0x7ffa36e27370, C4<0>, C4<0>, C4<0>;
L_0x7ffa36e27bc0 .functor BUFZ 1, L_0x7ffa36e274d0, C4<0>, C4<0>, C4<0>;
L_0x7ffa36e27c70 .functor BUFZ 1, L_0x7ffa36e27610, C4<0>, C4<0>, C4<0>;
L_0x7ffa36e27da0 .functor BUFZ 1, L_0x7ffa36e27250, C4<0>, C4<0>, C4<0>;
L_0x7ffa36e27f30 .functor BUFZ 1, L_0x7ffa36e27610, C4<0>, C4<0>, C4<0>;
v0x7ffa36e20ee0_0 .net *"_ivl_0", 31 0, L_0x7ffa36e27120;  1 drivers
L_0x7ffa378630e0 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x7ffa36e20f90_0 .net/2u *"_ivl_12", 5 0, L_0x7ffa378630e0;  1 drivers
L_0x7ffa37863128 .functor BUFT 1, C4<000100>, C4<0>, C4<0>, C4<0>;
v0x7ffa36e21040_0 .net/2u *"_ivl_16", 5 0, L_0x7ffa37863128;  1 drivers
L_0x7ffa37863008 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7ffa36e21100_0 .net *"_ivl_3", 25 0, L_0x7ffa37863008;  1 drivers
v0x7ffa36e211b0_0 .net *"_ivl_37", 0 0, L_0x7ffa36e27da0;  1 drivers
L_0x7ffa37863050 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7ffa36e212a0_0 .net/2u *"_ivl_4", 31 0, L_0x7ffa37863050;  1 drivers
v0x7ffa36e21350_0 .net *"_ivl_42", 0 0, L_0x7ffa36e27f30;  1 drivers
L_0x7ffa37863098 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x7ffa36e21400_0 .net/2u *"_ivl_8", 5 0, L_0x7ffa37863098;  1 drivers
v0x7ffa36e214b0_0 .net "alu_op", 1 0, L_0x7ffa36e27e90;  alias, 1 drivers
v0x7ffa36e215e0_0 .net "alu_src", 0 0, L_0x7ffa36e27810;  alias, 1 drivers
v0x7ffa36e21670_0 .net "beq", 0 0, L_0x7ffa36e27610;  1 drivers
v0x7ffa36e21700_0 .net "branch", 0 0, L_0x7ffa36e27c70;  alias, 1 drivers
v0x7ffa36e21790_0 .net "instr_opcode", 5 0, L_0x7ffa36e27000;  alias, 1 drivers
v0x7ffa36e21820_0 .var "jump", 0 0;
v0x7ffa36e218b0_0 .net "lw", 0 0, L_0x7ffa36e27370;  1 drivers
v0x7ffa36e21950_0 .net "mem_read", 0 0, L_0x7ffa36e27b20;  alias, 1 drivers
v0x7ffa36e219f0_0 .net "mem_to_reg", 0 0, L_0x7ffa36e27940;  alias, 1 drivers
v0x7ffa36e21b90_0 .net "mem_write", 0 0, L_0x7ffa36e27bc0;  alias, 1 drivers
v0x7ffa36e21c30_0 .net "r_format", 0 0, L_0x7ffa36e27250;  1 drivers
v0x7ffa36e21cd0_0 .net "reg_dst", 0 0, L_0x7ffa36e27720;  alias, 1 drivers
v0x7ffa36e21d70_0 .net "reg_write", 0 0, L_0x7ffa36e279f0;  alias, 1 drivers
v0x7ffa36e21e10_0 .net "sw", 0 0, L_0x7ffa36e274d0;  1 drivers
L_0x7ffa36e27120 .concat [ 6 26 0 0], L_0x7ffa36e27000, L_0x7ffa37863008;
L_0x7ffa36e27250 .cmp/eq 32, L_0x7ffa36e27120, L_0x7ffa37863050;
L_0x7ffa36e27370 .cmp/eq 6, L_0x7ffa36e27000, L_0x7ffa37863098;
L_0x7ffa36e274d0 .cmp/eq 6, L_0x7ffa36e27000, L_0x7ffa378630e0;
L_0x7ffa36e27610 .cmp/eq 6, L_0x7ffa36e27000, L_0x7ffa37863128;
L_0x7ffa36e27e90 .concat8 [ 1 1 0 0], L_0x7ffa36e27f30, L_0x7ffa36e27da0;
S_0x7ffa36e21fa0 .scope module, "cpu_pc" "pc" 6 158, 10 1 0, S_0x7ffa36e1fbc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 32 "curr_addr";
v0x7ffa36e22160_0 .net "clk", 0 0, v0x7ffa36e26490_0;  alias, 1 drivers
v0x7ffa36e22210_0 .var "curr_addr", 31 0;
v0x7ffa36e222c0_0 .net "next_addr", 31 0, v0x7ffa36e25a10_0;  1 drivers
v0x7ffa36e22380_0 .net "reset", 0 0, v0x7ffa36e26b90_0;  alias, 1 drivers
E_0x7ffa36e22110 .event posedge, v0x7ffa36e22160_0;
S_0x7ffa36e22480 .scope module, "register" "regfile" 6 69, 11 1 0, S_0x7ffa36e1fbc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
    .port_info 10 /OUTPUT 32 "register_v0";
L_0x7ffa36e28a00 .functor BUFZ 32, L_0x7ffa36e28840, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7ffa36e28cb0 .functor BUFZ 32, L_0x7ffa36e28af0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7ffa36e23140_2 .array/port v0x7ffa36e23140, 2;
L_0x7ffa36e28da0 .functor BUFZ 32, v0x7ffa36e23140_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7ffa36e227f0_0 .net *"_ivl_0", 31 0, L_0x7ffa36e28840;  1 drivers
v0x7ffa36e22890_0 .net *"_ivl_10", 6 0, L_0x7ffa36e28b90;  1 drivers
L_0x7ffa378631b8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7ffa36e22930_0 .net *"_ivl_13", 1 0, L_0x7ffa378631b8;  1 drivers
v0x7ffa36e229e0_0 .net *"_ivl_2", 6 0, L_0x7ffa36e288e0;  1 drivers
L_0x7ffa37863170 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7ffa36e22a90_0 .net *"_ivl_5", 1 0, L_0x7ffa37863170;  1 drivers
v0x7ffa36e22b80_0 .net *"_ivl_8", 31 0, L_0x7ffa36e28af0;  1 drivers
v0x7ffa36e22c30_0 .net "r_clk", 0 0, v0x7ffa36e26490_0;  alias, 1 drivers
v0x7ffa36e22cc0_0 .net "r_clk_enable", 0 0, v0x7ffa36e26520_0;  alias, 1 drivers
v0x7ffa36e22d50_0 .net "read_data1", 31 0, L_0x7ffa36e28a00;  alias, 1 drivers
v0x7ffa36e22e80_0 .net "read_data2", 31 0, L_0x7ffa36e28cb0;  alias, 1 drivers
v0x7ffa36e22f30_0 .net "read_reg1", 4 0, L_0x7ffa36e28150;  alias, 1 drivers
v0x7ffa36e22fe0_0 .net "read_reg2", 4 0, L_0x7ffa36e28230;  alias, 1 drivers
v0x7ffa36e23090_0 .net "register_v0", 31 0, L_0x7ffa36e28da0;  alias, 1 drivers
v0x7ffa36e23140 .array "registers", 0 31, 31 0;
v0x7ffa36e234e0_0 .net "reset", 0 0, v0x7ffa36e26b90_0;  alias, 1 drivers
v0x7ffa36e23590_0 .net "write_control", 0 0, L_0x7ffa36e28790;  alias, 1 drivers
v0x7ffa36e23620_0 .net "write_data", 31 0, L_0x7ffa36e285f0;  alias, 1 drivers
v0x7ffa36e237b0_0 .net "write_reg", 4 0, L_0x7ffa36e284d0;  alias, 1 drivers
L_0x7ffa36e28840 .array/port v0x7ffa36e23140, L_0x7ffa36e288e0;
L_0x7ffa36e288e0 .concat [ 5 2 0 0], L_0x7ffa36e28150, L_0x7ffa37863170;
L_0x7ffa36e28af0 .array/port v0x7ffa36e23140, L_0x7ffa36e28b90;
L_0x7ffa36e28b90 .concat [ 5 2 0 0], L_0x7ffa36e28230, L_0x7ffa378631b8;
    .scope S_0x7ffa36e09620;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ffa36e1f370_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x7ffa36e1f370_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_0.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x7ffa36e1f370_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ffa36e1f420, 0, 4;
    %load/vec4 v0x7ffa36e1f370_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7ffa36e1f370_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
    .thread T_0;
    .scope S_0x7ffa36e09620;
T_1 ;
    %wait E_0x7ffa36e05050;
    %load/vec4 v0x7ffa36e1f220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x7ffa36e1f2c0_0;
    %ix/getv 3, v0x7ffa36e1eff0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ffa36e1f420, 0, 4;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7ffa36e05270;
T_2 ;
    %fork t_1, S_0x7ffa36e1f5b0;
    %jmp t_0;
    .scope S_0x7ffa36e1f5b0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ffa36e1f770_0, 0, 32;
T_2.0 ;
    %load/vec4 v0x7ffa36e1f770_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x7ffa36e1f770_0;
    %store/vec4a v0x7ffa36e1fab0, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x7ffa36e1f770_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x7ffa36e1f770_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 4294967295, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ffa36e1fab0, 4, 0;
    %pushi/vec4 4294967280, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ffa36e1fab0, 4, 0;
    %pushi/vec4 4294967040, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ffa36e1fab0, 4, 0;
    %end;
    .scope S_0x7ffa36e05270;
t_0 %join;
    %end;
    .thread T_2;
    .scope S_0x7ffa36e22480;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ffa36e23140, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ffa36e23140, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ffa36e23140, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ffa36e23140, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ffa36e23140, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ffa36e23140, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ffa36e23140, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ffa36e23140, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ffa36e23140, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ffa36e23140, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ffa36e23140, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ffa36e23140, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ffa36e23140, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ffa36e23140, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ffa36e23140, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ffa36e23140, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ffa36e23140, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ffa36e23140, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ffa36e23140, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ffa36e23140, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ffa36e23140, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ffa36e23140, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ffa36e23140, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ffa36e23140, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ffa36e23140, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ffa36e23140, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ffa36e23140, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ffa36e23140, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ffa36e23140, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ffa36e23140, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ffa36e23140, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ffa36e23140, 4, 0;
    %end;
    .thread T_3;
    .scope S_0x7ffa36e22480;
T_4 ;
    %wait E_0x7ffa36e22110;
    %load/vec4 v0x7ffa36e234e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ffa36e23140, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ffa36e23140, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ffa36e23140, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ffa36e23140, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ffa36e23140, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ffa36e23140, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ffa36e23140, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ffa36e23140, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ffa36e23140, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ffa36e23140, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ffa36e23140, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ffa36e23140, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ffa36e23140, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ffa36e23140, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ffa36e23140, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ffa36e23140, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ffa36e23140, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ffa36e23140, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ffa36e23140, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ffa36e23140, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ffa36e23140, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ffa36e23140, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ffa36e23140, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ffa36e23140, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ffa36e23140, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ffa36e23140, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ffa36e23140, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ffa36e23140, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ffa36e23140, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ffa36e23140, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ffa36e23140, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ffa36e23140, 0, 4;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x7ffa36e22cc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x7ffa36e23590_0;
    %load/vec4 v0x7ffa36e237b0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0x7ffa36e23620_0;
    %load/vec4 v0x7ffa36e237b0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ffa36e23140, 0, 4;
T_4.4 ;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7ffa36e20730;
T_5 ;
    %wait E_0x7ffa36e20940;
    %load/vec4 v0x7ffa36e20ad0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x7ffa36e20970_0, 0, 4;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x7ffa36e20ad0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.2, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x7ffa36e20970_0, 0, 4;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x7ffa36e20ad0_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_5.4, 4;
    %load/vec4 v0x7ffa36e20a30_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_5.10, 6;
    %jmp T_5.11;
T_5.6 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x7ffa36e20970_0, 0, 4;
    %jmp T_5.11;
T_5.7 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x7ffa36e20970_0, 0, 4;
    %jmp T_5.11;
T_5.8 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7ffa36e20970_0, 0, 4;
    %jmp T_5.11;
T_5.9 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x7ffa36e20970_0, 0, 4;
    %jmp T_5.11;
T_5.10 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x7ffa36e20970_0, 0, 4;
    %jmp T_5.11;
T_5.11 ;
    %pop/vec4 1;
T_5.4 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x7ffa36e1ff70;
T_6 ;
    %wait E_0x7ffa36e201e0;
    %load/vec4 v0x7ffa36e20300_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7ffa36e20520_0, 0;
    %jmp T_6.7;
T_6.0 ;
    %load/vec4 v0x7ffa36e203b0_0;
    %load/vec4 v0x7ffa36e20470_0;
    %and;
    %assign/vec4 v0x7ffa36e20520_0, 0;
    %jmp T_6.7;
T_6.1 ;
    %load/vec4 v0x7ffa36e203b0_0;
    %load/vec4 v0x7ffa36e20470_0;
    %or;
    %assign/vec4 v0x7ffa36e20520_0, 0;
    %jmp T_6.7;
T_6.2 ;
    %load/vec4 v0x7ffa36e203b0_0;
    %load/vec4 v0x7ffa36e20470_0;
    %add;
    %assign/vec4 v0x7ffa36e20520_0, 0;
    %jmp T_6.7;
T_6.3 ;
    %load/vec4 v0x7ffa36e203b0_0;
    %load/vec4 v0x7ffa36e20470_0;
    %sub;
    %assign/vec4 v0x7ffa36e20520_0, 0;
    %jmp T_6.7;
T_6.4 ;
    %load/vec4 v0x7ffa36e203b0_0;
    %load/vec4 v0x7ffa36e20470_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_6.8, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.9, 8;
T_6.8 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.9, 8;
 ; End of false expr.
    %blend;
T_6.9;
    %assign/vec4 v0x7ffa36e20520_0, 0;
    %jmp T_6.7;
T_6.5 ;
    %load/vec4 v0x7ffa36e203b0_0;
    %load/vec4 v0x7ffa36e20470_0;
    %or;
    %inv;
    %assign/vec4 v0x7ffa36e20520_0, 0;
    %jmp T_6.7;
T_6.7 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x7ffa36e21fa0;
T_7 ;
    %wait E_0x7ffa36e22110;
    %load/vec4 v0x7ffa36e22380_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x7ffa36e22210_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x7ffa36e222c0_0;
    %assign/vec4 v0x7ffa36e22210_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x7ffa36e1fbc0;
T_8 ;
    %pushi/vec4 20, 0, 32;
T_8.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_8.1, 5;
    %jmp/1 T_8.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x7ffa36e22110;
    %vpi_call/w 6 112 "$display", "offset=%b, aluop1=%b, aluop2-%b, aluout=%b", v0x7ffa36e25ac0_0, v0x7ffa36e24a10_0, v0x7ffa36e24aa0_0, v0x7ffa36e24b30_0 {0 0 0};
    %jmp T_8.0;
T_8.1 ;
    %pop/vec4 1;
    %end;
    .thread T_8;
    .scope S_0x7ffa36e1fbc0;
T_9 ;
    %wait E_0x7ffa36e1ff00;
    %load/vec4 v0x7ffa36e24d40_0;
    %load/vec4 v0x7ffa36e24c90_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x7ffa36e244c0_0;
    %load/vec4 v0x7ffa36e25ac0_0;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x7ffa36e25a10_0, 0, 32;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x7ffa36e256c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x7ffa36e244c0_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x7ffa36e25620_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x7ffa36e25a10_0, 0, 32;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x7ffa36e25760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x7ffa36e25b50_0;
    %store/vec4 v0x7ffa36e25a10_0, 0, 32;
    %jmp T_9.5;
T_9.4 ;
    %load/vec4 v0x7ffa36e244c0_0;
    %store/vec4 v0x7ffa36e25a10_0, 0, 32;
T_9.5 ;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x7ffa36e0b1d0;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffa36e26490_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1000, 0, 32;
T_10.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.1, 5;
    %jmp/1 T_10.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x7ffa36e26490_0;
    %inv;
    %store/vec4 v0x7ffa36e26490_0, 0, 1;
    %delay 1, 0;
    %jmp T_10.0;
T_10.1 ;
    %pop/vec4 1;
    %end;
    .thread T_10;
    .scope S_0x7ffa36e0b1d0;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ffa36e26b90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ffa36e26520_0, 0, 1;
    %wait E_0x7ffa36e22110;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffa36e26b90_0, 0, 1;
    %wait E_0x7ffa36e22110;
    %delay 1, 0;
    %pushi/vec4 2349268992, 0, 32;
    %store/vec4 v0x7ffa36e26a30_0, 0, 32;
    %pushi/vec4 14, 0, 32;
    %store/vec4 v0x7ffa36e26710_0, 0, 32;
    %wait E_0x7ffa36e22110;
    %delay 1, 0;
    %pushi/vec4 2348941312, 0, 32;
    %store/vec4 v0x7ffa36e26a30_0, 0, 32;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0x7ffa36e26710_0, 0, 32;
    %wait E_0x7ffa36e22110;
    %delay 1, 0;
    %pushi/vec4 2890334308, 0, 32;
    %store/vec4 v0x7ffa36e26a30_0, 0, 32;
    %wait E_0x7ffa36e22110;
    %delay 1, 0;
    %vpi_call/w 5 64 "$display", v0x7ffa36e26ac0_0 {0 0 0};
    %load/vec4 v0x7ffa36e267a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %jmp T_11.1;
T_11.0 ;
    %vpi_call/w 5 66 "$fatal", 32'sb00000000000000000000000000000001, "write signal not active, when it should be" {0 0 0};
T_11.1 ;
    %load/vec4 v0x7ffa36e26640_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %jmp T_11.3;
T_11.2 ;
    %vpi_call/w 5 67 "$fatal", 32'sb00000000000000000000000000000001, "read signal active when it should'nt be" {0 0 0};
T_11.3 ;
    %load/vec4 v0x7ffa36e265b0_0;
    %cmpi/e 110, 0, 32;
    %jmp/0xz  T_11.4, 4;
    %jmp T_11.5;
T_11.4 ;
    %vpi_call/w 5 68 "$fatal", 32'sb00000000000000000000000000000001, "expected addres to be written to to be=110, got =%d", v0x7ffa36e265b0_0 {0 0 0};
T_11.5 ;
    %load/vec4 v0x7ffa36e26850_0;
    %cmpi/e 14, 0, 32;
    %jmp/0xz  T_11.6, 4;
    %jmp T_11.7;
T_11.6 ;
    %vpi_call/w 5 69 "$fatal", 32'sb00000000000000000000000000000001, "expected data being written to be=14, got =%d", v0x7ffa36e26850_0 {0 0 0};
T_11.7 ;
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "-";
    "rtl/mips_cpu/data_ram.v";
    "rtl/mips_cpu/instruction_ram.v";
    "test/tb/sw_1_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/alu.v";
    "rtl/mips_cpu/alu_control.v";
    "rtl/mips_cpu/control.v";
    "rtl/mips_cpu/pc.v";
    "rtl/mips_cpu/regfile.v";
