
synthesis -f "decod_mem_impl1_lattice.synproj"
synthesis:  version Diamond (64-bit) 3.14.0.75.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.
Mon Jun 23 21:34:19 2025


Command Line:  synthesis -f decod_mem_impl1_lattice.synproj -gui 

    <postMsg mid="35002000" type="Info"    dynamic="0" navigation="0"  />
Synthesis options:
The -a option is ECP5U.
The -s option is 6.
The -t option is CABGA256.
The -d option is LFE5U-45F.
Using package CABGA256.
Using performance grade 6.
                                                          

##########################################################

### Lattice Family : ECP5U

### Device  : LFE5U-45F

### Package : CABGA256

### Speed   : 6

##########################################################

                                                          

    <postMsg mid="35001781" type="Info"    dynamic="0" navigation="0"  />
Optimization goal = Timing
Top-level module name = mem_128B.
Target frequency = 200.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = Auto
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
force_gsr = auto
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/lscc/diamond/3.14/ispfpga/sa5p00/data (searchpath added)
-p D:/RTL_FPGA/SD3_files/VHDL/decod_mem/impl1 (searchpath added)
-p D:/RTL_FPGA/SD3_files/VHDL/decod_mem (searchpath added)
VHDL library = work
VHDL design file = D:/RTL_FPGA/SD3_files/VHDL/decod_mem/decod_mem.vhd
NGD file = decod_mem_impl1.ngd
-sdc option: SDC file input not used.
-lpf option: Output file option is ON.
Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Technology check ok...

Analyzing Verilog file C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v. VERI-1482
Compile design.
Compile Design Begin
    <postMsg mid="35921504" type="Info"    dynamic="2" navigation="0" arg0="" arg1="D:/RTL_FPGA/SD3_files/VHDL/decod_mem/impl1"  />
Analyzing VHDL file d:/rtl_fpga/sd3_files/vhdl/decod_mem/decod_mem.vhd. VHDL-1481
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="d:/rtl_fpga/sd3_files/vhdl/decod_mem/decod_mem.vhd(5): " arg1="mem_128b" arg2="d:/rtl_fpga/sd3_files/vhdl/decod_mem/decod_mem.vhd" arg3="5"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="d:/rtl_fpga/sd3_files/vhdl/decod_mem/decod_mem.vhd(17): " arg1="behavioral" arg2="d:/rtl_fpga/sd3_files/vhdl/decod_mem/decod_mem.vhd" arg3="17"  />
unit mem_128B is not yet analyzed. VHDL-1485
unit mem_128B is not yet analyzed. VHDL-1485
d:/rtl_fpga/sd3_files/vhdl/decod_mem/decod_mem.vhd(5): executing mem_128B(behavioral)

    <postMsg mid="35921205" type="Warning" dynamic="3" navigation="2" arg0="d:/rtl_fpga/sd3_files/vhdl/decod_mem/decod_mem.vhd(15): " arg1="mem_128B" arg2="behavioral" arg3="d:/rtl_fpga/sd3_files/vhdl/decod_mem/decod_mem.vhd" arg4="15"  />
Top module name (VHDL): mem_128B
Last elaborated design is mem_128B(behavioral)
Loading NGL library 'C:/lscc/diamond/3.14/ispfpga/sa5p00/data/sa5plib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.14/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.14/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.14/ispfpga/or5g00/data/orc5glib.ngl'...
Loading device for application map from file 'sa5p45.nph' in environment: C:/lscc/diamond/3.14/ispfpga.
Package Status:                     Final          Version 1.50.
Top-level module name = mem_128B.



######## Found 8 RTL RAMs in the design.
######## Mapping RTL RAM RAM_9 to 2 Distributed blocks in SINGLE_PORT Mode

######## Mapping RTL RAM RAM_8 to 2 Distributed blocks in SINGLE_PORT Mode

######## Mapping RTL RAM RAM_10 to 2 Distributed blocks in SINGLE_PORT Mode

######## Mapping RTL RAM RAM_11 to 2 Distributed blocks in SINGLE_PORT Mode

######## Mapping RTL RAM RAM_12 to 2 Distributed blocks in SINGLE_PORT Mode

######## Mapping RTL RAM RAM_13 to 2 Distributed blocks in SINGLE_PORT Mode

######## Mapping RTL RAM RAM_14 to 2 Distributed blocks in SINGLE_PORT Mode

######## Mapping RTL RAM RAM_15 to 2 Distributed blocks in SINGLE_PORT Mode

GSR will not be inferred because no asynchronous signal was found in the netlist.
Applying 200.000000 MHz constraint to all clocks

    <postMsg mid="35001611" type="Warning" dynamic="0" navigation="0"  />
Results of NGD DRC are available in mem_128B_drc.log.
Loading NGL library 'C:/lscc/diamond/3.14/ispfpga/sa5p00/data/sa5plib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.14/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.14/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.14/ispfpga/or5g00/data/orc5glib.ngl'...


Running DRC...

    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="GND_net" arg2="GND_net"  />
    <postMsg mid="1163101" type="Warning" dynamic="1" navigation="0" arg0="1"  />

Design Results:
    126 blocks expanded
completed the first expansion
All blocks are expanded and NGD expansion is successful.
Writing NGD file decod_mem_impl1.ngd.

################### Begin Area Report (mem_128B)######################
Number of register bits => 8 of 44439 (0 % )
FD1P3AX => 6
FD1P3IX => 2
GSR => 1
IB => 17
LUT4 => 57
OB => 8
PFUMX => 16
SPR16X4C => 16
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : clk_c, loads : 24
Clock Enable Nets
Number of Clock Enables: 1
Top 1 highest fanout Clock Enables:
  Net : clk_c_enable_8, loads : 8
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : A_c_4, loads : 32
  Net : A_c_3, loads : 28
  Net : A_c_6, loads : 19
  Net : A_c_2, loads : 18
  Net : A_c_1, loads : 18
  Net : A_c_0, loads : 18
  Net : n1291, loads : 17
  Net : n1360, loads : 15
  Net : A_c_5, loads : 11
  Net : we_c, loads : 10
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets clk_c]                   |            -|            -|     0  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 108.367  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 0.766  secs
--------------------------------------------------------------
