// Seed: 2580668627
`timescale 1ps / 1ps
module module_0 (
    input logic id_0,
    input logic id_1,
    output id_2,
    output logic id_3,
    output logic id_4
);
  assign id_3 = id_0;
  logic id_5 = id_1;
endmodule
