FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 17.4-2019 S039 (4153571) 11/4/2023}
"PAGE_NUMBER" = 4;
0"NC";
1"SA_RESET";
2"GNDD";
3"SA_RESET";
4"VDD33_SA";
5"SA_XO";
6"GNDD";
7"SA_XI";
8"GNDD";
9"GNDD";
10"GNDD";
11"SA_XI";
12"SA_XO";
%"X322512MSB4SI"
"1","(-3650,5050)","0","oscillator","I1";
;
CDS_LIB"oscillator"
PIN_NAMES_ROTATE"True"
PIN_TEXT_VISIBLE"False"
PIN_NUMBERS_VISIBLE"True"
ORIGIN"Altium"
APPLICATION_BUILDNUMBER"*"
PROJECTNAME"*"
IMAGEPATH"*"
RULE"*"
SHEETTOTAL"*"
SHEETNUMBER"*"
REVISION"*"
DOCUMENTNUMBER"*"
TITLE"*"
ADDRESS4"*"
ADDRESS3"*"
ADDRESS2"*"
ADDRESS1"*"
ORGANIZATION"*"
ENGINEER"*"
DRAWNBY"*"
COMPANYNAME"*"
AUTHOR"*"
CHECKEDBY"*"
APPROVEDBY"*"
MODIFIEDDATE"*"
DOCUMENTNAME"*"
DOCUMENTFULLPATHANDNAME"*"
DATE"*"
TIME"*"
CURRENTDATE"*"
CURRENTTIME"*"
SYMBOL"X322512MSB4SI"
CDS_LMAN_SYM_OUTLINE"-100,100,100,-100"
LOCATION"12MHZ";
"GND1"9;
"GND"10;
"OSC1"11;
"OSC2"12;
%"C0603"
"1","(-3650,4700)","0","capacitor","I2";
;
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
FOOTPRINT"c0603"
CDS_LIB"capacitor"
LOCATION"C401"
VALUE"30PF";
"2"7;
"1"8;
%"C0603"
"1","(-3650,4350)","0","capacitor","I3";
;
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
FOOTPRINT"c0603"
CDS_LIB"capacitor"
VALUE"30PF"
LOCATION"C402";
"2"5;
"1"6;
%"RES0603"
"1","(-1400,5100)","0","resistor","I4";
;
FOOTPRINT"r0603"
CDS_LMAN_SYM_OUTLINE"-50,25,50,-25"
CDS_LIB"resistor"
LOCATION"R501"
VALUE"10K";
"1"3;
"2"4;
%"C0603"
"1","(-1400,4850)","0","capacitor","I5";
;
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
FOOTPRINT"c0603"
CDS_LIB"capacitor"
LOCATION"C501"
VALUE"10UF";
"2"1;
"1"2;
END.
