/* SPDX-License-Identifier: GPL-2.0 */
/*
 * Copyright (c) 2020 MediaTek Inc.
 */
/*[File]            : wf_wfdma_mcu_dma1.h
 *[Revision time]   : Mon Apr 15 14:14:50 2019
 *[Description]     : This file is auto generated by CODA
 *[Copyright]       : Copyright (C) 2019 Mediatek Incorportion.
 *                    All rights reserved.
 */

#ifndef __WF_WFDMA_MCU_DMA1_REGS_H__
#define __WF_WFDMA_MCU_DMA1_REGS_H__

#ifdef __cplusplus
extern "C" {
#endif


/****************************************************************************
 *
 *                     WF_WFDMA_HOST_DMA0 CR Definitions
 *
 ****************************************************************************
 */

#define WF_WFDMA_MCU_DMA1_BASE                                 0x55000000

#define WF_WFDMA_MCU_DMA1_WPDMA_TX_RING0_CTRL0_ADDR \
	(WF_WFDMA_MCU_DMA1_BASE + 0x300)
#define WF_WFDMA_MCU_DMA1_WPDMA_TX_RING1_CTRL0_ADDR \
	(WF_WFDMA_MCU_DMA1_BASE + 0x310)
#define WF_WFDMA_MCU_DMA1_WPDMA_RX_RING0_CTRL0_ADDR \
	(WF_WFDMA_MCU_DMA1_BASE + 0x500)
#define WF_WFDMA_MCU_DMA1_WPDMA_RX_RING1_CTRL0_ADDR \
	(WF_WFDMA_MCU_DMA1_BASE + 0x510)
#define WF_WFDMA_MCU_DMA1_WPDMA_RX_RING2_CTRL0_ADDR \
	(WF_WFDMA_MCU_DMA1_BASE + 0x520)

#ifdef __cplusplus
}
#endif

#endif /* __WF_WFDMA_MCU_DMA1_REGS_H__ */
