<strong>vhdl-make-target</strong> is a variable defined in `<code>vhdl-mode.el</code>'.<br/>
Its value is "all"<br/>
<br/>
Documentation:<br/>
Default target for `vhdl-make' command.