Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Sat Mar 20 21:21:13 2021
| Host         : Artak-New running 64-bit major release  (build 9200)
| Command      : report_bus_skew -warn_on_violation -file Mars_AX3_PM3_bus_skew_routed.rpt -pb Mars_AX3_PM3_bus_skew_routed.pb -rpx Mars_AX3_PM3_bus_skew_routed.rpx
| Design       : Mars_AX3_PM3
| Device       : 7a100t-csg324
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------

Bus Skew Report

Table of Contents
-----------------
1. Bus Skew Report Summary
2. Bus Skew Report Per Constraint

1. Bus Skew Report Summary
--------------------------

Id  Position  From                            To                              Corner  Requirement(ns)  Actual(ns)  Slack(ns)
--  --------  ------------------------------  ------------------------------  ------  ---------------  ----------  ---------
1   122       [get_cells [list {Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow             10.000       0.869      9.131
2   124       [get_cells [list {Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow             10.000       0.770      9.230
3   126       [get_cells [list {Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow             10.000       0.685      9.315
4   128       [get_cells [list {Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow             10.000       0.840      9.160
5   130       [get_cells [list {Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow             10.000       0.717      9.283
6   132       [get_cells [list {Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow             10.000       0.888      9.112
7   134       [get_cells [list {Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow             10.000       0.753      9.247
8   136       [get_cells [list {Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow             10.000       0.838      9.162
9   138       [get_cells [list {Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow             10.000       0.780      9.220
10  140       [get_cells [list {Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow             10.000       0.872      9.128


2. Bus Skew Report Per Constraint
---------------------------------

Id: 1
set_bus_skew -from [get_cells [list {Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 10.000
Requirement: 10.000ns
Endpoints: 4

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
Clk100                clk_pll_i             Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                                                                            Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                                                                                                            Slow         0.869      9.131


Slack (MET) :             9.131ns  (requirement - actual skew)
  Endpoint Source:        Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Clk100)
  Endpoint Destination:   Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i)
  Reference Source:       Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Clk100)
  Reference Destination:  Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            10.000ns
  Endpoint Relative Delay:    1.121ns
  Reference Relative Delay:   0.128ns
  Relative CRPR:              0.323ns
  Uncertainty:                0.200ns
  Actual Bus Skew:            0.869ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk100 rise edge)     0.000     0.000 r  
    P17                                               0.000     0.000 r  Clk50_DDR (IN)
                         net (fo=0)                   0.000     0.000    Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    P17                  IBUF (Prop_ibuf_I_O)         0.905     0.905 r  Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.177     2.082    Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.159 r  Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.082     3.241    Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.106     3.347 r  Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.718     4.065    Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.910     1.155 r  Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.441     2.596    Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/mmcm_clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.677 r  Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.u_bufg_ui_addn_clk_1/O
                         net (fo=11351, routed)       1.562     4.239    Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X77Y161        FDRE                                         r  Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y161        FDRE (Prop_fdre_C_Q)         0.348     4.587 r  Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.372     4.959    Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X75Y161        FDRE                                         r  Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  Clk50_DDR (IN)
                         net (fo=0)                   0.000     0.000    Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    P17                  IBUF (Prop_ibuf_I_O)         0.774     0.774 r  Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.111     1.885    Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073     1.958 r  Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.950     2.908    Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.069     2.977 r  Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.679     3.656    Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.735     0.921 r  Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.374     2.294    Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     2.371 r  Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7478, routed)        1.445     3.816    Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X75Y161        FDRE                                         r  Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                         clock pessimism              0.234     4.050    
    SLICE_X75Y161        FDRE (Setup_fdre_C_D)       -0.212     3.838    Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         data arrival                           4.959    
                         clock arrival                          3.838    
  -------------------------------------------------------------------
                         relative delay                         1.121    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk100 rise edge)     0.000     0.000 r  
    P17                                               0.000     0.000 r  Clk50_DDR (IN)
                         net (fo=0)                   0.000     0.000    Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    P17                  IBUF (Prop_ibuf_I_O)         0.774     0.774 r  Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.111     1.885    Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073     1.958 r  Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.950     2.908    Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.069     2.977 r  Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.679     3.656    Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.735     0.921 r  Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.374     2.294    Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/mmcm_clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     2.371 r  Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.u_bufg_ui_addn_clk_1/O
                         net (fo=11351, routed)       1.447     3.818    Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X75Y159        FDRE                                         r  Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y159        FDRE (Prop_fdre_C_Q)         0.304     4.122 r  Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.200     4.322    Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X76Y159        FDRE                                         r  Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  Clk50_DDR (IN)
                         net (fo=0)                   0.000     0.000    Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    P17                  IBUF (Prop_ibuf_I_O)         0.905     0.905 r  Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.177     2.082    Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.159 r  Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.082     3.241    Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.106     3.347 r  Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.718     4.065    Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.910     1.155 r  Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.441     2.596    Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     2.677 r  Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7478, routed)        1.564     4.241    Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X76Y159        FDRE                                         r  Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                         clock pessimism             -0.234     4.007    
    SLICE_X76Y159        FDRE (Hold_fdre_C_D)         0.187     4.194    Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         data arrival                           4.322    
                         clock arrival                          4.194    
  -------------------------------------------------------------------
                         relative delay                         0.128    



Id: 2
set_bus_skew -from [get_cells [list {Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 10.000
Requirement: 10.000ns
Endpoints: 4

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
Clk100                clk_pll_i             Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                                                                            Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                                                                                                            Slow         0.770      9.230


Slack (MET) :             9.230ns  (requirement - actual skew)
  Endpoint Source:        Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Clk100)
  Endpoint Destination:   Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i)
  Reference Source:       Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Clk100)
  Reference Destination:  Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            10.000ns
  Endpoint Relative Delay:    1.249ns
  Reference Relative Delay:   0.329ns
  Relative CRPR:              0.350ns
  Uncertainty:                0.200ns
  Actual Bus Skew:            0.770ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk100 rise edge)     0.000     0.000 r  
    P17                                               0.000     0.000 r  Clk50_DDR (IN)
                         net (fo=0)                   0.000     0.000    Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    P17                  IBUF (Prop_ibuf_I_O)         0.905     0.905 r  Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.177     2.082    Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.159 r  Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.082     3.241    Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.106     3.347 r  Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.718     4.065    Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.910     1.155 r  Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.441     2.596    Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/mmcm_clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.677 r  Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.u_bufg_ui_addn_clk_1/O
                         net (fo=11351, routed)       1.510     4.187    Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X54Y163        FDRE                                         r  Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y163        FDRE (Prop_fdre_C_Q)         0.398     4.585 r  Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.461     5.046    Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X55Y162        FDRE                                         r  Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  Clk50_DDR (IN)
                         net (fo=0)                   0.000     0.000    Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    P17                  IBUF (Prop_ibuf_I_O)         0.774     0.774 r  Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.111     1.885    Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073     1.958 r  Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.950     2.908    Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.069     2.977 r  Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.679     3.656    Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.735     0.921 r  Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.374     2.294    Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     2.371 r  Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7478, routed)        1.394     3.765    Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X55Y162        FDRE                                         r  Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                         clock pessimism              0.234     3.999    
    SLICE_X55Y162        FDRE (Setup_fdre_C_D)       -0.202     3.797    Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         data arrival                           5.046    
                         clock arrival                          3.797    
  -------------------------------------------------------------------
                         relative delay                         1.249    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk100 rise edge)     0.000     0.000 r  
    P17                                               0.000     0.000 r  Clk50_DDR (IN)
                         net (fo=0)                   0.000     0.000    Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    P17                  IBUF (Prop_ibuf_I_O)         0.774     0.774 r  Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.111     1.885    Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073     1.958 r  Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.950     2.908    Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.069     2.977 r  Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.679     3.656    Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.735     0.921 r  Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.374     2.294    Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/mmcm_clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     2.371 r  Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.u_bufg_ui_addn_clk_1/O
                         net (fo=11351, routed)       1.393     3.764    Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X54Y163        FDRE                                         r  Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y163        FDRE (Prop_fdre_C_Q)         0.347     4.111 r  Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.306     4.418    Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X55Y163        FDRE                                         r  Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  Clk50_DDR (IN)
                         net (fo=0)                   0.000     0.000    Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    P17                  IBUF (Prop_ibuf_I_O)         0.905     0.905 r  Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.177     2.082    Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.159 r  Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.082     3.241    Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.106     3.347 r  Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.718     4.065    Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.910     1.155 r  Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.441     2.596    Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     2.677 r  Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7478, routed)        1.510     4.187    Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X55Y163        FDRE                                         r  Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                         clock pessimism             -0.234     3.953    
    SLICE_X55Y163        FDRE (Hold_fdre_C_D)         0.136     4.089    Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         data arrival                           4.418    
                         clock arrival                          4.089    
  -------------------------------------------------------------------
                         relative delay                         0.329    



Id: 3
set_bus_skew -from [get_cells [list {Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 10.000
Requirement: 10.000ns
Endpoints: 4

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pll_i             Clk100                Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                                                                            Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                                                                                                            Slow         0.685      9.315


Slack (MET) :             9.315ns  (requirement - actual skew)
  Endpoint Source:        Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i)
  Endpoint Destination:   Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by Clk100)
  Reference Source:       Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i)
  Reference Destination:  Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by Clk100)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            10.000ns
  Endpoint Relative Delay:    1.064ns
  Reference Relative Delay:   0.256ns
  Relative CRPR:              0.323ns
  Uncertainty:                0.200ns
  Actual Bus Skew:            0.685ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  Clk50_DDR (IN)
                         net (fo=0)                   0.000     0.000    Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    P17                  IBUF (Prop_ibuf_I_O)         0.905     0.905 r  Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.177     2.082    Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.159 r  Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.082     3.241    Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.106     3.347 r  Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.718     4.065    Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.910     1.155 r  Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.441     2.596    Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     2.677 r  Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7478, routed)        1.508     4.185    Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X55Y164        FDRE                                         r  Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y164        FDRE (Prop_fdre_C_Q)         0.379     4.564 r  Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.467     5.030    Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X54Y164        FDRE                                         r  Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk100 rise edge)     0.000     0.000 r  
    P17                                               0.000     0.000 r  Clk50_DDR (IN)
                         net (fo=0)                   0.000     0.000    Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    P17                  IBUF (Prop_ibuf_I_O)         0.774     0.774 r  Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.111     1.885    Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073     1.958 r  Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.950     2.908    Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.069     2.977 r  Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.679     3.656    Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.735     0.921 r  Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.374     2.294    Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/mmcm_clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     2.371 r  Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.u_bufg_ui_addn_clk_1/O
                         net (fo=11351, routed)       1.392     3.763    Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X54Y164        FDRE                                         r  Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                         clock pessimism              0.234     3.997    
    SLICE_X54Y164        FDRE (Setup_fdre_C_D)       -0.031     3.966    Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         data arrival                           5.030    
                         clock arrival                          3.966    
  -------------------------------------------------------------------
                         relative delay                         1.064    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  Clk50_DDR (IN)
                         net (fo=0)                   0.000     0.000    Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    P17                  IBUF (Prop_ibuf_I_O)         0.774     0.774 r  Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.111     1.885    Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073     1.958 r  Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.950     2.908    Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.069     2.977 r  Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.679     3.656    Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.735     0.921 r  Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.374     2.294    Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     2.371 r  Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7478, routed)        1.394     3.765    Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X53Y162        FDRE                                         r  Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y162        FDRE (Prop_fdre_C_Q)         0.304     4.069 r  Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.277     4.347    Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X53Y163        FDRE                                         r  Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk100 rise edge)     0.000     0.000 r  
    P17                                               0.000     0.000 r  Clk50_DDR (IN)
                         net (fo=0)                   0.000     0.000    Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    P17                  IBUF (Prop_ibuf_I_O)         0.905     0.905 r  Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.177     2.082    Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.159 r  Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.082     3.241    Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.106     3.347 r  Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.718     4.065    Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.910     1.155 r  Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.441     2.596    Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/mmcm_clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.677 r  Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.u_bufg_ui_addn_clk_1/O
                         net (fo=11351, routed)       1.510     4.187    Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X53Y163        FDRE                                         r  Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                         clock pessimism             -0.234     3.953    
    SLICE_X53Y163        FDRE (Hold_fdre_C_D)         0.138     4.091    Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         data arrival                           4.347    
                         clock arrival                          4.091    
  -------------------------------------------------------------------
                         relative delay                         0.256    



Id: 4
set_bus_skew -from [get_cells [list {Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 10.000
Requirement: 10.000ns
Endpoints: 4

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
Clk100                clk_pll_i             Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                                                                            Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                                                                                                            Slow         0.840      9.160


Slack (MET) :             9.160ns  (requirement - actual skew)
  Endpoint Source:        Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Clk100)
  Endpoint Destination:   Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i)
  Reference Source:       Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk100)
  Reference Destination:  Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            10.000ns
  Endpoint Relative Delay:    1.223ns
  Reference Relative Delay:   0.260ns
  Relative CRPR:              0.323ns
  Uncertainty:                0.200ns
  Actual Bus Skew:            0.840ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk100 rise edge)     0.000     0.000 r  
    P17                                               0.000     0.000 r  Clk50_DDR (IN)
                         net (fo=0)                   0.000     0.000    Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    P17                  IBUF (Prop_ibuf_I_O)         0.905     0.905 r  Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.177     2.082    Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.159 r  Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.082     3.241    Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.106     3.347 r  Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.718     4.065    Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.910     1.155 r  Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.441     2.596    Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/mmcm_clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.677 r  Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.u_bufg_ui_addn_clk_1/O
                         net (fo=11351, routed)       1.524     4.201    Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X38Y160        FDRE                                         r  Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y160        FDRE (Prop_fdre_C_Q)         0.433     4.634 r  Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.522     5.156    Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X40Y161        FDRE                                         r  Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  Clk50_DDR (IN)
                         net (fo=0)                   0.000     0.000    Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    P17                  IBUF (Prop_ibuf_I_O)         0.774     0.774 r  Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.111     1.885    Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073     1.958 r  Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.950     2.908    Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.069     2.977 r  Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.679     3.656    Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.735     0.921 r  Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.374     2.294    Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     2.371 r  Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7478, routed)        1.406     3.777    Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X40Y161        FDRE                                         r  Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                         clock pessimism              0.234     4.011    
    SLICE_X40Y161        FDRE (Setup_fdre_C_D)       -0.079     3.932    Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         data arrival                           5.156    
                         clock arrival                          3.932    
  -------------------------------------------------------------------
                         relative delay                         1.223    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk100 rise edge)     0.000     0.000 r  
    P17                                               0.000     0.000 r  Clk50_DDR (IN)
                         net (fo=0)                   0.000     0.000    Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    P17                  IBUF (Prop_ibuf_I_O)         0.774     0.774 r  Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.111     1.885    Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073     1.958 r  Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.950     2.908    Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.069     2.977 r  Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.679     3.656    Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.735     0.921 r  Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.374     2.294    Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/mmcm_clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     2.371 r  Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.u_bufg_ui_addn_clk_1/O
                         net (fo=11351, routed)       1.406     3.777    Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X38Y162        FDRE                                         r  Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y162        FDRE (Prop_fdre_C_Q)         0.347     4.124 r  Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.290     4.415    Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X38Y161        FDRE                                         r  Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  Clk50_DDR (IN)
                         net (fo=0)                   0.000     0.000    Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    P17                  IBUF (Prop_ibuf_I_O)         0.905     0.905 r  Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.177     2.082    Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.159 r  Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.082     3.241    Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.106     3.347 r  Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.718     4.065    Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.910     1.155 r  Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.441     2.596    Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     2.677 r  Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7478, routed)        1.523     4.200    Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X38Y161        FDRE                                         r  Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                         clock pessimism             -0.234     3.966    
    SLICE_X38Y161        FDRE (Hold_fdre_C_D)         0.189     4.155    Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         data arrival                           4.415    
                         clock arrival                          4.155    
  -------------------------------------------------------------------
                         relative delay                         0.260    



Id: 5
set_bus_skew -from [get_cells [list {Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 10.000
Requirement: 10.000ns
Endpoints: 4

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pll_i             Clk100                Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                                                                            Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                                                                                                            Slow         0.717      9.283


Slack (MET) :             9.283ns  (requirement - actual skew)
  Endpoint Source:        Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i)
  Endpoint Destination:   Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by Clk100)
  Reference Source:       Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i)
  Reference Destination:  Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by Clk100)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            10.000ns
  Endpoint Relative Delay:    1.092ns
  Reference Relative Delay:   0.246ns
  Relative CRPR:              0.329ns
  Uncertainty:                0.200ns
  Actual Bus Skew:            0.717ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  Clk50_DDR (IN)
                         net (fo=0)                   0.000     0.000    Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    P17                  IBUF (Prop_ibuf_I_O)         0.905     0.905 r  Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.177     2.082    Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.159 r  Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.082     3.241    Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.106     3.347 r  Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.718     4.065    Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.910     1.155 r  Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.441     2.596    Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     2.677 r  Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7478, routed)        1.523     4.200    Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X39Y161        FDRE                                         r  Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y161        FDRE (Prop_fdre_C_Q)         0.348     4.548 r  Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.346     4.893    Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X39Y162        FDRE                                         r  Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk100 rise edge)     0.000     0.000 r  
    P17                                               0.000     0.000 r  Clk50_DDR (IN)
                         net (fo=0)                   0.000     0.000    Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    P17                  IBUF (Prop_ibuf_I_O)         0.774     0.774 r  Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.111     1.885    Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073     1.958 r  Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.950     2.908    Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.069     2.977 r  Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.679     3.656    Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.735     0.921 r  Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.374     2.294    Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/mmcm_clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     2.371 r  Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.u_bufg_ui_addn_clk_1/O
                         net (fo=11351, routed)       1.406     3.777    Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X39Y162        FDRE                                         r  Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                         clock pessimism              0.234     4.011    
    SLICE_X39Y162        FDRE (Setup_fdre_C_D)       -0.210     3.801    Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         data arrival                           4.893    
                         clock arrival                          3.801    
  -------------------------------------------------------------------
                         relative delay                         1.092    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  Clk50_DDR (IN)
                         net (fo=0)                   0.000     0.000    Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    P17                  IBUF (Prop_ibuf_I_O)         0.774     0.774 r  Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.111     1.885    Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073     1.958 r  Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.950     2.908    Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.069     2.977 r  Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.679     3.656    Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.735     0.921 r  Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.374     2.294    Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     2.371 r  Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7478, routed)        1.406     3.777    Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X38Y161        FDRE                                         r  Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y161        FDRE (Prop_fdre_C_Q)         0.319     4.096 r  Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.200     4.297    Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X38Y162        FDRE                                         r  Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk100 rise edge)     0.000     0.000 r  
    P17                                               0.000     0.000 r  Clk50_DDR (IN)
                         net (fo=0)                   0.000     0.000    Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    P17                  IBUF (Prop_ibuf_I_O)         0.905     0.905 r  Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.177     2.082    Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.159 r  Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.082     3.241    Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.106     3.347 r  Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.718     4.065    Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.910     1.155 r  Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.441     2.596    Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/mmcm_clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.677 r  Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.u_bufg_ui_addn_clk_1/O
                         net (fo=11351, routed)       1.523     4.200    Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X38Y162        FDRE                                         r  Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                         clock pessimism             -0.234     3.966    
    SLICE_X38Y162        FDRE (Hold_fdre_C_D)         0.085     4.051    Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         data arrival                           4.297    
                         clock arrival                          4.051    
  -------------------------------------------------------------------
                         relative delay                         0.246    



Id: 6
set_bus_skew -from [get_cells [list {Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 10.000
Requirement: 10.000ns
Endpoints: 4

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pll_i             Clk100                Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                                                                            Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                                                                                                            Slow         0.888      9.112


Slack (MET) :             9.112ns  (requirement - actual skew)
  Endpoint Source:        Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i)
  Endpoint Destination:   Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by Clk100)
  Reference Source:       Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i)
  Reference Destination:  Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by Clk100)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            10.000ns
  Endpoint Relative Delay:    1.209ns
  Reference Relative Delay:   0.170ns
  Relative CRPR:              0.351ns
  Uncertainty:                0.200ns
  Actual Bus Skew:            0.888ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  Clk50_DDR (IN)
                         net (fo=0)                   0.000     0.000    Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    P17                  IBUF (Prop_ibuf_I_O)         0.905     0.905 r  Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.177     2.082    Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.159 r  Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.082     3.241    Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.106     3.347 r  Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.718     4.065    Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.910     1.155 r  Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.441     2.596    Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     2.677 r  Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7478, routed)        1.512     4.189    Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X61Y164        FDRE                                         r  Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y164        FDRE (Prop_fdre_C_Q)         0.348     4.537 r  Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.507     5.044    Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X60Y164        FDRE                                         r  Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk100 rise edge)     0.000     0.000 r  
    P17                                               0.000     0.000 r  Clk50_DDR (IN)
                         net (fo=0)                   0.000     0.000    Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    P17                  IBUF (Prop_ibuf_I_O)         0.774     0.774 r  Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.111     1.885    Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073     1.958 r  Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.950     2.908    Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.069     2.977 r  Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.679     3.656    Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.735     0.921 r  Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.374     2.294    Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/mmcm_clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     2.371 r  Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.u_bufg_ui_addn_clk_1/O
                         net (fo=11351, routed)       1.395     3.766    Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X60Y164        FDRE                                         r  Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                         clock pessimism              0.234     4.000    
    SLICE_X60Y164        FDRE (Setup_fdre_C_D)       -0.166     3.834    Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         data arrival                           5.044    
                         clock arrival                          3.834    
  -------------------------------------------------------------------
                         relative delay                         1.209    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  Clk50_DDR (IN)
                         net (fo=0)                   0.000     0.000    Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    P17                  IBUF (Prop_ibuf_I_O)         0.774     0.774 r  Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.111     1.885    Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073     1.958 r  Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.950     2.908    Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.069     2.977 r  Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.679     3.656    Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.735     0.921 r  Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.374     2.294    Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     2.371 r  Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7478, routed)        1.395     3.766    Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X61Y164        FDRE                                         r  Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y164        FDRE (Prop_fdre_C_Q)         0.304     4.070 r  Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.191     4.261    Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X59Y164        FDRE                                         r  Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk100 rise edge)     0.000     0.000 r  
    P17                                               0.000     0.000 r  Clk50_DDR (IN)
                         net (fo=0)                   0.000     0.000    Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    P17                  IBUF (Prop_ibuf_I_O)         0.905     0.905 r  Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.177     2.082    Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.159 r  Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.082     3.241    Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.106     3.347 r  Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.718     4.065    Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.910     1.155 r  Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.441     2.596    Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/mmcm_clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.677 r  Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.u_bufg_ui_addn_clk_1/O
                         net (fo=11351, routed)       1.512     4.189    Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X59Y164        FDRE                                         r  Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                         clock pessimism             -0.234     3.955    
    SLICE_X59Y164        FDRE (Hold_fdre_C_D)         0.136     4.091    Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         data arrival                           4.261    
                         clock arrival                          4.091    
  -------------------------------------------------------------------
                         relative delay                         0.170    



Id: 7
set_bus_skew -from [get_cells [list {Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 10.000
Requirement: 10.000ns
Endpoints: 4

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
Clk100                clk_pll_i             Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                                                                            Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                                                                                                            Slow         0.753      9.247


Slack (MET) :             9.247ns  (requirement - actual skew)
  Endpoint Source:        Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Clk100)
  Endpoint Destination:   Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i)
  Reference Source:       Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Clk100)
  Reference Destination:  Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            10.000ns
  Endpoint Relative Delay:    1.194ns
  Reference Relative Delay:   0.288ns
  Relative CRPR:              0.353ns
  Uncertainty:                0.200ns
  Actual Bus Skew:            0.753ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk100 rise edge)     0.000     0.000 r  
    P17                                               0.000     0.000 r  Clk50_DDR (IN)
                         net (fo=0)                   0.000     0.000    Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    P17                  IBUF (Prop_ibuf_I_O)         0.905     0.905 r  Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.177     2.082    Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.159 r  Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.082     3.241    Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.106     3.347 r  Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.718     4.065    Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.910     1.155 r  Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.441     2.596    Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/mmcm_clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.677 r  Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.u_bufg_ui_addn_clk_1/O
                         net (fo=11351, routed)       1.515     4.192    Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X60Y161        FDRE                                         r  Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y161        FDRE (Prop_fdre_C_Q)         0.433     4.625 r  Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.546     5.170    Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X62Y162        FDRE                                         r  Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  Clk50_DDR (IN)
                         net (fo=0)                   0.000     0.000    Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    P17                  IBUF (Prop_ibuf_I_O)         0.774     0.774 r  Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.111     1.885    Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073     1.958 r  Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.950     2.908    Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.069     2.977 r  Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.679     3.656    Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.735     0.921 r  Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.374     2.294    Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     2.371 r  Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7478, routed)        1.400     3.771    Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X62Y162        FDRE                                         r  Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                         clock pessimism              0.234     4.005    
    SLICE_X62Y162        FDRE (Setup_fdre_C_D)       -0.029     3.976    Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         data arrival                           5.170    
                         clock arrival                          3.976    
  -------------------------------------------------------------------
                         relative delay                         1.194    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk100 rise edge)     0.000     0.000 r  
    P17                                               0.000     0.000 r  Clk50_DDR (IN)
                         net (fo=0)                   0.000     0.000    Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    P17                  IBUF (Prop_ibuf_I_O)         0.774     0.774 r  Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.111     1.885    Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073     1.958 r  Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.950     2.908    Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.069     2.977 r  Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.679     3.656    Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.735     0.921 r  Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.374     2.294    Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/mmcm_clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     2.371 r  Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.u_bufg_ui_addn_clk_1/O
                         net (fo=11351, routed)       1.397     3.768    Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X61Y162        FDRE                                         r  Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y162        FDRE (Prop_fdre_C_Q)         0.279     4.047 r  Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.279     4.326    Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X62Y162        FDRE                                         r  Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  Clk50_DDR (IN)
                         net (fo=0)                   0.000     0.000    Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    P17                  IBUF (Prop_ibuf_I_O)         0.905     0.905 r  Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.177     2.082    Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.159 r  Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.082     3.241    Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.106     3.347 r  Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.718     4.065    Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.910     1.155 r  Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.441     2.596    Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     2.677 r  Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7478, routed)        1.519     4.196    Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X62Y162        FDRE                                         r  Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                         clock pessimism             -0.234     3.962    
    SLICE_X62Y162        FDRE (Hold_fdre_C_D)         0.077     4.039    Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         data arrival                           4.326    
                         clock arrival                          4.039    
  -------------------------------------------------------------------
                         relative delay                         0.288    



Id: 8
set_bus_skew -from [get_cells [list {Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 10.000
Requirement: 10.000ns
Endpoints: 4

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
Clk100                clk_pll_i             Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                                                                            Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                                                                                                            Slow         0.838      9.162


Slack (MET) :             9.162ns  (requirement - actual skew)
  Endpoint Source:        Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Clk100)
  Endpoint Destination:   Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i)
  Reference Source:       Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk100)
  Reference Destination:  Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            10.000ns
  Endpoint Relative Delay:    1.161ns
  Reference Relative Delay:   0.160ns
  Relative CRPR:              0.363ns
  Uncertainty:                0.200ns
  Actual Bus Skew:            0.838ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk100 rise edge)     0.000     0.000 r  
    P17                                               0.000     0.000 r  Clk50_DDR (IN)
                         net (fo=0)                   0.000     0.000    Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    P17                  IBUF (Prop_ibuf_I_O)         0.905     0.905 r  Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.177     2.082    Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.159 r  Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.082     3.241    Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.106     3.347 r  Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.718     4.065    Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.910     1.155 r  Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.441     2.596    Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/mmcm_clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.677 r  Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.u_bufg_ui_addn_clk_1/O
                         net (fo=11351, routed)       1.432     4.109    Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X75Y147        FDRE                                         r  Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y147        FDRE (Prop_fdre_C_Q)         0.348     4.457 r  Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.466     4.923    Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X74Y147        FDRE                                         r  Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  Clk50_DDR (IN)
                         net (fo=0)                   0.000     0.000    Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    P17                  IBUF (Prop_ibuf_I_O)         0.774     0.774 r  Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.111     1.885    Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073     1.958 r  Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.950     2.908    Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.069     2.977 r  Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.679     3.656    Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.735     0.921 r  Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.374     2.294    Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     2.371 r  Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7478, routed)        1.322     3.694    Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X74Y147        FDRE                                         r  Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                         clock pessimism              0.234     3.928    
    SLICE_X74Y147        FDRE (Setup_fdre_C_D)       -0.166     3.762    Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         data arrival                           4.923    
                         clock arrival                          3.762    
  -------------------------------------------------------------------
                         relative delay                         1.161    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk100 rise edge)     0.000     0.000 r  
    P17                                               0.000     0.000 r  Clk50_DDR (IN)
                         net (fo=0)                   0.000     0.000    Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    P17                  IBUF (Prop_ibuf_I_O)         0.774     0.774 r  Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.111     1.885    Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073     1.958 r  Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.950     2.908    Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.069     2.977 r  Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.679     3.656    Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.735     0.921 r  Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.374     2.294    Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/mmcm_clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     2.371 r  Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.u_bufg_ui_addn_clk_1/O
                         net (fo=11351, routed)       1.322     3.694    Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X75Y147        FDRE                                         r  Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y147        FDRE (Prop_fdre_C_Q)         0.304     3.998 r  Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.224     4.222    Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X74Y147        FDRE                                         r  Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  Clk50_DDR (IN)
                         net (fo=0)                   0.000     0.000    Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    P17                  IBUF (Prop_ibuf_I_O)         0.905     0.905 r  Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.177     2.082    Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.159 r  Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.082     3.241    Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.106     3.347 r  Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.718     4.065    Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.910     1.155 r  Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.441     2.596    Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     2.677 r  Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7478, routed)        1.432     4.109    Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X74Y147        FDRE                                         r  Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                         clock pessimism             -0.234     3.875    
    SLICE_X74Y147        FDRE (Hold_fdre_C_D)         0.187     4.062    Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         data arrival                           4.222    
                         clock arrival                          4.062    
  -------------------------------------------------------------------
                         relative delay                         0.160    



Id: 9
set_bus_skew -from [get_cells [list {Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 10.000
Requirement: 10.000ns
Endpoints: 4

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pll_i             Clk100                Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                                                                            Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                                                                                                            Slow         0.780      9.220


Slack (MET) :             9.220ns  (requirement - actual skew)
  Endpoint Source:        Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i)
  Endpoint Destination:   Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by Clk100)
  Reference Source:       Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i)
  Reference Destination:  Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by Clk100)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            10.000ns
  Endpoint Relative Delay:    1.129ns
  Reference Relative Delay:   0.258ns
  Relative CRPR:              0.290ns
  Uncertainty:                0.200ns
  Actual Bus Skew:            0.780ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  Clk50_DDR (IN)
                         net (fo=0)                   0.000     0.000    Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    P17                  IBUF (Prop_ibuf_I_O)         0.905     0.905 r  Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.177     2.082    Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.159 r  Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.082     3.241    Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.106     3.347 r  Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.718     4.065    Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.910     1.155 r  Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.441     2.596    Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     2.677 r  Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7478, routed)        1.432     4.109    Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X76Y146        FDRE                                         r  Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y146        FDRE (Prop_fdre_C_Q)         0.433     4.542 r  Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.484     5.026    Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X78Y147        FDRE                                         r  Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk100 rise edge)     0.000     0.000 r  
    P17                                               0.000     0.000 r  Clk50_DDR (IN)
                         net (fo=0)                   0.000     0.000    Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    P17                  IBUF (Prop_ibuf_I_O)         0.774     0.774 r  Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.111     1.885    Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073     1.958 r  Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.950     2.908    Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.069     2.977 r  Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.679     3.656    Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.735     0.921 r  Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.374     2.294    Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/mmcm_clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     2.371 r  Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.u_bufg_ui_addn_clk_1/O
                         net (fo=11351, routed)       1.325     3.697    Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X78Y147        FDRE                                         r  Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                         clock pessimism              0.234     3.931    
    SLICE_X78Y147        FDRE (Setup_fdre_C_D)       -0.033     3.898    Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         data arrival                           5.026    
                         clock arrival                          3.898    
  -------------------------------------------------------------------
                         relative delay                         1.129    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  Clk50_DDR (IN)
                         net (fo=0)                   0.000     0.000    Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    P17                  IBUF (Prop_ibuf_I_O)         0.774     0.774 r  Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.111     1.885    Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073     1.958 r  Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.950     2.908    Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.069     2.977 r  Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.679     3.656    Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.735     0.921 r  Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.374     2.294    Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     2.371 r  Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7478, routed)        1.322     3.694    Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X77Y149        FDRE                                         r  Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y149        FDRE (Prop_fdre_C_Q)         0.279     3.973 r  Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.189     4.161    Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X77Y148        FDRE                                         r  Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk100 rise edge)     0.000     0.000 r  
    P17                                               0.000     0.000 r  Clk50_DDR (IN)
                         net (fo=0)                   0.000     0.000    Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    P17                  IBUF (Prop_ibuf_I_O)         0.905     0.905 r  Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.177     2.082    Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.159 r  Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.082     3.241    Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.106     3.347 r  Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.718     4.065    Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.910     1.155 r  Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.441     2.596    Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/mmcm_clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.677 r  Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.u_bufg_ui_addn_clk_1/O
                         net (fo=11351, routed)       1.432     4.109    Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X77Y148        FDRE                                         r  Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                         clock pessimism             -0.234     3.875    
    SLICE_X77Y148        FDRE (Hold_fdre_C_D)         0.028     3.903    Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         data arrival                           4.161    
                         clock arrival                          3.903    
  -------------------------------------------------------------------
                         relative delay                         0.258    



Id: 10
set_bus_skew -from [get_cells [list {Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 10.000
Requirement: 10.000ns
Endpoints: 4

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pll_i             Clk100                Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                                                                            Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                                                                                                            Slow         0.872      9.128


Slack (MET) :             9.128ns  (requirement - actual skew)
  Endpoint Source:        Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i)
  Endpoint Destination:   Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by Clk100)
  Reference Source:       Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i)
  Reference Destination:  Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by Clk100)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            10.000ns
  Endpoint Relative Delay:    1.190ns
  Reference Relative Delay:   0.213ns
  Relative CRPR:              0.305ns
  Uncertainty:                0.200ns
  Actual Bus Skew:            0.872ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  Clk50_DDR (IN)
                         net (fo=0)                   0.000     0.000    Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    P17                  IBUF (Prop_ibuf_I_O)         0.905     0.905 r  Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.177     2.082    Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.159 r  Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.082     3.241    Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.106     3.347 r  Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.718     4.065    Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.910     1.155 r  Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.441     2.596    Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     2.677 r  Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7478, routed)        1.562     4.239    Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X75Y161        FDRE                                         r  Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y161        FDRE (Prop_fdre_C_Q)         0.348     4.587 r  Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.491     5.078    Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X78Y161        FDRE                                         r  Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk100 rise edge)     0.000     0.000 r  
    P17                                               0.000     0.000 r  Clk50_DDR (IN)
                         net (fo=0)                   0.000     0.000    Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    P17                  IBUF (Prop_ibuf_I_O)         0.774     0.774 r  Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.111     1.885    Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073     1.958 r  Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.950     2.908    Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.069     2.977 r  Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.679     3.656    Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.735     0.921 r  Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.374     2.294    Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/mmcm_clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     2.371 r  Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.u_bufg_ui_addn_clk_1/O
                         net (fo=11351, routed)       1.446     3.817    Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X78Y161        FDRE                                         r  Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                         clock pessimism              0.234     4.051    
    SLICE_X78Y161        FDRE (Setup_fdre_C_D)       -0.164     3.887    Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         data arrival                           5.078    
                         clock arrival                          3.887    
  -------------------------------------------------------------------
                         relative delay                         1.190    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  Clk50_DDR (IN)
                         net (fo=0)                   0.000     0.000    Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    P17                  IBUF (Prop_ibuf_I_O)         0.774     0.774 r  Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.111     1.885    Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073     1.958 r  Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.950     2.908    Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.069     2.977 r  Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.679     3.656    Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.735     0.921 r  Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.374     2.294    Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     2.371 r  Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7478, routed)        1.447     3.818    Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X78Y160        FDRE                                         r  Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y160        FDRE (Prop_fdre_C_Q)         0.347     4.165 r  Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.190     4.355    Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X79Y160        FDRE                                         r  Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk100 rise edge)     0.000     0.000 r  
    P17                                               0.000     0.000 r  Clk50_DDR (IN)
                         net (fo=0)                   0.000     0.000    Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    P17                  IBUF (Prop_ibuf_I_O)         0.905     0.905 r  Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.177     2.082    Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.159 r  Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.082     3.241    Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.106     3.347 r  Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.718     4.065    Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.910     1.155 r  Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.441     2.596    Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/mmcm_clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.677 r  Mars_AX3_i/Memory/SDRAM/u_Mars_AX3_SDRAM_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.u_bufg_ui_addn_clk_1/O
                         net (fo=11351, routed)       1.563     4.240    Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X79Y160        FDRE                                         r  Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                         clock pessimism             -0.234     4.006    
    SLICE_X79Y160        FDRE (Hold_fdre_C_D)         0.136     4.142    Mars_AX3_i/Memory/interconnect_DDR/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         data arrival                           4.355    
                         clock arrival                          4.142    
  -------------------------------------------------------------------
                         relative delay                         0.213    



